// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C70F896C6 Package FBGA896
// 

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "OV7670Hardware")
  (DATE "01/29/2016 00:33:29")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1723:1723:1723))
        (PORT sdata (1033:1033:1033) (1033:1033:1033))
        (PORT aclr (7268:7268:7268) (7268:7268:7268))
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD sdata (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1764:1764:1764) (1764:1764:1764))
        (PORT ena (1701:1701:1701) (1701:1701:1701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2032:2032:2032))
        (PORT d[1] (2599:2599:2599) (2599:2599:2599))
        (PORT d[2] (3485:3485:3485) (3485:3485:3485))
        (PORT d[3] (2465:2465:2465) (2465:2465:2465))
        (PORT d[4] (2374:2374:2374) (2374:2374:2374))
        (PORT d[5] (2881:2881:2881) (2881:2881:2881))
        (PORT d[6] (3042:3042:3042) (3042:3042:3042))
        (PORT d[7] (2143:2143:2143) (2143:2143:2143))
        (PORT d[8] (2010:2010:2010) (2010:2010:2010))
        (PORT d[9] (2078:2078:2078) (2078:2078:2078))
        (PORT d[10] (1891:1891:1891) (1891:1891:1891))
        (PORT d[11] (1792:1792:1792) (1792:1792:1792))
        (PORT clk (1765:1765:1765) (1765:1765:1765))
        (PORT ena (1702:1702:1702) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1765:1765:1765) (1765:1765:1765))
        (PORT ena (1702:1702:1702) (1702:1702:1702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1765:1765:1765) (1765:1765:1765))
        (PORT d[0] (1702:1702:1702) (1702:1702:1702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1974:1974:1974) (1974:1974:1974))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2733:2733:2733))
        (PORT clk (3967:3967:3967) (3967:3967:3967))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2092:2092:2092))
        (PORT d[1] (2161:2161:2161) (2161:2161:2161))
        (PORT d[2] (1390:1390:1390) (1390:1390:1390))
        (PORT d[3] (1580:1580:1580) (1580:1580:1580))
        (PORT d[4] (1310:1310:1310) (1310:1310:1310))
        (PORT d[5] (1878:1878:1878) (1878:1878:1878))
        (PORT d[6] (2119:2119:2119) (2119:2119:2119))
        (PORT d[7] (2240:2240:2240) (2240:2240:2240))
        (PORT d[8] (1604:1604:1604) (1604:1604:1604))
        (PORT d[9] (1879:1879:1879) (1879:1879:1879))
        (PORT d[10] (1632:1632:1632) (1632:1632:1632))
        (PORT d[11] (1590:1590:1590) (1590:1590:1590))
        (PORT clk (3983:3983:3983) (3983:3983:3983))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1098:1098:1098) (1098:1098:1098))
        (PORT clk (3983:3983:3983) (3983:3983:3983))
        (PORT ena (1446:1446:1446) (1446:1446:1446))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3983:3983:3983) (3983:3983:3983))
        (PORT d[0] (1446:1446:1446) (1446:1446:1446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4192:4192:4192) (4192:4192:4192))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4192:4192:4192) (4192:4192:4192))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4192:4192:4192) (4192:4192:4192))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1847:1847:1847) (1847:1847:1847))
        (PORT ena (2852:2852:2852) (2852:2852:2852))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4280:4280:4280) (4280:4280:4280))
        (PORT d[1] (5411:5411:5411) (5411:5411:5411))
        (PORT d[2] (5137:5137:5137) (5137:5137:5137))
        (PORT d[3] (3305:3305:3305) (3305:3305:3305))
        (PORT d[4] (3546:3546:3546) (3546:3546:3546))
        (PORT d[5] (4126:4126:4126) (4126:4126:4126))
        (PORT d[6] (3627:3627:3627) (3627:3627:3627))
        (PORT d[7] (2908:2908:2908) (2908:2908:2908))
        (PORT d[8] (2968:2968:2968) (2968:2968:2968))
        (PORT d[9] (3017:3017:3017) (3017:3017:3017))
        (PORT d[10] (3125:3125:3125) (3125:3125:3125))
        (PORT d[11] (2940:2940:2940) (2940:2940:2940))
        (PORT clk (1848:1848:1848) (1848:1848:1848))
        (PORT ena (2853:2853:2853) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1848:1848:1848) (1848:1848:1848))
        (PORT ena (2853:2853:2853) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1848:1848:1848))
        (PORT d[0] (2853:2853:2853) (2853:2853:2853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2057:2057:2057) (2057:2057:2057))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1891:1891:1891))
        (PORT clk (3980:3980:3980) (3980:3980:3980))
        (PORT ena (2581:2581:2581) (2581:2581:2581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3281:3281:3281))
        (PORT d[1] (3764:3764:3764) (3764:3764:3764))
        (PORT d[2] (3377:3377:3377) (3377:3377:3377))
        (PORT d[3] (3255:3255:3255) (3255:3255:3255))
        (PORT d[4] (3052:3052:3052) (3052:3052:3052))
        (PORT d[5] (3068:3068:3068) (3068:3068:3068))
        (PORT d[6] (3294:3294:3294) (3294:3294:3294))
        (PORT d[7] (3178:3178:3178) (3178:3178:3178))
        (PORT d[8] (3457:3457:3457) (3457:3457:3457))
        (PORT d[9] (3384:3384:3384) (3384:3384:3384))
        (PORT d[10] (3461:3461:3461) (3461:3461:3461))
        (PORT d[11] (3588:3588:3588) (3588:3588:3588))
        (PORT clk (3996:3996:3996) (3996:3996:3996))
        (PORT ena (2597:2597:2597) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2249:2249:2249))
        (PORT clk (3996:3996:3996) (3996:3996:3996))
        (PORT ena (2597:2597:2597) (2597:2597:2597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3996:3996:3996) (3996:3996:3996))
        (PORT d[0] (2597:2597:2597) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4205:4205:4205) (4205:4205:4205))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4205:4205:4205) (4205:4205:4205))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4205:4205:4205) (4205:4205:4205))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1755:1755:1755) (1755:1755:1755))
        (PORT ena (2482:2482:2482) (2482:2482:2482))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4441:4441:4441) (4441:4441:4441))
        (PORT d[1] (4728:4728:4728) (4728:4728:4728))
        (PORT d[2] (5279:5279:5279) (5279:5279:5279))
        (PORT d[3] (2987:2987:2987) (2987:2987:2987))
        (PORT d[4] (3924:3924:3924) (3924:3924:3924))
        (PORT d[5] (3437:3437:3437) (3437:3437:3437))
        (PORT d[6] (3776:3776:3776) (3776:3776:3776))
        (PORT d[7] (3214:3214:3214) (3214:3214:3214))
        (PORT d[8] (3073:3073:3073) (3073:3073:3073))
        (PORT d[9] (3086:3086:3086) (3086:3086:3086))
        (PORT d[10] (2358:2358:2358) (2358:2358:2358))
        (PORT d[11] (2644:2644:2644) (2644:2644:2644))
        (PORT clk (1756:1756:1756) (1756:1756:1756))
        (PORT ena (2483:2483:2483) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1756:1756:1756) (1756:1756:1756))
        (PORT ena (2483:2483:2483) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1756:1756:1756))
        (PORT d[0] (2483:2483:2483) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1030:1030:1030) (1030:1030:1030))
        (PORT clk (3947:3947:3947) (3947:3947:3947))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2913:2913:2913))
        (PORT d[1] (3523:3523:3523) (3523:3523:3523))
        (PORT d[2] (4075:4075:4075) (4075:4075:4075))
        (PORT d[3] (3850:3850:3850) (3850:3850:3850))
        (PORT d[4] (3417:3417:3417) (3417:3417:3417))
        (PORT d[5] (3338:3338:3338) (3338:3338:3338))
        (PORT d[6] (2588:2588:2588) (2588:2588:2588))
        (PORT d[7] (3856:3856:3856) (3856:3856:3856))
        (PORT d[8] (3599:3599:3599) (3599:3599:3599))
        (PORT d[9] (2916:2916:2916) (2916:2916:2916))
        (PORT d[10] (2806:2806:2806) (2806:2806:2806))
        (PORT d[11] (3855:3855:3855) (3855:3855:3855))
        (PORT clk (3963:3963:3963) (3963:3963:3963))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (3963:3963:3963) (3963:3963:3963))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3963:3963:3963) (3963:3963:3963))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4172:4172:4172) (4172:4172:4172))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4172:4172:4172) (4172:4172:4172))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4172:4172:4172) (4172:4172:4172))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (PORT ena (2627:2627:2627) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3514:3514:3514) (3514:3514:3514))
        (PORT d[1] (3526:3526:3526) (3526:3526:3526))
        (PORT d[2] (2991:2991:2991) (2991:2991:2991))
        (PORT d[3] (3866:3866:3866) (3866:3866:3866))
        (PORT d[4] (2824:2824:2824) (2824:2824:2824))
        (PORT d[5] (2869:2869:2869) (2869:2869:2869))
        (PORT d[6] (2664:2664:2664) (2664:2664:2664))
        (PORT d[7] (2324:2324:2324) (2324:2324:2324))
        (PORT d[8] (3414:3414:3414) (3414:3414:3414))
        (PORT d[9] (3079:3079:3079) (3079:3079:3079))
        (PORT d[10] (2648:2648:2648) (2648:2648:2648))
        (PORT d[11] (2250:2250:2250) (2250:2250:2250))
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (PORT d[0] (2628:2628:2628) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2700:2700:2700))
        (PORT clk (4049:4049:4049) (4049:4049:4049))
        (PORT ena (2539:2539:2539) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3750:3750:3750))
        (PORT d[1] (3465:3465:3465) (3465:3465:3465))
        (PORT d[2] (2673:2673:2673) (2673:2673:2673))
        (PORT d[3] (4230:4230:4230) (4230:4230:4230))
        (PORT d[4] (3593:3593:3593) (3593:3593:3593))
        (PORT d[5] (2805:2805:2805) (2805:2805:2805))
        (PORT d[6] (3396:3396:3396) (3396:3396:3396))
        (PORT d[7] (3427:3427:3427) (3427:3427:3427))
        (PORT d[8] (3499:3499:3499) (3499:3499:3499))
        (PORT d[9] (3539:3539:3539) (3539:3539:3539))
        (PORT d[10] (3228:3228:3228) (3228:3228:3228))
        (PORT d[11] (3192:3192:3192) (3192:3192:3192))
        (PORT clk (4065:4065:4065) (4065:4065:4065))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2207:2207:2207))
        (PORT clk (4065:4065:4065) (4065:4065:4065))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4065:4065:4065) (4065:4065:4065))
        (PORT d[0] (2555:2555:2555) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4274:4274:4274) (4274:4274:4274))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4274:4274:4274) (4274:4274:4274))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4274:4274:4274) (4274:4274:4274))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (PORT ena (2548:2548:2548) (2548:2548:2548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3808:3808:3808))
        (PORT d[1] (3229:3229:3229) (3229:3229:3229))
        (PORT d[2] (2644:2644:2644) (2644:2644:2644))
        (PORT d[3] (2753:2753:2753) (2753:2753:2753))
        (PORT d[4] (3070:3070:3070) (3070:3070:3070))
        (PORT d[5] (3104:3104:3104) (3104:3104:3104))
        (PORT d[6] (3684:3684:3684) (3684:3684:3684))
        (PORT d[7] (2426:2426:2426) (2426:2426:2426))
        (PORT d[8] (2599:2599:2599) (2599:2599:2599))
        (PORT d[9] (2526:2526:2526) (2526:2526:2526))
        (PORT d[10] (2530:2530:2530) (2530:2530:2530))
        (PORT d[11] (2705:2705:2705) (2705:2705:2705))
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (PORT ena (2549:2549:2549) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (PORT ena (2549:2549:2549) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (PORT d[0] (2549:2549:2549) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2041:2041:2041) (2041:2041:2041))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2624:2624:2624) (2624:2624:2624))
        (PORT clk (3984:3984:3984) (3984:3984:3984))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2039:2039:2039))
        (PORT d[1] (2472:2472:2472) (2472:2472:2472))
        (PORT d[2] (2313:2313:2313) (2313:2313:2313))
        (PORT d[3] (2287:2287:2287) (2287:2287:2287))
        (PORT d[4] (2313:2313:2313) (2313:2313:2313))
        (PORT d[5] (2530:2530:2530) (2530:2530:2530))
        (PORT d[6] (2981:2981:2981) (2981:2981:2981))
        (PORT d[7] (2256:2256:2256) (2256:2256:2256))
        (PORT d[8] (2278:2278:2278) (2278:2278:2278))
        (PORT d[9] (2539:2539:2539) (2539:2539:2539))
        (PORT d[10] (2578:2578:2578) (2578:2578:2578))
        (PORT d[11] (2602:2602:2602) (2602:2602:2602))
        (PORT clk (4000:4000:4000) (4000:4000:4000))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (4000:4000:4000) (4000:4000:4000))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4000:4000:4000) (4000:4000:4000))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4209:4209:4209) (4209:4209:4209))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4209:4209:4209) (4209:4209:4209))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4209:4209:4209) (4209:4209:4209))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (PORT ena (2450:2450:2450) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2461:2461:2461))
        (PORT d[1] (3175:3175:3175) (3175:3175:3175))
        (PORT d[2] (2504:2504:2504) (2504:2504:2504))
        (PORT d[3] (3411:3411:3411) (3411:3411:3411))
        (PORT d[4] (3595:3595:3595) (3595:3595:3595))
        (PORT d[5] (2427:2427:2427) (2427:2427:2427))
        (PORT d[6] (2543:2543:2543) (2543:2543:2543))
        (PORT d[7] (2147:2147:2147) (2147:2147:2147))
        (PORT d[8] (2318:2318:2318) (2318:2318:2318))
        (PORT d[9] (2369:2369:2369) (2369:2369:2369))
        (PORT d[10] (2246:2246:2246) (2246:2246:2246))
        (PORT d[11] (2049:2049:2049) (2049:2049:2049))
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (PORT ena (2451:2451:2451) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (PORT ena (2451:2451:2451) (2451:2451:2451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1831:1831:1831))
        (PORT d[0] (2451:2451:2451) (2451:2451:2451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2040:2040:2040) (2040:2040:2040))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (3000:3000:3000))
        (PORT clk (3898:3898:3898) (3898:3898:3898))
        (PORT ena (1412:1412:1412) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (3027:3027:3027))
        (PORT d[1] (2813:2813:2813) (2813:2813:2813))
        (PORT d[2] (2818:2818:2818) (2818:2818:2818))
        (PORT d[3] (3070:3070:3070) (3070:3070:3070))
        (PORT d[4] (2563:2563:2563) (2563:2563:2563))
        (PORT d[5] (2330:2330:2330) (2330:2330:2330))
        (PORT d[6] (2288:2288:2288) (2288:2288:2288))
        (PORT d[7] (2799:2799:2799) (2799:2799:2799))
        (PORT d[8] (2318:2318:2318) (2318:2318:2318))
        (PORT d[9] (3595:3595:3595) (3595:3595:3595))
        (PORT d[10] (2915:2915:2915) (2915:2915:2915))
        (PORT d[11] (3581:3581:3581) (3581:3581:3581))
        (PORT clk (3914:3914:3914) (3914:3914:3914))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1096:1096:1096))
        (PORT clk (3914:3914:3914) (3914:3914:3914))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3914:3914:3914) (3914:3914:3914))
        (PORT d[0] (1428:1428:1428) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4123:4123:4123) (4123:4123:4123))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4123:4123:4123) (4123:4123:4123))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4123:4123:4123) (4123:4123:4123))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1809:1809:1809) (1809:1809:1809))
        (PORT ena (2204:2204:2204) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (3955:3955:3955))
        (PORT d[1] (3320:3320:3320) (3320:3320:3320))
        (PORT d[2] (3930:3930:3930) (3930:3930:3930))
        (PORT d[3] (3245:3245:3245) (3245:3245:3245))
        (PORT d[4] (3032:3032:3032) (3032:3032:3032))
        (PORT d[5] (2439:2439:2439) (2439:2439:2439))
        (PORT d[6] (3281:3281:3281) (3281:3281:3281))
        (PORT d[7] (3096:3096:3096) (3096:3096:3096))
        (PORT d[8] (2574:2574:2574) (2574:2574:2574))
        (PORT d[9] (2748:2748:2748) (2748:2748:2748))
        (PORT d[10] (2837:2837:2837) (2837:2837:2837))
        (PORT d[11] (2669:2669:2669) (2669:2669:2669))
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (PORT ena (2205:2205:2205) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (PORT ena (2205:2205:2205) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (PORT d[0] (2205:2205:2205) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2785:2785:2785))
        (PORT clk (3997:3997:3997) (3997:3997:3997))
        (PORT ena (2255:2255:2255) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2665:2665:2665))
        (PORT d[1] (2503:2503:2503) (2503:2503:2503))
        (PORT d[2] (3217:3217:3217) (3217:3217:3217))
        (PORT d[3] (2363:2363:2363) (2363:2363:2363))
        (PORT d[4] (2256:2256:2256) (2256:2256:2256))
        (PORT d[5] (3069:3069:3069) (3069:3069:3069))
        (PORT d[6] (2420:2420:2420) (2420:2420:2420))
        (PORT d[7] (2738:2738:2738) (2738:2738:2738))
        (PORT d[8] (2609:2609:2609) (2609:2609:2609))
        (PORT d[9] (2264:2264:2264) (2264:2264:2264))
        (PORT d[10] (2240:2240:2240) (2240:2240:2240))
        (PORT d[11] (3067:3067:3067) (3067:3067:3067))
        (PORT clk (4013:4013:4013) (4013:4013:4013))
        (PORT ena (2271:2271:2271) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1923:1923:1923) (1923:1923:1923))
        (PORT clk (4013:4013:4013) (4013:4013:4013))
        (PORT ena (2271:2271:2271) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4013:4013:4013) (4013:4013:4013))
        (PORT d[0] (2271:2271:2271) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4222:4222:4222))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4222:4222:4222))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4222:4222:4222) (4222:4222:4222))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT ena (1700:1700:1700) (1700:1700:1700))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3540:3540:3540) (3540:3540:3540))
        (PORT d[1] (3523:3523:3523) (3523:3523:3523))
        (PORT d[2] (2676:2676:2676) (2676:2676:2676))
        (PORT d[3] (3610:3610:3610) (3610:3610:3610))
        (PORT d[4] (2552:2552:2552) (2552:2552:2552))
        (PORT d[5] (2858:2858:2858) (2858:2858:2858))
        (PORT d[6] (2410:2410:2410) (2410:2410:2410))
        (PORT d[7] (3232:3232:3232) (3232:3232:3232))
        (PORT d[8] (3425:3425:3425) (3425:3425:3425))
        (PORT d[9] (2543:2543:2543) (2543:2543:2543))
        (PORT d[10] (2643:2643:2643) (2643:2643:2643))
        (PORT d[11] (2469:2469:2469) (2469:2469:2469))
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (PORT ena (1701:1701:1701) (1701:1701:1701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (PORT ena (1701:1701:1701) (1701:1701:1701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (PORT d[0] (1701:1701:1701) (1701:1701:1701))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2406:2406:2406))
        (PORT clk (4009:4009:4009) (4009:4009:4009))
        (PORT ena (2669:2669:2669) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3741:3741:3741) (3741:3741:3741))
        (PORT d[1] (3423:3423:3423) (3423:3423:3423))
        (PORT d[2] (2684:2684:2684) (2684:2684:2684))
        (PORT d[3] (4223:4223:4223) (4223:4223:4223))
        (PORT d[4] (3324:3324:3324) (3324:3324:3324))
        (PORT d[5] (2528:2528:2528) (2528:2528:2528))
        (PORT d[6] (3397:3397:3397) (3397:3397:3397))
        (PORT d[7] (3131:3131:3131) (3131:3131:3131))
        (PORT d[8] (3487:3487:3487) (3487:3487:3487))
        (PORT d[9] (3564:3564:3564) (3564:3564:3564))
        (PORT d[10] (3484:3484:3484) (3484:3484:3484))
        (PORT d[11] (3501:3501:3501) (3501:3501:3501))
        (PORT clk (4025:4025:4025) (4025:4025:4025))
        (PORT ena (2685:2685:2685) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2337:2337:2337))
        (PORT clk (4025:4025:4025) (4025:4025:4025))
        (PORT ena (2685:2685:2685) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4025:4025:4025) (4025:4025:4025))
        (PORT d[0] (2685:2685:2685) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4234:4234:4234) (4234:4234:4234))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4234:4234:4234) (4234:4234:4234))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4234:4234:4234) (4234:4234:4234))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1795:1795:1795) (1795:1795:1795))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3925:3925:3925))
        (PORT d[1] (3294:3294:3294) (3294:3294:3294))
        (PORT d[2] (3909:3909:3909) (3909:3909:3909))
        (PORT d[3] (3717:3717:3717) (3717:3717:3717))
        (PORT d[4] (3301:3301:3301) (3301:3301:3301))
        (PORT d[5] (2423:2423:2423) (2423:2423:2423))
        (PORT d[6] (3866:3866:3866) (3866:3866:3866))
        (PORT d[7] (3017:3017:3017) (3017:3017:3017))
        (PORT d[8] (2882:2882:2882) (2882:2882:2882))
        (PORT d[9] (3069:3069:3069) (3069:3069:3069))
        (PORT d[10] (2853:2853:2853) (2853:2853:2853))
        (PORT d[11] (2640:2640:2640) (2640:2640:2640))
        (PORT clk (1796:1796:1796) (1796:1796:1796))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1796:1796:1796) (1796:1796:1796))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1796:1796:1796))
        (PORT d[0] (1153:1153:1153) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2801:2801:2801) (2801:2801:2801))
        (PORT clk (3980:3980:3980) (3980:3980:3980))
        (PORT ena (2786:2786:2786) (2786:2786:2786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2694:2694:2694))
        (PORT d[1] (2505:2505:2505) (2505:2505:2505))
        (PORT d[2] (3244:3244:3244) (3244:3244:3244))
        (PORT d[3] (2649:2649:2649) (2649:2649:2649))
        (PORT d[4] (2277:2277:2277) (2277:2277:2277))
        (PORT d[5] (3598:3598:3598) (3598:3598:3598))
        (PORT d[6] (2700:2700:2700) (2700:2700:2700))
        (PORT d[7] (2870:2870:2870) (2870:2870:2870))
        (PORT d[8] (2637:2637:2637) (2637:2637:2637))
        (PORT d[9] (3393:3393:3393) (3393:3393:3393))
        (PORT d[10] (2541:2541:2541) (2541:2541:2541))
        (PORT d[11] (2546:2546:2546) (2546:2546:2546))
        (PORT clk (3996:3996:3996) (3996:3996:3996))
        (PORT ena (2802:2802:2802) (2802:2802:2802))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2454:2454:2454) (2454:2454:2454))
        (PORT clk (3996:3996:3996) (3996:3996:3996))
        (PORT ena (2802:2802:2802) (2802:2802:2802))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3996:3996:3996) (3996:3996:3996))
        (PORT d[0] (2802:2802:2802) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4205:4205:4205) (4205:4205:4205))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4205:4205:4205) (4205:4205:4205))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4205:4205:4205) (4205:4205:4205))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3154:3154:3154))
        (PORT d[1] (4354:4354:4354) (4354:4354:4354))
        (PORT d[2] (2901:2901:2901) (2901:2901:2901))
        (PORT d[3] (3579:3579:3579) (3579:3579:3579))
        (PORT d[4] (2009:2009:2009) (2009:2009:2009))
        (PORT d[5] (2355:2355:2355) (2355:2355:2355))
        (PORT d[6] (2859:2859:2859) (2859:2859:2859))
        (PORT d[7] (1738:1738:1738) (1738:1738:1738))
        (PORT d[8] (2332:2332:2332) (2332:2332:2332))
        (PORT d[9] (1821:1821:1821) (1821:1821:1821))
        (PORT d[10] (2092:2092:2092) (2092:2092:2092))
        (PORT d[11] (1797:1797:1797) (1797:1797:1797))
        (PORT clk (1813:1813:1813) (1813:1813:1813))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1813:1813:1813) (1813:1813:1813))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1813:1813:1813))
        (PORT d[0] (1152:1152:1152) (1152:1152:1152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2631:2631:2631))
        (PORT clk (3860:3860:3860) (3860:3860:3860))
        (PORT ena (1477:1477:1477) (1477:1477:1477))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1386:1386:1386))
        (PORT d[1] (2159:2159:2159) (2159:2159:2159))
        (PORT d[2] (1840:1840:1840) (1840:1840:1840))
        (PORT d[3] (1351:1351:1351) (1351:1351:1351))
        (PORT d[4] (1305:1305:1305) (1305:1305:1305))
        (PORT d[5] (1900:1900:1900) (1900:1900:1900))
        (PORT d[6] (2742:2742:2742) (2742:2742:2742))
        (PORT d[7] (1876:1876:1876) (1876:1876:1876))
        (PORT d[8] (1601:1601:1601) (1601:1601:1601))
        (PORT d[9] (1559:1559:1559) (1559:1559:1559))
        (PORT d[10] (1560:1560:1560) (1560:1560:1560))
        (PORT d[11] (1567:1567:1567) (1567:1567:1567))
        (PORT clk (3876:3876:3876) (3876:3876:3876))
        (PORT ena (1493:1493:1493) (1493:1493:1493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1145:1145:1145) (1145:1145:1145))
        (PORT clk (3876:3876:3876) (3876:3876:3876))
        (PORT ena (1493:1493:1493) (1493:1493:1493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3876:3876:3876) (3876:3876:3876))
        (PORT d[0] (1493:1493:1493) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4085:4085:4085) (4085:4085:4085))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4085:4085:4085) (4085:4085:4085))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4085:4085:4085) (4085:4085:4085))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (PORT ena (2667:2667:2667) (2667:2667:2667))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4705:4705:4705) (4705:4705:4705))
        (PORT d[1] (4902:4902:4902) (4902:4902:4902))
        (PORT d[2] (5094:5094:5094) (5094:5094:5094))
        (PORT d[3] (2968:2968:2968) (2968:2968:2968))
        (PORT d[4] (3691:3691:3691) (3691:3691:3691))
        (PORT d[5] (3679:3679:3679) (3679:3679:3679))
        (PORT d[6] (3846:3846:3846) (3846:3846:3846))
        (PORT d[7] (3208:3208:3208) (3208:3208:3208))
        (PORT d[8] (3060:3060:3060) (3060:3060:3060))
        (PORT d[9] (3075:3075:3075) (3075:3075:3075))
        (PORT d[10] (2374:2374:2374) (2374:2374:2374))
        (PORT d[11] (2632:2632:2632) (2632:2632:2632))
        (PORT clk (1771:1771:1771) (1771:1771:1771))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1771:1771:1771) (1771:1771:1771))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1771:1771:1771) (1771:1771:1771))
        (PORT d[0] (2668:2668:2668) (2668:2668:2668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1980:1980:1980) (1980:1980:1980))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1018:1018:1018) (1018:1018:1018))
        (PORT clk (3962:3962:3962) (3962:3962:3962))
        (PORT ena (1172:1172:1172) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3243:3243:3243) (3243:3243:3243))
        (PORT d[1] (3515:3515:3515) (3515:3515:3515))
        (PORT d[2] (3779:3779:3779) (3779:3779:3779))
        (PORT d[3] (3784:3784:3784) (3784:3784:3784))
        (PORT d[4] (3395:3395:3395) (3395:3395:3395))
        (PORT d[5] (3068:3068:3068) (3068:3068:3068))
        (PORT d[6] (2890:2890:2890) (2890:2890:2890))
        (PORT d[7] (3123:3123:3123) (3123:3123:3123))
        (PORT d[8] (3603:3603:3603) (3603:3603:3603))
        (PORT d[9] (3214:3214:3214) (3214:3214:3214))
        (PORT d[10] (2823:2823:2823) (2823:2823:2823))
        (PORT d[11] (3583:3583:3583) (3583:3583:3583))
        (PORT clk (3978:3978:3978) (3978:3978:3978))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (840:840:840))
        (PORT clk (3978:3978:3978) (3978:3978:3978))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3978:3978:3978) (3978:3978:3978))
        (PORT d[0] (1188:1188:1188) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4187:4187:4187) (4187:4187:4187))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4187:4187:4187) (4187:4187:4187))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4187:4187:4187) (4187:4187:4187))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1799:1799:1799) (1799:1799:1799))
        (PORT ena (2510:2510:2510) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4475:4475:4475) (4475:4475:4475))
        (PORT d[1] (5089:5089:5089) (5089:5089:5089))
        (PORT d[2] (5425:5425:5425) (5425:5425:5425))
        (PORT d[3] (2931:2931:2931) (2931:2931:2931))
        (PORT d[4] (3928:3928:3928) (3928:3928:3928))
        (PORT d[5] (3912:3912:3912) (3912:3912:3912))
        (PORT d[6] (3339:3339:3339) (3339:3339:3339))
        (PORT d[7] (2901:2901:2901) (2901:2901:2901))
        (PORT d[8] (3078:3078:3078) (3078:3078:3078))
        (PORT d[9] (3064:3064:3064) (3064:3064:3064))
        (PORT d[10] (2886:2886:2886) (2886:2886:2886))
        (PORT d[11] (2571:2571:2571) (2571:2571:2571))
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT ena (2511:2511:2511) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT ena (2511:2511:2511) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT d[0] (2511:2511:2511) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1577:1577:1577))
        (PORT clk (3969:3969:3969) (3969:3969:3969))
        (PORT ena (1187:1187:1187) (1187:1187:1187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2930:2930:2930) (2930:2930:2930))
        (PORT d[1] (3482:3482:3482) (3482:3482:3482))
        (PORT d[2] (3761:3761:3761) (3761:3761:3761))
        (PORT d[3] (3518:3518:3518) (3518:3518:3518))
        (PORT d[4] (3063:3063:3063) (3063:3063:3063))
        (PORT d[5] (3034:3034:3034) (3034:3034:3034))
        (PORT d[6] (2920:2920:2920) (2920:2920:2920))
        (PORT d[7] (3830:3830:3830) (3830:3830:3830))
        (PORT d[8] (3440:3440:3440) (3440:3440:3440))
        (PORT d[9] (3225:3225:3225) (3225:3225:3225))
        (PORT d[10] (3122:3122:3122) (3122:3122:3122))
        (PORT d[11] (3986:3986:3986) (3986:3986:3986))
        (PORT clk (3985:3985:3985) (3985:3985:3985))
        (PORT ena (1203:1203:1203) (1203:1203:1203))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (855:855:855) (855:855:855))
        (PORT clk (3985:3985:3985) (3985:3985:3985))
        (PORT ena (1203:1203:1203) (1203:1203:1203))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (3985:3985:3985))
        (PORT d[0] (1203:1203:1203) (1203:1203:1203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4194:4194:4194) (4194:4194:4194))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4194:4194:4194) (4194:4194:4194))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4194:4194:4194) (4194:4194:4194))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (PORT ena (1161:1161:1161) (1161:1161:1161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2196:2196:2196) (2196:2196:2196))
        (PORT d[1] (3663:3663:3663) (3663:3663:3663))
        (PORT d[2] (2175:2175:2175) (2175:2175:2175))
        (PORT d[3] (2489:2489:2489) (2489:2489:2489))
        (PORT d[4] (2158:2158:2158) (2158:2158:2158))
        (PORT d[5] (3030:3030:3030) (3030:3030:3030))
        (PORT d[6] (2740:2740:2740) (2740:2740:2740))
        (PORT d[7] (2114:2114:2114) (2114:2114:2114))
        (PORT d[8] (2194:2194:2194) (2194:2194:2194))
        (PORT d[9] (1996:1996:1996) (1996:1996:1996))
        (PORT d[10] (2042:2042:2042) (2042:2042:2042))
        (PORT d[11] (1977:1977:1977) (1977:1977:1977))
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1162:1162:1162) (1162:1162:1162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1162:1162:1162) (1162:1162:1162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT d[0] (1162:1162:1162) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2927:2927:2927) (2927:2927:2927))
        (PORT clk (3937:3937:3937) (3937:3937:3937))
        (PORT ena (1733:1733:1733) (1733:1733:1733))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2539:2539:2539))
        (PORT d[1] (2473:2473:2473) (2473:2473:2473))
        (PORT d[2] (2185:2185:2185) (2185:2185:2185))
        (PORT d[3] (2253:2253:2253) (2253:2253:2253))
        (PORT d[4] (2232:2232:2232) (2232:2232:2232))
        (PORT d[5] (1965:1965:1965) (1965:1965:1965))
        (PORT d[6] (2546:2546:2546) (2546:2546:2546))
        (PORT d[7] (2024:2024:2024) (2024:2024:2024))
        (PORT d[8] (2548:2548:2548) (2548:2548:2548))
        (PORT d[9] (3245:3245:3245) (3245:3245:3245))
        (PORT d[10] (3844:3844:3844) (3844:3844:3844))
        (PORT d[11] (1676:1676:1676) (1676:1676:1676))
        (PORT clk (3953:3953:3953) (3953:3953:3953))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1401:1401:1401) (1401:1401:1401))
        (PORT clk (3953:3953:3953) (3953:3953:3953))
        (PORT ena (1749:1749:1749) (1749:1749:1749))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3953:3953:3953) (3953:3953:3953))
        (PORT d[0] (1749:1749:1749) (1749:1749:1749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4162:4162:4162) (4162:4162:4162))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4162:4162:4162) (4162:4162:4162))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4162:4162:4162) (4162:4162:4162))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1811:1811:1811) (1811:1811:1811))
        (PORT ena (2588:2588:2588) (2588:2588:2588))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3578:3578:3578) (3578:3578:3578))
        (PORT d[1] (2955:2955:2955) (2955:2955:2955))
        (PORT d[2] (2834:2834:2834) (2834:2834:2834))
        (PORT d[3] (3145:3145:3145) (3145:3145:3145))
        (PORT d[4] (2952:2952:2952) (2952:2952:2952))
        (PORT d[5] (2732:2732:2732) (2732:2732:2732))
        (PORT d[6] (3426:3426:3426) (3426:3426:3426))
        (PORT d[7] (3199:3199:3199) (3199:3199:3199))
        (PORT d[8] (3043:3043:3043) (3043:3043:3043))
        (PORT d[9] (3464:3464:3464) (3464:3464:3464))
        (PORT d[10] (2327:2327:2327) (2327:2327:2327))
        (PORT d[11] (2317:2317:2317) (2317:2317:2317))
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (PORT ena (2589:2589:2589) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (PORT ena (2589:2589:2589) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (PORT d[0] (2589:2589:2589) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3458:3458:3458))
        (PORT clk (3999:3999:3999) (3999:3999:3999))
        (PORT ena (2802:2802:2802) (2802:2802:2802))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4204:4204:4204))
        (PORT d[1] (3993:3993:3993) (3993:3993:3993))
        (PORT d[2] (2933:2933:2933) (2933:2933:2933))
        (PORT d[3] (3126:3126:3126) (3126:3126:3126))
        (PORT d[4] (3284:3284:3284) (3284:3284:3284))
        (PORT d[5] (2918:2918:2918) (2918:2918:2918))
        (PORT d[6] (2390:2390:2390) (2390:2390:2390))
        (PORT d[7] (2951:2951:2951) (2951:2951:2951))
        (PORT d[8] (2909:2909:2909) (2909:2909:2909))
        (PORT d[9] (3557:3557:3557) (3557:3557:3557))
        (PORT d[10] (3274:3274:3274) (3274:3274:3274))
        (PORT d[11] (3992:3992:3992) (3992:3992:3992))
        (PORT clk (4015:4015:4015) (4015:4015:4015))
        (PORT ena (2818:2818:2818) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2470:2470:2470))
        (PORT clk (4015:4015:4015) (4015:4015:4015))
        (PORT ena (2818:2818:2818) (2818:2818:2818))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4015:4015:4015) (4015:4015:4015))
        (PORT d[0] (2818:2818:2818) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4224:4224:4224) (4224:4224:4224))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4224:4224:4224) (4224:4224:4224))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4224:4224:4224) (4224:4224:4224))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT ena (1150:1150:1150) (1150:1150:1150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2148:2148:2148) (2148:2148:2148))
        (PORT d[1] (4024:4024:4024) (4024:4024:4024))
        (PORT d[2] (1865:1865:1865) (1865:1865:1865))
        (PORT d[3] (1840:1840:1840) (1840:1840:1840))
        (PORT d[4] (1845:1845:1845) (1845:1845:1845))
        (PORT d[5] (1817:1817:1817) (1817:1817:1817))
        (PORT d[6] (2405:2405:2405) (2405:2405:2405))
        (PORT d[7] (1587:1587:1587) (1587:1587:1587))
        (PORT d[8] (2153:2153:2153) (2153:2153:2153))
        (PORT d[9] (1647:1647:1647) (1647:1647:1647))
        (PORT d[10] (1675:1675:1675) (1675:1675:1675))
        (PORT d[11] (1667:1667:1667) (1667:1667:1667))
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT d[0] (1151:1151:1151) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2363:2363:2363))
        (PORT clk (3993:3993:3993) (3993:3993:3993))
        (PORT ena (1725:1725:1725) (1725:1725:1725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1966:1966:1966) (1966:1966:1966))
        (PORT d[1] (1847:1847:1847) (1847:1847:1847))
        (PORT d[2] (1856:1856:1856) (1856:1856:1856))
        (PORT d[3] (1927:1927:1927) (1927:1927:1927))
        (PORT d[4] (2829:2829:2829) (2829:2829:2829))
        (PORT d[5] (1629:1629:1629) (1629:1629:1629))
        (PORT d[6] (2866:2866:2866) (2866:2866:2866))
        (PORT d[7] (2152:2152:2152) (2152:2152:2152))
        (PORT d[8] (2201:2201:2201) (2201:2201:2201))
        (PORT d[9] (2943:2943:2943) (2943:2943:2943))
        (PORT d[10] (2766:2766:2766) (2766:2766:2766))
        (PORT d[11] (1878:1878:1878) (1878:1878:1878))
        (PORT clk (4009:4009:4009) (4009:4009:4009))
        (PORT ena (1741:1741:1741) (1741:1741:1741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1393:1393:1393))
        (PORT clk (4009:4009:4009) (4009:4009:4009))
        (PORT ena (1741:1741:1741) (1741:1741:1741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4009:4009:4009) (4009:4009:4009))
        (PORT d[0] (1741:1741:1741) (1741:1741:1741))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4218:4218:4218) (4218:4218:4218))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4218:4218:4218) (4218:4218:4218))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4218:4218:4218) (4218:4218:4218))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1811:1811:1811) (1811:1811:1811))
        (PORT ena (2162:2162:2162) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3806:3806:3806))
        (PORT d[1] (4571:4571:4571) (4571:4571:4571))
        (PORT d[2] (4917:4917:4917) (4917:4917:4917))
        (PORT d[3] (3343:3343:3343) (3343:3343:3343))
        (PORT d[4] (3297:3297:3297) (3297:3297:3297))
        (PORT d[5] (3443:3443:3443) (3443:3443:3443))
        (PORT d[6] (3928:3928:3928) (3928:3928:3928))
        (PORT d[7] (3048:3048:3048) (3048:3048:3048))
        (PORT d[8] (2566:2566:2566) (2566:2566:2566))
        (PORT d[9] (2629:2629:2629) (2629:2629:2629))
        (PORT d[10] (2351:2351:2351) (2351:2351:2351))
        (PORT d[11] (3170:3170:3170) (3170:3170:3170))
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (PORT ena (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (PORT ena (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (PORT d[0] (2163:2163:2163) (2163:2163:2163))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2021:2021:2021) (2021:2021:2021))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1670:1670:1670) (1670:1670:1670))
        (PORT clk (4004:4004:4004) (4004:4004:4004))
        (PORT ena (1190:1190:1190) (1190:1190:1190))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2762:2762:2762))
        (PORT d[1] (2923:2923:2923) (2923:2923:2923))
        (PORT d[2] (3647:3647:3647) (3647:3647:3647))
        (PORT d[3] (3405:3405:3405) (3405:3405:3405))
        (PORT d[4] (4053:4053:4053) (4053:4053:4053))
        (PORT d[5] (2836:2836:2836) (2836:2836:2836))
        (PORT d[6] (2557:2557:2557) (2557:2557:2557))
        (PORT d[7] (3128:3128:3128) (3128:3128:3128))
        (PORT d[8] (3554:3554:3554) (3554:3554:3554))
        (PORT d[9] (2911:2911:2911) (2911:2911:2911))
        (PORT d[10] (2770:2770:2770) (2770:2770:2770))
        (PORT d[11] (3378:3378:3378) (3378:3378:3378))
        (PORT clk (4020:4020:4020) (4020:4020:4020))
        (PORT ena (1206:1206:1206) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (858:858:858) (858:858:858))
        (PORT clk (4020:4020:4020) (4020:4020:4020))
        (PORT ena (1206:1206:1206) (1206:1206:1206))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4020:4020:4020) (4020:4020:4020))
        (PORT d[0] (1206:1206:1206) (1206:1206:1206))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4229:4229:4229) (4229:4229:4229))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4229:4229:4229) (4229:4229:4229))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4229:4229:4229) (4229:4229:4229))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (2715:2715:2715) (2715:2715:2715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3740:3740:3740) (3740:3740:3740))
        (PORT d[1] (4463:4463:4463) (4463:4463:4463))
        (PORT d[2] (4904:4904:4904) (4904:4904:4904))
        (PORT d[3] (3658:3658:3658) (3658:3658:3658))
        (PORT d[4] (3377:3377:3377) (3377:3377:3377))
        (PORT d[5] (3575:3575:3575) (3575:3575:3575))
        (PORT d[6] (3361:3361:3361) (3361:3361:3361))
        (PORT d[7] (3324:3324:3324) (3324:3324:3324))
        (PORT d[8] (2873:2873:2873) (2873:2873:2873))
        (PORT d[9] (3191:3191:3191) (3191:3191:3191))
        (PORT d[10] (2832:2832:2832) (2832:2832:2832))
        (PORT d[11] (2867:2867:2867) (2867:2867:2867))
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT ena (2716:2716:2716) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT ena (2716:2716:2716) (2716:2716:2716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT d[0] (2716:2716:2716) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1949:1949:1949))
        (PORT clk (4042:4042:4042) (4042:4042:4042))
        (PORT ena (2171:2171:2171) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2742:2742:2742))
        (PORT d[1] (3127:3127:3127) (3127:3127:3127))
        (PORT d[2] (3354:3354:3354) (3354:3354:3354))
        (PORT d[3] (3435:3435:3435) (3435:3435:3435))
        (PORT d[4] (3649:3649:3649) (3649:3649:3649))
        (PORT d[5] (2862:2862:2862) (2862:2862:2862))
        (PORT d[6] (2883:2883:2883) (2883:2883:2883))
        (PORT d[7] (3177:3177:3177) (3177:3177:3177))
        (PORT d[8] (3423:3423:3423) (3423:3423:3423))
        (PORT d[9] (3215:3215:3215) (3215:3215:3215))
        (PORT d[10] (2739:2739:2739) (2739:2739:2739))
        (PORT d[11] (3349:3349:3349) (3349:3349:3349))
        (PORT clk (4058:4058:4058) (4058:4058:4058))
        (PORT ena (2187:2187:2187) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1839:1839:1839) (1839:1839:1839))
        (PORT clk (4058:4058:4058) (4058:4058:4058))
        (PORT ena (2187:2187:2187) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4058:4058:4058) (4058:4058:4058))
        (PORT d[0] (2187:2187:2187) (2187:2187:2187))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4267:4267:4267) (4267:4267:4267))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4267:4267:4267) (4267:4267:4267))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4267:4267:4267) (4267:4267:4267))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1842:1842:1842) (1842:1842:1842))
        (PORT ena (2874:2874:2874) (2874:2874:2874))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4296:4296:4296) (4296:4296:4296))
        (PORT d[1] (4781:4781:4781) (4781:4781:4781))
        (PORT d[2] (5765:5765:5765) (5765:5765:5765))
        (PORT d[3] (3331:3331:3331) (3331:3331:3331))
        (PORT d[4] (3810:3810:3810) (3810:3810:3810))
        (PORT d[5] (4178:4178:4178) (4178:4178:4178))
        (PORT d[6] (3332:3332:3332) (3332:3332:3332))
        (PORT d[7] (2878:2878:2878) (2878:2878:2878))
        (PORT d[8] (2969:2969:2969) (2969:2969:2969))
        (PORT d[9] (2971:2971:2971) (2971:2971:2971))
        (PORT d[10] (3132:3132:3132) (3132:3132:3132))
        (PORT d[11] (2892:2892:2892) (2892:2892:2892))
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (PORT ena (2875:2875:2875) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (PORT ena (2875:2875:2875) (2875:2875:2875))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (PORT d[0] (2875:2875:2875) (2875:2875:2875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2052:2052:2052) (2052:2052:2052))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1328:1328:1328) (1328:1328:1328))
        (PORT clk (4036:4036:4036) (4036:4036:4036))
        (PORT ena (1163:1163:1163) (1163:1163:1163))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2951:2951:2951))
        (PORT d[1] (2834:2834:2834) (2834:2834:2834))
        (PORT d[2] (3403:3403:3403) (3403:3403:3403))
        (PORT d[3] (3495:3495:3495) (3495:3495:3495))
        (PORT d[4] (3013:3013:3013) (3013:3013:3013))
        (PORT d[5] (3054:3054:3054) (3054:3054:3054))
        (PORT d[6] (3059:3059:3059) (3059:3059:3059))
        (PORT d[7] (3188:3188:3188) (3188:3188:3188))
        (PORT d[8] (3724:3724:3724) (3724:3724:3724))
        (PORT d[9] (3372:3372:3372) (3372:3372:3372))
        (PORT d[10] (3455:3455:3455) (3455:3455:3455))
        (PORT d[11] (3341:3341:3341) (3341:3341:3341))
        (PORT clk (4052:4052:4052) (4052:4052:4052))
        (PORT ena (1179:1179:1179) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (831:831:831) (831:831:831))
        (PORT clk (4052:4052:4052) (4052:4052:4052))
        (PORT ena (1179:1179:1179) (1179:1179:1179))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4052:4052:4052) (4052:4052:4052))
        (PORT d[0] (1179:1179:1179) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4261:4261:4261) (4261:4261:4261))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4261:4261:4261) (4261:4261:4261))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4261:4261:4261) (4261:4261:4261))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT ena (2457:2457:2457) (2457:2457:2457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4469:4469:4469) (4469:4469:4469))
        (PORT d[1] (4757:4757:4757) (4757:4757:4757))
        (PORT d[2] (5407:5407:5407) (5407:5407:5407))
        (PORT d[3] (2662:2662:2662) (2662:2662:2662))
        (PORT d[4] (4183:4183:4183) (4183:4183:4183))
        (PORT d[5] (3903:3903:3903) (3903:3903:3903))
        (PORT d[6] (3772:3772:3772) (3772:3772:3772))
        (PORT d[7] (3185:3185:3185) (3185:3185:3185))
        (PORT d[8] (3077:3077:3077) (3077:3077:3077))
        (PORT d[9] (2953:2953:2953) (2953:2953:2953))
        (PORT d[10] (2653:2653:2653) (2653:2653:2653))
        (PORT d[11] (2606:2606:2606) (2606:2606:2606))
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (PORT ena (2458:2458:2458) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (PORT ena (2458:2458:2458) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (PORT d[0] (2458:2458:2458) (2458:2458:2458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1001:1001:1001) (1001:1001:1001))
        (PORT clk (3958:3958:3958) (3958:3958:3958))
        (PORT ena (1172:1172:1172) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3291:3291:3291))
        (PORT d[1] (3501:3501:3501) (3501:3501:3501))
        (PORT d[2] (3975:3975:3975) (3975:3975:3975))
        (PORT d[3] (3508:3508:3508) (3508:3508:3508))
        (PORT d[4] (3069:3069:3069) (3069:3069:3069))
        (PORT d[5] (3311:3311:3311) (3311:3311:3311))
        (PORT d[6] (2910:2910:2910) (2910:2910:2910))
        (PORT d[7] (3838:3838:3838) (3838:3838:3838))
        (PORT d[8] (3597:3597:3597) (3597:3597:3597))
        (PORT d[9] (3232:3232:3232) (3232:3232:3232))
        (PORT d[10] (3122:3122:3122) (3122:3122:3122))
        (PORT d[11] (3985:3985:3985) (3985:3985:3985))
        (PORT clk (3974:3974:3974) (3974:3974:3974))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (840:840:840))
        (PORT clk (3974:3974:3974) (3974:3974:3974))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3974:3974:3974) (3974:3974:3974))
        (PORT d[0] (1188:1188:1188) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4183:4183:4183) (4183:4183:4183))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4183:4183:4183) (4183:4183:4183))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4183:4183:4183) (4183:4183:4183))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (PORT ena (1150:1150:1150) (1150:1150:1150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3495:3495:3495) (3495:3495:3495))
        (PORT d[1] (3643:3643:3643) (3643:3643:3643))
        (PORT d[2] (4519:4519:4519) (4519:4519:4519))
        (PORT d[3] (2968:2968:2968) (2968:2968:2968))
        (PORT d[4] (2706:2706:2706) (2706:2706:2706))
        (PORT d[5] (2735:2735:2735) (2735:2735:2735))
        (PORT d[6] (4201:4201:4201) (4201:4201:4201))
        (PORT d[7] (2413:2413:2413) (2413:2413:2413))
        (PORT d[8] (2693:2693:2693) (2693:2693:2693))
        (PORT d[9] (2473:2473:2473) (2473:2473:2473))
        (PORT d[10] (2511:2511:2511) (2511:2511:2511))
        (PORT d[11] (2581:2581:2581) (2581:2581:2581))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT d[0] (1151:1151:1151) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2939:2939:2939))
        (PORT clk (3939:3939:3939) (3939:3939:3939))
        (PORT ena (2104:2104:2104) (2104:2104:2104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2338:2338:2338))
        (PORT d[1] (2176:2176:2176) (2176:2176:2176))
        (PORT d[2] (3278:3278:3278) (3278:3278:3278))
        (PORT d[3] (2666:2666:2666) (2666:2666:2666))
        (PORT d[4] (1968:1968:1968) (1968:1968:1968))
        (PORT d[5] (2734:2734:2734) (2734:2734:2734))
        (PORT d[6] (2076:2076:2076) (2076:2076:2076))
        (PORT d[7] (2255:2255:2255) (2255:2255:2255))
        (PORT d[8] (2284:2284:2284) (2284:2284:2284))
        (PORT d[9] (2240:2240:2240) (2240:2240:2240))
        (PORT d[10] (2203:2203:2203) (2203:2203:2203))
        (PORT d[11] (2659:2659:2659) (2659:2659:2659))
        (PORT clk (3955:3955:3955) (3955:3955:3955))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1772:1772:1772) (1772:1772:1772))
        (PORT clk (3955:3955:3955) (3955:3955:3955))
        (PORT ena (2120:2120:2120) (2120:2120:2120))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3955:3955:3955) (3955:3955:3955))
        (PORT d[0] (2120:2120:2120) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4164:4164:4164) (4164:4164:4164))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4164:4164:4164) (4164:4164:4164))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4164:4164:4164) (4164:4164:4164))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (PORT ena (2079:2079:2079) (2079:2079:2079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2522:2522:2522) (2522:2522:2522))
        (PORT d[1] (3337:3337:3337) (3337:3337:3337))
        (PORT d[2] (2483:2483:2483) (2483:2483:2483))
        (PORT d[3] (2465:2465:2465) (2465:2465:2465))
        (PORT d[4] (2459:2459:2459) (2459:2459:2459))
        (PORT d[5] (2734:2734:2734) (2734:2734:2734))
        (PORT d[6] (3041:3041:3041) (3041:3041:3041))
        (PORT d[7] (2431:2431:2431) (2431:2431:2431))
        (PORT d[8] (2505:2505:2505) (2505:2505:2505))
        (PORT d[9] (2296:2296:2296) (2296:2296:2296))
        (PORT d[10] (2351:2351:2351) (2351:2351:2351))
        (PORT d[11] (2151:2151:2151) (2151:2151:2151))
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT ena (2080:2080:2080) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT ena (2080:2080:2080) (2080:2080:2080))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT d[0] (2080:2080:2080) (2080:2080:2080))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2642:2642:2642))
        (PORT clk (4017:4017:4017) (4017:4017:4017))
        (PORT ena (2060:2060:2060) (2060:2060:2060))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2873:2873:2873))
        (PORT d[1] (2491:2491:2491) (2491:2491:2491))
        (PORT d[2] (2514:2514:2514) (2514:2514:2514))
        (PORT d[3] (2565:2565:2565) (2565:2565:2565))
        (PORT d[4] (2491:2491:2491) (2491:2491:2491))
        (PORT d[5] (2303:2303:2303) (2303:2303:2303))
        (PORT d[6] (2509:2509:2509) (2509:2509:2509))
        (PORT d[7] (2532:2532:2532) (2532:2532:2532))
        (PORT d[8] (2252:2252:2252) (2252:2252:2252))
        (PORT d[9] (4100:4100:4100) (4100:4100:4100))
        (PORT d[10] (3805:3805:3805) (3805:3805:3805))
        (PORT d[11] (2015:2015:2015) (2015:2015:2015))
        (PORT clk (4033:4033:4033) (4033:4033:4033))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1728:1728:1728) (1728:1728:1728))
        (PORT clk (4033:4033:4033) (4033:4033:4033))
        (PORT ena (2076:2076:2076) (2076:2076:2076))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4033:4033:4033) (4033:4033:4033))
        (PORT d[0] (2076:2076:2076) (2076:2076:2076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4242:4242:4242))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4242:4242:4242))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4242:4242:4242))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT ena (2111:2111:2111) (2111:2111:2111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3631:3631:3631))
        (PORT d[1] (2212:2212:2212) (2212:2212:2212))
        (PORT d[2] (2102:2102:2102) (2102:2102:2102))
        (PORT d[3] (2076:2076:2076) (2076:2076:2076))
        (PORT d[4] (2023:2023:2023) (2023:2023:2023))
        (PORT d[5] (3286:3286:3286) (3286:3286:3286))
        (PORT d[6] (3391:3391:3391) (3391:3391:3391))
        (PORT d[7] (2201:2201:2201) (2201:2201:2201))
        (PORT d[8] (2062:2062:2062) (2062:2062:2062))
        (PORT d[9] (2782:2782:2782) (2782:2782:2782))
        (PORT d[10] (1887:1887:1887) (1887:1887:1887))
        (PORT d[11] (1862:1862:1862) (1862:1862:1862))
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT ena (2112:2112:2112) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT ena (2112:2112:2112) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT d[0] (2112:2112:2112) (2112:2112:2112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3215:3215:3215))
        (PORT clk (4098:4098:4098) (4098:4098:4098))
        (PORT ena (2564:2564:2564) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3435:3435:3435) (3435:3435:3435))
        (PORT d[1] (3527:3527:3527) (3527:3527:3527))
        (PORT d[2] (2910:2910:2910) (2910:2910:2910))
        (PORT d[3] (2521:2521:2521) (2521:2521:2521))
        (PORT d[4] (3815:3815:3815) (3815:3815:3815))
        (PORT d[5] (2522:2522:2522) (2522:2522:2522))
        (PORT d[6] (2910:2910:2910) (2910:2910:2910))
        (PORT d[7] (2909:2909:2909) (2909:2909:2909))
        (PORT d[8] (4039:4039:4039) (4039:4039:4039))
        (PORT d[9] (3049:3049:3049) (3049:3049:3049))
        (PORT d[10] (2755:2755:2755) (2755:2755:2755))
        (PORT d[11] (3612:3612:3612) (3612:3612:3612))
        (PORT clk (4114:4114:4114) (4114:4114:4114))
        (PORT ena (2580:2580:2580) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2232:2232:2232) (2232:2232:2232))
        (PORT clk (4114:4114:4114) (4114:4114:4114))
        (PORT ena (2580:2580:2580) (2580:2580:2580))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4114:4114:4114) (4114:4114:4114))
        (PORT d[0] (2580:2580:2580) (2580:2580:2580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4323:4323:4323) (4323:4323:4323))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4323:4323:4323) (4323:4323:4323))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4323:4323:4323) (4323:4323:4323))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2170:2170:2170) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (3802:3802:3802))
        (PORT d[1] (4573:4573:4573) (4573:4573:4573))
        (PORT d[2] (4944:4944:4944) (4944:4944:4944))
        (PORT d[3] (3345:3345:3345) (3345:3345:3345))
        (PORT d[4] (3925:3925:3925) (3925:3925:3925))
        (PORT d[5] (3432:3432:3432) (3432:3432:3432))
        (PORT d[6] (3063:3063:3063) (3063:3063:3063))
        (PORT d[7] (3346:3346:3346) (3346:3346:3346))
        (PORT d[8] (2843:2843:2843) (2843:2843:2843))
        (PORT d[9] (3162:3162:3162) (3162:3162:3162))
        (PORT d[10] (2321:2321:2321) (2321:2321:2321))
        (PORT d[11] (2976:2976:2976) (2976:2976:2976))
        (PORT clk (1806:1806:1806) (1806:1806:1806))
        (PORT ena (2171:2171:2171) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1806:1806:1806) (1806:1806:1806))
        (PORT ena (2171:2171:2171) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1806:1806:1806) (1806:1806:1806))
        (PORT d[0] (2171:2171:2171) (2171:2171:2171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2015:2015:2015) (2015:2015:2015))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1625:1625:1625) (1625:1625:1625))
        (PORT clk (4058:4058:4058) (4058:4058:4058))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2756:2756:2756) (2756:2756:2756))
        (PORT d[1] (3207:3207:3207) (3207:3207:3207))
        (PORT d[2] (3862:3862:3862) (3862:3862:3862))
        (PORT d[3] (3131:3131:3131) (3131:3131:3131))
        (PORT d[4] (3947:3947:3947) (3947:3947:3947))
        (PORT d[5] (3143:3143:3143) (3143:3143:3143))
        (PORT d[6] (2557:2557:2557) (2557:2557:2557))
        (PORT d[7] (2868:2868:2868) (2868:2868:2868))
        (PORT d[8] (3528:3528:3528) (3528:3528:3528))
        (PORT d[9] (2900:2900:2900) (2900:2900:2900))
        (PORT d[10] (2421:2421:2421) (2421:2421:2421))
        (PORT d[11] (2893:2893:2893) (2893:2893:2893))
        (PORT clk (4074:4074:4074) (4074:4074:4074))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (4074:4074:4074) (4074:4074:4074))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4074:4074:4074) (4074:4074:4074))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4283:4283:4283) (4283:4283:4283))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4283:4283:4283) (4283:4283:4283))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4283:4283:4283) (4283:4283:4283))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1840:1840:1840) (1840:1840:1840))
        (PORT ena (2612:2612:2612) (2612:2612:2612))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3509:3509:3509) (3509:3509:3509))
        (PORT d[1] (3831:3831:3831) (3831:3831:3831))
        (PORT d[2] (3019:3019:3019) (3019:3019:3019))
        (PORT d[3] (3906:3906:3906) (3906:3906:3906))
        (PORT d[4] (2521:2521:2521) (2521:2521:2521))
        (PORT d[5] (3154:3154:3154) (3154:3154:3154))
        (PORT d[6] (2704:2704:2704) (2704:2704:2704))
        (PORT d[7] (3169:3169:3169) (3169:3169:3169))
        (PORT d[8] (2298:2298:2298) (2298:2298:2298))
        (PORT d[9] (2863:2863:2863) (2863:2863:2863))
        (PORT d[10] (2626:2626:2626) (2626:2626:2626))
        (PORT d[11] (2522:2522:2522) (2522:2522:2522))
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (PORT ena (2613:2613:2613) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (PORT ena (2613:2613:2613) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1841:1841:1841))
        (PORT d[0] (2613:2613:2613) (2613:2613:2613))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2050:2050:2050) (2050:2050:2050))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3013:3013:3013) (3013:3013:3013))
        (PORT clk (4098:4098:4098) (4098:4098:4098))
        (PORT ena (1418:1418:1418) (1418:1418:1418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3771:3771:3771) (3771:3771:3771))
        (PORT d[1] (3761:3761:3761) (3761:3761:3761))
        (PORT d[2] (2378:2378:2378) (2378:2378:2378))
        (PORT d[3] (3940:3940:3940) (3940:3940:3940))
        (PORT d[4] (3623:3623:3623) (3623:3623:3623))
        (PORT d[5] (2830:2830:2830) (2830:2830:2830))
        (PORT d[6] (3363:3363:3363) (3363:3363:3363))
        (PORT d[7] (3126:3126:3126) (3126:3126:3126))
        (PORT d[8] (3797:3797:3797) (3797:3797:3797))
        (PORT d[9] (3534:3534:3534) (3534:3534:3534))
        (PORT d[10] (4249:4249:4249) (4249:4249:4249))
        (PORT d[11] (3492:3492:3492) (3492:3492:3492))
        (PORT clk (4114:4114:4114) (4114:4114:4114))
        (PORT ena (1434:1434:1434) (1434:1434:1434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1095:1095:1095))
        (PORT clk (4114:4114:4114) (4114:4114:4114))
        (PORT ena (1434:1434:1434) (1434:1434:1434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4114:4114:4114) (4114:4114:4114))
        (PORT d[0] (1434:1434:1434) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4323:4323:4323) (4323:4323:4323))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4323:4323:4323) (4323:4323:4323))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4323:4323:4323) (4323:4323:4323))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1851:1851:1851) (1851:1851:1851))
        (PORT ena (2888:2888:2888) (2888:2888:2888))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4266:4266:4266) (4266:4266:4266))
        (PORT d[1] (4769:4769:4769) (4769:4769:4769))
        (PORT d[2] (5451:5451:5451) (5451:5451:5451))
        (PORT d[3] (3266:3266:3266) (3266:3266:3266))
        (PORT d[4] (3496:3496:3496) (3496:3496:3496))
        (PORT d[5] (3953:3953:3953) (3953:3953:3953))
        (PORT d[6] (4128:4128:4128) (4128:4128:4128))
        (PORT d[7] (2914:2914:2914) (2914:2914:2914))
        (PORT d[8] (2950:2950:2950) (2950:2950:2950))
        (PORT d[9] (3002:3002:3002) (3002:3002:3002))
        (PORT d[10] (2802:2802:2802) (2802:2802:2802))
        (PORT d[11] (2872:2872:2872) (2872:2872:2872))
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (PORT ena (2889:2889:2889) (2889:2889:2889))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (PORT ena (2889:2889:2889) (2889:2889:2889))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (PORT d[0] (2889:2889:2889) (2889:2889:2889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1610:1610:1610) (1610:1610:1610))
        (PORT clk (4019:4019:4019) (4019:4019:4019))
        (PORT ena (1173:1173:1173) (1173:1173:1173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3287:3287:3287) (3287:3287:3287))
        (PORT d[1] (3721:3721:3721) (3721:3721:3721))
        (PORT d[2] (3398:3398:3398) (3398:3398:3398))
        (PORT d[3] (3262:3262:3262) (3262:3262:3262))
        (PORT d[4] (2801:2801:2801) (2801:2801:2801))
        (PORT d[5] (3345:3345:3345) (3345:3345:3345))
        (PORT d[6] (3033:3033:3033) (3033:3033:3033))
        (PORT d[7] (3457:3457:3457) (3457:3457:3457))
        (PORT d[8] (3753:3753:3753) (3753:3753:3753))
        (PORT d[9] (3384:3384:3384) (3384:3384:3384))
        (PORT d[10] (3531:3531:3531) (3531:3531:3531))
        (PORT d[11] (3614:3614:3614) (3614:3614:3614))
        (PORT clk (4035:4035:4035) (4035:4035:4035))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (841:841:841))
        (PORT clk (4035:4035:4035) (4035:4035:4035))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4035:4035:4035) (4035:4035:4035))
        (PORT d[0] (1189:1189:1189) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4244:4244:4244) (4244:4244:4244))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4244:4244:4244) (4244:4244:4244))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4244:4244:4244) (4244:4244:4244))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1753:1753:1753) (1753:1753:1753))
        (PORT ena (1705:1705:1705) (1705:1705:1705))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1522:1522:1522) (1522:1522:1522))
        (PORT d[1] (2208:2208:2208) (2208:2208:2208))
        (PORT d[2] (1879:1879:1879) (1879:1879:1879))
        (PORT d[3] (1865:1865:1865) (1865:1865:1865))
        (PORT d[4] (1827:1827:1827) (1827:1827:1827))
        (PORT d[5] (2167:2167:2167) (2167:2167:2167))
        (PORT d[6] (2037:2037:2037) (2037:2037:2037))
        (PORT d[7] (1567:1567:1567) (1567:1567:1567))
        (PORT d[8] (1598:1598:1598) (1598:1598:1598))
        (PORT d[9] (1578:1578:1578) (1578:1578:1578))
        (PORT d[10] (1633:1633:1633) (1633:1633:1633))
        (PORT d[11] (1317:1317:1317) (1317:1317:1317))
        (PORT clk (1754:1754:1754) (1754:1754:1754))
        (PORT ena (1706:1706:1706) (1706:1706:1706))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1754:1754:1754) (1754:1754:1754))
        (PORT ena (1706:1706:1706) (1706:1706:1706))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1754:1754:1754))
        (PORT d[0] (1706:1706:1706) (1706:1706:1706))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (2961:2961:2961))
        (PORT clk (4070:4070:4070) (4070:4070:4070))
        (PORT ena (1947:1947:1947) (1947:1947:1947))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2203:2203:2203))
        (PORT d[1] (1590:1590:1590) (1590:1590:1590))
        (PORT d[2] (1538:1538:1538) (1538:1538:1538))
        (PORT d[3] (1865:1865:1865) (1865:1865:1865))
        (PORT d[4] (2569:2569:2569) (2569:2569:2569))
        (PORT d[5] (1307:1307:1307) (1307:1307:1307))
        (PORT d[6] (1576:1576:1576) (1576:1576:1576))
        (PORT d[7] (1729:1729:1729) (1729:1729:1729))
        (PORT d[8] (1323:1323:1323) (1323:1323:1323))
        (PORT d[9] (1901:1901:1901) (1901:1901:1901))
        (PORT d[10] (2385:2385:2385) (2385:2385:2385))
        (PORT d[11] (1335:1335:1335) (1335:1335:1335))
        (PORT clk (4086:4086:4086) (4086:4086:4086))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1615:1615:1615))
        (PORT clk (4086:4086:4086) (4086:4086:4086))
        (PORT ena (1963:1963:1963) (1963:1963:1963))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4086:4086:4086) (4086:4086:4086))
        (PORT d[0] (1963:1963:1963) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4295:4295:4295) (4295:4295:4295))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4295:4295:4295) (4295:4295:4295))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4295:4295:4295) (4295:4295:4295))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (PORT ena (2265:2265:2265) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3330:3330:3330) (3330:3330:3330))
        (PORT d[1] (2537:2537:2537) (2537:2537:2537))
        (PORT d[2] (2049:2049:2049) (2049:2049:2049))
        (PORT d[3] (2881:2881:2881) (2881:2881:2881))
        (PORT d[4] (2279:2279:2279) (2279:2279:2279))
        (PORT d[5] (2207:2207:2207) (2207:2207:2207))
        (PORT d[6] (3425:3425:3425) (3425:3425:3425))
        (PORT d[7] (2750:2750:2750) (2750:2750:2750))
        (PORT d[8] (2027:2027:2027) (2027:2027:2027))
        (PORT d[9] (2449:2449:2449) (2449:2449:2449))
        (PORT d[10] (1926:1926:1926) (1926:1926:1926))
        (PORT d[11] (1822:1822:1822) (1822:1822:1822))
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT ena (2266:2266:2266) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT ena (2266:2266:2266) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT d[0] (2266:2266:2266) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2739:2739:2739))
        (PORT clk (4038:4038:4038) (4038:4038:4038))
        (PORT ena (2427:2427:2427) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3446:3446:3446))
        (PORT d[1] (4132:4132:4132) (4132:4132:4132))
        (PORT d[2] (1875:1875:1875) (1875:1875:1875))
        (PORT d[3] (2445:2445:2445) (2445:2445:2445))
        (PORT d[4] (3814:3814:3814) (3814:3814:3814))
        (PORT d[5] (2204:2204:2204) (2204:2204:2204))
        (PORT d[6] (2915:2915:2915) (2915:2915:2915))
        (PORT d[7] (3576:3576:3576) (3576:3576:3576))
        (PORT d[8] (3596:3596:3596) (3596:3596:3596))
        (PORT d[9] (3045:3045:3045) (3045:3045:3045))
        (PORT d[10] (2728:2728:2728) (2728:2728:2728))
        (PORT d[11] (4135:4135:4135) (4135:4135:4135))
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT ena (2443:2443:2443) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2092:2092:2092) (2092:2092:2092))
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT ena (2443:2443:2443) (2443:2443:2443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT d[0] (2443:2443:2443) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4263:4263:4263) (4263:4263:4263))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4263:4263:4263) (4263:4263:4263))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4263:4263:4263) (4263:4263:4263))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1792:1792:1792) (1792:1792:1792))
        (PORT ena (2618:2618:2618) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4857:4857:4857) (4857:4857:4857))
        (PORT d[1] (3247:3247:3247) (3247:3247:3247))
        (PORT d[2] (3221:3221:3221) (3221:3221:3221))
        (PORT d[3] (3581:3581:3581) (3581:3581:3581))
        (PORT d[4] (2520:2520:2520) (2520:2520:2520))
        (PORT d[5] (3399:3399:3399) (3399:3399:3399))
        (PORT d[6] (4012:4012:4012) (4012:4012:4012))
        (PORT d[7] (3703:3703:3703) (3703:3703:3703))
        (PORT d[8] (3164:3164:3164) (3164:3164:3164))
        (PORT d[9] (3169:3169:3169) (3169:3169:3169))
        (PORT d[10] (2373:2373:2373) (2373:2373:2373))
        (PORT d[11] (2269:2269:2269) (2269:2269:2269))
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (PORT ena (2619:2619:2619) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (PORT ena (2619:2619:2619) (2619:2619:2619))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (PORT d[0] (2619:2619:2619) (2619:2619:2619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2002:2002:2002) (2002:2002:2002))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3177:3177:3177))
        (PORT clk (4133:4133:4133) (4133:4133:4133))
        (PORT ena (2731:2731:2731) (2731:2731:2731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3623:3623:3623) (3623:3623:3623))
        (PORT d[1] (2585:2585:2585) (2585:2585:2585))
        (PORT d[2] (2347:2347:2347) (2347:2347:2347))
        (PORT d[3] (2918:2918:2918) (2918:2918:2918))
        (PORT d[4] (4365:4365:4365) (4365:4365:4365))
        (PORT d[5] (2667:2667:2667) (2667:2667:2667))
        (PORT d[6] (3940:3940:3940) (3940:3940:3940))
        (PORT d[7] (3119:3119:3119) (3119:3119:3119))
        (PORT d[8] (4074:4074:4074) (4074:4074:4074))
        (PORT d[9] (3648:3648:3648) (3648:3648:3648))
        (PORT d[10] (3511:3511:3511) (3511:3511:3511))
        (PORT d[11] (3831:3831:3831) (3831:3831:3831))
        (PORT clk (4149:4149:4149) (4149:4149:4149))
        (PORT ena (2747:2747:2747) (2747:2747:2747))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2399:2399:2399))
        (PORT clk (4149:4149:4149) (4149:4149:4149))
        (PORT ena (2747:2747:2747) (2747:2747:2747))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4149:4149:4149) (4149:4149:4149))
        (PORT d[0] (2747:2747:2747) (2747:2747:2747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4358:4358:4358) (4358:4358:4358))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4358:4358:4358) (4358:4358:4358))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4358:4358:4358) (4358:4358:4358))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1806:1806:1806) (1806:1806:1806))
        (PORT ena (2867:2867:2867) (2867:2867:2867))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3559:3559:3559))
        (PORT d[1] (3229:3229:3229) (3229:3229:3229))
        (PORT d[2] (2873:2873:2873) (2873:2873:2873))
        (PORT d[3] (3131:3131:3131) (3131:3131:3131))
        (PORT d[4] (3228:3228:3228) (3228:3228:3228))
        (PORT d[5] (3006:3006:3006) (3006:3006:3006))
        (PORT d[6] (3428:3428:3428) (3428:3428:3428))
        (PORT d[7] (3219:3219:3219) (3219:3219:3219))
        (PORT d[8] (3029:3029:3029) (3029:3029:3029))
        (PORT d[9] (3180:3180:3180) (3180:3180:3180))
        (PORT d[10] (2441:2441:2441) (2441:2441:2441))
        (PORT d[11] (2316:2316:2316) (2316:2316:2316))
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (PORT ena (2868:2868:2868) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (PORT ena (2868:2868:2868) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (PORT d[0] (2868:2868:2868) (2868:2868:2868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3456:3456:3456))
        (PORT clk (4023:4023:4023) (4023:4023:4023))
        (PORT ena (2653:2653:2653) (2653:2653:2653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4209:4209:4209) (4209:4209:4209))
        (PORT d[1] (3686:3686:3686) (3686:3686:3686))
        (PORT d[2] (2950:2950:2950) (2950:2950:2950))
        (PORT d[3] (3156:3156:3156) (3156:3156:3156))
        (PORT d[4] (3314:3314:3314) (3314:3314:3314))
        (PORT d[5] (2612:2612:2612) (2612:2612:2612))
        (PORT d[6] (2416:2416:2416) (2416:2416:2416))
        (PORT d[7] (2944:2944:2944) (2944:2944:2944))
        (PORT d[8] (2926:2926:2926) (2926:2926:2926))
        (PORT d[9] (3563:3563:3563) (3563:3563:3563))
        (PORT d[10] (3266:3266:3266) (3266:3266:3266))
        (PORT d[11] (4007:4007:4007) (4007:4007:4007))
        (PORT clk (4039:4039:4039) (4039:4039:4039))
        (PORT ena (2669:2669:2669) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2321:2321:2321))
        (PORT clk (4039:4039:4039) (4039:4039:4039))
        (PORT ena (2669:2669:2669) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4039:4039:4039) (4039:4039:4039))
        (PORT d[0] (2669:2669:2669) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4248:4248:4248) (4248:4248:4248))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4248:4248:4248) (4248:4248:4248))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4248:4248:4248) (4248:4248:4248))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (PORT ena (1786:1786:1786) (1786:1786:1786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2241:2241:2241))
        (PORT d[1] (4011:4011:4011) (4011:4011:4011))
        (PORT d[2] (1848:1848:1848) (1848:1848:1848))
        (PORT d[3] (2498:2498:2498) (2498:2498:2498))
        (PORT d[4] (1814:1814:1814) (1814:1814:1814))
        (PORT d[5] (2127:2127:2127) (2127:2127:2127))
        (PORT d[6] (2411:2411:2411) (2411:2411:2411))
        (PORT d[7] (1594:1594:1594) (1594:1594:1594))
        (PORT d[8] (2175:2175:2175) (2175:2175:2175))
        (PORT d[9] (1665:1665:1665) (1665:1665:1665))
        (PORT d[10] (1684:1684:1684) (1684:1684:1684))
        (PORT d[11] (1680:1680:1680) (1680:1680:1680))
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1787:1787:1787) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1787:1787:1787) (1787:1787:1787))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT d[0] (1787:1787:1787) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (2968:2968:2968))
        (PORT clk (4069:4069:4069) (4069:4069:4069))
        (PORT ena (1427:1427:1427) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2253:2253:2253) (2253:2253:2253))
        (PORT d[1] (2506:2506:2506) (2506:2506:2506))
        (PORT d[2] (2488:2488:2488) (2488:2488:2488))
        (PORT d[3] (2882:2882:2882) (2882:2882:2882))
        (PORT d[4] (2830:2830:2830) (2830:2830:2830))
        (PORT d[5] (1655:1655:1655) (1655:1655:1655))
        (PORT d[6] (2846:2846:2846) (2846:2846:2846))
        (PORT d[7] (2170:2170:2170) (2170:2170:2170))
        (PORT d[8] (1695:1695:1695) (1695:1695:1695))
        (PORT d[9] (3191:3191:3191) (3191:3191:3191))
        (PORT d[10] (3054:3054:3054) (3054:3054:3054))
        (PORT d[11] (1670:1670:1670) (1670:1670:1670))
        (PORT clk (4085:4085:4085) (4085:4085:4085))
        (PORT ena (1443:1443:1443) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1095:1095:1095))
        (PORT clk (4085:4085:4085) (4085:4085:4085))
        (PORT ena (1443:1443:1443) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4085:4085:4085) (4085:4085:4085))
        (PORT d[0] (1443:1443:1443) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4294:4294:4294) (4294:4294:4294))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4294:4294:4294) (4294:4294:4294))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4294:4294:4294) (4294:4294:4294))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (PORT ena (2325:2325:2325) (2325:2325:2325))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3339:3339:3339))
        (PORT d[1] (2762:2762:2762) (2762:2762:2762))
        (PORT d[2] (2071:2071:2071) (2071:2071:2071))
        (PORT d[3] (2627:2627:2627) (2627:2627:2627))
        (PORT d[4] (2029:2029:2029) (2029:2029:2029))
        (PORT d[5] (2868:2868:2868) (2868:2868:2868))
        (PORT d[6] (3416:3416:3416) (3416:3416:3416))
        (PORT d[7] (2486:2486:2486) (2486:2486:2486))
        (PORT d[8] (2057:2057:2057) (2057:2057:2057))
        (PORT d[9] (2564:2564:2564) (2564:2564:2564))
        (PORT d[10] (1915:1915:1915) (1915:1915:1915))
        (PORT d[11] (1841:1841:1841) (1841:1841:1841))
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT ena (2326:2326:2326) (2326:2326:2326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT ena (2326:2326:2326) (2326:2326:2326))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT d[0] (2326:2326:2326) (2326:2326:2326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2803:2803:2803))
        (PORT clk (3985:3985:3985) (3985:3985:3985))
        (PORT ena (2498:2498:2498) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3127:3127:3127) (3127:3127:3127))
        (PORT d[1] (4349:4349:4349) (4349:4349:4349))
        (PORT d[2] (3085:3085:3085) (3085:3085:3085))
        (PORT d[3] (2365:2365:2365) (2365:2365:2365))
        (PORT d[4] (4262:4262:4262) (4262:4262:4262))
        (PORT d[5] (2514:2514:2514) (2514:2514:2514))
        (PORT d[6] (2913:2913:2913) (2913:2913:2913))
        (PORT d[7] (2876:2876:2876) (2876:2876:2876))
        (PORT d[8] (3585:3585:3585) (3585:3585:3585))
        (PORT d[9] (2761:2761:2761) (2761:2761:2761))
        (PORT d[10] (2763:2763:2763) (2763:2763:2763))
        (PORT d[11] (3606:3606:3606) (3606:3606:3606))
        (PORT clk (4001:4001:4001) (4001:4001:4001))
        (PORT ena (2514:2514:2514) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2166:2166:2166) (2166:2166:2166))
        (PORT clk (4001:4001:4001) (4001:4001:4001))
        (PORT ena (2514:2514:2514) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4001:4001:4001) (4001:4001:4001))
        (PORT d[0] (2514:2514:2514) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4210:4210:4210) (4210:4210:4210))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4210:4210:4210) (4210:4210:4210))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4210:4210:4210) (4210:4210:4210))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (PORT ena (2701:2701:2701) (2701:2701:2701))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3590:3590:3590) (3590:3590:3590))
        (PORT d[1] (3032:3032:3032) (3032:3032:3032))
        (PORT d[2] (2859:2859:2859) (2859:2859:2859))
        (PORT d[3] (3161:3161:3161) (3161:3161:3161))
        (PORT d[4] (2953:2953:2953) (2953:2953:2953))
        (PORT d[5] (3169:3169:3169) (3169:3169:3169))
        (PORT d[6] (3417:3417:3417) (3417:3417:3417))
        (PORT d[7] (3191:3191:3191) (3191:3191:3191))
        (PORT d[8] (3037:3037:3037) (3037:3037:3037))
        (PORT d[9] (3156:3156:3156) (3156:3156:3156))
        (PORT d[10] (2370:2370:2370) (2370:2370:2370))
        (PORT d[11] (2333:2333:2333) (2333:2333:2333))
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT ena (2702:2702:2702) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT ena (2702:2702:2702) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT d[0] (2702:2702:2702) (2702:2702:2702))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (3167:3167:3167))
        (PORT clk (4063:4063:4063) (4063:4063:4063))
        (PORT ena (1420:1420:1420) (1420:1420:1420))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4192:4192:4192) (4192:4192:4192))
        (PORT d[1] (3654:3654:3654) (3654:3654:3654))
        (PORT d[2] (2933:2933:2933) (2933:2933:2933))
        (PORT d[3] (3120:3120:3120) (3120:3120:3120))
        (PORT d[4] (3332:3332:3332) (3332:3332:3332))
        (PORT d[5] (2927:2927:2927) (2927:2927:2927))
        (PORT d[6] (2376:2376:2376) (2376:2376:2376))
        (PORT d[7] (2934:2934:2934) (2934:2934:2934))
        (PORT d[8] (2642:2642:2642) (2642:2642:2642))
        (PORT d[9] (3546:3546:3546) (3546:3546:3546))
        (PORT d[10] (3294:3294:3294) (3294:3294:3294))
        (PORT d[11] (3693:3693:3693) (3693:3693:3693))
        (PORT clk (4079:4079:4079) (4079:4079:4079))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1095:1095:1095))
        (PORT clk (4079:4079:4079) (4079:4079:4079))
        (PORT ena (1436:1436:1436) (1436:1436:1436))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4079:4079:4079) (4079:4079:4079))
        (PORT d[0] (1436:1436:1436) (1436:1436:1436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4288:4288:4288) (4288:4288:4288))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4288:4288:4288) (4288:4288:4288))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4288:4288:4288) (4288:4288:4288))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (PORT ena (2506:2506:2506) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3181:3181:3181) (3181:3181:3181))
        (PORT d[1] (4023:4023:4023) (4023:4023:4023))
        (PORT d[2] (2574:2574:2574) (2574:2574:2574))
        (PORT d[3] (3297:3297:3297) (3297:3297:3297))
        (PORT d[4] (2361:2361:2361) (2361:2361:2361))
        (PORT d[5] (3086:3086:3086) (3086:3086:3086))
        (PORT d[6] (2654:2654:2654) (2654:2654:2654))
        (PORT d[7] (2080:2080:2080) (2080:2080:2080))
        (PORT d[8] (2362:2362:2362) (2362:2362:2362))
        (PORT d[9] (2137:2137:2137) (2137:2137:2137))
        (PORT d[10] (2177:2177:2177) (2177:2177:2177))
        (PORT d[11] (2233:2233:2233) (2233:2233:2233))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (2507:2507:2507) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (2507:2507:2507) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT d[0] (2507:2507:2507) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2947:2947:2947))
        (PORT clk (4071:4071:4071) (4071:4071:4071))
        (PORT ena (1731:1731:1731) (1731:1731:1731))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1992:1992:1992) (1992:1992:1992))
        (PORT d[1] (1856:1856:1856) (1856:1856:1856))
        (PORT d[2] (1616:1616:1616) (1616:1616:1616))
        (PORT d[3] (1697:1697:1697) (1697:1697:1697))
        (PORT d[4] (1633:1633:1633) (1633:1633:1633))
        (PORT d[5] (1950:1950:1950) (1950:1950:1950))
        (PORT d[6] (2433:2433:2433) (2433:2433:2433))
        (PORT d[7] (1912:1912:1912) (1912:1912:1912))
        (PORT d[8] (1937:1937:1937) (1937:1937:1937))
        (PORT d[9] (1903:1903:1903) (1903:1903:1903))
        (PORT d[10] (1876:1876:1876) (1876:1876:1876))
        (PORT d[11] (2367:2367:2367) (2367:2367:2367))
        (PORT clk (4087:4087:4087) (4087:4087:4087))
        (PORT ena (1747:1747:1747) (1747:1747:1747))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1399:1399:1399) (1399:1399:1399))
        (PORT clk (4087:4087:4087) (4087:4087:4087))
        (PORT ena (1747:1747:1747) (1747:1747:1747))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4087:4087:4087) (4087:4087:4087))
        (PORT d[0] (1747:1747:1747) (1747:1747:1747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4296:4296:4296) (4296:4296:4296))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4296:4296:4296) (4296:4296:4296))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4296:4296:4296) (4296:4296:4296))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (PORT ena (2894:2894:2894) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3925:3925:3925) (3925:3925:3925))
        (PORT d[1] (4111:4111:4111) (4111:4111:4111))
        (PORT d[2] (4496:4496:4496) (4496:4496:4496))
        (PORT d[3] (4240:4240:4240) (4240:4240:4240))
        (PORT d[4] (3868:3868:3868) (3868:3868:3868))
        (PORT d[5] (2908:2908:2908) (2908:2908:2908))
        (PORT d[6] (3855:3855:3855) (3855:3855:3855))
        (PORT d[7] (3373:3373:3373) (3373:3373:3373))
        (PORT d[8] (3704:3704:3704) (3704:3704:3704))
        (PORT d[9] (3410:3410:3410) (3410:3410:3410))
        (PORT d[10] (2911:2911:2911) (2911:2911:2911))
        (PORT d[11] (3040:3040:3040) (3040:3040:3040))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (2895:2895:2895) (2895:2895:2895))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (2895:2895:2895) (2895:2895:2895))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT d[0] (2895:2895:2895) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2331:2331:2331) (2331:2331:2331))
        (PORT clk (4089:4089:4089) (4089:4089:4089))
        (PORT ena (2868:2868:2868) (2868:2868:2868))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3255:3255:3255))
        (PORT d[1] (3228:3228:3228) (3228:3228:3228))
        (PORT d[2] (3725:3725:3725) (3725:3725:3725))
        (PORT d[3] (3093:3093:3093) (3093:3093:3093))
        (PORT d[4] (3238:3238:3238) (3238:3238:3238))
        (PORT d[5] (3413:3413:3413) (3413:3413:3413))
        (PORT d[6] (2972:2972:2972) (2972:2972:2972))
        (PORT d[7] (3793:3793:3793) (3793:3793:3793))
        (PORT d[8] (3336:3336:3336) (3336:3336:3336))
        (PORT d[9] (3600:3600:3600) (3600:3600:3600))
        (PORT d[10] (3281:3281:3281) (3281:3281:3281))
        (PORT d[11] (3655:3655:3655) (3655:3655:3655))
        (PORT clk (4105:4105:4105) (4105:4105:4105))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2536:2536:2536) (2536:2536:2536))
        (PORT clk (4105:4105:4105) (4105:4105:4105))
        (PORT ena (2884:2884:2884) (2884:2884:2884))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4105:4105:4105) (4105:4105:4105))
        (PORT d[0] (2884:2884:2884) (2884:2884:2884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4314:4314:4314) (4314:4314:4314))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4314:4314:4314) (4314:4314:4314))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4314:4314:4314) (4314:4314:4314))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (PORT ena (2761:2761:2761) (2761:2761:2761))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3893:3893:3893) (3893:3893:3893))
        (PORT d[1] (3806:3806:3806) (3806:3806:3806))
        (PORT d[2] (4407:4407:4407) (4407:4407:4407))
        (PORT d[3] (3903:3903:3903) (3903:3903:3903))
        (PORT d[4] (3868:3868:3868) (3868:3868:3868))
        (PORT d[5] (2882:2882:2882) (2882:2882:2882))
        (PORT d[6] (3816:3816:3816) (3816:3816:3816))
        (PORT d[7] (3328:3328:3328) (3328:3328:3328))
        (PORT d[8] (3401:3401:3401) (3401:3401:3401))
        (PORT d[9] (3474:3474:3474) (3474:3474:3474))
        (PORT d[10] (2885:2885:2885) (2885:2885:2885))
        (PORT d[11] (2867:2867:2867) (2867:2867:2867))
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT d[0] (2762:2762:2762) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2661:2661:2661))
        (PORT clk (4023:4023:4023) (4023:4023:4023))
        (PORT ena (1428:1428:1428) (1428:1428:1428))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3234:3234:3234) (3234:3234:3234))
        (PORT d[1] (3267:3267:3267) (3267:3267:3267))
        (PORT d[2] (3421:3421:3421) (3421:3421:3421))
        (PORT d[3] (3407:3407:3407) (3407:3407:3407))
        (PORT d[4] (3317:3317:3317) (3317:3317:3317))
        (PORT d[5] (3386:3386:3386) (3386:3386:3386))
        (PORT d[6] (3329:3329:3329) (3329:3329:3329))
        (PORT d[7] (3804:3804:3804) (3804:3804:3804))
        (PORT d[8] (3083:3083:3083) (3083:3083:3083))
        (PORT d[9] (3917:3917:3917) (3917:3917:3917))
        (PORT d[10] (3299:3299:3299) (3299:3299:3299))
        (PORT d[11] (3698:3698:3698) (3698:3698:3698))
        (PORT clk (4039:4039:4039) (4039:4039:4039))
        (PORT ena (1444:1444:1444) (1444:1444:1444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1096:1096:1096) (1096:1096:1096))
        (PORT clk (4039:4039:4039) (4039:4039:4039))
        (PORT ena (1444:1444:1444) (1444:1444:1444))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4039:4039:4039) (4039:4039:4039))
        (PORT d[0] (1444:1444:1444) (1444:1444:1444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4248:4248:4248) (4248:4248:4248))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4248:4248:4248) (4248:4248:4248))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4248:4248:4248) (4248:4248:4248))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT ena (1473:1473:1473) (1473:1473:1473))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (2999:2999:2999))
        (PORT d[1] (3832:3832:3832) (3832:3832:3832))
        (PORT d[2] (2998:2998:2998) (2998:2998:2998))
        (PORT d[3] (2386:2386:2386) (2386:2386:2386))
        (PORT d[4] (2683:2683:2683) (2683:2683:2683))
        (PORT d[5] (2845:2845:2845) (2845:2845:2845))
        (PORT d[6] (2744:2744:2744) (2744:2744:2744))
        (PORT d[7] (2401:2401:2401) (2401:2401:2401))
        (PORT d[8] (2484:2484:2484) (2484:2484:2484))
        (PORT d[9] (2280:2280:2280) (2280:2280:2280))
        (PORT d[10] (2199:2199:2199) (2199:2199:2199))
        (PORT d[11] (2106:2106:2106) (2106:2106:2106))
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (PORT ena (1474:1474:1474) (1474:1474:1474))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (PORT ena (1474:1474:1474) (1474:1474:1474))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (PORT d[0] (1474:1474:1474) (1474:1474:1474))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1990:1990:1990) (1990:1990:1990))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2419:2419:2419))
        (PORT clk (3940:3940:3940) (3940:3940:3940))
        (PORT ena (2306:2306:2306) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1647:1647:1647) (1647:1647:1647))
        (PORT d[1] (1841:1841:1841) (1841:1841:1841))
        (PORT d[2] (1734:1734:1734) (1734:1734:1734))
        (PORT d[3] (1661:1661:1661) (1661:1661:1661))
        (PORT d[4] (1628:1628:1628) (1628:1628:1628))
        (PORT d[5] (2212:2212:2212) (2212:2212:2212))
        (PORT d[6] (2434:2434:2434) (2434:2434:2434))
        (PORT d[7] (2205:2205:2205) (2205:2205:2205))
        (PORT d[8] (1919:1919:1919) (1919:1919:1919))
        (PORT d[9] (1908:1908:1908) (1908:1908:1908))
        (PORT d[10] (1963:1963:1963) (1963:1963:1963))
        (PORT d[11] (1967:1967:1967) (1967:1967:1967))
        (PORT clk (3956:3956:3956) (3956:3956:3956))
        (PORT ena (2322:2322:2322) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1974:1974:1974) (1974:1974:1974))
        (PORT clk (3956:3956:3956) (3956:3956:3956))
        (PORT ena (2322:2322:2322) (2322:2322:2322))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3956:3956:3956) (3956:3956:3956))
        (PORT d[0] (2322:2322:2322) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4165:4165:4165))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4165:4165:4165))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4165:4165:4165))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1777:1777:1777) (1777:1777:1777))
        (PORT ena (2402:2402:2402) (2402:2402:2402))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3339:3339:3339) (3339:3339:3339))
        (PORT d[1] (2817:2817:2817) (2817:2817:2817))
        (PORT d[2] (1696:1696:1696) (1696:1696:1696))
        (PORT d[3] (2901:2901:2901) (2901:2901:2901))
        (PORT d[4] (2549:2549:2549) (2549:2549:2549))
        (PORT d[5] (2917:2917:2917) (2917:2917:2917))
        (PORT d[6] (2984:2984:2984) (2984:2984:2984))
        (PORT d[7] (2533:2533:2533) (2533:2533:2533))
        (PORT d[8] (1971:1971:1971) (1971:1971:1971))
        (PORT d[9] (2463:2463:2463) (2463:2463:2463))
        (PORT d[10] (1921:1921:1921) (1921:1921:1921))
        (PORT d[11] (1763:1763:1763) (1763:1763:1763))
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT ena (2403:2403:2403) (2403:2403:2403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT ena (2403:2403:2403) (2403:2403:2403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT d[0] (2403:2403:2403) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2733:2733:2733) (2733:2733:2733))
        (PORT clk (4039:4039:4039) (4039:4039:4039))
        (PORT ena (2477:2477:2477) (2477:2477:2477))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3419:3419:3419))
        (PORT d[1] (4343:4343:4343) (4343:4343:4343))
        (PORT d[2] (3054:3054:3054) (3054:3054:3054))
        (PORT d[3] (2458:2458:2458) (2458:2458:2458))
        (PORT d[4] (4281:4281:4281) (4281:4281:4281))
        (PORT d[5] (2196:2196:2196) (2196:2196:2196))
        (PORT d[6] (2948:2948:2948) (2948:2948:2948))
        (PORT d[7] (2881:2881:2881) (2881:2881:2881))
        (PORT d[8] (3602:3602:3602) (3602:3602:3602))
        (PORT d[9] (3528:3528:3528) (3528:3528:3528))
        (PORT d[10] (2445:2445:2445) (2445:2445:2445))
        (PORT d[11] (3577:3577:3577) (3577:3577:3577))
        (PORT clk (4055:4055:4055) (4055:4055:4055))
        (PORT ena (2493:2493:2493) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2145:2145:2145))
        (PORT clk (4055:4055:4055) (4055:4055:4055))
        (PORT ena (2493:2493:2493) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4055:4055:4055) (4055:4055:4055))
        (PORT d[0] (2493:2493:2493) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4264:4264:4264) (4264:4264:4264))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4264:4264:4264) (4264:4264:4264))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4264:4264:4264) (4264:4264:4264))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (PORT ena (2365:2365:2365) (2365:2365:2365))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3238:3238:3238) (3238:3238:3238))
        (PORT d[1] (3765:3765:3765) (3765:3765:3765))
        (PORT d[2] (3005:3005:3005) (3005:3005:3005))
        (PORT d[3] (2441:2441:2441) (2441:2441:2441))
        (PORT d[4] (3030:3030:3030) (3030:3030:3030))
        (PORT d[5] (3059:3059:3059) (3059:3059:3059))
        (PORT d[6] (2714:2714:2714) (2714:2714:2714))
        (PORT d[7] (2407:2407:2407) (2407:2407:2407))
        (PORT d[8] (2919:2919:2919) (2919:2919:2919))
        (PORT d[9] (2052:2052:2052) (2052:2052:2052))
        (PORT d[10] (2228:2228:2228) (2228:2228:2228))
        (PORT d[11] (2106:2106:2106) (2106:2106:2106))
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2366:2366:2366) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2366:2366:2366) (2366:2366:2366))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT d[0] (2366:2366:2366) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2399:2399:2399) (2399:2399:2399))
        (PORT clk (4029:4029:4029) (4029:4029:4029))
        (PORT ena (1184:1184:1184) (1184:1184:1184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2346:2346:2346))
        (PORT d[1] (2471:2471:2471) (2471:2471:2471))
        (PORT d[2] (1746:1746:1746) (1746:1746:1746))
        (PORT d[3] (1999:1999:1999) (1999:1999:1999))
        (PORT d[4] (1894:1894:1894) (1894:1894:1894))
        (PORT d[5] (2513:2513:2513) (2513:2513:2513))
        (PORT d[6] (2442:2442:2442) (2442:2442:2442))
        (PORT d[7] (2218:2218:2218) (2218:2218:2218))
        (PORT d[8] (1947:1947:1947) (1947:1947:1947))
        (PORT d[9] (2216:2216:2216) (2216:2216:2216))
        (PORT d[10] (2270:2270:2270) (2270:2270:2270))
        (PORT d[11] (2296:2296:2296) (2296:2296:2296))
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT ena (1200:1200:1200) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (852:852:852))
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT ena (1200:1200:1200) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT d[0] (1200:1200:1200) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT ena (1633:1633:1633) (1633:1633:1633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2824:2824:2824) (2824:2824:2824))
        (PORT d[1] (2057:2057:2057) (2057:2057:2057))
        (PORT d[2] (3195:3195:3195) (3195:3195:3195))
        (PORT d[3] (2759:2759:2759) (2759:2759:2759))
        (PORT d[4] (2340:2340:2340) (2340:2340:2340))
        (PORT d[5] (3176:3176:3176) (3176:3176:3176))
        (PORT d[6] (3071:3071:3071) (3071:3071:3071))
        (PORT d[7] (2113:2113:2113) (2113:2113:2113))
        (PORT d[8] (1691:1691:1691) (1691:1691:1691))
        (PORT d[9] (1463:1463:1463) (1463:1463:1463))
        (PORT d[10] (1824:1824:1824) (1824:1824:1824))
        (PORT d[11] (1762:1762:1762) (1762:1762:1762))
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (PORT ena (1634:1634:1634) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (PORT ena (1634:1634:1634) (1634:1634:1634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (PORT d[0] (1634:1634:1634) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1994:1994:1994) (1994:1994:1994))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2240:2240:2240) (2240:2240:2240))
        (PORT clk (4012:4012:4012) (4012:4012:4012))
        (PORT ena (1445:1445:1445) (1445:1445:1445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1537:1537:1537) (1537:1537:1537))
        (PORT d[1] (1829:1829:1829) (1829:1829:1829))
        (PORT d[2] (1595:1595:1595) (1595:1595:1595))
        (PORT d[3] (1664:1664:1664) (1664:1664:1664))
        (PORT d[4] (2290:2290:2290) (2290:2290:2290))
        (PORT d[5] (2095:2095:2095) (2095:2095:2095))
        (PORT d[6] (2089:2089:2089) (2089:2089:2089))
        (PORT d[7] (1906:1906:1906) (1906:1906:1906))
        (PORT d[8] (1574:1574:1574) (1574:1574:1574))
        (PORT d[9] (1805:1805:1805) (1805:1805:1805))
        (PORT d[10] (1610:1610:1610) (1610:1610:1610))
        (PORT d[11] (1569:1569:1569) (1569:1569:1569))
        (PORT clk (4028:4028:4028) (4028:4028:4028))
        (PORT ena (1461:1461:1461) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1113:1113:1113))
        (PORT clk (4028:4028:4028) (4028:4028:4028))
        (PORT ena (1461:1461:1461) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4028:4028:4028) (4028:4028:4028))
        (PORT d[0] (1461:1461:1461) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4237:4237:4237))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4237:4237:4237))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4237:4237:4237))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1538:1538:1538))
        (PORT d[1] (2560:2560:2560) (2560:2560:2560))
        (PORT d[2] (1562:1562:1562) (1562:1562:1562))
        (PORT d[3] (2109:2109:2109) (2109:2109:2109))
        (PORT d[4] (1517:1517:1517) (1517:1517:1517))
        (PORT d[5] (2138:2138:2138) (2138:2138:2138))
        (PORT d[6] (1751:1751:1751) (1751:1751:1751))
        (PORT d[7] (1530:1530:1530) (1530:1530:1530))
        (PORT d[8] (1356:1356:1356) (1356:1356:1356))
        (PORT d[9] (1301:1301:1301) (1301:1301:1301))
        (PORT d[10] (1304:1304:1304) (1304:1304:1304))
        (PORT d[11] (1329:1329:1329) (1329:1329:1329))
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (PORT d[0] (1152:1152:1152) (1152:1152:1152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2579:2579:2579))
        (PORT clk (4108:4108:4108) (4108:4108:4108))
        (PORT ena (1648:1648:1648) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2014:2014:2014))
        (PORT d[1] (1921:1921:1921) (1921:1921:1921))
        (PORT d[2] (1870:1870:1870) (1870:1870:1870))
        (PORT d[3] (2179:2179:2179) (2179:2179:2179))
        (PORT d[4] (3161:3161:3161) (3161:3161:3161))
        (PORT d[5] (1544:1544:1544) (1544:1544:1544))
        (PORT d[6] (1314:1314:1314) (1314:1314:1314))
        (PORT d[7] (1674:1674:1674) (1674:1674:1674))
        (PORT d[8] (2517:2517:2517) (2517:2517:2517))
        (PORT d[9] (2544:2544:2544) (2544:2544:2544))
        (PORT d[10] (2434:2434:2434) (2434:2434:2434))
        (PORT d[11] (1313:1313:1313) (1313:1313:1313))
        (PORT clk (4124:4124:4124) (4124:4124:4124))
        (PORT ena (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1316:1316:1316))
        (PORT clk (4124:4124:4124) (4124:4124:4124))
        (PORT ena (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4124:4124:4124) (4124:4124:4124))
        (PORT d[0] (1664:1664:1664) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4333:4333:4333) (4333:4333:4333))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4333:4333:4333) (4333:4333:4333))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4333:4333:4333) (4333:4333:4333))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (PORT ena (2847:2847:2847) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2706:2706:2706))
        (PORT d[1] (3348:3348:3348) (3348:3348:3348))
        (PORT d[2] (2747:2747:2747) (2747:2747:2747))
        (PORT d[3] (3662:3662:3662) (3662:3662:3662))
        (PORT d[4] (3365:3365:3365) (3365:3365:3365))
        (PORT d[5] (2740:2740:2740) (2740:2740:2740))
        (PORT d[6] (2552:2552:2552) (2552:2552:2552))
        (PORT d[7] (1852:1852:1852) (1852:1852:1852))
        (PORT d[8] (2014:2014:2014) (2014:2014:2014))
        (PORT d[9] (2617:2617:2617) (2617:2617:2617))
        (PORT d[10] (2456:2456:2456) (2456:2456:2456))
        (PORT d[11] (2280:2280:2280) (2280:2280:2280))
        (PORT clk (1834:1834:1834) (1834:1834:1834))
        (PORT ena (2848:2848:2848) (2848:2848:2848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1834:1834:1834) (1834:1834:1834))
        (PORT ena (2848:2848:2848) (2848:2848:2848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1834:1834:1834))
        (PORT d[0] (2848:2848:2848) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2043:2043:2043) (2043:2043:2043))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2700:2700:2700))
        (PORT clk (4031:4031:4031) (4031:4031:4031))
        (PORT ena (1697:1697:1697) (1697:1697:1697))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3065:3065:3065) (3065:3065:3065))
        (PORT d[1] (2832:2832:2832) (2832:2832:2832))
        (PORT d[2] (2850:2850:2850) (2850:2850:2850))
        (PORT d[3] (2883:2883:2883) (2883:2883:2883))
        (PORT d[4] (2804:2804:2804) (2804:2804:2804))
        (PORT d[5] (2582:2582:2582) (2582:2582:2582))
        (PORT d[6] (2549:2549:2549) (2549:2549:2549))
        (PORT d[7] (3093:3093:3093) (3093:3093:3093))
        (PORT d[8] (2566:2566:2566) (2566:2566:2566))
        (PORT d[9] (3605:3605:3605) (3605:3605:3605))
        (PORT d[10] (3080:3080:3080) (3080:3080:3080))
        (PORT d[11] (2589:2589:2589) (2589:2589:2589))
        (PORT clk (4047:4047:4047) (4047:4047:4047))
        (PORT ena (1713:1713:1713) (1713:1713:1713))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1365:1365:1365) (1365:1365:1365))
        (PORT clk (4047:4047:4047) (4047:4047:4047))
        (PORT ena (1713:1713:1713) (1713:1713:1713))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4047:4047:4047) (4047:4047:4047))
        (PORT d[0] (1713:1713:1713) (1713:1713:1713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4256:4256:4256) (4256:4256:4256))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4256:4256:4256) (4256:4256:4256))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4256:4256:4256) (4256:4256:4256))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1855:1855:1855) (1855:1855:1855))
        (PORT ena (2492:2492:2492) (2492:2492:2492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4244:4244:4244))
        (PORT d[1] (5074:5074:5074) (5074:5074:5074))
        (PORT d[2] (5743:5743:5743) (5743:5743:5743))
        (PORT d[3] (3520:3520:3520) (3520:3520:3520))
        (PORT d[4] (3491:3491:3491) (3491:3491:3491))
        (PORT d[5] (3960:3960:3960) (3960:3960:3960))
        (PORT d[6] (3841:3841:3841) (3841:3841:3841))
        (PORT d[7] (2923:2923:2923) (2923:2923:2923))
        (PORT d[8] (2659:2659:2659) (2659:2659:2659))
        (PORT d[9] (3000:3000:3000) (3000:3000:3000))
        (PORT d[10] (3089:3089:3089) (3089:3089:3089))
        (PORT d[11] (2965:2965:2965) (2965:2965:2965))
        (PORT clk (1856:1856:1856) (1856:1856:1856))
        (PORT ena (2493:2493:2493) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1856:1856:1856) (1856:1856:1856))
        (PORT ena (2493:2493:2493) (2493:2493:2493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1856:1856:1856))
        (PORT d[0] (2493:2493:2493) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1628:1628:1628))
        (PORT clk (3894:3894:3894) (3894:3894:3894))
        (PORT ena (1176:1176:1176) (1176:1176:1176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3256:3256:3256))
        (PORT d[1] (3132:3132:3132) (3132:3132:3132))
        (PORT d[2] (3665:3665:3665) (3665:3665:3665))
        (PORT d[3] (3799:3799:3799) (3799:3799:3799))
        (PORT d[4] (3339:3339:3339) (3339:3339:3339))
        (PORT d[5] (3351:3351:3351) (3351:3351:3351))
        (PORT d[6] (3024:3024:3024) (3024:3024:3024))
        (PORT d[7] (3471:3471:3471) (3471:3471:3471))
        (PORT d[8] (3760:3760:3760) (3760:3760:3760))
        (PORT d[9] (3368:3368:3368) (3368:3368:3368))
        (PORT d[10] (3509:3509:3509) (3509:3509:3509))
        (PORT d[11] (3655:3655:3655) (3655:3655:3655))
        (PORT clk (3910:3910:3910) (3910:3910:3910))
        (PORT ena (1192:1192:1192) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (844:844:844))
        (PORT clk (3910:3910:3910) (3910:3910:3910))
        (PORT ena (1192:1192:1192) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3910:3910:3910) (3910:3910:3910))
        (PORT d[0] (1192:1192:1192) (1192:1192:1192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4119:4119:4119) (4119:4119:4119))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4119:4119:4119) (4119:4119:4119))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4119:4119:4119) (4119:4119:4119))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (2468:2468:2468) (2468:2468:2468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2985:2985:2985) (2985:2985:2985))
        (PORT d[1] (3999:3999:3999) (3999:3999:3999))
        (PORT d[2] (4558:4558:4558) (4558:4558:4558))
        (PORT d[3] (3291:3291:3291) (3291:3291:3291))
        (PORT d[4] (2939:2939:2939) (2939:2939:2939))
        (PORT d[5] (2782:2782:2782) (2782:2782:2782))
        (PORT d[6] (2926:2926:2926) (2926:2926:2926))
        (PORT d[7] (3271:3271:3271) (3271:3271:3271))
        (PORT d[8] (2650:2650:2650) (2650:2650:2650))
        (PORT d[9] (2144:2144:2144) (2144:2144:2144))
        (PORT d[10] (2176:2176:2176) (2176:2176:2176))
        (PORT d[11] (2618:2618:2618) (2618:2618:2618))
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT ena (2469:2469:2469) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT ena (2469:2469:2469) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT d[0] (2469:2469:2469) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2334:2334:2334) (2334:2334:2334))
        (PORT clk (4077:4077:4077) (4077:4077:4077))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1708:1708:1708) (1708:1708:1708))
        (PORT d[1] (2469:2469:2469) (2469:2469:2469))
        (PORT d[2] (1640:1640:1640) (1640:1640:1640))
        (PORT d[3] (1695:1695:1695) (1695:1695:1695))
        (PORT d[4] (1924:1924:1924) (1924:1924:1924))
        (PORT d[5] (2448:2448:2448) (2448:2448:2448))
        (PORT d[6] (2423:2423:2423) (2423:2423:2423))
        (PORT d[7] (2202:2202:2202) (2202:2202:2202))
        (PORT d[8] (1951:1951:1951) (1951:1951:1951))
        (PORT d[9] (1903:1903:1903) (1903:1903:1903))
        (PORT d[10] (1885:1885:1885) (1885:1885:1885))
        (PORT d[11] (2137:2137:2137) (2137:2137:2137))
        (PORT clk (4093:4093:4093) (4093:4093:4093))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1099:1099:1099))
        (PORT clk (4093:4093:4093) (4093:4093:4093))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4093:4093:4093) (4093:4093:4093))
        (PORT d[0] (1447:1447:1447) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4302:4302:4302) (4302:4302:4302))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4302:4302:4302) (4302:4302:4302))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4302:4302:4302) (4302:4302:4302))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (PORT ena (2472:2472:2472) (2472:2472:2472))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3960:3960:3960))
        (PORT d[1] (2841:2841:2841) (2841:2841:2841))
        (PORT d[2] (2917:2917:2917) (2917:2917:2917))
        (PORT d[3] (2615:2615:2615) (2615:2615:2615))
        (PORT d[4] (2864:2864:2864) (2864:2864:2864))
        (PORT d[5] (2626:2626:2626) (2626:2626:2626))
        (PORT d[6] (3065:3065:3065) (3065:3065:3065))
        (PORT d[7] (2846:2846:2846) (2846:2846:2846))
        (PORT d[8] (2717:2717:2717) (2717:2717:2717))
        (PORT d[9] (2890:2890:2890) (2890:2890:2890))
        (PORT d[10] (1919:1919:1919) (1919:1919:1919))
        (PORT d[11] (2236:2236:2236) (2236:2236:2236))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2473:2473:2473) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2473:2473:2473) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT d[0] (2473:2473:2473) (2473:2473:2473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2903:2903:2903))
        (PORT clk (4025:4025:4025) (4025:4025:4025))
        (PORT ena (2321:2321:2321) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3825:3825:3825))
        (PORT d[1] (3994:3994:3994) (3994:3994:3994))
        (PORT d[2] (3262:3262:3262) (3262:3262:3262))
        (PORT d[3] (2800:2800:2800) (2800:2800:2800))
        (PORT d[4] (3935:3935:3935) (3935:3935:3935))
        (PORT d[5] (2861:2861:2861) (2861:2861:2861))
        (PORT d[6] (2452:2452:2452) (2452:2452:2452))
        (PORT d[7] (2969:2969:2969) (2969:2969:2969))
        (PORT d[8] (2951:2951:2951) (2951:2951:2951))
        (PORT d[9] (3233:3233:3233) (3233:3233:3233))
        (PORT d[10] (3231:3231:3231) (3231:3231:3231))
        (PORT d[11] (4025:4025:4025) (4025:4025:4025))
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT ena (2337:2337:2337) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1989:1989:1989) (1989:1989:1989))
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT ena (2337:2337:2337) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT d[0] (2337:2337:2337) (2337:2337:2337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4250:4250:4250) (4250:4250:4250))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4250:4250:4250) (4250:4250:4250))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4250:4250:4250) (4250:4250:4250))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1835:1835:1835) (1835:1835:1835))
        (PORT ena (2784:2784:2784) (2784:2784:2784))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4582:4582:4582) (4582:4582:4582))
        (PORT d[1] (4776:4776:4776) (4776:4776:4776))
        (PORT d[2] (5422:5422:5422) (5422:5422:5422))
        (PORT d[3] (3333:3333:3333) (3333:3333:3333))
        (PORT d[4] (3575:3575:3575) (3575:3575:3575))
        (PORT d[5] (4220:4220:4220) (4220:4220:4220))
        (PORT d[6] (3847:3847:3847) (3847:3847:3847))
        (PORT d[7] (2557:2557:2557) (2557:2557:2557))
        (PORT d[8] (2948:2948:2948) (2948:2948:2948))
        (PORT d[9] (2960:2960:2960) (2960:2960:2960))
        (PORT d[10] (3152:3152:3152) (3152:3152:3152))
        (PORT d[11] (2659:2659:2659) (2659:2659:2659))
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (PORT ena (2785:2785:2785) (2785:2785:2785))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (PORT ena (2785:2785:2785) (2785:2785:2785))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (PORT d[0] (2785:2785:2785) (2785:2785:2785))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2045:2045:2045) (2045:2045:2045))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1287:1287:1287))
        (PORT clk (4037:4037:4037) (4037:4037:4037))
        (PORT ena (1184:1184:1184) (1184:1184:1184))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3247:3247:3247))
        (PORT d[1] (3792:3792:3792) (3792:3792:3792))
        (PORT d[2] (3423:3423:3423) (3423:3423:3423))
        (PORT d[3] (3487:3487:3487) (3487:3487:3487))
        (PORT d[4] (2766:2766:2766) (2766:2766:2766))
        (PORT d[5] (3337:3337:3337) (3337:3337:3337))
        (PORT d[6] (3239:3239:3239) (3239:3239:3239))
        (PORT d[7] (3490:3490:3490) (3490:3490:3490))
        (PORT d[8] (3436:3436:3436) (3436:3436:3436))
        (PORT d[9] (3315:3315:3315) (3315:3315:3315))
        (PORT d[10] (3474:3474:3474) (3474:3474:3474))
        (PORT d[11] (3642:3642:3642) (3642:3642:3642))
        (PORT clk (4053:4053:4053) (4053:4053:4053))
        (PORT ena (1200:1200:1200) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (852:852:852) (852:852:852))
        (PORT clk (4053:4053:4053) (4053:4053:4053))
        (PORT ena (1200:1200:1200) (1200:1200:1200))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4053:4053:4053) (4053:4053:4053))
        (PORT d[0] (1200:1200:1200) (1200:1200:1200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4262:4262:4262) (4262:4262:4262))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4262:4262:4262) (4262:4262:4262))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4262:4262:4262) (4262:4262:4262))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1813:1813:1813) (1813:1813:1813))
        (PORT ena (2675:2675:2675) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3824:3824:3824) (3824:3824:3824))
        (PORT d[1] (3821:3821:3821) (3821:3821:3821))
        (PORT d[2] (4170:4170:4170) (4170:4170:4170))
        (PORT d[3] (4208:4208:4208) (4208:4208:4208))
        (PORT d[4] (3851:3851:3851) (3851:3851:3851))
        (PORT d[5] (2891:2891:2891) (2891:2891:2891))
        (PORT d[6] (4093:4093:4093) (4093:4093:4093))
        (PORT d[7] (3330:3330:3330) (3330:3330:3330))
        (PORT d[8] (3413:3413:3413) (3413:3413:3413))
        (PORT d[9] (3494:3494:3494) (3494:3494:3494))
        (PORT d[10] (2885:2885:2885) (2885:2885:2885))
        (PORT d[11] (2879:2879:2879) (2879:2879:2879))
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (PORT ena (2676:2676:2676) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (PORT ena (2676:2676:2676) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (PORT d[0] (2676:2676:2676) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2023:2023:2023) (2023:2023:2023))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2615:2615:2615))
        (PORT clk (4116:4116:4116) (4116:4116:4116))
        (PORT ena (1169:1169:1169) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3247:3247:3247))
        (PORT d[1] (3250:3250:3250) (3250:3250:3250))
        (PORT d[2] (3444:3444:3444) (3444:3444:3444))
        (PORT d[3] (3377:3377:3377) (3377:3377:3377))
        (PORT d[4] (4238:4238:4238) (4238:4238:4238))
        (PORT d[5] (3404:3404:3404) (3404:3404:3404))
        (PORT d[6] (3284:3284:3284) (3284:3284:3284))
        (PORT d[7] (3786:3786:3786) (3786:3786:3786))
        (PORT d[8] (3065:3065:3065) (3065:3065:3065))
        (PORT d[9] (3905:3905:3905) (3905:3905:3905))
        (PORT d[10] (3303:3303:3303) (3303:3303:3303))
        (PORT d[11] (3975:3975:3975) (3975:3975:3975))
        (PORT clk (4132:4132:4132) (4132:4132:4132))
        (PORT ena (1185:1185:1185) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (837:837:837))
        (PORT clk (4132:4132:4132) (4132:4132:4132))
        (PORT ena (1185:1185:1185) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4132:4132:4132) (4132:4132:4132))
        (PORT d[0] (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4341:4341:4341) (4341:4341:4341))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4341:4341:4341) (4341:4341:4341))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4341:4341:4341) (4341:4341:4341))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1773:1773:1773) (1773:1773:1773))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2505:2505:2505) (2505:2505:2505))
        (PORT d[1] (2164:2164:2164) (2164:2164:2164))
        (PORT d[2] (1865:1865:1865) (1865:1865:1865))
        (PORT d[3] (1911:1911:1911) (1911:1911:1911))
        (PORT d[4] (2358:2358:2358) (2358:2358:2358))
        (PORT d[5] (1821:1821:1821) (1821:1821:1821))
        (PORT d[6] (2223:2223:2223) (2223:2223:2223))
        (PORT d[7] (1637:1637:1637) (1637:1637:1637))
        (PORT d[8] (1572:1572:1572) (1572:1572:1572))
        (PORT d[9] (1938:1938:1938) (1938:1938:1938))
        (PORT d[10] (1619:1619:1619) (1619:1619:1619))
        (PORT d[11] (1662:1662:1662) (1662:1662:1662))
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT d[0] (1449:1449:1449) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1801:1801:1801))
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2335:2335:2335) (2335:2335:2335))
        (PORT d[1] (1859:1859:1859) (1859:1859:1859))
        (PORT d[2] (1891:1891:1891) (1891:1891:1891))
        (PORT d[3] (2555:2555:2555) (2555:2555:2555))
        (PORT d[4] (2167:2167:2167) (2167:2167:2167))
        (PORT d[5] (1651:1651:1651) (1651:1651:1651))
        (PORT d[6] (1629:1629:1629) (1629:1629:1629))
        (PORT d[7] (2091:2091:2091) (2091:2091:2091))
        (PORT d[8] (1664:1664:1664) (1664:1664:1664))
        (PORT d[9] (1895:1895:1895) (1895:1895:1895))
        (PORT d[10] (2724:2724:2724) (2724:2724:2724))
        (PORT d[11] (2975:2975:2975) (2975:2975:2975))
        (PORT clk (4070:4070:4070) (4070:4070:4070))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1101:1101:1101))
        (PORT clk (4070:4070:4070) (4070:4070:4070))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4070:4070:4070) (4070:4070:4070))
        (PORT d[0] (1449:1449:1449) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4279:4279:4279) (4279:4279:4279))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4279:4279:4279) (4279:4279:4279))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4279:4279:4279) (4279:4279:4279))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1743:1743:1743) (1743:1743:1743))
        (PORT ena (2431:2431:2431) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3012:3012:3012) (3012:3012:3012))
        (PORT d[1] (2852:2852:2852) (2852:2852:2852))
        (PORT d[2] (2019:2019:2019) (2019:2019:2019))
        (PORT d[3] (3211:3211:3211) (3211:3211:3211))
        (PORT d[4] (2795:2795:2795) (2795:2795:2795))
        (PORT d[5] (2199:2199:2199) (2199:2199:2199))
        (PORT d[6] (2713:2713:2713) (2713:2713:2713))
        (PORT d[7] (2831:2831:2831) (2831:2831:2831))
        (PORT d[8] (2039:2039:2039) (2039:2039:2039))
        (PORT d[9] (2455:2455:2455) (2455:2455:2455))
        (PORT d[10] (2672:2672:2672) (2672:2672:2672))
        (PORT d[11] (1859:1859:1859) (1859:1859:1859))
        (PORT clk (1744:1744:1744) (1744:1744:1744))
        (PORT ena (2432:2432:2432) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1744:1744:1744) (1744:1744:1744))
        (PORT ena (2432:2432:2432) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1744:1744:1744) (1744:1744:1744))
        (PORT d[0] (2432:2432:2432) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1953:1953:1953))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1953:1953:1953))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1953:1953:1953))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2413:2413:2413) (2413:2413:2413))
        (PORT clk (3946:3946:3946) (3946:3946:3946))
        (PORT ena (2454:2454:2454) (2454:2454:2454))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3104:3104:3104))
        (PORT d[1] (3815:3815:3815) (3815:3815:3815))
        (PORT d[2] (2735:2735:2735) (2735:2735:2735))
        (PORT d[3] (2774:2774:2774) (2774:2774:2774))
        (PORT d[4] (3974:3974:3974) (3974:3974:3974))
        (PORT d[5] (2130:2130:2130) (2130:2130:2130))
        (PORT d[6] (3217:3217:3217) (3217:3217:3217))
        (PORT d[7] (2681:2681:2681) (2681:2681:2681))
        (PORT d[8] (3139:3139:3139) (3139:3139:3139))
        (PORT d[9] (3513:3513:3513) (3513:3513:3513))
        (PORT d[10] (3749:3749:3749) (3749:3749:3749))
        (PORT d[11] (2760:2760:2760) (2760:2760:2760))
        (PORT clk (3962:3962:3962) (3962:3962:3962))
        (PORT ena (2470:2470:2470) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2122:2122:2122))
        (PORT clk (3962:3962:3962) (3962:3962:3962))
        (PORT ena (2470:2470:2470) (2470:2470:2470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3962:3962:3962) (3962:3962:3962))
        (PORT d[0] (2470:2470:2470) (2470:2470:2470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4171:4171:4171) (4171:4171:4171))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4171:4171:4171) (4171:4171:4171))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4171:4171:4171) (4171:4171:4171))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (PORT ena (2397:2397:2397) (2397:2397:2397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4191:4191:4191))
        (PORT d[1] (3759:3759:3759) (3759:3759:3759))
        (PORT d[2] (3924:3924:3924) (3924:3924:3924))
        (PORT d[3] (3762:3762:3762) (3762:3762:3762))
        (PORT d[4] (3663:3663:3663) (3663:3663:3663))
        (PORT d[5] (2764:2764:2764) (2764:2764:2764))
        (PORT d[6] (4399:4399:4399) (4399:4399:4399))
        (PORT d[7] (3175:3175:3175) (3175:3175:3175))
        (PORT d[8] (3673:3673:3673) (3673:3673:3673))
        (PORT d[9] (3392:3392:3392) (3392:3392:3392))
        (PORT d[10] (3342:3342:3342) (3342:3342:3342))
        (PORT d[11] (2906:2906:2906) (2906:2906:2906))
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (PORT ena (2398:2398:2398) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (PORT ena (2398:2398:2398) (2398:2398:2398))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1770:1770:1770) (1770:1770:1770))
        (PORT d[0] (2398:2398:2398) (2398:2398:2398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1979:1979:1979) (1979:1979:1979))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2813:2813:2813) (2813:2813:2813))
        (PORT clk (3979:3979:3979) (3979:3979:3979))
        (PORT ena (2571:2571:2571) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3054:3054:3054))
        (PORT d[1] (3125:3125:3125) (3125:3125:3125))
        (PORT d[2] (3593:3593:3593) (3593:3593:3593))
        (PORT d[3] (2992:2992:2992) (2992:2992:2992))
        (PORT d[4] (2874:2874:2874) (2874:2874:2874))
        (PORT d[5] (3975:3975:3975) (3975:3975:3975))
        (PORT d[6] (2165:2165:2165) (2165:2165:2165))
        (PORT d[7] (3225:3225:3225) (3225:3225:3225))
        (PORT d[8] (2956:2956:2956) (2956:2956:2956))
        (PORT d[9] (3413:3413:3413) (3413:3413:3413))
        (PORT d[10] (4548:4548:4548) (4548:4548:4548))
        (PORT d[11] (3089:3089:3089) (3089:3089:3089))
        (PORT clk (3995:3995:3995) (3995:3995:3995))
        (PORT ena (2587:2587:2587) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2239:2239:2239))
        (PORT clk (3995:3995:3995) (3995:3995:3995))
        (PORT ena (2587:2587:2587) (2587:2587:2587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3995:3995:3995) (3995:3995:3995))
        (PORT d[0] (2587:2587:2587) (2587:2587:2587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4204:4204:4204) (4204:4204:4204))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4204:4204:4204) (4204:4204:4204))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4204:4204:4204) (4204:4204:4204))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT ena (2484:2484:2484) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2862:2862:2862))
        (PORT d[1] (3289:3289:3289) (3289:3289:3289))
        (PORT d[2] (3107:3107:3107) (3107:3107:3107))
        (PORT d[3] (2493:2493:2493) (2493:2493:2493))
        (PORT d[4] (2773:2773:2773) (2773:2773:2773))
        (PORT d[5] (2077:2077:2077) (2077:2077:2077))
        (PORT d[6] (3073:3073:3073) (3073:3073:3073))
        (PORT d[7] (2254:2254:2254) (2254:2254:2254))
        (PORT d[8] (2862:2862:2862) (2862:2862:2862))
        (PORT d[9] (2320:2320:2320) (2320:2320:2320))
        (PORT d[10] (2393:2393:2393) (2393:2393:2393))
        (PORT d[11] (2092:2092:2092) (2092:2092:2092))
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (PORT d[0] (2485:2485:2485) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1984:1984:1984) (1984:1984:1984))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2906:2906:2906))
        (PORT clk (4111:4111:4111) (4111:4111:4111))
        (PORT ena (1427:1427:1427) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2944:2944:2944))
        (PORT d[1] (2812:2812:2812) (2812:2812:2812))
        (PORT d[2] (3240:3240:3240) (3240:3240:3240))
        (PORT d[3] (2924:2924:2924) (2924:2924:2924))
        (PORT d[4] (2803:2803:2803) (2803:2803:2803))
        (PORT d[5] (2340:2340:2340) (2340:2340:2340))
        (PORT d[6] (2196:2196:2196) (2196:2196:2196))
        (PORT d[7] (2855:2855:2855) (2855:2855:2855))
        (PORT d[8] (2201:2201:2201) (2201:2201:2201))
        (PORT d[9] (4066:4066:4066) (4066:4066:4066))
        (PORT d[10] (3531:3531:3531) (3531:3531:3531))
        (PORT d[11] (2330:2330:2330) (2330:2330:2330))
        (PORT clk (4127:4127:4127) (4127:4127:4127))
        (PORT ena (1443:1443:1443) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1095:1095:1095))
        (PORT clk (4127:4127:4127) (4127:4127:4127))
        (PORT ena (1443:1443:1443) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4127:4127:4127) (4127:4127:4127))
        (PORT d[0] (1443:1443:1443) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4336:4336:4336) (4336:4336:4336))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4336:4336:4336) (4336:4336:4336))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4336:4336:4336) (4336:4336:4336))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT ena (2446:2446:2446) (2446:2446:2446))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4602:4602:4602))
        (PORT d[1] (5086:5086:5086) (5086:5086:5086))
        (PORT d[2] (5423:5423:5423) (5423:5423:5423))
        (PORT d[3] (3631:3631:3631) (3631:3631:3631))
        (PORT d[4] (3904:3904:3904) (3904:3904:3904))
        (PORT d[5] (3923:3923:3923) (3923:3923:3923))
        (PORT d[6] (3805:3805:3805) (3805:3805:3805))
        (PORT d[7] (2883:2883:2883) (2883:2883:2883))
        (PORT d[8] (3278:3278:3278) (3278:3278:3278))
        (PORT d[9] (2783:2783:2783) (2783:2783:2783))
        (PORT d[10] (2768:2768:2768) (2768:2768:2768))
        (PORT d[11] (2612:2612:2612) (2612:2612:2612))
        (PORT clk (1809:1809:1809) (1809:1809:1809))
        (PORT ena (2447:2447:2447) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1809:1809:1809) (1809:1809:1809))
        (PORT ena (2447:2447:2447) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1809:1809:1809) (1809:1809:1809))
        (PORT d[0] (2447:2447:2447) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2018:2018:2018) (2018:2018:2018))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1004:1004:1004) (1004:1004:1004))
        (PORT clk (3987:3987:3987) (3987:3987:3987))
        (PORT ena (1191:1191:1191) (1191:1191:1191))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3264:3264:3264) (3264:3264:3264))
        (PORT d[1] (3176:3176:3176) (3176:3176:3176))
        (PORT d[2] (2716:2716:2716) (2716:2716:2716))
        (PORT d[3] (3524:3524:3524) (3524:3524:3524))
        (PORT d[4] (3076:3076:3076) (3076:3076:3076))
        (PORT d[5] (3380:3380:3380) (3380:3380:3380))
        (PORT d[6] (2926:2926:2926) (2926:2926:2926))
        (PORT d[7] (3520:3520:3520) (3520:3520:3520))
        (PORT d[8] (3610:3610:3610) (3610:3610:3610))
        (PORT d[9] (3239:3239:3239) (3239:3239:3239))
        (PORT d[10] (3143:3143:3143) (3143:3143:3143))
        (PORT d[11] (3983:3983:3983) (3983:3983:3983))
        (PORT clk (4003:4003:4003) (4003:4003:4003))
        (PORT ena (1207:1207:1207) (1207:1207:1207))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (859:859:859) (859:859:859))
        (PORT clk (4003:4003:4003) (4003:4003:4003))
        (PORT ena (1207:1207:1207) (1207:1207:1207))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4003:4003:4003) (4003:4003:4003))
        (PORT d[0] (1207:1207:1207) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4212:4212:4212) (4212:4212:4212))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4212:4212:4212) (4212:4212:4212))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4212:4212:4212) (4212:4212:4212))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1799:1799:1799) (1799:1799:1799))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4815:4815:4815))
        (PORT d[1] (3434:3434:3434) (3434:3434:3434))
        (PORT d[2] (3233:3233:3233) (3233:3233:3233))
        (PORT d[3] (3571:3571:3571) (3571:3571:3571))
        (PORT d[4] (2744:2744:2744) (2744:2744:2744))
        (PORT d[5] (3443:3443:3443) (3443:3443:3443))
        (PORT d[6] (3701:3701:3701) (3701:3701:3701))
        (PORT d[7] (3677:3677:3677) (3677:3677:3677))
        (PORT d[8] (3157:3157:3157) (3157:3157:3157))
        (PORT d[9] (3203:3203:3203) (3203:3203:3203))
        (PORT d[10] (2373:2373:2373) (2373:2373:2373))
        (PORT d[11] (2294:2294:2294) (2294:2294:2294))
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT ena (2669:2669:2669) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT ena (2669:2669:2669) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT d[0] (2669:2669:2669) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3355:3355:3355))
        (PORT clk (4117:4117:4117) (4117:4117:4117))
        (PORT ena (2695:2695:2695) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3629:3629:3629) (3629:3629:3629))
        (PORT d[1] (3510:3510:3510) (3510:3510:3510))
        (PORT d[2] (2394:2394:2394) (2394:2394:2394))
        (PORT d[3] (2635:2635:2635) (2635:2635:2635))
        (PORT d[4] (4374:4374:4374) (4374:4374:4374))
        (PORT d[5] (2955:2955:2955) (2955:2955:2955))
        (PORT d[6] (3955:3955:3955) (3955:3955:3955))
        (PORT d[7] (3394:3394:3394) (3394:3394:3394))
        (PORT d[8] (4160:4160:4160) (4160:4160:4160))
        (PORT d[9] (3659:3659:3659) (3659:3659:3659))
        (PORT d[10] (3509:3509:3509) (3509:3509:3509))
        (PORT d[11] (3858:3858:3858) (3858:3858:3858))
        (PORT clk (4133:4133:4133) (4133:4133:4133))
        (PORT ena (2711:2711:2711) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2363:2363:2363))
        (PORT clk (4133:4133:4133) (4133:4133:4133))
        (PORT ena (2711:2711:2711) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4133:4133:4133) (4133:4133:4133))
        (PORT d[0] (2711:2711:2711) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4342:4342:4342) (4342:4342:4342))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4342:4342:4342) (4342:4342:4342))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4342:4342:4342) (4342:4342:4342))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (PORT ena (2150:2150:2150) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3314:3314:3314) (3314:3314:3314))
        (PORT d[1] (2558:2558:2558) (2558:2558:2558))
        (PORT d[2] (1998:1998:1998) (1998:1998:1998))
        (PORT d[3] (2930:2930:2930) (2930:2930:2930))
        (PORT d[4] (2298:2298:2298) (2298:2298:2298))
        (PORT d[5] (2965:2965:2965) (2965:2965:2965))
        (PORT d[6] (2970:2970:2970) (2970:2970:2970))
        (PORT d[7] (2531:2531:2531) (2531:2531:2531))
        (PORT d[8] (2020:2020:2020) (2020:2020:2020))
        (PORT d[9] (2441:2441:2441) (2441:2441:2441))
        (PORT d[10] (2232:2232:2232) (2232:2232:2232))
        (PORT d[11] (1811:1811:1811) (1811:1811:1811))
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (PORT ena (2151:2151:2151) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (PORT d[0] (2151:2151:2151) (2151:2151:2151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2693:2693:2693))
        (PORT clk (4007:4007:4007) (4007:4007:4007))
        (PORT ena (1424:1424:1424) (1424:1424:1424))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3109:3109:3109) (3109:3109:3109))
        (PORT d[1] (4055:4055:4055) (4055:4055:4055))
        (PORT d[2] (2761:2761:2761) (2761:2761:2761))
        (PORT d[3] (2743:2743:2743) (2743:2743:2743))
        (PORT d[4] (4276:4276:4276) (4276:4276:4276))
        (PORT d[5] (2503:2503:2503) (2503:2503:2503))
        (PORT d[6] (2929:2929:2929) (2929:2929:2929))
        (PORT d[7] (2668:2668:2668) (2668:2668:2668))
        (PORT d[8] (3485:3485:3485) (3485:3485:3485))
        (PORT d[9] (3779:3779:3779) (3779:3779:3779))
        (PORT d[10] (3763:3763:3763) (3763:3763:3763))
        (PORT d[11] (3296:3296:3296) (3296:3296:3296))
        (PORT clk (4023:4023:4023) (4023:4023:4023))
        (PORT ena (1440:1440:1440) (1440:1440:1440))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1092:1092:1092) (1092:1092:1092))
        (PORT clk (4023:4023:4023) (4023:4023:4023))
        (PORT ena (1440:1440:1440) (1440:1440:1440))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4023:4023:4023) (4023:4023:4023))
        (PORT d[0] (1440:1440:1440) (1440:1440:1440))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4232:4232:4232) (4232:4232:4232))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4232:4232:4232) (4232:4232:4232))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4232:4232:4232) (4232:4232:4232))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (PORT ena (1411:1411:1411) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3839:3839:3839))
        (PORT d[1] (3188:3188:3188) (3188:3188:3188))
        (PORT d[2] (2364:2364:2364) (2364:2364:2364))
        (PORT d[3] (3304:3304:3304) (3304:3304:3304))
        (PORT d[4] (2744:2744:2744) (2744:2744:2744))
        (PORT d[5] (2627:2627:2627) (2627:2627:2627))
        (PORT d[6] (2410:2410:2410) (2410:2410:2410))
        (PORT d[7] (3223:3223:3223) (3223:3223:3223))
        (PORT d[8] (2269:2269:2269) (2269:2269:2269))
        (PORT d[9] (2753:2753:2753) (2753:2753:2753))
        (PORT d[10] (2629:2629:2629) (2629:2629:2629))
        (PORT d[11] (2166:2166:2166) (2166:2166:2166))
        (PORT clk (1788:1788:1788) (1788:1788:1788))
        (PORT ena (1412:1412:1412) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1788:1788:1788) (1788:1788:1788))
        (PORT ena (1412:1412:1412) (1412:1412:1412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1788:1788:1788) (1788:1788:1788))
        (PORT d[0] (1412:1412:1412) (1412:1412:1412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1997:1997:1997) (1997:1997:1997))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2315:2315:2315) (2315:2315:2315))
        (PORT clk (4196:4196:4196) (4196:4196:4196))
        (PORT ena (1445:1445:1445) (1445:1445:1445))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3442:3442:3442) (3442:3442:3442))
        (PORT d[1] (3749:3749:3749) (3749:3749:3749))
        (PORT d[2] (2693:2693:2693) (2693:2693:2693))
        (PORT d[3] (2934:2934:2934) (2934:2934:2934))
        (PORT d[4] (3653:3653:3653) (3653:3653:3653))
        (PORT d[5] (2198:2198:2198) (2198:2198:2198))
        (PORT d[6] (2942:2942:2942) (2942:2942:2942))
        (PORT d[7] (3469:3469:3469) (3469:3469:3469))
        (PORT d[8] (3156:3156:3156) (3156:3156:3156))
        (PORT d[9] (3582:3582:3582) (3582:3582:3582))
        (PORT d[10] (3434:3434:3434) (3434:3434:3434))
        (PORT d[11] (3496:3496:3496) (3496:3496:3496))
        (PORT clk (4212:4212:4212) (4212:4212:4212))
        (PORT ena (1461:1461:1461) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1113:1113:1113))
        (PORT clk (4212:4212:4212) (4212:4212:4212))
        (PORT ena (1461:1461:1461) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4212:4212:4212) (4212:4212:4212))
        (PORT d[0] (1461:1461:1461) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4421:4421:4421) (4421:4421:4421))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4421:4421:4421) (4421:4421:4421))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4421:4421:4421) (4421:4421:4421))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (PORT ena (1478:1478:1478) (1478:1478:1478))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (4223:4223:4223))
        (PORT d[1] (4157:4157:4157) (4157:4157:4157))
        (PORT d[2] (4848:4848:4848) (4848:4848:4848))
        (PORT d[3] (3976:3976:3976) (3976:3976:3976))
        (PORT d[4] (3774:3774:3774) (3774:3774:3774))
        (PORT d[5] (3231:3231:3231) (3231:3231:3231))
        (PORT d[6] (3844:3844:3844) (3844:3844:3844))
        (PORT d[7] (3069:3069:3069) (3069:3069:3069))
        (PORT d[8] (3757:3757:3757) (3757:3757:3757))
        (PORT d[9] (3093:3093:3093) (3093:3093:3093))
        (PORT d[10] (2824:2824:2824) (2824:2824:2824))
        (PORT d[11] (2751:2751:2751) (2751:2751:2751))
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1830:1830:1830))
        (PORT d[0] (1479:1479:1479) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2039:2039:2039) (2039:2039:2039))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (2032:2032:2032))
        (PORT clk (4016:4016:4016) (4016:4016:4016))
        (PORT ena (1172:1172:1172) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3089:3089:3089) (3089:3089:3089))
        (PORT d[1] (3135:3135:3135) (3135:3135:3135))
        (PORT d[2] (3363:3363:3363) (3363:3363:3363))
        (PORT d[3] (3657:3657:3657) (3657:3657:3657))
        (PORT d[4] (3343:3343:3343) (3343:3343:3343))
        (PORT d[5] (3693:3693:3693) (3693:3693:3693))
        (PORT d[6] (2933:2933:2933) (2933:2933:2933))
        (PORT d[7] (3490:3490:3490) (3490:3490:3490))
        (PORT d[8] (3115:3115:3115) (3115:3115:3115))
        (PORT d[9] (3260:3260:3260) (3260:3260:3260))
        (PORT d[10] (3309:3309:3309) (3309:3309:3309))
        (PORT d[11] (3375:3375:3375) (3375:3375:3375))
        (PORT clk (4032:4032:4032) (4032:4032:4032))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (840:840:840))
        (PORT clk (4032:4032:4032) (4032:4032:4032))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4032:4032:4032) (4032:4032:4032))
        (PORT d[0] (1188:1188:1188) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4241:4241:4241) (4241:4241:4241))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4241:4241:4241) (4241:4241:4241))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4241:4241:4241) (4241:4241:4241))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1773:1773:1773) (1773:1773:1773))
        (PORT ena (1692:1692:1692) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2694:2694:2694) (2694:2694:2694))
        (PORT d[1] (2877:2877:2877) (2877:2877:2877))
        (PORT d[2] (2346:2346:2346) (2346:2346:2346))
        (PORT d[3] (3268:3268:3268) (3268:3268:3268))
        (PORT d[4] (2479:2479:2479) (2479:2479:2479))
        (PORT d[5] (2639:2639:2639) (2639:2639:2639))
        (PORT d[6] (2882:2882:2882) (2882:2882:2882))
        (PORT d[7] (2847:2847:2847) (2847:2847:2847))
        (PORT d[8] (2271:2271:2271) (2271:2271:2271))
        (PORT d[9] (2672:2672:2672) (2672:2672:2672))
        (PORT d[10] (2656:2656:2656) (2656:2656:2656))
        (PORT d[11] (2173:2173:2173) (2173:2173:2173))
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT ena (1693:1693:1693) (1693:1693:1693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT ena (1693:1693:1693) (1693:1693:1693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT d[0] (1693:1693:1693) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2381:2381:2381))
        (PORT clk (3969:3969:3969) (3969:3969:3969))
        (PORT ena (2759:2759:2759) (2759:2759:2759))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3432:3432:3432) (3432:3432:3432))
        (PORT d[1] (3742:3742:3742) (3742:3742:3742))
        (PORT d[2] (2413:2413:2413) (2413:2413:2413))
        (PORT d[3] (2799:2799:2799) (2799:2799:2799))
        (PORT d[4] (3957:3957:3957) (3957:3957:3957))
        (PORT d[5] (2195:2195:2195) (2195:2195:2195))
        (PORT d[6] (2945:2945:2945) (2945:2945:2945))
        (PORT d[7] (3770:3770:3770) (3770:3770:3770))
        (PORT d[8] (3158:3158:3158) (3158:3158:3158))
        (PORT d[9] (3578:3578:3578) (3578:3578:3578))
        (PORT d[10] (3465:3465:3465) (3465:3465:3465))
        (PORT d[11] (3836:3836:3836) (3836:3836:3836))
        (PORT clk (3985:3985:3985) (3985:3985:3985))
        (PORT ena (2775:2775:2775) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2427:2427:2427) (2427:2427:2427))
        (PORT clk (3985:3985:3985) (3985:3985:3985))
        (PORT ena (2775:2775:2775) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3985:3985:3985) (3985:3985:3985))
        (PORT d[0] (2775:2775:2775) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4194:4194:4194) (4194:4194:4194))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4194:4194:4194) (4194:4194:4194))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4194:4194:4194) (4194:4194:4194))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1822:1822:1822) (1822:1822:1822))
        (PORT ena (2092:2092:2092) (2092:2092:2092))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2484:2484:2484) (2484:2484:2484))
        (PORT d[1] (3208:3208:3208) (3208:3208:3208))
        (PORT d[2] (2473:2473:2473) (2473:2473:2473))
        (PORT d[3] (3390:3390:3390) (3390:3390:3390))
        (PORT d[4] (2748:2748:2748) (2748:2748:2748))
        (PORT d[5] (2437:2437:2437) (2437:2437:2437))
        (PORT d[6] (2234:2234:2234) (2234:2234:2234))
        (PORT d[7] (2095:2095:2095) (2095:2095:2095))
        (PORT d[8] (2056:2056:2056) (2056:2056:2056))
        (PORT d[9] (2340:2340:2340) (2340:2340:2340))
        (PORT d[10] (2185:2185:2185) (2185:2185:2185))
        (PORT d[11] (2018:2018:2018) (2018:2018:2018))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (2093:2093:2093) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (2093:2093:2093) (2093:2093:2093))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT d[0] (2093:2093:2093) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2032:2032:2032) (2032:2032:2032))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (2993:2993:2993))
        (PORT clk (3935:3935:3935) (3935:3935:3935))
        (PORT ena (1414:1414:1414) (1414:1414:1414))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2727:2727:2727))
        (PORT d[1] (2512:2512:2512) (2512:2512:2512))
        (PORT d[2] (2546:2546:2546) (2546:2546:2546))
        (PORT d[3] (2793:2793:2793) (2793:2793:2793))
        (PORT d[4] (3308:3308:3308) (3308:3308:3308))
        (PORT d[5] (2300:2300:2300) (2300:2300:2300))
        (PORT d[6] (2269:2269:2269) (2269:2269:2269))
        (PORT d[7] (2777:2777:2777) (2777:2777:2777))
        (PORT d[8] (2296:2296:2296) (2296:2296:2296))
        (PORT d[9] (3300:3300:3300) (3300:3300:3300))
        (PORT d[10] (2930:2930:2930) (2930:2930:2930))
        (PORT d[11] (2506:2506:2506) (2506:2506:2506))
        (PORT clk (3951:3951:3951) (3951:3951:3951))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1088:1088:1088))
        (PORT clk (3951:3951:3951) (3951:3951:3951))
        (PORT ena (1430:1430:1430) (1430:1430:1430))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3951:3951:3951) (3951:3951:3951))
        (PORT d[0] (1430:1430:1430) (1430:1430:1430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4160:4160:4160) (4160:4160:4160))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4160:4160:4160) (4160:4160:4160))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4160:4160:4160) (4160:4160:4160))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1795:1795:1795) (1795:1795:1795))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (2993:2993:2993))
        (PORT d[1] (3552:3552:3552) (3552:3552:3552))
        (PORT d[2] (3011:3011:3011) (3011:3011:3011))
        (PORT d[3] (2423:2423:2423) (2423:2423:2423))
        (PORT d[4] (2711:2711:2711) (2711:2711:2711))
        (PORT d[5] (2300:2300:2300) (2300:2300:2300))
        (PORT d[6] (2936:2936:2936) (2936:2936:2936))
        (PORT d[7] (2125:2125:2125) (2125:2125:2125))
        (PORT d[8] (2213:2213:2213) (2213:2213:2213))
        (PORT d[9] (2058:2058:2058) (2058:2058:2058))
        (PORT d[10] (2212:2212:2212) (2212:2212:2212))
        (PORT d[11] (2101:2101:2101) (2101:2101:2101))
        (PORT clk (1796:1796:1796) (1796:1796:1796))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1796:1796:1796) (1796:1796:1796))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1796:1796:1796))
        (PORT d[0] (1153:1153:1153) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2412:2412:2412))
        (PORT clk (3956:3956:3956) (3956:3956:3956))
        (PORT ena (2070:2070:2070) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1714:1714:1714))
        (PORT d[1] (2503:2503:2503) (2503:2503:2503))
        (PORT d[2] (1737:1737:1737) (1737:1737:1737))
        (PORT d[3] (1688:1688:1688) (1688:1688:1688))
        (PORT d[4] (1638:1638:1638) (1638:1638:1638))
        (PORT d[5] (2200:2200:2200) (2200:2200:2200))
        (PORT d[6] (2455:2455:2455) (2455:2455:2455))
        (PORT d[7] (1919:1919:1919) (1919:1919:1919))
        (PORT d[8] (1906:1906:1906) (1906:1906:1906))
        (PORT d[9] (2191:2191:2191) (2191:2191:2191))
        (PORT d[10] (2261:2261:2261) (2261:2261:2261))
        (PORT d[11] (2249:2249:2249) (2249:2249:2249))
        (PORT clk (3972:3972:3972) (3972:3972:3972))
        (PORT ena (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1738:1738:1738) (1738:1738:1738))
        (PORT clk (3972:3972:3972) (3972:3972:3972))
        (PORT ena (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3972:3972:3972) (3972:3972:3972))
        (PORT d[0] (2086:2086:2086) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4181:4181:4181) (4181:4181:4181))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4181:4181:4181) (4181:4181:4181))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4181:4181:4181) (4181:4181:4181))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (PORT ena (1624:1624:1624) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3233:3233:3233) (3233:3233:3233))
        (PORT d[1] (4571:4571:4571) (4571:4571:4571))
        (PORT d[2] (2875:2875:2875) (2875:2875:2875))
        (PORT d[3] (3292:3292:3292) (3292:3292:3292))
        (PORT d[4] (2970:2970:2970) (2970:2970:2970))
        (PORT d[5] (3130:3130:3130) (3130:3130:3130))
        (PORT d[6] (2569:2569:2569) (2569:2569:2569))
        (PORT d[7] (2047:2047:2047) (2047:2047:2047))
        (PORT d[8] (2340:2340:2340) (2340:2340:2340))
        (PORT d[9] (2120:2120:2120) (2120:2120:2120))
        (PORT d[10] (2147:2147:2147) (2147:2147:2147))
        (PORT d[11] (1793:1793:1793) (1793:1793:1793))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (1625:1625:1625) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (1625:1625:1625) (1625:1625:1625))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT d[0] (1625:1625:1625) (1625:1625:1625))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2973:2973:2973))
        (PORT clk (3876:3876:3876) (3876:3876:3876))
        (PORT ena (1648:1648:1648) (1648:1648:1648))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1410:1410:1410))
        (PORT d[1] (2143:2143:2143) (2143:2143:2143))
        (PORT d[2] (1317:1317:1317) (1317:1317:1317))
        (PORT d[3] (1659:1659:1659) (1659:1659:1659))
        (PORT d[4] (1941:1941:1941) (1941:1941:1941))
        (PORT d[5] (1919:1919:1919) (1919:1919:1919))
        (PORT d[6] (2746:2746:2746) (2746:2746:2746))
        (PORT d[7] (1885:1885:1885) (1885:1885:1885))
        (PORT d[8] (1617:1617:1617) (1617:1617:1617))
        (PORT d[9] (1580:1580:1580) (1580:1580:1580))
        (PORT d[10] (1562:1562:1562) (1562:1562:1562))
        (PORT d[11] (1590:1590:1590) (1590:1590:1590))
        (PORT clk (3892:3892:3892) (3892:3892:3892))
        (PORT ena (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1316:1316:1316) (1316:1316:1316))
        (PORT clk (3892:3892:3892) (3892:3892:3892))
        (PORT ena (1664:1664:1664) (1664:1664:1664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3892:3892:3892) (3892:3892:3892))
        (PORT d[0] (1664:1664:1664) (1664:1664:1664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4101:4101:4101) (4101:4101:4101))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4101:4101:4101) (4101:4101:4101))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4101:4101:4101) (4101:4101:4101))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1773:1773:1773) (1773:1773:1773))
        (PORT ena (2608:2608:2608) (2608:2608:2608))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5118:5118:5118) (5118:5118:5118))
        (PORT d[1] (3257:3257:3257) (3257:3257:3257))
        (PORT d[2] (3191:3191:3191) (3191:3191:3191))
        (PORT d[3] (3599:3599:3599) (3599:3599:3599))
        (PORT d[4] (2537:2537:2537) (2537:2537:2537))
        (PORT d[5] (3460:3460:3460) (3460:3460:3460))
        (PORT d[6] (3737:3737:3737) (3737:3737:3737))
        (PORT d[7] (3720:3720:3720) (3720:3720:3720))
        (PORT d[8] (3470:3470:3470) (3470:3470:3470))
        (PORT d[9] (2893:2893:2893) (2893:2893:2893))
        (PORT d[10] (2660:2660:2660) (2660:2660:2660))
        (PORT d[11] (2269:2269:2269) (2269:2269:2269))
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT ena (2609:2609:2609) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT ena (2609:2609:2609) (2609:2609:2609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1774:1774:1774) (1774:1774:1774))
        (PORT d[0] (2609:2609:2609) (2609:2609:2609))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1983:1983:1983) (1983:1983:1983))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3656:3656:3656) (3656:3656:3656))
        (PORT clk (4029:4029:4029) (4029:4029:4029))
        (PORT ena (2899:2899:2899) (2899:2899:2899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3594:3594:3594) (3594:3594:3594))
        (PORT d[1] (2507:2507:2507) (2507:2507:2507))
        (PORT d[2] (2413:2413:2413) (2413:2413:2413))
        (PORT d[3] (2935:2935:2935) (2935:2935:2935))
        (PORT d[4] (4329:4329:4329) (4329:4329:4329))
        (PORT d[5] (2908:2908:2908) (2908:2908:2908))
        (PORT d[6] (3637:3637:3637) (3637:3637:3637))
        (PORT d[7] (3150:3150:3150) (3150:3150:3150))
        (PORT d[8] (3869:3869:3869) (3869:3869:3869))
        (PORT d[9] (3344:3344:3344) (3344:3344:3344))
        (PORT d[10] (3192:3192:3192) (3192:3192:3192))
        (PORT d[11] (3528:3528:3528) (3528:3528:3528))
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT ena (2915:2915:2915) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2567:2567:2567))
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT ena (2915:2915:2915) (2915:2915:2915))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT d[0] (2915:2915:2915) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (PORT ena (2405:2405:2405) (2405:2405:2405))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3033:3033:3033) (3033:3033:3033))
        (PORT d[1] (3207:3207:3207) (3207:3207:3207))
        (PORT d[2] (2966:2966:2966) (2966:2966:2966))
        (PORT d[3] (3545:3545:3545) (3545:3545:3545))
        (PORT d[4] (2476:2476:2476) (2476:2476:2476))
        (PORT d[5] (2561:2561:2561) (2561:2561:2561))
        (PORT d[6] (2357:2357:2357) (2357:2357:2357))
        (PORT d[7] (3177:3177:3177) (3177:3177:3177))
        (PORT d[8] (2203:2203:2203) (2203:2203:2203))
        (PORT d[9] (2834:2834:2834) (2834:2834:2834))
        (PORT d[10] (2617:2617:2617) (2617:2617:2617))
        (PORT d[11] (2551:2551:2551) (2551:2551:2551))
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT ena (2406:2406:2406) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT ena (2406:2406:2406) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT d[0] (2406:2406:2406) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2401:2401:2401) (2401:2401:2401))
        (PORT clk (4174:4174:4174) (4174:4174:4174))
        (PORT ena (2220:2220:2220) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3427:3427:3427) (3427:3427:3427))
        (PORT d[1] (3460:3460:3460) (3460:3460:3460))
        (PORT d[2] (2626:2626:2626) (2626:2626:2626))
        (PORT d[3] (4256:4256:4256) (4256:4256:4256))
        (PORT d[4] (3621:3621:3621) (3621:3621:3621))
        (PORT d[5] (2481:2481:2481) (2481:2481:2481))
        (PORT d[6] (2967:2967:2967) (2967:2967:2967))
        (PORT d[7] (3451:3451:3451) (3451:3451:3451))
        (PORT d[8] (3463:3463:3463) (3463:3463:3463))
        (PORT d[9] (3521:3521:3521) (3521:3521:3521))
        (PORT d[10] (3137:3137:3137) (3137:3137:3137))
        (PORT d[11] (3530:3530:3530) (3530:3530:3530))
        (PORT clk (4190:4190:4190) (4190:4190:4190))
        (PORT ena (2236:2236:2236) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1888:1888:1888))
        (PORT clk (4190:4190:4190) (4190:4190:4190))
        (PORT ena (2236:2236:2236) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4190:4190:4190))
        (PORT d[0] (2236:2236:2236) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4399:4399:4399) (4399:4399:4399))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4399:4399:4399) (4399:4399:4399))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4399:4399:4399) (4399:4399:4399))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4594:4594:4594) (4594:4594:4594))
        (PORT d[1] (5067:5067:5067) (5067:5067:5067))
        (PORT d[2] (5130:5130:5130) (5130:5130:5130))
        (PORT d[3] (3612:3612:3612) (3612:3612:3612))
        (PORT d[4] (3577:3577:3577) (3577:3577:3577))
        (PORT d[5] (4205:4205:4205) (4205:4205:4205))
        (PORT d[6] (3857:3857:3857) (3857:3857:3857))
        (PORT d[7] (2862:2862:2862) (2862:2862:2862))
        (PORT d[8] (2938:2938:2938) (2938:2938:2938))
        (PORT d[9] (2944:2944:2944) (2944:2944:2944))
        (PORT d[10] (3167:3167:3167) (3167:3167:3167))
        (PORT d[11] (2652:2652:2652) (2652:2652:2652))
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (PORT ena (2763:2763:2763) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (PORT ena (2763:2763:2763) (2763:2763:2763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (PORT d[0] (2763:2763:2763) (2763:2763:2763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1302:1302:1302) (1302:1302:1302))
        (PORT clk (3944:3944:3944) (3944:3944:3944))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2964:2964:2964) (2964:2964:2964))
        (PORT d[1] (3797:3797:3797) (3797:3797:3797))
        (PORT d[2] (3659:3659:3659) (3659:3659:3659))
        (PORT d[3] (3212:3212:3212) (3212:3212:3212))
        (PORT d[4] (2751:2751:2751) (2751:2751:2751))
        (PORT d[5] (3345:3345:3345) (3345:3345:3345))
        (PORT d[6] (3243:3243:3243) (3243:3243:3243))
        (PORT d[7] (3145:3145:3145) (3145:3145:3145))
        (PORT d[8] (3898:3898:3898) (3898:3898:3898))
        (PORT d[9] (3356:3356:3356) (3356:3356:3356))
        (PORT d[10] (3461:3461:3461) (3461:3461:3461))
        (PORT d[11] (3648:3648:3648) (3648:3648:3648))
        (PORT clk (3960:3960:3960) (3960:3960:3960))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (3960:3960:3960) (3960:3960:3960))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3960:3960:3960) (3960:3960:3960))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4169:4169:4169) (4169:4169:4169))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4169:4169:4169) (4169:4169:4169))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4169:4169:4169) (4169:4169:4169))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (PORT ena (1470:1470:1470) (1470:1470:1470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3507:3507:3507))
        (PORT d[1] (4587:4587:4587) (4587:4587:4587))
        (PORT d[2] (4605:4605:4605) (4605:4605:4605))
        (PORT d[3] (3651:3651:3651) (3651:3651:3651))
        (PORT d[4] (3622:3622:3622) (3622:3622:3622))
        (PORT d[5] (3596:3596:3596) (3596:3596:3596))
        (PORT d[6] (3633:3633:3633) (3633:3633:3633))
        (PORT d[7] (3030:3030:3030) (3030:3030:3030))
        (PORT d[8] (2862:2862:2862) (2862:2862:2862))
        (PORT d[9] (3106:3106:3106) (3106:3106:3106))
        (PORT d[10] (2861:2861:2861) (2861:2861:2861))
        (PORT d[11] (2876:2876:2876) (2876:2876:2876))
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (PORT ena (1471:1471:1471) (1471:1471:1471))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (PORT ena (1471:1471:1471) (1471:1471:1471))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (PORT d[0] (1471:1471:1471) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1691:1691:1691))
        (PORT clk (3866:3866:3866) (3866:3866:3866))
        (PORT ena (1176:1176:1176) (1176:1176:1176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2459:2459:2459) (2459:2459:2459))
        (PORT d[1] (2893:2893:2893) (2893:2893:2893))
        (PORT d[2] (3372:3372:3372) (3372:3372:3372))
        (PORT d[3] (3420:3420:3420) (3420:3420:3420))
        (PORT d[4] (3654:3654:3654) (3654:3654:3654))
        (PORT d[5] (3310:3310:3310) (3310:3310:3310))
        (PORT d[6] (2584:2584:2584) (2584:2584:2584))
        (PORT d[7] (3147:3147:3147) (3147:3147:3147))
        (PORT d[8] (3430:3430:3430) (3430:3430:3430))
        (PORT d[9] (2939:2939:2939) (2939:2939:2939))
        (PORT d[10] (3286:3286:3286) (3286:3286:3286))
        (PORT d[11] (3354:3354:3354) (3354:3354:3354))
        (PORT clk (3882:3882:3882) (3882:3882:3882))
        (PORT ena (1192:1192:1192) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (844:844:844))
        (PORT clk (3882:3882:3882) (3882:3882:3882))
        (PORT ena (1192:1192:1192) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3882:3882:3882) (3882:3882:3882))
        (PORT d[0] (1192:1192:1192) (1192:1192:1192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4091:4091:4091) (4091:4091:4091))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4091:4091:4091) (4091:4091:4091))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4091:4091:4091) (4091:4091:4091))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1479:1479:1479) (1479:1479:1479))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2469:2469:2469) (2469:2469:2469))
        (PORT d[1] (2878:2878:2878) (2878:2878:2878))
        (PORT d[2] (2155:2155:2155) (2155:2155:2155))
        (PORT d[3] (2212:2212:2212) (2212:2212:2212))
        (PORT d[4] (2411:2411:2411) (2411:2411:2411))
        (PORT d[5] (2127:2127:2127) (2127:2127:2127))
        (PORT d[6] (1895:1895:1895) (1895:1895:1895))
        (PORT d[7] (1790:1790:1790) (1790:1790:1790))
        (PORT d[8] (1747:1747:1747) (1747:1747:1747))
        (PORT d[9] (1982:1982:1982) (1982:1982:1982))
        (PORT d[10] (1895:1895:1895) (1895:1895:1895))
        (PORT d[11] (1681:1681:1681) (1681:1681:1681))
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT ena (1480:1480:1480) (1480:1480:1480))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT ena (1480:1480:1480) (1480:1480:1480))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT d[0] (1480:1480:1480) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2089:2089:2089) (2089:2089:2089))
        (PORT clk (4051:4051:4051) (4051:4051:4051))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2650:2650:2650) (2650:2650:2650))
        (PORT d[1] (2472:2472:2472) (2472:2472:2472))
        (PORT d[2] (2195:2195:2195) (2195:2195:2195))
        (PORT d[3] (2229:2229:2229) (2229:2229:2229))
        (PORT d[4] (2209:2209:2209) (2209:2209:2209))
        (PORT d[5] (1964:1964:1964) (1964:1964:1964))
        (PORT d[6] (1949:1949:1949) (1949:1949:1949))
        (PORT d[7] (2405:2405:2405) (2405:2405:2405))
        (PORT d[8] (1965:1965:1965) (1965:1965:1965))
        (PORT d[9] (2180:2180:2180) (2180:2180:2180))
        (PORT d[10] (2731:2731:2731) (2731:2731:2731))
        (PORT d[11] (3241:3241:3241) (3241:3241:3241))
        (PORT clk (4067:4067:4067) (4067:4067:4067))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1099:1099:1099))
        (PORT clk (4067:4067:4067) (4067:4067:4067))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4067:4067:4067) (4067:4067:4067))
        (PORT d[0] (1447:1447:1447) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4276:4276:4276) (4276:4276:4276))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4276:4276:4276) (4276:4276:4276))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4276:4276:4276) (4276:4276:4276))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1755:1755:1755) (1755:1755:1755))
        (PORT ena (2480:2480:2480) (2480:2480:2480))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2879:2879:2879))
        (PORT d[1] (3497:3497:3497) (3497:3497:3497))
        (PORT d[2] (2835:2835:2835) (2835:2835:2835))
        (PORT d[3] (2809:2809:2809) (2809:2809:2809))
        (PORT d[4] (2795:2795:2795) (2795:2795:2795))
        (PORT d[5] (2702:2702:2702) (2702:2702:2702))
        (PORT d[6] (3357:3357:3357) (3357:3357:3357))
        (PORT d[7] (2725:2725:2725) (2725:2725:2725))
        (PORT d[8] (2871:2871:2871) (2871:2871:2871))
        (PORT d[9] (2650:2650:2650) (2650:2650:2650))
        (PORT d[10] (2579:2579:2579) (2579:2579:2579))
        (PORT d[11] (2116:2116:2116) (2116:2116:2116))
        (PORT clk (1756:1756:1756) (1756:1756:1756))
        (PORT ena (2481:2481:2481) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1756:1756:1756) (1756:1756:1756))
        (PORT ena (2481:2481:2481) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1756:1756:1756) (1756:1756:1756))
        (PORT d[0] (2481:2481:2481) (2481:2481:2481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1965:1965:1965) (1965:1965:1965))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (3160:3160:3160))
        (PORT clk (4080:4080:4080) (4080:4080:4080))
        (PORT ena (2552:2552:2552) (2552:2552:2552))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (2963:2963:2963))
        (PORT d[1] (3099:3099:3099) (3099:3099:3099))
        (PORT d[2] (3649:3649:3649) (3649:3649:3649))
        (PORT d[3] (2956:2956:2956) (2956:2956:2956))
        (PORT d[4] (2827:2827:2827) (2827:2827:2827))
        (PORT d[5] (2646:2646:2646) (2646:2646:2646))
        (PORT d[6] (2111:2111:2111) (2111:2111:2111))
        (PORT d[7] (2863:2863:2863) (2863:2863:2863))
        (PORT d[8] (2206:2206:2206) (2206:2206:2206))
        (PORT d[9] (3764:3764:3764) (3764:3764:3764))
        (PORT d[10] (3546:3546:3546) (3546:3546:3546))
        (PORT d[11] (2361:2361:2361) (2361:2361:2361))
        (PORT clk (4096:4096:4096) (4096:4096:4096))
        (PORT ena (2568:2568:2568) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2220:2220:2220) (2220:2220:2220))
        (PORT clk (4096:4096:4096) (4096:4096:4096))
        (PORT ena (2568:2568:2568) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4096:4096:4096) (4096:4096:4096))
        (PORT d[0] (2568:2568:2568) (2568:2568:2568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4305:4305:4305) (4305:4305:4305))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4305:4305:4305) (4305:4305:4305))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4305:4305:4305) (4305:4305:4305))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1761:1761:1761) (1761:1761:1761))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3205:3205:3205))
        (PORT d[1] (3737:3737:3737) (3737:3737:3737))
        (PORT d[2] (3162:3162:3162) (3162:3162:3162))
        (PORT d[3] (3153:3153:3153) (3153:3153:3153))
        (PORT d[4] (3133:3133:3133) (3133:3133:3133))
        (PORT d[5] (3005:3005:3005) (3005:3005:3005))
        (PORT d[6] (3678:3678:3678) (3678:3678:3678))
        (PORT d[7] (3034:3034:3034) (3034:3034:3034))
        (PORT d[8] (3452:3452:3452) (3452:3452:3452))
        (PORT d[9] (3004:3004:3004) (3004:3004:3004))
        (PORT d[10] (3148:3148:3148) (3148:3148:3148))
        (PORT d[11] (3106:3106:3106) (3106:3106:3106))
        (PORT clk (1762:1762:1762) (1762:1762:1762))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1762:1762:1762) (1762:1762:1762))
        (PORT ena (1453:1453:1453) (1453:1453:1453))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1762:1762:1762) (1762:1762:1762))
        (PORT d[0] (1453:1453:1453) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1971:1971:1971) (1971:1971:1971))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3190:3190:3190) (3190:3190:3190))
        (PORT clk (4126:4126:4126) (4126:4126:4126))
        (PORT ena (2750:2750:2750) (2750:2750:2750))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3593:3593:3593))
        (PORT d[1] (3417:3417:3417) (3417:3417:3417))
        (PORT d[2] (3885:3885:3885) (3885:3885:3885))
        (PORT d[3] (3253:3253:3253) (3253:3253:3253))
        (PORT d[4] (3422:3422:3422) (3422:3422:3422))
        (PORT d[5] (2970:2970:2970) (2970:2970:2970))
        (PORT d[6] (2162:2162:2162) (2162:2162:2162))
        (PORT d[7] (3206:3206:3206) (3206:3206:3206))
        (PORT d[8] (2215:2215:2215) (2215:2215:2215))
        (PORT d[9] (3796:3796:3796) (3796:3796:3796))
        (PORT d[10] (4768:4768:4768) (4768:4768:4768))
        (PORT d[11] (3171:3171:3171) (3171:3171:3171))
        (PORT clk (4142:4142:4142) (4142:4142:4142))
        (PORT ena (2766:2766:2766) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2418:2418:2418))
        (PORT clk (4142:4142:4142) (4142:4142:4142))
        (PORT ena (2766:2766:2766) (2766:2766:2766))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4142:4142:4142) (4142:4142:4142))
        (PORT d[0] (2766:2766:2766) (2766:2766:2766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4351:4351:4351) (4351:4351:4351))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4351:4351:4351) (4351:4351:4351))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4351:4351:4351) (4351:4351:4351))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (PORT ena (1819:1819:1819) (1819:1819:1819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2456:2456:2456))
        (PORT d[1] (2507:2507:2507) (2507:2507:2507))
        (PORT d[2] (2183:2183:2183) (2183:2183:2183))
        (PORT d[3] (2237:2237:2237) (2237:2237:2237))
        (PORT d[4] (2427:2427:2427) (2427:2427:2427))
        (PORT d[5] (2122:2122:2122) (2122:2122:2122))
        (PORT d[6] (2224:2224:2224) (2224:2224:2224))
        (PORT d[7] (2091:2091:2091) (2091:2091:2091))
        (PORT d[8] (2318:2318:2318) (2318:2318:2318))
        (PORT d[9] (2019:2019:2019) (2019:2019:2019))
        (PORT d[10] (1935:1935:1935) (1935:1935:1935))
        (PORT d[11] (2008:2008:2008) (2008:2008:2008))
        (PORT clk (1811:1811:1811) (1811:1811:1811))
        (PORT ena (1820:1820:1820) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1811:1811:1811) (1811:1811:1811))
        (PORT ena (1820:1820:1820) (1820:1820:1820))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1811:1811:1811))
        (PORT d[0] (1820:1820:1820) (1820:1820:1820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2020:2020:2020) (2020:2020:2020))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2384:2384:2384))
        (PORT clk (3965:3965:3965) (3965:3965:3965))
        (PORT ena (1432:1432:1432) (1432:1432:1432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2382:2382:2382))
        (PORT d[1] (2478:2478:2478) (2478:2478:2478))
        (PORT d[2] (2517:2517:2517) (2517:2517:2517))
        (PORT d[3] (2547:2547:2547) (2547:2547:2547))
        (PORT d[4] (2230:2230:2230) (2230:2230:2230))
        (PORT d[5] (1994:1994:1994) (1994:1994:1994))
        (PORT d[6] (1968:1968:1968) (1968:1968:1968))
        (PORT d[7] (2436:2436:2436) (2436:2436:2436))
        (PORT d[8] (1995:1995:1995) (1995:1995:1995))
        (PORT d[9] (2149:2149:2149) (2149:2149:2149))
        (PORT d[10] (2875:2875:2875) (2875:2875:2875))
        (PORT d[11] (2260:2260:2260) (2260:2260:2260))
        (PORT clk (3981:3981:3981) (3981:3981:3981))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1091:1091:1091))
        (PORT clk (3981:3981:3981) (3981:3981:3981))
        (PORT ena (1448:1448:1448) (1448:1448:1448))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3981:3981:3981) (3981:3981:3981))
        (PORT d[0] (1448:1448:1448) (1448:1448:1448))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4190:4190:4190))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4190:4190:4190))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4190:4190:4190) (4190:4190:4190))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1843:1843:1843) (1843:1843:1843))
        (PORT ena (2027:2027:2027) (2027:2027:2027))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3533:3533:3533) (3533:3533:3533))
        (PORT d[1] (3829:3829:3829) (3829:3829:3829))
        (PORT d[2] (3025:3025:3025) (3025:3025:3025))
        (PORT d[3] (3947:3947:3947) (3947:3947:3947))
        (PORT d[4] (2796:2796:2796) (2796:2796:2796))
        (PORT d[5] (2963:2963:2963) (2963:2963:2963))
        (PORT d[6] (2713:2713:2713) (2713:2713:2713))
        (PORT d[7] (2617:2617:2617) (2617:2617:2617))
        (PORT d[8] (3355:3355:3355) (3355:3355:3355))
        (PORT d[9] (2861:2861:2861) (2861:2861:2861))
        (PORT d[10] (2629:2629:2629) (2629:2629:2629))
        (PORT d[11] (2505:2505:2505) (2505:2505:2505))
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (PORT ena (2028:2028:2028) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (PORT ena (2028:2028:2028) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (PORT d[0] (2028:2028:2028) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2053:2053:2053) (2053:2053:2053))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2742:2742:2742))
        (PORT clk (4110:4110:4110) (4110:4110:4110))
        (PORT ena (1441:1441:1441) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3443:3443:3443))
        (PORT d[1] (3781:3781:3781) (3781:3781:3781))
        (PORT d[2] (2974:2974:2974) (2974:2974:2974))
        (PORT d[3] (3913:3913:3913) (3913:3913:3913))
        (PORT d[4] (3624:3624:3624) (3624:3624:3624))
        (PORT d[5] (2836:2836:2836) (2836:2836:2836))
        (PORT d[6] (3383:3383:3383) (3383:3383:3383))
        (PORT d[7] (3741:3741:3741) (3741:3741:3741))
        (PORT d[8] (3821:3821:3821) (3821:3821:3821))
        (PORT d[9] (3268:3268:3268) (3268:3268:3268))
        (PORT d[10] (4237:4237:4237) (4237:4237:4237))
        (PORT d[11] (3493:3493:3493) (3493:3493:3493))
        (PORT clk (4126:4126:4126) (4126:4126:4126))
        (PORT ena (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1109:1109:1109) (1109:1109:1109))
        (PORT clk (4126:4126:4126) (4126:4126:4126))
        (PORT ena (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4126:4126:4126) (4126:4126:4126))
        (PORT d[0] (1457:1457:1457) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4335:4335:4335) (4335:4335:4335))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4335:4335:4335) (4335:4335:4335))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4335:4335:4335) (4335:4335:4335))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1826:1826:1826) (1826:1826:1826))
        (PORT ena (1156:1156:1156) (1156:1156:1156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4235:4235:4235))
        (PORT d[1] (4584:4584:4584) (4584:4584:4584))
        (PORT d[2] (4880:4880:4880) (4880:4880:4880))
        (PORT d[3] (3672:3672:3672) (3672:3672:3672))
        (PORT d[4] (3382:3382:3382) (3382:3382:3382))
        (PORT d[5] (3763:3763:3763) (3763:3763:3763))
        (PORT d[6] (3884:3884:3884) (3884:3884:3884))
        (PORT d[7] (2735:2735:2735) (2735:2735:2735))
        (PORT d[8] (2880:2880:2880) (2880:2880:2880))
        (PORT d[9] (3044:3044:3044) (3044:3044:3044))
        (PORT d[10] (2823:2823:2823) (2823:2823:2823))
        (PORT d[11] (2843:2843:2843) (2843:2843:2843))
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (PORT ena (1157:1157:1157) (1157:1157:1157))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (PORT ena (1157:1157:1157) (1157:1157:1157))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (PORT d[0] (1157:1157:1157) (1157:1157:1157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2006:2006:2006) (2006:2006:2006))
        (PORT clk (4017:4017:4017) (4017:4017:4017))
        (PORT ena (1169:1169:1169) (1169:1169:1169))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2758:2758:2758) (2758:2758:2758))
        (PORT d[1] (2841:2841:2841) (2841:2841:2841))
        (PORT d[2] (3300:3300:3300) (3300:3300:3300))
        (PORT d[3] (3657:3657:3657) (3657:3657:3657))
        (PORT d[4] (3637:3637:3637) (3637:3637:3637))
        (PORT d[5] (3386:3386:3386) (3386:3386:3386))
        (PORT d[6] (2901:2901:2901) (2901:2901:2901))
        (PORT d[7] (4161:4161:4161) (4161:4161:4161))
        (PORT d[8] (3414:3414:3414) (3414:3414:3414))
        (PORT d[9] (3244:3244:3244) (3244:3244:3244))
        (PORT d[10] (3252:3252:3252) (3252:3252:3252))
        (PORT d[11] (3073:3073:3073) (3073:3073:3073))
        (PORT clk (4033:4033:4033) (4033:4033:4033))
        (PORT ena (1185:1185:1185) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (837:837:837) (837:837:837))
        (PORT clk (4033:4033:4033) (4033:4033:4033))
        (PORT ena (1185:1185:1185) (1185:1185:1185))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4033:4033:4033) (4033:4033:4033))
        (PORT d[0] (1185:1185:1185) (1185:1185:1185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4242:4242:4242))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4242:4242:4242))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4242:4242:4242) (4242:4242:4242))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (PORT ena (1408:1408:1408) (1408:1408:1408))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3250:3250:3250))
        (PORT d[1] (2900:2900:2900) (2900:2900:2900))
        (PORT d[2] (2333:2333:2333) (2333:2333:2333))
        (PORT d[3] (3198:3198:3198) (3198:3198:3198))
        (PORT d[4] (3059:3059:3059) (3059:3059:3059))
        (PORT d[5] (2922:2922:2922) (2922:2922:2922))
        (PORT d[6] (2707:2707:2707) (2707:2707:2707))
        (PORT d[7] (2854:2854:2854) (2854:2854:2854))
        (PORT d[8] (2063:2063:2063) (2063:2063:2063))
        (PORT d[9] (2191:2191:2191) (2191:2191:2191))
        (PORT d[10] (2657:2657:2657) (2657:2657:2657))
        (PORT d[11] (1844:1844:1844) (1844:1844:1844))
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (PORT ena (1409:1409:1409) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (PORT ena (1409:1409:1409) (1409:1409:1409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (PORT d[0] (1409:1409:1409) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2647:2647:2647))
        (PORT clk (3949:3949:3949) (3949:3949:3949))
        (PORT ena (2491:2491:2491) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3413:3413:3413))
        (PORT d[1] (3808:3808:3808) (3808:3808:3808))
        (PORT d[2] (2714:2714:2714) (2714:2714:2714))
        (PORT d[3] (2812:2812:2812) (2812:2812:2812))
        (PORT d[4] (3964:3964:3964) (3964:3964:3964))
        (PORT d[5] (2166:2166:2166) (2166:2166:2166))
        (PORT d[6] (2948:2948:2948) (2948:2948:2948))
        (PORT d[7] (3784:3784:3784) (3784:3784:3784))
        (PORT d[8] (3084:3084:3084) (3084:3084:3084))
        (PORT d[9] (3223:3223:3223) (3223:3223:3223))
        (PORT d[10] (3471:3471:3471) (3471:3471:3471))
        (PORT d[11] (3847:3847:3847) (3847:3847:3847))
        (PORT clk (3965:3965:3965) (3965:3965:3965))
        (PORT ena (2507:2507:2507) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2159:2159:2159))
        (PORT clk (3965:3965:3965) (3965:3965:3965))
        (PORT ena (2507:2507:2507) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3965:3965:3965) (3965:3965:3965))
        (PORT d[0] (2507:2507:2507) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4174:4174:4174) (4174:4174:4174))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4174:4174:4174) (4174:4174:4174))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4174:4174:4174) (4174:4174:4174))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (PORT ena (1456:1456:1456) (1456:1456:1456))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4183:4183:4183) (4183:4183:4183))
        (PORT d[1] (3550:3550:3550) (3550:3550:3550))
        (PORT d[2] (3895:3895:3895) (3895:3895:3895))
        (PORT d[3] (3778:3778:3778) (3778:3778:3778))
        (PORT d[4] (3356:3356:3356) (3356:3356:3356))
        (PORT d[5] (2472:2472:2472) (2472:2472:2472))
        (PORT d[6] (4126:4126:4126) (4126:4126:4126))
        (PORT d[7] (3150:3150:3150) (3150:3150:3150))
        (PORT d[8] (2893:2893:2893) (2893:2893:2893))
        (PORT d[9] (3364:3364:3364) (3364:3364:3364))
        (PORT d[10] (3158:3158:3158) (3158:3158:3158))
        (PORT d[11] (2660:2660:2660) (2660:2660:2660))
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (PORT ena (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (PORT ena (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (PORT d[0] (1457:1457:1457) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1976:1976:1976))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2822:2822:2822))
        (PORT clk (3922:3922:3922) (3922:3922:3922))
        (PORT ena (2496:2496:2496) (2496:2496:2496))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3035:3035:3035) (3035:3035:3035))
        (PORT d[1] (3032:3032:3032) (3032:3032:3032))
        (PORT d[2] (3028:3028:3028) (3028:3028:3028))
        (PORT d[3] (2680:2680:2680) (2680:2680:2680))
        (PORT d[4] (2587:2587:2587) (2587:2587:2587))
        (PORT d[5] (4136:4136:4136) (4136:4136:4136))
        (PORT d[6] (2741:2741:2741) (2741:2741:2741))
        (PORT d[7] (2907:2907:2907) (2907:2907:2907))
        (PORT d[8] (2930:2930:2930) (2930:2930:2930))
        (PORT d[9] (3423:3423:3423) (3423:3423:3423))
        (PORT d[10] (4052:4052:4052) (4052:4052:4052))
        (PORT d[11] (2837:2837:2837) (2837:2837:2837))
        (PORT clk (3938:3938:3938) (3938:3938:3938))
        (PORT ena (2512:2512:2512) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2164:2164:2164) (2164:2164:2164))
        (PORT clk (3938:3938:3938) (3938:3938:3938))
        (PORT ena (2512:2512:2512) (2512:2512:2512))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3938:3938:3938) (3938:3938:3938))
        (PORT d[0] (2512:2512:2512) (2512:2512:2512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (PORT ena (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3220:3220:3220) (3220:3220:3220))
        (PORT d[1] (4022:4022:4022) (4022:4022:4022))
        (PORT d[2] (2867:2867:2867) (2867:2867:2867))
        (PORT d[3] (3285:3285:3285) (3285:3285:3285))
        (PORT d[4] (2964:2964:2964) (2964:2964:2964))
        (PORT d[5] (3123:3123:3123) (3123:3123:3123))
        (PORT d[6] (2626:2626:2626) (2626:2626:2626))
        (PORT d[7] (2073:2073:2073) (2073:2073:2073))
        (PORT d[8] (2366:2366:2366) (2366:2366:2366))
        (PORT d[9] (2131:2131:2131) (2131:2131:2131))
        (PORT d[10] (2165:2165:2165) (2165:2165:2165))
        (PORT d[11] (2063:2063:2063) (2063:2063:2063))
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (PORT ena (1452:1452:1452) (1452:1452:1452))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1821:1821:1821))
        (PORT d[0] (1452:1452:1452) (1452:1452:1452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2030:2030:2030) (2030:2030:2030))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2967:2967:2967))
        (PORT clk (3882:3882:3882) (3882:3882:3882))
        (PORT ena (1743:1743:1743) (1743:1743:1743))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2142:2142:2142) (2142:2142:2142))
        (PORT d[1] (2127:2127:2127) (2127:2127:2127))
        (PORT d[2] (1623:1623:1623) (1623:1623:1623))
        (PORT d[3] (1681:1681:1681) (1681:1681:1681))
        (PORT d[4] (1922:1922:1922) (1922:1922:1922))
        (PORT d[5] (2353:2353:2353) (2353:2353:2353))
        (PORT d[6] (2726:2726:2726) (2726:2726:2726))
        (PORT d[7] (1841:1841:1841) (1841:1841:1841))
        (PORT d[8] (1909:1909:1909) (1909:1909:1909))
        (PORT d[9] (1587:1587:1587) (1587:1587:1587))
        (PORT d[10] (1569:1569:1569) (1569:1569:1569))
        (PORT d[11] (1597:1597:1597) (1597:1597:1597))
        (PORT clk (3898:3898:3898) (3898:3898:3898))
        (PORT ena (1759:1759:1759) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1411:1411:1411) (1411:1411:1411))
        (PORT clk (3898:3898:3898) (3898:3898:3898))
        (PORT ena (1759:1759:1759) (1759:1759:1759))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3898:3898:3898) (3898:3898:3898))
        (PORT d[0] (1759:1759:1759) (1759:1759:1759))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4107:4107:4107) (4107:4107:4107))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4107:4107:4107) (4107:4107:4107))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4107:4107:4107) (4107:4107:4107))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1753:1753:1753) (1753:1753:1753))
        (PORT ena (2768:2768:2768) (2768:2768:2768))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (3929:3929:3929))
        (PORT d[1] (3569:3569:3569) (3569:3569:3569))
        (PORT d[2] (3913:3913:3913) (3913:3913:3913))
        (PORT d[3] (3772:3772:3772) (3772:3772:3772))
        (PORT d[4] (3662:3662:3662) (3662:3662:3662))
        (PORT d[5] (2471:2471:2471) (2471:2471:2471))
        (PORT d[6] (4722:4722:4722) (4722:4722:4722))
        (PORT d[7] (3173:3173:3173) (3173:3173:3173))
        (PORT d[8] (2857:2857:2857) (2857:2857:2857))
        (PORT d[9] (3387:3387:3387) (3387:3387:3387))
        (PORT d[10] (2860:2860:2860) (2860:2860:2860))
        (PORT d[11] (2661:2661:2661) (2661:2661:2661))
        (PORT clk (1754:1754:1754) (1754:1754:1754))
        (PORT ena (2769:2769:2769) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1754:1754:1754) (1754:1754:1754))
        (PORT ena (2769:2769:2769) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1754:1754:1754) (1754:1754:1754))
        (PORT d[0] (2769:2769:2769) (2769:2769:2769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1963:1963:1963) (1963:1963:1963))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3355:3355:3355) (3355:3355:3355))
        (PORT clk (3979:3979:3979) (3979:3979:3979))
        (PORT ena (2567:2567:2567) (2567:2567:2567))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3048:3048:3048))
        (PORT d[1] (2808:2808:2808) (2808:2808:2808))
        (PORT d[2] (3342:3342:3342) (3342:3342:3342))
        (PORT d[3] (2994:2994:2994) (2994:2994:2994))
        (PORT d[4] (2876:2876:2876) (2876:2876:2876))
        (PORT d[5] (3866:3866:3866) (3866:3866:3866))
        (PORT d[6] (2467:2467:2467) (2467:2467:2467))
        (PORT d[7] (3189:3189:3189) (3189:3189:3189))
        (PORT d[8] (2954:2954:2954) (2954:2954:2954))
        (PORT d[9] (3430:3430:3430) (3430:3430:3430))
        (PORT d[10] (4066:4066:4066) (4066:4066:4066))
        (PORT d[11] (2852:2852:2852) (2852:2852:2852))
        (PORT clk (3995:3995:3995) (3995:3995:3995))
        (PORT ena (2583:2583:2583) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2235:2235:2235))
        (PORT clk (3995:3995:3995) (3995:3995:3995))
        (PORT ena (2583:2583:2583) (2583:2583:2583))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3995:3995:3995) (3995:3995:3995))
        (PORT d[0] (2583:2583:2583) (2583:2583:2583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4204:4204:4204) (4204:4204:4204))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4204:4204:4204) (4204:4204:4204))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4204:4204:4204) (4204:4204:4204))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (PORT ena (2757:2757:2757) (2757:2757:2757))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3928:3928:3928))
        (PORT d[1] (3761:3761:3761) (3761:3761:3761))
        (PORT d[2] (4092:4092:4092) (4092:4092:4092))
        (PORT d[3] (3853:3853:3853) (3853:3853:3853))
        (PORT d[4] (3884:3884:3884) (3884:3884:3884))
        (PORT d[5] (3099:3099:3099) (3099:3099:3099))
        (PORT d[6] (3775:3775:3775) (3775:3775:3775))
        (PORT d[7] (3381:3381:3381) (3381:3381:3381))
        (PORT d[8] (3309:3309:3309) (3309:3309:3309))
        (PORT d[9] (3440:3440:3440) (3440:3440:3440))
        (PORT d[10] (2868:2868:2868) (2868:2868:2868))
        (PORT d[11] (2836:2836:2836) (2836:2836:2836))
        (PORT clk (1782:1782:1782) (1782:1782:1782))
        (PORT ena (2758:2758:2758) (2758:2758:2758))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1782:1782:1782) (1782:1782:1782))
        (PORT ena (2758:2758:2758) (2758:2758:2758))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1782:1782:1782))
        (PORT d[0] (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2925:2925:2925) (2925:2925:2925))
        (PORT clk (4034:4034:4034) (4034:4034:4034))
        (PORT ena (2955:2955:2955) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2959:2959:2959) (2959:2959:2959))
        (PORT d[1] (3562:3562:3562) (3562:3562:3562))
        (PORT d[2] (3479:3479:3479) (3479:3479:3479))
        (PORT d[3] (3544:3544:3544) (3544:3544:3544))
        (PORT d[4] (3679:3679:3679) (3679:3679:3679))
        (PORT d[5] (3078:3078:3078) (3078:3078:3078))
        (PORT d[6] (3316:3316:3316) (3316:3316:3316))
        (PORT d[7] (3852:3852:3852) (3852:3852:3852))
        (PORT d[8] (3384:3384:3384) (3384:3384:3384))
        (PORT d[9] (4205:4205:4205) (4205:4205:4205))
        (PORT d[10] (3320:3320:3320) (3320:3320:3320))
        (PORT d[11] (4275:4275:4275) (4275:4275:4275))
        (PORT clk (4050:4050:4050) (4050:4050:4050))
        (PORT ena (2971:2971:2971) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2623:2623:2623) (2623:2623:2623))
        (PORT clk (4050:4050:4050) (4050:4050:4050))
        (PORT ena (2971:2971:2971) (2971:2971:2971))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4050:4050:4050) (4050:4050:4050))
        (PORT d[0] (2971:2971:2971) (2971:2971:2971))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4259:4259:4259) (4259:4259:4259))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4259:4259:4259) (4259:4259:4259))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4259:4259:4259) (4259:4259:4259))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1793:1793:1793) (1793:1793:1793))
        (PORT ena (1898:1898:1898) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3552:3552:3552) (3552:3552:3552))
        (PORT d[1] (2332:2332:2332) (2332:2332:2332))
        (PORT d[2] (3188:3188:3188) (3188:3188:3188))
        (PORT d[3] (2776:2776:2776) (2776:2776:2776))
        (PORT d[4] (2011:2011:2011) (2011:2011:2011))
        (PORT d[5] (3022:3022:3022) (3022:3022:3022))
        (PORT d[6] (2209:2209:2209) (2209:2209:2209))
        (PORT d[7] (2095:2095:2095) (2095:2095:2095))
        (PORT d[8] (1717:1717:1717) (1717:1717:1717))
        (PORT d[9] (1773:1773:1773) (1773:1773:1773))
        (PORT d[10] (1754:1754:1754) (1754:1754:1754))
        (PORT d[11] (1455:1455:1455) (1455:1455:1455))
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT ena (1899:1899:1899) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT ena (1899:1899:1899) (1899:1899:1899))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT d[0] (1899:1899:1899) (1899:1899:1899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2003:2003:2003) (2003:2003:2003))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2894:2894:2894))
        (PORT clk (3943:3943:3943) (3943:3943:3943))
        (PORT ena (1709:1709:1709) (1709:1709:1709))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1017:1017:1017) (1017:1017:1017))
        (PORT d[1] (1813:1813:1813) (1813:1813:1813))
        (PORT d[2] (1074:1074:1074) (1074:1074:1074))
        (PORT d[3] (1659:1659:1659) (1659:1659:1659))
        (PORT d[4] (2278:2278:2278) (2278:2278:2278))
        (PORT d[5] (1851:1851:1851) (1851:1851:1851))
        (PORT d[6] (2071:2071:2071) (2071:2071:2071))
        (PORT d[7] (2134:2134:2134) (2134:2134:2134))
        (PORT d[8] (1275:1275:1275) (1275:1275:1275))
        (PORT d[9] (1531:1531:1531) (1531:1531:1531))
        (PORT d[10] (1594:1594:1594) (1594:1594:1594))
        (PORT d[11] (1859:1859:1859) (1859:1859:1859))
        (PORT clk (3959:3959:3959) (3959:3959:3959))
        (PORT ena (1725:1725:1725) (1725:1725:1725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1377:1377:1377) (1377:1377:1377))
        (PORT clk (3959:3959:3959) (3959:3959:3959))
        (PORT ena (1725:1725:1725) (1725:1725:1725))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3959:3959:3959) (3959:3959:3959))
        (PORT d[0] (1725:1725:1725) (1725:1725:1725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4168:4168:4168) (4168:4168:4168))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4168:4168:4168) (4168:4168:4168))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4168:4168:4168) (4168:4168:4168))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1812:1812:1812) (1812:1812:1812))
        (PORT ena (2170:2170:2170) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3928:3928:3928))
        (PORT d[1] (2983:2983:2983) (2983:2983:2983))
        (PORT d[2] (2430:2430:2430) (2430:2430:2430))
        (PORT d[3] (2628:2628:2628) (2628:2628:2628))
        (PORT d[4] (2309:2309:2309) (2309:2309:2309))
        (PORT d[5] (2486:2486:2486) (2486:2486:2486))
        (PORT d[6] (3465:3465:3465) (3465:3465:3465))
        (PORT d[7] (2538:2538:2538) (2538:2538:2538))
        (PORT d[8] (2676:2676:2676) (2676:2676:2676))
        (PORT d[9] (2883:2883:2883) (2883:2883:2883))
        (PORT d[10] (1909:1909:1909) (1909:1909:1909))
        (PORT d[11] (2227:2227:2227) (2227:2227:2227))
        (PORT clk (1813:1813:1813) (1813:1813:1813))
        (PORT ena (2171:2171:2171) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1813:1813:1813) (1813:1813:1813))
        (PORT ena (2171:2171:2171) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1813:1813:1813) (1813:1813:1813))
        (PORT d[0] (2171:2171:2171) (2171:2171:2171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2022:2022:2022) (2022:2022:2022))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2919:2919:2919))
        (PORT clk (4064:4064:4064) (4064:4064:4064))
        (PORT ena (2278:2278:2278) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3787:3787:3787) (3787:3787:3787))
        (PORT d[1] (4335:4335:4335) (4335:4335:4335))
        (PORT d[2] (2917:2917:2917) (2917:2917:2917))
        (PORT d[3] (2468:2468:2468) (2468:2468:2468))
        (PORT d[4] (3938:3938:3938) (3938:3938:3938))
        (PORT d[5] (2844:2844:2844) (2844:2844:2844))
        (PORT d[6] (2750:2750:2750) (2750:2750:2750))
        (PORT d[7] (2970:2970:2970) (2970:2970:2970))
        (PORT d[8] (3277:3277:3277) (3277:3277:3277))
        (PORT d[9] (3522:3522:3522) (3522:3522:3522))
        (PORT d[10] (3525:3525:3525) (3525:3525:3525))
        (PORT d[11] (3957:3957:3957) (3957:3957:3957))
        (PORT clk (4080:4080:4080) (4080:4080:4080))
        (PORT ena (2294:2294:2294) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1946:1946:1946) (1946:1946:1946))
        (PORT clk (4080:4080:4080) (4080:4080:4080))
        (PORT ena (2294:2294:2294) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4080:4080:4080) (4080:4080:4080))
        (PORT d[0] (2294:2294:2294) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4289:4289:4289) (4289:4289:4289))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4289:4289:4289) (4289:4289:4289))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4289:4289:4289) (4289:4289:4289))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1791:1791:1791) (1791:1791:1791))
        (PORT ena (1456:1456:1456) (1456:1456:1456))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1559:1559:1559) (1559:1559:1559))
        (PORT d[1] (2577:2577:2577) (2577:2577:2577))
        (PORT d[2] (1574:1574:1574) (1574:1574:1574))
        (PORT d[3] (2102:2102:2102) (2102:2102:2102))
        (PORT d[4] (1995:1995:1995) (1995:1995:1995))
        (PORT d[5] (2136:2136:2136) (2136:2136:2136))
        (PORT d[6] (2098:2098:2098) (2098:2098:2098))
        (PORT d[7] (1555:1555:1555) (1555:1555:1555))
        (PORT d[8] (1355:1355:1355) (1355:1355:1355))
        (PORT d[9] (1327:1327:1327) (1327:1327:1327))
        (PORT d[10] (1609:1609:1609) (1609:1609:1609))
        (PORT d[11] (1345:1345:1345) (1345:1345:1345))
        (PORT clk (1792:1792:1792) (1792:1792:1792))
        (PORT ena (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1792:1792:1792) (1792:1792:1792))
        (PORT ena (1457:1457:1457) (1457:1457:1457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1792:1792:1792) (1792:1792:1792))
        (PORT d[0] (1457:1457:1457) (1457:1457:1457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2001:2001:2001) (2001:2001:2001))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2626:2626:2626))
        (PORT clk (4103:4103:4103) (4103:4103:4103))
        (PORT ena (2234:2234:2234) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1699:1699:1699))
        (PORT d[1] (2174:2174:2174) (2174:2174:2174))
        (PORT d[2] (2794:2794:2794) (2794:2794:2794))
        (PORT d[3] (2153:2153:2153) (2153:2153:2153))
        (PORT d[4] (3146:3146:3146) (3146:3146:3146))
        (PORT d[5] (1327:1327:1327) (1327:1327:1327))
        (PORT d[6] (1335:1335:1335) (1335:1335:1335))
        (PORT d[7] (1842:1842:1842) (1842:1842:1842))
        (PORT d[8] (1371:1371:1371) (1371:1371:1371))
        (PORT d[9] (2567:2567:2567) (2567:2567:2567))
        (PORT d[10] (2447:2447:2447) (2447:2447:2447))
        (PORT d[11] (1565:1565:1565) (1565:1565:1565))
        (PORT clk (4119:4119:4119) (4119:4119:4119))
        (PORT ena (2250:2250:2250) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1902:1902:1902))
        (PORT clk (4119:4119:4119) (4119:4119:4119))
        (PORT ena (2250:2250:2250) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4119:4119:4119) (4119:4119:4119))
        (PORT d[0] (2250:2250:2250) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4328:4328:4328) (4328:4328:4328))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4328:4328:4328) (4328:4328:4328))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4328:4328:4328) (4328:4328:4328))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (PORT ena (3247:3247:3247) (3247:3247:3247))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (3184:3184:3184))
        (PORT d[1] (4439:4439:4439) (4439:4439:4439))
        (PORT d[2] (4885:4885:4885) (4885:4885:4885))
        (PORT d[3] (3986:3986:3986) (3986:3986:3986))
        (PORT d[4] (3874:3874:3874) (3874:3874:3874))
        (PORT d[5] (3545:3545:3545) (3545:3545:3545))
        (PORT d[6] (3864:3864:3864) (3864:3864:3864))
        (PORT d[7] (3044:3044:3044) (3044:3044:3044))
        (PORT d[8] (3158:3158:3158) (3158:3158:3158))
        (PORT d[9] (3491:3491:3491) (3491:3491:3491))
        (PORT d[10] (2779:2779:2779) (2779:2779:2779))
        (PORT d[11] (2832:2832:2832) (2832:2832:2832))
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (PORT ena (3248:3248:3248) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (PORT ena (3248:3248:3248) (3248:3248:3248))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (PORT d[0] (3248:3248:3248) (3248:3248:3248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2037:2037:2037) (2037:2037:2037))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2016:2016:2016) (2016:2016:2016))
        (PORT clk (3993:3993:3993) (3993:3993:3993))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3074:3074:3074))
        (PORT d[1] (2880:2880:2880) (2880:2880:2880))
        (PORT d[2] (3790:3790:3790) (3790:3790:3790))
        (PORT d[3] (3697:3697:3697) (3697:3697:3697))
        (PORT d[4] (3591:3591:3591) (3591:3591:3591))
        (PORT d[5] (3160:3160:3160) (3160:3160:3160))
        (PORT d[6] (2914:2914:2914) (2914:2914:2914))
        (PORT d[7] (3484:3484:3484) (3484:3484:3484))
        (PORT d[8] (3588:3588:3588) (3588:3588:3588))
        (PORT d[9] (3250:3250:3250) (3250:3250:3250))
        (PORT d[10] (3318:3318:3318) (3318:3318:3318))
        (PORT d[11] (3333:3333:3333) (3333:3333:3333))
        (PORT clk (4009:4009:4009) (4009:4009:4009))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (4009:4009:4009) (4009:4009:4009))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4009:4009:4009) (4009:4009:4009))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4218:4218:4218) (4218:4218:4218))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4218:4218:4218) (4218:4218:4218))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4218:4218:4218) (4218:4218:4218))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (PORT ena (2231:2231:2231) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3668:3668:3668) (3668:3668:3668))
        (PORT d[1] (2515:2515:2515) (2515:2515:2515))
        (PORT d[2] (2117:2117:2117) (2117:2117:2117))
        (PORT d[3] (2322:2322:2322) (2322:2322:2322))
        (PORT d[4] (2276:2276:2276) (2276:2276:2276))
        (PORT d[5] (2599:2599:2599) (2599:2599:2599))
        (PORT d[6] (3065:3065:3065) (3065:3065:3065))
        (PORT d[7] (2511:2511:2511) (2511:2511:2511))
        (PORT d[8] (2070:2070:2070) (2070:2070:2070))
        (PORT d[9] (2848:2848:2848) (2848:2848:2848))
        (PORT d[10] (1841:1841:1841) (1841:1841:1841))
        (PORT d[11] (1866:1866:1866) (1866:1866:1866))
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2232:2232:2232) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT ena (2232:2232:2232) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT d[0] (2232:2232:2232) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3143:3143:3143) (3143:3143:3143))
        (PORT clk (4038:4038:4038) (4038:4038:4038))
        (PORT ena (2242:2242:2242) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3444:3444:3444))
        (PORT d[1] (3526:3526:3526) (3526:3526:3526))
        (PORT d[2] (2913:2913:2913) (2913:2913:2913))
        (PORT d[3] (2784:2784:2784) (2784:2784:2784))
        (PORT d[4] (3953:3953:3953) (3953:3953:3953))
        (PORT d[5] (2534:2534:2534) (2534:2534:2534))
        (PORT d[6] (2767:2767:2767) (2767:2767:2767))
        (PORT d[7] (3291:3291:3291) (3291:3291:3291))
        (PORT d[8] (3278:3278:3278) (3278:3278:3278))
        (PORT d[9] (3548:3548:3548) (3548:3548:3548))
        (PORT d[10] (3495:3495:3495) (3495:3495:3495))
        (PORT d[11] (3613:3613:3613) (3613:3613:3613))
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT ena (2258:2258:2258) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1910:1910:1910) (1910:1910:1910))
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT ena (2258:2258:2258) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT d[0] (2258:2258:2258) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4263:4263:4263) (4263:4263:4263))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4263:4263:4263) (4263:4263:4263))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4263:4263:4263) (4263:4263:4263))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1799:1799:1799) (1799:1799:1799))
        (PORT ena (2877:2877:2877) (2877:2877:2877))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3910:3910:3910) (3910:3910:3910))
        (PORT d[1] (3787:3787:3787) (3787:3787:3787))
        (PORT d[2] (4162:4162:4162) (4162:4162:4162))
        (PORT d[3] (3887:3887:3887) (3887:3887:3887))
        (PORT d[4] (3867:3867:3867) (3867:3867:3867))
        (PORT d[5] (2887:2887:2887) (2887:2887:2887))
        (PORT d[6] (3595:3595:3595) (3595:3595:3595))
        (PORT d[7] (3349:3349:3349) (3349:3349:3349))
        (PORT d[8] (3383:3383:3383) (3383:3383:3383))
        (PORT d[9] (3457:3457:3457) (3457:3457:3457))
        (PORT d[10] (2831:2831:2831) (2831:2831:2831))
        (PORT d[11] (2841:2841:2841) (2841:2841:2841))
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT ena (2878:2878:2878) (2878:2878:2878))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT ena (2878:2878:2878) (2878:2878:2878))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT d[0] (2878:2878:2878) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2009:2009:2009) (2009:2009:2009))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2678:2678:2678))
        (PORT clk (4105:4105:4105) (4105:4105:4105))
        (PORT ena (2695:2695:2695) (2695:2695:2695))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2942:2942:2942) (2942:2942:2942))
        (PORT d[1] (3538:3538:3538) (3538:3538:3538))
        (PORT d[2] (3458:3458:3458) (3458:3458:3458))
        (PORT d[3] (3395:3395:3395) (3395:3395:3395))
        (PORT d[4] (3968:3968:3968) (3968:3968:3968))
        (PORT d[5] (3080:3080:3080) (3080:3080:3080))
        (PORT d[6] (3599:3599:3599) (3599:3599:3599))
        (PORT d[7] (3826:3826:3826) (3826:3826:3826))
        (PORT d[8] (3094:3094:3094) (3094:3094:3094))
        (PORT d[9] (3933:3933:3933) (3933:3933:3933))
        (PORT d[10] (3308:3308:3308) (3308:3308:3308))
        (PORT d[11] (3965:3965:3965) (3965:3965:3965))
        (PORT clk (4121:4121:4121) (4121:4121:4121))
        (PORT ena (2711:2711:2711) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2363:2363:2363))
        (PORT clk (4121:4121:4121) (4121:4121:4121))
        (PORT ena (2711:2711:2711) (2711:2711:2711))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4121:4121:4121) (4121:4121:4121))
        (PORT d[0] (2711:2711:2711) (2711:2711:2711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4330:4330:4330) (4330:4330:4330))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4330:4330:4330) (4330:4330:4330))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4330:4330:4330) (4330:4330:4330))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT ena (1715:1715:1715) (1715:1715:1715))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3555:3555:3555) (3555:3555:3555))
        (PORT d[1] (2343:2343:2343) (2343:2343:2343))
        (PORT d[2] (3187:3187:3187) (3187:3187:3187))
        (PORT d[3] (2788:2788:2788) (2788:2788:2788))
        (PORT d[4] (2541:2541:2541) (2541:2541:2541))
        (PORT d[5] (3445:3445:3445) (3445:3445:3445))
        (PORT d[6] (2487:2487:2487) (2487:2487:2487))
        (PORT d[7] (1788:1788:1788) (1788:1788:1788))
        (PORT d[8] (2667:2667:2667) (2667:2667:2667))
        (PORT d[9] (1810:1810:1810) (1810:1810:1810))
        (PORT d[10] (2136:2136:2136) (2136:2136:2136))
        (PORT d[11] (1758:1758:1758) (1758:1758:1758))
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (PORT ena (1716:1716:1716) (1716:1716:1716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (PORT ena (1716:1716:1716) (1716:1716:1716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (PORT d[0] (1716:1716:1716) (1716:1716:1716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2011:2011:2011) (2011:2011:2011))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2330:2330:2330))
        (PORT clk (4086:4086:4086) (4086:4086:4086))
        (PORT ena (1435:1435:1435) (1435:1435:1435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1704:1704:1704) (1704:1704:1704))
        (PORT d[1] (1796:1796:1796) (1796:1796:1796))
        (PORT d[2] (1627:1627:1627) (1627:1627:1627))
        (PORT d[3] (1401:1401:1401) (1401:1401:1401))
        (PORT d[4] (2272:2272:2272) (2272:2272:2272))
        (PORT d[5] (2045:2045:2045) (2045:2045:2045))
        (PORT d[6] (2100:2100:2100) (2100:2100:2100))
        (PORT d[7] (1886:1886:1886) (1886:1886:1886))
        (PORT d[8] (1580:1580:1580) (1580:1580:1580))
        (PORT d[9] (998:998:998) (998:998:998))
        (PORT d[10] (984:984:984) (984:984:984))
        (PORT d[11] (2119:2119:2119) (2119:2119:2119))
        (PORT clk (4102:4102:4102) (4102:4102:4102))
        (PORT ena (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1103:1103:1103) (1103:1103:1103))
        (PORT clk (4102:4102:4102) (4102:4102:4102))
        (PORT ena (1451:1451:1451) (1451:1451:1451))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4102:4102:4102) (4102:4102:4102))
        (PORT d[0] (1451:1451:1451) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4311:4311:4311) (4311:4311:4311))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4311:4311:4311) (4311:4311:4311))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4311:4311:4311) (4311:4311:4311))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1818:1818:1818) (1818:1818:1818))
        (PORT ena (1399:1399:1399) (1399:1399:1399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4244:4244:4244))
        (PORT d[1] (3634:3634:3634) (3634:3634:3634))
        (PORT d[2] (4239:4239:4239) (4239:4239:4239))
        (PORT d[3] (3732:3732:3732) (3732:3732:3732))
        (PORT d[4] (3536:3536:3536) (3536:3536:3536))
        (PORT d[5] (2398:2398:2398) (2398:2398:2398))
        (PORT d[6] (4199:4199:4199) (4199:4199:4199))
        (PORT d[7] (2943:2943:2943) (2943:2943:2943))
        (PORT d[8] (2884:2884:2884) (2884:2884:2884))
        (PORT d[9] (2479:2479:2479) (2479:2479:2479))
        (PORT d[10] (2519:2519:2519) (2519:2519:2519))
        (PORT d[11] (2502:2502:2502) (2502:2502:2502))
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT ena (1400:1400:1400) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT ena (1400:1400:1400) (1400:1400:1400))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT d[0] (1400:1400:1400) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3104:3104:3104))
        (PORT clk (3974:3974:3974) (3974:3974:3974))
        (PORT ena (2112:2112:2112) (2112:2112:2112))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2350:2350:2350) (2350:2350:2350))
        (PORT d[1] (2830:2830:2830) (2830:2830:2830))
        (PORT d[2] (3273:3273:3273) (3273:3273:3273))
        (PORT d[3] (2050:2050:2050) (2050:2050:2050))
        (PORT d[4] (2258:2258:2258) (2258:2258:2258))
        (PORT d[5] (3049:3049:3049) (3049:3049:3049))
        (PORT d[6] (2390:2390:2390) (2390:2390:2390))
        (PORT d[7] (2529:2529:2529) (2529:2529:2529))
        (PORT d[8] (2287:2287:2287) (2287:2287:2287))
        (PORT d[9] (2258:2258:2258) (2258:2258:2258))
        (PORT d[10] (2213:2213:2213) (2213:2213:2213))
        (PORT d[11] (2460:2460:2460) (2460:2460:2460))
        (PORT clk (3990:3990:3990) (3990:3990:3990))
        (PORT ena (2128:2128:2128) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1780:1780:1780))
        (PORT clk (3990:3990:3990) (3990:3990:3990))
        (PORT ena (2128:2128:2128) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3990:3990:3990) (3990:3990:3990))
        (PORT d[0] (2128:2128:2128) (2128:2128:2128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4199:4199:4199) (4199:4199:4199))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4199:4199:4199) (4199:4199:4199))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4199:4199:4199) (4199:4199:4199))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1788:1788:1788) (1788:1788:1788))
        (PORT ena (1470:1470:1470) (1470:1470:1470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2545:2545:2545))
        (PORT d[1] (3314:3314:3314) (3314:3314:3314))
        (PORT d[2] (2506:2506:2506) (2506:2506:2506))
        (PORT d[3] (2475:2475:2475) (2475:2475:2475))
        (PORT d[4] (2474:2474:2474) (2474:2474:2474))
        (PORT d[5] (2077:2077:2077) (2077:2077:2077))
        (PORT d[6] (3051:3051:3051) (3051:3051:3051))
        (PORT d[7] (2435:2435:2435) (2435:2435:2435))
        (PORT d[8] (2529:2529:2529) (2529:2529:2529))
        (PORT d[9] (2299:2299:2299) (2299:2299:2299))
        (PORT d[10] (2354:2354:2354) (2354:2354:2354))
        (PORT d[11] (2139:2139:2139) (2139:2139:2139))
        (PORT clk (1789:1789:1789) (1789:1789:1789))
        (PORT ena (1471:1471:1471) (1471:1471:1471))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1789:1789:1789) (1789:1789:1789))
        (PORT ena (1471:1471:1471) (1471:1471:1471))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1789:1789:1789))
        (PORT d[0] (1471:1471:1471) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3224:3224:3224))
        (PORT clk (4025:4025:4025) (4025:4025:4025))
        (PORT ena (1423:1423:1423) (1423:1423:1423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2634:2634:2634))
        (PORT d[1] (2751:2751:2751) (2751:2751:2751))
        (PORT d[2] (2520:2520:2520) (2520:2520:2520))
        (PORT d[3] (2609:2609:2609) (2609:2609:2609))
        (PORT d[4] (2516:2516:2516) (2516:2516:2516))
        (PORT d[5] (2303:2303:2303) (2303:2303:2303))
        (PORT d[6] (2215:2215:2215) (2215:2215:2215))
        (PORT d[7] (2521:2521:2521) (2521:2521:2521))
        (PORT d[8] (2240:2240:2240) (2240:2240:2240))
        (PORT d[9] (3676:3676:3676) (3676:3676:3676))
        (PORT d[10] (3413:3413:3413) (3413:3413:3413))
        (PORT d[11] (2033:2033:2033) (2033:2033:2033))
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT ena (1439:1439:1439) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1091:1091:1091))
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT ena (1439:1439:1439) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT d[0] (1439:1439:1439) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4250:4250:4250) (4250:4250:4250))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4250:4250:4250) (4250:4250:4250))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4250:4250:4250) (4250:4250:4250))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4286:4286:4286) (4286:4286:4286))
        (PORT d[1] (3672:3672:3672) (3672:3672:3672))
        (PORT d[2] (4559:4559:4559) (4559:4559:4559))
        (PORT d[3] (2955:2955:2955) (2955:2955:2955))
        (PORT d[4] (2654:2654:2654) (2654:2654:2654))
        (PORT d[5] (2362:2362:2362) (2362:2362:2362))
        (PORT d[6] (2677:2677:2677) (2677:2677:2677))
        (PORT d[7] (2404:2404:2404) (2404:2404:2404))
        (PORT d[8] (2674:2674:2674) (2674:2674:2674))
        (PORT d[9] (2448:2448:2448) (2448:2448:2448))
        (PORT d[10] (2484:2484:2484) (2484:2484:2484))
        (PORT d[11] (2289:2289:2289) (2289:2289:2289))
        (PORT clk (1826:1826:1826) (1826:1826:1826))
        (PORT ena (2545:2545:2545) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1826:1826:1826) (1826:1826:1826))
        (PORT ena (2545:2545:2545) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1826:1826:1826))
        (PORT d[0] (2545:2545:2545) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2634:2634:2634))
        (PORT clk (3926:3926:3926) (3926:3926:3926))
        (PORT ena (1172:1172:1172) (1172:1172:1172))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2014:2014:2014) (2014:2014:2014))
        (PORT d[1] (2458:2458:2458) (2458:2458:2458))
        (PORT d[2] (3554:3554:3554) (3554:3554:3554))
        (PORT d[3] (2021:2021:2021) (2021:2021:2021))
        (PORT d[4] (1948:1948:1948) (1948:1948:1948))
        (PORT d[5] (3026:3026:3026) (3026:3026:3026))
        (PORT d[6] (2418:2418:2418) (2418:2418:2418))
        (PORT d[7] (2218:2218:2218) (2218:2218:2218))
        (PORT d[8] (1961:1961:1961) (1961:1961:1961))
        (PORT d[9] (1930:1930:1930) (1930:1930:1930))
        (PORT d[10] (1901:1901:1901) (1901:1901:1901))
        (PORT d[11] (1910:1910:1910) (1910:1910:1910))
        (PORT clk (3942:3942:3942) (3942:3942:3942))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (840:840:840) (840:840:840))
        (PORT clk (3942:3942:3942) (3942:3942:3942))
        (PORT ena (1188:1188:1188) (1188:1188:1188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3942:3942:3942) (3942:3942:3942))
        (PORT d[0] (1188:1188:1188) (1188:1188:1188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4151:4151:4151) (4151:4151:4151))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4151:4151:4151) (4151:4151:4151))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4151:4151:4151) (4151:4151:4151))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1797:1797:1797) (1797:1797:1797))
        (PORT ena (1719:1719:1719) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2516:2516:2516))
        (PORT d[1] (3639:3639:3639) (3639:3639:3639))
        (PORT d[2] (2469:2469:2469) (2469:2469:2469))
        (PORT d[3] (2177:2177:2177) (2177:2177:2177))
        (PORT d[4] (2468:2468:2468) (2468:2468:2468))
        (PORT d[5] (3006:3006:3006) (3006:3006:3006))
        (PORT d[6] (2746:2746:2746) (2746:2746:2746))
        (PORT d[7] (1921:1921:1921) (1921:1921:1921))
        (PORT d[8] (2508:2508:2508) (2508:2508:2508))
        (PORT d[9] (2006:2006:2006) (2006:2006:2006))
        (PORT d[10] (2050:2050:2050) (2050:2050:2050))
        (PORT d[11] (2137:2137:2137) (2137:2137:2137))
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT ena (1720:1720:1720) (1720:1720:1720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT ena (1720:1720:1720) (1720:1720:1720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT d[0] (1720:1720:1720) (1720:1720:1720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3254:3254:3254))
        (PORT clk (4010:4010:4010) (4010:4010:4010))
        (PORT ena (1763:1763:1763) (1763:1763:1763))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2608:2608:2608) (2608:2608:2608))
        (PORT d[1] (2475:2475:2475) (2475:2475:2475))
        (PORT d[2] (3234:3234:3234) (3234:3234:3234))
        (PORT d[3] (2561:2561:2561) (2561:2561:2561))
        (PORT d[4] (2487:2487:2487) (2487:2487:2487))
        (PORT d[5] (2005:2005:2005) (2005:2005:2005))
        (PORT d[6] (2528:2528:2528) (2528:2528:2528))
        (PORT d[7] (2520:2520:2520) (2520:2520:2520))
        (PORT d[8] (2257:2257:2257) (2257:2257:2257))
        (PORT d[9] (3699:3699:3699) (3699:3699:3699))
        (PORT d[10] (4061:4061:4061) (4061:4061:4061))
        (PORT d[11] (2020:2020:2020) (2020:2020:2020))
        (PORT clk (4026:4026:4026) (4026:4026:4026))
        (PORT ena (1779:1779:1779) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1431:1431:1431))
        (PORT clk (4026:4026:4026) (4026:4026:4026))
        (PORT ena (1779:1779:1779) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4026:4026:4026) (4026:4026:4026))
        (PORT d[0] (1779:1779:1779) (1779:1779:1779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4235:4235:4235) (4235:4235:4235))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4235:4235:4235) (4235:4235:4235))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4235:4235:4235) (4235:4235:4235))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (PORT ena (1775:1775:1775) (1775:1775:1775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2187:2187:2187) (2187:2187:2187))
        (PORT d[1] (3673:3673:3673) (3673:3673:3673))
        (PORT d[2] (2184:2184:2184) (2184:2184:2184))
        (PORT d[3] (2502:2502:2502) (2502:2502:2502))
        (PORT d[4] (2164:2164:2164) (2164:2164:2164))
        (PORT d[5] (3035:3035:3035) (3035:3035:3035))
        (PORT d[6] (2717:2717:2717) (2717:2717:2717))
        (PORT d[7] (1888:1888:1888) (1888:1888:1888))
        (PORT d[8] (2195:2195:2195) (2195:2195:2195))
        (PORT d[9] (1962:1962:1962) (1962:1962:1962))
        (PORT d[10] (2011:2011:2011) (2011:2011:2011))
        (PORT d[11] (1689:1689:1689) (1689:1689:1689))
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT ena (1776:1776:1776) (1776:1776:1776))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT ena (1776:1776:1776) (1776:1776:1776))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1805:1805:1805) (1805:1805:1805))
        (PORT d[0] (1776:1776:1776) (1776:1776:1776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2014:2014:2014) (2014:2014:2014))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2944:2944:2944))
        (PORT clk (3922:3922:3922) (3922:3922:3922))
        (PORT ena (1741:1741:1741) (1741:1741:1741))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2279:2279:2279) (2279:2279:2279))
        (PORT d[1] (2491:2491:2491) (2491:2491:2491))
        (PORT d[2] (2184:2184:2184) (2184:2184:2184))
        (PORT d[3] (2227:2227:2227) (2227:2227:2227))
        (PORT d[4] (2802:2802:2802) (2802:2802:2802))
        (PORT d[5] (1968:1968:1968) (1968:1968:1968))
        (PORT d[6] (1939:1939:1939) (1939:1939:1939))
        (PORT d[7] (2168:2168:2168) (2168:2168:2168))
        (PORT d[8] (1703:1703:1703) (1703:1703:1703))
        (PORT d[9] (2907:2907:2907) (2907:2907:2907))
        (PORT d[10] (3079:3079:3079) (3079:3079:3079))
        (PORT d[11] (1677:1677:1677) (1677:1677:1677))
        (PORT clk (3938:3938:3938) (3938:3938:3938))
        (PORT ena (1757:1757:1757) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1409:1409:1409) (1409:1409:1409))
        (PORT clk (3938:3938:3938) (3938:3938:3938))
        (PORT ena (1757:1757:1757) (1757:1757:1757))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3938:3938:3938) (3938:3938:3938))
        (PORT d[0] (1757:1757:1757) (1757:1757:1757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1767:1767:1767) (1767:1767:1767))
        (PORT ena (1952:1952:1952) (1952:1952:1952))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3536:3536:3536))
        (PORT d[1] (3851:3851:3851) (3851:3851:3851))
        (PORT d[2] (3501:3501:3501) (3501:3501:3501))
        (PORT d[3] (2645:2645:2645) (2645:2645:2645))
        (PORT d[4] (2671:2671:2671) (2671:2671:2671))
        (PORT d[5] (2854:2854:2854) (2854:2854:2854))
        (PORT d[6] (2761:2761:2761) (2761:2761:2761))
        (PORT d[7] (1802:1802:1802) (1802:1802:1802))
        (PORT d[8] (2491:2491:2491) (2491:2491:2491))
        (PORT d[9] (1769:1769:1769) (1769:1769:1769))
        (PORT d[10] (1919:1919:1919) (1919:1919:1919))
        (PORT d[11] (2095:2095:2095) (2095:2095:2095))
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (PORT ena (1953:1953:1953) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (PORT ena (1953:1953:1953) (1953:1953:1953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (PORT d[0] (1953:1953:1953) (1953:1953:1953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1977:1977:1977) (1977:1977:1977))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2724:2724:2724) (2724:2724:2724))
        (PORT clk (3859:3859:3859) (3859:3859:3859))
        (PORT ena (1721:1721:1721) (1721:1721:1721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1878:1878:1878))
        (PORT d[1] (2124:2124:2124) (2124:2124:2124))
        (PORT d[2] (1672:1672:1672) (1672:1672:1672))
        (PORT d[3] (1664:1664:1664) (1664:1664:1664))
        (PORT d[4] (1629:1629:1629) (1629:1629:1629))
        (PORT d[5] (2200:2200:2200) (2200:2200:2200))
        (PORT d[6] (2425:2425:2425) (2425:2425:2425))
        (PORT d[7] (2213:2213:2213) (2213:2213:2213))
        (PORT d[8] (1911:1911:1911) (1911:1911:1911))
        (PORT d[9] (1892:1892:1892) (1892:1892:1892))
        (PORT d[10] (1947:1947:1947) (1947:1947:1947))
        (PORT d[11] (2146:2146:2146) (2146:2146:2146))
        (PORT clk (3875:3875:3875) (3875:3875:3875))
        (PORT ena (1737:1737:1737) (1737:1737:1737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1389:1389:1389) (1389:1389:1389))
        (PORT clk (3875:3875:3875) (3875:3875:3875))
        (PORT ena (1737:1737:1737) (1737:1737:1737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3875:3875:3875) (3875:3875:3875))
        (PORT d[0] (1737:1737:1737) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4084:4084:4084) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4084:4084:4084) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4084:4084:4084) (4084:4084:4084))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1838:1838:1838) (1838:1838:1838))
        (PORT ena (2613:2613:2613) (2613:2613:2613))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3811:3811:3811))
        (PORT d[1] (3522:3522:3522) (3522:3522:3522))
        (PORT d[2] (2708:2708:2708) (2708:2708:2708))
        (PORT d[3] (2760:2760:2760) (2760:2760:2760))
        (PORT d[4] (3378:3378:3378) (3378:3378:3378))
        (PORT d[5] (3124:3124:3124) (3124:3124:3124))
        (PORT d[6] (3421:3421:3421) (3421:3421:3421))
        (PORT d[7] (2548:2548:2548) (2548:2548:2548))
        (PORT d[8] (2612:2612:2612) (2612:2612:2612))
        (PORT d[9] (2625:2625:2625) (2625:2625:2625))
        (PORT d[10] (2387:2387:2387) (2387:2387:2387))
        (PORT d[11] (2555:2555:2555) (2555:2555:2555))
        (PORT clk (1839:1839:1839) (1839:1839:1839))
        (PORT ena (2614:2614:2614) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1839:1839:1839) (1839:1839:1839))
        (PORT ena (2614:2614:2614) (2614:2614:2614))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1839:1839:1839) (1839:1839:1839))
        (PORT d[0] (2614:2614:2614) (2614:2614:2614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2048:2048:2048) (2048:2048:2048))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2390:2390:2390))
        (PORT clk (3914:3914:3914) (3914:3914:3914))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (2982:2982:2982))
        (PORT d[1] (2784:2784:2784) (2784:2784:2784))
        (PORT d[2] (2069:2069:2069) (2069:2069:2069))
        (PORT d[3] (2343:2343:2343) (2343:2343:2343))
        (PORT d[4] (2329:2329:2329) (2329:2329:2329))
        (PORT d[5] (2856:2856:2856) (2856:2856:2856))
        (PORT d[6] (2989:2989:2989) (2989:2989:2989))
        (PORT d[7] (2548:2548:2548) (2548:2548:2548))
        (PORT d[8] (2286:2286:2286) (2286:2286:2286))
        (PORT d[9] (2558:2558:2558) (2558:2558:2558))
        (PORT d[10] (2604:2604:2604) (2604:2604:2604))
        (PORT d[11] (2873:2873:2873) (2873:2873:2873))
        (PORT clk (3930:3930:3930) (3930:3930:3930))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (3930:3930:3930) (3930:3930:3930))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3930:3930:3930) (3930:3930:3930))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4139:4139:4139))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4139:4139:4139))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4139:4139:4139))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1809:1809:1809) (1809:1809:1809))
        (PORT ena (2422:2422:2422) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3660:3660:3660))
        (PORT d[1] (2762:2762:2762) (2762:2762:2762))
        (PORT d[2] (2410:2410:2410) (2410:2410:2410))
        (PORT d[3] (2316:2316:2316) (2316:2316:2316))
        (PORT d[4] (2284:2284:2284) (2284:2284:2284))
        (PORT d[5] (2591:2591:2591) (2591:2591:2591))
        (PORT d[6] (3339:3339:3339) (3339:3339:3339))
        (PORT d[7] (2491:2491:2491) (2491:2491:2491))
        (PORT d[8] (2378:2378:2378) (2378:2378:2378))
        (PORT d[9] (2791:2791:2791) (2791:2791:2791))
        (PORT d[10] (1892:1892:1892) (1892:1892:1892))
        (PORT d[11] (2134:2134:2134) (2134:2134:2134))
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (PORT ena (2423:2423:2423) (2423:2423:2423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1810:1810:1810) (1810:1810:1810))
        (PORT d[0] (2423:2423:2423) (2423:2423:2423))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2019:2019:2019) (2019:2019:2019))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2873:2873:2873))
        (PORT clk (4072:4072:4072) (4072:4072:4072))
        (PORT ena (2553:2553:2553) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3473:3473:3473) (3473:3473:3473))
        (PORT d[1] (3008:3008:3008) (3008:3008:3008))
        (PORT d[2] (2910:2910:2910) (2910:2910:2910))
        (PORT d[3] (2762:2762:2762) (2762:2762:2762))
        (PORT d[4] (3985:3985:3985) (3985:3985:3985))
        (PORT d[5] (2540:2540:2540) (2540:2540:2540))
        (PORT d[6] (2757:2757:2757) (2757:2757:2757))
        (PORT d[7] (3290:3290:3290) (3290:3290:3290))
        (PORT d[8] (3289:3289:3289) (3289:3289:3289))
        (PORT d[9] (3526:3526:3526) (3526:3526:3526))
        (PORT d[10] (3545:3545:3545) (3545:3545:3545))
        (PORT d[11] (3604:3604:3604) (3604:3604:3604))
        (PORT clk (4088:4088:4088) (4088:4088:4088))
        (PORT ena (2569:2569:2569) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2221:2221:2221) (2221:2221:2221))
        (PORT clk (4088:4088:4088) (4088:4088:4088))
        (PORT ena (2569:2569:2569) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4088:4088:4088) (4088:4088:4088))
        (PORT d[0] (2569:2569:2569) (2569:2569:2569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4297:4297:4297) (4297:4297:4297))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4297:4297:4297) (4297:4297:4297))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4297:4297:4297) (4297:4297:4297))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (PORT ena (2318:2318:2318) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3469:3469:3469) (3469:3469:3469))
        (PORT d[1] (3675:3675:3675) (3675:3675:3675))
        (PORT d[2] (3465:3465:3465) (3465:3465:3465))
        (PORT d[3] (3146:3146:3146) (3146:3146:3146))
        (PORT d[4] (3157:3157:3157) (3157:3157:3157))
        (PORT d[5] (2743:2743:2743) (2743:2743:2743))
        (PORT d[6] (4232:4232:4232) (4232:4232:4232))
        (PORT d[7] (3051:3051:3051) (3051:3051:3051))
        (PORT d[8] (3751:3751:3751) (3751:3751:3751))
        (PORT d[9] (2985:2985:2985) (2985:2985:2985))
        (PORT d[10] (3151:3151:3151) (3151:3151:3151))
        (PORT d[11] (3090:3090:3090) (3090:3090:3090))
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (PORT ena (2319:2319:2319) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (PORT ena (2319:2319:2319) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (PORT d[0] (2319:2319:2319) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3461:3461:3461))
        (PORT clk (4078:4078:4078) (4078:4078:4078))
        (PORT ena (2814:2814:2814) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3637:3637:3637) (3637:3637:3637))
        (PORT d[1] (3190:3190:3190) (3190:3190:3190))
        (PORT d[2] (3366:3366:3366) (3366:3366:3366))
        (PORT d[3] (3527:3527:3527) (3527:3527:3527))
        (PORT d[4] (3424:3424:3424) (3424:3424:3424))
        (PORT d[5] (2990:2990:2990) (2990:2990:2990))
        (PORT d[6] (2474:2474:2474) (2474:2474:2474))
        (PORT d[7] (3478:3478:3478) (3478:3478:3478))
        (PORT d[8] (2252:2252:2252) (2252:2252:2252))
        (PORT d[9] (3498:3498:3498) (3498:3498:3498))
        (PORT d[10] (4783:4783:4783) (4783:4783:4783))
        (PORT d[11] (3752:3752:3752) (3752:3752:3752))
        (PORT clk (4094:4094:4094) (4094:4094:4094))
        (PORT ena (2830:2830:2830) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2482:2482:2482))
        (PORT clk (4094:4094:4094) (4094:4094:4094))
        (PORT ena (2830:2830:2830) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4094:4094:4094) (4094:4094:4094))
        (PORT d[0] (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4303:4303:4303) (4303:4303:4303))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4303:4303:4303) (4303:4303:4303))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4303:4303:4303) (4303:4303:4303))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (PORT ena (2272:2272:2272) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (3930:3930:3930))
        (PORT d[1] (2982:2982:2982) (2982:2982:2982))
        (PORT d[2] (2437:2437:2437) (2437:2437:2437))
        (PORT d[3] (2629:2629:2629) (2629:2629:2629))
        (PORT d[4] (2322:2322:2322) (2322:2322:2322))
        (PORT d[5] (2608:2608:2608) (2608:2608:2608))
        (PORT d[6] (3459:3459:3459) (3459:3459:3459))
        (PORT d[7] (2526:2526:2526) (2526:2526:2526))
        (PORT d[8] (2408:2408:2408) (2408:2408:2408))
        (PORT d[9] (2885:2885:2885) (2885:2885:2885))
        (PORT d[10] (1916:1916:1916) (1916:1916:1916))
        (PORT d[11] (2261:2261:2261) (2261:2261:2261))
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT ena (2273:2273:2273) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT ena (2273:2273:2273) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT d[0] (2273:2273:2273) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2840:2840:2840) (2840:2840:2840))
        (PORT clk (4012:4012:4012) (4012:4012:4012))
        (PORT ena (2222:2222:2222) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3822:3822:3822) (3822:3822:3822))
        (PORT d[1] (4008:4008:4008) (4008:4008:4008))
        (PORT d[2] (2579:2579:2579) (2579:2579:2579))
        (PORT d[3] (2774:2774:2774) (2774:2774:2774))
        (PORT d[4] (3658:3658:3658) (3658:3658:3658))
        (PORT d[5] (2846:2846:2846) (2846:2846:2846))
        (PORT d[6] (2448:2448:2448) (2448:2448:2448))
        (PORT d[7] (2982:2982:2982) (2982:2982:2982))
        (PORT d[8] (2966:2966:2966) (2966:2966:2966))
        (PORT d[9] (3514:3514:3514) (3514:3514:3514))
        (PORT d[10] (3208:3208:3208) (3208:3208:3208))
        (PORT d[11] (4040:4040:4040) (4040:4040:4040))
        (PORT clk (4028:4028:4028) (4028:4028:4028))
        (PORT ena (2238:2238:2238) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1890:1890:1890) (1890:1890:1890))
        (PORT clk (4028:4028:4028) (4028:4028:4028))
        (PORT ena (2238:2238:2238) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4028:4028:4028) (4028:4028:4028))
        (PORT d[0] (2238:2238:2238) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4237:4237:4237))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4237:4237:4237))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4237:4237:4237) (4237:4237:4237))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (PORT ena (2660:2660:2660) (2660:2660:2660))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3255:3255:3255))
        (PORT d[1] (2701:2701:2701) (2701:2701:2701))
        (PORT d[2] (2915:2915:2915) (2915:2915:2915))
        (PORT d[3] (2814:2814:2814) (2814:2814:2814))
        (PORT d[4] (3242:3242:3242) (3242:3242:3242))
        (PORT d[5] (3030:3030:3030) (3030:3030:3030))
        (PORT d[6] (3715:3715:3715) (3715:3715:3715))
        (PORT d[7] (3225:3225:3225) (3225:3225:3225))
        (PORT d[8] (3333:3333:3333) (3333:3333:3333))
        (PORT d[9] (3449:3449:3449) (3449:3449:3449))
        (PORT d[10] (2436:2436:2436) (2436:2436:2436))
        (PORT d[11] (2322:2322:2322) (2322:2322:2322))
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT ena (2661:2661:2661) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT ena (2661:2661:2661) (2661:2661:2661))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT d[0] (2661:2661:2661) (2661:2661:2661))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3476:3476:3476) (3476:3476:3476))
        (PORT clk (4029:4029:4029) (4029:4029:4029))
        (PORT ena (2658:2658:2658) (2658:2658:2658))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4487:4487:4487) (4487:4487:4487))
        (PORT d[1] (3968:3968:3968) (3968:3968:3968))
        (PORT d[2] (2774:2774:2774) (2774:2774:2774))
        (PORT d[3] (3144:3144:3144) (3144:3144:3144))
        (PORT d[4] (3305:3305:3305) (3305:3305:3305))
        (PORT d[5] (2893:2893:2893) (2893:2893:2893))
        (PORT d[6] (2434:2434:2434) (2434:2434:2434))
        (PORT d[7] (2967:2967:2967) (2967:2967:2967))
        (PORT d[8] (2915:2915:2915) (2915:2915:2915))
        (PORT d[9] (3575:3575:3575) (3575:3575:3575))
        (PORT d[10] (3254:3254:3254) (3254:3254:3254))
        (PORT d[11] (3999:3999:3999) (3999:3999:3999))
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT ena (2674:2674:2674) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2326:2326:2326))
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT ena (2674:2674:2674) (2674:2674:2674))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT d[0] (2674:2674:2674) (2674:2674:2674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (PORT ena (2909:2909:2909) (2909:2909:2909))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3926:3926:3926) (3926:3926:3926))
        (PORT d[1] (4127:4127:4127) (4127:4127:4127))
        (PORT d[2] (4505:4505:4505) (4505:4505:4505))
        (PORT d[3] (3997:3997:3997) (3997:3997:3997))
        (PORT d[4] (3791:3791:3791) (3791:3791:3791))
        (PORT d[5] (3212:3212:3212) (3212:3212:3212))
        (PORT d[6] (4403:4403:4403) (4403:4403:4403))
        (PORT d[7] (3353:3353:3353) (3353:3353:3353))
        (PORT d[8] (3731:3731:3731) (3731:3731:3731))
        (PORT d[9] (3520:3520:3520) (3520:3520:3520))
        (PORT d[10] (2858:2858:2858) (2858:2858:2858))
        (PORT d[11] (2822:2822:2822) (2822:2822:2822))
        (PORT clk (1826:1826:1826) (1826:1826:1826))
        (PORT ena (2910:2910:2910) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1826:1826:1826) (1826:1826:1826))
        (PORT ena (2910:2910:2910) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1826:1826:1826))
        (PORT d[0] (2910:2910:2910) (2910:2910:2910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2035:2035:2035) (2035:2035:2035))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2346:2346:2346))
        (PORT clk (4047:4047:4047) (4047:4047:4047))
        (PORT ena (1176:1176:1176) (1176:1176:1176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2899:2899:2899))
        (PORT d[1] (2932:2932:2932) (2932:2932:2932))
        (PORT d[2] (3479:3479:3479) (3479:3479:3479))
        (PORT d[3] (3361:3361:3361) (3361:3361:3361))
        (PORT d[4] (3318:3318:3318) (3318:3318:3318))
        (PORT d[5] (3707:3707:3707) (3707:3707:3707))
        (PORT d[6] (3222:3222:3222) (3222:3222:3222))
        (PORT d[7] (3812:3812:3812) (3812:3812:3812))
        (PORT d[8] (3334:3334:3334) (3334:3334:3334))
        (PORT d[9] (3587:3587:3587) (3587:3587:3587))
        (PORT d[10] (3249:3249:3249) (3249:3249:3249))
        (PORT d[11] (3403:3403:3403) (3403:3403:3403))
        (PORT clk (4063:4063:4063) (4063:4063:4063))
        (PORT ena (1192:1192:1192) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (844:844:844))
        (PORT clk (4063:4063:4063) (4063:4063:4063))
        (PORT ena (1192:1192:1192) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4063:4063:4063) (4063:4063:4063))
        (PORT d[0] (1192:1192:1192) (1192:1192:1192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4272:4272:4272) (4272:4272:4272))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4272:4272:4272) (4272:4272:4272))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4272:4272:4272) (4272:4272:4272))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1797:1797:1797) (1797:1797:1797))
        (PORT ena (3036:3036:3036) (3036:3036:3036))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4038:4038:4038) (4038:4038:4038))
        (PORT d[1] (3677:3677:3677) (3677:3677:3677))
        (PORT d[2] (4200:4200:4200) (4200:4200:4200))
        (PORT d[3] (3443:3443:3443) (3443:3443:3443))
        (PORT d[4] (3694:3694:3694) (3694:3694:3694))
        (PORT d[5] (2802:2802:2802) (2802:2802:2802))
        (PORT d[6] (3904:3904:3904) (3904:3904:3904))
        (PORT d[7] (2886:2886:2886) (2886:2886:2886))
        (PORT d[8] (3690:3690:3690) (3690:3690:3690))
        (PORT d[9] (3690:3690:3690) (3690:3690:3690))
        (PORT d[10] (3400:3400:3400) (3400:3400:3400))
        (PORT d[11] (2766:2766:2766) (2766:2766:2766))
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT ena (3037:3037:3037) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT ena (3037:3037:3037) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT d[0] (3037:3037:3037) (3037:3037:3037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2826:2826:2826))
        (PORT clk (3964:3964:3964) (3964:3964:3964))
        (PORT ena (2281:2281:2281) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3379:3379:3379))
        (PORT d[1] (3117:3117:3117) (3117:3117:3117))
        (PORT d[2] (3639:3639:3639) (3639:3639:3639))
        (PORT d[3] (3020:3020:3020) (3020:3020:3020))
        (PORT d[4] (2903:2903:2903) (2903:2903:2903))
        (PORT d[5] (3904:3904:3904) (3904:3904:3904))
        (PORT d[6] (2464:2464:2464) (2464:2464:2464))
        (PORT d[7] (3232:3232:3232) (3232:3232:3232))
        (PORT d[8] (3251:3251:3251) (3251:3251:3251))
        (PORT d[9] (3391:3391:3391) (3391:3391:3391))
        (PORT d[10] (4576:4576:4576) (4576:4576:4576))
        (PORT d[11] (3151:3151:3151) (3151:3151:3151))
        (PORT clk (3980:3980:3980) (3980:3980:3980))
        (PORT ena (2297:2297:2297) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1949:1949:1949) (1949:1949:1949))
        (PORT clk (3980:3980:3980) (3980:3980:3980))
        (PORT ena (2297:2297:2297) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3980:3980:3980) (3980:3980:3980))
        (PORT d[0] (2297:2297:2297) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4189:4189:4189) (4189:4189:4189))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4189:4189:4189) (4189:4189:4189))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4189:4189:4189) (4189:4189:4189))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1730:1730:1730) (1730:1730:1730))
        (PORT ena (1492:1492:1492) (1492:1492:1492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1539:1539:1539) (1539:1539:1539))
        (PORT d[1] (1892:1892:1892) (1892:1892:1892))
        (PORT d[2] (2167:2167:2167) (2167:2167:2167))
        (PORT d[3] (1555:1555:1555) (1555:1555:1555))
        (PORT d[4] (1810:1810:1810) (1810:1810:1810))
        (PORT d[5] (2127:2127:2127) (2127:2127:2127))
        (PORT d[6] (1485:1485:1485) (1485:1485:1485))
        (PORT d[7] (1313:1313:1313) (1313:1313:1313))
        (PORT d[8] (1547:1547:1547) (1547:1547:1547))
        (PORT d[9] (1317:1317:1317) (1317:1317:1317))
        (PORT d[10] (1266:1266:1266) (1266:1266:1266))
        (PORT d[11] (1347:1347:1347) (1347:1347:1347))
        (PORT clk (1731:1731:1731) (1731:1731:1731))
        (PORT ena (1493:1493:1493) (1493:1493:1493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1731:1731:1731) (1731:1731:1731))
        (PORT ena (1493:1493:1493) (1493:1493:1493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1731:1731:1731) (1731:1731:1731))
        (PORT d[0] (1493:1493:1493) (1493:1493:1493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1940:1940:1940))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2385:2385:2385))
        (PORT clk (4019:4019:4019) (4019:4019:4019))
        (PORT ena (1431:1431:1431) (1431:1431:1431))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2373:2373:2373) (2373:2373:2373))
        (PORT d[1] (2197:2197:2197) (2197:2197:2197))
        (PORT d[2] (1857:1857:1857) (1857:1857:1857))
        (PORT d[3] (1542:1542:1542) (1542:1542:1542))
        (PORT d[4] (2268:2268:2268) (2268:2268:2268))
        (PORT d[5] (1602:1602:1602) (1602:1602:1602))
        (PORT d[6] (1311:1311:1311) (1311:1311:1311))
        (PORT d[7] (2032:2032:2032) (2032:2032:2032))
        (PORT d[8] (1355:1355:1355) (1355:1355:1355))
        (PORT d[9] (1609:1609:1609) (1609:1609:1609))
        (PORT d[10] (2882:2882:2882) (2882:2882:2882))
        (PORT d[11] (1888:1888:1888) (1888:1888:1888))
        (PORT clk (4035:4035:4035) (4035:4035:4035))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1099:1099:1099))
        (PORT clk (4035:4035:4035) (4035:4035:4035))
        (PORT ena (1447:1447:1447) (1447:1447:1447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4035:4035:4035) (4035:4035:4035))
        (PORT d[0] (1447:1447:1447) (1447:1447:1447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4244:4244:4244) (4244:4244:4244))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4244:4244:4244) (4244:4244:4244))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4244:4244:4244) (4244:4244:4244))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1775:1775:1775) (1775:1775:1775))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2550:2550:2550) (2550:2550:2550))
        (PORT d[1] (2868:2868:2868) (2868:2868:2868))
        (PORT d[2] (3200:3200:3200) (3200:3200:3200))
        (PORT d[3] (2462:2462:2462) (2462:2462:2462))
        (PORT d[4] (2346:2346:2346) (2346:2346:2346))
        (PORT d[5] (3055:3055:3055) (3055:3055:3055))
        (PORT d[6] (3057:3057:3057) (3057:3057:3057))
        (PORT d[7] (2126:2126:2126) (2126:2126:2126))
        (PORT d[8] (2026:2026:2026) (2026:2026:2026))
        (PORT d[9] (2088:2088:2088) (2088:2088:2088))
        (PORT d[10] (1862:1862:1862) (1862:1862:1862))
        (PORT d[11] (1780:1780:1780) (1780:1780:1780))
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1776:1776:1776) (1776:1776:1776))
        (PORT d[0] (1153:1153:1153) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1985:1985:1985) (1985:1985:1985))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3151:3151:3151))
        (PORT clk (3955:3955:3955) (3955:3955:3955))
        (PORT ena (1487:1487:1487) (1487:1487:1487))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1311:1311:1311))
        (PORT d[1] (2402:2402:2402) (2402:2402:2402))
        (PORT d[2] (1373:1373:1373) (1373:1373:1373))
        (PORT d[3] (1301:1301:1301) (1301:1301:1301))
        (PORT d[4] (2297:2297:2297) (2297:2297:2297))
        (PORT d[5] (1871:1871:1871) (1871:1871:1871))
        (PORT d[6] (2339:2339:2339) (2339:2339:2339))
        (PORT d[7] (2189:2189:2189) (2189:2189:2189))
        (PORT d[8] (1601:1601:1601) (1601:1601:1601))
        (PORT d[9] (1560:1560:1560) (1560:1560:1560))
        (PORT d[10] (1626:1626:1626) (1626:1626:1626))
        (PORT d[11] (1591:1591:1591) (1591:1591:1591))
        (PORT clk (3971:3971:3971) (3971:3971:3971))
        (PORT ena (1503:1503:1503) (1503:1503:1503))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1155:1155:1155) (1155:1155:1155))
        (PORT clk (3971:3971:3971) (3971:3971:3971))
        (PORT ena (1503:1503:1503) (1503:1503:1503))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (3971:3971:3971))
        (PORT d[0] (1503:1503:1503) (1503:1503:1503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4180:4180:4180) (4180:4180:4180))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4180:4180:4180) (4180:4180:4180))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4180:4180:4180) (4180:4180:4180))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1802:1802:1802) (1802:1802:1802))
        (PORT ena (1779:1779:1779) (1779:1779:1779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2179:2179:2179))
        (PORT d[1] (2874:2874:2874) (2874:2874:2874))
        (PORT d[2] (2182:2182:2182) (2182:2182:2182))
        (PORT d[3] (2210:2210:2210) (2210:2210:2210))
        (PORT d[4] (2434:2434:2434) (2434:2434:2434))
        (PORT d[5] (2146:2146:2146) (2146:2146:2146))
        (PORT d[6] (2106:2106:2106) (2106:2106:2106))
        (PORT d[7] (1937:1937:1937) (1937:1937:1937))
        (PORT d[8] (2332:2332:2332) (2332:2332:2332))
        (PORT d[9] (2004:2004:2004) (2004:2004:2004))
        (PORT d[10] (1873:1873:1873) (1873:1873:1873))
        (PORT d[11] (1990:1990:1990) (1990:1990:1990))
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1780:1780:1780) (1780:1780:1780))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT ena (1780:1780:1780) (1780:1780:1780))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT d[0] (1780:1780:1780) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2012:2012:2012) (2012:2012:2012))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (2097:2097:2097))
        (PORT clk (3874:3874:3874) (3874:3874:3874))
        (PORT ena (1442:1442:1442) (1442:1442:1442))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2390:2390:2390))
        (PORT d[1] (2174:2174:2174) (2174:2174:2174))
        (PORT d[2] (2228:2228:2228) (2228:2228:2228))
        (PORT d[3] (2471:2471:2471) (2471:2471:2471))
        (PORT d[4] (2212:2212:2212) (2212:2212:2212))
        (PORT d[5] (1983:1983:1983) (1983:1983:1983))
        (PORT d[6] (1926:1926:1926) (1926:1926:1926))
        (PORT d[7] (1893:1893:1893) (1893:1893:1893))
        (PORT d[8] (1974:1974:1974) (1974:1974:1974))
        (PORT d[9] (3225:3225:3225) (3225:3225:3225))
        (PORT d[10] (2869:2869:2869) (2869:2869:2869))
        (PORT d[11] (2219:2219:2219) (2219:2219:2219))
        (PORT clk (3890:3890:3890) (3890:3890:3890))
        (PORT ena (1458:1458:1458) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1110:1110:1110))
        (PORT clk (3890:3890:3890) (3890:3890:3890))
        (PORT ena (1458:1458:1458) (1458:1458:1458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3890:3890:3890) (3890:3890:3890))
        (PORT d[0] (1458:1458:1458) (1458:1458:1458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4099:4099:4099) (4099:4099:4099))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4099:4099:4099) (4099:4099:4099))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4099:4099:4099) (4099:4099:4099))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (PORT ena (1476:1476:1476) (1476:1476:1476))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1829:1829:1829) (1829:1829:1829))
        (PORT d[1] (1536:1536:1536) (1536:1536:1536))
        (PORT d[2] (1865:1865:1865) (1865:1865:1865))
        (PORT d[3] (1873:1873:1873) (1873:1873:1873))
        (PORT d[4] (1831:1831:1831) (1831:1831:1831))
        (PORT d[5] (2433:2433:2433) (2433:2433:2433))
        (PORT d[6] (2345:2345:2345) (2345:2345:2345))
        (PORT d[7] (962:962:962) (962:962:962))
        (PORT d[8] (1565:1565:1565) (1565:1565:1565))
        (PORT d[9] (1593:1593:1593) (1593:1593:1593))
        (PORT d[10] (985:985:985) (985:985:985))
        (PORT d[11] (1027:1027:1027) (1027:1027:1027))
        (PORT clk (1764:1764:1764) (1764:1764:1764))
        (PORT ena (1477:1477:1477) (1477:1477:1477))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1764:1764:1764) (1764:1764:1764))
        (PORT ena (1477:1477:1477) (1477:1477:1477))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1764:1764:1764) (1764:1764:1764))
        (PORT d[0] (1477:1477:1477) (1477:1477:1477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1973:1973:1973) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1973:1973:1973) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1973:1973:1973) (1973:1973:1973))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2295:2295:2295) (2295:2295:2295))
        (PORT clk (3992:3992:3992) (3992:3992:3992))
        (PORT ena (1720:1720:1720) (1720:1720:1720))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (2046:2046:2046))
        (PORT d[1] (1889:1889:1889) (1889:1889:1889))
        (PORT d[2] (1507:1507:1507) (1507:1507:1507))
        (PORT d[3] (1877:1877:1877) (1877:1877:1877))
        (PORT d[4] (2584:2584:2584) (2584:2584:2584))
        (PORT d[5] (1299:1299:1299) (1299:1299:1299))
        (PORT d[6] (1570:1570:1570) (1570:1570:1570))
        (PORT d[7] (1714:1714:1714) (1714:1714:1714))
        (PORT d[8] (1314:1314:1314) (1314:1314:1314))
        (PORT d[9] (2303:2303:2303) (2303:2303:2303))
        (PORT d[10] (2379:2379:2379) (2379:2379:2379))
        (PORT d[11] (1334:1334:1334) (1334:1334:1334))
        (PORT clk (4008:4008:4008) (4008:4008:4008))
        (PORT ena (1736:1736:1736) (1736:1736:1736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1388:1388:1388) (1388:1388:1388))
        (PORT clk (4008:4008:4008) (4008:4008:4008))
        (PORT ena (1736:1736:1736) (1736:1736:1736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4008:4008:4008) (4008:4008:4008))
        (PORT d[0] (1736:1736:1736) (1736:1736:1736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4217:4217:4217) (4217:4217:4217))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4217:4217:4217) (4217:4217:4217))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4217:4217:4217) (4217:4217:4217))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1785:1785:1785) (1785:1785:1785))
        (PORT ena (2835:2835:2835) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3494:3494:3494) (3494:3494:3494))
        (PORT d[1] (3752:3752:3752) (3752:3752:3752))
        (PORT d[2] (3488:3488:3488) (3488:3488:3488))
        (PORT d[3] (3151:3151:3151) (3151:3151:3151))
        (PORT d[4] (3435:3435:3435) (3435:3435:3435))
        (PORT d[5] (3017:3017:3017) (3017:3017:3017))
        (PORT d[6] (4238:4238:4238) (4238:4238:4238))
        (PORT d[7] (3060:3060:3060) (3060:3060:3060))
        (PORT d[8] (3485:3485:3485) (3485:3485:3485))
        (PORT d[9] (3021:3021:3021) (3021:3021:3021))
        (PORT d[10] (3148:3148:3148) (3148:3148:3148))
        (PORT d[11] (2801:2801:2801) (2801:2801:2801))
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT ena (2836:2836:2836) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT ena (2836:2836:2836) (2836:2836:2836))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT d[0] (2836:2836:2836) (2836:2836:2836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1995:1995:1995) (1995:1995:1995))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2860:2860:2860))
        (PORT clk (4155:4155:4155) (4155:4155:4155))
        (PORT ena (2814:2814:2814) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3608:3608:3608) (3608:3608:3608))
        (PORT d[1] (3462:3462:3462) (3462:3462:3462))
        (PORT d[2] (3647:3647:3647) (3647:3647:3647))
        (PORT d[3] (3542:3542:3542) (3542:3542:3542))
        (PORT d[4] (3432:3432:3432) (3432:3432:3432))
        (PORT d[5] (2996:2996:2996) (2996:2996:2996))
        (PORT d[6] (2493:2493:2493) (2493:2493:2493))
        (PORT d[7] (3493:3493:3493) (3493:3493:3493))
        (PORT d[8] (2534:2534:2534) (2534:2534:2534))
        (PORT d[9] (3757:3757:3757) (3757:3757:3757))
        (PORT d[10] (4471:4471:4471) (4471:4471:4471))
        (PORT d[11] (3747:3747:3747) (3747:3747:3747))
        (PORT clk (4171:4171:4171) (4171:4171:4171))
        (PORT ena (2830:2830:2830) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2482:2482:2482))
        (PORT clk (4171:4171:4171) (4171:4171:4171))
        (PORT ena (2830:2830:2830) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4171:4171:4171) (4171:4171:4171))
        (PORT d[0] (2830:2830:2830) (2830:2830:2830))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4380:4380:4380) (4380:4380:4380))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4380:4380:4380) (4380:4380:4380))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4380:4380:4380) (4380:4380:4380))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1790:1790:1790) (1790:1790:1790))
        (PORT ena (2967:2967:2967) (2967:2967:2967))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3921:3921:3921))
        (PORT d[1] (3736:3736:3736) (3736:3736:3736))
        (PORT d[2] (4383:4383:4383) (4383:4383:4383))
        (PORT d[3] (3871:3871:3871) (3871:3871:3871))
        (PORT d[4] (3878:3878:3878) (3878:3878:3878))
        (PORT d[5] (2866:2866:2866) (2866:2866:2866))
        (PORT d[6] (4058:4058:4058) (4058:4058:4058))
        (PORT d[7] (3363:3363:3363) (3363:3363:3363))
        (PORT d[8] (3085:3085:3085) (3085:3085:3085))
        (PORT d[9] (3161:3161:3161) (3161:3161:3161))
        (PORT d[10] (2853:2853:2853) (2853:2853:2853))
        (PORT d[11] (2870:2870:2870) (2870:2870:2870))
        (PORT clk (1791:1791:1791) (1791:1791:1791))
        (PORT ena (2968:2968:2968) (2968:2968:2968))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1791:1791:1791) (1791:1791:1791))
        (PORT ena (2968:2968:2968) (2968:2968:2968))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1791:1791:1791) (1791:1791:1791))
        (PORT d[0] (2968:2968:2968) (2968:2968:2968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2000:2000:2000) (2000:2000:2000))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2681:2681:2681))
        (PORT clk (4115:4115:4115) (4115:4115:4115))
        (PORT ena (1423:1423:1423) (1423:1423:1423))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3249:3249:3249) (3249:3249:3249))
        (PORT d[1] (3551:3551:3551) (3551:3551:3551))
        (PORT d[2] (3467:3467:3467) (3467:3467:3467))
        (PORT d[3] (3687:3687:3687) (3687:3687:3687))
        (PORT d[4] (3610:3610:3610) (3610:3610:3610))
        (PORT d[5] (3362:3362:3362) (3362:3362:3362))
        (PORT d[6] (3615:3615:3615) (3615:3615:3615))
        (PORT d[7] (3833:3833:3833) (3833:3833:3833))
        (PORT d[8] (3120:3120:3120) (3120:3120:3120))
        (PORT d[9] (3923:3923:3923) (3923:3923:3923))
        (PORT d[10] (3321:3321:3321) (3321:3321:3321))
        (PORT d[11] (4278:4278:4278) (4278:4278:4278))
        (PORT clk (4131:4131:4131) (4131:4131:4131))
        (PORT ena (1439:1439:1439) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1091:1091:1091) (1091:1091:1091))
        (PORT clk (4131:4131:4131) (4131:4131:4131))
        (PORT ena (1439:1439:1439) (1439:1439:1439))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4131:4131:4131) (4131:4131:4131))
        (PORT d[0] (1439:1439:1439) (1439:1439:1439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4340:4340:4340) (4340:4340:4340))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4340:4340:4340) (4340:4340:4340))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4340:4340:4340) (4340:4340:4340))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT ena (1477:1477:1477) (1477:1477:1477))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1888:1888:1888) (1888:1888:1888))
        (PORT d[1] (4043:4043:4043) (4043:4043:4043))
        (PORT d[2] (2504:2504:2504) (2504:2504:2504))
        (PORT d[3] (1829:1829:1829) (1829:1829:1829))
        (PORT d[4] (1818:1818:1818) (1818:1818:1818))
        (PORT d[5] (1806:1806:1806) (1806:1806:1806))
        (PORT d[6] (1792:1792:1792) (1792:1792:1792))
        (PORT d[7] (1584:1584:1584) (1584:1584:1584))
        (PORT d[8] (1680:1680:1680) (1680:1680:1680))
        (PORT d[9] (1652:1652:1652) (1652:1652:1652))
        (PORT d[10] (1629:1629:1629) (1629:1629:1629))
        (PORT d[11] (1628:1628:1628) (1628:1628:1628))
        (PORT clk (1799:1799:1799) (1799:1799:1799))
        (PORT ena (1478:1478:1478) (1478:1478:1478))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1799:1799:1799) (1799:1799:1799))
        (PORT ena (1478:1478:1478) (1478:1478:1478))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1799:1799:1799) (1799:1799:1799))
        (PORT d[0] (1478:1478:1478) (1478:1478:1478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2008:2008:2008) (2008:2008:2008))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2600:2600:2600) (2600:2600:2600))
        (PORT clk (4074:4074:4074) (4074:4074:4074))
        (PORT ena (1712:1712:1712) (1712:1712:1712))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1919:1919:1919) (1919:1919:1919))
        (PORT d[1] (2139:2139:2139) (2139:2139:2139))
        (PORT d[2] (2509:2509:2509) (2509:2509:2509))
        (PORT d[3] (2179:2179:2179) (2179:2179:2179))
        (PORT d[4] (2562:2562:2562) (2562:2562:2562))
        (PORT d[5] (1617:1617:1617) (1617:1617:1617))
        (PORT d[6] (2863:2863:2863) (2863:2863:2863))
        (PORT d[7] (1959:1959:1959) (1959:1959:1959))
        (PORT d[8] (1673:1673:1673) (1673:1673:1673))
        (PORT d[9] (2909:2909:2909) (2909:2909:2909))
        (PORT d[10] (3035:3035:3035) (3035:3035:3035))
        (PORT d[11] (1332:1332:1332) (1332:1332:1332))
        (PORT clk (4090:4090:4090) (4090:4090:4090))
        (PORT ena (1728:1728:1728) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1380:1380:1380) (1380:1380:1380))
        (PORT clk (4090:4090:4090) (4090:4090:4090))
        (PORT ena (1728:1728:1728) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4090:4090:4090) (4090:4090:4090))
        (PORT d[0] (1728:1728:1728) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4299:4299:4299) (4299:4299:4299))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4299:4299:4299) (4299:4299:4299))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4299:4299:4299) (4299:4299:4299))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT ena (2488:2488:2488) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4271:4271:4271) (4271:4271:4271))
        (PORT d[1] (3658:3658:3658) (3658:3658:3658))
        (PORT d[2] (4245:4245:4245) (4245:4245:4245))
        (PORT d[3] (3256:3256:3256) (3256:3256:3256))
        (PORT d[4] (2696:2696:2696) (2696:2696:2696))
        (PORT d[5] (2755:2755:2755) (2755:2755:2755))
        (PORT d[6] (4206:4206:4206) (4206:4206:4206))
        (PORT d[7] (2415:2415:2415) (2415:2415:2415))
        (PORT d[8] (2688:2688:2688) (2688:2688:2688))
        (PORT d[9] (2472:2472:2472) (2472:2472:2472))
        (PORT d[10] (2517:2517:2517) (2517:2517:2517))
        (PORT d[11] (2607:2607:2607) (2607:2607:2607))
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (PORT ena (2489:2489:2489) (2489:2489:2489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1825:1825:1825))
        (PORT d[0] (2489:2489:2489) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2034:2034:2034) (2034:2034:2034))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2914:2914:2914) (2914:2914:2914))
        (PORT clk (3922:3922:3922) (3922:3922:3922))
        (PORT ena (1176:1176:1176) (1176:1176:1176))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2321:2321:2321) (2321:2321:2321))
        (PORT d[1] (2449:2449:2449) (2449:2449:2449))
        (PORT d[2] (3538:3538:3538) (3538:3538:3538))
        (PORT d[3] (2024:2024:2024) (2024:2024:2024))
        (PORT d[4] (1929:1929:1929) (1929:1929:1929))
        (PORT d[5] (3033:3033:3033) (3033:3033:3033))
        (PORT d[6] (2399:2399:2399) (2399:2399:2399))
        (PORT d[7] (2248:2248:2248) (2248:2248:2248))
        (PORT d[8] (2505:2505:2505) (2505:2505:2505))
        (PORT d[9] (1938:1938:1938) (1938:1938:1938))
        (PORT d[10] (1908:1908:1908) (1908:1908:1908))
        (PORT d[11] (2150:2150:2150) (2150:2150:2150))
        (PORT clk (3938:3938:3938) (3938:3938:3938))
        (PORT ena (1192:1192:1192) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (844:844:844))
        (PORT clk (3938:3938:3938) (3938:3938:3938))
        (PORT ena (1192:1192:1192) (1192:1192:1192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3938:3938:3938) (3938:3938:3938))
        (PORT d[0] (1192:1192:1192) (1192:1192:1192))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT ena (1164:1164:1164) (1164:1164:1164))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2973:2973:2973))
        (PORT d[1] (3524:3524:3524) (3524:3524:3524))
        (PORT d[2] (2999:2999:2999) (2999:2999:2999))
        (PORT d[3] (2441:2441:2441) (2441:2441:2441))
        (PORT d[4] (3043:3043:3043) (3043:3043:3043))
        (PORT d[5] (2813:2813:2813) (2813:2813:2813))
        (PORT d[6] (2403:2403:2403) (2403:2403:2403))
        (PORT d[7] (2276:2276:2276) (2276:2276:2276))
        (PORT d[8] (2914:2914:2914) (2914:2914:2914))
        (PORT d[9] (2531:2531:2531) (2531:2531:2531))
        (PORT d[10] (2234:2234:2234) (2234:2234:2234))
        (PORT d[11] (2415:2415:2415) (2415:2415:2415))
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (PORT ena (1165:1165:1165) (1165:1165:1165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (PORT ena (1165:1165:1165) (1165:1165:1165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (PORT d[0] (1165:1165:1165) (1165:1165:1165))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2025:2025:2025) (2025:2025:2025))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2381:2381:2381))
        (PORT clk (3955:3955:3955) (3955:3955:3955))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2049:2049:2049) (2049:2049:2049))
        (PORT d[1] (2456:2456:2456) (2456:2456:2456))
        (PORT d[2] (2024:2024:2024) (2024:2024:2024))
        (PORT d[3] (1985:1985:1985) (1985:1985:1985))
        (PORT d[4] (1944:1944:1944) (1944:1944:1944))
        (PORT d[5] (2522:2522:2522) (2522:2522:2522))
        (PORT d[6] (2959:2959:2959) (2959:2959:2959))
        (PORT d[7] (2246:2246:2246) (2246:2246:2246))
        (PORT d[8] (2237:2237:2237) (2237:2237:2237))
        (PORT d[9] (2219:2219:2219) (2219:2219:2219))
        (PORT d[10] (2273:2273:2273) (2273:2273:2273))
        (PORT d[11] (2517:2517:2517) (2517:2517:2517))
        (PORT clk (3971:3971:3971) (3971:3971:3971))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (3971:3971:3971) (3971:3971:3971))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3971:3971:3971) (3971:3971:3971))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4180:4180:4180) (4180:4180:4180))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4180:4180:4180) (4180:4180:4180))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4180:4180:4180) (4180:4180:4180))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1788:1788:1788) (1788:1788:1788))
        (PORT ena (2408:2408:2408) (2408:2408:2408))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4121:4121:4121))
        (PORT d[1] (4603:4603:4603) (4603:4603:4603))
        (PORT d[2] (4954:4954:4954) (4954:4954:4954))
        (PORT d[3] (3303:3303:3303) (3303:3303:3303))
        (PORT d[4] (3608:3608:3608) (3608:3608:3608))
        (PORT d[5] (3426:3426:3426) (3426:3426:3426))
        (PORT d[6] (3626:3626:3626) (3626:3626:3626))
        (PORT d[7] (3393:3393:3393) (3393:3393:3393))
        (PORT d[8] (2873:2873:2873) (2873:2873:2873))
        (PORT d[9] (3410:3410:3410) (3410:3410:3410))
        (PORT d[10] (2269:2269:2269) (2269:2269:2269))
        (PORT d[11] (2969:2969:2969) (2969:2969:2969))
        (PORT clk (1789:1789:1789) (1789:1789:1789))
        (PORT ena (2409:2409:2409) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1789:1789:1789) (1789:1789:1789))
        (PORT ena (2409:2409:2409) (2409:2409:2409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1789:1789:1789) (1789:1789:1789))
        (PORT d[0] (2409:2409:2409) (2409:2409:2409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1998:1998:1998) (1998:1998:1998))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1348:1348:1348))
        (PORT clk (4079:4079:4079) (4079:4079:4079))
        (PORT ena (2209:2209:2209) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3087:3087:3087))
        (PORT d[1] (3234:3234:3234) (3234:3234:3234))
        (PORT d[2] (4108:4108:4108) (4108:4108:4108))
        (PORT d[3] (3124:3124:3124) (3124:3124:3124))
        (PORT d[4] (3744:3744:3744) (3744:3744:3744))
        (PORT d[5] (2876:2876:2876) (2876:2876:2876))
        (PORT d[6] (2567:2567:2567) (2567:2567:2567))
        (PORT d[7] (3161:3161:3161) (3161:3161:3161))
        (PORT d[8] (3589:3589:3589) (3589:3589:3589))
        (PORT d[9] (2870:2870:2870) (2870:2870:2870))
        (PORT d[10] (2722:2722:2722) (2722:2722:2722))
        (PORT d[11] (3114:3114:3114) (3114:3114:3114))
        (PORT clk (4095:4095:4095) (4095:4095:4095))
        (PORT ena (2225:2225:2225) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1877:1877:1877) (1877:1877:1877))
        (PORT clk (4095:4095:4095) (4095:4095:4095))
        (PORT ena (2225:2225:2225) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4095:4095:4095) (4095:4095:4095))
        (PORT d[0] (2225:2225:2225) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4304:4304:4304) (4304:4304:4304))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4304:4304:4304) (4304:4304:4304))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4304:4304:4304) (4304:4304:4304))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1732:1732:1732) (1732:1732:1732))
        (PORT ena (1410:1410:1410) (1410:1410:1410))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3180:3180:3180))
        (PORT d[1] (3767:3767:3767) (3767:3767:3767))
        (PORT d[2] (3139:3139:3139) (3139:3139:3139))
        (PORT d[3] (2828:2828:2828) (2828:2828:2828))
        (PORT d[4] (3103:3103:3103) (3103:3103:3103))
        (PORT d[5] (2409:2409:2409) (2409:2409:2409))
        (PORT d[6] (3653:3653:3653) (3653:3653:3653))
        (PORT d[7] (2762:2762:2762) (2762:2762:2762))
        (PORT d[8] (3379:3379:3379) (3379:3379:3379))
        (PORT d[9] (2673:2673:2673) (2673:2673:2673))
        (PORT d[10] (2753:2753:2753) (2753:2753:2753))
        (PORT d[11] (3123:3123:3123) (3123:3123:3123))
        (PORT clk (1733:1733:1733) (1733:1733:1733))
        (PORT ena (1411:1411:1411) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1733:1733:1733) (1733:1733:1733))
        (PORT ena (1411:1411:1411) (1411:1411:1411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1733:1733:1733) (1733:1733:1733))
        (PORT d[0] (1411:1411:1411) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1942:1942:1942))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3154:3154:3154) (3154:3154:3154))
        (PORT clk (4078:4078:4078) (4078:4078:4078))
        (PORT ena (2495:2495:2495) (2495:2495:2495))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3596:3596:3596) (3596:3596:3596))
        (PORT d[1] (3149:3149:3149) (3149:3149:3149))
        (PORT d[2] (3625:3625:3625) (3625:3625:3625))
        (PORT d[3] (3234:3234:3234) (3234:3234:3234))
        (PORT d[4] (3731:3731:3731) (3731:3731:3731))
        (PORT d[5] (2664:2664:2664) (2664:2664:2664))
        (PORT d[6] (2177:2177:2177) (2177:2177:2177))
        (PORT d[7] (3188:3188:3188) (3188:3188:3188))
        (PORT d[8] (2230:2230:2230) (2230:2230:2230))
        (PORT d[9] (3735:3735:3735) (3735:3735:3735))
        (PORT d[10] (4785:4785:4785) (4785:4785:4785))
        (PORT d[11] (2661:2661:2661) (2661:2661:2661))
        (PORT clk (4094:4094:4094) (4094:4094:4094))
        (PORT ena (2511:2511:2511) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2163:2163:2163))
        (PORT clk (4094:4094:4094) (4094:4094:4094))
        (PORT ena (2511:2511:2511) (2511:2511:2511))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4094:4094:4094) (4094:4094:4094))
        (PORT d[0] (2511:2511:2511) (2511:2511:2511))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4303:4303:4303) (4303:4303:4303))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4303:4303:4303) (4303:4303:4303))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4303:4303:4303) (4303:4303:4303))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1814:1814:1814) (1814:1814:1814))
        (PORT ena (1148:1148:1148) (1148:1148:1148))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3980:3980:3980) (3980:3980:3980))
        (PORT d[1] (3321:3321:3321) (3321:3321:3321))
        (PORT d[2] (4232:4232:4232) (4232:4232:4232))
        (PORT d[3] (3712:3712:3712) (3712:3712:3712))
        (PORT d[4] (3017:3017:3017) (3017:3017:3017))
        (PORT d[5] (2451:2451:2451) (2451:2451:2451))
        (PORT d[6] (2983:2983:2983) (2983:2983:2983))
        (PORT d[7] (2712:2712:2712) (2712:2712:2712))
        (PORT d[8] (2899:2899:2899) (2899:2899:2899))
        (PORT d[9] (3310:3310:3310) (3310:3310:3310))
        (PORT d[10] (2810:2810:2810) (2810:2810:2810))
        (PORT d[11] (2674:2674:2674) (2674:2674:2674))
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT ena (1149:1149:1149) (1149:1149:1149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT ena (1149:1149:1149) (1149:1149:1149))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1815:1815:1815))
        (PORT d[0] (1149:1149:1149) (1149:1149:1149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2024:2024:2024) (2024:2024:2024))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3083:3083:3083))
        (PORT clk (3973:3973:3973) (3973:3973:3973))
        (PORT ena (2573:2573:2573) (2573:2573:2573))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2357:2357:2357) (2357:2357:2357))
        (PORT d[1] (2190:2190:2190) (2190:2190:2190))
        (PORT d[2] (3257:3257:3257) (3257:3257:3257))
        (PORT d[3] (2347:2347:2347) (2347:2347:2347))
        (PORT d[4] (2265:2265:2265) (2265:2265:2265))
        (PORT d[5] (3067:3067:3067) (3067:3067:3067))
        (PORT d[6] (2408:2408:2408) (2408:2408:2408))
        (PORT d[7] (2547:2547:2547) (2547:2547:2547))
        (PORT d[8] (2305:2305:2305) (2305:2305:2305))
        (PORT d[9] (3370:3370:3370) (3370:3370:3370))
        (PORT d[10] (2243:2243:2243) (2243:2243:2243))
        (PORT d[11] (2236:2236:2236) (2236:2236:2236))
        (PORT clk (3989:3989:3989) (3989:3989:3989))
        (PORT ena (2589:2589:2589) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2241:2241:2241))
        (PORT clk (3989:3989:3989) (3989:3989:3989))
        (PORT ena (2589:2589:2589) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3989:3989:3989) (3989:3989:3989))
        (PORT d[0] (2589:2589:2589) (2589:2589:2589))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4198:4198:4198) (4198:4198:4198))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4198:4198:4198) (4198:4198:4198))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4198:4198:4198) (4198:4198:4198))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1759:1759:1759) (1759:1759:1759))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2513:2513:2513))
        (PORT d[1] (2410:2410:2410) (2410:2410:2410))
        (PORT d[2] (2147:2147:2147) (2147:2147:2147))
        (PORT d[3] (1854:1854:1854) (1854:1854:1854))
        (PORT d[4] (2107:2107:2107) (2107:2107:2107))
        (PORT d[5] (1798:1798:1798) (1798:1798:1798))
        (PORT d[6] (2235:2235:2235) (2235:2235:2235))
        (PORT d[7] (1905:1905:1905) (1905:1905:1905))
        (PORT d[8] (1575:1575:1575) (1575:1575:1575))
        (PORT d[9] (1636:1636:1636) (1636:1636:1636))
        (PORT d[10] (1895:1895:1895) (1895:1895:1895))
        (PORT d[11] (1644:1644:1644) (1644:1644:1644))
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (PORT ena (1154:1154:1154) (1154:1154:1154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (PORT ena (1154:1154:1154) (1154:1154:1154))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1760:1760:1760) (1760:1760:1760))
        (PORT d[0] (1154:1154:1154) (1154:1154:1154))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1969:1969:1969) (1969:1969:1969))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2084:2084:2084))
        (PORT clk (4007:4007:4007) (4007:4007:4007))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2689:2689:2689))
        (PORT d[1] (2151:2151:2151) (2151:2151:2151))
        (PORT d[2] (1880:1880:1880) (1880:1880:1880))
        (PORT d[3] (2565:2565:2565) (2565:2565:2565))
        (PORT d[4] (2240:2240:2240) (2240:2240:2240))
        (PORT d[5] (1639:1639:1639) (1639:1639:1639))
        (PORT d[6] (1618:1618:1618) (1618:1618:1618))
        (PORT d[7] (2083:2083:2083) (2083:2083:2083))
        (PORT d[8] (1639:1639:1639) (1639:1639:1639))
        (PORT d[9] (2209:2209:2209) (2209:2209:2209))
        (PORT d[10] (2863:2863:2863) (2863:2863:2863))
        (PORT d[11] (1902:1902:1902) (1902:1902:1902))
        (PORT clk (4023:4023:4023) (4023:4023:4023))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1110:1110:1110) (1110:1110:1110))
        (PORT clk (4023:4023:4023) (4023:4023:4023))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4023:4023:4023) (4023:4023:4023))
        (PORT d[0] (1449:1449:1449) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4232:4232:4232) (4232:4232:4232))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4232:4232:4232) (4232:4232:4232))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4232:4232:4232) (4232:4232:4232))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1782:1782:1782) (1782:1782:1782))
        (PORT ena (1470:1470:1470) (1470:1470:1470))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4197:4197:4197) (4197:4197:4197))
        (PORT d[1] (3763:3763:3763) (3763:3763:3763))
        (PORT d[2] (3931:3931:3931) (3931:3931:3931))
        (PORT d[3] (3453:3453:3453) (3453:3453:3453))
        (PORT d[4] (3672:3672:3672) (3672:3672:3672))
        (PORT d[5] (2794:2794:2794) (2794:2794:2794))
        (PORT d[6] (3875:3875:3875) (3875:3875:3875))
        (PORT d[7] (3183:3183:3183) (3183:3183:3183))
        (PORT d[8] (3672:3672:3672) (3672:3672:3672))
        (PORT d[9] (3399:3399:3399) (3399:3399:3399))
        (PORT d[10] (3357:3357:3357) (3357:3357:3357))
        (PORT d[11] (2918:2918:2918) (2918:2918:2918))
        (PORT clk (1783:1783:1783) (1783:1783:1783))
        (PORT ena (1471:1471:1471) (1471:1471:1471))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1783:1783:1783) (1783:1783:1783))
        (PORT ena (1471:1471:1471) (1471:1471:1471))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1783:1783:1783) (1783:1783:1783))
        (PORT d[0] (1471:1471:1471) (1471:1471:1471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1992:1992:1992) (1992:1992:1992))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2820:2820:2820) (2820:2820:2820))
        (PORT clk (3963:3963:3963) (3963:3963:3963))
        (PORT ena (2569:2569:2569) (2569:2569:2569))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3369:3369:3369) (3369:3369:3369))
        (PORT d[1] (3354:3354:3354) (3354:3354:3354))
        (PORT d[2] (3343:3343:3343) (3343:3343:3343))
        (PORT d[3] (3023:3023:3023) (3023:3023:3023))
        (PORT d[4] (2891:2891:2891) (2891:2891:2891))
        (PORT d[5] (3619:3619:3619) (3619:3619:3619))
        (PORT d[6] (2459:2459:2459) (2459:2459:2459))
        (PORT d[7] (3227:3227:3227) (3227:3227:3227))
        (PORT d[8] (3241:3241:3241) (3241:3241:3241))
        (PORT d[9] (3351:3351:3351) (3351:3351:3351))
        (PORT d[10] (4533:4533:4533) (4533:4533:4533))
        (PORT d[11] (3146:3146:3146) (3146:3146:3146))
        (PORT clk (3979:3979:3979) (3979:3979:3979))
        (PORT ena (2585:2585:2585) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2237:2237:2237))
        (PORT clk (3979:3979:3979) (3979:3979:3979))
        (PORT ena (2585:2585:2585) (2585:2585:2585))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3979:3979:3979) (3979:3979:3979))
        (PORT d[0] (2585:2585:2585) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4188:4188:4188))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4188:4188:4188))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4188:4188:4188))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1800:1800:1800) (1800:1800:1800))
        (PORT ena (1796:1796:1796) (1796:1796:1796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2495:2495:2495))
        (PORT d[1] (3648:3648:3648) (3648:3648:3648))
        (PORT d[2] (2186:2186:2186) (2186:2186:2186))
        (PORT d[3] (2462:2462:2462) (2462:2462:2462))
        (PORT d[4] (2432:2432:2432) (2432:2432:2432))
        (PORT d[5] (3021:3021:3021) (3021:3021:3021))
        (PORT d[6] (3005:3005:3005) (3005:3005:3005))
        (PORT d[7] (1932:1932:1932) (1932:1932:1932))
        (PORT d[8] (2496:2496:2496) (2496:2496:2496))
        (PORT d[9] (1989:1989:1989) (1989:1989:1989))
        (PORT d[10] (2049:2049:2049) (2049:2049:2049))
        (PORT d[11] (2006:2006:2006) (2006:2006:2006))
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT ena (1797:1797:1797) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT ena (1797:1797:1797) (1797:1797:1797))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1801:1801:1801) (1801:1801:1801))
        (PORT d[0] (1797:1797:1797) (1797:1797:1797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2010:2010:2010) (2010:2010:2010))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2629:2629:2629))
        (PORT clk (3945:3945:3945) (3945:3945:3945))
        (PORT ena (2028:2028:2028) (2028:2028:2028))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2303:2303:2303))
        (PORT d[1] (2171:2171:2171) (2171:2171:2171))
        (PORT d[2] (2481:2481:2481) (2481:2481:2481))
        (PORT d[3] (2259:2259:2259) (2259:2259:2259))
        (PORT d[4] (2475:2475:2475) (2475:2475:2475))
        (PORT d[5] (1988:1988:1988) (1988:1988:1988))
        (PORT d[6] (2540:2540:2540) (2540:2540:2540))
        (PORT d[7] (2483:2483:2483) (2483:2483:2483))
        (PORT d[8] (2115:2115:2115) (2115:2115:2115))
        (PORT d[9] (3264:3264:3264) (3264:3264:3264))
        (PORT d[10] (3827:3827:3827) (3827:3827:3827))
        (PORT d[11] (2001:2001:2001) (2001:2001:2001))
        (PORT clk (3961:3961:3961) (3961:3961:3961))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1696:1696:1696) (1696:1696:1696))
        (PORT clk (3961:3961:3961) (3961:3961:3961))
        (PORT ena (2044:2044:2044) (2044:2044:2044))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3961:3961:3961) (3961:3961:3961))
        (PORT d[0] (2044:2044:2044) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4170:4170:4170) (4170:4170:4170))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4170:4170:4170) (4170:4170:4170))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4170:4170:4170) (4170:4170:4170))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1853:1853:1853) (1853:1853:1853))
        (PORT ena (2505:2505:2505) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (2996:2996:2996))
        (PORT d[1] (3639:3639:3639) (3639:3639:3639))
        (PORT d[2] (3021:3021:3021) (3021:3021:3021))
        (PORT d[3] (3381:3381:3381) (3381:3381:3381))
        (PORT d[4] (3331:3331:3331) (3331:3331:3331))
        (PORT d[5] (3430:3430:3430) (3430:3430:3430))
        (PORT d[6] (3747:3747:3747) (3747:3747:3747))
        (PORT d[7] (2624:2624:2624) (2624:2624:2624))
        (PORT d[8] (2905:2905:2905) (2905:2905:2905))
        (PORT d[9] (2602:2602:2602) (2602:2602:2602))
        (PORT d[10] (2690:2690:2690) (2690:2690:2690))
        (PORT d[11] (2266:2266:2266) (2266:2266:2266))
        (PORT clk (1854:1854:1854) (1854:1854:1854))
        (PORT ena (2506:2506:2506) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1854:1854:1854) (1854:1854:1854))
        (PORT ena (2506:2506:2506) (2506:2506:2506))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1854:1854:1854))
        (PORT d[0] (2506:2506:2506) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2063:2063:2063) (2063:2063:2063))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2713:2713:2713))
        (PORT clk (3946:3946:3946) (3946:3946:3946))
        (PORT ena (1173:1173:1173) (1173:1173:1173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2880:2880:2880))
        (PORT d[1] (3042:3042:3042) (3042:3042:3042))
        (PORT d[2] (2396:2396:2396) (2396:2396:2396))
        (PORT d[3] (2666:2666:2666) (2666:2666:2666))
        (PORT d[4] (2669:2669:2669) (2669:2669:2669))
        (PORT d[5] (3167:3167:3167) (3167:3167:3167))
        (PORT d[6] (3316:3316:3316) (3316:3316:3316))
        (PORT d[7] (2864:2864:2864) (2864:2864:2864))
        (PORT d[8] (2848:2848:2848) (2848:2848:2848))
        (PORT d[9] (2880:2880:2880) (2880:2880:2880))
        (PORT d[10] (2923:2923:2923) (2923:2923:2923))
        (PORT d[11] (3429:3429:3429) (3429:3429:3429))
        (PORT clk (3962:3962:3962) (3962:3962:3962))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (841:841:841))
        (PORT clk (3962:3962:3962) (3962:3962:3962))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3962:3962:3962) (3962:3962:3962))
        (PORT d[0] (1189:1189:1189) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4171:4171:4171) (4171:4171:4171))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4171:4171:4171) (4171:4171:4171))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4171:4171:4171) (4171:4171:4171))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1818:1818:1818) (1818:1818:1818))
        (PORT ena (2575:2575:2575) (2575:2575:2575))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (3886:3886:3886))
        (PORT d[1] (2671:2671:2671) (2671:2671:2671))
        (PORT d[2] (2908:2908:2908) (2908:2908:2908))
        (PORT d[3] (2636:2636:2636) (2636:2636:2636))
        (PORT d[4] (2640:2640:2640) (2640:2640:2640))
        (PORT d[5] (2631:2631:2631) (2631:2631:2631))
        (PORT d[6] (3415:3415:3415) (3415:3415:3415))
        (PORT d[7] (2887:2887:2887) (2887:2887:2887))
        (PORT d[8] (2715:2715:2715) (2715:2715:2715))
        (PORT d[9] (3112:3112:3112) (3112:3112:3112))
        (PORT d[10] (2402:2402:2402) (2402:2402:2402))
        (PORT d[11] (2293:2293:2293) (2293:2293:2293))
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT ena (2576:2576:2576) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT ena (2576:2576:2576) (2576:2576:2576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT d[0] (2576:2576:2576) (2576:2576:2576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3137:3137:3137))
        (PORT clk (4038:4038:4038) (4038:4038:4038))
        (PORT ena (2308:2308:2308) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3860:3860:3860) (3860:3860:3860))
        (PORT d[1] (3334:3334:3334) (3334:3334:3334))
        (PORT d[2] (2616:2616:2616) (2616:2616:2616))
        (PORT d[3] (2826:2826:2826) (2826:2826:2826))
        (PORT d[4] (3638:3638:3638) (3638:3638:3638))
        (PORT d[5] (2943:2943:2943) (2943:2943:2943))
        (PORT d[6] (2921:2921:2921) (2921:2921:2921))
        (PORT d[7] (3278:3278:3278) (3278:3278:3278))
        (PORT d[8] (3181:3181:3181) (3181:3181:3181))
        (PORT d[9] (3528:3528:3528) (3528:3528:3528))
        (PORT d[10] (3203:3203:3203) (3203:3203:3203))
        (PORT d[11] (4027:4027:4027) (4027:4027:4027))
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT ena (2324:2324:2324) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1976:1976:1976) (1976:1976:1976))
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT ena (2324:2324:2324) (2324:2324:2324))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4054:4054:4054) (4054:4054:4054))
        (PORT d[0] (2324:2324:2324) (2324:2324:2324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4263:4263:4263) (4263:4263:4263))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4263:4263:4263) (4263:4263:4263))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4263:4263:4263) (4263:4263:4263))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1848:1848:1848) (1848:1848:1848))
        (PORT ena (2156:2156:2156) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3519:3519:3519) (3519:3519:3519))
        (PORT d[1] (3925:3925:3925) (3925:3925:3925))
        (PORT d[2] (3004:3004:3004) (3004:3004:3004))
        (PORT d[3] (3064:3064:3064) (3064:3064:3064))
        (PORT d[4] (3402:3402:3402) (3402:3402:3402))
        (PORT d[5] (3930:3930:3930) (3930:3930:3930))
        (PORT d[6] (3633:3633:3633) (3633:3633:3633))
        (PORT d[7] (2582:2582:2582) (2582:2582:2582))
        (PORT d[8] (2605:2605:2605) (2605:2605:2605))
        (PORT d[9] (2913:2913:2913) (2913:2913:2913))
        (PORT d[10] (2679:2679:2679) (2679:2679:2679))
        (PORT d[11] (2549:2549:2549) (2549:2549:2549))
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1849:1849:1849) (1849:1849:1849))
        (PORT d[0] (2157:2157:2157) (2157:2157:2157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2058:2058:2058) (2058:2058:2058))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2426:2426:2426))
        (PORT clk (4147:4147:4147) (4147:4147:4147))
        (PORT ena (2374:2374:2374) (2374:2374:2374))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2556:2556:2556) (2556:2556:2556))
        (PORT d[1] (2497:2497:2497) (2497:2497:2497))
        (PORT d[2] (2384:2384:2384) (2384:2384:2384))
        (PORT d[3] (2328:2328:2328) (2328:2328:2328))
        (PORT d[4] (2348:2348:2348) (2348:2348:2348))
        (PORT d[5] (2876:2876:2876) (2876:2876:2876))
        (PORT d[6] (2997:2997:2997) (2997:2997:2997))
        (PORT d[7] (2586:2586:2586) (2586:2586:2586))
        (PORT d[8] (2580:2580:2580) (2580:2580:2580))
        (PORT d[9] (2582:2582:2582) (2582:2582:2582))
        (PORT d[10] (2633:2633:2633) (2633:2633:2633))
        (PORT d[11] (2620:2620:2620) (2620:2620:2620))
        (PORT clk (4163:4163:4163) (4163:4163:4163))
        (PORT ena (2390:2390:2390) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2042:2042:2042) (2042:2042:2042))
        (PORT clk (4163:4163:4163) (4163:4163:4163))
        (PORT ena (2390:2390:2390) (2390:2390:2390))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4163:4163:4163) (4163:4163:4163))
        (PORT d[0] (2390:2390:2390) (2390:2390:2390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4372:4372:4372) (4372:4372:4372))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4372:4372:4372) (4372:4372:4372))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4372:4372:4372) (4372:4372:4372))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1745:1745:1745) (1745:1745:1745))
        (PORT ena (1466:1466:1466) (1466:1466:1466))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1823:1823:1823) (1823:1823:1823))
        (PORT d[1] (2374:2374:2374) (2374:2374:2374))
        (PORT d[2] (1821:1821:1821) (1821:1821:1821))
        (PORT d[3] (1819:1819:1819) (1819:1819:1819))
        (PORT d[4] (1499:1499:1499) (1499:1499:1499))
        (PORT d[5] (1827:1827:1827) (1827:1827:1827))
        (PORT d[6] (2242:2242:2242) (2242:2242:2242))
        (PORT d[7] (1327:1327:1327) (1327:1327:1327))
        (PORT d[8] (1564:1564:1564) (1564:1564:1564))
        (PORT d[9] (1316:1316:1316) (1316:1316:1316))
        (PORT d[10] (1582:1582:1582) (1582:1582:1582))
        (PORT d[11] (1354:1354:1354) (1354:1354:1354))
        (PORT clk (1746:1746:1746) (1746:1746:1746))
        (PORT ena (1467:1467:1467) (1467:1467:1467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1746:1746:1746) (1746:1746:1746))
        (PORT ena (1467:1467:1467) (1467:1467:1467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1746:1746:1746) (1746:1746:1746))
        (PORT d[0] (1467:1467:1467) (1467:1467:1467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1955:1955:1955))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1955:1955:1955))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1955:1955:1955) (1955:1955:1955))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2391:2391:2391))
        (PORT clk (3847:3847:3847) (3847:3847:3847))
        (PORT ena (1959:1959:1959) (1959:1959:1959))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1878:1878:1878) (1878:1878:1878))
        (PORT d[1] (2177:2177:2177) (2177:2177:2177))
        (PORT d[2] (1875:1875:1875) (1875:1875:1875))
        (PORT d[3] (1873:1873:1873) (1873:1873:1873))
        (PORT d[4] (2243:2243:2243) (2243:2243:2243))
        (PORT d[5] (1630:1630:1630) (1630:1630:1630))
        (PORT d[6] (1616:1616:1616) (1616:1616:1616))
        (PORT d[7] (2067:2067:2067) (2067:2067:2067))
        (PORT d[8] (1640:1640:1640) (1640:1640:1640))
        (PORT d[9] (1843:1843:1843) (1843:1843:1843))
        (PORT d[10] (2889:2889:2889) (2889:2889:2889))
        (PORT d[11] (1893:1893:1893) (1893:1893:1893))
        (PORT clk (3863:3863:3863) (3863:3863:3863))
        (PORT ena (1975:1975:1975) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1627:1627:1627) (1627:1627:1627))
        (PORT clk (3863:3863:3863) (3863:3863:3863))
        (PORT ena (1975:1975:1975) (1975:1975:1975))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3863:3863:3863) (3863:3863:3863))
        (PORT d[0] (1975:1975:1975) (1975:1975:1975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4072:4072:4072) (4072:4072:4072))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4072:4072:4072) (4072:4072:4072))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4072:4072:4072) (4072:4072:4072))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1751:1751:1751) (1751:1751:1751))
        (PORT ena (1728:1728:1728) (1728:1728:1728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3550:3550:3550))
        (PORT d[1] (3862:3862:3862) (3862:3862:3862))
        (PORT d[2] (2037:2037:2037) (2037:2037:2037))
        (PORT d[3] (2443:2443:2443) (2443:2443:2443))
        (PORT d[4] (2376:2376:2376) (2376:2376:2376))
        (PORT d[5] (2875:2875:2875) (2875:2875:2875))
        (PORT d[6] (3049:3049:3049) (3049:3049:3049))
        (PORT d[7] (2435:2435:2435) (2435:2435:2435))
        (PORT d[8] (2501:2501:2501) (2501:2501:2501))
        (PORT d[9] (2031:2031:2031) (2031:2031:2031))
        (PORT d[10] (1914:1914:1914) (1914:1914:1914))
        (PORT d[11] (1800:1800:1800) (1800:1800:1800))
        (PORT clk (1752:1752:1752) (1752:1752:1752))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1752:1752:1752) (1752:1752:1752))
        (PORT ena (1729:1729:1729) (1729:1729:1729))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1752:1752:1752) (1752:1752:1752))
        (PORT d[0] (1729:1729:1729) (1729:1729:1729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1961:1961:1961))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2727:2727:2727))
        (PORT clk (3920:3920:3920) (3920:3920:3920))
        (PORT ena (1427:1427:1427) (1427:1427:1427))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2065:2065:2065))
        (PORT d[1] (2377:2377:2377) (2377:2377:2377))
        (PORT d[2] (1398:1398:1398) (1398:1398:1398))
        (PORT d[3] (1316:1316:1316) (1316:1316:1316))
        (PORT d[4] (2587:2587:2587) (2587:2587:2587))
        (PORT d[5] (2182:2182:2182) (2182:2182:2182))
        (PORT d[6] (2116:2116:2116) (2116:2116:2116))
        (PORT d[7] (2243:2243:2243) (2243:2243:2243))
        (PORT d[8] (1621:1621:1621) (1621:1621:1621))
        (PORT d[9] (1897:1897:1897) (1897:1897:1897))
        (PORT d[10] (1926:1926:1926) (1926:1926:1926))
        (PORT d[11] (1953:1953:1953) (1953:1953:1953))
        (PORT clk (3936:3936:3936) (3936:3936:3936))
        (PORT ena (1443:1443:1443) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1095:1095:1095) (1095:1095:1095))
        (PORT clk (3936:3936:3936) (3936:3936:3936))
        (PORT ena (1443:1443:1443) (1443:1443:1443))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3936:3936:3936) (3936:3936:3936))
        (PORT d[0] (1443:1443:1443) (1443:1443:1443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4145:4145:4145) (4145:4145:4145))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4145:4145:4145) (4145:4145:4145))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4145:4145:4145) (4145:4145:4145))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (PORT ena (2385:2385:2385) (2385:2385:2385))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4139:4139:4139))
        (PORT d[1] (4608:4608:4608) (4608:4608:4608))
        (PORT d[2] (5486:5486:5486) (5486:5486:5486))
        (PORT d[3] (2996:2996:2996) (2996:2996:2996))
        (PORT d[4] (3372:3372:3372) (3372:3372:3372))
        (PORT d[5] (3417:3417:3417) (3417:3417:3417))
        (PORT d[6] (3499:3499:3499) (3499:3499:3499))
        (PORT d[7] (3388:3388:3388) (3388:3388:3388))
        (PORT d[8] (2880:2880:2880) (2880:2880:2880))
        (PORT d[9] (3126:3126:3126) (3126:3126:3126))
        (PORT d[10] (2333:2333:2333) (2333:2333:2333))
        (PORT d[11] (2933:2933:2933) (2933:2933:2933))
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT ena (2386:2386:2386) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT ena (2386:2386:2386) (2386:2386:2386))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT d[0] (2386:2386:2386) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1339:1339:1339))
        (PORT clk (3927:3927:3927) (3927:3927:3927))
        (PORT ena (2433:2433:2433) (2433:2433:2433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2890:2890:2890) (2890:2890:2890))
        (PORT d[1] (3249:3249:3249) (3249:3249:3249))
        (PORT d[2] (4293:4293:4293) (4293:4293:4293))
        (PORT d[3] (3104:3104:3104) (3104:3104:3104))
        (PORT d[4] (3732:3732:3732) (3732:3732:3732))
        (PORT d[5] (2837:2837:2837) (2837:2837:2837))
        (PORT d[6] (2586:2586:2586) (2586:2586:2586))
        (PORT d[7] (3442:3442:3442) (3442:3442:3442))
        (PORT d[8] (3597:3597:3597) (3597:3597:3597))
        (PORT d[9] (2897:2897:2897) (2897:2897:2897))
        (PORT d[10] (2777:2777:2777) (2777:2777:2777))
        (PORT d[11] (2851:2851:2851) (2851:2851:2851))
        (PORT clk (3943:3943:3943) (3943:3943:3943))
        (PORT ena (2449:2449:2449) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2101:2101:2101) (2101:2101:2101))
        (PORT clk (3943:3943:3943) (3943:3943:3943))
        (PORT ena (2449:2449:2449) (2449:2449:2449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3943:3943:3943) (3943:3943:3943))
        (PORT d[0] (2449:2449:2449) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4152:4152:4152) (4152:4152:4152))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1855:1855:1855) (1855:1855:1855))
        (PORT ena (2484:2484:2484) (2484:2484:2484))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3217:3217:3217) (3217:3217:3217))
        (PORT d[1] (3817:3817:3817) (3817:3817:3817))
        (PORT d[2] (5919:5919:5919) (5919:5919:5919))
        (PORT d[3] (3085:3085:3085) (3085:3085:3085))
        (PORT d[4] (3347:3347:3347) (3347:3347:3347))
        (PORT d[5] (3915:3915:3915) (3915:3915:3915))
        (PORT d[6] (4010:4010:4010) (4010:4010:4010))
        (PORT d[7] (2336:2336:2336) (2336:2336:2336))
        (PORT d[8] (2918:2918:2918) (2918:2918:2918))
        (PORT d[9] (2613:2613:2613) (2613:2613:2613))
        (PORT d[10] (2967:2967:2967) (2967:2967:2967))
        (PORT d[11] (2467:2467:2467) (2467:2467:2467))
        (PORT clk (1856:1856:1856) (1856:1856:1856))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1856:1856:1856) (1856:1856:1856))
        (PORT ena (2485:2485:2485) (2485:2485:2485))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1856:1856:1856) (1856:1856:1856))
        (PORT d[0] (2485:2485:2485) (2485:2485:2485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2065:2065:2065) (2065:2065:2065))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2723:2723:2723))
        (PORT clk (4060:4060:4060) (4060:4060:4060))
        (PORT ena (2182:2182:2182) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2671:2671:2671))
        (PORT d[1] (3036:3036:3036) (3036:3036:3036))
        (PORT d[2] (2637:2637:2637) (2637:2637:2637))
        (PORT d[3] (2614:2614:2614) (2614:2614:2614))
        (PORT d[4] (2674:2674:2674) (2674:2674:2674))
        (PORT d[5] (3168:3168:3168) (3168:3168:3168))
        (PORT d[6] (3321:3321:3321) (3321:3321:3321))
        (PORT d[7] (2873:2873:2873) (2873:2873:2873))
        (PORT d[8] (3041:3041:3041) (3041:3041:3041))
        (PORT d[9] (2889:2889:2889) (2889:2889:2889))
        (PORT d[10] (2933:2933:2933) (2933:2933:2933))
        (PORT d[11] (3197:3197:3197) (3197:3197:3197))
        (PORT clk (4076:4076:4076) (4076:4076:4076))
        (PORT ena (2198:2198:2198) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1850:1850:1850))
        (PORT clk (4076:4076:4076) (4076:4076:4076))
        (PORT ena (2198:2198:2198) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4076:4076:4076) (4076:4076:4076))
        (PORT d[0] (2198:2198:2198) (2198:2198:2198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4285:4285:4285) (4285:4285:4285))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4285:4285:4285) (4285:4285:4285))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4285:4285:4285) (4285:4285:4285))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1762:1762:1762) (1762:1762:1762))
        (PORT ena (2646:2646:2646) (2646:2646:2646))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5127:5127:5127) (5127:5127:5127))
        (PORT d[1] (3554:3554:3554) (3554:3554:3554))
        (PORT d[2] (3176:3176:3176) (3176:3176:3176))
        (PORT d[3] (3889:3889:3889) (3889:3889:3889))
        (PORT d[4] (2826:2826:2826) (2826:2826:2826))
        (PORT d[5] (3479:3479:3479) (3479:3479:3479))
        (PORT d[6] (4014:4014:4014) (4014:4014:4014))
        (PORT d[7] (3982:3982:3982) (3982:3982:3982))
        (PORT d[8] (3450:3450:3450) (3450:3450:3450))
        (PORT d[9] (2875:2875:2875) (2875:2875:2875))
        (PORT d[10] (2781:2781:2781) (2781:2781:2781))
        (PORT d[11] (2293:2293:2293) (2293:2293:2293))
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (PORT ena (2647:2647:2647) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (PORT ena (2647:2647:2647) (2647:2647:2647))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1763:1763:1763) (1763:1763:1763))
        (PORT d[0] (2647:2647:2647) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1972:1972:1972) (1972:1972:1972))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2865:2865:2865) (2865:2865:2865))
        (PORT clk (4031:4031:4031) (4031:4031:4031))
        (PORT ena (2746:2746:2746) (2746:2746:2746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3279:3279:3279))
        (PORT d[1] (2542:2542:2542) (2542:2542:2542))
        (PORT d[2] (2414:2414:2414) (2414:2414:2414))
        (PORT d[3] (2932:2932:2932) (2932:2932:2932))
        (PORT d[4] (4268:4268:4268) (4268:4268:4268))
        (PORT d[5] (2933:2933:2933) (2933:2933:2933))
        (PORT d[6] (3629:3629:3629) (3629:3629:3629))
        (PORT d[7] (3150:3150:3150) (3150:3150:3150))
        (PORT d[8] (3617:3617:3617) (3617:3617:3617))
        (PORT d[9] (3341:3341:3341) (3341:3341:3341))
        (PORT d[10] (3199:3199:3199) (3199:3199:3199))
        (PORT d[11] (3583:3583:3583) (3583:3583:3583))
        (PORT clk (4047:4047:4047) (4047:4047:4047))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2414:2414:2414))
        (PORT clk (4047:4047:4047) (4047:4047:4047))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4047:4047:4047) (4047:4047:4047))
        (PORT d[0] (2762:2762:2762) (2762:2762:2762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4256:4256:4256) (4256:4256:4256))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4256:4256:4256) (4256:4256:4256))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4256:4256:4256) (4256:4256:4256))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT ena (2747:2747:2747) (2747:2747:2747))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (4599:4599:4599))
        (PORT d[1] (4827:4827:4827) (4827:4827:4827))
        (PORT d[2] (5428:5428:5428) (5428:5428:5428))
        (PORT d[3] (3618:3618:3618) (3618:3618:3618))
        (PORT d[4] (4084:4084:4084) (4084:4084:4084))
        (PORT d[5] (4202:4202:4202) (4202:4202:4202))
        (PORT d[6] (3660:3660:3660) (3660:3660:3660))
        (PORT d[7] (2878:2878:2878) (2878:2878:2878))
        (PORT d[8] (3273:3273:3273) (3273:3273:3273))
        (PORT d[9] (2754:2754:2754) (2754:2754:2754))
        (PORT d[10] (2723:2723:2723) (2723:2723:2723))
        (PORT d[11] (2630:2630:2630) (2630:2630:2630))
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (PORT ena (2748:2748:2748) (2748:2748:2748))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (PORT ena (2748:2748:2748) (2748:2748:2748))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1820:1820:1820) (1820:1820:1820))
        (PORT d[0] (2748:2748:2748) (2748:2748:2748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2029:2029:2029) (2029:2029:2029))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1555:1555:1555))
        (PORT clk (4013:4013:4013) (4013:4013:4013))
        (PORT ena (2549:2549:2549) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2961:2961:2961) (2961:2961:2961))
        (PORT d[1] (3166:3166:3166) (3166:3166:3166))
        (PORT d[2] (3441:3441:3441) (3441:3441:3441))
        (PORT d[3] (3492:3492:3492) (3492:3492:3492))
        (PORT d[4] (3017:3017:3017) (3017:3017:3017))
        (PORT d[5] (3374:3374:3374) (3374:3374:3374))
        (PORT d[6] (3232:3232:3232) (3232:3232:3232))
        (PORT d[7] (3521:3521:3521) (3521:3521:3521))
        (PORT d[8] (3404:3404:3404) (3404:3404:3404))
        (PORT d[9] (3331:3331:3331) (3331:3331:3331))
        (PORT d[10] (3160:3160:3160) (3160:3160:3160))
        (PORT d[11] (3674:3674:3674) (3674:3674:3674))
        (PORT clk (4029:4029:4029) (4029:4029:4029))
        (PORT ena (2565:2565:2565) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2217:2217:2217) (2217:2217:2217))
        (PORT clk (4029:4029:4029) (4029:4029:4029))
        (PORT ena (2565:2565:2565) (2565:2565:2565))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4029:4029:4029) (4029:4029:4029))
        (PORT d[0] (2565:2565:2565) (2565:2565:2565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4238:4238:4238) (4238:4238:4238))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4238:4238:4238) (4238:4238:4238))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4238:4238:4238) (4238:4238:4238))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1797:1797:1797) (1797:1797:1797))
        (PORT ena (1402:1402:1402) (1402:1402:1402))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3021:3021:3021) (3021:3021:3021))
        (PORT d[1] (3209:3209:3209) (3209:3209:3209))
        (PORT d[2] (2952:2952:2952) (2952:2952:2952))
        (PORT d[3] (3525:3525:3525) (3525:3525:3525))
        (PORT d[4] (3137:3137:3137) (3137:3137:3137))
        (PORT d[5] (2847:2847:2847) (2847:2847:2847))
        (PORT d[6] (2383:2383:2383) (2383:2383:2383))
        (PORT d[7] (3217:3217:3217) (3217:3217:3217))
        (PORT d[8] (2261:2261:2261) (2261:2261:2261))
        (PORT d[9] (2761:2761:2761) (2761:2761:2761))
        (PORT d[10] (2337:2337:2337) (2337:2337:2337))
        (PORT d[11] (2181:2181:2181) (2181:2181:2181))
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT ena (1403:1403:1403) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT ena (1403:1403:1403) (1403:1403:1403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT d[0] (1403:1403:1403) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2390:2390:2390) (2390:2390:2390))
        (PORT clk (4212:4212:4212) (4212:4212:4212))
        (PORT ena (2534:2534:2534) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3439:3439:3439) (3439:3439:3439))
        (PORT d[1] (3496:3496:3496) (3496:3496:3496))
        (PORT d[2] (2716:2716:2716) (2716:2716:2716))
        (PORT d[3] (2881:2881:2881) (2881:2881:2881))
        (PORT d[4] (3647:3647:3647) (3647:3647:3647))
        (PORT d[5] (2204:2204:2204) (2204:2204:2204))
        (PORT d[6] (2948:2948:2948) (2948:2948:2948))
        (PORT d[7] (3751:3751:3751) (3751:3751:3751))
        (PORT d[8] (3149:3149:3149) (3149:3149:3149))
        (PORT d[9] (3561:3561:3561) (3561:3561:3561))
        (PORT d[10] (3425:3425:3425) (3425:3425:3425))
        (PORT d[11] (3537:3537:3537) (3537:3537:3537))
        (PORT clk (4228:4228:4228) (4228:4228:4228))
        (PORT ena (2550:2550:2550) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2202:2202:2202))
        (PORT clk (4228:4228:4228) (4228:4228:4228))
        (PORT ena (2550:2550:2550) (2550:2550:2550))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4228:4228:4228) (4228:4228:4228))
        (PORT d[0] (2550:2550:2550) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4437:4437:4437) (4437:4437:4437))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4437:4437:4437) (4437:4437:4437))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4437:4437:4437) (4437:4437:4437))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1781:1781:1781) (1781:1781:1781))
        (PORT ena (2341:2341:2341) (2341:2341:2341))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2832:2832:2832))
        (PORT d[1] (3312:3312:3312) (3312:3312:3312))
        (PORT d[2] (2507:2507:2507) (2507:2507:2507))
        (PORT d[3] (2495:2495:2495) (2495:2495:2495))
        (PORT d[4] (2472:2472:2472) (2472:2472:2472))
        (PORT d[5] (2722:2722:2722) (2722:2722:2722))
        (PORT d[6] (3067:3067:3067) (3067:3067:3067))
        (PORT d[7] (2238:2238:2238) (2238:2238:2238))
        (PORT d[8] (2835:2835:2835) (2835:2835:2835))
        (PORT d[9] (2322:2322:2322) (2322:2322:2322))
        (PORT d[10] (2394:2394:2394) (2394:2394:2394))
        (PORT d[11] (2114:2114:2114) (2114:2114:2114))
        (PORT clk (1782:1782:1782) (1782:1782:1782))
        (PORT ena (2342:2342:2342) (2342:2342:2342))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1782:1782:1782) (1782:1782:1782))
        (PORT ena (2342:2342:2342) (2342:2342:2342))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1782:1782:1782) (1782:1782:1782))
        (PORT d[0] (2342:2342:2342) (2342:2342:2342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1991:1991:1991) (1991:1991:1991))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3215:3215:3215))
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT ena (2483:2483:2483) (2483:2483:2483))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (2937:2937:2937))
        (PORT d[1] (2516:2516:2516) (2516:2516:2516))
        (PORT d[2] (2930:2930:2930) (2930:2930:2930))
        (PORT d[3] (2616:2616:2616) (2616:2616:2616))
        (PORT d[4] (2799:2799:2799) (2799:2799:2799))
        (PORT d[5] (2323:2323:2323) (2323:2323:2323))
        (PORT d[6] (2208:2208:2208) (2208:2208:2208))
        (PORT d[7] (2818:2818:2818) (2818:2818:2818))
        (PORT d[8] (2210:2210:2210) (2210:2210:2210))
        (PORT d[9] (3417:3417:3417) (3417:3417:3417))
        (PORT d[10] (3501:3501:3501) (3501:3501:3501))
        (PORT d[11] (2334:2334:2334) (2334:2334:2334))
        (PORT clk (4057:4057:4057) (4057:4057:4057))
        (PORT ena (2499:2499:2499) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2151:2151:2151))
        (PORT clk (4057:4057:4057) (4057:4057:4057))
        (PORT ena (2499:2499:2499) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4057:4057:4057) (4057:4057:4057))
        (PORT d[0] (2499:2499:2499) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4266:4266:4266) (4266:4266:4266))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4266:4266:4266) (4266:4266:4266))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4266:4266:4266) (4266:4266:4266))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1772:1772:1772) (1772:1772:1772))
        (PORT ena (1161:1161:1161) (1161:1161:1161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1504:1504:1504) (1504:1504:1504))
        (PORT d[1] (2235:2235:2235) (2235:2235:2235))
        (PORT d[2] (1857:1857:1857) (1857:1857:1857))
        (PORT d[3] (1880:1880:1880) (1880:1880:1880))
        (PORT d[4] (1486:1486:1486) (1486:1486:1486))
        (PORT d[5] (2433:2433:2433) (2433:2433:2433))
        (PORT d[6] (1487:1487:1487) (1487:1487:1487))
        (PORT d[7] (1531:1531:1531) (1531:1531:1531))
        (PORT d[8] (1323:1323:1323) (1323:1323:1323))
        (PORT d[9] (1278:1278:1278) (1278:1278:1278))
        (PORT d[10] (1617:1617:1617) (1617:1617:1617))
        (PORT d[11] (957:957:957) (957:957:957))
        (PORT clk (1773:1773:1773) (1773:1773:1773))
        (PORT ena (1162:1162:1162) (1162:1162:1162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1773:1773:1773) (1773:1773:1773))
        (PORT ena (1162:1162:1162) (1162:1162:1162))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1773:1773:1773) (1773:1773:1773))
        (PORT d[0] (1162:1162:1162) (1162:1162:1162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1982:1982:1982) (1982:1982:1982))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2664:2664:2664))
        (PORT clk (4071:4071:4071) (4071:4071:4071))
        (PORT ena (1727:1727:1727) (1727:1727:1727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2039:2039:2039))
        (PORT d[1] (1906:1906:1906) (1906:1906:1906))
        (PORT d[2] (1857:1857:1857) (1857:1857:1857))
        (PORT d[3] (1892:1892:1892) (1892:1892:1892))
        (PORT d[4] (1220:1220:1220) (1220:1220:1220))
        (PORT d[5] (1251:1251:1251) (1251:1251:1251))
        (PORT d[6] (1308:1308:1308) (1308:1308:1308))
        (PORT d[7] (1692:1692:1692) (1692:1692:1692))
        (PORT d[8] (2129:2129:2129) (2129:2129:2129))
        (PORT d[9] (2596:2596:2596) (2596:2596:2596))
        (PORT d[10] (2406:2406:2406) (2406:2406:2406))
        (PORT d[11] (1297:1297:1297) (1297:1297:1297))
        (PORT clk (4087:4087:4087) (4087:4087:4087))
        (PORT ena (1743:1743:1743) (1743:1743:1743))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1395:1395:1395) (1395:1395:1395))
        (PORT clk (4087:4087:4087) (4087:4087:4087))
        (PORT ena (1743:1743:1743) (1743:1743:1743))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4087:4087:4087) (4087:4087:4087))
        (PORT d[0] (1743:1743:1743) (1743:1743:1743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4296:4296:4296) (4296:4296:4296))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4296:4296:4296) (4296:4296:4296))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4296:4296:4296) (4296:4296:4296))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (PORT ena (2207:2207:2207) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3515:3515:3515) (3515:3515:3515))
        (PORT d[1] (4270:4270:4270) (4270:4270:4270))
        (PORT d[2] (5229:5229:5229) (5229:5229:5229))
        (PORT d[3] (3650:3650:3650) (3650:3650:3650))
        (PORT d[4] (4158:4158:4158) (4158:4158:4158))
        (PORT d[5] (3868:3868:3868) (3868:3868:3868))
        (PORT d[6] (3613:3613:3613) (3613:3613:3613))
        (PORT d[7] (3049:3049:3049) (3049:3049:3049))
        (PORT d[8] (2844:2844:2844) (2844:2844:2844))
        (PORT d[9] (3164:3164:3164) (3164:3164:3164))
        (PORT d[10] (2338:2338:2338) (2338:2338:2338))
        (PORT d[11] (3162:3162:3162) (3162:3162:3162))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2208:2208:2208) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2208:2208:2208) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT d[0] (2208:2208:2208) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1679:1679:1679))
        (PORT clk (3999:3999:3999) (3999:3999:3999))
        (PORT ena (2296:2296:2296) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2762:2762:2762) (2762:2762:2762))
        (PORT d[1] (2905:2905:2905) (2905:2905:2905))
        (PORT d[2] (3402:3402:3402) (3402:3402:3402))
        (PORT d[3] (3562:3562:3562) (3562:3562:3562))
        (PORT d[4] (3921:3921:3921) (3921:3921:3921))
        (PORT d[5] (2845:2845:2845) (2845:2845:2845))
        (PORT d[6] (2578:2578:2578) (2578:2578:2578))
        (PORT d[7] (3159:3159:3159) (3159:3159:3159))
        (PORT d[8] (3584:3584:3584) (3584:3584:3584))
        (PORT d[9] (2932:2932:2932) (2932:2932:2932))
        (PORT d[10] (2733:2733:2733) (2733:2733:2733))
        (PORT d[11] (3364:3364:3364) (3364:3364:3364))
        (PORT clk (4015:4015:4015) (4015:4015:4015))
        (PORT ena (2312:2312:2312) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1964:1964:1964) (1964:1964:1964))
        (PORT clk (4015:4015:4015) (4015:4015:4015))
        (PORT ena (2312:2312:2312) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4015:4015:4015) (4015:4015:4015))
        (PORT d[0] (2312:2312:2312) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4224:4224:4224) (4224:4224:4224))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4224:4224:4224) (4224:4224:4224))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4224:4224:4224) (4224:4224:4224))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (524:524:524) (524:524:524))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (325:325:325))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (497:497:497))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (688:688:688) (688:688:688))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (470:470:470))
        (PORT datab (450:450:450) (450:450:450))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (718:718:718))
        (PORT datab (452:452:452) (452:452:452))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (329:329:329))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (469:469:469) (469:469:469))
        (PORT datab (449:449:449) (449:449:449))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (726:726:726))
        (PORT datab (451:451:451) (451:451:451))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (504:504:504) (504:504:504))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datab (455:455:455) (455:455:455))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (427:427:427))
        (PORT datad (449:449:449) (449:449:449))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (966:966:966))
        (PORT datab (1929:1929:1929) (1929:1929:1929))
        (PORT datac (2212:2212:2212) (2212:2212:2212))
        (PORT datad (3012:3012:3012) (3012:3012:3012))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1700:1700:1700) (1700:1700:1700))
        (PORT datab (1907:1907:1907) (1907:1907:1907))
        (PORT datac (2193:2193:2193) (2193:2193:2193))
        (PORT datad (2178:2178:2178) (2178:2178:2178))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1585:1585:1585) (1585:1585:1585))
        (PORT datab (246:246:246) (246:246:246))
        (PORT datad (432:432:432) (432:432:432))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2113:2113:2113))
        (PORT datab (1940:1940:1940) (1940:1940:1940))
        (PORT datac (2240:2240:2240) (2240:2240:2240))
        (PORT datad (1588:1588:1588) (1588:1588:1588))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1362:1362:1362))
        (PORT datab (1618:1618:1618) (1618:1618:1618))
        (PORT datac (3400:3400:3400) (3400:3400:3400))
        (PORT datad (1544:1544:1544) (1544:1544:1544))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (261:261:261) (261:261:261))
        (PORT datab (731:731:731) (731:731:731))
        (PORT datac (1620:1620:1620) (1620:1620:1620))
        (PORT datad (735:735:735) (735:735:735))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2248:2248:2248))
        (PORT datab (2243:2243:2243) (2243:2243:2243))
        (PORT datac (2039:2039:2039) (2039:2039:2039))
        (PORT datad (2175:2175:2175) (2175:2175:2175))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (265:265:265))
        (PORT datab (1641:1641:1641) (1641:1641:1641))
        (PORT datac (2039:2039:2039) (2039:2039:2039))
        (PORT datad (720:720:720) (720:720:720))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2477:2477:2477) (2477:2477:2477))
        (PORT datab (1193:1193:1193) (1193:1193:1193))
        (PORT datac (1295:1295:1295) (1295:1295:1295))
        (PORT datad (1212:1212:1212) (1212:1212:1212))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (988:988:988) (988:988:988))
        (PORT datab (1213:1213:1213) (1213:1213:1213))
        (PORT datac (2344:2344:2344) (2344:2344:2344))
        (PORT datad (1187:1187:1187) (1187:1187:1187))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (260:260:260))
        (PORT datab (1345:1345:1345) (1345:1345:1345))
        (PORT datac (1382:1382:1382) (1382:1382:1382))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2150:2150:2150) (2150:2150:2150))
        (PORT datab (1186:1186:1186) (1186:1186:1186))
        (PORT datac (3078:3078:3078) (3078:3078:3078))
        (PORT datad (1204:1204:1204) (1204:1204:1204))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1628:1628:1628) (1628:1628:1628))
        (PORT datab (2491:2491:2491) (2491:2491:2491))
        (PORT datac (1610:1610:1610) (1610:1610:1610))
        (PORT datad (1025:1025:1025) (1025:1025:1025))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (946:946:946))
        (PORT datab (253:253:253) (253:253:253))
        (PORT datac (259:259:259) (259:259:259))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1413:1413:1413))
        (PORT datab (1131:1131:1131) (1131:1131:1131))
        (PORT datac (1481:1481:1481) (1481:1481:1481))
        (PORT datad (1400:1400:1400) (1400:1400:1400))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (2015:2015:2015))
        (PORT datab (3265:3265:3265) (3265:3265:3265))
        (PORT datac (1112:1112:1112) (1112:1112:1112))
        (PORT datad (971:971:971) (971:971:971))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2134:2134:2134) (2134:2134:2134))
        (PORT datab (3062:3062:3062) (3062:3062:3062))
        (PORT datac (1096:1096:1096) (1096:1096:1096))
        (PORT datad (461:461:461) (461:461:461))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1126:1126:1126) (1126:1126:1126))
        (PORT datab (1422:1422:1422) (1422:1422:1422))
        (PORT datac (2013:2013:2013) (2013:2013:2013))
        (PORT datad (2400:2400:2400) (2400:2400:2400))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1268:1268:1268))
        (PORT datab (1189:1189:1189) (1189:1189:1189))
        (PORT datac (2297:2297:2297) (2297:2297:2297))
        (PORT datad (1208:1208:1208) (1208:1208:1208))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (743:743:743))
        (PORT datac (1164:1164:1164) (1164:1164:1164))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1389:1389:1389))
        (PORT datab (1942:1942:1942) (1942:1942:1942))
        (PORT datac (2241:2241:2241) (2241:2241:2241))
        (PORT datad (1250:1250:1250) (1250:1250:1250))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1240:1240:1240))
        (PORT datab (247:247:247) (247:247:247))
        (PORT datac (2243:2243:2243) (2243:2243:2243))
        (PORT datad (2651:2651:2651) (2651:2651:2651))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1416:1416:1416) (1416:1416:1416))
        (PORT datab (1170:1170:1170) (1170:1170:1170))
        (PORT datac (671:671:671) (671:671:671))
        (PORT datad (1130:1130:1130) (1130:1130:1130))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3027:3027:3027) (3027:3027:3027))
        (PORT datab (2112:2112:2112) (2112:2112:2112))
        (PORT datac (1588:1588:1588) (1588:1588:1588))
        (PORT datad (773:773:773) (773:773:773))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (953:953:953) (953:953:953))
        (PORT datac (662:662:662) (662:662:662))
        (PORT datad (1648:1648:1648) (1648:1648:1648))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (245:245:245) (245:245:245))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2385:2385:2385) (2385:2385:2385))
        (PORT datab (1929:1929:1929) (1929:1929:1929))
        (PORT datac (2210:2210:2210) (2210:2210:2210))
        (PORT datad (2309:2309:2309) (2309:2309:2309))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (2037:2037:2037))
        (PORT datab (1186:1186:1186) (1186:1186:1186))
        (PORT datac (1933:1933:1933) (1933:1933:1933))
        (PORT datad (1197:1197:1197) (1197:1197:1197))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1638:1638:1638))
        (PORT datab (1204:1204:1204) (1204:1204:1204))
        (PORT datac (3047:3047:3047) (3047:3047:3047))
        (PORT datad (1180:1180:1180) (1180:1180:1180))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2275:2275:2275))
        (PORT datab (1088:1088:1088) (1088:1088:1088))
        (PORT datac (1096:1096:1096) (1096:1096:1096))
        (PORT datad (2649:2649:2649) (2649:2649:2649))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (270:270:270))
        (PORT datab (1706:1706:1706) (1706:1706:1706))
        (PORT datac (1988:1988:1988) (1988:1988:1988))
        (PORT datad (1085:1085:1085) (1085:1085:1085))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (265:265:265))
        (PORT datab (1330:1330:1330) (1330:1330:1330))
        (PORT datac (2257:2257:2257) (2257:2257:2257))
        (PORT datad (1647:1647:1647) (1647:1647:1647))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CurrentReadBuffer)
    (DELAY
      (ABSOLUTE
        (PORT clk (1741:1741:1741) (1741:1741:1741))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2050:2050:2050) (2050:2050:2050))
        (PORT datab (1653:1653:1653) (1653:1653:1653))
        (PORT datac (962:962:962) (962:962:962))
        (PORT datad (2423:2423:2423) (2423:2423:2423))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (269:269:269))
        (PORT datab (1658:1658:1658) (1658:1658:1658))
        (PORT datac (2415:2415:2415) (2415:2415:2415))
        (PORT datad (1044:1044:1044) (1044:1044:1044))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (2025:2025:2025))
        (PORT datab (1658:1658:1658) (1658:1658:1658))
        (PORT datac (2040:2040:2040) (2040:2040:2040))
        (PORT datad (1897:1897:1897) (1897:1897:1897))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2508:2508:2508) (2508:2508:2508))
        (PORT datab (3000:3000:3000) (3000:3000:3000))
        (PORT datac (2037:2037:2037) (2037:2037:2037))
        (PORT datad (245:245:245) (245:245:245))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1747:1747:1747))
        (PORT datab (1213:1213:1213) (1213:1213:1213))
        (PORT datac (1755:1755:1755) (1755:1755:1755))
        (PORT datad (1188:1188:1188) (1188:1188:1188))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2249:2249:2249))
        (PORT datab (2174:2174:2174) (2174:2174:2174))
        (PORT datac (2040:2040:2040) (2040:2040:2040))
        (PORT datad (2703:2703:2703) (2703:2703:2703))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (2072:2072:2072))
        (PORT datab (251:251:251) (251:251:251))
        (PORT datac (2040:2040:2040) (2040:2040:2040))
        (PORT datad (2429:2429:2429) (2429:2429:2429))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1624:1624:1624))
        (PORT datab (1698:1698:1698) (1698:1698:1698))
        (PORT datac (1609:1609:1609) (1609:1609:1609))
        (PORT datad (2876:2876:2876) (2876:2876:2876))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1619:1619:1619) (1619:1619:1619))
        (PORT datab (244:244:244) (244:244:244))
        (PORT datac (726:726:726) (726:726:726))
        (PORT datad (1859:1859:1859) (1859:1859:1859))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1592:1592:1592) (1592:1592:1592))
        (PORT datac (1611:1611:1611) (1611:1611:1611))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1417:1417:1417) (1417:1417:1417))
        (PORT datab (1134:1134:1134) (1134:1134:1134))
        (PORT datac (1175:1175:1175) (1175:1175:1175))
        (PORT datad (1985:1985:1985) (1985:1985:1985))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1407:1407:1407))
        (PORT datab (1127:1127:1127) (1127:1127:1127))
        (PORT datac (2181:2181:2181) (2181:2181:2181))
        (PORT datad (951:951:951) (951:951:951))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (241:241:241))
        (PORT datac (1351:1351:1351) (1351:1351:1351))
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1937:1937:1937) (1937:1937:1937))
        (PORT datab (1915:1915:1915) (1915:1915:1915))
        (PORT datac (2169:2169:2169) (2169:2169:2169))
        (PORT datad (3346:3346:3346) (3346:3346:3346))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1929:1929:1929) (1929:1929:1929))
        (PORT datab (922:922:922) (922:922:922))
        (PORT datac (1546:1546:1546) (1546:1546:1546))
        (PORT datad (1914:1914:1914) (1914:1914:1914))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1607:1607:1607))
        (PORT datab (1185:1185:1185) (1185:1185:1185))
        (PORT datac (1492:1492:1492) (1492:1492:1492))
        (PORT datad (1196:1196:1196) (1196:1196:1196))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1333:1333:1333))
        (PORT datab (1201:1201:1201) (1201:1201:1201))
        (PORT datac (1272:1272:1272) (1272:1272:1272))
        (PORT datad (1181:1181:1181) (1181:1181:1181))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (267:267:267))
        (PORT datab (1349:1349:1349) (1349:1349:1349))
        (PORT datac (1376:1376:1376) (1376:1376:1376))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (894:894:894) (894:894:894))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (709:709:709) (709:709:709))
        (PORT datad (1155:1155:1155) (1155:1155:1155))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1596:1596:1596) (1596:1596:1596))
        (PORT datab (1875:1875:1875) (1875:1875:1875))
        (PORT datac (1770:1770:1770) (1770:1770:1770))
        (PORT datad (1661:1661:1661) (1661:1661:1661))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (957:957:957))
        (PORT datab (1470:1470:1470) (1470:1470:1470))
        (PORT datac (1964:1964:1964) (1964:1964:1964))
        (PORT datad (1328:1328:1328) (1328:1328:1328))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1599:1599:1599))
        (PORT datab (2507:2507:2507) (2507:2507:2507))
        (PORT datac (1910:1910:1910) (1910:1910:1910))
        (PORT datad (1660:1660:1660) (1660:1660:1660))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1624:1624:1624) (1624:1624:1624))
        (PORT datab (1995:1995:1995) (1995:1995:1995))
        (PORT datac (1609:1609:1609) (1609:1609:1609))
        (PORT datad (1961:1961:1961) (1961:1961:1961))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (668:668:668))
        (PORT datac (1338:1338:1338) (1338:1338:1338))
        (PORT datad (898:898:898) (898:898:898))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (685:685:685))
        (PORT datab (2520:2520:2520) (2520:2520:2520))
        (PORT datac (1587:1587:1587) (1587:1587:1587))
        (PORT datad (774:774:774) (774:774:774))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (928:928:928))
        (PORT datab (2027:2027:2027) (2027:2027:2027))
        (PORT datac (1965:1965:1965) (1965:1965:1965))
        (PORT datad (909:909:909) (909:909:909))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (1621:1621:1621) (1621:1621:1621))
        (PORT datac (1902:1902:1902) (1902:1902:1902))
        (PORT datad (729:729:729) (729:729:729))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1228:1228:1228))
        (PORT datab (1913:1913:1913) (1913:1913:1913))
        (PORT datac (2166:2166:2166) (2166:2166:2166))
        (PORT datad (3284:3284:3284) (3284:3284:3284))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1927:1927:1927))
        (PORT datab (1552:1552:1552) (1552:1552:1552))
        (PORT datac (1036:1036:1036) (1036:1036:1036))
        (PORT datad (1913:1913:1913) (1913:1913:1913))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (267:267:267))
        (PORT datab (402:402:402) (402:402:402))
        (PORT datad (1889:1889:1889) (1889:1889:1889))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2150:2150:2150) (2150:2150:2150))
        (PORT datab (1915:1915:1915) (1915:1915:1915))
        (PORT datac (2165:2165:2165) (2165:2165:2165))
        (PORT datad (2387:2387:2387) (2387:2387:2387))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1449:1449:1449))
        (PORT datab (1914:1914:1914) (1914:1914:1914))
        (PORT datac (2169:2169:2169) (2169:2169:2169))
        (PORT datad (1520:1520:1520) (1520:1520:1520))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1772:1772:1772))
        (PORT datab (1899:1899:1899) (1899:1899:1899))
        (PORT datac (2179:2179:2179) (2179:2179:2179))
        (PORT datad (1912:1912:1912) (1912:1912:1912))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1929:1929:1929) (1929:1929:1929))
        (PORT datab (1990:1990:1990) (1990:1990:1990))
        (PORT datac (1814:1814:1814) (1814:1814:1814))
        (PORT datad (1914:1914:1914) (1914:1914:1914))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (443:443:443))
        (PORT datab (434:434:434) (434:434:434))
        (PORT datac (1627:1627:1627) (1627:1627:1627))
        (PORT datad (1886:1886:1886) (1886:1886:1886))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (269:269:269))
        (PORT datab (249:249:249) (249:249:249))
        (PORT datac (247:247:247) (247:247:247))
        (PORT datad (248:248:248) (248:248:248))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2210:2210:2210) (2210:2210:2210))
        (PORT datab (1434:1434:1434) (1434:1434:1434))
        (PORT datac (1963:1963:1963) (1963:1963:1963))
        (PORT datad (1600:1600:1600) (1600:1600:1600))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2211:2211:2211) (2211:2211:2211))
        (PORT datab (932:932:932) (932:932:932))
        (PORT datac (1965:1965:1965) (1965:1965:1965))
        (PORT datad (2116:2116:2116) (2116:2116:2116))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (241:241:241) (241:241:241))
        (PORT datac (1903:1903:1903) (1903:1903:1903))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1950:1950:1950) (1950:1950:1950))
        (PORT datab (2651:2651:2651) (2651:2651:2651))
        (PORT datac (1156:1156:1156) (1156:1156:1156))
        (PORT datad (1140:1140:1140) (1140:1140:1140))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2406:2406:2406) (2406:2406:2406))
        (PORT datab (2278:2278:2278) (2278:2278:2278))
        (PORT datac (2240:2240:2240) (2240:2240:2240))
        (PORT datad (1936:1936:1936) (1936:1936:1936))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (966:966:966))
        (PORT datab (1310:1310:1310) (1310:1310:1310))
        (PORT datac (1200:1200:1200) (1200:1200:1200))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (245:245:245) (245:245:245))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (972:972:972))
        (PORT datab (2334:2334:2334) (2334:2334:2334))
        (PORT datad (1141:1141:1141) (1141:1141:1141))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1160:1160:1160) (1160:1160:1160))
        (PORT datab (1154:1154:1154) (1154:1154:1154))
        (PORT datac (244:244:244) (244:244:244))
        (PORT datad (1769:1769:1769) (1769:1769:1769))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (260:260:260))
        (PORT datab (246:246:246) (246:246:246))
        (PORT datac (1313:1313:1313) (1313:1313:1313))
        (PORT datad (1046:1046:1046) (1046:1046:1046))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Read\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (741:741:741))
        (PORT datab (328:328:328) (328:328:328))
        (PORT datac (514:514:514) (514:514:514))
        (PORT datad (521:521:521) (521:521:521))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (344:344:344) (344:344:344))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1105:1105:1105) (1105:1105:1105))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (806:806:806) (806:806:806))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2359w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1019:1019:1019))
        (PORT datab (1001:1001:1001) (1001:1001:1001))
        (PORT datac (1022:1022:1022) (1022:1022:1022))
        (PORT datad (1031:1031:1031) (1031:1031:1031))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2339w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1057:1057:1057) (1057:1057:1057))
        (PORT datab (1004:1004:1004) (1004:1004:1004))
        (PORT datac (683:683:683) (683:683:683))
        (PORT datad (978:978:978) (978:978:978))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1588w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (768:768:768) (768:768:768))
        (PORT datac (781:781:781) (781:781:781))
        (PORT datad (962:962:962) (962:962:962))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2319w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (763:763:763) (763:763:763))
        (PORT datac (796:796:796) (796:796:796))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2319w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (803:803:803))
        (PORT datab (251:251:251) (251:251:251))
        (PORT datac (467:467:467) (467:467:467))
        (PORT datad (1007:1007:1007) (1007:1007:1007))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2329w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (1054:1054:1054))
        (PORT datab (1002:1002:1002) (1002:1002:1002))
        (PORT datac (984:984:984) (984:984:984))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2302w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1038:1038:1038))
        (PORT datab (269:269:269) (269:269:269))
        (PORT datac (1099:1099:1099) (1099:1099:1099))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2379w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1046:1046:1046))
        (PORT datab (1011:1011:1011) (1011:1011:1011))
        (PORT datac (1029:1029:1029) (1029:1029:1029))
        (PORT datad (265:265:265) (265:265:265))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2359w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1002:1002:1002) (1002:1002:1002))
        (PORT datad (993:993:993) (993:993:993))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2359w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1035:1035:1035))
        (PORT datab (1026:1026:1026) (1026:1026:1026))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (261:261:261) (261:261:261))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2369w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1043:1043:1043))
        (PORT datab (1013:1013:1013) (1013:1013:1013))
        (PORT datac (1037:1037:1037) (1037:1037:1037))
        (PORT datad (265:265:265) (265:265:265))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2349w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2057:2057:2057) (2057:2057:2057))
        (PORT datab (2057:2057:2057) (2057:2057:2057))
        (PORT datac (1528:1528:1528) (1528:1528:1528))
        (PORT datad (1739:1739:1739) (1739:1739:1739))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (504:504:504) (504:504:504))
        (PORT datad (483:483:483) (483:483:483))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (555:555:555) (555:555:555))
        (PORT datad (762:762:762) (762:762:762))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (791:791:791))
        (PORT datab (470:470:470) (470:470:470))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (427:427:427) (427:427:427))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (597:597:597) (597:597:597))
        (PORT datad (246:246:246) (246:246:246))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1785w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1598:1598:1598) (1598:1598:1598))
        (PORT datab (1568:1568:1568) (1568:1568:1568))
        (PORT datac (1815:1815:1815) (1815:1815:1815))
        (PORT datad (1819:1819:1819) (1819:1819:1819))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1785w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2040:2040:2040) (2040:2040:2040))
        (PORT datab (1932:1932:1932) (1932:1932:1932))
        (PORT datac (2273:2273:2273) (2273:2273:2273))
        (PORT datad (1055:1055:1055) (1055:1055:1055))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1775w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1542:1542:1542) (1542:1542:1542))
        (PORT datab (1522:1522:1522) (1522:1522:1522))
        (PORT datac (1549:1549:1549) (1549:1549:1549))
        (PORT datad (764:764:764) (764:764:764))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1805w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1797:1797:1797))
        (PORT datab (2487:2487:2487) (2487:2487:2487))
        (PORT datac (2039:2039:2039) (2039:2039:2039))
        (PORT datad (2011:2011:2011) (2011:2011:2011))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1805w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (1019:1019:1019))
        (PORT datab (1008:1008:1008) (1008:1008:1008))
        (PORT datac (1021:1021:1021) (1021:1021:1021))
        (PORT datad (1030:1030:1030) (1030:1030:1030))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1805w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1045:1045:1045))
        (PORT datab (1000:1000:1000) (1000:1000:1000))
        (PORT datac (1025:1025:1025) (1025:1025:1025))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1795w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2683:2683:2683) (2683:2683:2683))
        (PORT datab (2031:2031:2031) (2031:2031:2031))
        (PORT datac (2180:2180:2180) (2180:2180:2180))
        (PORT datad (2014:2014:2014) (2014:2014:2014))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1052:1052:1052))
        (PORT datab (993:993:993) (993:993:993))
        (PORT datac (1462:1462:1462) (1462:1462:1462))
        (PORT datad (465:465:465) (465:465:465))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1858w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1118:1118:1118))
        (PORT datab (1032:1032:1032) (1032:1032:1032))
        (PORT datac (1123:1123:1123) (1123:1123:1123))
        (PORT datad (1010:1010:1010) (1010:1010:1010))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1745w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (885:885:885) (885:885:885))
        (PORT datac (1038:1038:1038) (1038:1038:1038))
        (PORT datad (809:809:809) (809:809:809))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1805w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (855:855:855) (855:855:855))
        (PORT datac (815:815:815) (815:815:815))
        (PORT datad (854:854:854) (854:854:854))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1858w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1415:1415:1415) (1415:1415:1415))
        (PORT datac (1070:1070:1070) (1070:1070:1070))
        (PORT datad (1064:1064:1064) (1064:1064:1064))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (567:567:567) (567:567:567))
        (PORT datab (592:592:592) (592:592:592))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (718:718:718) (718:718:718))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1838w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1046:1046:1046))
        (PORT datab (857:857:857) (857:857:857))
        (PORT datac (301:301:301) (301:301:301))
        (PORT datad (260:260:260) (260:260:260))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1848w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1009:1009:1009))
        (PORT datab (1334:1334:1334) (1334:1334:1334))
        (PORT datac (1127:1127:1127) (1127:1127:1127))
        (PORT datad (1006:1006:1006) (1006:1006:1006))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1734w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (889:889:889) (889:889:889))
        (PORT datac (1039:1039:1039) (1039:1039:1039))
        (PORT datad (809:809:809) (809:809:809))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1848w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1106:1106:1106) (1106:1106:1106))
        (PORT datac (768:768:768) (768:768:768))
        (PORT datad (752:752:752) (752:752:752))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1827w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2347:2347:2347) (2347:2347:2347))
        (PORT datab (2041:2041:2041) (2041:2041:2041))
        (PORT datac (2127:2127:2127) (2127:2127:2127))
        (PORT datad (1543:1543:1543) (1543:1543:1543))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1827w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (457:457:457))
        (PORT datab (859:859:859) (859:859:859))
        (PORT datac (282:282:282) (282:282:282))
        (PORT datad (858:858:858) (858:858:858))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1765w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (784:784:784))
        (PORT datab (906:906:906) (906:906:906))
        (PORT datac (770:770:770) (770:770:770))
        (PORT datad (995:995:995) (995:995:995))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1765w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (275:275:275))
        (PORT datab (854:854:854) (854:854:854))
        (PORT datad (259:259:259) (259:259:259))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1745w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2874:2874:2874) (2874:2874:2874))
        (PORT datad (1974:1974:1974) (1974:1974:1974))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1745w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (799:799:799) (799:799:799))
        (PORT datab (854:854:854) (854:854:854))
        (PORT datac (306:306:306) (306:306:306))
        (PORT datad (260:260:260) (260:260:260))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1755w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2427:2427:2427))
        (PORT datab (1832:1832:1832) (1832:1832:1832))
        (PORT datac (2022:2022:2022) (2022:2022:2022))
        (PORT datad (2279:2279:2279) (2279:2279:2279))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1755w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1058:1058:1058))
        (PORT datab (996:996:996) (996:996:996))
        (PORT datac (1460:1460:1460) (1460:1460:1460))
        (PORT datad (469:469:469) (469:469:469))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1734w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2008:2008:2008) (2008:2008:2008))
        (PORT datab (1938:1938:1938) (1938:1938:1938))
        (PORT datac (2206:2206:2206) (2206:2206:2206))
        (PORT datad (745:745:745) (745:745:745))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1898w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1117:1117:1117))
        (PORT datab (1033:1033:1033) (1033:1033:1033))
        (PORT datac (1123:1123:1123) (1123:1123:1123))
        (PORT datad (1010:1010:1010) (1010:1010:1010))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1785w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (820:820:820))
        (PORT datac (830:830:830) (830:830:830))
        (PORT datad (1112:1112:1112) (1112:1112:1112))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1898w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (818:818:818))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (701:701:701) (701:701:701))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1878w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (746:746:746))
        (PORT datab (817:817:817) (817:817:817))
        (PORT datac (512:512:512) (512:512:512))
        (PORT datad (874:874:874) (874:874:874))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1878w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1046:1046:1046))
        (PORT datab (859:859:859) (859:859:859))
        (PORT datac (300:300:300) (300:300:300))
        (PORT datad (822:822:822) (822:822:822))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1981w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (2269:2269:2269) (2269:2269:2269))
        (PORT datac (2318:2318:2318) (2318:2318:2318))
        (PORT datad (1819:1819:1819) (1819:1819:1819))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1981w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (778:778:778))
        (PORT datab (787:787:787) (787:787:787))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (810:810:810) (810:810:810))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1961w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (562:562:562) (562:562:562))
        (PORT datac (282:282:282) (282:282:282))
        (PORT datad (272:272:272) (272:272:272))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1961w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2703:2703:2703) (2703:2703:2703))
        (PORT datad (2021:2021:2021) (2021:2021:2021))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1961w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (812:812:812))
        (PORT datab (741:741:741) (741:741:741))
        (PORT datac (993:993:993) (993:993:993))
        (PORT datad (260:260:260) (260:260:260))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1991w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2905:2905:2905) (2905:2905:2905))
        (PORT datac (2624:2624:2624) (2624:2624:2624))
        (PORT datad (2243:2243:2243) (2243:2243:2243))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1991w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (775:775:775))
        (PORT datab (783:783:783) (783:783:783))
        (PORT datac (268:268:268) (268:268:268))
        (PORT datad (809:809:809) (809:809:809))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (515:515:515))
        (PORT datab (537:537:537) (537:537:537))
        (PORT datac (345:345:345) (345:345:345))
        (PORT datad (565:565:565) (565:565:565))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1971w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (997:997:997))
        (PORT datab (987:987:987) (987:987:987))
        (PORT datac (923:923:923) (923:923:923))
        (PORT datad (1314:1314:1314) (1314:1314:1314))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1971w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1038:1038:1038))
        (PORT datab (755:755:755) (755:755:755))
        (PORT datac (441:441:441) (441:441:441))
        (PORT datad (1001:1001:1001) (1001:1001:1001))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2084w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (489:489:489))
        (PORT datab (478:478:478) (478:478:478))
        (PORT datac (847:847:847) (847:847:847))
        (PORT datad (849:849:849) (849:849:849))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2084w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (821:821:821))
        (PORT datab (985:985:985) (985:985:985))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (454:454:454) (454:454:454))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2064w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (901:901:901))
        (PORT datab (830:830:830) (830:830:830))
        (PORT datac (507:507:507) (507:507:507))
        (PORT datad (728:728:728) (728:728:728))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2064w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (818:818:818))
        (PORT datab (988:988:988) (988:988:988))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (253:253:253) (253:253:253))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2074w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (903:903:903))
        (PORT datab (946:946:946) (946:946:946))
        (PORT datac (1029:1029:1029) (1029:1029:1029))
        (PORT datad (753:753:753) (753:753:753))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2054w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1401:1401:1401) (1401:1401:1401))
        (PORT datab (1497:1497:1497) (1497:1497:1497))
        (PORT datac (1288:1288:1288) (1288:1288:1288))
        (PORT datad (1580:1580:1580) (1580:1580:1580))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1931w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (994:994:994))
        (PORT datab (987:987:987) (987:987:987))
        (PORT datac (949:949:949) (949:949:949))
        (PORT datad (787:787:787) (787:787:787))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1931w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (821:821:821))
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (PORT datac (830:830:830) (830:830:830))
        (PORT datad (262:262:262) (262:262:262))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1920w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2321:2321:2321) (2321:2321:2321))
        (PORT datad (1861:1861:1861) (1861:1861:1861))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2044w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datab (474:474:474) (474:474:474))
        (PORT datac (847:847:847) (847:847:847))
        (PORT datad (851:851:851) (851:851:851))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2013w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (480:480:480))
        (PORT datab (798:798:798) (798:798:798))
        (PORT datac (787:787:787) (787:787:787))
        (PORT datad (260:260:260) (260:260:260))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1618w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2796:2796:2796) (2796:2796:2796))
        (PORT datab (2325:2325:2325) (2325:2325:2325))
        (PORT datac (2282:2282:2282) (2282:2282:2282))
        (PORT datad (2205:2205:2205) (2205:2205:2205))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1618w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (780:780:780))
        (PORT datab (795:795:795) (795:795:795))
        (PORT datac (763:763:763) (763:763:763))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1598w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (695:695:695))
        (PORT datab (591:591:591) (591:591:591))
        (PORT datac (693:693:693) (693:693:693))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1598w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1507:1507:1507))
        (PORT datab (1509:1509:1509) (1509:1509:1509))
        (PORT datac (1506:1506:1506) (1506:1506:1506))
        (PORT datad (1164:1164:1164) (1164:1164:1164))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1608w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (865:865:865))
        (PORT datab (749:749:749) (749:749:749))
        (PORT datac (921:921:921) (921:921:921))
        (PORT datad (729:729:729) (729:729:729))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1608w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (778:778:778))
        (PORT datab (795:795:795) (795:795:795))
        (PORT datac (761:761:761) (761:761:761))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1588w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1807:1807:1807))
        (PORT datab (1597:1597:1597) (1597:1597:1597))
        (PORT datac (1700:1700:1700) (1700:1700:1700))
        (PORT datad (1583:1583:1583) (1583:1583:1583))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1588w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (806:806:806))
        (PORT datab (761:761:761) (761:761:761))
        (PORT datac (791:791:791) (791:791:791))
        (PORT datad (255:255:255) (255:255:255))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (927:927:927))
        (PORT datab (1194:1194:1194) (1194:1194:1194))
        (PORT datac (1146:1146:1146) (1146:1146:1146))
        (PORT datad (807:807:807) (807:807:807))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1712w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1045:1045:1045))
        (PORT datab (1000:1000:1000) (1000:1000:1000))
        (PORT datac (1026:1026:1026) (1026:1026:1026))
        (PORT datad (263:263:263) (263:263:263))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (933:933:933))
        (PORT datab (955:955:955) (955:955:955))
        (PORT datac (853:853:853) (853:853:853))
        (PORT datad (1065:1065:1065) (1065:1065:1065))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1692w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (767:767:767))
        (PORT datab (853:853:853) (853:853:853))
        (PORT datac (307:307:307) (307:307:307))
        (PORT datad (853:853:853) (853:853:853))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2248:2248:2248))
        (PORT datab (1853:1853:1853) (1853:1853:1853))
        (PORT datac (1658:1658:1658) (1658:1658:1658))
        (PORT datad (1705:1705:1705) (1705:1705:1705))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1702w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (998:998:998))
        (PORT datab (1031:1031:1031) (1031:1031:1031))
        (PORT datac (1021:1021:1021) (1021:1021:1021))
        (PORT datad (965:965:965) (965:965:965))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2465:2465:2465) (2465:2465:2465))
        (PORT datab (3182:3182:3182) (3182:3182:3182))
        (PORT datac (2154:2154:2154) (2154:2154:2154))
        (PORT datad (1973:1973:1973) (1973:1973:1973))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1578w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1706:1706:1706))
        (PORT datab (1556:1556:1556) (1556:1556:1556))
        (PORT datac (1551:1551:1551) (1551:1551:1551))
        (PORT datad (1537:1537:1537) (1537:1537:1537))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1578w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (781:781:781))
        (PORT datab (259:259:259) (259:259:259))
        (PORT datac (764:764:764) (764:764:764))
        (PORT datad (794:794:794) (794:794:794))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1652w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (931:931:931))
        (PORT datab (1070:1070:1070) (1070:1070:1070))
        (PORT datac (846:846:846) (846:846:846))
        (PORT datad (724:724:724) (724:724:724))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1652w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1064:1064:1064))
        (PORT datab (891:891:891) (891:891:891))
        (PORT datac (300:300:300) (300:300:300))
        (PORT datad (806:806:806) (806:806:806))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2602:2602:2602) (2602:2602:2602))
        (PORT datab (2854:2854:2854) (2854:2854:2854))
        (PORT datac (1853:1853:1853) (1853:1853:1853))
        (PORT datad (2093:2093:2093) (2093:2093:2093))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1662w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1052:1052:1052))
        (PORT datab (993:993:993) (993:993:993))
        (PORT datac (1464:1464:1464) (1464:1464:1464))
        (PORT datad (492:492:492) (492:492:492))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1641w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2795:2795:2795) (2795:2795:2795))
        (PORT datab (2701:2701:2701) (2701:2701:2701))
        (PORT datac (2244:2244:2244) (2244:2244:2244))
        (PORT datad (2137:2137:2137) (2137:2137:2137))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1641w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (1059:1059:1059))
        (PORT datab (883:883:883) (883:883:883))
        (PORT datac (306:306:306) (306:306:306))
        (PORT datad (716:716:716) (716:716:716))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2230w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1621:1621:1621) (1621:1621:1621))
        (PORT datab (1795:1795:1795) (1795:1795:1795))
        (PORT datac (1600:1600:1600) (1600:1600:1600))
        (PORT datad (1424:1424:1424) (1424:1424:1424))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2230w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (829:829:829))
        (PORT datab (1034:1034:1034) (1034:1034:1034))
        (PORT datac (821:821:821) (821:821:821))
        (PORT datad (734:734:734) (734:734:734))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2220w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1127:1127:1127) (1127:1127:1127))
        (PORT datab (1193:1193:1193) (1193:1193:1193))
        (PORT datac (1033:1033:1033) (1033:1033:1033))
        (PORT datad (783:783:783) (783:783:783))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2220w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1026:1026:1026))
        (PORT datab (1024:1024:1024) (1024:1024:1024))
        (PORT datac (1019:1019:1019) (1019:1019:1019))
        (PORT datad (260:260:260) (260:260:260))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2199w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (878:878:878))
        (PORT datab (814:814:814) (814:814:814))
        (PORT datac (498:498:498) (498:498:498))
        (PORT datad (788:788:788) (788:788:788))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2199w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1433:1433:1433))
        (PORT datab (1336:1336:1336) (1336:1336:1336))
        (PORT datac (1348:1348:1348) (1348:1348:1348))
        (PORT datad (1079:1079:1079) (1079:1079:1079))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2177w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (817:817:817))
        (PORT datab (812:812:812) (812:812:812))
        (PORT datac (729:729:729) (729:729:729))
        (PORT datad (685:685:685) (685:685:685))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2137w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2007:2007:2007) (2007:2007:2007))
        (PORT datad (1456:1456:1456) (1456:1456:1456))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2137w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (815:815:815))
        (PORT datab (803:803:803) (803:803:803))
        (PORT datac (820:820:820) (820:820:820))
        (PORT datad (446:446:446) (446:446:446))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (572:572:572) (572:572:572))
        (PORT datab (463:463:463) (463:463:463))
        (PORT datac (281:281:281) (281:281:281))
        (PORT datad (676:676:676) (676:676:676))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2117w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2528:2528:2528) (2528:2528:2528))
        (PORT datad (1841:1841:1841) (1841:1841:1841))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2157w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (1009:1009:1009))
        (PORT datab (751:751:751) (751:751:751))
        (PORT datac (769:769:769) (769:769:769))
        (PORT datad (761:761:761) (761:761:761))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2117w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (825:825:825))
        (PORT datab (1031:1031:1031) (1031:1031:1031))
        (PORT datac (818:818:818) (818:818:818))
        (PORT datad (746:746:746) (746:746:746))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2106w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (802:802:802))
        (PORT datab (812:812:812) (812:812:812))
        (PORT datac (273:273:273) (273:273:273))
        (PORT datad (851:851:851) (851:851:851))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2106w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (809:809:809))
        (PORT datab (760:760:760) (760:760:760))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (768:768:768) (768:768:768))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2177w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2135:2135:2135) (2135:2135:2135))
        (PORT datad (1498:1498:1498) (1498:1498:1498))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2177w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (815:815:815) (815:815:815))
        (PORT datab (803:803:803) (803:803:803))
        (PORT datac (263:263:263) (263:263:263))
        (PORT datad (1024:1024:1024) (1024:1024:1024))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2167w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2726:2726:2726) (2726:2726:2726))
        (PORT datad (1756:1756:1756) (1756:1756:1756))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2167w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2019:2019:2019))
        (PORT datab (2031:2031:2031) (2031:2031:2031))
        (PORT datac (1817:1817:1817) (1817:1817:1817))
        (PORT datad (1495:1495:1495) (1495:1495:1495))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2596:2596:2596) (2596:2596:2596))
        (PORT datad (2009:2009:2009) (2009:2009:2009))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2157w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2120:2120:2120))
        (PORT datab (2313:2313:2313) (2313:2313:2313))
        (PORT datac (2139:2139:2139) (2139:2139:2139))
        (PORT datad (1806:1806:1806) (1806:1806:1806))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2147w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (808:808:808))
        (PORT datab (808:808:808) (808:808:808))
        (PORT datac (279:279:279) (279:279:279))
        (PORT datad (848:848:848) (848:848:848))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2147w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1744:1744:1744))
        (PORT datab (1758:1758:1758) (1758:1758:1758))
        (PORT datac (1737:1737:1737) (1737:1737:1737))
        (PORT datad (1505:1505:1505) (1505:1505:1505))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CurrentReadBuffer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1254:1254:1254))
        (PORT datab (1488:1488:1488) (1488:1488:1488))
        (PORT datad (333:333:333) (333:333:333))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2106w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2027:2027:2027))
        (PORT datab (2169:2169:2169) (2169:2169:2169))
        (PORT datac (1933:1933:1933) (1933:1933:1933))
        (PORT datad (1914:1914:1914) (1914:1914:1914))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2127w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (556:556:556) (556:556:556))
        (PORT datab (757:757:757) (757:757:757))
        (PORT datad (258:258:258) (258:258:258))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2199w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (874:874:874) (874:874:874))
        (PORT datab (1013:1013:1013) (1013:1013:1013))
        (PORT datac (922:922:922) (922:922:922))
        (PORT datad (785:785:785) (785:785:785))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2220w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (927:927:927))
        (PORT datab (879:879:879) (879:879:879))
        (PORT datac (295:295:295) (295:295:295))
        (PORT datad (826:826:826) (826:826:826))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1805w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (897:897:897) (897:897:897))
        (PORT datad (942:942:942) (942:942:942))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2230w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1169:1169:1169))
        (PORT datab (1420:1420:1420) (1420:1420:1420))
        (PORT datac (768:768:768) (768:768:768))
        (PORT datad (743:743:743) (743:743:743))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2137w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2559:2559:2559) (2559:2559:2559))
        (PORT datac (1817:1817:1817) (1817:1817:1817))
        (PORT datad (1928:1928:1928) (1928:1928:1928))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2210w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2367:2367:2367) (2367:2367:2367))
        (PORT datab (2106:2106:2106) (2106:2106:2106))
        (PORT datac (1719:1719:1719) (1719:1719:1719))
        (PORT datad (2218:2218:2218) (2218:2218:2218))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2117w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1714:1714:1714) (1714:1714:1714))
        (PORT datab (1618:1618:1618) (1618:1618:1618))
        (PORT datac (1812:1812:1812) (1812:1812:1812))
        (PORT datad (1612:1612:1612) (1612:1612:1612))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2270w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (932:932:932))
        (PORT datab (882:882:882) (882:882:882))
        (PORT datac (292:292:292) (292:292:292))
        (PORT datad (755:755:755) (755:755:755))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2250w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (891:891:891))
        (PORT datab (817:817:817) (817:817:817))
        (PORT datac (733:733:733) (733:733:733))
        (PORT datad (707:707:707) (707:707:707))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2177w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2156:2156:2156) (2156:2156:2156))
        (PORT datac (1312:1312:1312) (1312:1312:1312))
        (PORT datad (1623:1623:1623) (1623:1623:1623))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2167w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2714:2714:2714) (2714:2714:2714))
        (PORT datac (2005:2005:2005) (2005:2005:2005))
        (PORT datad (2235:2235:2235) (2235:2235:2235))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1883:1883:1883) (1883:1883:1883))
        (PORT datab (2604:2604:2604) (2604:2604:2604))
        (PORT datac (2242:2242:2242) (2242:2242:2242))
        (PORT datad (1893:1893:1893) (1893:1893:1893))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2147w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1211:1211:1211))
        (PORT datab (800:800:800) (800:800:800))
        (PORT datac (1036:1036:1036) (1036:1036:1036))
        (PORT datad (1454:1454:1454) (1454:1454:1454))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (772:772:772))
        (PORT datab (335:335:335) (335:335:335))
        (PORT datac (264:264:264) (264:264:264))
        (PORT datad (684:684:684) (684:684:684))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (878:878:878))
        (PORT datab (715:715:715) (715:715:715))
        (PORT datac (794:794:794) (794:794:794))
        (PORT datad (672:672:672) (672:672:672))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (877:877:877))
        (PORT datab (791:791:791) (791:791:791))
        (PORT datac (718:718:718) (718:718:718))
        (PORT datad (692:692:692) (692:692:692))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1805w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (877:877:877))
        (PORT datac (717:717:717) (717:717:717))
        (PORT datad (1008:1008:1008) (1008:1008:1008))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1795w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (597:597:597) (597:597:597))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (271:271:271) (271:271:271))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1898w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (927:927:927))
        (PORT datab (878:878:878) (878:878:878))
        (PORT datac (295:295:295) (295:295:295))
        (PORT datad (757:757:757) (757:757:757))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1878w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (896:896:896))
        (PORT datab (816:816:816) (816:816:816))
        (PORT datac (732:732:732) (732:732:732))
        (PORT datad (706:706:706) (706:706:706))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1888w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (849:849:849))
        (PORT datab (882:882:882) (882:882:882))
        (PORT datac (288:288:288) (288:288:288))
        (PORT datad (916:916:916) (916:916:916))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1868w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2138:2138:2138) (2138:2138:2138))
        (PORT datab (2618:2618:2618) (2618:2618:2618))
        (PORT datac (1779:1779:1779) (1779:1779:1779))
        (PORT datad (1821:1821:1821) (1821:1821:1821))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1765w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (878:878:878) (878:878:878))
        (PORT datac (721:721:721) (721:721:721))
        (PORT datad (1009:1009:1009) (1009:1009:1009))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1745w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (792:792:792))
        (PORT datab (595:595:595) (595:595:595))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (464:464:464) (464:464:464))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1755w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1095:1095:1095) (1095:1095:1095))
        (PORT datac (975:975:975) (975:975:975))
        (PORT datad (924:924:924) (924:924:924))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1734w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (711:711:711))
        (PORT datab (795:795:795) (795:795:795))
        (PORT datac (714:714:714) (714:714:714))
        (PORT datad (859:859:859) (859:859:859))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1858w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2068:2068:2068) (2068:2068:2068))
        (PORT datab (2218:2218:2218) (2218:2218:2218))
        (PORT datac (1714:1714:1714) (1714:1714:1714))
        (PORT datad (1846:1846:1846) (1846:1846:1846))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1387:1387:1387) (1387:1387:1387))
        (PORT datab (1555:1555:1555) (1555:1555:1555))
        (PORT datac (1464:1464:1464) (1464:1464:1464))
        (PORT datad (1307:1307:1307) (1307:1307:1307))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1848w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1343:1343:1343))
        (PORT datab (1895:1895:1895) (1895:1895:1895))
        (PORT datac (1388:1388:1388) (1388:1388:1388))
        (PORT datad (1371:1371:1371) (1371:1371:1371))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1827w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (880:880:880))
        (PORT datab (1019:1019:1019) (1019:1019:1019))
        (PORT datac (920:920:920) (920:920:920))
        (PORT datad (788:788:788) (788:788:788))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1991w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1471:1471:1471))
        (PORT datab (266:266:266) (266:266:266))
        (PORT datac (804:804:804) (804:804:804))
        (PORT datad (878:878:878) (878:878:878))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1981w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2549:2549:2549) (2549:2549:2549))
        (PORT datab (1516:1516:1516) (1516:1516:1516))
        (PORT datac (2348:2348:2348) (2348:2348:2348))
        (PORT datad (1894:1894:1894) (1894:1894:1894))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1971w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1058:1058:1058))
        (PORT datab (1091:1091:1091) (1091:1091:1091))
        (PORT datac (934:934:934) (934:934:934))
        (PORT datad (710:710:710) (710:710:710))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1961w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1308:1308:1308))
        (PORT datab (826:826:826) (826:826:826))
        (PORT datac (743:743:743) (743:743:743))
        (PORT datad (747:747:747) (747:747:747))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2084w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1367:1367:1367) (1367:1367:1367))
        (PORT datab (883:883:883) (883:883:883))
        (PORT datac (960:960:960) (960:960:960))
        (PORT datad (1415:1415:1415) (1415:1415:1415))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2064w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (899:899:899))
        (PORT datab (942:942:942) (942:942:942))
        (PORT datac (1024:1024:1024) (1024:1024:1024))
        (PORT datad (787:787:787) (787:787:787))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2074w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2975:2975:2975) (2975:2975:2975))
        (PORT datab (2538:2538:2538) (2538:2538:2538))
        (PORT datac (1864:1864:1864) (1864:1864:1864))
        (PORT datad (2074:2074:2074) (2074:2074:2074))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2054w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (898:898:898))
        (PORT datab (941:941:941) (941:941:941))
        (PORT datac (1021:1021:1021) (1021:1021:1021))
        (PORT datad (789:789:789) (789:789:789))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1931w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1525:1525:1525))
        (PORT datab (1430:1430:1430) (1430:1430:1430))
        (PORT datac (1539:1539:1539) (1539:1539:1539))
        (PORT datad (1456:1456:1456) (1456:1456:1456))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1598w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (773:773:773))
        (PORT datab (334:334:334) (334:334:334))
        (PORT datac (696:696:696) (696:696:696))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1712w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2916:2916:2916) (2916:2916:2916))
        (PORT datab (2110:2110:2110) (2110:2110:2110))
        (PORT datac (2066:2066:2066) (2066:2066:2066))
        (PORT datad (1982:1982:1982) (1982:1982:1982))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1692w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1123:1123:1123) (1123:1123:1123))
        (PORT datab (1119:1119:1119) (1119:1119:1119))
        (PORT datac (1008:1008:1008) (1008:1008:1008))
        (PORT datad (1382:1382:1382) (1382:1382:1382))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1345:1345:1345))
        (PORT datab (1737:1737:1737) (1737:1737:1737))
        (PORT datac (1704:1704:1704) (1704:1704:1704))
        (PORT datad (1595:1595:1595) (1595:1595:1595))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1682w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1335:1335:1335))
        (PORT datab (1872:1872:1872) (1872:1872:1872))
        (PORT datac (2028:2028:2028) (2028:2028:2028))
        (PORT datad (1593:1593:1593) (1593:1593:1593))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (932:932:932))
        (PORT datab (807:807:807) (807:807:807))
        (PORT datac (292:292:292) (292:292:292))
        (PORT datad (1013:1013:1013) (1013:1013:1013))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1652w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1128:1128:1128))
        (PORT datab (1124:1124:1124) (1124:1124:1124))
        (PORT datac (1008:1008:1008) (1008:1008:1008))
        (PORT datad (1386:1386:1386) (1386:1386:1386))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1662w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1830:1830:1830))
        (PORT datab (2169:2169:2169) (2169:2169:2169))
        (PORT datac (1958:1958:1958) (1958:1958:1958))
        (PORT datad (1970:1970:1970) (1970:1970:1970))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1641w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1129:1129:1129) (1129:1129:1129))
        (PORT datab (1125:1125:1125) (1125:1125:1125))
        (PORT datac (1336:1336:1336) (1336:1336:1336))
        (PORT datad (982:982:982) (982:982:982))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2339w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1476:1476:1476))
        (PORT datab (268:268:268) (268:268:268))
        (PORT datac (1341:1341:1341) (1341:1341:1341))
        (PORT datad (485:485:485) (485:485:485))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2319w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (298:298:298))
        (PORT datab (1108:1108:1108) (1108:1108:1108))
        (PORT datac (1505:1505:1505) (1505:1505:1505))
        (PORT datad (1277:1277:1277) (1277:1277:1277))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2329w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1470:1470:1470))
        (PORT datab (1261:1261:1261) (1261:1261:1261))
        (PORT datac (1346:1346:1346) (1346:1346:1346))
        (PORT datad (481:481:481) (481:481:481))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2302w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (961:961:961))
        (PORT datab (959:959:959) (959:959:959))
        (PORT datac (1303:1303:1303) (1303:1303:1303))
        (PORT datad (282:282:282) (282:282:282))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2379w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (503:503:503))
        (PORT datab (1193:1193:1193) (1193:1193:1193))
        (PORT datac (1342:1342:1342) (1342:1342:1342))
        (PORT datad (480:480:480) (480:480:480))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1289:1289:1289))
        (PORT datab (1105:1105:1105) (1105:1105:1105))
        (PORT datac (1003:1003:1003) (1003:1003:1003))
        (PORT datad (278:278:278) (278:278:278))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2369w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (297:297:297))
        (PORT datab (947:947:947) (947:947:947))
        (PORT datac (1548:1548:1548) (1548:1548:1548))
        (PORT datad (1250:1250:1250) (1250:1250:1250))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2349w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (959:959:959))
        (PORT datab (953:953:953) (953:953:953))
        (PORT datac (1299:1299:1299) (1299:1299:1299))
        (PORT datad (280:280:280) (280:280:280))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2402w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1153:1153:1153) (1153:1153:1153))
        (PORT datab (1117:1117:1117) (1117:1117:1117))
        (PORT datac (1103:1103:1103) (1103:1103:1103))
        (PORT datad (468:468:468) (468:468:468))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2413w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1152:1152:1152))
        (PORT datab (1120:1120:1120) (1120:1120:1120))
        (PORT datac (676:676:676) (676:676:676))
        (PORT datad (1123:1123:1123) (1123:1123:1123))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6241:6241:6241) (6241:6241:6241))
        (PORT datab (327:327:327) (327:327:327))
        (PORT datac (2431:2431:2431) (2431:2431:2431))
        (PORT datad (6193:6193:6193) (6193:6193:6193))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (1912:1912:1912))
        (PORT datab (247:247:247) (247:247:247))
        (PORT datac (1628:1628:1628) (1628:1628:1628))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1911:1911:1911) (1911:1911:1911))
        (PORT datab (252:252:252) (252:252:252))
        (PORT datac (1628:1628:1628) (1628:1628:1628))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2339w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (958:958:958) (958:958:958))
        (PORT datab (1505:1505:1505) (1505:1505:1505))
        (PORT datac (955:955:955) (955:955:955))
        (PORT datad (273:273:273) (273:273:273))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2319w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (960:960:960))
        (PORT datab (952:952:952) (952:952:952))
        (PORT datac (963:963:963) (963:963:963))
        (PORT datad (274:274:274) (274:274:274))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2329w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2352:2352:2352) (2352:2352:2352))
        (PORT datab (2320:2320:2320) (2320:2320:2320))
        (PORT datac (2258:2258:2258) (2258:2258:2258))
        (PORT datad (1764:1764:1764) (1764:1764:1764))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2302w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (951:951:951))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (953:953:953) (953:953:953))
        (PORT datad (277:277:277) (277:277:277))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2379w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1923:1923:1923))
        (PORT datab (1909:1909:1909) (1909:1909:1909))
        (PORT datac (2287:2287:2287) (2287:2287:2287))
        (PORT datad (1298:1298:1298) (1298:1298:1298))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2248:2248:2248) (2248:2248:2248))
        (PORT datab (1854:1854:1854) (1854:1854:1854))
        (PORT datac (2328:2328:2328) (2328:2328:2328))
        (PORT datad (1580:1580:1580) (1580:1580:1580))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2369w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (951:951:951))
        (PORT datab (1504:1504:1504) (1504:1504:1504))
        (PORT datac (944:944:944) (944:944:944))
        (PORT datad (276:276:276) (276:276:276))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2349w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (963:963:963))
        (PORT datab (954:954:954) (954:954:954))
        (PORT datac (965:965:965) (965:965:965))
        (PORT datad (274:274:274) (274:274:274))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (880:880:880))
        (PORT datab (816:816:816) (816:816:816))
        (PORT datac (492:492:492) (492:492:492))
        (PORT datad (783:783:783) (783:783:783))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1734w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (877:877:877) (877:877:877))
        (PORT datab (814:814:814) (814:814:814))
        (PORT datac (494:494:494) (494:494:494))
        (PORT datad (785:785:785) (785:785:785))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2074w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (712:712:712))
        (PORT datab (265:265:265) (265:265:265))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (265:265:265) (265:265:265))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (570:570:570))
        (PORT datab (759:759:759) (759:759:759))
        (PORT datad (267:267:267) (267:267:267))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2054w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (712:712:712))
        (PORT datab (265:265:265) (265:265:265))
        (PORT datac (269:269:269) (269:269:269))
        (PORT datad (265:265:265) (265:265:265))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1682w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1786:1786:1786) (1786:1786:1786))
        (PORT datab (1791:1791:1791) (1791:1791:1791))
        (PORT datac (1808:1808:1808) (1808:1808:1808))
        (PORT datad (1761:1761:1761) (1761:1761:1761))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1598w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1033:1033:1033))
        (PORT datab (796:796:796) (796:796:796))
        (PORT datac (1166:1166:1166) (1166:1166:1166))
        (PORT datad (861:861:861) (861:861:861))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1588w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1725:1725:1725))
        (PORT datab (1845:1845:1845) (1845:1845:1845))
        (PORT datac (1705:1705:1705) (1705:1705:1705))
        (PORT datad (1615:1615:1615) (1615:1615:1615))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1618w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (510:510:510))
        (PORT datab (833:833:833) (833:833:833))
        (PORT datac (1238:1238:1238) (1238:1238:1238))
        (PORT datad (853:853:853) (853:853:853))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1608w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (872:872:872) (872:872:872))
        (PORT datab (834:834:834) (834:834:834))
        (PORT datac (500:500:500) (500:500:500))
        (PORT datad (886:886:886) (886:886:886))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1578w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (870:870:870))
        (PORT datab (831:831:831) (831:831:831))
        (PORT datac (497:497:497) (497:497:497))
        (PORT datad (884:884:884) (884:884:884))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1558w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (867:867:867))
        (PORT datab (829:829:829) (829:829:829))
        (PORT datac (498:498:498) (498:498:498))
        (PORT datad (883:883:883) (883:883:883))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1568w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (856:856:856) (856:856:856))
        (PORT datab (833:833:833) (833:833:833))
        (PORT datac (502:502:502) (502:502:502))
        (PORT datad (873:873:873) (873:873:873))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1541w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1413:1413:1413))
        (PORT datab (1499:1499:1499) (1499:1499:1499))
        (PORT datac (1405:1405:1405) (1405:1405:1405))
        (PORT datad (1312:1312:1312) (1312:1312:1312))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1116:1116:1116))
        (PORT datab (877:877:877) (877:877:877))
        (PORT datac (261:261:261) (261:261:261))
        (PORT datad (1342:1342:1342) (1342:1342:1342))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2423w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1215:1215:1215) (1215:1215:1215))
        (PORT datab (936:936:936) (936:936:936))
        (PORT datac (1341:1341:1341) (1341:1341:1341))
        (PORT datad (451:451:451) (451:451:451))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (268:268:268))
        (PORT datab (241:241:241) (241:241:241))
        (PORT datac (2184:2184:2184) (2184:2184:2184))
        (PORT datad (2229:2229:2229) (2229:2229:2229))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE OV7670\|CamClock\|state\.01\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (859:859:859) (859:859:859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE OV7670\|CamClock\|state\.01\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (253:253:253) (253:253:253))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (50:50:50))
      (HOLD d (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (339:339:339))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (325:325:325))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE NotReset\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (842:842:842) (842:842:842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (357:357:357) (357:357:357))
        (PORT datab (326:326:326) (326:326:326))
        (PORT datac (340:340:340) (340:340:340))
        (PORT datad (321:321:321) (321:321:321))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (517:517:517) (517:517:517))
        (PORT datab (329:329:329) (329:329:329))
        (PORT datac (506:506:506) (506:506:506))
        (PORT datad (250:250:250) (250:250:250))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (245:245:245) (245:245:245))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (355:355:355))
        (PORT datab (355:355:355) (355:355:355))
        (PORT datac (514:514:514) (514:514:514))
        (PORT datad (240:240:240) (240:240:240))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (499:499:499))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (324:324:324))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (497:497:497) (497:497:497))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (324:324:324))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (349:349:349) (349:349:349))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (341:341:341) (341:341:341))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (344:344:344) (344:344:344))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (347:347:347) (347:347:347))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|hc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1717:1717:1717) (1717:1717:1717))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7003:7003:7003) (7003:7003:7003))
        (PORT sclr (753:753:753) (753:753:753))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (793:793:793))
        (PORT datab (554:554:554) (554:554:554))
        (PORT datac (553:553:553) (553:553:553))
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (256:256:256) (256:256:256))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (543:543:543))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (326:326:326))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (325:325:325))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1720:1720:1720))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7011:7011:7011) (7011:7011:7011))
        (PORT sclr (1148:1148:1148) (1148:1148:1148))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (541:541:541))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1723:1723:1723))
        (PORT sdata (1044:1044:1044) (1044:1044:1044))
        (PORT aclr (7268:7268:7268) (7268:7268:7268))
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD sdata (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (532:532:532) (532:532:532))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1723:1723:1723))
        (PORT sdata (772:772:772) (772:772:772))
        (PORT aclr (7268:7268:7268) (7268:7268:7268))
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD sdata (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1723:1723:1723))
        (PORT sdata (1029:1029:1029) (1029:1029:1029))
        (PORT aclr (7268:7268:7268) (7268:7268:7268))
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD sdata (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (336:336:336))
        (PORT datab (328:328:328) (328:328:328))
        (PORT datad (748:748:748) (748:748:748))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (530:530:530))
        (PORT datab (744:744:744) (744:744:744))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1720:1720:1720))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7011:7011:7011) (7011:7011:7011))
        (PORT sclr (1148:1148:1148) (1148:1148:1148))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (470:470:470))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1723:1723:1723))
        (PORT sdata (1033:1033:1033) (1033:1033:1033))
        (PORT aclr (7268:7268:7268) (7268:7268:7268))
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD sdata (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vc\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (332:332:332))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1720:1720:1720) (1720:1720:1720))
        (PORT datain (84:84:84) (84:84:84))
        (PORT aclr (7011:7011:7011) (7011:7011:7011))
        (PORT sclr (1148:1148:1148) (1148:1148:1148))
        (PORT ena (1093:1093:1093) (1093:1093:1093))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1723:1723:1723))
        (PORT sdata (801:801:801) (801:801:801))
        (PORT aclr (7268:7268:7268) (7268:7268:7268))
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD sdata (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (802:802:802))
        (PORT datab (326:326:326) (326:326:326))
        (PORT datad (320:320:320) (320:320:320))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (530:530:530))
        (PORT datab (745:745:745) (745:745:745))
        (PORT datac (664:664:664) (664:664:664))
        (PORT datad (448:448:448) (448:448:448))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (245:245:245) (245:245:245))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|vga_blank)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (478:478:478))
        (PORT datac (254:254:254) (254:254:254))
        (PORT datad (656:656:656) (656:656:656))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (352:352:352))
        (PORT datab (345:345:345) (345:345:345))
        (PORT datac (343:343:343) (343:343:343))
        (PORT datad (323:323:323) (323:323:323))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (778:778:778) (778:778:778))
        (PORT datac (735:735:735) (735:735:735))
        (PORT datad (730:730:730) (730:730:730))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (242:242:242) (242:242:242))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (326:326:326))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (478:478:478))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (499:499:499))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (325:325:325) (325:325:325))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (326:326:326))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (324:324:324) (324:324:324))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (333:333:333) (333:333:333))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (470:470:470))
        (PORT datab (451:451:451) (451:451:451))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (423:423:423))
        (PORT datab (453:453:453) (453:453:453))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (704:704:704))
        (PORT datab (455:455:455) (455:455:455))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (349:349:349) (349:349:349))
        (PORT datac (270:270:270) (270:270:270))
        (PORT datad (351:351:351) (351:351:351))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (562:562:562) (562:562:562))
        (PORT datab (549:549:549) (549:549:549))
        (PORT datac (794:794:794) (794:794:794))
        (PORT datad (559:559:559) (559:559:559))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (707:707:707))
        (PORT datab (926:926:926) (926:926:926))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (668:668:668))
        (PORT datab (688:688:688) (688:688:688))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (656:656:656) (656:656:656))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (485:485:485) (485:485:485))
        (PORT datab (428:428:428) (428:428:428))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (504:504:504) (504:504:504))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (489:489:489))
        (PORT datab (435:435:435) (435:435:435))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (294:294:294) (294:294:294))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (458:458:458))
        (PORT datab (294:294:294) (294:294:294))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datab (293:293:293) (293:293:293))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (409:409:409) (409:409:409))
        (PORT datab (293:293:293) (293:293:293))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (488:488:488))
        (PORT datab (429:429:429) (429:429:429))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (488:488:488))
        (PORT datab (438:438:438) (438:438:438))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add5\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (449:449:449) (449:449:449))
        (PORT datad (286:286:286) (286:286:286))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (307:307:307))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (5757:5757:5757) (5757:5757:5757))
        (PORT datad (1828:1828:1828) (1828:1828:1828))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.100)
    (DELAY
      (ABSOLUTE
        (PORT clk (2461:2461:2461) (2461:2461:2461))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (5742:5742:5742) (5742:5742:5742))
        (PORT datad (299:299:299) (299:299:299))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.101)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2861:2861:2861))
        (PORT sdata (2133:2133:2133) (2133:2133:2133))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_VSYNC\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (862:862:862) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|VSYNCReg\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4499:4499:4499) (4499:4499:4499))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|VSYNCReg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6237:6237:6237) (6237:6237:6237))
        (PORT datab (328:328:328) (328:328:328))
        (PORT datac (7343:7343:7343) (7343:7343:7343))
        (PORT datad (2457:2457:2457) (2457:2457:2457))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_HREF\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (862:862:862) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|HREFReg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1246:1246:1246) (1246:1246:1246))
        (PORT sdata (5145:5145:5145) (5145:5145:5145))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6237:6237:6237) (6237:6237:6237))
        (PORT datab (326:326:326) (326:326:326))
        (PORT datac (2436:2436:2436) (2436:2436:2436))
        (PORT datad (6189:6189:6189) (6189:6189:6189))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (256:256:256) (256:256:256))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.000)
    (DELAY
      (ABSOLUTE
        (PORT clk (2908:2908:2908) (2908:2908:2908))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (328:328:328))
        (PORT datac (6227:6227:6227) (6227:6227:6227))
        (PORT datad (2458:2458:2458) (2458:2458:2458))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (476:476:476))
        (PORT datab (1166:1166:1166) (1166:1166:1166))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (6190:6190:6190) (6190:6190:6190))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (245:245:245) (245:245:245))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.001)
    (DELAY
      (ABSOLUTE
        (PORT clk (2908:2908:2908) (2908:2908:2908))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (7829:7829:7829) (7829:7829:7829))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6194:6194:6194) (6194:6194:6194))
        (PORT datab (328:328:328) (328:328:328))
        (PORT datac (2436:2436:2436) (2436:2436:2436))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.010)
    (DELAY
      (ABSOLUTE
        (PORT clk (2908:2908:2908) (2908:2908:2908))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (7829:7829:7829) (7829:7829:7829))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|State\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (7338:7338:7338) (7338:7338:7338))
        (PORT datac (313:313:313) (313:313:313))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|State\.011)
    (DELAY
      (ABSOLUTE
        (PORT clk (2861:2861:2861) (2861:2861:2861))
        (PORT sdata (1310:1310:1310) (1310:1310:1310))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|WriteBuffer1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (348:348:348) (348:348:348))
        (PORT datad (312:312:312) (312:312:312))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[11\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (847:847:847))
        (PORT datac (731:731:731) (731:731:731))
        (PORT datad (783:783:783) (783:783:783))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2950:2950:2950))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (1471:1471:1471) (1471:1471:1471))
        (PORT ena (892:892:892) (892:892:892))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (313:313:313))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2950:2950:2950))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (1471:1471:1471) (1471:1471:1471))
        (PORT ena (892:892:892) (892:892:892))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (314:314:314) (314:314:314))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2950:2950:2950))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (1471:1471:1471) (1471:1471:1471))
        (PORT ena (892:892:892) (892:892:892))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (332:332:332) (332:332:332))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2950:2950:2950))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (1471:1471:1471) (1471:1471:1471))
        (PORT ena (892:892:892) (892:892:892))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2950:2950:2950))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (1471:1471:1471) (1471:1471:1471))
        (PORT ena (892:892:892) (892:892:892))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (485:485:485) (485:485:485))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (146:146:146) (146:146:146))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2950:2950:2950))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (1471:1471:1471) (1471:1471:1471))
        (PORT ena (892:892:892) (892:892:892))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (329:329:329))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (307:307:307))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (332:332:332) (332:332:332))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (759:759:759))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CurrentBuffer\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6236:6236:6236) (6236:6236:6236))
        (PORT datab (323:323:323) (323:323:323))
        (PORT datac (1322:1322:1322) (1322:1322:1322))
        (PORT datad (2453:2453:2453) (2453:2453:2453))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CurrentBuffer)
    (DELAY
      (ABSOLUTE
        (PORT clk (2866:2866:2866) (2866:2866:2866))
        (PORT sdata (1120:1120:1120) (1120:1120:1120))
        (PORT sclr (7846:7846:7846) (7846:7846:7846))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD sdata (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (347:347:347) (347:347:347))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (351:351:351) (351:351:351))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (358:358:358) (358:358:358))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (414:414:414) (414:414:414))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (492:492:492))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH dataa cout (504:504:504) (504:504:504))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (159:159:159) (159:159:159))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[17\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (1162:1162:1162) (1162:1162:1162))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datab cout (393:393:393) (393:393:393))
        (IOPATH datad combout (150:150:150) (150:150:150))
        (IOPATH cin combout (410:410:410) (410:410:410))
        (IOPATH cin cout (71:71:71) (71:71:71))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Count\[18\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH cin combout (410:410:410) (410:410:410))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2413w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (818:818:818))
        (PORT datac (840:840:840) (840:840:840))
        (PORT datad (829:829:829) (829:829:829))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1652w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (896:896:896) (896:896:896))
        (PORT datad (874:874:874) (874:874:874))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2413w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1142:1142:1142) (1142:1142:1142))
        (PORT datab (959:959:959) (959:959:959))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (275:275:275) (275:275:275))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2402w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1218:1218:1218))
        (PORT datab (939:939:939) (939:939:939))
        (PORT datac (1339:1339:1339) (1339:1339:1339))
        (PORT datad (450:450:450) (450:450:450))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE Clock\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (959:959:959) (959:959:959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE Clock\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (112:112:112) (112:112:112))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE Clock\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (253:253:253) (253:253:253))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (50:50:50))
      (HOLD d (posedge clk) (100:100:100))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_PCLK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (872:872:872) (872:872:872))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2413w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (816:816:816) (816:816:816))
        (PORT datad (853:853:853) (853:853:853))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2413w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (780:780:780))
        (PORT datac (803:803:803) (803:803:803))
        (PORT datad (796:796:796) (796:796:796))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2402w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1061:1061:1061))
        (PORT datab (886:886:886) (886:886:886))
        (PORT datac (303:303:303) (303:303:303))
        (PORT datad (801:801:801) (801:801:801))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|hc\[4\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (798:798:798) (798:798:798))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (797:797:797) (797:797:797))
        (PORT datad (561:561:561) (561:561:561))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (797:797:797) (797:797:797))
        (PORT datad (562:562:562) (562:562:562))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_D\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (862:862:862) (862:862:862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|DataIn\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5163:5163:5163) (5163:5163:5163))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|DataIn\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1976:1976:1976) (1976:1976:1976))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2950:2950:2950))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (1471:1471:1471) (1471:1471:1471))
        (PORT ena (892:892:892) (892:892:892))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2950:2950:2950))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (1471:1471:1471) (1471:1471:1471))
        (PORT ena (892:892:892) (892:892:892))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2950:2950:2950) (2950:2950:2950))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (1471:1471:1471) (1471:1471:1471))
        (PORT ena (892:892:892) (892:892:892))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (PORT ena (1915:1915:1915) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2860:2860:2860))
        (PORT d[1] (4616:4616:4616) (4616:4616:4616))
        (PORT d[2] (3162:3162:3162) (3162:3162:3162))
        (PORT d[3] (2793:2793:2793) (2793:2793:2793))
        (PORT d[4] (2027:2027:2027) (2027:2027:2027))
        (PORT d[5] (3428:3428:3428) (3428:3428:3428))
        (PORT d[6] (2521:2521:2521) (2521:2521:2521))
        (PORT d[7] (1743:1743:1743) (1743:1743:1743))
        (PORT d[8] (2044:2044:2044) (2044:2044:2044))
        (PORT d[9] (1804:1804:1804) (1804:1804:1804))
        (PORT d[10] (1793:1793:1793) (1793:1793:1793))
        (PORT d[11] (1776:1776:1776) (1776:1776:1776))
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT ena (1916:1916:1916) (1916:1916:1916))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT ena (1916:1916:1916) (1916:1916:1916))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1808:1808:1808) (1808:1808:1808))
        (PORT d[0] (1916:1916:1916) (1916:1916:1916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2017:2017:2017) (2017:2017:2017))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2615:2615:2615) (2615:2615:2615))
        (PORT clk (4051:4051:4051) (4051:4051:4051))
        (PORT ena (1742:1742:1742) (1742:1742:1742))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1333:1333:1333))
        (PORT d[1] (1512:1512:1512) (1512:1512:1512))
        (PORT d[2] (1615:1615:1615) (1615:1615:1615))
        (PORT d[3] (1622:1622:1622) (1622:1622:1622))
        (PORT d[4] (1960:1960:1960) (1960:1960:1960))
        (PORT d[5] (2312:2312:2312) (2312:2312:2312))
        (PORT d[6] (2106:2106:2106) (2106:2106:2106))
        (PORT d[7] (2047:2047:2047) (2047:2047:2047))
        (PORT d[8] (1598:1598:1598) (1598:1598:1598))
        (PORT d[9] (1865:1865:1865) (1865:1865:1865))
        (PORT d[10] (1541:1541:1541) (1541:1541:1541))
        (PORT d[11] (1559:1559:1559) (1559:1559:1559))
        (PORT clk (4067:4067:4067) (4067:4067:4067))
        (PORT ena (1758:1758:1758) (1758:1758:1758))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1419:1419:1419))
        (PORT clk (4067:4067:4067) (4067:4067:4067))
        (PORT ena (1758:1758:1758) (1758:1758:1758))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4067:4067:4067) (4067:4067:4067))
        (PORT d[0] (1758:1758:1758) (1758:1758:1758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4276:4276:4276) (4276:4276:4276))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4276:4276:4276) (4276:4276:4276))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4276:4276:4276) (4276:4276:4276))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2413w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1152:1152:1152) (1152:1152:1152))
        (PORT datab (1118:1118:1118) (1118:1118:1118))
        (PORT datac (675:675:675) (675:675:675))
        (PORT datad (1124:1124:1124) (1124:1124:1124))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2413w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (838:838:838))
        (PORT datab (1117:1117:1117) (1117:1117:1117))
        (PORT datac (284:284:284) (284:284:284))
        (PORT datad (761:761:761) (761:761:761))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1742:1742:1742) (1742:1742:1742))
        (PORT ena (1463:1463:1463) (1463:1463:1463))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1534:1534:1534) (1534:1534:1534))
        (PORT d[1] (1847:1847:1847) (1847:1847:1847))
        (PORT d[2] (1541:1541:1541) (1541:1541:1541))
        (PORT d[3] (2151:2151:2151) (2151:2151:2151))
        (PORT d[4] (1468:1468:1468) (1468:1468:1468))
        (PORT d[5] (1485:1485:1485) (1485:1485:1485))
        (PORT d[6] (2040:2040:2040) (2040:2040:2040))
        (PORT d[7] (1573:1573:1573) (1573:1573:1573))
        (PORT d[8] (1571:1571:1571) (1571:1571:1571))
        (PORT d[9] (1303:1303:1303) (1303:1303:1303))
        (PORT d[10] (1275:1275:1275) (1275:1275:1275))
        (PORT d[11] (1335:1335:1335) (1335:1335:1335))
        (PORT clk (1743:1743:1743) (1743:1743:1743))
        (PORT ena (1464:1464:1464) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1743:1743:1743) (1743:1743:1743))
        (PORT ena (1464:1464:1464) (1464:1464:1464))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1743:1743:1743) (1743:1743:1743))
        (PORT d[0] (1464:1464:1464) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1952:1952:1952))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1952:1952:1952))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1952:1952:1952))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2967:2967:2967))
        (PORT clk (3894:3894:3894) (3894:3894:3894))
        (PORT ena (1434:1434:1434) (1434:1434:1434))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2192:2192:2192))
        (PORT d[1] (2192:2192:2192) (2192:2192:2192))
        (PORT d[2] (1558:1558:1558) (1558:1558:1558))
        (PORT d[3] (1847:1847:1847) (1847:1847:1847))
        (PORT d[4] (2569:2569:2569) (2569:2569:2569))
        (PORT d[5] (1319:1319:1319) (1319:1319:1319))
        (PORT d[6] (1596:1596:1596) (1596:1596:1596))
        (PORT d[7] (1747:1747:1747) (1747:1747:1747))
        (PORT d[8] (1337:1337:1337) (1337:1337:1337))
        (PORT d[9] (1922:1922:1922) (1922:1922:1922))
        (PORT d[10] (2896:2896:2896) (2896:2896:2896))
        (PORT d[11] (1550:1550:1550) (1550:1550:1550))
        (PORT clk (3910:3910:3910) (3910:3910:3910))
        (PORT ena (1450:1450:1450) (1450:1450:1450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1102:1102:1102) (1102:1102:1102))
        (PORT clk (3910:3910:3910) (3910:3910:3910))
        (PORT ena (1450:1450:1450) (1450:1450:1450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3910:3910:3910) (3910:3910:3910))
        (PORT d[0] (1450:1450:1450) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4119:4119:4119) (4119:4119:4119))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4119:4119:4119) (4119:4119:4119))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4119:4119:4119) (4119:4119:4119))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2423w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1145:1145:1145))
        (PORT datab (1124:1124:1124) (1124:1124:1124))
        (PORT datac (1100:1100:1100) (1100:1100:1100))
        (PORT datad (472:472:472) (472:472:472))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2423w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1000:1000:1000))
        (PORT datab (1037:1037:1037) (1037:1037:1037))
        (PORT datac (1009:1009:1009) (1009:1009:1009))
        (PORT datad (1006:1006:1006) (1006:1006:1006))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2423w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1045:1045:1045))
        (PORT datab (1001:1001:1001) (1001:1001:1001))
        (PORT datac (1027:1027:1027) (1027:1027:1027))
        (PORT datad (263:263:263) (263:263:263))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1818:1818:1818) (1818:1818:1818))
        (PORT ena (2838:2838:2838) (2838:2838:2838))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3897:3897:3897))
        (PORT d[1] (3827:3827:3827) (3827:3827:3827))
        (PORT d[2] (4502:4502:4502) (4502:4502:4502))
        (PORT d[3] (4217:4217:4217) (4217:4217:4217))
        (PORT d[4] (3835:3835:3835) (3835:3835:3835))
        (PORT d[5] (2902:2902:2902) (2902:2902:2902))
        (PORT d[6] (4370:4370:4370) (4370:4370:4370))
        (PORT d[7] (3261:3261:3261) (3261:3261:3261))
        (PORT d[8] (3420:3420:3420) (3420:3420:3420))
        (PORT d[9] (3456:3456:3456) (3456:3456:3456))
        (PORT d[10] (2905:2905:2905) (2905:2905:2905))
        (PORT d[11] (2831:2831:2831) (2831:2831:2831))
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT ena (2839:2839:2839) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT ena (2839:2839:2839) (2839:2839:2839))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1819:1819:1819))
        (PORT d[0] (2839:2839:2839) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2028:2028:2028) (2028:2028:2028))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2366:2366:2366) (2366:2366:2366))
        (PORT clk (4105:4105:4105) (4105:4105:4105))
        (PORT ena (2702:2702:2702) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2907:2907:2907) (2907:2907:2907))
        (PORT d[1] (3484:3484:3484) (3484:3484:3484))
        (PORT d[2] (3712:3712:3712) (3712:3712:3712))
        (PORT d[3] (3338:3338:3338) (3338:3338:3338))
        (PORT d[4] (3538:3538:3538) (3538:3538:3538))
        (PORT d[5] (3426:3426:3426) (3426:3426:3426))
        (PORT d[6] (3237:3237:3237) (3237:3237:3237))
        (PORT d[7] (3785:3785:3785) (3785:3785:3785))
        (PORT d[8] (3006:3006:3006) (3006:3006:3006))
        (PORT d[9] (3607:3607:3607) (3607:3607:3607))
        (PORT d[10] (3261:3261:3261) (3261:3261:3261))
        (PORT d[11] (3934:3934:3934) (3934:3934:3934))
        (PORT clk (4121:4121:4121) (4121:4121:4121))
        (PORT ena (2718:2718:2718) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2370:2370:2370))
        (PORT clk (4121:4121:4121) (4121:4121:4121))
        (PORT ena (2718:2718:2718) (2718:2718:2718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4121:4121:4121) (4121:4121:4121))
        (PORT d[0] (2718:2718:2718) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4330:4330:4330) (4330:4330:4330))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4330:4330:4330) (4330:4330:4330))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4330:4330:4330) (4330:4330:4330))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1617:1617:1617) (1617:1617:1617))
        (PORT datac (1576:1576:1576) (1576:1576:1576))
        (PORT datad (2715:2715:2715) (2715:2715:2715))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1368:1368:1368))
        (PORT datab (1619:1619:1619) (1619:1619:1619))
        (PORT datac (938:938:938) (938:938:938))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (263:263:263))
        (PORT datab (244:244:244) (244:244:244))
        (PORT datac (1620:1620:1620) (1620:1620:1620))
        (PORT datad (1288:1288:1288) (1288:1288:1288))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|BufferData\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (266:266:266))
        (PORT datab (1356:1356:1356) (1356:1356:1356))
        (PORT datac (1877:1877:1877) (1877:1877:1877))
        (PORT datad (954:954:954) (954:954:954))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (318:318:318))
        (PORT datac (350:350:350) (350:350:350))
        (PORT datad (529:529:529) (529:529:529))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2157w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (568:568:568) (568:568:568))
        (PORT datab (566:566:566) (566:566:566))
        (PORT datac (762:762:762) (762:762:762))
        (PORT datad (278:278:278) (278:278:278))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2349w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (943:943:943) (943:943:943))
        (PORT datad (1207:1207:1207) (1207:1207:1207))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1920w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (896:896:896))
        (PORT datab (1193:1193:1193) (1193:1193:1193))
        (PORT datac (804:804:804) (804:804:804))
        (PORT datad (247:247:247) (247:247:247))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1971w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (779:779:779) (779:779:779))
        (PORT datac (802:802:802) (802:802:802))
        (PORT datad (749:749:749) (749:749:749))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1920w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (819:819:819))
        (PORT datab (1116:1116:1116) (1116:1116:1116))
        (PORT datac (828:828:828) (828:828:828))
        (PORT datad (260:260:260) (260:260:260))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1836:1836:1836) (1836:1836:1836))
        (PORT ena (2675:2675:2675) (2675:2675:2675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3223:3223:3223))
        (PORT d[1] (3558:3558:3558) (3558:3558:3558))
        (PORT d[2] (3018:3018:3018) (3018:3018:3018))
        (PORT d[3] (3886:3886:3886) (3886:3886:3886))
        (PORT d[4] (2786:2786:2786) (2786:2786:2786))
        (PORT d[5] (2644:2644:2644) (2644:2644:2644))
        (PORT d[6] (2419:2419:2419) (2419:2419:2419))
        (PORT d[7] (2347:2347:2347) (2347:2347:2347))
        (PORT d[8] (3396:3396:3396) (3396:3396:3396))
        (PORT d[9] (2858:2858:2858) (2858:2858:2858))
        (PORT d[10] (2549:2549:2549) (2549:2549:2549))
        (PORT d[11] (2532:2532:2532) (2532:2532:2532))
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (PORT ena (2676:2676:2676) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (PORT ena (2676:2676:2676) (2676:2676:2676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1837:1837:1837))
        (PORT d[0] (2676:2676:2676) (2676:2676:2676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2046:2046:2046) (2046:2046:2046))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2727:2727:2727) (2727:2727:2727))
        (PORT clk (4079:4079:4079) (4079:4079:4079))
        (PORT ena (2665:2665:2665) (2665:2665:2665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3768:3768:3768))
        (PORT d[1] (3754:3754:3754) (3754:3754:3754))
        (PORT d[2] (2372:2372:2372) (2372:2372:2372))
        (PORT d[3] (3969:3969:3969) (3969:3969:3969))
        (PORT d[4] (3605:3605:3605) (3605:3605:3605))
        (PORT d[5] (2824:2824:2824) (2824:2824:2824))
        (PORT d[6] (3379:3379:3379) (3379:3379:3379))
        (PORT d[7] (3131:3131:3131) (3131:3131:3131))
        (PORT d[8] (3750:3750:3750) (3750:3750:3750))
        (PORT d[9] (3280:3280:3280) (3280:3280:3280))
        (PORT d[10] (4254:4254:4254) (4254:4254:4254))
        (PORT d[11] (3481:3481:3481) (3481:3481:3481))
        (PORT clk (4095:4095:4095) (4095:4095:4095))
        (PORT ena (2681:2681:2681) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2333:2333:2333) (2333:2333:2333))
        (PORT clk (4095:4095:4095) (4095:4095:4095))
        (PORT ena (2681:2681:2681) (2681:2681:2681))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4095:4095:4095) (4095:4095:4095))
        (PORT d[0] (2681:2681:2681) (2681:2681:2681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4304:4304:4304) (4304:4304:4304))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4304:4304:4304) (4304:4304:4304))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4304:4304:4304) (4304:4304:4304))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2369w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (546:546:546) (546:546:546))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1941w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2341:2341:2341))
        (PORT datab (2351:2351:2351) (2351:2351:2351))
        (PORT datac (1549:1549:1549) (1549:1549:1549))
        (PORT datad (1459:1459:1459) (1459:1459:1459))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1991w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (744:744:744))
        (PORT datab (738:738:738) (738:738:738))
        (PORT datac (739:739:739) (739:739:739))
        (PORT datad (748:748:748) (748:748:748))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1941w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (776:776:776) (776:776:776))
        (PORT datab (785:785:785) (785:785:785))
        (PORT datac (271:271:271) (271:271:271))
        (PORT datad (809:809:809) (809:809:809))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1768:1768:1768) (1768:1768:1768))
        (PORT ena (2520:2520:2520) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4150:4150:4150) (4150:4150:4150))
        (PORT d[1] (4895:4895:4895) (4895:4895:4895))
        (PORT d[2] (5264:5264:5264) (5264:5264:5264))
        (PORT d[3] (2998:2998:2998) (2998:2998:2998))
        (PORT d[4] (3665:3665:3665) (3665:3665:3665))
        (PORT d[5] (3417:3417:3417) (3417:3417:3417))
        (PORT d[6] (3874:3874:3874) (3874:3874:3874))
        (PORT d[7] (3487:3487:3487) (3487:3487:3487))
        (PORT d[8] (3150:3150:3150) (3150:3150:3150))
        (PORT d[9] (3385:3385:3385) (3385:3385:3385))
        (PORT d[10] (2344:2344:2344) (2344:2344:2344))
        (PORT d[11] (2651:2651:2651) (2651:2651:2651))
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1769:1769:1769) (1769:1769:1769))
        (PORT d[0] (2521:2521:2521) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1978:1978:1978) (1978:1978:1978))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1022:1022:1022) (1022:1022:1022))
        (PORT clk (3924:3924:3924) (3924:3924:3924))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3164:3164:3164) (3164:3164:3164))
        (PORT d[1] (3518:3518:3518) (3518:3518:3518))
        (PORT d[2] (4092:4092:4092) (4092:4092:4092))
        (PORT d[3] (2572:2572:2572) (2572:2572:2572))
        (PORT d[4] (3424:3424:3424) (3424:3424:3424))
        (PORT d[5] (3344:3344:3344) (3344:3344:3344))
        (PORT d[6] (2590:2590:2590) (2590:2590:2590))
        (PORT d[7] (3177:3177:3177) (3177:3177:3177))
        (PORT d[8] (3565:3565:3565) (3565:3565:3565))
        (PORT d[9] (2909:2909:2909) (2909:2909:2909))
        (PORT d[10] (2795:2795:2795) (2795:2795:2795))
        (PORT d[11] (2567:2567:2567) (2567:2567:2567))
        (PORT clk (3940:3940:3940) (3940:3940:3940))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (3940:3940:3940) (3940:3940:3940))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3940:3940:3940) (3940:3940:3940))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4149:4149:4149) (4149:4149:4149))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4149:4149:4149) (4149:4149:4149))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4149:4149:4149) (4149:4149:4149))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1717:1717:1717) (1717:1717:1717))
        (PORT datab (1304:1304:1304) (1304:1304:1304))
        (PORT datac (2943:2943:2943) (2943:2943:2943))
        (PORT datad (2265:2265:2265) (2265:2265:2265))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2379w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (932:932:932) (932:932:932))
        (PORT datad (1202:1202:1202) (1202:1202:1202))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1951w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2700:2700:2700) (2700:2700:2700))
        (PORT datab (1907:1907:1907) (1907:1907:1907))
        (PORT datac (2046:2046:2046) (2046:2046:2046))
        (PORT datad (2462:2462:2462) (2462:2462:2462))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1951w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1047:1047:1047))
        (PORT datab (1289:1289:1289) (1289:1289:1289))
        (PORT datac (1046:1046:1046) (1046:1046:1046))
        (PORT datad (733:733:733) (733:733:733))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1828:1828:1828) (1828:1828:1828))
        (PORT ena (2544:2544:2544) (2544:2544:2544))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (3932:3932:3932))
        (PORT d[1] (4484:4484:4484) (4484:4484:4484))
        (PORT d[2] (4520:4520:4520) (4520:4520:4520))
        (PORT d[3] (4000:4000:4000) (4000:4000:4000))
        (PORT d[4] (3686:3686:3686) (3686:3686:3686))
        (PORT d[5] (3224:3224:3224) (3224:3224:3224))
        (PORT d[6] (3928:3928:3928) (3928:3928:3928))
        (PORT d[7] (3074:3074:3074) (3074:3074:3074))
        (PORT d[8] (3742:3742:3742) (3742:3742:3742))
        (PORT d[9] (3524:3524:3524) (3524:3524:3524))
        (PORT d[10] (2858:2858:2858) (2858:2858:2858))
        (PORT d[11] (2795:2795:2795) (2795:2795:2795))
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (PORT ena (2545:2545:2545) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (PORT ena (2545:2545:2545) (2545:2545:2545))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1829:1829:1829))
        (PORT d[0] (2545:2545:2545) (2545:2545:2545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2038:2038:2038) (2038:2038:2038))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2308:2308:2308))
        (PORT clk (3914:3914:3914) (3914:3914:3914))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3551:3551:3551))
        (PORT d[1] (2907:2907:2907) (2907:2907:2907))
        (PORT d[2] (3372:3372:3372) (3372:3372:3372))
        (PORT d[3] (3379:3379:3379) (3379:3379:3379))
        (PORT d[4] (3562:3562:3562) (3562:3562:3562))
        (PORT d[5] (3180:3180:3180) (3180:3180:3180))
        (PORT d[6] (3207:3207:3207) (3207:3207:3207))
        (PORT d[7] (3835:3835:3835) (3835:3835:3835))
        (PORT d[8] (3360:3360:3360) (3360:3360:3360))
        (PORT d[9] (3567:3567:3567) (3567:3567:3567))
        (PORT d[10] (3273:3273:3273) (3273:3273:3273))
        (PORT d[11] (3631:3631:3631) (3631:3631:3631))
        (PORT clk (3930:3930:3930) (3930:3930:3930))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (3930:3930:3930) (3930:3930:3930))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3930:3930:3930) (3930:3930:3930))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4139:4139:4139))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4139:4139:4139))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4139:4139:4139) (4139:4139:4139))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1710:1710:1710) (1710:1710:1710))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1230:1230:1230))
        (PORT datab (2746:2746:2746) (2746:2746:2746))
        (PORT datac (1705:1705:1705) (1705:1705:1705))
        (PORT datad (1300:1300:1300) (1300:1300:1300))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1583:1583:1583))
        (PORT datab (252:252:252) (252:252:252))
        (PORT datac (1832:1832:1832) (1832:1832:1832))
        (PORT datad (241:241:241) (241:241:241))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (361:361:361) (361:361:361))
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (355:355:355) (355:355:355))
        (PORT datad (435:435:435) (435:435:435))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2024w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datad (564:564:564) (564:564:564))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2024w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1709:1709:1709) (1709:1709:1709))
        (PORT datab (1808:1808:1808) (1808:1808:1808))
        (PORT datac (1622:1622:1622) (1622:1622:1622))
        (PORT datad (1840:1840:1840) (1840:1840:1840))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2157w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (805:805:805) (805:805:805))
        (PORT datad (749:749:749) (749:749:749))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2024w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (839:839:839) (839:839:839))
        (PORT datab (1115:1115:1115) (1115:1115:1115))
        (PORT datac (286:286:286) (286:286:286))
        (PORT datad (252:252:252) (252:252:252))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1783:1783:1783) (1783:1783:1783))
        (PORT ena (1782:1782:1782) (1782:1782:1782))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2488:2488:2488) (2488:2488:2488))
        (PORT d[1] (2881:2881:2881) (2881:2881:2881))
        (PORT d[2] (1865:1865:1865) (1865:1865:1865))
        (PORT d[3] (2243:2243:2243) (2243:2243:2243))
        (PORT d[4] (2127:2127:2127) (2127:2127:2127))
        (PORT d[5] (2109:2109:2109) (2109:2109:2109))
        (PORT d[6] (1792:1792:1792) (1792:1792:1792))
        (PORT d[7] (1638:1638:1638) (1638:1638:1638))
        (PORT d[8] (2034:2034:2034) (2034:2034:2034))
        (PORT d[9] (1670:1670:1670) (1670:1670:1670))
        (PORT d[10] (1595:1595:1595) (1595:1595:1595))
        (PORT d[11] (1682:1682:1682) (1682:1682:1682))
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT ena (1783:1783:1783) (1783:1783:1783))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT d[0] (1783:1783:1783) (1783:1783:1783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2075:2075:2075))
        (PORT clk (4022:4022:4022) (4022:4022:4022))
        (PORT ena (1425:1425:1425) (1425:1425:1425))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2058:2058:2058) (2058:2058:2058))
        (PORT d[1] (2499:2499:2499) (2499:2499:2499))
        (PORT d[2] (2493:2493:2493) (2493:2493:2493))
        (PORT d[3] (2536:2536:2536) (2536:2536:2536))
        (PORT d[4] (1911:1911:1911) (1911:1911:1911))
        (PORT d[5] (1657:1657:1657) (1657:1657:1657))
        (PORT d[6] (1634:1634:1634) (1634:1634:1634))
        (PORT d[7] (2378:2378:2378) (2378:2378:2378))
        (PORT d[8] (1671:1671:1671) (1671:1671:1671))
        (PORT d[9] (1900:1900:1900) (1900:1900:1900))
        (PORT d[10] (2725:2725:2725) (2725:2725:2725))
        (PORT d[11] (2963:2963:2963) (2963:2963:2963))
        (PORT clk (4038:4038:4038) (4038:4038:4038))
        (PORT ena (1441:1441:1441) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1093:1093:1093) (1093:1093:1093))
        (PORT clk (4038:4038:4038) (4038:4038:4038))
        (PORT ena (1441:1441:1441) (1441:1441:1441))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4038:4038:4038) (4038:4038:4038))
        (PORT d[0] (1441:1441:1441) (1441:1441:1441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4247:4247:4247))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4247:4247:4247))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4247:4247:4247) (4247:4247:4247))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2230w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (PORT datab (556:556:556) (556:556:556))
        (PORT datac (764:764:764) (764:764:764))
        (PORT datad (272:272:272) (272:272:272))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2044w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2183:2183:2183) (2183:2183:2183))
        (PORT datab (2087:2087:2087) (2087:2087:2087))
        (PORT datac (1601:1601:1601) (1601:1601:1601))
        (PORT datad (1445:1445:1445) (1445:1445:1445))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1991w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (805:805:805) (805:805:805))
        (PORT datad (749:749:749) (749:749:749))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2044w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (840:840:840))
        (PORT datab (281:281:281) (281:281:281))
        (PORT datac (272:272:272) (272:272:272))
        (PORT datad (1116:1116:1116) (1116:1116:1116))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (PORT ena (2085:2085:2085) (2085:2085:2085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2482:2482:2482))
        (PORT d[1] (2561:2561:2561) (2561:2561:2561))
        (PORT d[2] (2192:2192:2192) (2192:2192:2192))
        (PORT d[3] (3336:3336:3336) (3336:3336:3336))
        (PORT d[4] (2472:2472:2472) (2472:2472:2472))
        (PORT d[5] (2418:2418:2418) (2418:2418:2418))
        (PORT d[6] (2227:2227:2227) (2227:2227:2227))
        (PORT d[7] (1953:1953:1953) (1953:1953:1953))
        (PORT d[8] (2020:2020:2020) (2020:2020:2020))
        (PORT d[9] (2028:2028:2028) (2028:2028:2028))
        (PORT d[10] (1931:1931:1931) (1931:1931:1931))
        (PORT d[11] (2020:2020:2020) (2020:2020:2020))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2086:2086:2086) (2086:2086:2086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT d[0] (2086:2086:2086) (2086:2086:2086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2408:2408:2408) (2408:2408:2408))
        (PORT clk (4065:4065:4065) (4065:4065:4065))
        (PORT ena (1433:1433:1433) (1433:1433:1433))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2711:2711:2711) (2711:2711:2711))
        (PORT d[1] (2509:2509:2509) (2509:2509:2509))
        (PORT d[2] (2535:2535:2535) (2535:2535:2535))
        (PORT d[3] (2799:2799:2799) (2799:2799:2799))
        (PORT d[4] (2237:2237:2237) (2237:2237:2237))
        (PORT d[5] (2283:2283:2283) (2283:2283:2283))
        (PORT d[6] (2235:2235:2235) (2235:2235:2235))
        (PORT d[7] (2741:2741:2741) (2741:2741:2741))
        (PORT d[8] (2002:2002:2002) (2002:2002:2002))
        (PORT d[9] (2228:2228:2228) (2228:2228:2228))
        (PORT d[10] (2842:2842:2842) (2842:2842:2842))
        (PORT d[11] (2281:2281:2281) (2281:2281:2281))
        (PORT clk (4081:4081:4081) (4081:4081:4081))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1088:1088:1088))
        (PORT clk (4081:4081:4081) (4081:4081:4081))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4081:4081:4081) (4081:4081:4081))
        (PORT d[0] (1449:1449:1449) (1449:1449:1449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4290:4290:4290) (4290:4290:4290))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4290:4290:4290) (4290:4290:4290))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4290:4290:4290) (4290:4290:4290))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (2024:2024:2024))
        (PORT datab (1446:1446:1446) (1446:1446:1446))
        (PORT datac (1116:1116:1116) (1116:1116:1116))
        (PORT datad (1767:1767:1767) (1767:1767:1767))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2013w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (902:902:902))
        (PORT datab (945:945:945) (945:945:945))
        (PORT datac (1027:1027:1027) (1027:1027:1027))
        (PORT datad (786:786:786) (786:786:786))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2013w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (840:840:840))
        (PORT datab (1119:1119:1119) (1119:1119:1119))
        (PORT datac (283:283:283) (283:283:283))
        (PORT datad (254:254:254) (254:254:254))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1765:1765:1765) (1765:1765:1765))
        (PORT ena (2431:2431:2431) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2918:2918:2918) (2918:2918:2918))
        (PORT d[1] (3219:3219:3219) (3219:3219:3219))
        (PORT d[2] (2821:2821:2821) (2821:2821:2821))
        (PORT d[3] (2791:2791:2791) (2791:2791:2791))
        (PORT d[4] (2791:2791:2791) (2791:2791:2791))
        (PORT d[5] (2395:2395:2395) (2395:2395:2395))
        (PORT d[6] (3886:3886:3886) (3886:3886:3886))
        (PORT d[7] (2793:2793:2793) (2793:2793:2793))
        (PORT d[8] (2874:2874:2874) (2874:2874:2874))
        (PORT d[9] (2599:2599:2599) (2599:2599:2599))
        (PORT d[10] (3138:3138:3138) (3138:3138:3138))
        (PORT d[11] (2112:2112:2112) (2112:2112:2112))
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (PORT ena (2432:2432:2432) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (PORT ena (2432:2432:2432) (2432:2432:2432))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1766:1766:1766) (1766:1766:1766))
        (PORT d[0] (2432:2432:2432) (2432:2432:2432))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1975:1975:1975) (1975:1975:1975))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3161:3161:3161))
        (PORT clk (4143:4143:4143) (4143:4143:4143))
        (PORT ena (2491:2491:2491) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2946:2946:2946) (2946:2946:2946))
        (PORT d[1] (2828:2828:2828) (2828:2828:2828))
        (PORT d[2] (3244:3244:3244) (3244:3244:3244))
        (PORT d[3] (2936:2936:2936) (2936:2936:2936))
        (PORT d[4] (3064:3064:3064) (3064:3064:3064))
        (PORT d[5] (2628:2628:2628) (2628:2628:2628))
        (PORT d[6] (2177:2177:2177) (2177:2177:2177))
        (PORT d[7] (3059:3059:3059) (3059:3059:3059))
        (PORT d[8] (2205:2205:2205) (2205:2205:2205))
        (PORT d[9] (3790:3790:3790) (3790:3790:3790))
        (PORT d[10] (3537:3537:3537) (3537:3537:3537))
        (PORT d[11] (2327:2327:2327) (2327:2327:2327))
        (PORT clk (4159:4159:4159) (4159:4159:4159))
        (PORT ena (2507:2507:2507) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2159:2159:2159) (2159:2159:2159))
        (PORT clk (4159:4159:4159) (4159:4159:4159))
        (PORT ena (2507:2507:2507) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4159:4159:4159) (4159:4159:4159))
        (PORT d[0] (2507:2507:2507) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4368:4368:4368) (4368:4368:4368))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4368:4368:4368) (4368:4368:4368))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4368:4368:4368) (4368:4368:4368))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2034w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (2181:2181:2181))
        (PORT datab (2087:2087:2087) (2087:2087:2087))
        (PORT datac (1544:1544:1544) (1544:1544:1544))
        (PORT datad (1447:1447:1447) (1447:1447:1447))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2034w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (1015:1015:1015))
        (PORT datab (753:753:753) (753:753:753))
        (PORT datac (454:454:454) (454:454:454))
        (PORT datad (431:431:431) (431:431:431))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1832:1832:1832) (1832:1832:1832))
        (PORT ena (2233:2233:2233) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2486:2486:2486) (2486:2486:2486))
        (PORT d[1] (2889:2889:2889) (2889:2889:2889))
        (PORT d[2] (2511:2511:2511) (2511:2511:2511))
        (PORT d[3] (3407:3407:3407) (3407:3407:3407))
        (PORT d[4] (3322:3322:3322) (3322:3322:3322))
        (PORT d[5] (2721:2721:2721) (2721:2721:2721))
        (PORT d[6] (2546:2546:2546) (2546:2546:2546))
        (PORT d[7] (2116:2116:2116) (2116:2116:2116))
        (PORT d[8] (2304:2304:2304) (2304:2304:2304))
        (PORT d[9] (2377:2377:2377) (2377:2377:2377))
        (PORT d[10] (2230:2230:2230) (2230:2230:2230))
        (PORT d[11] (2058:2058:2058) (2058:2058:2058))
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (PORT ena (2234:2234:2234) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (PORT ena (2234:2234:2234) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1833:1833:1833) (1833:1833:1833))
        (PORT d[0] (2234:2234:2234) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2042:2042:2042) (2042:2042:2042))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2693:2693:2693) (2693:2693:2693))
        (PORT clk (4057:4057:4057) (4057:4057:4057))
        (PORT ena (1745:1745:1745) (1745:1745:1745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (3055:3055:3055))
        (PORT d[1] (2823:2823:2823) (2823:2823:2823))
        (PORT d[2] (2847:2847:2847) (2847:2847:2847))
        (PORT d[3] (2868:2868:2868) (2868:2868:2868))
        (PORT d[4] (2570:2570:2570) (2570:2570:2570))
        (PORT d[5] (2299:2299:2299) (2299:2299:2299))
        (PORT d[6] (2552:2552:2552) (2552:2552:2552))
        (PORT d[7] (3076:3076:3076) (3076:3076:3076))
        (PORT d[8] (2325:2325:2325) (2325:2325:2325))
        (PORT d[9] (3590:3590:3590) (3590:3590:3590))
        (PORT d[10] (2900:2900:2900) (2900:2900:2900))
        (PORT d[11] (3596:3596:3596) (3596:3596:3596))
        (PORT clk (4073:4073:4073) (4073:4073:4073))
        (PORT ena (1761:1761:1761) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1413:1413:1413))
        (PORT clk (4073:4073:4073) (4073:4073:4073))
        (PORT ena (1761:1761:1761) (1761:1761:1761))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4073:4073:4073) (4073:4073:4073))
        (PORT d[0] (1761:1761:1761) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4282:4282:4282) (4282:4282:4282))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4282:4282:4282) (4282:4282:4282))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4282:4282:4282) (4282:4282:4282))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1122:1122:1122))
        (PORT datab (1749:1749:1749) (1749:1749:1749))
        (PORT datac (2008:2008:2008) (2008:2008:2008))
        (PORT datad (1457:1457:1457) (1457:1457:1457))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (2124:2124:2124))
        (PORT datab (250:250:250) (250:250:250))
        (PORT datac (1165:1165:1165) (1165:1165:1165))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (2176:2176:2176) (2176:2176:2176))
        (PORT datac (1658:1658:1658) (1658:1658:1658))
        (PORT datad (1532:1532:1532) (1532:1532:1532))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (750:750:750))
        (PORT datab (249:249:249) (249:249:249))
        (PORT datac (653:653:653) (653:653:653))
        (PORT datad (659:659:659) (659:659:659))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (982:982:982))
        (PORT datab (1350:1350:1350) (1350:1350:1350))
        (PORT datac (1881:1881:1881) (1881:1881:1881))
        (PORT datad (430:430:430) (430:430:430))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1795w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (753:753:753) (753:753:753))
        (PORT datad (768:768:768) (768:768:768))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|Count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (2853:2853:2853) (2853:2853:2853))
        (PORT datain (84:84:84) (84:84:84))
        (PORT sclr (951:951:951) (951:951:951))
        (PORT ena (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (829:829:829))
        (PORT datab (829:829:829) (829:829:829))
        (PORT datac (1055:1055:1055) (1055:1055:1055))
        (PORT datad (939:939:939) (939:939:939))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2260w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2224:2224:2224) (2224:2224:2224))
        (PORT datab (1758:1758:1758) (1758:1758:1758))
        (PORT datac (1888:1888:1888) (1888:1888:1888))
        (PORT datad (1608:1608:1608) (1608:1608:1608))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2230w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (1011:1011:1011))
        (PORT datab (767:767:767) (767:767:767))
        (PORT datac (780:780:780) (780:780:780))
        (PORT datad (962:962:962) (962:962:962))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2260w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1030:1030:1030))
        (PORT datab (1022:1022:1022) (1022:1022:1022))
        (PORT datac (1021:1021:1021) (1021:1021:1021))
        (PORT datad (260:260:260) (260:260:260))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1803:1803:1803) (1803:1803:1803))
        (PORT ena (2627:2627:2627) (2627:2627:2627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3952:3952:3952))
        (PORT d[1] (3313:3313:3313) (3313:3313:3313))
        (PORT d[2] (3922:3922:3922) (3922:3922:3922))
        (PORT d[3] (3423:3423:3423) (3423:3423:3423))
        (PORT d[4] (2987:2987:2987) (2987:2987:2987))
        (PORT d[5] (2420:2420:2420) (2420:2420:2420))
        (PORT d[6] (3887:3887:3887) (3887:3887:3887))
        (PORT d[7] (2861:2861:2861) (2861:2861:2861))
        (PORT d[8] (3038:3038:3038) (3038:3038:3038))
        (PORT d[9] (3006:3006:3006) (3006:3006:3006))
        (PORT d[10] (2848:2848:2848) (2848:2848:2848))
        (PORT d[11] (2667:2667:2667) (2667:2667:2667))
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (PORT ena (2628:2628:2628) (2628:2628:2628))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1804:1804:1804) (1804:1804:1804))
        (PORT d[0] (2628:2628:2628) (2628:2628:2628))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2013:2013:2013) (2013:2013:2013))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3147:3147:3147) (3147:3147:3147))
        (PORT clk (3995:3995:3995) (3995:3995:3995))
        (PORT ena (1489:1489:1489) (1489:1489:1489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2682:2682:2682) (2682:2682:2682))
        (PORT d[1] (2505:2505:2505) (2505:2505:2505))
        (PORT d[2] (2949:2949:2949) (2949:2949:2949))
        (PORT d[3] (2375:2375:2375) (2375:2375:2375))
        (PORT d[4] (2275:2275:2275) (2275:2275:2275))
        (PORT d[5] (3628:3628:3628) (3628:3628:3628))
        (PORT d[6] (2418:2418:2418) (2418:2418:2418))
        (PORT d[7] (2574:2574:2574) (2574:2574:2574))
        (PORT d[8] (2614:2614:2614) (2614:2614:2614))
        (PORT d[9] (3387:3387:3387) (3387:3387:3387))
        (PORT d[10] (2535:2535:2535) (2535:2535:2535))
        (PORT d[11] (3044:3044:3044) (3044:3044:3044))
        (PORT clk (4011:4011:4011) (4011:4011:4011))
        (PORT ena (1505:1505:1505) (1505:1505:1505))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1157:1157:1157))
        (PORT clk (4011:4011:4011) (4011:4011:4011))
        (PORT ena (1505:1505:1505) (1505:1505:1505))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4011:4011:4011) (4011:4011:4011))
        (PORT d[0] (1505:1505:1505) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4220:4220:4220) (4220:4220:4220))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4220:4220:4220) (4220:4220:4220))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4220:4220:4220) (4220:4220:4220))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (340:340:340) (340:340:340))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2240w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (879:879:879) (879:879:879))
        (PORT datab (1019:1019:1019) (1019:1019:1019))
        (PORT datac (920:920:920) (920:920:920))
        (PORT datad (787:787:787) (787:787:787))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2210w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (813:813:813))
        (PORT datab (754:754:754) (754:754:754))
        (PORT datac (802:802:802) (802:802:802))
        (PORT datad (775:775:775) (775:775:775))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2240w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1076:1076:1076))
        (PORT datab (1097:1097:1097) (1097:1097:1097))
        (PORT datac (768:768:768) (768:768:768))
        (PORT datad (1372:1372:1372) (1372:1372:1372))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (378:378:378) (378:378:378))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (PORT ena (2284:2284:2284) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3597:3597:3597) (3597:3597:3597))
        (PORT d[1] (3047:3047:3047) (3047:3047:3047))
        (PORT d[2] (2861:2861:2861) (2861:2861:2861))
        (PORT d[3] (3170:3170:3170) (3170:3170:3170))
        (PORT d[4] (2933:2933:2933) (2933:2933:2933))
        (PORT d[5] (2909:2909:2909) (2909:2909:2909))
        (PORT d[6] (3352:3352:3352) (3352:3352:3352))
        (PORT d[7] (2888:2888:2888) (2888:2888:2888))
        (PORT d[8] (3035:3035:3035) (3035:3035:3035))
        (PORT d[9] (3151:3151:3151) (3151:3151:3151))
        (PORT d[10] (2408:2408:2408) (2408:2408:2408))
        (PORT d[11] (2329:2329:2329) (2329:2329:2329))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2285:2285:2285) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2285:2285:2285) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT d[0] (2285:2285:2285) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2830:2830:2830) (2830:2830:2830))
        (PORT clk (4049:4049:4049) (4049:4049:4049))
        (PORT ena (2327:2327:2327) (2327:2327:2327))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4171:4171:4171))
        (PORT d[1] (3963:3963:3963) (3963:3963:3963))
        (PORT d[2] (2891:2891:2891) (2891:2891:2891))
        (PORT d[3] (2823:2823:2823) (2823:2823:2823))
        (PORT d[4] (3621:3621:3621) (3621:3621:3621))
        (PORT d[5] (2938:2938:2938) (2938:2938:2938))
        (PORT d[6] (2418:2418:2418) (2418:2418:2418))
        (PORT d[7] (2896:2896:2896) (2896:2896:2896))
        (PORT d[8] (2925:2925:2925) (2925:2925:2925))
        (PORT d[9] (3551:3551:3551) (3551:3551:3551))
        (PORT d[10] (3228:3228:3228) (3228:3228:3228))
        (PORT d[11] (3999:3999:3999) (3999:3999:3999))
        (PORT clk (4065:4065:4065) (4065:4065:4065))
        (PORT ena (2343:2343:2343) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1995:1995:1995) (1995:1995:1995))
        (PORT clk (4065:4065:4065) (4065:4065:4065))
        (PORT ena (2343:2343:2343) (2343:2343:2343))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4065:4065:4065) (4065:4065:4065))
        (PORT d[0] (2343:2343:2343) (2343:2343:2343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4274:4274:4274) (4274:4274:4274))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4274:4274:4274) (4274:4274:4274))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4274:4274:4274) (4274:4274:4274))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1620:1620:1620))
        (PORT datab (1576:1576:1576) (1576:1576:1576))
        (PORT datac (1617:1617:1617) (1617:1617:1617))
        (PORT datad (2273:2273:2273) (2273:2273:2273))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (890:890:890))
        (PORT datab (1608:1608:1608) (1608:1608:1608))
        (PORT datac (1613:1613:1613) (1613:1613:1613))
        (PORT datad (243:243:243) (243:243:243))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (265:265:265))
        (PORT datab (2173:2173:2173) (2173:2173:2173))
        (PORT datac (1660:1660:1660) (1660:1660:1660))
        (PORT datad (1531:1531:1531) (1531:1531:1531))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (444:444:444))
        (PORT datac (735:735:735) (735:735:735))
        (PORT datad (391:391:391) (391:391:391))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datac combout (242:242:242) (242:242:242))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (698:698:698))
        (PORT datab (1351:1351:1351) (1351:1351:1351))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (653:653:653) (653:653:653))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1858w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (574:574:574))
        (PORT datab (279:279:279) (279:279:279))
        (PORT datac (765:765:765) (765:765:765))
        (PORT datad (554:554:554) (554:554:554))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1888w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (808:808:808))
        (PORT datab (477:477:477) (477:477:477))
        (PORT datac (706:706:706) (706:706:706))
        (PORT datad (847:847:847) (847:847:847))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1868w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (483:483:483))
        (PORT datab (262:262:262) (262:262:262))
        (PORT datac (265:265:265) (265:265:265))
        (PORT datad (256:256:256) (256:256:256))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1888w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (827:827:827))
        (PORT datab (849:849:849) (849:849:849))
        (PORT datac (761:761:761) (761:761:761))
        (PORT datad (848:848:848) (848:848:848))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1806:1806:1806) (1806:1806:1806))
        (PORT ena (2603:2603:2603) (2603:2603:2603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4514:4514:4514))
        (PORT d[1] (3170:3170:3170) (3170:3170:3170))
        (PORT d[2] (3248:3248:3248) (3248:3248:3248))
        (PORT d[3] (3249:3249:3249) (3249:3249:3249))
        (PORT d[4] (2457:2457:2457) (2457:2457:2457))
        (PORT d[5] (3106:3106:3106) (3106:3106:3106))
        (PORT d[6] (3405:3405:3405) (3405:3405:3405))
        (PORT d[7] (3392:3392:3392) (3392:3392:3392))
        (PORT d[8] (3154:3154:3154) (3154:3154:3154))
        (PORT d[9] (3203:3203:3203) (3203:3203:3203))
        (PORT d[10] (2375:2375:2375) (2375:2375:2375))
        (PORT d[11] (2304:2304:2304) (2304:2304:2304))
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (PORT ena (2604:2604:2604) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (PORT ena (2604:2604:2604) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1807:1807:1807))
        (PORT d[0] (2604:2604:2604) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2016:2016:2016) (2016:2016:2016))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3343:3343:3343) (3343:3343:3343))
        (PORT clk (4213:4213:4213) (4213:4213:4213))
        (PORT ena (2762:2762:2762) (2762:2762:2762))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (3914:3914:3914))
        (PORT d[1] (3508:3508:3508) (3508:3508:3508))
        (PORT d[2] (2409:2409:2409) (2409:2409:2409))
        (PORT d[3] (2934:2934:2934) (2934:2934:2934))
        (PORT d[4] (4651:4651:4651) (4651:4651:4651))
        (PORT d[5] (2978:2978:2978) (2978:2978:2978))
        (PORT d[6] (3955:3955:3955) (3955:3955:3955))
        (PORT d[7] (3397:3397:3397) (3397:3397:3397))
        (PORT d[8] (4095:4095:4095) (4095:4095:4095))
        (PORT d[9] (3674:3674:3674) (3674:3674:3674))
        (PORT d[10] (3790:3790:3790) (3790:3790:3790))
        (PORT d[11] (3841:3841:3841) (3841:3841:3841))
        (PORT clk (4229:4229:4229) (4229:4229:4229))
        (PORT ena (2778:2778:2778) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2430:2430:2430) (2430:2430:2430))
        (PORT clk (4229:4229:4229) (4229:4229:4229))
        (PORT ena (2778:2778:2778) (2778:2778:2778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4229:4229:4229) (4229:4229:4229))
        (PORT d[0] (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4438:4438:4438) (4438:4438:4438))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4438:4438:4438) (4438:4438:4438))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4438:4438:4438) (4438:4438:4438))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (515:515:515))
        (PORT datab (344:344:344) (344:344:344))
        (PORT datac (545:545:545) (545:545:545))
        (PORT datad (534:534:534) (534:534:534))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1775w\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (873:873:873))
        (PORT datab (762:762:762) (762:762:762))
        (PORT datac (765:765:765) (765:765:765))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1868w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (803:803:803))
        (PORT datab (812:812:812) (812:812:812))
        (PORT datac (275:275:275) (275:275:275))
        (PORT datad (850:850:850) (850:850:850))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1868w\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (712:712:712))
        (PORT datab (475:475:475) (475:475:475))
        (PORT datac (1254:1254:1254) (1254:1254:1254))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1783:1783:1783) (1783:1783:1783))
        (PORT ena (2615:2615:2615) (2615:2615:2615))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (5131:5131:5131))
        (PORT d[1] (3259:3259:3259) (3259:3259:3259))
        (PORT d[2] (2913:2913:2913) (2913:2913:2913))
        (PORT d[3] (3593:3593:3593) (3593:3593:3593))
        (PORT d[4] (2786:2786:2786) (2786:2786:2786))
        (PORT d[5] (3443:3443:3443) (3443:3443:3443))
        (PORT d[6] (3281:3281:3281) (3281:3281:3281))
        (PORT d[7] (3694:3694:3694) (3694:3694:3694))
        (PORT d[8] (3460:3460:3460) (3460:3460:3460))
        (PORT d[9] (2904:2904:2904) (2904:2904:2904))
        (PORT d[10] (2398:2398:2398) (2398:2398:2398))
        (PORT d[11] (2240:2240:2240) (2240:2240:2240))
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT ena (2616:2616:2616) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT ena (2616:2616:2616) (2616:2616:2616))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1784:1784:1784) (1784:1784:1784))
        (PORT d[0] (2616:2616:2616) (2616:2616:2616))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1993:1993:1993) (1993:1993:1993))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3641:3641:3641) (3641:3641:3641))
        (PORT clk (4126:4126:4126) (4126:4126:4126))
        (PORT ena (2727:2727:2727) (2727:2727:2727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3603:3603:3603) (3603:3603:3603))
        (PORT d[1] (2557:2557:2557) (2557:2557:2557))
        (PORT d[2] (2388:2388:2388) (2388:2388:2388))
        (PORT d[3] (2920:2920:2920) (2920:2920:2920))
        (PORT d[4] (4348:4348:4348) (4348:4348:4348))
        (PORT d[5] (2659:2659:2659) (2659:2659:2659))
        (PORT d[6] (3648:3648:3648) (3648:3648:3648))
        (PORT d[7] (3143:3143:3143) (3143:3143:3143))
        (PORT d[8] (3896:3896:3896) (3896:3896:3896))
        (PORT d[9] (3621:3621:3621) (3621:3621:3621))
        (PORT d[10] (3145:3145:3145) (3145:3145:3145))
        (PORT d[11] (3543:3543:3543) (3543:3543:3543))
        (PORT clk (4142:4142:4142) (4142:4142:4142))
        (PORT ena (2743:2743:2743) (2743:2743:2743))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2395:2395:2395) (2395:2395:2395))
        (PORT clk (4142:4142:4142) (4142:4142:4142))
        (PORT ena (2743:2743:2743) (2743:2743:2743))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4142:4142:4142) (4142:4142:4142))
        (PORT d[0] (2743:2743:2743) (2743:2743:2743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4351:4351:4351) (4351:4351:4351))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4351:4351:4351) (4351:4351:4351))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4351:4351:4351) (4351:4351:4351))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1410:1410:1410))
        (PORT datab (1127:1127:1127) (1127:1127:1127))
        (PORT datac (2346:2346:2346) (2346:2346:2346))
        (PORT datad (2696:2696:2696) (2696:2696:2696))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (260:260:260))
        (PORT datab (244:244:244) (244:244:244))
        (PORT datac (1358:1358:1358) (1358:1358:1358))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (267:267:267))
        (PORT datac (1656:1656:1656) (1656:1656:1656))
        (PORT datad (2174:2174:2174) (2174:2174:2174))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (785:785:785))
        (PORT datab (735:735:735) (735:735:735))
        (PORT datac (906:906:906) (906:906:906))
        (PORT datad (1559:1559:1559) (1559:1559:1559))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2349w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (334:334:334) (334:334:334))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1838w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (825:825:825))
        (PORT datab (254:254:254) (254:254:254))
        (PORT datac (759:759:759) (759:759:759))
        (PORT datad (685:685:685) (685:685:685))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1785w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (339:339:339) (339:339:339))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2210w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2298:2298:2298) (2298:2298:2298))
        (PORT datab (2548:2548:2548) (2548:2548:2548))
        (PORT datac (1469:1469:1469) (1469:1469:1469))
        (PORT datad (1802:1802:1802) (1802:1802:1802))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2210w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2346:2346:2346) (2346:2346:2346))
        (PORT datab (2253:2253:2253) (2253:2253:2253))
        (PORT datac (2016:2016:2016) (2016:2016:2016))
        (PORT datad (1618:1618:1618) (1618:1618:1618))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (385:385:385) (385:385:385))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1797:1797:1797) (1797:1797:1797))
        (PORT ena (1152:1152:1152) (1152:1152:1152))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3825:3825:3825))
        (PORT d[1] (4272:4272:4272) (4272:4272:4272))
        (PORT d[2] (4947:4947:4947) (4947:4947:4947))
        (PORT d[3] (3318:3318:3318) (3318:3318:3318))
        (PORT d[4] (3931:3931:3931) (3931:3931:3931))
        (PORT d[5] (3423:3423:3423) (3423:3423:3423))
        (PORT d[6] (3901:3901:3901) (3901:3901:3901))
        (PORT d[7] (3364:3364:3364) (3364:3364:3364))
        (PORT d[8] (2861:2861:2861) (2861:2861:2861))
        (PORT d[9] (3160:3160:3160) (3160:3160:3160))
        (PORT d[10] (2321:2321:2321) (2321:2321:2321))
        (PORT d[11] (2971:2971:2971) (2971:2971:2971))
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT ena (1153:1153:1153) (1153:1153:1153))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1798:1798:1798) (1798:1798:1798))
        (PORT d[0] (1153:1153:1153) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2007:2007:2007) (2007:2007:2007))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1360:1360:1360))
        (PORT clk (4083:4083:4083) (4083:4083:4083))
        (PORT ena (1181:1181:1181) (1181:1181:1181))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2787:2787:2787) (2787:2787:2787))
        (PORT d[1] (3220:3220:3220) (3220:3220:3220))
        (PORT d[2] (3675:3675:3675) (3675:3675:3675))
        (PORT d[3] (3120:3120:3120) (3120:3120:3120))
        (PORT d[4] (3751:3751:3751) (3751:3751:3751))
        (PORT d[5] (3148:3148:3148) (3148:3148:3148))
        (PORT d[6] (2698:2698:2698) (2698:2698:2698))
        (PORT d[7] (3384:3384:3384) (3384:3384:3384))
        (PORT d[8] (3562:3562:3562) (3562:3562:3562))
        (PORT d[9] (2824:2824:2824) (2824:2824:2824))
        (PORT d[10] (2717:2717:2717) (2717:2717:2717))
        (PORT d[11] (3123:3123:3123) (3123:3123:3123))
        (PORT clk (4099:4099:4099) (4099:4099:4099))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (849:849:849) (849:849:849))
        (PORT clk (4099:4099:4099) (4099:4099:4099))
        (PORT ena (1197:1197:1197) (1197:1197:1197))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4099:4099:4099) (4099:4099:4099))
        (PORT d[0] (1197:1197:1197) (1197:1197:1197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4308:4308:4308) (4308:4308:4308))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4308:4308:4308) (4308:4308:4308))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4308:4308:4308) (4308:4308:4308))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1282:1282:1282))
        (PORT datab (2339:2339:2339) (2339:2339:2339))
        (PORT datac (1159:1159:1159) (1159:1159:1159))
        (PORT datad (1143:1143:1143) (1143:1143:1143))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (271:271:271))
        (PORT datab (1344:1344:1344) (1344:1344:1344))
        (PORT datac (1382:1382:1382) (1382:1382:1382))
        (PORT datad (740:740:740) (740:740:740))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1392:1392:1392))
        (PORT datac (1349:1349:1349) (1349:1349:1349))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datac combout (275:275:275) (275:275:275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1805w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (527:527:527) (527:527:527))
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (354:354:354) (354:354:354))
        (PORT datad (456:456:456) (456:456:456))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2167w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (823:823:823))
        (PORT datab (792:792:792) (792:792:792))
        (PORT datac (464:464:464) (464:464:464))
        (PORT datad (468:468:468) (468:468:468))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2127w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datac (2238:2238:2238) (2238:2238:2238))
        (PORT datad (1574:1574:1574) (1574:1574:1574))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2177w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (785:785:785))
        (PORT datab (769:769:769) (769:769:769))
        (PORT datac (772:772:772) (772:772:772))
        (PORT datad (771:771:771) (771:771:771))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2127w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1833:1833:1833) (1833:1833:1833))
        (PORT datab (1824:1824:1824) (1824:1824:1824))
        (PORT datac (1791:1791:1791) (1791:1791:1791))
        (PORT datad (1444:1444:1444) (1444:1444:1444))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1823:1823:1823) (1823:1823:1823))
        (PORT ena (1460:1460:1460) (1460:1460:1460))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2676:2676:2676) (2676:2676:2676))
        (PORT d[1] (3741:3741:3741) (3741:3741:3741))
        (PORT d[2] (2692:2692:2692) (2692:2692:2692))
        (PORT d[3] (2744:2744:2744) (2744:2744:2744))
        (PORT d[4] (3052:3052:3052) (3052:3052:3052))
        (PORT d[5] (3669:3669:3669) (3669:3669:3669))
        (PORT d[6] (3341:3341:3341) (3341:3341:3341))
        (PORT d[7] (2539:2539:2539) (2539:2539:2539))
        (PORT d[8] (2893:2893:2893) (2893:2893:2893))
        (PORT d[9] (2315:2315:2315) (2315:2315:2315))
        (PORT d[10] (2376:2376:2376) (2376:2376:2376))
        (PORT d[11] (2422:2422:2422) (2422:2422:2422))
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT ena (1461:1461:1461) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT ena (1461:1461:1461) (1461:1461:1461))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1824:1824:1824) (1824:1824:1824))
        (PORT d[0] (1461:1461:1461) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2033:2033:2033) (2033:2033:2033))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2066:2066:2066))
        (PORT clk (3898:3898:3898) (3898:3898:3898))
        (PORT ena (1173:1173:1173) (1173:1173:1173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (2005:2005:2005))
        (PORT d[1] (2166:2166:2166) (2166:2166:2166))
        (PORT d[2] (2047:2047:2047) (2047:2047:2047))
        (PORT d[3] (2004:2004:2004) (2004:2004:2004))
        (PORT d[4] (2026:2026:2026) (2026:2026:2026))
        (PORT d[5] (2534:2534:2534) (2534:2534:2534))
        (PORT d[6] (2675:2675:2675) (2675:2675:2675))
        (PORT d[7] (2258:2258:2258) (2258:2258:2258))
        (PORT d[8] (2255:2255:2255) (2255:2255:2255))
        (PORT d[9] (2245:2245:2245) (2245:2245:2245))
        (PORT d[10] (2289:2289:2289) (2289:2289:2289))
        (PORT d[11] (2307:2307:2307) (2307:2307:2307))
        (PORT clk (3914:3914:3914) (3914:3914:3914))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (841:841:841))
        (PORT clk (3914:3914:3914) (3914:3914:3914))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3914:3914:3914) (3914:3914:3914))
        (PORT d[0] (1189:1189:1189) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4123:4123:4123) (4123:4123:4123))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4123:4123:4123) (4123:4123:4123))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4123:4123:4123) (4123:4123:4123))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1863:1863:1863) (1863:1863:1863))
        (PORT datab (1785:1785:1785) (1785:1785:1785))
        (PORT datac (1152:1152:1152) (1152:1152:1152))
        (PORT datad (1137:1137:1137) (1137:1137:1137))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (267:267:267))
        (PORT datab (250:250:250) (250:250:250))
        (PORT datac (260:260:260) (260:260:260))
        (PORT datad (774:774:774) (774:774:774))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2260w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (3214:3214:3214) (3214:3214:3214))
        (PORT datab (2565:2565:2565) (2565:2565:2565))
        (PORT datac (2045:2045:2045) (2045:2045:2045))
        (PORT datad (2277:2277:2277) (2277:2277:2277))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1857:1857:1857) (1857:1857:1857))
        (PORT ena (2684:2684:2684) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3937:3937:3937) (3937:3937:3937))
        (PORT d[1] (5098:5098:5098) (5098:5098:5098))
        (PORT d[2] (5437:5437:5437) (5437:5437:5437))
        (PORT d[3] (3290:3290:3290) (3290:3290:3290))
        (PORT d[4] (3504:3504:3504) (3504:3504:3504))
        (PORT d[5] (3971:3971:3971) (3971:3971:3971))
        (PORT d[6] (3667:3667:3667) (3667:3667:3667))
        (PORT d[7] (3176:3176:3176) (3176:3176:3176))
        (PORT d[8] (2907:2907:2907) (2907:2907:2907))
        (PORT d[9] (2982:2982:2982) (2982:2982:2982))
        (PORT d[10] (3103:3103:3103) (3103:3103:3103))
        (PORT d[11] (2556:2556:2556) (2556:2556:2556))
        (PORT clk (1858:1858:1858) (1858:1858:1858))
        (PORT ena (2685:2685:2685) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1858:1858:1858) (1858:1858:1858))
        (PORT ena (2685:2685:2685) (2685:2685:2685))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1858:1858:1858))
        (PORT d[0] (2685:2685:2685) (2685:2685:2685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2067:2067:2067) (2067:2067:2067))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1616:1616:1616))
        (PORT clk (4029:4029:4029) (4029:4029:4029))
        (PORT ena (1173:1173:1173) (1173:1173:1173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3266:3266:3266))
        (PORT d[1] (3138:3138:3138) (3138:3138:3138))
        (PORT d[2] (3675:3675:3675) (3675:3675:3675))
        (PORT d[3] (3813:3813:3813) (3813:3813:3813))
        (PORT d[4] (3359:3359:3359) (3359:3359:3359))
        (PORT d[5] (3361:3361:3361) (3361:3361:3361))
        (PORT d[6] (2977:2977:2977) (2977:2977:2977))
        (PORT d[7] (3524:3524:3524) (3524:3524:3524))
        (PORT d[8] (4012:4012:4012) (4012:4012:4012))
        (PORT d[9] (3321:3321:3321) (3321:3321:3321))
        (PORT d[10] (3502:3502:3502) (3502:3502:3502))
        (PORT d[11] (3631:3631:3631) (3631:3631:3631))
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (841:841:841))
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4045:4045:4045) (4045:4045:4045))
        (PORT d[0] (1189:1189:1189) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4254:4254:4254) (4254:4254:4254))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2240w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (807:807:807))
        (PORT datab (808:808:808) (808:808:808))
        (PORT datac (278:278:278) (278:278:278))
        (PORT datad (845:845:845) (845:845:845))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1795:1795:1795) (1795:1795:1795))
        (PORT ena (1160:1160:1160) (1160:1160:1160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1837:1837:1837))
        (PORT d[1] (2582:2582:2582) (2582:2582:2582))
        (PORT d[2] (2516:2516:2516) (2516:2516:2516))
        (PORT d[3] (1823:1823:1823) (1823:1823:1823))
        (PORT d[4] (1807:1807:1807) (1807:1807:1807))
        (PORT d[5] (1810:1810:1810) (1810:1810:1810))
        (PORT d[6] (1800:1800:1800) (1800:1800:1800))
        (PORT d[7] (1567:1567:1567) (1567:1567:1567))
        (PORT d[8] (1668:1668:1668) (1668:1668:1668))
        (PORT d[9] (1623:1623:1623) (1623:1623:1623))
        (PORT d[10] (1626:1626:1626) (1626:1626:1626))
        (PORT d[11] (1353:1353:1353) (1353:1353:1353))
        (PORT clk (1796:1796:1796) (1796:1796:1796))
        (PORT ena (1161:1161:1161) (1161:1161:1161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1796:1796:1796) (1796:1796:1796))
        (PORT ena (1161:1161:1161) (1161:1161:1161))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1796:1796:1796) (1796:1796:1796))
        (PORT d[0] (1161:1161:1161) (1161:1161:1161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2005:2005:2005) (2005:2005:2005))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2338:2338:2338))
        (PORT clk (4097:4097:4097) (4097:4097:4097))
        (PORT ena (1981:1981:1981) (1981:1981:1981))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2235:2235:2235))
        (PORT d[1] (2404:2404:2404) (2404:2404:2404))
        (PORT d[2] (1810:1810:1810) (1810:1810:1810))
        (PORT d[3] (2165:2165:2165) (2165:2165:2165))
        (PORT d[4] (3134:3134:3134) (3134:3134:3134))
        (PORT d[5] (1560:1560:1560) (1560:1560:1560))
        (PORT d[6] (1613:1613:1613) (1613:1613:1613))
        (PORT d[7] (1851:1851:1851) (1851:1851:1851))
        (PORT d[8] (1370:1370:1370) (1370:1370:1370))
        (PORT d[9] (3231:3231:3231) (3231:3231:3231))
        (PORT d[10] (2746:2746:2746) (2746:2746:2746))
        (PORT d[11] (1333:1333:1333) (1333:1333:1333))
        (PORT clk (4113:4113:4113) (4113:4113:4113))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1649:1649:1649) (1649:1649:1649))
        (PORT clk (4113:4113:4113) (4113:4113:4113))
        (PORT ena (1997:1997:1997) (1997:1997:1997))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4113:4113:4113) (4113:4113:4113))
        (PORT d[0] (1997:1997:1997) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4322:4322:4322) (4322:4322:4322))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4322:4322:4322) (4322:4322:4322))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4322:4322:4322) (4322:4322:4322))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2016:2016:2016) (2016:2016:2016))
        (PORT datab (3246:3246:3246) (3246:3246:3246))
        (PORT datac (1112:1112:1112) (1112:1112:1112))
        (PORT datad (998:998:998) (998:998:998))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2250w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (930:930:930))
        (PORT datab (1174:1174:1174) (1174:1174:1174))
        (PORT datac (1157:1157:1157) (1157:1157:1157))
        (PORT datad (725:725:725) (725:725:725))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2250w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2123:2123:2123))
        (PORT datab (1928:1928:1928) (1928:1928:1928))
        (PORT datac (1545:1545:1545) (1545:1545:1545))
        (PORT datad (1888:1888:1888) (1888:1888:1888))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1747:1747:1747) (1747:1747:1747))
        (PORT ena (1150:1150:1150) (1150:1150:1150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (3189:3189:3189))
        (PORT d[1] (3743:3743:3743) (3743:3743:3743))
        (PORT d[2] (3165:3165:3165) (3165:3165:3165))
        (PORT d[3] (3126:3126:3126) (3126:3126:3126))
        (PORT d[4] (3130:3130:3130) (3130:3130:3130))
        (PORT d[5] (2731:2731:2731) (2731:2731:2731))
        (PORT d[6] (3682:3682:3682) (3682:3682:3682))
        (PORT d[7] (3044:3044:3044) (3044:3044:3044))
        (PORT d[8] (3183:3183:3183) (3183:3183:3183))
        (PORT d[9] (2922:2922:2922) (2922:2922:2922))
        (PORT d[10] (3133:3133:3133) (3133:3133:3133))
        (PORT d[11] (2778:2778:2778) (2778:2778:2778))
        (PORT clk (1748:1748:1748) (1748:1748:1748))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1748:1748:1748) (1748:1748:1748))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1748:1748:1748))
        (PORT d[0] (1151:1151:1151) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1957:1957:1957))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2853:2853:2853))
        (PORT clk (4094:4094:4094) (4094:4094:4094))
        (PORT ena (2505:2505:2505) (2505:2505:2505))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3298:3298:3298))
        (PORT d[1] (3173:3173:3173) (3173:3173:3173))
        (PORT d[2] (3353:3353:3353) (3353:3353:3353))
        (PORT d[3] (3235:3235:3235) (3235:3235:3235))
        (PORT d[4] (3388:3388:3388) (3388:3388:3388))
        (PORT d[5] (2971:2971:2971) (2971:2971:2971))
        (PORT d[6] (2161:2161:2161) (2161:2161:2161))
        (PORT d[7] (3199:3199:3199) (3199:3199:3199))
        (PORT d[8] (2239:2239:2239) (2239:2239:2239))
        (PORT d[9] (3444:3444:3444) (3444:3444:3444))
        (PORT d[10] (4779:4779:4779) (4779:4779:4779))
        (PORT d[11] (3734:3734:3734) (3734:3734:3734))
        (PORT clk (4110:4110:4110) (4110:4110:4110))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2183:2183:2183))
        (PORT clk (4110:4110:4110) (4110:4110:4110))
        (PORT ena (2521:2521:2521) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4110:4110:4110) (4110:4110:4110))
        (PORT d[0] (2521:2521:2521) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4319:4319:4319) (4319:4319:4319))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4319:4319:4319) (4319:4319:4319))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4319:4319:4319) (4319:4319:4319))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2270w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1128:1128:1128) (1128:1128:1128))
        (PORT datab (763:763:763) (763:763:763))
        (PORT datac (1197:1197:1197) (1197:1197:1197))
        (PORT datad (786:786:786) (786:786:786))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode2270w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1030:1030:1030))
        (PORT datab (1022:1022:1022) (1022:1022:1022))
        (PORT datac (1021:1021:1021) (1021:1021:1021))
        (PORT datad (260:260:260) (260:260:260))
        (IOPATH dataa combout (406:406:406) (406:406:406))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1756:1756:1756) (1756:1756:1756))
        (PORT ena (2173:2173:2173) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (3023:3023:3023))
        (PORT d[1] (2853:2853:2853) (2853:2853:2853))
        (PORT d[2] (2017:2017:2017) (2017:2017:2017))
        (PORT d[3] (2946:2946:2946) (2946:2946:2946))
        (PORT d[4] (3067:3067:3067) (3067:3067:3067))
        (PORT d[5] (2942:2942:2942) (2942:2942:2942))
        (PORT d[6] (2733:2733:2733) (2733:2733:2733))
        (PORT d[7] (2829:2829:2829) (2829:2829:2829))
        (PORT d[8] (2028:2028:2028) (2028:2028:2028))
        (PORT d[9] (2486:2486:2486) (2486:2486:2486))
        (PORT d[10] (2232:2232:2232) (2232:2232:2232))
        (PORT d[11] (1838:1838:1838) (1838:1838:1838))
        (PORT clk (1757:1757:1757) (1757:1757:1757))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1757:1757:1757) (1757:1757:1757))
        (PORT ena (2174:2174:2174) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1757:1757:1757) (1757:1757:1757))
        (PORT d[0] (2174:2174:2174) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1966:1966:1966))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1966:1966:1966))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1966:1966:1966) (1966:1966:1966))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2419:2419:2419) (2419:2419:2419))
        (PORT clk (3951:3951:3951) (3951:3951:3951))
        (PORT ena (2172:2172:2172) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2807:2807:2807))
        (PORT d[1] (4038:4038:4038) (4038:4038:4038))
        (PORT d[2] (2751:2751:2751) (2751:2751:2751))
        (PORT d[3] (2775:2775:2775) (2775:2775:2775))
        (PORT d[4] (4261:4261:4261) (4261:4261:4261))
        (PORT d[5] (2174:2174:2174) (2174:2174:2174))
        (PORT d[6] (3221:3221:3221) (3221:3221:3221))
        (PORT d[7] (2698:2698:2698) (2698:2698:2698))
        (PORT d[8] (3138:3138:3138) (3138:3138:3138))
        (PORT d[9] (3521:3521:3521) (3521:3521:3521))
        (PORT d[10] (2788:2788:2788) (2788:2788:2788))
        (PORT d[11] (3843:3843:3843) (3843:3843:3843))
        (PORT clk (3967:3967:3967) (3967:3967:3967))
        (PORT ena (2188:2188:2188) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1840:1840:1840))
        (PORT clk (3967:3967:3967) (3967:3967:3967))
        (PORT ena (2188:2188:2188) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3967:3967:3967) (3967:3967:3967))
        (PORT d[0] (2188:2188:2188) (2188:2188:2188))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4176:4176:4176) (4176:4176:4176))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4176:4176:4176) (4176:4176:4176))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4176:4176:4176) (4176:4176:4176))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (2014:2014:2014))
        (PORT datab (1799:1799:1799) (1799:1799:1799))
        (PORT datac (1113:1113:1113) (1113:1113:1113))
        (PORT datad (1953:1953:1953) (1953:1953:1953))
        (IOPATH dataa combout (436:436:436) (436:436:436))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1173:1173:1173))
        (PORT datab (747:747:747) (747:747:747))
        (PORT datac (248:248:248) (248:248:248))
        (PORT datad (239:239:239) (239:239:239))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2024w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (901:901:901))
        (PORT datab (830:830:830) (830:830:830))
        (PORT datac (509:509:509) (509:509:509))
        (PORT datad (728:728:728) (728:728:728))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (389:389:389) (389:389:389))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1779:1779:1779) (1779:1779:1779))
        (PORT ena (1449:1449:1449) (1449:1449:1449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1533:1533:1533))
        (PORT d[1] (2549:2549:2549) (2549:2549:2549))
        (PORT d[2] (1513:1513:1513) (1513:1513:1513))
        (PORT d[3] (1520:1520:1520) (1520:1520:1520))
        (PORT d[4] (1803:1803:1803) (1803:1803:1803))
        (PORT d[5] (2144:2144:2144) (2144:2144:2144))
        (PORT d[6] (2018:2018:2018) (2018:2018:2018))
        (PORT d[7] (1273:1273:1273) (1273:1273:1273))
        (PORT d[8] (1582:1582:1582) (1582:1582:1582))
        (PORT d[9] (1306:1306:1306) (1306:1306:1306))
        (PORT d[10] (1601:1601:1601) (1601:1601:1601))
        (PORT d[11] (1293:1293:1293) (1293:1293:1293))
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT ena (1450:1450:1450) (1450:1450:1450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT ena (1450:1450:1450) (1450:1450:1450))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1780:1780:1780) (1780:1780:1780))
        (PORT d[0] (1450:1450:1450) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1989:1989:1989) (1989:1989:1989))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2658:2658:2658))
        (PORT clk (4249:4249:4249) (4249:4249:4249))
        (PORT ena (1524:1524:1524) (1524:1524:1524))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2043:2043:2043))
        (PORT d[1] (1924:1924:1924) (1924:1924:1924))
        (PORT d[2] (1877:1877:1877) (1877:1877:1877))
        (PORT d[3] (2173:2173:2173) (2173:2173:2173))
        (PORT d[4] (2841:2841:2841) (2841:2841:2841))
        (PORT d[5] (1529:1529:1529) (1529:1529:1529))
        (PORT d[6] (1297:1297:1297) (1297:1297:1297))
        (PORT d[7] (1680:1680:1680) (1680:1680:1680))
        (PORT d[8] (1322:1322:1322) (1322:1322:1322))
        (PORT d[9] (2290:2290:2290) (2290:2290:2290))
        (PORT d[10] (2425:2425:2425) (2425:2425:2425))
        (PORT d[11] (1237:1237:1237) (1237:1237:1237))
        (PORT clk (4265:4265:4265) (4265:4265:4265))
        (PORT ena (1540:1540:1540) (1540:1540:1540))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1192:1192:1192))
        (PORT clk (4265:4265:4265) (4265:4265:4265))
        (PORT ena (1540:1540:1540) (1540:1540:1540))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4265:4265:4265) (4265:4265:4265))
        (PORT d[0] (1540:1540:1540) (1540:1540:1540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4474:4474:4474) (4474:4474:4474))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4474:4474:4474) (4474:4474:4474))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4474:4474:4474) (4474:4474:4474))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1485:1485:1485))
        (PORT datab (670:670:670) (670:670:670))
        (PORT datac (1155:1155:1155) (1155:1155:1155))
        (PORT datad (1133:1133:1133) (1133:1133:1133))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2034w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (873:873:873))
        (PORT datab (820:820:820) (820:820:820))
        (PORT datac (978:978:978) (978:978:978))
        (PORT datad (752:752:752) (752:752:752))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1816:1816:1816) (1816:1816:1816))
        (PORT ena (2668:2668:2668) (2668:2668:2668))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3763:3763:3763))
        (PORT d[1] (3732:3732:3732) (3732:3732:3732))
        (PORT d[2] (2658:2658:2658) (2658:2658:2658))
        (PORT d[3] (3592:3592:3592) (3592:3592:3592))
        (PORT d[4] (3088:3088:3088) (3088:3088:3088))
        (PORT d[5] (2624:2624:2624) (2624:2624:2624))
        (PORT d[6] (2402:2402:2402) (2402:2402:2402))
        (PORT d[7] (2286:2286:2286) (2286:2286:2286))
        (PORT d[8] (3430:3430:3430) (3430:3430:3430))
        (PORT d[9] (2852:2852:2852) (2852:2852:2852))
        (PORT d[10] (2932:2932:2932) (2932:2932:2932))
        (PORT d[11] (2540:2540:2540) (2540:2540:2540))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2669:2669:2669) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT ena (2669:2669:2669) (2669:2669:2669))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1817:1817:1817) (1817:1817:1817))
        (PORT d[0] (2669:2669:2669) (2669:2669:2669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2026:2026:2026) (2026:2026:2026))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2683:2683:2683) (2683:2683:2683))
        (PORT clk (4050:4050:4050) (4050:4050:4050))
        (PORT ena (2602:2602:2602) (2602:2602:2602))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3441:3441:3441))
        (PORT d[1] (3151:3151:3151) (3151:3151:3151))
        (PORT d[2] (2650:2650:2650) (2650:2650:2650))
        (PORT d[3] (4263:4263:4263) (4263:4263:4263))
        (PORT d[4] (3587:3587:3587) (3587:3587:3587))
        (PORT d[5] (2512:2512:2512) (2512:2512:2512))
        (PORT d[6] (3411:3411:3411) (3411:3411:3411))
        (PORT d[7] (3452:3452:3452) (3452:3452:3452))
        (PORT d[8] (3460:3460:3460) (3460:3460:3460))
        (PORT d[9] (3265:3265:3265) (3265:3265:3265))
        (PORT d[10] (3512:3512:3512) (3512:3512:3512))
        (PORT d[11] (3773:3773:3773) (3773:3773:3773))
        (PORT clk (4066:4066:4066) (4066:4066:4066))
        (PORT ena (2618:2618:2618) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2270:2270:2270))
        (PORT clk (4066:4066:4066) (4066:4066:4066))
        (PORT ena (2618:2618:2618) (2618:2618:2618))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4066:4066:4066) (4066:4066:4066))
        (PORT d[0] (2618:2618:2618) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4275:4275:4275) (4275:4275:4275))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4275:4275:4275) (4275:4275:4275))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4275:4275:4275) (4275:4275:4275))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3021:3021:3021) (3021:3021:3021))
        (PORT datab (1087:1087:1087) (1087:1087:1087))
        (PORT datac (1096:1096:1096) (1096:1096:1096))
        (PORT datad (2099:2099:2099) (2099:2099:2099))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2123:2123:2123))
        (PORT datab (718:718:718) (718:718:718))
        (PORT datac (1163:1163:1163) (1163:1163:1163))
        (PORT datad (438:438:438) (438:438:438))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1971w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (526:526:526) (526:526:526))
        (PORT datac (801:801:801) (801:801:801))
        (PORT datad (754:754:754) (754:754:754))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1991w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (571:571:571) (571:571:571))
        (PORT datab (569:569:569) (569:569:569))
        (PORT datac (282:282:282) (282:282:282))
        (PORT datad (279:279:279) (279:279:279))
        (IOPATH dataa combout (410:410:410) (410:410:410))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1941w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (2324:2324:2324) (2324:2324:2324))
        (PORT datac (2254:2254:2254) (2254:2254:2254))
        (PORT datad (1812:1812:1812) (1812:1812:1812))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1851:1851:1851) (1851:1851:1851))
        (PORT ena (2517:2517:2517) (2517:2517:2517))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3505:3505:3505))
        (PORT d[1] (3558:3558:3558) (3558:3558:3558))
        (PORT d[2] (6153:6153:6153) (6153:6153:6153))
        (PORT d[3] (3385:3385:3385) (3385:3385:3385))
        (PORT d[4] (3305:3305:3305) (3305:3305:3305))
        (PORT d[5] (3932:3932:3932) (3932:3932:3932))
        (PORT d[6] (3358:3358:3358) (3358:3358:3358))
        (PORT d[7] (2629:2629:2629) (2629:2629:2629))
        (PORT d[8] (2277:2277:2277) (2277:2277:2277))
        (PORT d[9] (2587:2587:2587) (2587:2587:2587))
        (PORT d[10] (2699:2699:2699) (2699:2699:2699))
        (PORT d[11] (2515:2515:2515) (2515:2515:2515))
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (PORT ena (2518:2518:2518) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (PORT ena (2518:2518:2518) (2518:2518:2518))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1852:1852:1852))
        (PORT d[0] (2518:2518:2518) (2518:2518:2518))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2061:2061:2061) (2061:2061:2061))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2155:2155:2155) (2155:2155:2155))
        (PORT clk (3940:3940:3940) (3940:3940:3940))
        (PORT ena (1173:1173:1173) (1173:1173:1173))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2659:2659:2659) (2659:2659:2659))
        (PORT d[1] (3010:3010:3010) (3010:3010:3010))
        (PORT d[2] (2390:2390:2390) (2390:2390:2390))
        (PORT d[3] (2666:2666:2666) (2666:2666:2666))
        (PORT d[4] (2657:2657:2657) (2657:2657:2657))
        (PORT d[5] (3144:3144:3144) (3144:3144:3144))
        (PORT d[6] (3323:3323:3323) (3323:3323:3323))
        (PORT d[7] (2603:2603:2603) (2603:2603:2603))
        (PORT d[8] (2805:2805:2805) (2805:2805:2805))
        (PORT d[9] (2864:2864:2864) (2864:2864:2864))
        (PORT d[10] (2917:2917:2917) (2917:2917:2917))
        (PORT d[11] (3180:3180:3180) (3180:3180:3180))
        (PORT clk (3956:3956:3956) (3956:3956:3956))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (841:841:841) (841:841:841))
        (PORT clk (3956:3956:3956) (3956:3956:3956))
        (PORT ena (1189:1189:1189) (1189:1189:1189))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3956:3956:3956) (3956:3956:3956))
        (PORT d[0] (1189:1189:1189) (1189:1189:1189))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4165:4165:4165))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4165:4165:4165))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4165:4165:4165) (4165:4165:4165))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2586:2586:2586) (2586:2586:2586))
        (PORT datab (1087:1087:1087) (1087:1087:1087))
        (PORT datac (1094:1094:1094) (1094:1094:1094))
        (PORT datad (2134:2134:2134) (2134:2134:2134))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1951w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (867:867:867) (867:867:867))
        (PORT datac (442:442:442) (442:442:442))
        (PORT datad (853:853:853) (853:853:853))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1844:1844:1844) (1844:1844:1844))
        (PORT ena (2672:2672:2672) (2672:2672:2672))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (2963:2963:2963))
        (PORT d[1] (3540:3540:3540) (3540:3540:3540))
        (PORT d[2] (2987:2987:2987) (2987:2987:2987))
        (PORT d[3] (3358:3358:3358) (3358:3358:3358))
        (PORT d[4] (3387:3387:3387) (3387:3387:3387))
        (PORT d[5] (3954:3954:3954) (3954:3954:3954))
        (PORT d[6] (3709:3709:3709) (3709:3709:3709))
        (PORT d[7] (2437:2437:2437) (2437:2437:2437))
        (PORT d[8] (2894:2894:2894) (2894:2894:2894))
        (PORT d[9] (2634:2634:2634) (2634:2634:2634))
        (PORT d[10] (2683:2683:2683) (2683:2683:2683))
        (PORT d[11] (2272:2272:2272) (2272:2272:2272))
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (PORT ena (2673:2673:2673) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (PORT ena (2673:2673:2673) (2673:2673:2673))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1845:1845:1845))
        (PORT d[0] (2673:2673:2673) (2673:2673:2673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2054:2054:2054) (2054:2054:2054))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2418:2418:2418) (2418:2418:2418))
        (PORT clk (4134:4134:4134) (4134:4134:4134))
        (PORT ena (2249:2249:2249) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2566:2566:2566) (2566:2566:2566))
        (PORT d[1] (2769:2769:2769) (2769:2769:2769))
        (PORT d[2] (2331:2331:2331) (2331:2331:2331))
        (PORT d[3] (2305:2305:2305) (2305:2305:2305))
        (PORT d[4] (2342:2342:2342) (2342:2342:2342))
        (PORT d[5] (2859:2859:2859) (2859:2859:2859))
        (PORT d[6] (3010:3010:3010) (3010:3010:3010))
        (PORT d[7] (2574:2574:2574) (2574:2574:2574))
        (PORT d[8] (2564:2564:2564) (2564:2564:2564))
        (PORT d[9] (2582:2582:2582) (2582:2582:2582))
        (PORT d[10] (2616:2616:2616) (2616:2616:2616))
        (PORT d[11] (2880:2880:2880) (2880:2880:2880))
        (PORT clk (4150:4150:4150) (4150:4150:4150))
        (PORT ena (2265:2265:2265) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1926:1926:1926))
        (PORT clk (4150:4150:4150) (4150:4150:4150))
        (PORT ena (2265:2265:2265) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4150:4150:4150) (4150:4150:4150))
        (PORT d[0] (2265:2265:2265) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4359:4359:4359) (4359:4359:4359))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4359:4359:4359) (4359:4359:4359))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4359:4359:4359) (4359:4359:4359))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1702:1702:1702))
        (PORT datab (1151:1151:1151) (1151:1151:1151))
        (PORT datac (1636:1636:1636) (1636:1636:1636))
        (PORT datad (1133:1133:1133) (1133:1133:1133))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2121:2121:2121))
        (PORT datab (435:435:435) (435:435:435))
        (PORT datac (1163:1163:1163) (1163:1163:1163))
        (PORT datad (439:439:439) (439:439:439))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (268:268:268))
        (PORT datab (1332:1332:1332) (1332:1332:1332))
        (PORT datac (2256:2256:2256) (2256:2256:2256))
        (PORT datad (1648:1648:1648) (1648:1648:1648))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (263:263:263))
        (PORT datab (250:250:250) (250:250:250))
        (PORT datac (251:251:251) (251:251:251))
        (PORT datad (409:409:409) (409:409:409))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1672w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (498:498:498) (498:498:498))
        (PORT datab (792:792:792) (792:792:792))
        (PORT datac (934:934:934) (934:934:934))
        (PORT datad (1455:1455:1455) (1455:1455:1455))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1672w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2282:2282:2282) (2282:2282:2282))
        (PORT datab (2269:2269:2269) (2269:2269:2269))
        (PORT datac (1987:1987:1987) (1987:1987:1987))
        (PORT datad (1714:1714:1714) (1714:1714:1714))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1777:1777:1777) (1777:1777:1777))
        (PORT ena (1159:1159:1159) (1159:1159:1159))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3886:3886:3886) (3886:3886:3886))
        (PORT d[1] (3542:3542:3542) (3542:3542:3542))
        (PORT d[2] (3602:3602:3602) (3602:3602:3602))
        (PORT d[3] (3763:3763:3763) (3763:3763:3763))
        (PORT d[4] (3338:3338:3338) (3338:3338:3338))
        (PORT d[5] (2454:2454:2454) (2454:2454:2454))
        (PORT d[6] (3588:3588:3588) (3588:3588:3588))
        (PORT d[7] (2870:2870:2870) (2870:2870:2870))
        (PORT d[8] (2885:2885:2885) (2885:2885:2885))
        (PORT d[9] (3107:3107:3107) (3107:3107:3107))
        (PORT d[10] (3184:3184:3184) (3184:3184:3184))
        (PORT d[11] (2644:2644:2644) (2644:2644:2644))
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT ena (1160:1160:1160) (1160:1160:1160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT ena (1160:1160:1160) (1160:1160:1160))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1778:1778:1778) (1778:1778:1778))
        (PORT d[0] (1160:1160:1160) (1160:1160:1160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1987:1987:1987) (1987:1987:1987))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2858:2858:2858) (2858:2858:2858))
        (PORT clk (4016:4016:4016) (4016:4016:4016))
        (PORT ena (2574:2574:2574) (2574:2574:2574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3026:3026:3026) (3026:3026:3026))
        (PORT d[1] (2824:2824:2824) (2824:2824:2824))
        (PORT d[2] (3267:3267:3267) (3267:3267:3267))
        (PORT d[3] (2677:2677:2677) (2677:2677:2677))
        (PORT d[4] (2573:2573:2573) (2573:2573:2573))
        (PORT d[5] (3942:3942:3942) (3942:3942:3942))
        (PORT d[6] (2485:2485:2485) (2485:2485:2485))
        (PORT d[7] (3027:3027:3027) (3027:3027:3027))
        (PORT d[8] (2887:2887:2887) (2887:2887:2887))
        (PORT d[9] (3429:3429:3429) (3429:3429:3429))
        (PORT d[10] (2548:2548:2548) (2548:2548:2548))
        (PORT d[11] (3085:3085:3085) (3085:3085:3085))
        (PORT clk (4032:4032:4032) (4032:4032:4032))
        (PORT ena (2590:2590:2590) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2242:2242:2242) (2242:2242:2242))
        (PORT clk (4032:4032:4032) (4032:4032:4032))
        (PORT ena (2590:2590:2590) (2590:2590:2590))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4032:4032:4032) (4032:4032:4032))
        (PORT d[0] (2590:2590:2590) (2590:2590:2590))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4241:4241:4241) (4241:4241:4241))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4241:4241:4241) (4241:4241:4241))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4241:4241:4241) (4241:4241:4241))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2288:2288:2288) (2288:2288:2288))
        (PORT datab (1089:1089:1089) (1089:1089:1089))
        (PORT datac (1095:1095:1095) (1095:1095:1095))
        (PORT datad (2380:2380:2380) (2380:2380:2380))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (393:393:393) (393:393:393))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (679:679:679))
        (PORT datab (2253:2253:2253) (2253:2253:2253))
        (PORT datac (248:248:248) (248:248:248))
        (PORT datad (1647:1647:1647) (1647:1647:1647))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (573:573:573) (573:573:573))
        (PORT datad (515:515:515) (515:515:515))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode2359w\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (351:351:351) (351:351:351))
        (PORT datac (322:322:322) (322:322:322))
        (PORT datad (341:341:341) (341:341:341))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1558w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (698:698:698))
        (PORT datab (597:597:597) (597:597:597))
        (PORT datac (693:693:693) (693:693:693))
        (PORT datad (486:486:486) (486:486:486))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1588w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (779:779:779) (779:779:779))
        (PORT datab (751:751:751) (751:751:751))
        (PORT datac (767:767:767) (767:767:767))
        (PORT datad (761:761:761) (761:761:761))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1558w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1579:1579:1579))
        (PORT datab (2123:2123:2123) (2123:2123:2123))
        (PORT datac (1862:1862:1862) (1862:1862:1862))
        (PORT datad (1529:1529:1529) (1529:1529:1529))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1744:1744:1744) (1744:1744:1744))
        (PORT ena (1150:1150:1150) (1150:1150:1150))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3151:3151:3151) (3151:3151:3151))
        (PORT d[1] (3775:3775:3775) (3775:3775:3775))
        (PORT d[2] (3127:3127:3127) (3127:3127:3127))
        (PORT d[3] (2821:2821:2821) (2821:2821:2821))
        (PORT d[4] (2811:2811:2811) (2811:2811:2811))
        (PORT d[5] (2421:2421:2421) (2421:2421:2421))
        (PORT d[6] (3913:3913:3913) (3913:3913:3913))
        (PORT d[7] (2542:2542:2542) (2542:2542:2542))
        (PORT d[8] (3166:3166:3166) (3166:3166:3166))
        (PORT d[9] (2665:2665:2665) (2665:2665:2665))
        (PORT d[10] (2733:2733:2733) (2733:2733:2733))
        (PORT d[11] (2764:2764:2764) (2764:2764:2764))
        (PORT clk (1745:1745:1745) (1745:1745:1745))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1745:1745:1745) (1745:1745:1745))
        (PORT ena (1151:1151:1151) (1151:1151:1151))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1745:1745:1745) (1745:1745:1745))
        (PORT d[0] (1151:1151:1151) (1151:1151:1151))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1954:1954:1954) (1954:1954:1954))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2864:2864:2864) (2864:2864:2864))
        (PORT clk (4100:4100:4100) (4100:4100:4100))
        (PORT ena (2539:2539:2539) (2539:2539:2539))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3298:3298:3298))
        (PORT d[1] (2853:2853:2853) (2853:2853:2853))
        (PORT d[2] (3639:3639:3639) (3639:3639:3639))
        (PORT d[3] (2951:2951:2951) (2951:2951:2951))
        (PORT d[4] (3737:3737:3737) (3737:3737:3737))
        (PORT d[5] (2657:2657:2657) (2657:2657:2657))
        (PORT d[6] (2161:2161:2161) (2161:2161:2161))
        (PORT d[7] (3169:3169:3169) (3169:3169:3169))
        (PORT d[8] (2223:2223:2223) (2223:2223:2223))
        (PORT d[9] (3761:3761:3761) (3761:3761:3761))
        (PORT d[10] (3850:3850:3850) (3850:3850:3850))
        (PORT d[11] (2864:2864:2864) (2864:2864:2864))
        (PORT clk (4116:4116:4116) (4116:4116:4116))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2207:2207:2207))
        (PORT clk (4116:4116:4116) (4116:4116:4116))
        (PORT ena (2555:2555:2555) (2555:2555:2555))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4116:4116:4116) (4116:4116:4116))
        (PORT d[0] (2555:2555:2555) (2555:2555:2555))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4325:4325:4325) (4325:4325:4325))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4325:4325:4325) (4325:4325:4325))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4325:4325:4325) (4325:4325:4325))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1197:1197:1197))
        (PORT datab (1211:1211:1211) (1211:1211:1211))
        (PORT datac (1907:1907:1907) (1907:1907:1907))
        (PORT datad (1186:1186:1186) (1186:1186:1186))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1541w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1775:1775:1775) (1775:1775:1775))
        (PORT datab (2149:2149:2149) (2149:2149:2149))
        (PORT datac (1925:1925:1925) (1925:1925:1925))
        (PORT datad (2017:2017:2017) (2017:2017:2017))
        (IOPATH dataa combout (413:413:413) (413:413:413))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1541w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1092:1092:1092))
        (PORT datab (1091:1091:1091) (1091:1091:1091))
        (PORT datac (1093:1093:1093) (1093:1093:1093))
        (PORT datad (752:752:752) (752:752:752))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1826:1826:1826) (1826:1826:1826))
        (PORT ena (1774:1774:1774) (1774:1774:1774))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2489:2489:2489))
        (PORT d[1] (3202:3202:3202) (3202:3202:3202))
        (PORT d[2] (2472:2472:2472) (2472:2472:2472))
        (PORT d[3] (2541:2541:2541) (2541:2541:2541))
        (PORT d[4] (2736:2736:2736) (2736:2736:2736))
        (PORT d[5] (2422:2422:2422) (2422:2422:2422))
        (PORT d[6] (2405:2405:2405) (2405:2405:2405))
        (PORT d[7] (1829:1829:1829) (1829:1829:1829))
        (PORT d[8] (2319:2319:2319) (2319:2319:2319))
        (PORT d[9] (2361:2361:2361) (2361:2361:2361))
        (PORT d[10] (2212:2212:2212) (2212:2212:2212))
        (PORT d[11] (2302:2302:2302) (2302:2302:2302))
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (PORT ena (1775:1775:1775) (1775:1775:1775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (PORT ena (1775:1775:1775) (1775:1775:1775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1827:1827:1827))
        (PORT d[0] (1775:1775:1775) (1775:1775:1775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2036:2036:2036) (2036:2036:2036))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (2993:2993:2993))
        (PORT clk (4025:4025:4025) (4025:4025:4025))
        (PORT ena (1422:1422:1422) (1422:1422:1422))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2737:2737:2737) (2737:2737:2737))
        (PORT d[1] (2519:2519:2519) (2519:2519:2519))
        (PORT d[2] (2814:2814:2814) (2814:2814:2814))
        (PORT d[3] (2809:2809:2809) (2809:2809:2809))
        (PORT d[4] (2546:2546:2546) (2546:2546:2546))
        (PORT d[5] (2312:2312:2312) (2312:2312:2312))
        (PORT d[6] (2528:2528:2528) (2528:2528:2528))
        (PORT d[7] (2778:2778:2778) (2778:2778:2778))
        (PORT d[8] (2306:2306:2306) (2306:2306:2306))
        (PORT d[9] (3316:3316:3316) (3316:3316:3316))
        (PORT d[10] (3143:3143:3143) (3143:3143:3143))
        (PORT d[11] (2502:2502:2502) (2502:2502:2502))
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT ena (1438:1438:1438) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1090:1090:1090) (1090:1090:1090))
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT ena (1438:1438:1438) (1438:1438:1438))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4041:4041:4041) (4041:4041:4041))
        (PORT d[0] (1438:1438:1438) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4250:4250:4250) (4250:4250:4250))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4250:4250:4250) (4250:4250:4250))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4250:4250:4250) (4250:4250:4250))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode4\|w_anode1568w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1645:1645:1645))
        (PORT datab (1776:1776:1776) (1776:1776:1776))
        (PORT datac (1628:1628:1628) (1628:1628:1628))
        (PORT datad (1613:1613:1613) (1613:1613:1613))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1618w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (773:773:773))
        (PORT datab (737:737:737) (737:737:737))
        (PORT datac (739:739:739) (739:739:739))
        (PORT datad (748:748:748) (748:748:748))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (376:376:376) (376:376:376))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer1\|RAM_rtl_0\|auto_generated\|altsyncram1\|decode_a\|w_anode1568w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2292:2292:2292) (2292:2292:2292))
        (PORT datab (1996:1996:1996) (1996:1996:1996))
        (PORT datac (2096:2096:2096) (2096:2096:2096))
        (PORT datad (1665:1665:1665) (1665:1665:1665))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (106:106:106) (106:106:106))
        (PORT clk (1786:1786:1786) (1786:1786:1786))
        (PORT ena (1467:1467:1467) (1467:1467:1467))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3624:3624:3624))
        (PORT d[1] (3245:3245:3245) (3245:3245:3245))
        (PORT d[2] (3899:3899:3899) (3899:3899:3899))
        (PORT d[3] (3404:3404:3404) (3404:3404:3404))
        (PORT d[4] (3313:3313:3313) (3313:3313:3313))
        (PORT d[5] (2431:2431:2431) (2431:2431:2431))
        (PORT d[6] (3294:3294:3294) (3294:3294:3294))
        (PORT d[7] (2992:2992:2992) (2992:2992:2992))
        (PORT d[8] (2599:2599:2599) (2599:2599:2599))
        (PORT d[9] (3096:3096:3096) (3096:3096:3096))
        (PORT d[10] (3184:3184:3184) (3184:3184:3184))
        (PORT d[11] (2333:2333:2333) (2333:2333:2333))
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (PORT ena (1468:1468:1468) (1468:1468:1468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (309:309:309) (309:309:309))
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (PORT ena (1468:1468:1468) (1468:1468:1468))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1787:1787:1787) (1787:1787:1787))
        (PORT d[0] (1468:1468:1468) (1468:1468:1468))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2123:2123:2123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1996:1996:1996) (1996:1996:1996))
        (IOPATH (posedge clk) pulse (0:0:0) (2993:2993:2993))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3130:3130:3130) (3130:3130:3130))
        (PORT clk (3963:3963:3963) (3963:3963:3963))
        (PORT ena (1489:1489:1489) (1489:1489:1489))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2701:2701:2701) (2701:2701:2701))
        (PORT d[1] (2495:2495:2495) (2495:2495:2495))
        (PORT d[2] (3004:3004:3004) (3004:3004:3004))
        (PORT d[3] (2664:2664:2664) (2664:2664:2664))
        (PORT d[4] (2553:2553:2553) (2553:2553:2553))
        (PORT d[5] (3945:3945:3945) (3945:3945:3945))
        (PORT d[6] (2482:2482:2482) (2482:2482:2482))
        (PORT d[7] (2898:2898:2898) (2898:2898:2898))
        (PORT d[8] (2635:2635:2635) (2635:2635:2635))
        (PORT d[9] (3399:3399:3399) (3399:3399:3399))
        (PORT d[10] (4045:4045:4045) (4045:4045:4045))
        (PORT d[11] (2783:2783:2783) (2783:2783:2783))
        (PORT clk (3979:3979:3979) (3979:3979:3979))
        (PORT ena (1505:1505:1505) (1505:1505:1505))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1157:1157:1157))
        (PORT clk (3979:3979:3979) (3979:3979:3979))
        (PORT ena (1505:1505:1505) (1505:1505:1505))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (35:35:35))
      (SETUP ena (posedge clk) (35:35:35))
      (HOLD d (posedge clk) (234:234:234))
      (HOLD ena (posedge clk) (234:234:234))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (3979:3979:3979) (3979:3979:3979))
        (PORT d[0] (1505:1505:1505) (1505:1505:1505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4188:4188:4188))
        (IOPATH (posedge clk) pulse (0:0:0) (1994:1994:1994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4188:4188:4188))
        (IOPATH (posedge clk) pulse (0:0:0) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (4188:4188:4188) (4188:4188:4188))
        (IOPATH (posedge clk) pulse (0:0:0) (2991:2991:2991))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2027:2027:2027) (2027:2027:2027))
        (PORT datab (1895:1895:1895) (1895:1895:1895))
        (PORT datac (1118:1118:1118) (1118:1118:1118))
        (PORT datad (1640:1640:1640) (1640:1640:1640))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2118:2118:2118) (2118:2118:2118))
        (PORT datab (736:736:736) (736:736:736))
        (PORT datac (1164:1164:1164) (1164:1164:1164))
        (PORT datad (247:247:247) (247:247:247))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (416:416:416) (416:416:416))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (686:686:686))
        (PORT datac (2255:2255:2255) (2255:2255:2255))
        (PORT datad (1651:1651:1651) (1651:1651:1651))
        (IOPATH dataa combout (408:408:408) (408:408:408))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (264:264:264))
        (PORT datab (247:247:247) (247:247:247))
        (PORT datac (457:457:457) (457:457:457))
        (PORT datad (267:267:267) (267:267:267))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1859:1859:1859) (1859:1859:1859))
        (PORT datab (1335:1335:1335) (1335:1335:1335))
        (PORT datac (440:440:440) (440:440:440))
        (PORT datad (245:245:245) (245:245:245))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|Buffer0\|RAM_rtl_0\|auto_generated\|altsyncram1\|mux5\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (268:268:268))
        (PORT datab (437:437:437) (437:437:437))
        (PORT datac (439:439:439) (439:439:439))
        (PORT datad (239:239:239) (239:239:239))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|BufferData\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1077:1077:1077))
        (PORT datab (262:262:262) (262:262:262))
        (PORT datac (1652:1652:1652) (1652:1652:1652))
        (PORT datad (396:396:396) (396:396:396))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|BufferData\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (974:974:974))
        (PORT datab (1652:1652:1652) (1652:1652:1652))
        (PORT datac (257:257:257) (257:257:257))
        (PORT datad (247:247:247) (247:247:247))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|red\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (808:808:808))
        (PORT datab (552:552:552) (552:552:552))
        (PORT datac (553:553:553) (553:553:553))
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (371:371:371) (371:371:371))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|red\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (467:467:467))
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (471:471:471) (471:471:471))
        (PORT datad (702:702:702) (702:702:702))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (271:271:271) (271:271:271))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (493:493:493) (493:493:493))
        (PORT datab (468:468:468) (468:468:468))
        (PORT datac (511:511:511) (511:511:511))
        (PORT datad (332:332:332) (332:332:332))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (420:420:420) (420:420:420))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE vga\|vc\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1723:1723:1723) (1723:1723:1723))
        (PORT sdata (1035:1035:1035) (1035:1035:1035))
        (PORT aclr (7268:7268:7268) (7268:7268:7268))
        (PORT sclr (1156:1156:1156) (1156:1156:1156))
        (PORT ena (1322:1322:1322) (1322:1322:1322))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
        (IOPATH (posedge aclr) regout (218:218:218) (218:218:218))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (266:266:266))
      (HOLD sdata (posedge clk) (266:266:266))
      (HOLD ena (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|Read\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (263:263:263))
        (PORT datab (252:252:252) (252:252:252))
        (PORT datac (675:675:675) (675:675:675))
        (PORT datad (524:524:524) (524:524:524))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE vga\|red\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datab (1449:1449:1449) (1449:1449:1449))
        (PORT datac (256:256:256) (256:256:256))
        (PORT datad (249:249:249) (249:249:249))
        (IOPATH dataa combout (398:398:398) (398:398:398))
        (IOPATH datab combout (415:415:415) (415:415:415))
        (IOPATH datac combout (275:275:275) (275:275:275))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CamClock\|state\.00\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (6586:6586:6586) (6586:6586:6586))
        (IOPATH datad combout (149:149:149) (149:149:149))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CamClock\|state\.00)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CamClock\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (6592:6592:6592) (6592:6592:6592))
        (PORT datad (299:299:299) (299:299:299))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CamClock\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CamClock\|nextState\.10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (334:334:334) (334:334:334))
        (PORT datab (6588:6588:6588) (6588:6588:6588))
        (PORT datad (307:307:307) (307:307:307))
        (IOPATH dataa combout (437:437:437) (437:437:437))
        (IOPATH datab combout (419:419:419) (419:419:419))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CamClock\|state\.10)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE OV7670\|CamClock\|nextState\.01\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (6583:6583:6583) (6583:6583:6583))
        (PORT datab (303:303:303) (303:303:303))
        (PORT datad (308:308:308) (308:308:308))
        (IOPATH dataa combout (438:438:438) (438:438:438))
        (IOPATH datab combout (388:388:388) (388:388:388))
        (IOPATH datac combout (323:323:323) (323:323:323))
        (IOPATH datad combout (150:150:150) (150:150:150))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE OV7670\|CamClock\|state\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (1794:1794:1794) (1794:1794:1794))
        (PORT datain (84:84:84) (84:84:84))
        (IOPATH (posedge clk) regout (250:250:250) (250:250:250))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (266:266:266))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_HS\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3226:3226:3226) (3226:3226:3226))
        (IOPATH datain padio (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_VS\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3016:3016:3016) (3016:3016:3016))
        (IOPATH datain padio (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_BLANK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1856:1856:1856) (1856:1856:1856))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_SYNC\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3534:3534:3534) (3534:3534:3534))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2772:2772:2772) (2772:2772:2772))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3329:3329:3329) (3329:3329:3329))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2753:2753:2753) (2753:2753:2753))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3258:3258:3258) (3258:3258:3258))
        (IOPATH datain padio (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3261:3261:3261) (3261:3261:3261))
        (IOPATH datain padio (2768:2768:2768) (2768:2768:2768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3532:3532:3532) (3532:3532:3532))
        (IOPATH datain padio (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3534:3534:3534) (3534:3534:3534))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3534:3534:3534) (3534:3534:3534))
        (IOPATH datain padio (2778:2778:2778) (2778:2778:2778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_R\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3332:3332:3332) (3332:3332:3332))
        (IOPATH datain padio (2758:2758:2758) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3026:3026:3026) (3026:3026:3026))
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2779:2779:2779) (2779:2779:2779))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2779:2779:2779) (2779:2779:2779))
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2779:2779:2779) (2779:2779:2779))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3335:3335:3335) (3335:3335:3335))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3335:3335:3335) (3335:3335:3335))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3581:3581:3581) (3581:3581:3581))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3577:3577:3577) (3577:3577:3577))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3808:3808:3808) (3808:3808:3808))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_G\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3587:3587:3587) (3587:3587:3587))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[0\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4213:4213:4213) (4213:4213:4213))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[1\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4300:4300:4300) (4300:4300:4300))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[2\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4044:4044:4044) (4044:4044:4044))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[3\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (4044:4044:4044) (4044:4044:4044))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[4\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3812:3812:3812) (3812:3812:3812))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[5\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3812:3812:3812) (3812:3812:3812))
        (IOPATH datain padio (2798:2798:2798) (2798:2798:2798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[6\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3812:3812:3812) (3812:3812:3812))
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[7\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3812:3812:3812) (3812:3812:3812))
        (IOPATH datain padio (2808:2808:2808) (2808:2808:2808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[8\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3713:3713:3713) (3713:3713:3713))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE VGA_B\[9\]\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3713:3713:3713) (3713:3713:3713))
        (IOPATH datain padio (2788:2788:2788) (2788:2788:2788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE CAM_XCLK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (3688:3688:3688) (3688:3688:3688))
        (IOPATH datain padio (2652:2652:2652) (2652:2652:2652))
      )
    )
  )
)
