/*
 * Copyright (c) 2025 TiaC Systems
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_CH32X035_CLOCKS_H_
#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_CH32X035_CLOCKS_H_

#define CH32X035_HB_PCENR_OFFSET  0
#define CH32X035_PB2_PCENR_OFFSET 1
#define CH32X035_PB1_PCENR_OFFSET 2

#define CH32X035_CLOCK_CONFIG(bus, bit) (((CH32X035_##bus##_PCENR_OFFSET) << 5) | (bit))

#define CH32X035_CLOCK_DMA1   CH32X035_CLOCK_CONFIG(HB, 0)
#define CH32X035_CLOCK_SRAM   CH32X035_CLOCK_CONFIG(HB, 2)
#define CH32X035_CLOCK_USBFS  CH32X035_CLOCK_CONFIG(HB, 12)
#define CH32X035_CLOCK_IO2W   CH32X035_CLOCK_CONFIG(HB, 13)
#define CH32X035_CLOCK_USBPD  CH32X035_CLOCK_CONFIG(HB, 17)

#define CH32X035_CLOCK_AFIO   CH32X035_CLOCK_CONFIG(PB2, 0)
#define CH32X035_CLOCK_IOPA   CH32X035_CLOCK_CONFIG(PB2, 2)
#define CH32X035_CLOCK_IOPB   CH32X035_CLOCK_CONFIG(PB2, 3)
#define CH32X035_CLOCK_IOPC   CH32X035_CLOCK_CONFIG(PB2, 4)
#define CH32X035_CLOCK_ADC1   CH32X035_CLOCK_CONFIG(PB2, 9)
#define CH32X035_CLOCK_TIM1   CH32X035_CLOCK_CONFIG(PB2, 11)
#define CH32X035_CLOCK_SPI1   CH32X035_CLOCK_CONFIG(PB2, 12)
#define CH32X035_CLOCK_USART1 CH32X035_CLOCK_CONFIG(PB2, 14)

#define CH32X035_CLOCK_TIM2   CH32X035_CLOCK_CONFIG(PB1, 0)
#define CH32X035_CLOCK_TIM3   CH32X035_CLOCK_CONFIG(PB1, 2)
#define CH32X035_CLOCK_WWDG   CH32X035_CLOCK_CONFIG(PB1, 11)
#define CH32X035_CLOCK_USART2 CH32X035_CLOCK_CONFIG(PB2, 17)
#define CH32X035_CLOCK_USART3 CH32X035_CLOCK_CONFIG(PB2, 18)
#define CH32X035_CLOCK_USART4 CH32X035_CLOCK_CONFIG(PB2, 19)
#define CH32X035_CLOCK_I2C1   CH32X035_CLOCK_CONFIG(PB1, 21)
#define CH32X035_CLOCK_PWR    CH32X035_CLOCK_CONFIG(PB1, 28)

#endif /* ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_CH32X035_CLOCKS_H_ */
