<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: SPD4_CAS_LATENCIES_SUPPORTED_STRUCT Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">SPD4_CAS_LATENCIES_SUPPORTED_STRUCT Union Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SdramSpdDdr4_8h_source.html">SdramSpdDdr4.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a00e4ca64afea34b3a89ba9251beb69e8" id="r_a00e4ca64afea34b3a89ba9251beb69e8"><td class="memItemLeft" >struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07977b05b75f2d9da384083ffd03f649" id="r_a07977b05b75f2d9da384083ffd03f649"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a09122333096d513cb731ea5d6bcf0c91">Cl7</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a07977b05b75f2d9da384083ffd03f649"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 0:0.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a09122333096d513cb731ea5d6bcf0c91">More...</a><br /></td></tr>
<tr class="separator:a07977b05b75f2d9da384083ffd03f649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2490b55c2367f8d7847773f15f8e4cf3" id="r_a2490b55c2367f8d7847773f15f8e4cf3"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a49db7200a423eb49ce044eaf3697f918">Cl8</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a2490b55c2367f8d7847773f15f8e4cf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 1:1.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a49db7200a423eb49ce044eaf3697f918">More...</a><br /></td></tr>
<tr class="separator:a2490b55c2367f8d7847773f15f8e4cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416f15f6eaf4413689ba69e2f1754e7d" id="r_a416f15f6eaf4413689ba69e2f1754e7d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ac8dcc1435951beb6cdecf614a1bcbfc3">Cl9</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a416f15f6eaf4413689ba69e2f1754e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 2:2.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ac8dcc1435951beb6cdecf614a1bcbfc3">More...</a><br /></td></tr>
<tr class="separator:a416f15f6eaf4413689ba69e2f1754e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a041d529fa0f31f299f3741ecab7bde" id="r_a8a041d529fa0f31f299f3741ecab7bde"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a47153a26611fed3bb8fb31b6cea3296d">Cl10</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8a041d529fa0f31f299f3741ecab7bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 3:3.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a47153a26611fed3bb8fb31b6cea3296d">More...</a><br /></td></tr>
<tr class="separator:a8a041d529fa0f31f299f3741ecab7bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a163665b1107a24f3b98f6d5c8c69efa9" id="r_a163665b1107a24f3b98f6d5c8c69efa9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a593933b5b7eb76dd20ae79ffe04edf33">Cl11</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a163665b1107a24f3b98f6d5c8c69efa9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 4:4.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a593933b5b7eb76dd20ae79ffe04edf33">More...</a><br /></td></tr>
<tr class="separator:a163665b1107a24f3b98f6d5c8c69efa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae45acd1af8ee3cb3d20a46005ba55898" id="r_ae45acd1af8ee3cb3d20a46005ba55898"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a7002b7d672088eb08cca398f11047e64">Cl12</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae45acd1af8ee3cb3d20a46005ba55898"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 5:5.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a7002b7d672088eb08cca398f11047e64">More...</a><br /></td></tr>
<tr class="separator:ae45acd1af8ee3cb3d20a46005ba55898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08f69d26fd6be453e5b0686e069a1073" id="r_a08f69d26fd6be453e5b0686e069a1073"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9f7fecfbf935fd390d051888ac335702">Cl13</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a08f69d26fd6be453e5b0686e069a1073"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 6:6.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9f7fecfbf935fd390d051888ac335702">More...</a><br /></td></tr>
<tr class="separator:a08f69d26fd6be453e5b0686e069a1073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85d77679c266439c418b78f313ed78d8" id="r_a85d77679c266439c418b78f313ed78d8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#adea4bdecd0590cb8c2094408a9cc5f75">Cl14</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a85d77679c266439c418b78f313ed78d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 7:7.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#adea4bdecd0590cb8c2094408a9cc5f75">More...</a><br /></td></tr>
<tr class="separator:a85d77679c266439c418b78f313ed78d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3bcb528ee42d5f2d16953389184ad53" id="r_aa3bcb528ee42d5f2d16953389184ad53"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abc072a7463270a73c58c3cba24d32bbe">Cl15</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa3bcb528ee42d5f2d16953389184ad53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 8:8.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abc072a7463270a73c58c3cba24d32bbe">More...</a><br /></td></tr>
<tr class="separator:aa3bcb528ee42d5f2d16953389184ad53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27329b8740fce0ec9ca1e3f95585b36" id="r_ad27329b8740fce0ec9ca1e3f95585b36"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ad4ae4b32ef7dd7349ab23920c939b14c">Cl16</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad27329b8740fce0ec9ca1e3f95585b36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 9:9.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ad4ae4b32ef7dd7349ab23920c939b14c">More...</a><br /></td></tr>
<tr class="separator:ad27329b8740fce0ec9ca1e3f95585b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cb235f886e3763ff0ff3605b544e808" id="r_a9cb235f886e3763ff0ff3605b544e808"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4b0609093f1daff945f4096836d49e80">Cl17</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a9cb235f886e3763ff0ff3605b544e808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 10:10.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4b0609093f1daff945f4096836d49e80">More...</a><br /></td></tr>
<tr class="separator:a9cb235f886e3763ff0ff3605b544e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8f8043cd2072c8b77bb8f0dec639c4c" id="r_ae8f8043cd2072c8b77bb8f0dec639c4c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a32d3f8888876fcb068c4d50d1cedfa43">Cl18</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae8f8043cd2072c8b77bb8f0dec639c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 11:11.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a32d3f8888876fcb068c4d50d1cedfa43">More...</a><br /></td></tr>
<tr class="separator:ae8f8043cd2072c8b77bb8f0dec639c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26286f1f1d851cc2e010f5192172153" id="r_ae26286f1f1d851cc2e010f5192172153"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ae19b3ab2869ca9269ce2ba4adfe45daf">Cl19</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae26286f1f1d851cc2e010f5192172153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 12:12.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ae19b3ab2869ca9269ce2ba4adfe45daf">More...</a><br /></td></tr>
<tr class="separator:ae26286f1f1d851cc2e010f5192172153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8d2f43b485a3fac713ab37d166e971" id="r_a6a8d2f43b485a3fac713ab37d166e971"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4c1f380725bf77b4d148a43bd101bd80">Cl20</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6a8d2f43b485a3fac713ab37d166e971"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 13:13.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4c1f380725bf77b4d148a43bd101bd80">More...</a><br /></td></tr>
<tr class="separator:a6a8d2f43b485a3fac713ab37d166e971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1b6021955db2cac9c9dc3fee5b39abd" id="r_ae1b6021955db2cac9c9dc3fee5b39abd"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a00f51bebc3ebe57ae344234a9b9e2ad1">Cl21</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae1b6021955db2cac9c9dc3fee5b39abd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 14:14.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a00f51bebc3ebe57ae344234a9b9e2ad1">More...</a><br /></td></tr>
<tr class="separator:ae1b6021955db2cac9c9dc3fee5b39abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10101e978ea8c4a261900c03cabb9800" id="r_a10101e978ea8c4a261900c03cabb9800"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aa62d818e7f0d1bce2f4968c225e14ae9">Cl22</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a10101e978ea8c4a261900c03cabb9800"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 15:15.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aa62d818e7f0d1bce2f4968c225e14ae9">More...</a><br /></td></tr>
<tr class="separator:a10101e978ea8c4a261900c03cabb9800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a804e770106f9927500dc7d5cf8ad9b23" id="r_a804e770106f9927500dc7d5cf8ad9b23"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4a02105ee2dedf836aba656ad96113a4">Cl23</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a804e770106f9927500dc7d5cf8ad9b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 16:16.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4a02105ee2dedf836aba656ad96113a4">More...</a><br /></td></tr>
<tr class="separator:a804e770106f9927500dc7d5cf8ad9b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03550ceaab26b7e9248634b0011a14d0" id="r_a03550ceaab26b7e9248634b0011a14d0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a049aec8ed5629838737c5910e96ebb10">Cl24</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a03550ceaab26b7e9248634b0011a14d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 17:17.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a049aec8ed5629838737c5910e96ebb10">More...</a><br /></td></tr>
<tr class="separator:a03550ceaab26b7e9248634b0011a14d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6128d42d44f3f0bf4dd8e14d531222" id="r_a1e6128d42d44f3f0bf4dd8e14d531222"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abc7d0bdfe7acc936e61f11366936068a">Cl25</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a1e6128d42d44f3f0bf4dd8e14d531222"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 18:18.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abc7d0bdfe7acc936e61f11366936068a">More...</a><br /></td></tr>
<tr class="separator:a1e6128d42d44f3f0bf4dd8e14d531222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1abb2ac7d9da11b4b3178e916f9b376" id="r_ae1abb2ac7d9da11b4b3178e916f9b376"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a426a520835bc6d066131e60e036d67c0">Cl26</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae1abb2ac7d9da11b4b3178e916f9b376"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 19:19.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a426a520835bc6d066131e60e036d67c0">More...</a><br /></td></tr>
<tr class="separator:ae1abb2ac7d9da11b4b3178e916f9b376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda07fe68dc45ef669e29f983869d06c" id="r_acda07fe68dc45ef669e29f983869d06c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a02dea08a068e4f8aae2f2fa23011dcfe">Cl27</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:acda07fe68dc45ef669e29f983869d06c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 20:20.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a02dea08a068e4f8aae2f2fa23011dcfe">More...</a><br /></td></tr>
<tr class="separator:acda07fe68dc45ef669e29f983869d06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6738625c136474a53a590c4bc5fa2c40" id="r_a6738625c136474a53a590c4bc5fa2c40"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a95fa50711c7ddf509e750c8a85812070">Cl28</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6738625c136474a53a590c4bc5fa2c40"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 21:21.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a95fa50711c7ddf509e750c8a85812070">More...</a><br /></td></tr>
<tr class="separator:a6738625c136474a53a590c4bc5fa2c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bebae7611324dfefe2bca1ed1507d05" id="r_a4bebae7611324dfefe2bca1ed1507d05"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a69e9803fef7566658e5b28e391db3d54">Cl29</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a4bebae7611324dfefe2bca1ed1507d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 22:22.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a69e9803fef7566658e5b28e391db3d54">More...</a><br /></td></tr>
<tr class="separator:a4bebae7611324dfefe2bca1ed1507d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac07267d06e46e1887e36370c518ba612" id="r_ac07267d06e46e1887e36370c518ba612"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a61c25a8f58005c3a15227b131178cdec">Cl30</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac07267d06e46e1887e36370c518ba612"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 23:23.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a61c25a8f58005c3a15227b131178cdec">More...</a><br /></td></tr>
<tr class="separator:ac07267d06e46e1887e36370c518ba612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78854bb2542f0ef475a19411320f779c" id="r_a78854bb2542f0ef475a19411320f779c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ab63b7031e298d1d18238a2f6541077b6">Cl31</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a78854bb2542f0ef475a19411320f779c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 24:24.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ab63b7031e298d1d18238a2f6541077b6">More...</a><br /></td></tr>
<tr class="separator:a78854bb2542f0ef475a19411320f779c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5236e5990e2c19e078c9f3abcf214cc" id="r_ab5236e5990e2c19e078c9f3abcf214cc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#afabe78e201531a623ee7961d3ba9a653">Cl32</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ab5236e5990e2c19e078c9f3abcf214cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 25:25.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#afabe78e201531a623ee7961d3ba9a653">More...</a><br /></td></tr>
<tr class="separator:ab5236e5990e2c19e078c9f3abcf214cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca4924cf50275d3e2f7d891047179a0" id="r_abca4924cf50275d3e2f7d891047179a0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#af63450c8e3d9984bb6f031dc6a0ee1e1">Cl33</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:abca4924cf50275d3e2f7d891047179a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 26:26.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#af63450c8e3d9984bb6f031dc6a0ee1e1">More...</a><br /></td></tr>
<tr class="separator:abca4924cf50275d3e2f7d891047179a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bedcb4c03f1cca05bc2f113e2452eff" id="r_a8bedcb4c03f1cca05bc2f113e2452eff"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a09563c8216cf4dcee985badc45b3a225">Cl34</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8bedcb4c03f1cca05bc2f113e2452eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 27:27.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a09563c8216cf4dcee985badc45b3a225">More...</a><br /></td></tr>
<tr class="separator:a8bedcb4c03f1cca05bc2f113e2452eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a207637f21640b5e51389c06ce92c6318" id="r_a207637f21640b5e51389c06ce92c6318"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abb371deee6f325036c2c1e34782dce74">Cl35</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a207637f21640b5e51389c06ce92c6318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 28:28.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abb371deee6f325036c2c1e34782dce74">More...</a><br /></td></tr>
<tr class="separator:a207637f21640b5e51389c06ce92c6318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60267369f3aee1b94b69a7258a06b6b" id="r_ae60267369f3aee1b94b69a7258a06b6b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a898a58722af11378f9a22d5ec9ddfc38">Cl36</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae60267369f3aee1b94b69a7258a06b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 29:29.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a898a58722af11378f9a22d5ec9ddfc38">More...</a><br /></td></tr>
<tr class="separator:ae60267369f3aee1b94b69a7258a06b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbc00c7a2757e0530ddb743ae5ef7c8c" id="r_adbc00c7a2757e0530ddb743ae5ef7c8c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aad538a26cc1c33bcafd3fdbfb1d8bf1e">Reserved</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:adbc00c7a2757e0530ddb743ae5ef7c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 30:30.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aad538a26cc1c33bcafd3fdbfb1d8bf1e">More...</a><br /></td></tr>
<tr class="separator:adbc00c7a2757e0530ddb743ae5ef7c8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c583883262c03799cdec43b0f72a6ad" id="r_a6c583883262c03799cdec43b0f72a6ad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9cddc60162d7de2efe5e0e3d2c9d1399">ClRange</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6c583883262c03799cdec43b0f72a6ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 31:31.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9cddc60162d7de2efe5e0e3d2c9d1399">More...</a><br /></td></tr>
<tr class="separator:a6c583883262c03799cdec43b0f72a6ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e4ca64afea34b3a89ba9251beb69e8" id="r_a00e4ca64afea34b3a89ba9251beb69e8"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a00e4ca64afea34b3a89ba9251beb69e8">Bits</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a00e4ca64afea34b3a89ba9251beb69e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc09757f52a062d7d0b73d13a8f0834b" id="r_abc09757f52a062d7d0b73d13a8f0834b"><td class="memItemLeft" >struct {&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff19e2917debac47b12dc116e8a854b8" id="r_aff19e2917debac47b12dc116e8a854b8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4a02105ee2dedf836aba656ad96113a4">Cl23</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aff19e2917debac47b12dc116e8a854b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 0:0.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4a02105ee2dedf836aba656ad96113a4">More...</a><br /></td></tr>
<tr class="separator:aff19e2917debac47b12dc116e8a854b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4def166927de98c1ca0e011e1e2226ce" id="r_a4def166927de98c1ca0e011e1e2226ce"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a049aec8ed5629838737c5910e96ebb10">Cl24</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a4def166927de98c1ca0e011e1e2226ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 1:1.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a049aec8ed5629838737c5910e96ebb10">More...</a><br /></td></tr>
<tr class="separator:a4def166927de98c1ca0e011e1e2226ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f68a9a96ed587c80d9da74ba9a6ab15" id="r_a8f68a9a96ed587c80d9da74ba9a6ab15"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abc7d0bdfe7acc936e61f11366936068a">Cl25</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8f68a9a96ed587c80d9da74ba9a6ab15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 2:2.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abc7d0bdfe7acc936e61f11366936068a">More...</a><br /></td></tr>
<tr class="separator:a8f68a9a96ed587c80d9da74ba9a6ab15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6d73662fc14e5d620fbab8c67520eab" id="r_ad6d73662fc14e5d620fbab8c67520eab"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a426a520835bc6d066131e60e036d67c0">Cl26</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad6d73662fc14e5d620fbab8c67520eab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 3:3.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a426a520835bc6d066131e60e036d67c0">More...</a><br /></td></tr>
<tr class="separator:ad6d73662fc14e5d620fbab8c67520eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1baea9c2548f9d462d1802a9996f3eee" id="r_a1baea9c2548f9d462d1802a9996f3eee"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a02dea08a068e4f8aae2f2fa23011dcfe">Cl27</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a1baea9c2548f9d462d1802a9996f3eee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 4:4.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a02dea08a068e4f8aae2f2fa23011dcfe">More...</a><br /></td></tr>
<tr class="separator:a1baea9c2548f9d462d1802a9996f3eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a391244b7e06afcdb9bd7ea05fcc81a0d" id="r_a391244b7e06afcdb9bd7ea05fcc81a0d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a95fa50711c7ddf509e750c8a85812070">Cl28</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a391244b7e06afcdb9bd7ea05fcc81a0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 5:5.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a95fa50711c7ddf509e750c8a85812070">More...</a><br /></td></tr>
<tr class="separator:a391244b7e06afcdb9bd7ea05fcc81a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae59e617938766b15f30e32b3ad9d8190" id="r_ae59e617938766b15f30e32b3ad9d8190"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a69e9803fef7566658e5b28e391db3d54">Cl29</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae59e617938766b15f30e32b3ad9d8190"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 6:6.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a69e9803fef7566658e5b28e391db3d54">More...</a><br /></td></tr>
<tr class="separator:ae59e617938766b15f30e32b3ad9d8190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42b19ffa37759fbdf564e3082c67c938" id="r_a42b19ffa37759fbdf564e3082c67c938"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a61c25a8f58005c3a15227b131178cdec">Cl30</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a42b19ffa37759fbdf564e3082c67c938"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 7:7.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a61c25a8f58005c3a15227b131178cdec">More...</a><br /></td></tr>
<tr class="separator:a42b19ffa37759fbdf564e3082c67c938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41d1fb32e8024c5efb6e23fee58881f9" id="r_a41d1fb32e8024c5efb6e23fee58881f9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ab63b7031e298d1d18238a2f6541077b6">Cl31</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a41d1fb32e8024c5efb6e23fee58881f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 8:8.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ab63b7031e298d1d18238a2f6541077b6">More...</a><br /></td></tr>
<tr class="separator:a41d1fb32e8024c5efb6e23fee58881f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f619d81ea0b2057ac41d8d712cd0952" id="r_a7f619d81ea0b2057ac41d8d712cd0952"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#afabe78e201531a623ee7961d3ba9a653">Cl32</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a7f619d81ea0b2057ac41d8d712cd0952"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 9:9.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#afabe78e201531a623ee7961d3ba9a653">More...</a><br /></td></tr>
<tr class="separator:a7f619d81ea0b2057ac41d8d712cd0952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ee2fc5aa5554098deabe5de67d6942" id="r_ac8ee2fc5aa5554098deabe5de67d6942"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#af63450c8e3d9984bb6f031dc6a0ee1e1">Cl33</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac8ee2fc5aa5554098deabe5de67d6942"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 10:10.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#af63450c8e3d9984bb6f031dc6a0ee1e1">More...</a><br /></td></tr>
<tr class="separator:ac8ee2fc5aa5554098deabe5de67d6942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84c55144c681dab3b0b18597fea2da5b" id="r_a84c55144c681dab3b0b18597fea2da5b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a09563c8216cf4dcee985badc45b3a225">Cl34</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a84c55144c681dab3b0b18597fea2da5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 11:11.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a09563c8216cf4dcee985badc45b3a225">More...</a><br /></td></tr>
<tr class="separator:a84c55144c681dab3b0b18597fea2da5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae24a75912f5d56e6dfc6d6cf87016b71" id="r_ae24a75912f5d56e6dfc6d6cf87016b71"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abb371deee6f325036c2c1e34782dce74">Cl35</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae24a75912f5d56e6dfc6d6cf87016b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 12:12.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abb371deee6f325036c2c1e34782dce74">More...</a><br /></td></tr>
<tr class="separator:ae24a75912f5d56e6dfc6d6cf87016b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ef70f27e248aea684332168d63c92f" id="r_a03ef70f27e248aea684332168d63c92f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a898a58722af11378f9a22d5ec9ddfc38">Cl36</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a03ef70f27e248aea684332168d63c92f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 13:13.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a898a58722af11378f9a22d5ec9ddfc38">More...</a><br /></td></tr>
<tr class="separator:a03ef70f27e248aea684332168d63c92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8e15819999d9c41e2d06ced4a85632" id="r_a1f8e15819999d9c41e2d06ced4a85632"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a910bac4684f2fa06c92dc23875847fde">Cl37</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a1f8e15819999d9c41e2d06ced4a85632"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 14:14.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a910bac4684f2fa06c92dc23875847fde">More...</a><br /></td></tr>
<tr class="separator:a1f8e15819999d9c41e2d06ced4a85632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462336fd0557b7f570e9d229817e5977" id="r_a462336fd0557b7f570e9d229817e5977"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4b3e7017c31f1fb9f261e51440ff1cf7">Cl38</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a462336fd0557b7f570e9d229817e5977"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 15:15.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4b3e7017c31f1fb9f261e51440ff1cf7">More...</a><br /></td></tr>
<tr class="separator:a462336fd0557b7f570e9d229817e5977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e0ba479fd07f6d0a68349b2a4d7f31e" id="r_a1e0ba479fd07f6d0a68349b2a4d7f31e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aac4beaf17e1f42c3a8b8c16b2f1555be">Cl39</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a1e0ba479fd07f6d0a68349b2a4d7f31e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 16:16.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aac4beaf17e1f42c3a8b8c16b2f1555be">More...</a><br /></td></tr>
<tr class="separator:a1e0ba479fd07f6d0a68349b2a4d7f31e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8da450f2afa719ededd83312832d6da" id="r_ad8da450f2afa719ededd83312832d6da"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a3e866fd663cc76f287c8fa53c25cdb8f">Cl40</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad8da450f2afa719ededd83312832d6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 17:17.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a3e866fd663cc76f287c8fa53c25cdb8f">More...</a><br /></td></tr>
<tr class="separator:ad8da450f2afa719ededd83312832d6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1514ccfbcb308f50384f23702738828" id="r_ac1514ccfbcb308f50384f23702738828"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ac247fe009734372d7a5328988a357078">Cl41</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ac1514ccfbcb308f50384f23702738828"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 18:18.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ac247fe009734372d7a5328988a357078">More...</a><br /></td></tr>
<tr class="separator:ac1514ccfbcb308f50384f23702738828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d1cf7aea9d2fb02149904e84645ab8e" id="r_a8d1cf7aea9d2fb02149904e84645ab8e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#afb84c9bdc5c6776b899c8dad13726e77">Cl42</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a8d1cf7aea9d2fb02149904e84645ab8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 19:19.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#afb84c9bdc5c6776b899c8dad13726e77">More...</a><br /></td></tr>
<tr class="separator:a8d1cf7aea9d2fb02149904e84645ab8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d846404b96e84e9058bed74c402420" id="r_ad0d846404b96e84e9058bed74c402420"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aca89601d763ac9c74f3f4ee09f519fe7">Cl43</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad0d846404b96e84e9058bed74c402420"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 20:20.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aca89601d763ac9c74f3f4ee09f519fe7">More...</a><br /></td></tr>
<tr class="separator:ad0d846404b96e84e9058bed74c402420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f69ef453cd77d70812509ba0118d4e7" id="r_a6f69ef453cd77d70812509ba0118d4e7"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#af6d3563c859b425b0c6f913f7c0a4298">Cl44</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6f69ef453cd77d70812509ba0118d4e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 21:21.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#af6d3563c859b425b0c6f913f7c0a4298">More...</a><br /></td></tr>
<tr class="separator:a6f69ef453cd77d70812509ba0118d4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa61bfb6e7b2be5de65eac9ad8be180cc" id="r_aa61bfb6e7b2be5de65eac9ad8be180cc"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9279be12a040b3255c8bd06c778bf26f">Cl45</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa61bfb6e7b2be5de65eac9ad8be180cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 22:22.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9279be12a040b3255c8bd06c778bf26f">More...</a><br /></td></tr>
<tr class="separator:aa61bfb6e7b2be5de65eac9ad8be180cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1bbccad74d963b429de02a45b6e808" id="r_a0c1bbccad74d963b429de02a45b6e808"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ab8bbec59fa6f7b76ce77b4885f00e427">Cl46</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a0c1bbccad74d963b429de02a45b6e808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 23:23.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ab8bbec59fa6f7b76ce77b4885f00e427">More...</a><br /></td></tr>
<tr class="separator:a0c1bbccad74d963b429de02a45b6e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c126c0d68ddac3b2936de284d319f4" id="r_aa2c126c0d68ddac3b2936de284d319f4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9d624b25836f135a50c89728e418dc91">Cl47</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:aa2c126c0d68ddac3b2936de284d319f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 24:24.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9d624b25836f135a50c89728e418dc91">More...</a><br /></td></tr>
<tr class="separator:aa2c126c0d68ddac3b2936de284d319f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0ec3711adc5ced5196acf526dfcf5f" id="r_a4a0ec3711adc5ced5196acf526dfcf5f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aaee53a45f9fcfe110534ddf44bdb1b06">Cl48</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a4a0ec3711adc5ced5196acf526dfcf5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 25:25.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aaee53a45f9fcfe110534ddf44bdb1b06">More...</a><br /></td></tr>
<tr class="separator:a4a0ec3711adc5ced5196acf526dfcf5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6944b135fd398ea24902e8647651b0d1" id="r_a6944b135fd398ea24902e8647651b0d1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a094c96a551dde593bc36e9051e2cec37">Cl49</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a6944b135fd398ea24902e8647651b0d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 26:26.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a094c96a551dde593bc36e9051e2cec37">More...</a><br /></td></tr>
<tr class="separator:a6944b135fd398ea24902e8647651b0d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ed2379b768b3e53dc21f0fd8881e17" id="r_a78ed2379b768b3e53dc21f0fd8881e17"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a2dfa780abeacade91668b59eb14878db">Cl50</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a78ed2379b768b3e53dc21f0fd8881e17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 27:27.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a2dfa780abeacade91668b59eb14878db">More...</a><br /></td></tr>
<tr class="separator:a78ed2379b768b3e53dc21f0fd8881e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03661ce9d19a9bbd314c4279ea3a3b9a" id="r_a03661ce9d19a9bbd314c4279ea3a3b9a"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a38c64575e4bb040d6301ea0d7ecc2e22">Cl51</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a03661ce9d19a9bbd314c4279ea3a3b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 28:28.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a38c64575e4bb040d6301ea0d7ecc2e22">More...</a><br /></td></tr>
<tr class="separator:a03661ce9d19a9bbd314c4279ea3a3b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcf3db61e3caa23d62a0cc6daae11e58" id="r_adcf3db61e3caa23d62a0cc6daae11e58"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ae36c705cfdad12db208c714d308c0af3">Cl52</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:adcf3db61e3caa23d62a0cc6daae11e58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 29:29.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#ae36c705cfdad12db208c714d308c0af3">More...</a><br /></td></tr>
<tr class="separator:adcf3db61e3caa23d62a0cc6daae11e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41810467a3fc67c1a00cb05b896b5b16" id="r_a41810467a3fc67c1a00cb05b896b5b16"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aad538a26cc1c33bcafd3fdbfb1d8bf1e">Reserved</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:a41810467a3fc67c1a00cb05b896b5b16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 30:30.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#aad538a26cc1c33bcafd3fdbfb1d8bf1e">More...</a><br /></td></tr>
<tr class="separator:a41810467a3fc67c1a00cb05b896b5b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5840c130df7f98449303b4bccbd5940" id="r_ad5840c130df7f98449303b4bccbd5940"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;&#160;&#160;<a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9cddc60162d7de2efe5e0e3d2c9d1399">ClRange</a>: 1&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ad5840c130df7f98449303b4bccbd5940"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits 31:31.  <a href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9cddc60162d7de2efe5e0e3d2c9d1399">More...</a><br /></td></tr>
<tr class="separator:ad5840c130df7f98449303b4bccbd5940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc09757f52a062d7d0b73d13a8f0834b" id="r_abc09757f52a062d7d0b73d13a8f0834b"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#abc09757f52a062d7d0b73d13a8f0834b">HighRangeBits</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:abc09757f52a062d7d0b73d13a8f0834b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0e2d05e51733eeace017e1d0f78084" id="r_a4c0e2d05e51733eeace017e1d0f78084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a4c0e2d05e51733eeace017e1d0f78084">Data</a></td></tr>
<tr class="separator:a4c0e2d05e51733eeace017e1d0f78084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5abf13b2df4f2dadbd3479f0f60a06d3" id="r_a5abf13b2df4f2dadbd3479f0f60a06d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a5abf13b2df4f2dadbd3479f0f60a06d3">Data16</a> [2]</td></tr>
<tr class="separator:a5abf13b2df4f2dadbd3479f0f60a06d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9436f5a7dfa2e95374cadfb5ff9d8b39" id="r_a9436f5a7dfa2e95374cadfb5ff9d8b39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionSPD4__CAS__LATENCIES__SUPPORTED__STRUCT.html#a9436f5a7dfa2e95374cadfb5ff9d8b39">Data8</a> [4]</td></tr>
<tr class="separator:a9436f5a7dfa2e95374cadfb5ff9d8b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a00e4ca64afea34b3a89ba9251beb69e8" name="a00e4ca64afea34b3a89ba9251beb69e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00e4ca64afea34b3a89ba9251beb69e8">&#9670;&#160;</a></span>[struct]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47153a26611fed3bb8fb31b6cea3296d" name="a47153a26611fed3bb8fb31b6cea3296d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47153a26611fed3bb8fb31b6cea3296d">&#9670;&#160;</a></span>Cl10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 3:3. </p>

</div>
</div>
<a id="a593933b5b7eb76dd20ae79ffe04edf33" name="a593933b5b7eb76dd20ae79ffe04edf33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a593933b5b7eb76dd20ae79ffe04edf33">&#9670;&#160;</a></span>Cl11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 4:4. </p>

</div>
</div>
<a id="a7002b7d672088eb08cca398f11047e64" name="a7002b7d672088eb08cca398f11047e64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7002b7d672088eb08cca398f11047e64">&#9670;&#160;</a></span>Cl12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 5:5. </p>

</div>
</div>
<a id="a9f7fecfbf935fd390d051888ac335702" name="a9f7fecfbf935fd390d051888ac335702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7fecfbf935fd390d051888ac335702">&#9670;&#160;</a></span>Cl13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 6:6. </p>

</div>
</div>
<a id="adea4bdecd0590cb8c2094408a9cc5f75" name="adea4bdecd0590cb8c2094408a9cc5f75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea4bdecd0590cb8c2094408a9cc5f75">&#9670;&#160;</a></span>Cl14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 7:7. </p>

</div>
</div>
<a id="abc072a7463270a73c58c3cba24d32bbe" name="abc072a7463270a73c58c3cba24d32bbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc072a7463270a73c58c3cba24d32bbe">&#9670;&#160;</a></span>Cl15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 8:8. </p>

</div>
</div>
<a id="ad4ae4b32ef7dd7349ab23920c939b14c" name="ad4ae4b32ef7dd7349ab23920c939b14c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ae4b32ef7dd7349ab23920c939b14c">&#9670;&#160;</a></span>Cl16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 9:9. </p>

</div>
</div>
<a id="a4b0609093f1daff945f4096836d49e80" name="a4b0609093f1daff945f4096836d49e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b0609093f1daff945f4096836d49e80">&#9670;&#160;</a></span>Cl17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl17</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 10:10. </p>

</div>
</div>
<a id="a32d3f8888876fcb068c4d50d1cedfa43" name="a32d3f8888876fcb068c4d50d1cedfa43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32d3f8888876fcb068c4d50d1cedfa43">&#9670;&#160;</a></span>Cl18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl18</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 11:11. </p>

</div>
</div>
<a id="ae19b3ab2869ca9269ce2ba4adfe45daf" name="ae19b3ab2869ca9269ce2ba4adfe45daf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae19b3ab2869ca9269ce2ba4adfe45daf">&#9670;&#160;</a></span>Cl19</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 12:12. </p>

</div>
</div>
<a id="a4c1f380725bf77b4d148a43bd101bd80" name="a4c1f380725bf77b4d148a43bd101bd80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c1f380725bf77b4d148a43bd101bd80">&#9670;&#160;</a></span>Cl20</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl20</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 13:13. </p>

</div>
</div>
<a id="a00f51bebc3ebe57ae344234a9b9e2ad1" name="a00f51bebc3ebe57ae344234a9b9e2ad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00f51bebc3ebe57ae344234a9b9e2ad1">&#9670;&#160;</a></span>Cl21</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl21</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 14:14. </p>

</div>
</div>
<a id="aa62d818e7f0d1bce2f4968c225e14ae9" name="aa62d818e7f0d1bce2f4968c225e14ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa62d818e7f0d1bce2f4968c225e14ae9">&#9670;&#160;</a></span>Cl22</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl22</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 15:15. </p>

</div>
</div>
<a id="a4a02105ee2dedf836aba656ad96113a4" name="a4a02105ee2dedf836aba656ad96113a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a02105ee2dedf836aba656ad96113a4">&#9670;&#160;</a></span>Cl23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl23</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 16:16. </p>
<p>Bits 0:0. </p>

</div>
</div>
<a id="a049aec8ed5629838737c5910e96ebb10" name="a049aec8ed5629838737c5910e96ebb10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a049aec8ed5629838737c5910e96ebb10">&#9670;&#160;</a></span>Cl24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl24</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 17:17. </p>
<p>Bits 1:1. </p>

</div>
</div>
<a id="abc7d0bdfe7acc936e61f11366936068a" name="abc7d0bdfe7acc936e61f11366936068a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc7d0bdfe7acc936e61f11366936068a">&#9670;&#160;</a></span>Cl25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl25</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 18:18. </p>
<p>Bits 2:2. </p>

</div>
</div>
<a id="a426a520835bc6d066131e60e036d67c0" name="a426a520835bc6d066131e60e036d67c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a426a520835bc6d066131e60e036d67c0">&#9670;&#160;</a></span>Cl26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl26</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 19:19. </p>
<p>Bits 3:3. </p>

</div>
</div>
<a id="a02dea08a068e4f8aae2f2fa23011dcfe" name="a02dea08a068e4f8aae2f2fa23011dcfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02dea08a068e4f8aae2f2fa23011dcfe">&#9670;&#160;</a></span>Cl27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl27</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 20:20. </p>
<p>Bits 4:4. </p>

</div>
</div>
<a id="a95fa50711c7ddf509e750c8a85812070" name="a95fa50711c7ddf509e750c8a85812070"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95fa50711c7ddf509e750c8a85812070">&#9670;&#160;</a></span>Cl28</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl28</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 21:21. </p>
<p>Bits 5:5. </p>

</div>
</div>
<a id="a69e9803fef7566658e5b28e391db3d54" name="a69e9803fef7566658e5b28e391db3d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69e9803fef7566658e5b28e391db3d54">&#9670;&#160;</a></span>Cl29</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl29</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 22:22. </p>
<p>Bits 6:6. </p>

</div>
</div>
<a id="a61c25a8f58005c3a15227b131178cdec" name="a61c25a8f58005c3a15227b131178cdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61c25a8f58005c3a15227b131178cdec">&#9670;&#160;</a></span>Cl30</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 23:23. </p>
<p>Bits 7:7. </p>

</div>
</div>
<a id="ab63b7031e298d1d18238a2f6541077b6" name="ab63b7031e298d1d18238a2f6541077b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab63b7031e298d1d18238a2f6541077b6">&#9670;&#160;</a></span>Cl31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl31</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 24:24. </p>
<p>Bits 8:8. </p>

</div>
</div>
<a id="afabe78e201531a623ee7961d3ba9a653" name="afabe78e201531a623ee7961d3ba9a653"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afabe78e201531a623ee7961d3ba9a653">&#9670;&#160;</a></span>Cl32</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 25:25. </p>
<p>Bits 9:9. </p>

</div>
</div>
<a id="af63450c8e3d9984bb6f031dc6a0ee1e1" name="af63450c8e3d9984bb6f031dc6a0ee1e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af63450c8e3d9984bb6f031dc6a0ee1e1">&#9670;&#160;</a></span>Cl33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl33</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 26:26. </p>
<p>Bits 10:10. </p>

</div>
</div>
<a id="a09563c8216cf4dcee985badc45b3a225" name="a09563c8216cf4dcee985badc45b3a225"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09563c8216cf4dcee985badc45b3a225">&#9670;&#160;</a></span>Cl34</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl34</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 27:27. </p>
<p>Bits 11:11. </p>

</div>
</div>
<a id="abb371deee6f325036c2c1e34782dce74" name="abb371deee6f325036c2c1e34782dce74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb371deee6f325036c2c1e34782dce74">&#9670;&#160;</a></span>Cl35</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl35</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 28:28. </p>
<p>Bits 12:12. </p>

</div>
</div>
<a id="a898a58722af11378f9a22d5ec9ddfc38" name="a898a58722af11378f9a22d5ec9ddfc38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898a58722af11378f9a22d5ec9ddfc38">&#9670;&#160;</a></span>Cl36</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl36</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 29:29. </p>
<p>Bits 13:13. </p>

</div>
</div>
<a id="a910bac4684f2fa06c92dc23875847fde" name="a910bac4684f2fa06c92dc23875847fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a910bac4684f2fa06c92dc23875847fde">&#9670;&#160;</a></span>Cl37</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 14:14. </p>

</div>
</div>
<a id="a4b3e7017c31f1fb9f261e51440ff1cf7" name="a4b3e7017c31f1fb9f261e51440ff1cf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b3e7017c31f1fb9f261e51440ff1cf7">&#9670;&#160;</a></span>Cl38</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl38</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 15:15. </p>

</div>
</div>
<a id="aac4beaf17e1f42c3a8b8c16b2f1555be" name="aac4beaf17e1f42c3a8b8c16b2f1555be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac4beaf17e1f42c3a8b8c16b2f1555be">&#9670;&#160;</a></span>Cl39</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl39</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 16:16. </p>

</div>
</div>
<a id="a3e866fd663cc76f287c8fa53c25cdb8f" name="a3e866fd663cc76f287c8fa53c25cdb8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e866fd663cc76f287c8fa53c25cdb8f">&#9670;&#160;</a></span>Cl40</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl40</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 17:17. </p>

</div>
</div>
<a id="ac247fe009734372d7a5328988a357078" name="ac247fe009734372d7a5328988a357078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac247fe009734372d7a5328988a357078">&#9670;&#160;</a></span>Cl41</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl41</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 18:18. </p>

</div>
</div>
<a id="afb84c9bdc5c6776b899c8dad13726e77" name="afb84c9bdc5c6776b899c8dad13726e77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb84c9bdc5c6776b899c8dad13726e77">&#9670;&#160;</a></span>Cl42</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl42</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 19:19. </p>

</div>
</div>
<a id="aca89601d763ac9c74f3f4ee09f519fe7" name="aca89601d763ac9c74f3f4ee09f519fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca89601d763ac9c74f3f4ee09f519fe7">&#9670;&#160;</a></span>Cl43</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl43</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 20:20. </p>

</div>
</div>
<a id="af6d3563c859b425b0c6f913f7c0a4298" name="af6d3563c859b425b0c6f913f7c0a4298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d3563c859b425b0c6f913f7c0a4298">&#9670;&#160;</a></span>Cl44</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl44</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 21:21. </p>

</div>
</div>
<a id="a9279be12a040b3255c8bd06c778bf26f" name="a9279be12a040b3255c8bd06c778bf26f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9279be12a040b3255c8bd06c778bf26f">&#9670;&#160;</a></span>Cl45</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl45</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 22:22. </p>

</div>
</div>
<a id="ab8bbec59fa6f7b76ce77b4885f00e427" name="ab8bbec59fa6f7b76ce77b4885f00e427"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8bbec59fa6f7b76ce77b4885f00e427">&#9670;&#160;</a></span>Cl46</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl46</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 23:23. </p>

</div>
</div>
<a id="a9d624b25836f135a50c89728e418dc91" name="a9d624b25836f135a50c89728e418dc91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d624b25836f135a50c89728e418dc91">&#9670;&#160;</a></span>Cl47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl47</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 24:24. </p>

</div>
</div>
<a id="aaee53a45f9fcfe110534ddf44bdb1b06" name="aaee53a45f9fcfe110534ddf44bdb1b06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaee53a45f9fcfe110534ddf44bdb1b06">&#9670;&#160;</a></span>Cl48</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl48</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 25:25. </p>

</div>
</div>
<a id="a094c96a551dde593bc36e9051e2cec37" name="a094c96a551dde593bc36e9051e2cec37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094c96a551dde593bc36e9051e2cec37">&#9670;&#160;</a></span>Cl49</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl49</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 26:26. </p>

</div>
</div>
<a id="a2dfa780abeacade91668b59eb14878db" name="a2dfa780abeacade91668b59eb14878db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dfa780abeacade91668b59eb14878db">&#9670;&#160;</a></span>Cl50</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl50</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 27:27. </p>

</div>
</div>
<a id="a38c64575e4bb040d6301ea0d7ecc2e22" name="a38c64575e4bb040d6301ea0d7ecc2e22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38c64575e4bb040d6301ea0d7ecc2e22">&#9670;&#160;</a></span>Cl51</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl51</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 28:28. </p>

</div>
</div>
<a id="ae36c705cfdad12db208c714d308c0af3" name="ae36c705cfdad12db208c714d308c0af3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae36c705cfdad12db208c714d308c0af3">&#9670;&#160;</a></span>Cl52</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl52</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 29:29. </p>

</div>
</div>
<a id="a09122333096d513cb731ea5d6bcf0c91" name="a09122333096d513cb731ea5d6bcf0c91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09122333096d513cb731ea5d6bcf0c91">&#9670;&#160;</a></span>Cl7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 0:0. </p>

</div>
</div>
<a id="a49db7200a423eb49ce044eaf3697f918" name="a49db7200a423eb49ce044eaf3697f918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49db7200a423eb49ce044eaf3697f918">&#9670;&#160;</a></span>Cl8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 1:1. </p>

</div>
</div>
<a id="ac8dcc1435951beb6cdecf614a1bcbfc3" name="ac8dcc1435951beb6cdecf614a1bcbfc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8dcc1435951beb6cdecf614a1bcbfc3">&#9670;&#160;</a></span>Cl9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Cl9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 2:2. </p>

</div>
</div>
<a id="a9cddc60162d7de2efe5e0e3d2c9d1399" name="a9cddc60162d7de2efe5e0e3d2c9d1399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cddc60162d7de2efe5e0e3d2c9d1399">&#9670;&#160;</a></span>ClRange</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::ClRange</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 31:31. </p>

</div>
</div>
<a id="a4c0e2d05e51733eeace017e1d0f78084" name="a4c0e2d05e51733eeace017e1d0f78084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c0e2d05e51733eeace017e1d0f78084">&#9670;&#160;</a></span>Data</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Data</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5abf13b2df4f2dadbd3479f0f60a06d3" name="a5abf13b2df4f2dadbd3479f0f60a06d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5abf13b2df4f2dadbd3479f0f60a06d3">&#9670;&#160;</a></span>Data16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Data16[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9436f5a7dfa2e95374cadfb5ff9d8b39" name="a9436f5a7dfa2e95374cadfb5ff9d8b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9436f5a7dfa2e95374cadfb5ff9d8b39">&#9670;&#160;</a></span>Data8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Data8[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc09757f52a062d7d0b73d13a8f0834b" name="abc09757f52a062d7d0b73d13a8f0834b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc09757f52a062d7d0b73d13a8f0834b">&#9670;&#160;</a></span>[struct]</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct  { ... }  SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::HighRangeBits</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aad538a26cc1c33bcafd3fdbfb1d8bf1e" name="aad538a26cc1c33bcafd3fdbfb1d8bf1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad538a26cc1c33bcafd3fdbfb1d8bf1e">&#9670;&#160;</a></span>Reserved</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a> SPD4_CAS_LATENCIES_SUPPORTED_STRUCT::Reserved</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits 30:30. </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>XenevaOS/Boot/include/IndustryStandard/<a class="el" href="SdramSpdDdr4_8h_source.html">SdramSpdDdr4.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
