Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Jan 17 17:31:54 2017
| Host         : allanko running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file labkit_control_sets_placed.rpt
| Design       : labkit
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |   126 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              72 |           37 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              51 |           27 |
| Yes          | No                    | No                     |              98 |           29 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2253 |          637 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+
|         Clock Signal        |                 Enable Signal                 |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+
|  clock65/inst/clk_out_65mhz |                                               | display/strobe[0]_i_1_n_0               |                1 |              1 |
|  clock65/inst/clk_out_65mhz |                                               | display/p_0_in[0]                       |                1 |              1 |
|  clock65/inst/clk_out_65mhz | s1/new_reg_0                                  |                                         |                1 |              1 |
|  clock65/inst/clk_out_65mhz | s1/new_reg                                    |                                         |                1 |              1 |
|  clock65/inst/clk_out_65mhz | kbdexport1/kbd/myps2/fifo_rd                  |                                         |                1 |              1 |
|  clock65/inst/clk_out_65mhz |                                               | display/p_0_in[2]                       |                1 |              2 |
|  clock65/inst/clk_out_65mhz |                                               | display/p_0_in[1]                       |                2 |              4 |
|  clock65/inst/clk_out_65mhz | kbdexport1/kbd/myps2/count[3]_i_1_n_0         | s1/reset                                |                1 |              4 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[63]                        | s1/reset                                |                4 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[71]                        | s1/reset                                |                4 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[111]                       | s1/reset                                |                4 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[103]                       | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[95]                        | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[87]                        | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[79]                        | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[119]                       | s1/reset                                |                4 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[127]                       | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[7]                         | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[15]                        | s1/reset                                |                4 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[23]                        | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[31]                        | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[39]                        | s1/reset                                |                2 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[47]                        | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | kbdexport1/p_0_out[55]                        | s1/reset                                |                3 |              7 |
|  clock65/inst/clk_out_65mhz | xvga1/hreset                                  | xvga1/vcount0                           |                6 |             10 |
|  clock65/inst/clk_out_65mhz | kbdexport1/kbd/myps2/shift                    |                                         |                2 |             10 |
|  clock65/inst/clk_out_65mhz |                                               | xvga1/hreset                            |                8 |             11 |
|  clock65/inst/clk_out_65mhz | kbdexport1/kbd/E[0]                           | s1/reset                                |                3 |             11 |
|  clock65/inst/clk_out_65mhz | kbdexport1/kbd/myps2/fifo_reg_0_7_0_5_i_1_n_0 |                                         |                2 |             16 |
|  clock65/inst/clk_out_65mhz | srx/ctr_q[15]_i_1_n_0                         | s1/reset                                |                4 |             16 |
|  clock65/inst/clk_out_65mhz | db2/count                                     | s1/new_reg_0                            |                5 |             19 |
|  clock65/inst/clk_out_65mhz | db1/count                                     | s1/new_reg                              |                5 |             19 |
|  clock65/inst/clk_out_65mhz | srx/bit_ctr_q[23]_i_1__0_n_0                  | s1/reset                                |                6 |             24 |
|  clock65/inst/clk_out_65mhz | stx/bit_ctr_q[23]_i_1_n_0                     | s1/reset                                |                5 |             24 |
|  clock65/inst/clk_out_65mhz | statemachine/finwaitcounter[29]_i_2_n_0       | statemachine/finwaitcounter[29]_i_1_n_0 |                9 |             30 |
|  clock65/inst/clk_out_65mhz | packetgen/state                               | statemachine/packet_reg[192]_0          |               10 |             32 |
|  clock65/inst/clk_out_65mhz | packetrcv/state_reg_n_0_[1]                   | packetrcv/seq[31]_i_1_n_0               |               16 |             32 |
|  clock65/inst/clk_out_65mhz | s1/highestSNreceived_reg[31]                  | packetrcv/highestSNreceived[31]_i_1_n_0 |               10 |             32 |
|  clock65/inst/clk_out_65mhz |                                               | s1/reset                                |               14 |             32 |
|  clock65/inst/clk_out_65mhz | statemachine/nextACK                          | statemachine/nextACK[31]_i_1_n_0        |                9 |             32 |
|  clock65/inst/clk_out_65mhz | statemachine/lastACK[31]_i_2_n_0              | statemachine/lastACK[31]_i_1_n_0        |                7 |             32 |
|  clock65/inst/clk_out_65mhz | statemachine/SN[31]_i_1_n_0                   |                                         |               11 |             34 |
|  clock65/inst/clk_out_65mhz | packetrcv/ack[31]_i_1_n_0                     | packetrcv/seq[31]_i_1_n_0               |               12 |             38 |
|  clock65/inst/clk_out_65mhz | packetgen/state                               |                                         |               13 |             51 |
|  clock65/inst/clk_out_65mhz |                                               |                                         |               37 |             72 |
|  clock65/inst/clk_out_65mhz | kbdexport1/messageoutarray0[75]_i_2_n_0       | kbdexport1/messageoutarray0[75]_i_1_n_0 |               32 |            110 |
|  clock65/inst/clk_out_65mhz | kbdexport1/messageoutarray4[75]_i_2_n_0       | kbdexport1/messageoutarray4[75]_i_1_n_0 |               32 |            110 |
|  clock65/inst/clk_out_65mhz | kbdexport1/messageoutarray3[75]_i_2_n_0       | kbdexport1/messageoutarray3[75]_i_1_n_0 |               30 |            110 |
|  clock65/inst/clk_out_65mhz | kbdexport1/messageoutarray2[75]_i_2_n_0       | kbdexport1/messageoutarray2[75]_i_1_n_0 |               28 |            110 |
|  clock65/inst/clk_out_65mhz | kbdexport1/messageoutarray1[75]_i_2_n_0       | kbdexport1/messageoutarray1[75]_i_1_n_0 |               30 |            110 |
|  clock65/inst/clk_out_65mhz | packetgen/state                               | packetgen/packet[126]_i_1_n_0           |               31 |            112 |
|  clock65/inst/clk_out_65mhz | packetrcv/messagepart50                       | packetrcv/messagepart5[127]_i_1_n_0     |               29 |            128 |
|  clock65/inst/clk_out_65mhz | packetrcv/messagepart40                       | packetrcv/messagepart4[127]_i_1_n_0     |               33 |            128 |
|  clock65/inst/clk_out_65mhz | packetrcv/messagepart30                       | packetrcv/messagepart3[127]_i_1_n_0     |               33 |            128 |
|  clock65/inst/clk_out_65mhz | packetrcv/messagepart10                       | packetrcv/messagepart1[127]_i_1_n_0     |               33 |            128 |
|  clock65/inst/clk_out_65mhz | packetrcv/messagepart20                       | packetrcv/messagepart2[127]_i_1_n_0     |               32 |            128 |
|  clock65/inst/clk_out_65mhz | stx/data_q[255]_i_1_n_0                       | s1/reset                                |               64 |            196 |
|  clock65/inst/clk_out_65mhz | srx/data_q[287]_i_1_n_0                       | s1/reset                                |               70 |            288 |
+-----------------------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     5 |
| 2      |                     1 |
| 4      |                     2 |
| 7      |                    16 |
| 10     |                     2 |
| 11     |                     2 |
| 16+    |                    30 |
+--------+-----------------------+


