<?xml version="1.0" encoding="UTF-8"?>
<jvgen name="alt_dspbuilder_constant" family="Cyclone III"
    style="COMPLEX" fixed-name="false" temporary="false">
    <instance version="13.0" decorated-name="alt_dspbuilder_constant_GNNWA6ZQVU">
        <generic name="HDLTYPE" value="STD_LOGIC_VECTOR"/>
        <generic name="WIDTH" value="10"/>
        <generic name="BITPATTERN" value="1000000000"/>
        <port name="output" dir="Output"
            vhdl-type="std_logic_vector(10-1 downto 0)" width="10" lowerbound="0"/>
        <generated-file file-type="VHDL" filename="alt_dspbuilder_constant_GNNWA6ZQVU.vhd"/>
    </instance>
    <parameter-static name="HDLTYPE" default="STD_LOGIC_VECTOR" type="STRING"/>
    <parameter-static name="WIDTH" default="4" type="NATURAL"/>
    <parameter-static name="BITPATTERN" default="0000" type="STRING"/>
</jvgen>
