
*** Running vivado
    with args -log soc_div_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source soc_div_gen_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source soc_div_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 406.906 ; gain = 99.793
INFO: [Synth 8-638] synthesizing module 'soc_div_gen_0_0' [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'soc_div_gen_0_0' (12#1) [c:/Users/dell_/bram_comm_2/bram_comm_2.srcs/sources_1/bd/soc/ip/soc_div_gen_0_0/synth/soc_div_gen_0_0.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 499.789 ; gain = 192.676
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 499.789 ; gain = 192.676
INFO: [Device 21-403] Loading part xc7z045ffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.153 . Memory (MB): peak = 872.703 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:44 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:02 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:03 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:07 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:08 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 872.703 ; gain = 565.590
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 872.703 ; gain = 565.590

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    40|
|2     |LUT1    |   130|
|3     |LUT2    |   237|
|4     |LUT3    |  1584|
|5     |MUXCY   |  1617|
|6     |SRLC32E |     6|
|7     |XORCY   |  1617|
|8     |FDRE    |  5802|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:11 . Memory (MB): peak = 872.703 ; gain = 565.590
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:20 . Memory (MB): peak = 880.762 ; gain = 582.668
