{
  "design": {
    "design_info": {
      "boundary_crc": "0x9E5E9D8143AD0339",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../nexys_a7.gen/sources_1/bd/top_level",
      "name": "top_level",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "source_100mhz": {
        "system_clock": "",
        "system_reset": ""
      },
      "button": "",
      "data_consumer": "",
      "system_ila": "",
      "packet_generator": ""
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "CPU_RESETN"
          },
          "CLK_DOMAIN": {
            "value": "top_level_CLK100MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "BTNU": {
        "direction": "I"
      }
    },
    "components": {
      "source_100mhz": {
        "ports": {
          "CLK100MHZ": {
            "type": "clk",
            "direction": "I"
          },
          "clk_100mhz": {
            "type": "clk",
            "direction": "O"
          },
          "CPU_RESETN": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "peripheral_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "system_clock": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "top_level_clk_wiz_0_0",
            "xci_path": "ip/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0.xci",
            "inst_hier_path": "source_100mhz/system_clock",
            "parameters": {
              "CLKOUT1_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT2_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT3_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT4_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT5_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT6_DRIVES": {
                "value": "BUFGCE"
              },
              "CLKOUT7_DRIVES": {
                "value": "BUFGCE"
              },
              "CLK_OUT1_PORT": {
                "value": "clk_100mhz"
              },
              "FEEDBACK_SOURCE": {
                "value": "FDBK_AUTO"
              },
              "USE_LOCKED": {
                "value": "false"
              },
              "USE_RESET": {
                "value": "false"
              },
              "USE_SAFE_CLOCK_STARTUP": {
                "value": "true"
              }
            }
          },
          "system_reset": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "top_level_proc_sys_reset_0_0",
            "xci_path": "ip/top_level_proc_sys_reset_0_0/top_level_proc_sys_reset_0_0.xci",
            "inst_hier_path": "source_100mhz/system_reset"
          }
        },
        "nets": {
          "CLK100MHZ_1": {
            "ports": [
              "CLK100MHZ",
              "system_clock/clk_in1"
            ]
          },
          "CPU_RESETN_1": {
            "ports": [
              "CPU_RESETN",
              "system_reset/ext_reset_in"
            ]
          },
          "system_clock_clk_100mhz": {
            "ports": [
              "system_clock/clk_100mhz",
              "clk_100mhz",
              "system_reset/slowest_sync_clk"
            ]
          },
          "system_reset_interconnect_aresetn": {
            "ports": [
              "system_reset/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "system_reset_peripheral_aresetn": {
            "ports": [
              "system_reset/peripheral_aresetn",
              "peripheral_aresetn"
            ]
          }
        }
      },
      "button": {
        "vlnv": "xilinx.com:module_ref:button:1.0",
        "xci_name": "top_level_button_0_0",
        "xci_path": "ip/top_level_button_0_0/top_level_button_0_0.xci",
        "inst_hier_path": "button",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "button",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "PIN": {
            "direction": "I"
          },
          "Q": {
            "direction": "O"
          }
        }
      },
      "data_consumer": {
        "vlnv": "xilinx.com:module_ref:data_consumer:1.0",
        "xci_name": "top_level_data_consumer_0_0",
        "xci_path": "ip/top_level_data_consumer_0_0/top_level_data_consumer_0_0.xci",
        "inst_hier_path": "data_consumer",
        "parameters": {
          "DW": {
            "value": "128"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "data_consumer",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "AXIS_RX": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "AXIS_RX_TDATA",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "AXIS_RX_TKEEP",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "AXIS_RX_TLAST",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "AXIS_RX_TVALID",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "AXIS_RX_TREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "AXIS_RX",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          }
        }
      },
      "system_ila": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "top_level_system_ila_0_0",
        "xci_path": "ip/top_level_system_ila_0_0/top_level_system_ila_0_0.xci",
        "inst_hier_path": "system_ila",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_MON_TYPE": {
            "value": "MIX"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "packet_generator": {
        "vlnv": "xilinx.com:module_ref:packet_gen:1.0",
        "xci_name": "top_level_packet_gen_0_0",
        "xci_path": "ip/top_level_packet_gen_0_0/top_level_packet_gen_0_0.xci",
        "inst_hier_path": "packet_generator",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "packet_gen",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "axis_out": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_out_tdata",
                "direction": "O",
                "left": "127",
                "right": "0"
              },
              "TKEEP": {
                "physical_name": "axis_out_tkeep",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "axis_out_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "axis_out_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "axis_out_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axis_out",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "resetn",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/source_100mhz/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "resetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "start": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "packet_generator_axis_out": {
        "interface_ports": [
          "data_consumer/AXIS_RX",
          "packet_generator/axis_out",
          "system_ila/SLOT_0_AXIS"
        ]
      }
    },
    "nets": {
      "CLK100MHZ_1": {
        "ports": [
          "CLK100MHZ",
          "source_100mhz/CLK100MHZ"
        ]
      },
      "CPU_RESETN_1": {
        "ports": [
          "CPU_RESETN",
          "source_100mhz/CPU_RESETN"
        ]
      },
      "PIN_0_1": {
        "ports": [
          "BTNU",
          "button/PIN"
        ]
      },
      "button_Q": {
        "ports": [
          "button/Q",
          "system_ila/probe0",
          "packet_generator/start"
        ]
      },
      "source_100mhz_clk_100mhz": {
        "ports": [
          "source_100mhz/clk_100mhz",
          "button/CLK",
          "data_consumer/clk",
          "system_ila/clk",
          "packet_generator/clk"
        ]
      },
      "source_100mhz_peripheral_aresetn": {
        "ports": [
          "source_100mhz/peripheral_aresetn",
          "packet_generator/resetn"
        ]
      }
    }
  }
}