{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749492216031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749492216031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 12:03:35 2025 " "Processing started: Mon Jun  9 12:03:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749492216031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1749492216031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle -c Single_Cycle --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle -c Single_Cycle --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1749492216031 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1749492216375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1749492216375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_decoder " "Found entity 1: alu_decoder" {  } { { "alu_decoder.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/alu_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/control_unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/data_memory.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/extend.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/instruction_memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/main_decoder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file main_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_tb " "Found entity 1: main_tb" {  } { { "main_tb.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/main_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/register_file.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749492225220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1749492225220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1749492225255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:IM_INST " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:IM_INST\"" {  } { { "main.v" "IM_INST" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/main.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749492225259 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 31 instruction_memory.v(14) " "Verilog HDL warning at instruction_memory.v(14): number of words (20) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "instruction_memory.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/instruction_memory.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1749492225260 "|main|instruction_memory:IM_INST"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "INSTRUCTION_MEM: Loaded instructions from instructions.mem instruction_memory.v(15) " "Verilog HDL Display System Task info at instruction_memory.v(15): INSTRUCTION_MEM: Loaded instructions from instructions.mem" {  } { { "instruction_memory.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/instruction_memory.v" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749492225261 "|main|instruction_memory:IM_INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instruction_memory.v(9) " "Net \"mem.data_a\" at instruction_memory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/instruction_memory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749492225261 "|main|instruction_memory:IM_INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instruction_memory.v(9) " "Net \"mem.waddr_a\" at instruction_memory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/instruction_memory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749492225261 "|main|instruction_memory:IM_INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instruction_memory.v(9) " "Net \"mem.we_a\" at instruction_memory.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/instruction_memory.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1749492225261 "|main|instruction_memory:IM_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RF_INST " "Elaborating entity \"register_file\" for hierarchy \"register_file:RF_INST\"" {  } { { "main.v" "RF_INST" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/main.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749492225262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:EX_INST " "Elaborating entity \"extend\" for hierarchy \"extend:EX_INST\"" {  } { { "main.v" "EX_INST" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749492225265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_INST " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_INST\"" {  } { { "main.v" "ALU_INST" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/main.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749492225266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:DM_INST " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:DM_INST\"" {  } { { "main.v" "DM_INST" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/main.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749492225267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:CU_INST " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:CU_INST\"" {  } { { "main.v" "CU_INST" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/main.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749492225268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder control_unit:CU_INST\|main_decoder:MD_INST " "Elaborating entity \"main_decoder\" for hierarchy \"control_unit:CU_INST\|main_decoder:MD_INST\"" {  } { { "control_unit.v" "MD_INST" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/control_unit.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749492225269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_decoder control_unit:CU_INST\|alu_decoder:AD_INST " "Elaborating entity \"alu_decoder\" for hierarchy \"control_unit:CU_INST\|alu_decoder:AD_INST\"" {  } { { "control_unit.v" "AD_INST" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/control_unit.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1749492225270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749492225344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  9 12:03:45 2025 " "Processing ended: Mon Jun  9 12:03:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749492225344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749492225344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749492225344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749492225344 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1749492225966 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749492226662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749492226662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun  9 12:03:46 2025 " "Processing started: Mon Jun  9 12:03:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749492226662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1749492226662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Single_Cycle Single_Cycle " "Command: quartus_sh -t c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Single_Cycle Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1749492226662 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Single_Cycle Single_Cycle " "Quartus(args): --rtl_sim Single_Cycle Single_Cycle" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1749492226662 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1749492226951 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1749492227044 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1749492227045 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/simulation/questa/Single_Cycle_run_msim_rtl_verilog.do" {  } { { "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/simulation/questa/Single_Cycle_run_msim_rtl_verilog.do" "0" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/simulation/questa/Single_Cycle_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/simulation/questa/Single_Cycle_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1749492228022 ""}
{ "Info" "0" "" "Info: Spawning Questa Intel FPGA Simulation software " {  } {  } 0 0 "Info: Spawning Questa Intel FPGA Simulation software " 0 0 "Shell" 0 0 1749492228022 ""}
{ "Info" "0" "" "Info: Successfully spawned Questa Intel FPGA Simulation software" {  } {  } 0 0 "Info: Successfully spawned Questa Intel FPGA Simulation software" 0 0 "Shell" 0 0 1749492228044 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1749492228044 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/Single_Cycle_nativelink_simulation.rpt" {  } { { "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/Single_Cycle_nativelink_simulation.rpt" "0" { Text "C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/Single_Cycle_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/eliza/TE2003B.501-_A01253381/Single-Cycle-2/Single_Cycle_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1749492228044 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/23.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1749492228044 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749492228045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun  9 12:03:48 2025 " "Processing ended: Mon Jun  9 12:03:48 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749492228045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749492228045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749492228045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1749492228045 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1749492444284 ""}
