module testbench;
    logic d0, d1, sel, y;

    mux2to1 uut (
        .d0(d0),
        .d1(d1),
        .sel(sel),
        .y(y)
    );

    initial begin
        d0 = 0; d1 = 1; sel = 0; #10;
        sel = 1; #10;
        d0 = 1; d1 = 0; sel = 0; #10;
        sel = 1; #10;
        $finish;
    end

    initial begin
        $dumpfile("mux2to1.vcd");
        $dumpvars(0, testbench);
    end
endmodule
