Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Sun Apr 13 15:58:51 2025
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               2           
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.492        0.000                      0                 3525        0.056        0.000                      0                 3525       49.500        0.000                       0                  1295  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              85.492        0.000                      0                 3525        0.056        0.000                      0                 3525       49.500        0.000                       0                  1295  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       85.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.492ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_data_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.340ns  (logic 2.461ns (17.162%)  route 11.879ns (82.838%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          1.113    19.481    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X49Y55         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.441   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X49Y55         FDRE                                         r  game_datapath/game_regfiles/D_data_reg_q_reg[0]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X49Y55         FDRE (Setup_fdre_C_D)       -0.095   104.973    game_datapath/game_regfiles/D_data_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.973    
                         arrival time                         -19.481    
  -------------------------------------------------------------------
                         slack                                 85.492    

Slack (MET) :             85.707ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.204ns  (logic 2.461ns (17.326%)  route 11.743ns (82.674%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          0.978    19.345    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X52Y55         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.442   104.846    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X52Y55         FDRE                                         r  game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]/C
                         clock pessimism              0.272   105.118    
                         clock uncertainty           -0.035   105.083    
    SLICE_X52Y55         FDRE (Setup_fdre_C_D)       -0.031   105.052    game_datapath/game_regfiles/D_p1_score_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.052    
                         arrival time                         -19.345    
  -------------------------------------------------------------------
                         slack                                 85.707    

Slack (MET) :             85.757ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 2.461ns (17.456%)  route 11.637ns (82.544%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          0.872    19.239    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X55Y57         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.441   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y57         FDRE                                         r  game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]/C
                         clock pessimism              0.258   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X55Y57         FDRE (Setup_fdre_C_D)       -0.071   104.997    game_datapath/game_regfiles/D_p0_score_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.997    
                         arrival time                         -19.239    
  -------------------------------------------------------------------
                         slack                                 85.757    

Slack (MET) :             85.782ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_counter_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.092ns  (logic 2.461ns (17.464%)  route 11.631ns (82.536%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          0.866    19.233    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X53Y58         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.441   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y58         FDRE                                         r  game_datapath/game_regfiles/D_counter_reg_q_reg[0]/C
                         clock pessimism              0.272   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X53Y58         FDRE (Setup_fdre_C_D)       -0.067   105.015    game_datapath/game_regfiles/D_counter_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.015    
                         arrival time                         -19.233    
  -------------------------------------------------------------------
                         slack                                 85.782    

Slack (MET) :             85.804ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp1_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.057ns  (logic 2.461ns (17.507%)  route 11.596ns (82.493%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          0.831    19.198    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X57Y55         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.443   104.847    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X57Y55         FDRE                                         r  game_datapath/game_regfiles/D_temp1_reg_q_reg[0]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X57Y55         FDRE (Setup_fdre_C_D)       -0.067   105.003    game_datapath/game_regfiles/D_temp1_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.003    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                 85.804    

Slack (MET) :             85.824ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.036ns  (logic 2.461ns (17.533%)  route 11.575ns (82.467%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          0.810    19.177    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X55Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.442   104.846    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X55Y55         FDRE (Setup_fdre_C_D)       -0.067   105.002    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.002    
                         arrival time                         -19.177    
  -------------------------------------------------------------------
                         slack                                 85.824    

Slack (MET) :             85.840ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.057ns  (logic 2.461ns (17.507%)  route 11.596ns (82.493%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 104.847 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          0.831    19.198    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X56Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.443   104.847    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X56Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]/C
                         clock pessimism              0.258   105.105    
                         clock uncertainty           -0.035   105.070    
    SLICE_X56Y55         FDRE (Setup_fdre_C_D)       -0.031   105.039    game_datapath/game_regfiles/D_motor_speed_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.039    
                         arrival time                         -19.198    
  -------------------------------------------------------------------
                         slack                                 85.840    

Slack (MET) :             85.874ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.999ns  (logic 2.461ns (17.579%)  route 11.538ns (82.421%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          0.773    19.140    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X53Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.441   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X53Y57         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]/C
                         clock pessimism              0.272   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X53Y57         FDRE (Setup_fdre_C_D)       -0.067   105.015    game_datapath/game_regfiles/D_correct_button_compare_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.015    
                         arrival time                         -19.140    
  -------------------------------------------------------------------
                         slack                                 85.874    

Slack (MET) :             86.007ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_temp_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.903ns  (logic 2.461ns (17.702%)  route 11.442ns (82.298%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 104.845 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          0.676    19.044    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X52Y58         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.441   104.845    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X52Y58         FDRE                                         r  game_datapath/game_regfiles/D_temp_reg_q_reg[0]/C
                         clock pessimism              0.272   105.117    
                         clock uncertainty           -0.035   105.082    
    SLICE_X52Y58         FDRE (Setup_fdre_C_D)       -0.031   105.051    game_datapath/game_regfiles/D_temp_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.051    
                         arrival time                         -19.044    
  -------------------------------------------------------------------
                         slack                                 86.007    

Slack (MET) :             86.010ns  (required time - arrival time)
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        13.886ns  (logic 2.461ns (17.722%)  route 11.425ns (82.278%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 104.846 - 100.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.557     5.141    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDSE (Prop_fdse_C_Q)         0.456     5.597 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=1128, routed)        3.105     8.702    game_datapath/game_cu/D_game_fsm_q_reg[4]_2[0]
    SLICE_X64Y60         LUT6 (Prop_lut6_I3_O)        0.124     8.826 f  game_datapath/game_cu/D_a_dff_q[30]_i_4/O
                         net (fo=12, routed)          2.401    11.227    game_datapath/game_cu/D_a_dff_q[30]_i_4_n_0
    SLICE_X54Y56         LUT6 (Prop_lut6_I0_O)        0.124    11.351 f  game_datapath/game_cu/i__carry_i_31/O
                         net (fo=1, routed)           0.856    12.207    game_datapath/game_cu/i__carry_i_31_n_0
    SLICE_X55Y56         LUT6 (Prop_lut6_I2_O)        0.124    12.331 f  game_datapath/game_cu/i__carry_i_13/O
                         net (fo=11, routed)          1.457    13.788    game_datapath/game_cu/M_game_datapath_a[0]
    SLICE_X63Y59         LUT4 (Prop_lut4_I3_O)        0.152    13.940 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_86/O
                         net (fo=2, routed)           0.643    14.583    game_datapath/game_cu/D_correct_button_reg_q[0]_i_86_n_0
    SLICE_X60Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.758    15.341 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69/CO[3]
                         net (fo=1, routed)           0.000    15.341    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_69_n_0
    SLICE_X60Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.458 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55/CO[3]
                         net (fo=1, routed)           0.000    15.458    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_55_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.575 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000    15.575    game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_41_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.692 r  game_datapath/game_cu/D_correct_button_reg_q_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           1.043    16.735    game_datapath/game_cu/game_alu/data11
    SLICE_X63Y61         LUT4 (Prop_lut4_I1_O)        0.124    16.859 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_11/O
                         net (fo=1, routed)           0.796    17.655    game_datapath/game_cu/D_correct_button_reg_q[0]_i_11_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    17.779 f  game_datapath/game_cu/D_correct_button_reg_q[0]_i_4/O
                         net (fo=1, routed)           0.464    18.243    game_datapath/game_cu/D_correct_button_reg_q[0]_i_4_n_0
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.124    18.367 r  game_datapath/game_cu/D_correct_button_reg_q[0]_i_1/O
                         net (fo=12, routed)          0.660    19.027    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_2[0]
    SLICE_X54Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.442   104.846    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                         clock pessimism              0.258   105.104    
                         clock uncertainty           -0.035   105.069    
    SLICE_X54Y56         FDRE (Setup_fdre_C_D)       -0.031   105.038    game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]
  -------------------------------------------------------------------
                         required time                        105.038    
                         arrival time                         -19.027    
  -------------------------------------------------------------------
                         slack                                 86.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_w_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_z_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.635%)  route 0.255ns (64.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.596     1.540    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X63Y49         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y49         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  game_datapath/rng_2000/pn_gen/D_w_q_reg[31]/Q
                         net (fo=3, routed)           0.255     1.935    game_datapath/rng_2000/pn_gen/D_w_q_reg_n_0_[31]
    SLICE_X63Y50         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_z_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.864     2.054    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_z_q_reg[31]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X63Y50         FDRE (Hold_fdre_C_D)         0.071     1.880    game_datapath/rng_2000/pn_gen/D_z_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.700%)  route 0.271ns (59.300%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.593     1.537    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[9]/Q
                         net (fo=4, routed)           0.271     1.949    game_datapath/rng_2000/pn_gen/D_x_q[9]
    SLICE_X60Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.994 r  game_datapath/rng_2000/pn_gen/D_w_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.994    game_datapath/rng_2000/pn_gen/D_w_d[1]
    SLICE_X60Y49         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.865     2.055    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[1]/C
                         clock pessimism             -0.246     1.809    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.121     1.930    game_datapath/rng_2000/pn_gen/D_w_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/D_seed_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.595     1.539    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/rng_1/D_seed_q_reg[23]/Q
                         net (fo=3, routed)           0.118     1.798    game_datapath/rng_1/D_seed_q_reg[23]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  game_datapath/rng_1/D_seed_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    game_datapath/rng_1/D_seed_q_reg[20]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.012 r  game_datapath/rng_1/D_seed_q_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.012    game_datapath/rng_1/D_seed_q_reg[24]_i_1_n_7
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.863     2.052    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[24]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/rng_1/D_seed_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.569     1.513    forLoop_idx_0_252448658[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.773    forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.934    forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.988 r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.988    forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[4]_i_1__0_n_7
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.835     2.025    forLoop_idx_0_252448658[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.373ns (72.785%)  route 0.139ns (27.215%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.567     1.511    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.139     1.813    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  motor/pwm/ctr/D_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.970    motor/pwm/ctr/D_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.023 r  motor/pwm/ctr/D_ctr_q_reg[8]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     2.023    motor/pwm/ctr/D_ctr_q_reg[8]_i_1__7_n_7
    SLICE_X54Y50         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.835     2.025    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    motor/pwm/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 game_datapath/rng_1/D_seed_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_1/D_seed_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.496%)  route 0.119ns (24.504%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.595     1.539    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/rng_1/D_seed_q_reg[23]/Q
                         net (fo=3, routed)           0.118     1.798    game_datapath/rng_1/D_seed_q_reg[23]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.958 r  game_datapath/rng_1/D_seed_q_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.958    game_datapath/rng_1/D_seed_q_reg[20]_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.023 r  game_datapath/rng_1/D_seed_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.023    game_datapath/rng_1/D_seed_q_reg[24]_i_1_n_5
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.863     2.052    game_datapath/rng_1/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  game_datapath/rng_1/D_seed_q_reg[26]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    game_datapath/rng_1/D_seed_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.569     1.513    forLoop_idx_0_252448658[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X57Y49         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.773    forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.934    forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[0]_i_3_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.999 r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.999    forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[4]_i_1__0_n_5
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.835     2.025    forLoop_idx_0_252448658[0].p0_button_cond/clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    forLoop_idx_0_252448658[0].p0_button_cond/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_w_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_z_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.484%)  route 0.286ns (63.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.595     1.539    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  game_datapath/rng_2000/pn_gen/D_w_q_reg[9]/Q
                         net (fo=3, routed)           0.286     1.988    game_datapath/rng_2000/pn_gen/Q[6]
    SLICE_X60Y50         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_z_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.863     2.052    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_z_q_reg[9]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.064     1.871    game_datapath/rng_2000/pn_gen/D_z_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 motor/pwm/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motor/pwm/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.386ns (73.458%)  route 0.139ns (26.542%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.567     1.511    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X54Y49         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  motor/pwm/ctr/D_ctr_q_reg[6]/Q
                         net (fo=5, routed)           0.139     1.813    motor/pwm/ctr/M_ctr_value[3]
    SLICE_X54Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  motor/pwm/ctr/D_ctr_q_reg[4]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.970    motor/pwm/ctr/D_ctr_q_reg[4]_i_1__7_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.036 r  motor/pwm/ctr/D_ctr_q_reg[8]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.036    motor/pwm/ctr/D_ctr_q_reg[8]_i_1__7_n_5
    SLICE_X54Y50         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.835     2.025    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X54Y50         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134     1.914    motor/pwm/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 game_datapath/rng_2000/pn_gen/D_x_q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_datapath/rng_2000/pn_gen/D_w_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.595     1.539    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X61Y49         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  game_datapath/rng_2000/pn_gen/D_x_q_reg[20]/Q
                         net (fo=4, routed)           0.077     1.757    game_datapath/rng_2000/pn_gen/D_x_q[20]
    SLICE_X60Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  game_datapath/rng_2000/pn_gen/D_w_q[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.802    game_datapath/rng_2000/pn_gen/D_w_d[20]
    SLICE_X60Y49         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.865     2.055    game_datapath/rng_2000/pn_gen/clk_IBUF_BUFG
    SLICE_X60Y49         FDRE                                         r  game_datapath/rng_2000/pn_gen/D_w_q_reg[20]/C
                         clock pessimism             -0.503     1.552    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.121     1.673    game_datapath/rng_2000/pn_gen/D_w_q_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y54   center_button_cond/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y54   center_button_cond/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y54   center_button_cond/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y54   center_button_cond/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X58Y55   center_button_cond/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y54   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y54   center_button_cond/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y54   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y54   center_button_cond/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y56   center_button_cond/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X58Y57   center_button_cond/D_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.148ns  (logic 5.548ns (54.667%)  route 4.600ns (45.333%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.572     5.156    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           1.292     6.966    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X52Y51         LUT4 (Prop_lut4_I1_O)        0.124     7.090 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.090    motor/pwm/ctr_n_4
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.603 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    motor/pwm/pulse0_carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.857 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.159     9.017    motor/pwm/CO[0]
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.393     9.410 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.149    11.559    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.746    15.304 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000    15.304    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 motor/pwm/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.061ns  (logic 5.317ns (52.849%)  route 4.744ns (47.151%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.572     5.156    motor/pwm/ctr/clk_IBUF_BUFG
    SLICE_X54Y48         FDRE                                         r  motor/pwm/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  motor/pwm/ctr/D_ctr_q_reg[3]/Q
                         net (fo=5, routed)           1.292     6.966    motor/pwm/ctr/M_ctr_value[0]
    SLICE_X52Y51         LUT4 (Prop_lut4_I1_O)        0.124     7.090 r  motor/pwm/ctr/pulse0_carry_i_8/O
                         net (fo=1, routed)           0.000     7.090    motor/pwm/ctr_n_4
    SLICE_X52Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.603 r  motor/pwm/pulse0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    motor/pwm/pulse0_carry_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.857 r  motor/pwm/pulse0_carry__0/CO[0]
                         net (fo=2, routed)           1.159     9.017    game_datapath/game_regfiles/CO[0]
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.367     9.384 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.293    11.676    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         3.541    15.217 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000    15.217    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.002ns (50.367%)  route 3.944ns (49.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.546     5.130    tx/clk_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           3.944     9.530    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546    13.076 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.076    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.790ns  (logic 4.168ns (53.503%)  route 3.622ns (46.497%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.994     6.655    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.627     9.407    p1l0_OBUF
    G1                   OBUF (Prop_obuf_I_O)         3.526    12.933 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000    12.933    p1l0
    G1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.450ns  (logic 4.167ns (55.927%)  route 3.284ns (44.073%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.559     5.143    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.518     5.661 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.994     6.655    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.779 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.289     9.069    p1l0_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.525    12.593 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000    12.593    p0l0
    G2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.800ns  (logic 3.977ns (68.574%)  route 1.823ns (31.426%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.625     5.209    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.823     7.488    lopt
    H2                   OBUF (Prop_obuf_I_O)         3.521    11.009 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000    11.009    p0l1
    H2                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 3.978ns (70.433%)  route 1.670ns (29.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.625     5.209    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           1.670     7.335    lopt_1
    H1                   OBUF (Prop_obuf_I_O)         3.522    10.857 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000    10.857    p1l1
    H1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.688ns  (logic 1.364ns (80.808%)  route 0.324ns (19.192%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           0.324     2.001    lopt_1
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.224 r  p1l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.224    p1l1
    H1                                                                r  p1l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.363ns (77.020%)  route 0.407ns (22.980%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.592     1.536    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X63Y58         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.407     2.084    lopt
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.306 r  p0l1_OBUF_inst/O
                         net (fo=0)                   0.000     3.306    p0l1
    H2                                                                r  p0l1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p0l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.440ns  (logic 1.435ns (58.792%)  route 1.006ns (41.208%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.672 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.359     2.031    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.646     2.722    p1l0_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.948 r  p0l0_OBUF_inst/O
                         net (fo=0)                   0.000     3.948    p0l0
    G2                                                                r  p0l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            p1l0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.436ns (56.131%)  route 1.122ns (43.869%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X54Y56         FDRE                                         r  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         FDRE (Prop_fdre_C_Q)         0.164     1.672 f  game_datapath/game_regfiles/D_correct_button_reg_q_reg[0]/Q
                         net (fo=4, routed)           0.359     2.031    game_datapath/game_regfiles/D_correct_button_reg_q_reg[31]_0[0]
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.076 r  game_datapath/game_regfiles/p0l0_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.762     2.839    p1l0_OBUF
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.065 r  p1l0_OBUF_inst/O
                         net (fo=0)                   0.000     4.065    p1l0
    G1                                                                r  p1l0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.576ns  (logic 1.428ns (55.434%)  route 1.148ns (44.566%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.517     2.166    game_datapath/game_regfiles/D_motor_direction_reg_q_reg[31]_0[0]
    SLICE_X56Y63         LUT2 (Prop_lut2_I0_O)        0.045     2.211 r  game_datapath/game_regfiles/motorIN1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.631     2.842    motorIN1_OBUF
    F4                   OBUF (Prop_obuf_I_O)         1.242     4.083 r  motorIN1_OBUF_inst/O
                         net (fo=0)                   0.000     4.083    motorIN1
    F4                                                                r  motorIN1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            motorIN2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.493ns (57.442%)  route 1.106ns (42.558%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.564     1.508    game_datapath/game_regfiles/clk_IBUF_BUFG
    SLICE_X55Y55         FDRE                                         r  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.141     1.649 f  game_datapath/game_regfiles/D_motor_direction_reg_q_reg[0]/Q
                         net (fo=5, routed)           0.517     2.166    motor/pwm/motorIN2[0]
    SLICE_X56Y63         LUT2 (Prop_lut2_I1_O)        0.044     2.210 r  motor/pwm/motorIN2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.589     2.799    motorIN2_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.308     4.108 r  motorIN2_OBUF_inst/O
                         net (fo=0)                   0.000     4.108    motorIN2
    F3                                                                r  motorIN2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.855ns  (logic 1.388ns (48.616%)  route 1.467ns (51.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.556     1.500    tx/clk_IBUF_BUFG
    SLICE_X49Y69         FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y69         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           1.467     3.108    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     4.354 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.354    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.634ns (26.633%)  route 4.501ns (73.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.963     5.473    reset_cond/rst_n_IBUF
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.597 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.538     6.135    reset_cond/M_reset_cond_in
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.634ns (26.633%)  route 4.501ns (73.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.963     5.473    reset_cond/rst_n_IBUF
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.597 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.538     6.135    reset_cond/M_reset_cond_in
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.634ns (26.633%)  route 4.501ns (73.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.963     5.473    reset_cond/rst_n_IBUF
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.597 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.538     6.135    reset_cond/M_reset_cond_in
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.135ns  (logic 1.634ns (26.633%)  route 4.501ns (73.367%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.963     5.473    reset_cond/rst_n_IBUF
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.597 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.538     6.135    reset_cond/M_reset_cond_in
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.440     4.844    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y59         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.270ns  (logic 1.495ns (28.376%)  route 3.774ns (71.624%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           3.774     5.270    rx/usb_rx_IBUF
    SLICE_X60Y74         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.491     4.895    rx/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_252448658[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.063ns  (logic 1.502ns (36.969%)  route 2.561ns (63.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.561     4.063    forLoop_idx_0_252448658[2].p0_button_cond/sync/D[0]
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_252448658[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.510     4.914    forLoop_idx_0_252448658[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_252448658[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_252448658[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.773ns  (logic 1.492ns (39.550%)  route 2.281ns (60.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.914ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           2.281     3.773    forLoop_idx_0_252448658[1].p0_button_cond/sync/D[0]
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_252448658[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.510     4.914    forLoop_idx_0_252448658[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_252448658[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.691ns  (logic 1.491ns (40.391%)  route 2.200ns (59.609%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           2.200     3.691    center_button_cond/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.509     4.913    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_252448658[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.650ns  (logic 1.489ns (40.791%)  route 2.161ns (59.209%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           2.161     3.650    forLoop_idx_0_252448658[0].p0_button_cond/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.444     4.848    forLoop_idx_0_252448658[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1615674834[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.531ns  (logic 1.496ns (42.373%)  route 2.035ns (57.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           2.035     3.531    forLoop_idx_0_1615674834[2].p1_button_cond/sync/D[0]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1615674834[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        1.509     4.913    forLoop_idx_0_1615674834[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1615674834[2].p1_button_cond/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p1_button[1]
                            (input port)
  Destination:            forLoop_idx_0_1615674834[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.254ns (29.692%)  route 0.602ns (70.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  p1_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[1]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  p1_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.602     0.856    forLoop_idx_0_1615674834[1].p1_button_cond/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1615674834[1].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.863     2.053    forLoop_idx_0_1615674834[1].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_1615674834[1].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[0]
                            (input port)
  Destination:            forLoop_idx_0_1615674834[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.253ns (26.277%)  route 0.711ns (73.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  p1_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[0]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  p1_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.711     0.964    forLoop_idx_0_1615674834[0].p1_button_cond/sync/D[0]
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_1615674834[0].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.864     2.054    forLoop_idx_0_1615674834[0].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_1615674834[0].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p1_button[2]
                            (input port)
  Destination:            forLoop_idx_0_1615674834[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.264ns (24.366%)  route 0.819ns (75.634%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  p1_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p1_button[2]
    A5                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  p1_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.819     1.082    forLoop_idx_0_1615674834[2].p1_button_cond/sync/D[0]
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1615674834[2].p1_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.863     2.053    forLoop_idx_0_1615674834[2].p1_button_cond/sync/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  forLoop_idx_0_1615674834[2].p1_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[0]
                            (input port)
  Destination:            forLoop_idx_0_252448658[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.257ns (22.243%)  route 0.897ns (77.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  p0_button[0] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[0]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  p0_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.897     1.154    forLoop_idx_0_252448658[0].p0_button_cond/sync/D[0]
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.835     2.025    forLoop_idx_0_252448658[0].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y51         FDRE                                         r  forLoop_idx_0_252448658[0].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 center_button
                            (input port)
  Destination:            center_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.174ns  (logic 0.259ns (22.031%)  route 0.915ns (77.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  center_button (IN)
                         net (fo=0)                   0.000     0.000    center_button
    B6                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  center_button_IBUF_inst/O
                         net (fo=1, routed)           0.915     1.174    center_button_cond/sync/D[0]
    SLICE_X64Y55         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.863     2.053    center_button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  center_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[1]
                            (input port)
  Destination:            forLoop_idx_0_252448658[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.260ns (21.573%)  route 0.945ns (78.427%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  p0_button[1] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[1]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  p0_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.945     1.204    forLoop_idx_0_252448658[1].p0_button_cond/sync/D[0]
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_252448658[1].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.864     2.054    forLoop_idx_0_252448658[1].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_252448658[1].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 p0_button[2]
                            (input port)
  Destination:            forLoop_idx_0_252448658[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.270ns (20.157%)  route 1.068ns (79.843%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  p0_button[2] (IN)
                         net (fo=0)                   0.000     0.000    p0_button[2]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  p0_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.068     1.337    forLoop_idx_0_252448658[2].p0_button_cond/sync/D[0]
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_252448658[2].p0_button_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.864     2.054    forLoop_idx_0_252448658[2].p0_button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  forLoop_idx_0_252448658[2].p0_button_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.024ns  (logic 0.263ns (12.994%)  route 1.761ns (87.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.761     2.024    rx/usb_rx_IBUF
    SLICE_X60Y74         FDRE                                         r  rx/D_rxd_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.845     2.035    rx/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  rx/D_rxd_q_reg/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.361ns  (logic 0.322ns (13.653%)  route 2.039ns (86.347%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.856     2.133    reset_cond/rst_n_IBUF
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.178 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.183     2.361    reset_cond/M_reset_cond_in
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.361ns  (logic 0.322ns (13.653%)  route 2.039ns (86.347%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.856     2.133    reset_cond/rst_n_IBUF
    SLICE_X52Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.178 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.183     2.361    reset_cond/M_reset_cond_in
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1294, routed)        0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X52Y59         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C





