Protel Design System Design Rule Check
PCB File : D:\google_drive\shared\BME\8. félév\mikro_lab\oscilloscope\oscilloscope\oscilloscope\Oscilloscope.PcbDoc
Date     : 2019. 06. 10.
Time     : 17:21:00

Processing Rule : Clearance Constraint (Gap=20mil) (All),(All)
   Violation between Clearance Constraint: (10.759mil < 20mil) Between Pad ENC1-(3170mil,2752.165mil) on Multi-Layer And Polygon Region (26 hole(s)) Top Layer 
   Violation between Clearance Constraint: (15.005mil < 20mil) Between Pad ENC1-(3170mil,2752.165mil) on Multi-Layer And Polygon Region (83 hole(s)) Bottom Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=80mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=20mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=6.5mil) (IsVia)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=28mil) (Max=140mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C10-1(2143.63mil,2943.095mil) on Top Layer And Track (2112.134mil,2907.662mil)(2112.134mil,2978.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C10-1(2143.63mil,2943.095mil) on Top Layer And Track (2112.134mil,2907.662mil)(2253.866mil,2907.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C10-1(2143.63mil,2943.095mil) on Top Layer And Track (2112.134mil,2978.528mil)(2253.866mil,2978.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.976mil < 10mil) Between Pad C10-1(2143.63mil,2943.095mil) on Top Layer And Track (2112.134mil,2982.662mil)(2253.866mil,2982.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C10-2(2222.37mil,2943.095mil) on Top Layer And Track (2112.134mil,2907.662mil)(2253.866mil,2907.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C10-2(2222.37mil,2943.095mil) on Top Layer And Track (2112.134mil,2978.528mil)(2253.866mil,2978.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.976mil < 10mil) Between Pad C10-2(2222.37mil,2943.095mil) on Top Layer And Track (2112.134mil,2982.662mil)(2253.866mil,2982.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C10-2(2222.37mil,2943.095mil) on Top Layer And Track (2253.866mil,2907.662mil)(2253.866mil,2978.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C1-1(2470.63mil,2282mil) on Top Layer And Track (2439.134mil,2246.567mil)(2439.134mil,2317.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C1-1(2470.63mil,2282mil) on Top Layer And Track (2439.134mil,2246.567mil)(2580.866mil,2246.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C1-1(2470.63mil,2282mil) on Top Layer And Track (2439.134mil,2317.433mil)(2580.866mil,2317.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C11-1(3268.425mil,2584.055mil) on Bottom Layer And Track (3232.992mil,2552.559mil)(3232.992mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C11-1(3268.425mil,2584.055mil) on Bottom Layer And Track (3232.992mil,2552.559mil)(3303.858mil,2552.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C11-1(3268.425mil,2584.055mil) on Bottom Layer And Track (3303.858mil,2552.559mil)(3303.858mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C11-2(3268.425mil,2662.795mil) on Bottom Layer And Track (3232.992mil,2552.559mil)(3232.992mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C11-2(3268.425mil,2662.795mil) on Bottom Layer And Track (3232.992mil,2694.291mil)(3303.858mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C11-2(3268.425mil,2662.795mil) on Bottom Layer And Track (3303.858mil,2552.559mil)(3303.858mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C1-2(2549.37mil,2282mil) on Top Layer And Track (2439.134mil,2246.567mil)(2580.866mil,2246.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C1-2(2549.37mil,2282mil) on Top Layer And Track (2439.134mil,2317.433mil)(2580.866mil,2317.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C1-2(2549.37mil,2282mil) on Top Layer And Track (2580.866mil,2246.567mil)(2580.866mil,2317.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C12-1(3071.575mil,2584.055mil) on Bottom Layer And Track (3036.142mil,2552.559mil)(3036.142mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C12-1(3071.575mil,2584.055mil) on Bottom Layer And Track (3036.142mil,2552.559mil)(3107.008mil,2552.559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C12-1(3071.575mil,2584.055mil) on Bottom Layer And Track (3107.008mil,2552.559mil)(3107.008mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C12-2(3071.575mil,2662.795mil) on Bottom Layer And Track (3036.142mil,2552.559mil)(3036.142mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C12-2(3071.575mil,2662.795mil) on Bottom Layer And Track (3036.142mil,2694.291mil)(3107.008mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C12-2(3071.575mil,2662.795mil) on Bottom Layer And Track (3107.008mil,2552.559mil)(3107.008mil,2694.291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C2-1(2073.854mil,1209.37mil) on Top Layer And Track (2038.421mil,1099.134mil)(2038.421mil,1240.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C2-1(2073.854mil,1209.37mil) on Top Layer And Track (2038.421mil,1240.866mil)(2109.287mil,1240.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C2-1(2073.854mil,1209.37mil) on Top Layer And Track (2109.287mil,1099.134mil)(2109.287mil,1240.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad C2-2(2073.854mil,1130.63mil) on Top Layer And Track (1878.315mil,1096.118mil)(2083.039mil,1096.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C2-2(2073.854mil,1130.63mil) on Top Layer And Track (2038.421mil,1099.134mil)(2038.421mil,1240.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C2-2(2073.854mil,1130.63mil) on Top Layer And Track (2038.421mil,1099.134mil)(2109.287mil,1099.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.827mil < 10mil) Between Pad C2-2(2073.854mil,1130.63mil) on Top Layer And Track (2083.039mil,985.882mil)(2083.039mil,1096.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C2-2(2073.854mil,1130.63mil) on Top Layer And Track (2109.287mil,1099.134mil)(2109.287mil,1240.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C3-1(1521mil,1575mil) on Bottom Layer And Track (1489.504mil,1539.567mil)(1489.504mil,1610.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C3-1(1521mil,1575mil) on Bottom Layer And Track (1489.504mil,1539.567mil)(1631.236mil,1539.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C3-1(1521mil,1575mil) on Bottom Layer And Track (1489.504mil,1610.433mil)(1631.236mil,1610.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C3-2(1599.74mil,1575mil) on Bottom Layer And Track (1489.504mil,1539.567mil)(1631.236mil,1539.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C3-2(1599.74mil,1575mil) on Bottom Layer And Track (1489.504mil,1610.433mil)(1631.236mil,1610.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C3-2(1599.74mil,1575mil) on Bottom Layer And Track (1631.236mil,1539.567mil)(1631.236mil,1610.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.977mil < 10mil) Between Pad C4-1(1811.74mil,1621mil) on Top Layer And Track (1701.134mil,1586.433mil)(1842.866mil,1586.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C4-1(1811.74mil,1621mil) on Top Layer And Track (1701.504mil,1585.567mil)(1843.236mil,1585.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C4-1(1811.74mil,1621mil) on Top Layer And Track (1701.504mil,1656.433mil)(1843.236mil,1656.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.542mil < 10mil) Between Pad C4-1(1811.74mil,1621mil) on Top Layer And Track (1842.866mil,1515.567mil)(1842.866mil,1586.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C4-1(1811.74mil,1621mil) on Top Layer And Track (1843.236mil,1585.567mil)(1843.236mil,1656.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.977mil < 10mil) Between Pad C4-2(1733mil,1621mil) on Top Layer And Track (1701.134mil,1586.433mil)(1842.866mil,1586.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C4-2(1733mil,1621mil) on Top Layer And Track (1701.504mil,1585.567mil)(1701.504mil,1656.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C4-2(1733mil,1621mil) on Top Layer And Track (1701.504mil,1585.567mil)(1843.236mil,1585.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C4-2(1733mil,1621mil) on Top Layer And Track (1701.504mil,1656.433mil)(1843.236mil,1656.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C5-1(1870mil,2509.37mil) on Bottom Layer And Track (1834.567mil,2399.134mil)(1834.567mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C5-1(1870mil,2509.37mil) on Bottom Layer And Track (1834.567mil,2540.866mil)(1905.433mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C5-1(1870mil,2509.37mil) on Bottom Layer And Track (1905.433mil,2399.134mil)(1905.433mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C5-2(1870mil,2430.63mil) on Bottom Layer And Track (1834.567mil,2399.134mil)(1834.567mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C5-2(1870mil,2430.63mil) on Bottom Layer And Track (1834.567mil,2399.134mil)(1905.433mil,2399.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C5-2(1870mil,2430.63mil) on Bottom Layer And Track (1905.433mil,2399.134mil)(1905.433mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C6-1(1811.37mil,1480.236mil) on Top Layer And Track (1701.134mil,1444.803mil)(1842.866mil,1444.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Pad C6-1(1811.37mil,1480.236mil) on Top Layer And Track (1701.134mil,1515.567mil)(1842.866mil,1515.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C6-1(1811.37mil,1480.236mil) on Top Layer And Track (1701.134mil,1515.669mil)(1842.866mil,1515.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.213mil < 10mil) Between Pad C6-1(1811.37mil,1480.236mil) on Top Layer And Track (1701.268mil,1446.433mil)(1843mil,1446.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C6-1(1811.37mil,1480.236mil) on Top Layer And Track (1842.866mil,1444.803mil)(1842.866mil,1515.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.496mil < 10mil) Between Pad C6-1(1811.37mil,1480.236mil) on Top Layer And Track (1843mil,1375.567mil)(1843mil,1446.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C6-2(1732.63mil,1480.236mil) on Top Layer And Track (1701.134mil,1444.803mil)(1701.134mil,1515.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C6-2(1732.63mil,1480.236mil) on Top Layer And Track (1701.134mil,1444.803mil)(1842.866mil,1444.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Pad C6-2(1732.63mil,1480.236mil) on Top Layer And Track (1701.134mil,1515.567mil)(1842.866mil,1515.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C6-2(1732.63mil,1480.236mil) on Top Layer And Track (1701.134mil,1515.669mil)(1842.866mil,1515.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad C6-2(1732.63mil,1480.236mil) on Top Layer And Track (1701.268mil,1375.567mil)(1701.268mil,1446.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.213mil < 10mil) Between Pad C6-2(1732.63mil,1480.236mil) on Top Layer And Track (1701.268mil,1446.433mil)(1843mil,1446.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C7-1(1198.26mil,1636mil) on Top Layer And Track (1166.764mil,1600.567mil)(1166.764mil,1671.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C7-1(1198.26mil,1636mil) on Top Layer And Track (1166.764mil,1600.567mil)(1308.496mil,1600.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Pad C7-1(1198.26mil,1636mil) on Top Layer And Track (1166.764mil,1600.897mil)(1308.496mil,1600.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C7-1(1198.26mil,1636mil) on Top Layer And Track (1166.764mil,1671.433mil)(1308.496mil,1671.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C7-2(1277mil,1636mil) on Top Layer And Track (1166.764mil,1600.567mil)(1308.496mil,1600.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Pad C7-2(1277mil,1636mil) on Top Layer And Track (1166.764mil,1600.897mil)(1308.496mil,1600.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C7-2(1277mil,1636mil) on Top Layer And Track (1166.764mil,1671.433mil)(1308.496mil,1671.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C7-2(1277mil,1636mil) on Top Layer And Track (1308.496mil,1600.567mil)(1308.496mil,1671.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C8-1(1290mil,2509.37mil) on Bottom Layer And Track (1254.567mil,2399.134mil)(1254.567mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C8-1(1290mil,2509.37mil) on Bottom Layer And Track (1254.567mil,2540.866mil)(1325.433mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C8-1(1290mil,2509.37mil) on Bottom Layer And Track (1325.433mil,2399.134mil)(1325.433mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C8-2(1290mil,2430.63mil) on Bottom Layer And Track (1254.567mil,2399.134mil)(1254.567mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C8-2(1290mil,2430.63mil) on Bottom Layer And Track (1254.567mil,2399.134mil)(1325.433mil,2399.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C8-2(1290mil,2430.63mil) on Bottom Layer And Track (1325.433mil,2399.134mil)(1325.433mil,2540.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C9-1(1214mil,1491.37mil) on Top Layer And Track (1178.567mil,1381.134mil)(1178.567mil,1522.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C9-1(1214mil,1491.37mil) on Top Layer And Track (1178.567mil,1522.866mil)(1249.433mil,1522.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C9-1(1214mil,1491.37mil) on Top Layer And Track (1249.433mil,1381.134mil)(1249.433mil,1522.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Pad C9-1(1214mil,1491.37mil) on Top Layer And Track (1250.567mil,1380.669mil)(1250.567mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C9-2(1214mil,1412.63mil) on Top Layer And Track (1178.567mil,1381.134mil)(1178.567mil,1522.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad C9-2(1214mil,1412.63mil) on Top Layer And Track (1178.567mil,1381.134mil)(1249.433mil,1381.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad C9-2(1214mil,1412.63mil) on Top Layer And Track (1249.433mil,1381.134mil)(1249.433mil,1522.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Pad C9-2(1214mil,1412.63mil) on Top Layer And Track (1250.567mil,1380.669mil)(1250.567mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-1(1365.078mil,1792.024mil) on Top Layer And Track (1384.763mil,1736.905mil)(1384.763mil,1847.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-2(1199.724mil,1792.024mil) on Top Layer And Track (1180.039mil,1736.905mil)(1180.039mil,1847.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-2(1199.724mil,1792.024mil) on Top Layer And Track (1223.346mil,1736.905mil)(1223.346mil,1847.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(1898mil,1041mil) on Top Layer And Track (1878.315mil,985.882mil)(1878.315mil,1096.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.425mil < 10mil) Between Pad D11-1(1199.724mil,1907.024mil) on Top Layer And Track (1015.134mil,1872.197mil)(1156.866mil,1872.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.45mil < 10mil) Between Pad D11-1(1199.724mil,1907.024mil) on Top Layer And Track (1015.134mil,1943.063mil)(1156.866mil,1943.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.45mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.487mil < 10mil) Between Pad D11-1(1199.724mil,1907.024mil) on Top Layer And Track (1015.134mil,1946.567mil)(1156.866mil,1946.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.425mil < 10mil) Between Pad D11-1(1199.724mil,1907.024mil) on Top Layer And Track (1156.866mil,1872.197mil)(1156.866mil,1943.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.425mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.487mil < 10mil) Between Pad D11-1(1199.724mil,1907.024mil) on Top Layer And Track (1156.866mil,1946.567mil)(1156.866mil,2017.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.487mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-1(1199.724mil,1907.024mil) on Top Layer And Track (1180.039mil,1851.905mil)(1180.039mil,1962.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.489mil < 10mil) Between Pad D11-2(1365.078mil,1907.024mil) on Top Layer And Text "D11" (1409mil,1851mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-2(1365.078mil,1907.024mil) on Top Layer And Track (1341.456mil,1851.905mil)(1341.456mil,1962.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-2(1365.078mil,1907.024mil) on Top Layer And Track (1384.763mil,1851.905mil)(1384.763mil,1962.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2063.354mil,1041mil) on Top Layer And Track (2039.732mil,985.882mil)(2039.732mil,1096.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(2063.354mil,1041mil) on Top Layer And Track (2083.039mil,985.882mil)(2083.039mil,1096.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(2060mil,2390mil) on Bottom Layer And Track (2004.882mil,2370.315mil)(2115.118mil,2370.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2060mil,2555.354mil) on Bottom Layer And Track (2004.882mil,2531.732mil)(2115.118mil,2531.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(2060mil,2555.354mil) on Bottom Layer And Track (2004.882mil,2575.039mil)(2115.118mil,2575.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(908.475mil,1081.677mil) on Bottom Layer And Track (888.79mil,1026.559mil)(888.79mil,1136.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-2(1073.829mil,1081.677mil) on Bottom Layer And Track (1050.207mil,1026.559mil)(1050.207mil,1136.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-2(1073.829mil,1081.677mil) on Bottom Layer And Track (1093.514mil,1026.559mil)(1093.514mil,1136.795mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(1480mil,2390mil) on Bottom Layer And Track (1424.882mil,2370.315mil)(1535.118mil,2370.315mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(1480mil,2555.354mil) on Bottom Layer And Track (1424.882mil,2531.732mil)(1535.118mil,2531.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(1480mil,2555.354mil) on Bottom Layer And Track (1424.882mil,2575.039mil)(1535.118mil,2575.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-A(303mil,1988mil) on Top Layer And Track (275.441mil,1960.441mil)(275.441mil,2015.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-A(303mil,1988mil) on Top Layer And Track (275.441mil,1960.441mil)(417.173mil,1960.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-A(303mil,1988mil) on Top Layer And Track (275.441mil,2015.559mil)(417.173mil,2015.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.173mil < 10mil) Between Pad D5-A(303mil,1988mil) on Top Layer And Track (285.567mil,1813.504mil)(285.567mil,1955.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.173mil < 10mil) Between Pad D5-A(303mil,1988mil) on Top Layer And Track (285.567mil,1955.236mil)(356.433mil,1955.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.173mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-K(389.614mil,1988mil) on Top Layer And Track (275.441mil,1960.441mil)(417.173mil,1960.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-K(389.614mil,1988mil) on Top Layer And Track (275.441mil,2015.559mil)(417.173mil,2015.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.951mil < 10mil) Between Pad D5-K(389.614mil,1988mil) on Top Layer And Track (285.567mil,1955.236mil)(356.433mil,1955.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.951mil < 10mil) Between Pad D5-K(389.614mil,1988mil) on Top Layer And Track (356.433mil,1813.504mil)(356.433mil,1955.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.951mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-K(389.614mil,1988mil) on Top Layer And Track (397.488mil,1960.441mil)(397.488mil,2015.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-K(389.614mil,1988mil) on Top Layer And Track (417.173mil,1960.441mil)(417.173mil,2015.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-A(303mil,2059mil) on Top Layer And Track (275.441mil,2031.441mil)(275.441mil,2086.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-A(303mil,2059mil) on Top Layer And Track (275.441mil,2031.441mil)(417.173mil,2031.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-A(303mil,2059mil) on Top Layer And Track (275.441mil,2086.559mil)(417.173mil,2086.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.914mil < 10mil) Between Pad D6-A(303mil,2059mil) on Top Layer And Track (285.567mil,2093.504mil)(285.567mil,2235.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.914mil < 10mil) Between Pad D6-A(303mil,2059mil) on Top Layer And Track (285.567mil,2093.504mil)(356.433mil,2093.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-K(389.614mil,2059mil) on Top Layer And Track (275.441mil,2031.441mil)(417.173mil,2031.441mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-K(389.614mil,2059mil) on Top Layer And Track (275.441mil,2086.559mil)(417.173mil,2086.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.07mil < 10mil) Between Pad D6-K(389.614mil,2059mil) on Top Layer And Track (285.567mil,2093.504mil)(356.433mil,2093.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.07mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.07mil < 10mil) Between Pad D6-K(389.614mil,2059mil) on Top Layer And Track (356.433mil,2093.504mil)(356.433mil,2235.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.07mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-K(389.614mil,2059mil) on Top Layer And Track (397.488mil,2031.441mil)(397.488mil,2086.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-K(389.614mil,2059mil) on Top Layer And Track (417.173mil,2031.441mil)(417.173mil,2086.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-1(644mil,2464mil) on Top Layer And Track (671.559mil,2385.26mil)(671.559mil,2542.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-2(455.024mil,2464mil) on Top Layer And Track (427.465mil,2385.26mil)(427.465mil,2542.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-2(455.024mil,2464mil) on Top Layer And Track (474.512mil,2385.26mil)(474.512mil,2542.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-1(1465.646mil,1963mil) on Top Layer And Track (1445.961mil,1907.882mil)(1445.961mil,2018.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.567mil < 10mil) Between Pad D8-2(1631mil,1963mil) on Top Layer And Text "D8" (1675mil,1945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.567mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-2(1631mil,1963mil) on Top Layer And Track (1607.378mil,1907.882mil)(1607.378mil,2018.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-2(1631mil,1963mil) on Top Layer And Track (1650.685mil,1907.882mil)(1650.685mil,2018.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-1(1407.291mil,2224.354mil) on Top Layer And Track (1352.173mil,2244.039mil)(1462.409mil,2244.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-2(1407.291mil,2059mil) on Top Layer And Track (1352.173mil,2039.315mil)(1462.409mil,2039.315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-2(1407.291mil,2059mil) on Top Layer And Track (1352.173mil,2082.622mil)(1462.409mil,2082.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.338mil < 10mil) Between Pad D9-2(1407.291mil,2059mil) on Top Layer And Track (1445.961mil,1907.882mil)(1445.961mil,2018.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.338mil < 10mil) Between Pad D9-2(1407.291mil,2059mil) on Top Layer And Track (1445.961mil,2018.118mil)(1650.685mil,2018.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.338mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad F1-1(781.496mil,2670mil) on Top Layer And Track (706.693mil,2413.11mil)(706.693mil,2721.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad F1-2(781.496mil,2464.095mil) on Top Layer And Track (706.693mil,2413.11mil)(706.693mil,2721.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.784mil < 10mil) Between Pad Free-(200mil,3100mil) on Multi-Layer And Track (332.087mil,2748.622mil)(332.087mil,3319.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.784mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J2-1(525mil,2778.15mil) on Multi-Layer And Track (332.087mil,2748.622mil)(710.039mil,2748.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.298mil < 10mil) Between Pad J2-3(325mil,2903.15mil) on Multi-Layer And Track (332.087mil,2748.622mil)(332.087mil,3319.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.298mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.323mil < 10mil) Between Pad J2-3(325mil,2903.15mil) on Multi-Layer And Track (398.031mil,102.953mil)(398.031mil,3409.055mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad P3-4(1140.475mil,1381.677mil) on Multi-Layer And Track (1178.567mil,1381.134mil)(1178.567mil,1522.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad P3-4(1140.475mil,1381.677mil) on Multi-Layer And Track (1178.567mil,1381.134mil)(1249.433mil,1381.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.838mil < 10mil) Between Pad P3-5(1140.475mil,1481.677mil) on Multi-Layer And Track (1178.567mil,1381.134mil)(1178.567mil,1522.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.985mil < 10mil) Between Pad P4-7(1090mil,2323.425mil) on Multi-Layer And Track (1019.134mil,2364.567mil)(1160.866mil,2364.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.475mil < 10mil) Between Pad Q1-1(2549.173mil,2760.47mil) on Bottom Layer And Track (2515.134mil,2792.567mil)(2656.866mil,2792.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q1-1(2549.173mil,2760.47mil) on Bottom Layer And Track (2531.456mil,2683.226mil)(2531.456mil,2733.226mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-1(2549.173mil,2760.47mil) on Bottom Layer And Track (2531.456mil,2733.226mil)(2641.693mil,2733.226mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.475mil < 10mil) Between Pad Q1-2(2623.976mil,2760.47mil) on Bottom Layer And Track (2515.134mil,2792.567mil)(2656.866mil,2792.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.475mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-2(2623.976mil,2760.47mil) on Bottom Layer And Track (2531.456mil,2733.226mil)(2641.693mil,2733.226mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q1-2(2623.976mil,2760.47mil) on Bottom Layer And Track (2641.693mil,2683.226mil)(2641.693mil,2733.226mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q1-3(2586.575mil,2655.982mil) on Bottom Layer And Track (2531.456mil,2683.226mil)(2641.693mil,2683.226mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.297mil < 10mil) Between Pad Q1-3(2586.575mil,2655.982mil) on Bottom Layer And Track (2555.764mil,2621.063mil)(2697.496mil,2621.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.297mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-1(1635.768mil,1095.599mil) on Bottom Layer And Track (1663.012mil,1077.882mil)(1663.012mil,1188.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q2-1(1635.768mil,1095.599mil) on Bottom Layer And Track (1663.012mil,1077.882mil)(1713.012mil,1077.882mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-2(1635.768mil,1170.402mil) on Bottom Layer And Track (1663.012mil,1077.882mil)(1663.012mil,1188.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q2-2(1635.768mil,1170.402mil) on Bottom Layer And Track (1663.012mil,1188.118mil)(1713.012mil,1188.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q2-3(1740.256mil,1133mil) on Bottom Layer And Track (1713.012mil,1077.882mil)(1713.012mil,1188.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-1(1221mil,2192.803mil) on Top Layer And Track (1248.244mil,2100.284mil)(1248.244mil,2210.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q3-1(1221mil,2192.803mil) on Top Layer And Track (1248.244mil,2210.52mil)(1298.244mil,2210.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-2(1221mil,2118mil) on Top Layer And Track (1248.244mil,2100.284mil)(1248.244mil,2210.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q3-2(1221mil,2118mil) on Top Layer And Track (1248.244mil,2100.284mil)(1298.244mil,2100.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-3(1325.488mil,2155.402mil) on Top Layer And Track (1298.244mil,2100.284mil)(1298.244mil,2210.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q3-3(1325.488mil,2155.402mil) on Top Layer And Track (1352.173mil,2039.315mil)(1352.173mil,2244.039mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q4-1(715.756mil,996.402mil) on Top Layer And Track (743mil,1014.118mil)(793mil,1014.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-1(715.756mil,996.402mil) on Top Layer And Track (743mil,903.882mil)(743mil,1014.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-2(715.756mil,921.598mil) on Top Layer And Track (743mil,903.882mil)(743mil,1014.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q4-2(715.756mil,921.598mil) on Top Layer And Track (743mil,903.882mil)(793mil,903.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q4-3(820.244mil,959mil) on Top Layer And Track (793mil,903.882mil)(793mil,1014.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q5-1(1205.756mil,2060.401mil) on Top Layer And Track (1233mil,1967.882mil)(1233mil,2078.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q5-1(1205.756mil,2060.401mil) on Top Layer And Track (1233mil,2078.118mil)(1283mil,2078.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.865mil < 10mil) Between Pad Q5-2(1205.756mil,1985.598mil) on Top Layer And Track (1180.039mil,1851.905mil)(1180.039mil,1962.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.865mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.662mil < 10mil) Between Pad Q5-2(1205.756mil,1985.598mil) on Top Layer And Track (1180.039mil,1962.142mil)(1384.763mil,1962.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.662mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q5-2(1205.756mil,1985.598mil) on Top Layer And Track (1233mil,1967.882mil)(1233mil,2078.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.174mil < 10mil) Between Pad Q5-2(1205.756mil,1985.598mil) on Top Layer And Track (1233mil,1967.882mil)(1283mil,1967.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.174mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad Q5-3(1310.244mil,2023mil) on Top Layer And Track (1283mil,1967.882mil)(1283mil,2078.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R10-1(2650mil,1658.817mil) on Top Layer And Track (2614.567mil,1627.321mil)(2614.567mil,1769.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R10-1(2650mil,1658.817mil) on Top Layer And Track (2614.567mil,1627.321mil)(2685.433mil,1627.321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R10-1(2650mil,1658.817mil) on Top Layer And Track (2685.433mil,1627.321mil)(2685.433mil,1769.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R10-2(2650mil,1737.557mil) on Top Layer And Track (2614.567mil,1627.321mil)(2614.567mil,1769.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R10-2(2650mil,1737.557mil) on Top Layer And Track (2614.567mil,1769.053mil)(2685.433mil,1769.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R10-2(2650mil,1737.557mil) on Top Layer And Track (2685.433mil,1627.321mil)(2685.433mil,1769.053mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R1-1(2240mil,989.37mil) on Bottom Layer And Track (2204.567mil,1020.866mil)(2275.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R1-1(2240mil,989.37mil) on Bottom Layer And Track (2204.567mil,879.134mil)(2204.567mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R1-1(2240mil,989.37mil) on Bottom Layer And Track (2275.433mil,879.134mil)(2275.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R1-2(2240mil,910.63mil) on Bottom Layer And Track (2204.567mil,879.134mil)(2204.567mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R1-2(2240mil,910.63mil) on Bottom Layer And Track (2204.567mil,879.134mil)(2275.433mil,879.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R1-2(2240mil,910.63mil) on Bottom Layer And Track (2275.433mil,879.134mil)(2275.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R12-1(2587.26mil,2500.63mil) on Bottom Layer And Track (2555.764mil,2465.197mil)(2555.764mil,2536.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R12-1(2587.26mil,2500.63mil) on Bottom Layer And Track (2555.764mil,2465.197mil)(2697.496mil,2465.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R12-1(2587.26mil,2500.63mil) on Bottom Layer And Track (2555.764mil,2536.063mil)(2697.496mil,2536.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R12-2(2666mil,2500.63mil) on Bottom Layer And Track (2555.764mil,2465.197mil)(2697.496mil,2465.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R12-2(2666mil,2500.63mil) on Bottom Layer And Track (2555.764mil,2536.063mil)(2697.496mil,2536.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R12-2(2666mil,2500.63mil) on Bottom Layer And Track (2697.496mil,2465.197mil)(2697.496mil,2536.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R13-1(2587.26mil,2585.63mil) on Bottom Layer And Track (2555.764mil,2550.197mil)(2555.764mil,2621.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R13-1(2587.26mil,2585.63mil) on Bottom Layer And Track (2555.764mil,2550.197mil)(2697.496mil,2550.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R13-1(2587.26mil,2585.63mil) on Bottom Layer And Track (2555.764mil,2621.063mil)(2697.496mil,2621.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R13-2(2666mil,2585.63mil) on Bottom Layer And Track (2555.764mil,2550.197mil)(2697.496mil,2550.197mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R13-2(2666mil,2585.63mil) on Bottom Layer And Track (2555.764mil,2621.063mil)(2697.496mil,2621.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R13-2(2666mil,2585.63mil) on Bottom Layer And Track (2697.496mil,2550.197mil)(2697.496mil,2621.063mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R14-1(3100.63mil,3002mil) on Top Layer And Track (3069.134mil,2966.567mil)(3069.134mil,3037.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R14-1(3100.63mil,3002mil) on Top Layer And Track (3069.134mil,2966.567mil)(3210.866mil,2966.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R14-1(3100.63mil,3002mil) on Top Layer And Track (3069.134mil,3037.433mil)(3210.866mil,3037.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R14-2(3179.37mil,3002mil) on Top Layer And Track (3069.134mil,2966.567mil)(3210.866mil,2966.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R14-2(3179.37mil,3002mil) on Top Layer And Track (3069.134mil,3037.433mil)(3210.866mil,3037.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R14-2(3179.37mil,3002mil) on Top Layer And Track (3210.866mil,2966.567mil)(3210.866mil,3037.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R15-1(2625.37mil,2828mil) on Bottom Layer And Track (2515.134mil,2792.567mil)(2656.866mil,2792.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R15-1(2625.37mil,2828mil) on Bottom Layer And Track (2515.134mil,2863.433mil)(2656.866mil,2863.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R15-1(2625.37mil,2828mil) on Bottom Layer And Track (2656.866mil,2792.567mil)(2656.866mil,2863.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R15-2(2546.63mil,2828mil) on Bottom Layer And Track (2515.134mil,2792.567mil)(2515.134mil,2863.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R15-2(2546.63mil,2828mil) on Bottom Layer And Track (2515.134mil,2792.567mil)(2656.866mil,2792.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R15-2(2546.63mil,2828mil) on Bottom Layer And Track (2515.134mil,2863.433mil)(2656.866mil,2863.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R16-1(1522.37mil,1117mil) on Bottom Layer And Track (1412.134mil,1081.567mil)(1553.866mil,1081.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R16-1(1522.37mil,1117mil) on Bottom Layer And Track (1412.134mil,1152.433mil)(1553.866mil,1152.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R16-1(1522.37mil,1117mil) on Bottom Layer And Track (1553.866mil,1081.567mil)(1553.866mil,1152.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R16-2(1443.63mil,1117mil) on Bottom Layer And Track (1412.134mil,1081.567mil)(1412.134mil,1152.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R16-2(1443.63mil,1117mil) on Bottom Layer And Track (1412.134mil,1081.567mil)(1553.866mil,1081.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R16-2(1443.63mil,1117mil) on Bottom Layer And Track (1412.134mil,1152.433mil)(1553.866mil,1152.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R17-1(1125.37mil,1907.63mil) on Top Layer And Track (1015.134mil,1872.197mil)(1156.866mil,1872.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R17-1(1125.37mil,1907.63mil) on Top Layer And Track (1015.134mil,1943.063mil)(1156.866mil,1943.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Pad R17-1(1125.37mil,1907.63mil) on Top Layer And Track (1015.134mil,1946.567mil)(1156.866mil,1946.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R17-1(1125.37mil,1907.63mil) on Top Layer And Track (1156.866mil,1872.197mil)(1156.866mil,1943.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R17-2(1046.63mil,1907.63mil) on Top Layer And Track (1015.134mil,1872.197mil)(1015.134mil,1943.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R17-2(1046.63mil,1907.63mil) on Top Layer And Track (1015.134mil,1872.197mil)(1156.866mil,1872.197mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R17-2(1046.63mil,1907.63mil) on Top Layer And Track (1015.134mil,1943.063mil)(1156.866mil,1943.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Pad R17-2(1046.63mil,1907.63mil) on Top Layer And Track (1015.134mil,1946.567mil)(1156.866mil,1946.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R18-1(2559.37mil,868mil) on Top Layer And Track (2449.134mil,832.567mil)(2590.866mil,832.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R18-1(2559.37mil,868mil) on Top Layer And Track (2449.134mil,903.433mil)(2590.866mil,903.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R18-1(2559.37mil,868mil) on Top Layer And Track (2590.866mil,832.567mil)(2590.866mil,903.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R18-2(2480.63mil,868mil) on Top Layer And Track (2449.134mil,832.567mil)(2449.134mil,903.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R18-2(2480.63mil,868mil) on Top Layer And Track (2449.134mil,832.567mil)(2590.866mil,832.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R18-2(2480.63mil,868mil) on Top Layer And Track (2449.134mil,903.433mil)(2590.866mil,903.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R19-1(2482.63mil,791.031mil) on Top Layer And Track (2451.134mil,755.598mil)(2451.134mil,826.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R19-1(2482.63mil,791.031mil) on Top Layer And Track (2451.134mil,755.598mil)(2592.866mil,755.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R19-1(2482.63mil,791.031mil) on Top Layer And Track (2451.134mil,826.464mil)(2592.866mil,826.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R19-2(2561.37mil,791.031mil) on Top Layer And Track (2451.134mil,755.598mil)(2592.866mil,755.598mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R19-2(2561.37mil,791.031mil) on Top Layer And Track (2451.134mil,826.464mil)(2592.866mil,826.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R19-2(2561.37mil,791.031mil) on Top Layer And Track (2592.866mil,755.598mil)(2592.866mil,826.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R20-1(1630.472mil,2231mil) on Top Layer And Track (1598.976mil,2195.567mil)(1598.976mil,2266.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R20-1(1630.472mil,2231mil) on Top Layer And Track (1598.976mil,2195.567mil)(1740.708mil,2195.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R20-1(1630.472mil,2231mil) on Top Layer And Track (1598.976mil,2266.433mil)(1740.708mil,2266.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R20-2(1709.213mil,2231mil) on Top Layer And Track (1598.976mil,2195.567mil)(1740.708mil,2195.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R20-2(1709.213mil,2231mil) on Top Layer And Track (1598.976mil,2266.433mil)(1740.708mil,2266.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R20-2(1709.213mil,2231mil) on Top Layer And Track (1740.708mil,2195.567mil)(1740.708mil,2266.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R2-1(2330mil,989.37mil) on Bottom Layer And Track (2294.567mil,1020.866mil)(2365.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R2-1(2330mil,989.37mil) on Bottom Layer And Track (2294.567mil,879.134mil)(2294.567mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R2-1(2330mil,989.37mil) on Bottom Layer And Track (2365.433mil,879.134mil)(2365.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R21-1(2560.37mil,710mil) on Top Layer And Track (2450.134mil,674.567mil)(2591.866mil,674.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R21-1(2560.37mil,710mil) on Top Layer And Track (2450.134mil,745.433mil)(2591.866mil,745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R21-1(2560.37mil,710mil) on Top Layer And Track (2591.866mil,674.567mil)(2591.866mil,745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R21-2(2481.63mil,710mil) on Top Layer And Track (2450.134mil,674.567mil)(2450.134mil,745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R21-2(2481.63mil,710mil) on Top Layer And Track (2450.134mil,674.567mil)(2591.866mil,674.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R21-2(2481.63mil,710mil) on Top Layer And Track (2450.134mil,745.433mil)(2591.866mil,745.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R2-2(2330mil,910.63mil) on Bottom Layer And Track (2294.567mil,879.134mil)(2294.567mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R2-2(2330mil,910.63mil) on Bottom Layer And Track (2294.567mil,879.134mil)(2365.433mil,879.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R2-2(2330mil,910.63mil) on Bottom Layer And Track (2365.433mil,879.134mil)(2365.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.496mil < 10mil) Between Pad R22-1(1732.764mil,1411mil) on Top Layer And Track (1701.134mil,1444.803mil)(1701.134mil,1515.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.213mil < 10mil) Between Pad R22-1(1732.764mil,1411mil) on Top Layer And Track (1701.134mil,1444.803mil)(1842.866mil,1444.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R22-1(1732.764mil,1411mil) on Top Layer And Track (1701.268mil,1375.567mil)(1701.268mil,1446.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R22-1(1732.764mil,1411mil) on Top Layer And Track (1701.268mil,1375.567mil)(1843mil,1375.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R22-1(1732.764mil,1411mil) on Top Layer And Track (1701.268mil,1446.433mil)(1843mil,1446.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.213mil < 10mil) Between Pad R22-2(1811.504mil,1411mil) on Top Layer And Track (1701.134mil,1444.803mil)(1842.866mil,1444.803mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.213mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R22-2(1811.504mil,1411mil) on Top Layer And Track (1701.268mil,1375.567mil)(1843mil,1375.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R22-2(1811.504mil,1411mil) on Top Layer And Track (1701.268mil,1446.433mil)(1843mil,1446.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.276mil < 10mil) Between Pad R22-2(1811.504mil,1411mil) on Top Layer And Track (1842.866mil,1444.803mil)(1842.866mil,1515.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R22-2(1811.504mil,1411mil) on Top Layer And Track (1843mil,1375.567mil)(1843mil,1446.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R23-1(1811.37mil,1551mil) on Top Layer And Track (1701.134mil,1515.567mil)(1842.866mil,1515.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Pad R23-1(1811.37mil,1551mil) on Top Layer And Track (1701.134mil,1515.669mil)(1842.866mil,1515.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R23-1(1811.37mil,1551mil) on Top Layer And Track (1701.134mil,1586.433mil)(1842.866mil,1586.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.977mil < 10mil) Between Pad R23-1(1811.37mil,1551mil) on Top Layer And Track (1701.504mil,1585.567mil)(1843.236mil,1585.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R23-1(1811.37mil,1551mil) on Top Layer And Track (1842.866mil,1515.567mil)(1842.866mil,1586.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R23-2(1732.63mil,1551mil) on Top Layer And Track (1701.134mil,1515.567mil)(1701.134mil,1586.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R23-2(1732.63mil,1551mil) on Top Layer And Track (1701.134mil,1515.567mil)(1842.866mil,1515.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.74mil < 10mil) Between Pad R23-2(1732.63mil,1551mil) on Top Layer And Track (1701.134mil,1515.669mil)(1842.866mil,1515.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.74mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R23-2(1732.63mil,1551mil) on Top Layer And Track (1701.134mil,1586.433mil)(1842.866mil,1586.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.542mil < 10mil) Between Pad R23-2(1732.63mil,1551mil) on Top Layer And Track (1701.504mil,1585.567mil)(1701.504mil,1656.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.977mil < 10mil) Between Pad R23-2(1732.63mil,1551mil) on Top Layer And Track (1701.504mil,1585.567mil)(1843.236mil,1585.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.977mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R24-1(1970mil,2467.26mil) on Bottom Layer And Track (1934.567mil,2435.764mil)(1934.567mil,2577.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R24-1(1970mil,2467.26mil) on Bottom Layer And Track (1934.567mil,2435.764mil)(2005.433mil,2435.764mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.291mil < 10mil) Between Pad R24-1(1970mil,2467.26mil) on Bottom Layer And Track (2004.882mil,2370.315mil)(2004.882mil,2575.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R24-1(1970mil,2467.26mil) on Bottom Layer And Track (2005.433mil,2435.764mil)(2005.433mil,2577.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R24-2(1970mil,2546mil) on Bottom Layer And Track (1934.567mil,2435.764mil)(1934.567mil,2577.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R24-2(1970mil,2546mil) on Bottom Layer And Track (1934.567mil,2577.496mil)(2005.433mil,2577.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.291mil < 10mil) Between Pad R24-2(1970mil,2546mil) on Bottom Layer And Track (2004.882mil,2370.315mil)(2004.882mil,2575.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.291mil < 10mil) Between Pad R24-2(1970mil,2546mil) on Bottom Layer And Track (2004.882mil,2531.732mil)(2115.118mil,2531.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.184mil < 10mil) Between Pad R24-2(1970mil,2546mil) on Bottom Layer And Track (2004.882mil,2575.039mil)(2115.118mil,2575.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R24-2(1970mil,2546mil) on Bottom Layer And Track (2005.433mil,2435.764mil)(2005.433mil,2577.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R25-1(1390mil,2466.63mil) on Bottom Layer And Track (1354.567mil,2435.134mil)(1354.567mil,2576.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R25-1(1390mil,2466.63mil) on Bottom Layer And Track (1354.567mil,2435.134mil)(1425.433mil,2435.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.291mil < 10mil) Between Pad R25-1(1390mil,2466.63mil) on Bottom Layer And Track (1424.882mil,2370.315mil)(1424.882mil,2575.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R25-1(1390mil,2466.63mil) on Bottom Layer And Track (1425.433mil,2435.134mil)(1425.433mil,2576.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R25-2(1390mil,2545.37mil) on Bottom Layer And Track (1354.567mil,2435.134mil)(1354.567mil,2576.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R25-2(1390mil,2545.37mil) on Bottom Layer And Track (1354.567mil,2576.866mil)(1425.433mil,2576.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.291mil < 10mil) Between Pad R25-2(1390mil,2545.37mil) on Bottom Layer And Track (1424.882mil,2370.315mil)(1424.882mil,2575.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.291mil < 10mil) Between Pad R25-2(1390mil,2545.37mil) on Bottom Layer And Track (1424.882mil,2531.732mil)(1535.118mil,2531.732mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.291mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.639mil < 10mil) Between Pad R25-2(1390mil,2545.37mil) on Bottom Layer And Track (1424.882mil,2575.039mil)(1535.118mil,2575.039mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R25-2(1390mil,2545.37mil) on Bottom Layer And Track (1425.433mil,2435.134mil)(1425.433mil,2576.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R26-1(1050.63mil,2400mil) on Bottom Layer And Track (1019.134mil,2364.567mil)(1019.134mil,2435.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R26-1(1050.63mil,2400mil) on Bottom Layer And Track (1019.134mil,2364.567mil)(1160.866mil,2364.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R26-1(1050.63mil,2400mil) on Bottom Layer And Track (1019.134mil,2435.433mil)(1160.866mil,2435.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R26-2(1129.37mil,2400mil) on Bottom Layer And Track (1019.134mil,2364.567mil)(1160.866mil,2364.567mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R26-2(1129.37mil,2400mil) on Bottom Layer And Track (1019.134mil,2435.433mil)(1160.866mil,2435.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R26-2(1129.37mil,2400mil) on Bottom Layer And Track (1160.866mil,2364.567mil)(1160.866mil,2435.433mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R27-1(711mil,1451mil) on Top Layer And Track (675.567mil,1419.504mil)(675.567mil,1561.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R27-1(711mil,1451mil) on Top Layer And Track (675.567mil,1419.504mil)(746.433mil,1419.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R27-1(711mil,1451mil) on Top Layer And Track (746.433mil,1419.504mil)(746.433mil,1561.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R27-2(711mil,1529.74mil) on Top Layer And Track (675.567mil,1419.504mil)(675.567mil,1561.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R27-2(711mil,1529.74mil) on Top Layer And Track (675.567mil,1561.236mil)(746.433mil,1561.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R27-2(711mil,1529.74mil) on Top Layer And Track (746.433mil,1419.504mil)(746.433mil,1561.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Pad R28-1(1046.63mil,1982mil) on Top Layer And Track (1015.134mil,1943.063mil)(1156.866mil,1943.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R28-1(1046.63mil,1982mil) on Top Layer And Track (1015.134mil,1946.567mil)(1015.134mil,2017.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R28-1(1046.63mil,1982mil) on Top Layer And Track (1015.134mil,1946.567mil)(1156.866mil,1946.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R28-1(1046.63mil,1982mil) on Top Layer And Track (1015.134mil,2017.433mil)(1156.866mil,2017.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.347mil < 10mil) Between Pad R28-2(1125.37mil,1982mil) on Top Layer And Track (1015.134mil,1943.063mil)(1156.866mil,1943.063mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.347mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R28-2(1125.37mil,1982mil) on Top Layer And Track (1015.134mil,1946.567mil)(1156.866mil,1946.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R28-2(1125.37mil,1982mil) on Top Layer And Track (1015.134mil,2017.433mil)(1156.866mil,2017.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R28-2(1125.37mil,1982mil) on Top Layer And Track (1156.866mil,1946.567mil)(1156.866mil,2017.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R29-1(2638.952mil,743.37mil) on Top Layer And Track (2603.519mil,633.134mil)(2603.519mil,774.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R29-1(2638.952mil,743.37mil) on Top Layer And Track (2603.519mil,774.866mil)(2674.385mil,774.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R29-1(2638.952mil,743.37mil) on Top Layer And Track (2674.385mil,633.134mil)(2674.385mil,774.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R29-2(2638.952mil,664.63mil) on Top Layer And Track (2603.519mil,633.134mil)(2603.519mil,774.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R29-2(2638.952mil,664.63mil) on Top Layer And Track (2603.519mil,633.134mil)(2674.385mil,633.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R29-2(2638.952mil,664.63mil) on Top Layer And Track (2674.385mil,633.134mil)(2674.385mil,774.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Pad R30-1(2638mil,891.37mil) on Top Layer And Track (2492.134mil,920.567mil)(2633.866mil,920.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R30-1(2638mil,891.37mil) on Top Layer And Track (2602.567mil,781.134mil)(2602.567mil,922.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R30-1(2638mil,891.37mil) on Top Layer And Track (2602.567mil,922.866mil)(2673.433mil,922.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Pad R30-1(2638mil,891.37mil) on Top Layer And Track (2633.866mil,920.567mil)(2633.866mil,991.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R30-1(2638mil,891.37mil) on Top Layer And Track (2673.433mil,781.134mil)(2673.433mil,922.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R30-2(2638mil,812.63mil) on Top Layer And Track (2602.567mil,781.134mil)(2602.567mil,922.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R30-2(2638mil,812.63mil) on Top Layer And Track (2602.567mil,781.134mil)(2673.433mil,781.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R30-2(2638mil,812.63mil) on Top Layer And Track (2673.433mil,781.134mil)(2673.433mil,922.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R3-1(2420mil,989.37mil) on Bottom Layer And Track (2384.567mil,1020.866mil)(2455.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R3-1(2420mil,989.37mil) on Bottom Layer And Track (2384.567mil,879.134mil)(2384.567mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R3-1(2420mil,989.37mil) on Bottom Layer And Track (2455.433mil,879.134mil)(2455.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R31-1(2523.63mil,956mil) on Top Layer And Track (2492.134mil,920.567mil)(2492.134mil,991.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R31-1(2523.63mil,956mil) on Top Layer And Track (2492.134mil,920.567mil)(2633.866mil,920.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R31-1(2523.63mil,956mil) on Top Layer And Track (2492.134mil,991.433mil)(2633.866mil,991.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R31-2(2602.37mil,956mil) on Top Layer And Track (2492.134mil,920.567mil)(2633.866mil,920.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R31-2(2602.37mil,956mil) on Top Layer And Track (2492.134mil,991.433mil)(2633.866mil,991.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.543mil < 10mil) Between Pad R31-2(2602.37mil,956mil) on Top Layer And Track (2602.567mil,781.134mil)(2602.567mil,922.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.543mil < 10mil) Between Pad R31-2(2602.37mil,956mil) on Top Layer And Track (2602.567mil,922.866mil)(2673.433mil,922.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R31-2(2602.37mil,956mil) on Top Layer And Track (2633.866mil,920.567mil)(2633.866mil,991.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R3-2(2420mil,910.63mil) on Bottom Layer And Track (2384.567mil,879.134mil)(2384.567mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R3-2(2420mil,910.63mil) on Bottom Layer And Track (2384.567mil,879.134mil)(2455.433mil,879.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R3-2(2420mil,910.63mil) on Bottom Layer And Track (2455.433mil,879.134mil)(2455.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R32-1(1992mil,2936.37mil) on Top Layer And Track (1956.567mil,2826.134mil)(1956.567mil,2967.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R32-1(1992mil,2936.37mil) on Top Layer And Track (1956.567mil,2967.866mil)(2027.433mil,2967.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R32-1(1992mil,2936.37mil) on Top Layer And Track (2027.433mil,2826.134mil)(2027.433mil,2967.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.976mil < 10mil) Between Pad R32-1(1992mil,2936.37mil) on Top Layer And Track (2032.567mil,2907.819mil)(2032.567mil,3049.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R32-2(1992mil,2857.63mil) on Top Layer And Track (1956.567mil,2826.134mil)(1956.567mil,2967.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R32-2(1992mil,2857.63mil) on Top Layer And Track (1956.567mil,2826.134mil)(2027.433mil,2826.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R32-2(1992mil,2857.63mil) on Top Layer And Track (2027.433mil,2826.134mil)(2027.433mil,2967.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Pad R33-1(1286mil,1412.165mil) on Top Layer And Track (1249.433mil,1381.134mil)(1249.433mil,1522.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R33-1(1286mil,1412.165mil) on Top Layer And Track (1250.567mil,1380.669mil)(1250.567mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R33-1(1286mil,1412.165mil) on Top Layer And Track (1250.567mil,1380.669mil)(1321.433mil,1380.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R33-1(1286mil,1412.165mil) on Top Layer And Track (1321.433mil,1380.669mil)(1321.433mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.976mil < 10mil) Between Pad R33-2(1286mil,1490.906mil) on Top Layer And Track (1249.433mil,1381.134mil)(1249.433mil,1522.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R33-2(1286mil,1490.906mil) on Top Layer And Track (1250.567mil,1380.669mil)(1250.567mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R33-2(1286mil,1490.906mil) on Top Layer And Track (1250.567mil,1522.401mil)(1321.433mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R33-2(1286mil,1490.906mil) on Top Layer And Track (1321.433mil,1380.669mil)(1321.433mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R34-1(1198.26mil,1565.464mil) on Top Layer And Track (1166.764mil,1530.031mil)(1166.764mil,1600.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R34-1(1198.26mil,1565.464mil) on Top Layer And Track (1166.764mil,1530.031mil)(1308.496mil,1530.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Pad R34-1(1198.26mil,1565.464mil) on Top Layer And Track (1166.764mil,1600.567mil)(1308.496mil,1600.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R34-1(1198.26mil,1565.464mil) on Top Layer And Track (1166.764mil,1600.897mil)(1308.496mil,1600.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R34-2(1277mil,1565.464mil) on Top Layer And Track (1166.764mil,1530.031mil)(1308.496mil,1530.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.512mil < 10mil) Between Pad R34-2(1277mil,1565.464mil) on Top Layer And Track (1166.764mil,1600.567mil)(1308.496mil,1600.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.512mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R34-2(1277mil,1565.464mil) on Top Layer And Track (1166.764mil,1600.897mil)(1308.496mil,1600.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R34-2(1277mil,1565.464mil) on Top Layer And Track (1308.496mil,1530.031mil)(1308.496mil,1600.897mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R35-1(2248.63mil,2542mil) on Top Layer And Track (2217.134mil,2506.567mil)(2217.134mil,2577.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R35-1(2248.63mil,2542mil) on Top Layer And Track (2217.134mil,2506.567mil)(2358.866mil,2506.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R35-1(2248.63mil,2542mil) on Top Layer And Track (2217.134mil,2577.433mil)(2358.866mil,2577.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R35-2(2327.37mil,2542mil) on Top Layer And Track (2217.134mil,2506.567mil)(2358.866mil,2506.567mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R35-2(2327.37mil,2542mil) on Top Layer And Track (2217.134mil,2577.433mil)(2358.866mil,2577.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R35-2(2327.37mil,2542mil) on Top Layer And Track (2358.866mil,2506.567mil)(2358.866mil,2577.433mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R38-1(3154mil,509.37mil) on Top Layer And Track (3118.567mil,399.134mil)(3118.567mil,540.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R38-1(3154mil,509.37mil) on Top Layer And Track (3118.567mil,540.866mil)(3189.433mil,540.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R38-1(3154mil,509.37mil) on Top Layer And Track (3189.433mil,399.134mil)(3189.433mil,540.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R38-2(3154mil,430.63mil) on Top Layer And Track (3118.567mil,399.134mil)(3118.567mil,540.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R38-2(3154mil,430.63mil) on Top Layer And Track (3118.567mil,399.134mil)(3189.433mil,399.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R38-2(3154mil,430.63mil) on Top Layer And Track (3189.433mil,399.134mil)(3189.433mil,540.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.545mil < 10mil) Between Pad R39-1(3154mil,998.74mil) on Top Layer And Track (3118.567mil,1029.134mil)(3118.567mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Pad R39-1(3154mil,998.74mil) on Top Layer And Track (3118.567mil,1029.134mil)(3189.433mil,1029.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R39-1(3154mil,998.74mil) on Top Layer And Track (3118.567mil,1030.236mil)(3189.433mil,1030.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R39-1(3154mil,998.74mil) on Top Layer And Track (3118.567mil,888.504mil)(3118.567mil,1030.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.545mil < 10mil) Between Pad R39-1(3154mil,998.74mil) on Top Layer And Track (3189.433mil,1029.134mil)(3189.433mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R39-1(3154mil,998.74mil) on Top Layer And Track (3189.433mil,888.504mil)(3189.433mil,1030.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R39-2(3154mil,920mil) on Top Layer And Track (3118.567mil,888.504mil)(3118.567mil,1030.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R39-2(3154mil,920mil) on Top Layer And Track (3118.567mil,888.504mil)(3189.433mil,888.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R39-2(3154mil,920mil) on Top Layer And Track (3189.433mil,888.504mil)(3189.433mil,1030.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R40-1(3154mil,1444.37mil) on Top Layer And Track (3118.567mil,1334.134mil)(3118.567mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R40-1(3154mil,1444.37mil) on Top Layer And Track (3118.567mil,1475.866mil)(3189.433mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R40-1(3154mil,1444.37mil) on Top Layer And Track (3189.433mil,1334.134mil)(3189.433mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R40-2(3154mil,1365.63mil) on Top Layer And Track (3118.567mil,1334.134mil)(3118.567mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R40-2(3154mil,1365.63mil) on Top Layer And Track (3118.567mil,1334.134mil)(3189.433mil,1334.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R40-2(3154mil,1365.63mil) on Top Layer And Track (3189.433mil,1334.134mil)(3189.433mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R4-1(2510mil,989.37mil) on Bottom Layer And Track (2474.567mil,1020.866mil)(2545.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R4-1(2510mil,989.37mil) on Bottom Layer And Track (2474.567mil,879.134mil)(2474.567mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R4-1(2510mil,989.37mil) on Bottom Layer And Track (2545.433mil,879.134mil)(2545.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R41-1(3154mil,1908.74mil) on Top Layer And Track (3118.567mil,1798.504mil)(3118.567mil,1940.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R41-1(3154mil,1908.74mil) on Top Layer And Track (3118.567mil,1940.236mil)(3189.433mil,1940.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R41-1(3154mil,1908.74mil) on Top Layer And Track (3189.433mil,1798.504mil)(3189.433mil,1940.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R41-2(3154mil,1830mil) on Top Layer And Track (3118.567mil,1798.504mil)(3118.567mil,1940.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R41-2(3154mil,1830mil) on Top Layer And Track (3118.567mil,1798.504mil)(3189.433mil,1798.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R41-2(3154mil,1830mil) on Top Layer And Track (3189.433mil,1798.504mil)(3189.433mil,1940.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R4-2(2510mil,910.63mil) on Bottom Layer And Track (2474.567mil,879.134mil)(2474.567mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R4-2(2510mil,910.63mil) on Bottom Layer And Track (2474.567mil,879.134mil)(2545.433mil,879.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R4-2(2510mil,910.63mil) on Bottom Layer And Track (2545.433mil,879.134mil)(2545.433mil,1020.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R42-1(3154mil,670mil) on Top Layer And Track (3118.567mil,559.764mil)(3118.567mil,701.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R42-1(3154mil,670mil) on Top Layer And Track (3118.567mil,701.496mil)(3189.433mil,701.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R42-1(3154mil,670mil) on Top Layer And Track (3189.433mil,559.764mil)(3189.433mil,701.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R42-2(3154mil,591.26mil) on Top Layer And Track (3118.567mil,559.764mil)(3118.567mil,701.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R42-2(3154mil,591.26mil) on Top Layer And Track (3118.567mil,559.764mil)(3189.433mil,559.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R42-2(3154mil,591.26mil) on Top Layer And Track (3189.433mil,559.764mil)(3189.433mil,701.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R43-1(3154mil,1139.37mil) on Top Layer And Track (3118.567mil,1029.134mil)(3118.567mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R43-1(3154mil,1139.37mil) on Top Layer And Track (3118.567mil,1170.866mil)(3189.433mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R43-1(3154mil,1139.37mil) on Top Layer And Track (3189.433mil,1029.134mil)(3189.433mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R43-2(3154mil,1060.63mil) on Top Layer And Track (3118.567mil,1029.134mil)(3118.567mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R43-2(3154mil,1060.63mil) on Top Layer And Track (3118.567mil,1029.134mil)(3189.433mil,1029.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.709mil < 10mil) Between Pad R43-2(3154mil,1060.63mil) on Top Layer And Track (3118.567mil,1030.236mil)(3189.433mil,1030.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.545mil < 10mil) Between Pad R43-2(3154mil,1060.63mil) on Top Layer And Track (3118.567mil,888.504mil)(3118.567mil,1030.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R43-2(3154mil,1060.63mil) on Top Layer And Track (3189.433mil,1029.134mil)(3189.433mil,1170.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.545mil < 10mil) Between Pad R43-2(3154mil,1060.63mil) on Top Layer And Track (3189.433mil,888.504mil)(3189.433mil,1030.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.545mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R44-1(3154mil,1614.37mil) on Top Layer And Track (3118.567mil,1504.134mil)(3118.567mil,1645.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R44-1(3154mil,1614.37mil) on Top Layer And Track (3118.567mil,1645.866mil)(3189.433mil,1645.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R44-1(3154mil,1614.37mil) on Top Layer And Track (3189.433mil,1504.134mil)(3189.433mil,1645.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R44-2(3154mil,1535.63mil) on Top Layer And Track (3118.567mil,1504.134mil)(3118.567mil,1645.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R44-2(3154mil,1535.63mil) on Top Layer And Track (3118.567mil,1504.134mil)(3189.433mil,1504.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R44-2(3154mil,1535.63mil) on Top Layer And Track (3189.433mil,1504.134mil)(3189.433mil,1645.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R45-1(3154mil,2064.37mil) on Top Layer And Track (3118.567mil,1954.134mil)(3118.567mil,2095.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R45-1(3154mil,2064.37mil) on Top Layer And Track (3118.567mil,2095.866mil)(3189.433mil,2095.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R45-1(3154mil,2064.37mil) on Top Layer And Track (3189.433mil,1954.134mil)(3189.433mil,2095.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R45-2(3154mil,1985.63mil) on Top Layer And Track (3118.567mil,1954.134mil)(3118.567mil,2095.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R45-2(3154mil,1985.63mil) on Top Layer And Track (3118.567mil,1954.134mil)(3189.433mil,1954.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R45-2(3154mil,1985.63mil) on Top Layer And Track (3189.433mil,1954.134mil)(3189.433mil,2095.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R46-1(321mil,1923.74mil) on Top Layer And Track (285.567mil,1813.504mil)(285.567mil,1955.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R46-1(321mil,1923.74mil) on Top Layer And Track (285.567mil,1955.236mil)(356.433mil,1955.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R46-1(321mil,1923.74mil) on Top Layer And Track (356.433mil,1813.504mil)(356.433mil,1955.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R46-2(321mil,1845mil) on Top Layer And Track (285.567mil,1813.504mil)(285.567mil,1955.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R46-2(321mil,1845mil) on Top Layer And Track (285.567mil,1813.504mil)(356.433mil,1813.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R46-2(321mil,1845mil) on Top Layer And Track (356.433mil,1813.504mil)(356.433mil,1955.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R47-1(321mil,2125mil) on Top Layer And Track (285.567mil,2093.504mil)(285.567mil,2235.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R47-1(321mil,2125mil) on Top Layer And Track (285.567mil,2093.504mil)(356.433mil,2093.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R47-1(321mil,2125mil) on Top Layer And Track (356.433mil,2093.504mil)(356.433mil,2235.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R47-2(321mil,2203.74mil) on Top Layer And Track (285.567mil,2093.504mil)(285.567mil,2235.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R47-2(321mil,2203.74mil) on Top Layer And Track (285.567mil,2235.236mil)(356.433mil,2235.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R47-2(321mil,2203.74mil) on Top Layer And Track (356.433mil,2093.504mil)(356.433mil,2235.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R48-1(359mil,1633.37mil) on Top Layer And Track (323.567mil,1601.874mil)(323.567mil,1743.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R48-1(359mil,1633.37mil) on Top Layer And Track (323.567mil,1601.874mil)(394.433mil,1601.874mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R48-1(359mil,1633.37mil) on Top Layer And Track (394.433mil,1601.874mil)(394.433mil,1743.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.976mil < 10mil) Between Pad R48-1(359mil,1633.37mil) on Top Layer And Track (396.567mil,1523.134mil)(396.567mil,1664.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R48-2(359mil,1712.11mil) on Top Layer And Track (323.567mil,1601.874mil)(323.567mil,1743.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R48-2(359mil,1712.11mil) on Top Layer And Track (323.567mil,1743.606mil)(394.433mil,1743.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R48-2(359mil,1712.11mil) on Top Layer And Track (394.433mil,1601.874mil)(394.433mil,1743.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R49-1(432mil,1554.63mil) on Top Layer And Track (396.567mil,1523.134mil)(396.567mil,1664.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R49-1(432mil,1554.63mil) on Top Layer And Track (396.567mil,1523.134mil)(467.433mil,1523.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R49-1(432mil,1554.63mil) on Top Layer And Track (467.433mil,1523.134mil)(467.433mil,1664.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.976mil < 10mil) Between Pad R49-2(432mil,1633.37mil) on Top Layer And Track (394.433mil,1601.874mil)(394.433mil,1743.606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R49-2(432mil,1633.37mil) on Top Layer And Track (396.567mil,1523.134mil)(396.567mil,1664.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R49-2(432mil,1633.37mil) on Top Layer And Track (396.567mil,1664.866mil)(467.433mil,1664.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R49-2(432mil,1633.37mil) on Top Layer And Track (467.433mil,1523.134mil)(467.433mil,1664.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R50-1(369mil,1388.37mil) on Top Layer And Track (333.567mil,1278.134mil)(333.567mil,1419.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R50-1(369mil,1388.37mil) on Top Layer And Track (333.567mil,1419.866mil)(404.433mil,1419.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R50-1(369mil,1388.37mil) on Top Layer And Track (404.433mil,1278.134mil)(404.433mil,1419.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R50-2(369mil,1309.63mil) on Top Layer And Track (333.567mil,1278.134mil)(333.567mil,1419.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R50-2(369mil,1309.63mil) on Top Layer And Track (333.567mil,1278.134mil)(404.433mil,1278.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R50-2(369mil,1309.63mil) on Top Layer And Track (404.433mil,1278.134mil)(404.433mil,1419.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.89mil < 10mil) Between Pad R5-1(957.913mil,1750.37mil) on Bottom Layer And Track (918.433mil,1640.134mil)(918.433mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R5-1(957.913mil,1750.37mil) on Bottom Layer And Track (922.48mil,1640.134mil)(922.48mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R5-1(957.913mil,1750.37mil) on Bottom Layer And Track (922.48mil,1781.866mil)(993.346mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R5-1(957.913mil,1750.37mil) on Bottom Layer And Track (993.346mil,1640.134mil)(993.346mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R51-1(435mil,835.37mil) on Top Layer And Track (399.567mil,725.134mil)(399.567mil,866.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R51-1(435mil,835.37mil) on Top Layer And Track (399.567mil,866.866mil)(470.433mil,866.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R51-1(435mil,835.37mil) on Top Layer And Track (470.433mil,725.134mil)(470.433mil,866.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R51-2(435mil,756.63mil) on Top Layer And Track (399.567mil,725.134mil)(399.567mil,866.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R51-2(435mil,756.63mil) on Top Layer And Track (399.567mil,725.134mil)(470.433mil,725.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R51-2(435mil,756.63mil) on Top Layer And Track (470.433mil,725.134mil)(470.433mil,866.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.89mil < 10mil) Between Pad R5-2(957.913mil,1671.63mil) on Bottom Layer And Track (918.433mil,1640.134mil)(918.433mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R5-2(957.913mil,1671.63mil) on Bottom Layer And Track (922.48mil,1640.134mil)(922.48mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R5-2(957.913mil,1671.63mil) on Bottom Layer And Track (922.48mil,1640.134mil)(993.346mil,1640.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R5-2(957.913mil,1671.63mil) on Bottom Layer And Track (993.346mil,1640.134mil)(993.346mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R52-1(446mil,1365.63mil) on Top Layer And Track (410.567mil,1334.134mil)(410.567mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R52-1(446mil,1365.63mil) on Top Layer And Track (410.567mil,1334.134mil)(481.433mil,1334.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R52-1(446mil,1365.63mil) on Top Layer And Track (481.433mil,1334.134mil)(481.433mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R52-2(446mil,1444.37mil) on Top Layer And Track (410.567mil,1334.134mil)(410.567mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R52-2(446mil,1444.37mil) on Top Layer And Track (410.567mil,1475.866mil)(481.433mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R52-2(446mil,1444.37mil) on Top Layer And Track (481.433mil,1334.134mil)(481.433mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R53-1(438mil,1198.504mil) on Top Layer And Track (402.567mil,1088.268mil)(402.567mil,1230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R53-1(438mil,1198.504mil) on Top Layer And Track (402.567mil,1230mil)(473.433mil,1230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R53-1(438mil,1198.504mil) on Top Layer And Track (473.433mil,1088.268mil)(473.433mil,1230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R53-2(438mil,1119.764mil) on Top Layer And Track (402.567mil,1088.268mil)(402.567mil,1230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R53-2(438mil,1119.764mil) on Top Layer And Track (402.567mil,1088.268mil)(473.433mil,1088.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R53-2(438mil,1119.764mil) on Top Layer And Track (473.433mil,1088.268mil)(473.433mil,1230mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.976mil < 10mil) Between Pad R54-1(2143.63mil,3018.095mil) on Top Layer And Track (2112.134mil,2978.528mil)(2253.866mil,2978.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R54-1(2143.63mil,3018.095mil) on Top Layer And Track (2112.134mil,2982.662mil)(2112.134mil,3053.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R54-1(2143.63mil,3018.095mil) on Top Layer And Track (2112.134mil,2982.662mil)(2253.866mil,2982.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R54-1(2143.63mil,3018.095mil) on Top Layer And Track (2112.134mil,3053.528mil)(2253.866mil,3053.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.976mil < 10mil) Between Pad R54-2(2222.37mil,3018.095mil) on Top Layer And Track (2112.134mil,2978.528mil)(2253.866mil,2978.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R54-2(2222.37mil,3018.095mil) on Top Layer And Track (2112.134mil,2982.662mil)(2253.866mil,2982.662mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R54-2(2222.37mil,3018.095mil) on Top Layer And Track (2112.134mil,3053.528mil)(2253.866mil,3053.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R54-2(2222.37mil,3018.095mil) on Top Layer And Track (2253.866mil,2982.662mil)(2253.866mil,3053.528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.976mil < 10mil) Between Pad R60-1(2068mil,2939.315mil) on Top Layer And Track (2027.433mil,2826.134mil)(2027.433mil,2967.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.976mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R60-1(2068mil,2939.315mil) on Top Layer And Track (2032.567mil,2907.819mil)(2032.567mil,3049.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R60-1(2068mil,2939.315mil) on Top Layer And Track (2032.567mil,2907.819mil)(2103.433mil,2907.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R60-1(2068mil,2939.315mil) on Top Layer And Track (2103.433mil,2907.819mil)(2103.433mil,3049.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R60-2(2068mil,3018.055mil) on Top Layer And Track (2032.567mil,2907.819mil)(2032.567mil,3049.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R60-2(2068mil,3018.055mil) on Top Layer And Track (2032.567mil,3049.551mil)(2103.433mil,3049.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R60-2(2068mil,3018.055mil) on Top Layer And Track (2103.433mil,2907.819mil)(2103.433mil,3049.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R6-1(711mil,1714.63mil) on Bottom Layer And Track (675.567mil,1683.134mil)(675.567mil,1824.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R6-1(711mil,1714.63mil) on Bottom Layer And Track (675.567mil,1683.134mil)(746.433mil,1683.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad R6-1(711mil,1714.63mil) on Bottom Layer And Track (675mil,250mil)(675mil,2150mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R6-1(711mil,1714.63mil) on Bottom Layer And Track (746.433mil,1683.134mil)(746.433mil,1824.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R6-2(711mil,1793.37mil) on Bottom Layer And Track (675.567mil,1683.134mil)(675.567mil,1824.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R6-2(711mil,1793.37mil) on Bottom Layer And Track (675.567mil,1824.866mil)(746.433mil,1824.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.473mil < 10mil) Between Pad R6-2(711mil,1793.37mil) on Bottom Layer And Track (675mil,250mil)(675mil,2150mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R6-2(711mil,1793.37mil) on Bottom Layer And Track (746.433mil,1683.134mil)(746.433mil,1824.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R7-1(726mil,1865.945mil) on Bottom Layer And Track (690.567mil,1834.449mil)(690.567mil,1976.181mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R7-1(726mil,1865.945mil) on Bottom Layer And Track (690.567mil,1834.449mil)(761.433mil,1834.449mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R7-1(726mil,1865.945mil) on Bottom Layer And Track (761.433mil,1834.449mil)(761.433mil,1976.181mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R7-2(726mil,1944.685mil) on Bottom Layer And Track (690.567mil,1834.449mil)(690.567mil,1976.181mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R7-2(726mil,1944.685mil) on Bottom Layer And Track (690.567mil,1976.181mil)(761.433mil,1976.181mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R7-2(726mil,1944.685mil) on Bottom Layer And Track (761.433mil,1834.449mil)(761.433mil,1976.181mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R8-1(883mil,1750.37mil) on Bottom Layer And Track (847.567mil,1640.134mil)(847.567mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R8-1(883mil,1750.37mil) on Bottom Layer And Track (847.567mil,1781.866mil)(918.433mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R8-1(883mil,1750.37mil) on Bottom Layer And Track (918.433mil,1640.134mil)(918.433mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.89mil < 10mil) Between Pad R8-1(883mil,1750.37mil) on Bottom Layer And Track (922.48mil,1640.134mil)(922.48mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R8-2(883mil,1671.63mil) on Bottom Layer And Track (847.567mil,1640.134mil)(847.567mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R8-2(883mil,1671.63mil) on Bottom Layer And Track (847.567mil,1640.134mil)(918.433mil,1640.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R8-2(883mil,1671.63mil) on Bottom Layer And Track (918.433mil,1640.134mil)(918.433mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.89mil < 10mil) Between Pad R8-2(883mil,1671.63mil) on Bottom Layer And Track (922.48mil,1640.134mil)(922.48mil,1781.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.89mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.008mil < 10mil) Between Pad R9-1(2943mil,2181.63mil) on Bottom Layer And Track (2875mil,2150mil)(3075mil,2150mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.008mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R9-1(2943mil,2181.63mil) on Bottom Layer And Track (2907.567mil,2150.134mil)(2907.567mil,2291.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R9-1(2943mil,2181.63mil) on Bottom Layer And Track (2907.567mil,2150.134mil)(2978.433mil,2150.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R9-1(2943mil,2181.63mil) on Bottom Layer And Track (2978.433mil,2150.134mil)(2978.433mil,2291.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R9-2(2943mil,2260.37mil) on Bottom Layer And Track (2907.567mil,2150.134mil)(2907.567mil,2291.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.811mil < 10mil) Between Pad R9-2(2943mil,2260.37mil) on Bottom Layer And Track (2907.567mil,2291.866mil)(2978.433mil,2291.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.843mil < 10mil) Between Pad R9-2(2943mil,2260.37mil) on Bottom Layer And Track (2978.433mil,2150.134mil)(2978.433mil,2291.866mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.113mil < 10mil) Between Pad U1-1(3025mil,2100mil) on Multi-Layer And Text "R45" (3102.567mil,1984.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.113mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.646mil < 10mil) Between Pad U1-3(3025mil,2000mil) on Multi-Layer And Text "R45" (3102.567mil,1984.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.646mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.775mil < 10mil) Between Pad U1-31(3025mil,600mil) on Multi-Layer And Text "R42" (3103mil,586mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.775mil < 10mil) Between Pad U1-33(3025mil,500mil) on Multi-Layer And Text "R38" (3102.567mil,429.134mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.757mil < 10mil) Between Pad U1-5(3025mil,1900mil) on Multi-Layer And Text "R41" (3102.567mil,1828.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.756mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.037mil < 10mil) Between Pad U1-54(525mil,1400mil) on Multi-Layer And Track (481.433mil,1334.134mil)(481.433mil,1475.866mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.037mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U5-12(1366.764mil,1525mil) on Top Layer And Track (1250.567mil,1522.401mil)(1321.433mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad U5-12(1366.764mil,1525mil) on Top Layer And Track (1321.433mil,1380.669mil)(1321.433mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.884mil < 10mil) Between Pad U5-13(1366.764mil,1475mil) on Top Layer And Track (1321.433mil,1380.669mil)(1321.433mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.884mil < 10mil) Between Pad U5-14(1366.764mil,1425mil) on Top Layer And Track (1321.433mil,1380.669mil)(1321.433mil,1522.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.884mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U5-8(1366.764mil,1725mil) on Top Layer And Track (1180.039mil,1736.905mil)(1384.763mil,1736.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.733mil < 10mil) Between Pad U5-8(1366.764mil,1725mil) on Top Layer And Track (1384.763mil,1736.905mil)(1384.763mil,1847.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.733mil]
Rule Violations :560

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.819mil < 10mil) Between Text "F1" (750mil,2736mil) on Top Overlay And Track (706.693mil,2721.181mil)(860.236mil,2721.181mil) on Top Overlay Silk Text to Silk Clearance [6.819mil]
   Violation between Silk To Silk Clearance Constraint: (3.961mil < 10mil) Between Text "J2" (722mil,3164mil) on Top Overlay And Track (710.039mil,2748.622mil)(710.039mil,3319.488mil) on Top Overlay Silk Text to Silk Clearance [3.961mil]
   Violation between Silk To Silk Clearance Constraint: (6.134mil < 10mil) Between Text "R32" (2009mil,2982mil) on Top Overlay And Track (1956.567mil,2967.866mil)(2027.433mil,2967.866mil) on Top Overlay Silk Text to Silk Clearance [6.134mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "R38" (3102.567mil,429.134mil) on Top Overlay And Track (3118.567mil,399.134mil)(3118.567mil,540.866mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (6.567mil < 10mil) Between Text "R39" (3104mil,916mil) on Top Overlay And Track (3118.567mil,888.504mil)(3118.567mil,1030.236mil) on Top Overlay Silk Text to Silk Clearance [6.567mil]
   Violation between Silk To Silk Clearance Constraint: (7.567mil < 10mil) Between Text "R40" (3103mil,1363mil) on Top Overlay And Track (3118.567mil,1334.134mil)(3118.567mil,1475.866mil) on Top Overlay Silk Text to Silk Clearance [7.567mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "R41" (3102.567mil,1828.504mil) on Top Overlay And Track (3118.567mil,1798.504mil)(3118.567mil,1940.236mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (7.567mil < 10mil) Between Text "R42" (3103mil,586mil) on Top Overlay And Track (3118.567mil,559.764mil)(3118.567mil,701.496mil) on Top Overlay Silk Text to Silk Clearance [7.567mil]
   Violation between Silk To Silk Clearance Constraint: (7.567mil < 10mil) Between Text "R43" (3103mil,1059mil) on Top Overlay And Track (3118.567mil,1029.134mil)(3118.567mil,1170.866mil) on Top Overlay Silk Text to Silk Clearance [7.567mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "R44" (3102.567mil,1534.134mil) on Top Overlay And Track (3118.567mil,1504.134mil)(3118.567mil,1645.866mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (8mil < 10mil) Between Text "R45" (3102.567mil,1984.134mil) on Top Overlay And Track (3118.567mil,1954.134mil)(3118.567mil,2095.866mil) on Top Overlay Silk Text to Silk Clearance [8mil]
   Violation between Silk To Silk Clearance Constraint: (6.921mil < 10mil) Between Text "U2" (2310mil,1575mil) on Top Overlay And Track (2228.898mil,1561.142mil)(2496.614mil,1561.142mil) on Top Overlay Silk Text to Silk Clearance [6.921mil]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 574
Waived Violations : 0
Time Elapsed        : 00:00:02