Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/gtech.db'
Loading db file '/software/synopsys/syn_current_64.18/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'datapath'.
Information: Building the design 'CU'. (HDL-193)

Statistics for case statements in always block at line 25 in file
	'../vhdl/CU.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            53            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Register_PC' instantiated from design 'datapath' with
	the parameters "N=32". (HDL-193)

Inferred memory devices in process
	in routine Register_PC_N32 line 18 in file
		'../vhdl/Register_PC.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux2to1_vec' instantiated from design 'datapath' with
	the parameters "N=32". (HDL-193)
Warning:  ../vhdl/mux2to1_vec.vhd:18: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 16 in file
	'../vhdl/mux2to1_vec.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'PCInc'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'Register_vec' instantiated from design 'datapath' with
	the parameters "N=32". (HDL-193)

Inferred memory devices in process
	in routine Register_vec_N32 line 18 in file
		'../vhdl/Register_vec.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'HazardDetUnit'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'RegisterFile'. (HDL-193)
Warning:  ../vhdl/RegisterFile.vhd:22: The initial value for signal 'reg_file' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Inferred memory devices in process
	in routine RegisterFile line 24 in file
		'../vhdl/RegisterFile.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    reg_file_reg     | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
| RegisterFile/37  |   32   |   32    |      5       |
| RegisterFile/43  |   32   |   32    |      5       |
======================================================
Presto compilation completed successfully.
Information: Building the design 'ImmGen'. (HDL-193)

Statistics for case statements in always block at line 21 in file
	'../vhdl/ImmGen.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            23            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mux2to1_std'. (HDL-193)
Warning:  ../vhdl/mux2to1_std.vhd:18: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 16 in file
	'../vhdl/mux2to1_std.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'mux2to1_vec' instantiated from design 'datapath' with
	the parameters "N=2". (HDL-193)
Warning:  ../vhdl/mux2to1_vec.vhd:18: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 16 in file
	'../vhdl/mux2to1_vec.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            18            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'Register_std'. (HDL-193)

Inferred memory devices in process
	in routine Register_std line 17 in file
		'../vhdl/Register_std.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Register_vec' instantiated from design 'datapath' with
	the parameters "N=2". (HDL-193)

Inferred memory devices in process
	in routine Register_vec_N2 line 18 in file
		'../vhdl/Register_vec.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Register_vec' instantiated from design 'datapath' with
	the parameters "N=3". (HDL-193)

Inferred memory devices in process
	in routine Register_vec_N3 line 18 in file
		'../vhdl/Register_vec.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Register_vec' instantiated from design 'datapath' with
	the parameters "N=5". (HDL-193)

Inferred memory devices in process
	in routine Register_vec_N5 line 18 in file
		'../vhdl/Register_vec.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux4to1' instantiated from design 'datapath' with
	the parameters "N=32". (HDL-193)
Warning:  ../vhdl/mux4to1.vhd:20: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 18 in file
	'../vhdl/mux4to1.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ALU'. (HDL-193)

Statistics for case statements in always block at line 19 in file
	'../vhdl/mod_blocks/ALU_mod.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            21            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'ALU_CU'. (HDL-193)
Warning:  ../vhdl/mod_blocks/ALU_CU_mod.vhd:17: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 15 in file
	'../vhdl/mod_blocks/ALU_CU_mod.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            17            |    auto/auto     |
|            26            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'BranchComp'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'ForwardUnit'. (HDL-193)
Presto compilation completed successfully.
1
