// Seed: 3745320238
module module_0;
  logic [7:0] id_1;
  parameter id_2 = !-1;
  int id_3;
  assign id_1[1] = id_3;
  logic [7:0] id_4;
  if (id_4[~-1'b0]) parameter id_5 = 1;
  else wire id_6;
  integer id_7 ("");
endmodule
module module_1;
  id_1(
      id_2[1'b0]
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input  tri   id_1,
    input  wire  id_2
);
  uwire id_4 = id_2;
  assign id_0 = -1;
  module_0 modCall_1 ();
  wire id_5;
  xnor primCall (id_0, id_1, id_2, id_4);
  id_6(
      1
  );
endmodule
