#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 21 20:52:35 2021
# Process ID: 36844
# Current directory: C:/Users/Karloz/Desktop/bin2dec
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37200 C:\Users\Karloz\Desktop\bin2dec\bin2dec.xpr
# Log file: C:/Users/Karloz/Desktop/bin2dec/vivado.log
# Journal file: C:/Users/Karloz/Desktop/bin2dec\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Karloz/Desktop/bin2dec/bin2dec.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1085.180 ; gain = 154.340
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: bin2dec
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1309.414 ; gain = 111.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bin2dec' [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/sources_1/new/bin2dec.v:23]
	Parameter CLK_COUNT bound to: 249999 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/sources_1/new/bin2dec.v:72]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/sources_1/new/bin2dec.v:90]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/sources_1/new/bin2dec.v:108]
WARNING: [Synth 8-567] referenced signal 'n1' should be on the sensitivity list [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/sources_1/new/bin2dec.v:59]
WARNING: [Synth 8-567] referenced signal 'n2' should be on the sensitivity list [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/sources_1/new/bin2dec.v:59]
WARNING: [Synth 8-567] referenced signal 'n3' should be on the sensitivity list [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/sources_1/new/bin2dec.v:59]
INFO: [Synth 8-6155] done synthesizing module 'bin2dec' (1#1) [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/sources_1/new/bin2dec.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1348.129 ; gain = 150.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1348.129 ; gain = 150.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1348.129 ; gain = 150.148
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/constrs_1/new/bin2dec.xdc]
Finished Parsing XDC File [C:/Users/Karloz/Desktop/bin2dec/bin2dec.srcs/constrs_1/new/bin2dec.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1467.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1556.984 ; gain = 359.004
9 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1556.984 ; gain = 469.723
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 21 21:50:07 2021...
