<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: rtl Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('classAxiStreamRingBuffer_1_1rtl.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Constants">Constants</a> &#124;
<a href="#Records">Records</a> &#124;
<a href="#Signals">Signals</a> &#124;
<a href="#Types">Types</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Instantiations">Instantiations</a>  </div>
  <div class="headertitle">
<div class="title">rtl Architecture Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a96fa45eec1d3f1235d6db56a1148e232"><td class="memItemLeft" align="right" valign="top"><a id="a96fa45eec1d3f1235d6db56a1148e232"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a96fa45eec1d3f1235d6db56a1148e232">dataComb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">bufferClearSync</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferEnableSync</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataR</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataValid</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">dataValue</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">extTrig</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:aa1abd9bc63716b5f6f910358333f2b3b"><td class="memItemLeft" align="right" valign="top"><a id="aa1abd9bc63716b5f6f910358333f2b3b"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#aa1abd9bc63716b5f6f910358333f2b3b">dataSeq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">dataClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a82c1deec07fc5473217bf564b7d6730e"><td class="memItemLeft" align="right" valign="top"><a id="a82c1deec07fc5473217bf564b7d6730e"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a82c1deec07fc5473217bf564b7d6730e">axiComb</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">armed</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilR</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilReadMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilRst</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">axilWriteMaster</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">bufferLength</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">cleared</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">firstAddr</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">ramRdData</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">readReq</span><span class="vhdlchar"> </span></b> , <b><span class="vhdlchar">txSlave</span><span class="vhdlchar"> </span></b> )</b></td></tr>
<tr class="memitem:a1e82a474c62e0dbe736f9e38a11b4241"><td class="memItemLeft" align="right" valign="top"><a id="a1e82a474c62e0dbe736f9e38a11b4241"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a1e82a474c62e0dbe736f9e38a11b4241">axiSeq</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><span class="vhdlchar">axilClk</span><span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:afd337d6b22ed222c858755c3b5936a2c"><td class="memItemLeft" align="right" valign="top"><a id="afd337d6b22ed222c858755c3b5936a2c"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#afd337d6b22ed222c858755c3b5936a2c">cleared</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a1849e340683aae66d70dd524be2f2929"><td class="memItemLeft" align="right" valign="top"><a id="a1849e340683aae66d70dd524be2f2929"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a1849e340683aae66d70dd524be2f2929">armed</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:ae925ef4e71b4b01f5e6411e0c0ba781c"><td class="memItemLeft" align="right" valign="top"><a id="ae925ef4e71b4b01f5e6411e0c0ba781c"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ae925ef4e71b4b01f5e6411e0c0ba781c">readReq</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a3bb7e031b1e5dc0064e9284f2fe9e3d4"><td class="memItemLeft" align="right" valign="top"><a id="a3bb7e031b1e5dc0064e9284f2fe9e3d4"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a3bb7e031b1e5dc0064e9284f2fe9e3d4">bufferLength</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a76fda45e4d3b6f1e65225ca3adefe734"><td class="memItemLeft" align="right" valign="top"><a id="a76fda45e4d3b6f1e65225ca3adefe734"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a76fda45e4d3b6f1e65225ca3adefe734">firstAddr</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:a443054fda5cd6765c1f993bc2edd5b03"><td class="memItemLeft" align="right" valign="top"><a id="a443054fda5cd6765c1f993bc2edd5b03"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a443054fda5cd6765c1f993bc2edd5b03">AXIS_CONFIG_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamConfigType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">ssiAxiStreamConfig</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">dataBytes</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_G</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tKeepMode</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TKEEP_FIXED_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tUserMode</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">TUSER_FIRST_LAST_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tDestBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tUserBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">tIdBits</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5c1941c2bfc741597b0cdbd8cbd57560"><td class="memItemLeft" align="right" valign="top"><a id="a5c1941c2bfc741597b0cdbd8cbd57560"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a5c1941c2bfc741597b0cdbd8cbd57560">DATA_REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">DataRegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">extTrig</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bufferEnable</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">enable</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">cleared</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">armed</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ramWrEn</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">readReq</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ramWrData</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bufferLength</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">firstAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">nextAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab574052aa320169f489ff36456734afb"><td class="memItemLeft" align="right" valign="top"><a id="ab574052aa320169f489ff36456734afb"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ab574052aa320169f489ff36456734afb">AXIL_REG_INIT_C</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxilRegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">trigCnt</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">continuous</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bufferEnable</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">bufferClear</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">wordCnt</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ramRdAddr</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">rdEn</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 000 &quot;</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">axilReadSlave</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_READ_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">axilWriteSlave</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXI_LITE_WRITE_SLAVE_INIT_C</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">txMaster</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">axiStreamMasterInit</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">AXIS_CONFIG_C</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">dataState</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">trigState</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Types"></a>
Types</h2></td></tr>
 <tr class="memitem:a0a78ad4b7a2cc654b080999215f398f4"><td class="memItemLeft" align="right" valign="top"><a id="a0a78ad4b7a2cc654b080999215f398f4"></a>
<b><a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a0a78ad4b7a2cc654b080999215f398f4">DataStateType</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">MOVE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ab5081a70c236b0942c31d8269eb8decf"><td class="memItemLeft" align="right" valign="top"><a id="ab5081a70c236b0942c31d8269eb8decf"></a>
<b><a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ab5081a70c236b0942c31d8269eb8decf">TrigStateType</a>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">IDLE_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">CLEAR_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">ARMED_S</span><span class="vhdlchar"> </span><span class="vhdlchar">,</span><span class="vhdlchar"> </span><span class="vhdlchar">WAIT_S</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a764761b58bbe49648bab9c57e5b633d0"><td class="memItemLeft" align="right" valign="top"><a id="a764761b58bbe49648bab9c57e5b633d0"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a764761b58bbe49648bab9c57e5b633d0">dataR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">DataRegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a27fcd0770d5f78543d3b31bb87f288fa"><td class="memItemLeft" align="right" valign="top"><a id="a27fcd0770d5f78543d3b31bb87f288fa"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a27fcd0770d5f78543d3b31bb87f288fa">dataRin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">DataRegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a80a7d5c1192090afdfd96ddb2a99b82f"><td class="memItemLeft" align="right" valign="top"><a id="a80a7d5c1192090afdfd96ddb2a99b82f"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a80a7d5c1192090afdfd96ddb2a99b82f">bufferEnableSync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a59718c68d66f243d657aeacccdbf9179"><td class="memItemLeft" align="right" valign="top"><a id="a59718c68d66f243d657aeacccdbf9179"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a59718c68d66f243d657aeacccdbf9179">bufferClearSync</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae346b7653e08867fa048aad6ca92eab6"><td class="memItemLeft" align="right" valign="top"><a id="ae346b7653e08867fa048aad6ca92eab6"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ae346b7653e08867fa048aad6ca92eab6">axilR</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxilRegType</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">AXIL_REG_INIT_C</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a07a18cb172d3678a48a13bedfde717be"><td class="memItemLeft" align="right" valign="top"><a id="a07a18cb172d3678a48a13bedfde717be"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a07a18cb172d3678a48a13bedfde717be">axilRin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxilRegType</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a57d2f2c50c7a9a6602b38c6539bcc264"><td class="memItemLeft" align="right" valign="top"><a id="a57d2f2c50c7a9a6602b38c6539bcc264"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a57d2f2c50c7a9a6602b38c6539bcc264">fifoDin</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a169512b26169fe0462208bd964212dc4"><td class="memItemLeft" align="right" valign="top"><a id="a169512b26169fe0462208bd964212dc4"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a169512b26169fe0462208bd964212dc4">fifoDout</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afc445d3b08a9f74388f1517f83a54887"><td class="memItemLeft" align="right" valign="top"><a id="afc445d3b08a9f74388f1517f83a54887"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#afc445d3b08a9f74388f1517f83a54887">ramRdData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abde461c0f59db880bc998fda036678e3"><td class="memItemLeft" align="right" valign="top"><a id="abde461c0f59db880bc998fda036678e3"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#abde461c0f59db880bc998fda036678e3">txSlave</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamSlaveType</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Records"></a>
Records</h2></td></tr>
 <tr class="memitem:a3607ca3ae9207811762899da9090960c"><td class="memItemLeft" align="right" valign="top"><a id="a3607ca3ae9207811762899da9090960c"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a3607ca3ae9207811762899da9090960c">DataRegType</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:ab194e584cc7a0d009a48dc61ecb21a3f"><td class="memItemLeft" align="right" valign="top"><a id="ab194e584cc7a0d009a48dc61ecb21a3f"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ab194e584cc7a0d009a48dc61ecb21a3f">extTrig</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ae5c175dbba415ed702925340838808b9"><td class="memItemLeft" align="right" valign="top"><a id="ae5c175dbba415ed702925340838808b9"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ae5c175dbba415ed702925340838808b9">bufferEnable</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a36084cc46189ea4483fe1a4f3bc75cfb"><td class="memItemLeft" align="right" valign="top"><a id="a36084cc46189ea4483fe1a4f3bc75cfb"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a36084cc46189ea4483fe1a4f3bc75cfb">enable</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a849fa4f07c74a4a78208b090421f78f3"><td class="memItemLeft" align="right" valign="top"><a id="a849fa4f07c74a4a78208b090421f78f3"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a849fa4f07c74a4a78208b090421f78f3">ramWrEn</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a172560db363125402841b030fcc33631"><td class="memItemLeft" align="right" valign="top"><a id="a172560db363125402841b030fcc33631"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a172560db363125402841b030fcc33631">ramWrData</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar">*</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_BYTES_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:af29c0ec348ac05bace6e5867af2bb6c6"><td class="memItemLeft" align="right" valign="top"><a id="af29c0ec348ac05bace6e5867af2bb6c6"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af29c0ec348ac05bace6e5867af2bb6c6">nextAddr</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8d77c5c5fc882b74d48cbe981c60fe2a"><td class="memItemLeft" align="right" valign="top"><a id="a8d77c5c5fc882b74d48cbe981c60fe2a"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a8d77c5c5fc882b74d48cbe981c60fe2a">AxilRegType</a> <b> &#160;</td><td class="memItemRight" valign="bottom"></b></td></tr>
<tr class="memitem:aa3c061850594e3e2e82da0581e842772"><td class="memItemLeft" align="right" valign="top"><a id="aa3c061850594e3e2e82da0581e842772"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#aa3c061850594e3e2e82da0581e842772">trigCnt</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a739266d72b40dab5685752a13b642bb9"><td class="memItemLeft" align="right" valign="top"><a id="a739266d72b40dab5685752a13b642bb9"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a739266d72b40dab5685752a13b642bb9">continuous</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a4cbbf4478df7a4d2d8010c7f84566187"><td class="memItemLeft" align="right" valign="top"><a id="a4cbbf4478df7a4d2d8010c7f84566187"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a4cbbf4478df7a4d2d8010c7f84566187">bufferClear</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">sl</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a4c348f412cd7ba8cb8bdbf67091af9b3"><td class="memItemLeft" align="right" valign="top"><a id="a4c348f412cd7ba8cb8bdbf67091af9b3"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a4c348f412cd7ba8cb8bdbf67091af9b3">wordCnt</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ae4e1980e50ab7b0169937d33000a7c30"><td class="memItemLeft" align="right" valign="top"><a id="ae4e1980e50ab7b0169937d33000a7c30"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ae4e1980e50ab7b0169937d33000a7c30">ramRdAddr</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">RAM_ADDR_WIDTH_G</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:aa8df0f26fdd1328d22275270f8e0f03b"><td class="memItemLeft" align="right" valign="top"><a id="aa8df0f26fdd1328d22275270f8e0f03b"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#aa8df0f26fdd1328d22275270f8e0f03b">rdEn</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">slv</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a5daf374ea804f394dee40a30d3e2e12f"><td class="memItemLeft" align="right" valign="top"><a id="a5daf374ea804f394dee40a30d3e2e12f"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a5daf374ea804f394dee40a30d3e2e12f">axilReadSlave</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteReadSlaveType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a1b43705cc2da350eb0df1e71fb23ab88"><td class="memItemLeft" align="right" valign="top"><a id="a1b43705cc2da350eb0df1e71fb23ab88"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a1b43705cc2da350eb0df1e71fb23ab88">axilWriteSlave</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiLiteWriteSlaveType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a7a964b03c09c24747235fe40bb21ea35"><td class="memItemLeft" align="right" valign="top"><a id="a7a964b03c09c24747235fe40bb21ea35"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a7a964b03c09c24747235fe40bb21ea35">txMaster</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">AxiStreamMasterType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a1078398f426b69d137b85234b55f8572"><td class="memItemLeft" align="right" valign="top"><a id="a1078398f426b69d137b85234b55f8572"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a1078398f426b69d137b85234b55f8572">dataState</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">DataStateType</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a44c2a1400e2d22506c5f10a7ff9693cf"><td class="memItemLeft" align="right" valign="top"><a id="a44c2a1400e2d22506c5f10a7ff9693cf"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a44c2a1400e2d22506c5f10a7ff9693cf">trigState</a> <b>&#160;</td><td class="memItemRight" valign="bottom"><b><span class="vhdlchar">TrigStateType</span><span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SimpleDualPortRamXpm</b>  <em><a class="el" href="classSimpleDualPortRamXpm.html">&lt;Entity SimpleDualPortRamXpm&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SimpleDualPortRamAlteraMf</b>  <em><a class="el" href="classSimpleDualPortRamAlteraMf.html">&lt;Entity SimpleDualPortRamAlteraMf&gt;</a></em></td></tr>
<tr class="memitem:af775eb600febaabef2e5c67257c103b2"><td class="memItemLeft" align="right" valign="top"><a id="af775eb600febaabef2e5c67257c103b2"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#af775eb600febaabef2e5c67257c103b2">u_ram</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SimpleDualPortRam</b>  <em><a class="el" href="classSimpleDualPortRam.html">&lt;Entity SimpleDualPortRam&gt;</a></em></td></tr>
<tr class="memitem:acd4fdf2ca1cd77f61d544131486d4db4"><td class="memItemLeft" align="right" valign="top"><a id="acd4fdf2ca1cd77f61d544131486d4db4"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#acd4fdf2ca1cd77f61d544131486d4db4">u_bufferenable</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Synchronizer</b>  <em><a class="el" href="classSynchronizer.html">&lt;Entity Synchronizer&gt;</a></em></td></tr>
<tr class="memitem:ab40dc21d56983241d672b35fbed2e824"><td class="memItemLeft" align="right" valign="top"><a id="ab40dc21d56983241d672b35fbed2e824"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ab40dc21d56983241d672b35fbed2e824">u_bufferclear</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerOneShot</b>  <em><a class="el" href="classSynchronizerOneShot.html">&lt;Entity SynchronizerOneShot&gt;</a></em></td></tr>
<tr class="memitem:ae269052708e3c72f04e2103adfe71a8d"><td class="memItemLeft" align="right" valign="top"><a id="ae269052708e3c72f04e2103adfe71a8d"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#ae269052708e3c72f04e2103adfe71a8d">u_sync_readreq</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerFifo</b>  <em><a class="el" href="classSynchronizerFifo.html">&lt;Entity SynchronizerFifo&gt;</a></em></td></tr>
<tr class="memitem:a446a45f04b7cfee7544a9a754dcedaa9"><td class="memItemLeft" align="right" valign="top"><a id="a446a45f04b7cfee7544a9a754dcedaa9"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a446a45f04b7cfee7544a9a754dcedaa9">u_syncvec_axilclk</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SynchronizerVector</b>  <em><a class="el" href="classSynchronizerVector.html">&lt;Entity SynchronizerVector&gt;</a></em></td></tr>
<tr class="memitem:a2d3497d9531e969ddc1c9bc5cff5397e"><td class="memItemLeft" align="right" valign="top"><a id="a2d3497d9531e969ddc1c9bc5cff5397e"></a>
<a class="el" href="classAxiStreamRingBuffer_1_1rtl.html#a2d3497d9531e969ddc1c9bc5cff5397e">tx_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>AxiStreamFifoV2</b>  <em><a class="el" href="classAxiStreamFifoV2.html">&lt;Entity AxiStreamFifoV2&gt;</a></em></td></tr>
</table>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>axi/axi-stream/rtl/AxiStreamRingBuffer.vhd</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiStreamRingBuffer.html">AxiStreamRingBuffer</a></li><li class="navelem"><a class="el" href="classAxiStreamRingBuffer_1_1rtl.html">rtl</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
