{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1506007234214 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1506007234214 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "bit_vector_ports EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design bit_vector_ports" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1506007234310 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1506007234335 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1506007234335 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1506007234447 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1506007234452 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[0\] PIN_G19 " "Can't place node \"LEDR\[0\]\" -- illegal location assignment PIN_G19" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[0] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506007234502 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[1\] PIN_F19 " "Can't place node \"LEDR\[1\]\" -- illegal location assignment PIN_F19" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[1] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506007234502 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[2\] PIN_E19 " "Can't place node \"LEDR\[2\]\" -- illegal location assignment PIN_E19" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { LEDR[2] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506007234502 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AB27 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AB27" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506007234502 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AC26 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AC26" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506007234502 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506007234502 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AD27 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AD27" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506007234502 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 5 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506007234503 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/17.0/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "bit_vector_ports.vhd" "" { Text "/home/felipe/QuartusAOC2/bit_vector_ports.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "/home/felipe/QuartusAOC2/" { { 0 { 0 ""} 0 6 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1506007234503 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1506007234503 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1506007234518 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1506007234518 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 10 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 10 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "933 " "Peak virtual memory: 933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1506007234566 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 21 12:20:34 2017 " "Processing ended: Thu Sep 21 12:20:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1506007234566 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1506007234566 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1506007234566 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1506007234566 ""}
