# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
#
# This file is licensed under the Apache License v2.0 with LLVM Exceptions.
# See https://llvm.org/LICENSE.txt for license information.
# SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
#
# (c) Copyright 2023-2024 Advanced Micro Devices, Inc. or its affiliates
# RUN: llc -march=aie2 --issue-limit=1 -run-pass=postmisched %s -o - | FileCheck %s


---
name:            streams
alignment:       16
body:             |
  bb.0.entry (align 16):
    liveins: $r1

    ; CHECK-LABEL: name: streams
    ; CHECK: liveins: $r1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: renamable $r0 = MOV_mv_ss2scl implicit-def $srss0
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: $r28 = MOV_mv_scl $srss0
    ; CHECK-NEXT: RET implicit $lr
    ; CHECK-NEXT: MOV_mv_scl2ms_doTlast_reg renamable $r0, killed renamable $r28
    ; CHECK-NEXT: MOV_mv_scl2ms renamable $r0
    ; CHECK-NEXT: MOV_TLAST_mv_scl2ms renamable $r0
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: DelayedSchedBarrier implicit killed $r0
    renamable $r0 = MOV_mv_ss2scl implicit-def $srss0
    $r28 = MOV_mv_scl $srss0
    MOV_mv_scl2ms_doTlast_reg renamable $r0, killed renamable $r28
    MOV_mv_scl2ms renamable $r0
    MOV_TLAST_mv_scl2ms renamable $r0
    RET implicit $lr
    DelayedSchedBarrier implicit $r0

...
---
name:            streams_nb
alignment:       16
body:             |
  bb.0.entry (align 16):
    liveins: $r1

    ; CHECK-LABEL: name: streams_nb
    ; CHECK: liveins: $r1
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: renamable $r1 = MOV_NB_mv_ss2scl implicit-def $srss0
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: $r28 = MOV_mv_scl $srss0
    ; CHECK-NEXT: MOV_NB_mv_scl2ms_doTlast_reg renamable $r1, killed renamable $r28, implicit-def $srms0
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: RET implicit $lr
    ; CHECK-NEXT: $r0 = MOV_mv_scl $srms0
    ; CHECK-NEXT: MOV_NB_mv_scl2ms renamable $r1, implicit-def $srms0
    ; CHECK-NEXT: MOV_NB_TLAST_mv_scl2ms killed renamable $r1, implicit-def $srms0
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: NOP
    ; CHECK-NEXT: DelayedSchedBarrier implicit killed $r0
    renamable $r1 = MOV_NB_mv_ss2scl implicit-def $srss0
    $r28 = MOV_mv_scl $srss0
    MOV_NB_mv_scl2ms_doTlast_reg renamable $r1, killed renamable $r28, implicit-def $srms0
    $r0 = MOV_mv_scl $srms0
    MOV_NB_mv_scl2ms renamable $r1, implicit-def $srms0
    MOV_NB_TLAST_mv_scl2ms killed renamable $r1, implicit-def $srms0
    RET implicit $lr
    DelayedSchedBarrier implicit $r0

...
