CS161 L
Lab 1 
Tanish Arora
Files : my_alu.v
        my_alu_tb.v
Team members :  None
Test bench not tested yet, Still waiting on to demo due to a non operational Virtual Box 


Links used for revision of verilog and signed bits: 
Citation: https://www.hdlworks.com/hdl_corner/verilog_ref/items/SignedArithmetic.htm
          https://stackoverflow.com/questions/24162329/verilog-signed-vs-unsigned-samples-and-first
