/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [20:0] _03_;
  wire [6:0] _04_;
  wire [4:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [11:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [18:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [13:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_62z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [22:0] celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = in_data[113] ? celloutsig_1_0z[22] : celloutsig_1_2z;
  assign celloutsig_0_27z = celloutsig_0_2z ? celloutsig_0_7z : _00_;
  assign celloutsig_0_31z = ~(1'h0 & celloutsig_0_9z);
  assign celloutsig_0_35z = ~(celloutsig_0_11z & celloutsig_0_15z[6]);
  assign celloutsig_0_36z = ~(celloutsig_0_26z & _01_);
  assign celloutsig_0_42z = ~(celloutsig_0_2z & celloutsig_0_36z);
  assign celloutsig_0_57z = ~(celloutsig_0_54z[1] & celloutsig_0_32z[14]);
  assign celloutsig_0_62z = ~(celloutsig_0_7z & celloutsig_0_57z);
  assign celloutsig_1_6z = ~(in_data[145] & celloutsig_1_5z);
  assign celloutsig_1_18z = ~(celloutsig_1_4z & celloutsig_1_9z);
  assign celloutsig_0_10z = ~(celloutsig_0_8z & celloutsig_0_3z);
  assign celloutsig_0_46z = !(celloutsig_0_33z ? in_data[49] : celloutsig_0_37z[7]);
  assign celloutsig_0_2z = !(celloutsig_0_1z[11] ? in_data[3] : in_data[81]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z | celloutsig_1_1z) & celloutsig_1_5z);
  assign celloutsig_0_16z = ~((celloutsig_0_11z | celloutsig_0_4z) & celloutsig_0_12z);
  assign celloutsig_0_0z = in_data[40] | ~(in_data[66]);
  assign celloutsig_1_9z = celloutsig_1_8z | ~(celloutsig_1_8z);
  assign celloutsig_0_24z = celloutsig_0_5z | ~(celloutsig_0_14z[5]);
  assign celloutsig_0_61z = celloutsig_0_8z | celloutsig_0_46z;
  assign celloutsig_0_11z = in_data[79] ^ celloutsig_0_4z;
  reg [20:0] _26_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _26_ <= 21'h000000;
    else _26_ <= { celloutsig_0_1z[9], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_16z };
  assign { _03_[20:9], _02_, _03_[7:0] } = _26_;
  reg [6:0] _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _27_ <= 7'h00;
    else _27_ <= { _03_[12], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_10z };
  assign { _04_[6:5], _00_, _04_[3:0] } = _27_;
  reg [4:0] _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _28_ <= 5'h00;
    else _28_ <= { _04_[2:0], celloutsig_0_7z, celloutsig_0_16z };
  assign { _05_[4], _01_, _05_[2:0] } = _28_;
  assign celloutsig_1_1z = in_data[104:99] == celloutsig_1_0z[18:13];
  assign celloutsig_0_18z = { celloutsig_0_14z[8:3], celloutsig_0_9z, celloutsig_0_11z } == { celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_12z = celloutsig_0_1z[13:7] === { celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_5z = { celloutsig_0_1z[8:5], celloutsig_0_4z } >= in_data[37:33];
  assign celloutsig_0_8z = celloutsig_0_1z[16:8] > { celloutsig_0_1z[17:10], celloutsig_0_2z };
  assign celloutsig_0_13z = { in_data[9:7], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z } > { in_data[30:25], celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_21z = { celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_2z } > _04_[3:1];
  assign celloutsig_1_5z = celloutsig_1_3z <= celloutsig_1_3z;
  assign celloutsig_0_1z = { in_data[75:60], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[24:6], in_data[0] };
  assign celloutsig_0_37z = { celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_15z[8:5], celloutsig_0_10z, celloutsig_0_15z[3:2], celloutsig_0_8z, celloutsig_0_15z[0], celloutsig_0_33z } * { celloutsig_0_14z[7:6], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_15z[8:5], celloutsig_0_10z, celloutsig_0_15z[3:2], celloutsig_0_8z, celloutsig_0_15z[0], celloutsig_0_33z };
  assign celloutsig_0_54z = celloutsig_0_24z ? { in_data[69:67], celloutsig_0_43z } : { celloutsig_0_2z, celloutsig_0_42z, celloutsig_0_31z, celloutsig_0_7z };
  assign celloutsig_0_6z = celloutsig_0_3z ? celloutsig_0_1z[20:14] : celloutsig_0_1z[17:11];
  assign celloutsig_0_14z = in_data[9] ? { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_3z } : { celloutsig_0_6z[6:3], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z };
  assign { celloutsig_0_15z[8:5], celloutsig_0_15z[3:2], celloutsig_0_15z[0] } = celloutsig_0_12z ? { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z } : { celloutsig_0_0z, celloutsig_0_8z, 1'h0, celloutsig_0_0z, celloutsig_0_8z, 1'h0, celloutsig_0_3z };
  assign celloutsig_1_4z = in_data[137:134] != { celloutsig_1_0z[5:4], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_25z = { celloutsig_0_1z[5:4], celloutsig_0_4z, celloutsig_0_5z } != { celloutsig_0_10z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_26z = { _03_[16:9], _02_, _03_[7:0], celloutsig_0_25z } !== { _03_[17:9], _02_, _03_[7:0] };
  assign celloutsig_1_0z = in_data[173:151] | in_data[133:111];
  assign celloutsig_1_2z = & in_data[148:137];
  assign celloutsig_0_7z = & { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z[9:8] };
  assign celloutsig_0_9z = & { celloutsig_0_8z, celloutsig_0_5z, in_data[2:0], celloutsig_0_0z };
  assign celloutsig_0_3z = | { celloutsig_0_2z, in_data[25:7] };
  assign celloutsig_0_43z = | { celloutsig_0_35z, celloutsig_0_19z[11:2] };
  assign celloutsig_0_4z = ~^ celloutsig_0_1z[6:2];
  assign celloutsig_1_3z = in_data[124:121] >> { celloutsig_1_0z[10:8], celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_15z[8:5], celloutsig_0_10z, celloutsig_0_15z[3:2], celloutsig_0_8z, celloutsig_0_15z[0] } ^ { celloutsig_0_1z[16:6], celloutsig_0_5z };
  assign celloutsig_0_29z = { celloutsig_0_19z[5:0], celloutsig_0_13z, celloutsig_0_26z } ^ { _03_[20:19], _05_[4], _01_, _05_[2:0], celloutsig_0_10z };
  assign celloutsig_0_33z = ~((celloutsig_0_25z & celloutsig_0_5z) | celloutsig_0_25z);
  assign celloutsig_0_30z[11:9] = { _02_, _03_[7:6] } ^ { celloutsig_0_29z[6], celloutsig_0_18z, celloutsig_0_24z };
  assign { celloutsig_0_32z[12:10], celloutsig_0_32z[18:13], celloutsig_0_32z[0] } = { celloutsig_0_30z[11:9], celloutsig_0_29z[6:1], celloutsig_0_8z } | { celloutsig_0_21z, celloutsig_0_15z[8:7], celloutsig_0_19z[8:3], celloutsig_0_24z };
  assign _03_[8] = _02_;
  assign _04_[4] = _00_;
  assign _05_[3] = _01_;
  assign { celloutsig_0_15z[4], celloutsig_0_15z[1] } = { celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_30z[8:0] = 9'h000;
  assign celloutsig_0_32z[9:1] = { celloutsig_0_15z[6:5], celloutsig_0_10z, celloutsig_0_15z[3:2], celloutsig_0_8z, celloutsig_0_15z[0], celloutsig_0_3z, celloutsig_0_11z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
