// Seed: 640189821
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_5, id_6, id_7, id_8, id_9;
  always id_5 <= 1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output tri0  id_0,
    output logic id_1,
    output wand  id_2,
    input  logic id_3,
    input  tri1  id_4,
    input  wand  id_5
);
  always id_0 = 1;
  wire id_7;
  always begin
    id_1 <= id_3;
  end
  wire id_8;
  module_0(
      id_8, id_7, id_7, id_8
  );
endmodule
