// Seed: 2060470012
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wire id_3,
    output uwire id_4,
    input tri id_5,
    input tri id_6,
    output wand id_7
);
  wire id_9;
  id_10(
      1, 1, 1
  );
  wire id_11;
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output wire id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input tri id_8,
    input supply0 id_9,
    input uwire id_10,
    output tri id_11,
    output uwire id_12,
    input wor id_13,
    output tri1 id_14,
    output uwire id_15,
    input tri1 id_16,
    input tri1 id_17
);
  genvar id_19;
  module_0(
      id_4, id_10, id_6, id_5, id_3, id_6, id_4, id_14
  );
  assign id_3 = 1 == 1;
  id_20(
      .id_0(1), .id_1(1), .id_2(1 == 1)
  );
endmodule
