// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_21 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_384_p2;
reg   [0:0] icmp_ln86_reg_1372;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1372_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1372_pp0_iter3_reg;
wire   [0:0] icmp_ln86_542_fu_390_p2;
reg   [0:0] icmp_ln86_542_reg_1383;
wire   [0:0] icmp_ln86_543_fu_396_p2;
reg   [0:0] icmp_ln86_543_reg_1388;
reg   [0:0] icmp_ln86_543_reg_1388_pp0_iter1_reg;
reg   [0:0] icmp_ln86_543_reg_1388_pp0_iter2_reg;
wire   [0:0] icmp_ln86_544_fu_402_p2;
reg   [0:0] icmp_ln86_544_reg_1394;
wire   [0:0] icmp_ln86_545_fu_408_p2;
reg   [0:0] icmp_ln86_545_reg_1400;
reg   [0:0] icmp_ln86_545_reg_1400_pp0_iter1_reg;
wire   [0:0] icmp_ln86_546_fu_414_p2;
reg   [0:0] icmp_ln86_546_reg_1406;
reg   [0:0] icmp_ln86_546_reg_1406_pp0_iter1_reg;
reg   [0:0] icmp_ln86_546_reg_1406_pp0_iter2_reg;
reg   [0:0] icmp_ln86_546_reg_1406_pp0_iter3_reg;
wire   [0:0] icmp_ln86_547_fu_420_p2;
reg   [0:0] icmp_ln86_547_reg_1412;
reg   [0:0] icmp_ln86_547_reg_1412_pp0_iter1_reg;
reg   [0:0] icmp_ln86_547_reg_1412_pp0_iter2_reg;
reg   [0:0] icmp_ln86_547_reg_1412_pp0_iter3_reg;
wire   [0:0] icmp_ln86_548_fu_426_p2;
reg   [0:0] icmp_ln86_548_reg_1418;
wire   [0:0] icmp_ln86_549_fu_432_p2;
reg   [0:0] icmp_ln86_549_reg_1424;
reg   [0:0] icmp_ln86_549_reg_1424_pp0_iter1_reg;
wire   [0:0] icmp_ln86_550_fu_438_p2;
reg   [0:0] icmp_ln86_550_reg_1430;
reg   [0:0] icmp_ln86_550_reg_1430_pp0_iter1_reg;
reg   [0:0] icmp_ln86_550_reg_1430_pp0_iter2_reg;
wire   [0:0] icmp_ln86_551_fu_444_p2;
reg   [0:0] icmp_ln86_551_reg_1436;
reg   [0:0] icmp_ln86_551_reg_1436_pp0_iter1_reg;
reg   [0:0] icmp_ln86_551_reg_1436_pp0_iter2_reg;
reg   [0:0] icmp_ln86_551_reg_1436_pp0_iter3_reg;
wire   [0:0] icmp_ln86_552_fu_450_p2;
reg   [0:0] icmp_ln86_552_reg_1442;
reg   [0:0] icmp_ln86_552_reg_1442_pp0_iter1_reg;
reg   [0:0] icmp_ln86_552_reg_1442_pp0_iter2_reg;
reg   [0:0] icmp_ln86_552_reg_1442_pp0_iter3_reg;
wire   [0:0] icmp_ln86_553_fu_456_p2;
reg   [0:0] icmp_ln86_553_reg_1448;
reg   [0:0] icmp_ln86_553_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_553_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_553_reg_1448_pp0_iter3_reg;
reg   [0:0] icmp_ln86_553_reg_1448_pp0_iter4_reg;
wire   [0:0] icmp_ln86_554_fu_462_p2;
reg   [0:0] icmp_ln86_554_reg_1454;
reg   [0:0] icmp_ln86_554_reg_1454_pp0_iter1_reg;
reg   [0:0] icmp_ln86_554_reg_1454_pp0_iter2_reg;
reg   [0:0] icmp_ln86_554_reg_1454_pp0_iter3_reg;
reg   [0:0] icmp_ln86_554_reg_1454_pp0_iter4_reg;
reg   [0:0] icmp_ln86_554_reg_1454_pp0_iter5_reg;
wire   [0:0] icmp_ln86_555_fu_468_p2;
reg   [0:0] icmp_ln86_555_reg_1460;
reg   [0:0] icmp_ln86_555_reg_1460_pp0_iter1_reg;
reg   [0:0] icmp_ln86_555_reg_1460_pp0_iter2_reg;
reg   [0:0] icmp_ln86_555_reg_1460_pp0_iter3_reg;
reg   [0:0] icmp_ln86_555_reg_1460_pp0_iter4_reg;
reg   [0:0] icmp_ln86_555_reg_1460_pp0_iter5_reg;
reg   [0:0] icmp_ln86_555_reg_1460_pp0_iter6_reg;
wire   [0:0] icmp_ln86_556_fu_474_p2;
reg   [0:0] icmp_ln86_556_reg_1466;
reg   [0:0] icmp_ln86_556_reg_1466_pp0_iter1_reg;
wire   [0:0] icmp_ln86_557_fu_480_p2;
reg   [0:0] icmp_ln86_557_reg_1471;
wire   [0:0] icmp_ln86_558_fu_486_p2;
reg   [0:0] icmp_ln86_558_reg_1476;
reg   [0:0] icmp_ln86_558_reg_1476_pp0_iter1_reg;
wire   [0:0] icmp_ln86_559_fu_492_p2;
reg   [0:0] icmp_ln86_559_reg_1481;
reg   [0:0] icmp_ln86_559_reg_1481_pp0_iter1_reg;
wire   [0:0] icmp_ln86_560_fu_498_p2;
reg   [0:0] icmp_ln86_560_reg_1486;
reg   [0:0] icmp_ln86_560_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_560_reg_1486_pp0_iter2_reg;
wire   [0:0] icmp_ln86_561_fu_504_p2;
reg   [0:0] icmp_ln86_561_reg_1491;
reg   [0:0] icmp_ln86_561_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_561_reg_1491_pp0_iter2_reg;
wire   [0:0] icmp_ln86_562_fu_510_p2;
reg   [0:0] icmp_ln86_562_reg_1496;
reg   [0:0] icmp_ln86_562_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_562_reg_1496_pp0_iter2_reg;
wire   [0:0] icmp_ln86_563_fu_516_p2;
reg   [0:0] icmp_ln86_563_reg_1501;
reg   [0:0] icmp_ln86_563_reg_1501_pp0_iter1_reg;
reg   [0:0] icmp_ln86_563_reg_1501_pp0_iter2_reg;
reg   [0:0] icmp_ln86_563_reg_1501_pp0_iter3_reg;
wire   [0:0] icmp_ln86_564_fu_522_p2;
reg   [0:0] icmp_ln86_564_reg_1506;
reg   [0:0] icmp_ln86_564_reg_1506_pp0_iter1_reg;
reg   [0:0] icmp_ln86_564_reg_1506_pp0_iter2_reg;
reg   [0:0] icmp_ln86_564_reg_1506_pp0_iter3_reg;
wire   [0:0] icmp_ln86_565_fu_528_p2;
reg   [0:0] icmp_ln86_565_reg_1511;
reg   [0:0] icmp_ln86_565_reg_1511_pp0_iter1_reg;
reg   [0:0] icmp_ln86_565_reg_1511_pp0_iter2_reg;
reg   [0:0] icmp_ln86_565_reg_1511_pp0_iter3_reg;
wire   [0:0] icmp_ln86_566_fu_534_p2;
reg   [0:0] icmp_ln86_566_reg_1516;
reg   [0:0] icmp_ln86_566_reg_1516_pp0_iter1_reg;
reg   [0:0] icmp_ln86_566_reg_1516_pp0_iter2_reg;
reg   [0:0] icmp_ln86_566_reg_1516_pp0_iter3_reg;
reg   [0:0] icmp_ln86_566_reg_1516_pp0_iter4_reg;
wire   [0:0] icmp_ln86_567_fu_540_p2;
reg   [0:0] icmp_ln86_567_reg_1521;
reg   [0:0] icmp_ln86_567_reg_1521_pp0_iter1_reg;
reg   [0:0] icmp_ln86_567_reg_1521_pp0_iter2_reg;
reg   [0:0] icmp_ln86_567_reg_1521_pp0_iter3_reg;
reg   [0:0] icmp_ln86_567_reg_1521_pp0_iter4_reg;
wire   [0:0] icmp_ln86_568_fu_546_p2;
reg   [0:0] icmp_ln86_568_reg_1526;
reg   [0:0] icmp_ln86_568_reg_1526_pp0_iter1_reg;
reg   [0:0] icmp_ln86_568_reg_1526_pp0_iter2_reg;
reg   [0:0] icmp_ln86_568_reg_1526_pp0_iter3_reg;
reg   [0:0] icmp_ln86_568_reg_1526_pp0_iter4_reg;
wire   [0:0] icmp_ln86_569_fu_552_p2;
reg   [0:0] icmp_ln86_569_reg_1531;
reg   [0:0] icmp_ln86_569_reg_1531_pp0_iter1_reg;
reg   [0:0] icmp_ln86_569_reg_1531_pp0_iter2_reg;
reg   [0:0] icmp_ln86_569_reg_1531_pp0_iter3_reg;
reg   [0:0] icmp_ln86_569_reg_1531_pp0_iter4_reg;
reg   [0:0] icmp_ln86_569_reg_1531_pp0_iter5_reg;
wire   [0:0] icmp_ln86_570_fu_558_p2;
reg   [0:0] icmp_ln86_570_reg_1536;
reg   [0:0] icmp_ln86_570_reg_1536_pp0_iter1_reg;
reg   [0:0] icmp_ln86_570_reg_1536_pp0_iter2_reg;
reg   [0:0] icmp_ln86_570_reg_1536_pp0_iter3_reg;
reg   [0:0] icmp_ln86_570_reg_1536_pp0_iter4_reg;
reg   [0:0] icmp_ln86_570_reg_1536_pp0_iter5_reg;
wire   [0:0] icmp_ln86_571_fu_564_p2;
reg   [0:0] icmp_ln86_571_reg_1541;
reg   [0:0] icmp_ln86_571_reg_1541_pp0_iter1_reg;
reg   [0:0] icmp_ln86_571_reg_1541_pp0_iter2_reg;
reg   [0:0] icmp_ln86_571_reg_1541_pp0_iter3_reg;
reg   [0:0] icmp_ln86_571_reg_1541_pp0_iter4_reg;
reg   [0:0] icmp_ln86_571_reg_1541_pp0_iter5_reg;
reg   [0:0] icmp_ln86_571_reg_1541_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_570_p2;
reg   [0:0] and_ln102_reg_1546;
reg   [0:0] and_ln102_reg_1546_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1546_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_581_p2;
reg   [0:0] and_ln104_reg_1556;
wire   [0:0] and_ln102_522_fu_586_p2;
reg   [0:0] and_ln102_522_reg_1562;
wire   [0:0] and_ln104_109_fu_595_p2;
reg   [0:0] and_ln104_109_reg_1569;
wire   [0:0] and_ln102_526_fu_600_p2;
reg   [0:0] and_ln102_526_reg_1574;
wire   [0:0] and_ln102_527_fu_610_p2;
reg   [0:0] and_ln102_527_reg_1580;
wire   [0:0] or_ln117_fu_626_p2;
reg   [0:0] or_ln117_reg_1586;
wire   [0:0] xor_ln104_fu_632_p2;
reg   [0:0] xor_ln104_reg_1591;
wire   [0:0] and_ln102_523_fu_637_p2;
reg   [0:0] and_ln102_523_reg_1597;
wire   [0:0] and_ln104_110_fu_646_p2;
reg   [0:0] and_ln104_110_reg_1603;
reg   [0:0] and_ln104_110_reg_1603_pp0_iter3_reg;
wire   [0:0] and_ln102_528_fu_656_p2;
reg   [0:0] and_ln102_528_reg_1609;
wire   [3:0] select_ln117_532_fu_757_p3;
reg   [3:0] select_ln117_532_reg_1614;
wire   [0:0] or_ln117_510_fu_764_p2;
reg   [0:0] or_ln117_510_reg_1619;
wire   [0:0] and_ln102_521_fu_769_p2;
reg   [0:0] and_ln102_521_reg_1625;
wire   [0:0] and_ln104_108_fu_778_p2;
reg   [0:0] and_ln104_108_reg_1631;
wire   [0:0] and_ln102_524_fu_783_p2;
reg   [0:0] and_ln102_524_reg_1637;
wire   [0:0] and_ln102_530_fu_797_p2;
reg   [0:0] and_ln102_530_reg_1643;
wire   [0:0] or_ln117_514_fu_871_p2;
reg   [0:0] or_ln117_514_reg_1649;
wire   [3:0] select_ln117_538_fu_885_p3;
reg   [3:0] select_ln117_538_reg_1654;
wire   [0:0] and_ln104_111_fu_898_p2;
reg   [0:0] and_ln104_111_reg_1659;
wire   [0:0] and_ln102_525_fu_903_p2;
reg   [0:0] and_ln102_525_reg_1664;
reg   [0:0] and_ln102_525_reg_1664_pp0_iter5_reg;
wire   [0:0] and_ln104_112_fu_912_p2;
reg   [0:0] and_ln104_112_reg_1671;
reg   [0:0] and_ln104_112_reg_1671_pp0_iter5_reg;
reg   [0:0] and_ln104_112_reg_1671_pp0_iter6_reg;
wire   [0:0] and_ln102_531_fu_927_p2;
reg   [0:0] and_ln102_531_reg_1677;
wire   [0:0] or_ln117_519_fu_1010_p2;
reg   [0:0] or_ln117_519_reg_1682;
wire   [4:0] select_ln117_544_fu_1022_p3;
reg   [4:0] select_ln117_544_reg_1687;
wire   [0:0] or_ln117_521_fu_1030_p2;
reg   [0:0] or_ln117_521_reg_1692;
wire   [0:0] or_ln117_523_fu_1036_p2;
reg   [0:0] or_ln117_523_reg_1698;
reg   [0:0] or_ln117_523_reg_1698_pp0_iter5_reg;
wire   [0:0] or_ln117_525_fu_1112_p2;
reg   [0:0] or_ln117_525_reg_1706;
wire   [4:0] select_ln117_550_fu_1125_p3;
reg   [4:0] select_ln117_550_reg_1711;
wire   [0:0] or_ln117_529_fu_1187_p2;
reg   [0:0] or_ln117_529_reg_1716;
wire   [4:0] select_ln117_554_fu_1201_p3;
reg   [4:0] select_ln117_554_reg_1721;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_262_fu_576_p2;
wire   [0:0] xor_ln104_264_fu_590_p2;
wire   [0:0] xor_ln104_268_fu_605_p2;
wire   [0:0] and_ln102_550_fu_615_p2;
wire   [0:0] and_ln102_535_fu_620_p2;
wire   [0:0] xor_ln104_265_fu_641_p2;
wire   [0:0] xor_ln104_269_fu_651_p2;
wire   [0:0] and_ln102_551_fu_669_p2;
wire   [0:0] and_ln102_534_fu_661_p2;
wire   [0:0] xor_ln117_fu_679_p2;
wire   [1:0] zext_ln117_fu_685_p1;
wire   [1:0] select_ln117_fu_689_p3;
wire   [1:0] select_ln117_527_fu_696_p3;
wire   [0:0] and_ln102_536_fu_665_p2;
wire   [2:0] zext_ln117_60_fu_703_p1;
wire   [0:0] or_ln117_506_fu_707_p2;
wire   [2:0] select_ln117_528_fu_712_p3;
wire   [0:0] or_ln117_507_fu_719_p2;
wire   [0:0] and_ln102_537_fu_674_p2;
wire   [2:0] select_ln117_529_fu_723_p3;
wire   [0:0] or_ln117_508_fu_731_p2;
wire   [2:0] select_ln117_530_fu_737_p3;
wire   [2:0] select_ln117_531_fu_745_p3;
wire   [3:0] zext_ln117_61_fu_753_p1;
wire   [0:0] xor_ln104_263_fu_773_p2;
wire   [0:0] xor_ln104_270_fu_788_p2;
wire   [0:0] and_ln102_552_fu_806_p2;
wire   [0:0] and_ln102_529_fu_793_p2;
wire   [0:0] and_ln102_538_fu_802_p2;
wire   [0:0] or_ln117_509_fu_821_p2;
wire   [0:0] and_ln102_539_fu_811_p2;
wire   [3:0] select_ln117_533_fu_826_p3;
wire   [0:0] or_ln117_511_fu_833_p2;
wire   [3:0] select_ln117_534_fu_838_p3;
wire   [0:0] or_ln117_512_fu_845_p2;
wire   [0:0] and_ln102_540_fu_816_p2;
wire   [3:0] select_ln117_535_fu_849_p3;
wire   [0:0] or_ln117_513_fu_857_p2;
wire   [3:0] select_ln117_536_fu_863_p3;
wire   [3:0] select_ln117_537_fu_877_p3;
wire   [0:0] xor_ln104_266_fu_893_p2;
wire   [0:0] xor_ln104_267_fu_907_p2;
wire   [0:0] xor_ln104_271_fu_917_p2;
wire   [0:0] and_ln102_553_fu_932_p2;
wire   [0:0] xor_ln104_272_fu_922_p2;
wire   [0:0] and_ln102_554_fu_946_p2;
wire   [0:0] and_ln102_541_fu_937_p2;
wire   [0:0] or_ln117_515_fu_956_p2;
wire   [3:0] select_ln117_539_fu_961_p3;
wire   [0:0] and_ln102_542_fu_942_p2;
wire   [4:0] zext_ln117_62_fu_968_p1;
wire   [0:0] or_ln117_516_fu_972_p2;
wire   [4:0] select_ln117_540_fu_977_p3;
wire   [0:0] or_ln117_517_fu_984_p2;
wire   [0:0] and_ln102_543_fu_951_p2;
wire   [4:0] select_ln117_541_fu_988_p3;
wire   [0:0] or_ln117_518_fu_996_p2;
wire   [4:0] select_ln117_542_fu_1002_p3;
wire   [4:0] select_ln117_543_fu_1014_p3;
wire   [0:0] xor_ln104_273_fu_1040_p2;
wire   [0:0] and_ln102_555_fu_1053_p2;
wire   [0:0] and_ln102_532_fu_1045_p2;
wire   [0:0] and_ln102_544_fu_1049_p2;
wire   [0:0] or_ln117_520_fu_1068_p2;
wire   [0:0] and_ln102_545_fu_1058_p2;
wire   [4:0] select_ln117_545_fu_1073_p3;
wire   [0:0] or_ln117_522_fu_1080_p2;
wire   [4:0] select_ln117_546_fu_1085_p3;
wire   [0:0] and_ln102_546_fu_1063_p2;
wire   [4:0] select_ln117_547_fu_1092_p3;
wire   [0:0] or_ln117_524_fu_1100_p2;
wire   [4:0] select_ln117_548_fu_1105_p3;
wire   [4:0] select_ln117_549_fu_1117_p3;
wire   [0:0] xor_ln104_274_fu_1133_p2;
wire   [0:0] and_ln102_556_fu_1142_p2;
wire   [0:0] and_ln102_533_fu_1138_p2;
wire   [0:0] and_ln102_547_fu_1147_p2;
wire   [0:0] or_ln117_526_fu_1157_p2;
wire   [0:0] or_ln117_527_fu_1162_p2;
wire   [0:0] and_ln102_548_fu_1152_p2;
wire   [4:0] select_ln117_551_fu_1166_p3;
wire   [0:0] or_ln117_528_fu_1173_p2;
wire   [4:0] select_ln117_552_fu_1179_p3;
wire   [4:0] select_ln117_553_fu_1193_p3;
wire   [0:0] xor_ln104_275_fu_1209_p2;
wire   [0:0] and_ln102_557_fu_1214_p2;
wire   [0:0] and_ln102_549_fu_1219_p2;
wire   [0:0] or_ln117_530_fu_1224_p2;
wire   [10:0] agg_result_fu_1236_p65;
wire   [4:0] agg_result_fu_1236_p66;
wire   [10:0] agg_result_fu_1236_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
wire   [4:0] agg_result_fu_1236_p1;
wire   [4:0] agg_result_fu_1236_p3;
wire   [4:0] agg_result_fu_1236_p5;
wire   [4:0] agg_result_fu_1236_p7;
wire   [4:0] agg_result_fu_1236_p9;
wire   [4:0] agg_result_fu_1236_p11;
wire   [4:0] agg_result_fu_1236_p13;
wire   [4:0] agg_result_fu_1236_p15;
wire   [4:0] agg_result_fu_1236_p17;
wire   [4:0] agg_result_fu_1236_p19;
wire   [4:0] agg_result_fu_1236_p21;
wire   [4:0] agg_result_fu_1236_p23;
wire   [4:0] agg_result_fu_1236_p25;
wire   [4:0] agg_result_fu_1236_p27;
wire   [4:0] agg_result_fu_1236_p29;
wire   [4:0] agg_result_fu_1236_p31;
wire  signed [4:0] agg_result_fu_1236_p33;
wire  signed [4:0] agg_result_fu_1236_p35;
wire  signed [4:0] agg_result_fu_1236_p37;
wire  signed [4:0] agg_result_fu_1236_p39;
wire  signed [4:0] agg_result_fu_1236_p41;
wire  signed [4:0] agg_result_fu_1236_p43;
wire  signed [4:0] agg_result_fu_1236_p45;
wire  signed [4:0] agg_result_fu_1236_p47;
wire  signed [4:0] agg_result_fu_1236_p49;
wire  signed [4:0] agg_result_fu_1236_p51;
wire  signed [4:0] agg_result_fu_1236_p53;
wire  signed [4:0] agg_result_fu_1236_p55;
wire  signed [4:0] agg_result_fu_1236_p57;
wire  signed [4:0] agg_result_fu_1236_p59;
wire  signed [4:0] agg_result_fu_1236_p61;
wire  signed [4:0] agg_result_fu_1236_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_U297(
    .din0(11'd1619),
    .din1(11'd164),
    .din2(11'd1569),
    .din3(11'd1898),
    .din4(11'd139),
    .din5(11'd1822),
    .din6(11'd1599),
    .din7(11'd1735),
    .din8(11'd283),
    .din9(11'd1873),
    .din10(11'd1806),
    .din11(11'd541),
    .din12(11'd523),
    .din13(11'd1883),
    .din14(11'd2024),
    .din15(11'd1520),
    .din16(11'd1202),
    .din17(11'd1476),
    .din18(11'd268),
    .din19(11'd1604),
    .din20(11'd561),
    .din21(11'd1860),
    .din22(11'd1813),
    .din23(11'd1538),
    .din24(11'd1496),
    .din25(11'd287),
    .din26(11'd1539),
    .din27(11'd39),
    .din28(11'd663),
    .din29(11'd1660),
    .din30(11'd1503),
    .din31(11'd195),
    .def(agg_result_fu_1236_p65),
    .sel(agg_result_fu_1236_p66),
    .dout(agg_result_fu_1236_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_521_reg_1625 <= and_ln102_521_fu_769_p2;
        and_ln102_522_reg_1562 <= and_ln102_522_fu_586_p2;
        and_ln102_523_reg_1597 <= and_ln102_523_fu_637_p2;
        and_ln102_524_reg_1637 <= and_ln102_524_fu_783_p2;
        and_ln102_525_reg_1664 <= and_ln102_525_fu_903_p2;
        and_ln102_525_reg_1664_pp0_iter5_reg <= and_ln102_525_reg_1664;
        and_ln102_526_reg_1574 <= and_ln102_526_fu_600_p2;
        and_ln102_527_reg_1580 <= and_ln102_527_fu_610_p2;
        and_ln102_528_reg_1609 <= and_ln102_528_fu_656_p2;
        and_ln102_530_reg_1643 <= and_ln102_530_fu_797_p2;
        and_ln102_531_reg_1677 <= and_ln102_531_fu_927_p2;
        and_ln102_reg_1546 <= and_ln102_fu_570_p2;
        and_ln102_reg_1546_pp0_iter1_reg <= and_ln102_reg_1546;
        and_ln102_reg_1546_pp0_iter2_reg <= and_ln102_reg_1546_pp0_iter1_reg;
        and_ln104_108_reg_1631 <= and_ln104_108_fu_778_p2;
        and_ln104_109_reg_1569 <= and_ln104_109_fu_595_p2;
        and_ln104_110_reg_1603 <= and_ln104_110_fu_646_p2;
        and_ln104_110_reg_1603_pp0_iter3_reg <= and_ln104_110_reg_1603;
        and_ln104_111_reg_1659 <= and_ln104_111_fu_898_p2;
        and_ln104_112_reg_1671 <= and_ln104_112_fu_912_p2;
        and_ln104_112_reg_1671_pp0_iter5_reg <= and_ln104_112_reg_1671;
        and_ln104_112_reg_1671_pp0_iter6_reg <= and_ln104_112_reg_1671_pp0_iter5_reg;
        and_ln104_reg_1556 <= and_ln104_fu_581_p2;
        icmp_ln86_542_reg_1383 <= icmp_ln86_542_fu_390_p2;
        icmp_ln86_543_reg_1388 <= icmp_ln86_543_fu_396_p2;
        icmp_ln86_543_reg_1388_pp0_iter1_reg <= icmp_ln86_543_reg_1388;
        icmp_ln86_543_reg_1388_pp0_iter2_reg <= icmp_ln86_543_reg_1388_pp0_iter1_reg;
        icmp_ln86_544_reg_1394 <= icmp_ln86_544_fu_402_p2;
        icmp_ln86_545_reg_1400 <= icmp_ln86_545_fu_408_p2;
        icmp_ln86_545_reg_1400_pp0_iter1_reg <= icmp_ln86_545_reg_1400;
        icmp_ln86_546_reg_1406 <= icmp_ln86_546_fu_414_p2;
        icmp_ln86_546_reg_1406_pp0_iter1_reg <= icmp_ln86_546_reg_1406;
        icmp_ln86_546_reg_1406_pp0_iter2_reg <= icmp_ln86_546_reg_1406_pp0_iter1_reg;
        icmp_ln86_546_reg_1406_pp0_iter3_reg <= icmp_ln86_546_reg_1406_pp0_iter2_reg;
        icmp_ln86_547_reg_1412 <= icmp_ln86_547_fu_420_p2;
        icmp_ln86_547_reg_1412_pp0_iter1_reg <= icmp_ln86_547_reg_1412;
        icmp_ln86_547_reg_1412_pp0_iter2_reg <= icmp_ln86_547_reg_1412_pp0_iter1_reg;
        icmp_ln86_547_reg_1412_pp0_iter3_reg <= icmp_ln86_547_reg_1412_pp0_iter2_reg;
        icmp_ln86_548_reg_1418 <= icmp_ln86_548_fu_426_p2;
        icmp_ln86_549_reg_1424 <= icmp_ln86_549_fu_432_p2;
        icmp_ln86_549_reg_1424_pp0_iter1_reg <= icmp_ln86_549_reg_1424;
        icmp_ln86_550_reg_1430 <= icmp_ln86_550_fu_438_p2;
        icmp_ln86_550_reg_1430_pp0_iter1_reg <= icmp_ln86_550_reg_1430;
        icmp_ln86_550_reg_1430_pp0_iter2_reg <= icmp_ln86_550_reg_1430_pp0_iter1_reg;
        icmp_ln86_551_reg_1436 <= icmp_ln86_551_fu_444_p2;
        icmp_ln86_551_reg_1436_pp0_iter1_reg <= icmp_ln86_551_reg_1436;
        icmp_ln86_551_reg_1436_pp0_iter2_reg <= icmp_ln86_551_reg_1436_pp0_iter1_reg;
        icmp_ln86_551_reg_1436_pp0_iter3_reg <= icmp_ln86_551_reg_1436_pp0_iter2_reg;
        icmp_ln86_552_reg_1442 <= icmp_ln86_552_fu_450_p2;
        icmp_ln86_552_reg_1442_pp0_iter1_reg <= icmp_ln86_552_reg_1442;
        icmp_ln86_552_reg_1442_pp0_iter2_reg <= icmp_ln86_552_reg_1442_pp0_iter1_reg;
        icmp_ln86_552_reg_1442_pp0_iter3_reg <= icmp_ln86_552_reg_1442_pp0_iter2_reg;
        icmp_ln86_553_reg_1448 <= icmp_ln86_553_fu_456_p2;
        icmp_ln86_553_reg_1448_pp0_iter1_reg <= icmp_ln86_553_reg_1448;
        icmp_ln86_553_reg_1448_pp0_iter2_reg <= icmp_ln86_553_reg_1448_pp0_iter1_reg;
        icmp_ln86_553_reg_1448_pp0_iter3_reg <= icmp_ln86_553_reg_1448_pp0_iter2_reg;
        icmp_ln86_553_reg_1448_pp0_iter4_reg <= icmp_ln86_553_reg_1448_pp0_iter3_reg;
        icmp_ln86_554_reg_1454 <= icmp_ln86_554_fu_462_p2;
        icmp_ln86_554_reg_1454_pp0_iter1_reg <= icmp_ln86_554_reg_1454;
        icmp_ln86_554_reg_1454_pp0_iter2_reg <= icmp_ln86_554_reg_1454_pp0_iter1_reg;
        icmp_ln86_554_reg_1454_pp0_iter3_reg <= icmp_ln86_554_reg_1454_pp0_iter2_reg;
        icmp_ln86_554_reg_1454_pp0_iter4_reg <= icmp_ln86_554_reg_1454_pp0_iter3_reg;
        icmp_ln86_554_reg_1454_pp0_iter5_reg <= icmp_ln86_554_reg_1454_pp0_iter4_reg;
        icmp_ln86_555_reg_1460 <= icmp_ln86_555_fu_468_p2;
        icmp_ln86_555_reg_1460_pp0_iter1_reg <= icmp_ln86_555_reg_1460;
        icmp_ln86_555_reg_1460_pp0_iter2_reg <= icmp_ln86_555_reg_1460_pp0_iter1_reg;
        icmp_ln86_555_reg_1460_pp0_iter3_reg <= icmp_ln86_555_reg_1460_pp0_iter2_reg;
        icmp_ln86_555_reg_1460_pp0_iter4_reg <= icmp_ln86_555_reg_1460_pp0_iter3_reg;
        icmp_ln86_555_reg_1460_pp0_iter5_reg <= icmp_ln86_555_reg_1460_pp0_iter4_reg;
        icmp_ln86_555_reg_1460_pp0_iter6_reg <= icmp_ln86_555_reg_1460_pp0_iter5_reg;
        icmp_ln86_556_reg_1466 <= icmp_ln86_556_fu_474_p2;
        icmp_ln86_556_reg_1466_pp0_iter1_reg <= icmp_ln86_556_reg_1466;
        icmp_ln86_557_reg_1471 <= icmp_ln86_557_fu_480_p2;
        icmp_ln86_558_reg_1476 <= icmp_ln86_558_fu_486_p2;
        icmp_ln86_558_reg_1476_pp0_iter1_reg <= icmp_ln86_558_reg_1476;
        icmp_ln86_559_reg_1481 <= icmp_ln86_559_fu_492_p2;
        icmp_ln86_559_reg_1481_pp0_iter1_reg <= icmp_ln86_559_reg_1481;
        icmp_ln86_560_reg_1486 <= icmp_ln86_560_fu_498_p2;
        icmp_ln86_560_reg_1486_pp0_iter1_reg <= icmp_ln86_560_reg_1486;
        icmp_ln86_560_reg_1486_pp0_iter2_reg <= icmp_ln86_560_reg_1486_pp0_iter1_reg;
        icmp_ln86_561_reg_1491 <= icmp_ln86_561_fu_504_p2;
        icmp_ln86_561_reg_1491_pp0_iter1_reg <= icmp_ln86_561_reg_1491;
        icmp_ln86_561_reg_1491_pp0_iter2_reg <= icmp_ln86_561_reg_1491_pp0_iter1_reg;
        icmp_ln86_562_reg_1496 <= icmp_ln86_562_fu_510_p2;
        icmp_ln86_562_reg_1496_pp0_iter1_reg <= icmp_ln86_562_reg_1496;
        icmp_ln86_562_reg_1496_pp0_iter2_reg <= icmp_ln86_562_reg_1496_pp0_iter1_reg;
        icmp_ln86_563_reg_1501 <= icmp_ln86_563_fu_516_p2;
        icmp_ln86_563_reg_1501_pp0_iter1_reg <= icmp_ln86_563_reg_1501;
        icmp_ln86_563_reg_1501_pp0_iter2_reg <= icmp_ln86_563_reg_1501_pp0_iter1_reg;
        icmp_ln86_563_reg_1501_pp0_iter3_reg <= icmp_ln86_563_reg_1501_pp0_iter2_reg;
        icmp_ln86_564_reg_1506 <= icmp_ln86_564_fu_522_p2;
        icmp_ln86_564_reg_1506_pp0_iter1_reg <= icmp_ln86_564_reg_1506;
        icmp_ln86_564_reg_1506_pp0_iter2_reg <= icmp_ln86_564_reg_1506_pp0_iter1_reg;
        icmp_ln86_564_reg_1506_pp0_iter3_reg <= icmp_ln86_564_reg_1506_pp0_iter2_reg;
        icmp_ln86_565_reg_1511 <= icmp_ln86_565_fu_528_p2;
        icmp_ln86_565_reg_1511_pp0_iter1_reg <= icmp_ln86_565_reg_1511;
        icmp_ln86_565_reg_1511_pp0_iter2_reg <= icmp_ln86_565_reg_1511_pp0_iter1_reg;
        icmp_ln86_565_reg_1511_pp0_iter3_reg <= icmp_ln86_565_reg_1511_pp0_iter2_reg;
        icmp_ln86_566_reg_1516 <= icmp_ln86_566_fu_534_p2;
        icmp_ln86_566_reg_1516_pp0_iter1_reg <= icmp_ln86_566_reg_1516;
        icmp_ln86_566_reg_1516_pp0_iter2_reg <= icmp_ln86_566_reg_1516_pp0_iter1_reg;
        icmp_ln86_566_reg_1516_pp0_iter3_reg <= icmp_ln86_566_reg_1516_pp0_iter2_reg;
        icmp_ln86_566_reg_1516_pp0_iter4_reg <= icmp_ln86_566_reg_1516_pp0_iter3_reg;
        icmp_ln86_567_reg_1521 <= icmp_ln86_567_fu_540_p2;
        icmp_ln86_567_reg_1521_pp0_iter1_reg <= icmp_ln86_567_reg_1521;
        icmp_ln86_567_reg_1521_pp0_iter2_reg <= icmp_ln86_567_reg_1521_pp0_iter1_reg;
        icmp_ln86_567_reg_1521_pp0_iter3_reg <= icmp_ln86_567_reg_1521_pp0_iter2_reg;
        icmp_ln86_567_reg_1521_pp0_iter4_reg <= icmp_ln86_567_reg_1521_pp0_iter3_reg;
        icmp_ln86_568_reg_1526 <= icmp_ln86_568_fu_546_p2;
        icmp_ln86_568_reg_1526_pp0_iter1_reg <= icmp_ln86_568_reg_1526;
        icmp_ln86_568_reg_1526_pp0_iter2_reg <= icmp_ln86_568_reg_1526_pp0_iter1_reg;
        icmp_ln86_568_reg_1526_pp0_iter3_reg <= icmp_ln86_568_reg_1526_pp0_iter2_reg;
        icmp_ln86_568_reg_1526_pp0_iter4_reg <= icmp_ln86_568_reg_1526_pp0_iter3_reg;
        icmp_ln86_569_reg_1531 <= icmp_ln86_569_fu_552_p2;
        icmp_ln86_569_reg_1531_pp0_iter1_reg <= icmp_ln86_569_reg_1531;
        icmp_ln86_569_reg_1531_pp0_iter2_reg <= icmp_ln86_569_reg_1531_pp0_iter1_reg;
        icmp_ln86_569_reg_1531_pp0_iter3_reg <= icmp_ln86_569_reg_1531_pp0_iter2_reg;
        icmp_ln86_569_reg_1531_pp0_iter4_reg <= icmp_ln86_569_reg_1531_pp0_iter3_reg;
        icmp_ln86_569_reg_1531_pp0_iter5_reg <= icmp_ln86_569_reg_1531_pp0_iter4_reg;
        icmp_ln86_570_reg_1536 <= icmp_ln86_570_fu_558_p2;
        icmp_ln86_570_reg_1536_pp0_iter1_reg <= icmp_ln86_570_reg_1536;
        icmp_ln86_570_reg_1536_pp0_iter2_reg <= icmp_ln86_570_reg_1536_pp0_iter1_reg;
        icmp_ln86_570_reg_1536_pp0_iter3_reg <= icmp_ln86_570_reg_1536_pp0_iter2_reg;
        icmp_ln86_570_reg_1536_pp0_iter4_reg <= icmp_ln86_570_reg_1536_pp0_iter3_reg;
        icmp_ln86_570_reg_1536_pp0_iter5_reg <= icmp_ln86_570_reg_1536_pp0_iter4_reg;
        icmp_ln86_571_reg_1541 <= icmp_ln86_571_fu_564_p2;
        icmp_ln86_571_reg_1541_pp0_iter1_reg <= icmp_ln86_571_reg_1541;
        icmp_ln86_571_reg_1541_pp0_iter2_reg <= icmp_ln86_571_reg_1541_pp0_iter1_reg;
        icmp_ln86_571_reg_1541_pp0_iter3_reg <= icmp_ln86_571_reg_1541_pp0_iter2_reg;
        icmp_ln86_571_reg_1541_pp0_iter4_reg <= icmp_ln86_571_reg_1541_pp0_iter3_reg;
        icmp_ln86_571_reg_1541_pp0_iter5_reg <= icmp_ln86_571_reg_1541_pp0_iter4_reg;
        icmp_ln86_571_reg_1541_pp0_iter6_reg <= icmp_ln86_571_reg_1541_pp0_iter5_reg;
        icmp_ln86_reg_1372 <= icmp_ln86_fu_384_p2;
        icmp_ln86_reg_1372_pp0_iter1_reg <= icmp_ln86_reg_1372;
        icmp_ln86_reg_1372_pp0_iter2_reg <= icmp_ln86_reg_1372_pp0_iter1_reg;
        icmp_ln86_reg_1372_pp0_iter3_reg <= icmp_ln86_reg_1372_pp0_iter2_reg;
        or_ln117_510_reg_1619 <= or_ln117_510_fu_764_p2;
        or_ln117_514_reg_1649 <= or_ln117_514_fu_871_p2;
        or_ln117_519_reg_1682 <= or_ln117_519_fu_1010_p2;
        or_ln117_521_reg_1692 <= or_ln117_521_fu_1030_p2;
        or_ln117_523_reg_1698 <= or_ln117_523_fu_1036_p2;
        or_ln117_523_reg_1698_pp0_iter5_reg <= or_ln117_523_reg_1698;
        or_ln117_525_reg_1706 <= or_ln117_525_fu_1112_p2;
        or_ln117_529_reg_1716 <= or_ln117_529_fu_1187_p2;
        or_ln117_reg_1586 <= or_ln117_fu_626_p2;
        select_ln117_532_reg_1614 <= select_ln117_532_fu_757_p3;
        select_ln117_538_reg_1654 <= select_ln117_538_fu_885_p3;
        select_ln117_544_reg_1687 <= select_ln117_544_fu_1022_p3;
        select_ln117_550_reg_1711 <= select_ln117_550_fu_1125_p3;
        select_ln117_554_reg_1721 <= select_ln117_554_fu_1201_p3;
        xor_ln104_reg_1591 <= xor_ln104_fu_632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1236_p65 = 'bx;

assign agg_result_fu_1236_p66 = ((or_ln117_530_fu_1224_p2[0:0] == 1'b1) ? select_ln117_554_reg_1721 : 5'd31);

assign and_ln102_521_fu_769_p2 = (xor_ln104_reg_1591 & icmp_ln86_543_reg_1388_pp0_iter2_reg);

assign and_ln102_522_fu_586_p2 = (icmp_ln86_544_reg_1394 & and_ln102_reg_1546);

assign and_ln102_523_fu_637_p2 = (icmp_ln86_545_reg_1400_pp0_iter1_reg & and_ln104_reg_1556);

assign and_ln102_524_fu_783_p2 = (icmp_ln86_546_reg_1406_pp0_iter2_reg & and_ln102_521_fu_769_p2);

assign and_ln102_525_fu_903_p2 = (icmp_ln86_547_reg_1412_pp0_iter3_reg & and_ln104_108_reg_1631);

assign and_ln102_526_fu_600_p2 = (icmp_ln86_548_reg_1418 & and_ln102_522_fu_586_p2);

assign and_ln102_527_fu_610_p2 = (icmp_ln86_549_reg_1424 & and_ln104_109_fu_595_p2);

assign and_ln102_528_fu_656_p2 = (icmp_ln86_550_reg_1430_pp0_iter1_reg & and_ln102_523_fu_637_p2);

assign and_ln102_529_fu_793_p2 = (icmp_ln86_551_reg_1436_pp0_iter2_reg & and_ln104_110_reg_1603);

assign and_ln102_530_fu_797_p2 = (icmp_ln86_552_reg_1442_pp0_iter2_reg & and_ln102_524_fu_783_p2);

assign and_ln102_531_fu_927_p2 = (icmp_ln86_553_reg_1448_pp0_iter3_reg & and_ln104_111_fu_898_p2);

assign and_ln102_532_fu_1045_p2 = (icmp_ln86_554_reg_1454_pp0_iter4_reg & and_ln102_525_reg_1664);

assign and_ln102_533_fu_1138_p2 = (icmp_ln86_555_reg_1460_pp0_iter5_reg & and_ln104_112_reg_1671_pp0_iter5_reg);

assign and_ln102_534_fu_661_p2 = (icmp_ln86_556_reg_1466_pp0_iter1_reg & and_ln102_526_reg_1574);

assign and_ln102_535_fu_620_p2 = (and_ln102_550_fu_615_p2 & and_ln102_522_fu_586_p2);

assign and_ln102_536_fu_665_p2 = (icmp_ln86_558_reg_1476_pp0_iter1_reg & and_ln102_527_reg_1580);

assign and_ln102_537_fu_674_p2 = (and_ln104_109_reg_1569 & and_ln102_551_fu_669_p2);

assign and_ln102_538_fu_802_p2 = (icmp_ln86_560_reg_1486_pp0_iter2_reg & and_ln102_528_reg_1609);

assign and_ln102_539_fu_811_p2 = (and_ln102_552_fu_806_p2 & and_ln102_523_reg_1597);

assign and_ln102_540_fu_816_p2 = (icmp_ln86_562_reg_1496_pp0_iter2_reg & and_ln102_529_fu_793_p2);

assign and_ln102_541_fu_937_p2 = (and_ln104_110_reg_1603_pp0_iter3_reg & and_ln102_553_fu_932_p2);

assign and_ln102_542_fu_942_p2 = (icmp_ln86_564_reg_1506_pp0_iter3_reg & and_ln102_530_reg_1643);

assign and_ln102_543_fu_951_p2 = (and_ln102_554_fu_946_p2 & and_ln102_524_reg_1637);

assign and_ln102_544_fu_1049_p2 = (icmp_ln86_566_reg_1516_pp0_iter4_reg & and_ln102_531_reg_1677);

assign and_ln102_545_fu_1058_p2 = (and_ln104_111_reg_1659 & and_ln102_555_fu_1053_p2);

assign and_ln102_546_fu_1063_p2 = (icmp_ln86_568_reg_1526_pp0_iter4_reg & and_ln102_532_fu_1045_p2);

assign and_ln102_547_fu_1147_p2 = (and_ln102_556_fu_1142_p2 & and_ln102_525_reg_1664_pp0_iter5_reg);

assign and_ln102_548_fu_1152_p2 = (icmp_ln86_570_reg_1536_pp0_iter5_reg & and_ln102_533_fu_1138_p2);

assign and_ln102_549_fu_1219_p2 = (and_ln104_112_reg_1671_pp0_iter6_reg & and_ln102_557_fu_1214_p2);

assign and_ln102_550_fu_615_p2 = (xor_ln104_268_fu_605_p2 & icmp_ln86_557_reg_1471);

assign and_ln102_551_fu_669_p2 = (xor_ln104_269_fu_651_p2 & icmp_ln86_559_reg_1481_pp0_iter1_reg);

assign and_ln102_552_fu_806_p2 = (xor_ln104_270_fu_788_p2 & icmp_ln86_561_reg_1491_pp0_iter2_reg);

assign and_ln102_553_fu_932_p2 = (xor_ln104_271_fu_917_p2 & icmp_ln86_563_reg_1501_pp0_iter3_reg);

assign and_ln102_554_fu_946_p2 = (xor_ln104_272_fu_922_p2 & icmp_ln86_565_reg_1511_pp0_iter3_reg);

assign and_ln102_555_fu_1053_p2 = (xor_ln104_273_fu_1040_p2 & icmp_ln86_567_reg_1521_pp0_iter4_reg);

assign and_ln102_556_fu_1142_p2 = (xor_ln104_274_fu_1133_p2 & icmp_ln86_569_reg_1531_pp0_iter5_reg);

assign and_ln102_557_fu_1214_p2 = (xor_ln104_275_fu_1209_p2 & icmp_ln86_571_reg_1541_pp0_iter6_reg);

assign and_ln102_fu_570_p2 = (icmp_ln86_fu_384_p2 & icmp_ln86_542_fu_390_p2);

assign and_ln104_108_fu_778_p2 = (xor_ln104_reg_1591 & xor_ln104_263_fu_773_p2);

assign and_ln104_109_fu_595_p2 = (xor_ln104_264_fu_590_p2 & and_ln102_reg_1546);

assign and_ln104_110_fu_646_p2 = (xor_ln104_265_fu_641_p2 & and_ln104_reg_1556);

assign and_ln104_111_fu_898_p2 = (xor_ln104_266_fu_893_p2 & and_ln102_521_reg_1625);

assign and_ln104_112_fu_912_p2 = (xor_ln104_267_fu_907_p2 & and_ln104_108_reg_1631);

assign and_ln104_fu_581_p2 = (xor_ln104_262_fu_576_p2 & icmp_ln86_reg_1372);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1236_p67;

assign icmp_ln86_542_fu_390_p2 = (($signed(p_read18_int_reg) < $signed(18'd85218)) ? 1'b1 : 1'b0);

assign icmp_ln86_543_fu_396_p2 = (($signed(p_read14_int_reg) < $signed(18'd11)) ? 1'b1 : 1'b0);

assign icmp_ln86_544_fu_402_p2 = (($signed(p_read10_int_reg) < $signed(18'd2737)) ? 1'b1 : 1'b0);

assign icmp_ln86_545_fu_408_p2 = (($signed(p_read18_int_reg) < $signed(18'd98216)) ? 1'b1 : 1'b0);

assign icmp_ln86_546_fu_414_p2 = (($signed(p_read17_int_reg) < $signed(18'd87924)) ? 1'b1 : 1'b0);

assign icmp_ln86_547_fu_420_p2 = (($signed(p_read12_int_reg) < $signed(18'd384)) ? 1'b1 : 1'b0);

assign icmp_ln86_548_fu_426_p2 = (($signed(p_read8_int_reg) < $signed(18'd179)) ? 1'b1 : 1'b0);

assign icmp_ln86_549_fu_432_p2 = (($signed(p_read15_int_reg) < $signed(18'd34961)) ? 1'b1 : 1'b0);

assign icmp_ln86_550_fu_438_p2 = (($signed(p_read2_int_reg) < $signed(18'd7416)) ? 1'b1 : 1'b0);

assign icmp_ln86_551_fu_444_p2 = (($signed(p_read3_int_reg) < $signed(18'd670)) ? 1'b1 : 1'b0);

assign icmp_ln86_552_fu_450_p2 = (($signed(p_read1_int_reg) < $signed(18'd239865)) ? 1'b1 : 1'b0);

assign icmp_ln86_553_fu_456_p2 = (($signed(p_read19_int_reg) < $signed(18'd59905)) ? 1'b1 : 1'b0);

assign icmp_ln86_554_fu_462_p2 = (($signed(p_read13_int_reg) < $signed(18'd52)) ? 1'b1 : 1'b0);

assign icmp_ln86_555_fu_468_p2 = (($signed(p_read19_int_reg) < $signed(18'd22017)) ? 1'b1 : 1'b0);

assign icmp_ln86_556_fu_474_p2 = (($signed(p_read1_int_reg) < $signed(18'd183133)) ? 1'b1 : 1'b0);

assign icmp_ln86_557_fu_480_p2 = (($signed(p_read1_int_reg) < $signed(18'd204370)) ? 1'b1 : 1'b0);

assign icmp_ln86_558_fu_486_p2 = (($signed(p_read9_int_reg) < $signed(18'd303)) ? 1'b1 : 1'b0);

assign icmp_ln86_559_fu_492_p2 = (($signed(p_read7_int_reg) < $signed(18'd1407)) ? 1'b1 : 1'b0);

assign icmp_ln86_560_fu_498_p2 = (($signed(p_read19_int_reg) < $signed(18'd65025)) ? 1'b1 : 1'b0);

assign icmp_ln86_561_fu_504_p2 = (($signed(p_read1_int_reg) < $signed(18'd194758)) ? 1'b1 : 1'b0);

assign icmp_ln86_562_fu_510_p2 = (($signed(p_read1_int_reg) < $signed(18'd104927)) ? 1'b1 : 1'b0);

assign icmp_ln86_563_fu_516_p2 = (($signed(p_read1_int_reg) < $signed(18'd41067)) ? 1'b1 : 1'b0);

assign icmp_ln86_564_fu_522_p2 = (($signed(p_read6_int_reg) < $signed(18'd14)) ? 1'b1 : 1'b0);

assign icmp_ln86_565_fu_528_p2 = (($signed(p_read18_int_reg) < $signed(18'd97232)) ? 1'b1 : 1'b0);

assign icmp_ln86_566_fu_534_p2 = (($signed(p_read14_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign icmp_ln86_567_fu_540_p2 = (($signed(p_read11_int_reg) < $signed(18'd8905)) ? 1'b1 : 1'b0);

assign icmp_ln86_568_fu_546_p2 = (($signed(p_read13_int_reg) < $signed(18'd48)) ? 1'b1 : 1'b0);

assign icmp_ln86_569_fu_552_p2 = (($signed(p_read16_int_reg) < $signed(18'd19627)) ? 1'b1 : 1'b0);

assign icmp_ln86_570_fu_558_p2 = (($signed(p_read4_int_reg) < $signed(18'd260113)) ? 1'b1 : 1'b0);

assign icmp_ln86_571_fu_564_p2 = (($signed(p_read17_int_reg) < $signed(18'd91169)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_384_p2 = (($signed(p_read5_int_reg) < $signed(18'd10)) ? 1'b1 : 1'b0);

assign or_ln117_506_fu_707_p2 = (and_ln102_536_fu_665_p2 | and_ln102_522_reg_1562);

assign or_ln117_507_fu_719_p2 = (and_ln102_527_reg_1580 | and_ln102_522_reg_1562);

assign or_ln117_508_fu_731_p2 = (or_ln117_507_fu_719_p2 | and_ln102_537_fu_674_p2);

assign or_ln117_509_fu_821_p2 = (and_ln102_reg_1546_pp0_iter2_reg | and_ln102_538_fu_802_p2);

assign or_ln117_510_fu_764_p2 = (and_ln102_reg_1546_pp0_iter1_reg | and_ln102_528_fu_656_p2);

assign or_ln117_511_fu_833_p2 = (or_ln117_510_reg_1619 | and_ln102_539_fu_811_p2);

assign or_ln117_512_fu_845_p2 = (and_ln102_reg_1546_pp0_iter2_reg | and_ln102_523_reg_1597);

assign or_ln117_513_fu_857_p2 = (or_ln117_512_fu_845_p2 | and_ln102_540_fu_816_p2);

assign or_ln117_514_fu_871_p2 = (or_ln117_512_fu_845_p2 | and_ln102_529_fu_793_p2);

assign or_ln117_515_fu_956_p2 = (or_ln117_514_reg_1649 | and_ln102_541_fu_937_p2);

assign or_ln117_516_fu_972_p2 = (icmp_ln86_reg_1372_pp0_iter3_reg | and_ln102_542_fu_942_p2);

assign or_ln117_517_fu_984_p2 = (icmp_ln86_reg_1372_pp0_iter3_reg | and_ln102_530_reg_1643);

assign or_ln117_518_fu_996_p2 = (or_ln117_517_fu_984_p2 | and_ln102_543_fu_951_p2);

assign or_ln117_519_fu_1010_p2 = (icmp_ln86_reg_1372_pp0_iter3_reg | and_ln102_524_reg_1637);

assign or_ln117_520_fu_1068_p2 = (or_ln117_519_reg_1682 | and_ln102_544_fu_1049_p2);

assign or_ln117_521_fu_1030_p2 = (or_ln117_519_fu_1010_p2 | and_ln102_531_fu_927_p2);

assign or_ln117_522_fu_1080_p2 = (or_ln117_521_reg_1692 | and_ln102_545_fu_1058_p2);

assign or_ln117_523_fu_1036_p2 = (icmp_ln86_reg_1372_pp0_iter3_reg | and_ln102_521_reg_1625);

assign or_ln117_524_fu_1100_p2 = (or_ln117_523_reg_1698 | and_ln102_546_fu_1063_p2);

assign or_ln117_525_fu_1112_p2 = (or_ln117_523_reg_1698 | and_ln102_532_fu_1045_p2);

assign or_ln117_526_fu_1157_p2 = (or_ln117_525_reg_1706 | and_ln102_547_fu_1147_p2);

assign or_ln117_527_fu_1162_p2 = (or_ln117_523_reg_1698_pp0_iter5_reg | and_ln102_525_reg_1664_pp0_iter5_reg);

assign or_ln117_528_fu_1173_p2 = (or_ln117_527_fu_1162_p2 | and_ln102_548_fu_1152_p2);

assign or_ln117_529_fu_1187_p2 = (or_ln117_527_fu_1162_p2 | and_ln102_533_fu_1138_p2);

assign or_ln117_530_fu_1224_p2 = (or_ln117_529_reg_1716 | and_ln102_549_fu_1219_p2);

assign or_ln117_fu_626_p2 = (and_ln102_535_fu_620_p2 | and_ln102_526_fu_600_p2);

assign select_ln117_527_fu_696_p3 = ((or_ln117_reg_1586[0:0] == 1'b1) ? select_ln117_fu_689_p3 : 2'd3);

assign select_ln117_528_fu_712_p3 = ((and_ln102_522_reg_1562[0:0] == 1'b1) ? zext_ln117_60_fu_703_p1 : 3'd4);

assign select_ln117_529_fu_723_p3 = ((or_ln117_506_fu_707_p2[0:0] == 1'b1) ? select_ln117_528_fu_712_p3 : 3'd5);

assign select_ln117_530_fu_737_p3 = ((or_ln117_507_fu_719_p2[0:0] == 1'b1) ? select_ln117_529_fu_723_p3 : 3'd6);

assign select_ln117_531_fu_745_p3 = ((or_ln117_508_fu_731_p2[0:0] == 1'b1) ? select_ln117_530_fu_737_p3 : 3'd7);

assign select_ln117_532_fu_757_p3 = ((and_ln102_reg_1546_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_61_fu_753_p1 : 4'd8);

assign select_ln117_533_fu_826_p3 = ((or_ln117_509_fu_821_p2[0:0] == 1'b1) ? select_ln117_532_reg_1614 : 4'd9);

assign select_ln117_534_fu_838_p3 = ((or_ln117_510_reg_1619[0:0] == 1'b1) ? select_ln117_533_fu_826_p3 : 4'd10);

assign select_ln117_535_fu_849_p3 = ((or_ln117_511_fu_833_p2[0:0] == 1'b1) ? select_ln117_534_fu_838_p3 : 4'd11);

assign select_ln117_536_fu_863_p3 = ((or_ln117_512_fu_845_p2[0:0] == 1'b1) ? select_ln117_535_fu_849_p3 : 4'd12);

assign select_ln117_537_fu_877_p3 = ((or_ln117_513_fu_857_p2[0:0] == 1'b1) ? select_ln117_536_fu_863_p3 : 4'd13);

assign select_ln117_538_fu_885_p3 = ((or_ln117_514_fu_871_p2[0:0] == 1'b1) ? select_ln117_537_fu_877_p3 : 4'd14);

assign select_ln117_539_fu_961_p3 = ((or_ln117_515_fu_956_p2[0:0] == 1'b1) ? select_ln117_538_reg_1654 : 4'd15);

assign select_ln117_540_fu_977_p3 = ((icmp_ln86_reg_1372_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_62_fu_968_p1 : 5'd16);

assign select_ln117_541_fu_988_p3 = ((or_ln117_516_fu_972_p2[0:0] == 1'b1) ? select_ln117_540_fu_977_p3 : 5'd17);

assign select_ln117_542_fu_1002_p3 = ((or_ln117_517_fu_984_p2[0:0] == 1'b1) ? select_ln117_541_fu_988_p3 : 5'd18);

assign select_ln117_543_fu_1014_p3 = ((or_ln117_518_fu_996_p2[0:0] == 1'b1) ? select_ln117_542_fu_1002_p3 : 5'd19);

assign select_ln117_544_fu_1022_p3 = ((or_ln117_519_fu_1010_p2[0:0] == 1'b1) ? select_ln117_543_fu_1014_p3 : 5'd20);

assign select_ln117_545_fu_1073_p3 = ((or_ln117_520_fu_1068_p2[0:0] == 1'b1) ? select_ln117_544_reg_1687 : 5'd21);

assign select_ln117_546_fu_1085_p3 = ((or_ln117_521_reg_1692[0:0] == 1'b1) ? select_ln117_545_fu_1073_p3 : 5'd22);

assign select_ln117_547_fu_1092_p3 = ((or_ln117_522_fu_1080_p2[0:0] == 1'b1) ? select_ln117_546_fu_1085_p3 : 5'd23);

assign select_ln117_548_fu_1105_p3 = ((or_ln117_523_reg_1698[0:0] == 1'b1) ? select_ln117_547_fu_1092_p3 : 5'd24);

assign select_ln117_549_fu_1117_p3 = ((or_ln117_524_fu_1100_p2[0:0] == 1'b1) ? select_ln117_548_fu_1105_p3 : 5'd25);

assign select_ln117_550_fu_1125_p3 = ((or_ln117_525_fu_1112_p2[0:0] == 1'b1) ? select_ln117_549_fu_1117_p3 : 5'd26);

assign select_ln117_551_fu_1166_p3 = ((or_ln117_526_fu_1157_p2[0:0] == 1'b1) ? select_ln117_550_reg_1711 : 5'd27);

assign select_ln117_552_fu_1179_p3 = ((or_ln117_527_fu_1162_p2[0:0] == 1'b1) ? select_ln117_551_fu_1166_p3 : 5'd28);

assign select_ln117_553_fu_1193_p3 = ((or_ln117_528_fu_1173_p2[0:0] == 1'b1) ? select_ln117_552_fu_1179_p3 : 5'd29);

assign select_ln117_554_fu_1201_p3 = ((or_ln117_529_fu_1187_p2[0:0] == 1'b1) ? select_ln117_553_fu_1193_p3 : 5'd30);

assign select_ln117_fu_689_p3 = ((and_ln102_526_reg_1574[0:0] == 1'b1) ? zext_ln117_fu_685_p1 : 2'd2);

assign xor_ln104_262_fu_576_p2 = (icmp_ln86_542_reg_1383 ^ 1'd1);

assign xor_ln104_263_fu_773_p2 = (icmp_ln86_543_reg_1388_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_264_fu_590_p2 = (icmp_ln86_544_reg_1394 ^ 1'd1);

assign xor_ln104_265_fu_641_p2 = (icmp_ln86_545_reg_1400_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_266_fu_893_p2 = (icmp_ln86_546_reg_1406_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_267_fu_907_p2 = (icmp_ln86_547_reg_1412_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_268_fu_605_p2 = (icmp_ln86_548_reg_1418 ^ 1'd1);

assign xor_ln104_269_fu_651_p2 = (icmp_ln86_549_reg_1424_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_270_fu_788_p2 = (icmp_ln86_550_reg_1430_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_271_fu_917_p2 = (icmp_ln86_551_reg_1436_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_272_fu_922_p2 = (icmp_ln86_552_reg_1442_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_273_fu_1040_p2 = (icmp_ln86_553_reg_1448_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_274_fu_1133_p2 = (icmp_ln86_554_reg_1454_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_275_fu_1209_p2 = (icmp_ln86_555_reg_1460_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_632_p2 = (icmp_ln86_reg_1372_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_679_p2 = (1'd1 ^ and_ln102_534_fu_661_p2);

assign zext_ln117_60_fu_703_p1 = select_ln117_527_fu_696_p3;

assign zext_ln117_61_fu_753_p1 = select_ln117_531_fu_745_p3;

assign zext_ln117_62_fu_968_p1 = select_ln117_539_fu_961_p3;

assign zext_ln117_fu_685_p1 = xor_ln117_fu_679_p2;

endmodule //conifer_jettag_accelerator_decision_function_21
