DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
libraryRefs [
"ieee"
]
)
version "25.1"
appVersion "2012.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
ordering 1
suid 36,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 123,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 14
suid 4,0
)
)
uid 107,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 15
suid 5,0
)
)
uid 109,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
prec "-- Infrastructure"
preAdd 0
o 13
suid 15,0
)
)
uid 296,0
)
*17 (LogPort
port (LogicalPort
decl (Decl
n "ttc_r3_l0id_i"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
o 2
suid 19,0
)
)
uid 365,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "ttc_r3_roi_i"
t "std_logic_vector"
b "(11 downto 0)"
o 3
suid 20,0
)
)
uid 367,0
)
*19 (LogPort
port (LogicalPort
decl (Decl
n "ttc_r3_roi_valid_i"
t "std_logic"
posAdd 0
o 4
suid 21,0
)
)
uid 369,0
)
*20 (LogPort
port (LogicalPort
decl (Decl
n "ttc_r3_i"
t "std_logic"
prec "-- Input"
preAdd 0
posAdd 0
o 1
suid 22,0
)
)
uid 399,0
)
*21 (LogPort
port (LogicalPort
m 1
decl (Decl
n "r3_l0id_o"
t "std_logic_vector"
b "(7 downto 0)"
o 6
suid 29,0
)
)
uid 552,0
)
*22 (LogPort
port (LogicalPort
m 1
decl (Decl
n "r3_map_o"
t "std_logic_vector"
b "(13 downto 0)"
posAdd 0
o 7
suid 30,0
)
)
uid 554,0
)
*23 (LogPort
port (LogicalPort
m 1
decl (Decl
n "r3_valid_o"
t "std_logic"
prec "-- Output"
preAdd 0
o 5
suid 31,0
)
)
uid 556,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "ram_addr_i"
t "std_logic_vector"
b "(11 downto 0)"
o 10
suid 32,0
)
)
uid 606,0
)
*25 (LogPort
port (LogicalPort
decl (Decl
n "ram_din_i"
t "std_logic_vector"
b "(15 downto 0)"
o 11
suid 33,0
)
)
uid 608,0
)
*26 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ram_dout_o"
t "std_logic_vector"
b "(15 downto 0)"
o 12
suid 34,0
)
)
uid 610,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ram_rdy_o"
t "std_logic"
prec "-- Ext RAM interface"
preAdd 0
o 8
suid 35,0
)
)
uid 612,0
)
*28 (LogPort
port (LogicalPort
decl (Decl
n "ram_we_i"
t "std_logic"
o 9
suid 36,0
)
)
uid 614,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 136,0
optionalChildren [
*29 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *30 (MRCItem
litem &1
pos 10
dimension 20
)
uid 138,0
optionalChildren [
*31 (MRCItem
litem &2
pos 0
dimension 20
uid 139,0
)
*32 (MRCItem
litem &3
pos 1
dimension 23
uid 140,0
)
*33 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 141,0
)
*34 (MRCItem
litem &14
pos 0
dimension 20
uid 108,0
)
*35 (MRCItem
litem &15
pos 1
dimension 20
uid 110,0
)
*36 (MRCItem
litem &16
pos 2
dimension 20
uid 297,0
)
*37 (MRCItem
litem &17
pos 3
dimension 20
uid 366,0
)
*38 (MRCItem
litem &18
pos 4
dimension 20
uid 368,0
)
*39 (MRCItem
litem &19
pos 5
dimension 20
uid 370,0
)
*40 (MRCItem
litem &20
pos 6
dimension 20
uid 400,0
)
*41 (MRCItem
litem &21
pos 7
dimension 20
uid 553,0
)
*42 (MRCItem
litem &22
pos 8
dimension 20
uid 555,0
)
*43 (MRCItem
litem &23
pos 9
dimension 20
uid 557,0
)
*44 (MRCItem
litem &24
pos 10
dimension 20
uid 607,0
)
*45 (MRCItem
litem &25
pos 11
dimension 20
uid 609,0
)
*46 (MRCItem
litem &26
pos 12
dimension 20
uid 611,0
)
*47 (MRCItem
litem &27
pos 13
dimension 20
uid 613,0
)
*48 (MRCItem
litem &28
pos 14
dimension 20
uid 615,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 142,0
optionalChildren [
*49 (MRCItem
litem &5
pos 0
dimension 20
uid 143,0
)
*50 (MRCItem
litem &7
pos 1
dimension 50
uid 144,0
)
*51 (MRCItem
litem &8
pos 2
dimension 100
uid 145,0
)
*52 (MRCItem
litem &9
pos 3
dimension 50
uid 146,0
)
*53 (MRCItem
litem &10
pos 4
dimension 100
uid 147,0
)
*54 (MRCItem
litem &11
pos 5
dimension 100
uid 148,0
)
*55 (MRCItem
litem &12
pos 6
dimension 50
uid 149,0
)
*56 (MRCItem
litem &13
pos 7
dimension 80
uid 150,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 137,0
vaOverrides [
]
)
]
)
uid 122,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *57 (LEmptyRow
)
uid 152,0
optionalChildren [
*58 (RefLabelRowHdr
)
*59 (TitleRowHdr
)
*60 (FilterRowHdr
)
*61 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*62 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*63 (GroupColHdr
tm "GroupColHdrMgr"
)
*64 (NameColHdr
tm "GenericNameColHdrMgr"
)
*65 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*66 (InitColHdr
tm "GenericValueColHdrMgr"
)
*67 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*68 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 164,0
optionalChildren [
*69 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *70 (MRCItem
litem &57
pos 0
dimension 20
)
uid 166,0
optionalChildren [
*71 (MRCItem
litem &58
pos 0
dimension 20
uid 167,0
)
*72 (MRCItem
litem &59
pos 1
dimension 23
uid 168,0
)
*73 (MRCItem
litem &60
pos 2
hidden 1
dimension 20
uid 169,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 170,0
optionalChildren [
*74 (MRCItem
litem &61
pos 0
dimension 20
uid 171,0
)
*75 (MRCItem
litem &63
pos 1
dimension 50
uid 172,0
)
*76 (MRCItem
litem &64
pos 2
dimension 100
uid 173,0
)
*77 (MRCItem
litem &65
pos 3
dimension 100
uid 174,0
)
*78 (MRCItem
litem &66
pos 4
dimension 50
uid 175,0
)
*79 (MRCItem
litem &67
pos 5
dimension 50
uid 176,0
)
*80 (MRCItem
litem &68
pos 6
dimension 80
uid 177,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 165,0
vaOverrides [
]
)
]
)
uid 151,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat"
)
(vvPair
variable "date"
value "04/11/13"
)
(vvPair
variable "day"
value "Thu"
)
(vvPair
variable "day_long"
value "Thursday"
)
(vvPair
variable "dd"
value "11"
)
(vvPair
variable "entity_name"
value "r3_patmat"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ttc"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../ttc/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../ttc/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../ttc/ps"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "r3_patmat"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../ttc/hds/r3_patmat/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "15:54:28"
)
(vvPair
variable "unit"
value "r3_patmat"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 121,0
optionalChildren [
*81 (SymbolBody
uid 8,0
optionalChildren [
*82 (CptPort
uid 66,0
ps "OnEdgeStrategy"
shape (Triangle
uid 67,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,10625,15000,11375"
)
tg (CPTG
uid 68,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 69,0
va (VaSet
)
xt "16000,10500,17000,11500"
st "clk"
blo "16000,11300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 70,0
va (VaSet
)
xt "44000,19000,54900,20000"
st "clk                : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 14
suid 4,0
)
)
)
*83 (CptPort
uid 71,0
ps "OnEdgeStrategy"
shape (Triangle
uid 72,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,11625,15000,12375"
)
tg (CPTG
uid 73,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 74,0
va (VaSet
)
xt "16000,11500,17000,12500"
st "rst"
blo "16000,12300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 75,0
va (VaSet
)
xt "44000,20000,54500,21000"
st "rst                : in     std_logic "
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 15
suid 5,0
)
)
)
*84 (CptPort
uid 268,0
ps "OnEdgeStrategy"
shape (Triangle
uid 269,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,12625,15000,13375"
)
tg (CPTG
uid 270,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 271,0
va (VaSet
)
xt "16000,12500,20600,13500"
st "strobe40_i"
blo "16000,13300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 272,0
va (VaSet
)
xt "44000,17000,56600,19000"
st "-- Infrastructure
strobe40_i         : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "strobe40_i"
t "std_logic"
prec "-- Infrastructure"
preAdd 0
o 13
suid 15,0
)
)
)
*85 (CptPort
uid 350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 352,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 353,0
va (VaSet
)
xt "16000,15500,23800,16500"
st "ttc_r3_l0id_i : (7:0)"
blo "16000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 354,0
va (VaSet
)
xt "44000,4000,64600,5000"
st "ttc_r3_l0id_i      : in     std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ttc_r3_l0id_i"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
o 2
suid 19,0
)
)
)
*86 (CptPort
uid 355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,17625,15000,18375"
)
tg (CPTG
uid 357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 358,0
va (VaSet
)
xt "16000,17500,23900,18500"
st "ttc_r3_roi_i : (11:0)"
blo "16000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 359,0
va (VaSet
)
xt "44000,5000,64900,6000"
st "ttc_r3_roi_i       : in     std_logic_vector (11 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ttc_r3_roi_i"
t "std_logic_vector"
b "(11 downto 0)"
o 3
suid 20,0
)
)
)
*87 (CptPort
uid 360,0
ps "OnEdgeStrategy"
shape (Triangle
uid 361,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,18625,15000,19375"
)
tg (CPTG
uid 362,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 363,0
va (VaSet
)
xt "16000,18500,23300,19500"
st "ttc_r3_roi_valid_i"
blo "16000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 364,0
va (VaSet
)
xt "44000,6000,57700,7000"
st "ttc_r3_roi_valid_i : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "ttc_r3_roi_valid_i"
t "std_logic"
posAdd 0
o 4
suid 21,0
)
)
)
*88 (CptPort
uid 394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,14625,15000,15375"
)
tg (CPTG
uid 396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 397,0
va (VaSet
)
xt "16000,14500,19000,15500"
st "ttc_r3_i"
blo "16000,15300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 398,0
va (VaSet
)
xt "44000,2000,55900,4000"
st "-- Input
ttc_r3_i           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "ttc_r3_i"
t "std_logic"
prec "-- Input"
preAdd 0
posAdd 0
o 1
suid 22,0
)
)
)
*89 (CptPort
uid 537,0
ps "OnEdgeStrategy"
shape (Triangle
uid 538,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,17625,33750,18375"
)
tg (CPTG
uid 539,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 540,0
va (VaSet
)
xt "25400,17500,32000,18500"
st "r3_l0id_o : (7:0)"
ju 2
blo "32000,18300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 541,0
va (VaSet
)
xt "44000,9000,64500,10000"
st "r3_l0id_o          : out    std_logic_vector (7 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "r3_l0id_o"
t "std_logic_vector"
b "(7 downto 0)"
o 6
suid 29,0
)
)
)
*90 (CptPort
uid 542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 543,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,16625,33750,17375"
)
tg (CPTG
uid 544,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 545,0
va (VaSet
)
xt "24800,16500,32000,17500"
st "r3_map_o : (13:0)"
ju 2
blo "32000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 546,0
va (VaSet
)
xt "44000,10000,65300,11000"
st "r3_map_o           : out    std_logic_vector (13 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "r3_map_o"
t "std_logic_vector"
b "(13 downto 0)"
posAdd 0
o 7
suid 30,0
)
)
)
*91 (CptPort
uid 547,0
ps "OnEdgeStrategy"
shape (Triangle
uid 548,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "33000,18625,33750,19375"
)
tg (CPTG
uid 549,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 550,0
va (VaSet
)
xt "27400,18500,32000,19500"
st "r3_valid_o"
ju 2
blo "32000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 551,0
va (VaSet
)
xt "44000,7000,56900,9000"
st "-- Output
r3_valid_o         : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "r3_valid_o"
t "std_logic"
prec "-- Output"
preAdd 0
o 5
suid 31,0
)
)
)
*92 (CptPort
uid 581,0
ps "OnEdgeStrategy"
shape (Triangle
uid 582,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,24625,15000,25375"
)
tg (CPTG
uid 583,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 584,0
va (VaSet
)
xt "16000,24500,23600,25500"
st "ram_addr_i : (11:0)"
blo "16000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 585,0
va (VaSet
)
xt "44000,14000,65000,15000"
st "ram_addr_i         : in     std_logic_vector (11 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ram_addr_i"
t "std_logic_vector"
b "(11 downto 0)"
o 10
suid 32,0
)
)
)
*93 (CptPort
uid 586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 587,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,26625,15000,27375"
)
tg (CPTG
uid 588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 589,0
va (VaSet
)
xt "16000,26500,23100,27500"
st "ram_din_i : (15:0)"
blo "16000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 590,0
va (VaSet
)
xt "44000,15000,64700,16000"
st "ram_din_i          : in     std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
decl (Decl
n "ram_din_i"
t "std_logic_vector"
b "(15 downto 0)"
o 11
suid 33,0
)
)
)
*94 (CptPort
uid 591,0
ps "OnEdgeStrategy"
shape (Triangle
uid 592,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,27625,15000,28375"
)
tg (CPTG
uid 593,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 594,0
va (VaSet
)
xt "16000,27500,23900,28500"
st "ram_dout_o : (15:0)"
blo "16000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 595,0
va (VaSet
)
xt "44000,16000,65600,17000"
st "ram_dout_o         : out    std_logic_vector (15 downto 0) ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "ram_dout_o"
t "std_logic_vector"
b "(15 downto 0)"
o 12
suid 34,0
)
)
)
*95 (CptPort
uid 596,0
ps "OnEdgeStrategy"
shape (Triangle
uid 662,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,23625,15000,24375"
)
tg (CPTG
uid 598,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 599,0
va (VaSet
)
xt "16000,23500,20000,24500"
st "ram_rdy_o"
blo "16000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 600,0
va (VaSet
)
xt "44000,11000,57000,13000"
st "-- Ext RAM interface
ram_rdy_o          : out    std_logic  ;"
)
thePort (LogicalPort
m 1
decl (Decl
n "ram_rdy_o"
t "std_logic"
prec "-- Ext RAM interface"
preAdd 0
o 8
suid 35,0
)
)
)
*96 (CptPort
uid 601,0
ps "OnEdgeStrategy"
shape (Triangle
uid 602,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,25625,15000,26375"
)
tg (CPTG
uid 603,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 604,0
va (VaSet
)
xt "16000,25500,19500,26500"
st "ram_we_i"
blo "16000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 605,0
va (VaSet
)
xt "44000,13000,56400,14000"
st "ram_we_i           : in     std_logic  ;"
)
thePort (LogicalPort
decl (Decl
n "ram_we_i"
t "std_logic"
o 9
suid 36,0
)
)
)
]
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,10000,33000,29000"
)
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "22550,10000,23550,11000"
st "ttc"
blo "22550,10800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "22550,11000,26650,12000"
st "r3_patmat"
blo "22550,11800"
)
)
gi *97 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "-8000,6000,100,7000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
)
portVis (PortSigDisplay
)
)
*98 (Grouping
uid 16,0
optionalChildren [
*99 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42500,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*100 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*101 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*102 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*103 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*104 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*105 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*106 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*107 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*108 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,40500,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *109 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*110 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*111 (MLText
uid 50,0
va (VaSet
)
xt "0,900,10700,3900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
windowSize "139,89,1154,779"
viewArea "-500,-500,70780,46210"
cachedDiagramExtent "-8000,0,69000,51000"
hasePageBreakOrigin 1
pageBreakOrigin "-9000,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *112 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
lang 11
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *113 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,21000,44100,22000"
st "User:"
blo "42000,21800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,22000,44000,22000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 662,0
activeModelName "Symbol"
)
