/* Automatically generated by parse-opcodes.  */
#ifndef RISCV_ENCODING_H
#define RISCV_ENCODING_H
#define MATCH_SLLI_RV32 0x1013
#define MASK_SLLI_RV32  0xfe00707f
#define MATCH_SRLI_RV32 0x5013
#define MASK_SRLI_RV32  0xfe00707f
#define MATCH_SRAI_RV32 0x40005013
#define MASK_SRAI_RV32  0xfe00707f
#define MATCH_FRFLAGS 0x102073
#define MASK_FRFLAGS  0xfffff07f
#define MATCH_FSFLAGS 0x101073
#define MASK_FSFLAGS  0xfff0707f
#define MATCH_FSFLAGSI 0x105073
#define MASK_FSFLAGSI  0xfff0707f
#define MATCH_FRRM 0x202073
#define MASK_FRRM  0xfffff07f
#define MATCH_FSRM 0x201073
#define MASK_FSRM  0xfff0707f
#define MATCH_FSRMI 0x205073
#define MASK_FSRMI  0xfff0707f
#define MATCH_FSCSR 0x301073
#define MASK_FSCSR  0xfff0707f
#define MATCH_FRCSR 0x302073
#define MASK_FRCSR  0xfffff07f
#define MATCH_RDCYCLE 0xc0002073
#define MASK_RDCYCLE  0xfffff07f
#define MATCH_RDTIME 0xc0102073
#define MASK_RDTIME  0xfffff07f
#define MATCH_RDINSTRET 0xc0202073
#define MASK_RDINSTRET  0xfffff07f
#define MATCH_RDCYCLEH 0xc8002073
#define MASK_RDCYCLEH  0xfffff07f
#define MATCH_RDTIMEH 0xc8102073
#define MASK_RDTIMEH  0xfffff07f
#define MATCH_RDINSTRETH 0xc8202073
#define MASK_RDINSTRETH  0xfffff07f
#define MATCH_SCALL 0x73
#define MASK_SCALL  0xffffffff
#define MATCH_SBREAK 0x100073
#define MASK_SBREAK  0xffffffff
#define MATCH_BEQ 0x63
#define MASK_BEQ  0x707f
#define MATCH_BNE 0x1063
#define MASK_BNE  0x707f
#define MATCH_BLT 0x4063
#define MASK_BLT  0x707f
#define MATCH_BGE 0x5063
#define MASK_BGE  0x707f
#define MATCH_BLTU 0x6063
#define MASK_BLTU  0x707f
#define MATCH_BGEU 0x7063
#define MASK_BGEU  0x707f
#define MATCH_JALR 0x67
#define MASK_JALR  0x707f
#define MATCH_JAL 0x6f
#define MASK_JAL  0x7f
#define MATCH_LUI 0x37
#define MASK_LUI  0x7f
#define MATCH_AUIPC 0x17
#define MASK_AUIPC  0x7f
#define MATCH_ADDI 0x13
#define MASK_ADDI  0x707f
#define MATCH_SLLI 0x1013
#define MASK_SLLI  0xfc00707f
#define MATCH_SLTI 0x2013
#define MASK_SLTI  0x707f
#define MATCH_SLTIU 0x3013
#define MASK_SLTIU  0x707f
#define MATCH_XORI 0x4013
#define MASK_XORI  0x707f
#define MATCH_SRLI 0x5013
#define MASK_SRLI  0xfc00707f
#define MATCH_SRAI 0x40005013
#define MASK_SRAI  0xfc00707f
#define MATCH_ORI 0x6013
#define MASK_ORI  0x707f
#define MATCH_ANDI 0x7013
#define MASK_ANDI  0x707f
#define MATCH_ADD 0x33
#define MASK_ADD  0xfe00707f
#define MATCH_SUB 0x40000033
#define MASK_SUB  0xfe00707f
#define MATCH_SLL 0x1033
#define MASK_SLL  0xfe00707f
#define MATCH_SLT 0x2033
#define MASK_SLT  0xfe00707f
#define MATCH_SLTU 0x3033
#define MASK_SLTU  0xfe00707f
#define MATCH_XOR 0x4033
#define MASK_XOR  0xfe00707f
#define MATCH_SRL 0x5033
#define MASK_SRL  0xfe00707f
#define MATCH_SRA 0x40005033
#define MASK_SRA  0xfe00707f
#define MATCH_OR 0x6033
#define MASK_OR  0xfe00707f
#define MATCH_AND 0x7033
#define MASK_AND  0xfe00707f
#define MATCH_ADDIW 0x1b
#define MASK_ADDIW  0x707f
#define MATCH_SLLIW 0x101b
#define MASK_SLLIW  0xfe00707f
#define MATCH_SRLIW 0x501b
#define MASK_SRLIW  0xfe00707f
#define MATCH_SRAIW 0x4000501b
#define MASK_SRAIW  0xfe00707f
#define MATCH_ADDW 0x3b
#define MASK_ADDW  0xfe00707f
#define MATCH_SUBW 0x4000003b
#define MASK_SUBW  0xfe00707f
#define MATCH_SLLW 0x103b
#define MASK_SLLW  0xfe00707f
#define MATCH_SRLW 0x503b
#define MASK_SRLW  0xfe00707f
#define MATCH_SRAW 0x4000503b
#define MASK_SRAW  0xfe00707f
#define MATCH_LB 0x3
#define MASK_LB  0x707f
#define MATCH_LH 0x1003
#define MASK_LH  0x707f
#define MATCH_LW 0x2003
#define MASK_LW  0x707f
#define MATCH_LD 0x3003
#define MASK_LD  0x707f
#define MATCH_LBU 0x4003
#define MASK_LBU  0x707f
#define MATCH_LHU 0x5003
#define MASK_LHU  0x707f
#define MATCH_LWU 0x6003
#define MASK_LWU  0x707f
#define MATCH_SB 0x23
#define MASK_SB  0x707f
#define MATCH_SH 0x1023
#define MASK_SH  0x707f
#define MATCH_SW 0x2023
#define MASK_SW  0x707f
#define MATCH_SD 0x3023
#define MASK_SD  0x707f
#define MATCH_FENCE 0xf
#define MASK_FENCE  0x707f
#define MATCH_FENCE_I 0x100f
#define MASK_FENCE_I  0x707f
#define MATCH_FENCE_TSO 0x8330000f
#define MASK_FENCE_TSO  0xfff0707f
#define MATCH_MUL 0x2000033
#define MASK_MUL  0xfe00707f
#define MATCH_MULH 0x2001033
#define MASK_MULH  0xfe00707f
#define MATCH_MULHSU 0x2002033
#define MASK_MULHSU  0xfe00707f
#define MATCH_MULHU 0x2003033
#define MASK_MULHU  0xfe00707f
#define MATCH_DIV 0x2004033
#define MASK_DIV  0xfe00707f
#define MATCH_DIVU 0x2005033
#define MASK_DIVU  0xfe00707f
#define MATCH_REM 0x2006033
#define MASK_REM  0xfe00707f
#define MATCH_REMU 0x2007033
#define MASK_REMU  0xfe00707f
#define MATCH_MULW 0x200003b
#define MASK_MULW  0xfe00707f
#define MATCH_DIVW 0x200403b
#define MASK_DIVW  0xfe00707f
#define MATCH_DIVUW 0x200503b
#define MASK_DIVUW  0xfe00707f
#define MATCH_REMW 0x200603b
#define MASK_REMW  0xfe00707f
#define MATCH_REMUW 0x200703b
#define MASK_REMUW  0xfe00707f
#define MATCH_AMOADD_W 0x202f
#define MASK_AMOADD_W  0xf800707f
#define MATCH_AMOXOR_W 0x2000202f
#define MASK_AMOXOR_W  0xf800707f
#define MATCH_AMOOR_W 0x4000202f
#define MASK_AMOOR_W  0xf800707f
#define MATCH_AMOAND_W 0x6000202f
#define MASK_AMOAND_W  0xf800707f
#define MATCH_AMOMIN_W 0x8000202f
#define MASK_AMOMIN_W  0xf800707f
#define MATCH_AMOMAX_W 0xa000202f
#define MASK_AMOMAX_W  0xf800707f
#define MATCH_AMOMINU_W 0xc000202f
#define MASK_AMOMINU_W  0xf800707f
#define MATCH_AMOMAXU_W 0xe000202f
#define MASK_AMOMAXU_W  0xf800707f
#define MATCH_AMOSWAP_W 0x800202f
#define MASK_AMOSWAP_W  0xf800707f
#define MATCH_LR_W 0x1000202f
#define MASK_LR_W  0xf9f0707f
#define MATCH_SC_W 0x1800202f
#define MASK_SC_W  0xf800707f
#define MATCH_AMOADD_D 0x302f
#define MASK_AMOADD_D  0xf800707f
#define MATCH_AMOXOR_D 0x2000302f
#define MASK_AMOXOR_D  0xf800707f
#define MATCH_AMOOR_D 0x4000302f
#define MASK_AMOOR_D  0xf800707f
#define MATCH_AMOAND_D 0x6000302f
#define MASK_AMOAND_D  0xf800707f
#define MATCH_AMOMIN_D 0x8000302f
#define MASK_AMOMIN_D  0xf800707f
#define MATCH_AMOMAX_D 0xa000302f
#define MASK_AMOMAX_D  0xf800707f
#define MATCH_AMOMINU_D 0xc000302f
#define MASK_AMOMINU_D  0xf800707f
#define MATCH_AMOMAXU_D 0xe000302f
#define MASK_AMOMAXU_D  0xf800707f
#define MATCH_AMOSWAP_D 0x800302f
#define MASK_AMOSWAP_D  0xf800707f
#define MATCH_LR_D 0x1000302f
#define MASK_LR_D  0xf9f0707f
#define MATCH_SC_D 0x1800302f
#define MASK_SC_D  0xf800707f
#define MATCH_ECALL 0x73
#define MASK_ECALL  0xffffffff
#define MATCH_EBREAK 0x100073
#define MASK_EBREAK  0xffffffff
#define MATCH_URET 0x200073
#define MASK_URET  0xffffffff
#define MATCH_SRET 0x10200073
#define MASK_SRET  0xffffffff
#define MATCH_HRET 0x20200073
#define MASK_HRET  0xffffffff
#define MATCH_MRET 0x30200073
#define MASK_MRET  0xffffffff
#define MATCH_DRET 0x7b200073
#define MASK_DRET  0xffffffff
#define MATCH_SFENCE_VM 0x10400073
#define MASK_SFENCE_VM  0xfff07fff
#define MATCH_SFENCE_VMA 0x12000073
#define MASK_SFENCE_VMA  0xfe007fff
#define MATCH_WFI 0x10500073
#define MASK_WFI  0xffffffff
#define MATCH_CSRRW 0x1073
#define MASK_CSRRW  0x707f
#define MATCH_CSRRS 0x2073
#define MASK_CSRRS  0x707f
#define MATCH_CSRRC 0x3073
#define MASK_CSRRC  0x707f
#define MATCH_CSRRWI 0x5073
#define MASK_CSRRWI  0x707f
#define MATCH_CSRRSI 0x6073
#define MASK_CSRRSI  0x707f
#define MATCH_CSRRCI 0x7073
#define MASK_CSRRCI  0x707f
/* Zfh */
#define MATCH_FLH 0x1007
#define MASK_FLH  0x707f
#define MATCH_FSH 0x1027
#define MASK_FSH  0x707f
#define MATCH_FADD_H 0x4000053
#define MASK_FADD_H  0xfe00007f
#define MATCH_FSUB_H 0xc000053
#define MASK_FSUB_H  0xfe00007f
#define MATCH_FMUL_H 0x14000053
#define MASK_FMUL_H  0xfe00007f
#define MATCH_FDIV_H 0x1c000053
#define MASK_FDIV_H  0xfe00007f
#define MATCH_FMIN_H 0x2c000053
#define MASK_FMIN_H  0xfe00707f
#define MATCH_FMAX_H 0x2c001053
#define MASK_FMAX_H  0xfe00707f
#define MATCH_FMADD_H 0x4000043
#define MASK_FMADD_H  0x600007f
#define MATCH_FMSUB_H 0x4000047
#define MASK_FMSUB_H  0x600007f
#define MATCH_FNMSUB_H 0x400004b
#define MASK_FNMSUB_H  0x600007f
#define MATCH_FNMADD_H 0x400004f
#define MASK_FNMADD_H  0x600007f
#define MATCH_FSGNJ_H 0x24000053
#define MASK_FSGNJ_H  0xfe00707f
#define MATCH_FSGNJN_H 0x24001053
#define MASK_FSGNJN_H  0xfe00707f
#define MATCH_FSGNJX_H 0x24002053
#define MASK_FSGNJX_H  0xfe00707f
#define MATCH_FLE_H 0xa4000053
#define MASK_FLE_H  0xfe00707f
#define MATCH_FLT_H 0xa4001053
#define MASK_FLT_H  0xfe00707f
#define MATCH_FEQ_H 0xa4002053
#define MASK_FEQ_H  0xfe00707f
#define MATCH_FMV_X_H 0xe4000053
#define MASK_FMV_X_H  0xfff0707f
#define MATCH_FMV_H_X 0xf4000053
#define MASK_FMV_H_X  0xfff0707f
#define MATCH_FCLASS_H 0xe4001053
#define MASK_FCLASS_H  0xfff0707f
#define MATCH_FSQRT_H 0x5c000053
#define MASK_FSQRT_H  0xfff0007f
#define MATCH_FCVT_W_H 0xc4000053
#define MASK_FCVT_W_H  0xfff0007f
#define MATCH_FCVT_H_W 0xd4000053
#define MASK_FCVT_H_W  0xfff0007f
#define MATCH_FCVT_WU_H 0xc4100053
#define MASK_FCVT_WU_H  0xfff0007f
#define MATCH_FCVT_H_WU 0xd4100053
#define MASK_FCVT_H_WU  0xfff0007f
#define MATCH_FCVT_L_H 0xc4200053
#define MASK_FCVT_L_H  0xfff0007f
#define MATCH_FCVT_H_L 0xd4200053
#define MASK_FCVT_H_L  0xfff0007f
#define MATCH_FCVT_LU_H 0xc4300053
#define MASK_FCVT_LU_H  0xfff0007f
#define MATCH_FCVT_H_LU 0xd4300053
#define MASK_FCVT_H_LU  0xfff0007f
#define MATCH_FCVT_H_S 0x44000053
#define MASK_FCVT_H_S  0xfff0007f
#define MATCH_FCVT_S_H 0x40200053
#define MASK_FCVT_S_H  0xfff0007f
#define MATCH_FCVT_H_D 0x44100053
#define MASK_FCVT_H_D  0xfff0007f
#define MATCH_FCVT_D_H 0x42200053
#define MASK_FCVT_D_H  0xfff0007f
#define MATCH_FADD_S 0x53
#define MASK_FADD_S  0xfe00007f
#define MATCH_FSUB_S 0x8000053
#define MASK_FSUB_S  0xfe00007f
#define MATCH_FMUL_S 0x10000053
#define MASK_FMUL_S  0xfe00007f
#define MATCH_FDIV_S 0x18000053
#define MASK_FDIV_S  0xfe00007f
#define MATCH_FSGNJ_S 0x20000053
#define MASK_FSGNJ_S  0xfe00707f
#define MATCH_FSGNJN_S 0x20001053
#define MASK_FSGNJN_S  0xfe00707f
#define MATCH_FSGNJX_S 0x20002053
#define MASK_FSGNJX_S  0xfe00707f
#define MATCH_FMIN_S 0x28000053
#define MASK_FMIN_S  0xfe00707f
#define MATCH_FMAX_S 0x28001053
#define MASK_FMAX_S  0xfe00707f
#define MATCH_FSQRT_S 0x58000053
#define MASK_FSQRT_S  0xfff0007f
#define MATCH_FADD_D 0x2000053
#define MASK_FADD_D  0xfe00007f
#define MATCH_FSUB_D 0xa000053
#define MASK_FSUB_D  0xfe00007f
#define MATCH_FMUL_D 0x12000053
#define MASK_FMUL_D  0xfe00007f
#define MATCH_FDIV_D 0x1a000053
#define MASK_FDIV_D  0xfe00007f
#define MATCH_FSGNJ_D 0x22000053
#define MASK_FSGNJ_D  0xfe00707f
#define MATCH_FSGNJN_D 0x22001053
#define MASK_FSGNJN_D  0xfe00707f
#define MATCH_FSGNJX_D 0x22002053
#define MASK_FSGNJX_D  0xfe00707f
#define MATCH_FMIN_D 0x2a000053
#define MASK_FMIN_D  0xfe00707f
#define MATCH_FMAX_D 0x2a001053
#define MASK_FMAX_D  0xfe00707f
#define MATCH_FCVT_S_D 0x40100053
#define MASK_FCVT_S_D  0xfff0007f
#define MATCH_FCVT_D_S 0x42000053
#define MASK_FCVT_D_S  0xfff0007f
#define MATCH_FSQRT_D 0x5a000053
#define MASK_FSQRT_D  0xfff0007f
#define MATCH_FADD_Q 0x6000053
#define MASK_FADD_Q  0xfe00007f
#define MATCH_FSUB_Q 0xe000053
#define MASK_FSUB_Q  0xfe00007f
#define MATCH_FMUL_Q 0x16000053
#define MASK_FMUL_Q  0xfe00007f
#define MATCH_FDIV_Q 0x1e000053
#define MASK_FDIV_Q  0xfe00007f
#define MATCH_FSGNJ_Q 0x26000053
#define MASK_FSGNJ_Q  0xfe00707f
#define MATCH_FSGNJN_Q 0x26001053
#define MASK_FSGNJN_Q  0xfe00707f
#define MATCH_FSGNJX_Q 0x26002053
#define MASK_FSGNJX_Q  0xfe00707f
#define MATCH_FMIN_Q 0x2e000053
#define MASK_FMIN_Q  0xfe00707f
#define MATCH_FMAX_Q 0x2e001053
#define MASK_FMAX_Q  0xfe00707f
#define MATCH_FCVT_S_Q 0x40300053
#define MASK_FCVT_S_Q  0xfff0007f
#define MATCH_FCVT_Q_S 0x46000053
#define MASK_FCVT_Q_S  0xfff0007f
#define MATCH_FCVT_D_Q 0x42300053
#define MASK_FCVT_D_Q  0xfff0007f
#define MATCH_FCVT_Q_D 0x46100053
#define MASK_FCVT_Q_D  0xfff0007f
#define MATCH_FSQRT_Q 0x5e000053
#define MASK_FSQRT_Q  0xfff0007f
#define MATCH_FLE_S 0xa0000053
#define MASK_FLE_S  0xfe00707f
#define MATCH_FLT_S 0xa0001053
#define MASK_FLT_S  0xfe00707f
#define MATCH_FEQ_S 0xa0002053
#define MASK_FEQ_S  0xfe00707f
#define MATCH_FLE_D 0xa2000053
#define MASK_FLE_D  0xfe00707f
#define MATCH_FLT_D 0xa2001053
#define MASK_FLT_D  0xfe00707f
#define MATCH_FEQ_D 0xa2002053
#define MASK_FEQ_D  0xfe00707f
#define MATCH_FLE_Q 0xa6000053
#define MASK_FLE_Q  0xfe00707f
#define MATCH_FLT_Q 0xa6001053
#define MASK_FLT_Q  0xfe00707f
#define MATCH_FEQ_Q 0xa6002053
#define MASK_FEQ_Q  0xfe00707f
#define MATCH_FCVT_W_S 0xc0000053
#define MASK_FCVT_W_S  0xfff0007f
#define MATCH_FCVT_WU_S 0xc0100053
#define MASK_FCVT_WU_S  0xfff0007f
#define MATCH_FCVT_L_S 0xc0200053
#define MASK_FCVT_L_S  0xfff0007f
#define MATCH_FCVT_LU_S 0xc0300053
#define MASK_FCVT_LU_S  0xfff0007f
#define MATCH_FMV_X_S 0xe0000053
#define MASK_FMV_X_S  0xfff0707f
#define MATCH_FCLASS_S 0xe0001053
#define MASK_FCLASS_S  0xfff0707f
#define MATCH_FCVT_W_D 0xc2000053
#define MASK_FCVT_W_D  0xfff0007f
#define MATCH_FCVT_WU_D 0xc2100053
#define MASK_FCVT_WU_D  0xfff0007f
#define MATCH_FCVT_L_D 0xc2200053
#define MASK_FCVT_L_D  0xfff0007f
#define MATCH_FCVT_LU_D 0xc2300053
#define MASK_FCVT_LU_D  0xfff0007f
#define MATCH_FMV_X_D 0xe2000053
#define MASK_FMV_X_D  0xfff0707f
#define MATCH_FCLASS_D 0xe2001053
#define MASK_FCLASS_D  0xfff0707f
#define MATCH_FCVT_W_Q 0xc6000053
#define MASK_FCVT_W_Q  0xfff0007f
#define MATCH_FCVT_WU_Q 0xc6100053
#define MASK_FCVT_WU_Q  0xfff0007f
#define MATCH_FCVT_L_Q 0xc6200053
#define MASK_FCVT_L_Q  0xfff0007f
#define MATCH_FCVT_LU_Q 0xc6300053
#define MASK_FCVT_LU_Q  0xfff0007f
#define MATCH_FMV_X_Q 0xe6000053
#define MASK_FMV_X_Q  0xfff0707f
#define MATCH_FCLASS_Q 0xe6001053
#define MASK_FCLASS_Q  0xfff0707f
#define MATCH_FCVT_S_W 0xd0000053
#define MASK_FCVT_S_W  0xfff0007f
#define MATCH_FCVT_S_WU 0xd0100053
#define MASK_FCVT_S_WU  0xfff0007f
#define MATCH_FCVT_S_L 0xd0200053
#define MASK_FCVT_S_L  0xfff0007f
#define MATCH_FCVT_S_LU 0xd0300053
#define MASK_FCVT_S_LU  0xfff0007f
#define MATCH_FMV_S_X 0xf0000053
#define MASK_FMV_S_X  0xfff0707f
#define MATCH_FCVT_D_W 0xd2000053
#define MASK_FCVT_D_W  0xfff0007f
#define MATCH_FCVT_D_WU 0xd2100053
#define MASK_FCVT_D_WU  0xfff0007f
#define MATCH_FCVT_D_L 0xd2200053
#define MASK_FCVT_D_L  0xfff0007f
#define MATCH_FCVT_D_LU 0xd2300053
#define MASK_FCVT_D_LU  0xfff0007f
#define MATCH_FMV_D_X 0xf2000053
#define MASK_FMV_D_X  0xfff0707f
#define MATCH_FCVT_Q_W 0xd6000053
#define MASK_FCVT_Q_W  0xfff0007f
#define MATCH_FCVT_Q_WU 0xd6100053
#define MASK_FCVT_Q_WU  0xfff0007f
#define MATCH_FCVT_Q_L 0xd6200053
#define MASK_FCVT_Q_L  0xfff0007f
#define MATCH_FCVT_Q_LU 0xd6300053
#define MASK_FCVT_Q_LU  0xfff0007f
#define MATCH_FMV_Q_X 0xf6000053
#define MASK_FMV_Q_X  0xfff0707f
#define MATCH_FLW 0x2007
#define MASK_FLW  0x707f
#define MATCH_FLD 0x3007
#define MASK_FLD  0x707f
#define MATCH_FLQ 0x4007
#define MASK_FLQ  0x707f
#define MATCH_FSW 0x2027
#define MASK_FSW  0x707f
#define MATCH_FSD 0x3027
#define MASK_FSD  0x707f
#define MATCH_FSQ 0x4027
#define MASK_FSQ  0x707f
#define MATCH_FMADD_S 0x43
#define MASK_FMADD_S  0x600007f
#define MATCH_FMSUB_S 0x47
#define MASK_FMSUB_S  0x600007f
#define MATCH_FNMSUB_S 0x4b
#define MASK_FNMSUB_S  0x600007f
#define MATCH_FNMADD_S 0x4f
#define MASK_FNMADD_S  0x600007f
#define MATCH_FMADD_D 0x2000043
#define MASK_FMADD_D  0x600007f
#define MATCH_FMSUB_D 0x2000047
#define MASK_FMSUB_D  0x600007f
#define MATCH_FNMSUB_D 0x200004b
#define MASK_FNMSUB_D  0x600007f
#define MATCH_FNMADD_D 0x200004f
#define MASK_FNMADD_D  0x600007f
#define MATCH_FMADD_Q 0x6000043
#define MASK_FMADD_Q  0x600007f
#define MATCH_FMSUB_Q 0x6000047
#define MASK_FMSUB_Q  0x600007f
#define MATCH_FNMSUB_Q 0x600004b
#define MASK_FNMSUB_Q  0x600007f
#define MATCH_FNMADD_Q 0x600004f
#define MASK_FNMADD_Q  0x600007f
#define MATCH_C_ADDI4SPN 0x0
#define MASK_C_ADDI4SPN  0xe003
#define MATCH_C_FLD 0x2000
#define MASK_C_FLD  0xe003
#define MATCH_C_LW 0x4000
#define MASK_C_LW  0xe003
#define MATCH_C_FLW 0x6000
#define MASK_C_FLW  0xe003
#define MATCH_C_FSD 0xa000
#define MASK_C_FSD  0xe003
#define MATCH_C_SW 0xc000
#define MASK_C_SW  0xe003
#define MATCH_C_FSW 0xe000
#define MASK_C_FSW  0xe003
#define MATCH_C_ADDI 0x1
#define MASK_C_ADDI  0xe003
#define MATCH_C_JAL 0x2001
#define MASK_C_JAL  0xe003
#define MATCH_C_LI 0x4001
#define MASK_C_LI  0xe003
#define MATCH_C_LUI 0x6001
#define MASK_C_LUI  0xe003
#define MATCH_C_SRLI 0x8001
#define MASK_C_SRLI  0xec03
#define MATCH_C_SRLI64 0x8001
#define MASK_C_SRLI64  0xfc7f
#define MATCH_C_SRAI 0x8401
#define MASK_C_SRAI  0xec03
#define MATCH_C_SRAI64 0x8401
#define MASK_C_SRAI64  0xfc7f
#define MATCH_C_ANDI 0x8801
#define MASK_C_ANDI  0xec03
#define MATCH_C_SUB 0x8c01
#define MASK_C_SUB  0xfc63
#define MATCH_C_XOR 0x8c21
#define MASK_C_XOR  0xfc63
#define MATCH_C_OR 0x8c41
#define MASK_C_OR  0xfc63
#define MATCH_C_AND 0x8c61
#define MASK_C_AND  0xfc63
#define MATCH_C_SUBW 0x9c01
#define MASK_C_SUBW  0xfc63
#define MATCH_C_ADDW 0x9c21
#define MASK_C_ADDW  0xfc63
#define MATCH_C_J 0xa001
#define MASK_C_J  0xe003
#define MATCH_C_BEQZ 0xc001
#define MASK_C_BEQZ  0xe003
#define MATCH_C_BNEZ 0xe001
#define MASK_C_BNEZ  0xe003
#define MATCH_C_SLLI 0x2
#define MASK_C_SLLI  0xe003
#define MATCH_C_SLLI64 0x2
#define MASK_C_SLLI64 0xf07f
#define MATCH_C_FLDSP 0x2002
#define MASK_C_FLDSP  0xe003
#define MATCH_C_LWSP 0x4002
#define MASK_C_LWSP  0xe003
#define MATCH_C_FLWSP 0x6002
#define MASK_C_FLWSP  0xe003
#define MATCH_C_MV 0x8002
#define MASK_C_MV  0xf003
#define MATCH_C_ADD 0x9002
#define MASK_C_ADD  0xf003
#define MATCH_C_FSDSP 0xa002
#define MASK_C_FSDSP  0xe003
#define MATCH_C_SWSP 0xc002
#define MASK_C_SWSP  0xe003
#define MATCH_C_FSWSP 0xe002
#define MASK_C_FSWSP  0xe003
#define MATCH_C_NOP 0x1
#define MASK_C_NOP  0xffff
#define MATCH_C_ADDI16SP 0x6101
#define MASK_C_ADDI16SP  0xef83
#define MATCH_C_JR 0x8002
#define MASK_C_JR  0xf07f
#define MATCH_C_JALR 0x9002
#define MASK_C_JALR  0xf07f
#define MATCH_C_EBREAK 0x9002
#define MASK_C_EBREAK  0xffff
#define MATCH_C_LD 0x6000
#define MASK_C_LD  0xe003
#define MATCH_C_SD 0xe000
#define MASK_C_SD  0xe003
#define MATCH_C_ADDIW 0x2001
#define MASK_C_ADDIW  0xe003
#define MATCH_C_LDSP 0x6002
#define MASK_C_LDSP  0xe003
#define MATCH_C_SDSP 0xe002
#define MASK_C_SDSP  0xe003

/* RVV */
/* Version 1.0-draft-20210130.  */

/* Temporary configuration-setting encoding info

`-` means zimm

31 30 zimm  RS2   RS1/uimm funct3 RD    opcode
1  0  00000 xxxxx xxxxx    111    xxxxx 1010111 vsetvl
1  1  ----- ----- xxxxx    111    xxxxx 1010111 vsetivli
0  -  ----- ----- xxxxx    111    xxxxx 1010111 vsetvli
*/

#define MATCH_VSETVL   0x80007057
#define MASK_VSETVL    0xfe00707f
#define MATCH_VSETIVLI 0xc0007057
#define MASK_VSETIVLI  0xc000707f
#define MATCH_VSETVLI  0x00007057
#define MASK_VSETVLI   0x8000707f

/* Temporary Load/store encoding info

MOP load
00 unit-stride		LE<EEW>, VLE<EEW>FF, VL<nf>RE<EEW> (nf = 1, 2, 4, 8)
01 indexed-unordered	VLUXEI<EEW>
10 strided		VLSE<EEW>
11 indexed-ordered	VLOXEI<EEW>

MOP store
00 unit-stride		VSE<EEW>, VS<nf>R (nf = 1, 2, 4, 8)
01 indexed-unordered	VSUXEI<EEW>
10 strided		VSSE<EEW>
11 indexed-ordered	VSOXEI<EEW>

VM 0 masked
VM 1 unmasked

LUMOP
00000 unit-stride load
01000 unit-stride, whole registers load
01011 unit-stride, mask load, EEW = 1
10000 unit-stride first-fault
xxxxx other encodings reserved, x != 0

SUMOP
00000 unit-stride store
01000 unit-stride, whole registers store
01011 unit-stride, mask store, EEW = 1
0xxxx other encodings reserved, x != 0

`-` means EEW =
MEW WIDTH
x   001   FLH/FSH
x   010   FLW/FSW
x   011   FLD/FSW
x   100   FLQ/FSQ
0   000   VLxE8/VSxE8, VLxEI8/VSxEI8, VL<nf>RE8, VS<nf>R
0   101   VLxE16/VSxE16, VLxEI16/VSxEI16, VL<nf>RE16
0   110   VLxE32/VSxE32, VLxEI32/VSxEI32, VL<nf>RE32
0   111   VLxE64/VSxE64, VLxEI64/VSxEI64, VL<nf>RE64
1   000   Reserved (VLxE128/VSxE128, VL<nf>RE128)
1   101   Reserved (VLxE256/VSxE256, VL<nf>RE256)
1   110   Reserved (VLxE512/VSxE512, VL<nf>RE512)
1   111   Reserved (VLxE1024/VSxE1024, VL<nf>RE1024)

NF  MEW MOP VM LUMOP/RS2 RS1   WIDTH VD    opcode
000 -   00  x  00000     xxxxx ---   xxxxx 0000111 VLE<EEW>
000 -   00  x  00000     xxxxx ---   xxxxx 0100111 VSE<EEW>
000 -   00  1  01011     xxxxx ---   xxxxx 0000111 VLE, EEW = 1
000 -   00  1  01011     xxxxx ---   xxxxx 0100111 VSE, EEW = 1
000 -   10  x  xxxxx     xxxxx ---   xxxxx 0000111 VLSE<EEW>
000 -   10  x  xxxxx     xxxxx ---   xxxxx 0100111 VSSE<EEW>
000 0   11  x  xxxxx     xxxxx ---   xxxxx 0000111 VLOXE<EEW>I
000 0   11  x  xxxxx     xxxxx ---   xxxxx 0100111 VSOXE<EEW>I
000 0   01  x  xxxxx     xxxxx ---   xxxxx 0000111 VLUXE<EEW>I
000 0   01  x  xxxxx     xxxxx ---   xxxxx 0100111 VSUXE<EEW>I
000 -   00  x  10000     xxxxx ---   xxxxx 0000111 VLE<EEW>FF
xxx -   00  1  01000     xxxxx ---   xxxxx 0000111 VL<nf>RE<EEW>, nf = 1,2,4,8
xxx 0   00  1  01000     xxxxx 000   xxxxx 0100111 VS<nf>R, nf = 1,2,4,8

xxx -   00  x  00000     xxxxx ---   xxxxx 0000111 VLSEG<nf>E<EEW>
xxx -   00  x  00000     xxxxx ---   xxxxx 0100111 VSSEG<nf>E<EEW>
xxx -   10  x  00000     xxxxx ---   xxxxx 0000111 VLSSEG<nf>E<EEW>
xxx -   10  x  00000     xxxxx ---   xxxxx 0100111 VSSSEG<nf>E<EEW>
xxx -   11  x  00000     xxxxx ---   xxxxx 0000111 VLOXSEG<nf>E<EEW>I
xxx -   11  x  00000     xxxxx ---   xxxxx 0100111 VSOXSEG<nf>E<EEW>I
xxx -   01  x  00000     xxxxx ---   xxxxx 0000111 VLUXSEG<nf>E<EEW>I
xxx -   01  x  00000     xxxxx ---   xxxxx 0100111 VSUXSEG<nf>E<EEW>I
xxx -   00  x  10000     xxxxx ---   xxxxx 0000111 VLSEG<nf>E<EEW>FF
*/

#define MATCH_VLE1_V   0x02b00007
#define MASK_VLE1_V    0xfff0707f
#define MATCH_VSE1_V   0x02b00027
#define MASK_VSE1_V    0xfff0707f

#define MATCH_VLE8_V   0x00000007
#define MASK_VLE8_V    0xfdf0707f
#define MATCH_VLE16_V  0x00005007
#define MASK_VLE16_V   0xfdf0707f
#define MATCH_VLE32_V  0x00006007
#define MASK_VLE32_V   0xfdf0707f
#define MATCH_VLE64_V  0x00007007
#define MASK_VLE64_V   0xfdf0707f

#define MATCH_VSE8_V   0x00000027
#define MASK_VSE8_V    0xfdf0707f
#define MATCH_VSE16_V  0x00005027
#define MASK_VSE16_V   0xfdf0707f
#define MATCH_VSE32_V  0x00006027
#define MASK_VSE32_V   0xfdf0707f
#define MATCH_VSE64_V  0x00007027
#define MASK_VSE64_V   0xfdf0707f

#define MATCH_VLSE8_V   0x08000007
#define MASK_VLSE8_V    0xfc00707f
#define MATCH_VLSE16_V  0x08005007
#define MASK_VLSE16_V   0xfc00707f
#define MATCH_VLSE32_V  0x08006007
#define MASK_VLSE32_V   0xfc00707f
#define MATCH_VLSE64_V  0x08007007
#define MASK_VLSE64_V   0xfc00707f

#define MATCH_VSSE8_V   0x08000027
#define MASK_VSSE8_V    0xfc00707f
#define MATCH_VSSE16_V  0x08005027
#define MASK_VSSE16_V   0xfc00707f
#define MATCH_VSSE32_V  0x08006027
#define MASK_VSSE32_V   0xfc00707f
#define MATCH_VSSE64_V  0x08007027
#define MASK_VSSE64_V   0xfc00707f

#define MATCH_VLOXEI8_V   0x0c000007
#define MASK_VLOXEI8_V    0xfc00707f
#define MATCH_VLOXEI16_V  0x0c005007
#define MASK_VLOXEI16_V   0xfc00707f
#define MATCH_VLOXEI32_V  0x0c006007
#define MASK_VLOXEI32_V   0xfc00707f
#define MATCH_VLOXEI64_V  0x0c007007
#define MASK_VLOXEI64_V   0xfc00707f

#define MATCH_VSOXEI8_V   0x0c000027
#define MASK_VSOXEI8_V    0xfc00707f
#define MATCH_VSOXEI16_V  0x0c005027
#define MASK_VSOXEI16_V   0xfc00707f
#define MATCH_VSOXEI32_V  0x0c006027
#define MASK_VSOXEI32_V   0xfc00707f
#define MATCH_VSOXEI64_V  0x0c007027
#define MASK_VSOXEI64_V   0xfc00707f

#define MATCH_VLUXEI8_V   0x04000007
#define MASK_VLUXEI8_V    0xfc00707f
#define MATCH_VLUXEI16_V  0x04005007
#define MASK_VLUXEI16_V   0xfc00707f
#define MATCH_VLUXEI32_V  0x04006007
#define MASK_VLUXEI32_V   0xfc00707f
#define MATCH_VLUXEI64_V  0x04007007
#define MASK_VLUXEI64_V   0xfc00707f

#define MATCH_VSUXEI8_V   0x04000027
#define MASK_VSUXEI8_V    0xfc00707f
#define MATCH_VSUXEI16_V  0x04005027
#define MASK_VSUXEI16_V   0xfc00707f
#define MATCH_VSUXEI32_V  0x04006027
#define MASK_VSUXEI32_V   0xfc00707f
#define MATCH_VSUXEI64_V  0x04007027
#define MASK_VSUXEI64_V   0xfc00707f

#define MATCH_VLE8FF_V  0x01000007
#define MASK_VLE8FF_V    0xfdf0707f
#define MATCH_VLE16FF_V 0x01005007
#define MASK_VLE16FF_V   0xfdf0707f
#define MATCH_VLE32FF_V 0x01006007
#define MASK_VLE32FF_V   0xfdf0707f
#define MATCH_VLE64FF_V 0x01007007
#define MASK_VLE64FF_V   0xfdf0707f

#define MATCH_VLSEG2E8_V 0x20000007
#define MASK_VLSEG2E8_V  0xfdf0707f
#define MATCH_VSSEG2E8_V 0x20000027
#define MASK_VSSEG2E8_V  0xfdf0707f
#define MATCH_VLSEG3E8_V 0x40000007
#define MASK_VLSEG3E8_V  0xfdf0707f
#define MATCH_VSSEG3E8_V 0x40000027
#define MASK_VSSEG3E8_V  0xfdf0707f
#define MATCH_VLSEG4E8_V 0x60000007
#define MASK_VLSEG4E8_V  0xfdf0707f
#define MATCH_VSSEG4E8_V 0x60000027
#define MASK_VSSEG4E8_V  0xfdf0707f
#define MATCH_VLSEG5E8_V 0x80000007
#define MASK_VLSEG5E8_V  0xfdf0707f
#define MATCH_VSSEG5E8_V 0x80000027
#define MASK_VSSEG5E8_V  0xfdf0707f
#define MATCH_VLSEG6E8_V 0xa0000007
#define MASK_VLSEG6E8_V  0xfdf0707f
#define MATCH_VSSEG6E8_V 0xa0000027
#define MASK_VSSEG6E8_V  0xfdf0707f
#define MATCH_VLSEG7E8_V 0xc0000007
#define MASK_VLSEG7E8_V  0xfdf0707f
#define MATCH_VSSEG7E8_V 0xc0000027
#define MASK_VSSEG7E8_V  0xfdf0707f
#define MATCH_VLSEG8E8_V 0xe0000007
#define MASK_VLSEG8E8_V  0xfdf0707f
#define MATCH_VSSEG8E8_V 0xe0000027
#define MASK_VSSEG8E8_V  0xfdf0707f

#define MATCH_VLSEG2E16_V 0x20005007
#define MASK_VLSEG2E16_V  0xfdf0707f
#define MATCH_VSSEG2E16_V 0x20005027
#define MASK_VSSEG2E16_V  0xfdf0707f
#define MATCH_VLSEG3E16_V 0x40005007
#define MASK_VLSEG3E16_V  0xfdf0707f
#define MATCH_VSSEG3E16_V 0x40005027
#define MASK_VSSEG3E16_V  0xfdf0707f
#define MATCH_VLSEG4E16_V 0x60005007
#define MASK_VLSEG4E16_V  0xfdf0707f
#define MATCH_VSSEG4E16_V 0x60005027
#define MASK_VSSEG4E16_V  0xfdf0707f
#define MATCH_VLSEG5E16_V 0x80005007
#define MASK_VLSEG5E16_V  0xfdf0707f
#define MATCH_VSSEG5E16_V 0x80005027
#define MASK_VSSEG5E16_V  0xfdf0707f
#define MATCH_VLSEG6E16_V 0xa0005007
#define MASK_VLSEG6E16_V  0xfdf0707f
#define MATCH_VSSEG6E16_V 0xa0005027
#define MASK_VSSEG6E16_V  0xfdf0707f
#define MATCH_VLSEG7E16_V 0xc0005007
#define MASK_VLSEG7E16_V  0xfdf0707f
#define MATCH_VSSEG7E16_V 0xc0005027
#define MASK_VSSEG7E16_V  0xfdf0707f
#define MATCH_VLSEG8E16_V 0xe0005007
#define MASK_VLSEG8E16_V  0xfdf0707f
#define MATCH_VSSEG8E16_V 0xe0005027
#define MASK_VSSEG8E16_V  0xfdf0707f

#define MATCH_VLSEG2E32_V 0x20006007
#define MASK_VLSEG2E32_V  0xfdf0707f
#define MATCH_VSSEG2E32_V 0x20006027
#define MASK_VSSEG2E32_V  0xfdf0707f
#define MATCH_VLSEG3E32_V 0x40006007
#define MASK_VLSEG3E32_V  0xfdf0707f
#define MATCH_VSSEG3E32_V 0x40006027
#define MASK_VSSEG3E32_V  0xfdf0707f
#define MATCH_VLSEG4E32_V 0x60006007
#define MASK_VLSEG4E32_V  0xfdf0707f
#define MATCH_VSSEG4E32_V 0x60006027
#define MASK_VSSEG4E32_V  0xfdf0707f
#define MATCH_VLSEG5E32_V 0x80006007
#define MASK_VLSEG5E32_V  0xfdf0707f
#define MATCH_VSSEG5E32_V 0x80006027
#define MASK_VSSEG5E32_V  0xfdf0707f
#define MATCH_VLSEG6E32_V 0xa0006007
#define MASK_VLSEG6E32_V  0xfdf0707f
#define MATCH_VSSEG6E32_V 0xa0006027
#define MASK_VSSEG6E32_V  0xfdf0707f
#define MATCH_VLSEG7E32_V 0xc0006007
#define MASK_VLSEG7E32_V  0xfdf0707f
#define MATCH_VSSEG7E32_V 0xc0006027
#define MASK_VSSEG7E32_V  0xfdf0707f
#define MATCH_VLSEG8E32_V 0xe0006007
#define MASK_VLSEG8E32_V  0xfdf0707f
#define MATCH_VSSEG8E32_V 0xe0006027
#define MASK_VSSEG8E32_V  0xfdf0707f

#define MATCH_VLSEG2E64_V 0x20007007
#define MASK_VLSEG2E64_V  0xfdf0707f
#define MATCH_VSSEG2E64_V 0x20007027
#define MASK_VSSEG2E64_V  0xfdf0707f
#define MATCH_VLSEG3E64_V 0x40007007
#define MASK_VLSEG3E64_V  0xfdf0707f
#define MATCH_VSSEG3E64_V 0x40007027
#define MASK_VSSEG3E64_V  0xfdf0707f
#define MATCH_VLSEG4E64_V 0x60007007
#define MASK_VLSEG4E64_V  0xfdf0707f
#define MATCH_VSSEG4E64_V 0x60007027
#define MASK_VSSEG4E64_V  0xfdf0707f
#define MATCH_VLSEG5E64_V 0x80007007
#define MASK_VLSEG5E64_V  0xfdf0707f
#define MATCH_VSSEG5E64_V 0x80007027
#define MASK_VSSEG5E64_V  0xfdf0707f
#define MATCH_VLSEG6E64_V 0xa0007007
#define MASK_VLSEG6E64_V  0xfdf0707f
#define MATCH_VSSEG6E64_V 0xa0007027
#define MASK_VSSEG6E64_V  0xfdf0707f
#define MATCH_VLSEG7E64_V 0xc0007007
#define MASK_VLSEG7E64_V  0xfdf0707f
#define MATCH_VSSEG7E64_V 0xc0007027
#define MASK_VSSEG7E64_V  0xfdf0707f
#define MATCH_VLSEG8E64_V 0xe0007007
#define MASK_VLSEG8E64_V  0xfdf0707f
#define MATCH_VSSEG8E64_V 0xe0007027
#define MASK_VSSEG8E64_V  0xfdf0707f

#define MATCH_VLSSEG2E8_V 0x28000007
#define MASK_VLSSEG2E8_V  0xfc00707f
#define MATCH_VSSSEG2E8_V 0x28000027
#define MASK_VSSSEG2E8_V  0xfc00707f
#define MATCH_VLSSEG3E8_V 0x48000007
#define MASK_VLSSEG3E8_V  0xfc00707f
#define MATCH_VSSSEG3E8_V 0x48000027
#define MASK_VSSSEG3E8_V  0xfc00707f
#define MATCH_VLSSEG4E8_V 0x68000007
#define MASK_VLSSEG4E8_V  0xfc00707f
#define MATCH_VSSSEG4E8_V 0x68000027
#define MASK_VSSSEG4E8_V  0xfc00707f
#define MATCH_VLSSEG5E8_V 0x88000007
#define MASK_VLSSEG5E8_V  0xfc00707f
#define MATCH_VSSSEG5E8_V 0x88000027
#define MASK_VSSSEG5E8_V  0xfc00707f
#define MATCH_VLSSEG6E8_V 0xa8000007
#define MASK_VLSSEG6E8_V  0xfc00707f
#define MATCH_VSSSEG6E8_V 0xa8000027
#define MASK_VSSSEG6E8_V  0xfc00707f
#define MATCH_VLSSEG7E8_V 0xc8000007
#define MASK_VLSSEG7E8_V  0xfc00707f
#define MATCH_VSSSEG7E8_V 0xc8000027
#define MASK_VSSSEG7E8_V  0xfc00707f
#define MATCH_VLSSEG8E8_V 0xe8000007
#define MASK_VLSSEG8E8_V  0xfc00707f
#define MATCH_VSSSEG8E8_V 0xe8000027
#define MASK_VSSSEG8E8_V  0xfc00707f

#define MATCH_VLSSEG2E16_V 0x28005007
#define MASK_VLSSEG2E16_V  0xfc00707f
#define MATCH_VSSSEG2E16_V 0x28005027
#define MASK_VSSSEG2E16_V  0xfc00707f
#define MATCH_VLSSEG3E16_V 0x48005007
#define MASK_VLSSEG3E16_V  0xfc00707f
#define MATCH_VSSSEG3E16_V 0x48005027
#define MASK_VSSSEG3E16_V  0xfc00707f
#define MATCH_VLSSEG4E16_V 0x68005007
#define MASK_VLSSEG4E16_V  0xfc00707f
#define MATCH_VSSSEG4E16_V 0x68005027
#define MASK_VSSSEG4E16_V  0xfc00707f
#define MATCH_VLSSEG5E16_V 0x88005007
#define MASK_VLSSEG5E16_V  0xfc00707f
#define MATCH_VSSSEG5E16_V 0x88005027
#define MASK_VSSSEG5E16_V  0xfc00707f
#define MATCH_VLSSEG6E16_V 0xa8005007
#define MASK_VLSSEG6E16_V  0xfc00707f
#define MATCH_VSSSEG6E16_V 0xa8005027
#define MASK_VSSSEG6E16_V  0xfc00707f
#define MATCH_VLSSEG7E16_V 0xc8005007
#define MASK_VLSSEG7E16_V  0xfc00707f
#define MATCH_VSSSEG7E16_V 0xc8005027
#define MASK_VSSSEG7E16_V  0xfc00707f
#define MATCH_VLSSEG8E16_V 0xe8005007
#define MASK_VLSSEG8E16_V  0xfc00707f
#define MATCH_VSSSEG8E16_V 0xe8005027
#define MASK_VSSSEG8E16_V  0xfc00707f

#define MATCH_VLSSEG2E32_V 0x28006007
#define MASK_VLSSEG2E32_V  0xfc00707f
#define MATCH_VSSSEG2E32_V 0x28006027
#define MASK_VSSSEG2E32_V  0xfc00707f
#define MATCH_VLSSEG3E32_V 0x48006007
#define MASK_VLSSEG3E32_V  0xfc00707f
#define MATCH_VSSSEG3E32_V 0x48006027
#define MASK_VSSSEG3E32_V  0xfc00707f
#define MATCH_VLSSEG4E32_V 0x68006007
#define MASK_VLSSEG4E32_V  0xfc00707f
#define MATCH_VSSSEG4E32_V 0x68006027
#define MASK_VSSSEG4E32_V  0xfc00707f
#define MATCH_VLSSEG5E32_V 0x88006007
#define MASK_VLSSEG5E32_V  0xfc00707f
#define MATCH_VSSSEG5E32_V 0x88006027
#define MASK_VSSSEG5E32_V  0xfc00707f
#define MATCH_VLSSEG6E32_V 0xa8006007
#define MASK_VLSSEG6E32_V  0xfc00707f
#define MATCH_VSSSEG6E32_V 0xa8006027
#define MASK_VSSSEG6E32_V  0xfc00707f
#define MATCH_VLSSEG7E32_V 0xc8006007
#define MASK_VLSSEG7E32_V  0xfc00707f
#define MATCH_VSSSEG7E32_V 0xc8006027
#define MASK_VSSSEG7E32_V  0xfc00707f
#define MATCH_VLSSEG8E32_V 0xe8006007
#define MASK_VLSSEG8E32_V  0xfc00707f
#define MATCH_VSSSEG8E32_V 0xe8006027
#define MASK_VSSSEG8E32_V  0xfc00707f

#define MATCH_VLSSEG2E64_V 0x28007007
#define MASK_VLSSEG2E64_V  0xfc00707f
#define MATCH_VSSSEG2E64_V 0x28007027
#define MASK_VSSSEG2E64_V  0xfc00707f
#define MATCH_VLSSEG3E64_V 0x48007007
#define MASK_VLSSEG3E64_V  0xfc00707f
#define MATCH_VSSSEG3E64_V 0x48007027
#define MASK_VSSSEG3E64_V  0xfc00707f
#define MATCH_VLSSEG4E64_V 0x68007007
#define MASK_VLSSEG4E64_V  0xfc00707f
#define MATCH_VSSSEG4E64_V 0x68007027
#define MASK_VSSSEG4E64_V  0xfc00707f
#define MATCH_VLSSEG5E64_V 0x88007007
#define MASK_VLSSEG5E64_V  0xfc00707f
#define MATCH_VSSSEG5E64_V 0x88007027
#define MASK_VSSSEG5E64_V  0xfc00707f
#define MATCH_VLSSEG6E64_V 0xa8007007
#define MASK_VLSSEG6E64_V  0xfc00707f
#define MATCH_VSSSEG6E64_V 0xa8007027
#define MASK_VSSSEG6E64_V  0xfc00707f
#define MATCH_VLSSEG7E64_V 0xc8007007
#define MASK_VLSSEG7E64_V  0xfc00707f
#define MATCH_VSSSEG7E64_V 0xc8007027
#define MASK_VSSSEG7E64_V  0xfc00707f
#define MATCH_VLSSEG8E64_V 0xe8007007
#define MASK_VLSSEG8E64_V  0xfc00707f
#define MATCH_VSSSEG8E64_V 0xe8007027
#define MASK_VSSSEG8E64_V  0xfc00707f

#define MATCH_VLOXSEG2EI8_V 0x2c000007
#define MASK_VLOXSEG2EI8_V  0xfc00707f
#define MATCH_VSOXSEG2EI8_V 0x2c000027
#define MASK_VSOXSEG2EI8_V  0xfc00707f
#define MATCH_VLOXSEG3EI8_V 0x4c000007
#define MASK_VLOXSEG3EI8_V  0xfc00707f
#define MATCH_VSOXSEG3EI8_V 0x4c000027
#define MASK_VSOXSEG3EI8_V  0xfc00707f
#define MATCH_VLOXSEG4EI8_V 0x6c000007
#define MASK_VLOXSEG4EI8_V  0xfc00707f
#define MATCH_VSOXSEG4EI8_V 0x6c000027
#define MASK_VSOXSEG4EI8_V  0xfc00707f
#define MATCH_VLOXSEG5EI8_V 0x8c000007
#define MASK_VLOXSEG5EI8_V  0xfc00707f
#define MATCH_VSOXSEG5EI8_V 0x8c000027
#define MASK_VSOXSEG5EI8_V  0xfc00707f
#define MATCH_VLOXSEG6EI8_V 0xac000007
#define MASK_VLOXSEG6EI8_V  0xfc00707f
#define MATCH_VSOXSEG6EI8_V 0xac000027
#define MASK_VSOXSEG6EI8_V  0xfc00707f
#define MATCH_VLOXSEG7EI8_V 0xcc000007
#define MASK_VLOXSEG7EI8_V  0xfc00707f
#define MATCH_VSOXSEG7EI8_V 0xcc000027
#define MASK_VSOXSEG7EI8_V  0xfc00707f
#define MATCH_VLOXSEG8EI8_V 0xec000007
#define MASK_VLOXSEG8EI8_V  0xfc00707f
#define MATCH_VSOXSEG8EI8_V 0xec000027
#define MASK_VSOXSEG8EI8_V  0xfc00707f

#define MATCH_VLUXSEG2EI8_V 0x24000007
#define MASK_VLUXSEG2EI8_V  0xfc00707f
#define MATCH_VSUXSEG2EI8_V 0x24000027
#define MASK_VSUXSEG2EI8_V  0xfc00707f
#define MATCH_VLUXSEG3EI8_V 0x44000007
#define MASK_VLUXSEG3EI8_V  0xfc00707f
#define MATCH_VSUXSEG3EI8_V 0x44000027
#define MASK_VSUXSEG3EI8_V  0xfc00707f
#define MATCH_VLUXSEG4EI8_V 0x64000007
#define MASK_VLUXSEG4EI8_V  0xfc00707f
#define MATCH_VSUXSEG4EI8_V 0x64000027
#define MASK_VSUXSEG4EI8_V  0xfc00707f
#define MATCH_VLUXSEG5EI8_V 0x84000007
#define MASK_VLUXSEG5EI8_V  0xfc00707f
#define MATCH_VSUXSEG5EI8_V 0x84000027
#define MASK_VSUXSEG5EI8_V  0xfc00707f
#define MATCH_VLUXSEG6EI8_V 0xa4000007
#define MASK_VLUXSEG6EI8_V  0xfc00707f
#define MATCH_VSUXSEG6EI8_V 0xa4000027
#define MASK_VSUXSEG6EI8_V  0xfc00707f
#define MATCH_VLUXSEG7EI8_V 0xc4000007
#define MASK_VLUXSEG7EI8_V  0xfc00707f
#define MATCH_VSUXSEG7EI8_V 0xc4000027
#define MASK_VSUXSEG7EI8_V  0xfc00707f
#define MATCH_VLUXSEG8EI8_V 0xe4000007
#define MASK_VLUXSEG8EI8_V  0xfc00707f
#define MATCH_VSUXSEG8EI8_V 0xe4000027
#define MASK_VSUXSEG8EI8_V  0xfc00707f

#define MATCH_VLOXSEG2EI16_V 0x2c005007
#define MASK_VLOXSEG2EI16_V  0xfc00707f
#define MATCH_VSOXSEG2EI16_V 0x2c005027
#define MASK_VSOXSEG2EI16_V  0xfc00707f
#define MATCH_VLOXSEG3EI16_V 0x4c005007
#define MASK_VLOXSEG3EI16_V  0xfc00707f
#define MATCH_VSOXSEG3EI16_V 0x4c005027
#define MASK_VSOXSEG3EI16_V  0xfc00707f
#define MATCH_VLOXSEG4EI16_V 0x6c005007
#define MASK_VLOXSEG4EI16_V  0xfc00707f
#define MATCH_VSOXSEG4EI16_V 0x6c005027
#define MASK_VSOXSEG4EI16_V  0xfc00707f
#define MATCH_VLOXSEG5EI16_V 0x8c005007
#define MASK_VLOXSEG5EI16_V  0xfc00707f
#define MATCH_VSOXSEG5EI16_V 0x8c005027
#define MASK_VSOXSEG5EI16_V  0xfc00707f
#define MATCH_VLOXSEG6EI16_V 0xac005007
#define MASK_VLOXSEG6EI16_V  0xfc00707f
#define MATCH_VSOXSEG6EI16_V 0xac005027
#define MASK_VSOXSEG6EI16_V  0xfc00707f
#define MATCH_VLOXSEG7EI16_V 0xcc005007
#define MASK_VLOXSEG7EI16_V  0xfc00707f
#define MATCH_VSOXSEG7EI16_V 0xcc005027
#define MASK_VSOXSEG7EI16_V  0xfc00707f
#define MATCH_VLOXSEG8EI16_V 0xec005007
#define MASK_VLOXSEG8EI16_V  0xfc00707f
#define MATCH_VSOXSEG8EI16_V 0xec005027
#define MASK_VSOXSEG8EI16_V  0xfc00707f

#define MATCH_VLUXSEG2EI16_V 0x24005007
#define MASK_VLUXSEG2EI16_V  0xfc00707f
#define MATCH_VSUXSEG2EI16_V 0x24005027
#define MASK_VSUXSEG2EI16_V  0xfc00707f
#define MATCH_VLUXSEG3EI16_V 0x44005007
#define MASK_VLUXSEG3EI16_V  0xfc00707f
#define MATCH_VSUXSEG3EI16_V 0x44005027
#define MASK_VSUXSEG3EI16_V  0xfc00707f
#define MATCH_VLUXSEG4EI16_V 0x64005007
#define MASK_VLUXSEG4EI16_V  0xfc00707f
#define MATCH_VSUXSEG4EI16_V 0x64005027
#define MASK_VSUXSEG4EI16_V  0xfc00707f
#define MATCH_VLUXSEG5EI16_V 0x84005007
#define MASK_VLUXSEG5EI16_V  0xfc00707f
#define MATCH_VSUXSEG5EI16_V 0x84005027
#define MASK_VSUXSEG5EI16_V  0xfc00707f
#define MATCH_VLUXSEG6EI16_V 0xa4005007
#define MASK_VLUXSEG6EI16_V  0xfc00707f
#define MATCH_VSUXSEG6EI16_V 0xa4005027
#define MASK_VSUXSEG6EI16_V  0xfc00707f
#define MATCH_VLUXSEG7EI16_V 0xc4005007
#define MASK_VLUXSEG7EI16_V  0xfc00707f
#define MATCH_VSUXSEG7EI16_V 0xc4005027
#define MASK_VSUXSEG7EI16_V  0xfc00707f
#define MATCH_VLUXSEG8EI16_V 0xe4005007
#define MASK_VLUXSEG8EI16_V  0xfc00707f
#define MATCH_VSUXSEG8EI16_V 0xe4005027
#define MASK_VSUXSEG8EI16_V  0xfc00707f

#define MATCH_VLOXSEG2EI32_V 0x2c006007
#define MASK_VLOXSEG2EI32_V  0xfc00707f
#define MATCH_VSOXSEG2EI32_V 0x2c006027
#define MASK_VSOXSEG2EI32_V  0xfc00707f
#define MATCH_VLOXSEG3EI32_V 0x4c006007
#define MASK_VLOXSEG3EI32_V  0xfc00707f
#define MATCH_VSOXSEG3EI32_V 0x4c006027
#define MASK_VSOXSEG3EI32_V  0xfc00707f
#define MATCH_VLOXSEG4EI32_V 0x6c006007
#define MASK_VLOXSEG4EI32_V  0xfc00707f
#define MATCH_VSOXSEG4EI32_V 0x6c006027
#define MASK_VSOXSEG4EI32_V  0xfc00707f
#define MATCH_VLOXSEG5EI32_V 0x8c006007
#define MASK_VLOXSEG5EI32_V  0xfc00707f
#define MATCH_VSOXSEG5EI32_V 0x8c006027
#define MASK_VSOXSEG5EI32_V  0xfc00707f
#define MATCH_VLOXSEG6EI32_V 0xac006007
#define MASK_VLOXSEG6EI32_V  0xfc00707f
#define MATCH_VSOXSEG6EI32_V 0xac006027
#define MASK_VSOXSEG6EI32_V  0xfc00707f
#define MATCH_VLOXSEG7EI32_V 0xcc006007
#define MASK_VLOXSEG7EI32_V  0xfc00707f
#define MATCH_VSOXSEG7EI32_V 0xcc006027
#define MASK_VSOXSEG7EI32_V  0xfc00707f
#define MATCH_VLOXSEG8EI32_V 0xec006007
#define MASK_VLOXSEG8EI32_V  0xfc00707f
#define MATCH_VSOXSEG8EI32_V 0xec006027
#define MASK_VSOXSEG8EI32_V  0xfc00707f

#define MATCH_VLUXSEG2EI32_V 0x24006007
#define MASK_VLUXSEG2EI32_V  0xfc00707f
#define MATCH_VSUXSEG2EI32_V 0x24006027
#define MASK_VSUXSEG2EI32_V  0xfc00707f
#define MATCH_VLUXSEG3EI32_V 0x44006007
#define MASK_VLUXSEG3EI32_V  0xfc00707f
#define MATCH_VSUXSEG3EI32_V 0x44006027
#define MASK_VSUXSEG3EI32_V  0xfc00707f
#define MATCH_VLUXSEG4EI32_V 0x64006007
#define MASK_VLUXSEG4EI32_V  0xfc00707f
#define MATCH_VSUXSEG4EI32_V 0x64006027
#define MASK_VSUXSEG4EI32_V  0xfc00707f
#define MATCH_VLUXSEG5EI32_V 0x84006007
#define MASK_VLUXSEG5EI32_V  0xfc00707f
#define MATCH_VSUXSEG5EI32_V 0x84006027
#define MASK_VSUXSEG5EI32_V  0xfc00707f
#define MATCH_VLUXSEG6EI32_V 0xa4006007
#define MASK_VLUXSEG6EI32_V  0xfc00707f
#define MATCH_VSUXSEG6EI32_V 0xa4006027
#define MASK_VSUXSEG6EI32_V  0xfc00707f
#define MATCH_VLUXSEG7EI32_V 0xc4006007
#define MASK_VLUXSEG7EI32_V  0xfc00707f
#define MATCH_VSUXSEG7EI32_V 0xc4006027
#define MASK_VSUXSEG7EI32_V  0xfc00707f
#define MATCH_VLUXSEG8EI32_V 0xe4006007
#define MASK_VLUXSEG8EI32_V  0xfc00707f
#define MATCH_VSUXSEG8EI32_V 0xe4006027
#define MASK_VSUXSEG8EI32_V  0xfc00707f

#define MATCH_VLOXSEG2EI64_V 0x2c007007
#define MASK_VLOXSEG2EI64_V  0xfc00707f
#define MATCH_VSOXSEG2EI64_V 0x2c007027
#define MASK_VSOXSEG2EI64_V  0xfc00707f
#define MATCH_VLOXSEG3EI64_V 0x4c007007
#define MASK_VLOXSEG3EI64_V  0xfc00707f
#define MATCH_VSOXSEG3EI64_V 0x4c007027
#define MASK_VSOXSEG3EI64_V  0xfc00707f
#define MATCH_VLOXSEG4EI64_V 0x6c007007
#define MASK_VLOXSEG4EI64_V  0xfc00707f
#define MATCH_VSOXSEG4EI64_V 0x6c007027
#define MASK_VSOXSEG4EI64_V  0xfc00707f
#define MATCH_VLOXSEG5EI64_V 0x8c007007
#define MASK_VLOXSEG5EI64_V  0xfc00707f
#define MATCH_VSOXSEG5EI64_V 0x8c007027
#define MASK_VSOXSEG5EI64_V  0xfc00707f
#define MATCH_VLOXSEG6EI64_V 0xac007007
#define MASK_VLOXSEG6EI64_V  0xfc00707f
#define MATCH_VSOXSEG6EI64_V 0xac007027
#define MASK_VSOXSEG6EI64_V  0xfc00707f
#define MATCH_VLOXSEG7EI64_V 0xcc007007
#define MASK_VLOXSEG7EI64_V  0xfc00707f
#define MATCH_VSOXSEG7EI64_V 0xcc007027
#define MASK_VSOXSEG7EI64_V  0xfc00707f
#define MATCH_VLOXSEG8EI64_V 0xec007007
#define MASK_VLOXSEG8EI64_V  0xfc00707f
#define MATCH_VSOXSEG8EI64_V 0xec007027
#define MASK_VSOXSEG8EI64_V  0xfc00707f

#define MATCH_VLUXSEG2EI64_V 0x24007007
#define MASK_VLUXSEG2EI64_V  0xfc00707f
#define MATCH_VSUXSEG2EI64_V 0x24007027
#define MASK_VSUXSEG2EI64_V  0xfc00707f
#define MATCH_VLUXSEG3EI64_V 0x44007007
#define MASK_VLUXSEG3EI64_V  0xfc00707f
#define MATCH_VSUXSEG3EI64_V 0x44007027
#define MASK_VSUXSEG3EI64_V  0xfc00707f
#define MATCH_VLUXSEG4EI64_V 0x64007007
#define MASK_VLUXSEG4EI64_V  0xfc00707f
#define MATCH_VSUXSEG4EI64_V 0x64007027
#define MASK_VSUXSEG4EI64_V  0xfc00707f
#define MATCH_VLUXSEG5EI64_V 0x84007007
#define MASK_VLUXSEG5EI64_V  0xfc00707f
#define MATCH_VSUXSEG5EI64_V 0x84007027
#define MASK_VSUXSEG5EI64_V  0xfc00707f
#define MATCH_VLUXSEG6EI64_V 0xa4007007
#define MASK_VLUXSEG6EI64_V  0xfc00707f
#define MATCH_VSUXSEG6EI64_V 0xa4007027
#define MASK_VSUXSEG6EI64_V  0xfc00707f
#define MATCH_VLUXSEG7EI64_V 0xc4007007
#define MASK_VLUXSEG7EI64_V  0xfc00707f
#define MATCH_VSUXSEG7EI64_V 0xc4007027
#define MASK_VSUXSEG7EI64_V  0xfc00707f
#define MATCH_VLUXSEG8EI64_V 0xe4007007
#define MASK_VLUXSEG8EI64_V  0xfc00707f
#define MATCH_VSUXSEG8EI64_V 0xe4007027
#define MASK_VSUXSEG8EI64_V  0xfc00707f

#define MATCH_VLSEG2E8FF_V 0x21000007
#define MASK_VLSEG2E8FF_V  0xfdf0707f
#define MATCH_VLSEG3E8FF_V 0x41000007
#define MASK_VLSEG3E8FF_V  0xfdf0707f
#define MATCH_VLSEG4E8FF_V 0x61000007
#define MASK_VLSEG4E8FF_V  0xfdf0707f
#define MATCH_VLSEG5E8FF_V 0x81000007
#define MASK_VLSEG5E8FF_V  0xfdf0707f
#define MATCH_VLSEG6E8FF_V 0xa1000007
#define MASK_VLSEG6E8FF_V  0xfdf0707f
#define MATCH_VLSEG7E8FF_V 0xc1000007
#define MASK_VLSEG7E8FF_V  0xfdf0707f
#define MATCH_VLSEG8E8FF_V 0xe1000007
#define MASK_VLSEG8E8FF_V  0xfdf0707f

#define MATCH_VLSEG2E16FF_V 0x21005007
#define MASK_VLSEG2E16FF_V  0xfdf0707f
#define MATCH_VLSEG3E16FF_V 0x41005007
#define MASK_VLSEG3E16FF_V  0xfdf0707f
#define MATCH_VLSEG4E16FF_V 0x61005007
#define MASK_VLSEG4E16FF_V  0xfdf0707f
#define MATCH_VLSEG5E16FF_V 0x81005007
#define MASK_VLSEG5E16FF_V  0xfdf0707f
#define MATCH_VLSEG6E16FF_V 0xa1005007
#define MASK_VLSEG6E16FF_V  0xfdf0707f
#define MATCH_VLSEG7E16FF_V 0xc1005007
#define MASK_VLSEG7E16FF_V  0xfdf0707f
#define MATCH_VLSEG8E16FF_V 0xe1005007
#define MASK_VLSEG8E16FF_V  0xfdf0707f

#define MATCH_VLSEG2E32FF_V 0x21006007
#define MASK_VLSEG2E32FF_V  0xfdf0707f
#define MATCH_VLSEG3E32FF_V 0x41006007
#define MASK_VLSEG3E32FF_V  0xfdf0707f
#define MATCH_VLSEG4E32FF_V 0x61006007
#define MASK_VLSEG4E32FF_V  0xfdf0707f
#define MATCH_VLSEG5E32FF_V 0x81006007
#define MASK_VLSEG5E32FF_V  0xfdf0707f
#define MATCH_VLSEG6E32FF_V 0xa1006007
#define MASK_VLSEG6E32FF_V  0xfdf0707f
#define MATCH_VLSEG7E32FF_V 0xc1006007
#define MASK_VLSEG7E32FF_V  0xfdf0707f
#define MATCH_VLSEG8E32FF_V 0xe1006007
#define MASK_VLSEG8E32FF_V  0xfdf0707f

#define MATCH_VLSEG2E64FF_V 0x21007007
#define MASK_VLSEG2E64FF_V  0xfdf0707f
#define MATCH_VLSEG3E64FF_V 0x41007007
#define MASK_VLSEG3E64FF_V  0xfdf0707f
#define MATCH_VLSEG4E64FF_V 0x61007007
#define MASK_VLSEG4E64FF_V  0xfdf0707f
#define MATCH_VLSEG5E64FF_V 0x81007007
#define MASK_VLSEG5E64FF_V  0xfdf0707f
#define MATCH_VLSEG6E64FF_V 0xa1007007
#define MASK_VLSEG6E64FF_V  0xfdf0707f
#define MATCH_VLSEG7E64FF_V 0xc1007007
#define MASK_VLSEG7E64FF_V  0xfdf0707f
#define MATCH_VLSEG8E64FF_V 0xe1007007
#define MASK_VLSEG8E64FF_V  0xfdf0707f

#define MATCH_VL1RE8_V   0x02800007
#define MASK_VL1RE8_V    0xfff0707f
#define MATCH_VL1RE16_V  0x02805007
#define MASK_VL1RE16_V   0xfff0707f
#define MATCH_VL1RE32_V  0x02806007
#define MASK_VL1RE32_V   0xfff0707f
#define MATCH_VL1RE64_V  0x02807007
#define MASK_VL1RE64_V   0xfff0707f

#define MATCH_VL2RE8_V   0x22800007
#define MASK_VL2RE8_V    0xfff0707f
#define MATCH_VL2RE16_V  0x22805007
#define MASK_VL2RE16_V   0xfff0707f
#define MATCH_VL2RE32_V  0x22806007
#define MASK_VL2RE32_V   0xfff0707f
#define MATCH_VL2RE64_V  0x22807007
#define MASK_VL2RE64_V   0xfff0707f

#define MATCH_VL4RE8_V   0x62800007
#define MASK_VL4RE8_V    0xfff0707f
#define MATCH_VL4RE16_V  0x62805007
#define MASK_VL4RE16_V   0xfff0707f
#define MATCH_VL4RE32_V  0x62806007
#define MASK_VL4RE32_V   0xfff0707f
#define MATCH_VL4RE64_V  0x62807007
#define MASK_VL4RE64_V   0xfff0707f

#define MATCH_VL8RE8_V   0xe2800007
#define MASK_VL8RE8_V    0xfff0707f
#define MATCH_VL8RE16_V  0xe2805007
#define MASK_VL8RE16_V   0xfff0707f
#define MATCH_VL8RE32_V  0xe2806007
#define MASK_VL8RE32_V   0xfff0707f
#define MATCH_VL8RE64_V  0xe2807007
#define MASK_VL8RE64_V   0xfff0707f

#define MATCH_VS1R_V 0x02800027
#define MASK_VS1R_V  0xfff0707f
#define MATCH_VS2R_V 0x22800027
#define MASK_VS2R_V  0xfff0707f
#define MATCH_VS4R_V 0x62800027
#define MASK_VS4R_V  0xfff0707f
#define MATCH_VS8R_V 0xe2800027
#define MASK_VS8R_V  0xfff0707f

/* RVV Andes  */
#define MATCH_VLXEI128_V 0x1c000007
#define MASK_VLXEI128_V  0xfc00707f
#define MATCH_VLXEI256_V 0x1c005007
#define MASK_VLXEI256_V  0xfc00707f
#define MATCH_VLXEI512_V 0x1c006007
#define MASK_VLXEI512_V  0xfc00707f
#define MATCH_VLXEI1024_V0x1c007007
#define MASK_VLXEI1024_V 0xfc00707f
#define MATCH_VSXEI128_V 0x1c000027
#define MASK_VSXEI128_V  0xfc00707f
#define MATCH_VSXEI256_V 0x1c005027
#define MASK_VSXEI256_V  0xfc00707f
#define MATCH_VSXEI512_V 0x1c006027
#define MASK_VSXEI512_V  0xfc00707f
#define MATCH_VSXEI1024_V0x1c007027
#define MASK_VSXEI1024_V 0xfc00707f


#ifdef DECLARE_INSN
DECLARE_INSN(vl1re8_v, MATCH_VL1RE8_V, MASK_VL1RE8_V)
DECLARE_INSN(vl1re16_v, MATCH_VL1RE16_V, MASK_VL1RE16_V)
DECLARE_INSN(vl1re32_v, MATCH_VL1RE32_V, MASK_VL1RE32_V)
DECLARE_INSN(vl1re64_v, MATCH_VL1RE64_V, MASK_VL1RE64_V)
DECLARE_INSN(vl2re8_v, MATCH_VL2RE8_V, MASK_VL2RE8_V)
DECLARE_INSN(vl2re16_v, MATCH_VL2RE16_V, MASK_VL2RE16_V)
DECLARE_INSN(vl2re32_v, MATCH_VL2RE32_V, MASK_VL2RE32_V)
DECLARE_INSN(vl2re64_v, MATCH_VL2RE64_V, MASK_VL2RE64_V)
DECLARE_INSN(vl4re8_v, MATCH_VL4RE8_V, MASK_VL4RE8_V)
DECLARE_INSN(vl4re16_v, MATCH_VL4RE16_V, MASK_VL4RE16_V)
DECLARE_INSN(vl4re32_v, MATCH_VL4RE32_V, MASK_VL4RE32_V)
DECLARE_INSN(vl4re64_v, MATCH_VL4RE64_V, MASK_VL4RE64_V)
DECLARE_INSN(vl8re8_v, MATCH_VL8RE8_V, MASK_VL8RE8_V)
DECLARE_INSN(vl8re16_v, MATCH_VL8RE16_V, MASK_VL8RE16_V)
DECLARE_INSN(vl8re32_v, MATCH_VL8RE32_V, MASK_VL8RE32_V)
DECLARE_INSN(vl8re64_v, MATCH_VL8RE64_V, MASK_VL8RE64_V)
#endif

#ifdef DECLARE_INSN
DECLARE_INSN(vs1r_v, MATCH_VS1R_V, MASK_VS1R_V)
DECLARE_INSN(vs2r_v, MATCH_VS2R_V, MASK_VS2R_V)
DECLARE_INSN(vs4r_v, MATCH_VS4R_V, MASK_VS4R_V)
DECLARE_INSN(vs8r_v, MATCH_VS8R_V, MASK_VS8R_V)
#endif

/* Temporary AMO encoding info

width
010 AMO*.W
011 AMO*.D
100 AMO*.Q
000 VAMO*EI8.V
101 VAMO*EI16.V
110 VAMO*EI32.V
111 VAMO*EI64.V

amoop
00001 vamoswap
00000 vamoadd
00100 vamoxor
01100 vamoand
01000 vamoor
10000 vamomin
10100 vamomax
11000 vamominu
11100 vamomaxu

   31-27 26 25 24-20 19-15 14-12 11-7    6-0
   amoop wd vm  vs2   rs1  width vs3/vd  opcode
   00001 x 1 xxxxx xxxxx 110 xxxxx 0101111
   0000 1x1x xxxx xxxx x110 xxxx x010 1111
   1111 1010 0000 0000 0111 0000 0111 1111 */

#define MATCH_VAMOADDEI8_V  0x0000002f
#define MASK_VAMOADDEI8_V   0xf800707f
#define MATCH_VAMOSWAPEI8_V 0x0800002f
#define MASK_VAMOSWAPEI8_V  0xf800707f
#define MATCH_VAMOXOREI8_V  0x2000002f
#define MASK_VAMOXOREI8_V   0xf800707f
#define MATCH_VAMOANDEI8_V  0x6000002f
#define MASK_VAMOANDEI8_V   0xf800707f
#define MATCH_VAMOOREI8_V   0x4000002f
#define MASK_VAMOOREI8_V    0xf800707f
#define MATCH_VAMOMINEI8_V  0x8000002f
#define MASK_VAMOMINEI8_V   0xf800707f
#define MATCH_VAMOMAXEI8_V  0xa000002f
#define MASK_VAMOMAXEI8_V   0xf800707f
#define MATCH_VAMOMINUEI8_V 0xc000002f
#define MASK_VAMOMINUEI8_V  0xf800707f
#define MATCH_VAMOMAXUEI8_V 0xe000002f
#define MASK_VAMOMAXUEI8_V  0xf800707f

#define MATCH_VAMOADDEI16_V  0x0000502f
#define MASK_VAMOADDEI16_V   0xf800707f
#define MATCH_VAMOSWAPEI16_V 0x0800502f
#define MASK_VAMOSWAPEI16_V  0xf800707f
#define MATCH_VAMOXOREI16_V  0x2000502f
#define MASK_VAMOXOREI16_V   0xf800707f
#define MATCH_VAMOANDEI16_V  0x6000502f
#define MASK_VAMOANDEI16_V   0xf800707f
#define MATCH_VAMOOREI16_V   0x4000502f
#define MASK_VAMOOREI16_V    0xf800707f
#define MATCH_VAMOMINEI16_V  0x8000502f
#define MASK_VAMOMINEI16_V   0xf800707f
#define MATCH_VAMOMAXEI16_V  0xa000502f
#define MASK_VAMOMAXEI16_V   0xf800707f
#define MATCH_VAMOMINUEI16_V 0xc000502f
#define MASK_VAMOMINUEI16_V  0xf800707f
#define MATCH_VAMOMAXUEI16_V 0xe000502f
#define MASK_VAMOMAXUEI16_V  0xf800707f

#define MATCH_VAMOADDEI32_V  0x0000602f
#define MASK_VAMOADDEI32_V   0xf800707f
#define MATCH_VAMOSWAPEI32_V 0x0800602f
#define MASK_VAMOSWAPEI32_V  0xf800707f
#define MATCH_VAMOXOREI32_V  0x2000602f
#define MASK_VAMOXOREI32_V   0xf800707f
#define MATCH_VAMOANDEI32_V  0x6000602f
#define MASK_VAMOANDEI32_V   0xf800707f
#define MATCH_VAMOOREI32_V   0x4000602f
#define MASK_VAMOOREI32_V    0xf800707f
#define MATCH_VAMOMINEI32_V  0x8000602f
#define MASK_VAMOMINEI32_V   0xf800707f
#define MATCH_VAMOMAXEI32_V  0xa000602f
#define MASK_VAMOMAXEI32_V   0xf800707f
#define MATCH_VAMOMINUEI32_V 0xc000602f
#define MASK_VAMOMINUEI32_V  0xf800707f
#define MATCH_VAMOMAXUEI32_V 0xe000602f
#define MASK_VAMOMAXUEI32_V  0xf800707f

#define MATCH_VAMOADDEI64_V  0x0000702f
#define MASK_VAMOADDEI64_V   0xf800707f
#define MATCH_VAMOSWAPEI64_V 0x0800702f
#define MASK_VAMOSWAPEI64_V  0xf800707f
#define MATCH_VAMOXOREI64_V  0x2000702f
#define MASK_VAMOXOREI64_V   0xf800707f
#define MATCH_VAMOANDEI64_V  0x6000702f
#define MASK_VAMOANDEI64_V   0xf800707f
#define MATCH_VAMOOREI64_V   0x4000702f
#define MASK_VAMOOREI64_V    0xf800707f
#define MATCH_VAMOMINEI64_V  0x8000702f
#define MASK_VAMOMINEI64_V   0xf800707f
#define MATCH_VAMOMAXEI64_V  0xa000702f
#define MASK_VAMOMAXEI64_V   0xf800707f
#define MATCH_VAMOMINUEI64_V 0xc000702f
#define MASK_VAMOMINUEI64_V  0xf800707f
#define MATCH_VAMOMAXUEI64_V 0xe000702f
#define MASK_VAMOMAXUEI64_V  0xf800707f

/* Temporary ALU encoding info

funct3
000 OPIVV vv
001 OPFVV vv
010 OPMVV vv
011 OPIVI vi  simm[4:0]
100 OPIVX vx  GPR x-reg rs1
101 OPFVF vf  FP f-reg rs1
110 OPMVX vx  GPR x-reg rs1
111 OPCFG si  GPR x-reg rs1 & rs2/imm

INT OPI
funct6
000000 vadd
000001
000010 vsub
000011 vrsub
000100 vminu
000101 vmin
000110 vmaxu
000111 vmax
001000
001001 vand
001010 vor
001011 vxor
001100 vrgather
001101
001110 vslideup, vrgatherei16
001111 vslidedown
010000 vadc
010001 vmadc
010010 vsbc
010011 vmsbc
010100
010101
010110
010111 vmerge/vmv
011000 vmseq
011001 vmsne
011010 vmsltu
011011 vmslt
011100 vmsleu
011101 vmsle
011110 vmsgtu
011111 vmsgt
100000 vsaddu
100001 vsadd
100010 vssubu
100011 vssub
100100
100101 vsll
100110
100111 vmv<nf>r (nf = 1, 2, 4, 8)
101000 vsrl
101001 vsra
101010 vssrl
101011 vssra
101100 vnsrl
101101 vnsra
101110 vnclipu
101111 vnclip
110000 vwredsumu
110001 vwredsum
110010
110011
110100
110101
110110
110111
111000 vdotu **
111001 vdot **
111010
111011
111100 vqmaccu
111101 vqmacc
111110 vqmaccus
111111 vqmaccsu

INT OPM
funct6
000000 vredsum
000001 vredand
000010 vredor
000011 vredxor
000100 vredminu
000101 vredmin
000110 vredmaxu
000111 vredmax
001000 vaaddu
001001 vaadd
001010 vasubu
001011 vasub
001100
001101
001110 vslide1up
001111 vslide1down
010000 VRXUNARY0/VWXUNARY0
010001
010010 VXUNARY0
010011
010100 VMUNARY0
010101
010110
010111 vcompress
011000 vmandnot
011001 vmand
011010 vmor
011011 vmxor
011100 vmornot
011101 vmnand
011110 vmnor
011111 vmxnor
100000 vdivu
100001 vdiv
100010 vremu
100011 vrem
100100 vmulhu
100101 vmul
100110 vmulhsu
100111 vmulh
101000
101001 vmadd
101010
101011 vnmsub
101100
101101 vmacc
101110
101111 vnmsac
110000 vwaddu
110001 vwadd
110010 vwsubu
110011 vwsub
110100 vwaddu.w
110101 vwadd.w
110110 vwsubu.w
110111 vwsub.w
111000 vwmulu
111001
111010 vwmulsu
111011 vwmul
111100 vwmaccu
111101 vwmacc
111110 vwmaccus
111111 vwmaccsu

VRXUNARY0
vs2, funct3=X
00000 vmv.s.x

VWXUNARY0
vs1, funct3=V
00000 vmv.x.s
10000 vpopc
10001 vfirst

VXUNARY0
vs1, funct3=V
00010 vzext.vf8
00011 vsext.vf8
00100 vzext.vf4
00101 vsext.vf4
00110 vzext.vf2
00111 vsext.vf2

VMUNARY0
rs1
00001 vmsbf
00010 vmsof
00011 vmsif
10000 viota
10001 vid

VFLOAT
funct6
000000 vfadd
000001 vfredsum
000010 vfsub
000011 vfredosum
000100 vfmin
000101 vfredmin
000110 vfmax
000111 vfredmax
001000 vfsgnj
001001 vfsgnn
001010 vfsgnx
001011
001100
001101
001110 vfslide1up
001111 vfslide1down
010000 VRFUNARY0/VWFUNARY0
010001
010010 VFUNARY0
010011 VFUNARY1
010100
010101
010110
010111 vfmerge/vfmv
011000 vmfeq
011001 vmfle
011010
011011 vmflt
011100 vmfne
011101 vmfgt
011110
011111 vmfge
100000 vfdiv
100001 vfrdiv
100010
100011
100100 vfmul
100101
100110
100111 vfrsub
101000 vfmadd
101001 vfnmadd
101010 vfmsub
101011 vfnmsub
101100 vfmacc
101101 vfnmacc
101110 vfmsac
101111 vfnmsac
110000 vfwadd
110001 vfwredsum
110010 vfwsub
110011 vfwredosum
110100 vfwadd.w
110101
110110 vfwsub.w
110111
111000 vfwmul
111001 vfdot
111010
111011
111100 vfwmacc
111101 vfwnmacc
111110 vfwmsac
111111 vfwnmsac

VRFUNARY0
vs2, funct3=F
00000 vfmv.s.f

VWFUNARY0
vs1, funct3=V
00000 vfmv.f.s

VFUNARY0
vs1
00000 vfcvt.xu.f.v
00001 vfcvt.x.f.v
00010 vfcvt.f.xu.v
00011 vfcvt.f.x.v
00110 vfcvt.rtz.xu.f.v
00111 vfcvt.rtz.x.f.v

01000 vfwcvt.xu.f.v
01001 vfwcvt.x.f.v
01010 vfwcvt.f.xu.v
01011 vfwcvt.f.x.v
01100 vfwcvt.f.f.v
01110 vfwcvt.rtz.xu.f.v
01111 vfwcvt.rtz.x.f.v

10000 vfncvt.xu.f.w
10001 vfncvt.x.f.w
10010 vfncvt.f.xu.w
10011 vfncvt.f.x.w
10100 vfncvt.f.f.w
10101 vfncvt.rod.f.f.w
10110 vfncvt.rtz.xu.f.v
10111 vfncvt.rtz.x.f.v

VFUNARY1
vs1
00000 vfsqrt.v
00100 vfrsqrte7.v
00101 vfrece7.v
10000 vfclass.v

31-26 25 24-20   19-15     14-12 11-7 6-0
funct6 VM  VS2  VS1/RS1/IMM funct3 VD   opcode
010000 x xxxxx 00000 001 xxxxx 1010111
0100 00xx xxxx 0000 0001 xxxx x101 0111
*/

#define MATCH_VADD_VV  0x00000057
#define MASK_VADD_VV   0xfc00707f
#define MATCH_VADD_VX  0x00004057
#define MASK_VADD_VX   0xfc00707f
#define MATCH_VADD_VI  0x00003057
#define MASK_VADD_VI   0xfc00707f
#define MATCH_VSUB_VV  0x08000057
#define MASK_VSUB_VV   0xfc00707f
#define MATCH_VSUB_VX  0x08004057
#define MASK_VSUB_VX   0xfc00707f
#define MATCH_VRSUB_VX 0x0c004057
#define MASK_VRSUB_VX  0xfc00707f
#define MATCH_VRSUB_VI 0x0c003057
#define MASK_VRSUB_VI  0xfc00707f

#define MATCH_VWCVT_X_X_V  0xc4006057
#define MASK_VWCVT_X_X_V   0xfc0ff07f
#define MATCH_VWCVTU_X_X_V 0xc0006057
#define MASK_VWCVTU_X_X_V  0xfc0ff07f

#define MATCH_VWADD_VV   0xc4002057
#define MASK_VWADD_VV    0xfc00707f
#define MATCH_VWADD_VX   0xc4006057
#define MASK_VWADD_VX    0xfc00707f
#define MATCH_VWSUB_VV   0xcc002057
#define MASK_VWSUB_VV    0xfc00707f
#define MATCH_VWSUB_VX   0xcc006057
#define MASK_VWSUB_VX    0xfc00707f
#define MATCH_VWADD_WV   0xd4002057
#define MASK_VWADD_WV    0xfc00707f
#define MATCH_VWADD_WX   0xd4006057
#define MASK_VWADD_WX    0xfc00707f
#define MATCH_VWSUB_WV   0xdc002057
#define MASK_VWSUB_WV    0xfc00707f
#define MATCH_VWSUB_WX   0xdc006057
#define MASK_VWSUB_WX    0xfc00707f
#define MATCH_VWADDU_VV  0xc0002057
#define MASK_VWADDU_VV   0xfc00707f
#define MATCH_VWADDU_VX  0xc0006057
#define MASK_VWADDU_VX   0xfc00707f
#define MATCH_VWSUBU_VV  0xc8002057
#define MASK_VWSUBU_VV   0xfc00707f
#define MATCH_VWSUBU_VX  0xc8006057
#define MASK_VWSUBU_VX   0xfc00707f
#define MATCH_VWADDU_WV  0xd0002057
#define MASK_VWADDU_WV   0xfc00707f
#define MATCH_VWADDU_WX  0xd0006057
#define MASK_VWADDU_WX   0xfc00707f
#define MATCH_VWSUBU_WV  0xd8002057
#define MASK_VWSUBU_WV   0xfc00707f
#define MATCH_VWSUBU_WX  0xd8006057
#define MASK_VWSUBU_WX   0xfc00707f

#define MATCH_VZEXT_VF8 0x48012057
#define MASK_VZEXT_VF8  0xfc0ff07f
#define MATCH_VSEXT_VF8 0x4801a057
#define MASK_VSEXT_VF8  0xfc0ff07f
#define MATCH_VZEXT_VF4 0x48022057
#define MASK_VZEXT_VF4  0xfc0ff07f
#define MATCH_VSEXT_VF4 0x4802a057
#define MASK_VSEXT_VF4  0xfc0ff07f
#define MATCH_VZEXT_VF2 0x48032057
#define MASK_VZEXT_VF2  0xfc0ff07f
#define MATCH_VSEXT_VF2 0x4803a057
#define MASK_VSEXT_VF2  0xfc0ff07f

#define MATCH_VADC_VVM  0x40000057
#define MASK_VADC_VVM   0xfe00707f
#define MATCH_VADC_VXM  0x40004057
#define MASK_VADC_VXM   0xfe00707f
#define MATCH_VADC_VIM  0x40003057
#define MASK_VADC_VIM   0xfe00707f
#define MATCH_VMADC_VVM 0x44000057
#define MASK_VMADC_VVM  0xfe00707f
#define MATCH_VMADC_VXM 0x44004057
#define MASK_VMADC_VXM  0xfe00707f
#define MATCH_VMADC_VIM 0x44003057
#define MASK_VMADC_VIM  0xfe00707f
#define MATCH_VMADC_VV  0x46000057
#define MASK_VMADC_VV   0xfe00707f
#define MATCH_VMADC_VX  0x46004057
#define MASK_VMADC_VX   0xfe00707f
#define MATCH_VMADC_VI  0x46003057
#define MASK_VMADC_VI   0xfe00707f
#define MATCH_VSBC_VVM  0x48000057
#define MASK_VSBC_VVM   0xfe00707f
#define MATCH_VSBC_VXM  0x48004057
#define MASK_VSBC_VXM   0xfe00707f
#define MATCH_VMSBC_VVM 0x4c000057
#define MASK_VMSBC_VVM  0xfe00707f
#define MATCH_VMSBC_VXM 0x4c004057
#define MASK_VMSBC_VXM  0xfe00707f
#define MATCH_VMSBC_VV  0x4e000057
#define MASK_VMSBC_VV   0xfe00707f
#define MATCH_VMSBC_VX  0x4e004057
#define MASK_VMSBC_VX   0xfe00707f

#define MATCH_VNOT_V  0x2c0fb057
#define MASK_VNOT_V   0xfc0ff07f

#define MATCH_VAND_VV  0x24000057
#define MASK_VAND_VV   0xfc00707f
#define MATCH_VAND_VX  0x24004057
#define MASK_VAND_VX   0xfc00707f
#define MATCH_VAND_VI  0x24003057
#define MASK_VAND_VI   0xfc00707f
#define MATCH_VOR_VV   0x28000057
#define MASK_VOR_VV    0xfc00707f
#define MATCH_VOR_VX   0x28004057
#define MASK_VOR_VX    0xfc00707f
#define MATCH_VOR_VI   0x28003057
#define MASK_VOR_VI    0xfc00707f
#define MATCH_VXOR_VV  0x2c000057
#define MASK_VXOR_VV   0xfc00707f
#define MATCH_VXOR_VX  0x2c004057
#define MASK_VXOR_VX   0xfc00707f
#define MATCH_VXOR_VI  0x2c003057
#define MASK_VXOR_VI   0xfc00707f

#define MATCH_VSLL_VV 0x94000057
#define MASK_VSLL_VV  0xfc00707f
#define MATCH_VSLL_VX 0x94004057
#define MASK_VSLL_VX  0xfc00707f
#define MATCH_VSLL_VI 0x94003057
#define MASK_VSLL_VI  0xfc00707f
#define MATCH_VSRL_VV 0xa0000057
#define MASK_VSRL_VV  0xfc00707f
#define MATCH_VSRL_VX 0xa0004057
#define MASK_VSRL_VX  0xfc00707f
#define MATCH_VSRL_VI 0xa0003057
#define MASK_VSRL_VI  0xfc00707f
#define MATCH_VSRA_VV 0xa4000057
#define MASK_VSRA_VV  0xfc00707f
#define MATCH_VSRA_VX 0xa4004057
#define MASK_VSRA_VX  0xfc00707f
#define MATCH_VSRA_VI 0xa4003057
#define MASK_VSRA_VI  0xfc00707f

#define MATCH_VNCVT_X_X_W 0xb0004057
#define MASK_VNCVT_X_X_W  0xfc0ff07f

#define MATCH_VNSRL_WV  0xb0000057
#define MASK_VNSRL_WV   0xfc00707f
#define MATCH_VNSRL_WX  0xb0004057
#define MASK_VNSRL_WX   0xfc00707f
#define MATCH_VNSRL_WI  0xb0003057
#define MASK_VNSRL_WI   0xfc00707f
#define MATCH_VNSRA_WV  0xb4000057
#define MASK_VNSRA_WV   0xfc00707f
#define MATCH_VNSRA_WX  0xb4004057
#define MASK_VNSRA_WX   0xfc00707f
#define MATCH_VNSRA_WI  0xb4003057
#define MASK_VNSRA_WI   0xfc00707f

#define MATCH_VMSEQ_VV  0x60000057
#define MASK_VMSEQ_VV   0xfc00707f
#define MATCH_VMSEQ_VX  0x60004057
#define MASK_VMSEQ_VX   0xfc00707f
#define MATCH_VMSEQ_VI  0x60003057
#define MASK_VMSEQ_VI   0xfc00707f
#define MATCH_VMSNE_VV  0x64000057
#define MASK_VMSNE_VV   0xfc00707f
#define MATCH_VMSNE_VX  0x64004057
#define MASK_VMSNE_VX   0xfc00707f
#define MATCH_VMSNE_VI  0x64003057
#define MASK_VMSNE_VI   0xfc00707f
#define MATCH_VMSLT_VV  0x6c000057
#define MASK_VMSLT_VV   0xfc00707f
#define MATCH_VMSLT_VX  0x6c004057
#define MASK_VMSLT_VX   0xfc00707f
#define MATCH_VMSLTU_VV 0x68000057
#define MASK_VMSLTU_VV  0xfc00707f
#define MATCH_VMSLTU_VX 0x68004057
#define MASK_VMSLTU_VX  0xfc00707f
#define MATCH_VMSLE_VV  0x74000057
#define MASK_VMSLE_VV   0xfc00707f
#define MATCH_VMSLE_VX  0x74004057
#define MASK_VMSLE_VX   0xfc00707f
#define MATCH_VMSLE_VI  0x74003057
#define MASK_VMSLE_VI   0xfc00707f
#define MATCH_VMSLEU_VV 0x70000057
#define MASK_VMSLEU_VV  0xfc00707f
#define MATCH_VMSLEU_VX 0x70004057
#define MASK_VMSLEU_VX  0xfc00707f
#define MATCH_VMSLEU_VI 0x70003057
#define MASK_VMSLEU_VI  0xfc00707f
#define MATCH_VMSGT_VX  0x7c004057
#define MASK_VMSGT_VX   0xfc00707f
#define MATCH_VMSGT_VI  0x7c003057
#define MASK_VMSGT_VI   0xfc00707f
#define MATCH_VMSGTU_VX 0x78004057
#define MASK_VMSGTU_VX  0xfc00707f
#define MATCH_VMSGTU_VI 0x78003057
#define MASK_VMSGTU_VI  0xfc00707f

#define MATCH_VMIN_VV  0x14000057
#define MASK_VMIN_VV   0xfc00707f
#define MATCH_VMIN_VX  0x14004057
#define MASK_VMIN_VX   0xfc00707f
#define MATCH_VMAX_VV  0x1c000057
#define MASK_VMAX_VV   0xfc00707f
#define MATCH_VMAX_VX  0x1c004057
#define MASK_VMAX_VX   0xfc00707f
#define MATCH_VMINU_VV 0x10000057
#define MASK_VMINU_VV  0xfc00707f
#define MATCH_VMINU_VX 0x10004057
#define MASK_VMINU_VX  0xfc00707f
#define MATCH_VMAXU_VV 0x18000057
#define MASK_VMAXU_VV  0xfc00707f
#define MATCH_VMAXU_VX 0x18004057
#define MASK_VMAXU_VX  0xfc00707f

#define MATCH_VMUL_VV    0x94002057
#define MASK_VMUL_VV     0xfc00707f
#define MATCH_VMUL_VX    0x94006057
#define MASK_VMUL_VX     0xfc00707f
#define MATCH_VMULH_VV   0x9c002057
#define MASK_VMULH_VV    0xfc00707f
#define MATCH_VMULH_VX   0x9c006057
#define MASK_VMULH_VX    0xfc00707f
#define MATCH_VMULHU_VV  0x90002057
#define MASK_VMULHU_VV   0xfc00707f
#define MATCH_VMULHU_VX  0x90006057
#define MASK_VMULHU_VX   0xfc00707f
#define MATCH_VMULHSU_VV 0x98002057
#define MASK_VMULHSU_VV  0xfc00707f
#define MATCH_VMULHSU_VX 0x98006057
#define MASK_VMULHSU_VX  0xfc00707f

#define MATCH_VWMUL_VV   0xec002057
#define MASK_VWMUL_VV    0xfc00707f
#define MATCH_VWMUL_VX   0xec006057
#define MASK_VWMUL_VX    0xfc00707f
#define MATCH_VWMULU_VV  0xe0002057
#define MASK_VWMULU_VV   0xfc00707f
#define MATCH_VWMULU_VX  0xe0006057
#define MASK_VWMULU_VX   0xfc00707f
#define MATCH_VWMULSU_VV 0xe8002057
#define MASK_VWMULSU_VV  0xfc00707f
#define MATCH_VWMULSU_VX 0xe8006057
#define MASK_VWMULSU_VX  0xfc00707f

#define MATCH_VMACC_VV  0xb4002057
#define MASK_VMACC_VV   0xfc00707f
#define MATCH_VMACC_VX  0xb4006057
#define MASK_VMACC_VX   0xfc00707f
#define MATCH_VNMSAC_VV 0xbc002057
#define MASK_VNMSAC_VV  0xfc00707f
#define MATCH_VNMSAC_VX 0xbc006057
#define MASK_VNMSAC_VX  0xfc00707f
#define MATCH_VMADD_VV  0xa4002057
#define MASK_VMADD_VV   0xfc00707f
#define MATCH_VMADD_VX  0xa4006057
#define MASK_VMADD_VX   0xfc00707f
#define MATCH_VNMSUB_VV 0xac002057
#define MASK_VNMSUB_VV  0xfc00707f
#define MATCH_VNMSUB_VX 0xac006057
#define MASK_VNMSUB_VX  0xfc00707f

#define MATCH_VWMACCU_VV  0xf0002057
#define MASK_VWMACCU_VV   0xfc00707f
#define MATCH_VWMACCU_VX  0xf0006057
#define MASK_VWMACCU_VX   0xfc00707f
#define MATCH_VWMACC_VV   0xf4002057
#define MASK_VWMACC_VV    0xfc00707f
#define MATCH_VWMACC_VX   0xf4006057
#define MASK_VWMACC_VX    0xfc00707f
#define MATCH_VWMACCSU_VV 0xfc002057
#define MASK_VWMACCSU_VV  0xfc00707f
#define MATCH_VWMACCSU_VX 0xfc006057
#define MASK_VWMACCSU_VX  0xfc00707f
#define MATCH_VWMACCUS_VX 0xf8006057
#define MASK_VWMACCUS_VX  0xfc00707f

#define MATCH_VQMACCU_VV  0xf0000057
#define MASK_VQMACCU_VV   0xfc00707f
#define MATCH_VQMACCU_VX  0xf0004057
#define MASK_VQMACCU_VX   0xfc00707f
#define MATCH_VQMACC_VV   0xf4000057
#define MASK_VQMACC_VV    0xfc00707f
#define MATCH_VQMACC_VX   0xf4004057
#define MASK_VQMACC_VX    0xfc00707f
#define MATCH_VQMACCSU_VV 0xfc000057
#define MASK_VQMACCSU_VV  0xfc00707f
#define MATCH_VQMACCSU_VX 0xfc004057
#define MASK_VQMACCSU_VX  0xfc00707f
#define MATCH_VQMACCUS_VX 0xf8004057
#define MASK_VQMACCUS_VX  0xfc00707f

#define MATCH_VDIV_VV  0x84002057
#define MASK_VDIV_VV   0xfc00707f
#define MATCH_VDIV_VX  0x84006057
#define MASK_VDIV_VX   0xfc00707f
#define MATCH_VDIVU_VV 0x80002057
#define MASK_VDIVU_VV  0xfc00707f
#define MATCH_VDIVU_VX 0x80006057
#define MASK_VDIVU_VX  0xfc00707f
#define MATCH_VREM_VV  0x8c002057
#define MASK_VREM_VV   0xfc00707f
#define MATCH_VREM_VX  0x8c006057
#define MASK_VREM_VX   0xfc00707f
#define MATCH_VREMU_VV 0x88002057
#define MASK_VREMU_VV  0xfc00707f
#define MATCH_VREMU_VX 0x88006057
#define MASK_VREMU_VX  0xfc00707f

#define MATCH_VMERGE_VVM 0x5c000057
#define MASK_VMERGE_VVM  0xfe00707f
#define MATCH_VMERGE_VXM 0x5c004057
#define MASK_VMERGE_VXM  0xfe00707f
#define MATCH_VMERGE_VIM 0x5c003057
#define MASK_VMERGE_VIM  0xfe00707f

#define MATCH_VMV_V_V   0x5e000057
#define MASK_VMV_V_V    0xfff0707f
#define MATCH_VMV_V_X   0x5e004057
#define MASK_VMV_V_X    0xfff0707f
#define MATCH_VMV_V_I   0x5e003057
#define MASK_VMV_V_I    0xfff0707f

#define MATCH_VSADDU_VV 0x80000057
#define MASK_VSADDU_VV  0xfc00707f
#define MATCH_VSADDU_VX 0x80004057
#define MASK_VSADDU_VX  0xfc00707f
#define MATCH_VSADDU_VI 0x80003057
#define MASK_VSADDU_VI  0xfc00707f
#define MATCH_VSADD_VV  0x84000057
#define MASK_VSADD_VV   0xfc00707f
#define MATCH_VSADD_VX  0x84004057
#define MASK_VSADD_VX   0xfc00707f
#define MATCH_VSADD_VI  0x84003057
#define MASK_VSADD_VI   0xfc00707f
#define MATCH_VSSUBU_VV 0x88000057
#define MASK_VSSUBU_VV  0xfc00707f
#define MATCH_VSSUBU_VX 0x88004057
#define MASK_VSSUBU_VX  0xfc00707f
#define MATCH_VSSUB_VV  0x8c000057
#define MASK_VSSUB_VV   0xfc00707f
#define MATCH_VSSUB_VX  0x8c004057
#define MASK_VSSUB_VX   0xfc00707f

#define MATCH_VAADDU_VV 0x20002057
#define MASK_VAADDU_VV  0xfc00707f
#define MATCH_VAADDU_VX 0x20006057
#define MASK_VAADDU_VX  0xfc00707f
#define MATCH_VAADD_VV  0x24002057
#define MASK_VAADD_VV   0xfc00707f
#define MATCH_VAADD_VX  0x24006057
#define MASK_VAADD_VX   0xfc00707f
#define MATCH_VASUBU_VV 0x28002057
#define MASK_VASUBU_VV  0xfc00707f
#define MATCH_VASUBU_VX 0x28006057
#define MASK_VASUBU_VX  0xfc00707f
#define MATCH_VASUB_VV  0x2c002057
#define MASK_VASUB_VV   0xfc00707f
#define MATCH_VASUB_VX  0x2c006057
#define MASK_VASUB_VX   0xfc00707f

#define MATCH_VSMUL_VV  0x9c000057
#define MASK_VSMUL_VV   0xfc00707f
#define MATCH_VSMUL_VX  0x9c004057
#define MASK_VSMUL_VX   0xfc00707f

#define MATCH_VSSRL_VV  0xa8000057
#define MASK_VSSRL_VV   0xfc00707f
#define MATCH_VSSRL_VX  0xa8004057
#define MASK_VSSRL_VX   0xfc00707f
#define MATCH_VSSRL_VI  0xa8003057
#define MASK_VSSRL_VI   0xfc00707f
#define MATCH_VSSRA_VV  0xac000057
#define MASK_VSSRA_VV   0xfc00707f
#define MATCH_VSSRA_VX  0xac004057
#define MASK_VSSRA_VX   0xfc00707f
#define MATCH_VSSRA_VI  0xac003057
#define MASK_VSSRA_VI   0xfc00707f

#define MATCH_VNCLIPU_WV 0xb8000057
#define MASK_VNCLIPU_WV  0xfc00707f
#define MATCH_VNCLIPU_WX 0xb8004057
#define MASK_VNCLIPU_WX  0xfc00707f
#define MATCH_VNCLIPU_WI 0xb8003057
#define MASK_VNCLIPU_WI  0xfc00707f
#define MATCH_VNCLIP_WV  0xbc000057
#define MASK_VNCLIP_WV   0xfc00707f
#define MATCH_VNCLIP_WX  0xbc004057
#define MASK_VNCLIP_WX   0xfc00707f
#define MATCH_VNCLIP_WI  0xbc003057
#define MASK_VNCLIP_WI   0xfc00707f

#define MATCH_VFADD_VV  0x00001057
#define MASK_VFADD_VV   0xfc00707f
#define MATCH_VFADD_VF  0x00005057
#define MASK_VFADD_VF   0xfc00707f
#define MATCH_VFSUB_VV  0x08001057
#define MASK_VFSUB_VV   0xfc00707f
#define MATCH_VFSUB_VF  0x08005057
#define MASK_VFSUB_VF   0xfc00707f
#define MATCH_VFRSUB_VF 0x9c005057
#define MASK_VFRSUB_VF  0xfc00707f

#define MATCH_VFWADD_VV  0xc0001057
#define MASK_VFWADD_VV   0xfc00707f
#define MATCH_VFWADD_VF  0xc0005057
#define MASK_VFWADD_VF   0xfc00707f
#define MATCH_VFWSUB_VV  0xc8001057
#define MASK_VFWSUB_VV   0xfc00707f
#define MATCH_VFWSUB_VF  0xc8005057
#define MASK_VFWSUB_VF   0xfc00707f
#define MATCH_VFWADD_WV  0xd0001057
#define MASK_VFWADD_WV   0xfc00707f
#define MATCH_VFWADD_WF  0xd0005057
#define MASK_VFWADD_WF   0xfc00707f
#define MATCH_VFWSUB_WV  0xd8001057
#define MASK_VFWSUB_WV   0xfc00707f
#define MATCH_VFWSUB_WF  0xd8005057
#define MASK_VFWSUB_WF   0xfc00707f

#define MATCH_VFMUL_VV  0x90001057
#define MASK_VFMUL_VV   0xfc00707f
#define MATCH_VFMUL_VF  0x90005057
#define MASK_VFMUL_VF   0xfc00707f
#define MATCH_VFDIV_VV  0x80001057
#define MASK_VFDIV_VV   0xfc00707f
#define MATCH_VFDIV_VF  0x80005057
#define MASK_VFDIV_VF   0xfc00707f
#define MATCH_VFRDIV_VF 0x84005057
#define MASK_VFRDIV_VF  0xfc00707f

#define MATCH_VFWMUL_VV 0xe0001057
#define MASK_VFWMUL_VV  0xfc00707f
#define MATCH_VFWMUL_VF 0xe0005057
#define MASK_VFWMUL_VF  0xfc00707f

#define MATCH_VFMADD_VV  0xa0001057
#define MASK_VFMADD_VV   0xfc00707f
#define MATCH_VFMADD_VF  0xa0005057
#define MASK_VFMADD_VF   0xfc00707f
#define MATCH_VFNMADD_VV 0xa4001057
#define MASK_VFNMADD_VV  0xfc00707f
#define MATCH_VFNMADD_VF 0xa4005057
#define MASK_VFNMADD_VF  0xfc00707f
#define MATCH_VFMSUB_VV  0xa8001057
#define MASK_VFMSUB_VV   0xfc00707f
#define MATCH_VFMSUB_VF  0xa8005057
#define MASK_VFMSUB_VF   0xfc00707f
#define MATCH_VFNMSUB_VV 0xac001057
#define MASK_VFNMSUB_VV  0xfc00707f
#define MATCH_VFNMSUB_VF 0xac005057
#define MASK_VFNMSUB_VF  0xfc00707f
#define MATCH_VFMACC_VV  0xb0001057
#define MASK_VFMACC_VV   0xfc00707f
#define MATCH_VFMACC_VF  0xb0005057
#define MASK_VFMACC_VF   0xfc00707f
#define MATCH_VFNMACC_VV 0xb4001057
#define MASK_VFNMACC_VV  0xfc00707f
#define MATCH_VFNMACC_VF 0xb4005057
#define MASK_VFNMACC_VF  0xfc00707f
#define MATCH_VFMSAC_VV  0xb8001057
#define MASK_VFMSAC_VV   0xfc00707f
#define MATCH_VFMSAC_VF  0xb8005057
#define MASK_VFMSAC_VF   0xfc00707f
#define MATCH_VFNMSAC_VV 0xbc001057
#define MASK_VFNMSAC_VV  0xfc00707f
#define MATCH_VFNMSAC_VF 0xbc005057
#define MASK_VFNMSAC_VF  0xfc00707f

#define MATCH_VFWMACC_VV  0xf0001057
#define MASK_VFWMACC_VV   0xfc00707f
#define MATCH_VFWMACC_VF  0xf0005057
#define MASK_VFWMACC_VF   0xfc00707f
#define MATCH_VFWNMACC_VV 0xf4001057
#define MASK_VFWNMACC_VV  0xfc00707f
#define MATCH_VFWNMACC_VF 0xf4005057
#define MASK_VFWNMACC_VF  0xfc00707f
#define MATCH_VFWMSAC_VV  0xf8001057
#define MASK_VFWMSAC_VV   0xfc00707f
#define MATCH_VFWMSAC_VF  0xf8005057
#define MASK_VFWMSAC_VF   0xfc00707f
#define MATCH_VFWNMSAC_VV 0xfc001057
#define MASK_VFWNMSAC_VV  0xfc00707f
#define MATCH_VFWNMSAC_VF 0xfc005057
#define MASK_VFWNMSAC_VF  0xfc00707f

#define MATCH_VFSQRT_V   0x4c001057
#define MASK_VFSQRT_V    0xfc0ff07f
#define MATCH_VFRSQRT7_V 0x4c021057
#define MASK_VFRSQRT7_V  0xfc0ff07f
#define MATCH_VFREC7_V   0x4c029057
#define MASK_VFREC7_V    0xfc0ff07f
#define MATCH_VFCLASS_V  0x4c081057
#define MASK_VFCLASS_V   0xfc0ff07f

#define MATCH_VFRSQRTE7_V 0x4c021057
#define MASK_VFRSQRTE7_V  0xfc0ff07f
#define MATCH_VFRECE7_V   0x4c029057
#define MASK_VFRECE7_V    0xfc0ff07f

#define MATCH_VFMIN_VV  0x10001057
#define MASK_VFMIN_VV   0xfc00707f
#define MATCH_VFMIN_VF  0x10005057
#define MASK_VFMIN_VF   0xfc00707f
#define MATCH_VFMAX_VV  0x18001057
#define MASK_VFMAX_VV   0xfc00707f
#define MATCH_VFMAX_VF  0x18005057
#define MASK_VFMAX_VF   0xfc00707f

#define MATCH_VFSGNJ_VV  0x20001057
#define MASK_VFSGNJ_VV   0xfc00707f
#define MATCH_VFSGNJ_VF  0x20005057
#define MASK_VFSGNJ_VF   0xfc00707f
#define MATCH_VFSGNJN_VV 0x24001057
#define MASK_VFSGNJN_VV  0xfc00707f
#define MATCH_VFSGNJN_VF 0x24005057
#define MASK_VFSGNJN_VF  0xfc00707f
#define MATCH_VFSGNJX_VV 0x28001057
#define MASK_VFSGNJX_VV  0xfc00707f
#define MATCH_VFSGNJX_VF 0x28005057
#define MASK_VFSGNJX_VF  0xfc00707f

#define MATCH_VMFEQ_VV   0x60001057
#define MASK_VMFEQ_VV    0xfc00707f
#define MATCH_VMFEQ_VF   0x60005057
#define MASK_VMFEQ_VF    0xfc00707f
#define MATCH_VMFNE_VV   0x70001057
#define MASK_VMFNE_VV    0xfc00707f
#define MATCH_VMFNE_VF   0x70005057
#define MASK_VMFNE_VF    0xfc00707f
#define MATCH_VMFLT_VV   0x6c001057
#define MASK_VMFLT_VV    0xfc00707f
#define MATCH_VMFLT_VF   0x6c005057
#define MASK_VMFLT_VF    0xfc00707f
#define MATCH_VMFLE_VV   0x64001057
#define MASK_VMFLE_VV    0xfc00707f
#define MATCH_VMFLE_VF   0x64005057
#define MASK_VMFLE_VF    0xfc00707f
#define MATCH_VMFGT_VF   0x74005057
#define MASK_VMFGT_VF    0xfc00707f
#define MATCH_VMFGE_VF   0x7c005057
#define MASK_VMFGE_VF    0xfc00707f

#define MATCH_VFMERGE_VFM 0x5c005057
#define MASK_VFMERGE_VFM  0xfe00707f
#define MATCH_VFMV_V_F    0x5e005057
#define MASK_VFMV_V_F     0xfff0707f

#define MATCH_VFCVT_XU_F_V 0x48001057
#define MASK_VFCVT_XU_F_V  0xfc0ff07f
#define MATCH_VFCVT_X_F_V  0x48009057
#define MASK_VFCVT_X_F_V   0xfc0ff07f
#define MATCH_VFCVT_F_XU_V 0x48011057
#define MASK_VFCVT_F_XU_V  0xfc0ff07f
#define MATCH_VFCVT_F_X_V  0x48019057
#define MASK_VFCVT_F_X_V   0xfc0ff07f
#define MATCH_VFCVT_RTZ_XU_F_V 0x48031057
#define MASK_VFCVT_RTZ_XU_F_V  0xfc0ff07f
#define MATCH_VFCVT_RTZ_X_F_V  0x48039057
#define MASK_VFCVT_RTZ_X_F_V   0xfc0ff07f
#define MATCH_VFWCVT_XU_F_V 0x48041057
#define MASK_VFWCVT_XU_F_V  0xfc0ff07f
#define MATCH_VFWCVT_X_F_V  0x48049057
#define MASK_VFWCVT_X_F_V   0xfc0ff07f
#define MATCH_VFWCVT_F_XU_V 0x48051057
#define MASK_VFWCVT_F_XU_V  0xfc0ff07f
#define MATCH_VFWCVT_F_X_V  0x48059057
#define MASK_VFWCVT_F_X_V   0xfc0ff07f
#define MATCH_VFWCVT_F_F_V  0x48061057
#define MASK_VFWCVT_F_F_V   0xfc0ff07f
#define MATCH_VFWCVT_RTZ_XU_F_V 0x48071057
#define MASK_VFWCVT_RTZ_XU_F_V  0xfc0ff07f
#define MATCH_VFWCVT_RTZ_X_F_V  0x48079057
#define MASK_VFWCVT_RTZ_X_F_V   0xfc0ff07f
#define MATCH_VFNCVT_XU_F_W 0x48081057
#define MASK_VFNCVT_XU_F_W  0xfc0ff07f
#define MATCH_VFNCVT_X_F_W 0x48089057
#define MASK_VFNCVT_X_F_W  0xfc0ff07f
#define MATCH_VFNCVT_F_XU_W 0x48091057
#define MASK_VFNCVT_F_XU_W  0xfc0ff07f
#define MATCH_VFNCVT_F_X_W 0x48099057
#define MASK_VFNCVT_F_X_W  0xfc0ff07f
#define MATCH_VFNCVT_F_F_W 0x480a1057
#define MASK_VFNCVT_F_F_W  0xfc0ff07f
#define MATCH_VFNCVT_ROD_F_F_W 0x480a9057
#define MASK_VFNCVT_ROD_F_F_W  0xfc0ff07f
#define MATCH_VFNCVT_RTZ_XU_F_W 0x480b1057
#define MASK_VFNCVT_RTZ_XU_F_W  0xfc0ff07f
#define MATCH_VFNCVT_RTZ_X_F_W 0x480b9057
#define MASK_VFNCVT_RTZ_X_F_W  0xfc0ff07f

#define MATCH_VREDSUM_VS  0x00002057
#define MASK_VREDSUM_VS   0xfc00707f
#define MATCH_VREDMAX_VS  0x1c002057
#define MASK_VREDMAX_VS   0xfc00707f
#define MATCH_VREDMAXU_VS 0x18002057
#define MASK_VREDMAXU_VS  0xfc00707f
#define MATCH_VREDMIN_VS  0x14002057
#define MASK_VREDMIN_VS   0xfc00707f
#define MATCH_VREDMINU_VS 0x10002057
#define MASK_VREDMINU_VS  0xfc00707f
#define MATCH_VREDAND_VS  0x04002057
#define MASK_VREDAND_VS   0xfc00707f
#define MATCH_VREDOR_VS   0x08002057
#define MASK_VREDOR_VS    0xfc00707f
#define MATCH_VREDXOR_VS  0x0c002057
#define MASK_VREDXOR_VS   0xfc00707f

#define MATCH_VWREDSUMU_VS 0xc0000057
#define MASK_VWREDSUMU_VS  0xfc00707f
#define MATCH_VWREDSUM_VS  0xc4000057
#define MASK_VWREDSUM_VS   0xfc00707f

#define MATCH_VFREDOSUM_VS 0x0c001057
#define MASK_VFREDOSUM_VS  0xfc00707f
#define MATCH_VFREDSUM_VS  0x04001057
#define MASK_VFREDSUM_VS   0xfc00707f
#define MATCH_VFREDMAX_VS  0x1c001057
#define MASK_VFREDMAX_VS   0xfc00707f
#define MATCH_VFREDMIN_VS  0x14001057
#define MASK_VFREDMIN_VS   0xfc00707f

#define MATCH_VFWREDOSUM_VS 0xcc001057
#define MASK_VFWREDOSUM_VS  0xfc00707f
#define MATCH_VFWREDSUM_VS  0xc4001057
#define MASK_VFWREDSUM_VS   0xfc00707f

#define MATCH_VMAND_MM    0x66002057
#define MASK_VMAND_MM     0xfe00707f
#define MATCH_VMNAND_MM   0x76002057
#define MASK_VMNAND_MM    0xfe00707f
#define MATCH_VMANDNOT_MM 0x62002057
#define MASK_VMANDNOT_MM  0xfe00707f
#define MATCH_VMXOR_MM    0x6e002057
#define MASK_VMXOR_MM     0xfe00707f
#define MATCH_VMOR_MM     0x6a002057
#define MASK_VMOR_MM      0xfe00707f
#define MATCH_VMNOR_MM    0x7a002057
#define MASK_VMNOR_MM     0xfe00707f
#define MATCH_VMORNOT_MM  0x72002057
#define MASK_VMORNOT_MM   0xfe00707f
#define MATCH_VMXNOR_MM   0x7e002057
#define MASK_VMXNOR_MM    0xfe00707f

#define MATCH_VPOPC_M   0x40082057
#define MASK_VPOPC_M    0xfc0ff07f
#define MATCH_VFIRST_M  0x4008a057
#define MASK_VFIRST_M   0xfc0ff07f

#define MATCH_VMSBF_M   0x5000a057
#define MASK_VMSBF_M    0xfc0ff07f
#define MATCH_VMSIF_M   0x5001a057
#define MASK_VMSIF_M    0xfc0ff07f
#define MATCH_VMSOF_M   0x50012057
#define MASK_VMSOF_M    0xfc0ff07f
#define MATCH_VIOTA_M   0x50082057
#define MASK_VIOTA_M    0xfc0ff07f
#define MATCH_VID_V     0x5008a057
#define MASK_VID_V      0xfdfff07f

#define MATCH_VMV_X_S    0x42002057
#define MASK_VMV_X_S     0xfe0ff07f
#define MATCH_VMV_S_X    0x42006057
#define MASK_VMV_S_X     0xfff0707f

#define MATCH_VFMV_F_S   0x42001057
#define MASK_VFMV_F_S    0xfe0ff07f
#define MATCH_VFMV_S_F   0x42005057
#define MASK_VFMV_S_F    0xfff0707f

#define MATCH_VSLIDEUP_VX   0x38004057
#define MASK_VSLIDEUP_VX    0xfc00707f
#define MATCH_VSLIDEUP_VI   0x38003057
#define MASK_VSLIDEUP_VI    0xfc00707f
#define MATCH_VSLIDEDOWN_VX 0x3c004057
#define MASK_VSLIDEDOWN_VX  0xfc00707f
#define MATCH_VSLIDEDOWN_VI 0x3c003057
#define MASK_VSLIDEDOWN_VI  0xfc00707f

#define MATCH_VSLIDE1UP_VX   0x38006057
#define MASK_VSLIDE1UP_VX    0xfc00707f
#define MATCH_VSLIDE1DOWN_VX 0x3c006057
#define MASK_VSLIDE1DOWN_VX  0xfc00707f

#define MATCH_VFSLIDE1UP_VF   0x38005057
#define MASK_VFSLIDE1UP_VF    0xfc00707f
#define MATCH_VFSLIDE1DOWN_VF 0x3c005057
#define MASK_VFSLIDE1DOWN_VF  0xfc00707f

#define MATCH_VRGATHER_VV     0x30000057
#define MASK_VRGATHER_VV      0xfc00707f
#define MATCH_VRGATHER_VX     0x30004057
#define MASK_VRGATHER_VX      0xfc00707f
#define MATCH_VRGATHER_VI     0x30003057
#define MASK_VRGATHER_VI      0xfc00707f
#define MATCH_VRGATHEREI16_VV 0x38000057
#define MASK_VRGATHEREI16_VV  0xfc00707f

#define MATCH_VCOMPRESS_VM   0x5e002057
#define MASK_VCOMPRESS_VM    0xfe00707f

#define MATCH_VMV1R_V 0x9e003057
#define MASK_VMV1R_V  0xfe0ff07f
#define MATCH_VMV2R_V 0x9e00b057
#define MASK_VMV2R_V  0xfe0ff07f
#define MATCH_VMV4R_V 0x9e01b057
#define MASK_VMV4R_V  0xfe0ff07f
#define MATCH_VMV8R_V 0x9e03b057
#define MASK_VMV8R_V  0xfe0ff07f

#define MATCH_VDOT_VV  0xe4000057
#define MASK_VDOT_VV   0xfc00707f
#define MATCH_VDOTU_VV 0xe0000057
#define MASK_VDOTU_VV  0xfc00707f
#define MATCH_VFDOT_VV 0xe4001057
#define MASK_VFDOT_VV  0xfc00707f

/* Andes V5 vector small INT handling extension  */
#define MATCH_VLE4_V 0x600405b
#define MASK_VLE4_V  0xfff0707f
#define MATCH_VFWCVT_F_N_V 0x2405b
#define MASK_VFWCVT_F_N_V  0xfc0ff07f
#define MATCH_VFWCVT_F_NU_V 0x2c05b
#define MASK_VFWCVT_F_NU_V  0xfc0ff07f
#define MATCH_VFWCVT_F_B_V 0x3405b
#define MASK_VFWCVT_F_B_V  0xfc0ff07f
#define MATCH_VFWCVT_F_BU_V 0x3c05b
#define MASK_VFWCVT_F_BU_V  0xfc0ff07f
#define MATCH_VFPMADT_VF 0x800405b
#define MASK_VFPMADT_VF  0xfc00707f
#define MATCH_VFPMADB_VF 0xc00405b
#define MASK_VFPMADB_VF  0xfc00707f
/* END RVV */

#define MATCH_CUSTOM0 0xb
#define MASK_CUSTOM0  0x707f
#define MATCH_CUSTOM0_RS1 0x200b
#define MASK_CUSTOM0_RS1  0x707f
#define MATCH_CUSTOM0_RS1_RS2 0x300b
#define MASK_CUSTOM0_RS1_RS2  0x707f
#define MATCH_CUSTOM0_RD 0x400b
#define MASK_CUSTOM0_RD  0x707f
#define MATCH_CUSTOM0_RD_RS1 0x600b
#define MASK_CUSTOM0_RD_RS1  0x707f
#define MATCH_CUSTOM0_RD_RS1_RS2 0x700b
#define MASK_CUSTOM0_RD_RS1_RS2  0x707f
#define MATCH_CUSTOM1 0x2b
#define MASK_CUSTOM1  0x707f
#define MATCH_CUSTOM1_RS1 0x202b
#define MASK_CUSTOM1_RS1  0x707f
#define MATCH_CUSTOM1_RS1_RS2 0x302b
#define MASK_CUSTOM1_RS1_RS2  0x707f
#define MATCH_CUSTOM1_RD 0x402b
#define MASK_CUSTOM1_RD  0x707f
#define MATCH_CUSTOM1_RD_RS1 0x602b
#define MASK_CUSTOM1_RD_RS1  0x707f
#define MATCH_CUSTOM1_RD_RS1_RS2 0x702b
#define MASK_CUSTOM1_RD_RS1_RS2  0x707f
#define MATCH_CUSTOM2 0x5b
#define MASK_CUSTOM2  0x707f
#define MATCH_CUSTOM2_RS1 0x205b
#define MASK_CUSTOM2_RS1  0x707f
#define MATCH_CUSTOM2_RS1_RS2 0x305b
#define MASK_CUSTOM2_RS1_RS2  0x707f
#define MATCH_CUSTOM2_RD 0x405b
#define MASK_CUSTOM2_RD  0x707f
#define MATCH_CUSTOM2_RD_RS1 0x605b
#define MASK_CUSTOM2_RD_RS1  0x707f
#define MATCH_CUSTOM2_RD_RS1_RS2 0x705b
#define MASK_CUSTOM2_RD_RS1_RS2  0x707f
#define MATCH_CUSTOM3 0x7b
#define MASK_CUSTOM3  0x707f
#define MATCH_CUSTOM3_RS1 0x207b
#define MASK_CUSTOM3_RS1  0x707f
#define MATCH_CUSTOM3_RS1_RS2 0x307b
#define MASK_CUSTOM3_RS1_RS2  0x707f
#define MATCH_CUSTOM3_RD 0x407b
#define MASK_CUSTOM3_RD  0x707f
#define MATCH_CUSTOM3_RD_RS1 0x607b
#define MASK_CUSTOM3_RD_RS1  0x707f
#define MATCH_CUSTOM3_RD_RS1_RS2 0x707b
#define MASK_CUSTOM3_RD_RS1_RS2  0x707f
/* NDS V5 Extension.  */
#define MATCH_ADDIGP 0x100b
#define MASK_ADDIGP  0x307f
#define MATCH_LBGP 0xb
#define MASK_LBGP  0x307f
#define MATCH_LBUGP 0x200b
#define MASK_LBUGP  0x307f
#define MATCH_SBGP 0x300b
#define MASK_SBGP  0x307f
#define MATCH_LHGP 0x102b
#define MASK_LHGP  0x707f
#define MATCH_LHUGP 0x502b
#define MASK_LHUGP  0x707f
#define MATCH_LWGP 0x202b
#define MASK_LWGP  0x707f
#define MATCH_LWUGP 0x602b
#define MASK_LWUGP  0x707f
#define MATCH_LDGP 0x302b
#define MASK_LDGP  0x707f
#define MATCH_SHGP 0x2b
#define MASK_SHGP  0x707f
#define MATCH_SWGP 0x402b
#define MASK_SWGP  0x707f
#define MATCH_SDGP 0x702b
#define MASK_SDGP  0x707f
#define MATCH_FFB 0x2000005b
#define MASK_FFB  0xfe00707f
#define MATCH_FFZMISM 0x2200005b
#define MASK_FFZMISM  0xfe00707f
#define MATCH_FFMISM 0x2400005b
#define MASK_FFMISM  0xfe00707f
#define MATCH_FLMISM 0x2600005b
#define MASK_FLMISM  0xfe00707f
#define MATCH_LEA_H 0xa00005b
#define MASK_LEA_H  0xfe00707f
#define MATCH_LEA_W 0xc00005b
#define MASK_LEA_W  0xfe00707f
#define MATCH_LEA_D 0xe00005b
#define MASK_LEA_D  0xfe00707f
#define MATCH_LEA_B_ZE 0x1000005b
#define MASK_LEA_B_ZE  0xfe00707f
#define MATCH_LEA_H_ZE 0x1200005b
#define MASK_LEA_H_ZE  0xfe00707f
#define MATCH_LEA_W_ZE 0x1400005b
#define MASK_LEA_W_ZE  0xfe00707f
#define MATCH_LEA_D_ZE 0x1600005b
#define MASK_LEA_D_ZE  0xfe00707f
#define MATCH_BFOZ 0x205b
#define MASK_BFOZ  0x707f
#define MATCH_BFOS 0x305b
#define MASK_BFOS  0x707f
#define MATCH_BEQC 0x505b
#define MASK_BEQC  0x707f
#define MATCH_BNEC 0x605b
#define MASK_BNEC  0x707f
#define MATCH_BBC 0x705b
#define MASK_BBC  0x4000707f
#define MATCH_BBS 0x4000705b
#define MASK_BBS  0x4000707f
#define MATCH_FLHW 0x7
#define MASK_FLHW 0x707f
#define MATCH_FSHW 0x27
#define MASK_FSHW 0x707f
/* EX.IT is the extension of EX9.IT.  */
#define MATCH_C_EXECIT 0x8000
#define MASK_C_EXECIT  0xe083
#define MATCH_C_EX9IT 0x8000
#define MASK_C_EX9IT  0xe183
/* NDS V5 DSP Extension.  */
#define MATCH_ADD8 0x4800007f
#define MASK_ADD8 0xfe00707f
#define MATCH_ADD16 0x4000007f
#define MASK_ADD16 0xfe00707f
#define MATCH_ADD64 0xc000107f
#define MASK_ADD64 0xfe00707f
#define MATCH_AVE 0xe000007f
#define MASK_AVE 0xfe00707f
#define MATCH_BITREV 0xe600007f
#define MASK_BITREV 0xfe00707f
#define MATCH_BITREVI 0xe800007f
#define MASK_BITREVI 0xfc00707f
#define MATCH_BPICK 0xc000207f
#define MASK_BPICK 0xc000707f
#define MATCH_CLRS8 0xae00007f
#define MASK_CLRS8 0xfff0707f
#define MATCH_CLRS16 0xae80007f
#define MASK_CLRS16 0xfff0707f
#define MATCH_CLRS32 0xaf80007f
#define MASK_CLRS32 0xfff0707f
#define MATCH_CLO8 0xae30007f
#define MASK_CLO8 0xfff0707f
#define MATCH_CLO16 0xaeb0007f
#define MASK_CLO16 0xfff0707f
#define MATCH_CLO32 0xafb0007f
#define MASK_CLO32 0xfff0707f
#define MATCH_CLZ8 0xae10007f
#define MASK_CLZ8 0xfff0707f
#define MATCH_CLZ16 0xae90007f
#define MASK_CLZ16 0xfff0707f
#define MATCH_CLZ32 0xaf90007f
#define MASK_CLZ32 0xfff0707f
#define MATCH_CMPEQ8 0x4e00007f
#define MASK_CMPEQ8 0xfe00707f
#define MATCH_CMPEQ16 0x4c00007f
#define MASK_CMPEQ16 0xfe00707f
#define MATCH_CRAS16 0x4400007f
#define MASK_CRAS16 0xfe00707f
#define MATCH_CRSA16 0x4600007f
#define MASK_CRSA16 0xfe00707f
#define MATCH_INSB 0xac00007f
#define MASK_INSB 0xff80707f
#define MATCH_KABS8 0xad00007f
#define MASK_KABS8 0xfff0707f
#define MATCH_KABS16 0xad10007f
#define MASK_KABS16 0xfff0707f
#define MATCH_KABSW 0xad40007f
#define MASK_KABSW 0xfff0707f
#define MATCH_KADD8 0x1800007f
#define MASK_KADD8 0xfe00707f
#define MATCH_KADD16 0x1000007f
#define MASK_KADD16 0xfe00707f
#define MATCH_KADD64 0x9000107f
#define MASK_KADD64 0xfe00707f
#define MATCH_KADDH 0x400107f
#define MASK_KADDH 0xfe00707f
#define MATCH_KADDW 0x107f
#define MASK_KADDW 0xfe00707f
#define MATCH_KCRAS16 0x1400007f
#define MASK_KCRAS16 0xfe00707f
#define MATCH_KCRSA16 0x1600007f
#define MASK_KCRSA16 0xfe00707f
#define MATCH_KDMBB 0xa00107f
#define MASK_KDMBB 0xfe00707f
#define MATCH_KDMBT 0x1a00107f
#define MASK_KDMBT 0xfe00707f
#define MATCH_KDMTT 0x2a00107f
#define MASK_KDMTT 0xfe00707f
#define MATCH_KDMABB 0xd200107f
#define MASK_KDMABB 0xfe00707f
#define MATCH_KDMABT 0xe200107f
#define MASK_KDMABT 0xfe00707f
#define MATCH_KDMATT 0xf200107f
#define MASK_KDMATT 0xfe00707f
#define MATCH_KHM8 0x8e00007f
#define MASK_KHM8 0xfe00707f
#define MATCH_KHMX8 0x9e00007f
#define MASK_KHMX8 0xfe00707f
#define MATCH_KHM16 0x8600007f
#define MASK_KHM16 0xfe00707f
#define MATCH_KHMX16 0x9600007f
#define MASK_KHMX16 0xfe00707f
#define MATCH_KHMBB 0xc00107f
#define MASK_KHMBB 0xfe00707f
#define MATCH_KHMBT 0x1c00107f
#define MASK_KHMBT 0xfe00707f
#define MATCH_KHMTT 0x2c00107f
#define MASK_KHMTT 0xfe00707f
#define MATCH_KMABB 0x5a00107f
#define MASK_KMABB 0xfe00707f
#define MATCH_KMABT 0x6a00107f
#define MASK_KMABT 0xfe00707f
#define MATCH_KMATT 0x7a00107f
#define MASK_KMATT 0xfe00707f
#define MATCH_KMADA 0x4800107f
#define MASK_KMADA 0xfe00707f
#define MATCH_KMAXDA 0x4a00107f
#define MASK_KMAXDA 0xfe00707f
#define MATCH_KMADS 0x5c00107f
#define MASK_KMADS 0xfe00707f
#define MATCH_KMADRS 0x6c00107f
#define MASK_KMADRS 0xfe00707f
#define MATCH_KMAXDS 0x7c00107f
#define MASK_KMAXDS 0xfe00707f
#define MATCH_KMAR64 0x9400107f
#define MASK_KMAR64 0xfe00707f
#define MATCH_KMDA 0x3800107f
#define MASK_KMDA 0xfe00707f
#define MATCH_KMXDA 0x3a00107f
#define MASK_KMXDA 0xfe00707f
#define MATCH_KMMAC 0x6000107f
#define MASK_KMMAC 0xfe00707f
#define MATCH_KMMAC_U 0x7000107f
#define MASK_KMMAC_U 0xfe00707f
#define MATCH_KMMAWB 0x4600107f
#define MASK_KMMAWB 0xfe00707f
#define MATCH_KMMAWB_U 0x5600107f
#define MASK_KMMAWB_U 0xfe00707f
#define MATCH_KMMAWB2 0xce00107f
#define MASK_KMMAWB2 0xfe00707f
#define MATCH_KMMAWB2_U 0xde00107f
#define MASK_KMMAWB2_U 0xfe00707f
#define MATCH_KMMAWT 0x6600107f
#define MASK_KMMAWT 0xfe00707f
#define MATCH_KMMAWT_U 0x7600107f
#define MASK_KMMAWT_U 0xfe00707f
#define MATCH_KMMAWT2 0xee00107f
#define MASK_KMMAWT2 0xfe00707f
#define MATCH_KMMAWT2_U 0xfe00107f
#define MASK_KMMAWT2_U 0xfe00707f
#define MATCH_KMMSB 0x4200107f
#define MASK_KMMSB 0xfe00707f
#define MATCH_KMMSB_U 0x5200107f
#define MASK_KMMSB_U 0xfe00707f
#define MATCH_KMMWB2 0x8e00107f
#define MASK_KMMWB2 0xfe00707f
#define MATCH_KMMWB2_U 0x9e00107f
#define MASK_KMMWB2_U 0xfe00707f
#define MATCH_KMMWT2 0xae00107f
#define MASK_KMMWT2 0xfe00707f
#define MATCH_KMMWT2_U 0xbe00107f
#define MASK_KMMWT2_U 0xfe00707f
#define MATCH_KMSDA 0x4c00107f
#define MASK_KMSDA 0xfe00707f
#define MATCH_KMSXDA 0x4e00107f
#define MASK_KMSXDA 0xfe00707f
#define MATCH_KMSR64 0x9600107f
#define MASK_KMSR64 0xfe00707f
#define MATCH_KSLLW 0x2600107f
#define MASK_KSLLW 0xfe00707f
#define MATCH_KSLLIW 0x3600107f
#define MASK_KSLLIW 0xfe00707f
#define MATCH_KSLL8 0x6c00007f
#define MASK_KSLL8 0xfe00707f
#define MATCH_KSLLI8 0x7c80007f
#define MASK_KSLLI8 0xff80707f
#define MATCH_KSLL16 0x6400007f
#define MASK_KSLL16 0xfe00707f
#define MATCH_KSLLI16 0x7500007f
#define MASK_KSLLI16 0xff00707f
#define MATCH_KSLRA8 0x5e00007f
#define MASK_KSLRA8 0xfe00707f
#define MATCH_KSLRA8_U 0x6e00007f
#define MASK_KSLRA8_U 0xfe00707f
#define MATCH_KSLRA16 0x5600007f
#define MASK_KSLRA16 0xfe00707f
#define MATCH_KSLRA16_U 0x6600007f
#define MASK_KSLRA16_U 0xfe00707f
#define MATCH_KSLRAW 0x6e00107f
#define MASK_KSLRAW 0xfe00707f
#define MATCH_KSLRAW_U 0x7e00107f
#define MASK_KSLRAW_U 0xfe00707f
#define MATCH_KSTAS16 0x1400307f
#define MASK_KSTAS16 0xfe00707f
#define MATCH_KSTSA16 0x1600307f
#define MASK_KSTSA16 0xfe00707f
#define MATCH_KSUB8 0x1a00007f
#define MASK_KSUB8 0xfe00707f
#define MATCH_KSUB16 0x1200007f
#define MASK_KSUB16 0xfe00707f
#define MATCH_KSUB64 0x9200107f
#define MASK_KSUB64 0xfe00707f
#define MATCH_KSUBH 0x600107f
#define MASK_KSUBH 0xfe00707f
#define MATCH_KSUBW 0x200107f
#define MASK_KSUBW 0xfe00707f
#define MATCH_KWMMUL 0x6200107f
#define MASK_KWMMUL 0xfe00707f
#define MATCH_KWMMUL_U 0x7200107f
#define MASK_KWMMUL_U 0xfe00707f
#define MATCH_MTLBI 0xf800007f
#define MASK_MTLBI 0xfe00707f
#define MATCH_MTLEI 0xfa00007f
#define MASK_MTLEI 0xfe00707f
#define MATCH_MADDR32 0xc400107f
#define MASK_MADDR32 0xfe00707f
#define MATCH_MAXW 0xf200007f
#define MASK_MAXW 0xfe00707f
#define MATCH_MINW 0xf000007f
#define MASK_MINW 0xfe00707f
#define MATCH_MSUBR32 0xc600107f
#define MASK_MSUBR32 0xfe00707f
#define MATCH_MULR64 0xf000107f
#define MASK_MULR64 0xfe00707f
#define MATCH_MULSR64 0xe000107f
#define MASK_MULSR64 0xfe00707f
#define MATCH_PBSAD 0xfc00007f
#define MASK_PBSAD 0xfe00707f
#define MATCH_PBSADA 0xfe00007f
#define MASK_PBSADA 0xfe00707f
#define MATCH_PKBB16 0xe00107f
#define MASK_PKBB16 0xfe00707f
#define MATCH_PKBT16 0x1e00107f
#define MASK_PKBT16 0xfe00707f
#define MATCH_PKTT16 0x2e00107f
#define MASK_PKTT16 0xfe00707f
#define MATCH_PKTB16 0x3e00107f
#define MASK_PKTB16 0xfe00707f
#define MATCH_RADD8 0x800007f
#define MASK_RADD8 0xfe00707f
#define MATCH_RADD16 0x7f
#define MASK_RADD16 0xfe00707f
#define MATCH_RADD64 0x8000107f
#define MASK_RADD64 0xfe00707f
#define MATCH_RADDW 0x2000107f
#define MASK_RADDW 0xfe00707f
#define MATCH_RCRAS16 0x400007f
#define MASK_RCRAS16 0xfe00707f
#define MATCH_RCRSA16 0x600007f
#define MASK_RCRSA16 0xfe00707f
#define MATCH_RSTAS16 0x400307f
#define MASK_RSTAS16 0xfe00707f
#define MATCH_RSTSA16 0x600307f
#define MASK_RSTSA16 0xfe00707f
#define MATCH_RSUB8 0xa00007f
#define MASK_RSUB8 0xfe00707f
#define MATCH_RSUB16 0x200007f
#define MASK_RSUB16 0xfe00707f
#define MATCH_RSUB64 0x8200107f
#define MASK_RSUB64 0xfe00707f
#define MATCH_RSUBW 0x2200107f
#define MASK_RSUBW 0xfe00707f
#define MATCH_SCLIP8 0x8c00007f
#define MASK_SCLIP8 0xff80707f
#define MATCH_SCLIP16 0x8400007f
#define MASK_SCLIP16 0xff00707f
#define MATCH_SCLIP32 0xe400007f
#define MASK_SCLIP32 0xfe00707f
#define MATCH_SCMPLE8 0x1e00007f
#define MASK_SCMPLE8 0xfe00707f
#define MATCH_SCMPLE16 0x1c00007f
#define MASK_SCMPLE16 0xfe00707f
#define MATCH_SCMPLT8 0xe00007f
#define MASK_SCMPLT8 0xfe00707f
#define MATCH_SCMPLT16 0xc00007f
#define MASK_SCMPLT16 0xfe00707f
#define MATCH_SLL8 0x5c00007f
#define MASK_SLL8 0xfe00707f
#define MATCH_SLLI8 0x7c00007f
#define MASK_SLLI8 0xff80707f
#define MATCH_SLL16 0x5400007f
#define MASK_SLL16 0xfe00707f
#define MATCH_SLLI16 0x7400007f
#define MASK_SLLI16 0xff00707f
#define MATCH_SMAL 0x5e00107f
#define MASK_SMAL 0xfe00707f
#define MATCH_SMALBB 0x8800107f
#define MASK_SMALBB 0xfe00707f
#define MATCH_SMALBT 0x9800107f
#define MASK_SMALBT 0xfe00707f
#define MATCH_SMALTT 0xa800107f
#define MASK_SMALTT 0xfe00707f
#define MATCH_SMALDA 0x8c00107f
#define MASK_SMALDA 0xfe00707f
#define MATCH_SMALXDA 0x9c00107f
#define MASK_SMALXDA 0xfe00707f
#define MATCH_SMALDS 0x8a00107f
#define MASK_SMALDS 0xfe00707f
#define MATCH_SMALDRS 0x9a00107f
#define MASK_SMALDRS 0xfe00707f
#define MATCH_SMALXDS 0xaa00107f
#define MASK_SMALXDS 0xfe00707f
#define MATCH_SMAR64 0x8400107f
#define MASK_SMAR64 0xfe00707f
#define MATCH_SMAQA 0xc800007f
#define MASK_SMAQA 0xfe00707f
#define MATCH_SMAQA_SU 0xca00007f
#define MASK_SMAQA_SU 0xfe00707f
#define MATCH_SMAX8 0x8a00007f
#define MASK_SMAX8 0xfe00707f
#define MATCH_SMAX16 0x8200007f
#define MASK_SMAX16 0xfe00707f
#define MATCH_SMBB16 0x800107f
#define MASK_SMBB16 0xfe00707f
#define MATCH_SMBT16 0x1800107f
#define MASK_SMBT16 0xfe00707f
#define MATCH_SMTT16 0x2800107f
#define MASK_SMTT16 0xfe00707f
#define MATCH_SMDS 0x5800107f
#define MASK_SMDS 0xfe00707f
#define MATCH_SMDRS 0x6800107f
#define MASK_SMDRS 0xfe00707f
#define MATCH_SMXDS 0x7800107f
#define MASK_SMXDS 0xfe00707f
#define MATCH_SMIN8 0x8800007f
#define MASK_SMIN8 0xfe00707f
#define MATCH_SMIN16 0x8000007f
#define MASK_SMIN16 0xfe00707f
#define MATCH_SMMUL 0x4000107f
#define MASK_SMMUL 0xfe00707f
#define MATCH_SMMUL_U 0x5000107f
#define MASK_SMMUL_U 0xfe00707f
#define MATCH_SMMWB 0x4400107f
#define MASK_SMMWB 0xfe00707f
#define MATCH_SMMWB_U 0x5400107f
#define MASK_SMMWB_U 0xfe00707f
#define MATCH_SMMWT 0x6400107f
#define MASK_SMMWT 0xfe00707f
#define MATCH_SMMWT_U 0x7400107f
#define MASK_SMMWT_U 0xfe00707f
#define MATCH_SMSLDA 0xac00107f
#define MASK_SMSLDA 0xfe00707f
#define MATCH_SMSLXDA 0xbc00107f
#define MASK_SMSLXDA 0xfe00707f
#define MATCH_SMSR64 0x8600107f
#define MASK_SMSR64 0xfe00707f
#define MATCH_SMUL8 0xa800007f
#define MASK_SMUL8 0xfe00707f
#define MATCH_SMULX8 0xaa00007f
#define MASK_SMULX8 0xfe00707f
#define MATCH_SMUL16 0xa000007f
#define MASK_SMUL16 0xfe00707f
#define MATCH_SMULX16 0xa200007f
#define MASK_SMULX16 0xfe00707f
#define MATCH_SRA_U 0x2400107f
#define MASK_SRA_U 0xfe00707f
#define MATCH_SRAI_U 0xd400107f
#define MASK_SRAI_U 0xfc00707f
#define MATCH_SRA8 0x5800007f
#define MASK_SRA8 0xfe00707f
#define MATCH_SRA8_U 0x6800007f
#define MASK_SRA8_U 0xfe00707f
#define MATCH_SRAI8 0x7800007f
#define MASK_SRAI8 0xff80707f
#define MATCH_SRAI8_U 0x7880007f
#define MASK_SRAI8_U 0xff80707f
#define MATCH_SRA16 0x5000007f
#define MASK_SRA16 0xfe00707f
#define MATCH_SRA16_U 0x6000007f
#define MASK_SRA16_U 0xfe00707f
#define MATCH_SRAI16 0x7000007f
#define MASK_SRAI16 0xff00707f
#define MATCH_SRAI16_U 0x7100007f
#define MASK_SRAI16_U 0xff00707f
#define MATCH_SRL8 0x5a00007f
#define MASK_SRL8 0xfe00707f
#define MATCH_SRL8_U 0x6a00007f
#define MASK_SRL8_U 0xfe00707f
#define MATCH_SRLI8 0x7a00007f
#define MASK_SRLI8 0xff80707f
#define MATCH_SRLI8_U 0x7a80007f
#define MASK_SRLI8_U 0xff80707f
#define MATCH_SRL16 0x5200007f
#define MASK_SRL16 0xfe00707f
#define MATCH_SRL16_U 0x6200007f
#define MASK_SRL16_U 0xfe00707f
#define MATCH_SRLI16 0x7200007f
#define MASK_SRLI16 0xff00707f
#define MATCH_SRLI16_U 0x7300007f
#define MASK_SRLI16_U 0xff00707f
#define MATCH_STAS16 0x4400307f
#define MASK_STAS16 0xfe00707f
#define MATCH_STSA16 0x4600307f
#define MASK_STSA16 0xfe00707f
#define MATCH_SUB8 0x4a00007f
#define MASK_SUB8 0xfe00707f
#define MATCH_SUB16 0x4200007f
#define MASK_SUB16 0xfe00707f
#define MATCH_SUB64 0xc200107f
#define MASK_SUB64 0xfe00707f
#define MATCH_SUNPKD810 0xac80007f
#define MASK_SUNPKD810 0xfff0707f
#define MATCH_SUNPKD820 0xac90007f
#define MASK_SUNPKD820 0xfff0707f
#define MATCH_SUNPKD830 0xaca0007f
#define MASK_SUNPKD830 0xfff0707f
#define MATCH_SUNPKD831 0xacb0007f
#define MASK_SUNPKD831 0xfff0707f
#define MATCH_SUNPKD832 0xad30007f
#define MASK_SUNPKD832 0xfff0707f
#define MATCH_SWAP8 0xad80007f
#define MASK_SWAP8 0xfff0707f
#define MATCH_SWAP16 0xad90007f
#define MASK_SWAP16 0xfff0707f
#define MATCH_UCLIP8 0x8d00007f
#define MASK_UCLIP8 0xff80707f
#define MATCH_UCLIP16 0x8500007f
#define MASK_UCLIP16 0xff00707f
#define MATCH_UCLIP32 0xf400007f
#define MASK_UCLIP32 0xfe00707f
#define MATCH_UCMPLE8 0x3e00007f
#define MASK_UCMPLE8 0xfe00707f
#define MATCH_UCMPLE16 0x3c00007f
#define MASK_UCMPLE16 0xfe00707f
#define MATCH_UCMPLT8 0x2e00007f
#define MASK_UCMPLT8 0xfe00707f
#define MATCH_UCMPLT16 0x2c00007f
#define MASK_UCMPLT16 0xfe00707f
#define MATCH_UKADD8 0x3800007f
#define MASK_UKADD8 0xfe00707f
#define MATCH_UKADD16 0x3000007f
#define MASK_UKADD16 0xfe00707f
#define MATCH_UKADD64 0xb000107f
#define MASK_UKADD64 0xfe00707f
#define MATCH_UKADDH 0x1400107f
#define MASK_UKADDH 0xfe00707f
#define MATCH_UKADDW 0x1000107f
#define MASK_UKADDW 0xfe00707f
#define MATCH_UKCRAS16 0x3400007f
#define MASK_UKCRAS16 0xfe00707f
#define MATCH_UKCRSA16 0x3600007f
#define MASK_UKCRSA16 0xfe00707f
#define MATCH_UKMAR64 0xb400107f
#define MASK_UKMAR64 0xfe00707f
#define MATCH_UKMSR64 0xb600107f
#define MASK_UKMSR64 0xfe00707f
#define MATCH_UKSTAS16 0x3400307f
#define MASK_UKSTAS16 0xfe00707f
#define MATCH_UKSTSA16 0x3600307f
#define MASK_UKSTSA16 0xfe00707f
#define MATCH_UKSUB8 0x3a00007f
#define MASK_UKSUB8 0xfe00707f
#define MATCH_UKSUB16 0x3200007f
#define MASK_UKSUB16 0xfe00707f
#define MATCH_UKSUB64 0xb200107f
#define MASK_UKSUB64 0xfe00707f
#define MATCH_UKSUBH 0x1600107f
#define MASK_UKSUBH 0xfe00707f
#define MATCH_UKSUBW 0x1200107f
#define MASK_UKSUBW 0xfe00707f
#define MATCH_UMAR64 0xa400107f
#define MASK_UMAR64 0xfe00707f
#define MATCH_UMAQA 0xcc00007f
#define MASK_UMAQA 0xfe00707f
#define MATCH_UMAX8 0x9a00007f
#define MASK_UMAX8 0xfe00707f
#define MATCH_UMAX16 0x9200007f
#define MASK_UMAX16 0xfe00707f
#define MATCH_UMIN8 0x9800007f
#define MASK_UMIN8 0xfe00707f
#define MATCH_UMIN16 0x9000007f
#define MASK_UMIN16 0xfe00707f
#define MATCH_UMSR64 0xa600107f
#define MASK_UMSR64 0xfe00707f
#define MATCH_UMUL8 0xb800007f
#define MASK_UMUL8 0xfe00707f
#define MATCH_UMULX8 0xba00007f
#define MASK_UMULX8 0xfe00707f
#define MATCH_UMUL16 0xb000007f
#define MASK_UMUL16 0xfe00707f
#define MATCH_UMULX16 0xb200007f
#define MASK_UMULX16 0xfe00707f
#define MATCH_URADD8 0x2800007f
#define MASK_URADD8 0xfe00707f
#define MATCH_URADD16 0x2000007f
#define MASK_URADD16 0xfe00707f
#define MATCH_URADD64 0xa000107f
#define MASK_URADD64 0xfe00707f
#define MATCH_URADDW 0x3000107f
#define MASK_URADDW 0xfe00707f
#define MATCH_URCRAS16 0x2400007f
#define MASK_URCRAS16 0xfe00707f
#define MATCH_URCRSA16 0x2600007f
#define MASK_URCRSA16 0xfe00707f
#define MATCH_URSTAS16 0x2400307f
#define MASK_URSTAS16 0xfe00707f
#define MATCH_URSTSA16 0x2600307f
#define MASK_URSTSA16 0xfe00707f
#define MATCH_URSUB8 0x2a00007f
#define MASK_URSUB8 0xfe00707f
#define MATCH_URSUB16 0x2200007f
#define MASK_URSUB16 0xfe00707f
#define MATCH_URSUB64 0xa200107f
#define MASK_URSUB64 0xfe00707f
#define MATCH_URSUBW 0x3200107f
#define MASK_URSUBW 0xfe00707f
#define MATCH_WEXTI 0xde00007f
#define MASK_WEXTI 0xfe00707f
#define MATCH_WEXT 0xce00007f
#define MASK_WEXT 0xfe00707f
#define MATCH_ZUNPKD810 0xacc0007f
#define MASK_ZUNPKD810 0xfff0707f
#define MATCH_ZUNPKD820 0xacd0007f
#define MASK_ZUNPKD820 0xfff0707f
#define MATCH_ZUNPKD830 0xace0007f
#define MASK_ZUNPKD830 0xfff0707f
#define MATCH_ZUNPKD831 0xacf0007f
#define MASK_ZUNPKD831 0xfff0707f
#define MATCH_ZUNPKD832 0xad70007f
#define MASK_ZUNPKD832 0xfff0707f
#define MATCH_RDOV 0x80102073
#define MASK_RDOV 0xfffff07f
#define MATCH_CLROV 0x8010f073
#define MASK_CLROV 0xffffffff
/* NDS V5 DSP Extension (RV64 only).  */
#define MATCH_ADD32 0x4000207f
#define MASK_ADD32 0xfe00707f
#define MATCH_CRAS32 0x4400207f
#define MASK_CRAS32 0xfe00707f
#define MATCH_CRSA32 0x4600207f
#define MASK_CRSA32 0xfe00707f
#define MATCH_KABS32 0xad20007f
#define MASK_KABS32 0xfff0707f
#define MATCH_KADD32 0x1000207f
#define MASK_KADD32 0xfe00707f
#define MATCH_KCRAS32 0x1400207f
#define MASK_KCRAS32 0xfe00707f
#define MATCH_KCRSA32 0x1600207f
#define MASK_KCRSA32 0xfe00707f
#define MATCH_KDMBB16 0xda00107f
#define MASK_KDMBB16 0xfe00707f
#define MATCH_KDMBT16 0xea00107f
#define MASK_KDMBT16 0xfe00707f
#define MATCH_KDMTT16 0xfa00107f
#define MASK_KDMTT16 0xfe00707f
#define MATCH_KDMABB16 0xd800107f
#define MASK_KDMABB16 0xfe00707f
#define MATCH_KDMABT16 0xe800107f
#define MASK_KDMABT16 0xfe00707f
#define MATCH_KDMATT16 0xf800107f
#define MASK_KDMATT16 0xfe00707f
#define MATCH_KHMBB16 0xdc00107f
#define MASK_KHMBB16 0xfe00707f
#define MATCH_KHMBT16 0xec00107f
#define MASK_KHMBT16 0xfe00707f
#define MATCH_KHMTT16 0xfc00107f
#define MASK_KHMTT16 0xfe00707f
#define MATCH_KMABB32 0x5a00207f
#define MASK_KMABB32 0xfe00707f
#define MATCH_KMABT32 0x6a00207f
#define MASK_KMABT32 0xfe00707f
#define MATCH_KMATT32 0x7a00207f
#define MASK_KMATT32 0xfe00707f
#define MATCH_KMADA32 MATCH_KMAR64
#define MASK_KMADA32 MASK_KMAR64
#define MATCH_KMAXDA32 0x4a00207f
#define MASK_KMAXDA32 0xfe00707f
#define MATCH_KMDA32 0x3800207f
#define MASK_KMDA32 0xfe00707f
#define MATCH_KMXDA32 0x3a00207f
#define MASK_KMXDA32 0xfe00707f
#define MATCH_KMADS32 0x5c00207f
#define MASK_KMADS32 0xfe00707f
#define MATCH_KMADRS32 0x6c00207f
#define MASK_KMADRS32 0xfe00707f
#define MATCH_KMAXDS32 0x7c00207f
#define MASK_KMAXDS32 0xfe00707f
#define MATCH_KMSDA32 0x4c00207f
#define MASK_KMSDA32 0xfe00707f
#define MATCH_KMSXDA32 0x4e00207f
#define MASK_KMSXDA32 0xfe00707f
#define MATCH_KSLL32 0x6400207f
#define MASK_KSLL32 0xfe00707f
#define MATCH_KSLLI32 0x8400207f
#define MASK_KSLLI32 0xfe00707f
#define MATCH_KSLRA32 0x5600207f
#define MASK_KSLRA32 0xfe00707f
#define MATCH_KSLRA32_U 0x6600207f
#define MASK_KSLRA32_U 0xfe00707f
#define MATCH_KSTAS32 0x1000307f
#define MASK_KSTAS32 0xfe00707f
#define MATCH_KSTSA32 0x1200307f
#define MASK_KSTSA32 0xfe00707f
#define MATCH_KSUB32 0x1200207f
#define MASK_KSUB32 0xfe00707f
#define MATCH_PKBB32 0xe00207f
#define MASK_PKBB32 0xfe00707f
#define MATCH_PKBT32 0x1e00207f
#define MASK_PKBT32 0xfe00707f
#define MATCH_PKTT32 0x2e00207f
#define MASK_PKTT32 0xfe00707f
#define MATCH_PKTB32 0x3e00207f
#define MASK_PKTB32 0xfe00707f
#define MATCH_RADD32 0x207f
#define MASK_RADD32 0xfe00707f
#define MATCH_RCRAS32 0x0400207f
#define MASK_RCRAS32 0xfe00707f
#define MATCH_RCRSA32 0x0600207f
#define MASK_RCRSA32 0xfe00707f
#define MATCH_RSTAS32 0x307f
#define MASK_RSTAS32 0xfe00707f
#define MATCH_RSTSA32 0x200307f
#define MASK_RSTSA32 0xfe00707f
#define MATCH_RSUB32 0x0200207f
#define MASK_RSUB32 0xfe00707f
#define MATCH_SLL32 0x5400207f
#define MASK_SLL32 0xfe00707f
#define MATCH_SLLI32 0x7400207f
#define MASK_SLLI32 0xfe00707f
#define MATCH_SMAX32 0x9200207f
#define MASK_SMAX32 0xfe00707f
#define MATCH_SMBB32 0x0800207f
#define MASK_SMBB32 0xfe00707f
#define MATCH_SMBT32 0x1800207f
#define MASK_SMBT32 0xfe00707f
#define MATCH_SMTT32 0x2800207f
#define MASK_SMTT32 0xfe00707f
#define MATCH_SMDS32 0x5800207f
#define MASK_SMDS32 0xfe00707f
#define MATCH_SMDRS32 0x6800207f
#define MASK_SMDRS32 0xfe00707f
#define MATCH_SMXDS32 0x7800207f
#define MASK_SMXDS32 0xfe00707f
#define MATCH_SMIN32 0x9000207f
#define MASK_SMIN32 0xfe00707f
#define MATCH_SRA32 0x5000207f
#define MASK_SRA32 0xfe00707f
#define MATCH_SRA32_U 0x6000207f
#define MASK_SRA32_U 0xfe00707f
#define MATCH_SRAI32 0x7000207f
#define MASK_SRAI32 0xfe00707f
#define MATCH_SRAI32_U 0x8000207f
#define MASK_SRAI32_U 0xfe00707f
#define MATCH_SRAIW_U 0x3400107f
#define MASK_SRAIW_U 0xfe00707f
#define MATCH_SRL32 0x5200207f
#define MASK_SRL32 0xfe00707f
#define MATCH_SRL32_U 0x6200207f
#define MASK_SRL32_U 0xfe00707f
#define MATCH_SRLI32 0x7200207f
#define MASK_SRLI32 0xfe00707f
#define MATCH_SRLI32_U 0x8200207f
#define MASK_SRLI32_U 0xfe00707f
#define MATCH_STAS32 0x4000307f
#define MASK_STAS32 0xfe00707f
#define MATCH_STSA32 0x4200307f
#define MASK_STSA32 0xfe00707f
#define MATCH_SUB32 0x4200207f
#define MASK_SUB32 0xfe00707f
#define MATCH_UKADD32 0x3000207f
#define MASK_UKADD32 0xfe00707f
#define MATCH_UKCRAS32 0x3400207f
#define MASK_UKCRAS32 0xfe00707f
#define MATCH_UKCRSA32 0x3600207f
#define MASK_UKCRSA32 0xfe00707f
#define MATCH_UKSTAS32 0x3000307f
#define MASK_UKSTAS32 0xfe00707f
#define MATCH_UKSTSA32 0x3200307f
#define MASK_UKSTSA32 0xfe00707f
#define MATCH_UKSUB32 0x3200207f
#define MASK_UKSUB32 0xfe00707f
#define MATCH_UMAX32 0xa200207f
#define MASK_UMAX32 0xfe00707f
#define MATCH_UMIN32 0xa000207f
#define MASK_UMIN32 0xfe00707f
#define MATCH_URADD32 0x2000207f
#define MASK_URADD32 0xfe00707f
#define MATCH_URCRAS32 0x2400207f
#define MASK_URCRAS32 0xfe00707f
#define MATCH_URCRSA32 0x2600207f
#define MASK_URCRSA32 0xfe00707f
#define MATCH_URSTAS32 0x2000307f
#define MASK_URSTAS32 0xfe00707f
#define MATCH_URSTSA32 0x2200307f
#define MASK_URSTSA32 0xfe00707f
#define MATCH_URSUB32 0x2200207f
#define MASK_URSUB32 0xfe00707f
/* Andes Xv5 bfloat16 */
#define MATCH_VFWCVT_S_BF16 0x405b
#define MASK_VFWCVT_S_BF16  0xfe0ff07f
#define MATCH_VFNCVT_BF16_S 0xc05b
#define MASK_VFNCVT_BF16_S  0xfe0ff07f
#define MATCH_FCVT_S_BF16 0x1405b
#define MASK_FCVT_S_BF16  0xfe0ff07f
#define MATCH_FCVT_BF16_S 0x1c05b
#define MASK_FCVT_BF16_S  0xfe0ff07f
/* Andes Xv5 INT4 Load */
#define MATCH_VLN_V 0x400405b
#define MASK_VLN_V  0xfdf0707f
#define MATCH_VLNU_V 0x410405b
#define MASK_VLNU_V  0xfdf0707f
#define MATCH_VLN8_V 0x420405b
#define MASK_VLN8_V  0xfdf0707f
#define MATCH_VLNU8_V 0x430405b
#define MASK_VLNU8_V  0xfdf0707f
/* RVX Andes V5 Vector Dot Product Extension  */
#define MATCH_VD4DOTS_VV 0x1000405b
#define MASK_VD4DOTS_VV  0xfc00707f
#define MATCH_VD4DOTU_VV 0x1c00405b
#define MASK_VD4DOTU_VV  0xfc00707f
#define MATCH_VD4DOTSU_VV 0x1400405b
#define MASK_VD4DOTSU_VV  0xfc00707f

#define CSR_USTATUS 0x0
#define CSR_UIE 0x4
#define CSR_UTVEC 0x5
#define CSR_USCRATCH 0x40
#define CSR_UEPC 0x41
#define CSR_UCAUSE 0x42
#define CSR_UTVAL 0x43
#define CSR_UIP 0x44
#define CSR_FFLAGS 0x1
#define CSR_FRM 0x2
#define CSR_FCSR 0x3
#define CSR_CYCLE 0xc00
#define CSR_TIME 0xc01
#define CSR_INSTRET 0xc02
#define CSR_HPMCOUNTER3 0xc03
#define CSR_HPMCOUNTER4 0xc04
#define CSR_HPMCOUNTER5 0xc05
#define CSR_HPMCOUNTER6 0xc06
#define CSR_HPMCOUNTER7 0xc07
#define CSR_HPMCOUNTER8 0xc08
#define CSR_HPMCOUNTER9 0xc09
#define CSR_HPMCOUNTER10 0xc0a
#define CSR_HPMCOUNTER11 0xc0b
#define CSR_HPMCOUNTER12 0xc0c
#define CSR_HPMCOUNTER13 0xc0d
#define CSR_HPMCOUNTER14 0xc0e
#define CSR_HPMCOUNTER15 0xc0f
#define CSR_HPMCOUNTER16 0xc10
#define CSR_HPMCOUNTER17 0xc11
#define CSR_HPMCOUNTER18 0xc12
#define CSR_HPMCOUNTER19 0xc13
#define CSR_HPMCOUNTER20 0xc14
#define CSR_HPMCOUNTER21 0xc15
#define CSR_HPMCOUNTER22 0xc16
#define CSR_HPMCOUNTER23 0xc17
#define CSR_HPMCOUNTER24 0xc18
#define CSR_HPMCOUNTER25 0xc19
#define CSR_HPMCOUNTER26 0xc1a
#define CSR_HPMCOUNTER27 0xc1b
#define CSR_HPMCOUNTER28 0xc1c
#define CSR_HPMCOUNTER29 0xc1d
#define CSR_HPMCOUNTER30 0xc1e
#define CSR_HPMCOUNTER31 0xc1f
#define CSR_CYCLEH 0xc80
#define CSR_TIMEH 0xc81
#define CSR_INSTRETH 0xc82
#define CSR_HPMCOUNTER3H 0xc83
#define CSR_HPMCOUNTER4H 0xc84
#define CSR_HPMCOUNTER5H 0xc85
#define CSR_HPMCOUNTER6H 0xc86
#define CSR_HPMCOUNTER7H 0xc87
#define CSR_HPMCOUNTER8H 0xc88
#define CSR_HPMCOUNTER9H 0xc89
#define CSR_HPMCOUNTER10H 0xc8a
#define CSR_HPMCOUNTER11H 0xc8b
#define CSR_HPMCOUNTER12H 0xc8c
#define CSR_HPMCOUNTER13H 0xc8d
#define CSR_HPMCOUNTER14H 0xc8e
#define CSR_HPMCOUNTER15H 0xc8f
#define CSR_HPMCOUNTER16H 0xc90
#define CSR_HPMCOUNTER17H 0xc91
#define CSR_HPMCOUNTER18H 0xc92
#define CSR_HPMCOUNTER19H 0xc93
#define CSR_HPMCOUNTER20H 0xc94
#define CSR_HPMCOUNTER21H 0xc95
#define CSR_HPMCOUNTER22H 0xc96
#define CSR_HPMCOUNTER23H 0xc97
#define CSR_HPMCOUNTER24H 0xc98
#define CSR_HPMCOUNTER25H 0xc99
#define CSR_HPMCOUNTER26H 0xc9a
#define CSR_HPMCOUNTER27H 0xc9b
#define CSR_HPMCOUNTER28H 0xc9c
#define CSR_HPMCOUNTER29H 0xc9d
#define CSR_HPMCOUNTER30H 0xc9e
#define CSR_HPMCOUNTER31H 0xc9f
#define CSR_SSTATUS 0x100
#define CSR_SEDELEG 0x102
#define CSR_SIDELEG 0x103
#define CSR_SIE 0x104
#define CSR_STVEC 0x105
#define CSR_SCOUNTEREN 0x106
#define CSR_SSCRATCH 0x140
#define CSR_SEPC 0x141
#define CSR_SCAUSE 0x142
#define CSR_STVAL 0x143
#define CSR_SIP 0x144
#define CSR_SATP 0x180
#define CSR_MVENDORID 0xf11
#define CSR_MARCHID 0xf12
#define CSR_MIMPID 0xf13
#define CSR_MHARTID 0xf14
#define CSR_MSTATUS 0x300
#define CSR_MISA 0x301
#define CSR_MEDELEG 0x302
#define CSR_MIDELEG 0x303
#define CSR_MIE 0x304
#define CSR_MTVEC 0x305
#define CSR_MCOUNTEREN 0x306
#define CSR_MSCRATCH 0x340
#define CSR_MEPC 0x341
#define CSR_MCAUSE 0x342
#define CSR_MTVAL 0x343
#define CSR_MIP 0x344
#define CSR_PMPCFG0 0x3a0
#define CSR_PMPCFG1 0x3a1
#define CSR_PMPCFG2 0x3a2
#define CSR_PMPCFG3 0x3a3
#define CSR_PMPADDR0 0x3b0
#define CSR_PMPADDR1 0x3b1
#define CSR_PMPADDR2 0x3b2
#define CSR_PMPADDR3 0x3b3
#define CSR_PMPADDR4 0x3b4
#define CSR_PMPADDR5 0x3b5
#define CSR_PMPADDR6 0x3b6
#define CSR_PMPADDR7 0x3b7
#define CSR_PMPADDR8 0x3b8
#define CSR_PMPADDR9 0x3b9
#define CSR_PMPADDR10 0x3ba
#define CSR_PMPADDR11 0x3bb
#define CSR_PMPADDR12 0x3bc
#define CSR_PMPADDR13 0x3bd
#define CSR_PMPADDR14 0x3be
#define CSR_PMPADDR15 0x3bf
#define CSR_PMPADDR16 0x3c0
#define CSR_PMPADDR17 0x3c1
#define CSR_PMPADDR18 0x3c2
#define CSR_PMPADDR19 0x3c3
#define CSR_PMPADDR20 0x3c4
#define CSR_PMPADDR21 0x3c5
#define CSR_PMPADDR22 0x3c6
#define CSR_PMPADDR23 0x3c7
#define CSR_PMPADDR24 0x3c8
#define CSR_PMPADDR25 0x3c9
#define CSR_PMPADDR26 0x3ca
#define CSR_PMPADDR27 0x3cb
#define CSR_PMPADDR28 0x3cc
#define CSR_PMPADDR29 0x3cd
#define CSR_PMPADDR30 0x3ce
#define CSR_PMPADDR31 0x3cf
#define CSR_PMPADDR32 0x3d0
#define CSR_PMPADDR33 0x3d1
#define CSR_PMPADDR34 0x3d2
#define CSR_PMPADDR35 0x3d3
#define CSR_PMPADDR36 0x3d4
#define CSR_PMPADDR37 0x3d5
#define CSR_PMPADDR38 0x3d6
#define CSR_PMPADDR39 0x3d7
#define CSR_PMPADDR40 0x3d8
#define CSR_PMPADDR41 0x3d9
#define CSR_PMPADDR42 0x3da
#define CSR_PMPADDR43 0x3db
#define CSR_PMPADDR44 0x3dc
#define CSR_PMPADDR45 0x3dd
#define CSR_PMPADDR46 0x3de
#define CSR_PMPADDR47 0x3df
#define CSR_PMPADDR48 0x3e0
#define CSR_PMPADDR49 0x3e1
#define CSR_PMPADDR50 0x3e2
#define CSR_PMPADDR51 0x3e3
#define CSR_PMPADDR52 0x3e4
#define CSR_PMPADDR53 0x3e5
#define CSR_PMPADDR54 0x3e6
#define CSR_PMPADDR55 0x3e7
#define CSR_PMPADDR56 0x3e8
#define CSR_PMPADDR57 0x3e9
#define CSR_PMPADDR58 0x3ea
#define CSR_PMPADDR59 0x3eb
#define CSR_PMPADDR60 0x3ec
#define CSR_PMPADDR61 0x3ed
#define CSR_PMPADDR62 0x3ee
#define CSR_PMPADDR63 0x3ef
#define CSR_MCYCLE 0xb00
#define CSR_MINSTRET 0xb02
#define CSR_MHPMCOUNTER3 0xb03
#define CSR_MHPMCOUNTER4 0xb04
#define CSR_MHPMCOUNTER5 0xb05
#define CSR_MHPMCOUNTER6 0xb06
#define CSR_MHPMCOUNTER7 0xb07
#define CSR_MHPMCOUNTER8 0xb08
#define CSR_MHPMCOUNTER9 0xb09
#define CSR_MHPMCOUNTER10 0xb0a
#define CSR_MHPMCOUNTER11 0xb0b
#define CSR_MHPMCOUNTER12 0xb0c
#define CSR_MHPMCOUNTER13 0xb0d
#define CSR_MHPMCOUNTER14 0xb0e
#define CSR_MHPMCOUNTER15 0xb0f
#define CSR_MHPMCOUNTER16 0xb10
#define CSR_MHPMCOUNTER17 0xb11
#define CSR_MHPMCOUNTER18 0xb12
#define CSR_MHPMCOUNTER19 0xb13
#define CSR_MHPMCOUNTER20 0xb14
#define CSR_MHPMCOUNTER21 0xb15
#define CSR_MHPMCOUNTER22 0xb16
#define CSR_MHPMCOUNTER23 0xb17
#define CSR_MHPMCOUNTER24 0xb18
#define CSR_MHPMCOUNTER25 0xb19
#define CSR_MHPMCOUNTER26 0xb1a
#define CSR_MHPMCOUNTER27 0xb1b
#define CSR_MHPMCOUNTER28 0xb1c
#define CSR_MHPMCOUNTER29 0xb1d
#define CSR_MHPMCOUNTER30 0xb1e
#define CSR_MHPMCOUNTER31 0xb1f
#define CSR_MCYCLEH 0xb80
#define CSR_MINSTRETH 0xb82
#define CSR_MHPMCOUNTER3H 0xb83
#define CSR_MHPMCOUNTER4H 0xb84
#define CSR_MHPMCOUNTER5H 0xb85
#define CSR_MHPMCOUNTER6H 0xb86
#define CSR_MHPMCOUNTER7H 0xb87
#define CSR_MHPMCOUNTER8H 0xb88
#define CSR_MHPMCOUNTER9H 0xb89
#define CSR_MHPMCOUNTER10H 0xb8a
#define CSR_MHPMCOUNTER11H 0xb8b
#define CSR_MHPMCOUNTER12H 0xb8c
#define CSR_MHPMCOUNTER13H 0xb8d
#define CSR_MHPMCOUNTER14H 0xb8e
#define CSR_MHPMCOUNTER15H 0xb8f
#define CSR_MHPMCOUNTER16H 0xb90
#define CSR_MHPMCOUNTER17H 0xb91
#define CSR_MHPMCOUNTER18H 0xb92
#define CSR_MHPMCOUNTER19H 0xb93
#define CSR_MHPMCOUNTER20H 0xb94
#define CSR_MHPMCOUNTER21H 0xb95
#define CSR_MHPMCOUNTER22H 0xb96
#define CSR_MHPMCOUNTER23H 0xb97
#define CSR_MHPMCOUNTER24H 0xb98
#define CSR_MHPMCOUNTER25H 0xb99
#define CSR_MHPMCOUNTER26H 0xb9a
#define CSR_MHPMCOUNTER27H 0xb9b
#define CSR_MHPMCOUNTER28H 0xb9c
#define CSR_MHPMCOUNTER29H 0xb9d
#define CSR_MHPMCOUNTER30H 0xb9e
#define CSR_MHPMCOUNTER31H 0xb9f
#define CSR_MHPMEVENT3 0x323
#define CSR_MHPMEVENT4 0x324
#define CSR_MHPMEVENT5 0x325
#define CSR_MHPMEVENT6 0x326
#define CSR_MHPMEVENT7 0x327
#define CSR_MHPMEVENT8 0x328
#define CSR_MHPMEVENT9 0x329
#define CSR_MHPMEVENT10 0x32a
#define CSR_MHPMEVENT11 0x32b
#define CSR_MHPMEVENT12 0x32c
#define CSR_MHPMEVENT13 0x32d
#define CSR_MHPMEVENT14 0x32e
#define CSR_MHPMEVENT15 0x32f
#define CSR_MHPMEVENT16 0x330
#define CSR_MHPMEVENT17 0x331
#define CSR_MHPMEVENT18 0x332
#define CSR_MHPMEVENT19 0x333
#define CSR_MHPMEVENT20 0x334
#define CSR_MHPMEVENT21 0x335
#define CSR_MHPMEVENT22 0x336
#define CSR_MHPMEVENT23 0x337
#define CSR_MHPMEVENT24 0x338
#define CSR_MHPMEVENT25 0x339
#define CSR_MHPMEVENT26 0x33a
#define CSR_MHPMEVENT27 0x33b
#define CSR_MHPMEVENT28 0x33c
#define CSR_MHPMEVENT29 0x33d
#define CSR_MHPMEVENT30 0x33e
#define CSR_MHPMEVENT31 0x33f
#define CSR_TSELECT 0x7a0
#define CSR_TDATA1 0x7a1
#define CSR_TDATA2 0x7a2
#define CSR_TDATA3 0x7a3
#define CSR_TINFO 0x7a4
#define CSR_TCONTROL 0x7a5
#define CSR_MCONTEXT 0x7a8
#define CSR_SCONTEXT 0x7aa
#define CSR_DCSR 0x7b0
#define CSR_DPC 0x7b1
#define CSR_DSCRATCH 0x7b2

/* RVV */
#define CSR_VSTART 0x008
#define CSR_VXSAT 0x009
#define CSR_VXRM 0x00a
#define CSR_VCSR 0x00f
#define CSR_VL 0xc20
#define CSR_VTYPE 0xc21
#define CSR_VLENB 0xc22

/* NDS V5 CSR Extension.  */
#define CSR_UITB 0x800
#define CSR_DSCRATCH0 CSR_DSCRATCH
#define CSR_DSCRATCH1 0x7b3
#define CSR_MICM_CFG 0xfc0
#define CSR_MDCM_CFG 0xfc1
#define CSR_MMSC_CFG 0xfc2
#define CSR_MMSC_CFG2 0xfc3
#define CSR_MILMB 0x7c0
#define CSR_MDLMB 0x7c1
#define CSR_MECC_CODE 0x7c2
#define CSR_MNVEC 0x7c3
#define CSR_MXSTATUS 0x7c4
#define CSR_MPFT_CTL 0x7c5
#define CSR_MHSP_CTL 0x7c6
#define CSR_MSP_BOUND 0x7c7
#define CSR_MSP_BASE 0x7c8
#define CSR_MDCAUSE 0x7c9
#define CSR_MCACHE_CTL 0x7ca
#define CSR_MMISC_CTL 0x7d0
#define CSR_DEXC2DBG 0x7e0
#define CSR_DDCAUSE 0x7e1
#define CSR_MRANDSEQ 0x7fc
#define CSR_MRANDSEQH 0x7fd
#define CSR_MRANDSTATE 0x7fe
#define CSR_MRANDSTATEH 0x7ff
#define CSR_MCOUNTERWEN 0x7ce
#define CSR_MCOUNTERINTEN 0x7cf
#define CSR_MCOUNTERMASK_M 0x7d1
#define CSR_MCOUNTERMASK_S 0x7d2
#define CSR_MCOUNTERMASK_U 0x7d3
#define CSR_MCOUNTEROVF 0x7d4
#define CSR_MSLIDELEG 0x7d5
#define CSR_MCCTLBEGINADDR 0x7cb
#define CSR_MCCTLCOMMAND 0x7cc
#define CSR_MCCTLDATA 0x7cd
#define CSR_UCCTLBEGINADDR 0x80b
#define CSR_UCCTLCOMMAND 0x80c
#define CSR_SLIE 0x9c4
#define CSR_SLIP 0x9c5
#define CSR_SDCAUSE 0x9c9
#define CSR_SCCTLDATA 0x9cd
#define CSR_SCOUNTERINTEN 0x9cf
#define CSR_SCOUNTERMASK_M 0x9d1
#define CSR_SCOUNTERMASK_S 0x9d2
#define CSR_SCOUNTERMASK_U 0x9d3
#define CSR_SCOUNTEROVF 0x9d4
#define CSR_SMISC_CTL 0x9d0
#define CSR_SHPMEVENT3 0x9e3
#define CSR_SHPMEVENT4 0x9e4
#define CSR_SHPMEVENT5 0x9e5
#define CSR_SHPMEVENT6 0x9e6
#define CSR_MSAVESTATUS 0x7d6
#define CSR_MSAVEEPC1 0x7d7
#define CSR_MSAVECAUSE1 0x7d8
#define CSR_MSAVEEPC2 0x7d9
#define CSR_MSAVECAUSE2 0x7da
#define CSR_MCOUNTINHIBIT 0x320
#define CSR_SCOUNTINHIBIT 0x9e0
#define CSR_UDCAUSE 0x809
#define CSR_WFE 0x810
#define CSR_SLEEPVALUE 0x811
#define CSR_TXEVT 0x812
#define CSR_MPPIB 0x7f0
#define CSR_MFIOB 0x7f1
#define CSR_MTVT 0x307
#define CSR_MNXTI 0x345
#define CSR_MINTSTATUS 0x346
#define CSR_MSCRATCHCSW 0x348
#define CSR_MSCRATCHCSWL 0x349
#define CSR_MSAVEDCAUSE1 0x7db
#define CSR_MSAVEDCAUSE2 0x7dc
#define CSR_PUSHMXSTATUS 0x7eb
#define CSR_MIRQ_ENTRY 0x7ec
#define CSR_MINTSEL_JAL 0x7ed
#define CSR_PUSHMCAUSE 0x7ee
#define CSR_PUSHMEPC 0x7ef
#define CSR_UCODE 0x801
#define CSR_PMACFG0 0xbc0
#define CSR_PMACFG1 0xbc1
#define CSR_PMACFG2 0xbc2
#define CSR_PMACFG3 0xbc3
#define CSR_PMAADDR0 0xbd0
#define CSR_PMAADDR1 0xbd1
#define CSR_PMAADDR2 0xbd2
#define CSR_PMAADDR3 0xbd3
#define CSR_PMAADDR4 0xbd4
#define CSR_PMAADDR5 0xbd5
#define CSR_PMAADDR6 0xbd6
#define CSR_PMAADDR7 0xbd7
#define CSR_PMAADDR8 0xbd8
#define CSR_PMAADDR9 0xbd9
#define CSR_PMAADDR10 0xbda
#define CSR_PMAADDR11 0xbdb
#define CSR_PMAADDR12 0xbdc
#define CSR_PMAADDR13 0xbdd
#define CSR_PMAADDR14 0xbde
#define CSR_PMAADDR15 0xbdf
#define CSR_MCRASH_STATESAVE 0xfc8
#define CSR_MSTATUS_CRASHSAVE 0xfc9
#define CSR_MCLK_CTL 0x7df
#define CSR_MVEC_CFG 0xfc7
#define CSR_MRVARCH_CFG 0xfca
#define CSR_MCCACHE_CTL_BASE 0xfcf

/* These registers are present in priv spec 1.9.1, dropped in 1.10.  */
#define CSR_HSTATUS 0x200
#define CSR_HEDELEG 0x202
#define CSR_HIDELEG 0x203
#define CSR_HIE 0x204
#define CSR_HTVEC 0x205
#define CSR_HSCRATCH 0x240
#define CSR_HEPC 0x241
#define CSR_HCAUSE 0x242
#define CSR_HBADADDR 0x243
#define CSR_HIP 0x244
/* CSR_MISA is 0xf10 in 1.9, but 0x301 in 1.9.1.  */
#define CSR_MBASE 0x380
#define CSR_MBOUND 0x381
#define CSR_MIBASE 0x382
#define CSR_MIBOUND 0x383
#define CSR_MDBASE 0x384
#define CSR_MDBOUND 0x385
#define CSR_MSCOUNTEREN 0x321
#define CSR_MHCOUNTEREN 0x322
#define CAUSE_MISALIGNED_FETCH 0x0
#define CAUSE_FAULT_FETCH 0x1
#define CAUSE_ILLEGAL_INSTRUCTION 0x2
#define CAUSE_BREAKPOINT 0x3
#define CAUSE_MISALIGNED_LOAD 0x4
#define CAUSE_FAULT_LOAD 0x5
#define CAUSE_MISALIGNED_STORE 0x6
#define CAUSE_FAULT_STORE 0x7
#define CAUSE_USER_ECALL 0x8
#define CAUSE_SUPERVISOR_ECALL 0x9
#define CAUSE_HYPERVISOR_ECALL 0xa
#define CAUSE_MACHINE_ECALL 0xb
#endif

#ifdef DECLARE_INSN
DECLARE_INSN(slli_rv32, MATCH_SLLI_RV32, MASK_SLLI_RV32)
DECLARE_INSN(srli_rv32, MATCH_SRLI_RV32, MASK_SRLI_RV32)
DECLARE_INSN(srai_rv32, MATCH_SRAI_RV32, MASK_SRAI_RV32)
DECLARE_INSN(frflags, MATCH_FRFLAGS, MASK_FRFLAGS)
DECLARE_INSN(fsflags, MATCH_FSFLAGS, MASK_FSFLAGS)
DECLARE_INSN(fsflagsi, MATCH_FSFLAGSI, MASK_FSFLAGSI)
DECLARE_INSN(frrm, MATCH_FRRM, MASK_FRRM)
DECLARE_INSN(fsrm, MATCH_FSRM, MASK_FSRM)
DECLARE_INSN(fsrmi, MATCH_FSRMI, MASK_FSRMI)
DECLARE_INSN(fscsr, MATCH_FSCSR, MASK_FSCSR)
DECLARE_INSN(frcsr, MATCH_FRCSR, MASK_FRCSR)
DECLARE_INSN(rdcycle, MATCH_RDCYCLE, MASK_RDCYCLE)
DECLARE_INSN(rdtime, MATCH_RDTIME, MASK_RDTIME)
DECLARE_INSN(rdinstret, MATCH_RDINSTRET, MASK_RDINSTRET)
DECLARE_INSN(rdcycleh, MATCH_RDCYCLEH, MASK_RDCYCLEH)
DECLARE_INSN(rdtimeh, MATCH_RDTIMEH, MASK_RDTIMEH)
DECLARE_INSN(rdinstreth, MATCH_RDINSTRETH, MASK_RDINSTRETH)
DECLARE_INSN(scall, MATCH_SCALL, MASK_SCALL)
DECLARE_INSN(sbreak, MATCH_SBREAK, MASK_SBREAK)
DECLARE_INSN(beq, MATCH_BEQ, MASK_BEQ)
DECLARE_INSN(bne, MATCH_BNE, MASK_BNE)
DECLARE_INSN(blt, MATCH_BLT, MASK_BLT)
DECLARE_INSN(bge, MATCH_BGE, MASK_BGE)
DECLARE_INSN(bltu, MATCH_BLTU, MASK_BLTU)
DECLARE_INSN(bgeu, MATCH_BGEU, MASK_BGEU)
DECLARE_INSN(jalr, MATCH_JALR, MASK_JALR)
DECLARE_INSN(jal, MATCH_JAL, MASK_JAL)
DECLARE_INSN(lui, MATCH_LUI, MASK_LUI)
DECLARE_INSN(auipc, MATCH_AUIPC, MASK_AUIPC)
DECLARE_INSN(addi, MATCH_ADDI, MASK_ADDI)
DECLARE_INSN(slli, MATCH_SLLI, MASK_SLLI)
DECLARE_INSN(slti, MATCH_SLTI, MASK_SLTI)
DECLARE_INSN(sltiu, MATCH_SLTIU, MASK_SLTIU)
DECLARE_INSN(xori, MATCH_XORI, MASK_XORI)
DECLARE_INSN(srli, MATCH_SRLI, MASK_SRLI)
DECLARE_INSN(srai, MATCH_SRAI, MASK_SRAI)
DECLARE_INSN(ori, MATCH_ORI, MASK_ORI)
DECLARE_INSN(andi, MATCH_ANDI, MASK_ANDI)
DECLARE_INSN(add, MATCH_ADD, MASK_ADD)
DECLARE_INSN(sub, MATCH_SUB, MASK_SUB)
DECLARE_INSN(sll, MATCH_SLL, MASK_SLL)
DECLARE_INSN(slt, MATCH_SLT, MASK_SLT)
DECLARE_INSN(sltu, MATCH_SLTU, MASK_SLTU)
DECLARE_INSN(xor, MATCH_XOR, MASK_XOR)
DECLARE_INSN(srl, MATCH_SRL, MASK_SRL)
DECLARE_INSN(sra, MATCH_SRA, MASK_SRA)
DECLARE_INSN(or, MATCH_OR, MASK_OR)
DECLARE_INSN(and, MATCH_AND, MASK_AND)
DECLARE_INSN(addiw, MATCH_ADDIW, MASK_ADDIW)
DECLARE_INSN(slliw, MATCH_SLLIW, MASK_SLLIW)
DECLARE_INSN(srliw, MATCH_SRLIW, MASK_SRLIW)
DECLARE_INSN(sraiw, MATCH_SRAIW, MASK_SRAIW)
DECLARE_INSN(addw, MATCH_ADDW, MASK_ADDW)
DECLARE_INSN(subw, MATCH_SUBW, MASK_SUBW)
DECLARE_INSN(sllw, MATCH_SLLW, MASK_SLLW)
DECLARE_INSN(srlw, MATCH_SRLW, MASK_SRLW)
DECLARE_INSN(sraw, MATCH_SRAW, MASK_SRAW)
DECLARE_INSN(lb, MATCH_LB, MASK_LB)
DECLARE_INSN(lh, MATCH_LH, MASK_LH)
DECLARE_INSN(lw, MATCH_LW, MASK_LW)
DECLARE_INSN(ld, MATCH_LD, MASK_LD)
DECLARE_INSN(lbu, MATCH_LBU, MASK_LBU)
DECLARE_INSN(lhu, MATCH_LHU, MASK_LHU)
DECLARE_INSN(lwu, MATCH_LWU, MASK_LWU)
DECLARE_INSN(sb, MATCH_SB, MASK_SB)
DECLARE_INSN(sh, MATCH_SH, MASK_SH)
DECLARE_INSN(sw, MATCH_SW, MASK_SW)
DECLARE_INSN(sd, MATCH_SD, MASK_SD)
DECLARE_INSN(fence, MATCH_FENCE, MASK_FENCE)
DECLARE_INSN(fence_i, MATCH_FENCE_I, MASK_FENCE_I)
DECLARE_INSN(mul, MATCH_MUL, MASK_MUL)
DECLARE_INSN(mulh, MATCH_MULH, MASK_MULH)
DECLARE_INSN(mulhsu, MATCH_MULHSU, MASK_MULHSU)
DECLARE_INSN(mulhu, MATCH_MULHU, MASK_MULHU)
DECLARE_INSN(div, MATCH_DIV, MASK_DIV)
DECLARE_INSN(divu, MATCH_DIVU, MASK_DIVU)
DECLARE_INSN(rem, MATCH_REM, MASK_REM)
DECLARE_INSN(remu, MATCH_REMU, MASK_REMU)
DECLARE_INSN(mulw, MATCH_MULW, MASK_MULW)
DECLARE_INSN(divw, MATCH_DIVW, MASK_DIVW)
DECLARE_INSN(divuw, MATCH_DIVUW, MASK_DIVUW)
DECLARE_INSN(remw, MATCH_REMW, MASK_REMW)
DECLARE_INSN(remuw, MATCH_REMUW, MASK_REMUW)
DECLARE_INSN(amoadd_w, MATCH_AMOADD_W, MASK_AMOADD_W)
DECLARE_INSN(amoxor_w, MATCH_AMOXOR_W, MASK_AMOXOR_W)
DECLARE_INSN(amoor_w, MATCH_AMOOR_W, MASK_AMOOR_W)
DECLARE_INSN(amoand_w, MATCH_AMOAND_W, MASK_AMOAND_W)
DECLARE_INSN(amomin_w, MATCH_AMOMIN_W, MASK_AMOMIN_W)
DECLARE_INSN(amomax_w, MATCH_AMOMAX_W, MASK_AMOMAX_W)
DECLARE_INSN(amominu_w, MATCH_AMOMINU_W, MASK_AMOMINU_W)
DECLARE_INSN(amomaxu_w, MATCH_AMOMAXU_W, MASK_AMOMAXU_W)
DECLARE_INSN(amoswap_w, MATCH_AMOSWAP_W, MASK_AMOSWAP_W)
DECLARE_INSN(lr_w, MATCH_LR_W, MASK_LR_W)
DECLARE_INSN(sc_w, MATCH_SC_W, MASK_SC_W)
DECLARE_INSN(amoadd_d, MATCH_AMOADD_D, MASK_AMOADD_D)
DECLARE_INSN(amoxor_d, MATCH_AMOXOR_D, MASK_AMOXOR_D)
DECLARE_INSN(amoor_d, MATCH_AMOOR_D, MASK_AMOOR_D)
DECLARE_INSN(amoand_d, MATCH_AMOAND_D, MASK_AMOAND_D)
DECLARE_INSN(amomin_d, MATCH_AMOMIN_D, MASK_AMOMIN_D)
DECLARE_INSN(amomax_d, MATCH_AMOMAX_D, MASK_AMOMAX_D)
DECLARE_INSN(amominu_d, MATCH_AMOMINU_D, MASK_AMOMINU_D)
DECLARE_INSN(amomaxu_d, MATCH_AMOMAXU_D, MASK_AMOMAXU_D)
DECLARE_INSN(amoswap_d, MATCH_AMOSWAP_D, MASK_AMOSWAP_D)
DECLARE_INSN(lr_d, MATCH_LR_D, MASK_LR_D)
DECLARE_INSN(sc_d, MATCH_SC_D, MASK_SC_D)
DECLARE_INSN(ecall, MATCH_ECALL, MASK_ECALL)
DECLARE_INSN(ebreak, MATCH_EBREAK, MASK_EBREAK)
DECLARE_INSN(uret, MATCH_URET, MASK_URET)
DECLARE_INSN(sret, MATCH_SRET, MASK_SRET)
DECLARE_INSN(hret, MATCH_HRET, MASK_HRET)
DECLARE_INSN(mret, MATCH_MRET, MASK_MRET)
DECLARE_INSN(dret, MATCH_DRET, MASK_DRET)
DECLARE_INSN(sfence_vm, MATCH_SFENCE_VM, MASK_SFENCE_VM)
DECLARE_INSN(sfence_vma, MATCH_SFENCE_VMA, MASK_SFENCE_VMA)
DECLARE_INSN(wfi, MATCH_WFI, MASK_WFI)
DECLARE_INSN(csrrw, MATCH_CSRRW, MASK_CSRRW)
DECLARE_INSN(csrrs, MATCH_CSRRS, MASK_CSRRS)
DECLARE_INSN(csrrc, MATCH_CSRRC, MASK_CSRRC)
DECLARE_INSN(csrrwi, MATCH_CSRRWI, MASK_CSRRWI)
DECLARE_INSN(csrrsi, MATCH_CSRRSI, MASK_CSRRSI)
DECLARE_INSN(csrrci, MATCH_CSRRCI, MASK_CSRRCI)
DECLARE_INSN(fadd_s, MATCH_FADD_S, MASK_FADD_S)
DECLARE_INSN(fsub_s, MATCH_FSUB_S, MASK_FSUB_S)
DECLARE_INSN(fmul_s, MATCH_FMUL_S, MASK_FMUL_S)
DECLARE_INSN(fdiv_s, MATCH_FDIV_S, MASK_FDIV_S)
DECLARE_INSN(fsgnj_s, MATCH_FSGNJ_S, MASK_FSGNJ_S)
DECLARE_INSN(fsgnjn_s, MATCH_FSGNJN_S, MASK_FSGNJN_S)
DECLARE_INSN(fsgnjx_s, MATCH_FSGNJX_S, MASK_FSGNJX_S)
DECLARE_INSN(fmin_s, MATCH_FMIN_S, MASK_FMIN_S)
DECLARE_INSN(fmax_s, MATCH_FMAX_S, MASK_FMAX_S)
DECLARE_INSN(fsqrt_s, MATCH_FSQRT_S, MASK_FSQRT_S)
DECLARE_INSN(fadd_d, MATCH_FADD_D, MASK_FADD_D)
DECLARE_INSN(fsub_d, MATCH_FSUB_D, MASK_FSUB_D)
DECLARE_INSN(fmul_d, MATCH_FMUL_D, MASK_FMUL_D)
DECLARE_INSN(fdiv_d, MATCH_FDIV_D, MASK_FDIV_D)
DECLARE_INSN(fsgnj_d, MATCH_FSGNJ_D, MASK_FSGNJ_D)
DECLARE_INSN(fsgnjn_d, MATCH_FSGNJN_D, MASK_FSGNJN_D)
DECLARE_INSN(fsgnjx_d, MATCH_FSGNJX_D, MASK_FSGNJX_D)
DECLARE_INSN(fmin_d, MATCH_FMIN_D, MASK_FMIN_D)
DECLARE_INSN(fmax_d, MATCH_FMAX_D, MASK_FMAX_D)
DECLARE_INSN(fcvt_s_d, MATCH_FCVT_S_D, MASK_FCVT_S_D)
DECLARE_INSN(fcvt_d_s, MATCH_FCVT_D_S, MASK_FCVT_D_S)
DECLARE_INSN(fsqrt_d, MATCH_FSQRT_D, MASK_FSQRT_D)
DECLARE_INSN(fadd_q, MATCH_FADD_Q, MASK_FADD_Q)
DECLARE_INSN(fsub_q, MATCH_FSUB_Q, MASK_FSUB_Q)
DECLARE_INSN(fmul_q, MATCH_FMUL_Q, MASK_FMUL_Q)
DECLARE_INSN(fdiv_q, MATCH_FDIV_Q, MASK_FDIV_Q)
DECLARE_INSN(fsgnj_q, MATCH_FSGNJ_Q, MASK_FSGNJ_Q)
DECLARE_INSN(fsgnjn_q, MATCH_FSGNJN_Q, MASK_FSGNJN_Q)
DECLARE_INSN(fsgnjx_q, MATCH_FSGNJX_Q, MASK_FSGNJX_Q)
DECLARE_INSN(fmin_q, MATCH_FMIN_Q, MASK_FMIN_Q)
DECLARE_INSN(fmax_q, MATCH_FMAX_Q, MASK_FMAX_Q)
DECLARE_INSN(fcvt_s_q, MATCH_FCVT_S_Q, MASK_FCVT_S_Q)
DECLARE_INSN(fcvt_q_s, MATCH_FCVT_Q_S, MASK_FCVT_Q_S)
DECLARE_INSN(fcvt_d_q, MATCH_FCVT_D_Q, MASK_FCVT_D_Q)
DECLARE_INSN(fcvt_q_d, MATCH_FCVT_Q_D, MASK_FCVT_Q_D)
DECLARE_INSN(fsqrt_q, MATCH_FSQRT_Q, MASK_FSQRT_Q)
DECLARE_INSN(fle_s, MATCH_FLE_S, MASK_FLE_S)
DECLARE_INSN(flt_s, MATCH_FLT_S, MASK_FLT_S)
DECLARE_INSN(feq_s, MATCH_FEQ_S, MASK_FEQ_S)
DECLARE_INSN(fle_d, MATCH_FLE_D, MASK_FLE_D)
DECLARE_INSN(flt_d, MATCH_FLT_D, MASK_FLT_D)
DECLARE_INSN(feq_d, MATCH_FEQ_D, MASK_FEQ_D)
DECLARE_INSN(fle_q, MATCH_FLE_Q, MASK_FLE_Q)
DECLARE_INSN(flt_q, MATCH_FLT_Q, MASK_FLT_Q)
DECLARE_INSN(feq_q, MATCH_FEQ_Q, MASK_FEQ_Q)
DECLARE_INSN(fcvt_w_s, MATCH_FCVT_W_S, MASK_FCVT_W_S)
DECLARE_INSN(fcvt_wu_s, MATCH_FCVT_WU_S, MASK_FCVT_WU_S)
DECLARE_INSN(fcvt_l_s, MATCH_FCVT_L_S, MASK_FCVT_L_S)
DECLARE_INSN(fcvt_lu_s, MATCH_FCVT_LU_S, MASK_FCVT_LU_S)
DECLARE_INSN(fmv_x_s, MATCH_FMV_X_S, MASK_FMV_X_S)
DECLARE_INSN(fclass_s, MATCH_FCLASS_S, MASK_FCLASS_S)
DECLARE_INSN(fcvt_w_d, MATCH_FCVT_W_D, MASK_FCVT_W_D)
DECLARE_INSN(fcvt_wu_d, MATCH_FCVT_WU_D, MASK_FCVT_WU_D)
DECLARE_INSN(fcvt_l_d, MATCH_FCVT_L_D, MASK_FCVT_L_D)
DECLARE_INSN(fcvt_lu_d, MATCH_FCVT_LU_D, MASK_FCVT_LU_D)
DECLARE_INSN(fmv_x_d, MATCH_FMV_X_D, MASK_FMV_X_D)
DECLARE_INSN(fclass_d, MATCH_FCLASS_D, MASK_FCLASS_D)
DECLARE_INSN(fcvt_w_q, MATCH_FCVT_W_Q, MASK_FCVT_W_Q)
DECLARE_INSN(fcvt_wu_q, MATCH_FCVT_WU_Q, MASK_FCVT_WU_Q)
DECLARE_INSN(fcvt_l_q, MATCH_FCVT_L_Q, MASK_FCVT_L_Q)
DECLARE_INSN(fcvt_lu_q, MATCH_FCVT_LU_Q, MASK_FCVT_LU_Q)
DECLARE_INSN(fmv_x_q, MATCH_FMV_X_Q, MASK_FMV_X_Q)
DECLARE_INSN(fclass_q, MATCH_FCLASS_Q, MASK_FCLASS_Q)
DECLARE_INSN(fcvt_s_w, MATCH_FCVT_S_W, MASK_FCVT_S_W)
DECLARE_INSN(fcvt_s_wu, MATCH_FCVT_S_WU, MASK_FCVT_S_WU)
DECLARE_INSN(fcvt_s_l, MATCH_FCVT_S_L, MASK_FCVT_S_L)
DECLARE_INSN(fcvt_s_lu, MATCH_FCVT_S_LU, MASK_FCVT_S_LU)
DECLARE_INSN(fmv_s_x, MATCH_FMV_S_X, MASK_FMV_S_X)
DECLARE_INSN(fcvt_d_w, MATCH_FCVT_D_W, MASK_FCVT_D_W)
DECLARE_INSN(fcvt_d_wu, MATCH_FCVT_D_WU, MASK_FCVT_D_WU)
DECLARE_INSN(fcvt_d_l, MATCH_FCVT_D_L, MASK_FCVT_D_L)
DECLARE_INSN(fcvt_d_lu, MATCH_FCVT_D_LU, MASK_FCVT_D_LU)
DECLARE_INSN(fmv_d_x, MATCH_FMV_D_X, MASK_FMV_D_X)
DECLARE_INSN(fcvt_q_w, MATCH_FCVT_Q_W, MASK_FCVT_Q_W)
DECLARE_INSN(fcvt_q_wu, MATCH_FCVT_Q_WU, MASK_FCVT_Q_WU)
DECLARE_INSN(fcvt_q_l, MATCH_FCVT_Q_L, MASK_FCVT_Q_L)
DECLARE_INSN(fcvt_q_lu, MATCH_FCVT_Q_LU, MASK_FCVT_Q_LU)
DECLARE_INSN(fmv_q_x, MATCH_FMV_Q_X, MASK_FMV_Q_X)
DECLARE_INSN(flw, MATCH_FLW, MASK_FLW)
DECLARE_INSN(fld, MATCH_FLD, MASK_FLD)
DECLARE_INSN(flq, MATCH_FLQ, MASK_FLQ)
DECLARE_INSN(fsw, MATCH_FSW, MASK_FSW)
DECLARE_INSN(fsd, MATCH_FSD, MASK_FSD)
DECLARE_INSN(fsq, MATCH_FSQ, MASK_FSQ)
DECLARE_INSN(fmadd_s, MATCH_FMADD_S, MASK_FMADD_S)
DECLARE_INSN(fmsub_s, MATCH_FMSUB_S, MASK_FMSUB_S)
DECLARE_INSN(fnmsub_s, MATCH_FNMSUB_S, MASK_FNMSUB_S)
DECLARE_INSN(fnmadd_s, MATCH_FNMADD_S, MASK_FNMADD_S)
DECLARE_INSN(fmadd_d, MATCH_FMADD_D, MASK_FMADD_D)
DECLARE_INSN(fmsub_d, MATCH_FMSUB_D, MASK_FMSUB_D)
DECLARE_INSN(fnmsub_d, MATCH_FNMSUB_D, MASK_FNMSUB_D)
DECLARE_INSN(fnmadd_d, MATCH_FNMADD_D, MASK_FNMADD_D)
DECLARE_INSN(fmadd_q, MATCH_FMADD_Q, MASK_FMADD_Q)
DECLARE_INSN(fmsub_q, MATCH_FMSUB_Q, MASK_FMSUB_Q)
DECLARE_INSN(fnmsub_q, MATCH_FNMSUB_Q, MASK_FNMSUB_Q)
DECLARE_INSN(fnmadd_q, MATCH_FNMADD_Q, MASK_FNMADD_Q)
DECLARE_INSN(c_addi4spn, MATCH_C_ADDI4SPN, MASK_C_ADDI4SPN)
DECLARE_INSN(c_fld, MATCH_C_FLD, MASK_C_FLD)
DECLARE_INSN(c_lw, MATCH_C_LW, MASK_C_LW)
DECLARE_INSN(c_flw, MATCH_C_FLW, MASK_C_FLW)
DECLARE_INSN(c_fsd, MATCH_C_FSD, MASK_C_FSD)
DECLARE_INSN(c_sw, MATCH_C_SW, MASK_C_SW)
DECLARE_INSN(c_fsw, MATCH_C_FSW, MASK_C_FSW)
DECLARE_INSN(c_addi, MATCH_C_ADDI, MASK_C_ADDI)
DECLARE_INSN(c_jal, MATCH_C_JAL, MASK_C_JAL)
DECLARE_INSN(c_li, MATCH_C_LI, MASK_C_LI)
DECLARE_INSN(c_lui, MATCH_C_LUI, MASK_C_LUI)
DECLARE_INSN(c_srli, MATCH_C_SRLI, MASK_C_SRLI)
DECLARE_INSN(c_srai, MATCH_C_SRAI, MASK_C_SRAI)
DECLARE_INSN(c_andi, MATCH_C_ANDI, MASK_C_ANDI)
DECLARE_INSN(c_sub, MATCH_C_SUB, MASK_C_SUB)
DECLARE_INSN(c_xor, MATCH_C_XOR, MASK_C_XOR)
DECLARE_INSN(c_or, MATCH_C_OR, MASK_C_OR)
DECLARE_INSN(c_and, MATCH_C_AND, MASK_C_AND)
DECLARE_INSN(c_subw, MATCH_C_SUBW, MASK_C_SUBW)
DECLARE_INSN(c_addw, MATCH_C_ADDW, MASK_C_ADDW)
DECLARE_INSN(c_j, MATCH_C_J, MASK_C_J)
DECLARE_INSN(c_beqz, MATCH_C_BEQZ, MASK_C_BEQZ)
DECLARE_INSN(c_bnez, MATCH_C_BNEZ, MASK_C_BNEZ)
DECLARE_INSN(c_slli, MATCH_C_SLLI, MASK_C_SLLI)
DECLARE_INSN(c_fldsp, MATCH_C_FLDSP, MASK_C_FLDSP)
DECLARE_INSN(c_lwsp, MATCH_C_LWSP, MASK_C_LWSP)
DECLARE_INSN(c_flwsp, MATCH_C_FLWSP, MASK_C_FLWSP)
DECLARE_INSN(c_mv, MATCH_C_MV, MASK_C_MV)
DECLARE_INSN(c_add, MATCH_C_ADD, MASK_C_ADD)
DECLARE_INSN(c_fsdsp, MATCH_C_FSDSP, MASK_C_FSDSP)
DECLARE_INSN(c_swsp, MATCH_C_SWSP, MASK_C_SWSP)
DECLARE_INSN(c_fswsp, MATCH_C_FSWSP, MASK_C_FSWSP)
DECLARE_INSN(c_nop, MATCH_C_NOP, MASK_C_NOP)
DECLARE_INSN(c_addi16sp, MATCH_C_ADDI16SP, MASK_C_ADDI16SP)
DECLARE_INSN(c_jr, MATCH_C_JR, MASK_C_JR)
DECLARE_INSN(c_jalr, MATCH_C_JALR, MASK_C_JALR)
DECLARE_INSN(c_ebreak, MATCH_C_EBREAK, MASK_C_EBREAK)
DECLARE_INSN(c_ld, MATCH_C_LD, MASK_C_LD)
DECLARE_INSN(c_sd, MATCH_C_SD, MASK_C_SD)
DECLARE_INSN(c_addiw, MATCH_C_ADDIW, MASK_C_ADDIW)
DECLARE_INSN(c_ldsp, MATCH_C_LDSP, MASK_C_LDSP)
DECLARE_INSN(c_sdsp, MATCH_C_SDSP, MASK_C_SDSP)
DECLARE_INSN(custom0, MATCH_CUSTOM0, MASK_CUSTOM0)
DECLARE_INSN(custom0_rs1, MATCH_CUSTOM0_RS1, MASK_CUSTOM0_RS1)
DECLARE_INSN(custom0_rs1_rs2, MATCH_CUSTOM0_RS1_RS2, MASK_CUSTOM0_RS1_RS2)
DECLARE_INSN(custom0_rd, MATCH_CUSTOM0_RD, MASK_CUSTOM0_RD)
DECLARE_INSN(custom0_rd_rs1, MATCH_CUSTOM0_RD_RS1, MASK_CUSTOM0_RD_RS1)
DECLARE_INSN(custom0_rd_rs1_rs2, MATCH_CUSTOM0_RD_RS1_RS2, MASK_CUSTOM0_RD_RS1_RS2)
DECLARE_INSN(custom1, MATCH_CUSTOM1, MASK_CUSTOM1)
DECLARE_INSN(custom1_rs1, MATCH_CUSTOM1_RS1, MASK_CUSTOM1_RS1)
DECLARE_INSN(custom1_rs1_rs2, MATCH_CUSTOM1_RS1_RS2, MASK_CUSTOM1_RS1_RS2)
DECLARE_INSN(custom1_rd, MATCH_CUSTOM1_RD, MASK_CUSTOM1_RD)
DECLARE_INSN(custom1_rd_rs1, MATCH_CUSTOM1_RD_RS1, MASK_CUSTOM1_RD_RS1)
DECLARE_INSN(custom1_rd_rs1_rs2, MATCH_CUSTOM1_RD_RS1_RS2, MASK_CUSTOM1_RD_RS1_RS2)
DECLARE_INSN(custom2, MATCH_CUSTOM2, MASK_CUSTOM2)
DECLARE_INSN(custom2_rs1, MATCH_CUSTOM2_RS1, MASK_CUSTOM2_RS1)
DECLARE_INSN(custom2_rs1_rs2, MATCH_CUSTOM2_RS1_RS2, MASK_CUSTOM2_RS1_RS2)
DECLARE_INSN(custom2_rd, MATCH_CUSTOM2_RD, MASK_CUSTOM2_RD)
DECLARE_INSN(custom2_rd_rs1, MATCH_CUSTOM2_RD_RS1, MASK_CUSTOM2_RD_RS1)
DECLARE_INSN(custom2_rd_rs1_rs2, MATCH_CUSTOM2_RD_RS1_RS2, MASK_CUSTOM2_RD_RS1_RS2)
DECLARE_INSN(custom3, MATCH_CUSTOM3, MASK_CUSTOM3)
DECLARE_INSN(custom3_rs1, MATCH_CUSTOM3_RS1, MASK_CUSTOM3_RS1)
DECLARE_INSN(custom3_rs1_rs2, MATCH_CUSTOM3_RS1_RS2, MASK_CUSTOM3_RS1_RS2)
DECLARE_INSN(custom3_rd, MATCH_CUSTOM3_RD, MASK_CUSTOM3_RD)
DECLARE_INSN(custom3_rd_rs1, MATCH_CUSTOM3_RD_RS1, MASK_CUSTOM3_RD_RS1)
DECLARE_INSN(custom3_rd_rs1_rs2, MATCH_CUSTOM3_RD_RS1_RS2, MASK_CUSTOM3_RD_RS1_RS2)
/* NDS V5 Extension.  */
DECLARE_INSN(addigp, MATCH_ADDIGP, MASK_ADDIGP)
DECLARE_INSN(lbgp, MATCH_LBGP, MASK_LBGP)
DECLARE_INSN(lbugp, MATCH_LBUGP, MASK_LBUGP)
DECLARE_INSN(sbgp, MATCH_SBGP, MASK_SBGP)
DECLARE_INSN(lhgp, MATCH_LHGP, MASK_LHGP)
DECLARE_INSN(lhugp, MATCH_LHUGP, MASK_LHUGP)
DECLARE_INSN(lwgp, MATCH_LWGP, MASK_LWGP)
DECLARE_INSN(lwugp, MATCH_LWUGP, MASK_LWUGP)
DECLARE_INSN(ldgp, MATCH_LDGP, MASK_LDGP)
DECLARE_INSN(shgp, MATCH_SHGP, MASK_SHGP)
DECLARE_INSN(swgp, MATCH_SWGP, MASK_SWGP)
DECLARE_INSN(sdgp, MATCH_SDGP, MASK_SDGP)
DECLARE_INSN(ffb, MATCH_FFB, MASK_FFB)
DECLARE_INSN(ffzmism, MATCH_FFZMISM, MASK_FFZMISM)
DECLARE_INSN(ffmism, MATCH_FFMISM, MASK_FFMISM)
DECLARE_INSN(flmism, MATCH_FLMISM, MASK_FLMISM)
DECLARE_INSN(lea_h, MATCH_LEA_H, MASK_LEA_H)
DECLARE_INSN(lea_w, MATCH_LEA_W, MASK_LEA_W)
DECLARE_INSN(lea_d, MATCH_LEA_D, MASK_LEA_D)
DECLARE_INSN(lea_b_ze, MATCH_LEA_B_ZE, MASK_LEA_B_ZE)
DECLARE_INSN(lea_h_ze, MATCH_LEA_H_ZE, MASK_LEA_H_ZE)
DECLARE_INSN(lea_w_ze, MATCH_LEA_W_ZE, MASK_LEA_W_ZE)
DECLARE_INSN(lea_d_ze, MATCH_LEA_D_ZE, MASK_LEA_D_ZE)
DECLARE_INSN(bfoz, MATCH_BFOZ, MASK_BFOZ)
DECLARE_INSN(bfos, MATCH_BFOS, MASK_BFOS)
DECLARE_INSN(beqc, MATCH_BEQC, MASK_BEQC)
DECLARE_INSN(bnec, MATCH_BNEC, MASK_BNEC)
DECLARE_INSN(bbc, MATCH_BBC, MASK_BBC)
DECLARE_INSN(bbs, MATCH_BBS, MASK_BBS)
DECLARE_INSN(flhw, MATCH_FLHW, MASK_FLHW)
DECLARE_INSN(fshw, MATCH_FSHW, MASK_FSHW)
DECLARE_INSN(c_ex9it, MATCH_C_EX9IT, MASK_C_EX9IT)
DECLARE_INSN(c_exec_it, MATCH_C_EXECIT, MASK_C_EXECIT)
/* NDS V5 DSP Extension.  */
DECLARE_INSN(add8, MATCH_ADD8, MASK_ADD8)
DECLARE_INSN(add16, MATCH_ADD16, MASK_ADD16)
DECLARE_INSN(add64, MATCH_ADD64, MASK_ADD64)
DECLARE_INSN(ave, MATCH_AVE, MASK_AVE)
DECLARE_INSN(bitrev, MATCH_BITREV, MASK_BITREV)
DECLARE_INSN(bitrevi, MATCH_BITREVI, MASK_BITREVI)
DECLARE_INSN(bpick, MATCH_BPICK, MASK_BPICK)
DECLARE_INSN(clrs8, MATCH_CLRS8, MASK_CLRS8)
DECLARE_INSN(clrs16, MATCH_CLRS16, MASK_CLRS16)
DECLARE_INSN(clrs32, MATCH_CLRS32, MASK_CLRS32)
DECLARE_INSN(clo8, MATCH_CLO8, MASK_CLO8)
DECLARE_INSN(clo16, MATCH_CLO16, MASK_CLO16)
DECLARE_INSN(clo32, MATCH_CLO32, MASK_CLO32)
DECLARE_INSN(clz8, MATCH_CLZ8, MASK_CLZ8)
DECLARE_INSN(clz16, MATCH_CLZ16, MASK_CLZ16)
DECLARE_INSN(clz32, MATCH_CLZ32, MASK_CLZ32)
DECLARE_INSN(cmpeq8, MATCH_CMPEQ8, MASK_CMPEQ8)
DECLARE_INSN(cmpeq16, MATCH_CMPEQ16, MASK_CMPEQ16)
DECLARE_INSN(cras16, MATCH_CRAS16, MASK_CRAS16)
DECLARE_INSN(crsa16, MATCH_CRSA16, MASK_CRSA16)
DECLARE_INSN(insb, MATCH_INSB, MASK_INSB)
DECLARE_INSN(kabs8, MATCH_KABS8, MASK_KABS8)
DECLARE_INSN(kabs16, MATCH_KABS16, MASK_KABS16)
DECLARE_INSN(kabsw, MATCH_KABSW, MASK_KABSW)
DECLARE_INSN(kadd8, MATCH_KADD8, MASK_KADD8)
DECLARE_INSN(kadd16, MATCH_KADD16, MASK_KADD16)
DECLARE_INSN(kadd64, MATCH_KADD64, MASK_KADD64)
DECLARE_INSN(kaddh, MATCH_KADDH, MASK_KADDH)
DECLARE_INSN(kaddw, MATCH_KADDW, MASK_KADDW)
DECLARE_INSN(kcras16, MATCH_KCRAS16, MASK_KCRAS16)
DECLARE_INSN(kcrsa16, MATCH_KCRSA16, MASK_KCRSA16)
DECLARE_INSN(kdmbb, MATCH_KDMBB, MASK_KDMBB)
DECLARE_INSN(kdmbt, MATCH_KDMBT, MASK_KDMBT)
DECLARE_INSN(kdmtt, MATCH_KDMTT, MASK_KDMTT)
DECLARE_INSN(kdmabb, MATCH_KDMABB, MASK_KDMABB)
DECLARE_INSN(kdmabt, MATCH_KDMABT, MASK_KDMABT)
DECLARE_INSN(kdmatt, MATCH_KDMATT, MASK_KDMATT)
DECLARE_INSN(khm8, MATCH_KHM8, MASK_KHM8)
DECLARE_INSN(khmx8, MATCH_KHMX8, MASK_KHMX8)
DECLARE_INSN(khm16, MATCH_KHM16, MASK_KHM16)
DECLARE_INSN(khmx16, MATCH_KHMX16, MASK_KHMX16)
DECLARE_INSN(khmbb, MATCH_KHMBB, MASK_KHMBB)
DECLARE_INSN(khmbt, MATCH_KHMBT, MASK_KHMBT)
DECLARE_INSN(khmtt, MATCH_KHMTT, MASK_KHMTT)
DECLARE_INSN(khabb, MATCH_KMABB, MASK_KMABB)
DECLARE_INSN(khabt, MATCH_KMABT, MASK_KMABT)
DECLARE_INSN(kmatt, MATCH_KMATT, MASK_KMATT)
DECLARE_INSN(kmada, MATCH_KMADA, MASK_KMADA)
DECLARE_INSN(kmaxda, MATCH_KMAXDA, MASK_KMAXDA)
DECLARE_INSN(kmads, MATCH_KMADS, MASK_KMADS)
DECLARE_INSN(kmadrs, MATCH_KMADRS, MASK_KMADRS)
DECLARE_INSN(kmaxds, MATCH_KMAXDS, MASK_KMAXDS)
DECLARE_INSN(kmar64, MATCH_KMAR64, MASK_KMAR64)
DECLARE_INSN(kmda, MATCH_KMDA, MASK_KMDA)
DECLARE_INSN(kmxda, MATCH_KMXDA, MASK_KMXDA)
DECLARE_INSN(kmmac, MATCH_KMMAC, MASK_KMMAC)
DECLARE_INSN(kmmac_u, MATCH_KMMAC_U, MASK_KMMAC_U)
DECLARE_INSN(kmmawb, MATCH_KMMAWB, MASK_KMMAWB)
DECLARE_INSN(kmmawb_u, MATCH_KMMAWB_U, MASK_KMMAWB_U)
DECLARE_INSN(kmmawb2, MATCH_KMMAWB2, MASK_KMMAWB2)
DECLARE_INSN(kmmawb2_u, MATCH_KMMAWB2_U, MASK_KMMAWB2_U)
DECLARE_INSN(kmmawt, MATCH_KMMAWT, MASK_KMMAWT)
DECLARE_INSN(kmmawt_u, MATCH_KMMAWT_U, MASK_KMMAWT_U)
DECLARE_INSN(kmmawt2, MATCH_KMMAWT2, MASK_KMMAWT2)
DECLARE_INSN(kmmawt2_u, MATCH_KMMAWT2_U, MASK_KMMAWT2_U)
DECLARE_INSN(kmmsb, MATCH_KMMSB, MASK_KMMSB)
DECLARE_INSN(kmmsb_u, MATCH_KMMSB_U, MASK_KMMSB_U)
DECLARE_INSN(kmmwb2, MATCH_KMMWB2, MASK_KMMWB2)
DECLARE_INSN(kmmwb2_u, MATCH_KMMWB2_U, MASK_KMMWB2_U)
DECLARE_INSN(kmmwt2, MATCH_KMMWT2, MASK_KMMWT2)
DECLARE_INSN(kmmwt2_u, MATCH_KMMWT2_U, MASK_KMMWT2_U)
DECLARE_INSN(kmsda, MATCH_KMSDA, MASK_KMSDA)
DECLARE_INSN(kmsxda, MATCH_KMSXDA, MASK_KMSXDA)
DECLARE_INSN(kmsr64, MATCH_KMSR64, MASK_KMSR64)
DECLARE_INSN(ksll, MATCH_KSLLW, MASK_KSLLW)
DECLARE_INSN(kslli, MATCH_KSLLIW, MASK_KSLLIW)
DECLARE_INSN(ksll8, MATCH_KSLL8, MASK_KSLL8)
DECLARE_INSN(kslli8, MATCH_KSLLI8, MASK_KSLLI8)
DECLARE_INSN(ksll16, MATCH_KSLL16, MASK_KSLL16)
DECLARE_INSN(kslli16, MATCH_KSLLI16, MASK_KSLLI16)
DECLARE_INSN(kslra8, MATCH_KSLRA8, MASK_KSLRA8)
DECLARE_INSN(kslra8_u, MATCH_KSLRA8_U, MASK_KSLRA8_U)
DECLARE_INSN(kslra16, MATCH_KSLRA16, MASK_KSLRA16)
DECLARE_INSN(kslra16_u, MATCH_KSLRA16_U, MASK_KSLRA16_U)
DECLARE_INSN(kslraw, MATCH_KSLRAW, MASK_KSLRAW)
DECLARE_INSN(kslraw_u, MATCH_KSLRAW_U, MASK_KSLRAW_U)
DECLARE_INSN(kstas16, MATCH_KSTAS16, MASK_KSTAS16)
DECLARE_INSN(kstsa16, MATCH_KSTSA16, MASK_KSTSA16)
DECLARE_INSN(ksub8, MATCH_KSUB8, MASK_KSUB8)
DECLARE_INSN(ksub16, MATCH_KSUB16, MASK_KSUB16)
DECLARE_INSN(ksub64, MATCH_KSUB64, MASK_KSUB64)
DECLARE_INSN(ksubh, MATCH_KSUBH, MASK_KSUBH)
DECLARE_INSN(ksubw, MATCH_KSUBW, MASK_KSUBW)
DECLARE_INSN(kwmmul, MATCH_KWMMUL, MASK_KWMMUL)
DECLARE_INSN(kwmmul_u, MATCH_KWMMUL_U, MASK_KWMMUL_U)
DECLARE_INSN(mtlbi, MATCH_MTLBI, MASK_MTLBI)
DECLARE_INSN(mtlei, MATCH_MTLEI, MASK_MTLEI)
DECLARE_INSN(maddr32, MATCH_MADDR32, MASK_MADDR32)
DECLARE_INSN(maxw, MATCH_MAXW, MASK_MAXW)
DECLARE_INSN(minw, MATCH_MINW, MASK_MINW)
DECLARE_INSN(msubr32, MATCH_MSUBR32, MASK_MSUBR32)
DECLARE_INSN(mulr64, MATCH_MULR64, MASK_MULR64)
DECLARE_INSN(mulsr64, MATCH_MULSR64, MASK_MULSR64)
DECLARE_INSN(pbsad, MATCH_PBSAD, MASK_PBSAD)
DECLARE_INSN(pbsada, MATCH_PBSADA, MASK_PBSADA)
DECLARE_INSN(pkbb16, MATCH_PKBB16, MASK_PKBB16)
DECLARE_INSN(pkbt16, MATCH_PKBT16, MASK_PKBT16)
DECLARE_INSN(pktt, MATCH_PKTT16, MASK_PKTT16)
DECLARE_INSN(pktb16, MATCH_PKTB16, MASK_PKTB16)
DECLARE_INSN(radd8, MATCH_RADD8, MASK_RADD8)
DECLARE_INSN(radd16, MATCH_RADD16, MASK_RADD16)
DECLARE_INSN(radd64, MATCH_RADD64, MASK_RADD64)
DECLARE_INSN(raddw, MATCH_RADDW, MASK_RADDW)
DECLARE_INSN(rcras16, MATCH_RCRAS16, MASK_RCRAS16)
DECLARE_INSN(rcrsa16, MATCH_RCRSA16, MASK_RCRSA16)
DECLARE_INSN(rstas16, MATCH_RSTAS16, MASK_RSTAS16)
DECLARE_INSN(rstsa16, MATCH_RSTSA16, MASK_RSTSA16)
DECLARE_INSN(rsub8, MATCH_RSUB8, MASK_RSUB8)
DECLARE_INSN(rsub16, MATCH_RSUB16, MASK_RSUB16)
DECLARE_INSN(rsub64, MATCH_RSUB64, MASK_RSUB64)
DECLARE_INSN(rsubw, MATCH_RSUBW, MASK_RSUBW)
DECLARE_INSN(sclip8, MATCH_SCLIP8, MASK_SCLIP8)
DECLARE_INSN(sclip16, MATCH_SCLIP16, MASK_SCLIP16)
DECLARE_INSN(sclip32, MATCH_SCLIP32, MASK_SCLIP32)
DECLARE_INSN(scmple8, MATCH_SCMPLE8, MASK_SCMPLE8)
DECLARE_INSN(scmple16, MATCH_SCMPLE16, MASK_SCMPLE16)
DECLARE_INSN(scmplt8, MATCH_SCMPLT8, MASK_SCMPLT8)
DECLARE_INSN(scmplt16, MATCH_SCMPLT16, MASK_SCMPLT16)
DECLARE_INSN(sll8, MATCH_SLL8, MASK_SLL8)
DECLARE_INSN(slli8, MATCH_SLLI8, MASK_SLLI8)
DECLARE_INSN(sll16, MATCH_SLL16, MASK_SLL16)
DECLARE_INSN(slli16, MATCH_SLLI16, MASK_SLLI16)
DECLARE_INSN(smal, MATCH_SMAL, MASK_SMAL)
DECLARE_INSN(smalbb, MATCH_SMALBB, MASK_SMALBB)
DECLARE_INSN(smalbt, MATCH_SMALBT, MASK_SMALBT)
DECLARE_INSN(smaltt, MATCH_SMALTT, MASK_SMALTT)
DECLARE_INSN(smalda, MATCH_SMALDA, MASK_SMALDA)
DECLARE_INSN(smalxda, MATCH_SMALXDA, MASK_SMALXDA)
DECLARE_INSN(smalds, MATCH_SMALDS, MASK_SMALDS)
DECLARE_INSN(smaldrs, MATCH_SMALDRS, MASK_SMALDRS)
DECLARE_INSN(smalxds, MATCH_SMALXDS, MASK_SMALXDS)
DECLARE_INSN(smar64, MATCH_SMAR64, MASK_SMAR64)
DECLARE_INSN(smaqa, MATCH_SMAQA, MASK_SMAQA)
DECLARE_INSN(smaqa_su, MATCH_SMAQA_SU, MASK_SMAQA_SU)
DECLARE_INSN(smax8, MATCH_SMAX8, MASK_SMAX8)
DECLARE_INSN(smax16, MATCH_SMAX16, MASK_SMAX16)
DECLARE_INSN(smbb16, MATCH_SMBB16, MASK_SMBB16)
DECLARE_INSN(smbt16, MATCH_SMBT16, MASK_SMBT16)
DECLARE_INSN(smtt16, MATCH_SMTT16, MASK_SMTT16)
DECLARE_INSN(smds, MATCH_SMDS, MASK_SMDS)
DECLARE_INSN(smdrs, MATCH_SMDRS, MASK_SMDRS)
DECLARE_INSN(smxds, MATCH_SMXDS, MASK_SMXDS)
DECLARE_INSN(smin8, MATCH_SMIN8, MASK_SMIN8)
DECLARE_INSN(smin16, MATCH_SMIN16, MASK_SMIN16)
DECLARE_INSN(smmul, MATCH_SMMUL, MASK_SMMUL)
DECLARE_INSN(smmul_u, MATCH_SMMUL_U, MASK_SMMUL_U)
DECLARE_INSN(smmwb, MATCH_SMMWB, MASK_SMMWB)
DECLARE_INSN(smmwb_u, MATCH_SMMWB_U, MASK_SMMWB_U)
DECLARE_INSN(smmwt, MATCH_SMMWT, MASK_SMMWT)
DECLARE_INSN(smmwt_u, MATCH_SMMWT_U, MASK_SMMWT_U)
DECLARE_INSN(smslds, MATCH_SMSLDA, MASK_SMSLDA)
DECLARE_INSN(smslxda, MATCH_SMSLXDA, MASK_SMSLXDA)
DECLARE_INSN(smsr64, MATCH_SMSR64, MASK_SMSR64)
DECLARE_INSN(smul8, MATCH_SMUL8, MASK_SMUL8)
DECLARE_INSN(smulx8, MATCH_SMULX8, MASK_SMULX8)
DECLARE_INSN(smul16, MATCH_SMUL16, MASK_SMUL16)
DECLARE_INSN(smulx16, MATCH_SMULX16, MASK_SMULX16)
DECLARE_INSN(sra_u, MATCH_SRA_U, MASK_SRA_U)
DECLARE_INSN(srai_u, MATCH_SRAI_U, MASK_SRAI_U)
DECLARE_INSN(sra8, MATCH_SRA8, MASK_SRA8)
DECLARE_INSN(sra8_u, MATCH_SRA8_U, MASK_SRA8_U)
DECLARE_INSN(srai8, MATCH_SRAI8, MASK_SRAI8)
DECLARE_INSN(srai8_u, MATCH_SRAI8_U, MASK_SRAI8_U)
DECLARE_INSN(sra16, MATCH_SRA16, MASK_SRA16)
DECLARE_INSN(sra16_u, MATCH_SRA16_U, MASK_SRA16_U)
DECLARE_INSN(srai16, MATCH_SRAI16, MASK_SRAI16)
DECLARE_INSN(srai16_u, MATCH_SRAI16_U, MASK_SRAI16_U)
DECLARE_INSN(srl8, MATCH_SRL8, MASK_SRL8)
DECLARE_INSN(srl8_u, MATCH_SRL8_U, MASK_SRL8_U)
DECLARE_INSN(srli8, MATCH_SRLI8, MASK_SRLI8)
DECLARE_INSN(srli8_u, MATCH_SRLI8_U, MASK_SRLI8_U)
DECLARE_INSN(srl16, MATCH_SRL16, MASK_SRL16)
DECLARE_INSN(srl16_u, MATCH_SRL16_U, MASK_SRL16_U)
DECLARE_INSN(srli16, MATCH_SRLI16, MASK_SRLI16)
DECLARE_INSN(srli16_u, MATCH_SRLI16_U, MASK_SRLI16_U)
DECLARE_INSN(stas16, MATCH_STAS16, MASK_STAS16)
DECLARE_INSN(stsa16, MATCH_STSA16, MASK_STSA16)
DECLARE_INSN(sub8, MATCH_SUB8, MASK_SUB8)
DECLARE_INSN(sub16, MATCH_SUB16, MASK_SUB16)
DECLARE_INSN(sub64, MATCH_SUB64, MASK_SUB64)
DECLARE_INSN(sunpkd810, MATCH_SUNPKD810, MASK_SUNPKD810)
DECLARE_INSN(sunpkd820, MATCH_SUNPKD820, MASK_SUNPKD820)
DECLARE_INSN(sunpkd830, MATCH_SUNPKD830, MASK_SUNPKD830)
DECLARE_INSN(sunpkd831, MATCH_SUNPKD831, MASK_SUNPKD831)
DECLARE_INSN(sunpkd832, MATCH_SUNPKD832, MASK_SUNPKD832)
DECLARE_INSN(swap8, MATCH_SWAP8, MASK_SWAP8)
DECLARE_INSN(swap16, MATCH_SWAP16, MASK_SWAP16)
DECLARE_INSN(uclip8, MATCH_UCLIP8, MASK_UCLIP8)
DECLARE_INSN(uclip16, MATCH_UCLIP16, MASK_UCLIP16)
DECLARE_INSN(uclip32, MATCH_UCLIP32, MASK_UCLIP32)
DECLARE_INSN(ucmple8, MATCH_UCMPLE8, MASK_UCMPLE8)
DECLARE_INSN(ucmple16, MATCH_UCMPLE16, MASK_UCMPLE16)
DECLARE_INSN(ucmplt8, MATCH_UCMPLT8, MASK_UCMPLT8)
DECLARE_INSN(ucmplt16, MATCH_UCMPLT16, MASK_UCMPLT16)
DECLARE_INSN(ukadd8, MATCH_UKADD8, MASK_UKADD8)
DECLARE_INSN(ukadd16, MATCH_UKADD16, MASK_UKADD16)
DECLARE_INSN(ukadd64, MATCH_UKADD64, MASK_UKADD64)
DECLARE_INSN(ukaddh, MATCH_UKADDH, MASK_UKADDH)
DECLARE_INSN(ukaddw, MATCH_UKADDW, MASK_UKADDW)
DECLARE_INSN(ukcras16, MATCH_UKCRAS16, MASK_UKCRAS16)
DECLARE_INSN(ukcrsa16, MATCH_UKCRSA16, MASK_UKCRSA16)
DECLARE_INSN(ukmar64, MATCH_UKMAR64, MASK_UKMAR64)
DECLARE_INSN(ukmsr64, MATCH_UKMSR64, MASK_UKMSR64)
DECLARE_INSN(ukstas16, MATCH_UKSTAS16, MASK_UKSTAS16)
DECLARE_INSN(ukstsa16, MATCH_UKSTSA16, MASK_UKSTSA16)
DECLARE_INSN(uksub8, MATCH_UKSUB8, MASK_UKSUB8)
DECLARE_INSN(uksub16, MATCH_UKSUB16, MASK_UKSUB16)
DECLARE_INSN(uksub64, MATCH_UKSUB64, MASK_UKSUB64)
DECLARE_INSN(uksubh, MATCH_UKSUBH, MASK_UKSUBH)
DECLARE_INSN(uksubw, MATCH_UKSUBW, MASK_UKSUBW)
DECLARE_INSN(umar64, MATCH_UMAR64, MASK_UMAR64)
DECLARE_INSN(umaqa, MATCH_UMAQA, MASK_UMAQA)
DECLARE_INSN(umax8, MATCH_UMAX8, MASK_UMAX8)
DECLARE_INSN(umax16, MATCH_UMAX16, MASK_UMAX16)
DECLARE_INSN(umin8, MATCH_UMIN8, MASK_UMIN8)
DECLARE_INSN(umin16, MATCH_UMIN16, MASK_UMIN16)
DECLARE_INSN(umsr64, MATCH_UMSR64, MASK_UMSR64)
DECLARE_INSN(umul8, MATCH_UMUL8, MASK_UMUL8)
DECLARE_INSN(umulx8, MATCH_UMULX8, MASK_UMULX8)
DECLARE_INSN(umul16, MATCH_UMUL16, MASK_UMUL16)
DECLARE_INSN(umulx16, MATCH_UMULX16, MASK_UMULX16)
DECLARE_INSN(uradd8, MATCH_URADD8, MASK_URADD8)
DECLARE_INSN(uradd16, MATCH_URADD16, MASK_URADD16)
DECLARE_INSN(uradd64, MATCH_URADD64, MASK_URADD64)
DECLARE_INSN(uraddw, MATCH_URADDW, MASK_URADDW)
DECLARE_INSN(urcras16, MATCH_URCRAS16, MASK_URCRAS16)
DECLARE_INSN(urcrsa16, MATCH_URCRSA16, MASK_URCRSA16)
DECLARE_INSN(urstas16, MATCH_URSTAS16, MASK_URSTAS16)
DECLARE_INSN(urstsa16, MATCH_URSTSA16, MASK_URSTSA16)
DECLARE_INSN(ursub8, MATCH_URSUB8, MASK_URSUB8)
DECLARE_INSN(ursub16, MATCH_URSUB16, MASK_URSUB16)
DECLARE_INSN(ursub64, MATCH_URSUB64, MASK_URSUB64)
DECLARE_INSN(ursubw, MATCH_URSUBW, MASK_URSUBW)
DECLARE_INSN(wexti, MATCH_WEXTI, MASK_WEXTI)
DECLARE_INSN(wext, MATCH_WEXT, MASK_WEXT)
DECLARE_INSN(zunpkd810, MATCH_ZUNPKD810, MASK_ZUNPKD810)
DECLARE_INSN(zunpkd820, MATCH_ZUNPKD820, MASK_ZUNPKD820)
DECLARE_INSN(zunpkd830, MATCH_ZUNPKD830, MASK_ZUNPKD830)
DECLARE_INSN(zunpkd831, MATCH_ZUNPKD831, MASK_ZUNPKD831)
DECLARE_INSN(zunpkd832, MATCH_ZUNPKD832, MASK_ZUNPKD832)
DECLARE_INSN(rdov, MATCH_RDOV, MASK_RDOV)
DECLARE_INSN(clrov, MATCH_CLROV, MASK_CLROV)
/* NDS V5 DSP Extension (RV64 only).  */
DECLARE_INSN(add32, MATCH_ADD32, MASK_ADD32)
DECLARE_INSN(cras32, MATCH_CRAS32, MASK_CRAS32)
DECLARE_INSN(crsa32, MATCH_CRSA32, MASK_CRSA32)
DECLARE_INSN(kabs32, MATCH_KABS32, MASK_KABS32)
DECLARE_INSN(kadd32, MATCH_KADD32, MASK_KADD32)
DECLARE_INSN(kcras32, MATCH_KCRAS32, MASK_KCRAS32)
DECLARE_INSN(kcrsa32, MATCH_KCRSA32, MASK_KCRSA32)
DECLARE_INSN(kdmbb16, MATCH_KDMBB16, MASK_KDMBB16)
DECLARE_INSN(kdmbt16, MATCH_KDMBT16, MASK_KDMBT16)
DECLARE_INSN(kdmtt16, MATCH_KDMTT16, MASK_KDMTT16)
DECLARE_INSN(kdmabb16, MATCH_KDMABB16, MASK_KDMABB16)
DECLARE_INSN(kdmabt16, MATCH_KDMABT16, MASK_KDMABT16)
DECLARE_INSN(kdmatt16, MATCH_KDMATT16, MASK_KDMATT16)
DECLARE_INSN(khmbb16, MATCH_KHMBB16, MASK_KHMBB16)
DECLARE_INSN(khmbt16, MATCH_KHMBT16, MASK_KHMBT16)
DECLARE_INSN(khmtt16, MATCH_KHMTT16, MASK_KHMTT16)
DECLARE_INSN(kmabb32, MATCH_KMABB32, MASK_KMABB32)
DECLARE_INSN(kmabt32, MATCH_KMABT32, MASK_KMABT32)
DECLARE_INSN(kmatt32, MATCH_KMATT32, MASK_KMATT32)
DECLARE_INSN(kmada32, MATCH_KMADA32, MASK_KMADA32)
DECLARE_INSN(kmaxda32, MATCH_KMAXDA32, MASK_KMAXDA32)
DECLARE_INSN(kmds32, MATCH_KMDA32, MASK_KMDA32)
DECLARE_INSN(kmxda32, MATCH_KMXDA32, MASK_KMXDA32)
DECLARE_INSN(kmads32, MATCH_KMADS32, MASK_KMADS32)
DECLARE_INSN(kmadrs32, MATCH_KMADRS32, MASK_KMADRS32)
DECLARE_INSN(kmaxds32, MATCH_KMAXDS32, MASK_KMAXDS32)
DECLARE_INSN(kmsda32, MATCH_KMSDA32, MASK_KMSDA32)
DECLARE_INSN(kmsxda32, MATCH_KMSXDA32, MASK_KMSXDA32)
DECLARE_INSN(ksll32, MATCH_KSLL32, MASK_KSLL32)
DECLARE_INSN(kslli32, MATCH_KSLLI32, MASK_KSLLI32)
DECLARE_INSN(kslra32, MATCH_KSLRA32, MASK_KSLRA32)
DECLARE_INSN(kslra32_u, MATCH_KSLRA32_U, MASK_KSLRA32_U)
DECLARE_INSN(kstas32, MATCH_KSTAS32, MASK_KSTAS32)
DECLARE_INSN(kstsa32, MATCH_KSTSA32, MASK_KSTSA32)
DECLARE_INSN(ksub32, MATCH_KSUB32, MASK_KSUB32)
DECLARE_INSN(pkbb32, MATCH_PKBB32, MASK_PKBB32)
DECLARE_INSN(pkbt32, MATCH_PKBT32, MASK_PKBT32)
DECLARE_INSN(pktt32, MATCH_PKTT32, MASK_PKTT32)
DECLARE_INSN(pktb32, MATCH_PKTB32, MASK_PKTB32)
DECLARE_INSN(radd32, MATCH_RADD32, MASK_RADD32)
DECLARE_INSN(rcras32, MATCH_RCRAS32, MASK_RCRAS32)
DECLARE_INSN(rcrsa32, MATCH_RCRSA32, MASK_RCRSA32)
DECLARE_INSN(rstas32, MATCH_RSTAS32, MASK_RSTAS32)
DECLARE_INSN(rstsa32, MATCH_RSTSA32, MASK_RSTSA32)
DECLARE_INSN(rsub32, MATCH_RSUB32, MASK_RSUB32)
DECLARE_INSN(sll32, MATCH_SLL32, MASK_SLL32)
DECLARE_INSN(slli32, MATCH_SLLI32, MASK_SLLI32)
DECLARE_INSN(smax32, MATCH_SMAX32, MASK_SMAX32)
DECLARE_INSN(smbb32, MATCH_SMBB32, MASK_SMBB32)
DECLARE_INSN(smbt32, MATCH_SMBT32, MASK_SMBT32)
DECLARE_INSN(smtt32, MATCH_SMTT32, MASK_SMTT32)
DECLARE_INSN(smds32, MATCH_SMDS32, MASK_SMDS32)
DECLARE_INSN(smdrs32, MATCH_SMDRS32, MASK_SMDRS32)
DECLARE_INSN(smxds32, MATCH_SMXDS32, MASK_SMXDS32)
DECLARE_INSN(smin32, MATCH_SMIN32, MASK_SMIN32)
DECLARE_INSN(sra32, MATCH_SRA32, MASK_SRA32)
DECLARE_INSN(sra32_u, MATCH_SRA32_U, MASK_SRA32_U)
DECLARE_INSN(srai32, MATCH_SRAI32, MASK_SRAI32)
DECLARE_INSN(srai32_u, MATCH_SRAI32_U, MASK_SRAI32_U)
DECLARE_INSN(sraiw_u, MATCH_SRAIW_U, MASK_SRAIW_U)
DECLARE_INSN(srl32, MATCH_SRL32, MASK_SRL32)
DECLARE_INSN(srl32_u, MATCH_SRL32_U, MASK_SRL32_U)
DECLARE_INSN(srli32, MATCH_SRLI32, MASK_SRLI32)
DECLARE_INSN(srli32_u, MATCH_SRLI32_U, MASK_SRLI32_U)
DECLARE_INSN(stas32, MATCH_STAS32, MASK_STAS32)
DECLARE_INSN(stsa32, MATCH_STSA32, MASK_STSA32)
DECLARE_INSN(sub32, MATCH_SUB32, MASK_SUB32)
DECLARE_INSN(ukadd32, MATCH_UKADD32, MASK_UKADD32)
DECLARE_INSN(ukcras32, MATCH_UKCRAS32, MASK_UKCRAS32)
DECLARE_INSN(ukcrsa32, MATCH_UKCRSA32, MASK_UKCRSA32)
DECLARE_INSN(ukstas32, MATCH_UKSTAS32, MASK_UKSTAS32)
DECLARE_INSN(ukstsa32, MATCH_UKSTSA32, MASK_UKSTSA32)
DECLARE_INSN(uksub32, MATCH_UKSUB32, MASK_UKSUB32)
DECLARE_INSN(umax32, MATCH_UMAX32, MASK_UMAX32)
DECLARE_INSN(umin32, MATCH_UMIN32, MASK_UMIN32)
DECLARE_INSN(uradd32, MATCH_URADD32, MASK_URADD32)
DECLARE_INSN(urcras32, MATCH_URCRAS32, MASK_URCRAS32)
DECLARE_INSN(urcrsa32, MATCH_URCRSA32, MASK_URCRSA32)
DECLARE_INSN(urstas32, MATCH_URSTAS32, MASK_URSTAS32)
DECLARE_INSN(urstsa32, MATCH_URSTSA32, MASK_URSTSA32)
DECLARE_INSN(ursub32, MATCH_URSUB32, MASK_URSUB32)
/* Andes Xv5 bfloat16 */
DECLARE_INSN(vfwcvt_s_bf16, MATCH_VFWCVT_S_BF16, MASK_VFWCVT_S_BF16)
DECLARE_INSN(vfncvt_bf16_s, MATCH_VFNCVT_BF16_S, MASK_VFNCVT_BF16_S)
DECLARE_INSN(fcvt_s_bf16, MATCH_FCVT_S_BF16, MASK_FCVT_S_BF16)
DECLARE_INSN(fcvt_bf16_s, MATCH_FCVT_BF16_S, MASK_FCVT_BF16_S)
/* Andes Xv5 INT4 Load */
DECLARE_INSN(vln_v, MATCH_VLN_V, MASK_VLN_V)
DECLARE_INSN(vlnu_v, MATCH_VLNU_V, MASK_VLNU_V)
DECLARE_INSN(vln8_v, MATCH_VLN8_V, MASK_VLN8_V)
DECLARE_INSN(vlnu8_v, MATCH_VLNU8_V, MASK_VLNU8_V)
/* RVX Andes V5 vector small INT handling extension  */
DECLARE_INSN(vle4_v, MATCH_VLE4_V, MASK_VLE4_V)
DECLARE_INSN(vfwcvt_f_n_v, MATCH_VFWCVT_F_N_V, MASK_VFWCVT_F_N_V)
DECLARE_INSN(vfwcvt_f_nu_v, MATCH_VFWCVT_F_NU_V, MASK_VFWCVT_F_NU_V)
DECLARE_INSN(vfwcvt_f_b_v, MATCH_VFWCVT_F_B_V, MASK_VFWCVT_F_B_V)
DECLARE_INSN(vfwcvt_f_bu_v, MATCH_VFWCVT_F_BU_V, MASK_VFWCVT_F_BU_V)
DECLARE_INSN(vfpmadt_vf, MATCH_VFPMADT_VF, MASK_VFPMADT_VF)
DECLARE_INSN(vfpmadb_vf, MATCH_VFPMADB_VF, MASK_VFPMADB_VF)
/* RVX Andes V5 Vector Dot Product Extension  */
DECLARE_INSN(vd4dots_vv, MATCH_VD4DOTS_VV, MASK_VD4DOTS_VV)
DECLARE_INSN(vd4dotu_vv, MATCH_VD4DOTU_VV, MASK_VD4DOTU_VV)
DECLARE_INSN(vd4dotsu_vv, MATCH_VD4DOTSU_VV, MASK_VD4DOTSU_VV)
#endif

#ifdef DECLARE_CSR
DECLARE_CSR(ustatus, CSR_USTATUS, CSR_CLASS_I)
DECLARE_CSR(uie, CSR_UIE, CSR_CLASS_I)
DECLARE_CSR(utvec, CSR_UTVEC, CSR_CLASS_I)
DECLARE_CSR(uscratch, CSR_USCRATCH, CSR_CLASS_I)
DECLARE_CSR(uepc, CSR_UEPC, CSR_CLASS_I)
DECLARE_CSR(ucause, CSR_UCAUSE, CSR_CLASS_I)
DECLARE_CSR(utval, CSR_UTVAL, CSR_CLASS_I)
DECLARE_CSR(uip, CSR_UIP, CSR_CLASS_I)
DECLARE_CSR(fflags, CSR_FFLAGS, CSR_CLASS_F)
DECLARE_CSR(frm, CSR_FRM, CSR_CLASS_F)
DECLARE_CSR(fcsr, CSR_FCSR, CSR_CLASS_F)
DECLARE_CSR(cycle, CSR_CYCLE, CSR_CLASS_I)
DECLARE_CSR(time, CSR_TIME, CSR_CLASS_I)
DECLARE_CSR(instret, CSR_INSTRET, CSR_CLASS_I)
DECLARE_CSR(hpmcounter3, CSR_HPMCOUNTER3, CSR_CLASS_I)
DECLARE_CSR(hpmcounter4, CSR_HPMCOUNTER4, CSR_CLASS_I)
DECLARE_CSR(hpmcounter5, CSR_HPMCOUNTER5, CSR_CLASS_I)
DECLARE_CSR(hpmcounter6, CSR_HPMCOUNTER6, CSR_CLASS_I)
DECLARE_CSR(hpmcounter7, CSR_HPMCOUNTER7, CSR_CLASS_I)
DECLARE_CSR(hpmcounter8, CSR_HPMCOUNTER8, CSR_CLASS_I)
DECLARE_CSR(hpmcounter9, CSR_HPMCOUNTER9, CSR_CLASS_I)
DECLARE_CSR(hpmcounter10, CSR_HPMCOUNTER10, CSR_CLASS_I)
DECLARE_CSR(hpmcounter11, CSR_HPMCOUNTER11, CSR_CLASS_I)
DECLARE_CSR(hpmcounter12, CSR_HPMCOUNTER12, CSR_CLASS_I)
DECLARE_CSR(hpmcounter13, CSR_HPMCOUNTER13, CSR_CLASS_I)
DECLARE_CSR(hpmcounter14, CSR_HPMCOUNTER14, CSR_CLASS_I)
DECLARE_CSR(hpmcounter15, CSR_HPMCOUNTER15, CSR_CLASS_I)
DECLARE_CSR(hpmcounter16, CSR_HPMCOUNTER16, CSR_CLASS_I)
DECLARE_CSR(hpmcounter17, CSR_HPMCOUNTER17, CSR_CLASS_I)
DECLARE_CSR(hpmcounter18, CSR_HPMCOUNTER18, CSR_CLASS_I)
DECLARE_CSR(hpmcounter19, CSR_HPMCOUNTER19, CSR_CLASS_I)
DECLARE_CSR(hpmcounter20, CSR_HPMCOUNTER20, CSR_CLASS_I)
DECLARE_CSR(hpmcounter21, CSR_HPMCOUNTER21, CSR_CLASS_I)
DECLARE_CSR(hpmcounter22, CSR_HPMCOUNTER22, CSR_CLASS_I)
DECLARE_CSR(hpmcounter23, CSR_HPMCOUNTER23, CSR_CLASS_I)
DECLARE_CSR(hpmcounter24, CSR_HPMCOUNTER24, CSR_CLASS_I)
DECLARE_CSR(hpmcounter25, CSR_HPMCOUNTER25, CSR_CLASS_I)
DECLARE_CSR(hpmcounter26, CSR_HPMCOUNTER26, CSR_CLASS_I)
DECLARE_CSR(hpmcounter27, CSR_HPMCOUNTER27, CSR_CLASS_I)
DECLARE_CSR(hpmcounter28, CSR_HPMCOUNTER28, CSR_CLASS_I)
DECLARE_CSR(hpmcounter29, CSR_HPMCOUNTER29, CSR_CLASS_I)
DECLARE_CSR(hpmcounter30, CSR_HPMCOUNTER30, CSR_CLASS_I)
DECLARE_CSR(hpmcounter31, CSR_HPMCOUNTER31, CSR_CLASS_I)
DECLARE_CSR(cycleh, CSR_CYCLEH, CSR_CLASS_I_32)
DECLARE_CSR(timeh, CSR_TIMEH, CSR_CLASS_I_32)
DECLARE_CSR(instreth, CSR_INSTRETH, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter3h, CSR_HPMCOUNTER3H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter4h, CSR_HPMCOUNTER4H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter5h, CSR_HPMCOUNTER5H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter6h, CSR_HPMCOUNTER6H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter7h, CSR_HPMCOUNTER7H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter8h, CSR_HPMCOUNTER8H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter9h, CSR_HPMCOUNTER9H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter10h, CSR_HPMCOUNTER10H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter11h, CSR_HPMCOUNTER11H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter12h, CSR_HPMCOUNTER12H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter13h, CSR_HPMCOUNTER13H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter14h, CSR_HPMCOUNTER14H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter15h, CSR_HPMCOUNTER15H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter16h, CSR_HPMCOUNTER16H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter17h, CSR_HPMCOUNTER17H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter18h, CSR_HPMCOUNTER18H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter19h, CSR_HPMCOUNTER19H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter20h, CSR_HPMCOUNTER20H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter21h, CSR_HPMCOUNTER21H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter22h, CSR_HPMCOUNTER22H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter23h, CSR_HPMCOUNTER23H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter24h, CSR_HPMCOUNTER24H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter25h, CSR_HPMCOUNTER25H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter26h, CSR_HPMCOUNTER26H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter27h, CSR_HPMCOUNTER27H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter28h, CSR_HPMCOUNTER28H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter29h, CSR_HPMCOUNTER29H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter30h, CSR_HPMCOUNTER30H, CSR_CLASS_I_32)
DECLARE_CSR(hpmcounter31h, CSR_HPMCOUNTER31H, CSR_CLASS_I_32)
DECLARE_CSR(sstatus, CSR_SSTATUS, CSR_CLASS_I)
DECLARE_CSR(sedeleg, CSR_SEDELEG, CSR_CLASS_I)
DECLARE_CSR(sideleg, CSR_SIDELEG, CSR_CLASS_I)
DECLARE_CSR(sie, CSR_SIE, CSR_CLASS_I)
DECLARE_CSR(stvec, CSR_STVEC, CSR_CLASS_I)
DECLARE_CSR(scounteren, CSR_SCOUNTEREN, CSR_CLASS_I)
DECLARE_CSR(sscratch, CSR_SSCRATCH, CSR_CLASS_I)
DECLARE_CSR(sepc, CSR_SEPC, CSR_CLASS_I)
DECLARE_CSR(scause, CSR_SCAUSE, CSR_CLASS_I)
DECLARE_CSR(stval, CSR_STVAL, CSR_CLASS_I)
DECLARE_CSR(sip, CSR_SIP, CSR_CLASS_I)
DECLARE_CSR(satp, CSR_SATP, CSR_CLASS_I)
DECLARE_CSR(mvendorid, CSR_MVENDORID, CSR_CLASS_I)
DECLARE_CSR(marchid, CSR_MARCHID, CSR_CLASS_I)
DECLARE_CSR(mimpid, CSR_MIMPID, CSR_CLASS_I)
DECLARE_CSR(mhartid, CSR_MHARTID, CSR_CLASS_I)
DECLARE_CSR(mstatus, CSR_MSTATUS, CSR_CLASS_I)
DECLARE_CSR(misa, CSR_MISA, CSR_CLASS_I)
DECLARE_CSR(medeleg, CSR_MEDELEG, CSR_CLASS_I)
DECLARE_CSR(mideleg, CSR_MIDELEG, CSR_CLASS_I)
DECLARE_CSR(mie, CSR_MIE, CSR_CLASS_I)
DECLARE_CSR(mtvec, CSR_MTVEC, CSR_CLASS_I)
DECLARE_CSR(mcounteren, CSR_MCOUNTEREN, CSR_CLASS_I)
DECLARE_CSR(mscratch, CSR_MSCRATCH, CSR_CLASS_I)
DECLARE_CSR(mepc, CSR_MEPC, CSR_CLASS_I)
DECLARE_CSR(mcause, CSR_MCAUSE, CSR_CLASS_I)
DECLARE_CSR(mtval, CSR_MTVAL, CSR_CLASS_I)
DECLARE_CSR(mip, CSR_MIP, CSR_CLASS_I)
DECLARE_CSR(pmpcfg0, CSR_PMPCFG0, CSR_CLASS_I)
DECLARE_CSR(pmpcfg1, CSR_PMPCFG1, CSR_CLASS_I_32)
DECLARE_CSR(pmpcfg2, CSR_PMPCFG2, CSR_CLASS_I)
DECLARE_CSR(pmpcfg3, CSR_PMPCFG3, CSR_CLASS_I_32)
DECLARE_CSR(pmpaddr0, CSR_PMPADDR0, CSR_CLASS_I)
DECLARE_CSR(pmpaddr1, CSR_PMPADDR1, CSR_CLASS_I)
DECLARE_CSR(pmpaddr2, CSR_PMPADDR2, CSR_CLASS_I)
DECLARE_CSR(pmpaddr3, CSR_PMPADDR3, CSR_CLASS_I)
DECLARE_CSR(pmpaddr4, CSR_PMPADDR4, CSR_CLASS_I)
DECLARE_CSR(pmpaddr5, CSR_PMPADDR5, CSR_CLASS_I)
DECLARE_CSR(pmpaddr6, CSR_PMPADDR6, CSR_CLASS_I)
DECLARE_CSR(pmpaddr7, CSR_PMPADDR7, CSR_CLASS_I)
DECLARE_CSR(pmpaddr8, CSR_PMPADDR8, CSR_CLASS_I)
DECLARE_CSR(pmpaddr9, CSR_PMPADDR9, CSR_CLASS_I)
DECLARE_CSR(pmpaddr10, CSR_PMPADDR10, CSR_CLASS_I)
DECLARE_CSR(pmpaddr11, CSR_PMPADDR11, CSR_CLASS_I)
DECLARE_CSR(pmpaddr12, CSR_PMPADDR12, CSR_CLASS_I)
DECLARE_CSR(pmpaddr13, CSR_PMPADDR13, CSR_CLASS_I)
DECLARE_CSR(pmpaddr14, CSR_PMPADDR14, CSR_CLASS_I)
DECLARE_CSR(pmpaddr15, CSR_PMPADDR15, CSR_CLASS_I)
DECLARE_CSR(pmpaddr16, CSR_PMPADDR16, CSR_CLASS_I)
DECLARE_CSR(pmpaddr17, CSR_PMPADDR17, CSR_CLASS_I)
DECLARE_CSR(pmpaddr18, CSR_PMPADDR18, CSR_CLASS_I)
DECLARE_CSR(pmpaddr19, CSR_PMPADDR19, CSR_CLASS_I)
DECLARE_CSR(pmpaddr20, CSR_PMPADDR20, CSR_CLASS_I)
DECLARE_CSR(pmpaddr21, CSR_PMPADDR21, CSR_CLASS_I)
DECLARE_CSR(pmpaddr22, CSR_PMPADDR22, CSR_CLASS_I)
DECLARE_CSR(pmpaddr23, CSR_PMPADDR23, CSR_CLASS_I)
DECLARE_CSR(pmpaddr24, CSR_PMPADDR24, CSR_CLASS_I)
DECLARE_CSR(pmpaddr25, CSR_PMPADDR25, CSR_CLASS_I)
DECLARE_CSR(pmpaddr26, CSR_PMPADDR26, CSR_CLASS_I)
DECLARE_CSR(pmpaddr27, CSR_PMPADDR27, CSR_CLASS_I)
DECLARE_CSR(pmpaddr28, CSR_PMPADDR28, CSR_CLASS_I)
DECLARE_CSR(pmpaddr29, CSR_PMPADDR29, CSR_CLASS_I)
DECLARE_CSR(pmpaddr30, CSR_PMPADDR30, CSR_CLASS_I)
DECLARE_CSR(pmpaddr31, CSR_PMPADDR31, CSR_CLASS_I)
DECLARE_CSR(pmpaddr32, CSR_PMPADDR32, CSR_CLASS_I)
DECLARE_CSR(pmpaddr33, CSR_PMPADDR33, CSR_CLASS_I)
DECLARE_CSR(pmpaddr34, CSR_PMPADDR34, CSR_CLASS_I)
DECLARE_CSR(pmpaddr35, CSR_PMPADDR35, CSR_CLASS_I)
DECLARE_CSR(pmpaddr36, CSR_PMPADDR36, CSR_CLASS_I)
DECLARE_CSR(pmpaddr37, CSR_PMPADDR37, CSR_CLASS_I)
DECLARE_CSR(pmpaddr38, CSR_PMPADDR38, CSR_CLASS_I)
DECLARE_CSR(pmpaddr39, CSR_PMPADDR39, CSR_CLASS_I)
DECLARE_CSR(pmpaddr40, CSR_PMPADDR40, CSR_CLASS_I)
DECLARE_CSR(pmpaddr41, CSR_PMPADDR41, CSR_CLASS_I)
DECLARE_CSR(pmpaddr42, CSR_PMPADDR42, CSR_CLASS_I)
DECLARE_CSR(pmpaddr43, CSR_PMPADDR43, CSR_CLASS_I)
DECLARE_CSR(pmpaddr44, CSR_PMPADDR44, CSR_CLASS_I)
DECLARE_CSR(pmpaddr45, CSR_PMPADDR45, CSR_CLASS_I)
DECLARE_CSR(pmpaddr46, CSR_PMPADDR46, CSR_CLASS_I)
DECLARE_CSR(pmpaddr47, CSR_PMPADDR47, CSR_CLASS_I)
DECLARE_CSR(pmpaddr48, CSR_PMPADDR48, CSR_CLASS_I)
DECLARE_CSR(pmpaddr49, CSR_PMPADDR49, CSR_CLASS_I)
DECLARE_CSR(pmpaddr50, CSR_PMPADDR50, CSR_CLASS_I)
DECLARE_CSR(pmpaddr51, CSR_PMPADDR51, CSR_CLASS_I)
DECLARE_CSR(pmpaddr52, CSR_PMPADDR52, CSR_CLASS_I)
DECLARE_CSR(pmpaddr53, CSR_PMPADDR53, CSR_CLASS_I)
DECLARE_CSR(pmpaddr54, CSR_PMPADDR54, CSR_CLASS_I)
DECLARE_CSR(pmpaddr55, CSR_PMPADDR55, CSR_CLASS_I)
DECLARE_CSR(pmpaddr56, CSR_PMPADDR56, CSR_CLASS_I)
DECLARE_CSR(pmpaddr57, CSR_PMPADDR57, CSR_CLASS_I)
DECLARE_CSR(pmpaddr58, CSR_PMPADDR58, CSR_CLASS_I)
DECLARE_CSR(pmpaddr59, CSR_PMPADDR59, CSR_CLASS_I)
DECLARE_CSR(pmpaddr60, CSR_PMPADDR60, CSR_CLASS_I)
DECLARE_CSR(pmpaddr61, CSR_PMPADDR61, CSR_CLASS_I)
DECLARE_CSR(pmpaddr62, CSR_PMPADDR62, CSR_CLASS_I)
DECLARE_CSR(pmpaddr63, CSR_PMPADDR63, CSR_CLASS_I)
DECLARE_CSR(mcycle, CSR_MCYCLE, CSR_CLASS_I)
DECLARE_CSR(minstret, CSR_MINSTRET, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter3, CSR_MHPMCOUNTER3, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter4, CSR_MHPMCOUNTER4, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter5, CSR_MHPMCOUNTER5, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter6, CSR_MHPMCOUNTER6, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter7, CSR_MHPMCOUNTER7, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter8, CSR_MHPMCOUNTER8, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter9, CSR_MHPMCOUNTER9, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter10, CSR_MHPMCOUNTER10, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter11, CSR_MHPMCOUNTER11, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter12, CSR_MHPMCOUNTER12, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter13, CSR_MHPMCOUNTER13, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter14, CSR_MHPMCOUNTER14, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter15, CSR_MHPMCOUNTER15, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter16, CSR_MHPMCOUNTER16, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter17, CSR_MHPMCOUNTER17, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter18, CSR_MHPMCOUNTER18, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter19, CSR_MHPMCOUNTER19, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter20, CSR_MHPMCOUNTER20, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter21, CSR_MHPMCOUNTER21, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter22, CSR_MHPMCOUNTER22, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter23, CSR_MHPMCOUNTER23, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter24, CSR_MHPMCOUNTER24, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter25, CSR_MHPMCOUNTER25, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter26, CSR_MHPMCOUNTER26, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter27, CSR_MHPMCOUNTER27, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter28, CSR_MHPMCOUNTER28, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter29, CSR_MHPMCOUNTER29, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter30, CSR_MHPMCOUNTER30, CSR_CLASS_I)
DECLARE_CSR(mhpmcounter31, CSR_MHPMCOUNTER31, CSR_CLASS_I)
DECLARE_CSR(mcycleh, CSR_MCYCLEH, CSR_CLASS_I_32)
DECLARE_CSR(minstreth, CSR_MINSTRETH, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter3h, CSR_MHPMCOUNTER3H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter4h, CSR_MHPMCOUNTER4H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter5h, CSR_MHPMCOUNTER5H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter6h, CSR_MHPMCOUNTER6H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter7h, CSR_MHPMCOUNTER7H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter8h, CSR_MHPMCOUNTER8H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter9h, CSR_MHPMCOUNTER9H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter10h, CSR_MHPMCOUNTER10H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter11h, CSR_MHPMCOUNTER11H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter12h, CSR_MHPMCOUNTER12H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter13h, CSR_MHPMCOUNTER13H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter14h, CSR_MHPMCOUNTER14H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter15h, CSR_MHPMCOUNTER15H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter16h, CSR_MHPMCOUNTER16H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter17h, CSR_MHPMCOUNTER17H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter18h, CSR_MHPMCOUNTER18H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter19h, CSR_MHPMCOUNTER19H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter20h, CSR_MHPMCOUNTER20H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter21h, CSR_MHPMCOUNTER21H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter22h, CSR_MHPMCOUNTER22H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter23h, CSR_MHPMCOUNTER23H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter24h, CSR_MHPMCOUNTER24H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter25h, CSR_MHPMCOUNTER25H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter26h, CSR_MHPMCOUNTER26H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter27h, CSR_MHPMCOUNTER27H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter28h, CSR_MHPMCOUNTER28H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter29h, CSR_MHPMCOUNTER29H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter30h, CSR_MHPMCOUNTER30H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmcounter31h, CSR_MHPMCOUNTER31H, CSR_CLASS_I_32)
DECLARE_CSR(mhpmevent3, CSR_MHPMEVENT3, CSR_CLASS_I)
DECLARE_CSR(mhpmevent4, CSR_MHPMEVENT4, CSR_CLASS_I)
DECLARE_CSR(mhpmevent5, CSR_MHPMEVENT5, CSR_CLASS_I)
DECLARE_CSR(mhpmevent6, CSR_MHPMEVENT6, CSR_CLASS_I)
DECLARE_CSR(mhpmevent7, CSR_MHPMEVENT7, CSR_CLASS_I)
DECLARE_CSR(mhpmevent8, CSR_MHPMEVENT8, CSR_CLASS_I)
DECLARE_CSR(mhpmevent9, CSR_MHPMEVENT9, CSR_CLASS_I)
DECLARE_CSR(mhpmevent10, CSR_MHPMEVENT10, CSR_CLASS_I)
DECLARE_CSR(mhpmevent11, CSR_MHPMEVENT11, CSR_CLASS_I)
DECLARE_CSR(mhpmevent12, CSR_MHPMEVENT12, CSR_CLASS_I)
DECLARE_CSR(mhpmevent13, CSR_MHPMEVENT13, CSR_CLASS_I)
DECLARE_CSR(mhpmevent14, CSR_MHPMEVENT14, CSR_CLASS_I)
DECLARE_CSR(mhpmevent15, CSR_MHPMEVENT15, CSR_CLASS_I)
DECLARE_CSR(mhpmevent16, CSR_MHPMEVENT16, CSR_CLASS_I)
DECLARE_CSR(mhpmevent17, CSR_MHPMEVENT17, CSR_CLASS_I)
DECLARE_CSR(mhpmevent18, CSR_MHPMEVENT18, CSR_CLASS_I)
DECLARE_CSR(mhpmevent19, CSR_MHPMEVENT19, CSR_CLASS_I)
DECLARE_CSR(mhpmevent20, CSR_MHPMEVENT20, CSR_CLASS_I)
DECLARE_CSR(mhpmevent21, CSR_MHPMEVENT21, CSR_CLASS_I)
DECLARE_CSR(mhpmevent22, CSR_MHPMEVENT22, CSR_CLASS_I)
DECLARE_CSR(mhpmevent23, CSR_MHPMEVENT23, CSR_CLASS_I)
DECLARE_CSR(mhpmevent24, CSR_MHPMEVENT24, CSR_CLASS_I)
DECLARE_CSR(mhpmevent25, CSR_MHPMEVENT25, CSR_CLASS_I)
DECLARE_CSR(mhpmevent26, CSR_MHPMEVENT26, CSR_CLASS_I)
DECLARE_CSR(mhpmevent27, CSR_MHPMEVENT27, CSR_CLASS_I)
DECLARE_CSR(mhpmevent28, CSR_MHPMEVENT28, CSR_CLASS_I)
DECLARE_CSR(mhpmevent29, CSR_MHPMEVENT29, CSR_CLASS_I)
DECLARE_CSR(mhpmevent30, CSR_MHPMEVENT30, CSR_CLASS_I)
DECLARE_CSR(mhpmevent31, CSR_MHPMEVENT31, CSR_CLASS_I)
DECLARE_CSR(tselect, CSR_TSELECT, CSR_CLASS_I)
DECLARE_CSR(tdata1, CSR_TDATA1, CSR_CLASS_I)
DECLARE_CSR(tdata2, CSR_TDATA2, CSR_CLASS_I)
DECLARE_CSR(tdata3, CSR_TDATA3, CSR_CLASS_I)
DECLARE_CSR(tinfo, CSR_TINFO, CSR_CLASS_I)
DECLARE_CSR(tcontrol, CSR_TCONTROL, CSR_CLASS_I)
DECLARE_CSR(mcontext, CSR_MCONTEXT, CSR_CLASS_I)
DECLARE_CSR(scontext, CSR_SCONTEXT, CSR_CLASS_I)
DECLARE_CSR(dcsr, CSR_DCSR, CSR_CLASS_I)
DECLARE_CSR(dpc, CSR_DPC, CSR_CLASS_I)
DECLARE_CSR(dscratch, CSR_DSCRATCH, CSR_CLASS_I)

/* RVV */
DECLARE_CSR(vstart, CSR_VSTART, CSR_CLASS_V)
DECLARE_CSR(vxsat, CSR_VXSAT, CSR_CLASS_V)
DECLARE_CSR(vxrm, CSR_VXRM, CSR_CLASS_V)
DECLARE_CSR(vcsr, CSR_VCSR, CSR_CLASS_V)
DECLARE_CSR(vl, CSR_VL, CSR_CLASS_V)
DECLARE_CSR(vtype, CSR_VTYPE, CSR_CLASS_V)
DECLARE_CSR(vlenb, CSR_VLENB, CSR_CLASS_V)

/* These registers are present in priv spec 1.9.1, dropped in 1.10.  */
DECLARE_CSR(hstatus, CSR_HSTATUS, CSR_CLASS_I)
DECLARE_CSR(hedeleg, CSR_HEDELEG, CSR_CLASS_I)
DECLARE_CSR(hideleg, CSR_HIDELEG, CSR_CLASS_I)
DECLARE_CSR(hie, CSR_HIE, CSR_CLASS_I)
DECLARE_CSR(htvec, CSR_HTVEC, CSR_CLASS_I)
DECLARE_CSR(hscratch, CSR_HSCRATCH, CSR_CLASS_I)
DECLARE_CSR(hepc, CSR_HEPC, CSR_CLASS_I)
DECLARE_CSR(hcause, CSR_HCAUSE, CSR_CLASS_I)
DECLARE_CSR(hbadaddr, CSR_HBADADDR, CSR_CLASS_I)
DECLARE_CSR(hip, CSR_HIP, CSR_CLASS_I)
DECLARE_CSR(mbase, CSR_MBASE, CSR_CLASS_I)
DECLARE_CSR(mbound, CSR_MBOUND, CSR_CLASS_I)
DECLARE_CSR(mibase, CSR_MIBASE, CSR_CLASS_I)
DECLARE_CSR(mibound, CSR_MIBOUND, CSR_CLASS_I)
DECLARE_CSR(mdbase, CSR_MDBASE, CSR_CLASS_I)
DECLARE_CSR(mdbound, CSR_MDBOUND, CSR_CLASS_I)
DECLARE_CSR(mcountinhibit, CSR_MCOUNTINHIBIT, CSR_CLASS_I)
DECLARE_CSR(mscounteren, CSR_MSCOUNTEREN, CSR_CLASS_I)
DECLARE_CSR(mhcounteren, CSR_MHCOUNTEREN, CSR_CLASS_I)
/* NDS V5 Extension.  */
DECLARE_CSR(uitb, CSR_UITB, CSR_CLASS_I)
/*DECLARE_CSR(dscratch0, CSR_DSCRATCH0, CSR_CLASS_I)*/
DECLARE_CSR(dscratch1, CSR_DSCRATCH1, CSR_CLASS_I)
DECLARE_CSR(micm_cfg, CSR_MICM_CFG, CSR_CLASS_I)
DECLARE_CSR(mdcm_cfg, CSR_MDCM_CFG, CSR_CLASS_I)
DECLARE_CSR(mmsc_cfg, CSR_MMSC_CFG, CSR_CLASS_I)
DECLARE_CSR(mmsc_cfg2, CSR_MMSC_CFG2, CSR_CLASS_I)
DECLARE_CSR(milmb, CSR_MILMB, CSR_CLASS_I)
DECLARE_CSR(mdlmb, CSR_MDLMB, CSR_CLASS_I)
DECLARE_CSR(mecc_code, CSR_MECC_CODE, CSR_CLASS_I)
DECLARE_CSR(mnvec, CSR_MNVEC, CSR_CLASS_I)
DECLARE_CSR(mxstatus, CSR_MXSTATUS, CSR_CLASS_I)
DECLARE_CSR(mpft_ctl, CSR_MPFT_CTL, CSR_CLASS_I)
DECLARE_CSR(mhsp_ctl, CSR_MHSP_CTL, CSR_CLASS_I)
DECLARE_CSR(msp_bound, CSR_MSP_BOUND, CSR_CLASS_I)
DECLARE_CSR(msp_base, CSR_MSP_BASE, CSR_CLASS_I)
DECLARE_CSR(mdcause, CSR_MDCAUSE, CSR_CLASS_I)
DECLARE_CSR(mcache_ctl, CSR_MCACHE_CTL, CSR_CLASS_I)
DECLARE_CSR(mmisc_ctl, CSR_MMISC_CTL, CSR_CLASS_I)
DECLARE_CSR(dexc2dbg, CSR_DEXC2DBG, CSR_CLASS_I)
DECLARE_CSR(ddcause, CSR_DDCAUSE, CSR_CLASS_I)
DECLARE_CSR(mrandseq, CSR_MRANDSEQ, CSR_CLASS_I)
DECLARE_CSR(mrandseqh, CSR_MRANDSEQH, CSR_CLASS_I)
DECLARE_CSR(mrandstate, CSR_MRANDSTATE, CSR_CLASS_I)
DECLARE_CSR(mrandstateh, CSR_MRANDSTATEH, CSR_CLASS_I)
DECLARE_CSR(mcounterwen, CSR_MCOUNTERWEN, CSR_CLASS_I)
DECLARE_CSR(mcounterinten, CSR_MCOUNTERINTEN, CSR_CLASS_I)
DECLARE_CSR(mcountermask_m, CSR_MCOUNTERMASK_M, CSR_CLASS_I)
DECLARE_CSR(mcountermask_s, CSR_MCOUNTERMASK_S, CSR_CLASS_I)
DECLARE_CSR(mcountermask_u, CSR_MCOUNTERMASK_U, CSR_CLASS_I)
DECLARE_CSR(mcounterovf, CSR_MCOUNTEROVF, CSR_CLASS_I)
DECLARE_CSR(mslideleg, CSR_MSLIDELEG, CSR_CLASS_I)
DECLARE_CSR(mcctlbeginaddr, CSR_MCCTLBEGINADDR, CSR_CLASS_I)
DECLARE_CSR(mcctlcommand, CSR_MCCTLCOMMAND, CSR_CLASS_I)
DECLARE_CSR(mcctldata, CSR_MCCTLDATA, CSR_CLASS_I)
DECLARE_CSR(ucctlbeginaddr, CSR_UCCTLBEGINADDR, CSR_CLASS_I)
DECLARE_CSR(ucctlcommand, CSR_UCCTLCOMMAND, CSR_CLASS_I)
DECLARE_CSR(slie, CSR_SLIE, CSR_CLASS_I)
DECLARE_CSR(slip, CSR_SLIP, CSR_CLASS_I)
DECLARE_CSR(sdcause, CSR_SDCAUSE, CSR_CLASS_I)
DECLARE_CSR(scctldata, CSR_SCCTLDATA, CSR_CLASS_I)
DECLARE_CSR(scounterinten, CSR_SCOUNTERINTEN, CSR_CLASS_I)
DECLARE_CSR(scountermask_s, CSR_SCOUNTERMASK_S, CSR_CLASS_I)
DECLARE_CSR(scountermask_u, CSR_SCOUNTERMASK_U, CSR_CLASS_I)
DECLARE_CSR(scounterovf, CSR_SCOUNTEROVF, CSR_CLASS_I)
DECLARE_CSR(smisc_ctl, CSR_SMISC_CTL, CSR_CLASS_I)
DECLARE_CSR(scountermask_m, CSR_SCOUNTERMASK_M, CSR_CLASS_I)
DECLARE_CSR(shpmevent3, CSR_SHPMEVENT3, CSR_CLASS_I)
DECLARE_CSR(shpmevent4, CSR_SHPMEVENT4, CSR_CLASS_I)
DECLARE_CSR(shpmevent5, CSR_SHPMEVENT5, CSR_CLASS_I)
DECLARE_CSR(shpmevent6, CSR_SHPMEVENT6, CSR_CLASS_I)
DECLARE_CSR(msavestatus, CSR_MSAVESTATUS, CSR_CLASS_I)
DECLARE_CSR(msaveepc1, CSR_MSAVEEPC1, CSR_CLASS_I)
DECLARE_CSR(msavecause1, CSR_MSAVECAUSE1, CSR_CLASS_I)
DECLARE_CSR(msaveepc2, CSR_MSAVEEPC2, CSR_CLASS_I)
DECLARE_CSR(msavecause2, CSR_MSAVECAUSE2, CSR_CLASS_I)
DECLARE_CSR(scountinhibit, CSR_SCOUNTINHIBIT, CSR_CLASS_I)
DECLARE_CSR(udcause, CSR_UDCAUSE, CSR_CLASS_I)
DECLARE_CSR(wfe, CSR_WFE, CSR_CLASS_I)
DECLARE_CSR(sleepvalue, CSR_SLEEPVALUE, CSR_CLASS_I)
DECLARE_CSR(txevt, CSR_TXEVT, CSR_CLASS_I)
DECLARE_CSR(mppib, CSR_MPPIB, CSR_CLASS_I)
DECLARE_CSR(mfiob, CSR_MFIOB, CSR_CLASS_I)
DECLARE_CSR(mtvt, CSR_MTVT, CSR_CLASS_I)
DECLARE_CSR(mnxti, CSR_MNXTI, CSR_CLASS_I)
DECLARE_CSR(mintstatus, CSR_MINTSTATUS, CSR_CLASS_I)
DECLARE_CSR(mscratchcsw, CSR_MSCRATCHCSW, CSR_CLASS_I)
DECLARE_CSR(mscratchcswl, CSR_MSCRATCHCSWL, CSR_CLASS_I)
DECLARE_CSR(msavedcause1, CSR_MSAVEDCAUSE1, CSR_CLASS_I)
DECLARE_CSR(msavedcause2, CSR_MSAVEDCAUSE2, CSR_CLASS_I)
DECLARE_CSR(pushmxstatus,CSR_PUSHMXSTATUS, CSR_CLASS_I)
DECLARE_CSR(mirq_entry,CSR_MIRQ_ENTRY, CSR_CLASS_I)
DECLARE_CSR(mintsel_jal,CSR_MINTSEL_JAL, CSR_CLASS_I)
DECLARE_CSR(pushmcause,CSR_PUSHMCAUSE, CSR_CLASS_I)
DECLARE_CSR(pushmepc,CSR_PUSHMEPC, CSR_CLASS_I)
DECLARE_CSR(ucode,CSR_UCODE, CSR_CLASS_I)
DECLARE_CSR(pmacfg0, CSR_PMACFG0, CSR_CLASS_I)
DECLARE_CSR(pmacfg1, CSR_PMACFG1, CSR_CLASS_I)
DECLARE_CSR(pmacfg2, CSR_PMACFG2, CSR_CLASS_I)
DECLARE_CSR(pmacfg3, CSR_PMACFG3, CSR_CLASS_I)
DECLARE_CSR(pmaaddr0, CSR_PMAADDR0, CSR_CLASS_I)
DECLARE_CSR(pmaaddr1, CSR_PMAADDR1, CSR_CLASS_I)
DECLARE_CSR(pmaaddr2, CSR_PMAADDR2, CSR_CLASS_I)
DECLARE_CSR(pmaaddr3, CSR_PMAADDR3, CSR_CLASS_I)
DECLARE_CSR(pmaaddr4, CSR_PMAADDR4, CSR_CLASS_I)
DECLARE_CSR(pmaaddr5, CSR_PMAADDR5, CSR_CLASS_I)
DECLARE_CSR(pmaaddr6, CSR_PMAADDR6, CSR_CLASS_I)
DECLARE_CSR(pmaaddr7, CSR_PMAADDR7, CSR_CLASS_I)
DECLARE_CSR(pmaaddr8, CSR_PMAADDR8, CSR_CLASS_I)
DECLARE_CSR(pmaaddr9, CSR_PMAADDR9, CSR_CLASS_I)
DECLARE_CSR(pmaaddr10, CSR_PMAADDR10, CSR_CLASS_I)
DECLARE_CSR(pmaaddr11, CSR_PMAADDR11, CSR_CLASS_I)
DECLARE_CSR(pmaaddr12, CSR_PMAADDR12, CSR_CLASS_I)
DECLARE_CSR(pmaaddr13, CSR_PMAADDR13, CSR_CLASS_I)
DECLARE_CSR(pmaaddr14, CSR_PMAADDR14, CSR_CLASS_I)
DECLARE_CSR(pmaaddr15, CSR_PMAADDR15, CSR_CLASS_I)
DECLARE_CSR(mcrash_statesave, CSR_MCRASH_STATESAVE, CSR_CLASS_I)
DECLARE_CSR(mstatus_crashsave, CSR_MSTATUS_CRASHSAVE, CSR_CLASS_I)
DECLARE_CSR(mclk_ctl, CSR_MCLK_CTL, CSR_CLASS_I)
DECLARE_CSR(mvec_cfg, CSR_MVEC_CFG, CSR_CLASS_I)
DECLARE_CSR(mrvarch_cfg, CSR_MRVARCH_CFG, CSR_CLASS_I)
DECLARE_CSR(mccache_ctl_base, CSR_MCCACHE_CTL_BASE, CSR_CLASS_I)
#endif
#ifdef DECLARE_CSR_ALIAS
/* Ubadaddr is 0x043 in 1.9.1, but 0x043 is utval in 1.10.  */
DECLARE_CSR_ALIAS(ubadaddr, CSR_UTVAL, CSR_CLASS_I)
/* Sbadaddr is 0x143 in 1.9.1, but 0x143 is stval in 1.10.  */
DECLARE_CSR_ALIAS(sbadaddr, CSR_STVAL, CSR_CLASS_I)
/* Sptbr is 0x180 in 1.9.1, but 0x180 is satp in 1.10.  */
DECLARE_CSR_ALIAS(sptbr, CSR_SATP, CSR_CLASS_I)
/* Mbadaddr is 0x343 in 1.9.1, but 0x343 is mtval in 1.10.  */
DECLARE_CSR_ALIAS(mbadaddr, CSR_MTVAL, CSR_CLASS_I)
/* For NDS V5.  */
DECLARE_CSR_ALIAS(dscratch0, CSR_DSCRATCH0, CSR_CLASS_I)
DECLARE_CSR_ALIAS(mucounteren, CSR_MCOUNTINHIBIT, CSR_CLASS_I)
/* RISC-V debug spec 0.13.  */
DECLARE_CSR_ALIAS(mcontrol, CSR_TDATA1, CSR_CLASS_I)
DECLARE_CSR_ALIAS(icount, CSR_TDATA1, CSR_CLASS_I)
DECLARE_CSR_ALIAS(itrigger, CSR_TDATA1, CSR_CLASS_I)
DECLARE_CSR_ALIAS(etrigger, CSR_TDATA1, CSR_CLASS_I)
#endif
#ifdef DECLARE_CAUSE
DECLARE_CAUSE("misaligned fetch", CAUSE_MISALIGNED_FETCH)
DECLARE_CAUSE("fault fetch", CAUSE_FAULT_FETCH)
DECLARE_CAUSE("illegal instruction", CAUSE_ILLEGAL_INSTRUCTION)
DECLARE_CAUSE("breakpoint", CAUSE_BREAKPOINT)
DECLARE_CAUSE("misaligned load", CAUSE_MISALIGNED_LOAD)
DECLARE_CAUSE("fault load", CAUSE_FAULT_LOAD)
DECLARE_CAUSE("misaligned store", CAUSE_MISALIGNED_STORE)
DECLARE_CAUSE("fault store", CAUSE_FAULT_STORE)
DECLARE_CAUSE("user_ecall", CAUSE_USER_ECALL)
DECLARE_CAUSE("supervisor_ecall", CAUSE_SUPERVISOR_ECALL)
DECLARE_CAUSE("hypervisor_ecall", CAUSE_HYPERVISOR_ECALL)
DECLARE_CAUSE("machine_ecall", CAUSE_MACHINE_ECALL)
#endif
