{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79926,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79971,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000741003,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000323096,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000107249,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000323096,
	"finish__design__instance__count__class:buffer": 15,
	"finish__design__instance__area__class:buffer": 75.072,
	"finish__design__instance__count__class:timing_repair_buffer": 28,
	"finish__design__instance__area__class:timing_repair_buffer": 125.12,
	"finish__design__instance__count__class:inverter": 93,
	"finish__design__instance__area__class:inverter": 349.085,
	"finish__design__instance__count__class:multi_input_combinational_cell": 300,
	"finish__design__instance__area__class:multi_input_combinational_cell": 3107.98,
	"finish__design__instance__count": 436,
	"finish__design__instance__area": 3657.26,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.404998,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.761425,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.840439,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000721952,
	"finish__power__switching__total": 0.000825316,
	"finish__power__leakage__total": 1.92958e-09,
	"finish__power__total": 0.00154727,
	"finish__design__io": 33,
	"finish__design__die__area": 6651.22,
	"finish__design__core__area": 6025.78,
	"finish__design__instance__count": 511,
	"finish__design__instance__area": 3751.1,
	"finish__design__instance__count__stdcell": 511,
	"finish__design__instance__area__stdcell": 3751.1,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.622508,
	"finish__design__instance__utilization__stdcell": 0.622508,
	"finish__design__rows": 28,
	"finish__design__rows:unithd": 28,
	"finish__design__sites": 4816,
	"finish__design__sites:unithd": 4816,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}