#--  Synopsys, Inc.
#--  Version P-2019.03G-Beta4
#--  Project file E:\FPGAbisai\04_ov5640_vga\04_ov5640_vga\impl\synthesize\rev_1\run_options.txt
#--  Written on Sun Nov 24 14:48:46 2019


#project files
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/i2c_ov5640_rgb565_cfg.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/ov5640_rgb565_1024x768_vga_top.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/cmos_capture_data.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/i2c_dri.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/vga_driver.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/gowin_pll/gowin_pll.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/psram_memory_interface/psram_memory_interface.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/psram_fifo.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/gowin_pll2/gowin_pll/gowin_pll_160M.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/wrfifo/fifo_top/wrfifo.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/rdfifo/fifo_top/rdfifo.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/B_v.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/div_rill.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/rgb2hsv_top.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/divider/divider.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/key_filter.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/ErosionDilationBin.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/RAM_based_shift_reg_top/RAM_based_shift_reg_top.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/RAM_shift_top.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/VIP_Matrix_Generate_3X3_1Bit.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/VIP_Bit_Erosion_Detector.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/shibie.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/VGA_OUT.v"
add_file -verilog "E:/FPGAbisai/04_ov5640_vga/04_ov5640_vga/src/sync_delay/RAM_based_shift_reg_top/RAM_based_shift_reg_top_sync.v"



#implementation: "rev_1"
impl -add rev_1 -type fpga

#device options
set_option -technology GOWIN-GW2AR
set_option -part GW2AR_18
set_option -package eLQFP144
set_option -speed_grade -8
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "ov5640_rgb565_1024x768_vga_top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency auto
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_vhdl 0

# GOWIN-GW2AR
set_option -maxfan 10000
set_option -rw_check_on_ram 1
set_option -disable_io_insertion 0
set_option -pipe 1
set_option -retiming 0
set_option -update_models_cp 0
set_option -fix_gated_and_generated_clocks 1
set_option -run_prop_extract 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "rev_1/04_ov5640_vga.vm"
impl -active "rev_1"
