#-----------------------------------------------------------
# PlanAhead v14.5 (64-bit)
# Build 247527 by xbuild on Mon Mar 25 17:13:07 MDT 2013
# Start of session at: Thu Jul 28 15:48:56 2016
# Process ID: 10232
# Log file: C:/Users/Chani/Desktop/backup1/Processor/planAhead_run_1/planAhead.log
# Journal file: C:/Users/Chani/Desktop/backup1/Processor/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/Chani/Desktop/backup1/Processor/pa.fromHdl.tcl
# create_project -name Processor -dir "C:/Users/Chani/Desktop/backup1/Processor/planAhead_run_1" -part xc6slx45csg324-3
create_project: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 431.996 ; gain = 62.938
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "TopModule.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Chani/Desktop/backup1/Processor/TopModule.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {RegPC.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Register.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RegEnWrite.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Memory.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {InstructionnReg.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DR.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decoder.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ALU.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {TopModule.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top TopModule $srcset
# add_files [list {TopModule.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/RegPC.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/Register.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/RegEnWrite.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/Memory.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/InstructionnReg.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/DR.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/Decoder.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/Counter.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/ALU.v" into library work
Analyzing Verilog file "C:/Users/Chani/Desktop/backup1/Processor/TopModule.v" into library work
Loading clock regions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx45/csg324/Package.xml
Loading io standards from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.5/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.5/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Chani/Desktop/backup1/Processor/TopModule.ucf]
Finished Parsing UCF File [C:/Users/Chani/Desktop/backup1/Processor/TopModule.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 10f7eef8
open_rtl_design: Time (s): elapsed = 00:00:30 . Memory (MB): peak = 622.113 ; gain = 179.688
update_compile_order -fileset sim_1
set_property iostandard LVCMOS25 [get_ports [list clk]]
startgroup
set_property package_pin L15 [get_ports clk]
endgroup
set_property is_loc_fixed false [get_ports [list  clk]]
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See C:/Users/Chani/Desktop/backup1/Processor\planAhead_pid10232.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Jul 28 15:55:03 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
