# UART_simulation_by_verilog
Designing UART system for transmit and receive data and implementing  on FPGA by Verilog HDL

