<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › calxeda › xgmac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>xgmac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010-2011 Calxeda, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> * under the terms and conditions of the GNU General Public License,</span>
<span class="cm"> * version 2, as published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm"> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm"> * more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License along with</span>
<span class="cm"> * this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/circ_buf.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/etherdevice.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/skbuff.h&gt;</span>
<span class="cp">#include &lt;linux/ethtool.h&gt;</span>
<span class="cp">#include &lt;linux/if.h&gt;</span>
<span class="cp">#include &lt;linux/crc32.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>

<span class="cm">/* XGMAC Register definitions */</span>
<span class="cp">#define XGMAC_CONTROL		0x00000000	</span><span class="cm">/* MAC Configuration */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER	0x00000004	</span><span class="cm">/* MAC Frame Filter */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FLOW_CTRL		0x00000018	</span><span class="cm">/* MAC Flow Control */</span><span class="cp"></span>
<span class="cp">#define XGMAC_VLAN_TAG		0x0000001C	</span><span class="cm">/* VLAN Tags */</span><span class="cp"></span>
<span class="cp">#define XGMAC_VERSION		0x00000020	</span><span class="cm">/* Version */</span><span class="cp"></span>
<span class="cp">#define XGMAC_VLAN_INCL		0x00000024	</span><span class="cm">/* VLAN tag for tx frames */</span><span class="cp"></span>
<span class="cp">#define XGMAC_LPI_CTRL		0x00000028	</span><span class="cm">/* LPI Control and Status */</span><span class="cp"></span>
<span class="cp">#define XGMAC_LPI_TIMER		0x0000002C	</span><span class="cm">/* LPI Timers Control */</span><span class="cp"></span>
<span class="cp">#define XGMAC_TX_PACE		0x00000030	</span><span class="cm">/* Transmit Pace and Stretch */</span><span class="cp"></span>
<span class="cp">#define XGMAC_VLAN_HASH		0x00000034	</span><span class="cm">/* VLAN Hash Table */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DEBUG		0x00000038	</span><span class="cm">/* Debug */</span><span class="cp"></span>
<span class="cp">#define XGMAC_INT_STAT		0x0000003C	</span><span class="cm">/* Interrupt and Control */</span><span class="cp"></span>
<span class="cp">#define XGMAC_ADDR_HIGH(reg)	(0x00000040 + ((reg) * 8))</span>
<span class="cp">#define XGMAC_ADDR_LOW(reg)	(0x00000044 + ((reg) * 8))</span>
<span class="cp">#define XGMAC_HASH(n)		(0x00000300 + (n) * 4) </span><span class="cm">/* HASH table regs */</span><span class="cp"></span>
<span class="cp">#define XGMAC_NUM_HASH		16</span>
<span class="cp">#define XGMAC_OMR		0x00000400</span>
<span class="cp">#define XGMAC_REMOTE_WAKE	0x00000700	</span><span class="cm">/* Remote Wake-Up Frm Filter */</span><span class="cp"></span>
<span class="cp">#define XGMAC_PMT		0x00000704	</span><span class="cm">/* PMT Control and Status */</span><span class="cp"></span>
<span class="cp">#define XGMAC_MMC_CTRL		0x00000800	</span><span class="cm">/* XGMAC MMC Control */</span><span class="cp"></span>
<span class="cp">#define XGMAC_MMC_INTR_RX	0x00000804	</span><span class="cm">/* Recieve Interrupt */</span><span class="cp"></span>
<span class="cp">#define XGMAC_MMC_INTR_TX	0x00000808	</span><span class="cm">/* Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define XGMAC_MMC_INTR_MASK_RX	0x0000080c	</span><span class="cm">/* Recieve Interrupt Mask */</span><span class="cp"></span>
<span class="cp">#define XGMAC_MMC_INTR_MASK_TX	0x00000810	</span><span class="cm">/* Transmit Interrupt Mask */</span><span class="cp"></span>

<span class="cm">/* Hardware TX Statistics Counters */</span>
<span class="cp">#define XGMAC_MMC_TXOCTET_GB_LO	0x00000814</span>
<span class="cp">#define XGMAC_MMC_TXOCTET_GB_HI	0x00000818</span>
<span class="cp">#define XGMAC_MMC_TXFRAME_GB_LO	0x0000081C</span>
<span class="cp">#define XGMAC_MMC_TXFRAME_GB_HI	0x00000820</span>
<span class="cp">#define XGMAC_MMC_TXBCFRAME_G	0x00000824</span>
<span class="cp">#define XGMAC_MMC_TXMCFRAME_G	0x0000082C</span>
<span class="cp">#define XGMAC_MMC_TXUCFRAME_GB	0x00000864</span>
<span class="cp">#define XGMAC_MMC_TXMCFRAME_GB	0x0000086C</span>
<span class="cp">#define XGMAC_MMC_TXBCFRAME_GB	0x00000874</span>
<span class="cp">#define XGMAC_MMC_TXUNDERFLOW	0x0000087C</span>
<span class="cp">#define XGMAC_MMC_TXOCTET_G_LO	0x00000884</span>
<span class="cp">#define XGMAC_MMC_TXOCTET_G_HI	0x00000888</span>
<span class="cp">#define XGMAC_MMC_TXFRAME_G_LO	0x0000088C</span>
<span class="cp">#define XGMAC_MMC_TXFRAME_G_HI	0x00000890</span>
<span class="cp">#define XGMAC_MMC_TXPAUSEFRAME	0x00000894</span>
<span class="cp">#define XGMAC_MMC_TXVLANFRAME	0x0000089C</span>

<span class="cm">/* Hardware RX Statistics Counters */</span>
<span class="cp">#define XGMAC_MMC_RXFRAME_GB_LO	0x00000900</span>
<span class="cp">#define XGMAC_MMC_RXFRAME_GB_HI	0x00000904</span>
<span class="cp">#define XGMAC_MMC_RXOCTET_GB_LO	0x00000908</span>
<span class="cp">#define XGMAC_MMC_RXOCTET_GB_HI	0x0000090C</span>
<span class="cp">#define XGMAC_MMC_RXOCTET_G_LO	0x00000910</span>
<span class="cp">#define XGMAC_MMC_RXOCTET_G_HI	0x00000914</span>
<span class="cp">#define XGMAC_MMC_RXBCFRAME_G	0x00000918</span>
<span class="cp">#define XGMAC_MMC_RXMCFRAME_G	0x00000920</span>
<span class="cp">#define XGMAC_MMC_RXCRCERR	0x00000928</span>
<span class="cp">#define XGMAC_MMC_RXRUNT	0x00000930</span>
<span class="cp">#define XGMAC_MMC_RXJABBER	0x00000934</span>
<span class="cp">#define XGMAC_MMC_RXUCFRAME_G	0x00000970</span>
<span class="cp">#define XGMAC_MMC_RXLENGTHERR	0x00000978</span>
<span class="cp">#define XGMAC_MMC_RXPAUSEFRAME	0x00000988</span>
<span class="cp">#define XGMAC_MMC_RXOVERFLOW	0x00000990</span>
<span class="cp">#define XGMAC_MMC_RXVLANFRAME	0x00000998</span>
<span class="cp">#define XGMAC_MMC_RXWATCHDOG	0x000009a0</span>

<span class="cm">/* DMA Control and Status Registers */</span>
<span class="cp">#define XGMAC_DMA_BUS_MODE	0x00000f00	</span><span class="cm">/* Bus Mode */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_TX_POLL	0x00000f04	</span><span class="cm">/* Transmit Poll Demand */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_RX_POLL	0x00000f08	</span><span class="cm">/* Received Poll Demand */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_RX_BASE_ADDR	0x00000f0c	</span><span class="cm">/* Receive List Base */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_TX_BASE_ADDR	0x00000f10	</span><span class="cm">/* Transmit List Base */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_STATUS	0x00000f14	</span><span class="cm">/* Status Register */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_CONTROL	0x00000f18	</span><span class="cm">/* Ctrl (Operational Mode) */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_INTR_ENA	0x00000f1c	</span><span class="cm">/* Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_MISS_FRAME_CTR 0x00000f20	</span><span class="cm">/* Missed Frame Counter */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_RI_WDOG_TIMER	0x00000f24	</span><span class="cm">/* RX Intr Watchdog Timer */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_AXI_BUS	0x00000f28	</span><span class="cm">/* AXI Bus Mode */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_AXI_STATUS	0x00000f2C	</span><span class="cm">/* AXI Status */</span><span class="cp"></span>
<span class="cp">#define XGMAC_DMA_HW_FEATURE	0x00000f58	</span><span class="cm">/* Enabled Hardware Features */</span><span class="cp"></span>

<span class="cp">#define XGMAC_ADDR_AE		0x80000000</span>
<span class="cp">#define XGMAC_MAX_FILTER_ADDR	31</span>

<span class="cm">/* PMT Control and Status */</span>
<span class="cp">#define XGMAC_PMT_POINTER_RESET	0x80000000</span>
<span class="cp">#define XGMAC_PMT_GLBL_UNICAST	0x00000200</span>
<span class="cp">#define XGMAC_PMT_WAKEUP_RX_FRM	0x00000040</span>
<span class="cp">#define XGMAC_PMT_MAGIC_PKT	0x00000020</span>
<span class="cp">#define XGMAC_PMT_WAKEUP_FRM_EN	0x00000004</span>
<span class="cp">#define XGMAC_PMT_MAGIC_PKT_EN	0x00000002</span>
<span class="cp">#define XGMAC_PMT_POWERDOWN	0x00000001</span>

<span class="cp">#define XGMAC_CONTROL_SPD	0x40000000	</span><span class="cm">/* Speed control */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_SPD_MASK	0x60000000</span>
<span class="cp">#define XGMAC_CONTROL_SPD_1G	0x60000000</span>
<span class="cp">#define XGMAC_CONTROL_SPD_2_5G	0x40000000</span>
<span class="cp">#define XGMAC_CONTROL_SPD_10G	0x00000000</span>
<span class="cp">#define XGMAC_CONTROL_SARC	0x10000000	</span><span class="cm">/* Source Addr Insert/Replace */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_SARK_MASK	0x18000000</span>
<span class="cp">#define XGMAC_CONTROL_CAR	0x04000000	</span><span class="cm">/* CRC Addition/Replacement */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_CAR_MASK	0x06000000</span>
<span class="cp">#define XGMAC_CONTROL_DP	0x01000000	</span><span class="cm">/* Disable Padding */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_WD	0x00800000	</span><span class="cm">/* Disable Watchdog on rx */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_JD	0x00400000	</span><span class="cm">/* Jabber disable */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_JE	0x00100000	</span><span class="cm">/* Jumbo frame */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_LM	0x00001000	</span><span class="cm">/* Loop-back mode */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_IPC	0x00000400	</span><span class="cm">/* Checksum Offload */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_ACS	0x00000080	</span><span class="cm">/* Automatic Pad/FCS Strip */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_DDIC	0x00000010	</span><span class="cm">/* Disable Deficit Idle Count */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_TE	0x00000008	</span><span class="cm">/* Transmitter Enable */</span><span class="cp"></span>
<span class="cp">#define XGMAC_CONTROL_RE	0x00000004	</span><span class="cm">/* Receiver Enable */</span><span class="cp"></span>

<span class="cm">/* XGMAC Frame Filter defines */</span>
<span class="cp">#define XGMAC_FRAME_FILTER_PR	0x00000001	</span><span class="cm">/* Promiscuous Mode */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_HUC	0x00000002	</span><span class="cm">/* Hash Unicast */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_HMC	0x00000004	</span><span class="cm">/* Hash Multicast */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_DAIF	0x00000008	</span><span class="cm">/* DA Inverse Filtering */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_PM	0x00000010	</span><span class="cm">/* Pass all multicast */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_DBF	0x00000020	</span><span class="cm">/* Disable Broadcast frames */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_SAIF	0x00000100	</span><span class="cm">/* Inverse Filtering */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_SAF	0x00000200	</span><span class="cm">/* Source Address Filter */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_HPF	0x00000400	</span><span class="cm">/* Hash or perfect Filter */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_VHF	0x00000800	</span><span class="cm">/* VLAN Hash Filter */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_VPF	0x00001000	</span><span class="cm">/* VLAN Perfect Filter */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FRAME_FILTER_RA	0x80000000	</span><span class="cm">/* Receive all mode */</span><span class="cp"></span>

<span class="cm">/* XGMAC FLOW CTRL defines */</span>
<span class="cp">#define XGMAC_FLOW_CTRL_PT_MASK	0xffff0000	</span><span class="cm">/* Pause Time Mask */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FLOW_CTRL_PT_SHIFT	16</span>
<span class="cp">#define XGMAC_FLOW_CTRL_DZQP	0x00000080	</span><span class="cm">/* Disable Zero-Quanta Phase */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FLOW_CTRL_PLT	0x00000020	</span><span class="cm">/* Pause Low Threshhold */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FLOW_CTRL_PLT_MASK 0x00000030	</span><span class="cm">/* PLT MASK */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FLOW_CTRL_UP	0x00000008	</span><span class="cm">/* Unicast Pause Frame Detect */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FLOW_CTRL_RFE	0x00000004	</span><span class="cm">/* Rx Flow Control Enable */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FLOW_CTRL_TFE	0x00000002	</span><span class="cm">/* Tx Flow Control Enable */</span><span class="cp"></span>
<span class="cp">#define XGMAC_FLOW_CTRL_FCB_BPA	0x00000001	</span><span class="cm">/* Flow Control Busy ... */</span><span class="cp"></span>

<span class="cm">/* XGMAC_INT_STAT reg */</span>
<span class="cp">#define XGMAC_INT_STAT_PMT	0x0080		</span><span class="cm">/* PMT Interrupt Status */</span><span class="cp"></span>
<span class="cp">#define XGMAC_INT_STAT_LPI	0x0040		</span><span class="cm">/* LPI Interrupt Status */</span><span class="cp"></span>

<span class="cm">/* DMA Bus Mode register defines */</span>
<span class="cp">#define DMA_BUS_MODE_SFT_RESET	0x00000001	</span><span class="cm">/* Software Reset */</span><span class="cp"></span>
<span class="cp">#define DMA_BUS_MODE_DSL_MASK	0x0000007c	</span><span class="cm">/* Descriptor Skip Length */</span><span class="cp"></span>
<span class="cp">#define DMA_BUS_MODE_DSL_SHIFT	2		</span><span class="cm">/* (in DWORDS) */</span><span class="cp"></span>
<span class="cp">#define DMA_BUS_MODE_ATDS	0x00000080	</span><span class="cm">/* Alternate Descriptor Size */</span><span class="cp"></span>

<span class="cm">/* Programmable burst length */</span>
<span class="cp">#define DMA_BUS_MODE_PBL_MASK	0x00003f00	</span><span class="cm">/* Programmable Burst Len */</span><span class="cp"></span>
<span class="cp">#define DMA_BUS_MODE_PBL_SHIFT	8</span>
<span class="cp">#define DMA_BUS_MODE_FB		0x00010000	</span><span class="cm">/* Fixed burst */</span><span class="cp"></span>
<span class="cp">#define DMA_BUS_MODE_RPBL_MASK	0x003e0000	</span><span class="cm">/* Rx-Programmable Burst Len */</span><span class="cp"></span>
<span class="cp">#define DMA_BUS_MODE_RPBL_SHIFT	17</span>
<span class="cp">#define DMA_BUS_MODE_USP	0x00800000</span>
<span class="cp">#define DMA_BUS_MODE_8PBL	0x01000000</span>
<span class="cp">#define DMA_BUS_MODE_AAL	0x02000000</span>

<span class="cm">/* DMA Bus Mode register defines */</span>
<span class="cp">#define DMA_BUS_PR_RATIO_MASK	0x0000c000	</span><span class="cm">/* Rx/Tx priority ratio */</span><span class="cp"></span>
<span class="cp">#define DMA_BUS_PR_RATIO_SHIFT	14</span>
<span class="cp">#define DMA_BUS_FB		0x00010000	</span><span class="cm">/* Fixed Burst */</span><span class="cp"></span>

<span class="cm">/* DMA Control register defines */</span>
<span class="cp">#define DMA_CONTROL_ST		0x00002000	</span><span class="cm">/* Start/Stop Transmission */</span><span class="cp"></span>
<span class="cp">#define DMA_CONTROL_SR		0x00000002	</span><span class="cm">/* Start/Stop Receive */</span><span class="cp"></span>
<span class="cp">#define DMA_CONTROL_DFF		0x01000000	</span><span class="cm">/* Disable flush of rx frames */</span><span class="cp"></span>

<span class="cm">/* DMA Normal interrupt */</span>
<span class="cp">#define DMA_INTR_ENA_NIE	0x00010000	</span><span class="cm">/* Normal Summary */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_AIE	0x00008000	</span><span class="cm">/* Abnormal Summary */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_ERE	0x00004000	</span><span class="cm">/* Early Receive */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_FBE	0x00002000	</span><span class="cm">/* Fatal Bus Error */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_ETE	0x00000400	</span><span class="cm">/* Early Transmit */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_RWE	0x00000200	</span><span class="cm">/* Receive Watchdog */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_RSE	0x00000100	</span><span class="cm">/* Receive Stopped */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_RUE	0x00000080	</span><span class="cm">/* Receive Buffer Unavailable */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_RIE	0x00000040	</span><span class="cm">/* Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_UNE	0x00000020	</span><span class="cm">/* Tx Underflow */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_OVE	0x00000010	</span><span class="cm">/* Receive Overflow */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_TJE	0x00000008	</span><span class="cm">/* Transmit Jabber */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_TUE	0x00000004	</span><span class="cm">/* Transmit Buffer Unavail */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_TSE	0x00000002	</span><span class="cm">/* Transmit Stopped */</span><span class="cp"></span>
<span class="cp">#define DMA_INTR_ENA_TIE	0x00000001	</span><span class="cm">/* Transmit Interrupt */</span><span class="cp"></span>

<span class="cp">#define DMA_INTR_NORMAL		(DMA_INTR_ENA_NIE | DMA_INTR_ENA_RIE | \</span>
<span class="cp">				 DMA_INTR_ENA_TUE)</span>

<span class="cp">#define DMA_INTR_ABNORMAL	(DMA_INTR_ENA_AIE | DMA_INTR_ENA_FBE | \</span>
<span class="cp">				 DMA_INTR_ENA_RWE | DMA_INTR_ENA_RSE | \</span>
<span class="cp">				 DMA_INTR_ENA_RUE | DMA_INTR_ENA_UNE | \</span>
<span class="cp">				 DMA_INTR_ENA_OVE | DMA_INTR_ENA_TJE | \</span>
<span class="cp">				 DMA_INTR_ENA_TSE)</span>

<span class="cm">/* DMA default interrupt mask */</span>
<span class="cp">#define DMA_INTR_DEFAULT_MASK	(DMA_INTR_NORMAL | DMA_INTR_ABNORMAL)</span>

<span class="cm">/* DMA Status register defines */</span>
<span class="cp">#define DMA_STATUS_GMI		0x08000000	</span><span class="cm">/* MMC interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_GLI		0x04000000	</span><span class="cm">/* GMAC Line interface int */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_EB_MASK	0x00380000	</span><span class="cm">/* Error Bits Mask */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_EB_TX_ABORT	0x00080000	</span><span class="cm">/* Error Bits - TX Abort */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_EB_RX_ABORT	0x00100000	</span><span class="cm">/* Error Bits - RX Abort */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TS_MASK	0x00700000	</span><span class="cm">/* Transmit Process State */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TS_SHIFT	20</span>
<span class="cp">#define DMA_STATUS_RS_MASK	0x000e0000	</span><span class="cm">/* Receive Process State */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RS_SHIFT	17</span>
<span class="cp">#define DMA_STATUS_NIS		0x00010000	</span><span class="cm">/* Normal Interrupt Summary */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_AIS		0x00008000	</span><span class="cm">/* Abnormal Interrupt Summary */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_ERI		0x00004000	</span><span class="cm">/* Early Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_FBI		0x00002000	</span><span class="cm">/* Fatal Bus Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_ETI		0x00000400	</span><span class="cm">/* Early Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RWT		0x00000200	</span><span class="cm">/* Receive Watchdog Timeout */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RPS		0x00000100	</span><span class="cm">/* Receive Process Stopped */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RU		0x00000080	</span><span class="cm">/* Receive Buffer Unavailable */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_RI		0x00000040	</span><span class="cm">/* Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_UNF		0x00000020	</span><span class="cm">/* Transmit Underflow */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_OVF		0x00000010	</span><span class="cm">/* Receive Overflow */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TJT		0x00000008	</span><span class="cm">/* Transmit Jabber Timeout */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TU		0x00000004	</span><span class="cm">/* Transmit Buffer Unavail */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TPS		0x00000002	</span><span class="cm">/* Transmit Process Stopped */</span><span class="cp"></span>
<span class="cp">#define DMA_STATUS_TI		0x00000001	</span><span class="cm">/* Transmit Interrupt */</span><span class="cp"></span>

<span class="cm">/* Common MAC defines */</span>
<span class="cp">#define MAC_ENABLE_TX		0x00000008	</span><span class="cm">/* Transmitter Enable */</span><span class="cp"></span>
<span class="cp">#define MAC_ENABLE_RX		0x00000004	</span><span class="cm">/* Receiver Enable */</span><span class="cp"></span>

<span class="cm">/* XGMAC Operation Mode Register */</span>
<span class="cp">#define XGMAC_OMR_TSF		0x00200000	</span><span class="cm">/* TX FIFO Store and Forward */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_FTF		0x00100000	</span><span class="cm">/* Flush Transmit FIFO */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_TTC		0x00020000	</span><span class="cm">/* Transmit Threshhold Ctrl */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_TTC_MASK	0x00030000</span>
<span class="cp">#define XGMAC_OMR_RFD		0x00006000	</span><span class="cm">/* FC Deactivation Threshhold */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_RFD_MASK	0x00007000	</span><span class="cm">/* FC Deact Threshhold MASK */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_RFA		0x00000600	</span><span class="cm">/* FC Activation Threshhold */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_RFA_MASK	0x00000E00	</span><span class="cm">/* FC Act Threshhold MASK */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_EFC		0x00000100	</span><span class="cm">/* Enable Hardware FC */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_FEF		0x00000080	</span><span class="cm">/* Forward Error Frames */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_DT		0x00000040	</span><span class="cm">/* Drop TCP/IP csum Errors */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_RSF		0x00000020	</span><span class="cm">/* RX FIFO Store and Forward */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_RTC		0x00000010	</span><span class="cm">/* RX Threshhold Ctrl */</span><span class="cp"></span>
<span class="cp">#define XGMAC_OMR_RTC_MASK	0x00000018	</span><span class="cm">/* RX Threshhold Ctrl MASK */</span><span class="cp"></span>

<span class="cm">/* XGMAC HW Features Register */</span>
<span class="cp">#define DMA_HW_FEAT_TXCOESEL	0x00010000	</span><span class="cm">/* TX Checksum offload */</span><span class="cp"></span>

<span class="cp">#define XGMAC_MMC_CTRL_CNT_FRZ	0x00000008</span>

<span class="cm">/* XGMAC Descriptor Defines */</span>
<span class="cp">#define MAX_DESC_BUF_SZ		(0x2000 - 8)</span>

<span class="cp">#define RXDESC_EXT_STATUS	0x00000001</span>
<span class="cp">#define RXDESC_CRC_ERR		0x00000002</span>
<span class="cp">#define RXDESC_RX_ERR		0x00000008</span>
<span class="cp">#define RXDESC_RX_WDOG		0x00000010</span>
<span class="cp">#define RXDESC_FRAME_TYPE	0x00000020</span>
<span class="cp">#define RXDESC_GIANT_FRAME	0x00000080</span>
<span class="cp">#define RXDESC_LAST_SEG		0x00000100</span>
<span class="cp">#define RXDESC_FIRST_SEG	0x00000200</span>
<span class="cp">#define RXDESC_VLAN_FRAME	0x00000400</span>
<span class="cp">#define RXDESC_OVERFLOW_ERR	0x00000800</span>
<span class="cp">#define RXDESC_LENGTH_ERR	0x00001000</span>
<span class="cp">#define RXDESC_SA_FILTER_FAIL	0x00002000</span>
<span class="cp">#define RXDESC_DESCRIPTOR_ERR	0x00004000</span>
<span class="cp">#define RXDESC_ERROR_SUMMARY	0x00008000</span>
<span class="cp">#define RXDESC_FRAME_LEN_OFFSET	16</span>
<span class="cp">#define RXDESC_FRAME_LEN_MASK	0x3fff0000</span>
<span class="cp">#define RXDESC_DA_FILTER_FAIL	0x40000000</span>

<span class="cp">#define RXDESC1_END_RING	0x00008000</span>

<span class="cp">#define RXDESC_IP_PAYLOAD_MASK	0x00000003</span>
<span class="cp">#define RXDESC_IP_PAYLOAD_UDP	0x00000001</span>
<span class="cp">#define RXDESC_IP_PAYLOAD_TCP	0x00000002</span>
<span class="cp">#define RXDESC_IP_PAYLOAD_ICMP	0x00000003</span>
<span class="cp">#define RXDESC_IP_HEADER_ERR	0x00000008</span>
<span class="cp">#define RXDESC_IP_PAYLOAD_ERR	0x00000010</span>
<span class="cp">#define RXDESC_IPV4_PACKET	0x00000040</span>
<span class="cp">#define RXDESC_IPV6_PACKET	0x00000080</span>
<span class="cp">#define TXDESC_UNDERFLOW_ERR	0x00000001</span>
<span class="cp">#define TXDESC_JABBER_TIMEOUT	0x00000002</span>
<span class="cp">#define TXDESC_LOCAL_FAULT	0x00000004</span>
<span class="cp">#define TXDESC_REMOTE_FAULT	0x00000008</span>
<span class="cp">#define TXDESC_VLAN_FRAME	0x00000010</span>
<span class="cp">#define TXDESC_FRAME_FLUSHED	0x00000020</span>
<span class="cp">#define TXDESC_IP_HEADER_ERR	0x00000040</span>
<span class="cp">#define TXDESC_PAYLOAD_CSUM_ERR	0x00000080</span>
<span class="cp">#define TXDESC_ERROR_SUMMARY	0x00008000</span>
<span class="cp">#define TXDESC_SA_CTRL_INSERT	0x00040000</span>
<span class="cp">#define TXDESC_SA_CTRL_REPLACE	0x00080000</span>
<span class="cp">#define TXDESC_2ND_ADDR_CHAINED	0x00100000</span>
<span class="cp">#define TXDESC_END_RING		0x00200000</span>
<span class="cp">#define TXDESC_CSUM_IP		0x00400000</span>
<span class="cp">#define TXDESC_CSUM_IP_PAYLD	0x00800000</span>
<span class="cp">#define TXDESC_CSUM_ALL		0x00C00000</span>
<span class="cp">#define TXDESC_CRC_EN_REPLACE	0x01000000</span>
<span class="cp">#define TXDESC_CRC_EN_APPEND	0x02000000</span>
<span class="cp">#define TXDESC_DISABLE_PAD	0x04000000</span>
<span class="cp">#define TXDESC_FIRST_SEG	0x10000000</span>
<span class="cp">#define TXDESC_LAST_SEG		0x20000000</span>
<span class="cp">#define TXDESC_INTERRUPT	0x40000000</span>

<span class="cp">#define DESC_OWN		0x80000000</span>
<span class="cp">#define DESC_BUFFER1_SZ_MASK	0x00001fff</span>
<span class="cp">#define DESC_BUFFER2_SZ_MASK	0x1fff0000</span>
<span class="cp">#define DESC_BUFFER2_SZ_OFFSET	16</span>

<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">buf_size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">buf1_addr</span><span class="p">;</span>		<span class="cm">/* Buffer 1 Address Pointer */</span>
	<span class="n">__le32</span> <span class="n">buf2_addr</span><span class="p">;</span>		<span class="cm">/* Buffer 2 Address Pointer */</span>
	<span class="n">__le32</span> <span class="n">ext_status</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">res</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">xgmac_extra_stats</span> <span class="p">{</span>
	<span class="cm">/* Transmit errors */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_jabber</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_frame_flushed</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_payload_error</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_ip_header_error</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_local_fault</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_remote_fault</span><span class="p">;</span>
	<span class="cm">/* Receive errors */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rx_watchdog</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rx_da_filter_fail</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rx_sa_filter_fail</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rx_payload_error</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rx_ip_header_error</span><span class="p">;</span>
	<span class="cm">/* Tx/Rx IRQ errors */</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_undeflow</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_process_stopped</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rx_buf_unav</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">rx_process_stopped</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_early</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fatal_bus_error</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">dma_rx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">**</span><span class="n">rx_skbuff</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rx_tail</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rx_head</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">dma_tx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">**</span><span class="n">tx_skbuff</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tx_head</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">tx_tail</span><span class="p">;</span>

	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff_head</span> <span class="n">rx_recycle</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dma_buf_sz</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">dma_rx_phy</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">dma_tx_phy</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">device</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">napi_struct</span> <span class="n">napi</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">xgmac_extra_stats</span> <span class="n">xstats</span><span class="p">;</span>

	<span class="n">spinlock_t</span> <span class="n">stats_lock</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">pmt_irq</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">rx_pause</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">tx_pause</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">wolopts</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* XGMAC Configuration Settings */</span>
<span class="cp">#define MAX_MTU			9000</span>
<span class="cp">#define PAUSE_TIME		0x400</span>

<span class="cp">#define DMA_RX_RING_SZ		256</span>
<span class="cp">#define DMA_TX_RING_SZ		128</span>
<span class="cm">/* minimum number of free TX descriptors required to wake up TX process */</span>
<span class="cp">#define TX_THRESH		(DMA_TX_RING_SZ/4)</span>

<span class="cm">/* DMA descriptor ring helpers */</span>
<span class="cp">#define dma_ring_incr(n, s)	(((n) + 1) &amp; ((s) - 1))</span>
<span class="cp">#define dma_ring_space(h, t, s)	CIRC_SPACE(h, t, s)</span>
<span class="cp">#define dma_ring_cnt(h, t, s)	CIRC_CNT(h, t, s)</span>

<span class="cm">/* XGMAC Descriptor Access Helpers */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">desc_set_buf_len</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="n">u32</span> <span class="n">buf_sz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">buf_sz</span> <span class="o">&gt;</span> <span class="n">MAX_DESC_BUF_SZ</span><span class="p">)</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">buf_size</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">MAX_DESC_BUF_SZ</span> <span class="o">|</span>
			<span class="p">(</span><span class="n">buf_sz</span> <span class="o">-</span> <span class="n">MAX_DESC_BUF_SZ</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">DESC_BUFFER2_SZ_OFFSET</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">buf_size</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">buf_sz</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">desc_get_buf_len</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">len</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">len</span> <span class="o">&amp;</span> <span class="n">DESC_BUFFER1_SZ_MASK</span><span class="p">)</span> <span class="o">+</span>
		<span class="p">((</span><span class="n">len</span> <span class="o">&amp;</span> <span class="n">DESC_BUFFER2_SZ_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">DESC_BUFFER2_SZ_OFFSET</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">desc_init_rx_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="kt">int</span> <span class="n">ring_size</span><span class="p">,</span>
				     <span class="kt">int</span> <span class="n">buf_sz</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">end</span> <span class="o">=</span> <span class="n">p</span> <span class="o">+</span> <span class="n">ring_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">p</span><span class="p">)</span> <span class="o">*</span> <span class="n">ring_size</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(;</span> <span class="n">p</span> <span class="o">&lt;=</span> <span class="n">end</span><span class="p">;</span> <span class="n">p</span><span class="o">++</span><span class="p">)</span>
		<span class="n">desc_set_buf_len</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">buf_sz</span><span class="p">);</span>

	<span class="n">end</span><span class="o">-&gt;</span><span class="n">buf_size</span> <span class="o">|=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">RXDESC1_END_RING</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">desc_init_tx_desc</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ring_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">p</span><span class="p">)</span> <span class="o">*</span> <span class="n">ring_size</span><span class="p">);</span>
	<span class="n">p</span><span class="p">[</span><span class="n">ring_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">].</span><span class="n">flags</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">TXDESC_END_RING</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">desc_get_owner</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DESC_OWN</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">desc_set_rx_owner</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Clear all fields and set the owner */</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">DESC_OWN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">desc_set_tx_owner</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span> <span class="n">u32</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmpflags</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">tmpflags</span> <span class="o">&amp;=</span> <span class="n">TXDESC_END_RING</span><span class="p">;</span>
	<span class="n">tmpflags</span> <span class="o">|=</span> <span class="n">flags</span> <span class="o">|</span> <span class="n">DESC_OWN</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">tmpflags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">desc_get_tx_ls</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">TXDESC_LAST_SEG</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">desc_get_buf_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">buf1_addr</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">desc_set_buf_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
				     <span class="n">u32</span> <span class="n">paddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">buf1_addr</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">paddr</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">len</span> <span class="o">&gt;</span> <span class="n">MAX_DESC_BUF_SZ</span><span class="p">)</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">buf2_addr</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">paddr</span> <span class="o">+</span> <span class="n">MAX_DESC_BUF_SZ</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">desc_set_buf_addr_and_size</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
					      <span class="n">u32</span> <span class="n">paddr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">len</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">desc_set_buf_len</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="n">desc_set_buf_addr</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">paddr</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">desc_get_rx_frame_len</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">len</span> <span class="o">=</span> <span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXDESC_FRAME_LEN_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RXDESC_FRAME_LEN_OFFSET</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">&amp;</span> <span class="n">RXDESC_FRAME_TYPE</span><span class="p">)</span>
		<span class="n">len</span> <span class="o">-=</span> <span class="n">ETH_FCS_LEN</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">len</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_dma_flush_tx_fifo</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">timeout</span> <span class="o">=</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_OMR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">|</span> <span class="n">XGMAC_OMR_FTF</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_OMR</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">timeout</span><span class="o">--</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_OMR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">XGMAC_OMR_FTF</span><span class="p">)</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">desc_get_tx_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_extra_stats</span> <span class="o">*</span><span class="n">x</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">xstats</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TXDESC_ERROR_SUMMARY</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tx desc error = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TXDESC_JABBER_TIMEOUT</span><span class="p">)</span>
		<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_jabber</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TXDESC_FRAME_FLUSHED</span><span class="p">)</span>
		<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_frame_flushed</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TXDESC_UNDERFLOW_ERR</span><span class="p">)</span>
		<span class="n">xgmac_dma_flush_tx_fifo</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TXDESC_IP_HEADER_ERR</span><span class="p">)</span>
		<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_ip_header_error</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TXDESC_LOCAL_FAULT</span><span class="p">)</span>
		<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_local_fault</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TXDESC_REMOTE_FAULT</span><span class="p">)</span>
		<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_remote_fault</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">TXDESC_PAYLOAD_CSUM_ERR</span><span class="p">)</span>
		<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_payload_error</span><span class="o">++</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">desc_get_rx_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_extra_stats</span> <span class="o">*</span><span class="n">x</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">xstats</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">CHECKSUM_UNNECESSARY</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">ext_status</span> <span class="o">=</span> <span class="n">le32_to_cpu</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">ext_status</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RXDESC_DA_FILTER_FAIL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;XGMAC RX : Dest Address filter fail</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_da_filter_fail</span><span class="o">++</span><span class="p">;</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Check if packet has checksum already */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RXDESC_FRAME_TYPE</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RXDESC_EXT_STATUS</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		<span class="o">!</span><span class="p">(</span><span class="n">ext_status</span> <span class="o">&amp;</span> <span class="n">RXDESC_IP_PAYLOAD_MASK</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">CHECKSUM_NONE</span><span class="p">;</span>

	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;rx status - frame type=%d, csum = %d, ext stat %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RXDESC_FRAME_TYPE</span><span class="p">)</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">ext_status</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RXDESC_ERROR_SUMMARY</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Handle any errors */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RXDESC_DESCRIPTOR_ERR</span> <span class="o">|</span> <span class="n">RXDESC_OVERFLOW_ERR</span> <span class="o">|</span>
		<span class="n">RXDESC_GIANT_FRAME</span> <span class="o">|</span> <span class="n">RXDESC_LENGTH_ERR</span> <span class="o">|</span> <span class="n">RXDESC_CRC_ERR</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RXDESC_EXT_STATUS</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ext_status</span> <span class="o">&amp;</span> <span class="n">RXDESC_IP_HEADER_ERR</span><span class="p">)</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_ip_header_error</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ext_status</span> <span class="o">&amp;</span> <span class="n">RXDESC_IP_PAYLOAD_ERR</span><span class="p">)</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_payload_error</span><span class="o">++</span><span class="p">;</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IP checksum error - stat %08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">ext_status</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">CHECKSUM_NONE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xgmac_mac_enable</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_CONTROL</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">MAC_ENABLE_RX</span> <span class="o">|</span> <span class="n">MAC_ENABLE_TX</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_CONTROL</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">DMA_CONTROL_ST</span> <span class="o">|</span> <span class="n">DMA_CONTROL_SR</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">xgmac_mac_disable</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DMA_CONTROL_ST</span> <span class="o">|</span> <span class="n">DMA_CONTROL_SR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_CONTROL</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">MAC_ENABLE_TX</span> <span class="o">|</span> <span class="n">MAC_ENABLE_RX</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_CONTROL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_set_mac_addr</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span>
			       <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">|</span> <span class="p">(</span><span class="n">num</span> <span class="o">?</span> <span class="n">XGMAC_ADDR_AE</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_ADDR_HIGH</span><span class="p">(</span><span class="n">num</span><span class="p">));</span>
	<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">data</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_ADDR_LOW</span><span class="p">(</span><span class="n">num</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_get_mac_addr</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="o">*</span><span class="n">addr</span><span class="p">,</span>
			       <span class="kt">int</span> <span class="n">num</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hi_addr</span><span class="p">,</span> <span class="n">lo_addr</span><span class="p">;</span>

	<span class="cm">/* Read the MAC address from the hardware */</span>
	<span class="n">hi_addr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_ADDR_HIGH</span><span class="p">(</span><span class="n">num</span><span class="p">));</span>
	<span class="n">lo_addr</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_ADDR_LOW</span><span class="p">(</span><span class="n">num</span><span class="p">));</span>

	<span class="cm">/* Extract the MAC address from the high and low words */</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">lo_addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">hi_addr</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
	<span class="n">addr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">hi_addr</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_set_flow_ctrl</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">rx</span><span class="p">,</span> <span class="kt">int</span> <span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">flow</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_pause</span> <span class="o">=</span> <span class="n">rx</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_pause</span> <span class="o">=</span> <span class="n">tx</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rx</span> <span class="o">||</span> <span class="n">tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rx</span><span class="p">)</span>
			<span class="n">flow</span> <span class="o">|=</span> <span class="n">XGMAC_FLOW_CTRL_RFE</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tx</span><span class="p">)</span>
			<span class="n">flow</span> <span class="o">|=</span> <span class="n">XGMAC_FLOW_CTRL_TFE</span><span class="p">;</span>

		<span class="n">flow</span> <span class="o">|=</span> <span class="n">XGMAC_FLOW_CTRL_PLT</span> <span class="o">|</span> <span class="n">XGMAC_FLOW_CTRL_UP</span><span class="p">;</span>
		<span class="n">flow</span> <span class="o">|=</span> <span class="p">(</span><span class="n">PAUSE_TIME</span> <span class="o">&lt;&lt;</span> <span class="n">XGMAC_FLOW_CTRL_PT_SHIFT</span><span class="p">);</span>

		<span class="n">writel</span><span class="p">(</span><span class="n">flow</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_FLOW_CTRL</span><span class="p">);</span>

		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_OMR</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="n">XGMAC_OMR_EFC</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_OMR</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_FLOW_CTRL</span><span class="p">);</span>

		<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_OMR</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XGMAC_OMR_EFC</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_OMR</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_rx_refill</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">paddr</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">dma_ring_space</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_head</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_tail</span><span class="p">,</span> <span class="n">DMA_RX_RING_SZ</span><span class="p">)</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">entry</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_head</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>

		<span class="n">p</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span> <span class="o">+</span> <span class="n">entry</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">skb</span> <span class="o">=</span> <span class="n">__skb_dequeue</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_recycle</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">skb</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="n">skb</span> <span class="o">=</span> <span class="n">netdev_alloc_skb</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_buf_sz</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">skb</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span> <span class="o">=</span> <span class="n">skb</span><span class="p">;</span>
		<span class="n">paddr</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span>
					 <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_buf_sz</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="n">desc_set_buf_addr</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">paddr</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_buf_sz</span><span class="p">);</span>

		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;rx ring: head %d, tail %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_head</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_tail</span><span class="p">);</span>

		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_head</span> <span class="o">=</span> <span class="n">dma_ring_incr</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_head</span><span class="p">,</span> <span class="n">DMA_RX_RING_SZ</span><span class="p">);</span>
		<span class="cm">/* Ensure descriptor is in memory before handing to h/w */</span>
		<span class="n">wmb</span><span class="p">();</span>
		<span class="n">desc_set_rx_owner</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * init_xgmac_dma_desc_rings - init the RX/TX descriptor rings</span>
<span class="cm"> * @dev: net device structure</span>
<span class="cm"> * Description:  this function initializes the DMA RX/TX descriptors</span>
<span class="cm"> * and allocates the socket buffers.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_dma_desc_rings_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bfsize</span><span class="p">;</span>

	<span class="cm">/* Set the Buffer size according to the MTU;</span>
<span class="cm">	 * indeed, in case of jumbo we need to bump-up the buffer sizes.</span>
<span class="cm">	 */</span>
	<span class="n">bfsize</span> <span class="o">=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mtu</span> <span class="o">+</span> <span class="n">ETH_HLEN</span> <span class="o">+</span> <span class="n">ETH_FCS_LEN</span> <span class="o">+</span> <span class="n">NET_IP_ALIGN</span> <span class="o">+</span> <span class="mi">64</span><span class="p">,</span>
		       <span class="mi">64</span><span class="p">);</span>

	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;mtu [%d] bfsize [%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">mtu</span><span class="p">,</span> <span class="n">bfsize</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="p">)</span> <span class="o">*</span> <span class="n">DMA_RX_RING_SZ</span><span class="p">,</span>
				  <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span> <span class="o">=</span> <span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span>
					  <span class="n">DMA_RX_RING_SZ</span> <span class="o">*</span>
					  <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span><span class="p">),</span>
					  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx_phy</span><span class="p">,</span>
					  <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_dma_rx</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="p">)</span> <span class="o">*</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">,</span>
				  <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_tx_skb</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span> <span class="o">=</span> <span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span>
					  <span class="n">DMA_TX_RING_SZ</span> <span class="o">*</span>
					  <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span><span class="p">),</span>
					  <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx_phy</span><span class="p">,</span>
					  <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_dma_tx</span><span class="p">;</span>

	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;DMA desc rings: virt addr (Rx %p, &quot;</span>
	    <span class="s">&quot;Tx %p)</span><span class="se">\n\t</span><span class="s">DMA phy addr (Rx 0x%08x, Tx 0x%08x)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	    <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span><span class="p">,</span>
	    <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx_phy</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx_phy</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_tail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_head</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_buf_sz</span> <span class="o">=</span> <span class="n">bfsize</span><span class="p">;</span>
	<span class="n">desc_init_rx_desc</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span><span class="p">,</span> <span class="n">DMA_RX_RING_SZ</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_buf_sz</span><span class="p">);</span>
	<span class="n">xgmac_rx_refill</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_head</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">desc_init_tx_desc</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span><span class="p">,</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx_phy</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_TX_BASE_ADDR</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx_phy</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_RX_BASE_ADDR</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_dma_tx:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">);</span>
<span class="nl">err_tx_skb:</span>
	<span class="n">dma_free_coherent</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span>
			  <span class="n">DMA_RX_RING_SZ</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span><span class="p">),</span>
			  <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx_phy</span><span class="p">);</span>
<span class="nl">err_dma_rx:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_free_rx_skbufs</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DMA_RX_RING_SZ</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">p</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">desc_get_buf_addr</span><span class="p">(</span><span class="n">p</span><span class="p">),</span>
				 <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_buf_sz</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
		<span class="n">dev_kfree_skb_any</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_free_tx_skbufs</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">f</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">p</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">desc_get_buf_addr</span><span class="p">(</span><span class="n">p</span><span class="p">),</span>
				 <span class="n">desc_get_buf_len</span><span class="p">(</span><span class="n">p</span><span class="p">),</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">f</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">f</span> <span class="o">&lt;</span> <span class="n">skb_shinfo</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">[</span><span class="n">i</span><span class="p">])</span><span class="o">-&gt;</span><span class="n">nr_frags</span><span class="p">;</span> <span class="n">f</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span> <span class="o">+</span> <span class="n">i</span><span class="o">++</span><span class="p">;</span>
			<span class="n">dma_unmap_page</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">desc_get_buf_addr</span><span class="p">(</span><span class="n">p</span><span class="p">),</span>
				       <span class="n">desc_get_buf_len</span><span class="p">(</span><span class="n">p</span><span class="p">),</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">dev_kfree_skb_any</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_free_dma_desc_rings</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Release the DMA TX/RX socket buffers */</span>
	<span class="n">xgmac_free_rx_skbufs</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">xgmac_free_tx_skbufs</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="cm">/* Free the consistent memory allocated for descriptor rings */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_free_coherent</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span>
				  <span class="n">DMA_TX_RING_SZ</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span><span class="p">),</span>
				  <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx_phy</span><span class="p">);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dma_free_coherent</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span>
				  <span class="n">DMA_RX_RING_SZ</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_dma_desc</span><span class="p">),</span>
				  <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx_phy</span><span class="p">);</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * xgmac_tx:</span>
<span class="cm"> * @priv: private driver structure</span>
<span class="cm"> * Description: it reclaims resources after transmission completes.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_tx_complete</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_STATUS_TU</span> <span class="o">|</span> <span class="n">DMA_STATUS_NIS</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_STATUS</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">dma_ring_cnt</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_head</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span><span class="p">,</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">entry</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">[</span><span class="n">entry</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span> <span class="o">+</span> <span class="n">entry</span><span class="p">;</span>

		<span class="cm">/* Check if the descriptor is owned by the DMA. */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc_get_owner</span><span class="p">(</span><span class="n">p</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="cm">/* Verify tx error by looking at the last segment */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc_get_tx_ls</span><span class="p">(</span><span class="n">p</span><span class="p">))</span>
			<span class="n">desc_get_tx_status</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>

		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;tx ring: curr %d, dirty %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_head</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span><span class="p">);</span>

		<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">desc_get_buf_addr</span><span class="p">(</span><span class="n">p</span><span class="p">),</span>
				 <span class="n">desc_get_buf_len</span><span class="p">(</span><span class="n">p</span><span class="p">),</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>

		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span> <span class="o">=</span> <span class="n">dma_ring_incr</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">nr_frags</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">entry</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span> <span class="o">=</span> <span class="n">dma_ring_incr</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span><span class="p">,</span>
							      <span class="n">DMA_TX_RING_SZ</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span> <span class="o">+</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span><span class="p">;</span>

			<span class="n">dma_unmap_page</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">desc_get_buf_addr</span><span class="p">(</span><span class="n">p</span><span class="p">),</span>
				       <span class="n">desc_get_buf_len</span><span class="p">(</span><span class="n">p</span><span class="p">),</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		 * If there&#39;s room in the queue (limit it to size)</span>
<span class="cm">		 * we add this skb back into the pool,</span>
<span class="cm">		 * if it&#39;s the right size.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">skb_queue_len</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_recycle</span><span class="p">)</span> <span class="o">&lt;</span>
			<span class="n">DMA_RX_RING_SZ</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			<span class="n">skb_recycle_check</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_buf_sz</span><span class="p">))</span>
			<span class="n">__skb_queue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_recycle</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">dev_kfree_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_ring_space</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_head</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span><span class="p">,</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">)</span> <span class="o">&gt;</span>
	    <span class="n">TX_THRESH</span><span class="p">)</span>
		<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * xgmac_tx_err:</span>
<span class="cm"> * @priv: pointer to the private device structure</span>
<span class="cm"> * Description: it cleans the descriptors and restarts the transmission</span>
<span class="cm"> * in case of errors.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_tx_err</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">,</span> <span class="n">inten</span><span class="p">;</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">inten</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">DMA_CONTROL_ST</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x700000</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">value</span> <span class="o">!=</span> <span class="mh">0x600000</span><span class="p">));</span>

	<span class="n">xgmac_free_tx_skbufs</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">desc_init_tx_desc</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span><span class="p">,</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">);</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_head</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">reg</span> <span class="o">|</span> <span class="n">DMA_CONTROL_ST</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_STATUS_TU</span> <span class="o">|</span> <span class="n">DMA_STATUS_TPS</span> <span class="o">|</span> <span class="n">DMA_STATUS_NIS</span> <span class="o">|</span> <span class="n">DMA_STATUS_AIS</span><span class="p">,</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_STATUS</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">inten</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>

	<span class="n">netif_wake_queue</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_hw_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">limit</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="cm">/* Save the ctrl register value */</span>
	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">XGMAC_CONTROL_SPD_MASK</span><span class="p">;</span>

	<span class="cm">/* SW reset */</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">DMA_BUS_MODE_SFT_RESET</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_BUS_MODE</span><span class="p">);</span>
	<span class="n">limit</span> <span class="o">=</span> <span class="mi">15000</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">limit</span><span class="o">--</span> <span class="o">&amp;&amp;</span>
		<span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_BUS_MODE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_BUS_MODE_SFT_RESET</span><span class="p">))</span>
		<span class="n">cpu_relax</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">limit</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">value</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x10</span> <span class="o">&lt;&lt;</span> <span class="n">DMA_BUS_MODE_PBL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="p">(</span><span class="mh">0x10</span> <span class="o">&lt;&lt;</span> <span class="n">DMA_BUS_MODE_RPBL_SHIFT</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">DMA_BUS_MODE_FB</span> <span class="o">|</span> <span class="n">DMA_BUS_MODE_ATDS</span> <span class="o">|</span> <span class="n">DMA_BUS_MODE_AAL</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_BUS_MODE</span><span class="p">);</span>

	<span class="cm">/* Enable interrupts */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_INTR_DEFAULT_MASK</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_STATUS</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_INTR_DEFAULT_MASK</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>

	<span class="cm">/* XGMAC requires AXI bus init. This is a &#39;magic number&#39; for now */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mh">0x000100E</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_AXI_BUS</span><span class="p">);</span>

	<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">XGMAC_CONTROL_DDIC</span> <span class="o">|</span> <span class="n">XGMAC_CONTROL_JE</span> <span class="o">|</span> <span class="n">XGMAC_CONTROL_ACS</span> <span class="o">|</span>
		<span class="n">XGMAC_CONTROL_CAR</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">&amp;</span> <span class="n">NETIF_F_RXCSUM</span><span class="p">)</span>
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">XGMAC_CONTROL_IPC</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ctrl</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_CONTROL</span><span class="p">);</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">DMA_CONTROL_DFF</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>

	<span class="cm">/* Set the HW DMA mode and the COE */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">XGMAC_OMR_TSF</span> <span class="o">|</span> <span class="n">XGMAC_OMR_RSF</span> <span class="o">|</span> <span class="n">XGMAC_OMR_RFD</span> <span class="o">|</span> <span class="n">XGMAC_OMR_RFA</span><span class="p">,</span>
		<span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_OMR</span><span class="p">);</span>

	<span class="cm">/* Reset the MMC counters */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_MMC_CTRL</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  xgmac_open - open entry point of the driver</span>
<span class="cm"> *  @dev : pointer to the device structure.</span>
<span class="cm"> *  Description:</span>
<span class="cm"> *  This function is the open entry point of the driver.</span>
<span class="cm"> *  Return value:</span>
<span class="cm"> *  0 on success and an appropriate (-)ve integer as defined in errno.h</span>
<span class="cm"> *  file on failure.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="cm">/* Check that the MAC address is valid.  If its not, refuse</span>
<span class="cm">	 * to bring the device up. The user must specify an</span>
<span class="cm">	 * address using the following linux command:</span>
<span class="cm">	 *      ifconfig eth0 hw ether xx:xx:xx:xx:xx:xx  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_valid_ether_addr</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">eth_hw_addr_random</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;generated random MAC address %pM</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">skb_queue_head_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_recycle</span><span class="p">);</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">xstats</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_extra_stats</span><span class="p">));</span>

	<span class="cm">/* Initialize the XGMAC and descriptors */</span>
	<span class="n">xgmac_hw_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">xgmac_set_mac_addr</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">xgmac_set_flow_ctrl</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_pause</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_pause</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">xgmac_dma_desc_rings_init</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Enable the MAC Rx/Tx */</span>
	<span class="n">xgmac_mac_enable</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">);</span>

	<span class="n">napi_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="n">netif_start_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  xgmac_release - close entry point of the driver</span>
<span class="cm"> *  @dev : device pointer.</span>
<span class="cm"> *  Description:</span>
<span class="cm"> *  This is the stop entry point of the driver.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">))</span>
		<span class="n">napi_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>
	<span class="n">skb_queue_purge</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_recycle</span><span class="p">);</span>

	<span class="cm">/* Disable the MAC core */</span>
	<span class="n">xgmac_mac_disable</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="cm">/* Release and free the Rx/Tx resources */</span>
	<span class="n">xgmac_free_dma_desc_rings</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  xgmac_xmit:</span>
<span class="cm"> *  @skb : the socket buffer</span>
<span class="cm"> *  @dev : device pointer</span>
<span class="cm"> *  Description : Tx entry point of the driver.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">netdev_tx_t</span> <span class="nf">xgmac_xmit</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">entry</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">nfrags</span> <span class="o">=</span> <span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">nr_frags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">first</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">desc_flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">paddr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_ring_space</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_head</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_tail</span><span class="p">,</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">)</span> <span class="o">&lt;</span>
	    <span class="p">(</span><span class="n">nfrags</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">DMA_INTR_DEFAULT_MASK</span> <span class="o">|</span> <span class="n">DMA_INTR_ENA_TIE</span><span class="p">,</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>
		<span class="n">netif_stop_queue</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">NETDEV_TX_BUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">desc_flags</span> <span class="o">=</span> <span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">ip_summed</span> <span class="o">==</span> <span class="n">CHECKSUM_PARTIAL</span><span class="p">)</span> <span class="o">?</span>
		<span class="n">TXDESC_CSUM_ALL</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">entry</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_head</span><span class="p">;</span>
	<span class="n">desc</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span> <span class="o">+</span> <span class="n">entry</span><span class="p">;</span>
	<span class="n">first</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>

	<span class="n">len</span> <span class="o">=</span> <span class="n">skb_headlen</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
	<span class="n">paddr</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dma_mapping_error</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">paddr</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_kfree_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span> <span class="o">=</span> <span class="n">skb</span><span class="p">;</span>
	<span class="n">desc_set_buf_addr_and_size</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">paddr</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">nfrags</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">skb_frag_t</span> <span class="o">*</span><span class="n">frag</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">skb_shinfo</span><span class="p">(</span><span class="n">skb</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">frags</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">len</span> <span class="o">=</span> <span class="n">frag</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">;</span>

		<span class="n">paddr</span> <span class="o">=</span> <span class="n">skb_frag_dma_map</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">frag</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">len</span><span class="p">,</span>
					 <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_mapping_error</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">paddr</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_kfree_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">entry</span> <span class="o">=</span> <span class="n">dma_ring_incr</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">);</span>
		<span class="n">desc</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_tx</span> <span class="o">+</span> <span class="n">entry</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_skbuff</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="n">desc_set_buf_addr_and_size</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">paddr</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">nfrags</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span>
			<span class="n">desc_set_tx_owner</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">desc_flags</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Interrupt on completition only for the latest segment */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">desc</span> <span class="o">!=</span> <span class="n">first</span><span class="p">)</span>
		<span class="n">desc_set_tx_owner</span><span class="p">(</span><span class="n">desc</span><span class="p">,</span> <span class="n">desc_flags</span> <span class="o">|</span>
			<span class="n">TXDESC_LAST_SEG</span> <span class="o">|</span> <span class="n">TXDESC_INTERRUPT</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">desc_flags</span> <span class="o">|=</span> <span class="n">TXDESC_LAST_SEG</span> <span class="o">|</span> <span class="n">TXDESC_INTERRUPT</span><span class="p">;</span>

	<span class="cm">/* Set owner on first desc last to avoid race condition */</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">desc_set_tx_owner</span><span class="p">(</span><span class="n">first</span><span class="p">,</span> <span class="n">desc_flags</span> <span class="o">|</span> <span class="n">TXDESC_FIRST_SEG</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_head</span> <span class="o">=</span> <span class="n">dma_ring_incr</span><span class="p">(</span><span class="n">entry</span><span class="p">,</span> <span class="n">DMA_TX_RING_SZ</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_TX_POLL</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">limit</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">entry</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_dma_desc</span> <span class="o">*</span><span class="n">p</span><span class="p">;</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="n">limit</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">ip_checksum</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">frame_len</span><span class="p">;</span>

		<span class="n">writel</span><span class="p">(</span><span class="n">DMA_STATUS_RI</span> <span class="o">|</span> <span class="n">DMA_STATUS_NIS</span><span class="p">,</span>
		       <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_STATUS</span><span class="p">);</span>

		<span class="n">entry</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_tail</span><span class="p">;</span>
		<span class="n">p</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dma_rx</span> <span class="o">+</span> <span class="n">entry</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">desc_get_owner</span><span class="p">(</span><span class="n">p</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>

		<span class="n">count</span><span class="o">++</span><span class="p">;</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_tail</span> <span class="o">=</span> <span class="n">dma_ring_incr</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_tail</span><span class="p">,</span> <span class="n">DMA_RX_RING_SZ</span><span class="p">);</span>

		<span class="cm">/* read the status of the incoming frame */</span>
		<span class="n">ip_checksum</span> <span class="o">=</span> <span class="n">desc_get_rx_status</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">p</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ip_checksum</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="n">skb</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">[</span><span class="n">entry</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">skb</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Inconsistent Rx descriptor chain</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_skbuff</span><span class="p">[</span><span class="n">entry</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="n">frame_len</span> <span class="o">=</span> <span class="n">desc_get_rx_frame_len</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;RX frame size %d, COE status: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">frame_len</span><span class="p">,</span> <span class="n">ip_checksum</span><span class="p">);</span>

		<span class="n">skb_put</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">frame_len</span><span class="p">);</span>
		<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="n">desc_get_buf_addr</span><span class="p">(</span><span class="n">p</span><span class="p">),</span>
				 <span class="n">frame_len</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

		<span class="n">skb</span><span class="o">-&gt;</span><span class="n">protocol</span> <span class="o">=</span> <span class="n">eth_type_trans</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
		<span class="n">skb</span><span class="o">-&gt;</span><span class="n">ip_summed</span> <span class="o">=</span> <span class="n">ip_checksum</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ip_checksum</span> <span class="o">==</span> <span class="n">CHECKSUM_NONE</span><span class="p">)</span>
			<span class="n">netif_receive_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">napi_gro_receive</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">xgmac_rx_refill</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_RX_POLL</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">count</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  xgmac_poll - xgmac poll method (NAPI)</span>
<span class="cm"> *  @napi : pointer to the napi structure.</span>
<span class="cm"> *  @budget : maximum number of packets that the current CPU can receive from</span>
<span class="cm"> *	      all interfaces.</span>
<span class="cm"> *  Description :</span>
<span class="cm"> *   This function implements the the reception process.</span>
<span class="cm"> *   Also it runs the TX completion thread</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_poll</span><span class="p">(</span><span class="k">struct</span> <span class="n">napi_struct</span> <span class="o">*</span><span class="n">napi</span><span class="p">,</span> <span class="kt">int</span> <span class="n">budget</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">napi</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">xgmac_priv</span><span class="p">,</span> <span class="n">napi</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">work_done</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">xgmac_tx_complete</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="n">work_done</span> <span class="o">=</span> <span class="n">xgmac_rx</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">budget</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">work_done</span> <span class="o">&lt;</span> <span class="n">budget</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">napi_complete</span><span class="p">(</span><span class="n">napi</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">DMA_INTR_DEFAULT_MASK</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">work_done</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  xgmac_tx_timeout</span>
<span class="cm"> *  @dev : Pointer to net device structure</span>
<span class="cm"> *  Description: this function is called when a packet transmission fails to</span>
<span class="cm"> *   complete within a reasonable tmrate. The driver will mark the error in the</span>
<span class="cm"> *   netdev structure and arrange for the device to be reset to a sane state</span>
<span class="cm"> *   in order to transmit a new packet.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_tx_timeout</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Clear Tx resources and restart transmitting again */</span>
	<span class="n">xgmac_tx_err</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  xgmac_set_rx_mode - entry point for multicast addressing</span>
<span class="cm"> *  @dev : pointer to the device structure</span>
<span class="cm"> *  Description:</span>
<span class="cm"> *  This function is a driver entry point which gets called by the kernel</span>
<span class="cm"> *  whenever multicast addresses must be enabled/disabled.</span>
<span class="cm"> *  Return value:</span>
<span class="cm"> *  void.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_set_rx_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hash_filter</span><span class="p">[</span><span class="n">XGMAC_NUM_HASH</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">reg</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">netdev_hw_addr</span> <span class="o">*</span><span class="n">ha</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">use_hash</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;# mcasts %d, # unicast %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="n">netdev_mc_count</span><span class="p">(</span><span class="n">dev</span><span class="p">),</span> <span class="n">netdev_uc_count</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IFF_PROMISC</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">XGMAC_FRAME_FILTER_PR</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_FRAME_FILTER</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">memset</span><span class="p">(</span><span class="n">hash_filter</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">hash_filter</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">netdev_uc_count</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">XGMAC_MAX_FILTER_ADDR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">use_hash</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">value</span> <span class="o">|=</span> <span class="n">XGMAC_FRAME_FILTER_HUC</span> <span class="o">|</span> <span class="n">XGMAC_FRAME_FILTER_HPF</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">netdev_for_each_uc_addr</span><span class="p">(</span><span class="n">ha</span><span class="p">,</span> <span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">use_hash</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">bit_nr</span> <span class="o">=</span> <span class="o">~</span><span class="n">ether_crc</span><span class="p">(</span><span class="n">ETH_ALEN</span><span class="p">,</span> <span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">;</span>

			<span class="cm">/* The most significant 4 bits determine the register to</span>
<span class="cm">			 * use (H/L) while the other 5 bits determine the bit</span>
<span class="cm">			 * within the register. */</span>
			<span class="n">hash_filter</span><span class="p">[</span><span class="n">bit_nr</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">]</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">bit_nr</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">xgmac_set_mac_addr</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">reg</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">IFF_ALLMULTI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">value</span> <span class="o">|=</span> <span class="n">XGMAC_FRAME_FILTER_PM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">netdev_mc_count</span><span class="p">(</span><span class="n">dev</span><span class="p">)</span> <span class="o">+</span> <span class="n">reg</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">XGMAC_MAX_FILTER_ADDR</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">use_hash</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">value</span> <span class="o">|=</span> <span class="n">XGMAC_FRAME_FILTER_HMC</span> <span class="o">|</span> <span class="n">XGMAC_FRAME_FILTER_HPF</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">netdev_for_each_mc_addr</span><span class="p">(</span><span class="n">ha</span><span class="p">,</span> <span class="n">dev</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">use_hash</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">bit_nr</span> <span class="o">=</span> <span class="o">~</span><span class="n">ether_crc</span><span class="p">(</span><span class="n">ETH_ALEN</span><span class="p">,</span> <span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">;</span>

			<span class="cm">/* The most significant 4 bits determine the register to</span>
<span class="cm">			 * use (H/L) while the other 5 bits determine the bit</span>
<span class="cm">			 * within the register. */</span>
			<span class="n">hash_filter</span><span class="p">[</span><span class="n">bit_nr</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">]</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">bit_nr</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">xgmac_set_mac_addr</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">ha</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">reg</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">XGMAC_NUM_HASH</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">hash_filter</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_HASH</span><span class="p">(</span><span class="n">i</span><span class="p">));</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_FRAME_FILTER</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> *  xgmac_change_mtu - entry point to change MTU size for the device.</span>
<span class="cm"> *  @dev : device pointer.</span>
<span class="cm"> *  @new_mtu : the new MTU size for the device.</span>
<span class="cm"> *  Description: the Maximum Transfer Unit (MTU) is used by the network layer</span>
<span class="cm"> *  to drive packet transmission. Ethernet has an MTU of 1500 octets</span>
<span class="cm"> *  (ETH_DATA_LEN). This value can be changed with ifconfig.</span>
<span class="cm"> *  Return value:</span>
<span class="cm"> *  0 on success and an appropriate (-)ve integer as defined in errno.h</span>
<span class="cm"> *  file on failure.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_change_mtu</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">new_mtu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">old_mtu</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">new_mtu</span> <span class="o">&lt;</span> <span class="mi">46</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">new_mtu</span> <span class="o">&gt;</span> <span class="n">MAX_MTU</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;invalid MTU, max MTU is: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">MAX_MTU</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">old_mtu</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">mtu</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">mtu</span> <span class="o">=</span> <span class="n">new_mtu</span><span class="p">;</span>

	<span class="cm">/* return early if the buffer sizes will not change */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">old_mtu</span> <span class="o">&lt;=</span> <span class="n">ETH_DATA_LEN</span> <span class="o">&amp;&amp;</span> <span class="n">new_mtu</span> <span class="o">&lt;=</span> <span class="n">ETH_DATA_LEN</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">old_mtu</span> <span class="o">==</span> <span class="n">new_mtu</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Stop everything, get ready to change the MTU */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">netif_running</span><span class="p">(</span><span class="n">dev</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Bring the interface down and then back up */</span>
	<span class="n">xgmac_stop</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">xgmac_open</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">xgmac_pmt_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">intr_status</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="n">intr_status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_INT_STAT</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">XGMAC_INT_STAT_PMT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_dbg</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;received Magic frame</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="cm">/* clear the PMT bits 5 and 6 by reading the PMT */</span>
		<span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_PMT</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">xgmac_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">intr_status</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">tx_err</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">xgmac_extra_stats</span> <span class="o">*</span><span class="n">x</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">xstats</span><span class="p">;</span>

	<span class="cm">/* read the status register (CSR5) */</span>
	<span class="n">intr_status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_STATUS</span><span class="p">);</span>
	<span class="n">intr_status</span> <span class="o">&amp;=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">intr_status</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_STATUS</span><span class="p">);</span>

	<span class="cm">/* It displays the DMA process states (CSR5 register) */</span>
	<span class="cm">/* ABNORMAL interrupts */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_AIS</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_TJT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transmit jabber</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_jabber</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_RU</span><span class="p">)</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_buf_unav</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_RPS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;receive process stopped</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">rx_process_stopped</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_ETI</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transmit early interrupt</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_early</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_TPS</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;transmit process stopped</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">tx_process_stopped</span><span class="o">++</span><span class="p">;</span>
			<span class="n">tx_err</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="n">DMA_STATUS_FBI</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">netdev_err</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fatal bus error</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">x</span><span class="o">-&gt;</span><span class="n">fatal_bus_error</span><span class="o">++</span><span class="p">;</span>
			<span class="n">tx_err</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">tx_err</span><span class="p">)</span>
			<span class="n">xgmac_tx_err</span><span class="p">(</span><span class="n">priv</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* TX/RX NORMAL interrupts */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">intr_status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">DMA_STATUS_RI</span> <span class="o">|</span> <span class="n">DMA_STATUS_TU</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">DMA_INTR_ABNORMAL</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>
		<span class="n">napi_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_NET_POLL_CONTROLLER</span>
<span class="cm">/* Polling receive - used by NETCONSOLE and other diagnostic tools</span>
<span class="cm"> * to allow network I/O with interrupts disabled. */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_poll_controller</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">disable_irq</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="n">xgmac_interrupt</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
	<span class="n">enable_irq</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">rtnl_link_stats64</span> <span class="o">*</span>
<span class="nf">xgmac_get_stats64</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
		       <span class="k">struct</span> <span class="n">rtnl_link_stats64</span> <span class="o">*</span><span class="n">storage</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">count</span><span class="p">;</span>

	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">stats_lock</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">XGMAC_MMC_CTRL_CNT_FRZ</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_CTRL</span><span class="p">);</span>

	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">rx_bytes</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_RXOCTET_G_LO</span><span class="p">);</span>
	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">rx_bytes</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)(</span><span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_RXOCTET_G_HI</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">;</span>

	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">rx_packets</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_RXFRAME_GB_LO</span><span class="p">);</span>
	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">multicast</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_RXMCFRAME_G</span><span class="p">);</span>
	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">rx_crc_errors</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_RXCRCERR</span><span class="p">);</span>
	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">rx_length_errors</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_RXLENGTHERR</span><span class="p">);</span>
	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">rx_missed_errors</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_RXOVERFLOW</span><span class="p">);</span>

	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">tx_bytes</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_TXOCTET_G_LO</span><span class="p">);</span>
	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">tx_bytes</span> <span class="o">|=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)(</span><span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_TXOCTET_G_HI</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">;</span>

	<span class="n">count</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_TXFRAME_GB_LO</span><span class="p">);</span>
	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">tx_errors</span> <span class="o">=</span> <span class="n">count</span> <span class="o">-</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_TXFRAME_G_LO</span><span class="p">);</span>
	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">tx_packets</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>
	<span class="n">storage</span><span class="o">-&gt;</span><span class="n">tx_fifo_errors</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_TXUNDERFLOW</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_MMC_CTRL</span><span class="p">);</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">stats_lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">storage</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_set_mac_address</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sockaddr</span> <span class="o">*</span><span class="n">addr</span> <span class="o">=</span> <span class="n">p</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_valid_ether_addr</span><span class="p">(</span><span class="n">addr</span><span class="o">-&gt;</span><span class="n">sa_data</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EADDRNOTAVAIL</span><span class="p">;</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">addr_assign_type</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">NET_ADDR_RANDOM</span><span class="p">;</span>
	<span class="n">memcpy</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">,</span> <span class="n">addr</span><span class="o">-&gt;</span><span class="n">sa_data</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">addr_len</span><span class="p">);</span>

	<span class="n">xgmac_set_mac_addr</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_set_features</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">netdev_features_t</span> <span class="n">features</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ctrl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">changed</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">^</span> <span class="n">features</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">changed</span> <span class="o">&amp;</span> <span class="n">NETIF_F_RXCSUM</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">ctrl</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_CONTROL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">features</span> <span class="o">&amp;</span> <span class="n">NETIF_F_RXCSUM</span><span class="p">)</span>
		<span class="n">ctrl</span> <span class="o">|=</span> <span class="n">XGMAC_CONTROL_IPC</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ctrl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">XGMAC_CONTROL_IPC</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">ctrl</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_CONTROL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">net_device_ops</span> <span class="n">xgmac_netdev_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ndo_open</span> <span class="o">=</span> <span class="n">xgmac_open</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_start_xmit</span> <span class="o">=</span> <span class="n">xgmac_xmit</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_stop</span> <span class="o">=</span> <span class="n">xgmac_stop</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_change_mtu</span> <span class="o">=</span> <span class="n">xgmac_change_mtu</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_set_rx_mode</span> <span class="o">=</span> <span class="n">xgmac_set_rx_mode</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_tx_timeout</span> <span class="o">=</span> <span class="n">xgmac_tx_timeout</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_get_stats64</span> <span class="o">=</span> <span class="n">xgmac_get_stats64</span><span class="p">,</span>
<span class="cp">#ifdef CONFIG_NET_POLL_CONTROLLER</span>
	<span class="p">.</span><span class="n">ndo_poll_controller</span> <span class="o">=</span> <span class="n">xgmac_poll_controller</span><span class="p">,</span>
<span class="cp">#endif</span>
	<span class="p">.</span><span class="n">ndo_set_mac_address</span> <span class="o">=</span> <span class="n">xgmac_set_mac_address</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ndo_set_features</span> <span class="o">=</span> <span class="n">xgmac_set_features</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_ethtool_getsettings</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					  <span class="k">struct</span> <span class="n">ethtool_cmd</span> <span class="o">*</span><span class="n">cmd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">autoneg</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">duplex</span> <span class="o">=</span> <span class="n">DUPLEX_FULL</span><span class="p">;</span>
	<span class="n">ethtool_cmd_speed_set</span><span class="p">(</span><span class="n">cmd</span><span class="p">,</span> <span class="mi">10000</span><span class="p">);</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">advertising</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cmd</span><span class="o">-&gt;</span><span class="n">transceiver</span> <span class="o">=</span> <span class="n">XCVR_INTERNAL</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_get_pauseparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">ethtool_pauseparam</span> <span class="o">*</span><span class="n">pause</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="n">pause</span><span class="o">-&gt;</span><span class="n">rx_pause</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_pause</span><span class="p">;</span>
	<span class="n">pause</span><span class="o">-&gt;</span><span class="n">tx_pause</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_pause</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_set_pauseparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span>
				     <span class="k">struct</span> <span class="n">ethtool_pauseparam</span> <span class="o">*</span><span class="n">pause</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pause</span><span class="o">-&gt;</span><span class="n">autoneg</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">xgmac_set_flow_ctrl</span><span class="p">(</span><span class="n">priv</span><span class="p">,</span> <span class="n">pause</span><span class="o">-&gt;</span><span class="n">rx_pause</span><span class="p">,</span> <span class="n">pause</span><span class="o">-&gt;</span><span class="n">tx_pause</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">xgmac_stats</span> <span class="p">{</span>
	<span class="kt">char</span> <span class="n">stat_string</span><span class="p">[</span><span class="n">ETH_GSTRING_LEN</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">stat_offset</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">is_reg</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define XGMAC_STAT(m)	\</span>
<span class="cp">	{ #m, offsetof(struct xgmac_priv, xstats.m), false }</span>
<span class="cp">#define XGMAC_HW_STAT(m, reg_offset)	\</span>
<span class="cp">	{ #m, reg_offset, true }</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">xgmac_stats</span> <span class="n">xgmac_gstrings_stats</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">tx_frame_flushed</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">tx_payload_error</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">tx_ip_header_error</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">tx_local_fault</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">tx_remote_fault</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">tx_early</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">tx_process_stopped</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">tx_jabber</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">rx_buf_unav</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">rx_process_stopped</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">rx_payload_error</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">rx_ip_header_error</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">rx_da_filter_fail</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">rx_sa_filter_fail</span><span class="p">),</span>
	<span class="n">XGMAC_STAT</span><span class="p">(</span><span class="n">fatal_bus_error</span><span class="p">),</span>
	<span class="n">XGMAC_HW_STAT</span><span class="p">(</span><span class="n">rx_watchdog</span><span class="p">,</span> <span class="n">XGMAC_MMC_RXWATCHDOG</span><span class="p">),</span>
	<span class="n">XGMAC_HW_STAT</span><span class="p">(</span><span class="n">tx_vlan</span><span class="p">,</span> <span class="n">XGMAC_MMC_TXVLANFRAME</span><span class="p">),</span>
	<span class="n">XGMAC_HW_STAT</span><span class="p">(</span><span class="n">rx_vlan</span><span class="p">,</span> <span class="n">XGMAC_MMC_RXVLANFRAME</span><span class="p">),</span>
	<span class="n">XGMAC_HW_STAT</span><span class="p">(</span><span class="n">tx_pause</span><span class="p">,</span> <span class="n">XGMAC_MMC_TXPAUSEFRAME</span><span class="p">),</span>
	<span class="n">XGMAC_HW_STAT</span><span class="p">(</span><span class="n">rx_pause</span><span class="p">,</span> <span class="n">XGMAC_MMC_RXPAUSEFRAME</span><span class="p">),</span>
<span class="p">};</span>
<span class="cp">#define XGMAC_STATS_LEN ARRAY_SIZE(xgmac_gstrings_stats)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_get_ethtool_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">ethtool_stats</span> <span class="o">*</span><span class="n">dummy</span><span class="p">,</span>
					 <span class="n">u64</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">XGMAC_STATS_LEN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xgmac_gstrings_stats</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">is_reg</span><span class="p">)</span>
			<span class="o">*</span><span class="n">data</span><span class="o">++</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span>
				<span class="n">xgmac_gstrings_stats</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">stat_offset</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="o">*</span><span class="n">data</span><span class="o">++</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)(</span><span class="n">p</span> <span class="o">+</span>
				<span class="n">xgmac_gstrings_stats</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">stat_offset</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_get_sset_count</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">sset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">sset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ETH_SS_STATS</span>:
		<span class="k">return</span> <span class="n">XGMAC_STATS_LEN</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_get_strings</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">stringset</span><span class="p">,</span>
				   <span class="n">u8</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">p</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">stringset</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ETH_SS_STATS</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">XGMAC_STATS_LEN</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">memcpy</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">xgmac_gstrings_stats</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">stat_string</span><span class="p">,</span>
			       <span class="n">ETH_GSTRING_LEN</span><span class="p">);</span>
			<span class="n">p</span> <span class="o">+=</span> <span class="n">ETH_GSTRING_LEN</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">WARN_ON</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_get_wol</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			       <span class="k">struct</span> <span class="n">ethtool_wolinfo</span> <span class="o">*</span><span class="n">wol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">device_can_wakeup</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">wol</span><span class="o">-&gt;</span><span class="n">supported</span> <span class="o">=</span> <span class="n">WAKE_MAGIC</span> <span class="o">|</span> <span class="n">WAKE_UCAST</span><span class="p">;</span>
		<span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">wolopts</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_set_wol</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">ethtool_wolinfo</span> <span class="o">*</span><span class="n">wol</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">support</span> <span class="o">=</span> <span class="n">WAKE_MAGIC</span> <span class="o">|</span> <span class="n">WAKE_UCAST</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">device_can_wakeup</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOTSUPP</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">support</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">=</span> <span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wol</span><span class="o">-&gt;</span><span class="n">wolopts</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">device_set_wakeup_enable</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">enable_irq_wake</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">device_set_wakeup_enable</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">disable_irq_wake</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ethtool_ops</span> <span class="n">xgmac_ethtool_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">get_settings</span> <span class="o">=</span> <span class="n">xgmac_ethtool_getsettings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_link</span> <span class="o">=</span> <span class="n">ethtool_op_get_link</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_pauseparam</span> <span class="o">=</span> <span class="n">xgmac_get_pauseparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_pauseparam</span> <span class="o">=</span> <span class="n">xgmac_set_pauseparam</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_ethtool_stats</span> <span class="o">=</span> <span class="n">xgmac_get_ethtool_stats</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_strings</span> <span class="o">=</span> <span class="n">xgmac_get_strings</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_wol</span> <span class="o">=</span> <span class="n">xgmac_get_wol</span><span class="p">,</span>
	<span class="p">.</span><span class="n">set_wol</span> <span class="o">=</span> <span class="n">xgmac_set_wol</span><span class="p">,</span>
	<span class="p">.</span><span class="n">get_sset_count</span> <span class="o">=</span> <span class="n">xgmac_get_sset_count</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * xgmac_probe</span>
<span class="cm"> * @pdev: platform device pointer</span>
<span class="cm"> * Description: the driver is initialized through platform_device.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">uid</span><span class="p">;</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">),</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>

	<span class="n">ndev</span> <span class="o">=</span> <span class="n">alloc_etherdev</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">xgmac_priv</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ndev</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_alloc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">SET_NETDEV_DEV</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="n">ether_setup</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">netdev_ops</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">xgmac_netdev_ops</span><span class="p">;</span>
	<span class="n">SET_ETHTOOL_OPS</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">xgmac_ethtool_ops</span><span class="p">);</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">stats_lock</span><span class="p">);</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">dev</span> <span class="o">=</span> <span class="n">ndev</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">rx_pause</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">tx_pause</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;ioremap failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_io</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">uid</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_VERSION</span><span class="p">);</span>
	<span class="n">netdev_info</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;h/w version is 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">uid</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">irq</span> <span class="o">==</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;No irq resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">xgmac_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			  <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">),</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;Could not request irq %d - ret %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pmt_irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pmt_irq</span> <span class="o">==</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;No pmt irq resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">pmt_irq</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_pmt_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pmt_irq</span><span class="p">,</span> <span class="n">xgmac_pmt_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			  <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">),</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">netdev_err</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;Could not request irq %d - ret %d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">priv</span><span class="o">-&gt;</span><span class="n">pmt_irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_pmt_irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">device_set_wakeup_capable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">device_can_wakeup</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">))</span>
		<span class="n">priv</span><span class="o">-&gt;</span><span class="n">wolopts</span> <span class="o">=</span> <span class="n">WAKE_MAGIC</span><span class="p">;</span>	<span class="cm">/* Magic Frame as default */</span>

	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">hw_features</span> <span class="o">=</span> <span class="n">NETIF_F_SG</span> <span class="o">|</span> <span class="n">NETIF_F_FRAGLIST</span> <span class="o">|</span> <span class="n">NETIF_F_HIGHDMA</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_HW_FEATURE</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_HW_FEAT_TXCOESEL</span><span class="p">)</span>
		<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">hw_features</span> <span class="o">|=</span> <span class="n">NETIF_F_IP_CSUM</span> <span class="o">|</span> <span class="n">NETIF_F_IPV6_CSUM</span> <span class="o">|</span>
				     <span class="n">NETIF_F_RXCSUM</span><span class="p">;</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">features</span> <span class="o">|=</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">hw_features</span><span class="p">;</span>
	<span class="n">ndev</span><span class="o">-&gt;</span><span class="n">priv_flags</span> <span class="o">|=</span> <span class="n">IFF_UNICAST_FLT</span><span class="p">;</span>

	<span class="cm">/* Get the MAC address */</span>
	<span class="n">xgmac_get_mac_addr</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_valid_ether_addr</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">))</span>
		<span class="n">netdev_warn</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="s">&quot;MAC address %pM not valid&quot;</span><span class="p">,</span>
			 <span class="n">ndev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">);</span>

	<span class="n">netif_napi_add</span><span class="p">(</span><span class="n">ndev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">,</span> <span class="n">xgmac_poll</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">register_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_reg</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_reg:</span>
	<span class="n">netif_napi_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pmt_irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
<span class="nl">err_pmt_irq:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
<span class="nl">err_irq:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
<span class="nl">err_io:</span>
	<span class="n">free_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
<span class="nl">err_alloc:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * xgmac_dvr_remove</span>
<span class="cm"> * @pdev: platform device pointer</span>
<span class="cm"> * Description: this function resets the TX/RX processes, disables the MAC RX/TX</span>
<span class="cm"> * changes the link status, releases the DMA descriptor rings,</span>
<span class="cm"> * unregisters the MDIO bus and unmaps the allocated memory.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>

	<span class="n">xgmac_mac_disable</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="cm">/* Free the IRQ lines */</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">ndev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">pmt_irq</span><span class="p">,</span> <span class="n">ndev</span><span class="p">);</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">unregister_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">netif_napi_del</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>
	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">res</span><span class="p">));</span>

	<span class="n">free_netdev</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM_SLEEP</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">xgmac_pmt</span><span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">pmt</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">WAKE_MAGIC</span><span class="p">)</span>
		<span class="n">pmt</span> <span class="o">|=</span> <span class="n">XGMAC_PMT_POWERDOWN</span> <span class="o">|</span> <span class="n">XGMAC_PMT_MAGIC_PKT</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">WAKE_UCAST</span><span class="p">)</span>
		<span class="n">pmt</span> <span class="o">|=</span> <span class="n">XGMAC_PMT_POWERDOWN</span> <span class="o">|</span> <span class="n">XGMAC_PMT_GLBL_UNICAST</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">pmt</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_PMT</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ndev</span> <span class="o">||</span> <span class="o">!</span><span class="n">netif_running</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">netif_device_detach</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">napi_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">device_may_wakeup</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* Stop TX/RX DMA Only */</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>
		<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">DMA_CONTROL_ST</span> <span class="o">|</span> <span class="n">DMA_CONTROL_SR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">+</span> <span class="n">XGMAC_DMA_CONTROL</span><span class="p">);</span>

		<span class="n">xgmac_pmt</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">,</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">wolopts</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">xgmac_mac_disable</span><span class="p">(</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">xgmac_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">ndev</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">xgmac_priv</span> <span class="o">*</span><span class="n">priv</span> <span class="o">=</span> <span class="n">netdev_priv</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ioaddr</span> <span class="o">=</span> <span class="n">priv</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">netif_running</span><span class="p">(</span><span class="n">ndev</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">xgmac_pmt</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Enable the MAC and DMA */</span>
	<span class="n">xgmac_mac_enable</span><span class="p">(</span><span class="n">ioaddr</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_INTR_DEFAULT_MASK</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_STATUS</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">DMA_INTR_DEFAULT_MASK</span><span class="p">,</span> <span class="n">ioaddr</span> <span class="o">+</span> <span class="n">XGMAC_DMA_INTR_ENA</span><span class="p">);</span>

	<span class="n">netif_device_attach</span><span class="p">(</span><span class="n">ndev</span><span class="p">);</span>
	<span class="n">napi_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">priv</span><span class="o">-&gt;</span><span class="n">napi</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">SIMPLE_DEV_PM_OPS</span><span class="p">(</span><span class="n">xgmac_pm_ops</span><span class="p">,</span> <span class="n">xgmac_suspend</span><span class="p">,</span> <span class="n">xgmac_resume</span><span class="p">);</span>
<span class="cp">#define XGMAC_PM_OPS (&amp;xgmac_pm_ops)</span>
<span class="cp">#else</span>
<span class="cp">#define XGMAC_PM_OPS NULL</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PM_SLEEP */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">xgmac_of_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;calxeda,hb-xgmac&quot;</span><span class="p">,</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">xgmac_of_match</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">xgmac_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;calxedaxgmac&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">xgmac_of_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">xgmac_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">xgmac_remove</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span><span class="p">.</span><span class="n">pm</span> <span class="o">=</span> <span class="n">XGMAC_PM_OPS</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">module_platform_driver</span><span class="p">(</span><span class="n">xgmac_driver</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Calxeda, Inc.&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Calxeda 10G XGMAC driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
