#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Dec 19 08:01:43 2018
# Process ID: 12932
# Current directory: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/synth_1
# Command line: vivado.exe -log convolve.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source convolve.tcl
# Log file: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/synth_1/convolve.vds
# Journal file: C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source convolve.tcl -notrace
Command: synth_design -top convolve -part xc7z010clg400-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 300.195 ; gain = 78.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'convolve' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:40]
	Parameter C_S_AXI_CONV_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_CONV_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:97]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:100]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:113]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:115]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:117]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:119]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:125]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:129]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:136]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:143]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:147]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:162]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:180]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:194]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:198]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:227]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:12' bound to instance 'convolve_conv_s_axi_U' of component 'convolve_conv_s_axi' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:327]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:92]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1250 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:679' bound to instance 'int_in_r' of component 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:213]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:702]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1250 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi_ram' (1#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:702]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 1250 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:679' bound to instance 'int_out_r' of component 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:234]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'convolve_conv_s_axi_ram' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:679' bound to instance 'int_krnl' of component 'convolve_conv_s_axi_ram' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:255]
INFO: [Synth 8-638] synthesizing module 'convolve_conv_s_axi_ram__parameterized2' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:702]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi_ram__parameterized2' (1#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:702]
WARNING: [Synth 8-6014] Unused sequential element int_out_r_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:625]
WARNING: [Synth 8-6014] Unused sequential element int_out_r_address1_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:248]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:391]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'convolve_conv_s_axi' (2#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:92]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:51' bound to instance 'convolve_mul_6ns_bkb_U0' of component 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:368]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb_MulnS_0' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:12' bound to instance 'convolve_mul_6ns_bkb_MulnS_0_U' of component 'convolve_mul_6ns_bkb_MulnS_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:80]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_6ns_bkb_MulnS_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_6ns_bkb_MulnS_0' (3#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_6ns_bkb' (4#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:51' bound to instance 'convolve_mul_6ns_bkb_U1' of component 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:383]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_6ns_bkb' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:51' bound to instance 'convolve_mul_6ns_bkb_U2' of component 'convolve_mul_6ns_bkb' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:398]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U3' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:413]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud_DSP48_0' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:6' bound to instance 'convolve_mul_mul_cud_DSP48_0_U' of component 'convolve_mul_mul_cud_DSP48_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:60]
INFO: [Synth 8-638] synthesizing module 'convolve_mul_mul_cud_DSP48_0' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:14]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:15]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:16]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_mul_cud_DSP48_0' (5#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'convolve_mul_mul_cud' (6#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:49]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U4' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:425]
INFO: [Synth 8-638] synthesizing module 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe_DSP48_1' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:12' bound to instance 'convolve_mac_muladEe_DSP48_1_U' of component 'convolve_mac_muladEe_DSP48_1' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:69]
INFO: [Synth 8-638] synthesizing module 'convolve_mac_muladEe_DSP48_1' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'convolve_mac_muladEe_DSP48_1' (7#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'convolve_mac_muladEe' (8#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U5' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:439]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U6' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:451]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U7' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:465]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U8' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:477]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mul_mul_cud' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_mul_cud.vhd:36' bound to instance 'convolve_mul_mul_cud_U9' of component 'convolve_mul_mul_cud' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:491]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U10' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:503]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'convolve_mac_muladEe' declared at 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mac_muladEe.vhd:42' bound to instance 'convolve_mac_muladEe_U11' of component 'convolve_mac_muladEe' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:517]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:354]
WARNING: [Synth 8-6014] Unused sequential element krnl_ce0_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:365]
WARNING: [Synth 8-6014] Unused sequential element out_r_we0_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:362]
INFO: [Synth 8-256] done synthesizing module 'convolve' (9#1) [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:40]
WARNING: [Synth 8-3331] design convolve_mul_6ns_bkb has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 341.273 ; gain = 119.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 341.273 ; gain = 119.242
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.xdc]
Finished Parsing XDC File [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 651.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_in_r_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element int_krnl_shift_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:542]
WARNING: [Synth 8-6014] Unused sequential element p_tmp_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_mul_6ns_bkb.vhd:34]
INFO: [Synth 8-4471] merging register 'out_addr_reg_645_reg[11:0]' into 'in_addr_4_reg_635_reg[11:0]' [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:360]
WARNING: [Synth 8-6014] Unused sequential element out_addr_reg_645_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:360]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:855]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_347_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 7     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 6     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---RAMs : 
	              39K Bit         RAMs := 2     
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 40    
	   5 Input     32 Bit        Muxes := 1     
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module convolve 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 11    
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 6     
+---Muxes : 
	  20 Input     19 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module convolve_conv_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              39K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolve_conv_s_axi_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module convolve_conv_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element tmp5_reg_764_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:647]
WARNING: [Synth 8-6014] Unused sequential element tmp4_reg_744_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:639]
WARNING: [Synth 8-6014] Unused sequential element tmp1_reg_709_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:631]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_1_2_reg_729_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:488]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_2_2_reg_759_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:528]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_1_reg_714_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:462]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_704_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve.vhd:436]
DSP Report: Generating DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U3/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U5/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U7/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U7/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U7/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mul_mul_cud_U9/convolve_mul_mul_cud_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator convolve_mul_mul_cud_U9/convolve_mul_mul_cud_DSP48_0_U/in00 is absorbed into DSP convolve_mul_mul_cud_U9/convolve_mul_mul_cud_DSP48_0_U/in00.
DSP Report: Generating DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B2.
DSP Report: register reg_262_reg is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register reg_258_reg is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_2_2_reg_759_reg is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U11/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP tmp5_reg_764_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register reg_254_reg is absorbed into DSP tmp5_reg_764_reg.
DSP Report: register reg_250_reg is absorbed into DSP tmp5_reg_764_reg.
DSP Report: register tmp5_reg_764_reg is absorbed into DSP tmp5_reg_764_reg.
DSP Report: operator convolve_mac_muladEe_U10/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp5_reg_764_reg.
DSP Report: operator convolve_mac_muladEe_U4/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp5_reg_764_reg.
DSP Report: Generating DSP tmp4_reg_744_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register reg_262_reg is absorbed into DSP tmp4_reg_744_reg.
DSP Report: register reg_258_reg is absorbed into DSP tmp4_reg_744_reg.
DSP Report: register tmp_22_1_2_reg_729_reg is absorbed into DSP tmp4_reg_744_reg.
DSP Report: register tmp4_reg_744_reg is absorbed into DSP tmp4_reg_744_reg.
DSP Report: operator convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp4_reg_744_reg.
DSP Report: operator convolve_mac_muladEe_U8/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp4_reg_744_reg.
DSP Report: Generating DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p, operation Mode is: C'+A2*B2.
DSP Report: register reg_254_reg is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register tmp_22_1_reg_714_reg is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: register reg_250_reg is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: operator convolve_mac_muladEe_U4/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP convolve_mac_muladEe_U6/convolve_mac_muladEe_DSP48_1_U/p.
DSP Report: Generating DSP tmp1_reg_709_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register reg_250_reg is absorbed into DSP tmp1_reg_709_reg.
DSP Report: register tmp_3_reg_704_reg is absorbed into DSP tmp1_reg_709_reg.
DSP Report: register reg_254_reg is absorbed into DSP tmp1_reg_709_reg.
DSP Report: register tmp1_reg_709_reg is absorbed into DSP tmp1_reg_709_reg.
DSP Report: operator convolve_mac_muladEe_U4/convolve_mac_muladEe_DSP48_1_U/p is absorbed into DSP tmp1_reg_709_reg.
DSP Report: operator convolve_mac_muladEe_U4/convolve_mac_muladEe_DSP48_1_U/m is absorbed into DSP tmp1_reg_709_reg.
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-6014] Unused sequential element convolve_conv_s_axi_U/int_out_r/q0_reg was removed.  [C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/convolve_conv_s_axi.vhd:737]
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'tmp_1_reg_595_reg[0]' (FDE) to 'r_reg_600_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\convolve_conv_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\convolve_conv_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (convolve_conv_s_axi_U/wstate_reg[2]) is unused and will be removed from module convolve.
WARNING: [Synth 8-3332] Sequential element (convolve_conv_s_axi_U/rstate_reg[2]) is unused and will be removed from module convolve.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 651.504 ; gain = 429.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                              | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|convolve_conv_s_axi_ram:                 | gen_write[1].mem_reg | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|convolve_conv_s_axi_ram:                 | gen_write[1].mem_reg | 2 K x 32(READ_FIRST)   | W | R | 2 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 2      | 
|convolve_conv_s_axi_ram__parameterized2: | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
+-----------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convolve_mul_mul_cud_DSP48_0 | A*B           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve_mul_mul_cud_DSP48_0 | A*B           | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolve                     | C'+A2*B2      | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|convolve                     | (PCIN+A2*B2)' | 16     | 8      | -      | -      | 16     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|convolve                     | (C'+A2*B2)'   | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|convolve                     | C'+A2*B2      | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|convolve                     | (C'+A2*B2)'   | 16     | 8      | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+-----------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 668.730 ; gain = 446.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 673.746 ; gain = 451.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_1661' (FD) to 'i_1660'
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_in_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_out_r/gen_write[1].mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance convolve_conv_s_axi_U/int_krnl/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    54|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |     2|
|4     |DSP48E1_2  |     3|
|5     |LUT1       |    69|
|6     |LUT2       |   132|
|7     |LUT3       |    51|
|8     |LUT4       |   105|
|9     |LUT5       |    83|
|10    |LUT6       |   185|
|11    |MUXF7      |     8|
|12    |RAMB36E1   |     4|
|13    |RAMB36E1_1 |     1|
|14    |FDRE       |   530|
|15    |FDSE       |     6|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------+----------------------------------------+------+
|      |Instance                           |Module                                  |Cells |
+------+-----------------------------------+----------------------------------------+------+
|1     |top                                |                                        |  1237|
|2     |  convolve_conv_s_axi_U            |convolve_conv_s_axi                     |   366|
|3     |    int_in_r                       |convolve_conv_s_axi_ram                 |    80|
|4     |    int_krnl                       |convolve_conv_s_axi_ram__parameterized2 |    68|
|5     |    int_out_r                      |convolve_conv_s_axi_ram_12              |    41|
|6     |  convolve_mac_muladEe_U11         |convolve_mac_muladEe                    |     2|
|7     |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1_11         |     2|
|8     |  convolve_mac_muladEe_U6          |convolve_mac_muladEe_0                  |    22|
|9     |    convolve_mac_muladEe_DSP48_1_U |convolve_mac_muladEe_DSP48_1            |    22|
|10    |  convolve_mul_6ns_bkb_U0          |convolve_mul_6ns_bkb                    |    78|
|11    |    convolve_mul_6ns_bkb_MulnS_0_U |convolve_mul_6ns_bkb_MulnS_0_10         |    78|
|12    |  convolve_mul_6ns_bkb_U1          |convolve_mul_6ns_bkb_1                  |    78|
|13    |    convolve_mul_6ns_bkb_MulnS_0_U |convolve_mul_6ns_bkb_MulnS_0_9          |    78|
|14    |  convolve_mul_6ns_bkb_U2          |convolve_mul_6ns_bkb_2                  |    78|
|15    |    convolve_mul_6ns_bkb_MulnS_0_U |convolve_mul_6ns_bkb_MulnS_0            |    78|
|16    |  convolve_mul_mul_cud_U3          |convolve_mul_mul_cud                    |     1|
|17    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_8          |     1|
|18    |  convolve_mul_mul_cud_U5          |convolve_mul_mul_cud_3                  |     1|
|19    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_7          |     1|
|20    |  convolve_mul_mul_cud_U7          |convolve_mul_mul_cud_4                  |     1|
|21    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0_6          |     1|
|22    |  convolve_mul_mul_cud_U9          |convolve_mul_mul_cud_5                  |     1|
|23    |    convolve_mul_mul_cud_DSP48_0_U |convolve_mul_mul_cud_DSP48_0            |     1|
+------+-----------------------------------+----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 698.605 ; gain = 166.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:58 . Memory (MB): peak = 698.605 ; gain = 476.574
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

108 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 698.605 ; gain = 478.602
INFO: [Common 17-1381] The checkpoint 'C:/Users/au513437/Desktop/embd_miniproject/ConvolutionInt/convolutionInt.prj/solution2/impl/vhdl/project.runs/synth_1/convolve.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 698.605 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 19 08:02:51 2018...
