*******************************************************************************
** © Copyright 2012-2017 Xilinx, Inc. All rights reserved.
** This file contains confidential and proprietary information of Xilinx, Inc. and 
** is protected under U.S. and international copyright and other intellectual property laws.
*******************************************************************************
**   ____  ____ 
**  /   /\/   / 
** /___/  \  /   Vendor: Xilinx 
** \   \   \/    
**  \   \        readme.txt Version: 4.0  
**  /   /        Date Last Modified:  June 22, 2017
** /___/   /\    Date Created: Sep 9, 2012
** \   \  /  \   Associated Filename: ug939-design-files.zip
**  \___\/\___\ 
** 
**  Device: Virtex-7
**  Purpose: These are design files for the Vivado® Design Suite Designing with IP Tutorial
**  Reference: UG939 - Xilinx® Vivado Design Suite Tutorial: Designing with IP
**  Revision History: v2017.x, v2016.x, v2015.x, v2014.x, v2013.x, v2012.4, v2012.3
*******************************************************************************
**
**  Disclaimer: 
**
**			This disclaimer is not a license and does not grant any rights to the 
**			materials 
**              distributed herewith. Except as otherwise provided in a valid license
**			issued to you 
**              by Xilinx, and to the maximum extent permitted by applicable law: 
**              (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND WITH ALL FAULTS, 
**              AND XILINX HEREBY DISCLAIMS ALL WARRANTIES AND CONDITIONS, 
**			EXPRESS, IMPLIED, OR STATUTORY, 
**              INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, 
**              NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and 
**			(2) Xilinx shall not be liable (whether in contract 
**              or tort, including negligence, or under any other theory of liability)
**			for any loss or damage 
**              of any kind or nature related to, arising under or in connection with
**			these materials, 
**              including for any direct, or any indirect, special, incidental, or 
**			consequential loss 
**              or damage (including loss of data, profits, goodwill, or any type of 
**			loss or damage suffered 
**              as a result of any action brought by a third party) even if such 
**			damage or loss was 
**              reasonably foreseeable or Xilinx had been advised of the possibility 
**			of the same.


**  Critical Applications:
**
**		Xilinx products are not designed or intended to be fail-safe, 
**		or for use in any application 
**		requiring fail-safe performance, such as life-support or safety devices
**		or systems, 
**		Class III medical devices, nuclear facilities, applications related 
**		to the deployment of airbags,
**		or any other applications that could lead to death, personal injury, 
**		or severe property or 
**		environmental damage (individually and collectively, 
**		"Critical Applications"). Customer assumes 
**		the sole risk and liability of any use of Xilinx products in 
**		Critical Applications, subject only 
**		to applicable laws and regulations governing limitations 
**		on product liability.

**  THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS PART OF 
**  THIS FILE AT ALL TIMES.

*******************************************************************************


*******************************************************************************

** IMPORTANT NOTES **
The ug939-design-files.zip contains the following materials:
Lab 1 - Contains an IP Tutorial specific version of the Xilinx wave_gen example 
        design that is missing a FIFO.

Lab 2 - Contains the my_ip folder to use as an IP repository for customizing IP 
        using the Manage IP flow. Also contains netlist files to create a project 
        for validating the managed IP. 

Lab 3_4_sources - Contains various IP source files, under ./sources/IP, for use in creating 
        a Tcl script for a project based design.

Lab 4 - Contains various IP source files, under ./sources/IP, for use in creating 
        a Tcl script for a non-project based design.