
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003659                       # Number of seconds simulated
sim_ticks                                  3658637487                       # Number of ticks simulated
final_tick                               530625000672                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65029                       # Simulator instruction rate (inst/s)
host_op_rate                                    82241                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 117883                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891208                       # Number of bytes of host memory used
host_seconds                                 31036.29                       # Real time elapsed on the host
sim_insts                                  2018260746                       # Number of instructions simulated
sim_ops                                    2552447929                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       261120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        68736                       # Number of bytes read from this memory
system.physmem.bytes_read::total               333568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       100992                       # Number of bytes written to this memory
system.physmem.bytes_written::total            100992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2040                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          537                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2606                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             789                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  789                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       489800                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     71370832                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       524786                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18787322                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                91172739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       489800                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       524786                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1014585                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          27603719                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               27603719                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          27603719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       489800                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     71370832                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       524786                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18787322                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              118776458                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8773712                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3125240                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2540277                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       215486                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1308311                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1214033                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          328521                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9217                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3134787                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17318691                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3125240                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1542554                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3805777                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1150147                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        689107                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1534477                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92055                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8559620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.499523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.303073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4753843     55.54%     55.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          335185      3.92%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          269253      3.15%     62.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653992      7.64%     70.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176849      2.07%     72.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          229153      2.68%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          165913      1.94%     76.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92791      1.08%     78.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1882641     21.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8559620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.356205                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.973930                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3280641                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       670487                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3658412                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24777                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        925301                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       533369                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4698                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20692973                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10138                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        925301                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3521869                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         149343                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       167632                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3436313                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359160                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19954956                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         2775                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148726                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111857                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          138                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27942812                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     93136085                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     93136085                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10873502                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4124                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2361                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           987755                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1862398                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15003                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       340113                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18858459                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3992                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14959047                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        30582                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6547672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     20001880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          688                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8559620                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747630                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.883544                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3011151     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1823170     21.30%     56.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1213685     14.18%     70.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885920     10.35%     81.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       757481      8.85%     89.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       395049      4.62%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338289      3.95%     98.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63156      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71719      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8559620                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          88019     71.39%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17718     14.37%     85.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17558     14.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12465329     83.33%     83.33% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212707      1.42%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1486661      9.94%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792697      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14959047                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.704985                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             123295                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38631587                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25410193                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14574171                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15082342                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        56777                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739040                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          311                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       243247                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        925301                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          67099                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8312                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18862451                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42658                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1862398                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945862                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2340                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7371                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       127677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121700                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249377                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14718481                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393331                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       240562                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2165921                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2076667                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            772590                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.677566                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14583982                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14574171                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9490625                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26796541                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.661118                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354174                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6581829                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       215506                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7634319                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608623                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.133281                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3009226     39.42%     39.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2097059     27.47%     66.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852178     11.16%     78.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       479539      6.28%     84.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393100      5.15%     89.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       159941      2.10%     91.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       191338      2.51%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94929      1.24%     95.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       357009      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7634319                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       357009                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26139879                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38651074                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4421                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 214092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.877371                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.877371                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.139768                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.139768                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66206953                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20148945                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19097727                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8773712                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3234070                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2637967                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217171                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1372243                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1261642                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          347922                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9700                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3235277                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17767291                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3234070                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1609564                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3945092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1151950                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        539361                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1596525                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       104865                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8651849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4706757     54.40%     54.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          261194      3.02%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          487257      5.63%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          484971      5.61%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          300004      3.47%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          240021      2.77%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          151115      1.75%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140598      1.63%     78.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1879932     21.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8651849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.368609                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.025060                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3374275                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       533429                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3788927                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23320                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        931894                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       545779                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          244                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21311812                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1311                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        931894                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3619919                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102077                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        96025                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3561965                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       339965                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20545475                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        141409                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       104131                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28857555                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95847644                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95847644                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17800868                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11056675                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3622                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1754                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           949182                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1900867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       968452                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12342                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       340834                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19362195                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3508                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15408798                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30898                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6570163                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     20102958                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8651849                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2961960     34.23%     34.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1880133     21.73%     55.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1246028     14.40%     70.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       814273      9.41%     79.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       857290      9.91%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       414770      4.79%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       326902      3.78%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        74576      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        75917      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8651849                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          95992     72.54%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         18263     13.80%     86.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18067     13.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12887845     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       206640      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1754      0.01%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1492359      9.69%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       820200      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15408798                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.756246                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132322                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008587                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39632664                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25935904                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     15053955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15541120                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47475                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       740039                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          214                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       233029                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        931894                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          52234                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9145                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19365703                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38381                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1900867                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       968452                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1754                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       135454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120795                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       256249                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15202823                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1423472                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       205974                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2224138                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2154801                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            800666                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732770                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              15058718                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             15053955                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9592231                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27526169                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.715802                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348477                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10368084                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12766773                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6598981                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219577                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7719955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653737                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.148082                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2926941     37.91%     37.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2163789     28.03%     65.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       899476     11.65%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       448164      5.81%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       446919      5.79%     89.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       181384      2.35%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181940      2.36%     93.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        97432      1.26%     95.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       373910      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7719955                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10368084                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12766773                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1896251                       # Number of memory references committed
system.switch_cpus1.commit.loads              1160828                       # Number of loads committed
system.switch_cpus1.commit.membars               1754                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1842911                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11501876                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       263396                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       373910                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26711799                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39663989                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3246                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 121863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10368084                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12766773                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10368084                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.846223                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.846223                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.181721                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.181721                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68296414                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20912769                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19579576                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3508                       # number of misc regfile writes
system.l20.replacements                          2054                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          672241                       # Total number of references to valid blocks.
system.l20.sampled_refs                         10246                       # Sample count of references to valid blocks.
system.l20.avg_refs                         65.610092                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          206.143216                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.411116                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   988.429233                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6984.016435                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.025164                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001637                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.120658                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.852541                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         5239                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   5239                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1947                       # number of Writeback hits
system.l20.Writeback_hits::total                 1947                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         5239                       # number of demand (read+write) hits
system.l20.demand_hits::total                    5239                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         5239                       # number of overall hits
system.l20.overall_hits::total                   5239                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2040                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2054                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2040                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2054                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2040                       # number of overall misses
system.l20.overall_misses::total                 2054                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1342841                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    178735522                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      180078363                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1342841                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    178735522                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       180078363                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1342841                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    178735522                       # number of overall miss cycles
system.l20.overall_miss_latency::total      180078363                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         7279                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               7293                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1947                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1947                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         7279                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                7293                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         7279                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               7293                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.280258                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.281640                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.280258                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.281640                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.280258                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.281640                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 87615.451961                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 87672.036514                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 87615.451961                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 87672.036514                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 95917.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 87615.451961                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 87672.036514                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 429                       # number of writebacks
system.l20.writebacks::total                      429                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2040                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2054                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2040                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2054                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2040                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2054                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    163547481                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    164786893                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    163547481                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    164786893                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1239412                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    163547481                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    164786893                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.280258                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.281640                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.280258                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.281640                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.280258                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.281640                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80170.333824                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 80227.309153                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 80170.333824                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 80227.309153                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 88529.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 80170.333824                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 80227.309153                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           552                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          318480                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8744                       # Sample count of references to valid blocks.
system.l21.avg_refs                         36.422690                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                 270                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.973385                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   247.774974                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7659.251641                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032959                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001828                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.030246                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.934967                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3473                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3473                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1062                       # number of Writeback hits
system.l21.Writeback_hits::total                 1062                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3473                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3473                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3473                       # number of overall hits
system.l21.overall_hits::total                   3473                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          537                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  552                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          537                       # number of demand (read+write) misses
system.l21.demand_misses::total                   552                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          537                       # number of overall misses
system.l21.overall_misses::total                  552                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1011897                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     48977871                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       49989768                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1011897                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     48977871                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        49989768                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1011897                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     48977871                       # number of overall miss cycles
system.l21.overall_miss_latency::total       49989768                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4010                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4025                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1062                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1062                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4010                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4025                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4010                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4025                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.133915                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.137143                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.133915                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.137143                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.133915                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.137143                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 67459.800000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 91206.463687                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 90561.173913                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 67459.800000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 91206.463687                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 90561.173913                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 67459.800000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 91206.463687                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 90561.173913                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 360                       # number of writebacks
system.l21.writebacks::total                      360                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          537                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             552                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          537                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              552                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          537                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             552                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst       894676                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     44796204                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     45690880                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst       894676                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     44796204                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     45690880                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst       894676                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     44796204                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     45690880                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.133915                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.137143                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.133915                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.137143                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.133915                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.137143                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59645.066667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83419.374302                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 82773.333333                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 59645.066667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 83419.374302                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 82773.333333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 59645.066667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 83419.374302                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 82773.333333                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.952976                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001542077                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015175.205231                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.952976                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022361                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1534460                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1534460                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1534460                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1534460                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1534460                       # number of overall hits
system.cpu0.icache.overall_hits::total        1534460                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1608616                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1608616                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1608616                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1608616                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1534477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1534477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1534477                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1534477                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1534477                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1534477                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 94624.470588                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 94624.470588                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 94624.470588                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1356841                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1356841                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1356841                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 96917.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 96917.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7279                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164721396                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7535                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21860.835567                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.458312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.541688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872884                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127116                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1057697                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1057697                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2253                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2253                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1757007                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1757007                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1757007                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1757007                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15996                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15996                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15996                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15996                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15996                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15996                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    720431210                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    720431210                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    720431210                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    720431210                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    720431210                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    720431210                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1073693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1073693                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1773003                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1773003                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1773003                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1773003                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014898                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014898                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009022                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009022                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009022                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009022                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 45038.210178                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45038.210178                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 45038.210178                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45038.210178                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 45038.210178                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45038.210178                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1947                       # number of writebacks
system.cpu0.dcache.writebacks::total             1947                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8717                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8717                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8717                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8717                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8717                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7279                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7279                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7279                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7279                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7279                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    221670508                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    221670508                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    221670508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    221670508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    221670508                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    221670508                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006779                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004105                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004105                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30453.428768                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30453.428768                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30453.428768                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30453.428768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30453.428768                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30453.428768                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.973353                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999496815                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2154087.963362                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.973353                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023996                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743547                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1596506                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1596506                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1596506                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1596506                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1596506                       # number of overall hits
system.cpu1.icache.overall_hits::total        1596506                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1281309                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1281309                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1281309                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1281309                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1281309                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1281309                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1596525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1596525                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1596525                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1596525                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1596525                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1596525                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 67437.315789                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67437.315789                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 67437.315789                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67437.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 67437.315789                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67437.315789                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1026897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1026897                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1026897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1026897                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1026897                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1026897                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68459.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68459.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68459.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68459.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68459.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68459.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4010                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               153150600                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4266                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35900.281294                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.792500                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.207500                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862471                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137529                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1087419                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1087419                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       731975                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        731975                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1754                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1754                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1754                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1819394                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1819394                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1819394                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1819394                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10354                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10354                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10354                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10354                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10354                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10354                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    396159154                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    396159154                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    396159154                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    396159154                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    396159154                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    396159154                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1097773                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1097773                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       731975                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       731975                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1754                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1829748                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1829748                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1829748                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1829748                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009432                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005659                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005659                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005659                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005659                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 38261.459726                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38261.459726                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38261.459726                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38261.459726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38261.459726                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38261.459726                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1062                       # number of writebacks
system.cpu1.dcache.writebacks::total             1062                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6344                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6344                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6344                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6344                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6344                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4010                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4010                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4010                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4010                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4010                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4010                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     71563396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     71563396                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     71563396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     71563396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     71563396                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     71563396                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003653                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002192                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002192                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002192                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002192                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17846.233416                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17846.233416                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17846.233416                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17846.233416                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17846.233416                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17846.233416                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
