$date
	Sun Oct 23 06:11:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#893517
b1101 !
1"
#893518
b1101 &
b1101 %
1$
#893519
0"
#893522
b101000 &
b101000 %
#893526
b10100 &
b10100 %
#893530
b1010 &
b1010 %
#893534
b101 &
b101 %
#893538
b10000 &
b10000 %
#893542
b1000 &
b1000 %
#893546
b100 &
b100 %
#893550
b10 &
b10 %
#893554
b1 &
b1 %
1#
#893558
b0 &
0#
b0 %
0$
#1890938
b1011 &
b1011 %
1$
b1011 !
1"
#1890939
0"
#1890942
b100010 &
b100010 %
#1890946
b10001 &
b10001 %
#1890950
b110100 &
b110100 %
#1890954
b11010 &
b11010 %
#1890958
b1101 &
b1101 %
#1890962
b101000 &
b101000 %
#1890966
b10100 &
b10100 %
#1890970
b1010 &
b1010 %
#1890974
b101 &
b101 %
#1890978
b10000 &
b10000 %
#1890982
b1000 &
b1000 %
#1890986
b100 &
b100 %
#1890990
b10 &
b10 %
#1890994
b1 &
b1 %
1#
#1890998
b0 &
0#
b0 %
0$
#2832580
b11010 !
1"
#2832582
b11010 &
b11010 %
1$
#2832583
0"
#2832586
b1101 &
b1101 %
#2832590
b101000 &
b101000 %
#2832594
b10100 &
b10100 %
#2832598
b1010 &
b1010 %
#2832602
b101 &
b101 %
#2832606
b10000 &
b10000 %
#2832610
b1000 &
b1000 %
#2832614
b100 &
b100 %
#2832618
b10 &
b10 %
#2832622
b1 &
1#
b1 %
#2832626
b0 &
b0 %
0#
0$
#4500012
