
*** Running vivado
    with args -log memristor_CTRL_WEST_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source memristor_CTRL_WEST_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source memristor_CTRL_WEST_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/getz/Desktop/PYNQ-2.7.0/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/getz/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top memristor_CTRL_WEST_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
<<<<<<< HEAD
INFO: [Synth 8-7075] Helper process launched with PID 17248
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1216.723 ; gain = 54.973
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memristor_CTRL_WEST_0' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/synth/memristor_CTRL_WEST_0.vhd:84]
=======
INFO: [Synth 8-7075] Helper process launched with PID 60185
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 2496.137 ; gain = 0.000 ; free physical = 3107 ; free virtual = 14567
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'memristor_CTRL_WEST_0' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0_2/synth/memristor_CTRL_WEST_0.vhd:84]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
<<<<<<< HEAD
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/synth/memristor_CTRL_WEST_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
=======
INFO: [Synth 8-3491] module 'axi_gpio' declared at '/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0_2/synth/memristor_CTRL_WEST_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
<<<<<<< HEAD
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
=======
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
<<<<<<< HEAD
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
=======
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
<<<<<<< HEAD
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
=======
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
<<<<<<< HEAD
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
=======
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
<<<<<<< HEAD
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
=======
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
<<<<<<< HEAD
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
=======
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
<<<<<<< HEAD
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
=======
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
<<<<<<< HEAD
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
=======
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
<<<<<<< HEAD
INFO: [Synth 8-226] default block is never used [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
=======
INFO: [Synth 8-226] default block is never used [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
<<<<<<< HEAD
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'memristor_CTRL_WEST_0' (8#1) [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/synth/memristor_CTRL_WEST_0.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1277.344 ; gain = 115.594
=======
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ipshared/4318/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'memristor_CTRL_WEST_0' (8#1) [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0_2/synth/memristor_CTRL_WEST_0.vhd:84]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2496.137 ; gain = 0.000 ; free physical = 4188 ; free virtual = 15701
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1277.344 ; gain = 115.594
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1277.344 ; gain = 115.594
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1277.344 ; gain = 0.000
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2496.137 ; gain = 0.000 ; free physical = 4235 ; free virtual = 15736
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 2496.137 ; gain = 0.000 ; free physical = 4235 ; free virtual = 15736
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2496.137 ; gain = 0.000 ; free physical = 4183 ; free virtual = 15754
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
<<<<<<< HEAD
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0_board.xdc] for cell 'U0'
Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/ZCU702_Projects/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0/memristor_CTRL_WEST_0.xdc] for cell 'U0'
Parsing XDC File [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1370.320 ; gain = 0.000
=======
Parsing XDC File [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0_2/memristor_CTRL_WEST_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0_2/memristor_CTRL_WEST_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0_2/memristor_CTRL_WEST_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0_2/memristor_CTRL_WEST_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0_2/memristor_CTRL_WEST_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/getz/dev/ZCU702_memristor/design/project_11.gen/sources_1/bd/memristor/ip/memristor_CTRL_WEST_0_2/memristor_CTRL_WEST_0.xdc] for cell 'U0'
Parsing XDC File [/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.062 ; gain = 0.000 ; free physical = 4204 ; free virtual = 15786
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  FDR => FDRE: 24 instances

<<<<<<< HEAD
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1381.613 ; gain = 11.293
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.613 ; gain = 219.863
=======
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2528.062 ; gain = 0.000 ; free physical = 4202 ; free virtual = 15784
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 3186 ; free virtual = 14719
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.613 ; gain = 219.863
=======
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 3186 ; free virtual = 14719
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
<<<<<<< HEAD
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1381.613 ; gain = 219.863
=======
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 3186 ; free virtual = 14719
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1381.613 ; gain = 219.863
=======
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 3166 ; free virtual = 14724
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 11    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1381.613 ; gain = 219.863
=======
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 3656 ; free virtual = 15216
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1381.613 ; gain = 219.863
=======
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:28 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 1165 ; free virtual = 12703
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1389.656 ; gain = 227.906
=======
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:29 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 1154 ; free virtual = 12694
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1390.480 ; gain = 228.730
=======
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:30 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 1138 ; free virtual = 12679
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1396.219 ; gain = 234.469
=======
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 2632 ; free virtual = 14161
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1396.219 ; gain = 234.469
=======
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 2632 ; free virtual = 14161
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1396.219 ; gain = 234.469
=======
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 2632 ; free virtual = 14161
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1396.219 ; gain = 234.469
=======
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 2632 ; free virtual = 14161
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1396.219 ; gain = 234.469
=======
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 2632 ; free virtual = 14161
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1396.219 ; gain = 234.469
=======
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 2632 ; free virtual = 14161
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |     7|
|4     |LUT4 |     8|
|5     |LUT5 |     9|
|6     |LUT6 |    12|
|7     |FDRE |    47|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
<<<<<<< HEAD
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1396.219 ; gain = 234.469
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 1396.219 ; gain = 130.199
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1396.219 ; gain = 234.469
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1396.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1419.258 ; gain = 0.000
=======
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2528.062 ; gain = 31.926 ; free physical = 2632 ; free virtual = 14161
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:35 . Memory (MB): peak = 2528.062 ; gain = 0.000 ; free physical = 2678 ; free virtual = 14207
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:01:42 . Memory (MB): peak = 2528.070 ; gain = 31.926 ; free physical = 2678 ; free virtual = 14207
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2528.070 ; gain = 0.000 ; free physical = 2678 ; free virtual = 14207
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.070 ; gain = 0.000 ; free physical = 2965 ; free virtual = 14480
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
<<<<<<< HEAD
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1419.258 ; gain = 257.508
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/memristor_CTRL_WEST_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP memristor_CTRL_WEST_0, cache-ID = 7549d79d8692a84c
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/ZCU702_Projects/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/memristor_CTRL_WEST_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memristor_CTRL_WEST_0_utilization_synth.rpt -pb memristor_CTRL_WEST_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 13:56:36 2024...
=======
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:57 . Memory (MB): peak = 2528.070 ; gain = 32.023 ; free physical = 3076 ; free virtual = 14590
INFO: [Common 17-1381] The checkpoint '/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/memristor_CTRL_WEST_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP memristor_CTRL_WEST_0, cache-ID = b9ddf0d94823c28e
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/getz/dev/ZCU702_memristor/design/project_11.runs/memristor_CTRL_WEST_0_synth_1/memristor_CTRL_WEST_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file memristor_CTRL_WEST_0_utilization_synth.rpt -pb memristor_CTRL_WEST_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 19 14:45:57 2024...
>>>>>>> ecc26b050c5f879286fbf40215dbf6737c58d8e1
