vendor_name = ModelSim
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_2013/LEDR_0_7_out/led_0_7_out.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Address_Decoder/addr_decode.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Address_Decoder/addr_decode.bsf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/ALU/ALU.bsf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Control_Unit/control.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Control_Unit/control.bsf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/General_Register/gen_reg.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/General_Register/gen_reg.bsf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/MUX_4_input/mux_4.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/MUX_4_input/mux_4.bsf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Program_Counter/pc_reg.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Program_Counter/pc_reg.bsf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Register_File/REG_FILE.bsf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Register_File/REG_FILE.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/ALU/ALU.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/Main_Mem.qip
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/Main_Mem.v
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.hex
source_file = 1, C:/altera/12.0/quartus/qdesigns/Lecture_Examples/Lecture_11/Controller_Top_Level/Waveform.vwf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/Waveform1.vwf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/test_mif.mif
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/db/controller.cbx.xml
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/db/altsyncram_smq1.tdf
source_file = 1, G:/class/ECE444_FA13/Lecture_Examples/Lecture_11_revised_10_17_2013/Controller_Top_Level/controller.sdc
design_name = controller
instance = comp, \alu_unit|Add0~6 , alu_unit|Add0~6, controller, 1
instance = comp, \alu_unit|Add0~8 , alu_unit|Add0~8, controller, 1
instance = comp, \alu_unit|Add0~10 , alu_unit|Add0~10, controller, 1
instance = comp, \alu_unit|Add0~12 , alu_unit|Add0~12, controller, 1
instance = comp, \alu_unit|Add0~14 , alu_unit|Add0~14, controller, 1
instance = comp, \alu_unit|Add1~0 , alu_unit|Add1~0, controller, 1
instance = comp, \alu_unit|Add1~4 , alu_unit|Add1~4, controller, 1
instance = comp, \alu_unit|Add1~6 , alu_unit|Add1~6, controller, 1
instance = comp, \alu_unit|Add1~8 , alu_unit|Add1~8, controller, 1
instance = comp, \alu_unit|Add1~10 , alu_unit|Add1~10, controller, 1
instance = comp, \alu_unit|Add1~12 , alu_unit|Add1~12, controller, 1
instance = comp, \alu_unit|Add1~14 , alu_unit|Add1~14, controller, 1
instance = comp, \control_unit|state[4]~3 , control_unit|state[4]~3, controller, 1
instance = comp, \control_unit|WideOr1~0 , control_unit|WideOr1~0, controller, 1
instance = comp, \control_unit|Mux4~1 , control_unit|Mux4~1, controller, 1
instance = comp, \control_unit|Mux3~2 , control_unit|Mux3~2, controller, 1
instance = comp, \control_unit|Mux3~3 , control_unit|Mux3~3, controller, 1
instance = comp, \control_unit|Mux3~4 , control_unit|Mux3~4, controller, 1
instance = comp, \STATUS_reg|Y[1] , STATUS_reg|Y[1], controller, 1
instance = comp, \control_unit|Selector1~0 , control_unit|Selector1~0, controller, 1
instance = comp, \control_unit|Selector1~1 , control_unit|Selector1~1, controller, 1
instance = comp, \control_unit|Decoder2~4 , control_unit|Decoder2~4, controller, 1
instance = comp, \control_unit|Decoder2~5 , control_unit|Decoder2~5, controller, 1
instance = comp, \REG_file|B[6] , REG_file|B[6], controller, 1
instance = comp, \control_unit|WideOr13~0 , control_unit|WideOr13~0, controller, 1
instance = comp, \alu_unit|Mux8~2 , alu_unit|Mux8~2, controller, 1
instance = comp, \alu_unit|Mux8~5 , alu_unit|Mux8~5, controller, 1
instance = comp, \alu_unit|Equal1~0 , alu_unit|Equal1~0, controller, 1
instance = comp, \alu_unit|Equal1~1 , alu_unit|Equal1~1, controller, 1
instance = comp, \alu_unit|Equal1~2 , alu_unit|Equal1~2, controller, 1
instance = comp, \alu_unit|Equal1~3 , alu_unit|Equal1~3, controller, 1
instance = comp, \alu_unit|Equal1~4 , alu_unit|Equal1~4, controller, 1
instance = comp, \alu_unit|Y~0 , alu_unit|Y~0, controller, 1
instance = comp, \alu_unit|Y~6 , alu_unit|Y~6, controller, 1
instance = comp, \REG_file|Mux7~0 , REG_file|Mux7~0, controller, 1
instance = comp, \REG_file|file[2][2] , REG_file|file[2][2], controller, 1
instance = comp, \REG_file|file[0][2] , REG_file|file[0][2], controller, 1
instance = comp, \REG_file|Mux5~0 , REG_file|Mux5~0, controller, 1
instance = comp, \REG_file|file[3][4] , REG_file|file[3][4], controller, 1
instance = comp, \REG_file|Mux2~0 , REG_file|Mux2~0, controller, 1
instance = comp, \REG_file|file[2][6] , REG_file|file[2][6], controller, 1
instance = comp, \REG_file|file[0][6] , REG_file|file[0][6], controller, 1
instance = comp, \REG_file|Mux1~0 , REG_file|Mux1~0, controller, 1
instance = comp, \REG_file|file[1][7] , REG_file|file[1][7], controller, 1
instance = comp, \REG_file|file[0][7] , REG_file|file[0][7], controller, 1
instance = comp, \REG_file|Mux0~0 , REG_file|Mux0~0, controller, 1
instance = comp, \REG_file|Mux8~0 , REG_file|Mux8~0, controller, 1
instance = comp, \REG_file|Mux9~0 , REG_file|Mux9~0, controller, 1
instance = comp, \REG_file|Mux9~1 , REG_file|Mux9~1, controller, 1
instance = comp, \REG_file|Mux12~0 , REG_file|Mux12~0, controller, 1
instance = comp, \REG_file|Mux13~0 , REG_file|Mux13~0, controller, 1
instance = comp, \REG_file|Mux14~0 , REG_file|Mux14~0, controller, 1
instance = comp, \file_mux|Mux7~5 , file_mux|Mux7~5, controller, 1
instance = comp, \file_mux|Mux7~6 , file_mux|Mux7~6, controller, 1
instance = comp, \control_unit|WideOr7~0 , control_unit|WideOr7~0, controller, 1
instance = comp, \file_mux|Mux6~2 , file_mux|Mux6~2, controller, 1
instance = comp, \file_mux|Mux5~2 , file_mux|Mux5~2, controller, 1
instance = comp, \file_mux|Mux4~2 , file_mux|Mux4~2, controller, 1
instance = comp, \file_mux|Mux4~3 , file_mux|Mux4~3, controller, 1
instance = comp, \file_mux|Mux3~2 , file_mux|Mux3~2, controller, 1
instance = comp, \file_mux|Mux3~3 , file_mux|Mux3~3, controller, 1
instance = comp, \file_mux|Mux1~2 , file_mux|Mux1~2, controller, 1
instance = comp, \file_mux|Mux1~3 , file_mux|Mux1~3, controller, 1
instance = comp, \alu_unit|ovr~3 , alu_unit|ovr~3, controller, 1
instance = comp, \file_mux|Mux7~8 , file_mux|Mux7~8, controller, 1
instance = comp, \file_mux|Mux6~5 , file_mux|Mux6~5, controller, 1
instance = comp, \file_mux|Mux5~5 , file_mux|Mux5~5, controller, 1
instance = comp, \file_mux|Mux4~5 , file_mux|Mux4~5, controller, 1
instance = comp, \file_mux|Mux3~5 , file_mux|Mux3~5, controller, 1
instance = comp, \file_mux|Mux1~5 , file_mux|Mux1~5, controller, 1
instance = comp, \control_unit|Mux0~0 , control_unit|Mux0~0, controller, 1
instance = comp, \control_unit|Mux0~1 , control_unit|Mux0~1, controller, 1
instance = comp, \clk~I , clk, controller, 1
instance = comp, \clk~clkctrl , clk~clkctrl, controller, 1
instance = comp, \control_unit|Mux3~0 , control_unit|Mux3~0, controller, 1
instance = comp, \control_unit|state[4]~0 , control_unit|state[4]~0, controller, 1
instance = comp, \PC|OUT[0]~8 , PC|OUT[0]~8, controller, 1
instance = comp, \control_unit|Mux2~2 , control_unit|Mux2~2, controller, 1
instance = comp, \control_unit|Mux2~3 , control_unit|Mux2~3, controller, 1
instance = comp, \control_unit|state[2]~1 , control_unit|state[2]~1, controller, 1
instance = comp, \PC|OUT[2]~13 , PC|OUT[2]~13, controller, 1
instance = comp, \PC|OUT[3]~15 , PC|OUT[3]~15, controller, 1
instance = comp, \MD|Y[4] , MD|Y[4], controller, 1
instance = comp, \MA_addr|MA[4]~6 , MA_addr|MA[4]~6, controller, 1
instance = comp, \PC|OUT[4]~17 , PC|OUT[4]~17, controller, 1
instance = comp, \rst~I , rst, controller, 1
instance = comp, \rst~clkctrl , rst~clkctrl, controller, 1
instance = comp, \control_unit|Selector0~0 , control_unit|Selector0~0, controller, 1
instance = comp, \REG_file|file[3][7]~feeder , REG_file|file[3][7]~feeder, controller, 1
instance = comp, \control_unit|WideOr13~2 , control_unit|WideOr13~2, controller, 1
instance = comp, \control_unit|WideOr8~2 , control_unit|WideOr8~2, controller, 1
instance = comp, \MD|Y[6] , MD|Y[6], controller, 1
instance = comp, \MA_addr|MA[6]~8 , MA_addr|MA[6]~8, controller, 1
instance = comp, \MD|Y[7] , MD|Y[7], controller, 1
instance = comp, \MA_addr|MA[7]~9 , MA_addr|MA[7]~9, controller, 1
instance = comp, \control_unit|Decoder2~2 , control_unit|Decoder2~2, controller, 1
instance = comp, \control_unit|Decoder2~6 , control_unit|Decoder2~6, controller, 1
instance = comp, \IR|Y[5] , IR|Y[5], controller, 1
instance = comp, \file_mux|Mux7~2 , file_mux|Mux7~2, controller, 1
instance = comp, \file_mux|Mux7~3 , file_mux|Mux7~3, controller, 1
instance = comp, \file_mux|Mux7~4 , file_mux|Mux7~4, controller, 1
instance = comp, \alu_unit|Y~1 , alu_unit|Y~1, controller, 1
instance = comp, \REG_file|file[1][0]~feeder , REG_file|file[1][0]~feeder, controller, 1
instance = comp, \REG_file|Decoder0~1 , REG_file|Decoder0~1, controller, 1
instance = comp, \REG_file|file[1][0] , REG_file|file[1][0], controller, 1
instance = comp, \REG_file|Decoder0~0 , REG_file|Decoder0~0, controller, 1
instance = comp, \REG_file|file[2][0] , REG_file|file[2][0], controller, 1
instance = comp, \REG_file|Decoder0~2 , REG_file|Decoder0~2, controller, 1
instance = comp, \REG_file|file[0][0] , REG_file|file[0][0], controller, 1
instance = comp, \REG_file|Mux15~0 , REG_file|Mux15~0, controller, 1
instance = comp, \REG_file|Mux15~1 , REG_file|Mux15~1, controller, 1
instance = comp, \control_unit|WideOr8~0 , control_unit|WideOr8~0, controller, 1
instance = comp, \control_unit|WideOr8~1 , control_unit|WideOr8~1, controller, 1
instance = comp, \REG_file|B[0]~0 , REG_file|B[0]~0, controller, 1
instance = comp, \REG_file|B[0] , REG_file|B[0], controller, 1
instance = comp, \alu_unit|Add1~2 , alu_unit|Add1~2, controller, 1
instance = comp, \file_mux|Mux6~3 , file_mux|Mux6~3, controller, 1
instance = comp, \control_unit|WideOr7~1 , control_unit|WideOr7~1, controller, 1
instance = comp, \file_mux|Mux6~4 , file_mux|Mux6~4, controller, 1
instance = comp, \REG_file|file[1][1] , REG_file|file[1][1], controller, 1
instance = comp, \REG_file|file[0][1] , REG_file|file[0][1], controller, 1
instance = comp, \IR|Y[3] , IR|Y[3], controller, 1
instance = comp, \REG_file|Mux6~0 , REG_file|Mux6~0, controller, 1
instance = comp, \REG_file|file[2][1]~feeder , REG_file|file[2][1]~feeder, controller, 1
instance = comp, \REG_file|file[2][1] , REG_file|file[2][1], controller, 1
instance = comp, \REG_file|Mux6~1 , REG_file|Mux6~1, controller, 1
instance = comp, \REG_file|A[1] , REG_file|A[1], controller, 1
instance = comp, \REG_file|file[3][2]~feeder , REG_file|file[3][2]~feeder, controller, 1
instance = comp, \REG_file|file[3][2] , REG_file|file[3][2], controller, 1
instance = comp, \IR|Y[0] , IR|Y[0], controller, 1
instance = comp, \REG_file|Mux13~1 , REG_file|Mux13~1, controller, 1
instance = comp, \REG_file|B[2] , REG_file|B[2], controller, 1
instance = comp, \alu_unit|Y~2 , alu_unit|Y~2, controller, 1
instance = comp, \file_mux|Mux5~3 , file_mux|Mux5~3, controller, 1
instance = comp, \file_mux|Mux5~4 , file_mux|Mux5~4, controller, 1
instance = comp, \REG_file|file[1][2]~feeder , REG_file|file[1][2]~feeder, controller, 1
instance = comp, \REG_file|file[1][2] , REG_file|file[1][2], controller, 1
instance = comp, \file_mux|Mux4~4 , file_mux|Mux4~4, controller, 1
instance = comp, \REG_file|file[2][3] , REG_file|file[2][3], controller, 1
instance = comp, \REG_file|file[0][3] , REG_file|file[0][3], controller, 1
instance = comp, \REG_file|file[1][3] , REG_file|file[1][3], controller, 1
instance = comp, \REG_file|Mux4~0 , REG_file|Mux4~0, controller, 1
instance = comp, \REG_file|file[3][3]~feeder , REG_file|file[3][3]~feeder, controller, 1
instance = comp, \REG_file|file[3][3] , REG_file|file[3][3], controller, 1
instance = comp, \REG_file|Mux4~1 , REG_file|Mux4~1, controller, 1
instance = comp, \REG_file|A[3] , REG_file|A[3], controller, 1
instance = comp, \file_mux|Mux3~4 , file_mux|Mux3~4, controller, 1
instance = comp, \REG_file|file[2][4] , REG_file|file[2][4], controller, 1
instance = comp, \REG_file|file[0][4] , REG_file|file[0][4], controller, 1
instance = comp, \REG_file|Mux3~0 , REG_file|Mux3~0, controller, 1
instance = comp, \REG_file|file[1][4] , REG_file|file[1][4], controller, 1
instance = comp, \REG_file|Mux3~1 , REG_file|Mux3~1, controller, 1
instance = comp, \REG_file|A[4] , REG_file|A[4], controller, 1
instance = comp, \REG_file|file[1][5] , REG_file|file[1][5], controller, 1
instance = comp, \REG_file|file[0][5] , REG_file|file[0][5], controller, 1
instance = comp, \REG_file|Mux10~0 , REG_file|Mux10~0, controller, 1
instance = comp, \REG_file|Mux10~1 , REG_file|Mux10~1, controller, 1
instance = comp, \REG_file|B[5] , REG_file|B[5], controller, 1
instance = comp, \alu_unit|Y~5 , alu_unit|Y~5, controller, 1
instance = comp, \file_mux|Mux2~5 , file_mux|Mux2~5, controller, 1
instance = comp, \file_mux|Mux2~2 , file_mux|Mux2~2, controller, 1
instance = comp, \file_mux|Mux2~3 , file_mux|Mux2~3, controller, 1
instance = comp, \file_mux|Mux2~4 , file_mux|Mux2~4, controller, 1
instance = comp, \REG_file|file[3][5]~feeder , REG_file|file[3][5]~feeder, controller, 1
instance = comp, \REG_file|file[3][5] , REG_file|file[3][5], controller, 1
instance = comp, \REG_file|file[2][5] , REG_file|file[2][5], controller, 1
instance = comp, \REG_file|Mux2~1 , REG_file|Mux2~1, controller, 1
instance = comp, \REG_file|A[5] , REG_file|A[5], controller, 1
instance = comp, \file_mux|Mux1~4 , file_mux|Mux1~4, controller, 1
instance = comp, \REG_file|file[1][6] , REG_file|file[1][6], controller, 1
instance = comp, \REG_file|file[3][6]~feeder , REG_file|file[3][6]~feeder, controller, 1
instance = comp, \REG_file|file[3][6] , REG_file|file[3][6], controller, 1
instance = comp, \REG_file|Mux1~1 , REG_file|Mux1~1, controller, 1
instance = comp, \REG_file|A[6] , REG_file|A[6], controller, 1
instance = comp, \Memory|altsyncram_component|auto_generated|ram_block1a0 , Memory|altsyncram_component|auto_generated|ram_block1a0, controller, 1
instance = comp, \IR|Y[2] , IR|Y[2], controller, 1
instance = comp, \REG_file|Mux5~1 , REG_file|Mux5~1, controller, 1
instance = comp, \REG_file|A[2] , REG_file|A[2], controller, 1
instance = comp, \IR|Y[1] , IR|Y[1], controller, 1
instance = comp, \REG_file|Decoder0~3 , REG_file|Decoder0~3, controller, 1
instance = comp, \REG_file|file[3][7] , REG_file|file[3][7], controller, 1
instance = comp, \REG_file|Mux0~1 , REG_file|Mux0~1, controller, 1
instance = comp, \REG_file|A[7] , REG_file|A[7], controller, 1
instance = comp, \file_mux|Mux0~5 , file_mux|Mux0~5, controller, 1
instance = comp, \file_mux|Mux0~2 , file_mux|Mux0~2, controller, 1
instance = comp, \alu_unit|Y~7 , alu_unit|Y~7, controller, 1
instance = comp, \file_mux|Mux0~3 , file_mux|Mux0~3, controller, 1
instance = comp, \file_mux|Mux0~4 , file_mux|Mux0~4, controller, 1
instance = comp, \REG_file|file[2][7] , REG_file|file[2][7], controller, 1
instance = comp, \REG_file|Mux8~1 , REG_file|Mux8~1, controller, 1
instance = comp, \REG_file|B[7] , REG_file|B[7], controller, 1
instance = comp, \REG_file|file[3][1]~feeder , REG_file|file[3][1]~feeder, controller, 1
instance = comp, \REG_file|file[3][1] , REG_file|file[3][1], controller, 1
instance = comp, \REG_file|Mux14~1 , REG_file|Mux14~1, controller, 1
instance = comp, \REG_file|B[1] , REG_file|B[1], controller, 1
instance = comp, \alu_unit|LessThan0~1 , alu_unit|LessThan0~1, controller, 1
instance = comp, \alu_unit|LessThan0~3 , alu_unit|LessThan0~3, controller, 1
instance = comp, \alu_unit|LessThan0~5 , alu_unit|LessThan0~5, controller, 1
instance = comp, \alu_unit|LessThan0~7 , alu_unit|LessThan0~7, controller, 1
instance = comp, \alu_unit|LessThan0~9 , alu_unit|LessThan0~9, controller, 1
instance = comp, \alu_unit|LessThan0~11 , alu_unit|LessThan0~11, controller, 1
instance = comp, \alu_unit|LessThan0~13 , alu_unit|LessThan0~13, controller, 1
instance = comp, \alu_unit|LessThan0~14 , alu_unit|LessThan0~14, controller, 1
instance = comp, \alu_unit|neg~2 , alu_unit|neg~2, controller, 1
instance = comp, \control_unit|WideOr13~1 , control_unit|WideOr13~1, controller, 1
instance = comp, \STATUS_reg|Y[0] , STATUS_reg|Y[0], controller, 1
instance = comp, \control_unit|WideOr4~0 , control_unit|WideOr4~0, controller, 1
instance = comp, \REG_file|Mux11~0 , REG_file|Mux11~0, controller, 1
instance = comp, \REG_file|Mux11~1 , REG_file|Mux11~1, controller, 1
instance = comp, \REG_file|B[4] , REG_file|B[4], controller, 1
instance = comp, \alu_unit|Y~4 , alu_unit|Y~4, controller, 1
instance = comp, \alu_unit|Mux8~9 , alu_unit|Mux8~9, controller, 1
instance = comp, \REG_file|Mux12~1 , REG_file|Mux12~1, controller, 1
instance = comp, \REG_file|B[3] , REG_file|B[3], controller, 1
instance = comp, \alu_unit|Y~3 , alu_unit|Y~3, controller, 1
instance = comp, \alu_unit|Mux8~8 , alu_unit|Mux8~8, controller, 1
instance = comp, \alu_unit|Mux8~7 , alu_unit|Mux8~7, controller, 1
instance = comp, \alu_unit|Mux8~10 , alu_unit|Mux8~10, controller, 1
instance = comp, \alu_unit|Mux8~1 , alu_unit|Mux8~1, controller, 1
instance = comp, \alu_unit|Mux8~0 , alu_unit|Mux8~0, controller, 1
instance = comp, \alu_unit|Mux8~3 , alu_unit|Mux8~3, controller, 1
instance = comp, \alu_unit|Add0~0 , alu_unit|Add0~0, controller, 1
instance = comp, \alu_unit|Add0~2 , alu_unit|Add0~2, controller, 1
instance = comp, \alu_unit|Add0~4 , alu_unit|Add0~4, controller, 1
instance = comp, \alu_unit|Add0~16 , alu_unit|Add0~16, controller, 1
instance = comp, \alu_unit|Mux8~4 , alu_unit|Mux8~4, controller, 1
instance = comp, \alu_unit|ovr~2 , alu_unit|ovr~2, controller, 1
instance = comp, \alu_unit|Mux8~6 , alu_unit|Mux8~6, controller, 1
instance = comp, \alu_unit|Mux8~11 , alu_unit|Mux8~11, controller, 1
instance = comp, \STATUS_reg|Y[2] , STATUS_reg|Y[2], controller, 1
instance = comp, \control_unit|WideOr4 , control_unit|WideOr4, controller, 1
instance = comp, \control_unit|Selector0~1 , control_unit|Selector0~1, controller, 1
instance = comp, \control_unit|Decoder2~3 , control_unit|Decoder2~3, controller, 1
instance = comp, \control_unit|Selector1~2 , control_unit|Selector1~2, controller, 1
instance = comp, \PC|OUT[7]~10 , PC|OUT[7]~10, controller, 1
instance = comp, \PC|OUT[4] , PC|OUT[4], controller, 1
instance = comp, \PC|OUT[5]~19 , PC|OUT[5]~19, controller, 1
instance = comp, \PC|OUT[5] , PC|OUT[5], controller, 1
instance = comp, \MA_addr|MA[5]~7 , MA_addr|MA[5]~7, controller, 1
instance = comp, \MD|Y[3] , MD|Y[3], controller, 1
instance = comp, \PC|OUT[3] , PC|OUT[3], controller, 1
instance = comp, \MA_addr|MA[3]~5 , MA_addr|MA[3]~5, controller, 1
instance = comp, \IR|Y[4] , IR|Y[4], controller, 1
instance = comp, \control_unit|WideOr2~0 , control_unit|WideOr2~0, controller, 1
instance = comp, \control_unit|state[2] , control_unit|state[2], controller, 1
instance = comp, \control_unit|WideOr12~0 , control_unit|WideOr12~0, controller, 1
instance = comp, \control_unit|WideOr12~1 , control_unit|WideOr12~1, controller, 1
instance = comp, \MD|Y[0] , MD|Y[0], controller, 1
instance = comp, \PC|OUT[0] , PC|OUT[0], controller, 1
instance = comp, \PC|OUT[1]~11 , PC|OUT[1]~11, controller, 1
instance = comp, \MD|Y[2] , MD|Y[2], controller, 1
instance = comp, \PC|OUT[2] , PC|OUT[2], controller, 1
instance = comp, \MA_addr|MA[2]~4 , MA_addr|MA[2]~4, controller, 1
instance = comp, \MD|Y[5] , MD|Y[5], controller, 1
instance = comp, \MA_addr|WideOr0~0 , MA_addr|WideOr0~0, controller, 1
instance = comp, \MA_addr|WideOr0~1 , MA_addr|WideOr0~1, controller, 1
instance = comp, \MD|Y[1] , MD|Y[1], controller, 1
instance = comp, \MA_addr|MA[1]~3 , MA_addr|MA[1]~3, controller, 1
instance = comp, \IR|Y[7] , IR|Y[7], controller, 1
instance = comp, \control_unit|Decoder1~0 , control_unit|Decoder1~0, controller, 1
instance = comp, \control_unit|state[4] , control_unit|state[4], controller, 1
instance = comp, \control_unit|inst_err~0 , control_unit|inst_err~0, controller, 1
instance = comp, \control_unit|state[4]~4 , control_unit|state[4]~4, controller, 1
instance = comp, \control_unit|Mux1~1 , control_unit|Mux1~1, controller, 1
instance = comp, \control_unit|Mux1~0 , control_unit|Mux1~0, controller, 1
instance = comp, \control_unit|Mux1~2 , control_unit|Mux1~2, controller, 1
instance = comp, \control_unit|Mux1~3 , control_unit|Mux1~3, controller, 1
instance = comp, \control_unit|state[3] , control_unit|state[3], controller, 1
instance = comp, \control_unit|next_state~0 , control_unit|next_state~0, controller, 1
instance = comp, \control_unit|next_state~1 , control_unit|next_state~1, controller, 1
instance = comp, \control_unit|state[5] , control_unit|state[5], controller, 1
instance = comp, \control_unit|WideOr3~0 , control_unit|WideOr3~0, controller, 1
instance = comp, \control_unit|Mux4~0 , control_unit|Mux4~0, controller, 1
instance = comp, \control_unit|Mux4~2 , control_unit|Mux4~2, controller, 1
instance = comp, \control_unit|state[0] , control_unit|state[0], controller, 1
instance = comp, \control_unit|Mux3~1 , control_unit|Mux3~1, controller, 1
instance = comp, \control_unit|state[1]~2 , control_unit|state[1]~2, controller, 1
instance = comp, \control_unit|next_state~2 , control_unit|next_state~2, controller, 1
instance = comp, \control_unit|state[1] , control_unit|state[1], controller, 1
instance = comp, \control_unit|WideOr6~0 , control_unit|WideOr6~0, controller, 1
instance = comp, \control_unit|WideOr6~1 , control_unit|WideOr6~1, controller, 1
instance = comp, \MA_addr|MA[0]~2 , MA_addr|MA[0]~2, controller, 1
instance = comp, \file_mux|Mux7~7 , file_mux|Mux7~7, controller, 1
instance = comp, \REG_file|file[3][0]~feeder , REG_file|file[3][0]~feeder, controller, 1
instance = comp, \REG_file|file[3][0] , REG_file|file[3][0], controller, 1
instance = comp, \REG_file|Mux7~1 , REG_file|Mux7~1, controller, 1
instance = comp, \REG_file|A[0] , REG_file|A[0], controller, 1
instance = comp, \IR|Y[6] , IR|Y[6], controller, 1
instance = comp, \control_unit|WideOr0~0 , control_unit|WideOr0~0, controller, 1
instance = comp, \control_unit|inst_err~1 , control_unit|inst_err~1, controller, 1
instance = comp, \control_unit|inst_err~2 , control_unit|inst_err~2, controller, 1
instance = comp, \control_unit|WideOr5~0 , control_unit|WideOr5~0, controller, 1
instance = comp, \PC|OUT[1] , PC|OUT[1], controller, 1
instance = comp, \PC|OUT[6]~21 , PC|OUT[6]~21, controller, 1
instance = comp, \PC|OUT[6] , PC|OUT[6], controller, 1
instance = comp, \PC|OUT[7]~23 , PC|OUT[7]~23, controller, 1
instance = comp, \PC|OUT[7] , PC|OUT[7], controller, 1
instance = comp, \led_out|ledr_out[0]~feeder , led_out|ledr_out[0]~feeder, controller, 1
instance = comp, \led_out|always0~0 , led_out|always0~0, controller, 1
instance = comp, \led_out|always0~1 , led_out|always0~1, controller, 1
instance = comp, \led_out|ledr_out[0] , led_out|ledr_out[0], controller, 1
instance = comp, \led_out|ledr_out[1] , led_out|ledr_out[1], controller, 1
instance = comp, \led_out|ledr_out[2] , led_out|ledr_out[2], controller, 1
instance = comp, \led_out|ledr_out[3]~feeder , led_out|ledr_out[3]~feeder, controller, 1
instance = comp, \led_out|ledr_out[3] , led_out|ledr_out[3], controller, 1
instance = comp, \led_out|ledr_out[4]~feeder , led_out|ledr_out[4]~feeder, controller, 1
instance = comp, \led_out|ledr_out[4] , led_out|ledr_out[4], controller, 1
instance = comp, \led_out|ledr_out[5]~feeder , led_out|ledr_out[5]~feeder, controller, 1
instance = comp, \led_out|ledr_out[5] , led_out|ledr_out[5], controller, 1
instance = comp, \led_out|ledr_out[6] , led_out|ledr_out[6], controller, 1
instance = comp, \led_out|ledr_out[7]~feeder , led_out|ledr_out[7]~feeder, controller, 1
instance = comp, \led_out|ledr_out[7] , led_out|ledr_out[7], controller, 1
instance = comp, \IN[0]~I , IN[0], controller, 1
instance = comp, \IN[1]~I , IN[1], controller, 1
instance = comp, \IN[2]~I , IN[2], controller, 1
instance = comp, \IN[3]~I , IN[3], controller, 1
instance = comp, \IN[4]~I , IN[4], controller, 1
instance = comp, \IN[5]~I , IN[5], controller, 1
instance = comp, \IN[6]~I , IN[6], controller, 1
instance = comp, \IN[7]~I , IN[7], controller, 1
instance = comp, \OUT[0]~I , OUT[0], controller, 1
instance = comp, \OUT[1]~I , OUT[1], controller, 1
instance = comp, \OUT[2]~I , OUT[2], controller, 1
instance = comp, \OUT[3]~I , OUT[3], controller, 1
instance = comp, \OUT[4]~I , OUT[4], controller, 1
instance = comp, \OUT[5]~I , OUT[5], controller, 1
instance = comp, \OUT[6]~I , OUT[6], controller, 1
instance = comp, \OUT[7]~I , OUT[7], controller, 1
instance = comp, \inst_err~I , inst_err, controller, 1
instance = comp, \state_err~I , state_err, controller, 1
instance = comp, \state[0]~I , state[0], controller, 1
instance = comp, \state[1]~I , state[1], controller, 1
instance = comp, \state[2]~I , state[2], controller, 1
instance = comp, \state[3]~I , state[3], controller, 1
instance = comp, \state[4]~I , state[4], controller, 1
instance = comp, \state[5]~I , state[5], controller, 1
instance = comp, \PC_out[0]~I , PC_out[0], controller, 1
instance = comp, \PC_out[1]~I , PC_out[1], controller, 1
instance = comp, \PC_out[2]~I , PC_out[2], controller, 1
instance = comp, \PC_out[3]~I , PC_out[3], controller, 1
instance = comp, \PC_out[4]~I , PC_out[4], controller, 1
instance = comp, \PC_out[5]~I , PC_out[5], controller, 1
instance = comp, \PC_out[6]~I , PC_out[6], controller, 1
instance = comp, \PC_out[7]~I , PC_out[7], controller, 1
instance = comp, \IR_out[0]~I , IR_out[0], controller, 1
instance = comp, \IR_out[1]~I , IR_out[1], controller, 1
instance = comp, \IR_out[2]~I , IR_out[2], controller, 1
instance = comp, \IR_out[3]~I , IR_out[3], controller, 1
instance = comp, \IR_out[4]~I , IR_out[4], controller, 1
instance = comp, \IR_out[5]~I , IR_out[5], controller, 1
instance = comp, \IR_out[6]~I , IR_out[6], controller, 1
instance = comp, \IR_out[7]~I , IR_out[7], controller, 1
instance = comp, \MD_out[0]~I , MD_out[0], controller, 1
instance = comp, \MD_out[1]~I , MD_out[1], controller, 1
instance = comp, \MD_out[2]~I , MD_out[2], controller, 1
instance = comp, \MD_out[3]~I , MD_out[3], controller, 1
instance = comp, \MD_out[4]~I , MD_out[4], controller, 1
instance = comp, \MD_out[5]~I , MD_out[5], controller, 1
instance = comp, \MD_out[6]~I , MD_out[6], controller, 1
instance = comp, \MD_out[7]~I , MD_out[7], controller, 1
instance = comp, \MEM_out[0]~I , MEM_out[0], controller, 1
instance = comp, \MEM_out[1]~I , MEM_out[1], controller, 1
instance = comp, \MEM_out[2]~I , MEM_out[2], controller, 1
instance = comp, \MEM_out[3]~I , MEM_out[3], controller, 1
instance = comp, \MEM_out[4]~I , MEM_out[4], controller, 1
instance = comp, \MEM_out[5]~I , MEM_out[5], controller, 1
instance = comp, \MEM_out[6]~I , MEM_out[6], controller, 1
instance = comp, \MEM_out[7]~I , MEM_out[7], controller, 1
instance = comp, \ledr_out[0]~I , ledr_out[0], controller, 1
instance = comp, \ledr_out[1]~I , ledr_out[1], controller, 1
instance = comp, \ledr_out[2]~I , ledr_out[2], controller, 1
instance = comp, \ledr_out[3]~I , ledr_out[3], controller, 1
instance = comp, \ledr_out[4]~I , ledr_out[4], controller, 1
instance = comp, \ledr_out[5]~I , ledr_out[5], controller, 1
instance = comp, \ledr_out[6]~I , ledr_out[6], controller, 1
instance = comp, \ledr_out[7]~I , ledr_out[7], controller, 1
