<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3689" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3689{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3689{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3689{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3689{left:70px;bottom:786px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t5_3689{left:70px;bottom:769px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t6_3689{left:70px;bottom:719px;letter-spacing:-0.09px;}
#t7_3689{left:156px;bottom:719px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t8_3689{left:70px;bottom:695px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t9_3689{left:70px;bottom:678px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#ta_3689{left:70px;bottom:661px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3689{left:70px;bottom:644px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tc_3689{left:70px;bottom:628px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#td_3689{left:70px;bottom:601px;}
#te_3689{left:96px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_3689{left:96px;bottom:588px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3689{left:70px;bottom:562px;}
#th_3689{left:96px;bottom:565px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#ti_3689{left:96px;bottom:548px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tj_3689{left:96px;bottom:531px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3689{left:96px;bottom:515px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tl_3689{left:96px;bottom:498px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_3689{left:70px;bottom:471px;}
#tn_3689{left:96px;bottom:475px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#to_3689{left:96px;bottom:458px;letter-spacing:-0.18px;word-spacing:-0.92px;}
#tp_3689{left:96px;bottom:441px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tq_3689{left:96px;bottom:424px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tr_3689{left:96px;bottom:402px;letter-spacing:-0.16px;word-spacing:-1.14px;}
#ts_3689{left:96px;bottom:385px;letter-spacing:-0.14px;word-spacing:-1.18px;}
#tt_3689{left:96px;bottom:368px;letter-spacing:-0.13px;word-spacing:-0.94px;}
#tu_3689{left:96px;bottom:351px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3689{left:96px;bottom:334px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_3689{left:96px;bottom:317px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tx_3689{left:96px;bottom:301px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_3689{left:70px;bottom:274px;}
#tz_3689{left:96px;bottom:278px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t10_3689{left:96px;bottom:261px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t11_3689{left:96px;bottom:244px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_3689{left:96px;bottom:227px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_3689{left:70px;bottom:177px;letter-spacing:-0.09px;}
#t14_3689{left:156px;bottom:177px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t15_3689{left:70px;bottom:153px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t16_3689{left:70px;bottom:127px;}
#t17_3689{left:96px;bottom:130px;letter-spacing:-0.16px;word-spacing:-0.61px;}
#t18_3689{left:96px;bottom:114px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t19_3689{left:271px;bottom:830px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1a_3689{left:372px;bottom:830px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1b_3689{left:191px;bottom:942px;letter-spacing:-0.02px;}
#t1c_3689{left:173px;bottom:1045px;letter-spacing:0.09px;word-spacing:0.06px;}
#t1d_3689{left:191px;bottom:929px;letter-spacing:-0.03px;}
#t1e_3689{left:187px;bottom:1013px;letter-spacing:-0.03px;word-spacing:0.13px;}
#t1f_3689{left:188px;bottom:998px;letter-spacing:-0.03px;}
#t1g_3689{left:357px;bottom:942px;letter-spacing:-0.02px;}
#t1h_3689{left:347px;bottom:1045px;letter-spacing:0.1px;word-spacing:-0.31px;}
#t1i_3689{left:357px;bottom:927px;letter-spacing:-0.02px;}
#t1j_3689{left:357px;bottom:1013px;letter-spacing:-0.02px;}
#t1k_3689{left:357px;bottom:998px;letter-spacing:-0.05px;word-spacing:0.14px;}
#t1l_3689{left:552px;bottom:1045px;letter-spacing:0.11px;}
#t1m_3689{left:567px;bottom:928px;letter-spacing:-0.03px;}
#t1n_3689{left:566px;bottom:1013px;letter-spacing:-0.02px;}
#t1o_3689{left:567px;bottom:998px;letter-spacing:-0.02px;}
#t1p_3689{left:356px;bottom:901px;letter-spacing:-0.03px;}
#t1q_3689{left:191px;bottom:916px;letter-spacing:-0.03px;}
#t1r_3689{left:191px;bottom:902px;letter-spacing:-0.03px;}
#t1s_3689{left:191px;bottom:890px;letter-spacing:-0.02px;}
#t1t_3689{left:242px;bottom:975px;letter-spacing:-0.03px;}
#t1u_3689{left:428px;bottom:975px;letter-spacing:-0.03px;}
#t1v_3689{left:609px;bottom:974px;letter-spacing:-0.03px;}

.s1_3689{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3689{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3689{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3689{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3689{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3689{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3689{font-size:10px;font-family:Arial_b5v;color:#000;}
.s8_3689{font-size:12px;font-family:Arial_b5v;color:#000;}
.t.v0_3689{transform:scaleX(0.831);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3689" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3689Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3689" style="-webkit-user-select: none;"><object width="935" height="1210" data="3689/3689.svg" type="image/svg+xml" id="pdf3689" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3689" class="t s1_3689">Vol. 3B </span><span id="t2_3689" class="t s1_3689">18-57 </span>
<span id="t3_3689" class="t s2_3689">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3689" class="t s3_3689">Enumeration and configuration of L2 CAT is similar to L3 CAT, however CPUID details and MSR addresses differ. </span>
<span id="t5_3689" class="t s3_3689">Common CLOS are used across the features. </span>
<span id="t6_3689" class="t s4_3689">18.19.4.1 </span><span id="t7_3689" class="t s4_3689">Enumeration and Detection Support of Cache Allocation Technology </span>
<span id="t8_3689" class="t s3_3689">Software can query processor support of CAT capabilities by executing CPUID instruction with EAX = 07H, ECX = </span>
<span id="t9_3689" class="t s3_3689">0H as input. If CPUID.(EAX=07H, ECX=0):EBX.PQE[bit 15] reports 1, the processor supports software control over </span>
<span id="ta_3689" class="t s3_3689">shared processor resources. Software must use CPUID leaf 10H to enumerate additional details of available </span>
<span id="tb_3689" class="t s3_3689">resource types, classes of services and capability bitmasks. The programming interfaces provided by Cache Alloca- </span>
<span id="tc_3689" class="t s3_3689">tion Technology include: </span>
<span id="td_3689" class="t s5_3689">• </span><span id="te_3689" class="t s3_3689">CPUID leaf function 10H (Cache Allocation Technology Enumeration leaf) and its sub-functions provide </span>
<span id="tf_3689" class="t s3_3689">information on available resource types, and CAT capability for each resource type (see Section 18.19.4.2). </span>
<span id="tg_3689" class="t s5_3689">• </span><span id="th_3689" class="t s3_3689">IA32_L3_MASK_n: A range of MSRs is provided for each resource type, each MSR within that range specifying </span>
<span id="ti_3689" class="t s3_3689">a software-configured capacity bitmask for each class of service. For L3 with Cache Allocation support, the CBM </span>
<span id="tj_3689" class="t s3_3689">is specified using one of the IA32_L3_QOS_MASK_n MSR, where 'n' corresponds to a number within the </span>
<span id="tk_3689" class="t s3_3689">supported range of COS, i.e., the range between 0 and CPUID.(EAX=10H, ECX=ResID):EDX[15:0], inclusive. </span>
<span id="tl_3689" class="t s3_3689">See Section 18.19.4.3 for details. </span>
<span id="tm_3689" class="t s5_3689">• </span><span id="tn_3689" class="t s3_3689">IA32_L2_MASK_n: A range of MSRs is provided for L2 Cache Allocation Technology, enabling software control </span>
<span id="to_3689" class="t s3_3689">over the amount of L2 cache available for each CLOS. Similar to L3 CAT, a CBM is specified for each CLOS using </span>
<span id="tp_3689" class="t s3_3689">the set of registers, IA32_L2_QOS_MASK_n MSR, where 'n' ranges from zero to the maximum CLOS number </span>
<span id="tq_3689" class="t s3_3689">reported for L2 CAT in CPUID. See Section 18.19.4.3 for details. </span>
<span id="tr_3689" class="t s3_3689">The L2 mask MSRs are scoped at the same level as the L2 cache (similarly, the L3 mask MSRs are scoped at the </span>
<span id="ts_3689" class="t s3_3689">same level as the L3 cache). Software may determine which logical processors share an MSR (for instance local </span>
<span id="tt_3689" class="t s3_3689">to a core, or shared across multiple cores) by performing a write to one of these MSRs and noting which logical </span>
<span id="tu_3689" class="t s3_3689">threads observe the change. Example flows for a similar method to determine register scope are described in </span>
<span id="tv_3689" class="t s3_3689">Section 16.5.2, “System Software Recommendation for Managing CMCI and Machine Check Resources.” </span>
<span id="tw_3689" class="t s3_3689">Software may also use CPUID leaf 4 to determine the maximum number of logical processor IDs that may </span>
<span id="tx_3689" class="t s3_3689">share a given level of the cache. </span>
<span id="ty_3689" class="t s5_3689">• </span><span id="tz_3689" class="t s3_3689">IA32_PQR_ASSOC.CLOS: The IA32_PQR_ASSOC MSR provides a COS field that OS/VMM can use to assign a </span>
<span id="t10_3689" class="t s3_3689">logical processor to an available COS. The set of COS are common across all allocation features, meaning that </span>
<span id="t11_3689" class="t s3_3689">multiple features may be supported in the same processor without additional software COS management </span>
<span id="t12_3689" class="t s3_3689">overhead at context swap time. See Section 18.19.4.4 for details. </span>
<span id="t13_3689" class="t s4_3689">18.19.4.2 </span><span id="t14_3689" class="t s4_3689">Cache Allocation Technology: Resource Type and Capability Enumeration </span>
<span id="t15_3689" class="t s3_3689">CPUID leaf function 10H (Cache Allocation Technology Enumeration leaf) provides two or more sub-functions: </span>
<span id="t16_3689" class="t s5_3689">• </span><span id="t17_3689" class="t s3_3689">CAT Enumeration leaf sub-function 0 enumerates available resource types that support allocation control, i.e., </span>
<span id="t18_3689" class="t s3_3689">by executing CPUID with EAX=10H and ECX=0H. Each supported resource type is represented by a bit field in </span>
<span id="t19_3689" class="t s6_3689">Figure 18-30. </span><span id="t1a_3689" class="t s6_3689">Cache Allocation Technology Usage Flow </span>
<span id="t1b_3689" class="t v0_3689 s7_3689">CPUID.(7,0):EBX.15 </span>
<span id="t1c_3689" class="t s8_3689">On OS/VMM Initialization </span>
<span id="t1d_3689" class="t v0_3689 s7_3689">CPUID.(10H,0):EBX[31:1] </span>
<span id="t1e_3689" class="t v0_3689 s7_3689">CQE Capability </span>
<span id="t1f_3689" class="t v0_3689 s7_3689">Enumeration </span>
<span id="t1g_3689" class="t v0_3689 s7_3689">IA32_L3_QOS_MASK_0 </span>
<span id="t1h_3689" class="t s8_3689">Cache Allocation Configuration </span>
<span id="t1i_3689" class="t v0_3689 s7_3689">... </span>
<span id="t1j_3689" class="t v0_3689 s7_3689">Configure CBM </span>
<span id="t1k_3689" class="t v0_3689 s7_3689">per COS </span>
<span id="t1l_3689" class="t s8_3689">On Context Switch </span>
<span id="t1m_3689" class="t v0_3689 s7_3689">IA32_PQR_ASSOC </span>
<span id="t1n_3689" class="t v0_3689 s7_3689">Set COS for scheduled </span>
<span id="t1o_3689" class="t v0_3689 s7_3689">thread context </span>
<span id="t1p_3689" class="t v0_3689 s7_3689">IA32_L3_QOS_MASK_n </span>
<span id="t1q_3689" class="t v0_3689 s7_3689">CPUID.(10H,1):EAX[4:0] </span>
<span id="t1r_3689" class="t v0_3689 s7_3689">CPUID.(10H,1):EDX[15:0] </span>
<span id="t1s_3689" class="t v0_3689 s7_3689">CPUID.(10H,1):EBX[ </span>
<span id="t1t_3689" class="t v0_3689 s7_3689">CPUID[ </span><span id="t1u_3689" class="t v0_3689 s7_3689">WRMSR </span><span id="t1v_3689" class="t v0_3689 s7_3689">WRMSR </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
