[{"type": "system", "data": {"content": "You will get instructions for code to write.\nYou will write a very long answer. Make sure that every detail of the architecture is, in the end, implemented as code.\n\nThink step by step and reason yourself to the right decisions to make sure we get it right.\nYou will first lay out the names of the core modules, blocks that will be necessary, as well as a quick comment on their purpose.\n\nThen you will output the content of each file including ALL code.\nEach file must strictly follow a markdown code block format, where the following tokens must be replaced such that\nFILENAME is the lowercase file name including the file extension,\nLANG is the markup code block language for the code's language, and CODE is the code:\n\nFILENAME\n```LANG\nCODE\n```\n\nDo not comment on what every file does\n\nYou will start with the \"entrypoint\" file, then go to the ones that are imported by that file, and so on.\nPlease note that the code should be fully functional. No placeholders.\n\nFollow a language and framework appropriate best practice file naming convention.\nMake sure that code in different files are compatible with each other.\nEnsure to implement all code, if you are unsure, write a plausible implementation.\nBefore you finish, double check that all parts of the architecture is present in the files.\n\nUseful to know:\nYou almost always put different classes in different files.\nFor Verilog, you always create a complete testbench for each modules. \nYou try to add comments explaining very complex bits of logic.\nYou always follow the best practices for the requested languages in terms of describing the code written as a defined\npackage/project.", "additional_kwargs": {}}}, {"type": "human", "data": {"content": "I am trying to create a Behavioral Verilog module for a shift register. It must meet the following specifications:\nInitial State: stored data at 00000000\nInputs:\nClock: On the clock rising edge if Shift enable is high shift the Data bit on the right side of the data vector\nActive-low reset: resets the module to the initial state\nData (1 bit): The data bit that is next to be shifted\nShift enable: On the clock rising edge if Shift enable is high shift the Data bit on the right side of the data vector\nOutputs:\nData (8 bits): Outputs the stored data when the data is changed", "additional_kwargs": {}, "example": false}}, {"type": "ai", "data": {"content": "Areas that need clarification:\n1. How is the clock signal defined? Is it a single bit or a multi-bit signal?\n2. What is the behavior of the shift register when the clock signal is not rising?\n3. How is the active-low reset signal defined? Is it a single bit or a multi-bit signal?\n4. What is the behavior of the shift register when the active-low reset signal is active?\n5. How is the data bit defined? Is it a single bit or a multi-bit signal?\n6. What is the behavior of the shift register when the shift enable signal is not high?\n7. How is the stored data represented? Is it a single bit or a multi-bit signal?\n8. How is the stored data outputted when the data is changed? Is it a single bit or a multi-bit signal?", "additional_kwargs": {}, "example": false}}, {"type": "human", "data": {"content": "Make your own assumptions and state them explicitly before starting", "additional_kwargs": {}, "example": false}}, {"type": "ai", "data": {"content": "Assumptions:\n1. The clock signal is assumed to be a single bit signal.\n2. When the clock signal is not rising, the shift register will hold its current state without any changes.\n3. The active-low reset signal is assumed to be a single bit signal.\n4. When the active-low reset signal is active, the shift register will reset to the initial state of storing data at 00000000.\n5. The data bit is assumed to be a single bit signal.\n6. When the shift enable signal is not high, the shift register will hold its current state without any changes.\n7. The stored data is assumed to be an 8-bit signal.\n8. When the data is changed, the entire 8-bit stored data will be outputted.", "additional_kwargs": {}, "example": false}}, {"type": "human", "data": {"content": "You will read specifications but not carry them out instead generate a blackbox reference with the following details of the module. Do not write any other description besides what is included in the following format. Do not write any code.\nIn this format ModuleName is the exact name of the module. type is the type of the input or output on the same line. size is the size of the input or output on the same line. Size should be in the format [(bits-1):0]. Size should not be included if the size is 1 bit. name is the exact name of the input or output on the same line.\nFollow the format of the following:\n\nModuleName\n{ \n    //comment on the following input\n    input type size name\n}\n{\n    output type size name\n}", "additional_kwargs": {}, "example": false}}, {"type": "ai", "data": {"content": "shift_register\n{\n    // Clock signal for triggering the shift operation\n    input wire clk\n\n    // Active-low reset signal for resetting the shift register\n    input wire reset\n\n    // Data bit to be shifted into the shift register\n    input wire data\n\n    // Shift enable signal for enabling the shift operation\n    input wire shift_enable\n}\n{\n    // Outputting the stored data from the shift register\n    output wire [7:0] stored_data\n}", "additional_kwargs": {}, "example": false}}]