Drill report for DMH_VCLFO_v2_PCB_Submodule.kicad_pcb
Created on 2026-02-21T19:27:08+0100

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'DMH_VCLFO_v2_PCB_Submodule-PTH.drl' contains
    plated through holes:
    =============================================================
    T1  0.700mm  0.0276"  (2 holes)
    T2  0.750mm  0.0295"  (9 holes)
    T3  0.800mm  0.0315"  (212 holes)
    T4  1.000mm  0.0394"  (18 holes)

    Total plated holes count 241


Drill file 'DMH_VCLFO_v2_PCB_Submodule-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
