

================================================================
== Vivado HLS Report for 'dateport_DS4_layer'
================================================================
* Date:           Tue May 09 23:13:40 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        Le_7
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  12605|  12605|  12605|  12605|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                        |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                |    592|    592|        37|          -|          -|    16|    no    |
        | + Loop 1.1             |     35|     35|         7|          -|          -|     5|    no    |
        |  ++ Loop 1.1.1         |      5|      5|         1|          -|          -|     5|    no    |
        |- L_L_DS4_layer_label3  |  12010|  12010|        16|          5|          1|  2400|    yes   |
        +------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    519|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    288|
|Register         |        -|      -|     815|     37|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1163|   1555|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                  Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U49  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U50   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                      |                                       |        0|      5|  348|  711|
    +-------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |C5_mapData_addr1_fu_557_p2      |     +    |      0|  0|   4|          32|          32|
    |C5_mapData_addr2_fu_569_p2      |     +    |      0|  0|  32|          32|          32|
    |C5_mapData_addr3_fu_635_p2      |     +    |      0|  0|  32|           1|          32|
    |C5_mapData_addr4_fu_655_p2      |     +    |      0|  0|  32|           2|          32|
    |C5_mapData_addr5_fu_695_p2      |     +    |      0|  0|  32|           2|          32|
    |C5_mapData_addr6_fu_705_p2      |     +    |      0|  0|  32|           3|          32|
    |C5_mapData_addr8_fu_504_p2      |     +    |      0|  0|  10|          10|          10|
    |C5_mapData_addr9_fu_551_p2      |     +    |      0|  0|   4|          32|          32|
    |S4_d_addr10_fu_370_p2           |     +    |      0|  0|  32|          32|          32|
    |S4_d_addr11_fu_392_p2           |     +    |      0|  0|  32|          32|          32|
    |S4_d_addr1_fu_327_p2            |     +    |      0|  0|   8|           8|           8|
    |S4_d_addr2_fu_591_p2            |     +    |      0|  0|   4|           8|           8|
    |S4_d_addr3_fu_597_p2            |     +    |      0|  0|   4|           8|           8|
    |S4_d_addr4_fu_619_p2            |     +    |      0|  0|  32|          32|          32|
    |S4_d_addr5_fu_645_p2            |     +    |      0|  0|  32|           1|          32|
    |S4_d_addr6_fu_665_p2            |     +    |      0|  0|  32|           2|          32|
    |S4_d_addr7_fu_675_p2            |     +    |      0|  0|  32|           2|          32|
    |S4_d_addr8_fu_685_p2            |     +    |      0|  0|  32|           3|          32|
    |S4_d_addr9_fu_349_p2            |     +    |      0|  0|   8|           8|           8|
    |i_12_fu_305_p2                  |     +    |      0|  0|   5|           5|           1|
    |i_s_fu_446_p2                   |     +    |      0|  0|   5|           1|           5|
    |indvar_flatten_next5_fu_408_p2  |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_op_fu_510_p2     |     +    |      0|  0|   8|           1|           8|
    |j_9_fu_460_p2                   |     +    |      0|  0|   5|           1|           5|
    |k_8_fu_630_p2                   |     +    |      0|  0|   3|           1|           3|
    |p_1_fu_339_p2                   |     +    |      0|  0|   3|           3|           1|
    |q_1_fu_382_p2                   |     +    |      0|  0|   3|           3|           1|
    |i_1_mid2_fu_452_p3              |  Select  |      0|  0|   5|           1|           5|
    |indvar_flatten_next_fu_516_p3   |  Select  |      0|  0|   8|           1|           1|
    |j_mid2_fu_480_p3                |  Select  |      0|  0|   5|           1|           5|
    |j_mid_fu_420_p3                 |  Select  |      0|  0|   5|           1|           1|
    |k_mid2_fu_472_p3                |  Select  |      0|  0|   3|           1|           1|
    |exitcond1_mid_fu_440_p2         |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_376_p2             |   icmp   |      0|  0|   2|           3|           3|
    |exitcond5_fu_333_p2             |   icmp   |      0|  0|   2|           3|           3|
    |exitcond6_fu_299_p2             |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_flatten5_fu_402_p2     |   icmp   |      0|  0|   5|          12|          12|
    |exitcond_flatten_fu_414_p2      |   icmp   |      0|  0|   3|           8|           8|
    |exitcond_fu_434_p2              |   icmp   |      0|  0|   2|           3|           3|
    |tmp_94_fu_466_p2                |    or    |      0|  0|   1|           1|           1|
    |not_exitcond_flatten_fu_428_p2  |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 519|         319|         567|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |C5_mapData_address0            |  14|          4|   14|         56|
    |C5_mapData_address1            |  14|          3|   14|         42|
    |S4_d_address0                  |   9|          7|    9|         63|
    |S4_d_address1                  |   9|          6|    9|         54|
    |S4_d_d0                        |  32|          5|   32|        160|
    |ap_NS_fsm                      |   4|         11|    1|         11|
    |ap_reg_ppiten_pp0_it3          |   1|          2|    1|          2|
    |grp_fu_283_p0                  |  32|          6|   32|        192|
    |grp_fu_283_p1                  |  32|          6|   32|        192|
    |grp_fu_287_p0                  |  32|          3|   32|         96|
    |grp_fu_287_p1                  |  32|          5|   32|        160|
    |i_1_phi_fu_243_p4              |   5|          2|    5|         10|
    |i_1_reg_239                    |   5|          2|    5|         10|
    |i_reg_195                      |   5|          2|    5|         10|
    |indvar_flatten5_phi_fu_232_p4  |  12|          2|   12|         24|
    |indvar_flatten5_reg_228        |  12|          2|   12|         24|
    |indvar_flatten_phi_fu_254_p4   |   8|          2|    8|         16|
    |indvar_flatten_reg_250         |   8|          2|    8|         16|
    |j_phi_fu_265_p4                |   5|          2|    5|         10|
    |j_reg_261                      |   5|          2|    5|         10|
    |k_phi_fu_276_p4                |   3|          2|    3|          6|
    |k_reg_272                      |   3|          2|    3|          6|
    |p_reg_206                      |   3|          2|    3|          6|
    |q_reg_217                      |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 288|         84|  285|       1182|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |C5_d_load_reg_827                         |  32|   0|   32|          0|
    |C5_mapData_addr2_reg_795                  |  32|   0|   32|          0|
    |C5_mapData_addr8_reg_779                  |  10|   0|   10|          0|
    |C5_mapData_load_2_reg_884                 |  32|   0|   32|          0|
    |C5_mapData_load_3_reg_904                 |  32|   0|   32|          0|
    |C5_mapData_load_4_reg_914                 |  32|   0|   32|          0|
    |S4_d_addr10_reg_737                       |  32|   0|   32|          0|
    |S4_d_addr1_reg_724                        |   8|   0|    8|          0|
    |S4_d_addr4_reg_808                        |  32|   0|   32|          0|
    |S4_d_addr_1_reg_816                       |   9|   0|    9|          0|
    |S4_d_addr_2_reg_847                       |   9|   0|    9|          0|
    |S4_d_addr_3_reg_857                       |   9|   0|    9|          0|
    |S4_d_addr_4_reg_862                       |   9|   0|    9|          0|
    |S4_d_addr_5_reg_868                       |   9|   0|    9|          0|
    |S4_d_load_1_reg_879                       |  32|   0|   32|          0|
    |S4_d_load_2_reg_889                       |  32|   0|   32|          0|
    |S4_d_load_3_reg_909                       |  32|   0|   32|          0|
    |S4_d_load_4_reg_944                       |  32|   0|   32|          0|
    |S4_d_load_reg_837                         |  32|   0|   32|          0|
    |ap_CS_fsm                                 |  10|   0|   10|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                     |   1|   0|    1|          0|
    |ap_reg_ppstg_S4_d_addr_1_reg_816_pp0_it1  |   9|   0|    9|          0|
    |exitcond_flatten5_reg_750                 |   1|   0|    1|          0|
    |i_12_reg_719                              |   5|   0|    5|          0|
    |i_1_mid2_reg_759                          |   5|   0|    5|          0|
    |i_1_reg_239                               |   5|   0|    5|          0|
    |i_reg_195                                 |   5|   0|    5|          0|
    |indvar_flatten5_reg_228                   |  12|   0|   12|          0|
    |indvar_flatten_next5_reg_754              |  12|   0|   12|          0|
    |indvar_flatten_next_reg_785               |   8|   0|    8|          0|
    |indvar_flatten_reg_250                    |   8|   0|    8|          0|
    |j_mid2_reg_773                            |   5|   0|    5|          0|
    |j_reg_261                                 |   5|   0|    5|          0|
    |k_8_reg_822                               |   3|   0|    3|          0|
    |k_mid2_reg_766                            |   3|   0|    3|          0|
    |k_reg_272                                 |   3|   0|    3|          0|
    |p_1_reg_732                               |   3|   0|    3|          0|
    |p_reg_206                                 |   3|   0|    3|          0|
    |q_reg_217                                 |   3|   0|    3|          0|
    |reg_293                                   |  32|   0|   32|          0|
    |tmp_119_1_reg_924                         |  32|   0|   32|          0|
    |tmp_119_2_reg_929                         |  32|   0|   32|          0|
    |tmp_119_3_reg_934                         |  32|   0|   32|          0|
    |tmp_119_4_reg_939                         |  32|   0|   32|          0|
    |tmp_120_2_reg_949                         |  32|   0|   32|          0|
    |tmp_120_3_reg_954                         |  32|   0|   32|          0|
    |tmp_48_reg_919                            |  32|   0|   32|          0|
    |S4_d_addr_2_reg_847                       |   0|   9|    9|          0|
    |S4_d_addr_3_reg_857                       |   0|   9|    9|          0|
    |S4_d_addr_4_reg_862                       |   0|   9|    9|          0|
    |S4_d_addr_5_reg_868                       |   0|   9|    9|          0|
    |exitcond_flatten5_reg_750                 |   0|   1|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 815|  37|  852|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------+-----+-----+------------+--------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_done              | out |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dateport_DS4_layer | return value |
|S4_d_address0        | out |    9|  ap_memory |        S4_d        |     array    |
|S4_d_ce0             | out |    1|  ap_memory |        S4_d        |     array    |
|S4_d_we0             | out |    1|  ap_memory |        S4_d        |     array    |
|S4_d_d0              | out |   32|  ap_memory |        S4_d        |     array    |
|S4_d_q0              |  in |   32|  ap_memory |        S4_d        |     array    |
|S4_d_address1        | out |    9|  ap_memory |        S4_d        |     array    |
|S4_d_ce1             | out |    1|  ap_memory |        S4_d        |     array    |
|S4_d_we1             | out |    1|  ap_memory |        S4_d        |     array    |
|S4_d_d1              | out |   32|  ap_memory |        S4_d        |     array    |
|S4_d_q1              |  in |   32|  ap_memory |        S4_d        |     array    |
|C5_d_address0        | out |    5|  ap_memory |        C5_d        |     array    |
|C5_d_ce0             | out |    1|  ap_memory |        C5_d        |     array    |
|C5_d_q0              |  in |   32|  ap_memory |        C5_d        |     array    |
|C5_mapData_address0  | out |   14|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_ce0       | out |    1|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_q0        |  in |   32|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_address1  | out |   14|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_ce1       | out |    1|  ap_memory |     C5_mapData     |     array    |
|C5_mapData_q1        |  in |   32|  ap_memory |     C5_mapData     |     array    |
+---------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 1
  Pipeline-0: II = 5, D = 16, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond6)
	3  / (!exitcond6)
3 --> 
	2  / (exitcond5)
	4  / (!exitcond5)
4 --> 
	3  / (exitcond4)
	4  / (!exitcond4)
5 --> 
	21  / (exitcond_flatten5)
	6  / (!exitcond_flatten5)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	5  / true
21 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_22 [1/1] 1.57ns
:0  br label %.loopexit


 <State 2>: 3.48ns
ST_2: i [1/1] 0.00ns
.loopexit:0  %i = phi i5 [ 0, %0 ], [ %i_12, %.preheader10 ]

ST_2: exitcond6 [1/1] 1.91ns
.loopexit:1  %exitcond6 = icmp eq i5 %i, -16

ST_2: empty [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

ST_2: i_12 [1/1] 1.72ns
.loopexit:3  %i_12 = add i5 %i, 1

ST_2: stg_27 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond6, label %.preheader, label %.preheader10.preheader

ST_2: tmp_trn_cast [1/1] 0.00ns
.preheader10.preheader:0  %tmp_trn_cast = zext i5 %i to i8

ST_2: tmp [1/1] 0.00ns
.preheader10.preheader:1  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i, i2 0)

ST_2: p_shl_cast [1/1] 0.00ns
.preheader10.preheader:2  %p_shl_cast = zext i7 %tmp to i8

ST_2: S4_d_addr1 [1/1] 1.72ns
.preheader10.preheader:3  %S4_d_addr1 = add i8 %tmp_trn_cast, %p_shl_cast

ST_2: stg_32 [1/1] 1.57ns
.preheader10.preheader:4  br label %.preheader10


 <State 3>: 3.56ns
ST_3: p [1/1] 0.00ns
.preheader10:0  %p = phi i3 [ 0, %.preheader10.preheader ], [ %p_1, %.preheader9 ]

ST_3: exitcond5 [1/1] 1.62ns
.preheader10:1  %exitcond5 = icmp eq i3 %p, -3

ST_3: empty_31 [1/1] 0.00ns
.preheader10:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_3: p_1 [1/1] 0.80ns
.preheader10:3  %p_1 = add i3 %p, 1

ST_3: stg_37 [1/1] 0.00ns
.preheader10:4  br i1 %exitcond5, label %.loopexit, label %.preheader9.preheader

ST_3: tmp_69_trn_cast [1/1] 0.00ns
.preheader9.preheader:0  %tmp_69_trn_cast = zext i3 %p to i8

ST_3: S4_d_addr9 [1/1] 1.72ns
.preheader9.preheader:1  %S4_d_addr9 = add i8 %S4_d_addr1, %tmp_69_trn_cast

ST_3: S4_d_addr9_cast [1/1] 0.00ns
.preheader9.preheader:2  %S4_d_addr9_cast = zext i8 %S4_d_addr9 to i32

ST_3: tmp_86 [1/1] 0.00ns
.preheader9.preheader:3  %tmp_86 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %S4_d_addr9, i2 0)

ST_3: p_shl15 [1/1] 0.00ns
.preheader9.preheader:4  %p_shl15 = zext i10 %tmp_86 to i32

ST_3: S4_d_addr10 [1/1] 1.84ns
.preheader9.preheader:5  %S4_d_addr10 = add i32 %S4_d_addr9_cast, %p_shl15

ST_3: stg_44 [1/1] 1.57ns
.preheader9.preheader:6  br label %.preheader9


 <State 4>: 4.55ns
ST_4: q [1/1] 0.00ns
.preheader9:0  %q = phi i3 [ %q_1, %1 ], [ 0, %.preheader9.preheader ]

ST_4: exitcond4 [1/1] 1.62ns
.preheader9:1  %exitcond4 = icmp eq i3 %q, -3

ST_4: empty_32 [1/1] 0.00ns
.preheader9:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

ST_4: q_1 [1/1] 0.80ns
.preheader9:3  %q_1 = add i3 %q, 1

ST_4: stg_49 [1/1] 0.00ns
.preheader9:4  br i1 %exitcond4, label %.preheader10, label %1

ST_4: tmp_71_trn [1/1] 0.00ns
:0  %tmp_71_trn = zext i3 %q to i32

ST_4: S4_d_addr11 [1/1] 1.84ns
:1  %S4_d_addr11 = add i32 %S4_d_addr10, %tmp_71_trn

ST_4: tmp_107 [1/1] 0.00ns
:2  %tmp_107 = zext i32 %S4_d_addr11 to i64

ST_4: S4_d_addr [1/1] 0.00ns
:3  %S4_d_addr = getelementptr [400 x float]* @S4_d, i64 0, i64 %tmp_107

ST_4: stg_54 [1/1] 2.71ns
:4  store float 0.000000e+00, float* %S4_d_addr, align 4

ST_4: stg_55 [1/1] 0.00ns
:5  br label %.preheader9


 <State 5>: 8.30ns
ST_5: indvar_flatten5 [1/1] 0.00ns
.preheader:0  %indvar_flatten5 = phi i12 [ %indvar_flatten_next5, %.preheader8 ], [ 0, %.loopexit ]

ST_5: i_1 [1/1] 0.00ns
.preheader:1  %i_1 = phi i5 [ %i_1_mid2, %.preheader8 ], [ 0, %.loopexit ]

ST_5: indvar_flatten [1/1] 0.00ns
.preheader:2  %indvar_flatten = phi i8 [ %indvar_flatten_next, %.preheader8 ], [ 0, %.loopexit ]

ST_5: j [1/1] 0.00ns
.preheader:3  %j = phi i5 [ %j_mid2, %.preheader8 ], [ 0, %.loopexit ]

ST_5: k [1/1] 0.00ns
.preheader:4  %k = phi i3 [ %k_8, %.preheader8 ], [ 0, %.loopexit ]

ST_5: exitcond_flatten5 [1/1] 2.14ns
.preheader:5  %exitcond_flatten5 = icmp eq i12 %indvar_flatten5, -1696

ST_5: indvar_flatten_next5 [1/1] 1.84ns
.preheader:6  %indvar_flatten_next5 = add i12 %indvar_flatten5, 1

ST_5: stg_63 [1/1] 0.00ns
.preheader:7  br i1 %exitcond_flatten5, label %2, label %.preheader8

ST_5: exitcond_flatten [1/1] 2.00ns
.preheader8:2  %exitcond_flatten = icmp eq i8 %indvar_flatten, -106

ST_5: j_mid [1/1] 1.37ns
.preheader8:3  %j_mid = select i1 %exitcond_flatten, i5 0, i5 %j

ST_5: not_exitcond_flatten [1/1] 1.37ns
.preheader8:4  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_5: exitcond [1/1] 1.62ns
.preheader8:5  %exitcond = icmp eq i3 %k, -3

ST_5: exitcond1_mid [1/1] 1.37ns
.preheader8:6  %exitcond1_mid = and i1 %exitcond, %not_exitcond_flatten

ST_5: i_s [1/1] 1.72ns
.preheader8:7  %i_s = add i5 1, %i_1

ST_5: i_1_mid2 [1/1] 1.37ns
.preheader8:8  %i_1_mid2 = select i1 %exitcond_flatten, i5 %i_s, i5 %i_1

ST_5: j_9 [1/1] 1.72ns
.preheader8:9  %j_9 = add i5 1, %j_mid

ST_5: tmp_94 [1/1] 1.37ns
.preheader8:11  %tmp_94 = or i1 %exitcond1_mid, %exitcond_flatten

ST_5: k_mid2 [1/1] 1.37ns
.preheader8:12  %k_mid2 = select i1 %tmp_94, i3 0, i3 %k

ST_5: j_mid2 [1/1] 1.37ns
.preheader8:13  %j_mid2 = select i1 %exitcond1_mid, i5 %j_9, i5 %j_mid

ST_5: tmp_trn_cast_34 [1/1] 0.00ns
.preheader8:21  %tmp_trn_cast_34 = zext i5 %i_1_mid2 to i10

ST_5: tmp_95 [1/1] 0.00ns
.preheader8:22  %tmp_95 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j_mid2, i4 0)

ST_5: C5_mapData_addr7_cast [1/1] 0.00ns
.preheader8:23  %C5_mapData_addr7_cast = zext i9 %tmp_95 to i10

ST_5: C5_mapData_addr8 [1/1] 1.84ns
.preheader8:24  %C5_mapData_addr8 = add i10 %tmp_trn_cast_34, %C5_mapData_addr7_cast

ST_5: indvar_flatten_op [1/1] 1.72ns
.preheader8:97  %indvar_flatten_op = add i8 1, %indvar_flatten

ST_5: indvar_flatten_next [1/1] 1.37ns
.preheader8:98  %indvar_flatten_next = select i1 %exitcond_flatten, i8 1, i8 %indvar_flatten_op


 <State 6>: 8.13ns
ST_6: tmp_s [1/1] 0.00ns
.preheader8:14  %tmp_s = zext i5 %j_mid2 to i64

ST_6: C5_d_addr [1/1] 0.00ns
.preheader8:15  %C5_d_addr = getelementptr [30 x float]* @C5_d, i64 0, i64 %tmp_s

ST_6: C5_d_load [2/2] 2.39ns
.preheader8:16  %C5_d_load = load float* %C5_d_addr, align 4

ST_6: tmp_trn_cast1 [1/1] 0.00ns
.preheader8:20  %tmp_trn_cast1 = zext i5 %i_1_mid2 to i8

ST_6: C5_mapData_addr8_cast [1/1] 0.00ns
.preheader8:25  %C5_mapData_addr8_cast = zext i10 %C5_mapData_addr8 to i32

ST_6: tmp_72_trn [1/1] 0.00ns
.preheader8:26  %tmp_72_trn = zext i3 %k_mid2 to i32

ST_6: tmp_72_trn_cast [1/1] 0.00ns
.preheader8:27  %tmp_72_trn_cast = zext i3 %k_mid2 to i8

ST_6: tmp_83 [1/1] 0.00ns
.preheader8:28  %tmp_83 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C5_mapData_addr8, i2 0)

ST_6: p_shl [1/1] 0.00ns
.preheader8:29  %p_shl = zext i12 %tmp_83 to i32

ST_6: C5_mapData_addr9 [1/1] 1.73ns
.preheader8:30  %C5_mapData_addr9 = add i32 %p_shl, %C5_mapData_addr8_cast

ST_6: C5_mapData_addr1 [1/1] 1.73ns
.preheader8:31  %C5_mapData_addr1 = add i32 %tmp_72_trn, %C5_mapData_addr9

ST_6: tmp_84 [1/1] 0.00ns
.preheader8:32  %tmp_84 = shl i32 %C5_mapData_addr1, 2

ST_6: C5_mapData_addr2 [1/1] 1.96ns
.preheader8:33  %C5_mapData_addr2 = add i32 %tmp_84, %C5_mapData_addr1

ST_6: tmp_96 [1/1] 0.00ns
.preheader8:34  %tmp_96 = zext i32 %C5_mapData_addr2 to i64

ST_6: C5_mapData_addr [1/1] 0.00ns
.preheader8:35  %C5_mapData_addr = getelementptr [12000 x float]* @C5_mapData, i64 0, i64 %tmp_96

ST_6: C5_mapData_load [2/2] 2.71ns
.preheader8:36  %C5_mapData_load = load float* %C5_mapData_addr, align 4

ST_6: tmp_97 [1/1] 0.00ns
.preheader8:38  %tmp_97 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_1_mid2, i2 0)

ST_6: p_shl38_cast [1/1] 0.00ns
.preheader8:39  %p_shl38_cast = zext i7 %tmp_97 to i8

ST_6: S4_d_addr2 [1/1] 1.31ns
.preheader8:40  %S4_d_addr2 = add i8 %p_shl38_cast, %tmp_trn_cast1

ST_6: S4_d_addr3 [1/1] 1.31ns
.preheader8:41  %S4_d_addr3 = add i8 %tmp_72_trn_cast, %S4_d_addr2

ST_6: S4_d_addr3_cast [1/1] 0.00ns
.preheader8:42  %S4_d_addr3_cast = zext i8 %S4_d_addr3 to i32

ST_6: tmp_85 [1/1] 0.00ns
.preheader8:43  %tmp_85 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %S4_d_addr3, i2 0)

ST_6: p_shl14 [1/1] 0.00ns
.preheader8:44  %p_shl14 = zext i10 %tmp_85 to i32

ST_6: S4_d_addr4 [1/1] 1.84ns
.preheader8:45  %S4_d_addr4 = add i32 %p_shl14, %S4_d_addr3_cast

ST_6: tmp_98 [1/1] 0.00ns
.preheader8:46  %tmp_98 = zext i32 %S4_d_addr4 to i64

ST_6: S4_d_addr_1 [1/1] 0.00ns
.preheader8:47  %S4_d_addr_1 = getelementptr [400 x float]* @S4_d, i64 0, i64 %tmp_98

ST_6: S4_d_load [2/2] 2.71ns
.preheader8:48  %S4_d_load = load float* %S4_d_addr_1, align 4

ST_6: k_8 [1/1] 0.80ns
.preheader8:96  %k_8 = add i3 1, %k_mid2


 <State 7>: 9.58ns
ST_7: C5_d_load [1/2] 2.39ns
.preheader8:16  %C5_d_load = load float* %C5_d_addr, align 4

ST_7: C5_mapData_load [1/2] 2.71ns
.preheader8:36  %C5_mapData_load = load float* %C5_mapData_addr, align 4

ST_7: tmp_48 [4/4] 6.87ns
.preheader8:37  %tmp_48 = fmul float %C5_d_load, %C5_mapData_load

ST_7: S4_d_load [1/2] 2.71ns
.preheader8:48  %S4_d_load = load float* %S4_d_addr_1, align 4

ST_7: C5_mapData_addr3 [1/1] 2.08ns
.preheader8:51  %C5_mapData_addr3 = add i32 1, %C5_mapData_addr2

ST_7: tmp_99 [1/1] 0.00ns
.preheader8:52  %tmp_99 = zext i32 %C5_mapData_addr3 to i64

ST_7: C5_mapData_addr_1 [1/1] 0.00ns
.preheader8:53  %C5_mapData_addr_1 = getelementptr [12000 x float]* @C5_mapData, i64 0, i64 %tmp_99

ST_7: C5_mapData_load_1 [2/2] 2.71ns
.preheader8:54  %C5_mapData_load_1 = load float* %C5_mapData_addr_1, align 4

ST_7: S4_d_addr5 [1/1] 1.84ns
.preheader8:56  %S4_d_addr5 = add i32 1, %S4_d_addr4

ST_7: tmp_100 [1/1] 0.00ns
.preheader8:57  %tmp_100 = zext i32 %S4_d_addr5 to i64

ST_7: S4_d_addr_2 [1/1] 0.00ns
.preheader8:58  %S4_d_addr_2 = getelementptr [400 x float]* @S4_d, i64 0, i64 %tmp_100

ST_7: S4_d_load_1 [2/2] 2.71ns
.preheader8:59  %S4_d_load_1 = load float* %S4_d_addr_2, align 4

ST_7: C5_mapData_addr4 [1/1] 2.08ns
.preheader8:62  %C5_mapData_addr4 = add i32 2, %C5_mapData_addr2

ST_7: tmp_101 [1/1] 0.00ns
.preheader8:63  %tmp_101 = zext i32 %C5_mapData_addr4 to i64

ST_7: C5_mapData_addr_2 [1/1] 0.00ns
.preheader8:64  %C5_mapData_addr_2 = getelementptr [12000 x float]* @C5_mapData, i64 0, i64 %tmp_101

ST_7: C5_mapData_load_2 [2/2] 2.71ns
.preheader8:65  %C5_mapData_load_2 = load float* %C5_mapData_addr_2, align 4

ST_7: S4_d_addr6 [1/1] 1.84ns
.preheader8:67  %S4_d_addr6 = add i32 2, %S4_d_addr4

ST_7: tmp_102 [1/1] 0.00ns
.preheader8:68  %tmp_102 = zext i32 %S4_d_addr6 to i64

ST_7: S4_d_addr_3 [1/1] 0.00ns
.preheader8:69  %S4_d_addr_3 = getelementptr [400 x float]* @S4_d, i64 0, i64 %tmp_102

ST_7: S4_d_load_2 [2/2] 2.71ns
.preheader8:70  %S4_d_load_2 = load float* %S4_d_addr_3, align 4

ST_7: S4_d_addr7 [1/1] 1.84ns
.preheader8:78  %S4_d_addr7 = add i32 3, %S4_d_addr4

ST_7: tmp_104 [1/1] 0.00ns
.preheader8:79  %tmp_104 = zext i32 %S4_d_addr7 to i64

ST_7: S4_d_addr_4 [1/1] 0.00ns
.preheader8:80  %S4_d_addr_4 = getelementptr [400 x float]* @S4_d, i64 0, i64 %tmp_104

ST_7: S4_d_addr8 [1/1] 1.84ns
.preheader8:89  %S4_d_addr8 = add i32 4, %S4_d_addr4

ST_7: tmp_106 [1/1] 0.00ns
.preheader8:90  %tmp_106 = zext i32 %S4_d_addr8 to i64

ST_7: S4_d_addr_5 [1/1] 0.00ns
.preheader8:91  %S4_d_addr_5 = getelementptr [400 x float]* @S4_d, i64 0, i64 %tmp_106


 <State 8>: 9.58ns
ST_8: tmp_48 [3/4] 5.70ns
.preheader8:37  %tmp_48 = fmul float %C5_d_load, %C5_mapData_load

ST_8: C5_mapData_load_1 [1/2] 2.71ns
.preheader8:54  %C5_mapData_load_1 = load float* %C5_mapData_addr_1, align 4

ST_8: tmp_119_1 [4/4] 6.87ns
.preheader8:55  %tmp_119_1 = fmul float %C5_d_load, %C5_mapData_load_1

ST_8: S4_d_load_1 [1/2] 2.71ns
.preheader8:59  %S4_d_load_1 = load float* %S4_d_addr_2, align 4

ST_8: C5_mapData_load_2 [1/2] 2.71ns
.preheader8:65  %C5_mapData_load_2 = load float* %C5_mapData_addr_2, align 4

ST_8: S4_d_load_2 [1/2] 2.71ns
.preheader8:70  %S4_d_load_2 = load float* %S4_d_addr_3, align 4

ST_8: C5_mapData_addr5 [1/1] 2.08ns
.preheader8:73  %C5_mapData_addr5 = add i32 3, %C5_mapData_addr2

ST_8: tmp_103 [1/1] 0.00ns
.preheader8:74  %tmp_103 = zext i32 %C5_mapData_addr5 to i64

ST_8: C5_mapData_addr_3 [1/1] 0.00ns
.preheader8:75  %C5_mapData_addr_3 = getelementptr [12000 x float]* @C5_mapData, i64 0, i64 %tmp_103

ST_8: C5_mapData_load_3 [2/2] 2.71ns
.preheader8:76  %C5_mapData_load_3 = load float* %C5_mapData_addr_3, align 4

ST_8: S4_d_load_3 [2/2] 2.71ns
.preheader8:81  %S4_d_load_3 = load float* %S4_d_addr_4, align 4

ST_8: C5_mapData_addr6 [1/1] 2.08ns
.preheader8:84  %C5_mapData_addr6 = add i32 4, %C5_mapData_addr2

ST_8: tmp_105 [1/1] 0.00ns
.preheader8:85  %tmp_105 = zext i32 %C5_mapData_addr6 to i64

ST_8: C5_mapData_addr_4 [1/1] 0.00ns
.preheader8:86  %C5_mapData_addr_4 = getelementptr [12000 x float]* @C5_mapData, i64 0, i64 %tmp_105

ST_8: C5_mapData_load_4 [2/2] 2.71ns
.preheader8:87  %C5_mapData_load_4 = load float* %C5_mapData_addr_4, align 4


 <State 9>: 6.87ns
ST_9: tmp_48 [2/4] 5.70ns
.preheader8:37  %tmp_48 = fmul float %C5_d_load, %C5_mapData_load

ST_9: tmp_119_1 [3/4] 5.70ns
.preheader8:55  %tmp_119_1 = fmul float %C5_d_load, %C5_mapData_load_1

ST_9: tmp_119_2 [4/4] 6.87ns
.preheader8:66  %tmp_119_2 = fmul float %C5_d_load, %C5_mapData_load_2

ST_9: C5_mapData_load_3 [1/2] 2.71ns
.preheader8:76  %C5_mapData_load_3 = load float* %C5_mapData_addr_3, align 4

ST_9: S4_d_load_3 [1/2] 2.71ns
.preheader8:81  %S4_d_load_3 = load float* %S4_d_addr_4, align 4

ST_9: C5_mapData_load_4 [1/2] 2.71ns
.preheader8:87  %C5_mapData_load_4 = load float* %C5_mapData_addr_4, align 4


 <State 10>: 6.87ns
ST_10: tmp_48 [1/4] 5.70ns
.preheader8:37  %tmp_48 = fmul float %C5_d_load, %C5_mapData_load

ST_10: tmp_119_1 [2/4] 5.70ns
.preheader8:55  %tmp_119_1 = fmul float %C5_d_load, %C5_mapData_load_1

ST_10: tmp_119_2 [3/4] 5.70ns
.preheader8:66  %tmp_119_2 = fmul float %C5_d_load, %C5_mapData_load_2

ST_10: tmp_119_3 [4/4] 6.87ns
.preheader8:77  %tmp_119_3 = fmul float %C5_d_load, %C5_mapData_load_3


 <State 11>: 8.42ns
ST_11: tmp_49 [5/5] 8.42ns
.preheader8:49  %tmp_49 = fadd float %S4_d_load, %tmp_48

ST_11: tmp_119_1 [1/4] 5.70ns
.preheader8:55  %tmp_119_1 = fmul float %C5_d_load, %C5_mapData_load_1

ST_11: tmp_119_2 [2/4] 5.70ns
.preheader8:66  %tmp_119_2 = fmul float %C5_d_load, %C5_mapData_load_2

ST_11: tmp_119_3 [3/4] 5.70ns
.preheader8:77  %tmp_119_3 = fmul float %C5_d_load, %C5_mapData_load_3

ST_11: tmp_119_4 [4/4] 6.87ns
.preheader8:88  %tmp_119_4 = fmul float %C5_d_load, %C5_mapData_load_4


 <State 12>: 8.42ns
ST_12: tmp_49 [4/5] 7.26ns
.preheader8:49  %tmp_49 = fadd float %S4_d_load, %tmp_48

ST_12: tmp_120_1 [5/5] 8.42ns
.preheader8:60  %tmp_120_1 = fadd float %S4_d_load_1, %tmp_119_1

ST_12: tmp_119_2 [1/4] 5.70ns
.preheader8:66  %tmp_119_2 = fmul float %C5_d_load, %C5_mapData_load_2

ST_12: tmp_119_3 [2/4] 5.70ns
.preheader8:77  %tmp_119_3 = fmul float %C5_d_load, %C5_mapData_load_3

ST_12: tmp_119_4 [3/4] 5.70ns
.preheader8:88  %tmp_119_4 = fmul float %C5_d_load, %C5_mapData_load_4


 <State 13>: 8.42ns
ST_13: tmp_49 [3/5] 7.26ns
.preheader8:49  %tmp_49 = fadd float %S4_d_load, %tmp_48

ST_13: tmp_120_1 [4/5] 7.26ns
.preheader8:60  %tmp_120_1 = fadd float %S4_d_load_1, %tmp_119_1

ST_13: tmp_120_2 [5/5] 8.42ns
.preheader8:71  %tmp_120_2 = fadd float %S4_d_load_2, %tmp_119_2

ST_13: tmp_119_3 [1/4] 5.70ns
.preheader8:77  %tmp_119_3 = fmul float %C5_d_load, %C5_mapData_load_3

ST_13: tmp_119_4 [2/4] 5.70ns
.preheader8:88  %tmp_119_4 = fmul float %C5_d_load, %C5_mapData_load_4

ST_13: S4_d_load_4 [2/2] 2.71ns
.preheader8:92  %S4_d_load_4 = load float* %S4_d_addr_5, align 4


 <State 14>: 8.42ns
ST_14: tmp_49 [2/5] 7.26ns
.preheader8:49  %tmp_49 = fadd float %S4_d_load, %tmp_48

ST_14: tmp_120_1 [3/5] 7.26ns
.preheader8:60  %tmp_120_1 = fadd float %S4_d_load_1, %tmp_119_1

ST_14: tmp_120_2 [4/5] 7.26ns
.preheader8:71  %tmp_120_2 = fadd float %S4_d_load_2, %tmp_119_2

ST_14: tmp_120_3 [5/5] 8.42ns
.preheader8:82  %tmp_120_3 = fadd float %S4_d_load_3, %tmp_119_3

ST_14: tmp_119_4 [1/4] 5.70ns
.preheader8:88  %tmp_119_4 = fmul float %C5_d_load, %C5_mapData_load_4

ST_14: S4_d_load_4 [1/2] 2.71ns
.preheader8:92  %S4_d_load_4 = load float* %S4_d_addr_5, align 4


 <State 15>: 8.42ns
ST_15: tmp_49 [1/5] 7.26ns
.preheader8:49  %tmp_49 = fadd float %S4_d_load, %tmp_48

ST_15: tmp_120_1 [2/5] 7.26ns
.preheader8:60  %tmp_120_1 = fadd float %S4_d_load_1, %tmp_119_1

ST_15: tmp_120_2 [3/5] 7.26ns
.preheader8:71  %tmp_120_2 = fadd float %S4_d_load_2, %tmp_119_2

ST_15: tmp_120_3 [4/5] 7.26ns
.preheader8:82  %tmp_120_3 = fadd float %S4_d_load_3, %tmp_119_3

ST_15: tmp_120_4 [5/5] 8.42ns
.preheader8:93  %tmp_120_4 = fadd float %S4_d_load_4, %tmp_119_4


 <State 16>: 7.26ns
ST_16: stg_187 [1/1] 2.71ns
.preheader8:50  store float %tmp_49, float* %S4_d_addr_1, align 4

ST_16: tmp_120_1 [1/5] 7.26ns
.preheader8:60  %tmp_120_1 = fadd float %S4_d_load_1, %tmp_119_1

ST_16: tmp_120_2 [2/5] 7.26ns
.preheader8:71  %tmp_120_2 = fadd float %S4_d_load_2, %tmp_119_2

ST_16: tmp_120_3 [3/5] 7.26ns
.preheader8:82  %tmp_120_3 = fadd float %S4_d_load_3, %tmp_119_3

ST_16: tmp_120_4 [4/5] 7.26ns
.preheader8:93  %tmp_120_4 = fadd float %S4_d_load_4, %tmp_119_4


 <State 17>: 7.26ns
ST_17: tmp_120_2 [1/5] 7.26ns
.preheader8:71  %tmp_120_2 = fadd float %S4_d_load_2, %tmp_119_2

ST_17: tmp_120_3 [2/5] 7.26ns
.preheader8:82  %tmp_120_3 = fadd float %S4_d_load_3, %tmp_119_3

ST_17: tmp_120_4 [3/5] 7.26ns
.preheader8:93  %tmp_120_4 = fadd float %S4_d_load_4, %tmp_119_4


 <State 18>: 7.26ns
ST_18: tmp_120_3 [1/5] 7.26ns
.preheader8:82  %tmp_120_3 = fadd float %S4_d_load_3, %tmp_119_3

ST_18: tmp_120_4 [2/5] 7.26ns
.preheader8:93  %tmp_120_4 = fadd float %S4_d_load_4, %tmp_119_4


 <State 19>: 7.26ns
ST_19: stg_197 [1/1] 2.71ns
.preheader8:61  store float %tmp_120_1, float* %S4_d_addr_2, align 4

ST_19: stg_198 [1/1] 2.71ns
.preheader8:72  store float %tmp_120_2, float* %S4_d_addr_3, align 4

ST_19: tmp_120_4 [1/5] 7.26ns
.preheader8:93  %tmp_120_4 = fadd float %S4_d_load_4, %tmp_119_4


 <State 20>: 2.71ns
ST_20: stg_200 [1/1] 0.00ns
.preheader8:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_DS4_layer_label3_str)

ST_20: empty_33 [1/1] 0.00ns
.preheader8:1  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2400, i64 2400, i64 2400) nounwind

ST_20: stg_202 [1/1] 0.00ns
.preheader8:10  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_DS4_layer_label3_str)

ST_20: stg_203 [1/1] 0.00ns
.preheader8:17  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str7) nounwind

ST_20: tmp_8 [1/1] 0.00ns
.preheader8:18  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str7) nounwind

ST_20: stg_205 [1/1] 0.00ns
.preheader8:19  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_20: stg_206 [1/1] 2.71ns
.preheader8:83  store float %tmp_120_3, float* %S4_d_addr_4, align 4

ST_20: stg_207 [1/1] 2.71ns
.preheader8:94  store float %tmp_120_4, float* %S4_d_addr_5, align 4

ST_20: empty_35 [1/1] 0.00ns
.preheader8:95  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str7, i32 %tmp_8) nounwind

ST_20: stg_209 [1/1] 0.00ns
.preheader8:99  br label %.preheader


 <State 21>: 0.00ns
ST_21: stg_210 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ S4_d]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x925ad80; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ C5_d]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x9259160; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C5_mapData]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x92590d0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_22                (br               ) [ 0111100000000000000000]
i                     (phi              ) [ 0010000000000000000000]
exitcond6             (icmp             ) [ 0011111111111111111110]
empty                 (speclooptripcount) [ 0000000000000000000000]
i_12                  (add              ) [ 0111100000000000000000]
stg_27                (br               ) [ 0011111111111111111110]
tmp_trn_cast          (zext             ) [ 0000000000000000000000]
tmp                   (bitconcatenate   ) [ 0000000000000000000000]
p_shl_cast            (zext             ) [ 0000000000000000000000]
S4_d_addr1            (add              ) [ 0001100000000000000000]
stg_32                (br               ) [ 0011100000000000000000]
p                     (phi              ) [ 0001000000000000000000]
exitcond5             (icmp             ) [ 0011100000000000000000]
empty_31              (speclooptripcount) [ 0000000000000000000000]
p_1                   (add              ) [ 0011100000000000000000]
stg_37                (br               ) [ 0111100000000000000000]
tmp_69_trn_cast       (zext             ) [ 0000000000000000000000]
S4_d_addr9            (add              ) [ 0000000000000000000000]
S4_d_addr9_cast       (zext             ) [ 0000000000000000000000]
tmp_86                (bitconcatenate   ) [ 0000000000000000000000]
p_shl15               (zext             ) [ 0000000000000000000000]
S4_d_addr10           (add              ) [ 0000100000000000000000]
stg_44                (br               ) [ 0011100000000000000000]
q                     (phi              ) [ 0000100000000000000000]
exitcond4             (icmp             ) [ 0011100000000000000000]
empty_32              (speclooptripcount) [ 0000000000000000000000]
q_1                   (add              ) [ 0011100000000000000000]
stg_49                (br               ) [ 0011100000000000000000]
tmp_71_trn            (zext             ) [ 0000000000000000000000]
S4_d_addr11           (add              ) [ 0000000000000000000000]
tmp_107               (zext             ) [ 0000000000000000000000]
S4_d_addr             (getelementptr    ) [ 0000000000000000000000]
stg_54                (store            ) [ 0000000000000000000000]
stg_55                (br               ) [ 0011100000000000000000]
indvar_flatten5       (phi              ) [ 0000010000000000000000]
i_1                   (phi              ) [ 0000010000000000000000]
indvar_flatten        (phi              ) [ 0000010000000000000000]
j                     (phi              ) [ 0000010000000000000000]
k                     (phi              ) [ 0000010000000000000000]
exitcond_flatten5     (icmp             ) [ 0000011111111111111110]
indvar_flatten_next5  (add              ) [ 0010011111111111111110]
stg_63                (br               ) [ 0000000000000000000000]
exitcond_flatten      (icmp             ) [ 0000000000000000000000]
j_mid                 (select           ) [ 0000000000000000000000]
not_exitcond_flatten  (xor              ) [ 0000000000000000000000]
exitcond              (icmp             ) [ 0000000000000000000000]
exitcond1_mid         (and              ) [ 0000000000000000000000]
i_s                   (add              ) [ 0000000000000000000000]
i_1_mid2              (select           ) [ 0010011111111111111110]
j_9                   (add              ) [ 0000000000000000000000]
tmp_94                (or               ) [ 0000000000000000000000]
k_mid2                (select           ) [ 0000001000000000000000]
j_mid2                (select           ) [ 0010011111111111111110]
tmp_trn_cast_34       (zext             ) [ 0000000000000000000000]
tmp_95                (bitconcatenate   ) [ 0000000000000000000000]
C5_mapData_addr7_cast (zext             ) [ 0000000000000000000000]
C5_mapData_addr8      (add              ) [ 0000001000000000000000]
indvar_flatten_op     (add              ) [ 0000000000000000000000]
indvar_flatten_next   (select           ) [ 0010011111111111111110]
tmp_s                 (zext             ) [ 0000000000000000000000]
C5_d_addr             (getelementptr    ) [ 0000000100000000000000]
tmp_trn_cast1         (zext             ) [ 0000000000000000000000]
C5_mapData_addr8_cast (zext             ) [ 0000000000000000000000]
tmp_72_trn            (zext             ) [ 0000000000000000000000]
tmp_72_trn_cast       (zext             ) [ 0000000000000000000000]
tmp_83                (bitconcatenate   ) [ 0000000000000000000000]
p_shl                 (zext             ) [ 0000000000000000000000]
C5_mapData_addr9      (add              ) [ 0000000000000000000000]
C5_mapData_addr1      (add              ) [ 0000000000000000000000]
tmp_84                (shl              ) [ 0000000000000000000000]
C5_mapData_addr2      (add              ) [ 0000000110000000000000]
tmp_96                (zext             ) [ 0000000000000000000000]
C5_mapData_addr       (getelementptr    ) [ 0000000100000000000000]
tmp_97                (bitconcatenate   ) [ 0000000000000000000000]
p_shl38_cast          (zext             ) [ 0000000000000000000000]
S4_d_addr2            (add              ) [ 0000000000000000000000]
S4_d_addr3            (add              ) [ 0000000000000000000000]
S4_d_addr3_cast       (zext             ) [ 0000000000000000000000]
tmp_85                (bitconcatenate   ) [ 0000000000000000000000]
p_shl14               (zext             ) [ 0000000000000000000000]
S4_d_addr4            (add              ) [ 0000000100000000000000]
tmp_98                (zext             ) [ 0000000000000000000000]
S4_d_addr_1           (getelementptr    ) [ 0000011111111111100000]
k_8                   (add              ) [ 0010011111111111111110]
C5_d_load             (load             ) [ 0000011111111110000000]
C5_mapData_load       (load             ) [ 0000010011100000000000]
S4_d_load             (load             ) [ 0000011111111111000000]
C5_mapData_addr3      (add              ) [ 0000000000000000000000]
tmp_99                (zext             ) [ 0000000000000000000000]
C5_mapData_addr_1     (getelementptr    ) [ 0000000010000000000000]
S4_d_addr5            (add              ) [ 0000000000000000000000]
tmp_100               (zext             ) [ 0000000000000000000000]
S4_d_addr_2           (getelementptr    ) [ 0000011111111111111100]
C5_mapData_addr4      (add              ) [ 0000000000000000000000]
tmp_101               (zext             ) [ 0000000000000000000000]
C5_mapData_addr_2     (getelementptr    ) [ 0000000010000000000000]
S4_d_addr6            (add              ) [ 0000000000000000000000]
tmp_102               (zext             ) [ 0000000000000000000000]
S4_d_addr_3           (getelementptr    ) [ 0000011111111111111100]
S4_d_addr7            (add              ) [ 0000000000000000000000]
tmp_104               (zext             ) [ 0000000000000000000000]
S4_d_addr_4           (getelementptr    ) [ 0000011111111111111110]
S4_d_addr8            (add              ) [ 0000000000000000000000]
tmp_106               (zext             ) [ 0000000000000000000000]
S4_d_addr_5           (getelementptr    ) [ 0000011111111111111110]
C5_mapData_load_1     (load             ) [ 0000011001110000000000]
S4_d_load_1           (load             ) [ 0000011111111111100000]
C5_mapData_load_2     (load             ) [ 0000011101111000000000]
S4_d_load_2           (load             ) [ 0000011111111111110000]
C5_mapData_addr5      (add              ) [ 0000000000000000000000]
tmp_103               (zext             ) [ 0000000000000000000000]
C5_mapData_addr_3     (getelementptr    ) [ 0000000001000000000000]
C5_mapData_addr6      (add              ) [ 0000000000000000000000]
tmp_105               (zext             ) [ 0000000000000000000000]
C5_mapData_addr_4     (getelementptr    ) [ 0000000001000000000000]
C5_mapData_load_3     (load             ) [ 0000011110111100000000]
S4_d_load_3           (load             ) [ 0000011111111111111000]
C5_mapData_load_4     (load             ) [ 0000011111111110000000]
tmp_48                (fmul             ) [ 0000011111011111000000]
tmp_119_1             (fmul             ) [ 0000011111001111100000]
tmp_119_2             (fmul             ) [ 0000011111000111110000]
tmp_119_3             (fmul             ) [ 0000011111000011111000]
tmp_119_4             (fmul             ) [ 0000011111000001111100]
S4_d_load_4           (load             ) [ 0000011111000001111100]
tmp_49                (fadd             ) [ 0000001000000000100000]
stg_187               (store            ) [ 0000000000000000000000]
tmp_120_1             (fadd             ) [ 0000000111000000011100]
tmp_120_2             (fadd             ) [ 0000000011000000001100]
tmp_120_3             (fadd             ) [ 0000010001000000000110]
stg_197               (store            ) [ 0000000000000000000000]
stg_198               (store            ) [ 0000000000000000000000]
tmp_120_4             (fadd             ) [ 0000010000000000000010]
stg_200               (specloopname     ) [ 0000000000000000000000]
empty_33              (speclooptripcount) [ 0000000000000000000000]
stg_202               (specloopname     ) [ 0000000000000000000000]
stg_203               (specloopname     ) [ 0000000000000000000000]
tmp_8                 (specregionbegin  ) [ 0000000000000000000000]
stg_205               (specpipeline     ) [ 0000000000000000000000]
stg_206               (store            ) [ 0000000000000000000000]
stg_207               (store            ) [ 0000000000000000000000]
empty_35              (specregionend    ) [ 0000000000000000000000]
stg_209               (br               ) [ 0010011111111111111110]
stg_210               (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="S4_d">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S4_d"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C5_d">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C5_d"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C5_mapData">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C5_mapData"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_L_DS4_layer_label3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_DS4_layer_label3_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="S4_d_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S4_d_addr/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="0" index="3" bw="9" slack="0"/>
<pin id="127" dir="0" index="4" bw="32" slack="1"/>
<pin id="92" dir="1" index="2" bw="32" slack="1"/>
<pin id="128" dir="1" index="5" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_54/4 S4_d_load/6 S4_d_load_1/7 S4_d_load_2/7 S4_d_load_3/8 S4_d_load_4/13 stg_187/16 stg_197/19 stg_198/19 stg_206/20 stg_207/20 "/>
</bind>
</comp>

<comp id="95" class="1004" name="C5_d_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="5" slack="0"/>
<pin id="99" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_d_addr/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C5_d_load/6 "/>
</bind>
</comp>

<comp id="107" class="1004" name="C5_mapData_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="17" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_mapData_addr/6 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="3" bw="14" slack="0"/>
<pin id="154" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C5_mapData_load/6 C5_mapData_load_1/7 C5_mapData_load_2/7 C5_mapData_load_3/8 C5_mapData_load_4/8 "/>
</bind>
</comp>

<comp id="119" class="1004" name="S4_d_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S4_d_addr_1/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="C5_mapData_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="18" slack="0"/>
<pin id="134" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_mapData_addr_1/7 "/>
</bind>
</comp>

<comp id="138" class="1004" name="S4_d_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="12" slack="0"/>
<pin id="142" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S4_d_addr_2/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="C5_mapData_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="19" slack="0"/>
<pin id="150" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_mapData_addr_2/7 "/>
</bind>
</comp>

<comp id="157" class="1004" name="S4_d_addr_3_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="13" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S4_d_addr_3/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="S4_d_addr_4_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="13" slack="0"/>
<pin id="169" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S4_d_addr_4/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="S4_d_addr_5_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="13" slack="0"/>
<pin id="176" dir="1" index="3" bw="9" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S4_d_addr_5/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="C5_mapData_addr_3_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="19" slack="0"/>
<pin id="183" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_mapData_addr_3/8 "/>
</bind>
</comp>

<comp id="187" class="1004" name="C5_mapData_addr_4_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="19" slack="0"/>
<pin id="191" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C5_mapData_addr_4/8 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="1"/>
<pin id="197" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="5" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="p_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="1"/>
<pin id="208" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="3" slack="0"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p/3 "/>
</bind>
</comp>

<comp id="217" class="1005" name="q_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="1"/>
<pin id="219" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="q_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="q/4 "/>
</bind>
</comp>

<comp id="228" class="1005" name="indvar_flatten5_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="12" slack="1"/>
<pin id="230" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="indvar_flatten5_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="12" slack="0"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="5" slack="1"/>
<pin id="241" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="i_1_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="0"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="1" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="250" class="1005" name="indvar_flatten_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="indvar_flatten_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="1" slack="1"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="261" class="1005" name="j_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="265" class="1004" name="j_phi_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="1" slack="1"/>
<pin id="269" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="k_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="k_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_49/11 tmp_120_1/12 tmp_120_2/13 tmp_120_3/14 tmp_120_4/15 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_48/7 tmp_119_1/8 tmp_119_2/9 tmp_119_3/10 tmp_119_4/11 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 tmp_120_1 tmp_120_4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="exitcond6_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="i_12_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_12/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_trn_cast_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="5" slack="0"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="0" index="2" bw="1" slack="0"/>
<pin id="319" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_shl_cast_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="S4_d_addr1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="7" slack="0"/>
<pin id="330" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr1/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="exitcond5_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="3" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="p_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_69_trn_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="3" slack="0"/>
<pin id="347" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_trn_cast/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="S4_d_addr9_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="0" index="1" bw="3" slack="0"/>
<pin id="352" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr9/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="S4_d_addr9_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="S4_d_addr9_cast/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_86_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="0"/>
<pin id="361" dir="0" index="2" bw="1" slack="0"/>
<pin id="362" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_86/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_shl15_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl15/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="S4_d_addr10_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr10/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="exitcond4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="0"/>
<pin id="378" dir="0" index="1" bw="3" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="q_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="3" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="q_1/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_71_trn_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_trn/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="S4_d_addr11_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="1"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr11/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_107_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_107/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="exitcond_flatten5_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="12" slack="0"/>
<pin id="404" dir="0" index="1" bw="12" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="indvar_flatten_next5_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="0"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next5/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="exitcond_flatten_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="0" index="1" bw="8" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="j_mid_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="5" slack="0"/>
<pin id="423" dir="0" index="2" bw="5" slack="0"/>
<pin id="424" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="not_exitcond_flatten_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="exitcond_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="3" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="exitcond1_mid_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond1_mid/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="i_s_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="5" slack="0"/>
<pin id="449" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="i_1_mid2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="5" slack="0"/>
<pin id="455" dir="0" index="2" bw="5" slack="0"/>
<pin id="456" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="j_9_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_9/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_94_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_94/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="k_mid2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="3" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/5 "/>
</bind>
</comp>

<comp id="480" class="1004" name="j_mid2_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="0"/>
<pin id="482" dir="0" index="1" bw="5" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/5 "/>
</bind>
</comp>

<comp id="488" class="1004" name="tmp_trn_cast_34_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast_34/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_95_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="9" slack="0"/>
<pin id="494" dir="0" index="1" bw="5" slack="0"/>
<pin id="495" dir="0" index="2" bw="1" slack="0"/>
<pin id="496" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_95/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="C5_mapData_addr7_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="9" slack="0"/>
<pin id="502" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="C5_mapData_addr7_cast/5 "/>
</bind>
</comp>

<comp id="504" class="1004" name="C5_mapData_addr8_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="9" slack="0"/>
<pin id="507" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_mapData_addr8/5 "/>
</bind>
</comp>

<comp id="510" class="1004" name="indvar_flatten_op_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="8" slack="0"/>
<pin id="513" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/5 "/>
</bind>
</comp>

<comp id="516" class="1004" name="indvar_flatten_next_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="0"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="0" index="2" bw="8" slack="0"/>
<pin id="520" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_s_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="5" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_trn_cast1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="1"/>
<pin id="530" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast1/6 "/>
</bind>
</comp>

<comp id="531" class="1004" name="C5_mapData_addr8_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="1"/>
<pin id="533" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="C5_mapData_addr8_cast/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_72_trn_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72_trn/6 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_72_trn_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="3" slack="1"/>
<pin id="539" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_72_trn_cast/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_83_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="0"/>
<pin id="542" dir="0" index="1" bw="10" slack="1"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_83/6 "/>
</bind>
</comp>

<comp id="547" class="1004" name="p_shl_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="12" slack="0"/>
<pin id="549" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="C5_mapData_addr9_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="12" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_mapData_addr9/6 "/>
</bind>
</comp>

<comp id="557" class="1004" name="C5_mapData_addr1_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="0" index="1" bw="13" slack="0"/>
<pin id="560" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_mapData_addr1/6 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_84_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="14" slack="0"/>
<pin id="565" dir="0" index="1" bw="3" slack="0"/>
<pin id="566" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_84/6 "/>
</bind>
</comp>

<comp id="569" class="1004" name="C5_mapData_addr2_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="0"/>
<pin id="571" dir="0" index="1" bw="14" slack="0"/>
<pin id="572" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_mapData_addr2/6 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_96_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="17" slack="0"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96/6 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_97_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="7" slack="0"/>
<pin id="582" dir="0" index="1" bw="5" slack="1"/>
<pin id="583" dir="0" index="2" bw="1" slack="0"/>
<pin id="584" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_97/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="p_shl38_cast_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="7" slack="0"/>
<pin id="589" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl38_cast/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="S4_d_addr2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="0"/>
<pin id="593" dir="0" index="1" bw="5" slack="0"/>
<pin id="594" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr2/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="S4_d_addr3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="0"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr3/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="S4_d_addr3_cast_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="0"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="S4_d_addr3_cast/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_85_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="10" slack="0"/>
<pin id="609" dir="0" index="1" bw="8" slack="0"/>
<pin id="610" dir="0" index="2" bw="1" slack="0"/>
<pin id="611" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_85/6 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_shl14_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="10" slack="0"/>
<pin id="617" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl14/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="S4_d_addr4_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="10" slack="0"/>
<pin id="621" dir="0" index="1" bw="8" slack="0"/>
<pin id="622" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr4/6 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_98_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="11" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="k_8_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="1" slack="0"/>
<pin id="632" dir="0" index="1" bw="3" slack="1"/>
<pin id="633" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_8/6 "/>
</bind>
</comp>

<comp id="635" class="1004" name="C5_mapData_addr3_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="1" slack="0"/>
<pin id="637" dir="0" index="1" bw="17" slack="1"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_mapData_addr3/7 "/>
</bind>
</comp>

<comp id="640" class="1004" name="tmp_99_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="18" slack="0"/>
<pin id="642" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="S4_d_addr5_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="11" slack="1"/>
<pin id="648" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr5/7 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_100_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="12" slack="0"/>
<pin id="652" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_100/7 "/>
</bind>
</comp>

<comp id="655" class="1004" name="C5_mapData_addr4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="0"/>
<pin id="657" dir="0" index="1" bw="17" slack="1"/>
<pin id="658" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_mapData_addr4/7 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_101_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="19" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_101/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="S4_d_addr6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="0"/>
<pin id="667" dir="0" index="1" bw="11" slack="1"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr6/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_102_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="13" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_102/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="S4_d_addr7_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="0"/>
<pin id="677" dir="0" index="1" bw="11" slack="1"/>
<pin id="678" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr7/7 "/>
</bind>
</comp>

<comp id="680" class="1004" name="tmp_104_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="13" slack="0"/>
<pin id="682" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_104/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="S4_d_addr8_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="0" index="1" bw="11" slack="1"/>
<pin id="688" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S4_d_addr8/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="tmp_106_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="13" slack="0"/>
<pin id="692" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_106/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="C5_mapData_addr5_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="0"/>
<pin id="697" dir="0" index="1" bw="17" slack="2"/>
<pin id="698" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_mapData_addr5/8 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_103_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="19" slack="0"/>
<pin id="702" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_103/8 "/>
</bind>
</comp>

<comp id="705" class="1004" name="C5_mapData_addr6_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="4" slack="0"/>
<pin id="707" dir="0" index="1" bw="17" slack="2"/>
<pin id="708" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C5_mapData_addr6/8 "/>
</bind>
</comp>

<comp id="710" class="1004" name="tmp_105_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="19" slack="0"/>
<pin id="712" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_105/8 "/>
</bind>
</comp>

<comp id="715" class="1005" name="exitcond6_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="719" class="1005" name="i_12_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="5" slack="0"/>
<pin id="721" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

<comp id="724" class="1005" name="S4_d_addr1_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="8" slack="1"/>
<pin id="726" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S4_d_addr1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="p_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="0"/>
<pin id="734" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="S4_d_addr10_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="S4_d_addr10 "/>
</bind>
</comp>

<comp id="745" class="1005" name="q_1_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="3" slack="0"/>
<pin id="747" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="q_1 "/>
</bind>
</comp>

<comp id="750" class="1005" name="exitcond_flatten5_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="1"/>
<pin id="752" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten5 "/>
</bind>
</comp>

<comp id="754" class="1005" name="indvar_flatten_next5_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="0"/>
<pin id="756" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="759" class="1005" name="i_1_mid2_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="0"/>
<pin id="761" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="766" class="1005" name="k_mid2_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="3" slack="1"/>
<pin id="768" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="773" class="1005" name="j_mid2_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="5" slack="0"/>
<pin id="775" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="779" class="1005" name="C5_mapData_addr8_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="10" slack="1"/>
<pin id="781" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_addr8 "/>
</bind>
</comp>

<comp id="785" class="1005" name="indvar_flatten_next_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="8" slack="0"/>
<pin id="787" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="790" class="1005" name="C5_d_addr_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="5" slack="1"/>
<pin id="792" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="C5_d_addr "/>
</bind>
</comp>

<comp id="795" class="1005" name="C5_mapData_addr2_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="1"/>
<pin id="797" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_addr2 "/>
</bind>
</comp>

<comp id="803" class="1005" name="C5_mapData_addr_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="14" slack="1"/>
<pin id="805" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_addr "/>
</bind>
</comp>

<comp id="808" class="1005" name="S4_d_addr4_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="S4_d_addr4 "/>
</bind>
</comp>

<comp id="816" class="1005" name="S4_d_addr_1_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="9" slack="1"/>
<pin id="818" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="S4_d_addr_1 "/>
</bind>
</comp>

<comp id="822" class="1005" name="k_8_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="3" slack="1"/>
<pin id="824" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_8 "/>
</bind>
</comp>

<comp id="827" class="1005" name="C5_d_load_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="32" slack="1"/>
<pin id="829" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_d_load "/>
</bind>
</comp>

<comp id="832" class="1005" name="C5_mapData_load_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="1"/>
<pin id="834" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_load "/>
</bind>
</comp>

<comp id="837" class="1005" name="S4_d_load_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="4"/>
<pin id="839" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="S4_d_load "/>
</bind>
</comp>

<comp id="842" class="1005" name="C5_mapData_addr_1_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="14" slack="1"/>
<pin id="844" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_addr_1 "/>
</bind>
</comp>

<comp id="847" class="1005" name="S4_d_addr_2_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="9" slack="1"/>
<pin id="849" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="S4_d_addr_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="C5_mapData_addr_2_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="14" slack="1"/>
<pin id="854" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_addr_2 "/>
</bind>
</comp>

<comp id="857" class="1005" name="S4_d_addr_3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="9" slack="1"/>
<pin id="859" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="S4_d_addr_3 "/>
</bind>
</comp>

<comp id="862" class="1005" name="S4_d_addr_4_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="9" slack="1"/>
<pin id="864" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="S4_d_addr_4 "/>
</bind>
</comp>

<comp id="868" class="1005" name="S4_d_addr_5_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="9" slack="6"/>
<pin id="870" dir="1" index="1" bw="9" slack="6"/>
</pin_list>
<bind>
<opset="S4_d_addr_5 "/>
</bind>
</comp>

<comp id="874" class="1005" name="C5_mapData_load_1_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_load_1 "/>
</bind>
</comp>

<comp id="879" class="1005" name="S4_d_load_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="4"/>
<pin id="881" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="S4_d_load_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="C5_mapData_load_2_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_load_2 "/>
</bind>
</comp>

<comp id="889" class="1005" name="S4_d_load_2_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="5"/>
<pin id="891" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="S4_d_load_2 "/>
</bind>
</comp>

<comp id="894" class="1005" name="C5_mapData_addr_3_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="14" slack="1"/>
<pin id="896" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_addr_3 "/>
</bind>
</comp>

<comp id="899" class="1005" name="C5_mapData_addr_4_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="14" slack="1"/>
<pin id="901" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_addr_4 "/>
</bind>
</comp>

<comp id="904" class="1005" name="C5_mapData_load_3_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C5_mapData_load_3 "/>
</bind>
</comp>

<comp id="909" class="1005" name="S4_d_load_3_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="5"/>
<pin id="911" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="S4_d_load_3 "/>
</bind>
</comp>

<comp id="914" class="1005" name="C5_mapData_load_4_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="2"/>
<pin id="916" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C5_mapData_load_4 "/>
</bind>
</comp>

<comp id="919" class="1005" name="tmp_48_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_119_1_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_1 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_119_2_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_2 "/>
</bind>
</comp>

<comp id="934" class="1005" name="tmp_119_3_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="32" slack="1"/>
<pin id="936" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_3 "/>
</bind>
</comp>

<comp id="939" class="1005" name="tmp_119_4_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_119_4 "/>
</bind>
</comp>

<comp id="944" class="1005" name="S4_d_load_4_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="S4_d_load_4 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_120_2_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="2"/>
<pin id="951" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_120_2 "/>
</bind>
</comp>

<comp id="954" class="1005" name="tmp_120_3_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="2"/>
<pin id="956" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_120_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="30" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="30" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="118"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="119" pin="3"/><net_sink comp="89" pin=3"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="30" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="89" pin=3"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="146" pin="3"/><net_sink comp="114" pin=3"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="30" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="114" pin=3"/></net>

<net id="192"><net_src comp="4" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="187" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="20" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="231"><net_src comp="34" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="291"><net_src comp="102" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="114" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="89" pin=4"/></net>

<net id="303"><net_src comp="199" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="8" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="199" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="14" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="199" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="16" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="199" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="18" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="326"><net_src comp="315" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="311" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="210" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="210" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="26" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="348"><net_src comp="210" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="357"><net_src comp="349" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="28" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="349" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="18" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="369"><net_src comp="358" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="354" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="366" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="221" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="22" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="221" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="26" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="221" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="406"><net_src comp="232" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="38" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="232" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="40" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="254" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="42" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="414" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="6" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="265" pin="4"/><net_sink comp="420" pin=2"/></net>

<net id="432"><net_src comp="414" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="44" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="276" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="22" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="428" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="14" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="243" pin="4"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="414" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="446" pin="2"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="243" pin="4"/><net_sink comp="452" pin=2"/></net>

<net id="464"><net_src comp="14" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="420" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="440" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="414" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="20" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="276" pin="4"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="440" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="460" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="420" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="452" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="497"><net_src comp="46" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="498"><net_src comp="480" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="499"><net_src comp="48" pin="0"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="492" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="488" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="254" pin="4"/><net_sink comp="510" pin=1"/></net>

<net id="521"><net_src comp="414" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="50" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="510" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="524" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="545"><net_src comp="52" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="18" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="550"><net_src comp="540" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="547" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="531" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="534" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="551" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="54" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="563" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="557" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="578"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="585"><net_src comp="16" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="18" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="590"><net_src comp="580" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="595"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="528" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="537" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="591" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="28" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="613"><net_src comp="597" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="614"><net_src comp="18" pin="0"/><net_sink comp="607" pin=2"/></net>

<net id="618"><net_src comp="607" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="623"><net_src comp="615" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="603" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="628"><net_src comp="619" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="634"><net_src comp="26" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="56" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="649"><net_src comp="56" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="659"><net_src comp="54" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="663"><net_src comp="655" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="669"><net_src comp="54" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="679"><net_src comp="58" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="683"><net_src comp="675" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="689"><net_src comp="60" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="699"><net_src comp="58" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="709"><net_src comp="60" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="705" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="718"><net_src comp="299" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="305" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="727"><net_src comp="327" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="735"><net_src comp="339" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="740"><net_src comp="370" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="748"><net_src comp="382" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="753"><net_src comp="402" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="408" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="762"><net_src comp="452" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="765"><net_src comp="759" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="769"><net_src comp="472" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="772"><net_src comp="766" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="776"><net_src comp="480" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="782"><net_src comp="504" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="788"><net_src comp="516" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="793"><net_src comp="95" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="798"><net_src comp="569" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="695" pin=1"/></net>

<net id="802"><net_src comp="795" pin="1"/><net_sink comp="705" pin=1"/></net>

<net id="806"><net_src comp="107" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="811"><net_src comp="619" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="813"><net_src comp="808" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="814"><net_src comp="808" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="815"><net_src comp="808" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="819"><net_src comp="119" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="825"><net_src comp="630" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="830"><net_src comp="102" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="835"><net_src comp="114" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="840"><net_src comp="89" pin="5"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="845"><net_src comp="130" pin="3"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="850"><net_src comp="138" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="855"><net_src comp="146" pin="3"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="860"><net_src comp="157" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="865"><net_src comp="165" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="871"><net_src comp="172" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="873"><net_src comp="868" pin="1"/><net_sink comp="89" pin=3"/></net>

<net id="877"><net_src comp="114" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="882"><net_src comp="89" pin="5"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="887"><net_src comp="114" pin="5"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="892"><net_src comp="89" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="897"><net_src comp="179" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="114" pin=3"/></net>

<net id="902"><net_src comp="187" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="907"><net_src comp="114" pin="5"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="912"><net_src comp="89" pin="5"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="917"><net_src comp="114" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="922"><net_src comp="287" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="927"><net_src comp="287" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="932"><net_src comp="287" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="937"><net_src comp="287" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="942"><net_src comp="287" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="947"><net_src comp="89" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="952"><net_src comp="283" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="957"><net_src comp="283" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="89" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: S4_d | {}
	Port: C5_d | {}
	Port: C5_mapData | {}
  - Chain level:
	State 1
	State 2
		exitcond6 : 1
		i_12 : 1
		stg_27 : 2
		tmp_trn_cast : 1
		tmp : 1
		p_shl_cast : 2
		S4_d_addr1 : 3
	State 3
		exitcond5 : 1
		p_1 : 1
		stg_37 : 2
		tmp_69_trn_cast : 1
		S4_d_addr9 : 2
		S4_d_addr9_cast : 3
		tmp_86 : 3
		p_shl15 : 4
		S4_d_addr10 : 5
	State 4
		exitcond4 : 1
		q_1 : 1
		stg_49 : 2
		tmp_71_trn : 1
		S4_d_addr11 : 2
		tmp_107 : 3
		S4_d_addr : 4
		stg_54 : 5
	State 5
		exitcond_flatten5 : 1
		indvar_flatten_next5 : 1
		stg_63 : 2
		exitcond_flatten : 1
		j_mid : 2
		not_exitcond_flatten : 2
		exitcond : 1
		exitcond1_mid : 2
		i_s : 1
		i_1_mid2 : 2
		j_9 : 3
		tmp_94 : 2
		k_mid2 : 2
		j_mid2 : 2
		tmp_trn_cast_34 : 3
		tmp_95 : 3
		C5_mapData_addr7_cast : 4
		C5_mapData_addr8 : 5
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 6
		C5_d_addr : 1
		C5_d_load : 2
		p_shl : 1
		C5_mapData_addr9 : 2
		C5_mapData_addr1 : 3
		tmp_84 : 4
		C5_mapData_addr2 : 4
		tmp_96 : 5
		C5_mapData_addr : 6
		C5_mapData_load : 7
		p_shl38_cast : 1
		S4_d_addr2 : 2
		S4_d_addr3 : 3
		S4_d_addr3_cast : 4
		tmp_85 : 4
		p_shl14 : 5
		S4_d_addr4 : 6
		tmp_98 : 7
		S4_d_addr_1 : 8
		S4_d_load : 9
	State 7
		tmp_48 : 1
		tmp_99 : 1
		C5_mapData_addr_1 : 2
		C5_mapData_load_1 : 3
		tmp_100 : 1
		S4_d_addr_2 : 2
		S4_d_load_1 : 3
		tmp_101 : 1
		C5_mapData_addr_2 : 2
		C5_mapData_load_2 : 3
		tmp_102 : 1
		S4_d_addr_3 : 2
		S4_d_load_2 : 3
		tmp_104 : 1
		S4_d_addr_4 : 2
		tmp_106 : 1
		S4_d_addr_5 : 2
	State 8
		tmp_119_1 : 1
		tmp_103 : 1
		C5_mapData_addr_3 : 2
		C5_mapData_load_3 : 3
		tmp_105 : 1
		C5_mapData_addr_4 : 2
		C5_mapData_load_4 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		empty_35 : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_283          |    2    |   205   |   390   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_287          |    3    |   143   |   321   |
|----------|------------------------------|---------|---------|---------|
|          |          i_12_fu_305         |    0    |    0    |    5    |
|          |       S4_d_addr1_fu_327      |    0    |    0    |    7    |
|          |          p_1_fu_339          |    0    |    0    |    3    |
|          |       S4_d_addr9_fu_349      |    0    |    0    |    8    |
|          |      S4_d_addr10_fu_370      |    0    |    0    |    10   |
|          |          q_1_fu_382          |    0    |    0    |    3    |
|          |      S4_d_addr11_fu_392      |    0    |    0    |    11   |
|          |  indvar_flatten_next5_fu_408 |    0    |    0    |    12   |
|          |          i_s_fu_446          |    0    |    0    |    5    |
|          |          j_9_fu_460          |    0    |    0    |    5    |
|          |    C5_mapData_addr8_fu_504   |    0    |    0    |    9    |
|          |   indvar_flatten_op_fu_510   |    0    |    0    |    8    |
|          |    C5_mapData_addr9_fu_551   |    0    |    0    |   4.5   |
|    add   |    C5_mapData_addr1_fu_557   |    0    |    0    |   4.5   |
|          |    C5_mapData_addr2_fu_569   |    0    |    0    |    16   |
|          |       S4_d_addr2_fu_591      |    0    |    0    |   4.5   |
|          |       S4_d_addr3_fu_597      |    0    |    0    |   4.5   |
|          |       S4_d_addr4_fu_619      |    0    |    0    |    10   |
|          |          k_8_fu_630          |    0    |    0    |    3    |
|          |    C5_mapData_addr3_fu_635   |    0    |    0    |    17   |
|          |       S4_d_addr5_fu_645      |    0    |    0    |    11   |
|          |    C5_mapData_addr4_fu_655   |    0    |    0    |    17   |
|          |       S4_d_addr6_fu_665      |    0    |    0    |    11   |
|          |       S4_d_addr7_fu_675      |    0    |    0    |    11   |
|          |       S4_d_addr8_fu_685      |    0    |    0    |    11   |
|          |    C5_mapData_addr5_fu_695   |    0    |    0    |    17   |
|          |    C5_mapData_addr6_fu_705   |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|
|          |         j_mid_fu_420         |    0    |    0    |    5    |
|          |        i_1_mid2_fu_452       |    0    |    0    |    5    |
|  select  |         k_mid2_fu_472        |    0    |    0    |    3    |
|          |         j_mid2_fu_480        |    0    |    0    |    5    |
|          |  indvar_flatten_next_fu_516  |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond6_fu_299       |    0    |    0    |    2    |
|          |       exitcond5_fu_333       |    0    |    0    |    2    |
|   icmp   |       exitcond4_fu_376       |    0    |    0    |    2    |
|          |   exitcond_flatten5_fu_402   |    0    |    0    |    5    |
|          |    exitcond_flatten_fu_414   |    0    |    0    |    3    |
|          |        exitcond_fu_434       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    xor   |  not_exitcond_flatten_fu_428 |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    and   |     exitcond1_mid_fu_440     |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|    or    |         tmp_94_fu_466        |    0    |    0    |    1    |
|----------|------------------------------|---------|---------|---------|
|          |      tmp_trn_cast_fu_311     |    0    |    0    |    0    |
|          |       p_shl_cast_fu_323      |    0    |    0    |    0    |
|          |    tmp_69_trn_cast_fu_345    |    0    |    0    |    0    |
|          |    S4_d_addr9_cast_fu_354    |    0    |    0    |    0    |
|          |        p_shl15_fu_366        |    0    |    0    |    0    |
|          |       tmp_71_trn_fu_388      |    0    |    0    |    0    |
|          |        tmp_107_fu_397        |    0    |    0    |    0    |
|          |    tmp_trn_cast_34_fu_488    |    0    |    0    |    0    |
|          | C5_mapData_addr7_cast_fu_500 |    0    |    0    |    0    |
|          |         tmp_s_fu_524         |    0    |    0    |    0    |
|          |     tmp_trn_cast1_fu_528     |    0    |    0    |    0    |
|          | C5_mapData_addr8_cast_fu_531 |    0    |    0    |    0    |
|          |       tmp_72_trn_fu_534      |    0    |    0    |    0    |
|   zext   |    tmp_72_trn_cast_fu_537    |    0    |    0    |    0    |
|          |         p_shl_fu_547         |    0    |    0    |    0    |
|          |         tmp_96_fu_575        |    0    |    0    |    0    |
|          |      p_shl38_cast_fu_587     |    0    |    0    |    0    |
|          |    S4_d_addr3_cast_fu_603    |    0    |    0    |    0    |
|          |        p_shl14_fu_615        |    0    |    0    |    0    |
|          |         tmp_98_fu_625        |    0    |    0    |    0    |
|          |         tmp_99_fu_640        |    0    |    0    |    0    |
|          |        tmp_100_fu_650        |    0    |    0    |    0    |
|          |        tmp_101_fu_660        |    0    |    0    |    0    |
|          |        tmp_102_fu_670        |    0    |    0    |    0    |
|          |        tmp_104_fu_680        |    0    |    0    |    0    |
|          |        tmp_106_fu_690        |    0    |    0    |    0    |
|          |        tmp_103_fu_700        |    0    |    0    |    0    |
|          |        tmp_105_fu_710        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_315          |    0    |    0    |    0    |
|          |         tmp_86_fu_358        |    0    |    0    |    0    |
|bitconcatenate|         tmp_95_fu_492        |    0    |    0    |    0    |
|          |         tmp_83_fu_540        |    0    |    0    |    0    |
|          |         tmp_97_fu_580        |    0    |    0    |    0    |
|          |         tmp_85_fu_607        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|    shl   |         tmp_84_fu_563        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |   348   |   1001  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      C5_d_addr_reg_790     |    5   |
|      C5_d_load_reg_827     |   32   |
|  C5_mapData_addr2_reg_795  |   32   |
|  C5_mapData_addr8_reg_779  |   10   |
|  C5_mapData_addr_1_reg_842 |   14   |
|  C5_mapData_addr_2_reg_852 |   14   |
|  C5_mapData_addr_3_reg_894 |   14   |
|  C5_mapData_addr_4_reg_899 |   14   |
|   C5_mapData_addr_reg_803  |   14   |
|  C5_mapData_load_1_reg_874 |   32   |
|  C5_mapData_load_2_reg_884 |   32   |
|  C5_mapData_load_3_reg_904 |   32   |
|  C5_mapData_load_4_reg_914 |   32   |
|   C5_mapData_load_reg_832  |   32   |
|     S4_d_addr10_reg_737    |   32   |
|     S4_d_addr1_reg_724     |    8   |
|     S4_d_addr4_reg_808     |   32   |
|     S4_d_addr_1_reg_816    |    9   |
|     S4_d_addr_2_reg_847    |    9   |
|     S4_d_addr_3_reg_857    |    9   |
|     S4_d_addr_4_reg_862    |    9   |
|     S4_d_addr_5_reg_868    |    9   |
|     S4_d_load_1_reg_879    |   32   |
|     S4_d_load_2_reg_889    |   32   |
|     S4_d_load_3_reg_909    |   32   |
|     S4_d_load_4_reg_944    |   32   |
|      S4_d_load_reg_837     |   32   |
|      exitcond6_reg_715     |    1   |
|  exitcond_flatten5_reg_750 |    1   |
|        i_12_reg_719        |    5   |
|      i_1_mid2_reg_759      |    5   |
|         i_1_reg_239        |    5   |
|          i_reg_195         |    5   |
|   indvar_flatten5_reg_228  |   12   |
|indvar_flatten_next5_reg_754|   12   |
| indvar_flatten_next_reg_785|    8   |
|   indvar_flatten_reg_250   |    8   |
|       j_mid2_reg_773       |    5   |
|          j_reg_261         |    5   |
|         k_8_reg_822        |    3   |
|       k_mid2_reg_766       |    3   |
|          k_reg_272         |    3   |
|         p_1_reg_732        |    3   |
|          p_reg_206         |    3   |
|         q_1_reg_745        |    3   |
|          q_reg_217         |    3   |
|           reg_293          |   32   |
|      tmp_119_1_reg_924     |   32   |
|      tmp_119_2_reg_929     |   32   |
|      tmp_119_3_reg_934     |   32   |
|      tmp_119_4_reg_939     |   32   |
|      tmp_120_2_reg_949     |   32   |
|      tmp_120_3_reg_954     |   32   |
|       tmp_48_reg_919       |   32   |
+----------------------------+--------+
|            Total           |   935  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   6  |   9  |   54   ||    9    |
|  grp_access_fu_89 |  p1  |   4  |  32  |   128  ||    32   |
|  grp_access_fu_89 |  p3  |   6  |   9  |   54   ||    9    |
| grp_access_fu_102 |  p0  |   2  |   5  |   10   ||    5    |
| grp_access_fu_114 |  p0  |   6  |  14  |   84   ||    14   |
| grp_access_fu_114 |  p3  |   4  |  14  |   56   ||    14   |
|     grp_fu_283    |  p0  |   5  |  32  |   160  ||    32   |
|     grp_fu_283    |  p1  |   5  |  32  |   160  ||    32   |
|     grp_fu_287    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_287    |  p1  |   6  |  32  |   192  ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   962  ||  17.918 ||   211   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |  1001  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    -   |   211  |
|  Register |    -   |    -   |   935  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   17   |  1283  |  1212  |
+-----------+--------+--------+--------+--------+
