# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab3_2_1.srcs/sources_1/imports/Lab4-2-1/add_two_values_function.vhd" \
"../../../../lab3_2_1.srcs/sim_1/imports/Lab4-2-1/add_two_values_function_tb.vhd" \

# Do not sort compile order
nosort
