[    8.198268] RTW: 0x070: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198301] RTW: 0x080: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198334] RTW: 0x090: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198366] RTW: 0x0A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198399] RTW: 0x0B0: FF FF FF FF  FF FF FF FF  20 1C 1B 00  00 00 00 FF  
[    8.198431] RTW: 0x0C0: FF 12 00 10  00 FF 00 FF  00 00 FF FF  FF FF FF FF  
[    8.198464] RTW: 0x0D0: 3E 10 01 12  23 FF FF FF  20 04 4C 02  79 F1 21 02  
[    8.198496] RTW: 0x0E0: 0C 00 22 04  00 08 00 32  FF 21 02 0C  00 22 2A 01  
[    8.198528] RTW: 0x0F0: 01 00 00 00  00 00 00 00  00 00 00 00  02 00 FF FF  
[    8.198559] RTW: 0x100: 00 00 00 00  00 00 00 00  00 00 00 00  00 00 00 00  
[    8.198590] RTW: 0x110: 00 EB 00 6E  01 00 00 00  00 FF 4C 31  2D 6A D0 0D  
[    8.198623] RTW: 0x120: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198656] RTW: 0x130: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198688] RTW: 0x140: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198721] RTW: 0x150: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198754] RTW: 0x160: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198786] RTW: 0x170: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198819] RTW: 0x180: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198852] RTW: 0x190: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198884] RTW: 0x1A0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198917] RTW: 0x1B0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198950] RTW: 0x1C0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.198982] RTW: 0x1D0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199015] RTW: 0x1E0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199048] RTW: 0x1F0: FF FF FF FF  FF FF FF FF  FF FF FF FF  FF FF FF FF  
[    8.199090] RTW: hal_com_config_channel_plan chplan:0x20
[    8.283020] RTW: [RF_PATH] ver_id.RF_TYPE:RF_1T1R
[    8.283034] RTW: [RF_PATH] HALSPEC's rf_reg_trx_path_bmp:0x11, rf_reg_path_avail_num:1, max_tx_cnt:1
[    8.283040] RTW: [RF_PATH] PG's trx_path_bmp:0x00, max_tx_cnt:0
[    8.283047] RTW: [RF_PATH] Registry's trx_path_bmp:0x00, tx_path_lmt:0, rx_path_lmt:0
[    8.283054] RTW: [RF_PATH] HALDATA's trx_path_bmp:0x11, max_tx_cnt:1
[    8.283060] RTW: [RF_PATH] HALDATA's rf_type:RF_1T1R, NumTotalRFPath:1
[    8.283067] RTW: [TRX_Nss] HALSPEC - tx_nss:1, rx_nss:1
[    8.283074] RTW: [TRX_Nss] Registry - tx_nss:0, rx_nss:0
[    8.283080] RTW: [TRX_Nss] HALDATA - tx_nss:1, rx_nss:1
[    8.284324] RTW: rtw_regsty_chk_target_tx_power_valid return _FALSE for band:0, path:0, rs:0, t:-1
[    8.304383] RTW: rtw_ndev_init(wlan0) if1 mac_addr=4c:31:2d:6a:d0:0d
[    8.317704] RTW: rtw_ndev_init(wlan1) if2 mac_addr=4e:31:2d:6a:d0:0d
[    8.333219] RTW: module init ret=0
[    8.961784] RTW: txpath=0x1, rxpath=0x1
[    8.961797] RTW: txpath_1ss:0x1, num:1
[    9.048688] IPv6: ADDRCONF(NETDEV_UP): wlan0: link is not ready
[   10.733114] RTW: rtw_set_802_11_connect(wlan0)  fw_state=0x00000008
[   10.976706] RTW: start auth
[   10.981270] RTW: auth success, start assoc
[   10.986515] RTW: assoc success
[   10.986605] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   10.988084] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   10.988095] RTW: mac_id : 0
[   10.988101] RTW: wireless_mode : 0x0b
[   10.988106] RTW: mimo_type : 0
[   10.988112] RTW: static smps : N
[   10.988118] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   10.988123] RTW: rate_id : 3
[   10.988130] RTW: rssi : -1 (%), rssi_level : 0
[   10.988136] RTW: is_support_sgi : Y, is_vht_enable : N
[   10.988142] RTW: disable_ra : N, disable_pt : N
[   10.988147] RTW: is_noisy : N
[   10.988152] RTW: txrx_state : 0
[   10.988158] RTW: curr_tx_rate : CCK_1M (L)
[   10.988164] RTW: curr_tx_bw : 20MHz
[   10.988169] RTW: curr_retry_ratio : 0
[   10.988175] RTW: ra_mask : 0x00000000000fffff
[   10.988175] 
[   10.991344] RTW: recv eapol packet 1/4
[   10.992508] RTW: send eapol packet 2/4
[   10.998123] RTW: recv eapol packet 3/4
[   10.998476] RTW: send eapol packet 4/4
[   10.999972] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.000268] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   13.895234] codec_codec_ctl: set repaly channel...
[   13.895272] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   13.895278] codec_codec_ctl: set sample rate...
[   13.895363] codec_codec_ctl: set device...
[   14.129196] codec_set_device: set device: speaker...
[   74.552947] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   74.555414] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   74.555433] *** PROBE: ISP device allocated successfully: 80514000 ***
[   74.555449] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   74.555454] *** PROBE: ISP device mutex and spinlock initialized ***
[   74.555461] *** PROBE: Event callback structure initialized at 0x8057f680 (offset 0xc from isp_dev) ***
[   74.555472] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   74.555479] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   74.555485] *** PROBE: Platform data: c06b7890 ***
[   74.555490] *** PROBE: Platform data validation passed ***
[   74.555496] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   74.555501] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   74.555507] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   74.555513] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   74.555519] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   74.579734] All ISP subdev platform drivers registered successfully
[   74.582419] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   74.582433] *** Registering platform device 0 from platform data ***
[   74.584958] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   74.584974] *** tx_isp_subdev_init: pdev=c06b7570, sd=85217c00, ops=c06b7b90 ***
[   74.584980] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.584987] *** tx_isp_subdev_init: ops=c06b7b90, ops->core=c06b7bc4 ***
[   74.584993] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   74.585001] *** tx_isp_subdev_init: Set sd->dev=c06b7580, sd->pdev=c06b7570 ***
[   74.585007] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   74.585013] tx_isp_module_init: Module initialized for isp-w00
[   74.585019] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.585025] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   74.585032] tx_isp_subdev_init: platform_get_resource returned c06b7668 for device isp-w00
[   74.585040] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   74.585049] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   74.585055] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   74.585063] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7570, sd=85217c00, ourISPdev=80514000 ***
[   74.585070] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=80514000 ***
[   74.585075] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   74.585081] *** DEBUG: About to check device name matches ***
[   74.585087] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   74.585094] *** LINKED CSI device: 85217c00, regs: b0022000 ***
[   74.585100] *** CSI PROBE: Set dev_priv to csi_dev 85217c00 AFTER subdev_init ***
[   74.585107] *** CSI PROBE: Set host_priv to csi_dev 85217c00 AFTER subdev_init ***
[   74.585113] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   74.585119] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.585139] *** Platform device 0 (isp-w00) registered successfully ***
[   74.585146] *** Registering platform device 1 from platform data ***
[   74.589887] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   74.589903] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   74.589909] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   74.589915] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   74.589922] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   74.589928] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   74.589933] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   74.589939] *** VIC will operate in FULL mode with complete buffer operations ***
[   74.589945] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   74.589951] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   74.589957] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   74.589964] *** VIC PROBE: Stored vic_dev pointer 81124000 in subdev dev_priv ***
[   74.589970] *** VIC PROBE: Set host_priv to vic_dev 81124000 for Binary Ninja compatibility ***
[   74.589976] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   74.589983] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   74.589991] *** tx_isp_subdev_init: pdev=c06b7688, sd=81124000, ops=c06b7b10 ***
[   74.589997] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.590004] *** tx_isp_subdev_init: ops=c06b7b10, ops->core=c06b7b2c ***
[   74.590010] *** tx_isp_subdev_init: ops->core->init=c0682af8 ***
[   74.590017] *** tx_isp_subdev_init: Set sd->dev=c06b7698, sd->pdev=c06b7688 ***
[   74.590023] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   74.590029] tx_isp_module_init: Module initialized for isp-w02
[   74.590035] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.590043] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   74.590050] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   74.590060] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c0675880, thread=c0668584, flags=0x80, name=isp-w02, dev_id=80514000) ***
[   74.590069] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c0675880, thread=c0668584 ***
[   74.599669] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   74.599679] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   74.599687] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   74.599695] tx_isp_subdev_init: platform_get_resource returned c06b7780 for device isp-w02
[   74.599703] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   74.599712] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   74.599718] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   74.599726] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7688, sd=81124000, ourISPdev=80514000 ***
[   74.599733] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   74.599739] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   74.599745] *** DEBUG: About to check device name matches ***
[   74.599750] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   74.599756] *** DEBUG: Retrieved vic_dev from subdev data: 81124000 ***
[   74.599762] *** DEBUG: About to set ourISPdev->vic_dev = 81124000 ***
[   74.599768] *** DEBUG: ourISPdev before linking: 80514000 ***
[   74.599774] *** DEBUG: ourISPdev->vic_dev set to: 81124000 ***
[   74.599780] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   74.599785] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   74.599791] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   74.599799] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.599804] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   74.599810] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   74.599815] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   74.599837] *** Platform device 1 (isp-w02) registered successfully ***
[   74.599843] *** Registering platform device 2 from platform data ***
[   74.600221] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   74.600237] *** tx_isp_subdev_init: pdev=c06b7498, sd=8540ae00, ops=c06b89f4 ***
[   74.600243] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.600250] *** tx_isp_subdev_init: ops=c06b89f4, ops->core=c06b8a14 ***
[   74.600256] *** tx_isp_subdev_init: ops->core->init=c068f238 ***
[   74.600263] *** tx_isp_subdev_init: Set sd->dev=c06b74a8, sd->pdev=c06b7498 ***
[   74.600269] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b89f4 ***
[   74.600277] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7b90 ***
[   74.600283] tx_isp_module_init: Module initialized for isp-w01
[   74.600288] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.600297] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7498, sd=8540ae00, ourISPdev=80514000 ***
[   74.600303] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   74.600309] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   74.600315] *** DEBUG: About to check device name matches ***
[   74.600321] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   74.600326] *** LINKED VIN device: 8540ae00 ***
[   74.600334] *** VIN SUBDEV OPS CONFIGURED: core=c06b8a14, video=c06b8a08, s_stream=c068f430 ***
[   74.600341] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   74.600347] *** VIN PROBE: Set dev_priv to vin_dev 8540ae00 AFTER subdev_init ***
[   74.600353] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.600372] *** Platform device 2 (isp-w01) registered successfully ***
[   74.600379] *** Registering platform device 3 from platform data ***
[   74.602887] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   74.602902] *** tx_isp_subdev_init: pdev=c06b7358, sd=8540ac00, ops=c06b7c44 ***
[   74.602909] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.602915] *** tx_isp_subdev_init: ops=c06b7c44, ops->core=c06beacc ***
[   74.602921] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   74.602928] *** tx_isp_subdev_init: Set sd->dev=c06b7368, sd->pdev=c06b7358 ***
[   74.602935] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7c44 ***
[   74.602941] *** tx_isp_subdev_init: ops->sensor=c06beac0, csi_subdev_ops=c06b7b90 ***
[   74.602947] tx_isp_module_init: Module initialized for isp-fs
[   74.602953] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.602959] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   74.602966] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   74.602973] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   74.602979] *** FS PROBE: Set dev_priv to fs_dev 8540ac00 AFTER subdev_init ***
[   74.602986] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   74.603005] *** Platform device 3 (isp-fs) registered successfully ***
[   74.603012] *** Registering platform device 4 from platform data ***
[   74.605496] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   74.605509] *** tx_isp_create_core_device: Creating ISP core device ***
[   74.605519] *** tx_isp_create_core_device: Core device created successfully: 81124400 ***
[   74.605525] *** CORE PROBE: Set dev_priv to core_dev 81124400 ***
[   74.605532] *** CORE PROBE: Set host_priv to core_dev 81124400 - PREVENTS BadVA CRASH ***
[   74.605539] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   74.605546] *** tx_isp_subdev_init: pdev=c06b7220, sd=81124400, ops=c06b7948 ***
[   74.605552] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.605559] *** tx_isp_subdev_init: ops=c06b7948, ops->core=c06b7974 ***
[   74.605565] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   74.605571] *** tx_isp_subdev_init: Set sd->dev=c06b7230, sd->pdev=c06b7220 ***
[   74.605578] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   74.605584] tx_isp_module_init: Module initialized for isp-m0
[   74.605590] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.605598] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   74.605605] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   74.605615] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675880, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   74.605623] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675880, thread=c0668584 ***
[   74.607905] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   74.607915] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   74.607923] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   74.607931] tx_isp_subdev_init: platform_get_resource returned c06b7320 for device isp-m0
[   74.607939] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   74.607949] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   74.607955] *** tx_isp_subdev_init: Clock count stored: 3 ***
[   74.607963] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7220, sd=81124400, ourISPdev=80514000 ***
[   74.607971] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   74.607976] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   74.607981] *** DEBUG: About to check device name matches ***
[   74.607987] *** DEBUG: CORE device name matched! Setting up Core device ***
[   74.607994] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   74.608001] *** tx_isp_link_core_device: Linking core device 81124400 to ISP device 80514000 ***
[   74.608007] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.608014] *** Core subdev already registered at slot 3: 81124400 ***
[   74.608020] *** LINKED CORE device: 81124400 ***
[   74.608025] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   74.608031] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   74.608037] *** tx_isp_core_device_init: Initializing core device: 81124400 ***
[   74.608049] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   74.608054] *** tx_isp_core_device_init: Core device initialized successfully ***
[   74.608060] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   74.608067] *** tx_isp_link_core_device: Linking core device 81124400 to ISP device 80514000 ***
[   74.608073] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.608079] *** Core subdev already registered at slot 3: 81124400 ***
[   74.608093] *** tx_isp_core_probe: Assigned frame_channels=81124800 to core_dev ***
[   74.608099] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   74.608105] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   74.608110] *** tx_isp_core_probe: Calling sensor_early_init ***
[   74.608115] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   74.608121] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   74.608127] *** tx_isp_core_probe: Core device setup complete ***
[   74.608132] ***   - Core device: 81124400 ***
[   74.608137] ***   - Channel count: 6 ***
[   74.608143] ***   - Linked to ISP device: 80514000 ***
[   74.608148] *** tx_isp_core_probe: Initializing core tuning system ***
[   74.608154] isp_core_tuning_init: Initializing tuning data structure
[   74.608167] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   74.608173] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   74.608178] *** SAFE: mode_flag properly initialized using struct member access ***
[   74.608183] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   74.608189] *** tx_isp_core_probe: Set platform driver data ***
[   74.608194] *** tx_isp_core_probe: Set global core device reference ***
[   74.608199] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   74.608205] ***   - Core device: 81124400 ***
[   74.608211] ***   - Tuning device: 84bf6000 ***
[   74.608215] *** tx_isp_core_probe: Creating frame channel devices ***
[   74.608221] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   74.609783] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   74.619803] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   74.622423] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   74.624969] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   74.624980] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   74.624985] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   74.624991] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   74.624997] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   74.625005] tisp_code_create_tuning_node: Allocated dynamic major 251
[   74.630473] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   74.630484] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   74.630490] *** tx_isp_core_probe: Core probe completed successfully ***
[   74.630510] *** Platform device 4 (isp-m0) registered successfully ***
[   74.630516] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   74.630539] *** Created /proc/jz/isp directory ***
[   74.630547] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   74.630556] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   74.630562] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   74.630569] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684cc4 ***
[   74.630577] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 81124000 for isp-w02 ***
[   74.630585] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   74.630592] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   74.630601] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   74.630611] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   74.630619] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   74.630625] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   74.630630] *** Misc device registration handled via main tx-isp device ***
[   74.630636] *** Misc device registration handled via main tx-isp device ***
[   74.630641] *** Misc device registration handled via main tx-isp device ***
[   74.630647] *** Misc device registration handled via main tx-isp device ***
[   74.630652] *** Misc device registration handled via main tx-isp device ***
[   74.630657] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   74.630666] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   74.630674] *** Frame channel 1 initialized: 640x360, state=2 ***
[   74.630679] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   74.630686] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 81124000 ***
[   74.630691] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   74.630697] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   74.630703] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   74.630711] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   74.630716] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   74.630722] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   74.630727] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   74.630733] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   74.630738] *** PROBE: Binary Ninja reference implementation complete ***
[   74.639801] *** tx_isp_init: Platform device and driver registered successfully ***
[   76.466635] === gc2053 SENSOR MODULE INIT ===
[   76.469097] gc2053 I2C driver registered, waiting for device creation by ISP
[   78.867707] ISP opened successfully
[   78.868045] ISP IOCTL: cmd=0x805056c1 arg=0x77de1d60
[   78.868060] subdev_sensor_ops_ioctl: cmd=0x2000000
[   78.868066] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   78.868072] *** Creating I2C sensor device on adapter 0 ***
[   78.868081] *** Creating I2C device: gc2053 at 0x37 ***
[   78.868086] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   78.868094] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   78.868100] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   78.879205] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   78.879507] === GC2053 SENSOR PROBE START ===
[   78.879524] sensor_probe: client=854ead00, addr=0x37, adapter=84074c10 (i2c0)
[   78.879529] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   78.879535] Requesting reset GPIO 18
[   78.879616] GPIO reset sequence: HIGH -> LOW -> HIGH
[   79.109580] GPIO reset sequence completed successfully
[   79.109593] === GPIO INITIALIZATION COMPLETE ===
[   79.109603] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   79.109618] sensor_probe: data_interface=1, sensor_max_fps=30
[   79.109623] sensor_probe: MIPI 30fps
[   79.109631] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   79.109639] *** tx_isp_subdev_init: pdev=c06e1168, sd=85dd7400, ops=c06e1248 ***
[   79.109645] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   79.109651] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   79.109658] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   79.109665] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   79.109672] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   79.109677] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   79.109685] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85dd7400 ***
[   79.109691] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   79.109697] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   79.109703] tx_isp_module_init: Module initialized for (null)
[   79.109709] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   79.109717] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85dd7400, ourISPdev=80514000 ***
[   79.109725] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[   79.109731] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   79.109735] *** DEBUG: About to check device name matches ***
[   79.109743] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   79.109749] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   79.109756] *** SENSOR subdev: 85dd7400, ops: c06e1248 ***
[   79.109761] *** SENSOR ops->sensor: c06e125c ***
[   79.109767] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   79.109773] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   79.109847] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   79.109855] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   79.109861] sensor_probe: I2C client association complete
[   79.109869]   sd=85dd7400, client=854ead00, addr=0x37, adapter=i2c0
[   79.109875] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   79.109883] sensor_read: reg=0xf0, client=854ead00, adapter=i2c0, addr=0x37
[   79.110381] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   79.110390] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   79.110396] *** SUCCESS: I2C communication working after GPIO reset! ***
[   79.110404] sensor_read: reg=0xf1, client=854ead00, adapter=i2c0, addr=0x37
[   79.110890] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   79.110897] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   79.110903] === I2C COMMUNICATION TEST COMPLETE ===
[   79.110910] Registering gc2053 with ISP framework (sd=85dd7400, sensor=85dd7400)
[   79.110916] gc2053 registered with ISP framework successfully
[   79.110939] *** MIPS-SAFE: I2C device created successfully at 0x854ead00 ***
[   79.110946] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   79.110952] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   79.110959] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   79.110966] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   79.111001] ISP IOCTL: cmd=0xc050561a arg=0x7feae528
[   79.111009] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   79.111015] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   79.111023] ISP IOCTL: cmd=0xc050561a arg=0x7feae528
[   79.111029] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   79.111035] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   79.111043] ISP IOCTL: cmd=0xc0045627 arg=0x7feae580
[   79.111054] ISP IOCTL: cmd=0x800856d5 arg=0x7feae578
[   79.111060] TX_ISP_GET_BUF: IOCTL handler called
[   79.111067] TX_ISP_GET_BUF: core_dev=81124400, isp_dev=80514000
[   79.111073] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   79.111080] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
root@ing-wyze-cam3-a000 ~# dmesg 
[   74.599733] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=80514000 ***
[   74.599739] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   74.599745] *** DEBUG: About to check device name matches ***
[   74.599750] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   74.599756] *** DEBUG: Retrieved vic_dev from subdev data: 81124000 ***
[   74.599762] *** DEBUG: About to set ourISPdev->vic_dev = 81124000 ***
[   74.599768] *** DEBUG: ourISPdev before linking: 80514000 ***
[   74.599774] *** DEBUG: ourISPdev->vic_dev set to: 81124000 ***
[   74.599780] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   74.599785] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   74.599791] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   74.599799] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.599804] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   74.599810] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   74.599815] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   74.599837] *** Platform device 1 (isp-w02) registered successfully ***
[   74.599843] *** Registering platform device 2 from platform data ***
[   74.600221] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   74.600237] *** tx_isp_subdev_init: pdev=c06b7498, sd=8540ae00, ops=c06b89f4 ***
[   74.600243] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.600250] *** tx_isp_subdev_init: ops=c06b89f4, ops->core=c06b8a14 ***
[   74.600256] *** tx_isp_subdev_init: ops->core->init=c068f238 ***
[   74.600263] *** tx_isp_subdev_init: Set sd->dev=c06b74a8, sd->pdev=c06b7498 ***
[   74.600269] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b89f4 ***
[   74.600277] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7b90 ***
[   74.600283] tx_isp_module_init: Module initialized for isp-w01
[   74.600288] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.600297] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7498, sd=8540ae00, ourISPdev=80514000 ***
[   74.600303] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=80514000 ***
[   74.600309] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   74.600315] *** DEBUG: About to check device name matches ***
[   74.600321] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   74.600326] *** LINKED VIN device: 8540ae00 ***
[   74.600334] *** VIN SUBDEV OPS CONFIGURED: core=c06b8a14, video=c06b8a08, s_stream=c068f430 ***
[   74.600341] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   74.600347] *** VIN PROBE: Set dev_priv to vin_dev 8540ae00 AFTER subdev_init ***
[   74.600353] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   74.600372] *** Platform device 2 (isp-w01) registered successfully ***
[   74.600379] *** Registering platform device 3 from platform data ***
[   74.602887] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   74.602902] *** tx_isp_subdev_init: pdev=c06b7358, sd=8540ac00, ops=c06b7c44 ***
[   74.602909] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.602915] *** tx_isp_subdev_init: ops=c06b7c44, ops->core=c06beacc ***
[   74.602921] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   74.602928] *** tx_isp_subdev_init: Set sd->dev=c06b7368, sd->pdev=c06b7358 ***
[   74.602935] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7c44 ***
[   74.602941] *** tx_isp_subdev_init: ops->sensor=c06beac0, csi_subdev_ops=c06b7b90 ***
[   74.602947] tx_isp_module_init: Module initialized for isp-fs
[   74.602953] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.602959] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   74.602966] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   74.602973] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   74.602979] *** FS PROBE: Set dev_priv to fs_dev 8540ac00 AFTER subdev_init ***
[   74.602986] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   74.603005] *** Platform device 3 (isp-fs) registered successfully ***
[   74.603012] *** Registering platform device 4 from platform data ***
[   74.605496] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   74.605509] *** tx_isp_create_core_device: Creating ISP core device ***
[   74.605519] *** tx_isp_create_core_device: Core device created successfully: 81124400 ***
[   74.605525] *** CORE PROBE: Set dev_priv to core_dev 81124400 ***
[   74.605532] *** CORE PROBE: Set host_priv to core_dev 81124400 - PREVENTS BadVA CRASH ***
[   74.605539] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   74.605546] *** tx_isp_subdev_init: pdev=c06b7220, sd=81124400, ops=c06b7948 ***
[   74.605552] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   74.605559] *** tx_isp_subdev_init: ops=c06b7948, ops->core=c06b7974 ***
[   74.605565] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   74.605571] *** tx_isp_subdev_init: Set sd->dev=c06b7230, sd->pdev=c06b7220 ***
[   74.605578] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   74.605584] tx_isp_module_init: Module initialized for isp-m0
[   74.605590] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   74.605598] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   74.605605] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   74.605615] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c0675880, thread=c0668584, flags=0x80, name=isp-m0, dev_id=80514000) ***
[   74.605623] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c0675880, thread=c0668584 ***
[   74.607905] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   74.607915] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   74.607923] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   74.607931] tx_isp_subdev_init: platform_get_resource returned c06b7320 for device isp-m0
[   74.607939] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   74.607949] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   74.607955] *** tx_isp_subdev_init: Clock count stored: 3 ***
[   74.607963] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7220, sd=81124400, ourISPdev=80514000 ***
[   74.607971] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=80514000 ***
[   74.607976] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   74.607981] *** DEBUG: About to check device name matches ***
[   74.607987] *** DEBUG: CORE device name matched! Setting up Core device ***
[   74.607994] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   74.608001] *** tx_isp_link_core_device: Linking core device 81124400 to ISP device 80514000 ***
[   74.608007] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.608014] *** Core subdev already registered at slot 3: 81124400 ***
[   74.608020] *** LINKED CORE device: 81124400 ***
[   74.608025] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   74.608031] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   74.608037] *** tx_isp_core_device_init: Initializing core device: 81124400 ***
[   74.608049] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   74.608054] *** tx_isp_core_device_init: Core device initialized successfully ***
[   74.608060] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   74.608067] *** tx_isp_link_core_device: Linking core device 81124400 to ISP device 80514000 ***
[   74.608073] *** tx_isp_link_core_device: Core device linked successfully ***
[   74.608079] *** Core subdev already registered at slot 3: 81124400 ***
[   74.608093] *** tx_isp_core_probe: Assigned frame_channels=81124800 to core_dev ***
[   74.608099] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   74.608105] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   74.608110] *** tx_isp_core_probe: Calling sensor_early_init ***
[   74.608115] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   74.608121] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   74.608127] *** tx_isp_core_probe: Core device setup complete ***
[   74.608132] ***   - Core device: 81124400 ***
[   74.608137] ***   - Channel count: 6 ***
[   74.608143] ***   - Linked to ISP device: 80514000 ***
[   74.608148] *** tx_isp_core_probe: Initializing core tuning system ***
[   74.608154] isp_core_tuning_init: Initializing tuning data structure
[   74.608167] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   74.608173] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   74.608178] *** SAFE: mode_flag properly initialized using struct member access ***
[   74.608183] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   74.608189] *** tx_isp_core_probe: Set platform driver data ***
[   74.608194] *** tx_isp_core_probe: Set global core device reference ***
[   74.608199] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   74.608205] ***   - Core device: 81124400 ***
[   74.608211] ***   - Tuning device: 84bf6000 ***
[   74.608215] *** tx_isp_core_probe: Creating frame channel devices ***
[   74.608221] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   74.609783] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   74.619803] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   74.622423] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   74.624969] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   74.624980] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   74.624985] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   74.624991] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   74.624997] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   74.625005] tisp_code_create_tuning_node: Allocated dynamic major 251
[   74.630473] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   74.630484] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   74.630490] *** tx_isp_core_probe: Core probe completed successfully ***
[   74.630510] *** Platform device 4 (isp-m0) registered successfully ***
[   74.630516] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   74.630539] *** Created /proc/jz/isp directory ***
[   74.630547] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   74.630556] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   74.630562] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   74.630569] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684cc4 ***
[   74.630577] *** PROC ENTRY FIX: Using ISP device 80514000 instead of VIC device 81124000 for isp-w02 ***
[   74.630585] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   74.630592] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   74.630601] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   74.630611] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   74.630619] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   74.630625] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   74.630630] *** Misc device registration handled via main tx-isp device ***
[   74.630636] *** Misc device registration handled via main tx-isp device ***
[   74.630641] *** Misc device registration handled via main tx-isp device ***
[   74.630647] *** Misc device registration handled via main tx-isp device ***
[   74.630652] *** Misc device registration handled via main tx-isp device ***
[   74.630657] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   74.630666] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   74.630674] *** Frame channel 1 initialized: 640x360, state=2 ***
[   74.630679] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   74.630686] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 81124000 ***
[   74.630691] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   74.630697] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   74.630703] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   74.630711] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   74.630716] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   74.630722] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   74.630727] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   74.630733] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   74.630738] *** PROBE: Binary Ninja reference implementation complete ***
[   74.639801] *** tx_isp_init: Platform device and driver registered successfully ***
[   76.466635] === gc2053 SENSOR MODULE INIT ===
[   76.469097] gc2053 I2C driver registered, waiting for device creation by ISP
[   78.867707] ISP opened successfully
[   78.868045] ISP IOCTL: cmd=0x805056c1 arg=0x77de1d60
[   78.868060] subdev_sensor_ops_ioctl: cmd=0x2000000
[   78.868066] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   78.868072] *** Creating I2C sensor device on adapter 0 ***
[   78.868081] *** Creating I2C device: gc2053 at 0x37 ***
[   78.868086] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   78.868094] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   78.868100] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   78.879205] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   78.879507] === GC2053 SENSOR PROBE START ===
[   78.879524] sensor_probe: client=854ead00, addr=0x37, adapter=84074c10 (i2c0)
[   78.879529] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   78.879535] Requesting reset GPIO 18
[   78.879616] GPIO reset sequence: HIGH -> LOW -> HIGH
[   79.109580] GPIO reset sequence completed successfully
[   79.109593] === GPIO INITIALIZATION COMPLETE ===
[   79.109603] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   79.109618] sensor_probe: data_interface=1, sensor_max_fps=30
[   79.109623] sensor_probe: MIPI 30fps
[   79.109631] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   79.109639] *** tx_isp_subdev_init: pdev=c06e1168, sd=85dd7400, ops=c06e1248 ***
[   79.109645] *** tx_isp_subdev_init: ourISPdev=80514000 ***
[   79.109651] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   79.109658] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   79.109665] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   79.109672] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   79.109677] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   79.109685] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=85dd7400 ***
[   79.109691] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   79.109697] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   79.109703] tx_isp_module_init: Module initialized for (null)
[   79.109709] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   79.109717] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=85dd7400, ourISPdev=80514000 ***
[   79.109725] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=80514000 ***
[   79.109731] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   79.109735] *** DEBUG: About to check device name matches ***
[   79.109743] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   79.109749] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   79.109756] *** SENSOR subdev: 85dd7400, ops: c06e1248 ***
[   79.109761] *** SENSOR ops->sensor: c06e125c ***
[   79.109767] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   79.109773] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   79.109847] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   79.109855] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   79.109861] sensor_probe: I2C client association complete
[   79.109869]   sd=85dd7400, client=854ead00, addr=0x37, adapter=i2c0
[   79.109875] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   79.109883] sensor_read: reg=0xf0, client=854ead00, adapter=i2c0, addr=0x37
[   79.110381] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   79.110390] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   79.110396] *** SUCCESS: I2C communication working after GPIO reset! ***
[   79.110404] sensor_read: reg=0xf1, client=854ead00, adapter=i2c0, addr=0x37
[   79.110890] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   79.110897] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   79.110903] === I2C COMMUNICATION TEST COMPLETE ===
[   79.110910] Registering gc2053 with ISP framework (sd=85dd7400, sensor=85dd7400)
[   79.110916] gc2053 registered with ISP framework successfully
[   79.110939] *** MIPS-SAFE: I2C device created successfully at 0x854ead00 ***
[   79.110946] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   79.110952] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   79.110959] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   79.110966] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   79.111001] ISP IOCTL: cmd=0xc050561a arg=0x7feae528
[   79.111009] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   79.111015] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   79.111023] ISP IOCTL: cmd=0xc050561a arg=0x7feae528
[   79.111029] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   79.111035] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   79.111043] ISP IOCTL: cmd=0xc0045627 arg=0x7feae580
[   79.111054] ISP IOCTL: cmd=0x800856d5 arg=0x7feae578
[   79.111060] TX_ISP_GET_BUF: IOCTL handler called
[   79.111067] TX_ISP_GET_BUF: core_dev=81124400, isp_dev=80514000
[   79.111073] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   79.111080] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   79.194350] ISP IOCTL: cmd=0x800856d4 arg=0x7feae578
[   79.194365] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   79.194595] ISP IOCTL: cmd=0x40045626 arg=0x7feae590
[   79.194608] subdev_sensor_ops_ioctl: cmd=0x2000003
[   79.194614] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   79.194620] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   79.194626] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   79.194635] ISP IOCTL: cmd=0x80045612 arg=0x0
[   79.194642] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   79.194648] === ISP Subdevice Array Status ===
[   79.194656]   [0]: isp-w00 (sd=85217c00)
[   79.194662]   [1]: isp-w02 (sd=81124000)
[   79.194669]   [2]: isp-w01 (sd=8540ae00)
[   79.194676]   [3]: isp-m0 (sd=81124400)
[   79.194682]   [4]: gc2053 (sd=85dd7400)
[   79.194689]   [5]: gc2053 (sd=85dd7400)
[   79.194694]   [6]: (empty)
[   79.194699]   [7]: (empty)
[   79.194704]   [8]: (empty)
[   79.194709]   [9]: (empty)
[   79.194714]   [10]: (empty)
[   79.194720]   [11]: (empty)
[   79.194724]   [12]: (empty)
[   79.194730]   [13]: (empty)
[   79.194735]   [14]: (empty)
[   79.194740]   [15]: (empty)
[   79.194744] === End Subdevice Array ===
[   79.194750] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   79.194756] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   79.194761] *** ispcore_activate_module: Fixed for our struct layouts ***
[   79.194766] *** VIC device in state 1, proceeding with activation ***
[   79.194773] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   79.194778] *** SUBDEVICE VALIDATION SECTION ***
[   79.194784] VIC device state set to 2 (activated)
[   79.194788] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   79.194794] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   79.194800] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   79.194804] *** SUBDEVICE INITIALIZATION LOOP ***
[   79.194810] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   79.194816] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   79.194824] *** SENSOR_INIT: gc2053 enable=1 ***
[   79.194832] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   79.194839] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   79.194849] sensor_write: reg=0xfe val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   79.195173] sensor_write: reg=0xfe val=0x80 SUCCESS
[   79.195182] sensor_write_array: reg[1] 0xfe=0x80 OK
[   79.195190] sensor_write: reg=0xfe val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   79.197235] sensor_write: reg=0xfe val=0x80 SUCCESS
[   79.197248] sensor_write_array: reg[2] 0xfe=0x80 OK
[   79.197259] sensor_write: reg=0xfe val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   79.197576] sensor_write: reg=0xfe val=0x80 SUCCESS
[   79.197583] sensor_write_array: reg[3] 0xfe=0x80 OK
[   79.197592] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.200072] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.200084] sensor_write_array: reg[4] 0xfe=0x00 OK
[   79.200095] sensor_write: reg=0xf2 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.200412] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   79.200419] sensor_write_array: reg[5] 0xf2=0x00 OK
[   79.200428] sensor_write: reg=0xf3 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.200745] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   79.200752] sensor_write_array: reg[6] 0xf3=0x00 OK
[   79.200761] sensor_write: reg=0xf4 val=0x36, client=854ead00, adapter=i2c0, addr=0x37
[   79.201074] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   79.201081] sensor_write_array: reg[7] 0xf4=0x36 OK
[   79.201090] sensor_write: reg=0xf5 val=0xc0, client=854ead00, adapter=i2c0, addr=0x37
[   79.201403] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   79.201410] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   79.201418] sensor_write: reg=0xf6 val=0x44, client=854ead00, adapter=i2c0, addr=0x37
[   79.203681] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   79.203694] sensor_write_array: reg[9] 0xf6=0x44 OK
[   79.203704] sensor_write: reg=0xf7 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   79.204023] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   79.204030] sensor_write_array: reg[10] 0xf7=0x01 OK
[   79.204038] sensor_write: reg=0xf8 val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   79.204354] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   79.204363] sensor_write: reg=0xf9 val=0x40, client=854ead00, adapter=i2c0, addr=0x37
[   79.204696] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   79.204705] sensor_write: reg=0xfc val=0x8e, client=854ead00, adapter=i2c0, addr=0x37
[   79.205016] sensor_write: reg=0xfc val=0x8e SUCCESS
[   79.205025] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.205339] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.205348] sensor_write: reg=0x87 val=0x18, client=854ead00, adapter=i2c0, addr=0x37
[   79.209620] sensor_write: reg=0x87 val=0x18 SUCCESS
[   79.209635] sensor_write: reg=0xee val=0x30, client=854ead00, adapter=i2c0, addr=0x37
[   79.209954] sensor_write: reg=0xee val=0x30 SUCCESS
[   79.209963] sensor_write: reg=0xd0 val=0xb7, client=854ead00, adapter=i2c0, addr=0x37
[   79.210266] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   79.210276] sensor_write: reg=0x03 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   79.210590] sensor_write: reg=0x03 val=0x04 SUCCESS
[   79.210600] sensor_write: reg=0x04 val=0x60, client=854ead00, adapter=i2c0, addr=0x37
[   79.210913] sensor_write: reg=0x04 val=0x60 SUCCESS
[   79.210922] sensor_write: reg=0x05 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   79.211234] sensor_write: reg=0x05 val=0x04 SUCCESS
[   79.211243] sensor_write: reg=0x06 val=0x4c, client=854ead00, adapter=i2c0, addr=0x37
[   79.211561] sensor_write: reg=0x06 val=0x4c SUCCESS
[   79.211570] sensor_write: reg=0x07 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.211882] sensor_write: reg=0x07 val=0x00 SUCCESS
[   79.211891] sensor_write: reg=0x08 val=0x11, client=854ead00, adapter=i2c0, addr=0x37
[   79.212204] sensor_write: reg=0x08 val=0x11 SUCCESS
[   79.212212] sensor_write: reg=0x09 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.212525] sensor_write: reg=0x09 val=0x00 SUCCESS
[   79.212534] sensor_write: reg=0x0a val=0x02, client=854ead00, adapter=i2c0, addr=0x37
[   79.212846] sensor_write: reg=0x0a val=0x02 SUCCESS
[   79.212855] sensor_write: reg=0x0b val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.213168] sensor_write: reg=0x0b val=0x00 SUCCESS
[   79.213176] sensor_write: reg=0x0c val=0x02, client=854ead00, adapter=i2c0, addr=0x37
[   79.219617] sensor_write: reg=0x0c val=0x02 SUCCESS
[   79.219632] sensor_write: reg=0x0d val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   79.219949] sensor_write: reg=0x0d val=0x04 SUCCESS
[   79.219958] sensor_write: reg=0x0e val=0x40, client=854ead00, adapter=i2c0, addr=0x37
[   79.220326] sensor_write: reg=0x0e val=0x40 SUCCESS
[   79.220336] sensor_write: reg=0x12 val=0xe2, client=854ead00, adapter=i2c0, addr=0x37
[   79.220649] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   79.220658] sensor_write: reg=0x13 val=0x16, client=854ead00, adapter=i2c0, addr=0x37
[   79.220973] sensor_write: reg=0x13 val=0x16 SUCCESS
[   79.220982] sensor_write: reg=0x19 val=0x0a, client=854ead00, adapter=i2c0, addr=0x37
[   79.221295] sensor_write: reg=0x19 val=0x0a SUCCESS
[   79.221304] sensor_write: reg=0x21 val=0x1c, client=854ead00, adapter=i2c0, addr=0x37
[   79.221617] sensor_write: reg=0x21 val=0x1c SUCCESS
[   79.221625] sensor_write: reg=0x28 val=0x0a, client=854ead00, adapter=i2c0, addr=0x37
[   79.221938] sensor_write: reg=0x28 val=0x0a SUCCESS
[   79.221947] sensor_write: reg=0x29 val=0x24, client=854ead00, adapter=i2c0, addr=0x37
[   79.222260] sensor_write: reg=0x29 val=0x24 SUCCESS
[   79.222268] sensor_write: reg=0x2b val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   79.222581] sensor_write: reg=0x2b val=0x04 SUCCESS
[   79.222590] sensor_write: reg=0x32 val=0xf8, client=854ead00, adapter=i2c0, addr=0x37
[   79.222902] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   79.222911] sensor_write: reg=0x37 val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   79.223224] sensor_write: reg=0x37 val=0x03 SUCCESS
[   79.223232] sensor_write: reg=0x39 val=0x15, client=854ead00, adapter=i2c0, addr=0x37
[   79.223545] sensor_write: reg=0x39 val=0x15 SUCCESS
[   79.223554] sensor_write: reg=0x43 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   79.223866] sensor_write: reg=0x43 val=0x07 SUCCESS
[   79.223875] sensor_write: reg=0x44 val=0x40, client=854ead00, adapter=i2c0, addr=0x37
[   79.224188] sensor_write: reg=0x44 val=0x40 SUCCESS
[   79.224196] sensor_write: reg=0x46 val=0x0b, client=854ead00, adapter=i2c0, addr=0x37
[   79.224517] sensor_write: reg=0x46 val=0x0b SUCCESS
[   79.224526] sensor_write: reg=0x4b val=0x20, client=854ead00, adapter=i2c0, addr=0x37
[   79.224840] sensor_write: reg=0x4b val=0x20 SUCCESS
[   79.224848] sensor_write: reg=0x4e val=0x08, client=854ead00, adapter=i2c0, addr=0x37
[   79.225162] sensor_write: reg=0x4e val=0x08 SUCCESS
[   79.225170] sensor_write: reg=0x55 val=0x20, client=854ead00, adapter=i2c0, addr=0x37
[   79.225484] sensor_write: reg=0x55 val=0x20 SUCCESS
[   79.225492] sensor_write: reg=0x66 val=0x05, client=854ead00, adapter=i2c0, addr=0x37
[   79.229605] sensor_write: reg=0x66 val=0x05 SUCCESS
[   79.229619] sensor_write: reg=0x67 val=0x05, client=854ead00, adapter=i2c0, addr=0x37
[   79.229938] sensor_write: reg=0x67 val=0x05 SUCCESS
[   79.229946] sensor_write: reg=0x77 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   79.230258] sensor_write: reg=0x77 val=0x01 SUCCESS
[   79.230267] sensor_write: reg=0x78 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.230570] sensor_write: reg=0x78 val=0x00 SUCCESS
[   79.230580] sensor_write: reg=0x7c val=0x93, client=854ead00, adapter=i2c0, addr=0x37
[   79.230894] sensor_write: reg=0x7c val=0x93 SUCCESS
[   79.230902] sensor_write_array: reg[50] 0x7c=0x93 OK
[   79.230911] sensor_write: reg=0x8c val=0x12, client=854ead00, adapter=i2c0, addr=0x37
[   79.231224] sensor_write: reg=0x8c val=0x12 SUCCESS
[   79.231233] sensor_write: reg=0x8d val=0x92, client=854ead00, adapter=i2c0, addr=0x37
[   79.231546] sensor_write: reg=0x8d val=0x92 SUCCESS
[   79.231554] sensor_write: reg=0x90 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.231868] sensor_write: reg=0x90 val=0x00 SUCCESS
[   79.231876] sensor_write: reg=0x41 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   79.232189] sensor_write: reg=0x41 val=0x04 SUCCESS
[   79.232198] sensor_write: reg=0x42 val=0x9d, client=854ead00, adapter=i2c0, addr=0x37
[   79.232510] sensor_write: reg=0x42 val=0x9d SUCCESS
[   79.232519] sensor_write: reg=0x9d val=0x10, client=854ead00, adapter=i2c0, addr=0x37
[   79.232832] sensor_write: reg=0x9d val=0x10 SUCCESS
[   79.232840] sensor_write: reg=0xce val=0x7c, client=854ead00, adapter=i2c0, addr=0x37
[   79.233154] sensor_write: reg=0xce val=0x7c SUCCESS
[   79.233162] sensor_write: reg=0xd2 val=0x41, client=854ead00, adapter=i2c0, addr=0x37
[   79.239790] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   79.239806] sensor_write: reg=0xd3 val=0xdc, client=854ead00, adapter=i2c0, addr=0x37
[   79.240128] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   79.240137] sensor_write: reg=0xe6 val=0x50, client=854ead00, adapter=i2c0, addr=0x37
[   79.240524] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   79.240533] sensor_write: reg=0xb6 val=0xc0, client=854ead00, adapter=i2c0, addr=0x37
[   79.240846] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   79.240854] sensor_write: reg=0xb0 val=0x70, client=854ead00, adapter=i2c0, addr=0x37
[   79.241169] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   79.241178] sensor_write: reg=0xb1 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   79.241491] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   79.241500] sensor_write: reg=0xb2 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.241813] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   79.241822] sensor_write: reg=0xb3 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.242134] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   79.242143] sensor_write: reg=0xb4 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.242456] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   79.242464] sensor_write: reg=0xb8 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   79.242778] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   79.242786] sensor_write: reg=0xb9 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.243099] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   79.243108] sensor_write: reg=0x26 val=0x30, client=854ead00, adapter=i2c0, addr=0x37
[   79.243420] sensor_write: reg=0x26 val=0x30 SUCCESS
[   79.243429] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   79.243742] sensor_write: reg=0xfe val=0x01 SUCCESS
[   79.243750] sensor_write: reg=0x40 val=0x23, client=854ead00, adapter=i2c0, addr=0x37
[   79.244064] sensor_write: reg=0x40 val=0x23 SUCCESS
[   79.244072] sensor_write: reg=0x55 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   79.244385] sensor_write: reg=0x55 val=0x07 SUCCESS
[   79.244394] sensor_write: reg=0x60 val=0x40, client=854ead00, adapter=i2c0, addr=0x37
[   79.244898] sensor_write: reg=0x60 val=0x40 SUCCESS
[   79.244911] sensor_write: reg=0xfe val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   79.245225] sensor_write: reg=0xfe val=0x04 SUCCESS
[   79.245234] sensor_write: reg=0x14 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   79.249636] sensor_write: reg=0x14 val=0x78 SUCCESS
[   79.249652] sensor_write: reg=0x15 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   79.249968] sensor_write: reg=0x15 val=0x78 SUCCESS
[   79.249978] sensor_write: reg=0x16 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   79.250294] sensor_write: reg=0x16 val=0x78 SUCCESS
[   79.250304] sensor_write: reg=0x17 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   79.250670] sensor_write: reg=0x17 val=0x78 SUCCESS
[   79.250678] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   79.250994] sensor_write: reg=0xfe val=0x01 SUCCESS
[   79.251002] sensor_write: reg=0x92 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.251314] sensor_write: reg=0x92 val=0x00 SUCCESS
[   79.251322] sensor_write: reg=0x94 val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   79.251635] sensor_write: reg=0x94 val=0x03 SUCCESS
[   79.251644] sensor_write: reg=0x95 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   79.252608] sensor_write: reg=0x95 val=0x04 SUCCESS
[   79.252740] sensor_write: reg=0x96 val=0x38, client=854ead00, adapter=i2c0, addr=0x37
[   79.253064] sensor_write: reg=0x96 val=0x38 SUCCESS
[   79.253072] sensor_write: reg=0x97 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   79.253384] sensor_write: reg=0x97 val=0x07 SUCCESS
[   79.253392] sensor_write: reg=0x98 val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   79.259604] sensor_write: reg=0x98 val=0x80 SUCCESS
[   79.259620] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   79.259938] sensor_write: reg=0xfe val=0x01 SUCCESS
[   79.259947] sensor_write: reg=0x01 val=0x05, client=854ead00, adapter=i2c0, addr=0x37
[   79.260265] sensor_write: reg=0x01 val=0x05 SUCCESS
[   79.260274] sensor_write: reg=0x02 val=0x89, client=854ead00, adapter=i2c0, addr=0x37
[   79.260604] sensor_write: reg=0x02 val=0x89 SUCCESS
[   79.260675] sensor_write: reg=0x04 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   79.260992] sensor_write: reg=0x04 val=0x01 SUCCESS
[   79.261001] sensor_write: reg=0x07 val=0xa6, client=854ead00, adapter=i2c0, addr=0x37
[   79.261317] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   79.261326] sensor_write: reg=0x08 val=0xa9, client=854ead00, adapter=i2c0, addr=0x37
[   79.261640] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   79.261648] sensor_write: reg=0x09 val=0xa8, client=854ead00, adapter=i2c0, addr=0x37
[   79.261962] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   79.261970] sensor_write: reg=0x0a val=0xa7, client=854ead00, adapter=i2c0, addr=0x37
[   79.262283] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   79.262292] sensor_write: reg=0x0b val=0xff, client=854ead00, adapter=i2c0, addr=0x37
[   79.262604] sensor_write: reg=0x0b val=0xff SUCCESS
[   79.262613] sensor_write: reg=0x0c val=0xff, client=854ead00, adapter=i2c0, addr=0x37
[   79.262926] sensor_write: reg=0x0c val=0xff SUCCESS
[   79.262934] sensor_write: reg=0x0f val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.263247] sensor_write: reg=0x0f val=0x00 SUCCESS
[   79.263256] sensor_write: reg=0x50 val=0x1c, client=854ead00, adapter=i2c0, addr=0x37
[   79.263569] sensor_write: reg=0x50 val=0x1c SUCCESS
[   79.263577] sensor_write: reg=0x89 val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   79.263890] sensor_write: reg=0x89 val=0x03 SUCCESS
[   79.263898] sensor_write: reg=0xfe val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   79.264212] sensor_write: reg=0xfe val=0x04 SUCCESS
[   79.264220] sensor_write: reg=0x28 val=0x86, client=854ead00, adapter=i2c0, addr=0x37
[   79.264544] sensor_write: reg=0x28 val=0x86 SUCCESS
[   79.264552] sensor_write_array: reg[100] 0x28=0x86 OK
[   79.264561] sensor_write: reg=0x29 val=0x86, client=854ead00, adapter=i2c0, addr=0x37
[   79.264875] sensor_write: reg=0x29 val=0x86 SUCCESS
[   79.264884] sensor_write: reg=0x2a val=0x86, client=854ead00, adapter=i2c0, addr=0x37
[   79.269599] sensor_write: reg=0x2a val=0x86 SUCCESS
[   79.269614] sensor_write: reg=0x2b val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   79.269932] sensor_write: reg=0x2b val=0x68 SUCCESS
[   79.269942] sensor_write: reg=0x2c val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   79.270253] sensor_write: reg=0x2c val=0x68 SUCCESS
[   79.270262] sensor_write: reg=0x2d val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   79.270580] sensor_write: reg=0x2d val=0x68 SUCCESS
[   79.270589] sensor_write: reg=0x2e val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   79.270892] sensor_write: reg=0x2e val=0x68 SUCCESS
[   79.270903] sensor_write: reg=0x2f val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   79.271216] sensor_write: reg=0x2f val=0x68 SUCCESS
[   79.271224] sensor_write: reg=0x30 val=0x4f, client=854ead00, adapter=i2c0, addr=0x37
[   79.271538] sensor_write: reg=0x30 val=0x4f SUCCESS
[   79.271547] sensor_write: reg=0x31 val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   79.271858] sensor_write: reg=0x31 val=0x68 SUCCESS
[   79.271867] sensor_write: reg=0x32 val=0x67, client=854ead00, adapter=i2c0, addr=0x37
[   79.272180] sensor_write: reg=0x32 val=0x67 SUCCESS
[   79.272188] sensor_write: reg=0x33 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   79.272502] sensor_write: reg=0x33 val=0x66 SUCCESS
[   79.272510] sensor_write: reg=0x34 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   79.272823] sensor_write: reg=0x34 val=0x66 SUCCESS
[   79.272832] sensor_write: reg=0x35 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   79.273144] sensor_write: reg=0x35 val=0x66 SUCCESS
[   79.273153] sensor_write: reg=0x36 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   79.273466] sensor_write: reg=0x36 val=0x66 SUCCESS
[   79.273474] sensor_write: reg=0x37 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   79.273788] sensor_write: reg=0x37 val=0x66 SUCCESS
[   79.273796] sensor_write: reg=0x38 val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   79.278392] sensor_write: reg=0x38 val=0x62 SUCCESS
[   79.278409] sensor_write: reg=0x39 val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   79.278718] sensor_write: reg=0x39 val=0x62 SUCCESS
[   79.278730] sensor_write: reg=0x3a val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   79.279042] sensor_write: reg=0x3a val=0x62 SUCCESS
[   79.279052] sensor_write: reg=0x3b val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   79.279366] sensor_write: reg=0x3b val=0x62 SUCCESS
[   79.279375] sensor_write: reg=0x3c val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   79.279715] sensor_write: reg=0x3c val=0x62 SUCCESS
[   79.279725] sensor_write: reg=0x3d val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   79.280041] sensor_write: reg=0x3d val=0x62 SUCCESS
[   79.280050] sensor_write: reg=0x3e val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   79.280362] sensor_write: reg=0x3e val=0x62 SUCCESS
[   79.280370] sensor_write: reg=0x3f val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   79.280684] sensor_write: reg=0x3f val=0x62 SUCCESS
[   79.280692] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   79.287266] sensor_write: reg=0xfe val=0x01 SUCCESS
[   79.287282] sensor_write: reg=0x9a val=0x06, client=854ead00, adapter=i2c0, addr=0x37
[   79.287597] sensor_write: reg=0x9a val=0x06 SUCCESS
[   79.287606] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.287942] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.287952] sensor_write: reg=0x7b val=0x2a, client=854ead00, adapter=i2c0, addr=0x37
[   79.288266] sensor_write: reg=0x7b val=0x2a SUCCESS
[   79.288275] sensor_write: reg=0x23 val=0x2d, client=854ead00, adapter=i2c0, addr=0x37
[   79.288588] sensor_write: reg=0x23 val=0x2d SUCCESS
[   79.288597] sensor_write: reg=0xfe val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   79.288910] sensor_write: reg=0xfe val=0x03 SUCCESS
[   79.288918] sensor_write: reg=0x01 val=0x27, client=854ead00, adapter=i2c0, addr=0x37
[   79.289232] sensor_write: reg=0x01 val=0x27 SUCCESS
[   79.289240] sensor_write: reg=0x02 val=0x56, client=854ead00, adapter=i2c0, addr=0x37
[   79.289584] sensor_write: reg=0x02 val=0x56 SUCCESS
[   79.289594] sensor_write: reg=0x03 val=0x8e, client=854ead00, adapter=i2c0, addr=0x37
[   79.289910] sensor_write: reg=0x03 val=0x8e SUCCESS
[   79.289918] sensor_write: reg=0x12 val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   79.290232] sensor_write: reg=0x12 val=0x80 SUCCESS
[   79.290241] sensor_write: reg=0x13 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   79.290554] sensor_write: reg=0x13 val=0x07 SUCCESS
[   79.290563] sensor_write: reg=0x15 val=0x12, client=854ead00, adapter=i2c0, addr=0x37
[   79.290876] sensor_write: reg=0x15 val=0x12 SUCCESS
[   79.290884] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   79.292371] sensor_write: reg=0xfe val=0x00 SUCCESS
[   79.292387] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   79.292709] sensor_write: reg=0x3e val=0x91 SUCCESS
[   79.292716] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   79.292723] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   79.292730] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   79.292761] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   79.292769] *** SENSOR_INIT: gc2053 enable=1 ***
[   79.292775] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   79.292781] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   79.292788] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   79.292795] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   79.292801] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.292809] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   79.292816] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   79.292822] VIN: tx_isp_vin_init: a0 (sensor) = 85dd7400
[   79.292828] VIN: tx_isp_vin_init: using VIN device from global ISP: 8540ae00
[   79.292834] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   79.292841] *** SENSOR_INIT: gc2053 enable=1 ***
[   79.292847] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   79.292902] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   79.293023] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   79.293032] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   79.293038] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   79.293044] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   79.293052] *** vic_core_ops_init: ENTRY - sd=81124000, enable=1 ***
[   79.293058] *** vic_core_ops_init: vic_dev=81124000, current state check ***
[   79.293065] *** vic_core_ops_init: current_state=2, enable=1 ***
[   79.293070] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   79.293076] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   79.293082] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   79.293088] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   79.293094] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   79.293102] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   79.293107] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   79.293113] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   79.293119] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   79.293126] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.293131] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   79.293138] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   79.293145] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   79.293151] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   79.293156] *** tx_vic_enable_irq: completed successfully ***
[   79.293162] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   79.293170] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[   79.293178] *** csi_core_ops_init: bases: isp_csi_regs=b33e0000, csi_base_regs=b0022000 ***
[   79.293184] *** VIC device final state set to 2 (fully activated) ***
[   79.293190] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   79.293196] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   79.293202] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   79.293208] *** vic_core_ops_init: ENTRY - sd=81124000, enable=1 ***
[   79.293214] *** vic_core_ops_init: vic_dev=81124000, current state check ***
[   79.293221] *** vic_core_ops_init: current_state=2, enable=1 ***
[   79.293226] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   79.293232] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   79.293238] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   79.293244] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   79.293250] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   79.293257] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   79.293262] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   79.293268] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   79.293274] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   79.293280] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.293286] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   79.293292] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   79.293298] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   79.293304] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   79.293309] *** tx_vic_enable_irq: completed successfully ***
[   79.293314] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   79.293320] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   79.293326] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   79.293336] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   79.293343] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   79.293350] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   79.293356] isp_subdev_init_clks: Using platform data clock arrays: c06b7658
[   79.293363] isp_subdev_init_clks: Using platform data clock configs
[   79.293371] Platform data clock[0]: name=cgu_isp, rate=100000000
[   79.293383] Clock cgu_isp: set rate 100000000 Hz, result=0
[   79.293390] Clock cgu_isp enabled successfully
[   79.293397] Platform data clock[1]: name=isp, rate=65535
[   79.293405] Clock isp enabled successfully
[   79.319605] CPM clock gates configured
[   79.319621] isp_subdev_init_clks: Successfully initialized 2 clocks
[   79.319630] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   79.319636] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   79.319644] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[   79.319652] *** csi_core_ops_init: bases: isp_csi_regs=b33e0000, csi_base_regs=b0022000 ***
[   79.319659] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.319669] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   79.319676] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   79.319682] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   79.319688] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   79.379615] *** CRITICAL: Triggering CSI hardware state machine for CSI Lane Config ***
[   79.379631] *** CRITICAL: CSI registers 0x160/0x1e0/0x260 configured with value 0xb ***
[   79.399591] *** CRITICAL: CSI hardware state machine trigger sequence completed ***
[   79.399604] *** CSI Lane Config writes should now be generated automatically by hardware ***
[   79.399611] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   79.399617] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   79.399625] *** vic_core_ops_init: ENTRY - sd=81124000, enable=1 ***
[   79.399632] *** vic_core_ops_init: vic_dev=81124000, current state check ***
[   79.399638] *** vic_core_ops_init: current_state=3, enable=1 ***
[   79.399644] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   79.399650] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   79.399658] *** SENSOR_INIT: gc2053 enable=1 ***
[   79.399665] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   79.399671] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   79.399676] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   79.399682] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   79.399690] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   79.399695] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   79.399702] csi_video_s_stream: sd=85217c00, enable=1
[   79.399708] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   79.399714] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   79.399721] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   79.399728] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81124000, enable=1 ***
[   79.399734] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   79.399739] *** vic_core_s_stream: STREAM ON ***
[   79.399745] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   79.399751] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   79.399757] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.399765] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   79.399772] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   79.399778] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   79.399784] *** STREAMING: Configuring CPM registers for VIC access ***
[   79.429594] STREAMING: CPM clocks configured for VIC access
[   79.429610] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   79.429616] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   79.429623] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   79.429629] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   79.429635] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   79.429641] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   79.429650] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   79.429657] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   79.429664] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   79.429670] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   79.429676] *** VIC unlock: Commands written, checking VIC status register ***
[   79.429682] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   79.429688] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   79.429694] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   79.429700] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   79.429706] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   79.429712] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   79.429794] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   79.429802] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   79.429809] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   79.429816] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   79.429824] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   79.429830] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   79.429838] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   79.429844] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   79.429850] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   79.429856] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   79.429862] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   79.429869] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   79.429875] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   79.429880] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   79.429888] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   79.429893] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   79.429899] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   79.429906] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   79.429912] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   79.429918] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   79.429924] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   79.429930] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   79.429936] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   79.429946] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   79.429952] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   79.429958] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   79.429966] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   79.429972] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   79.429978] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   79.429984] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   79.429990] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   79.429996] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   79.430002] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.430010] ispvic_frame_channel_qbuf: arg1=81124000, arg2=  (null)
[   79.430017] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   79.430023] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   79.430029] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   79.430036] ispvic_frame_channel_s_stream: arg1=81124000, arg2=1
[   79.430042] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81124000
[   79.430049] ispvic_frame_channel_s_stream[2441]: streamon
[   79.430056] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   79.430062] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   79.430068] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   79.430073] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   79.430079] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   79.430086] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   79.430092] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   79.430100] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   79.430106] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   79.430112] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   79.430117] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   79.430123] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   79.430130] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   79.430138] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   79.430145] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   79.430153] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   79.430160] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   79.430168] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   79.430174] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   79.430180] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   79.430186] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   79.430193] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   79.430200] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   79.430206] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   79.430211] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.430218] ispvic_frame_channel_qbuf: arg1=81124000, arg2=  (null)
[   79.430223] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   79.430236] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   79.430245] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   79.430309] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   79.430320] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   79.430327] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   79.430336] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   79.430342] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   79.430348] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   79.430354] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   79.430362] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   79.431690] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   79.431702] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   79.431708] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   79.431816] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   79.431924] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   79.431931] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   79.431937] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   79.431943] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.431948] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   79.431955] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   79.431962] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   79.431968] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   79.431974] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmesg 
[   79.429958] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   79.429966] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   79.429972] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   79.429978] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   79.429984] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   79.429990] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   79.429996] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   79.430002] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.430010] ispvic_frame_channel_qbuf: arg1=81124000, arg2=  (null)
[   79.430017] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   79.430023] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   79.430029] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   79.430036] ispvic_frame_channel_s_stream: arg1=81124000, arg2=1
[   79.430042] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81124000
[   79.430049] ispvic_frame_channel_s_stream[2441]: streamon
[   79.430056] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   79.430062] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   79.430068] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   79.430073] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   79.430079] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   79.430086] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   79.430092] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   79.430100] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   79.430106] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   79.430112] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   79.430117] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   79.430123] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   79.430130] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   79.430138] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   79.430145] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   79.430153] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   79.430160] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   79.430168] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   79.430174] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   79.430180] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   79.430186] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   79.430193] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   79.430200] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   79.430206] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   79.430211] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   79.430218] ispvic_frame_channel_qbuf: arg1=81124000, arg2=  (null)
[   79.430223] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   79.430236] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   79.430245] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   79.430309] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   79.430320] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   79.430327] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   79.430336] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   79.430342] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   79.430348] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   79.430354] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   79.430362] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   79.431690] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   79.431702] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   79.431708] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   79.431816] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   79.431924] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   79.431931] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   79.431937] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   79.431943] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   79.431948] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   79.431955] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   79.431962] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   79.431968] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   79.431974] *** tx_vic_enable_irq: completed successfully ***
[   79.844402] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   79.844415] *** vic_core_s_stream: VIC state transition 3  4 (STREAMING) ***
[   79.844421] *** VIC STATE 4: Initializing clocks for streaming ***
[   79.844429] *** Initializing CSI clocks (2 clocks) ***
[   79.844435] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   79.844442] isp_subdev_init_clks: Using platform data clock arrays: c06b7658
[   79.844450] isp_subdev_init_clks: Using platform data clock configs
[   79.844458] Platform data clock[0]: name=cgu_isp, rate=100000000
[   79.844468] Clock cgu_isp: set rate 100000000 Hz, result=0
[   79.844475] Clock cgu_isp enabled successfully
[   79.844481] Platform data clock[1]: name=isp, rate=65535
[   79.844488] Clock isp enabled successfully
[   79.869596] CPM clock gates configured
[   79.869610] isp_subdev_init_clks: Successfully initialized 2 clocks
[   79.869616] *** Initializing VIC clocks (2 clocks) ***
[   79.869622] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   79.869630] isp_subdev_init_clks: Using platform data clock arrays: c06b7770
[   79.869638] isp_subdev_init_clks: Using platform data clock configs
[   79.869646] Platform data clock[0]: name=cgu_isp, rate=100000000
[   79.869656] Clock cgu_isp: set rate 100000000 Hz, result=0
[   79.869662] Clock cgu_isp enabled successfully
[   79.869669] Platform data clock[1]: name=isp, rate=65535
[   79.869686] Clock isp enabled successfully
[   79.899595] CPM clock gates configured
[   79.899609] isp_subdev_init_clks: Successfully initialized 2 clocks
[   79.899615] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   79.899622] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   79.899629] ispcore_slake_module: VIC device=81124000, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   79.899637] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   79.899647] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   79.899654] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   79.899659] ispcore_slake_module: Using sensor attributes from connected sensor
[   79.899666] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=80514000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   79.899675] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   79.899684] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   79.899690] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   79.899697] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   79.899703] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   79.899710] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   79.899716] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   79.899721] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   79.899727] tisp_event_init: Initializing ISP event system
[   79.899734] tisp_event_init: SAFE event system initialized with 20 nodes
[   79.899741] tisp_event_set_cb: Setting callback for event 4
[   79.899747] tisp_event_set_cb: Event 4 callback set to c06858ec
[   79.899753] tisp_event_set_cb: Setting callback for event 5
[   79.899759] tisp_event_set_cb: Event 5 callback set to c0685db4
[   79.899765] tisp_event_set_cb: Setting callback for event 7
[   79.899771] tisp_event_set_cb: Event 7 callback set to c0685980
[   79.899777] tisp_event_set_cb: Setting callback for event 9
[   79.899783] tisp_event_set_cb: Event 9 callback set to c0685a08
[   79.899789] tisp_event_set_cb: Setting callback for event 8
[   79.899795] tisp_event_set_cb: Event 8 callback set to c0685acc
[   79.899802] *** system_irq_func_set: Registered handler c067e890 at index 13 ***
[   79.917787] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   79.917803] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   79.917810] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   79.917817] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   79.917824] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   79.917831] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   79.917839] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   79.917846] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   79.917853] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   79.917861] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   79.917868] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   79.917875] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   79.917881] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   79.917889] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   79.917895] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   79.917902] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   79.917909] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   79.917915] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   79.917921] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   79.917928] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   79.917935] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   79.917941] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   79.917947] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   79.917953] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   79.917959] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   79.917967] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   79.917973] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   79.917980] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   79.917987] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   79.917993] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   79.918001] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   79.918007] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   79.918013] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   79.918020] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   79.918027] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   79.918034] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   79.918041] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   79.918047] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   79.918053] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   79.918061] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   79.918067] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   79.918073] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   79.918081] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   79.918086] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   79.918094] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   79.918101] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   79.918108] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   79.918115] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   79.918120] *** tisp_init: ISP control register set to enable processing pipeline ***
[   79.918127] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.918133] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   79.918139] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   79.918145] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   79.918151] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   79.918158] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   79.918163] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   79.918170] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   79.918176] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   79.918182] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   79.918189] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   79.918196] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   79.918203] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   79.918210] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   79.918217] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   79.918223] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   79.918229] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   79.918235] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   79.918242] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   79.918249] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   79.918255] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   79.918262] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   79.918269] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   79.918276] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   79.918284] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   79.918291] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   79.918299] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   79.918305] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   79.918312] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   79.918319] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   79.918324] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   79.918330] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   79.918335] *** This should eliminate green frames by enabling proper color processing ***
[   79.918342] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   79.918349] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   79.918355] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   79.918362] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   79.918369] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   79.918375] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   79.918382] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   79.918389] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   79.918395] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   79.918401] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   79.918406] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   79.918411] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   79.918417] *** tisp_init: Standard tuning parameters loaded successfully ***
[   79.918423] *** tisp_init: Custom tuning parameters loaded successfully ***
[   79.918429] tisp_set_csc_version: Setting CSC version 0
[   79.918435] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   79.918442] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   79.918448] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   79.918455] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.918461] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   79.918467] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   79.918472] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   79.918479] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   79.918485] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   79.918491] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   79.918497] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   79.918504] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   79.918509] *** tisp_init: ISP processing pipeline fully enabled ***
[   79.918516] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   79.918523] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   79.918528] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   79.918535] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   79.918542] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   79.918547] tisp_init: ISP memory buffers configured
[   79.918552] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   79.918559] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   79.918568] tiziano_ae_params_refresh: Refreshing AE parameters
[   79.918579] tiziano_ae_params_refresh: AE parameters refreshed
[   79.918585] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   79.918591] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   79.918597] tiziano_ae_para_addr: Setting up AE parameter addresses
[   79.918602] tiziano_ae_para_addr: AE parameter addresses configured
[   79.918609] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   79.918615] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   79.918622] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   79.918629] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   79.918636] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   79.918643] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   79.918650] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   79.918657] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b895814 (Binary Ninja EXACT) ***
[   79.918664] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   79.918671] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   79.918677] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   79.918684] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   79.918690] tiziano_ae_set_hardware_param: Parameters written to AE0
[   79.918697] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   79.918703] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   79.918709] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   79.918716] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   79.918723] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   79.918729] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   79.918736] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   79.918743] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   79.918749] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   79.918756] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   79.918763] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   79.918769] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   79.918775] tiziano_ae_set_hardware_param: Parameters written to AE1
[   79.918781] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   79.918788] *** system_irq_func_set: Registered handler c0686ac4 at index 10 ***
[   79.937987] *** system_irq_func_set: Registered handler c0686bb8 at index 27 ***
[   79.945649] *** system_irq_func_set: Registered handler c0686ac4 at index 26 ***
[   79.963420] *** system_irq_func_set: Registered handler c0686ca0 at index 29 ***
[   79.979599] *** system_irq_func_set: Registered handler c0686c2c at index 28 ***
[   79.995161] *** system_irq_func_set: Registered handler c0686d14 at index 30 ***
[   80.009491] *** system_irq_func_set: Registered handler c0686d68 at index 20 ***
[   80.046074] *** system_irq_func_set: Registered handler c0686dbc at index 18 ***
[   80.059599] *** system_irq_func_set: Registered handler c0686e10 at index 31 ***
[   80.077399] *** system_irq_func_set: Registered handler c0686e64 at index 11 ***
[   80.097643] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   80.097775] tiziano_deflicker_expt: Generated 119 LUT entries
[   80.097783] tisp_event_set_cb: Setting callback for event 1
[   80.097791] tisp_event_set_cb: Event 1 callback set to c06866c4
[   80.097796] tisp_event_set_cb: Setting callback for event 6
[   80.097803] tisp_event_set_cb: Event 6 callback set to c0685c24
[   80.097808] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   80.097814] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   80.097821] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   80.097829] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   80.097835] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   80.097841] tiziano_awb_init: AWB hardware blocks enabled
[   80.097846] tiziano_gamma_init: Initializing Gamma processing
[   80.097852] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   80.097911] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   80.097917] tiziano_gib_init: Initializing GIB processing
[   80.097922] tiziano_lsc_init: Initializing LSC processing
[   80.097927] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   80.097933] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   80.097940] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   80.097947] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   80.097953] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   80.098011] tiziano_ccm_init: Initializing Color Correction Matrix
[   80.098016] tiziano_ccm_init: Using linear CCM parameters
[   80.098022] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   80.098028] jz_isp_ccm: EV=64, CT=9984
[   80.098035] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   80.098041] cm_control: saturation=128
[   80.098046] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   80.098053] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   80.098057] tiziano_ccm_init: CCM initialized successfully
[   80.098063] tiziano_dmsc_init: Initializing DMSC processing
[   80.098068] tiziano_sharpen_init: Initializing Sharpening
[   80.098073] tiziano_sharpen_init: Using linear sharpening parameters
[   80.098079] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   80.098086] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   80.098091] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   80.098118] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   80.098125] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   80.098130] tiziano_sharpen_init: Sharpening initialized successfully
[   80.098135] tiziano_sdns_init: Initializing SDNS processing
[   80.098143] tiziano_sdns_init: Using linear SDNS parameters
[   80.098149] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   80.098156] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   80.098162] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   80.098195] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   80.098201] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   80.098207] tiziano_sdns_init: SDNS processing initialized successfully
[   80.098213] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   80.098219] tiziano_mdns_init: Using linear MDNS parameters
[   80.098229] tiziano_mdns_init: MDNS processing initialized successfully
[   80.098234] tiziano_clm_init: Initializing CLM processing
[   80.098239] tiziano_dpc_init: Initializing DPC processing
[   80.098245] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   80.098251] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   80.098257] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   80.098263] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   80.098277] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   80.098284] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   80.098290] tiziano_hldc_init: Initializing HLDC processing
[   80.098296] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   80.098303] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   80.098309] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   80.098316] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   80.098323] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   80.098330] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   80.098337] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   80.098343] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   80.098351] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   80.098357] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   80.098364] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   80.098371] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   80.098378] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   80.098383] tiziano_adr_params_refresh: Refreshing ADR parameters
[   80.098389] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   80.098395] tiziano_adr_params_init: Initializing ADR parameter arrays
[   80.098401] tisp_adr_set_params: Writing ADR parameters to registers
[   80.098433] tisp_adr_set_params: ADR parameters written to hardware
[   80.098439] tisp_event_set_cb: Setting callback for event 18
[   80.098446] tisp_event_set_cb: Event 18 callback set to c0686dbc
[   80.098451] tisp_event_set_cb: Setting callback for event 2
[   80.098458] tisp_event_set_cb: Event 2 callback set to c06858c0
[   80.098463] tiziano_adr_init: ADR processing initialized successfully
[   80.098469] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   80.098475] tiziano_bcsh_init: Initializing BCSH processing
[   80.098479] tiziano_ydns_init: Initializing YDNS processing
[   80.098485] tiziano_rdns_init: Initializing RDNS processing
[   80.098490] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   80.098504] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x5f70000 (Binary Ninja EXACT) ***
[   80.098511] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x5f71000 (Binary Ninja EXACT) ***
[   80.098518] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x5f72000 (Binary Ninja EXACT) ***
[   80.098525] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x5f73000 (Binary Ninja EXACT) ***
[   80.098532] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x5f74000 (Binary Ninja EXACT) ***
[   80.098539] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x5f74800 (Binary Ninja EXACT) ***
[   80.098545] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x5f75000 (Binary Ninja EXACT) ***
[   80.098553] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x5f75800 (Binary Ninja EXACT) ***
[   80.098559] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   80.098565] *** tisp_init: AE0 buffer allocated at 0x05f70000 ***
[   80.098571] *** CRITICAL FIX: data_b2f3c initialized to 0x85f70000 (prevents stack corruption) ***
[   80.098579] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5f78000 (Binary Ninja EXACT) ***
[   80.098587] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5f79000 (Binary Ninja EXACT) ***
[   80.098593] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x5f7a000 (Binary Ninja EXACT) ***
[   80.098601] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x5f7b000 (Binary Ninja EXACT) ***
[   80.098607] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x5f7c000 (Binary Ninja EXACT) ***
[   80.098615] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x5f7c800 (Binary Ninja EXACT) ***
[   80.098621] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x5f7d000 (Binary Ninja EXACT) ***
[   80.098628] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x5f7d800 (Binary Ninja EXACT) ***
[   80.098635] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   80.098641] *** tisp_init: AE1 buffer allocated at 0x05f78000 ***
[   80.098646] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   80.098653] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   80.098658] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   80.098665] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   80.098670] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   80.098677] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   80.098685] tiziano_ae_params_refresh: Refreshing AE parameters
[   80.098696] tiziano_ae_params_refresh: AE parameters refreshed
[   80.098703] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   80.098709] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   80.098714] tiziano_ae_para_addr: Setting up AE parameter addresses
[   80.098719] tiziano_ae_para_addr: AE parameter addresses configured
[   80.098725] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   80.098733] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   80.098740] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   80.098747] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   80.098753] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   80.098760] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   80.098767] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   80.098774] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b895814 (Binary Ninja EXACT) ***
[   80.098781] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   80.098787] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   80.098794] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   80.098801] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   80.098807] tiziano_ae_set_hardware_param: Parameters written to AE0
[   80.098813] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   80.098819] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   80.098826] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   80.098833] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   80.098839] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   80.098846] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   80.098853] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   80.098859] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   80.098865] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   80.098872] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   80.098879] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   80.098885] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   80.098891] tiziano_ae_set_hardware_param: Parameters written to AE1
[   80.098897] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   80.098904] *** system_irq_func_set: Registered handler c0686ac4 at index 10 ***
[   80.117845] *** system_irq_func_set: Registered handler c0686bb8 at index 27 ***
[   80.125510] *** system_irq_func_set: Registered handler c0686ac4 at index 26 ***
[   80.139594] *** system_irq_func_set: Registered handler c0686ca0 at index 29 ***
[   80.159013] *** system_irq_func_set: Registered handler c0686c2c at index 28 ***
[   80.179613] *** system_irq_func_set: Registered handler c0686d14 at index 30 ***
[   80.187246] *** system_irq_func_set: Registered handler c0686d68 at index 20 ***
[   80.214397] *** system_irq_func_set: Registered handler c0686dbc at index 18 ***
[   80.229619] *** system_irq_func_set: Registered handler c0686e10 at index 31 ***
[   80.247425] *** system_irq_func_set: Registered handler c0686e64 at index 11 ***
[   80.257506] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   80.257525] tiziano_deflicker_expt: Generated 119 LUT entries
[   80.257531] tisp_event_set_cb: Setting callback for event 1
[   80.257539] tisp_event_set_cb: Event 1 callback set to c06866c4
[   80.257545] tisp_event_set_cb: Setting callback for event 6
[   80.257551] tisp_event_set_cb: Event 6 callback set to c0685c24
[   80.257556] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   80.257562] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   80.257569] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   80.257577] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   80.257583] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   80.257589] tiziano_awb_init: AWB hardware blocks enabled
[   80.257594] tiziano_gamma_init: Initializing Gamma processing
[   80.257600] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   80.257659] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   80.257665] tiziano_gib_init: Initializing GIB processing
[   80.257670] tiziano_lsc_init: Initializing LSC processing
[   80.257675] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   80.257682] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   80.257689] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   80.257695] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   80.257701] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   80.257759] tiziano_ccm_init: Initializing Color Correction Matrix
[   80.257765] tiziano_ccm_init: Using linear CCM parameters
[   80.257771] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   80.257777] jz_isp_ccm: EV=64, CT=9984
[   80.257783] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   80.257789] cm_control: saturation=128
[   80.257795] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   80.257801] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   80.257806] tiziano_ccm_init: CCM initialized successfully
[   80.257811] tiziano_dmsc_init: Initializing DMSC processing
[   80.257817] tiziano_sharpen_init: Initializing Sharpening
[   80.257822] tiziano_sharpen_init: Using linear sharpening parameters
[   80.257827] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   80.257835] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   80.257840] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   80.257867] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   80.257873] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   80.257879] tiziano_sharpen_init: Sharpening initialized successfully
[   80.257884] tiziano_sdns_init: Initializing SDNS processing
[   80.257892] tiziano_sdns_init: Using linear SDNS parameters
[   80.257898] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   80.257905] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   80.257911] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   80.257943] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   80.257950] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   80.257955] tiziano_sdns_init: SDNS processing initialized successfully
[   80.257962] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   80.257967] tiziano_mdns_init: Using linear MDNS parameters
[   80.257978] tiziano_mdns_init: MDNS processing initialized successfully
[   80.257983] tiziano_clm_init: Initializing CLM processing
[   80.257988] tiziano_dpc_init: Initializing DPC processing
[   80.257993] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   80.258000] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   80.258007] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   80.258012] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   80.258027] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   80.258033] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   80.258039] tiziano_hldc_init: Initializing HLDC processing
[   80.258045] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   80.258052] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   80.258058] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   80.258065] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   80.258072] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   80.258079] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   80.258086] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   80.258093] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   80.258099] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   80.258107] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   80.258113] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   80.258120] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   80.258127] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   80.258133] tiziano_adr_params_refresh: Refreshing ADR parameters
[   80.258138] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   80.258143] tiziano_adr_params_init: Initializing ADR parameter arrays
[   80.258151] tisp_adr_set_params: Writing ADR parameters to registers
[   80.258183] tisp_adr_set_params: ADR parameters written to hardware
[   80.258189] tisp_event_set_cb: Setting callback for event 18
[   80.258195] tisp_event_set_cb: Event 18 callback set to c0686dbc
[   80.258201] tisp_event_set_cb: Setting callback for event 2
[   80.258207] tisp_event_set_cb: Event 2 callback set to c06858c0
[   80.258212] tiziano_adr_init: ADR processing initialized successfully
[   80.258219] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   80.258224] tiziano_bcsh_init: Initializing BCSH processing
[   80.258229] tiziano_ydns_init: Initializing YDNS processing
[   80.258234] tiziano_rdns_init: Initializing RDNS processing
[   80.258239] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   80.258244] tisp_event_init: Initializing ISP event system
[   80.258251] tisp_event_init: SAFE event system initialized with 20 nodes
[   80.258257] tisp_event_set_cb: Setting callback for event 4
[   80.258263] tisp_event_set_cb: Event 4 callback set to c06858ec
[   80.258269] tisp_event_set_cb: Setting callback for event 5
[   80.258275] tisp_event_set_cb: Event 5 callback set to c0685db4
[   80.258281] tisp_event_set_cb: Setting callback for event 7
[   80.258287] tisp_event_set_cb: Event 7 callback set to c0685980
[   80.258293] tisp_event_set_cb: Setting callback for event 9
[   80.258299] tisp_event_set_cb: Event 9 callback set to c0685a08
[   80.258305] tisp_event_set_cb: Setting callback for event 8
[   80.258311] tisp_event_set_cb: Event 8 callback set to c0685acc
[   80.258317] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   80.258323] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   80.258328] tisp_param_operate_init: Initializing parameter operations
[   80.258335] tisp_netlink_init: Initializing netlink communication
[   80.258341] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   80.258373] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   80.258385] tisp_netlink_init: Netlink socket created successfully
[   80.258391] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   80.258397] tisp_code_create_tuning_node: Device already created, skipping
[   80.258403] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   80.258409] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   80.258415] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   80.258421] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   80.258431] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   80.258439] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   80.258447] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   80.258455] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   80.258462] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   80.258469] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=80514000, isp_dev->subdevs=80517274 ***
[   80.258483] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   80.258490] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   80.258495] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   80.258501] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   80.258507] csi_video_s_stream: sd=85217c00, enable=0
[   80.258514] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   80.258519] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   80.258527] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=0
[   80.258534] *** csi_core_ops_init: bases: isp_csi_regs=b33e0000, csi_base_regs=b0022000 ***
[   80.258541] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   80.258548] tx_isp_csi_slake_subdev: Disabled clock 1
[   80.258553] tx_isp_csi_slake_subdev: Disabled clock 0
[   80.258559] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   80.258565] ispcore_slake_module: CSI slake success
[   80.258569] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   80.258575] *** tx_isp_vic_slake_subdev: ENTRY - sd=81124000 ***
[   80.258583] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=81124000, current state=1 ***
[   80.258589] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   80.258594] ispcore_slake_module: VIC slake success
[   80.258599] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   80.258605] ispcore_slake_module: Managing ISP clocks
[   80.258609] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   80.258617] ispcore_slake_module: Complete, result=0<6>[   80.258623] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   80.258629] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   80.258635] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   80.258642] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   80.258649] *** vin_s_stream: SAFE implementation - sd=8540ae00, enable=1 ***
[   80.258656] vin_s_stream: VIN state = 3, enable = 1
[   80.258662] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.258671] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   80.258677] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   80.258683] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   80.258689] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   80.258695] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   80.258701] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   80.258709] gc2053: s_stream called with enable=1
[   80.258715] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   80.258721] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.258728] gc2053: About to write streaming registers for interface 1
[   80.258734] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.258743] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   80.259068] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.259076] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.259085] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   80.265588] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.265601] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.265608] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.265615] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.265622] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.265628] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.265634] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   80.265641] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   80.265648] gc2053: s_stream called with enable=1
[   80.265655] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   80.265661] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   80.265667] gc2053: About to write streaming registers for interface 1
[   80.265673] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   80.265683] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   80.266002] sensor_write: reg=0xfe val=0x00 SUCCESS
[   80.266009] sensor_write_array: reg[1] 0xfe=0x00 OK
[   80.266017] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   80.266335] sensor_write: reg=0x3e val=0x91 SUCCESS
[   80.266342] sensor_write_array: reg[2] 0x3e=0x91 OK
[   80.266348] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   80.266355] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   80.266361] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   80.266367] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   80.266373] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   80.266379] *** tx_isp_video_s_stream: Post-sensor s_stream re-trigger of CSI core->init ***
[   80.279615] csi_core_ops_init: sd=85217c00, csi_dev=85217c00, enable=1
[   80.279629] *** csi_core_ops_init: bases: isp_csi_regs=b33e0000, csi_base_regs=b0022000 ***
[   80.279635] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   80.316283] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   80.316329] ISP IOCTL: cmd=0x800456d0 arg=0x7feae590
[   80.316337] TX_ISP_VIDEO_LINK_SETUP: config=0
[   80.316343] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   80.316349] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   80.316356] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   80.316362] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   80.316369] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   80.316376] VIC activated: state 1 -> 2 (READY)
[   80.316381] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   80.316387] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   80.316393] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   80.316399] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   80.316405] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   80.316412] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   80.316417] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   80.316425] csi_video_s_stream: sd=85217c00, enable=1
[   80.316431] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   80.316439] *** vic_core_s_stream: BINARY NINJA EXACT - sd=81124000, enable=1 ***
[   80.316445] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   80.316450] *** vic_core_s_stream: STREAM ON ***
[   80.316455] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   80.316461] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   80.316468] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   80.316477] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   80.316483] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   80.316490] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   80.316495] *** STREAMING: Configuring CPM registers for VIC access ***
[   80.339606] STREAMING: CPM clocks configured for VIC access
[   80.339621] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   80.339627] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   80.339633] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   80.339639] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   80.339645] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   80.339651] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   80.339660] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   80.339667] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   80.339674] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   80.339679] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   80.339685] *** VIC unlock: Commands written, checking VIC status register ***
[   80.339692] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   80.339697] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   80.339703] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   80.339709] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   80.339715] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   80.339720] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   80.339795] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   80.339803] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   80.339810] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   80.339818] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
d[   80.339823] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   80.339831] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   80.339837] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   80.339843] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   80.339849] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   80.339855] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   80.339861] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   80.339867] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   80.339873] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   80.339879] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   80.339885] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   80.339891] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   80.339897] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   80.339903] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   80.339909] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   80.339915] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   80.339922] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   80.339928] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   80.339937] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   80.339944] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   80.339950] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   80.339957] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   80.339963] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   80.339969] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   80.339975] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   80.339980] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   80.339987] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   80.339993] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.340001] ispvic_frame_channel_qbuf: arg1=81124000, arg2=  (null)
[   80.340007] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   80.340013] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   80.340019] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   80.340026] ispvic_frame_channel_s_stream: arg1=81124000, arg2=1
[   80.340032] ispvic_frame_channel_s_stream: s0 (vic_dev) = 81124000
[   80.340039] ispvic_frame_channel_s_stream[2441]: streamon
[   80.340045] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   80.340051] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   80.340057] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   80.340062] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   80.340068] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   80.340075] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   80.340081] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   80.340088] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
m[   80.340094] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   80.340100] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   80.340105] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   80.340111] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   80.340118] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   80.340125] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   80.340133] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   80.340141] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   80.340148] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   80.340155] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   80.340161] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   80.340167] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   80.340173] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   80.340180] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   80.340187] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   80.340192] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   80.340197] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   80.340204] ispvic_frame_channel_qbuf: arg1=81124000, arg2=  (null)
[   80.340209] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   80.340223] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   80.340231] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   80.340295] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------
[   80.340306] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   80.340313] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   80.340322] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   80.340328] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   80.340333] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   80.340340] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   80.340347] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   80.341355] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   80.341361] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   80.341366] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   80.341474] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   80.341581] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   80.341589] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   80.341595] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   80.341600] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   80.341606] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   80.341612] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   80.341619] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   80.341625] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   80.341631] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# dmm
-sh: dmm: not found
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
set jpeg streamMngCtx suceess
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# dmesg 
[   81.822905] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   81.822913] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   81.822920] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   81.822929] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   81.822937] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   81.822944] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc600, vbm_buffer_count=1 ***
[   81.822951] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   81.822957] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   81.822965] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   81.822974] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   81.822981] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   81.822987] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   81.822993] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   81.823001] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   81.823008] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   81.823015] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   81.823022] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   81.823028] *** Channel 1: QBUF - Queue buffer index=1 ***
[   81.823034] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   81.823041] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   81.823048] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   81.823056] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   81.823063] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   81.823071] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc600, vbm_buffer_count=2 ***
[   81.823078] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   81.823085] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   81.823091] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   81.823185] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   81.823195] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   81.823201] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   81.823207] Channel 1: STREAMON - Enqueuing buffers in driver
[   81.823214] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   81.828576] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   81.828589] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   81.828596] *** Channel 1: Frame completion wait ***
[   81.828602] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   81.828609] *** Channel 1: Frame wait returned 10 ***
[   81.828614] *** Channel 1: Frame was ready, consuming it ***
[   81.828669] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   81.828677] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   81.828683] *** Channel 1: DQBUF - dequeue buffer request ***
[   81.828689] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   81.828699] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   81.828706] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   81.828713] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   81.828728] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   81.828735] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   81.828741] *** Channel 1: Frame completion wait ***
[   81.828747] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   81.860325] *** Channel 0: Frame wait returned 0 ***
[   81.860337] *** Channel 0: Frame wait timeout/error, generating frame ***
[   81.860355] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   81.860362] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   81.860369] *** Channel 0: Frame completion wait ***
[   81.860374] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   81.860380] *** Channel 0: Frame wait returned 10 ***
[   81.860386] *** Channel 0: Frame was ready, consuming it ***
[   81.860394] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   81.860401] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   81.860406] *** Channel 0: Frame completion wait ***
[   81.860412] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   81.919627] *** Channel 1: Frame wait returned 0 ***
[   81.919639] *** Channel 1: Frame wait timeout/error, generating frame ***
[   81.919660] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   81.919668] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   81.919674] *** Channel 1: Frame completion wait ***
[   81.919680] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   81.919686] *** Channel 1: Frame wait returned 10 ***
[   81.919692] *** Channel 1: Frame was ready, consuming it ***
[   81.919699] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   81.919706] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   81.919712] *** Channel 1: Frame completion wait ***
[   81.919717] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   81.959626] *** Channel 0: DQBUF wait returned 0 ***
[   81.959638] *** Channel 0: DQBUF timeout, generating frame ***
[   81.959646] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   81.959687] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   81.959694] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   81.959701] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   81.959706] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   81.959712] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   81.959830] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   81.959840] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   81.959846] *** Channel 0: DQBUF - dequeue buffer request ***
[   81.959852] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   81.959862] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   81.959869] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   81.959876] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   81.959892] *** Channel 0: Frame wait returned 0 ***
[   81.959899] *** Channel 0: Frame wait timeout/error, generating frame ***
[   81.959911] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   81.959918] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   81.959924] *** Channel 0: Frame completion wait ***
[   81.959930] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   81.959936] *** Channel 0: Frame wait returned 10 ***
[   81.959942] *** Channel 0: Frame was ready, consuming it ***
[   81.959950] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   81.959956] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   81.959962] *** Channel 0: Frame completion wait ***
[   81.959968] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   81.969744] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   81.969757] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   81.969764] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   81.969770] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   81.969778] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   81.969785] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   81.969792] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   81.969799] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   81.969806] *** Channel 0: QBUF - Queue buffer index=0 ***
[   81.969812] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   81.969820] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   81.969826] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   81.969833] *** Channel 0: QBUF EVENT - No VIC callback ***
[   81.969840] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   81.969848] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   81.969856] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   81.969864] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc300, vbm_buffer_count=4 ***
[   81.969870] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   81.969877] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   81.969890] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   81.969960] *** Channel 0: Frame wait returned 9 ***
[   81.969967] *** Channel 0: Frame was ready, consuming it ***
[   81.969979] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   81.969986] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   81.970009] *** Channel 0: Frame completion wait ***
[   81.970016] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.019615] *** Channel 1: DQBUF wait returned 0 ***
[   82.019626] *** Channel 1: DQBUF timeout, generating frame ***
[   82.019636] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   82.019764] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.019774] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.019780] *** Channel 1: DQBUF - dequeue buffer request ***
[   82.019786] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.019797] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.019804] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.019810] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.019830] *** Channel 1: Frame wait returned 0 ***
[   82.019837] *** Channel 1: Frame wait timeout/error, generating frame ***
[   82.019848] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.019855] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.019862] *** Channel 1: Frame completion wait ***
[   82.019868] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.019874] *** Channel 1: Frame wait returned 10 ***
[   82.019880] *** Channel 1: Frame was ready, consuming it ***
[   82.019887] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.019894] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.019900] *** Channel 1: Frame completion wait ***
[   82.019905] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.052534] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.052547] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.052554] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.052560] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.052565] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.054475] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.054489] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.054496] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.054502] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   82.054509] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   82.054517] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   82.054524] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.054531] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   82.054537] *** Channel 1: QBUF - Queue buffer index=0 ***
[   82.054543] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   82.054551] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   82.054558] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   82.054566] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   82.054574] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   82.054582] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc600, vbm_buffer_count=2 ***
[   82.054589] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   82.054596] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   82.054608] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   82.054672] *** Channel 1: Frame wait returned 7 ***
[   82.054679] *** Channel 1: Frame was ready, consuming it ***
[   82.054691] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.054698] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.054704] *** Channel 1: Frame completion wait ***
[   82.054710] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.069622] *** Channel 0: Frame wait returned 0 ***
[   82.069633] *** Channel 0: Frame wait timeout/error, generating frame ***
[   82.069653] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.069660] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.069666] *** Channel 0: Frame completion wait ***
[   82.069672] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.069678] *** Channel 0: Frame wait returned 10 ***
[   82.069684] *** Channel 0: Frame was ready, consuming it ***
[   82.069692] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.069698] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.069704] *** Channel 0: Frame completion wait ***
[   82.069710] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.149611] *** Channel 1: Frame wait returned 0 ***
[   82.149623] *** Channel 1: Frame wait timeout/error, generating frame ***
[   82.149643] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.149650] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.149657] *** Channel 1: Frame completion wait ***
[   82.149662] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.149669] *** Channel 1: Frame wait returned 10 ***
[   82.149674] *** Channel 1: Frame was ready, consuming it ***
[   82.149682] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.149689] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.149695] *** Channel 1: Frame completion wait ***
[   82.149700] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.159614] *** Channel 0: DQBUF wait returned 0 ***
[   82.159624] *** Channel 0: DQBUF timeout, generating frame ***
[   82.159634] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   82.159658] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.159665] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.159671] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.159677] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.159682] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.159798] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.159808] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.159814] *** Channel 0: DQBUF - dequeue buffer request ***
[   82.159820] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.159830] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.159837] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.159843] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.169632] *** Channel 0: Frame wait returned 0 ***
[   82.169647] *** Channel 0: Frame wait timeout/error, generating frame ***
[   82.169670] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.169678] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.169684] *** Channel 0: Frame completion wait ***
[   82.169690] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.169697] *** Channel 0: Frame wait returned 10 ***
[   82.169702] *** Channel 0: Frame was ready, consuming it ***
[   82.169723] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.169730] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.169736] *** Channel 0: Frame completion wait ***
[   82.169742] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.169912] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.169922] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.169928] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.169934] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   82.169942] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   82.169949] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   82.169956] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.169963] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   82.169970] *** Channel 0: QBUF - Queue buffer index=1 ***
[   82.169976] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   82.169984] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   82.169990] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   82.169997] *** Channel 0: QBUF EVENT - No VIC callback ***
[   82.170004] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   82.170012] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   82.170020] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   82.170028] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc300, vbm_buffer_count=4 ***
[   82.170034] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   82.170041] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   82.170053] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   82.170119] *** Channel 0: DQBUF wait returned 19 ***
[   82.170130] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   82.170146] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.170154] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.170160] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.170166] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.170172] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.170289] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.170300] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.170307] *** Channel 0: DQBUF - dequeue buffer request ***
[   82.170313] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.170323] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.170330] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.170336] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.180456] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.180469] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.180476] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.180482] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   82.180489] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   82.180496] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   82.180503] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.180510] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   82.180517] *** Channel 0: QBUF - Queue buffer index=2 ***
[   82.180522] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   82.180530] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   82.180537] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   82.180544] *** Channel 0: QBUF EVENT - No VIC callback ***
[   82.180551] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   82.180559] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   82.180567] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   82.180574] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc300, vbm_buffer_count=4 ***
[   82.180582] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   82.180588] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   82.180601] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   82.180668] *** Channel 0: Frame wait returned 9 ***
[   82.180693] *** Channel 0: Frame was ready, consuming it ***
[   82.180707] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.180714] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.180720] *** Channel 0: Frame completion wait ***
[   82.180726] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.219606] *** Channel 1: DQBUF wait returned 0 ***
[   82.219617] *** Channel 1: DQBUF timeout, generating frame ***
[   82.219626] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   82.219744] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.219754] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.219760] *** Channel 1: DQBUF - dequeue buffer request ***
[   82.219766] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.219776] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.219782] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.219789] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.222210] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.222224] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.222230] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.222236] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   82.222244] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   82.222251] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   82.222258] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.222265] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   82.222272] *** Channel 1: QBUF - Queue buffer index=1 ***
[   82.222278] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   82.222285] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   82.222292] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   82.222300] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   82.222308] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   82.222316] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc600, vbm_buffer_count=2 ***
[   82.222323] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   82.222330] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   82.222342] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   82.222408] *** Channel 1: DQBUF wait returned 20 ***
[   82.222418] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   82.222514] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.222524] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.222530] *** Channel 1: DQBUF - dequeue buffer request ***
[   82.222536] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.222546] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.222553] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.222559] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.225086] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.225100] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.225106] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.225112] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   82.225120] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   82.225144] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   82.225152] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.225160] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   82.225166] *** Channel 1: QBUF - Queue buffer index=0 ***
[   82.225172] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   82.225180] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   82.225187] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   82.225195] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   82.225203] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   82.225211] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc600, vbm_buffer_count=2 ***
[   82.225217] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   82.225224] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   82.225234] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   82.225318] *** Channel 1: Frame wait returned 3 ***
[   82.225326] *** Channel 1: Frame was ready, consuming it ***
[   82.225339] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.225346] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.225353] *** Channel 1: Frame completion wait ***
[   82.225358] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.279609] *** Channel 0: Frame wait returned 0 ***
[   82.279621] *** Channel 0: Frame wait timeout/error, generating frame ***
[   82.279654] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.279662] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.279668] *** Channel 0: Frame completion wait ***
[   82.279674] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.279680] *** Channel 0: Frame wait returned 10 ***
[   82.279686] *** Channel 0: Frame was ready, consuming it ***
[   82.279694] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.279700] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.279706] *** Channel 0: Frame completion wait ***
[   82.279712] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.319608] *** Channel 1: Frame wait returned 0 ***
[   82.319620] *** Channel 1: Frame wait timeout/error, generating frame ***
[   82.319641] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.319649] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.319656] *** Channel 1: Frame completion wait ***
[   82.319661] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.319668] *** Channel 1: Frame wait returned 10 ***
[   82.319673] *** Channel 1: Frame was ready, consuming it ***
[   82.319681] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.319688] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.319694] *** Channel 1: Frame completion wait ***
[   82.319699] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.369606] *** Channel 0: DQBUF wait returned 0 ***
[   82.369617] *** Channel 0: DQBUF timeout, generating frame ***
[   82.369626] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   82.369651] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.369659] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.369665] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.369670] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.369676] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.369792] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.369800] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.369807] *** Channel 0: DQBUF - dequeue buffer request ***
[   82.369813] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.369823] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.369830] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.369836] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.379780] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.379794] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.379801] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.379807] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   82.379814] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   82.379822] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   82.379829] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.379836] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   82.379842] *** Channel 0: QBUF - Queue buffer index=3 ***
[   82.379848] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   82.379856] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   82.379863] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   82.379870] *** Channel 0: QBUF EVENT - No VIC callback ***
[   82.379876] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   82.379884] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   82.379892] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   82.379900] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc300, vbm_buffer_count=4 ***
[   82.379907] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   82.379914] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   82.379924] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   82.379948] *** Channel 0: Frame wait returned 1 ***
[   82.379954] *** Channel 0: Frame was ready, consuming it ***
[   82.379966] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.379972] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.379979] *** Channel 0: Frame completion wait ***
[   82.379984] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.419609] *** Channel 1: DQBUF wait returned 0 ***
[   82.419620] *** Channel 1: DQBUF timeout, generating frame ***
[   82.419630] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[   82.419738] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.419746] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.419752] *** Channel 1: DQBUF - dequeue buffer request ***
[   82.419758] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.419768] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.419775] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.419782] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.419799] *** Channel 1: Frame wait returned 0 ***
[   82.419806] *** Channel 1: Frame wait timeout/error, generating frame ***
[   82.419816] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.419824] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.419830] *** Channel 1: Frame completion wait ***
[   82.419836] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.419842] *** Channel 1: Frame wait returned 10 ***
[   82.419847] *** Channel 1: Frame was ready, consuming it ***
[   82.419855] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.419862] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.419868] *** Channel 1: Frame completion wait ***
[   82.419873] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.422198] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.422212] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.422218] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.422225] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   82.422232] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   82.422240] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   82.422246] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.422254] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   82.422260] *** Channel 1: QBUF - Queue buffer index=1 ***
[   82.422266] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   82.422274] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   82.422281] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   82.422289] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   82.422297] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   82.422305] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc600, vbm_buffer_count=2 ***
[   82.422311] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   82.422318] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   82.422330] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   82.422394] *** Channel 1: Frame wait returned 10 ***
[   82.422400] *** Channel 1: Frame was ready, consuming it ***
[   82.422413] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.422420] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.422426] *** Channel 1: Frame completion wait ***
[   82.422432] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.479601] *** Channel 0: Frame wait returned 0 ***
[   82.479613] *** Channel 0: Frame wait timeout/error, generating frame ***
[   82.479632] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.479640] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.479646] *** Channel 0: Frame completion wait ***
[   82.479652] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.479658] *** Channel 0: Frame wait returned 10 ***
[   82.479663] *** Channel 0: Frame was ready, consuming it ***
[   82.479671] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.479678] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.479684] *** Channel 0: Frame completion wait ***
[   82.479689] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.519602] *** Channel 1: Frame wait returned 0 ***
[   82.519614] *** Channel 1: Frame wait timeout/error, generating frame ***
[   82.519634] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.519642] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.519648] *** Channel 1: Frame completion wait ***
[   82.519654] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.519660] *** Channel 1: Frame wait returned 10 ***
[   82.519666] *** Channel 1: Frame was ready, consuming it ***
[   82.519674] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.519680] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.519686] *** Channel 1: Frame completion wait ***
[   82.519692] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.569610] *** Channel 0: DQBUF wait returned 0 ***
[   82.569620] *** Channel 0: DQBUF timeout, generating frame ***
[   82.569630] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   82.569655] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.569662] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.569668] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.569674] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.569680] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.569794] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.569804] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.569810] *** Channel 0: DQBUF - dequeue buffer request ***
[   82.569816] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.569826] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.569832] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.569839] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.579790] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.579804] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.579811] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.579817] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   82.579824] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   82.579832] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   82.579839] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.579846] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   82.579852] *** Channel 0: QBUF - Queue buffer index=0 ***
[   82.579858] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   82.579866] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   82.579873] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   82.579880] *** Channel 0: QBUF EVENT - No VIC callback ***
[   82.579887] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   82.579895] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   82.579902] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   82.579910] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc300, vbm_buffer_count=4 ***
[   82.579917] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   82.579924] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   82.579934] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   82.579973] *** Channel 0: Frame wait returned 1 ***
[   82.579980] *** Channel 0: Frame was ready, consuming it ***
[   82.579992] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.579999] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.580006] *** Channel 0: Frame completion wait ***
[   82.580011] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.619602] *** Channel 1: DQBUF wait returned 0 ***
[   82.619613] *** Channel 1: DQBUF timeout, generating frame ***
[   82.619623] *** Channel 1: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   82.619730] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.619738] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.619745] *** Channel 1: DQBUF - dequeue buffer request ***
[   82.619751] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.619761] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.619767] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.619774] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.619791] *** Channel 1: Frame wait returned 0 ***
[   82.619798] *** Channel 1: Frame wait timeout/error, generating frame ***
[   82.619809] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.619816] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.619822] *** Channel 1: Frame completion wait ***
[   82.619828] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.619834] *** Channel 1: Frame wait returned 10 ***
[   82.619840] *** Channel 1: Frame was ready, consuming it ***
[   82.619847] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.619854] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.619860] *** Channel 1: Frame completion wait ***
[   82.619866] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.620805] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.620818] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.620825] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.620831] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   82.620838] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   82.620846] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   82.620853] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.620860] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   82.620866] *** Channel 1: QBUF - Queue buffer index=0 ***
[   82.620872] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   82.620880] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   82.620887] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   82.620895] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   82.620903] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   82.620911] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc600, vbm_buffer_count=2 ***
[   82.620917] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   82.620924] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   82.620937] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   82.620960] *** Channel 1: Frame wait returned 10 ***
[   82.620966] *** Channel 1: Frame was ready, consuming it ***
[   82.620978] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.620985] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.620991] *** Channel 1: Frame completion wait ***
[   82.620997] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.679601] *** Channel 0: Frame wait returned 0 ***
[   82.679613] *** Channel 0: Frame wait timeout/error, generating frame ***
[   82.679633] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.679641] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.679647] *** Channel 0: Frame completion wait ***
[   82.679653] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.679659] *** Channel 0: Frame wait returned 10 ***
[   82.679665] *** Channel 0: Frame was ready, consuming it ***
[   82.679673] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.679679] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.679685] *** Channel 0: Frame completion wait ***
[   82.679691] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.719609] *** Channel 1: Frame wait returned 0 ***
[   82.719620] *** Channel 1: Frame wait timeout/error, generating frame ***
[   82.719641] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.719648] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.719655] *** Channel 1: Frame completion wait ***
[   82.719660] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.719666] *** Channel 1: Frame wait returned 10 ***
[   82.719672] *** Channel 1: Frame was ready, consuming it ***
[   82.719680] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.719687] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.719692] *** Channel 1: Frame completion wait ***
[   82.719698] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.769601] *** Channel 0: DQBUF wait returned 0 ***
[   82.769613] *** Channel 0: DQBUF timeout, generating frame ***
[   82.769621] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   82.769645] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.769653] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.769659] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.769665] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.769671] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.769787] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.769797] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.769803] *** Channel 0: DQBUF - dequeue buffer request ***
[   82.769809] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.769819] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.769826] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.769833] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.779779] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.779792] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.779799] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.779805] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   82.779812] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   82.779819] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   82.779827] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.779833] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   82.779840] *** Channel 0: QBUF - Queue buffer index=1 ***
[   82.779846] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   82.779853] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   82.779861] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   82.779867] *** Channel 0: QBUF EVENT - No VIC callback ***
[   82.779874] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   82.779883] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   82.779890] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   82.779898] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc300, vbm_buffer_count=4 ***
[   82.779905] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   82.779912] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   82.779923] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   82.779963] *** Channel 0: Frame wait returned 1 ***
[   82.779969] *** Channel 0: Frame was ready, consuming it ***
[   82.779982] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.779989] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.779995] *** Channel 0: Frame completion wait ***
[   82.780001] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.819599] *** Channel 1: DQBUF wait returned 0 ***
[   82.819611] *** Channel 1: DQBUF timeout, generating frame ***
[   82.819620] *** Channel 1: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   82.819728] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.819737] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.819743] *** Channel 1: DQBUF - dequeue buffer request ***
[   82.819749] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.819759] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.819766] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.819773] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.819789] *** Channel 1: Frame wait returned 0 ***
[   82.819796] *** Channel 1: Frame wait timeout/error, generating frame ***
[   82.819808] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.819815] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.819821] *** Channel 1: Frame completion wait ***
[   82.819827] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.819833] *** Channel 1: Frame wait returned 10 ***
[   82.819839] *** Channel 1: Frame was ready, consuming it ***
[   82.819846] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.819853] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.819859] *** Channel 1: Frame completion wait ***
[   82.819865] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   82.820801] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.820814] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.820820] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.820827] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   82.820834] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   82.820841] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   82.820848] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.820855] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   82.820861] *** Channel 1: QBUF - Queue buffer index=1 ***
[   82.820867] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   82.820875] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   82.820882] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   82.820890] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   82.820898] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   82.820906] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc600, vbm_buffer_count=2 ***
[   82.820913] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   82.820919] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   82.820933] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   82.820955] *** Channel 1: Frame wait returned 10 ***
[   82.820961] *** Channel 1: Frame was ready, consuming it ***
[   82.879599] *** Channel 0: Frame wait returned 0 ***
[   82.879611] *** Channel 0: Frame wait timeout/error, generating frame ***
[   82.879631] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.879639] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.879645] *** Channel 0: Frame completion wait ***
[   82.879651] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.879657] *** Channel 0: Frame wait returned 10 ***
[   82.879663] *** Channel 0: Frame was ready, consuming it ***
[   82.879671] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.879677] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.879683] *** Channel 0: Frame completion wait ***
[   82.879689] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.969714] *** Channel 0: DQBUF wait returned 0 ***
[   82.969725] *** Channel 0: DQBUF timeout, generating frame ***
[   82.969734] *** Channel 0: DQBUF complete - buffer[2] seq=5 flags=0x3 ***
[   82.969757] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.969765] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.969771] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.969777] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.969783] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.969897] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.969907] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.969914] *** Channel 0: DQBUF - dequeue buffer request ***
[   82.969919] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.969929] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.969936] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.969943] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.979647] *** Channel 0: Frame wait returned 0 ***
[   82.979661] *** Channel 0: Frame wait timeout/error, generating frame ***
[   82.979687] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.979695] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.979701] *** Channel 0: Frame completion wait ***
[   82.979707] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.979713] *** Channel 0: Frame wait returned 10 ***
[   82.979719] *** Channel 0: Frame was ready, consuming it ***
[   82.979727] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.979734] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.979739] *** Channel 0: Frame completion wait ***
[   82.979745] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   82.980032] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.980042] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.980049] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.980055] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   82.980062] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   82.980070] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   82.980077] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.980084] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   82.980090] *** Channel 0: QBUF - Queue buffer index=2 ***
[   82.980096] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   82.980104] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   82.980111] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   82.980117] *** Channel 0: QBUF EVENT - No VIC callback ***
[   82.980124] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   82.980132] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   82.980140] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   82.980149] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc300, vbm_buffer_count=4 ***
[   82.980155] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   82.980162] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   82.980173] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   82.980241] *** Channel 0: DQBUF wait returned 19 ***
[   82.980251] *** Channel 0: DQBUF complete - buffer[3] seq=6 flags=0x3 ***
[   82.980268] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   82.980275] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   82.980281] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   82.980287] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   82.980293] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   82.980430] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   82.980442] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   82.980449] *** Channel 0: DQBUF - dequeue buffer request ***
[   82.980455] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   82.980465] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   82.980472] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   82.980479] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   82.990594] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   82.990607] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   82.990614] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   82.990620] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   82.990627] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   82.990635] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   82.990642] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   82.990649] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   82.990655] *** Channel 0: QBUF - Queue buffer index=3 ***
[   82.990661] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   82.990669] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   82.990675] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   82.990683] *** Channel 0: QBUF EVENT - No VIC callback ***
[   82.990689] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   82.990697] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   82.990705] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   82.990731] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc300, vbm_buffer_count=4 ***
[   82.990738] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   82.990745] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   82.990755] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   82.990872] *** Channel 0: Frame wait returned 9 ***
[   82.990880] *** Channel 0: Frame was ready, consuming it ***
[   82.990894] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   82.990901] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   82.990907] *** Channel 0: Frame completion wait ***
[   82.990913] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   83.019597] *** Channel 1: DQBUF wait returned 0 ***
[   83.019609] *** Channel 1: DQBUF timeout, generating frame ***
[   83.019617] *** Channel 1: DQBUF complete - buffer[0] seq=5 flags=0x3 ***
[   83.019742] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   83.019751] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   83.019757] *** Channel 1: DQBUF - dequeue buffer request ***
[   83.019763] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   83.019774] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 85dd7400 (name=gc2053) ***
[   83.019781] *** tx_isp_get_sensor: Found real sensor: 85dd7400 ***
[   83.019787] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   83.019997] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   83.020011] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   83.020017] *** Channel 1: Frame completion wait ***
[   83.020023] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   83.020996] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   83.021009] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   83.021015] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   83.021022] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   83.021029] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   83.021037] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   83.021043] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   83.021051] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   83.021057] *** Channel 1: QBUF - Queue buffer index=0 ***
[   83.021063] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   83.021071] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   83.021078] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   83.021086] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   83.021113] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   83.021122] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fcc600, vbm_buffer_count=2 ***
[   83.021129] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   83.021135] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   83.021146] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   83.021224] *** Channel 1: Frame wait returned 10 ***
[   83.021231] *** Channel 1: Frame was ready, consuming it ***
[   83.053985] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   83.053998] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   83.054005] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   83.054010] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   83.054015] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   83.089604] *** Channel 0: Frame wait returned 0 ***
[   83.089615] *** Channel 0: Frame wait timeout/error, generating frame ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 130.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 130.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 150.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 150.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 150.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 130.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 130.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 720.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 860.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 860.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x1 (delta: 930.000 ms)
