

================================================================
== Vitis HLS Report for 'write_back_Pipeline_write_back'
================================================================
* Date:           Tue May 14 23:14:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- write_back  |        ?|        ?|         8|          1|          1|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    152|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     208|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     208|    224|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln155_fu_120_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln156_fu_108_p2               |         +|   0|  0|  71|          64|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_70_p3          |       and|   0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 152|         133|          70|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_result_blk_n        |   9|          2|    1|          2|
    |gmem2_blk_n_AW           |   9|          2|    1|          2|
    |gmem2_blk_n_B            |   9|          2|    1|          2|
    |gmem2_blk_n_W            |   9|          2|    1|          2|
    |i_fu_60                  |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   71|        142|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                 |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg        |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg        |   1|   0|    1|          0|
    |data_result_read_reg_166                |  32|   0|   32|          0|
    |data_result_read_reg_166_pp0_iter2_reg  |  32|   0|   32|          0|
    |gmem2_addr_reg_171                      |  64|   0|   64|          0|
    |i_fu_60                                 |  64|   0|   64|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 208|   0|  208|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  write_back_Pipeline_write_back|  return value|
|data_result_dout            |   in|   32|     ap_fifo|                     data_result|       pointer|
|data_result_num_data_valid  |   in|    7|     ap_fifo|                     data_result|       pointer|
|data_result_fifo_cap        |   in|    7|     ap_fifo|                     data_result|       pointer|
|data_result_empty_n         |   in|    1|     ap_fifo|                     data_result|       pointer|
|data_result_read            |  out|    1|     ap_fifo|                     data_result|       pointer|
|m_axi_gmem2_AWVALID         |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWREADY         |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWADDR          |  out|   64|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWID            |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWLEN           |  out|   32|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWSIZE          |  out|    3|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWBURST         |  out|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWLOCK          |  out|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWCACHE         |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWPROT          |  out|    3|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWQOS           |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWREGION        |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_AWUSER          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WVALID          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WREADY          |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WDATA           |  out|   32|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WSTRB           |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WLAST           |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WID             |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_WUSER           |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARVALID         |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARREADY         |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARADDR          |  out|   64|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARID            |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARLEN           |  out|   32|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARSIZE          |  out|    3|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARBURST         |  out|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARLOCK          |  out|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARCACHE         |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARPROT          |  out|    3|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARQOS           |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARREGION        |  out|    4|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_ARUSER          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RVALID          |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RREADY          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RDATA           |   in|   32|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RLAST           |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RID             |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RFIFONUM        |   in|    9|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RUSER           |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_RRESP           |   in|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BVALID          |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BREADY          |  out|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BRESP           |   in|    2|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BID             |   in|    1|       m_axi|                           gmem2|       pointer|
|m_axi_gmem2_BUSER           |   in|    1|       m_axi|                           gmem2|       pointer|
|c_load                      |   in|   64|     ap_none|                          c_load|        scalar|
+----------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS/core.cpp:151]   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_10, i32 0, i32 0, void @empty_11, i32 0, i32 50, void @empty_15, void @empty_13, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_result, void @empty_8, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%c_load_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %c_load" [HLS/core.cpp:152]   --->   Operation 14 'read' 'c_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln151 = store i64 0, i64 %i" [HLS/core.cpp:151]   --->   Operation 15 'store' 'store_ln151' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_1 = load i64 %i" [HLS/core.cpp:155]   --->   Operation 17 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %data_result, i32 1" [HLS/core.cpp:152]   --->   Operation 18 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 19 [1/1] (3.52ns)   --->   "%add_ln156 = add i64 %i_1, i64 1" [HLS/core.cpp:156]   --->   Operation 19 'add' 'add_ln156' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln152 = br i1 %tmp_i, void %write_back.exit.exitStub, void %while.body.i" [HLS/core.cpp:152]   --->   Operation 20 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (3.58ns)   --->   "%data_result_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %data_result" [HLS/core.cpp:155]   --->   Operation 21 'read' 'data_result_read' <Predicate = (tmp_i)> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln155)   --->   "%shl_ln155 = shl i64 %i_1, i64 2" [HLS/core.cpp:155]   --->   Operation 22 'shl' 'shl_ln155' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln155 = add i64 %c_load_read, i64 %shl_ln155" [HLS/core.cpp:155]   --->   Operation 23 'add' 'add_ln155' <Predicate = (tmp_i)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln155, i32 2, i32 63" [HLS/core.cpp:155]   --->   Operation 24 'partselect' 'trunc_ln' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i62 %trunc_ln" [HLS/core.cpp:155]   --->   Operation 25 'sext' 'sext_ln155' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln155" [HLS/core.cpp:155]   --->   Operation 26 'getelementptr' 'gmem2_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln151 = store i64 %add_ln156, i64 %i" [HLS/core.cpp:151]   --->   Operation 27 'store' 'store_ln151' <Predicate = (tmp_i)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 28 [1/1] (7.30ns)   --->   "%gmem2_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %gmem2_addr, i32 1" [HLS/core.cpp:155]   --->   Operation 28 'writereq' 'gmem2_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 29 [1/1] (7.30ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i64 %gmem2_addr, i32 %data_result_read, i4 15" [HLS/core.cpp:155]   --->   Operation 29 'write' 'write_ln155' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 30 [5/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.cpp:155]   --->   Operation 30 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 31 [4/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.cpp:155]   --->   Operation 31 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 32 [3/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.cpp:155]   --->   Operation 32 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 33 [2/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.cpp:155]   --->   Operation 33 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln154 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [HLS/core.cpp:154]   --->   Operation 34 'specpipeline' 'specpipeline_ln154' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln152 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [HLS/core.cpp:152]   --->   Operation 35 'specloopname' 'specloopname_ln152' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 36 [1/5] (7.30ns)   --->   "%gmem2_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %gmem2_addr" [HLS/core.cpp:155]   --->   Operation 36 'writeresp' 'gmem2_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln152 = br void %while.cond.i" [HLS/core.cpp:152]   --->   Operation 37 'br' 'br_ln152' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data_result]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca       ) [ 0110000000]
specinterface_ln0  (specinterface) [ 0000000000]
specinterface_ln0  (specinterface) [ 0000000000]
c_load_read        (read         ) [ 0110000000]
store_ln151        (store        ) [ 0000000000]
br_ln0             (br           ) [ 0000000000]
i_1                (load         ) [ 0000000000]
tmp_i              (nbreadreq    ) [ 0111111110]
add_ln156          (add          ) [ 0000000000]
br_ln152           (br           ) [ 0000000000]
data_result_read   (read         ) [ 0101100000]
shl_ln155          (shl          ) [ 0000000000]
add_ln155          (add          ) [ 0000000000]
trunc_ln           (partselect   ) [ 0000000000]
sext_ln155         (sext         ) [ 0000000000]
gmem2_addr         (getelementptr) [ 0101111111]
store_ln151        (store        ) [ 0000000000]
gmem2_addr_req     (writereq     ) [ 0000000000]
write_ln155        (write        ) [ 0000000000]
specpipeline_ln154 (specpipeline ) [ 0000000000]
specloopname_ln152 (specloopname ) [ 0000000000]
gmem2_addr_resp    (writeresp    ) [ 0000000000]
br_ln152           (br           ) [ 0000000000]
ret_ln0            (ret          ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_result">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_result"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="c_load_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_load_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_i_nbreadreq_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="data_result_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_result_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_writeresp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="1"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem2_addr_req/3 gmem2_addr_resp/5 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln155_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="2"/>
<pin id="94" dir="0" index="2" bw="32" slack="2"/>
<pin id="95" dir="0" index="3" bw="1" slack="0"/>
<pin id="96" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln155/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln151_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="i_1_load_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="1"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln156_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="shl_ln155_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="0" index="1" bw="3" slack="0"/>
<pin id="117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln155/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln155_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="1"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="trunc_ln_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="62" slack="0"/>
<pin id="127" dir="0" index="1" bw="64" slack="0"/>
<pin id="128" dir="0" index="2" bw="3" slack="0"/>
<pin id="129" dir="0" index="3" bw="7" slack="0"/>
<pin id="130" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sext_ln155_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="62" slack="0"/>
<pin id="137" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="gmem2_addr_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="0" index="1" bw="64" slack="0"/>
<pin id="142" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln151_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="64" slack="0"/>
<pin id="147" dir="0" index="1" bw="64" slack="1"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="157" class="1005" name="c_load_read_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="c_load_read "/>
</bind>
</comp>

<comp id="162" class="1005" name="tmp_i_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="6"/>
<pin id="164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="166" class="1005" name="data_result_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="2"/>
<pin id="168" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_result_read "/>
</bind>
</comp>

<comp id="171" class="1005" name="gmem2_addr_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="1"/>
<pin id="173" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="91" pin=3"/></net>

<net id="99"><net_src comp="52" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="105" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="114" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="120" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="138"><net_src comp="125" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="135" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="108" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="153"><net_src comp="60" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="156"><net_src comp="150" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="160"><net_src comp="64" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="165"><net_src comp="70" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="78" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="174"><net_src comp="139" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="91" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {3 4 5 6 7 8 9 }
	Port: data_result | {}
 - Input state : 
	Port: write_back_Pipeline_write_back : c_load | {1 }
	Port: write_back_Pipeline_write_back : gmem2 | {}
	Port: write_back_Pipeline_write_back : data_result | {2 }
  - Chain level:
	State 1
		store_ln151 : 1
	State 2
		add_ln156 : 1
		shl_ln155 : 1
		add_ln155 : 1
		trunc_ln : 2
		sext_ln155 : 3
		gmem2_addr : 4
		store_ln151 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |       add_ln156_fu_108      |    0    |    71   |
|          |       add_ln155_fu_120      |    0    |    71   |
|----------|-----------------------------|---------|---------|
|   read   |    c_load_read_read_fu_64   |    0    |    0    |
|          | data_result_read_read_fu_78 |    0    |    0    |
|----------|-----------------------------|---------|---------|
| nbreadreq|    tmp_i_nbreadreq_fu_70    |    0    |    0    |
|----------|-----------------------------|---------|---------|
| writeresp|     grp_writeresp_fu_84     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln155_write_fu_91   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |       shl_ln155_fu_114      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|partselect|       trunc_ln_fu_125       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |      sext_ln155_fu_135      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   142   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   c_load_read_reg_157  |   64   |
|data_result_read_reg_166|   32   |
|   gmem2_addr_reg_171   |   32   |
|        i_reg_150       |   64   |
|      tmp_i_reg_162     |    1   |
+------------------------+--------+
|          Total         |   193  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_84 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    2   ||  1.588  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   193  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   193  |   142  |
+-----------+--------+--------+--------+
