/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,kalama";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. Kalama SoC";
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x207 0x10000>;

	__symbols__ {
		APC1_pause = "/soc/qcom,cpu-pause/apc1-pause";
		APSS_OFF = "/idle-states/cluster-e3";
		BOB1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-bobb1/regulator-pm-humu-bob1";
		BOB2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-bobb2/regulator-pm-humu-bob2";
		CLUSTER_PD = "/soc/psci/cluster-pd";
		CLUSTER_PWR_DN = "/idle-states/cluster-d4";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		CPU_PD0 = "/soc/psci/cpu-pd0";
		CPU_PD1 = "/soc/psci/cpu-pd1";
		CPU_PD2 = "/soc/psci/cpu-pd2";
		CPU_PD3 = "/soc/psci/cpu-pd3";
		CPU_PD4 = "/soc/psci/cpu-pd4";
		CPU_PD5 = "/soc/psci/cpu-pd5";
		CPU_PD6 = "/soc/psci/cpu-pd6";
		CPU_PD7 = "/soc/psci/cpu-pd7";
		GOLD_OFF = "/idle-states/gold-c4";
		GOLD_PLUS_OFF = "/idle-states/gold-plus-c4";
		L10B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob10/regulator-pm-humu-l10";
		L11B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob11/regulator-pm-humu-l11";
		L12B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob12/regulator-pm-humu-l12";
		L13B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob13/regulator-pm-humu-l13";
		L14B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob14/regulator-pm-humu-l14";
		L15B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob15/regulator-pm-humu-l15";
		L16B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob16/regulator-pm-humu-l16";
		L17B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob17/regulator-pm-humu-l17";
		L1B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob1/regulator-pm-humu-l1";
		L1C = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoc1/regulator-pm-v6c-l1";
		L1D = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldod1/regulator-pm-v6d-l1";
		L1E = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe1/regulator-pm-v6e-l1";
		L1E_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe1/regulator-pm-v6e-l1-ao";
		L1F = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldof1/regulator-pm-v8-l1";
		L1G = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldog1/regulator-pm-v6g-l1";
		L1K = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok1/regulator-pmr-nalojrk-l1";
		L1M = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom1/regulator-pm8010m-l1";
		L1N = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon1/regulator-pm8010n-l1";
		L2B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob2/regulator-pm-humu-l2";
		L2C = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoc2/regulator-pm-v6c-l2";
		L2D_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-lmxlvl/regulator-pm-v6d-l2-level";
		L2E = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe2/regulator-pm-v6e-l2";
		L2F = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldof2/regulator-pm-v8-l2";
		L2G = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldog2/regulator-pm-v6g-l2";
		L2K = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok2/regulator-pmr-nalojrk-l2";
		L2M = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom2/regulator-pm8010m-l2";
		L2N = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon2/regulator-pm8010n-l2";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_1 = "/cpus/cpu@100/l2-cache";
		L2_3 = "/cpus/cpu@300/l2-cache";
		L2_4 = "/cpus/cpu@400/l2-cache";
		L2_5 = "/cpus/cpu@500/l2-cache";
		L2_6 = "/cpus/cpu@600/l2-cache";
		L2_7 = "/cpus/cpu@700/l2-cache";
		L3C = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoc3/regulator-pm-v6c-l3";
		L3E = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe3/regulator-pm-v6e-l3";
		L3E_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe3/regulator-pm-v6e-l3-ao";
		L3F = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldof3/regulator-pm-v8-l3";
		L3G = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldog3/regulator-pm-v6g-l3";
		L3K = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok3/regulator-pmr-nalojrk-l3";
		L3L = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol3/regulator-pmr-nalojrl-l3";
		L3M = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom3/regulator-pm8010m-l3";
		L3N = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon3/regulator-pm8010n-l3";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L4K = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok4/regulator-pmr-nalojrk-l4";
		L4L = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol4/regulator-pmr-nalojrl-l4";
		L4M = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom4/regulator-pm8010m-l4";
		L4N = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon4/regulator-pm8010n-l4";
		L5B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob5/regulator-pm-humu-l5";
		L5K = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok5/regulator-pmr-nalojrk-l5";
		L5L = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol5/regulator-pmr-nalojrl-l5";
		L5M = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom5/regulator-pm8010m-l5";
		L5N = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon5/regulator-pm8010n-l5";
		L6B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob6/regulator-pm-humu-l6";
		L6K = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok6/regulator-pmr-nalojrk-l6";
		L6L = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol6/regulator-pmr-nalojrl-l6";
		L6M = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom6/regulator-pm8010m-l6";
		L6N = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon6/regulator-pm8010n-l6";
		L7B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob7/regulator-pm-humu-l7";
		L7K = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok7/regulator-pmr-nalojrk-l7";
		L7L = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol7/regulator-pmr-nalojrl-l7";
		L7M = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom7/regulator-pm8010m-l7";
		L7N = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon7/regulator-pm8010n-l7";
		L8B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob8/regulator-pm-humu-l8";
		L9B = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob9/regulator-pm-humu-l9";
		S1E_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm-v6e-s1-level";
		S1E_LEVEL_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm-v6e-s1-level-ao";
		S1F_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-nsplvl/regulator-pm-v8-s1-level";
		S1G = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg1/regulator-pm-v6g-s1";
		S2G = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg2/regulator-pm-v6g-s2";
		S3E_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm-v6e-s3-level";
		S3E_LEVEL_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm-v6e-s3-level-ao";
		S3F_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ebilvl/regulator-pm-v8-s3-level";
		S3G = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg3/regulator-pm-v6g-s3";
		S4D_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-lcxlvl/regulator-pm-v6d-s4-level";
		S4E = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpe4/regulator-pm-v6e-s4";
		S4F = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpf4/regulator-pm-v8-s4";
		S4G = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg4/regulator-pm-v6g-s4";
		S5D_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-gfxlvl/regulator-pm-v6d-s5-level";
		S5E = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpe5/regulator-pm-v6e-s5";
		S5F_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-level";
		S5F_LEVEL_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-level-ao";
		S5G = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg5/regulator-pm-v6g-s5";
		S6E_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm-v6e-s6-level";
		S6E_LEVEL_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm-v6e-s6-level-ao";
		S6G = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg6/regulator-pm-v6g-s6";
		S7F_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-msslvl/regulator-pm-v8-s7-level";
		SILVER_OFF = "/idle-states/silver-c4";
		VDD_CX_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm-v6e-s6-level";
		VDD_CX_LEVEL_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm-v6e-s6-level-ao";
		VDD_CX_MMCX_SUPPLY_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm-v6e-s6-mmcx-sup-level";
		VDD_EBI_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ebilvl/regulator-pm-v8-s3-level";
		VDD_GFX_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-gfxlvl/regulator-pm-v6d-s5-level";
		VDD_GFX_MXC_VOTER_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-gfx-voter-level";
		VDD_LPI_CX_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-lcxlvl/regulator-pm-v6d-s4-level";
		VDD_LPI_MX_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-lmxlvl/regulator-pm-v6d-l2-level";
		VDD_MMCX_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm-v6e-s1-level";
		VDD_MMCX_LEVEL_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm-v6e-s1-level-ao";
		VDD_MM_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm-v6e-s1-level";
		VDD_MM_LEVEL_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm-v6e-s1-level-ao";
		VDD_MM_MXC_VOTER_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-mmcx-voter-level";
		VDD_MODEM_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-msslvl/regulator-pm-v8-s7-level";
		VDD_MXA_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm-v6e-s3-level";
		VDD_MXA_LEVEL_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm-v6e-s3-level-ao";
		VDD_MXC_GFX_VOTER_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-gfx-voter-level";
		VDD_MXC_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-level";
		VDD_MXC_LEVEL_AO = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-level-ao";
		VDD_MXC_MMCX_VOTER_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-mmcx-voter-level";
		VDD_MXC_MM_VOTER_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-mmcx-voter-level";
		VDD_NSP_LEVEL = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-nsplvl/regulator-pm-v8-s1-level";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		adsp_mem_heap = "/reserved-memory/adsp_heap_region";
		adsp_mhi_mem = "/reserved-memory/adsp_mhi_region@81f00000";
		adsp_notify = "/soc/qcom,msm-adsp-notify";
		adsp_pas = "/soc/remoteproc-adsp@03000000";
		adsp_sleepmon = "/soc/adsp-sleepmon";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adspslpi_mem = "/reserved-memory/adspslpi_region@9ea00000";
		aggre1_noc = "/soc/interconnect@16e0000";
		aggre2_noc = "/soc/interconnect@1700000";
		aliases = "/aliases";
		altmode = "/soc/qcom,pmic_glink/qcom,altmode";
		anoc_1_qtb = "/soc/apps-smmu@15000000/anoc_1_qtb@16f0000";
		anoc_2_qtb = "/soc/apps-smmu@15000000/anoc_2_qtb@171a000";
		aop_cmd_db_mem = "/reserved-memory/aop_cmd_db_region@81c60000";
		aop_config_merged_mem = "/reserved-memory/aop_config_merged_region@81c80000";
		aoss_qmp = "/soc/power-controller@c300000";
		ap2mdm_active = "/soc/pinctrl@f000000/ap2mdm/ap2mdm_active";
		ap2mdm_sleep = "/soc/pinctrl@f000000/ap2mdm/ap2mdm_sleep";
		apc1_cluster = "/soc/qcom,cpu-voltage-cdev/qcom,apc1-cluster";
		apps_bcm_voter = "/soc/apps_rsc@17a00000/drv@2/bcm_voter";
		apps_rsc = "/soc/apps_rsc@17a00000";
		apps_rsc_drv2 = "/soc/apps_rsc@17a00000/drv@2";
		apps_smmu = "/soc/apps-smmu@15000000";
		apss_atb_cti = "/soc/cti@13862000";
		apss_cti0 = "/soc/cti@138e0000";
		apss_cti1 = "/soc/cti@138f0000";
		apss_cti2 = "/soc/cti@13900000";
		apsscc = "/soc/syscon@17A80000";
		arch_timer = "/soc/timer";
		audio_cma_mem = "/reserved-memory/audio_cma_region";
		audio_etm0_out_funnel_lpass_lpi = "/soc/audio_etm0/out-ports/port/endpoint";
		audio_gpr = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr";
		audio_pkt_core_platform = "/soc/qcom,audio-pkt-core-platform";
		audio_prm = "/soc/remoteproc-adsp@03000000/glink-edge/qcom,gpr/q6prm";
		aux0_pcm_clk_active = "/soc/pinctrl@f000000/aux0_pcm_clk/aux0_pcm_clk_active";
		aux0_pcm_clk_sleep = "/soc/pinctrl@f000000/aux0_pcm_clk/aux0_pcm_clk_sleep";
		aux0_pcm_din_active = "/soc/pinctrl@f000000/aux0_pcm_din/aux0_pcm_din_active";
		aux0_pcm_din_sleep = "/soc/pinctrl@f000000/aux0_pcm_din/aux0_pcm_din_sleep";
		aux0_pcm_dout_active = "/soc/pinctrl@f000000/aux0_pcm_dout/aux0_pcm_dout_active";
		aux0_pcm_dout_sleep = "/soc/pinctrl@f000000/aux0_pcm_dout/aux0_pcm_dout_sleep";
		aux0_pcm_ws_active = "/soc/pinctrl@f000000/aux0_pcm_ws/aux0_pcm_ws_active";
		aux0_pcm_ws_sleep = "/soc/pinctrl@f000000/aux0_pcm_ws/aux0_pcm_ws_sleep";
		aux1_pcm_clk_active = "/soc/pinctrl@f000000/aux1_pcm_clk/aux1_pcm_clk_active";
		aux1_pcm_clk_sleep = "/soc/pinctrl@f000000/aux1_pcm_clk/aux1_pcm_clk_sleep";
		aux1_pcm_din_active = "/soc/pinctrl@f000000/aux1_pcm_din/aux1_pcm_din_active";
		aux1_pcm_din_sleep = "/soc/pinctrl@f000000/aux1_pcm_din/aux1_pcm_din_sleep";
		aux1_pcm_dout_active = "/soc/pinctrl@f000000/aux1_pcm_dout/aux1_pcm_dout_active";
		aux1_pcm_dout_sleep = "/soc/pinctrl@f000000/aux1_pcm_dout/aux1_pcm_dout_sleep";
		aux1_pcm_ws_active = "/soc/pinctrl@f000000/aux1_pcm_ws/aux1_pcm_ws_active";
		aux1_pcm_ws_sleep = "/soc/pinctrl@f000000/aux1_pcm_ws/aux1_pcm_ws_sleep";
		battery_charger = "/soc/qcom,pmic_glink/qcom,battery_charger";
		bluetooth = "/soc/bt-qca-converged";
		bps0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-rd";
		bps0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/bps0-all-wr";
		bt_en_sleep = "/soc/pinctrl@f000000/bt_en_sleep";
		bwmon_ddr = "/soc/qcom,bwmon-ddr@24091000";
		bwmon_llcc = "/soc/qcom,bwmon-llcc@240B6300";
		cam_bcm_voter0 = "/soc/cam_rsc@add9000/drv@0/bcm_voter";
		cam_bcm_voter1 = "/soc/cam_rsc@add9000/drv@1/bcm_voter";
		cam_bcm_voter2 = "/soc/cam_rsc@add9000/drv@2/bcm_voter";
		cam_bps = "/soc/qcom,bps@ac2c000";
		cam_cc_bps_gdsc = "/soc/qcom,gdsc@adf0004";
		cam_cc_camss_top_gdsc = "/soc/qcom,gdsc@add5004";
		cam_cc_ife_0_gdsc = "/soc/qcom,gdsc@adf1004";
		cam_cc_ife_1_gdsc = "/soc/qcom,gdsc@adf2004";
		cam_cc_ife_2_gdsc = "/soc/qcom,gdsc@adf2294";
		cam_cc_ipe_0_gdsc = "/soc/qcom,gdsc@adf03b8";
		cam_cc_sbi_gdsc = "/soc/qcom,gdsc@adf052c";
		cam_cc_sfe_0_gdsc = "/soc/qcom,gdsc@adf3280";
		cam_cc_sfe_1_gdsc = "/soc/qcom,gdsc@adf33e0";
		cam_cc_titan_top_gdsc = "/soc/qcom,gdsc@adf4058";
		cam_cci0 = "/soc/qcom,cci0@ac15000";
		cam_cci1 = "/soc/qcom,cci1@ac16000";
		cam_cci2 = "/soc/qcom,cci2@ac17000";
		cam_csid0 = "/soc/qcom,csid0@acb7000";
		cam_csid1 = "/soc/qcom,csid1@acb9000";
		cam_csid2 = "/soc/qcom,csid2@acbb000";
		cam_csid_lite0 = "/soc/qcom,csid-lite0@acca000";
		cam_csid_lite1 = "/soc/qcom,csid-lite1@acce000";
		cam_csiphy0 = "/soc/qcom,csiphy0@ace4000";
		cam_csiphy1 = "/soc/qcom,csiphy1@ace6000";
		cam_csiphy2 = "/soc/qcom,csiphy2@ace8000";
		cam_csiphy3 = "/soc/qcom,csiphy3@acea000";
		cam_csiphy4 = "/soc/qcom,csiphy4@acec000";
		cam_csiphy5 = "/soc/qcom,csiphy5@acee000";
		cam_csiphy6 = "/soc/qcom,csiphy6@acf0000";
		cam_csiphy7 = "/soc/qcom,csiphy7@acf2000";
		cam_csiphy_tpg13 = "/soc/qcom,tpg13@acf6000";
		cam_csiphy_tpg14 = "/soc/qcom,tpg14@acf7000";
		cam_csiphy_tpg15 = "/soc/qcom,tpg15@acf8000";
		cam_hf_qtb = "/soc/apps-smmu@15000000/cam_hf_qtb@17d2000";
		cam_icp = "/soc/qcom,icp";
		cam_ipe0 = "/soc/qcom,ipe0@ac42000";
		cam_jpeg_dma0 = "/soc/qcom,jpegdma0@ac2b000";
		cam_jpeg_enc0 = "/soc/qcom,jpegenc0@ac2a000";
		cam_rsc = "/soc/cam_rsc@add9000";
		cam_rsc_drv0 = "/soc/cam_rsc@add9000/drv@0";
		cam_rsc_drv1 = "/soc/cam_rsc@add9000/drv@1";
		cam_rsc_drv2 = "/soc/cam_rsc@add9000/drv@2";
		cam_sensor_active_rst0 = "/soc/pinctrl@f000000/cam_sensor_active_rst0";
		cam_sensor_active_rst1 = "/soc/pinctrl@f000000/cam_sensor_active_rst1";
		cam_sensor_active_rst2 = "/soc/pinctrl@f000000/cam_sensor_active_rst2";
		cam_sensor_active_rst3 = "/soc/pinctrl@f000000/cam_sensor_active_rst3";
		cam_sensor_active_rst4 = "/soc/pinctrl@f000000/cam_sensor_active_rst4";
		cam_sensor_active_rst5 = "/soc/pinctrl@f000000/cam_sensor_active_rst5";
		cam_sensor_mclk0_active = "/soc/pinctrl@f000000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@f000000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@f000000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@f000000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@f000000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk4_suspend";
		cam_sensor_mclk5_active = "/soc/pinctrl@f000000/cam_sensor_mclk5_active";
		cam_sensor_mclk5_suspend = "/soc/pinctrl@f000000/cam_sensor_mclk5_suspend";
		cam_sensor_ponv_active = "/soc/pinctrl@f000000/cam_sensor_ponv_active";
		cam_sensor_ponv_suspend = "/soc/pinctrl@f000000/cam_sensor_ponv_suspend";
		cam_sensor_suspend_rst0 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst0";
		cam_sensor_suspend_rst1 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst1";
		cam_sensor_suspend_rst2 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst2";
		cam_sensor_suspend_rst3 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst3";
		cam_sensor_suspend_rst4 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst4";
		cam_sensor_suspend_rst5 = "/soc/pinctrl@f000000/cam_sensor_suspend_rst5";
		cam_sfe0 = "/soc/qcom,sfe0@ac9e000";
		cam_sfe1 = "/soc/qcom,sfe1@aca6000";
		cam_vfe0 = "/soc/qcom,ife0@ac62000";
		cam_vfe1 = "/soc/qcom,ife1@ac71000";
		cam_vfe2 = "/soc/qcom,ife2@ac80000";
		cam_vfe_lite0 = "/soc/qcom,ife-lite0@acca000";
		cam_vfe_lite1 = "/soc/qcom,ife-lite1@acce000";
		camcc = "/soc/clock-controller@ade0000";
		camera_dl = "/soc/cti@10c15000";
		camera_mem = "/reserved-memory/camera_region@9b300000";
		cci_aon_i2c_active = "/soc/pinctrl@f000000/cci_aon_i2c_active";
		cci_aon_i2c_suspend = "/soc/pinctrl@f000000/cci_aon_i2c_suspend";
		cci_i2c_scl0_active = "/soc/pinctrl@f000000/cci_i2c_scl0_active";
		cci_i2c_scl0_suspend = "/soc/pinctrl@f000000/cci_i2c_scl0_suspend";
		cci_i2c_scl1_active = "/soc/pinctrl@f000000/cci_i2c_scl1_active";
		cci_i2c_scl1_suspend = "/soc/pinctrl@f000000/cci_i2c_scl1_suspend";
		cci_i2c_scl2_active = "/soc/pinctrl@f000000/cci_i2c_scl2_active";
		cci_i2c_scl2_suspend = "/soc/pinctrl@f000000/cci_i2c_scl2_suspend";
		cci_i2c_scl4_active = "/soc/pinctrl@f000000/cci_i2c_scl4_active";
		cci_i2c_scl4_suspend = "/soc/pinctrl@f000000/cci_i2c_scl4_suspend";
		cci_i2c_scl5_active = "/soc/pinctrl@f000000/cci_i2c_scl5_active";
		cci_i2c_scl5_suspend = "/soc/pinctrl@f000000/cci_i2c_scl5_suspend";
		cci_i2c_sda0_active = "/soc/pinctrl@f000000/cci_i2c_sda0_active";
		cci_i2c_sda0_suspend = "/soc/pinctrl@f000000/cci_i2c_sda0_suspend";
		cci_i2c_sda1_active = "/soc/pinctrl@f000000/cci_i2c_sda1_active";
		cci_i2c_sda1_suspend = "/soc/pinctrl@f000000/cci_i2c_sda1_suspend";
		cci_i2c_sda2_active = "/soc/pinctrl@f000000/cci_i2c_sda2_active";
		cci_i2c_sda2_suspend = "/soc/pinctrl@f000000/cci_i2c_sda2_suspend";
		cci_i2c_sda4_active = "/soc/pinctrl@f000000/cci_i2c_sda4_active";
		cci_i2c_sda4_suspend = "/soc/pinctrl@f000000/cci_i2c_sda4_suspend";
		cci_i2c_sda5_active = "/soc/pinctrl@f000000/cci_i2c_sda5_active";
		cci_i2c_sda5_suspend = "/soc/pinctrl@f000000/cci_i2c_sda5_suspend";
		cdsp_eva_mem = "/reserved-memory/cdsp_eva_region";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		cdsp_mem = "/reserved-memory/cdsp_region@9c900000";
		cdsp_pas = "/soc/remoteproc-cdsp@32300000";
		cdsp_secure_heap = "/reserved-memory/secure_cdsp_region";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		chosen = "/chosen";
		clk_virt = "/soc/interconnect@0";
		cnoc_main = "/soc/interconnect@1500000";
		cnss_pci0 = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci0";
		cnss_pci1 = "/soc/qcom,pcie@1c08000/pcie1_rp/cnss_pci1";
		cnss_pci_iommu_group0 = "/soc/qcom,pcie@1c00000/pcie0_rp/cnss_pci0/cnss_pci_iommu_group0";
		cnss_pci_iommu_group1 = "/soc/qcom,pcie@1c08000/pcie1_rp/cnss_pci1/cnss_pci_iommu_group1";
		cnss_wlan_en_active = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_active";
		cnss_wlan_en_sleep = "/soc/pinctrl@f000000/cnss_pins/cnss_wlan_en_sleep";
		cnss_wlan_mem = "/reserved-memory/cnss_wlan_region";
		config_noc = "/soc/interconnect@1600000";
		coresight_cx_dgbc = "/soc/qcom,gpu-coresight-cx";
		coresight_gx_dgbc = "/soc/qcom,gpu-coresight-gx";
		cortex_m3 = "/soc/cti@10b13000";
		cpu0 = "/soc/cti@12010000";
		cpu1 = "/soc/cti@12020000";
		cpu1_emerg = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg-cfg";
		cpu1_emerg1 = "/soc/thermal-zones/cpu-0-1/trips/cpu1-emerg1-cfg";
		cpu1_hotplug = "/soc/qcom,cpu-hotplug/cpu1-hotplug";
		cpu1_pause = "/soc/qcom,cpu-pause/cpu1-pause";
		cpu2 = "/soc/cti@12030000";
		cpu2_emerg = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg-cfg";
		cpu2_emerg1 = "/soc/thermal-zones/cpu-0-2/trips/cpu2-emerg1-cfg";
		cpu2_hotplug = "/soc/qcom,cpu-hotplug/cpu2-hotplug";
		cpu2_pause = "/soc/qcom,cpu-pause/cpu2-pause";
		cpu3 = "/soc/cti@12040000";
		cpu3_emerg0 = "/soc/thermal-zones/cpu-1-0/trips/cpu3-emerg0-cfg";
		cpu3_emerg0_1 = "/soc/thermal-zones/cpu-1-0/trips/cpu3-emerg0-1-cfg";
		cpu3_emerg1 = "/soc/thermal-zones/cpu-1-1/trips/cpu3-emerg1-cfg";
		cpu3_emerg1_1 = "/soc/thermal-zones/cpu-1-1/trips/cpu3-emerg1-1-cfg";
		cpu3_hotplug = "/soc/qcom,cpu-hotplug/cpu3-hotplug";
		cpu3_pause = "/soc/qcom,cpu-pause/cpu3-pause";
		cpu4 = "/soc/cti@12050000";
		cpu4_emerg0 = "/soc/thermal-zones/cpu-1-2/trips/cpu4-emerg0-cfg";
		cpu4_emerg0_1 = "/soc/thermal-zones/cpu-1-2/trips/cpu4-emerg0-1-cfg";
		cpu4_emerg1 = "/soc/thermal-zones/cpu-1-3/trips/cpu4-emerg1-cfg";
		cpu4_emerg1_1 = "/soc/thermal-zones/cpu-1-3/trips/cpu4-emerg1-1-cfg";
		cpu4_hotplug = "/soc/qcom,cpu-hotplug/cpu4-hotplug";
		cpu4_pause = "/soc/qcom,cpu-pause/cpu4-pause";
		cpu5 = "/soc/cti@112060000";
		cpu5_emerg0 = "/soc/thermal-zones/cpu-1-4/trips/cpu5-emerg0-cfg";
		cpu5_emerg0_1 = "/soc/thermal-zones/cpu-1-4/trips/cpu5-emerg0-1-cfg";
		cpu5_emerg1 = "/soc/thermal-zones/cpu-1-5/trips/cpu5-emerg1-cfg";
		cpu5_emerg1_1 = "/soc/thermal-zones/cpu-1-5/trips/cpu5-emerg1-1-cfg";
		cpu5_hotplug = "/soc/qcom,cpu-hotplug/cpu5-hotplug";
		cpu5_pause = "/soc/qcom,cpu-pause/cpu5-pause";
		cpu6 = "/soc/cti@12070000";
		cpu6_emerg0 = "/soc/thermal-zones/cpu-1-6/trips/cpu6-emerg0-cfg";
		cpu6_emerg0_1 = "/soc/thermal-zones/cpu-1-6/trips/cpu6-emerg0-1-cfg";
		cpu6_emerg1 = "/soc/thermal-zones/cpu-1-7/trips/cpu6-emerg1-cfg";
		cpu6_emerg1_1 = "/soc/thermal-zones/cpu-1-7/trips/cpu6-emerg1-1-cfg";
		cpu6_hotplug = "/soc/qcom,cpu-hotplug/cpu6-hotplug";
		cpu6_pause = "/soc/qcom,cpu-pause/cpu6-pause";
		cpu7 = "/soc/cti@12080000";
		cpu7_emerg0 = "/soc/thermal-zones/cpu-1-8/trips/cpu7-emerg0-cfg";
		cpu7_emerg0_1 = "/soc/thermal-zones/cpu-1-8/trips/cpu7-emerg0-1-cfg";
		cpu7_emerg1 = "/soc/thermal-zones/cpu-1-9/trips/cpu7-emerg1-cfg";
		cpu7_emerg1_1 = "/soc/thermal-zones/cpu-1-9/trips/cpu7-emerg1-1-cfg";
		cpu7_emerg2 = "/soc/thermal-zones/cpu-1-10/trips/cpu7-emerg2-cfg";
		cpu7_emerg2_1 = "/soc/thermal-zones/cpu-1-10/trips/cpu7-emerg2-1-cfg";
		cpu7_hotplug = "/soc/qcom,cpu-hotplug/cpu7-hotplug";
		cpu7_pause = "/soc/qcom,cpu-pause/cpu7-pause";
		cpu_3_4_5_pause = "/soc/qcom,cpu-pause/cpu-3-4-5-pause";
		cpu_6_7_pause = "/soc/qcom,cpu-pause/cpu-6-7-pause";
		cpu_pmu = "/soc/cpu-pmu";
		cpu_scp_lpri = "/sram@17D09400/scmi-shmem@0";
		cpucp_fw_mem = "/reserved-memory/cpucp_fw_region@d8140000";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		cpusys_vm_mem = "/reserved-memory/cpusys_vm_region@80a00000";
		cre0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre0-all-rd";
		cre0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/cre0-all-wr";
		csr = "/soc/csr@10001000";
		cti0 = "/soc/cti@10c2a000";
		custom0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom0-rd";
		custom0_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom0-wr";
		custom1_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom1-rd";
		custom1_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/custom1-wr";
		cvp_mem = "/reserved-memory/cvp_region@9c200000";
		cx_dbgc_out_funnel_gfx = "/soc/qcom,gpu-coresight-cx/out-ports/port/endpoint";
		dcc = "/soc/dcc_v2@100ff000";
		dcvs_fp = "/soc/apps_rsc@17a00000/drv@2/qcom,dcvs-fp";
		ddr_cdev = "/soc/qcom,ddr-cdev";
		ddr_ch02_dl_cti_0 = "/soc/cti@10d21000";
		ddr_ch13_dl_cti_0 = "/soc/cti@10d31000";
		ddr_config0 = "/soc/thermal-zones/ddr/trips/ddr0-config";
		ddr_dcvs_fp = "/soc/qcom,dcvs/ddr/fp";
		ddr_dcvs_sp = "/soc/qcom,dcvs/ddr/sp";
		ddr_dl2_lpi = "/soc/cti@10b21000";
		ddr_dl_0_cti_0 = "/soc/cti@10d02000";
		ddr_dl_1_cti_0 = "/soc/cti@10d08000";
		ddr_freq_table = "/soc/ddr-freq-table";
		ddrqos_dcvs_sp = "/soc/qcom,dcvs/ddrqos/sp";
		ddrqos_freq_table = "/soc/ddrqos-freq-table";
		ddrqos_gold_lat = "/soc/qcom,memlat/ddrqos/gold";
		ddrqos_prime_lat = "/soc/qcom,memlat/ddrqos/prime";
		ddrqos_prime_latfloor = "/soc/qcom,memlat/ddrqos/prime-latfloor";
		ddrss_shrm2 = "/soc/cti@10d11000";
		debugcc = "/soc/clock-controller@0";
		demura_heap_memory = "/reserved-memory/demura_heap_region";
		disp_bcm_voter = "/soc/disp_rsc@af20000/drv@0/bcm_voter";
		disp_cc_mdss_core_gdsc = "/soc/qcom,gdsc@af09000";
		disp_cc_mdss_core_int2_gdsc = "/soc/qcom,gdsc@af0b000";
		disp_rsc = "/soc/disp_rsc@af20000";
		disp_rsc_drv0 = "/soc/disp_rsc@af20000/drv@0";
		dispcc = "/soc/clock-controller@af00000";
		display_fps = "/soc/qcom,userspace-cdev/display-fps";
		dlmm_cti0 = "/soc/cti@10c09000";
		dsi_pll_codes_data = "/soc/dsi_pll_codes";
		dummy_eud = "/soc/dummy_sink";
		dump_display_mem = "/reserved-memory/dump_display_region@a4a80000";
		dump_mem = "/reserved-memory/mem_dump_region";
		ete0_out_funnel_ete = "/soc/ete0/out-ports/port/endpoint";
		ete1_out_funnel_ete = "/soc/ete1/out-ports/port/endpoint";
		ete2_out_funnel_ete = "/soc/ete2/out-ports/port/endpoint";
		ete3_out_funnel_ete = "/soc/ete3/out-ports/port/endpoint";
		ete4_out_funnel_ete = "/soc/ete4/out-ports/port/endpoint";
		ete5_out_funnel_ete = "/soc/ete5/out-ports/port/endpoint";
		ete6_out_funnel_ete = "/soc/ete6/out-ports/port/endpoint";
		ete7_out_funnel_ete = "/soc/ete7/out-ports/port/endpoint";
		eud = "/soc/qcom,msm-eud@88e0000";
		eud_in_replicator_swao = "/soc/dummy_sink/in-ports/port/endpoint";
		eusb2_phy0 = "/soc/hsphy@88e3000";
		ext_disp = "/soc/qcom,msm-ext-disp";
		ext_disp_audio_codec = "/soc/qcom,msm-ext-disp/qcom,msm-ext-disp-audio-codec-rx";
		firmware = "/firmware";
		fsa4480 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@988000/fsa4480@42";
		funnel_aoss = "/soc/funnel@10b04000";
		funnel_aoss_in_funnel_ddr_lpi = "/soc/funnel@10b04000/in-ports/port@3/endpoint";
		funnel_aoss_in_funnel_lpass_lpi = "/soc/funnel@10b04000/in-ports/port@5/endpoint";
		funnel_aoss_in_funnel_qdss = "/soc/funnel@10b04000/in-ports/port@7/endpoint";
		funnel_aoss_in_tpda_aoss = "/soc/funnel@10b04000/in-ports/port@6/endpoint";
		funnel_aoss_out_tmc_etf = "/soc/funnel@10b04000/out-ports/port/endpoint";
		funnel_apss = "/soc/funnel@13810000";
		funnel_apss_in_funnel_ete = "/soc/funnel@13810000/in-ports/port@0/endpoint";
		funnel_apss_in_tpda_apss = "/soc/funnel@13810000/in-ports/port@2/endpoint";
		funnel_apss_out_funnel_in1 = "/soc/funnel@13810000/out-ports/port/endpoint";
		funnel_ddr_ch02 = "/soc/funnel@10d22000";
		funnel_ddr_ch02_in_tpdm_ddr_ch02 = "/soc/funnel@10d22000/in-ports/port/endpoint";
		funnel_ddr_ch02_out_funnel_ddr_dl0 = "/soc/funnel@10d22000/out-ports/port/endpoint";
		funnel_ddr_ch13 = "/soc/funnel@10d32000";
		funnel_ddr_ch13_in_tpdm_ddr_ch13 = "/soc/funnel@10d32000/in-ports/port/endpoint";
		funnel_ddr_ch13_out_funnel_ddr_dl0 = "/soc/funnel@10d32000/out-ports/port/endpoint";
		funnel_ddr_dl0 = "/soc/funnel@10d03000";
		funnel_ddr_dl0_in_funnel_ddr_ch02 = "/soc/funnel@10d03000/in-ports/port@0/endpoint";
		funnel_ddr_dl0_in_funnel_ddr_ch13 = "/soc/funnel@10d03000/in-ports/port@1/endpoint";
		funnel_ddr_dl0_in_funnel_ddr_dl1 = "/soc/funnel@10d03000/in-ports/port@4/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_0 = "/soc/funnel@10d03000/in-ports/port@2/endpoint";
		funnel_ddr_dl0_in_tpdm_ddr_dl0_1 = "/soc/funnel@10d03000/in-ports/port@3/endpoint";
		funnel_ddr_dl0_out_funnel_dl_center = "/soc/funnel@10d03000/out-ports/port@4/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_5 = "/soc/funnel@10d03000/out-ports/port@0/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_6 = "/soc/funnel@10d03000/out-ports/port@1/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_7 = "/soc/funnel@10d03000/out-ports/port@2/endpoint";
		funnel_ddr_dl0_out_tpda_dl_center_8 = "/soc/funnel@10d03000/out-ports/port@3/endpoint";
		funnel_ddr_dl1 = "/soc/funnel@10d0a000";
		funnel_ddr_dl1_in_gladiator = "/soc/funnel@10d0a000/in-ports/port@3/endpoint";
		funnel_ddr_dl1_in_tpda_ddr_llcc = "/soc/funnel@10d0a000/in-ports/port@0/endpoint";
		funnel_ddr_dl1_out_funnel_ddr_dl0 = "/soc/funnel@10d0a000/out-ports/port@0/endpoint";
		funnel_ddr_lpi = "/soc/funnel@10b23000";
		funnel_ddr_lpi_in_tpdm_lpicc = "/soc/funnel@10b23000/in-ports/port@0/endpoint";
		funnel_ddr_lpi_out_funnel_aoss = "/soc/funnel@10b23000/out-ports/port/endpoint";
		funnel_dl_center = "/soc/funnel@10c2c000";
		funnel_dl_center_in_funnel_ddr_dl0 = "/soc/funnel@10c2c000/in-ports/port@4/endpoint";
		funnel_dl_center_in_funnel_gfx_dl = "/soc/funnel@10c2c000/in-ports/port@7/endpoint";
		funnel_dl_center_in_funnel_turing = "/soc/funnel@10c2c000/in-ports/port@6/endpoint";
		funnel_dl_center_in_tpda_dl_center = "/soc/funnel@10c2c000/in-ports/port@0/endpoint";
		funnel_dl_center_out_funnel_in1 = "/soc/funnel@10c2c000/out-ports/port/endpoint";
		funnel_dl_north = "/soc/funnel@10ac2000";
		funnel_dl_north_in_funnel_spss = "/soc/funnel@10ac2000/in-ports/port@3/endpoint";
		funnel_dl_north_in_funnel_tmess = "/soc/funnel@10ac2000/in-ports/port@5/endpoint";
		funnel_dl_north_in_tpda_dl_north = "/soc/funnel@10ac2000/in-ports/port@0/endpoint";
		funnel_dl_north_out_funnel_in1 = "/soc/funnel@10ac2000/out-ports/port/endpoint";
		funnel_dl_south = "/soc/funnel@109c2000";
		funnel_dl_south_in_tpda_dl_south = "/soc/funnel@109c2000/in-ports/port/endpoint";
		funnel_dl_south_out_funnel_in1 = "/soc/funnel@109c2000/out-ports/port/endpoint";
		funnel_dl_west = "/soc/funnel@10c3a000";
		funnel_dl_west_in_funnel_multimedia = "/soc/funnel@10c3a000/in-ports/port@0/endpoint";
		funnel_dl_west_in_tpdm_dlwt0 = "/soc/funnel@10c3a000/in-ports/port@1/endpoint";
		funnel_dl_west_in_tpdm_dlwt1 = "/soc/funnel@10c3a000/in-ports/port@2/endpoint";
		funnel_dl_west_out_tpda_dl_center_10 = "/soc/funnel@10c3a000/out-ports/port@1/endpoint";
		funnel_dl_west_out_tpda_dl_center_12 = "/soc/funnel@10c3a000/out-ports/port@2/endpoint";
		funnel_dl_west_out_tpda_dl_center_13 = "/soc/funnel@10c3a000/out-ports/port@3/endpoint";
		funnel_dl_west_out_tpda_dl_center_14 = "/soc/funnel@10c3a000/out-ports/port@4/endpoint";
		funnel_dl_west_out_tpda_dl_center_9 = "/soc/funnel@10c3a000/out-ports/port@0/endpoint";
		funnel_ete_in_ete0 = "/soc/funnel_ete/in-ports/port@0/endpoint";
		funnel_ete_in_ete1 = "/soc/funnel_ete/in-ports/port@1/endpoint";
		funnel_ete_in_ete2 = "/soc/funnel_ete/in-ports/port@2/endpoint";
		funnel_ete_in_ete3 = "/soc/funnel_ete/in-ports/port@3/endpoint";
		funnel_ete_in_ete4 = "/soc/funnel_ete/in-ports/port@4/endpoint";
		funnel_ete_in_ete5 = "/soc/funnel_ete/in-ports/port@5/endpoint";
		funnel_ete_in_ete6 = "/soc/funnel_ete/in-ports/port@6/endpoint";
		funnel_ete_in_ete7 = "/soc/funnel_ete/in-ports/port@7/endpoint";
		funnel_ete_out_funnel_apss = "/soc/funnel_ete/out-ports/port/endpoint";
		funnel_gfx = "/soc/funnel@10963000";
		funnel_gfx_dl = "/soc/funnel@10902000";
		funnel_gfx_dl_in_funnel_gfx = "/soc/funnel@10902000/in-ports/port@1/endpoint";
		funnel_gfx_dl_in_tpdm_gpu = "/soc/funnel@10902000/in-ports/port@0/endpoint";
		funnel_gfx_dl_out_funnel_dl_center = "/soc/funnel@10902000/out-ports/port@1/endpoint";
		funnel_gfx_dl_out_tpda_dl_center_17 = "/soc/funnel@10902000/out-ports/port@0/endpoint";
		funnel_gfx_in_cx_dbgc = "/soc/funnel@10963000/in-ports/port@1/endpoint";
		funnel_gfx_in_gx_dbgc = "/soc/funnel@10963000/in-ports/port@0/endpoint";
		funnel_gfx_out_funnel_gfx_dl = "/soc/funnel@10963000/out-ports/port/endpoint";
		funnel_in0 = "/soc/funnel@10041000";
		funnel_in0_in_snoc = "/soc/funnel@10041000/in-ports/port@0/endpoint";
		funnel_in0_in_stm = "/soc/funnel@10041000/in-ports/port@7/endpoint";
		funnel_in0_in_tpda_qdss = "/soc/funnel@10041000/in-ports/port@6/endpoint";
		funnel_in0_out_funnel_qdss = "/soc/funnel@10041000/out-ports/port/endpoint";
		funnel_in1 = "/soc/funnel@10042000";
		funnel_in1_in_funnel_apss = "/soc/funnel@10042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_dl_center = "/soc/funnel@10042000/in-ports/port@6/endpoint";
		funnel_in1_in_funnel_dl_north = "/soc/funnel@10042000/in-ports/port@1/endpoint";
		funnel_in1_in_funnel_dl_south = "/soc/funnel@10042000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_modem = "/soc/funnel@10042000/in-ports/port@5/endpoint";
		funnel_in1_out_funnel_qdss = "/soc/funnel@10042000/out-ports/port/endpoint";
		funnel_lpass = "/soc/funnel@10846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@10846000/in-ports/port/endpoint";
		funnel_lpass_lpi_0 = "/soc/funnel@10b44000";
		funnel_lpass_lpi_0_in_funnel_lpass_lpi_1 = "/soc/funnel@10b44000/in-ports/port@7/endpoint";
		funnel_lpass_lpi_1 = "/soc/funnel@10b50000";
		funnel_lpass_lpi_1_in_lpass_stm = "/soc/funnel@10b50000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_1_out_funnel_lpass_lpi_0 = "/soc/funnel@10b50000/out-ports/port/endpoint";
		funnel_lpass_lpi_in_audio_etm0 = "/soc/funnel@10b44000/in-ports/port@0/endpoint";
		funnel_lpass_lpi_in_tpdm_lpass_lpi_1 = "/soc/funnel@10b50000/in-ports/port@1/endpoint";
		funnel_lpass_lpi_out_funnel_aoss = "/soc/funnel@10b44000/out-ports/port/endpoint";
		funnel_lpass_out_tpda_dl_center_4 = "/soc/funnel@10846000/out-ports/port/endpoint";
		funnel_modem = "/soc/funnel@10804000";
		funnel_modem_in_funnel_modem_q6 = "/soc/funnel@10804000/in-ports/port@3/endpoint";
		funnel_modem_in_modem2_etm0 = "/soc/funnel@10804000/in-ports/port@1/endpoint";
		funnel_modem_in_tpda_modem = "/soc/funnel@10804000/in-ports/port@0/endpoint";
		funnel_modem_out_funnel_in1 = "/soc/funnel@10804000/out-ports/port/endpoint";
		funnel_modem_q6 = "/soc/funnel@1080c000";
		funnel_modem_q6_dup = "/soc/funnel@1080d000";
		funnel_modem_q6_dup_in_modem_etm0 = "/soc/funnel@1080d000/in-ports/port@0/endpoint";
		funnel_modem_q6_dup_out_funnel_modem_q6 = "/soc/funnel@1080d000/out-ports/port/endpoint";
		funnel_modem_q6_in_funnel_modem_q6_dup = "/soc/funnel@1080c000/in-ports/port@1/endpoint";
		funnel_modem_q6_in_modem_diag = "/soc/funnel@1080c000/in-ports/port@2/endpoint";
		funnel_modem_q6_out_funnel_modem = "/soc/funnel@1080c000/out-ports/port/endpoint";
		funnel_multimedia = "/soc/funnel@10c0a000";
		funnel_multimedia_in_funnel_video = "/soc/funnel@10c0a000/in-ports/port@0/endpoint";
		funnel_multimedia_in_tpdm_dlmm = "/soc/funnel@10c0a000/in-ports/port@3/endpoint";
		funnel_multimedia_in_tpdm_mdss = "/soc/funnel@10c0a000/in-ports/port@1/endpoint";
		funnel_multimedia_out_funnel_dl_west = "/soc/funnel@10c0a000/out-ports/port/endpoint";
		funnel_qdss = "/soc/funnel@10045000";
		funnel_qdss_in_funnel_in0 = "/soc/funnel@10045000/in-ports/port@0/endpoint";
		funnel_qdss_in_funnel_in1 = "/soc/funnel@10045000/in-ports/port@1/endpoint";
		funnel_qdss_out_funnel_aoss = "/soc/funnel@10045000/out-ports/port/endpoint";
		funnel_spss = "/soc/funnel@10883000";
		funnel_spss_in_tpda_spss = "/soc/funnel@10883000/in-ports/port/endpoint";
		funnel_spss_out_funnel_dl_north = "/soc/funnel@10883000/out-ports/port/endpoint";
		funnel_tmess = "/soc/funnel@10cc5000";
		funnel_tmess_in_tpda_tmess = "/soc/funnel@10cc5000/in-ports/port/endpoint";
		funnel_tmess_out_funnel_dl_north = "/soc/funnel@10cc5000/out-ports/port/endpoint";
		funnel_turing = "/soc/funnel@10983000";
		funnel_turing_dup = "/soc/funnel@10984000";
		funnel_turing_dup_in_turing_etm0 = "/soc/funnel@10984000/in-ports/port@4/endpoint";
		funnel_turing_dup_out_funnel_turing = "/soc/funnel@10984000/out-ports/port/endpoint";
		funnel_turing_in_funnel_turing_dup = "/soc/funnel@10983000/in-ports/port@5/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@10983000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@10983000/in-ports/port@1/endpoint";
		funnel_turing_out_funnel_dl_center = "/soc/funnel@10983000/out-ports/port@2/endpoint";
		funnel_turing_out_tpda_dl_center_15 = "/soc/funnel@10983000/out-ports/port@0/endpoint";
		funnel_turing_out_tpda_dl_center_16 = "/soc/funnel@10983000/out-ports/port@1/endpoint";
		funnel_video = "/soc/funnel@10832000";
		funnel_video_in_tpdm_video = "/soc/funnel@10832000/in-ports/port/endpoint";
		funnel_video_out_funnel_multimedia = "/soc/funnel@10832000/out-ports/port/endpoint";
		gcc = "/soc/clock-controller@100000";
		gcc_apcs_gdsc_vote_ctrl = "/soc/syscon@152020";
		gcc_pcie_0_gdsc = "/soc/qcom,gdsc@16b004";
		gcc_pcie_0_phy_gdsc = "/soc/qcom,gdsc@16c000";
		gcc_pcie_1_gdsc = "/soc/qcom,gdsc@18d004";
		gcc_pcie_1_phy_gdsc = "/soc/qcom,gdsc@18e000";
		gcc_ufs_mem_phy_gdsc = "/soc/qcom,gdsc@19e000";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@139004";
		gcc_usb3_phy_gdsc = "/soc/qcom,gdsc@150018";
		gem_noc = "/soc/interconnect@24100000";
		gfx3d_lpac = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_lpac";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@3da0000/gfx3d_user";
		gic_its = "/soc/interrupt-controller@17100000/msi-controller@17140000";
		gladiator = "/soc/gladiator";
		gladiator_out_funnel_ddr_dl1 = "/soc/gladiator/out-ports/port/endpoint";
		glink_edge = "/soc/remoteproc-adsp@03000000/glink-edge";
		global_sync_mem = "/reserved-memory/global_sync_region@82600000";
		gmu = "/soc/qcom,gmu@3d69000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		gpi_dma2 = "/soc/qcom,gpi-dma@800000";
		gpio_key_active = "/soc/pinctrl@f000000/gamepad_gpio_key/gpio_key_active";
		gpio_key_suspend = "/soc/pinctrl@f000000/gamepad_gpio_key/gpio_key_suspend";
		gpu0_tj_cfg = "/soc/thermal-zones/gpuss-0/trips/tj_cfg";
		gpu1_tj_cfg = "/soc/thermal-zones/gpuss-1/trips/tj_cfg";
		gpu2_tj_cfg = "/soc/thermal-zones/gpuss-2/trips/tj_cfg";
		gpu3_tj_cfg = "/soc/thermal-zones/gpuss-3/trips/tj_cfg";
		gpu4_tj_cfg = "/soc/thermal-zones/gpuss-4/trips/tj_cfg";
		gpu5_tj_cfg = "/soc/thermal-zones/gpuss-5/trips/tj_cfg";
		gpu6_tj_cfg = "/soc/thermal-zones/gpuss-6/trips/tj_cfg";
		gpu7_tj_cfg = "/soc/thermal-zones/gpuss-7/trips/tj_cfg";
		gpu_cc_cx_gdsc = "/soc/qcom,gdsc@3d99108";
		gpu_cc_cx_gdsc_hw_ctrl = "/soc/syscon@3d9953c";
		gpu_cc_gx_acd_iroot_reset = "/soc/syscon@3d9958c";
		gpu_cc_gx_acd_reset = "/soc/syscon@3d99358";
		gpu_cc_gx_domain_addr = "/soc/syscon@3d99504";
		gpu_cc_gx_gdsc = "/soc/qcom,gdsc@3d9905c";
		gpu_cc_gx_sw_reset = "/soc/syscon@3d99058";
		gpu_cortex_m3 = "/soc/cti@10962000";
		gpu_dl = "/soc/cti@10901000";
		gpu_isdb_cti = "/soc/cti@10961000";
		gpu_micro_code_mem = "/reserved-memory/gpu_micro_code_region@9b09a000";
		gpu_qtb = "/soc/kgsl-smmu@3da0000/gpu_qtb@3de8000";
		gpucc = "/soc/clock-controller@3d90000";
		gunyah_hyp_mem = "/reserved-memory/gunyah_hyp_region@80000000";
		gx_dbgc_out_funnel_gfx = "/soc/qcom,gpu-coresight-gx/out-ports/port/endpoint";
		hwfence_shbuf = "/reserved-memory/hwfence-shmem";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_standard_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_standard_mode";
		i2c_freq_100Khz_cci2 = "/soc/qcom,cci2@ac17000/qcom,i2c_standard_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_plus_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_plus_mode";
		i2c_freq_1Mhz_cci2 = "/soc/qcom,cci2@ac17000/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_fast_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_fast_mode";
		i2c_freq_400Khz_cci2 = "/soc/qcom,cci2@ac17000/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0@ac15000/qcom,i2c_custom_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci1@ac16000/qcom,i2c_custom_mode";
		i2c_freq_custom_cci2 = "/soc/qcom,cci2@ac17000/qcom,i2c_custom_mode";
		i2s0_sck_active = "/soc/pinctrl@f000000/i2s0_sck/i2s0_sck_active";
		i2s0_sck_sleep = "/soc/pinctrl@f000000/i2s0_sck/i2s0_sck_sleep";
		i2s0_sd0_active = "/soc/pinctrl@f000000/i2s0_sd0/i2s0_sd0_active";
		i2s0_sd0_sleep = "/soc/pinctrl@f000000/i2s0_sd0/i2s0_sd0_sleep";
		i2s0_sd1_active = "/soc/pinctrl@f000000/i2s0_sd1/i2s0_sd1_active";
		i2s0_sd1_sleep = "/soc/pinctrl@f000000/i2s0_sd1/i2s0_sd1_sleep";
		i2s0_ws_active = "/soc/pinctrl@f000000/i2s0_ws/i2s0_ws_active";
		i2s0_ws_sleep = "/soc/pinctrl@f000000/i2s0_ws/i2s0_ws_sleep";
		i2s1_sck_active = "/soc/pinctrl@f000000/i2s1_sck/i2s1_sck_active";
		i2s1_sck_sleep = "/soc/pinctrl@f000000/i2s1_sck/i2s1_sck_sleep";
		i2s1_sd0_active = "/soc/pinctrl@f000000/i2s1_sd0/i2s1_sd0_active";
		i2s1_sd0_sleep = "/soc/pinctrl@f000000/i2s1_sd0/i2s1_sd0_sleep";
		i2s1_sd1_active = "/soc/pinctrl@f000000/i2s1_sd1/i2s1_sd1_active";
		i2s1_sd1_sleep = "/soc/pinctrl@f000000/i2s1_sd1/i2s1_sd1_sleep";
		i2s1_ws_active = "/soc/pinctrl@f000000/i2s1_ws/i2s1_ws_active";
		i2s1_ws_sleep = "/soc/pinctrl@f000000/i2s1_ws/i2s1_ws_sleep";
		i3c0 = "/soc/qcom,qupv3_2_geni_se@8c0000/i3c-master@884000";
		i3c1 = "/soc/qcom,qupv3_1_geni_se@ac0000/i3c-master@a80000";
		i3c2 = "/soc/qcom,qupv3_1_geni_se@ac0000/i3c-master@a84000";
		i3c3 = "/soc/qcom,qupv3_2_geni_se@8c0000/i3c-master@880000";
		ice_cfg = "/soc/shared_ice";
		icp0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/icp0-all-rd";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		ife0_pdaf_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-pdaf-wr";
		ife0_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-rdi-pixel-raw-wr";
		ife0_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-stats-wr";
		ife0_ubwc_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife0-ubwc-linear-wr";
		ife1_pdaf_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-pdaf-wr";
		ife1_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-rdi-pixel-raw-wr";
		ife1_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-stats-wr";
		ife1_ubwc_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife1-ubwc-linear-wr";
		ife2_pdaf_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-pdaf-wr";
		ife2_rdi_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-rdi-pixel-raw-wr";
		ife2_stats_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-stats-wr";
		ife2_ubwc_linear_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife2-ubwc-linear-wr";
		ife3_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife3-rdi-stats-pixel-raw-wr";
		ife4_rdi_stats_pixel_raw_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ife4-rdi-stats-pixel-raw-wr";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		intc = "/soc/interrupt-controller@17100000";
		ipa_fw_mem = "/reserved-memory/ipa_fw_region@9b080000";
		ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@9b090000";
		ipa_hw = "/soc/qcom,ipa@3e00000";
		ipa_smmu_11ad = "/soc/qcom,ipa@3e00000/ipa_smmu_11ad";
		ipa_smmu_ap = "/soc/qcom,ipa@3e00000/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/qcom,ipa@3e00000/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/qcom,ipa@3e00000/ipa_smmu_wlan";
		ipcb_tgu = "/soc/tgu@10b0e000";
		ipcc_mproc = "/soc/qcom,ipcc@408000";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_slpi = "/soc/ipcc-self-ping-slpi";
		ipe0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-all-wr";
		ipe0_in_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-in-rd";
		ipe0_ref_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/ipe0-ref-rd";
		iris_dl_cti = "/soc/cti@10831000";
		jpeg_dma0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg0-dma0-all-rd";
		jpeg_dma0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-dma0-all-wr";
		jpeg_dma1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg1-dma1-all-rd";
		jpeg_dma1_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-dma1-all-wr";
		jpeg_enc0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg0-enc0-all-rd";
		jpeg_enc0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-enc0-all-wr";
		jpeg_enc1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg1-enc1-all-rd";
		jpeg_enc1_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/jpeg-enc1-all-wr";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		kalama_snd = "/soc/spf_core_platform/sound";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@3da0000";
		kgsl_smmu = "/soc/kgsl-smmu@3da0000";
		kinfo_mem = "/reserved-memory/debug_kinfo_region";
		l3_dcvs_sp = "/soc/qcom,dcvs/l3/sp";
		level1_nrt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt0-rd";
		level1_nrt1_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt1-rd";
		level1_nrt1_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt1-wr";
		level1_nrt2_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt2-wr";
		level1_nrt3_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-nrt3-rd";
		level1_rt0_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt0-rd";
		level1_rt1_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt1-wr";
		level1_rt2_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt2-wr";
		level1_rt3_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt3-wr";
		level1_rt4_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level1-nodes/level1-rt4-wr1";
		level2_icp_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-icp-rd";
		level2_nrt_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt-rd";
		level2_nrt_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-nrt-wr";
		level2_rt_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt-rd";
		level2_rt_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level2-nodes/level2-rt-wr";
		level3_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt0-rd-wr-sum";
		level3_nrt1_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-nrt1-rd-wr-sum";
		level3_rt_rd_wr_sum = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level3-nodes/level3-rt-rd-wr-sum";
		limits_stat = "/soc/limits-stat";
		llcc_dcvs_fp = "/soc/qcom,dcvs/llcc/fp";
		llcc_dcvs_sp = "/soc/qcom,dcvs/llcc/sp";
		llcc_freq_table = "/soc/llcc-freq-table";
		llcc_lpi_mem = "/reserved-memory/llcc_lpi_region@ff800000";
		llcc_pmu = "/soc/llcc-pmu@24095000";
		logbuf = "/soc/qcom,logbuf-vendor-hooks";
		lpass_ag_noc = "/soc/interconnect@7e40000";
		lpass_audio_hw_vote = "/soc/vote_lpass_audio_hw";
		lpass_cdc = "/soc/spf_core_platform/lpass-cdc";
		lpass_core_hw_vote = "/soc/vote_lpass_core_hw";
		lpass_dl_cti = "/soc/cti@10845000";
		lpass_lpi_cti1 = "/soc/cti@10b41000";
		lpass_lpi_cti3 = "/soc/cti@10b51000";
		lpass_lpiaon_noc = "/soc/interconnect@7400000";
		lpass_lpicx_noc = "/soc/interconnect@7430000";
		lpass_q6_cti = "/soc/cti@10b4b000";
		lpass_qtb = "/soc/apps-smmu@15000000/lpass_qtb@503000";
		lpass_ssc_sdc_cti = "/soc/cti@10b42000";
		lpass_stm = "/soc/lpass_stm";
		lpass_stm_out_funnel_lpass_lpi_1 = "/soc/lpass_stm/out-ports/port/endpoint";
		lpi_tlmm = "/soc/spf_core_platform/lpi_pinctrl@6E80000";
		mc_virt = "/soc/interconnect@1";
		mccc = "/soc/syscon@240ba000";
		mdm2ap_active = "/soc/pinctrl@f000000/mdm2ap/mdm2ap_active";
		mdm2ap_sleep = "/soc/pinctrl@f000000/mdm2ap/mdm2ap_sleep";
		mdmss0_config0 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config0";
		mdmss0_config1 = "/soc/thermal-zones/mdmss-0/trips/mdmss0-config1";
		mdmss1_config0 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config0";
		mdmss1_config1 = "/soc/thermal-zones/mdmss-1/trips/mdmss1-config1";
		mdmss2_config0 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config0";
		mdmss2_config1 = "/soc/thermal-zones/mdmss-2/trips/mdmss2-config1";
		mdmss3_config0 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config0";
		mdmss3_config1 = "/soc/thermal-zones/mdmss-3/trips/mdmss3-config1";
		mdp_hf_qtb = "/soc/apps-smmu@15000000/mdp_hf_qtb@17d0000";
		mdss_dl_cti = "/soc/cti@10c61000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi1 = "/soc/qcom,mdss_dsi_ctrl1@ae96000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae95500";
		mdss_dsi_phy1 = "/soc/qcom,mdss_dsi_phy1@ae97500";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		memtimer = "/soc/timer@17420000";
		mmss_noc = "/soc/interconnect@1780000";
		mmw0_dsc = "/soc/qmi-tmd-devices/modem/mmw0_dsc";
		mmw1_dsc = "/soc/qmi-tmd-devices/modem/mmw1_dsc";
		mmw2_dsc = "/soc/qmi-tmd-devices/modem/mmw2_dsc";
		mmw3_dsc = "/soc/qmi-tmd-devices/modem/mmw3_dsc";
		mmw_ific_dsc = "/soc/qmi-tmd-devices/modem/mmw_ific_dsc";
		modem2_etm0_out_funnel_modem = "/soc/modem2_etm0/out-ports/port/endpoint";
		modem_bw_backoff = "/soc/qmi-tmd-devices/modem/modem_bw_backoff";
		modem_diag = "/soc/modem_diag";
		modem_diag_out_funnel_modem_q6 = "/soc/modem_diag/out-ports/port/endpoint";
		modem_etm0_out_funnel_modem_q6_dup = "/soc/modem_etm0/out-ports/port/endpoint";
		modem_lte_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_dsc";
		modem_lte_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_lte_sub1_dsc";
		modem_nr_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_dsc";
		modem_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_dsc";
		modem_nr_scg_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_scg_sub1_dsc";
		modem_nr_sub1_dsc = "/soc/qmi-tmd-devices/modem/modem_nr_sub1_dsc";
		modem_pas = "/soc/remoteproc-mss@04080000";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_tp_cti = "/soc/cti@10802000";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		mpss_dsm_mem = "/reserved-memory/mpss_dsm_region@d4d00000";
		mpss_mem = "/reserved-memory/mpss_region@89800000";
		msm_audio_ion = "/soc/spf_core_platform/qcom,msm-audio-ion";
		msm_audio_ion_cma = "/soc/spf_core_platform/qcom,msm-audio-ion-cma";
		msm_cdsp_rm = "/soc/remoteproc-cdsp@32300000/glink-edge/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_cvp = "/soc/qcom,cvp@ab00000";
		msm_fastrpc = "/soc/qcom,msm_fastrpc";
		msm_gpu = "/soc/qcom,kgsl-3d0@3d00000";
		msm_hw_fence = "/soc/qcom,hw-fence";
		msm_mmrm = "/soc/qcom,mmrm";
		msm_mmrm_test = "/soc/qcom,mmrm-test";
		msm_vidc = "/soc/qcom,vidc@aa00000";
		mss_q6_cti = "/soc/cti@1080b000";
		mss_vq6_cti = "/soc/cti@10813000";
		nfc_enable_active = "/soc/pinctrl@f000000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@f000000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@f000000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@f000000/nfc/nfc_int_suspend";
		non_secure_display_memory = "/reserved-memory/non_secure_display_region";
		nsp_noc = "/soc/interconnect@320c0000";
		nsp_qtb = "/soc/apps-smmu@15000000/nsp_qtb@523000";
		nspss_0_config = "/soc/thermal-zones/nspss-0/trips/junction-config";
		nspss_1_config = "/soc/thermal-zones/nspss-1/trips/junction-config";
		nspss_2_config = "/soc/thermal-zones/nspss-2/trips/junction-config";
		nspss_3_config = "/soc/thermal-zones/nspss-3/trips/junction-config";
		oem_vm = "/soc/qcom,oem_vm@f7afc000";
		oem_vm_mem = "/reserved-memory/oem_vm_region@f7c00000";
		oem_vm_swiotlb = "/reserved-memory/oem_vm_swiotlb@f7b00000";
		oem_vm_vblk0_ring = "/reserved-memory/oem_vm_vblk0_ring@f7afc000";
		oem_vm_virt_be0 = "/soc/oem_vm_virt_be0@13";
		pa_lte_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_dsc";
		pa_lte_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr0_sub1_dsc";
		pa_lte_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_dsc";
		pa_lte_sdr1_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_lte_sdr1_sub1_dsc";
		pa_nr_sdr0_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_dsc";
		pa_nr_sdr0_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_scg_dsc";
		pa_nr_sdr0_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr0_sub1_dsc";
		pa_nr_sdr1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_dsc";
		pa_nr_sdr1_scg_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_scg_dsc";
		pa_nr_sdr1_sub1_dsc = "/soc/qmi-tmd-devices/modem/pa_nr_sdr1_sub1_dsc";
		pcie0 = "/soc/qcom,pcie@1c00000";
		pcie0_clkreq_default = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_default";
		pcie0_clkreq_sleep = "/soc/pinctrl@f000000/pcie0/pcie0_clkreq_sleep";
		pcie0_msi = "/soc/qcom,pcie0_msi@0x17110040";
		pcie0_perst_default = "/soc/pinctrl@f000000/pcie0/pcie0_perst_default";
		pcie0_rp = "/soc/qcom,pcie@1c00000/pcie0_rp";
		pcie0_wake_default = "/soc/pinctrl@f000000/pcie0/pcie0_wake_default";
		pcie1 = "/soc/qcom,pcie@1c08000";
		pcie1_clkreq_default = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_default";
		pcie1_clkreq_sleep = "/soc/pinctrl@f000000/pcie1/pcie1_clkreq_sleep";
		pcie1_perst_default = "/soc/pinctrl@f000000/pcie1/pcie1_perst_default";
		pcie1_rp = "/soc/qcom,pcie@1c08000/pcie1_rp";
		pcie1_wake_default = "/soc/pinctrl@f000000/pcie1/pcie1_wake_default";
		pcie_0_pipe_clk = "/soc/pcie_0_pipe_clk";
		pcie_1_phy_aux_clk = "/soc/pcie_1_phy_aux_clk";
		pcie_1_pipe_clk = "/soc/pcie_1_pipe_clk";
		pcie_noc = "/soc/interconnect@16c0000";
		pcie_qtb = "/soc/apps-smmu@15000000/pcie_qtb@16cd000";
		pdc = "/soc/interrupt-controller@b220000";
		pm8010m_l1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom1/regulator-pm8010m-l1";
		pm8010m_l2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom2/regulator-pm8010m-l2";
		pm8010m_l3 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom3/regulator-pm8010m-l3";
		pm8010m_l4 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom4/regulator-pm8010m-l4";
		pm8010m_l5 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom5/regulator-pm8010m-l5";
		pm8010m_l6 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom6/regulator-pm8010m-l6";
		pm8010m_l7 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldom7/regulator-pm8010m-l7";
		pm8010n_l1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon1/regulator-pm8010n-l1";
		pm8010n_l2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon2/regulator-pm8010n-l2";
		pm8010n_l3 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon3/regulator-pm8010n-l3";
		pm8010n_l4 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon4/regulator-pm8010n-l4";
		pm8010n_l5 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon5/regulator-pm8010n-l5";
		pm8010n_l6 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon6/regulator-pm8010n-l6";
		pm8010n_l7 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldon7/regulator-pm8010n-l7";
		pm_humu_bob1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-bobb1/regulator-pm-humu-bob1";
		pm_humu_bob2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-bobb2/regulator-pm-humu-bob2";
		pm_humu_l1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob1/regulator-pm-humu-l1";
		pm_humu_l10 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob10/regulator-pm-humu-l10";
		pm_humu_l11 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob11/regulator-pm-humu-l11";
		pm_humu_l12 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob12/regulator-pm-humu-l12";
		pm_humu_l13 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob13/regulator-pm-humu-l13";
		pm_humu_l14 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob14/regulator-pm-humu-l14";
		pm_humu_l15 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob15/regulator-pm-humu-l15";
		pm_humu_l16 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob16/regulator-pm-humu-l16";
		pm_humu_l17 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob17/regulator-pm-humu-l17";
		pm_humu_l2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob2/regulator-pm-humu-l2";
		pm_humu_l5 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob5/regulator-pm-humu-l5";
		pm_humu_l6 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob6/regulator-pm-humu-l6";
		pm_humu_l7 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob7/regulator-pm-humu-l7";
		pm_humu_l8 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob8/regulator-pm-humu-l8";
		pm_humu_l9 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldob9/regulator-pm-humu-l9";
		pm_v6c_l1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoc1/regulator-pm-v6c-l1";
		pm_v6c_l2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoc2/regulator-pm-v6c-l2";
		pm_v6c_l3 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoc3/regulator-pm-v6c-l3";
		pm_v6d_l1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldod1/regulator-pm-v6d-l1";
		pm_v6d_l2_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-lmxlvl/regulator-pm-v6d-l2-level";
		pm_v6d_s4_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-lcxlvl/regulator-pm-v6d-s4-level";
		pm_v6d_s5_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-gfxlvl/regulator-pm-v6d-s5-level";
		pm_v6e_l1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe1/regulator-pm-v6e-l1";
		pm_v6e_l1_ao = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe1/regulator-pm-v6e-l1-ao";
		pm_v6e_l2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe2/regulator-pm-v6e-l2";
		pm_v6e_l3 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe3/regulator-pm-v6e-l3";
		pm_v6e_l3_ao = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldoe3/regulator-pm-v6e-l3-ao";
		pm_v6e_s1_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm-v6e-s1-level";
		pm_v6e_s1_level_ao = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mmcxlvl/regulator-pm-v6e-s1-level-ao";
		pm_v6e_s3_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm-v6e-s3-level";
		pm_v6e_s3_level_ao = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxlvl/regulator-pm-v6e-s3-level-ao";
		pm_v6e_s4 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpe4/regulator-pm-v6e-s4";
		pm_v6e_s5 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpe5/regulator-pm-v6e-s5";
		pm_v6e_s6_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm-v6e-s6-level";
		pm_v6e_s6_level_ao = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-cxlvl/regulator-pm-v6e-s6-level-ao";
		pm_v6g_l1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldog1/regulator-pm-v6g-l1";
		pm_v6g_l2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldog2/regulator-pm-v6g-l2";
		pm_v6g_l3 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldog3/regulator-pm-v6g-l3";
		pm_v6g_s1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg1/regulator-pm-v6g-s1";
		pm_v6g_s2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg2/regulator-pm-v6g-s2";
		pm_v6g_s3 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg3/regulator-pm-v6g-s3";
		pm_v6g_s4 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg4/regulator-pm-v6g-s4";
		pm_v6g_s5 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg5/regulator-pm-v6g-s5";
		pm_v6g_s6 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpg6/regulator-pm-v6g-s6";
		pm_v8_l1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldof1/regulator-pm-v8-l1";
		pm_v8_l2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldof2/regulator-pm-v8-l2";
		pm_v8_l3 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldof3/regulator-pm-v8-l3";
		pm_v8_s1_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-nsplvl/regulator-pm-v8-s1-level";
		pm_v8_s3_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ebilvl/regulator-pm-v8-s3-level";
		pm_v8_s4 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-smpf4/regulator-pm-v8-s4";
		pm_v8_s5_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-level";
		pm_v8_s5_level_ao = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-mxclvl/regulator-pm-v8-s5-level-ao";
		pm_v8_s7_level = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-msslvl/regulator-pm-v8-s7-level";
		pmr_nalojrk_l1 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok1/regulator-pmr-nalojrk-l1";
		pmr_nalojrk_l2 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok2/regulator-pmr-nalojrk-l2";
		pmr_nalojrk_l3 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok3/regulator-pmr-nalojrk-l3";
		pmr_nalojrk_l4 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok4/regulator-pmr-nalojrk-l4";
		pmr_nalojrk_l5 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok5/regulator-pmr-nalojrk-l5";
		pmr_nalojrk_l6 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok6/regulator-pmr-nalojrk-l6";
		pmr_nalojrk_l7 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldok7/regulator-pmr-nalojrk-l7";
		pmr_nalojrl_l3 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol3/regulator-pmr-nalojrl-l3";
		pmr_nalojrl_l4 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol4/regulator-pmr-nalojrl-l4";
		pmr_nalojrl_l5 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol5/regulator-pmr-nalojrl-l5";
		pmr_nalojrl_l6 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol6/regulator-pmr-nalojrl-l6";
		pmr_nalojrl_l7 = "/soc/apps_rsc@17a00000/drv@2/rpmh-regulator-ldol7/regulator-pmr-nalojrl-l7";
		q6_adsp_dtb_mem = "/reserved-memory/q6_adsp_dtb_region@9e980000";
		q6_cdsp_dtb_mem = "/reserved-memory/q6_cdsp_dtb_region@9e900000";
		q6_mpss_dtb_mem = "/reserved-memory/q6_mpss_dtb_region@9b000000";
		qc_cti = "/soc/cti@10010000";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_dcvs = "/soc/qcom,dcvs";
		qcom_ddr_dcvs_hw = "/soc/qcom,dcvs/ddr";
		qcom_ddrqos_dcvs_hw = "/soc/qcom,dcvs/ddrqos";
		qcom_l3_dcvs_hw = "/soc/qcom,dcvs/l3";
		qcom_llcc_dcvs_hw = "/soc/qcom,dcvs/llcc";
		qcom_llcc_l3_vote = "/soc/qcom,llcc-l3-vote";
		qcom_memlat = "/soc/qcom,memlat";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_pmu = "/soc/qcom,pmu";
		qcom_qbt = "/soc/qcom,qbt_handler";
		qcom_qseecom = "/soc/qseecom@c1700000";
		qcom_rng = "/soc/qrng@10c3000";
		qcom_tzlog = "/soc/tz-log@146AA720";
		qmc_dma_mem = "/reserved-memory/qmc_dma_region";
		qmi_sensor = "/soc/qmi-ts-sensors";
		qmi_tmd = "/soc/qmi-tmd-devices";
		qmi_wlan = "/soc/qmi-tmd-devices/modem/wlan";
		qmp_aop = "/soc/qcom,qmp-aop";
		qmp_tme = "/soc/qcom,qmp-tme";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		qtee_mem = "/reserved-memory/qtee_region@d8300000";
		qupv3_0_i2c_hub = "/soc/qcom,qupv3_i2c_geni_se@9c0000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_2 = "/soc/qcom,qupv3_2_geni_se@8c0000";
		qupv3_hub_i2c0 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@980000";
		qupv3_hub_i2c0_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c0_pins";
		qupv3_hub_i2c0_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c0_pins/qupv3_hub_i2c0_scl_active";
		qupv3_hub_i2c0_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c0_pins/qupv3_hub_i2c0_sda_active";
		qupv3_hub_i2c0_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c0_pins/qupv3_hub_i2c0_sleep";
		qupv3_hub_i2c1 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@984000";
		qupv3_hub_i2c1_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c1_pins";
		qupv3_hub_i2c1_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c1_pins/qupv3_hub_i2c1_scl_active";
		qupv3_hub_i2c1_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c1_pins/qupv3_hub_i2c1_sda_active";
		qupv3_hub_i2c1_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c1_pins/qupv3_hub_i2c1_sleep";
		qupv3_hub_i2c2 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@988000";
		qupv3_hub_i2c2_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c2_pins";
		qupv3_hub_i2c2_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c2_pins/qupv3_hub_i2c2_scl_active";
		qupv3_hub_i2c2_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c2_pins/qupv3_hub_i2c2_sda_active";
		qupv3_hub_i2c2_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c2_pins/qupv3_hub_i2c2_sleep";
		qupv3_hub_i2c3 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@98c000";
		qupv3_hub_i2c3_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c3_pins";
		qupv3_hub_i2c3_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c3_pins/qupv3_hub_i2c3_scl_active";
		qupv3_hub_i2c3_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c3_pins/qupv3_hub_i2c3_sda_active";
		qupv3_hub_i2c3_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c3_pins/qupv3_hub_i2c3_sleep";
		qupv3_hub_i2c4 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@990000";
		qupv3_hub_i2c4_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c4_pins";
		qupv3_hub_i2c4_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c4_pins/qupv3_hub_i2c4_scl_active";
		qupv3_hub_i2c4_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c4_pins/qupv3_hub_i2c4_sda_active";
		qupv3_hub_i2c4_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c4_pins/qupv3_hub_i2c4_sleep";
		qupv3_hub_i2c5 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@994000";
		qupv3_hub_i2c5_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c5_pins";
		qupv3_hub_i2c5_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c5_pins/qupv3_hub_i2c5_scl_active";
		qupv3_hub_i2c5_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c5_pins/qupv3_hub_i2c5_sda_active";
		qupv3_hub_i2c5_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c5_pins/qupv3_hub_i2c5_sleep";
		qupv3_hub_i2c6 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@998000";
		qupv3_hub_i2c6_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c6_pins";
		qupv3_hub_i2c6_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c6_pins/qupv3_hub_i2c6_scl_active";
		qupv3_hub_i2c6_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c6_pins/qupv3_hub_i2c6_sda_active";
		qupv3_hub_i2c6_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c6_pins/qupv3_hub_i2c6_sleep";
		qupv3_hub_i2c7 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@99c000";
		qupv3_hub_i2c7_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c7_pins";
		qupv3_hub_i2c7_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c7_pins/qupv3_hub_i2c7_scl_active";
		qupv3_hub_i2c7_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c7_pins/qupv3_hub_i2c7_sda_active";
		qupv3_hub_i2c7_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c7_pins/qupv3_hub_i2c7_sleep";
		qupv3_hub_i2c8 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@9a0000";
		qupv3_hub_i2c8_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c8_pins";
		qupv3_hub_i2c8_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c8_pins/qupv3_hub_i2c8_scl_active";
		qupv3_hub_i2c8_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c8_pins/qupv3_hub_i2c8_sda_active";
		qupv3_hub_i2c8_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c8_pins/qupv3_hub_i2c8_sleep";
		qupv3_hub_i2c9 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@9a4000";
		qupv3_hub_i2c9_pins = "/soc/pinctrl@f000000/qupv3_hub_i2c9_pins";
		qupv3_hub_i2c9_scl_active = "/soc/pinctrl@f000000/qupv3_hub_i2c9_pins/qupv3_hub_i2c9_scl_active";
		qupv3_hub_i2c9_sda_active = "/soc/pinctrl@f000000/qupv3_hub_i2c9_pins/qupv3_hub_i2c9_sda_active";
		qupv3_hub_i2c9_sleep = "/soc/pinctrl@f000000/qupv3_hub_i2c9_pins/qupv3_hub_i2c9_sleep";
		qupv3_se0_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a80000";
		qupv3_se0_i2c_pins = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_scl_active";
		qupv3_se0_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sda_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_i3c_disable = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_disable";
		qupv3_se0_i3c_pins = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins";
		qupv3_se0_i3c_scl_active = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_scl_active";
		qupv3_se0_i3c_scl_sleep = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_scl_sleep";
		qupv3_se0_i3c_sda_active = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_sda_active";
		qupv3_se0_i3c_sda_sleep = "/soc/pinctrl@f000000/qupv3_se0_i3c_pins/qupv3_se0_i3c_sda_sleep";
		qupv3_se0_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a80000";
		qupv3_se0_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_clk_active";
		qupv3_se0_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_cs_active";
		qupv3_se0_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_miso_active";
		qupv3_se0_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_mosi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@f000000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@f000000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se10_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@888000";
		qupv3_se10_i2c_pins = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_scl_active";
		qupv3_se10_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sda_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@888000";
		qupv3_se10_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_clk_active";
		qupv3_se10_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_cs_active";
		qupv3_se10_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_miso_active";
		qupv3_se10_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_mosi_active";
		qupv3_se10_spi_pins = "/soc/pinctrl@f000000/qupv3_se10_spi_pins";
		qupv3_se10_spi_sleep = "/soc/pinctrl@f000000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@88c000";
		qupv3_se11_i2c_pins = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_scl_active";
		qupv3_se11_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sda_active";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@88c000";
		qupv3_se11_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_clk_active";
		qupv3_se11_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_cs_active";
		qupv3_se11_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_miso_active";
		qupv3_se11_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_mosi_active";
		qupv3_se11_spi_pins = "/soc/pinctrl@f000000/qupv3_se11_spi_pins";
		qupv3_se11_spi_sleep = "/soc/pinctrl@f000000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se12_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@890000";
		qupv3_se12_i2c_pins = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins";
		qupv3_se12_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_scl_active";
		qupv3_se12_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sda_active";
		qupv3_se12_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se12_i2c_pins/qupv3_se12_i2c_sleep";
		qupv3_se12_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@890000";
		qupv3_se12_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_clk_active";
		qupv3_se12_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_cs_active";
		qupv3_se12_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_miso_active";
		qupv3_se12_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_mosi_active";
		qupv3_se12_spi_pins = "/soc/pinctrl@f000000/qupv3_se12_spi_pins";
		qupv3_se12_spi_sleep = "/soc/pinctrl@f000000/qupv3_se12_spi_pins/qupv3_se12_spi_sleep";
		qupv3_se13_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@894000";
		qupv3_se13_i2c_pins = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins";
		qupv3_se13_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_scl_active";
		qupv3_se13_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sda_active";
		qupv3_se13_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se13_i2c_pins/qupv3_se13_i2c_sleep";
		qupv3_se13_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@894000";
		qupv3_se13_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_clk_active";
		qupv3_se13_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_cs_active";
		qupv3_se13_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_miso_active";
		qupv3_se13_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_mosi_active";
		qupv3_se13_spi_pins = "/soc/pinctrl@f000000/qupv3_se13_spi_pins";
		qupv3_se13_spi_sleep = "/soc/pinctrl@f000000/qupv3_se13_spi_pins/qupv3_se13_spi_sleep";
		qupv3_se14_4uart = "/soc/qcom,qupv3_2_geni_se@8c0000/qcom,qup_uart@898000";
		qupv3_se14_4uart_pins = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins";
		qupv3_se14_cts = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_cts";
		qupv3_se14_default_cts = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_default_cts";
		qupv3_se14_default_rts = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_default_rts";
		qupv3_se14_default_rx = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_default_rx";
		qupv3_se14_default_tx = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_default_tx";
		qupv3_se14_rts = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_rts";
		qupv3_se14_rx = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_rx";
		qupv3_se14_tx = "/soc/pinctrl@f000000/qupv3_se14_4uart_pins/qupv3_se14_tx";
		qupv3_se15_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@89c000";
		qupv3_se15_i2c_pins = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins";
		qupv3_se15_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_scl_active";
		qupv3_se15_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sda_active";
		qupv3_se15_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se15_i2c_pins/qupv3_se15_i2c_sleep";
		qupv3_se15_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@89c000";
		qupv3_se15_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_clk_active";
		qupv3_se15_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_cs_active";
		qupv3_se15_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_miso_active";
		qupv3_se15_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_mosi_active";
		qupv3_se15_spi_pins = "/soc/pinctrl@f000000/qupv3_se15_spi_pins";
		qupv3_se15_spi_sleep = "/soc/pinctrl@f000000/qupv3_se15_spi_pins/qupv3_se15_spi_sleep";
		qupv3_se1_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a84000";
		qupv3_se1_i2c_pins = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_scl_active";
		qupv3_se1_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sda_active";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_i3c_disable = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_disable";
		qupv3_se1_i3c_pins = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins";
		qupv3_se1_i3c_scl_active = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_scl_active";
		qupv3_se1_i3c_scl_sleep = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_scl_sleep";
		qupv3_se1_i3c_sda_active = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_sda_active";
		qupv3_se1_i3c_sda_sleep = "/soc/pinctrl@f000000/qupv3_se1_i3c_pins/qupv3_se1_i3c_sda_sleep";
		qupv3_se1_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a84000";
		qupv3_se1_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_clk_active";
		qupv3_se1_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_cs_active";
		qupv3_se1_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_miso_active";
		qupv3_se1_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_mosi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@f000000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@f000000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a88000";
		qupv3_se2_i2c_pins = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_scl_active";
		qupv3_se2_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sda_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a88000";
		qupv3_se2_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_clk_active";
		qupv3_se2_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_cs_active";
		qupv3_se2_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_miso_active";
		qupv3_se2_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_mosi_active";
		qupv3_se2_spi_pins = "/soc/pinctrl@f000000/qupv3_se2_spi_pins";
		qupv3_se2_spi_sleep = "/soc/pinctrl@f000000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se3_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a8c000";
		qupv3_se3_i2c_pins = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_scl_active";
		qupv3_se3_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sda_active";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a8c000";
		qupv3_se3_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_clk_active";
		qupv3_se3_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_cs_active";
		qupv3_se3_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_miso_active";
		qupv3_se3_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_mosi_active";
		qupv3_se3_spi_pins = "/soc/pinctrl@f000000/qupv3_se3_spi_pins";
		qupv3_se3_spi_sleep = "/soc/pinctrl@f000000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se4_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a90000";
		qupv3_se4_i2c_pins = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_scl_active";
		qupv3_se4_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sda_active";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se4_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a90000";
		qupv3_se4_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_clk_active";
		qupv3_se4_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_cs_active";
		qupv3_se4_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_miso_active";
		qupv3_se4_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_mosi_active";
		qupv3_se4_spi_pins = "/soc/pinctrl@f000000/qupv3_se4_spi_pins";
		qupv3_se4_spi_sleep = "/soc/pinctrl@f000000/qupv3_se4_spi_pins/qupv3_se4_spi_sleep";
		qupv3_se5_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a94000";
		qupv3_se5_i2c_pins = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_scl_active";
		qupv3_se5_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sda_active";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a94000";
		qupv3_se5_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_clk_active";
		qupv3_se5_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_cs_active";
		qupv3_se5_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_miso_active";
		qupv3_se5_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_mosi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@f000000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@f000000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a98000";
		qupv3_se6_i2c_pins = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_scl_active";
		qupv3_se6_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sda_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi = "/soc/qcom,qupv3_1_geni_se@ac0000/spi@a98000";
		qupv3_se6_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_clk_active";
		qupv3_se6_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_cs_active";
		qupv3_se6_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_miso_active";
		qupv3_se6_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_mosi_active";
		qupv3_se6_spi_pins = "/soc/pinctrl@f000000/qupv3_se6_spi_pins";
		qupv3_se6_spi_sleep = "/soc/pinctrl@f000000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_2uart = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,qup_uart@a9c000";
		qupv3_se7_2uart_pins = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins";
		qupv3_se7_2uart_rx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_rx_active";
		qupv3_se7_2uart_sleep = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_sleep";
		qupv3_se7_2uart_tx_active = "/soc/pinctrl@f000000/qupv3_se7_2uart_pins/qupv3_se7_2uart_tx_active";
		qupv3_se8_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@880000";
		qupv3_se8_i2c_pins = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_scl_active";
		qupv3_se8_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sda_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_i3c_disable = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_disable";
		qupv3_se8_i3c_pins = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins";
		qupv3_se8_i3c_scl_active = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_scl_active";
		qupv3_se8_i3c_scl_sleep = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_scl_sleep";
		qupv3_se8_i3c_sda_active = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_sda_active";
		qupv3_se8_i3c_sda_sleep = "/soc/pinctrl@f000000/qupv3_se8_i3c_pins/qupv3_se8_i3c_sda_sleep";
		qupv3_se8_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@880000";
		qupv3_se8_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_clk_active";
		qupv3_se8_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_cs_active";
		qupv3_se8_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_miso_active";
		qupv3_se8_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_mosi_active";
		qupv3_se8_spi_pins = "/soc/pinctrl@f000000/qupv3_se8_spi_pins";
		qupv3_se8_spi_sleep = "/soc/pinctrl@f000000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@884000";
		qupv3_se9_i2c_pins = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_scl_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_scl_active";
		qupv3_se9_i2c_sda_active = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sda_active";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@f000000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qupv3_se9_i3c_disable = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_disable";
		qupv3_se9_i3c_pins = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins";
		qupv3_se9_i3c_scl_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_scl_active";
		qupv3_se9_i3c_scl_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_scl_sleep";
		qupv3_se9_i3c_sda_active = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sda_active";
		qupv3_se9_i3c_sda_sleep = "/soc/pinctrl@f000000/qupv3_se9_i3c_pins/qupv3_se9_i3c_sda_sleep";
		qupv3_se9_spi = "/soc/qcom,qupv3_2_geni_se@8c0000/spi@884000";
		qupv3_se9_spi_clk_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_clk_active";
		qupv3_se9_spi_cs_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_cs_active";
		qupv3_se9_spi_miso_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_miso_active";
		qupv3_se9_spi_mosi_active = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_mosi_active";
		qupv3_se9_spi_pins = "/soc/pinctrl@f000000/qupv3_se9_spi_pins";
		qupv3_se9_spi_sleep = "/soc/pinctrl@f000000/qupv3_se9_spi_pins/qupv3_se9_spi_sleep";
		ramoops_mem = "/reserved-memory/ramoops_region";
		replicator_etr = "/soc/replicator@1004e000";
		replicator_etr_in_replicator_qdss = "/soc/replicator@1004e000/in-ports/port/endpoint";
		replicator_etr_out_tmc_etr = "/soc/replicator@1004e000/out-ports/port@0/endpoint";
		replicator_etr_out_tmc_etr1 = "/soc/replicator@1004e000/out-ports/port@1/endpoint";
		replicator_qdss = "/soc/replicator@10046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@10046000/in-ports/port/endpoint";
		replicator_qdss_out_replicator_etr = "/soc/replicator@10046000/out-ports/port@0/endpoint";
		replicator_swao = "/soc/replicator@10b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@10b06000/in-ports/port/endpoint";
		replicator_swao_out_eud = "/soc/replicator@10b06000/out-ports/port@1/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@10b06000/out-ports/port@0/endpoint";
		reserved_memory = "/reserved-memory";
		rimps = "/soc/qcom,rimps@17400000";
		rimps_log = "/soc/qcom,rimps_log@d8140000";
		riscv_cti = "/soc/cti@1382b000";
		riscv_sifive_cti = "/soc/cti@1382e000";
		rpmhcc = "/soc/apps_rsc@17a00000/drv@2/clock-controller";
		rt_cdm0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm0-all-rd";
		rt_cdm1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm1-all-rd";
		rt_cdm2_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm2-all-rd";
		rt_cdm3_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm3-all-rd";
		rt_cdm4_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/rt-cdm4-all-rd";
		rt_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cdm/iova-mem-map";
		rx_macro = "/soc/spf_core_platform/lpass-cdc/rx-macro@6AC0000";
		scmi = "/soc/qcom,scmi";
		scmi_c1dcvs = "/soc/qcom,scmi/protocol@87";
		scmi_cpufreqstat = "/soc/qcom,scmi/protocol@84";
		scmi_memlat = "/soc/qcom,scmi/protocol@80";
		scmi_plh = "/soc/qcom,scmi/protocol@81";
		scmi_pmu = "/soc/qcom,scmi/protocol@86";
		sdc2_off = "/soc/pinctrl@f000000/sdc2_off";
		sdc2_on = "/soc/pinctrl@f000000/sdc2_on";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sdhc2_opp_table = "/soc/sdhc2-opp-table";
		sdhc_2 = "/soc/sdhci@8804000";
		sdr0_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr0_lte_dsc";
		sdr0_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_dsc";
		sdr0_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/sdr0_nr_scg_dsc";
		sdr1_lte_dsc = "/soc/qmi-tmd-devices/modem/sdr1_lte_dsc";
		sdr1_nr_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_dsc";
		sdr1_nr_scg_dsc = "/soc/qmi-tmd-devices/modem/sdr1_nr_scg_dsc";
		sdsp_mem = "/reserved-memory/sdsp_region";
		sf_qtb = "/soc/apps-smmu@15000000/sf_qtb@17d1000";
		sfe0_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe0-all-rd";
		sfe0_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe0-all-wr";
		sfe1_all_rd = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe1-all-rd";
		sfe1_all_wr = "/soc/qcom,cam-cpas@ac13000/camera-bus-nodes/level0-nodes/sfe1-all-wr";
		sleep_clk = "/soc/clocks/sleep_clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		slim_msm = "/soc/slim@6C40000";
		slimbam = "/soc/bamdma@6C04000";
		slimbus = "/soc/slim@6C40000/ngd@1/btfmslim-driver";
		smb1394_glink_debug = "/soc/qcom,pmic_glink_log/qcom,spmi_glink_debug/spmi@1/qcom,smb1394-debug@9";
		smem = "/soc/qcom,smem";
		smem_mem = "/reserved-memory/smem_region@81d00000";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		soc = "/soc";
		sp_mem = "/reserved-memory/sp_region";
		spf_core_platform = "/soc/spf_core_platform";
		spmi0_bus = "/soc/qcom,spmi@c42d000";
		spmi0_debug_bus = "/soc/qcom,spmi-debug@10b14000";
		spmi1_bus = "/soc/qcom,spmi@c432000";
		spmi_bus = "/soc/qcom,spmi@c42d000";
		spmi_tgu0 = "/soc/tgu@10b0f000";
		spmi_tgu1 = "/soc/tgu@10b10000";
		spss_cti = "/soc/cti@10881000";
		spss_pas = "/soc/remoteproc-spss@1880000";
		spss_region_mem = "/reserved-memory/spss_region_region@9b100000";
		spss_utils = "/soc/qcom,spss_utils";
		spu_modem_shared_mem = "/reserved-memory/spu_modem_shared_mem@9b2e0000";
		spu_tz_shared_mem = "/reserved-memory/spu_tz_shared_mem@9b280000";
		sram = "/sram@17D09400";
		stm = "/soc/stm@10002000";
		stm_out_funnel_in0 = "/soc/stm@10002000/out-ports/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		swao_csr = "/soc/csr@10b11000";
		swao_cti = "/soc/cti@10b00000";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@6B00000/wsa_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@6AC0000/rx_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@6D44000/va_swr_master";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@6AA0000/wsa2_swr_master";
		system_cma = "/reserved-memory/linux,cma";
		system_noc = "/soc/interconnect@1680000";
		tcsr = "/soc/syscon@1fc0000";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@1f40000";
		tcsrcc = "/soc/clock-controller@1fc0000";
		tdm0_clk_active = "/soc/pinctrl@f000000/tdm0_clk/tdm0_clk_active";
		tdm0_clk_sleep = "/soc/pinctrl@f000000/tdm0_clk/tdm0_clk_sleep";
		tdm0_din_active = "/soc/pinctrl@f000000/tdm0_din/tdm0_din_active";
		tdm0_din_sleep = "/soc/pinctrl@f000000/tdm0_din/tdm0_din_sleep";
		tdm0_dout_active = "/soc/pinctrl@f000000/tdm0_dout/tdm0_dout_active";
		tdm0_dout_sleep = "/soc/pinctrl@f000000/tdm0_dout/tdm0_dout_sleep";
		tdm0_ws_active = "/soc/pinctrl@f000000/tdm0_ws/tdm0_ws_active";
		tdm0_ws_sleep = "/soc/pinctrl@f000000/tdm0_ws/tdm0_ws_sleep";
		tdm1_clk_active = "/soc/pinctrl@f000000/tdm1_clk/tdm1_clk_active";
		tdm1_clk_sleep = "/soc/pinctrl@f000000/tdm1_clk/tdm1_clk_sleep";
		tdm1_din_active = "/soc/pinctrl@f000000/tdm1_din/tdm1_din_active";
		tdm1_din_sleep = "/soc/pinctrl@f000000/tdm1_din/tdm1_din_sleep";
		tdm1_dout_active = "/soc/pinctrl@f000000/tdm1_dout/tdm1_dout_active";
		tdm1_dout_sleep = "/soc/pinctrl@f000000/tdm1_dout/tdm1_dout_sleep";
		tdm1_ws_active = "/soc/pinctrl@f000000/tdm1_ws/tdm1_ws_active";
		tdm1_ws_sleep = "/soc/pinctrl@f000000/tdm1_ws/tdm1_ws_sleep";
		thermal_zones = "/soc/thermal-zones";
		tlmm = "/soc/pinctrl@f000000";
		tmc_etf = "/soc/tmc@10b05000";
		tmc_etf_in_funnel_aoss = "/soc/tmc@10b05000/in-ports/port/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@10b05000/out-ports/port/endpoint";
		tmc_etr = "/soc/tmc@10048000";
		tmc_etr1 = "/soc/tmc@1004f000";
		tmc_etr1_in_replicator_etr = "/soc/tmc@1004f000/in-ports/port/endpoint";
		tmc_etr_in_replicator_etr = "/soc/tmc@10048000/in-ports/port/endpoint";
		tmess_cpu = "/soc/cti@10cd1000";
		tmess_cti_0 = "/soc/cti@10cc2000";
		tmess_cti_1 = "/soc/cti@10cc3000";
		tmess_cti_2 = "/soc/cti@10cc4000";
		tmess_cti_3 = "/soc/cti@10cc5000";
		tmess_cti_4 = "/soc/cti@10cc6000";
		tpda_aoss = "/soc/tpda@10b08000";
		tpda_aoss_0_in_tpdm_swao_prio_0 = "/soc/tpda@10b08000/in-ports/port@0/endpoint";
		tpda_aoss_1_in_tpdm_swao_prio_1 = "/soc/tpda@10b08000/in-ports/port@1/endpoint";
		tpda_aoss_2_in_tpdm_swao_prio_2 = "/soc/tpda@10b08000/in-ports/port@2/endpoint";
		tpda_aoss_3_in_tpdm_swao_prio_3 = "/soc/tpda@10b08000/in-ports/port@3/endpoint";
		tpda_aoss_4_in_tpdm_swao = "/soc/tpda@10b08000/in-ports/port@4/endpoint";
		tpda_aoss_out_funnel_aoss = "/soc/tpda@10b08000/out-ports/port/endpoint";
		tpda_apss = "/soc/tpda@13863000";
		tpda_apss_0_in_tpdm_llm_silver = "/soc/tpda@13863000/in-ports/port@0/endpoint";
		tpda_apss_1_in_tpdm_llm_gold = "/soc/tpda@13863000/in-ports/port@1/endpoint";
		tpda_apss_2_in_tpdm_apss_llm = "/soc/tpda@13863000/in-ports/port@2/endpoint";
		tpda_apss_3_in_tpdm_apss0 = "/soc/tpda@13863000/in-ports/port@3/endpoint";
		tpda_apss_4_in_tpdm_apps1 = "/soc/tpda@13863000/in-ports/port@4/endpoint";
		tpda_apss_out_funnel_apss = "/soc/tpda@13863000/out-ports/port/endpoint";
		tpda_ddr_llcc = "/soc/tpda@10d09000";
		tpda_ddr_llcc_in_tpdm_llcc0 = "/soc/tpda@10d09000/in-ports/port@0/endpoint";
		tpda_ddr_llcc_in_tpdm_llcc1 = "/soc/tpda@10d09000/in-ports/port@1/endpoint";
		tpda_ddr_llcc_in_tpdm_llcc2 = "/soc/tpda@10d09000/in-ports/port@2/endpoint";
		tpda_ddr_llcc_in_tpdm_llcc3 = "/soc/tpda@10d09000/in-ports/port@3/endpoint";
		tpda_ddr_llcc_out_funnel_ddr_dl1 = "/soc/tpda@10d09000/out-ports/port/endpoint";
		tpda_dl_center = "/soc/tpda@10c2b000";
		tpda_dl_center_10_in_funnel_dl_west = "/soc/tpda@10c2b000/in-ports/port@a/endpoint";
		tpda_dl_center_12_in_funnel_dl_west = "/soc/tpda@10c2b000/in-ports/port@c/endpoint";
		tpda_dl_center_13_in_funnel_dl_west = "/soc/tpda@10c2b000/in-ports/port@d/endpoint";
		tpda_dl_center_14_in_funnel_dl_west = "/soc/tpda@10c2b000/in-ports/port@e/endpoint";
		tpda_dl_center_15_in_funnel_turing = "/soc/tpda@10c2b000/in-ports/port@f/endpoint";
		tpda_dl_center_16_in_funnel_turing = "/soc/tpda@10c2b000/in-ports/port@10/endpoint";
		tpda_dl_center_17_in_funnel_gfx_dl = "/soc/tpda@10c2b000/in-ports/port@11/endpoint";
		tpda_dl_center_19_in_tpdm_prng = "/soc/tpda@10c2b000/in-ports/port@13/endpoint";
		tpda_dl_center_20_in_tpdm_qm = "/soc/tpda@10c2b000/in-ports/port@14/endpoint";
		tpda_dl_center_21_in_tpdm_gcc = "/soc/tpda@10c2b000/in-ports/port@15/endpoint";
		tpda_dl_center_22_in_tpdm_vsense = "/soc/tpda@10c2b000/in-ports/port@16/endpoint";
		tpda_dl_center_23_in_tpdm_ipa = "/soc/tpda@10c2b000/in-ports/port@17/endpoint";
		tpda_dl_center_26_in_tpdm_dlct = "/soc/tpda@10c2b000/in-ports/port@1a/endpoint";
		tpda_dl_center_27_in_tpdm_ipcc = "/soc/tpda@10c2b000/in-ports/port@1b/endpoint";
		tpda_dl_center_4_in_funnel_lpass = "/soc/tpda@10c2b000/in-ports/port@4/endpoint";
		tpda_dl_center_5_in_funnel_ddr_dl0 = "/soc/tpda@10c2b000/in-ports/port@5/endpoint";
		tpda_dl_center_6_in_funnel_ddr_dl0 = "/soc/tpda@10c2b000/in-ports/port@6/endpoint";
		tpda_dl_center_7_in_funnel_ddr_dl0 = "/soc/tpda@10c2b000/in-ports/port@7/endpoint";
		tpda_dl_center_8_in_funnel_ddr_dl0 = "/soc/tpda@10c2b000/in-ports/port@8/endpoint";
		tpda_dl_center_9_in_funnel_dl_west = "/soc/tpda@10c2b000/in-ports/port@9/endpoint";
		tpda_dl_center_out_funnel_dl_center = "/soc/tpda@10c2b000/out-ports/port/endpoint";
		tpda_dl_north = "/soc/tpda@10ac1000";
		tpda_dl_north_1_in_tpdm_sdcc2 = "/soc/tpda@10ac1000/in-ports/port@1/endpoint";
		tpda_dl_north_2_in_tpdm_dl_north = "/soc/tpda@10ac1000/in-ports/port@2/endpoint";
		tpda_dl_north_out_funnel_dl_north = "/soc/tpda@10ac1000/out-ports/port/endpoint";
		tpda_dl_south = "/soc/tpda@109c1000";
		tpda_dl_south_1_in_tpdm_sdcc4 = "/soc/tpda@109c1000/in-ports/port@1/endpoint";
		tpda_dl_south_2_in_tpdm_dl_south = "/soc/tpda@109c1000/in-ports/port@4/endpoint";
		tpda_dl_south_in_tpdm_ufs = "/soc/tpda@109c1000/in-ports/port@2/endpoint";
		tpda_dl_south_out_funnel_dl_south = "/soc/tpda@109c1000/out-ports/port/endpoint";
		tpda_modem = "/soc/tpda@10803000";
		tpda_modem_0_in_tpdm_modem_0 = "/soc/tpda@10803000/in-ports/port@0/endpoint";
		tpda_modem_1_in_tpdm_modem_1 = "/soc/tpda@10803000/in-ports/port@1/endpoint";
		tpda_modem_out_funnel_modem = "/soc/tpda@10803000/out-ports/port/endpoint";
		tpda_qdss = "/soc/tpda@10004000";
		tpda_qdss_0_in_tpdm_dcc = "/soc/tpda@10004000/in-ports/port@0/endpoint";
		tpda_qdss_1_in_tpdm_spdm = "/soc/tpda@10004000/in-ports/port@1/endpoint";
		tpda_qdss_out_funnel_in0 = "/soc/tpda@10004000/out-ports/port/endpoint";
		tpda_spss = "/soc/tpda@10882000";
		tpda_spss_in_tpdm_spss = "/soc/tpda@10882000/in-ports/port@0/endpoint";
		tpda_spss_out_funnel_spss = "/soc/tpda@10882000/out-ports/port/endpoint";
		tpda_tmess = "/soc/tpda@10cc4000";
		tpda_tmess_0_in_tpdm_tmess_prng = "/soc/tpda@10cc4000/in-ports/port@0/endpoint";
		tpda_tmess_in_tpdm_tmess0 = "/soc/tpda@10cc4000/in-ports/port@1/endpoint";
		tpda_tmess_in_tpdm_tmess1 = "/soc/tpda@10cc4000/in-ports/port@2/endpoint";
		tpda_tmess_out_funnel_tmess = "/soc/tpda@10cc4000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@13860000";
		tpdm_apps1_out_tpda_apss_4 = "/soc/tpdm@13861000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@13861000";
		tpdm_apss0_out_tpda_apss_3 = "/soc/tpdm@13860000/out-ports/port/endpoint";
		tpdm_apss_llm = "/soc/tpdm@138c0000";
		tpdm_apss_llm_out_tpda_apss_2 = "/soc/tpdm@138c0000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@10003000";
		tpdm_dcc_out_tpda_qdss_0 = "/soc/tpdm@10003000/out-ports/port/endpoint";
		tpdm_ddr = "/soc/tpdm@10d00000";
		tpdm_ddr_ch02 = "/soc/tpdm@10d20000";
		tpdm_ddr_ch02_out_funnel_ddr_ch02 = "/soc/tpdm@10d20000/out-ports/port/endpoint";
		tpdm_ddr_ch13 = "/soc/tpdm@10d30000";
		tpdm_ddr_ch13_out_funnel_ddr_ch13 = "/soc/tpdm@10d30000/out-ports/port/endpoint";
		tpdm_ddr_dl0_0_out_funnel_ddr_dl0 = "/soc/tpdm@10d00000/out-ports/port/endpoint";
		tpdm_ddr_dl0_1_out_funnel_ddr_dl0 = "/soc/tpdm@10d01000/out-ports/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@10ac0000";
		tpdm_dl_north_out_tpda_dl_north_2 = "/soc/tpdm@10ac0000/out-ports/port/endpoint";
		tpdm_dl_south = "/soc/tpdm@109c0000";
		tpdm_dl_south_out_tpda_dl_south_2 = "/soc/tpdm@109c0000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@10c28000";
		tpdm_dlct_out_tpda_dl_center_26 = "/soc/tpdm@10c28000/out-ports/port/endpoint";
		tpdm_dlmm_out_funnel_multimedia = "/soc/tpdm@10c08000/out-ports/port/endpoint";
		tpdm_dlwt0_out_funnel_dl_west = "/soc/tpdm@10c38000/out-ports/port/endpoint";
		tpdm_dlwt1_out_funnel_dl_west = "/soc/tpdm@10c39000/out-ports/port/endpoint";
		tpdm_gcc = "/soc/tpdm@1082c000";
		tpdm_gcc_out_tpda_dl_center_21 = "/soc/tpdm@1082c000/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@10900000";
		tpdm_gpu_out_funnel_gfx_dl = "/soc/tpdm@10900000/out-ports/port/endpoint";
		tpdm_ipa = "/soc/tpdm@10c22000";
		tpdm_ipa_out_tpda_dl_center_23 = "/soc/tpdm@10c22000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@10c29000";
		tpdm_ipcc_out_tpda_dl_center_27 = "/soc/tpdm@10c29000/out-ports/port/endpoint";
		tpdm_llcc0_out_tpda_ddr_llcc = "/soc/tpdm@10d40000/out-ports/port/endpoint";
		tpdm_llcc1_out_tpda_ddr_llcc = "/soc/tpdm@10d41000/out-ports/port/endpoint";
		tpdm_llcc2_out_tpda_ddr_llcc = "/soc/tpdm@10d42000/out-ports/port/endpoint";
		tpdm_llcc3_out_tpda_ddr_llcc = "/soc/tpdm@10d43000/out-ports/port/endpoint";
		tpdm_llcc_0 = "/soc/tpdm@10d40000";
		tpdm_llcc_1 = "/soc/tpdm@10d41000";
		tpdm_llcc_2 = "/soc/tpdm@10d42000";
		tpdm_llcc_3 = "/soc/tpdm@10d43000";
		tpdm_llm_gold = "/soc/tpdm@138b0000";
		tpdm_llm_gold_out_tpda_apss_1 = "/soc/tpdm@138b0000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@138a0000";
		tpdm_llm_silver_out_tpda_apss_0 = "/soc/tpdm@138a0000/out-ports/port/endpoint";
		tpdm_lpass = "/soc/tpdm@10844000";
		tpdm_lpass_lpi = "/soc/tpdm_lpass_lpi";
		tpdm_lpass_lpi_1_out_funnel_lpass_lpi = "/soc/tpdm_lpass_lpi/out-ports/port/endpoint";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@10844000/out-ports/port/endpoint";
		tpdm_lpicc = "/soc/tpdm_lpicc";
		tpdm_lpicc_out_funnel_ddr_lpi = "/soc/tpdm_lpicc/out-ports/port/endpoint";
		tpdm_mdss = "/soc/tpdm@10c60000";
		tpdm_mdss_out_funnel_multimedia = "/soc/tpdm@10c60000/out-ports/port/endpoint";
		tpdm_mm = "/soc/tpdm@10c08000";
		tpdm_modem_0 = "/soc/tpdm@10800000";
		tpdm_modem_0_out_tpda_modem_0 = "/soc/tpdm@10800000/out-ports/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@10801000";
		tpdm_modem_1_out_tpda_modem_1 = "/soc/tpdm@10801000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@10841000";
		tpdm_prng_out_tpda_dl_center_19 = "/soc/tpdm@10841000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@109d0000";
		tpdm_qm_out_tpda_dl_center_20 = "/soc/tpdm@109d0000/out-ports/port/endpoint";
		tpdm_rdpm = "/soc/tpdm@10c38000";
		tpdm_rdpm_mx = "/soc/tpdm@10c39000";
		tpdm_sdcc2 = "/soc/tpdm@10c20000";
		tpdm_sdcc2_out_tpda_dl_north_1 = "/soc/tpdm@10c20000/out-ports/port/endpoint";
		tpdm_sdcc4 = "/soc/tpdm@10c21000";
		tpdm_sdcc4_out_tpda_dl_south_1 = "/soc/tpdm@10c21000/out-ports/port/endpoint";
		tpdm_shrm = "/soc/tpdm@10d01000";
		tpdm_spdm = "/soc/tpdm@1000f000";
		tpdm_spdm_out_tpda_qdss_1 = "/soc/tpdm@1000f000/out-ports/port/endpoint";
		tpdm_spss = "/soc/tpdm@10880000";
		tpdm_spss_out_tpda_spss = "/soc/tpdm@10880000/out-ports/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@10b0d000";
		tpdm_swao_out_tpda_aoss_4 = "/soc/tpdm@10b0d000/out-ports/port/endpoint";
		tpdm_swao_prio_0 = "/soc/tpdm@10b09000";
		tpdm_swao_prio_0_out_tpda_aoss_0 = "/soc/tpdm@10b09000/out-ports/port/endpoint";
		tpdm_swao_prio_1 = "/soc/tpdm@10b0a000";
		tpdm_swao_prio_1_out_tpda_aoss_1 = "/soc/tpdm@10b0a000/out-ports/port/endpoint";
		tpdm_swao_prio_2 = "/soc/tpdm@10b0b000";
		tpdm_swao_prio_2_out_tpda_aoss_2 = "/soc/tpdm@10b0b000/out-ports/port/endpoint";
		tpdm_swao_prio_3 = "/soc/tpdm@10b0c000";
		tpdm_swao_prio_3_out_tpda_aoss_3 = "/soc/tpdm@10b0c000/out-ports/port/endpoint";
		tpdm_tmess0_out_tpda_tmess = "/soc/tpdm@10cc0000/out-ports/port/endpoint";
		tpdm_tmess1_out_tpda_tmess = "/soc/tpdm@10cc1000/out-ports/port/endpoint";
		tpdm_tmess_0 = "/soc/tpdm@10cc0000";
		tpdm_tmess_1 = "/soc/tpdm@10cc1000";
		tpdm_tmess_prng = "/soc/tpdm@10cc9000";
		tpdm_tmess_prng_out_tpda_tmess_0 = "/soc/tpdm@10cc9000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@10980000";
		tpdm_turing_llm = "/soc/tpdm_turing_llm";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm_turing_llm/out-ports/port/endpoint";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@10980000/out-ports/port/endpoint";
		tpdm_ufs = "/soc/tpdm@10c23000";
		tpdm_ufs_out_tpda_dl_south = "/soc/tpdm@10c23000/out-ports/port/endpoint";
		tpdm_video = "/soc/tpdm@10830000";
		tpdm_video_out_funnel_video = "/soc/tpdm@10830000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@10840000";
		tpdm_vsense_out_tpda_dl_center_22 = "/soc/tpdm@10840000/out-ports/port/endpoint";
		trigout_a = "/soc/pinctrl@f000000/trigout_a";
		trust_ui_vm = "/soc/qcom,trust_ui_vm@0xf82f8000";
		trust_ui_vm_dump = "/reserved-memory/trust_ui_vm_dump@0xf78ee000";
		trust_ui_vm_mem = "/reserved-memory/trust_ui_vm_region@f3800000";
		trust_ui_vm_qrtr = "/reserved-memory/trust_ui_vm_qrtr@0xf78ef000";
		trust_ui_vm_swiotlb = "/reserved-memory/trust_ui_vm_swiotlb@0xf7900000";
		trust_ui_vm_vblk0_ring = "/reserved-memory/trust_ui_vm_vblk0_ring@0xf78f8000";
		trust_ui_vm_vblk1_ring = "/reserved-memory/trust_ui_vm_vblk1_ring@0xf78fc000";
		trust_ui_vm_virt_be0 = "/soc/trust_ui_vm_virt_be0@11";
		trust_ui_vm_virt_be1 = "/soc/trust_ui_vm_virt_be1@10";
		ts_active = "/soc/pinctrl@f000000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@f000000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@f000000/pmx_ts_release/ts_release";
		ts_reset_suspend = "/soc/pinctrl@f000000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens0@c271000";
		tsens1 = "/soc/tsens1@c272000";
		tsens2 = "/soc/tsens2@c273000";
		turing_dl_cti_0 = "/soc/cti@10982000";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing_dup = "/soc/turing_etm0/out-ports/port/endpoint";
		turing_q6_cti = "/soc/cti@1098b000";
		tx_macro = "/soc/spf_core_platform/lpass-cdc/tx-macro@6AE0000";
		tz_stat_mem = "/reserved-memory/tz_stat_region@82700000";
		ucsi = "/soc/qcom,pmic_glink/qcom,ucsi";
		ufs_phy_rx_symbol_0_clk = "/soc/ufs_phy_rx_symbol_0_clk";
		ufs_phy_rx_symbol_1_clk = "/soc/ufs_phy_rx_symbol_1_clk";
		ufs_phy_tx_symbol_0_clk = "/soc/ufs_phy_tx_symbol_0_clk";
		ufshc_mem = "/soc/ufshc@1d84000";
		ufsphy_mem = "/soc/ufsphy_mem@1d80000";
		usb0 = "/soc/ssusb@a600000";
		usb3_phy_wrapper_gcc_usb30_pipe_clk = "/soc/usb3_phy_wrapper_gcc_usb30_pipe_clk";
		usb3phy_portselect_default = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_default";
		usb3phy_portselect_gpio = "/soc/pinctrl@f000000/usb_phy_ps/usb3phy_portselect_gpio";
		usb_phy_ps = "/soc/pinctrl@f000000/usb_phy_ps";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		user_contig_mem = "/reserved-memory/user_contig_region";
		va_macro = "/soc/spf_core_platform/lpass-cdc/va-macro@6D44000";
		va_md_mem = "/reserved-memory/va_md_mem_region";
		vendor_hooks = "/soc/qcom,cpu-vendor-hooks";
		video_cc_mvs0_gdsc = "/soc/qcom,gdsc@abf80a4";
		video_cc_mvs0c_gdsc = "/soc/qcom,gdsc@abf804c";
		video_cc_mvs1_gdsc = "/soc/qcom,gdsc@abf80cc";
		video_cc_mvs1c_gdsc = "/soc/qcom,gdsc@abf8078";
		video_mem = "/reserved-memory/video_region@9bb00000";
		videocc = "/soc/clock-controller@aaf0000";
		wcd938x_reset_active = "/soc/pinctrl@f000000/wcd938x_reset_active";
		wcd938x_reset_sleep = "/soc/pinctrl@f000000/wcd938x_reset_sleep";
		wlan = "/soc/qcom,cnss-qca-converged";
		wsa2_macro = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@6AA0000";
		wsa_macro = "/soc/spf_core_platform/lpass-cdc/wsa-macro@6B00000";
		xbl_dt_log_merged_mem = "/reserved-memory/xbl_dt_log_merged@81a00000";
		xbl_sc_mem = "/reserved-memory/xbl_sc_region@d8100000";
		xo_board = "/soc/clocks/xo_board";
	};

	aliases {
		hsuart0 = "/soc/qcom,qupv3_2_geni_se@8c0000/qcom,qup_uart@898000";
		i2c0 = "/soc/qcom,qupv3_i2c_geni_se@9c0000/i2c@988000";
		i2c1 = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a80000";
		i2c2 = "/soc/qcom,qupv3_2_geni_se@8c0000/i2c@880000";
		i2c3 = "/soc/qcom,qupv3_1_geni_se@ac0000/i2c@a94000";
		mmc1 = "/soc/sdhci@8804000";
		phandle = <0x2df>;
		serial0 = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,qup_uart@a9c000";
		swr0 = "/soc/spf_core_platform/lpass-cdc/wsa-macro@6B00000/wsa_swr_master";
		swr1 = "/soc/spf_core_platform/lpass-cdc/rx-macro@6AC0000/rx_swr_master";
		swr2 = "/soc/spf_core_platform/lpass-cdc/va-macro@6D44000/va_swr_master";
		swr3 = "/soc/spf_core_platform/lpass-cdc/wsa2-macro@6AA0000/wsa2_swr_master";
		ufshc1 = "/soc/ufshc@1d84000";
	};

	chosen {
		bootargs = "console=ttyMSM0,115200n8 kpti=0 kernel.panic_on_rcu_stall=1 service_locator.enable=1 msm_rtb.filter=0x237 rcupdate.rcu_expedited=1 rcu_nocbs=0-7 ftrace_dump_on_oops swiotlb=noforce loop.max_part=7 fw_devlink.strict=1 allow_mismatched_32bit_el0 cpufreq.default_governor=performance printk.console_no_auto_verbose=0 kasan=off sysctl.kernel.sched_pelt_multiplier=4 can.stats_timer=0 pcie_ports=compat irqaffinity=0-2 disable_dma32=on no-steal-acc cgroup.memory=nokmem,nosocket";
		phandle = <0x2c4>;
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};

				core2 {
					cpu = <0x19>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x1a>;
				};

				core1 {
					cpu = <0x1b>;
				};

				core2 {
					cpu = <0x1c>;
				};

				core3 {
					cpu = <0x1d>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x1e>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x334>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x3>;
			cpu-release-addr = <0x0 0xe3940000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x6>;
			phandle = <0x17>;
			power-domain-names = "psci";
			power-domains = <0x4>;
			qcom,freq-domain = <0x5 0x0>;
			reg = <0x0 0x0>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0x6>;

				l3-cache {
					cache-level = <0x3>;
					compatible = "arm,arch-cache";
					phandle = <0x7>;
				};
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x334>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x3>;
			cpu-release-addr = <0x0 0xe3940000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x18>;
			power-domain-names = "psci";
			power-domains = <0x8>;
			qcom,freq-domain = <0x5 0x0>;
			reg = <0x0 0x100>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0x9>;
			};
		};

		cpu@200 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x334>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x3>;
			cpu-release-addr = <0x0 0xe3940000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x64>;
			enable-method = "psci";
			next-level-cache = <0x9>;
			phandle = <0x19>;
			power-domain-names = "psci";
			power-domains = <0xa>;
			qcom,freq-domain = <0x5 0x0>;
			reg = <0x0 0x200>;
		};

		cpu@300 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x708>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xb>;
			cpu-release-addr = <0x0 0xe3940000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x10e>;
			enable-method = "psci";
			next-level-cache = <0xd>;
			phandle = <0x1a>;
			power-domain-names = "psci";
			power-domains = <0xc>;
			qcom,freq-domain = <0x5 0x1>;
			reg = <0x0 0x300>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0xd>;
			};
		};

		cpu@400 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x708>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xb>;
			cpu-release-addr = <0x0 0xe3940000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x10e>;
			enable-method = "psci";
			next-level-cache = <0xf>;
			phandle = <0x1b>;
			power-domain-names = "psci";
			power-domains = <0xe>;
			qcom,freq-domain = <0x5 0x1>;
			reg = <0x0 0x400>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0xf>;
			};
		};

		cpu@500 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x708>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xb>;
			cpu-release-addr = <0x0 0xe3940000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x10e>;
			enable-method = "psci";
			next-level-cache = <0x11>;
			phandle = <0x1c>;
			power-domain-names = "psci";
			power-domains = <0x10>;
			qcom,freq-domain = <0x5 0x1>;
			reg = <0x0 0x500>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0x11>;
			};
		};

		cpu@600 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x708>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0xb>;
			cpu-release-addr = <0x0 0xe3940000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x10e>;
			enable-method = "psci";
			next-level-cache = <0x13>;
			phandle = <0x1d>;
			power-domain-names = "psci";
			power-domains = <0x12>;
			qcom,freq-domain = <0x5 0x1>;
			reg = <0x0 0x600>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0x13>;
			};
		};

		cpu@700 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x766>;
			compatible = "qcom,kryo";
			cpu-idle-states = <0x14>;
			cpu-release-addr = <0x0 0xe3940000>;
			device_type = "cpu";
			dynamic-power-coefficient = <0x24c>;
			enable-method = "psci";
			next-level-cache = <0x16>;
			phandle = <0x1e>;
			power-domain-names = "psci";
			power-domains = <0x15>;
			qcom,freq-domain = <0x5 0x2>;
			reg = <0x0 0x700>;

			l2-cache {
				cache-level = <0x2>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x7>;
				phandle = <0x16>;
			};
		};
	};

	ddr-regions {
	};

	firmware {
		phandle = <0x2e1>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					fsmgr_flags = "wait,slotselect,avb";
					mnt_flags = "ro,barrier=1,discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};

		qcom_scm {
			compatible = "qcom,scm";
			qcom,dload-mode = <0x2 0x19000>;
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};
	};

	idle-states {
		entry-method = "psci";

		cluster-d4 {
			arm,psci-suspend-param = <0x41000044>;
			compatible = "domain-idle-state";
			entry-latency-us = <0x2ee>;
			exit-latency-us = <0x92e>;
			idle-state-name = "l3-off";
			min-residency-us = <0x23b8>;
			phandle = <0x20>;
		};

		cluster-e3 {
			arm,psci-suspend-param = <0x4100c344>;
			compatible = "domain-idle-state";
			entry-latency-us = <0xaf0>;
			exit-latency-us = <0x1130>;
			idle-state-name = "llcc-off";
			min-residency-us = <0x27a6>;
			phandle = <0x21>;
		};

		gold-c4 {
			arm,psci-suspend-param = <0x40000004>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x258>;
			exit-latency-us = <0x514>;
			idle-state-name = "rail-pc";
			local-timer-stop;
			min-residency-us = <0x1fc8>;
			phandle = <0xb>;
		};

		gold-plus-c4 {
			arm,psci-suspend-param = <0x40000004>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x1f4>;
			exit-latency-us = <0x546>;
			idle-state-name = "rail-pc";
			local-timer-stop;
			min-residency-us = <0x1d38>;
			phandle = <0x14>;
		};

		silver-c4 {
			arm,psci-suspend-param = <0x40000004>;
			compatible = "arm,idle-state";
			entry-latency-us = <0x226>;
			exit-latency-us = <0x2ee>;
			idle-state-name = "rail-pc";
			local-timer-stop;
			min-residency-us = <0x1a2c>;
			phandle = <0x3>;
		};
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x2c5>;
		ranges;

		adsp_heap_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x62>;
			reusable;
			size = <0x0 0xc00000>;
		};

		adsp_mhi_region@81f00000 {
			no-map;
			phandle = <0x2ca>;
			reg = <0x0 0x81f00000 0x0 0x20000>;
		};

		adspslpi_region@9ea00000 {
			no-map;
			phandle = <0x66>;
			reg = <0x0 0x9ea00000 0x0 0x4680000>;
		};

		aop_cmd_db_region@81c60000 {
			compatible = "qcom,cmd-db";
			no-map;
			phandle = <0x2c8>;
			reg = <0x0 0x81c60000 0x0 0x20000>;
		};

		aop_config_merged_region@81c80000 {
			no-map;
			phandle = <0x2c9>;
			reg = <0x0 0x81c80000 0x0 0x74000>;
		};

		audio_cma_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1e7>;
			reusable;
			size = <0x0 0x1c00000>;
		};

		camera_region@9b300000 {
			no-map;
			phandle = <0x2d0>;
			reg = <0x0 0x9b300000 0x0 0x800000>;
		};

		cdsp_eva_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x2a3>;
			reusable;
			size = <0x0 0x400000>;
		};

		cdsp_region@9c900000 {
			no-map;
			phandle = <0x6b>;
			reg = <0x0 0x9c900000 0x0 0x2000000>;
		};

		cnss_wlan_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x5ad>;
			reusable;
			size = <0x0 0x2000000>;
		};

		cpucp_fw_region@d8140000 {
			no-map;
			phandle = <0x2d4>;
			reg = <0x0 0xd8140000 0x0 0x1c0000>;
		};

		cpusys_vm_region@80a00000 {
			no-map;
			phandle = <0x77>;
			reg = <0x0 0x80a00000 0x0 0x400000>;
		};

		cvp_region@9c200000 {
			no-map;
			phandle = <0x2a2>;
			reg = <0x0 0x9c200000 0x0 0x700000>;
		};

		debug_kinfo_region {
			alloc-ranges = <0x0 0x0 0xffffffff 0xffffffff>;
			no-map;
			phandle = <0xd8>;
			size = <0x0 0x1000>;
		};

		demura_heap_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x1 0x0 0xfffffffe 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1e2>;
			reusable;
			size = <0x0 0x2800000>;
		};

		dump_display_region@a4a80000 {
			no-map;
			phandle = <0x2d2>;
			reg = <0x0 0xa4a80000 0x0 0x800>;
		};

		global_sync_region@82600000 {
			no-map;
			phandle = <0x2cb>;
			reg = <0x0 0x82600000 0x0 0x100000>;
		};

		gpu_micro_code_region@9b09a000 {
			no-map;
			phandle = <0x2cf>;
			reg = <0x0 0x9b09a000 0x0 0x2000>;
		};

		gunyah_hyp_region@80000000 {
			no-map;
			phandle = <0x2c6>;
			reg = <0x0 0x80000000 0x0 0xa00000>;
		};

		hwfence-shmem {
			no-map;
			phandle = <0x2d6>;
			reg = <0x0 0xe6440000 0x0 0x2dd000>;
		};

		ipa_fw_region@9b080000 {
			no-map;
			phandle = <0x2cd>;
			reg = <0x0 0x9b080000 0x0 0x10000>;
		};

		ipa_gsi_region@9b090000 {
			no-map;
			phandle = <0x2ce>;
			reg = <0x0 0x9b090000 0x0 0xa000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			phandle = <0x73>;
			reusable;
			size = <0x0 0x2000000>;
		};

		llcc_lpi_region@ff800000 {
			no-map;
			phandle = <0x2dd>;
			reg = <0x0 0xff800000 0x0 0x600000>;
		};

		mem_dump_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x1 0x0 0xfffffffe 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1e0>;
			reusable;
			size = <0x0 0x3400000>;
		};

		mpss_dsm_region@d4d00000 {
			no-map;
			phandle = <0x74>;
			reg = <0x0 0xd4d00000 0x0 0x3300000>;
		};

		mpss_region@89800000 {
			no-map;
			phandle = <0x71>;
			reg = <0x0 0x8a800000 0x0 0x10800000>;
		};

		non_secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1e1>;
			reusable;
			size = <0x0 0xa400000>;
		};

		oem_vm_region@f7c00000 {
			alignment = <0x0 0x400000>;
			compatible = "shared-dma-pool";
			phandle = <0x78>;
			reusable;
		};

		oem_vm_swiotlb@f7b00000 {
			gunyah-label = <0x14>;
			no-map;
			phandle = <0x7b>;
		};

		oem_vm_vblk0_ring@f7afc000 {
			gunyah-label = <0x13>;
			no-map;
			phandle = <0x7a>;
		};

		q6_adsp_dtb_region@9e980000 {
			no-map;
			phandle = <0x67>;
			reg = <0x0 0x9e980000 0x0 0x80000>;
		};

		q6_cdsp_dtb_region@9e900000 {
			no-map;
			phandle = <0x6c>;
			reg = <0x0 0x9e900000 0x0 0x80000>;
		};

		q6_mpss_dtb_region@9b000000 {
			no-map;
			phandle = <0x72>;
			reg = <0x0 0x9b000000 0x0 0x80000>;
		};

		qmc_dma_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x44>;
			reusable;
			size = <0x0 0x1000000>;
		};

		qseecom_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x39>;
			reusable;
			size = <0x0 0x3600000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x3a>;
			reusable;
			size = <0x0 0x1000000>;
		};

		qtee_region@d8300000 {
			no-map;
			phandle = <0x2d5>;
			reg = <0x0 0xd8300000 0x0 0x500000>;
		};

		ramoops_region {
			alloc-ranges = <0x0 0x0 0xffffffff 0xffffffff>;
			compatible = "ramoops";
			mem-type = <0x2>;
			phandle = <0x2de>;
		};

		sdsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1e8>;
			reusable;
			size = <0x0 0x800000>;
		};

		secure_cdsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1e3>;
			reusable;
			size = <0x0 0x4800000>;
		};

		smem_region@81d00000 {
			no-map;
			phandle = <0x5a>;
			reg = <0x0 0x81d00000 0x0 0x200000>;
		};

		sp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x1e4>;
			reusable;
			size = <0x0 0x1000000>;
		};

		spss_region_region@9b100000 {
			no-map;
			phandle = <0x3f>;
			reg = <0x0 0x9b100000 0x0 0x180000>;
		};

		spu_modem_shared_mem@9b2e0000 {
			no-map;
			phandle = <0x1e5>;
			reg = <0x0 0x9b2e0000 0x0 0x20000>;
		};

		spu_tz_shared_mem@9b280000 {
			no-map;
			phandle = <0x1e6>;
			reg = <0x0 0x9b280000 0x0 0x60000>;
		};

		trust_ui_vm_dump@0xf78ee000 {
			no-map;
			phandle = <0x2d8>;
		};

		trust_ui_vm_qrtr@0xf78ef000 {
			no-map;
			phandle = <0x2d9>;
		};

		trust_ui_vm_region@f3800000 {
			no-map;
			phandle = <0x2d7>;
		};

		trust_ui_vm_swiotlb@0xf7900000 {
			gunyah-label = <0x12>;
			no-map;
			phandle = <0x2dc>;
		};

		trust_ui_vm_vblk0_ring@0xf78f8000 {
			gunyah-label = <0x11>;
			no-map;
			phandle = <0x2da>;
		};

		trust_ui_vm_vblk1_ring@0xf78fc000 {
			gunyah-label = <0x10>;
			no-map;
			phandle = <0x2db>;
		};

		tz_stat_region@82700000 {
			no-map;
			phandle = <0x2cc>;
			reg = <0x0 0x82700000 0x0 0x100000>;
		};

		user_contig_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x3b>;
			reusable;
			size = <0x0 0x1000000>;
		};

		va_md_mem_region {
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x43>;
			reusable;
			size = <0x0 0x1000000>;
		};

		video_region@9bb00000 {
			no-map;
			phandle = <0x2d1>;
			reg = <0x0 0x9bb00000 0x0 0x700000>;
		};

		xbl_dt_log_merged@81a00000 {
			no-map;
			phandle = <0x2c7>;
		};

		xbl_sc_region@d8100000 {
			no-map;
			phandle = <0x2d3>;
			reg = <0x0 0xd8100000 0x0 0x40000>;
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		interrupt-parent = <0x1>;
		phandle = <0x2e2>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		adsp-sleepmon {
			compatible = "qcom,adsp-sleepmon";
			phandle = <0x3b1>;
			qcom,wait_time_lpi = <0x2d>;
			qcom,wait_time_lpm = <0x2d>;
		};

		apps-smmu@15000000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			dma-coherent;
			interrupts = <0x0 0x41 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x18b 0x4 0x0 0x18c 0x4 0x0 0x18d 0x4 0x0 0x18e 0x4 0x0 0x18f 0x4 0x0 0x190 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x19c 0x4 0x0 0x1a5 0x4 0x0 0x2c2 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4 0x0 0x2b1 0x4 0x0 0x2b2 0x4 0x0 0x2b3 0x4 0x0 0x2b4 0x4 0x0 0x2b5 0x4 0x0 0x2b6 0x4 0x0 0x2b7 0x4 0x0 0x2b8 0x4>;
			phandle = <0x3e>;
			qcom,actlr = <0x18a0 0x0 0x103 0x18e0 0x0 0x103 0x800 0x20 0x1 0x1800 0xc0 0x1 0x1820 0x0 0x1 0x1860 0x0 0x1 0xc01 0x20 0x303 0xc02 0x20 0x303 0xc03 0x20 0x303 0xc04 0x20 0x303 0xc05 0x20 0x303 0xc06 0x20 0x303 0xc07 0x20 0x303 0xc08 0x20 0x303 0xc09 0x20 0x303 0xc0c 0x20 0x303 0xc0d 0x20 0x303 0xc0e 0x20 0x303 0xc0f 0x20 0x303 0x1961 0x0 0x303 0x1962 0x0 0x303 0x1963 0x0 0x303 0x1964 0x0 0x303 0x1965 0x0 0x303 0x1966 0x0 0x303 0x1967 0x0 0x303 0x1968 0x0 0x303 0x1969 0x0 0x303 0x196c 0x0 0x303 0x196d 0x0 0x303 0x196e 0x0 0x303 0x196f 0x0 0x303 0x19c1 0x10 0x303 0x19c2 0x10 0x303 0x19c3 0x10 0x303 0x19c4 0x10 0x303 0x19c5 0x10 0x303 0x19c6 0x10 0x303 0x19c7 0x10 0x303 0x19c8 0x10 0x303 0x19c9 0x10 0x303 0x19cc 0x10 0x303 0x19cd 0x10 0x303 0x19ce 0x10 0x303 0x19cf 0x10 0x303 0x1c00 0x2 0x1 0x1c01 0x0 0x1 0x1920 0x0 0x103 0x1923 0x0 0x103 0x1924 0x0 0x103 0x1940 0x0 0x103 0x1941 0x4 0x103 0x1943 0x0 0x103 0x1944 0x0 0x103 0x1947 0x0 0x103>;
			qcom,handoff-smrs = <0x1c00 0x2>;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x15000000 0x100000 0x151fe000 0x40>;
			reg-names = "base", "tcu-base";

			anoc_1_qtb@16f0000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				interconnects = <0xda 0x9 0x3d 0x200>;
				phandle = <0x3cd>;
				qcom,iova-width = <0x24>;
				qcom,num-qtb-ports = <0x1>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x16f0000 0x1000 0x16e1100 0x1000>;
				reg-names = "base", "debugchain-base";
			};

			anoc_2_qtb@171a000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				interconnects = <0xda 0xa 0x3d 0x200>;
				phandle = <0x3ce>;
				qcom,iova-width = <0x24>;
				qcom,num-qtb-ports = <0x1>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x171a000 0x1000 0x16e1100 0x1000>;
				reg-names = "base", "debugchain-base";
			};

			cam_hf_qtb@17d2000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				interconnects = <0xdb 0xb 0x3d 0x200>;
				phandle = <0x3cf>;
				qcom,iova-width = <0x24>;
				qcom,num-qtb-ports = <0x2>;
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0x17d2000 0x1000 0x1783000 0x1000>;
				reg-names = "base", "debugchain-base";
			};

			lpass_qtb@503000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				interconnects = <0x65 0x29 0x3d 0x200>;
				phandle = <0x3d1>;
				qcom,iova-width = <0x20>;
				qcom,num-qtb-ports = <0x1>;
				qcom,stream-id-range = <0x1000 0x400>;
				reg = <0x503000 0x1000 0x511000 0x1000>;
				reg-names = "base", "debugchain-base";
			};

			mdp_hf_qtb@17d0000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				interconnects = <0xdb 0x14 0x3d 0x200>;
				phandle = <0x3d4>;
				qcom,iova-width = <0x20>;
				qcom,num-qtb-ports = <0x2>;
				qcom,stream-id-range = <0x1c00 0x400>;
				reg = <0x17d0000 0x1000 0x1783000 0x1000>;
				reg-names = "base", "debugchain-base";
			};

			nsp_qtb@523000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				interconnects = <0x6d 0x2a 0x3d 0x200>;
				phandle = <0x3d0>;
				qcom,iova-width = <0x22>;
				qcom,num-qtb-ports = <0x2>;
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0x523000 0x1000 0x532000 0x1000>;
				reg-names = "base", "debugchain-base";
			};

			pcie_qtb@16cd000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				interconnects = <0xdc 0x2d 0x3d 0x200>;
				phandle = <0x3d2>;
				qcom,iova-width = <0x24>;
				qcom,num-qtb-ports = <0x1>;
				qcom,opt-out-tbu-halting;
				qcom,stream-id-range = <0x1400 0x400>;
				reg = <0x16cd000 0x1000 0x16c3000 0x1000>;
				reg-names = "base", "debugchain-base";
			};

			sf_qtb@17d1000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				interconnects = <0xdb 0x1d 0x3d 0x200>;
				phandle = <0x3d3>;
				qcom,iova-width = <0x24>;
				qcom,num-qtb-ports = <0x2>;
				qcom,stream-id-range = <0x1800 0x400>;
				reg = <0x17d1000 0x1000 0x1783000 0x1000>;
				reg-names = "base", "debugchain-base";
			};
		};

		apps_rsc@17a00000 {
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x3 0x4 0x0 0x4 0x4 0x0 0x5 0x4>;
			label = "apps_rsc";
			phandle = <0x2e4>;
			power-domains = <0x1f>;
			qcom,drv-count = <0x3>;
			reg = <0x17a00000 0x10000 0x17a10000 0x10000 0x17a20000 0x10000>;
			reg-names = "drv-0", "drv-1", "drv-2";

			drv@2 {
				phandle = <0x2e5>;
				qcom,drv-id = <0x2>;
				qcom,tcs-offset = <0xd00>;

				bcm_voter {
					compatible = "qcom,bcm-voter";
					phandle = <0x32>;
				};

				channel@0 {
					qcom,tcs-config = <0x2 0x3 0x0 0x2 0x1 0x2 0x3 0x0 0x4 0x1>;
				};

				clock-controller {
					#clock-cells = <0x1>;
					compatible = "qcom,kalama-rpmh-clk";
					phandle = <0x38>;
				};

				qcom,dcvs-fp {
					compatible = "qcom,dcvs-fp";
					phandle = <0x82>;
					qcom,ddr-bcm-name = "MC4";
					qcom,llcc-bcm-name = "SH5";
				};

				rpmh-regulator-bobb1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0xf4240 0x1e8480>;
					qcom,regulator-type = "pmic5-bob";
					qcom,resource-name = "bobb1";
					qcom,supported-modes = <0x0 0x3 0x4>;

					regulator-pm-humu-bob1 {
						phandle = <0x2f7>;
						qcom,init-mode = <0x0>;
						qcom,init-voltage = <0x324b00>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x3c6cc0>;
						regulator-min-microvolt = <0x2de600>;
						regulator-name = "pm_humu_bob1";
					};
				};

				rpmh-regulator-bobb2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0xf4240 0x1e8480>;
					qcom,regulator-type = "pmic5-bob";
					qcom,resource-name = "bobb2";
					qcom,supported-modes = <0x0 0x3 0x4>;

					regulator-pm-humu-bob2 {
						phandle = <0x2f8>;
						qcom,init-mode = <0x0>;
						qcom,init-voltage = <0x298100>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2de600>;
						regulator-min-microvolt = <0x294280>;
						regulator-name = "pm_humu_bob2";
					};
				};

				rpmh-regulator-cxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					proxy-supply = <0x23>;
					qcom,resource-name = "cx.lvl";

					regulator-pm-v6e-s6-level {
						phandle = <0x23>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v6e_s6_level";
					};

					regulator-pm-v6e-s6-level-ao {
						phandle = <0x2e6>;
						qcom,init-voltage-level = <0x10>;
						qcom,set = <0x1>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v6e_s6_level_ao";
					};

					regulator-pm-v6e-s6-mmcx-sup-level {
						phandle = <0x25>;
						qcom,init-voltage-level = <0x30>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x30>;
						regulator-name = "pm_v6e_s6_mmcx_sup_level";
					};
				};

				rpmh-regulator-ebilvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "ebi.lvl";

					regulator-pm-v8-s3-level {
						phandle = <0x2e9>;
						qcom,init-voltage-level = <0x10>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v8_s3_level";
					};
				};

				rpmh-regulator-gfxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "gfx.lvl";

					regulator-pm-v6d-s5-level {
						phandle = <0x28>;
						qcom,init-voltage-level = <0x10>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v6d_s5_level";
					};
				};

				rpmh-regulator-lcxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "lcx.lvl";

					regulator-pm-v6d-s4-level {
						phandle = <0x63>;
						qcom,init-voltage-level = <0x10>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v6d_s4_level";
					};
				};

				rpmh-regulator-ldob1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob1";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l1 {
						phandle = <0x2eb>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm_humu_l1";
					};
				};

				rpmh-regulator-ldob10 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob10";

					regulator-pm-humu-l10 {
						phandle = <0x2f2>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm_humu_l10";
					};
				};

				rpmh-regulator-ldob11 {
					compatible = "qcom,rpmh-vrm-regulator";
					proxy-supply = <0x29>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob11";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l11 {
						phandle = <0x29>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x124f80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x16f300>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pm_humu_l11";
					};
				};

				rpmh-regulator-ldob12 {
					compatible = "qcom,rpmh-vrm-regulator";
					proxy-supply = <0x2a>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob12";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l12 {
						phandle = <0x2a>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm_humu_l12";
					};
				};

				rpmh-regulator-ldob13 {
					compatible = "qcom,rpmh-vrm-regulator";
					proxy-supply = <0x2b>;
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob13";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l13 {
						phandle = <0x2b>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x2dc6c0>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2dc6c0>;
						regulator-min-microvolt = <0x2dc6c0>;
						regulator-name = "pm_humu_l13";
					};
				};

				rpmh-regulator-ldob14 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob14";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l14 {
						phandle = <0x2f3>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x30d400>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x30d400>;
						regulator-min-microvolt = <0x30d400>;
						regulator-name = "pm_humu_l14";
					};
				};

				rpmh-regulator-ldob15 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob15";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l15 {
						phandle = <0x2f4>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm_humu_l15";
					};
				};

				rpmh-regulator-ldob16 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob16";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l16 {
						phandle = <0x2f5>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x2ab980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm_humu_l16";
					};
				};

				rpmh-regulator-ldob17 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob17";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l17 {
						phandle = <0x2f6>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x263540>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x263540>;
						regulator-min-microvolt = <0x263540>;
						regulator-name = "pm_humu_l17";
					};
				};

				rpmh-regulator-ldob2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob2";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l2 {
						phandle = <0x2ec>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x2de600>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2de600>;
						regulator-min-microvolt = <0x2de600>;
						regulator-name = "pm_humu_l2";
					};
				};

				rpmh-regulator-ldob5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob5";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l5 {
						phandle = <0x2ed>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x2f5d00>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2f5d00>;
						regulator-min-microvolt = <0x2f5d00>;
						regulator-name = "pm_humu_l5";
					};
				};

				rpmh-regulator-ldob6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob6";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l6 {
						phandle = <0x2ee>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2de600>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm_humu_l6";
					};
				};

				rpmh-regulator-ldob7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob7";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l7 {
						phandle = <0x2ef>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2de600>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm_humu_l7";
					};
				};

				rpmh-regulator-ldob8 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob8";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l8 {
						phandle = <0x2f0>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2de600>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm_humu_l8";
					};
				};

				rpmh-regulator-ldob9 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x2710>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldob9";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-humu-l9 {
						phandle = <0x2f1>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x2d2a80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x326a40>;
						regulator-min-microvolt = <0x2d2a80>;
						regulator-name = "pm_humu_l9";
					};
				};

				rpmh-regulator-ldoc1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldoc1";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6c-l1 {
						phandle = <0x2f9>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x101d00>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x101d00>;
						regulator-name = "pm_v6c_l1";
					};
				};

				rpmh-regulator-ldoc2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldoc2";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6c-l2 {
						phandle = <0x2fa>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x101d00>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x101d00>;
						regulator-min-microvolt = <0xd4670>;
						regulator-name = "pm_v6c_l2";
					};
				};

				rpmh-regulator-ldoc3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldoc3";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6c-l3 {
						phandle = <0x2b1>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xdea80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdea80>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-name = "pm_v6c_l3";
					};
				};

				rpmh-regulator-ldod1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldod1";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6d-l1 {
						phandle = <0x2fb>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xdea80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xe09c0>;
						regulator-min-microvolt = <0xdea80>;
						regulator-name = "pm_v6d_l1";
					};
				};

				rpmh-regulator-ldoe1 {
					compatible = "qcom,rpmh-vrm-regulator";
					proxy-supply = <0x2c>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldoe1";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6e-l1 {
						phandle = <0x2c>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xd6d80>;
						qcom,proxy-consumer-enable;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdea80>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-name = "pm_v6e_l1";
					};

					regulator-pm-v6e-l1-ao {
						phandle = <0x2b6>;
						qcom,init-mode = <0x2>;
						qcom,init-voltage = <0xd6d80>;
						qcom,set = <0x1>;
						regulator-max-microvolt = <0xd6d80>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-name = "pm_v6e_l1_ao";
					};

					regulator-pm-v6e-l1-so {
						qcom,init-enable = <0x0>;
						qcom,init-mode = <0x2>;
						qcom,init-voltage = <0xd6d80>;
						qcom,set = <0x2>;
						regulator-max-microvolt = <0xd6d80>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-name = "pm_v6e_l1_so";
					};
				};

				rpmh-regulator-ldoe2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldoe2";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6e-l2 {
						phandle = <0x2fe>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xdcb40>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xecd10>;
						regulator-min-microvolt = <0xd4670>;
						regulator-name = "pm_v6e_l2";
					};
				};

				rpmh-regulator-ldoe3 {
					compatible = "qcom,rpmh-vrm-regulator";
					proxy-supply = <0x2d>;
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldoe3";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6e-l3 {
						phandle = <0x2d>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x124f80>;
						qcom,proxy-consumer-enable;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pm_v6e_l3";
					};

					regulator-pm-v6e-l3-ao {
						phandle = <0x2b7>;
						qcom,init-mode = <0x2>;
						qcom,init-voltage = <0x124f80>;
						qcom,set = <0x1>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pm_v6e_l3_ao";
					};

					regulator-pm-v6e-l3-so {
						qcom,init-enable = <0x0>;
						qcom,init-mode = <0x2>;
						qcom,init-voltage = <0x124f80>;
						qcom,set = <0x2>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pm_v6e_l3_so";
					};
				};

				rpmh-regulator-ldof1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldof1";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v8-l1 {
						phandle = <0x300>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xdea80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdea80>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-name = "pm_v8_l1";
					};
				};

				rpmh-regulator-ldof2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldof2";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v8-l2 {
						phandle = <0x301>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xd6d80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdea80>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-name = "pm_v8_l2";
					};
				};

				rpmh-regulator-ldof3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldof3";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v8-l3 {
						phandle = <0x29d>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xdea80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdea80>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-name = "pm_v8_l3";
					};
				};

				rpmh-regulator-ldog1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldog1";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6g-l1 {
						phandle = <0x308>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x124f80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x132a40>;
						regulator-min-microvolt = <0x1174c0>;
						regulator-name = "pm_v6g_l1";
					};
				};

				rpmh-regulator-ldog2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldog2";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6g-l2 {
						phandle = <0x309>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x124f80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x10c8e0>;
						regulator-name = "pm_v6g_l2";
					};
				};

				rpmh-regulator-ldog3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldog3";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm-v6g-l3 {
						phandle = <0x30a>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x124f80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pm_v6g_l3";
					};
				};

				rpmh-regulator-ldok1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldok1";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrk-l1 {
						phandle = <0x30b>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xc3500>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdbba0>;
						regulator-min-microvolt = <0x61a80>;
						regulator-name = "pmr_nalojrk_l1";
					};
				};

				rpmh-regulator-ldok2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldok2";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrk-l2 {
						phandle = <0x30c>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xc3500>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdbba0>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "pmr_nalojrk_l2";
					};
				};

				rpmh-regulator-ldok3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldok3";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrk-l3 {
						phandle = <0x30d>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xd6d80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdea80>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-name = "pmr_nalojrk_l3";
					};
				};

				rpmh-regulator-ldok4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldok4";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrk-l4 {
						phandle = <0x30e>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x124f80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pmr_nalojrk_l4";
					};
				};

				rpmh-regulator-ldok5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldok5";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrk-l5 {
						phandle = <0x30f>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xc3500>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xc3500>;
						regulator-min-microvolt = <0xc3500>;
						regulator-name = "pmr_nalojrk_l5";
					};
				};

				rpmh-regulator-ldok6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldok6";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrk-l6 {
						phandle = <0x310>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x1b1980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1cfde0>;
						regulator-min-microvolt = <0x1b1980>;
						regulator-name = "pmr_nalojrk_l6";
					};
				};

				rpmh-regulator-ldok7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldok7";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrk-l7 {
						phandle = <0x311>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x124f80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pmr_nalojrk_l7";
					};
				};

				rpmh-regulator-ldol3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldol3";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrl-l3 {
						phandle = <0x312>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xdea80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdea80>;
						regulator-min-microvolt = <0xd6d80>;
						regulator-name = "pmr_nalojrl_l3";
					};
				};

				rpmh-regulator-ldol4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldol4";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrl-l4 {
						phandle = <0x313>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x124f80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pmr_nalojrl_l4";
					};
				};

				rpmh-regulator-ldol5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldol5";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrl-l5 {
						phandle = <0x314>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xc3500>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xc3500>;
						regulator-min-microvolt = <0xc3500>;
						regulator-name = "pmr_nalojrl_l5";
					};
				};

				rpmh-regulator-ldol6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldol6";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrl-l6 {
						phandle = <0x315>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x1b1980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1b1980>;
						regulator-min-microvolt = <0x1b1980>;
						regulator-name = "pmr_nalojrl_l6";
					};
				};

				rpmh-regulator-ldol7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldol7";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pmr-nalojrl-l7 {
						phandle = <0x316>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0xb7980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xdbba0>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "pmr_nalojrl_l7";
					};
				};

				rpmh-regulator-ldom1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldom1";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm8010m-l1 {
						phandle = <0x317>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x101d00>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x101d00>;
						regulator-min-microvolt = <0x101d00>;
						regulator-name = "pm8010m_l1";
					};
				};

				rpmh-regulator-ldom2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldom2";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm8010m-l2 {
						phandle = <0x318>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x101d00>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x101d00>;
						regulator-min-microvolt = <0x101d00>;
						regulator-name = "pm8010m_l2";
					};
				};

				rpmh-regulator-ldom3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom3";

					regulator-pm8010m-l3 {
						phandle = <0x319>;
						qcom,init-voltage = <0x2ab980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8010m_l3";
					};
				};

				rpmh-regulator-ldom4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom4";

					regulator-pm8010m-l4 {
						phandle = <0x31a>;
						qcom,init-voltage = <0x2ab980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8010m_l4";
					};
				};

				rpmh-regulator-ldom5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom5";

					regulator-pm8010m-l5 {
						phandle = <0x31b>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm8010m_l5";
					};
				};

				rpmh-regulator-ldom6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom6";

					regulator-pm8010m-l6 {
						phandle = <0x31c>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm8010m_l6";
					};
				};

				rpmh-regulator-ldom7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldom7";

					regulator-pm8010m-l7 {
						phandle = <0x31d>;
						qcom,init-voltage = <0x2ab980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2c4fc0>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8010m_l7";
					};
				};

				rpmh-regulator-ldon1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldon1";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm8010n-l1 {
						phandle = <0x31e>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x10d880>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x10d880>;
						regulator-min-microvolt = <0x10d880>;
						regulator-name = "pm8010n_l1";
					};
				};

				rpmh-regulator-ldon2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,mode-threshold-currents = <0x0 0x7530>;
					qcom,regulator-type = "pmic5-ldo";
					qcom,resource-name = "ldon2";
					qcom,supported-modes = <0x2 0x4>;

					regulator-pm8010n-l2 {
						phandle = <0x31f>;
						qcom,init-mode = <0x4>;
						qcom,init-voltage = <0x10d880>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x10d880>;
						regulator-min-microvolt = <0x10d880>;
						regulator-name = "pm8010n_l2";
					};
				};

				rpmh-regulator-ldon3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon3";

					regulator-pm8010n-l3 {
						phandle = <0x320>;
						qcom,init-voltage = <0x2ab980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8010n_l3";
					};
				};

				rpmh-regulator-ldon4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon4";

					regulator-pm8010n-l4 {
						phandle = <0x321>;
						qcom,init-voltage = <0x2ab980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8010n_l4";
					};
				};

				rpmh-regulator-ldon5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon5";

					regulator-pm8010n-l5 {
						phandle = <0x322>;
						qcom,init-voltage = <0x1b7740>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm8010n_l5";
					};
				};

				rpmh-regulator-ldon6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon6";

					regulator-pm8010n-l6 {
						phandle = <0x323>;
						qcom,init-voltage = <0x326a40>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x326a40>;
						regulator-min-microvolt = <0x326a40>;
						regulator-name = "pm8010n_l6";
					};
				};

				rpmh-regulator-ldon7 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "ldon7";

					regulator-pm8010n-l7 {
						phandle = <0x324>;
						qcom,init-voltage = <0x2d2a80>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x2d2a80>;
						regulator-min-microvolt = <0x2d2a80>;
						regulator-name = "pm8010n_l7";
					};
				};

				rpmh-regulator-lmxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "lmx.lvl";

					regulator-pm-v6d-l2-level {
						phandle = <0x64>;
						qcom,init-voltage-level = <0x10>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v6d_l2_level";
					};
				};

				rpmh-regulator-mmcxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					proxy-supply = <0x24>;
					qcom,resource-name = "mmcx.lvl";

					regulator-pm-v6e-s1-level {
						phandle = <0x24>;
						pm_v6e_s1_level-parent-supply = <0x25>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x40>;
						regulator-name = "pm_v6e_s1_level";
					};

					regulator-pm-v6e-s1-level-ao {
						phandle = <0x2e7>;
						qcom,init-voltage-level = <0x40>;
						qcom,set = <0x1>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x40>;
						regulator-name = "pm_v6e_s1_level_ao";
					};

					regulator-pm-v6e-s1-level-so {
						qcom,init-voltage-level = <0x40>;
						qcom,set = <0x2>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x40>;
						regulator-name = "pm_v6e_s1_level_so";
					};
				};

				rpmh-regulator-msslvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "mss.lvl";

					regulator-pm-v8-s7-level {
						phandle = <0x70>;
						qcom,init-voltage-level = <0x10>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v8_s7_level";
					};
				};

				rpmh-regulator-mxclvl {
					compatible = "qcom,rpmh-arc-regulator";
					proxy-supply = <0x27>;
					qcom,resource-name = "mxc.lvl";

					regulator-pm-v8-s5-gfx-voter-level {
						phandle = <0x2c2>;
						pm_v8_s5_gfx_voter_level-parent-supply = <0x28>;
						qcom,init-voltage-level = <0x30>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x30>;
						regulator-name = "pm_v8_s5_gfx_voter_level";
					};

					regulator-pm-v8-s5-level {
						phandle = <0x27>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v8_s5_level";
					};

					regulator-pm-v8-s5-level-ao {
						phandle = <0x2ea>;
						qcom,init-voltage-level = <0x10>;
						qcom,set = <0x1>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v8_s5_level_ao";
					};

					regulator-pm-v8-s5-mmcx-voter-level {
						phandle = <0x2b8>;
						pm_v8_s5_mmcx_voter_level-parent-supply = <0x24>;
						qcom,init-voltage-level = <0x30>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x30>;
						regulator-name = "pm_v8_s5_mmcx_voter_level";
					};
				};

				rpmh-regulator-mxlvl {
					compatible = "qcom,rpmh-arc-regulator";
					proxy-supply = <0x26>;
					qcom,resource-name = "mx.lvl";

					regulator-pm-v6e-s3-level {
						phandle = <0x26>;
						qcom,init-voltage-level = <0x180>;
						qcom,proxy-consumer-enable;
						qcom,proxy-consumer-voltage = <0x180 0xffff>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v6e_s3_level";
					};

					regulator-pm-v6e-s3-level-ao {
						phandle = <0x2e8>;
						qcom,init-voltage-level = <0x10>;
						qcom,set = <0x1>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v6e_s3_level_ao";
					};
				};

				rpmh-regulator-nsplvl {
					compatible = "qcom,rpmh-arc-regulator";
					qcom,resource-name = "nsp.lvl";

					regulator-pm-v8-s1-level {
						phandle = <0x6a>;
						qcom,init-voltage-level = <0x10>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xffff>;
						regulator-min-microvolt = <0x10>;
						regulator-name = "pm_v8_s1_level";
					};
				};

				rpmh-regulator-smpe4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpe4";

					regulator-pm-v6e-s4 {
						phandle = <0x2fc>;
						qcom,init-voltage = <0xe86c0>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xf03c0>;
						regulator-min-microvolt = <0xdcb40>;
						regulator-name = "pm_v6e_s4";
					};
				};

				rpmh-regulator-smpe5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpe5";

					regulator-pm-v6e-s5 {
						phandle = <0x2fd>;
						qcom,init-voltage = <0x107ac0>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x111700>;
						regulator-min-microvolt = <0xf6950>;
						regulator-name = "pm_v6e_s5";
					};
				};

				rpmh-regulator-smpf4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpf4";

					regulator-pm-v8-s4 {
						phandle = <0x2ff>;
						qcom,init-voltage = <0x7a120>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xaae60>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "pm_v8_s4";
					};
				};

				rpmh-regulator-smpg1 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpg1";

					regulator-pm-v6g-s1 {
						phandle = <0x302>;
						qcom,init-voltage = <0x132a40>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x13d620>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pm_v6g_s1";
					};
				};

				rpmh-regulator-smpg2 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpg2";

					regulator-pm-v6g-s2 {
						phandle = <0x303>;
						qcom,init-voltage = <0xd0020>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xfcee0>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "pm_v6g_s2";
					};
				};

				rpmh-regulator-smpg3 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpg3";

					regulator-pm-v6g-s3 {
						phandle = <0x304>;
						qcom,init-voltage = <0xb7980>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xf51e0>;
						regulator-min-microvolt = <0x493e0>;
						regulator-name = "pm_v6g_s3";
					};
				};

				rpmh-regulator-smpg4 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpg4";

					regulator-pm-v6g-s4 {
						phandle = <0x305>;
						qcom,init-voltage = <0x13e5c0>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x14a140>;
						regulator-min-microvolt = <0x124f80>;
						regulator-name = "pm_v6g_s4";
					};
				};

				rpmh-regulator-smpg5 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpg5";

					regulator-pm-v6g-s5 {
						phandle = <0x306>;
						qcom,init-voltage = <0xd0020>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0xf51e0>;
						regulator-min-microvolt = <0x7a120>;
						regulator-name = "pm_v6g_s5";
					};
				};

				rpmh-regulator-smpg6 {
					compatible = "qcom,rpmh-vrm-regulator";
					qcom,resource-name = "smpg6";

					regulator-pm-v6g-s6 {
						phandle = <0x307>;
						qcom,init-voltage = <0x1c5200>;
						qcom,set = <0x3>;
						regulator-max-microvolt = <0x1e8480>;
						regulator-min-microvolt = <0x1b7740>;
						regulator-name = "pm_v6g_s6";
					};
				};
			};
		};

		audio_etm0 {
			atid = <0x28 0x29>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			out-ports {

				port {

					endpoint {
						phandle = <0x123>;
						remote-endpoint = <0xde>;
					};
				};
			};
		};

		bamdma@6C04000 {
			#dma-cells = <0x1>;
			compatible = "qcom,bam-v1.7.0";
			interrupts = <0x0 0xa4 0x4>;
			num-channels = <0x1f>;
			phandle = <0x22>;
			qcom,controlled-remotely;
			qcom,ee = <0x1>;
			qcom,num-ees = <0x2>;
			reg = <0x6c04000 0x20000 0x6c8b000 0x1000>;
			reg-names = "bam", "bam_remote_mem";
		};

		bt-qca-converged {
			compatible = "qcom,bt-qca-converged";
			phandle = <0x50b>;
			qcom,converged-dt;
			qcom,wlan-sw-ctrl-gpio = <0x79 0x53 0x0>;

			bt_kiwi {
				compatible = "qcom,kiwi";
				mboxes = <0x60 0x0>;
				pinctrl-0 = <0x50a>;
				pinctrl-names = "default";
				qcom,bt-reset-gpio = <0x79 0x51 0x0>;
				qcom,bt-sw-ctrl-gpio = <0x79 0x52 0x0>;
				qcom,bt-vdd-aon-config = <0xe7ef0 0xe7ef0 0x0 0x1>;
				qcom,bt-vdd-aon-supply = <0x2fc>;
				qcom,bt-vdd-dig-config = <0xe7ef0 0xe7ef0 0x0 0x1>;
				qcom,bt-vdd-dig-supply = <0x2fc>;
				qcom,bt-vdd-rfa1-config = <0x149970 0x149970 0x0 0x1>;
				qcom,bt-vdd-rfa1-supply = <0x305>;
				qcom,bt-vdd-rfa2-config = <0x1cfde0 0x1cfde0 0x0 0x1>;
				qcom,bt-vdd-rfa2-supply = <0x307>;
				qcom,bt-vdd-rfaOp8-config = <0xe7ef0 0xe7ef0 0x0 0x1>;
				qcom,bt-vdd-rfaOp8-supply = <0x2fc>;
				qcom,bt-vdd18-aon-config = <0x1b7740 0x1b7740 0x0 0x1>;
				qcom,bt-vdd18-aon-supply = <0x2f4>;
				qcom,pdc_init_table = "{class: wlan_pdc, ss: rf, res: s4e.v, upval: 916}", "{class: wlan_pdc, ss: rf, res: s4e.v, dwnval: 612}", "{class: wlan_pdc, ss: rf, res: s4g.v, upval: 1316}", "{class: wlan_pdc, ss: rf, res: s4g.v, dwnval: 944}", "{class: wlan_pdc, ss: rf, res: s6g.v, upval: 1864}", "{class: wlan_pdc, ss: rf, res: s6g.v, dwnval: 1820}";
				qcom,wl-reset-gpio = <0x79 0x50 0x0>;
			};

			bt_qca6490 {
				compatible = "qcom,qca6490";
				mboxes = <0x60 0x0>;
				pinctrl-0 = <0x50a>;
				pinctrl-names = "default";
				qcom,bt-reset-gpio = <0x79 0x51 0x0>;
				qcom,bt-sw-ctrl-gpio = <0x79 0x52 0x0>;
				qcom,bt-vdd-aon-config = <0xebd70 0xebd70 0x0 0x1>;
				qcom,bt-vdd-aon-supply = <0x2fc>;
				qcom,bt-vdd-dig-config = <0xebd70 0xebd70 0x0 0x1>;
				qcom,bt-vdd-dig-supply = <0x2fc>;
				qcom,bt-vdd-io-config = <0x1b7740 0x1b7740 0x0 0x1>;
				qcom,bt-vdd-io-supply = <0x2f4>;
				qcom,bt-vdd-rfa1-config = <0x1cfde0 0x1cfde0 0x0 0x1>;
				qcom,bt-vdd-rfa1-supply = <0x307>;
				qcom,bt-vdd-rfa2-config = <0x149970 0x149970 0x0 0x1>;
				qcom,bt-vdd-rfa2-supply = <0x305>;
				qcom,bt-vdd-rfaOp8-config = <0xebd70 0xebd70 0x0 0x1>;
				qcom,bt-vdd-rfaOp8-supply = <0x2fc>;
				qcom,pdc_init_table = "{class: wlan_pdc, ss: rf, res: s4e.v, upval: 966}", "{class: wlan_pdc, ss: rf, res: s4e.v, dwnval: 615}", "{class: wlan_pdc, ss: rf, res: s4g.v, upval: 1350}", "{class: wlan_pdc, ss: rf, res: s4g.v, dwnval: 945}", "{class: wlan_pdc, ss: rf, res: s6g.v, upval: 1900}", "{class: wlan_pdc, ss: rf, res: s6g.v, dwnval: 1825}", "{class: wlan_pdc, ss: rf, res: s2g.m, enable: 1}", "{class: wlan_pdc, ss: rf, res: s2g.v, enable: 1}", "{class: wlan_pdc, ss: rf, res: s2g.v, upval: 1012}", "{class: wlan_pdc, ss: rf, res: s2g.v, dwnval: 515}";
				qcom,wl-reset-gpio = <0x79 0x50 0x0>;
			};
		};

		cache-controller@25000000 {
			cap-based-alloc-and-pwr-collapse;
			compatible = "qcom,kalama-llcc", "qcom,llcc-v41";
			interrupts = <0x0 0x10a 0x4>;
			reg = <0x25000000 0x800000 0x25800000 0x200000>;
			reg-names = "llcc_base", "llcc_broadcast_base";

			llcc-perfmon {
				clock-names = "qdss_clk";
				clocks = <0x5c 0x0>;
				compatible = "qcom,llcc-perfmon";
			};
		};

		cam_rsc@add9000 {
			clocks = <0x2e 0x3a>;
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x170 0x4 0x0 0x171 0x4 0x0 0x172 0x4>;
			label = "cam_rsc";
			phandle = <0x326>;
			qcom,drv-count = <0x3>;
			qcom,hw-channel;
			reg = <0xadd9000 0x1000 0xadda000 0x1000 0xaddb000 0x1000>;
			reg-names = "drv-0", "drv-1", "drv-2";

			drv@0 {
				phandle = <0x327>;
				qcom,drv-id = <0x0>;
				qcom,tcs-offset = <0x520>;

				bcm_voter {
					compatible = "qcom,bcm-voter";
					phandle = <0x34>;
				};

				channel@0 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};

				channel@1 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};
			};

			drv@1 {
				phandle = <0x328>;
				qcom,drv-id = <0x1>;
				qcom,tcs-offset = <0x520>;

				bcm_voter {
					compatible = "qcom,bcm-voter";
					phandle = <0x35>;
				};

				channel@0 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};

				channel@1 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};
			};

			drv@2 {
				phandle = <0x329>;
				qcom,drv-id = <0x2>;
				qcom,tcs-offset = <0x520>;

				bcm_voter {
					compatible = "qcom,bcm-voter";
					phandle = <0x36>;
				};

				channel@0 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};

				channel@1 {
					qcom,tcs-config = <0x2 0x0 0x1 0x1 0x0 0x1 0x3 0x0 0x4 0x0>;
				};
			};
		};

		clock-controller@0 {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src", "camcc", "dispcc", "gcc", "gpucc", "tcsrcc", "videocc";
			clocks = <0x38 0x0 0x2e 0x0 0x2f 0x0 0x37 0x0 0x4e 0x0 0x4f 0x0 0x50 0x0>;
			compatible = "qcom,kalama-debugcc";
			phandle = <0x3ac>;
			qcom,apsscc = <0x4d>;
			qcom,camcc = <0x2e>;
			qcom,dispcc = <0x2f>;
			qcom,gcc = <0x37>;
			qcom,gpucc = <0x4e>;
			qcom,mccc = <0x51>;
			qcom,tcsrcc = <0x4f>;
			qcom,videocc = <0x50>;
		};

		clock-controller@100000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "pcie_0_pipe_clk", "pcie_1_phy_aux_clk", "pcie_1_pipe_clk", "sleep_clk", "ufs_phy_rx_symbol_0_clk", "ufs_phy_rx_symbol_1_clk", "ufs_phy_tx_symbol_0_clk", "usb3_phy_wrapper_gcc_usb30_pipe_clk";
			clocks = <0x38 0x0 0x46 0x47 0x48 0x45 0x49 0x4a 0x4b 0x4c>;
			compatible = "qcom,kalama-gcc", "syscon";
			phandle = <0x37>;
			reg = <0x100000 0x1f4200>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x23>;
			vdd_mxa-supply = <0x26>;
		};

		clock-controller@1fc0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,kalama-tcsrcc", "syscon";
			phandle = <0x4f>;
			reg = <0x1fc0000 0x30000>;
			reg-name = "cc_base";
		};

		clock-controller@3d90000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "gpll0_out_main", "gpll0_out_main_div";
			clocks = <0x38 0x0 0x37 0x1e 0x37 0x1f>;
			compatible = "qcom,kalama-gpucc", "syscon";
			phandle = <0x4e>;
			reg = <0x3d90000 0xa000>;
			reg-name = "cc_base";
			vdd_cx-supply = <0x23>;
			vdd_mx-supply = <0x26>;
			vdd_mxc-supply = <0x27>;
		};

		clock-controller@aaf0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			clocks = <0x38 0x0 0x38 0x1 0x45 0x37 0xa7>;
			compatible = "qcom,kalama-videocc", "syscon";
			phandle = <0x50>;
			reg = <0xaaf0000 0x10000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x24>;
			vdd_mxc-supply = <0x27>;
		};

		clock-controller@ade0000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk", "iface";
			clocks = <0x38 0x0 0x38 0x1 0x45 0x37 0x6>;
			compatible = "qcom,kalama-camcc", "syscon";
			phandle = <0x2e>;
			reg = <0xade0000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x24>;
			vdd_mxa-supply = <0x26>;
			vdd_mxc-supply = <0x27>;
		};

		clock-controller@af00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			clock-names = "bi_tcxo", "sleep_clk", "iface";
			clocks = <0x38 0x0 0x45 0x37 0xf>;
			compatible = "qcom,kalama-dispcc", "syscon";
			phandle = <0x2f>;
			reg = <0xaf00000 0x20000>;
			reg-name = "cc_base";
			vdd_mm-supply = <0x24>;
			vdd_mxa-supply = <0x26>;
		};

		clocks {

			sleep_clk {
				#clock-cells = <0x0>;
				clock-frequency = <0x7d00>;
				clock-output-names = "sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x45>;
			};

			xo_board {
				#clock-cells = <0x0>;
				clock-frequency = <0x493e000>;
				clock-output-names = "xo_board";
				compatible = "fixed-clock";
				phandle = <0x3ab>;
			};
		};

		cluster-device {
			compatible = "qcom,lpm-cluster-dev";
			power-domains = <0x1f>;
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x7 0x4>;
			phandle = <0x334>;
		};

		cpuss-sleep-stats@17800054 {
			compatible = "qcom,cpuss-sleep-stats";
			num-cpus = <0x8>;
			reg = <0x17800054 0x4 0x17810054 0x4 0x17820054 0x4 0x17830054 0x4 0x17840054 0x4 0x17850054 0x4 0x17860054 0x4 0x17870054 0x4 0x178a0098 0x4 0x178c0000 0x10000>;
			reg-names = "seq_lpm_cntr_cfg_cpu0", "seq_lpm_cntr_cfg_cpu1", "seq_lpm_cntr_cfg_cpu2", "seq_lpm_cntr_cfg_cpu3", "seq_lpm_cntr_cfg_cpu4", "seq_lpm_cntr_cfg_cpu5", "seq_lpm_cntr_cfg_cpu6", "seq_lpm_cntr_cfg_cpu7", "l3_seq_lpm_cntr_cfg", "apss_seq_mem_base";
		};

		csr@10001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x1cb>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x10001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@10b11000 {
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x42d>;
			qcom,blk-size = <0x1>;
			qcom,msr-support;
			qcom,timestamp-support;
			reg = <0x10b11000 0x1000 0x10b110f8 0x50>;
			reg-names = "csr-base", "msr-base";
		};

		cti@10010000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-qc_cti";
			phandle = <0x42e>;
			pinctrl-0 = <0x1ce>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x10>;
			qcom,extended_cti;
			reg = <0x10010000 0x1000>;
		};

		cti@10802000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-modem_tp_cti";
			phandle = <0x452>;
			qcom,extended_cti;
			reg = <0x10802000 0x1000>;
		};

		cti@1080b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mss_q6_cti";
			phandle = <0x44a>;
			reg = <0x1080b000 0x1000>;
		};

		cti@10813000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mss_vq6_cti";
			phandle = <0x44b>;
			reg = <0x10813000 0x1000>;
			status = "disabled";
		};

		cti@10831000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-iris_dl_cti";
			phandle = <0x438>;
			qcom,extended_cti;
			reg = <0x10831000 0x1000>;
		};

		cti@10845000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_dl_cti";
			phandle = <0x434>;
			qcom,extended_cti;
			reg = <0x10845000 0x1000>;
		};

		cti@10881000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-spss_cti";
			phandle = <0x456>;
			qcom,extended_cti;
			reg = <0x10881000 0x1000>;
			status = "disabled";
		};

		cti@10901000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-gpu_dl";
			phandle = <0x437>;
			qcom,extended_cti;
			reg = <0x10901000 0x1000>;
			status = "disabled";
		};

		cti@10961000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			phandle = <0x435>;
			reg = <0x10961000 0x1000>;
			status = "disabled";
		};

		cti@10962000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			phandle = <0x436>;
			reg = <0x10962000 0x1000>;
			status = "disabled";
		};

		cti@10982000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-turing_dl_cti_0";
			phandle = <0x43a>;
			qcom,extended_cti;
			reg = <0x10982000 0x1000>;
		};

		cti@1098b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-turing_q6_cti";
			phandle = <0x43b>;
			reg = <0x1098b000 0x1000>;
		};

		cti@10b00000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-swao_cti";
			phandle = <0x43c>;
			qcom,extended_cti;
			reg = <0x10b00000 0x1000>;
		};

		cti@10b13000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cortex_m3";
			phandle = <0x43f>;
			reg = <0x10b13000 0x1000>;
			status = "disabled";
		};

		cti@10b21000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl2_lpi";
			phandle = <0x43d>;
			qcom,extended_cti;
			reg = <0x10b21000 0x1000>;
			status = "disabled";
		};

		cti@10b41000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_lpi_cti1";
			phandle = <0x440>;
			reg = <0x10b41000 0x1000>;
			status = "disabled";
		};

		cti@10b42000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_ssc_sdc_cti";
			phandle = <0x443>;
			reg = <0x10b42000 0x1000>;
			status = "disabled";
		};

		cti@10b4b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_q6_cti";
			phandle = <0x442>;
			reg = <0x10b4b000 0x1000>;
			status = "disabled";
		};

		cti@10b51000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-lpass_lpi_cti3";
			phandle = <0x441>;
			reg = <0x10b51000 0x1000>;
			status = "disabled";
		};

		cti@10c09000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-dlmm_cti0";
			phandle = <0x430>;
			qcom,extended_cti;
			reg = <0x10c09000 0x1000>;
		};

		cti@10c15000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-camera_dl";
			phandle = <0x447>;
			qcom,extended_cti;
			reg = <0x10c15000 0x1000>;
			status = "disabled";
		};

		cti@10c2a000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cti0";
			phandle = <0x42f>;
			qcom,extended_cti;
			reg = <0x10c2a000 0x1000>;
		};

		cti@10c61000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-mdss_dl_cti";
			phandle = <0x439>;
			qcom,extended_cti;
			reg = <0x10c61000 0x1000>;
		};

		cti@10cc2000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_0";
			phandle = <0x44c>;
			qcom,extended_cti;
			reg = <0x10cc2000 0x1000>;
			status = "disabled";
		};

		cti@10cc3000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_1";
			phandle = <0x44d>;
			qcom,extended_cti;
			reg = <0x10cc3000 0x1000>;
			status = "disabled";
		};

		cti@10cc4000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_2";
			phandle = <0x44e>;
			reg = <0x10cc4000 0x1000>;
			status = "disabled";
		};

		cti@10cc5000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_3";
			phandle = <0x44f>;
			reg = <0x10cc5000 0x1000>;
			status = "disabled";
		};

		cti@10cc6000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cti_4";
			phandle = <0x450>;
			reg = <0x10cc6000 0x1000>;
			status = "disabled";
		};

		cti@10cd1000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-tmess_cpu";
			phandle = <0x451>;
			reg = <0x10cd1000 0x1000>;
			status = "disabled";
		};

		cti@10d02000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			phandle = <0x431>;
			qcom,extended_cti;
			reg = <0x10d02000 0x1000>;
		};

		cti@10d08000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			phandle = <0x43e>;
			qcom,extended_cti;
			reg = <0x10d08000 0x1000>;
		};

		cti@10d11000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddrss_shrm2";
			phandle = <0x454>;
			reg = <0x10d11000 0x1000>;
			status = "disabled";
		};

		cti@10d21000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch02_dl_cti_0";
			phandle = <0x432>;
			qcom,extended_cti;
			reg = <0x10d21000 0x1000>;
		};

		cti@10d31000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-ddr_ch13_dl_cti_0";
			phandle = <0x433>;
			qcom,extended_cti;
			reg = <0x10d31000 0x1000>;
		};

		cti@112060000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu5";
			phandle = <0x45b>;
			reg = <0x12060000 0x1000>;

			trig-conns {
				arm,trig-in-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				arm,trig-out-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				cpu = <0x1c>;
			};
		};

		cti@12010000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu0";
			phandle = <0x455>;
			reg = <0x12010000 0x1000>;

			trig-conns {
				arm,trig-in-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				arm,trig-out-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				cpu = <0x17>;
			};
		};

		cti@12020000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu1";
			phandle = <0x457>;
			reg = <0x12020000 0x1000>;

			trig-conns {
				arm,trig-in-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				arm,trig-out-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				cpu = <0x18>;
			};
		};

		cti@12030000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu2";
			phandle = <0x458>;
			reg = <0x12030000 0x1000>;

			trig-conns {
				arm,trig-in-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				arm,trig-out-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				cpu = <0x19>;
			};
		};

		cti@12040000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu3";
			phandle = <0x459>;
			reg = <0x12040000 0x1000>;

			trig-conns {
				arm,trig-in-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				arm,trig-out-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				cpu = <0x1a>;
			};
		};

		cti@12050000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu4";
			phandle = <0x45a>;
			reg = <0x12050000 0x1000>;

			trig-conns {
				arm,trig-in-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				arm,trig-out-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				cpu = <0x1b>;
			};
		};

		cti@12070000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu6";
			phandle = <0x45c>;
			reg = <0x12070000 0x1000>;

			trig-conns {
				arm,trig-in-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				arm,trig-out-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				cpu = <0x1d>;
			};
		};

		cti@12080000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-cpu7";
			phandle = <0x45d>;
			reg = <0x12080000 0x1000>;

			trig-conns {
				arm,trig-in-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				arm,trig-out-sigs = <0x0 0x1 0x2 0x3 0x4 0x5 0x6 0x7 0x8 0x9>;
				cpu = <0x1e>;
			};
		};

		cti@1382b000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-riscv_cti";
			phandle = <0x448>;
			reg = <0x1382b000 0x1000>;
			status = "disabled";
		};

		cti@1382e000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-riscv_sifive_cti";
			phandle = <0x449>;
			reg = <0x1382e000 0x1000>;
			status = "disabled";
		};

		cti@13862000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_atb_cti";
			phandle = <0x453>;
			qcom,extended_cti;
			reg = <0x13862000 0x1000>;
		};

		cti@138e0000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_cti0";
			phandle = <0x444>;
			reg = <0x138e0000 0x1000>;
		};

		cti@138f0000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_cti1";
			phandle = <0x445>;
			reg = <0x138f0000 0x1000>;
		};

		cti@13900000 {
			arm,primecell-periphid = <0xbb922>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,coresight-cti", "arm,primecell";
			coresight-name = "coresight-cti-apss_cti2";
			phandle = <0x446>;
			reg = <0x13900000 0x1000>;
		};

		dcc_v2@100ff000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x0>;
			ll-reg-offsets = <0x34 0x3c 0x40 0x44 0x4c 0x50 0x68 0x6c 0x38 0xb4 0xbc 0xc0 0xc4 0xcc 0xd0 0xe8 0xec 0xb8 0x134 0x13c 0x140 0x144 0x14c 0x150 0x168 0x16c 0x138 0x1b4 0x1bc 0x1c0 0x1c4 0x1cc 0x1d0 0x1e8 0x1ec 0x1b8 0x234 0x23c 0x240 0x244 0x24c 0x250 0x268 0x26c 0x238 0x2b4 0x2bc 0x2c0 0x2c4 0x2cc 0x2d0 0x2e8 0x2ec 0x2b8 0x334 0x33c 0x340 0x344 0x34c 0x350 0x368 0x36c 0x338 0x3b4 0x3bc 0x3c0 0x3c4 0x3cc 0x3d0 0x3e8 0x3ec 0x3b8>;
			per-ll-reg-cnt = <0x9>;
			phandle = <0x461>;
			qcom,transaction_timeout = <0x0>;
			reg = <0x100ff000 0x1000 0x10080000 0x18000>;
			reg-names = "dcc-base", "dcc-ram-base";

			link_list_0 {
				qcom,curr-link-list = <0x6>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x185000 0x1 0x0 0x1 0x185000 0x1 0x0 0x0 0x185000 0x1 0x0 0x0 0x1084c000 0x1 0x1 0x0 0x10c06000 0x1 0x1 0x1 0x1084c000 0x0 0x1 0x1 0x10c06000 0x0 0x1 0x0 0x1084c000 0x1 0x1 0x0 0x10c06000 0x1 0x1 0x0 0x1fc4080 0x3 0x0 0x0 0x1fc4090 0x1 0x0 0x0 0x6802028 0x1 0x0 0x0 0x68b0404 0x2 0x0 0x0 0x68b0208 0x3 0x0 0x0 0x68b0228 0x3 0x0 0x0 0x68b0248 0x3 0x0 0x0 0x68b0268 0x3 0x0 0x0 0x7200404 0x2 0x0 0x0 0x7200208 0x3 0x0 0x0 0x7200228 0x3 0x0 0x0 0x7200248 0x3 0x0 0x0 0x7200268 0x3 0x0 0x0 0x32302028 0x1 0x0 0x0 0x323b0404 0x2 0x0 0x0 0x323b0208 0x3 0x0 0x0 0x323b0228 0x3 0x0 0x0 0x323b0248 0x3 0x0 0x0 0x323b0268 0x3 0x0 0x0 0x320a4404 0x2 0x0 0x0 0x320a4208 0x3 0x0 0x0 0x320a4228 0x3 0x0 0x0 0x320a4248 0x3 0x0 0x0 0x320a4268 0x3 0x0 0x0 0x4082028 0x1 0x0 0x0 0x4130404 0x2 0x0 0x0 0x4130208 0x3 0x0 0x0 0x4130228 0x3 0x0 0x0 0x4130248 0x3 0x0 0x0 0x4130268 0x3 0x0 0x0 0x4200404 0x2 0x0 0x0 0x4200208 0x3 0x0 0x0 0x4200228 0x3 0x0 0x0 0x4200248 0x3 0x0 0x0 0x4200268 0x3 0x0 0x0 0x1780005c 0x1 0x0 0x0 0x1781005c 0x1 0x0 0x0 0x1782005c 0x1 0x0 0x0 0x1783005c 0x1 0x0 0x0 0x1784005c 0x1 0x0 0x0 0x1785005c 0x1 0x0 0x0 0x1786005c 0x1 0x0 0x0 0x1787005c 0x1 0x0 0x0 0x1740003c 0x1 0x0 0x0 0x17600238 0x1 0x0 0x0 0x17600240 0xb 0x0 0x0 0x17600530 0x1 0x0 0x0 0x1760051c 0x1 0x0 0x0 0x17600524 0x1 0x0 0x0 0x1760052c 0x1 0x0 0x0 0x17600518 0x1 0x0 0x0 0x17600520 0x1 0x0 0x0 0x17600528 0x1 0x0 0x0 0x17600404 0x3 0x0 0x0 0x1760041c 0x3 0x0 0x0 0x17600434 0x1 0x0 0x0 0x1760043c 0x1 0x0 0x0 0x17600440 0x1 0x0 0x0 0x17400438 0x1 0x0 0x0 0x17600044 0x1 0x0 0x0 0x17600500 0x1 0x0 0x0 0x17600504 0x5 0x0 0x0 0x17900908 0x1 0x0 0x0 0x17900c18 0x1 0x0 0x0 0x17901908 0x1 0x0 0x0 0x17901c18 0x1 0x0 0x0 0x17b90810 0x1 0x0 0x0 0x17b90c50 0x1 0x0 0x0 0x17b90814 0x1 0x0 0x0 0x17b90c54 0x1 0x0 0x0 0x17b90818 0x1 0x0 0x0 0x17b90c58 0x1 0x0 0x0 0x17b93a04 0x2 0x0 0x0 0x17ba0810 0x1 0x0 0x0 0x17ba0c50 0x1 0x0 0x0 0x17ba0814 0x1 0x0 0x0 0x17ba0c54 0x1 0x0 0x0 0x17ba0818 0x1 0x0 0x0 0x17ba0c58 0x1 0x0 0x0 0x17ba3a04 0x2 0x0 0x0 0x17b93000 0x50 0x0 0x0 0x17ba3000 0x50 0x0 0x0 0xc201244 0x1 0x0 0x0 0xc202244 0x1 0x0 0x0 0x17b00000 0x1 0x0 0x0 0x17a94030 0x1 0x0 0x0 0x17a9408c 0x1 0x0 0x1 0x17a9409c 0x78 0x0 0x1 0x17a9409c 0x0 0x0 0x1 0x17a94048 0x1 0x0 0x1 0x17a94090 0x0 0x0 0x1 0x17a94090 0x25 0x0 0x0 0x17a94098 0x1 0x0 0x1 0x17a94048 0x1d 0x0 0x1 0x17a94090 0x0 0x0 0x1 0x17a94090 0x25 0x0 0x0 0x17a94098 0x1 0x0 0x0 0x17a90030 0x1 0x0 0x0 0x17a9008c 0x1 0x0 0x1 0x17a9009c 0x78 0x0 0x1 0x17a9009c 0x0 0x0 0x1 0x17a90048 0x1 0x0 0x1 0x17a90090 0x0 0x0 0x1 0x17a90090 0x25 0x0 0x0 0x17a90098 0x1 0x0 0x1 0x17a90048 0x1d 0x0 0x1 0x17a90090 0x0 0x0 0x1 0x17a90090 0x25 0x0 0x0 0x17a90098 0x1 0x0 0x0 0x17a92030 0x1 0x0 0x0 0x17a9208c 0x1 0x0 0x1 0x17a9209c 0x78 0x0 0x1 0x17a9209c 0x0 0x0 0x1 0x17a92048 0x1 0x0 0x1 0x17a92090 0x0 0x0 0x1 0x17a92090 0x25 0x0 0x0 0x17a92098 0x1 0x0 0x1 0x17a92048 0x1d 0x0 0x1 0x17a92090 0x0 0x0 0x1 0x17a92090 0x25 0x0 0x0 0x17a92098 0x1 0x0 0x0 0x17a96030 0x1 0x0 0x0 0x17a9608c 0x1 0x0 0x1 0x17a9609c 0x78 0x0 0x1 0x17a9609c 0x0 0x0 0x1 0x17a96048 0x1 0x0 0x1 0x17a96090 0x0 0x0 0x1 0x17a96090 0x25 0x0 0x0 0x17a96098 0x1 0x0 0x1 0x17a96048 0x1d 0x0 0x1 0x17a96090 0x0 0x0 0x1 0x17a96090 0x25 0x0 0x0 0x17a96098 0x1 0x0 0x0 0x17d98024 0x1 0x0 0x0 0x13822000 0x1 0x1 0x0 0x221c20a4 0x1 0x0 0x0 0x1fc8000 0x1 0x0 0x0 0x17400038 0x1 0x0 0x0 0x17d91020 0x1 0x0 0x0 0x17d92020 0x1 0x0 0x0 0x17d93020 0x1 0x0 0x0 0x17d90020 0x1 0x0 0x0 0x17d9134c 0x1 0x0 0x0 0x17d9234c 0x1 0x0 0x0 0x17d9334c 0x1 0x0 0x0 0x17d9034c 0x1 0x0 0x0 0x17d91300 0x1 0x0 0x0 0x17d92300 0x1 0x0 0x0 0x17d93300 0x1 0x0 0x0 0x17d90300 0x1 0x0 0x0 0x24183040 0x1 0x0 0x0 0x24183048 0x1 0x0 0x0 0x24102010 0x1 0x0 0x0 0x24102020 0x6 0x0 0x0 0x24102410 0x1 0x0 0x0 0x24102420 0x6 0x0 0x0 0x24142010 0x1 0x0 0x0 0x24142020 0x6 0x0 0x0 0x24142410 0x1 0x0 0x0 0x24142420 0x6 0x0 0x0 0x24182010 0x1 0x0 0x0 0x24182020 0x6 0x0 0x0 0x24182410 0x1 0x0 0x0 0x24182420 0x6 0x0 0x0 0x24100810 0x1 0x0 0x0 0x24100838 0x1 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100838 0x1 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100838 0x1 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100838 0x1 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100830 0x2 0x0 0x0 0x24100808 0x2 0x0 0x0 0x24100c10 0x1 0x0 0x0 0x24100c38 0x1 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c38 0x1 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c38 0x1 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c38 0x1 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c30 0x2 0x0 0x0 0x24100c08 0x2 0x0 0x0 0x24140810 0x1 0x0 0x0 0x24140838 0x1 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140838 0x1 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140838 0x1 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140838 0x1 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140830 0x2 0x0 0x0 0x24140808 0x2 0x0 0x0 0x24140c10 0x1 0x0 0x0 0x24140c38 0x1 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c38 0x1 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c38 0x1 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c38 0x1 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c30 0x2 0x0 0x0 0x24140c08 0x2 0x0 0x0 0x24180010 0x1 0x0 0x0 0x24180038 0x1 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180038 0x1 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180038 0x1 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180038 0x1 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180030 0x2 0x0 0x0 0x24180008 0x2 0x0 0x0 0x24180410 0x1 0x0 0x0 0x24180438 0x1 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180438 0x1 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180438 0x1 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180438 0x1 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180430 0x2 0x0 0x0 0x24180408 0x2 0x0 0x0 0x24101018 0x1 0x0 0x0 0x24101008 0x1 0x0 0x0 0x24101010 0x2 0x0 0x0 0x24101010 0x2 0x0 0x0 0x24101010 0x2 0x0 0x0 0x24101010 0x2 0x0 0x0 0x24101098 0x1 0x0 0x0 0x24101088 0x1 0x0 0x0 0x24101090 0x2 0x0 0x0 0x24101090 0x2 0x0 0x0 0x24101090 0x2 0x0 0x0 0x24101090 0x2 0x0 0x0 0x24101090 0x2 0x0 0x0 0x24141018 0x1 0x0 0x0 0x24141008 0x1 0x0 0x0 0x24141010 0x2 0x0 0x0 0x24141010 0x2 0x0 0x0 0x24141010 0x2 0x0 0x0 0x24141010 0x2 0x0 0x0 0x24141098 0x1 0x0 0x0 0x24141088 0x1 0x0 0x0 0x24141090 0x2 0x0 0x0 0x24141090 0x2 0x0 0x0 0x24141090 0x2 0x0 0x0 0x24141090 0x2 0x0 0x0 0x24141090 0x2 0x0 0x0 0x24181018 0x1 0x0 0x0 0x24181008 0x1 0x0 0x0 0x24181010 0x2 0x0 0x0 0x24181010 0x2 0x0 0x0 0x24181010 0x2 0x0 0x0 0x24181098 0x1 0x0 0x0 0x24181088 0x1 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x24181090 0x2 0x0 0x0 0x17800010 0x1 0x0 0x0 0x17800024 0x1 0x0 0x0 0x17800038 0x1 0x0 0x0 0x1780003c 0x1 0x0 0x0 0x17800040 0x1 0x0 0x0 0x17800044 0x1 0x0 0x0 0x17800048 0x1 0x0 0x0 0x1780004c 0x1 0x0 0x0 0x17800058 0x1 0x0 0x0 0x1780005c 0x1 0x0 0x0 0x17800060 0x1 0x0 0x0 0x17800064 0x1 0x0 0x0 0x1780006c 0x1 0x0 0x0 0x178000f0 0x1 0x0 0x0 0x178000f4 0x1 0x0 0x0 0x17810010 0x1 0x0 0x0 0x17810024 0x1 0x0 0x0 0x17810038 0x1 0x0 0x0 0x1781003c 0x1 0x0 0x0 0x17810040 0x1 0x0 0x0 0x17810044 0x1 0x0 0x0 0x17810048 0x1 0x0 0x0 0x1781004c 0x1 0x0 0x0 0x17810058 0x1 0x0 0x0 0x1781005c 0x1 0x0 0x0 0x17810060 0x1 0x0 0x0 0x17810064 0x1 0x0 0x0 0x1781006c 0x1 0x0 0x0 0x178100f0 0x1 0x0 0x0 0x178100f4 0x1 0x0 0x0 0x17820010 0x1 0x0 0x0 0x17820024 0x1 0x0 0x0 0x17820038 0x1 0x0 0x0 0x1782003c 0x1 0x0 0x0 0x17820040 0x1 0x0 0x0 0x17820044 0x1 0x0 0x0 0x17820048 0x1 0x0 0x0 0x1782004c 0x1 0x0 0x0 0x17820058 0x1 0x0 0x0 0x1782005c 0x1 0x0 0x0 0x17820060 0x1 0x0 0x0 0x17820064 0x1 0x0 0x0 0x178200f0 0x1 0x0 0x0 0x178200f4 0x1 0x0 0x0 0x17830010 0x1 0x0 0x0 0x17830024 0x1 0x0 0x0 0x17830038 0x1 0x0 0x0 0x1783003c 0x1 0x0 0x0 0x17830040 0x1 0x0 0x0 0x17830044 0x1 0x0 0x0 0x17830048 0x1 0x0 0x0 0x1783004c 0x1 0x0 0x0 0x17830058 0x1 0x0 0x0 0x1783005c 0x1 0x0 0x0 0x17830060 0x1 0x0 0x0 0x17830064 0x1 0x0 0x0 0x178300f0 0x1 0x0 0x0 0x178300f4 0x1 0x0 0x0 0x17840010 0x1 0x0 0x0 0x17840024 0x1 0x0 0x0 0x17840038 0x1 0x0 0x0 0x1784003c 0x1 0x0 0x0 0x17840040 0x1 0x0 0x0 0x17840044 0x1 0x0 0x0 0x17840048 0x1 0x0 0x0 0x1784004c 0x1 0x0 0x0 0x17840058 0x1 0x0 0x0 0x1784005c 0x1 0x0 0x0 0x17840060 0x1 0x0 0x0 0x17840064 0x1 0x0 0x0 0x178400f0 0x1 0x0 0x0 0x178400f4 0x1 0x0 0x0 0x17850010 0x1 0x0 0x0 0x17850024 0x1 0x0 0x0 0x17850038 0x1 0x0 0x0 0x1785003c 0x1 0x0 0x0 0x17850040 0x1 0x0 0x0 0x17850044 0x1 0x0 0x0 0x17850048 0x1 0x0 0x0 0x1785004c 0x1 0x0 0x0 0x17850058 0x1 0x0 0x0 0x1785005c 0x1 0x0 0x0 0x17850060 0x1 0x0 0x0 0x17850064 0x1 0x0 0x0 0x178500f0 0x1 0x0 0x0 0x178500f4 0x1 0x0 0x0 0x17860010 0x1 0x0 0x0 0x17860024 0x1 0x0 0x0 0x17860038 0x1 0x0 0x0 0x1786003c 0x1 0x0 0x0 0x17860040 0x1 0x0 0x0 0x17860044 0x1 0x0 0x0 0x17860048 0x1 0x0 0x0 0x1786004c 0x1 0x0 0x0 0x17860058 0x1 0x0 0x0 0x1786005c 0x1 0x0 0x0 0x17860060 0x1 0x0 0x0 0x17860064 0x1 0x0 0x0 0x178600f0 0x1 0x0 0x0 0x178600f4 0x1 0x0 0x0 0x17870010 0x1 0x0 0x0 0x17870024 0x1 0x0 0x0 0x17870038 0x1 0x0 0x0 0x1787003c 0x1 0x0 0x0 0x17870040 0x1 0x0 0x0 0x17870044 0x1 0x0 0x0 0x17870048 0x1 0x0 0x0 0x1787004c 0x1 0x0 0x0 0x17870058 0x1 0x0 0x0 0x1787005c 0x1 0x0 0x0 0x17870060 0x1 0x0 0x0 0x17870064 0x1 0x0 0x0 0x178700f0 0x1 0x0 0x0 0x178700f4 0x1 0x0 0x0 0x178a0010 0x1 0x0 0x0 0x178a0024 0x1 0x0 0x0 0x178a0038 0x1 0x0 0x0 0x178a003c 0x1 0x0 0x0 0x178a0040 0x1 0x0 0x0 0x178a0044 0x1 0x0 0x0 0x178a0048 0x1 0x0 0x0 0x178a004c 0x1 0x0 0x0 0x178a006c 0x1 0x0 0x0 0x178a0070 0x1 0x0 0x0 0x178a0074 0x1 0x0 0x0 0x178a0078 0x1 0x0 0x0 0x178a007c 0x1 0x0 0x0 0x178a0084 0x1 0x0 0x0 0x178a00f4 0x1 0x0 0x0 0x178a00f8 0x1 0x0 0x0 0x178a00fc 0x1 0x0 0x0 0x178a0100 0x1 0x0 0x0 0x178a0104 0x1 0x0 0x0 0x178a0118 0x1 0x0 0x0 0x178a011c 0x1 0x0 0x0 0x178a0120 0x1 0x0 0x0 0x178a0124 0x1 0x0 0x0 0x178a0128 0x1 0x0 0x0 0x178a012c 0x1 0x0 0x0 0x178a0130 0x1 0x0 0x0 0x178a0134 0x1 0x0 0x0 0x178a0138 0x1 0x0 0x0 0x178a0158 0x1 0x0 0x0 0x178a015c 0x1 0x0 0x0 0x178a0160 0x1 0x0 0x0 0x178a0164 0x1 0x0 0x0 0x178a0168 0x1 0x0 0x0 0x178a0170 0x1 0x0 0x0 0x178a0174 0x1 0x0 0x0 0x178a0188 0x1 0x0 0x0 0x178a018c 0x1 0x0 0x0 0x178a0190 0x1 0x0 0x0 0x178a0194 0x1 0x0 0x0 0x178a0198 0x1 0x0 0x0 0x178a01ac 0x1 0x0 0x0 0x178a01b0 0x1 0x0 0x0 0x178a01b4 0x1 0x0 0x0 0x178a01b8 0x1 0x0 0x0 0x178a01bc 0x1 0x0 0x0 0x178a01c0 0x1 0x0 0x0 0x178a01c8 0x1 0x0 0x0 0x17880010 0x1 0x0 0x0 0x17880024 0x1 0x0 0x0 0x17880038 0x1 0x0 0x0 0x1788003c 0x1 0x0 0x0 0x17880040 0x1 0x0 0x0 0x17880044 0x1 0x0 0x0 0x17880048 0x1 0x0 0x0 0x1788004c 0x1 0x0 0x0 0x17890010 0x1 0x0 0x0 0x17890024 0x1 0x0 0x0 0x17890038 0x1 0x0 0x0 0x1789003c 0x1 0x0 0x0 0x17890040 0x1 0x0 0x0 0x17890044 0x1 0x0 0x0 0x17890048 0x1 0x0 0x0 0x1789004c 0x1 0x0 0x0 0x178a0204 0x1 0x0 0x0 0x178a0244 0x1 0x0 0x0 0x17e30000 0x1 0x0 0x0 0x17e30008 0x1 0x0 0x0 0x17e30010 0x1 0x0 0x0 0x17e80000 0x1 0x0 0x0 0x17e80008 0x1 0x0 0x0 0x17e80010 0x1 0x0 0x0 0x17f80000 0x1 0x0 0x0 0x17f80008 0x1 0x0 0x0 0x17f80010 0x1 0x0 0x0 0x18080000 0x1 0x0 0x0 0x18080008 0x1 0x0 0x0 0x18080010 0x1 0x0 0x0 0x18180000 0x1 0x0 0x0 0x18180008 0x1 0x0 0x0 0x18180010 0x1 0x0 0x0 0x18280000 0x1 0x0 0x0 0x18280008 0x1 0x0 0x0 0x18280010 0x1 0x0 0x0 0x18380000 0x1 0x0 0x0 0x18380008 0x1 0x0 0x0 0x18380010 0x1 0x0 0x0 0x18480000 0x1 0x0 0x0 0x18480008 0x1 0x0 0x0 0x18480010 0x1 0x0 0x0 0x18580000 0x1 0x0 0x0 0x18580008 0x1 0x0 0x0 0x18580010 0x1 0x0 0x0 0x2407701c 0x1 0x0 0x0 0x24077030 0x1 0x0 0x0 0x2408005c 0x1 0x0 0x0 0x240800c8 0x1 0x0 0x0 0x240800d4 0x1 0x0 0x0 0x240800e0 0x1 0x0 0x0 0x240800ec 0x1 0x0 0x0 0x240800f8 0x1 0x0 0x0 0x240801b4 0x1 0x0 0x0 0x240a80f8 0x1 0x0 0x0 0x240a80fc 0x1 0x0 0x0 0x240a8100 0x1 0x0 0x0 0x240a8104 0x1 0x0 0x0 0x240a8108 0x1 0x0 0x0 0x240a810c 0x1 0x0 0x0 0x240a8110 0x1 0x0 0x0 0x240a8178 0x1 0x0 0x0 0x240a817c 0x1 0x0 0x0 0x240a8180 0x1 0x0 0x0 0x240a8184 0x1 0x0 0x0 0x240a8198 0x1 0x0 0x0 0x240a81a4 0x1 0x0 0x0 0x240a81b0 0x1 0x0 0x0 0x240a81bc 0x1 0x0 0x0 0x240a81c8 0x1 0x0 0x0 0x240a81cc 0x1 0x0 0x0 0x240a81f4 0x1 0x0 0x0 0x240a8214 0x1 0x0 0x0 0x240a8290 0x1 0x0 0x0 0x240a8804 0x1 0x0 0x0 0x240a880c 0x1 0x0 0x0 0x240a8860 0x1 0x0 0x0 0x240a8864 0x1 0x0 0x0 0x240a8868 0x1 0x0 0x0 0x240ba28c 0x1 0x0 0x0 0x240ba294 0x1 0x0 0x0 0x240ba29c 0x1 0x0 0x0 0x24186100 0x1 0x0 0x0 0x24186104 0x1 0x0 0x0 0x24186108 0x1 0x0 0x0 0x2418610c 0x1 0x0 0x0 0x24188100 0x1 0x0 0x0 0x2418d100 0x1 0x0 0x0 0x24401e64 0x1 0x0 0x0 0x24401ea0 0x1 0x0 0x0 0x24403e64 0x1 0x0 0x0 0x24403ea0 0x1 0x0 0x0 0x2440527c 0x1 0x0 0x0 0x24405290 0x1 0x0 0x0 0x244054ec 0x1 0x0 0x0 0x244054f4 0x1 0x0 0x0 0x24405514 0x1 0x0 0x0 0x2440551c 0x1 0x0 0x0 0x24405524 0x1 0x0 0x0 0x24405548 0x1 0x0 0x0 0x24405550 0x1 0x0 0x0 0x24405558 0x1 0x0 0x0 0x244055b8 0x1 0x0 0x0 0x244055c0 0x1 0x0 0x0 0x244055ec 0x1 0x0 0x0 0x24405870 0x1 0x0 0x0 0x244058a0 0x1 0x0 0x0 0x244058a8 0x1 0x0 0x0 0x244058b0 0x1 0x0 0x0 0x244058b8 0x1 0x0 0x0 0x244058d8 0x1 0x0 0x0 0x244058dc 0x1 0x0 0x0 0x244058f4 0x1 0x0 0x0 0x244058fc 0x1 0x0 0x0 0x24405920 0x1 0x0 0x0 0x24405928 0x1 0x0 0x0 0x24405944 0x1 0x0 0x0 0x24406604 0x1 0x0 0x0 0x2440660c 0x1 0x0 0x0 0x24440310 0x1 0x0 0x0 0x24440400 0x1 0x0 0x0 0x24440404 0x1 0x0 0x0 0x24440410 0x1 0x0 0x0 0x24440414 0x1 0x0 0x0 0x24440418 0x1 0x0 0x0 0x24440428 0x1 0x0 0x0 0x24440430 0x1 0x0 0x0 0x24440440 0x1 0x0 0x0 0x24440448 0x1 0x0 0x0 0x244404a0 0x1 0x0 0x0 0x244404b0 0x1 0x0 0x0 0x244404b4 0x1 0x0 0x0 0x244404b8 0x1 0x0 0x0 0x244404d0 0x1 0x0 0x0 0x244404d4 0x1 0x0 0x0 0x2444341c 0x1 0x0 0x0 0x24445804 0x1 0x0 0x0 0x2444590c 0x1 0x0 0x0 0x24445a14 0x1 0x0 0x0 0x24445c1c 0x1 0x0 0x0 0x24445c38 0x1 0x0 0x0 0x24449100 0x1 0x0 0x0 0x24449110 0x1 0x0 0x0 0x24449120 0x1 0x0 0x0 0x24449180 0x1 0x0 0x0 0x24449184 0x1 0x0 0x0 0x24460618 0x1 0x0 0x0 0x24460684 0x1 0x0 0x0 0x2446068c 0x1 0x0 0x0 0x24481e64 0x1 0x0 0x0 0x24481ea0 0x1 0x0 0x0 0x24483e64 0x1 0x0 0x0 0x24483ea0 0x1 0x0 0x0 0x2448527c 0x1 0x0 0x0 0x24485290 0x1 0x0 0x0 0x244854ec 0x1 0x0 0x0 0x244854f4 0x1 0x0 0x0 0x24485514 0x1 0x0 0x0 0x2448551c 0x1 0x0 0x0 0x24485524 0x1 0x0 0x0 0x24485548 0x1 0x0 0x0 0x24485550 0x1 0x0 0x0 0x24485558 0x1 0x0 0x0 0x244855b8 0x1 0x0 0x0 0x244855c0 0x1 0x0 0x0 0x244855ec 0x1 0x0 0x0 0x24485870 0x1 0x0 0x0 0x244858a0 0x1 0x0 0x0 0x244858a8 0x1 0x0 0x0 0x244858b0 0x1 0x0 0x0 0x244858b8 0x1 0x0 0x0 0x244858d8 0x1 0x0 0x0 0x244858dc 0x1 0x0 0x0 0x244858f4 0x1 0x0 0x0 0x244858fc 0x1 0x0 0x0 0x24485920 0x1 0x0 0x0 0x24485928 0x1 0x0 0x0 0x24485944 0x1 0x0 0x0 0x24486604 0x1 0x0 0x0 0x2448660c 0x1 0x0 0x0 0x244c0310 0x1 0x0 0x0 0x244c0400 0x1 0x0 0x0 0x244c0404 0x1 0x0 0x0 0x244c0410 0x1 0x0 0x0 0x244c0414 0x1 0x0 0x0 0x244c0418 0x1 0x0 0x0 0x244c0428 0x1 0x0 0x0 0x244c0430 0x1 0x0 0x0 0x244c0440 0x1 0x0 0x0 0x244c0448 0x1 0x0 0x0 0x244c04a0 0x1 0x0 0x0 0x244c04b0 0x1 0x0 0x0 0x244c04b4 0x1 0x0 0x0 0x244c04b8 0x1 0x0 0x0 0x244c04d0 0x1 0x0 0x0 0x244c04d4 0x1 0x0 0x0 0x244c341c 0x1 0x0 0x0 0x244c5804 0x1 0x0 0x0 0x244c590c 0x1 0x0 0x0 0x244c5a14 0x1 0x0 0x0 0x244c5c1c 0x1 0x0 0x0 0x244c5c38 0x1 0x0 0x0 0x244c9100 0x1 0x0 0x0 0x244c9110 0x1 0x0 0x0 0x244c9120 0x1 0x0 0x0 0x244c9180 0x1 0x0 0x0 0x244c9184 0x1 0x0 0x0 0x244e0618 0x1 0x0 0x0 0x244e0684 0x1 0x0 0x0 0x244e068c 0x1 0x0 0x0 0x24601e64 0x1 0x0 0x0 0x24601ea0 0x1 0x0 0x0 0x24603e64 0x1 0x0 0x0 0x24603ea0 0x1 0x0 0x0 0x2460527c 0x1 0x0 0x0 0x24605290 0x1 0x0 0x0 0x246054ec 0x1 0x0 0x0 0x246054f4 0x1 0x0 0x0 0x24605514 0x1 0x0 0x0 0x2460551c 0x1 0x0 0x0 0x24605524 0x1 0x0 0x0 0x24605548 0x1 0x0 0x0 0x24605550 0x1 0x0 0x0 0x24605558 0x1 0x0 0x0 0x246055b8 0x1 0x0 0x0 0x246055c0 0x1 0x0 0x0 0x246055ec 0x1 0x0 0x0 0x24605870 0x1 0x0 0x0 0x246058a0 0x1 0x0 0x0 0x246058a8 0x1 0x0 0x0 0x246058b0 0x1 0x0 0x0 0x246058b8 0x1 0x0 0x0 0x246058d8 0x1 0x0 0x0 0x246058dc 0x1 0x0 0x0 0x246058f4 0x1 0x0 0x0 0x246058fc 0x1 0x0 0x0 0x24605920 0x1 0x0 0x0 0x24605928 0x1 0x0 0x0 0x24605944 0x1 0x0 0x0 0x24606604 0x1 0x0 0x0 0x2460660c 0x1 0x0 0x0 0x24640310 0x1 0x0 0x0 0x24640400 0x1 0x0 0x0 0x24640404 0x1 0x0 0x0 0x24640410 0x1 0x0 0x0 0x24640414 0x1 0x0 0x0 0x24640418 0x1 0x0 0x0 0x24640428 0x1 0x0 0x0 0x24640430 0x1 0x0 0x0 0x24640440 0x1 0x0 0x0 0x24640448 0x1 0x0 0x0 0x246404a0 0x1 0x0 0x0 0x246404b0 0x1 0x0 0x0 0x246404b4 0x1 0x0 0x0 0x246404b8 0x1 0x0 0x0 0x246404d0 0x1 0x0 0x0 0x246404d4 0x1 0x0 0x0 0x2464341c 0x1 0x0 0x0 0x24645804 0x1 0x0 0x0 0x2464590c 0x1 0x0 0x0 0x24645a14 0x1 0x0 0x0 0x24645c1c 0x1 0x0 0x0 0x24645c38 0x1 0x0 0x0 0x24649100 0x1 0x0 0x0 0x24649110 0x1 0x0 0x0 0x24649120 0x1 0x0 0x0 0x24649180 0x1 0x0 0x0 0x24649184 0x1 0x0 0x0 0x24660618 0x1 0x0 0x0 0x24660684 0x1 0x0 0x0 0x2466068c 0x1 0x0 0x0 0x24681e64 0x1 0x0 0x0 0x24681ea0 0x1 0x0 0x0 0x24683e64 0x1 0x0 0x0 0x24683ea0 0x1 0x0 0x0 0x2468527c 0x1 0x0 0x0 0x24685290 0x1 0x0 0x0 0x246854ec 0x1 0x0 0x0 0x246854f4 0x1 0x0 0x0 0x24685514 0x1 0x0 0x0 0x2468551c 0x1 0x0 0x0 0x24685524 0x1 0x0 0x0 0x24685548 0x1 0x0 0x0 0x24685550 0x1 0x0 0x0 0x24685558 0x1 0x0 0x0 0x246855b8 0x1 0x0 0x0 0x246855c0 0x1 0x0 0x0 0x246855ec 0x1 0x0 0x0 0x24685870 0x1 0x0 0x0 0x246858a0 0x1 0x0 0x0 0x246858a8 0x1 0x0 0x0 0x246858b0 0x1 0x0 0x0 0x246858b8 0x1 0x0 0x0 0x246858d8 0x1 0x0 0x0 0x246858dc 0x1 0x0 0x0 0x246858f4 0x1 0x0 0x0 0x246858fc 0x1 0x0 0x0 0x24685920 0x1 0x0 0x0 0x24685928 0x1 0x0 0x0 0x24685944 0x1 0x0 0x0 0x24686604 0x1 0x0 0x0 0x2468660c 0x1 0x0 0x0 0x246c0310 0x1 0x0 0x0 0x246c0400 0x1 0x0 0x0 0x246c0404 0x1 0x0 0x0 0x246c0410 0x1 0x0 0x0 0x246c0414 0x1 0x0 0x0 0x246c0418 0x1 0x0 0x0 0x246c0428 0x1 0x0 0x0 0x246c0430 0x1 0x0 0x0 0x246c0440 0x1 0x0 0x0 0x246c0448 0x1 0x0 0x0 0x246c04a0 0x1 0x0 0x0 0x246c04b0 0x1 0x0 0x0 0x246c04b4 0x1 0x0 0x0 0x246c04b8 0x1 0x0 0x0 0x246c04d0 0x1 0x0 0x0 0x246c04d4 0x1 0x0 0x0 0x246c341c 0x1 0x0 0x0 0x246c5804 0x1 0x0 0x0 0x246c590c 0x1 0x0 0x0 0x246c5a14 0x1 0x0 0x0 0x246c5c1c 0x1 0x0 0x0 0x246c5c38 0x1 0x0 0x0 0x246c9100 0x1 0x0 0x0 0x246c9110 0x1 0x0 0x0 0x246c9120 0x1 0x0 0x0 0x246c9180 0x1 0x0 0x0 0x246c9184 0x1 0x0 0x0 0x246e0618 0x1 0x0 0x0 0x246e0684 0x1 0x0 0x0 0x246e068c 0x1 0x0 0x0 0x24840310 0x1 0x0 0x0 0x24840400 0x1 0x0 0x0 0x24840404 0x1 0x0 0x0 0x24840410 0x1 0x0 0x0 0x24840414 0x1 0x0 0x0 0x24840418 0x1 0x0 0x0 0x24840428 0x1 0x0 0x0 0x24840430 0x1 0x0 0x0 0x24840440 0x1 0x0 0x0 0x24840448 0x1 0x0 0x0 0x248404a0 0x1 0x0 0x0 0x248404b0 0x1 0x0 0x0 0x248404b4 0x1 0x0 0x0 0x248404b8 0x1 0x0 0x0 0x248404d0 0x1 0x0 0x0 0x248404d4 0x1 0x0 0x0 0x2484341c 0x1 0x0 0x0 0x24845804 0x1 0x0 0x0 0x2484590c 0x1 0x0 0x0 0x24845a14 0x1 0x0 0x0 0x24845c1c 0x1 0x0 0x0 0x24845c38 0x1 0x0 0x0 0x24849100 0x1 0x0 0x0 0x24849110 0x1 0x0 0x0 0x24849120 0x1 0x0 0x0 0x24849180 0x1 0x0 0x0 0x24849184 0x1 0x0 0x0 0x24860618 0x1 0x0 0x0 0x24860684 0x1 0x0 0x0 0x2486068c 0x1 0x0 0x0 0x248c0310 0x1 0x0 0x0 0x248c0400 0x1 0x0 0x0 0x248c0404 0x1 0x0 0x0 0x248c0410 0x1 0x0 0x0 0x248c0414 0x1 0x0 0x0 0x248c0418 0x1 0x0 0x0 0x248c0428 0x1 0x0 0x0 0x248c0430 0x1 0x0 0x0 0x248c0440 0x1 0x0 0x0 0x248c0448 0x1 0x0 0x0 0x248c04a0 0x1 0x0 0x0 0x248c04b0 0x1 0x0 0x0 0x248c04b4 0x1 0x0 0x0 0x248c04b8 0x1 0x0 0x0 0x248c04d0 0x1 0x0 0x0 0x248c04d4 0x1 0x0 0x0 0x248c341c 0x1 0x0 0x0 0x248c5804 0x1 0x0 0x0 0x248c590c 0x1 0x0 0x0 0x248c5a14 0x1 0x0 0x0 0x248c5c1c 0x1 0x0 0x0 0x248c5c38 0x1 0x0 0x0 0x248c9100 0x1 0x0 0x0 0x248c9110 0x1 0x0 0x0 0x248c9120 0x1 0x0 0x0 0x248c9180 0x1 0x0 0x0 0x248c9184 0x1 0x0 0x0 0x248e0618 0x1 0x0 0x0 0x248e0684 0x1 0x0 0x0 0x248e068c 0x1 0x0 0x0 0x25020348 0x1 0x0 0x0 0x25020480 0x1 0x0 0x0 0x25022400 0x1 0x0 0x0 0x25023220 0x1 0x0 0x0 0x25023224 0x1 0x0 0x0 0x25023228 0x1 0x0 0x0 0x2502322c 0x1 0x0 0x0 0x25023258 0x1 0x0 0x0 0x2502325c 0x1 0x0 0x0 0x25023308 0x1 0x0 0x0 0x25023318 0x1 0x0 0x0 0x25038100 0x1 0x0 0x0 0x2503c030 0x1 0x0 0x0 0x25042044 0x1 0x0 0x0 0x25042048 0x1 0x0 0x0 0x2504204c 0x1 0x0 0x0 0x250420b0 0x1 0x0 0x0 0x25042104 0x1 0x0 0x0 0x25042114 0x1 0x0 0x0 0x25048004 0x1 0x0 0x0 0x25048008 0x1 0x0 0x0 0x2504800c 0x1 0x0 0x0 0x25048010 0x1 0x0 0x0 0x25048014 0x1 0x0 0x0 0x2504c030 0x1 0x0 0x0 0x25050020 0x1 0x0 0x0 0x2506004c 0x1 0x0 0x0 0x25060050 0x1 0x0 0x0 0x25060054 0x1 0x0 0x0 0x25060058 0x1 0x0 0x0 0x2506005c 0x1 0x0 0x0 0x25060060 0x1 0x0 0x0 0x25060064 0x1 0x0 0x0 0x25060068 0x1 0x0 0x0 0x25220348 0x1 0x0 0x0 0x25220480 0x1 0x0 0x0 0x25222400 0x1 0x0 0x0 0x25223220 0x1 0x0 0x0 0x25223224 0x1 0x0 0x0 0x25223228 0x1 0x0 0x0 0x2522322c 0x1 0x0 0x0 0x25223258 0x1 0x0 0x0 0x2522325c 0x1 0x0 0x0 0x25223308 0x1 0x0 0x0 0x25223318 0x1 0x0 0x0 0x25238100 0x1 0x0 0x0 0x2523c030 0x1 0x0 0x0 0x25242044 0x1 0x0 0x0 0x25242048 0x1 0x0 0x0 0x2524204c 0x1 0x0 0x0 0x252420b0 0x1 0x0 0x0 0x25242104 0x1 0x0 0x0 0x25242114 0x1 0x0 0x0 0x25248004 0x1 0x0 0x0 0x25248008 0x1 0x0 0x0 0x2524800c 0x1 0x0 0x0 0x25248010 0x1 0x0 0x0 0x25248014 0x1 0x0 0x0 0x2524c030 0x1 0x0 0x0 0x25250020 0x1 0x0 0x0 0x2526004c 0x1 0x0 0x0 0x25260050 0x1 0x0 0x0 0x25260054 0x1 0x0 0x0 0x25260058 0x1 0x0 0x0 0x2526005c 0x1 0x0 0x0 0x25260060 0x1 0x0 0x0 0x25260064 0x1 0x0 0x0 0x25260068 0x1 0x0 0x0 0x25420348 0x1 0x0 0x0 0x25420480 0x1 0x0 0x0 0x25422400 0x1 0x0 0x0 0x25423220 0x1 0x0 0x0 0x25423224 0x1 0x0 0x0 0x25423228 0x1 0x0 0x0 0x2542322c 0x1 0x0 0x0 0x25423258 0x1 0x0 0x0 0x2542325c 0x1 0x0 0x0 0x25423308 0x1 0x0 0x0 0x25423318 0x1 0x0 0x0 0x25438100 0x1 0x0 0x0 0x2543c030 0x1 0x0 0x0 0x25442044 0x1 0x0 0x0 0x25442048 0x1 0x0 0x0 0x2544204c 0x1 0x0 0x0 0x254420b0 0x1 0x0 0x0 0x25442104 0x1 0x0 0x0 0x25442114 0x1 0x0 0x0 0x25448004 0x1 0x0 0x0 0x25448008 0x1 0x0 0x0 0x2544800c 0x1 0x0 0x0 0x25448010 0x1 0x0 0x0 0x25448014 0x1 0x0 0x0 0x2544c030 0x1 0x0 0x0 0x25450020 0x1 0x0 0x0 0x2546004c 0x1 0x0 0x0 0x25460050 0x1 0x0 0x0 0x25460054 0x1 0x0 0x0 0x25460058 0x1 0x0 0x0 0x2546005c 0x1 0x0 0x0 0x25460060 0x1 0x0 0x0 0x25460064 0x1 0x0 0x0 0x25460068 0x1 0x0 0x0 0x25620348 0x1 0x0 0x0 0x25620480 0x1 0x0 0x0 0x25622400 0x1 0x0 0x0 0x25623220 0x1 0x0 0x0 0x25623224 0x1 0x0 0x0 0x25623228 0x1 0x0 0x0 0x2562322c 0x1 0x0 0x0 0x25623258 0x1 0x0 0x0 0x2562325c 0x1 0x0 0x0 0x25623308 0x1 0x0 0x0 0x25623318 0x1 0x0 0x0 0x25638100 0x1 0x0 0x0 0x2563c030 0x1 0x0 0x0 0x25642044 0x1 0x0 0x0 0x25642048 0x1 0x0 0x0 0x2564204c 0x1 0x0 0x0 0x256420b0 0x1 0x0 0x0 0x25642104 0x1 0x0 0x0 0x25642114 0x1 0x0 0x0 0x25648004 0x1 0x0 0x0 0x25648008 0x1 0x0 0x0 0x2564800c 0x1 0x0 0x0 0x25648010 0x1 0x0 0x0 0x25648014 0x1 0x0 0x0 0x2564c030 0x1 0x0 0x0 0x25650020 0x1 0x0 0x0 0x2566004c 0x1 0x0 0x0 0x25660050 0x1 0x0 0x0 0x25660054 0x1 0x0 0x0 0x25660058 0x1 0x0 0x0 0x2566005c 0x1 0x0 0x0 0x25660060 0x1 0x0 0x0 0x25660064 0x1 0x0 0x0 0x25660068 0x1 0x0 0x0 0x25820348 0x1 0x0 0x0 0x25820480 0x1 0x0 0x0 0x25822400 0x1 0x0 0x0 0x25823220 0x1 0x0 0x0 0x25823224 0x1 0x0 0x0 0x25823228 0x1 0x0 0x0 0x2582322c 0x1 0x0 0x0 0x25823258 0x1 0x0 0x0 0x2582325c 0x1 0x0 0x0 0x25823308 0x1 0x0 0x0 0x25823318 0x1 0x0 0x0 0x25838100 0x1 0x0 0x0 0x2583c030 0x1 0x0 0x0 0x25842044 0x1 0x0 0x0 0x25842048 0x1 0x0 0x0 0x2584204c 0x1 0x0 0x0 0x258420b0 0x1 0x0 0x0 0x25842104 0x1 0x0 0x0 0x25842114 0x1 0x0 0x0 0x25848004 0x1 0x0 0x0 0x25848008 0x1 0x0 0x0 0x2584800c 0x1 0x0 0x0 0x25848010 0x1 0x0 0x0 0x25848014 0x1 0x0 0x0 0x2584c030 0x1 0x0 0x0 0x25850020 0x1 0x0 0x0 0x2586004c 0x1 0x0 0x0 0x25860050 0x1 0x0 0x0 0x25860054 0x1 0x0 0x0 0x25860058 0x1 0x0 0x0 0x2586005c 0x1 0x0 0x0 0x25860060 0x1 0x0 0x0 0x25860064 0x1 0x0 0x0 0x25860068 0x1 0x0 0x0 0x25a20348 0x1 0x0 0x0 0x25a20480 0x1 0x0 0x0 0x25a22400 0x1 0x0 0x0 0x25a23220 0x1 0x0 0x0 0x25a23224 0x1 0x0 0x0 0x25a23228 0x1 0x0 0x0 0x25a2322c 0x1 0x0 0x0 0x25a23258 0x1 0x0 0x0 0x25a2325c 0x1 0x0 0x0 0x25a23308 0x1 0x0 0x0 0x25a23318 0x1 0x0 0x0 0x25a38100 0x1 0x0 0x0 0x25a3c030 0x1 0x0 0x0 0x25a42044 0x1 0x0 0x0 0x25a42048 0x1 0x0 0x0 0x25a4204c 0x1 0x0 0x0 0x25a420b0 0x1 0x0 0x0 0x25a42104 0x1 0x0 0x0 0x25a42114 0x1 0x0 0x0 0x25a48004 0x1 0x0 0x0 0x25a48008 0x1 0x0 0x0 0x25a4800c 0x1 0x0 0x0 0x25a48010 0x1 0x0 0x0 0x25a48014 0x1 0x0 0x0 0x25a4c030 0x1 0x0 0x0 0x25a50020 0x1 0x0 0x0 0x25a6004c 0x1 0x0 0x0 0x25a60050 0x1 0x0 0x0 0x25a60054 0x1 0x0 0x0 0x25a60058 0x1 0x0 0x0 0x25a6005c 0x1 0x0 0x0 0x25a60060 0x1 0x0 0x0 0x25a60064 0x1 0x0 0x0 0x25a60068 0x1 0x0 0x0 0x250a002c 0x1 0x0 0x0 0x250a009c 0x1 0x0 0x0 0x250a00a0 0x1 0x0 0x0 0x250a00a8 0x1 0x0 0x0 0x250a00ac 0x1 0x0 0x0 0x250a00b0 0x1 0x0 0x0 0x250a00b8 0x1 0x0 0x0 0x250a00c0 0x1 0x0 0x0 0x250a00c4 0x1 0x0 0x0 0x250a00cc 0x1 0x0 0x0 0x250a00d0 0x1 0x0 0x0 0x250a00d4 0x1 0x0 0x0 0x250a00d8 0x1 0x0 0x0 0x250a00e0 0x1 0x0 0x0 0x250a00e8 0x1 0x0 0x0 0x250a00f0 0x1 0x0 0x0 0x250a00f0 0x1 0x0 0x0 0x250a0100 0x1 0x0 0x0 0x250a0108 0x1 0x0 0x0 0x250a0110 0x1 0x0 0x0 0x250a0118 0x1 0x0 0x0 0x250a0120 0x1 0x0 0x0 0x250a0128 0x1 0x0 0x0 0x250a1010 0x1 0x0 0x0 0x250a1070 0x1 0x0 0x0 0x250a3004 0x1 0x0 0x0 0x254a002c 0x1 0x0 0x0 0x254a009c 0x1 0x0 0x0 0x254a00a0 0x1 0x0 0x0 0x254a00a8 0x1 0x0 0x0 0x254a00ac 0x1 0x0 0x0 0x254a00b0 0x1 0x0 0x0 0x254a00b8 0x1 0x0 0x0 0x254a00c0 0x1 0x0 0x0 0x254a00c4 0x1 0x0 0x0 0x254a00cc 0x1 0x0 0x0 0x254a00d0 0x1 0x0 0x0 0x254a00d4 0x1 0x0 0x0 0x254a00d8 0x1 0x0 0x0 0x254a00e0 0x1 0x0 0x0 0x254a00e8 0x1 0x0 0x0 0x254a00f0 0x1 0x0 0x0 0x254a00f0 0x1 0x0 0x0 0x254a0100 0x1 0x0 0x0 0x254a0108 0x1 0x0 0x0 0x254a0110 0x1 0x0 0x0 0x254a0118 0x1 0x0 0x0 0x254a0120 0x1 0x0 0x0 0x254a0128 0x1 0x0 0x0 0x254a1010 0x1 0x0 0x0 0x254a1070 0x1 0x0 0x0 0x254a3004 0x1 0x0 0x0 0x252a002c 0x1 0x0 0x0 0x252a009c 0x1 0x0 0x0 0x252a00a0 0x1 0x0 0x0 0x252a00a8 0x1 0x0 0x0 0x252a00ac 0x1 0x0 0x0 0x252a00b0 0x1 0x0 0x0 0x252a00b8 0x1 0x0 0x0 0x252a00c0 0x1 0x0 0x0 0x252a00c4 0x1 0x0 0x0 0x252a00cc 0x1 0x0 0x0 0x252a00d0 0x1 0x0 0x0 0x252a00d4 0x1 0x0 0x0 0x252a00d8 0x1 0x0 0x0 0x252a00e0 0x1 0x0 0x0 0x252a00e8 0x1 0x0 0x0 0x252a00f0 0x1 0x0 0x0 0x252a00f0 0x1 0x0 0x0 0x252a0100 0x1 0x0 0x0 0x252a0108 0x1 0x0 0x0 0x252a0110 0x1 0x0 0x0 0x252a0118 0x1 0x0 0x0 0x252a0120 0x1 0x0 0x0 0x252a0128 0x1 0x0 0x0 0x252a1010 0x1 0x0 0x0 0x252a1070 0x1 0x0 0x0 0x252a3004 0x1 0x0 0x0 0x256a002c 0x1 0x0 0x0 0x256a009c 0x1 0x0 0x0 0x256a00a0 0x1 0x0 0x0 0x256a00a8 0x1 0x0 0x0 0x256a00ac 0x1 0x0 0x0 0x256a00b0 0x1 0x0 0x0 0x256a00b8 0x1 0x0 0x0 0x256a00c0 0x1 0x0 0x0 0x256a00c4 0x1 0x0 0x0 0x256a00cc 0x1 0x0 0x0 0x256a00d0 0x1 0x0 0x0 0x256a00d4 0x1 0x0 0x0 0x256a00d8 0x1 0x0 0x0 0x256a00e0 0x1 0x0 0x0 0x256a00e8 0x1 0x0 0x0 0x256a00f0 0x1 0x0 0x0 0x256a00f0 0x1 0x0 0x0 0x256a0100 0x1 0x0 0x0 0x256a0108 0x1 0x0 0x0 0x256a0110 0x1 0x0 0x0 0x256a0118 0x1 0x0 0x0 0x256a0120 0x1 0x0 0x0 0x256a0128 0x1 0x0 0x0 0x256a1010 0x1 0x0 0x0 0x256a1070 0x1 0x0 0x0 0x256a3004 0x1 0x0 0x0 0x25076020 0x1 0x0 0x0 0x25076024 0x1 0x0 0x0 0x25076028 0x1 0x0 0x0 0x25076034 0x1 0x0 0x0 0x25076038 0x1 0x0 0x0 0x25076040 0x1 0x0 0x0 0x25076058 0x1 0x0 0x0 0x25076060 0x1 0x0 0x0 0x25076064 0x1 0x0 0x0 0x25076200 0x1 0x0 0x0 0x25077020 0x1 0x0 0x0 0x25077030 0x1 0x0 0x0 0x25077034 0x1 0x0 0x0 0x25077038 0x1 0x0 0x0 0x2507703c 0x1 0x0 0x0 0x25077040 0x1 0x0 0x0 0x25077044 0x1 0x0 0x0 0x25077048 0x1 0x0 0x0 0x2507704c 0x1 0x0 0x0 0x25077050 0x1 0x0 0x0 0x25077054 0x1 0x0 0x0 0x25077058 0x1 0x0 0x0 0x2507705c 0x1 0x0 0x0 0x25077060 0x1 0x0 0x0 0x25077064 0x1 0x0 0x0 0x25077068 0x1 0x0 0x0 0x2507706c 0x1 0x0 0x0 0x25077070 0x1 0x0 0x0 0x25077074 0x1 0x0 0x0 0x25077078 0x1 0x0 0x0 0x2507707c 0x1 0x0 0x0 0x25077084 0x1 0x0 0x0 0x25077090 0x1 0x0 0x0 0x25077094 0x1 0x0 0x0 0x25077098 0x1 0x0 0x0 0x2507709c 0x1 0x0 0x0 0x250770a0 0x1 0x0 0x0 0x25077218 0x1 0x0 0x0 0x2507721c 0x1 0x0 0x0 0x25077220 0x1 0x0 0x0 0x25077224 0x1 0x0 0x0 0x25077228 0x1 0x0 0x0 0x2507722c 0x1 0x0 0x0 0x25077230 0x1 0x0 0x0 0x25077234 0x1 0x0 0x0 0x25476020 0x1 0x0 0x0 0x25476024 0x1 0x0 0x0 0x25476028 0x1 0x0 0x0 0x25476034 0x1 0x0 0x0 0x25476038 0x1 0x0 0x0 0x25476040 0x1 0x0 0x0 0x25476058 0x1 0x0 0x0 0x25476060 0x1 0x0 0x0 0x25476064 0x1 0x0 0x0 0x25476200 0x1 0x0 0x0 0x25477020 0x1 0x0 0x0 0x25477030 0x1 0x0 0x0 0x25477034 0x1 0x0 0x0 0x25477038 0x1 0x0 0x0 0x2547703c 0x1 0x0 0x0 0x25477040 0x1 0x0 0x0 0x25477044 0x1 0x0 0x0 0x25477048 0x1 0x0 0x0 0x2547704c 0x1 0x0 0x0 0x25477050 0x1 0x0 0x0 0x25477054 0x1 0x0 0x0 0x25477058 0x1 0x0 0x0 0x2547705c 0x1 0x0 0x0 0x25477060 0x1 0x0 0x0 0x25477064 0x1 0x0 0x0 0x25477068 0x1 0x0 0x0 0x2547706c 0x1 0x0 0x0 0x25477070 0x1 0x0 0x0 0x25477074 0x1 0x0 0x0 0x25477078 0x1 0x0 0x0 0x2547707c 0x1 0x0 0x0 0x25477084 0x1 0x0 0x0 0x25477090 0x1 0x0 0x0 0x25477094 0x1 0x0 0x0 0x25477098 0x1 0x0 0x0 0x2547709c 0x1 0x0 0x0 0x254770a0 0x1 0x0 0x0 0x25477218 0x1 0x0 0x0 0x2547721c 0x1 0x0 0x0 0x25477220 0x1 0x0 0x0 0x25477224 0x1 0x0 0x0 0x25477228 0x1 0x0 0x0 0x2547722c 0x1 0x0 0x0 0x25477230 0x1 0x0 0x0 0x25477234 0x1 0x0 0x0 0x25276020 0x1 0x0 0x0 0x25276024 0x1 0x0 0x0 0x25276028 0x1 0x0 0x0 0x25276034 0x1 0x0 0x0 0x25276038 0x1 0x0 0x0 0x25276040 0x1 0x0 0x0 0x25276058 0x1 0x0 0x0 0x25276060 0x1 0x0 0x0 0x25276064 0x1 0x0 0x0 0x25276200 0x1 0x0 0x0 0x25277020 0x1 0x0 0x0 0x25277030 0x1 0x0 0x0 0x25277034 0x1 0x0 0x0 0x25277038 0x1 0x0 0x0 0x2527703c 0x1 0x0 0x0 0x25277040 0x1 0x0 0x0 0x25277044 0x1 0x0 0x0 0x25277048 0x1 0x0 0x0 0x2527704c 0x1 0x0 0x0 0x25277050 0x1 0x0 0x0 0x25277054 0x1 0x0 0x0 0x25277058 0x1 0x0 0x0 0x2527705c 0x1 0x0 0x0 0x25277060 0x1 0x0 0x0 0x25277064 0x1 0x0 0x0 0x25277068 0x1 0x0 0x0 0x2527706c 0x1 0x0 0x0 0x25277070 0x1 0x0 0x0 0x25277074 0x1 0x0 0x0 0x25277078 0x1 0x0 0x0 0x2527707c 0x1 0x0 0x0 0x25277084 0x1 0x0 0x0 0x25277090 0x1 0x0 0x0 0x25277094 0x1 0x0 0x0 0x25277098 0x1 0x0 0x0 0x2527709c 0x1 0x0 0x0 0x252770a0 0x1 0x0 0x0 0x25277218 0x1 0x0 0x0 0x2527721c 0x1 0x0 0x0 0x25277220 0x1 0x0 0x0 0x25277224 0x1 0x0 0x0 0x25277228 0x1 0x0 0x0 0x2527722c 0x1 0x0 0x0 0x25277230 0x1 0x0 0x0 0x25277234 0x1 0x0 0x0 0x25676020 0x1 0x0 0x0 0x25676024 0x1 0x0 0x0 0x25676028 0x1 0x0 0x0 0x25676034 0x1 0x0 0x0 0x25676038 0x1 0x0 0x0 0x25676040 0x1 0x0 0x0 0x25676058 0x1 0x0 0x0 0x25676060 0x1 0x0 0x0 0x25676064 0x1 0x0 0x0 0x25676200 0x1 0x0 0x0 0x25677020 0x1 0x0 0x0 0x25677030 0x1 0x0 0x0 0x25677034 0x1 0x0 0x0 0x25677038 0x1 0x0 0x0 0x2567703c 0x1 0x0 0x0 0x25677040 0x1 0x0 0x0 0x25677044 0x1 0x0 0x0 0x25677048 0x1 0x0 0x0 0x2567704c 0x1 0x0 0x0 0x25677050 0x1 0x0 0x0 0x25677054 0x1 0x0 0x0 0x25677058 0x1 0x0 0x0 0x2567705c 0x1 0x0 0x0 0x25677060 0x1 0x0 0x0 0x25677064 0x1 0x0 0x0 0x25677068 0x1 0x0 0x0 0x2567706c 0x1 0x0 0x0 0x25677070 0x1 0x0 0x0 0x25677074 0x1 0x0 0x0 0x25677078 0x1 0x0 0x0 0x2567707c 0x1 0x0 0x0 0x25677084 0x1 0x0 0x0 0x25677090 0x1 0x0 0x0 0x25677094 0x1 0x0 0x0 0x25677098 0x1 0x0 0x0 0x2567709c 0x1 0x0 0x0 0x256770a0 0x1 0x0 0x0 0x25677218 0x1 0x0 0x0 0x2567721c 0x1 0x0 0x0 0x25677220 0x1 0x0 0x0 0x25677224 0x1 0x0 0x0 0x25677228 0x1 0x0 0x0 0x2567722c 0x1 0x0 0x0 0x25677230 0x1 0x0 0x0 0x25677234 0x1 0x0 0x0 0x250a6008 0x1 0x0 0x0 0x250a600c 0x1 0x0 0x0 0x250a6010 0x1 0x0 0x0 0x250a7008 0x1 0x0 0x0 0x250a700c 0x1 0x0 0x0 0x250a7010 0x1 0x0 0x0 0x254a6008 0x1 0x0 0x0 0x254a600c 0x1 0x0 0x0 0x254a6010 0x1 0x0 0x0 0x254a7008 0x1 0x0 0x0 0x254a700c 0x1 0x0 0x0 0x254a7010 0x1 0x0 0x0 0x252a6008 0x1 0x0 0x0 0x252a600c 0x1 0x0 0x0 0x252a6010 0x1 0x0 0x0 0x252a7008 0x1 0x0 0x0 0x252a700c 0x1 0x0 0x0 0x252a7010 0x1 0x0 0x0 0x256a6008 0x1 0x0 0x0 0x256a600c 0x1 0x0 0x0 0x256a6010 0x1 0x0 0x0 0x256a7008 0x1 0x0 0x0 0x256a700c 0x1 0x0 0x0 0x256a7010 0x1 0x0 0x0 0x2507718c 0x1 0x0 0x0 0x250771b0 0x1 0x0 0x0 0x25077204 0x1 0x0 0x0 0x25077208 0x1 0x0 0x0 0x2507720c 0x1 0x0 0x0 0x25077210 0x1 0x0 0x0 0x25077214 0x1 0x0 0x0 0x25023210 0x1 0x0 0x0 0x25025010 0x1 0x0 0x0 0x25025000 0x1 0x0 0x0 0x25040064 0x1 0x0 0x0 0x25040070 0x1 0x0 0x0 0x25040074 0x1 0x0 0x0 0x25040078 0x1 0x0 0x0 0x2504007c 0x1 0x0 0x0 0x25040080 0x1 0x0 0x0 0x2504002c 0x1 0x0 0x0 0x25040030 0x1 0x0 0x0 0x25040034 0x1 0x0 0x0 0x25040038 0x1 0x0 0x0 0x25040048 0x1 0x0 0x0 0x2504004c 0x1 0x0 0x0 0x25040050 0x1 0x0 0x0 0x25040054 0x1 0x0 0x0 0x25040058 0x1 0x0 0x0 0x25040060 0x1 0x0 0x0 0x2547718c 0x1 0x0 0x0 0x254771b0 0x1 0x0 0x0 0x25477204 0x1 0x0 0x0 0x25477208 0x1 0x0 0x0 0x2547720c 0x1 0x0 0x0 0x25477210 0x1 0x0 0x0 0x25477214 0x1 0x0 0x0 0x25423210 0x1 0x0 0x0 0x25425010 0x1 0x0 0x0 0x25425000 0x1 0x0 0x0 0x25440064 0x1 0x0 0x0 0x25440070 0x1 0x0 0x0 0x25440074 0x1 0x0 0x0 0x25440078 0x1 0x0 0x0 0x2544007c 0x1 0x0 0x0 0x25440080 0x1 0x0 0x0 0x2544002c 0x1 0x0 0x0 0x25440030 0x1 0x0 0x0 0x25440034 0x1 0x0 0x0 0x25440038 0x1 0x0 0x0 0x25440048 0x1 0x0 0x0 0x2544004c 0x1 0x0 0x0 0x25440050 0x1 0x0 0x0 0x25440054 0x1 0x0 0x0 0x25440058 0x1 0x0 0x0 0x25440060 0x1 0x0 0x0 0x2527718c 0x1 0x0 0x0 0x252771b0 0x1 0x0 0x0 0x25277204 0x1 0x0 0x0 0x25277208 0x1 0x0 0x0 0x2527720c 0x1 0x0 0x0 0x25277210 0x1 0x0 0x0 0x25277214 0x1 0x0 0x0 0x25223210 0x1 0x0 0x0 0x25225010 0x1 0x0 0x0 0x25225000 0x1 0x0 0x0 0x25240064 0x1 0x0 0x0 0x25240070 0x1 0x0 0x0 0x25240074 0x1 0x0 0x0 0x25240078 0x1 0x0 0x0 0x2524007c 0x1 0x0 0x0 0x25240080 0x1 0x0 0x0 0x2524002c 0x1 0x0 0x0 0x25240030 0x1 0x0 0x0 0x25240034 0x1 0x0 0x0 0x25240038 0x1 0x0 0x0 0x25240048 0x1 0x0 0x0 0x2524004c 0x1 0x0 0x0 0x25240050 0x1 0x0 0x0 0x25240054 0x1 0x0 0x0 0x25240058 0x1 0x0 0x0 0x25240060 0x1 0x0 0x0 0x2567718c 0x1 0x0 0x0 0x256771b0 0x1 0x0 0x0 0x25677204 0x1 0x0 0x0 0x25677208 0x1 0x0 0x0 0x2567720c 0x1 0x0 0x0 0x25677210 0x1 0x0 0x0 0x25677214 0x1 0x0 0x0 0x25623210 0x1 0x0 0x0 0x25625010 0x1 0x0 0x0 0x25625000 0x1 0x0 0x0 0x25640064 0x1 0x0 0x0 0x25640070 0x1 0x0 0x0 0x25640074 0x1 0x0 0x0 0x25640078 0x1 0x0 0x0 0x2564007c 0x1 0x0 0x0 0x25640080 0x1 0x0 0x0 0x2564002c 0x1 0x0 0x0 0x25640030 0x1 0x0 0x0 0x25640034 0x1 0x0 0x0 0x25640038 0x1 0x0 0x0 0x25640048 0x1 0x0 0x0 0x2564004c 0x1 0x0 0x0 0x25640050 0x1 0x0 0x0 0x25640054 0x1 0x0 0x0 0x25640058 0x1 0x0 0x0 0x25640060 0x1 0x0 0x0 0x250a9004 0x1 0x0 0x0 0x250a9010 0x1 0x0 0x0 0x250a9014 0x1 0x0 0x0 0x250a9018 0x1 0x0 0x0 0x250a9020 0x1 0x0 0x0 0x250a9024 0x1 0x0 0x0 0x250a9028 0x1 0x0 0x0 0x250a9030 0x1 0x0 0x0 0x250a9034 0x1 0x0 0x0 0x250a9038 0x1 0x0 0x0 0x250a9040 0x1 0x0 0x0 0x250a9044 0x1 0x0 0x0 0x250a9048 0x1 0x0 0x0 0x250a9050 0x1 0x0 0x0 0x250a9054 0x1 0x0 0x0 0x250a9058 0x1 0x0 0x0 0x250aa004 0x1 0x0 0x0 0x250aa010 0x1 0x0 0x0 0x250aa014 0x1 0x0 0x0 0x250aa018 0x1 0x0 0x0 0x250aa020 0x1 0x0 0x0 0x250aa024 0x1 0x0 0x0 0x250aa028 0x1 0x0 0x0 0x250aa030 0x1 0x0 0x0 0x250aa034 0x1 0x0 0x0 0x250aa038 0x1 0x0 0x0 0x250aa040 0x1 0x0 0x0 0x250aa044 0x1 0x0 0x0 0x250aa048 0x1 0x0 0x0 0x250aa050 0x1 0x0 0x0 0x250aa054 0x1 0x0 0x0 0x250aa058 0x1 0x0 0x0 0x250b001c 0x1 0x0 0x0 0x250b101c 0x1 0x0 0x0 0x250b201c 0x1 0x0 0x0 0x250b301c 0x1 0x0 0x0 0x250b401c 0x1 0x0 0x0 0x250b501c 0x1 0x0 0x0 0x250b601c 0x1 0x0 0x0 0x250b701c 0x1 0x0 0x0 0x250b801c 0x1 0x0 0x0 0x250b901c 0x1 0x0 0x0 0x250ba01c 0x1 0x0 0x0 0x250bb01c 0x1 0x0 0x0 0x250bc01c 0x1 0x0 0x0 0x250bd01c 0x1 0x0 0x0 0x250be01c 0x1 0x0 0x0 0x250bf01c 0x1 0x0 0x0 0x254a9004 0x1 0x0 0x0 0x254a9010 0x1 0x0 0x0 0x254a9014 0x1 0x0 0x0 0x254a9018 0x1 0x0 0x0 0x254a9020 0x1 0x0 0x0 0x254a9024 0x1 0x0 0x0 0x254a9028 0x1 0x0 0x0 0x254a9030 0x1 0x0 0x0 0x254a9034 0x1 0x0 0x0 0x254a9038 0x1 0x0 0x0 0x254a9040 0x1 0x0 0x0 0x254a9044 0x1 0x0 0x0 0x254a9048 0x1 0x0 0x0 0x254a9050 0x1 0x0 0x0 0x254a9054 0x1 0x0 0x0 0x254a9058 0x1 0x0 0x0 0x254aa004 0x1 0x0 0x0 0x254aa010 0x1 0x0 0x0 0x254aa014 0x1 0x0 0x0 0x254aa018 0x1 0x0 0x0 0x254aa020 0x1 0x0 0x0 0x254aa024 0x1 0x0 0x0 0x254aa028 0x1 0x0 0x0 0x254aa030 0x1 0x0 0x0 0x254aa034 0x1 0x0 0x0 0x254aa038 0x1 0x0 0x0 0x254aa040 0x1 0x0 0x0 0x254aa044 0x1 0x0 0x0 0x254aa048 0x1 0x0 0x0 0x254aa050 0x1 0x0 0x0 0x254aa054 0x1 0x0 0x0 0x254aa058 0x1 0x0 0x0 0x254b001c 0x1 0x0 0x0 0x254b101c 0x1 0x0 0x0 0x254b201c 0x1 0x0 0x0 0x254b301c 0x1 0x0 0x0 0x254b401c 0x1 0x0 0x0 0x254b501c 0x1 0x0 0x0 0x254b601c 0x1 0x0 0x0 0x254b701c 0x1 0x0 0x0 0x254b801c 0x1 0x0 0x0 0x254b901c 0x1 0x0 0x0 0x254ba01c 0x1 0x0 0x0 0x254bb01c 0x1 0x0 0x0 0x254bc01c 0x1 0x0 0x0 0x254bd01c 0x1 0x0 0x0 0x254be01c 0x1 0x0 0x0 0x254bf01c 0x1 0x0 0x0 0x252a9004 0x1 0x0 0x0 0x252a9010 0x1 0x0 0x0 0x252a9014 0x1 0x0 0x0 0x252a9018 0x1 0x0 0x0 0x252a9020 0x1 0x0 0x0 0x252a9024 0x1 0x0 0x0 0x252a9028 0x1 0x0 0x0 0x252a9030 0x1 0x0 0x0 0x252a9034 0x1 0x0 0x0 0x252a9038 0x1 0x0 0x0 0x252a9040 0x1 0x0 0x0 0x252a9044 0x1 0x0 0x0 0x252a9048 0x1 0x0 0x0 0x252a9050 0x1 0x0 0x0 0x252a9054 0x1 0x0 0x0 0x252a9058 0x1 0x0 0x0 0x252aa004 0x1 0x0 0x0 0x252aa010 0x1 0x0 0x0 0x252aa014 0x1 0x0 0x0 0x252aa018 0x1 0x0 0x0 0x252aa020 0x1 0x0 0x0 0x252aa024 0x1 0x0 0x0 0x252aa028 0x1 0x0 0x0 0x252aa030 0x1 0x0 0x0 0x252aa034 0x1 0x0 0x0 0x252aa038 0x1 0x0 0x0 0x252aa040 0x1 0x0 0x0 0x252aa044 0x1 0x0 0x0 0x252aa048 0x1 0x0 0x0 0x252aa050 0x1 0x0 0x0 0x252aa054 0x1 0x0 0x0 0x252aa058 0x1 0x0 0x0 0x252b001c 0x1 0x0 0x0 0x252b101c 0x1 0x0 0x0 0x252b201c 0x1 0x0 0x0 0x252b301c 0x1 0x0 0x0 0x252b401c 0x1 0x0 0x0 0x252b501c 0x1 0x0 0x0 0x252b601c 0x1 0x0 0x0 0x252b701c 0x1 0x0 0x0 0x252b801c 0x1 0x0 0x0 0x252b901c 0x1 0x0 0x0 0x252ba01c 0x1 0x0 0x0 0x252bb01c 0x1 0x0 0x0 0x252bc01c 0x1 0x0 0x0 0x252bd01c 0x1 0x0 0x0 0x252be01c 0x1 0x0 0x0 0x252bf01c 0x1 0x0 0x0 0x256a9004 0x1 0x0 0x0 0x256a9010 0x1 0x0 0x0 0x256a9014 0x1 0x0 0x0 0x256a9018 0x1 0x0 0x0 0x256a9020 0x1 0x0 0x0 0x256a9024 0x1 0x0 0x0 0x256a9028 0x1 0x0 0x0 0x256a9030 0x1 0x0 0x0 0x256a9034 0x1 0x0 0x0 0x256a9038 0x1 0x0 0x0 0x256a9040 0x1 0x0 0x0 0x256a9044 0x1 0x0 0x0 0x256a9048 0x1 0x0 0x0 0x256a9050 0x1 0x0 0x0 0x256a9054 0x1 0x0 0x0 0x256a9058 0x1 0x0 0x0 0x256aa004 0x1 0x0 0x0 0x256aa010 0x1 0x0 0x0 0x256aa014 0x1 0x0 0x0 0x256aa018 0x1 0x0 0x0 0x256aa020 0x1 0x0 0x0 0x256aa024 0x1 0x0 0x0 0x256aa028 0x1 0x0 0x0 0x256aa030 0x1 0x0 0x0 0x256aa034 0x1 0x0 0x0 0x256aa038 0x1 0x0 0x0 0x256aa040 0x1 0x0 0x0 0x256aa044 0x1 0x0 0x0 0x256aa048 0x1 0x0 0x0 0x256aa050 0x1 0x0 0x0 0x256aa054 0x1 0x0 0x0 0x256aa058 0x1 0x0 0x0 0x256b001c 0x1 0x0 0x0 0x256b101c 0x1 0x0 0x0 0x256b201c 0x1 0x0 0x0 0x256b301c 0x1 0x0 0x0 0x256b401c 0x1 0x0 0x0 0x256b501c 0x1 0x0 0x0 0x256b601c 0x1 0x0 0x0 0x256b701c 0x1 0x0 0x0 0x256b801c 0x1 0x0 0x0 0x256b901c 0x1 0x0 0x0 0x256ba01c 0x1 0x0 0x0 0x256bb01c 0x1 0x0 0x0 0x256bc01c 0x1 0x0 0x0 0x256bd01c 0x1 0x0 0x0 0x256be01c 0x1 0x0 0x0 0x256bf01c 0x1 0x0 0x0 0x32302028 0x1 0x0 0x0 0x320a4404 0x1 0x0 0x0 0x320a4408 0x1 0x0 0x0 0x323b0404 0x1 0x0 0x0 0x323b0408 0x1 0x0>;
			};

			link_list_1 {
				qcom,curr-link-list = <0x4>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x240e0010 0x1 0x0 0x0 0x240e0020 0x8 0x0 0x0 0x240e0248 0x1 0x0 0x0 0x245f0010 0x1 0x0 0x0 0x245f0020 0x8 0x0 0x0 0x245f0248 0x1 0x0 0x0 0x247f0010 0x1 0x0 0x0 0x247f0020 0x8 0x0 0x0 0x247f0248 0x1 0x0 0x0 0x24330010 0x1 0x0 0x0 0x24330020 0x8 0x0 0x0 0x24330248 0x1 0x0 0x0 0x240e1018 0x1 0x0 0x0 0x240e1008 0x1 0x0 0x2 0x9 0x0 0x0 0x0 0x240e1010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x245f2018 0x1 0x0 0x0 0x245f2008 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x245f2010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x247f2018 0x1 0x0 0x0 0x247f2008 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x247f2010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x24331018 0x1 0x0 0x0 0x24331008 0x1 0x0 0x2 0x8 0x0 0x0 0x0 0x24331010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x6802028 0x1 0x0 0x0 0x68b0408 0x1 0x0 0x0 0x68b0404 0x1 0x0 0x0 0x7200408 0x1 0x0 0x0 0x7200404 0x1 0x0 0x0 0x1780010 0x1 0x0 0x0 0x1780020 0x8 0x0 0x0 0x1780248 0x1 0x0 0x0 0x1782018 0x1 0x0 0x0 0x1782008 0x1 0x0 0x2 0xc 0x0 0x0 0x0 0x1782010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1783018 0x1 0x0 0x0 0x1783008 0x1 0x0 0x2 0x11 0x0 0x0 0x0 0x1783010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1680010 0x1 0x0 0x0 0x1680020 0x8 0x0 0x0 0x1681048 0x1 0x0 0x0 0x1682018 0x1 0x0 0x0 0x1682008 0x1 0x0 0x2 0x6 0x0 0x0 0x0 0x1682010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x16e0010 0x1 0x0 0x0 0x16e0020 0x8 0x0 0x0 0x16e0248 0x1 0x0 0x0 0x16e1018 0x1 0x0 0x0 0x16e1008 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x16e1010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x16e1098 0x1 0x0 0x0 0x16e1088 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x16e1090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x16e1118 0x1 0x0 0x0 0x16e1108 0x1 0x0 0x2 0x7 0x0 0x0 0x0 0x16e1110 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1700010 0x1 0x0 0x0 0x1700020 0x8 0x0 0x0 0x1700248 0x1 0x0 0x0 0x1701018 0x1 0x0 0x0 0x1701008 0x1 0x0 0x2 0x4 0x0 0x0 0x0 0x1701010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1701098 0x1 0x0 0x0 0x1701088 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1701090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1701118 0x1 0x0 0x0 0x1701108 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x1701110 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1600010 0x1 0x0 0x0 0x1600020 0x8 0x0 0x0 0x1600248 0x2 0x0 0x0 0x1600258 0x1 0x0 0x0 0x1602018 0x1 0x0 0x0 0x1602008 0x1 0x0 0x2 0x7 0x0 0x0 0x0 0x1602010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1602098 0x1 0x0 0x0 0x1602088 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1602090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1602118 0x1 0x0 0x0 0x1602108 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x1602110 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1602198 0x1 0x0 0x0 0x1602188 0x1 0x0 0x2 0x3 0x0 0x0 0x0 0x1602190 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1602218 0x1 0x0 0x0 0x1602208 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1602210 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1602298 0x1 0x0 0x0 0x1602288 0x1 0x0 0x2 0x2 0x0 0x0 0x0 0x1602290 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1500010 0x1 0x0 0x0 0x1500020 0x8 0x0 0x0 0x1500248 0x1 0x0 0x0 0x1500448 0x1 0x0 0x0 0x1502018 0x1 0x0 0x0 0x1502008 0x1 0x0 0x2 0x7 0x0 0x0 0x0 0x1502010 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x1502098 0x1 0x0 0x0 0x1502088 0x1 0x0 0x2 0x7 0x0 0x0 0x0 0x1502090 0x2 0x0 0x2 0x1 0x0 0x0 0x0 0x17100104 0x1d 0x0 0x0 0x17100204 0x1d 0x0 0x0 0x17100384 0x1d 0x0 0x0 0x178a0250 0x1 0x0 0x0 0x178a0254 0x1 0x0 0x0 0x178a025c 0x1 0x0 0x0 0xb281024 0x1 0x0 0x0 0xbde1034 0x1 0x0 0x0 0xb201020 0x2 0x0 0x0 0xb211020 0x2 0x0 0x0 0xb221020 0x2 0x0 0x0 0xb231020 0x2 0x0 0x0 0xb204520 0x1 0x0 0x0 0x17a00010 0x1 0x0 0x0 0x17a10010 0x1 0x0 0x0 0x17a20010 0x1 0x0 0x0 0x17a30010 0x1 0x0 0x0 0x17a00030 0x1 0x0 0x0 0x17a10030 0x1 0x0 0x0 0x17a20030 0x1 0x0 0x0 0x17a30030 0x1 0x0 0x0 0x17a00038 0x1 0x0 0x0 0x17a10038 0x1 0x0 0x0 0x17a20038 0x1 0x0 0x0 0x17a30038 0x1 0x0 0x0 0x17a00040 0x1 0x0 0x0 0x17a10040 0x1 0x0 0x0 0x17a20040 0x1 0x0 0x0 0x17a30040 0x1 0x0 0x0 0x17a00048 0x1 0x0 0x0 0x17a00400 0x3 0x0 0x0 0x17a10400 0x3 0x0 0x0 0x17a20400 0x3 0x0 0x0 0x17a30400 0x3 0x0 0x0 0xc230000 0x6 0x0 0x0 0x17d10200 0x100 0x0 0x0 0x17120000 0x1 0x0 0x0 0x17120008 0x1 0x0 0x0 0x17120010 0x1 0x0 0x0 0x17120018 0x1 0x0 0x0 0x17120020 0x1 0x0 0x0 0x17120028 0x1 0x0 0x0 0x17120040 0x1 0x0 0x0 0x17120048 0x1 0x0 0x0 0x17120050 0x1 0x0 0x0 0x17120058 0x1 0x0 0x0 0x17120060 0x1 0x0 0x0 0x17120068 0x1 0x0 0x0 0x17120080 0x1 0x0 0x0 0x17120088 0x1 0x0 0x0 0x17120090 0x1 0x0 0x0 0x17120098 0x1 0x0 0x0 0x171200a0 0x1 0x0 0x0 0x171200a8 0x1 0x0 0x0 0x171200c0 0x1 0x0 0x0 0x171200c8 0x1 0x0 0x0 0x171200d0 0x1 0x0 0x0 0x171200d8 0x1 0x0 0x0 0x171200e0 0x1 0x0 0x0 0x171200e8 0x1 0x0 0x0 0x17120100 0x1 0x0 0x0 0x17120108 0x1 0x0 0x0 0x17120110 0x1 0x0 0x0 0x17120118 0x1 0x0 0x0 0x17120120 0x1 0x0 0x0 0x17120128 0x1 0x0 0x0 0x17120140 0x1 0x0 0x0 0x17120148 0x1 0x0 0x0 0x17120150 0x1 0x0 0x0 0x17120158 0x1 0x0 0x0 0x17120160 0x1 0x0 0x0 0x17120168 0x1 0x0 0x0 0x17120180 0x1 0x0 0x0 0x17120188 0x1 0x0 0x0 0x17120190 0x1 0x0 0x0 0x17120198 0x1 0x0 0x0 0x171201a0 0x1 0x0 0x0 0x171201a8 0x1 0x0 0x0 0x171201c0 0x1 0x0 0x0 0x171201c8 0x1 0x0 0x0 0x171201d0 0x1 0x0 0x0 0x171201d8 0x1 0x0 0x0 0x171201e0 0x1 0x0 0x0 0x171201e8 0x1 0x0 0x0 0x17120200 0x1 0x0 0x0 0x17120208 0x1 0x0 0x0 0x17120210 0x1 0x0 0x0 0x17120218 0x1 0x0 0x0 0x17120220 0x1 0x0 0x0 0x17120228 0x1 0x0 0x0 0x17120240 0x1 0x0 0x0 0x17120248 0x1 0x0 0x0 0x17120250 0x1 0x0 0x0 0x17120258 0x1 0x0 0x0 0x17120260 0x1 0x0 0x0 0x17120268 0x1 0x0 0x0 0x17120280 0x1 0x0 0x0 0x17120288 0x1 0x0 0x0 0x17120290 0x1 0x0 0x0 0x17120298 0x1 0x0 0x0 0x171202a0 0x1 0x0 0x0 0x171202a8 0x1 0x0 0x0 0x171202c0 0x1 0x0 0x0 0x171202c8 0x1 0x0 0x0 0x171202d0 0x1 0x0 0x0 0x171202d8 0x1 0x0 0x0 0x171202e0 0x1 0x0 0x0 0x171202e8 0x1 0x0 0x0 0x17120300 0x1 0x0 0x0 0x17120308 0x1 0x0 0x0 0x17120310 0x1 0x0 0x0 0x17120318 0x1 0x0 0x0 0x17120320 0x1 0x0 0x0 0x17120328 0x1 0x0 0x0 0x17120340 0x1 0x0 0x0 0x17120348 0x1 0x0 0x0 0x17120350 0x1 0x0 0x0 0x17120358 0x1 0x0 0x0 0x17120360 0x1 0x0 0x0 0x17120368 0x1 0x0 0x0 0x17120380 0x1 0x0 0x0 0x17120388 0x1 0x0 0x0 0x17120390 0x1 0x0 0x0 0x17120398 0x1 0x0 0x0 0x171203a0 0x1 0x0 0x0 0x171203a8 0x1 0x0 0x0 0x171203c0 0x1 0x0 0x0 0x171203c8 0x1 0x0 0x0 0x171203d0 0x1 0x0 0x0 0x171203d8 0x1 0x0 0x0 0x171203e0 0x1 0x0 0x0 0x171203e8 0x1 0x0 0x0 0x17120400 0x1 0x0 0x0 0x17120408 0x1 0x0 0x0 0x17120410 0x1 0x0 0x0 0x17120418 0x1 0x0 0x0 0x17120420 0x1 0x0 0x0 0x17120428 0x1 0x0 0x0 0x17120440 0x1 0x0 0x0 0x17120448 0x1 0x0 0x0 0x17120450 0x1 0x0 0x0 0x17120458 0x1 0x0 0x0 0x17120460 0x1 0x0 0x0 0x17120468 0x1 0x0 0x0 0x17120480 0x1 0x0 0x0 0x17120488 0x1 0x0 0x0 0x17120490 0x1 0x0 0x0 0x17120498 0x1 0x0 0x0 0x171204a0 0x1 0x0 0x0 0x171204a8 0x1 0x0 0x0 0x171204c0 0x1 0x0 0x0 0x171204c8 0x1 0x0 0x0 0x171204d0 0x1 0x0 0x0 0x171204d8 0x1 0x0 0x0 0x171204e0 0x1 0x0 0x0 0x171204e8 0x1 0x0 0x0 0x17120500 0x1 0x0 0x0 0x17120508 0x1 0x0 0x0 0x17120510 0x1 0x0 0x0 0x17120518 0x1 0x0 0x0 0x17120520 0x1 0x0 0x0 0x17120528 0x1 0x0 0x0 0x17120540 0x1 0x0 0x0 0x17120548 0x1 0x0 0x0 0x17120550 0x1 0x0 0x0 0x17120558 0x1 0x0 0x0 0x17120560 0x1 0x0 0x0 0x17120568 0x1 0x0 0x0 0x17120580 0x1 0x0 0x0 0x17120588 0x1 0x0 0x0 0x17120590 0x1 0x0 0x0 0x17120598 0x1 0x0 0x0 0x171205a0 0x1 0x0 0x0 0x171205a8 0x1 0x0 0x0 0x171205c0 0x1 0x0 0x0 0x171205c8 0x1 0x0 0x0 0x171205d0 0x1 0x0 0x0 0x171205d8 0x1 0x0 0x0 0x171205e0 0x1 0x0 0x0 0x171205e8 0x1 0x0 0x0 0x17120600 0x1 0x0 0x0 0x17120608 0x1 0x0 0x0 0x17120610 0x1 0x0 0x0 0x17120618 0x1 0x0 0x0 0x17120620 0x1 0x0 0x0 0x17120628 0x1 0x0 0x0 0x17120640 0x1 0x0 0x0 0x17120648 0x1 0x0 0x0 0x17120650 0x1 0x0 0x0 0x17120658 0x1 0x0 0x0 0x17120660 0x1 0x0 0x0 0x17120668 0x1 0x0 0x0 0x17120680 0x1 0x0 0x0 0x17120688 0x1 0x0 0x0 0x17120690 0x1 0x0 0x0 0x17120698 0x1 0x0 0x0 0x171206a0 0x1 0x0 0x0 0x171206a8 0x1 0x0 0x0 0x171206c0 0x1 0x0 0x0 0x171206c8 0x1 0x0 0x0 0x171206d0 0x1 0x0 0x0 0x171206d8 0x1 0x0 0x0 0x171206e0 0x1 0x0 0x0 0x171206e8 0x1 0x0 0x0 0x1712e000 0x1 0x0 0x0 0x110004 0x1 0x0 0x0 0x110008 0x1 0x0 0x0 0x11003c 0x1 0x0 0x0 0x110040 0x1 0x0 0x0 0x110044 0x1 0x0 0x0 0x11015c 0x1 0x0 0x0 0x110160 0x1 0x0 0x0 0x110464 0x1 0x0 0x0 0x110468 0x1 0x0 0x0 0x176040 0x1 0x0>;
			};
		};

		ddr-freq-table {
			phandle = <0x81>;
			qcom,freq-tbl = <0x858b8 0xbb800 0x17ba38 0x1a0fe0 0x1febe0 0x29bf80 0x30a138 0x383e70 0x407400>;
		};

		ddrqos-freq-table {
			phandle = <0x84>;
			qcom,freq-tbl = <0x0 0x1>;
		};

		disp_rdump_region {
		};

		disp_rsc@af20000 {
			clocks = <0x2f 0x46>;
			compatible = "qcom,rpmh-rsc";
			interrupts = <0x0 0x81 0x4>;
			label = "disp_rsc";
			phandle = <0x32a>;
			qcom,drv-count = <0x1>;
			reg = <0xaf20000 0x10000>;
			reg-names = "drv-0";

			drv@0 {
				phandle = <0x32b>;
				qcom,drv-id = <0x0>;
				qcom,tcs-offset = <0x1c00>;

				bcm_voter {
					compatible = "qcom,bcm-voter";
					phandle = <0x33>;
					qcom,tcs-wait = <0x1>;
				};

				channel@0 {
					qcom,tcs-config = <0x2 0x0 0x0 0x1 0x1 0x1 0x3 0x0 0x4 0x0>;
				};

				sde_rsc_rpmh {
					cell-index = <0x0>;
					compatible = "qcom,sde-rsc-rpmh";
				};
			};
		};

		dload_mode {
			compatible = "qcom,dload-mode";
		};

		dma_dev {
			compatible = "qcom,iommu-dma";
			memory-region = <0x73>;
		};

		dmesg-dump {
			compatible = "qcom,dmesg-dump";
			gunyah-label = <0x7>;
			peer-name = <0x2>;
			qcom,primary-vm;
		};

		dsi_pll_codes {
			label = "dsi_pll_codes";
			phandle = <0x4d5>;
			reg = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			phandle = <0x426>;
			qcom,dummy-sink;

			in-ports {

				port {

					endpoint {
						phandle = <0x1c5>;
						remote-endpoint = <0x1c0>;
					};
				};
			};
		};

		ete0 {
			atid = <0x1>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete0";
			cpu = <0x17>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x1d8>;
						remote-endpoint = <0x1cf>;
					};
				};
			};
		};

		ete1 {
			atid = <0x2>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete1";
			cpu = <0x18>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x1d9>;
						remote-endpoint = <0x1d0>;
					};
				};
			};
		};

		ete2 {
			atid = <0x3>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete2";
			cpu = <0x19>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x1da>;
						remote-endpoint = <0x1d1>;
					};
				};
			};
		};

		ete3 {
			atid = <0x4>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete3";
			cpu = <0x1a>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x1db>;
						remote-endpoint = <0x1d2>;
					};
				};
			};
		};

		ete4 {
			atid = <0x5>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete4";
			cpu = <0x1b>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x1dc>;
						remote-endpoint = <0x1d3>;
					};
				};
			};
		};

		ete5 {
			atid = <0x6>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete5";
			cpu = <0x1c>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x1dd>;
						remote-endpoint = <0x1d4>;
					};
				};
			};
		};

		ete6 {
			atid = <0x7>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete6";
			cpu = <0x1d>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x1de>;
						remote-endpoint = <0x1d5>;
					};
				};
			};
		};

		ete7 {
			atid = <0x8>;
			compatible = "arm,embedded-trace-extension";
			coresight-name = "coresight-ete7";
			cpu = <0x1e>;
			qcom,skip-power-up;

			out-ports {

				port {

					endpoint {
						phandle = <0x1df>;
						remote-endpoint = <0x1d6>;
					};
				};
			};
		};

		funnel@10041000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x421>;
			reg = <0x10041000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xfa>;
						remote-endpoint = <0x1a8>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1a7>;
						remote-endpoint = <0x1aa>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0xfc>;
						remote-endpoint = <0x1a9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1b3>;
						remote-endpoint = <0x1ab>;
					};
				};
			};
		};

		funnel@10042000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x422>;
			reg = <0x10042000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x168>;
						remote-endpoint = <0x1ac>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x175>;
						remote-endpoint = <0x1ad>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x18a>;
						remote-endpoint = <0x1ae>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x181>;
						remote-endpoint = <0x1af>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1a4>;
						remote-endpoint = <0x1b0>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1b2>;
						remote-endpoint = <0x1b1>;
					};
				};
			};
		};

		funnel@10045000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qdss";
			phandle = <0x423>;
			reg = <0x10045000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ab>;
						remote-endpoint = <0x1b3>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1b1>;
						remote-endpoint = <0x1b2>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1bd>;
						remote-endpoint = <0x1b4>;
					};
				};
			};
		};

		funnel@10804000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem";
			phandle = <0x41b>;
			reg = <0x10804000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x178>;
						remote-endpoint = <0x17f>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x10d>;
						remote-endpoint = <0x17e>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x17d>;
						remote-endpoint = <0x180>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1af>;
						remote-endpoint = <0x181>;
					};
				};
			};
		};

		funnel@1080c000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem_q6";
			phandle = <0x41a>;
			reg = <0x1080c000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x17a>;
						remote-endpoint = <0x17b>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x10e>;
						remote-endpoint = <0x17c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x180>;
						remote-endpoint = <0x17d>;
					};
				};
			};
		};

		funnel@1080d000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem_q6_dup";
			phandle = <0x419>;
			qcom,duplicate-funnel;
			reg = <0x1080d000 0x1000 0x1080c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x10c>;
						remote-endpoint = <0x179>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x17b>;
						remote-endpoint = <0x17a>;
					};
				};
			};
		};

		funnel@10832000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-video";
			phandle = <0x406>;
			reg = <0x10832000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0xea>;
						remote-endpoint = <0x12c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x12e>;
						remote-endpoint = <0x12d>;
					};
				};
			};
		};

		funnel@10846000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x408>;
			reg = <0x10846000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0xe5>;
						remote-endpoint = <0x132>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x199>;
						remote-endpoint = <0x133>;
					};
				};
			};
		};

		funnel@10883000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-spss";
			phandle = <0x410>;
			reg = <0x10883000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			in-ports {

				port {

					endpoint {
						phandle = <0x101>;
						remote-endpoint = <0x154>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x173>;
						remote-endpoint = <0x155>;
					};
				};
			};
		};

		funnel@10902000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gfx_dl";
			phandle = <0x405>;
			reg = <0x10902000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xf1>;
						remote-endpoint = <0x127>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x126>;
						remote-endpoint = <0x128>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x190>;
						remote-endpoint = <0x129>;
						source = <0x12a>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1a3>;
						remote-endpoint = <0x12b>;
					};
				};
			};
		};

		funnel@10963000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gfx";
			phandle = <0x404>;
			reg = <0x10963000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x4ca>;
						remote-endpoint = <0x4cb>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x4c9>;
						remote-endpoint = <0x4cc>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x128>;
						remote-endpoint = <0x126>;
					};
				};
			};
		};

		funnel@10983000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x40f>;
			reg = <0x10983000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xef>;
						remote-endpoint = <0x14c>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xf0>;
						remote-endpoint = <0x14d>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x14b>;
						remote-endpoint = <0x14e>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x18e>;
						remote-endpoint = <0x14f>;
						source = <0x150>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x191>;
						remote-endpoint = <0x151>;
						source = <0x152>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1a2>;
						remote-endpoint = <0x153>;
					};
				};
			};
		};

		funnel@10984000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing_dup";
			phandle = <0x40e>;
			qcom,duplicate-funnel;
			reg = <0x10984000 0x1000 0x10983000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0xff>;
						remote-endpoint = <0x14a>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x14e>;
						remote-endpoint = <0x14b>;
					};
				};
			};
		};

		funnel@109c2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl_south";
			phandle = <0x413>;
			reg = <0x109c2000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x166>;
						remote-endpoint = <0x167>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1ac>;
						remote-endpoint = <0x168>;
					};
				};
			};
		};

		funnel@10ac2000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl_north";
			phandle = <0x417>;
			reg = <0x10ac2000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x171>;
						remote-endpoint = <0x172>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x155>;
						remote-endpoint = <0x173>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x16e>;
						remote-endpoint = <0x174>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1ad>;
						remote-endpoint = <0x175>;
					};
				};
			};
		};

		funnel@10b04000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-aoss";
			phandle = <0x425>;
			reg = <0x10b04000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x11f>;
						remote-endpoint = <0x1bb>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x125>;
						remote-endpoint = <0x1bc>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1ba>;
						remote-endpoint = <0x1be>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1b4>;
						remote-endpoint = <0x1bd>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1c1>;
						remote-endpoint = <0x1bf>;
					};
				};
			};
		};

		funnel@10b23000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ddr-lpi";
			phandle = <0x401>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x114>;
						remote-endpoint = <0x11e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1bb>;
						remote-endpoint = <0x11f>;
					};
				};
			};
		};

		funnel@10b44000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi_0";
			phandle = <0x403>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xde>;
						remote-endpoint = <0x123>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x122>;
						remote-endpoint = <0x124>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1bc>;
						remote-endpoint = <0x125>;
					};
				};
			};
		};

		funnel@10b50000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi_1";
			phandle = <0x402>;

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xe0>;
						remote-endpoint = <0x120>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xdf>;
						remote-endpoint = <0x121>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x124>;
						remote-endpoint = <0x122>;
					};
				};
			};
		};

		funnel@10c0a000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-multimedia";
			phandle = <0x407>;
			reg = <0x10c0a000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x12d>;
						remote-endpoint = <0x12e>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xeb>;
						remote-endpoint = <0x12f>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0xec>;
						remote-endpoint = <0x130>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x156>;
						remote-endpoint = <0x131>;
					};
				};
			};
		};

		funnel@10c2c000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl_center";
			phandle = <0x41f>;
			reg = <0x10c2c000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x19f>;
						remote-endpoint = <0x1a0>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x149>;
						remote-endpoint = <0x1a1>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x153>;
						remote-endpoint = <0x1a2>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x12b>;
						remote-endpoint = <0x1a3>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1b0>;
						remote-endpoint = <0x1a4>;
					};
				};
			};
		};

		funnel@10c3a000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dl_west";
			phandle = <0x411>;
			reg = <0x10c3a000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x131>;
						remote-endpoint = <0x156>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xed>;
						remote-endpoint = <0x157>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0xee>;
						remote-endpoint = <0x158>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x19c>;
						remote-endpoint = <0x159>;
						source = <0x15a>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x18b>;
						remote-endpoint = <0x15b>;
						source = <0x15c>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x18d>;
						remote-endpoint = <0x15d>;
						source = <0x15e>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x18c>;
						remote-endpoint = <0x15f>;
						source = <0x160>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x18f>;
						remote-endpoint = <0x161>;
						source = <0x162>;
					};
				};
			};
		};

		funnel@10cc5000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-tmess";
			phandle = <0x415>;
			reg = <0x10cc5000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x16c>;
						remote-endpoint = <0x16d>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x174>;
						remote-endpoint = <0x16e>;
					};
				};
			};
		};

		funnel@10d03000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_dl0";
			phandle = <0x40d>;
			reg = <0x10d03000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x135>;
						remote-endpoint = <0x13d>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x137>;
						remote-endpoint = <0x13c>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0xe8>;
						remote-endpoint = <0x13f>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0xe9>;
						remote-endpoint = <0x13e>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x13b>;
						remote-endpoint = <0x140>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x198>;
						remote-endpoint = <0x141>;
						source = <0x142>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x19b>;
						remote-endpoint = <0x143>;
						source = <0x144>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x19a>;
						remote-endpoint = <0x145>;
						source = <0x146>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x19d>;
						remote-endpoint = <0x147>;
						source = <0x148>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1a1>;
						remote-endpoint = <0x149>;
					};
				};
			};
		};

		funnel@10d0a000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_dl1";
			phandle = <0x40c>;
			reg = <0x10d0a000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x11d>;
						remote-endpoint = <0x139>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x138>;
						remote-endpoint = <0x13a>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x140>;
						remote-endpoint = <0x13b>;
					};
				};
			};
		};

		funnel@10d22000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_ch02";
			phandle = <0x409>;
			reg = <0x10d22000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0xe6>;
						remote-endpoint = <0x134>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x13d>;
						remote-endpoint = <0x135>;
					};
				};
			};
		};

		funnel@10d32000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr_ch13";
			phandle = <0x40a>;
			reg = <0x10d32000 0x1000>;
			reg-names = "funnel-base";

			in-ports {

				port {

					endpoint {
						phandle = <0xe7>;
						remote-endpoint = <0x136>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x13c>;
						remote-endpoint = <0x137>;
					};
				};
			};
		};

		funnel@13810000 {
			arm,primecell-periphid = <0xbb908>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x41d>;
			reg = <0x13810000 0x1000>;
			reg-names = "funnel-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d7>;
						remote-endpoint = <0x188>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x187>;
						remote-endpoint = <0x189>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1ae>;
						remote-endpoint = <0x18a>;
					};
				};
			};
		};

		funnel_ete {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-ete";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1cf>;
						remote-endpoint = <0x1d8>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1d0>;
						remote-endpoint = <0x1d9>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1d1>;
						remote-endpoint = <0x1da>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1d2>;
						remote-endpoint = <0x1db>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1d3>;
						remote-endpoint = <0x1dc>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1d4>;
						remote-endpoint = <0x1dd>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1d5>;
						remote-endpoint = <0x1de>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1d6>;
						remote-endpoint = <0x1df>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x188>;
						remote-endpoint = <0x1d7>;
					};
				};
			};
		};

		gh-secure-vm-loader@0 {
			compatible = "qcom,gh-secure-vm-loader";
			qcom,firmware-name = "trustedvm";
			qcom,pas-id = <0x1c>;
			qcom,vmid = <0x2d>;
			virtio-backends = <0x7d 0x7e>;
		};

		gh-secure-vm-loader@1 {
			compatible = "qcom,gh-secure-vm-loader";
			memory-region = <0x78>;
			qcom,firmware-name = "oemvm";
			qcom,pas-id = <0x22>;
			qcom,vmid = <0x31>;
			virtio-backends = <0x80>;
		};

		gh-secure-vm-loader@2 {
			compatible = "qcom,gh-secure-vm-loader";
			memory-region = <0x77>;
			qcom,firmware-name = "cpusys_vm";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
		};

		gic-interrupt-router {
			compatible = "qcom,gic-intr-routing";
			qcom,gic-class0-cpus = <0x0 0x1 0x2>;
			qcom,gic-class1-cpus = <0x3 0x4 0x5 0x6 0x7>;
		};

		gladiator {
			atid = <0x60>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-gladiator";
			phandle = <0x40b>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x13a>;
						remote-endpoint = <0x138>;
					};
				};
			};
		};

		google,debug-kinfo {
			compatible = "google,debug-kinfo";
			memory-region = <0xd8>;
		};

		hsphy@88e3000 {
			clock-names = "ref_clk_src", "ref_clk";
			clocks = <0x38 0x1b 0x4f 0x4>;
			compatible = "qcom,usb-snps-eusb2-phy";
			phandle = <0x29b>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			reg = <0x88e3000 0x154 0xc276000 0x4>;
			reg-names = "eusb2_phy_base", "eud_detect_reg";
			reset-names = "phy_reset";
			resets = <0x37 0x14>;
			vdd-supply = <0x2c>;
			vdda12-supply = <0x2d>;
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x5b>;
			syscon = <0x59 0x0 0x1000>;
		};

		interconnect@0 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-clk_virt";
			phandle = <0x1e9>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
		};

		interconnect@1 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-mc_virt";
			phandle = <0x3d>;
			qcom,bcm-voter-names = "hlos", "disp", "cam_ife_0", "cam_ife_1", "cam_ife_2";
			qcom,bcm-voters = <0x32 0x33 0x34 0x35 0x36>;
		};

		interconnect@1500000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-cnoc_main";
			phandle = <0x335>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x1500000 0x13080>;
		};

		interconnect@1600000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-cnoc_cfg";
			phandle = <0x53>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x1600000 0x6200>;
		};

		interconnect@1680000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-system_noc";
			phandle = <0xda>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x1680000 0x1d080>;
		};

		interconnect@16c0000 {
			#interconnect-cells = <0x1>;
			clocks = <0x37 0x0 0x37 0xa>;
			compatible = "qcom,kalama-pcie_anoc";
			phandle = <0xdc>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x16c0000 0x12200>;
		};

		interconnect@16e0000 {
			#interconnect-cells = <0x1>;
			clocks = <0x37 0x1 0x37 0x3>;
			compatible = "qcom,kalama-aggre1_noc";
			phandle = <0x57>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x16e0000 0x14400>;
		};

		interconnect@1700000 {
			#interconnect-cells = <0x1>;
			clocks = <0x38 0xc>;
			compatible = "qcom,kalama-aggre2_noc";
			phandle = <0x3c>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x1700000 0x1e400>;
		};

		interconnect@1780000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-mmss_noc";
			phandle = <0xdb>;
			qcom,bcm-voter-names = "hlos", "disp", "cam_ife_0", "cam_ife_1", "cam_ife_2";
			qcom,bcm-voters = <0x32 0x33 0x34 0x35 0x36>;
			reg = <0x1780000 0x5b800>;
		};

		interconnect@24100000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-gem_noc";
			phandle = <0x52>;
			qcom,bcm-voter-names = "hlos", "disp", "cam_ife_0", "cam_ife_1", "cam_ife_2";
			qcom,bcm-voters = <0x32 0x33 0x34 0x35 0x36>;
			reg = <0x24100000 0xbb800>;
		};

		interconnect@320c0000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-nsp_noc";
			phandle = <0x6d>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x320c0000 0xe080>;
		};

		interconnect@7400000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-lpass_lpiaon_noc";
			phandle = <0x337>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x7400000 0x19080>;
		};

		interconnect@7430000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-lpass_lpicx_noc";
			phandle = <0x65>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x7430000 0x3a200>;
		};

		interconnect@7e40000 {
			#interconnect-cells = <0x1>;
			compatible = "qcom,kalama-lpass_ag_noc";
			phandle = <0x336>;
			qcom,bcm-voter-names = "hlos";
			qcom,bcm-voters = <0x32>;
			reg = <0x7e40000 0xe080>;
		};

		interrupt-controller@17100000 {
			#address-cells = <0x1>;
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			#size-cells = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x1>;
			ranges;
			redistributor-stride = <0x0 0x40000>;
			reg = <0x17100000 0x10000 0x17180000 0x200000>;

			msi-controller@17140000 {
				#msi-cells = <0x1>;
				compatible = "arm,gic-v3-its";
				msi-controller;
				phandle = <0x2a4>;
				reg = <0x17140000 0x20000>;
			};
		};

		interrupt-controller@b220000 {
			#interrupt-cells = <0x2>;
			compatible = "qcom,kalama-pdc", "qcom,pdc";
			interrupt-controller;
			interrupt-parent = <0x1>;
			phandle = <0x42>;
			qcom,pdc-ranges = <0x0 0x1e0 0x5e 0x5e 0x261 0x1f 0x7d 0x3f 0x1 0x7e 0x2cc 0xc 0x8a 0xfb 0x5>;
			reg = <0xb220000 0x30000 0x174000f0 0x64>;
		};

		iommu_test_device {
			compatible = "qcom,iommu-debug-test";

			usecase0_apps {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x3e 0x400 0x0>;
			};

			usecase1_apps_fastmap {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x3e 0x400 0x0>;
				qcom,iommu-dma = "fastmap";
			};

			usecase2_apps_atomic {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x3e 0x400 0x0>;
				qcom,iommu-dma = "atomic";
			};

			usecase3_apps_dma {
				compatible = "qcom,iommu-debug-usecase";
				dma-coherent;
				iommus = <0x3e 0x400 0x0>;
			};

			usecase4_apps_secure {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0x3e 0x400 0x0>;
				qcom,iommu-vmid = <0xa>;
			};

			usecase5_kgsl {
				compatible = "qcom,iommu-debug-usecase";
				iommus = <0xdd 0x7 0x0>;
			};

			usecase6_kgsl_dma {
				compatible = "qcom,iommu-debug-usecase";
				dma-coherent;
				iommus = <0xdd 0x7 0x0>;
			};
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x40 0x3 0x3 0x4>;
			mboxes = <0x40 0x3 0x3>;
			phandle = <0x3ca>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x40 0x8 0x2 0x4>;
			mboxes = <0x40 0x8 0x2>;
			phandle = <0x3c8>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x40 0x6 0x3 0x4>;
			mboxes = <0x40 0x6 0x3>;
			phandle = <0x3c9>;
		};

		ipcc-self-ping-slpi {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x40 0x4 0x3 0x4>;
			mboxes = <0x40 0x4 0x3>;
			phandle = <0x3cb>;
		};

		kgsl-smmu@3da0000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			clock-names = "gpu_cc_hlos1_vote_gpu_smmu", "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb";
			clocks = <0x4e 0xf 0x37 0x20 0x37 0x21 0x4e 0x0>;
			compatible = "qcom,qsmmu-v500", "qcom,adreno-smmu";
			dma-coherent;
			interrupts = <0x0 0x2a1 0x4 0x0 0x2a5 0x4 0x0 0x2a6 0x4 0x0 0x2a7 0x4 0x0 0x2a8 0x4 0x0 0x2a9 0x4 0x0 0x2aa 0x4 0x0 0x2ab 0x4 0x0 0x2ac 0x4 0x0 0x2ad 0x4 0x0 0x2ae 0x4 0x0 0x2af 0x4 0x0 0x1a6 0x4 0x0 0x1dc 0x4 0x0 0x23e 0x4 0x0 0x23f 0x4 0x0 0x240 0x4 0x0 0x241 0x4 0x0 0x293 0x4 0x0 0x295 0x4 0x0 0x298 0x4 0x0 0x299 0x4 0x0 0x29a 0x4 0x0 0x29c 0x4 0x0 0x29d 0x4 0x0 0x2bb 0x4>;
			phandle = <0xdd>;
			qcom,actlr = <0x0 0x3ff 0x32b>;
			qcom,regulator-names = "vdd";
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x3da0000 0x40000 0x3de6000 0x40>;
			reg-names = "base", "tcu-base";
			vdd-supply = <0xd9>;

			gpu_qtb@3de8000 {
				compatible = "qcom,qsmmuv500-tbu", "qcom,qtb500";
				interconnects = <0x52 0x0 0x3d 0x200>;
				phandle = <0x3cc>;
				qcom,iova-width = <0x31>;
				qcom,num-qtb-ports = <0x2>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x3de8000 0x1000 0x3dec000 0x1000>;
				reg-names = "base", "debugchain-base";
			};
		};

		limits-stat {
			compatible = "qcom,limits-stat";
			phandle = <0x4bb>;
			qcom,limits-stat-sensor-names = "cpu-0-0", "cpu-0-1", "cpu-0-2", "cpu-1-0", "cpu-1-1", "cpu-1-2", "cpu-1-3", "cpu-1-4", "gpuss-0", "gpuss-1", "nspss-0", "nspss-1", "nspss-2";
		};

		llcc-freq-table {
			phandle = <0x83>;
			qcom,freq-tbl = <0x493e0 0x71c50 0x927c0 0xc4c70 0xe3c88 0x104410>;
		};

		llcc-pmu@24095000 {
			compatible = "qcom,llcc-pmu-ver2";
			phandle = <0x3b7>;
			reg = <0x24095000 0x300>;
			reg-names = "lagg-base";
		};

		lpass_stm {
			atid = <0x19>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-lpass-stm";
			phandle = <0x3d6>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x120>;
						remote-endpoint = <0xe0>;
					};
				};
			};
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x1e0>;

			c0_context {
				qcom,dump-id = <0x0>;
				qcom,dump-size = <0x800>;
			};

			c100_context {
				qcom,dump-id = <0x1>;
				qcom,dump-size = <0x800>;
			};

			c200_context {
				qcom,dump-id = <0x2>;
				qcom,dump-size = <0x800>;
			};

			c300_context {
				qcom,dump-id = <0x3>;
				qcom,dump-size = <0x800>;
			};

			c400_context {
				qcom,dump-id = <0x4>;
				qcom,dump-size = <0x800>;
			};

			c500_context {
				qcom,dump-id = <0x5>;
				qcom,dump-size = <0x800>;
			};

			c600_context {
				qcom,dump-id = <0x6>;
				qcom,dump-size = <0x800>;
			};

			c700_context {
				qcom,dump-id = <0x7>;
				qcom,dump-size = <0x800>;
			};

			cpuss_reg {
				qcom,dump-id = <0xef>;
				qcom,dump-size = <0x30000>;
			};

			etf_lpass {
				qcom,dump-id = <0xf4>;
				qcom,dump-size = <0x4000>;
			};

			etf_slpi {
				qcom,dump-id = <0xf3>;
				qcom,dump-size = <0x4000>;
			};

			etf_swao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x10000>;
			};

			etflpass_reg {
				qcom,dump-id = <0x104>;
				qcom,dump-size = <0x1000>;
			};

			etfslpi_reg {
				qcom,dump-id = <0x103>;
				qcom,dump-size = <0x1000>;
			};

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			etr1_reg {
				qcom,dump-id = <0x105>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			fsm_data {
				qcom,dump-id = <0x165>;
				qcom,dump-size = <0x400>;
			};

			gemnoc {
				qcom,dump-id = <0x162>;
				qcom,dump-size = <0x100000>;
			};

			l0mopca500 {
				qcom,dump-id = <0x1a5>;
				qcom,dump-size = <0x4100>;
			};

			l0mopca600 {
				qcom,dump-id = <0x1a6>;
				qcom,dump-size = <0x4100>;
			};

			l0mopca700 {
				qcom,dump-id = <0x1a7>;
				qcom,dump-size = <0x4100>;
			};

			l1_dcache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache100 {
				qcom,dump-id = <0x81>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache200 {
				qcom,dump-id = <0x82>;
				qcom,dump-size = <0x9100>;
			};

			l1_dcache300 {
				qcom,dump-id = <0x83>;
				qcom,dump-size = <0xd100>;
			};

			l1_dcache400 {
				qcom,dump-id = <0x84>;
				qcom,dump-size = <0xd100>;
			};

			l1_dcache500 {
				qcom,dump-id = <0x85>;
				qcom,dump-size = <0xd100>;
			};

			l1_dcache600 {
				qcom,dump-id = <0x86>;
				qcom,dump-size = <0xd100>;
			};

			l1_dcache700 {
				qcom,dump-id = <0x87>;
				qcom,dump-size = <0x1a100>;
			};

			l1_dtlb500 {
				qcom,dump-id = <0x45>;
				qcom,dump-size = <0x600>;
			};

			l1_dtlb600 {
				qcom,dump-id = <0x46>;
				qcom,dump-size = <0x600>;
			};

			l1_dtlb700 {
				qcom,dump-id = <0x47>;
				qcom,dump-size = <0x600>;
			};

			l1_icache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache100 {
				qcom,dump-id = <0x61>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache200 {
				qcom,dump-id = <0x62>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache300 {
				qcom,dump-id = <0x63>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache400 {
				qcom,dump-id = <0x64>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache500 {
				qcom,dump-id = <0x65>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache600 {
				qcom,dump-id = <0x66>;
				qcom,dump-size = <0x11100>;
			};

			l1_icache700 {
				qcom,dump-id = <0x67>;
				qcom,dump-size = <0x22100>;
			};

			l1_itlb500 {
				qcom,dump-id = <0x25>;
				qcom,dump-size = <0x600>;
			};

			l1_itlb600 {
				qcom,dump-id = <0x26>;
				qcom,dump-size = <0x600>;
			};

			l1_itlb700 {
				qcom,dump-id = <0x27>;
				qcom,dump-size = <0x600>;
			};

			l1bim500 {
				qcom,dump-id = <0x1d5>;
				qcom,dump-size = <0x2100>;
			};

			l1bim600 {
				qcom,dump-id = <0x1d6>;
				qcom,dump-size = <0x2100>;
			};

			l1btb500 {
				qcom,dump-id = <0x1b5>;
				qcom,dump-size = <0x10100>;
			};

			l1btb600 {
				qcom,dump-id = <0x1b6>;
				qcom,dump-size = <0x10100>;
			};

			l1dcdirty0 {
				qcom,dump-id = <0x170>;
				qcom,dump-size = <0x1100>;
			};

			l1dcdirty100 {
				qcom,dump-id = <0x171>;
				qcom,dump-size = <0x1100>;
			};

			l1dcdirty200 {
				qcom,dump-id = <0x172>;
				qcom,dump-size = <0x1100>;
			};

			l1dcmte0 {
				qcom,dump-id = <0x180>;
				qcom,dump-size = <0x1100>;
			};

			l1dcmte100 {
				qcom,dump-id = <0x181>;
				qcom,dump-size = <0x1100>;
			};

			l1dcmte200 {
				qcom,dump-id = <0x182>;
				qcom,dump-size = <0x1100>;
			};

			l1ghb500 {
				qcom,dump-id = <0x1c5>;
				qcom,dump-size = <0x4100>;
			};

			l1ghb600 {
				qcom,dump-id = <0x1c6>;
				qcom,dump-size = <0x4100>;
			};

			l2_cache0 {
				qcom,dump-id = <0xc0>;
				qcom,dump-size = <0x24100>;
			};

			l2_cache100 {
				qcom,dump-id = <0xc1>;
				qcom,dump-size = <0x24100>;
			};

			l2_cache200 {
				qcom,dump-id = <0xc2>;
				qcom,dump-size = <0x24100>;
			};

			l2_cache300 {
				qcom,dump-id = <0xc3>;
				qcom,dump-size = <0xd0100>;
			};

			l2_cache400 {
				qcom,dump-id = <0xc4>;
				qcom,dump-size = <0xd0100>;
			};

			l2_cache500 {
				qcom,dump-id = <0xc5>;
				qcom,dump-size = <0x68100>;
			};

			l2_cache600 {
				qcom,dump-id = <0xc6>;
				qcom,dump-size = <0x68100>;
			};

			l2_cache700 {
				qcom,dump-id = <0xc7>;
				qcom,dump-size = <0x1a0100>;
			};

			l2_tlb0 {
				qcom,dump-id = <0x120>;
				qcom,dump-size = <0xf700>;
			};

			l2_tlb100 {
				qcom,dump-id = <0x121>;
				qcom,dump-size = <0xf700>;
			};

			l2_tlb200 {
				qcom,dump-id = <0x122>;
				qcom,dump-size = <0xf700>;
			};

			l2_tlb500 {
				qcom,dump-id = <0x125>;
				qcom,dump-size = <0x7900>;
			};

			l2_tlb600 {
				qcom,dump-id = <0x126>;
				qcom,dump-size = <0x7900>;
			};

			l2_tlb700 {
				qcom,dump-id = <0x127>;
				qcom,dump-size = <0xa900>;
			};

			l2dcmte0 {
				qcom,dump-id = <0x190>;
				qcom,dump-size = <0x4100>;
			};

			l2dcmte100 {
				qcom,dump-id = <0x191>;
				qcom,dump-size = <0x4100>;
			};

			l2dcmte200 {
				qcom,dump-id = <0x192>;
				qcom,dump-size = <0x4100>;
			};

			l2tldtcmp300 {
				qcom,dump-id = <0x213>;
				qcom,dump-size = <0x1300>;
			};

			l2tldtcmp400 {
				qcom,dump-id = <0x214>;
				qcom,dump-size = <0x1300>;
			};

			l2tldtcsp300 {
				qcom,dump-id = <0x203>;
				qcom,dump-size = <0x7900>;
			};

			l2tldtcsp400 {
				qcom,dump-id = <0x204>;
				qcom,dump-size = <0x7900>;
			};

			l2victim500 {
				qcom,dump-id = <0x1e5>;
				qcom,dump-size = <0x2100>;
			};

			l2victim600 {
				qcom,dump-id = <0x1e6>;
				qcom,dump-size = <0x2100>;
			};

			l2victim700 {
				qcom,dump-id = <0x1e7>;
				qcom,dump-size = <0x2100>;
			};

			llcc1dc {
				qcom,dump-id = <0x140>;
				qcom,dump-size = <0x171000>;
			};

			llcc2dc {
				qcom,dump-id = <0x141>;
				qcom,dump-size = <0x171000>;
			};

			llcc3dc {
				qcom,dump-id = <0x142>;
				qcom,dump-size = <0x171000>;
			};

			llcc4dc {
				qcom,dump-id = <0x143>;
				qcom,dump-size = <0x171000>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			osm_reg {
				qcom,dump-id = <0x163>;
				qcom,dump-size = <0x400>;
			};

			pcu_reg {
				qcom,dump-id = <0x164>;
				qcom,dump-size = <0x400>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x200000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x2000000>;
			};

			spr_cpu0 {
				qcom,dump-id = <0x1f0>;
				qcom,dump-size = <0x2000>;
			};

			spr_cpu1 {
				qcom,dump-id = <0x1f1>;
				qcom,dump-size = <0x2000>;
			};

			spr_cpu2 {
				qcom,dump-id = <0x1f2>;
				qcom,dump-size = <0x2000>;
			};

			spr_cpu3 {
				qcom,dump-id = <0x1f3>;
				qcom,dump-size = <0x2000>;
			};

			spr_cpu4 {
				qcom,dump-id = <0x1f4>;
				qcom,dump-size = <0x2000>;
			};

			spr_cpu5 {
				qcom,dump-id = <0x1f5>;
				qcom,dump-size = <0x2000>;
			};

			spr_cpu6 {
				qcom,dump-id = <0x1f6>;
				qcom,dump-size = <0x2000>;
			};

			spr_cpu7 {
				qcom,dump-id = <0x1f7>;
				qcom,dump-size = <0x2000>;
			};
		};

		microdump_modem {
			compatible = "qcom,microdump_modem";
		};

		mini_dump_mode {
			compatible = "qcom,minidump";
			status = "ok";
		};

		modem2_etm0 {
			atid = <0x27>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0xb>;

			out-ports {

				port {

					endpoint {
						phandle = <0x17e>;
						remote-endpoint = <0x10d>;
					};
				};
			};
		};

		modem_diag {
			atid = <0x32>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			phandle = <0x3f5>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x17c>;
						remote-endpoint = <0x10e>;
					};
				};
			};
		};

		modem_etm0 {
			atid = <0x24 0x25>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;

			out-ports {

				port {

					endpoint {
						phandle = <0x179>;
						remote-endpoint = <0x10c>;
					};
				};
			};
		};

		oem_vm_virt_be0@13 {
			phandle = <0x80>;
			qcom,label = <0x13>;
			qcom,vm = <0x7f>;
		};

		pcie_0_pipe_clk {
			#clock-cells = <0x0>;
			clock-frequency = <0x3e8>;
			clock-output-names = "pcie_0_pipe_clk";
			compatible = "fixed-clock";
			phandle = <0x46>;
		};

		pcie_1_phy_aux_clk {
			#clock-cells = <0x0>;
			clock-frequency = <0x3e8>;
			clock-output-names = "pcie_1_phy_aux_clk";
			compatible = "fixed-clock";
			phandle = <0x47>;
		};

		pcie_1_pipe_clk {
			#clock-cells = <0x0>;
			clock-frequency = <0x3e8>;
			clock-output-names = "pcie_1_pipe_clk";
			compatible = "fixed-clock";
			phandle = <0x48>;
		};

		pinctrl@f000000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,kalama-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x4>;
			phandle = <0x79>;
			qcom,gpios-reserved = <0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27>;
			reg = <0xf000000 0x1000000>;
			wakeup-parent = <0x42>;

			ap2mdm {

				ap2mdm_active {
					phandle = <0x3a7>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio29", "gpio30";
					};

					mux {
						function = "gpio";
						pins = "gpio29", "gpio30";
					};
				};

				ap2mdm_sleep {
					phandle = <0x3a8>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio29", "gpio30";
					};

					mux {
						function = "gpio";
						pins = "gpio29", "gpio30";
					};
				};
			};

			aux0_pcm_clk {

				aux0_pcm_clk_active {
					phandle = <0x370>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio126";
					};

					mux {
						function = "i2s0_sck";
						pins = "gpio126";
					};
				};

				aux0_pcm_clk_sleep {
					phandle = <0x36f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			aux0_pcm_din {

				aux0_pcm_din_active {
					phandle = <0x374>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio127";
					};

					mux {
						function = "i2s0_data0";
						pins = "gpio127";
					};
				};

				aux0_pcm_din_sleep {
					phandle = <0x373>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			aux0_pcm_dout {

				aux0_pcm_dout_active {
					phandle = <0x376>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio128";
					};

					mux {
						function = "i2s0_data1";
						pins = "gpio128";
					};
				};

				aux0_pcm_dout_sleep {
					phandle = <0x375>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			aux0_pcm_ws {

				aux0_pcm_ws_active {
					phandle = <0x372>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio129";
					};

					mux {
						function = "i2s0_ws";
						pins = "gpio129";
					};
				};

				aux0_pcm_ws_sleep {
					phandle = <0x371>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			aux1_pcm_clk {

				aux1_pcm_clk_active {
					phandle = <0x378>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio121";
					};

					mux {
						function = "i2s1_sck";
						pins = "gpio121";
					};
				};

				aux1_pcm_clk_sleep {
					phandle = <0x377>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			aux1_pcm_din {

				aux1_pcm_din_active {
					phandle = <0x37c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio122";
					};

					mux {
						function = "i2s1_data0";
						pins = "gpio122";
					};
				};

				aux1_pcm_din_sleep {
					phandle = <0x37b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			aux1_pcm_dout {

				aux1_pcm_dout_active {
					phandle = <0x37e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "i2s1_data1";
						pins = "gpio124";
					};
				};

				aux1_pcm_dout_sleep {
					phandle = <0x37d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			aux1_pcm_ws {

				aux1_pcm_ws_active {
					phandle = <0x37a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio123";
					};

					mux {
						function = "i2s1_ws";
						pins = "gpio123";
					};
				};

				aux1_pcm_ws_sleep {
					phandle = <0x379>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio123";
					};

					mux {
						function = "gpio";
						pins = "gpio123";
					};
				};
			};

			bt_en_sleep {
				phandle = <0x50a>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio81";
				};

				mux {
					function = "gpio";
					pins = "gpio81";
				};
			};

			cam_sensor_active_rst0 {
				phandle = <0x542>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio116";
				};

				mux {
					function = "gpio";
					pins = "gpio116";
				};
			};

			cam_sensor_active_rst1 {
				phandle = <0x544>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_active_rst2 {
				phandle = <0x546>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio118";
				};

				mux {
					function = "gpio";
					pins = "gpio118";
				};
			};

			cam_sensor_active_rst3 {
				phandle = <0x548>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio119";
				};

				mux {
					function = "gpio";
					pins = "gpio119";
				};
			};

			cam_sensor_active_rst4 {
				phandle = <0x54a>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio120";
					qcom,apps;
				};

				mux {
					function = "gpio";
					pins = "gpio120";
				};
			};

			cam_sensor_active_rst5 {
				phandle = <0x54c>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio69";
				};

				mux {
					function = "gpio";
					pins = "gpio69";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x536>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x537>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio100";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio100";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x538>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio101";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x539>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio101";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio101";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x53a>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio102";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x53b>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio102";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio102";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x53c>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio103";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x53d>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio103";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio103";
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x53e>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio104";
				};

				mux {
					function = "cam_aon_mclk4";
					pins = "gpio104";
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x53f>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio104";
				};

				mux {
					function = "cam_aon_mclk4";
					pins = "gpio104";
				};
			};

			cam_sensor_mclk5_active {
				phandle = <0x540>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio105";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};
			};

			cam_sensor_mclk5_suspend {
				phandle = <0x541>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio105";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio105";
				};
			};

			cam_sensor_ponv_active {
				phandle = <0x54e>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio206";
					qcom,apps;
				};

				mux {
					function = "gpio";
					pins = "gpio206";
				};
			};

			cam_sensor_ponv_suspend {
				phandle = <0x54f>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio206";
					qcom,remote;
				};

				mux {
					function = "gpio";
					pins = "gpio206";
				};
			};

			cam_sensor_suspend_rst0 {
				phandle = <0x543>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio116";
				};

				mux {
					function = "gpio";
					pins = "gpio116";
				};
			};

			cam_sensor_suspend_rst1 {
				phandle = <0x545>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio117";
				};

				mux {
					function = "gpio";
					pins = "gpio117";
				};
			};

			cam_sensor_suspend_rst2 {
				phandle = <0x547>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio118";
				};

				mux {
					function = "gpio";
					pins = "gpio118";
				};
			};

			cam_sensor_suspend_rst3 {
				phandle = <0x549>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio119";
				};

				mux {
					function = "gpio";
					pins = "gpio119";
				};
			};

			cam_sensor_suspend_rst4 {
				phandle = <0x54b>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio120";
					qcom,remote;
				};

				mux {
					function = "gpio";
					pins = "gpio120";
				};
			};

			cam_sensor_suspend_rst5 {
				phandle = <0x54d>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio69";
				};

				mux {
					function = "gpio";
					pins = "gpio69";
				};
			};

			cci_aon_i2c_active {
				phandle = <0x51a>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio208", "gpio209";
					qcom,apps;
				};

				mux {
					function = "aon_cci";
					pins = "gpio208", "gpio209";
				};
			};

			cci_aon_i2c_suspend {
				phandle = <0x51b>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio208", "gpio209";
					qcom,remote;
				};

				mux {
					function = "aon_cci";
					pins = "gpio208", "gpio209";
				};
			};

			cci_i2c_scl0_active {
				phandle = <0x50e>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio111";
				};

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio111";
				};
			};

			cci_i2c_scl0_suspend {
				phandle = <0x510>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio111";
				};

				mux {
					function = "cci_i2c_scl0";
					pins = "gpio111";
				};
			};

			cci_i2c_scl1_active {
				phandle = <0x512>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio113";
				};

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio113";
				};
			};

			cci_i2c_scl1_suspend {
				phandle = <0x514>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio113";
				};

				mux {
					function = "cci_i2c_scl1";
					pins = "gpio113";
				};
			};

			cci_i2c_scl2_active {
				phandle = <0x516>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio115";
				};

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio115";
				};
			};

			cci_i2c_scl2_suspend {
				phandle = <0x518>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio115";
				};

				mux {
					function = "cci_i2c_scl2";
					pins = "gpio115";
				};
			};

			cci_i2c_scl4_active {
				phandle = <0x51c>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio75";
				};

				mux {
					function = "cci_i2c_scl4";
					pins = "gpio75";
				};
			};

			cci_i2c_scl4_suspend {
				phandle = <0x51e>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio75";
				};

				mux {
					function = "cci_i2c_scl4";
					pins = "gpio75";
				};
			};

			cci_i2c_scl5_active {
				phandle = <0x520>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio1";
				};

				mux {
					function = "cci_i2c_scl5";
					pins = "gpio1";
				};
			};

			cci_i2c_scl5_suspend {
				phandle = <0x522>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio1";
				};

				mux {
					function = "cci_i2c_scl5";
					pins = "gpio1";
				};
			};

			cci_i2c_sda0_active {
				phandle = <0x50f>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio110";
				};

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio110";
				};
			};

			cci_i2c_sda0_suspend {
				phandle = <0x511>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio110";
				};

				mux {
					function = "cci_i2c_sda0";
					pins = "gpio110";
				};
			};

			cci_i2c_sda1_active {
				phandle = <0x513>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio112";
				};

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio112";
				};
			};

			cci_i2c_sda1_suspend {
				phandle = <0x515>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio112";
				};

				mux {
					function = "cci_i2c_sda1";
					pins = "gpio112";
				};
			};

			cci_i2c_sda2_active {
				phandle = <0x517>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio114";
				};

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio114";
				};
			};

			cci_i2c_sda2_suspend {
				phandle = <0x519>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio114";
				};

				mux {
					function = "cci_i2c_sda2";
					pins = "gpio114";
				};
			};

			cci_i2c_sda4_active {
				phandle = <0x51d>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio74";
				};

				mux {
					function = "cci_i2c_sda4";
					pins = "gpio74";
				};
			};

			cci_i2c_sda4_suspend {
				phandle = <0x51f>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio74";
				};

				mux {
					function = "cci_i2c_sda4";
					pins = "gpio74";
				};
			};

			cci_i2c_sda5_active {
				phandle = <0x521>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio0";
				};

				mux {
					function = "cci_i2c_sda5";
					pins = "gpio0";
				};
			};

			cci_i2c_sda5_suspend {
				phandle = <0x523>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio0";
				};

				mux {
					function = "cci_i2c_sda5";
					pins = "gpio0";
				};
			};

			cnss_pins {

				cnss_wlan_en_active {
					phandle = <0x5aa>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};

				cnss_wlan_en_sleep {
					phandle = <0x5ab>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio80";
					};

					mux {
						function = "gpio";
						pins = "gpio80";
					};
				};
			};

			gamepad_gpio_key {

				gpio_key_active {
					phandle = <0x340>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input;
						input-enable;
						pins = "gpio0", "gpio14", "gpio15", "gpio40", "gpio48", "gpio56", "gpio59", "gpio60", "gpio62", "gpio63", "gpio73", "gpio75", "gpio85", "gpio87", "gpio89", "gpio119", "gpio137";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio14", "gpio15", "gpio40", "gpio48", "gpio56", "gpio59", "gpio60", "gpio62", "gpio63", "gpio73", "gpio75", "gpio85", "gpio87", "gpio89", "gpio119", "gpio137";
					};
				};

				gpio_key_suspend {
					phandle = <0x341>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input;
						input-enable;
						pins = "gpio0", "gpio14", "gpio15", "gpio40", "gpio48", "gpio56", "gpio59", "gpio60", "gpio62", "gpio63", "gpio73", "gpio75", "gpio85", "gpio87", "gpio89", "gpio119", "gpio137";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio14", "gpio15", "gpio40", "gpio48", "gpio56", "gpio59", "gpio60", "gpio62", "gpio63", "gpio73", "gpio75", "gpio85", "gpio87", "gpio89", "gpio119", "gpio137";
					};
				};
			};

			i2s0_sck {

				i2s0_sck_active {
					phandle = <0x390>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio126";
					};

					mux {
						function = "i2s0_sck";
						pins = "gpio126";
					};
				};

				i2s0_sck_sleep {
					phandle = <0x38f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			i2s0_sd0 {

				i2s0_sd0_active {
					phandle = <0x394>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio127";
					};

					mux {
						function = "i2s0_data0";
						pins = "gpio127";
					};
				};

				i2s0_sd0_sleep {
					phandle = <0x393>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			i2s0_sd1 {

				i2s0_sd1_active {
					phandle = <0x396>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio128";
					};

					mux {
						function = "i2s0_data1";
						pins = "gpio128";
					};
				};

				i2s0_sd1_sleep {
					phandle = <0x395>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			i2s0_ws {

				i2s0_ws_active {
					phandle = <0x392>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio129";
					};

					mux {
						function = "i2s0_ws";
						pins = "gpio129";
					};
				};

				i2s0_ws_sleep {
					phandle = <0x391>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			i2s1_sck {

				i2s1_sck_active {
					phandle = <0x398>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio121";
					};

					mux {
						function = "i2s1_sck";
						pins = "gpio121";
					};
				};

				i2s1_sck_sleep {
					phandle = <0x397>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			i2s1_sd0 {

				i2s1_sd0_active {
					phandle = <0x39c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio122";
					};

					mux {
						function = "i2s1_data0";
						pins = "gpio122";
					};
				};

				i2s1_sd0_sleep {
					phandle = <0x39b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			i2s1_sd1 {

				i2s1_sd1_active {
					phandle = <0x39e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "i2s1_data1";
						pins = "gpio124";
					};
				};

				i2s1_sd1_sleep {
					phandle = <0x39d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			i2s1_ws {

				i2s1_ws_active {
					phandle = <0x39a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio123";
					};

					mux {
						function = "i2s1_ws";
						pins = "gpio123";
					};
				};

				i2s1_ws_sleep {
					phandle = <0x399>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio123";
					};

					mux {
						function = "gpio";
						pins = "gpio123";
					};
				};
			};

			mdm2ap {

				mdm2ap_active {
					phandle = <0x3a9>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						pins = "gpio28", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio31";
					};
				};

				mdm2ap_sleep {
					phandle = <0x3aa>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio28", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio31";
					};
				};
			};

			nfc {

				nfc_enable_active {
					phandle = <0x4e7>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio30";
					};

					mux {
						function = "gpio";
						pins = "gpio30";
					};
				};

				nfc_enable_suspend {
					phandle = <0x4e8>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio30";
					};

					mux {
						function = "gpio";
						pins = "gpio30";
					};
				};

				nfc_int_active {
					phandle = <0x4e5>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio55";
					};

					mux {
						function = "gpio";
						pins = "gpio55";
					};
				};

				nfc_int_suspend {
					phandle = <0x4e6>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio55";
					};

					mux {
						function = "gpio";
						pins = "gpio55";
					};
				};
			};

			pcie0 {

				pcie0_clkreq_default {
					phandle = <0x2a6>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio95";
					};

					mux {
						function = "pcie0_clk_req_n";
						pins = "gpio95";
					};
				};

				pcie0_clkreq_sleep {
					phandle = <0x2a8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio95";
					};

					mux {
						function = "gpio";
						pins = "gpio95";
					};
				};

				pcie0_perst_default {
					phandle = <0x2a5>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio94";
					};

					mux {
						function = "gpio";
						pins = "gpio94";
					};
				};

				pcie0_wake_default {
					phandle = <0x2a7>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio96";
					};

					mux {
						function = "gpio";
						pins = "gpio96";
					};
				};
			};

			pcie1 {

				pcie1_clkreq_default {
					phandle = <0x2ac>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio98";
					};

					mux {
						function = "pcie1_clk_req_n";
						pins = "gpio98";
					};
				};

				pcie1_clkreq_sleep {
					phandle = <0x2ae>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio98";
					};

					mux {
						function = "gpio";
						pins = "gpio98";
					};
				};

				pcie1_perst_default {
					phandle = <0x2ab>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio97";
					};

					mux {
						function = "gpio";
						pins = "gpio97";
					};
				};

				pcie1_wake_default {
					phandle = <0x2ad>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio99";
					};

					mux {
						function = "gpio";
						pins = "gpio99";
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x3a3>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio24", "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x3a5>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio25";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x3a6>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio24", "gpio25";
					};

					mux {
						function = "gpio";
						pins = "gpio24", "gpio25";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x3a4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio24";
					};

					mux {
						function = "gpio";
						pins = "gpio24";
					};
				};
			};

			qupv3_hub_i2c0_pins {
				phandle = <0x363>;

				qupv3_hub_i2c0_scl_active {
					phandle = <0x27c>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio17";
					};

					mux {
						function = "i2chub0_se0_l1";
						pins = "gpio17";
					};
				};

				qupv3_hub_i2c0_sda_active {
					phandle = <0x27b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio16";
					};

					mux {
						function = "i2chub0_se0_l0";
						pins = "gpio16";
					};
				};

				qupv3_hub_i2c0_sleep {
					phandle = <0x27d>;

					config {
						drive-strength = <0x2>;
						pins = "gpio16", "gpio17";
					};

					mux {
						function = "gpio";
						pins = "gpio16", "gpio17";
					};
				};
			};

			qupv3_hub_i2c1_pins {
				phandle = <0x364>;

				qupv3_hub_i2c1_scl_active {
					phandle = <0x27f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio19";
					};

					mux {
						function = "i2chub0_se1_l1";
						pins = "gpio19";
					};
				};

				qupv3_hub_i2c1_sda_active {
					phandle = <0x27e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio18";
					};

					mux {
						function = "i2chub0_se1_l0";
						pins = "gpio18";
					};
				};

				qupv3_hub_i2c1_sleep {
					phandle = <0x280>;

					config {
						drive-strength = <0x2>;
						pins = "gpio18", "gpio19";
					};

					mux {
						function = "gpio";
						pins = "gpio18", "gpio19";
					};
				};
			};

			qupv3_hub_i2c2_pins {
				phandle = <0x365>;

				qupv3_hub_i2c2_scl_active {
					phandle = <0x282>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio21";
						qcom,i2c_pull;
					};

					mux {
						function = "i2chub0_se2_l1";
						pins = "gpio21";
					};
				};

				qupv3_hub_i2c2_sda_active {
					phandle = <0x281>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio20";
						qcom,i2c_pull;
					};

					mux {
						function = "i2chub0_se2_l0";
						pins = "gpio20";
					};
				};

				qupv3_hub_i2c2_sleep {
					phandle = <0x283>;

					config {
						drive-strength = <0x2>;
						pins = "gpio20", "gpio21";
					};

					mux {
						function = "gpio";
						pins = "gpio20", "gpio21";
					};
				};
			};

			qupv3_hub_i2c3_pins {
				phandle = <0x366>;

				qupv3_hub_i2c3_scl_active {
					phandle = <0x285>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio23";
					};

					mux {
						function = "i2chub0_se3_l1";
						pins = "gpio23";
					};
				};

				qupv3_hub_i2c3_sda_active {
					phandle = <0x284>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio22";
					};

					mux {
						function = "i2chub0_se3_l0";
						pins = "gpio22";
					};
				};

				qupv3_hub_i2c3_sleep {
					phandle = <0x286>;

					config {
						drive-strength = <0x2>;
						pins = "gpio22", "gpio23";
					};

					mux {
						function = "gpio";
						pins = "gpio22", "gpio23";
					};
				};
			};

			qupv3_hub_i2c4_pins {
				phandle = <0x367>;

				qupv3_hub_i2c4_scl_active {
					phandle = <0x288>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio5";
					};

					mux {
						function = "i2chub0_se4_l1";
						pins = "gpio5";
					};
				};

				qupv3_hub_i2c4_sda_active {
					phandle = <0x287>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio4";
					};

					mux {
						function = "i2chub0_se4_l0";
						pins = "gpio4";
					};
				};

				qupv3_hub_i2c4_sleep {
					phandle = <0x289>;

					config {
						drive-strength = <0x2>;
						pins = "gpio4", "gpio5";
					};

					mux {
						function = "gpio";
						pins = "gpio4", "gpio5";
					};
				};
			};

			qupv3_hub_i2c5_pins {
				phandle = <0x368>;

				qupv3_hub_i2c5_scl_active {
					phandle = <0x28b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio7";
					};

					mux {
						function = "i2chub0_se5_l1";
						pins = "gpio7";
					};
				};

				qupv3_hub_i2c5_sda_active {
					phandle = <0x28a>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio6";
					};

					mux {
						function = "i2chub0_se5_l0";
						pins = "gpio6";
					};
				};

				qupv3_hub_i2c5_sleep {
					phandle = <0x28c>;

					config {
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};
			};

			qupv3_hub_i2c6_pins {
				phandle = <0x369>;

				qupv3_hub_i2c6_scl_active {
					phandle = <0x28e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "i2chub0_se6_l1";
						pins = "gpio9";
					};
				};

				qupv3_hub_i2c6_sda_active {
					phandle = <0x28d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio8";
					};

					mux {
						function = "i2chub0_se6_l0";
						pins = "gpio8";
					};
				};

				qupv3_hub_i2c6_sleep {
					phandle = <0x28f>;

					config {
						drive-strength = <0x2>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9";
					};
				};
			};

			qupv3_hub_i2c7_pins {
				phandle = <0x36a>;

				qupv3_hub_i2c7_scl_active {
					phandle = <0x291>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio11";
					};

					mux {
						function = "i2chub0_se7_l1";
						pins = "gpio11";
					};
				};

				qupv3_hub_i2c7_sda_active {
					phandle = <0x290>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "i2chub0_se7_l0";
						pins = "gpio10";
					};
				};

				qupv3_hub_i2c7_sleep {
					phandle = <0x292>;

					config {
						drive-strength = <0x2>;
						pins = "gpio10", "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio10", "gpio11";
					};
				};
			};

			qupv3_hub_i2c8_pins {
				phandle = <0x36b>;

				qupv3_hub_i2c8_scl_active {
					phandle = <0x294>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio207";
					};

					mux {
						function = "i2chub0_se8_l1";
						pins = "gpio207";
					};
				};

				qupv3_hub_i2c8_sda_active {
					phandle = <0x293>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio206";
					};

					mux {
						function = "i2chub0_se8_l0";
						pins = "gpio206";
					};
				};

				qupv3_hub_i2c8_sleep {
					phandle = <0x295>;

					config {
						drive-strength = <0x2>;
						pins = "gpio206", "gpio207";
					};

					mux {
						function = "gpio";
						pins = "gpio206", "gpio207";
					};
				};
			};

			qupv3_hub_i2c9_pins {
				phandle = <0x36c>;

				qupv3_hub_i2c9_scl_active {
					phandle = <0x297>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio85";
					};

					mux {
						function = "i2chub0_se9_l1";
						pins = "gpio85";
					};
				};

				qupv3_hub_i2c9_sda_active {
					phandle = <0x296>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio84";
					};

					mux {
						function = "i2chub0_se9_l0";
						pins = "gpio84";
					};
				};

				qupv3_hub_i2c9_sleep {
					phandle = <0x298>;

					config {
						drive-strength = <0x2>;
						pins = "gpio84", "gpio85";
					};

					mux {
						function = "gpio";
						pins = "gpio84", "gpio85";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x344>;

				qupv3_se0_i2c_scl_active {
					phandle = <0x1ee>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio29";
					};

					mux {
						function = "qup1_se0_l1";
						pins = "gpio29";
					};
				};

				qupv3_se0_i2c_sda_active {
					phandle = <0x1ed>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio28";
					};

					mux {
						function = "qup1_se0_l0";
						pins = "gpio28";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x1ef>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29";
					};
				};
			};

			qupv3_se0_i3c_pins {
				phandle = <0x343>;

				qupv3_se0_i3c_disable {
					phandle = <0x1f5>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio28", "gpio29";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29";
					};
				};

				qupv3_se0_i3c_scl_active {
					phandle = <0x1f2>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio29";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio29";
					};
				};

				qupv3_se0_i3c_scl_sleep {
					phandle = <0x1f4>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio29";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio29";
					};
				};

				qupv3_se0_i3c_sda_active {
					phandle = <0x1f1>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio28";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio28";
					};
				};

				qupv3_se0_i3c_sda_sleep {
					phandle = <0x1f3>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio28";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio28";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x345>;

				qupv3_se0_spi_clk_active {
					phandle = <0x1f8>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio30";
					};

					mux {
						function = "qup1_se0_l2";
						pins = "gpio30";
					};
				};

				qupv3_se0_spi_cs_active {
					phandle = <0x1f9>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio31";
					};

					mux {
						function = "qup1_se0_l3";
						pins = "gpio31";
					};
				};

				qupv3_se0_spi_miso_active {
					phandle = <0x1f7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28";
					};

					mux {
						function = "qup1_se0_l0";
						pins = "gpio28";
					};
				};

				qupv3_se0_spi_mosi_active {
					phandle = <0x1f6>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio29";
					};

					mux {
						function = "qup1_se0_l1";
						pins = "gpio29";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x1fa>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio28", "gpio29", "gpio30", "gpio31";
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x359>;

				qupv3_se10_i2c_scl_active {
					phandle = <0x24c>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio65";
					};

					mux {
						function = "qup2_se2_l1";
						pins = "gpio65";
					};
				};

				qupv3_se10_i2c_sda_active {
					phandle = <0x24b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio64";
					};

					mux {
						function = "qup2_se2_l0";
						pins = "gpio64";
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x24d>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio64", "gpio65";
					};

					mux {
						function = "gpio";
						pins = "gpio64", "gpio65";
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x35a>;

				qupv3_se10_spi_clk_active {
					phandle = <0x250>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio66";
					};

					mux {
						function = "qup2_se2_l2";
						pins = "gpio66";
					};
				};

				qupv3_se10_spi_cs_active {
					phandle = <0x251>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio67";
					};

					mux {
						function = "qup2_se2_l3";
						pins = "gpio67";
					};
				};

				qupv3_se10_spi_miso_active {
					phandle = <0x24f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio64";
					};

					mux {
						function = "qup2_se2_l0";
						pins = "gpio64";
					};
				};

				qupv3_se10_spi_mosi_active {
					phandle = <0x24e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio65";
					};

					mux {
						function = "qup2_se2_l1";
						pins = "gpio65";
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0x252>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio64", "gpio65", "gpio66", "gpio67";
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x35b>;

				qupv3_se11_i2c_scl_active {
					phandle = <0x254>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio69";
					};

					mux {
						function = "qup2_se3_l1";
						pins = "gpio69";
					};
				};

				qupv3_se11_i2c_sda_active {
					phandle = <0x253>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio68";
					};

					mux {
						function = "qup2_se3_l0";
						pins = "gpio68";
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0x255>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio68", "gpio69";
					};

					mux {
						function = "gpio";
						pins = "gpio68", "gpio69";
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x35c>;

				qupv3_se11_spi_clk_active {
					phandle = <0x258>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio70";
					};

					mux {
						function = "qup2_se3_l2";
						pins = "gpio70";
					};
				};

				qupv3_se11_spi_cs_active {
					phandle = <0x259>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio71";
					};

					mux {
						function = "qup2_se3_l3";
						pins = "gpio71";
					};
				};

				qupv3_se11_spi_miso_active {
					phandle = <0x257>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio68";
					};

					mux {
						function = "qup2_se3_l0";
						pins = "gpio68";
					};
				};

				qupv3_se11_spi_mosi_active {
					phandle = <0x256>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio69";
					};

					mux {
						function = "qup2_se3_l1";
						pins = "gpio69";
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0x25a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};

					mux {
						function = "gpio";
						pins = "gpio68", "gpio69", "gpio70", "gpio71";
					};
				};
			};

			qupv3_se12_i2c_pins {
				phandle = <0x35d>;

				qupv3_se12_i2c_scl_active {
					phandle = <0x25c>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio3";
						qcom,i2c_pull;
					};

					mux {
						function = "qup2_se4_l1";
						pins = "gpio3";
					};
				};

				qupv3_se12_i2c_sda_active {
					phandle = <0x25b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio2";
						qcom,i2c_pull;
					};

					mux {
						function = "qup2_se4_l0";
						pins = "gpio2";
					};
				};

				qupv3_se12_i2c_sleep {
					phandle = <0x25d>;

					config {
						drive-strength = <0x2>;
						pins = "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio2", "gpio3";
					};
				};
			};

			qupv3_se12_spi_pins {
				phandle = <0x35e>;

				qupv3_se12_spi_clk_active {
					phandle = <0x260>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio118";
					};

					mux {
						function = "qup2_se4_l2";
						pins = "gpio118";
					};
				};

				qupv3_se12_spi_cs_active {
					phandle = <0x261>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio119";
					};

					mux {
						function = "qup2_se4_l3";
						pins = "gpio119";
					};
				};

				qupv3_se12_spi_miso_active {
					phandle = <0x25f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio2";
					};

					mux {
						function = "qup2_se4_l0";
						pins = "gpio2";
					};
				};

				qupv3_se12_spi_mosi_active {
					phandle = <0x25e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio3";
					};

					mux {
						function = "qup2_se4_l1";
						pins = "gpio3";
					};
				};

				qupv3_se12_spi_sleep {
					phandle = <0x262>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio2", "gpio3", "gpio118", "gpio119";
					};

					mux {
						function = "gpio";
						pins = "gpio2", "gpio3", "gpio118", "gpio119";
					};
				};
			};

			qupv3_se13_i2c_pins {
				phandle = <0x35f>;

				qupv3_se13_i2c_scl_active {
					phandle = <0x264>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio81";
					};

					mux {
						function = "qup2_se5_l1";
						pins = "gpio81";
					};
				};

				qupv3_se13_i2c_sda_active {
					phandle = <0x263>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio80";
					};

					mux {
						function = "qup2_se5_l0";
						pins = "gpio80";
					};
				};

				qupv3_se13_i2c_sleep {
					phandle = <0x265>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio80", "gpio81";
					};

					mux {
						function = "gpio";
						pins = "gpio80", "gpio81";
					};
				};
			};

			qupv3_se13_spi_pins {
				phandle = <0x360>;

				qupv3_se13_spi_clk_active {
					phandle = <0x268>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio82";
					};

					mux {
						function = "qup2_se5_l2";
						pins = "gpio82";
					};
				};

				qupv3_se13_spi_cs_active {
					phandle = <0x269>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio83";
					};

					mux {
						function = "qup2_se5_l3";
						pins = "gpio83";
					};
				};

				qupv3_se13_spi_miso_active {
					phandle = <0x267>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio80";
					};

					mux {
						function = "qup2_se5_l0";
						pins = "gpio80";
					};
				};

				qupv3_se13_spi_mosi_active {
					phandle = <0x266>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio81";
					};

					mux {
						function = "qup2_se5_l1";
						pins = "gpio81";
					};
				};

				qupv3_se13_spi_sleep {
					phandle = <0x26a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};

					mux {
						function = "gpio";
						pins = "gpio80", "gpio81", "gpio82", "gpio83";
					};
				};
			};

			qupv3_se14_4uart_pins {
				phandle = <0x342>;

				qupv3_se14_cts {
					phandle = <0x26f>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio76";
					};

					mux {
						function = "qup2_se6_l0";
						pins = "gpio76";
					};
				};

				qupv3_se14_default_cts {
					phandle = <0x26b>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio76";
					};

					mux {
						function = "gpio";
						pins = "gpio76";
					};
				};

				qupv3_se14_default_rts {
					phandle = <0x26c>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio77";
					};

					mux {
						function = "gpio";
						pins = "gpio77";
					};
				};

				qupv3_se14_default_rx {
					phandle = <0x26e>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio79";
					};

					mux {
						function = "gpio";
						pins = "gpio79";
					};
				};

				qupv3_se14_default_tx {
					phandle = <0x26d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio78";
					};

					mux {
						function = "gpio";
						pins = "gpio78";
					};
				};

				qupv3_se14_rts {
					phandle = <0x270>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio77";
					};

					mux {
						function = "qup2_se6_l1";
						pins = "gpio77";
					};
				};

				qupv3_se14_rx {
					phandle = <0x272>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio79";
					};

					mux {
						function = "qup2_se6_l3";
						pins = "gpio79";
					};
				};

				qupv3_se14_tx {
					phandle = <0x271>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio78";
					};

					mux {
						function = "qup2_se6_l2";
						pins = "gpio78";
					};
				};
			};

			qupv3_se15_i2c_pins {
				phandle = <0x361>;

				qupv3_se15_i2c_scl_active {
					phandle = <0x274>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio106";
					};

					mux {
						function = "qup2_se7_l1";
						pins = "gpio106";
					};
				};

				qupv3_se15_i2c_sda_active {
					phandle = <0x273>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio72";
					};

					mux {
						function = "qup2_se7_l0";
						pins = "gpio72";
					};
				};

				qupv3_se15_i2c_sleep {
					phandle = <0x275>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio72", "gpio106";
					};

					mux {
						function = "gpio";
						pins = "gpio72", "gpio106";
					};
				};
			};

			qupv3_se15_spi_pins {
				phandle = <0x362>;

				qupv3_se15_spi_clk_active {
					phandle = <0x278>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio74";
					};

					mux {
						function = "qup2_se7_l2";
						pins = "gpio74";
					};
				};

				qupv3_se15_spi_cs_active {
					phandle = <0x279>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio75";
					};

					mux {
						function = "qup2_se7_l3";
						pins = "gpio75";
					};
				};

				qupv3_se15_spi_miso_active {
					phandle = <0x277>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio72";
					};

					mux {
						function = "qup2_se7_l0";
						pins = "gpio72";
					};
				};

				qupv3_se15_spi_mosi_active {
					phandle = <0x276>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio106";
					};

					mux {
						function = "qup2_se7_l1";
						pins = "gpio106";
					};
				};

				qupv3_se15_spi_sleep {
					phandle = <0x27a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio72", "gpio106", "gpio74", "gpio75";
					};

					mux {
						function = "gpio";
						pins = "gpio72", "gpio106", "gpio74", "gpio75";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x346>;

				qupv3_se1_i2c_scl_active {
					phandle = <0x1fc>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio33";
					};

					mux {
						function = "qup1_se1_l1";
						pins = "gpio33";
					};
				};

				qupv3_se1_i2c_sda_active {
					phandle = <0x1fb>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio32";
					};

					mux {
						function = "qup1_se1_l0";
						pins = "gpio32";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0x1fd>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33";
					};
				};
			};

			qupv3_se1_i3c_pins {
				phandle = <0x347>;

				qupv3_se1_i3c_disable {
					phandle = <0x202>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio32", "gpio33";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33";
					};
				};

				qupv3_se1_i3c_scl_active {
					phandle = <0x1ff>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio33";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio33";
					};
				};

				qupv3_se1_i3c_scl_sleep {
					phandle = <0x201>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio33";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio33";
					};
				};

				qupv3_se1_i3c_sda_active {
					phandle = <0x1fe>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio32";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio32";
					};
				};

				qupv3_se1_i3c_sda_sleep {
					phandle = <0x200>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio32";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio32";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x348>;

				qupv3_se1_spi_clk_active {
					phandle = <0x205>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio34";
					};

					mux {
						function = "qup1_se1_l2";
						pins = "gpio34";
					};
				};

				qupv3_se1_spi_cs_active {
					phandle = <0x206>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio35";
					};

					mux {
						function = "qup1_se1_l3";
						pins = "gpio35";
					};
				};

				qupv3_se1_spi_miso_active {
					phandle = <0x204>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32";
					};

					mux {
						function = "qup1_se1_l0";
						pins = "gpio32";
					};
				};

				qupv3_se1_spi_mosi_active {
					phandle = <0x203>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio33";
					};

					mux {
						function = "qup1_se1_l1";
						pins = "gpio33";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0x207>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio32", "gpio33", "gpio34", "gpio35";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x349>;

				qupv3_se2_i2c_scl_active {
					phandle = <0x209>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio37";
					};

					mux {
						function = "qup1_se2_l1";
						pins = "gpio37";
					};
				};

				qupv3_se2_i2c_sda_active {
					phandle = <0x208>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio36";
					};

					mux {
						function = "qup1_se2_l0";
						pins = "gpio36";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x20a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio36", "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37";
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x34a>;

				qupv3_se2_spi_clk_active {
					phandle = <0x20d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio38";
					};

					mux {
						function = "qup1_se2_l2";
						pins = "gpio38";
					};
				};

				qupv3_se2_spi_cs_active {
					phandle = <0x20e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio39";
					};

					mux {
						function = "qup1_se2_l3";
						pins = "gpio39";
					};
				};

				qupv3_se2_spi_miso_active {
					phandle = <0x20c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36";
					};

					mux {
						function = "qup1_se2_l0";
						pins = "gpio36";
					};
				};

				qupv3_se2_spi_mosi_active {
					phandle = <0x20b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio37";
					};

					mux {
						function = "qup1_se2_l1";
						pins = "gpio37";
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x20f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio36", "gpio37", "gpio38", "gpio39";
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x34b>;

				qupv3_se3_i2c_scl_active {
					phandle = <0x211>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio41";
					};

					mux {
						function = "qup1_se3_l1";
						pins = "gpio41";
					};
				};

				qupv3_se3_i2c_sda_active {
					phandle = <0x210>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio40";
					};

					mux {
						function = "qup1_se3_l0";
						pins = "gpio40";
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0x212>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio40", "gpio41";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41";
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x34c>;

				qupv3_se3_spi_clk_active {
					phandle = <0x215>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio42";
					};

					mux {
						function = "qup1_se3_l2";
						pins = "gpio42";
					};
				};

				qupv3_se3_spi_cs_active {
					phandle = <0x216>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio43";
					};

					mux {
						function = "qup1_se3_l3";
						pins = "gpio43";
					};
				};

				qupv3_se3_spi_miso_active {
					phandle = <0x214>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40";
					};

					mux {
						function = "qup1_se3_l0";
						pins = "gpio40";
					};
				};

				qupv3_se3_spi_mosi_active {
					phandle = <0x213>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio41";
					};

					mux {
						function = "qup1_se3_l1";
						pins = "gpio41";
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0x217>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};

					mux {
						function = "gpio";
						pins = "gpio40", "gpio41", "gpio42", "gpio43";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x34d>;

				qupv3_se4_i2c_scl_active {
					phandle = <0x219>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio45";
						qcom,i2c_pull;
					};

					mux {
						function = "qup1_se4_l1";
						pins = "gpio45";
					};
				};

				qupv3_se4_i2c_sda_active {
					phandle = <0x218>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio44";
						qcom,i2c_pull;
					};

					mux {
						function = "qup1_se4_l0";
						pins = "gpio44";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0x21a>;

					config {
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45";
					};
				};
			};

			qupv3_se4_spi_pins {
				phandle = <0x34e>;

				qupv3_se4_spi_clk_active {
					phandle = <0x21d>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio46";
					};

					mux {
						function = "qup1_se4_l2";
						pins = "gpio46";
					};
				};

				qupv3_se4_spi_cs_active {
					phandle = <0x21e>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio47";
					};

					mux {
						function = "qup1_se4_l3";
						pins = "gpio47";
					};
				};

				qupv3_se4_spi_miso_active {
					phandle = <0x21c>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio44";
					};

					mux {
						function = "qup1_se4_l0";
						pins = "gpio44";
					};
				};

				qupv3_se4_spi_mosi_active {
					phandle = <0x21b>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio45";
					};

					mux {
						function = "qup1_se4_l1";
						pins = "gpio45";
					};
				};

				qupv3_se4_spi_sleep {
					phandle = <0x21f>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45", "gpio46", "gpio47";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x34f>;

				qupv3_se5_i2c_scl_active {
					phandle = <0x221>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio53";
					};

					mux {
						function = "qup1_se5_l1";
						pins = "gpio53";
					};
				};

				qupv3_se5_i2c_sda_active {
					phandle = <0x220>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio52";
					};

					mux {
						function = "qup1_se5_l0";
						pins = "gpio52";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0x222>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio52", "gpio53";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x350>;

				qupv3_se5_spi_clk_active {
					phandle = <0x225>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio54";
					};

					mux {
						function = "qup1_se5_l2";
						pins = "gpio54";
					};
				};

				qupv3_se5_spi_cs_active {
					phandle = <0x226>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio55";
					};

					mux {
						function = "qup1_se5_l3";
						pins = "gpio55";
					};
				};

				qupv3_se5_spi_miso_active {
					phandle = <0x224>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52";
					};

					mux {
						function = "qup1_se5_l0";
						pins = "gpio52";
					};
				};

				qupv3_se5_spi_mosi_active {
					phandle = <0x223>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio53";
					};

					mux {
						function = "qup1_se5_l1";
						pins = "gpio53";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0x227>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};

					mux {
						function = "gpio";
						pins = "gpio52", "gpio53", "gpio54", "gpio55";
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x351>;

				qupv3_se6_i2c_scl_active {
					phandle = <0x229>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio49";
					};

					mux {
						function = "qup1_se6_l1";
						pins = "gpio49";
					};
				};

				qupv3_se6_i2c_sda_active {
					phandle = <0x228>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio48";
					};

					mux {
						function = "qup1_se6_l0";
						pins = "gpio48";
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x22a>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio48", "gpio49";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49";
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x352>;

				qupv3_se6_spi_clk_active {
					phandle = <0x22d>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio50";
					};

					mux {
						function = "qup1_se6_l2";
						pins = "gpio50";
					};
				};

				qupv3_se6_spi_cs_active {
					phandle = <0x22e>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio51";
					};

					mux {
						function = "qup1_se6_l3";
						pins = "gpio51";
					};
				};

				qupv3_se6_spi_miso_active {
					phandle = <0x22c>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48";
					};

					mux {
						function = "qup1_se6_l0";
						pins = "gpio48";
					};
				};

				qupv3_se6_spi_mosi_active {
					phandle = <0x22b>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio49";
					};

					mux {
						function = "qup1_se6_l1";
						pins = "gpio49";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x22f>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio48", "gpio49", "gpio50", "gpio51";
					};
				};
			};

			qupv3_se7_2uart_pins {
				phandle = <0x33f>;

				qupv3_se7_2uart_rx_active {
					phandle = <0x1eb>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio27";
					};

					mux {
						function = "qup1_se7_l3";
						pins = "gpio27";
					};
				};

				qupv3_se7_2uart_sleep {
					phandle = <0x1ec>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio26", "gpio27";
					};

					mux {
						function = "gpio";
						pins = "gpio26", "gpio27";
					};
				};

				qupv3_se7_2uart_tx_active {
					phandle = <0x1ea>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio26";
					};

					mux {
						function = "qup1_se7_l2";
						pins = "gpio26";
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x353>;

				qupv3_se8_i2c_scl_active {
					phandle = <0x231>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio1";
					};

					mux {
						function = "qup2_se0_l1_mirb";
						pins = "gpio1";
					};
				};

				qupv3_se8_i2c_sda_active {
					phandle = <0x230>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0";
					};

					mux {
						function = "qup2_se0_l0_mirb";
						pins = "gpio0";
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x232>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se8_i3c_pins {
				phandle = <0x354>;

				qupv3_se8_i3c_disable {
					phandle = <0x238>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57";
					};
				};

				qupv3_se8_i3c_scl_active {
					phandle = <0x235>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio57";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio57";
					};
				};

				qupv3_se8_i3c_scl_sleep {
					phandle = <0x237>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio57";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio57";
					};
				};

				qupv3_se8_i3c_sda_active {
					phandle = <0x234>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio56";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio56";
					};
				};

				qupv3_se8_i3c_sda_sleep {
					phandle = <0x236>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio56";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio56";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x355>;

				qupv3_se8_spi_clk_active {
					phandle = <0x23b>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio58";
					};

					mux {
						function = "qup2_se0_l2_mira";
						pins = "gpio58";
					};
				};

				qupv3_se8_spi_cs_active {
					phandle = <0x23c>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio59";
					};

					mux {
						function = "qup2_se0_l3_mira";
						pins = "gpio59";
					};
				};

				qupv3_se8_spi_miso_active {
					phandle = <0x23a>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio56";
					};

					mux {
						function = "qup2_se0_l0_mira";
						pins = "gpio56";
					};
				};

				qupv3_se8_spi_mosi_active {
					phandle = <0x239>;

					config {
						bias-pull-down;
						drive-strength = <0x6>;
						pins = "gpio57";
					};

					mux {
						function = "qup2_se0_l1_mira";
						pins = "gpio57";
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0x23d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};

					mux {
						function = "gpio";
						pins = "gpio56", "gpio57", "gpio58", "gpio59";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x356>;

				qupv3_se9_i2c_scl_active {
					phandle = <0x23f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio61";
					};

					mux {
						function = "qup2_se1_l1";
						pins = "gpio61";
					};
				};

				qupv3_se9_i2c_sda_active {
					phandle = <0x23e>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio60";
					};

					mux {
						function = "qup2_se1_l0";
						pins = "gpio60";
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0x240>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61";
					};
				};
			};

			qupv3_se9_i3c_pins {
				phandle = <0x357>;

				qupv3_se9_i3c_disable {
					phandle = <0x245>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio60", "gpio61";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61";
					};
				};

				qupv3_se9_i3c_scl_active {
					phandle = <0x242>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio61";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio61";
					};
				};

				qupv3_se9_i3c_scl_sleep {
					phandle = <0x244>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio61";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio61";
					};
				};

				qupv3_se9_i3c_sda_active {
					phandle = <0x241>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio60";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio60";
					};
				};

				qupv3_se9_i3c_sda_sleep {
					phandle = <0x243>;

					config {
						bias-pull-up;
						drive-strength = <0x10>;
						pins = "gpio60";
					};

					mux {
						function = "ibi_i3c";
						pins = "gpio60";
					};
				};
			};

			qupv3_se9_spi_pins {
				phandle = <0x358>;

				qupv3_se9_spi_clk_active {
					phandle = <0x248>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio62";
					};

					mux {
						function = "qup2_se1_l2";
						pins = "gpio62";
					};
				};

				qupv3_se9_spi_cs_active {
					phandle = <0x249>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio63";
					};

					mux {
						function = "qup2_se1_l3";
						pins = "gpio63";
					};
				};

				qupv3_se9_spi_miso_active {
					phandle = <0x247>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60";
					};

					mux {
						function = "qup2_se1_l0";
						pins = "gpio60";
					};
				};

				qupv3_se9_spi_mosi_active {
					phandle = <0x246>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio61";
					};

					mux {
						function = "qup2_se1_l1";
						pins = "gpio61";
					};
				};

				qupv3_se9_spi_sleep {
					phandle = <0x24a>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};

					mux {
						function = "gpio";
						pins = "gpio60", "gpio61", "gpio62", "gpio63";
					};
				};
			};

			sdc2_off {
				phandle = <0x36e>;

				clk {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};
			};

			sdc2_on {
				phandle = <0x36d>;

				clk {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};

				cmd {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};

				data {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			tdm0_clk {

				tdm0_clk_active {
					phandle = <0x380>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio126";
					};

					mux {
						function = "i2s0_sck";
						pins = "gpio126";
					};
				};

				tdm0_clk_sleep {
					phandle = <0x37f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio126";
					};

					mux {
						function = "gpio";
						pins = "gpio126";
					};
				};
			};

			tdm0_din {

				tdm0_din_active {
					phandle = <0x384>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio127";
					};

					mux {
						function = "i2s0_data0";
						pins = "gpio127";
					};
				};

				tdm0_din_sleep {
					phandle = <0x383>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio127";
					};

					mux {
						function = "gpio";
						pins = "gpio127";
					};
				};
			};

			tdm0_dout {

				tdm0_dout_active {
					phandle = <0x386>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio128";
					};

					mux {
						function = "i2s0_data1";
						pins = "gpio128";
					};
				};

				tdm0_dout_sleep {
					phandle = <0x385>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio128";
					};

					mux {
						function = "gpio";
						pins = "gpio128";
					};
				};
			};

			tdm0_ws {

				tdm0_ws_active {
					phandle = <0x382>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio129";
					};

					mux {
						function = "i2s0_ws";
						pins = "gpio129";
					};
				};

				tdm0_ws_sleep {
					phandle = <0x381>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio129";
					};

					mux {
						function = "gpio";
						pins = "gpio129";
					};
				};
			};

			tdm1_clk {

				tdm1_clk_active {
					phandle = <0x388>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio121";
					};

					mux {
						function = "i2s1_sck";
						pins = "gpio121";
					};
				};

				tdm1_clk_sleep {
					phandle = <0x387>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio121";
					};

					mux {
						function = "gpio";
						pins = "gpio121";
					};
				};
			};

			tdm1_din {

				tdm1_din_active {
					phandle = <0x38c>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio122";
					};

					mux {
						function = "i2s1_data0";
						pins = "gpio122";
					};
				};

				tdm1_din_sleep {
					phandle = <0x38b>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio122";
					};

					mux {
						function = "gpio";
						pins = "gpio122";
					};
				};
			};

			tdm1_dout {

				tdm1_dout_active {
					phandle = <0x38e>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio124";
					};

					mux {
						function = "i2s1_data1";
						pins = "gpio124";
					};
				};

				tdm1_dout_sleep {
					phandle = <0x38d>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio124";
					};

					mux {
						function = "gpio";
						pins = "gpio124";
					};
				};
			};

			tdm1_ws {

				tdm1_ws_active {
					phandle = <0x38a>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio123";
					};

					mux {
						function = "i2s1_ws";
						pins = "gpio123";
					};
				};

				tdm1_ws_sleep {
					phandle = <0x389>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio123";
					};

					mux {
						function = "gpio";
						pins = "gpio123";
					};
				};
			};

			trigout_a {
				phandle = <0x1ce>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio10";
				};

				mux {
					function = "qdss_cti";
					pins = "gpio10";
				};
			};

			usb_phy_ps {
				phandle = <0x3a1>;

				usb3phy_portselect_default {
					phandle = <0x29f>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio11";
					};

					mux {
						function = "usb_phy";
						pins = "gpio11";
					};
				};

				usb3phy_portselect_gpio {
					phandle = <0x3a2>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio11";
					};

					mux {
						function = "gpio";
						pins = "gpio11";
					};
				};
			};

			wcd938x_reset_active {
				phandle = <0x39f>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio108";
				};

				mux {
					function = "gpio";
					pins = "gpio108";
				};
			};

			wcd938x_reset_sleep {
				phandle = <0x3a0>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio108";
				};

				mux {
					function = "gpio";
					pins = "gpio108";
				};
			};
		};

		power-controller@c300000 {
			#clock-cells = <0x0>;
			#power-domain-cells = <0x1>;
			compatible = "qcom,kalama-aoss-qmp";
			interrupt-parent = <0x40>;
			interrupts = <0x0 0x0 0x1>;
			mboxes = <0x40 0x0 0x0>;
			phandle = <0x5c>;
			reg = <0xc300000 0x400>;
		};

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";

			cluster-pd {
				#power-domain-cells = <0x0>;
				domain-idle-states = <0x20 0x21>;
				phandle = <0x1f>;
			};

			cpu-pd0 {
				#power-domain-cells = <0x0>;
				phandle = <0x4>;
				power-domains = <0x1f>;
			};

			cpu-pd1 {
				#power-domain-cells = <0x0>;
				phandle = <0x8>;
				power-domains = <0x1f>;
			};

			cpu-pd2 {
				#power-domain-cells = <0x0>;
				phandle = <0xa>;
				power-domains = <0x1f>;
			};

			cpu-pd3 {
				#power-domain-cells = <0x0>;
				phandle = <0xc>;
				power-domains = <0x1f>;
			};

			cpu-pd4 {
				#power-domain-cells = <0x0>;
				phandle = <0xe>;
				power-domains = <0x1f>;
			};

			cpu-pd5 {
				#power-domain-cells = <0x0>;
				phandle = <0x10>;
				power-domains = <0x1f>;
			};

			cpu-pd6 {
				#power-domain-cells = <0x0>;
				phandle = <0x12>;
				power-domains = <0x1f>;
			};

			cpu-pd7 {
				#power-domain-cells = <0x0>;
				phandle = <0x15>;
				power-domains = <0x1f>;
			};
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			dma-coherent;
			interconnect-names = "data_path";
			interconnects = <0x3c 0x27 0x3d 0x200>;
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x3e 0x480 0x0 0x3e 0x481 0x0>;
			phandle = <0x33c>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-offload-cpb-hlos = <0x1>;
			qcom,bam-pipe-offload-hlos-cpb = <0x3>;
			qcom,bam-pipe-offload-hlos-hlos = <0x4>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,iommu-dma = "atomic";
			qcom,no-clock-support;
			qcom,offload-ops-support;
			qcom,smmu-s1-enable;
			reg = <0x1de0000 0x20000 0x1dc4000 0x28000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				dma-coherent;
				iommus = <0x3e 0x481 0x0>;
				label = "ns_context";
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				dma-coherent;
				iommus = <0x3e 0x483 0x0>;
				label = "secure_context";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcom,audio-pkt-core-platform {
			compatible = "qcom,audio-pkt-core-platform";
			phandle = <0x4ed>;
		};

		qcom,bps@ac2c000 {
			bps-vdd-supply = <0x4bd>;
			cam_hw_pid = <0x0 0x2>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "bps_ahb_clk", "bps_fast_ahb_clk", "bps_clk_src", "bps_clk", "cam_cc_cpas_bps_clk";
			clock-rates = <0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clocks = <0x2e 0x0 0x2e 0x3 0x2e 0x2 0x2e 0x1 0x2e 0x10>;
			compatible = "qcom,cam-bps680";
			nrt-device;
			phandle = <0x5a7>;
			reg = <0xac2c000 0xb000>;
			reg-cam-base = <0x2c000>;
			reg-names = "bps_top";
			regulator-names = "bps-vdd";
			src-clock-name = "bps_clk_src";
			status = "ok";
		};

		qcom,bwmon-ddr@24091000 {
			compatible = "qcom,bwmon5";
			interrupts = <0x0 0x51 0x4>;
			phandle = <0x3c1>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x85>;
			reg = <0x24091000 0x1000>;
			reg-names = "base";
		};

		qcom,bwmon-llcc@240B6300 {
			compatible = "qcom,bwmon4";
			interrupts = <0x0 0x245 0x4>;
			phandle = <0x3c0>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,second-vote = <0x8d>;
			qcom,target-dev = <0x87>;
			reg = <0x240b6400 0x300 0x240b6300 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe", "jpegdma", "jpegenc";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			status = "ok";
		};

		qcom,cam-cpas@ac13000 {
			arch-compat = "cpas_top";
			cam-ahb-bw-KBps = <0x0 0x0 0x0 0x12c00 0x0 0x12c00 0x0 0x249f0 0x0 0x249f0 0x0 0x493e0 0x0 0x493e0 0x0 0x493e0>;
			cam-ahb-num-cases = <0x8>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camnoc-bus-width = <0x20>;
			cell-index = <0x0>;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csiphy4", "csiphy5", "csiphy6", "csiphy7", "cci0", "cci1", "cci2", "csid0", "csid1", "csid2", "csid3", "csid4", "ife0", "ife1", "ife2", "ife3", "ife4", "sfe0", "sfe1", "custom0", "custom1", "ipe0", "rt-cdm0", "rt-cdm1", "rt-cdm2", "rt-cdm3", "rt-cdm4", "cam-cdm-intf0", "bps0", "icp0", "cre0", "jpeg-dma0", "jpeg-enc0", "jpeg-dma1", "jpeg-enc1", "tpg13", "tpg14", "tpg15";
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			clock-names = "gcc_ahb_clk", "gcc_axi_hf_clk", "gcc_axi_sf_clk", "cam_cc_slow_ahb_clk_src", "cpas_ahb_clk", "cpas_core_ahb_clk", "cam_cc_drv_ahb_clk", "cam_cc_fast_ahb_clk_src", "cam_cc_cpas_fast_ahb_clk", "camnoc_axi_clk_src", "camnoc_axi_clk", "cam_cc_drv_xo_clk";
			clock-names-option = "cam_icp_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x11e1a300 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x11e1a300 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x17d78400 0x0 0x17d78400 0x0 0x0>;
			clock-rates-option = <0x17d78400>;
			clocks = <0x37 0x6 0x37 0x7 0x37 0x8 0x2e 0x96 0x2e 0xf 0x2e 0xe 0x2e 0x3a 0x2e 0x3c 0x2e 0x12 0x2e 0x5 0x2e 0x4 0x2e 0x3b>;
			clocks-option = <0x2e 0x3f>;
			compatible = "qcom,cam-cpas";
			control-camnoc-axi-clk;
			enable-smart-qos;
			gdsc-supply = <0x2b9>;
			interconnect-names = "cam_ahb";
			interconnects = <0x52 0x2 0x53 0x205>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x1>;
			label = "cpas";
			reg = <0xac13000 0x1000 0xac19000 0xa080 0xbbf0000 0x1f00>;
			reg-cam-base = <0x13000 0x19000 0xbbf0000>;
			reg-names = "cam_cpas_top", "cam_camnoc", "cam_rpmh";
			regulator-names = "gdsc";
			rpmh-bcm-info = <0xc 0x4 0x800 0x0 0x4>;
			rt-wr-priority-max = <0x6>;
			rt-wr-priority-min = <0x3>;
			src-clock-name = "camnoc_axi_clk_src";
			status = "ok";
			sys-cache-names = "small-1", "large-1", "large-2", "large-3", "large-4";
			sys-cache-uids = <0x22 0x34 0x26 0x33 0x32>;
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x10 0x30 0x40 0x80 0xc0 0x100 0x140 0x150 0x180 0x1a0>;

			camera-bus-nodes {

				level0-nodes {
					level-index = <0x0>;

					bps0-all-rd {
						cell-index = <0x30>;
						client-name = "bps0";
						node-name = "bps0-all-rd";
						parent-node = <0x532>;
						phandle = <0x589>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					bps0-all-wr {
						cell-index = <0x29>;
						client-name = "bps0";
						node-name = "bps0-all-wr";
						parent-node = <0x530>;
						phandle = <0x582>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					cre0-all-rd {
						cell-index = <0x2f>;
						client-name = "cre0";
						node-name = "cre0-all-rd";
						parent-node = <0x532>;
						phandle = <0x588>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					cre0-all-wr {
						cell-index = <0x2a>;
						client-name = "cre0";
						node-name = "cre0-all-wr";
						parent-node = <0x530>;
						phandle = <0x583>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					custom0-rd {
						cell-index = <0x26>;
						client-name = "custom0";
						node-name = "custom0-rd";
						parent-node = <0x52f>;
						phandle = <0x57f>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom0-wr {
						cell-index = <0x1a>;
						client-name = "custom0";
						node-name = "custom0-wr";
						parent-node = <0x52c>;
						phandle = <0x573>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					custom1-rd {
						cell-index = <0x27>;
						client-name = "custom1";
						node-name = "custom1-rd";
						parent-node = <0x52f>;
						phandle = <0x580>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					custom1-wr {
						cell-index = <0x1b>;
						client-name = "custom1";
						node-name = "custom1-wr";
						parent-node = <0x52c>;
						phandle = <0x574>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					icp0-all-rd {
						cell-index = <0x3c>;
						client-name = "icp0";
						node-name = "icp0-all-rd";
						parent-node = <0x535>;
						phandle = <0x595>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					ife0-pdaf-wr {
						cell-index = <0x1c>;
						client-name = "ife0";
						drv-voting-index = <0x1>;
						node-name = "ife0-pdaf-wr";
						parent-node = <0x52d>;
						phandle = <0x575>;
						traffic-data = <0x8>;
						traffic-transaction-type = <0x1>;
					};

					ife0-rdi-pixel-raw-wr {
						cell-index = <0x15>;
						client-name = "ife0";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						drv-voting-index = <0x1>;
						node-name = "ife0-rdi-pixel-raw-wr";
						parent-node = <0x52c>;
						phandle = <0x56e>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife0-stats-wr {
						cell-index = <0x21>;
						client-name = "ife0";
						drv-voting-index = <0x1>;
						node-name = "ife0-stats-wr";
						parent-node = <0x52e>;
						phandle = <0x57a>;
						traffic-data = <0x3>;
						traffic-transaction-type = <0x1>;
					};

					ife0-ubwc-linear-wr {
						cell-index = <0x12>;
						client-name = "ife0";
						constituent-paths = <0x1 0x2 0x0>;
						drv-voting-index = <0x1>;
						node-name = "ife0-ubwc-linear-wr";
						parent-node = <0x52b>;
						phandle = <0x56b>;
						traffic-data = <0x108>;
						traffic-transaction-type = <0x1>;
					};

					ife1-pdaf-wr {
						cell-index = <0x1d>;
						client-name = "ife1";
						drv-voting-index = <0x2>;
						node-name = "ife1-pdaf-wr";
						parent-node = <0x52d>;
						phandle = <0x576>;
						traffic-data = <0x8>;
						traffic-transaction-type = <0x1>;
					};

					ife1-rdi-pixel-raw-wr {
						cell-index = <0x16>;
						client-name = "ife1";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						drv-voting-index = <0x2>;
						node-name = "ife1-rdi-pixel-raw-wr";
						parent-node = <0x52c>;
						phandle = <0x56f>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife1-stats-wr {
						cell-index = <0x22>;
						client-name = "ife1";
						drv-voting-index = <0x2>;
						node-name = "ife1-stats-wr";
						parent-node = <0x52e>;
						phandle = <0x57b>;
						traffic-data = <0x3>;
						traffic-transaction-type = <0x1>;
					};

					ife1-ubwc-linear-wr {
						cell-index = <0x13>;
						client-name = "ife1";
						constituent-paths = <0x1 0x2 0x0>;
						drv-voting-index = <0x2>;
						node-name = "ife1-ubwc-linear-wr";
						parent-node = <0x52b>;
						phandle = <0x56c>;
						traffic-data = <0x108>;
						traffic-transaction-type = <0x1>;
					};

					ife2-pdaf-wr {
						cell-index = <0x1e>;
						client-name = "ife2";
						drv-voting-index = <0x3>;
						node-name = "ife2-pdaf-wr";
						parent-node = <0x52d>;
						phandle = <0x577>;
						traffic-data = <0x8>;
						traffic-transaction-type = <0x1>;
					};

					ife2-rdi-pixel-raw-wr {
						cell-index = <0x17>;
						client-name = "ife2";
						constituent-paths = <0x4 0x5 0x6 0x9>;
						drv-voting-index = <0x3>;
						node-name = "ife2-rdi-pixel-raw-wr";
						parent-node = <0x52c>;
						phandle = <0x570>;
						traffic-data = <0x104>;
						traffic-transaction-type = <0x1>;
					};

					ife2-stats-wr {
						cell-index = <0x23>;
						client-name = "ife2";
						drv-voting-index = <0x3>;
						node-name = "ife2-stats-wr";
						parent-node = <0x52e>;
						phandle = <0x57c>;
						traffic-data = <0x3>;
						traffic-transaction-type = <0x1>;
					};

					ife2-ubwc-linear-wr {
						cell-index = <0x14>;
						client-name = "ife2";
						constituent-paths = <0x1 0x2 0x0>;
						drv-voting-index = <0x3>;
						node-name = "ife2-ubwc-linear-wr";
						parent-node = <0x52b>;
						phandle = <0x56d>;
						traffic-data = <0x108>;
						traffic-transaction-type = <0x1>;
					};

					ife3-rdi-stats-pixel-raw-wr {
						cell-index = <0x20>;
						client-name = "ife3";
						constituent-paths = <0x4 0x5 0x6 0x7 0x9 0x3>;
						node-name = "ife3-rdi-stats-pixel-raw-wr";
						parent-node = <0x52d>;
						phandle = <0x579>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ife4-rdi-stats-pixel-raw-wr {
						cell-index = <0x1f>;
						client-name = "ife4";
						constituent-paths = <0x4 0x5 0x6 0x7 0x9 0x3>;
						node-name = "ife4-rdi-stats-pixel-raw-wr";
						parent-node = <0x52d>;
						phandle = <0x578>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-all-wr {
						cell-index = <0x28>;
						client-name = "ipe0";
						constituent-paths = <0x22 0x23 0x24>;
						node-name = "ipe0-all-wr";
						parent-node = <0x529>;
						phandle = <0x581>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					ipe0-in-rd {
						cell-index = <0x36>;
						client-name = "ipe0";
						node-name = "ipe0-in-rd";
						parent-node = <0x52a>;
						phandle = <0x58f>;
						traffic-data = <0x20>;
						traffic-transaction-type = <0x0>;
					};

					ipe0-ref-rd {
						cell-index = <0x35>;
						client-name = "ipe0";
						node-name = "ipe0-ref-rd";
						parent-node = <0x52a>;
						phandle = <0x58e>;
						traffic-data = <0x21>;
						traffic-transaction-type = <0x0>;
					};

					jpeg-dma0-all-wr {
						cell-index = <0x2c>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-all-wr";
						parent-node = <0x531>;
						phandle = <0x585>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					jpeg-dma1-all-wr {
						cell-index = <0x2e>;
						client-name = "jpeg-dma1";
						node-name = "jpeg-dma1-all-wr";
						parent-node = <0x531>;
						phandle = <0x587>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					jpeg-enc0-all-wr {
						cell-index = <0x2b>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-all-wr";
						parent-node = <0x531>;
						phandle = <0x584>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					jpeg-enc1-all-wr {
						cell-index = <0x2d>;
						client-name = "jpeg-enc1";
						node-name = "jpeg-enc1-all-wr";
						parent-node = <0x531>;
						phandle = <0x586>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					jpeg0-dma0-all-rd {
						cell-index = <0x32>;
						client-name = "jpeg-dma0";
						node-name = "jpeg-dma0-rd";
						parent-node = <0x533>;
						phandle = <0x58b>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg0-enc0-all-rd {
						cell-index = <0x31>;
						client-name = "jpeg-enc0";
						node-name = "jpeg-enc0-rd";
						parent-node = <0x533>;
						phandle = <0x58a>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg1-dma1-all-rd {
						cell-index = <0x34>;
						client-name = "jpeg-dma1";
						node-name = "jpeg-dma1-rd";
						parent-node = <0x533>;
						phandle = <0x58d>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					jpeg1-enc1-all-rd {
						cell-index = <0x33>;
						client-name = "jpeg-enc1";
						node-name = "jpeg-enc1-rd";
						parent-node = <0x533>;
						phandle = <0x58c>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					rt-cdm0-all-rd {
						cell-index = <0x37>;
						client-name = "rt-cdm0";
						node-name = "rt-cdm0-all-rd";
						parent-node = <0x534>;
						phandle = <0x590>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					rt-cdm1-all-rd {
						cell-index = <0x38>;
						client-name = "rt-cdm1";
						node-name = "rt-cdm1-all-rd";
						parent-node = <0x534>;
						phandle = <0x591>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					rt-cdm2-all-rd {
						cell-index = <0x39>;
						client-name = "rt-cdm2";
						node-name = "rt-cdm2-all-rd";
						parent-node = <0x534>;
						phandle = <0x592>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					rt-cdm3-all-rd {
						cell-index = <0x3a>;
						client-name = "rt-cdm3";
						node-name = "rt-cdm3-all-rd";
						parent-node = <0x534>;
						phandle = <0x593>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					rt-cdm4-all-rd {
						cell-index = <0x3b>;
						client-name = "rt-cdm4";
						node-name = "rt-cdm4-all-rd";
						parent-node = <0x534>;
						phandle = <0x594>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					sfe0-all-rd {
						cell-index = <0x24>;
						client-name = "sfe0";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						drv-voting-index = <0x20>;
						node-name = "sfe0-all-rd";
						parent-node = <0x52f>;
						phandle = <0x57d>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					sfe0-all-wr {
						cell-index = <0x18>;
						client-name = "sfe0";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						drv-voting-index = <0x20>;
						node-name = "sfe0-all-wr";
						parent-node = <0x52c>;
						phandle = <0x571>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};

					sfe1-all-rd {
						cell-index = <0x25>;
						client-name = "sfe1";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						drv-voting-index = <0x20>;
						node-name = "sfe1-all-rd";
						parent-node = <0x52f>;
						phandle = <0x57e>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
					};

					sfe1-all-wr {
						cell-index = <0x19>;
						client-name = "sfe1";
						constituent-paths = <0x60 0x66 0x61 0x62 0x63 0x64 0x65>;
						drv-voting-index = <0x20>;
						node-name = "sfe1-all-wr";
						parent-node = <0x52c>;
						phandle = <0x572>;
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
					};
				};

				level1-nodes {
					camnoc-max-needed;
					level-index = <0x1>;

					level1-nrt0-rd {
						cell-index = <0x11>;
						node-name = "level1-nrt0-rd";
						parent-node = <0x52a>;
						phandle = <0x534>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt1-rd {
						cell-index = <0x10>;
						node-name = "level1-nrt1-rd";
						parent-node = <0x52a>;
						phandle = <0x533>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt1-wr {
						cell-index = <0xe>;
						node-name = "level1-nrt0-wr1";
						parent-node = <0x529>;
						phandle = <0x531>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt2-wr {
						cell-index = <0xd>;
						node-name = "level1-nrt2-wr";
						parent-node = <0x529>;
						phandle = <0x530>;
						traffic-merge-type = <0x0>;
					};

					level1-nrt3-rd {
						cell-index = <0xf>;
						node-name = "level1-nrt3-rd";
						parent-node = <0x52a>;
						phandle = <0x532>;
						traffic-merge-type = <0x0>;
					};

					level1-rt0-rd {
						cell-index = <0xc>;
						node-name = "level1-sfe-rd";
						parent-node = <0x528>;
						phandle = <0x52f>;
						traffic-merge-type = <0x0>;
					};

					level1-rt1-wr {
						cell-index = <0x8>;
						niu-size = <0x86>;
						node-name = "level1-ife-ubwc-linear-wr";
						parent-node = <0x527>;
						phandle = <0x52b>;
						priority-lut-low-offset = <0x7630>;
						rt-wr-niu;
						traffic-merge-type = <0x0>;
					};

					level1-rt2-wr {
						cell-index = <0xb>;
						niu-size = <0x24>;
						node-name = "level1-ife-stats";
						parent-node = <0x527>;
						phandle = <0x52e>;
						priority-lut-low-offset = <0x7830>;
						rt-wr-niu;
						traffic-merge-type = <0x0>;
					};

					level1-rt3-wr {
						cell-index = <0xa>;
						niu-size = <0x5c>;
						node-name = "level1-ife-pdaf-lite";
						parent-node = <0x527>;
						phandle = <0x52d>;
						priority-lut-low-offset = <0x7a30>;
						rt-wr-niu;
						traffic-merge-type = <0x0>;
					};

					level1-rt4-wr1 {
						cell-index = <0x9>;
						niu-size = <0x86>;
						node-name = "level1-ife-rdi-wr";
						parent-node = <0x527>;
						phandle = <0x52c>;
						priority-lut-low-offset = <0x7c30>;
						rt-wr-niu;
						traffic-merge-type = <0x0>;
					};
				};

				level2-nodes {
					camnoc-max-needed;
					level-index = <0x2>;

					level2-icp-rd {
						bus-width-factor = <0x4>;
						cell-index = <0x7>;
						node-name = "level2-icp-rd";
						parent-node = <0x526>;
						phandle = <0x535>;
						traffic-merge-type = <0x0>;
					};

					level2-nrt-rd {
						cell-index = <0x6>;
						node-name = "level2-nrt-rd";
						parent-node = <0x525>;
						phandle = <0x52a>;
						traffic-merge-type = <0x1>;
					};

					level2-nrt-wr {
						cell-index = <0x5>;
						node-name = "level2-nrt-wr";
						parent-node = <0x525>;
						phandle = <0x529>;
						traffic-merge-type = <0x1>;
					};

					level2-rt-rd {
						cell-index = <0x4>;
						node-name = "level2-rt-rd";
						parent-node = <0x524>;
						phandle = <0x528>;
						traffic-merge-type = <0x1>;
					};

					level2-rt-wr {
						cell-index = <0x3>;
						node-name = "level2-rt-wr";
						parent-node = <0x524>;
						phandle = <0x527>;
						traffic-merge-type = <0x1>;
					};
				};

				level3-nodes {
					level-index = <0x3>;

					level3-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level3-nrt0-rd-wr-sum";
						phandle = <0x525>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0xdb 0xd 0x3d 0x200>;
						};
					};

					level3-nrt1-rd-wr-sum {
						cell-index = <0x2>;
						node-name = "level3-nrt1-rd-wr-sum";
						phandle = <0x526>;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_icp";
							interconnects = <0xdb 0xc 0x3d 0x200>;
						};
					};

					level3-rt-rd-wr-sum {
						cell-index = <0x0>;
						ib-bw-voting-needed;
						node-name = "level3-rt-rd-wr-sum";
						phandle = <0x524>;
						rt-axi-port;
						traffic-merge-type = <0x0>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0", "cam_ife_0_drv", "cam_ife_1_drv", "cam_ife_2_drv";
							interconnects = <0xdb 0xb 0x3d 0x200 0xdb 0x7d1 0x3d 0x9d0 0xdb 0xbb9 0x3d 0xdb8 0xdb 0xfa1 0x3d 0x11a0>;
						};
					};
				};
			};
		};

		qcom,cam-i3c-id-table {
			i3c-actuator-id-table;
			i3c-eeprom-id-table;
			i3c-ois-id-table;
			i3c-sensor-id-table = <0x1b0 0x766>;
			status = "disabled";
		};

		qcom,cam-icp {
			compat-hw-name = "qcom,icp", "qcom,ipe0", "qcom,bps";
			compatible = "qcom,cam-icp";
			icp_pc_en;
			icp_use_pil;
			ipe_bps_pc_en;
			num-bps = <0x1>;
			num-icp = <0x1>;
			num-ipe = <0x1>;
			status = "ok";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-jpeg {
			compat-hw-name = "qcom,jpegenc0", "qcom,jpegdma0";
			compatible = "qcom,cam-jpeg";
			num-jpeg-dma = <0x1>;
			num-jpeg-enc = <0x1>;
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,cam_smmu {
			#address-cells = <0x2>;
			#size-cells = <0x2>;
			compatible = "qcom,msm-cam-smmu", "simple-bus";
			expanded_memory;
			force_cache_allocs;
			need_shared_buffer_padding;
			status = "ok";

			msm_cam_smmu_cdm {
				cam-smmu-label = "rt-cdm";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x3e 0x1860 0x0>;
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x0 0x100000 0x0 0xffe00000>;
				qcom,iommu-faults = "stall-disable", "non-fatal";

				iova-mem-map {
					phandle = <0x56a>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0x0 0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x0 0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				cam-smmu-label = "icp";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x3e 0x1800 0xc0 0x3e 0x1820 0x0>;
				qcom,iommu-dma-addr-pool = <0x0 0xf8c00000 0xf 0x7300000>;
				qcom,iommu-faults = "stall-disable", "non-fatal";

				iova-mem-map {
					phandle = <0x569>;

					iova-mem-qdss-region {
						iova-region-id = <0x5>;
						iova-region-len = <0x0 0x100000>;
						iova-region-name = "qdss";
						iova-region-start = <0x0 0xc0700000>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};

					iova-mem-region-fwuncached-region {
						iova-region-id = <0x6>;
						iova-region-len = <0x0 0x700000>;
						iova-region-name = "fw_uncached";
						iova-region-start = <0x0 0xc0000000>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xf 0x7300000>;
						iova-region-name = "io";
						iova-region-start = <0x0 0xf8c00000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0x0 0x38400000>;
						iova-region-name = "shared";
						iova-region-start = <0x0 0xc0800000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				cam-smmu-label = "ife", "sfe";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x3e 0x800 0x20>;
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x0 0x100000 0xf 0xffe00000>;
				qcom,iommu-faults = "stall-disable", "non-fatal";

				iova-mem-map {
					phandle = <0x567>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xf 0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x0 0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				cam-smmu-label = "jpeg";
				compatible = "qcom,msm-cam-smmu-cb";
				dma-coherent;
				iommus = <0x3e 0x18a0 0x0>;
				qcom,iommu-dma-addr-pool = <0x0 0x100000 0x0 0xffe00000>;
				qcom,iommu-faults = "stall-disable", "non-fatal";

				iova-mem-map {
					phandle = <0x568>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0x0 0xffe00000>;
						iova-region-name = "io";
						iova-region-start = <0x0 0x100000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				cam-smmu-label = "cam-secure";
				compatible = "qcom,msm-cam-smmu-cb";
				qcom,secure-cb;
			};
		};

		qcom,cci0@ac15000 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_0_clk_src", "cci_0_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x2e 0x9 0x2e 0x8>;
			compatible = "qcom,cci", "simple-bus";
			gdscr-supply = <0x2b9>;
			interrupt-names = "CCI0";
			interrupts = <0x0 0x1aa 0x1>;
			pctrl-idx-mapping = <0x0 0x1>;
			pctrl-map-names = "m0", "m1";
			phandle = <0x558>;
			pinctrl-0 = <0x50e 0x50f>;
			pinctrl-1 = <0x510 0x511>;
			pinctrl-2 = <0x512 0x513>;
			pinctrl-3 = <0x514 0x515>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			reg = <0xac15000 0x1000>;
			reg-cam-base = <0x15000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_0_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x55b>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x55a>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x55c>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x559>;
				status = "ok";
			};
		};

		qcom,cci1@ac16000 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_1_clk_src", "cci_1_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x2e 0xb 0x2e 0xa>;
			compatible = "qcom,cci", "simple-bus";
			gdscr-supply = <0x2b9>;
			interrupt-names = "CCI1";
			interrupts = <0x0 0x1ab 0x1>;
			pctrl-idx-mapping = <0x0 0x1>;
			pctrl-map-names = "m0", "m1";
			phandle = <0x55d>;
			pinctrl-0 = <0x516 0x517>;
			pinctrl-1 = <0x518 0x519>;
			pinctrl-2 = <0x51a>;
			pinctrl-3 = <0x51b>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			reg = <0xac16000 0x1000>;
			reg-cam-base = <0x16000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_1_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x560>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x55f>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x561>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x55e>;
				status = "ok";
			};
		};

		qcom,cci2@ac17000 {
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs";
			clock-names = "cci_2_clk_src", "cci_2_clk";
			clock-rates = <0x23c3460 0x0>;
			clocks = <0x2e 0xd 0x2e 0xc>;
			compatible = "qcom,cci", "simple-bus";
			gdscr-supply = <0x2b9>;
			interrupt-names = "CCI2";
			interrupts = <0x0 0x1ac 0x1>;
			pctrl-idx-mapping = <0x0 0x1>;
			pctrl-map-names = "m0", "m1";
			phandle = <0x562>;
			pinctrl-0 = <0x51c 0x51d>;
			pinctrl-1 = <0x51e 0x51f>;
			pinctrl-2 = <0x520 0x521>;
			pinctrl-3 = <0x522 0x523>;
			pinctrl-names = "m0_active", "m0_suspend", "m1_active", "m1_suspend";
			reg = <0xac17000 0x1000>;
			reg-cam-base = <0x17000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_2_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x565>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x564>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x566>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x563>;
				status = "ok";
			};
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,config-arr = <0x17800060 0x17810060 0x17820060 0x17830060 0x17840060 0x17850060 0x17860060 0x17870060>;
			qcom,threshold-arr = <0x17800058 0x17810058 0x17820058 0x17830058 0x17840058 0x17850058 0x17860058 0x17870058>;
		};

		qcom,cnss-qca-converged {
			compatible = "qcom,cnss-qca-converged";
			phandle = <0x5af>;
			qcom,converged-dt;
			qcom,wlan-sw-ctrl-gpio = <0x79 0x53 0x0>;
			reg = <0xb0000000 0x10000>;
			reg-names = "smmu_iova_ipa";

			chip_cfg@0 {
				cnss-enable-self-recovery;
				interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
				interconnects = <0xdc 0x2e 0xdc 0x236 0x52 0x19 0x3d 0x200>;
				mboxes = <0x60 0x0>;
				pinctrl-0 = <0x5aa>;
				pinctrl-1 = <0x5ab>;
				pinctrl-names = "wlan_en_active", "wlan_en_sleep";
				qcom,bt-en-gpio = <0x79 0x51 0x0>;
				qcom,bus-bw-cfg = <0x0 0x0 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x4c4b4 0x626380 0x8f6ec 0x822080 0x1d4c 0x30d400 0x0 0x0 0x8ca 0x1b8a00 0x1d4c 0x1b8a00 0x7530 0x1b8a00 0x186a0 0x1b8a00 0x2ab98 0x5eec00 0x4c4b4 0x7faf80 0x8f6ec 0xc35000 0x1d4c 0x216600>;
				qcom,bus-bw-cfg-count = <0x9>;
				qcom,icc-path-count = <0x2>;
				qcom,pdc_init_table = "{class: wlan_pdc, ss: rf, res: s4e.v, upval: 966}", "{class: wlan_pdc, ss: rf, res: s4e.v, dwnval: 615}", "{class: wlan_pdc, ss: rf, res: s4g.v, upval: 1350}", "{class: wlan_pdc, ss: rf, res: s4g.v, dwnval: 945}", "{class: wlan_pdc, ss: rf, res: s6g.v, upval: 1900}", "{class: wlan_pdc, ss: rf, res: s6g.v, dwnval: 1825}", "{class: wlan_pdc, ss: rf, res: s2g.m, enable: 1}", "{class: wlan_pdc, ss: rf, res: s2g.v, enable: 1}", "{class: wlan_pdc, ss: rf, res: s2g.v, upval: 1012}", "{class: wlan_pdc, ss: rf, res: s2g.v, dwnval: 515}", "{class: wlan_pdc, ss: bb, res: pdc, enable: 0}";
				qcom,sw-ctrl-gpio = <0x79 0x52 0x0>;
				qcom,vdd-wlan-aon-config = <0xef420 0xef420 0x0 0x0 0x1>;
				qcom,vdd-wlan-dig-config = <0xebd70 0xebd70 0x0 0x0 0x1>;
				qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x0 0x0 0x1>;
				qcom,vdd-wlan-rfa1-config = <0x1cfde0 0x1cfde0 0x0 0x0 0x1>;
				qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0x0 0x0 0x1>;
				qcom,wlan;
				qcom,wlan-cbc-enabled;
				qcom,wlan-ramdump-dynamic = <0x420000>;
				qcom,wlan-rc-num = <0x1>;
				supported-ids = <0x1103>;
				use-pm-domain;
				vdd-wlan-aon-supply = <0x303>;
				vdd-wlan-dig-supply = <0x2fc>;
				vdd-wlan-io-supply = <0x2f4>;
				vdd-wlan-rfa1-supply = <0x307>;
				vdd-wlan-rfa2-supply = <0x305>;
				wlan-en-gpio = <0x79 0x50 0x0>;
			};

			chip_cfg@1 {
				cnss-enable-self-recovery;
				interconnect-names = "pcie_to_memnoc", "memnoc_to_ddr";
				interconnects = <0xdc 0x2d 0xdc 0x236 0x52 0x19 0x3d 0x200>;
				mboxes = <0x60 0x0>;
				pinctrl-0 = <0x5aa>;
				pinctrl-1 = <0x5ab>;
				pinctrl-names = "wlan_en_active", "wlan_en_sleep";
				qcom,bt-en-gpio = <0x79 0x51 0x0>;
				qcom,bus-bw-cfg = <0x0 0x0 0x8ca 0x186a00 0x1d4c 0x186a00 0x7530 0x186a00 0x186a0 0x186a00 0x2ab98 0x626380 0x4c4b4 0x626380 0x8f6ec 0x822080 0x1d4c 0x30d400 0x0 0x0 0x8ca 0x216600 0x1d4c 0x216600 0x7530 0x216600 0x186a0 0x216600 0x2ab98 0x5eec00 0x4c4b4 0x7faf80 0x8f6ec 0xc35000 0x1d4c 0x216600>;
				qcom,bus-bw-cfg-count = <0x9>;
				qcom,icc-path-count = <0x2>;
				qcom,pdc_init_table = "{class: wlan_pdc, ss: rf, res: s4e.v, upval: 916}", "{class: wlan_pdc, ss: rf, res: s4e.v, dwnval: 612}", "{class: wlan_pdc, ss: rf, res: s4g.v, upval: 1316}", "{class: wlan_pdc, ss: rf, res: s4g.v, dwnval: 944}", "{class: wlan_pdc, ss: rf, res: s6g.v, upval: 1864}", "{class: wlan_pdc, ss: rf, res: s6g.v, dwnval: 1820}", "{class: wlan_pdc, ss: rf, res: s2g.m, enable: 0}", "{class: wlan_pdc, ss: rf, res: s2g.v, enable: 0}", "{class: wlan_pdc, ss: bb, res: pdc, enable: 1}", "{class: wlan_pdc, ss: bb, res: s2g.v, upval: 976}", "{class: wlan_pdc, ss: bb, res: s2g.v, dwnval: 512}", "{class: wlan_pdc, ss: bb, res: s5g.v, upval: 940}", "{class: wlan_pdc, ss: bb, res: s5g.v, dwnval: 420}";
				qcom,pmu_vreg_map = "VDD095_MX_PMU", "s2g", "VDD095_PMU", "s5g", "VDD_PMU_AON_I", "s4e", "VDD095_PMU_BT", "s4e", "VDD09_PMU_RFA_I", "s4e", "VDD13_PMU_PCIE_I", "s4g", "VDD13_PMU_RFA_I", "s4g", "VDD19_PMU_PCIE_I", "s6g", "VDD19_PMU_RFA_I", "s6g";
				qcom,sw-ctrl-gpio = <0x79 0x52 0x0>;
				qcom,vdd-wlan-aon-config = <0xef420 0xef420 0x0 0x0 0x1>;
				qcom,vdd-wlan-config = <0xf4240 0xf4240 0x0 0x0 0x1>;
				qcom,vdd-wlan-dig-config = <0xe7ef0 0xe7ef0 0x0 0x0 0x1>;
				qcom,vdd-wlan-io-config = <0x1b7740 0x1b7740 0x0 0x0 0x1>;
				qcom,vdd-wlan-rfa1-config = <0x1cfde0 0x1cfde0 0x0 0x0 0x1>;
				qcom,vdd-wlan-rfa2-config = <0x149970 0x149970 0x0 0x0 0x1>;
				qcom,vreg_pdc_map = "s4e", "rf", "l15B", "rf", "l3g", "rf", "s4g", "rf", "s6g", "rf", "s2g", "bb", "s5g", "bb";
				qcom,wlan;
				qcom,wlan-cbc-enabled;
				qcom,wlan-ramdump-dynamic = <0x780000>;
				qcom,wlan-rc-num = <0x0>;
				supported-ids = <0x1107>;
				use-pm-domain;
				vdd-wlan-aon-supply = <0x303>;
				vdd-wlan-dig-supply = <0x2fc>;
				vdd-wlan-io-supply = <0x2f4>;
				vdd-wlan-rfa1-supply = <0x307>;
				vdd-wlan-rfa2-supply = <0x305>;
				vdd-wlan-supply = <0x306>;
				wlan-en-gpio = <0x79 0x50 0x0>;
			};
		};

		qcom,cpu-hotplug {
			compatible = "qcom,cpu-hotplug";

			cpu1-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0xb4>;
				qcom,cpu = <0x18>;
			};

			cpu2-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0xb8>;
				qcom,cpu = <0x19>;
			};

			cpu3-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x93>;
				qcom,cpu = <0x1a>;
			};

			cpu4-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x99>;
				qcom,cpu = <0x1b>;
			};

			cpu5-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0x9f>;
				qcom,cpu = <0x1c>;
			};

			cpu6-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0xa5>;
				qcom,cpu = <0x1d>;
			};

			cpu7-hotplug {
				#cooling-cells = <0x2>;
				phandle = <0xab>;
				qcom,cpu = <0x1e>;
			};
		};

		qcom,cpu-pause {
			compatible = "qcom,thermal-pause";

			apc1-pause {
				#cooling-cells = <0x2>;
				phandle = <0x499>;
				qcom,cpus = <0x1a 0x1b 0x1c 0x1d 0x1e>;
			};

			cpu-3-4-5-pause {
				#cooling-cells = <0x2>;
				phandle = <0x49a>;
				qcom,cpus = <0x1a 0x1b 0x1c>;
			};

			cpu-6-7-pause {
				#cooling-cells = <0x2>;
				phandle = <0x49b>;
				qcom,cpus = <0x1d 0x1e>;
			};

			cpu1-pause {
				#cooling-cells = <0x2>;
				phandle = <0xb2>;
				qcom,cpus = <0x18>;
			};

			cpu2-pause {
				#cooling-cells = <0x2>;
				phandle = <0xb6>;
				qcom,cpus = <0x19>;
			};

			cpu3-pause {
				#cooling-cells = <0x2>;
				phandle = <0x91>;
				qcom,cpus = <0x1a>;
			};

			cpu4-pause {
				#cooling-cells = <0x2>;
				phandle = <0x97>;
				qcom,cpus = <0x1b>;
			};

			cpu5-pause {
				#cooling-cells = <0x2>;
				phandle = <0x9d>;
				qcom,cpus = <0x1c>;
			};

			cpu6-pause {
				#cooling-cells = <0x2>;
				phandle = <0xa3>;
				qcom,cpus = <0x1d>;
			};

			cpu7-pause {
				#cooling-cells = <0x2>;
				phandle = <0xa9>;
				qcom,cpus = <0x1e>;
			};

			pause-cpu1 {
				qcom,cdev-alias = "pause-cpu1";
				qcom,cpus = <0x18>;
			};

			pause-cpu2 {
				qcom,cdev-alias = "pause-cpu2";
				qcom,cpus = <0x19>;
			};

			pause-cpu3 {
				qcom,cdev-alias = "pause-cpu3";
				qcom,cpus = <0x1a>;
			};

			pause-cpu4 {
				qcom,cdev-alias = "pause-cpu4";
				qcom,cpus = <0x1b>;
			};

			pause-cpu5 {
				qcom,cdev-alias = "pause-cpu5";
				qcom,cpus = <0x1c>;
			};

			pause-cpu6 {
				qcom,cdev-alias = "pause-cpu6";
				qcom,cpus = <0x1d>;
			};

			pause-cpu7 {
				qcom,cdev-alias = "pause-cpu7";
				qcom,cpus = <0x1e>;
			};
		};

		qcom,cpu-vendor-hooks {
			compatible = "qcom,cpu-vendor-hooks";
			phandle = <0x338>;
		};

		qcom,cpu-voltage-cdev {
			compatible = "qcom,cc-cooling-devices";

			qcom,apc1-cluster {
				#cooling-cells = <0x2>;
				phandle = <0x49c>;
				qcom,cpus = <0x1a 0x1e>;
			};
		};

		qcom,cpufreq-cdev {
			compatible = "qcom,cpufreq-cdev";
			qcom,cpus = <0x17 0x1a 0x1e>;
		};

		qcom,cpufreq-hw {
			#freq-domain-cells = <0x1>;
			clock-names = "xo", "alternate";
			clocks = <0x38 0x0 0x37 0x18>;
			compatible = "qcom,cpufreq-epss";
			interrupt-names = "dcvsh0_int", "dcvsh1_int", "dcvsh2_int";
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4 0x0 0x13 0x4>;
			phandle = <0x5>;
			reg = <0x17d91000 0x1000 0x17d92000 0x1000 0x17d93000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1", "freq-domain2";
		};

		qcom,cpufreq-hw-debug {
			compatible = "qcom,cpufreq-hw-epss-debug";
			qcom,freq-hw-domain = <0x5 0x0 0x5 0x1 0x5 0x2>;
		};

		qcom,csid-lite0@acca000 {
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-rates = <0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0>;
			clocks = <0x2e 0x50 0x2e 0x55 0x2e 0x54 0x2e 0x53 0x2e 0x51 0x2e 0x16>;
			compatible = "qcom,csid-lite780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "csid-lite0";
			interrupts = <0x0 0x25d 0x1>;
			phandle = <0x59e>;
			reg = <0xacca000 0xa00>;
			reg-cam-base = <0xca000>;
			reg-names = "csid-lite";
			regulator-names = "gdsc";
			rt-wrapper-base = <0xca000>;
			shared-clks = <0x0 0x1 0x0 0x0 0x0 0x0>;
			src-clock-name = "ife_lite_csid_clk_src";
			status = "ok";
		};

		qcom,csid-lite1@acce000 {
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk_src", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-rates = <0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0>;
			clocks = <0x2e 0x50 0x2e 0x55 0x2e 0x54 0x2e 0x53 0x2e 0x51 0x2e 0x16>;
			compatible = "qcom,csid-lite780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "csid-lite1";
			interrupts = <0x0 0x178 0x1>;
			phandle = <0x5a0>;
			reg = <0xacce000 0xa00>;
			reg-cam-base = <0xce000>;
			reg-names = "csid-lite";
			regulator-names = "gdsc";
			rt-wrapper-base = <0xca000>;
			shared-clks = <0x0 0x1 0x0 0x0 0x0 0x0>;
			src-clock-name = "ife_lite_csid_clk_src";
			status = "ok";
		};

		qcom,csid0@acb7000 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x2e 0x30 0x2e 0x2f 0x2e 0x31>;
			compatible = "qcom,csid780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "csid0";
			interrupts = <0x0 0x259 0x1>;
			phandle = <0x598>;
			reg = <0xacb7000 0xd00 0xacb6000 0x1000>;
			reg-cam-base = <0xb7000 0xb6000>;
			reg-names = "csid", "csid_top";
			regulator-names = "gdsc";
			rt-wrapper-base = <0x62000>;
			shared-clks = <0x1 0x0 0x0>;
			src-clock-name = "csid_clk_src";
			status = "ok";
		};

		qcom,csid1@acb9000 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x2e 0x30 0x2e 0x2f 0x2e 0x31>;
			compatible = "qcom,csid780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "csid1";
			interrupts = <0x0 0x25b 0x1>;
			phandle = <0x59a>;
			reg = <0xacb9000 0xd00 0xacb6000 0x1000>;
			reg-cam-base = <0xb9000 0xb6000>;
			reg-names = "csid", "csid_top";
			regulator-names = "gdsc";
			rt-wrapper-base = <0x62000>;
			shared-clks = <0x1 0x0 0x0>;
			src-clock-name = "csid_clk_src";
			status = "ok";
		};

		qcom,csid2@acbb000 {
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "csid_clk_src", "csid_clk", "csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x2e 0x30 0x2e 0x2f 0x2e 0x31>;
			compatible = "qcom,csid780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "csid2";
			interrupts = <0x0 0x1af 0x1>;
			phandle = <0x59c>;
			reg = <0xacbb000 0xd00 0xacb6000 0x1000>;
			reg-cam-base = <0xbb000 0xb6000>;
			reg-names = "csid", "csid_top";
			regulator-names = "gdsc";
			rt-wrapper-base = <0x62000>;
			shared-clks = <0x1 0x0 0x0>;
			src-clock-name = "csid_clk_src";
			status = "ok";
		};

		qcom,csiphy0@ace4000 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x32 0x2e 0x20 0x2e 0x1f>;
			compatible = "qcom,csiphy-v2.1.2", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x2c>;
			csi-vdd-1p2-supply = <0x2d>;
			gdscr-supply = <0x2b9>;
			interrupt-names = "CSIPHY0";
			interrupts = <0x0 0x1dd 0x1>;
			phandle = <0x550>;
			reg = <0xace4000 0x2000>;
			reg-cam-base = <0xe4000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x4650 0x7d00>;
			rgltr-max-voltage = <0x0 0x124f80 0xe1d48>;
			rgltr-min-voltage = <0x0 0x124f80 0xd59f8>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy1@ace6000 {
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x33 0x2e 0x22 0x2e 0x21>;
			compatible = "qcom,csiphy-v2.1.2", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x2c>;
			csi-vdd-1p2-supply = <0x2d>;
			gdscr-supply = <0x2b9>;
			interrupt-names = "CSIPHY1";
			interrupts = <0x0 0x1de 0x1>;
			phandle = <0x551>;
			reg = <0xace6000 0x2000>;
			reg-cam-base = <0xe6000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x4650 0x7dc8>;
			rgltr-max-voltage = <0x0 0x124f80 0xe1d48>;
			rgltr-min-voltage = <0x0 0x124f80 0xd59f8>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy2@ace8000 {
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x34 0x2e 0x24 0x2e 0x23>;
			compatible = "qcom,csiphy-v2.1.2", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x2c>;
			csi-vdd-1p2-supply = <0x2d>;
			gdscr-supply = <0x2b9>;
			interrupt-names = "CSIPHY2";
			interrupts = <0x0 0x1df 0x1>;
			phandle = <0x552>;
			reg = <0xace8000 0x2000>;
			reg-cam-base = <0xe8000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x4650 0x7dc8>;
			rgltr-max-voltage = <0x0 0x124f80 0xe1d48>;
			rgltr-min-voltage = <0x0 0x124f80 0xd59f8>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy3@acea000 {
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x35 0x2e 0x26 0x2e 0x25>;
			compatible = "qcom,csiphy-v2.1.2", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x2c>;
			csi-vdd-1p2-supply = <0x2d>;
			gdscr-supply = <0x2b9>;
			interrupt-names = "CSIPHY3";
			interrupts = <0x0 0x1c0 0x1>;
			phandle = <0x553>;
			reg = <0xacea000 0x2000>;
			reg-cam-base = <0xea000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x4650 0x7dc8>;
			rgltr-max-voltage = <0x0 0x124f80 0xe1d48>;
			rgltr-min-voltage = <0x0 0x124f80 0xd59f8>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi3phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy4@acec000 {
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy4_clk", "csi4phytimer_clk_src", "csi4phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x36 0x2e 0x28 0x2e 0x27>;
			compatible = "qcom,csiphy-v2.1.2", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x2c>;
			csi-vdd-1p2-supply = <0x2d>;
			gdscr-supply = <0x2b9>;
			interrupt-names = "CSIPHY4";
			interrupts = <0x0 0x7a 0x1>;
			phandle = <0x554>;
			reg = <0xacec000 0x2000>;
			reg-cam-base = <0xec000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x48a8 0x940c>;
			rgltr-max-voltage = <0x0 0x124f80 0xe1d48>;
			rgltr-min-voltage = <0x0 0x124f80 0xd59f8>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi4phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy5@acee000 {
			cell-index = <0x5>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy5_clk", "csi5phytimer_clk_src", "csi5phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x37 0x2e 0x2a 0x2e 0x29>;
			compatible = "qcom,csiphy-v2.1.2", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x2c>;
			csi-vdd-1p2-supply = <0x2d>;
			gdscr-supply = <0x2b9>;
			interrupt-names = "CSIPHY5";
			interrupts = <0x0 0x59 0x1>;
			phandle = <0x555>;
			reg = <0xacee000 0x2000>;
			reg-cam-base = <0xee000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x4650 0x7dc8>;
			rgltr-max-voltage = <0x0 0x124f80 0xe7ef0>;
			rgltr-min-voltage = <0x0 0x124f80 0xd59f8>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi5phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy6@acf0000 {
			cell-index = <0x6>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy6_clk", "csi6phytimer_clk_src", "csi6phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x38 0x2e 0x2c 0x2e 0x2b>;
			compatible = "qcom,csiphy-v2.1.2", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x2c>;
			csi-vdd-1p2-supply = <0x2d>;
			gdscr-supply = <0x2b9>;
			interrupt-names = "CSIPHY6";
			interrupts = <0x0 0x116 0x1>;
			phandle = <0x556>;
			reg = <0xacf0000 0x2000>;
			reg-cam-base = <0xf0000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x48a8 0x940c>;
			rgltr-max-voltage = <0x0 0x124f80 0xe1d48>;
			rgltr-min-voltage = <0x0 0x124f80 0xd59f8>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi6phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy7@acf2000 {
			cell-index = <0x7>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csiphy7_clk", "csi7phytimer_clk_src", "csi7phytimer_clk";
			clock-rates = <0x17d78400 0x0 0x17d78400 0x0 0x1c9c3800 0x0 0x17d78400 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x39 0x2e 0x2e 0x2e 0x2d>;
			compatible = "qcom,csiphy-v2.1.2", "qcom,csiphy";
			csi-vdd-0p9-supply = <0x2c>;
			csi-vdd-1p2-supply = <0x2d>;
			gdscr-supply = <0x2b9>;
			interrupt-names = "CSIPHY7";
			interrupts = <0x0 0x115 0x1>;
			phandle = <0x557>;
			reg = <0xacf2000 0x2000>;
			reg-cam-base = <0xf2000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "csi-vdd-1p2", "csi-vdd-0p9";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x4650 0x7dc8>;
			rgltr-max-voltage = <0x0 0x124f80 0xe1d48>;
			rgltr-min-voltage = <0x0 0x124f80 0xd59f8>;
			shared-clks = <0x1 0x0 0x0 0x0>;
			src-clock-name = "csi7phytimer_clk_src";
			status = "ok";
		};

		qcom,cvp@ab00000 {
			cache-slice-names = "cvp";
			clock-ids = <0xa9 0xa 0x7 0x8>;
			clock-names = "gcc_video_axi1", "cvp_clk", "core_clk", "video_cc_mvs1_clk_src";
			clocks = <0x37 0xa9 0x50 0xa 0x50 0x7 0x50 0x8>;
			compatible = "qcom,msm-cvp", "qcom,kalama-cvp";
			cvp,firmware-name = "evass";
			cvp-core-supply = <0x2a1>;
			cvp-supply = <0x2a0>;
			interrupts = <0x0 0xea 0x4>;
			memory-region = <0x2a2>;
			pas-id = <0x1a>;
			phandle = <0x507>;
			qcom,allowed-clock-rates = <0x14dc9380 0x1ad27480 0x1dcd6500 0x20c85580>;
			qcom,clock-configs = <0x0 0x0 0x0 0x1>;
			qcom,gcc-reg = <0x110000 0x40000>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			qcom,proxy-clock-names = "gcc_video_axi1", "cvp_clk", "core_clk", "video_cc_mvs1_clk_src";
			qcom,reg-presets = <0xb0088 0x0>;
			reg = <0xab00000 0x100000>;
			reset-names = "cvp_axi_reset", "cvp_core_reset";
			reset-power-status = <0x2 0x2>;
			resets = <0x37 0x22 0x50 0x5>;
			status = "ok";

			cvp_bus_ddr {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-ddr";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x1f>;
				qcom,bus-range-kbps = <0x3e8 0x63af88>;
				qcom,bus-slave = <0x200>;
			};

			cvp_cnoc {
				compatible = "qcom,msm-cvp,bus";
				label = "cvp-cnoc";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x2>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x227>;
			};

			cvp_non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-cvp,context-bank";
				dma-coherent;
				iommus = <0x3e 0x1920 0x0>;
				label = "cvp_hlos";
				qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
				qcom,iommu-faults = "non-fatal";
			};

			cvp_secure_nonpixel_cb {
				buffer-types = <0x741>;
				compatible = "qcom,msm-cvp,context-bank";
				iommus = <0x3e 0x1924 0x0>;
				label = "cvp_sec_nonpixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
			};

			cvp_secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-cvp,context-bank";
				iommus = <0x3e 0x1923 0x0>;
				label = "cvp_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,msm-cvp,mem_cdsp {
				compatible = "qcom,msm-cvp,mem-cdsp";
				memory-region = <0x2a3>;
			};
		};

		qcom,dcvs {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,dcvs";
			phandle = <0x3b9>;
			ranges;

			ddr {
				compatible = "qcom,dcvs-hw";
				phandle = <0x85>;
				qcom,bus-width = <0x4>;
				qcom,dcvs-hw-type = <0x0>;
				qcom,freq-tbl = <0x81>;

				fp {
					compatible = "qcom,dcvs-path";
					phandle = <0x86>;
					qcom,dcvs-path-type = <0x1>;
					qcom,fp-voter = <0x82>;
				};

				sp {
					compatible = "qcom,dcvs-path";
					interconnects = <0x3d 0x3 0x3d 0x200>;
					phandle = <0x3ba>;
					qcom,dcvs-path-type = <0x0>;
				};
			};

			ddrqos {
				compatible = "qcom,dcvs-hw";
				phandle = <0x8b>;
				qcom,bus-width = <0x1>;
				qcom,dcvs-hw-type = <0x3>;
				qcom,freq-tbl = <0x84>;

				sp {
					compatible = "qcom,dcvs-path";
					interconnects = <0x3d 0x3 0x3d 0x200>;
					phandle = <0x8c>;
					qcom,dcvs-path-type = <0x0>;
				};
			};

			l3 {
				compatible = "qcom,dcvs-hw";
				phandle = <0x89>;
				qcom,bus-width = <0x20>;
				qcom,dcvs-hw-type = <0x2>;
				reg = <0x17d90000 0x4000 0x17d90100 0xa0>;
				reg-names = "l3-base", "l3tbl-base";

				sp {
					compatible = "qcom,dcvs-path";
					phandle = <0x8a>;
					qcom,dcvs-path-type = <0x0>;
					qcom,shared-offset = <0x90>;
				};
			};

			llcc {
				compatible = "qcom,dcvs-hw";
				phandle = <0x87>;
				qcom,bus-width = <0x10>;
				qcom,dcvs-hw-type = <0x1>;
				qcom,freq-tbl = <0x83>;

				fp {
					compatible = "qcom,dcvs-path";
					phandle = <0x88>;
					qcom,dcvs-path-type = <0x1>;
					qcom,fp-voter = <0x82>;
				};

				sp {
					compatible = "qcom,dcvs-path";
					interconnects = <0x52 0x2 0x52 0x22e>;
					phandle = <0x3bb>;
					qcom,dcvs-path-type = <0x0>;
				};
			};
		};

		qcom,ddr-cdev {
			#cooling-cells = <0x2>;
			compatible = "qcom,ddr-cooling-device";
			interconnects = <0x3d 0x3 0x3d 0x200>;
			phandle = <0xbf>;
			qcom,bus-width = <0x4>;
			qcom,freq-table = <0x858b8 0xbb800 0x17bb00 0x1a1300 0x1fef00 0x29bf80 0x30c780 0x392100 0x410a00>;
		};

		qcom,devfreq-cdev {
			compatible = "qcom,devfreq-cdev";
			qcom,devfreq = <0xcd>;
		};

		qcom,dma-heaps {
			compatible = "qcom,dma-heaps";

			qcom,adsp {
				memory-region = <0x1e8>;
				qcom,dma-heap-name = "qcom,adsp";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,audio_ml {
				memory-region = <0x1e7>;
				qcom,dma-heap-name = "qcom,audio-ml";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,demura {
				memory-region = <0x1e2>;
				qcom,dma-heap-name = "qcom,demura";
				qcom,dma-heap-type = <0x2>;
				qcom,max-align = <0x9>;
			};

			qcom,display {
				memory-region = <0x1e1>;
				qcom,dma-heap-name = "qcom,display";
				qcom,dma-heap-type = <0x2>;
				qcom,max-align = <0x9>;
			};

			qcom,qseecom {
				memory-region = <0x39>;
				qcom,dma-heap-name = "qcom,qseecom";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,qseecom_ta {
				memory-region = <0x3a>;
				qcom,dma-heap-name = "qcom,qseecom-ta";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,secure_cdsp {
				memory-region = <0x1e3>;
				qcom,dma-heap-name = "qcom,cma-secure-cdsp";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,secure_sp_modem {
				memory-region = <0x1e5>;
				qcom,dma-heap-name = "qcom,secure-sp-modem";
				qcom,dma-heap-type = <0x0>;
				qcom,token = <0x10800000>;
			};

			qcom,secure_sp_tz {
				memory-region = <0x1e6>;
				qcom,dma-heap-name = "qcom,secure-sp-tz";
				qcom,dma-heap-type = <0x0>;
				qcom,token = <0x1000000>;
			};

			qcom,sp_hlos {
				memory-region = <0x1e4>;
				qcom,dma-heap-name = "qcom,sp-hlos";
				qcom,dma-heap-type = <0x2>;
			};

			qcom,user_contig {
				memory-region = <0x3b>;
				qcom,dma-heap-name = "qcom,user-contig";
				qcom,dma-heap-type = <0x2>;
			};
		};

		qcom,dp_display@ae90000 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "core_aux_clk", "rpmh_cxo_clk", "core_usb_ref_clk_src", "core_usb_pipe_clk", "link_clk", "link_clk_src", "link_iface_clk", "link_parent", "pixel_clk_rcg", "pixel_parent", "pixel1_clk_rcg", "strm0_pixel_clk", "strm1_pixel_clk";
			clocks = <0x2f 0xc 0x38 0x0 0x4f 0x5 0x37 0xa5 0x2f 0xf 0x2f 0x10 0x2f 0x12 0x4d7 0x0 0x2f 0x14 0x4d7 0x1 0x2f 0x16 0x2f 0x13 0x2f 0x15>;
			compatible = "qcom,dp-display";
			dp_phy_gdsc-supply = <0x29e>;
			interrupt-parent = <0x4d4>;
			interrupts = <0xc 0x0>;
			phandle = <0x4d7>;
			qcom,altmode-dev = <0x3c7 0x0>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = [24 13];
			qcom,aux-cfg2-settings = [28 a4];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 b7];
			qcom,aux-cfg9-settings = [44 03];
			qcom,dp-aux-switch = <0x48a>;
			qcom,dsc-continuous-pps;
			qcom,dsc-feature-enable;
			qcom,ext-disp = <0x4d6>;
			qcom,fec-feature-enable;
			qcom,max-pclk-frequency-khz = <0xa4cb8>;
			qcom,mst-enable;
			qcom,phy-version = <0x600>;
			qcom,pll-revision = "4nm-v1.1";
			qcom,qos-cpu-latency-us = <0x12c>;
			qcom,qos-cpu-mask = <0xf>;
			qcom,widebus-enable;
			reg = <0xae90000 0xfc 0xae90200 0xc0 0xae90400 0x770 0xae91000 0x98 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0x88ea000 0x200 0x88e8000 0x20 0xaee1000 0x34 0xae91400 0x98 0xaf09000 0x14>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1", "gdsc";
			usb-controller = <0x492>;
			usb-phy = <0x29c>;
			vdd_mx-supply = <0x26>;
			vdda-0p9-supply = <0x29d>;
			vdda-1p2-supply = <0x2d>;
			vdda_usb-0p9-supply = <0x2c>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x7594>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x1c138>;
					qcom,supply-max-voltage = <0xdea80>;
					qcom,supply-min-voltage = <0xdea80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};

				qcom,phy-supply-entry@1 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x4edb8>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda_usb-0p9";
					reg = <0x1>;
				};
			};

			qcom,pll-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,pll-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0xffff>;
					qcom,supply-min-voltage = <0x180>;
					qcom,supply-name = "vdd_mx";
					reg = <0x0>;
				};
			};
		};

		qcom,gdsc@139004 {
			clocks = <0x37 0x0>;
			compatible = "qcom,gdsc";
			phandle = <0x299>;
			proxy-supply = <0x299>;
			qcom,gds-timeout = <0x5dc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0x139004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@150018 {
			clocks = <0x37 0x0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x26>;
			phandle = <0x29e>;
			qcom,gds-timeout = <0x5dc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0x150018 0x4>;
			regulator-name = "gcc_usb3_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@16b004 {
			clocks = <0x37 0x0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x23>;
			phandle = <0x2a9>;
			qcom,collapse-vote = <0x2bb 0x0>;
			qcom,gds-timeout = <0x5dc>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0x16b004 0x4>;
			regulator-name = "gcc_pcie_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@16c000 {
			clocks = <0x37 0x0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x26>;
			phandle = <0x2aa>;
			qcom,collapse-vote = <0x2bb 0x3>;
			qcom,gds-timeout = <0x5dc>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0x16c000 0x4>;
			regulator-name = "gcc_pcie_0_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@177004 {
			clocks = <0x37 0x0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x23>;
			phandle = <0x2bc>;
			proxy-supply = <0x2bc>;
			qcom,gds-timeout = <0x5dc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0x177004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@18d004 {
			clocks = <0x37 0x0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x23>;
			phandle = <0x2af>;
			qcom,collapse-vote = <0x2bb 0x1>;
			qcom,gds-timeout = <0x5dc>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0x18d004 0x4>;
			regulator-name = "gcc_pcie_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@18e000 {
			clocks = <0x37 0x0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x26>;
			phandle = <0x2b0>;
			qcom,collapse-vote = <0x2bb 0x4>;
			qcom,gds-timeout = <0x5dc>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0x18e000 0x4>;
			regulator-name = "gcc_pcie_1_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@19e000 {
			clocks = <0x37 0x0>;
			compatible = "qcom,gdsc";
			parent-supply = <0x26>;
			phandle = <0x4c6>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0x19e000 0x4>;
			regulator-name = "gcc_ufs_mem_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@3d9905c {
			compatible = "qcom,gdsc";
			domain-addr = <0x2be>;
			parent-supply = <0x2c2>;
			phandle = <0x4c7>;
			qcom,gds-timeout = <0x5dc>;
			qcom,reset-aon-logic;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0x3d9905c 0x4>;
			regulator-name = "gpu_cc_gx_gdsc";
			status = "ok";
			sw-reset = <0x2bf 0x2c0 0x2c1>;
		};

		qcom,gdsc@3d99108 {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0x2bd>;
			parent-supply = <0x23>;
			phandle = <0xd9>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x5dc>;
			qcom,no-status-check-on-disable;
			qcom,retain-regs;
			reg = <0x3d99108 0x4>;
			regulator-name = "gpu_cc_cx_gdsc";
			status = "ok";
		};

		qcom,gdsc@abf804c {
			clock-names = "ahb_clk";
			clocks = <0x37 0xa7>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x2c3>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0xabf804c 0x4>;
			regulator-name = "video_cc_mvs0c_gdsc";
			status = "ok";
		};

		qcom,gdsc@abf8078 {
			clock-names = "ahb_clk";
			clocks = <0x37 0xa7>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x2a0>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0xabf8078 0x4>;
			regulator-name = "video_cc_mvs1c_gdsc";
			status = "ok";
		};

		qcom,gdsc@abf80a4 {
			clock-names = "ahb_clk";
			clocks = <0x37 0xa7>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2c3>;
			phandle = <0x4c8>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xabf80a4 0x4>;
			regulator-name = "video_cc_mvs0_gdsc";
			status = "ok";
		};

		qcom,gdsc@abf80cc {
			clock-names = "ahb_clk";
			clocks = <0x37 0xa7>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2a0>;
			phandle = <0x2a1>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xabf80cc 0x4>;
			regulator-name = "video_cc_mvs1_gdsc";
			status = "ok";
		};

		qcom,gdsc@add5004 {
			compatible = "qcom,gdsc";
			phandle = <0x4bc>;
			qcom,retain-regs;
			reg = <0xadd5004 0x4>;
			regulator-name = "cam_cc_camss_top_gdsc";
			status = "disabled";
		};

		qcom,gdsc@adf0004 {
			clock-names = "ahb_clk";
			clocks = <0x37 0x6>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x4bd>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xadf0004 0x4>;
			regulator-name = "cam_cc_bps_gdsc";
			status = "ok";
		};

		qcom,gdsc@adf03b8 {
			clock-names = "ahb_clk";
			clocks = <0x37 0x6>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x4c1>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xadf03b8 0x4>;
			regulator-name = "cam_cc_ipe_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@adf052c {
			clock-names = "ahb_clk";
			clocks = <0x37 0x6>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x4c2>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0xadf052c 0x4>;
			regulator-name = "cam_cc_sbi_gdsc";
			status = "ok";
		};

		qcom,gdsc@adf1004 {
			clock-names = "ahb_clk";
			clocks = <0x37 0x6>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x4be>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0xadf1004 0x4>;
			regulator-name = "cam_cc_ife_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@adf2004 {
			clock-names = "ahb_clk";
			clocks = <0x37 0x6>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x4bf>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0xadf2004 0x4>;
			regulator-name = "cam_cc_ife_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@adf2294 {
			clock-names = "ahb_clk";
			clocks = <0x37 0x6>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x4c0>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0xadf2294 0x4>;
			regulator-name = "cam_cc_ife_2_gdsc";
			status = "ok";
		};

		qcom,gdsc@adf3280 {
			clock-names = "ahb_clk";
			clocks = <0x37 0x6>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x4c3>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0xadf3280 0x4>;
			regulator-name = "cam_cc_sfe_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@adf33e0 {
			clock-names = "ahb_clk";
			clocks = <0x37 0x6>;
			compatible = "qcom,gdsc";
			parent-supply = <0x2b8>;
			phandle = <0x4c4>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0xadf33e0 0x4>;
			regulator-name = "cam_cc_sfe_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@adf4058 {
			clock-names = "ahb_clk";
			clocks = <0x37 0x6>;
			compatible = "qcom,gdsc";
			interconnect-names = "mmnoc";
			interconnects = <0xdb 0xb 0xdb 0x232>;
			parent-supply = <0x2b8>;
			phandle = <0x2b9>;
			proxy-supply = <0x2b9>;
			qcom,gds-timeout = <0x5dc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			reg = <0xadf4058 0x4>;
			regulator-name = "cam_cc_titan_top_gdsc";
			status = "ok";
		};

		qcom,gdsc@af09000 {
			clock-names = "ahb_clk";
			clocks = <0x37 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x24>;
			phandle = <0x2ba>;
			proxy-supply = <0x2ba>;
			qcom,gds-timeout = <0x5dc>;
			qcom,proxy-consumer-enable;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xaf09000 0x4>;
			regulator-name = "disp_cc_mdss_core_gdsc";
			status = "ok";
		};

		qcom,gdsc@af0b000 {
			clock-names = "ahb_clk";
			clocks = <0x37 0xf>;
			compatible = "qcom,gdsc";
			parent-supply = <0x24>;
			phandle = <0x4c5>;
			qcom,gds-timeout = <0x5dc>;
			qcom,retain-regs;
			qcom,support-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xaf0b000 0x4>;
			regulator-name = "disp_cc_mdss_core_int2_gdsc";
			status = "ok";
		};

		qcom,gh-qtimer@17425000 {
			compatible = "qcom,gh-qtmr";
			interrupt-names = "qcom,qtmr-intr";
			interrupts = <0x0 0xa 0x4>;
			qcom,primary;
			reg = <0x17425000 0x1000>;
			reg-names = "qtmr-base";
		};

		qcom,glink {
			compatible = "qcom,glink";
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-qmc-cma {
				qcom,glinkpkt-ch-name = "QMC_CMA_LINE";
				qcom,glinkpkt-dev-name = "qmc_cma";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-qmc-dma {
				qcom,glinkpkt-ch-name = "QMC_DMA_LINE";
				qcom,glinkpkt-dev-name = "qmc_dma";
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-enable-ch-close;
			};

			qcom,glinkpkt-xpan_control {
				qcom,glinkpkt-ch-name = "bt_cp_ctrl";
				qcom,glinkpkt-dev-name = "bt_cp_ctrl";
				qcom,glinkpkt-edge = "adsp";
			};
		};

		qcom,gmu@3d69000 {
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk", "ahb_clk", "hub_clk";
			clocks = <0x4e 0x3 0x4e 0x5 0x37 0xd 0x37 0x20 0x4e 0x0 0x4e 0x12>;
			compatible = "qcom,gen7-gmu";
			interrupt-names = "hfi", "gmu";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			iommus = <0xdd 0x5 0x0>;
			mbox-names = "aop";
			mboxes = <0x60 0x0>;
			phandle = <0x4d1>;
			qcom,gmu-freq-table = <0xd1cef00 0x40 0x20c85580 0x80>;
			qcom,iommu-dma = "disabled";
			qcom,ipc-core = <0x400000 0x100000>;
			reg = <0x3d68000 0x37000 0xb280000 0x10000 0x3d40000 0x10000>;
			reg-names = "gmu", "gmu_pdc", "gmu_ao_blk_dec0";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x4c7>;
			vddcx-supply = <0xd9>;
		};

		qcom,gpi-dma@800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			dma-coherent;
			interrupts = <0x0 0x24c 0x4 0x0 0x24d 0x4 0x0 0x24e 0x4 0x0 0x24f 0x4 0x0 0x250 0x4 0x0 0x251 0x4 0x0 0x252 0x4 0x0 0x253 0x4 0x0 0x254 0x4 0x0 0x255 0x4 0x0 0x256 0x4 0x0 0x257 0x4>;
			iommus = <0x3e 0x436 0x0>;
			phandle = <0x233>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x3e>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			qcom,static-gpii-mask = <0x1>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			dma-coherent;
			interrupts = <0x0 0x117 0x4 0x0 0x118 0x4 0x0 0x119 0x4 0x0 0x11a 0x4 0x0 0x11b 0x4 0x0 0x11c 0x4 0x0 0x125 0x4 0x0 0x126 0x4 0x0 0x127 0x4 0x0 0x128 0x4 0x0 0x129 0x4 0x0 0x12a 0x4>;
			iommus = <0x3e 0xb6 0x0>;
			phandle = <0x1f0>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x1e>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,max-num-gpii = <0xc>;
			qcom,static-gpii-mask = <0x1>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpu-coresight-cx {
			compatible = "qcom,gpu-coresight-cx";
			coresight-atid = <0x34>;
			coresight-name = "coresight-gfx-cx";
			phandle = <0x4d2>;

			out-ports {

				port {

					endpoint {
						phandle = <0x4cc>;
						remote-endpoint = <0x4c9>;
					};
				};
			};
		};

		qcom,gpu-coresight-gx {
			compatible = "qcom,gpu-coresight-gx";
			coresight-atid = <0x35>;
			coresight-name = "coresight-gfx";
			phandle = <0x4d3>;

			out-ports {

				port {

					endpoint {
						phandle = <0x4cb>;
						remote-endpoint = <0x4ca>;
					};
				};
			};
		};

		qcom,guestvm_loader@80a00000 {
			compatible = "qcom,guestvm-loader";
			memory-region = <0x77>;
			qcom,firmware-name = "cpusys_vm";
			qcom,pas-id = <0x23>;
			qcom,vmid = <0x32>;
		};

		qcom,guestvm_loader@f3c00000 {
			compatible = "qcom,guestvm-loader";
			qcom,firmware-name = "trustedvm";
			qcom,isolate-cpus;
			qcom,pas-id = <0x1c>;
			qcom,reserved-cpus = <0x5 0x6>;
			qcom,unisolate-timeout-ms = <0x2ee0>;
			qcom,vmid = <0x2d>;
		};

		qcom,guestvm_loader@f8400000 {
			compatible = "qcom,guestvm-loader";
			memory-region = <0x78>;
			qcom,firmware-name = "oemvm";
			qcom,pas-id = <0x22>;
			qcom,vmid = <0x31>;
		};

		qcom,hw-fence {
			compatible = "qcom,msm-hw-fence";
			phandle = <0x4e9>;
			qcom,hw-fence-queue-entries = <0x320>;
			qcom,hw-fence-table-entries = <0x2000>;
			qcom,ipcc-reg = <0x400000 0x100000>;
			qcom,qtime-reg = <0xc221000 0x1000>;
			status = "ok";

			hw_fence@0 {
				compatible = "qcom,msm-hw-fence-db";
				gunyah-label = <0x6>;
				peer-name = <0x3>;
				qcom,master;
			};

			hw_fence@1 {
				compatible = "qcom,msm-hw-fence-mem";
				gunyah-label = <0x5>;
				peer-name = <0x3>;
				qcom,master;
				shared-buffer = <0x2d6>;
			};
		};

		qcom,icp {
			cam_hw_pid = <0xc>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "icp_ahb_clk", "icp_clk_src", "icp_clk", "camcc_debug_clk";
			clock-rates = <0x0 0x17d78400 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x2e 0x3e 0x2e 0x40 0x2e 0x3f 0x2e 0x8b>;
			compatible = "qcom,cam-icp_v2";
			fw_name = "CAMERA_ICP";
			gdsc-supply = <0x2b9>;
			icp-version = <0x200>;
			interrupt-names = "icp";
			interrupts = <0x0 0x1cf 0x1>;
			memory-region = <0x2d0>;
			nrt-device;
			phandle = <0x5a5>;
			qos-val = <0x808>;
			reg = <0xac01000 0x400 0xac01800 0x400 0xac04000 0x1000>;
			reg-cam-base = <0x1000 0x1800 0x4000>;
			reg-names = "icp_csr", "icp_cirq", "icp_wd0";
			regulator-names = "gdsc";
			src-clock-name = "icp_clk_src";
			status = "ok";
			ubwc-bps-fetch-cfg = <0x707b 0x7083>;
			ubwc-bps-write-cfg = <0x161ef 0x1620f>;
			ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
			ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
		};

		qcom,ife-lite0@acca000 {
			cam_hw_pid = <0x1b>;
			cell-index = <0x3>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-rates = <0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x2e 0x50 0x2e 0x54 0x2e 0x53 0x2e 0x52 0x2e 0x51 0x2e 0x16>;
			compatible = "qcom,vfe-lite780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "ife-lite0";
			interrupts = <0x0 0x25e 0x1>;
			phandle = <0x59f>;
			reg = <0xacca000 0x2800>;
			reg-cam-base = <0xca000>;
			reg-names = "ife-lite";
			regulator-names = "gdsc";
			rt-wrapper-base = <0xca000>;
			shared-clks = <0x0 0x0 0x0 0x1 0x0 0x0>;
			src-clock-name = "ife_lite_clk_src";
			status = "ok";
		};

		qcom,ife-lite1@acce000 {
			cam_hw_pid = <0x1c>;
			cell-index = <0x4>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_lite_ahb", "ife_lite_csid_clk", "ife_lite_cphy_rx_clk", "ife_lite_clk_src", "ife_lite_clk", "cam_cc_cpas_ife_lite_clk";
			clock-rates = <0x0 0x0 0x0 0x17d78400 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0>;
			clocks = <0x2e 0x50 0x2e 0x54 0x2e 0x53 0x2e 0x52 0x2e 0x51 0x2e 0x16>;
			compatible = "qcom,vfe-lite780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "ife-lite1";
			interrupts = <0x0 0x179 0x1>;
			phandle = <0x5a1>;
			reg = <0xacce000 0x2800>;
			reg-cam-base = <0xce000>;
			reg-names = "ife-lite";
			regulator-names = "gdsc";
			rt-wrapper-base = <0xca000>;
			shared-clks = <0x0 0x0 0x0 0x1 0x0 0x0>;
			src-clock-name = "ife_lite_clk_src";
			status = "ok";
		};

		qcom,ife0@ac62000 {
			cam_hw_pid = <0x10 0x14 0x18 0x8>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_0_fast_ahb", "ife_0_clk_src", "ife_0_clk", "cam_cc_cpas_ife_0_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x1bc69880 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clock-rates-option = <0x2367b880>;
			clocks = <0x2e 0x45 0x2e 0x42 0x2e 0x41 0x2e 0x13>;
			clocks-option = <0x2e 0x43>;
			compatible = "qcom,vfe780";
			gdsc-supply = <0x2b9>;
			ife0-supply = <0x4be>;
			interrupt-names = "ife0";
			interrupts = <0x0 0x25a 0x1>;
			phandle = <0x599>;
			reg = <0xac62000 0xf000 0xac19000 0xa080>;
			reg-cam-base = <0x62000 0x19000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "gdsc", "ife0";
			rt-wrapper-base = <0x62000>;
			src-clock-name = "ife_0_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ife1@ac71000 {
			cam_hw_pid = <0x11 0x15 0x19 0x9>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_1_fast_ahb", "ife_1_clk_src", "ife_1_clk", "cam_cc_cpas_ife_1_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x1bc69880 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clock-rates-option = <0x2367b880>;
			clocks = <0x2e 0x4a 0x2e 0x47 0x2e 0x46 0x2e 0x14>;
			clocks-option = <0x2e 0x48>;
			compatible = "qcom,vfe780";
			gdsc-supply = <0x2b9>;
			ife1-supply = <0x4bf>;
			interrupt-names = "ife1";
			interrupts = <0x0 0x25c 0x1>;
			phandle = <0x59b>;
			reg = <0xac71000 0xf000 0xac19000 0xa080>;
			reg-cam-base = <0x71000 0x19000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "gdsc", "ife1";
			rt-wrapper-base = <0x62000>;
			src-clock-name = "ife_1_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ife2@ac80000 {
			cam_hw_pid = <0x12 0x16 0x1a 0xa>;
			cell-index = <0x2>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ife_2_fast_ahb", "ife_2_clk_src", "ife_2_clk", "cam_cc_cpas_ife_2_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x1bc69880 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clock-rates-option = <0x2367b880>;
			clocks = <0x2e 0x4f 0x2e 0x4c 0x2e 0x4b 0x2e 0x15>;
			clocks-option = <0x2e 0x4d>;
			compatible = "qcom,vfe780";
			gdsc-supply = <0x2b9>;
			ife2-supply = <0x4c0>;
			interrupt-names = "ife2";
			interrupts = <0x0 0x2b0 0x1>;
			phandle = <0x59d>;
			reg = <0xac80000 0xf000 0xac19000 0xa080>;
			reg-cam-base = <0x80000 0x19000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "gdsc", "ife2";
			rt-wrapper-base = <0x62000>;
			src-clock-name = "ife_2_clk_src";
			status = "ok";
			ubwc-static-cfg = <0x1026 0x1036>;
		};

		qcom,ipa@3e00000 {
			clock-names = "core_clk";
			clocks = <0x38 0xc>;
			compatible = "qcom,ipa";
			firmware-names = "ipa_fws";
			interconnect-names = "ipa_to_llcc", "llcc_to_ebi1", "appss_to_ipa";
			interconnects = <0x3c 0x28 0x52 0x22e 0x3d 0x3 0x3d 0x200 0x52 0x2 0x53 0x212>;
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x28e 0x4 0x0 0x1b0 0x4>;
			memory-regions = <0x2ce>;
			pas-ids = <0xf>;
			phandle = <0x501>;
			qcom,arm-smmu;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,entire-ipa-block-size = <0x200000>;
			qcom,interconnect,num-cases = <0x5>;
			qcom,interconnect,num-paths = <0x3>;
			qcom,ipa-cfg-offset = <0x140000>;
			qcom,ipa-endp-delay-wa-v2;
			qcom,ipa-gpi-event-rp-ddr;
			qcom,ipa-holb-monitor-max-cnt-11ad = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-usb = <0xa>;
			qcom,ipa-holb-monitor-max-cnt-wlan = <0xa>;
			qcom,ipa-holb-monitor-poll-period = <0x5>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x18>;
			qcom,ipa-uc-holb-monitor;
			qcom,ipa-wdi3-over-gsi;
			qcom,lan-rx-napi;
			qcom,max_num_smmu_cb = <0x4>;
			qcom,mhi-event-ring-id-limits = <0x9 0xb>;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,no-vote = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,nominal = <0x249f00 0x0 0x249f00 0x53ec60 0x0 0x61a80>;
			qcom,non-tn-collection-on-crash;
			qcom,platform-type = <0x1>;
			qcom,register-collection-on-crash;
			qcom,rmnet-ctl-enable;
			qcom,rmnet-ll-enable;
			qcom,scaling-exceptions;
			qcom,smmu-fast-map;
			qcom,svs = <0x124f80 0x0 0x124f80 0x2ab980 0x0 0x249f0>;
			qcom,svs2 = <0x0 0x0 0x0 0x13d620 0x0 0x12c00>;
			qcom,testbus-collection-on-crash;
			qcom,throughput-threshold = <0x7d0 0xfa0 0x1f40>;
			qcom,turbo = <0x36ee80 0x0 0x36ee80 0x53ec60 0x0 0x61a80>;
			qcom,tx-napi;
			qcom,tx-poll;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			qcom,ulso-ip-id-max-linux-val = <0xffff>;
			qcom,ulso-ip-id-max-windows-val = <0x7fff>;
			qcom,ulso-ip-id-min-linux-val = <0x0>;
			qcom,ulso-ip-id-min-windows-val = <0x0>;
			qcom,ulso-supported;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-tethering-bridge;
			qcom,wan-use-skb-page;
			reg = <0x3e00000 0x84000 0x3e04000 0xfc000>;
			reg-names = "ipa-base", "gsi-base";

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				dma-coherent;
				iommus = <0x3e 0x4a4 0x0>;
				phandle = <0x505>;
				qcom,iommu-group;
				qcom,shared-cb;
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				dma-coherent;
				iommus = <0x3e 0x4a0 0x0>;
				phandle = <0x502>;
				qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
				qcom,iommu-dma = "fastmap";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,ipa-q6-smem-size = <0xb000>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				dma-coherent;
				iommus = <0x3e 0x4a2 0x0>;
				phandle = <0x504>;
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				dma-coherent;
				iommus = <0x3e 0x4a1 0x0>;
				phandle = <0x503>;
				qcom,iommu-dma = "atomic";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0x3b0 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0x3af 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
			status = "disabled";
		};

		qcom,ipcc@408000 {
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			compatible = "qcom,ipcc";
			interrupt-controller;
			interrupts = <0x0 0xe5 0x4>;
			phandle = <0x40>;
			reg = <0x408000 0x1000>;
		};

		qcom,ipe0@ac42000 {
			cam_hw_pid = <0xe 0x1f 0xf>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "ipe_nps_ahb_clk", "ipe_nps_fast_ahb_clk", "ipe_pps_fast_ahb_clk", "ipe_nps_clk_src", "ipe_nps_clk", "ipe_pps_clk", "cam_cc_cpas_ipe_nps_clk";
			clock-rates = <0x0 0x0 0x0 0x1b1ebfc0 0x0 0x0 0x0 0x0 0x0 0x0 0x2245cdc0 0x0 0x0 0x0 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x0 0x0 0x0 0x312c8040 0x0 0x0 0x0 0x0 0x0 0x0 0x312c8040 0x0 0x0 0x0>;
			clocks = <0x2e 0x56 0x2e 0x59 0x2e 0x5b 0x2e 0x58 0x2e 0x57 0x2e 0x5a 0x2e 0x17>;
			compatible = "qcom,cam-ipe680";
			ipe0-vdd-supply = <0x4c1>;
			nrt-device;
			phandle = <0x5a6>;
			reg = <0xac42000 0x18000>;
			reg-cam-base = <0x42000>;
			reg-names = "ipe0_top";
			regulator-names = "ipe0-vdd";
			src-clock-name = "ipe_nps_clk_src";
			status = "ok";
		};

		qcom,jpegdma0@ac2b000 {
			cam_hw_pid = <0x10 0x12>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_wr_mid = <0x1>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegdma_clk_src", "jpegdma_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x2e 0x5e 0x2e 0x5d>;
			compatible = "qcom,cam_jpeg_dma_780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "jpeg_dma0";
			interrupts = <0x0 0x1db 0x1>;
			nrt-device;
			phandle = <0x5a9>;
			reg = <0xac2b000 0x1000 0xac19000 0xa080>;
			reg-cam-base = <0x2b000 0x19000>;
			reg-names = "jpegdma_hw", "cam_camnoc";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "jpegdma_clk_src";
			status = "ok";
		};

		qcom,jpegenc0@ac2a000 {
			cam_hw_pid = <0x11 0x13>;
			cam_hw_rd_mid = <0x0>;
			cam_hw_wr_mid = <0x1>;
			cell-index = <0x0>;
			clock-cntl-level = "nominal";
			clock-names = "jpegenc_clk_src", "jpegenc_clk";
			clock-rates = <0x23c34600 0x0>;
			clocks = <0x2e 0x5e 0x2e 0x5d>;
			compatible = "qcom,cam_jpeg_enc_780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "jpeg_enc0";
			interrupts = <0x0 0x174 0x1>;
			nrt-device;
			phandle = <0x5a8>;
			reg = <0xac2a000 0x1000 0xac19000 0xa080>;
			reg-cam-base = <0x2a000 0x19000>;
			reg-names = "jpegenc_hw", "cam_camnoc";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "jpegenc_clk_src";
			status = "ok";
		};

		qcom,kgsl-3d0@3d00000 {
			#cooling-cells = <0x2>;
			clock-names = "gcc_gpu_memnoc_gfx", "gcc_gpu_snoc_dvm_gfx", "gpu_cc_ahb", "apb_pclk";
			clocks = <0x37 0x20 0x37 0x21 0x4e 0x0 0x5c 0x0>;
			compatible = "qcom,adreno-gpu-gen7-2-0", "qcom,kgsl-3d0";
			interconnect-names = "gpu_icc_path";
			interconnects = <0x52 0x10 0x3d 0x200>;
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0x12c 0x4>;
			phandle = <0xcd>;
			qcom,bus-table-cnoc = <0x0 0x64>;
			qcom,bus-table-ddr = <0x0 0x209a8e 0x2dc6c0 0x5caf6a 0x65ce03 0x7cb163 0xa3140c 0xbdf5c2 0xdbb3e5 0xfbc520>;
			qcom,chipid = <0x43050a00>;
			qcom,gpu-model = "Adreno740";
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,min-access-length = <0x20>;
			qcom,no-nap;
			qcom,tzone-names = "gpuss-0", "gpuss-1", "gpuss-2", "gpuss-3", "gpuss-4", "gpuss-5", "gpuss-6", "gpuss-7";
			qcom,ubwc-mode = <0x4>;
			reg = <0x3d00000 0x40000 0x3d61000 0x800 0x3d50000 0x10000 0x3d8b000 0x2000 0x3d9e000 0x1000 0x10900000 0x80000 0x10048000 0x8000 0x10b05000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc", "isense_cntl", "cx_misc", "qdss_gfx", "qdss_etr", "qdss_tmc";
			status = "ok";

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-reserved = <0x800>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-reserved = <0x400>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x20000>;
					qcom,mempool-reserved = <0x80>;
					reg = <0x3>;
				};

				qcom,gpu-mempool@4 {
					qcom,mempool-page-size = <0x40000>;
					qcom,mempool-reserved = <0x50>;
					reg = <0x4>;
				};

				qcom,gpu-mempool@5 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x5>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-min-pwrlevel = <0x9>;
					qcom,initial-pwrlevel = <0x9>;
					qcom,sku-codes = <0x3 0x6 0x300f1 0x300f3 0x500f1 0x500f3 0x700f1 0x700f2 0x700fe 0x700ff>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x9>;
						qcom,gpu-freq = <0x2c770e80>;
						qcom,level = <0x100>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0x882b5ffd>;
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x2adb11c0>;
						qcom,level = <0xe0>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@10 {
						qcom,bus-freq = <0x1>;
						qcom,bus-max = <0x1>;
						qcom,bus-min = <0x1>;
						qcom,gpu-freq = "\apL";
						qcom,level = <0x38>;
						reg = <0xa>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0x882c5ffd>;
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x2887fa00>;
						qcom,level = <0xc0>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,acd-level = <0x882c5ffd>;
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x24a827c0>;
						qcom,level = <0xc0>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0xa82d5ffd>;
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,level = <0x80>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,acd-level = <0xa82d5ffd>;
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1c4fecc0>;
						qcom,level = <0x80>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,acd-level = <0x882e5ffd>;
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x2>;
						qcom,gpu-freq = <0x17e6c640>;
						qcom,level = <0x40>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x2>;
						qcom,gpu-freq = <0x14be0f00>;
						qcom,level = <0x40>;
						reg = <0x7>;
					};

					qcom,gpu-pwrlevel@8 {
						qcom,acd-level = <0xc02c5ffd>;
						qcom,bus-freq = <0x1>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,gpu-freq = <0x119557c0>;
						qcom,level = <0x38>;
						reg = <0x8>;
					};

					qcom,gpu-pwrlevel@9 {
						qcom,bus-freq = <0x1>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,gpu-freq = <0xd1cef00>;
						qcom,level = <0x38>;
						reg = <0x9>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,initial-min-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,sku-codes = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,acd-level = <0xa82d5ffd>;
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x6>;
						qcom,gpu-freq = <0x20c85580>;
						qcom,level = <0x80>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,acd-level = <0xa82d5ffd>;
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x3>;
						qcom,gpu-freq = <0x1c4fecc0>;
						qcom,level = <0x80>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,acd-level = <0x882e5ffd>;
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x2>;
						qcom,gpu-freq = <0x17e6c640>;
						qcom,level = <0x40>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x4>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x2>;
						qcom,gpu-freq = <0x14be0f00>;
						qcom,level = <0x40>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,acd-level = <0xc02c5ffd>;
						qcom,bus-freq = <0x1>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,gpu-freq = <0x119557c0>;
						qcom,level = <0x38>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x1>;
						qcom,bus-max = <0x3>;
						qcom,bus-min = <0x1>;
						qcom,gpu-freq = <0xd1cef00>;
						qcom,level = <0x38>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x1>;
						qcom,bus-max = <0x1>;
						qcom,bus-min = <0x1>;
						qcom,gpu-freq = "\apL";
						qcom,level = <0x38>;
						reg = <0x6>;
					};
				};
			};

			zap-shader {
				memory-region = <0x2cf>;
			};
		};

		qcom,kgsl-iommu@3da0000 {
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x4cd>;
			reg = <0x3da0000 0x40000>;
			vddcx-supply = <0xd9>;

			gfx3d_lpac {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xdd 0x1 0x0>;
				phandle = <0x4cf>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xdd 0x2 0x0>;
				phandle = <0x4d0>;
				qcom,iommu-dma = "disabled";
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xdd 0x0 0x0>;
				phandle = <0x4ce>;
				qcom,iommu-dma = "disabled";
			};
		};

		qcom,limits-dcvs {
			compatible = "qcom,msm-hw-limits";
			isens-vref-0p8-settings = <0xd6d80 0xd6d80 0x7530>;
			isens-vref-1p8-settings = <0x124f80 0x124f80 0x1f40>;
			isens_vref_0p8-supply = <0x2b6>;
			isens_vref_1p8-supply = <0x2b7>;
		};

		qcom,llcc-l3-vote {
			phandle = <0x8d>;
			qcom,secondary-map = <0x493e0 0x493e0 0x71c50 0x79e00 0x927c0 0x96000 0xc4c70 0xb2200 0xe3c88 0xce400 0x104410 0xe5b00>;
			qcom,target-dev = <0x89>;
		};

		qcom,logbuf-vendor-hooks {
			compatible = "qcom,logbuf-vendor-hooks";
			phandle = <0x339>;
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x2f 0x4 0x2f 0x5 0x2f 0x7 0x2f 0x42 0x2f 0x43 0x2f 0x38 0x38 0x0>;
			compatible = "qcom,dsi-ctrl-hw-v2.7";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x4d4>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x4d8>;
			reg = <0xae94000 0x1000 0xaf0f000 0x4 0xae36000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0x2d>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x41a0>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl1@ae96000 {
			cell-index = <0x1>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk", "xo";
			clocks = <0x2f 0x8 0x2f 0x9 0x2f 0xb 0x2f 0x44 0x2f 0x45 0x2f 0x3a 0x38 0x0>;
			compatible = "qcom,dsi-ctrl-hw-v2.7";
			frame-threshold-time-us = <0x320>;
			interrupt-parent = <0x4d4>;
			interrupts = <0x5 0x0>;
			label = "dsi-ctrl-1";
			phandle = <0x4d9>;
			reg = <0xae96000 0x1000 0xaf0f000 0x4 0xae37000 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			vdda-1p2-supply = <0x2d>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x41a0>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae95500 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v5.2";
			label = "dsi-phy-0";
			phandle = <0x4da>;
			pll-label = "dsi_pll_4nm";
			pll_codes_region = <0x4d5>;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,panel-allow-phy-poweroff;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae95000 0xa00 0xae95500 0x400 0xae94200 0xa0>;
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x2c>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x18060>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy1@ae97500 {
			#clock-cells = <0x1>;
			cell-index = <0x1>;
			compatible = "qcom,dsi-phy-v5.2";
			label = "dsi-phy-1";
			phandle = <0x4db>;
			pll-label = "dsi_pll_4nm";
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			qcom,panel-allow-phy-poweroff;
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae97000 0xa00 0xae97500 0x400 0xae96200 0xa0>;
			reg-names = "dsi_phy", "pll_base", "dyn_refresh_base";
			vdda-0p9-supply = <0x2c>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x18060>;
					qcom,supply-max-voltage = <0xd6d80>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			#cooling-cells = <0x2>;
			#interrupt-cells = <0x1>;
			clock-max-rate = <0x0 0x0 0x0 0x1ea30480 0x1ea30480 0x124f800 0x1ea30480>;
			clock-mmrm = <0x0 0x0 0x0 0x0 0x3e 0x0 0x0>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "branch_clk", "core_clk", "vsync_clk", "lut_clk";
			clock-rate = <0x0 0x0 0x0 0x1ea30480 0x1ea30480 0x124f800 0x1ea30480>;
			clocks = <0x37 0xf 0x37 0x10 0x2f 0x2 0x2f 0x3d 0x2f 0x3e 0x2f 0x49 0x2f 0x40>;
			compatible = "qcom,sde-kms";
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-ebi-bus", "qcom,sde-reg-bus";
			interconnects = <0xdb 0x14 0x52 0x22e 0x3d 0x3 0x3d 0x200 0x52 0x2 0x53 0x20e>;
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			mmcx-supply = <0x24>;
			phandle = <0x4d4>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x220>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-creq-lut = <0x112233 0x44556666 0x112233 0x66666666 0x112233 0x44556666 0x112233 0x66666666 0x0 0x0 0x0 0x0 0x77776666 0x66666540 0x77776666 0x66666540 0x77776541 0x0 0x77776541 0x0 0x112233 0x44556666 0x112233 0x66666666 0x112233 0x44556666 0x112233 0x66666666 0x0 0x0 0x0 0x0>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary", "none", "none", "none", "none", "none";
			qcom,sde-ctl-off = <0x16000 0x17000 0x18000 0x19000 0x1a000 0x1b000>;
			qcom,sde-ctl-size = <0x290>;
			qcom,sde-cwb-dither = <0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1>;
			qcom,sde-danger-lut = <0xffff 0xffff 0xffff 0xffff 0x0 0x0 0x0 0x0 0x0 0x0 0xffff 0xffff 0xffff 0xffff 0x0 0x0>;
			qcom,sde-dest-scaler-off = <0x0 0x1000 0x2000 0x3000>;
			qcom,sde-dest-scaler-size = <0x800>;
			qcom,sde-dest-scaler-top-off = <0x61000>;
			qcom,sde-dest-scaler-top-size = <0x1c>;
			qcom,sde-dither-off = <0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0 0xe0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x20000>;
			qcom,sde-dnsc-blur-dither-off = <0x5e0>;
			qcom,sde-dnsc-blur-dither-size = <0x20>;
			qcom,sde-dnsc-blur-gaus-lut-off = <0x100>;
			qcom,sde-dnsc-blur-gaus-lut-size = <0x400>;
			qcom,sde-dnsc-blur-off = <0x7d000>;
			qcom,sde-dnsc-blur-size = <0x40>;
			qcom,sde-dnsc-blur-version = <0x100>;
			qcom,sde-dram-channels = <0x4>;
			qcom,sde-dsc-ctl = <0xf00 0xf80 0xf00 0xf80>;
			qcom,sde-dsc-ctl-size = <0x24>;
			qcom,sde-dsc-enc = <0x100 0x200 0x100 0x200>;
			qcom,sde-dsc-enc-size = <0x9c>;
			qcom,sde-dsc-hw-rev = "dsc_1_2";
			qcom,sde-dsc-linewidth = <0xa00>;
			qcom,sde-dsc-native422-supp = <0x0 0x0 0x1 0x1>;
			qcom,sde-dsc-off = <0x81000 0x81000 0x82000 0x82000>;
			qcom,sde-dsc-pair-mask = <0x2 0x1 0x4 0x3>;
			qcom,sde-dsc-size = <0x4>;
			qcom,sde-dspp-demura-off = <0x15600 0x14600>;
			qcom,sde-dspp-demura-size = <0xe4>;
			qcom,sde-dspp-demura-version = <0x10000>;
			qcom,sde-dspp-ltm-off = <0x15300 0x14300 0x13300 0x12300>;
			qcom,sde-dspp-ltm-version = <0x10002>;
			qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-dspp-rc-min-region-width = <0x14>;
			qcom,sde-dspp-rc-off = <0x15800 0x14800 0x13800 0x12800>;
			qcom,sde-dspp-rc-size = <0x38>;
			qcom,sde-dspp-rc-version = <0x10001>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-spr-off = <0x15400 0x14400>;
			qcom,sde-dspp-spr-size = <0x100>;
			qcom,sde-dspp-spr-version = <0x10000>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dest-scaler;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-src-split;
			qcom,sde-highest-bank-bit = <0x8 0x3 0x7 0x2>;
			qcom,sde-ib-bw-vote = <0x2625a0 0x0 0xc3500>;
			qcom,sde-intf-off = <0x35000 0x36000 0x37000 0x38000>;
			qcom,sde-intf-size = <0x300>;
			qcom,sde-intf-tear-irq-off = <0x0 0x36800 0x37800 0x0>;
			qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";
			qcom,sde-ipcc-client-dpu-phys-id = <0x19>;
			qcom,sde-ipcc-protocol-id = <0x2>;
			qcom,sde-len = <0x488>;
			qcom,sde-lm-noise-off = <0x320>;
			qcom,sde-lm-noise-version = <0x10000>;
			qcom,sde-macrotile-mode = <0x1>;
			qcom,sde-max-bw-high-kbps = <0x17d7840>;
			qcom,sde-max-bw-low-kbps = <0x107fa20>;
			qcom,sde-max-dest-scaler-input-linewidth = <0x800>;
			qcom,sde-max-dest-scaler-output-linewidth = <0xa00>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880 0x4f5880>;
			qcom,sde-max-per-pipe-bw-kbps = <0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20 0x44aa20>;
			qcom,sde-max-trusted-vm-displays = <0x1>;
			qcom,sde-merge-3d-off = <0x4f000 0x50000 0x51000 0x67700>;
			qcom,sde-merge-3d-size = <0x8>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0xb>;
			qcom,sde-mixer-dcwb-pref = "none", "none", "none", "none", "none", "none", "dcwb", "dcwb";
			qcom,sde-mixer-display-pref = "primary", "primary", "none", "none", "none", "none", "none", "none";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-mixer-off = <0x45000 0x46000 0x47000 0x48000 0x49000 0x4a000 0xf0f 0xf0f>;
			qcom,sde-mixer-pair-mask = <0x2 0x1 0x4 0x3 0x6 0x5 0x8 0x7>;
			qcom,sde-mixer-size = <0x400>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-pp-cwb = <0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x1>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2 0x3 0x3>;
			qcom,sde-pp-off = <0x6a000 0x6b000 0x6c000 0x6d000 0x6e000 0x6f000 0x67000 0x67400>;
			qcom,sde-pp-size = <0x4>;
			qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-mask-performance = <0x7>;
			qcom,sde-qseed-scalar-version = <0x3002>;
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0xdea8 0x0 0x900b0 0x0 0x122870>;
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-id = <0x0 0x1>;
			qcom,sde-reg-dma-off = <0x0 0x400>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x20000>;
			qcom,sde-reg-dma-xin-id = <0x7>;
			qcom,sde-safe-lut = <0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff 0x1 0x1 0x3ff 0x3ff 0xff00 0xfff0 0xff00 0xfff0 0xffff 0xffff>;
			qcom,sde-secure-sid-mask = <0x2801 0x2c01>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-sspp-clk-ctrl = <0x4330 0x0 0x6330 0x0 0x8330 0x0 0xa330 0x0 0x24330 0x0 0x26330 0x0 0x28330 0x0 0x2a330 0x0 0x2c330 0x0 0x2e330 0x0>;
			qcom,sde-sspp-clk-status = <0x4334 0x0 0x6334 0x0 0x8334 0x0 0xa334 0x0 0x24334 0x0 0x26334 0x0 0x28334 0x0 0x2a334 0x0 0x2c334 0x0 0x2e334 0x0>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-linewidth = <0x1400>;
			qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000 0x25000 0x27000 0x29000 0x2b000 0x2d000 0x2f000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x7 0x8 0x9 0xa 0x1 0x2 0x3 0x4 0x5 0x6>;
			qcom,sde-sspp-src-size = <0x344>;
			qcom,sde-sspp-type = "vig", "vig", "vig", "vig", "dma", "dma", "dma", "dma", "dma", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x4 0x8 0xc 0x1 0x5 0x9 0xd 0xe 0xf>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-static = <0x1>;
			qcom,sde-ubwc-swizzle = <0x6>;
			qcom,sde-ubwc-version = <0x40030001>;
			qcom,sde-uidle-off = <0x80000>;
			qcom,sde-uidle-size = <0x80>;
			qcom,sde-vbif-default-ot-rd-limit = <0x28>;
			qcom,sde-vbif-default-ot-wr-limit = <0x20>;
			qcom,sde-vbif-dynamic-ot-wr-limit = <0x3b53800 0x2 0x76a7000 0x6 0x1da9c000 0x10>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-cnoc-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x5 0x5 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-cwb-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6 0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-qos-lutdma-remap = <0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x6 0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-offline-wb-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6 0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x1074>;
			qcom,sde-vm-exclude-reg-names = "ipcc_reg";
			qcom,sde-wb-id = <0x1 0x2>;
			qcom,sde-wb-linewidth = <0x1000>;
			qcom,sde-wb-linewidth-linear = <0x1400>;
			qcom,sde-wb-off = <0x65000 0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0xa 0x6>;
			reg = <0xae00000 0x84000 0xaeb0000 0x2008 0xaeac000 0x800 0x400000 0x1000>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "ipcc_reg";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "mmcx";
					reg = <0x0>;
				};
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40003>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x1260 0x40000>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x20000>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					cell-index = <0x0>;
					qcom,sde-dma-csc-off = <0x800>;
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-dma-igc = <0xa00 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-dma-top-off = <0x800>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
				};

				dgm@1 {
					cell-index = <0x1>;
					qcom,sde-dma-csc-off = <0x1800>;
					qcom,sde-dma-gc = <0xc00 0x50000>;
					qcom,sde-dma-igc = <0x1a00 0x50000>;
					qcom,sde-dma-inverse-pma;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
				};
			};

			qcom,sde-sspp-vig-blocks {

				vcm@0 {
					cell-index = <0x0>;
					qcom,sde-fp16-csc = <0x200 0x10000>;
					qcom,sde-fp16-gc = <0x200 0x10000>;
					qcom,sde-fp16-igc = <0x200 0x10000>;
					qcom,sde-fp16-unmult = <0x200 0x10000>;
					qcom,sde-vig-csc-off = <0x1a00>;
					qcom,sde-vig-gamut = <0x1d00 0x60001>;
					qcom,sde-vig-igc = <0x1d00 0x60000>;
					qcom,sde-vig-inverse-pma;
					qcom,sde-vig-qseed-off = <0xa00>;
					qcom,sde-vig-qseed-size = <0xe0>;
					qcom,sde-vig-top-off = <0xa00>;
				};

				vcm@1 {
					cell-index = <0x1>;
					qcom,sde-fp16-csc = <0x280 0x10000>;
					qcom,sde-fp16-gc = <0x280 0x10000>;
					qcom,sde-fp16-igc = <0x280 0x10000>;
					qcom,sde-fp16-unmult = <0x280 0x10000>;
				};
			};
		};

		qcom,mem-buf {
			compatible = "qcom,mem-buf";
			qcom,mem-buf-capabilities = "supplier";
			qcom,vmid = <0x3>;
		};

		qcom,mem-buf-msgq {
			compatible = "qcom,mem-buf-msgq";
		};

		qcom,memlat {
			compatible = "qcom,memlat";
			phandle = <0x3bc>;

			ddr {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x1000>;
				qcom,sampling-path = <0x86>;
				qcom,target-dev = <0x85>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0xd7a00 0x858b8 0x10fe00 0xbb800 0x148200 0x17ba38 0x1cb600 0x1febe0 0x25cb00 0x30a138 0x294f00 0x407400>;
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x858b8 0x294f00 0x17ba38>;
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0xd7a00 0x858b8 0x10fe00 0xbb800 0x148200 0x17ba38 0x1cb600 0x1febe0 0x25cb00 0x30a138 0x294f00 0x407400>;
					qcom,cpulist = <0x1e>;
					qcom,sampling-enabled;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x25cb00 0x858b8 0x294f00 0x407400>;
					qcom,cpulist = <0x1e>;
					qcom,sampling-enabled;
				};

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x10fe00 0x858b8 0x172500 0xbb800 0x1bd500 0x17ba38>;
					qcom,cpulist = <0x17 0x18 0x19>;
					qcom,sampling-enabled;
				};
			};

			ddrqos {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x1000>;
				qcom,sampling-path = <0x8c>;
				qcom,target-dev = <0x8b>;

				gold {
					compatible = "qcom,memlat-mon";
					phandle = <0x3bd>;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x0 0x294f00 0x1>;
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					phandle = <0x3be>;
					qcom,cpufreq-memfreq-tbl = <0x156300 0x0 0x294f00 0x1>;
					qcom,cpulist = <0x1e>;
					qcom,sampling-enabled;
				};

				prime-latfloor {
					compatible = "qcom,memlat-mon";
					phandle = <0x3bf>;
					qcom,cpufreq-memfreq-tbl = <0x1e7800 0x0 0x294f00 0x1>;
					qcom,cpulist = <0x1e>;
					qcom,sampling-enabled;
				};
			};

			l3 {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x17>;
				qcom,sampling-path = <0x8a>;
				qcom,target-dev = <0x89>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x4b000 0x4b000 0x83400 0x96000 0xd7a00 0xad700 0x115580 0xdc500 0x148200 0xf3c00 0x17bb00 0x12c000 0x1e7800 0x15ae00 0x23be00 0x177000 0x294f00 0x193200>;
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d>;
					qcom,sampling-enabled;
				};

				prime {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x4b000 0x4b000 0x83400 0x96000 0xd7a00 0xad700 0x115580 0xdc500 0x148200 0xf3c00 0x17bb00 0x12c000 0x1e7800 0x15ae00 0x23be00 0x177000 0x294f00 0x193200>;
					qcom,cpulist = <0x1e>;
					qcom,sampling-enabled;
				};

				prime-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x1e7800 0x4b000 0x294f00 0x193200>;
					qcom,cpulist = <0x1e>;
					qcom,sampling-enabled;
				};

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x4b000 0x4b000 0x62700 0x62700 0x96000 0x96000 0xb2138 0xad700 0xc9900 0xc4e00 0xe1000 0xdc500 0x10fe00 0xf3c00 0x12c000 0x10fe00 0x143700 0x12c000 0x172500 0x15ae00 0x18e700 0x177000 0x1bd500 0x193200>;
					qcom,cpulist = <0x17 0x18 0x19>;
					qcom,sampling-enabled;
				};
			};

			llcc {
				compatible = "qcom,memlat-grp";
				qcom,miss-ev = <0x37>;
				qcom,sampling-path = <0x88>;
				qcom,target-dev = <0x87>;

				gold {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x9f600 0x493e0 0x10fe00 0x71c50 0x148200 0x927c0 0x1cb600 0xc4c70 0x25cb00 0xe3c88 0x294f00 0x104410>;
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e>;
					qcom,sampling-enabled;
				};

				gold-compute {
					compatible = "qcom,memlat-mon";
					qcom,compute-mon;
					qcom,cpufreq-memfreq-tbl = <0x1cb600 0x493e0 0x294f00 0x927c0>;
					qcom,cpulist = <0x1a 0x1b 0x1c 0x1d 0x1e>;
					qcom,sampling-enabled;
				};

				silver {
					compatible = "qcom,memlat-mon";
					qcom,cpufreq-memfreq-tbl = <0x96000 0x493e0 0x172500 0x71c50 0x1bd500 0x927c0>;
					qcom,cpulist = <0x17 0x18 0x19>;
					qcom,sampling-enabled;
				};
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};

			qcom,client_4 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				memory-region = <0x44>;
				qcom,allocate-on-request;
				qcom,client-id = <0x5>;
				qcom,peripheral-size = <0x1000000>;
				qcom,shared;
			};

			qcom,client_5 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-on-request;
				qcom,client-id = <0x6>;
				qcom,peripheral-size = <0x400000>;
				qcom,shared;
			};
		};

		qcom,mmrm {
			compatible = "qcom,msm-mmrm", "qcom,kalama-mmrm";
			mm-rail-corners = "lowsvs", "svs", "svsl1", "nom", "turbo";
			mm-rail-fact-volt = <0x926c 0xa0c5 0xaf1b 0xba5e 0xcccd>;
			mmrm-client-info = <0x1 0x42 0x1dc18c0 0x3a3d7 0x1 0x1 0x47 0x1dc1893 0x3a3d7 0x1 0x1 0x4c 0x1dc1893 0x3a3d7 0x1 0x1 0x30 0x1c5aad 0x0 0x3 0x1 0x8f 0xe90f5c 0x3ee14 0x1 0x1 0x92 0xe90f5c 0x3ee14 0x1 0x1 0x58 0x54b5c29 0xf0f5c 0x1 0x1 0x2 0x1cb3d71 0x14a3d 0x1 0x1 0x52 0x1649ab 0x4e56 0x2 0x1 0x5e 0xa199a 0x47ae 0x4 0x1 0x5 0x2cb852 0x5ee14 0x1 0x1 0x55 0x370a4 0x0 0x2 0x1 0x40 0x420c5 0x0 0x1 0x1 0x1b 0x4ccd 0x0 0xa 0x1 0x20 0x1604 0x0 0x1 0x1 0x22 0x1604 0x0 0x1 0x1 0x24 0x1604 0x0 0x1 0x1 0x26 0x1604 0x0 0x1 0x1 0x28 0x1604 0x0 0x1 0x1 0x2a 0x1604 0x0 0x1 0x1 0x2c 0x1604 0x0 0x1 0x1 0x2e 0x1604 0x0 0x1 0x1 0x9 0x0 0x0 0x1 0x1 0xb 0x0 0x0 0x1 0x1 0xd 0x0 0x0 0x1 0x1 0x96 0xeb92 0x0 0x1 0x1 0x3c 0x76e3 0x0 0x1 0x1 0x1e 0x50000 0x0 0x1 0x2 0x8 0x3f0c000 0x7451f 0x1 0x3 0x3e 0x15a999a 0x30000 0x1 0x3 0x10 0xdb333 0xccd 0x1 0x4 0x3 0xd1bd71 0x76b85 0x1>;
			mmrm-peak-threshold = <0x2710>;
			phandle = <0x509>;
			scaling-fact-dyn = <0x9c0f 0xbe0e 0xe3eb 0x10474 0x13f5c>;
			scaling-fact-leak = <0x9c0f 0xa4034 0xbf72b 0xd7ef3 0x108639>;
			status = "okay";
		};

		qcom,mmrm-test {
			clock-names = "cam_cc_ife_0_clk_src", "cam_cc_ife_1_clk_src", "cam_cc_ife_2_clk_src", "cam_cc_csid_clk_src", "cam_cc_sfe_0_clk_src", "cam_cc_sfe_1_clk_src", "cam_cc_ipe_nps_clk_src", "cam_cc_bps_clk_src", "cam_cc_ife_lite_clk_src", "cam_cc_jpeg_clk_src", "cam_cc_camnoc_axi_clk_src", "cam_cc_ife_lite_csid_clk_src", "cam_cc_icp_clk_src", "cam_cc_cphy_rx_clk_src", "cam_cc_csi0phytimer_clk_src", "cam_cc_csi1phytimer_clk_src", "cam_cc_csi2phytimer_clk_src", "cam_cc_csi3phytimer_clk_src", "cam_cc_csi4phytimer_clk_src", "cam_cc_csi5phytimer_clk_src", "cam_cc_csi6phytimer_clk_src", "cam_cc_csi7phytimer_clk_src", "cam_cc_cci_0_clk_src", "cam_cc_cci_1_clk_src", "cam_cc_cci_2_clk_src", "cam_cc_slow_ahb_clk_src", "cam_cc_fast_ahb_clk_src", "cam_cc_cre_clk_src", "video_cc_mvs1_clk_src", "disp_cc_mdss_mdp_clk_src", "disp_cc_mdss_dptx0_link_clk_src", "video_cc_mvs0_clk_src";
			clock_rates = <0x1 0x42 0x19bfcc00 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x1 0x47 0x19bfcc00 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x1 0x4c 0x19bfcc00 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x1 0x30 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x8f 0x19bfcc00 0x2367b880 0x283baec0 0x2eca2640 0x2eca2640 0x1 0x92 0x15b23300 0x1dcd6500 0x23c34600 0x29b92700 0x29b92700 0x1 0x58 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x1 0x2 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x1 0x52 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x5e 0xbebc200 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x1 0x5 0x11e1a300 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x55 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x40 0x17d78400 0x1c9c3800 0x23c34600 0x23c34600 0x23c34600 0x1 0x1b 0x17d78400 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1c9c3800 0x1 0x20 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x22 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x24 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x26 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x28 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x2a 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x2c 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x2e 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x17d78400 0x1 0x9 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x1 0xb 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x1 0xd 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x1 0x96 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x4c4b400 0x1 0x3c 0x5f5e100 0xbebc200 0x11e1a300 0x17d78400 0x17d78400 0x1 0x1e 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x23c3460 0x2 0x8 0x3e95ba80 0x50775d80 0x59682f00 0x62590080 0x62590080 0x3 0x3e 0xbebc200 0x135f1b40 0x165a0bc0 0x1dcd6500 0x1dcd6500 0x3 0x10 0x41eb0 0x41eb0 0x83d60 0xc5c10 0xc5c10 0x4 0x3 0x2aea5400 0x3c706980 0x41722680 0x4f64b500 0x4f64b500>;
			clocks = <0x2e 0x42 0x2e 0x47 0x2e 0x4c 0x2e 0x30 0x2e 0x8f 0x2e 0x92 0x2e 0x58 0x2e 0x2 0x2e 0x52 0x2e 0x5e 0x2e 0x5 0x2e 0x55 0x2e 0x40 0x2e 0x1b 0x2e 0x20 0x2e 0x22 0x2e 0x24 0x2e 0x26 0x2e 0x28 0x2e 0x2a 0x2e 0x2c 0x2e 0x2e 0x2e 0x9 0x2e 0xb 0x2e 0xd 0x2e 0x96 0x2e 0x3c 0x2e 0x1e 0x50 0x8 0x2f 0x3e 0x2f 0x10 0x50 0x3>;
			compatible = "qcom,msm-mmrm-test", "qcom,kalama-mmrm-test";
			phandle = <0x508>;
			status = "disable";
		};

		qcom,mpm2-sleep-counter@c221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			phandle = <0x4ee>;
			qcom,adsp-state = <0x0>;
			qcom,rproc-handle = <0x3b3>;
			status = "ok";
		};

		qcom,msm-adsp-notify {
			compatible = "qcom,adsp-notify";
			phandle = <0x4ef>;
			qcom,rproc-handle = <0x3b3>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x62>;
			restrict-access;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
			qcom,rproc-handle = <0x61>;
		};

		qcom,msm-eud@88e0000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupt-parent = <0x42>;
			interrupts = <0xb 0x4>;
			phandle = <0x29a>;
			qcom,secure-eud-en;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			status = "ok";
		};

		qcom,msm-ext-disp {
			compatible = "qcom,msm-ext-disp";
			phandle = <0x4d6>;

			qcom,msm-ext-disp-audio-codec-rx {
				compatible = "qcom,msm-ext-disp-audio-codec-rx";
				phandle = <0x4dc>;
			};
		};

		qcom,msm-imem@146aa000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146aa000 0x1000>;
			reg = <0x146aa000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x4>;
			};

			pil@94c {
				compatible = "qcom,pil-reloc-info";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x4ec>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			phandle = <0x3b2>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,fastrpc-gids = <0xb5c>;
			qcom,qos-cores = <0x0 0x1 0x2>;
			qcom,rpc-latency-us = <0xeb>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1961 0x0 0x3e 0xc01 0x20 0x3e 0x19c1 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1003 0x80 0x3e 0x1063 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1004 0x80 0x3e 0x1064 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1005 0x80 0x3e 0x1065 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				shared-cb = <0x8>;
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1006 0x80 0x3e 0x1066 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1007 0x80 0x3e 0x1067 0x0>;
				label = "adsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb15 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x196c 0x0 0x3e 0xc0c 0x20 0x3e 0x19cc 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb16 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x196d 0x0 0x3e 0xc0d 0x20 0x3e 0x19cd 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb17 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x196e 0x0 0x3e 0xc0e 0x20 0x3e 0x19ce 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb18 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x196f 0x0 0x3e 0xc0f 0x20 0x3e 0x19cf 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1962 0x0 0x3e 0xc02 0x20 0x3e 0x19c2 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1963 0x0 0x3e 0xc03 0x20 0x3e 0x19c3 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1964 0x0 0x3e 0xc04 0x20 0x3e 0x19c4 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1965 0x0 0x3e 0xc05 0x20 0x3e 0x19c5 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1966 0x0 0x3e 0xc06 0x20 0x3e 0x19c6 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1967 0x0 0x3e 0xc07 0x20 0x3e 0x19c7 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1968 0x0 0x3e 0xc08 0x20 0x3e 0x19c8 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x60000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x3e 0x1969 0x0 0x3e 0xc09 0x20 0x3e 0x19c9 0x10>;
				label = "cdsprpc-smd";
				qcom,iommu-dma-addr-pool = <0x40000000 0x98000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x4dd>;
		};

		qcom,oem_vm@f7afc000 {
			phandle = <0x7f>;
			reg = <0xf7afc000 0x104000>;
			shared-buffers = <0x7a 0x7b>;
			vm_name = "oemvm";
		};

		qcom,pcie0_msi@0x17110040 {
			compatible = "qcom,pci-msi";
			interrupt-parent = <0x1>;
			interrupts = <0x0 0x300 0x1 0x0 0x301 0x1 0x0 0x302 0x1 0x0 0x303 0x1 0x0 0x304 0x1 0x0 0x305 0x1 0x0 0x306 0x1 0x0 0x307 0x1 0x0 0x308 0x1 0x0 0x309 0x1 0x0 0x30a 0x1 0x0 0x30b 0x1 0x0 0x30c 0x1 0x0 0x30d 0x1 0x0 0x30e 0x1 0x0 0x30f 0x1 0x0 0x310 0x1 0x0 0x311 0x1 0x0 0x312 0x1 0x0 0x313 0x1 0x0 0x314 0x1 0x0 0x315 0x1 0x0 0x316 0x1 0x0 0x317 0x1 0x0 0x318 0x1 0x0 0x319 0x1 0x0 0x31a 0x1 0x0 0x31b 0x1 0x0 0x31c 0x1 0x0 0x31d 0x1 0x0 0x31e 0x1 0x0 0x31f 0x1>;
			msi-controller;
			phandle = <0x496>;
			reg = <0x17110040 0x0>;
			status = "disabled";
		};

		qcom,pcie@1c00000 {
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			cell-index = <0x0>;
			clock-frequency = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0 0x0 0x0 0x0>;
			clock-names = "pcie_pipe_clk", "pcie_ref_clk_src", "pcie_aux_clk", "pcie_cfg_ahb_clk", "pcie_mstr_axi_clk", "pcie_slv_axi_clk", "pcie_clkref_en", "pcie_slv_q2a_axi_clk", "pcie_rate_change_clk", "gcc_ddrss_pcie_sf_qtb_clk", "pcie_aggre_noc_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src";
			clock-suppressible = <0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x37 0x28 0x38 0x0 0x37 0x22 0x37 0x24 0x37 0x25 0x37 0x2a 0x4f 0x0 0x37 0x2b 0x37 0x26 0x37 0xe 0x37 0x0 0x37 0x29 0x46>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-core-vdd-supply = <0x2a9>;
			gdsc-phy-vdd-supply = <0x2aa>;
			interconnect-names = "icc_path";
			interconnects = <0xdc 0x2d 0x3d 0x200>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupts = <0x0 0x8c 0x4 0x0 0x95 0x4 0x0 0x96 0x4 0x0 0x97 0x4 0x0 0x98 0x4>;
			iommu-map = <0x0 0x3e 0x1400 0x1 0x100 0x3e 0x1401 0x1>;
			linux,pci-domain = <0x0>;
			msi-map = <0x0 0x2a4 0x1400 0x1 0x100 0x2a4 0x1401 0x1>;
			perst-gpio = <0x79 0x5e 0x0>;
			phandle = <0x494>;
			pinctrl-0 = <0x2a5 0x2a6 0x2a7>;
			pinctrl-1 = <0x2a5 0x2a8 0x2a7>;
			pinctrl-names = "default", "sleep";
			qcom,aux-clk-freq = <0x14>;
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x100 0x100 0x5f5e100>;
			qcom,config-recovery;
			qcom,dbi-debug-reg = <0x104 0x110 0x80 0x1f4 0x730 0x734 0x738 0x73c>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,drv-name = "lpass";
			qcom,ep-latency = <0xa>;
			qcom,l1-2-th-scale = <0x2>;
			qcom,l1-2-th-value = <0x96>;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,parf-debug-reg = <0x1b0 0x24 0x28 0x224 0x500 0x4d0 0x4d4 0x3c0 0x630 0x230 0x0>;
			qcom,pcie-phy-ver = <0x65>;
			qcom,phy-debug-reg = <0x1cc 0x1d0 0x1d4 0x1d8 0x1dc 0x1e0 0x1e4 0x1f8 0xed0 0x16d0 0xedc 0x16dc 0x11e0 0x19e0 0xa00 0x1200 0xa04 0x1204 0xa08 0x1208 0xa0c 0x120c 0xa10 0x1210 0xa14 0x1214 0xa18 0x1218 0xc20 0x1420 0x214 0x218 0x21c 0x220 0x224 0x228 0x22c 0x230 0x234 0x238 0x23c 0x600 0x604>;
			qcom,phy-power-down-offset = <0x240>;
			qcom,phy-sequence = <0x240 0x3 0x0 0xc0 0x1 0x0 0xcc 0x62 0x0 0xd0 0x2 0x0 0x60 0xf8 0x0 0x64 0x1 0x0 0x0 0x93 0x0 0x4 0x1 0x0 0xe0 0x90 0x0 0xe4 0x82 0x0 0xf4 0x7 0x0 0x70 0x2 0x0 0x10 0x2 0x0 0x74 0x16 0x0 0x14 0x16 0x0 0x78 0x36 0x0 0x18 0x36 0x0 0x110 0x8 0x0 0xbc 0xa 0x0 0x120 0x42 0x0 0x80 0x4 0x0 0x84 0xd 0x0 0x20 0xa 0x0 0x24 0x1a 0x0 0x88 0x41 0x0 0x28 0x34 0x0 0x90 0xab 0x0 0x94 0xaa 0x0 0x98 0x1 0x0 0x30 0x55 0x0 0x34 0x55 0x0 0x38 0x1 0x0 0x140 0x14 0x0 0x164 0x34 0x0 0x3c 0x1 0x0 0x1c 0x4 0x0 0x174 0x16 0x0 0x1bc 0xf 0x0 0x170 0xa0 0x0 0x11a4 0x38 0x0 0x10dc 0x11 0x0 0x1160 0xbf 0x0 0x1164 0xbf 0x0 0x1168 0xb7 0x0 0x116c 0xea 0x0 0x115c 0x3f 0x0 0x1174 0x5c 0x0 0x1178 0x9c 0x0 0x117c 0x1a 0x0 0x1180 0x89 0x0 0x1170 0xdc 0x0 0x1188 0x94 0x0 0x118c 0x5b 0x0 0x1190 0x1a 0x0 0x1194 0x89 0x0 0x10cc 0x0 0x0 0x1008 0x9 0x0 0x1014 0x5 0x0 0x104c 0x8 0x0 0x1050 0x8 0x0 0x10d8 0xf 0x0 0x1118 0x1c 0x0 0x10f8 0x7 0x0 0x11f8 0x8 0x0 0xe84 0x15 0x0 0xe90 0x3f 0x0 0xee4 0x2 0x0 0xe40 0x6 0x0 0xe3c 0x18 0x0 0x19a4 0x38 0x0 0x18dc 0x11 0x0 0x1960 0xbf 0x0 0x1964 0xbf 0x0 0x1968 0xb7 0x0 0x196c 0xea 0x0 0x195c 0x3f 0x0 0x1974 0x5c 0x0 0x1978 0x9c 0x0 0x197c 0x1a 0x0 0x1980 0x89 0x0 0x1970 0xdc 0x0 0x1988 0x94 0x0 0x198c 0x5b 0x0 0x1990 0x1a 0x0 0x1994 0x89 0x0 0x18cc 0x0 0x0 0x1808 0x9 0x0 0x1814 0x5 0x0 0x184c 0x8 0x0 0x1850 0x8 0x0 0x18d8 0xf 0x0 0x1918 0x1c 0x0 0x18f8 0x7 0x0 0x19f8 0x8 0x0 0x1684 0x15 0x0 0x1690 0x3f 0x0 0x16e4 0x2 0x0 0x1640 0x6 0x0 0x163c 0x18 0x0 0x2dc 0x5 0x0 0x388 0x77 0x0 0x398 0xb 0x0 0x6a4 0x1e 0x0 0x3e0 0xf 0x0 0x60c 0x1d 0x0 0x614 0x7 0x0 0x620 0xc1 0x0 0x694 0x0 0x0 0x3d0 0x8c 0x0 0x200 0x0 0x0 0x244 0x3 0x0>;
			qcom,phy-status-bit = <0x6>;
			qcom,phy-status-offset = <0x214>;
			qcom,slv-addr-space-size = <0x4000000>;
			qcom,smmu-sid-base = <0x1400>;
			qcom,vreg-0p9-voltage-level = <0xd6d80 0xd6d80 0x13c04>;
			qcom,vreg-1p2-voltage-level = <0x124f80 0x124f80 0x4718>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x0>;
			ranges = <0x1000000 0x0 0x60200000 0x60200000 0x0 0x100000 0x2000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;
			reg = <0x1c00000 0x3000 0x1c06000 0x2000 0x60000000 0xf1d 0x60000f20 0xa8 0x60001000 0x1000 0x60100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_0_core_reset", "pcie_0_phy_reset";
			resets = <0x37 0x3 0x37 0x6>;
			vreg-0p9-supply = <0x2c>;
			vreg-1p2-supply = <0x2d>;
			vreg-cx-supply = <0x23>;
			vreg-mx-supply = <0x26>;
			wake-gpio = <0x79 0x60 0x0>;

			pcie0_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x495>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				cnss_pci0 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					memory-region = <0x5ad>;
					phandle = <0x5b0>;
					qcom,iommu-group = <0x5ac>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					cnss_pci_iommu_group0 {
						phandle = <0x5ac>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
						qcom,iommu-msi-size = <0x1000>;
						qcom,iommu-pagetable = "coherent";
					};
				};
			};
		};

		qcom,pcie@1c08000 {
			#address-cells = <0x3>;
			#size-cells = <0x2>;
			cell-index = <0x1>;
			clock-frequency = <0x0 0x0 0x124f800 0x0 0x0 0x0 0x0 0x0 0x5f5e100 0x0 0x0 0x0 0x0 0x0 0x0>;
			clock-names = "pcie_pipe_clk", "pcie_ref_clk_src", "pcie_aux_clk", "pcie_cfg_ahb_clk", "pcie_mstr_axi_clk", "pcie_slv_axi_clk", "pcie_clkref_en", "pcie_slv_q2a_axi_clk", "pcie_rate_change_clk", "gcc_ddrss_pcie_sf_qtb_clk", "pcie_aggre_noc_axi_clk", "gcc_cnoc_pcie_sf_axi_clk", "pcie_pipe_clk_mux", "pcie_pipe_clk_ext_src", "pcie_phy_aux_clk";
			clock-suppressible = <0x0 0x0 0x0 0x0 0x0 0x0 0x1 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x37 0x34 0x38 0x0 0x37 0x2c 0x37 0x2e 0x37 0x2f 0x37 0x36 0x4f 0x1 0x37 0x37 0x37 0x32 0x37 0xe 0x37 0x0 0x37 0xc 0x37 0x35 0x48 0x37 0x30>;
			compatible = "qcom,pci-msm";
			dma-coherent;
			gdsc-core-vdd-supply = <0x2af>;
			gdsc-phy-vdd-supply = <0x2b0>;
			interconnect-names = "icc_path";
			interconnects = <0xdc 0x2e 0x3d 0x200>;
			interrupt-names = "int_global_int", "int_a", "int_b", "int_c", "int_d";
			interrupts = <0x0 0x132 0x4 0x0 0x1b2 0x4 0x0 0x1b3 0x4 0x0 0x1b6 0x4 0x0 0x1b7 0x4>;
			iommu-map = <0x0 0x3e 0x1480 0x1 0x100 0x3e 0x1481 0x1>;
			linux,pci-domain = <0x1>;
			msi-map = <0x0 0x2a4 0x1480 0x1 0x100 0x2a4 0x1481 0x1>;
			perst-gpio = <0x79 0x61 0x0>;
			phandle = <0x497>;
			pinctrl-0 = <0x2ab 0x2ac 0x2ad>;
			pinctrl-1 = <0x2ab 0x2ae 0x2ad>;
			pinctrl-names = "default", "sleep";
			qcom,aux-clk-freq = <0x11>;
			qcom,boot-option = <0x1>;
			qcom,bw-scale = <0x40 0x40 0x124f800 0x40 0x40 0x124f800 0x40 0x40 0x5f5e100 0x100 0x100 0x5f5e100>;
			qcom,dbi-debug-reg = <0x104 0x110 0x80 0x1f4 0x730 0x734 0x738 0x73c>;
			qcom,drv-l1ss-timeout-us = <0x1388>;
			qcom,drv-name = "lpass";
			qcom,ep-latency = <0xa>;
			qcom,eq-fmdc-t-min-phase23 = <0x1>;
			qcom,l1-2-th-scale = <0x2>;
			qcom,l1-2-th-value = <0x96>;
			qcom,no-l0s-supported;
			qcom,num-parf-testbus-sel = <0xb9>;
			qcom,parf-debug-reg = <0x1b0 0x24 0x28 0x224 0x500 0x4d0 0x4d4 0x3c0 0x630 0x230 0x0>;
			qcom,pcie-phy-ver = <0x64>;
			qcom,phy-debug-reg = <0x11cc 0x11d0 0x11d4 0x11d8 0x11dc 0x11e0 0x11e4 0x11f8 0xb8 0x8b8 0xc4 0x8c4 0x464 0xc64 0x1800 0x1c00 0x1804 0x1c04 0x1808 0x1c08 0x180c 0x1c0c 0x1810 0x1c10 0x1814 0x1c14 0x1818 0x1c18 0x1a20 0x1e20 0x1214 0x1218 0x121c 0x1220 0x1224 0x1228 0x122c 0x1230 0x1234 0x1238 0x123c 0x1400 0x1404>;
			qcom,phy-power-down-offset = <0x1240>;
			qcom,phy-sequence = <0x1240 0x3 0x0 0x30 0x1d 0x0 0x34 0x3 0x0 0x78 0x1 0x0 0x7c 0x0 0x0 0x80 0x51 0x0 0xac 0x34 0x0 0x208 0xc 0x0 0x20c 0xa 0x0 0x218 0x4 0x0 0x220 0x16 0x0 0x234 0x0 0x0 0x29c 0x80 0x0 0x2a0 0x7c 0x0 0x2b4 0x5 0x0 0x2e8 0xa 0x0 0x30c 0xd 0x0 0x320 0xb 0x0 0x348 0x1c 0x0 0x388 0x20 0x0 0x394 0x30 0x0 0x3dc 0x9 0x0 0x3f4 0x14 0x0 0x3f8 0xb3 0x0 0x3fc 0x58 0x0 0x400 0x9a 0x0 0x404 0x26 0x0 0x408 0xb6 0x0 0x40c 0xee 0x0 0x410 0xdb 0x0 0x414 0xdb 0x0 0x418 0xa0 0x0 0x41c 0xdf 0x0 0x420 0x78 0x0 0x424 0x76 0x0 0x428 0xff 0x0 0x830 0x1d 0x0 0x834 0x3 0x0 0x878 0x1 0x0 0x87c 0x0 0x0 0x880 0x51 0x0 0x8ac 0x34 0x0 0xa08 0xc 0x0 0xa0c 0xa 0x0 0xa18 0x4 0x0 0xa20 0x16 0x0 0xa34 0x0 0x0 0xa9c 0x80 0x0 0xaa0 0x7c 0x0 0xab4 0x5 0x0 0xae8 0xa 0x0 0xb0c 0xd 0x0 0xb20 0xb 0x0 0xb48 0x1c 0x0 0xb88 0x20 0x0 0xb94 0x30 0x0 0xbdc 0x9 0x0 0xbf4 0x14 0x0 0xbf8 0xb3 0x0 0xbfc 0x58 0x0 0xc00 0x9a 0x0 0xc04 0x26 0x0 0xc08 0xb6 0x0 0xc0c 0xee 0x0 0xc10 0xdb 0x0 0xc14 0xdb 0x0 0xc18 0xa0 0x0 0xc1c 0xdf 0x0 0xc20 0x78 0x0 0xc24 0x76 0x0 0xc28 0xff 0x0 0xea0 0x1 0x0 0xeb4 0x0 0x0 0xec4 0x0 0x0 0xec8 0x1f 0x0 0xed4 0x12 0x0 0xed8 0x12 0x0 0xedc 0xdb 0x0 0xee0 0x9a 0x0 0xee4 0x38 0x0 0xee8 0xb6 0x0 0xeec 0x64 0x0 0xef0 0x1f 0x0 0xef4 0x1f 0x0 0xef8 0x1f 0x0 0xefc 0x1f 0x0 0xf00 0x1f 0x0 0xf04 0x1f 0x0 0xf0c 0x1f 0x0 0xf14 0x1f 0x0 0xf1c 0x1f 0x0 0xf28 0x5b 0x0 0x1000 0x26 0x0 0x1004 0x3 0x0 0x1010 0x6 0x0 0x1014 0x16 0x0 0x1018 0x36 0x0 0x101c 0x4 0x0 0x1020 0xa 0x0 0x1024 0x1a 0x0 0x1028 0x68 0x0 0x1030 0xab 0x0 0x1034 0xaa 0x0 0x1038 0x2 0x0 0x103c 0x12 0x0 0x1060 0xf8 0x0 0x1064 0x1 0x0 0x1070 0x6 0x0 0x1074 0x16 0x0 0x1078 0x36 0x0 0x107c 0xa 0x0 0x1080 0x4 0x0 0x1084 0xd 0x0 0x1088 0x41 0x0 0x1090 0xab 0x0 0x1094 0xaa 0x0 0x1098 0x1 0x0 0x109c 0x0 0x0 0x10bc 0xa 0x0 0x10c0 0x1 0x0 0x10cc 0x62 0x0 0x10d0 0x2 0x0 0x10d8 0x40 0x0 0x10dc 0x14 0x0 0x10e0 0x90 0x0 0x10e4 0x82 0x0 0x10f4 0xf 0x0 0x1110 0x8 0x0 0x1120 0x46 0x0 0x1124 0x4 0x0 0x1140 0x14 0x0 0x1164 0x34 0x0 0x1170 0xa0 0x0 0x1174 0x6 0x0 0x1184 0x88 0x0 0x1188 0x14 0x0 0x1198 0xf 0x0 0x1378 0x2e 0x0 0x1390 0xcc 0x0 0x13f8 0x0 0x0 0x13fc 0x22 0x0 0x141c 0xc1 0x0 0x1490 0x0 0x0 0x14a0 0x16 0x0 0x1508 0x2 0x0 0x155c 0x2e 0x0 0x157c 0x3 0x0 0x1584 0x28 0x0 0x13dc 0x4 0x0 0x13e0 0x2 0x0 0x1418 0xc0 0x0 0x140c 0x1d 0x0 0x158c 0xf 0x0 0x15ac 0xf2 0x0 0x15c0 0xf2 0x0 0x1200 0x0 0x0 0x1244 0x3 0x0>;
			qcom,phy-status-bit = <0x7>;
			qcom,phy-status-offset = <0x1214>;
			qcom,slv-addr-space-size = <0x20000000>;
			qcom,smmu-sid-base = <0x1480>;
			qcom,vreg-0p9-voltage-level = <0xdea80 0xd6d80 0x2f1e8>;
			qcom,vreg-1p2-voltage-level = <0x124f80 0x124f80 0x65f4>;
			qcom,vreg-cx-voltage-level = <0xffff 0x100 0x0>;
			qcom,vreg-mx-voltage-level = <0xffff 0x100 0x0>;
			qcom,vreg-qref-voltage-level = <0xd6d80 0xd6d80 0x6464>;
			ranges = <0x1000000 0x0 0x40200000 0x40200000 0x0 0x100000 0x2000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;
			reg = <0x1c08000 0x3000 0x1c0e000 0x2000 0x40000000 0xf1d 0x40000f20 0xa8 0x40001000 0x1000 0x40100000 0x100000>;
			reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";
			reset-names = "pcie_1_core_reset", "pcie_1_phy_reset", "pcie_1_link_down_reset", "pcie_1_phy_nocsr_com_phy_reset";
			resets = <0x37 0x8 0x37 0xb 0x37 0x9 0x37 0xa>;
			status = "disabled";
			vreg-0p9-supply = <0x2b1>;
			vreg-1p2-supply = <0x2d>;
			vreg-cx-supply = <0x23>;
			vreg-mx-supply = <0x26>;
			vreg-qref-supply = <0x2c>;
			wake-gpio = <0x79 0x63 0x0>;

			pcie1_rp {
				#address-cells = <0x5>;
				#size-cells = <0x0>;
				phandle = <0x498>;
				reg = <0x0 0x0 0x0 0x0 0x0>;

				cnss_pci1 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					memory-region = <0x5ad>;
					phandle = <0x5b1>;
					qcom,iommu-group = <0x5ae>;
					reg = <0x0 0x0 0x0 0x0 0x0>;

					cnss_pci_iommu_group1 {
						phandle = <0x5ae>;
						qcom,iommu-dma = "fastmap";
						qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
						qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE", "non-fatal";
						qcom,iommu-msi-size = <0x1000>;
						qcom,iommu-pagetable = "coherent";
					};
				};
			};
		};

		qcom,pmic_glink {
			compatible = "qcom,pmic-glink";
			depends-on-supply = <0x40>;
			qcom,pmic-glink-channel = "PMIC_RTR_ADSP_APPS";
			qcom,protection-domain = "tms/servreg", "msm/adsp/charger_pd";
			qcom,subsys-name = "lpass";

			qcom,altmode {
				#altmode-cells = <0x1>;
				compatible = "qcom,altmode-glink";
				phandle = <0x3c7>;
			};

			qcom,battery_charger {
				compatible = "qcom,battery-charger";
				phandle = <0x3c5>;
			};

			qcom,ucsi {
				compatible = "qcom,ucsi-glink";
				phandle = <0x3c6>;
			};
		};

		qcom,pmic_glink_log {
			compatible = "qcom,pmic-glink";
			qcom,pmic-glink-channel = "PMIC_LOGS_ADSP_APPS";

			qcom,battery_debug {
				compatible = "qcom,battery-debug";
			};

			qcom,charger_ulog_glink {
				compatible = "qcom,charger-ulog-glink";
			};

			qcom,spmi_glink_debug {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-glink-debug";
				depends-on-supply = <0xd6>;

				spmi@0 {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					reg = <0x0>;

					qcom,pm8550b-debug@7 {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0x7 0x0>;
					};
				};

				spmi@1 {
					#address-cells = <0x2>;
					#size-cells = <0x0>;
					reg = <0x1>;

					qcom,smb1394-debug@9 {
						compatible = "qcom,spmi-pmic";
						phandle = <0xd7>;
						qcom,can-sleep;
						reg = <0x9 0x0>;
					};

					qcom,smb1394-debug@b {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0xb 0x0>;
					};

					qcom,smb1398-debug@d {
						compatible = "qcom,spmi-pmic";
						qcom,can-sleep;
						reg = <0xd 0x0>;
					};
				};
			};
		};

		qcom,pmu {
			compatible = "qcom,pmu";
			phandle = <0x3b8>;
			qcom,long-counter;
			qcom,pmu-events-tbl = <0x8 0xff 0x2 0x2 0x11 0xff 0x1 0x0 0x17 0xff 0xff 0x4 0x24 0xff 0x3 0x3 0x37 0xff 0xff 0x6 0x1000 0xff 0xff 0x8>;
			reg = <0x17d09880 0x380>;
			reg-names = "pmu-base";
		};

		qcom,qbt_handler {
			compatible = "qcom,qbt-handler";
			phandle = <0x3c3>;
		};

		qcom,qmp-aop {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			label = "aop";
			phandle = <0x60>;
			qcom,qmp = <0x5c>;
		};

		qcom,qmp-tme {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupt-parent = <0x40>;
			interrupts = <0x17 0x0 0x1>;
			label = "tme";
			mbox-desc-offset = <0x0>;
			mbox-names = "tme_qmp";
			mboxes = <0x40 0x17 0x0>;
			phandle = <0x5d>;
			priority = <0x0>;
			qcom,early-boot;
			qcom,remote-pid = <0xe>;
		};

		qcom,qsee_ipc_irq_bridge {
			compatible = "qcom,qsee-ipc-irq-bridge";

			qcom,qsee-ipc-irq-spss {
				interrupt-parent = <0x40>;
				interrupts = <0x10 0x1 0x1>;
				label = "spss";
				qcom,dev-name = "qsee_ipc_irq_spss";
			};
		};

		qcom,qupv3_1_geni_se@ac0000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "m-ahb", "s-ahb";
			clocks = <0x37 0x7f 0x37 0x80>;
			compatible = "qcom,geni-se-qup";
			dma-coherent;
			iommus = <0x3e 0xa3 0x0>;
			phandle = <0x462>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			ranges;
			reg = <0xac0000 0x2000>;
			status = "ok";

			i2c@a80000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x5d>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x0 0x3 0x40 0x0 0x1f0 0x1 0x0 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x161 0x4>;
				phandle = <0x464>;
				pinctrl-0 = <0x1ed 0x1ee>;
				pinctrl-1 = <0x1ef>;
				pinctrl-names = "default", "sleep";
				reg = <0xa80000 0x4000>;
				status = "disabled";
			};

			i2c@a84000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x5f>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x1 0x3 0x40 0x0 0x1f0 0x1 0x1 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x162 0x4>;
				phandle = <0x467>;
				pinctrl-0 = <0x1fb 0x1fc>;
				pinctrl-1 = <0x1fd>;
				pinctrl-names = "default", "sleep";
				reg = <0xa84000 0x4000>;
				status = "disabled";
			};

			i2c@a88000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x61>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x2 0x3 0x40 0x0 0x1f0 0x1 0x2 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x163 0x4>;
				phandle = <0x46a>;
				pinctrl-0 = <0x208 0x209>;
				pinctrl-1 = <0x20a>;
				pinctrl-names = "default", "sleep";
				reg = <0xa88000 0x4000>;
				status = "disabled";
			};

			i2c@a8c000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x63>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x3 0x3 0x40 0x0 0x1f0 0x1 0x3 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x164 0x4>;
				phandle = <0x46c>;
				pinctrl-0 = <0x210 0x211>;
				pinctrl-1 = <0x212>;
				pinctrl-names = "default", "sleep";
				reg = <0xa8c000 0x4000>;
				status = "disabled";
			};

			i2c@a90000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x65>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x4 0x3 0x40 0x2 0x1f0 0x1 0x4 0x3 0x40 0x2>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x165 0x4>;
				phandle = <0x46e>;
				pinctrl-0 = <0x218 0x219>;
				pinctrl-1 = <0x21a>;
				pinctrl-names = "default", "sleep";
				reg = <0xa90000 0x4000>;
				status = "disabled";
			};

			i2c@a94000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x67>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x5 0x3 0x40 0x0 0x1f0 0x1 0x5 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x166 0x4>;
				phandle = <0x470>;
				pinctrl-0 = <0x220 0x221>;
				pinctrl-1 = <0x222>;
				pinctrl-names = "default", "sleep";
				reg = <0xa94000 0x4000>;
				status = "disabled";
			};

			i2c@a98000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x69>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x6 0x3 0x40 0x0 0x1f0 0x1 0x6 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x16b 0x4>;
				phandle = <0x472>;
				pinctrl-0 = <0x228 0x229>;
				pinctrl-1 = <0x22a>;
				pinctrl-names = "default", "sleep";
				reg = <0xa98000 0x4000>;
				status = "disabled";
			};

			i3c-master@a80000 {
				#address-cells = <0x3>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x5d>;
				compatible = "qcom,geni-i3c";
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts-extended = <0x1 0x0 0x161 0x4 0x42 0x1f 0x4 0x42 0x1e 0x4>;
				phandle = <0x465>;
				pinctrl-0 = <0x1f1 0x1f2>;
				pinctrl-1 = <0x1f3 0x1f4>;
				pinctrl-2 = <0x1f5>;
				pinctrl-names = "default", "sleep", "disable";
				qcom,ibi-ctrl-id = <0x8>;
				reg = <0xa80000 0x4000 0xec90000 0x10000>;
				status = "disabled";
			};

			i3c-master@a84000 {
				#address-cells = <0x3>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x5f>;
				compatible = "qcom,geni-i3c";
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts-extended = <0x1 0x0 0x162 0x4 0x42 0x21 0x4 0x42 0x20 0x4>;
				phandle = <0x468>;
				pinctrl-0 = <0x1fe 0x1ff>;
				pinctrl-1 = <0x200 0x201>;
				pinctrl-2 = <0x202>;
				pinctrl-names = "default", "sleep", "disable";
				qcom,ibi-ctrl-id = <0x9>;
				reg = <0xa84000 0x4000 0xeca0000 0x10000>;
				status = "disabled";
			};

			qcom,qup_uart@a9c000 {
				clock-names = "se";
				clocks = <0x37 0x6b>;
				compatible = "qcom,geni-debug-uart";
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x243 0x4>;
				phandle = <0x463>;
				pinctrl-0 = <0x1ea 0x1eb>;
				pinctrl-1 = <0x1ec>;
				pinctrl-names = "default", "sleep";
				reg = <0xa9c000 0x4000>;
				reg-names = "se_phys";
				status = "ok";
			};

			spi@a80000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x5d>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x0 0x1 0x40 0x0 0x1f0 0x1 0x0 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x161 0x4>;
				phandle = <0x466>;
				pinctrl-0 = <0x1f6 0x1f7 0x1f8 0x1f9>;
				pinctrl-1 = <0x1fa>;
				pinctrl-names = "default", "sleep";
				reg = <0xa80000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@a84000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x5f>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x1 0x1 0x40 0x0 0x1f0 0x1 0x1 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x162 0x4>;
				phandle = <0x469>;
				pinctrl-0 = <0x203 0x204 0x205 0x206>;
				pinctrl-1 = <0x207>;
				pinctrl-names = "default", "sleep";
				reg = <0xa84000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@a88000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x61>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x2 0x1 0x40 0x0 0x1f0 0x1 0x2 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x163 0x4>;
				phandle = <0x46b>;
				pinctrl-0 = <0x20b 0x20c 0x20d 0x20e>;
				pinctrl-1 = <0x20f>;
				pinctrl-names = "default", "sleep";
				reg = <0xa88000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@a8c000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x63>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x3 0x1 0x40 0x0 0x1f0 0x1 0x3 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x164 0x4>;
				phandle = <0x46d>;
				pinctrl-0 = <0x213 0x214 0x215 0x216>;
				pinctrl-1 = <0x217>;
				pinctrl-names = "default", "sleep";
				reg = <0xa8c000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@a90000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x65>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x4 0x1 0x40 0x2 0x1f0 0x1 0x4 0x1 0x40 0x2>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x165 0x4>;
				phandle = <0x46f>;
				pinctrl-0 = <0x21b 0x21c 0x21d 0x21e>;
				pinctrl-1 = <0x21f>;
				pinctrl-names = "default", "sleep";
				reg = <0xa90000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@a94000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x67>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x5 0x1 0x40 0x0 0x1f0 0x1 0x5 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x166 0x4>;
				phandle = <0x471>;
				pinctrl-0 = <0x223 0x224 0x225 0x226>;
				pinctrl-1 = <0x227>;
				pinctrl-names = "default", "sleep";
				reg = <0xa94000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@a98000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x69>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x1f0 0x0 0x6 0x1 0x40 0x0 0x1f0 0x1 0x6 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x25 0x1e9 0x23e 0x52 0x2 0x53 0x21d 0x57 0x7 0x3d 0x200>;
				interrupts = <0x0 0x16b 0x4>;
				phandle = <0x473>;
				pinctrl-0 = <0x22b 0x22c 0x22d 0x22e>;
				pinctrl-1 = <0x22f>;
				pinctrl-names = "default", "sleep";
				reg = <0xa98000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};
		};

		qcom,qupv3_2_geni_se@8c0000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "m-ahb", "s-ahb";
			clocks = <0x37 0x81 0x37 0x82>;
			compatible = "qcom,geni-se-qup";
			dma-coherent;
			iommus = <0x3e 0x423 0x0>;
			phandle = <0x474>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			ranges;
			reg = <0x8c0000 0x2000>;
			status = "ok";

			i2c@880000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x6f>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x0 0x3 0x40 0x2 0x233 0x1 0x0 0x3 0x40 0x2>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x175 0x4>;
				phandle = <0x475>;
				pinctrl-0 = <0x230 0x231>;
				pinctrl-1 = <0x232>;
				pinctrl-names = "default", "sleep";
				reg = <0x880000 0x4000>;
				status = "disabled";
			};

			i2c@884000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x71>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x1 0x3 0x40 0x0 0x233 0x1 0x1 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x247 0x4>;
				phandle = <0x478>;
				pinctrl-0 = <0x23e 0x23f>;
				pinctrl-1 = <0x240>;
				pinctrl-names = "default", "sleep";
				reg = <0x884000 0x4000>;
				status = "disabled";
			};

			i2c@888000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x73>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x2 0x3 0x40 0x0 0x233 0x1 0x2 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x248 0x4>;
				phandle = <0x47b>;
				pinctrl-0 = <0x24b 0x24c>;
				pinctrl-1 = <0x24d>;
				pinctrl-names = "default", "sleep";
				reg = <0x888000 0x4000>;
				status = "disabled";
			};

			i2c@88c000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x75>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x3 0x3 0x40 0x0 0x233 0x1 0x3 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x249 0x4>;
				phandle = <0x47d>;
				pinctrl-0 = <0x253 0x254>;
				pinctrl-1 = <0x255>;
				pinctrl-names = "default", "sleep";
				reg = <0x88c000 0x4000>;
				status = "disabled";
			};

			i2c@890000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x77>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x4 0x3 0x40 0x0 0x233 0x1 0x4 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x24a 0x4>;
				phandle = <0x47f>;
				pinctrl-0 = <0x25b 0x25c>;
				pinctrl-1 = <0x25d>;
				pinctrl-names = "default", "sleep";
				reg = <0x890000 0x4000>;
				status = "disabled";
			};

			i2c@894000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x79>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x5 0x3 0x40 0x0 0x233 0x1 0x5 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x24b 0x4>;
				phandle = <0x481>;
				pinctrl-0 = <0x263 0x264>;
				pinctrl-1 = <0x265>;
				pinctrl-names = "default", "sleep";
				reg = <0x894000 0x4000>;
				status = "disabled";
			};

			i2c@89c000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x7d>;
				compatible = "qcom,i2c-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x7 0x3 0x40 0x0 0x233 0x1 0x7 0x3 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x1ce 0x4>;
				phandle = <0x484>;
				pinctrl-0 = <0x273 0x274>;
				pinctrl-1 = <0x275>;
				pinctrl-names = "default", "sleep";
				reg = <0x89c000 0x4000>;
				status = "disabled";
			};

			i3c-master@880000 {
				#address-cells = <0x3>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x6f>;
				compatible = "qcom,geni-i3c";
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts-extended = <0x1 0x0 0x175 0x4 0x42 0x23 0x4 0x42 0x22 0x4>;
				phandle = <0x476>;
				pinctrl-0 = <0x234 0x235>;
				pinctrl-1 = <0x236 0x237>;
				pinctrl-2 = <0x238>;
				pinctrl-names = "default", "sleep", "disable";
				qcom,ibi-ctrl-id = <0x10>;
				reg = <0x880000 0x4000 0xecb000 0x10000>;
				status = "disabled";
			};

			i3c-master@884000 {
				#address-cells = <0x3>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x71>;
				compatible = "qcom,geni-i3c";
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts-extended = <0x1 0x0 0x247 0x4 0x42 0x25 0x4 0x42 0x24 0x4>;
				phandle = <0x479>;
				pinctrl-0 = <0x241 0x242>;
				pinctrl-1 = <0x243 0x244>;
				pinctrl-2 = <0x245>;
				pinctrl-names = "default", "sleep", "disable";
				qcom,ibi-ctrl-id = <0xf>;
				reg = <0x884000 0x4000 0xecc0000 0x10000>;
				status = "disabled";
			};

			qcom,qup_uart@898000 {
				clock-names = "se-clk";
				clocks = <0x37 0x7b>;
				compatible = "qcom,msm-geni-serial-hs";
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts-extended = <0x1 0x0 0x1cd 0x4 0x79 0x4f 0x4>;
				phandle = <0x483>;
				pinctrl-0 = <0x26b 0x26c 0x26d 0x26e>;
				pinctrl-1 = <0x26f 0x270 0x271 0x272>;
				pinctrl-2 = <0x26f 0x270 0x271 0x26e>;
				pinctrl-3 = <0x26b 0x26c 0x26d 0x26e>;
				pinctrl-names = "default", "active", "sleep", "shutdown";
				qcom,wakeup-byte = <0xfd>;
				reg = <0x898000 0x4000>;
				reg-names = "se_phys";
				status = "ok";
			};

			spi@880000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x6f>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x0 0x1 0x40 0x2 0x233 0x1 0x0 0x1 0x40 0x2>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x175 0x4>;
				phandle = <0x477>;
				pinctrl-0 = <0x239 0x23a 0x23b 0x23c>;
				pinctrl-1 = <0x23d>;
				pinctrl-names = "default", "sleep";
				reg = <0x880000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@884000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x71>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x1 0x1 0x40 0x0 0x233 0x1 0x1 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x247 0x4>;
				phandle = <0x47a>;
				pinctrl-0 = <0x246 0x247 0x248 0x249>;
				pinctrl-1 = <0x24a>;
				pinctrl-names = "default", "sleep";
				reg = <0x884000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@888000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x73>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x2 0x1 0x40 0x0 0x233 0x1 0x2 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x248 0x4>;
				phandle = <0x47c>;
				pinctrl-0 = <0x24e 0x24f 0x250 0x251>;
				pinctrl-1 = <0x252>;
				pinctrl-names = "default", "sleep";
				reg = <0x888000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@88c000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x75>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x3 0x1 0x40 0x0 0x233 0x1 0x3 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x249 0x4>;
				phandle = <0x47e>;
				pinctrl-0 = <0x256 0x257 0x258 0x259>;
				pinctrl-1 = <0x25a>;
				pinctrl-names = "default", "sleep";
				reg = <0x88c000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@890000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x77>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x4 0x1 0x40 0x0 0x233 0x1 0x4 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x24a 0x4>;
				phandle = <0x480>;
				pinctrl-0 = <0x25e 0x25f 0x260 0x261>;
				pinctrl-1 = <0x262>;
				pinctrl-names = "default", "sleep";
				reg = <0x890000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@894000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x79>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x5 0x1 0x40 0x0 0x233 0x1 0x5 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x24b 0x4>;
				phandle = <0x482>;
				pinctrl-0 = <0x266 0x267 0x268 0x269>;
				pinctrl-1 = <0x26a>;
				pinctrl-names = "default", "sleep";
				reg = <0x894000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};

			spi@89c000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk";
				clocks = <0x37 0x7d>;
				compatible = "qcom,spi-geni";
				dma-names = "tx", "rx";
				dmas = <0x233 0x0 0x7 0x1 0x40 0x0 0x233 0x1 0x7 0x1 0x40 0x0>;
				interconnect-names = "qup-core", "qup-config", "qup-memory";
				interconnects = <0x1e9 0x26 0x1e9 0x23f 0x52 0x2 0x53 0x21e 0x3c 0x8 0x3d 0x200>;
				interrupts = <0x0 0x1ce 0x4>;
				phandle = <0x485>;
				pinctrl-0 = <0x276 0x277 0x278 0x279>;
				pinctrl-1 = <0x27a>;
				pinctrl-names = "default", "sleep";
				reg = <0x89c000 0x4000>;
				reg-names = "se_phys";
				spi-max-frequency = <0x2faf080>;
				status = "disabled";
			};
		};

		qcom,qupv3_i2c_geni_se@9c0000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-names = "m-ahb", "s-ahb";
			clocks = <0x37 0x5a 0x37 0x5a>;
			compatible = "qcom,geni-se-qup";
			phandle = <0x486>;
			ranges;
			reg = <0x9c0000 0x2000>;
			status = "ok";

			i2c@980000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x46 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d0 0x4>;
				phandle = <0x487>;
				pinctrl-0 = <0x27b 0x27c>;
				pinctrl-1 = <0x27d>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x980000 0x4000>;
				status = "disabled";
			};

			i2c@984000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x48 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d1 0x4>;
				phandle = <0x488>;
				pinctrl-0 = <0x27e 0x27f>;
				pinctrl-1 = <0x280>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x984000 0x4000>;
				status = "disabled";
			};

			i2c@988000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x4a 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d2 0x4>;
				phandle = <0x489>;
				pinctrl-0 = <0x281 0x282>;
				pinctrl-1 = <0x283>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x988000 0x4000>;
				status = "ok";

				fsa4480@42 {
					compatible = "qcom,fsa4480-i2c";
					phandle = <0x48a>;
					reg = <0x42>;
				};

				nq@64 {
					compatible = "rtc6226";
					fmint-gpio = <0x79 0xf 0x0>;
					reg = <0x64>;
					rtc6226,vdd-load = <0x3a98>;
					rtc6226,vdd-supply-voltage = <0x2ab980 0x2ab980>;
					rtc6226,vio-supply-voltage = <0x1b7740 0x1b7740>;
					vdd-supply = <0x2f5>;
					vio-supply = <0x2f4>;
				};
			};

			i2c@98c000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x4c 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d3 0x4>;
				phandle = <0x48b>;
				pinctrl-0 = <0x284 0x285>;
				pinctrl-1 = <0x286>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x98c000 0x4000>;
				status = "disabled";
			};

			i2c@990000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x4e 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d4 0x4>;
				phandle = <0x48c>;
				pinctrl-0 = <0x287 0x288>;
				pinctrl-1 = <0x289>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x990000 0x4000>;
				status = "disabled";
			};

			i2c@994000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x50 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d5 0x4>;
				phandle = <0x48d>;
				pinctrl-0 = <0x28a 0x28b>;
				pinctrl-1 = <0x28c>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x994000 0x4000>;
				status = "disabled";
			};

			i2c@998000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x52 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d6 0x4>;
				phandle = <0x48e>;
				pinctrl-0 = <0x28d 0x28e>;
				pinctrl-1 = <0x28f>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x998000 0x4000>;
				status = "disabled";
			};

			i2c@99c000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x54 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d7 0x4>;
				phandle = <0x48f>;
				pinctrl-0 = <0x290 0x291>;
				pinctrl-1 = <0x292>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x99c000 0x4000>;
				status = "disabled";
			};

			i2c@9a0000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x56 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d8 0x4>;
				phandle = <0x490>;
				pinctrl-0 = <0x293 0x294>;
				pinctrl-1 = <0x295>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x9a0000 0x4000>;
				status = "disabled";
			};

			i2c@9a4000 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				clock-names = "se-clk", "core-clk";
				clocks = <0x37 0x58 0x37 0x45>;
				compatible = "qcom,i2c-geni";
				interconnect-names = "qup-core", "qup-config";
				interconnects = <0x1e9 0x24 0x1e9 0x23d 0x52 0x2 0x53 0x210>;
				interrupts = <0x0 0x1d9 0x4>;
				phandle = <0x491>;
				pinctrl-0 = <0x296 0x297>;
				pinctrl-1 = <0x298>;
				pinctrl-names = "default", "sleep";
				qcom,i2c-hub;
				qcom,rtl_se;
				reg = <0x9a4000 0x4000>;
				status = "disabled";
			};
		};

		qcom,rimps@17400000 {
			#address-cells = <0x2>;
			#mbox-cells = <0x1>;
			#size-cells = <0x2>;
			compatible = "qcom,rimps";
			interrupts = <0x0 0x3e 0x4>;
			phandle = <0x30>;
			reg = <0x17400000 0x10 0x17d90000 0x2000>;
		};

		qcom,rimps_log@d8140000 {
			compatible = "qcom,rimps-log";
			mboxes = <0x30 0x1>;
			phandle = <0x333>;
			reg = <0xd8140000 0x10000 0xd8150000 0x10000>;
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			reg = <0x0 0x280000>;
			reg-names = "rmtfs";
		};

		qcom,rt-cdm0@ac25000 {
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x19>;
			cdm-client-names = "ife0", "dualife0";
			cell-index = <0x0>;
			clock-cntl-level = "turbo";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x2e 0xf>;
			compatible = "qcom,cam-rt-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			gdsc-supply = <0x2b9>;
			interrupt-names = "rt-cdm0";
			interrupts = <0x0 0x1c8 0x1>;
			label = "rt-cdm";
			nrt-device;
			reg = <0xac25000 0x400>;
			reg-cam-base = <0x25000>;
			reg-names = "rt-cdm0";
			regulator-names = "gdsc";
			single-context-cdm;
			status = "ok";
		};

		qcom,rt-cdm1@ac26000 {
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x1a>;
			cdm-client-names = "ife1", "dualife1";
			cell-index = <0x1>;
			clock-cntl-level = "turbo";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x2e 0xf>;
			compatible = "qcom,cam-rt-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			gdsc-supply = <0x2b9>;
			interrupt-names = "rt-cdm1";
			interrupts = <0x0 0x297 0x1>;
			label = "rt-cdm";
			nrt-device;
			reg = <0xac26000 0x400>;
			reg-cam-base = <0x26000>;
			reg-names = "rt-cdm1";
			regulator-names = "gdsc";
			single-context-cdm;
			status = "ok";
		};

		qcom,rt-cdm2@ac27000 {
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x1b>;
			cdm-client-names = "ife2", "dualife2";
			cell-index = <0x2>;
			clock-cntl-level = "turbo";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x2e 0xf>;
			compatible = "qcom,cam-rt-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			gdsc-supply = <0x2b9>;
			interrupt-names = "rt-cdm2";
			interrupts = <0x0 0x2bd 0x1>;
			label = "rt-cdm";
			nrt-device;
			reg = <0xac27000 0x400>;
			reg-cam-base = <0x27000>;
			reg-names = "rt-cdm2";
			regulator-names = "gdsc";
			single-context-cdm;
			status = "ok";
		};

		qcom,rt-cdm3@ac28000 {
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x18>;
			cdm-client-names = "ife3";
			cell-index = <0x3>;
			clock-cntl-level = "turbo";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x2e 0xf>;
			compatible = "qcom,cam-rt-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			gdsc-supply = <0x2b9>;
			interrupt-names = "rt-cdm3";
			interrupts = <0x0 0x15c 0x1>;
			label = "rt-cdm";
			nrt-device;
			reg = <0xac28000 0x400>;
			reg-cam-base = <0x28000>;
			reg-names = "rt-cdm3";
			regulator-names = "gdsc";
			single-context-cdm;
			status = "ok";
		};

		qcom,rt-cdm4@ac29000 {
			cam-hw-mid = <0x0>;
			cam_hw_pid = <0x1e>;
			cdm-client-names = "ife4";
			cell-index = <0x4>;
			clock-cntl-level = "turbo";
			clock-names = "cam_cc_cpas_ahb_clk";
			clock-rates = <0x0>;
			clocks = <0x2e 0xf>;
			compatible = "qcom,cam-rt-cdm2_1";
			config-fifo;
			fifo-depths = <0x40 0x0 0x0 0x0>;
			gdsc-supply = <0x2b9>;
			interrupt-names = "rt-cdm4";
			interrupts = <0x0 0x15d 0x1>;
			label = "rt-cdm";
			nrt-device;
			reg = <0xac29000 0x400>;
			reg-cam-base = <0x29000>;
			reg-names = "rt-cdm4";
			regulator-names = "gdsc";
			single-context-cdm;
			status = "ok";
		};

		qcom,scmi {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "arm,scmi";
			mbox-names = "tx";
			mboxes = <0x30 0x0>;
			phandle = <0x32d>;
			shmem = <0x31>;

			protocol@80 {
				#clock-cells = <0x1>;
				phandle = <0x32e>;
				reg = <0x80>;
			};

			protocol@81 {
				#clock-cells = <0x1>;
				phandle = <0x32f>;
				reg = <0x81>;
			};

			protocol@84 {
				#clock-cells = <0x1>;
				phandle = <0x330>;
				reg = <0x84>;
			};

			protocol@86 {
				#clock-cells = <0x1>;
				phandle = <0x331>;
				reg = <0x86>;
			};

			protocol@87 {
				#clock-cells = <0x1>;
				phandle = <0x332>;
				reg = <0x87>;
			};
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clocks = <0x2f 0x47 0x2f 0x41 0x2f 0x46>;
			compatible = "qcom,sde-rsc";
			interconnect-names = "qcom,sde-data-bus0";
			interconnects = <0xdb 0x3e9 0x3d 0x5e8>;
			phandle = <0x4de>;
			qcom,msm-bus,active-only;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-rsc-version = <0x5>;
			reg = <0xaf20000 0x4d68 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			vdd-supply = <0x2ba>;
		};

		qcom,secure-buffer {
			compatible = "qcom,secure-buffer";
			qcom,vmid-cp-camera-preview-ro;
		};

		qcom,sfe0@ac9e000 {
			cam_hw_pid = <0xb 0x4>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "sfe_0_fast_ahb", "sfe_0_clk_src", "sfe_0_clk", "cam_cc_cpas_sfe_0_clk";
			clock-rates = <0x0 0x1bc69880 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clocks = <0x2e 0x90 0x2e 0x8f 0x2e 0x8e 0x2e 0x19>;
			compatible = "qcom,sfe780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "sfe0";
			interrupts = <0x0 0x1b4 0x1>;
			phandle = <0x596>;
			reg = <0xac9e000 0x8000>;
			reg-cam-base = <0x9e000>;
			reg-names = "sfe0";
			regulator-names = "gdsc", "sfe0";
			rt-wrapper-base = <0x62000>;
			sfe0-supply = <0x4c3>;
			src-clock-name = "sfe_0_clk_src";
			status = "ok";
		};

		qcom,sfe1@aca6000 {
			cam_hw_pid = <0xc 0x5>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-control-debugfs = "true";
			clock-names = "sfe_1_fast_ahb", "sfe_1_clk_src", "sfe_1_clk", "cam_cc_cpas_sfe_1_clk";
			clock-rates = <0x0 0x1bc69880 0x0 0x0 0x0 0x2367b880 0x0 0x0 0x0 0x283baec0 0x0 0x0 0x0 0x2eca2640 0x0 0x0 0x0 0x2eca2640 0x0 0x0>;
			clocks = <0x2e 0x93 0x2e 0x92 0x2e 0x91 0x2e 0x1a>;
			compatible = "qcom,sfe780";
			gdsc-supply = <0x2b9>;
			interrupt-names = "sfe1";
			interrupts = <0x0 0x1b1 0x1>;
			phandle = <0x597>;
			reg = <0xaca6000 0x8000>;
			reg-cam-base = <0xa6000>;
			reg-names = "sfe1";
			regulator-names = "gdsc", "sfe1";
			rt-wrapper-base = <0x62000>;
			sfe1-supply = <0x4c4>;
			src-clock-name = "sfe_1_clk_src";
			status = "ok";
		};

		qcom,smem {
			compatible = "qcom,smem";
			depends-on-supply = <0x5b>;
			hwlocks = <0x5b 0x3>;
			memory-region = <0x5a>;
			phandle = <0x3ae>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x3e 0x1c01 0x0>;
			phandle = <0x4e0>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0xa>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			dma-coherent;
			iommus = <0x3e 0x1c00 0x2>;
			phandle = <0x4df>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-earlymap;
			qcom,iommu-faults = "non-fatal";
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x40>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <0x40 0x3 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x69>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x5f>;
				qcom,entry-name = "sleepstate_see";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2b3>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2b2>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x68>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x5e>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x40>;
			interrupts = <0x6 0x2 0x1>;
			mboxes = <0x40 0x6 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x6f>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2b5>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2b4>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x6e>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupt-parent = <0x40>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <0x40 0x2 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x76>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x3b0>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x3af>;
				qcom,entry-name = "ipa";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x75>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x2b3 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x2b2 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x2b5 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x2b4 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x5f>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0x5e 0x0>;
		};

		qcom,spcom {
			compatible = "qcom,spcom";
			qcom,boot-enabled;
			qcom,rproc-handle = <0x41>;
			qcom,spcom-ch-names = "sp_kernel", "sp_ssr";
			qcom,spcom-soc2sp-rmb-reg-addr = <0x1881030>;
			qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0x0>;
			qcom,spcom-sp2soc-rmb-initdone-bit = <0x18>;
			qcom,spcom-sp2soc-rmb-pbldone-bit = <0x19>;
			qcom,spcom-sp2soc-rmb-reg-addr = <0x1881020>;
			status = "disabled";
		};

		qcom,spmi-debug@10b14000 {
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			clock-names = "core_clk";
			clocks = <0x5c>;
			compatible = "qcom,spmi-pmic-arb-debug";
			depends-on-supply = <0xd6>;
			depends-on2-supply = <0xd7>;
			phandle = <0x3c4>;
			qcom,fuse-enable-bit = <0x12>;
			reg = <0x10b14000 0x60 0x221c8784 0x4>;
			reg-names = "core", "fuse";

			qcom,pm8010-debug@c {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0xc 0x0>;
			};

			qcom,pm8010-debug@d {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0xd 0x0>;
			};

			qcom,pm8550-debug@1 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x1 0x0>;
			};

			qcom,pm8550b-debug@7 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x7 0x0>;
			};

			qcom,pm8550ve-debug@5 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x5 0x0>;
			};

			qcom,pm8550vs-debug@2 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x2 0x0>;
			};

			qcom,pm8550vs-debug@3 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x3 0x0>;
			};

			qcom,pm8550vs-debug@4 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x4 0x0>;
			};

			qcom,pm8550vs-debug@6 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x6 0x0>;
			};

			qcom,pmk8550-debug@0 {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0x0 0x0>;
			};

			qcom,pmr735d-debug@a {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0xa 0x0>;
			};

			qcom,pmr735d-debug@b {
				#address-cells = <0x2>;
				#size-cells = <0x0>;
				compatible = "qcom,spmi-pmic";
				qcom,can-sleep;
				reg = <0xb 0x0>;
			};
		};

		qcom,spmi@c42d000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts-extended = <0x42 0x1 0x4>;
			phandle = <0xd5>;
			qcom,bus-id = <0x0>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc42d000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4c0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
		};

		qcom,spmi@c432000 {
			#address-cells = <0x2>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x0>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			depends-on-supply = <0xd5>;
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts-extended = <0x42 0x3 0x4>;
			phandle = <0xd6>;
			qcom,bus-id = <0x1>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc432000 0x4000 0xc400000 0x3000 0xc500000 0x400000 0xc440000 0x80000 0xc4d0000 0x10000>;
			reg-names = "cnfg", "core", "chnls", "obsrvr", "intr";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,spss_utils {
			compatible = "qcom,spss-utils";
			phandle = <0x33e>;
			pil-mem = <0x3f>;
			qcom,pil-size = <0xf0000>;
			qcom,rproc-handle = <0x41>;
			qcom,spss-debug-reg-addr = <0x1886020>;
			qcom,spss-debug-reg-addr1 = <0x1888020>;
			qcom,spss-debug-reg-addr3 = <0x188c020>;
			qcom,spss-dev-firmware-name = "spss1d.mdt";
			qcom,spss-emul-type-reg-addr = <0x1fc8004>;
			qcom,spss-fuse1-addr = <0x221c8214>;
			qcom,spss-fuse1-bit = <0x8>;
			qcom,spss-fuse2-addr = <0x221c8214>;
			qcom,spss-fuse2-bit = <0x7>;
			qcom,spss-prod-firmware-name = "spss1p.mdt";
			qcom,spss-test-firmware-name = "spss1t.mdt";
			status = "disabled";
		};

		qcom,test-dbl {
			compatible = "qcom,gh-dbl";
			qcom,label = <0x4>;
		};

		qcom,test-msgq {
			compatible = "qcom,gh-msgq-test";
			gunyah-label = <0x4>;
			qcom,primary;
		};

		qcom,tmecom-qmp-client {
			compatible = "qcom,tmecom-qmp-client";
			depends-on-supply = <0x5d>;
			label = "tmecom";
			mbox-names = "tmecom";
			mboxes = <0x5d 0x0>;
		};

		qcom,tpg13@acf6000 {
			cell-index = <0xd>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x1c9c3800 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x31>;
			compatible = "qcom,cam-tpg1031";
			gdsc-supply = <0x2b9>;
			interrupt-names = "tpg0";
			interrupts = <0x0 0x19d 0x1>;
			phandle = <0x5a2>;
			phy-id = <0x0>;
			reg = <0xacf6000 0x400 0xac13000 0x1000>;
			reg-cam-base = <0xf6000 0x13000>;
			reg-names = "tpg0", "cam_cpas_top";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,tpg14@acf7000 {
			cell-index = <0xe>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x1c9c3800 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x31>;
			compatible = "qcom,cam-tpg1031";
			gdsc-supply = <0x2b9>;
			interrupt-names = "tpg1";
			interrupts = <0x0 0x1a0 0x1>;
			phandle = <0x5a3>;
			phy-id = <0x1>;
			reg = <0xacf7000 0x400 0xac13000 0x1000>;
			reg-cam-base = <0xf7000 0x13000>;
			reg-names = "tpg1", "cam_cpas_top";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,tpg15@acf8000 {
			cell-index = <0xf>;
			clock-cntl-level = "lowsvs", "nominal";
			clock-names = "cphy_rx_clk_src", "csid_csiphy_rx_clk";
			clock-rates = <0x17d78400 0x0 0x1c9c3800 0x0>;
			clocks = <0x2e 0x1b 0x2e 0x31>;
			compatible = "qcom,cam-tpg1031";
			gdsc-supply = <0x2b9>;
			interrupt-names = "tpg2";
			interrupts = <0x0 0x1a1 0x1>;
			phandle = <0x5a4>;
			phy-id = <0x2>;
			reg = <0xacf8000 0x400 0xac13000 0x1000>;
			reg-cam-base = <0xf8000 0x13000>;
			reg-names = "tpg2", "cam_cpas_top";
			regulator-names = "gdsc";
			shared-clks = <0x1 0x0>;
			src-clock-name = "cphy_rx_clk_src";
			status = "ok";
		};

		qcom,trust_ui_vm@0xf82f8000 {
			phandle = <0x7c>;
			vm_name = "trustedvm";
		};

		qcom,userspace-cdev {
			compatible = "qcom,userspace-cooling-devices";

			display-fps {
				#cooling-cells = <0x2>;
				phandle = <0x4ba>;
				qcom,max-level = <0x10>;
			};
		};

		qcom,vidc@aa00000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			cache-slice-names = "vidsc0", "vidvsp";
			clock-ids = <0xa8 0x5 0x2 0x3>;
			clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk", "video_cc_mvs0_clk_src";
			clocks = <0x37 0xa8 0x50 0x5 0x50 0x2 0x50 0x3>;
			compatible = "qcom,msm-vidc", "qcom,msm-vidc-kalama", "qcom,msm-vidc-iris3";
			interconnect-names = "venus-cnoc", "venus-ddr", "venus-llcc";
			interconnects = <0x52 0x2 0x53 0x227 0x3d 0x3 0x3d 0x200 0xdb 0x1d 0x52 0x22e>;
			interrupts = <0x0 0xae 0x4>;
			iris-ctl-supply = <0x2c3>;
			memory-region = <0x2d1>;
			pas-id = <0x9>;
			phandle = <0x506>;
			qcom,allowed-clock-rates = <0xe4e1c00 0x14257880 0x15d0b780 0x1a76e700 0x1cab7a40>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0xe4e1c0 0x3e8 0xe4e1c0>;
			qcom,clock-configs = <0x0 0x0 0x0 0x1>;
			qcom,proxy-clock-names = "gcc_video_axi0", "core_clk", "vcodec_clk", "video_cc_mvs0_clk_src";
			qcom,reg-presets = <0xb0088 0x0 0x11>;
			reg = <0xaa00000 0xf0000>;
			reset-names = "video_axi_reset";
			resets = <0x37 0x21>;
			status = "okay";
			vcodec-supply = <0x4c8>;
			vidc,firmware-name = "vpu30_4v";

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				dma-coherent;
				iommus = <0x3e 0x1940 0x0>;
				label = "venus_ns";
				qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
				qcom,iommu-faults = "non-fatal";
				virtual-addr-pool = <0x25800000 0xba800000>;
			};

			non_secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				dma-coherent;
				iommus = <0x3e 0x1947 0x0>;
				label = "venus_ns_pixel";
				qcom,iommu-dma-addr-pool = <0x100000 0xdff00000>;
				qcom,iommu-faults = "non-fatal";
				virtual-addr-pool = <0x100000 0xdff00000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x3e 0x1941 0x4>;
				label = "venus_sec_bitstream";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x3e 0x1944 0x0>;
				label = "venus_sec_non_pixel";
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x3e 0x1943 0x0>;
				label = "venus_sec_pixel";
				qcom,iommu-dma-addr-pool = <0x500000 0xdfb00000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				qcom,secure-context-bank;
				virtual-addr-pool = <0x500000 0xdfb00000>;
			};
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";
			phandle = <0x49d>;

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					#cooling-cells = <0x2>;
					phandle = <0xba>;
					qcom,qmi-dev-name = "cdsp_sw";
				};

				cdsp_hw {
					#cooling-cells = <0x2>;
					phandle = <0x49e>;
					qcom,qmi-dev-name = "cdsp_hw";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				mmw0_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4ab>;
					qcom,qmi-dev-name = "mmw0_dsc";
				};

				mmw1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4ac>;
					qcom,qmi-dev-name = "mmw1_dsc";
				};

				mmw2_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4ad>;
					qcom,qmi-dev-name = "mmw2_dsc";
				};

				mmw3_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4ae>;
					qcom,qmi-dev-name = "mmw3_dsc";
				};

				mmw_ific_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4af>;
					qcom,qmi-dev-name = "mmw_ific_dsc";
				};

				modem_bw_backoff {
					#cooling-cells = <0x2>;
					phandle = <0x4b1>;
					qcom,qmi-dev-name = "modem_bw_backoff";
				};

				modem_lte_dsc {
					#cooling-cells = <0x2>;
					phandle = <0xc1>;
					qcom,qmi-dev-name = "modem_lte_dsc";
				};

				modem_lte_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4b3>;
					qcom,qmi-dev-name = "modem_lte_sub1_dsc";
				};

				modem_nr_dsc {
					#cooling-cells = <0x2>;
					phandle = <0xc3>;
					qcom,qmi-dev-name = "modem_nr_dsc";
				};

				modem_nr_scg_dsc {
					#cooling-cells = <0x2>;
					phandle = <0xc2>;
					qcom,qmi-dev-name = "modem_nr_scg_dsc";
				};

				modem_nr_scg_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4b5>;
					qcom,qmi-dev-name = "modem_nr_scg_sub1_dsc";
				};

				modem_nr_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4b4>;
					qcom,qmi-dev-name = "modem_nr_sub1_dsc";
				};

				modem_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x4b2>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};

				pa_lte_sdr0_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a5>;
					qcom,qmi-dev-name = "pa_lte_sdr0_dsc";
				};

				pa_lte_sdr0_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4b6>;
					qcom,qmi-dev-name = "pa_lte_sdr0_sub1_dsc";
				};

				pa_lte_sdr1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a6>;
					qcom,qmi-dev-name = "pa_lte_sdr1_dsc";
				};

				pa_lte_sdr1_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4b7>;
					qcom,qmi-dev-name = "pa_lte_sdr1_sub1_dsc";
				};

				pa_nr_sdr0_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a7>;
					qcom,qmi-dev-name = "pa_nr_sdr0_dsc";
				};

				pa_nr_sdr0_scg_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a9>;
					qcom,qmi-dev-name = "pa_nr_sdr0_scg_dsc";
				};

				pa_nr_sdr0_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4b8>;
					qcom,qmi-dev-name = "pa_nr_sdr0_sub1_dsc";
				};

				pa_nr_sdr1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a8>;
					qcom,qmi-dev-name = "pa_nr_sdr1_dsc";
				};

				pa_nr_sdr1_scg_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4aa>;
					qcom,qmi-dev-name = "pa_nr_sdr1_scg_dsc";
				};

				pa_nr_sdr1_sub1_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4b9>;
					qcom,qmi-dev-name = "pa_nr_sdr1_sub1_dsc";
				};

				sdr0_lte_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x49f>;
					qcom,qmi-dev-name = "sdr0_lte_dsc";
				};

				sdr0_nr_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a1>;
					qcom,qmi-dev-name = "sdr0_nr_dsc";
				};

				sdr0_nr_scg_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a3>;
					qcom,qmi-dev-name = "sdr0_nr_scg_dsc";
				};

				sdr1_lte_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a0>;
					qcom,qmi-dev-name = "sdr1_lte_dsc";
				};

				sdr1_nr_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a2>;
					qcom,qmi-dev-name = "sdr1_nr_dsc";
				};

				sdr1_nr_scg_dsc {
					#cooling-cells = <0x2>;
					phandle = <0x4a4>;
					qcom,qmi-dev-name = "sdr1_nr_scg_dsc";
				};

				wlan {
					#cooling-cells = <0x2>;
					phandle = <0x4b0>;
					qcom,qmi-dev-name = "wlan";
				};
			};
		};

		qmi-ts-sensors {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,qmi-sensors";
			phandle = <0x8e>;

			modem {
				qcom,instance-id = <0x0>;
				qcom,qmi-sensor-names = "pa", "pa_1", "modem_bcl_warn", "sdr0_pa", "sdr0", "sdr1_pa", "sdr1", "mmw0", "mmw1", "mmw2", "mmw3", "mmw_pa1", "mmw_pa2", "mmw_pa3", "mmw_ific0", "epm0", "epm1", "epm2", "epm3", "epm4", "epm5", "epm6", "epm7", "sdr_mmw_therm", "sub1_modem_cfg", "sub1_lte_cc", "sub1_mcg_fr1_cc", "sub1_mcg_fr2_cc", "sub1_scg_fr1_cc", "sub1_scg_fr2_cc";
			};
		};

		qrng@10c3000 {
			compatible = "qcom,msm-rng";
			phandle = <0x33d>;
			qcom,no-clock-support;
			qcom,no-qrng-config;
			reg = <0x10c3000 0x1000>;
		};

		qrtr-gunyah-oemvm {
			compatible = "qcom,qrtr-gunyah";
			gunyah-label = <0x8>;
			peer-name = <0x4>;
			qcom,master;
		};

		qrtr-gunyah-tvm {
			compatible = "qcom,qrtr-gunyah";
			gunyah-label = <0x3>;
			peer-name = <0x2>;
			qcom,master;
		};

		qseecom@c1700000 {
			compatible = "qcom,qseecom";
			memory-region = <0x39>;
			phandle = <0x33a>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qseecom_mem = <0x39>;
			qseecom_ta_mem = <0x3a>;
			user_contig_mem = <0x3b>;
		};

		remoteproc-adsp@03000000 {
			clock-names = "xo";
			clocks = <0x38 0x0>;
			compatible = "qcom,kalama-adsp-pas";
			cx-supply = <0x63>;
			cx-uV-uA = <0x180 0x0>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			interconnects = <0x65 0x29 0x3d 0x200 0x3c 0x27 0x3d 0x200>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x42 0x6 0x1 0x68 0x0 0x0 0x68 0x2 0x0 0x68 0x1 0x0 0x68 0x3 0x0 0x68 0x7 0x0>;
			memory-region = <0x66 0x67>;
			mx-supply = <0x64>;
			mx-uV-uA = <0x180 0x0>;
			phandle = <0x3b3>;
			qcom,qmp = <0x5c>;
			qcom,signal-aop;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x69 0x0>;
			reg = <0x3000000 0x10000>;
			reg-names = "cx", "mx";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x40>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x40 0x3 0x0>;
				phandle = <0x3b4>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,no-wake-svc = <0x190>;
				};

				qcom,gpr {
					compatible = "qcom,gpr";
					phandle = <0x4ff>;
					qcom,glink-channels = "adsp_apps";
					qcom,intents = <0x200 0x14>;
					reg = <0x2>;

					audio-pkt {
						compatible = "qcom,audio-pkt";
						qcom,audiopkt-ch-name = "apr_audio_svc";
						reg = <0x17>;
					};

					q6prm {
						compatible = "qcom,audio_prm";
						phandle = <0x500>;
						reg = <0x7>;
					};

					spf_core {
						compatible = "qcom,spf_core";
						reg = <0x3>;
					};
				};

				qcom,msm_adspsleepmon_rpmsg {
					compatible = "qcom,msm-adspsleepmon-rpmsg";
					qcom,glink-channels = "sleepmonglink-apps-adsp";
					qcom,intents = <0x1000 0x8>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x5 0xc00 0x3 0x2000 0x1>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};
			};
		};

		remoteproc-cdsp@32300000 {
			clock-names = "xo";
			clocks = <0x38 0x0>;
			compatible = "qcom,kalama-cdsp-pas";
			cx-supply = <0x23>;
			cx-uV-uA = <0x180 0x186a0>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			interconnects = <0x6d 0x2a 0x3d 0x200 0x3c 0x27 0x3d 0x200>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x1 0x0 0x242 0x1 0x6e 0x0 0x0 0x6e 0x2 0x0 0x6e 0x1 0x0 0x6e 0x3 0x0 0x6e 0x7 0x0>;
			memory-region = <0x6b 0x6c>;
			mx-supply = <0x27>;
			mx-uV-uA = <0x180 0x186a0>;
			nsp-supply = <0x6a>;
			nsp-uV-uA = <0x180 0x186a0>;
			phandle = <0x61>;
			qcom,qmp = <0x5c>;
			qcom,signal-aop;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x6f 0x0>;
			reg = <0x32300000 0x10000>;
			reg-names = "cx", "mx", "nsp";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x40>;
				interrupts = <0x6 0x0 0x1>;
				label = "cdsp";
				mbox-names = "cdsp_smem";
				mboxes = <0x40 0x6 0x0>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x3b5>;
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};
		};

		remoteproc-mss@04080000 {
			clock-names = "xo";
			clocks = <0x38 0x0>;
			compatible = "qcom,kalama-modem-pas";
			cx-supply = <0x23>;
			cx-uV-uA = <0x180 0x186a0>;
			interconnect-names = "rproc_ddr", "crypto_ddr";
			interconnects = <0x3d 0x3 0x3d 0x200 0x3c 0x27 0x3d 0x200>;
			interrupt-names = "wdog", "fatal", "handover", "ready", "stop-ack", "shutdown-ack";
			interrupts-extended = <0x1 0x0 0x108 0x1 0x75 0x0 0x0 0x75 0x2 0x0 0x75 0x1 0x0 0x75 0x3 0x0 0x75 0x7 0x0>;
			memory-region = <0x71 0x72 0x73>;
			mpss_dsm_mem_reg = <0x74>;
			mx-supply = <0x70>;
			mx-uV-uA = <0x140 0x186a0>;
			phandle = <0x3b6>;
			qcom,qmp = <0x5c>;
			qcom,signal-aop;
			qcom,smem-state-names = "stop";
			qcom,smem-states = <0x76 0x0>;
			reg = <0x4080000 0x10000>;
			reg-names = "cx", "mx";
			status = "ok";

			glink-edge {
				interrupt-parent = <0x40>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x40 0x2 0x0>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,low-latency;
				};
			};
		};

		remoteproc-spss@1880000 {
			clock-names = "xo";
			clocks = <0x38 0x0>;
			compatible = "qcom,kalama-spss-pas";
			cx-supply = <0x23>;
			cx-uV-uA = <0x180 0x186a0>;
			interconnect-names = "crypto_ddr";
			interconnects = <0x3c 0x27 0x3d 0x200>;
			interrupts = <0x0 0x160 0x1>;
			memory-region = <0x3f>;
			phandle = <0x41>;
			qcom,extra-size = <0x1000>;
			qcom,proxy-clock-names = "xo";
			qcom,spss-scsr-bits = <0x18 0x19>;
			ranges;
			reg = <0x188101c 0x4 0x1881024 0x4 0x1881028 0x4 0x188103c 0x4 0x1881100 0x4 0x1882014 0x4>;
			reg-names = "sp2soc_irq_status", "sp2soc_irq_clr", "sp2soc_irq_mask", "rmb_err", "rmb_general_purpose", "rmb_err_spare2";
			status = "disabled";

			glink-edge {
				interrupt-parent = <0x40>;
				interrupts = <0x10 0x0 0x1>;
				label = "spss";
				mbox-names = "spss_spss";
				mboxes = <0x40 0x10 0x0>;
				qcom,glink-label = "spss";
				qcom,remote-pid = <0x8>;
				reg = <0x1885008 0x8 0x1885010 0x4>;
				reg-names = "qcom,spss-addr", "qcom,spss-size";
			};
		};

		replicator@10046000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator_qdss";
			phandle = <0x429>;
			reg = <0x10046000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x1c4>;
						remote-endpoint = <0x1c6>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						phandle = <0x1c8>;
						remote-endpoint = <0x1c7>;
					};
				};
			};
		};

		replicator@1004e000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator_etr";
			phandle = <0x42a>;
			reg = <0x1004e000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x1c7>;
						remote-endpoint = <0x1c8>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1cc>;
						remote-endpoint = <0x1c9>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1cd>;
						remote-endpoint = <0x1ca>;
					};
				};
			};
		};

		replicator@10b06000 {
			arm,primecell-periphid = <0xbb909>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator_swao";
			phandle = <0x428>;
			qcom,replicator-loses-context;
			reg = <0x10b06000 0x1000>;
			reg-names = "replicator-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x1c2>;
						remote-endpoint = <0x1c3>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {

					endpoint {
						phandle = <0x1c6>;
						remote-endpoint = <0x1c4>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1c0>;
						remote-endpoint = <0x1c5>;
					};
				};
			};
		};

		sdhc2-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x54>;

			opp-100000000 {
				opp-avg-kBps = <0xc350 0x0>;
				opp-hz = <0x0 0x5f5e100>;
				opp-peak-kBps = <0x27100 0x186a0>;
			};

			opp-202000000 {
				opp-avg-kBps = <0x19640 0x0>;
				opp-hz = <0x0 0xc0a4680>;
				opp-peak-kBps = <0x30d40 0x1d4c0>;
			};
		};

		sdhci@8804000 {
			bus-width = <0x4>;
			clock-names = "iface", "core";
			clocks = <0x37 0x83 0x37 0x84>;
			compatible = "qcom,sdhci-msm-v5";
			dma-coherent;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			interconnects = <0x3c 0x31 0x3d 0x200 0x52 0x2 0x53 0x21f>;
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0xcf 0x4 0x0 0xdf 0x4>;
			iommus = <0x3e 0x540 0x0>;
			no-mmc;
			no-sdio;
			operating-points-v2 = <0x54>;
			phandle = <0x3ad>;
			qcom,dll-hsr-list = <0x7442c 0x0 0x10 0x90106c0 0x80040868>;
			qcom,dll_lock_bist_fail_wa;
			qcom,restore-after-cx-collapse;
			qcom,uses_level_shifter;
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";

			qos0 {
				mask = <0xf0>;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x2c>;
			};
		};

		shared_ice {
			phandle = <0x58>;

			alg1 {
				alg-name = "alg1";
				rx-alloc-percent = <0x3c>;
				status = "disabled";
			};

			alg2 {
				alg-name = "alg2";
				status = "ok";
			};

			alg3 {
				alg-name = "alg3";
				num-core = <0x11 0x11 0xa 0x7>;
				status = "disabled";
			};
		};

		slim@6C40000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,slim-ngd-v1.5.0";
			dma-names = "rx", "tx";
			dmas = <0x22 0x3 0x22 0x4>;
			interrupts = <0x0 0xa3 0x4>;
			phandle = <0x50c>;
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x430>;
			reg = <0x6c40000 0x2c000 0x6c8a000 0x1000>;
			reg-names = "ctrl", "slimbus_remote_mem";
			status = "ok";

			ngd@1 {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				reg = <0x1>;

				btfmslim-driver {
					compatible = "slim217,221";
					phandle = <0x50d>;
					reg = <0x1 0x0>;
				};
			};
		};

		snoc {
			atid = <0x7d>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			phandle = <0x3e4>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x1a8>;
						remote-endpoint = <0xfa>;
					};
				};
			};
		};

		soc-sleep-stats@c3f0000 {
			compatible = "qcom,rpmh-sleep-stats";
			ddr-freq-update;
			mbox-names = "aop";
			mboxes = <0x60 0x0>;
			qcom,drv-max = <0x14>;
			reg = <0xc3f0000 0x400>;
			ss-name = "modem", "adsp", "adsp_island", "cdsp", "apss";
		};

		spf_core_platform {
			compatible = "qcom,spf-core-platform";
			phandle = <0x4f0>;

			lpass-cdc {
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				clocks = <0x4ea 0x0 0x4eb 0x0>;
				compatible = "qcom,lpass-cdc";
				phandle = <0x4f4>;

				lpass-cdc-clk-rsc-mngr {
					compatible = "qcom,lpass-cdc-clk-rsc-mngr";
				};

				rx-macro@6AC0000 {
					phandle = <0x4f8>;

					rx_swr_master {
						phandle = <0x4f9>;
					};
				};

				tx-macro@6AE0000 {
					phandle = <0x4f7>;
				};

				va-macro@6D44000 {
					phandle = <0x4f5>;

					va_swr_master {
						phandle = <0x4f6>;
					};
				};

				wsa-macro@6B00000 {
					phandle = <0x4fa>;

					wsa_swr_master {
						phandle = <0x4fb>;
					};
				};

				wsa2-macro@6AA0000 {
					phandle = <0x4fc>;

					wsa2_swr_master {
						phandle = <0x4fd>;
					};
				};
			};

			lpi_pinctrl@6E80000 {
				#gpio-cells = <0x2>;
				clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
				clocks = <0x4ea 0x0 0x4eb 0x0>;
				compatible = "qcom,lpi-pinctrl";
				gpio-controller;
				phandle = <0x4f3>;
				qcom,gpios-count = <0x17>;
				qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000 0x13000 0x14000 0x15000 0x16000>;
				qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x10 0x12 0x0 0x0 0x6 0x14 0x16 0x0 0x0 0x0 0x0 0x0 0x0>;
				qcom,slew-reg = <0x725a000 0x0>;
				reg = <0x6e80000 0x0>;
			};

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				dma-coherent;
				iommus = <0x3e 0x1001 0x80 0x3e 0x1061 0x0>;
				phandle = <0x4f1>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,msm-audio-ion-cma {
				compatible = "qcom,msm-audio-ion-cma";
				phandle = <0x4f2>;
			};

			sound {
				clock-names = "lpass_audio_hw_vote";
				clocks = <0x4eb 0x0>;
				compatible = "qcom,kalama-asoc-snd";
				fsa4480-i2c-handle = <0x48a>;
				phandle = <0x4fe>;
				qcom,afe-rxtx-lb = <0x0>;
				qcom,auxpcm-audio-intf = <0x1>;
				qcom,ext-disp-audio-rx = <0x0>;
				qcom,mi2s-audio-intf = <0x1>;
				qcom,wcn-bt = <0x0>;
			};
		};

		ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux", "pipe_clk_ext_src", "ref_clk_src", "ref_clk", "com_aux_clk";
			clocks = <0x37 0xa2 0x37 0xa5 0x37 0xa6 0x4c 0x38 0x1b 0x4f 0x5 0x37 0xa4>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0x2d>;
			phandle = <0x29c>;
			pinctrl-0 = <0x29f>;
			pinctrl-names = "default";
			qcom,qmp-phy-init-seq = <0x1000 0xc0 0x1004 0x1 0x1010 0x2 0x1014 0x16 0x1018 0x36 0x101c 0x4 0x1020 0x16 0x1024 0x41 0x1028 0x41 0x102c 0x0 0x1030 0x55 0x1034 0x75 0x1038 0x1 0x103c 0x1 0x1048 0x25 0x104c 0x2 0x1050 0x5c 0x1054 0xf 0x1058 0x5c 0x105c 0xf 0x1060 0xc0 0x1064 0x1 0x1070 0x2 0x1074 0x16 0x1078 0x36 0x1080 0x8 0x1084 0x1a 0x1088 0x41 0x108c 0x0 0x1090 0x55 0x1094 0x75 0x1098 0x1 0x10a8 0x25 0x10ac 0x2 0x10bc 0xa 0x10c0 0x1 0x10cc 0x62 0x10d0 0x2 0x10e8 0xc 0x1110 0x1a 0x1124 0x14 0x1140 0x4 0x1170 0x20 0x1174 0x16 0x11a4 0xb6 0x11a8 0x4b 0x11ac 0x37 0x11b4 0xc 0x1234 0x0 0x1238 0x0 0x123c 0x1f 0x1240 0x9 0x1284 0xf5 0x128c 0x3f 0x1290 0x3f 0x1294 0x5f 0x12a4 0x12 0x12e4 0x21 0x1408 0xa 0x1414 0x6 0x1430 0x2f 0x1434 0x7f 0x143c 0xff 0x1440 0xf 0x1444 0x99 0x144c 0x8 0x1450 0x8 0x1454 0x0 0x1458 0xa 0x1460 0xa0 0x14d4 0x54 0x14d8 0xf 0x14dc 0x13 0x14ec 0xf 0x14f0 0x4a 0x14f4 0xa 0x14f8 0x7 0x14fc 0x0 0x1510 0x47 0x151c 0x4 0x1524 0xe 0x155c 0x3f 0x1560 0xbf 0x1564 0xff 0x1568 0xdf 0x156c 0xed 0x1570 0xdc 0x1574 0x5c 0x1578 0x9c 0x157c 0x1d 0x1580 0x9 0x15a0 0x4 0x15a4 0x38 0x15a8 0xc 0x15b0 0x10 0x15e4 0x14 0x15f8 0x8 0x1634 0x0 0x1638 0x0 0x163c 0x1f 0x1640 0x9 0x1684 0xf5 0x168c 0x3f 0x1690 0x3f 0x1694 0x5f 0x16a4 0x12 0x16e4 0x5 0x1808 0xa 0x1814 0x6 0x1830 0x2f 0x1834 0x7f 0x183c 0xff 0x1840 0xf 0x1844 0x99 0x184c 0x8 0x1850 0x8 0x1854 0x0 0x1858 0xa 0x1860 0xa0 0x18d4 0x54 0x18d8 0xf 0x18dc 0x13 0x18ec 0xf 0x18f0 0x4a 0x18f4 0xa 0x18f8 0x7 0x18fc 0x0 0x1910 0x47 0x191c 0x4 0x1924 0xe 0x195c 0xbf 0x1960 0xbf 0x1964 0xbf 0x1968 0xdf 0x196c 0xfd 0x1970 0xdc 0x1974 0x5c 0x1978 0x9c 0x197c 0x1d 0x1980 0x9 0x19a0 0x4 0x19a4 0x38 0x19a8 0xc 0x19b0 0x10 0x19e4 0x14 0x19f8 0x8 0x1cc4 0xc4 0x1cc8 0x89 0x1ccc 0x20 0x1cd8 0x13 0x1cdc 0x21 0x1d38 0x1f 0x1d6c 0x18 0x1d88 0x99 0x1d90 0xe7 0x1d94 0x3 0x1db0 0xa 0x1dc0 0x88 0x1dc4 0x13 0x1dd0 0xc 0x1ddc 0x4b 0x1dec 0x10 0x1f00 0x68 0x1f18 0xf8 0x1f3c 0x7 0x1f40 0x40 0x1f44 0x0>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x8 0x4 0x1c 0x0 0x10 0x1e00>;
			qcom,vdd-max-load-uA = <0xb798>;
			qcom,vdd-voltage-level = <0x0 0xdea80 0xdea80>;
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x37 0x1a 0x37 0x1c>;
			usb3_dp_phy_gdsc-supply = <0x29e>;
			vdd-supply = <0x29d>;
		};

		ssusb@a600000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x299>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk";
			clocks = <0x37 0x9c 0x37 0xb 0x37 0x3 0x37 0x9e 0x37 0xa1>;
			compatible = "qcom,dwc-usb3-msm";
			extcon = <0x29a>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x57 0x34 0x3d 0x200 0x57 0x34 0x53 0x212 0x52 0x2 0x53 0x226>;
			interrupt-names = "pwr_event_irq", "dp_hs_phy_irq", "dm_hs_phy_irq", "ss_phy_irq";
			interrupts-extended = <0x1 0x0 0x82 0x4 0x42 0xe 0x1 0x42 0xf 0x1 0x42 0x11 0x4>;
			phandle = <0x492>;
			qcom,core-clk-rate = <0xbebc200>;
			qcom,core-clk-rate-disconnected = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,dis-sending-cm-l1-quirk;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,pm-qos-latency = <0x2>;
			qcom,use-eusb2-phy;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa600000 0x100000 0x1fc6000 0x4>;
			reg-names = "core_base", "tcsr_dyn_en_dis";
			reset-names = "core_reset";
			resets = <0x37 0x19>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				dma-coherent;
				dr_mode = "otg";
				interrupts = <0x0 0x85 0x4>;
				iommus = <0x3e 0x40 0x0>;
				maximum-speed = "super-speed-plus";
				qcom,iommu-dma = "atomic";
				qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
				reg = <0xa600000 0xd93c>;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [00];
				snps,is-utmi-l1-suspend;
				snps,ssp-u3-u0-quirk;
				snps,usb2-gadget-lpm-disable;
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-phy = <0x29b 0x29c>;
				usb-role-switch;
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0x84 0x4>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0xa704000 0x18000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x10064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		stm@10002000 {
			arm,primecell-periphid = <0xbb962>;
			atid = <0x10>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x3e6>;
			reg = <0x10002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a9>;
						remote-endpoint = <0xfc>;
					};
				};
			};
		};

		subsystem-sleep-stats@c3f0000 {
			compatible = "qcom,subsystem-sleep-stats";
			ddr-freq-update;
			reg = <0xc3f0000 0x400>;
		};

		sys-pm-vx@c320000 {
			compatible = "qcom,sys-pm-violators", "qcom,sys-pm-kalama";
			mbox-names = "aop";
			mboxes = <0x60 0x0>;
			reg = <0xc320000 0x400>;
		};

		syscon@152020 {
			compatible = "syscon";
			phandle = <0x2bb>;
			reg = <0x152020 0x4>;
		};

		syscon@17A80000 {
			compatible = "syscon";
			phandle = <0x4d>;
			reg = <0x17a80000 0x21000>;
		};

		syscon@1f40000 {
			compatible = "syscon";
			phandle = <0x59>;
			reg = <0x1f40000 0x20000>;
		};

		syscon@1fc0000 {
			compatible = "syscon";
			phandle = <0x2>;
			reg = <0x1fc0000 0x30000>;
		};

		syscon@240ba000 {
			compatible = "syscon";
			phandle = <0x51>;
			reg = <0x240ba000 0x54>;
		};

		syscon@3d99058 {
			compatible = "syscon";
			phandle = <0x2bf>;
			reg = <0x3d99058 0x4>;
		};

		syscon@3d99358 {
			compatible = "syscon";
			phandle = <0x2c0>;
			reg = <0x3d99358 0x4>;
		};

		syscon@3d99504 {
			compatible = "syscon";
			phandle = <0x2be>;
			reg = <0x3d99504 0x4>;
		};

		syscon@3d9953c {
			compatible = "syscon";
			phandle = <0x2bd>;
			reg = <0x3d9953c 0x4>;
		};

		syscon@3d9958c {
			compatible = "syscon";
			phandle = <0x2c1>;
			reg = <0x3d9958c 0x4>;
		};

		tgu@10b0e000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-ipcb";
			phandle = <0x45e>;
			reg = <0x10b0e000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		tgu@10b0f000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-spmi0";
			phandle = <0x45f>;
			reg = <0x10b0f000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x9>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		tgu@10b10000 {
			arm,primecell-periphid = <0xbb999>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-spmi1";
			phandle = <0x460>;
			reg = <0x10b10000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x9>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x3c2>;

			aoss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8f 0x0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			aoss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0x0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			aoss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xcb 0x0>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			bcl_warn {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x1f>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0xe>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0xf>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0x1>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0x2>;

				cooling-maps {

					cpu01_cdev {
						cooling-device = <0xb2 0x1 0x1>;
						trip = <0xb1>;
					};

					cpu01_cdev1 {
						cooling-device = <0xb4 0x1 0x1>;
						trip = <0xb3>;
					};
				};

				trips {

					cpu1-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0xb1>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu1-emerg1-cfg {
						hysteresis = <0x2ee0>;
						phandle = <0xb3>;
						temperature = <0x1b580>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0x3>;

				cooling-maps {

					cpu02_cdev {
						cooling-device = <0xb6 0x1 0x1>;
						trip = <0xb5>;
					};

					cpu02_cdev1 {
						cooling-device = <0xb8 0x1 0x1>;
						trip = <0xb7>;
					};
				};

				trips {

					cpu2-emerg-cfg {
						hysteresis = <0x2710>;
						phandle = <0xb5>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu2-emerg1-cfg {
						hysteresis = <0x2ee0>;
						phandle = <0xb7>;
						temperature = <0x1b580>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8f 0x5>;

				cooling-maps {

					cpu10_cdev {
						cooling-device = <0x91 0x1 0x1>;
						trip = <0x90>;
					};

					cpu10_cdev1 {
						cooling-device = <0x93 0x1 0x1>;
						trip = <0x92>;
					};
				};

				trips {

					cpu3-emerg0-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x92>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu3-emerg0-cfg {
						hysteresis = <0x1f40>;
						phandle = <0x90>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8f 0x6>;

				cooling-maps {

					cpu11_cdev {
						cooling-device = <0x91 0x1 0x1>;
						trip = <0x94>;
					};

					cpu11_cdev1 {
						cooling-device = <0x93 0x1 0x1>;
						trip = <0x95>;
					};
				};

				trips {

					cpu3-emerg1-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x95>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu3-emerg1-cfg {
						hysteresis = <0x1f40>;
						phandle = <0x94>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-10 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x8f 0xf>;

				cooling-maps {

					cpu110_cdev {
						cooling-device = <0xa9 0x1 0x1>;
						trip = <0xae>;
					};

					cpu110_cdev1 {
						cooling-device = <0xab 0x1 0x1>;
						trip = <0xaf>;
					};
				};

				trips {

					cpu7-emerg2-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0xaf>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu7-emerg2-cfg {
						hysteresis = <0x1f40>;
						phandle = <0xae>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x8f 0x7>;

				cooling-maps {

					cpu12_cdev {
						cooling-device = <0x97 0x1 0x1>;
						trip = <0x96>;
					};

					cpu12_cdev1 {
						cooling-device = <0x99 0x1 0x1>;
						trip = <0x98>;
					};
				};

				trips {

					cpu4-emerg0-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x98>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu4-emerg0-cfg {
						hysteresis = <0x1f40>;
						phandle = <0x96>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x8f 0x8>;

				cooling-maps {

					cpu13_cdev {
						cooling-device = <0x97 0x1 0x1>;
						trip = <0x9a>;
					};

					cpu13_cdev1 {
						cooling-device = <0x99 0x1 0x1>;
						trip = <0x9b>;
					};
				};

				trips {

					cpu4-emerg1-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x9b>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu4-emerg1-cfg {
						hysteresis = <0x1f40>;
						phandle = <0x9a>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-4 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x8f 0x9>;

				cooling-maps {

					cpu14_cdev {
						cooling-device = <0x9d 0x1 0x1>;
						trip = <0x9c>;
					};

					cpu14_cdev1 {
						cooling-device = <0x9f 0x1 0x1>;
						trip = <0x9e>;
					};
				};

				trips {

					cpu5-emerg0-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0x9e>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu5-emerg0-cfg {
						hysteresis = <0x1f40>;
						phandle = <0x9c>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-5 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x8f 0xa>;

				cooling-maps {

					cpu15_cdev {
						cooling-device = <0x9d 0x1 0x1>;
						trip = <0xa0>;
					};

					cpu15_cdev1 {
						cooling-device = <0x9f 0x1 0x1>;
						trip = <0xa1>;
					};
				};

				trips {

					cpu5-emerg1-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0xa1>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu5-emerg1-cfg {
						hysteresis = <0x1f40>;
						phandle = <0xa0>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-6 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x8f 0xb>;

				cooling-maps {

					cpu16_cdev {
						cooling-device = <0xa3 0x1 0x1>;
						trip = <0xa2>;
					};

					cpu16_cdev1 {
						cooling-device = <0xa5 0x1 0x1>;
						trip = <0xa4>;
					};
				};

				trips {

					cpu6-emerg0-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0xa4>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu6-emerg0-cfg {
						hysteresis = <0x1f40>;
						phandle = <0xa2>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-7 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x8f 0xc>;

				cooling-maps {

					cpu17_cdev {
						cooling-device = <0xa3 0x1 0x1>;
						trip = <0xa6>;
					};

					cpu17_cdev1 {
						cooling-device = <0xa5 0x1 0x1>;
						trip = <0xa7>;
					};
				};

				trips {

					cpu6-emerg1-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0xa7>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu6-emerg1-cfg {
						hysteresis = <0x1f40>;
						phandle = <0xa6>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-8 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x8f 0xd>;

				cooling-maps {

					cpu18_cdev {
						cooling-device = <0xa9 0x1 0x1>;
						trip = <0xa8>;
					};

					cpu18_cdev1 {
						cooling-device = <0xab 0x1 0x1>;
						trip = <0xaa>;
					};
				};

				trips {

					cpu7-emerg0-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0xaa>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu7-emerg0-cfg {
						hysteresis = <0x1f40>;
						phandle = <0xa8>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-1-9 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0x8f 0xe>;

				cooling-maps {

					cpu19_cdev {
						cooling-device = <0xa9 0x1 0x1>;
						trip = <0xac>;
					};

					cpu19_cdev1 {
						cooling-device = <0xab 0x1 0x1>;
						trip = <0xad>;
					};
				};

				trips {

					cpu7-emerg1-1-cfg {
						hysteresis = <0x2710>;
						phandle = <0xad>;
						temperature = <0x1adb0>;
						type = "passive";
					};

					cpu7-emerg1-cfg {
						hysteresis = <0x1f40>;
						phandle = <0xac>;
						temperature = <0x1a5e0>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8f 0x1>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8f 0x2>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8f 0x3>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpuss-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8f 0x4>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			ddr {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xb0 0x9>;

				cooling-maps {

					ddr_cdev {
						cooling-device = <0xbf 0x5 0x5>;
						trip = <0xbe>;
					};

					gold_cdev {
						cooling-device = <0x1a 0xffffffff 0xffffffff>;
						trip = <0xbe>;
					};

					gold_plus_cdev {
						cooling-device = <0x1e 0xffffffff 0xffffffff>;
						trip = <0xbe>;
					};
				};

				trips {

					ddr0-config {
						hysteresis = <0x1388>;
						phandle = <0xbe>;
						temperature = <0x15f90>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			epm0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x40>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			epm1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x41>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			epm2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x42>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			epm3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x43>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			epm4 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x44>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			epm5 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x45>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			epm6 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x46>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			epm7 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x47>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			gpuss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xcb 0x1>;

				cooling-maps {

					gpu0_cdev {
						cooling-device = <0xcd 0x0 0xffffffff>;
						trip = <0xcc>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0xcc>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xcb 0x2>;

				cooling-maps {

					gpu1_cdev {
						cooling-device = <0xcd 0x0 0xffffffff>;
						trip = <0xce>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0xce>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xcb 0x3>;

				cooling-maps {

					gpu2_cdev {
						cooling-device = <0xcd 0x0 0xffffffff>;
						trip = <0xcf>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0xcf>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xcb 0x4>;

				cooling-maps {

					gpu3_cdev {
						cooling-device = <0xcd 0x0 0xffffffff>;
						trip = <0xd0>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0xd0>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-4 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xcb 0x5>;

				cooling-maps {

					gpu4_cdev {
						cooling-device = <0xcd 0x0 0xffffffff>;
						trip = <0xd1>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0xd1>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-5 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xcb 0x6>;

				cooling-maps {

					gpu5_cdev {
						cooling-device = <0xcd 0x0 0xffffffff>;
						trip = <0xd2>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0xd2>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-6 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xcb 0x7>;

				cooling-maps {

					gpu6_cdev {
						cooling-device = <0xcd 0x0 0xffffffff>;
						trip = <0xd3>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0xd3>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			gpuss-7 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xcb 0x8>;

				cooling-maps {

					gpu7_cdev {
						cooling-device = <0xcd 0x0 0xffffffff>;
						trip = <0xd4>;
					};
				};

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					tj_cfg {
						hysteresis = <0x1388>;
						phandle = <0xd4>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			mdmss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0xa>;

				cooling-maps {

					lte_cdev0 {
						cooling-device = <0xc1 0x8 0x8>;
						trip = <0xc0>;
					};

					lte_cdev2 {
						cooling-device = <0xc1 0xff 0xff>;
						trip = <0xc4>;
					};

					nr_cdev0 {
						cooling-device = <0xc3 0x6 0x6>;
						trip = <0xc0>;
					};

					nr_cdev2 {
						cooling-device = <0xc3 0xff 0xff>;
						trip = <0xc4>;
					};

					nr_scg_cdev0 {
						cooling-device = <0xc2 0xa 0xa>;
						trip = <0xc0>;
					};
				};

				trips {

					mdmss0-config0 {
						hysteresis = <0xbb8>;
						phandle = <0xc0>;
						temperature = <0x18e70>;
						type = "passive";
					};

					mdmss0-config1 {
						hysteresis = <0xbb8>;
						phandle = <0xc4>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0xb>;

				cooling-maps {

					lte_cdev0 {
						cooling-device = <0xc1 0x8 0x8>;
						trip = <0xc5>;
					};

					lte_cdev2 {
						cooling-device = <0xc1 0xff 0xff>;
						trip = <0xc6>;
					};

					nr_cdev0 {
						cooling-device = <0xc3 0x6 0x6>;
						trip = <0xc5>;
					};

					nr_cdev2 {
						cooling-device = <0xc3 0xff 0xff>;
						trip = <0xc6>;
					};

					nr_scg_cdev0 {
						cooling-device = <0xc2 0xa 0xa>;
						trip = <0xc5>;
					};
				};

				trips {

					mdmss1-config0 {
						hysteresis = <0xbb8>;
						phandle = <0xc5>;
						temperature = <0x18e70>;
						type = "passive";
					};

					mdmss1-config1 {
						hysteresis = <0xbb8>;
						phandle = <0xc6>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0xc>;

				cooling-maps {

					lte_cdev0 {
						cooling-device = <0xc1 0x8 0x8>;
						trip = <0xc7>;
					};

					lte_cdev2 {
						cooling-device = <0xc1 0xff 0xff>;
						trip = <0xc8>;
					};

					nr_cdev0 {
						cooling-device = <0xc3 0x6 0x6>;
						trip = <0xc7>;
					};

					nr_cdev2 {
						cooling-device = <0xc3 0xff 0xff>;
						trip = <0xc8>;
					};

					nr_scg_cdev0 {
						cooling-device = <0xc2 0xa 0xa>;
						trip = <0xc7>;
					};
				};

				trips {

					mdmss2-config0 {
						hysteresis = <0xbb8>;
						phandle = <0xc7>;
						temperature = <0x18e70>;
						type = "passive";
					};

					mdmss2-config1 {
						hysteresis = <0xbb8>;
						phandle = <0xc8>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mdmss-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0xd>;

				cooling-maps {

					lte_cdev0 {
						cooling-device = <0xc1 0x8 0x8>;
						trip = <0xc9>;
					};

					lte_cdev2 {
						cooling-device = <0xc1 0xff 0xff>;
						trip = <0xca>;
					};

					nr_cdev0 {
						cooling-device = <0xc3 0x6 0x6>;
						trip = <0xc9>;
					};

					nr_cdev2 {
						cooling-device = <0xc3 0xff 0xff>;
						trip = <0xca>;
					};

					nr_scg_cdev0 {
						cooling-device = <0xc2 0xa 0xa>;
						trip = <0xc9>;
					};
				};

				trips {

					mdmss3-config0 {
						hysteresis = <0xbb8>;
						phandle = <0xc9>;
						temperature = <0x18e70>;
						type = "passive";
					};

					mdmss3-config1 {
						hysteresis = <0xbb8>;
						phandle = <0xca>;
						temperature = <0x19a28>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x2e>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x2f>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x30>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x31>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw_ific0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x32>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw_pa1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x1a>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw_pa2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x1b>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			mmw_pa3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x1c>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xb0 0x4>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0xba 0xffffffff 0xffffffff>;
						trip = <0xb9>;
					};
				};

				trips {

					junction-config {
						hysteresis = <0x1388>;
						phandle = <0xb9>;
						temperature = <0x17318>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xb0 0x5>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0xba 0xffffffff 0xffffffff>;
						trip = <0xbb>;
					};
				};

				trips {

					junction-config {
						hysteresis = <0x1388>;
						phandle = <0xbb>;
						temperature = <0x17318>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xb0 0x6>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0xba 0xffffffff 0xffffffff>;
						trip = <0xbc>;
					};
				};

				trips {

					junction-config {
						hysteresis = <0x1388>;
						phandle = <0xbc>;
						temperature = <0x17318>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			nspss-3 {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-sensors = <0xb0 0x7>;

				cooling-maps {

					nsp_cdev {
						cooling-device = <0xba 0xffffffff 0xffffffff>;
						trip = <0xbd>;
					};
				};

				trips {

					junction-config {
						hysteresis = <0x1388>;
						phandle = <0xbd>;
						temperature = <0x17318>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x0>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x1>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x26>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr0_pa {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x48>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x2d>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr1_pa {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x49>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdr_mmw_therm {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x1d>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					thermal-hal-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_lte_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x34>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr1_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x35>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_mcg_fr2_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x36>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_modem_cfg {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x33>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr1_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x37>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sub1_scg_fr2_cc {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0x8e 0x38>;

				trips {

					thermal-engine-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			video {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-sensors = <0xb0 0x8>;

				trips {

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};

					thermal-engine-config {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0xd 0xff08 0x1 0xe 0xff08 0x1 0xb 0xff08 0x1 0xc 0xff08>;
			phandle = <0x325>;
		};

		timer@17420000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			phandle = <0x32c>;
			ranges;
			reg = <0x17420000 0x1000>;

			frame@17421000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17421000 0x1000 0x17422000 0x1000>;
			};

			frame@17423000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17423000 0x1000>;
				status = "disabled";
			};

			frame@17425000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17425000 0x1000>;
				status = "disabled";
			};

			frame@17427000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17427000 0x1000>;
				status = "disabled";
			};

			frame@17429000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17429000 0x1000>;
				status = "disabled";
			};

			frame@1742b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x1742b000 0x1000>;
				status = "disabled";
			};

			frame@1742d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x1742d000 0x1000>;
				status = "disabled";
			};
		};

		tlmm-vm-mem-access {
			compatible = "qcom,tlmm-vm-mem-access";
			qcom,master;
			tlmm-vm-gpio-list = <0x79 0x56 0x0 0x79 0x57 0x0 0x79 0x85 0x0 0x79 0x89 0x0 0x79 0x2c 0x0 0x79 0x2d 0x0 0x79 0x2e 0x0 0x79 0x2f 0x0 0x79 0x18 0x0 0x79 0x19 0x0 0x79 0x5b 0x0 0x79 0x38 0x0 0x79 0x39 0x0 0x79 0x3a 0x0 0x79 0x3b 0x0 0x79 0xd 0x0 0x79 0x30 0x0>;
		};

		tlmm-vm-test {
			compatible = "qcom,tlmm-vm-test";
			qcom,master;
			tlmm-vm-gpio-list = <0x79 0x56 0x0 0x79 0x57 0x0 0x79 0x85 0x0 0x79 0x89 0x0 0x79 0x2c 0x0 0x79 0x2d 0x0 0x79 0x2e 0x0 0x79 0x2f 0x0 0x79 0x18 0x0 0x79 0x19 0x0 0x79 0x5b 0x0 0x79 0x38 0x0 0x79 0x39 0x0 0x79 0x3a 0x0 0x79 0x3b 0x0 0x79 0xd 0x0 0x79 0x30 0x0>;
		};

		tmc@10048000 {
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			byte-cntr-class-name = "coresight-tmc-etr-stream";
			byte-cntr-name = "byte-cntr";
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-csr = <0x1cb>;
			coresight-name = "coresight-tmc-etr";
			csr-atid-offset = <0xf8>;
			csr-irqctrl-offset = <0x6c>;
			dma-coherent;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10e 0x1>;
			iommus = <0x3e 0x4c0 0x20>;
			phandle = <0x42b>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			qcom,mem_support;
			qcom,sw-usb;
			reg = <0x10048000 0x1000 0x10064000 0x16000>;
			reg-names = "tmc-base", "bam-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x1c9>;
						remote-endpoint = <0x1cc>;
					};
				};
			};
		};

		tmc@1004f000 {
			arm,primecell-periphid = <0xbb961>;
			arm,scatter-gather;
			byte-cntr-class-name = "coresight-tmc-etr1-stream";
			byte-cntr-name = "byte-cntr1";
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-csr = <0x1cb>;
			coresight-name = "coresight-tmc-etr1";
			csr-atid-offset = <0x108>;
			csr-irqctrl-offset = <0x70>;
			dma-coherent;
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10d 0x1>;
			iommus = <0x3e 0x500 0x0>;
			phandle = <0x42c>;
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			qcom,mem_support;
			reg = <0x1004f000 0x1000>;
			reg-names = "tmc-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x1ca>;
						remote-endpoint = <0x1cd>;
					};
				};
			};
		};

		tmc@10b05000 {
			arm,primecell-periphid = <0xbb961>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tmc-etf";
			phandle = <0x427>;
			reg = <0x10b05000 0x1000>;
			reg-names = "tmc-base";

			in-ports {

				port {

					endpoint {
						phandle = <0x1bf>;
						remote-endpoint = <0x1c1>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1c3>;
						remote-endpoint = <0x1c2>;
					};
				};
			};
		};

		tpda@10004000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-qdss";
			phandle = <0x420>;
			qcom,tpda-atid = <0x41>;
			reg = <0x10004000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xfd>;
						remote-endpoint = <0x1a6>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xfb>;
						remote-endpoint = <0x1a5>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1aa>;
						remote-endpoint = <0x1a7>;
					};
				};
			};
		};

		tpda@10803000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-modem";
			phandle = <0x418>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x10803000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x10a>;
						remote-endpoint = <0x176>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x10b>;
						remote-endpoint = <0x177>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x17f>;
						remote-endpoint = <0x178>;
					};
				};
			};
		};

		tpda@10882000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-spss";
			phandle = <0x3eb>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x46>;
			reg = <0x10882000 0x1000>;
			reg-names = "tpda-base";
			status = "disabled";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x100>;
						remote-endpoint = <0x102>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x154>;
						remote-endpoint = <0x101>;
					};
				};
			};
		};

		tpda@109c1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl_south";
			phandle = <0x412>;
			qcom,cmb-elem-size = <0x1 0x20 0x2 0x20>;
			qcom,dsb-elem-size = <0x4 0x20>;
			qcom,tpda-atid = <0x4b>;
			reg = <0x109c1000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x110>;
						remote-endpoint = <0x163>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0xfe>;
						remote-endpoint = <0x164>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x103>;
						remote-endpoint = <0x165>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x167>;
						remote-endpoint = <0x166>;
					};
				};
			};
		};

		tpda@10ac1000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl_north";
			phandle = <0x416>;
			qcom,cmb-elem-size = <0x1 0x20>;
			qcom,dsb-elem-size = <0x2 0x20>;
			qcom,tpda-atid = <0x61>;
			reg = <0x10ac1000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x10f>;
						remote-endpoint = <0x16f>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x104>;
						remote-endpoint = <0x170>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x172>;
						remote-endpoint = <0x171>;
					};
				};
			};
		};

		tpda@10b08000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-aoss";
			phandle = <0x424>;
			qcom,cmb-elem-size = <0x0 0x40 0x1 0x40 0x2 0x40 0x3 0x40>;
			qcom,dsb-elem-size = <0x4 0x20>;
			qcom,tpda-atid = <0x47>;
			reg = <0x10b08000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0xe1>;
						remote-endpoint = <0x1b5>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0xe2>;
						remote-endpoint = <0x1b6>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0xe3>;
						remote-endpoint = <0x1b7>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0xe4>;
						remote-endpoint = <0x1b8>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0xf9>;
						remote-endpoint = <0x1b9>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1be>;
						remote-endpoint = <0x1ba>;
					};
				};
			};
		};

		tpda@10c2b000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl_center";
			phandle = <0x41e>;
			qcom,cmb-elem-size = <0x7 0x20 0x8 0x20 0xa 0x20 0xd 0x40 0xe 0x40 0x10 0x20 0x13 0x40 0x16 0x20 0x17 0x20 0x1b 0x40>;
			qcom,dsb-elem-size = <0x5 0x20 0x6 0x20 0x7 0x20 0x9 0x20 0xa 0x20 0xc 0x20 0xf 0x20 0x11 0x20 0x14 0x20 0x15 0x20 0x19 0x20 0x1a 0x20>;
			qcom,tpda-atid = <0x4e>;
			reg = <0x10c2b000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@10 {
					reg = <0x10>;

					endpoint {
						phandle = <0x151>;
						remote-endpoint = <0x191>;
					};
				};

				port@11 {
					reg = <0x11>;

					endpoint {
						phandle = <0x129>;
						remote-endpoint = <0x190>;
					};
				};

				port@13 {
					reg = <0x13>;

					endpoint {
						phandle = <0xf2>;
						remote-endpoint = <0x192>;
					};
				};

				port@14 {
					reg = <0x14>;

					endpoint {
						phandle = <0xf3>;
						remote-endpoint = <0x196>;
					};
				};

				port@15 {
					reg = <0x15>;

					endpoint {
						phandle = <0xf4>;
						remote-endpoint = <0x19e>;
					};
				};

				port@16 {
					reg = <0x16>;

					endpoint {
						phandle = <0xf5>;
						remote-endpoint = <0x194>;
					};
				};

				port@17 {
					reg = <0x17>;

					endpoint {
						phandle = <0xf6>;
						remote-endpoint = <0x193>;
					};
				};

				port@1a {
					reg = <0x1a>;

					endpoint {
						phandle = <0xf7>;
						remote-endpoint = <0x195>;
					};
				};

				port@1b {
					reg = <0x1b>;

					endpoint {
						phandle = <0xf8>;
						remote-endpoint = <0x197>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x133>;
						remote-endpoint = <0x199>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x141>;
						remote-endpoint = <0x198>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						phandle = <0x143>;
						remote-endpoint = <0x19b>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						phandle = <0x145>;
						remote-endpoint = <0x19a>;
					};
				};

				port@8 {
					reg = <0x8>;

					endpoint {
						phandle = <0x147>;
						remote-endpoint = <0x19d>;
					};
				};

				port@9 {
					reg = <0x9>;

					endpoint {
						phandle = <0x159>;
						remote-endpoint = <0x19c>;
					};
				};

				port@a {
					reg = <0xa>;

					endpoint {
						phandle = <0x15b>;
						remote-endpoint = <0x18b>;
					};
				};

				port@c {
					reg = <0xc>;

					endpoint {
						phandle = <0x15d>;
						remote-endpoint = <0x18d>;
					};
				};

				port@d {
					reg = <0xd>;

					endpoint {
						phandle = <0x15f>;
						remote-endpoint = <0x18c>;
					};
				};

				port@e {
					reg = <0xe>;

					endpoint {
						phandle = <0x161>;
						remote-endpoint = <0x18f>;
					};
				};

				port@f {
					reg = <0xf>;

					endpoint {
						phandle = <0x14f>;
						remote-endpoint = <0x18e>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x1a0>;
						remote-endpoint = <0x19f>;
					};
				};
			};
		};

		tpda@10cc4000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-tmess";
			phandle = <0x414>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x20>;
			qcom,tpda-atid = <0x55>;
			reg = <0x10cc4000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x111>;
						remote-endpoint = <0x16a>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x112>;
						remote-endpoint = <0x16b>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x113>;
						remote-endpoint = <0x169>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x16d>;
						remote-endpoint = <0x16c>;
					};
				};
			};
		};

		tpda@10d09000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-ddr-llcc";
			phandle = <0x400>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x20 0x3 0x20>;
			qcom,tpda-atid = <0x63>;
			reg = <0x10d09000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x115>;
						remote-endpoint = <0x119>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x116>;
						remote-endpoint = <0x11a>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x117>;
						remote-endpoint = <0x11b>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x118>;
						remote-endpoint = <0x11c>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x139>;
						remote-endpoint = <0x11d>;
					};
				};
			};
		};

		tpda@13863000 {
			arm,primecell-periphid = <0xbb969>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x41c>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x3 0x40>;
			qcom,dsb-elem-size = <0x2 0x20 0x4 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x13863000 0x1000>;
			reg-names = "tpda-base";

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x105>;
						remote-endpoint = <0x182>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x106>;
						remote-endpoint = <0x183>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x107>;
						remote-endpoint = <0x185>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x108>;
						remote-endpoint = <0x184>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x109>;
						remote-endpoint = <0x186>;
					};
				};
			};

			out-ports {

				port {

					endpoint {
						phandle = <0x189>;
						remote-endpoint = <0x187>;
					};
				};
			};
		};

		tpdm@10003000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x41>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x3e7>;
			qcom,hw-enable-check;
			reg = <0x10003000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a6>;
						remote-endpoint = <0xfd>;
					};
				};
			};
		};

		tpdm@1000f000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x41>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spdm";
			phandle = <0x3e5>;
			reg = <0x1000f000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1a5>;
						remote-endpoint = <0xfb>;
					};
				};
			};
		};

		tpdm@10800000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x43>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-0";
			phandle = <0x3f3>;
			reg = <0x10800000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x176>;
						remote-endpoint = <0x10a>;
					};
				};
			};
		};

		tpdm@10801000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x43>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-1";
			phandle = <0x3f4>;
			reg = <0x10801000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x177>;
						remote-endpoint = <0x10b>;
					};
				};
			};
		};

		tpdm@1082c000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gcc";
			phandle = <0x3de>;
			reg = <0x1082c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x19e>;
						remote-endpoint = <0xf4>;
					};
				};
			};
		};

		tpdm@10830000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-video";
			phandle = <0x15a>;
			reg = <0x10830000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x12c>;
						remote-endpoint = <0xea>;
					};
				};
			};
		};

		tpdm@10840000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x3df>;
			reg = <0x10840000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x194>;
						remote-endpoint = <0xf5>;
					};
				};
			};
		};

		tpdm@10841000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x3dc>;
			reg = <0x10841000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x192>;
						remote-endpoint = <0xf2>;
					};
				};
			};
		};

		tpdm@10844000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x3db>;
			reg = <0x10844000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x132>;
						remote-endpoint = <0xe5>;
					};
				};
			};
		};

		tpdm@10880000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x46>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-spss";
			phandle = <0x3ea>;
			reg = <0x10880000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x102>;
						remote-endpoint = <0x100>;
					};
				};
			};
		};

		tpdm@10900000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gpu";
			phandle = <0x12a>;
			reg = <0x10900000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x127>;
						remote-endpoint = <0xf1>;
					};
				};
			};
		};

		tpdm@10980000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0x150>;
			reg = <0x10980000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x14c>;
						remote-endpoint = <0xef>;
					};
				};
			};
		};

		tpdm@109c0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4b>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-south";
			phandle = <0x3ec>;
			reg = <0x109c0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x165>;
						remote-endpoint = <0x103>;
					};
				};
			};
		};

		tpdm@109d0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x3dd>;
			reg = <0x109d0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x196>;
						remote-endpoint = <0xf3>;
					};
				};
			};
		};

		tpdm@10ac0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x61>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-north";
			phandle = <0x3ed>;
			reg = <0x10ac0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x170>;
						remote-endpoint = <0x104>;
					};
				};
			};
		};

		tpdm@10b09000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-0";
			phandle = <0x3d7>;
			reg = <0x10b09000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1b5>;
						remote-endpoint = <0xe1>;
					};
				};
			};
		};

		tpdm@10b0a000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-1";
			phandle = <0x3d8>;
			reg = <0x10b0a000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1b6>;
						remote-endpoint = <0xe2>;
					};
				};
			};
		};

		tpdm@10b0b000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-2";
			phandle = <0x3d9>;
			reg = <0x10b0b000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1b7>;
						remote-endpoint = <0xe3>;
					};
				};
			};
		};

		tpdm@10b0c000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-prio-3";
			phandle = <0x3da>;
			reg = <0x10b0c000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1b8>;
						remote-endpoint = <0xe4>;
					};
				};
			};
		};

		tpdm@10b0d000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x47>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-1";
			phandle = <0x3e3>;
			reg = <0x10b0d000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x1b9>;
						remote-endpoint = <0xf9>;
					};
				};
			};
		};

		tpdm@10c08000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mm";
			phandle = <0x15e>;
			reg = <0x10c08000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x130>;
						remote-endpoint = <0xec>;
					};
				};
			};
		};

		tpdm@10c20000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x61>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-sdcc-2";
			phandle = <0x3f6>;
			reg = <0x10c20000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x16f>;
						remote-endpoint = <0x10f>;
					};
				};
			};
		};

		tpdm@10c21000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4b>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-sdcc-4";
			phandle = <0x3f7>;
			reg = <0x10c21000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x163>;
						remote-endpoint = <0x110>;
					};
				};
			};
		};

		tpdm@10c22000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ipa";
			phandle = <0x3e0>;
			reg = <0x10c22000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x193>;
						remote-endpoint = <0xf6>;
					};
				};
			};
		};

		tpdm@10c23000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4b>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ufs";
			phandle = <0x3e8>;
			reg = <0x10c23000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x164>;
						remote-endpoint = <0xfe>;
					};
				};
			};
		};

		tpdm@10c28000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dlct";
			phandle = <0x3e1>;
			reg = <0x10c28000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x195>;
						remote-endpoint = <0xf7>;
					};
				};
			};
		};

		tpdm@10c29000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ipcc";
			phandle = <0x3e2>;
			reg = <0x10c29000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x197>;
						remote-endpoint = <0xf8>;
					};
				};
			};
		};

		tpdm@10c38000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm";
			phandle = <0x160>;
			reg = <0x10c38000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x157>;
						remote-endpoint = <0xed>;
					};
				};
			};
		};

		tpdm@10c39000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-rdpm-mx";
			phandle = <0x162>;
			reg = <0x10c39000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x158>;
						remote-endpoint = <0xee>;
					};
				};
			};
		};

		tpdm@10c60000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mdss";
			phandle = <0x15c>;
			reg = <0x10c60000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x12f>;
						remote-endpoint = <0xeb>;
					};
				};
			};
		};

		tpdm@10cc0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x55>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-tmess-0";
			phandle = <0x3f9>;
			reg = <0x10cc0000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x16b>;
						remote-endpoint = <0x112>;
					};
				};
			};
		};

		tpdm@10cc1000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x55>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-tmess-1";
			phandle = <0x3fa>;
			qcom,hw-enable-check;
			reg = <0x10cc1000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x169>;
						remote-endpoint = <0x113>;
					};
				};
			};
		};

		tpdm@10cc9000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x55>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-tmess-prng";
			phandle = <0x3f8>;
			reg = <0x10cc9000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x16a>;
						remote-endpoint = <0x111>;
					};
				};
			};
		};

		tpdm@10d00000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr";
			phandle = <0x146>;
			reg = <0x10d00000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x13f>;
						remote-endpoint = <0xe8>;
					};
				};
			};
		};

		tpdm@10d01000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-shrm";
			phandle = <0x148>;
			reg = <0x10d01000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			out-ports {

				port {

					endpoint {
						phandle = <0x13e>;
						remote-endpoint = <0xe9>;
					};
				};
			};
		};

		tpdm@10d20000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch02";
			phandle = <0x142>;
			reg = <0x10d20000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x134>;
						remote-endpoint = <0xe6>;
					};
				};
			};
		};

		tpdm@10d30000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x4e>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr-ch13";
			phandle = <0x144>;
			reg = <0x10d30000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x136>;
						remote-endpoint = <0xe7>;
					};
				};
			};
		};

		tpdm@10d40000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x63>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llcc-0";
			phandle = <0x3fc>;
			reg = <0x10d40000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x119>;
						remote-endpoint = <0x115>;
					};
				};
			};
		};

		tpdm@10d41000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x63>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llcc-1";
			phandle = <0x3fd>;
			reg = <0x10d41000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x11a>;
						remote-endpoint = <0x116>;
					};
				};
			};
		};

		tpdm@10d42000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x63>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llcc-2";
			phandle = <0x3fe>;
			reg = <0x10d42000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x11b>;
						remote-endpoint = <0x117>;
					};
				};
			};
		};

		tpdm@10d43000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x63>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llcc-3";
			phandle = <0x3ff>;
			reg = <0x10d43000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x11c>;
						remote-endpoint = <0x118>;
					};
				};
			};
		};

		tpdm@13860000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-actpm";
			phandle = <0x3f1>;
			reg = <0x13860000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x184>;
						remote-endpoint = <0x108>;
					};
				};
			};
		};

		tpdm@13861000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x3f2>;
			reg = <0x13861000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x186>;
						remote-endpoint = <0x109>;
					};
				};
			};
		};

		tpdm@138a0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x3ee>;
			reg = <0x138a0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x182>;
						remote-endpoint = <0x105>;
					};
				};
			};
		};

		tpdm@138b0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-gold";
			phandle = <0x3ef>;
			reg = <0x138b0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x183>;
						remote-endpoint = <0x106>;
					};
				};
			};
		};

		tpdm@138c0000 {
			arm,primecell-periphid = <0xbb968>;
			atid = <0x42>;
			clock-names = "apb_pclk";
			clocks = <0x5c>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss-llm";
			phandle = <0x3f0>;
			reg = <0x138c0000 0x1000>;
			reg-names = "tpdm-base";

			out-ports {

				port {

					endpoint {
						phandle = <0x185>;
						remote-endpoint = <0x107>;
					};
				};
			};
		};

		tpdm_lpass_lpi {
			atid = <0x1a>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			phandle = <0x3d5>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x121>;
						remote-endpoint = <0xdf>;
					};
				};
			};
		};

		tpdm_lpicc {
			atid = <0x1b>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpicc";
			phandle = <0x3fb>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x11e>;
						remote-endpoint = <0x114>;
					};
				};
			};
		};

		tpdm_turing_llm {
			atid = <0x4e>;
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			phandle = <0x152>;
			qcom,dummy-source;

			out-ports {

				port {

					endpoint {
						phandle = <0x14d>;
						remote-endpoint = <0xf0>;
					};
				};
			};
		};

		trust_ui_vm_virt_be0@11 {
			phandle = <0x7d>;
			qcom,label = <0x11>;
			qcom,vm = <0x7c>;
		};

		trust_ui_vm_virt_be1@10 {
			phandle = <0x7e>;
			qcom,label = <0x10>;
			qcom,vm = <0x7c>;
		};

		tsens0@c271000 {
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens-v2";
			interrupt-names = "uplow", "critical";
			interrupts = <0x0 0x1fa 0x4 0x0 0x280 0x4>;
			phandle = <0x8f>;
			reg = <0xc271000 0x1ff 0xc222000 0x1ff>;
		};

		tsens1@c272000 {
			#qcom,sensors = <0x10>;
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens-v2";
			interrupt-names = "uplow", "critical";
			interrupts = <0x0 0x1fb 0x4 0x0 0x281 0x4>;
			phandle = <0xb0>;
			reg = <0xc272000 0x1ff 0xc223000 0x1ff>;
		};

		tsens2@c273000 {
			#qcom,sensors = <0x9>;
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens-v2";
			interrupt-names = "uplow", "critical";
			interrupts = <0x0 0x1fc 0x4 0x0 0x282 0x4>;
			phandle = <0xcb>;
			reg = <0xc273000 0x1ff 0xc224000 0x1ff>;
		};

		turing_etm0 {
			atid = <0x26 0x27>;
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			phandle = <0x3e9>;
			qcom,inst-id = <0xd>;

			out-ports {

				port {

					endpoint {
						phandle = <0x14a>;
						remote-endpoint = <0xff>;
					};
				};
			};
		};

		tz-log@146AA720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x33b>;
			qcom,hyplog-enabled;
			reg = <0x146aa720 0x3000>;
		};

		ufs_phy_rx_symbol_0_clk {
			#clock-cells = <0x0>;
			clock-frequency = <0x3e8>;
			clock-output-names = "ufs_phy_rx_symbol_0_clk";
			compatible = "fixed-clock";
			phandle = <0x49>;
		};

		ufs_phy_rx_symbol_1_clk {
			#clock-cells = <0x0>;
			clock-frequency = <0x3e8>;
			clock-output-names = "ufs_phy_rx_symbol_1_clk";
			compatible = "fixed-clock";
			phandle = <0x4a>;
		};

		ufs_phy_tx_symbol_0_clk {
			#clock-cells = <0x0>;
			clock-frequency = <0x3e8>;
			clock-output-names = "ufs_phy_tx_symbol_0_clk";
			compatible = "fixed-clock";
			phandle = <0x4b>;
		};

		ufshc@1d84000 {
			#reset-cells = <0x1>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk", "rx_lane1_sync_clk";
			clocks = <0x37 0x8a 0x37 0x1 0x37 0x89 0x37 0x99 0x37 0x8d 0x38 0x4 0x37 0x97 0x37 0x93 0x37 0x95>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			dma-coherent;
			freq-table-hz = <0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x47868c0 0x11e1a300 0x5f5e100 0x18054ac0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			interconnects = <0x57 0x33 0x3d 0x200 0x52 0x2 0x53 0x225>;
			interrupts = <0x0 0x109 0x4>;
			iommus = <0x3e 0x60 0x0>;
			lanes-per-direction = <0x2>;
			phandle = <0x55>;
			phy-names = "ufsphy";
			phys = <0x56>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "PWM_G5_L1", "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2", "PWM_G5_L2", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1", "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1", "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2", "HS_RA_G5_L2", "HS_RB_G5_L2", "MAX";
			qcom,iommu-dma = "fastmap";
			qcom,prime-mask = <0x80>;
			qcom,silver-mask = <0xf>;
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0x1e>;
			qcom,ufs-bus-bw,num-paths = <0x2>;
			qcom,ufs-bus-bw,vectors-KBps = <0x0 0x0 0x0 0x0 0x39a 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x39a0 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x39a0 0x0 0x3e8 0x0 0x7340 0x0 0x3e8 0x0 0x1f334 0x0 0x3e8 0x0 0x3e667 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x2c7b80 0x0 0x32000 0x0 0x3e667 0x0 0x3e8 0x0 0x7cccd 0x0 0x3e8 0x0 0x16c666 0x0 0x32000 0x0 0x2c7b80 0x0 0x64000 0x0 0x247ae 0x0 0x3e8 0x0 0x48ccd 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x2c7b80 0x0 0x32000 0x0 0x48ccd 0x0 0x3e8 0x0 0x9199a 0x0 0x3e8 0x0 0x16c666 0x0 0x32000 0x64000 0x2c7b80 0x0 0x64000 0x64000 0x591000 0x0 0xc8000 0x0 0x591000 0x0 0xc8000 0x0 0x74a000 0x0 0xc8000 0x0>;
			qcom,vccq-lpm-uV = <0x120160>;
			reg = <0x1d84000 0x3000 0x1d88000 0x8000 0x1d90000 0x9000>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			shared-ice-cfg = <0x58>;
			status = "disabled";

			qos0 {
				mask = <0xf0>;
				perf;
				vote = <0x2c>;
			};

			qos1 {
				mask = <0xf>;
				vote = <0x2c>;
			};
		};

		ufsphy_mem@1d80000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_aux_clk", "qref_clk", "rx_sym0_mux_clk", "rx_sym1_mux_clk", "tx_sym0_mux_clk", "rx_sym0_phy_clk", "rx_sym1_phy_clk", "tx_sym0_phy_clk";
			clocks = <0x38 0x1b 0x37 0x90 0x4f 0x2 0x37 0x94 0x37 0x96 0x37 0x98 0x37 0x93 0x37 0x95 0x37 0x97>;
			lanes-per-direction = <0x2>;
			phandle = <0x56>;
			reg = <0x1d80000 0x1934>;
			reg-names = "phy_mem";
			resets = <0x55 0x0>;
			status = "disabled";
		};

		usb3_phy_wrapper_gcc_usb30_pipe_clk {
			#clock-cells = <0x0>;
			clock-frequency = <0x3e8>;
			clock-output-names = "usb3_phy_wrapper_gcc_usb30_pipe_clk";
			compatible = "fixed-clock";
			phandle = <0x4c>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x3e 0x100b 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xb>;
		};

		va_mini_dump {
			compatible = "qcom,va-minidump";
			memory-region = <0x43>;
			status = "ok";
		};

		vote_lpass_audio_hw {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x4eb>;
			qcom,codec-ext-clk-src = <0xb>;
		};

		vote_lpass_core_hw {
			#clock-cells = <0x1>;
			compatible = "qcom,audio-ref-clk";
			phandle = <0x4ea>;
			qcom,codec-ext-clk-src = <0x9>;
		};
	};

	sram@17D09400 {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		compatible = "mmio-sram";
		phandle = <0x2e0>;
		ranges = <0x0 0x0 0x0 0x17d09400 0x0 0x400>;
		reg = <0x0 0x17d09400 0x0 0x400>;

		scmi-shmem@0 {
			compatible = "arm,scmi-shmem";
			phandle = <0x31>;
			reg = <0x0 0x0 0x0 0x400>;
		};
	};
};
