{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696109660553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696109660587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 30 14:34:20 2023 " "Processing started: Sat Sep 30 14:34:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696109660587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696109660587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696109660587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696109662240 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696109662240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_64bit " "Found entity 1: register_64bit" {  } { { "register_64bit.sv" "" { Text "U:/EE475_LAB_1/register_64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696109676377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696109676377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_5_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder_5_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_5_32 " "Found entity 1: decoder_5_32" {  } { { "decoder_5_32.sv" "" { Text "U:/EE475_LAB_1/decoder_5_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696109676446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696109676446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.sv" "" { Text "U:/EE475_LAB_1/mux_32_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696109676515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696109676515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file module d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "module D_FF.sv" "" { Text "U:/EE475_LAB_1/module D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696109676585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696109676585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "U:/EE475_LAB_1/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696109676656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696109676656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1696109676887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_5_32 decoder_5_32:dec " "Elaborating entity \"decoder_5_32\" for hierarchy \"decoder_5_32:dec\"" {  } { { "regfile.sv" "dec" { Text "U:/EE475_LAB_1/regfile.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696109677067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_64bit register_64bit:regs_loop\[0\].reg_instance " "Elaborating entity \"register_64bit\" for hierarchy \"register_64bit:regs_loop\[0\].reg_instance\"" {  } { { "regfile.sv" "regs_loop\[0\].reg_instance" { Text "U:/EE475_LAB_1/regfile.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696109677132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF register_64bit:regs_loop\[0\].reg_instance\|D_FF:gen_flipflops\[0\].flipflop " "Elaborating entity \"D_FF\" for hierarchy \"register_64bit:regs_loop\[0\].reg_instance\|D_FF:gen_flipflops\[0\].flipflop\"" {  } { { "register_64bit.sv" "gen_flipflops\[0\].flipflop" { Text "U:/EE475_LAB_1/register_64bit.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696109677208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 mux_32_1:mux1 " "Elaborating entity \"mux_32_1\" for hierarchy \"mux_32_1:mux1\"" {  } { { "regfile.sv" "mux1" { Text "U:/EE475_LAB_1/regfile.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696109677803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1696109680918 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1696109682436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1696109682436 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[0\] " "No output dependent on input pin \"WriteRegister\[0\]\"" {  } { { "regfile.sv" "" { Text "U:/EE475_LAB_1/regfile.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696109683730 "|regfile|WriteRegister[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[1\] " "No output dependent on input pin \"WriteRegister\[1\]\"" {  } { { "regfile.sv" "" { Text "U:/EE475_LAB_1/regfile.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696109683730 "|regfile|WriteRegister[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[2\] " "No output dependent on input pin \"WriteRegister\[2\]\"" {  } { { "regfile.sv" "" { Text "U:/EE475_LAB_1/regfile.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696109683730 "|regfile|WriteRegister[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[3\] " "No output dependent on input pin \"WriteRegister\[3\]\"" {  } { { "regfile.sv" "" { Text "U:/EE475_LAB_1/regfile.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696109683730 "|regfile|WriteRegister[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WriteRegister\[4\] " "No output dependent on input pin \"WriteRegister\[4\]\"" {  } { { "regfile.sv" "" { Text "U:/EE475_LAB_1/regfile.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696109683730 "|regfile|WriteRegister[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RegWrite " "No output dependent on input pin \"RegWrite\"" {  } { { "regfile.sv" "" { Text "U:/EE475_LAB_1/regfile.sv" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1696109683730 "|regfile|RegWrite"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1696109683730 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1696109683736 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1696109683736 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1696109683736 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1696109683736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4836 " "Peak virtual memory: 4836 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696109683920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 30 14:34:43 2023 " "Processing ended: Sat Sep 30 14:34:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696109683920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696109683920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696109683920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696109683920 ""}
