// Seed: 1233808767
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output logic id_3,
    input id_4,
    input logic id_5
);
  logic id_6;
  assign id_2 = "";
  assign id_6 = 1'b0;
endmodule
