# do MC68K.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:38:56 on Jan 27,2019
# vlog -work work MC68K.vo 
# -- Compiling module MC68K
# 
# Top level modules:
# 	MC68K
# End time: 15:38:58 on Jan 27,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:38:58 on Jan 27,2019
# vlog -work work Waveform68k-V15.0-DE1SoC_Short7us.vwf.vt 
# -- Compiling module MC68K_vlg_sample_tst
# -- Compiling module MC68K_vlg_check_tst
# -- Compiling module MC68K_vlg_vec_tst
# 
# Top level modules:
# 	MC68K_vlg_vec_tst
# End time: 15:38:59 on Jan 27,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -do "MC68K.do" 
# Start time: 15:38:59 on Jan 27,2019
# Loading work.MC68K_vlg_vec_tst
# Loading work.MC68K
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading work.MC68K_vlg_sample_tst
# Loading work.MC68K_vlg_check_tst
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) Waveform68k-V15.0-DE1SoC_Short7us.vwf.vt(2305): [TFMPC] - Too few port connections. Expected 71, found 67.
# 
#         Region: /MC68K_vlg_vec_tst/i1
# ** Warning: (vsim-3722) Waveform68k-V15.0-DE1SoC_Short7us.vwf.vt(2305): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# 
# ** Warning: (vsim-3722) Waveform68k-V15.0-DE1SoC_Short7us.vwf.vt(2305): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# 
# ** Warning: (vsim-3722) Waveform68k-V15.0-DE1SoC_Short7us.vwf.vt(2305): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# 
# ** Warning: (vsim-3722) Waveform68k-V15.0-DE1SoC_Short7us.vwf.vt(2305): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# 
# ** Warning: (vsim-3017) MC68K.vo(10393): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /MC68K_vlg_vec_tst/i1/\inst7|clockgen_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT 
# ** Warning: (vsim-3722) MC68K.vo(10393): [TFMPC] - Missing connection for port 'pllen'.
# 
# ** Warning: (vsim-3017) MC68K.vo(10431): [TFMPC] - Too few port connections. Expected 24, found 23.
# 
#         Region: /MC68K_vlg_vec_tst/i1/\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL 
# ** Warning: (vsim-3722) MC68K.vo(10431): [TFMPC] - Missing connection for port 'vsspl'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) MC68K.vo(11043): [TFMPC] - Too few port connections. Expected 15, found 14.
# 
#         Region: /MC68K_vlg_vec_tst/i1/altera_internal_jtag
# ** Warning: (vsim-3722) MC68K.vo(11043): [TFMPC] - Missing connection for port 'ntrst'.
# 
# ** Warning: Design size of 57316 statements exceeds ModelSim Altera Starter recommended capacity.
# Expect performance to be adversely affected.
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 416 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 832 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = MC68K_vlg_vec_tst.i1.\inst7|clockgen_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .<protected>.<protected>.<protected>.inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 1248 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# ERROR! Vector Mismatch for output port AddressBus[0] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[1] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[2] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[3] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[4] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[5] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[6] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[7] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[8] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[9] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[10] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[11] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[12] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[13] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[14] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[15] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[16] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[17] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[18] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[19] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[20] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[21] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[22] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[23] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[24] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[25] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[26] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[27] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[28] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[29] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[30] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AddressBus[31] :: @time = 10000.000 ps
#      Expected value = 00000000000000000000000000000000
#      Real value = 11111111111111111111111111111111
# ERROR! Vector Mismatch for output port AS_L :: @time = 10000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port DataBusIn[0] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[1] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[2] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[3] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[4] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[5] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[6] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[7] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[8] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[9] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[10] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[11] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[12] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[13] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[14] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DataBusIn[15] :: @time = 10000.000 ps
#      Expected value = 0000000000000000
#      Real value = zzzzzzzzzzzzzzzz
# ERROR! Vector Mismatch for output port DRAM_LDQM :: @time = 10000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port DRAM_UDQM :: @time = 10000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port DramDtack_L :: @time = 10000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port Dtack_L :: @time = 10000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port LDS_L :: @time = 10000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port UDS_L :: @time = 10000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port CPUClock :: @time = 100000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port DRAM_CLK :: @time = 100000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port DRAM_CKE :: @time = 190000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port DRAM_RAS_N :: @time = 190000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port DRAM_WE_N :: @time = 190000.000 ps
#      Expected value = 0
#      Real value = 1
#          60 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform68k-V15.0-DE1SoC_Short7us.vwf.vt(2220)
#    Time: 7 us  Iteration: 0  Instance: /MC68K_vlg_vec_tst/tb_out
# End time: 15:40:57 on Jan 27,2019, Elapsed time: 0:01:58
# Errors: 0, Warnings: 12
