// Seed: 3426719214
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input supply0 id_2,
    input supply0 id_3,
    output tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output tri0 id_8,
    input wor id_9
);
  wire id_11 = id_11, id_12;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output wand id_2,
    output supply0 id_3,
    output supply1 id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    output wor id_12,
    input uwire id_13,
    input uwire id_14,
    input uwire id_15,
    output supply0 id_16,
    input tri id_17,
    output supply1 id_18,
    output tri id_19,
    output wor id_20,
    output tri1 id_21,
    input tri id_22,
    output wand id_23
);
  assign id_2 = 1 & id_1;
  module_0(
      id_7, id_10, id_13, id_13, id_16, id_8, id_14, id_14, id_12, id_9
  );
  assign id_2 = id_9;
  wire id_25;
endmodule
