\hypertarget{group__RCC__Internal__RTC__Clock__Configuration}{}\doxysection{R\+TC Clock Configuration}
\label{group__RCC__Internal__RTC__Clock__Configuration}\index{RTC Clock Configuration@{RTC Clock Configuration}}
R\+TC Clock Configuration 的协作图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__Internal__RTC__Clock__Configuration}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_gab7cc36427c31da645a0e38e181f8ce0f}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE}}()~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$) \mbox{\hyperlink{group__RCC__BitAddress__AliasRegion_ga583ba8653153b48a06473d0a331f781d}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB}} = E\+N\+A\+B\+LE)
\begin{DoxyCompactList}\small\item\em Macros to enable or disable the R\+TC clock. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_gaab5eeb81fc9f0c8d4450069f7a751855}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+D\+I\+S\+A\+B\+LE}}()~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$) \mbox{\hyperlink{group__RCC__BitAddress__AliasRegion_ga583ba8653153b48a06473d0a331f781d}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB}} = D\+I\+S\+A\+B\+LE)
\item 
\#define \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER}}(\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Macros to configure the R\+TC clock (R\+T\+C\+C\+LK). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_ga2b1e5349631886f29040d7a31c002718}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG}}(\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_gad40d00ff1c984ebd011ea9f6e7f93c44}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+R\+T\+C\+\_\+\+S\+O\+U\+R\+CE}}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$B\+D\+CR, R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+EL))
\begin{DoxyCompactList}\small\item\em Macro to get the R\+TC clock source. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_ga85dc62f0fcb14981c47d7f7da25e26d6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+R\+T\+C\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}}()~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$C\+F\+GR, R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+RE) $\vert$ R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+EL)
\begin{DoxyCompactList}\small\item\em Get the R\+TC and H\+SE clock divider (R\+T\+C\+P\+RE). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE}}()~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$) \mbox{\hyperlink{group__RCC__BitAddress__AliasRegion_ga5e5805d3c5b9ad3ebc13e030e5fdd86c}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB}} = E\+N\+A\+B\+LE)
\begin{DoxyCompactList}\small\item\em Macros to force or release the Backup domain reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_ga14f32622c65f4ae239ba8cb00d510321}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+R\+E\+L\+E\+A\+SE}}()~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$) \mbox{\hyperlink{group__RCC__BitAddress__AliasRegion_ga5e5805d3c5b9ad3ebc13e030e5fdd86c}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB}} = D\+I\+S\+A\+B\+LE)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{group__RCC__Internal__RTC__Clock__Configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}\label{group__RCC__Internal__RTC__Clock__Configuration_ga3bf7da608ff985873ca8e248fb1dc4f0}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
\index{\_\_HAL\_RCC\_BACKUPRESET\_FORCE@{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}{\_\_HAL\_RCC\_BACKUPRESET\_FORCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+F\+O\+R\+CE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$) \mbox{\hyperlink{group__RCC__BitAddress__AliasRegion_ga5e5805d3c5b9ad3ebc13e030e5fdd86c}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB}} = E\+N\+A\+B\+LE)}



Macros to force or release the Backup domain reset. 

\begin{DoxyNote}{注解}
This function resets the R\+TC peripheral (including the backup registers) and the R\+TC clock source selection in R\+C\+C\+\_\+\+C\+SR register. 

The B\+K\+P\+S\+R\+AM is not affected by this reset. 
\end{DoxyNote}


在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 1021 行定义.

\mbox{\Hypertarget{group__RCC__Internal__RTC__Clock__Configuration_ga14f32622c65f4ae239ba8cb00d510321}\label{group__RCC__Internal__RTC__Clock__Configuration_ga14f32622c65f4ae239ba8cb00d510321}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_BACKUPRESET\_RELEASE@{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}
\index{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE@{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}{\_\_HAL\_RCC\_BACKUPRESET\_RELEASE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+B\+A\+C\+K\+U\+P\+R\+E\+S\+E\+T\+\_\+\+R\+E\+L\+E\+A\+SE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$) \mbox{\hyperlink{group__RCC__BitAddress__AliasRegion_ga5e5805d3c5b9ad3ebc13e030e5fdd86c}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+B\+D\+R\+S\+T\+\_\+\+BB}} = D\+I\+S\+A\+B\+LE)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 1022 行定义.

\mbox{\Hypertarget{group__RCC__Internal__RTC__Clock__Configuration_ga85dc62f0fcb14981c47d7f7da25e26d6}\label{group__RCC__Internal__RTC__Clock__Configuration_ga85dc62f0fcb14981c47d7f7da25e26d6}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_GET\_RTC\_HSE\_PRESCALER@{\_\_HAL\_RCC\_GET\_RTC\_HSE\_PRESCALER}}
\index{\_\_HAL\_RCC\_GET\_RTC\_HSE\_PRESCALER@{\_\_HAL\_RCC\_GET\_RTC\_HSE\_PRESCALER}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_RTC\_HSE\_PRESCALER}{\_\_HAL\_RCC\_GET\_RTC\_HSE\_PRESCALER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+R\+T\+C\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$C\+F\+GR, R\+C\+C\+\_\+\+C\+F\+G\+R\+\_\+\+R\+T\+C\+P\+RE) $\vert$ R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+EL)}



Get the R\+TC and H\+SE clock divider (R\+T\+C\+P\+RE). 


\begin{DoxyRetVals}{返回值}
{\em Returned} & value can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V\+X\+: H\+SE clock divided by x selected as R\+TC clock, where x\+:\mbox{[}2,31\mbox{]} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 1014 行定义.

\mbox{\Hypertarget{group__RCC__Internal__RTC__Clock__Configuration_gad40d00ff1c984ebd011ea9f6e7f93c44}\label{group__RCC__Internal__RTC__Clock__Configuration_gad40d00ff1c984ebd011ea9f6e7f93c44}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_GET\_RTC\_SOURCE@{\_\_HAL\_RCC\_GET\_RTC\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_RTC\_SOURCE@{\_\_HAL\_RCC\_GET\_RTC\_SOURCE}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GET\_RTC\_SOURCE}{\_\_HAL\_RCC\_GET\_RTC\_SOURCE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+R\+T\+C\+\_\+\+S\+O\+U\+R\+CE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(R\+E\+A\+D\+\_\+\+B\+IT(R\+CC-\/$>$B\+D\+CR, R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+S\+EL))}



Macro to get the R\+TC clock source. 


\begin{DoxyRetVals}{返回值}
{\em The} & clock source can be one of the following values\+: \begin{DoxyItemize}
\item \mbox{\hyperlink{group__RCC__RTC__Clock__Source_gacce0b2f54d103340d8c3a218e86e295d}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+N\+O\+\_\+\+C\+LK}} No clock selected as R\+TC clock \item \mbox{\hyperlink{group__RCC__RTC__Clock__Source_ga5dca8d63f250a20bd6bc005670d0c150}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SE}} L\+SE selected as R\+TC clock \item \mbox{\hyperlink{group__RCC__RTC__Clock__Source_gab47a1afb8b5eef9f20f4772961d0a5f4}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+SI}} L\+SI selected as R\+TC clock \item \mbox{\hyperlink{group__RCC__RTC__Clock__Source_ga2e3715826835647795863c32f9aebad7}{R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+VX}} H\+SE divided by X selected as R\+TC clock (X can be retrieved thanks to \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_ga85dc62f0fcb14981c47d7f7da25e26d6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+G\+E\+T\+\_\+\+R\+T\+C\+\_\+\+H\+S\+E\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R()}} \end{DoxyItemize}
\\
\hline
\end{DoxyRetVals}


在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 1006 行定义.

\mbox{\Hypertarget{group__RCC__Internal__RTC__Clock__Configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}\label{group__RCC__Internal__RTC__Clock__Configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_RTC\_CLKPRESCALER@{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}
\index{\_\_HAL\_RCC\_RTC\_CLKPRESCALER@{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+L\+K\+P\+R\+E\+S\+C\+A\+L\+ER(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                 (((\_\_RTCCLKSource\_\_) \& RCC\_BDCR\_RTCSEL) == RCC\_BDCR\_RTCSEL) ?    \(\backslash\)}
\DoxyCodeLine{                                                 MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE, ((\_\_RTCCLKSource\_\_) \& 0xFFFFCFFU)) : CLEAR\_BIT(RCC-\/>CFGR, RCC\_CFGR\_RTCPRE)}

\end{DoxyCode}


Macros to configure the R\+TC clock (R\+T\+C\+C\+LK). 

\begin{DoxyNote}{注解}
As the R\+TC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the R\+TC clock source (to be done once after reset). 

Once the R\+TC clock is configured it can\textquotesingle{}t be changed unless the Backup domain is reset using \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+Backup\+Reset\+\_\+\+R\+E\+L\+E\+A\+S\+E() macro, or by a Power On Reset (P\+OR). 
\end{DoxyNote}

\begin{DoxyParams}{参数}
{\em $<$strong$>$\+R\+T\+C\+C\+L\+K\+Source$<$/strong$>$} & specifies the R\+TC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+N\+O\+\_\+\+C\+L\+K\+: No clock selected as R\+TC clock. \item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+S\+E\+: L\+SE selected as R\+TC clock. \item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+L\+S\+I\+: L\+SI selected as R\+TC clock. \item R\+C\+C\+\_\+\+R\+T\+C\+C\+L\+K\+S\+O\+U\+R\+C\+E\+\_\+\+H\+S\+E\+\_\+\+D\+I\+V\+X\+: H\+SE clock divided by x selected as R\+TC clock, where x\+:\mbox{[}2,31\mbox{]} \end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{注解}
If the L\+SE or L\+SI is used as R\+TC clock source, the R\+TC continues to work in S\+T\+OP and S\+T\+A\+N\+D\+BY modes, and can be used as wake-\/up source. However, when the H\+SE clock is used as R\+TC clock source, the R\+TC cannot be used in S\+T\+OP and S\+T\+A\+N\+D\+BY modes. 

The maximum input clock frequency for R\+TC is 1M\+Hz (when using H\+SE as R\+TC clock source). 
\end{DoxyNote}


在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 992 行定义.

\mbox{\Hypertarget{group__RCC__Internal__RTC__Clock__Configuration_ga2b1e5349631886f29040d7a31c002718}\label{group__RCC__Internal__RTC__Clock__Configuration_ga2b1e5349631886f29040d7a31c002718}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}}
\index{\_\_HAL\_RCC\_RTC\_CONFIG@{\_\_HAL\_RCC\_RTC\_CONFIG}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_CONFIG}{\_\_HAL\_RCC\_RTC\_CONFIG}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+C\+O\+N\+F\+IG(\begin{DoxyParamCaption}\item[{}]{\+\_\+\+\_\+\+R\+T\+C\+C\+L\+K\+Source\+\_\+\+\_\+ }\end{DoxyParamCaption})}

{\bfseries 值\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{                                                    \textcolor{keywordflow}{do} \{ \mbox{\hyperlink{group__RCC__Internal__RTC__Clock__Configuration_ga7e10e306e7d9f3cd59d30dcb2c9cf61d}{\_\_HAL\_RCC\_RTC\_CLKPRESCALER}}(\_\_RTCCLKSource\_\_);    \(\backslash\)}
\DoxyCodeLine{                                                    RCC-\/>BDCR |= ((\_\_RTCCLKSource\_\_) \& 0x00000FFFU);  \(\backslash\)}
\DoxyCodeLine{                                                   \} \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 995 行定义.

\mbox{\Hypertarget{group__RCC__Internal__RTC__Clock__Configuration_gaab5eeb81fc9f0c8d4450069f7a751855}\label{group__RCC__Internal__RTC__Clock__Configuration_gaab5eeb81fc9f0c8d4450069f7a751855}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_RTC\_DISABLE@{\_\_HAL\_RCC\_RTC\_DISABLE}}
\index{\_\_HAL\_RCC\_RTC\_DISABLE@{\_\_HAL\_RCC\_RTC\_DISABLE}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_DISABLE}{\_\_HAL\_RCC\_RTC\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+D\+I\+S\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$) \mbox{\hyperlink{group__RCC__BitAddress__AliasRegion_ga583ba8653153b48a06473d0a331f781d}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB}} = D\+I\+S\+A\+B\+LE)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 968 行定义.

\mbox{\Hypertarget{group__RCC__Internal__RTC__Clock__Configuration_gab7cc36427c31da645a0e38e181f8ce0f}\label{group__RCC__Internal__RTC__Clock__Configuration_gab7cc36427c31da645a0e38e181f8ce0f}} 
\index{RTC Clock Configuration@{RTC Clock Configuration}!\_\_HAL\_RCC\_RTC\_ENABLE@{\_\_HAL\_RCC\_RTC\_ENABLE}}
\index{\_\_HAL\_RCC\_RTC\_ENABLE@{\_\_HAL\_RCC\_RTC\_ENABLE}!RTC Clock Configuration@{RTC Clock Configuration}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RTC\_ENABLE}{\_\_HAL\_RCC\_RTC\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+R\+T\+C\+\_\+\+E\+N\+A\+B\+LE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~($\ast$(\+\_\+\+\_\+\+IO uint32\+\_\+t $\ast$) \mbox{\hyperlink{group__RCC__BitAddress__AliasRegion_ga583ba8653153b48a06473d0a331f781d}{R\+C\+C\+\_\+\+B\+D\+C\+R\+\_\+\+R\+T\+C\+E\+N\+\_\+\+BB}} = E\+N\+A\+B\+LE)}



Macros to enable or disable the R\+TC clock. 

\begin{DoxyNote}{注解}
These macros must be used only after the R\+TC clock source was selected. 
\end{DoxyNote}


在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 967 行定义.

