{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 12:18:25 2019 " "Info: Processing started: Mon May 06 12:18:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP -c KP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register DCa:inst3\|inst2 register lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] 231.05 MHz 4.328 ns Internal " "Info: Clock \"clk\" has Internal fmax of 231.05 MHz between source register \"DCa:inst3\|inst2\" and destination register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]\" (period= 4.328 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.980 ns + Longest register register " "Info: + Longest register to register delay is 1.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DCa:inst3\|inst2 1 REG LCFF_X34_Y9_N1 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y9_N1; Fanout = 13; REG Node = 'DCa:inst3\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DCa:inst3|inst2 } "NODE_NAME" } } { "ALU/DCa.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/ALU/DCa.bdf" { { 288 472 536 368 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.378 ns) 0.743 ns DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode33w\[3\] 2 COMB LCCOMB_X34_Y9_N26 2 " "Info: 2: + IC(0.365 ns) + CELL(0.378 ns) = 0.743 ns; Loc. = LCCOMB_X34_Y9_N26; Fanout = 2; COMB Node = 'DCa:inst3\|lpm_decode5:inst1\|lpm_decode:lpm_decode_component\|decode_ktf:auto_generated\|w_anode33w\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.743 ns" { DCa:inst3|inst2 DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode33w[3] } "NODE_NAME" } } { "db/decode_ktf.tdf" "" { Text "E:/Univer/SIFO/CourseWork 2.2/db/decode_ktf.tdf" 58 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.053 ns) 1.012 ns inst4 3 COMB LCCOMB_X34_Y9_N2 11 " "Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 1.012 ns; Loc. = LCCOMB_X34_Y9_N2; Fanout = 11; COMB Node = 'inst4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.269 ns" { DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode33w[3] inst4 } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 136 424 488 184 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.746 ns) 1.980 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] 4 REG LCFF_X34_Y9_N29 4 " "Info: 4: + IC(0.222 ns) + CELL(0.746 ns) = 1.980 ns; Loc. = LCFF_X34_Y9_N29; Fanout = 4; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { inst4 lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.177 ns ( 59.44 % ) " "Info: Total cell delay = 1.177 ns ( 59.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.803 ns ( 40.56 % ) " "Info: Total interconnect delay = 0.803 ns ( 40.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { DCa:inst3|inst2 DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode33w[3] inst4 lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.980 ns" { DCa:inst3|inst2 {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode33w[3] {} inst4 {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.365ns 0.216ns 0.222ns } { 0.000ns 0.378ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[10\] 3 REG LCFF_X34_Y9_N29 4 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X34_Y9_N29; Fanout = 4; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.486 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns DCa:inst3\|inst2 3 REG LCFF_X34_Y9_N1 13 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X34_Y9_N1; Fanout = 13; REG Node = 'DCa:inst3\|inst2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl DCa:inst3|inst2 } "NODE_NAME" } } { "ALU/DCa.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/ALU/DCa.bdf" { { 288 472 536 368 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DCa:inst3|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|inst2 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DCa:inst3|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|inst2 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "ALU/DCa.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/ALU/DCa.bdf" { { 288 472 536 368 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU/DCa.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/ALU/DCa.bdf" { { 288 472 536 368 "inst2" "" } } } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.980 ns" { DCa:inst3|inst2 DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode33w[3] inst4 lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.980 ns" { DCa:inst3|inst2 {} DCa:inst3|lpm_decode5:inst1|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode33w[3] {} inst4 {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.365ns 0.216ns 0.222ns } { 0.000ns 0.378ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl DCa:inst3|inst2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} DCa:inst3|inst2 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] DATA\[4\] clk 3.471 ns register " "Info: tsu for register \"lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]\" (data pin = \"DATA\[4\]\", clock pin = \"clk\") is 3.471 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.867 ns + Longest pin register " "Info: + Longest pin to register delay is 5.867 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns DATA\[4\] 1 PIN PIN_E10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E10; Fanout = 2; PIN Node = 'DATA\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 24 48 216 40 "DATA\[10..0\]" "" } { 16 216 296 32 "data\[10..0\]" "" } { 216 464 544 232 "data\[10..0\]" "" } { 112 464 544 128 "data\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.731 ns) + CELL(0.309 ns) 5.867 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LCFF_X34_Y9_N7 4 " "Info: 2: + IC(4.731 ns) + CELL(0.309 ns) = 5.867 ns; Loc. = LCFF_X34_Y9_N7; Fanout = 4; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.040 ns" { DATA[4] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.136 ns ( 19.36 % ) " "Info: Total cell delay = 1.136 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.731 ns ( 80.64 % ) " "Info: Total interconnect delay = 4.731 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.867 ns" { DATA[4] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.867 ns" { DATA[4] {} DATA[4]~combout {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.731ns } { 0.000ns 0.827ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\] 3 REG LCFF_X34_Y9_N7 4 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X34_Y9_N7; Fanout = 4; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.867 ns" { DATA[4] lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.867 ns" { DATA[4] {} DATA[4]~combout {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 4.731ns } { 0.000ns 0.827ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[4] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ADDRESS\[11\] lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] 8.562 ns register " "Info: tco from clock \"clk\" to destination pin \"ADDRESS\[11\]\" through register \"lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]\" is 8.562 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.484 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X33_Y9_N3 22 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X33_Y9_N3; Fanout = 22; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.984 ns + Longest register pin " "Info: + Longest register to pin delay is 5.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\] 1 REG LCFF_X33_Y9_N3 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y9_N3; Fanout = 22; REG Node = 'lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.324 ns) + CELL(0.366 ns) 0.690 ns inst29~0 2 COMB LCCOMB_X33_Y9_N10 13 " "Info: 2: + IC(0.324 ns) + CELL(0.366 ns) = 0.690 ns; Loc. = LCCOMB_X33_Y9_N10; Fanout = 13; COMB Node = 'inst29~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] inst29~0 } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { -24 1672 1736 24 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.194 ns) + CELL(2.100 ns) 5.984 ns ADDRESS\[11\] 3 PIN PIN_N15 0 " "Info: 3: + IC(3.194 ns) + CELL(2.100 ns) = 5.984 ns; Loc. = PIN_N15; Fanout = 0; PIN Node = 'ADDRESS\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { inst29~0 ADDRESS[11] } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { -72 1824 2003 -56 "ADDRESS\[12..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.466 ns ( 41.21 % ) " "Info: Total cell delay = 2.466 ns ( 41.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.518 ns ( 58.79 % ) " "Info: Total interconnect delay = 3.518 ns ( 58.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] inst29~0 ADDRESS[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] {} inst29~0 {} ADDRESS[11] {} } { 0.000ns 0.324ns 3.194ns } { 0.000ns 0.366ns 2.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clk clk~clkctrl lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.984 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] inst29~0 ADDRESS[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.984 ns" { lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[9] {} inst29~0 {} ADDRESS[11] {} } { 0.000ns 0.324ns 3.194ns } { 0.000ns 0.366ns 2.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] DATA\[9\] clk -2.400 ns register " "Info: th for register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]\" (data pin = \"DATA\[9\]\", clock pin = \"clk\") is -2.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.486 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 30 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 30; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 152 40 208 168 "clk" "" } { 144 208 256 160 "clk" "" } { 256 80 128 272 "clk" "" } { 232 496 544 248 "clk" "" } { 128 496 544 144 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.618 ns) 2.486 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] 3 REG LCFF_X34_Y9_N19 4 " "Info: 3: + IC(0.671 ns) + CELL(0.618 ns) = 2.486 ns; Loc. = LCFF_X34_Y9_N19; Fanout = 4; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.21 % ) " "Info: Total cell delay = 1.472 ns ( 59.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 40.79 % ) " "Info: Total interconnect delay = 1.014 ns ( 40.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.035 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns DATA\[9\] 1 PIN PIN_P6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_P6; Fanout = 2; PIN Node = 'DATA\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA[9] } "NODE_NAME" } } { "CU/DECODE_COMMAND.bdf" "" { Schematic "E:/Univer/SIFO/CourseWork 2.2/CU/DECODE_COMMAND.bdf" { { 24 48 216 40 "DATA\[10..0\]" "" } { 16 216 296 32 "data\[10..0\]" "" } { 216 464 544 232 "data\[10..0\]" "" } { 112 464 544 128 "data\[10..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.926 ns) + CELL(0.309 ns) 5.035 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\] 2 REG LCFF_X34_Y9_N19 4 " "Info: 2: + IC(3.926 ns) + CELL(0.309 ns) = 5.035 ns; Loc. = LCFF_X34_Y9_N19; Fanout = 4; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[9\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.235 ns" { DATA[9] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.109 ns ( 22.03 % ) " "Info: Total cell delay = 1.109 ns ( 22.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.926 ns ( 77.97 % ) " "Info: Total interconnect delay = 3.926 ns ( 77.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { DATA[9] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.035 ns" { DATA[9] {} DATA[9]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 3.926ns } { 0.000ns 0.800ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.486 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.486 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.035 ns" { DATA[9] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.035 ns" { DATA[9] {} DATA[9]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] {} } { 0.000ns 0.000ns 3.926ns } { 0.000ns 0.800ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 12:18:25 2019 " "Info: Processing ended: Mon May 06 12:18:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
