
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121927                       # Number of seconds simulated
sim_ticks                                121927097874                       # Number of ticks simulated
final_tick                               691758391008                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134070                       # Simulator instruction rate (inst/s)
host_op_rate                                   174399                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7112727                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891688                       # Number of bytes of host memory used
host_seconds                                 17142.10                       # Real time elapsed on the host
sim_insts                                  2298236252                       # Number of instructions simulated
sim_ops                                    2989568587                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6543360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5803136                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12350208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1758464                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1758464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        51120                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        45337                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 96486                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13738                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13738                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15747                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53666167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14697                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     47595129                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               101291741                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15747                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14697                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30444                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14422257                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14422257                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14422257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15747                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53666167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14697                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     47595129                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              115713998                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               292391123                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21169038                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18805878                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1830397                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11131567                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10845396                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1340052                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52416                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228419117                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119849795                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21169038                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12185448                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24220251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5624997                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3627708                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13977789                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822810                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    260052175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.518998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235831924     90.69%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096605      0.42%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038003      0.78%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1764972      0.68%     92.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3592489      1.38%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4347719      1.67%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1044253      0.40%     96.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564788      0.22%     96.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9771422      3.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    260052175                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.072400                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.409895                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226311271                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5752114                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24184702                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        23844                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3780243                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061577                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4834                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134893587                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3780243                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226603733                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3425236                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1351531                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23910672                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       980758                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134735214                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90173                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       666605                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177837514                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609141723                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609141723                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31126315                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18500                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9280                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2824115                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23510754                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142304                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73572                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926082                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134231787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18499                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127458373                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80797                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20528912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42737223                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    260052175                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490126                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.172892                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    205448539     79.00%     79.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22935713      8.82%     87.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11760156      4.52%     92.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6724296      2.59%     94.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500852      2.88%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3753854      1.44%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1511126      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       351086      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66553      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    260052175                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233889     47.26%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        186306     37.65%     84.91% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74663     15.09%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    100025570     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1006055      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22297048     17.49%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4120480      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127458373                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435917                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             494858                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003883                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515544576                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154779504                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124501583                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127953231                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       224784                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3984945                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          184                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113396                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3780243                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2581230                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        78610                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134250287                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6528                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23510754                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142304                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9279                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         36917                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          808                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1106002                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1929000                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126337179                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22022271                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1121194                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26142716                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19531578                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4120445                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.432083                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124535403                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124501583                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71171127                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164133652                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.425805                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433617                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21606147                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834851                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    256271932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.439569                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.288895                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    214070921     83.53%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15991956      6.24%     89.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12498653      4.88%     94.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469199      0.96%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3114356      1.22%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1058415      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4519480      1.76%     99.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005642      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1543310      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    256271932                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1543310                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388983981                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272291020                       # The number of ROB writes
system.switch_cpus0.timesIdled                6098096                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               32338948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.923911                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.923911                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.342008                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.342008                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585085556                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162351584                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142750545                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               292391123                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25136096                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20376423                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2312338                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10223648                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9523889                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2728451                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       109427                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    217811676                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             140141212                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25136096                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12252340                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30848251                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7049152                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7374945                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13456182                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2309876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    260741833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.660168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.017710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       229893582     88.17%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2150979      0.82%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3900045      1.50%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3613184      1.39%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2297487      0.88%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1886765      0.72%     93.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1080280      0.41%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1118721      0.43%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14800790      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    260741833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.085967                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.479294                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       215577725                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9628590                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30774280                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54490                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4706742                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4365832                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     172022259                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4706742                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       216128942                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1680218                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6668485                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30244469                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1312971                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     171879866                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        231590                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       558614                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    243786284                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    800641213                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    800641213                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    200747010                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43039262                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39531                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19766                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4803509                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16212839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8398624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        95486                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1864773                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         170763040                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39532                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161293204                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       136476                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25716608                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54032104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    260741833                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.618594                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.293173                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191187388     73.32%     73.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29444451     11.29%     84.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15833174      6.07%     90.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8026177      3.08%     93.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9574772      3.67%     97.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3096530      1.19%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2900793      1.11%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       511006      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167542      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    260741833                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         486223     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167635     20.57%     80.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161247     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    135636783     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2313443      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19765      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14951669      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8371544      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161293204                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.551635                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             815105                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005054                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    584279822                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    196519422                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    157806511                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     162108309                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       312862                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3126339                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       108557                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4706742                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1204649                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135460                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    170802572                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9960                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16212839                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8398624                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19766                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        116100                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1234605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1286311                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2520916                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    158967885                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14424608                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2325319                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22795965                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22441618                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8371357                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.543682                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             157806551                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            157806511                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91050818                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        253632181                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.539710                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358988                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    116914877                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    143956310                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26846630                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        39532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2341768                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    256035091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.562252                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.361889                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195407791     76.32%     76.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27910850     10.90%     87.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14474213      5.65%     92.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4654444      1.82%     94.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6389857      2.50%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2146973      0.84%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1235864      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1096567      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2718532      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    256035091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    116914877                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     143956310                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21376567                       # Number of memory references committed
system.switch_cpus1.commit.loads             13086500                       # Number of loads committed
system.switch_cpus1.commit.membars              19766                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20778711                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        129693393                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2969137                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2718532                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           424119499                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346312669                       # The number of ROB writes
system.switch_cpus1.timesIdled                3373007                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               31649290                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          116914877                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            143956310                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    116914877                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.500889                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.500889                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.399858                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.399858                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       714989986                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220827623                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      158756898                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         39532                       # number of misc regfile writes
system.l20.replacements                         55541                       # number of replacements
system.l20.tagsinuse                               32                       # Cycle average of tags in use
system.l20.total_refs                             152                       # Total number of references to valid blocks.
system.l20.sampled_refs                         55573                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.002735                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            2.590348                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.005006                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.398771                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             0.005875                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.080948                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000156                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.918712                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.000184                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          152                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    152                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4406                       # number of Writeback hits
system.l20.Writeback_hits::total                 4406                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          152                       # number of demand (read+write) hits
system.l20.demand_hits::total                     152                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          152                       # number of overall hits
system.l20.overall_hits::total                    152                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        51120                       # number of ReadReq misses
system.l20.ReadReq_misses::total                51135                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        51120                       # number of demand (read+write) misses
system.l20.demand_misses::total                 51135                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        51120                       # number of overall misses
system.l20.overall_misses::total                51135                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3172065                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  10655832413                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    10659004478                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3172065                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  10655832413                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     10659004478                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3172065                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  10655832413                       # number of overall miss cycles
system.l20.overall_miss_latency::total    10659004478                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51272                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51287                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4406                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4406                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51272                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51287                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51272                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51287                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.997035                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.997036                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.997035                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.997036                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.997035                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.997036                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       211471                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 208447.425919                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 208448.312858                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       211471                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 208447.425919                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 208448.312858                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       211471                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 208447.425919                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 208448.312858                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4251                       # number of writebacks
system.l20.writebacks::total                     4251                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        51120                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           51135                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        51120                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            51135                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        51120                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           51135                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2270526                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   7590165919                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   7592436445                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2270526                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   7590165919                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   7592436445                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2270526                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   7590165919                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   7592436445                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.997035                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.997036                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.997035                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.997036                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.997035                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.997036                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 151368.400000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148477.424081                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148478.272123                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 151368.400000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148477.424081                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148478.272123                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 151368.400000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148477.424081                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148478.272123                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         55042                       # number of replacements
system.l21.tagsinuse                               32                       # Cycle average of tags in use
system.l21.total_refs                             204                       # Total number of references to valid blocks.
system.l21.sampled_refs                         55074                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.003704                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            5.772760                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.005984                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    26.216479                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             0.004778                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.180399                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000187                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.819265                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.000149                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          204                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    204                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9691                       # number of Writeback hits
system.l21.Writeback_hits::total                 9691                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          204                       # number of demand (read+write) hits
system.l21.demand_hits::total                     204                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          204                       # number of overall hits
system.l21.overall_hits::total                    204                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        45337                       # number of ReadReq misses
system.l21.ReadReq_misses::total                45351                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        45337                       # number of demand (read+write) misses
system.l21.demand_misses::total                 45351                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        45337                       # number of overall misses
system.l21.overall_misses::total                45351                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2902690                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9733657878                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9736560568                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2902690                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9733657878                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9736560568                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2902690                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9733657878                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9736560568                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45541                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45555                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9691                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9691                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45541                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45555                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45541                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45555                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.995521                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.995522                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.995521                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.995522                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.995521                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.995522                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       207335                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 214695.676335                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 214693.404070                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       207335                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 214695.676335                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 214693.404070                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       207335                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 214695.676335                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 214693.404070                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                9487                       # number of writebacks
system.l21.writebacks::total                     9487                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        45337                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           45351                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        45337                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            45351                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        45337                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           45351                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2060518                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7006984200                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7009044718                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2060518                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7006984200                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7009044718                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2060518                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7006984200                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7009044718                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.995521                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.995522                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.995521                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.995522                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.995521                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.995522                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 147179.857143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154553.327304                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154551.051090                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 147179.857143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154553.327304                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154551.051090                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 147179.857143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154553.327304                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154551.051090                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990804                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014009889                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1870866.953875                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990804                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13977773                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13977773                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13977773                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13977773                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13977773                       # number of overall hits
system.cpu0.icache.overall_hits::total       13977773                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3562310                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3562310                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3562310                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3562310                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3562310                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3562310                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13977789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13977789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13977789                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13977789                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13977789                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13977789                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 222644.375000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 222644.375000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 222644.375000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 222644.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 222644.375000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 222644.375000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3296565                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3296565                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3296565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3296565                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3296565                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3296565                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       219771                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       219771                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       219771                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       219771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       219771                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       219771                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51272                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247001406                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51528                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4793.537611                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.252195                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.747805                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809579                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190421                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20092073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20092073                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9279                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9279                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24102507                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24102507                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24102507                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24102507                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       209890                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209890                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       209890                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        209890                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       209890                       # number of overall misses
system.cpu0.dcache.overall_misses::total       209890                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  41978150716                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  41978150716                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  41978150716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  41978150716                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  41978150716                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  41978150716                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20301963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20301963                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9279                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24312397                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24312397                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24312397                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24312397                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010338                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010338                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008633                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008633                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008633                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008633                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 200000.718071                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 200000.718071                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 200000.718071                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 200000.718071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 200000.718071                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 200000.718071                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4406                       # number of writebacks
system.cpu0.dcache.writebacks::total             4406                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       158618                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       158618                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       158618                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       158618                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       158618                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       158618                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51272                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51272                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51272                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51272                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51272                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  11091562964                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  11091562964                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  11091562964                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11091562964                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  11091562964                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11091562964                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002109                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002109                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 216327.878062                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 216327.878062                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 216327.878062                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 216327.878062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 216327.878062                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 216327.878062                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997790                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094785184                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364546.833693                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997790                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13456167                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13456167                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13456167                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13456167                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13456167                       # number of overall hits
system.cpu1.icache.overall_hits::total       13456167                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3408076                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3408076                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3408076                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3408076                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3408076                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3408076                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13456182                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13456182                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13456182                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13456182                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13456182                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13456182                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 227205.066667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 227205.066667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 227205.066667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 227205.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 227205.066667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 227205.066667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3018890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3018890                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3018890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3018890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3018890                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3018890                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       215635                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       215635                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       215635                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       215635                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       215635                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       215635                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45541                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183250540                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45797                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4001.365592                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.686008                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.313992                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908930                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091070                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10839135                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10839135                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8252524                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8252524                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19766                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19766                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19766                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19766                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19091659                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19091659                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19091659                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19091659                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       137050                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       137050                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137050                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137050                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137050                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137050                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  32710474223                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  32710474223                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32710474223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32710474223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32710474223                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32710474223                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10976185                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10976185                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8252524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8252524                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19766                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19228709                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19228709                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19228709                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19228709                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012486                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012486                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007127                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007127                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007127                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007127                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 238675.477731                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 238675.477731                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 238675.477731                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 238675.477731                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 238675.477731                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 238675.477731                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9691                       # number of writebacks
system.cpu1.dcache.writebacks::total             9691                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91509                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91509                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        91509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        91509                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        91509                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        91509                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45541                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45541                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45541                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45541                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45541                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10135720314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10135720314                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10135720314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10135720314                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10135720314                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10135720314                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002368                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002368                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222562.532970                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 222562.532970                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 222562.532970                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 222562.532970                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 222562.532970                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 222562.532970                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
