
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
Options:	
Date:		Thu Jan 30 19:50:15 2025
Host:		vlsicadclient05 (x86_64 w/Linux 3.10.0-1160.95.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
OS:		Red Hat Enterprise Linux Workstation release 7.9 (Maipo)

License:
		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (63 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat t1c_riscv_cpu
#% Begin load design ... (date=01/30 19:50:42, mem=712.6M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 't1c_riscv_cpu' saved by 'Innovus' '21.10-p004_1' on 'Thu Jan 30 19:41:56 2025'.
% Begin Load MMMC data ... (date=01/30 19:50:43, mem=713.3M)
% End Load MMMC data ... (date=01/30 19:50:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=713.6M, current mem=713.6M)
rccorners

Loading LEF file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/lef/gsclib045_tech.lef ...

Loading LEF file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu Jan 30 19:50:43 2025
viaInitial ends at Thu Jan 30 19:50:43 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/viewDefinition.tcl
Reading max_timing timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/slow_vdd1v0_basicCells.lib)
Read 480 cells in library 'slow_vdd1v0' 
Reading min_timing timing library '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/lib/fast_vdd1v0_basicCells.lib)
Read 480 cells in library 'fast_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=13.9M, fe_cpu=0.30min, fe_real=0.48min, fe_mem=832.9M) ***
% Begin Load netlist data ... (date=01/30 19:50:44, mem=732.4M)
*** Begin netlist parsing (mem=832.9M) ***
Created 480 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.v.bin'

*** Memory Usage v#1 (Current mem = 838.941M, initial mem = 308.848M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=838.9M) ***
% End Load netlist data ... (date=01/30 19:50:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=742.2M, current mem=742.2M)
Top level cell is t1c_riscv_cpu.
Hooked 960 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell t1c_riscv_cpu ...
*** Netlist is unique.
** info: there are 1055 modules.
** info: there are 4357 stdCell insts.

*** Memory Usage v#1 (Current mem = 890.367M, initial mem = 308.848M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Set Shrink Factor to 0.90000
Loading preference file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/gui.pref.tcl ...
addRing command will ignore shorts while creating rings.
addRing command will disallow rings to go over rows.
addRing command will consider rows while creating rings.
The ring targets are set to core/block ring wires.
addStripe will allow jog to connect padcore ring and block ring.

Stripes will not extend to closest target.
When breaking rings, the power planner will consider the existence of blocks.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
The entire stripe set will break at the domain if one of the nets is not in the domain.
Stripes will not be created over regions without power planning wires.
Offset for stripe breaking is set to 0.
Stripes will stop at the boundary of the specified area.
The power planner will set stripe antenna targets to none (no trimming allowed).
Change floorplan default-technical-site to 'CoreSite'.
*Info: initialize multi-corner CTS.
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
Reading floorplan file - /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.fp.gz (mem = 1131.7M).
% Begin Load floorplan data ... (date=01/30 19:50:44, mem=1018.1M)
*info: reset 4509 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 379600 368600)
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.fp.spr.gz (Created by Innovus v21.10-p004_1 on Thu Jan 30 19:41:56 2025, version: 1)
Convert 0 swires and 0 svias from compressed groups
115 swires and 54 svias were compressed
115 swires and 54 svias were decompressed from small or sparse groups
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1018.9M, current mem=1018.9M)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=01/30 19:50:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=1019.8M, current mem=1019.8M)
Reading congestion map file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Load SymbolTable ... (date=01/30 19:50:44, mem=1020.2M)
% End Load SymbolTable ... (date=01/30 19:50:45, total cpu=0:00:00.0, real=0:00:01.0, peak res=1020.6M, current mem=1020.6M)
Loading place ...
% Begin Load placement data ... (date=01/30 19:50:45, mem=1020.6M)
Reading placement file - /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v21.10-p004_1 on Thu Jan 30 19:41:56 2025, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1133.7M) ***
Total net length = 4.425e+00 (2.212e+00 2.212e+00) (ext = 1.800e-01)
% End Load placement data ... (date=01/30 19:50:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1020.7M, current mem=1020.7M)
Reading PG file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on       Thu Jan 30 19:41:56 2025)
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1130.7M) ***
% Begin Load routing data ... (date=01/30 19:50:45, mem=1020.8M)
Reading routing file - /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.route.gz.
Reading Innovus routing data (Created by Innovus v21.10-p004_1 on Thu Jan 30 19:41:56 2025 Format: 20.1) ...
*** Total 4429 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1130.7M) ***
% End Load routing data ... (date=01/30 19:50:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1022.2M, current mem=1021.2M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/t1c_riscv_cpu.prop
*** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1133.7M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
Type 'man IMPEXT-6202' for more detail.
Reading Capacitance Table File /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
Cap table was created using Encounter 10.10-b056_1.
Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
Set Shrink Factor to 0.90000
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: wc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/rccorners/gpdk045.tch'
 
 Analysis View: bc
    RC-Corner Name        : rccorners
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat/libs/mmmc/rccorners/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Start generating vias ..
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=01/30 19:50:45, mem=1033.0M)
% End Load power constraints ... (date=01/30 19:50:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1033.1M, current mem=1033.1M)
max_delay min_delay
% Begin load AAE data ... (date=01/30 19:50:45, mem=1045.8M)
% End load AAE data ... (date=01/30 19:50:45, total cpu=0:00:00.0, real=0:00:00.0, peak res=1045.9M, current mem=1045.9M)
Total number of combinational cells: 318
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% End load design ... (date=01/30 19:50:45, total cpu=0:00:02.3, real=0:00:03.0, peak res=1076.3M, current mem=1045.1M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
*** Message Summary: 8 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat t1c_riscv_cpu
#% Begin load design ... (date=01/30 19:50:46, mem=1134.5M)


ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.


**ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.

    while executing
"error $catchMsg"
    (procedure "restoreDesign" line 33)

**ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.

<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design/CCchip.enc.dat t1c_riscv_cpu
% Begin load design ... (date=01/30 19:50:48, mem=1133.6M)


ERROR: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.


**ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.

    while executing
"error $catchMsg"
    (procedure "restoreDesign" line 33)

**ERROR: (IMPSYT-6300):	Failed to execute command 'source'. For more details, refer to error message: **ERROR: (IMPIMEX-7031):	restoreDesign more than once in the same Innovus session is dangerous and not recommended. Some internal state of applications or global settings cannot be reset, so it's not reliable enough in real flow. If you are just experimenting and/or debugging and accept the risks, you can set the global restore_db_stop_at_design_in_memory to 0 and try again.

<CMD> encMessage warning 1
Un-suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox -133.67600 -12.59700 359.65200 225.90900
<CMD> zoomBox -155.92500 -16.57550 424.46100 264.02000
<CMD> zoomBox -63.54150 -0.05500 155.35100 105.77150
<CMD> zoomBox -35.48200 4.47450 78.78200 59.71700
**ERROR: (IMPSYT-16254):	Location specified (-5552 29012) is not within the partition area.
<CMD> uiSetTool select
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 1.003 10.1775 -pin clk
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1334.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -side Left -layer 1 -assign 0.3845 18.972 -pin {{DataAdr[0]} {DataAdr[1]} {DataAdr[2]} {DataAdr[3]} {DataAdr[4]} {DataAdr[5]} {DataAdr[6]} {DataAdr[7]} {DataAdr[8]} {DataAdr[9]} {DataAdr[10]} {DataAdr[11]} {DataAdr[12]} {DataAdr[13]} {DataAdr[14]} {DataAdr[15]} {DataAdr[16]} {DataAdr[17]} {DataAdr[18]} {DataAdr[19]} {DataAdr[20]} {DataAdr[21]} {DataAdr[22]} {DataAdr[23]} {DataAdr[24]} {DataAdr[25]} {DataAdr[26]} {DataAdr[27]} {DataAdr[28]} {DataAdr[29]} {DataAdr[30]} {DataAdr[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1335.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.1095 29.966 -pin {{Ext_DataAdr[0]} {Ext_DataAdr[1]} {Ext_DataAdr[2]} {Ext_DataAdr[3]} {Ext_DataAdr[4]} {Ext_DataAdr[5]} {Ext_DataAdr[6]} {Ext_DataAdr[7]} {Ext_DataAdr[8]} {Ext_DataAdr[9]} {Ext_DataAdr[10]} {Ext_DataAdr[11]} {Ext_DataAdr[12]} {Ext_DataAdr[13]} {Ext_DataAdr[14]} {Ext_DataAdr[15]} {Ext_DataAdr[16]} {Ext_DataAdr[17]} {Ext_DataAdr[18]} {Ext_DataAdr[19]} {Ext_DataAdr[20]} {Ext_DataAdr[21]} {Ext_DataAdr[22]} {Ext_DataAdr[23]} {Ext_DataAdr[24]} {Ext_DataAdr[25]} {Ext_DataAdr[26]} {Ext_DataAdr[27]} {Ext_DataAdr[28]} {Ext_DataAdr[29]} {Ext_DataAdr[30]} {Ext_DataAdr[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1335.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.041 40.6845 -pin Ext_MemWrite
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1336.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.0 0.0 -pin {{Ext_WriteData[0]} {Ext_WriteData[1]} {Ext_WriteData[2]} {Ext_WriteData[3]} {Ext_WriteData[4]} {Ext_WriteData[5]} {Ext_WriteData[6]} {Ext_WriteData[7]} {Ext_WriteData[8]} {Ext_WriteData[9]} {Ext_WriteData[10]} {Ext_WriteData[11]} {Ext_WriteData[12]} {Ext_WriteData[13]} {Ext_WriteData[14]} {Ext_WriteData[15]} {Ext_WriteData[16]} {Ext_WriteData[17]} {Ext_WriteData[18]} {Ext_WriteData[19]} {Ext_WriteData[20]} {Ext_WriteData[21]} {Ext_WriteData[22]} {Ext_WriteData[23]} {Ext_WriteData[24]} {Ext_WriteData[25]} {Ext_WriteData[26]} {Ext_WriteData[27]} {Ext_WriteData[28]} {Ext_WriteData[29]} {Ext_WriteData[30]} {Ext_WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.1785 52.64 -pin {{Ext_WriteData[0]} {Ext_WriteData[1]} {Ext_WriteData[2]} {Ext_WriteData[3]} {Ext_WriteData[4]} {Ext_WriteData[5]} {Ext_WriteData[6]} {Ext_WriteData[7]} {Ext_WriteData[8]} {Ext_WriteData[9]} {Ext_WriteData[10]} {Ext_WriteData[11]} {Ext_WriteData[12]} {Ext_WriteData[13]} {Ext_WriteData[14]} {Ext_WriteData[15]} {Ext_WriteData[16]} {Ext_WriteData[17]} {Ext_WriteData[18]} {Ext_WriteData[19]} {Ext_WriteData[20]} {Ext_WriteData[21]} {Ext_WriteData[22]} {Ext_WriteData[23]} {Ext_WriteData[24]} {Ext_WriteData[25]} {Ext_WriteData[26]} {Ext_WriteData[27]} {Ext_WriteData[28]} {Ext_WriteData[29]} {Ext_WriteData[30]} {Ext_WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.0 0.0 -pin MemWrite
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.6M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -41.20500 2.47400 93.22300 67.46500
<CMD> zoomBox -47.92400 0.12000 110.22700 76.58050
<CMD> zoomBox -40.82050 9.67750 93.60850 74.66900
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.0 0.095 -pin MemWrite
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.06 -pinDepth 0.335 -fixOverlap 1 -global_location -side Left -layer 1 -assign -0.1605 68.0405 -pin MemWrite
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1338.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox -47.14000 7.05300 111.01200 83.51350
<CMD> zoomBox -54.55800 3.96450 131.50350 93.91850
<CMD> zoomBox -38.58300 26.10150 95.84700 91.09350
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.218 80.423 -pin {{PC[0]} {PC[1]} {PC[2]} {PC[3]} {PC[4]} {PC[5]} {PC[6]} {PC[7]} {PC[8]} {PC[9]} {PC[10]} {PC[11]} {PC[12]} {PC[13]} {PC[14]} {PC[15]} {PC[16]} {PC[17]} {PC[18]} {PC[19]} {PC[20]} {PC[21]} {PC[22]} {PC[23]} {PC[24]} {PC[25]} {PC[26]} {PC[27]} {PC[28]} {PC[29]} {PC[30]} {PC[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1338.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> zoomBox -44.33200 22.43550 113.82100 98.89650
<CMD> zoomBox -37.04250 33.40500 97.38750 98.39700
<CMD> zoomBox -41.33650 30.98000 116.81650 107.44100
<CMD> zoomBox -46.40500 28.17700 139.65750 118.13150
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.2505 91.503 -pin {{ReadData[0]} {ReadData[1]} {ReadData[2]} {ReadData[3]} {ReadData[4]} {ReadData[5]} {ReadData[6]} {ReadData[7]} {ReadData[8]} {ReadData[9]} {ReadData[10]} {ReadData[11]} {ReadData[12]} {ReadData[13]} {ReadData[14]} {ReadData[15]} {ReadData[16]} {ReadData[17]} {ReadData[18]} {ReadData[19]} {ReadData[20]} {ReadData[21]} {ReadData[22]} {ReadData[23]} {ReadData[24]} {ReadData[25]} {ReadData[26]} {ReadData[27]} {ReadData[28]} {ReadData[29]} {ReadData[30]} {ReadData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1337.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.4745 106.272 -pin reset
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -72.55200 19.73450 184.97400 144.23900
<CMD> zoomBox -58.49900 34.18250 160.39850 140.01150
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.339 119.741 -pin {{Result[0]} {Result[1]} {Result[2]} {Result[3]} {Result[4]} {Result[5]} {Result[6]} {Result[7]} {Result[8]} {Result[9]} {Result[10]} {Result[11]} {Result[12]} {Result[13]} {Result[14]} {Result[15]} {Result[16]} {Result[17]} {Result[18]} {Result[19]} {Result[20]} {Result[21]} {Result[22]} {Result[23]} {Result[24]} {Result[25]} {Result[26]} {Result[27]} {Result[28]} {Result[29]} {Result[30]} {Result[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1337.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -65.67700 32.51000 191.85000 157.01500
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.7565 122.637 -pin {{Result[0]} {Result[1]} {Result[2]} {Result[3]} {Result[4]} {Result[5]} {Result[6]} {Result[7]} {Result[8]} {Result[9]} {Result[10]} {Result[11]} {Result[12]} {Result[13]} {Result[14]} {Result[15]} {Result[16]} {Result[17]} {Result[18]} {Result[19]} {Result[20]} {Result[21]} {Result[22]} {Result[23]} {Result[24]} {Result[25]} {Result[26]} {Result[27]} {Result[28]} {Result[29]} {Result[30]} {Result[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1338.1M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool select
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.137 135.9545 -pin {{WriteData[0]} {WriteData[1]} {WriteData[2]} {WriteData[3]} {WriteData[4]} {WriteData[5]} {WriteData[6]} {WriteData[7]} {WriteData[8]} {WriteData[9]} {WriteData[10]} {WriteData[11]} {WriteData[12]} {WriteData[13]} {WriteData[14]} {WriteData[15]} {WriteData[16]} {WriteData[17]} {WriteData[18]} {WriteData[19]} {WriteData[20]} {WriteData[21]} {WriteData[22]} {WriteData[23]} {WriteData[24]} {WriteData[25]} {WriteData[26]} {WriteData[27]} {WriteData[28]} {WriteData[29]} {WriteData[30]} {WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1338.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -153.10900 9.82150 340.23300 248.33450
<CMD> zoomBox -184.25800 1.91650 396.14450 282.52000
<CMD> zoomBox -219.79550 -7.07600 463.03100 323.04600
<CMD> zoomBox -242.98300 -21.49550 560.34300 366.88350
<CMD> zoomBox -260.54350 -38.63000 684.54600 418.28650
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.0 136.135 -pin {{WriteData[0]} {WriteData[1]} {WriteData[2]} {WriteData[3]} {WriteData[4]} {WriteData[5]} {WriteData[6]} {WriteData[7]} {WriteData[8]} {WriteData[9]} {WriteData[10]} {WriteData[11]} {WriteData[12]} {WriteData[13]} {WriteData[14]} {WriteData[15]} {WriteData[16]} {WriteData[17]} {WriteData[18]} {WriteData[19]} {WriteData[20]} {WriteData[21]} {WriteData[22]} {WriteData[23]} {WriteData[24]} {WriteData[25]} {WriteData[26]} {WriteData[27]} {WriteData[28]} {WriteData[29]} {WriteData[30]} {WriteData[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1338.5M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -377.68100 -84.36150 734.18900 453.18700
<CMD> zoomBox -325.02950 -75.03500 620.06000 381.88150
<CMD> zoomBox -280.36100 -67.02200 522.96550 321.35700
<CMD> zoomBox -242.39300 -60.21100 440.43500 269.91150
<CMD> zoomBox -208.70300 -49.98700 371.70050 230.61700
<CMD> saveDesign pin2.enc
% Begin save design ... (date=01/30 19:59:10, mem=1156.7M)
% Begin Save ccopt configuration ... (date=01/30 19:59:10, mem=1156.7M)
% End Save ccopt configuration ... (date=01/30 19:59:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1157.6M, current mem=1157.6M)
% Begin Save netlist data ... (date=01/30 19:59:10, mem=1177.4M)
Writing Binary DB to pin2.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 19:59:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1183.5M, current mem=1177.5M)
Saving symbol-table file ...
Saving congestion map file pin2.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 19:59:11, mem=1178.1M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 19:59:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.1M, current mem=1178.1M)
Saving preference file pin2.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 19:59:11, mem=1177.8M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=01/30 19:59:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.2M, current mem=1178.2M)
Saving PG file pin2.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 19:59:11 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1365.4M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 19:59:11, mem=1178.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 19:59:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.4M, current mem=1178.4M)
% Begin Save routing data ... (date=01/30 19:59:11, mem=1178.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1365.4M) ***
% End Save routing data ... (date=01/30 19:59:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1178.6M, current mem=1178.6M)
Saving property file pin2.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1368.4M) ***
% Begin Save power constraints data ... (date=01/30 19:59:11, mem=1179.2M)
% End Save power constraints data ... (date=01/30 19:59:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.3M, current mem=1179.3M)
rccorners
rccorners
rccorners
Generated self-contained design pin2.enc.dat
% End save design ... (date=01/30 19:59:11, total cpu=0:00:00.3, real=0:00:01.0, peak res=1211.7M, current mem=1182.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> gui_select -rect {153.91850 162.56000 170.67100 130.80000}
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 161.94550 147.20350 170.32200 172.68150 -type hard
<CMD> createPlaceBlockage -box 94.23750 13.18400 123.90350 20.51300 -type hard
<CMD> createPlaceBlockage -box 71.20300 91.01300 78.88100 102.53050 -type hard
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 161.8 146.87 170.4 174.23 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 161.8 146.87 170.4 174.23 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 161.8 146.87 170.4 174.23 -name defScreenName].isNoFlop 0
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 71.2 90.44 79.0 104.12 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 71.2 90.44 79.0 104.12 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 71.2 90.44 79.0 104.12 -name defScreenName].isNoFlop 0
<CMD> createPlaceBlockage -box 72.25000 48.78300 94.93550 97.64400 -type hard
<CMD> deleteFPObject LayerShape (144400,95380,190000,197980)
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 94.2 11.78 124.0 22.04 -name defScreenName].type Soft
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 94.2 11.78 124.0 22.04 -name defScreenName].density 50
<CMD> dbSet [uiGetRecordObjByInfo -objType pBlkg -rect 94.2 11.78 124.0 22.04 -name defScreenName].isNoFlop 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 15 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.18060 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1466.74 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1466.74)
Total number of fetched objects 4410
End delay calculation. (MEM=1545.03 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1527.49 CPU=0:00:00.4 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#2 (mem=1518.0M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.9 mem=1526.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.9 mem=1526.0M) ***
No user-set net weight.
Net fanout histogram:
2		: 1520 (34.5%) nets
3		: 2072 (47.0%) nets
4     -	14	: 789 (17.9%) nets
15    -	39	: 15 (0.3%) nets
40    -	79	: 5 (0.1%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 8 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=4342 (0 fixed + 4342 movable) #buf cell=0 #inv cell=116 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4410 #term=20013 #term/net=4.54, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=226
stdCell: 4342 single + 0 double + 0 multi
Total standard cell length = 11.3678 (mm), area = 0.0194 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.731.
Density for the design = 0.731.
       = stdcell_area 56839 sites (19439 um^2) / alloc_area 77726 sites (26582 um^2).
Pin Density = 0.2455.
            = total # of pins 20013 / total area 81504.
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.158e+03 (2.22e+03 9.35e+02)
              Est.  stn bbox = 4.740e+03 (3.25e+03 1.49e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1577.2M
Iteration  2: Total net bbox = 3.158e+03 (2.22e+03 9.35e+02)
              Est.  stn bbox = 4.740e+03 (3.25e+03 1.49e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1577.2M
Iteration  3: Total net bbox = 2.929e+03 (1.91e+03 1.02e+03)
              Est.  stn bbox = 5.387e+03 (3.41e+03 1.97e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1587.0M
Active setup views:
    wc
Iteration  4: Total net bbox = 4.757e+04 (2.59e+04 2.17e+04)
              Est.  stn bbox = 6.044e+04 (3.34e+04 2.70e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1587.0M
Iteration  5: Total net bbox = 4.947e+04 (2.86e+04 2.09e+04)
              Est.  stn bbox = 6.331e+04 (3.64e+04 2.70e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1587.0M
Iteration  6: Total net bbox = 5.873e+04 (3.29e+04 2.59e+04)
              Est.  stn bbox = 7.499e+04 (4.17e+04 3.33e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1590.4M
Iteration  7: Total net bbox = 8.675e+04 (4.73e+04 3.94e+04)
              Est.  stn bbox = 1.043e+05 (5.68e+04 4.75e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1596.7M
Iteration  8: Total net bbox = 8.675e+04 (4.73e+04 3.94e+04)
              Est.  stn bbox = 1.043e+05 (5.68e+04 4.75e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 1596.7M
Iteration  9: Total net bbox = 6.586e+04 (3.62e+04 2.96e+04)
              Est.  stn bbox = 8.292e+04 (4.53e+04 3.76e+04)
              cpu = 0:00:01.8 real = 0:00:02.0 mem = 1590.7M
Iteration 10: Total net bbox = 6.460e+04 (3.54e+04 2.92e+04)
              Est.  stn bbox = 8.150e+04 (4.43e+04 3.72e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1592.7M
Iteration 11: Total net bbox = 9.223e+04 (4.99e+04 4.23e+04)
              Est.  stn bbox = 1.106e+05 (5.97e+04 5.08e+04)
              cpu = 0:00:05.6 real = 0:00:06.0 mem = 1592.7M
Iteration 12: Total net bbox = 9.223e+04 (4.99e+04 4.23e+04)
              Est.  stn bbox = 1.106e+05 (5.97e+04 5.08e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1592.7M
Iteration 13: Total net bbox = 9.223e+04 (4.99e+04 4.23e+04)
              Est.  stn bbox = 1.106e+05 (5.97e+04 5.08e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1592.7M
*** cost = 9.223e+04 (4.99e+04 4.23e+04) (cpu for global=0:00:10.6) real=0:00:12.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:09.1 real: 0:00:09.1
Core Placement runtime cpu: 0:00:09.4 real: 0:00:11.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:55 mem=1600.7M) ***
Total net bbox length = 9.223e+04 (4.990e+04 4.233e+04) (ext = 2.146e+04)
Move report: Detail placement moves 4342 insts, mean move: 0.88 um, max move: 17.72 um 
	Max move on inst (g145083): (94.66, 85.31) --> (87.20, 75.05)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1600.7MB
Summary Report:
Instances move: 4342 (out of 4342 movable)
Instances flipped: 0
Mean displacement: 0.88 um
Max displacement: 17.72 um (Instance: g145083) (94.656, 85.31) -> (87.2, 75.05)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
Total net bbox length = 9.209e+04 (4.989e+04 4.220e+04) (ext = 2.134e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1600.7MB
*** Finished refinePlace (0:03:56 mem=1600.7M) ***
*** End of Placement (cpu=0:00:12.5, real=0:00:13.0, mem=1593.7M) ***
default core: bins with density > 0.750 = 40.00 % ( 40 / 100 )
Density distribution unevenness ratio = 5.497%
*** Free Virtual Timing Model ...(mem=1593.7M)
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.18060 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1584.22)
Total number of fetched objects 4410
End delay calculation. (MEM=1611.42 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1611.42 CPU=0:00:00.4 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4289 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4289
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4289 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.387729e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1609.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19676 
[NR-eGR]  Metal2   (2V)         37954  31166 
[NR-eGR]  Metal3   (3H)         49894   1309 
[NR-eGR]  Metal4   (4V)          8360    286 
[NR-eGR]  Metal5   (5H)          3612     16 
[NR-eGR]  Metal6   (6V)            28      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        99848  52453 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 92087um
[NR-eGR] Total length: 99848um, number of vias: 52453
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6990um, number of vias: 6057
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1551.9M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:15, real = 0: 0:16, mem = 1549.9M **
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> zoomBox -427.92700 -101.62100 880.15750 530.79050
<CMD> zoomBox -271.61350 -62.77000 531.71400 325.60950
<CMD> zoomBox -202.57850 -45.61200 377.82600 234.99250
<CMD> zoomBox -102.51100 -19.98350 155.01750 104.52200
<CMD> zoomBox -56.30000 -8.05850 78.13150 56.93400
<CMD> zoomBox -65.31550 -12.23850 92.83900 64.22350
<CMD> zoomBox -75.88900 -16.26650 110.17550 73.68900
<CMD> zoomBox -88.32800 -20.68900 130.57150 85.14100
<CMD> zoomBox -103.54300 -25.35800 153.98600 99.14800
<CMD> zoomBox -142.50150 -37.31350 213.94000 135.01300
<CMD> zoomBox -167.27650 -44.91600 252.06650 157.82100
<CMD> zoomBox -119.27450 8.19450 183.70200 154.67250
<CMD> zoomBox -71.04800 61.55250 115.01750 151.50850
<CMD> zoomBox -34.36100 101.82300 62.76750 148.78100
<CMD> zoomBox -15.23850 122.48150 35.46400 146.99450
<CMD> zoomBox -17.56350 119.96350 42.08750 148.80250
<CMD> zoomBox -31.72100 104.69000 82.55250 159.93700
<CMD> zoomBox -69.36950 65.10250 188.17500 189.61600
<CMD> zoomBox -95.66100 37.97850 260.80250 210.31550
<CMD> zoomBox -112.38050 20.72950 306.98850 223.47900
<CMD> zoomBox -246.72100 -23.08650 333.72100 257.53600
<CMD> zoomBox -261.62700 -52.59050 421.24600 277.55400
<CMD> zoomBox -166.59450 -40.74000 326.78200 197.78950
<CMD> zoomBox -129.48050 -36.11200 289.89000 166.63850
<CMD> saveDesign placed3.enc
% Begin save design ... (date=01/30 20:02:53, mem=1293.9M)
% Begin Save ccopt configuration ... (date=01/30 20:02:53, mem=1293.9M)
% End Save ccopt configuration ... (date=01/30 20:02:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.1M, current mem=1294.1M)
% Begin Save netlist data ... (date=01/30 20:02:53, mem=1294.1M)
Writing Binary DB to placed3.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 20:02:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.1M, current mem=1294.1M)
Saving symbol-table file ...
Saving congestion map file placed3.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 20:02:53, mem=1294.5M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 20:02:53, total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.5M, current mem=1294.5M)
Saving preference file placed3.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 20:02:54, mem=1295.1M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=01/30 20:02:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.1M, current mem=1295.1M)
Saving PG file placed3.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 20:02:54 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1550.6M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 20:02:54, mem=1295.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 20:02:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.1M, current mem=1295.1M)
% Begin Save routing data ... (date=01/30 20:02:54, mem=1295.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1550.6M) ***
% End Save routing data ... (date=01/30 20:02:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1295.1M, current mem=1294.7M)
Saving property file placed3.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1553.6M) ***
% Begin Save power constraints data ... (date=01/30 20:02:54, mem=1294.7M)
% End Save power constraints data ... (date=01/30 20:02:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1294.7M, current mem=1294.7M)
rccorners
rccorners
rccorners
Generated self-contained design placed3.enc.dat
% End save design ... (date=01/30 20:02:54, total cpu=0:00:00.3, real=0:00:01.0, peak res=1296.1M, current mem=1296.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -84.91400 -21.44650 172.63300 103.06800
<CMD> zoomBox -74.22800 -18.03200 144.68700 87.80550
<CMD> zoomBox -57.37150 -12.66200 100.79500 63.80550
<CMD> zoomBox -24.85050 -4.72900 72.28400 42.23200
<CMD> zoomBox -13.39600 -0.59100 46.25800 28.24950
<CMD> zoomBox -14.79500 -1.24950 55.38600 32.68050
<CMD> zoomBox -16.45650 -1.97950 66.11000 37.93850
<CMD> zoomBox -11.81300 3.97850 47.84200 32.81950
<CMD> zoomBox -8.50250 8.28850 34.59800 29.12600
<CMD> zoomBox -6.11500 11.40200 25.02550 26.45750
<CMD> zoomBox -7.14000 10.82700 29.49650 28.53950
<CMD> zoomBox -8.34500 10.15850 34.75650 30.99650
<CMD> zoomBox -9.74500 9.35800 40.96300 33.87350
<CMD> zoomBox -16.49150 6.61550 53.69250 40.54700
<CMD> zoomBox -25.65750 3.29250 71.48300 50.25650
<CMD> zoomBox -46.17500 -5.41600 112.00250 71.05700
<CMD> zoomBox -27.68500 22.45900 69.45600 69.42300
<CMD> zoomBox -19.48300 35.32950 50.70150 69.26100
<CMD> zoomBox -16.28000 40.35550 43.37700 69.19750
<CMD> zoomBox -19.80000 39.67150 50.38500 73.60350
<CMD> zoomBox -23.94900 38.92650 58.62200 78.84650
<CMD> zoomBox -41.35800 35.92250 93.09700 100.92650
<CMD> zoomBox -28.70400 52.12100 68.44000 99.08650
<CMD> zoomBox -15.99150 68.39550 43.66800 97.23850
<CMD> zoomBox -6.32100 80.77600 24.82200 95.83250
<CMD> zoomBox -15.13550 70.84200 44.52450 99.68550
<CMD> zoomBox -31.84550 63.28450 82.44550 118.54000
<CMD> zoomBox -64.06600 49.81750 154.87950 155.66950
<CMD> zoomBox -125.88850 24.35650 293.54350 227.13650
<CMD> zoomBox -65.97200 76.19550 152.97450 182.04800
<CMD> zoomBox -40.72350 98.04050 93.73800 163.04750
<CMD> zoomBox -24.87450 111.79950 57.70200 151.72200
<CMD> zoomBox -12.81800 122.26600 30.28850 143.10650
<CMD> zoomBox -7.73800 126.67650 18.73550 139.47550
<CMD> zoomBox -17.87750 117.87450 41.78700 146.72000
<CMD> zoomBox -34.60800 104.13950 79.69000 159.39850
<CMD> zoomBox -93.34100 68.19300 164.26150 192.73450
<CMD> zoomBox -144.26350 21.81000 349.22250 260.39250
<CMD> zoomBox -503.97600 -80.03500 441.38900 377.01450
<CMD> zoomBox -268.81300 -54.89450 311.76050 225.79150
<CMD> zoomBox -167.09100 -44.62550 252.37400 158.17050
<CMD> zoomBox -199.40650 -64.34400 294.08150 174.23950
<CMD> zoomBox -237.42500 -87.54250 343.14900 193.14400
<CMD> checkPlace t1c_riscv_cpu.checkPlace
Begin checking placement ... (start mem=1571.0M, init mem=1595.1M)
*info: Placed = 4342          
*info: Unplaced = 0           
Placement Density:69.74%(19439/27874)
Placement Density (including fixed std cells):69.74%(19439/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1595.1M)
<CMD> setDrawView place
<CMD> fit
invalid command name "check_place"
<CMD> checkPlace
Begin checking placement ... (start mem=1595.1M, init mem=1595.1M)
*info: Placed = 4342          
*info: Unplaced = 0           
Placement Density:69.74%(19439/27874)
Placement Density (including fixed std cells):69.74%(19439/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1595.1M)
<CMD> report_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 't1c_riscv_cpu' of instances=4342 and nets=4505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1593.059M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1596.57)
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
**WARN: (IMPESI-3014):	The RC network is incomplete for net WriteData[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
Total number of fetched objects 4410
End delay calculation. (MEM=1624.78 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1624.78 CPU=0:00:00.6 REAL=0:00:00.0)
Path 1: MET Setup Check with Pin datamem_data_ram_reg[18][26]/CK 
Endpoint:   datamem_data_ram_reg[18][26]/SE (^) checked with  leading edge of 
'clk'
Beginpoint: reset                           (^) triggered by  leading edge of 
'@'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.000
- Setup                         0.761
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.139
- Arrival Time                  4.892
= Slack Time                    4.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                              |             |         |       |  Time   |   Time   | 
     |------------------------------+-------------+---------+-------+---------+----------| 
     |                              | reset ^     |         |       |   0.000 |    4.247 | 
     | g145085                      | B ^ -> Y v  | NAND2X1 | 0.620 |   0.620 |    4.867 | 
     | g102116                      | B v -> Y ^  | NOR2XL  | 0.720 |   1.341 |    5.588 | 
     | g102054                      | AN ^ -> Y ^ | NOR2BX1 | 1.199 |   2.539 |    6.786 | 
     | g102047                      | A ^ -> Y v  | INVX1   | 1.311 |   3.850 |    8.097 | 
     | g101829                      | A v -> Y ^  | NOR2XL  | 1.041 |   4.891 |    9.138 | 
     | datamem_data_ram_reg[18][26] | SE ^        | SDFFQX1 | 0.001 |   4.892 |    9.139 | 
     +-----------------------------------------------------------------------------------+ 

<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1339.0M, totSessionCpu=0:24:22 **
Executing: place_opt_design -opt
**INFO: User settings:
setExtractRCMode -engine                   preRoute
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              bcwc
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -virtualIPO                false

*** place_opt_design #1 [begin] : totSession cpu/real = 0:24:21.6/1:26:21.1 (0.3), mem = 1582.8M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] : totSession cpu/real = 0:24:21.6/1:26:21.1 (0.3), mem = 1614.8M
*** GlobalPlace #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:21.6/1:26:21.1 (0.3), mem = 1614.8M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1341.7M, totSessionCpu=0:24:22 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
*** InitOpt #1 [begin] : totSession cpu/real = 0:24:21.6/1:26:21.1 (0.3), mem = 1614.8M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=1603.76 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1316.6M, totSessionCpu=0:24:22 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1589.77 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 4289 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4289
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4289 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.529488e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  19676 
[NR-eGR]  Metal2   (2V)         38428  31196 
[NR-eGR]  Metal3   (3H)         50162   1442 
[NR-eGR]  Metal4   (4V)          8760    324 
[NR-eGR]  Metal5   (5H)          3971     16 
[NR-eGR]  Metal6   (6V)             5      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       101326  52654 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 92087um
[NR-eGR] Total length: 101326um, number of vias: 52654
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7245um, number of vias: 6074
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 1593.16 MB )
Extraction called for design 't1c_riscv_cpu' of instances=4342 and nets=4505 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1591.156M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1602.48)
Total number of fetched objects 4410
End delay calculation. (MEM=1658.76 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1641.22 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:24:24 mem=1641.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  4.157  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  6204   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      7 (7)       |   -0.031   |      7 (7)       |
|   max_tran     |   1206 (9118)    |   -2.946   |   1206 (9125)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.738%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1356.2M, totSessionCpu=0:24:24 **
*** InitOpt #1 [finish] : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:24:24.2/1:26:23.8 (0.3), mem = 1614.5M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1614.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1614.5M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:24:24.3/1:26:23.8 (0.3), mem = 1614.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:24:24.4/1:26:23.9 (0.3), mem = 1794.2M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] : totSession cpu/real = 0:24:24.5/1:26:24.1 (0.3), mem = 1794.2M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:24:25.9/1:26:25.4 (0.3), mem = 1715.2M
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:24:25.9/1:26:25.5 (0.3), mem = 1715.2M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:24:27.2/1:26:26.7 (0.3), mem = 1715.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:24:27.2/1:26:26.7 (0.3), mem = 1715.3M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1431|  9667|    -3.00|     8|     8|    -0.08|     0|     0|     0|     0|     4.16|     0.00|       0|       0|       0| 69.74%|          |         |
|    14|  1813|    -0.43|     7|     7|    -0.08|     0|     0|     0|     0|     5.32|     0.00|    1042|      39|     291| 76.90%| 0:00:03.0|  1841.3M|
|    13|  1811|    -0.43|     7|     7|    -0.08|     0|     0|     0|     0|     5.32|     0.00|       6|       0|       1| 76.94%| 0:00:00.0|  1841.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 6 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=1841.3M) ***

*** DrvOpt #2 [finish] : cpu/real = 0:00:04.3/0:00:04.3 (1.0), totSession cpu/real = 0:24:31.5/1:26:31.1 (0.3), mem = 1750.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:09, mem = 1461.0M, totSessionCpu=0:24:32 **

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:24:31.6/1:26:31.1 (0.3), mem = 1788.4M
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 95 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   76.94%|   0:00:00.0| 1807.5M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1807.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1807.5M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:24:33.0/1:26:32.6 (0.3), mem = 1748.4M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:24:33.1/1:26:32.6 (0.3), mem = 1805.6M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.94
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.94%|        -|   0.000|   0.000|   0:00:00.0| 1807.6M|
|   76.94%|        0|   0.000|   0.000|   0:00:00.0| 1807.6M|
|   76.90%|        7|   0.000|   0.000|   0:00:01.0| 1831.2M|
|   76.62%|      112|   0.000|   0.000|   0:00:00.0| 1831.2M|
|   76.62%|        3|   0.000|   0.000|   0:00:00.0| 1831.2M|
|   76.62%|        0|   0.000|   0.000|   0:00:00.0| 1831.2M|
|   76.62%|        0|   0.000|   0.000|   0:00:00.0| 1831.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.62
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:24:35.1/1:26:34.6 (0.3), mem = 1831.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1750.16M, totSessionCpu=0:24:35).
*** IncrReplace #1 [begin] : totSession cpu/real = 0:24:35.1/1:26:34.7 (0.3), mem = 1750.2M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  wc
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5369 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5369
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5369 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.556164e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         9( 0.08%)         1( 0.01%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total         9( 0.01%)         1( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1750.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
Iteration  6: Total net bbox = 6.063e+04 (3.42e+04 2.64e+04)
              Est.  stn bbox = 7.643e+04 (4.30e+04 3.35e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1773.0M
Iteration  7: Total net bbox = 6.344e+04 (3.54e+04 2.81e+04)
              Est.  stn bbox = 7.994e+04 (4.43e+04 3.56e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 1769.0M
Iteration  8: Total net bbox = 6.481e+04 (3.61e+04 2.88e+04)
              Est.  stn bbox = 8.157e+04 (4.51e+04 3.65e+04)
              cpu = 0:00:01.6 real = 0:00:02.0 mem = 1767.0M
Iteration  9: Total net bbox = 6.755e+04 (3.74e+04 3.02e+04)
              Est.  stn bbox = 8.415e+04 (4.63e+04 3.78e+04)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 1767.0M
Iteration 10: Total net bbox = 6.662e+04 (3.68e+04 2.98e+04)
              Est.  stn bbox = 8.305e+04 (4.56e+04 3.74e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1767.0M
Move report: Timing Driven Placement moves 5421 insts, mean move: 5.18 um, max move: 65.38 um 
	Max move on inst (FE_OFC402_n_285): (79.80, 95.57) --> (48.72, 129.88)

Finished Incremental Placement (cpu=0:00:07.6, real=0:00:08.0, mem=1767.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:24:43 mem=1767.7M) ***
Total net bbox length = 9.426e+04 (5.121e+04 4.305e+04) (ext = 2.147e+04)
Move report: Detail placement moves 5422 insts, mean move: 0.94 um, max move: 22.34 um 
	Max move on inst (FE_OFC1012_n_1880): (76.32, 119.50) --> (76.20, 97.28)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1767.7MB
Summary Report:
Instances move: 5422 (out of 5422 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 22.34 um (Instance: FE_OFC1012_n_1880) (76.319, 119.499) -> (76.2, 97.28)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.750e+04 (5.246e+04 4.504e+04) (ext = 2.142e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1767.7MB
*** Finished refinePlace (0:24:43 mem=1767.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5369 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5369
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5369 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.695871e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1761.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21836 
[NR-eGR]  Metal2   (2V)         38395  32937 
[NR-eGR]  Metal3   (3H)         50290   1729 
[NR-eGR]  Metal4   (4V)         10531    360 
[NR-eGR]  Metal5   (5H)          4129      6 
[NR-eGR]  Metal6   (6V)             1      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103346  56868 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 97497um
[NR-eGR] Total length: 103346um, number of vias: 56868
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6593um, number of vias: 5853
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.10 seconds, mem = 1759.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:08.3, real=0:00:08.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1749.7M)
Extraction called for design 't1c_riscv_cpu' of instances=5422 and nets=5585 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1749.730M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1438.3M, totSessionCpu=0:24:44 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1745.83)
Total number of fetched objects 5490
End delay calculation. (MEM=1773.03 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1773.03 CPU=0:00:00.6 REAL=0:00:01.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:09.7/0:00:09.6 (1.0), totSession cpu/real = 0:24:44.8/1:26:44.3 (0.3), mem = 1773.0M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:24:44.9/1:26:44.4 (0.3), mem = 1789.0M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   406|  2625|    -0.52|     6|     6|    -0.06|     0|     0|     0|     0|     5.21|     0.00|       0|       0|       0| 76.62%|          |         |
|    34|  1853|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.21|     0.00|     276|       0|     129| 78.42%| 0:00:01.0|  1858.8M|
|    13|  1811|    -0.15|     5|     5|    -0.02|     0|     0|     0|     0|     5.21|     0.00|      12|       0|      20| 78.50%| 0:00:01.0|  1858.8M|
|    11|  1807|    -0.15|     5|     5|    -0.02|     0|     0|     0|     0|     5.21|     0.00|       2|       0|       3| 78.51%| 0:00:00.0|  1858.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 10 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because the gain is not enough.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1858.8M) ***

*** Starting refinePlace (0:24:48 mem=1871.8M) ***
Total net bbox length = 9.797e+04 (5.262e+04 4.534e+04) (ext = 2.141e+04)
Move report: Detail placement moves 986 insts, mean move: 4.84 um, max move: 31.48 um 
	Max move on inst (FE_OFC1358_n_2053): (76.20, 56.24) --> (94.00, 69.92)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1874.8MB
Summary Report:
Instances move: 986 (out of 5712 movable)
Instances flipped: 0
Mean displacement: 4.84 um
Max displacement: 31.48 um (Instance: FE_OFC1358_n_2053) (76.2, 56.24) -> (94, 69.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.028e+05 (5.539e+04 4.741e+04) (ext = 2.142e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1874.8MB
*** Finished refinePlace (0:24:48 mem=1874.8M) ***
*** maximum move = 31.48 um ***
*** Finished re-routing un-routed nets (1871.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1871.8M) ***
*** DrvOpt #3 [finish] : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:24:48.2/1:26:47.7 (0.3), mem = 1772.8M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.05min real=0.05min mem=1772.8M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.205  |  5.205  |  7.864  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    62 (1909)     |   -0.621   |    62 (1909)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.514%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:26, mem = 1482.4M, totSessionCpu=0:24:48 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:24:48.5/1:26:48.0 (0.3), mem = 1830.1M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.51
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.51%|        -|   0.000|   0.000|   0:00:00.0| 1830.1M|
|   76.04%|      617|   0.000|   0.000|   0:00:09.0| 1949.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.04
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:09.2) (real = 0:00:10.0) **
*** AreaOpt #2 [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), totSession cpu/real = 0:24:57.6/1:26:57.1 (0.3), mem = 1949.6M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=1799.52M, totSessionCpu=0:24:58).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:24:57.7/1:26:57.2 (0.3), mem = 1856.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 76.04
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.04%|        -|   0.000|   0.000|   0:00:00.0| 1856.8M|
|   76.04%|        0|   0.000|   0.000|   0:00:00.0| 1856.8M|
|   75.98%|       11|   0.000|   0.000|   0:00:01.0| 1875.8M|
|   75.52%|      111|   0.000|   0.000|   0:00:00.0| 1880.4M|
|   75.52%|        2|   0.000|   0.000|   0:00:00.0| 1880.4M|
|   75.52%|        0|   0.000|   0.000|   0:00:00.0| 1880.4M|
|   75.52%|        0|   0.000|   0.000|   0:00:00.0| 1880.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 75.52
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.4) (real = 0:00:01.0) **
*** Starting refinePlace (0:24:59 mem=1880.4M) ***
Total net bbox length = 9.801e+04 (5.291e+04 4.510e+04) (ext = 2.140e+04)
Move report: Detail placement moves 237 insts, mean move: 1.55 um, max move: 10.00 um 
	Max move on inst (FE_OFC339_n_160): (67.40, 66.50) --> (77.40, 66.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1883.4MB
Summary Report:
Instances move: 237 (out of 5194 movable)
Instances flipped: 0
Mean displacement: 1.55 um
Max displacement: 10.00 um (Instance: FE_OFC339_n_160) (67.4, 66.5) -> (77.4, 66.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.822e+04 (5.302e+04 4.520e+04) (ext = 2.140e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1883.4MB
*** Finished refinePlace (0:24:59 mem=1883.4M) ***
*** maximum move = 10.00 um ***
*** Finished re-routing un-routed nets (1880.4M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1880.4M) ***
*** AreaOpt #3 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:24:59.3/1:26:58.9 (0.3), mem = 1880.4M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1800.33M, totSessionCpu=0:24:59).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:24:59.4/1:26:58.9 (0.3), mem = 1800.3M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    75|  2208|    -0.58|     5|     5|    -0.02|     0|     0|     0|     0|     5.21|     0.00|       0|       0|       0| 75.52%|          |         |
|    24|  1833|    -0.15|     5|     5|    -0.02|     0|     0|     0|     0|     5.21|     0.00|      48|       0|      31| 75.84%| 0:00:01.0|  1958.5M|
|    18|  1821|    -0.15|     5|     5|    -0.02|     0|     0|     0|     0|     5.21|     0.00|      11|       0|       6| 75.92%| 0:00:00.0|  1958.5M|
|    12|  1809|    -0.15|     5|     5|    -0.02|     0|     0|     0|     0|     5.21|     0.00|       7|       0|       4| 75.97%| 0:00:00.0|  1958.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 12 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because the gain is not enough.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1958.5M) ***

*** Starting refinePlace (0:25:01 mem=1885.5M) ***
Total net bbox length = 9.845e+04 (5.313e+04 4.533e+04) (ext = 2.140e+04)
Move report: Detail placement moves 139 insts, mean move: 3.59 um, max move: 12.60 um 
	Max move on inst (FE_OFC1538_n_1880): (77.60, 121.22) --> (90.20, 121.22)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1889.5MB
Summary Report:
Instances move: 139 (out of 5260 movable)
Instances flipped: 0
Mean displacement: 3.59 um
Max displacement: 12.60 um (Instance: FE_OFC1538_n_1880) (77.6, 121.22) -> (90.2, 121.22)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 9.885e+04 (5.332e+04 4.553e+04) (ext = 2.140e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1889.5MB
*** Finished refinePlace (0:25:01 mem=1889.5M) ***
*** maximum move = 12.60 um ***
*** Finished re-routing un-routed nets (1886.5M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1886.5M) ***
*** DrvOpt #4 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:25:01.3/1:27:00.8 (0.3), mem = 1802.5M
End: GigaOpt postEco DRV Optimization
Register exp ratio and priority group on 0 nets on 5328 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5260 and nets=5423 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1787.094M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1783.12)
Total number of fetched objects 5328
End delay calculation. (MEM=1810.32 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1810.32 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:25:02 mem=1810.3M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5210 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5210
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5210 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.818820e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1818.32 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:41, real = 0:00:40, mem = 1507.1M, totSessionCpu=0:25:03 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.205  |  5.205  |  8.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    12 (1809)     |   -0.421   |    12 (1809)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.966%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1508.0M, totSessionCpu=0:25:03 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:41, real = 0:00:42, mem = 1702.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         161  %s : Net has unplaced terms or is connec...
*** Message Summary: 168 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:41.4/0:00:42.0 (1.0), totSession cpu/real = 0:25:02.9/1:27:03.1 (0.3), mem = 1702.8M
<CMD> timeDesign -preCTS
*** timeDesign #1 [begin] : totSession cpu/real = 0:25:20.7/1:28:08.9 (0.3), mem = 1715.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1705.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.205  |  5.205  |  8.014  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    12 (1809)     |   -0.421   |    12 (1809)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 75.966%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.54 sec
Total Real time: 2.0 sec
Total Memory Usage: 1721.136719 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:00.5/0:00:01.2 (0.4), totSession cpu/real = 0:25:21.2/1:28:10.1 (0.3), mem = 1721.1M
<CMD> saveDesign placed4.enc
% Begin save design ... (date=01/30 21:21:00, mem=1416.7M)
% Begin Save ccopt configuration ... (date=01/30 21:21:00, mem=1416.7M)
% End Save ccopt configuration ... (date=01/30 21:21:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1416.9M, current mem=1416.9M)
% Begin Save netlist data ... (date=01/30 21:21:00, mem=1416.9M)
Writing Binary DB to placed4.enc.dat/t1c_riscv_cpu.v.bin in single-threaded mode...
% End Save netlist data ... (date=01/30 21:21:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1416.9M, current mem=1416.9M)
Saving symbol-table file ...
Saving congestion map file placed4.enc.dat/t1c_riscv_cpu.route.congmap.gz ...
% Begin Save AAE data ... (date=01/30 21:21:00, mem=1417.1M)
Saving AAE Data ...
% End Save AAE data ... (date=01/30 21:21:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.1M, current mem=1417.1M)
Saving preference file placed4.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=01/30 21:21:00, mem=1417.4M)
Saving floorplan file ...
Convert 0 swires and 0 svias from compressed groups
% End Save floorplan data ... (date=01/30 21:21:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.4M, current mem=1417.4M)
Saving PG file placed4.enc.dat/t1c_riscv_cpu.pg.gz, version#2, (Created by Innovus v21.10-p004_1 on Thu Jan 30 21:21:00 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1720.9M) ***
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=01/30 21:21:00, mem=1417.4M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=01/30 21:21:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.4M, current mem=1417.4M)
% Begin Save routing data ... (date=01/30 21:21:00, mem=1417.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1720.9M) ***
% End Save routing data ... (date=01/30 21:21:01, total cpu=0:00:00.0, real=0:00:01.0, peak res=1417.7M, current mem=1417.7M)
Saving property file placed4.enc.dat/t1c_riscv_cpu.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1723.9M) ***
Saving rc congestion map placed4.enc.dat/t1c_riscv_cpu.congmap.gz ...
% Begin Save power constraints data ... (date=01/30 21:21:01, mem=1417.7M)
% End Save power constraints data ... (date=01/30 21:21:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.7M, current mem=1417.7M)
rccorners
rccorners
rccorners
Generated self-contained design placed4.enc.dat
% End save design ... (date=01/30 21:21:01, total cpu=0:00:00.4, real=0:00:01.0, peak res=1417.7M, current mem=1417.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX8 CLKBUFX12 CLKBUFX4}
<CMD> set_ccopt_property buffer_cells

Usage: set_ccopt_property [-help] <name> <value> [-analysis_view <name>] [-cell <name>] [-clock_spine <name>] [-clock_tree <name>] [-clock_tree_source_group <name>] [-delay_corner <name>]
                          [-flexible_htree <name>] [-help <name>] [-inst <name>] [-lib_pin <name>] [-net <name>] [-net_type <name>] [-pin <name>] [-power_domain <name>] [-preferred_cell_stripe <name>]
                          [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]

**ERROR: (IMPTCM-46):	Argument "<value>" is required for command "set_ccopt_property", either this option is not specified or an option prior to it is not specified correctly.

<CMD> set_ccopt_property buffer_cells

Usage: set_ccopt_property [-help] <name> <value> [-analysis_view <name>] [-cell <name>] [-clock_spine <name>] [-clock_tree <name>] [-clock_tree_source_group <name>] [-delay_corner <name>]
                          [-flexible_htree <name>] [-help <name>] [-inst <name>] [-lib_pin <name>] [-net <name>] [-net_type <name>] [-pin <name>] [-power_domain <name>] [-preferred_cell_stripe <name>]
                          [-skew_group <name>] [ -early  | -late  ] [ -rise  | -fall  ] [ -min  | -max  ]

**ERROR: (IMPTCM-46):	Argument "<value>" is required for command "set_ccopt_property", either this option is not specified or an option prior to it is not specified correctly.

<CMD> getCTSMode -engine -quiet
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): sdc_cons
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 2078 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/sdc_cons was created. It contains 2078 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for max_delay:setup.late...
Turning off fast DC mode.
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> set_ccopt_property buffer_cells {bufAX* bufBX*}
<CMD> set_ccopt_property buffer_cells {bufAX* bufBX*}
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX8 CLKBUFX12 CLKBUFX4}
<CMD> ctd_win -side none -id ctd_window
<CMD> set_ccopt_property buffer_cells {bufAX* bufBX*}
<CMD> set_ccopt_property -clock_tree clk buffer_cells {bufAX* bufBX*}
<CMD> set_ccopt_property -clock_tree clk buffer_cells {bufAX* bufBX*}
<CMD> set_ccopt_property -clock_tree clk buffer_cells {bufAX* bufBX*}
<CMD> ccopt_design
% Begin ccopt_design (date=01/30 21:49:19, mem=1398.6M)
*** ccopt_design #1 [begin] : totSession cpu/real = 0:33:44.2/1:59:02.4 (0.3), mem = 1711.8M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          38.8
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { bc }
setOptMode -activeSetupViews                   { wc }
setOptMode -autoSetupViews                     { wc}
setOptMode -autoTDGRSetupViews                 { wc}
setOptMode -drcMargin                          0
setOptMode -fixDrc                             true
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -setupTargetSlack                   0
setPlaceMode -place_design_floorplan_mode      false

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1711.8M, init mem=1704.5M)
*info: Placed = 5260          
*info: Unplaced = 0           
Placement Density:75.97%(21175/27874)
Placement Density (including fixed std cells):75.97%(21175/27874)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1704.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 2078 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 2078 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1702.51 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5210 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5210
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5210 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.818820e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21515 
[NR-eGR]  Metal2   (2V)         37368  32450 
[NR-eGR]  Metal3   (3H)         50583   1846 
[NR-eGR]  Metal4   (4V)         11675    395 
[NR-eGR]  Metal5   (5H)          4672      6 
[NR-eGR]  Metal6   (6V)             1      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       104300  56212 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 98850um
[NR-eGR] Total length: 104300um, number of vias: 56212
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6556um, number of vias: 5807
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.18 sec, Real: 0.19 sec, Curr Mem: 1702.51 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.1)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
**WARN: (IMPCCOPT-1286):	The pattern 'bufAX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1286):	The pattern 'bufBX*' specified in the buffer_cells property does not match any lib cells.  This cell will not be used when synthesizing -clock_tree clk -power_domain auto-default.
**WARN: (IMPCCOPT-1284):	None of the library cells specified in the buffer_cells property are usable. It will not be possible to add cells of this type while balancing -clock_tree clk -power_domain auto-default.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 27874.368um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner max_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.102ns
  Buffer max distance: 77.500um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=77.500um, saturatedSlew=0.090ns, speed=530.458um per ns, cellArea=30.890um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=50.494um, saturatedSlew=0.088ns, speed=597.916um per ns, cellArea=27.092um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.442um per ns, cellArea=54.700um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=275.102um, saturatedSlew=0.093ns, speed=768.656um per ns, cellArea=49.727um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/sdc_cons:
  Sources:                     pin clk
  Total number of sinks:       2078
  Delay constrained sinks:     2078
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner max_delay:setup.late:
  Skew target:                 0.102ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers Metal3-Metal4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Type 'man IMPCCOPT-1361' for more detail.
Primary reporting skew groups are:
skew_group clk/sdc_cons with 2078 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:00.6 real=0:00:00.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Closing all CTD windows due to a clock object being deleted
          Clock tree timing engine global stage delay update for max_delay:setup.late...
          Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      hp wire lengths  : top=0.000um, trunk=802.220um, leaf=3571.250um, total=4373.470um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 131 CLKBUFX3: 14 
    Bottom-up phase done. (took cpu=0:00:01.4 real=0:00:01.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:33:47 mem=1705.5M) ***
Total net bbox length = 1.032e+05 (5.530e+04 4.790e+04) (ext = 2.142e+04)
Move report: Detail placement moves 753 insts, mean move: 1.84 um, max move: 19.82 um 
	Max move on inst (FE_OFC266_n_342): (61.00, 69.92) --> (77.40, 66.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1708.6MB
Summary Report:
Instances move: 753 (out of 5405 movable)
Instances flipped: 0
Mean displacement: 1.84 um
Max displacement: 19.82 um (Instance: FE_OFC266_n_342) (61, 69.92) -> (77.4, 66.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.041e+05 (5.573e+04 4.840e+04) (ext = 2.141e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1708.6MB
*** Finished refinePlace (0:33:47 mem=1708.6M) ***
    ClockRefiner summary
    All clock instances: Moved 335, flipped 111 and cell swapped 0 (out of a total of 2223).
    The largest move was 4.62 um for datamem_data_ram_reg[31][12].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for max_delay:setup.late...
    Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [0.6,0.95)              2
    [0.95,1.3)              0
    [1.3,1.65)              0
    [1.65,2)               11
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -------------------------------------------------------------------------------------------------------------------------------------------------------
         2           (25.400,78.470)      (23.400,78.470)      CTS_ccl_a_buf_00141 (a lib_cell CLKBUFX4) at (23.400,78.470), in power domain auto-default
         2           (158.000,47.690)     (156.000,47.690)     CTS_ccl_a_buf_00133 (a lib_cell CLKBUFX4) at (156.000,47.690), in power domain auto-default
         2           (46.000,140.030)     (44.000,140.030)     CTS_ccl_a_buf_00132 (a lib_cell CLKBUFX4) at (44.000,140.030), in power domain auto-default
         2           (110.000,133.190)    (108.000,133.190)    CTS_ccl_a_buf_00130 (a lib_cell CLKBUFX4) at (108.000,133.190), in power domain auto-default
         2           (21.800,119.510)     (19.800,119.510)     CTS_ccl_a_buf_00126 (a lib_cell CLKBUFX4) at (19.800,119.510), in power domain auto-default
         2           (97.200,105.830)     (95.200,105.830)     CTS_ccl_a_buf_00123 (a lib_cell CLKBUFX4) at (95.200,105.830), in power domain auto-default
         2           (159.200,102.410)    (157.200,102.410)    CTS_ccl_a_buf_00122 (a lib_cell CLKBUFX4) at (157.200,102.410), in power domain auto-default
         1.8         (109.400,23.750)     (107.600,23.750)     CTS_ccl_a_buf_00103 (a lib_cell CLKBUFX3) at (107.600,23.750), in power domain auto-default
         1.8         (148.200,23.750)     (146.400,23.750)     CTS_ccl_a_buf_00095 (a lib_cell CLKBUFX3) at (146.400,23.750), in power domain auto-default
         1.8         (77.400,119.510)     (79.200,119.510)     CTS_ccl_a_buf_00042 (a lib_cell CLKBUFX4) at (79.200,119.510), in power domain auto-default
    -------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Clustering':
      cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
      misc counts      : r=1, pp=0
      cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
      cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.228pF, leaf=0.959pF, total=1.187pF
      wire lengths     : top=0.000um, trunk=1660.043um, leaf=6331.037um, total=7991.079um
      hp wire lengths  : top=0.000um, trunk=807.000um, leaf=3617.810um, total=4424.810um
    Clock DAG net violations after 'Clustering':
      Remaining Transition : {count=10, worst=[0.003ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.011ns
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=25 avg=0.066ns sd=0.011ns min=0.044ns max=0.087ns {7 <= 0.060ns, 14 <= 0.080ns, 4 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=121 avg=0.093ns sd=0.005ns min=0.082ns max=0.103ns {0 <= 0.060ns, 0 <= 0.080ns, 34 <= 0.090ns, 54 <= 0.095ns, 23 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 131 CLKBUFX3: 14 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.218, max=0.304, avg=0.273, sd=0.020], skew [0.086 vs 0.102], 100% {0.218, 0.304} (wid=0.034 ws=0.032) (gid=0.270 gs=0.055)
    Skew group summary after 'Clustering':
      skew_group clk/sdc_cons: insertion delay [min=0.218, max=0.304, avg=0.273, sd=0.020], skew [0.086 vs 0.102], 100% {0.218, 0.304} (wid=0.034 ws=0.032) (gid=0.270 gs=0.055)
    Legalizer API calls during this step: 3195 succeeded with high effort: 3195 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.8 real=0:00:01.8)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       146 (unrouted=146, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5422 (unrouted=213, trialRouted=5209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 146 nets for routing of which 146 have one or more fixed wires.
(ccopt eGR): Start to route 146 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7596 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7596
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5355 nets ( ignored 5209 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 146 clock nets ( 146 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 146
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 146 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.695000e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 6 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.973730e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.249040e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.524350e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.799660e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 6 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.377640e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21805 
[NR-eGR]  Metal2   (2V)         36694  31754 
[NR-eGR]  Metal3   (3H)         51361   2452 
[NR-eGR]  Metal4   (4V)         13122    395 
[NR-eGR]  Metal5   (5H)          4672      6 
[NR-eGR]  Metal6   (6V)             1      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       105851  56412 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 104136um
[NR-eGR] Total length: 105851um, number of vias: 56412
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 8106um, number of vias: 6007
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2369 
[NR-eGR]  Metal2   (2V)          3196  3014 
[NR-eGR]  Metal3   (3H)          3461   624 
[NR-eGR]  Metal4   (4V)          1449     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         8106  6007 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4738um
[NR-eGR] Total length: 8106um, number of vias: 6007
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 8106um, number of vias: 6007
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 1705.73 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:       146 (unrouted=0, trialRouted=0, noStatus=0, routed=146, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5422 (unrouted=213, trialRouted=5209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #2 [begin] : totSession cpu/real = 0:33:47.3/1:59:05.6 (0.3), mem = 1705.7M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 146  Num Prerouted Wires = 7226
[NR-eGR] Read 5355 nets ( ignored 146 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5209
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5209 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.330957e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.09 seconds, mem = 1705.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21805 
[NR-eGR]  Metal2   (2V)         32982  31009 
[NR-eGR]  Metal3   (3H)         46646   3694 
[NR-eGR]  Metal4   (4V)         16650   1083 
[NR-eGR]  Metal5   (5H)          9796     61 
[NR-eGR]  Metal6   (6V)           489      2 
[NR-eGR]  Metal7   (7H)            46      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106610  57654 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 104136um
[NR-eGR] Total length: 106610um, number of vias: 57654
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1705.7M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #2 [finish] : cpu/real = 0:00:00.2/0:00:00.2 (1.1), totSession cpu/real = 0:33:47.5/1:59:05.8 (0.3), mem = 1705.7M
    Congestion Repair done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.5 real=0:00:00.5)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5405 and nets=5568 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1705.738M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=145, i=0, icg=0, nicg=0, l=0, total=145
    misc counts      : r=1, pp=0
    cell areas       : b=342.342um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=342.342um^2
    cell capacitance : b=0.056pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.056pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.228pF, leaf=0.962pF, total=1.190pF
    wire lengths     : top=0.000um, trunk=1660.043um, leaf=6331.037um, total=7991.079um
    hp wire lengths  : top=0.000um, trunk=807.000um, leaf=3617.810um, total=4424.810um
  Clock DAG net violations after clustering cong repair call:
    Remaining Transition : {count=12, worst=[0.005ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.024ns
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=25 avg=0.066ns sd=0.011ns min=0.044ns max=0.087ns {7 <= 0.060ns, 16 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=121 avg=0.093ns sd=0.005ns min=0.082ns max=0.105ns {0 <= 0.060ns, 0 <= 0.080ns, 33 <= 0.090ns, 52 <= 0.095ns, 24 <= 0.100ns} {12 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 131 CLKBUFX3: 14 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.219, max=0.304, avg=0.273, sd=0.020], skew [0.085 vs 0.102], 100% {0.219, 0.304} (wid=0.034 ws=0.032) (gid=0.270 gs=0.053)
  Skew group summary after clustering cong repair call:
    skew_group clk/sdc_cons: insertion delay [min=0.219, max=0.304, avg=0.273, sd=0.020], skew [0.085 vs 0.102], 100% {0.219, 0.304} (wid=0.034 ws=0.032) (gid=0.270 gs=0.053)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Clustering done. (took cpu=0:00:02.6 real=0:00:02.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=348.498um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=348.498um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=0.960pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1683.923um, leaf=6319.995um, total=8003.919um
      hp wire lengths  : top=0.000um, trunk=834.570um, leaf=3628.535um, total=4463.105um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=26 avg=0.065ns sd=0.012ns min=0.038ns max=0.089ns {7 <= 0.060ns, 17 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.082ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 41 <= 0.090ns, 52 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 139 CLKBUFX3: 6 CLKBUFX2: 1 BUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385], skew [0.165 vs 0.102*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385], skew [0.165 vs 0.102*]
    Legalizer API calls during this step: 134 succeeded with high effort: 134 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=348.498um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=348.498um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=0.960pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1683.923um, leaf=6319.995um, total=8003.919um
      hp wire lengths  : top=0.000um, trunk=834.570um, leaf=3628.535um, total=4463.105um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=26 avg=0.065ns sd=0.012ns min=0.038ns max=0.089ns {7 <= 0.060ns, 17 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.082ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 41 <= 0.090ns, 52 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 139 CLKBUFX3: 6 CLKBUFX2: 1 BUFX2: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385, avg=0.274, sd=0.023], skew [0.165 vs 0.102*], 99% {0.220, 0.322} (wid=0.035 ws=0.032) (gid=0.354 gs=0.137)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385, avg=0.274, sd=0.023], skew [0.165 vs 0.102*], 99% {0.220, 0.322} (wid=0.035 ws=0.032) (gid=0.354 gs=0.137)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=348.498um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=348.498um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=0.960pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1683.923um, leaf=6319.995um, total=8003.919um
      hp wire lengths  : top=0.000um, trunk=834.570um, leaf=3628.535um, total=4463.105um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=26 avg=0.065ns sd=0.012ns min=0.038ns max=0.089ns {7 <= 0.060ns, 17 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.082ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 41 <= 0.090ns, 52 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 139 CLKBUFX3: 6 CLKBUFX2: 1 BUFX2: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385], skew [0.165 vs 0.102*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385], skew [0.165 vs 0.102*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=348.498um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=348.498um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=0.960pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1683.923um, leaf=6319.995um, total=8003.919um
      hp wire lengths  : top=0.000um, trunk=834.570um, leaf=3628.535um, total=4463.105um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=26 avg=0.065ns sd=0.012ns min=0.038ns max=0.089ns {7 <= 0.060ns, 17 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.082ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 41 <= 0.090ns, 52 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 139 CLKBUFX3: 6 CLKBUFX2: 1 BUFX2: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385], skew [0.165 vs 0.102*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385], skew [0.165 vs 0.102*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=147, i=0, icg=0, nicg=0, l=0, total=147
      misc counts      : r=1, pp=0
      cell areas       : b=348.498um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=348.498um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.231pF, leaf=0.960pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1683.923um, leaf=6319.995um, total=8003.919um
      hp wire lengths  : top=0.000um, trunk=834.570um, leaf=3628.535um, total=4463.105um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=26 avg=0.065ns sd=0.012ns min=0.038ns max=0.089ns {7 <= 0.060ns, 17 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.082ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 41 <= 0.090ns, 52 <= 0.095ns, 29 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 139 CLKBUFX3: 6 CLKBUFX2: 1 BUFX2: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385], skew [0.165 vs 0.102*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.385], skew [0.165 vs 0.102*]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=347.814um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=347.814um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.229pF, leaf=0.962pF, total=1.191pF
      wire lengths     : top=0.000um, trunk=1670.283um, leaf=6332.451um, total=8002.733um
      hp wire lengths  : top=0.000um, trunk=821.820um, leaf=3633.945um, total=4455.765um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=25 avg=0.066ns sd=0.011ns min=0.044ns max=0.089ns {6 <= 0.060ns, 17 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.006ns min=0.062ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 42 <= 0.090ns, 52 <= 0.095ns, 26 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 5 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.305], skew [0.086 vs 0.102]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.305], skew [0.086 vs 0.102]
    Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=347.814um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=347.814um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=0.962pF, total=1.189pF
      wire lengths     : top=0.000um, trunk=1659.483um, leaf=6331.451um, total=7990.934um
      hp wire lengths  : top=0.000um, trunk=821.020um, leaf=3633.945um, total=4454.965um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=25 avg=0.066ns sd=0.011ns min=0.044ns max=0.086ns {6 <= 0.060ns, 17 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.006ns min=0.062ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 42 <= 0.090ns, 53 <= 0.095ns, 25 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 5 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.300, avg=0.273, sd=0.019], skew [0.081 vs 0.102], 100% {0.220, 0.300} (wid=0.034 ws=0.031) (gid=0.267 gs=0.050)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.300, avg=0.273, sd=0.019], skew [0.081 vs 0.102], 100% {0.220, 0.300} (wid=0.034 ws=0.031) (gid=0.267 gs=0.050)
    Legalizer API calls during this step: 96 succeeded with high effort: 96 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:03.3 real=0:00:03.3)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=347.814um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=347.814um^2
      cell capacitance : b=0.057pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.057pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.227pF, leaf=0.962pF, total=1.189pF
      wire lengths     : top=0.000um, trunk=1659.483um, leaf=6331.451um, total=7990.934um
      hp wire lengths  : top=0.000um, trunk=821.020um, leaf=3633.945um, total=4454.965um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=25 avg=0.066ns sd=0.011ns min=0.044ns max=0.086ns {6 <= 0.060ns, 17 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.006ns min=0.062ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 42 <= 0.090ns, 53 <= 0.095ns, 25 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 141 CLKBUFX3: 5 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.300], skew [0.081 vs 0.102]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.300], skew [0.081 vs 0.102]
    Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.870um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.870um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1679.523um, leaf=6331.240um, total=8010.763um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=25 avg=0.083ns sd=0.012ns min=0.058ns max=0.099ns {1 <= 0.060ns, 10 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 5 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 21 CLKBUFX2: 2 BUFX2: 6 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.303], skew [0.079 vs 0.102]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.303], skew [0.079 vs 0.102]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 2:
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after reducing clock tree power 1 iteration 2: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after reducing clock tree power 1 iteration 2:
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Skew group summary after reducing clock tree power 1 iteration 2:
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Legalizer API calls during this step: 946 succeeded with high effort: 946 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.7 real=0:00:00.7)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311, avg=0.281, sd=0.019], skew [0.086 vs 0.102], 100% {0.224, 0.311} (wid=0.031 ws=0.028) (gid=0.282 gs=0.061)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311, avg=0.281, sd=0.019], skew [0.086 vs 0.102], 100% {0.224, 0.311} (wid=0.031 ws=0.028) (gid=0.282 gs=0.061)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.8 real=0:00:00.8)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 148 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
          misc counts      : r=1, pp=0
          cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
          cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
          wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
          hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
          Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
          misc counts      : r=1, pp=0
          cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
          cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
          wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
          hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
          Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
        Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
          misc counts      : r=1, pp=0
          cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
          cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
          wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
          hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
          Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
    misc counts      : r=1, pp=0
    cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
    cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
    wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
    hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
    Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
          misc counts      : r=1, pp=0
          cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
          cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
          wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
          hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
          Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.086 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 40 <= 0.090ns, 52 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311, avg=0.281, sd=0.019], skew [0.086 vs 0.102], 100% {0.224, 0.311} (wid=0.031 ws=0.028) (gid=0.282 gs=0.061)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311, avg=0.281, sd=0.019], skew [0.086 vs 0.102], 100% {0.224, 0.311} (wid=0.031 ws=0.028) (gid=0.282 gs=0.061)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
    misc counts      : r=1, pp=0
    cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
    cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
    wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
    hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
    Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 39 <= 0.090ns, 53 <= 0.095ns, 28 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
  Primary reporting skew groups before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.223, max=0.310], skew [0.087 vs 0.102]
  Skew group summary before polishing:
    skew_group clk/sdc_cons: insertion delay [min=0.223, max=0.310], skew [0.087 vs 0.102]
  Merging balancing drivers for power...
    Tried: 148 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 39 <= 0.090ns, 53 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.223, max=0.310], skew [0.087 vs 0.102]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/sdc_cons: insertion delay [min=0.223, max=0.310], skew [0.087 vs 0.102]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.230pF, leaf=0.962pF, total=1.192pF
      wire lengths     : top=0.000um, trunk=1678.183um, leaf=6331.240um, total=8009.423um
      hp wire lengths  : top=0.000um, trunk=822.420um, leaf=3633.945um, total=4456.365um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.013ns min=0.057ns max=0.100ns {1 <= 0.060ns, 8 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 7 <= 0.100ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 39 <= 0.090ns, 53 <= 0.095ns, 28 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.223, max=0.310, avg=0.282, sd=0.019], skew [0.087 vs 0.102], 100% {0.223, 0.310} (wid=0.031 ws=0.028) (gid=0.281 gs=0.061)
    Skew group summary after 'Improving clock skew':
      skew_group clk/sdc_cons: insertion delay [min=0.223, max=0.310, avg=0.282, sd=0.019], skew [0.087 vs 0.102], 100% {0.223, 0.310} (wid=0.031 ws=0.028) (gid=0.281 gs=0.061)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 1009 succeeded with high effort: 1009 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2044 succeeded with high effort: 2044 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.3 real=0:00:01.3)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 904 succeeded with high effort: 904 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 2044 succeeded with high effort: 2044 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.1 real=0:00:01.1)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=336.186um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.186um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.201pF, leaf=0.954pF, total=1.155pF
      wire lengths     : top=0.000um, trunk=1457.829um, leaf=6278.868um, total=7736.696um
      hp wire lengths  : top=0.000um, trunk=715.540um, leaf=3700.900um, total=4416.440um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=25 avg=0.079ns sd=0.014ns min=0.054ns max=0.101ns {4 <= 0.060ns, 12 <= 0.080ns, 3 <= 0.090ns, 1 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=122 avg=0.091ns sd=0.005ns min=0.071ns max=0.100ns {0 <= 0.060ns, 2 <= 0.080ns, 46 <= 0.090ns, 51 <= 0.095ns, 23 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 117 CLKBUFX3: 19 CLKBUFX2: 4 BUFX2: 6 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.321, avg=0.285, sd=0.024], skew [0.101 vs 0.102], 100% {0.220, 0.321} (wid=0.036 ws=0.033) (gid=0.289 gs=0.071)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.321, avg=0.285, sd=0.024], skew [0.101 vs 0.102], 100% {0.220, 0.321} (wid=0.036 ws=0.033) (gid=0.289 gs=0.071)
    Legalizer API calls during this step: 6001 succeeded with high effort: 6001 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.4 real=0:00:03.4)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.492pF fall=0.435pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.491pF fall=0.434pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=332.424um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=332.424um^2
      cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.203pF, leaf=0.954pF, total=1.157pF
      wire lengths     : top=0.000um, trunk=1467.604um, leaf=6279.628um, total=7747.231um
      hp wire lengths  : top=0.000um, trunk=714.230um, leaf=3701.520um, total=4415.750um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=25 avg=0.084ns sd=0.011ns min=0.058ns max=0.101ns {1 <= 0.060ns, 10 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.084ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 42 <= 0.090ns, 52 <= 0.095ns, 26 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 112 CLKBUFX3: 18 CLKBUFX2: 3 BUFX2: 13 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.318, avg=0.290, sd=0.023], skew [0.098 vs 0.102], 100% {0.220, 0.318} (wid=0.036 ws=0.033) (gid=0.288 gs=0.070)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.318, avg=0.290, sd=0.023], skew [0.098 vs 0.102], 100% {0.220, 0.318} (wid=0.036 ws=0.033) (gid=0.288 gs=0.070)
    Legalizer API calls during this step: 310 succeeded with high effort: 310 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=332.424um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=332.424um^2
      cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.203pF, leaf=0.954pF, total=1.157pF
      wire lengths     : top=0.000um, trunk=1467.604um, leaf=6279.628um, total=7747.231um
      hp wire lengths  : top=0.000um, trunk=714.230um, leaf=3701.520um, total=4415.750um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=25 avg=0.084ns sd=0.011ns min=0.058ns max=0.101ns {1 <= 0.060ns, 10 <= 0.080ns, 6 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.084ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 42 <= 0.090ns, 52 <= 0.095ns, 26 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 112 CLKBUFX3: 18 CLKBUFX2: 3 BUFX2: 13 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.318, avg=0.290, sd=0.023], skew [0.098 vs 0.102], 100% {0.220, 0.318} (wid=0.036 ws=0.033) (gid=0.288 gs=0.070)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/sdc_cons: insertion delay [min=0.220, max=0.318, avg=0.290, sd=0.023], skew [0.098 vs 0.102], 100% {0.220, 0.318} (wid=0.036 ws=0.033) (gid=0.288 gs=0.070)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 121 succeeded with high effort: 121 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=147, filtered=147, permitted=146, cannotCompute=21, computed=125, moveTooSmall=323, resolved=0, predictFail=32, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=85, ignoredLeafDriver=0, worse=228, accepted=23
        Max accepted move=19.880um, total accepted move=190.690um, average move=8.291um
        Move for wirelength. considered=147, filtered=147, permitted=146, cannotCompute=23, computed=123, moveTooSmall=337, resolved=0, predictFail=34, currentlyIllegal=0, legalizationFail=11, legalizedMoveTooSmall=90, ignoredLeafDriver=0, worse=238, accepted=10
        Max accepted move=10.020um, total accepted move=42.140um, average move=4.214um
        Move for wirelength. considered=147, filtered=147, permitted=146, cannotCompute=23, computed=123, moveTooSmall=337, resolved=0, predictFail=42, currentlyIllegal=0, legalizationFail=10, legalizedMoveTooSmall=95, ignoredLeafDriver=0, worse=242, accepted=4
        Max accepted move=6.420um, total accepted move=22.350um, average move=5.588um
        Legalizer API calls during this step: 1152 succeeded with high effort: 1152 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.8 real=0:00:00.8)
      Global shorten wires A1...
        Legalizer API calls during this step: 122 succeeded with high effort: 122 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=147, filtered=147, permitted=146, cannotCompute=135, computed=11, moveTooSmall=232, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=9, accepted=1
        Max accepted move=5.330um, total accepted move=5.330um, average move=5.330um
        Move for wirelength. considered=147, filtered=147, permitted=146, cannotCompute=135, computed=11, moveTooSmall=236, resolved=0, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=5, ignoredLeafDriver=0, worse=9, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires B...
        Legalizer API calls during this step: 682 succeeded with high effort: 682 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=147, filtered=147, permitted=146, cannotCompute=0, computed=146, moveTooSmall=0, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=150, accepted=5
        Max accepted move=3.710um, total accepted move=6.710um, average move=1.342um
        Move for wirelength. considered=147, filtered=147, permitted=146, cannotCompute=139, computed=7, moveTooSmall=0, resolved=0, predictFail=234, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 166 succeeded with high effort: 166 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
        misc counts      : r=1, pp=0
        cell areas       : b=332.424um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=332.424um^2
        cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.195pF, leaf=0.951pF, total=1.146pF
        wire lengths     : top=0.000um, trunk=1406.324um, leaf=6257.113um, total=7663.438um
        hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3672.935um, total=4438.365um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=25 avg=0.085ns sd=0.012ns min=0.056ns max=0.101ns {2 <= 0.060ns, 5 <= 0.080ns, 6 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 42 <= 0.090ns, 54 <= 0.095ns, 24 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 112 CLKBUFX3: 18 CLKBUFX2: 3 BUFX2: 13 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.309, avg=0.283, sd=0.020], skew [0.083 vs 0.102], 100% {0.226, 0.309} (wid=0.031 ws=0.028) (gid=0.283 gs=0.060)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.309, avg=0.283, sd=0.020], skew [0.083 vs 0.102], 100% {0.226, 0.309} (wid=0.031 ws=0.028) (gid=0.283 gs=0.060)
      Legalizer API calls during this step: 2273 succeeded with high effort: 2273 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.2 real=0:00:01.2)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 148 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 146 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
      misc counts      : r=1, pp=0
      cell areas       : b=332.424um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=332.424um^2
      cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.195pF, leaf=0.951pF, total=1.146pF
      wire lengths     : top=0.000um, trunk=1406.324um, leaf=6257.113um, total=7663.438um
      hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3672.935um, total=4438.365um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=3, worst=[0.002ns, 0.001ns, 0.000ns]} avg=0.001ns sd=0.001ns sum=0.003ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=25 avg=0.085ns sd=0.012ns min=0.056ns max=0.101ns {2 <= 0.060ns, 5 <= 0.080ns, 6 <= 0.090ns, 8 <= 0.095ns, 3 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=122 avg=0.092ns sd=0.004ns min=0.083ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 42 <= 0.090ns, 54 <= 0.095ns, 24 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 112 CLKBUFX3: 18 CLKBUFX2: 3 BUFX2: 13 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.309, avg=0.283, sd=0.020], skew [0.083 vs 0.102], 100% {0.226, 0.309} (wid=0.031 ws=0.028) (gid=0.283 gs=0.060)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/sdc_cons: insertion delay [min=0.226, max=0.309, avg=0.283, sd=0.020], skew [0.083 vs 0.102], 100% {0.226, 0.309} (wid=0.031 ws=0.028) (gid=0.283 gs=0.060)
    Legalizer API calls during this step: 2273 succeeded with high effort: 2273 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:01.4 real=0:00:01.4)
  Total capacitance is (rise=1.637pF fall=1.581pF), of which (rise=1.146pF fall=1.146pF) is wire, and (rise=0.491pF fall=0.434pF) is gate.
  Stage::Polishing done. (took cpu=0:00:05.2 real=0:00:05.2)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 146 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:33:55 mem=1705.9M) ***
Total net bbox length = 1.041e+05 (5.572e+04 4.842e+04) (ext = 2.142e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1705.9MB
Summary Report:
Instances move: 0 (out of 5406 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.041e+05 (5.572e+04 4.842e+04) (ext = 2.142e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1705.9MB
*** Finished refinePlace (0:33:55 mem=1705.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2224).
  Restoring pStatusCts on 146 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Implementation done. (took cpu=0:00:06.7 real=0:00:06.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       147 (unrouted=147, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5422 (unrouted=213, trialRouted=5209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 147 nets for routing of which 147 have one or more fixed wires.
(ccopt eGR): Start to route 147 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7596 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7596
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5356 nets ( ignored 5209 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 147 clock nets ( 147 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 147
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 147 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.482960e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 7 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.797600e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 7 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.122500e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 7 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.447400e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.772300e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 7 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.430650e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21807 
[NR-eGR]  Metal2   (2V)         32889  30986 
[NR-eGR]  Metal3   (3H)         46547   3736 
[NR-eGR]  Metal4   (4V)         16589   1085 
[NR-eGR]  Metal5   (5H)          9796     61 
[NR-eGR]  Metal6   (6V)           489      2 
[NR-eGR]  Metal7   (7H)            46      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106357  57677 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 104137um
[NR-eGR] Total length: 106357um, number of vias: 57677
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7854um, number of vias: 6030
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2371 
[NR-eGR]  Metal2   (2V)          3103  2991 
[NR-eGR]  Metal3   (3H)          3362   666 
[NR-eGR]  Metal4   (4V)          1389     2 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7854  6030 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4738um
[NR-eGR] Total length: 7854um, number of vias: 6030
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7854um, number of vias: 6030
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.13 sec, Curr Mem: 1705.95 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:       147 (unrouted=0, trialRouted=0, noStatus=0, routed=147, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5422 (unrouted=213, trialRouted=5209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5406 and nets=5569 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1705.949M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for max_delay:setup.late...
        Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
          misc counts      : r=1, pp=0
          cell areas       : b=332.424um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=332.424um^2
          cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.203pF, leaf=0.993pF, total=1.196pF
          wire lengths     : top=0.000um, trunk=1449.145um, leaf=6404.380um, total=7853.525um
          hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3672.935um, total=4438.365um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=16, worst=[0.011ns, 0.007ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.045ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=25 avg=0.087ns sd=0.013ns min=0.056ns max=0.103ns {2 <= 0.060ns, 4 <= 0.080ns, 6 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=122 avg=0.094ns sd=0.005ns min=0.083ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 28 <= 0.090ns, 48 <= 0.095ns, 33 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 112 CLKBUFX3: 18 CLKBUFX2: 3 BUFX2: 13 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.314, avg=0.286, sd=0.022], skew [0.090 vs 0.102], 100% {0.224, 0.314} (wid=0.032 ws=0.029) (gid=0.286 gs=0.064)
        Skew group summary eGRPC initial state:
          skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.314, avg=0.286, sd=0.022], skew [0.090 vs 0.102], 100% {0.224, 0.314} (wid=0.032 ws=0.029) (gid=0.286 gs=0.064)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         3
            Processed:             3
            Moved (slew improved): 0
            Moved (slew fixed):    0
            Not moved:             3
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
            misc counts      : r=1, pp=0
            cell areas       : b=332.424um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=332.424um^2
            cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.203pF, leaf=0.993pF, total=1.196pF
            wire lengths     : top=0.000um, trunk=1449.145um, leaf=6404.380um, total=7853.525um
            hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3672.935um, total=4438.365um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=16, worst=[0.011ns, 0.007ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.045ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=25 avg=0.087ns sd=0.013ns min=0.056ns max=0.103ns {2 <= 0.060ns, 4 <= 0.080ns, 6 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=122 avg=0.094ns sd=0.005ns min=0.083ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 28 <= 0.090ns, 48 <= 0.095ns, 33 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 112 CLKBUFX3: 18 CLKBUFX2: 3 BUFX2: 13 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.314], skew [0.090 vs 0.102]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.314], skew [0.090 vs 0.102]
          Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 6, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 140, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 6, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
            misc counts      : r=1, pp=0
            cell areas       : b=332.424um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=332.424um^2
            cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.203pF, leaf=0.993pF, total=1.196pF
            wire lengths     : top=0.000um, trunk=1449.145um, leaf=6404.380um, total=7853.525um
            hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3672.935um, total=4438.365um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=16, worst=[0.011ns, 0.007ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.045ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=25 avg=0.087ns sd=0.013ns min=0.056ns max=0.103ns {2 <= 0.060ns, 4 <= 0.080ns, 6 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns} {3 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=122 avg=0.094ns sd=0.005ns min=0.083ns max=0.112ns {0 <= 0.060ns, 0 <= 0.080ns, 28 <= 0.090ns, 48 <= 0.095ns, 33 <= 0.100ns} {11 <= 0.105ns, 1 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 112 CLKBUFX3: 18 CLKBUFX2: 3 BUFX2: 13 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.314], skew [0.090 vs 0.102]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.314], skew [0.090 vs 0.102]
          Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 147, tested: 147, violation detected: 16, violation ignored (due to small violation): 7, cannot run: 0, attempted: 9, unsuccessful: 0, sized: 5
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk              2 [22.2%]            2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
          leaf               7 [77.8%]            3 (42.9%)            0            0                    3 (42.9%)            4 (57.1%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total              9 [100.0%]           5 (55.6%)            0            0                    5 (55.6%)            4 (44.4%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 5, Downsized: 0, Sized but same area: 0, Unchanged: 4, Area change: 1.710um^2 (0.514%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
            misc counts      : r=1, pp=0
            cell areas       : b=334.134um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.134um^2
            cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
            sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.203pF, leaf=0.993pF, total=1.196pF
            wire lengths     : top=0.000um, trunk=1449.145um, leaf=6404.380um, total=7853.525um
            hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3672.935um, total=4438.365um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=11, worst=[0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.017ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=25 avg=0.085ns sd=0.012ns min=0.056ns max=0.100ns {2 <= 0.060ns, 5 <= 0.080ns, 7 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=122 avg=0.093ns sd=0.005ns min=0.075ns max=0.103ns {0 <= 0.060ns, 1 <= 0.080ns, 29 <= 0.090ns, 49 <= 0.095ns, 33 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 115 CLKBUFX3: 17 CLKBUFX2: 2 BUFX2: 12 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.087 vs 0.102]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311], skew [0.087 vs 0.102]
          Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=11, unsuccessful=0, alreadyClose=0, noImprovementFound=11, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
          misc counts      : r=1, pp=0
          cell areas       : b=334.134um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.134um^2
          cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
          sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.203pF, leaf=0.993pF, total=1.196pF
          wire lengths     : top=0.000um, trunk=1449.145um, leaf=6404.380um, total=7853.525um
          hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3672.935um, total=4438.365um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=11, worst=[0.003ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.001ns sum=0.017ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=25 avg=0.085ns sd=0.012ns min=0.056ns max=0.100ns {2 <= 0.060ns, 5 <= 0.080ns, 7 <= 0.090ns, 5 <= 0.095ns, 5 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=122 avg=0.093ns sd=0.005ns min=0.075ns max=0.103ns {0 <= 0.060ns, 1 <= 0.080ns, 29 <= 0.090ns, 49 <= 0.095ns, 33 <= 0.100ns} {10 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 115 CLKBUFX3: 17 CLKBUFX2: 2 BUFX2: 12 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311, avg=0.284, sd=0.021], skew [0.087 vs 0.102], 100% {0.224, 0.311} (wid=0.032 ws=0.029) (gid=0.283 gs=0.062)
        Skew group summary before routing clock trees:
          skew_group clk/sdc_cons: insertion delay [min=0.224, max=0.311, avg=0.284, sd=0.021], skew [0.087 vs 0.102], 100% {0.224, 0.311} (wid=0.032 ws=0.029) (gid=0.283 gs=0.062)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 146 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:33:56 mem=1744.2M) ***
Total net bbox length = 1.041e+05 (5.572e+04 4.842e+04) (ext = 2.142e+04)
Move report: Detail placement moves 272 insts, mean move: 1.41 um, max move: 8.82 um 
	Max move on inst (FE_OFC1392_n_1875): (77.40, 42.56) --> (82.80, 39.14)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1744.2MB
Summary Report:
Instances move: 272 (out of 5406 movable)
Instances flipped: 0
Mean displacement: 1.41 um
Max displacement: 8.82 um (Instance: FE_OFC1392_n_1875) (77.4, 42.56) -> (82.8, 39.14)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.044e+05 (5.588e+04 4.855e+04) (ext = 2.142e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1744.2MB
*** Finished refinePlace (0:33:56 mem=1744.2M) ***
  ClockRefiner summary
  All clock instances: Moved 51, flipped 7 and cell swapped 0 (out of a total of 2224).
  The largest move was 3.71 um for datamem_data_ram_reg[7][21].
  Restoring pStatusCts on 146 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.0 real=0:00:01.0)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       147 (unrouted=0, trialRouted=0, noStatus=0, routed=147, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5422 (unrouted=213, trialRouted=5209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 147 nets for routing of which 147 have one or more fixed wires.
(ccopt eGR): Start to route 147 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7596 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7596
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 5356 nets ( ignored 5209 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 147 clock nets ( 147 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 147
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 147 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.489800e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.854030e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.226810e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.599590e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 8 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 8.972370e+03um
[NR-eGR] Create a new net group with 8 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 8 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 9.726480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  21807 
[NR-eGR]  Metal2   (2V)         32891  31009 
[NR-eGR]  Metal3   (3H)         46558   3729 
[NR-eGR]  Metal4   (4V)         16589   1085 
[NR-eGR]  Metal5   (5H)          9796     61 
[NR-eGR]  Metal6   (6V)           489      2 
[NR-eGR]  Metal7   (7H)            46      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       106370  57693 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 104425um
[NR-eGR] Total length: 106370um, number of vias: 57693
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7866um, number of vias: 6046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2371 
[NR-eGR]  Metal2   (2V)          3105  3014 
[NR-eGR]  Metal3   (3H)          3372   659 
[NR-eGR]  Metal4   (4V)          1389     2 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7866  6046 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4740um
[NR-eGR] Total length: 7866um, number of vias: 6046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7866um, number of vias: 6046
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 1706.16 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 147 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/30 21:49:31, mem=1395.5M)

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 21:49:31 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5569)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 147
#Total wire length = 7866 um.
#Total half perimeter of net bounding box = 4841 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 3105 um.
#Total wire length on LAYER Metal3 = 3372 um.
#Total wire length on LAYER Metal4 = 1389 um.
#Total wire length on LAYER Metal5 = 1 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6046
#Up-Via Summary (total 6046):
#           
#-----------------------
# Metal1           2371
# Metal2           3014
# Metal3            659
# Metal4              2
#-----------------------
#                  6046 
#
#Start routing data preparation on Thu Jan 30 21:49:31 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5565 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.17 (MB), peak = 1608.40 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1407.28 (MB), peak = 1608.40 (MB)
#Data initialization: cpu:00:00:02, real:00:00:02, mem:1.4 GB, peak:1.6 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       93 ( 0         pin),      2 ( 1         pin),   2383 ( 2         pin),
#     2106 ( 3         pin),     81 ( 4         pin),     92 ( 5         pin),
#       85 ( 6         pin),     27 ( 7         pin),    261 ( 8         pin),
#      260 ( 9         pin),    135 (10-19      pin),     25 (20-29      pin),
#        5 (30-39      pin),      3 (40-49      pin),      1 (50-59      pin),
#        2 (60-69      pin),      1 (70-79      pin),      7 (200-299    pin),
#        0 (>=2000     pin).
#Total: 5569 nets, 147 fully global routed, 147 clocks, 147 nets have extra space,
#       147 nets have layer range, 147 nets have weight,
#       147 nets have avoid detour, 147 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      147 ( 2.6%)
#
#Nets in 1 priority group:
#  clock:      147 ( 2.6%)
#
#147 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)    2371( 23%)
#Metal2        0    3079    3079( 39%)    7435( 71%)
#Metal3     3398       0    3398( 43%)     659(  6%)
#Metal4        0    1388    1388( 18%)       2(  0%)
#Metal5        0       0       0(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           3398    4467    7866         10467      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        1       0       1(  0%)    2371( 38%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0    3629    3629( 44%)    3458( 55%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     3328       0    3328( 40%)     436(  7%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    1321    1321( 16%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           3329    4950    8280          6265             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.41 (MB)
#Total memory = 1416.50 (MB)
#Peak memory = 1608.40 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1622
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 1622 (100.0%)
#  Total number of shifted segments     =  129 (  8.0%)
#  Average movement of shifted segments =    5.91 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 147
#Total wire length = 7530 um.
#Total half perimeter of net bounding box = 4841 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2880 um.
#Total wire length on LAYER Metal3 = 3329 um.
#Total wire length on LAYER Metal4 = 1321 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6265
#Up-Via Summary (total 6265):
#           
#-----------------------
# Metal1           2371
# Metal2           3458
# Metal3            436
#-----------------------
#                  6265 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 17.18 (MB)
#Total memory = 1413.70 (MB)
#Peak memory = 1608.40 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1415.76 (MB), peak = 1608.40 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 147
#Total wire length = 8515 um.
#Total half perimeter of net bounding box = 4841 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 2107 um.
#Total wire length on LAYER Metal3 = 4161 um.
#Total wire length on LAYER Metal4 = 2246 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 5684
#Up-Via Summary (total 5684):
#           
#-----------------------
# Metal1           2375
# Metal2           2149
# Metal3           1160
#-----------------------
#                  5684 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.08 (MB)
#Total memory = 1415.78 (MB)
#Peak memory = 1608.40 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 2.09 (MB)
#Total memory = 1415.79 (MB)
#Peak memory = 1608.40 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 26.11 (MB)
#Total memory = 1421.72 (MB)
#Peak memory = 1608.40 (MB)
#Number of warnings = 0
#Total number of warnings = 33
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 21:49:40 2025
#
% End globalDetailRoute (date=01/30 21:49:40, total cpu=0:00:08.4, real=0:00:09.0, peak res=1421.5M, current mem=1421.5M)
        NanoRoute done. (took cpu=0:00:08.5 real=0:00:08.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 147 net(s)
Set FIXED placed status on 146 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1723.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 147  Num Prerouted Wires = 6060
[NR-eGR] Read 5356 nets ( ignored 147 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 5209
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5209 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.365499e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         6( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             1  21811 
[NR-eGR]  Metal2   (2V)         32880  30279 
[NR-eGR]  Metal3   (3H)         46249   4136 
[NR-eGR]  Metal4   (4V)         16031   1368 
[NR-eGR]  Metal5   (5H)         11109     97 
[NR-eGR]  Metal6   (6V)           988      2 
[NR-eGR]  Metal7   (7H)            67      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       107324  57693 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 104425um
[NR-eGR] Total length: 107324um, number of vias: 57693
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 1723.34 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       147 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=147, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5422 (unrouted=213, trialRouted=5209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:08.9 real=0:00:08.9)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 't1c_riscv_cpu' of instances=5406 and nets=5569 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1723.344M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
    misc counts      : r=1, pp=0
    cell areas       : b=334.134um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=334.134um^2
    cell capacitance : b=0.054pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.054pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.025pF, total=1.231pF
    wire lengths     : top=0.000um, trunk=1490.940um, leaf=7024.055um, total=8514.995um
    hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3673.535um, total=4438.965um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=26, worst=[0.014ns, 0.013ns, 0.009ns, 0.009ns, 0.009ns, 0.008ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, ...]} avg=0.005ns sd=0.004ns sum=0.129ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=25 avg=0.086ns sd=0.012ns min=0.056ns max=0.103ns {2 <= 0.060ns, 5 <= 0.080ns, 8 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns} {1 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=122 avg=0.095ns sd=0.007ns min=0.073ns max=0.114ns {0 <= 0.060ns, 1 <= 0.080ns, 25 <= 0.090ns, 38 <= 0.095ns, 33 <= 0.100ns} {16 <= 0.105ns, 7 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 115 CLKBUFX3: 17 CLKBUFX2: 2 BUFX2: 12 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.312, avg=0.283, sd=0.020], skew [0.084 vs 0.102], 100% {0.228, 0.312} (wid=0.030 ws=0.027) (gid=0.286 gs=0.063)
  Skew group summary after routing clock trees:
    skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.312, avg=0.283, sd=0.020], skew [0.084 vs 0.102], 100% {0.228, 0.312} (wid=0.030 ws=0.027) (gid=0.286 gs=0.063)
  CCOpt::Phase::Routing done. (took cpu=0:00:09.1 real=0:00:09.1)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 147, tested: 147, violation detected: 26, violation ignored (due to small violation): 0, cannot run: 0, attempted: 26, unsuccessful: 0, sized: 7
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      -----------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
      -----------------------------------------------------------------------------------------------------------------------------
      top                0                    0                    0            0                    0                    0
      trunk              1 [3.8%]             1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
      leaf              25 [96.2%]            6 (24.0%)            0            0                    6 (24.0%)           19 (76.0%)
      -----------------------------------------------------------------------------------------------------------------------------
      Total             26 [100.0%]           7 (26.9%)            0            0                    7 (26.9%)           19 (73.1%)
      -----------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 7, Downsized: 0, Sized but same area: 0, Unchanged: 19, Area change: 2.394um^2 (0.716%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
        misc counts      : r=1, pp=0
        cell areas       : b=336.528um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.528um^2
        cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.025pF, total=1.231pF
        wire lengths     : top=0.000um, trunk=1490.940um, leaf=7024.055um, total=8514.995um
        hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3673.535um, total=4438.965um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=19, worst=[0.014ns, 0.013ns, 0.008ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.005ns sd=0.004ns sum=0.090ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=25 avg=0.085ns sd=0.012ns min=0.056ns max=0.100ns {2 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns}
        Leaf  : target=0.100ns count=122 avg=0.094ns sd=0.007ns min=0.073ns max=0.114ns {0 <= 0.060ns, 2 <= 0.080ns, 28 <= 0.090ns, 40 <= 0.095ns, 33 <= 0.100ns} {14 <= 0.105ns, 3 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 120 CLKBUFX3: 14 CLKBUFX2: 2 BUFX2: 10 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310], skew [0.082 vs 0.102]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310], skew [0.082 vs 0.102]
      Legalizer API calls during this step: 37 succeeded with high effort: 37 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 147, tested: 147, violation detected: 19, violation ignored (due to small violation): 0, cannot run: 0, attempted: 19, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf              19 [100.0%]           0           0            0                    0 (0.0%)          19 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total             19 [100.0%]           0           0            0                    0 (0.0%)          19 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 19, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=146, i=0, icg=0, nicg=0, l=0, total=146
        misc counts      : r=1, pp=0
        cell areas       : b=336.528um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=336.528um^2
        cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.025pF, total=1.231pF
        wire lengths     : top=0.000um, trunk=1490.940um, leaf=7024.055um, total=8514.995um
        hp wire lengths  : top=0.000um, trunk=765.430um, leaf=3673.535um, total=4438.965um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=19, worst=[0.014ns, 0.013ns, 0.008ns, 0.008ns, 0.006ns, 0.005ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.005ns sd=0.004ns sum=0.090ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=25 avg=0.085ns sd=0.012ns min=0.056ns max=0.100ns {2 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns}
        Leaf  : target=0.100ns count=122 avg=0.094ns sd=0.007ns min=0.073ns max=0.114ns {0 <= 0.060ns, 2 <= 0.080ns, 28 <= 0.090ns, 40 <= 0.095ns, 33 <= 0.100ns} {14 <= 0.105ns, 3 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 120 CLKBUFX3: 14 CLKBUFX2: 2 BUFX2: 10 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310], skew [0.082 vs 0.102]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310], skew [0.082 vs 0.102]
      Legalizer API calls during this step: 73 succeeded with high effort: 73 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 2 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 1, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 147, nets tested: 147, nets violation detected: 19, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 19, nets unsuccessful: 18, buffered: 1
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=148, i=0, icg=0, nicg=0, l=0, total=148
      misc counts      : r=1, pp=0
      cell areas       : b=339.948um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.948um^2
      cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
      sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.025pF, total=1.232pF
      wire lengths     : top=0.000um, trunk=1493.145um, leaf=7021.850um, total=8514.995um
      hp wire lengths  : top=0.000um, trunk=771.340um, leaf=3686.755um, total=4458.095um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=18, worst=[0.014ns, 0.013ns, 0.008ns, 0.008ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.005ns sd=0.004ns sum=0.086ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=26 avg=0.083ns sd=0.015ns min=0.037ns max=0.100ns {3 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns}
      Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.007ns min=0.071ns max=0.114ns {0 <= 0.060ns, 4 <= 0.080ns, 28 <= 0.090ns, 40 <= 0.095ns, 33 <= 0.100ns} {13 <= 0.105ns, 3 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 119 CLKBUFX3: 16 CLKBUFX2: 3 BUFX2: 10 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310, avg=0.282, sd=0.019], skew [0.082 vs 0.102], 100% {0.228, 0.310} (wid=0.030 ws=0.027) (gid=0.300 gs=0.077)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310, avg=0.282, sd=0.019], skew [0.082 vs 0.102], 100% {0.228, 0.310} (wid=0.030 ws=0.027) (gid=0.300 gs=0.077)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=148, i=0, icg=0, nicg=0, l=0, total=148
        misc counts      : r=1, pp=0
        cell areas       : b=339.948um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.948um^2
        cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
        sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.025pF, total=1.232pF
        wire lengths     : top=0.000um, trunk=1493.145um, leaf=7021.850um, total=8514.995um
        hp wire lengths  : top=0.000um, trunk=771.340um, leaf=3686.755um, total=4458.095um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=18, worst=[0.014ns, 0.013ns, 0.008ns, 0.008ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.005ns sd=0.004ns sum=0.086ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=26 avg=0.083ns sd=0.015ns min=0.037ns max=0.100ns {3 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns}
        Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.007ns min=0.071ns max=0.114ns {0 <= 0.060ns, 4 <= 0.080ns, 28 <= 0.090ns, 40 <= 0.095ns, 33 <= 0.100ns} {13 <= 0.105ns, 3 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 119 CLKBUFX3: 16 CLKBUFX2: 3 BUFX2: 10 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310, avg=0.282, sd=0.019], skew [0.082 vs 0.102], 100% {0.228, 0.310} (wid=0.030 ws=0.027) (gid=0.300 gs=0.077)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310, avg=0.282, sd=0.019], skew [0.082 vs 0.102], 100% {0.228, 0.310} (wid=0.030 ws=0.027) (gid=0.300 gs=0.077)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 148 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:34:06 mem=1722.6M) ***
Total net bbox length = 1.044e+05 (5.589e+04 4.856e+04) (ext = 2.142e+04)
Move report: Detail placement moves 4 insts, mean move: 0.98 um, max move: 2.31 um 
	Max move on inst (g144343): (43.40, 138.32) --> (44.00, 140.03)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1725.6MB
Summary Report:
Instances move: 4 (out of 5408 movable)
Instances flipped: 0
Mean displacement: 0.98 um
Max displacement: 2.31 um (Instance: g144343) (43.4, 138.32) -> (44, 140.03)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: AOI22XL
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 1.045e+05 (5.589e+04 4.856e+04) (ext = 2.142e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1725.6MB
*** Finished refinePlace (0:34:06 mem=1725.6M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2226).
    Restoring pStatusCts on 148 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning done.
Net route status summary:
  Clock:       149 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=149, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  5422 (unrouted=213, trialRouted=5209, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=95, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for max_delay:setup.late...
  Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=148, i=0, icg=0, nicg=0, l=0, total=148
    misc counts      : r=1, pp=0
    cell areas       : b=339.948um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.948um^2
    cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
    sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.025pF, total=1.232pF
    wire lengths     : top=0.000um, trunk=1496.790um, leaf=7024.370um, total=8521.160um
    hp wire lengths  : top=0.000um, trunk=771.340um, leaf=3686.755um, total=4458.095um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=18, worst=[0.014ns, 0.013ns, 0.008ns, 0.008ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.005ns sd=0.004ns sum=0.086ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=26 avg=0.083ns sd=0.015ns min=0.038ns max=0.100ns {3 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns}
    Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.007ns min=0.072ns max=0.114ns {0 <= 0.060ns, 4 <= 0.080ns, 28 <= 0.090ns, 40 <= 0.095ns, 33 <= 0.100ns} {13 <= 0.105ns, 3 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 119 CLKBUFX3: 16 CLKBUFX2: 3 BUFX2: 10 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310, avg=0.282, sd=0.019], skew [0.082 vs 0.102], 100% {0.228, 0.310} (wid=0.030 ws=0.027) (gid=0.301 gs=0.077)
  Skew group summary after post-conditioning:
    skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310, avg=0.282, sd=0.019], skew [0.082 vs 0.102], 100% {0.228, 0.310} (wid=0.030 ws=0.027) (gid=0.301 gs=0.077)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:00.9)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        148     339.948       0.055
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            148     339.948       0.055
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk     1496.790
  Leaf      7024.370
  Total     8521.160
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        771.340
  Leaf        3686.755
  Total       4458.095
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.055    0.206    0.262
  Leaf     0.437    1.025    1.462
  Total    0.492    1.232    1.724
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2078     0.437     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        18       0.005       0.004      0.086    [0.014, 0.013, 0.008, 0.008, 0.006, 0.005, 0.004, 0.004, 0.004, 0.004, ...]
  ------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100       26      0.083       0.015      0.038    0.100    {3 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns}                                         -
  Leaf        0.100      123      0.094       0.007      0.072    0.114    {0 <= 0.060ns, 4 <= 0.080ns, 28 <= 0.090ns, 40 <= 0.095ns, 33 <= 0.100ns}    {13 <= 0.105ns, 3 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     119      284.886
  CLKBUFX3    buffer      16       32.832
  CLKBUFX2    buffer       3        5.130
  BUFX2       buffer      10       17.100
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.228     0.310     0.082       0.102         0.027           0.001           0.282        0.019     100% {0.228, 0.310}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    clk/sdc_cons    0.228     0.310     0.082       0.102         0.027           0.001           0.282        0.019     100% {0.228, 0.310}
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 355 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ---------------------------------------------------------------------------------------------------------------
  Half corner           Violation  Slew    Slew      Dont   Ideal  Target          Pin
                        amount     target  achieved  touch  net?   source          
                                                     net?                          
  ---------------------------------------------------------------------------------------------------------------
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  datamem_data_ram_reg[12][1]/CK
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  datamem_data_ram_reg[14][0]/CK
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  datamem_data_ram_reg[14][1]/CK
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  datamem_data_ram_reg[14][3]/CK
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  datamem_data_ram_reg[14][4]/CK
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  datamem_data_ram_reg[15][0]/CK
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  datamem_data_ram_reg[15][1]/CK
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  datamem_data_ram_reg[15][3]/CK
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  datamem_data_ram_reg[15][5]/CK
  max_delay:setup.late    0.014    0.100    0.114    N      N      auto extracted  CTS_ccl_a_buf_00112/Y
  ---------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1778.12)
Total number of fetched objects 5476
Total number of fetched objects 5476
End delay calculation. (MEM=1809.93 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1809.93 CPU=0:00:00.5 REAL=0:00:01.0)
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0978982
	 Executing: set_clock_latency -source -early -min -rise -0.0978982 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.0978982
	 Executing: set_clock_latency -source -late -min -rise -0.0978982 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.100732
	 Executing: set_clock_latency -source -early -min -fall -0.100732 [get_pins clk]
	Clock: clk, View: bc, Ideal Latency: 0, Propagated Latency: 0.100732
	 Executing: set_clock_latency -source -late -min -fall -0.100732 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.282079
	 Executing: set_clock_latency -source -early -max -rise -0.282079 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.282079
	 Executing: set_clock_latency -source -late -max -rise -0.282079 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.287527
	 Executing: set_clock_latency -source -early -max -fall -0.287527 [get_pins clk]
	Clock: clk, View: wc, Ideal Latency: 0, Propagated Latency: 0.287527
	 Executing: set_clock_latency -source -late -max -fall -0.287527 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.9 real=0:00:00.9)
Clock DAG stats after update timingGraph:
  cell counts      : b=148, i=0, icg=0, nicg=0, l=0, total=148
  misc counts      : r=1, pp=0
  cell areas       : b=339.948um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=339.948um^2
  cell capacitance : b=0.055pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.055pF
  sink capacitance : count=2078, total=0.437pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.206pF, leaf=1.025pF, total=1.232pF
  wire lengths     : top=0.000um, trunk=1496.790um, leaf=7024.370um, total=8521.160um
  hp wire lengths  : top=0.000um, trunk=771.340um, leaf=3686.755um, total=4458.095um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=18, worst=[0.014ns, 0.013ns, 0.008ns, 0.008ns, 0.006ns, 0.005ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, ...]} avg=0.005ns sd=0.004ns sum=0.086ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=26 avg=0.083ns sd=0.015ns min=0.038ns max=0.100ns {3 <= 0.060ns, 6 <= 0.080ns, 8 <= 0.090ns, 3 <= 0.095ns, 6 <= 0.100ns}
  Leaf  : target=0.100ns count=123 avg=0.094ns sd=0.007ns min=0.072ns max=0.114ns {0 <= 0.060ns, 4 <= 0.080ns, 28 <= 0.090ns, 40 <= 0.095ns, 33 <= 0.100ns} {13 <= 0.105ns, 3 <= 0.110ns, 2 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 119 CLKBUFX3: 16 CLKBUFX2: 3 BUFX2: 10 
Primary reporting skew groups after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310, avg=0.282, sd=0.019], skew [0.082 vs 0.102], 100% {0.228, 0.310} (wid=0.030 ws=0.027) (gid=0.301 gs=0.077)
Skew group summary after update timingGraph:
  skew_group clk/sdc_cons: insertion delay [min=0.228, max=0.310, avg=0.282, sd=0.019], skew [0.082 vs 0.102], 100% {0.228, 0.310} (wid=0.030 ws=0.027) (gid=0.301 gs=0.077)
Logging CTS constraint violations...
  Clock tree clk has 17 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00112 (a lib_cell CLKBUFX4) at (22.600,57.950), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00112/Y with a slew time target of 0.100ns. Achieved a slew time of 0.114ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00060 (a lib_cell CLKBUFX4) at (97.200,158.840), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00060/Y with a slew time target of 0.100ns. Achieved a slew time of 0.113ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00051 (a lib_cell CLKBUFX4) at (138.800,169.100), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00051/Y with a slew time target of 0.100ns. Achieved a slew time of 0.108ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00029 (a lib_cell CLKBUFX4) at (109.800,85.310), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00029/Y with a slew time target of 0.100ns. Achieved a slew time of 0.108ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 22 slew violations below cell CTS_ccl_a_buf_00038 (a lib_cell CLKBUFX4) at (85.000,119.510), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00038/Y with a slew time target of 0.100ns. Achieved a slew time of 0.106ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00012 (a lib_cell CLKBUFX4) at (57.600,87.020), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00012/Y with a slew time target of 0.100ns. Achieved a slew time of 0.105ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00028 (a lib_cell CLKBUFX4) at (97.200,105.830), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00028/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 21 slew violations below cell CTS_ccl_a_buf_00043 (a lib_cell CLKBUFX4) at (81.000,134.900), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00043/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00067 (a lib_cell CLKBUFX4) at (58.800,146.870), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00067/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00058 (a lib_cell CLKBUFX4) at (114.600,162.260), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00058/Y with a slew time target of 0.100ns. Achieved a slew time of 0.104ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00059 (a lib_cell CLKBUFX4) at (53.200,148.580), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00059/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00021 (a lib_cell CLKBUFX4) at (53.600,81.890), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00021/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00009 (a lib_cell CLKBUFX4) at (159.200,102.410), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00009/Y with a slew time target of 0.100ns. Achieved a slew time of 0.103ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00062 (a lib_cell CLKBUFX4) at (110.000,153.710), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00062/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00092 (a lib_cell CLKBUFX4) at (56.000,75.050), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00092/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 20 slew violations below cell CTS_ccl_a_buf_00076 (a lib_cell CLKBUFX4) at (77.400,37.430), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00076/Y with a slew time target of 0.100ns. Achieved a slew time of 0.102ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 19 slew violations below cell CTS_ccl_a_buf_00019 (a lib_cell CLKBUFX4) at (140.600,126.350), in power domain auto-default with half corner max_delay:setup.late. The worst violation was at the pin CTS_ccl_a_buf_00019/Y with a slew time target of 0.100ns. Achieved a slew time of 0.101ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.9 real=0:00:00.9)
Runtime done. (took cpu=0:00:23.1 real=0:00:23.1)
Runtime Summary
===============
Clock Runtime:  (51%) Core CTS          11.78 (Init 0.73, Construction 2.48, Implementation 6.66, eGRPC 0.61, PostConditioning 0.81, Other 0.50)
Clock Runtime:  (42%) CTS services       9.77 (RefinePlace 0.55, EarlyGlobalClock 0.48, NanoRoute 8.45, ExtractRC 0.28, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          1.54 (Init 0.26, CongRepair/EGR-DP 0.39, TimingUpdate 0.90, Other 0.00)
Clock Runtime: (100%) Total             23.09

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1421.9M, totSessionCpu=0:34:07 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #2 [begin] : totSession cpu/real = 0:34:07.5/1:59:25.7 (0.3), mem = 1700.6M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1445.7M, totSessionCpu=0:34:08 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1717.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1731.61)
Total number of fetched objects 5476
End delay calculation. (MEM=1758.8 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1758.8 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:34:09 mem=1758.8M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.142  |  5.142  |  7.962  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    153 (2091)    |   -0.390   |    153 (2091)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.185%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1455.6M, totSessionCpu=0:34:09 **
*** InitOpt #2 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:34:09.3/1:59:27.5 (0.3), mem = 1725.1M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:34:09.4/1:59:27.6 (0.3), mem = 1729.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:34:10.0/1:59:28.2 (0.3), mem = 1929.2M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1929.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1929.2M) ***
*** Starting optimizing excluded clock nets MEM= 1929.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1929.2M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:34:10.0/1:59:28.2 (0.3), mem = 1929.2M
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
*** DrvOpt #5 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:34:10.8/1:59:29.0 (0.3), mem = 1836.2M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #6 [begin] : totSession cpu/real = 0:34:10.9/1:59:29.1 (0.3), mem = 1836.2M
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   293|  2393|    -0.45|     6|     6|    -0.02|     0|     0|     0|     0|     5.14|     0.00|       0|       0|       0| 77.19%|          |         |
|   140|  2065|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.14|     0.00|     246|       0|      59| 78.71%| 0:00:00.0|  1926.7M|
|    37|  1859|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.14|     0.00|       9|       0|     124| 78.96%| 0:00:01.0|  1934.7M|
|    14|  1813|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.14|     0.00|      19|       0|      11| 79.07%| 0:00:00.0|  1934.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed because the gain is not enough.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:01.0 mem=1934.7M) ***

*** Starting refinePlace (0:34:14 mem=1931.7M) ***
Total net bbox length = 1.048e+05 (5.599e+04 4.883e+04) (ext = 2.142e+04)
Move report: Detail placement moves 764 insts, mean move: 5.02 um, max move: 32.28 um 
	Max move on inst (FE_OFC1786_n_2053): (75.40, 56.24) --> (94.00, 69.92)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1934.7MB
Summary Report:
Instances move: 764 (out of 5534 movable)
Instances flipped: 0
Mean displacement: 5.02 um
Max displacement: 32.28 um (Instance: FE_OFC1786_n_2053) (75.4, 56.24) -> (94, 69.92)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.082e+05 (5.807e+04 5.014e+04) (ext = 2.142e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1934.7MB
*** Finished refinePlace (0:34:14 mem=1934.7M) ***
*** maximum move = 32.28 um ***
*** Finished re-routing un-routed nets (1931.7M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1931.7M) ***
*** DrvOpt #6 [finish] : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:34:14.0/1:59:32.2 (0.3), mem = 1848.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1548.2M, totSessionCpu=0:34:14 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:34:14.0/1:59:32.2 (0.3), mem = 1848.6M
*info: 149 clock nets excluded
*info: 2 special nets excluded.
*info: 95 no-driver nets excluded.
*info: 149 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   79.07%|   0:00:00.0| 1905.9M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1905.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1905.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:34:15.4/1:59:33.6 (0.3), mem = 1846.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:34:15.5/1:59:33.7 (0.3), mem = 1904.0M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 79.07
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.07%|        -|   0.100|   0.000|   0:00:00.0| 1906.0M|
|   79.07%|        0|   0.100|   0.000|   0:00:00.0| 1906.0M|
|   79.07%|        0|   0.100|   0.000|   0:00:00.0| 1906.0M|
|   77.35%|      280|   0.100|   0.000|   0:00:01.0| 1929.6M|
|   77.29%|       21|   0.100|   0.000|   0:00:00.0| 1929.6M|
|   77.29%|        0|   0.100|   0.000|   0:00:00.0| 1929.6M|
|   77.29%|        0|   0.100|   0.000|   0:00:00.0| 1929.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 77.29
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:02.1) (real = 0:00:02.0) **
*** AreaOpt #4 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:34:17.6/1:59:35.8 (0.3), mem = 1929.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1849.56M, totSessionCpu=0:34:18).
Begin: GigaOpt DRV Optimization
*** DrvOpt #7 [begin] : totSession cpu/real = 0:34:17.7/1:59:35.9 (0.3), mem = 1849.6M
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    49|  1883|    -0.88|     6|     6|    -0.02|     0|     0|     0|     0|     5.14|     0.00|       0|       0|       0| 77.29%|          |         |
|    26|  1837|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.14|     0.00|      40|       0|      12| 77.53%| 0:00:00.0|  1942.5M|
|    15|  1815|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.14|     0.00|       7|       0|      12| 77.59%| 0:00:00.0|  1942.5M|
|    14|  1813|    -0.16|     6|     6|    -0.02|     0|     0|     0|     0|     5.14|     0.00|       8|       0|       0| 77.64%| 0:00:00.0|  1942.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 14 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed because the gain is not enough.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.5 real=0:00:00.0 mem=1942.5M) ***

*** Starting refinePlace (0:34:19 mem=1939.5M) ***
Total net bbox length = 1.050e+05 (5.645e+04 4.859e+04) (ext = 2.142e+04)
Move report: Detail placement moves 99 insts, mean move: 5.23 um, max move: 24.50 um 
	Max move on inst (FE_OFC1867_n_2053): (75.40, 56.24) --> (82.80, 39.14)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1942.6MB
Summary Report:
Instances move: 99 (out of 5309 movable)
Instances flipped: 0
Mean displacement: 5.23 um
Max displacement: 24.50 um (Instance: FE_OFC1867_n_2053) (75.4, 56.24) -> (82.8, 39.14)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.055e+05 (5.678e+04 4.875e+04) (ext = 2.142e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1942.6MB
*** Finished refinePlace (0:34:20 mem=1942.6M) ***
*** maximum move = 24.50 um ***
*** Finished re-routing un-routed nets (1939.6M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1939.6M) ***
*** DrvOpt #7 [finish] : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:34:19.8/1:59:38.0 (0.3), mem = 1856.5M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.03min mem=1856.5M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.142  |  5.142  |  7.927  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    15 (1815)     |   -0.149   |    15 (1815)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 77.637%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 1552.3M, totSessionCpu=0:34:20 **
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #5 [begin] : totSession cpu/real = 0:34:20.0/1:59:38.2 (0.3), mem = 1907.9M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 77.64
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   77.64%|        -|   0.000|   0.000|   0:00:00.0| 1913.9M|
|   76.94%|      155|   0.000|   0.000|   0:00:07.0| 2057.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.94
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:08.5) (real = 0:00:08.0) **
*** AreaOpt #5 [finish] : cpu/real = 0:00:08.5/0:00:08.5 (1.0), totSession cpu/real = 0:34:28.6/1:59:46.8 (0.3), mem = 2057.9M
End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:08, mem=1907.85M, totSessionCpu=0:34:29).
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #6 [begin] : totSession cpu/real = 0:34:28.6/1:59:46.8 (0.3), mem = 1965.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 76.94
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.94%|        -|   0.078|   0.000|   0:00:00.0| 1965.1M|
|   76.94%|        0|   0.078|   0.000|   0:00:00.0| 1965.1M|
|   76.94%|        0|   0.078|   0.000|   0:00:00.0| 1965.1M|
|   76.86%|       14|   0.078|   0.000|   0:00:00.0| 1988.7M|
|   76.83%|       10|   0.078|   0.000|   0:00:00.0| 1988.7M|
|   76.83%|        0|   0.078|   0.000|   0:00:00.0| 1988.7M|
|   76.83%|        0|   0.078|   0.000|   0:00:00.0| 1988.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 76.83
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:34:30 mem=1988.7M) ***
Total net bbox length = 1.034e+05 (5.545e+04 4.796e+04) (ext = 2.142e+04)
Move report: Detail placement moves 87 insts, mean move: 2.27 um, max move: 11.00 um 
	Max move on inst (FE_OFC1885_n_1904): (69.60, 66.50) --> (80.60, 66.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1991.7MB
Summary Report:
Instances move: 87 (out of 5175 movable)
Instances flipped: 0
Mean displacement: 2.27 um
Max displacement: 11.00 um (Instance: FE_OFC1885_n_1904) (69.6, 66.5) -> (80.6, 66.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.036e+05 (5.558e+04 4.801e+04) (ext = 2.142e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1991.7MB
*** Finished refinePlace (0:34:30 mem=1991.7M) ***
*** maximum move = 11.00 um ***
*** Finished re-routing un-routed nets (1988.7M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1988.7M) ***
*** AreaOpt #6 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:34:30.2/1:59:48.4 (0.3), mem = 1988.7M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=1908.66M, totSessionCpu=0:34:30).
Starting local wire reclaim
*** Starting refinePlace (0:34:30 mem=1908.7M) ***
**WARN: [IO pin not placed] Ext_WriteData[31]
**WARN: [IO pin not placed] Ext_WriteData[30]
**WARN: [IO pin not placed] Ext_WriteData[29]
**WARN: [IO pin not placed] Ext_WriteData[28]
**WARN: [IO pin not placed] Ext_WriteData[27]
**WARN: [IO pin not placed] Ext_WriteData[26]
**WARN: [IO pin not placed] Ext_WriteData[25]
**WARN: [IO pin not placed] Ext_WriteData[24]
**WARN: [IO pin not placed] Ext_WriteData[23]
**WARN: [IO pin not placed] Ext_WriteData[22]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 217 / 228 = 95.18%
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 440.3381268547746004
Move report: Detail placement moves 1725 insts, mean move: 5.04 um, max move: 37.78 um 
	Max move on inst (FE_OFC1672_n_2011): (119.80, 80.18) --> (126.80, 49.40)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1915.7MB
Summary Report:
Instances move: 1725 (out of 5175 movable)
Instances flipped: 0
Mean displacement: 5.04 um
Max displacement: 37.78 um (Instance: FE_OFC1672_n_2011) (119.8, 80.18) -> (126.8, 49.4)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1915.7MB
*** Finished refinePlace (0:34:33 mem=1915.7M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 149  Num Prerouted Wires = 6175
[NR-eGR] Read 5273 nets ( ignored 149 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5124
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5124 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.013752e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             1  21645 
[NR-eGR]  Metal2   (2V)         32826  29994 
[NR-eGR]  Metal3   (3H)         46083   3991 
[NR-eGR]  Metal4   (4V)         14684   1149 
[NR-eGR]  Metal5   (5H)          9426     65 
[NR-eGR]  Metal6   (6V)           693      2 
[NR-eGR]  Metal7   (7H)            47      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103758  56846 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 101100um
[NR-eGR] Total length: 103758um, number of vias: 56846
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 1893.14 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5323 and nets=5486 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1891.141M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:34:33.5/1:59:51.7 (0.3), mem = 1910.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:34:33.5/1:59:51.7 (0.3), mem = 1910.2M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1900.22)
Total number of fetched objects 5391
End delay calculation. (MEM=1918.62 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1918.62 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #8 [begin] : totSession cpu/real = 0:34:34.4/1:59:52.6 (0.3), mem = 1918.6M
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   282|  2445|    -0.74|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|       0|       0|       0| 76.83%|          |         |
|    20|  1825|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|     233|       2|     126| 78.17%| 0:00:01.0|  2023.1M|
|     9|  1803|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|       2|       0|      10| 78.19%| 0:00:00.0|  2023.1M|
|     9|  1803|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|       1|       0|       0| 78.20%| 0:00:00.0|  2023.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=2023.1M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:34:36.3/1:59:54.5 (0.3), mem = 1910.1M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:34:36 mem=1910.1M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 5.071%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1910.1M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 613 insts, mean move: 4.17 um, max move: 20.44 um 
	Max move on inst (FE_OFC54_n_70): (75.20, 56.24) --> (88.80, 49.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1913.1MB
Summary Report:
Instances move: 613 (out of 5413 movable)
Instances flipped: 0
Mean displacement: 4.17 um
Max displacement: 20.44 um (Instance: FE_OFC54_n_70) (75.2, 56.24) -> (88.8, 49.4)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1913.1MB
*** Finished refinePlace (0:34:36 mem=1913.1M) ***
Begin checking placement ... (start mem=1910.1M, init mem=1910.1M)
*info: Placed = 5561           (Fixed = 148)
*info: Unplaced = 0           
Placement Density:78.20%(21798/27874)
Placement Density (including fixed std cells):78.20%(21798/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1910.1M)
Register exp ratio and priority group on 0 nets on 5629 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5561 and nets=5724 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1892.746M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1896.77)
Total number of fetched objects 5629
End delay calculation. (MEM=1916.71 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1916.71 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:34:38 mem=1916.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 149  Num Prerouted Wires = 6175
[NR-eGR] Read 5511 nets ( ignored 149 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5362
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5362 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.296244e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1924.71 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 1584.2M, totSessionCpu=0:34:38 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.174  |  5.174  |  7.917  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     7 (1799)     |   -0.100   |     7 (1799)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:31, real = 0:00:31, mem = 1586.1M, totSessionCpu=0:34:38 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         161  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1284        1  None of the library cells specified in %...
WARNING   IMPCCOPT-1286        2  The pattern '%s' specified in %s does no...
WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-1007       17  Did not meet the max transition constrai...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 192 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:54.0/0:00:54.6 (1.0), totSession cpu/real = 0:34:38.2/1:59:57.0 (0.3), mem = 1909.2M
% End ccopt_design (date=01/30 21:50:13, total cpu=0:00:54.0, real=0:00:54.0, peak res=1693.5M, current mem=1493.6M)
<CMD> ctd_win
Clock tree timing engine global stage delay update for max_delay:setup.late...
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
<CMD> timeDesign -postCTS
*** timeDesign #2 [begin] : totSession cpu/real = 0:35:55.4/2:04:30.9 (0.3), mem = 1877.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1819.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.174  |  5.174  |  7.917  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     7 (1799)     |   -0.100   |     7 (1799)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.58 sec
Total Real time: 2.0 sec
Total Memory Usage: 1819.679688 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:00.6/0:00:01.3 (0.4), totSession cpu/real = 0:35:56.0/2:04:32.2 (0.3), mem = 1819.7M
<CMD> report_timing > CCpost_cts.txt
<CMD> report_timing
Path 1: MET Setup Check with Pin rvcpu_dp_pcreg_q_reg[31]/CK 
Endpoint:   rvcpu_dp_pcreg_q_reg[31]/D (^) checked with  leading edge of 'clk'
Beginpoint: rvcpu_dp_pcreg_q_reg[2]/Q  (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: wc
Other End Arrival Time          0.018
- Setup                         0.104
+ Phase Shift                  10.000
- Uncertainty                   0.100
= Required Time                 9.814
- Arrival Time                  4.640
= Slack Time                    5.174
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.023
     = Beginpoint Arrival Time       0.023
     +-------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                               |             |          |       |  Time   |   Time   | 
     |-------------------------------+-------------+----------+-------+---------+----------| 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^        |          |       |   0.023 |    5.197 | 
     | rvcpu_dp_pcreg_q_reg[2]       | CK ^ -> Q ^ | DFFRX1   | 0.313 |   0.336 |    5.510 | 
     | rvcpu_dp_pcadd4_add_9_16_g395 | A ^ -> Y ^  | AND2XL   | 0.145 |   0.481 |    5.655 | 
     | rvcpu_dp_pcadd4_add_9_16_g393 | B ^ -> Y ^  | AND2XL   | 0.146 |   0.627 |    5.801 | 
     | rvcpu_dp_pcadd4_add_9_16_g391 | B ^ -> Y ^  | AND2XL   | 0.135 |   0.762 |    5.936 | 
     | rvcpu_dp_pcadd4_add_9_16_g389 | B ^ -> Y ^  | AND2XL   | 0.137 |   0.900 |    6.074 | 
     | rvcpu_dp_pcadd4_add_9_16_g387 | B ^ -> Y ^  | AND2XL   | 0.143 |   1.043 |    6.217 | 
     | rvcpu_dp_pcadd4_add_9_16_g385 | B ^ -> Y ^  | AND2XL   | 0.147 |   1.190 |    6.363 | 
     | rvcpu_dp_pcadd4_add_9_16_g383 | B ^ -> Y ^  | AND2XL   | 0.154 |   1.344 |    6.518 | 
     | rvcpu_dp_pcadd4_add_9_16_g381 | B ^ -> Y ^  | AND2XL   | 0.152 |   1.496 |    6.670 | 
     | rvcpu_dp_pcadd4_add_9_16_g379 | B ^ -> Y ^  | AND2XL   | 0.148 |   1.644 |    6.818 | 
     | rvcpu_dp_pcadd4_add_9_16_g377 | B ^ -> Y ^  | AND2XL   | 0.145 |   1.789 |    6.963 | 
     | rvcpu_dp_pcadd4_add_9_16_g375 | B ^ -> Y ^  | AND2XL   | 0.141 |   1.930 |    7.104 | 
     | rvcpu_dp_pcadd4_add_9_16_g373 | B ^ -> Y ^  | AND2XL   | 0.140 |   2.070 |    7.244 | 
     | rvcpu_dp_pcadd4_add_9_16_g371 | B ^ -> Y ^  | AND2XL   | 0.143 |   2.213 |    7.387 | 
     | rvcpu_dp_pcadd4_add_9_16_g369 | B ^ -> Y ^  | AND2XL   | 0.145 |   2.359 |    7.533 | 
     | rvcpu_dp_pcadd4_add_9_16_g367 | B ^ -> Y ^  | AND2XL   | 0.142 |   2.501 |    7.675 | 
     | rvcpu_dp_pcadd4_add_9_16_g365 | B ^ -> Y ^  | AND2XL   | 0.149 |   2.650 |    7.824 | 
     | rvcpu_dp_pcadd4_add_9_16_g363 | B ^ -> Y ^  | AND2XL   | 0.149 |   2.800 |    7.974 | 
     | rvcpu_dp_pcadd4_add_9_16_g361 | B ^ -> Y ^  | AND2XL   | 0.149 |   2.948 |    8.122 | 
     | rvcpu_dp_pcadd4_add_9_16_g359 | B ^ -> Y ^  | AND2XL   | 0.145 |   3.094 |    8.268 | 
     | rvcpu_dp_pcadd4_add_9_16_g357 | B ^ -> Y ^  | AND2XL   | 0.146 |   3.240 |    8.414 | 
     | rvcpu_dp_pcadd4_add_9_16_g355 | B ^ -> Y ^  | AND2XL   | 0.147 |   3.387 |    8.561 | 
     | rvcpu_dp_pcadd4_add_9_16_g353 | B ^ -> Y ^  | AND2XL   | 0.142 |   3.529 |    8.703 | 
     | rvcpu_dp_pcadd4_add_9_16_g351 | B ^ -> Y ^  | AND2XL   | 0.149 |   3.678 |    8.852 | 
     | rvcpu_dp_pcadd4_add_9_16_g349 | B ^ -> Y ^  | AND2XL   | 0.160 |   3.838 |    9.012 | 
     | rvcpu_dp_pcadd4_add_9_16_g347 | B ^ -> Y ^  | AND2XL   | 0.171 |   4.010 |    9.184 | 
     | rvcpu_dp_pcadd4_add_9_16_g345 | B ^ -> Y ^  | AND2XL   | 0.163 |   4.173 |    9.347 | 
     | rvcpu_dp_pcadd4_add_9_16_g343 | B ^ -> Y ^  | AND2XL   | 0.154 |   4.327 |    9.501 | 
     | rvcpu_dp_pcadd4_add_9_16_g341 | B ^ -> Y v  | NAND2X1  | 0.114 |   4.441 |    9.615 | 
     | rvcpu_dp_pcadd4_add_9_16_g339 | B v -> Y ^  | XNOR2X1  | 0.199 |   4.640 |    9.814 | 
     | rvcpu_dp_pcreg_q_reg[31]      | D ^         | DFFRHQX1 | 0.000 |   4.640 |    9.814 | 
     +-------------------------------------------------------------------------------------+ 

<CMD> timeDesign -postRoute
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #3 [begin] : totSession cpu/real = 0:41:20.5/2:24:27.6 (0.3), mem = 1812.2M
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 't1c_riscv_cpu' of instances=5561 and nets=5724 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1802.16M)
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_vlsicadclient05_vlsiuser_CD5sqT/t1c_riscv_cpu_18060_CGEBs3.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1802.2M)
Extracted 10.0027% (CPU Time= 0:00:00.1  MEM= 1848.8M)
Extracted 20.0023% (CPU Time= 0:00:00.1  MEM= 1848.8M)
Extracted 30.0018% (CPU Time= 0:00:00.2  MEM= 1848.8M)
Extracted 40.0029% (CPU Time= 0:00:00.2  MEM= 1848.8M)
Extracted 50.0024% (CPU Time= 0:00:00.2  MEM= 1848.8M)
Extracted 60.0019% (CPU Time= 0:00:00.2  MEM= 1848.8M)
Extracted 70.0031% (CPU Time= 0:00:00.3  MEM= 1848.8M)
Extracted 80.0026% (CPU Time= 0:00:00.3  MEM= 1848.8M)
Extracted 90.0021% (CPU Time= 0:00:00.4  MEM= 1848.8M)
Extracted 100% (CPU Time= 0:00:00.5  MEM= 1848.8M)
Number of Extracted Resistors     : 121187
Number of Extracted Ground Cap.   : 124598
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 1825.512M)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Extraction called for design 't1c_riscv_cpu' of instances=5561 and nets=5724 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rccorners
Metal density calculation for erosion effect completed (CPU=0:00:00.1  MEM=1804.3M)
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_vlsicadclient05_vlsiuser_CD5sqT/t1c_riscv_cpu_18060_CGEBs3.rcdb.d -maxResLength 222.222  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1804.3M)
Extracted 10.0027% (CPU Time= 0:00:00.1  MEM= 1850.9M)
Extracted 20.0023% (CPU Time= 0:00:00.1  MEM= 1850.9M)
Extracted 30.0018% (CPU Time= 0:00:00.2  MEM= 1850.9M)
Extracted 40.0029% (CPU Time= 0:00:00.2  MEM= 1850.9M)
Extracted 50.0024% (CPU Time= 0:00:00.2  MEM= 1850.9M)
Extracted 60.0019% (CPU Time= 0:00:00.3  MEM= 1850.9M)
Extracted 70.0031% (CPU Time= 0:00:00.3  MEM= 1850.9M)
Extracted 80.0026% (CPU Time= 0:00:00.4  MEM= 1850.9M)
Extracted 90.0021% (CPU Time= 0:00:00.4  MEM= 1850.9M)
Extracted 100% (CPU Time= 0:00:00.6  MEM= 1850.9M)
Number of Extracted Resistors     : 121187
Number of Extracted Ground Cap.   : 124598
Number of Extracted Coupling Cap. : 176520
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
 Corner: rccorners
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1834.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1834.906M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1832.91)
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
Total number of fetched objects 5629
AAE_INFO-618: Total number of nets in the design is 5724,  98.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1860.1 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1860.1 CPU=0:00:00.7 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1860.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1860.1M)
Starting SI iteration 2
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1783.1)
Total number of fetched objects 5629
AAE_INFO-618: Total number of nets in the design is 5724,  2.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=1825.78 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1825.78 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:02.0 totSessionCpu=0:41:24 mem=1825.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.031  |  5.031  |  7.971  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    14 (1798)     |   -0.589   |    14 (1798)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.201%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 3.58 sec
Total Real time: 5.0 sec
Total Memory Usage: 1799.199219 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:03.5/0:00:04.6 (0.8), totSession cpu/real = 0:41:24.0/2:24:32.2 (0.3), mem = 1799.2M
invalid command name "opDesign"
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1490.9M, totSessionCpu=0:41:42 **
**WARN: (IMPOPT-576):	161 nets have unplaced terms. 
**INFO: User settings:
setExtractRCMode -coupled                  true
setExtractRCMode -engine                   postRoute
setUsefulSkewMode -ecoRoute                false
setDelayCalMode -enable_high_fanout        true
setDelayCalMode -engine                    aae
setDelayCalMode -ignoreNetLoad             false
setDelayCalMode -SIAware                   true
setDelayCalMode -socv_accuracy_mode        low
setOptMode -activeSetupViews               { wc }
setOptMode -autoSetupViews                 { wc}
setOptMode -autoTDGRSetupViews             { wc}
setOptMode -drcMargin                      0
setOptMode -fixDrc                         true
setOptMode -optimizeFF                     true
setOptMode -preserveAllSequential          false
setOptMode -setupTargetSlack               0
setPlaceMode -place_design_floorplan_mode  false
setAnalysisMode -analysisType              bcwc
setAnalysisMode -checkType                 setup
setAnalysisMode -clkSrcPath                true
setAnalysisMode -clockPropagation          sdcControl
setAnalysisMode -skew                      true
setAnalysisMode -usefulSkew                true
setAnalysisMode -virtualIPO                false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:41:41.7/2:25:38.6 (0.3), mem = 1803.2M
*** InitOpt #3 [begin] : totSession cpu/real = 0:41:41.7/2:25:38.6 (0.3), mem = 1803.2M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-665):	Ext_WriteData[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[17] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[16] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[15] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[14] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[13] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	Ext_WriteData[12] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
AAE_INFO: switching -siAware from true to false ...
AAE DB initialization (MEM=1795.38 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1484.4M, totSessionCpu=0:41:43 **
setExtractRCMode -engine preRoute
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1787.4M)
Extraction called for design 't1c_riscv_cpu' of instances=5561 and nets=5724 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1787.383M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1785.39)
Total number of fetched objects 5629
End delay calculation. (MEM=1839.66 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1822.12 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:41:44 mem=1822.1M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.174  |  5.174  |  7.917  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     7 (1799)     |   -0.100   |     7 (1799)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.201%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1497.0M, totSessionCpu=0:41:44 **
*** InitOpt #3 [finish] : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:41:43.8/2:25:40.8 (0.3), mem = 1790.4M
** INFO : this run is activating low effort ccoptDesign flow
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:41:44.0/2:25:40.9 (0.3), mem = 1794.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:41:44.6/2:25:41.5 (0.3), mem = 1993.0M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1993.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1993.0M) ***
*** Starting optimizing excluded clock nets MEM= 1993.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1993.0M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #9 [begin] : totSession cpu/real = 0:41:44.6/2:25:41.5 (0.3), mem = 1993.0M
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
*** DrvOpt #9 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:41:45.4/2:25:42.4 (0.3), mem = 1900.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #10 [begin] : totSession cpu/real = 0:41:45.5/2:25:42.4 (0.3), mem = 1900.0M
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     9|  1803|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|       0|       0|       0| 78.20%|          |         |
|     9|  1803|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|       1|       0|       0| 78.21%| 0:00:00.0|  1985.9M|
|     9|  1803|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|       0|       0|       0| 78.21%| 0:00:00.0|  1985.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1985.9M) ***

*** Starting refinePlace (0:41:47 mem=1982.9M) ***
Total net bbox length = 1.039e+05 (5.571e+04 4.819e+04) (ext = 2.143e+04)
Move report: Detail placement moves 6 insts, mean move: 2.51 um, max move: 7.22 um 
	Max move on inst (FE_OFC1888_n_1969): (118.00, 100.70) --> (121.80, 97.28)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1986.0MB
Summary Report:
Instances move: 6 (out of 5414 movable)
Instances flipped: 0
Mean displacement: 2.51 um
Max displacement: 7.22 um (Instance: FE_OFC1888_n_1969) (118, 100.7) -> (121.8, 97.28)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.039e+05 (5.571e+04 4.821e+04) (ext = 2.143e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1986.0MB
*** Finished refinePlace (0:41:47 mem=1986.0M) ***
*** maximum move = 7.22 um ***
*** Finished re-routing un-routed nets (1983.0M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:01.0 mem=1987.5M) ***
*** DrvOpt #10 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:41:47.4/2:25:44.3 (0.3), mem = 1903.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1591.8M, totSessionCpu=0:41:47 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
*** GlobalOpt #3 [begin] : totSession cpu/real = 0:41:47.4/2:25:44.3 (0.3), mem = 1903.4M
*info: 149 clock nets excluded
*info: 2 special nets excluded.
*info: 95 no-driver nets excluded.
*info: 149 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|            End Point            |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+
|   0.000|   0.000|   78.21%|   0:00:00.0| 1960.6M|        wc|       NA| NA                              |
+--------+--------+---------+------------+--------+----------+---------+---------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1960.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1960.6M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:41:48.8/2:25:45.7 (0.3), mem = 1901.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #11 [begin] : totSession cpu/real = 0:41:48.9/2:25:45.8 (0.3), mem = 1897.6M
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    27|  1839|    -0.44|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|       0|       0|       0| 78.21%|          |         |
|    16|  1817|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|      17|       0|       4| 78.32%| 0:00:00.0|  1994.0M|
|    10|  1805|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|       2|       0|       7| 78.34%| 0:00:00.0|  1994.0M|
|     9|  1803|    -0.16|     5|     5|    -0.02|     0|     0|     0|     0|     5.17|     0.00|       2|       0|       1| 78.35%| 0:00:00.0|  1994.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 9 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the gain is not enough.
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1994.0M) ***

*** Starting refinePlace (0:41:51 mem=1991.0M) ***
Total net bbox length = 1.040e+05 (5.572e+04 4.823e+04) (ext = 2.143e+04)
Move report: Detail placement moves 107 insts, mean move: 6.12 um, max move: 24.24 um 
	Max move on inst (FE_OFC1962_n_2014): (77.80, 121.22) --> (95.20, 128.06)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1994.1MB
Summary Report:
Instances move: 107 (out of 5435 movable)
Instances flipped: 0
Mean displacement: 6.12 um
Max displacement: 24.24 um (Instance: FE_OFC1962_n_2014) (77.8, 121.22) -> (95.2, 128.06)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.046e+05 (5.613e+04 4.847e+04) (ext = 2.143e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1994.1MB
*** Finished refinePlace (0:41:51 mem=1994.1M) ***
*** maximum move = 24.24 um ***
*** Finished re-routing un-routed nets (1991.1M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1991.1M) ***
*** DrvOpt #11 [finish] : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:41:50.9/2:25:47.8 (0.3), mem = 1907.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.03min real=0.03min mem=1907.0M)
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.174  |  5.174  |  7.918  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |    20 (1826)     |   -0.528   |    20 (1826)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.348%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1597.6M, totSessionCpu=0:41:51 **
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #7 [begin] : totSession cpu/real = 0:41:51.2/2:25:48.1 (0.3), mem = 1957.4M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 78.35
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   78.35%|        -|   0.000|   0.000|   0:00:00.0| 1963.4M|
|   76.98%|      340|   0.000|   0.000|   0:00:07.0| 2116.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 76.98
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:08.3) (real = 0:00:08.0) **
*** AreaOpt #7 [finish] : cpu/real = 0:00:08.3/0:00:08.3 (1.0), totSession cpu/real = 0:41:59.5/2:25:56.4 (0.3), mem = 2116.0M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1962.91M, totSessionCpu=0:41:59).
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #8 [begin] : totSession cpu/real = 0:41:59.6/2:25:56.5 (0.3), mem = 2020.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.078  TNS Slack 0.000 Density 76.98
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   76.98%|        -|   0.078|   0.000|   0:00:00.0| 2020.1M|
|   76.97%|        1|   0.078|   0.000|   0:00:00.0| 2043.7M|
|   76.97%|        0|   0.078|   0.000|   0:00:01.0| 2043.7M|
|   76.93%|        7|   0.078|   0.000|   0:00:00.0| 2043.7M|
|   76.57%|       85|   0.078|   0.000|   0:00:00.0| 2043.7M|
|   76.57%|        0|   0.078|   0.000|   0:00:00.0| 2043.7M|
|   76.57%|        0|   0.078|   0.000|   0:00:00.0| 2043.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.078  TNS Slack 0.000 Density 76.57
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** Starting refinePlace (0:42:01 mem=2043.7M) ***
Total net bbox length = 1.022e+05 (5.471e+04 4.747e+04) (ext = 2.143e+04)
Move report: Detail placement moves 110 insts, mean move: 2.17 um, max move: 11.64 um 
	Max move on inst (FE_OFC2101_n_2058): (77.80, 121.22) --> (73.00, 128.06)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2046.8MB
Summary Report:
Instances move: 110 (out of 5161 movable)
Instances flipped: 0
Mean displacement: 2.17 um
Max displacement: 11.64 um (Instance: FE_OFC2101_n_2058) (77.8, 121.22) -> (73, 128.06)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 1.024e+05 (5.484e+04 4.751e+04) (ext = 2.143e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2046.8MB
*** Finished refinePlace (0:42:01 mem=2046.8M) ***
*** maximum move = 11.64 um ***
*** Finished re-routing un-routed nets (2043.8M) ***

*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=2043.8M) ***
*** AreaOpt #8 [finish] : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:42:01.1/2:25:58.0 (0.3), mem = 2043.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=1963.72M, totSessionCpu=0:42:01).
Starting local wire reclaim
*** Starting refinePlace (0:42:01 mem=1963.7M) ***
**WARN: [IO pin not placed] Ext_WriteData[31]
**WARN: [IO pin not placed] Ext_WriteData[30]
**WARN: [IO pin not placed] Ext_WriteData[29]
**WARN: [IO pin not placed] Ext_WriteData[28]
**WARN: [IO pin not placed] Ext_WriteData[27]
**WARN: [IO pin not placed] Ext_WriteData[26]
**WARN: [IO pin not placed] Ext_WriteData[25]
**WARN: [IO pin not placed] Ext_WriteData[24]
**WARN: [IO pin not placed] Ext_WriteData[23]
**WARN: [IO pin not placed] Ext_WriteData[22]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 217 / 228 = 95.18%
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Timing cost in AAE based: 440.3253917205547623
Move report: Detail placement moves 1348 insts, mean move: 4.86 um, max move: 32.72 um 
	Max move on inst (FE_OFC1005_n_1841): (116.60, 56.24) --> (104.40, 76.76)
	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1967.2MB
Summary Report:
Instances move: 1348 (out of 5161 movable)
Instances flipped: 0
Mean displacement: 4.86 um
Max displacement: 32.72 um (Instance: FE_OFC1005_n_1841) (116.6, 56.24) -> (104.4, 76.76)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 1967.2MB
*** Finished refinePlace (0:42:04 mem=1967.2M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 149  Num Prerouted Wires = 6175
[NR-eGR] Read 5259 nets ( ignored 149 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5110
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5110 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.952534e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             1  21616 
[NR-eGR]  Metal2   (2V)         32931  29880 
[NR-eGR]  Metal3   (3H)         45703   3927 
[NR-eGR]  Metal4   (4V)         14504   1176 
[NR-eGR]  Metal5   (5H)          9454     57 
[NR-eGR]  Metal6   (6V)           584      3 
[NR-eGR]  Metal7   (7H)            33      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       103210  56659 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 100429um
[NR-eGR] Total length: 103210um, number of vias: 56659
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 1949.11 MB )
Extraction called for design 't1c_riscv_cpu' of instances=5309 and nets=5472 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1949.109M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #5 [begin] : totSession cpu/real = 0:42:04.4/2:26:01.3 (0.3), mem = 1968.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #5 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:42:04.4/2:26:01.3 (0.3), mem = 1968.2M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1958.19)
Total number of fetched objects 5377
End delay calculation. (MEM=1976.59 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1976.59 CPU=0:00:00.6 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #12 [begin] : totSession cpu/real = 0:42:05.3/2:26:02.2 (0.3), mem = 1976.6M
Info: 149 nets with fixed/cover wires excluded.
Info: 149 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   262|  2462|    -1.02|     5|     5|    -0.02|     0|     0|     0|     0|     5.18|     0.00|       0|       0|       0| 76.57%|          |         |
|    22|  1829|    -0.15|     5|     5|    -0.02|     0|     0|     0|     0|     5.18|     0.00|     230|       0|      56| 77.96%| 0:00:01.0|  2081.1M|
|     9|  1803|    -0.15|     5|     5|    -0.02|     0|     0|     0|     0|     5.18|     0.00|       1|       0|      14| 77.99%| 0:00:00.0|  2081.1M|
|     7|  1799|    -0.15|     5|     5|    -0.02|     0|     0|     0|     0|     5.18|     0.00|       2|       0|       0| 78.00%| 0:00:00.0|  2081.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        149 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 7 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     7 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=2081.1M) ***

*** DrvOpt #12 [finish] : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:42:07.1/2:26:04.0 (0.3), mem = 1965.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:42:07 mem=1965.0M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.952%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1965.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 607 insts, mean move: 3.71 um, max move: 24.08 um 
	Max move on inst (FE_OFC2144_n_1330): (76.40, 121.22) --> (66.00, 107.54)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1968.1MB
Summary Report:
Instances move: 607 (out of 5394 movable)
Instances flipped: 0
Mean displacement: 3.71 um
Max displacement: 24.08 um (Instance: FE_OFC2144_n_1330) (76.4, 121.22) -> (66, 107.54)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1968.1MB
*** Finished refinePlace (0:42:07 mem=1968.1M) ***
Begin checking placement ... (start mem=1964.1M, init mem=1964.1M)
*info: Placed = 5542           (Fixed = 148)
*info: Unplaced = 0           
Placement Density:78.00%(21743/27874)
Placement Density (including fixed std cells):78.00%(21743/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1964.1M)
Register exp ratio and priority group on 0 nets on 5610 nets : 

Active setup views:
 wc
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 't1c_riscv_cpu' of instances=5542 and nets=5705 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design t1c_riscv_cpu.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 0.90000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Creating RPSQ from WeeR and WRes ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1948.715M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: t1c_riscv_cpu
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=1952.74)
Total number of fetched objects 5610
End delay calculation. (MEM=1970.68 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1970.68 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:42:08 mem=1970.7M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has no routable track
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 7024 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 7024
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 149  Num Prerouted Wires = 6175
[NR-eGR] Read 5492 nets ( ignored 149 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5343
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5343 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.200997e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         4( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 1978.68 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:27, real = 0:00:27, mem = 1625.8M, totSessionCpu=0:42:09 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 wc 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  5.179  |  5.179  |  7.980  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  6204   |  2078   |  4126   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     7 (1799)     |   -0.098   |     7 (1799)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.004%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:27, real = 0:00:28, mem = 1627.6M, totSessionCpu=0:42:09 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:27.3/0:00:27.9 (1.0), totSession cpu/real = 0:42:09.0/2:26:06.5 (0.3), mem = 1963.1M
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu Jan 30 22:17:00 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 1.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3316.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 55 used
Read in 5542 components
  5542 core components: 0 unplaced, 5394 placed, 148 fixed
Read in 11 physical pins
  11 physical pins: 0 unplaced, 11 placed, 0 fixed
Read in 217 logical pins
Read in 172 nets
Read in 2 special nets, 2 routed
Read in 11095 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3318.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 11 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu Jan 30 22:17:02 2025 ***
SPECIAL ROUTE ran on directory: /home/vlsiuser/Desktop/team_friday/Cadence_design_database_45nm/Cadence_design_database_45nm/physical_design
SPECIAL ROUTE ran on machine: vlsicadclient05 (Linux 3.10.0-1160.95.1.el7.x86_64 x86_64 900Mhz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3318.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 574 macros, 55 used
Read in 5542 components
  5542 core components: 0 unplaced, 5394 placed, 148 fixed
Read in 11 physical pins
  11 physical pins: 0 unplaced, 11 placed, 0 fixed
Read in 217 logical pins
Read in 172 nets
Read in 2 special nets, 2 routed
Read in 11095 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3318.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 11 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> zoomBox -73.02450 34.27750 184.49650 158.77950
<CMD> zoomBox -41.27100 67.36400 93.15700 132.35500
<CMD> zoomBox -24.69600 84.63500 45.47700 118.56100
<CMD> zoomBox -32.73450 77.71450 64.39050 124.67100
<CMD> zoomBox -37.76450 73.31350 76.50050 128.55650
<CMD> zoomBox -43.65750 68.13550 90.77200 133.12750
<CMD> zoomBox -58.53000 54.87800 127.53250 144.83250
<CMD> zoomBox -92.20450 24.85950 210.76800 171.33550
<CMD> zoomBox -107.50800 11.13100 248.93050 183.45600
<CMD> zoomBox -125.51200 -5.02000 293.82750 197.71550
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> zoomBox -69.19150 2.99650 116.87250 92.95150
<CMD> zoomBox -41.39300 9.03750 41.16550 48.95150
<CMD> zoomBox -31.22150 11.50850 19.48050 36.02100
<CMD> zoomBox -32.92700 -0.02450 49.63350 39.89050
<CMD> zoomBox -35.70350 -18.80400 98.73350 46.19150
<CMD> zoomBox -37.00150 -27.39200 121.15950 49.07300
<CMD> zoomBox -44.65500 -28.70100 141.41700 61.25800
<CMD> zoomBox -53.65900 -30.24150 165.24950 75.59300
<CMD> zoomBox -64.25250 -32.05350 193.28800 92.45800
<CMD> zoomBox -91.37650 -36.99050 265.08200 135.34400
<CMD> zoomBox -152.79100 -49.51650 427.64250 231.10200
<CMD> zoomBox -120.96000 -19.25600 372.40900 219.27000
<CMD> zoomBox -97.06300 -3.94750 322.30100 198.79950
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1551.19 (MB), peak = 1738.50 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration           1
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          38.8
setNanoRouteMode -routeBottomRoutingLayer      1
setNanoRouteMode -routeTopRoutingLayer         11
setNanoRouteMode -routeWithSiDriven            true
setNanoRouteMode -routeWithTimingDriven        false
setExtractRCMode -coupled                      true
setExtractRCMode -engine                       preRoute
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1878.1M, init mem=1878.8M)
*info: Placed = 5542           (Fixed = 148)
*info: Unplaced = 0           
Placement Density:78.00%(21743/27874)
Placement Density (including fixed std cells):78.00%(21743/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1878.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (149) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1878.8M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 22:18:28 2025
#
#num needed restored net=0
#need_extraction net=0 (total=5705)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 213 (skipped).
#Total number of routable nets = 5492.
#Total number of nets in the design = 5705.
#5372 routable nets do not have any wires.
#120 routable nets have routed wires.
#5372 nets will be global routed.
#29 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#120 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Jan 30 22:18:29 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5701 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1546.55 (MB), peak = 1738.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1551.17 (MB), peak = 1738.50 (MB)
#
#Finished routing data preparation on Thu Jan 30 22:18:31 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.54 (MB)
#Total memory = 1551.22 (MB)
#Peak memory = 1738.50 (MB)
#
#
#Start global routing on Thu Jan 30 22:18:31 2025
#
#
#Start global routing initialization on Thu Jan 30 22:18:31 2025
#
#Number of eco nets is 29
#
#Start global routing data preparation on Thu Jan 30 22:18:31 2025
#
#Start routing resource analysis on Thu Jan 30 22:18:31 2025
#
#Routing resource analysis is done on Thu Jan 30 22:18:31 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         217         753        4355    65.51%
#  Metal2         V         834         115        4355     1.10%
#  Metal3         H         917          53        4355     0.00%
#  Metal4         V         855          94        4355     1.10%
#  Metal5         H         949          21        4355     0.00%
#  Metal6         V         868          81        4355     1.10%
#  Metal7         H         949          21        4355     0.00%
#  Metal8         V         868          81        4355     1.10%
#  Metal9         H         929          41        4355     0.00%
#  Metal10        V         329          50        4355     8.59%
#  Metal11        H         325          62        4355    14.17%
#  --------------------------------------------------------------
#  Total                   8043      14.50%       47905     8.43%
#
#  149 nets (2.61%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Jan 30 22:18:31 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1552.67 (MB), peak = 1738.50 (MB)
#
#
#Global routing initialization is done on Thu Jan 30 22:18:31 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.14 (MB), peak = 1738.50 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1556.39 (MB), peak = 1738.50 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1550.75 (MB), peak = 1738.50 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1549.43 (MB), peak = 1738.50 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 213 (skipped).
#Total number of routable nets = 5492.
#Total number of nets in the design = 5705.
#
#5492 routable nets have routed wires.
#29 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#120 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 29            5343  
#------------------------------------------------
#        Total                 29            5343  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                149            5343  
#------------------------------------------------
#        Total                149            5343  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2       27(0.62%)      7(0.16%)      2(0.05%)   (0.83%)
#  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     27(0.06%)      7(0.02%)      2(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.08% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              1.00 |              3.00 |   157.31    34.20   164.16    41.04 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     1.00 | (Metal1)     3.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 99344 um.
#Total half perimeter of net bounding box = 85589 um.
#Total wire length on LAYER Metal1 = 38 um.
#Total wire length on LAYER Metal2 = 28353 um.
#Total wire length on LAYER Metal3 = 43417 um.
#Total wire length on LAYER Metal4 = 17043 um.
#Total wire length on LAYER Metal5 = 10397 um.
#Total wire length on LAYER Metal6 = 97 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 42164
#Up-Via Summary (total 42164):
#           
#-----------------------
# Metal1          21929
# Metal2          16324
# Metal3           3222
# Metal4            681
# Metal5              8
#-----------------------
#                 42164 
#
#Max overcon = 3 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -1.60 (MB)
#Total memory = 1549.62 (MB)
#Peak memory = 1738.50 (MB)
#
#Finished global routing on Thu Jan 30 22:18:33 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1548.37 (MB), peak = 1738.50 (MB)
#Start Track Assignment.
#Done with 9860 horizontal wires in 3 hboxes and 8325 vertical wires in 3 hboxes.
#Done with 2290 horizontal wires in 3 hboxes and 2135 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        39.16 	  0.00%  	  0.00% 	  0.00%
# Metal2     25940.95 	  0.10%  	  0.00% 	  0.01%
# Metal3     38920.08 	  0.19%  	  0.00% 	  0.03%
# Metal4     14657.93 	  0.02%  	  0.00% 	  0.00%
# Metal5     10384.41 	  0.01%  	  0.00% 	  0.00%
# Metal6        98.36 	  0.00%  	  0.00% 	  0.00%
# Metal7         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       90040.89  	  0.11% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 98248 um.
#Total half perimeter of net bounding box = 85589 um.
#Total wire length on LAYER Metal1 = 40 um.
#Total wire length on LAYER Metal2 = 27846 um.
#Total wire length on LAYER Metal3 = 43037 um.
#Total wire length on LAYER Metal4 = 16863 um.
#Total wire length on LAYER Metal5 = 10365 um.
#Total wire length on LAYER Metal6 = 98 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 42164
#Up-Via Summary (total 42164):
#           
#-----------------------
# Metal1          21929
# Metal2          16324
# Metal3           3222
# Metal4            681
# Metal5              8
#-----------------------
#                 42164 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1548.77 (MB), peak = 1738.50 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 6.09 (MB)
#Total memory = 1548.77 (MB)
#Peak memory = 1738.50 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 65
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1       40       41
#	Metal2        0       24       24
#	Totals        1       64       65
#2608 out of 5542 instances (47.1%) need to be verified(marked ipoed), dirty area = 13.8%.
#   number of violations = 66
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1       41       42
#	Metal2        0       24       24
#	Totals        1       65       66
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1547.05 (MB), peak = 1738.50 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1552.71 (MB), peak = 1738.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 105466 um.
#Total half perimeter of net bounding box = 85589 um.
#Total wire length on LAYER Metal1 = 1424 um.
#Total wire length on LAYER Metal2 = 29887 um.
#Total wire length on LAYER Metal3 = 43841 um.
#Total wire length on LAYER Metal4 = 19742 um.
#Total wire length on LAYER Metal5 = 10487 um.
#Total wire length on LAYER Metal6 = 86 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 45901
#Up-Via Summary (total 45901):
#           
#-----------------------
# Metal1          22105
# Metal2          18894
# Metal3           4128
# Metal4            766
# Metal5              8
#-----------------------
#                 45901 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:24
#Elapsed time = 00:00:23
#Increased memory = 3.94 (MB)
#Total memory = 1552.71 (MB)
#Peak memory = 1738.50 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:24
#Elapsed time = 00:00:23
#Increased memory = 3.95 (MB)
#Total memory = 1552.71 (MB)
#Peak memory = 1738.50 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:29
#Elapsed time = 00:00:29
#Increased memory = -37.71 (MB)
#Total memory = 1514.75 (MB)
#Peak memory = 1738.50 (MB)
#Number of warnings = 0
#Total number of warnings = 36
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 22:18:58 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:29, elapsed time = 00:00:29, memory = 1496.07 (MB), peak = 1738.50 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1495.98 (MB), peak = 1738.50 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1834.2M, init mem=1834.2M)
*info: Placed = 5542           (Fixed = 148)
*info: Unplaced = 0           
Placement Density:78.00%(21743/27874)
Placement Density (including fixed std cells):78.00%(21743/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1834.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1834.2M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 22:19:03 2025
#
#Warning: design is detail-routed. Trial route is skipped!
#num needed restored net=0
#need_extraction net=0 (total=5705)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 213 (skipped).
#Total number of routable nets = 5492.
#Total number of nets in the design = 5705.
#5492 routable nets have routed wires.
#149 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Jan 30 22:19:03 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5701 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1499.85 (MB), peak = 1738.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1504.45 (MB), peak = 1738.50 (MB)
#
#Finished routing data preparation on Thu Jan 30 22:19:06 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.38 (MB)
#Total memory = 1504.45 (MB)
#Peak memory = 1738.50 (MB)
#
#
#Start global routing on Thu Jan 30 22:19:06 2025
#
#
#Start global routing initialization on Thu Jan 30 22:19:06 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.41 (MB)
#Total memory = 1504.45 (MB)
#Peak memory = 1738.50 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1504.91 (MB), peak = 1738.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 105466 um.
#Total half perimeter of net bounding box = 85589 um.
#Total wire length on LAYER Metal1 = 1424 um.
#Total wire length on LAYER Metal2 = 29887 um.
#Total wire length on LAYER Metal3 = 43841 um.
#Total wire length on LAYER Metal4 = 19742 um.
#Total wire length on LAYER Metal5 = 10487 um.
#Total wire length on LAYER Metal6 = 86 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 45901
#Up-Via Summary (total 45901):
#           
#-----------------------
# Metal1          22105
# Metal2          18894
# Metal3           4128
# Metal4            766
# Metal5              8
#-----------------------
#                 45901 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.46 (MB)
#Total memory = 1504.91 (MB)
#Peak memory = 1738.50 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.46 (MB)
#Total memory = 1504.91 (MB)
#Peak memory = 1738.50 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 2.42 (MB)
#Total memory = 1498.49 (MB)
#Peak memory = 1738.50 (MB)
#Number of warnings = 1
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 22:19:06 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1498.39 (MB), peak = 1738.50 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -32.64850 54.16000 64.48400 101.12000
<CMD> zoomBox -72.85100 17.83850 146.06100 123.67450
<CMD> zoomBox -82.88650 7.05950 174.65700 131.57250
<CMD> zoomBox -47.79900 39.70500 86.64050 104.70150
<CMD> zoomBox -23.30950 60.95150 36.34250 89.79100
<CMD> zoomBox -19.92500 63.63650 30.77900 88.15000
<CMD> zoomBox -13.82900 68.03150 22.80450 85.74250
<CMD> zoomBox -11.52000 69.90500 19.61900 84.95950
<CMD> zoomBox -9.63300 71.51150 16.83550 84.30800
<CMD> zoomBox -5.77650 75.04300 10.47900 82.90200
<CMD> zoomBox -4.86000 75.88600 8.95700 82.56600
<CMD> zoomBox -2.88800 77.73250 5.59750 81.83500
<CMD> zoomBox -1.68550 78.86650 3.52600 81.38600
<CMD> zoomBox -4.01600 76.81950 7.72950 82.49800
<CMD> zoomBox -9.92950 71.07900 21.21350 86.13550
<CMD> zoomBox -21.43500 59.64450 48.75450 93.57850
<CMD> zoomBox -30.99800 47.78250 83.29500 103.03900
<CMD> zoomBox -36.00700 45.01750 98.45550 110.02500
<CMD> zoomBox -49.32950 37.68600 136.77750 127.66200
<CMD> zoomBox -57.22900 33.04500 161.72050 138.89900
<CMD> zoomBox -66.31350 27.58500 191.27400 152.11900
<CMD> zoomBox -120.12800 -7.59050 373.32850 230.97800
<CMD> zoomBox -193.28050 -45.34500 387.25700 235.32400
<CMD> zoomBox -122.19750 -14.68100 297.24150 188.10250
<CMD> zoomBox -58.89200 75.39600 127.21600 165.37250
<CMD> zoomBox -39.37300 103.12000 74.92050 158.37650
<CMD> zoomBox -33.58950 108.13000 63.56000 155.09800
<CMD> zoomBox -53.49250 92.76400 104.69900 169.24400
<CMD> zoomBox -83.06000 57.39000 219.98750 203.90250
<CMD> zoomBox -121.18900 11.47450 372.27400 250.04600
<CMD> zoomBox -262.86250 -49.73650 420.13200 280.46650
<CMD> zoomBox -209.94400 -40.92700 370.60150 239.74550
<CMD> zoomBox -164.96300 -33.43900 328.50050 205.13250
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 30 22:20:04 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (189.8000, 184.3000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[31] of net Ext_WriteData[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[30] of net Ext_WriteData[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[29] of net Ext_WriteData[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[28] of net Ext_WriteData[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[27] of net Ext_WriteData[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[26] of net Ext_WriteData[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[25] of net Ext_WriteData[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[24] of net Ext_WriteData[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[23] of net Ext_WriteData[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[22] of net Ext_WriteData[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[21] of net Ext_WriteData[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[20] of net Ext_WriteData[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[19] of net Ext_WriteData[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[18] of net Ext_WriteData[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[17] of net Ext_WriteData[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[16] of net Ext_WriteData[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[15] of net Ext_WriteData[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[14] of net Ext_WriteData[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[13] of net Ext_WriteData[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[12] of net Ext_WriteData[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 22:20:05 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 30 22:20:05 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 30 22:20:06 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (189.8000, 184.3000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[31] of net Ext_WriteData[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[30] of net Ext_WriteData[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[29] of net Ext_WriteData[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[28] of net Ext_WriteData[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[27] of net Ext_WriteData[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[26] of net Ext_WriteData[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[25] of net Ext_WriteData[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[24] of net Ext_WriteData[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[23] of net Ext_WriteData[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[22] of net Ext_WriteData[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[21] of net Ext_WriteData[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[20] of net Ext_WriteData[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[19] of net Ext_WriteData[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[18] of net Ext_WriteData[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[17] of net Ext_WriteData[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[16] of net Ext_WriteData[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[15] of net Ext_WriteData[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[14] of net Ext_WriteData[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[13] of net Ext_WriteData[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[12] of net Ext_WriteData[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 22:20:07 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 30 22:20:07 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> zoomBox -81.08200 -6.11850 176.51050 118.41800
<CMD> zoomBox -67.67600 -1.54200 151.27800 104.31450
<CMD> zoomBox -49.04350 13.36450 109.15150 89.84600
<CMD> zoomBox -35.58100 24.13450 78.71500 79.39250
<CMD> zoomBox -16.08350 39.73300 34.63250 64.25250
<CMD> zoomBox -10.08250 44.53400 21.06400 59.59200
<CMD> zoomBox -5.40100 48.21300 10.85900 56.07400
<CMD> zoomBox -10.38800 44.37150 20.76150 59.43100
<CMD> zoomBox -16.22700 39.42800 34.49650 63.95100
<CMD> zoomBox -25.27850 31.43550 57.31700 71.36750
<CMD> zoomBox -34.28300 23.48050 80.03700 78.75000
<CMD> zoomBox -46.74600 12.47000 111.48300 88.96800
<CMD> ::uiSetTool getLocation Rda_PE::Attr:getStartCoord
<CMD> uiSetTool obstruct
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign -0.124 80.5 -pin {{PC[0]} {PC[1]} {PC[2]} {PC[3]} {PC[4]} {PC[5]} {PC[6]} {PC[7]} {PC[8]} {PC[9]} {PC[10]} {PC[11]} {PC[12]} {PC[13]} {PC[14]} {PC[15]} {PC[16]} {PC[17]} {PC[18]} {PC[19]} {PC[20]} {PC[21]} {PC[22]} {PC[23]} {PC[24]} {PC[25]} {PC[26]} {PC[27]} {PC[28]} {PC[29]} {PC[30]} {PC[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1848.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -global_location -side Left -layer 1 -assign 0.0 80.655 -pin {{PC[0]} {PC[1]} {PC[2]} {PC[3]} {PC[4]} {PC[5]} {PC[6]} {PC[7]} {PC[8]} {PC[9]} {PC[10]} {PC[11]} {PC[12]} {PC[13]} {PC[14]} {PC[15]} {PC[16]} {PC[17]} {PC[18]} {PC[19]} {PC[20]} {PC[21]} {PC[22]} {PC[23]} {PC[24]} {PC[25]} {PC[26]} {PC[27]} {PC[28]} {PC[29]} {PC[30]} {PC[31]}}
**WARN: (IMPPTN-1234):	Option -assign is for assigning a pin at a specified location. Assigning first pin in the list at the specified location and ignoring rest of the pins in the list.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1838.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1849.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 2.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1848.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -54.53750 8.17150 131.61500 98.16950
<CMD> zoomBox -64.05900 6.53200 154.94400 112.41200
<CMD> zoomBox -75.23750 4.99800 182.41350 129.56300
<CMD> zoomBox -45.94300 7.68850 112.28700 84.18700
<CMD> zoomBox -38.99300 8.21650 95.50300 73.24050
<CMD> zoomBox -23.79500 9.24650 58.80250 49.17950
<CMD> zoomBox -17.08300 9.70150 42.59400 38.55300
<CMD> zoomBox -23.79600 5.46600 58.80150 45.39900
<CMD> zoomBox -33.02950 -0.12400 81.29300 55.14700
<CMD> zoomBox -53.72050 -12.78050 132.43550 77.21900
<CMD> zoomBox -74.31450 -25.37800 183.34100 99.18900
<CMD> zoomBox -44.78050 18.98250 113.45250 95.48250
<CMD> zoomBox -31.86950 38.57400 82.45450 93.84550
<CMD> zoomBox -26.99250 44.92600 70.18350 91.90700
<CMD> zoomBox -49.57450 37.48800 136.58650 127.49000
<CMD> zoomBox -79.25750 27.71050 223.87550 174.26450
<CMD> zoomBox -48.32600 71.27650 137.83700 161.27950
<CMD> zoomBox -25.15700 104.02300 72.02150 151.00550
<CMD> zoomBox -39.80800 94.77000 118.43250 171.27350
<CMD> zoomBox -51.82600 84.93600 167.19200 190.82300
<CMD> zoomBox -69.23350 73.71050 188.43450 198.28350
<CMD> zoomBox -113.74750 44.96700 242.88650 217.38650
<CMD> zoomBox -148.79150 18.36250 270.77800 221.20900
<CMD> zoomBox -189.75250 -12.49200 303.85850 226.15100
<CMD> zoomBox -131.35400 10.65350 225.28000 183.07300
<CMD> zoomBox -89.84300 27.05100 167.82500 151.62400
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1501.24 (MB), peak = 1738.50 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteEndIteration                            1
setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           38.8
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithTimingDriven                         false
setExtractRCMode -coupled                                       true
setExtractRCMode -engine                                        preRoute
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -socv_accuracy_mode                             low
setSIMode -separate_delta_delay_on_data                         true

#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1838.2M, init mem=1846.2M)
*info: Placed = 5542           (Fixed = 148)
*info: Unplaced = 0           
Placement Density:78.00%(21743/27874)
Placement Density (including fixed std cells):78.00%(21743/27874)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1846.2M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1846.2M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 30 22:23:12 2025
#
#Warning: design is detail-routed. Trial route is skipped!
#num needed restored net=0
#need_extraction net=0 (total=5705)
#NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
#Total number of trivial nets (e.g. < 2 pins) = 213 (skipped).
#Total number of routable nets = 5492.
#Total number of nets in the design = 5705.
#5492 routable nets have routed wires.
#149 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#No nets have been global routed.
#Start routing data preparation on Thu Jan 30 22:23:12 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 5701 nets.
#Voltage range [0.000 - 0.000] has 3 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1506.33 (MB), peak = 1738.50 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1510.94 (MB), peak = 1738.50 (MB)
#
#Finished routing data preparation on Thu Jan 30 22:23:15 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 8.47 (MB)
#Total memory = 1510.94 (MB)
#Peak memory = 1738.50 (MB)
#
#
#Start global routing on Thu Jan 30 22:23:15 2025
#
#
#Start global routing initialization on Thu Jan 30 22:23:15 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 8.48 (MB)
#Total memory = 1510.94 (MB)
#Peak memory = 1738.50 (MB)
#
#Start Detail Routing..
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1511.31 (MB), peak = 1738.50 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 149
#Total wire length = 105466 um.
#Total half perimeter of net bounding box = 85589 um.
#Total wire length on LAYER Metal1 = 1424 um.
#Total wire length on LAYER Metal2 = 29887 um.
#Total wire length on LAYER Metal3 = 43841 um.
#Total wire length on LAYER Metal4 = 19742 um.
#Total wire length on LAYER Metal5 = 10487 um.
#Total wire length on LAYER Metal6 = 86 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 45901
#Up-Via Summary (total 45901):
#           
#-----------------------
# Metal1          22105
# Metal2          18894
# Metal3           4128
# Metal4            766
# Metal5              8
#-----------------------
#                 45901 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.38 (MB)
#Total memory = 1511.31 (MB)
#Peak memory = 1738.50 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.38 (MB)
#Total memory = 1511.31 (MB)
#Peak memory = 1738.50 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 3.10 (MB)
#Total memory = 1504.99 (MB)
#Peak memory = 1738.50 (MB)
#Number of warnings = 1
#Total number of warnings = 40
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 30 22:23:15 2025
#
#Default setup view is reset to wc.
#Default setup view is reset to wc.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1504.36 (MB), peak = 1738.50 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -56.18250 46.24300 102.05800 122.74650
<CMD> zoomBox -28.84350 62.35000 53.75950 102.28550
<CMD> zoomBox -17.28650 69.26850 33.44350 93.79450
<CMD> zoomBox -28.33850 62.19550 54.26650 102.13200
<CMD> zoomBox -31.45050 59.02250 65.73200 106.00650
<CMD> zoomBox -32.76050 55.87700 81.57200 111.15250
<CMD> zoomBox -34.25300 52.21300 100.25600 117.24300
<CMD> zoomBox -36.29400 47.93100 121.95150 124.43700
<CMD> zoomBox -39.26600 42.75900 146.90500 132.76600
<CMD> zoomBox -42.78350 36.67400 176.24250 142.56500
<CMD> zoomBox -46.92050 29.51550 210.75700 154.09300
<CMD> zoomBox -52.03350 21.09350 251.11650 167.65550
<CMD> zoomBox -58.04950 11.18550 298.59800 183.61150
<CMD> zoomBox -107.47700 -3.95300 312.10900 198.90150
<CMD> zoomBox -64.83500 24.96200 192.84450 149.54050
<CMD> zoomBox -32.39600 47.25500 102.11550 112.28650
<CMD> zoomBox -50.33750 32.65450 168.69350 138.54800
<CMD> zoomBox -31.27950 60.55550 103.23400 125.58800
<CMD> zoomBox -16.89750 82.24500 53.32100 116.19300
<CMD> zoomBox -12.53950 88.81800 38.19450 113.34600
<CMD> zoomBox -29.90700 75.81300 84.43650 131.09400
<CMD> zoomBox -39.73150 68.20750 118.53000 144.72100
<CMD> zoomBox -64.94950 61.58250 192.75350 186.17250
<CMD> zoomBox -112.95200 20.39550 306.67450 223.26950
<CMD> zoomBox -68.66600 23.59900 189.03700 148.18900
<CMD> zoomBox -49.18600 25.92050 137.00450 115.93700
<CMD> zoomBox -24.94350 28.81000 72.24950 75.79950
<CMD> zoomBox -21.01650 29.33600 61.59800 69.27700
<CMD> zoomBox -17.67850 29.78300 52.54400 63.73300
<CMD> zoomBox -10.86800 33.80750 32.25750 54.65700
<CMD> zoomBox -6.68650 36.27850 19.79950 49.08350
<CMD> zoomBox -15.03350 31.34600 44.66000 60.20550
<CMD> zoomBox -20.89350 27.91850 61.72750 67.86250
<CMD> zoomBox -26.81200 18.00150 87.54300 73.28800
<CMD> zoomBox -38.91050 -5.15800 147.29800 84.86700
<CMD> zoomBox -44.28550 -9.22850 174.78350 96.68350
<CMD> zoomBox -37.64650 5.65000 148.56250 95.67550
<CMD> zoomBox -32.00400 18.29700 126.27450 94.81900
<CMD> zoomBox -27.20750 29.04700 107.33000 94.09100
<CMD> zoomBox -31.41900 26.29150 126.86050 102.81400
<CMD> zoomBox -36.32400 23.18400 149.88750 113.21050
<CMD> zoomBox -42.01500 19.58750 177.05750 125.50100
<CMD> zoomBox -56.58650 10.12600 246.62750 156.71900
<CMD> zoomBox -35.12800 59.23500 151.08350 149.26150
<CMD> zoomBox -21.94950 89.39350 92.40750 144.68100
<CMD> zoomBox -25.08050 80.75350 109.45750 145.79750
<CMD> zoomBox -33.09750 58.63000 153.11450 148.65650
<CMD> zoomBox -38.19550 44.56050 180.87750 150.47450
<CMD> zoomBox -47.65750 27.52000 210.07600 152.12500
<CMD> zoomBox -58.81650 15.73250 244.40000 162.32650
<CMD> zoomBox -87.38950 -14.80100 332.28850 188.09800
<CMD> zoomBox -63.89850 -8.32600 239.32000 138.26900
<CMD> zoomBox -39.41450 -2.97900 146.80000 87.04900
<CMD> zoomBox -33.65350 -1.51800 124.62900 75.00600
<CMD> zoomBox -20.72700 6.37800 76.48000 53.37400
<CMD> zoomBox -39.48900 1.17400 179.59250 107.09200
<CMD> zoomBox -52.44250 -2.41850 250.78500 144.18100
<CMD> zoomBox -43.33550 16.94550 214.40900 141.55550
<CMD> zoomBox -27.48800 45.53250 130.80000 122.05900
<CMD> zoomBox -23.70450 52.35700 110.84050 117.40450
<CMD> zoomBox -20.48850 58.15800 93.87500 113.44850
<CMD> createPlaceBlockage -box -12.99250 80.85200 -0.06400 100.86350 -type hard
**WARN: (IMPFP-122):	The specified box is outside the die box.
**WARN: (IMPOAX-793):	Problem in processing library definition file /home/vlsiuser/cds.lib - Unable to open library umc110ae at path /home/vlsiuser/umc110ae: Invalid Lib Path..
<CMD> zoomBox -22.91550 55.88850 111.62950 120.93600
<CMD> zoomBox -29.33400 50.89800 156.88800 140.92950
<CMD> zoomBox -43.89850 39.92200 259.33250 186.52300
<CMD> zoomBox -27.15300 71.44300 159.06900 161.47450
<CMD> zoomBox -16.75700 91.10750 97.60750 146.39850
<CMD> zoomBox -8.83550 106.03050 50.86400 134.89300
<CMD> zoomBox -10.05200 102.28000 60.18300 136.23600
<CMD> zoomBox -13.24750 92.69350 83.96300 139.69100
<CMD> zoomBox -16.43500 86.79250 97.93050 142.08400
<CMD> zoomBox -29.78800 62.07550 156.43800 152.10900
<CMD> createPlaceBlockage -box -25.08500 91.63850 -0.56050 140.91100 -type hard
**WARN: (IMPFP-122):	The specified box is outside the die box.
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1853.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1853.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 2.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1853.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1853.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1853.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1853.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 30 23:38:53 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (189.8000, 184.3000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[31] of net Ext_WriteData[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[30] of net Ext_WriteData[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[29] of net Ext_WriteData[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[28] of net Ext_WriteData[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[27] of net Ext_WriteData[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[26] of net Ext_WriteData[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[25] of net Ext_WriteData[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[24] of net Ext_WriteData[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[23] of net Ext_WriteData[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[22] of net Ext_WriteData[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[21] of net Ext_WriteData[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[20] of net Ext_WriteData[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[19] of net Ext_WriteData[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[18] of net Ext_WriteData[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[17] of net Ext_WriteData[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[16] of net Ext_WriteData[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[15] of net Ext_WriteData[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[14] of net Ext_WriteData[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[13] of net Ext_WriteData[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[12] of net Ext_WriteData[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 23:38:53 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 30 23:38:53 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 30 23:39:01 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (189.8000, 184.3000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[31] of net Ext_WriteData[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[30] of net Ext_WriteData[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[29] of net Ext_WriteData[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[28] of net Ext_WriteData[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[27] of net Ext_WriteData[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[26] of net Ext_WriteData[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[25] of net Ext_WriteData[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[24] of net Ext_WriteData[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[23] of net Ext_WriteData[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[22] of net Ext_WriteData[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[21] of net Ext_WriteData[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[20] of net Ext_WriteData[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[19] of net Ext_WriteData[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[18] of net Ext_WriteData[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[17] of net Ext_WriteData[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[16] of net Ext_WriteData[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[15] of net Ext_WriteData[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[14] of net Ext_WriteData[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[13] of net Ext_WriteData[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[12] of net Ext_WriteData[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 23:39:01 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 30 23:39:01 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Jan 30 23:39:05 2025

Design Name: t1c_riscv_cpu
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (189.8000, 184.3000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[31] of net Ext_WriteData[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[30] of net Ext_WriteData[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[29] of net Ext_WriteData[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[28] of net Ext_WriteData[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[27] of net Ext_WriteData[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[26] of net Ext_WriteData[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[25] of net Ext_WriteData[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[24] of net Ext_WriteData[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[23] of net Ext_WriteData[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[22] of net Ext_WriteData[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[21] of net Ext_WriteData[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[20] of net Ext_WriteData[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[19] of net Ext_WriteData[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[18] of net Ext_WriteData[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[17] of net Ext_WriteData[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[16] of net Ext_WriteData[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[15] of net Ext_WriteData[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[14] of net Ext_WriteData[14] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[13] of net Ext_WriteData[13] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (IMPVFC-97):	IO pin Ext_WriteData[12] of net Ext_WriteData[12] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 23:39:05 **** Processed 5000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Jan 30 23:39:05 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1853.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 2.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1853.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 2.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report t1c_riscv_cpu.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report t1c_riscv_cpu.drc.rpt           # string, default="", user setting
 *** Starting Verify DRC (MEM: 1853.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:01.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> zoomBox -34.33350 54.76350 184.75650 160.68550
<CMD> zoomBox -39.65750 46.16150 218.09550 170.77550
<CMD> zoomBox -45.92100 36.04100 257.31800 182.64600
<CMD> zoomBox -53.29000 24.13500 303.46200 196.61150
<CMD> zoomBox -61.99700 10.12800 357.71100 213.04150
<CMD> zoomBox -118.82700 -18.37650 374.94700 220.34550
<CMD> zoomBox -91.17000 -7.01950 328.53900 195.89450
<CMD> zoomBox -67.66100 2.67200 289.09200 175.14900
<CMD> zoomBox -91.17050 -7.02000 328.53900 195.89450

--------------------------------------------------------------------------------
Exiting Innovus on Thu Jan 30 23:40:50 2025
  Total CPU time:     1:05:44
  Total real time:    3:50:36
  Peak memory (main): 1628.23MB


*** Memory Usage v#1 (Current mem = 1853.352M, initial mem = 308.848M) ***
*** Message Summary: 1661 warning(s), 10 error(s)

--- Ending "Innovus" (totcpu=1:05:34, real=3:50:35, mem=1853.4M) ---
