<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>CounterID&lt;n&gt;</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">CounterID&lt;n&gt;, Counter ID registers, n = 0 - 11</h1><p>The CounterID&lt;n&gt; characteristics are:</p><h2>Purpose</h2>
          <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> identification registers 0 to 11 for the memory-mapped Generic Timer.</p>
        <p>This 
        register
       is part of the Generic Timer registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Default</th></tr><tr><td>RO</td></tr></table>
          <p>These registers must be implemented, as RO registers, in every implemented Generic Timer memory-mapped frame.</p>
        
          <p>For the CNTCTLBase frame, in a system that recognizes two Security states these registers are accessible by both Secure and Non-secure accesses.</p>
        
          <p>For the CNTControlBase frame, in a system that supports Secure and Non-secure memory maps the frame is implemented only in the Secure memory map, meaning these registers are implemented only in the Secure memory map.</p>
        <h2>Configuration</h2><p>
        The power domain of CounterID&lt;n&gt; is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
      </p>
          <p>For more information see <span class="xref">'Power and reset domains for the system level implementation of the Generic Timer' in Chapter I1 of the ARMv8 ARM</span>.</p>
        
          <p>These registers are implemented independently in each of the  implemented Generic Timer memory-mapped frames.</p>
        
          <p>If the implementation of the Counter ID registers requires an architecture version, the value for this version of the ARM Generic Timer is version 0.</p>
        
          <p>The Counter ID registers can be implemented as a set of CoreSight ID registers, comprising Peripheral ID Registers and Component ID Registers. An implementation of these registers for the Generic Timer must use a Component class value of <span class="hexnumber">0xF</span>.</p>
        <h2>Attributes</h2>
          <p>CounterID&lt;n&gt; is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The CounterID&lt;n&gt; bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#IMPLEMENTATIONDEFINED">IMPLEMENTATION DEFINED</a></td></tr></tbody></table><h4 id="IMPLEMENTATION DEFINED">IMPLEMENTATION DEFINED, bits [31:0]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h2>Accessing the CounterID&lt;n&gt;</h2><p>CounterID&lt;n&gt; can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>Timer</td><td>CNTControlBase</td><td><span class="hexnumber">0xFD0</span> + 4n</td></tr><tr><td>Timer</td><td>CNTReadBase</td><td><span class="hexnumber">0xFD0</span> + 4n</td></tr><tr><td>Timer</td><td>CNTBaseN</td><td><span class="hexnumber">0xFD0</span> + 4n</td></tr><tr><td>Timer</td><td>CNTEL0BaseN</td><td><span class="hexnumber">0xFD0</span> + 4n</td></tr><tr><td>Timer</td><td>CNTCTLBase</td><td><span class="hexnumber">0xFD0</span> + 4n</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
