// Seed: 3738354182
module module_0 (
    output uwire id_0,
    output wand  id_1
);
  wire ["" : 1] id_3;
  assign id_0 = -1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 #(
    parameter id_2 = 32'd20
) (
    output uwire id_0,
    output uwire id_1,
    input  uwire _id_2
);
  integer [id_2 : id_2] id_4;
  generate
    assign id_0 = id_2;
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_6;
  localparam id_7 = 1;
  parameter id_8 = id_7;
endmodule
