-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=16;
DEPTH=65536;

ADDRESS_RADIX=UNS;
DATA_RADIX=BIN;

CONTENT BEGIN
	0	:   0000000000000000;
	1	:   0000000000000000;
	2	:   0000000000000000;
	3	:   0000000000000000;
	4	:   0000010100000000; -- MOV
	5	:   0000000000111111; -- adres 63
	6	:   0001010100000000; -- ADD
	7	:   0000000000111111; -- adres 63
	8	:   0010010100000000; -- SUB
	9	:   0000000000111111; -- adres 63
	10	:   0011010101000000; -- ST4s
	11	:   0000000000111110; -- adres 62
	12	:   0100010111000000; -- ST2s
	13	:   0000000000111101; -- adres 61
	14	:   0101010111000000; -- l2b
	15	:   0110010111000000; -- l4b
	16	:   0111010100000110; -- and
	17	:   1000001000000111; -- beq
	18	:   0000000001111111;
	19	:   0000000000000000;
	20	:   0000000000000000;
	21	:   0000000000000000;
	22	:   0000000000000000;
	23	:   0000000000000000;
	24	:   0000000000000000;
	25	:   0000000000000000;
	26	:   0000000000000000;
	27	:   0000000000000000;
	28	:   0000000000000000;
	29	:   0000000000000000;
	30	:   0000000000000000;
	31	:   0000000000000000;
	32	:   0000000000000000;
	33	:   0000000000000000;
	34	:   0000000000000000;
	35	:   0000000000000000;
	36	:   0000000000000000;
	37	:   0000000000000000;
	38	:   0000000000000000;
	39	:   0000000000000000;
	40	:   0000000000000000;
	41	:   0000000000000000;
	42	:   0000000000000000;
	43	:   0000000000000000;
	44	:   0000000000000000;
	45	:   0000000000000000;
	46	:   0000000000000000;
	47	:   0000000000000000;
	48	:   0000000000000000;
	49	:   0000000000000000;
	50	:   0000000000000000;
	51	:   0000000000000000;
	52	:   0000000000000000;
	53	:   0000000000000000;
	54	:   0000000000000000;
	55	:   0000000000000000;
	56	:   0000000000000000;
	57	:   0000000000000000;
	58	:   0000000000000000;
	59	:   0000000000000000;
	60	:   0000000000000000;
	61	:   0000000000000000;
	62	:   0000000000000000;
	63	:   0000000000010100; -- 20
	64	:   0000000000000001;

	
	[65..65535]  :   0000000000000000;
END;
