
HSE_SYSCLK_8MHz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ee0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002068  08002068  00012068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002090  08002090  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  08002090  08002090  00012090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002098  08002098  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002098  08002098  00012098  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800209c  0800209c  0001209c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080020a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          000000d4  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000e4  200000e4  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 14 .debug_info   00007d8d  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000159f  00000000  00000000  00027e10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000668  00000000  00000000  000293b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000004e5  00000000  00000000  00029a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001fffe  00000000  00000000  00029efd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000897e  00000000  00000000  00049efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000c359f  00000000  00000000  00052879  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00001938  00000000  00000000  00115e18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  00117750  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000010 	.word	0x20000010
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002050 	.word	0x08002050

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000014 	.word	0x20000014
 80001c4:	08002050 	.word	0x08002050

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b970 	b.w	80004d0 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	460f      	mov	r7, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4694      	mov	ip, r2
 800021c:	d965      	bls.n	80002ea <__udivmoddi4+0xe2>
 800021e:	fab2 f382 	clz	r3, r2
 8000222:	b143      	cbz	r3, 8000236 <__udivmoddi4+0x2e>
 8000224:	fa02 fc03 	lsl.w	ip, r2, r3
 8000228:	f1c3 0220 	rsb	r2, r3, #32
 800022c:	409f      	lsls	r7, r3
 800022e:	fa20 f202 	lsr.w	r2, r0, r2
 8000232:	4317      	orrs	r7, r2
 8000234:	409c      	lsls	r4, r3
 8000236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800023a:	fa1f f58c 	uxth.w	r5, ip
 800023e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000242:	0c22      	lsrs	r2, r4, #16
 8000244:	fb0e 7711 	mls	r7, lr, r1, r7
 8000248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800024c:	fb01 f005 	mul.w	r0, r1, r5
 8000250:	4290      	cmp	r0, r2
 8000252:	d90a      	bls.n	800026a <__udivmoddi4+0x62>
 8000254:	eb1c 0202 	adds.w	r2, ip, r2
 8000258:	f101 37ff 	add.w	r7, r1, #4294967295
 800025c:	f080 811c 	bcs.w	8000498 <__udivmoddi4+0x290>
 8000260:	4290      	cmp	r0, r2
 8000262:	f240 8119 	bls.w	8000498 <__udivmoddi4+0x290>
 8000266:	3902      	subs	r1, #2
 8000268:	4462      	add	r2, ip
 800026a:	1a12      	subs	r2, r2, r0
 800026c:	b2a4      	uxth	r4, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800027a:	fb00 f505 	mul.w	r5, r0, r5
 800027e:	42a5      	cmp	r5, r4
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x90>
 8000282:	eb1c 0404 	adds.w	r4, ip, r4
 8000286:	f100 32ff 	add.w	r2, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x294>
 800028e:	42a5      	cmp	r5, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x294>
 8000294:	4464      	add	r4, ip
 8000296:	3802      	subs	r0, #2
 8000298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	2100      	movs	r1, #0
 80002a0:	b11e      	cbz	r6, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40dc      	lsrs	r4, r3
 80002a4:	2300      	movs	r3, #0
 80002a6:	e9c6 4300 	strd	r4, r3, [r6]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d908      	bls.n	80002c4 <__udivmoddi4+0xbc>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80ed 	beq.w	8000492 <__udivmoddi4+0x28a>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e9c6 0500 	strd	r0, r5, [r6]
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d149      	bne.n	8000360 <__udivmoddi4+0x158>
 80002cc:	42ab      	cmp	r3, r5
 80002ce:	d302      	bcc.n	80002d6 <__udivmoddi4+0xce>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	f200 80f8 	bhi.w	80004c6 <__udivmoddi4+0x2be>
 80002d6:	1a84      	subs	r4, r0, r2
 80002d8:	eb65 0203 	sbc.w	r2, r5, r3
 80002dc:	2001      	movs	r0, #1
 80002de:	4617      	mov	r7, r2
 80002e0:	2e00      	cmp	r6, #0
 80002e2:	d0e2      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	e9c6 4700 	strd	r4, r7, [r6]
 80002e8:	e7df      	b.n	80002aa <__udivmoddi4+0xa2>
 80002ea:	b902      	cbnz	r2, 80002ee <__udivmoddi4+0xe6>
 80002ec:	deff      	udf	#255	; 0xff
 80002ee:	fab2 f382 	clz	r3, r2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	f040 8090 	bne.w	8000418 <__udivmoddi4+0x210>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2101      	movs	r1, #1
 8000304:	fbb2 f5f7 	udiv	r5, r2, r7
 8000308:	fb07 2015 	mls	r0, r7, r5, r2
 800030c:	0c22      	lsrs	r2, r4, #16
 800030e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000312:	fb0e f005 	mul.w	r0, lr, r5
 8000316:	4290      	cmp	r0, r2
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x124>
 800031a:	eb1c 0202 	adds.w	r2, ip, r2
 800031e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4290      	cmp	r0, r2
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2b8>
 800032a:	4645      	mov	r5, r8
 800032c:	1a12      	subs	r2, r2, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb2 f0f7 	udiv	r0, r2, r7
 8000334:	fb07 2210 	mls	r2, r7, r0, r2
 8000338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x14e>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x14c>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2c2>
 8000354:	4610      	mov	r0, r2
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035e:	e79f      	b.n	80002a0 <__udivmoddi4+0x98>
 8000360:	f1c1 0720 	rsb	r7, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa05 f401 	lsl.w	r4, r5, r1
 8000372:	fa20 f307 	lsr.w	r3, r0, r7
 8000376:	40fd      	lsrs	r5, r7
 8000378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037c:	4323      	orrs	r3, r4
 800037e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000382:	fa1f fe8c 	uxth.w	lr, ip
 8000386:	fb09 5518 	mls	r5, r9, r8, r5
 800038a:	0c1c      	lsrs	r4, r3, #16
 800038c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000390:	fb08 f50e 	mul.w	r5, r8, lr
 8000394:	42a5      	cmp	r5, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	fa00 f001 	lsl.w	r0, r0, r1
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2b4>
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2b4>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4464      	add	r4, ip
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	b29d      	uxth	r5, r3
 80003bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c0:	fb09 4413 	mls	r4, r9, r3, r4
 80003c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2ac>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2ac>
 80003de:	3b02      	subs	r3, #2
 80003e0:	4464      	add	r4, ip
 80003e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e6:	fba3 9502 	umull	r9, r5, r3, r2
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	42ac      	cmp	r4, r5
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46ae      	mov	lr, r5
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x29c>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x298>
 80003f8:	b156      	cbz	r6, 8000410 <__udivmoddi4+0x208>
 80003fa:	ebb0 0208 	subs.w	r2, r0, r8
 80003fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000402:	fa04 f707 	lsl.w	r7, r4, r7
 8000406:	40ca      	lsrs	r2, r1
 8000408:	40cc      	lsrs	r4, r1
 800040a:	4317      	orrs	r7, r2
 800040c:	e9c6 7400 	strd	r7, r4, [r6]
 8000410:	4618      	mov	r0, r3
 8000412:	2100      	movs	r1, #0
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	f1c3 0120 	rsb	r1, r3, #32
 800041c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000420:	fa20 f201 	lsr.w	r2, r0, r1
 8000424:	fa25 f101 	lsr.w	r1, r5, r1
 8000428:	409d      	lsls	r5, r3
 800042a:	432a      	orrs	r2, r5
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1510 	mls	r5, r7, r0, r1
 800043c:	0c11      	lsrs	r1, r2, #16
 800043e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000442:	fb00 f50e 	mul.w	r5, r0, lr
 8000446:	428d      	cmp	r5, r1
 8000448:	fa04 f403 	lsl.w	r4, r4, r3
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x258>
 800044e:	eb1c 0101 	adds.w	r1, ip, r1
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 8000458:	428d      	cmp	r5, r1
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800045c:	3802      	subs	r0, #2
 800045e:	4461      	add	r1, ip
 8000460:	1b49      	subs	r1, r1, r5
 8000462:	b292      	uxth	r2, r2
 8000464:	fbb1 f5f7 	udiv	r5, r1, r7
 8000468:	fb07 1115 	mls	r1, r7, r5, r1
 800046c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000470:	fb05 f10e 	mul.w	r1, r5, lr
 8000474:	4291      	cmp	r1, r2
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x282>
 8000478:	eb1c 0202 	adds.w	r2, ip, r2
 800047c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 8000482:	4291      	cmp	r1, r2
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000486:	3d02      	subs	r5, #2
 8000488:	4462      	add	r2, ip
 800048a:	1a52      	subs	r2, r2, r1
 800048c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0xfc>
 8000492:	4631      	mov	r1, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e708      	b.n	80002aa <__udivmoddi4+0xa2>
 8000498:	4639      	mov	r1, r7
 800049a:	e6e6      	b.n	800026a <__udivmoddi4+0x62>
 800049c:	4610      	mov	r0, r2
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x90>
 80004a0:	4548      	cmp	r0, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ac:	3b01      	subs	r3, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004b0:	4645      	mov	r5, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x282>
 80004b4:	462b      	mov	r3, r5
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x258>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004c0:	3d02      	subs	r5, #2
 80004c2:	4462      	add	r2, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x124>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e70a      	b.n	80002e0 <__udivmoddi4+0xd8>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x14e>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <SysTick_Handler>:
#include "main_app.h"

extern UART_HandleTypeDef huart2;

void SysTick_Handler(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
	HAL_IncTick();
 80004d8:	f000 f9a0 	bl	800081c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80004dc:	f000 facf 	bl	8000a7e <HAL_SYSTICK_IRQHandler>
}
 80004e0:	bf00      	nop
 80004e2:	bd80      	pop	{r7, pc}

080004e4 <USART2_IRQHandler>:


void USART2_IRQHandler(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 80004e8:	4802      	ldr	r0, [pc, #8]	; (80004f4 <USART2_IRQHandler+0x10>)
 80004ea:	f000 fe37 	bl	800115c <HAL_UART_IRQHandler>

}
 80004ee:	bf00      	nop
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	2000002c 	.word	0x2000002c

080004f8 <main>:


char *user_data = " The application is running\r\n";

int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
	HAL_Init();
 80004fe:	f000 f93b 	bl	8000778 <HAL_Init>

	SystemClockConfig();
 8000502:	f000 f829 	bl	8000558 <SystemClockConfig>

	UART2_Init();
 8000506:	f000 f82f 	bl	8000568 <UART2_Init>

	uint16_t len_data = strlen(user_data);
 800050a:	4b0f      	ldr	r3, [pc, #60]	; (8000548 <main+0x50>)
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	4618      	mov	r0, r3
 8000510:	f7ff fe5a 	bl	80001c8 <strlen>
 8000514:	4603      	mov	r3, r0
 8000516:	80fb      	strh	r3, [r7, #6]

	HAL_UART_Transmit(&huart2, (uint8_t*) user_data,len_data , HAL_MAX_DELAY);
 8000518:	4b0b      	ldr	r3, [pc, #44]	; (8000548 <main+0x50>)
 800051a:	6819      	ldr	r1, [r3, #0]
 800051c:	88fa      	ldrh	r2, [r7, #6]
 800051e:	f04f 33ff 	mov.w	r3, #4294967295
 8000522:	480a      	ldr	r0, [pc, #40]	; (800054c <main+0x54>)
 8000524:	f000 fd6a 	bl	8000ffc <HAL_UART_Transmit>

	while (RxComplt != TRUE)
 8000528:	e004      	b.n	8000534 <main+0x3c>
	{
	HAL_UART_Receive_IT(&huart2, &rcvd_it, 1);
 800052a:	2201      	movs	r2, #1
 800052c:	4908      	ldr	r1, [pc, #32]	; (8000550 <main+0x58>)
 800052e:	4807      	ldr	r0, [pc, #28]	; (800054c <main+0x54>)
 8000530:	f000 fdef 	bl	8001112 <HAL_UART_Receive_IT>
	while (RxComplt != TRUE)
 8000534:	4b07      	ldr	r3, [pc, #28]	; (8000554 <main+0x5c>)
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	2b01      	cmp	r3, #1
 800053a:	d1f6      	bne.n	800052a <main+0x32>
	}

	return 0;
 800053c:	2300      	movs	r3, #0
}
 800053e:	4618      	mov	r0, r3
 8000540:	3708      	adds	r7, #8
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	20000000 	.word	0x20000000
 800054c:	2000002c 	.word	0x2000002c
 8000550:	20000074 	.word	0x20000074
 8000554:	200000dc 	.word	0x200000dc

08000558 <SystemClockConfig>:

void SystemClockConfig(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0

}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
	...

08000568 <UART2_Init>:


void UART2_Init()
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 800056c:	4b0f      	ldr	r3, [pc, #60]	; (80005ac <UART2_Init+0x44>)
 800056e:	4a10      	ldr	r2, [pc, #64]	; (80005b0 <UART2_Init+0x48>)
 8000570:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8000572:	4b0e      	ldr	r3, [pc, #56]	; (80005ac <UART2_Init+0x44>)
 8000574:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000578:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800057a:	4b0c      	ldr	r3, [pc, #48]	; (80005ac <UART2_Init+0x44>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000580:	4b0a      	ldr	r3, [pc, #40]	; (80005ac <UART2_Init+0x44>)
 8000582:	2200      	movs	r2, #0
 8000584:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000586:	4b09      	ldr	r3, [pc, #36]	; (80005ac <UART2_Init+0x44>)
 8000588:	2200      	movs	r2, #0
 800058a:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800058c:	4b07      	ldr	r3, [pc, #28]	; (80005ac <UART2_Init+0x44>)
 800058e:	2200      	movs	r2, #0
 8000590:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000592:	4b06      	ldr	r3, [pc, #24]	; (80005ac <UART2_Init+0x44>)
 8000594:	220c      	movs	r2, #12
 8000596:	615a      	str	r2, [r3, #20]

	if( HAL_UART_Init(&huart2) != HAL_OK)
 8000598:	4804      	ldr	r0, [pc, #16]	; (80005ac <UART2_Init+0x44>)
 800059a:	f000 fcdf 	bl	8000f5c <HAL_UART_Init>
 800059e:	4603      	mov	r3, r0
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d001      	beq.n	80005a8 <UART2_Init+0x40>
	{
		//error
		Error_Handler();
 80005a4:	f000 f806 	bl	80005b4 <Error_Handler>
	}

}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	2000002c 	.word	0x2000002c
 80005b0:	40004400 	.word	0x40004400

080005b4 <Error_Handler>:


void Error_Handler()
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
	while(1);
 80005b8:	e7fe      	b.n	80005b8 <Error_Handler+0x4>
	...

080005bc <HAL_UART_RxCpltCallback>:
}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b082      	sub	sp, #8
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	if(rcvd_it == '\r')
 80005c4:	4b14      	ldr	r3, [pc, #80]	; (8000618 <HAL_UART_RxCpltCallback+0x5c>)
 80005c6:	781b      	ldrb	r3, [r3, #0]
 80005c8:	2b0d      	cmp	r3, #13
 80005ca:	d115      	bne.n	80005f8 <HAL_UART_RxCpltCallback+0x3c>
	{
		RxComplt = TRUE;
 80005cc:	4b13      	ldr	r3, [pc, #76]	; (800061c <HAL_UART_RxCpltCallback+0x60>)
 80005ce:	2201      	movs	r2, #1
 80005d0:	701a      	strb	r2, [r3, #0]
		data_buffer[count++] = '\r';
 80005d2:	4b13      	ldr	r3, [pc, #76]	; (8000620 <HAL_UART_RxCpltCallback+0x64>)
 80005d4:	881b      	ldrh	r3, [r3, #0]
 80005d6:	1c5a      	adds	r2, r3, #1
 80005d8:	b291      	uxth	r1, r2
 80005da:	4a11      	ldr	r2, [pc, #68]	; (8000620 <HAL_UART_RxCpltCallback+0x64>)
 80005dc:	8011      	strh	r1, [r2, #0]
 80005de:	461a      	mov	r2, r3
 80005e0:	4b10      	ldr	r3, [pc, #64]	; (8000624 <HAL_UART_RxCpltCallback+0x68>)
 80005e2:	210d      	movs	r1, #13
 80005e4:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart2, (uint8_t*) data_buffer,count , HAL_MAX_DELAY);
 80005e6:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <HAL_UART_RxCpltCallback+0x64>)
 80005e8:	881a      	ldrh	r2, [r3, #0]
 80005ea:	f04f 33ff 	mov.w	r3, #4294967295
 80005ee:	490d      	ldr	r1, [pc, #52]	; (8000624 <HAL_UART_RxCpltCallback+0x68>)
 80005f0:	480d      	ldr	r0, [pc, #52]	; (8000628 <HAL_UART_RxCpltCallback+0x6c>)
 80005f2:	f000 fd03 	bl	8000ffc <HAL_UART_Transmit>
	}
	else
		data_buffer[count++] = rcvd_it;
}
 80005f6:	e00a      	b.n	800060e <HAL_UART_RxCpltCallback+0x52>
		data_buffer[count++] = rcvd_it;
 80005f8:	4b09      	ldr	r3, [pc, #36]	; (8000620 <HAL_UART_RxCpltCallback+0x64>)
 80005fa:	881b      	ldrh	r3, [r3, #0]
 80005fc:	1c5a      	adds	r2, r3, #1
 80005fe:	b291      	uxth	r1, r2
 8000600:	4a07      	ldr	r2, [pc, #28]	; (8000620 <HAL_UART_RxCpltCallback+0x64>)
 8000602:	8011      	strh	r1, [r2, #0]
 8000604:	461a      	mov	r2, r3
 8000606:	4b04      	ldr	r3, [pc, #16]	; (8000618 <HAL_UART_RxCpltCallback+0x5c>)
 8000608:	7819      	ldrb	r1, [r3, #0]
 800060a:	4b06      	ldr	r3, [pc, #24]	; (8000624 <HAL_UART_RxCpltCallback+0x68>)
 800060c:	5499      	strb	r1, [r3, r2]
}
 800060e:	bf00      	nop
 8000610:	3708      	adds	r7, #8
 8000612:	46bd      	mov	sp, r7
 8000614:	bd80      	pop	{r7, pc}
 8000616:	bf00      	nop
 8000618:	20000074 	.word	0x20000074
 800061c:	200000dc 	.word	0x200000dc
 8000620:	200000de 	.word	0x200000de
 8000624:	20000078 	.word	0x20000078
 8000628:	2000002c 	.word	0x2000002c

0800062c <HAL_MspInit>:
 */

#include "stm32f4xx_hal.h"

 void HAL_MspInit(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
	 // Processor specific low level inits

	 //1. Set up the priority grouping of the arm cortex m4 processor
	 HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000630:	2003      	movs	r0, #3
 8000632:	f000 f9e3 	bl	80009fc <HAL_NVIC_SetPriorityGrouping>

	 //2. Enable the system exceptions
	 SCB->SHCSR |= 0x7 << 16;
 8000636:	4b0d      	ldr	r3, [pc, #52]	; (800066c <HAL_MspInit+0x40>)
 8000638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800063a:	4a0c      	ldr	r2, [pc, #48]	; (800066c <HAL_MspInit+0x40>)
 800063c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000640:	6253      	str	r3, [r2, #36]	; 0x24

	 //3. Set up the priority for the system exceptions.
	 HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0); //for mem manage fault
 8000642:	2200      	movs	r2, #0
 8000644:	2100      	movs	r1, #0
 8000646:	f06f 000b 	mvn.w	r0, #11
 800064a:	f000 f9e2 	bl	8000a12 <HAL_NVIC_SetPriority>
	 HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0); //for bus fault
 800064e:	2200      	movs	r2, #0
 8000650:	2100      	movs	r1, #0
 8000652:	f06f 000a 	mvn.w	r0, #10
 8000656:	f000 f9dc 	bl	8000a12 <HAL_NVIC_SetPriority>
	 HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0); //for usage fault
 800065a:	2200      	movs	r2, #0
 800065c:	2100      	movs	r1, #0
 800065e:	f06f 0009 	mvn.w	r0, #9
 8000662:	f000 f9d6 	bl	8000a12 <HAL_NVIC_SetPriority>

}
 8000666:	bf00      	nop
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	e000ed00 	.word	0xe000ed00

08000670 <HAL_UART_MspInit>:

 void HAL_UART_MspInit(UART_HandleTypeDef *huart)
 {
 8000670:	b580      	push	{r7, lr}
 8000672:	b08a      	sub	sp, #40	; 0x28
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
	 //configure the low level inits

	 //1. enable the clock for the usart2
	 __HAL_RCC_USART2_CLK_ENABLE();
 8000678:	2300      	movs	r3, #0
 800067a:	613b      	str	r3, [r7, #16]
 800067c:	4b1e      	ldr	r3, [pc, #120]	; (80006f8 <HAL_UART_MspInit+0x88>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000680:	4a1d      	ldr	r2, [pc, #116]	; (80006f8 <HAL_UART_MspInit+0x88>)
 8000682:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000686:	6413      	str	r3, [r2, #64]	; 0x40
 8000688:	4b1b      	ldr	r3, [pc, #108]	; (80006f8 <HAL_UART_MspInit+0x88>)
 800068a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800068c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000690:	613b      	str	r3, [r7, #16]
 8000692:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8000694:	2300      	movs	r3, #0
 8000696:	60fb      	str	r3, [r7, #12]
 8000698:	4b17      	ldr	r3, [pc, #92]	; (80006f8 <HAL_UART_MspInit+0x88>)
 800069a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800069c:	4a16      	ldr	r2, [pc, #88]	; (80006f8 <HAL_UART_MspInit+0x88>)
 800069e:	f043 0301 	orr.w	r3, r3, #1
 80006a2:	6313      	str	r3, [r2, #48]	; 0x30
 80006a4:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <HAL_UART_MspInit+0x88>)
 80006a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a8:	f003 0301 	and.w	r3, r3, #1
 80006ac:	60fb      	str	r3, [r7, #12]
 80006ae:	68fb      	ldr	r3, [r7, #12]
	 //2. do the pin muxing config.
	 GPIO_InitTypeDef gpio_uart;

	 gpio_uart.Pin = GPIO_PIN_2;	//gpio uart tx
 80006b0:	2304      	movs	r3, #4
 80006b2:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode = GPIO_MODE_AF_PP;
 80006b4:	2302      	movs	r3, #2
 80006b6:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 80006bc:	2300      	movs	r3, #0
 80006be:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate = GPIO_AF7_USART2;
 80006c0:	2307      	movs	r3, #7
 80006c2:	627b      	str	r3, [r7, #36]	; 0x24

	 HAL_GPIO_Init(GPIOA, &gpio_uart);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4619      	mov	r1, r3
 80006ca:	480c      	ldr	r0, [pc, #48]	; (80006fc <HAL_UART_MspInit+0x8c>)
 80006cc:	f000 fa76 	bl	8000bbc <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; 	//gpio uart Rx
 80006d0:	2308      	movs	r3, #8
 80006d2:	617b      	str	r3, [r7, #20]

	 HAL_GPIO_Init(GPIOA, &gpio_uart);
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	4619      	mov	r1, r3
 80006da:	4808      	ldr	r0, [pc, #32]	; (80006fc <HAL_UART_MspInit+0x8c>)
 80006dc:	f000 fa6e 	bl	8000bbc <HAL_GPIO_Init>


	 //3, enable the irq and set up the priority (NVIC settings)
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 80006e0:	2026      	movs	r0, #38	; 0x26
 80006e2:	f000 f9b2 	bl	8000a4a <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 80006e6:	2200      	movs	r2, #0
 80006e8:	210f      	movs	r1, #15
 80006ea:	2026      	movs	r0, #38	; 0x26
 80006ec:	f000 f991 	bl	8000a12 <HAL_NVIC_SetPriority>

 }
 80006f0:	bf00      	nop
 80006f2:	3728      	adds	r7, #40	; 0x28
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40020000 	.word	0x40020000

08000700 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000704:	4b06      	ldr	r3, [pc, #24]	; (8000720 <SystemInit+0x20>)
 8000706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800070a:	4a05      	ldr	r2, [pc, #20]	; (8000720 <SystemInit+0x20>)
 800070c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000710:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000714:	bf00      	nop
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	e000ed00 	.word	0xe000ed00

08000724 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000724:	f8df d034 	ldr.w	sp, [pc, #52]	; 800075c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000728:	f7ff ffea 	bl	8000700 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800072c:	480c      	ldr	r0, [pc, #48]	; (8000760 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800072e:	490d      	ldr	r1, [pc, #52]	; (8000764 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000730:	4a0d      	ldr	r2, [pc, #52]	; (8000768 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000732:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000734:	e002      	b.n	800073c <LoopCopyDataInit>

08000736 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000736:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000738:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800073a:	3304      	adds	r3, #4

0800073c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800073c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800073e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000740:	d3f9      	bcc.n	8000736 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000742:	4a0a      	ldr	r2, [pc, #40]	; (800076c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000744:	4c0a      	ldr	r4, [pc, #40]	; (8000770 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000746:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000748:	e001      	b.n	800074e <LoopFillZerobss>

0800074a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800074a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800074c:	3204      	adds	r2, #4

0800074e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800074e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000750:	d3fb      	bcc.n	800074a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000752:	f001 fc59 	bl	8002008 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000756:	f7ff fecf 	bl	80004f8 <main>
  bx  lr    
 800075a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800075c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000760:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000764:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000768:	080020a0 	.word	0x080020a0
  ldr r2, =_sbss
 800076c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000770:	200000e4 	.word	0x200000e4

08000774 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000774:	e7fe      	b.n	8000774 <ADC_IRQHandler>
	...

08000778 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800077c:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <HAL_Init+0x40>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	4a0d      	ldr	r2, [pc, #52]	; (80007b8 <HAL_Init+0x40>)
 8000782:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000786:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000788:	4b0b      	ldr	r3, [pc, #44]	; (80007b8 <HAL_Init+0x40>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	4a0a      	ldr	r2, [pc, #40]	; (80007b8 <HAL_Init+0x40>)
 800078e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000792:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000794:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <HAL_Init+0x40>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a07      	ldr	r2, [pc, #28]	; (80007b8 <HAL_Init+0x40>)
 800079a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800079e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007a0:	2003      	movs	r0, #3
 80007a2:	f000 f92b 	bl	80009fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007a6:	2000      	movs	r0, #0
 80007a8:	f000 f808 	bl	80007bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007ac:	f7ff ff3e 	bl	800062c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007b0:	2300      	movs	r3, #0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	40023c00 	.word	0x40023c00

080007bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b082      	sub	sp, #8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007c4:	4b12      	ldr	r3, [pc, #72]	; (8000810 <HAL_InitTick+0x54>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	4b12      	ldr	r3, [pc, #72]	; (8000814 <HAL_InitTick+0x58>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	4619      	mov	r1, r3
 80007ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80007d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80007da:	4618      	mov	r0, r3
 80007dc:	f000 f943 	bl	8000a66 <HAL_SYSTICK_Config>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d001      	beq.n	80007ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007e6:	2301      	movs	r3, #1
 80007e8:	e00e      	b.n	8000808 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2b0f      	cmp	r3, #15
 80007ee:	d80a      	bhi.n	8000806 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007f0:	2200      	movs	r2, #0
 80007f2:	6879      	ldr	r1, [r7, #4]
 80007f4:	f04f 30ff 	mov.w	r0, #4294967295
 80007f8:	f000 f90b 	bl	8000a12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007fc:	4a06      	ldr	r2, [pc, #24]	; (8000818 <HAL_InitTick+0x5c>)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000802:	2300      	movs	r3, #0
 8000804:	e000      	b.n	8000808 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000806:	2301      	movs	r3, #1
}
 8000808:	4618      	mov	r0, r3
 800080a:	3708      	adds	r7, #8
 800080c:	46bd      	mov	sp, r7
 800080e:	bd80      	pop	{r7, pc}
 8000810:	20000004 	.word	0x20000004
 8000814:	2000000c 	.word	0x2000000c
 8000818:	20000008 	.word	0x20000008

0800081c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000820:	4b06      	ldr	r3, [pc, #24]	; (800083c <HAL_IncTick+0x20>)
 8000822:	781b      	ldrb	r3, [r3, #0]
 8000824:	461a      	mov	r2, r3
 8000826:	4b06      	ldr	r3, [pc, #24]	; (8000840 <HAL_IncTick+0x24>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4413      	add	r3, r2
 800082c:	4a04      	ldr	r2, [pc, #16]	; (8000840 <HAL_IncTick+0x24>)
 800082e:	6013      	str	r3, [r2, #0]
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr
 800083a:	bf00      	nop
 800083c:	2000000c 	.word	0x2000000c
 8000840:	200000e0 	.word	0x200000e0

08000844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000844:	b480      	push	{r7}
 8000846:	af00      	add	r7, sp, #0
  return uwTick;
 8000848:	4b03      	ldr	r3, [pc, #12]	; (8000858 <HAL_GetTick+0x14>)
 800084a:	681b      	ldr	r3, [r3, #0]
}
 800084c:	4618      	mov	r0, r3
 800084e:	46bd      	mov	sp, r7
 8000850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000854:	4770      	bx	lr
 8000856:	bf00      	nop
 8000858:	200000e0 	.word	0x200000e0

0800085c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800085c:	b480      	push	{r7}
 800085e:	b085      	sub	sp, #20
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	f003 0307 	and.w	r3, r3, #7
 800086a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800086c:	4b0c      	ldr	r3, [pc, #48]	; (80008a0 <__NVIC_SetPriorityGrouping+0x44>)
 800086e:	68db      	ldr	r3, [r3, #12]
 8000870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000872:	68ba      	ldr	r2, [r7, #8]
 8000874:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000878:	4013      	ands	r3, r2
 800087a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800087c:	68fb      	ldr	r3, [r7, #12]
 800087e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000884:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000888:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800088c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800088e:	4a04      	ldr	r2, [pc, #16]	; (80008a0 <__NVIC_SetPriorityGrouping+0x44>)
 8000890:	68bb      	ldr	r3, [r7, #8]
 8000892:	60d3      	str	r3, [r2, #12]
}
 8000894:	bf00      	nop
 8000896:	3714      	adds	r7, #20
 8000898:	46bd      	mov	sp, r7
 800089a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008a8:	4b04      	ldr	r3, [pc, #16]	; (80008bc <__NVIC_GetPriorityGrouping+0x18>)
 80008aa:	68db      	ldr	r3, [r3, #12]
 80008ac:	0a1b      	lsrs	r3, r3, #8
 80008ae:	f003 0307 	and.w	r3, r3, #7
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	46bd      	mov	sp, r7
 80008b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ba:	4770      	bx	lr
 80008bc:	e000ed00 	.word	0xe000ed00

080008c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008c0:	b480      	push	{r7}
 80008c2:	b083      	sub	sp, #12
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	4603      	mov	r3, r0
 80008c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	db0b      	blt.n	80008ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	f003 021f 	and.w	r2, r3, #31
 80008d8:	4907      	ldr	r1, [pc, #28]	; (80008f8 <__NVIC_EnableIRQ+0x38>)
 80008da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008de:	095b      	lsrs	r3, r3, #5
 80008e0:	2001      	movs	r0, #1
 80008e2:	fa00 f202 	lsl.w	r2, r0, r2
 80008e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008ea:	bf00      	nop
 80008ec:	370c      	adds	r7, #12
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	e000e100 	.word	0xe000e100

080008fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	6039      	str	r1, [r7, #0]
 8000906:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090c:	2b00      	cmp	r3, #0
 800090e:	db0a      	blt.n	8000926 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	b2da      	uxtb	r2, r3
 8000914:	490c      	ldr	r1, [pc, #48]	; (8000948 <__NVIC_SetPriority+0x4c>)
 8000916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800091a:	0112      	lsls	r2, r2, #4
 800091c:	b2d2      	uxtb	r2, r2
 800091e:	440b      	add	r3, r1
 8000920:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000924:	e00a      	b.n	800093c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	b2da      	uxtb	r2, r3
 800092a:	4908      	ldr	r1, [pc, #32]	; (800094c <__NVIC_SetPriority+0x50>)
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	f003 030f 	and.w	r3, r3, #15
 8000932:	3b04      	subs	r3, #4
 8000934:	0112      	lsls	r2, r2, #4
 8000936:	b2d2      	uxtb	r2, r2
 8000938:	440b      	add	r3, r1
 800093a:	761a      	strb	r2, [r3, #24]
}
 800093c:	bf00      	nop
 800093e:	370c      	adds	r7, #12
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr
 8000948:	e000e100 	.word	0xe000e100
 800094c:	e000ed00 	.word	0xe000ed00

08000950 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000950:	b480      	push	{r7}
 8000952:	b089      	sub	sp, #36	; 0x24
 8000954:	af00      	add	r7, sp, #0
 8000956:	60f8      	str	r0, [r7, #12]
 8000958:	60b9      	str	r1, [r7, #8]
 800095a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800095c:	68fb      	ldr	r3, [r7, #12]
 800095e:	f003 0307 	and.w	r3, r3, #7
 8000962:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000964:	69fb      	ldr	r3, [r7, #28]
 8000966:	f1c3 0307 	rsb	r3, r3, #7
 800096a:	2b04      	cmp	r3, #4
 800096c:	bf28      	it	cs
 800096e:	2304      	movcs	r3, #4
 8000970:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000972:	69fb      	ldr	r3, [r7, #28]
 8000974:	3304      	adds	r3, #4
 8000976:	2b06      	cmp	r3, #6
 8000978:	d902      	bls.n	8000980 <NVIC_EncodePriority+0x30>
 800097a:	69fb      	ldr	r3, [r7, #28]
 800097c:	3b03      	subs	r3, #3
 800097e:	e000      	b.n	8000982 <NVIC_EncodePriority+0x32>
 8000980:	2300      	movs	r3, #0
 8000982:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000984:	f04f 32ff 	mov.w	r2, #4294967295
 8000988:	69bb      	ldr	r3, [r7, #24]
 800098a:	fa02 f303 	lsl.w	r3, r2, r3
 800098e:	43da      	mvns	r2, r3
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	401a      	ands	r2, r3
 8000994:	697b      	ldr	r3, [r7, #20]
 8000996:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000998:	f04f 31ff 	mov.w	r1, #4294967295
 800099c:	697b      	ldr	r3, [r7, #20]
 800099e:	fa01 f303 	lsl.w	r3, r1, r3
 80009a2:	43d9      	mvns	r1, r3
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009a8:	4313      	orrs	r3, r2
         );
}
 80009aa:	4618      	mov	r0, r3
 80009ac:	3724      	adds	r7, #36	; 0x24
 80009ae:	46bd      	mov	sp, r7
 80009b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b4:	4770      	bx	lr
	...

080009b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	3b01      	subs	r3, #1
 80009c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009c8:	d301      	bcc.n	80009ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ca:	2301      	movs	r3, #1
 80009cc:	e00f      	b.n	80009ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ce:	4a0a      	ldr	r2, [pc, #40]	; (80009f8 <SysTick_Config+0x40>)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3b01      	subs	r3, #1
 80009d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009d6:	210f      	movs	r1, #15
 80009d8:	f04f 30ff 	mov.w	r0, #4294967295
 80009dc:	f7ff ff8e 	bl	80008fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009e0:	4b05      	ldr	r3, [pc, #20]	; (80009f8 <SysTick_Config+0x40>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009e6:	4b04      	ldr	r3, [pc, #16]	; (80009f8 <SysTick_Config+0x40>)
 80009e8:	2207      	movs	r2, #7
 80009ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009ec:	2300      	movs	r3, #0
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	e000e010 	.word	0xe000e010

080009fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f7ff ff29 	bl	800085c <__NVIC_SetPriorityGrouping>
}
 8000a0a:	bf00      	nop
 8000a0c:	3708      	adds	r7, #8
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a12:	b580      	push	{r7, lr}
 8000a14:	b086      	sub	sp, #24
 8000a16:	af00      	add	r7, sp, #0
 8000a18:	4603      	mov	r3, r0
 8000a1a:	60b9      	str	r1, [r7, #8]
 8000a1c:	607a      	str	r2, [r7, #4]
 8000a1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a24:	f7ff ff3e 	bl	80008a4 <__NVIC_GetPriorityGrouping>
 8000a28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a2a:	687a      	ldr	r2, [r7, #4]
 8000a2c:	68b9      	ldr	r1, [r7, #8]
 8000a2e:	6978      	ldr	r0, [r7, #20]
 8000a30:	f7ff ff8e 	bl	8000950 <NVIC_EncodePriority>
 8000a34:	4602      	mov	r2, r0
 8000a36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a3a:	4611      	mov	r1, r2
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff ff5d 	bl	80008fc <__NVIC_SetPriority>
}
 8000a42:	bf00      	nop
 8000a44:	3718      	adds	r7, #24
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b082      	sub	sp, #8
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	4603      	mov	r3, r0
 8000a52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff ff31 	bl	80008c0 <__NVIC_EnableIRQ>
}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}

08000a66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a66:	b580      	push	{r7, lr}
 8000a68:	b082      	sub	sp, #8
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a6e:	6878      	ldr	r0, [r7, #4]
 8000a70:	f7ff ffa2 	bl	80009b8 <SysTick_Config>
 8000a74:	4603      	mov	r3, r0
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3708      	adds	r7, #8
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}

08000a7e <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000a82:	f000 f802 	bl	8000a8a <HAL_SYSTICK_Callback>
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000a8e:	bf00      	nop
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr

08000a98 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aa4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000aa6:	f7ff fecd 	bl	8000844 <HAL_GetTick>
 8000aaa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000ab2:	b2db      	uxtb	r3, r3
 8000ab4:	2b02      	cmp	r3, #2
 8000ab6:	d008      	beq.n	8000aca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	2280      	movs	r2, #128	; 0x80
 8000abc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	e052      	b.n	8000b70 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	681b      	ldr	r3, [r3, #0]
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	f022 0216 	bic.w	r2, r2, #22
 8000ad8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	695a      	ldr	r2, [r3, #20]
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ae8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d103      	bne.n	8000afa <HAL_DMA_Abort+0x62>
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d007      	beq.n	8000b0a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	681a      	ldr	r2, [r3, #0]
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	f022 0208 	bic.w	r2, r2, #8
 8000b08:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	681a      	ldr	r2, [r3, #0]
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f022 0201 	bic.w	r2, r2, #1
 8000b18:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b1a:	e013      	b.n	8000b44 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000b1c:	f7ff fe92 	bl	8000844 <HAL_GetTick>
 8000b20:	4602      	mov	r2, r0
 8000b22:	68bb      	ldr	r3, [r7, #8]
 8000b24:	1ad3      	subs	r3, r2, r3
 8000b26:	2b05      	cmp	r3, #5
 8000b28:	d90c      	bls.n	8000b44 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	2220      	movs	r2, #32
 8000b2e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2203      	movs	r2, #3
 8000b34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8000b40:	2303      	movs	r3, #3
 8000b42:	e015      	b.n	8000b70 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	f003 0301 	and.w	r3, r3, #1
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d1e4      	bne.n	8000b1c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b56:	223f      	movs	r2, #63	; 0x3f
 8000b58:	409a      	lsls	r2, r3
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2201      	movs	r2, #1
 8000b62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8000b6e:	2300      	movs	r3, #0
}
 8000b70:	4618      	mov	r0, r3
 8000b72:	3710      	adds	r7, #16
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}

08000b78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b083      	sub	sp, #12
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d004      	beq.n	8000b96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2280      	movs	r2, #128	; 0x80
 8000b90:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8000b92:	2301      	movs	r3, #1
 8000b94:	e00c      	b.n	8000bb0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2205      	movs	r2, #5
 8000b9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	681a      	ldr	r2, [r3, #0]
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f022 0201 	bic.w	r2, r2, #1
 8000bac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000bae:	2300      	movs	r3, #0
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	370c      	adds	r7, #12
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b089      	sub	sp, #36	; 0x24
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
 8000bc4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	61fb      	str	r3, [r7, #28]
 8000bd6:	e16b      	b.n	8000eb0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000bd8:	2201      	movs	r2, #1
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000be0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	697a      	ldr	r2, [r7, #20]
 8000be8:	4013      	ands	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	f040 815a 	bne.w	8000eaa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000bf6:	683b      	ldr	r3, [r7, #0]
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	f003 0303 	and.w	r3, r3, #3
 8000bfe:	2b01      	cmp	r3, #1
 8000c00:	d005      	beq.n	8000c0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	685b      	ldr	r3, [r3, #4]
 8000c06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000c0a:	2b02      	cmp	r3, #2
 8000c0c:	d130      	bne.n	8000c70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	689b      	ldr	r3, [r3, #8]
 8000c12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c14:	69fb      	ldr	r3, [r7, #28]
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	2203      	movs	r2, #3
 8000c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1e:	43db      	mvns	r3, r3
 8000c20:	69ba      	ldr	r2, [r7, #24]
 8000c22:	4013      	ands	r3, r2
 8000c24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	68da      	ldr	r2, [r3, #12]
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	69ba      	ldr	r2, [r7, #24]
 8000c34:	4313      	orrs	r3, r2
 8000c36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	69ba      	ldr	r2, [r7, #24]
 8000c3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000c44:	2201      	movs	r2, #1
 8000c46:	69fb      	ldr	r3, [r7, #28]
 8000c48:	fa02 f303 	lsl.w	r3, r2, r3
 8000c4c:	43db      	mvns	r3, r3
 8000c4e:	69ba      	ldr	r2, [r7, #24]
 8000c50:	4013      	ands	r3, r2
 8000c52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c54:	683b      	ldr	r3, [r7, #0]
 8000c56:	685b      	ldr	r3, [r3, #4]
 8000c58:	091b      	lsrs	r3, r3, #4
 8000c5a:	f003 0201 	and.w	r2, r3, #1
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	fa02 f303 	lsl.w	r3, r2, r3
 8000c64:	69ba      	ldr	r2, [r7, #24]
 8000c66:	4313      	orrs	r3, r2
 8000c68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	69ba      	ldr	r2, [r7, #24]
 8000c6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c70:	683b      	ldr	r3, [r7, #0]
 8000c72:	685b      	ldr	r3, [r3, #4]
 8000c74:	f003 0303 	and.w	r3, r3, #3
 8000c78:	2b03      	cmp	r3, #3
 8000c7a:	d017      	beq.n	8000cac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c82:	69fb      	ldr	r3, [r7, #28]
 8000c84:	005b      	lsls	r3, r3, #1
 8000c86:	2203      	movs	r2, #3
 8000c88:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8c:	43db      	mvns	r3, r3
 8000c8e:	69ba      	ldr	r2, [r7, #24]
 8000c90:	4013      	ands	r3, r2
 8000c92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c94:	683b      	ldr	r3, [r7, #0]
 8000c96:	689a      	ldr	r2, [r3, #8]
 8000c98:	69fb      	ldr	r3, [r7, #28]
 8000c9a:	005b      	lsls	r3, r3, #1
 8000c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca0:	69ba      	ldr	r2, [r7, #24]
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	69ba      	ldr	r2, [r7, #24]
 8000caa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	f003 0303 	and.w	r3, r3, #3
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d123      	bne.n	8000d00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000cb8:	69fb      	ldr	r3, [r7, #28]
 8000cba:	08da      	lsrs	r2, r3, #3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	3208      	adds	r2, #8
 8000cc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000cc6:	69fb      	ldr	r3, [r7, #28]
 8000cc8:	f003 0307 	and.w	r3, r3, #7
 8000ccc:	009b      	lsls	r3, r3, #2
 8000cce:	220f      	movs	r2, #15
 8000cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	69ba      	ldr	r2, [r7, #24]
 8000cd8:	4013      	ands	r3, r2
 8000cda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000cdc:	683b      	ldr	r3, [r7, #0]
 8000cde:	691a      	ldr	r2, [r3, #16]
 8000ce0:	69fb      	ldr	r3, [r7, #28]
 8000ce2:	f003 0307 	and.w	r3, r3, #7
 8000ce6:	009b      	lsls	r3, r3, #2
 8000ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8000cec:	69ba      	ldr	r2, [r7, #24]
 8000cee:	4313      	orrs	r3, r2
 8000cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	08da      	lsrs	r2, r3, #3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	3208      	adds	r2, #8
 8000cfa:	69b9      	ldr	r1, [r7, #24]
 8000cfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000d06:	69fb      	ldr	r3, [r7, #28]
 8000d08:	005b      	lsls	r3, r3, #1
 8000d0a:	2203      	movs	r2, #3
 8000d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	69ba      	ldr	r2, [r7, #24]
 8000d14:	4013      	ands	r3, r2
 8000d16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000d18:	683b      	ldr	r3, [r7, #0]
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f003 0203 	and.w	r2, r3, #3
 8000d20:	69fb      	ldr	r3, [r7, #28]
 8000d22:	005b      	lsls	r3, r3, #1
 8000d24:	fa02 f303 	lsl.w	r3, r2, r3
 8000d28:	69ba      	ldr	r2, [r7, #24]
 8000d2a:	4313      	orrs	r3, r2
 8000d2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	69ba      	ldr	r2, [r7, #24]
 8000d32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	f000 80b4 	beq.w	8000eaa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d42:	2300      	movs	r3, #0
 8000d44:	60fb      	str	r3, [r7, #12]
 8000d46:	4b60      	ldr	r3, [pc, #384]	; (8000ec8 <HAL_GPIO_Init+0x30c>)
 8000d48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d4a:	4a5f      	ldr	r2, [pc, #380]	; (8000ec8 <HAL_GPIO_Init+0x30c>)
 8000d4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d50:	6453      	str	r3, [r2, #68]	; 0x44
 8000d52:	4b5d      	ldr	r3, [pc, #372]	; (8000ec8 <HAL_GPIO_Init+0x30c>)
 8000d54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d5a:	60fb      	str	r3, [r7, #12]
 8000d5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000d5e:	4a5b      	ldr	r2, [pc, #364]	; (8000ecc <HAL_GPIO_Init+0x310>)
 8000d60:	69fb      	ldr	r3, [r7, #28]
 8000d62:	089b      	lsrs	r3, r3, #2
 8000d64:	3302      	adds	r3, #2
 8000d66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000d6c:	69fb      	ldr	r3, [r7, #28]
 8000d6e:	f003 0303 	and.w	r3, r3, #3
 8000d72:	009b      	lsls	r3, r3, #2
 8000d74:	220f      	movs	r2, #15
 8000d76:	fa02 f303 	lsl.w	r3, r2, r3
 8000d7a:	43db      	mvns	r3, r3
 8000d7c:	69ba      	ldr	r2, [r7, #24]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	4a52      	ldr	r2, [pc, #328]	; (8000ed0 <HAL_GPIO_Init+0x314>)
 8000d86:	4293      	cmp	r3, r2
 8000d88:	d02b      	beq.n	8000de2 <HAL_GPIO_Init+0x226>
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	4a51      	ldr	r2, [pc, #324]	; (8000ed4 <HAL_GPIO_Init+0x318>)
 8000d8e:	4293      	cmp	r3, r2
 8000d90:	d025      	beq.n	8000dde <HAL_GPIO_Init+0x222>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4a50      	ldr	r2, [pc, #320]	; (8000ed8 <HAL_GPIO_Init+0x31c>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d01f      	beq.n	8000dda <HAL_GPIO_Init+0x21e>
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4a4f      	ldr	r2, [pc, #316]	; (8000edc <HAL_GPIO_Init+0x320>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d019      	beq.n	8000dd6 <HAL_GPIO_Init+0x21a>
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4a4e      	ldr	r2, [pc, #312]	; (8000ee0 <HAL_GPIO_Init+0x324>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d013      	beq.n	8000dd2 <HAL_GPIO_Init+0x216>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	4a4d      	ldr	r2, [pc, #308]	; (8000ee4 <HAL_GPIO_Init+0x328>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d00d      	beq.n	8000dce <HAL_GPIO_Init+0x212>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a4c      	ldr	r2, [pc, #304]	; (8000ee8 <HAL_GPIO_Init+0x32c>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d007      	beq.n	8000dca <HAL_GPIO_Init+0x20e>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	4a4b      	ldr	r2, [pc, #300]	; (8000eec <HAL_GPIO_Init+0x330>)
 8000dbe:	4293      	cmp	r3, r2
 8000dc0:	d101      	bne.n	8000dc6 <HAL_GPIO_Init+0x20a>
 8000dc2:	2307      	movs	r3, #7
 8000dc4:	e00e      	b.n	8000de4 <HAL_GPIO_Init+0x228>
 8000dc6:	2308      	movs	r3, #8
 8000dc8:	e00c      	b.n	8000de4 <HAL_GPIO_Init+0x228>
 8000dca:	2306      	movs	r3, #6
 8000dcc:	e00a      	b.n	8000de4 <HAL_GPIO_Init+0x228>
 8000dce:	2305      	movs	r3, #5
 8000dd0:	e008      	b.n	8000de4 <HAL_GPIO_Init+0x228>
 8000dd2:	2304      	movs	r3, #4
 8000dd4:	e006      	b.n	8000de4 <HAL_GPIO_Init+0x228>
 8000dd6:	2303      	movs	r3, #3
 8000dd8:	e004      	b.n	8000de4 <HAL_GPIO_Init+0x228>
 8000dda:	2302      	movs	r3, #2
 8000ddc:	e002      	b.n	8000de4 <HAL_GPIO_Init+0x228>
 8000dde:	2301      	movs	r3, #1
 8000de0:	e000      	b.n	8000de4 <HAL_GPIO_Init+0x228>
 8000de2:	2300      	movs	r3, #0
 8000de4:	69fa      	ldr	r2, [r7, #28]
 8000de6:	f002 0203 	and.w	r2, r2, #3
 8000dea:	0092      	lsls	r2, r2, #2
 8000dec:	4093      	lsls	r3, r2
 8000dee:	69ba      	ldr	r2, [r7, #24]
 8000df0:	4313      	orrs	r3, r2
 8000df2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000df4:	4935      	ldr	r1, [pc, #212]	; (8000ecc <HAL_GPIO_Init+0x310>)
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	089b      	lsrs	r3, r3, #2
 8000dfa:	3302      	adds	r3, #2
 8000dfc:	69ba      	ldr	r2, [r7, #24]
 8000dfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000e02:	4b3b      	ldr	r3, [pc, #236]	; (8000ef0 <HAL_GPIO_Init+0x334>)
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e08:	693b      	ldr	r3, [r7, #16]
 8000e0a:	43db      	mvns	r3, r3
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d003      	beq.n	8000e26 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000e1e:	69ba      	ldr	r2, [r7, #24]
 8000e20:	693b      	ldr	r3, [r7, #16]
 8000e22:	4313      	orrs	r3, r2
 8000e24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000e26:	4a32      	ldr	r2, [pc, #200]	; (8000ef0 <HAL_GPIO_Init+0x334>)
 8000e28:	69bb      	ldr	r3, [r7, #24]
 8000e2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000e2c:	4b30      	ldr	r3, [pc, #192]	; (8000ef0 <HAL_GPIO_Init+0x334>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e32:	693b      	ldr	r3, [r7, #16]
 8000e34:	43db      	mvns	r3, r3
 8000e36:	69ba      	ldr	r2, [r7, #24]
 8000e38:	4013      	ands	r3, r2
 8000e3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d003      	beq.n	8000e50 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000e48:	69ba      	ldr	r2, [r7, #24]
 8000e4a:	693b      	ldr	r3, [r7, #16]
 8000e4c:	4313      	orrs	r3, r2
 8000e4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000e50:	4a27      	ldr	r2, [pc, #156]	; (8000ef0 <HAL_GPIO_Init+0x334>)
 8000e52:	69bb      	ldr	r3, [r7, #24]
 8000e54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000e56:	4b26      	ldr	r3, [pc, #152]	; (8000ef0 <HAL_GPIO_Init+0x334>)
 8000e58:	685b      	ldr	r3, [r3, #4]
 8000e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e5c:	693b      	ldr	r3, [r7, #16]
 8000e5e:	43db      	mvns	r3, r3
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	4013      	ands	r3, r2
 8000e64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000e66:	683b      	ldr	r3, [r7, #0]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000e72:	69ba      	ldr	r2, [r7, #24]
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	4313      	orrs	r3, r2
 8000e78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000e7a:	4a1d      	ldr	r2, [pc, #116]	; (8000ef0 <HAL_GPIO_Init+0x334>)
 8000e7c:	69bb      	ldr	r3, [r7, #24]
 8000e7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e80:	4b1b      	ldr	r3, [pc, #108]	; (8000ef0 <HAL_GPIO_Init+0x334>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000e86:	693b      	ldr	r3, [r7, #16]
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d003      	beq.n	8000ea4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000e9c:	69ba      	ldr	r2, [r7, #24]
 8000e9e:	693b      	ldr	r3, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000ea4:	4a12      	ldr	r2, [pc, #72]	; (8000ef0 <HAL_GPIO_Init+0x334>)
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	3301      	adds	r3, #1
 8000eae:	61fb      	str	r3, [r7, #28]
 8000eb0:	69fb      	ldr	r3, [r7, #28]
 8000eb2:	2b0f      	cmp	r3, #15
 8000eb4:	f67f ae90 	bls.w	8000bd8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000eb8:	bf00      	nop
 8000eba:	bf00      	nop
 8000ebc:	3724      	adds	r7, #36	; 0x24
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop
 8000ec8:	40023800 	.word	0x40023800
 8000ecc:	40013800 	.word	0x40013800
 8000ed0:	40020000 	.word	0x40020000
 8000ed4:	40020400 	.word	0x40020400
 8000ed8:	40020800 	.word	0x40020800
 8000edc:	40020c00 	.word	0x40020c00
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	40021400 	.word	0x40021400
 8000ee8:	40021800 	.word	0x40021800
 8000eec:	40021c00 	.word	0x40021c00
 8000ef0:	40013c00 	.word	0x40013c00

08000ef4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ef8:	4b03      	ldr	r3, [pc, #12]	; (8000f08 <HAL_RCC_GetHCLKFreq+0x14>)
 8000efa:	681b      	ldr	r3, [r3, #0]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	20000004 	.word	0x20000004

08000f0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000f10:	f7ff fff0 	bl	8000ef4 <HAL_RCC_GetHCLKFreq>
 8000f14:	4602      	mov	r2, r0
 8000f16:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8000f18:	689b      	ldr	r3, [r3, #8]
 8000f1a:	0a9b      	lsrs	r3, r3, #10
 8000f1c:	f003 0307 	and.w	r3, r3, #7
 8000f20:	4903      	ldr	r1, [pc, #12]	; (8000f30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000f22:	5ccb      	ldrb	r3, [r1, r3]
 8000f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40023800 	.word	0x40023800
 8000f30:	08002088 	.word	0x08002088

08000f34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000f38:	f7ff ffdc 	bl	8000ef4 <HAL_RCC_GetHCLKFreq>
 8000f3c:	4602      	mov	r2, r0
 8000f3e:	4b05      	ldr	r3, [pc, #20]	; (8000f54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f40:	689b      	ldr	r3, [r3, #8]
 8000f42:	0b5b      	lsrs	r3, r3, #13
 8000f44:	f003 0307 	and.w	r3, r3, #7
 8000f48:	4903      	ldr	r1, [pc, #12]	; (8000f58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f4a:	5ccb      	ldrb	r3, [r1, r3]
 8000f4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40023800 	.word	0x40023800
 8000f58:	08002088 	.word	0x08002088

08000f5c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d101      	bne.n	8000f6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	e042      	b.n	8000ff4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d106      	bne.n	8000f88 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000f82:	6878      	ldr	r0, [r7, #4]
 8000f84:	f7ff fb74 	bl	8000670 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2224      	movs	r2, #36	; 0x24
 8000f8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	68da      	ldr	r2, [r3, #12]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000f9e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000fa0:	6878      	ldr	r0, [r7, #4]
 8000fa2:	f000 fdbd 	bl	8001b20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	691a      	ldr	r2, [r3, #16]
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000fb4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	695a      	ldr	r2, [r3, #20]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000fc4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	68da      	ldr	r2, [r3, #12]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000fd4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2200      	movs	r2, #0
 8000fda:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2220      	movs	r2, #32
 8000fe0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2220      	movs	r2, #32
 8000fe8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8000ff2:	2300      	movs	r3, #0
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}

08000ffc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b08a      	sub	sp, #40	; 0x28
 8001000:	af02      	add	r7, sp, #8
 8001002:	60f8      	str	r0, [r7, #12]
 8001004:	60b9      	str	r1, [r7, #8]
 8001006:	603b      	str	r3, [r7, #0]
 8001008:	4613      	mov	r3, r2
 800100a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800100c:	2300      	movs	r3, #0
 800100e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001016:	b2db      	uxtb	r3, r3
 8001018:	2b20      	cmp	r3, #32
 800101a:	d175      	bne.n	8001108 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d002      	beq.n	8001028 <HAL_UART_Transmit+0x2c>
 8001022:	88fb      	ldrh	r3, [r7, #6]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d101      	bne.n	800102c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001028:	2301      	movs	r3, #1
 800102a:	e06e      	b.n	800110a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	2200      	movs	r2, #0
 8001030:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	2221      	movs	r2, #33	; 0x21
 8001036:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800103a:	f7ff fc03 	bl	8000844 <HAL_GetTick>
 800103e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	88fa      	ldrh	r2, [r7, #6]
 8001044:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	88fa      	ldrh	r2, [r7, #6]
 800104a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001054:	d108      	bne.n	8001068 <HAL_UART_Transmit+0x6c>
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	691b      	ldr	r3, [r3, #16]
 800105a:	2b00      	cmp	r3, #0
 800105c:	d104      	bne.n	8001068 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800105e:	2300      	movs	r3, #0
 8001060:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	61bb      	str	r3, [r7, #24]
 8001066:	e003      	b.n	8001070 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800106c:	2300      	movs	r3, #0
 800106e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001070:	e02e      	b.n	80010d0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	697b      	ldr	r3, [r7, #20]
 8001078:	2200      	movs	r2, #0
 800107a:	2180      	movs	r1, #128	; 0x80
 800107c:	68f8      	ldr	r0, [r7, #12]
 800107e:	f000 fb1f 	bl	80016c0 <UART_WaitOnFlagUntilTimeout>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d005      	beq.n	8001094 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	2220      	movs	r2, #32
 800108c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8001090:	2303      	movs	r3, #3
 8001092:	e03a      	b.n	800110a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001094:	69fb      	ldr	r3, [r7, #28]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d10b      	bne.n	80010b2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800109a:	69bb      	ldr	r3, [r7, #24]
 800109c:	881b      	ldrh	r3, [r3, #0]
 800109e:	461a      	mov	r2, r3
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80010a8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80010aa:	69bb      	ldr	r3, [r7, #24]
 80010ac:	3302      	adds	r3, #2
 80010ae:	61bb      	str	r3, [r7, #24]
 80010b0:	e007      	b.n	80010c2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80010b2:	69fb      	ldr	r3, [r7, #28]
 80010b4:	781a      	ldrb	r2, [r3, #0]
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80010bc:	69fb      	ldr	r3, [r7, #28]
 80010be:	3301      	adds	r3, #1
 80010c0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	3b01      	subs	r3, #1
 80010ca:	b29a      	uxth	r2, r3
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80010d4:	b29b      	uxth	r3, r3
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d1cb      	bne.n	8001072 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	9300      	str	r3, [sp, #0]
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	2200      	movs	r2, #0
 80010e2:	2140      	movs	r1, #64	; 0x40
 80010e4:	68f8      	ldr	r0, [r7, #12]
 80010e6:	f000 faeb 	bl	80016c0 <UART_WaitOnFlagUntilTimeout>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d005      	beq.n	80010fc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	2220      	movs	r2, #32
 80010f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e006      	b.n	800110a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	2220      	movs	r2, #32
 8001100:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001104:	2300      	movs	r3, #0
 8001106:	e000      	b.n	800110a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001108:	2302      	movs	r3, #2
  }
}
 800110a:	4618      	mov	r0, r3
 800110c:	3720      	adds	r7, #32
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}

08001112 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001112:	b580      	push	{r7, lr}
 8001114:	b084      	sub	sp, #16
 8001116:	af00      	add	r7, sp, #0
 8001118:	60f8      	str	r0, [r7, #12]
 800111a:	60b9      	str	r1, [r7, #8]
 800111c:	4613      	mov	r3, r2
 800111e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001126:	b2db      	uxtb	r3, r3
 8001128:	2b20      	cmp	r3, #32
 800112a:	d112      	bne.n	8001152 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d002      	beq.n	8001138 <HAL_UART_Receive_IT+0x26>
 8001132:	88fb      	ldrh	r3, [r7, #6]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d101      	bne.n	800113c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e00b      	b.n	8001154 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	2200      	movs	r2, #0
 8001140:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001142:	88fb      	ldrh	r3, [r7, #6]
 8001144:	461a      	mov	r2, r3
 8001146:	68b9      	ldr	r1, [r7, #8]
 8001148:	68f8      	ldr	r0, [r7, #12]
 800114a:	f000 fb12 	bl	8001772 <UART_Start_Receive_IT>
 800114e:	4603      	mov	r3, r0
 8001150:	e000      	b.n	8001154 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8001152:	2302      	movs	r3, #2
  }
}
 8001154:	4618      	mov	r0, r3
 8001156:	3710      	adds	r7, #16
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b0ba      	sub	sp, #232	; 0xe8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	68db      	ldr	r3, [r3, #12]
 8001174:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001182:	2300      	movs	r3, #0
 8001184:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001188:	2300      	movs	r3, #0
 800118a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800118e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001192:	f003 030f 	and.w	r3, r3, #15
 8001196:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800119a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d10f      	bne.n	80011c2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80011a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80011a6:	f003 0320 	and.w	r3, r3, #32
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d009      	beq.n	80011c2 <HAL_UART_IRQHandler+0x66>
 80011ae:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80011b2:	f003 0320 	and.w	r3, r3, #32
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d003      	beq.n	80011c2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80011ba:	6878      	ldr	r0, [r7, #4]
 80011bc:	f000 fbf2 	bl	80019a4 <UART_Receive_IT>
      return;
 80011c0:	e25b      	b.n	800167a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80011c2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	f000 80de 	beq.w	8001388 <HAL_UART_IRQHandler+0x22c>
 80011cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80011d0:	f003 0301 	and.w	r3, r3, #1
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d106      	bne.n	80011e6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80011d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80011dc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	f000 80d1 	beq.w	8001388 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80011e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80011ea:	f003 0301 	and.w	r3, r3, #1
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d00b      	beq.n	800120a <HAL_UART_IRQHandler+0xae>
 80011f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80011f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d005      	beq.n	800120a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	f043 0201 	orr.w	r2, r3, #1
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800120a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800120e:	f003 0304 	and.w	r3, r3, #4
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00b      	beq.n	800122e <HAL_UART_IRQHandler+0xd2>
 8001216:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800121a:	f003 0301 	and.w	r3, r3, #1
 800121e:	2b00      	cmp	r3, #0
 8001220:	d005      	beq.n	800122e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001226:	f043 0202 	orr.w	r2, r3, #2
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800122e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001232:	f003 0302 	and.w	r3, r3, #2
 8001236:	2b00      	cmp	r3, #0
 8001238:	d00b      	beq.n	8001252 <HAL_UART_IRQHandler+0xf6>
 800123a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800123e:	f003 0301 	and.w	r3, r3, #1
 8001242:	2b00      	cmp	r3, #0
 8001244:	d005      	beq.n	8001252 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800124a:	f043 0204 	orr.w	r2, r3, #4
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001252:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001256:	f003 0308 	and.w	r3, r3, #8
 800125a:	2b00      	cmp	r3, #0
 800125c:	d011      	beq.n	8001282 <HAL_UART_IRQHandler+0x126>
 800125e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001262:	f003 0320 	and.w	r3, r3, #32
 8001266:	2b00      	cmp	r3, #0
 8001268:	d105      	bne.n	8001276 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800126a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800126e:	f003 0301 	and.w	r3, r3, #1
 8001272:	2b00      	cmp	r3, #0
 8001274:	d005      	beq.n	8001282 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127a:	f043 0208 	orr.w	r2, r3, #8
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001286:	2b00      	cmp	r3, #0
 8001288:	f000 81f2 	beq.w	8001670 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800128c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001290:	f003 0320 	and.w	r3, r3, #32
 8001294:	2b00      	cmp	r3, #0
 8001296:	d008      	beq.n	80012aa <HAL_UART_IRQHandler+0x14e>
 8001298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800129c:	f003 0320 	and.w	r3, r3, #32
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d002      	beq.n	80012aa <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80012a4:	6878      	ldr	r0, [r7, #4]
 80012a6:	f000 fb7d 	bl	80019a4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	695b      	ldr	r3, [r3, #20]
 80012b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012b4:	2b40      	cmp	r3, #64	; 0x40
 80012b6:	bf0c      	ite	eq
 80012b8:	2301      	moveq	r3, #1
 80012ba:	2300      	movne	r3, #0
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d103      	bne.n	80012d6 <HAL_UART_IRQHandler+0x17a>
 80012ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d04f      	beq.n	8001376 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80012d6:	6878      	ldr	r0, [r7, #4]
 80012d8:	f000 fa85 	bl	80017e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	695b      	ldr	r3, [r3, #20]
 80012e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012e6:	2b40      	cmp	r3, #64	; 0x40
 80012e8:	d141      	bne.n	800136e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	3314      	adds	r3, #20
 80012f0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80012f4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80012f8:	e853 3f00 	ldrex	r3, [r3]
 80012fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8001300:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001304:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001308:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	3314      	adds	r3, #20
 8001312:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001316:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800131a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800131e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001322:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001326:	e841 2300 	strex	r3, r2, [r1]
 800132a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800132e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1d9      	bne.n	80012ea <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800133a:	2b00      	cmp	r3, #0
 800133c:	d013      	beq.n	8001366 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001342:	4a7e      	ldr	r2, [pc, #504]	; (800153c <HAL_UART_IRQHandler+0x3e0>)
 8001344:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff fc14 	bl	8000b78 <HAL_DMA_Abort_IT>
 8001350:	4603      	mov	r3, r0
 8001352:	2b00      	cmp	r3, #0
 8001354:	d016      	beq.n	8001384 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800135a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001360:	4610      	mov	r0, r2
 8001362:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001364:	e00e      	b.n	8001384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f000 f994 	bl	8001694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800136c:	e00a      	b.n	8001384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800136e:	6878      	ldr	r0, [r7, #4]
 8001370:	f000 f990 	bl	8001694 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001374:	e006      	b.n	8001384 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001376:	6878      	ldr	r0, [r7, #4]
 8001378:	f000 f98c 	bl	8001694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8001382:	e175      	b.n	8001670 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001384:	bf00      	nop
    return;
 8001386:	e173      	b.n	8001670 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138c:	2b01      	cmp	r3, #1
 800138e:	f040 814f 	bne.w	8001630 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001396:	f003 0310 	and.w	r3, r3, #16
 800139a:	2b00      	cmp	r3, #0
 800139c:	f000 8148 	beq.w	8001630 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80013a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80013a4:	f003 0310 	and.w	r3, r3, #16
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	f000 8141 	beq.w	8001630 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	60bb      	str	r3, [r7, #8]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	60bb      	str	r3, [r7, #8]
 80013c2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	695b      	ldr	r3, [r3, #20]
 80013ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013ce:	2b40      	cmp	r3, #64	; 0x40
 80013d0:	f040 80b6 	bne.w	8001540 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	685b      	ldr	r3, [r3, #4]
 80013dc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80013e0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	f000 8145 	beq.w	8001674 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80013ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80013f2:	429a      	cmp	r2, r3
 80013f4:	f080 813e 	bcs.w	8001674 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80013fe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001404:	69db      	ldr	r3, [r3, #28]
 8001406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800140a:	f000 8088 	beq.w	800151e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	330c      	adds	r3, #12
 8001414:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001418:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800141c:	e853 3f00 	ldrex	r3, [r3]
 8001420:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8001424:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001428:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800142c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	330c      	adds	r3, #12
 8001436:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800143a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800143e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001442:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8001446:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800144a:	e841 2300 	strex	r3, r2, [r1]
 800144e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8001452:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1d9      	bne.n	800140e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	3314      	adds	r3, #20
 8001460:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001462:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001464:	e853 3f00 	ldrex	r3, [r3]
 8001468:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800146a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800146c:	f023 0301 	bic.w	r3, r3, #1
 8001470:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	3314      	adds	r3, #20
 800147a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800147e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8001482:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001484:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8001486:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800148a:	e841 2300 	strex	r3, r2, [r1]
 800148e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8001490:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1e1      	bne.n	800145a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	3314      	adds	r3, #20
 800149c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800149e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80014a0:	e853 3f00 	ldrex	r3, [r3]
 80014a4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80014a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80014a8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	3314      	adds	r3, #20
 80014b6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80014ba:	66fa      	str	r2, [r7, #108]	; 0x6c
 80014bc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80014be:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80014c0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80014c2:	e841 2300 	strex	r3, r2, [r1]
 80014c6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80014c8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d1e3      	bne.n	8001496 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	2220      	movs	r2, #32
 80014d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2200      	movs	r2, #0
 80014da:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	330c      	adds	r3, #12
 80014e2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80014e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80014e6:	e853 3f00 	ldrex	r3, [r3]
 80014ea:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80014ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80014ee:	f023 0310 	bic.w	r3, r3, #16
 80014f2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	330c      	adds	r3, #12
 80014fc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8001500:	65ba      	str	r2, [r7, #88]	; 0x58
 8001502:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001504:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001506:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001508:	e841 2300 	strex	r3, r2, [r1]
 800150c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800150e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001510:	2b00      	cmp	r3, #0
 8001512:	d1e3      	bne.n	80014dc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fabd 	bl	8000a98 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2202      	movs	r2, #2
 8001522:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800152c:	b29b      	uxth	r3, r3
 800152e:	1ad3      	subs	r3, r2, r3
 8001530:	b29b      	uxth	r3, r3
 8001532:	4619      	mov	r1, r3
 8001534:	6878      	ldr	r0, [r7, #4]
 8001536:	f000 f8b7 	bl	80016a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800153a:	e09b      	b.n	8001674 <HAL_UART_IRQHandler+0x518>
 800153c:	080018ad 	.word	0x080018ad
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001548:	b29b      	uxth	r3, r3
 800154a:	1ad3      	subs	r3, r2, r3
 800154c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001554:	b29b      	uxth	r3, r3
 8001556:	2b00      	cmp	r3, #0
 8001558:	f000 808e 	beq.w	8001678 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800155c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8001560:	2b00      	cmp	r3, #0
 8001562:	f000 8089 	beq.w	8001678 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	330c      	adds	r3, #12
 800156c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800156e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001570:	e853 3f00 	ldrex	r3, [r3]
 8001574:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001576:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001578:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800157c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	330c      	adds	r3, #12
 8001586:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800158a:	647a      	str	r2, [r7, #68]	; 0x44
 800158c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800158e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001590:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001592:	e841 2300 	strex	r3, r2, [r1]
 8001596:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001598:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1e3      	bne.n	8001566 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	3314      	adds	r3, #20
 80015a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80015a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a8:	e853 3f00 	ldrex	r3, [r3]
 80015ac:	623b      	str	r3, [r7, #32]
   return(result);
 80015ae:	6a3b      	ldr	r3, [r7, #32]
 80015b0:	f023 0301 	bic.w	r3, r3, #1
 80015b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	3314      	adds	r3, #20
 80015be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80015c2:	633a      	str	r2, [r7, #48]	; 0x30
 80015c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80015c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80015c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015ca:	e841 2300 	strex	r3, r2, [r1]
 80015ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80015d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d1e3      	bne.n	800159e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2220      	movs	r2, #32
 80015da:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2200      	movs	r2, #0
 80015e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	330c      	adds	r3, #12
 80015ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80015ec:	693b      	ldr	r3, [r7, #16]
 80015ee:	e853 3f00 	ldrex	r3, [r3]
 80015f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	f023 0310 	bic.w	r3, r3, #16
 80015fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	330c      	adds	r3, #12
 8001604:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8001608:	61fa      	str	r2, [r7, #28]
 800160a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800160c:	69b9      	ldr	r1, [r7, #24]
 800160e:	69fa      	ldr	r2, [r7, #28]
 8001610:	e841 2300 	strex	r3, r2, [r1]
 8001614:	617b      	str	r3, [r7, #20]
   return(result);
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d1e3      	bne.n	80015e4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2202      	movs	r2, #2
 8001620:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8001622:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8001626:	4619      	mov	r1, r3
 8001628:	6878      	ldr	r0, [r7, #4]
 800162a:	f000 f83d 	bl	80016a8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800162e:	e023      	b.n	8001678 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001630:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001638:	2b00      	cmp	r3, #0
 800163a:	d009      	beq.n	8001650 <HAL_UART_IRQHandler+0x4f4>
 800163c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001640:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001644:	2b00      	cmp	r3, #0
 8001646:	d003      	beq.n	8001650 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f000 f943 	bl	80018d4 <UART_Transmit_IT>
    return;
 800164e:	e014      	b.n	800167a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001650:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001658:	2b00      	cmp	r3, #0
 800165a:	d00e      	beq.n	800167a <HAL_UART_IRQHandler+0x51e>
 800165c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001664:	2b00      	cmp	r3, #0
 8001666:	d008      	beq.n	800167a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f000 f983 	bl	8001974 <UART_EndTransmit_IT>
    return;
 800166e:	e004      	b.n	800167a <HAL_UART_IRQHandler+0x51e>
    return;
 8001670:	bf00      	nop
 8001672:	e002      	b.n	800167a <HAL_UART_IRQHandler+0x51e>
      return;
 8001674:	bf00      	nop
 8001676:	e000      	b.n	800167a <HAL_UART_IRQHandler+0x51e>
      return;
 8001678:	bf00      	nop
  }
}
 800167a:	37e8      	adds	r7, #232	; 0xe8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001688:	bf00      	nop
 800168a:	370c      	adds	r7, #12
 800168c:	46bd      	mov	sp, r7
 800168e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001692:	4770      	bx	lr

08001694 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001694:	b480      	push	{r7}
 8001696:	b083      	sub	sp, #12
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800169c:	bf00      	nop
 800169e:	370c      	adds	r7, #12
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr

080016a8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80016a8:	b480      	push	{r7}
 80016aa:	b083      	sub	sp, #12
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
 80016b0:	460b      	mov	r3, r1
 80016b2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80016b4:	bf00      	nop
 80016b6:	370c      	adds	r7, #12
 80016b8:	46bd      	mov	sp, r7
 80016ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016be:	4770      	bx	lr

080016c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b086      	sub	sp, #24
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	60f8      	str	r0, [r7, #12]
 80016c8:	60b9      	str	r1, [r7, #8]
 80016ca:	603b      	str	r3, [r7, #0]
 80016cc:	4613      	mov	r3, r2
 80016ce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80016d0:	e03b      	b.n	800174a <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016d2:	6a3b      	ldr	r3, [r7, #32]
 80016d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016d8:	d037      	beq.n	800174a <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016da:	f7ff f8b3 	bl	8000844 <HAL_GetTick>
 80016de:	4602      	mov	r2, r0
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	6a3a      	ldr	r2, [r7, #32]
 80016e6:	429a      	cmp	r2, r3
 80016e8:	d302      	bcc.n	80016f0 <UART_WaitOnFlagUntilTimeout+0x30>
 80016ea:	6a3b      	ldr	r3, [r7, #32]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80016f0:	2303      	movs	r3, #3
 80016f2:	e03a      	b.n	800176a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	68db      	ldr	r3, [r3, #12]
 80016fa:	f003 0304 	and.w	r3, r3, #4
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d023      	beq.n	800174a <UART_WaitOnFlagUntilTimeout+0x8a>
 8001702:	68bb      	ldr	r3, [r7, #8]
 8001704:	2b80      	cmp	r3, #128	; 0x80
 8001706:	d020      	beq.n	800174a <UART_WaitOnFlagUntilTimeout+0x8a>
 8001708:	68bb      	ldr	r3, [r7, #8]
 800170a:	2b40      	cmp	r3, #64	; 0x40
 800170c:	d01d      	beq.n	800174a <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f003 0308 	and.w	r3, r3, #8
 8001718:	2b08      	cmp	r3, #8
 800171a:	d116      	bne.n	800174a <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	617b      	str	r3, [r7, #20]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	617b      	str	r3, [r7, #20]
 8001730:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8001732:	68f8      	ldr	r0, [r7, #12]
 8001734:	f000 f857 	bl	80017e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	2208      	movs	r2, #8
 800173c:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2200      	movs	r2, #0
 8001742:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e00f      	b.n	800176a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	681a      	ldr	r2, [r3, #0]
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	4013      	ands	r3, r2
 8001754:	68ba      	ldr	r2, [r7, #8]
 8001756:	429a      	cmp	r2, r3
 8001758:	bf0c      	ite	eq
 800175a:	2301      	moveq	r3, #1
 800175c:	2300      	movne	r3, #0
 800175e:	b2db      	uxtb	r3, r3
 8001760:	461a      	mov	r2, r3
 8001762:	79fb      	ldrb	r3, [r7, #7]
 8001764:	429a      	cmp	r2, r3
 8001766:	d0b4      	beq.n	80016d2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001768:	2300      	movs	r3, #0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3718      	adds	r7, #24
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}

08001772 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001772:	b480      	push	{r7}
 8001774:	b085      	sub	sp, #20
 8001776:	af00      	add	r7, sp, #0
 8001778:	60f8      	str	r0, [r7, #12]
 800177a:	60b9      	str	r1, [r7, #8]
 800177c:	4613      	mov	r3, r2
 800177e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	68ba      	ldr	r2, [r7, #8]
 8001784:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	88fa      	ldrh	r2, [r7, #6]
 800178a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	88fa      	ldrh	r2, [r7, #6]
 8001790:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2200      	movs	r2, #0
 8001796:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2222      	movs	r2, #34	; 0x22
 800179c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	691b      	ldr	r3, [r3, #16]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d007      	beq.n	80017b8 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	68da      	ldr	r2, [r3, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017b6:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	695a      	ldr	r2, [r3, #20]
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f042 0201 	orr.w	r2, r2, #1
 80017c6:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	68da      	ldr	r2, [r3, #12]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f042 0220 	orr.w	r2, r2, #32
 80017d6:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3714      	adds	r7, #20
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr

080017e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80017e6:	b480      	push	{r7}
 80017e8:	b095      	sub	sp, #84	; 0x54
 80017ea:	af00      	add	r7, sp, #0
 80017ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	330c      	adds	r3, #12
 80017f4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80017f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017f8:	e853 3f00 	ldrex	r3, [r3]
 80017fc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80017fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001800:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8001804:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	330c      	adds	r3, #12
 800180c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800180e:	643a      	str	r2, [r7, #64]	; 0x40
 8001810:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001812:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8001814:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001816:	e841 2300 	strex	r3, r2, [r1]
 800181a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800181c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800181e:	2b00      	cmp	r3, #0
 8001820:	d1e5      	bne.n	80017ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	3314      	adds	r3, #20
 8001828:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800182a:	6a3b      	ldr	r3, [r7, #32]
 800182c:	e853 3f00 	ldrex	r3, [r3]
 8001830:	61fb      	str	r3, [r7, #28]
   return(result);
 8001832:	69fb      	ldr	r3, [r7, #28]
 8001834:	f023 0301 	bic.w	r3, r3, #1
 8001838:	64bb      	str	r3, [r7, #72]	; 0x48
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	3314      	adds	r3, #20
 8001840:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001842:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001844:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001846:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001848:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800184a:	e841 2300 	strex	r3, r2, [r1]
 800184e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001852:	2b00      	cmp	r3, #0
 8001854:	d1e5      	bne.n	8001822 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	2b01      	cmp	r3, #1
 800185c:	d119      	bne.n	8001892 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	330c      	adds	r3, #12
 8001864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	e853 3f00 	ldrex	r3, [r3]
 800186c:	60bb      	str	r3, [r7, #8]
   return(result);
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	f023 0310 	bic.w	r3, r3, #16
 8001874:	647b      	str	r3, [r7, #68]	; 0x44
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	330c      	adds	r3, #12
 800187c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800187e:	61ba      	str	r2, [r7, #24]
 8001880:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001882:	6979      	ldr	r1, [r7, #20]
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	e841 2300 	strex	r3, r2, [r1]
 800188a:	613b      	str	r3, [r7, #16]
   return(result);
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d1e5      	bne.n	800185e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2220      	movs	r2, #32
 8001896:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	631a      	str	r2, [r3, #48]	; 0x30
}
 80018a0:	bf00      	nop
 80018a2:	3754      	adds	r7, #84	; 0x54
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b084      	sub	sp, #16
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018b8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	2200      	movs	r2, #0
 80018be:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	2200      	movs	r2, #0
 80018c4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80018c6:	68f8      	ldr	r0, [r7, #12]
 80018c8:	f7ff fee4 	bl	8001694 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80018cc:	bf00      	nop
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	2b21      	cmp	r3, #33	; 0x21
 80018e6:	d13e      	bne.n	8001966 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	689b      	ldr	r3, [r3, #8]
 80018ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80018f0:	d114      	bne.n	800191c <UART_Transmit_IT+0x48>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	691b      	ldr	r3, [r3, #16]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d110      	bne.n	800191c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	6a1b      	ldr	r3, [r3, #32]
 80018fe:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	881b      	ldrh	r3, [r3, #0]
 8001904:	461a      	mov	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800190e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a1b      	ldr	r3, [r3, #32]
 8001914:	1c9a      	adds	r2, r3, #2
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	621a      	str	r2, [r3, #32]
 800191a:	e008      	b.n	800192e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	1c59      	adds	r1, r3, #1
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	6211      	str	r1, [r2, #32]
 8001926:	781a      	ldrb	r2, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001932:	b29b      	uxth	r3, r3
 8001934:	3b01      	subs	r3, #1
 8001936:	b29b      	uxth	r3, r3
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	4619      	mov	r1, r3
 800193c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10f      	bne.n	8001962 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	68da      	ldr	r2, [r3, #12]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001950:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	68da      	ldr	r2, [r3, #12]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001960:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001962:	2300      	movs	r3, #0
 8001964:	e000      	b.n	8001968 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8001966:	2302      	movs	r3, #2
  }
}
 8001968:	4618      	mov	r0, r3
 800196a:	3714      	adds	r7, #20
 800196c:	46bd      	mov	sp, r7
 800196e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001972:	4770      	bx	lr

08001974 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800198a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2220      	movs	r2, #32
 8001990:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001994:	6878      	ldr	r0, [r7, #4]
 8001996:	f7ff fe73 	bl	8001680 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800199a:	2300      	movs	r3, #0
}
 800199c:	4618      	mov	r0, r3
 800199e:	3708      	adds	r7, #8
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08c      	sub	sp, #48	; 0x30
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2b22      	cmp	r3, #34	; 0x22
 80019b6:	f040 80ae 	bne.w	8001b16 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80019c2:	d117      	bne.n	80019f4 <UART_Receive_IT+0x50>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	691b      	ldr	r3, [r3, #16]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d113      	bne.n	80019f4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80019cc:	2300      	movs	r3, #0
 80019ce:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019d4:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	b29b      	uxth	r3, r3
 80019de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019e6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019ec:	1c9a      	adds	r2, r3, #2
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	629a      	str	r2, [r3, #40]	; 0x28
 80019f2:	e026      	b.n	8001a42 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80019fa:	2300      	movs	r3, #0
 80019fc:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a06:	d007      	beq.n	8001a18 <UART_Receive_IT+0x74>
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	689b      	ldr	r3, [r3, #8]
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d10a      	bne.n	8001a26 <UART_Receive_IT+0x82>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d106      	bne.n	8001a26 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	b2da      	uxtb	r2, r3
 8001a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a22:	701a      	strb	r2, [r3, #0]
 8001a24:	e008      	b.n	8001a38 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a32:	b2da      	uxtb	r2, r3
 8001a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a36:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a3c:	1c5a      	adds	r2, r3, #1
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	3b01      	subs	r3, #1
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	4619      	mov	r1, r3
 8001a50:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d15d      	bne.n	8001b12 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	68da      	ldr	r2, [r3, #12]
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f022 0220 	bic.w	r2, r2, #32
 8001a64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	68da      	ldr	r2, [r3, #12]
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001a74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	695a      	ldr	r2, [r3, #20]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f022 0201 	bic.w	r2, r2, #1
 8001a84:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2220      	movs	r2, #32
 8001a8a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d135      	bne.n	8001b08 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	330c      	adds	r3, #12
 8001aa8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	e853 3f00 	ldrex	r3, [r3]
 8001ab0:	613b      	str	r3, [r7, #16]
   return(result);
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	f023 0310 	bic.w	r3, r3, #16
 8001ab8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	330c      	adds	r3, #12
 8001ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ac2:	623a      	str	r2, [r7, #32]
 8001ac4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001ac6:	69f9      	ldr	r1, [r7, #28]
 8001ac8:	6a3a      	ldr	r2, [r7, #32]
 8001aca:	e841 2300 	strex	r3, r2, [r1]
 8001ace:	61bb      	str	r3, [r7, #24]
   return(result);
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d1e5      	bne.n	8001aa2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0310 	and.w	r3, r3, #16
 8001ae0:	2b10      	cmp	r3, #16
 8001ae2:	d10a      	bne.n	8001afa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60fb      	str	r3, [r7, #12]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	60fb      	str	r3, [r7, #12]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001afe:	4619      	mov	r1, r3
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f7ff fdd1 	bl	80016a8 <HAL_UARTEx_RxEventCallback>
 8001b06:	e002      	b.n	8001b0e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8001b08:	6878      	ldr	r0, [r7, #4]
 8001b0a:	f7fe fd57 	bl	80005bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	e002      	b.n	8001b18 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8001b12:	2300      	movs	r3, #0
 8001b14:	e000      	b.n	8001b18 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8001b16:	2302      	movs	r3, #2
  }
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3730      	adds	r7, #48	; 0x30
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001b20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b24:	b0c0      	sub	sp, #256	; 0x100
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	691b      	ldr	r3, [r3, #16]
 8001b34:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b3c:	68d9      	ldr	r1, [r3, #12]
 8001b3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	ea40 0301 	orr.w	r3, r0, r1
 8001b48:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001b4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b4e:	689a      	ldr	r2, [r3, #8]
 8001b50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b54:	691b      	ldr	r3, [r3, #16]
 8001b56:	431a      	orrs	r2, r3
 8001b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b5c:	695b      	ldr	r3, [r3, #20]
 8001b5e:	431a      	orrs	r2, r3
 8001b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001b78:	f021 010c 	bic.w	r1, r1, #12
 8001b7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001b86:	430b      	orrs	r3, r1
 8001b88:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001b8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	695b      	ldr	r3, [r3, #20]
 8001b92:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001b96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b9a:	6999      	ldr	r1, [r3, #24]
 8001b9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	ea40 0301 	orr.w	r3, r0, r1
 8001ba6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	4b8f      	ldr	r3, [pc, #572]	; (8001dec <UART_SetConfig+0x2cc>)
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	d005      	beq.n	8001bc0 <UART_SetConfig+0xa0>
 8001bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	4b8d      	ldr	r3, [pc, #564]	; (8001df0 <UART_SetConfig+0x2d0>)
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d104      	bne.n	8001bca <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001bc0:	f7ff f9b8 	bl	8000f34 <HAL_RCC_GetPCLK2Freq>
 8001bc4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001bc8:	e003      	b.n	8001bd2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001bca:	f7ff f99f 	bl	8000f0c <HAL_RCC_GetPCLK1Freq>
 8001bce:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001bd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001bd6:	69db      	ldr	r3, [r3, #28]
 8001bd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001bdc:	f040 810c 	bne.w	8001df8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001be0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001be4:	2200      	movs	r2, #0
 8001be6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001bea:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001bee:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001bf2:	4622      	mov	r2, r4
 8001bf4:	462b      	mov	r3, r5
 8001bf6:	1891      	adds	r1, r2, r2
 8001bf8:	65b9      	str	r1, [r7, #88]	; 0x58
 8001bfa:	415b      	adcs	r3, r3
 8001bfc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001bfe:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001c02:	4621      	mov	r1, r4
 8001c04:	eb12 0801 	adds.w	r8, r2, r1
 8001c08:	4629      	mov	r1, r5
 8001c0a:	eb43 0901 	adc.w	r9, r3, r1
 8001c0e:	f04f 0200 	mov.w	r2, #0
 8001c12:	f04f 0300 	mov.w	r3, #0
 8001c16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c22:	4690      	mov	r8, r2
 8001c24:	4699      	mov	r9, r3
 8001c26:	4623      	mov	r3, r4
 8001c28:	eb18 0303 	adds.w	r3, r8, r3
 8001c2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001c30:	462b      	mov	r3, r5
 8001c32:	eb49 0303 	adc.w	r3, r9, r3
 8001c36:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001c3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001c3e:	685b      	ldr	r3, [r3, #4]
 8001c40:	2200      	movs	r2, #0
 8001c42:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001c46:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001c4a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001c4e:	460b      	mov	r3, r1
 8001c50:	18db      	adds	r3, r3, r3
 8001c52:	653b      	str	r3, [r7, #80]	; 0x50
 8001c54:	4613      	mov	r3, r2
 8001c56:	eb42 0303 	adc.w	r3, r2, r3
 8001c5a:	657b      	str	r3, [r7, #84]	; 0x54
 8001c5c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001c60:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001c64:	f7fe fab8 	bl	80001d8 <__aeabi_uldivmod>
 8001c68:	4602      	mov	r2, r0
 8001c6a:	460b      	mov	r3, r1
 8001c6c:	4b61      	ldr	r3, [pc, #388]	; (8001df4 <UART_SetConfig+0x2d4>)
 8001c6e:	fba3 2302 	umull	r2, r3, r3, r2
 8001c72:	095b      	lsrs	r3, r3, #5
 8001c74:	011c      	lsls	r4, r3, #4
 8001c76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001c80:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001c84:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001c88:	4642      	mov	r2, r8
 8001c8a:	464b      	mov	r3, r9
 8001c8c:	1891      	adds	r1, r2, r2
 8001c8e:	64b9      	str	r1, [r7, #72]	; 0x48
 8001c90:	415b      	adcs	r3, r3
 8001c92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c94:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001c98:	4641      	mov	r1, r8
 8001c9a:	eb12 0a01 	adds.w	sl, r2, r1
 8001c9e:	4649      	mov	r1, r9
 8001ca0:	eb43 0b01 	adc.w	fp, r3, r1
 8001ca4:	f04f 0200 	mov.w	r2, #0
 8001ca8:	f04f 0300 	mov.w	r3, #0
 8001cac:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001cb0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001cb4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001cb8:	4692      	mov	sl, r2
 8001cba:	469b      	mov	fp, r3
 8001cbc:	4643      	mov	r3, r8
 8001cbe:	eb1a 0303 	adds.w	r3, sl, r3
 8001cc2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001cc6:	464b      	mov	r3, r9
 8001cc8:	eb4b 0303 	adc.w	r3, fp, r3
 8001ccc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001cd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001cdc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001ce0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	18db      	adds	r3, r3, r3
 8001ce8:	643b      	str	r3, [r7, #64]	; 0x40
 8001cea:	4613      	mov	r3, r2
 8001cec:	eb42 0303 	adc.w	r3, r2, r3
 8001cf0:	647b      	str	r3, [r7, #68]	; 0x44
 8001cf2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001cf6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001cfa:	f7fe fa6d 	bl	80001d8 <__aeabi_uldivmod>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	460b      	mov	r3, r1
 8001d02:	4611      	mov	r1, r2
 8001d04:	4b3b      	ldr	r3, [pc, #236]	; (8001df4 <UART_SetConfig+0x2d4>)
 8001d06:	fba3 2301 	umull	r2, r3, r3, r1
 8001d0a:	095b      	lsrs	r3, r3, #5
 8001d0c:	2264      	movs	r2, #100	; 0x64
 8001d0e:	fb02 f303 	mul.w	r3, r2, r3
 8001d12:	1acb      	subs	r3, r1, r3
 8001d14:	00db      	lsls	r3, r3, #3
 8001d16:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001d1a:	4b36      	ldr	r3, [pc, #216]	; (8001df4 <UART_SetConfig+0x2d4>)
 8001d1c:	fba3 2302 	umull	r2, r3, r3, r2
 8001d20:	095b      	lsrs	r3, r3, #5
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001d28:	441c      	add	r4, r3
 8001d2a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001d34:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001d38:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001d3c:	4642      	mov	r2, r8
 8001d3e:	464b      	mov	r3, r9
 8001d40:	1891      	adds	r1, r2, r2
 8001d42:	63b9      	str	r1, [r7, #56]	; 0x38
 8001d44:	415b      	adcs	r3, r3
 8001d46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d48:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001d4c:	4641      	mov	r1, r8
 8001d4e:	1851      	adds	r1, r2, r1
 8001d50:	6339      	str	r1, [r7, #48]	; 0x30
 8001d52:	4649      	mov	r1, r9
 8001d54:	414b      	adcs	r3, r1
 8001d56:	637b      	str	r3, [r7, #52]	; 0x34
 8001d58:	f04f 0200 	mov.w	r2, #0
 8001d5c:	f04f 0300 	mov.w	r3, #0
 8001d60:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001d64:	4659      	mov	r1, fp
 8001d66:	00cb      	lsls	r3, r1, #3
 8001d68:	4651      	mov	r1, sl
 8001d6a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001d6e:	4651      	mov	r1, sl
 8001d70:	00ca      	lsls	r2, r1, #3
 8001d72:	4610      	mov	r0, r2
 8001d74:	4619      	mov	r1, r3
 8001d76:	4603      	mov	r3, r0
 8001d78:	4642      	mov	r2, r8
 8001d7a:	189b      	adds	r3, r3, r2
 8001d7c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001d80:	464b      	mov	r3, r9
 8001d82:	460a      	mov	r2, r1
 8001d84:	eb42 0303 	adc.w	r3, r2, r3
 8001d88:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001d8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	2200      	movs	r2, #0
 8001d94:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001d98:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001d9c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001da0:	460b      	mov	r3, r1
 8001da2:	18db      	adds	r3, r3, r3
 8001da4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001da6:	4613      	mov	r3, r2
 8001da8:	eb42 0303 	adc.w	r3, r2, r3
 8001dac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001dae:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001db2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001db6:	f7fe fa0f 	bl	80001d8 <__aeabi_uldivmod>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4b0d      	ldr	r3, [pc, #52]	; (8001df4 <UART_SetConfig+0x2d4>)
 8001dc0:	fba3 1302 	umull	r1, r3, r3, r2
 8001dc4:	095b      	lsrs	r3, r3, #5
 8001dc6:	2164      	movs	r1, #100	; 0x64
 8001dc8:	fb01 f303 	mul.w	r3, r1, r3
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	00db      	lsls	r3, r3, #3
 8001dd0:	3332      	adds	r3, #50	; 0x32
 8001dd2:	4a08      	ldr	r2, [pc, #32]	; (8001df4 <UART_SetConfig+0x2d4>)
 8001dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd8:	095b      	lsrs	r3, r3, #5
 8001dda:	f003 0207 	and.w	r2, r3, #7
 8001dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	4422      	add	r2, r4
 8001de6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001de8:	e106      	b.n	8001ff8 <UART_SetConfig+0x4d8>
 8001dea:	bf00      	nop
 8001dec:	40011000 	.word	0x40011000
 8001df0:	40011400 	.word	0x40011400
 8001df4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001df8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001e02:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001e06:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001e0a:	4642      	mov	r2, r8
 8001e0c:	464b      	mov	r3, r9
 8001e0e:	1891      	adds	r1, r2, r2
 8001e10:	6239      	str	r1, [r7, #32]
 8001e12:	415b      	adcs	r3, r3
 8001e14:	627b      	str	r3, [r7, #36]	; 0x24
 8001e16:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001e1a:	4641      	mov	r1, r8
 8001e1c:	1854      	adds	r4, r2, r1
 8001e1e:	4649      	mov	r1, r9
 8001e20:	eb43 0501 	adc.w	r5, r3, r1
 8001e24:	f04f 0200 	mov.w	r2, #0
 8001e28:	f04f 0300 	mov.w	r3, #0
 8001e2c:	00eb      	lsls	r3, r5, #3
 8001e2e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e32:	00e2      	lsls	r2, r4, #3
 8001e34:	4614      	mov	r4, r2
 8001e36:	461d      	mov	r5, r3
 8001e38:	4643      	mov	r3, r8
 8001e3a:	18e3      	adds	r3, r4, r3
 8001e3c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001e40:	464b      	mov	r3, r9
 8001e42:	eb45 0303 	adc.w	r3, r5, r3
 8001e46:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001e4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001e56:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001e5a:	f04f 0200 	mov.w	r2, #0
 8001e5e:	f04f 0300 	mov.w	r3, #0
 8001e62:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001e66:	4629      	mov	r1, r5
 8001e68:	008b      	lsls	r3, r1, #2
 8001e6a:	4621      	mov	r1, r4
 8001e6c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e70:	4621      	mov	r1, r4
 8001e72:	008a      	lsls	r2, r1, #2
 8001e74:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8001e78:	f7fe f9ae 	bl	80001d8 <__aeabi_uldivmod>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	460b      	mov	r3, r1
 8001e80:	4b60      	ldr	r3, [pc, #384]	; (8002004 <UART_SetConfig+0x4e4>)
 8001e82:	fba3 2302 	umull	r2, r3, r3, r2
 8001e86:	095b      	lsrs	r3, r3, #5
 8001e88:	011c      	lsls	r4, r3, #4
 8001e8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001e8e:	2200      	movs	r2, #0
 8001e90:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001e94:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001e98:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001e9c:	4642      	mov	r2, r8
 8001e9e:	464b      	mov	r3, r9
 8001ea0:	1891      	adds	r1, r2, r2
 8001ea2:	61b9      	str	r1, [r7, #24]
 8001ea4:	415b      	adcs	r3, r3
 8001ea6:	61fb      	str	r3, [r7, #28]
 8001ea8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001eac:	4641      	mov	r1, r8
 8001eae:	1851      	adds	r1, r2, r1
 8001eb0:	6139      	str	r1, [r7, #16]
 8001eb2:	4649      	mov	r1, r9
 8001eb4:	414b      	adcs	r3, r1
 8001eb6:	617b      	str	r3, [r7, #20]
 8001eb8:	f04f 0200 	mov.w	r2, #0
 8001ebc:	f04f 0300 	mov.w	r3, #0
 8001ec0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001ec4:	4659      	mov	r1, fp
 8001ec6:	00cb      	lsls	r3, r1, #3
 8001ec8:	4651      	mov	r1, sl
 8001eca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ece:	4651      	mov	r1, sl
 8001ed0:	00ca      	lsls	r2, r1, #3
 8001ed2:	4610      	mov	r0, r2
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	4642      	mov	r2, r8
 8001eda:	189b      	adds	r3, r3, r2
 8001edc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001ee0:	464b      	mov	r3, r9
 8001ee2:	460a      	mov	r2, r1
 8001ee4:	eb42 0303 	adc.w	r3, r2, r3
 8001ee8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	67bb      	str	r3, [r7, #120]	; 0x78
 8001ef6:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001ef8:	f04f 0200 	mov.w	r2, #0
 8001efc:	f04f 0300 	mov.w	r3, #0
 8001f00:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8001f04:	4649      	mov	r1, r9
 8001f06:	008b      	lsls	r3, r1, #2
 8001f08:	4641      	mov	r1, r8
 8001f0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001f0e:	4641      	mov	r1, r8
 8001f10:	008a      	lsls	r2, r1, #2
 8001f12:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001f16:	f7fe f95f 	bl	80001d8 <__aeabi_uldivmod>
 8001f1a:	4602      	mov	r2, r0
 8001f1c:	460b      	mov	r3, r1
 8001f1e:	4611      	mov	r1, r2
 8001f20:	4b38      	ldr	r3, [pc, #224]	; (8002004 <UART_SetConfig+0x4e4>)
 8001f22:	fba3 2301 	umull	r2, r3, r3, r1
 8001f26:	095b      	lsrs	r3, r3, #5
 8001f28:	2264      	movs	r2, #100	; 0x64
 8001f2a:	fb02 f303 	mul.w	r3, r2, r3
 8001f2e:	1acb      	subs	r3, r1, r3
 8001f30:	011b      	lsls	r3, r3, #4
 8001f32:	3332      	adds	r3, #50	; 0x32
 8001f34:	4a33      	ldr	r2, [pc, #204]	; (8002004 <UART_SetConfig+0x4e4>)
 8001f36:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3a:	095b      	lsrs	r3, r3, #5
 8001f3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f40:	441c      	add	r4, r3
 8001f42:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001f46:	2200      	movs	r2, #0
 8001f48:	673b      	str	r3, [r7, #112]	; 0x70
 8001f4a:	677a      	str	r2, [r7, #116]	; 0x74
 8001f4c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8001f50:	4642      	mov	r2, r8
 8001f52:	464b      	mov	r3, r9
 8001f54:	1891      	adds	r1, r2, r2
 8001f56:	60b9      	str	r1, [r7, #8]
 8001f58:	415b      	adcs	r3, r3
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f60:	4641      	mov	r1, r8
 8001f62:	1851      	adds	r1, r2, r1
 8001f64:	6039      	str	r1, [r7, #0]
 8001f66:	4649      	mov	r1, r9
 8001f68:	414b      	adcs	r3, r1
 8001f6a:	607b      	str	r3, [r7, #4]
 8001f6c:	f04f 0200 	mov.w	r2, #0
 8001f70:	f04f 0300 	mov.w	r3, #0
 8001f74:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001f78:	4659      	mov	r1, fp
 8001f7a:	00cb      	lsls	r3, r1, #3
 8001f7c:	4651      	mov	r1, sl
 8001f7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001f82:	4651      	mov	r1, sl
 8001f84:	00ca      	lsls	r2, r1, #3
 8001f86:	4610      	mov	r0, r2
 8001f88:	4619      	mov	r1, r3
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	4642      	mov	r2, r8
 8001f8e:	189b      	adds	r3, r3, r2
 8001f90:	66bb      	str	r3, [r7, #104]	; 0x68
 8001f92:	464b      	mov	r3, r9
 8001f94:	460a      	mov	r2, r1
 8001f96:	eb42 0303 	adc.w	r3, r2, r3
 8001f9a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001fa0:	685b      	ldr	r3, [r3, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	663b      	str	r3, [r7, #96]	; 0x60
 8001fa6:	667a      	str	r2, [r7, #100]	; 0x64
 8001fa8:	f04f 0200 	mov.w	r2, #0
 8001fac:	f04f 0300 	mov.w	r3, #0
 8001fb0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8001fb4:	4649      	mov	r1, r9
 8001fb6:	008b      	lsls	r3, r1, #2
 8001fb8:	4641      	mov	r1, r8
 8001fba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001fbe:	4641      	mov	r1, r8
 8001fc0:	008a      	lsls	r2, r1, #2
 8001fc2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001fc6:	f7fe f907 	bl	80001d8 <__aeabi_uldivmod>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	460b      	mov	r3, r1
 8001fce:	4b0d      	ldr	r3, [pc, #52]	; (8002004 <UART_SetConfig+0x4e4>)
 8001fd0:	fba3 1302 	umull	r1, r3, r3, r2
 8001fd4:	095b      	lsrs	r3, r3, #5
 8001fd6:	2164      	movs	r1, #100	; 0x64
 8001fd8:	fb01 f303 	mul.w	r3, r1, r3
 8001fdc:	1ad3      	subs	r3, r2, r3
 8001fde:	011b      	lsls	r3, r3, #4
 8001fe0:	3332      	adds	r3, #50	; 0x32
 8001fe2:	4a08      	ldr	r2, [pc, #32]	; (8002004 <UART_SetConfig+0x4e4>)
 8001fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe8:	095b      	lsrs	r3, r3, #5
 8001fea:	f003 020f 	and.w	r2, r3, #15
 8001fee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4422      	add	r2, r4
 8001ff6:	609a      	str	r2, [r3, #8]
}
 8001ff8:	bf00      	nop
 8001ffa:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001ffe:	46bd      	mov	sp, r7
 8002000:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002004:	51eb851f 	.word	0x51eb851f

08002008 <__libc_init_array>:
 8002008:	b570      	push	{r4, r5, r6, lr}
 800200a:	4d0d      	ldr	r5, [pc, #52]	; (8002040 <__libc_init_array+0x38>)
 800200c:	4c0d      	ldr	r4, [pc, #52]	; (8002044 <__libc_init_array+0x3c>)
 800200e:	1b64      	subs	r4, r4, r5
 8002010:	10a4      	asrs	r4, r4, #2
 8002012:	2600      	movs	r6, #0
 8002014:	42a6      	cmp	r6, r4
 8002016:	d109      	bne.n	800202c <__libc_init_array+0x24>
 8002018:	4d0b      	ldr	r5, [pc, #44]	; (8002048 <__libc_init_array+0x40>)
 800201a:	4c0c      	ldr	r4, [pc, #48]	; (800204c <__libc_init_array+0x44>)
 800201c:	f000 f818 	bl	8002050 <_init>
 8002020:	1b64      	subs	r4, r4, r5
 8002022:	10a4      	asrs	r4, r4, #2
 8002024:	2600      	movs	r6, #0
 8002026:	42a6      	cmp	r6, r4
 8002028:	d105      	bne.n	8002036 <__libc_init_array+0x2e>
 800202a:	bd70      	pop	{r4, r5, r6, pc}
 800202c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002030:	4798      	blx	r3
 8002032:	3601      	adds	r6, #1
 8002034:	e7ee      	b.n	8002014 <__libc_init_array+0xc>
 8002036:	f855 3b04 	ldr.w	r3, [r5], #4
 800203a:	4798      	blx	r3
 800203c:	3601      	adds	r6, #1
 800203e:	e7f2      	b.n	8002026 <__libc_init_array+0x1e>
 8002040:	08002098 	.word	0x08002098
 8002044:	08002098 	.word	0x08002098
 8002048:	08002098 	.word	0x08002098
 800204c:	0800209c 	.word	0x0800209c

08002050 <_init>:
 8002050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002052:	bf00      	nop
 8002054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002056:	bc08      	pop	{r3}
 8002058:	469e      	mov	lr, r3
 800205a:	4770      	bx	lr

0800205c <_fini>:
 800205c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800205e:	bf00      	nop
 8002060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002062:	bc08      	pop	{r3}
 8002064:	469e      	mov	lr, r3
 8002066:	4770      	bx	lr
