{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686588266667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus Prime " "Running Quartus Prime Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686588266669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 12 13:44:26 2023 " "Processing started: Mon Jun 12 13:44:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686588266669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1686588266669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proj-03 -c Proj-03 --analyze_file=\"C:/Users/Adriel Cassimiro/Documents/VFSD-03/Proj-03.sv\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proj-03 -c Proj-03 --analyze_file=\"C:/Users/Adriel Cassimiro/Documents/VFSD-03/Proj-03.sv\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1686588266670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1686588267843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1686588267843 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "dataout controle_adc.sv(12) " "Verilog HDL error at controle_adc.sv(12): object dataout declared in a list of port declarations cannot be redeclared within the module body" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 12 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Design Software" 0 -1 1686588292710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adc_sck ADC_SCK controle_adc.sv(3) " "Verilog HDL Declaration information at controle_adc.sv(3): object \"adc_sck\" differs only in case from object \"ADC_SCK\" in the same scope" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1686588292712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adc_convst ADC_CONVST controle_adc.sv(4) " "Verilog HDL Declaration information at controle_adc.sv(4): object \"adc_convst\" differs only in case from object \"ADC_CONVST\" in the same scope" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1686588292712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "adc_sdi ADC_SDI controle_adc.sv(6) " "Verilog HDL Declaration information at controle_adc.sv(6): object \"adc_sdi\" differs only in case from object \"ADC_SDI\" in the same scope" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1686588292712 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "controle_adc controle_adc.sv(1) " "Ignored design unit \"controle_adc\" at controle_adc.sv(1) due to previous errors" {  } { { "controle_adc.sv" "" { Text "C:/Users/Adriel Cassimiro/Documents/VFSD-03/controle_adc.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1686588292713 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 2 s 1  Quartus Prime " "Quartus Prime Analyze Current File was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686588292720 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 12 13:44:52 2023 " "Processing ended: Mon Jun 12 13:44:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686588292720 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686588292720 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686588292720 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1686588292720 ""}
