// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/29/2025 12:02:31"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_fpga (
	SW,
	KEY,
	CLOCK_50,
	ARDUINO_IO,
	HEX5,
	HEX4,
	HEX3,
	HEX2,
	HEX1,
	HEX0,
	LEDR);
input 	[9:0] SW;
input 	[1:0] KEY;
input 	CLOCK_50;
inout 	[15:0] ARDUINO_IO;
output 	[6:0] HEX5;
output 	[6:0] HEX4;
output 	[6:0] HEX3;
output 	[6:0] HEX2;
output 	[6:0] HEX1;
output 	[6:0] HEX0;
output 	[9:0] LEDR;

// Design Ports Information
// KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[1]~input_o ;
wire \ARDUINO_IO[2]~input_o ;
wire \ARDUINO_IO[3]~input_o ;
wire \ARDUINO_IO[4]~input_o ;
wire \ARDUINO_IO[5]~input_o ;
wire \ARDUINO_IO[6]~input_o ;
wire \ARDUINO_IO[7]~input_o ;
wire \ARDUINO_IO[8]~input_o ;
wire \ARDUINO_IO[9]~input_o ;
wire \ARDUINO_IO[10]~input_o ;
wire \ARDUINO_IO[11]~input_o ;
wire \ARDUINO_IO[12]~input_o ;
wire \ARDUINO_IO[13]~input_o ;
wire \ARDUINO_IO[14]~input_o ;
wire \ARDUINO_IO[15]~input_o ;
wire \ARDUINO_IO[1]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \ARDUINO_IO[2]~output_o ;
wire \ARDUINO_IO[3]~output_o ;
wire \ARDUINO_IO[4]~output_o ;
wire \ARDUINO_IO[5]~output_o ;
wire \ARDUINO_IO[6]~output_o ;
wire \ARDUINO_IO[7]~output_o ;
wire \ARDUINO_IO[8]~output_o ;
wire \ARDUINO_IO[9]~output_o ;
wire \ARDUINO_IO[10]~output_o ;
wire \ARDUINO_IO[11]~output_o ;
wire \ARDUINO_IO[12]~output_o ;
wire \ARDUINO_IO[13]~output_o ;
wire \ARDUINO_IO[14]~output_o ;
wire \ARDUINO_IO[15]~output_o ;
wire \ARDUINO_IO[0]~output_o ;
wire \ARDUINO_IO[1]~output_o ;
wire \HEX5[0]~output_o ;
wire \HEX5[1]~output_o ;
wire \HEX5[2]~output_o ;
wire \HEX5[3]~output_o ;
wire \HEX5[4]~output_o ;
wire \HEX5[5]~output_o ;
wire \HEX5[6]~output_o ;
wire \HEX4[0]~output_o ;
wire \HEX4[1]~output_o ;
wire \HEX4[2]~output_o ;
wire \HEX4[3]~output_o ;
wire \HEX4[4]~output_o ;
wire \HEX4[5]~output_o ;
wire \HEX4[6]~output_o ;
wire \HEX3[0]~output_o ;
wire \HEX3[1]~output_o ;
wire \HEX3[2]~output_o ;
wire \HEX3[3]~output_o ;
wire \HEX3[4]~output_o ;
wire \HEX3[5]~output_o ;
wire \HEX3[6]~output_o ;
wire \HEX2[0]~output_o ;
wire \HEX2[1]~output_o ;
wire \HEX2[2]~output_o ;
wire \HEX2[3]~output_o ;
wire \HEX2[4]~output_o ;
wire \HEX2[5]~output_o ;
wire \HEX2[6]~output_o ;
wire \HEX1[0]~output_o ;
wire \HEX1[1]~output_o ;
wire \HEX1[2]~output_o ;
wire \HEX1[3]~output_o ;
wire \HEX1[4]~output_o ;
wire \HEX1[5]~output_o ;
wire \HEX1[6]~output_o ;
wire \HEX0[0]~output_o ;
wire \HEX0[1]~output_o ;
wire \HEX0[2]~output_o ;
wire \HEX0[3]~output_o ;
wire \HEX0[4]~output_o ;
wire \HEX0[5]~output_o ;
wire \HEX0[6]~output_o ;
wire \LEDR[0]~output_o ;
wire \LEDR[1]~output_o ;
wire \LEDR[2]~output_o ;
wire \LEDR[3]~output_o ;
wire \LEDR[4]~output_o ;
wire \LEDR[5]~output_o ;
wire \LEDR[6]~output_o ;
wire \LEDR[7]~output_o ;
wire \LEDR[8]~output_o ;
wire \LEDR[9]~output_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \SW[9]~input_o ;
wire \SW[8]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \SW[5]~input_o ;
wire \SW[4]~input_o ;
wire \SW[3]~input_o ;
wire \SW[2]~input_o ;
wire \SW[1]~input_o ;
wire \SW[0]~input_o ;
wire \uart0|UART_RX1|Add2~1 ;
wire \uart0|UART_RX1|Add2~3 ;
wire \uart0|UART_RX1|Add2~5 ;
wire \uart0|UART_RX1|Add2~7 ;
wire \uart0|UART_RX1|Add2~9 ;
wire \uart0|UART_RX1|Add2~11 ;
wire \uart0|UART_RX1|Add2~13 ;
wire \uart0|UART_RX1|Add2~15 ;
wire \uart0|UART_RX1|Add2~17 ;
wire \uart0|UART_RX1|Add2~19 ;
wire \uart0|UART_RX1|Add2~20_combout ;
wire \KEY[0]~input_o ;
wire \ARDUINO_IO[0]~input_o ;
wire \uart0|UART_RX1|regInMeta~feeder_combout ;
wire \uart0|UART_RX1|regInMeta~q ;
wire \uart0|UART_RX1|regIn~feeder_combout ;
wire \uart0|UART_RX1|regIn~q ;
wire \uart0|UART_RX1|Add2~18_combout ;
wire \uart0|UART_RX1|clkCount[0]~10_combout ;
wire \uart0|UART_RX1|Add2~10_combout ;
wire \uart0|UART_RX1|Add2~12_combout ;
wire \uart0|UART_RX1|Equal0~4_combout ;
wire \uart0|UART_RX1|Equal0~0_combout ;
wire \uart0|UART_RX1|Add2~8_combout ;
wire \uart0|UART_RX1|Add2~4_combout ;
wire \uart0|UART_RX1|Add2~2_combout ;
wire \uart0|UART_RX1|Equal0~1_combout ;
wire \uart0|UART_RX1|Add2~6_combout ;
wire \uart0|UART_RX1|Equal0~2_combout ;
wire \uart0|UART_RX1|Equal0~3_combout ;
wire \uart0|UART_RX1|Add2~14_combout ;
wire \uart0|UART_RX1|Add2~16_combout ;
wire \uart0|UART_RX1|Equal0~5_combout ;
wire \uart0|UART_RX1|Equal0~6_combout ;
wire \uart0|UART_RX1|index~4_combout ;
wire \uart0|UART_RX1|index[2]~5_combout ;
wire \uart0|UART_RX1|index[2]~6_combout ;
wire \uart0|UART_RX1|index~7_combout ;
wire \uart0|UART_RX1|Add1~0_combout ;
wire \uart0|UART_RX1|index~10_combout ;
wire \uart0|UART_RX1|Selector14~0_combout ;
wire \uart0|UART_RX1|index[2]~8_combout ;
wire \uart0|UART_RX1|index[3]~9_combout ;
wire \uart0|UART_RX1|Selector26~0_combout ;
wire \uart0|UART_RX1|Selector25~0_combout ;
wire \uart0|UART_RX1|state.RECEIVE~q ;
wire \uart0|UART_RX1|clkCount[6]~30_combout ;
wire \uart0|UART_RX1|clkCount[6]~31_combout ;
wire \uart0|UART_RX1|clkCount[6]~32_combout ;
wire \uart0|UART_RX1|clkCount[0]~11 ;
wire \uart0|UART_RX1|clkCount[1]~12_combout ;
wire \uart0|UART_RX1|clkCount[1]~13 ;
wire \uart0|UART_RX1|clkCount[2]~14_combout ;
wire \uart0|UART_RX1|clkCount[2]~15 ;
wire \uart0|UART_RX1|clkCount[3]~16_combout ;
wire \uart0|UART_RX1|clkCount[3]~17 ;
wire \uart0|UART_RX1|clkCount[4]~18_combout ;
wire \uart0|UART_RX1|clkCount[4]~19 ;
wire \uart0|UART_RX1|clkCount[5]~20_combout ;
wire \uart0|UART_RX1|clkCount[5]~21 ;
wire \uart0|UART_RX1|clkCount[6]~22_combout ;
wire \uart0|UART_RX1|clkCount[6]~23 ;
wire \uart0|UART_RX1|clkCount[7]~24_combout ;
wire \uart0|UART_RX1|clkCount[7]~25 ;
wire \uart0|UART_RX1|clkCount[8]~26_combout ;
wire \uart0|UART_RX1|clkCount[8]~27 ;
wire \uart0|UART_RX1|clkCount[9]~28_combout ;
wire \uart0|UART_RX1|Add2~0_combout ;
wire \uart0|UART_RX1|LessThan3~1_cout ;
wire \uart0|UART_RX1|LessThan3~3_cout ;
wire \uart0|UART_RX1|LessThan3~5_cout ;
wire \uart0|UART_RX1|LessThan3~7_cout ;
wire \uart0|UART_RX1|LessThan3~9_cout ;
wire \uart0|UART_RX1|LessThan3~11_cout ;
wire \uart0|UART_RX1|LessThan3~13_cout ;
wire \uart0|UART_RX1|LessThan3~15_cout ;
wire \uart0|UART_RX1|LessThan3~17_cout ;
wire \uart0|UART_RX1|LessThan3~18_combout ;
wire \uart0|UART_RX1|LessThan3~20_combout ;
wire \uart0|UART_RX1|Selector26~1_combout ;
wire \uart0|UART_RX1|state.DONE~q ;
wire \uart0|UART_RX1|Selector23~0_combout ;
wire \uart0|UART_RX1|state~8_combout ;
wire \uart0|UART_RX1|state.IDLE~q ;
wire \uart0|UART_RX1|Selector24~0_combout ;
wire \uart0|UART_RX1|state.START~q ;
wire \uart0|UART_RX1|Selector22~0_combout ;
wire \uart0|UART_RX1|dataDone~q ;
wire \uart0|UART_TX1|state~6_combout ;
wire \uart0|UART_TX1|state.IDLE~q ;
wire \uart0|UART_TX1|clkCount[0]~12_combout ;
wire \uart0|UART_TX1|clkCount[1]~32_combout ;
wire \uart0|UART_TX1|clkCount[0]~13 ;
wire \uart0|UART_TX1|clkCount[1]~14_combout ;
wire \uart0|UART_TX1|clkCount[1]~15 ;
wire \uart0|UART_TX1|clkCount[2]~16_combout ;
wire \uart0|UART_TX1|clkCount[2]~17 ;
wire \uart0|UART_TX1|clkCount[3]~18_combout ;
wire \uart0|UART_TX1|clkCount[3]~19 ;
wire \uart0|UART_TX1|clkCount[4]~20_combout ;
wire \uart0|UART_TX1|clkCount[4]~21 ;
wire \uart0|UART_TX1|clkCount[5]~22_combout ;
wire \uart0|UART_TX1|clkCount[5]~23 ;
wire \uart0|UART_TX1|clkCount[6]~24_combout ;
wire \uart0|UART_TX1|clkCount[6]~25 ;
wire \uart0|UART_TX1|clkCount[7]~26_combout ;
wire \uart0|UART_TX1|clkCount[7]~27 ;
wire \uart0|UART_TX1|clkCount[8]~28_combout ;
wire \uart0|UART_TX1|clkCount[8]~29 ;
wire \uart0|UART_TX1|clkCount[9]~30_combout ;
wire \uart0|UART_TX1|LessThan0~1_cout ;
wire \uart0|UART_TX1|LessThan0~3_cout ;
wire \uart0|UART_TX1|LessThan0~5_cout ;
wire \uart0|UART_TX1|LessThan0~7_cout ;
wire \uart0|UART_TX1|LessThan0~9_cout ;
wire \uart0|UART_TX1|LessThan0~11_cout ;
wire \uart0|UART_TX1|LessThan0~13_cout ;
wire \uart0|UART_TX1|LessThan0~15_cout ;
wire \uart0|UART_TX1|LessThan0~17_cout ;
wire \uart0|UART_TX1|LessThan0~18_combout ;
wire \uart0|UART_TX1|index[2]~3_combout ;
wire \uart0|UART_TX1|index[0]~7_combout ;
wire \uart0|UART_TX1|index[1]~5_combout ;
wire \uart0|UART_TX1|Add2~0_combout ;
wire \uart0|UART_TX1|index[2]~4_combout ;
wire \uart0|UART_TX1|Add2~1_combout ;
wire \uart0|UART_TX1|index[3]~6_combout ;
wire \uart0|UART_TX1|Equal0~0_combout ;
wire \uart0|UART_TX1|Selector4~0_combout ;
wire \uart0|UART_TX1|Selector4~1_combout ;
wire \uart0|UART_TX1|state.TRANSMIT~q ;
wire \uart0|UART_TX1|index[2]~2_combout ;
wire \uart0|UART_TX1|state~5_combout ;
wire \uart0|UART_TX1|state.DONE~q ;
wire \uart0|UART_RX1|Selector19~0_combout ;
wire \uart0|UART_RX1|Selector19~1_combout ;
wire \uart0|UART_RX1|Selector21~1_combout ;
wire \uart0|UART_RX1|Selector19~2_combout ;
wire \uart0|UART_RX1|Selector17~4_combout ;
wire \uart0|UART_RX1|Selector21~3_combout ;
wire \uart0|UART_RX1|Selector19~3_combout ;
wire \uart0|UART_RX1|RXout[4]~0_combout ;
wire \uart0|UART_TX1|packet[3]~feeder_combout ;
wire \uart0|UART_TX1|packet[8]~0_combout ;
wire \uart0|UART_RX1|Selector20~0_combout ;
wire \uart0|UART_RX1|Selector16~1_combout ;
wire \uart0|UART_RX1|Selector20~1_combout ;
wire \uart0|UART_RX1|Selector20~2_combout ;
wire \uart0|UART_RX1|RXout[1]~feeder_combout ;
wire \uart0|UART_TX1|Selector0~1_combout ;
wire \uart0|UART_RX1|Selector21~0_combout ;
wire \uart0|UART_RX1|Selector17~1_combout ;
wire \uart0|UART_RX1|Selector21~2_combout ;
wire \uart0|UART_RX1|Selector21~4_combout ;
wire \uart0|UART_TX1|packet[1]~feeder_combout ;
wire \uart0|UART_RX1|dataOut~0_combout ;
wire \uart0|UART_RX1|Selector14~1_combout ;
wire \uart0|UART_RX1|Selector14~2_combout ;
wire \uart0|UART_TX1|Selector0~0_combout ;
wire \uart0|UART_TX1|Selector0~2_combout ;
wire \uart0|UART_RX1|Selector16~0_combout ;
wire \uart0|UART_RX1|Selector16~2_combout ;
wire \uart0|UART_RX1|Selector16~3_combout ;
wire \uart0|UART_RX1|Selector17~5_combout ;
wire \uart0|UART_RX1|Selector16~4_combout ;
wire \uart0|UART_TX1|packet[6]~feeder_combout ;
wire \uart0|UART_RX1|Selector15~0_combout ;
wire \uart0|UART_RX1|Selector15~1_combout ;
wire \uart0|UART_RX1|Selector15~2_combout ;
wire \uart0|UART_RX1|RXout[6]~feeder_combout ;
wire \uart0|UART_RX1|Selector17~0_combout ;
wire \uart0|UART_RX1|Selector17~2_combout ;
wire \uart0|UART_RX1|Selector17~3_combout ;
wire \uart0|UART_RX1|Selector17~6_combout ;
wire \uart0|UART_TX1|packet[5]~feeder_combout ;
wire \uart0|UART_RX1|Selector18~0_combout ;
wire \uart0|UART_RX1|Selector18~1_combout ;
wire \uart0|UART_RX1|Selector18~2_combout ;
wire \uart0|UART_TX1|Mux0~0_combout ;
wire \uart0|UART_TX1|Mux0~1_combout ;
wire \uart0|UART_TX1|Selector0~3_combout ;
wire \uart0|UART_TX1|Selector0~4_combout ;
wire \uart0|UART_TX1|TXout~q ;
wire \H1|WideOr6~0_combout ;
wire \H1|WideOr5~0_combout ;
wire \H1|WideOr4~0_combout ;
wire \H1|WideOr3~0_combout ;
wire \H1|WideOr2~0_combout ;
wire \H1|WideOr1~0_combout ;
wire \H1|WideOr0~0_combout ;
wire \H0|WideOr6~0_combout ;
wire \H0|WideOr5~0_combout ;
wire \H0|WideOr4~0_combout ;
wire \H0|WideOr3~0_combout ;
wire \H0|WideOr2~0_combout ;
wire \H0|WideOr1~0_combout ;
wire \H0|WideOr0~0_combout ;
wire [7:0] \uart0|UART_RX1|dataOut ;
wire [9:0] \uart0|UART_RX1|clkCount ;
wire [3:0] \uart0|UART_RX1|index ;
wire [9:0] \uart0|UART_TX1|clkCount ;
wire [7:0] \uart0|UART_RX1|RXout ;
wire [3:0] \uart0|UART_TX1|index ;
wire [9:0] \uart0|UART_TX1|packet ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y43_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[2]~output .bus_hold = "false";
defparam \ARDUINO_IO[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[3]~output .bus_hold = "false";
defparam \ARDUINO_IO[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[4]~output .bus_hold = "false";
defparam \ARDUINO_IO[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[5]~output .bus_hold = "false";
defparam \ARDUINO_IO[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[6]~output .bus_hold = "false";
defparam \ARDUINO_IO[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[7]~output .bus_hold = "false";
defparam \ARDUINO_IO[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[8]~output .bus_hold = "false";
defparam \ARDUINO_IO[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[9]~output .bus_hold = "false";
defparam \ARDUINO_IO[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[10]~output .bus_hold = "false";
defparam \ARDUINO_IO[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[11]~output .bus_hold = "false";
defparam \ARDUINO_IO[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
fiftyfivenm_io_obuf \ARDUINO_IO[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[12]~output .bus_hold = "false";
defparam \ARDUINO_IO[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
fiftyfivenm_io_obuf \ARDUINO_IO[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[13]~output .bus_hold = "false";
defparam \ARDUINO_IO[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[14]~output .bus_hold = "false";
defparam \ARDUINO_IO[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \ARDUINO_IO[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[15]~output .bus_hold = "false";
defparam \ARDUINO_IO[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \ARDUINO_IO[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[0]~output .bus_hold = "false";
defparam \ARDUINO_IO[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \ARDUINO_IO[1]~output (
	.i(\uart0|UART_TX1|TXout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ARDUINO_IO[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ARDUINO_IO[1]~output .bus_hold = "false";
defparam \ARDUINO_IO[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N9
fiftyfivenm_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N2
fiftyfivenm_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y37_N16
fiftyfivenm_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N24
fiftyfivenm_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N9
fiftyfivenm_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N16
fiftyfivenm_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y34_N2
fiftyfivenm_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N16
fiftyfivenm_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N2
fiftyfivenm_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N23
fiftyfivenm_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y42_N16
fiftyfivenm_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y45_N23
fiftyfivenm_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y40_N9
fiftyfivenm_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N16
fiftyfivenm_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N23
fiftyfivenm_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N9
fiftyfivenm_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y33_N2
fiftyfivenm_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N9
fiftyfivenm_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y41_N2
fiftyfivenm_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N16
fiftyfivenm_io_obuf \HEX3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \HEX2[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HEX2[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HEX2[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \HEX2[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \HEX2[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \HEX2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \HEX2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HEX1[0]~output (
	.i(\H1|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \HEX1[1]~output (
	.i(\H1|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \HEX1[2]~output (
	.i(\H1|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HEX1[3]~output (
	.i(\H1|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HEX1[4]~output (
	.i(\H1|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HEX1[5]~output (
	.i(\H1|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HEX1[6]~output (
	.i(!\H1|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HEX0[0]~output (
	.i(\H0|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \HEX0[1]~output (
	.i(\H0|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HEX0[2]~output (
	.i(\H0|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HEX0[3]~output (
	.i(\H0|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \HEX0[4]~output (
	.i(\H0|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HEX0[5]~output (
	.i(\H0|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HEX0[6]~output (
	.i(!\H0|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HEX0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LEDR[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .listen_to_nsleep_signal = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .listen_to_nsleep_signal = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .listen_to_nsleep_signal = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N2
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~0 (
// Equation(s):
// \uart0|UART_RX1|Add2~0_combout  = \SW[0]~input_o  $ (VCC)
// \uart0|UART_RX1|Add2~1  = CARRY(\SW[0]~input_o )

	.dataa(\SW[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Add2~0_combout ),
	.cout(\uart0|UART_RX1|Add2~1 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~0 .lut_mask = 16'h55AA;
defparam \uart0|UART_RX1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N4
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~2 (
// Equation(s):
// \uart0|UART_RX1|Add2~2_combout  = (\SW[1]~input_o  & (\uart0|UART_RX1|Add2~1  & VCC)) # (!\SW[1]~input_o  & (!\uart0|UART_RX1|Add2~1 ))
// \uart0|UART_RX1|Add2~3  = CARRY((!\SW[1]~input_o  & !\uart0|UART_RX1|Add2~1 ))

	.dataa(gnd),
	.datab(\SW[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|Add2~1 ),
	.combout(\uart0|UART_RX1|Add2~2_combout ),
	.cout(\uart0|UART_RX1|Add2~3 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~2 .lut_mask = 16'hC303;
defparam \uart0|UART_RX1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N6
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~4 (
// Equation(s):
// \uart0|UART_RX1|Add2~4_combout  = (\SW[2]~input_o  & ((GND) # (!\uart0|UART_RX1|Add2~3 ))) # (!\SW[2]~input_o  & (\uart0|UART_RX1|Add2~3  $ (GND)))
// \uart0|UART_RX1|Add2~5  = CARRY((\SW[2]~input_o ) # (!\uart0|UART_RX1|Add2~3 ))

	.dataa(\SW[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|Add2~3 ),
	.combout(\uart0|UART_RX1|Add2~4_combout ),
	.cout(\uart0|UART_RX1|Add2~5 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~4 .lut_mask = 16'h5AAF;
defparam \uart0|UART_RX1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N8
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~6 (
// Equation(s):
// \uart0|UART_RX1|Add2~6_combout  = (\SW[3]~input_o  & (\uart0|UART_RX1|Add2~5  & VCC)) # (!\SW[3]~input_o  & (!\uart0|UART_RX1|Add2~5 ))
// \uart0|UART_RX1|Add2~7  = CARRY((!\SW[3]~input_o  & !\uart0|UART_RX1|Add2~5 ))

	.dataa(\SW[3]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|Add2~5 ),
	.combout(\uart0|UART_RX1|Add2~6_combout ),
	.cout(\uart0|UART_RX1|Add2~7 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~6 .lut_mask = 16'hA505;
defparam \uart0|UART_RX1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N10
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~8 (
// Equation(s):
// \uart0|UART_RX1|Add2~8_combout  = (\SW[4]~input_o  & ((GND) # (!\uart0|UART_RX1|Add2~7 ))) # (!\SW[4]~input_o  & (\uart0|UART_RX1|Add2~7  $ (GND)))
// \uart0|UART_RX1|Add2~9  = CARRY((\SW[4]~input_o ) # (!\uart0|UART_RX1|Add2~7 ))

	.dataa(\SW[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|Add2~7 ),
	.combout(\uart0|UART_RX1|Add2~8_combout ),
	.cout(\uart0|UART_RX1|Add2~9 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~8 .lut_mask = 16'h5AAF;
defparam \uart0|UART_RX1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N12
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~10 (
// Equation(s):
// \uart0|UART_RX1|Add2~10_combout  = (\SW[5]~input_o  & (\uart0|UART_RX1|Add2~9  & VCC)) # (!\SW[5]~input_o  & (!\uart0|UART_RX1|Add2~9 ))
// \uart0|UART_RX1|Add2~11  = CARRY((!\SW[5]~input_o  & !\uart0|UART_RX1|Add2~9 ))

	.dataa(gnd),
	.datab(\SW[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|Add2~9 ),
	.combout(\uart0|UART_RX1|Add2~10_combout ),
	.cout(\uart0|UART_RX1|Add2~11 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~10 .lut_mask = 16'hC303;
defparam \uart0|UART_RX1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N14
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~12 (
// Equation(s):
// \uart0|UART_RX1|Add2~12_combout  = (\SW[6]~input_o  & ((GND) # (!\uart0|UART_RX1|Add2~11 ))) # (!\SW[6]~input_o  & (\uart0|UART_RX1|Add2~11  $ (GND)))
// \uart0|UART_RX1|Add2~13  = CARRY((\SW[6]~input_o ) # (!\uart0|UART_RX1|Add2~11 ))

	.dataa(gnd),
	.datab(\SW[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|Add2~11 ),
	.combout(\uart0|UART_RX1|Add2~12_combout ),
	.cout(\uart0|UART_RX1|Add2~13 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~12 .lut_mask = 16'h3CCF;
defparam \uart0|UART_RX1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N16
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~14 (
// Equation(s):
// \uart0|UART_RX1|Add2~14_combout  = (\SW[7]~input_o  & (\uart0|UART_RX1|Add2~13  & VCC)) # (!\SW[7]~input_o  & (!\uart0|UART_RX1|Add2~13 ))
// \uart0|UART_RX1|Add2~15  = CARRY((!\SW[7]~input_o  & !\uart0|UART_RX1|Add2~13 ))

	.dataa(\SW[7]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|Add2~13 ),
	.combout(\uart0|UART_RX1|Add2~14_combout ),
	.cout(\uart0|UART_RX1|Add2~15 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~14 .lut_mask = 16'hA505;
defparam \uart0|UART_RX1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N18
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~16 (
// Equation(s):
// \uart0|UART_RX1|Add2~16_combout  = (\SW[8]~input_o  & ((GND) # (!\uart0|UART_RX1|Add2~15 ))) # (!\SW[8]~input_o  & (\uart0|UART_RX1|Add2~15  $ (GND)))
// \uart0|UART_RX1|Add2~17  = CARRY((\SW[8]~input_o ) # (!\uart0|UART_RX1|Add2~15 ))

	.dataa(gnd),
	.datab(\SW[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|Add2~15 ),
	.combout(\uart0|UART_RX1|Add2~16_combout ),
	.cout(\uart0|UART_RX1|Add2~17 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~16 .lut_mask = 16'h3CCF;
defparam \uart0|UART_RX1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N20
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~18 (
// Equation(s):
// \uart0|UART_RX1|Add2~18_combout  = (\SW[9]~input_o  & (\uart0|UART_RX1|Add2~17  & VCC)) # (!\SW[9]~input_o  & (!\uart0|UART_RX1|Add2~17 ))
// \uart0|UART_RX1|Add2~19  = CARRY((!\SW[9]~input_o  & !\uart0|UART_RX1|Add2~17 ))

	.dataa(gnd),
	.datab(\SW[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|Add2~17 ),
	.combout(\uart0|UART_RX1|Add2~18_combout ),
	.cout(\uart0|UART_RX1|Add2~19 ));
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~18 .lut_mask = 16'hC303;
defparam \uart0|UART_RX1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y50_N22
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add2~20 (
// Equation(s):
// \uart0|UART_RX1|Add2~20_combout  = \uart0|UART_RX1|Add2~19 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\uart0|UART_RX1|Add2~19 ),
	.combout(\uart0|UART_RX1|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Add2~20 .lut_mask = 16'hF0F0;
defparam \uart0|UART_RX1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[0]~input (
	.i(ARDUINO_IO[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[0]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[0]~input .bus_hold = "false";
defparam \ARDUINO_IO[0]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N28
fiftyfivenm_lcell_comb \uart0|UART_RX1|regInMeta~feeder (
// Equation(s):
// \uart0|UART_RX1|regInMeta~feeder_combout  = \ARDUINO_IO[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\ARDUINO_IO[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart0|UART_RX1|regInMeta~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|regInMeta~feeder .lut_mask = 16'hF0F0;
defparam \uart0|UART_RX1|regInMeta~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N29
dffeas \uart0|UART_RX1|regInMeta (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|regInMeta~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|regInMeta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|regInMeta .is_wysiwyg = "true";
defparam \uart0|UART_RX1|regInMeta .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N6
fiftyfivenm_lcell_comb \uart0|UART_RX1|regIn~feeder (
// Equation(s):
// \uart0|UART_RX1|regIn~feeder_combout  = \uart0|UART_RX1|regInMeta~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_RX1|regInMeta~q ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|regIn~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|regIn~feeder .lut_mask = 16'hFF00;
defparam \uart0|UART_RX1|regIn~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N7
dffeas \uart0|UART_RX1|regIn (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|regIn~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|regIn~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|regIn .is_wysiwyg = "true";
defparam \uart0|UART_RX1|regIn .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N0
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[0]~10 (
// Equation(s):
// \uart0|UART_RX1|clkCount[0]~10_combout  = \uart0|UART_RX1|clkCount [0] $ (VCC)
// \uart0|UART_RX1|clkCount[0]~11  = CARRY(\uart0|UART_RX1|clkCount [0])

	.dataa(gnd),
	.datab(\uart0|UART_RX1|clkCount [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart0|UART_RX1|clkCount[0]~10_combout ),
	.cout(\uart0|UART_RX1|clkCount[0]~11 ));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[0]~10 .lut_mask = 16'h33CC;
defparam \uart0|UART_RX1|clkCount[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N30
fiftyfivenm_lcell_comb \uart0|UART_RX1|Equal0~4 (
// Equation(s):
// \uart0|UART_RX1|Equal0~4_combout  = (\uart0|UART_RX1|clkCount [5] & (\uart0|UART_RX1|Add2~12_combout  & (\uart0|UART_RX1|Add2~10_combout  $ (!\uart0|UART_RX1|clkCount [4])))) # (!\uart0|UART_RX1|clkCount [5] & (!\uart0|UART_RX1|Add2~12_combout  & 
// (\uart0|UART_RX1|Add2~10_combout  $ (!\uart0|UART_RX1|clkCount [4]))))

	.dataa(\uart0|UART_RX1|clkCount [5]),
	.datab(\uart0|UART_RX1|Add2~10_combout ),
	.datac(\uart0|UART_RX1|clkCount [4]),
	.datad(\uart0|UART_RX1|Add2~12_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Equal0~4 .lut_mask = 16'h8241;
defparam \uart0|UART_RX1|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N28
fiftyfivenm_lcell_comb \uart0|UART_RX1|Equal0~0 (
// Equation(s):
// \uart0|UART_RX1|Equal0~0_combout  = (!\uart0|UART_RX1|Add2~20_combout  & (!\uart0|UART_RX1|clkCount [9] & (\uart0|UART_RX1|Add2~18_combout  $ (!\uart0|UART_RX1|clkCount [8]))))

	.dataa(\uart0|UART_RX1|Add2~18_combout ),
	.datab(\uart0|UART_RX1|clkCount [8]),
	.datac(\uart0|UART_RX1|Add2~20_combout ),
	.datad(\uart0|UART_RX1|clkCount [9]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Equal0~0 .lut_mask = 16'h0009;
defparam \uart0|UART_RX1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N8
fiftyfivenm_lcell_comb \uart0|UART_RX1|Equal0~1 (
// Equation(s):
// \uart0|UART_RX1|Equal0~1_combout  = (\uart0|UART_RX1|clkCount [1] & (\uart0|UART_RX1|Add2~4_combout  & (\uart0|UART_RX1|Add2~2_combout  $ (!\uart0|UART_RX1|clkCount [0])))) # (!\uart0|UART_RX1|clkCount [1] & (!\uart0|UART_RX1|Add2~4_combout  & 
// (\uart0|UART_RX1|Add2~2_combout  $ (!\uart0|UART_RX1|clkCount [0]))))

	.dataa(\uart0|UART_RX1|clkCount [1]),
	.datab(\uart0|UART_RX1|Add2~4_combout ),
	.datac(\uart0|UART_RX1|Add2~2_combout ),
	.datad(\uart0|UART_RX1|clkCount [0]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Equal0~1 .lut_mask = 16'h9009;
defparam \uart0|UART_RX1|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N18
fiftyfivenm_lcell_comb \uart0|UART_RX1|Equal0~2 (
// Equation(s):
// \uart0|UART_RX1|Equal0~2_combout  = \uart0|UART_RX1|Add2~6_combout  $ (\uart0|UART_RX1|clkCount [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart0|UART_RX1|Add2~6_combout ),
	.datad(\uart0|UART_RX1|clkCount [2]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Equal0~2 .lut_mask = 16'h0FF0;
defparam \uart0|UART_RX1|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y52_N28
fiftyfivenm_lcell_comb \uart0|UART_RX1|Equal0~3 (
// Equation(s):
// \uart0|UART_RX1|Equal0~3_combout  = (\uart0|UART_RX1|Equal0~1_combout  & (!\uart0|UART_RX1|Equal0~2_combout  & (\uart0|UART_RX1|clkCount [3] $ (!\uart0|UART_RX1|Add2~8_combout ))))

	.dataa(\uart0|UART_RX1|clkCount [3]),
	.datab(\uart0|UART_RX1|Add2~8_combout ),
	.datac(\uart0|UART_RX1|Equal0~1_combout ),
	.datad(\uart0|UART_RX1|Equal0~2_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Equal0~3 .lut_mask = 16'h0090;
defparam \uart0|UART_RX1|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N20
fiftyfivenm_lcell_comb \uart0|UART_RX1|Equal0~5 (
// Equation(s):
// \uart0|UART_RX1|Equal0~5_combout  = (\uart0|UART_RX1|clkCount [6] & (\uart0|UART_RX1|Add2~14_combout  & (\uart0|UART_RX1|clkCount [7] $ (!\uart0|UART_RX1|Add2~16_combout )))) # (!\uart0|UART_RX1|clkCount [6] & (!\uart0|UART_RX1|Add2~14_combout  & 
// (\uart0|UART_RX1|clkCount [7] $ (!\uart0|UART_RX1|Add2~16_combout ))))

	.dataa(\uart0|UART_RX1|clkCount [6]),
	.datab(\uart0|UART_RX1|clkCount [7]),
	.datac(\uart0|UART_RX1|Add2~14_combout ),
	.datad(\uart0|UART_RX1|Add2~16_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Equal0~5 .lut_mask = 16'h8421;
defparam \uart0|UART_RX1|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N26
fiftyfivenm_lcell_comb \uart0|UART_RX1|Equal0~6 (
// Equation(s):
// \uart0|UART_RX1|Equal0~6_combout  = (\uart0|UART_RX1|Equal0~4_combout  & (\uart0|UART_RX1|Equal0~0_combout  & (\uart0|UART_RX1|Equal0~3_combout  & \uart0|UART_RX1|Equal0~5_combout )))

	.dataa(\uart0|UART_RX1|Equal0~4_combout ),
	.datab(\uart0|UART_RX1|Equal0~0_combout ),
	.datac(\uart0|UART_RX1|Equal0~3_combout ),
	.datad(\uart0|UART_RX1|Equal0~5_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Equal0~6 .lut_mask = 16'h8000;
defparam \uart0|UART_RX1|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N20
fiftyfivenm_lcell_comb \uart0|UART_RX1|index~4 (
// Equation(s):
// \uart0|UART_RX1|index~4_combout  = (\uart0|UART_RX1|state.RECEIVE~q  & (\KEY[0]~input_o  & !\uart0|UART_RX1|index [0]))

	.dataa(gnd),
	.datab(\uart0|UART_RX1|state.RECEIVE~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\uart0|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|index~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|index~4 .lut_mask = 16'h00C0;
defparam \uart0|UART_RX1|index~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N4
fiftyfivenm_lcell_comb \uart0|UART_RX1|index[2]~5 (
// Equation(s):
// \uart0|UART_RX1|index[2]~5_combout  = (\uart0|UART_RX1|state.START~q ) # ((!\uart0|UART_RX1|clkCount[6]~30_combout  & ((\uart0|UART_RX1|Add2~20_combout ) # (\uart0|UART_RX1|LessThan3~18_combout ))))

	.dataa(\uart0|UART_RX1|Add2~20_combout ),
	.datab(\uart0|UART_RX1|clkCount[6]~30_combout ),
	.datac(\uart0|UART_RX1|state.START~q ),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|index[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|index[2]~5 .lut_mask = 16'hF3F2;
defparam \uart0|UART_RX1|index[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N2
fiftyfivenm_lcell_comb \uart0|UART_RX1|index[2]~6 (
// Equation(s):
// \uart0|UART_RX1|index[2]~6_combout  = ((!\uart0|UART_RX1|index[2]~5_combout  & ((!\uart0|UART_RX1|state.RECEIVE~q ) # (!\uart0|UART_RX1|index [3])))) # (!\KEY[0]~input_o )

	.dataa(\uart0|UART_RX1|index [3]),
	.datab(\KEY[0]~input_o ),
	.datac(\uart0|UART_RX1|index[2]~5_combout ),
	.datad(\uart0|UART_RX1|state.RECEIVE~q ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|index[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|index[2]~6 .lut_mask = 16'h373F;
defparam \uart0|UART_RX1|index[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N31
dffeas \uart0|UART_RX1|index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|index~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_RX1|index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|index[0] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N30
fiftyfivenm_lcell_comb \uart0|UART_RX1|index~7 (
// Equation(s):
// \uart0|UART_RX1|index~7_combout  = (\KEY[0]~input_o  & (\uart0|UART_RX1|state.RECEIVE~q  & (\uart0|UART_RX1|index [1] $ (\uart0|UART_RX1|index [0]))))

	.dataa(\KEY[0]~input_o ),
	.datab(\uart0|UART_RX1|state.RECEIVE~q ),
	.datac(\uart0|UART_RX1|index [1]),
	.datad(\uart0|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|index~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|index~7 .lut_mask = 16'h0880;
defparam \uart0|UART_RX1|index~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N29
dffeas \uart0|UART_RX1|index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|index~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_RX1|index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|index[1] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N6
fiftyfivenm_lcell_comb \uart0|UART_RX1|Add1~0 (
// Equation(s):
// \uart0|UART_RX1|Add1~0_combout  = (\uart0|UART_RX1|index [1] & \uart0|UART_RX1|index [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart0|UART_RX1|index [1]),
	.datad(\uart0|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Add1~0 .lut_mask = 16'hF000;
defparam \uart0|UART_RX1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N14
fiftyfivenm_lcell_comb \uart0|UART_RX1|index~10 (
// Equation(s):
// \uart0|UART_RX1|index~10_combout  = (\uart0|UART_RX1|state.RECEIVE~q  & (\KEY[0]~input_o  & (\uart0|UART_RX1|index [2] $ (\uart0|UART_RX1|Add1~0_combout ))))

	.dataa(\uart0|UART_RX1|index [2]),
	.datab(\uart0|UART_RX1|state.RECEIVE~q ),
	.datac(\KEY[0]~input_o ),
	.datad(\uart0|UART_RX1|Add1~0_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|index~10_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|index~10 .lut_mask = 16'h4080;
defparam \uart0|UART_RX1|index~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y51_N15
dffeas \uart0|UART_RX1|index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|index~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_RX1|index[2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|index[2] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N18
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector14~0 (
// Equation(s):
// \uart0|UART_RX1|Selector14~0_combout  = (\uart0|UART_RX1|index [2] & (\uart0|UART_RX1|index [1] & \uart0|UART_RX1|index [0]))

	.dataa(\uart0|UART_RX1|index [2]),
	.datab(gnd),
	.datac(\uart0|UART_RX1|index [1]),
	.datad(\uart0|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector14~0 .lut_mask = 16'hA000;
defparam \uart0|UART_RX1|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N28
fiftyfivenm_lcell_comb \uart0|UART_RX1|index[2]~8 (
// Equation(s):
// \uart0|UART_RX1|index[2]~8_combout  = (\KEY[0]~input_o  & \uart0|UART_RX1|state.RECEIVE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\uart0|UART_RX1|state.RECEIVE~q ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|index[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|index[2]~8 .lut_mask = 16'hF000;
defparam \uart0|UART_RX1|index[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N2
fiftyfivenm_lcell_comb \uart0|UART_RX1|index[3]~9 (
// Equation(s):
// \uart0|UART_RX1|index[3]~9_combout  = (\uart0|UART_RX1|index[2]~6_combout  & (\uart0|UART_RX1|index[2]~8_combout  & (\uart0|UART_RX1|Selector14~0_combout  $ (\uart0|UART_RX1|index [3])))) # (!\uart0|UART_RX1|index[2]~6_combout  & (((\uart0|UART_RX1|index 
// [3]))))

	.dataa(\uart0|UART_RX1|Selector14~0_combout ),
	.datab(\uart0|UART_RX1|index[2]~8_combout ),
	.datac(\uart0|UART_RX1|index [3]),
	.datad(\uart0|UART_RX1|index[2]~6_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|index[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|index[3]~9 .lut_mask = 16'h48F0;
defparam \uart0|UART_RX1|index[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N3
dffeas \uart0|UART_RX1|index[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|index[3]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|index[3] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N18
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector26~0 (
// Equation(s):
// \uart0|UART_RX1|Selector26~0_combout  = (\uart0|UART_RX1|index [3] & (!\uart0|UART_RX1|Add2~20_combout  & !\uart0|UART_RX1|LessThan3~18_combout ))

	.dataa(gnd),
	.datab(\uart0|UART_RX1|index [3]),
	.datac(\uart0|UART_RX1|Add2~20_combout ),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector26~0 .lut_mask = 16'h000C;
defparam \uart0|UART_RX1|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N24
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector25~0 (
// Equation(s):
// \uart0|UART_RX1|Selector25~0_combout  = (\uart0|UART_RX1|state.START~q  & ((\uart0|UART_RX1|Equal0~6_combout ) # ((\uart0|UART_RX1|state.RECEIVE~q  & !\uart0|UART_RX1|Selector26~0_combout )))) # (!\uart0|UART_RX1|state.START~q  & 
// (((\uart0|UART_RX1|state.RECEIVE~q  & !\uart0|UART_RX1|Selector26~0_combout ))))

	.dataa(\uart0|UART_RX1|state.START~q ),
	.datab(\uart0|UART_RX1|Equal0~6_combout ),
	.datac(\uart0|UART_RX1|state.RECEIVE~q ),
	.datad(\uart0|UART_RX1|Selector26~0_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector25~0 .lut_mask = 16'h88F8;
defparam \uart0|UART_RX1|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N25
dffeas \uart0|UART_RX1|state.RECEIVE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|state.RECEIVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|state.RECEIVE .is_wysiwyg = "true";
defparam \uart0|UART_RX1|state.RECEIVE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N20
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[6]~30 (
// Equation(s):
// \uart0|UART_RX1|clkCount[6]~30_combout  = (!\uart0|UART_RX1|state.DONE~q  & !\uart0|UART_RX1|state.RECEIVE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart0|UART_RX1|state.DONE~q ),
	.datad(\uart0|UART_RX1|state.RECEIVE~q ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|clkCount[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[6]~30 .lut_mask = 16'h000F;
defparam \uart0|UART_RX1|clkCount[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N24
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[6]~31 (
// Equation(s):
// \uart0|UART_RX1|clkCount[6]~31_combout  = \uart0|UART_RX1|state.IDLE~q  $ (((\uart0|UART_RX1|Add2~20_combout ) # ((\uart0|UART_RX1|clkCount[6]~30_combout ) # (\uart0|UART_RX1|LessThan3~18_combout ))))

	.dataa(\uart0|UART_RX1|state.IDLE~q ),
	.datab(\uart0|UART_RX1|Add2~20_combout ),
	.datac(\uart0|UART_RX1|clkCount[6]~30_combout ),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|clkCount[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[6]~31 .lut_mask = 16'h5556;
defparam \uart0|UART_RX1|clkCount[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N22
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[6]~32 (
// Equation(s):
// \uart0|UART_RX1|clkCount[6]~32_combout  = (\uart0|UART_RX1|clkCount[6]~31_combout  $ (((\uart0|UART_RX1|state.START~q  & \uart0|UART_RX1|Equal0~6_combout )))) # (!\KEY[0]~input_o )

	.dataa(\uart0|UART_RX1|state.START~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\uart0|UART_RX1|Equal0~6_combout ),
	.datad(\uart0|UART_RX1|clkCount[6]~31_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[6]~32 .lut_mask = 16'h7FB3;
defparam \uart0|UART_RX1|clkCount[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y51_N1
dffeas \uart0|UART_RX1|clkCount[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[0] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N2
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[1]~12 (
// Equation(s):
// \uart0|UART_RX1|clkCount[1]~12_combout  = (\uart0|UART_RX1|clkCount [1] & (!\uart0|UART_RX1|clkCount[0]~11 )) # (!\uart0|UART_RX1|clkCount [1] & ((\uart0|UART_RX1|clkCount[0]~11 ) # (GND)))
// \uart0|UART_RX1|clkCount[1]~13  = CARRY((!\uart0|UART_RX1|clkCount[0]~11 ) # (!\uart0|UART_RX1|clkCount [1]))

	.dataa(gnd),
	.datab(\uart0|UART_RX1|clkCount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|clkCount[0]~11 ),
	.combout(\uart0|UART_RX1|clkCount[1]~12_combout ),
	.cout(\uart0|UART_RX1|clkCount[1]~13 ));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[1]~12 .lut_mask = 16'h3C3F;
defparam \uart0|UART_RX1|clkCount[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N3
dffeas \uart0|UART_RX1|clkCount[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[1] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N4
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[2]~14 (
// Equation(s):
// \uart0|UART_RX1|clkCount[2]~14_combout  = (\uart0|UART_RX1|clkCount [2] & (\uart0|UART_RX1|clkCount[1]~13  $ (GND))) # (!\uart0|UART_RX1|clkCount [2] & (!\uart0|UART_RX1|clkCount[1]~13  & VCC))
// \uart0|UART_RX1|clkCount[2]~15  = CARRY((\uart0|UART_RX1|clkCount [2] & !\uart0|UART_RX1|clkCount[1]~13 ))

	.dataa(gnd),
	.datab(\uart0|UART_RX1|clkCount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|clkCount[1]~13 ),
	.combout(\uart0|UART_RX1|clkCount[2]~14_combout ),
	.cout(\uart0|UART_RX1|clkCount[2]~15 ));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[2]~14 .lut_mask = 16'hC30C;
defparam \uart0|UART_RX1|clkCount[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N5
dffeas \uart0|UART_RX1|clkCount[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[2] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N6
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[3]~16 (
// Equation(s):
// \uart0|UART_RX1|clkCount[3]~16_combout  = (\uart0|UART_RX1|clkCount [3] & (!\uart0|UART_RX1|clkCount[2]~15 )) # (!\uart0|UART_RX1|clkCount [3] & ((\uart0|UART_RX1|clkCount[2]~15 ) # (GND)))
// \uart0|UART_RX1|clkCount[3]~17  = CARRY((!\uart0|UART_RX1|clkCount[2]~15 ) # (!\uart0|UART_RX1|clkCount [3]))

	.dataa(\uart0|UART_RX1|clkCount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|clkCount[2]~15 ),
	.combout(\uart0|UART_RX1|clkCount[3]~16_combout ),
	.cout(\uart0|UART_RX1|clkCount[3]~17 ));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[3]~16 .lut_mask = 16'h5A5F;
defparam \uart0|UART_RX1|clkCount[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N7
dffeas \uart0|UART_RX1|clkCount[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[3] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N8
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[4]~18 (
// Equation(s):
// \uart0|UART_RX1|clkCount[4]~18_combout  = (\uart0|UART_RX1|clkCount [4] & (\uart0|UART_RX1|clkCount[3]~17  $ (GND))) # (!\uart0|UART_RX1|clkCount [4] & (!\uart0|UART_RX1|clkCount[3]~17  & VCC))
// \uart0|UART_RX1|clkCount[4]~19  = CARRY((\uart0|UART_RX1|clkCount [4] & !\uart0|UART_RX1|clkCount[3]~17 ))

	.dataa(gnd),
	.datab(\uart0|UART_RX1|clkCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|clkCount[3]~17 ),
	.combout(\uart0|UART_RX1|clkCount[4]~18_combout ),
	.cout(\uart0|UART_RX1|clkCount[4]~19 ));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[4]~18 .lut_mask = 16'hC30C;
defparam \uart0|UART_RX1|clkCount[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N9
dffeas \uart0|UART_RX1|clkCount[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[4] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N10
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[5]~20 (
// Equation(s):
// \uart0|UART_RX1|clkCount[5]~20_combout  = (\uart0|UART_RX1|clkCount [5] & (!\uart0|UART_RX1|clkCount[4]~19 )) # (!\uart0|UART_RX1|clkCount [5] & ((\uart0|UART_RX1|clkCount[4]~19 ) # (GND)))
// \uart0|UART_RX1|clkCount[5]~21  = CARRY((!\uart0|UART_RX1|clkCount[4]~19 ) # (!\uart0|UART_RX1|clkCount [5]))

	.dataa(\uart0|UART_RX1|clkCount [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|clkCount[4]~19 ),
	.combout(\uart0|UART_RX1|clkCount[5]~20_combout ),
	.cout(\uart0|UART_RX1|clkCount[5]~21 ));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[5]~20 .lut_mask = 16'h5A5F;
defparam \uart0|UART_RX1|clkCount[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N11
dffeas \uart0|UART_RX1|clkCount[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[5] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N12
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[6]~22 (
// Equation(s):
// \uart0|UART_RX1|clkCount[6]~22_combout  = (\uart0|UART_RX1|clkCount [6] & (\uart0|UART_RX1|clkCount[5]~21  $ (GND))) # (!\uart0|UART_RX1|clkCount [6] & (!\uart0|UART_RX1|clkCount[5]~21  & VCC))
// \uart0|UART_RX1|clkCount[6]~23  = CARRY((\uart0|UART_RX1|clkCount [6] & !\uart0|UART_RX1|clkCount[5]~21 ))

	.dataa(\uart0|UART_RX1|clkCount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|clkCount[5]~21 ),
	.combout(\uart0|UART_RX1|clkCount[6]~22_combout ),
	.cout(\uart0|UART_RX1|clkCount[6]~23 ));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[6]~22 .lut_mask = 16'hA50A;
defparam \uart0|UART_RX1|clkCount[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N13
dffeas \uart0|UART_RX1|clkCount[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[6] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N14
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[7]~24 (
// Equation(s):
// \uart0|UART_RX1|clkCount[7]~24_combout  = (\uart0|UART_RX1|clkCount [7] & (!\uart0|UART_RX1|clkCount[6]~23 )) # (!\uart0|UART_RX1|clkCount [7] & ((\uart0|UART_RX1|clkCount[6]~23 ) # (GND)))
// \uart0|UART_RX1|clkCount[7]~25  = CARRY((!\uart0|UART_RX1|clkCount[6]~23 ) # (!\uart0|UART_RX1|clkCount [7]))

	.dataa(gnd),
	.datab(\uart0|UART_RX1|clkCount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|clkCount[6]~23 ),
	.combout(\uart0|UART_RX1|clkCount[7]~24_combout ),
	.cout(\uart0|UART_RX1|clkCount[7]~25 ));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[7]~24 .lut_mask = 16'h3C3F;
defparam \uart0|UART_RX1|clkCount[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N15
dffeas \uart0|UART_RX1|clkCount[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[7] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N16
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[8]~26 (
// Equation(s):
// \uart0|UART_RX1|clkCount[8]~26_combout  = (\uart0|UART_RX1|clkCount [8] & (\uart0|UART_RX1|clkCount[7]~25  $ (GND))) # (!\uart0|UART_RX1|clkCount [8] & (!\uart0|UART_RX1|clkCount[7]~25  & VCC))
// \uart0|UART_RX1|clkCount[8]~27  = CARRY((\uart0|UART_RX1|clkCount [8] & !\uart0|UART_RX1|clkCount[7]~25 ))

	.dataa(gnd),
	.datab(\uart0|UART_RX1|clkCount [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|clkCount[7]~25 ),
	.combout(\uart0|UART_RX1|clkCount[8]~26_combout ),
	.cout(\uart0|UART_RX1|clkCount[8]~27 ));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[8]~26 .lut_mask = 16'hC30C;
defparam \uart0|UART_RX1|clkCount[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N17
dffeas \uart0|UART_RX1|clkCount[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[8] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y51_N18
fiftyfivenm_lcell_comb \uart0|UART_RX1|clkCount[9]~28 (
// Equation(s):
// \uart0|UART_RX1|clkCount[9]~28_combout  = \uart0|UART_RX1|clkCount[8]~27  $ (\uart0|UART_RX1|clkCount [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_RX1|clkCount [9]),
	.cin(\uart0|UART_RX1|clkCount[8]~27 ),
	.combout(\uart0|UART_RX1|clkCount[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[9]~28 .lut_mask = 16'h0FF0;
defparam \uart0|UART_RX1|clkCount[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y51_N19
dffeas \uart0|UART_RX1|clkCount[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|clkCount[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_RX1|clkCount[6]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|clkCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|clkCount[9] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|clkCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N6
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~1 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~1_cout  = CARRY((!\uart0|UART_RX1|clkCount [0] & \uart0|UART_RX1|Add2~0_combout ))

	.dataa(\uart0|UART_RX1|clkCount [0]),
	.datab(\uart0|UART_RX1|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\uart0|UART_RX1|LessThan3~1_cout ));
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~1 .lut_mask = 16'h0044;
defparam \uart0|UART_RX1|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N8
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~3 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~3_cout  = CARRY((\uart0|UART_RX1|clkCount [1] & ((!\uart0|UART_RX1|LessThan3~1_cout ) # (!\uart0|UART_RX1|Add2~2_combout ))) # (!\uart0|UART_RX1|clkCount [1] & (!\uart0|UART_RX1|Add2~2_combout  & !\uart0|UART_RX1|LessThan3~1_cout 
// )))

	.dataa(\uart0|UART_RX1|clkCount [1]),
	.datab(\uart0|UART_RX1|Add2~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|LessThan3~1_cout ),
	.combout(),
	.cout(\uart0|UART_RX1|LessThan3~3_cout ));
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~3 .lut_mask = 16'h002B;
defparam \uart0|UART_RX1|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N10
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~5 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~5_cout  = CARRY((\uart0|UART_RX1|Add2~4_combout  & ((!\uart0|UART_RX1|LessThan3~3_cout ) # (!\uart0|UART_RX1|clkCount [2]))) # (!\uart0|UART_RX1|Add2~4_combout  & (!\uart0|UART_RX1|clkCount [2] & !\uart0|UART_RX1|LessThan3~3_cout 
// )))

	.dataa(\uart0|UART_RX1|Add2~4_combout ),
	.datab(\uart0|UART_RX1|clkCount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|LessThan3~3_cout ),
	.combout(),
	.cout(\uart0|UART_RX1|LessThan3~5_cout ));
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~5 .lut_mask = 16'h002B;
defparam \uart0|UART_RX1|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N12
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~7 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~7_cout  = CARRY((\uart0|UART_RX1|Add2~6_combout  & (\uart0|UART_RX1|clkCount [3] & !\uart0|UART_RX1|LessThan3~5_cout )) # (!\uart0|UART_RX1|Add2~6_combout  & ((\uart0|UART_RX1|clkCount [3]) # (!\uart0|UART_RX1|LessThan3~5_cout 
// ))))

	.dataa(\uart0|UART_RX1|Add2~6_combout ),
	.datab(\uart0|UART_RX1|clkCount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|LessThan3~5_cout ),
	.combout(),
	.cout(\uart0|UART_RX1|LessThan3~7_cout ));
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~7 .lut_mask = 16'h004D;
defparam \uart0|UART_RX1|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N14
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~9 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~9_cout  = CARRY((\uart0|UART_RX1|clkCount [4] & (\uart0|UART_RX1|Add2~8_combout  & !\uart0|UART_RX1|LessThan3~7_cout )) # (!\uart0|UART_RX1|clkCount [4] & ((\uart0|UART_RX1|Add2~8_combout ) # (!\uart0|UART_RX1|LessThan3~7_cout 
// ))))

	.dataa(\uart0|UART_RX1|clkCount [4]),
	.datab(\uart0|UART_RX1|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|LessThan3~7_cout ),
	.combout(),
	.cout(\uart0|UART_RX1|LessThan3~9_cout ));
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~9 .lut_mask = 16'h004D;
defparam \uart0|UART_RX1|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N16
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~11 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~11_cout  = CARRY((\uart0|UART_RX1|clkCount [5] & ((!\uart0|UART_RX1|LessThan3~9_cout ) # (!\uart0|UART_RX1|Add2~10_combout ))) # (!\uart0|UART_RX1|clkCount [5] & (!\uart0|UART_RX1|Add2~10_combout  & 
// !\uart0|UART_RX1|LessThan3~9_cout )))

	.dataa(\uart0|UART_RX1|clkCount [5]),
	.datab(\uart0|UART_RX1|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|LessThan3~9_cout ),
	.combout(),
	.cout(\uart0|UART_RX1|LessThan3~11_cout ));
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~11 .lut_mask = 16'h002B;
defparam \uart0|UART_RX1|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N18
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~13 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~13_cout  = CARRY((\uart0|UART_RX1|clkCount [6] & (\uart0|UART_RX1|Add2~12_combout  & !\uart0|UART_RX1|LessThan3~11_cout )) # (!\uart0|UART_RX1|clkCount [6] & ((\uart0|UART_RX1|Add2~12_combout ) # 
// (!\uart0|UART_RX1|LessThan3~11_cout ))))

	.dataa(\uart0|UART_RX1|clkCount [6]),
	.datab(\uart0|UART_RX1|Add2~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|LessThan3~11_cout ),
	.combout(),
	.cout(\uart0|UART_RX1|LessThan3~13_cout ));
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~13 .lut_mask = 16'h004D;
defparam \uart0|UART_RX1|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N20
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~15 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~15_cout  = CARRY((\uart0|UART_RX1|clkCount [7] & ((!\uart0|UART_RX1|LessThan3~13_cout ) # (!\uart0|UART_RX1|Add2~14_combout ))) # (!\uart0|UART_RX1|clkCount [7] & (!\uart0|UART_RX1|Add2~14_combout  & 
// !\uart0|UART_RX1|LessThan3~13_cout )))

	.dataa(\uart0|UART_RX1|clkCount [7]),
	.datab(\uart0|UART_RX1|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|LessThan3~13_cout ),
	.combout(),
	.cout(\uart0|UART_RX1|LessThan3~15_cout ));
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~15 .lut_mask = 16'h002B;
defparam \uart0|UART_RX1|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N22
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~17 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~17_cout  = CARRY((\uart0|UART_RX1|clkCount [8] & (\uart0|UART_RX1|Add2~16_combout  & !\uart0|UART_RX1|LessThan3~15_cout )) # (!\uart0|UART_RX1|clkCount [8] & ((\uart0|UART_RX1|Add2~16_combout ) # 
// (!\uart0|UART_RX1|LessThan3~15_cout ))))

	.dataa(\uart0|UART_RX1|clkCount [8]),
	.datab(\uart0|UART_RX1|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_RX1|LessThan3~15_cout ),
	.combout(),
	.cout(\uart0|UART_RX1|LessThan3~17_cout ));
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~17 .lut_mask = 16'h004D;
defparam \uart0|UART_RX1|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N24
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~18 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~18_combout  = (\uart0|UART_RX1|Add2~18_combout  & ((\uart0|UART_RX1|LessThan3~17_cout ) # (!\uart0|UART_RX1|clkCount [9]))) # (!\uart0|UART_RX1|Add2~18_combout  & (\uart0|UART_RX1|LessThan3~17_cout  & !\uart0|UART_RX1|clkCount 
// [9]))

	.dataa(gnd),
	.datab(\uart0|UART_RX1|Add2~18_combout ),
	.datac(gnd),
	.datad(\uart0|UART_RX1|clkCount [9]),
	.cin(\uart0|UART_RX1|LessThan3~17_cout ),
	.combout(\uart0|UART_RX1|LessThan3~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~18 .lut_mask = 16'hC0FC;
defparam \uart0|UART_RX1|LessThan3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N12
fiftyfivenm_lcell_comb \uart0|UART_RX1|LessThan3~20 (
// Equation(s):
// \uart0|UART_RX1|LessThan3~20_combout  = (!\uart0|UART_RX1|Add2~20_combout  & !\uart0|UART_RX1|LessThan3~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart0|UART_RX1|Add2~20_combout ),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|LessThan3~20_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|LessThan3~20 .lut_mask = 16'h000F;
defparam \uart0|UART_RX1|LessThan3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N4
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector26~1 (
// Equation(s):
// \uart0|UART_RX1|Selector26~1_combout  = (\uart0|UART_RX1|LessThan3~20_combout  & (\uart0|UART_RX1|state.RECEIVE~q  & ((\uart0|UART_RX1|Selector26~0_combout )))) # (!\uart0|UART_RX1|LessThan3~20_combout  & ((\uart0|UART_RX1|state.DONE~q ) # 
// ((\uart0|UART_RX1|state.RECEIVE~q  & \uart0|UART_RX1|Selector26~0_combout ))))

	.dataa(\uart0|UART_RX1|LessThan3~20_combout ),
	.datab(\uart0|UART_RX1|state.RECEIVE~q ),
	.datac(\uart0|UART_RX1|state.DONE~q ),
	.datad(\uart0|UART_RX1|Selector26~0_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector26~1 .lut_mask = 16'hDC50;
defparam \uart0|UART_RX1|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N5
dffeas \uart0|UART_RX1|state.DONE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector26~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|state.DONE .is_wysiwyg = "true";
defparam \uart0|UART_RX1|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N30
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector23~0 (
// Equation(s):
// \uart0|UART_RX1|Selector23~0_combout  = (\uart0|UART_RX1|state.DONE~q  & (!\uart0|UART_RX1|Add2~20_combout  & !\uart0|UART_RX1|LessThan3~18_combout ))

	.dataa(\uart0|UART_RX1|state.DONE~q ),
	.datab(\uart0|UART_RX1|Add2~20_combout ),
	.datac(gnd),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector23~0 .lut_mask = 16'h0022;
defparam \uart0|UART_RX1|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N14
fiftyfivenm_lcell_comb \uart0|UART_RX1|state~8 (
// Equation(s):
// \uart0|UART_RX1|state~8_combout  = (\KEY[0]~input_o  & (!\uart0|UART_RX1|Selector23~0_combout  & ((\uart0|UART_RX1|state.IDLE~q ) # (!\uart0|UART_RX1|regIn~q ))))

	.dataa(\uart0|UART_RX1|regIn~q ),
	.datab(\KEY[0]~input_o ),
	.datac(\uart0|UART_RX1|state.IDLE~q ),
	.datad(\uart0|UART_RX1|Selector23~0_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|state~8 .lut_mask = 16'h00C4;
defparam \uart0|UART_RX1|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N15
dffeas \uart0|UART_RX1|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|state~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|state.IDLE .is_wysiwyg = "true";
defparam \uart0|UART_RX1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N26
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector24~0 (
// Equation(s):
// \uart0|UART_RX1|Selector24~0_combout  = (\uart0|UART_RX1|regIn~q  & (((\uart0|UART_RX1|state.START~q  & !\uart0|UART_RX1|Equal0~6_combout )))) # (!\uart0|UART_RX1|regIn~q  & (((\uart0|UART_RX1|state.START~q  & !\uart0|UART_RX1|Equal0~6_combout )) # 
// (!\uart0|UART_RX1|state.IDLE~q )))

	.dataa(\uart0|UART_RX1|regIn~q ),
	.datab(\uart0|UART_RX1|state.IDLE~q ),
	.datac(\uart0|UART_RX1|state.START~q ),
	.datad(\uart0|UART_RX1|Equal0~6_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector24~0 .lut_mask = 16'h11F1;
defparam \uart0|UART_RX1|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N27
dffeas \uart0|UART_RX1|state.START (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|state.START .is_wysiwyg = "true";
defparam \uart0|UART_RX1|state.START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N28
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector22~0 (
// Equation(s):
// \uart0|UART_RX1|Selector22~0_combout  = (\uart0|UART_RX1|Selector23~0_combout ) # ((\uart0|UART_RX1|dataDone~q  & ((\uart0|UART_RX1|state.START~q ) # (!\uart0|UART_RX1|clkCount[6]~30_combout ))))

	.dataa(\uart0|UART_RX1|state.START~q ),
	.datab(\uart0|UART_RX1|clkCount[6]~30_combout ),
	.datac(\uart0|UART_RX1|dataDone~q ),
	.datad(\uart0|UART_RX1|Selector23~0_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector22~0 .lut_mask = 16'hFFB0;
defparam \uart0|UART_RX1|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N29
dffeas \uart0|UART_RX1|dataDone (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|dataDone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|dataDone .is_wysiwyg = "true";
defparam \uart0|UART_RX1|dataDone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N8
fiftyfivenm_lcell_comb \uart0|UART_TX1|state~6 (
// Equation(s):
// \uart0|UART_TX1|state~6_combout  = (\KEY[0]~input_o  & (!\uart0|UART_TX1|state.DONE~q  & ((\uart0|UART_TX1|state.IDLE~q ) # (\uart0|UART_RX1|dataDone~q ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\uart0|UART_TX1|state.DONE~q ),
	.datac(\uart0|UART_TX1|state.IDLE~q ),
	.datad(\uart0|UART_RX1|dataDone~q ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|state~6 .lut_mask = 16'h2220;
defparam \uart0|UART_TX1|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N9
dffeas \uart0|UART_TX1|state.IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|state.IDLE .is_wysiwyg = "true";
defparam \uart0|UART_TX1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N10
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[0]~12 (
// Equation(s):
// \uart0|UART_TX1|clkCount[0]~12_combout  = \uart0|UART_TX1|clkCount [0] $ (VCC)
// \uart0|UART_TX1|clkCount[0]~13  = CARRY(\uart0|UART_TX1|clkCount [0])

	.dataa(\uart0|UART_TX1|clkCount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\uart0|UART_TX1|clkCount[0]~12_combout ),
	.cout(\uart0|UART_TX1|clkCount[0]~13 ));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[0]~12 .lut_mask = 16'h55AA;
defparam \uart0|UART_TX1|clkCount[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N30
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[1]~32 (
// Equation(s):
// \uart0|UART_TX1|clkCount[1]~32_combout  = (((!\uart0|UART_RX1|Add2~20_combout  & !\uart0|UART_TX1|LessThan0~18_combout )) # (!\uart0|UART_TX1|state.TRANSMIT~q )) # (!\KEY[0]~input_o )

	.dataa(\KEY[0]~input_o ),
	.datab(\uart0|UART_TX1|state.TRANSMIT~q ),
	.datac(\uart0|UART_RX1|Add2~20_combout ),
	.datad(\uart0|UART_TX1|LessThan0~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[1]~32 .lut_mask = 16'h777F;
defparam \uart0|UART_TX1|clkCount[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y50_N11
dffeas \uart0|UART_TX1|clkCount[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[0]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[0] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N12
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[1]~14 (
// Equation(s):
// \uart0|UART_TX1|clkCount[1]~14_combout  = (\uart0|UART_TX1|clkCount [1] & (!\uart0|UART_TX1|clkCount[0]~13 )) # (!\uart0|UART_TX1|clkCount [1] & ((\uart0|UART_TX1|clkCount[0]~13 ) # (GND)))
// \uart0|UART_TX1|clkCount[1]~15  = CARRY((!\uart0|UART_TX1|clkCount[0]~13 ) # (!\uart0|UART_TX1|clkCount [1]))

	.dataa(\uart0|UART_TX1|clkCount [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|clkCount[0]~13 ),
	.combout(\uart0|UART_TX1|clkCount[1]~14_combout ),
	.cout(\uart0|UART_TX1|clkCount[1]~15 ));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[1]~14 .lut_mask = 16'h5A5F;
defparam \uart0|UART_TX1|clkCount[1]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N13
dffeas \uart0|UART_TX1|clkCount[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[1]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[1] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N14
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[2]~16 (
// Equation(s):
// \uart0|UART_TX1|clkCount[2]~16_combout  = (\uart0|UART_TX1|clkCount [2] & (\uart0|UART_TX1|clkCount[1]~15  $ (GND))) # (!\uart0|UART_TX1|clkCount [2] & (!\uart0|UART_TX1|clkCount[1]~15  & VCC))
// \uart0|UART_TX1|clkCount[2]~17  = CARRY((\uart0|UART_TX1|clkCount [2] & !\uart0|UART_TX1|clkCount[1]~15 ))

	.dataa(gnd),
	.datab(\uart0|UART_TX1|clkCount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|clkCount[1]~15 ),
	.combout(\uart0|UART_TX1|clkCount[2]~16_combout ),
	.cout(\uart0|UART_TX1|clkCount[2]~17 ));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[2]~16 .lut_mask = 16'hC30C;
defparam \uart0|UART_TX1|clkCount[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N15
dffeas \uart0|UART_TX1|clkCount[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[2] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N16
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[3]~18 (
// Equation(s):
// \uart0|UART_TX1|clkCount[3]~18_combout  = (\uart0|UART_TX1|clkCount [3] & (!\uart0|UART_TX1|clkCount[2]~17 )) # (!\uart0|UART_TX1|clkCount [3] & ((\uart0|UART_TX1|clkCount[2]~17 ) # (GND)))
// \uart0|UART_TX1|clkCount[3]~19  = CARRY((!\uart0|UART_TX1|clkCount[2]~17 ) # (!\uart0|UART_TX1|clkCount [3]))

	.dataa(gnd),
	.datab(\uart0|UART_TX1|clkCount [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|clkCount[2]~17 ),
	.combout(\uart0|UART_TX1|clkCount[3]~18_combout ),
	.cout(\uart0|UART_TX1|clkCount[3]~19 ));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[3]~18 .lut_mask = 16'h3C3F;
defparam \uart0|UART_TX1|clkCount[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N17
dffeas \uart0|UART_TX1|clkCount[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[3] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N18
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[4]~20 (
// Equation(s):
// \uart0|UART_TX1|clkCount[4]~20_combout  = (\uart0|UART_TX1|clkCount [4] & (\uart0|UART_TX1|clkCount[3]~19  $ (GND))) # (!\uart0|UART_TX1|clkCount [4] & (!\uart0|UART_TX1|clkCount[3]~19  & VCC))
// \uart0|UART_TX1|clkCount[4]~21  = CARRY((\uart0|UART_TX1|clkCount [4] & !\uart0|UART_TX1|clkCount[3]~19 ))

	.dataa(gnd),
	.datab(\uart0|UART_TX1|clkCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|clkCount[3]~19 ),
	.combout(\uart0|UART_TX1|clkCount[4]~20_combout ),
	.cout(\uart0|UART_TX1|clkCount[4]~21 ));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[4]~20 .lut_mask = 16'hC30C;
defparam \uart0|UART_TX1|clkCount[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N19
dffeas \uart0|UART_TX1|clkCount[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[4] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N20
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[5]~22 (
// Equation(s):
// \uart0|UART_TX1|clkCount[5]~22_combout  = (\uart0|UART_TX1|clkCount [5] & (!\uart0|UART_TX1|clkCount[4]~21 )) # (!\uart0|UART_TX1|clkCount [5] & ((\uart0|UART_TX1|clkCount[4]~21 ) # (GND)))
// \uart0|UART_TX1|clkCount[5]~23  = CARRY((!\uart0|UART_TX1|clkCount[4]~21 ) # (!\uart0|UART_TX1|clkCount [5]))

	.dataa(gnd),
	.datab(\uart0|UART_TX1|clkCount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|clkCount[4]~21 ),
	.combout(\uart0|UART_TX1|clkCount[5]~22_combout ),
	.cout(\uart0|UART_TX1|clkCount[5]~23 ));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[5]~22 .lut_mask = 16'h3C3F;
defparam \uart0|UART_TX1|clkCount[5]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N21
dffeas \uart0|UART_TX1|clkCount[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[5]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[5] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N22
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[6]~24 (
// Equation(s):
// \uart0|UART_TX1|clkCount[6]~24_combout  = (\uart0|UART_TX1|clkCount [6] & (\uart0|UART_TX1|clkCount[5]~23  $ (GND))) # (!\uart0|UART_TX1|clkCount [6] & (!\uart0|UART_TX1|clkCount[5]~23  & VCC))
// \uart0|UART_TX1|clkCount[6]~25  = CARRY((\uart0|UART_TX1|clkCount [6] & !\uart0|UART_TX1|clkCount[5]~23 ))

	.dataa(\uart0|UART_TX1|clkCount [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|clkCount[5]~23 ),
	.combout(\uart0|UART_TX1|clkCount[6]~24_combout ),
	.cout(\uart0|UART_TX1|clkCount[6]~25 ));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[6]~24 .lut_mask = 16'hA50A;
defparam \uart0|UART_TX1|clkCount[6]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N23
dffeas \uart0|UART_TX1|clkCount[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[6]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[6] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N24
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[7]~26 (
// Equation(s):
// \uart0|UART_TX1|clkCount[7]~26_combout  = (\uart0|UART_TX1|clkCount [7] & (!\uart0|UART_TX1|clkCount[6]~25 )) # (!\uart0|UART_TX1|clkCount [7] & ((\uart0|UART_TX1|clkCount[6]~25 ) # (GND)))
// \uart0|UART_TX1|clkCount[7]~27  = CARRY((!\uart0|UART_TX1|clkCount[6]~25 ) # (!\uart0|UART_TX1|clkCount [7]))

	.dataa(gnd),
	.datab(\uart0|UART_TX1|clkCount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|clkCount[6]~25 ),
	.combout(\uart0|UART_TX1|clkCount[7]~26_combout ),
	.cout(\uart0|UART_TX1|clkCount[7]~27 ));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[7]~26 .lut_mask = 16'h3C3F;
defparam \uart0|UART_TX1|clkCount[7]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N25
dffeas \uart0|UART_TX1|clkCount[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[7]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[7] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N26
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[8]~28 (
// Equation(s):
// \uart0|UART_TX1|clkCount[8]~28_combout  = (\uart0|UART_TX1|clkCount [8] & (\uart0|UART_TX1|clkCount[7]~27  $ (GND))) # (!\uart0|UART_TX1|clkCount [8] & (!\uart0|UART_TX1|clkCount[7]~27  & VCC))
// \uart0|UART_TX1|clkCount[8]~29  = CARRY((\uart0|UART_TX1|clkCount [8] & !\uart0|UART_TX1|clkCount[7]~27 ))

	.dataa(\uart0|UART_TX1|clkCount [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|clkCount[7]~27 ),
	.combout(\uart0|UART_TX1|clkCount[8]~28_combout ),
	.cout(\uart0|UART_TX1|clkCount[8]~29 ));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[8]~28 .lut_mask = 16'hA50A;
defparam \uart0|UART_TX1|clkCount[8]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N27
dffeas \uart0|UART_TX1|clkCount[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[8]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[8] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N28
fiftyfivenm_lcell_comb \uart0|UART_TX1|clkCount[9]~30 (
// Equation(s):
// \uart0|UART_TX1|clkCount[9]~30_combout  = \uart0|UART_TX1|clkCount[8]~29  $ (\uart0|UART_TX1|clkCount [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_TX1|clkCount [9]),
	.cin(\uart0|UART_TX1|clkCount[8]~29 ),
	.combout(\uart0|UART_TX1|clkCount[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[9]~30 .lut_mask = 16'h0FF0;
defparam \uart0|UART_TX1|clkCount[9]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y50_N29
dffeas \uart0|UART_TX1|clkCount[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|clkCount[9]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\uart0|UART_TX1|clkCount[1]~32_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|clkCount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|clkCount[9] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|clkCount[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N6
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~1 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~1_cout  = CARRY((!\uart0|UART_TX1|clkCount [0] & \uart0|UART_RX1|Add2~0_combout ))

	.dataa(\uart0|UART_TX1|clkCount [0]),
	.datab(\uart0|UART_RX1|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\uart0|UART_TX1|LessThan0~1_cout ));
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~1 .lut_mask = 16'h0044;
defparam \uart0|UART_TX1|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N8
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~3 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~3_cout  = CARRY((\uart0|UART_RX1|Add2~2_combout  & (\uart0|UART_TX1|clkCount [1] & !\uart0|UART_TX1|LessThan0~1_cout )) # (!\uart0|UART_RX1|Add2~2_combout  & ((\uart0|UART_TX1|clkCount [1]) # (!\uart0|UART_TX1|LessThan0~1_cout 
// ))))

	.dataa(\uart0|UART_RX1|Add2~2_combout ),
	.datab(\uart0|UART_TX1|clkCount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|LessThan0~1_cout ),
	.combout(),
	.cout(\uart0|UART_TX1|LessThan0~3_cout ));
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~3 .lut_mask = 16'h004D;
defparam \uart0|UART_TX1|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N10
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~5 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~5_cout  = CARRY((\uart0|UART_TX1|clkCount [2] & (\uart0|UART_RX1|Add2~4_combout  & !\uart0|UART_TX1|LessThan0~3_cout )) # (!\uart0|UART_TX1|clkCount [2] & ((\uart0|UART_RX1|Add2~4_combout ) # (!\uart0|UART_TX1|LessThan0~3_cout 
// ))))

	.dataa(\uart0|UART_TX1|clkCount [2]),
	.datab(\uart0|UART_RX1|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|LessThan0~3_cout ),
	.combout(),
	.cout(\uart0|UART_TX1|LessThan0~5_cout ));
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~5 .lut_mask = 16'h004D;
defparam \uart0|UART_TX1|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N12
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~7 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~7_cout  = CARRY((\uart0|UART_TX1|clkCount [3] & ((!\uart0|UART_TX1|LessThan0~5_cout ) # (!\uart0|UART_RX1|Add2~6_combout ))) # (!\uart0|UART_TX1|clkCount [3] & (!\uart0|UART_RX1|Add2~6_combout  & !\uart0|UART_TX1|LessThan0~5_cout 
// )))

	.dataa(\uart0|UART_TX1|clkCount [3]),
	.datab(\uart0|UART_RX1|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|LessThan0~5_cout ),
	.combout(),
	.cout(\uart0|UART_TX1|LessThan0~7_cout ));
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~7 .lut_mask = 16'h002B;
defparam \uart0|UART_TX1|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N14
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~9 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~9_cout  = CARRY((\uart0|UART_RX1|Add2~8_combout  & ((!\uart0|UART_TX1|LessThan0~7_cout ) # (!\uart0|UART_TX1|clkCount [4]))) # (!\uart0|UART_RX1|Add2~8_combout  & (!\uart0|UART_TX1|clkCount [4] & !\uart0|UART_TX1|LessThan0~7_cout 
// )))

	.dataa(\uart0|UART_RX1|Add2~8_combout ),
	.datab(\uart0|UART_TX1|clkCount [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|LessThan0~7_cout ),
	.combout(),
	.cout(\uart0|UART_TX1|LessThan0~9_cout ));
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~9 .lut_mask = 16'h002B;
defparam \uart0|UART_TX1|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N16
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~11 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~11_cout  = CARRY((\uart0|UART_RX1|Add2~10_combout  & (\uart0|UART_TX1|clkCount [5] & !\uart0|UART_TX1|LessThan0~9_cout )) # (!\uart0|UART_RX1|Add2~10_combout  & ((\uart0|UART_TX1|clkCount [5]) # (!\uart0|UART_TX1|LessThan0~9_cout 
// ))))

	.dataa(\uart0|UART_RX1|Add2~10_combout ),
	.datab(\uart0|UART_TX1|clkCount [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|LessThan0~9_cout ),
	.combout(),
	.cout(\uart0|UART_TX1|LessThan0~11_cout ));
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~11 .lut_mask = 16'h004D;
defparam \uart0|UART_TX1|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N18
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~13 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~13_cout  = CARRY((\uart0|UART_RX1|Add2~12_combout  & ((!\uart0|UART_TX1|LessThan0~11_cout ) # (!\uart0|UART_TX1|clkCount [6]))) # (!\uart0|UART_RX1|Add2~12_combout  & (!\uart0|UART_TX1|clkCount [6] & 
// !\uart0|UART_TX1|LessThan0~11_cout )))

	.dataa(\uart0|UART_RX1|Add2~12_combout ),
	.datab(\uart0|UART_TX1|clkCount [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|LessThan0~11_cout ),
	.combout(),
	.cout(\uart0|UART_TX1|LessThan0~13_cout ));
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~13 .lut_mask = 16'h002B;
defparam \uart0|UART_TX1|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N20
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~15 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~15_cout  = CARRY((\uart0|UART_RX1|Add2~14_combout  & (\uart0|UART_TX1|clkCount [7] & !\uart0|UART_TX1|LessThan0~13_cout )) # (!\uart0|UART_RX1|Add2~14_combout  & ((\uart0|UART_TX1|clkCount [7]) # 
// (!\uart0|UART_TX1|LessThan0~13_cout ))))

	.dataa(\uart0|UART_RX1|Add2~14_combout ),
	.datab(\uart0|UART_TX1|clkCount [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|LessThan0~13_cout ),
	.combout(),
	.cout(\uart0|UART_TX1|LessThan0~15_cout ));
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~15 .lut_mask = 16'h004D;
defparam \uart0|UART_TX1|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N22
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~17 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~17_cout  = CARRY((\uart0|UART_TX1|clkCount [8] & (\uart0|UART_RX1|Add2~16_combout  & !\uart0|UART_TX1|LessThan0~15_cout )) # (!\uart0|UART_TX1|clkCount [8] & ((\uart0|UART_RX1|Add2~16_combout ) # 
// (!\uart0|UART_TX1|LessThan0~15_cout ))))

	.dataa(\uart0|UART_TX1|clkCount [8]),
	.datab(\uart0|UART_RX1|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\uart0|UART_TX1|LessThan0~15_cout ),
	.combout(),
	.cout(\uart0|UART_TX1|LessThan0~17_cout ));
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~17 .lut_mask = 16'h004D;
defparam \uart0|UART_TX1|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N24
fiftyfivenm_lcell_comb \uart0|UART_TX1|LessThan0~18 (
// Equation(s):
// \uart0|UART_TX1|LessThan0~18_combout  = (\uart0|UART_RX1|Add2~18_combout  & ((\uart0|UART_TX1|LessThan0~17_cout ) # (!\uart0|UART_TX1|clkCount [9]))) # (!\uart0|UART_RX1|Add2~18_combout  & (\uart0|UART_TX1|LessThan0~17_cout  & !\uart0|UART_TX1|clkCount 
// [9]))

	.dataa(\uart0|UART_RX1|Add2~18_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_TX1|clkCount [9]),
	.cin(\uart0|UART_TX1|LessThan0~17_cout ),
	.combout(\uart0|UART_TX1|LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|LessThan0~18 .lut_mask = 16'hA0FA;
defparam \uart0|UART_TX1|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N0
fiftyfivenm_lcell_comb \uart0|UART_TX1|index[2]~3 (
// Equation(s):
// \uart0|UART_TX1|index[2]~3_combout  = (\uart0|UART_TX1|index[2]~2_combout  & ((\uart0|UART_RX1|Add2~20_combout ) # ((\uart0|UART_TX1|Equal0~0_combout ) # (\uart0|UART_TX1|LessThan0~18_combout ))))

	.dataa(\uart0|UART_RX1|Add2~20_combout ),
	.datab(\uart0|UART_TX1|index[2]~2_combout ),
	.datac(\uart0|UART_TX1|Equal0~0_combout ),
	.datad(\uart0|UART_TX1|LessThan0~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|index[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|index[2]~3 .lut_mask = 16'hCCC8;
defparam \uart0|UART_TX1|index[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N30
fiftyfivenm_lcell_comb \uart0|UART_TX1|index[0]~7 (
// Equation(s):
// \uart0|UART_TX1|index[0]~7_combout  = (\uart0|UART_TX1|index [0] & (((\uart0|UART_TX1|index[2]~3_combout )))) # (!\uart0|UART_TX1|index [0] & (\KEY[0]~input_o  & (\uart0|UART_TX1|state.TRANSMIT~q  & !\uart0|UART_TX1|index[2]~3_combout )))

	.dataa(\KEY[0]~input_o ),
	.datab(\uart0|UART_TX1|state.TRANSMIT~q ),
	.datac(\uart0|UART_TX1|index [0]),
	.datad(\uart0|UART_TX1|index[2]~3_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|index[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|index[0]~7 .lut_mask = 16'hF008;
defparam \uart0|UART_TX1|index[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N31
dffeas \uart0|UART_TX1|index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|index[0]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|index[0] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N4
fiftyfivenm_lcell_comb \uart0|UART_TX1|index[1]~5 (
// Equation(s):
// \uart0|UART_TX1|index[1]~5_combout  = (\uart0|UART_TX1|index[2]~3_combout  & (((\uart0|UART_TX1|index [1])))) # (!\uart0|UART_TX1|index[2]~3_combout  & (\uart0|UART_TX1|index[2]~2_combout  & (\uart0|UART_TX1|index [0] $ (\uart0|UART_TX1|index [1]))))

	.dataa(\uart0|UART_TX1|index [0]),
	.datab(\uart0|UART_TX1|index[2]~2_combout ),
	.datac(\uart0|UART_TX1|index [1]),
	.datad(\uart0|UART_TX1|index[2]~3_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|index[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|index[1]~5 .lut_mask = 16'hF048;
defparam \uart0|UART_TX1|index[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N5
dffeas \uart0|UART_TX1|index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|index[1]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|index[1] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N20
fiftyfivenm_lcell_comb \uart0|UART_TX1|Add2~0 (
// Equation(s):
// \uart0|UART_TX1|Add2~0_combout  = \uart0|UART_TX1|index [2] $ (((\uart0|UART_TX1|index [1] & \uart0|UART_TX1|index [0])))

	.dataa(gnd),
	.datab(\uart0|UART_TX1|index [1]),
	.datac(\uart0|UART_TX1|index [2]),
	.datad(\uart0|UART_TX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Add2~0 .lut_mask = 16'h3CF0;
defparam \uart0|UART_TX1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N4
fiftyfivenm_lcell_comb \uart0|UART_TX1|index[2]~4 (
// Equation(s):
// \uart0|UART_TX1|index[2]~4_combout  = (\uart0|UART_TX1|index[2]~3_combout  & (((\uart0|UART_TX1|index [2])))) # (!\uart0|UART_TX1|index[2]~3_combout  & (\uart0|UART_TX1|index[2]~2_combout  & (\uart0|UART_TX1|Add2~0_combout )))

	.dataa(\uart0|UART_TX1|index[2]~2_combout ),
	.datab(\uart0|UART_TX1|Add2~0_combout ),
	.datac(\uart0|UART_TX1|index [2]),
	.datad(\uart0|UART_TX1|index[2]~3_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|index[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|index[2]~4 .lut_mask = 16'hF088;
defparam \uart0|UART_TX1|index[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N5
dffeas \uart0|UART_TX1|index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|index[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|index[2] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N2
fiftyfivenm_lcell_comb \uart0|UART_TX1|Add2~1 (
// Equation(s):
// \uart0|UART_TX1|Add2~1_combout  = \uart0|UART_TX1|index [3] $ (((\uart0|UART_TX1|index [1] & (\uart0|UART_TX1|index [2] & \uart0|UART_TX1|index [0]))))

	.dataa(\uart0|UART_TX1|index [3]),
	.datab(\uart0|UART_TX1|index [1]),
	.datac(\uart0|UART_TX1|index [2]),
	.datad(\uart0|UART_TX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Add2~1 .lut_mask = 16'h6AAA;
defparam \uart0|UART_TX1|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N10
fiftyfivenm_lcell_comb \uart0|UART_TX1|index[3]~6 (
// Equation(s):
// \uart0|UART_TX1|index[3]~6_combout  = (\uart0|UART_TX1|index[2]~3_combout  & (((\uart0|UART_TX1|index [3])))) # (!\uart0|UART_TX1|index[2]~3_combout  & (\uart0|UART_TX1|index[2]~2_combout  & (\uart0|UART_TX1|Add2~1_combout )))

	.dataa(\uart0|UART_TX1|index[2]~2_combout ),
	.datab(\uart0|UART_TX1|Add2~1_combout ),
	.datac(\uart0|UART_TX1|index [3]),
	.datad(\uart0|UART_TX1|index[2]~3_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|index[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|index[3]~6 .lut_mask = 16'hF088;
defparam \uart0|UART_TX1|index[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N11
dffeas \uart0|UART_TX1|index[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|index[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|index[3] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N30
fiftyfivenm_lcell_comb \uart0|UART_TX1|Equal0~0 (
// Equation(s):
// \uart0|UART_TX1|Equal0~0_combout  = (\uart0|UART_TX1|index [3] & (!\uart0|UART_TX1|index [1] & (!\uart0|UART_TX1|index [2] & \uart0|UART_TX1|index [0])))

	.dataa(\uart0|UART_TX1|index [3]),
	.datab(\uart0|UART_TX1|index [1]),
	.datac(\uart0|UART_TX1|index [2]),
	.datad(\uart0|UART_TX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Equal0~0 .lut_mask = 16'h0200;
defparam \uart0|UART_TX1|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N2
fiftyfivenm_lcell_comb \uart0|UART_TX1|Selector4~0 (
// Equation(s):
// \uart0|UART_TX1|Selector4~0_combout  = (!\uart0|UART_RX1|Add2~20_combout  & (\uart0|UART_TX1|Equal0~0_combout  & !\uart0|UART_TX1|LessThan0~18_combout ))

	.dataa(\uart0|UART_RX1|Add2~20_combout ),
	.datab(gnd),
	.datac(\uart0|UART_TX1|Equal0~0_combout ),
	.datad(\uart0|UART_TX1|LessThan0~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Selector4~0 .lut_mask = 16'h0050;
defparam \uart0|UART_TX1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N22
fiftyfivenm_lcell_comb \uart0|UART_TX1|Selector4~1 (
// Equation(s):
// \uart0|UART_TX1|Selector4~1_combout  = (\uart0|UART_RX1|dataDone~q  & (((\uart0|UART_TX1|state.TRANSMIT~q  & !\uart0|UART_TX1|Selector4~0_combout )) # (!\uart0|UART_TX1|state.IDLE~q ))) # (!\uart0|UART_RX1|dataDone~q  & (((\uart0|UART_TX1|state.TRANSMIT~q 
//  & !\uart0|UART_TX1|Selector4~0_combout ))))

	.dataa(\uart0|UART_RX1|dataDone~q ),
	.datab(\uart0|UART_TX1|state.IDLE~q ),
	.datac(\uart0|UART_TX1|state.TRANSMIT~q ),
	.datad(\uart0|UART_TX1|Selector4~0_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Selector4~1 .lut_mask = 16'h22F2;
defparam \uart0|UART_TX1|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N23
dffeas \uart0|UART_TX1|state.TRANSMIT (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|state.TRANSMIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|state.TRANSMIT .is_wysiwyg = "true";
defparam \uart0|UART_TX1|state.TRANSMIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y50_N4
fiftyfivenm_lcell_comb \uart0|UART_TX1|index[2]~2 (
// Equation(s):
// \uart0|UART_TX1|index[2]~2_combout  = (\KEY[0]~input_o  & \uart0|UART_TX1|state.TRANSMIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\uart0|UART_TX1|state.TRANSMIT~q ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|index[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|index[2]~2 .lut_mask = 16'hF000;
defparam \uart0|UART_TX1|index[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N26
fiftyfivenm_lcell_comb \uart0|UART_TX1|state~5 (
// Equation(s):
// \uart0|UART_TX1|state~5_combout  = (!\uart0|UART_RX1|Add2~20_combout  & (\uart0|UART_TX1|index[2]~2_combout  & (\uart0|UART_TX1|Equal0~0_combout  & !\uart0|UART_TX1|LessThan0~18_combout )))

	.dataa(\uart0|UART_RX1|Add2~20_combout ),
	.datab(\uart0|UART_TX1|index[2]~2_combout ),
	.datac(\uart0|UART_TX1|Equal0~0_combout ),
	.datad(\uart0|UART_TX1|LessThan0~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|state~5 .lut_mask = 16'h0040;
defparam \uart0|UART_TX1|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N27
dffeas \uart0|UART_TX1|state.DONE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|state.DONE .is_wysiwyg = "true";
defparam \uart0|UART_TX1|state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N0
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector19~0 (
// Equation(s):
// \uart0|UART_RX1|Selector19~0_combout  = (\uart0|UART_RX1|dataOut [2] & ((\uart0|UART_RX1|state.DONE~q ) # (\uart0|UART_RX1|state.START~q )))

	.dataa(\uart0|UART_RX1|state.DONE~q ),
	.datab(\uart0|UART_RX1|dataOut [2]),
	.datac(gnd),
	.datad(\uart0|UART_RX1|state.START~q ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector19~0 .lut_mask = 16'hCC88;
defparam \uart0|UART_RX1|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N4
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector19~1 (
// Equation(s):
// \uart0|UART_RX1|Selector19~1_combout  = (\uart0|UART_RX1|index [1] & !\uart0|UART_RX1|index [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart0|UART_RX1|index [1]),
	.datad(\uart0|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector19~1 .lut_mask = 16'h00F0;
defparam \uart0|UART_RX1|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N26
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector21~1 (
// Equation(s):
// \uart0|UART_RX1|Selector21~1_combout  = (!\uart0|UART_RX1|index [3] & (!\uart0|UART_RX1|index [2] & (!\uart0|UART_RX1|Add2~20_combout  & !\uart0|UART_RX1|LessThan3~18_combout )))

	.dataa(\uart0|UART_RX1|index [3]),
	.datab(\uart0|UART_RX1|index [2]),
	.datac(\uart0|UART_RX1|Add2~20_combout ),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector21~1 .lut_mask = 16'h0001;
defparam \uart0|UART_RX1|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N22
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector19~2 (
// Equation(s):
// \uart0|UART_RX1|Selector19~2_combout  = (\uart0|UART_RX1|state.RECEIVE~q  & (\uart0|UART_RX1|dataOut [2] & ((!\uart0|UART_RX1|Selector21~1_combout ) # (!\uart0|UART_RX1|Selector19~1_combout ))))

	.dataa(\uart0|UART_RX1|state.RECEIVE~q ),
	.datab(\uart0|UART_RX1|dataOut [2]),
	.datac(\uart0|UART_RX1|Selector19~1_combout ),
	.datad(\uart0|UART_RX1|Selector21~1_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector19~2 .lut_mask = 16'h0888;
defparam \uart0|UART_RX1|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N28
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector17~4 (
// Equation(s):
// \uart0|UART_RX1|Selector17~4_combout  = (!\uart0|UART_RX1|index [3] & (!\uart0|UART_RX1|Add2~20_combout  & !\uart0|UART_RX1|LessThan3~18_combout ))

	.dataa(\uart0|UART_RX1|index [3]),
	.datab(\uart0|UART_RX1|Add2~20_combout ),
	.datac(gnd),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector17~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector17~4 .lut_mask = 16'h0011;
defparam \uart0|UART_RX1|Selector17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N18
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector21~3 (
// Equation(s):
// \uart0|UART_RX1|Selector21~3_combout  = (\uart0|UART_RX1|state.RECEIVE~q  & (!\uart0|UART_RX1|index [2] & (\uart0|UART_RX1|regIn~q  & \uart0|UART_RX1|Selector17~4_combout )))

	.dataa(\uart0|UART_RX1|state.RECEIVE~q ),
	.datab(\uart0|UART_RX1|index [2]),
	.datac(\uart0|UART_RX1|regIn~q ),
	.datad(\uart0|UART_RX1|Selector17~4_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector21~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector21~3 .lut_mask = 16'h2000;
defparam \uart0|UART_RX1|Selector21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N16
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector19~3 (
// Equation(s):
// \uart0|UART_RX1|Selector19~3_combout  = (\uart0|UART_RX1|Selector19~0_combout ) # ((\uart0|UART_RX1|Selector19~2_combout ) # ((\uart0|UART_RX1|Selector19~1_combout  & \uart0|UART_RX1|Selector21~3_combout )))

	.dataa(\uart0|UART_RX1|Selector19~0_combout ),
	.datab(\uart0|UART_RX1|Selector19~1_combout ),
	.datac(\uart0|UART_RX1|Selector19~2_combout ),
	.datad(\uart0|UART_RX1|Selector21~3_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector19~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector19~3 .lut_mask = 16'hFEFA;
defparam \uart0|UART_RX1|Selector19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N17
dffeas \uart0|UART_RX1|dataOut[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector19~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|dataOut[2] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y51_N0
fiftyfivenm_lcell_comb \uart0|UART_RX1|RXout[4]~0 (
// Equation(s):
// \uart0|UART_RX1|RXout[4]~0_combout  = (!\uart0|UART_RX1|Add2~20_combout  & (\KEY[0]~input_o  & (\uart0|UART_RX1|state.DONE~q  & !\uart0|UART_RX1|LessThan3~18_combout )))

	.dataa(\uart0|UART_RX1|Add2~20_combout ),
	.datab(\KEY[0]~input_o ),
	.datac(\uart0|UART_RX1|state.DONE~q ),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|RXout[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[4]~0 .lut_mask = 16'h0040;
defparam \uart0|UART_RX1|RXout[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N31
dffeas \uart0|UART_RX1|RXout[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|dataOut [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_RX1|RXout[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|RXout [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[2] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|RXout[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N12
fiftyfivenm_lcell_comb \uart0|UART_TX1|packet[3]~feeder (
// Equation(s):
// \uart0|UART_TX1|packet[3]~feeder_combout  = \uart0|UART_RX1|RXout [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_RX1|RXout [2]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|packet[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|packet[3]~feeder .lut_mask = 16'hFF00;
defparam \uart0|UART_TX1|packet[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N30
fiftyfivenm_lcell_comb \uart0|UART_TX1|packet[8]~0 (
// Equation(s):
// \uart0|UART_TX1|packet[8]~0_combout  = (\KEY[0]~input_o  & (!\uart0|UART_TX1|state.IDLE~q  & \uart0|UART_RX1|dataDone~q ))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\uart0|UART_TX1|state.IDLE~q ),
	.datad(\uart0|UART_RX1|dataDone~q ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|packet[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|packet[8]~0 .lut_mask = 16'h0C00;
defparam \uart0|UART_TX1|packet[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N13
dffeas \uart0|UART_TX1|packet[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|packet[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart0|UART_TX1|packet[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|packet [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|packet[3] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|packet[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N28
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector20~0 (
// Equation(s):
// \uart0|UART_RX1|Selector20~0_combout  = (\uart0|UART_RX1|dataOut [1] & ((\uart0|UART_RX1|state.DONE~q ) # (\uart0|UART_RX1|state.START~q )))

	.dataa(\uart0|UART_RX1|state.DONE~q ),
	.datab(\uart0|UART_RX1|dataOut [1]),
	.datac(gnd),
	.datad(\uart0|UART_RX1|state.START~q ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector20~0 .lut_mask = 16'hCC88;
defparam \uart0|UART_RX1|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N16
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector16~1 (
// Equation(s):
// \uart0|UART_RX1|Selector16~1_combout  = (!\uart0|UART_RX1|index [1] & \uart0|UART_RX1|index [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart0|UART_RX1|index [1]),
	.datad(\uart0|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector16~1 .lut_mask = 16'h0F00;
defparam \uart0|UART_RX1|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector20~1 (
// Equation(s):
// \uart0|UART_RX1|Selector20~1_combout  = (\uart0|UART_RX1|dataOut [1] & (\uart0|UART_RX1|state.RECEIVE~q  & ((!\uart0|UART_RX1|Selector21~1_combout ) # (!\uart0|UART_RX1|Selector16~1_combout ))))

	.dataa(\uart0|UART_RX1|Selector16~1_combout ),
	.datab(\uart0|UART_RX1|dataOut [1]),
	.datac(\uart0|UART_RX1|state.RECEIVE~q ),
	.datad(\uart0|UART_RX1|Selector21~1_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector20~1 .lut_mask = 16'h40C0;
defparam \uart0|UART_RX1|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N2
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector20~2 (
// Equation(s):
// \uart0|UART_RX1|Selector20~2_combout  = (\uart0|UART_RX1|Selector20~0_combout ) # ((\uart0|UART_RX1|Selector20~1_combout ) # ((\uart0|UART_RX1|Selector16~1_combout  & \uart0|UART_RX1|Selector21~3_combout )))

	.dataa(\uart0|UART_RX1|Selector20~0_combout ),
	.datab(\uart0|UART_RX1|Selector16~1_combout ),
	.datac(\uart0|UART_RX1|Selector20~1_combout ),
	.datad(\uart0|UART_RX1|Selector21~3_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector20~2 .lut_mask = 16'hFEFA;
defparam \uart0|UART_RX1|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N3
dffeas \uart0|UART_RX1|dataOut[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector20~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|dataOut[1] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
fiftyfivenm_lcell_comb \uart0|UART_RX1|RXout[1]~feeder (
// Equation(s):
// \uart0|UART_RX1|RXout[1]~feeder_combout  = \uart0|UART_RX1|dataOut [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_RX1|dataOut [1]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|RXout[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[1]~feeder .lut_mask = 16'hFF00;
defparam \uart0|UART_RX1|RXout[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N21
dffeas \uart0|UART_RX1|RXout[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|RXout[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart0|UART_RX1|RXout[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|RXout [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[1] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|RXout[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N23
dffeas \uart0|UART_TX1|packet[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|RXout [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_TX1|packet[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|packet [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|packet[2] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|packet[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N22
fiftyfivenm_lcell_comb \uart0|UART_TX1|Selector0~1 (
// Equation(s):
// \uart0|UART_TX1|Selector0~1_combout  = (\uart0|UART_TX1|index [1] & ((\uart0|UART_TX1|index [0] & (\uart0|UART_TX1|packet [3])) # (!\uart0|UART_TX1|index [0] & ((\uart0|UART_TX1|packet [2])))))

	.dataa(\uart0|UART_TX1|packet [3]),
	.datab(\uart0|UART_TX1|index [1]),
	.datac(\uart0|UART_TX1|packet [2]),
	.datad(\uart0|UART_TX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Selector0~1 .lut_mask = 16'h88C0;
defparam \uart0|UART_TX1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N6
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector21~0 (
// Equation(s):
// \uart0|UART_RX1|Selector21~0_combout  = (\uart0|UART_RX1|dataOut [0] & ((\uart0|UART_RX1|state.DONE~q ) # (\uart0|UART_RX1|state.START~q )))

	.dataa(\uart0|UART_RX1|state.DONE~q ),
	.datab(\uart0|UART_RX1|dataOut [0]),
	.datac(gnd),
	.datad(\uart0|UART_RX1|state.START~q ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector21~0 .lut_mask = 16'hCC88;
defparam \uart0|UART_RX1|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N8
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector17~1 (
// Equation(s):
// \uart0|UART_RX1|Selector17~1_combout  = (!\uart0|UART_RX1|index [1] & !\uart0|UART_RX1|index [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\uart0|UART_RX1|index [1]),
	.datad(\uart0|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector17~1 .lut_mask = 16'h000F;
defparam \uart0|UART_RX1|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N8
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector21~2 (
// Equation(s):
// \uart0|UART_RX1|Selector21~2_combout  = (\uart0|UART_RX1|state.RECEIVE~q  & (\uart0|UART_RX1|dataOut [0] & ((!\uart0|UART_RX1|Selector21~1_combout ) # (!\uart0|UART_RX1|Selector17~1_combout ))))

	.dataa(\uart0|UART_RX1|state.RECEIVE~q ),
	.datab(\uart0|UART_RX1|Selector17~1_combout ),
	.datac(\uart0|UART_RX1|dataOut [0]),
	.datad(\uart0|UART_RX1|Selector21~1_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector21~2 .lut_mask = 16'h20A0;
defparam \uart0|UART_RX1|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector21~4 (
// Equation(s):
// \uart0|UART_RX1|Selector21~4_combout  = (\uart0|UART_RX1|Selector21~0_combout ) # ((\uart0|UART_RX1|Selector21~2_combout ) # ((\uart0|UART_RX1|Selector17~1_combout  & \uart0|UART_RX1|Selector21~3_combout )))

	.dataa(\uart0|UART_RX1|Selector21~0_combout ),
	.datab(\uart0|UART_RX1|Selector17~1_combout ),
	.datac(\uart0|UART_RX1|Selector21~2_combout ),
	.datad(\uart0|UART_RX1|Selector21~3_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector21~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector21~4 .lut_mask = 16'hFEFA;
defparam \uart0|UART_RX1|Selector21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N13
dffeas \uart0|UART_RX1|dataOut[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector21~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|dataOut[0] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N7
dffeas \uart0|UART_RX1|RXout[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|dataOut [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_RX1|RXout[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|RXout [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[0] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|RXout[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N16
fiftyfivenm_lcell_comb \uart0|UART_TX1|packet[1]~feeder (
// Equation(s):
// \uart0|UART_TX1|packet[1]~feeder_combout  = \uart0|UART_RX1|RXout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_RX1|RXout [0]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|packet[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|packet[1]~feeder .lut_mask = 16'hFF00;
defparam \uart0|UART_TX1|packet[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N17
dffeas \uart0|UART_TX1|packet[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|packet[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart0|UART_TX1|packet[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|packet [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|packet[1] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|packet[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N2
fiftyfivenm_lcell_comb \uart0|UART_RX1|dataOut~0 (
// Equation(s):
// \uart0|UART_RX1|dataOut~0_combout  = (\uart0|UART_RX1|state.DONE~q ) # (\uart0|UART_RX1|state.START~q )

	.dataa(gnd),
	.datab(\uart0|UART_RX1|state.DONE~q ),
	.datac(\uart0|UART_RX1|state.START~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart0|UART_RX1|dataOut~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|dataOut~0 .lut_mask = 16'hFCFC;
defparam \uart0|UART_RX1|dataOut~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N10
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector14~1 (
// Equation(s):
// \uart0|UART_RX1|Selector14~1_combout  = (\uart0|UART_RX1|Selector14~0_combout  & (\uart0|UART_RX1|Selector17~4_combout  & (\uart0|UART_RX1|regIn~q  $ (\uart0|UART_RX1|dataOut [7]))))

	.dataa(\uart0|UART_RX1|regIn~q ),
	.datab(\uart0|UART_RX1|dataOut [7]),
	.datac(\uart0|UART_RX1|Selector14~0_combout ),
	.datad(\uart0|UART_RX1|Selector17~4_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector14~1 .lut_mask = 16'h6000;
defparam \uart0|UART_RX1|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N0
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector14~2 (
// Equation(s):
// \uart0|UART_RX1|Selector14~2_combout  = (\uart0|UART_RX1|dataOut [7] & ((\uart0|UART_RX1|dataOut~0_combout ) # ((\uart0|UART_RX1|state.RECEIVE~q  & !\uart0|UART_RX1|Selector14~1_combout )))) # (!\uart0|UART_RX1|dataOut [7] & 
// (((\uart0|UART_RX1|state.RECEIVE~q  & \uart0|UART_RX1|Selector14~1_combout ))))

	.dataa(\uart0|UART_RX1|dataOut~0_combout ),
	.datab(\uart0|UART_RX1|state.RECEIVE~q ),
	.datac(\uart0|UART_RX1|dataOut [7]),
	.datad(\uart0|UART_RX1|Selector14~1_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector14~2 .lut_mask = 16'hACE0;
defparam \uart0|UART_RX1|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N1
dffeas \uart0|UART_RX1|dataOut[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|dataOut[7] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N25
dffeas \uart0|UART_RX1|RXout[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|dataOut [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_RX1|RXout[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|RXout [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[7] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|RXout[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N7
dffeas \uart0|UART_TX1|packet[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|RXout [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_TX1|packet[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|packet [8]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|packet[8] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|packet[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N6
fiftyfivenm_lcell_comb \uart0|UART_TX1|Selector0~0 (
// Equation(s):
// \uart0|UART_TX1|Selector0~0_combout  = (\uart0|UART_TX1|index [3] & (((\uart0|UART_TX1|packet [8]) # (\uart0|UART_TX1|index [0])))) # (!\uart0|UART_TX1|index [3] & (\uart0|UART_TX1|packet [1] & ((\uart0|UART_TX1|index [0]))))

	.dataa(\uart0|UART_TX1|index [3]),
	.datab(\uart0|UART_TX1|packet [1]),
	.datac(\uart0|UART_TX1|packet [8]),
	.datad(\uart0|UART_TX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Selector0~0 .lut_mask = 16'hEEA0;
defparam \uart0|UART_TX1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N8
fiftyfivenm_lcell_comb \uart0|UART_TX1|Selector0~2 (
// Equation(s):
// \uart0|UART_TX1|Selector0~2_combout  = (\uart0|UART_TX1|index [3] & (!\uart0|UART_TX1|index [1] & ((\uart0|UART_TX1|Selector0~0_combout )))) # (!\uart0|UART_TX1|index [3] & ((\uart0|UART_TX1|Selector0~1_combout ) # ((!\uart0|UART_TX1|index [1] & 
// \uart0|UART_TX1|Selector0~0_combout ))))

	.dataa(\uart0|UART_TX1|index [3]),
	.datab(\uart0|UART_TX1|index [1]),
	.datac(\uart0|UART_TX1|Selector0~1_combout ),
	.datad(\uart0|UART_TX1|Selector0~0_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Selector0~2 .lut_mask = 16'h7350;
defparam \uart0|UART_TX1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N20
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector16~0 (
// Equation(s):
// \uart0|UART_RX1|Selector16~0_combout  = (\uart0|UART_RX1|dataOut [5] & ((\uart0|UART_RX1|state.DONE~q ) # (\uart0|UART_RX1|state.START~q )))

	.dataa(\uart0|UART_RX1|state.DONE~q ),
	.datab(\uart0|UART_RX1|state.START~q ),
	.datac(\uart0|UART_RX1|dataOut [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector16~0 .lut_mask = 16'hE0E0;
defparam \uart0|UART_RX1|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N10
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector16~2 (
// Equation(s):
// \uart0|UART_RX1|Selector16~2_combout  = ((\uart0|UART_RX1|Add2~20_combout ) # ((\uart0|UART_RX1|index [3]) # (!\uart0|UART_RX1|Selector16~1_combout ))) # (!\uart0|UART_RX1|index [2])

	.dataa(\uart0|UART_RX1|index [2]),
	.datab(\uart0|UART_RX1|Add2~20_combout ),
	.datac(\uart0|UART_RX1|index [3]),
	.datad(\uart0|UART_RX1|Selector16~1_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector16~2 .lut_mask = 16'hFDFF;
defparam \uart0|UART_RX1|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N30
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector16~3 (
// Equation(s):
// \uart0|UART_RX1|Selector16~3_combout  = (\uart0|UART_RX1|state.RECEIVE~q  & (\uart0|UART_RX1|dataOut [5] & ((\uart0|UART_RX1|Selector16~2_combout ) # (\uart0|UART_RX1|LessThan3~18_combout ))))

	.dataa(\uart0|UART_RX1|state.RECEIVE~q ),
	.datab(\uart0|UART_RX1|dataOut [5]),
	.datac(\uart0|UART_RX1|Selector16~2_combout ),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector16~3 .lut_mask = 16'h8880;
defparam \uart0|UART_RX1|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N12
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector17~5 (
// Equation(s):
// \uart0|UART_RX1|Selector17~5_combout  = (\uart0|UART_RX1|regIn~q  & (\uart0|UART_RX1|index [2] & (\uart0|UART_RX1|state.RECEIVE~q  & \uart0|UART_RX1|Selector17~4_combout )))

	.dataa(\uart0|UART_RX1|regIn~q ),
	.datab(\uart0|UART_RX1|index [2]),
	.datac(\uart0|UART_RX1|state.RECEIVE~q ),
	.datad(\uart0|UART_RX1|Selector17~4_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector17~5_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector17~5 .lut_mask = 16'h8000;
defparam \uart0|UART_RX1|Selector17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y51_N24
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector16~4 (
// Equation(s):
// \uart0|UART_RX1|Selector16~4_combout  = (\uart0|UART_RX1|Selector16~0_combout ) # ((\uart0|UART_RX1|Selector16~3_combout ) # ((\uart0|UART_RX1|Selector16~1_combout  & \uart0|UART_RX1|Selector17~5_combout )))

	.dataa(\uart0|UART_RX1|Selector16~0_combout ),
	.datab(\uart0|UART_RX1|Selector16~1_combout ),
	.datac(\uart0|UART_RX1|Selector16~3_combout ),
	.datad(\uart0|UART_RX1|Selector17~5_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector16~4 .lut_mask = 16'hFEFA;
defparam \uart0|UART_RX1|Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y51_N25
dffeas \uart0|UART_RX1|dataOut[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector16~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|dataOut[5] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N23
dffeas \uart0|UART_RX1|RXout[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|dataOut [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_RX1|RXout[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|RXout [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[5] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|RXout[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N26
fiftyfivenm_lcell_comb \uart0|UART_TX1|packet[6]~feeder (
// Equation(s):
// \uart0|UART_TX1|packet[6]~feeder_combout  = \uart0|UART_RX1|RXout [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_RX1|RXout [5]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|packet[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|packet[6]~feeder .lut_mask = 16'hFF00;
defparam \uart0|UART_TX1|packet[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N27
dffeas \uart0|UART_TX1|packet[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|packet[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart0|UART_TX1|packet[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|packet [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|packet[6] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|packet[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N12
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector15~0 (
// Equation(s):
// \uart0|UART_RX1|Selector15~0_combout  = (\uart0|UART_RX1|index [2] & (\uart0|UART_RX1|index [1] & !\uart0|UART_RX1|index [0]))

	.dataa(\uart0|UART_RX1|index [2]),
	.datab(gnd),
	.datac(\uart0|UART_RX1|index [1]),
	.datad(\uart0|UART_RX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector15~0 .lut_mask = 16'h00A0;
defparam \uart0|UART_RX1|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N16
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector15~1 (
// Equation(s):
// \uart0|UART_RX1|Selector15~1_combout  = (\uart0|UART_RX1|Selector15~0_combout  & (\uart0|UART_RX1|Selector17~4_combout  & (\uart0|UART_RX1|dataOut [6] $ (\uart0|UART_RX1|regIn~q ))))

	.dataa(\uart0|UART_RX1|dataOut [6]),
	.datab(\uart0|UART_RX1|regIn~q ),
	.datac(\uart0|UART_RX1|Selector15~0_combout ),
	.datad(\uart0|UART_RX1|Selector17~4_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector15~1 .lut_mask = 16'h6000;
defparam \uart0|UART_RX1|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y51_N6
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector15~2 (
// Equation(s):
// \uart0|UART_RX1|Selector15~2_combout  = (\uart0|UART_RX1|dataOut [6] & ((\uart0|UART_RX1|dataOut~0_combout ) # ((\uart0|UART_RX1|state.RECEIVE~q  & !\uart0|UART_RX1|Selector15~1_combout )))) # (!\uart0|UART_RX1|dataOut [6] & 
// (((\uart0|UART_RX1|state.RECEIVE~q  & \uart0|UART_RX1|Selector15~1_combout ))))

	.dataa(\uart0|UART_RX1|dataOut~0_combout ),
	.datab(\uart0|UART_RX1|state.RECEIVE~q ),
	.datac(\uart0|UART_RX1|dataOut [6]),
	.datad(\uart0|UART_RX1|Selector15~1_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector15~2 .lut_mask = 16'hACE0;
defparam \uart0|UART_RX1|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y51_N7
dffeas \uart0|UART_RX1|dataOut[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|dataOut[6] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N24
fiftyfivenm_lcell_comb \uart0|UART_RX1|RXout[6]~feeder (
// Equation(s):
// \uart0|UART_RX1|RXout[6]~feeder_combout  = \uart0|UART_RX1|dataOut [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_RX1|dataOut [6]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|RXout[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[6]~feeder .lut_mask = 16'hFF00;
defparam \uart0|UART_RX1|RXout[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N25
dffeas \uart0|UART_RX1|RXout[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|RXout[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart0|UART_RX1|RXout[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|RXout [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[6] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|RXout[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N25
dffeas \uart0|UART_TX1|packet[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|RXout [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_TX1|packet[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|packet [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|packet[7] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|packet[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N26
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector17~0 (
// Equation(s):
// \uart0|UART_RX1|Selector17~0_combout  = (\uart0|UART_RX1|dataOut [4] & ((\uart0|UART_RX1|state.DONE~q ) # (\uart0|UART_RX1|state.START~q )))

	.dataa(\uart0|UART_RX1|state.DONE~q ),
	.datab(gnd),
	.datac(\uart0|UART_RX1|state.START~q ),
	.datad(\uart0|UART_RX1|dataOut [4]),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector17~0 .lut_mask = 16'hFA00;
defparam \uart0|UART_RX1|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N24
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector17~2 (
// Equation(s):
// \uart0|UART_RX1|Selector17~2_combout  = (\uart0|UART_RX1|index [2] & (!\uart0|UART_RX1|Add2~20_combout  & (!\uart0|UART_RX1|index [3] & !\uart0|UART_RX1|LessThan3~18_combout )))

	.dataa(\uart0|UART_RX1|index [2]),
	.datab(\uart0|UART_RX1|Add2~20_combout ),
	.datac(\uart0|UART_RX1|index [3]),
	.datad(\uart0|UART_RX1|LessThan3~18_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector17~2 .lut_mask = 16'h0002;
defparam \uart0|UART_RX1|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N22
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector17~3 (
// Equation(s):
// \uart0|UART_RX1|Selector17~3_combout  = (\uart0|UART_RX1|dataOut [4] & (\uart0|UART_RX1|state.RECEIVE~q  & ((!\uart0|UART_RX1|Selector17~2_combout ) # (!\uart0|UART_RX1|Selector17~1_combout ))))

	.dataa(\uart0|UART_RX1|dataOut [4]),
	.datab(\uart0|UART_RX1|state.RECEIVE~q ),
	.datac(\uart0|UART_RX1|Selector17~1_combout ),
	.datad(\uart0|UART_RX1|Selector17~2_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector17~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector17~3 .lut_mask = 16'h0888;
defparam \uart0|UART_RX1|Selector17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y51_N0
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector17~6 (
// Equation(s):
// \uart0|UART_RX1|Selector17~6_combout  = (\uart0|UART_RX1|Selector17~0_combout ) # ((\uart0|UART_RX1|Selector17~3_combout ) # ((\uart0|UART_RX1|Selector17~1_combout  & \uart0|UART_RX1|Selector17~5_combout )))

	.dataa(\uart0|UART_RX1|Selector17~0_combout ),
	.datab(\uart0|UART_RX1|Selector17~1_combout ),
	.datac(\uart0|UART_RX1|Selector17~3_combout ),
	.datad(\uart0|UART_RX1|Selector17~5_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector17~6_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector17~6 .lut_mask = 16'hFEFA;
defparam \uart0|UART_RX1|Selector17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y51_N1
dffeas \uart0|UART_RX1|dataOut[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector17~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|dataOut[4] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N17
dffeas \uart0|UART_RX1|RXout[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|dataOut [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_RX1|RXout[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|RXout [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[4] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|RXout[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N28
fiftyfivenm_lcell_comb \uart0|UART_TX1|packet[5]~feeder (
// Equation(s):
// \uart0|UART_TX1|packet[5]~feeder_combout  = \uart0|UART_RX1|RXout [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uart0|UART_RX1|RXout [4]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|packet[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|packet[5]~feeder .lut_mask = 16'hFF00;
defparam \uart0|UART_TX1|packet[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y50_N29
dffeas \uart0|UART_TX1|packet[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|packet[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uart0|UART_TX1|packet[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|packet [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|packet[5] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|packet[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N4
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector18~0 (
// Equation(s):
// \uart0|UART_RX1|Selector18~0_combout  = (\uart0|UART_RX1|dataOut [3] & ((\uart0|UART_RX1|state.DONE~q ) # (\uart0|UART_RX1|state.START~q )))

	.dataa(\uart0|UART_RX1|state.DONE~q ),
	.datab(\uart0|UART_RX1|dataOut [3]),
	.datac(gnd),
	.datad(\uart0|UART_RX1|state.START~q ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector18~0 .lut_mask = 16'hCC88;
defparam \uart0|UART_RX1|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N30
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector18~1 (
// Equation(s):
// \uart0|UART_RX1|Selector18~1_combout  = (\uart0|UART_RX1|state.RECEIVE~q  & (\uart0|UART_RX1|dataOut [3] & ((!\uart0|UART_RX1|Selector21~1_combout ) # (!\uart0|UART_RX1|Add1~0_combout ))))

	.dataa(\uart0|UART_RX1|state.RECEIVE~q ),
	.datab(\uart0|UART_RX1|Add1~0_combout ),
	.datac(\uart0|UART_RX1|dataOut [3]),
	.datad(\uart0|UART_RX1|Selector21~1_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector18~1 .lut_mask = 16'h20A0;
defparam \uart0|UART_RX1|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N14
fiftyfivenm_lcell_comb \uart0|UART_RX1|Selector18~2 (
// Equation(s):
// \uart0|UART_RX1|Selector18~2_combout  = (\uart0|UART_RX1|Selector18~0_combout ) # ((\uart0|UART_RX1|Selector18~1_combout ) # ((\uart0|UART_RX1|Add1~0_combout  & \uart0|UART_RX1|Selector21~3_combout )))

	.dataa(\uart0|UART_RX1|Selector18~0_combout ),
	.datab(\uart0|UART_RX1|Add1~0_combout ),
	.datac(\uart0|UART_RX1|Selector18~1_combout ),
	.datad(\uart0|UART_RX1|Selector21~3_combout ),
	.cin(gnd),
	.combout(\uart0|UART_RX1|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_RX1|Selector18~2 .lut_mask = 16'hFEFA;
defparam \uart0|UART_RX1|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N15
dffeas \uart0|UART_RX1|dataOut[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_RX1|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|dataOut[3] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y51_N9
dffeas \uart0|UART_RX1|RXout[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|dataOut [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_RX1|RXout[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_RX1|RXout [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_RX1|RXout[3] .is_wysiwyg = "true";
defparam \uart0|UART_RX1|RXout[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y50_N19
dffeas \uart0|UART_TX1|packet[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uart0|UART_RX1|RXout [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uart0|UART_TX1|packet[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|packet [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|packet[4] .is_wysiwyg = "true";
defparam \uart0|UART_TX1|packet[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N18
fiftyfivenm_lcell_comb \uart0|UART_TX1|Mux0~0 (
// Equation(s):
// \uart0|UART_TX1|Mux0~0_combout  = (\uart0|UART_TX1|index [1] & (((\uart0|UART_TX1|index [0])))) # (!\uart0|UART_TX1|index [1] & ((\uart0|UART_TX1|index [0] & (\uart0|UART_TX1|packet [5])) # (!\uart0|UART_TX1|index [0] & ((\uart0|UART_TX1|packet [4])))))

	.dataa(\uart0|UART_TX1|index [1]),
	.datab(\uart0|UART_TX1|packet [5]),
	.datac(\uart0|UART_TX1|packet [4]),
	.datad(\uart0|UART_TX1|index [0]),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Mux0~0 .lut_mask = 16'hEE50;
defparam \uart0|UART_TX1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N24
fiftyfivenm_lcell_comb \uart0|UART_TX1|Mux0~1 (
// Equation(s):
// \uart0|UART_TX1|Mux0~1_combout  = (\uart0|UART_TX1|index [1] & ((\uart0|UART_TX1|Mux0~0_combout  & ((\uart0|UART_TX1|packet [7]))) # (!\uart0|UART_TX1|Mux0~0_combout  & (\uart0|UART_TX1|packet [6])))) # (!\uart0|UART_TX1|index [1] & 
// (((\uart0|UART_TX1|Mux0~0_combout ))))

	.dataa(\uart0|UART_TX1|packet [6]),
	.datab(\uart0|UART_TX1|index [1]),
	.datac(\uart0|UART_TX1|packet [7]),
	.datad(\uart0|UART_TX1|Mux0~0_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Mux0~1 .lut_mask = 16'hF388;
defparam \uart0|UART_TX1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y50_N0
fiftyfivenm_lcell_comb \uart0|UART_TX1|Selector0~3 (
// Equation(s):
// \uart0|UART_TX1|Selector0~3_combout  = (\uart0|UART_TX1|index [2] & (!\uart0|UART_TX1|index [3] & ((\uart0|UART_TX1|Mux0~1_combout )))) # (!\uart0|UART_TX1|index [2] & (((\uart0|UART_TX1|Selector0~2_combout ))))

	.dataa(\uart0|UART_TX1|index [3]),
	.datab(\uart0|UART_TX1|index [2]),
	.datac(\uart0|UART_TX1|Selector0~2_combout ),
	.datad(\uart0|UART_TX1|Mux0~1_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Selector0~3_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Selector0~3 .lut_mask = 16'h7430;
defparam \uart0|UART_TX1|Selector0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y50_N28
fiftyfivenm_lcell_comb \uart0|UART_TX1|Selector0~4 (
// Equation(s):
// \uart0|UART_TX1|Selector0~4_combout  = (\uart0|UART_TX1|state.DONE~q  & (\uart0|UART_TX1|TXout~q  & ((\uart0|UART_TX1|Selector0~3_combout ) # (!\uart0|UART_TX1|state.TRANSMIT~q )))) # (!\uart0|UART_TX1|state.DONE~q  & 
// (((\uart0|UART_TX1|Selector0~3_combout )) # (!\uart0|UART_TX1|state.TRANSMIT~q )))

	.dataa(\uart0|UART_TX1|state.DONE~q ),
	.datab(\uart0|UART_TX1|state.TRANSMIT~q ),
	.datac(\uart0|UART_TX1|TXout~q ),
	.datad(\uart0|UART_TX1|Selector0~3_combout ),
	.cin(gnd),
	.combout(\uart0|UART_TX1|Selector0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uart0|UART_TX1|Selector0~4 .lut_mask = 16'hF531;
defparam \uart0|UART_TX1|Selector0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y50_N29
dffeas \uart0|UART_TX1|TXout (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\uart0|UART_TX1|Selector0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart0|UART_TX1|TXout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uart0|UART_TX1|TXout .is_wysiwyg = "true";
defparam \uart0|UART_TX1|TXout .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N10
fiftyfivenm_lcell_comb \H1|WideOr6~0 (
// Equation(s):
// \H1|WideOr6~0_combout  = (\uart0|UART_RX1|RXout [6] & (!\uart0|UART_RX1|RXout [5] & (\uart0|UART_RX1|RXout [4] $ (!\uart0|UART_RX1|RXout [7])))) # (!\uart0|UART_RX1|RXout [6] & (\uart0|UART_RX1|RXout [4] & (\uart0|UART_RX1|RXout [7] $ 
// (!\uart0|UART_RX1|RXout [5]))))

	.dataa(\uart0|UART_RX1|RXout [6]),
	.datab(\uart0|UART_RX1|RXout [4]),
	.datac(\uart0|UART_RX1|RXout [7]),
	.datad(\uart0|UART_RX1|RXout [5]),
	.cin(gnd),
	.combout(\H1|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr6~0 .lut_mask = 16'h4086;
defparam \H1|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
fiftyfivenm_lcell_comb \H1|WideOr5~0 (
// Equation(s):
// \H1|WideOr5~0_combout  = (\uart0|UART_RX1|RXout [7] & ((\uart0|UART_RX1|RXout [4] & ((\uart0|UART_RX1|RXout [5]))) # (!\uart0|UART_RX1|RXout [4] & (\uart0|UART_RX1|RXout [6])))) # (!\uart0|UART_RX1|RXout [7] & (\uart0|UART_RX1|RXout [6] & 
// (\uart0|UART_RX1|RXout [4] $ (\uart0|UART_RX1|RXout [5]))))

	.dataa(\uart0|UART_RX1|RXout [6]),
	.datab(\uart0|UART_RX1|RXout [4]),
	.datac(\uart0|UART_RX1|RXout [7]),
	.datad(\uart0|UART_RX1|RXout [5]),
	.cin(gnd),
	.combout(\H1|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr5~0 .lut_mask = 16'hE228;
defparam \H1|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N18
fiftyfivenm_lcell_comb \H1|WideOr4~0 (
// Equation(s):
// \H1|WideOr4~0_combout  = (\uart0|UART_RX1|RXout [6] & (\uart0|UART_RX1|RXout [7] & ((\uart0|UART_RX1|RXout [5]) # (!\uart0|UART_RX1|RXout [4])))) # (!\uart0|UART_RX1|RXout [6] & (!\uart0|UART_RX1|RXout [4] & (!\uart0|UART_RX1|RXout [7] & 
// \uart0|UART_RX1|RXout [5])))

	.dataa(\uart0|UART_RX1|RXout [6]),
	.datab(\uart0|UART_RX1|RXout [4]),
	.datac(\uart0|UART_RX1|RXout [7]),
	.datad(\uart0|UART_RX1|RXout [5]),
	.cin(gnd),
	.combout(\H1|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr4~0 .lut_mask = 16'hA120;
defparam \H1|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N0
fiftyfivenm_lcell_comb \H1|WideOr3~0 (
// Equation(s):
// \H1|WideOr3~0_combout  = (\uart0|UART_RX1|RXout [4] & (\uart0|UART_RX1|RXout [6] $ (((!\uart0|UART_RX1|RXout [5]))))) # (!\uart0|UART_RX1|RXout [4] & ((\uart0|UART_RX1|RXout [6] & (!\uart0|UART_RX1|RXout [7] & !\uart0|UART_RX1|RXout [5])) # 
// (!\uart0|UART_RX1|RXout [6] & (\uart0|UART_RX1|RXout [7] & \uart0|UART_RX1|RXout [5]))))

	.dataa(\uart0|UART_RX1|RXout [6]),
	.datab(\uart0|UART_RX1|RXout [4]),
	.datac(\uart0|UART_RX1|RXout [7]),
	.datad(\uart0|UART_RX1|RXout [5]),
	.cin(gnd),
	.combout(\H1|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr3~0 .lut_mask = 16'h9846;
defparam \H1|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N2
fiftyfivenm_lcell_comb \H1|WideOr2~0 (
// Equation(s):
// \H1|WideOr2~0_combout  = (\uart0|UART_RX1|RXout [5] & (((\uart0|UART_RX1|RXout [4] & !\uart0|UART_RX1|RXout [7])))) # (!\uart0|UART_RX1|RXout [5] & ((\uart0|UART_RX1|RXout [6] & ((!\uart0|UART_RX1|RXout [7]))) # (!\uart0|UART_RX1|RXout [6] & 
// (\uart0|UART_RX1|RXout [4]))))

	.dataa(\uart0|UART_RX1|RXout [6]),
	.datab(\uart0|UART_RX1|RXout [4]),
	.datac(\uart0|UART_RX1|RXout [7]),
	.datad(\uart0|UART_RX1|RXout [5]),
	.cin(gnd),
	.combout(\H1|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr2~0 .lut_mask = 16'h0C4E;
defparam \H1|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
fiftyfivenm_lcell_comb \H1|WideOr1~0 (
// Equation(s):
// \H1|WideOr1~0_combout  = (\uart0|UART_RX1|RXout [6] & (\uart0|UART_RX1|RXout [4] & (\uart0|UART_RX1|RXout [7] $ (\uart0|UART_RX1|RXout [5])))) # (!\uart0|UART_RX1|RXout [6] & (!\uart0|UART_RX1|RXout [7] & ((\uart0|UART_RX1|RXout [4]) # 
// (\uart0|UART_RX1|RXout [5]))))

	.dataa(\uart0|UART_RX1|RXout [6]),
	.datab(\uart0|UART_RX1|RXout [4]),
	.datac(\uart0|UART_RX1|RXout [7]),
	.datad(\uart0|UART_RX1|RXout [5]),
	.cin(gnd),
	.combout(\H1|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr1~0 .lut_mask = 16'h0D84;
defparam \H1|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
fiftyfivenm_lcell_comb \H1|WideOr0~0 (
// Equation(s):
// \H1|WideOr0~0_combout  = (\uart0|UART_RX1|RXout [4] & ((\uart0|UART_RX1|RXout [7]) # (\uart0|UART_RX1|RXout [6] $ (\uart0|UART_RX1|RXout [5])))) # (!\uart0|UART_RX1|RXout [4] & ((\uart0|UART_RX1|RXout [5]) # (\uart0|UART_RX1|RXout [6] $ 
// (\uart0|UART_RX1|RXout [7]))))

	.dataa(\uart0|UART_RX1|RXout [6]),
	.datab(\uart0|UART_RX1|RXout [4]),
	.datac(\uart0|UART_RX1|RXout [7]),
	.datad(\uart0|UART_RX1|RXout [5]),
	.cin(gnd),
	.combout(\H1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H1|WideOr0~0 .lut_mask = 16'hF7DA;
defparam \H1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
fiftyfivenm_lcell_comb \H0|WideOr6~0 (
// Equation(s):
// \H0|WideOr6~0_combout  = (\uart0|UART_RX1|RXout [3] & (\uart0|UART_RX1|RXout [0] & (\uart0|UART_RX1|RXout [2] $ (\uart0|UART_RX1|RXout [1])))) # (!\uart0|UART_RX1|RXout [3] & (!\uart0|UART_RX1|RXout [1] & (\uart0|UART_RX1|RXout [0] $ 
// (\uart0|UART_RX1|RXout [2]))))

	.dataa(\uart0|UART_RX1|RXout [0]),
	.datab(\uart0|UART_RX1|RXout [3]),
	.datac(\uart0|UART_RX1|RXout [2]),
	.datad(\uart0|UART_RX1|RXout [1]),
	.cin(gnd),
	.combout(\H0|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr6~0 .lut_mask = 16'h0892;
defparam \H0|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
fiftyfivenm_lcell_comb \H0|WideOr5~0 (
// Equation(s):
// \H0|WideOr5~0_combout  = (\uart0|UART_RX1|RXout [3] & ((\uart0|UART_RX1|RXout [0] & ((\uart0|UART_RX1|RXout [1]))) # (!\uart0|UART_RX1|RXout [0] & (\uart0|UART_RX1|RXout [2])))) # (!\uart0|UART_RX1|RXout [3] & (\uart0|UART_RX1|RXout [2] & 
// (\uart0|UART_RX1|RXout [0] $ (\uart0|UART_RX1|RXout [1]))))

	.dataa(\uart0|UART_RX1|RXout [0]),
	.datab(\uart0|UART_RX1|RXout [3]),
	.datac(\uart0|UART_RX1|RXout [2]),
	.datad(\uart0|UART_RX1|RXout [1]),
	.cin(gnd),
	.combout(\H0|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr5~0 .lut_mask = 16'hD860;
defparam \H0|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N8
fiftyfivenm_lcell_comb \H0|WideOr4~0 (
// Equation(s):
// \H0|WideOr4~0_combout  = (\uart0|UART_RX1|RXout [3] & (\uart0|UART_RX1|RXout [2] & ((\uart0|UART_RX1|RXout [1]) # (!\uart0|UART_RX1|RXout [0])))) # (!\uart0|UART_RX1|RXout [3] & (!\uart0|UART_RX1|RXout [0] & (!\uart0|UART_RX1|RXout [2] & 
// \uart0|UART_RX1|RXout [1])))

	.dataa(\uart0|UART_RX1|RXout [0]),
	.datab(\uart0|UART_RX1|RXout [3]),
	.datac(\uart0|UART_RX1|RXout [2]),
	.datad(\uart0|UART_RX1|RXout [1]),
	.cin(gnd),
	.combout(\H0|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr4~0 .lut_mask = 16'hC140;
defparam \H0|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N14
fiftyfivenm_lcell_comb \H0|WideOr3~0 (
// Equation(s):
// \H0|WideOr3~0_combout  = (\uart0|UART_RX1|RXout [0] & ((\uart0|UART_RX1|RXout [2] $ (!\uart0|UART_RX1|RXout [1])))) # (!\uart0|UART_RX1|RXout [0] & ((\uart0|UART_RX1|RXout [3] & (!\uart0|UART_RX1|RXout [2] & \uart0|UART_RX1|RXout [1])) # 
// (!\uart0|UART_RX1|RXout [3] & (\uart0|UART_RX1|RXout [2] & !\uart0|UART_RX1|RXout [1]))))

	.dataa(\uart0|UART_RX1|RXout [0]),
	.datab(\uart0|UART_RX1|RXout [3]),
	.datac(\uart0|UART_RX1|RXout [2]),
	.datad(\uart0|UART_RX1|RXout [1]),
	.cin(gnd),
	.combout(\H0|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr3~0 .lut_mask = 16'hA41A;
defparam \H0|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
fiftyfivenm_lcell_comb \H0|WideOr2~0 (
// Equation(s):
// \H0|WideOr2~0_combout  = (\uart0|UART_RX1|RXout [1] & (\uart0|UART_RX1|RXout [0] & (!\uart0|UART_RX1|RXout [3]))) # (!\uart0|UART_RX1|RXout [1] & ((\uart0|UART_RX1|RXout [2] & ((!\uart0|UART_RX1|RXout [3]))) # (!\uart0|UART_RX1|RXout [2] & 
// (\uart0|UART_RX1|RXout [0]))))

	.dataa(\uart0|UART_RX1|RXout [0]),
	.datab(\uart0|UART_RX1|RXout [3]),
	.datac(\uart0|UART_RX1|RXout [2]),
	.datad(\uart0|UART_RX1|RXout [1]),
	.cin(gnd),
	.combout(\H0|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr2~0 .lut_mask = 16'h223A;
defparam \H0|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
fiftyfivenm_lcell_comb \H0|WideOr1~0 (
// Equation(s):
// \H0|WideOr1~0_combout  = (\uart0|UART_RX1|RXout [0] & (\uart0|UART_RX1|RXout [3] $ (((\uart0|UART_RX1|RXout [1]) # (!\uart0|UART_RX1|RXout [2]))))) # (!\uart0|UART_RX1|RXout [0] & (!\uart0|UART_RX1|RXout [3] & (!\uart0|UART_RX1|RXout [2] & 
// \uart0|UART_RX1|RXout [1])))

	.dataa(\uart0|UART_RX1|RXout [0]),
	.datab(\uart0|UART_RX1|RXout [3]),
	.datac(\uart0|UART_RX1|RXout [2]),
	.datad(\uart0|UART_RX1|RXout [1]),
	.cin(gnd),
	.combout(\H0|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr1~0 .lut_mask = 16'h2382;
defparam \H0|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
fiftyfivenm_lcell_comb \H0|WideOr0~0 (
// Equation(s):
// \H0|WideOr0~0_combout  = (\uart0|UART_RX1|RXout [0] & ((\uart0|UART_RX1|RXout [3]) # (\uart0|UART_RX1|RXout [2] $ (\uart0|UART_RX1|RXout [1])))) # (!\uart0|UART_RX1|RXout [0] & ((\uart0|UART_RX1|RXout [1]) # (\uart0|UART_RX1|RXout [3] $ 
// (\uart0|UART_RX1|RXout [2]))))

	.dataa(\uart0|UART_RX1|RXout [0]),
	.datab(\uart0|UART_RX1|RXout [3]),
	.datac(\uart0|UART_RX1|RXout [2]),
	.datad(\uart0|UART_RX1|RXout [1]),
	.cin(gnd),
	.combout(\H0|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \H0|WideOr0~0 .lut_mask = 16'hDFBC;
defparam \H0|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[2]~input (
	.i(ARDUINO_IO[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[2]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[2]~input .bus_hold = "false";
defparam \ARDUINO_IO[2]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[3]~input (
	.i(ARDUINO_IO[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[3]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[3]~input .bus_hold = "false";
defparam \ARDUINO_IO[3]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[4]~input (
	.i(ARDUINO_IO[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[4]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[4]~input .bus_hold = "false";
defparam \ARDUINO_IO[4]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[5]~input (
	.i(ARDUINO_IO[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[5]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[5]~input .bus_hold = "false";
defparam \ARDUINO_IO[5]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[6]~input (
	.i(ARDUINO_IO[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[6]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[6]~input .bus_hold = "false";
defparam \ARDUINO_IO[6]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[7]~input (
	.i(ARDUINO_IO[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[7]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[7]~input .bus_hold = "false";
defparam \ARDUINO_IO[7]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[8]~input (
	.i(ARDUINO_IO[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[8]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[8]~input .bus_hold = "false";
defparam \ARDUINO_IO[8]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[9]~input (
	.i(ARDUINO_IO[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[9]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[9]~input .bus_hold = "false";
defparam \ARDUINO_IO[9]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[10]~input (
	.i(ARDUINO_IO[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[10]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[10]~input .bus_hold = "false";
defparam \ARDUINO_IO[10]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[11]~input (
	.i(ARDUINO_IO[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[11]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[11]~input .bus_hold = "false";
defparam \ARDUINO_IO[11]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \ARDUINO_IO[12]~input (
	.i(ARDUINO_IO[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[12]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[12]~input .bus_hold = "false";
defparam \ARDUINO_IO[12]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \ARDUINO_IO[13]~input (
	.i(ARDUINO_IO[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[13]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[13]~input .bus_hold = "false";
defparam \ARDUINO_IO[13]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \ARDUINO_IO[14]~input (
	.i(ARDUINO_IO[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[14]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[14]~input .bus_hold = "false";
defparam \ARDUINO_IO[14]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N22
fiftyfivenm_io_ibuf \ARDUINO_IO[15]~input (
	.i(ARDUINO_IO[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[15]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[15]~input .bus_hold = "false";
defparam \ARDUINO_IO[15]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \ARDUINO_IO[1]~input (
	.i(ARDUINO_IO[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ARDUINO_IO[1]~input_o ));
// synopsys translate_off
defparam \ARDUINO_IO[1]~input .bus_hold = "false";
defparam \ARDUINO_IO[1]~input .listen_to_nsleep_signal = "false";
defparam \ARDUINO_IO[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign HEX5[0] = \HEX5[0]~output_o ;

assign HEX5[1] = \HEX5[1]~output_o ;

assign HEX5[2] = \HEX5[2]~output_o ;

assign HEX5[3] = \HEX5[3]~output_o ;

assign HEX5[4] = \HEX5[4]~output_o ;

assign HEX5[5] = \HEX5[5]~output_o ;

assign HEX5[6] = \HEX5[6]~output_o ;

assign HEX4[0] = \HEX4[0]~output_o ;

assign HEX4[1] = \HEX4[1]~output_o ;

assign HEX4[2] = \HEX4[2]~output_o ;

assign HEX4[3] = \HEX4[3]~output_o ;

assign HEX4[4] = \HEX4[4]~output_o ;

assign HEX4[5] = \HEX4[5]~output_o ;

assign HEX4[6] = \HEX4[6]~output_o ;

assign HEX3[0] = \HEX3[0]~output_o ;

assign HEX3[1] = \HEX3[1]~output_o ;

assign HEX3[2] = \HEX3[2]~output_o ;

assign HEX3[3] = \HEX3[3]~output_o ;

assign HEX3[4] = \HEX3[4]~output_o ;

assign HEX3[5] = \HEX3[5]~output_o ;

assign HEX3[6] = \HEX3[6]~output_o ;

assign HEX2[0] = \HEX2[0]~output_o ;

assign HEX2[1] = \HEX2[1]~output_o ;

assign HEX2[2] = \HEX2[2]~output_o ;

assign HEX2[3] = \HEX2[3]~output_o ;

assign HEX2[4] = \HEX2[4]~output_o ;

assign HEX2[5] = \HEX2[5]~output_o ;

assign HEX2[6] = \HEX2[6]~output_o ;

assign HEX1[0] = \HEX1[0]~output_o ;

assign HEX1[1] = \HEX1[1]~output_o ;

assign HEX1[2] = \HEX1[2]~output_o ;

assign HEX1[3] = \HEX1[3]~output_o ;

assign HEX1[4] = \HEX1[4]~output_o ;

assign HEX1[5] = \HEX1[5]~output_o ;

assign HEX1[6] = \HEX1[6]~output_o ;

assign HEX0[0] = \HEX0[0]~output_o ;

assign HEX0[1] = \HEX0[1]~output_o ;

assign HEX0[2] = \HEX0[2]~output_o ;

assign HEX0[3] = \HEX0[3]~output_o ;

assign HEX0[4] = \HEX0[4]~output_o ;

assign HEX0[5] = \HEX0[5]~output_o ;

assign HEX0[6] = \HEX0[6]~output_o ;

assign LEDR[0] = \LEDR[0]~output_o ;

assign LEDR[1] = \LEDR[1]~output_o ;

assign LEDR[2] = \LEDR[2]~output_o ;

assign LEDR[3] = \LEDR[3]~output_o ;

assign LEDR[4] = \LEDR[4]~output_o ;

assign LEDR[5] = \LEDR[5]~output_o ;

assign LEDR[6] = \LEDR[6]~output_o ;

assign LEDR[7] = \LEDR[7]~output_o ;

assign LEDR[8] = \LEDR[8]~output_o ;

assign LEDR[9] = \LEDR[9]~output_o ;

assign ARDUINO_IO[2] = \ARDUINO_IO[2]~output_o ;

assign ARDUINO_IO[3] = \ARDUINO_IO[3]~output_o ;

assign ARDUINO_IO[4] = \ARDUINO_IO[4]~output_o ;

assign ARDUINO_IO[5] = \ARDUINO_IO[5]~output_o ;

assign ARDUINO_IO[6] = \ARDUINO_IO[6]~output_o ;

assign ARDUINO_IO[7] = \ARDUINO_IO[7]~output_o ;

assign ARDUINO_IO[8] = \ARDUINO_IO[8]~output_o ;

assign ARDUINO_IO[9] = \ARDUINO_IO[9]~output_o ;

assign ARDUINO_IO[10] = \ARDUINO_IO[10]~output_o ;

assign ARDUINO_IO[11] = \ARDUINO_IO[11]~output_o ;

assign ARDUINO_IO[12] = \ARDUINO_IO[12]~output_o ;

assign ARDUINO_IO[13] = \ARDUINO_IO[13]~output_o ;

assign ARDUINO_IO[14] = \ARDUINO_IO[14]~output_o ;

assign ARDUINO_IO[15] = \ARDUINO_IO[15]~output_o ;

assign ARDUINO_IO[0] = \ARDUINO_IO[0]~output_o ;

assign ARDUINO_IO[1] = \ARDUINO_IO[1]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
