<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6950051 - Analog-digital converter with pipeline folding scheme - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Analog-digital converter with pipeline folding scheme"><meta name="DC.contributor" content="Seung Chul Lee" scheme="inventor"><meta name="DC.contributor" content="Min Hyung Cho" scheme="inventor"><meta name="DC.contributor" content="Mun Yang Park" scheme="inventor"><meta name="DC.contributor" content="Electronics And Telecommunications Research Institute" scheme="assignee"><meta name="DC.date" content="2004-6-22" scheme="dateSubmitted"><meta name="DC.description" content="Provided is a pipelined folding analog-digital converter, the pipelined folding analog-digital converter comprising: a first sample-and-hold unit that samples and outputs a number of analog input voltages; a reference voltage generator that generates a number of reference voltages; a pre-amplifier that amplifies and outputs a number of values subtracting each reference voltage from the outputs of the first sample-and-hold unit, wherein an offset effect due to asymmetry of the amplifier is eliminated; a first folder that folds and outputs a number of outputs of the pre-amplifier; a second sample-and-hold unit that samples and outputs a number of outputs of the first folder; a second folder that folds and outputs a number of outputs of the second sample-and-hold unit; and a comparator that performs a comparison operation between the outputs of the pre-amplifier and the output values of the second folder to find a digital output value, whereby the offset caused by the device mismatch is removed, so that it is possible to realize a high-resolution analog-digital converter."><meta name="DC.date" content="2005-9-27" scheme="issued"><meta name="DC.relation" content="KR:20020072627" scheme="references"><meta name="DC.relation" content="US:6452529" scheme="references"><meta name="DC.relation" content="US:6614375" scheme="references"><meta name="citation_reference" content="Myung-Jun Choe, et al.; &quot;An 8-b 100-MSamaple/s CMOS Pipelined Folding ADC&quot;; IEEE Journal of Solid-State Circuits, vol. 36, No. 2 ; Feb. 2001; pp. 184-194."><meta name="citation_reference" content="Yun-Ti Wang, et al.; &quot;An 8-bit 150-MHz CMOS A/D Converter&quot;; IEEE Journal of Solid-State Circuits, vol. 35, No. 3 ; Mar. 2000; pp. 308-317."><meta name="citation_patent_number" content="US:6950051"><meta name="citation_patent_application_number" content="US:10/872,530"><link rel="canonical" href="http://www.google.com/patents/US6950051"/><meta property="og:url" content="http://www.google.com/patents/US6950051"/><meta name="title" content="Patent US6950051 - Analog-digital converter with pipeline folding scheme"/><meta name="description" content="Provided is a pipelined folding analog-digital converter, the pipelined folding analog-digital converter comprising: a first sample-and-hold unit that samples and outputs a number of analog input voltages; a reference voltage generator that generates a number of reference voltages; a pre-amplifier that amplifies and outputs a number of values subtracting each reference voltage from the outputs of the first sample-and-hold unit, wherein an offset effect due to asymmetry of the amplifier is eliminated; a first folder that folds and outputs a number of outputs of the pre-amplifier; a second sample-and-hold unit that samples and outputs a number of outputs of the first folder; a second folder that folds and outputs a number of outputs of the second sample-and-hold unit; and a comparator that performs a comparison operation between the outputs of the pre-amplifier and the output values of the second folder to find a digital output value, whereby the offset caused by the device mismatch is removed, so that it is possible to realize a high-resolution analog-digital converter."/><meta property="og:title" content="Patent US6950051 - Analog-digital converter with pipeline folding scheme"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("oK3tU7W5Ga3JsQTC2oDYBw"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("PAN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("oK3tU7W5Ga3JsQTC2oDYBw"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("PAN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6950051?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6950051"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=8RZvBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6950051&amp;usg=AFQjCNGX5qm_oBPleytONTxzFc_zEbFk0Q" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6950051.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6950051.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20050140535"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6950051"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6950051" style="display:none"><span itemprop="description">Provided is a pipelined folding analog-digital converter, the pipelined folding analog-digital converter comprising: a first sample-and-hold unit that samples and outputs a number of analog input voltages; a reference voltage generator that generates a number of reference voltages; a pre-amplifier that...</span><span itemprop="url">http://www.google.com/patents/US6950051?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6950051 - Analog-digital converter with pipeline folding scheme</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6950051 - Analog-digital converter with pipeline folding scheme" title="Patent US6950051 - Analog-digital converter with pipeline folding scheme"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6950051 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 10/872,530</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Sep 27, 2005</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jun 22, 2004</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Dec 26, 2003</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US20050140535">US20050140535</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">10872530, </span><span class="patent-bibdata-value">872530, </span><span class="patent-bibdata-value">US 6950051 B2, </span><span class="patent-bibdata-value">US 6950051B2, </span><span class="patent-bibdata-value">US-B2-6950051, </span><span class="patent-bibdata-value">US6950051 B2, </span><span class="patent-bibdata-value">US6950051B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Seung+Chul+Lee%22">Seung Chul Lee</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Min+Hyung+Cho%22">Min Hyung Cho</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Mun+Yang+Park%22">Mun Yang Park</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Electronics+And+Telecommunications+Research+Institute%22">Electronics And Telecommunications Research Institute</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6950051.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6950051.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6950051.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (3),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (11),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (6),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (5)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=8RZvBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6950051&usg=AFQjCNHBcfS6Qc3QdBAYLKzFDCTsoqdjMA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=8RZvBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6950051&usg=AFQjCNEkpcb-7Klmat0s5bDApFnD6lW5uw">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=8RZvBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6950051B2%26KC%3DB2%26FT%3DD&usg=AFQjCNEz7z5Wt_qJix2xHvZOBt2yQryD8g">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55476084" lang="EN" load-source="patent-office">Analog-digital converter with pipeline folding scheme</invention-title></span><br><span class="patent-number">US 6950051 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50880504" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">Provided is a pipelined folding analog-digital converter, the pipelined folding analog-digital converter comprising: a first sample-and-hold unit that samples and outputs a number of analog input voltages; a reference voltage generator that generates a number of reference voltages; a pre-amplifier that amplifies and outputs a number of values subtracting each reference voltage from the outputs of the first sample-and-hold unit, wherein an offset effect due to asymmetry of the amplifier is eliminated; a first folder that folds and outputs a number of outputs of the pre-amplifier; a second sample-and-hold unit that samples and outputs a number of outputs of the first folder; a second folder that folds and outputs a number of outputs of the second sample-and-hold unit; and a comparator that performs a comparison operation between the outputs of the pre-amplifier and the output values of the second folder to find a digital output value, whereby the offset caused by the device mismatch is removed, so that it is possible to realize a high-resolution analog-digital converter.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(8)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6950051B2/US06950051-20050927-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6950051B2/US06950051-20050927-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6950051B2/US06950051-20050927-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6950051B2/US06950051-20050927-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6950051B2/US06950051-20050927-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6950051B2/US06950051-20050927-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6950051B2/US06950051-20050927-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6950051B2/US06950051-20050927-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6950051B2/US06950051-20050927-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6950051B2/US06950051-20050927-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6950051B2/US06950051-20050927-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6950051B2/US06950051-20050927-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6950051B2/US06950051-20050927-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6950051B2/US06950051-20050927-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6950051B2/US06950051-20050927-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6950051B2/US06950051-20050927-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(17)</span></span></div><div class="patent-text"><div mxw-id="PCLM8906366" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. An analog-digital converter comprising:
<div class="claim-text">a first sample-and-hold unit that samples and outputs a number of analog input voltages;</div>
<div class="claim-text">a reference voltage generator that generates a number of reference voltages;</div>
<div class="claim-text">a pre-amplifier that amplifies and outputs a number of values subtracting each reference voltage from the outputs of the first sample-and-hold unit, and that eliminates an offset effect due to asymmetry of the amplifier;</div>
<div class="claim-text">a first folder that folds and outputs a number of outputs of the pre-amplifier;</div>
<div class="claim-text">a second sample-and-hold unit that samples and outputs a number of outputs of the first folder;</div>
<div class="claim-text">a second folder that folds and outputs a number of outputs of the second sample-and-hold unit; and</div>
<div class="claim-text">a comparator that performs a comparison operation between the outputs of the pre-amplifier and the output values of the second folder.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. The analog-digital converter according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the pre-amplifier has a number of pre-amplification circuits, each pre-amplification circuit including:
<div class="claim-text">an amplifier that amplifies voltages of differential input stages to output the amplified to differential output stages;</div>
<div class="claim-text">an input unit that, during a first period, applies a common voltage to the differential input stages of the amplifier, and during a second period, applies to the differential input stages of the amplifier a voltage according to subtraction-operation between a sampled positive analog input voltage and a positive reference voltage, as well as a voltage according to subtraction-operation between a sampled negative analog input voltage and a negative reference voltage;</div>
<div class="claim-text">an output unit that, during the first period, stores an offset voltage caused by asymmetry of the amplifier, and during the second period, outputs a voltage subtracting the offset voltage stored during the first period from the differential output of the amplifier; and</div>
<div class="claim-text">a reset unit that interconnects the differential output stages of the amplifier during a third period,</div>
<div class="claim-text">wherein the first and second periods are alternatively repeated without overlapping area and the third period corresponds to a front part of the first period.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. The analog-digital converter according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the preamplifier has a number of the pre-amplification circuits, each pre-amplification circuit including:
<div class="claim-text">a first capacitor having a first terminal and a second terminal;</div>
<div class="claim-text">a second capacitor having a first terminal and a second terminal;</div>
<div class="claim-text">a third capacitor having a first terminal and a second terminal;</div>
<div class="claim-text">a fourth capacity having a first terminal and a second terminal;</div>
<div class="claim-text">a first switch that connects a sampled positive analog input voltage to the first terminal of the first capacitor only during a first period;</div>
<div class="claim-text">a second switch that connects a positive reference voltage to the first terminal of the first capacitor only during a second period;</div>
<div class="claim-text">a third switch that connects a negative reference voltage to the first terminal of the second capacitor only during the second period;</div>
<div class="claim-text">a fourth switch that connects a sampled negative analog input voltage to the first terminal of the second capacitor only during the first period;</div>
<div class="claim-text">a fifth switch that connects a common voltage to the second terminal of the first capacitor and the second terminal of the second capacitor only during the first period;</div>
<div class="claim-text">an amplifier in which differential input stages are connected to the second terminal of the first capacitor and the second terminal of the second capacitor, and differential output stages are connected to the first terminal of the third capacitor and the first terminal of the fourth capacitor;</div>
<div class="claim-text">a sixth switch that interconnects the differential output stages of the amplifier only during a third period; and</div>
<div class="claim-text">a seventh switch that connects the common voltage to the second terminal of the third capacitor and the second terminal of the fourth capacitor only during the first period,</div>
<div class="claim-text">wherein the first period and the second period are alternatively repeated without overlapping area, and the third period corresponds to a front part of the first period.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The analog-digital converter according to <claim-ref idref="CLM-00003">claim 3</claim-ref>,
<div class="claim-text">wherein the amplifier includes a first NMOS transistor, a second NMOS transistor, a current source, a first load and a second load;</div>
<div class="claim-text">wherein, in the first NMOS transistor, a gate, a source and a drain are each connected to a positive input stage of the amplifier, a first terminal of the current source and a positive output stage of the amplifier;</div>
<div class="claim-text">wherein, in the second NMOS transistor, a gate, a source and a drain are each connected to a negative input stage of the amplifier, the first terminal of the current source and a negative output stage of the amplifier;</div>
<div class="claim-text">wherein, a second terminal of the current source is connected to the ground;</div>
<div class="claim-text">wherein the first load is connected to the positive output stage of the amplifier and a voltage power supply; and</div>
<div class="claim-text">wherein the second load is connected to the negative output stage of the amplifier and the voltage power supply.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. The analog-digital converter according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first and second folders include a number of folding circuits, each folding circuit having an odd number of current switches that each convert and output an odd number of differential input voltages into an odd number of differential currents, a first load, a second load and a switch,
<div class="claim-text">wherein output stages of the odd number of current switches are alternatively connected to the differential output stages of the folding circuit;</div>
<div class="claim-text">wherein the first load is connected to the positive output stage of the folding circuit and a voltage power supply;</div>
<div class="claim-text">wherein the second load is connected to the negative output stage of the folding circuit and the voltage power supply; and</div>
<div class="claim-text">wherein the switch is connected to the positive output stage and the negative output stage of the folding circuit.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. The analog-digital converter according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein the current switch includes a first NMOS transistor, a second NMOS transistor and a current source,
<div class="claim-text">wherein, in the first NMOS transistor, a gate, a source and a drain are each connected to a positive input stage of the current switch, a first terminal of the current source and a positive output stage of the current switch;</div>
<div class="claim-text">wherein, in the second NMOS transistor, a gate, a source and a drain are each connected to a negative input stage of the current switch, the first terminal of the current switch and a negative output stage of the current switch; and</div>
<div class="claim-text">wherein a second terminal of the current source is connected to the ground.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The analog-digital converter according to <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising:
<div class="claim-text">a third sample-and-hold unit that samples and outputs a number of outputs of the second folder; and</div>
<div class="claim-text">a subranging amplifier that amplifies and outputs a number of outputs of the third sample-and-hold unit,</div>
<div class="claim-text">wherein the comparator performs a comparison operation on the outputs of the subranging amplifier to find a digital output value.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. The analog-digital converter according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the subranging amplifier includes
<div class="claim-text">a number of amplifiers that amplify and output a number of input signals, respectively; and</div>
<div class="claim-text">an interpolator that interpolates and outputs the output signals of the amplifier.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. The analog-digital converter according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein at least one of the pre-amplifier, the first folder and the second folder further comprises an interpolator that interpolates and outputs the output signals.</div>
  </div>
  </div> <div class="claim"> <div id="CLM-00010" num="00010" class="claim">
    <div class="claim-text">10. An analog-digital converter comprising:
<div class="claim-text">a first sample-and-hold unit that samples and outputs a number of analog input voltages;</div>
<div class="claim-text">a reference voltage generator that generates a number of reference voltages;</div>
<div class="claim-text">a pre-amplifier that amplifies and outputs a number of values subtracting each reference voltage from the outputs of the first sample-and-hold unit, and that eliminates an offset effect due to asymmetry of the amplifier;</div>
<div class="claim-text">a first folder that folds and outputs a number of outputs of the pre-amplifier;</div>
<div class="claim-text">a second sample-and-hold unit that samples and outputs a number of outputs of the first folder;</div>
<div class="claim-text">a second folder that folds and outputs a number of outputs of the second sample-and-hold unit; and</div>
<div class="claim-text">a comparator that performs a comparison operation between the outputs of the pre-amplifier and the output values of the second folder,</div>
<div class="claim-text">wherein at least one of the pre-amplifier, the first folder and the second folder further comprises an interpolator that interpolates and outputs the output signals.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00011" num="00011" class="claim">
    <div class="claim-text">11. The analog-digital converter according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the pre-amplifier has a number of pre-amplification circuits, each pre-amplification circuit including:
<div class="claim-text">an amplifier that amplifies voltages of differential input stages to output the amplified to differential output stages;</div>
<div class="claim-text">an input unit that, during a first period, applies a common voltage to the differential input stages of the amplifier, and during a second period, applies to the differential input stages of the amplifier a voltage according to subtraction-operation between a sampled positive analog input voltage and a positive reference voltage, as well as a voltage according to subtraction-operation between a sampled negative analog input voltage and a negative reference voltage;</div>
<div class="claim-text">an output unit that, during the first period, stores an offset voltage caused by asymmetry of the amplifier, and during the second period, outputs a voltage subtracting the offset voltage stored during the first period from the differential output of the amplifier; and</div>
<div class="claim-text">a reset unit that interconnects the differential output stages of the amplifier during a third period,</div>
<div class="claim-text">wherein the first and second periods are alternatively repeated without overlapping area and the third period corresponds to a front part of the first period.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00012" num="00012" class="claim">
    <div class="claim-text">12. The analog-digital converter according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the preamplifier has a number of the pre-amplification circuits, each pre-amplification circuit including:
<div class="claim-text">a first capacitor having a first terminal and a second terminal;</div>
<div class="claim-text">a second capacitor having a first terminal and a second terminal;</div>
<div class="claim-text">a third capacitor having a first terminal and a second terminal;</div>
<div class="claim-text">a fourth capacity having a first terminal and a second terminal;</div>
<div class="claim-text">a first switch that connects a sampled positive analog input voltage to the first terminal of the first capacitor only during a first period;</div>
<div class="claim-text">a second switch that connects a positive reference voltage to the first terminal of the first capacitor only during a second period;</div>
<div class="claim-text">a third switch that connects a negative reference voltage to the first terminal of the second capacitor only during the second period;</div>
<div class="claim-text">a fourth switch that connects a sampled negative analog input voltage to the first terminal of the second capacitor only during the first period;</div>
<div class="claim-text">a fifth switch that connects a common voltage to the second terminal of the first capacitor and the second terminal of the second capacitor only during the first period;</div>
<div class="claim-text">an amplifier in which differential input stages are connected to the second terminal of the first capacitor and the second terminal of the second capacitor, and differential output stages are connected to the first terminal of the third capacitor and the first terminal of the fourth capacitor;</div>
<div class="claim-text">a sixth switch that interconnects the differential output stages of the amplifier only during a third period; and</div>
<div class="claim-text">a seventh switch that connects the common voltage to the second terminal of the third capacitor and the second terminal of the fourth capacitor only during the first period,</div>
<div class="claim-text">wherein the first period and the second period are alternatively repeated without overlapping area, and the third period corresponds to a front part of the first period.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00013" num="00013" class="claim">
    <div class="claim-text">13. The analog-digital converter according to <claim-ref idref="CLM-00012">claim 12</claim-ref>,
<div class="claim-text">wherein the amplifier includes a first NMOS transistor, a second NMOS transistor, a current source, a first load and a second load;</div>
<div class="claim-text">wherein, in the first NMOS transistor, a gate, a source and a drain are each connected to a positive input stage of the amplifier, a first terminal of the current source and a positive output stage of the amplifier;</div>
<div class="claim-text">wherein, in the second NMOS transistor, a gate, a source and a drain are each connected to a negative input stage of the amplifier, the first terminal of the current source and a negative output stage of the amplifier;</div>
<div class="claim-text">wherein, a second terminal of the current source is connected to the ground;</div>
<div class="claim-text">wherein the first load is connected to the positive output stage of the amplifier and a voltage power supply; and</div>
<div class="claim-text">wherein the second load is connected to the negative output stage of the amplifier and the voltage power supply.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00014" num="00014" class="claim">
    <div class="claim-text">14. The analog-digital converter according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein the first and second folders include a number of folding circuits, each folding circuit having an odd number of current switches that each convert and output an odd number of differential input voltages into an odd number of differential currents, a first load, a second load and a switch,
<div class="claim-text">wherein output stages of the odd number of current switches are alternatively connected to the differential output stages of the folding circuit;</div>
<div class="claim-text">wherein the first load is connected to the positive output stage of the folding circuit and a voltage power supply;</div>
<div class="claim-text">wherein the second load is connected to the negative output stage of the folding circuit and the voltage power supply; and</div>
<div class="claim-text">wherein the switch is connected to the positive output stage and the negative output stage of the folding circuit.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00015" num="00015" class="claim">
    <div class="claim-text">15. The analog-digital converter according to <claim-ref idref="CLM-00014">claim 14</claim-ref>, wherein the current switch includes a first NMOS transistor, a second NMOS transistor and a current source,
<div class="claim-text">wherein, in the first NMOS transistor, a gate, a source and a drain are each connected to a positive input stage of the current switch, a first terminal of the current source and a positive output stage of the current switch;</div>
<div class="claim-text">wherein, in the second NMOS transistor, a gate, a source and a drain are each connected to a negative input stage of the current switch, the first terminal of the current switch and a negative output stage of the current switch; and</div>
<div class="claim-text">wherein a second terminal of the current source is connected to the ground.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00016" num="00016" class="claim">
    <div class="claim-text">16. The analog-digital converter according to <claim-ref idref="CLM-00010">claim 10</claim-ref>, further comprising:
<div class="claim-text">a third sample-and-hold unit that samples and outputs a number of outputs of the second folder; and</div>
<div class="claim-text">a subranging amplifier that amplifies and outputs a number of outputs of the third sample-and-hold unit,</div>
<div class="claim-text">wherein the comparator performs a comparison operation on the outputs of the subranging amplifier to find a digital output value.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00017" num="00017" class="claim">
    <div class="claim-text">17. The analog-digital converter according to <claim-ref idref="CLM-00016">claim 16</claim-ref>, wherein the subranging amplifier includes
<div class="claim-text">a number of amplifiers that amplify and output a number of input signals, respectively; and</div>
<div class="claim-text">an interpolator that interpolates and outputs the output signals of the amplifier.</div>
</div>
  </div>
</div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES15928910" lang="EN" load-source="patent-office" class="description">
<heading>BACKGROUND</heading> <p num="p-0002">1. Field of the Invention</p>
  <p num="p-0003">The present invention relates to an analog-digital converter. More specifically, the present invention relates to a pipelined folding analog-digital converter.</p>
  <p num="p-0004">2. Discussion of Related Art</p>
  <p num="p-0005">The conventional analog-digital converter is composed of a first quantizer that quantizes an analog voltage, a residue circuit that outputs a value subtracting an output of the first quantizer from the analog voltage, and a second quantizer that quantizes an output of the residue circuit. The first quantizer can be called a coarse quantizer, and the second quantizer can be called a fine quantizer. A folding analog-digital converter replaces the residue circuit of the conventional analog-digital converter with a folder, thereby improving performance, especially speed, of the analog-digital converter. A pipelined folding analog-digital converter introduces a pipeline scheme into the analog-digital converter having a number of folders, thereby improving the performance of the folding analog-digital converter. A pipeline folding scheme was disclosed on February, 2002 by Myung-Jun Choe in ‘IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 2’ entitled to ‘An 8-b 100-MSample/s CMOS Pipelined Folding ADC’</p>
  <p num="p-0006"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a pipelined folding analog-digital converter according to the prior art. The pipelined folding analog-digital converter according to the prior art comprises a sample-and-hold unit <b>1</b>, a reference voltage generator <b>2</b>, a first folder <b>3</b>, a first track-and-hold unit <b>4</b>, a second folder <b>5</b>, a second track-and-hold unit <b>6</b>, first and second quantizers <b>7</b> and <b>8</b>, a third folder <b>9</b> and a digital decoder <b>10</b>.</p>
  <p num="p-0007">The pipelined folding analog-digital converter according to the prior art processes a difference between an analog input voltage Vin and a reference voltage by amplifying it through the first and second folders <b>3</b> and <b>5</b>, so that there exists a problem that resolution that can be implemented is limited due to mismatch of devices within the first and second folders <b>3</b> and <b>5</b>. Further, to apply the pipeline scheme, it has the first and second track-and-holder units <b>4</b> and <b>6</b> between each stage. That is, it is a structure connecting a switch and a capacitor, which exist between each stage, in a parallel. Therefore, it should be designed such that the previous stage and the next stage have the same signal level, and when the signal level is not identical, signal linearity can be degraded. Further, there is a problem that it is difficult to decode lower bits when configuring multiple stages with a folder that has an odd number of folding factors.</p>
  <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0008">The present invention is contrived to address the problems described above, and is directed to provide a high-speed and high-resolution pipelined folding analog-digital converter.</p>
  <p num="p-0009">To overcome the foregoing problems, one aspect of the present invention provides an analog-digital converter comprising a first sample-and-hold unit that samples and outputs a number of analog input voltages; a reference voltage generator that generates a number of reference voltages; a pre-amplifier that amplifies and outputs a number of values subtracting each reference voltage from the outputs of the first sample-and-hold unit, and that eliminates an offset effect due to the asymmetry of the amplifier; a first folder that folds and outputs a number of outputs of the pre-amplifier; a second sample-and-hold unit that samples and outputs a number of outputs of the first folder; a second holder that folds and outputs a number of outputs of the second sample-and-hold unit; and a comparator that performs a comparison operation between the outputs of the pre-amplifier and the output values of the second folder to find a digital output value.</p>
<description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0010"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a pipelined folding analog-digital converter according to the prior art.</p>
    <p num="p-0011"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a pipelined folding analog-digital converter according to an embodiment of the present invention.</p>
    <p num="p-0012"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a circuit diagram of a pre-amplification circuit included in the pre-amplifier employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>.</p>
    <p num="p-0013"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a diagram showing waveforms of φ 1, φ 2 and φ 3 signals of <figref idrefs="DRAWINGS">FIG. 3</figref>.</p>
    <p num="p-0014"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a circuit diagram of a folding circuit included in the first folder employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>.</p>
    <p num="p-0015"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a diagram showing a waveform of φ 1D signal of <figref idrefs="DRAWINGS">FIG. 5</figref> together with a waveform of φ 1 signal.</p>
    <p num="p-0016"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a circuit diagram of a sample-and-hold circuit included in the second sample-and-hold unit employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>.</p>
    <p num="p-0017"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a circuit diagram of a folding circuit included in the second folder employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>.</p>
    <p num="p-0018"> <figref idrefs="DRAWINGS">FIG. 9</figref> is a diagram showing a waveform of φ 2D signal of <figref idrefs="DRAWINGS">FIG. 8</figref> together with a waveform of φ 2 signal.</p>
    <p num="p-0019"> <figref idrefs="DRAWINGS">FIG. 10</figref> is a circuit diagram of a sample-and-hold circuit included in the third sample-and-hold unit employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>.</p>
    <p num="p-0020"> <figref idrefs="DRAWINGS">FIG. 11</figref> is a circuit diagram of a subranging amplifier employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>.</p>
    <p num="p-0021"> <figref idrefs="DRAWINGS">FIG. 12</figref> is a circuit diagram showing an interpolator.</p>
  </description-of-drawings> <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading> <p num="p-0022">The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art.</p>
  <p num="p-0023"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a block diagram of a pipelined folding analog-digital converter according to an embodiment of the present invention. In <figref idrefs="DRAWINGS">FIG. 2</figref>, the analog-digital converter comprises a first sample-and-hold unit <b>11</b>, a reference voltage generator <b>12</b>, a pre-amplifier <b>13</b>, a first folder <b>14</b>, a second sample-and-hold unit <b>15</b>, a second folder <b>16</b>, a third sample-and-hold unit <b>17</b>, a subranging amplifier <b>18</b>, a comparator <b>19</b> and a digital error corrector <b>20</b>.</p>
  <p num="p-0024">The first sample-and-hold unit <b>11</b> samples and outputs differential analog input voltages Vin+, Vin−. The reference voltage generator <b>12</b> performs interpolation for input reference voltages Vref+ and Vref− to generate differential reference voltages Vr<b>1</b>+, Vr<b>1</b>−, Vr<b>2</b>+, Vr<b>2</b>−, . . . Vrn+ and Vrn−. The pre-amplifier <b>13</b> amplifies and outputs values that subtract each differential reference voltages Vrk+ and Vrk−, where k is natural number equal to or less than n, from the sampled differential analog input voltages V<b>1</b>s+ and V<b>1</b>s−. The first folder <b>14</b> and the second folder <b>16</b> fold and output a number of outputs of the pre-amplifier <b>13</b> and a number of outputs of the second sample-and-hold unit <b>15</b>, respectively. The second sample-and-hold unit <b>15</b> and the third sample-and-hold unit <b>17</b> sample and output a number of outputs of the first folder <b>14</b> and the second folder <b>16</b>, respectively. The subranging amplifier <b>18</b> amplifies and outputs a number of outputs of the third sample-and-hold unit <b>17</b>. The comparator <b>19</b> receives positive outputs Va<b>1</b>+, Va<b>2</b>+, . . . , and Van+ of the pre-amplifier <b>13</b> to perform a comparison operation for each input, and outputs a value MSB that sums the number of ‘1’. Further, after receiving positive outputs of the second folder <b>16</b> to perform a comparison operation for each input, it outputs a value MLSB that sums the number of ‘1’. Further, after receiving positive outputs of the subranging amplifier <b>18</b> to perform a comparison operation for each input, it outputs a value LSB that sums the number of ‘1’. Here, what is meant by “comparison operation” is that when the input value is larger than the threshold value, one of ‘1’ and ‘0’ is outputted, and when the input value is smaller than the threshold value, the remaining one of ‘1’ and ‘0’ is outputted. The digital error corrector <b>20</b> receives an output signal of the comparator to check whether or not there exists an error in the digital value, and if there is an error, performs correction of the error.</p>
  <p num="p-0025">The analog-digital converter according to an embodiment of the present invention amplifies values subtracting each reference voltage from the sampled differential analog input voltages V<b>1</b>s+ and V<b>1</b>s−, and then passes the values through the comparator <b>19</b> to form the upper bits MSB. Twice folded outputs of the pre-amplifier <b>13</b> are passed through the comparator <b>19</b> to form the intermediate bits MLSB. The outputs of the second folder <b>16</b> are amplified and then passed through the comparator <b>19</b> to form the lower bits LSB. The digital error corrector <b>20</b> receiving the MSB, the MLSB and the LSB corrects an error and outputs the resultant N bit digital signal.</p>
  <p num="p-0026">Each stage samples the signals of the previous stage through capacitors connected in series, thereby allowing a pipeline scheme to be applied for a high-speed operation while making each stage isolated with each other in view of a direct current. Therefore, the levels between the output voltages of each stage and the input voltages of the next stage can be designed differently so that flexibility in designing a circuit is enhanced and a lager linear area can be obtained.</p>
  <p num="p-0027">The pre-amplifier employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref> will now be described with reference to <figref idrefs="DRAWINGS">FIGS. 3 and 4</figref>.</p>
  <p num="p-0028"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a circuit diagram of a pre-amplification circuit included in the pre-amplifier employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>. The pre-amplifier <b>13</b> includes a number of pre-amplification circuits. In <figref idrefs="DRAWINGS">FIG. 3</figref>, the pre-amplification circuit comprises an amplifier <b>21</b>, an input unit <b>22</b>, an output unit <b>23</b> and a reset unit <b>24</b>.</p>
  <p num="p-0029">The amplifier <b>21</b> amplifies voltages of differential input stages to output the amplified voltages to differential output stages. The input unit <b>22</b> applies a common voltage to the differential input stages of the amplifier <b>21</b> during a period when φ 1 signal is ‘1’, and applies a voltage subtraction-operation performed between a sampled positive analog input voltage V<b>1</b>s+ and a positive reference voltage Vrk+, where k is natural number equal to or less than n, and a voltage subtraction-operation performed between a sampled negative analog input voltage V<b>1</b>s− and a negative reference voltage Vrk− to the differential input stages of the amplifier <b>21</b> during a period when φ 2 signal is ‘1’. The output unit <b>23</b> stores the offset voltage, caused by the asymmetry of the amplifier <b>21</b>, during the period when the φ 1 signal is ‘1’, and outputs a value subtracting the offset voltage, stored during the period when φ 1 the signal is ‘1’, from the differential output of the amplifier <b>21</b> during the period when the φ 2 signal is ‘1’. The reset unit <b>24</b> interconnects the differential output stages of the amplifier <b>21</b> during a period when φ 3 signal is ‘1’.</p>
  <p num="p-0030">From another point of view, the pre-amplification circuit includes an amplifier <b>21</b> and four capacitors CIN<b>1</b>, CIN<b>2</b>, CO<b>1</b> and CO<b>2</b>, and seven switches SW<b>1</b> to SW<b>7</b> for eliminating the offset.</p>
  <p num="p-0031">The first switch SW<b>1</b> turns on, when the φ 1 signal is ‘1’, and connects the sampled positive analog input voltage V<b>1</b>s+ to a first terminal of the first capacitor CIN<b>1</b>. The second switch SW<b>2</b> turns on, when φ 2 signal is ‘1’, and connects the positive reference voltage Vrk+ to a first terminal of the first capacitor CIN<b>1</b>. The third switch SW<b>3</b> turns on, when the φ 2 signal is ‘1’, and connects the negative reference voltage Vrk−to a first terminal of the second capacitor CIN<b>2</b>. The fourth switch SW<b>4</b> turns on, when the φ 1 signal is ‘1’, and connects the sampled negative analog input voltage V<b>1</b>s− to a first terminal of the second capacitor CIN<b>2</b>. The second terminals of the first and second capacitors CIN<b>1</b> and CIN<b>2</b> are each connected to the differential input stages of the amplifier <b>21</b>. The fifth switch SW<b>5</b> turns on, when the φ 1 signal is ‘1’, and connects a common voltage CM to the second terminal of the first capacitor CIN<b>1</b> and the second terminal of the second capacitor CIN<b>2</b>. The amplifier <b>21</b> amplifies and outputs the differential input. The amplifier <b>21</b> includes a current source Is, two NMOS transistors MN<b>1</b> and MN<b>2</b> and two loads RL<b>1</b> and RL<b>2</b>. For the first and second transistors MN<b>1</b> and MN<b>2</b>, gates are each connected to the differential input stages of the amplifier <b>21</b>, sources are each connected to a first terminal of the current source Is, and drains are each connected to the differential output stages of the amplifier <b>21</b>. A second terminal of the current source Is is connected to the ground, first terminals of the first and second loads RL<b>1</b> and RL<b>2</b> are connected to the power supply voltage VDD, and their second terminals are connected to the differential output stages of the amplifier <b>21</b>. The sixth switch SW<b>6</b> turns on, when the φ 3 signal is ‘1’, and interconnects the differential output stages of the amplifier <b>21</b>. First terminals of the third and fourth capacitors C<b>01</b> and C<b>02</b> are each connected to the differential output stages, and their second terminals are connected to the output stages of the pre-amplification circuit. The seventh switch SW<b>7</b> turns on, when the φ 1 signal is ‘1’, and connects the common voltage CM to the second terminal of the third capacitor CO<b>1</b> and the second terminal of the fourth capacitor C<b>02</b>.</p>
  <p num="p-0032"> <figref idrefs="DRAWINGS">FIG. 4</figref> shows waveforms of the φ 1, φ 2 and φ 3 signals of <figref idrefs="DRAWINGS">FIG. 3</figref>. In <figref idrefs="DRAWINGS">FIG. 3</figref>, the φ 1 and φ 2 signals become ‘1’ alternatively, and there is no period that both signals are ‘1’ at the same time. The φ 3 signal is a signal that temporarily becomes ‘1’ in a front part of a period when the φ 1 is ‘1’, and the remaining period is ‘0’.</p>
  <p num="p-0033">During the period when the φ 1 signal is ‘1’, in the first capacitor CIN<b>1</b>, the first terminal is connected to the sampled positive analog input voltage V<b>1</b>s+, and the second terminal is connected to the common voltage CM. Therefore, the voltage of CM−V<b>1</b>s+ is applied between the second terminal and the first terminal of the first capacitor CIN<b>1</b>. In the same manner, the voltage of CM−V<b>1</b>s− is applied between the second terminal and the first terminal of the second capacitor CIN<b>2</b>. Since all of the differential input stages of the amplifier <b>21</b> are connected to the common voltage CM, theoretically, all of the differential output stages of the amplifier <b>21</b> should have the same voltage. However, due to the asymmetry between the first and second NMOS transistors NM<b>1</b> and NM<b>2</b> and the first and second loads RL<b>1</b> and RL<b>2</b>, an offset voltage Δ V is generated. For this reason, the voltage of the first terminal of the fourth capacitor CO<b>2</b> is higher than that of the third capacitor C<b>01</b> by the offset voltage Δ V, thus the voltage applied between the second terminal and the first terminal of the fourth capacitor C<b>02</b> has a lower voltage by the offset voltage Δ V as compared with a voltage applied between the second terminal and the first terminal of the third capacitor CO<b>1</b>.</p>
  <p num="p-0034">During the period when the φ 2 signal is ‘1’, the first terminal of the first capacitor CIN<b>1</b> is connected to the positive reference voltage Vrk+, and the first terminal of the second capacitor CIN<b>2</b> is connected to the negative reference voltage Vrk−. For this reason, Vrk+−V<b>1</b>s++CM and Vrk−−V<b>1</b>s−+CM are each applied to the differential input stages of the amplifier <b>21</b>. Ideally, the amplifier <b>21</b> amplifies and outputs a value subtracting one input from the other input of the differential input stages. However, due to the asymmetry as described above, in the first terminal of the fourth capacitor C<b>02</b>, a voltage is applied higher than the ideal output of the amplifier by the offset voltage Δ V. However, as described above, during the period when the φ 1 is ‘1’, the voltage applied between the first terminal and the second terminal of the fourth capacitor C<b>02</b> has a lower voltage by the offset voltage Δ V, so that during the period when the φ 2 signal is ‘1’, a value for which the offset voltage Δ V is cancelled is outputted to the second terminal of the fourth capacitor. Therefore, differential output voltages Vak+ and Vak− of the pre-amplification circuit outputted during the period when the φ 2 signal is ‘1’ are not affected by the offset voltage Δ V.</p>
  <p num="p-0035">During a period when the φ 3 signal is ‘1’, the sixth switch SW<b>6</b> becomes ‘1’, serving to reset the output stages of the amplifier <b>21</b> rapidly.</p>
  <p num="p-0036">The pre-amplification circuit effectively cancels the offset generated at the pre-amplification circuit itself, so that the amplification ratio of the pre-amplification circuit is increased, thereby optimizing the effect of the offset generated at the subsequent folder.</p>
  <p num="p-0037">A first folder employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref> will now be described with reference to <figref idrefs="DRAWINGS">FIGS. 5 and 6</figref>.</p>
  <p num="p-0038"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a circuit diagram of a folding circuit included in the first folder used for the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>. The first folder <b>14</b> includes a number of folding circuits.</p>
  <p num="p-0039">In <figref idrefs="DRAWINGS">FIG. 5</figref>, the folding circuit has three differential inputs, that is, the folding factor is 3. Generally, the folding circuit has an odd number of differential inputs. The folding circuit has three current switches <b>25</b>, <b>26</b> and <b>27</b>, two loads RL and one switch SW. Each current switch <b>25</b>, <b>26</b> or <b>27</b> has two NMOS transistors MN and one current source Iss, for converting and outputting the differential input voltage into the differential current. The output stages of the current switches <b>25</b>, <b>26</b> and <b>27</b> are connected to the differential output stages of the folding circuit, alternatively. That is, for the first current switch <b>25</b>, a positive output is connected to a positive output stage of the folding circuit and a negative output is connected to a negative output stage of the folding circuit, while for the second current switch <b>26</b>, a positive output is connected to a negative output stage of the folding circuit and a negative output is connected to a positive output stage of the folding circuit, and for the third current switch <b>27</b>, a positive output is connected to a positive output stage of the folding circuit and a negative output is connected to a negative output stage of the folding circuit.</p>
  <p num="p-0040"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a diagram showing a waveform of the φ 1D signal of <figref idrefs="DRAWINGS">FIG. 5</figref> together with a waveform of the φ 1 signal. <figref idrefs="DRAWINGS">FIG. 6</figref> shows that the φ 1D signal has a period of ‘1’ longer than that of φ 1 signal.</p>
  <p num="p-0041">While resetting an output signal of the folding circuit during a period when the φ 1D signal is ‘1’, an output signal of the pre-amplifier is folded and outputted during a period when the φ 2 is ‘1’. The reset time of the folder is set to be slightly longer than the period when the φ 1 signal is ‘1’, thereby avoiding backward flows due to the previous signal stored in the next stage during the period when the φ 2 signal is ‘1’, and facilitating the output signal to be fixed more rapidly.</p>
  <p num="p-0042">The second sample-and-hold unit employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref> will now be described with reference to <figref idrefs="DRAWINGS">FIG. 7</figref>.</p>
  <p num="p-0043"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a circuit diagram of a sample-and-hold circuit included in the second sample-and-hold unit employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>. The second sample-and-hold unit <b>15</b> includes a number of sample-and-hold circuits. For each sample-and-hold circuit, a voltage subtracting the input voltage Vin from a common voltage CM<b>2</b>, that is, CM<b>2</b>−Vin is applied between the second terminal and the first terminal of the capacitor CIN during the period when the φ 2 signal is ‘1’, and then a first common voltage CM<b>1</b> is applied to a first terminal of the capacitor CIN during the period when the φ 1 signal is ‘1’, thereby making CM<b>1</b>+CM<b>2</b>−Vin applied to the output stages during the period when the φ 1 signal is ‘I’. With this operation, the sample-and-hold circuit samples and outputs the output signals of the first folder <b>14</b>.</p>
  <p num="p-0044">The second folder employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref> will now be described with reference to <figref idrefs="DRAWINGS">FIGS. 8 and 9</figref>.</p>
  <p num="p-0045"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a circuit diagram of a second folding circuit included in the second folder employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>. The second folder <b>16</b> includes a number of folding circuits. <figref idrefs="DRAWINGS">FIG. 9</figref> is a diagram showing a waveform of the φ 2D signal of <figref idrefs="DRAWINGS">FIG. 8</figref> together with a waveform of the φ 2 signal. The folding circuit of the second folder <b>16</b> has no difference in the configuration compared with the folding circuit of the first folder <b>14</b>, except for the timing difference. That is, for the folding circuit of the second folder <b>16</b>, while the output signals of the folding circuit are reset during a period when the φ 2D signal is ‘1’, the output signals of the second sample-and-hold unit <b>15</b> are folded and outputted during the period when the φ 1 signal is ‘1’.</p>
  <p num="p-0046">The third sample-and-hold unit employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref> will now be described with reference to <figref idrefs="DRAWINGS">FIG. 10</figref>.</p>
  <p num="p-0047"> <figref idrefs="DRAWINGS">FIG. 10</figref> is a circuit diagram of a sample-and-hold circuit included in the third sample-and-hold unit employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>. The third sample-and-hold unit <b>17</b> includes a number of sample-and-hold circuits. For each sample-and-hold circuit, a voltage subtracting the input voltage Vin from the common voltage CM<b>2</b>, that is, CM<b>2</b>−Vin is applied between the second terminal and the first terminal of the capacitor CIN during the period when the φ 1 signal is ‘1, and then the first common voltage CM<b>1</b> is applied to the first terminal of the capacitor CIN during the period when the φ 2 signal is ‘1’, thereby making CM<b>1</b>+CM<b>2</b>−Vin applied to the output stages during the period when the φ 2 signal is ‘1’. With this operation, the sample-and-hold circuit samples and outputs the output signals of the second folder <b>16</b>.</p>
  <p num="p-0048">The subranging amplifier employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref> will now be described with reference to <figref idrefs="DRAWINGS">FIG. 11</figref>.</p>
  <p num="p-0049"> <figref idrefs="DRAWINGS">FIG. 11</figref> is a circuit diagram of the subranging amplifier employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>. In <figref idrefs="DRAWINGS">FIG. 11</figref>, the subranging amplifier <b>18</b> includes first to fifth amplifiers <b>28</b> to <b>32</b> and an interpolator <b>33</b>.</p>
  <p num="p-0050">The third amplifier <b>30</b> receives an output of the third sample-and-hold unit <b>17</b> determined by the output value of the second folder <b>16</b>. The second and fourth amplifiers <b>29</b> and <b>31</b> receive the upper level and the lower level of the input of the third amplifier <b>30</b>, respectively. The first and fifth amplifiers <b>28</b> and <b>32</b> receive the upper level of the second amplifier <b>29</b> and the lower level of the input of the fourth amplifier <b>31</b>, respectively. The interpolator <b>33</b> interpolates and outputs the output voltages of the first to fifth amplifiers <b>28</b> to <b>32</b> with resistors.</p>
  <p num="p-0051">At this time, for the first and fifth amplifies <b>28</b> and <b>32</b>, that is, both ends of the subranging amplifier <b>18</b>, the resolution can be improved by inverting the output signals of the first and fifth amplifiers <b>28</b> and <b>32</b> to connect with resistors to have the same output condition with the other second, third, and fourth amplifiers <b>29</b>, <b>30</b> and <b>31</b>. For the differential configuration, the same effect can be achieved by crossing the differential outputs of two amplifiers.</p>
  <p num="p-0052">The interpolator, which can be used for the output stages of the pre-amplifier <b>13</b>, the first folder <b>14</b> and the second folder <b>16</b> employed in the analog-digital converter of <figref idrefs="DRAWINGS">FIG. 2</figref>, will now be described with reference to <figref idrefs="DRAWINGS">FIG. 12</figref>. <figref idrefs="DRAWINGS">FIG. 12</figref> is a circuit diagram showing the interpolator. The interpolator, having a number of resistors connect in series, interpolates and outputs the input signals. The interpolator can be used in connection with the output stages of the pre-amplifier <b>13</b>, the first folder <b>14</b> and the second folder <b>16</b>.</p>
  <p num="p-0053">Although the preferred embodiments of the present invention have been described, it should be noted that these embodiments are just illustrative, and not restrictive. Further, those skilled in the art will appreciate that various modifications can be made without departing from the scope of the present invention.</p>
  <p num="p-0054">The pipelined folding analog-digital converter according to the present invention eliminates the offset caused by the asymmetry of the amplifier, thereby having a merit that a high-resolution analog-digital converter can be implemented.</p>
  <p num="p-0055">Further, for the pipelined folding analog-digital converter according to the present invention, each folder is connected to the sample-and-hold unit, thereby having a merit that it can be applied even when the signal level of each folder is not equal.</p>
  <p num="p-0056">Further, the pipelined folding analog-digital converter according to the present invention comprises the subranging amplifier, resulting in a high-resolution.</p>
</div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6452529">US6452529</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 17, 2001</td><td class="patent-data-table-td patent-date-value">Sep 17, 2002</td><td class="patent-data-table-td ">Qunying Li</td><td class="patent-data-table-td ">Fully differential folding A/D converter architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6614375">US6614375</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 8, 2002</td><td class="patent-data-table-td patent-date-value">Sep 2, 2003</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Sigma-delta analog-to-digital converter having improved reference multiplexer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="http://www.google.com/url?id=8RZvBAABERAJ&amp;q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DKR%26NR%3D20020072627A%26KC%3DA%26FT%3DD&amp;usg=AFQjCNH8B8BkgAsnUq9NkX27o88B43oTxw">KR20020072627A</a></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td "> </td><td class="patent-data-table-td citation-no-title">Title not available</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Myung-Jun Choe, et al.; "<a href='http://scholar.google.com/scholar?q="An+8-b+100-MSamaple%2Fs+CMOS+Pipelined+Folding+ADC"'>An 8-b 100-MSamaple/s CMOS Pipelined Folding ADC</a>"; IEEE Journal of Solid-State Circuits, vol. 36, No. 2 ; Feb. 2001; pp. 184-194.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Yun-Ti Wang, et al.; "<a href='http://scholar.google.com/scholar?q="An+8-bit+150-MHz+CMOS+A%2FD+Converter"'>An 8-bit 150-MHz CMOS A/D Converter</a>"; IEEE Journal of Solid-State Circuits, vol. 35, No. 3 ; Mar. 2000; pp. 308-317.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7277041">US7277041</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 26, 2004</td><td class="patent-data-table-td patent-date-value">Oct 2, 2007</td><td class="patent-data-table-td ">Nxp B.V.</td><td class="patent-data-table-td ">Cross-coupled folding circuit and analog-to-digital converter provided with such a folding circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7710305">US7710305</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 22, 2008</td><td class="patent-data-table-td patent-date-value">May 4, 2010</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Unified architecture for folding ADC</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7893858">US7893858</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 5, 2009</td><td class="patent-data-table-td patent-date-value">Feb 22, 2011</td><td class="patent-data-table-td ">Netlogic Microsystems, Inc.</td><td class="patent-data-table-td ">EDC architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7920084">US7920084</a></td><td class="patent-data-table-td patent-date-value">Mar 3, 2010</td><td class="patent-data-table-td patent-date-value">Apr 5, 2011</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Unified architecture for folding ADC</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8063811">US8063811</a></td><td class="patent-data-table-td patent-date-value">Nov 18, 2010</td><td class="patent-data-table-td patent-date-value">Nov 22, 2011</td><td class="patent-data-table-td ">Netlogic Microsystems, Inc.</td><td class="patent-data-table-td ">Systems, circuits, and methods for pipelined folding and interpolating ADC architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8089388">US8089388</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 14, 2010</td><td class="patent-data-table-td patent-date-value">Jan 3, 2012</td><td class="patent-data-table-td ">Lg Display Co., Ltd.</td><td class="patent-data-table-td ">Folding analog-to-digital converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8232904">US8232904</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 21, 2010</td><td class="patent-data-table-td patent-date-value">Jul 31, 2012</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Folding analog-to-digital converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8692582">US8692582</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 6, 2012</td><td class="patent-data-table-td patent-date-value">Apr 8, 2014</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Latched comparator circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110018751">US20110018751</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 21, 2010</td><td class="patent-data-table-td patent-date-value">Jan 27, 2011</td><td class="patent-data-table-td ">Samsung Electronics Co., Ltd.</td><td class="patent-data-table-td ">Folding analog-to-digital converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110181454">US20110181454</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 14, 2010</td><td class="patent-data-table-td patent-date-value">Jul 28, 2011</td><td class="patent-data-table-td ">Cui Zhiyuan</td><td class="patent-data-table-td ">Folding analog-to-digital converter</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN102142840B?cl=en">CN102142840B</a></td><td class="patent-data-table-td patent-date-value">Apr 20, 2010</td><td class="patent-data-table-td patent-date-value">Mar 19, 2014</td><td class="patent-data-table-td ">乐金显示有限公司</td><td class="patent-data-table-td ">折叠模数转换器</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=8RZvBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc341/defs341.htm&usg=AFQjCNEghHxwAVDJQysUGYYEnJx0U-6WAA#C341S161000">341/161</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=8RZvBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc341/defs341.htm&usg=AFQjCNEghHxwAVDJQysUGYYEnJx0U-6WAA#C341S156000">341/156</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=8RZvBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03M0001160000">H03M1/16</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=8RZvBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03M0001360000">H03M1/36</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=8RZvBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03M1/141">H03M1/141</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H03M1/14F</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 15, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 25, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 15, 2008</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIM 1 IS CONFIRMED. CLAIMS 2-17 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 5, 2006</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060630</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 22, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTIT</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, SEUNG CHUL;CHO, MIN HYUNG;PARK, MUN YANG;REEL/FRAME:015507/0298</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040506</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LEE, SEUNG CHUL /AR;REEL/FRAME:015507/0298</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1aHdAdgLPCwiTQX-78385TXxzapA\u0026id=8RZvBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1o1ekgMoXcYEvUfXVOwLHPHOA_LA\u0026id=8RZvBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U0XsEPXexqW1v-7BPuGwXyQPlq6Gg","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Analog_digital_converter_with_pipeline_f.pdf?id=8RZvBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2x6X0QMDrOqfFctGfzDfhNhlSCCg"},"sample_url":"http://www.google.com/patents/reader?id=8RZvBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>