Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri Apr 22 10:06:59 2022
| Host             : kickassWT running 64-bit major release  (build 9200)
| Command          : report_power -file BRAM_SPI_wrapper_power_routed.rpt -pb BRAM_SPI_wrapper_power_summary_routed.pb -rpx BRAM_SPI_wrapper_power_routed.rpx
| Design           : BRAM_SPI_wrapper
| Device           : xc7z035ffg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.046        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.824        |
| Device Static (W)        | 0.222        |
| Total Off-Chip Power (W) | 0.001        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 81.2         |
| Junction Temperature (C) | 28.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |       11 |       --- |             --- |
| Slice Logic              |     0.001 |     9461 |       --- |             --- |
|   LUT as Logic           |     0.001 |     3362 |    171900 |            1.96 |
|   CARRY4                 |    <0.001 |      206 |     54650 |            0.38 |
|   Register               |    <0.001 |     4294 |    343800 |            1.25 |
|   LUT as Distributed RAM |    <0.001 |      118 |     70400 |            0.17 |
|   F7/F8 Muxes            |    <0.001 |      105 |    218600 |            0.05 |
|   LUT as Shift Register  |    <0.001 |       71 |     70400 |            0.10 |
|   Others                 |     0.000 |      555 |       --- |             --- |
| Signals                  |     0.002 |     6828 |       --- |             --- |
| Block RAM                |     0.008 |       11 |       500 |            2.20 |
| MMCM                     |     0.106 |        1 |         8 |           12.50 |
| PLL                      |     0.093 |        1 |         8 |           12.50 |
| I/O                      |     0.075 |       52 |       250 |           20.80 |
| PS7                      |     1.530 |        1 |       --- |             --- |
| Static Power             |     0.222 |          |           |                 |
| Total                    |     2.046 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.086 |       0.026 |      0.059 |
| Vccaux    |       1.800 |     0.158 |       0.118 |      0.041 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.024 |       0.023 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.736 |       0.718 |      0.018 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+--------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                   | Constraint (ns) |
+-------------------------------+--------------------------------------------------------------------------+-----------------+
| clk_fpga_0                    | BRAM_SPI_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]              |            10.0 |
| clk_in_p                      | clk_in_p                                                                 |            16.7 |
| clk_main_BRAM_SPI_clk_wiz_0_0 | BRAM_SPI_i/clk_wiz_0/inst/clk_main_BRAM_SPI_clk_wiz_0_0                  |           100.0 |
| clk_out2_BRAM_SPI_clk_wiz_0_0 | BRAM_SPI_i/clk_wiz_0/inst/clk_out2_BRAM_SPI_clk_wiz_0_0                  |             8.3 |
| clk_out_clk_wiz_0             | BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_clk_wiz_0     |            16.7 |
| clk_out_div_clk_wiz_0         | BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clk_out_div_clk_wiz_0 |            66.7 |
| clk_recv_BRAM_SPI_clk_wiz_0_0 | BRAM_SPI_i/clk_wiz_0/inst/clk_recv_BRAM_SPI_clk_wiz_0_0                  |            25.0 |
| clkfbout_BRAM_SPI_clk_wiz_0_0 | BRAM_SPI_i/clk_wiz_0/inst/clkfbout_BRAM_SPI_clk_wiz_0_0                  |            50.0 |
| clkfbout_clk_wiz_0            | BRAM_SPI_i/receiver_hw_0/inst/clk_for_ser2par/inst/clkfbout_clk_wiz_0    |            16.7 |
+-------------------------------+--------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| BRAM_SPI_wrapper                                                                            |     1.824 |
|   BRAM_SPI_i                                                                                |     1.782 |
|     BRAM_CTL1                                                                               |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         gext_inst.abcv4_0_ext_inst                                                          |    <0.001 |
|           GEN_AXI4LITE.I_AXI_LITE                                                           |    <0.001 |
|     Block_RAM                                                                               |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         inst_blk_mem_gen                                                                    |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                             |    <0.001 |
|             valid.cstr                                                                      |    <0.001 |
|               ramloop[0].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|               ramloop[1].ram.r                                                              |    <0.001 |
|                 prim_noinit.ram                                                             |    <0.001 |
|     Control_0                                                                               |    <0.001 |
|       inst                                                                                  |    <0.001 |
|         AXI_CTRL_inst                                                                       |    <0.001 |
|           config_module                                                                     |    <0.001 |
|           decoder_module                                                                    |    <0.001 |
|     StoreImg_0                                                                              |     0.004 |
|       inst                                                                                  |     0.004 |
|         M00_AXI_inst                                                                        |    <0.001 |
|         if_inst                                                                             |     0.004 |
|           fifo_inst                                                                         |     0.004 |
|             U0                                                                              |     0.004 |
|               inst_fifo_gen                                                                 |     0.004 |
|                 gconvfifo.rf                                                                |     0.004 |
|                   grf.rf                                                                    |     0.004 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gr1.gdcf.dc                                                           |    <0.001 |
|                         dc                                                                  |    <0.001 |
|                       gr1.gr1_int.rfwft                                                     |    <0.001 |
|                       grss.rsts                                                             |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                         c2                                                                  |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwss.wsts                                                             |    <0.001 |
|                         c0                                                                  |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |     0.004 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |     0.004 |
|                         inst_blk_mem_gen                                                    |     0.004 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |     0.004 |
|                             valid.cstr                                                      |     0.004 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|                               ramloop[1].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|                               ramloop[2].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|                               ramloop[3].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|     axi_interconnect_0                                                                      |    <0.001 |
|       s00_couplers                                                                          |    <0.001 |
|         auto_pc                                                                             |    <0.001 |
|           inst                                                                              |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |    <0.001 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       xbar                                                                                  |    <0.001 |
|         inst                                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                          |    <0.001 |
|             addr_arbiter_inst                                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                    |    <0.001 |
|             reg_slice_r                                                                     |    <0.001 |
|             splitter_ar                                                                     |    <0.001 |
|             splitter_aw                                                                     |    <0.001 |
|     axi_interconnect_1                                                                      |     0.004 |
|       s00_couplers                                                                          |     0.004 |
|         auto_pc                                                                             |    <0.001 |
|           inst                                                                              |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                    |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                           |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                     |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_0                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                        |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                   |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_4                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|               USE_WRITE.write_data_inst                                                     |    <0.001 |
|         auto_us_df                                                                          |     0.003 |
|           inst                                                                              |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                   |     0.003 |
|               USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst                         |     0.001 |
|                 dw_fifogen_ar                                                               |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gaxi_full_lite.gread_ch.grach2.axi_rach                                 |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gr1.gr1_int.rfwft                                                 |    <0.001 |
|                           grss.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwss.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_31_0_5                                                |    <0.001 |
|                             RAM_reg_0_31_12_17                                              |    <0.001 |
|                             RAM_reg_0_31_18_23                                              |    <0.001 |
|                             RAM_reg_0_31_24_29                                              |    <0.001 |
|                             RAM_reg_0_31_30_35                                              |    <0.001 |
|                             RAM_reg_0_31_36_41                                              |    <0.001 |
|                             RAM_reg_0_31_42_47                                              |    <0.001 |
|                             RAM_reg_0_31_48_53                                              |    <0.001 |
|                             RAM_reg_0_31_54_59                                              |    <0.001 |
|                             RAM_reg_0_31_60_60                                              |    <0.001 |
|                             RAM_reg_0_31_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|                 dw_fifogen_rresp                                                            |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gr1.gr1_int.rfwft                                                 |    <0.001 |
|                           grss.rsts                                                         |    <0.001 |
|                             c1                                                              |    <0.001 |
|                             c2                                                              |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwss.wsts                                                         |    <0.001 |
|                             c0                                                              |    <0.001 |
|                             c1                                                              |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                 m_cmd_fifo                                                                  |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gr1.gr1_int.rfwft                                                 |    <0.001 |
|                           grss.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwss.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                 s_cmd_fifo                                                                  |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gconvfifo.rf                                                            |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gr1.gr1_int.rfwft                                                 |    <0.001 |
|                           grss.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwss.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_31_0_5                                                |    <0.001 |
|                             RAM_reg_0_31_12_17                                              |    <0.001 |
|                             RAM_reg_0_31_18_23                                              |    <0.001 |
|                             RAM_reg_0_31_24_27                                              |    <0.001 |
|                             RAM_reg_0_31_6_11                                               |    <0.001 |
|               USE_READ.read_addr_inst                                                       |    <0.001 |
|               USE_WRITE.gen_pktfifo_w_upsizer.pktfifo_write_data_inst                       |     0.002 |
|                 dw_fifogen_aw                                                               |    <0.001 |
|                   inst_fifo_gen                                                             |    <0.001 |
|                     gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                |    <0.001 |
|                       grf.rf                                                                |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                            |    <0.001 |
|                           gr1.gr1_int.rfwft                                                 |    <0.001 |
|                           grss.rsts                                                         |    <0.001 |
|                           rpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                            |    <0.001 |
|                           gwss.wsts                                                         |    <0.001 |
|                           wpntr                                                             |    <0.001 |
|                         gntv_or_sync_fifo.mem                                               |    <0.001 |
|                           gdm.dm_gen.dm                                                     |    <0.001 |
|                             RAM_reg_0_31_0_5                                                |    <0.001 |
|                             RAM_reg_0_31_12_17                                              |    <0.001 |
|                             RAM_reg_0_31_18_23                                              |    <0.001 |
|                             RAM_reg_0_31_24_29                                              |    <0.001 |
|                             RAM_reg_0_31_30_35                                              |    <0.001 |
|                             RAM_reg_0_31_36_41                                              |    <0.001 |
|                             RAM_reg_0_31_42_47                                              |    <0.001 |
|                             RAM_reg_0_31_48_53                                              |    <0.001 |
|                             RAM_reg_0_31_54_59                                              |    <0.001 |
|                             RAM_reg_0_31_60_63                                              |    <0.001 |
|                             RAM_reg_0_31_6_11                                               |    <0.001 |
|                         rstblk                                                              |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst               |    <0.001 |
|                 s_aw_reg                                                                    |    <0.001 |
|                   aw.aw_pipe                                                                |    <0.001 |
|                 w_buffer                                                                    |    <0.001 |
|                   inst_blk_mem_gen                                                          |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                    |    <0.001 |
|                       valid.cstr                                                            |    <0.001 |
|                         ramloop[0].ram.r                                                    |    <0.001 |
|                           prim_noinit.ram                                                   |    <0.001 |
|               USE_WRITE.write_addr_inst                                                     |    <0.001 |
|                 gen_id_queue.id_queue                                                       |    <0.001 |
|               si_register_slice_inst                                                        |    <0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|         s00_regslice                                                                        |    <0.001 |
|           inst                                                                              |    <0.001 |
|             ar.ar_pipe                                                                      |    <0.001 |
|             aw.aw_pipe                                                                      |    <0.001 |
|             b.b_pipe                                                                        |    <0.001 |
|             r.r_pipe                                                                        |    <0.001 |
|             w.w_pipe                                                                        |    <0.001 |
|     clk_wiz_0                                                                               |     0.095 |
|       inst                                                                                  |     0.095 |
|     proc_sys_reset_m                                                                        |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
|     proc_sys_reset_recv                                                                     |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
|     processing_system7_0                                                                    |     1.530 |
|       inst                                                                                  |     1.530 |
|     receiver_hw_0                                                                           |     0.147 |
|       inst                                                                                  |     0.147 |
|         clk_for_ser2par                                                                     |     0.112 |
|           inst                                                                              |     0.112 |
|         recv                                                                                |     0.005 |
|           ch0                                                                               |    <0.001 |
|           ch1                                                                               |    <0.001 |
|           ch2                                                                               |    <0.001 |
|           ch3                                                                               |    <0.001 |
|           fifo_0                                                                            |     0.001 |
|             U0                                                                              |     0.001 |
|               inst_fifo_gen                                                                 |     0.001 |
|                 gconvfifo.rf                                                                |     0.001 |
|                   grf.rf                                                                    |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                       rd_pntr_cdc_inst                                                      |    <0.001 |
|                       wr_pntr_cdc_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gras.rsts                                                             |    <0.001 |
|                         c0                                                                  |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwas.gwdc0.wdc                                                        |    <0.001 |
|                       gwas.wsts                                                             |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                         c2                                                                  |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|                     rstblk                                                                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|           fifo_1                                                                            |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                       rd_pntr_cdc_inst                                                      |    <0.001 |
|                       wr_pntr_cdc_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gras.rsts                                                             |    <0.001 |
|                         c0                                                                  |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwas.wsts                                                             |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                         c2                                                                  |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|                     rstblk                                                                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|           fifo_2                                                                            |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                       rd_pntr_cdc_inst                                                      |    <0.001 |
|                       wr_pntr_cdc_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gras.rsts                                                             |    <0.001 |
|                         c0                                                                  |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwas.wsts                                                             |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                         c2                                                                  |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|                     rstblk                                                                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|           fifo_3                                                                            |    <0.001 |
|             U0                                                                              |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   grf.rf                                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                              |    <0.001 |
|                       rd_pntr_cdc_inst                                                      |    <0.001 |
|                       wr_pntr_cdc_inst                                                      |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                       gras.rsts                                                             |    <0.001 |
|                         c0                                                                  |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                       rpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                       gwas.wsts                                                             |    <0.001 |
|                         c1                                                                  |    <0.001 |
|                         c2                                                                  |    <0.001 |
|                       wpntr                                                                 |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                       gbm.gbmg.gbmga.ngecc.bmg                                              |    <0.001 |
|                         inst_blk_mem_gen                                                    |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                              |    <0.001 |
|                             valid.cstr                                                      |    <0.001 |
|                               ramloop[0].ram.r                                              |    <0.001 |
|                                 prim_noinit.ram                                             |    <0.001 |
|                     rstblk                                                                  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst  |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst          |    <0.001 |
|         ser2par                                                                             |     0.029 |
|           inst                                                                              |     0.029 |
+---------------------------------------------------------------------------------------------+-----------+


