# Hi ğŸ‘‹, I'm Devansh

## ğŸ§  About Me
- ğŸ“ ECE Student from NIT Jalandhar
- âš™ï¸ Interested in **VLSI, FPGA, Digital Design & Embedded Systems**
- ğŸ§ª Working on **Verilog, SystemVerilog, DSP & FPGA**
- ğŸ“„ Know about my experiences [[https://www.overleaf.com/read/zbbnqtnrmmyp#1828e8](https://www.overleaf.com/read/zbbnqtnrmmyp#1828e8)](https://www.overleaf.com/project/676e8fb7d77d4b0bed4b41a0)

## ğŸ› ï¸ Tech Stack
- **HDL:** Verilog, SystemVerilog  
- **Specialization:** RTL Designing, UVM Verification, VLSI Physical Design, Bare-Metal Programming
- **Tools:** Vivado, ModelSim, Cadence, Synopsys VCS, MATLAB, KiCAD
- **Languages:** C, C++, Python, Tcl/Tk
- **Processors and Microcontrollers:** 8085, 8086, 8051, Arduino, STM32, ESP32 

## ğŸ“« Reach Me
- ğŸ“§ Email: devanshsk.11003@gmail.com  
- ğŸ’¼ LinkedIn: [https://linkedin.com/in/yourprofile](https://www.linkedin.com/in/devansh-sharma-502567275/)
