PPA Report for dual_reset_matcher.v (Module: dual_reset_matcher)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 2
IO Count: 21
Cell Count: 78

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1329.79 MHz
Reg-to-Reg Critical Path Delay: 0.578 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
