--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml testBench.twx testBench.ncd -o testBench.twr testBench.pcf
-ucf test.ucf

Design file:              testBench.ncd
Physical constraint file: testBench.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
reset       |    0.336(R)|    1.042(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
odp         |   13.565(R)|clk_BUFGP         |   0.000|
seg<0>      |    9.749(R)|clk_BUFGP         |   0.000|
seg<1>      |   10.757(R)|clk_BUFGP         |   0.000|
seg<2>      |    9.127(R)|clk_BUFGP         |   0.000|
seg<3>      |    7.803(R)|clk_BUFGP         |   0.000|
seg<5>      |   10.818(R)|clk_BUFGP         |   0.000|
seg<6>      |    9.293(R)|clk_BUFGP         |   0.000|
w1<0>       |    8.649(R)|clk_BUFGP         |   0.000|
w1<1>       |    9.153(R)|clk_BUFGP         |   0.000|
w3<0>       |    9.371(R)|clk_BUFGP         |   0.000|
w3<1>       |   10.794(R)|clk_BUFGP         |   0.000|
w3<2>       |   10.083(R)|clk_BUFGP         |   0.000|
w3<3>       |    9.440(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.377|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
dp<0>          |odp            |    8.799|
dp<1>          |odp            |    8.380|
dp<2>          |odp            |    9.027|
dp<3>          |odp            |    9.263|
---------------+---------------+---------+


Analysis completed Tue Mar 10 18:46:28 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 165 MB



