/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire [4:0] celloutsig_0_19z;
  wire [25:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [6:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [14:0] celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire [10:0] celloutsig_0_35z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [23:0] celloutsig_0_50z;
  wire [11:0] celloutsig_0_52z;
  wire [2:0] celloutsig_0_55z;
  wire celloutsig_0_58z;
  wire [15:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_62z;
  wire [3:0] celloutsig_0_63z;
  wire [2:0] celloutsig_0_64z;
  wire [4:0] celloutsig_0_65z;
  wire [2:0] celloutsig_0_66z;
  wire [2:0] celloutsig_0_67z;
  wire [2:0] celloutsig_0_68z;
  wire [4:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_70z;
  wire [6:0] celloutsig_0_72z;
  wire celloutsig_0_74z;
  wire [2:0] celloutsig_0_79z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_84z;
  reg [2:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_95z;
  wire [2:0] celloutsig_0_96z;
  wire [9:0] celloutsig_0_9z;
  wire [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire [18:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [2:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [15:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_58z = celloutsig_0_20z[3] ? celloutsig_0_52z[0] : celloutsig_0_24z[1];
  assign celloutsig_1_6z = celloutsig_1_3z[0] ? celloutsig_1_1z : celloutsig_1_4z;
  assign celloutsig_0_12z = celloutsig_0_11z ? celloutsig_0_11z : celloutsig_0_4z;
  assign celloutsig_0_13z = celloutsig_0_0z[5] ? celloutsig_0_6z[1] : celloutsig_0_9z[5];
  assign celloutsig_0_23z = celloutsig_0_7z[3] ? celloutsig_0_1z[3] : in_data[18];
  assign celloutsig_0_29z = celloutsig_0_4z ? celloutsig_0_3z[2] : celloutsig_0_8z;
  assign celloutsig_0_4z = ~(celloutsig_0_1z[9] & in_data[44]);
  assign celloutsig_1_4z = ~(in_data[144] & celloutsig_1_3z[0]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z & in_data[160]);
  assign celloutsig_0_31z = ~(celloutsig_0_27z & celloutsig_0_14z);
  assign celloutsig_0_14z = celloutsig_0_12z | ~(celloutsig_0_3z[3]);
  assign celloutsig_0_80z = celloutsig_0_65z[4] ^ celloutsig_0_72z[4];
  assign celloutsig_0_95z = celloutsig_0_12z ^ celloutsig_0_66z[2];
  assign celloutsig_0_11z = celloutsig_0_0z[17] ^ celloutsig_0_6z[0];
  assign celloutsig_1_15z = celloutsig_1_12z[0] ^ celloutsig_1_1z;
  assign celloutsig_0_48z = { in_data[54:49], celloutsig_0_4z, celloutsig_0_11z } === celloutsig_0_16z[9:2];
  assign celloutsig_0_27z = { celloutsig_0_1z[21:15], celloutsig_0_12z } === celloutsig_0_0z[14:7];
  assign celloutsig_0_84z = { celloutsig_0_50z[10:0], celloutsig_0_74z, celloutsig_0_31z } && { celloutsig_0_70z[1:0], celloutsig_0_11z, celloutsig_0_64z, celloutsig_0_55z, celloutsig_0_13z, celloutsig_0_67z };
  assign celloutsig_1_1z = celloutsig_1_0z[6:3] && celloutsig_1_0z[4:1];
  assign celloutsig_0_43z = ! celloutsig_0_9z[7:0];
  assign celloutsig_0_17z = ! celloutsig_0_0z[4:2];
  assign celloutsig_0_64z = celloutsig_0_55z % { 1'h1, celloutsig_0_33z[2:1] };
  assign celloutsig_1_14z = { in_data[110:97], celloutsig_1_8z, celloutsig_1_10z } % { 1'h1, celloutsig_1_7z[1], celloutsig_1_12z[6:5], 1'h0, celloutsig_1_12z[3:0], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_12z[6:5], 1'h0, celloutsig_1_12z[3:0], celloutsig_1_9z };
  assign celloutsig_0_20z = { celloutsig_0_18z[10:2], celloutsig_0_17z } % { 1'h1, in_data[75:68], celloutsig_0_13z };
  assign celloutsig_0_30z = celloutsig_0_16z[7:2] % { 1'h1, in_data[59:56], celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_0z[16:1] * { celloutsig_0_0z[15:1], celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_14z[10:2], celloutsig_1_17z, celloutsig_1_8z } * { celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_12z[6:5], 1'h0, celloutsig_1_12z[3:0], celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_0_39z = celloutsig_0_33z[2:0] != celloutsig_0_0z[12:10];
  assign celloutsig_1_11z = { celloutsig_1_0z[5:1], celloutsig_1_1z, celloutsig_1_5z } != { celloutsig_1_0z[6:1], celloutsig_1_7z };
  assign celloutsig_0_2z = celloutsig_0_0z[12:4] != celloutsig_0_1z[11:3];
  assign celloutsig_0_52z = - celloutsig_0_5z[12:1];
  assign celloutsig_1_0z = - in_data[118:112];
  assign celloutsig_1_7z = - { celloutsig_1_3z[2:0], celloutsig_1_1z };
  assign celloutsig_0_19z = - { celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_24z = - celloutsig_0_7z;
  assign celloutsig_0_32z = - { celloutsig_0_26z[15:2], celloutsig_0_27z };
  assign celloutsig_0_0z = ~ in_data[19:2];
  assign celloutsig_0_35z = ~ { celloutsig_0_20z[9:2], celloutsig_0_29z, celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_55z = ~ { celloutsig_0_30z[3:2], celloutsig_0_43z };
  assign celloutsig_0_66z = ~ celloutsig_0_1z[9:7];
  assign celloutsig_0_67z = ~ celloutsig_0_22z[4:2];
  assign celloutsig_0_7z = ~ celloutsig_0_1z[7:4];
  assign celloutsig_0_1z = ~ { in_data[25:18], celloutsig_0_0z };
  assign celloutsig_1_8z = ~ celloutsig_1_7z;
  assign celloutsig_0_16z = ~ { in_data[79:71], celloutsig_0_14z };
  assign celloutsig_0_25z = ~ { celloutsig_0_0z[11:6], celloutsig_0_2z };
  assign celloutsig_0_72z = { celloutsig_0_16z[8:7], celloutsig_0_3z, celloutsig_0_58z } | { celloutsig_0_1z[17], celloutsig_0_30z };
  assign celloutsig_1_18z = { celloutsig_1_0z[4:3], celloutsig_1_6z, celloutsig_1_2z } | celloutsig_1_13z[8:3];
  assign celloutsig_0_15z = { celloutsig_0_5z[8:4], celloutsig_0_10z } | { celloutsig_0_9z[3:2], celloutsig_0_7z };
  assign celloutsig_0_3z = celloutsig_0_0z[11:8] | in_data[25:22];
  assign celloutsig_0_33z = celloutsig_0_19z | { celloutsig_0_18z[10], celloutsig_0_7z };
  assign celloutsig_0_40z = celloutsig_0_29z & celloutsig_0_27z;
  assign celloutsig_0_74z = celloutsig_0_25z[0] & celloutsig_0_63z[0];
  assign celloutsig_0_8z = celloutsig_0_0z[7] & celloutsig_0_5z[3];
  assign celloutsig_0_10z = celloutsig_0_3z[1] & celloutsig_0_9z[4];
  assign celloutsig_1_10z = celloutsig_1_9z & celloutsig_1_8z[1];
  assign celloutsig_0_6z = celloutsig_0_5z[13:9] >> in_data[28:24];
  assign celloutsig_0_96z = { celloutsig_0_80z, celloutsig_0_84z, celloutsig_0_48z } >> celloutsig_0_86z;
  assign celloutsig_1_3z = { celloutsig_1_2z[1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } >> { in_data[168:166], celloutsig_1_1z };
  assign celloutsig_0_22z = { celloutsig_0_18z[10:3], celloutsig_0_2z } >> { celloutsig_0_7z[2:1], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_3z };
  assign celloutsig_0_68z = { celloutsig_0_65z[3:2], celloutsig_0_39z } <<< { celloutsig_0_62z[3:2], celloutsig_0_39z };
  assign celloutsig_0_79z = celloutsig_0_6z[2:0] <<< { celloutsig_0_5z[5:4], celloutsig_0_23z };
  assign celloutsig_0_9z = celloutsig_0_1z[18:9] <<< celloutsig_0_0z[10:1];
  assign celloutsig_1_5z = { celloutsig_1_3z[1], celloutsig_1_2z } <<< celloutsig_1_0z[3:0];
  assign celloutsig_1_17z = { celloutsig_1_12z[6], celloutsig_1_1z, celloutsig_1_15z } <<< celloutsig_1_13z[3:1];
  assign celloutsig_0_18z = { celloutsig_0_0z[17:7], celloutsig_0_2z } <<< celloutsig_0_5z[13:2];
  assign celloutsig_0_65z = { celloutsig_0_35z[4:3], celloutsig_0_12z, celloutsig_0_48z, celloutsig_0_23z } >>> { celloutsig_0_27z, celloutsig_0_29z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_48z };
  assign celloutsig_0_70z = { celloutsig_0_62z[9:3], celloutsig_0_10z, celloutsig_0_40z, celloutsig_0_68z, celloutsig_0_4z, celloutsig_0_4z } >>> celloutsig_0_32z[14:1];
  assign celloutsig_1_2z = { celloutsig_1_0z[5:4], celloutsig_1_1z } ~^ celloutsig_1_0z[4:2];
  assign celloutsig_0_21z = { celloutsig_0_20z[5:2], celloutsig_0_19z } ~^ in_data[29:21];
  assign celloutsig_0_50z = { celloutsig_0_5z[11:7], celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_48z, celloutsig_0_33z, celloutsig_0_31z, celloutsig_0_15z } ^ { celloutsig_0_43z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_35z, celloutsig_0_21z, celloutsig_0_12z };
  assign celloutsig_0_62z = { celloutsig_0_30z, celloutsig_0_15z } ^ { celloutsig_0_24z[2:1], celloutsig_0_9z };
  assign celloutsig_0_63z = celloutsig_0_33z[4:1] ^ { celloutsig_0_35z[3:1], celloutsig_0_13z };
  assign celloutsig_1_13z = { celloutsig_1_8z[1:0], celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z } ^ { celloutsig_1_12z[2:1], celloutsig_1_7z, celloutsig_1_3z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_86z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_86z = celloutsig_0_79z;
  assign { celloutsig_0_26z[13:5], celloutsig_0_26z[14], celloutsig_0_26z[4:1], celloutsig_0_26z[15] } = ~ { celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_2z };
  assign { celloutsig_1_12z[5], celloutsig_1_12z[3:0], celloutsig_1_12z[6] } = { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_2z[1] } ^ { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_0z[5] };
  assign celloutsig_0_26z[0] = celloutsig_0_26z[14];
  assign celloutsig_1_12z[4] = 1'h0;
  assign { out_data[133:128], out_data[111:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
