# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../../ip_repo/frame_buffer_1_0/src/axi_bram_ctl_1/sim/axi_bram_ctl.vhd" \

# Do not sort compile order
nosort
