// ********************************************************************************
//
// Copyright 2001-2021 Intel Corporation
// This software and the related documents are Intel copyrighted materials,
// and your use of them is governed by the express license under which they were
// provided to you ("License"). Unless the License provides otherwise,
// you may not use, modify, copy, publish, distribute, disclose or transmit
// this software or the related documents without Intel's prior written permission.
//
// This software and the related documents are provided as is, with no express or
// implied warranties, other than those that are expressly stated in the License.
//
// ********************************************************************************
#include "system.h"
#include "intel_fpga_i2c.h"
#include "io.h"
#include "stdio.h"
#include "priv/alt_busy_sleep.h"
#define TIMEOUT_LIMIT 2500
unsigned int reinit = 0;
int sys_clk_stored = 0;

#define DEBUG_PRINT_ENABLED 0
#if DEBUG_PRINT_ENABLED
#define DGB_PRINTF printf
#else
#define DGB_PRINTF(format, args...) ((void)0)
#endif

void intel_fpga_i2c_init(long i2c_base, int sys_clk)
{
    // Disable core (also puts it in 100kHz mode)
    IOWR(i2c_base, I2C_CTRL, 0);

    // Disabling all interrupts as we do not use them
    IOWR(i2c_base, I2C_ISER, 0);

    // Setup scl count in terms of system clock cycles (split in half for high and low portions)
    // Assuming 100kHz on i2c
    int scl_count = (sys_clk + 99000) / 100000;
    IOWR(i2c_base, I2C_SCL_LOW, scl_count / 2);
    IOWR(i2c_base, I2C_SCL_HIGH, (scl_count + 1) / 2);

    // set SDA hold to roughly half scl low time
    IOWR(i2c_base, I2C_SDA_HOLD, scl_count / 4);

    // Enable core
    IOWR(i2c_base, I2C_CTRL, 1);
}

void intel_fpga_i2c_write_simple(long i2c_base, unsigned char address, unsigned char data)
{
    intel_fpga_i2c_wait_busy(i2c_base);

    // write address
    unsigned int tx_word = address << 1;
    tx_word = tx_word | I2C_WRITE_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write data
    tx_word = data | I2C_STOP_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    intel_fpga_i2c_wait_busy(i2c_base);
}

unsigned char intel_fpga_i2c_read_simple(long i2c_base, unsigned char address)
{
    intel_fpga_i2c_wait_busy(i2c_base);

    // write address for reading
    unsigned int tx_word = address << 1;
    tx_word = tx_word | I2C_READ_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // read data
    tx_word = I2C_STOP_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    intel_fpga_i2c_wait_busy(i2c_base);
    while (intel_fpga_i2c_rx_data_fill(i2c_base) == 0)
    {
    }

    return IORD(i2c_base, I2C_RX_DATA);
}

void intel_fpga_i2c_write_extended(long i2c_base, unsigned char address, unsigned char reg,
                                   unsigned char data)
{
    intel_fpga_i2c_wait_busy(i2c_base);
    // write address
    unsigned int tx_word = address << 1;
    tx_word = tx_word | I2C_WRITE_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write register address
    tx_word = reg;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write data
    tx_word = data | I2C_STOP_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    intel_fpga_i2c_wait_busy(i2c_base);
}

unsigned char intel_fpga_i2c_read_extended(long i2c_base, unsigned char address, unsigned char reg)
{
    intel_fpga_i2c_wait_busy(i2c_base);

    // write address
    unsigned int tx_word = address << 1;
    tx_word = tx_word | I2C_WRITE_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write register address
    tx_word = reg;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write address for reading
    tx_word = address << 1;
    tx_word = tx_word | I2C_READ_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // read data
    tx_word = I2C_STOP_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    intel_fpga_i2c_wait_busy(i2c_base);
    while (intel_fpga_i2c_rx_data_fill(i2c_base) == 0)
    {
    }

    return IORD(i2c_base, I2C_RX_DATA);
}

void intel_fpga_i2c_burst_read_two_reg_extended(long i2c_base, unsigned char address,
                                                unsigned char* reg, unsigned int burst_size,
                                                unsigned char* data)
{
    intel_fpga_i2c_enable(i2c_base);
    unsigned int isr_reg = 0;
    unsigned int abn_det = 0;
    unsigned int timeout = 0;

    // workaround to clear fifo
    while (intel_fpga_i2c_rx_data_fill(i2c_base) != 0)
    {
        IORD(i2c_base, I2C_RX_DATA);
    }

    intel_fpga_i2c_wait_busy(i2c_base);

    // write address
    unsigned int tx_word = address << 1;
    tx_word = tx_word | I2C_WRITE_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write register address
    tx_word = *(reg);
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);
    intel_fpga_i2c_wait_busy(i2c_base);

    tx_word = *(reg + 1);
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);
    intel_fpga_i2c_wait_busy(i2c_base);

    // write address for reading
    tx_word = address << 1;
    tx_word = tx_word | I2C_READ_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    for (int i = 0; i < burst_size; i++)
    {
        // read data
        if (abn_det)
        {
            *(data + i) = 0xFF;
            continue;
        }
        if (i == burst_size - 1)
        {
            tx_word = I2C_STOP_FLAG;
        }
        else
        {
            tx_word = 0;
        }
        IOWR(i2c_base, I2C_TFR_CMD, tx_word);

        while (intel_fpga_i2c_rx_data_fill(i2c_base) == 0)
        {
            isr_reg = IORD(i2c_base, I2C_ISR);
            abn_det = isr_reg & 0x0C;
            if (!(isr_reg & 0x01))
            {
                timeout++;
            }
            else
            {
                timeout = 0;
            }
            if (timeout > TIMEOUT_LIMIT)
            {
                // IOWR(TX_I2C_SDA_LOW_PIO_BASE, 0x0, 1);
                // IOWR(TX_I2C_SDA_LOW_PIO_BASE, 0x0, 0);
                alt_busy_sleep(100);
                abn_det = 1;
                reinit = 1;
            }
            if (abn_det)
            {
                IOWR(i2c_base, I2C_ISR, 0x0C);
                break;
            }
        }

        if (abn_det)
        {
            *(data + i) = 0xFF;
        }
        else
        {
            *(data + i) = IORD(i2c_base, I2C_RX_DATA);
        }

        intel_fpga_i2c_wait_busy(i2c_base);
    }

    intel_fpga_i2c_disable(i2c_base);
}

void intel_fpga_i2c_enable(long i2c_base)
{
    if (reinit)
    {
        // Disable core (also puts it in 100kHz mode and reset the core)
        IOWR(i2c_base, I2C_CTRL, 0x40);

        // Disabling all interrupts
        IOWR(i2c_base, I2C_ISER, 0x00000000);

        // Clear all interrupt registers
        IOWR(i2c_base, I2C_ISR, 0x0C);

        // Setup scl count in terms of system clock cycles (split in half for high and low portions)
        // Assuming 100kHz on i2c
        int scl_count = (sys_clk_stored + 99000) / 100000;
        IOWR(i2c_base, I2C_SCL_LOW, scl_count / 2);
        IOWR(i2c_base, I2C_SCL_HIGH, (scl_count + 1) / 2);

        // set SDA hold to roughly half scl low time
        IOWR(i2c_base, I2C_SDA_HOLD, scl_count / 4);
        reinit = 0;
    }
    // Enable core
    IOWR(i2c_base, I2C_ISR, 0x0C);
    IOWR(i2c_base, I2C_ISER, 0x0D);  // Enable Tx_ready, nack_det, arblost_det int
    IOWR(i2c_base, I2C_CTRL, 1);
}

void intel_fpga_i2c_disable(long i2c_base)
{
    IOWR(i2c_base, I2C_CTRL, 0);
    IOWR(i2c_base, I2C_ISER, 0x00000000);
    IOWR(i2c_base, I2C_ISR, 0x0C);
}

// void intel_fpga_i2c_burst_read_two_reg_extended(long i2c_base, unsigned char address, unsigned
// char *reg, unsigned int burst_size, unsigned char *data) {
//
//   // workaround to clear fifo
//   while(intel_fpga_i2c_rx_data_fill(i2c_base) != 0) {
//    IORD(i2c_base, I2C_RX_DATA);
//   }

//  intel_fpga_i2c_wait_busy(i2c_base);
//
// write address
//  unsigned int tx_word = address << 1;
//  tx_word = tx_word | I2C_WRITE_FLAG | I2C_START_FLAG;
//  IOWR(i2c_base, I2C_TFR_CMD, tx_word);

// write register address
//  tx_word = *(reg);
//  IOWR(i2c_base, I2C_TFR_CMD, tx_word);
//     intel_fpga_i2c_wait_busy(i2c_base);

//  tx_word = *(reg+1);
//  IOWR(i2c_base, I2C_TFR_CMD, tx_word);
//     intel_fpga_i2c_wait_busy(i2c_base);

// write address for reading
//  tx_word = address << 1;
//  tx_word = tx_word | I2C_READ_FLAG | I2C_START_FLAG;
//  IOWR(i2c_base, I2C_TFR_CMD, tx_word);

//  for (int i=0; i<burst_size; i++) {
//     // read data
//     if (i==burst_size-1) {
//         tx_word = I2C_STOP_FLAG;
//     } else {
//         tx_word = 0;
//    }
//     IOWR(i2c_base, I2C_TFR_CMD, tx_word);

//     while(intel_fpga_i2c_rx_data_fill(i2c_base) == 0) {
//     }
//     intel_fpga_i2c_wait_busy(i2c_base);
//  }
//}

void intel_fpga_i2c_burst_read_extended(long i2c_base, unsigned char address, unsigned char reg,
                                        unsigned int burst_size, unsigned char* data)
{
    intel_fpga_i2c_wait_busy(i2c_base);

    // write address
    unsigned int tx_word = address << 1;
    tx_word = tx_word | I2C_WRITE_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write register address
    tx_word = reg;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write address for reading
    tx_word = address << 1;
    tx_word = tx_word | I2C_READ_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    for (int i = 0; i < burst_size; i++)
    {
        // read data
        if (i == burst_size - 1)
        {
            tx_word = I2C_STOP_FLAG;
        }
        else
        {
            tx_word = 0;
        }
        IOWR(i2c_base, I2C_TFR_CMD, tx_word);

        intel_fpga_i2c_wait_busy(i2c_base);
        while (intel_fpga_i2c_rx_data_fill(i2c_base) == 0)
        {
        }

        *(data + i) = IORD(i2c_base, I2C_RX_DATA);
    }
}

void intel_fpga_i2c_burst_write_extended(long i2c_base, unsigned char address, unsigned char reg,
                                         unsigned char burst_size, unsigned char* data)
{
    intel_fpga_i2c_wait_busy(i2c_base);
    // write address
    unsigned int tx_word = address << 1;
    tx_word = tx_word | I2C_WRITE_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write register address
    tx_word = reg;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write data

    for (int i = 0; i < burst_size; i++)
    {
        // read data
        if (i == burst_size - 1)
        {
            tx_word = *(data + i) | I2C_STOP_FLAG;
        }
        else
        {
            tx_word = *(data + i);
        }
        IOWR(i2c_base, I2C_TFR_CMD, tx_word);

        intel_fpga_i2c_wait_busy(i2c_base);
    }
}

void intel_fpga_i2c_wait_busy(long i2c_base)
{
    while (intel_fpga_i2c_tfr_cmd_fill(i2c_base) > 0)
    {
        // DGB_PRINTF ("intel_fpga_i2c_tfr_cmd_fill=%d\n", intel_fpga_i2c_tfr_cmd_fill(i2c_base));
    }
}

unsigned int intel_fpga_i2c_tfr_cmd_fill(long i2c_base)
{
    return IORD(i2c_base, I2C_TFR_CMD_FIFO_LEVEL);
}
unsigned int intel_fpga_i2c_rx_data_fill(long i2c_base)
{
    return IORD(i2c_base, I2C_RX_DATA_FIFO_LEVEL);
}

// address = 8-bit I2C device write address
// reg = device register address (2 bytes)
// data = 4 bytes of device data
void intel_fpga_i2c_mc_write(long i2c_base, unsigned char address, unsigned int reg,
                             unsigned char* data, unsigned int length)
{
    intel_fpga_i2c_wait_busy(i2c_base);

    // write address
    unsigned int tx_word = address << 1;
    tx_word = tx_word | I2C_WRITE_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write register address LSB
    tx_word = reg & 0xFF;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write register address MSB
    tx_word = (reg >> 8) & 0xFF;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write data
    for (int i = 0; i < length; i++)
    {
        if (i == (length - 1))
        {
            tx_word = *(data + i) | I2C_STOP_FLAG;
        }
        else
        {
            tx_word = *(data + i);
        }
        IOWR(i2c_base, I2C_TFR_CMD, tx_word);

        intel_fpga_i2c_wait_busy(i2c_base);
    }
}

void intel_fpga_i2c_mc_read(long i2c_base, unsigned char address, unsigned int reg,
                            unsigned char* data, unsigned int length)
{
    intel_fpga_i2c_wait_busy(i2c_base);

    // write address
    unsigned int tx_word = address << 1;
    tx_word = tx_word | I2C_WRITE_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write register address LSB
    tx_word = reg & 0xFF;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write register address MSB
    tx_word = (reg >> 8) & 0xFF;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // write address for reading
    tx_word = address << 1;
    tx_word = tx_word | I2C_READ_FLAG | I2C_START_FLAG;
    IOWR(i2c_base, I2C_TFR_CMD, tx_word);

    // read data
    for (int i = 0; i < length; i++)
    {
        if (i == (length - 1))
        {
            tx_word = I2C_STOP_FLAG;
        }
        else
        {
            tx_word = 0;
        }
        IOWR(i2c_base, I2C_TFR_CMD, tx_word);

        intel_fpga_i2c_wait_busy(i2c_base);
        while (intel_fpga_i2c_rx_data_fill(i2c_base) == 0)
        {
        }

        *(data + i) = IORD(i2c_base, I2C_RX_DATA);
        DGB_PRINTF("Byte %X = %X\n", i, *(data + i));
    }
}
