<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3034" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3034{left:69px;bottom:1141px;letter-spacing:-0.15px;}
#t2_3034{left:69px;bottom:68px;letter-spacing:-0.08px;}
#t3_3034{left:88px;bottom:68px;letter-spacing:0.1px;}
#t4_3034{left:824px;bottom:1112px;letter-spacing:0.13px;}
#t5_3034{left:69px;bottom:1088px;letter-spacing:-0.11px;}
#t6_3034{left:161px;bottom:1088px;letter-spacing:-0.12px;}
#t7_3034{left:505px;bottom:1088px;letter-spacing:-0.11px;}
#t8_3034{left:612px;bottom:1088px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t9_3034{left:803px;bottom:1088px;letter-spacing:-0.18px;}
#ta_3034{left:69px;bottom:1072px;letter-spacing:-0.11px;}
#tb_3034{left:161px;bottom:1072px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tc_3034{left:366px;bottom:1072px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#td_3034{left:803px;bottom:1072px;letter-spacing:-0.18px;}
#te_3034{left:69px;bottom:1057px;letter-spacing:-0.11px;}
#tf_3034{left:161px;bottom:1057px;letter-spacing:-0.13px;}
#tg_3034{left:294px;bottom:1057px;letter-spacing:-0.06px;}
#th_3034{left:803px;bottom:1057px;letter-spacing:-0.18px;}
#ti_3034{left:69px;bottom:1042px;letter-spacing:-0.11px;}
#tj_3034{left:161px;bottom:1042px;letter-spacing:-0.12px;}
#tk_3034{left:366px;bottom:1042px;letter-spacing:-0.06px;}
#tl_3034{left:803px;bottom:1042px;letter-spacing:-0.18px;}
#tm_3034{left:69px;bottom:1027px;letter-spacing:-0.11px;}
#tn_3034{left:161px;bottom:1027px;letter-spacing:-0.13px;word-spacing:0.01px;}
#to_3034{left:282px;bottom:1027px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tp_3034{left:803px;bottom:1027px;letter-spacing:-0.18px;}
#tq_3034{left:69px;bottom:1011px;letter-spacing:-0.11px;}
#tr_3034{left:161px;bottom:1011px;letter-spacing:-0.13px;word-spacing:0.01px;}
#ts_3034{left:378px;bottom:1011px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#tt_3034{left:803px;bottom:1011px;letter-spacing:-0.18px;}
#tu_3034{left:69px;bottom:996px;letter-spacing:-0.11px;}
#tv_3034{left:161px;bottom:996px;letter-spacing:-0.12px;}
#tw_3034{left:366px;bottom:996px;letter-spacing:-0.06px;}
#tx_3034{left:803px;bottom:996px;letter-spacing:-0.18px;}
#ty_3034{left:69px;bottom:981px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_3034{left:160px;bottom:981px;letter-spacing:-0.12px;}
#t10_3034{left:324px;bottom:981px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t11_3034{left:803px;bottom:981px;letter-spacing:-0.18px;}
#t12_3034{left:69px;bottom:965px;letter-spacing:-0.12px;}
#t13_3034{left:160px;bottom:965px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t14_3034{left:594px;bottom:965px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t15_3034{left:803px;bottom:965px;letter-spacing:-0.12px;}
#t16_3034{left:69px;bottom:950px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_3034{left:160px;bottom:950px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_3034{left:534px;bottom:950px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t19_3034{left:803px;bottom:950px;letter-spacing:-0.18px;}
#t1a_3034{left:69px;bottom:935px;letter-spacing:-0.12px;}
#t1b_3034{left:160px;bottom:935px;letter-spacing:-0.12px;}
#t1c_3034{left:654px;bottom:935px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1d_3034{left:803px;bottom:935px;letter-spacing:-0.17px;}
#t1e_3034{left:69px;bottom:920px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_3034{left:160px;bottom:920px;letter-spacing:-0.11px;}
#t1g_3034{left:506px;bottom:920px;letter-spacing:-0.12px;}
#t1h_3034{left:600px;bottom:920px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1i_3034{left:803px;bottom:920px;letter-spacing:-0.18px;}
#t1j_3034{left:69px;bottom:904px;letter-spacing:-0.12px;}
#t1k_3034{left:161px;bottom:904px;letter-spacing:-0.11px;}
#t1l_3034{left:519px;bottom:904px;letter-spacing:-0.13px;}
#t1m_3034{left:642px;bottom:904px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1n_3034{left:803px;bottom:904px;letter-spacing:-0.18px;}
#t1o_3034{left:69px;bottom:889px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_3034{left:160px;bottom:889px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1q_3034{left:450px;bottom:889px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1r_3034{left:803px;bottom:889px;letter-spacing:-0.18px;}
#t1s_3034{left:69px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1t_3034{left:160px;bottom:874px;letter-spacing:-0.12px;}
#t1u_3034{left:486px;bottom:874px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1v_3034{left:803px;bottom:874px;letter-spacing:-0.18px;}
#t1w_3034{left:69px;bottom:859px;letter-spacing:-0.12px;}
#t1x_3034{left:160px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1y_3034{left:438px;bottom:859px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t1z_3034{left:803px;bottom:859px;letter-spacing:-0.18px;}
#t20_3034{left:69px;bottom:843px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t21_3034{left:160px;bottom:843px;letter-spacing:-0.12px;}
#t22_3034{left:450px;bottom:843px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t23_3034{left:803px;bottom:843px;letter-spacing:-0.18px;}
#t24_3034{left:69px;bottom:828px;letter-spacing:-0.12px;}
#t25_3034{left:160px;bottom:828px;letter-spacing:-0.13px;}
#t26_3034{left:552px;bottom:828px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t27_3034{left:803px;bottom:828px;letter-spacing:-0.17px;}
#t28_3034{left:69px;bottom:813px;letter-spacing:-0.12px;}
#t29_3034{left:160px;bottom:813px;letter-spacing:-0.12px;}
#t2a_3034{left:618px;bottom:813px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2b_3034{left:803px;bottom:813px;letter-spacing:-0.12px;}
#t2c_3034{left:69px;bottom:797px;letter-spacing:-0.12px;}
#t2d_3034{left:160px;bottom:797px;letter-spacing:-0.12px;}
#t2e_3034{left:720px;bottom:797px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2f_3034{left:803px;bottom:797px;letter-spacing:-0.15px;}
#t2g_3034{left:69px;bottom:782px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2h_3034{left:160px;bottom:782px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2i_3034{left:300px;bottom:782px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2j_3034{left:803px;bottom:782px;letter-spacing:-0.18px;}
#t2k_3034{left:69px;bottom:767px;letter-spacing:-0.12px;}
#t2l_3034{left:160px;bottom:767px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t2m_3034{left:414px;bottom:767px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2n_3034{left:803px;bottom:767px;letter-spacing:-0.18px;}
#t2o_3034{left:69px;bottom:752px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2p_3034{left:160px;bottom:752px;letter-spacing:-0.12px;}
#t2q_3034{left:438px;bottom:752px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2r_3034{left:803px;bottom:752px;letter-spacing:-0.18px;}
#t2s_3034{left:69px;bottom:736px;letter-spacing:-0.12px;}
#t2t_3034{left:160px;bottom:736px;letter-spacing:-0.11px;}
#t2u_3034{left:714px;bottom:736px;letter-spacing:-0.07px;}
#t2v_3034{left:803px;bottom:736px;letter-spacing:-0.13px;}
#t2w_3034{left:69px;bottom:721px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2x_3034{left:160px;bottom:721px;letter-spacing:-0.12px;}
#t2y_3034{left:378px;bottom:721px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t2z_3034{left:803px;bottom:721px;letter-spacing:-0.18px;}
#t30_3034{left:69px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t31_3034{left:160px;bottom:706px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t32_3034{left:426px;bottom:706px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t33_3034{left:803px;bottom:706px;letter-spacing:-0.18px;}
#t34_3034{left:69px;bottom:690px;letter-spacing:-0.12px;}
#t35_3034{left:160px;bottom:690px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t36_3034{left:396px;bottom:690px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t37_3034{left:803px;bottom:690px;letter-spacing:-0.18px;}
#t38_3034{left:69px;bottom:675px;letter-spacing:-0.12px;}
#t39_3034{left:160px;bottom:675px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3a_3034{left:402px;bottom:675px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3b_3034{left:803px;bottom:675px;letter-spacing:-0.18px;}
#t3c_3034{left:69px;bottom:660px;letter-spacing:-0.12px;}
#t3d_3034{left:160px;bottom:660px;letter-spacing:-0.12px;}
#t3e_3034{left:546px;bottom:660px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3f_3034{left:803px;bottom:660px;letter-spacing:-0.17px;}
#t3g_3034{left:69px;bottom:645px;letter-spacing:-0.12px;}
#t3h_3034{left:160px;bottom:645px;letter-spacing:-0.12px;}
#t3i_3034{left:474px;bottom:645px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3j_3034{left:803px;bottom:645px;letter-spacing:-0.18px;}
#t3k_3034{left:69px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3l_3034{left:160px;bottom:629px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3m_3034{left:348px;bottom:629px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3n_3034{left:803px;bottom:629px;letter-spacing:-0.18px;}
#t3o_3034{left:69px;bottom:614px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3p_3034{left:160px;bottom:614px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3q_3034{left:414px;bottom:614px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3r_3034{left:803px;bottom:614px;letter-spacing:-0.18px;}
#t3s_3034{left:69px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3t_3034{left:160px;bottom:599px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3u_3034{left:306px;bottom:599px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t3v_3034{left:803px;bottom:599px;letter-spacing:-0.18px;}
#t3w_3034{left:69px;bottom:584px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3x_3034{left:160px;bottom:584px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3y_3034{left:336px;bottom:584px;letter-spacing:-0.05px;}
#t3z_3034{left:803px;bottom:584px;letter-spacing:-0.18px;}
#t40_3034{left:69px;bottom:568px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t41_3034{left:160px;bottom:568px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t42_3034{left:336px;bottom:568px;letter-spacing:-0.05px;}
#t43_3034{left:803px;bottom:568px;letter-spacing:-0.18px;}
#t44_3034{left:69px;bottom:553px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t45_3034{left:160px;bottom:553px;letter-spacing:-0.12px;}
#t46_3034{left:414px;bottom:553px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t47_3034{left:803px;bottom:553px;letter-spacing:-0.18px;}
#t48_3034{left:69px;bottom:538px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t49_3034{left:160px;bottom:538px;letter-spacing:-0.12px;}
#t4a_3034{left:522px;bottom:538px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4b_3034{left:803px;bottom:538px;letter-spacing:-0.18px;}
#t4c_3034{left:69px;bottom:522px;letter-spacing:-0.12px;}
#t4d_3034{left:160px;bottom:522px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4e_3034{left:432px;bottom:522px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4f_3034{left:803px;bottom:522px;letter-spacing:-0.18px;}
#t4g_3034{left:69px;bottom:507px;letter-spacing:-0.11px;}
#t4h_3034{left:161px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4i_3034{left:378px;bottom:507px;letter-spacing:-0.06px;}
#t4j_3034{left:811px;bottom:507px;letter-spacing:-0.17px;}
#t4k_3034{left:69px;bottom:492px;letter-spacing:-0.11px;}
#t4l_3034{left:161px;bottom:492px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4m_3034{left:390px;bottom:492px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4n_3034{left:811px;bottom:492px;letter-spacing:-0.17px;}
#t4o_3034{left:69px;bottom:477px;letter-spacing:-0.11px;}
#t4p_3034{left:161px;bottom:477px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4q_3034{left:408px;bottom:477px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4r_3034{left:811px;bottom:477px;letter-spacing:-0.17px;}
#t4s_3034{left:69px;bottom:461px;letter-spacing:-0.11px;}
#t4t_3034{left:161px;bottom:461px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4u_3034{left:426px;bottom:461px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4v_3034{left:803px;bottom:461px;letter-spacing:-0.18px;}
#t4w_3034{left:69px;bottom:446px;letter-spacing:-0.11px;}
#t4x_3034{left:161px;bottom:446px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4y_3034{left:438px;bottom:446px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t4z_3034{left:803px;bottom:446px;letter-spacing:-0.18px;}
#t50_3034{left:69px;bottom:431px;letter-spacing:-0.11px;}
#t51_3034{left:161px;bottom:431px;letter-spacing:-0.12px;}
#t52_3034{left:726px;bottom:431px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t53_3034{left:803px;bottom:431px;letter-spacing:-0.14px;}
#t54_3034{left:69px;bottom:415px;letter-spacing:-0.11px;}
#t55_3034{left:161px;bottom:415px;letter-spacing:-0.12px;}
#t56_3034{left:678px;bottom:415px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t57_3034{left:803px;bottom:415px;letter-spacing:-0.16px;}
#t58_3034{left:69px;bottom:400px;letter-spacing:-0.11px;}
#t59_3034{left:161px;bottom:400px;letter-spacing:-0.12px;}
#t5a_3034{left:474px;bottom:400px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5b_3034{left:803px;bottom:400px;letter-spacing:-0.18px;}
#t5c_3034{left:69px;bottom:385px;letter-spacing:-0.11px;}
#t5d_3034{left:161px;bottom:385px;letter-spacing:-0.12px;}
#t5e_3034{left:546px;bottom:385px;letter-spacing:-0.06px;}
#t5f_3034{left:803px;bottom:385px;letter-spacing:-0.17px;}
#t5g_3034{left:69px;bottom:370px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5h_3034{left:160px;bottom:370px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5i_3034{left:582px;bottom:370px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5j_3034{left:803px;bottom:370px;letter-spacing:-0.12px;}
#t5k_3034{left:69px;bottom:354px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5l_3034{left:160px;bottom:354px;letter-spacing:-0.13px;}
#t5m_3034{left:630px;bottom:354px;letter-spacing:-0.05px;}
#t5n_3034{left:803px;bottom:354px;letter-spacing:-0.13px;}
#t5o_3034{left:69px;bottom:339px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5p_3034{left:160px;bottom:339px;letter-spacing:-0.13px;}
#t5q_3034{left:612px;bottom:339px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5r_3034{left:803px;bottom:339px;letter-spacing:-0.17px;}
#t5s_3034{left:69px;bottom:324px;letter-spacing:-0.12px;}
#t5t_3034{left:160px;bottom:324px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t5u_3034{left:570px;bottom:324px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5v_3034{left:803px;bottom:324px;letter-spacing:-0.17px;}
#t5w_3034{left:69px;bottom:309px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5x_3034{left:160px;bottom:309px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t5y_3034{left:366px;bottom:309px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t5z_3034{left:803px;bottom:309px;letter-spacing:-0.18px;}
#t60_3034{left:69px;bottom:293px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t61_3034{left:160px;bottom:293px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t62_3034{left:372px;bottom:293px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t63_3034{left:803px;bottom:293px;letter-spacing:-0.18px;}
#t64_3034{left:69px;bottom:278px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t65_3034{left:160px;bottom:278px;letter-spacing:-0.13px;}
#t66_3034{left:354px;bottom:278px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t67_3034{left:803px;bottom:278px;letter-spacing:-0.18px;}
#t68_3034{left:69px;bottom:263px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t69_3034{left:160px;bottom:263px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6a_3034{left:366px;bottom:263px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6b_3034{left:803px;bottom:263px;letter-spacing:-0.18px;}
#t6c_3034{left:69px;bottom:247px;letter-spacing:-0.12px;}
#t6d_3034{left:160px;bottom:247px;letter-spacing:-0.13px;word-spacing:-0.02px;}
#t6e_3034{left:744px;bottom:247px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6f_3034{left:803px;bottom:247px;letter-spacing:-0.18px;}
#t6g_3034{left:69px;bottom:232px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6h_3034{left:160px;bottom:232px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6i_3034{left:462px;bottom:232px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6j_3034{left:803px;bottom:232px;letter-spacing:-0.18px;}
#t6k_3034{left:69px;bottom:217px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6l_3034{left:160px;bottom:217px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6m_3034{left:480px;bottom:217px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6n_3034{left:803px;bottom:217px;letter-spacing:-0.18px;}
#t6o_3034{left:69px;bottom:202px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6p_3034{left:160px;bottom:202px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t6q_3034{left:492px;bottom:202px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6r_3034{left:803px;bottom:202px;letter-spacing:-0.18px;}
#t6s_3034{left:69px;bottom:186px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6t_3034{left:160px;bottom:186px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6u_3034{left:432px;bottom:186px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6v_3034{left:803px;bottom:186px;letter-spacing:-0.18px;}
#t6w_3034{left:69px;bottom:171px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t6x_3034{left:160px;bottom:171px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t6y_3034{left:444px;bottom:171px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t6z_3034{left:803px;bottom:171px;letter-spacing:-0.18px;}
#t70_3034{left:69px;bottom:156px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t71_3034{left:160px;bottom:156px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t72_3034{left:480px;bottom:156px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t73_3034{left:803px;bottom:156px;letter-spacing:-0.18px;}
#t74_3034{left:69px;bottom:140px;letter-spacing:-0.12px;}
#t75_3034{left:160px;bottom:140px;letter-spacing:-0.11px;}
#t76_3034{left:570px;bottom:140px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t77_3034{left:803px;bottom:140px;letter-spacing:-0.18px;}
#t78_3034{left:69px;bottom:125px;letter-spacing:-0.12px;}
#t79_3034{left:160px;bottom:125px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7a_3034{left:546px;bottom:125px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t7b_3034{left:803px;bottom:125px;letter-spacing:-0.17px;}
#t7c_3034{left:69px;bottom:110px;letter-spacing:-0.12px;}
#t7d_3034{left:160px;bottom:110px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7e_3034{left:564px;bottom:110px;letter-spacing:-0.05px;word-spacing:-0.01px;}
#t7f_3034{left:803px;bottom:110px;letter-spacing:-0.17px;}

.s1_3034{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;-webkit-text-stroke:0.3px #0860A8;text-stroke:0.3px #0860A8;}
.s2_3034{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s3_3034{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3034{font-size:12px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3034" type="text/css" >

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3034Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3034" style="-webkit-user-select: none;"><object width="935" height="1210" data="3034/3034.svg" type="image/svg+xml" id="pdf3034" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3034" class="t s1_3034">CONTENTS </span>
<span id="t2_3034" class="t s2_3034">xl </span><span id="t3_3034" class="t s3_3034">Vol. 3A </span>
<span id="t4_3034" class="t s4_3034">PAGE </span>
<span id="t5_3034" class="t s2_3034">Figure 18-3. </span><span id="t6_3034" class="t s2_3034">IA32_DEBUGCTL MSR for Processors Based on Intel® Core™ </span><span id="t7_3034" class="t s2_3034">Microarchitecture </span><span id="t8_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t9_3034" class="t s2_3034">18-13 </span>
<span id="ta_3034" class="t s2_3034">Figure 18-4. </span><span id="tb_3034" class="t s2_3034">64-bit Address Layout of LBR MSR </span><span id="tc_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="td_3034" class="t s2_3034">18-18 </span>
<span id="te_3034" class="t s2_3034">Figure 18-5. </span><span id="tf_3034" class="t s2_3034">DS Save Area Example </span><span id="tg_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="th_3034" class="t s2_3034">18-21 </span>
<span id="ti_3034" class="t s2_3034">Figure 18-6. </span><span id="tj_3034" class="t s2_3034">32-bit Branch Trace Record Format</span><span id="tk_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tl_3034" class="t s2_3034">18-22 </span>
<span id="tm_3034" class="t s2_3034">Figure 18-7. </span><span id="tn_3034" class="t s2_3034">PEBS Record Format </span><span id="to_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tp_3034" class="t s2_3034">18-22 </span>
<span id="tq_3034" class="t s2_3034">Figure 18-8. </span><span id="tr_3034" class="t s2_3034">IA-32e Mode DS Save Area Example </span><span id="ts_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tt_3034" class="t s2_3034">18-23 </span>
<span id="tu_3034" class="t s2_3034">Figure 18-9. </span><span id="tv_3034" class="t s2_3034">64-bit Branch Trace Record Format</span><span id="tw_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="tx_3034" class="t s2_3034">18-23 </span>
<span id="ty_3034" class="t s2_3034">Figure 18-10. </span><span id="tz_3034" class="t s2_3034">64-bit PEBS Record Format </span><span id="t10_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t11_3034" class="t s2_3034">18-24 </span>
<span id="t12_3034" class="t s2_3034">Figure 18-11. </span><span id="t13_3034" class="t s2_3034">IA32_DEBUGCTL MSR for Processors Based on Nehalem Microarchitecture </span><span id="t14_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t15_3034" class="t s2_3034">18-30 </span>
<span id="t16_3034" class="t s2_3034">Figure 18-12. </span><span id="t17_3034" class="t s2_3034">MSR_DEBUGCTLA MSR for Pentium 4 and Intel Xeon Processors </span><span id="t18_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t19_3034" class="t s2_3034">18-36 </span>
<span id="t1a_3034" class="t s2_3034">Figure 18-13. </span><span id="t1b_3034" class="t s2_3034">LBR MSR Branch Record Layout for the Pentium 4 and Intel® Xeon® Processor Family </span><span id="t1c_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1d_3034" class="t s2_3034">18-37 </span>
<span id="t1e_3034" class="t s2_3034">Figure 18-14. </span><span id="t1f_3034" class="t s2_3034">IA32_DEBUGCTL MSR for Intel® Core™ Solo and Intel® Core™ </span><span id="t1g_3034" class="t s2_3034">Duo Processors </span><span id="t1h_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1i_3034" class="t s2_3034">18-38 </span>
<span id="t1j_3034" class="t s2_3034">Figure 18-15. </span><span id="t1k_3034" class="t s2_3034">LBR Branch Record Layout for the Intel® Core™ Solo and Intel® </span><span id="t1l_3034" class="t s2_3034">Core™ Duo Processor </span><span id="t1m_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1n_3034" class="t s2_3034">18-39 </span>
<span id="t1o_3034" class="t s2_3034">Figure 18-16. </span><span id="t1p_3034" class="t s2_3034">MSR_DEBUGCTLB MSR for Pentium M Processors </span><span id="t1q_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1r_3034" class="t s2_3034">18-40 </span>
<span id="t1s_3034" class="t s2_3034">Figure 18-17. </span><span id="t1t_3034" class="t s2_3034">LBR Branch Record Layout for the Pentium M Processor </span><span id="t1u_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1v_3034" class="t s2_3034">18-40 </span>
<span id="t1w_3034" class="t s2_3034">Figure 18-18. </span><span id="t1x_3034" class="t s2_3034">DEBUGCTLMSR Register (P6 Family Processors) </span><span id="t1y_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t1z_3034" class="t s2_3034">18-41 </span>
<span id="t20_3034" class="t s2_3034">Figure 18-19. </span><span id="t21_3034" class="t s2_3034">Platform Shared Resource Monitoring Usage Flow</span><span id="t22_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t23_3034" class="t s2_3034">18-46 </span>
<span id="t24_3034" class="t s2_3034">Figure 18-20. </span><span id="t25_3034" class="t s2_3034">CPUID.(EAX=0FH, ECX=0H) Monitoring Resource Type Enumeration </span><span id="t26_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t27_3034" class="t s2_3034">18-47 </span>
<span id="t28_3034" class="t s2_3034">Figure 18-21. </span><span id="t29_3034" class="t s2_3034">L3 Cache Monitoring Capability Enumeration Data (CPUID.(EAX=0FH, ECX=1H) )</span><span id="t2a_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2b_3034" class="t s2_3034">18-47 </span>
<span id="t2c_3034" class="t s2_3034">Figure 18-22. </span><span id="t2d_3034" class="t s2_3034">L3 Cache Monitoring Capability Enumeration Event Type Bit Vector (CPUID.(EAX=0FH, ECX=1H) ) </span><span id="t2e_3034" class="t s2_3034">. . . . . . . . . . . . . . </span><span id="t2f_3034" class="t s2_3034">18-48 </span>
<span id="t2g_3034" class="t s2_3034">Figure 18-23. </span><span id="t2h_3034" class="t s2_3034">IA32_PQR_ASSOC MSR </span><span id="t2i_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2j_3034" class="t s2_3034">18-49 </span>
<span id="t2k_3034" class="t s2_3034">Figure 18-24. </span><span id="t2l_3034" class="t s2_3034">IA32_QM_EVTSEL and IA32_QM_CTR MSRs</span><span id="t2m_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2n_3034" class="t s2_3034">18-50 </span>
<span id="t2o_3034" class="t s2_3034">Figure 18-25. </span><span id="t2p_3034" class="t s2_3034">Software Usage of Cache Monitoring Resources </span><span id="t2q_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2r_3034" class="t s2_3034">18-50 </span>
<span id="t2s_3034" class="t s2_3034">Figure 18-26. </span><span id="t2t_3034" class="t s2_3034">Cache Allocation Technology Enables Allocation of More Resources to High Priority Applications </span><span id="t2u_3034" class="t s2_3034">. . . . . . . . . . . . . . . </span><span id="t2v_3034" class="t s2_3034">18-52 </span>
<span id="t2w_3034" class="t s2_3034">Figure 18-27. </span><span id="t2x_3034" class="t s2_3034">Examples of Cache Capacity Bitmasks</span><span id="t2y_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t2z_3034" class="t s2_3034">18-53 </span>
<span id="t30_3034" class="t s2_3034">Figure 18-28. </span><span id="t31_3034" class="t s2_3034">Class of Service and Cache Capacity Bitmasks </span><span id="t32_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t33_3034" class="t s2_3034">18-54 </span>
<span id="t34_3034" class="t s2_3034">Figure 18-29. </span><span id="t35_3034" class="t s2_3034">Code and Data Capacity Bitmasks of CDP</span><span id="t36_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t37_3034" class="t s2_3034">18-56 </span>
<span id="t38_3034" class="t s2_3034">Figure 18-30. </span><span id="t39_3034" class="t s2_3034">Cache Allocation Technology Usage Flow </span><span id="t3a_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3b_3034" class="t s2_3034">18-57 </span>
<span id="t3c_3034" class="t s2_3034">Figure 18-31. </span><span id="t3d_3034" class="t s2_3034">CPUID.(EAX=10H, ECX=0H) Available Resource Type Identification </span><span id="t3e_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3f_3034" class="t s2_3034">18-58 </span>
<span id="t3g_3034" class="t s2_3034">Figure 18-32. </span><span id="t3h_3034" class="t s2_3034">L3 Cache Allocation Technology and CDP Enumeration</span><span id="t3i_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3j_3034" class="t s2_3034">18-58 </span>
<span id="t3k_3034" class="t s2_3034">Figure 18-33. </span><span id="t3l_3034" class="t s2_3034">L2 Cache Allocation Technology </span><span id="t3m_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3n_3034" class="t s2_3034">18-59 </span>
<span id="t3o_3034" class="t s2_3034">Figure 18-34. </span><span id="t3p_3034" class="t s2_3034">IA32_PQR_ASSOC, IA32_L3_MASK_n MSRs </span><span id="t3q_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3r_3034" class="t s2_3034">18-60 </span>
<span id="t3s_3034" class="t s2_3034">Figure 18-35. </span><span id="t3t_3034" class="t s2_3034">IA32_L2_MASK_n MSRs </span><span id="t3u_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3v_3034" class="t s2_3034">18-60 </span>
<span id="t3w_3034" class="t s2_3034">Figure 18-36. </span><span id="t3x_3034" class="t s2_3034">Layout of IA32_L3_QOS_CFG </span><span id="t3y_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t3z_3034" class="t s2_3034">18-61 </span>
<span id="t40_3034" class="t s2_3034">Figure 18-37. </span><span id="t41_3034" class="t s2_3034">Layout of IA32_L2_QOS_CFG </span><span id="t42_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t43_3034" class="t s2_3034">18-62 </span>
<span id="t44_3034" class="t s2_3034">Figure 18-38. </span><span id="t45_3034" class="t s2_3034">A High-Level Overview of the MBA Feature </span><span id="t46_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t47_3034" class="t s2_3034">18-65 </span>
<span id="t48_3034" class="t s2_3034">Figure 18-39. </span><span id="t49_3034" class="t s2_3034">CPUID.(EAX=10H, ECX=3H) MBA Feature Details Identification </span><span id="t4a_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4b_3034" class="t s2_3034">18-67 </span>
<span id="t4c_3034" class="t s2_3034">Figure 18-40. </span><span id="t4d_3034" class="t s2_3034">IA32_L2_QoS_Ext_BW_Thrtl_n MSR Definition</span><span id="t4e_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4f_3034" class="t s2_3034">18-68 </span>
<span id="t4g_3034" class="t s2_3034">Figure 20-1. </span><span id="t4h_3034" class="t s2_3034">Layout of IA32_PERFEVTSELx MSRs </span><span id="t4i_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4j_3034" class="t s2_3034">20-4 </span>
<span id="t4k_3034" class="t s2_3034">Figure 20-2. </span><span id="t4l_3034" class="t s2_3034">Layout of IA32_FIXED_CTR_CTRL MSR </span><span id="t4m_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4n_3034" class="t s2_3034">20-8 </span>
<span id="t4o_3034" class="t s2_3034">Figure 20-3. </span><span id="t4p_3034" class="t s2_3034">Layout of IA32_PERF_GLOBAL_CTRL MSR </span><span id="t4q_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4r_3034" class="t s2_3034">20-8 </span>
<span id="t4s_3034" class="t s2_3034">Figure 20-4. </span><span id="t4t_3034" class="t s2_3034">Layout of IA32_PERF_GLOBAL_STATUS MSR </span><span id="t4u_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4v_3034" class="t s2_3034">20-10 </span>
<span id="t4w_3034" class="t s2_3034">Figure 20-5. </span><span id="t4x_3034" class="t s2_3034">Layout of IA32_PERF_GLOBAL_OVF_CTRL MSR</span><span id="t4y_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t4z_3034" class="t s2_3034">20-10 </span>
<span id="t50_3034" class="t s2_3034">Figure 20-6. </span><span id="t51_3034" class="t s2_3034">Layout of IA32_PERFEVTSELx MSRs Supporting Architectural Performance Monitoring Version 3 </span><span id="t52_3034" class="t s2_3034">. . . . . . . . . . . . . </span><span id="t53_3034" class="t s2_3034">20-11 </span>
<span id="t54_3034" class="t s2_3034">Figure 20-7. </span><span id="t55_3034" class="t s2_3034">IA32_FIXED_CTR_CTRL MSR Supporting Architectural Performance Monitoring Version 3 </span><span id="t56_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . </span><span id="t57_3034" class="t s2_3034">20-11 </span>
<span id="t58_3034" class="t s2_3034">Figure 20-8. </span><span id="t59_3034" class="t s2_3034">Layout of Global Performance Monitoring Control MSR</span><span id="t5a_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5b_3034" class="t s2_3034">20-12 </span>
<span id="t5c_3034" class="t s2_3034">Figure 20-9. </span><span id="t5d_3034" class="t s2_3034">Global Performance Monitoring Overflow Status and Control MSRs </span><span id="t5e_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5f_3034" class="t s2_3034">20-12 </span>
<span id="t5g_3034" class="t s2_3034">Figure 20-10. </span><span id="t5h_3034" class="t s2_3034">IA32_PERF_GLOBAL_STATUS MSR and Architectural Perfmon Version 4 </span><span id="t5i_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5j_3034" class="t s2_3034">20-14 </span>
<span id="t5k_3034" class="t s2_3034">Figure 20-11. </span><span id="t5l_3034" class="t s2_3034">IA32_PERF_GLOBAL_STATUS_RESET MSR and Architectural Perfmon Version 4 </span><span id="t5m_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5n_3034" class="t s2_3034">20-15 </span>
<span id="t5o_3034" class="t s2_3034">Figure 20-12. </span><span id="t5p_3034" class="t s2_3034">IA32_PERF_GLOBAL_STATUS_SET MSR and Architectural Perfmon Version 4 </span><span id="t5q_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5r_3034" class="t s2_3034">20-15 </span>
<span id="t5s_3034" class="t s2_3034">Figure 20-13. </span><span id="t5t_3034" class="t s2_3034">IA32_PERF_GLOBAL_INUSE MSR and Architectural Perfmon Version 4 </span><span id="t5u_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5v_3034" class="t s2_3034">20-16 </span>
<span id="t5w_3034" class="t s2_3034">Figure 20-14. </span><span id="t5x_3034" class="t s2_3034">IA32_PERF_GLOBAL_STATUS MSR </span><span id="t5y_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t5z_3034" class="t s2_3034">20-18 </span>
<span id="t60_3034" class="t s2_3034">Figure 20-15. </span><span id="t61_3034" class="t s2_3034">Layout of IA32_PEBS_ENABLE MSR </span><span id="t62_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t63_3034" class="t s2_3034">20-19 </span>
<span id="t64_3034" class="t s2_3034">Figure 20-16. </span><span id="t65_3034" class="t s2_3034">PEBS Programming Environment </span><span id="t66_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t67_3034" class="t s2_3034">20-21 </span>
<span id="t68_3034" class="t s2_3034">Figure 20-17. </span><span id="t69_3034" class="t s2_3034">Layout of MSR_PEBS_LD_LAT MSR </span><span id="t6a_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6b_3034" class="t s2_3034">20-24 </span>
<span id="t6c_3034" class="t s2_3034">Figure 20-18. </span><span id="t6d_3034" class="t s2_3034">Layout of MSR_OFFCORE_RSP_0 and MSR_OFFCORE_RSP_1 to Configure Off-core Response Events</span><span id="t6e_3034" class="t s2_3034">. . . . . . . . . . </span><span id="t6f_3034" class="t s2_3034">20-25 </span>
<span id="t6g_3034" class="t s2_3034">Figure 20-19. </span><span id="t6h_3034" class="t s2_3034">Layout of MSR_UNCORE_PERF_GLOBAL_CTRL MSR </span><span id="t6i_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6j_3034" class="t s2_3034">20-27 </span>
<span id="t6k_3034" class="t s2_3034">Figure 20-20. </span><span id="t6l_3034" class="t s2_3034">Layout of MSR_UNCORE_PERF_GLOBAL_STATUS MSR </span><span id="t6m_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6n_3034" class="t s2_3034">20-28 </span>
<span id="t6o_3034" class="t s2_3034">Figure 20-21. </span><span id="t6p_3034" class="t s2_3034">Layout of MSR_UNCORE_PERF_GLOBAL_OVF_CTRL MSR </span><span id="t6q_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6r_3034" class="t s2_3034">20-28 </span>
<span id="t6s_3034" class="t s2_3034">Figure 20-22. </span><span id="t6t_3034" class="t s2_3034">Layout of MSR_UNCORE_PERFEVTSELx MSRs </span><span id="t6u_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6v_3034" class="t s2_3034">20-29 </span>
<span id="t6w_3034" class="t s2_3034">Figure 20-23. </span><span id="t6x_3034" class="t s2_3034">Layout of MSR_UNCORE_FIXED_CTR_CTRL MSR </span><span id="t6y_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t6z_3034" class="t s2_3034">20-29 </span>
<span id="t70_3034" class="t s2_3034">Figure 20-24. </span><span id="t71_3034" class="t s2_3034">Layout of MSR_UNCORE_ADDR_OPCODE_MATCH MSR </span><span id="t72_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t73_3034" class="t s2_3034">20-30 </span>
<span id="t74_3034" class="t s2_3034">Figure 20-25. </span><span id="t75_3034" class="t s2_3034">Distributed Units of the Uncore of Intel® Xeon® Processor 7500 Series </span><span id="t76_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t77_3034" class="t s2_3034">20-31 </span>
<span id="t78_3034" class="t s2_3034">Figure 20-26. </span><span id="t79_3034" class="t s2_3034">IA32_PERF_GLOBAL_CTRL MSR in Sandy Bridge Microarchitecture </span><span id="t7a_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t7b_3034" class="t s2_3034">20-34 </span>
<span id="t7c_3034" class="t s2_3034">Figure 20-27. </span><span id="t7d_3034" class="t s2_3034">IA32_PERF_GLOBAL_STATUS MSR in Sandy Bridge Microarchitecture </span><span id="t7e_3034" class="t s2_3034">. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . </span><span id="t7f_3034" class="t s2_3034">20-35 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
