image28x28.v,verilog,xil_defaultlib,../../../../FPGA_CNN_IP.srcs/sources_1/ip/image28x28/sim/image28x28.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
