Warning (10268): Verilog HDL information at clock_module.v(18): always construct contains both blocking and non-blocking assignments
