INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/ip_repo/spi_to_ip_1_0/hdl/spi_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_fifo_generator_0_0/sim/testbench_spi_fifo_fifo_generator_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_fifo_generator_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_util_vector_logic_0_0/sim/testbench_spi_fifo_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/sim/testbench_spi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.ip_user_files/bd/testbench_spi_fifo/ip/testbench_spi_fifo_spi_master_0_0/sim/testbench_spi_fifo_spi_master_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_spi_master_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.gen/sources_1/bd/testbench_spi_fifo/hdl/testbench_spi_fifo_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi_fifo_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marce/OneDrive/Desktop/zync_proj/2024.2/zybo_z7_20/spi_to_axis_development/spi_to_axis_development.srcs/sim_spi_and_fifo/new/tb_spi_and_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_and_fifo
