<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<!-- saved from url=(0016)http://localhost -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="DC.Type" content="topic"/>
<meta name="DC.Title" content="Using Intel&reg; Hyper-Threading Technology"/>
<meta name="DC.subject" content="HT technology, configuration tip, Intel&reg; Hyper-Threading Technology, configuration tip"/>
<meta name="keywords" content="HT technology, configuration tip, Intel&reg; Hyper-Threading Technology, configuration tip"/>
<meta name="DC.Relation" scheme="URI" content="GUID-A09C5398-D263-42F8-95E2-772C3C1FE79C.html"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-EDE939CA-78FC-4EDD-9E4F-D6A22617AF96"/>
<meta name="DC.Language" content="en-US"/>
<link rel="stylesheet" type="text/css" href="intel_css_styles.css"/>
<title>Using Intel&reg; Hyper-Threading Technology</title>

</head>
<body id="GUID-EDE939CA-78FC-4EDD-9E4F-D6A22617AF96">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em> Math Kernel Library Developer Guide</em></p>


<h1 class="topictitle1">Using Intel&reg; Hyper-Threading Technology</h1>
<div id="GUID-EA857851-7702-43A2-8B01-CD247517A556"><p id="GUID-6C02DF26-DEA6-4F93-AD3C-A5FB3FBAA7E0">Intel&reg; Hyper-Threading Technology (Intel&reg; HT Technology) is especially effective when each thread performs different types of operations and when there are under-utilized resources on the processor. However, 
      Intel&reg; oneAPI Math Kernel Library fits neither of these criteria because the threaded portions of the library execute at high efficiencies using most of the available resources and perform identical operations on each thread. You may obtain higher performance by disabling Intel HT Technology.
    </p>
<p id="GUID-C9D12023-A62A-4E98-8731-BD7B4ABD321B">If you run with Intel HT Technology enabled, performance may be especially impacted if you run on fewer threads than physical cores. Moreover, if, for example, there are two threads to every physical core, the thread scheduler may assign two threads to some cores and ignore the other cores altogether. If you are using the OpenMP* library of the Intel Compiler, read the respective User Guide on how to best set the thread affinity interface to avoid this situation. For 
      Intel&reg; oneAPI Math Kernel Library, apply the following setting:
    </p>
<pre>export KMP_AFFINITY=granularity=fine,compact,1,0</pre><p> If you are using the Intel TBB threading technology, read the documentation on the 
      <span class="keyword">tbb::affinity_partitioner</span> class at 
      https://www.threadingbuildingblocks.org/documentation to find out how to affinitize Intel TBB threads. 
    </p>
<p id="P_CF_12857569597140">
<div class="tablenoborder"><table cellpadding="4" summary="" id="d25e46" frame="border" border="1" cellspacing="0" rules="all"><thead align="left"><tr><th class="cellrowborder" align="left" valign="top" width="100%" id="d32036e49"><p id="d25e52">Optimization Notice 
              </p>
</th>
</tr>
</thead>
<tbody><tr><td class="bgcolor(#f5f5f5)" bgcolor="#f5f5f5" valign="top" width="100%" headers="d32036e49 "><p>Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. 
              </p>
<p> Notice revision #20110804 
              </p>
</td>
</tr>
</tbody>
</table>
</div>
 This notice covers the following instruction sets: SSE2, SSE4.2, AVX2, AVX-512. 
    </p>
</div>

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a href="GUID-A09C5398-D263-42F8-95E2-772C3C1FE79C.html">Improving Performance with Threading</a></div>
</div>
<div/>
</body>
</html>
