===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 29.9862 seconds

  ----Wall Time----  ----Name----
    3.7075 ( 12.4%)  FIR Parser
   14.0551 ( 46.9%)  'firrtl.circuit' Pipeline
    1.3699 (  4.6%)    'firrtl.module' Pipeline
    1.2404 (  4.1%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1295 (  0.4%)      LowerCHIRRTL
    0.1046 (  0.3%)    InferWidths
    0.6840 (  2.3%)    InferResets
    0.0213 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.6839 (  2.3%)    LowerFIRRTLTypes
    5.9071 ( 19.7%)    'firrtl.module' Pipeline
    0.8567 (  2.9%)      ExpandWhens
    5.0504 ( 16.8%)      Canonicalizer
    0.3908 (  1.3%)    Inliner
    1.0839 (  3.6%)    IMConstProp
    0.0327 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    3.8308 ( 12.8%)    'firrtl.module' Pipeline
    3.8308 ( 12.8%)      Canonicalizer
    2.3004 (  7.7%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    6.8835 ( 23.0%)  'hw.module' Pipeline
    0.0835 (  0.3%)    HWCleanup
    1.0046 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.7172 ( 19.1%)    Canonicalizer
    0.0783 (  0.3%)    HWLegalizeModules
    0.3182 (  1.1%)  HWLegalizeNames
    0.8449 (  2.8%)  'hw.module' Pipeline
    0.8449 (  2.8%)    PrettifyVerilog
    1.8748 (  6.3%)  ExportVerilog emission
    0.0017 (  0.0%)  Rest
   29.9862 (100.0%)  Total

{
  totalTime: 30.012,
  maxMemory: 596238336
}
