
test-F303.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f604  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000027c0  0800f798  0800f798  00010798  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011f58  08011f58  00013248  2**0
                  CONTENTS
  4 .ARM          00000008  08011f58  08011f58  00012f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011f60  08011f60  00013248  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011f60  08011f60  00012f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011f64  08011f64  00012f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000248  20000000  08011f68  00013000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00013248  2**0
                  CONTENTS
 10 .bss          00009600  20000248  20000248  00013248  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20009848  20009848  00013248  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00013248  2**0
                  CONTENTS, READONLY
 13 .debug_info   00035fb9  00000000  00000000  00013278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006b94  00000000  00000000  00049231  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00012542  00000000  00000000  0004fdc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001d80  00000000  00000000  00062308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000020a3  00000000  00000000  00064088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00024edc  00000000  00000000  0006612b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003228d  00000000  00000000  0008b007  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d85eb  00000000  00000000  000bd294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0019587f  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00006d0c  00000000  00000000  001958c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000051  00000000  00000000  0019c5d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000248 	.word	0x20000248
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f77c 	.word	0x0800f77c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000024c 	.word	0x2000024c
 80001cc:	0800f77c 	.word	0x0800f77c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff23 	bl	8000afc <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	@ (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fc99 	bl	8000618 <__aeabi_dmul>
 8000ce6:	f7ff ff6f 	bl	8000bc8 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc1a 	bl	8000524 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	@ (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fc90 	bl	8000618 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fad2 	bl	80002a8 <__aeabi_dsub>
 8000d04:	f7ff ff60 	bl	8000bc8 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <sendRMCDataToFlash>:
	if(rmc.isValid == 1)
		rmc.date.epoch = convertToEpoch(rmc.date.Yr, rmc.date.Mon, rmc.date.Day, rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
}


void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 8000d14:	b510      	push	{r4, lr}
	HAL_UART_Transmit(&huart1, (uint8_t*) "SENDING RMC TO FLASH\n",  strlen("SENDING RMC\n") , HAL_MAX_DELAY);
 8000d16:	490c      	ldr	r1, [pc, #48]	@ (8000d48 <sendRMCDataToFlash+0x34>)
void sendRMCDataToFlash(RMCSTRUCT *rmcData) {
 8000d18:	4604      	mov	r4, r0
	HAL_UART_Transmit(&huart1, (uint8_t*) "SENDING RMC TO FLASH\n",  strlen("SENDING RMC\n") , HAL_MAX_DELAY);
 8000d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1e:	220c      	movs	r2, #12
 8000d20:	480a      	ldr	r0, [pc, #40]	@ (8000d4c <sendRMCDataToFlash+0x38>)
 8000d22:	f006 fe89 	bl	8007a38 <HAL_UART_Transmit>
	osStatus_t status = osMessageQueuePut(RMC_MailQFLASHId, rmcData, 0, 1000);
 8000d26:	480a      	ldr	r0, [pc, #40]	@ (8000d50 <sendRMCDataToFlash+0x3c>)
 8000d28:	4621      	mov	r1, r4
 8000d2a:	6800      	ldr	r0, [r0, #0]
 8000d2c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d30:	2200      	movs	r2, #0
 8000d32:	f007 f917 	bl	8007f64 <osMessageQueuePut>
	if (status != osOK) {
 8000d36:	4601      	mov	r1, r0
 8000d38:	b120      	cbz	r0, 8000d44 <sendRMCDataToFlash+0x30>
	   Debug_printf("\n\n-------------------------Failed to send message: %d ------------------------\n\n", status);
 8000d3a:	4806      	ldr	r0, [pc, #24]	@ (8000d54 <sendRMCDataToFlash+0x40>)
	}
	else{
		Debug_printf("\n\n-------------------------SEND message successfullly at GPS: %d ------------------------\n\n", status);

	}
}
 8000d3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		Debug_printf("\n\n-------------------------SEND message successfullly at GPS: %d ------------------------\n\n", status);
 8000d40:	f003 bf22 	b.w	8004b88 <Debug_printf>
 8000d44:	4804      	ldr	r0, [pc, #16]	@ (8000d58 <sendRMCDataToFlash+0x44>)
 8000d46:	e7f9      	b.n	8000d3c <sendRMCDataToFlash+0x28>
 8000d48:	0800f874 	.word	0x0800f874
 8000d4c:	200011d0 	.word	0x200011d0
 8000d50:	200016d8 	.word	0x200016d8
 8000d54:	0800f88a 	.word	0x0800f88a
 8000d58:	0800f8db 	.word	0x0800f8db

08000d5c <getRMC>:


void getRMC(){
 8000d5c:	b570      	push	{r4, r5, r6, lr}
	int idx = 0;
	getRMC_time++;
 8000d5e:	4c41      	ldr	r4, [pc, #260]	@ (8000e64 <getRMC+0x108>)
 8000d60:	6823      	ldr	r3, [r4, #0]
 8000d62:	3301      	adds	r3, #1
 8000d64:	6023      	str	r3, [r4, #0]
	int length = 0;
	for(size_t i = 0; i < GPS_STACK_SIZE; i++){
 8000d66:	4b40      	ldr	r3, [pc, #256]	@ (8000e68 <getRMC+0x10c>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	461e      	mov	r6, r3
		if (gpsSentence[i] == '$' && gpsSentence[i+1] == 'G' && gpsSentence[i+2] == 'N' && gpsSentence[i+3] == 'R' && gpsSentence[i+4] == 'M' && gpsSentence[i+5] == 'C'
 8000d6c:	f813 1b01 	ldrb.w	r1, [r3], #1
 8000d70:	2924      	cmp	r1, #36	@ 0x24
 8000d72:	4615      	mov	r5, r2
 8000d74:	f102 0201 	add.w	r2, r2, #1
 8000d78:	d16e      	bne.n	8000e58 <getRMC+0xfc>
 8000d7a:	7819      	ldrb	r1, [r3, #0]
 8000d7c:	2947      	cmp	r1, #71	@ 0x47
 8000d7e:	d16b      	bne.n	8000e58 <getRMC+0xfc>
 8000d80:	7859      	ldrb	r1, [r3, #1]
 8000d82:	294e      	cmp	r1, #78	@ 0x4e
 8000d84:	d168      	bne.n	8000e58 <getRMC+0xfc>
 8000d86:	7899      	ldrb	r1, [r3, #2]
 8000d88:	2952      	cmp	r1, #82	@ 0x52
 8000d8a:	d165      	bne.n	8000e58 <getRMC+0xfc>
 8000d8c:	78d9      	ldrb	r1, [r3, #3]
 8000d8e:	294d      	cmp	r1, #77	@ 0x4d
 8000d90:	d162      	bne.n	8000e58 <getRMC+0xfc>
 8000d92:	7919      	ldrb	r1, [r3, #4]
 8000d94:	2943      	cmp	r1, #67	@ 0x43
 8000d96:	d15f      	bne.n	8000e58 <getRMC+0xfc>
			&& (GPS_STACK_SIZE -i) > 200 ){
 8000d98:	f5c2 6100 	rsb	r1, r2, #2048	@ 0x800
 8000d9c:	3101      	adds	r1, #1
 8000d9e:	29c8      	cmp	r1, #200	@ 0xc8
 8000da0:	d95a      	bls.n	8000e58 <getRMC+0xfc>
			isRMCExist = 1;
 8000da2:	4b32      	ldr	r3, [pc, #200]	@ (8000e6c <getRMC+0x110>)
			HAL_UART_Transmit(&huart1, (uint8_t *)"Getting RMC\n", strlen("Getting RMC\n"), 1000);
 8000da4:	4932      	ldr	r1, [pc, #200]	@ (8000e70 <getRMC+0x114>)
 8000da6:	4833      	ldr	r0, [pc, #204]	@ (8000e74 <getRMC+0x118>)
			isRMCExist = 1;
 8000da8:	2201      	movs	r2, #1
 8000daa:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart1, (uint8_t *)"Getting RMC\n", strlen("Getting RMC\n"), 1000);
 8000dac:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000db0:	220c      	movs	r2, #12
 8000db2:	f006 fe41 	bl	8007a38 <HAL_UART_Transmit>
			while(gpsSentence[i+1] != 0x0A ){
 8000db6:	4a30      	ldr	r2, [pc, #192]	@ (8000e78 <getRMC+0x11c>)
 8000db8:	1973      	adds	r3, r6, r5
	int idx = 0;
 8000dba:	2000      	movs	r0, #0
			while(gpsSentence[i+1] != 0x0A ){
 8000dbc:	7859      	ldrb	r1, [r3, #1]
 8000dbe:	290a      	cmp	r1, #10
 8000dc0:	461d      	mov	r5, r3
 8000dc2:	d143      	bne.n	8000e4c <getRMC+0xf0>
			idx = 0;
			break;
		}
	 }
	for(size_t i = length; i < 128; i++){
		rmc_str[i] = 0;
 8000dc4:	4b2c      	ldr	r3, [pc, #176]	@ (8000e78 <getRMC+0x11c>)
	}
	if(isRMCExist == 1){
 8000dc6:	4e29      	ldr	r6, [pc, #164]	@ (8000e6c <getRMC+0x110>)
		rmc_str[i] = 0;
 8000dc8:	f1c0 0280 	rsb	r2, r0, #128	@ 0x80
 8000dcc:	2100      	movs	r1, #0
 8000dce:	4418      	add	r0, r3
 8000dd0:	f00a fddc 	bl	800b98c <memset>
	if(isRMCExist == 1){
 8000dd4:	6833      	ldr	r3, [r6, #0]
 8000dd6:	2b01      	cmp	r3, #1
 8000dd8:	d110      	bne.n	8000dfc <getRMC+0xa0>
//		parse_rmc(rmc_str);
//		display_rmc_data(&huart1);
//		set_time(rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
//		set_date(rmc.date.Yr, rmc.date.Mon, rmc.date.Day);
		get_RTC_time_date(&rmc);
 8000dda:	4d28      	ldr	r5, [pc, #160]	@ (8000e7c <getRMC+0x120>)
 8000ddc:	4628      	mov	r0, r5
 8000dde:	f002 f97b 	bl	80030d8 <get_RTC_time_date>

		if(rmc.isValid == 1){
 8000de2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8000de4:	2b01      	cmp	r3, #1
 8000de6:	d107      	bne.n	8000df8 <getRMC+0x9c>
			Debug_printf("\n\n------------ Sending RMC at GPS------------\n\n");
 8000de8:	4825      	ldr	r0, [pc, #148]	@ (8000e80 <getRMC+0x124>)
 8000dea:	f003 fecd 	bl	8004b88 <Debug_printf>
			sendRMCDataToFlash(&rmc);
 8000dee:	4628      	mov	r0, r5
 8000df0:	f7ff ff90 	bl	8000d14 <sendRMCDataToFlash>
			getRMC_time = 0;
 8000df4:	2300      	movs	r3, #0
 8000df6:	6023      	str	r3, [r4, #0]
		}
		isRMCExist = 0;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	6033      	str	r3, [r6, #0]
	}
	if(getRMC_time >= 500){
 8000dfc:	6823      	ldr	r3, [r4, #0]
 8000dfe:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e02:	db0f      	blt.n	8000e24 <getRMC+0xc8>
		GPS_DISABLE();
 8000e04:	2201      	movs	r2, #1
 8000e06:	2104      	movs	r1, #4
 8000e08:	481e      	ldr	r0, [pc, #120]	@ (8000e84 <getRMC+0x128>)
 8000e0a:	f004 febd 	bl	8005b88 <HAL_GPIO_WritePin>
		osDelay(500);
 8000e0e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000e12:	f007 f801 	bl	8007e18 <osDelay>
		GPS_ENABLE();
 8000e16:	481b      	ldr	r0, [pc, #108]	@ (8000e84 <getRMC+0x128>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	2104      	movs	r1, #4
 8000e1c:	f004 feb4 	bl	8005b88 <HAL_GPIO_WritePin>
		getRMC_time = 0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	6023      	str	r3, [r4, #0]
	}
	Debug_printf("Elapsed Time blabla: %d\n", getRMC_time);
 8000e24:	6821      	ldr	r1, [r4, #0]
 8000e26:	4818      	ldr	r0, [pc, #96]	@ (8000e88 <getRMC+0x12c>)
 8000e28:	f003 feae 	bl	8004b88 <Debug_printf>
	HAL_UART_Transmit(&huart1, rmc_str, 128,1000);
 8000e2c:	4912      	ldr	r1, [pc, #72]	@ (8000e78 <getRMC+0x11c>)
 8000e2e:	4811      	ldr	r0, [pc, #68]	@ (8000e74 <getRMC+0x118>)
 8000e30:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e34:	2280      	movs	r2, #128	@ 0x80
 8000e36:	f006 fdff 	bl	8007a38 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\n",1, 1000);
}
 8000e3a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Transmit(&huart1, (uint8_t*)"\n",1, 1000);
 8000e3e:	4913      	ldr	r1, [pc, #76]	@ (8000e8c <getRMC+0x130>)
 8000e40:	480c      	ldr	r0, [pc, #48]	@ (8000e74 <getRMC+0x118>)
 8000e42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e46:	2201      	movs	r2, #1
 8000e48:	f006 bdf6 	b.w	8007a38 <HAL_UART_Transmit>
				rmc_str[idx] = gpsSentence[i];
 8000e4c:	7829      	ldrb	r1, [r5, #0]
 8000e4e:	f802 1b01 	strb.w	r1, [r2], #1
				idx++;
 8000e52:	3301      	adds	r3, #1
 8000e54:	3001      	adds	r0, #1
				i++;
 8000e56:	e7b1      	b.n	8000dbc <getRMC+0x60>
	for(size_t i = 0; i < GPS_STACK_SIZE; i++){
 8000e58:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 8000e5c:	d186      	bne.n	8000d6c <getRMC+0x10>
	int length = 0;
 8000e5e:	2000      	movs	r0, #0
 8000e60:	e7b0      	b.n	8000dc4 <getRMC+0x68>
 8000e62:	bf00      	nop
 8000e64:	20000264 	.word	0x20000264
 8000e68:	200002c8 	.word	0x200002c8
 8000e6c:	20000268 	.word	0x20000268
 8000e70:	0800f937 	.word	0x0800f937
 8000e74:	200011d0 	.word	0x200011d0
 8000e78:	20000ad8 	.word	0x20000ad8
 8000e7c:	20000270 	.word	0x20000270
 8000e80:	0800f944 	.word	0x0800f944
 8000e84:	48000800 	.word	0x48000800
 8000e88:	0800f974 	.word	0x0800f974
 8000e8c:	08010a1a 	.word	0x08010a1a

08000e90 <StartGPS>:


void StartGPS(void const * argument)
{
 8000e90:	b508      	push	{r3, lr}
	Debug_printf("\n\n--------------------STARTING GPS ---------------------\n\n");
 8000e92:	4829      	ldr	r0, [pc, #164]	@ (8000f38 <StartGPS+0xa8>)
	{
//		osThreadId_t thread1 = osThreadGetId();
//		uint32_t freeStack1 = osThreadGetStackSpace(thread1);
//
//		Debug_printf("Thread GPS %p is running low on stack: %04d bytes remaining\n", thread1, freeStack1);
		Debug_printf("\n\n----------------------- Inside GPS ------------------------\n\n");
 8000e94:	4d29      	ldr	r5, [pc, #164]	@ (8000f3c <StartGPS+0xac>)
	Debug_printf("\n\n--------------------STARTING GPS ---------------------\n\n");
 8000e96:	f003 fe77 	bl	8004b88 <Debug_printf>
	rmc.tim.hour = 0;
 8000e9a:	4b29      	ldr	r3, [pc, #164]	@ (8000f40 <StartGPS+0xb0>)
	rmc.speed = 22.4;
 8000e9c:	4a29      	ldr	r2, [pc, #164]	@ (8000f44 <StartGPS+0xb4>)
 8000e9e:	629a      	str	r2, [r3, #40]	@ 0x28
	rmc.lcation.latitude = 20.998022;
 8000ea0:	a121      	add	r1, pc, #132	@ (adr r1, 8000f28 <StartGPS+0x98>)
 8000ea2:	e9d1 0100 	ldrd	r0, r1, [r1]
	rmc.course = 30.5;
 8000ea6:	4a28      	ldr	r2, [pc, #160]	@ (8000f48 <StartGPS+0xb8>)
 8000ea8:	62da      	str	r2, [r3, #44]	@ 0x2c
	rmc.lcation.latitude = 20.998022;
 8000eaa:	e9c3 010e 	strd	r0, r1, [r3, #56]	@ 0x38
	rmc.lcation.NS = 'N';
 8000eae:	224e      	movs	r2, #78	@ 0x4e
	rmc.lcation.longitude = 105.794756;
 8000eb0:	a11f      	add	r1, pc, #124	@ (adr r1, 8000f30 <StartGPS+0xa0>)
 8000eb2:	e9d1 0100 	ldrd	r0, r1, [r1]
	rmc.lcation.NS = 'N';
 8000eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	rmc.lcation.EW = 'E';
 8000eba:	2245      	movs	r2, #69	@ 0x45
	rmc.tim.hour = 0;
 8000ebc:	2400      	movs	r4, #0
	rmc.lcation.EW = 'E';
 8000ebe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	rmc.isValid = 1;
 8000ec2:	2201      	movs	r2, #1
	rmc.lcation.longitude = 105.794756;
 8000ec4:	e9c3 0112 	strd	r0, r1, [r3, #72]	@ 0x48
	rmc.tim.min = 0;
 8000ec8:	e9c3 4400 	strd	r4, r4, [r3]
	rmc.date.Mon = 0;
 8000ecc:	e9c3 4404 	strd	r4, r4, [r3, #16]
	rmc.tim.sec = 0;
 8000ed0:	609c      	str	r4, [r3, #8]
	rmc.isValid = 1;
 8000ed2:	631a      	str	r2, [r3, #48]	@ 0x30
	rmc.date.Yr = 0;
 8000ed4:	619c      	str	r4, [r3, #24]
	RingBufferDmaU8_initUSARTRx(&GPSRxDMARing, &huart2, gpsSentence, GPS_STACK_SIZE);
 8000ed6:	4a1d      	ldr	r2, [pc, #116]	@ (8000f4c <StartGPS+0xbc>)
 8000ed8:	491d      	ldr	r1, [pc, #116]	@ (8000f50 <StartGPS+0xc0>)
 8000eda:	481e      	ldr	r0, [pc, #120]	@ (8000f54 <StartGPS+0xc4>)
 8000edc:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000ee0:	f002 f8b6 	bl	8003050 <RingBufferDmaU8_initUSARTRx>
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 8000ee4:	4621      	mov	r1, r4
 8000ee6:	4819      	ldr	r0, [pc, #100]	@ (8000f4c <StartGPS+0xbc>)
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000ee8:	4c1b      	ldr	r4, [pc, #108]	@ (8000f58 <StartGPS+0xc8>)
	memset(gpsSentence, 0x00, GPS_STACK_SIZE);
 8000eea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000eee:	f00a fd4d 	bl	800b98c <memset>
		Debug_printf("\n\n----------------------- Inside GPS ------------------------\n\n");
 8000ef2:	4628      	mov	r0, r5
 8000ef4:	f003 fe48 	bl	8004b88 <Debug_printf>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8000ef8:	2201      	movs	r2, #1
 8000efa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000efe:	4620      	mov	r0, r4
 8000f00:	f004 fe42 	bl	8005b88 <HAL_GPIO_WritePin>
		osDelay(500);
 8000f04:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f08:	f006 ff86 	bl	8007e18 <osDelay>
		getRMC();
 8000f0c:	f7ff ff26 	bl	8000d5c <getRMC>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000f10:	4620      	mov	r0, r4
 8000f12:	2200      	movs	r2, #0
 8000f14:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000f18:	f004 fe36 	bl	8005b88 <HAL_GPIO_WritePin>
		osDelay(500);
 8000f1c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f20:	f006 ff7a 	bl	8007e18 <osDelay>
	while(1)
 8000f24:	e7e5      	b.n	8000ef2 <StartGPS+0x62>
 8000f26:	bf00      	nop
 8000f28:	5eaab042 	.word	0x5eaab042
 8000f2c:	4034ff7e 	.word	0x4034ff7e
 8000f30:	48451330 	.word	0x48451330
 8000f34:	405a72dd 	.word	0x405a72dd
 8000f38:	0800f98d 	.word	0x0800f98d
 8000f3c:	0800f9c8 	.word	0x0800f9c8
 8000f40:	20000270 	.word	0x20000270
 8000f44:	41b33333 	.word	0x41b33333
 8000f48:	41f40000 	.word	0x41f40000
 8000f4c:	200002c8 	.word	0x200002c8
 8000f50:	20001148 	.word	0x20001148
 8000f54:	20000ac8 	.word	0x20000ac8
 8000f58:	48000800 	.word	0x48000800

08000f5c <create_terminal_registration>:
RMCSTRUCT rmc_jt;
uint8_t terminal_phone_number[6] = {0};
GSM_MAIL_STRUCT receivedDataGSM;


JT808_TerminalRegistration create_terminal_registration(){
 8000f5c:	b5f0      	push	{r4, r5, r6, r7, lr}
	JT808_TerminalRegistration reg_msg = {
 8000f5e:	4b11      	ldr	r3, [pc, #68]	@ (8000fa4 <create_terminal_registration+0x48>)
JT808_TerminalRegistration create_terminal_registration(){
 8000f60:	b091      	sub	sp, #68	@ 0x44
	JT808_TerminalRegistration reg_msg = {
 8000f62:	ac01      	add	r4, sp, #4
JT808_TerminalRegistration create_terminal_registration(){
 8000f64:	4605      	mov	r5, r0
	JT808_TerminalRegistration reg_msg = {
 8000f66:	f103 0738 	add.w	r7, r3, #56	@ 0x38
 8000f6a:	4622      	mov	r2, r4
 8000f6c:	6818      	ldr	r0, [r3, #0]
 8000f6e:	6859      	ldr	r1, [r3, #4]
 8000f70:	4626      	mov	r6, r4
 8000f72:	c603      	stmia	r6!, {r0, r1}
 8000f74:	3308      	adds	r3, #8
 8000f76:	42bb      	cmp	r3, r7
 8000f78:	4634      	mov	r4, r6
 8000f7a:	d1f7      	bne.n	8000f6c <create_terminal_registration+0x10>
 8000f7c:	6818      	ldr	r0, [r3, #0]
 8000f7e:	6030      	str	r0, [r6, #0]
        .plate_no = {0x00, 0x00, 0x00, 0x00, 0x35, 0x36, 0x37, 0x38, 0x39, 0x31, 0x20, 0x32, 0x39, 0x4C, 0x31, 0x33, 0x34, 0x31, 0x35, 0x34},
        .check_sum = 0x00,  // Placeholder, will be set by the function
        .end_mask = 0x7E
    };

	return reg_msg;
 8000f80:	4613      	mov	r3, r2
 8000f82:	ae0f      	add	r6, sp, #60	@ 0x3c
 8000f84:	462a      	mov	r2, r5
 8000f86:	461c      	mov	r4, r3
 8000f88:	cc03      	ldmia	r4!, {r0, r1}
 8000f8a:	42b4      	cmp	r4, r6
 8000f8c:	6010      	str	r0, [r2, #0]
 8000f8e:	6051      	str	r1, [r2, #4]
 8000f90:	4623      	mov	r3, r4
 8000f92:	f102 0208 	add.w	r2, r2, #8
 8000f96:	d1f6      	bne.n	8000f86 <create_terminal_registration+0x2a>
 8000f98:	6820      	ldr	r0, [r4, #0]
 8000f9a:	6010      	str	r0, [r2, #0]
}
 8000f9c:	4628      	mov	r0, r5
 8000f9e:	b011      	add	sp, #68	@ 0x44
 8000fa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	0800f798 	.word	0x0800f798

08000fa8 <create_location_info_report>:


JT808_LocationInfoReport create_location_info_report() {
 8000fa8:	b530      	push	{r4, r5, lr}
	JT808_LocationInfoReport location_info = {
 8000faa:	2541      	movs	r5, #65	@ 0x41
JT808_LocationInfoReport create_location_info_report() {
 8000fac:	b093      	sub	sp, #76	@ 0x4c
 8000fae:	4604      	mov	r4, r0
	JT808_LocationInfoReport location_info = {
 8000fb0:	462a      	mov	r2, r5
 8000fb2:	4906      	ldr	r1, [pc, #24]	@ (8000fcc <create_location_info_report+0x24>)
 8000fb4:	a801      	add	r0, sp, #4
 8000fb6:	f00b fb3d 	bl	800c634 <memcpy>
        .signal = {0x31},                      // 31
        .additional = {0x01, 0x00, 0xFD, 0x04, 0x03, 0xF1, 0x00, 0x00, 0x0A}, // 01 00 FD 04 03 F1 00 00 0A
        .end_mask = 0x7E                       // 7E
    };
    
    return location_info;
 8000fba:	462a      	mov	r2, r5
 8000fbc:	a901      	add	r1, sp, #4
 8000fbe:	4620      	mov	r0, r4
 8000fc0:	f00b fb38 	bl	800c634 <memcpy>
}
 8000fc4:	4620      	mov	r0, r4
 8000fc6:	b013      	add	sp, #76	@ 0x4c
 8000fc8:	bd30      	pop	{r4, r5, pc}
 8000fca:	bf00      	nop
 8000fcc:	0800f7d4 	.word	0x0800f7d4

08000fd0 <set_status_bit>:
void clearBit(uint8_t *status, int bitPosition) {
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
}

void set_status_bit(uint8_t *status_bit){
	if(rmc_jt.lcation.NS == 'N') clearBit(status_bit+3, 2);
 8000fd0:	4a0a      	ldr	r2, [pc, #40]	@ (8000ffc <set_status_bit+0x2c>)
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8000fd2:	78c3      	ldrb	r3, [r0, #3]
	if(rmc_jt.lcation.NS == 'N') clearBit(status_bit+3, 2);
 8000fd4:	f892 1040 	ldrb.w	r1, [r2, #64]	@ 0x40
 8000fd8:	294e      	cmp	r1, #78	@ 0x4e
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8000fda:	bf0c      	ite	eq
 8000fdc:	f003 03fb 	andeq.w	r3, r3, #251	@ 0xfb
    *status |= (1 << bitPosition);  // Set the specific bit to 1
 8000fe0:	f043 0304 	orrne.w	r3, r3, #4
 8000fe4:	70c3      	strb	r3, [r0, #3]
	else setBit(status_bit+3, 2);

	if(rmc_jt.lcation.EW == 'E') clearBit(status_bit+3, 3);
 8000fe6:	f892 2050 	ldrb.w	r2, [r2, #80]	@ 0x50
 8000fea:	2a45      	cmp	r2, #69	@ 0x45
    *status &= ~(1 << bitPosition); // Clear the specific bit to 0
 8000fec:	bf0c      	ite	eq
 8000fee:	f003 03f7 	andeq.w	r3, r3, #247	@ 0xf7
    *status |= (1 << bitPosition);  // Set the specific bit to 1
 8000ff2:	f043 0308 	orrne.w	r3, r3, #8
 8000ff6:	70c3      	strb	r3, [r0, #3]
	else setBit(status_bit+3, 3);
}
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	20000bc0 	.word	0x20000bc0

08001000 <send_AT_command>:
    memcpy(message_array, location_info, *array_length);  // Copy struct data into message array

    return message_array;
}

void send_AT_command(const char *command) {
 8001000:	b510      	push	{r4, lr}
 8001002:	4604      	mov	r4, r0
    HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 8001004:	f7ff f944 	bl	8000290 <strlen>
 8001008:	4621      	mov	r1, r4
 800100a:	b282      	uxth	r2, r0
}
 800100c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_UART_Transmit(&huart3, (uint8_t *)command, strlen(command), HAL_MAX_DELAY);
 8001010:	4802      	ldr	r0, [pc, #8]	@ (800101c <send_AT_command+0x1c>)
 8001012:	f04f 33ff 	mov.w	r3, #4294967295
 8001016:	f006 bd0f 	b.w	8007a38 <HAL_UART_Transmit>
 800101a:	bf00      	nop
 800101c:	200010c0 	.word	0x200010c0

08001020 <SIM_UART_ReInitializeRxDMA>:

void SIM_UART_ReInitializeRxDMA(void){
 8001020:	b510      	push	{r4, lr}
	HAL_StatusTypeDef ret = HAL_UART_Abort(&huart3);
 8001022:	4809      	ldr	r0, [pc, #36]	@ (8001048 <SIM_UART_ReInitializeRxDMA+0x28>)
 8001024:	f006 fa9b 	bl	800755e <HAL_UART_Abort>
	if(ret != HAL_OK)
 8001028:	b108      	cbz	r0, 800102e <SIM_UART_ReInitializeRxDMA+0xe>
	{
		Error_Handler();			
 800102a:	f002 fb5a 	bl	80036e2 <Error_Handler>
	}		
	osDelay(50);	//	50 is OK
 800102e:	2032      	movs	r0, #50	@ 0x32
 8001030:	f006 fef2 	bl	8007e18 <osDelay>
	//memset(gnssDmaRingBufferMemory, 0x20, sizeof(gnssDmaRingBufferMemory));	// insert buffer with space character	
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
}
 8001034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
 8001038:	4a04      	ldr	r2, [pc, #16]	@ (800104c <SIM_UART_ReInitializeRxDMA+0x2c>)
 800103a:	4903      	ldr	r1, [pc, #12]	@ (8001048 <SIM_UART_ReInitializeRxDMA+0x28>)
 800103c:	4804      	ldr	r0, [pc, #16]	@ (8001050 <SIM_UART_ReInitializeRxDMA+0x30>)
 800103e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001042:	f002 b805 	b.w	8003050 <RingBufferDmaU8_initUSARTRx>
 8001046:	bf00      	nop
 8001048:	200010c0 	.word	0x200010c0
 800104c:	20000c38 	.word	0x20000c38
 8001050:	20000c28 	.word	0x20000c28

08001054 <find_length>:

int find_length(uint8_t *str){
	int i = 0;
	while(str[i] != 0x00){
 8001054:	f7ff b91c 	b.w	8000290 <strlen>

08001058 <receive_response>:
	}
	return i;
		
}

void receive_response(char *cmd_str) {
 8001058:	b530      	push	{r4, r5, lr}
	uint8_t output_buffer[128];
	snprintf((char *)output_buffer, 128, "Response at command: %s\n", cmd_str);
	uart_transmit_string(&huart1, output_buffer);
 800105a:	4c0e      	ldr	r4, [pc, #56]	@ (8001094 <receive_response+0x3c>)
	snprintf((char *)output_buffer, 128, "Response at command: %s\n", cmd_str);
 800105c:	4a0e      	ldr	r2, [pc, #56]	@ (8001098 <receive_response+0x40>)
	//while(response[1] == '\0'){}

	HAL_UART_Transmit(&huart1, response, find_length(response), 1000);
 800105e:	4d0f      	ldr	r5, [pc, #60]	@ (800109c <receive_response+0x44>)
void receive_response(char *cmd_str) {
 8001060:	b0a1      	sub	sp, #132	@ 0x84
 8001062:	4603      	mov	r3, r0
	snprintf((char *)output_buffer, 128, "Response at command: %s\n", cmd_str);
 8001064:	2180      	movs	r1, #128	@ 0x80
 8001066:	4668      	mov	r0, sp
 8001068:	f00a fb94 	bl	800b794 <sniprintf>
	uart_transmit_string(&huart1, output_buffer);
 800106c:	4669      	mov	r1, sp
 800106e:	4620      	mov	r0, r4
 8001070:	f003 fd7a 	bl	8004b68 <uart_transmit_string>
	HAL_UART_Transmit(&huart1, response, find_length(response), 1000);
 8001074:	4628      	mov	r0, r5
 8001076:	f7ff ffed 	bl	8001054 <find_length>
 800107a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800107e:	b282      	uxth	r2, r0
 8001080:	4629      	mov	r1, r5
 8001082:	4620      	mov	r0, r4
 8001084:	f006 fcd8 	bl	8007a38 <HAL_UART_Transmit>
	uart_transmit_string(&huart1, (uint8_t*)"\n");
 8001088:	4905      	ldr	r1, [pc, #20]	@ (80010a0 <receive_response+0x48>)
 800108a:	4620      	mov	r0, r4
 800108c:	f003 fd6c 	bl	8004b68 <uart_transmit_string>
//	osDelay(1000);
}
 8001090:	b021      	add	sp, #132	@ 0x84
 8001092:	bd30      	pop	{r4, r5, pc}
 8001094:	200011d0 	.word	0x200011d0
 8001098:	0800fa08 	.word	0x0800fa08
 800109c:	20000c38 	.word	0x20000c38
 80010a0:	08010a1a 	.word	0x08010a1a

080010a4 <init_SIM_module>:

void init_SIM_module() {
 80010a4:	b510      	push	{r4, lr}
    
    // Check if module responds
	SIM_ENABLE();
 80010a6:	4c0b      	ldr	r4, [pc, #44]	@ (80010d4 <init_SIM_module+0x30>)
 80010a8:	2201      	movs	r2, #1
 80010aa:	4611      	mov	r1, r2
 80010ac:	4620      	mov	r0, r4
 80010ae:	f004 fd6b 	bl	8005b88 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80010b2:	2200      	movs	r2, #0
 80010b4:	2102      	movs	r1, #2
 80010b6:	4620      	mov	r0, r4
 80010b8:	f004 fd66 	bl	8005b88 <HAL_GPIO_WritePin>
	osDelay(2000);
 80010bc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010c0:	f006 feaa 	bl	8007e18 <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80010c4:	4620      	mov	r0, r4
 80010c6:	2201      	movs	r2, #1
}
 80010c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80010cc:	2102      	movs	r1, #2
 80010ce:	f004 bd5b 	b.w	8005b88 <HAL_GPIO_WritePin>
 80010d2:	bf00      	nop
 80010d4:	48000800 	.word	0x48000800

080010d8 <reboot_SIM_module>:

void reboot_SIM_module(){
 80010d8:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 80010da:	4c11      	ldr	r4, [pc, #68]	@ (8001120 <reboot_SIM_module+0x48>)
 80010dc:	2200      	movs	r2, #0
 80010de:	2102      	movs	r1, #2
 80010e0:	4620      	mov	r0, r4
 80010e2:	f004 fd51 	bl	8005b88 <HAL_GPIO_WritePin>
	osDelay(1500);
 80010e6:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80010ea:	f006 fe95 	bl	8007e18 <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 80010ee:	2201      	movs	r2, #1
 80010f0:	2102      	movs	r1, #2
 80010f2:	4620      	mov	r0, r4
 80010f4:	f004 fd48 	bl	8005b88 <HAL_GPIO_WritePin>
	osDelay(10000);
 80010f8:	f242 7010 	movw	r0, #10000	@ 0x2710
 80010fc:	f006 fe8c 	bl	8007e18 <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 8001100:	2200      	movs	r2, #0
 8001102:	2102      	movs	r1, #2
 8001104:	4620      	mov	r0, r4
 8001106:	f004 fd3f 	bl	8005b88 <HAL_GPIO_WritePin>
	osDelay(1500);
 800110a:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 800110e:	f006 fe83 	bl	8007e18 <osDelay>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 8001112:	4620      	mov	r0, r4
 8001114:	2201      	movs	r2, #1
}
 8001116:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_SET);
 800111a:	2102      	movs	r1, #2
 800111c:	f004 bd34 	b.w	8005b88 <HAL_GPIO_WritePin>
 8001120:	48000800 	.word	0x48000800

08001124 <convert_dec_to_hex_value>:

int convert_dec_to_hex_value(int int_value){
    return (int_value /10*16) + (int_value%10);
 8001124:	220a      	movs	r2, #10
 8001126:	fb90 f3f2 	sdiv	r3, r0, r2
 800112a:	fb02 0013 	mls	r0, r2, r3, r0
}
 800112e:	eb00 1003 	add.w	r0, r0, r3, lsl #4
 8001132:	4770      	bx	lr
 8001134:	0000      	movs	r0, r0
	...

08001138 <save_rmc_to_location_info>:


void save_rmc_to_location_info(JT808_LocationInfoReport* location_info){
 8001138:	b570      	push	{r4, r5, r6, lr}
	location_info->timestamp[0] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Yr);  // Assign year (0x23)
 800113a:	4d43      	ldr	r5, [pc, #268]	@ (8001248 <save_rmc_to_location_info+0x110>)
void save_rmc_to_location_info(JT808_LocationInfoReport* location_info){
 800113c:	4604      	mov	r4, r0
	location_info->timestamp[0] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Yr);  // Assign year (0x23)
 800113e:	69a8      	ldr	r0, [r5, #24]
 8001140:	f7ff fff0 	bl	8001124 <convert_dec_to_hex_value>
 8001144:	f884 0023 	strb.w	r0, [r4, #35]	@ 0x23
	location_info->timestamp[1] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Mon);          // Assign month (0x11)
 8001148:	6968      	ldr	r0, [r5, #20]
 800114a:	f7ff ffeb 	bl	8001124 <convert_dec_to_hex_value>
 800114e:	f884 0024 	strb.w	r0, [r4, #36]	@ 0x24
	location_info->timestamp[2] = (uint8_t)convert_dec_to_hex_value(rmc_jt.date.Day);            // Assign day (0x08)
 8001152:	6928      	ldr	r0, [r5, #16]
 8001154:	f7ff ffe6 	bl	8001124 <convert_dec_to_hex_value>
 8001158:	f884 0025 	strb.w	r0, [r4, #37]	@ 0x25
	location_info->timestamp[3] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.hour);           // Assign hour (0x14)
 800115c:	6828      	ldr	r0, [r5, #0]
 800115e:	f7ff ffe1 	bl	8001124 <convert_dec_to_hex_value>
 8001162:	f884 0026 	strb.w	r0, [r4, #38]	@ 0x26
	location_info->timestamp[4] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.min);         // Assign minute (0x55)
 8001166:	6868      	ldr	r0, [r5, #4]
 8001168:	f7ff ffdc 	bl	8001124 <convert_dec_to_hex_value>
 800116c:	f884 0027 	strb.w	r0, [r4, #39]	@ 0x27
	location_info->timestamp[5] = (uint8_t)convert_dec_to_hex_value(rmc_jt.tim.sec);  
 8001170:	68a8      	ldr	r0, [r5, #8]
 8001172:	f7ff ffd7 	bl	8001124 <convert_dec_to_hex_value>
 8001176:	f884 0028 	strb.w	r0, [r4, #40]	@ 0x28
	double latitude = rmc_jt.lcation.latitude * 1000000;
 800117a:	e9d5 010e 	ldrd	r0, r1, [r5, #56]	@ 0x38
 800117e:	a32e      	add	r3, pc, #184	@ (adr r3, 8001238 <save_rmc_to_location_info+0x100>)
 8001180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001184:	f7ff fa48 	bl	8000618 <__aeabi_dmul>
	double longitude = rmc_jt.lcation.longitude * 1000000;
	int32_t latitude_int = (int32_t)round(latitude);  // Convert to integer, rounding if needed
 8001188:	ec41 0b10 	vmov	d0, r0, r1
 800118c:	f00e fab0 	bl	800f6f0 <round>
 8001190:	ec51 0b10 	vmov	r0, r1, d0
 8001194:	f7ff fcf0 	bl	8000b78 <__aeabi_d2iz>
	double longitude = rmc_jt.lcation.longitude * 1000000;
 8001198:	a327      	add	r3, pc, #156	@ (adr r3, 8001238 <save_rmc_to_location_info+0x100>)
 800119a:	e9d3 2300 	ldrd	r2, r3, [r3]
	int32_t latitude_int = (int32_t)round(latitude);  // Convert to integer, rounding if needed
 800119e:	4606      	mov	r6, r0
	double longitude = rmc_jt.lcation.longitude * 1000000;
 80011a0:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 80011a4:	f7ff fa38 	bl	8000618 <__aeabi_dmul>
	int32_t longitude_int = (int32_t)round(longitude);
 80011a8:	ec41 0b10 	vmov	d0, r0, r1
 80011ac:	f00e faa0 	bl	800f6f0 <round>
 80011b0:	ec51 0b10 	vmov	r0, r1, d0
 80011b4:	f7ff fce0 	bl	8000b78 <__aeabi_d2iz>
	
	location_info->latitude[0] = (latitude_int >> 24) & 0xFF;  // Most significant byte
 80011b8:	0e33      	lsrs	r3, r6, #24
 80011ba:	7563      	strb	r3, [r4, #21]
	location_info->latitude[1] = (latitude_int >> 16) & 0xFF;
 80011bc:	1433      	asrs	r3, r6, #16
 80011be:	75a3      	strb	r3, [r4, #22]
	location_info->latitude[2] = (latitude_int >> 8) & 0xFF;
 80011c0:	1233      	asrs	r3, r6, #8
 80011c2:	75e3      	strb	r3, [r4, #23]
	location_info->latitude[3] = latitude_int & 0xFF;
	
	location_info->longitude[0] = (longitude_int >> 24) & 0xFF;  // Most significant byte
 80011c4:	0e03      	lsrs	r3, r0, #24
 80011c6:	7663      	strb	r3, [r4, #25]
	location_info->longitude[1] = (longitude_int >> 16) & 0xFF;
 80011c8:	1403      	asrs	r3, r0, #16
 80011ca:	76a3      	strb	r3, [r4, #26]
	location_info->longitude[2] = (longitude_int >> 8) & 0xFF;
 80011cc:	1203      	asrs	r3, r0, #8
 80011ce:	76e3      	strb	r3, [r4, #27]
	location_info->longitude[3] = longitude_int & 0xFF;
 80011d0:	7720      	strb	r0, [r4, #28]
	location_info->latitude[3] = latitude_int & 0xFF;
 80011d2:	7626      	strb	r6, [r4, #24]
	
	int speed = round(rmc_jt.speed * 10 * 1.852);
 80011d4:	ed95 7a0a 	vldr	s14, [r5, #40]	@ 0x28
 80011d8:	eef2 7a04 	vmov.f32	s15, #36	@ 0x41200000  10.0
 80011dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011e0:	ee17 0a90 	vmov	r0, s15
 80011e4:	f7ff f9c0 	bl	8000568 <__aeabi_f2d>
 80011e8:	a315      	add	r3, pc, #84	@ (adr r3, 8001240 <save_rmc_to_location_info+0x108>)
 80011ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ee:	f7ff fa13 	bl	8000618 <__aeabi_dmul>
 80011f2:	ec41 0b10 	vmov	d0, r0, r1
 80011f6:	f00e fa7b 	bl	800f6f0 <round>
 80011fa:	ec51 0b10 	vmov	r0, r1, d0
 80011fe:	f7ff fcbb 	bl	8000b78 <__aeabi_d2iz>
	location_info->speed[0] = (speed >> 8) & 0xFF;
 8001202:	1203      	asrs	r3, r0, #8
 8001204:	77e3      	strb	r3, [r4, #31]
	location_info->speed[1] =  speed & 0xFF;
 8001206:	f884 0020 	strb.w	r0, [r4, #32]
	
	int direction = round(rmc_jt.course);
 800120a:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 800120c:	f7ff f9ac 	bl	8000568 <__aeabi_f2d>
 8001210:	ec41 0b10 	vmov	d0, r0, r1
 8001214:	f00e fa6c 	bl	800f6f0 <round>
 8001218:	ec51 0b10 	vmov	r0, r1, d0
 800121c:	f7ff fcac 	bl	8000b78 <__aeabi_d2iz>
	location_info->direction[0] = (direction >> 8) & 0xFF;
 8001220:	1203      	asrs	r3, r0, #8
	location_info->direction[1] =  direction & 0xFF;
 8001222:	f884 0022 	strb.w	r0, [r4, #34]	@ 0x22
	location_info->direction[0] = (direction >> 8) & 0xFF;
 8001226:	f884 3021 	strb.w	r3, [r4, #33]	@ 0x21
	
	set_status_bit(location_info->status);
 800122a:	f104 0011 	add.w	r0, r4, #17
}
 800122e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	set_status_bit(location_info->status);
 8001232:	f7ff becd 	b.w	8000fd0 <set_status_bit>
 8001236:	bf00      	nop
 8001238:	00000000 	.word	0x00000000
 800123c:	412e8480 	.word	0x412e8480
 8001240:	c083126f 	.word	0xc083126f
 8001244:	3ffda1ca 	.word	0x3ffda1ca
 8001248:	20000bc0 	.word	0x20000bc0

0800124c <first_check_SIM>:

//AT
int first_check_SIM()
{
 800124c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800124e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001252:	2100      	movs	r1, #0
 8001254:	4845      	ldr	r0, [pc, #276]	@ (800136c <first_check_SIM+0x120>)
	SIM_UART_ReInitializeRxDMA();
	const char *substring = "PB DONE";
	int count_check = 0;
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();
	while(strstr((char *) response, substring) == NULL)
 8001256:	4d46      	ldr	r5, [pc, #280]	@ (8001370 <first_check_SIM+0x124>)
 8001258:	4c44      	ldr	r4, [pc, #272]	@ (800136c <first_check_SIM+0x120>)
	{
		receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 800125a:	4e46      	ldr	r6, [pc, #280]	@ (8001374 <first_check_SIM+0x128>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800125c:	f00a fb96 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001260:	f7ff fede 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001264:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001268:	2100      	movs	r1, #0
 800126a:	4840      	ldr	r0, [pc, #256]	@ (800136c <first_check_SIM+0x120>)
 800126c:	f00a fb8e 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001270:	f7ff fed6 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	while(strstr((char *) response, substring) == NULL)
 8001274:	4629      	mov	r1, r5
 8001276:	4620      	mov	r0, r4
 8001278:	f00a fbd8 	bl	800ba2c <strstr>
 800127c:	2800      	cmp	r0, #0
 800127e:	d056      	beq.n	800132e <first_check_SIM+0xe2>
		osDelay(1000);
		if(count_check >= 40) return 0;
		osDelay(200);
	}
	receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 8001280:	483c      	ldr	r0, [pc, #240]	@ (8001374 <first_check_SIM+0x128>)

	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	send_AT_command(FIRST_CHECK);
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 8001282:	4e3d      	ldr	r6, [pc, #244]	@ (8001378 <first_check_SIM+0x12c>)
 8001284:	4d39      	ldr	r5, [pc, #228]	@ (800136c <first_check_SIM+0x120>)
		receive_response("First check SIM MODULE\n");
 8001286:	4f3d      	ldr	r7, [pc, #244]	@ (800137c <first_check_SIM+0x130>)
	receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 8001288:	f7ff fee6 	bl	8001058 <receive_response>
	osDelay(1000);
 800128c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001290:	f006 fdc2 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001294:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001298:	2100      	movs	r1, #0
 800129a:	4834      	ldr	r0, [pc, #208]	@ (800136c <first_check_SIM+0x120>)
 800129c:	f00a fb76 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 80012a0:	f7ff febe 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(FIRST_CHECK);
 80012a4:	4836      	ldr	r0, [pc, #216]	@ (8001380 <first_check_SIM+0x134>)
 80012a6:	f7ff feab 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012aa:	4631      	mov	r1, r6
 80012ac:	4628      	mov	r0, r5
 80012ae:	f00a fbbd 	bl	800ba2c <strstr>
 80012b2:	4604      	mov	r4, r0
 80012b4:	2800      	cmp	r0, #0
 80012b6:	d145      	bne.n	8001344 <first_check_SIM+0xf8>
	}
	receive_response("First check SIM MODULE\n");
 80012b8:	4830      	ldr	r0, [pc, #192]	@ (800137c <first_check_SIM+0x130>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	send_AT_command("AT+CPAS\r\n");
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012ba:	4e2f      	ldr	r6, [pc, #188]	@ (8001378 <first_check_SIM+0x12c>)
 80012bc:	4d2b      	ldr	r5, [pc, #172]	@ (800136c <first_check_SIM+0x120>)
		receive_response("Check status of SIM MODULE\n");
 80012be:	4f31      	ldr	r7, [pc, #196]	@ (8001384 <first_check_SIM+0x138>)
	receive_response("First check SIM MODULE\n");
 80012c0:	f7ff feca 	bl	8001058 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80012c4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012c8:	4621      	mov	r1, r4
 80012ca:	4828      	ldr	r0, [pc, #160]	@ (800136c <first_check_SIM+0x120>)
 80012cc:	f00a fb5e 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 80012d0:	f7ff fea6 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	send_AT_command("AT+CPAS\r\n");
 80012d4:	482c      	ldr	r0, [pc, #176]	@ (8001388 <first_check_SIM+0x13c>)
 80012d6:	f7ff fe93 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012da:	4631      	mov	r1, r6
 80012dc:	4628      	mov	r0, r5
 80012de:	f00a fba5 	bl	800ba2c <strstr>
 80012e2:	4604      	mov	r4, r0
 80012e4:	bb90      	cbnz	r0, 800134c <first_check_SIM+0x100>
		osDelay(1000);
	}
	receive_response("Check status of SIM MODULE\n");
 80012e6:	4827      	ldr	r0, [pc, #156]	@ (8001384 <first_check_SIM+0x138>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	send_AT_command("AT+CMEE=2\r\n");
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 80012e8:	4e23      	ldr	r6, [pc, #140]	@ (8001378 <first_check_SIM+0x12c>)
 80012ea:	4d20      	ldr	r5, [pc, #128]	@ (800136c <first_check_SIM+0x120>)
		receive_response("Check enable result code\n");
 80012ec:	4f27      	ldr	r7, [pc, #156]	@ (800138c <first_check_SIM+0x140>)
	receive_response("Check status of SIM MODULE\n");
 80012ee:	f7ff feb3 	bl	8001058 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80012f2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80012f6:	4621      	mov	r1, r4
 80012f8:	481c      	ldr	r0, [pc, #112]	@ (800136c <first_check_SIM+0x120>)
 80012fa:	f00a fb47 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 80012fe:	f7ff fe8f 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	send_AT_command("AT+CMEE=2\r\n");
 8001302:	4823      	ldr	r0, [pc, #140]	@ (8001390 <first_check_SIM+0x144>)
 8001304:	f7ff fe7c 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 8001308:	4631      	mov	r1, r6
 800130a:	4628      	mov	r0, r5
 800130c:	f00a fb8e 	bl	800ba2c <strstr>
 8001310:	4604      	mov	r4, r0
 8001312:	bb18      	cbnz	r0, 800135c <first_check_SIM+0x110>
		osDelay(1000);
	}
	receive_response("Check enable result code\n");
 8001314:	481d      	ldr	r0, [pc, #116]	@ (800138c <first_check_SIM+0x140>)
 8001316:	f7ff fe9f 	bl	8001058 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800131a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800131e:	4621      	mov	r1, r4
 8001320:	4812      	ldr	r0, [pc, #72]	@ (800136c <first_check_SIM+0x120>)
 8001322:	f00a fb33 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001326:	f7ff fe7b 	bl	8001020 <SIM_UART_ReInitializeRxDMA>

	return 1;
}
 800132a:	2001      	movs	r0, #1
 800132c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		receive_response("WAITING FOR SIM MODULE TO BE READY\n");
 800132e:	4630      	mov	r0, r6
 8001330:	f7ff fe92 	bl	8001058 <receive_response>
		osDelay(1000);
 8001334:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001338:	f006 fd6e 	bl	8007e18 <osDelay>
		osDelay(200);
 800133c:	20c8      	movs	r0, #200	@ 0xc8
 800133e:	f006 fd6b 	bl	8007e18 <osDelay>
 8001342:	e797      	b.n	8001274 <first_check_SIM+0x28>
		receive_response("First check SIM MODULE\n");
 8001344:	4638      	mov	r0, r7
 8001346:	f7ff fe87 	bl	8001058 <receive_response>
 800134a:	e7ae      	b.n	80012aa <first_check_SIM+0x5e>
		receive_response("Check status of SIM MODULE\n");
 800134c:	4638      	mov	r0, r7
 800134e:	f7ff fe83 	bl	8001058 <receive_response>
		osDelay(1000);
 8001352:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001356:	f006 fd5f 	bl	8007e18 <osDelay>
 800135a:	e7be      	b.n	80012da <first_check_SIM+0x8e>
		receive_response("Check enable result code\n");
 800135c:	4638      	mov	r0, r7
 800135e:	f7ff fe7b 	bl	8001058 <receive_response>
		osDelay(1000);
 8001362:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001366:	f006 fd57 	bl	8007e18 <osDelay>
 800136a:	e7cd      	b.n	8001308 <first_check_SIM+0xbc>
 800136c:	20000c38 	.word	0x20000c38
 8001370:	0800fa45 	.word	0x0800fa45
 8001374:	0800fa21 	.word	0x0800fa21
 8001378:	0800fa6a 	.word	0x0800fa6a
 800137c:	0800fa52 	.word	0x0800fa52
 8001380:	0800fa4d 	.word	0x0800fa4d
 8001384:	0800fa77 	.word	0x0800fa77
 8001388:	0800fa6d 	.word	0x0800fa6d
 800138c:	0800fa9f 	.word	0x0800fa9f
 8001390:	0800fa93 	.word	0x0800fa93

08001394 <extract_last_12_digits_bcd>:


void extract_last_12_digits_bcd(const uint8_t *response, uint8_t *output) {
 8001394:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001396:	460d      	mov	r5, r1
	uint8_t output_buffer[10];
	const uint8_t *start = response;
	while (*start && !(start[0] == 'A' && start[1] == 'T' && start[2] == '+' &&
 8001398:	4604      	mov	r4, r0
 800139a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800139e:	b1cb      	cbz	r3, 80013d4 <extract_last_12_digits_bcd+0x40>
 80013a0:	2b41      	cmp	r3, #65	@ 0x41
 80013a2:	d1f9      	bne.n	8001398 <extract_last_12_digits_bcd+0x4>
 80013a4:	7803      	ldrb	r3, [r0, #0]
 80013a6:	2b54      	cmp	r3, #84	@ 0x54
 80013a8:	d1f6      	bne.n	8001398 <extract_last_12_digits_bcd+0x4>
 80013aa:	7843      	ldrb	r3, [r0, #1]
 80013ac:	2b2b      	cmp	r3, #43	@ 0x2b
 80013ae:	d1f3      	bne.n	8001398 <extract_last_12_digits_bcd+0x4>
 80013b0:	7883      	ldrb	r3, [r0, #2]
 80013b2:	2b43      	cmp	r3, #67	@ 0x43
 80013b4:	d1f0      	bne.n	8001398 <extract_last_12_digits_bcd+0x4>
					   start[3] == 'C' && start[4] == 'G' && start[5] == 'S' &&
 80013b6:	78c3      	ldrb	r3, [r0, #3]
 80013b8:	2b47      	cmp	r3, #71	@ 0x47
 80013ba:	d1ed      	bne.n	8001398 <extract_last_12_digits_bcd+0x4>
 80013bc:	7903      	ldrb	r3, [r0, #4]
 80013be:	2b53      	cmp	r3, #83	@ 0x53
 80013c0:	d1ea      	bne.n	8001398 <extract_last_12_digits_bcd+0x4>
 80013c2:	7943      	ldrb	r3, [r0, #5]
 80013c4:	2b4e      	cmp	r3, #78	@ 0x4e
 80013c6:	d1e7      	bne.n	8001398 <extract_last_12_digits_bcd+0x4>
					   start[6] == 'N' && start[7] == '=' && start[8] == '1')) {
 80013c8:	7983      	ldrb	r3, [r0, #6]
 80013ca:	2b3d      	cmp	r3, #61	@ 0x3d
 80013cc:	d1e4      	bne.n	8001398 <extract_last_12_digits_bcd+0x4>
	while (*start && !(start[0] == 'A' && start[1] == 'T' && start[2] == '+' &&
 80013ce:	79c3      	ldrb	r3, [r0, #7]
 80013d0:	2b31      	cmp	r3, #49	@ 0x31
 80013d2:	d1e1      	bne.n	8001398 <extract_last_12_digits_bcd+0x4>
		start++;
	}
	uart_transmit_string(&huart1, (uint8_t *)"Inside Checking terminal Number: ");
 80013d4:	4922      	ldr	r1, [pc, #136]	@ (8001460 <extract_last_12_digits_bcd+0xcc>)
 80013d6:	4823      	ldr	r0, [pc, #140]	@ (8001464 <extract_last_12_digits_bcd+0xd0>)
 80013d8:	f003 fbc6 	bl	8004b68 <uart_transmit_string>
	uart_transmit_string( &huart1,(uint8_t *) start);
 80013dc:	4821      	ldr	r0, [pc, #132]	@ (8001464 <extract_last_12_digits_bcd+0xd0>)
 80013de:	4621      	mov	r1, r4
 80013e0:	f003 fbc2 	bl	8004b68 <uart_transmit_string>
	// If "AT+CGSN=1" is found, move to the start of the number (skip "AT+CGSN=1 ")
	if (*start) {
 80013e4:	7823      	ldrb	r3, [r4, #0]
 80013e6:	b96b      	cbnz	r3, 8001404 <extract_last_12_digits_bcd+0x70>
			for (int i = 0; i < 6; i++) {
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
			}
		}
	}
	uart_transmit_string(&huart1, (uint8_t *)" Check terminal Number-0: ");
 80013e8:	491f      	ldr	r1, [pc, #124]	@ (8001468 <extract_last_12_digits_bcd+0xd4>)
 80013ea:	481e      	ldr	r0, [pc, #120]	@ (8001464 <extract_last_12_digits_bcd+0xd0>)
 80013ec:	f003 fbbc 	bl	8004b68 <uart_transmit_string>
	uart_transmit_string(&huart1, output);
 80013f0:	4629      	mov	r1, r5
 80013f2:	481c      	ldr	r0, [pc, #112]	@ (8001464 <extract_last_12_digits_bcd+0xd0>)
 80013f4:	f003 fbb8 	bl	8004b68 <uart_transmit_string>
	uart_transmit_string(&huart1, (uint8_t *)" \n");
 80013f8:	491c      	ldr	r1, [pc, #112]	@ (800146c <extract_last_12_digits_bcd+0xd8>)
 80013fa:	481a      	ldr	r0, [pc, #104]	@ (8001464 <extract_last_12_digits_bcd+0xd0>)
 80013fc:	f003 fbb4 	bl	8004b68 <uart_transmit_string>
}
 8001400:	b004      	add	sp, #16
 8001402:	bd70      	pop	{r4, r5, r6, pc}
		start += 10;  // Move pointer past "AT+CGSN=1 "
 8001404:	340a      	adds	r4, #10
		while (*start && (*start < '0' || *start > '9')) {
 8001406:	7821      	ldrb	r1, [r4, #0]
 8001408:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800140c:	4623      	mov	r3, r4
 800140e:	b2d2      	uxtb	r2, r2
 8001410:	3401      	adds	r4, #1
 8001412:	b109      	cbz	r1, 8001418 <extract_last_12_digits_bcd+0x84>
 8001414:	2a09      	cmp	r2, #9
 8001416:	d8f6      	bhi.n	8001406 <extract_last_12_digits_bcd+0x72>
 8001418:	461a      	mov	r2, r3
		while (*end && (*end >= '0' && *end <= '9')) {
 800141a:	4616      	mov	r6, r2
 800141c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8001420:	3930      	subs	r1, #48	@ 0x30
 8001422:	2909      	cmp	r1, #9
 8001424:	d9f9      	bls.n	800141a <extract_last_12_digits_bcd+0x86>
 8001426:	1af4      	subs	r4, r6, r3
		uart_transmit_string(&huart1, (uint8_t *)"Inside Checking terminal Number-2: LEN ");
 8001428:	4911      	ldr	r1, [pc, #68]	@ (8001470 <extract_last_12_digits_bcd+0xdc>)
 800142a:	480e      	ldr	r0, [pc, #56]	@ (8001464 <extract_last_12_digits_bcd+0xd0>)
 800142c:	f003 fb9c 	bl	8004b68 <uart_transmit_string>
		snprintf((char*)output_buffer, 10, "%d", digit_count);
 8001430:	4a10      	ldr	r2, [pc, #64]	@ (8001474 <extract_last_12_digits_bcd+0xe0>)
 8001432:	4623      	mov	r3, r4
 8001434:	210a      	movs	r1, #10
 8001436:	a801      	add	r0, sp, #4
 8001438:	f00a f9ac 	bl	800b794 <sniprintf>
		if (digit_count >= 12) {
 800143c:	2c0b      	cmp	r4, #11
 800143e:	d9d3      	bls.n	80013e8 <extract_last_12_digits_bcd+0x54>
			const uint8_t *last_12 = end - 12;
 8001440:	f1a6 030c 	sub.w	r3, r6, #12
 8001444:	1e68      	subs	r0, r5, #1
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 8001446:	7819      	ldrb	r1, [r3, #0]
 8001448:	785a      	ldrb	r2, [r3, #1]
 800144a:	3930      	subs	r1, #48	@ 0x30
 800144c:	3a30      	subs	r2, #48	@ 0x30
			for (int i = 0; i < 6; i++) {
 800144e:	3302      	adds	r3, #2
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 8001450:	ea42 1201 	orr.w	r2, r2, r1, lsl #4
			for (int i = 0; i < 6; i++) {
 8001454:	429e      	cmp	r6, r3
				output[i] = ((last_12[i * 2] - '0') << 4) | (last_12[i * 2 + 1] - '0');
 8001456:	f800 2f01 	strb.w	r2, [r0, #1]!
			for (int i = 0; i < 6; i++) {
 800145a:	d1f4      	bne.n	8001446 <extract_last_12_digits_bcd+0xb2>
 800145c:	e7c4      	b.n	80013e8 <extract_last_12_digits_bcd+0x54>
 800145e:	bf00      	nop
 8001460:	0800fab9 	.word	0x0800fab9
 8001464:	200011d0 	.word	0x200011d0
 8001468:	0800fadb 	.word	0x0800fadb
 800146c:	0801028b 	.word	0x0801028b
 8001470:	0800faf6 	.word	0x0800faf6
 8001474:	08010105 	.word	0x08010105

08001478 <check_SIM_ready>:
        }
    }
    return -1; // Failure
}

int check_SIM_ready(){
 8001478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const int TIME_LIMIT = 5;
	int count_check_sim = 0;
	//GET IMEI
	send_AT_command(GET_IMEI);
 800147a:	489c      	ldr	r0, [pc, #624]	@ (80016ec <check_SIM_ready+0x274>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800147c:	4d9c      	ldr	r5, [pc, #624]	@ (80016f0 <check_SIM_ready+0x278>)
 800147e:	4c9d      	ldr	r4, [pc, #628]	@ (80016f4 <check_SIM_ready+0x27c>)
		receive_response("Check IMEI-0:\n");
 8001480:	4e9d      	ldr	r6, [pc, #628]	@ (80016f8 <check_SIM_ready+0x280>)
	send_AT_command(GET_IMEI);
 8001482:	f7ff fdbd 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001486:	4629      	mov	r1, r5
 8001488:	4620      	mov	r0, r4
 800148a:	f00a facf 	bl	800ba2c <strstr>
 800148e:	2800      	cmp	r0, #0
 8001490:	f000 80f8 	beq.w	8001684 <check_SIM_ready+0x20c>
		osDelay(1000);
	}
	receive_response("Check IMEI-0:\n");
 8001494:	4898      	ldr	r0, [pc, #608]	@ (80016f8 <check_SIM_ready+0x280>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();

	//GET MODEL IDENTIFICATION
	send_AT_command(GET_MODEL_IDENTI);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001496:	4d96      	ldr	r5, [pc, #600]	@ (80016f0 <check_SIM_ready+0x278>)
 8001498:	4c96      	ldr	r4, [pc, #600]	@ (80016f4 <check_SIM_ready+0x27c>)
		receive_response("Check MODEL IDENTIFICATION\n");
 800149a:	4e98      	ldr	r6, [pc, #608]	@ (80016fc <check_SIM_ready+0x284>)
	receive_response("Check IMEI-0:\n");
 800149c:	f7ff fddc 	bl	8001058 <receive_response>
	extract_last_12_digits_bcd(response, terminal_phone_number);
 80014a0:	4997      	ldr	r1, [pc, #604]	@ (8001700 <check_SIM_ready+0x288>)
 80014a2:	4894      	ldr	r0, [pc, #592]	@ (80016f4 <check_SIM_ready+0x27c>)
 80014a4:	f7ff ff76 	bl	8001394 <extract_last_12_digits_bcd>
	uart_transmit_string(&huart1, (uint8_t *)" Check terminal Number: ");
 80014a8:	4996      	ldr	r1, [pc, #600]	@ (8001704 <check_SIM_ready+0x28c>)
 80014aa:	4897      	ldr	r0, [pc, #604]	@ (8001708 <check_SIM_ready+0x290>)
 80014ac:	f003 fb5c 	bl	8004b68 <uart_transmit_string>
	uart_transmit_string(&huart1, terminal_phone_number);
 80014b0:	4993      	ldr	r1, [pc, #588]	@ (8001700 <check_SIM_ready+0x288>)
 80014b2:	4895      	ldr	r0, [pc, #596]	@ (8001708 <check_SIM_ready+0x290>)
 80014b4:	f003 fb58 	bl	8004b68 <uart_transmit_string>
	uart_transmit_string(&huart1, (uint8_t *)" \n");
 80014b8:	4994      	ldr	r1, [pc, #592]	@ (800170c <check_SIM_ready+0x294>)
 80014ba:	4893      	ldr	r0, [pc, #588]	@ (8001708 <check_SIM_ready+0x290>)
 80014bc:	f003 fb54 	bl	8004b68 <uart_transmit_string>
	osDelay(100);
 80014c0:	2064      	movs	r0, #100	@ 0x64
 80014c2:	f006 fca9 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80014c6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80014ca:	2100      	movs	r1, #0
 80014cc:	4889      	ldr	r0, [pc, #548]	@ (80016f4 <check_SIM_ready+0x27c>)
 80014ce:	f00a fa5d 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 80014d2:	f7ff fda5 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(GET_MODEL_IDENTI);
 80014d6:	488e      	ldr	r0, [pc, #568]	@ (8001710 <check_SIM_ready+0x298>)
 80014d8:	f7ff fd92 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80014dc:	4629      	mov	r1, r5
 80014de:	4620      	mov	r0, r4
 80014e0:	f00a faa4 	bl	800ba2c <strstr>
 80014e4:	2800      	cmp	r0, #0
 80014e6:	f000 80d5 	beq.w	8001694 <check_SIM_ready+0x21c>
		osDelay(1000);
	}
	receive_response("Check MODEL IDENTIFICATION\n");
 80014ea:	4884      	ldr	r0, [pc, #528]	@ (80016fc <check_SIM_ready+0x284>)


	// Check if SIM is ready
	send_AT_command(CHECK_SIM_READY);
	osDelay(100);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80014ec:	4e80      	ldr	r6, [pc, #512]	@ (80016f0 <check_SIM_ready+0x278>)
 80014ee:	4d81      	ldr	r5, [pc, #516]	@ (80016f4 <check_SIM_ready+0x27c>)
		receive_response("Check SIM\n");
 80014f0:	4f88      	ldr	r7, [pc, #544]	@ (8001714 <check_SIM_ready+0x29c>)
	receive_response("Check MODEL IDENTIFICATION\n");
 80014f2:	f7ff fdb1 	bl	8001058 <receive_response>
	osDelay(100);
 80014f6:	2064      	movs	r0, #100	@ 0x64
 80014f8:	f006 fc8e 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80014fc:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001500:	2100      	movs	r1, #0
 8001502:	487c      	ldr	r0, [pc, #496]	@ (80016f4 <check_SIM_ready+0x27c>)
 8001504:	f00a fa42 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001508:	f7ff fd8a 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CHECK_SIM_READY);
 800150c:	4882      	ldr	r0, [pc, #520]	@ (8001718 <check_SIM_ready+0x2a0>)
 800150e:	f7ff fd77 	bl	8001000 <send_AT_command>
	osDelay(100);
 8001512:	2064      	movs	r0, #100	@ 0x64
 8001514:	f006 fc80 	bl	8007e18 <osDelay>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001518:	2405      	movs	r4, #5
 800151a:	4631      	mov	r1, r6
 800151c:	4628      	mov	r0, r5
 800151e:	f00a fa85 	bl	800ba2c <strstr>
 8001522:	2800      	cmp	r0, #0
 8001524:	f000 80be 	beq.w	80016a4 <check_SIM_ready+0x22c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	receive_response("Check SIM\n");
 8001528:	487a      	ldr	r0, [pc, #488]	@ (8001714 <check_SIM_ready+0x29c>)
	count_check_sim = 0;


	//GET SIM CCID
	send_AT_command(GET_SIM_CCID);
	while(strstr((char *) response, "+QCCID:") == NULL){
 800152a:	4e7c      	ldr	r6, [pc, #496]	@ (800171c <check_SIM_ready+0x2a4>)
 800152c:	4d71      	ldr	r5, [pc, #452]	@ (80016f4 <check_SIM_ready+0x27c>)
		receive_response("Check SIM CCID\n");
 800152e:	4f7c      	ldr	r7, [pc, #496]	@ (8001720 <check_SIM_ready+0x2a8>)
	receive_response("Check SIM\n");
 8001530:	f7ff fd92 	bl	8001058 <receive_response>
	osDelay(100);
 8001534:	2064      	movs	r0, #100	@ 0x64
 8001536:	f006 fc6f 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800153a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800153e:	2100      	movs	r1, #0
 8001540:	486c      	ldr	r0, [pc, #432]	@ (80016f4 <check_SIM_ready+0x27c>)
 8001542:	f00a fa23 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001546:	f7ff fd6b 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	osDelay(100);
 800154a:	2064      	movs	r0, #100	@ 0x64
 800154c:	f006 fc64 	bl	8007e18 <osDelay>
	send_AT_command(GET_SIM_CCID);
 8001550:	4874      	ldr	r0, [pc, #464]	@ (8001724 <check_SIM_ready+0x2ac>)
 8001552:	f7ff fd55 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, "+QCCID:") == NULL){
 8001556:	2405      	movs	r4, #5
 8001558:	4631      	mov	r1, r6
 800155a:	4628      	mov	r0, r5
 800155c:	f00a fa66 	bl	800ba2c <strstr>
 8001560:	2800      	cmp	r0, #0
 8001562:	f000 80b3 	beq.w	80016cc <check_SIM_ready+0x254>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	receive_response("Check SIM CCID\n");
 8001566:	486e      	ldr	r0, [pc, #440]	@ (8001720 <check_SIM_ready+0x2a8>)
	send_AT_command(CONFIGURE_CS_SERVICE);
	char *first_pointer = NULL;
	char *second_pointer = NULL;
	receive_response("Configuring Network Registration Status (CS Service)");
	while (first_pointer == NULL || second_pointer == NULL){
		send_AT_command("AT+CREG?\r\n");
 8001568:	4d6f      	ldr	r5, [pc, #444]	@ (8001728 <check_SIM_ready+0x2b0>)
		osDelay(150);
		receive_response("Check Network Registration Status (CS Service)\n");
 800156a:	4e70      	ldr	r6, [pc, #448]	@ (800172c <check_SIM_ready+0x2b4>)
		osDelay(1000);
		osDelay(300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 800156c:	4c60      	ldr	r4, [pc, #384]	@ (80016f0 <check_SIM_ready+0x278>)
	receive_response("Check SIM CCID\n");
 800156e:	f7ff fd73 	bl	8001058 <receive_response>
	osDelay(100);
 8001572:	2064      	movs	r0, #100	@ 0x64
 8001574:	f006 fc50 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001578:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800157c:	2100      	movs	r1, #0
 800157e:	485d      	ldr	r0, [pc, #372]	@ (80016f4 <check_SIM_ready+0x27c>)
 8001580:	f00a fa04 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001584:	f7ff fd4c 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CONFIGURE_CS_SERVICE);
 8001588:	4869      	ldr	r0, [pc, #420]	@ (8001730 <check_SIM_ready+0x2b8>)
 800158a:	f7ff fd39 	bl	8001000 <send_AT_command>
	receive_response("Configuring Network Registration Status (CS Service)");
 800158e:	4869      	ldr	r0, [pc, #420]	@ (8001734 <check_SIM_ready+0x2bc>)
 8001590:	f7ff fd62 	bl	8001058 <receive_response>
		send_AT_command("AT+CREG?\r\n");
 8001594:	4628      	mov	r0, r5
 8001596:	f7ff fd33 	bl	8001000 <send_AT_command>
		osDelay(150);
 800159a:	2096      	movs	r0, #150	@ 0x96
 800159c:	f006 fc3c 	bl	8007e18 <osDelay>
		receive_response("Check Network Registration Status (CS Service)\n");
 80015a0:	4630      	mov	r0, r6
 80015a2:	f7ff fd59 	bl	8001058 <receive_response>
		osDelay(1000);
 80015a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015aa:	f006 fc35 	bl	8007e18 <osDelay>
		osDelay(300);
 80015ae:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80015b2:	f006 fc31 	bl	8007e18 <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80015b6:	484f      	ldr	r0, [pc, #316]	@ (80016f4 <check_SIM_ready+0x27c>)
 80015b8:	4621      	mov	r1, r4
 80015ba:	f00a fa37 	bl	800ba2c <strstr>
		if(first_pointer != NULL){
 80015be:	2800      	cmp	r0, #0
 80015c0:	d0e8      	beq.n	8001594 <check_SIM_ready+0x11c>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 80015c2:	4621      	mov	r1, r4
 80015c4:	3001      	adds	r0, #1
 80015c6:	f00a fa31 	bl	800ba2c <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 80015ca:	2800      	cmp	r0, #0
 80015cc:	d0e2      	beq.n	8001594 <check_SIM_ready+0x11c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	osDelay(100);
 80015ce:	2064      	movs	r0, #100	@ 0x64
 80015d0:	f006 fc22 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80015d4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80015d8:	2100      	movs	r1, #0
 80015da:	4846      	ldr	r0, [pc, #280]	@ (80016f4 <check_SIM_ready+0x27c>)
	send_AT_command(CONFIGURE_PS_SERVICE);
	first_pointer = NULL;
	second_pointer = NULL;
	receive_response("Configuring Network Registration Status (PS Service)");
	while (first_pointer == NULL || second_pointer == NULL){
		send_AT_command("AT+CGREG?\r\n");
 80015dc:	4d56      	ldr	r5, [pc, #344]	@ (8001738 <check_SIM_ready+0x2c0>)
		osDelay(150);
		receive_response("Check Network Registration Status (PS Service)\n");
 80015de:	4e57      	ldr	r6, [pc, #348]	@ (800173c <check_SIM_ready+0x2c4>)
		osDelay(1000);
		osDelay(300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80015e0:	4c43      	ldr	r4, [pc, #268]	@ (80016f0 <check_SIM_ready+0x278>)
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80015e2:	f00a f9d3 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 80015e6:	f7ff fd1b 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CONFIGURE_PS_SERVICE);
 80015ea:	4855      	ldr	r0, [pc, #340]	@ (8001740 <check_SIM_ready+0x2c8>)
 80015ec:	f7ff fd08 	bl	8001000 <send_AT_command>
	receive_response("Configuring Network Registration Status (PS Service)");
 80015f0:	4854      	ldr	r0, [pc, #336]	@ (8001744 <check_SIM_ready+0x2cc>)
 80015f2:	f7ff fd31 	bl	8001058 <receive_response>
		send_AT_command("AT+CGREG?\r\n");
 80015f6:	4628      	mov	r0, r5
 80015f8:	f7ff fd02 	bl	8001000 <send_AT_command>
		osDelay(150);
 80015fc:	2096      	movs	r0, #150	@ 0x96
 80015fe:	f006 fc0b 	bl	8007e18 <osDelay>
		receive_response("Check Network Registration Status (PS Service)\n");
 8001602:	4630      	mov	r0, r6
 8001604:	f7ff fd28 	bl	8001058 <receive_response>
		osDelay(1000);
 8001608:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800160c:	f006 fc04 	bl	8007e18 <osDelay>
		osDelay(300);
 8001610:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8001614:	f006 fc00 	bl	8007e18 <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 8001618:	4836      	ldr	r0, [pc, #216]	@ (80016f4 <check_SIM_ready+0x27c>)
 800161a:	4621      	mov	r1, r4
 800161c:	f00a fa06 	bl	800ba2c <strstr>
		if(first_pointer != NULL){
 8001620:	2800      	cmp	r0, #0
 8001622:	d0e8      	beq.n	80015f6 <check_SIM_ready+0x17e>
			second_pointer = strstr(first_pointer + 1, CHECK_RESPONSE);
 8001624:	4621      	mov	r1, r4
 8001626:	3001      	adds	r0, #1
 8001628:	f00a fa00 	bl	800ba2c <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 800162c:	2800      	cmp	r0, #0
 800162e:	d0e2      	beq.n	80015f6 <check_SIM_ready+0x17e>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
	}
	osDelay(100);
 8001630:	2064      	movs	r0, #100	@ 0x64
 8001632:	f006 fbf1 	bl	8007e18 <osDelay>
	receive_response("Check Network Registration Status (PS Service)\n");
 8001636:	4841      	ldr	r0, [pc, #260]	@ (800173c <check_SIM_ready+0x2c4>)
	count_check_sim = 0;


	//CHECK SIGNAL QUALITY
	send_AT_command(CHECK_SIGNAL_QUALITY);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001638:	4d2d      	ldr	r5, [pc, #180]	@ (80016f0 <check_SIM_ready+0x278>)
 800163a:	4c2e      	ldr	r4, [pc, #184]	@ (80016f4 <check_SIM_ready+0x27c>)
		receive_response("Check Signal Quality Report\n");
 800163c:	4e42      	ldr	r6, [pc, #264]	@ (8001748 <check_SIM_ready+0x2d0>)
	receive_response("Check Network Registration Status (PS Service)\n");
 800163e:	f7ff fd0b 	bl	8001058 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001642:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001646:	2100      	movs	r1, #0
 8001648:	482a      	ldr	r0, [pc, #168]	@ (80016f4 <check_SIM_ready+0x27c>)
 800164a:	f00a f99f 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 800164e:	f7ff fce7 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	send_AT_command(CHECK_SIGNAL_QUALITY);
 8001652:	483e      	ldr	r0, [pc, #248]	@ (800174c <check_SIM_ready+0x2d4>)
 8001654:	f7ff fcd4 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001658:	4629      	mov	r1, r5
 800165a:	4620      	mov	r0, r4
 800165c:	f00a f9e6 	bl	800ba2c <strstr>
 8001660:	2800      	cmp	r0, #0
 8001662:	d03e      	beq.n	80016e2 <check_SIM_ready+0x26a>
	}
	receive_response("Check Signal Quality Report\n");
 8001664:	4838      	ldr	r0, [pc, #224]	@ (8001748 <check_SIM_ready+0x2d0>)
 8001666:	f7ff fcf7 	bl	8001058 <receive_response>
	osDelay(100);
 800166a:	2064      	movs	r0, #100	@ 0x64
 800166c:	f006 fbd4 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001670:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001674:	2100      	movs	r1, #0
 8001676:	481f      	ldr	r0, [pc, #124]	@ (80016f4 <check_SIM_ready+0x27c>)
 8001678:	f00a f988 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 800167c:	f7ff fcd0 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	


	return 1;
 8001680:	2001      	movs	r0, #1
 8001682:	e022      	b.n	80016ca <check_SIM_ready+0x252>
		receive_response("Check IMEI-0:\n");
 8001684:	4630      	mov	r0, r6
 8001686:	f7ff fce7 	bl	8001058 <receive_response>
		osDelay(1000);
 800168a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800168e:	f006 fbc3 	bl	8007e18 <osDelay>
 8001692:	e6f8      	b.n	8001486 <check_SIM_ready+0xe>
		receive_response("Check MODEL IDENTIFICATION\n");
 8001694:	4630      	mov	r0, r6
 8001696:	f7ff fcdf 	bl	8001058 <receive_response>
		osDelay(1000);
 800169a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800169e:	f006 fbbb 	bl	8007e18 <osDelay>
 80016a2:	e71b      	b.n	80014dc <check_SIM_ready+0x64>
		receive_response("Check SIM\n");
 80016a4:	4638      	mov	r0, r7
 80016a6:	f7ff fcd7 	bl	8001058 <receive_response>
		osDelay(1000);
 80016aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016ae:	f006 fbb3 	bl	8007e18 <osDelay>
		if (count_check_sim >= 5){
 80016b2:	3c01      	subs	r4, #1
 80016b4:	f47f af31 	bne.w	800151a <check_SIM_ready+0xa2>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80016b8:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80016bc:	2100      	movs	r1, #0
 80016be:	480d      	ldr	r0, [pc, #52]	@ (80016f4 <check_SIM_ready+0x27c>)
 80016c0:	f00a f964 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 80016c4:	f7ff fcac 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			return 0;
 80016c8:	2000      	movs	r0, #0
}
 80016ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		receive_response("Check SIM CCID\n");
 80016cc:	4638      	mov	r0, r7
 80016ce:	f7ff fcc3 	bl	8001058 <receive_response>
		osDelay(1000);
 80016d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016d6:	f006 fb9f 	bl	8007e18 <osDelay>
		if (count_check_sim >= TIME_LIMIT){
 80016da:	3c01      	subs	r4, #1
 80016dc:	f47f af3c 	bne.w	8001558 <check_SIM_ready+0xe0>
 80016e0:	e7ea      	b.n	80016b8 <check_SIM_ready+0x240>
		receive_response("Check Signal Quality Report\n");
 80016e2:	4630      	mov	r0, r6
 80016e4:	f7ff fcb8 	bl	8001058 <receive_response>
 80016e8:	e7b6      	b.n	8001658 <check_SIM_ready+0x1e0>
 80016ea:	bf00      	nop
 80016ec:	0800fb1e 	.word	0x0800fb1e
 80016f0:	0800fa6a 	.word	0x0800fa6a
 80016f4:	20000c38 	.word	0x20000c38
 80016f8:	0800fb2a 	.word	0x0800fb2a
 80016fc:	0800fb5c 	.word	0x0800fb5c
 8001700:	20000bb8 	.word	0x20000bb8
 8001704:	0800fb39 	.word	0x0800fb39
 8001708:	200011d0 	.word	0x200011d0
 800170c:	0801028b 	.word	0x0801028b
 8001710:	0800fb52 	.word	0x0800fb52
 8001714:	0800fb83 	.word	0x0800fb83
 8001718:	0800fb78 	.word	0x0800fb78
 800171c:	0800fba9 	.word	0x0800fba9
 8001720:	0800fb99 	.word	0x0800fb99
 8001724:	0800fb8e 	.word	0x0800fb8e
 8001728:	0800fbf2 	.word	0x0800fbf2
 800172c:	0800fbfd 	.word	0x0800fbfd
 8001730:	0800fbb1 	.word	0x0800fbb1
 8001734:	0800fbbd 	.word	0x0800fbbd
 8001738:	0800fc6f 	.word	0x0800fc6f
 800173c:	0800fc7b 	.word	0x0800fc7b
 8001740:	0800fc2d 	.word	0x0800fc2d
 8001744:	0800fc3a 	.word	0x0800fc3a
 8001748:	0800fcb4 	.word	0x0800fcb4
 800174c:	0800fcab 	.word	0x0800fcab

08001750 <check_configure_APN>:

void check_configure_APN(){
 8001750:	b508      	push	{r3, lr}
	send_AT_command(CHECK_CONFIGURE_APN);
 8001752:	4805      	ldr	r0, [pc, #20]	@ (8001768 <check_configure_APN+0x18>)
 8001754:	f7ff fc54 	bl	8001000 <send_AT_command>
	osDelay(150);
 8001758:	2096      	movs	r0, #150	@ 0x96
 800175a:	f006 fb5d 	bl	8007e18 <osDelay>
	receive_response("Check Configuring APN\n");
}
 800175e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	receive_response("Check Configuring APN\n");
 8001762:	4802      	ldr	r0, [pc, #8]	@ (800176c <check_configure_APN+0x1c>)
 8001764:	f7ff bc78 	b.w	8001058 <receive_response>
 8001768:	0800fcd1 	.word	0x0800fcd1
 800176c:	0800fcdf 	.word	0x0800fcdf

08001770 <configure_APN>:

int configure_APN(int context_id){
 8001770:	b530      	push	{r4, r5, lr}
 8001772:	b0c7      	sub	sp, #284	@ 0x11c
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 8001774:	2200      	movs	r2, #0
 8001776:	9204      	str	r2, [sp, #16]
 8001778:	4a16      	ldr	r2, [pc, #88]	@ (80017d4 <configure_APN+0x64>)
	char *first_pointer = NULL;
	char *second_pointer = NULL; 	
	while (first_pointer == NULL || second_pointer == NULL){
		check_configure_APN();
		osDelay(1300);
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 800177a:	4c17      	ldr	r4, [pc, #92]	@ (80017d8 <configure_APN+0x68>)
 800177c:	4d17      	ldr	r5, [pc, #92]	@ (80017dc <configure_APN+0x6c>)
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 800177e:	e9cd 2202 	strd	r2, r2, [sp, #8]
 8001782:	4a17      	ldr	r2, [pc, #92]	@ (80017e0 <configure_APN+0x70>)
 8001784:	9201      	str	r2, [sp, #4]
 8001786:	2201      	movs	r2, #1
int configure_APN(int context_id){
 8001788:	4603      	mov	r3, r0
	snprintf((char *)command, sizeof(command), "AT+QICSGP=%d,%d,\"%s\",\"%s\",\"%s\",%d,0\r\n", context_id, 1, APN_NAME, APN_USERNAME, APN_PASSWD, APN_AUTHEN);
 800178a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800178e:	9200      	str	r2, [sp, #0]
 8001790:	a806      	add	r0, sp, #24
 8001792:	4a14      	ldr	r2, [pc, #80]	@ (80017e4 <configure_APN+0x74>)
 8001794:	f009 fffe 	bl	800b794 <sniprintf>
	send_AT_command((char*)command);
 8001798:	a806      	add	r0, sp, #24
 800179a:	f7ff fc31 	bl	8001000 <send_AT_command>
	osDelay(150);
 800179e:	2096      	movs	r0, #150	@ 0x96
 80017a0:	f006 fb3a 	bl	8007e18 <osDelay>
	receive_response("CONFIGURE APN\n");
 80017a4:	4810      	ldr	r0, [pc, #64]	@ (80017e8 <configure_APN+0x78>)
 80017a6:	f7ff fc57 	bl	8001058 <receive_response>
		check_configure_APN();
 80017aa:	f7ff ffd1 	bl	8001750 <check_configure_APN>
		osDelay(1300);
 80017ae:	f240 5014 	movw	r0, #1300	@ 0x514
 80017b2:	f006 fb31 	bl	8007e18 <osDelay>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80017b6:	4908      	ldr	r1, [pc, #32]	@ (80017d8 <configure_APN+0x68>)
 80017b8:	4628      	mov	r0, r5
 80017ba:	f00a f937 	bl	800ba2c <strstr>
		if(first_pointer != NULL){
 80017be:	2800      	cmp	r0, #0
 80017c0:	d0f3      	beq.n	80017aa <configure_APN+0x3a>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 80017c2:	4621      	mov	r1, r4
 80017c4:	3001      	adds	r0, #1
 80017c6:	f00a f931 	bl	800ba2c <strstr>
	while (first_pointer == NULL || second_pointer == NULL){
 80017ca:	2800      	cmp	r0, #0
 80017cc:	d0ed      	beq.n	80017aa <configure_APN+0x3a>
		}
	}
	return 1;
}
 80017ce:	2001      	movs	r0, #1
 80017d0:	b047      	add	sp, #284	@ 0x11c
 80017d2:	bd30      	pop	{r4, r5, pc}
 80017d4:	08010a1b 	.word	0x08010a1b
 80017d8:	0800fa6a 	.word	0x0800fa6a
 80017dc:	20000c38 	.word	0x20000c38
 80017e0:	0800fd1c 	.word	0x0800fd1c
 80017e4:	0800fcf6 	.word	0x0800fcf6
 80017e8:	0800fd26 	.word	0x0800fd26

080017ec <check_activate_context>:

void check_activate_context(){
 80017ec:	b500      	push	{lr}
 80017ee:	b0a1      	sub	sp, #132	@ 0x84
	uint8_t command[128];
	snprintf((char *)command, sizeof(command), CHECK_ACTIVATE_CONTEXT);
 80017f0:	4906      	ldr	r1, [pc, #24]	@ (800180c <check_activate_context+0x20>)
 80017f2:	4668      	mov	r0, sp
 80017f4:	f00a ff16 	bl	800c624 <strcpy>
	send_AT_command((char*)command);
 80017f8:	4668      	mov	r0, sp
 80017fa:	f7ff fc01 	bl	8001000 <send_AT_command>
	receive_response("CHECK Activate CONTEXT\n");
 80017fe:	4804      	ldr	r0, [pc, #16]	@ (8001810 <check_activate_context+0x24>)
 8001800:	f7ff fc2a 	bl	8001058 <receive_response>
}
 8001804:	b021      	add	sp, #132	@ 0x84
 8001806:	f85d fb04 	ldr.w	pc, [sp], #4
 800180a:	bf00      	nop
 800180c:	0800fd35 	.word	0x0800fd35
 8001810:	0800fd41 	.word	0x0800fd41

08001814 <activate_context>:
//		// Wait until the counter reaches 1000
//		while (__HAL_TIM_GET_COUNTER(&htim3) < 1000);
//	}
//	is_40s = 1;
//}
int activate_context(int context_id){
 8001814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001818:	b0a0      	sub	sp, #128	@ 0x80
 800181a:	4603      	mov	r3, r0
	uint8_t command[128];
	snprintf((char *)command, sizeof(command), "AT+QIACT=%d\r\n", context_id);
 800181c:	4a2c      	ldr	r2, [pc, #176]	@ (80018d0 <activate_context+0xbc>)
		if(count_check >= 50){
			count_check = 0;
//			return 0;
			break;
		}
		if (strstr((char*)response, "ERROR") != NULL){
 800181e:	4f2d      	ldr	r7, [pc, #180]	@ (80018d4 <activate_context+0xc0>)
 8001820:	4e2d      	ldr	r6, [pc, #180]	@ (80018d8 <activate_context+0xc4>)
			count_error = 0;
//			return 0;
			break;
		}

		receive_response("Check Activate Context\r\n");
 8001822:	f8df 80c0 	ldr.w	r8, [pc, #192]	@ 80018e4 <activate_context+0xd0>
	snprintf((char *)command, sizeof(command), "AT+QIACT=%d\r\n", context_id);
 8001826:	2180      	movs	r1, #128	@ 0x80
 8001828:	4668      	mov	r0, sp
 800182a:	f009 ffb3 	bl	800b794 <sniprintf>
	send_AT_command((char*)command);
 800182e:	4668      	mov	r0, sp
 8001830:	f7ff fbe6 	bl	8001000 <send_AT_command>
	osDelay(150);
 8001834:	2096      	movs	r0, #150	@ 0x96
 8001836:	f006 faef 	bl	8007e18 <osDelay>
	receive_response("Activate Context\r\n");
 800183a:	4828      	ldr	r0, [pc, #160]	@ (80018dc <activate_context+0xc8>)
 800183c:	f7ff fc0c 	bl	8001058 <receive_response>
 8001840:	2533      	movs	r5, #51	@ 0x33
	int count_error = 0;
 8001842:	2400      	movs	r4, #0
		check_activate_context();
 8001844:	f7ff ffd2 	bl	80017ec <check_activate_context>
		osDelay(300);
 8001848:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800184c:	f006 fae4 	bl	8007e18 <osDelay>
		if(count_check >= 50){
 8001850:	3d01      	subs	r5, #1
 8001852:	d021      	beq.n	8001898 <activate_context+0x84>
		if (strstr((char*)response, "ERROR") != NULL){
 8001854:	4639      	mov	r1, r7
 8001856:	4630      	mov	r0, r6
 8001858:	f00a f8e8 	bl	800ba2c <strstr>
 800185c:	b340      	cbz	r0, 80018b0 <activate_context+0x9c>
			osDelay(500);
 800185e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001862:	f006 fad9 	bl	8007e18 <osDelay>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001866:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800186a:	2100      	movs	r1, #0
 800186c:	4630      	mov	r0, r6
 800186e:	f00a f88d 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 8001872:	f7ff fbd5 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			send_AT_command((char *) command);
 8001876:	4668      	mov	r0, sp
 8001878:	f7ff fbc2 	bl	8001000 <send_AT_command>
			count_error++;
 800187c:	3401      	adds	r4, #1
			osDelay(200);
 800187e:	20c8      	movs	r0, #200	@ 0xc8
 8001880:	f006 faca 	bl	8007e18 <osDelay>
		if(count_error >= 3){
 8001884:	2c03      	cmp	r4, #3
 8001886:	d113      	bne.n	80018b0 <activate_context+0x9c>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001888:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800188c:	2100      	movs	r1, #0
 800188e:	4812      	ldr	r0, [pc, #72]	@ (80018d8 <activate_context+0xc4>)
 8001890:	f00a f87c 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 8001894:	f7ff fbc4 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
		}
		count_check++;
	}
//	HAL_TIM_Base_Start(&htim3);
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001898:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800189c:	2100      	movs	r1, #0
 800189e:	480e      	ldr	r0, [pc, #56]	@ (80018d8 <activate_context+0xc4>)
 80018a0:	f00a f874 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 80018a4:	f7ff fbbc 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	return 1;
}
 80018a8:	2001      	movs	r0, #1
 80018aa:	b020      	add	sp, #128	@ 0x80
 80018ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		receive_response("Check Activate Context\r\n");
 80018b0:	4640      	mov	r0, r8
 80018b2:	f7ff fbd1 	bl	8001058 <receive_response>
		first_pointer = strstr((char*)response, CHECK_RESPONSE);
 80018b6:	490a      	ldr	r1, [pc, #40]	@ (80018e0 <activate_context+0xcc>)
 80018b8:	4630      	mov	r0, r6
 80018ba:	f00a f8b7 	bl	800ba2c <strstr>
		if(first_pointer != NULL){
 80018be:	2800      	cmp	r0, #0
 80018c0:	d0c0      	beq.n	8001844 <activate_context+0x30>
			second_pointer = strstr(first_pointer+1, CHECK_RESPONSE);
 80018c2:	4907      	ldr	r1, [pc, #28]	@ (80018e0 <activate_context+0xcc>)
 80018c4:	3001      	adds	r0, #1
 80018c6:	f00a f8b1 	bl	800ba2c <strstr>
	while ((first_pointer == NULL || second_pointer == NULL)){
 80018ca:	2800      	cmp	r0, #0
 80018cc:	d0ba      	beq.n	8001844 <activate_context+0x30>
 80018ce:	e7e3      	b.n	8001898 <activate_context+0x84>
 80018d0:	0800fd59 	.word	0x0800fd59
 80018d4:	0800fd67 	.word	0x0800fd67
 80018d8:	20000c38 	.word	0x20000c38
 80018dc:	0800fd73 	.word	0x0800fd73
 80018e0:	0800fa6a 	.word	0x0800fa6a
 80018e4:	0800fd6d 	.word	0x0800fd6d

080018e8 <deactivate_context>:

int deactivate_context(int context_id){
 80018e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ea:	4604      	mov	r4, r0
 80018ec:	b0a1      	sub	sp, #132	@ 0x84
	uint8_t command[128];
	int count_check = 0;
	osDelay(100);
 80018ee:	2064      	movs	r0, #100	@ 0x64
 80018f0:	f006 fa92 	bl	8007e18 <osDelay>
	snprintf((char *)command, sizeof(command), "AT+QIDEACT=%d\r\n", context_id);
 80018f4:	4623      	mov	r3, r4
 80018f6:	4a1d      	ldr	r2, [pc, #116]	@ (800196c <deactivate_context+0x84>)
	send_AT_command((char*)command);
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 80018f8:	4e1d      	ldr	r6, [pc, #116]	@ (8001970 <deactivate_context+0x88>)
 80018fa:	4d1e      	ldr	r5, [pc, #120]	@ (8001974 <deactivate_context+0x8c>)
		receive_response("DEACTIVATE CONTEXT\n");
 80018fc:	4f1e      	ldr	r7, [pc, #120]	@ (8001978 <deactivate_context+0x90>)
	snprintf((char *)command, sizeof(command), "AT+QIDEACT=%d\r\n", context_id);
 80018fe:	2180      	movs	r1, #128	@ 0x80
 8001900:	4668      	mov	r0, sp
 8001902:	f009 ff47 	bl	800b794 <sniprintf>
	send_AT_command((char*)command);
 8001906:	4668      	mov	r0, sp
 8001908:	f7ff fb7a 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800190c:	2415      	movs	r4, #21
 800190e:	4631      	mov	r1, r6
 8001910:	4628      	mov	r0, r5
 8001912:	f00a f88b 	bl	800ba2c <strstr>
 8001916:	b178      	cbz	r0, 8001938 <deactivate_context+0x50>
			return 0;
		}
		count_check++;
		osDelay(1200);
	}
	receive_response("DEACTIVATE CONTEXT\n");
 8001918:	4817      	ldr	r0, [pc, #92]	@ (8001978 <deactivate_context+0x90>)
 800191a:	f7ff fb9d 	bl	8001058 <receive_response>
	osDelay(100);
 800191e:	2064      	movs	r0, #100	@ 0x64
 8001920:	f006 fa7a 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001924:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001928:	2100      	movs	r1, #0
 800192a:	4812      	ldr	r0, [pc, #72]	@ (8001974 <deactivate_context+0x8c>)
 800192c:	f00a f82e 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001930:	f7ff fb76 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001934:	2001      	movs	r0, #1
 8001936:	e010      	b.n	800195a <deactivate_context+0x72>
		receive_response("DEACTIVATE CONTEXT\n");
 8001938:	4638      	mov	r0, r7
 800193a:	f7ff fb8d 	bl	8001058 <receive_response>
		if (strstr((char *) response, "ERROR") != NULL){
 800193e:	490f      	ldr	r1, [pc, #60]	@ (800197c <deactivate_context+0x94>)
 8001940:	4628      	mov	r0, r5
 8001942:	f00a f873 	bl	800ba2c <strstr>
 8001946:	b150      	cbz	r0, 800195e <deactivate_context+0x76>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001948:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800194c:	2100      	movs	r1, #0
 800194e:	4809      	ldr	r0, [pc, #36]	@ (8001974 <deactivate_context+0x8c>)
 8001950:	f00a f81c 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 8001954:	f7ff fb64 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001958:	2000      	movs	r0, #0
}
 800195a:	b021      	add	sp, #132	@ 0x84
 800195c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(count_check >= 20){
 800195e:	3c01      	subs	r4, #1
 8001960:	d0f2      	beq.n	8001948 <deactivate_context+0x60>
		osDelay(1200);
 8001962:	f44f 6096 	mov.w	r0, #1200	@ 0x4b0
 8001966:	f006 fa57 	bl	8007e18 <osDelay>
 800196a:	e7d0      	b.n	800190e <deactivate_context+0x26>
 800196c:	0800fd86 	.word	0x0800fd86
 8001970:	0800fa6a 	.word	0x0800fa6a
 8001974:	20000c38 	.word	0x20000c38
 8001978:	0800fd96 	.word	0x0800fd96
 800197c:	0800fd67 	.word	0x0800fd67

08001980 <open_socket_service>:


int open_socket_service(int context_id, int connect_id, int local_port, int access_mode){
 8001980:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001984:	b0e6      	sub	sp, #408	@ 0x198
	const int timeout_seconds = 50; // Receive response each second
	//TODO: CHANGE timeout to 150 after testing
	int elapsed_time_ms = 0;
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 8001986:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800198a:	f241 3397 	movw	r3, #5015	@ 0x1397
 800198e:	9303      	str	r3, [sp, #12]
 8001990:	4b4c      	ldr	r3, [pc, #304]	@ (8001ac4 <open_socket_service+0x144>)
 8001992:	9302      	str	r3, [sp, #8]
 8001994:	4b4c      	ldr	r3, [pc, #304]	@ (8001ac8 <open_socket_service+0x148>)
 8001996:	4a4d      	ldr	r2, [pc, #308]	@ (8001acc <open_socket_service+0x14c>)
	int count_error = 0;
	uart_transmit_string(&huart1, (uint8_t *) "Init start TIME\n");
//	while(elapsed_time_ms < timeout_seconds){
	while(first_pointer == NULL && elapsed_time_ms < timeout_seconds){
		char output_elapsed[128];
		receive_response("Check OPEN socket service: \r\n");
 8001998:	f8df 9148 	ldr.w	r9, [pc, #328]	@ 8001ae4 <open_socket_service+0x164>
		if (strstr((char *) response, "ERROR") != NULL){
 800199c:	f8df a154 	ldr.w	sl, [pc, #340]	@ 8001af4 <open_socket_service+0x174>
 80019a0:	f8df 8134 	ldr.w	r8, [pc, #308]	@ 8001ad8 <open_socket_service+0x158>
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 80019a4:	e9cd 1300 	strd	r1, r3, [sp]
int open_socket_service(int context_id, int connect_id, int local_port, int access_mode){
 80019a8:	460c      	mov	r4, r1
	snprintf((char *)command, sizeof(command), "AT+QIOPEN=%d,%d,\"%s\",\"%s\",%d,%d,%d\r\n",context_id, connect_id, SERVICE_TYPE, IP_ADDRESS, REMOTE_PORT, local_port, access_mode);
 80019aa:	4603      	mov	r3, r0
 80019ac:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019b0:	a826      	add	r0, sp, #152	@ 0x98
 80019b2:	f009 feef 	bl	800b794 <sniprintf>
	send_AT_command((char *) command);
 80019b6:	a826      	add	r0, sp, #152	@ 0x98
 80019b8:	f7ff fb22 	bl	8001000 <send_AT_command>
	osDelay(100);
 80019bc:	2064      	movs	r0, #100	@ 0x64
 80019be:	f006 fa2b 	bl	8007e18 <osDelay>
	uart_transmit_string(&huart1, (uint8_t *) "Init start TIME\n");
 80019c2:	4943      	ldr	r1, [pc, #268]	@ (8001ad0 <open_socket_service+0x150>)
 80019c4:	4843      	ldr	r0, [pc, #268]	@ (8001ad4 <open_socket_service+0x154>)
 80019c6:	f003 f8cf 	bl	8004b68 <uart_transmit_string>
	int count_error = 0;
 80019ca:	2700      	movs	r7, #0
	int elapsed_time_ms = 0;
 80019cc:	463e      	mov	r6, r7
		receive_response("Check OPEN socket service: \r\n");
 80019ce:	4648      	mov	r0, r9
 80019d0:	f7ff fb42 	bl	8001058 <receive_response>
		if (strstr((char *) response, "ERROR") != NULL){
 80019d4:	4651      	mov	r1, sl
 80019d6:	4640      	mov	r0, r8
 80019d8:	f00a f828 	bl	800ba2c <strstr>
 80019dc:	b1e8      	cbz	r0, 8001a1a <open_socket_service+0x9a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80019de:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80019e2:	2100      	movs	r1, #0
 80019e4:	4640      	mov	r0, r8
 80019e6:	f009 ffd1 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 80019ea:	f7ff fb19 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			count_error++;
			osDelay(500);
 80019ee:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80019f2:	f006 fa11 	bl	8007e18 <osDelay>
			count_error++;
 80019f6:	3701      	adds	r7, #1
			send_AT_command((char *) command);
 80019f8:	a826      	add	r0, sp, #152	@ 0x98
 80019fa:	f7ff fb01 	bl	8001000 <send_AT_command>
		}
		if(count_error >= 6){
 80019fe:	2f06      	cmp	r7, #6
 8001a00:	d10b      	bne.n	8001a1a <open_socket_service+0x9a>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a02:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001a06:	2100      	movs	r1, #0
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
		send_AT_command((char*) command);
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
			receive_response("Check SOCKET CONNECTION\n");
			if (strstr((char *) response, "ERROR") != NULL){
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a08:	4833      	ldr	r0, [pc, #204]	@ (8001ad8 <open_socket_service+0x158>)
 8001a0a:	f009 ffbf 	bl	800b98c <memset>
				SIM_UART_ReInitializeRxDMA();
 8001a0e:	f7ff fb07 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001a12:	2000      	movs	r0, #0
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
		SIM_UART_ReInitializeRxDMA();
		return 1;
	}
	else return 0;
}
 8001a14:	b066      	add	sp, #408	@ 0x198
 8001a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		first_pointer = strstr((char*)response, "+QIOPEN:");
 8001a1a:	4930      	ldr	r1, [pc, #192]	@ (8001adc <open_socket_service+0x15c>)
 8001a1c:	4640      	mov	r0, r8
 8001a1e:	f00a f805 	bl	800ba2c <strstr>
		elapsed_time_ms++;
 8001a22:	3601      	adds	r6, #1
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", elapsed_time_ms);
 8001a24:	4a2e      	ldr	r2, [pc, #184]	@ (8001ae0 <open_socket_service+0x160>)
		first_pointer = strstr((char*)response, "+QIOPEN:");
 8001a26:	4605      	mov	r5, r0
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", elapsed_time_ms);
 8001a28:	4633      	mov	r3, r6
 8001a2a:	2180      	movs	r1, #128	@ 0x80
 8001a2c:	a806      	add	r0, sp, #24
 8001a2e:	f009 feb1 	bl	800b794 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8001a32:	4828      	ldr	r0, [pc, #160]	@ (8001ad4 <open_socket_service+0x154>)
 8001a34:	a906      	add	r1, sp, #24
 8001a36:	f003 f897 	bl	8004b68 <uart_transmit_string>
		osDelay(1000);
 8001a3a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a3e:	f006 f9eb 	bl	8007e18 <osDelay>
	while(first_pointer == NULL && elapsed_time_ms < timeout_seconds){
 8001a42:	b90d      	cbnz	r5, 8001a48 <open_socket_service+0xc8>
 8001a44:	2e32      	cmp	r6, #50	@ 0x32
 8001a46:	d1c2      	bne.n	80019ce <open_socket_service+0x4e>
	receive_response("Check OPEN socket service: \r\n");
 8001a48:	4826      	ldr	r0, [pc, #152]	@ (8001ae4 <open_socket_service+0x164>)
 8001a4a:	f7ff fb05 	bl	8001058 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a4e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001a52:	2100      	movs	r1, #0
 8001a54:	4820      	ldr	r0, [pc, #128]	@ (8001ad8 <open_socket_service+0x158>)
 8001a56:	f009 ff99 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001a5a:	f7ff fae1 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	if(first_pointer != NULL)
 8001a5e:	2d00      	cmp	r5, #0
 8001a60:	d0d7      	beq.n	8001a12 <open_socket_service+0x92>
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
 8001a62:	4a21      	ldr	r2, [pc, #132]	@ (8001ae8 <open_socket_service+0x168>)
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001a64:	4e21      	ldr	r6, [pc, #132]	@ (8001aec <open_socket_service+0x16c>)
 8001a66:	4d1c      	ldr	r5, [pc, #112]	@ (8001ad8 <open_socket_service+0x158>)
			receive_response("Check SOCKET CONNECTION\n");
 8001a68:	4f21      	ldr	r7, [pc, #132]	@ (8001af0 <open_socket_service+0x170>)
		snprintf((char *)command, sizeof(command), "AT+QISTATE=1,%d\r\n",connect_id);
 8001a6a:	4623      	mov	r3, r4
 8001a6c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a70:	a826      	add	r0, sp, #152	@ 0x98
 8001a72:	f009 fe8f 	bl	800b794 <sniprintf>
		send_AT_command((char*) command);
 8001a76:	a826      	add	r0, sp, #152	@ 0x98
 8001a78:	f7ff fac2 	bl	8001000 <send_AT_command>
		while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001a7c:	4631      	mov	r1, r6
 8001a7e:	4628      	mov	r0, r5
 8001a80:	f009 ffd4 	bl	800ba2c <strstr>
 8001a84:	4604      	mov	r4, r0
 8001a86:	b160      	cbz	r0, 8001aa2 <open_socket_service+0x122>
		osDelay(100);
 8001a88:	2064      	movs	r0, #100	@ 0x64
 8001a8a:	f006 f9c5 	bl	8007e18 <osDelay>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001a8e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001a92:	2100      	movs	r1, #0
 8001a94:	4810      	ldr	r0, [pc, #64]	@ (8001ad8 <open_socket_service+0x158>)
 8001a96:	f009 ff79 	bl	800b98c <memset>
		SIM_UART_ReInitializeRxDMA();
 8001a9a:	f7ff fac1 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
		return 1;
 8001a9e:	2001      	movs	r0, #1
 8001aa0:	e7b8      	b.n	8001a14 <open_socket_service+0x94>
			receive_response("Check SOCKET CONNECTION\n");
 8001aa2:	4638      	mov	r0, r7
 8001aa4:	f7ff fad8 	bl	8001058 <receive_response>
			if (strstr((char *) response, "ERROR") != NULL){
 8001aa8:	4912      	ldr	r1, [pc, #72]	@ (8001af4 <open_socket_service+0x174>)
 8001aaa:	4628      	mov	r0, r5
 8001aac:	f009 ffbe 	bl	800ba2c <strstr>
 8001ab0:	b118      	cbz	r0, 8001aba <open_socket_service+0x13a>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001ab2:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001ab6:	4621      	mov	r1, r4
 8001ab8:	e7a6      	b.n	8001a08 <open_socket_service+0x88>
			osDelay(1000);
 8001aba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001abe:	f006 f9ab 	bl	8007e18 <osDelay>
 8001ac2:	e7db      	b.n	8001a7c <open_socket_service+0xfc>
 8001ac4:	0800fdcf 	.word	0x0800fdcf
 8001ac8:	0800fddd 	.word	0x0800fddd
 8001acc:	0800fdaa 	.word	0x0800fdaa
 8001ad0:	0800fde1 	.word	0x0800fde1
 8001ad4:	200011d0 	.word	0x200011d0
 8001ad8:	20000c38 	.word	0x20000c38
 8001adc:	0800fe10 	.word	0x0800fe10
 8001ae0:	0800fe19 	.word	0x0800fe19
 8001ae4:	0800fdf2 	.word	0x0800fdf2
 8001ae8:	0800fe2b 	.word	0x0800fe2b
 8001aec:	0800fa6a 	.word	0x0800fa6a
 8001af0:	0800fe3d 	.word	0x0800fe3d
 8001af4:	0800fd67 	.word	0x0800fd67

08001af8 <formatToHexString>:
	SIM_UART_ReInitializeRxDMA();
	return 1;
}

// Function to format data into a hex string
int formatToHexString( const uint8_t* data, int length, char* output, int max_len, int writeIndex) {
 8001af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    for (int i = 0; i < length; i++) {
 8001afc:	9c08      	ldr	r4, [sp, #32]
        if (writeIndex + 2 >= max_len) {
            // Prevent buffer overflow
            return -1;
        }
        sprintf(output + writeIndex, "%02X", data[i]);
 8001afe:	f8df a034 	ldr.w	sl, [pc, #52]	@ 8001b34 <formatToHexString+0x3c>
int formatToHexString( const uint8_t* data, int length, char* output, int max_len, int writeIndex) {
 8001b02:	4607      	mov	r7, r0
 8001b04:	460e      	mov	r6, r1
 8001b06:	4698      	mov	r8, r3
    for (int i = 0; i < length; i++) {
 8001b08:	2500      	movs	r5, #0
        sprintf(output + writeIndex, "%02X", data[i]);
 8001b0a:	f1a2 0902 	sub.w	r9, r2, #2
    for (int i = 0; i < length; i++) {
 8001b0e:	42b5      	cmp	r5, r6
 8001b10:	db02      	blt.n	8001b18 <formatToHexString+0x20>
        writeIndex += 2;
    }
    return writeIndex;
}
 8001b12:	4620      	mov	r0, r4
 8001b14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
        if (writeIndex + 2 >= max_len) {
 8001b18:	3402      	adds	r4, #2
 8001b1a:	4544      	cmp	r4, r8
 8001b1c:	da07      	bge.n	8001b2e <formatToHexString+0x36>
        sprintf(output + writeIndex, "%02X", data[i]);
 8001b1e:	5d7a      	ldrb	r2, [r7, r5]
 8001b20:	4651      	mov	r1, sl
 8001b22:	eb09 0004 	add.w	r0, r9, r4
 8001b26:	f009 fe69 	bl	800b7fc <siprintf>
    for (int i = 0; i < length; i++) {
 8001b2a:	3501      	adds	r5, #1
 8001b2c:	e7ef      	b.n	8001b0e <formatToHexString+0x16>
            return -1;
 8001b2e:	f04f 34ff 	mov.w	r4, #4294967295
 8001b32:	e7ee      	b.n	8001b12 <formatToHexString+0x1a>
 8001b34:	08010f44 	.word	0x08010f44

08001b38 <generateRegistrationMessage>:

int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001b38:	b573      	push	{r0, r1, r4, r5, r6, lr}
    int writeIndex = 0;
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001b3a:	2300      	movs	r3, #0
int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001b3c:	460c      	mov	r4, r1
 8001b3e:	4615      	mov	r5, r2
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	4613      	mov	r3, r2
 8001b44:	460a      	mov	r2, r1
 8001b46:	2101      	movs	r1, #1
int generateRegistrationMessage(const JT808_TerminalRegistration *data, char *hexString, int max_len) {
 8001b48:	4606      	mov	r6, r0
    writeIndex = formatToHexString(&(data->start_mask), sizeof(data->start_mask), hexString, max_len, writeIndex);
 8001b4a:	f7ff ffd5 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->message_type, sizeof(data->message_type), hexString, max_len, writeIndex);
 8001b4e:	462b      	mov	r3, r5
 8001b50:	9000      	str	r0, [sp, #0]
 8001b52:	4622      	mov	r2, r4
 8001b54:	2102      	movs	r1, #2
 8001b56:	1c70      	adds	r0, r6, #1
 8001b58:	f7ff ffce 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->message_length, sizeof(data->message_length), hexString, max_len, writeIndex);
 8001b5c:	462b      	mov	r3, r5
 8001b5e:	9000      	str	r0, [sp, #0]
 8001b60:	4622      	mov	r2, r4
 8001b62:	2102      	movs	r1, #2
 8001b64:	1cf0      	adds	r0, r6, #3
 8001b66:	f7ff ffc7 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->terminal_phone_number, sizeof(data->terminal_phone_number), hexString, max_len, writeIndex);
 8001b6a:	462b      	mov	r3, r5
 8001b6c:	9000      	str	r0, [sp, #0]
 8001b6e:	4622      	mov	r2, r4
 8001b70:	2106      	movs	r1, #6
 8001b72:	1d70      	adds	r0, r6, #5
 8001b74:	f7ff ffc0 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->message_serial_number, sizeof(data->message_serial_number), hexString, max_len, writeIndex);
 8001b78:	462b      	mov	r3, r5
 8001b7a:	9000      	str	r0, [sp, #0]
 8001b7c:	4622      	mov	r2, r4
 8001b7e:	2102      	movs	r1, #2
 8001b80:	f106 000b 	add.w	r0, r6, #11
 8001b84:	f7ff ffb8 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->province_ID, sizeof(data->province_ID), hexString, max_len, writeIndex);
 8001b88:	462b      	mov	r3, r5
 8001b8a:	9000      	str	r0, [sp, #0]
 8001b8c:	4622      	mov	r2, r4
 8001b8e:	2102      	movs	r1, #2
 8001b90:	f106 000d 	add.w	r0, r6, #13
 8001b94:	f7ff ffb0 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->city_ID, sizeof(data->city_ID), hexString, max_len, writeIndex);
 8001b98:	462b      	mov	r3, r5
 8001b9a:	9000      	str	r0, [sp, #0]
 8001b9c:	4622      	mov	r2, r4
 8001b9e:	2102      	movs	r1, #2
 8001ba0:	f106 000f 	add.w	r0, r6, #15
 8001ba4:	f7ff ffa8 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->manufacturer_ID, sizeof(data->manufacturer_ID), hexString, max_len, writeIndex);
 8001ba8:	462b      	mov	r3, r5
 8001baa:	9000      	str	r0, [sp, #0]
 8001bac:	4622      	mov	r2, r4
 8001bae:	2105      	movs	r1, #5
 8001bb0:	f106 0011 	add.w	r0, r6, #17
 8001bb4:	f7ff ffa0 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->terminal_type, sizeof(data->terminal_type), hexString, max_len, writeIndex);
 8001bb8:	462b      	mov	r3, r5
 8001bba:	9000      	str	r0, [sp, #0]
 8001bbc:	4622      	mov	r2, r4
 8001bbe:	2108      	movs	r1, #8
 8001bc0:	f106 0016 	add.w	r0, r6, #22
 8001bc4:	f7ff ff98 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->terminal_ID, sizeof(data->terminal_ID), hexString, max_len, writeIndex);
 8001bc8:	462b      	mov	r3, r5
 8001bca:	9000      	str	r0, [sp, #0]
 8001bcc:	4622      	mov	r2, r4
 8001bce:	2107      	movs	r1, #7
 8001bd0:	f106 001e 	add.w	r0, r6, #30
 8001bd4:	f7ff ff90 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(&(data->plate_color), sizeof(data->plate_color), hexString, max_len, writeIndex);
 8001bd8:	462b      	mov	r3, r5
 8001bda:	9000      	str	r0, [sp, #0]
 8001bdc:	4622      	mov	r2, r4
 8001bde:	2101      	movs	r1, #1
 8001be0:	f106 0025 	add.w	r0, r6, #37	@ 0x25
 8001be4:	f7ff ff88 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(data->plate_no, sizeof(data->plate_no), hexString, max_len, writeIndex);
 8001be8:	462b      	mov	r3, r5
 8001bea:	9000      	str	r0, [sp, #0]
 8001bec:	4622      	mov	r2, r4
 8001bee:	2114      	movs	r1, #20
 8001bf0:	f106 0026 	add.w	r0, r6, #38	@ 0x26
 8001bf4:	f7ff ff80 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(&(data->check_sum), sizeof(data->check_sum), hexString, max_len, writeIndex);
 8001bf8:	462b      	mov	r3, r5
 8001bfa:	9000      	str	r0, [sp, #0]
 8001bfc:	4622      	mov	r2, r4
 8001bfe:	2101      	movs	r1, #1
 8001c00:	f106 003a 	add.w	r0, r6, #58	@ 0x3a
 8001c04:	f7ff ff78 	bl	8001af8 <formatToHexString>
    writeIndex = formatToHexString(&(data->end_mask), sizeof(data->end_mask), hexString, max_len, writeIndex);
 8001c08:	462b      	mov	r3, r5
 8001c0a:	9000      	str	r0, [sp, #0]
 8001c0c:	4622      	mov	r2, r4
 8001c0e:	2101      	movs	r1, #1
 8001c10:	f106 003b 	add.w	r0, r6, #59	@ 0x3b
 8001c14:	f7ff ff70 	bl	8001af8 <formatToHexString>
    if (writeIndex < 0) {
        // Handle error in formatting
        return -1;
    }
    return writeIndex;
}
 8001c18:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8001c1c:	b002      	add	sp, #8
 8001c1e:	bd70      	pop	{r4, r5, r6, pc}

08001c20 <generateLocationInfoMessage>:

int generateLocationInfoMessage(const JT808_LocationInfoReport* report, char* hexString, int max_len) {
 8001c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001c24:	b0aa      	sub	sp, #168	@ 0xa8
   const uint8_t* fields[] = {
        &(report->start_mask), report->message_type, report->message_length,
 8001c26:	1c43      	adds	r3, r0, #1
   const uint8_t* fields[] = {
 8001c28:	9303      	str	r3, [sp, #12]
        &(report->start_mask), report->message_type, report->message_length,
 8001c2a:	1cc3      	adds	r3, r0, #3
   const uint8_t* fields[] = {
 8001c2c:	9304      	str	r3, [sp, #16]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001c2e:	1d43      	adds	r3, r0, #5
   const uint8_t* fields[] = {
 8001c30:	9305      	str	r3, [sp, #20]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001c32:	f100 030b 	add.w	r3, r0, #11
   const uint8_t* fields[] = {
 8001c36:	9306      	str	r3, [sp, #24]
        report->terminal_phone_number, report->terminal_serial_number, report->alarm,
 8001c38:	f100 030d 	add.w	r3, r0, #13
   const uint8_t* fields[] = {
 8001c3c:	9307      	str	r3, [sp, #28]
        report->status, report->latitude, report->longitude, report->altitude,
 8001c3e:	f100 0311 	add.w	r3, r0, #17
   const uint8_t* fields[] = {
 8001c42:	9308      	str	r3, [sp, #32]
        report->status, report->latitude, report->longitude, report->altitude,
 8001c44:	f100 0315 	add.w	r3, r0, #21
   const uint8_t* fields[] = {
 8001c48:	9309      	str	r3, [sp, #36]	@ 0x24
        report->status, report->latitude, report->longitude, report->altitude,
 8001c4a:	f100 0319 	add.w	r3, r0, #25
   const uint8_t* fields[] = {
 8001c4e:	930a      	str	r3, [sp, #40]	@ 0x28
        report->status, report->latitude, report->longitude, report->altitude,
 8001c50:	f100 031d 	add.w	r3, r0, #29
   const uint8_t* fields[] = {
 8001c54:	930b      	str	r3, [sp, #44]	@ 0x2c
        report->speed, report->direction, report->timestamp, report->mileage,
 8001c56:	f100 031f 	add.w	r3, r0, #31
   const uint8_t* fields[] = {
 8001c5a:	930c      	str	r3, [sp, #48]	@ 0x30
        report->speed, report->direction, report->timestamp, report->mileage,
 8001c5c:	f100 0321 	add.w	r3, r0, #33	@ 0x21
   const uint8_t* fields[] = {
 8001c60:	930d      	str	r3, [sp, #52]	@ 0x34
        report->speed, report->direction, report->timestamp, report->mileage,
 8001c62:	f100 0323 	add.w	r3, r0, #35	@ 0x23
   const uint8_t* fields[] = {
 8001c66:	930e      	str	r3, [sp, #56]	@ 0x38
        report->speed, report->direction, report->timestamp, report->mileage,
 8001c68:	f100 0329 	add.w	r3, r0, #41	@ 0x29
   const uint8_t* fields[] = {
 8001c6c:	930f      	str	r3, [sp, #60]	@ 0x3c
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001c6e:	f100 032f 	add.w	r3, r0, #47	@ 0x2f
   const uint8_t* fields[] = {
 8001c72:	9310      	str	r3, [sp, #64]	@ 0x40
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001c74:	f100 0331 	add.w	r3, r0, #49	@ 0x31
   const uint8_t* fields[] = {
 8001c78:	9311      	str	r3, [sp, #68]	@ 0x44
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001c7a:	f100 0333 	add.w	r3, r0, #51	@ 0x33
   const uint8_t* fields[] = {
 8001c7e:	9312      	str	r3, [sp, #72]	@ 0x48
        report->oil, report->driving_record_speed, report->vehicle_id, report->signal,
 8001c80:	f100 0336 	add.w	r3, r0, #54	@ 0x36
   const uint8_t* fields[] = {
 8001c84:	9002      	str	r0, [sp, #8]
 8001c86:	9313      	str	r3, [sp, #76]	@ 0x4c
        report->additional, &(report->end_mask)
    };
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001c88:	af16      	add	r7, sp, #88	@ 0x58
        report->additional, &(report->end_mask)
 8001c8a:	f100 0337 	add.w	r3, r0, #55	@ 0x37
 8001c8e:	3040      	adds	r0, #64	@ 0x40
   const uint8_t* fields[] = {
 8001c90:	9015      	str	r0, [sp, #84]	@ 0x54
int generateLocationInfoMessage(const JT808_LocationInfoReport* report, char* hexString, int max_len) {
 8001c92:	460d      	mov	r5, r1
 8001c94:	4616      	mov	r6, r2
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001c96:	490f      	ldr	r1, [pc, #60]	@ (8001cd4 <generateLocationInfoMessage+0xb4>)
   const uint8_t* fields[] = {
 8001c98:	9314      	str	r3, [sp, #80]	@ 0x50
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001c9a:	2250      	movs	r2, #80	@ 0x50
 8001c9c:	4638      	mov	r0, r7

    int writeIndex = 0;
    for (int i = 0; i < sizeof(fields) / sizeof(fields[0]); i++) {
 8001c9e:	2400      	movs	r4, #0
    int lengths[] = { 1, 2, 2, 6, 2, 4, 4, 4, 4, 2, 2, 2, 6, 6, 2, 2, 3, 1, 9, 1 };
 8001ca0:	f00a fcc8 	bl	800c634 <memcpy>
        writeIndex = formatToHexString(fields[i], lengths[i], hexString, max_len, writeIndex);
 8001ca4:	f10d 0808 	add.w	r8, sp, #8
    int writeIndex = 0;
 8001ca8:	4620      	mov	r0, r4
        writeIndex = formatToHexString(fields[i], lengths[i], hexString, max_len, writeIndex);
 8001caa:	9000      	str	r0, [sp, #0]
 8001cac:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8001cb0:	f858 0024 	ldr.w	r0, [r8, r4, lsl #2]
 8001cb4:	4633      	mov	r3, r6
 8001cb6:	462a      	mov	r2, r5
 8001cb8:	f7ff ff1e 	bl	8001af8 <formatToHexString>
        if (writeIndex < 0) return -1;
 8001cbc:	2800      	cmp	r0, #0
 8001cbe:	db05      	blt.n	8001ccc <generateLocationInfoMessage+0xac>
    for (int i = 0; i < sizeof(fields) / sizeof(fields[0]); i++) {
 8001cc0:	3401      	adds	r4, #1
 8001cc2:	2c14      	cmp	r4, #20
 8001cc4:	d1f1      	bne.n	8001caa <generateLocationInfoMessage+0x8a>
    }
    return writeIndex;
}
 8001cc6:	b02a      	add	sp, #168	@ 0xa8
 8001cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (writeIndex < 0) return -1;
 8001ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8001cd0:	e7f9      	b.n	8001cc6 <generateLocationInfoMessage+0xa6>
 8001cd2:	bf00      	nop
 8001cd4:	0800f818 	.word	0x0800f818

08001cd8 <login_to_server>:



int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001cd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cda:	f5ad 7d03 	sub.w	sp, sp, #524	@ 0x20c
	uint8_t command[256];  // Increased buffer size
	char hexString[128] = {0};
 8001cde:	2400      	movs	r4, #0
int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001ce0:	460f      	mov	r7, r1
	char hexString[128] = {0};
 8001ce2:	ae02      	add	r6, sp, #8
 8001ce4:	227c      	movs	r2, #124	@ 0x7c
 8001ce6:	4621      	mov	r1, r4
int login_to_server(int connect_id, const JT808_TerminalRegistration *reg_msg){
 8001ce8:	4605      	mov	r5, r0
	char hexString[128] = {0};
 8001cea:	a803      	add	r0, sp, #12
 8001cec:	6034      	str	r4, [r6, #0]
 8001cee:	f009 fe4d 	bl	800b98c <memset>
	int count_check = 0;
	int result = generateRegistrationMessage(reg_msg, hexString, 128);
 8001cf2:	2280      	movs	r2, #128	@ 0x80
 8001cf4:	4631      	mov	r1, r6
 8001cf6:	4638      	mov	r0, r7
 8001cf8:	f7ff ff1e 	bl	8001b38 <generateRegistrationMessage>
	if (result < 0) {
 8001cfc:	42a0      	cmp	r0, r4
 8001cfe:	da05      	bge.n	8001d0c <login_to_server+0x34>
		uart_transmit_string(&huart1,(uint8_t*) "ERROR: FAILED to generate message string\n");
 8001d00:	4926      	ldr	r1, [pc, #152]	@ (8001d9c <login_to_server+0xc4>)
 8001d02:	4827      	ldr	r0, [pc, #156]	@ (8001da0 <login_to_server+0xc8>)
 8001d04:	f002 ff30 	bl	8004b68 <uart_transmit_string>
		return 1;
 8001d08:	2001      	movs	r0, #1
 8001d0a:	e02c      	b.n	8001d66 <login_to_server+0x8e>
	}

	// Format the AT command with the hex message
	snprintf((char*)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, hexString);
 8001d0c:	462b      	mov	r3, r5
 8001d0e:	4a25      	ldr	r2, [pc, #148]	@ (8001da4 <login_to_server+0xcc>)
 8001d10:	9600      	str	r6, [sp, #0]
 8001d12:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001d16:	a842      	add	r0, sp, #264	@ 0x108
 8001d18:	f009 fd3c 	bl	800b794 <sniprintf>
	//snprintf((char *)command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, message);
	send_AT_command((char*)command);
 8001d1c:	a842      	add	r0, sp, #264	@ 0x108
 8001d1e:	f7ff f96f 	bl	8001000 <send_AT_command>

//	while(1){
	while(strstr((char *) response, "+QIURC") == NULL){
 8001d22:	4e21      	ldr	r6, [pc, #132]	@ (8001da8 <login_to_server+0xd0>)
 8001d24:	4d21      	ldr	r5, [pc, #132]	@ (8001dac <login_to_server+0xd4>)
			count_check = 0;
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		if (strstr((char*) response, "ERROR") != NULL){
 8001d26:	4f22      	ldr	r7, [pc, #136]	@ (8001db0 <login_to_server+0xd8>)
	while(strstr((char *) response, "+QIURC") == NULL){
 8001d28:	4631      	mov	r1, r6
 8001d2a:	4628      	mov	r0, r5
 8001d2c:	f009 fe7e 	bl	800ba2c <strstr>
 8001d30:	b170      	cbz	r0, 8001d50 <login_to_server+0x78>
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
		receive_response("Check sending to server\n");
		osDelay(100);
	}
	receive_response("Check sending to server\n");
 8001d32:	4820      	ldr	r0, [pc, #128]	@ (8001db4 <login_to_server+0xdc>)
 8001d34:	f7ff f990 	bl	8001058 <receive_response>
	osDelay(100);
 8001d38:	2064      	movs	r0, #100	@ 0x64
 8001d3a:	f006 f86d 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001d3e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001d42:	2100      	movs	r1, #0
 8001d44:	4819      	ldr	r0, [pc, #100]	@ (8001dac <login_to_server+0xd4>)
 8001d46:	f009 fe21 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001d4a:	f7ff f969 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001d4e:	e7db      	b.n	8001d08 <login_to_server+0x30>
		if(count_check >= 50){
 8001d50:	2c32      	cmp	r4, #50	@ 0x32
 8001d52:	d10b      	bne.n	8001d6c <login_to_server+0x94>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001d54:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001d58:	2100      	movs	r1, #0
 8001d5a:	4814      	ldr	r0, [pc, #80]	@ (8001dac <login_to_server+0xd4>)
 8001d5c:	f009 fe16 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 8001d60:	f7ff f95e 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001d64:	2000      	movs	r0, #0
}
 8001d66:	f50d 7d03 	add.w	sp, sp, #524	@ 0x20c
 8001d6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (strstr((char*) response, "ERROR") != NULL){
 8001d6c:	4639      	mov	r1, r7
 8001d6e:	4628      	mov	r0, r5
 8001d70:	f009 fe5c 	bl	800ba2c <strstr>
 8001d74:	2800      	cmp	r0, #0
 8001d76:	d1ed      	bne.n	8001d54 <login_to_server+0x7c>
		count_check++;
 8001d78:	3401      	adds	r4, #1
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
 8001d7a:	4a0f      	ldr	r2, [pc, #60]	@ (8001db8 <login_to_server+0xe0>)
 8001d7c:	4623      	mov	r3, r4
 8001d7e:	2180      	movs	r1, #128	@ 0x80
 8001d80:	a822      	add	r0, sp, #136	@ 0x88
 8001d82:	f009 fd07 	bl	800b794 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8001d86:	a922      	add	r1, sp, #136	@ 0x88
 8001d88:	4805      	ldr	r0, [pc, #20]	@ (8001da0 <login_to_server+0xc8>)
 8001d8a:	f002 feed 	bl	8004b68 <uart_transmit_string>
		receive_response("Check sending to server\n");
 8001d8e:	4809      	ldr	r0, [pc, #36]	@ (8001db4 <login_to_server+0xdc>)
 8001d90:	f7ff f962 	bl	8001058 <receive_response>
		osDelay(100);
 8001d94:	2064      	movs	r0, #100	@ 0x64
 8001d96:	f006 f83f 	bl	8007e18 <osDelay>
 8001d9a:	e7c5      	b.n	8001d28 <login_to_server+0x50>
 8001d9c:	0800fe56 	.word	0x0800fe56
 8001da0:	200011d0 	.word	0x200011d0
 8001da4:	0800fe80 	.word	0x0800fe80
 8001da8:	0800feaf 	.word	0x0800feaf
 8001dac:	20000c38 	.word	0x20000c38
 8001db0:	0800fd67 	.word	0x0800fd67
 8001db4:	0800fe96 	.word	0x0800fe96
 8001db8:	0800fe19 	.word	0x0800fe19

08001dbc <send_location_to_server>:

int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dbe:	f5ad 7d05 	sub.w	sp, sp, #532	@ 0x214
	uint8_t command[256];  // Increased buffer size
	char hexString[131] = {0};
 8001dc2:	2400      	movs	r4, #0
int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001dc4:	460f      	mov	r7, r1
	char hexString[131] = {0};
 8001dc6:	ae23      	add	r6, sp, #140	@ 0x8c
 8001dc8:	227f      	movs	r2, #127	@ 0x7f
 8001dca:	4621      	mov	r1, r4
int send_location_to_server(int connect_id, const JT808_LocationInfoReport *location_info){
 8001dcc:	4605      	mov	r5, r0
	char hexString[131] = {0};
 8001dce:	a824      	add	r0, sp, #144	@ 0x90
 8001dd0:	6034      	str	r4, [r6, #0]
 8001dd2:	f009 fddb 	bl	800b98c <memset>
	int count_check = 0;

	int count_resend = 0;
	int result = generateLocationInfoMessage(location_info, hexString, 131);
 8001dd6:	2283      	movs	r2, #131	@ 0x83
 8001dd8:	4631      	mov	r1, r6
 8001dda:	4638      	mov	r0, r7
 8001ddc:	f7ff ff20 	bl	8001c20 <generateLocationInfoMessage>
	if (result < 0) {
 8001de0:	42a0      	cmp	r0, r4
 8001de2:	da05      	bge.n	8001df0 <send_location_to_server+0x34>
		uart_transmit_string(&huart1,(uint8_t*) "ERROR: FAILED to generate message string\n");
 8001de4:	4925      	ldr	r1, [pc, #148]	@ (8001e7c <send_location_to_server+0xc0>)
 8001de6:	4826      	ldr	r0, [pc, #152]	@ (8001e80 <send_location_to_server+0xc4>)
 8001de8:	f002 febe 	bl	8004b68 <uart_transmit_string>
		return 1;
 8001dec:	2001      	movs	r0, #1
 8001dee:	e02c      	b.n	8001e4a <send_location_to_server+0x8e>
	}

		// Format the AT command with the hex message
	snprintf((char *) command, sizeof(command), "AT+QISENDEX=%d,\"%s\"\r\n", connect_id, hexString);
 8001df0:	462b      	mov	r3, r5
 8001df2:	4a24      	ldr	r2, [pc, #144]	@ (8001e84 <send_location_to_server+0xc8>)
 8001df4:	9600      	str	r6, [sp, #0]
 8001df6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001dfa:	a844      	add	r0, sp, #272	@ 0x110
 8001dfc:	f009 fcca 	bl	800b794 <sniprintf>
	send_AT_command((char*)command);
 8001e00:	a844      	add	r0, sp, #272	@ 0x110
 8001e02:	f7ff f8fd 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, "+QIURC") == NULL){
 8001e06:	4e20      	ldr	r6, [pc, #128]	@ (8001e88 <send_location_to_server+0xcc>)
 8001e08:	4d20      	ldr	r5, [pc, #128]	@ (8001e8c <send_location_to_server+0xd0>)
			count_check = 0;
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		if (strstr((char*) response, "ERROR") != NULL){
 8001e0a:	4f21      	ldr	r7, [pc, #132]	@ (8001e90 <send_location_to_server+0xd4>)
	while(strstr((char *) response, "+QIURC") == NULL){
 8001e0c:	4631      	mov	r1, r6
 8001e0e:	4628      	mov	r0, r5
 8001e10:	f009 fe0c 	bl	800ba2c <strstr>
 8001e14:	b158      	cbz	r0, 8001e2e <send_location_to_server+0x72>
		count_check++;
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
		receive_response("Check sending to server\n");
	}
	receive_response("Check sending to server\n");
 8001e16:	481f      	ldr	r0, [pc, #124]	@ (8001e94 <send_location_to_server+0xd8>)
 8001e18:	f7ff f91e 	bl	8001058 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001e1c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001e20:	2100      	movs	r1, #0
 8001e22:	481a      	ldr	r0, [pc, #104]	@ (8001e8c <send_location_to_server+0xd0>)
 8001e24:	f009 fdb2 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8001e28:	f7ff f8fa 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8001e2c:	e7de      	b.n	8001dec <send_location_to_server+0x30>
		osDelay(100);
 8001e2e:	2064      	movs	r0, #100	@ 0x64
 8001e30:	f005 fff2 	bl	8007e18 <osDelay>
		if(count_check >= 50){
 8001e34:	2c32      	cmp	r4, #50	@ 0x32
 8001e36:	d10b      	bne.n	8001e50 <send_location_to_server+0x94>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001e38:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	4813      	ldr	r0, [pc, #76]	@ (8001e8c <send_location_to_server+0xd0>)
 8001e40:	f009 fda4 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 8001e44:	f7ff f8ec 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8001e48:	2000      	movs	r0, #0
}
 8001e4a:	f50d 7d05 	add.w	sp, sp, #532	@ 0x214
 8001e4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (strstr((char*) response, "ERROR") != NULL){
 8001e50:	4639      	mov	r1, r7
 8001e52:	4628      	mov	r0, r5
 8001e54:	f009 fdea 	bl	800ba2c <strstr>
 8001e58:	2800      	cmp	r0, #0
 8001e5a:	d1ed      	bne.n	8001e38 <send_location_to_server+0x7c>
		count_check++;
 8001e5c:	3401      	adds	r4, #1
		snprintf(output_elapsed, 128, "Elapsed Time: %d\n", count_check);
 8001e5e:	4a0e      	ldr	r2, [pc, #56]	@ (8001e98 <send_location_to_server+0xdc>)
 8001e60:	4623      	mov	r3, r4
 8001e62:	2180      	movs	r1, #128	@ 0x80
 8001e64:	a803      	add	r0, sp, #12
 8001e66:	f009 fc95 	bl	800b794 <sniprintf>
		uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8001e6a:	4805      	ldr	r0, [pc, #20]	@ (8001e80 <send_location_to_server+0xc4>)
 8001e6c:	a903      	add	r1, sp, #12
 8001e6e:	f002 fe7b 	bl	8004b68 <uart_transmit_string>
		receive_response("Check sending to server\n");
 8001e72:	4808      	ldr	r0, [pc, #32]	@ (8001e94 <send_location_to_server+0xd8>)
 8001e74:	f7ff f8f0 	bl	8001058 <receive_response>
 8001e78:	e7c8      	b.n	8001e0c <send_location_to_server+0x50>
 8001e7a:	bf00      	nop
 8001e7c:	0800fe56 	.word	0x0800fe56
 8001e80:	200011d0 	.word	0x200011d0
 8001e84:	0800fe80 	.word	0x0800fe80
 8001e88:	0800feaf 	.word	0x0800feaf
 8001e8c:	20000c38 	.word	0x20000c38
 8001e90:	0800fd67 	.word	0x0800fd67
 8001e94:	0800fe96 	.word	0x0800fe96
 8001e98:	0800fe19 	.word	0x0800fe19

08001e9c <check_data_sent_to_server>:


int check_data_sent_to_server(int connect_id){
 8001e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ea0:	4604      	mov	r4, r0
 8001ea2:	f5ad 7d05 	sub.w	sp, sp, #532	@ 0x214
	int count_check = 0;
	uint8_t output[128];
	int count_resend = 0;
	int is_sent_ok = 0;

	Debug_printf("\n\n---------------- IN QIRD: 0X1500h ------------------\n\n");
 8001ea6:	4886      	ldr	r0, [pc, #536]	@ (80020c0 <check_data_sent_to_server+0x224>)
	while(count_resend < 5){
		snprintf((char *)command, sizeof(command), "AT+QIRD=%d,100\r\n", connect_id);
 8001ea8:	f8df 925c 	ldr.w	r9, [pc, #604]	@ 8002108 <check_data_sent_to_server+0x26c>
		send_AT_command((char*)command);
		Debug_printf("\n\n---------------- IN QIRD:0X100 SENDING COUNT: %d ------------------\n\n", count_resend);
 8001eac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800210c <check_data_sent_to_server+0x270>
	Debug_printf("\n\n---------------- IN QIRD: 0X1500h ------------------\n\n");
 8001eb0:	f002 fe6a 	bl	8004b88 <Debug_printf>
 8001eb4:	2501      	movs	r5, #1
		snprintf((char *)command, sizeof(command), "AT+QIRD=%d,100\r\n", connect_id);
 8001eb6:	4623      	mov	r3, r4
 8001eb8:	464a      	mov	r2, r9
 8001eba:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001ebe:	a844      	add	r0, sp, #272	@ 0x110
 8001ec0:	f009 fc68 	bl	800b794 <sniprintf>
		send_AT_command((char*)command);
 8001ec4:	a844      	add	r0, sp, #272	@ 0x110
 8001ec6:	f7ff f89b 	bl	8001000 <send_AT_command>
		Debug_printf("\n\n---------------- IN QIRD:0X100 SENDING COUNT: %d ------------------\n\n", count_resend);
 8001eca:	1e69      	subs	r1, r5, #1
 8001ecc:	4650      	mov	r0, sl
 8001ece:	f002 fe5b 	bl	8004b88 <Debug_printf>
		is_sent_ok = 1;
		while(strstr((char *) response, "+QIRD") == NULL){
 8001ed2:	f8df 81fc 	ldr.w	r8, [pc, #508]	@ 80020d0 <check_data_sent_to_server+0x234>
			char output_elapsed[128];
			if (strstr((char*)response, "ERROR") != NULL){
 8001ed6:	f8df b238 	ldr.w	fp, [pc, #568]	@ 8002110 <check_data_sent_to_server+0x274>
		while(strstr((char *) response, "+QIRD") == NULL){
 8001eda:	2700      	movs	r7, #0
 8001edc:	4979      	ldr	r1, [pc, #484]	@ (80020c4 <check_data_sent_to_server+0x228>)
 8001ede:	4640      	mov	r0, r8
 8001ee0:	f009 fda4 	bl	800ba2c <strstr>
 8001ee4:	4606      	mov	r6, r0
 8001ee6:	b338      	cbz	r0, 8001f38 <check_data_sent_to_server+0x9c>
			count_resend++;
			count_check = 0;
			osDelay(100);
			continue;
		}
		receive_response("Check received data from server\n");
 8001ee8:	4877      	ldr	r0, [pc, #476]	@ (80020c8 <check_data_sent_to_server+0x22c>)
 8001eea:	f7ff f8b5 	bl	8001058 <receive_response>
		char *token = strstr((char*)response, "+QIRD: ");
 8001eee:	4977      	ldr	r1, [pc, #476]	@ (80020cc <check_data_sent_to_server+0x230>)
 8001ef0:	4877      	ldr	r0, [pc, #476]	@ (80020d0 <check_data_sent_to_server+0x234>)
 8001ef2:	f009 fd9b 	bl	800ba2c <strstr>
		int value = 0;

		if (token != NULL) {
 8001ef6:	b110      	cbz	r0, 8001efe <check_data_sent_to_server+0x62>
			value = atoi(token + 7);  // Move past "+QIRD: " and convert to integer
 8001ef8:	3007      	adds	r0, #7
 8001efa:	f007 fdcb 	bl	8009a94 <atoi>
		}
		snprintf((char*)output, 128, "\nNumber of character received: %d\n", value);
 8001efe:	4603      	mov	r3, r0
 8001f00:	4a74      	ldr	r2, [pc, #464]	@ (80020d4 <check_data_sent_to_server+0x238>)
		int value = 0;
 8001f02:	4606      	mov	r6, r0
		snprintf((char*)output, 128, "\nNumber of character received: %d\n", value);
 8001f04:	2180      	movs	r1, #128	@ 0x80
 8001f06:	a804      	add	r0, sp, #16
 8001f08:	f009 fc44 	bl	800b794 <sniprintf>
		uart_transmit_string(&huart1, output);
 8001f0c:	4872      	ldr	r0, [pc, #456]	@ (80020d8 <check_data_sent_to_server+0x23c>)
 8001f0e:	a904      	add	r1, sp, #16
 8001f10:	f002 fe2a 	bl	8004b68 <uart_transmit_string>

		uart_transmit_string(&huart1, (uint8_t*) "OUT OF receive data from server\n");
 8001f14:	4971      	ldr	r1, [pc, #452]	@ (80020dc <check_data_sent_to_server+0x240>)
 8001f16:	4870      	ldr	r0, [pc, #448]	@ (80020d8 <check_data_sent_to_server+0x23c>)
 8001f18:	f002 fe26 	bl	8004b68 <uart_transmit_string>
		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001f1c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001f20:	2100      	movs	r1, #0
 8001f22:	486b      	ldr	r0, [pc, #428]	@ (80020d0 <check_data_sent_to_server+0x234>)
 8001f24:	f009 fd32 	bl	800b98c <memset>
		SIM_UART_ReInitializeRxDMA();
 8001f28:	f7ff f87a 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
		if(value == 0) {
 8001f2c:	bb1e      	cbnz	r6, 8001f76 <check_data_sent_to_server+0xda>
			count_resend++;
			count_check = 0;
			osDelay(100);
 8001f2e:	2064      	movs	r0, #100	@ 0x64
 8001f30:	f005 ff72 	bl	8007e18 <osDelay>
		is_sent_ok = 1;
 8001f34:	2601      	movs	r6, #1
 8001f36:	e018      	b.n	8001f6a <check_data_sent_to_server+0xce>
			if (strstr((char*)response, "ERROR") != NULL){
 8001f38:	4659      	mov	r1, fp
 8001f3a:	4640      	mov	r0, r8
 8001f3c:	f009 fd76 	bl	800ba2c <strstr>
 8001f40:	4601      	mov	r1, r0
 8001f42:	2800      	cmp	r0, #0
 8001f44:	d066      	beq.n	8002014 <check_data_sent_to_server+0x178>
				Debug_printf("\n\n---------------- IN QIRD: 0X1500h: ERROR ------------------\n\n");
 8001f46:	4866      	ldr	r0, [pc, #408]	@ (80020e0 <check_data_sent_to_server+0x244>)
 8001f48:	f002 fe1e 	bl	8004b88 <Debug_printf>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001f4c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001f50:	4631      	mov	r1, r6
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001f52:	485f      	ldr	r0, [pc, #380]	@ (80020d0 <check_data_sent_to_server+0x234>)
 8001f54:	f009 fd1a 	bl	800b98c <memset>
				SIM_UART_ReInitializeRxDMA();
 8001f58:	f7ff f862 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
				send_AT_command((char*)command);
 8001f5c:	a844      	add	r0, sp, #272	@ 0x110
 8001f5e:	f7ff f84f 	bl	8001000 <send_AT_command>
			osDelay(100);
 8001f62:	2064      	movs	r0, #100	@ 0x64
 8001f64:	f005 ff58 	bl	8007e18 <osDelay>
			continue;
 8001f68:	2600      	movs	r6, #0
	while(count_resend < 5){
 8001f6a:	3501      	adds	r5, #1
 8001f6c:	2d06      	cmp	r5, #6
 8001f6e:	d1a2      	bne.n	8001eb6 <check_data_sent_to_server+0x1a>
		}
		else break;
	}
//	osDelay(50);
// --------------------------------------------------------------End of  QIRD ------------------------------------------------------------
	if(is_sent_ok == 1){
 8001f70:	2e00      	cmp	r6, #0
 8001f72:	f000 80a1 	beq.w	80020b8 <check_data_sent_to_server+0x21c>
//		memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
//		SIM_UART_ReInitializeRxDMA();
	//Reset value
		count_check = 0;
		count_resend = 0;
		Debug_printf("\n\n---------------- IN QISEND: 0X0 ------------------\n\n");
 8001f76:	485b      	ldr	r0, [pc, #364]	@ (80020e4 <check_data_sent_to_server+0x248>)

		while(count_resend < 3){
			is_sent_ok = 1;
			snprintf((char *)command, sizeof(command), "AT+QISEND=%d,0\r\n", connect_id);
 8001f78:	f8df 9198 	ldr.w	r9, [pc, #408]	@ 8002114 <check_data_sent_to_server+0x278>
			send_AT_command((char*)command);
			Debug_printf("\n\n---------------- IN QISEND:0X0 SENDING COUNT: %d ------------------\n\n", count_resend);
 8001f7c:	f8df a198 	ldr.w	sl, [pc, #408]	@ 8002118 <check_data_sent_to_server+0x27c>
		Debug_printf("\n\n---------------- IN QISEND: 0X0 ------------------\n\n");
 8001f80:	f002 fe02 	bl	8004b88 <Debug_printf>
		count_resend = 0;
 8001f84:	2500      	movs	r5, #0
		count_check = 0;
 8001f86:	462f      	mov	r7, r5
			snprintf((char *)command, sizeof(command), "AT+QISEND=%d,0\r\n", connect_id);
 8001f88:	4623      	mov	r3, r4
 8001f8a:	464a      	mov	r2, r9
 8001f8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f90:	a844      	add	r0, sp, #272	@ 0x110
 8001f92:	f009 fbff 	bl	800b794 <sniprintf>
			send_AT_command((char*)command);
 8001f96:	a844      	add	r0, sp, #272	@ 0x110
 8001f98:	f7ff f832 	bl	8001000 <send_AT_command>
			Debug_printf("\n\n---------------- IN QISEND:0X0 SENDING COUNT: %d ------------------\n\n", count_resend);
 8001f9c:	4629      	mov	r1, r5
 8001f9e:	4650      	mov	r0, sl
 8001fa0:	f002 fdf2 	bl	8004b88 <Debug_printf>
			while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001fa4:	f8df 8128 	ldr.w	r8, [pc, #296]	@ 80020d0 <check_data_sent_to_server+0x234>
					SIM_UART_ReInitializeRxDMA();
					send_AT_command((char*)command);
					is_sent_ok = 0;
					break;
				}
				if (strstr((char*) response, "ERROR") != NULL){
 8001fa8:	f8df b164 	ldr.w	fp, [pc, #356]	@ 8002110 <check_data_sent_to_server+0x274>
			while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8001fac:	494e      	ldr	r1, [pc, #312]	@ (80020e8 <check_data_sent_to_server+0x24c>)
 8001fae:	4640      	mov	r0, r8
 8001fb0:	f009 fd3c 	bl	800ba2c <strstr>
 8001fb4:	4606      	mov	r6, r0
 8001fb6:	2800      	cmp	r0, #0
 8001fb8:	d043      	beq.n	8002042 <check_data_sent_to_server+0x1a6>

			if(is_sent_ok == 0) {
				count_resend++;
				continue;
			}
			receive_response("Check sending to server\n");
 8001fba:	484c      	ldr	r0, [pc, #304]	@ (80020ec <check_data_sent_to_server+0x250>)
			int sentBytes, ackedBytes, unackedBytes;

			int result = sscanf((char*)response, "AT+QISEND=0,0 +QISEND: %d,%d,%d", &sentBytes, &ackedBytes, &unackedBytes);
 8001fbc:	ae24      	add	r6, sp, #144	@ 0x90
			receive_response("Check sending to server\n");
 8001fbe:	f7ff f84b 	bl	8001058 <receive_response>
			int result = sscanf((char*)response, "AT+QISEND=0,0 +QISEND: %d,%d,%d", &sentBytes, &ackedBytes, &unackedBytes);
 8001fc2:	494b      	ldr	r1, [pc, #300]	@ (80020f0 <check_data_sent_to_server+0x254>)
 8001fc4:	4842      	ldr	r0, [pc, #264]	@ (80020d0 <check_data_sent_to_server+0x234>)
 8001fc6:	9600      	str	r6, [sp, #0]
 8001fc8:	ab03      	add	r3, sp, #12
 8001fca:	aa02      	add	r2, sp, #8
 8001fcc:	f009 fc36 	bl	800b83c <siscanf>
			snprintf((char *)output, 128, "Lost Transmit BYTES: %d\n", unackedBytes);
 8001fd0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8001fd2:	4a48      	ldr	r2, [pc, #288]	@ (80020f4 <check_data_sent_to_server+0x258>)
			int result = sscanf((char*)response, "AT+QISEND=0,0 +QISEND: %d,%d,%d", &sentBytes, &ackedBytes, &unackedBytes);
 8001fd4:	4680      	mov	r8, r0
			snprintf((char *)output, 128, "Lost Transmit BYTES: %d\n", unackedBytes);
 8001fd6:	2180      	movs	r1, #128	@ 0x80
 8001fd8:	a804      	add	r0, sp, #16
 8001fda:	f009 fbdb 	bl	800b794 <sniprintf>
			uart_transmit_string(&huart1, output);
 8001fde:	483e      	ldr	r0, [pc, #248]	@ (80020d8 <check_data_sent_to_server+0x23c>)
 8001fe0:	a904      	add	r1, sp, #16
 8001fe2:	f002 fdc1 	bl	8004b68 <uart_transmit_string>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8001fe6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001fea:	2100      	movs	r1, #0
 8001fec:	4838      	ldr	r0, [pc, #224]	@ (80020d0 <check_data_sent_to_server+0x234>)
 8001fee:	f009 fccd 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 8001ff2:	f7ff f815 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			if (result == 3) {
 8001ff6:	f1b8 0f03 	cmp.w	r8, #3
 8001ffa:	d15b      	bne.n	80020b4 <check_data_sent_to_server+0x218>
				if (unackedBytes > 0) {
 8001ffc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	dc30      	bgt.n	8002064 <check_data_sent_to_server+0x1c8>
					count_resend++;
					is_sent_ok = 0;
				}
				else{
					Debug_printf("NO DATA LOSS\n");
 8002002:	483d      	ldr	r0, [pc, #244]	@ (80020f8 <check_data_sent_to_server+0x25c>)
 8002004:	f002 fdc0 	bl	8004b88 <Debug_printf>
					break;
 8002008:	2601      	movs	r6, #1
	}
	else{
		Debug_printf("\n\n------------------QIRD ERROR SKIP QISEND0X0 ----------------------\n\n");
	}
	return is_sent_ok;
}
 800200a:	4630      	mov	r0, r6
 800200c:	f50d 7d05 	add.w	sp, sp, #532	@ 0x214
 8002010:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if(count_check >= 10){
 8002014:	2f0a      	cmp	r7, #10
 8002016:	d102      	bne.n	800201e <check_data_sent_to_server+0x182>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002018:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800201c:	e799      	b.n	8001f52 <check_data_sent_to_server+0xb6>
			osDelay(100);
 800201e:	2064      	movs	r0, #100	@ 0x64
 8002020:	f005 fefa 	bl	8007e18 <osDelay>
			snprintf(output_elapsed, 128, "Elapsed Time +QISEND: 0,0: %d\n", count_check);
 8002024:	463b      	mov	r3, r7
 8002026:	4a35      	ldr	r2, [pc, #212]	@ (80020fc <check_data_sent_to_server+0x260>)
 8002028:	2180      	movs	r1, #128	@ 0x80
 800202a:	a824      	add	r0, sp, #144	@ 0x90
 800202c:	f009 fbb2 	bl	800b794 <sniprintf>
			uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 8002030:	4829      	ldr	r0, [pc, #164]	@ (80020d8 <check_data_sent_to_server+0x23c>)
 8002032:	a924      	add	r1, sp, #144	@ 0x90
 8002034:	f002 fd98 	bl	8004b68 <uart_transmit_string>
			receive_response("Check received data from server\n");
 8002038:	4823      	ldr	r0, [pc, #140]	@ (80020c8 <check_data_sent_to_server+0x22c>)
			count_check++;
 800203a:	3701      	adds	r7, #1
			receive_response("Check received data from server\n");
 800203c:	f7ff f80c 	bl	8001058 <receive_response>
 8002040:	e74c      	b.n	8001edc <check_data_sent_to_server+0x40>
				osDelay(100);
 8002042:	2064      	movs	r0, #100	@ 0x64
 8002044:	f005 fee8 	bl	8007e18 <osDelay>
				if(count_check >= 50){
 8002048:	2f31      	cmp	r7, #49	@ 0x31
 800204a:	dd10      	ble.n	800206e <check_data_sent_to_server+0x1d2>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800204c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002050:	4631      	mov	r1, r6
 8002052:	481f      	ldr	r0, [pc, #124]	@ (80020d0 <check_data_sent_to_server+0x234>)
 8002054:	f009 fc9a 	bl	800b98c <memset>
					SIM_UART_ReInitializeRxDMA();
 8002058:	f7fe ffe2 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
					send_AT_command((char*)command);
 800205c:	a844      	add	r0, sp, #272	@ 0x110
 800205e:	f7fe ffcf 	bl	8001000 <send_AT_command>
					count_check = 0;
 8002062:	4637      	mov	r7, r6
					count_resend++;
 8002064:	3501      	adds	r5, #1
					is_sent_ok = 0;
 8002066:	2600      	movs	r6, #0
		while(count_resend < 3){
 8002068:	2d03      	cmp	r5, #3
 800206a:	d18d      	bne.n	8001f88 <check_data_sent_to_server+0xec>
 800206c:	e7cd      	b.n	800200a <check_data_sent_to_server+0x16e>
				if (strstr((char*) response, "ERROR") != NULL){
 800206e:	4659      	mov	r1, fp
 8002070:	4640      	mov	r0, r8
 8002072:	f009 fcdb 	bl	800ba2c <strstr>
 8002076:	b170      	cbz	r0, 8002096 <check_data_sent_to_server+0x1fa>
					Debug_printf("\n\n---------------- IN QISEND: 0X0: ERROR ------------------\n\n");
 8002078:	4821      	ldr	r0, [pc, #132]	@ (8002100 <check_data_sent_to_server+0x264>)
 800207a:	f002 fd85 	bl	8004b88 <Debug_printf>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800207e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002082:	4631      	mov	r1, r6
 8002084:	4812      	ldr	r0, [pc, #72]	@ (80020d0 <check_data_sent_to_server+0x234>)
 8002086:	f009 fc81 	bl	800b98c <memset>
					SIM_UART_ReInitializeRxDMA();
 800208a:	f7fe ffc9 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
					send_AT_command((char*)command);
 800208e:	a844      	add	r0, sp, #272	@ 0x110
 8002090:	f7fe ffb6 	bl	8001000 <send_AT_command>
					break;
 8002094:	e7e6      	b.n	8002064 <check_data_sent_to_server+0x1c8>
				count_check++;
 8002096:	3701      	adds	r7, #1
				snprintf(output_elapsed, 128, "Elapsed Time +QISEND: 0,0: %d\n", count_check);
 8002098:	4a18      	ldr	r2, [pc, #96]	@ (80020fc <check_data_sent_to_server+0x260>)
 800209a:	463b      	mov	r3, r7
 800209c:	2180      	movs	r1, #128	@ 0x80
 800209e:	a824      	add	r0, sp, #144	@ 0x90
 80020a0:	f009 fb78 	bl	800b794 <sniprintf>
				uart_transmit_string(&huart1, (uint8_t *)output_elapsed);
 80020a4:	480c      	ldr	r0, [pc, #48]	@ (80020d8 <check_data_sent_to_server+0x23c>)
 80020a6:	a924      	add	r1, sp, #144	@ 0x90
 80020a8:	f002 fd5e 	bl	8004b68 <uart_transmit_string>
				receive_response("Check sending to server\n");
 80020ac:	480f      	ldr	r0, [pc, #60]	@ (80020ec <check_data_sent_to_server+0x250>)
 80020ae:	f7fe ffd3 	bl	8001058 <receive_response>
 80020b2:	e77b      	b.n	8001fac <check_data_sent_to_server+0x110>
 80020b4:	2601      	movs	r6, #1
 80020b6:	e7d7      	b.n	8002068 <check_data_sent_to_server+0x1cc>
		Debug_printf("\n\n------------------QIRD ERROR SKIP QISEND0X0 ----------------------\n\n");
 80020b8:	4812      	ldr	r0, [pc, #72]	@ (8002104 <check_data_sent_to_server+0x268>)
 80020ba:	f002 fd65 	bl	8004b88 <Debug_printf>
	return is_sent_ok;
 80020be:	e7a4      	b.n	800200a <check_data_sent_to_server+0x16e>
 80020c0:	0800feb6 	.word	0x0800feb6
 80020c4:	0800ffc8 	.word	0x0800ffc8
 80020c8:	0800ffa7 	.word	0x0800ffa7
 80020cc:	0800ffce 	.word	0x0800ffce
 80020d0:	20000c38 	.word	0x20000c38
 80020d4:	0800ffd6 	.word	0x0800ffd6
 80020d8:	200011d0 	.word	0x200011d0
 80020dc:	0800fff9 	.word	0x0800fff9
 80020e0:	0800ff48 	.word	0x0800ff48
 80020e4:	0801001a 	.word	0x0801001a
 80020e8:	0800fa6a 	.word	0x0800fa6a
 80020ec:	0800fe96 	.word	0x0800fe96
 80020f0:	080100e8 	.word	0x080100e8
 80020f4:	08010108 	.word	0x08010108
 80020f8:	08010121 	.word	0x08010121
 80020fc:	0800ff88 	.word	0x0800ff88
 8002100:	080100aa 	.word	0x080100aa
 8002104:	0801012f 	.word	0x0801012f
 8002108:	0800feef 	.word	0x0800feef
 800210c:	0800ff00 	.word	0x0800ff00
 8002110:	0800fd67 	.word	0x0800fd67
 8002114:	08010051 	.word	0x08010051
 8002118:	08010062 	.word	0x08010062

0800211c <close_connection>:


int close_connection(int connect_id){
 800211c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800211e:	b0c1      	sub	sp, #260	@ 0x104
 8002120:	4603      	mov	r3, r0
	uint8_t command[256];
	snprintf((char *)command, sizeof(command), "AT+QICLOSE=%d\r\n", connect_id);
 8002122:	4a1e      	ldr	r2, [pc, #120]	@ (800219c <close_connection+0x80>)
	send_AT_command((char*)command);
	int count_check = 0;
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002124:	4e1e      	ldr	r6, [pc, #120]	@ (80021a0 <close_connection+0x84>)
 8002126:	4d1f      	ldr	r5, [pc, #124]	@ (80021a4 <close_connection+0x88>)
		receive_response("Check CLOSING to server\n");
 8002128:	4f1f      	ldr	r7, [pc, #124]	@ (80021a8 <close_connection+0x8c>)
	snprintf((char *)command, sizeof(command), "AT+QICLOSE=%d\r\n", connect_id);
 800212a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800212e:	4668      	mov	r0, sp
 8002130:	f009 fb30 	bl	800b794 <sniprintf>
	send_AT_command((char*)command);
 8002134:	4668      	mov	r0, sp
 8002136:	f7fe ff63 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 800213a:	2406      	movs	r4, #6
 800213c:	4631      	mov	r1, r6
 800213e:	4628      	mov	r0, r5
 8002140:	f009 fc74 	bl	800ba2c <strstr>
 8002144:	b178      	cbz	r0, 8002166 <close_connection+0x4a>
			return 0;
		}
		osDelay(1000);
		count_check++;
	}
	receive_response("Check CLOSING to server\n");
 8002146:	4818      	ldr	r0, [pc, #96]	@ (80021a8 <close_connection+0x8c>)
 8002148:	f7fe ff86 	bl	8001058 <receive_response>
	osDelay(100);
 800214c:	2064      	movs	r0, #100	@ 0x64
 800214e:	f005 fe63 	bl	8007e18 <osDelay>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002152:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002156:	2100      	movs	r1, #0
 8002158:	4812      	ldr	r0, [pc, #72]	@ (80021a4 <close_connection+0x88>)
 800215a:	f009 fc17 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 800215e:	f7fe ff5f 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	return 1;
 8002162:	2001      	movs	r0, #1
 8002164:	e010      	b.n	8002188 <close_connection+0x6c>
		receive_response("Check CLOSING to server\n");
 8002166:	4638      	mov	r0, r7
 8002168:	f7fe ff76 	bl	8001058 <receive_response>
		if (strstr((char*)response, "ERROR") != NULL){
 800216c:	490f      	ldr	r1, [pc, #60]	@ (80021ac <close_connection+0x90>)
 800216e:	4628      	mov	r0, r5
 8002170:	f009 fc5c 	bl	800ba2c <strstr>
 8002174:	b150      	cbz	r0, 800218c <close_connection+0x70>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002176:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800217a:	2100      	movs	r1, #0
 800217c:	4809      	ldr	r0, [pc, #36]	@ (80021a4 <close_connection+0x88>)
 800217e:	f009 fc05 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 8002182:	f7fe ff4d 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			return 0;
 8002186:	2000      	movs	r0, #0
}
 8002188:	b041      	add	sp, #260	@ 0x104
 800218a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(count_check >= 5){
 800218c:	3c01      	subs	r4, #1
 800218e:	d0f2      	beq.n	8002176 <close_connection+0x5a>
		osDelay(1000);
 8002190:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002194:	f005 fe40 	bl	8007e18 <osDelay>
		count_check++;
 8002198:	e7d0      	b.n	800213c <close_connection+0x20>
 800219a:	bf00      	nop
 800219c:	08010176 	.word	0x08010176
 80021a0:	0800fa6a 	.word	0x0800fa6a
 80021a4:	20000c38 	.word	0x20000c38
 80021a8:	08010186 	.word	0x08010186
 80021ac:	0800fd67 	.word	0x0800fd67

080021b0 <extract_time_CCLK>:


int extract_time_CCLK(uint8_t* message){
 80021b0:	b510      	push	{r4, lr}
 80021b2:	b0ae      	sub	sp, #184	@ 0xb8
	int year, month, day, hour, minute, second, timezone;
	uint8_t output_buffer[128];

	sscanf((char*) message, "AT+CCLK?\r\n+CCLK: \"%2d/%2d/%2d,%2d:%2d:%2d%2d\"",
 80021b4:	ab0d      	add	r3, sp, #52	@ 0x34
 80021b6:	9304      	str	r3, [sp, #16]
 80021b8:	ab0c      	add	r3, sp, #48	@ 0x30
 80021ba:	9303      	str	r3, [sp, #12]
 80021bc:	ab0b      	add	r3, sp, #44	@ 0x2c
 80021be:	9302      	str	r3, [sp, #8]
 80021c0:	ab0a      	add	r3, sp, #40	@ 0x28
 80021c2:	9301      	str	r3, [sp, #4]
 80021c4:	ab09      	add	r3, sp, #36	@ 0x24
 80021c6:	9300      	str	r3, [sp, #0]
 80021c8:	aa07      	add	r2, sp, #28
 80021ca:	ab08      	add	r3, sp, #32
 80021cc:	4925      	ldr	r1, [pc, #148]	@ (8002264 <extract_time_CCLK+0xb4>)
 80021ce:	f009 fb35 	bl	800b83c <siscanf>
						&year, &month, &day, &hour, &minute, &second, &timezone);
	hour += 1;
 80021d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80021d4:	1c5a      	adds	r2, r3, #1
	if (hour >= 24) {
 80021d6:	2a17      	cmp	r2, #23
		hour -= 24;
 80021d8:	bfc3      	ittte	gt
 80021da:	3b17      	subgt	r3, #23
 80021dc:	930a      	strgt	r3, [sp, #40]	@ 0x28
		day += 1;
 80021de:	9b09      	ldrgt	r3, [sp, #36]	@ 0x24
	hour += 1;
 80021e0:	920a      	strle	r2, [sp, #40]	@ 0x28
		day += 1;
 80021e2:	bfc4      	itt	gt
 80021e4:	3301      	addgt	r3, #1
 80021e6:	9309      	strgt	r3, [sp, #36]	@ 0x24
		// Simplified example: Add code here to handle month/day overflow as needed
	}
	if(year < 24) return 0;
 80021e8:	9b07      	ldr	r3, [sp, #28]
 80021ea:	2b17      	cmp	r3, #23
 80021ec:	dd37      	ble.n	800225e <extract_time_CCLK+0xae>
	rmc_jt.date.Yr = year;
 80021ee:	4c1e      	ldr	r4, [pc, #120]	@ (8002268 <extract_time_CCLK+0xb8>)
	rmc_jt.date.Mon = month;
	rmc_jt.date.Day = day;
	rmc_jt.tim.hour = hour;
 80021f0:	980a      	ldr	r0, [sp, #40]	@ 0x28
	rmc_jt.tim.min = minute;
 80021f2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
	rmc_jt.tim.sec = second;
 80021f4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
	rmc_jt.date.Yr = year;
 80021f6:	61a3      	str	r3, [r4, #24]
	rmc_jt.date.Mon = month;
 80021f8:	9b08      	ldr	r3, [sp, #32]
 80021fa:	6163      	str	r3, [r4, #20]
	rmc_jt.tim.hour = hour;
 80021fc:	6020      	str	r0, [r4, #0]
	rmc_jt.date.Day = day;
 80021fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
	rmc_jt.tim.min = minute;
 8002200:	6061      	str	r1, [r4, #4]
	rmc_jt.tim.sec = second;
 8002202:	60a2      	str	r2, [r4, #8]
	set_time(hour, minute, second);
 8002204:	b2c9      	uxtb	r1, r1
 8002206:	b2d2      	uxtb	r2, r2
 8002208:	b2c0      	uxtb	r0, r0
	rmc_jt.date.Day = day;
 800220a:	6123      	str	r3, [r4, #16]
	set_time(hour, minute, second);
 800220c:	f000 ff2e 	bl	800306c <set_time>
	set_date(year, month, day);
 8002210:	f89d 2024 	ldrb.w	r2, [sp, #36]	@ 0x24
 8002214:	f89d 1020 	ldrb.w	r1, [sp, #32]
 8002218:	f89d 001c 	ldrb.w	r0, [sp, #28]
 800221c:	f000 ff44 	bl	80030a8 <set_date>
	snprintf((char*)output_buffer, 128, "Adjusted time to GMT+8: 20%02d/%02d/%02d, %02d:%02d:%02d\n", rmc_jt.date.Yr, rmc_jt.date.Mon, rmc_jt.date.Day, rmc_jt.tim.hour, rmc_jt.tim.min, rmc_jt.tim.sec);
 8002220:	68a3      	ldr	r3, [r4, #8]
 8002222:	9304      	str	r3, [sp, #16]
 8002224:	6863      	ldr	r3, [r4, #4]
 8002226:	9303      	str	r3, [sp, #12]
 8002228:	6823      	ldr	r3, [r4, #0]
 800222a:	9302      	str	r3, [sp, #8]
 800222c:	6923      	ldr	r3, [r4, #16]
 800222e:	9301      	str	r3, [sp, #4]
 8002230:	6963      	ldr	r3, [r4, #20]
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	69a3      	ldr	r3, [r4, #24]
 8002236:	4a0d      	ldr	r2, [pc, #52]	@ (800226c <extract_time_CCLK+0xbc>)
 8002238:	2180      	movs	r1, #128	@ 0x80
 800223a:	a80e      	add	r0, sp, #56	@ 0x38
 800223c:	f009 faaa 	bl	800b794 <sniprintf>
	uart_transmit_string(&huart1, (uint8_t*) "RTC Time: ");
 8002240:	490b      	ldr	r1, [pc, #44]	@ (8002270 <extract_time_CCLK+0xc0>)
 8002242:	480c      	ldr	r0, [pc, #48]	@ (8002274 <extract_time_CCLK+0xc4>)
 8002244:	f002 fc90 	bl	8004b68 <uart_transmit_string>
	uart_transmit_string(&huart1, (uint8_t*) "\n");
 8002248:	490b      	ldr	r1, [pc, #44]	@ (8002278 <extract_time_CCLK+0xc8>)
 800224a:	480a      	ldr	r0, [pc, #40]	@ (8002274 <extract_time_CCLK+0xc4>)
 800224c:	f002 fc8c 	bl	8004b68 <uart_transmit_string>
	uart_transmit_string(&huart1, output_buffer);
 8002250:	4808      	ldr	r0, [pc, #32]	@ (8002274 <extract_time_CCLK+0xc4>)
 8002252:	a90e      	add	r1, sp, #56	@ 0x38
 8002254:	f002 fc88 	bl	8004b68 <uart_transmit_string>
	return 1;
 8002258:	2001      	movs	r0, #1
}
 800225a:	b02e      	add	sp, #184	@ 0xb8
 800225c:	bd10      	pop	{r4, pc}
	if(year < 24) return 0;
 800225e:	2000      	movs	r0, #0
 8002260:	e7fb      	b.n	800225a <extract_time_CCLK+0xaa>
 8002262:	bf00      	nop
 8002264:	0801019f 	.word	0x0801019f
 8002268:	20000bc0 	.word	0x20000bc0
 800226c:	080101cd 	.word	0x080101cd
 8002270:	08010207 	.word	0x08010207
 8002274:	200011d0 	.word	0x200011d0
 8002278:	08010a1a 	.word	0x08010a1a

0800227c <getCurrentTime>:


int getCurrentTime(){
 800227c:	b570      	push	{r4, r5, r6, lr}
	int count_check = 0;
	send_AT_command("AT+CCLK?\r\n");
 800227e:	4818      	ldr	r0, [pc, #96]	@ (80022e0 <getCurrentTime+0x64>)
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002280:	4d18      	ldr	r5, [pc, #96]	@ (80022e4 <getCurrentTime+0x68>)
			count_check = 0;
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
			SIM_UART_ReInitializeRxDMA();
			return 0;
		}
		receive_response("Get time\n");
 8002282:	4e19      	ldr	r6, [pc, #100]	@ (80022e8 <getCurrentTime+0x6c>)
	send_AT_command("AT+CCLK?\r\n");
 8002284:	f7fe febc 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) == NULL){
 8002288:	2404      	movs	r4, #4
 800228a:	4818      	ldr	r0, [pc, #96]	@ (80022ec <getCurrentTime+0x70>)
 800228c:	4629      	mov	r1, r5
 800228e:	f009 fbcd 	bl	800ba2c <strstr>
 8002292:	b190      	cbz	r0, 80022ba <getCurrentTime+0x3e>
		osDelay(100);
		count_check++;
	}
	receive_response("Get time\n");
 8002294:	4814      	ldr	r0, [pc, #80]	@ (80022e8 <getCurrentTime+0x6c>)
 8002296:	f7fe fedf 	bl	8001058 <receive_response>
	int result_extract = extract_time_CCLK(response);
 800229a:	4814      	ldr	r0, [pc, #80]	@ (80022ec <getCurrentTime+0x70>)
 800229c:	f7ff ff88 	bl	80021b0 <extract_time_CCLK>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80022a0:	f44f 72c0 	mov.w	r2, #384	@ 0x180
	int result_extract = extract_time_CCLK(response);
 80022a4:	4604      	mov	r4, r0
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80022a6:	2100      	movs	r1, #0
 80022a8:	4810      	ldr	r0, [pc, #64]	@ (80022ec <getCurrentTime+0x70>)
 80022aa:	f009 fb6f 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 80022ae:	f7fe feb7 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	if(result_extract)
 80022b2:	1e20      	subs	r0, r4, #0
 80022b4:	bf18      	it	ne
 80022b6:	2001      	movne	r0, #1
 80022b8:	e00a      	b.n	80022d0 <getCurrentTime+0x54>
		if(count_check >= 3 ){
 80022ba:	3c01      	subs	r4, #1
 80022bc:	d109      	bne.n	80022d2 <getCurrentTime+0x56>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80022be:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80022c2:	4621      	mov	r1, r4
 80022c4:	4809      	ldr	r0, [pc, #36]	@ (80022ec <getCurrentTime+0x70>)
 80022c6:	f009 fb61 	bl	800b98c <memset>
			SIM_UART_ReInitializeRxDMA();
 80022ca:	f7fe fea9 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
			return 0;
 80022ce:	4620      	mov	r0, r4
		return 1;
	else return 0;
}
 80022d0:	bd70      	pop	{r4, r5, r6, pc}
		receive_response("Get time\n");
 80022d2:	4630      	mov	r0, r6
 80022d4:	f7fe fec0 	bl	8001058 <receive_response>
		osDelay(100);
 80022d8:	2064      	movs	r0, #100	@ 0x64
 80022da:	f005 fd9d 	bl	8007e18 <osDelay>
		count_check++;
 80022de:	e7d4      	b.n	800228a <getCurrentTime+0xe>
 80022e0:	08010212 	.word	0x08010212
 80022e4:	0800fa6a 	.word	0x0800fa6a
 80022e8:	0801021d 	.word	0x0801021d
 80022ec:	20000c38 	.word	0x20000c38

080022f0 <receiveRMCDataWithAddrGSM>:


void receiveRMCDataWithAddrGSM(){
 80022f0:	b530      	push	{r4, r5, lr}
	uint8_t output_buffer[70];
	uart_transmit_string(&huart1, (uint8_t*)"\\Inside Receiving Data at GSM\n\n");
 80022f2:	495b      	ldr	r1, [pc, #364]	@ (8002460 <receiveRMCDataWithAddrGSM+0x170>)
 80022f4:	485b      	ldr	r0, [pc, #364]	@ (8002464 <receiveRMCDataWithAddrGSM+0x174>)
	osStatus_t status = osMessageQueueGet(RMC_MailQGSMId, &receivedDataGSM, NULL, 3000); // Wait for mail
 80022f6:	4d5c      	ldr	r5, [pc, #368]	@ (8002468 <receiveRMCDataWithAddrGSM+0x178>)
void receiveRMCDataWithAddrGSM(){
 80022f8:	b09b      	sub	sp, #108	@ 0x6c
	uart_transmit_string(&huart1, (uint8_t*)"\\Inside Receiving Data at GSM\n\n");
 80022fa:	f002 fc35 	bl	8004b68 <uart_transmit_string>
	osStatus_t status = osMessageQueueGet(RMC_MailQGSMId, &receivedDataGSM, NULL, 3000); // Wait for mail
 80022fe:	485b      	ldr	r0, [pc, #364]	@ (800246c <receiveRMCDataWithAddrGSM+0x17c>)
 8002300:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002304:	6800      	ldr	r0, [r0, #0]
 8002306:	2200      	movs	r2, #0
 8002308:	4629      	mov	r1, r5
 800230a:	f005 fe6f 	bl	8007fec <osMessageQueueGet>
	if(status == osOK){
 800230e:	2800      	cmp	r0, #0
 8002310:	f040 8094 	bne.w	800243c <receiveRMCDataWithAddrGSM+0x14c>
		uart_transmit_string(&huart1, (uint8_t*)"\n\nReceived  ADDRESS Data at GSM: \n");
 8002314:	4956      	ldr	r1, [pc, #344]	@ (8002470 <receiveRMCDataWithAddrGSM+0x180>)
 8002316:	4853      	ldr	r0, [pc, #332]	@ (8002464 <receiveRMCDataWithAddrGSM+0x174>)
		uart_transmit_string(&huart1, (uint8_t*)"Address received from MAIL QUEUE: \n");
		current_addr_gsm = receivedDataGSM.address;
 8002318:	4c56      	ldr	r4, [pc, #344]	@ (8002474 <receiveRMCDataWithAddrGSM+0x184>)
		uart_transmit_string(&huart1, (uint8_t*)"\n\nReceived  ADDRESS Data at GSM: \n");
 800231a:	f002 fc25 	bl	8004b68 <uart_transmit_string>
		uart_transmit_string(&huart1, (uint8_t*)"Address received from MAIL QUEUE: \n");
 800231e:	4956      	ldr	r1, [pc, #344]	@ (8002478 <receiveRMCDataWithAddrGSM+0x188>)
 8002320:	4850      	ldr	r0, [pc, #320]	@ (8002464 <receiveRMCDataWithAddrGSM+0x174>)
 8002322:	f002 fc21 	bl	8004b68 <uart_transmit_string>
		current_addr_gsm = receivedDataGSM.address;
 8002326:	6dab      	ldr	r3, [r5, #88]	@ 0x58
 8002328:	6023      	str	r3, [r4, #0]
		if(checkAddrExistInQueue(current_addr_gsm, &result_addr_queue) == 0 || (current_addr_gsm >= end_addr_disconnect && current_addr_gsm <= (FLASH_END_ADDRESS - 0x100))){
 800232a:	6820      	ldr	r0, [r4, #0]
 800232c:	4953      	ldr	r1, [pc, #332]	@ (800247c <receiveRMCDataWithAddrGSM+0x18c>)
 800232e:	f000 fe1f 	bl	8002f70 <checkAddrExistInQueue>
 8002332:	b140      	cbz	r0, 8002346 <receiveRMCDataWithAddrGSM+0x56>
 8002334:	4b52      	ldr	r3, [pc, #328]	@ (8002480 <receiveRMCDataWithAddrGSM+0x190>)
 8002336:	6822      	ldr	r2, [r4, #0]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	429a      	cmp	r2, r3
 800233c:	d377      	bcc.n	800242e <receiveRMCDataWithAddrGSM+0x13e>
 800233e:	6823      	ldr	r3, [r4, #0]
 8002340:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002344:	d873      	bhi.n	800242e <receiveRMCDataWithAddrGSM+0x13e>
//			current_addr_gsm = receivedDataGSM->address;
			Debug_printf("Saving data to variable to send to the server\n");
 8002346:	484f      	ldr	r0, [pc, #316]	@ (8002484 <receiveRMCDataWithAddrGSM+0x194>)
 8002348:	f002 fc1e 	bl	8004b88 <Debug_printf>
			Debug_printf("\n---------- Current data accepted at address: %08lx----------\n", current_addr_gsm);
 800234c:	6821      	ldr	r1, [r4, #0]
 800234e:	484e      	ldr	r0, [pc, #312]	@ (8002488 <receiveRMCDataWithAddrGSM+0x198>)
			rmc_jt.lcation.latitude = receivedDataGSM.rmc.lcation.latitude;
 8002350:	4c4e      	ldr	r4, [pc, #312]	@ (800248c <receiveRMCDataWithAddrGSM+0x19c>)
			Debug_printf("\n---------- Current data accepted at address: %08lx----------\n", current_addr_gsm);
 8002352:	f002 fc19 	bl	8004b88 <Debug_printf>
			rmc_jt.lcation.latitude = receivedDataGSM.rmc.lcation.latitude;
 8002356:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	@ 0x38
 800235a:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
			rmc_jt.lcation.longitude = receivedDataGSM.rmc.lcation.longitude;
 800235e:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	@ 0x48
 8002362:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
			rmc_jt.speed = receivedDataGSM.rmc.speed;
 8002366:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8002368:	62a3      	str	r3, [r4, #40]	@ 0x28
			rmc_jt.course = receivedDataGSM.rmc.course;
 800236a:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 800236c:	62e3      	str	r3, [r4, #44]	@ 0x2c
			rmc_jt.lcation.NS = receivedDataGSM.rmc.lcation.NS;
 800236e:	f895 3040 	ldrb.w	r3, [r5, #64]	@ 0x40
 8002372:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
			rmc_jt.lcation.EW = receivedDataGSM.rmc.lcation.EW;
 8002376:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 800237a:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
			rmc_jt.isValid = receivedDataGSM.rmc.isValid;
 800237e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8002380:	6323      	str	r3, [r4, #48]	@ 0x30
			rmc_jt.date.Yr = receivedDataGSM.rmc.date.Yr;
 8002382:	69ab      	ldr	r3, [r5, #24]
 8002384:	61a3      	str	r3, [r4, #24]
			rmc_jt.date.Mon = receivedDataGSM.rmc.date.Mon;
 8002386:	696b      	ldr	r3, [r5, #20]
			rmc_jt.date.Day = receivedDataGSM.rmc.date.Day;
			rmc_jt.tim.hour = receivedDataGSM.rmc.tim.hour;
			rmc_jt.tim.min = receivedDataGSM.rmc.tim.min;
 8002388:	686a      	ldr	r2, [r5, #4]
			rmc_jt.tim.sec = receivedDataGSM.rmc.tim.sec;
 800238a:	68a9      	ldr	r1, [r5, #8]
			rmc_jt.date.Mon = receivedDataGSM.rmc.date.Mon;
 800238c:	6163      	str	r3, [r4, #20]
			rmc_jt.date.Day = receivedDataGSM.rmc.date.Day;
 800238e:	692b      	ldr	r3, [r5, #16]
 8002390:	6123      	str	r3, [r4, #16]
			rmc_jt.tim.hour = receivedDataGSM.rmc.tim.hour;
 8002392:	682b      	ldr	r3, [r5, #0]
 8002394:	6023      	str	r3, [r4, #0]
			rmc_jt.tim.min = receivedDataGSM.rmc.tim.min;
 8002396:	6062      	str	r2, [r4, #4]
			rmc_jt.tim.sec = receivedDataGSM.rmc.tim.sec;
 8002398:	60a1      	str	r1, [r4, #8]

			snprintf((char *)output_buffer, sizeof(output_buffer), "Time SENDING TO SERVER at GSM: %d:%d:%d\n", rmc_jt.tim.hour, rmc_jt.tim.min, rmc_jt.tim.sec);
 800239a:	a808      	add	r0, sp, #32
 800239c:	e9cd 2100 	strd	r2, r1, [sp]
 80023a0:	4a3b      	ldr	r2, [pc, #236]	@ (8002490 <receiveRMCDataWithAddrGSM+0x1a0>)
 80023a2:	2146      	movs	r1, #70	@ 0x46
 80023a4:	f009 f9f6 	bl	800b794 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 80023a8:	482e      	ldr	r0, [pc, #184]	@ (8002464 <receiveRMCDataWithAddrGSM+0x174>)
 80023aa:	a908      	add	r1, sp, #32
 80023ac:	f002 fbdc 	bl	8004b68 <uart_transmit_string>

			snprintf((char *)output_buffer, sizeof(output_buffer), "Date SENDING TO SERVER at GSM: %d/%d/%d\n", rmc_jt.date.Day, rmc_jt.date.Mon, rmc_jt.date.Yr);
 80023b0:	69a3      	ldr	r3, [r4, #24]
 80023b2:	9301      	str	r3, [sp, #4]
 80023b4:	6963      	ldr	r3, [r4, #20]
 80023b6:	9300      	str	r3, [sp, #0]
 80023b8:	6923      	ldr	r3, [r4, #16]
 80023ba:	4a36      	ldr	r2, [pc, #216]	@ (8002494 <receiveRMCDataWithAddrGSM+0x1a4>)
 80023bc:	2146      	movs	r1, #70	@ 0x46
 80023be:	a808      	add	r0, sp, #32
 80023c0:	f009 f9e8 	bl	800b794 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 80023c4:	4827      	ldr	r0, [pc, #156]	@ (8002464 <receiveRMCDataWithAddrGSM+0x174>)
 80023c6:	a908      	add	r1, sp, #32
 80023c8:	f002 fbce 	bl	8004b68 <uart_transmit_string>

			snprintf((char *)output_buffer, sizeof(output_buffer), "Location SENDING TO SERVER at GSM: %.6f %c, %.6f %c\n", rmc_jt.lcation.latitude, rmc_jt.lcation.NS, rmc_jt.lcation.longitude, receivedDataGSM.rmc.lcation.EW);
 80023cc:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 80023d0:	9306      	str	r3, [sp, #24]
 80023d2:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	@ 0x48
 80023d6:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80023da:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 80023de:	9302      	str	r3, [sp, #8]
 80023e0:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 80023e4:	2146      	movs	r1, #70	@ 0x46
 80023e6:	e9cd 2300 	strd	r2, r3, [sp]
 80023ea:	a808      	add	r0, sp, #32
 80023ec:	4a2a      	ldr	r2, [pc, #168]	@ (8002498 <receiveRMCDataWithAddrGSM+0x1a8>)
 80023ee:	f009 f9d1 	bl	800b794 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 80023f2:	481c      	ldr	r0, [pc, #112]	@ (8002464 <receiveRMCDataWithAddrGSM+0x174>)
 80023f4:	a908      	add	r1, sp, #32
 80023f6:	f002 fbb7 	bl	8004b68 <uart_transmit_string>

			snprintf((char *)output_buffer, sizeof(output_buffer),"Speed SENDING TO SERVER at GSM: %.2f, Course: %.2f, Valid: %d\n", rmc_jt.speed, rmc_jt.course, rmc_jt.isValid);
 80023fa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80023fc:	9304      	str	r3, [sp, #16]
 80023fe:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8002400:	f7fe f8b2 	bl	8000568 <__aeabi_f2d>
 8002404:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002408:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 800240a:	f7fe f8ad 	bl	8000568 <__aeabi_f2d>
 800240e:	4a23      	ldr	r2, [pc, #140]	@ (800249c <receiveRMCDataWithAddrGSM+0x1ac>)
 8002410:	e9cd 0100 	strd	r0, r1, [sp]
 8002414:	2146      	movs	r1, #70	@ 0x46
 8002416:	a808      	add	r0, sp, #32
 8002418:	f009 f9bc 	bl	800b794 <sniprintf>
			uart_transmit_string(&huart1, output_buffer);
 800241c:	4811      	ldr	r0, [pc, #68]	@ (8002464 <receiveRMCDataWithAddrGSM+0x174>)
 800241e:	a908      	add	r1, sp, #32
 8002420:	f002 fba2 	bl	8004b68 <uart_transmit_string>

			received_RMC = 1;
 8002424:	4b1e      	ldr	r3, [pc, #120]	@ (80024a0 <receiveRMCDataWithAddrGSM+0x1b0>)
 8002426:	2201      	movs	r2, #1
 8002428:	601a      	str	r2, [r3, #0]
		if(is_disconnect == 0 && is_using_flash == 1 && is_keep_up == 0) {
			Debug_printf("----------------------KEEP UP WITH THE MOST CURRENT DATA ---------------------------");
			is_keep_up = 1;
		}
	}
}
 800242a:	b01b      	add	sp, #108	@ 0x6c
 800242c:	bd30      	pop	{r4, r5, pc}
			Debug_printf("\n----------------Have sent data in this address successfully already: %08lx ----------------\n", receivedDataGSM.address);
 800242e:	6da9      	ldr	r1, [r5, #88]	@ 0x58
 8002430:	481c      	ldr	r0, [pc, #112]	@ (80024a4 <receiveRMCDataWithAddrGSM+0x1b4>)
}
 8002432:	b01b      	add	sp, #108	@ 0x6c
 8002434:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
			Debug_printf("\n----------------Have sent data in this address successfully already: %08lx ----------------\n", receivedDataGSM.address);
 8002438:	f002 bba6 	b.w	8004b88 <Debug_printf>
		Debug_printf("There is no address mail left\n");
 800243c:	481a      	ldr	r0, [pc, #104]	@ (80024a8 <receiveRMCDataWithAddrGSM+0x1b8>)
 800243e:	f002 fba3 	bl	8004b88 <Debug_printf>
		if(is_disconnect == 0 && is_using_flash == 1 && is_keep_up == 0) {
 8002442:	4b1a      	ldr	r3, [pc, #104]	@ (80024ac <receiveRMCDataWithAddrGSM+0x1bc>)
 8002444:	681d      	ldr	r5, [r3, #0]
 8002446:	2d01      	cmp	r5, #1
 8002448:	d1ef      	bne.n	800242a <receiveRMCDataWithAddrGSM+0x13a>
 800244a:	4c19      	ldr	r4, [pc, #100]	@ (80024b0 <receiveRMCDataWithAddrGSM+0x1c0>)
 800244c:	4b19      	ldr	r3, [pc, #100]	@ (80024b4 <receiveRMCDataWithAddrGSM+0x1c4>)
 800244e:	6822      	ldr	r2, [r4, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	4313      	orrs	r3, r2
 8002454:	d1e9      	bne.n	800242a <receiveRMCDataWithAddrGSM+0x13a>
			Debug_printf("----------------------KEEP UP WITH THE MOST CURRENT DATA ---------------------------");
 8002456:	4818      	ldr	r0, [pc, #96]	@ (80024b8 <receiveRMCDataWithAddrGSM+0x1c8>)
 8002458:	f002 fb96 	bl	8004b88 <Debug_printf>
			is_keep_up = 1;
 800245c:	6025      	str	r5, [r4, #0]
}
 800245e:	e7e4      	b.n	800242a <receiveRMCDataWithAddrGSM+0x13a>
 8002460:	08010227 	.word	0x08010227
 8002464:	200011d0 	.word	0x200011d0
 8002468:	20000b58 	.word	0x20000b58
 800246c:	200016d4 	.word	0x200016d4
 8002470:	08010247 	.word	0x08010247
 8002474:	20000dbc 	.word	0x20000dbc
 8002478:	0801026a 	.word	0x0801026a
 800247c:	20000ddc 	.word	0x20000ddc
 8002480:	20000db8 	.word	0x20000db8
 8002484:	0801028e 	.word	0x0801028e
 8002488:	080102bd 	.word	0x080102bd
 800248c:	20000bc0 	.word	0x20000bc0
 8002490:	080102fc 	.word	0x080102fc
 8002494:	08010325 	.word	0x08010325
 8002498:	0801034e 	.word	0x0801034e
 800249c:	08010383 	.word	0x08010383
 80024a0:	20000c24 	.word	0x20000c24
 80024a4:	080103c2 	.word	0x080103c2
 80024a8:	08010420 	.word	0x08010420
 80024ac:	20000dd4 	.word	0x20000dd4
 80024b0:	20000dd0 	.word	0x20000dd0
 80024b4:	20000dd8 	.word	0x20000dd8
 80024b8:	0801043f 	.word	0x0801043f

080024bc <processUploadDataToServer>:

int processUploadDataToServer(JT808_LocationInfoReport *location_info){
 80024bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int count_resend = 0;
	int count_check = 0;
	int result_send_location = 1;
	while(count_resend < 3){
		uint32_t freeStack1 = osThreadGetStackSpace(GSMHandle);
 80024c0:	4f39      	ldr	r7, [pc, #228]	@ (80025a8 <processUploadDataToServer+0xec>)
		Debug_printf("\n\n --------------Thread GSM %p is running low on stack: %04d bytes remaining----------\n\n",GSMHandle, freeStack1);
 80024c2:	f8df 8110 	ldr.w	r8, [pc, #272]	@ 80025d4 <processUploadDataToServer+0x118>
		Debug_printf(" \n\n--------------------------- GOING TO SEND DATA TO SERVER: RESEND COUNT %d -----------------------\n\n", count_resend);
 80024c6:	f8df 9110 	ldr.w	r9, [pc, #272]	@ 80025d8 <processUploadDataToServer+0x11c>
int processUploadDataToServer(JT808_LocationInfoReport *location_info){
 80024ca:	4606      	mov	r6, r0
 80024cc:	2401      	movs	r4, #1
		uint32_t freeStack1 = osThreadGetStackSpace(GSMHandle);
 80024ce:	6838      	ldr	r0, [r7, #0]
 80024d0:	f005 fc8e 	bl	8007df0 <osThreadGetStackSpace>
		Debug_printf("\n\n --------------Thread GSM %p is running low on stack: %04d bytes remaining----------\n\n",GSMHandle, freeStack1);
 80024d4:	6839      	ldr	r1, [r7, #0]
		uint32_t freeStack1 = osThreadGetStackSpace(GSMHandle);
 80024d6:	4602      	mov	r2, r0
		Debug_printf("\n\n --------------Thread GSM %p is running low on stack: %04d bytes remaining----------\n\n",GSMHandle, freeStack1);
 80024d8:	4640      	mov	r0, r8
 80024da:	f002 fb55 	bl	8004b88 <Debug_printf>
		Debug_printf(" \n\n--------------------------- GOING TO SEND DATA TO SERVER: RESEND COUNT %d -----------------------\n\n", count_resend);
 80024de:	1e61      	subs	r1, r4, #1
 80024e0:	4648      	mov	r0, r9
 80024e2:	f002 fb51 	bl	8004b88 <Debug_printf>
		result_send_location = send_location_to_server(0, location_info);
 80024e6:	4631      	mov	r1, r6
 80024e8:	2000      	movs	r0, #0
 80024ea:	f7ff fc67 	bl	8001dbc <send_location_to_server>

		if(result_send_location){
 80024ee:	4605      	mov	r5, r0
 80024f0:	2800      	cmp	r0, #0
 80024f2:	d042      	beq.n	800257a <processUploadDataToServer+0xbe>
			uart_transmit_string(&huart1, (uint8_t *)"Inside process: Check Sending Location Report\r\n");
 80024f4:	492d      	ldr	r1, [pc, #180]	@ (80025ac <processUploadDataToServer+0xf0>)
 80024f6:	482e      	ldr	r0, [pc, #184]	@ (80025b0 <processUploadDataToServer+0xf4>)
 80024f8:	f002 fb36 	bl	8004b68 <uart_transmit_string>
			int result_check = check_data_sent_to_server(0);
 80024fc:	2000      	movs	r0, #0
 80024fe:	f7ff fccd 	bl	8001e9c <check_data_sent_to_server>
			if(result_check){
 8002502:	4605      	mov	r5, r0
 8002504:	b170      	cbz	r0, 8002524 <processUploadDataToServer+0x68>
				uart_transmit_string(&huart1, (uint8_t *)"Sending SUCCESS\n");
 8002506:	492b      	ldr	r1, [pc, #172]	@ (80025b4 <processUploadDataToServer+0xf8>)
 8002508:	4829      	ldr	r0, [pc, #164]	@ (80025b0 <processUploadDataToServer+0xf4>)
 800250a:	f002 fb2d 	bl	8004b68 <uart_transmit_string>
//				receive_response("Check location report\n");
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800250e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002512:	2100      	movs	r1, #0
 8002514:	4828      	ldr	r0, [pc, #160]	@ (80025b8 <processUploadDataToServer+0xfc>)
 8002516:	f009 fa39 	bl	800b98c <memset>
				SIM_UART_ReInitializeRxDMA();
 800251a:	f7fe fd81 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
				return 1;
 800251e:	2001      	movs	r0, #1
	}
	receive_response("First check SIM MODULE\n");
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
	SIM_UART_ReInitializeRxDMA();
	return 0;
}
 8002520:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR (CHECKING SENDING RESULT ERROR)\n");
 8002524:	4925      	ldr	r1, [pc, #148]	@ (80025bc <processUploadDataToServer+0x100>)
			uart_transmit_string(&huart1, (uint8_t *)"\n\n---------------------  Sending ERROR (SENDING ERROR)  -------------------\n\n");
 8002526:	4822      	ldr	r0, [pc, #136]	@ (80025b0 <processUploadDataToServer+0xf4>)
 8002528:	f002 fb1e 	bl	8004b68 <uart_transmit_string>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800252c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002530:	4629      	mov	r1, r5
 8002532:	4821      	ldr	r0, [pc, #132]	@ (80025b8 <processUploadDataToServer+0xfc>)
 8002534:	f009 fa2a 	bl	800b98c <memset>
	while(count_resend < 3){
 8002538:	3401      	adds	r4, #1
			SIM_UART_ReInitializeRxDMA();
 800253a:	f7fe fd71 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
		osDelay(200);
 800253e:	20c8      	movs	r0, #200	@ 0xc8
 8002540:	f005 fc6a 	bl	8007e18 <osDelay>
	while(count_resend < 3){
 8002544:	2c04      	cmp	r4, #4
 8002546:	d1c2      	bne.n	80024ce <processUploadDataToServer+0x12>
	send_AT_command(FIRST_CHECK);
 8002548:	481d      	ldr	r0, [pc, #116]	@ (80025c0 <processUploadDataToServer+0x104>)
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 800254a:	4e1e      	ldr	r6, [pc, #120]	@ (80025c4 <processUploadDataToServer+0x108>)
		receive_response("First check SIM MODULE\n");
 800254c:	4f1e      	ldr	r7, [pc, #120]	@ (80025c8 <processUploadDataToServer+0x10c>)
	send_AT_command(FIRST_CHECK);
 800254e:	f7fe fd57 	bl	8001000 <send_AT_command>
	while(strstr((char *) response, CHECK_RESPONSE) != NULL){
 8002552:	250c      	movs	r5, #12
 8002554:	4818      	ldr	r0, [pc, #96]	@ (80025b8 <processUploadDataToServer+0xfc>)
 8002556:	4631      	mov	r1, r6
 8002558:	f009 fa68 	bl	800ba2c <strstr>
 800255c:	4604      	mov	r4, r0
 800255e:	b970      	cbnz	r0, 800257e <processUploadDataToServer+0xc2>
	receive_response("First check SIM MODULE\n");
 8002560:	4819      	ldr	r0, [pc, #100]	@ (80025c8 <processUploadDataToServer+0x10c>)
 8002562:	f7fe fd79 	bl	8001058 <receive_response>
	memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002566:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800256a:	4621      	mov	r1, r4
 800256c:	4812      	ldr	r0, [pc, #72]	@ (80025b8 <processUploadDataToServer+0xfc>)
 800256e:	f009 fa0d 	bl	800b98c <memset>
	SIM_UART_ReInitializeRxDMA();
 8002572:	f7fe fd55 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
	return 0;
 8002576:	4620      	mov	r0, r4
 8002578:	e7d2      	b.n	8002520 <processUploadDataToServer+0x64>
			uart_transmit_string(&huart1, (uint8_t *)"\n\n---------------------  Sending ERROR (SENDING ERROR)  -------------------\n\n");
 800257a:	4914      	ldr	r1, [pc, #80]	@ (80025cc <processUploadDataToServer+0x110>)
 800257c:	e7d3      	b.n	8002526 <processUploadDataToServer+0x6a>
		receive_response("First check SIM MODULE\n");
 800257e:	4638      	mov	r0, r7
 8002580:	f7fe fd6a 	bl	8001058 <receive_response>
		if(count_check > 10){
 8002584:	3d01      	subs	r5, #1
 8002586:	d10a      	bne.n	800259e <processUploadDataToServer+0xe2>
			Debug_printf("SIM MODULE BUG");
 8002588:	4811      	ldr	r0, [pc, #68]	@ (80025d0 <processUploadDataToServer+0x114>)
 800258a:	f002 fafd 	bl	8004b88 <Debug_printf>
			memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800258e:	480a      	ldr	r0, [pc, #40]	@ (80025b8 <processUploadDataToServer+0xfc>)
 8002590:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002594:	4629      	mov	r1, r5
 8002596:	f009 f9f9 	bl	800b98c <memset>
			return 2;
 800259a:	2002      	movs	r0, #2
 800259c:	e7c0      	b.n	8002520 <processUploadDataToServer+0x64>
		osDelay(100);
 800259e:	2064      	movs	r0, #100	@ 0x64
 80025a0:	f005 fc3a 	bl	8007e18 <osDelay>
 80025a4:	e7d6      	b.n	8002554 <processUploadDataToServer+0x98>
 80025a6:	bf00      	nop
 80025a8:	20000fe8 	.word	0x20000fe8
 80025ac:	08010554 	.word	0x08010554
 80025b0:	200011d0 	.word	0x200011d0
 80025b4:	08010584 	.word	0x08010584
 80025b8:	20000c38 	.word	0x20000c38
 80025bc:	08010595 	.word	0x08010595
 80025c0:	0800fa4d 	.word	0x0800fa4d
 80025c4:	0800fa6a 	.word	0x0800fa6a
 80025c8:	0800fa52 	.word	0x0800fa52
 80025cc:	080105c4 	.word	0x080105c4
 80025d0:	08010612 	.word	0x08010612
 80025d4:	08010494 	.word	0x08010494
 80025d8:	080104ed 	.word	0x080104ed

080025dc <StartGSM>:

void StartGSM(void const * argument)
{
 80025dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  /* USER CODE BEGIN StartGSM */
	Debug_printf("------------------------ Starting GSM: Pushing data to Server ------------------------");
 80025e0:	487a      	ldr	r0, [pc, #488]	@ (80027cc <StartGSM+0x1f0>)
 80025e2:	4c7b      	ldr	r4, [pc, #492]	@ (80027d0 <StartGSM+0x1f4>)
					if(received_RMC == 1){
						received_RMC = 0;
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
						save_rmc_to_location_info(&location_info);
						Debug_printf("Current stack address to be sent to the server: \n");
						Debug_printf("Address going to send to server at GSM:(STACK FROM MAIL QUEUE)  %08lx\n", current_addr_gsm);
 80025e4:	4e7b      	ldr	r6, [pc, #492]	@ (80027d4 <StartGSM+0x1f8>)
{
 80025e6:	b0a1      	sub	sp, #132	@ 0x84
	Debug_printf("------------------------ Starting GSM: Pushing data to Server ------------------------");
 80025e8:	f002 face 	bl	8004b88 <Debug_printf>
	RingBufferDmaU8_initUSARTRx(&SIMRxDMARing, &huart3, response, SIM_RESPONSE_MAX_SIZE);
 80025ec:	4a7a      	ldr	r2, [pc, #488]	@ (80027d8 <StartGSM+0x1fc>)
 80025ee:	497b      	ldr	r1, [pc, #492]	@ (80027dc <StartGSM+0x200>)
 80025f0:	487b      	ldr	r0, [pc, #492]	@ (80027e0 <StartGSM+0x204>)
 80025f2:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80025f6:	f000 fd2b 	bl	8003050 <RingBufferDmaU8_initUSARTRx>
	JT808_TerminalRegistration reg_msg = create_terminal_registration();
 80025fa:	4668      	mov	r0, sp
 80025fc:	f7fe fcae 	bl	8000f5c <create_terminal_registration>
	JT808_LocationInfoReport location_info = create_location_info_report();
 8002600:	a80f      	add	r0, sp, #60	@ 0x3c
 8002602:	f7fe fcd1 	bl	8000fa8 <create_location_info_report>
	initQueue_GSM(&result_addr_queue);
 8002606:	4877      	ldr	r0, [pc, #476]	@ (80027e4 <StartGSM+0x208>)
 8002608:	f000 fc46 	bl	8002e98 <initQueue_GSM>
	init_SIM_module();
 800260c:	f7fe fd4a 	bl	80010a4 <init_SIM_module>
	int is_set_uniqueID = 0;
 8002610:	2500      	movs	r5, #0
	int process = 0;
 8002612:	462f      	mov	r7, r5
		osDelay(300);
 8002614:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8002618:	f005 fbfe 	bl	8007e18 <osDelay>
		switch(process){
 800261c:	2f08      	cmp	r7, #8
 800261e:	d868      	bhi.n	80026f2 <StartGSM+0x116>
 8002620:	e8df f017 	tbh	[pc, r7, lsl #1]
 8002624:	00210009 	.word	0x00210009
 8002628:	0075004f 	.word	0x0075004f
 800262c:	00b800a4 	.word	0x00b800a4
 8002630:	010200c5 	.word	0x010200c5
 8002634:	040c      	.short	0x040c
				uart_transmit_string(&huart1, (uint8_t *)"First CHECK\r\n");
 8002636:	496c      	ldr	r1, [pc, #432]	@ (80027e8 <StartGSM+0x20c>)
 8002638:	486c      	ldr	r0, [pc, #432]	@ (80027ec <StartGSM+0x210>)
 800263a:	f002 fa95 	bl	8004b68 <uart_transmit_string>
				isReady = first_check_SIM();
 800263e:	f7fe fe05 	bl	800124c <first_check_SIM>
				if(isReady) process++;
 8002642:	4601      	mov	r1, r0
 8002644:	2800      	cmp	r0, #0
 8002646:	f040 808f 	bne.w	8002768 <StartGSM+0x18c>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800264a:	f44f 72c0 	mov.w	r2, #384	@ 0x180
						uart_transmit_string(&huart1,(uint8_t*) "REOPEN CONNECTION TO SERVER\n");
						process = 4;
					}
				}
				else{
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800264e:	4862      	ldr	r0, [pc, #392]	@ (80027d8 <StartGSM+0x1fc>)
 8002650:	f009 f99c 	bl	800b98c <memset>
					SIM_UART_ReInitializeRxDMA();
 8002654:	f7fe fce4 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
					uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module\n");
 8002658:	4965      	ldr	r1, [pc, #404]	@ (80027f0 <StartGSM+0x214>)
 800265a:	4864      	ldr	r0, [pc, #400]	@ (80027ec <StartGSM+0x210>)
 800265c:	f002 fa84 	bl	8004b68 <uart_transmit_string>
					reboot_SIM_module();
 8002660:	f7fe fd3a 	bl	80010d8 <reboot_SIM_module>
					process = 0;
 8002664:	e02b      	b.n	80026be <StartGSM+0xe2>
				uart_transmit_string(&huart1, (uint8_t *)"Check EVERYTHING READY\r\n");
 8002666:	4963      	ldr	r1, [pc, #396]	@ (80027f4 <StartGSM+0x218>)
 8002668:	4860      	ldr	r0, [pc, #384]	@ (80027ec <StartGSM+0x210>)
 800266a:	f002 fa7d 	bl	8004b68 <uart_transmit_string>
				osDelay(100);
 800266e:	2064      	movs	r0, #100	@ 0x64
 8002670:	f005 fbd2 	bl	8007e18 <osDelay>
				int check_SIM = check_SIM_ready();
 8002674:	f7fe ff00 	bl	8001478 <check_SIM_ready>
 8002678:	4680      	mov	r8, r0
				if(is_set_uniqueID == 0){
 800267a:	b955      	cbnz	r5, 8002692 <StartGSM+0xb6>
					memcpy(reg_msg.terminal_phone_number, terminal_phone_number, sizeof(terminal_phone_number));
 800267c:	4b5e      	ldr	r3, [pc, #376]	@ (80027f8 <StartGSM+0x21c>)
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	889b      	ldrh	r3, [r3, #4]
 8002682:	f8cd 2005 	str.w	r2, [sp, #5]
 8002686:	f8ad 3009 	strh.w	r3, [sp, #9]
					memcpy(location_info.terminal_phone_number, terminal_phone_number, sizeof(terminal_phone_number));
 800268a:	f8cd 2041 	str.w	r2, [sp, #65]	@ 0x41
 800268e:	f8ad 3045 	strh.w	r3, [sp, #69]	@ 0x45
				osDelay(150);
 8002692:	2096      	movs	r0, #150	@ 0x96
 8002694:	f005 fbc0 	bl	8007e18 <osDelay>
				if (check_SIM == 0){
 8002698:	f1b8 0f00 	cmp.w	r8, #0
 800269c:	f040 83eb 	bne.w	8002e76 <StartGSM+0x89a>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80026a0:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80026a4:	4641      	mov	r1, r8
 80026a6:	484c      	ldr	r0, [pc, #304]	@ (80027d8 <StartGSM+0x1fc>)
 80026a8:	f009 f970 	bl	800b98c <memset>
					SIM_UART_ReInitializeRxDMA();
 80026ac:	f7fe fcb8 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
					uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module");
 80026b0:	4952      	ldr	r1, [pc, #328]	@ (80027fc <StartGSM+0x220>)
 80026b2:	484e      	ldr	r0, [pc, #312]	@ (80027ec <StartGSM+0x210>)
 80026b4:	f002 fa58 	bl	8004b68 <uart_transmit_string>
					reboot_SIM_module();
 80026b8:	f7fe fd0e 	bl	80010d8 <reboot_SIM_module>
					process = 0;
 80026bc:	463d      	mov	r5, r7
									process++;
 80026be:	2700      	movs	r7, #0
 80026c0:	e017      	b.n	80026f2 <StartGSM+0x116>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Configure PDP context\r\n");
 80026c2:	494f      	ldr	r1, [pc, #316]	@ (8002800 <StartGSM+0x224>)
 80026c4:	4849      	ldr	r0, [pc, #292]	@ (80027ec <StartGSM+0x210>)
 80026c6:	f002 fa4f 	bl	8004b68 <uart_transmit_string>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80026ca:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80026ce:	2100      	movs	r1, #0
 80026d0:	4841      	ldr	r0, [pc, #260]	@ (80027d8 <StartGSM+0x1fc>)
 80026d2:	f009 f95b 	bl	800b98c <memset>
				SIM_UART_ReInitializeRxDMA();
 80026d6:	f7fe fca3 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
				configure_APN(1);
 80026da:	2001      	movs	r0, #1
 80026dc:	f7ff f848 	bl	8001770 <configure_APN>
				memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80026e0:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80026e4:	2100      	movs	r1, #0
 80026e6:	483c      	ldr	r0, [pc, #240]	@ (80027d8 <StartGSM+0x1fc>)
 80026e8:	f009 f950 	bl	800b98c <memset>
				SIM_UART_ReInitializeRxDMA();
 80026ec:	f7fe fc98 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
				process++;
 80026f0:	2703      	movs	r7, #3
				}
				break;
		}
		if(is_in_sending == 0 && is_disconnect == 1){
 80026f2:	6823      	ldr	r3, [r4, #0]
 80026f4:	b92b      	cbnz	r3, 8002702 <StartGSM+0x126>
 80026f6:	4b43      	ldr	r3, [pc, #268]	@ (8002804 <StartGSM+0x228>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d18a      	bne.n	8002614 <StartGSM+0x38>
			receiveRMCDataWithAddrGSM();
 80026fe:	f7ff fdf7 	bl	80022f0 <receiveRMCDataWithAddrGSM>
		}
		if(is_in_sending == 1){
 8002702:	6823      	ldr	r3, [r4, #0]
 8002704:	2b01      	cmp	r3, #1
 8002706:	d185      	bne.n	8002614 <StartGSM+0x38>
			is_in_sending = 0;
 8002708:	2300      	movs	r3, #0
 800270a:	6023      	str	r3, [r4, #0]
 800270c:	e782      	b.n	8002614 <StartGSM+0x38>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Activate PDP context\r\n");
 800270e:	493e      	ldr	r1, [pc, #248]	@ (8002808 <StartGSM+0x22c>)
 8002710:	4836      	ldr	r0, [pc, #216]	@ (80027ec <StartGSM+0x210>)
 8002712:	f002 fa29 	bl	8004b68 <uart_transmit_string>
				int receive_activate = activate_context(1);
 8002716:	2001      	movs	r0, #1
 8002718:	f7ff f87c 	bl	8001814 <activate_context>
				if(receive_activate){
 800271c:	4680      	mov	r8, r0
 800271e:	b190      	cbz	r0, 8002746 <StartGSM+0x16a>
					getCurrentTime();
 8002720:	f7ff fdac 	bl	800227c <getCurrentTime>
					uart_transmit_string(&huart1, (uint8_t*) "Activate PDP context successfully\n");
 8002724:	4939      	ldr	r1, [pc, #228]	@ (800280c <StartGSM+0x230>)
 8002726:	4831      	ldr	r0, [pc, #196]	@ (80027ec <StartGSM+0x210>)
 8002728:	f002 fa1e 	bl	8004b68 <uart_transmit_string>
					osDelay(200);
 800272c:	20c8      	movs	r0, #200	@ 0xc8
 800272e:	f005 fb73 	bl	8007e18 <osDelay>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002732:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002736:	2100      	movs	r1, #0
 8002738:	4827      	ldr	r0, [pc, #156]	@ (80027d8 <StartGSM+0x1fc>)
 800273a:	f009 f927 	bl	800b98c <memset>
					SIM_UART_ReInitializeRxDMA();
 800273e:	f7fe fc6f 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
					process++;
 8002742:	2704      	movs	r7, #4
 8002744:	e7d5      	b.n	80026f2 <StartGSM+0x116>
					uart_transmit_string(&huart1, (uint8_t*) "Activate PDP Context Failed\n");
 8002746:	4932      	ldr	r1, [pc, #200]	@ (8002810 <StartGSM+0x234>)
					uart_transmit_string(&huart1, (uint8_t*) "Connect to Server Failed\n");
 8002748:	4828      	ldr	r0, [pc, #160]	@ (80027ec <StartGSM+0x210>)
 800274a:	f002 fa0d 	bl	8004b68 <uart_transmit_string>
					int receive_deactivate = deactivate_context(1);
 800274e:	2001      	movs	r0, #1
 8002750:	f7ff f8ca 	bl	80018e8 <deactivate_context>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002754:	f44f 72c0 	mov.w	r2, #384	@ 0x180
					int receive_deactivate = deactivate_context(1);
 8002758:	4607      	mov	r7, r0
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800275a:	4641      	mov	r1, r8
 800275c:	481e      	ldr	r0, [pc, #120]	@ (80027d8 <StartGSM+0x1fc>)
 800275e:	f009 f915 	bl	800b98c <memset>
					SIM_UART_ReInitializeRxDMA();
 8002762:	f7fe fc5d 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
					if (receive_deactivate) process = 1;
 8002766:	b18f      	cbz	r7, 800278c <StartGSM+0x1b0>
					if (receive_deactivate) process = 1;
 8002768:	2701      	movs	r7, #1
 800276a:	e7c2      	b.n	80026f2 <StartGSM+0x116>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: OPEN SOCKET SERVICE\r\n");
 800276c:	4929      	ldr	r1, [pc, #164]	@ (8002814 <StartGSM+0x238>)
 800276e:	481f      	ldr	r0, [pc, #124]	@ (80027ec <StartGSM+0x210>)
 8002770:	f002 f9fa 	bl	8004b68 <uart_transmit_string>
				int received_res = open_socket_service(1, 0, 0, 0);
 8002774:	2300      	movs	r3, #0
 8002776:	461a      	mov	r2, r3
 8002778:	4619      	mov	r1, r3
 800277a:	2001      	movs	r0, #1
 800277c:	f7ff f900 	bl	8001980 <open_socket_service>
				if(received_res){
 8002780:	4680      	mov	r8, r0
 8002782:	2800      	cmp	r0, #0
 8002784:	f040 837a 	bne.w	8002e7c <StartGSM+0x8a0>
					uart_transmit_string(&huart1, (uint8_t*) "Connect to Server Failed\n");
 8002788:	4923      	ldr	r1, [pc, #140]	@ (8002818 <StartGSM+0x23c>)
 800278a:	e7dd      	b.n	8002748 <StartGSM+0x16c>
						memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 800278c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002790:	4639      	mov	r1, r7
 8002792:	e75c      	b.n	800264e <StartGSM+0x72>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Register/Login to the server.\r\n");
 8002794:	4921      	ldr	r1, [pc, #132]	@ (800281c <StartGSM+0x240>)
 8002796:	4815      	ldr	r0, [pc, #84]	@ (80027ec <StartGSM+0x210>)
 8002798:	f002 f9e6 	bl	8004b68 <uart_transmit_string>
				int result_send_login = login_to_server(0,&reg_msg);
 800279c:	4669      	mov	r1, sp
 800279e:	2000      	movs	r0, #0
 80027a0:	f7ff fa9a 	bl	8001cd8 <login_to_server>
				if(result_send_login){
 80027a4:	2800      	cmp	r0, #0
 80027a6:	f040 836b 	bne.w	8002e80 <StartGSM+0x8a4>
				else process = 8;
 80027aa:	2708      	movs	r7, #8
 80027ac:	e7a1      	b.n	80026f2 <StartGSM+0x116>
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Check Register/Login\r\n");
 80027ae:	480f      	ldr	r0, [pc, #60]	@ (80027ec <StartGSM+0x210>)
 80027b0:	491b      	ldr	r1, [pc, #108]	@ (8002820 <StartGSM+0x244>)
 80027b2:	f002 f9d9 	bl	8004b68 <uart_transmit_string>
				int result_check_login = check_data_sent_to_server(0);
 80027b6:	2000      	movs	r0, #0
 80027b8:	f7ff fb70 	bl	8001e9c <check_data_sent_to_server>
				if(result_check_login){
 80027bc:	2800      	cmp	r0, #0
 80027be:	d0f4      	beq.n	80027aa <StartGSM+0x1ce>
					receive_response("Check terminal register\n");
 80027c0:	4818      	ldr	r0, [pc, #96]	@ (8002824 <StartGSM+0x248>)
 80027c2:	f7fe fc49 	bl	8001058 <receive_response>
					process++;
 80027c6:	2707      	movs	r7, #7
 80027c8:	e793      	b.n	80026f2 <StartGSM+0x116>
 80027ca:	bf00      	nop
 80027cc:	08010621 	.word	0x08010621
 80027d0:	20000c20 	.word	0x20000c20
 80027d4:	20000dbc 	.word	0x20000dbc
 80027d8:	20000c38 	.word	0x20000c38
 80027dc:	200010c0 	.word	0x200010c0
 80027e0:	20000c28 	.word	0x20000c28
 80027e4:	20000ddc 	.word	0x20000ddc
 80027e8:	08010678 	.word	0x08010678
 80027ec:	200011d0 	.word	0x200011d0
 80027f0:	08010686 	.word	0x08010686
 80027f4:	0801069c 	.word	0x0801069c
 80027f8:	20000bb8 	.word	0x20000bb8
 80027fc:	080106b5 	.word	0x080106b5
 8002800:	080106ca 	.word	0x080106ca
 8002804:	20000dd8 	.word	0x20000dd8
 8002808:	080106f2 	.word	0x080106f2
 800280c:	08010719 	.word	0x08010719
 8002810:	0801073c 	.word	0x0801073c
 8002814:	08010759 	.word	0x08010759
 8002818:	0801077f 	.word	0x0801077f
 800281c:	08010799 	.word	0x08010799
 8002820:	080107c9 	.word	0x080107c9
 8002824:	080107f0 	.word	0x080107f0
				is_in_sending = 1;
 8002828:	2301      	movs	r3, #1
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Send Location\r\n");
 800282a:	4992      	ldr	r1, [pc, #584]	@ (8002a74 <StartGSM+0x498>)
 800282c:	4892      	ldr	r0, [pc, #584]	@ (8002a78 <StartGSM+0x49c>)
				is_in_sending = 1;
 800282e:	6023      	str	r3, [r4, #0]
				uart_transmit_string(&huart1, (uint8_t *)"Inside process: Send Location\r\n");
 8002830:	f002 f99a 	bl	8004b68 <uart_transmit_string>
				int result_get_current = getCurrentTime();
 8002834:	f7ff fd22 	bl	800227c <getCurrentTime>
				if(result_get_current == 0){
 8002838:	2800      	cmp	r0, #0
 800283a:	d0b6      	beq.n	80027aa <StartGSM+0x1ce>
					if(received_RMC == 1){
 800283c:	f8df 92b0 	ldr.w	r9, [pc, #688]	@ 8002af0 <StartGSM+0x514>
					receiveRMCDataWithAddrGSM();
 8002840:	f7ff fd56 	bl	80022f0 <receiveRMCDataWithAddrGSM>
					if(received_RMC == 1){
 8002844:	f8d9 3000 	ldr.w	r3, [r9]
 8002848:	2b01      	cmp	r3, #1
 800284a:	d1f9      	bne.n	8002840 <StartGSM+0x264>
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
 800284c:	498b      	ldr	r1, [pc, #556]	@ (8002a7c <StartGSM+0x4a0>)
 800284e:	488a      	ldr	r0, [pc, #552]	@ (8002a78 <StartGSM+0x49c>)
						HAL_TIM_Base_Start(&htim3);
 8002850:	f8df 82a0 	ldr.w	r8, [pc, #672]	@ 8002af4 <StartGSM+0x518>
							result_final = processUploadDataToServer(&location_info);
 8002854:	f8df a2a0 	ldr.w	sl, [pc, #672]	@ 8002af8 <StartGSM+0x51c>
 8002858:	4f89      	ldr	r7, [pc, #548]	@ (8002a80 <StartGSM+0x4a4>)
						received_RMC = 0;
 800285a:	f04f 0b00 	mov.w	fp, #0
 800285e:	f8c9 b000 	str.w	fp, [r9]
						uart_transmit_string(&huart1, (uint8_t *)"RECEIVED RMC DATA AT GSM MODULE\n");
 8002862:	f002 f981 	bl	8004b68 <uart_transmit_string>
						save_rmc_to_location_info(&location_info);
 8002866:	a80f      	add	r0, sp, #60	@ 0x3c
 8002868:	f7fe fc66 	bl	8001138 <save_rmc_to_location_info>
						Debug_printf("Current stack address to be sent to the server: \n");
 800286c:	4885      	ldr	r0, [pc, #532]	@ (8002a84 <StartGSM+0x4a8>)
 800286e:	f002 f98b 	bl	8004b88 <Debug_printf>
						Debug_printf("Address going to send to server at GSM:(STACK FROM MAIL QUEUE)  %08lx\n", current_addr_gsm);
 8002872:	6831      	ldr	r1, [r6, #0]
 8002874:	4884      	ldr	r0, [pc, #528]	@ (8002a88 <StartGSM+0x4ac>)
 8002876:	f002 f987 	bl	8004b88 <Debug_printf>
						HAL_TIM_Base_Start(&htim3);
 800287a:	4640      	mov	r0, r8
 800287c:	f004 fbbe 	bl	8006ffc <HAL_TIM_Base_Start>
						__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002880:	f8d8 3000 	ldr.w	r3, [r8]
							result_final = processUploadDataToServer(&location_info);
 8002884:	a80f      	add	r0, sp, #60	@ 0x3c
						__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002886:	f8c3 b024 	str.w	fp, [r3, #36]	@ 0x24
							result_final = processUploadDataToServer(&location_info);
 800288a:	f7ff fe17 	bl	80024bc <processUploadDataToServer>
							if(result_final == 1){
 800288e:	2801      	cmp	r0, #1
							result_final = processUploadDataToServer(&location_info);
 8002890:	f8ca 0000 	str.w	r0, [sl]
							if(result_final == 1){
 8002894:	f040 8134 	bne.w	8002b00 <StartGSM+0x524>
								uart_transmit_string(&huart1, (uint8_t *)"Sending SUCCESS\n");
 8002898:	497c      	ldr	r1, [pc, #496]	@ (8002a8c <StartGSM+0x4b0>)
 800289a:	4877      	ldr	r0, [pc, #476]	@ (8002a78 <StartGSM+0x49c>)
 800289c:	f002 f964 	bl	8004b68 <uart_transmit_string>
								receive_response("Check location report\n");
 80028a0:	487b      	ldr	r0, [pc, #492]	@ (8002a90 <StartGSM+0x4b4>)
 80028a2:	f7fe fbd9 	bl	8001058 <receive_response>
								memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 80028a6:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80028aa:	4659      	mov	r1, fp
 80028ac:	4879      	ldr	r0, [pc, #484]	@ (8002a94 <StartGSM+0x4b8>)
 80028ae:	f009 f86d 	bl	800b98c <memset>
								SIM_UART_ReInitializeRxDMA();
 80028b2:	f7fe fbb5 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
								if(is_disconnect == 1 || is_using_flash == 1){
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	2a01      	cmp	r2, #1
 80028ba:	d05c      	beq.n	8002976 <StartGSM+0x39a>
 80028bc:	4b76      	ldr	r3, [pc, #472]	@ (8002a98 <StartGSM+0x4bc>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	f040 80c0 	bne.w	8002a46 <StartGSM+0x46a>
									enqueue_GSM(&result_addr_queue, current_addr_gsm);
 80028c6:	f8df a1e4 	ldr.w	sl, [pc, #484]	@ 8002aac <StartGSM+0x4d0>
									Debug_printf("\n-----------ADDING current address to the result queue----------\n");
 80028ca:	4874      	ldr	r0, [pc, #464]	@ (8002a9c <StartGSM+0x4c0>)
 80028cc:	f002 f95c 	bl	8004b88 <Debug_printf>
									enqueue_GSM(&result_addr_queue, current_addr_gsm);
 80028d0:	6831      	ldr	r1, [r6, #0]
 80028d2:	4650      	mov	r0, sl
 80028d4:	f000 fae8 	bl	8002ea8 <enqueue_GSM>
									if(is_keep_up == 0) num_in_mail_sent++;
 80028d8:	4b71      	ldr	r3, [pc, #452]	@ (8002aa0 <StartGSM+0x4c4>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d154      	bne.n	800298a <StartGSM+0x3ae>
 80028e0:	4a70      	ldr	r2, [pc, #448]	@ (8002aa4 <StartGSM+0x4c8>)
 80028e2:	6813      	ldr	r3, [r2, #0]
 80028e4:	3301      	adds	r3, #1
 80028e6:	6013      	str	r3, [r2, #0]
									Debug_printf("\n--------------RESULT ADDRESS QUEUE----------------\n");
 80028e8:	486f      	ldr	r0, [pc, #444]	@ (8002aa8 <StartGSM+0x4cc>)
									if(start_addr_disconnect >= end_addr_disconnect - 128 && checkAddrExistInQueue(end_addr_disconnect - 128, &result_addr_queue)){
 80028ea:	f8df a1dc 	ldr.w	sl, [pc, #476]	@ 8002ac8 <StartGSM+0x4ec>
 80028ee:	f8df b1e4 	ldr.w	fp, [pc, #484]	@ 8002ad4 <StartGSM+0x4f8>
									Debug_printf("\n--------------RESULT ADDRESS QUEUE----------------\n");
 80028f2:	f002 f949 	bl	8004b88 <Debug_printf>
									printQueue_GSM(&result_addr_queue);
 80028f6:	486d      	ldr	r0, [pc, #436]	@ (8002aac <StartGSM+0x4d0>)
 80028f8:	f000 fb06 	bl	8002f08 <printQueue_GSM>
									if(start_addr_disconnect >= end_addr_disconnect - 128 && checkAddrExistInQueue(end_addr_disconnect - 128, &result_addr_queue)){
 80028fc:	f8da 3000 	ldr.w	r3, [sl]
 8002900:	f8db 1000 	ldr.w	r1, [fp]
 8002904:	3b80      	subs	r3, #128	@ 0x80
 8002906:	428b      	cmp	r3, r1
 8002908:	f200 80ad 	bhi.w	8002a66 <StartGSM+0x48a>
 800290c:	f8da 0000 	ldr.w	r0, [sl]
 8002910:	4966      	ldr	r1, [pc, #408]	@ (8002aac <StartGSM+0x4d0>)
 8002912:	3880      	subs	r0, #128	@ 0x80
 8002914:	f000 fb2c 	bl	8002f70 <checkAddrExistInQueue>
 8002918:	2800      	cmp	r0, #0
 800291a:	f000 80a4 	beq.w	8002a66 <StartGSM+0x48a>
										Debug_printf("\n\n\n\n---------------END GETTING FROM FLASH-------------\n\n\n\n");
 800291e:	4864      	ldr	r0, [pc, #400]	@ (8002ab0 <StartGSM+0x4d4>)
 8002920:	f002 f932 	bl	8004b88 <Debug_printf>
										is_using_flash = 0;
 8002924:	4a5c      	ldr	r2, [pc, #368]	@ (8002a98 <StartGSM+0x4bc>)
										clearQueue_GSM(&result_addr_queue);
 8002926:	4861      	ldr	r0, [pc, #388]	@ (8002aac <StartGSM+0x4d0>)
										is_using_flash = 0;
 8002928:	2300      	movs	r3, #0
 800292a:	6013      	str	r3, [r2, #0]
										clearQueue_GSM(&result_addr_queue);
 800292c:	f000 fadc 	bl	8002ee8 <clearQueue_GSM>
										count_shiftleft = 0;
 8002930:	4a60      	ldr	r2, [pc, #384]	@ (8002ab4 <StartGSM+0x4d8>)
										Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002932:	4861      	ldr	r0, [pc, #388]	@ (8002ab8 <StartGSM+0x4dc>)
										start_addr_disconnect = 0;
 8002934:	2300      	movs	r3, #0
										count_shiftleft = 0;
 8002936:	7013      	strb	r3, [r2, #0]
										is_keep_up = 0;
 8002938:	4a59      	ldr	r2, [pc, #356]	@ (8002aa0 <StartGSM+0x4c4>)
										start_addr_disconnect = 0;
 800293a:	f8cb 3000 	str.w	r3, [fp]
										is_keep_up = 0;
 800293e:	6013      	str	r3, [r2, #0]
										end_addr_disconnect = 0;
 8002940:	f8ca 3000 	str.w	r3, [sl]
										Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002944:	f002 f920 	bl	8004b88 <Debug_printf>
											osStatus_t status = osMessageQueueGet(RMC_MailQGSMId, &receivedDataGSM, NULL, 3000); // Wait for mail
 8002948:	f8df a174 	ldr.w	sl, [pc, #372]	@ 8002ac0 <StartGSM+0x4e4>
 800294c:	f8df b1ac 	ldr.w	fp, [pc, #428]	@ 8002afc <StartGSM+0x520>
											Debug_printf("Receiving MAIL\n");
 8002950:	485a      	ldr	r0, [pc, #360]	@ (8002abc <StartGSM+0x4e0>)
 8002952:	f002 f919 	bl	8004b88 <Debug_printf>
											osStatus_t status = osMessageQueueGet(RMC_MailQGSMId, &receivedDataGSM, NULL, 3000); // Wait for mail
 8002956:	495a      	ldr	r1, [pc, #360]	@ (8002ac0 <StartGSM+0x4e4>)
 8002958:	f8db 0000 	ldr.w	r0, [fp]
 800295c:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002960:	2200      	movs	r2, #0
 8002962:	f005 fb43 	bl	8007fec <osMessageQueueGet>
											if(status == osOK){
 8002966:	2800      	cmp	r0, #0
 8002968:	d168      	bne.n	8002a3c <StartGSM+0x460>
												Debug_printf("Receiving MAIL For CLEARING: %08lx\n", receivedDataGSM.address);
 800296a:	f8da 1058 	ldr.w	r1, [sl, #88]	@ 0x58
 800296e:	4855      	ldr	r0, [pc, #340]	@ (8002ac4 <StartGSM+0x4e8>)
 8002970:	f002 f90a 	bl	8004b88 <Debug_printf>
										while(1){
 8002974:	e7ec      	b.n	8002950 <StartGSM+0x374>
										end_addr_disconnect = current_addr_gsm;
 8002976:	4b54      	ldr	r3, [pc, #336]	@ (8002ac8 <StartGSM+0x4ec>)
 8002978:	6831      	ldr	r1, [r6, #0]
 800297a:	6019      	str	r1, [r3, #0]
										in_getting_mail_stack = 1;
 800297c:	4953      	ldr	r1, [pc, #332]	@ (8002acc <StartGSM+0x4f0>)
										Debug_printf("End address of network outage. RECONNECTED SUCCESSFULLY: %08x\n", end_addr_disconnect);
 800297e:	4854      	ldr	r0, [pc, #336]	@ (8002ad0 <StartGSM+0x4f4>)
										in_getting_mail_stack = 1;
 8002980:	600a      	str	r2, [r1, #0]
										Debug_printf("End address of network outage. RECONNECTED SUCCESSFULLY: %08x\n", end_addr_disconnect);
 8002982:	6819      	ldr	r1, [r3, #0]
 8002984:	f002 f900 	bl	8004b88 <Debug_printf>
 8002988:	e79d      	b.n	80028c6 <StartGSM+0x2ea>
									if(is_keep_up == 1 && in_getting_mail_stack == 1){
 800298a:	2b01      	cmp	r3, #1
 800298c:	d1ac      	bne.n	80028e8 <StartGSM+0x30c>
 800298e:	4b4f      	ldr	r3, [pc, #316]	@ (8002acc <StartGSM+0x4f0>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2b01      	cmp	r3, #1
 8002994:	d1a8      	bne.n	80028e8 <StartGSM+0x30c>
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002996:	f8da 0208 	ldr.w	r0, [sl, #520]	@ 0x208
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 800299a:	f8da c200 	ldr.w	ip, [sl, #512]	@ 0x200
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 800299e:	f04f 0e00 	mov.w	lr, #0
 80029a2:	3801      	subs	r0, #1
										int count_stack = 0;
 80029a4:	4672      	mov	r2, lr
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 80029a6:	4570      	cmp	r0, lr
 80029a8:	dc12      	bgt.n	80029d0 <StartGSM+0x3f4>
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 80029aa:	f04f 0e00 	mov.w	lr, #0
 80029ae:	4570      	cmp	r0, lr
 80029b0:	dc26      	bgt.n	8002a00 <StartGSM+0x424>
										start_addr_disconnect -= count_shiftleft * 128;
 80029b2:	4948      	ldr	r1, [pc, #288]	@ (8002ad4 <StartGSM+0x4f8>)
 80029b4:	4a3f      	ldr	r2, [pc, #252]	@ (8002ab4 <StartGSM+0x4d8>)
 80029b6:	680b      	ldr	r3, [r1, #0]
 80029b8:	7810      	ldrb	r0, [r2, #0]
 80029ba:	eba3 13c0 	sub.w	r3, r3, r0, lsl #7
 80029be:	600b      	str	r3, [r1, #0]
										count_shiftleft = 0;
 80029c0:	2300      	movs	r3, #0
 80029c2:	7013      	strb	r3, [r2, #0]
										in_getting_mail_stack = 0;
 80029c4:	4a41      	ldr	r2, [pc, #260]	@ (8002acc <StartGSM+0x4f0>)
										Debug_printf("\n\n-------------- HAVE SENT ALL THE STACKED DATA IN MAIL QUEUE ----------------\n\n");
 80029c6:	4844      	ldr	r0, [pc, #272]	@ (8002ad8 <StartGSM+0x4fc>)
										in_getting_mail_stack = 0;
 80029c8:	6013      	str	r3, [r2, #0]
										Debug_printf("\n\n-------------- HAVE SENT ALL THE STACKED DATA IN MAIL QUEUE ----------------\n\n");
 80029ca:	f002 f8dd 	bl	8004b88 <Debug_printf>
 80029ce:	e78b      	b.n	80028e8 <StartGSM+0x30c>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 80029d0:	eb0c 030e 	add.w	r3, ip, lr
 80029d4:	4259      	negs	r1, r3
 80029d6:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80029da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80029de:	bf58      	it	pl
 80029e0:	424b      	negpl	r3, r1
											if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 80029e2:	f85a 1023 	ldr.w	r1, [sl, r3, lsl #2]
 80029e6:	f5b1 4f9e 	cmp.w	r1, #20224	@ 0x4f00
 80029ea:	d106      	bne.n	80029fa <StartGSM+0x41e>
 80029ec:	3301      	adds	r3, #1
 80029ee:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
 80029f2:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
												count_stack++;
 80029f6:	bf08      	it	eq
 80029f8:	3201      	addeq	r2, #1
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 80029fa:	f10e 0e01 	add.w	lr, lr, #1
 80029fe:	e7d2      	b.n	80029a6 <StartGSM+0x3ca>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002a00:	eb0c 010e 	add.w	r1, ip, lr
 8002a04:	424b      	negs	r3, r1
 8002a06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a0a:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8002a0e:	bf58      	it	pl
 8002a10:	4259      	negpl	r1, r3
											if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002a12:	f85a 3021 	ldr.w	r3, [sl, r1, lsl #2]
 8002a16:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002a1a:	d10c      	bne.n	8002a36 <StartGSM+0x45a>
 8002a1c:	1c4b      	adds	r3, r1, #1
 8002a1e:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
 8002a22:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
												result_addr_queue.data[idx] -= 128 * count_stack;
 8002a26:	bf01      	itttt	eq
 8002a28:	01d3      	lsleq	r3, r2, #7
 8002a2a:	f5c3 439e 	rsbeq	r3, r3, #20224	@ 0x4f00
 8002a2e:	f84a 3021 	streq.w	r3, [sl, r1, lsl #2]
												count_stack--;
 8002a32:	f102 32ff 	addeq.w	r2, r2, #4294967295
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002a36:	f10e 0e01 	add.w	lr, lr, #1
 8002a3a:	e7b8      	b.n	80029ae <StartGSM+0x3d2>
												Debug_printf("Have cleared out all mail queue\n");
 8002a3c:	4827      	ldr	r0, [pc, #156]	@ (8002adc <StartGSM+0x500>)
 8002a3e:	f002 f8a3 	bl	8004b88 <Debug_printf>
									is_disconnect = 0;
 8002a42:	2300      	movs	r3, #0
 8002a44:	603b      	str	r3, [r7, #0]
								is_pushing_data = 0;
 8002a46:	4b26      	ldr	r3, [pc, #152]	@ (8002ae0 <StartGSM+0x504>)
							Debug_printf("\n--------------------Sending to SERVER takes %d -----------------------\n\n",period);
 8002a48:	4826      	ldr	r0, [pc, #152]	@ (8002ae4 <StartGSM+0x508>)
								is_pushing_data = 0;
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	601a      	str	r2, [r3, #0]
							int period = __HAL_TIM_GET_COUNTER(&htim3);
 8002a4e:	f8d8 3000 	ldr.w	r3, [r8]
 8002a52:	6a59      	ldr	r1, [r3, #36]	@ 0x24
							Debug_printf("\n--------------------Sending to SERVER takes %d -----------------------\n\n",period);
 8002a54:	f002 f898 	bl	8004b88 <Debug_printf>
							Debug_printf("\n--------------------END OF SENDING SERVER --------------------------\n\n");
 8002a58:	4823      	ldr	r0, [pc, #140]	@ (8002ae8 <StartGSM+0x50c>)
 8002a5a:	f002 f895 	bl	8004b88 <Debug_printf>
							osDelay(200);
 8002a5e:	20c8      	movs	r0, #200	@ 0xc8
 8002a60:	f005 f9da 	bl	8007e18 <osDelay>
 8002a64:	e6ec      	b.n	8002840 <StartGSM+0x264>
										Debug_printf("\n\n------------------ USING FLASH TO PUSH TO SERVER -----------------\n\n");
 8002a66:	4821      	ldr	r0, [pc, #132]	@ (8002aec <StartGSM+0x510>)
 8002a68:	f002 f88e 	bl	8004b88 <Debug_printf>
										is_using_flash = 1;
 8002a6c:	4a0a      	ldr	r2, [pc, #40]	@ (8002a98 <StartGSM+0x4bc>)
 8002a6e:	2301      	movs	r3, #1
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	e7e6      	b.n	8002a42 <StartGSM+0x466>
 8002a74:	08010809 	.word	0x08010809
 8002a78:	200011d0 	.word	0x200011d0
 8002a7c:	08010829 	.word	0x08010829
 8002a80:	20000dd8 	.word	0x20000dd8
 8002a84:	0801084a 	.word	0x0801084a
 8002a88:	0801087c 	.word	0x0801087c
 8002a8c:	08010584 	.word	0x08010584
 8002a90:	080108c3 	.word	0x080108c3
 8002a94:	20000c38 	.word	0x20000c38
 8002a98:	20000dd4 	.word	0x20000dd4
 8002a9c:	08010919 	.word	0x08010919
 8002aa0:	20000dd0 	.word	0x20000dd0
 8002aa4:	20000c18 	.word	0x20000c18
 8002aa8:	080109ac 	.word	0x080109ac
 8002aac:	20000ddc 	.word	0x20000ddc
 8002ab0:	080109e1 	.word	0x080109e1
 8002ab4:	20000dcc 	.word	0x20000dcc
 8002ab8:	08010a1c 	.word	0x08010a1c
 8002abc:	08010a5c 	.word	0x08010a5c
 8002ac0:	20000b58 	.word	0x20000b58
 8002ac4:	08010a6c 	.word	0x08010a6c
 8002ac8:	20000db8 	.word	0x20000db8
 8002acc:	20000c1c 	.word	0x20000c1c
 8002ad0:	080108da 	.word	0x080108da
 8002ad4:	20000dc0 	.word	0x20000dc0
 8002ad8:	0801095b 	.word	0x0801095b
 8002adc:	08010a90 	.word	0x08010a90
 8002ae0:	20000dc8 	.word	0x20000dc8
 8002ae4:	08010af8 	.word	0x08010af8
 8002ae8:	08010b42 	.word	0x08010b42
 8002aec:	08010ab1 	.word	0x08010ab1
 8002af0:	20000c24 	.word	0x20000c24
 8002af4:	20001258 	.word	0x20001258
 8002af8:	20000000 	.word	0x20000000
 8002afc:	200016d4 	.word	0x200016d4
								uart_transmit_string(&huart1, (uint8_t *)"Sending ERROR\n");
 8002b00:	49b5      	ldr	r1, [pc, #724]	@ (8002dd8 <StartGSM+0x7fc>)
 8002b02:	48b6      	ldr	r0, [pc, #728]	@ (8002ddc <StartGSM+0x800>)
 8002b04:	f8df 832c 	ldr.w	r8, [pc, #812]	@ 8002e34 <StartGSM+0x858>
 8002b08:	f002 f82e 	bl	8004b68 <uart_transmit_string>
								memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002b0c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002b10:	4659      	mov	r1, fp
 8002b12:	48b3      	ldr	r0, [pc, #716]	@ (8002de0 <StartGSM+0x804>)
 8002b14:	f008 ff3a 	bl	800b98c <memset>
								SIM_UART_ReInitializeRxDMA();
 8002b18:	f7fe fa82 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
								if(is_disconnect == 0){
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	b95b      	cbnz	r3, 8002b38 <StartGSM+0x55c>
									if(is_using_flash == 0){
 8002b20:	f8d8 3000 	ldr.w	r3, [r8]
 8002b24:	b933      	cbnz	r3, 8002b34 <StartGSM+0x558>
										start_addr_disconnect = current_addr_gsm;
 8002b26:	4baf      	ldr	r3, [pc, #700]	@ (8002de4 <StartGSM+0x808>)
 8002b28:	6832      	ldr	r2, [r6, #0]
 8002b2a:	601a      	str	r2, [r3, #0]
										Debug_printf("Saving start address of connection outage: %08x\n", start_addr_disconnect);
 8002b2c:	6819      	ldr	r1, [r3, #0]
 8002b2e:	48ae      	ldr	r0, [pc, #696]	@ (8002de8 <StartGSM+0x80c>)
 8002b30:	f002 f82a 	bl	8004b88 <Debug_printf>
									is_disconnect = 1;
 8002b34:	2301      	movs	r3, #1
 8002b36:	603b      	str	r3, [r7, #0]
								if(is_using_flash == 1){
 8002b38:	f8d8 3000 	ldr.w	r3, [r8]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	f040 810f 	bne.w	8002d60 <StartGSM+0x784>
									if(is_keep_up){
 8002b42:	4baa      	ldr	r3, [pc, #680]	@ (8002dec <StartGSM+0x810>)
 8002b44:	4faa      	ldr	r7, [pc, #680]	@ (8002df0 <StartGSM+0x814>)
 8002b46:	681a      	ldr	r2, [r3, #0]
 8002b48:	bb4a      	cbnz	r2, 8002b9e <StartGSM+0x5c2>
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002b4a:	f8d7 3208 	ldr.w	r3, [r7, #520]	@ 0x208
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002b4e:	f8d7 e200 	ldr.w	lr, [r7, #512]	@ 0x200
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002b52:	f103 3cff 	add.w	ip, r3, #4294967295
 8002b56:	4691      	mov	r9, r2
										int count_stack = 0;
 8002b58:	4611      	mov	r1, r2
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002b5a:	45cc      	cmp	ip, r9
 8002b5c:	f300 80c2 	bgt.w	8002ce4 <StartGSM+0x708>
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002b60:	4594      	cmp	ip, r2
 8002b62:	dd37      	ble.n	8002bd4 <StartGSM+0x5f8>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002b64:	eb02 000e 	add.w	r0, r2, lr
 8002b68:	4243      	negs	r3, r0
 8002b6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002b6e:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8002b72:	bf58      	it	pl
 8002b74:	4258      	negpl	r0, r3
											if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002b76:	f857 3020 	ldr.w	r3, [r7, r0, lsl #2]
 8002b7a:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002b7e:	d10c      	bne.n	8002b9a <StartGSM+0x5be>
 8002b80:	1c43      	adds	r3, r0, #1
 8002b82:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8002b86:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
												result_addr_queue.data[idx] -= 128 * count_stack;
 8002b8a:	bf01      	itttt	eq
 8002b8c:	01cb      	lsleq	r3, r1, #7
 8002b8e:	f5c3 439e 	rsbeq	r3, r3, #20224	@ 0x4f00
 8002b92:	f847 3020 	streq.w	r3, [r7, r0, lsl #2]
												count_stack--;
 8002b96:	f101 31ff 	addeq.w	r1, r1, #4294967295
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002b9a:	3201      	adds	r2, #1
 8002b9c:	e7e0      	b.n	8002b60 <StartGSM+0x584>
										Debug_printf("\n-----------------BEFORE update the result address data: GSM --------------\n");
 8002b9e:	4895      	ldr	r0, [pc, #596]	@ (8002df4 <StartGSM+0x818>)
 8002ba0:	f001 fff2 	bl	8004b88 <Debug_printf>
										printQueue_GSM(&result_addr_queue);
 8002ba4:	4638      	mov	r0, r7
 8002ba6:	f000 f9af 	bl	8002f08 <printQueue_GSM>
										Debug_printf("\n--------------- Update the result address data: GSM --------------\n");
 8002baa:	4893      	ldr	r0, [pc, #588]	@ (8002df8 <StartGSM+0x81c>)
 8002bac:	f001 ffec 	bl	8004b88 <Debug_printf>
											if(result_addr_queue.data[idx] < start_addr_disconnect){
 8002bb0:	4b8c      	ldr	r3, [pc, #560]	@ (8002de4 <StartGSM+0x808>)
										for (int i = 0; i < result_addr_queue.size; i++) {
 8002bb2:	f04f 0b00 	mov.w	fp, #0
 8002bb6:	f8d7 0208 	ldr.w	r0, [r7, #520]	@ 0x208
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002bba:	f8d7 1200 	ldr.w	r1, [r7, #512]	@ 0x200
										for (int i = 0; i < result_addr_queue.size; i++) {
 8002bbe:	4558      	cmp	r0, fp
 8002bc0:	dc59      	bgt.n	8002c76 <StartGSM+0x69a>
										int count_shiftleft_dub = count_shiftleft;
 8002bc2:	4b8e      	ldr	r3, [pc, #568]	@ (8002dfc <StartGSM+0x820>)
 8002bc4:	f893 9000 	ldrb.w	r9, [r3]
										for (int i = 0; i < result_addr_queue.size; i++){
 8002bc8:	f04f 0c00 	mov.w	ip, #0
												result_addr_queue.data[idx] -= 128 * count_shiftleft;
 8002bcc:	ea4f 1ec9 	mov.w	lr, r9, lsl #7
										for (int i = 0; i < result_addr_queue.size; i++){
 8002bd0:	4560      	cmp	r0, ip
 8002bd2:	dc6b      	bgt.n	8002cac <StartGSM+0x6d0>
									printQueue_GSM(&result_addr_queue);
 8002bd4:	4886      	ldr	r0, [pc, #536]	@ (8002df0 <StartGSM+0x814>)
 8002bd6:	f000 f997 	bl	8002f08 <printQueue_GSM>
									start_addr_disconnect -= 128 * count_shiftleft;
 8002bda:	4b82      	ldr	r3, [pc, #520]	@ (8002de4 <StartGSM+0x808>)
 8002bdc:	4987      	ldr	r1, [pc, #540]	@ (8002dfc <StartGSM+0x820>)
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	7808      	ldrb	r0, [r1, #0]
 8002be2:	eba2 12c0 	sub.w	r2, r2, r0, lsl #7
 8002be6:	601a      	str	r2, [r3, #0]
									if(start_addr_disconnect < 0x3000) start_addr_disconnect = 0x3000;
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	f5b2 5f40 	cmp.w	r2, #12288	@ 0x3000
									start_addr_disconnect -= 128 * count_shiftleft;
 8002bee:	ea4f 1cc0 	mov.w	ip, r0, lsl #7
									if(start_addr_disconnect < 0x3000) start_addr_disconnect = 0x3000;
 8002bf2:	f0c0 808f 	bcc.w	8002d14 <StartGSM+0x738>
									end_addr_disconnect -= 128 *count_shiftleft;
 8002bf6:	4a82      	ldr	r2, [pc, #520]	@ (8002e00 <StartGSM+0x824>)
									Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002bf8:	4882      	ldr	r0, [pc, #520]	@ (8002e04 <StartGSM+0x828>)
									end_addr_disconnect -= 128 *count_shiftleft;
 8002bfa:	6813      	ldr	r3, [r2, #0]
										osStatus_t status = osMessageQueueGet(RMC_MailQGSMId, &receivedDataGSM, NULL, 3000); // Wait for mail
 8002bfc:	f8df 920c 	ldr.w	r9, [pc, #524]	@ 8002e0c <StartGSM+0x830>
 8002c00:	f8df b234 	ldr.w	fp, [pc, #564]	@ 8002e38 <StartGSM+0x85c>
									end_addr_disconnect -= 128 *count_shiftleft;
 8002c04:	eba3 030c 	sub.w	r3, r3, ip
 8002c08:	6013      	str	r3, [r2, #0]
									count_shiftleft = 0;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	700b      	strb	r3, [r1, #0]
									Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002c0e:	f001 ffbb 	bl	8004b88 <Debug_printf>
										Debug_printf("Receiving MAIL\n");
 8002c12:	487d      	ldr	r0, [pc, #500]	@ (8002e08 <StartGSM+0x82c>)
 8002c14:	f001 ffb8 	bl	8004b88 <Debug_printf>
										osStatus_t status = osMessageQueueGet(RMC_MailQGSMId, &receivedDataGSM, NULL, 3000); // Wait for mail
 8002c18:	497c      	ldr	r1, [pc, #496]	@ (8002e0c <StartGSM+0x830>)
 8002c1a:	f8db 0000 	ldr.w	r0, [fp]
 8002c1e:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002c22:	2200      	movs	r2, #0
 8002c24:	f005 f9e2 	bl	8007fec <osMessageQueueGet>
										if(status == osOK){
 8002c28:	2800      	cmp	r0, #0
 8002c2a:	d177      	bne.n	8002d1c <StartGSM+0x740>
											Debug_printf("Receiving MAIL: %08lx\n", receivedDataGSM.address);
 8002c2c:	f8d9 1058 	ldr.w	r1, [r9, #88]	@ 0x58
 8002c30:	4877      	ldr	r0, [pc, #476]	@ (8002e10 <StartGSM+0x834>)
 8002c32:	f001 ffa9 	bl	8004b88 <Debug_printf>
											if(is_keep_up == 0 && receivedDataGSM.address == 0x4F00){
 8002c36:	4b6d      	ldr	r3, [pc, #436]	@ (8002dec <StartGSM+0x810>)
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	2a00      	cmp	r2, #0
 8002c3c:	d1e9      	bne.n	8002c12 <StartGSM+0x636>
 8002c3e:	f8d9 3058 	ldr.w	r3, [r9, #88]	@ 0x58
 8002c42:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002c46:	d1e4      	bne.n	8002c12 <StartGSM+0x636>
												for (int i = 0; i < num_in_mail_sent; i++) {
 8002c48:	4b72      	ldr	r3, [pc, #456]	@ (8002e14 <StartGSM+0x838>)
													int idx = (result_addr_queue.rear - i + MAX_SIZE) % MAX_SIZE; // Calculate the index in reverse
 8002c4a:	f8d7 1204 	ldr.w	r1, [r7, #516]	@ 0x204
												for (int i = 0; i < num_in_mail_sent; i++) {
 8002c4e:	f8d3 c000 	ldr.w	ip, [r3]
													int idx = (result_addr_queue.rear - i + MAX_SIZE) % MAX_SIZE; // Calculate the index in reverse
 8002c52:	3180      	adds	r1, #128	@ 0x80
												for (int i = 0; i < num_in_mail_sent; i++) {
 8002c54:	4594      	cmp	ip, r2
 8002c56:	dddc      	ble.n	8002c12 <StartGSM+0x636>
													int idx = (result_addr_queue.rear - i + MAX_SIZE) % MAX_SIZE; // Calculate the index in reverse
 8002c58:	1a8b      	subs	r3, r1, r2
 8002c5a:	4258      	negs	r0, r3
 8002c5c:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8002c60:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002c64:	bf58      	it	pl
 8002c66:	4243      	negpl	r3, r0
												for (int i = 0; i < num_in_mail_sent; i++) {
 8002c68:	3201      	adds	r2, #1
													result_addr_queue.data[idx] -= 128;
 8002c6a:	f857 0023 	ldr.w	r0, [r7, r3, lsl #2]
 8002c6e:	3880      	subs	r0, #128	@ 0x80
 8002c70:	f847 0023 	str.w	r0, [r7, r3, lsl #2]
												for (int i = 0; i < num_in_mail_sent; i++) {
 8002c74:	e7ee      	b.n	8002c54 <StartGSM+0x678>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002c76:	4459      	add	r1, fp
 8002c78:	4248      	negs	r0, r1
 8002c7a:	f001 097f 	and.w	r9, r1, #127	@ 0x7f
 8002c7e:	f000 017f 	and.w	r1, r0, #127	@ 0x7f
 8002c82:	bf58      	it	pl
 8002c84:	f1c1 0900 	rsbpl	r9, r1, #0
											if(result_addr_queue.data[idx] < start_addr_disconnect){
 8002c88:	6818      	ldr	r0, [r3, #0]
 8002c8a:	f857 1029 	ldr.w	r1, [r7, r9, lsl #2]
 8002c8e:	4281      	cmp	r1, r0
 8002c90:	d209      	bcs.n	8002ca6 <StartGSM+0x6ca>
												Debug_printf("CURRENT INDEX TO CHECK DELETING: %08lx", result_addr_queue.data[idx]);
 8002c92:	4861      	ldr	r0, [pc, #388]	@ (8002e18 <StartGSM+0x83c>)
 8002c94:	f001 ff78 	bl	8004b88 <Debug_printf>
												deleteMiddle_GSM(&result_addr_queue, idx);
 8002c98:	4649      	mov	r1, r9
 8002c9a:	4638      	mov	r0, r7
 8002c9c:	f000 f98e 	bl	8002fbc <deleteMiddle_GSM>
												i--;
 8002ca0:	4b50      	ldr	r3, [pc, #320]	@ (8002de4 <StartGSM+0x808>)
 8002ca2:	f10b 3bff 	add.w	fp, fp, #4294967295
										for (int i = 0; i < result_addr_queue.size; i++) {
 8002ca6:	f10b 0b01 	add.w	fp, fp, #1
 8002caa:	e784      	b.n	8002bb6 <StartGSM+0x5da>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002cac:	eb0c 0301 	add.w	r3, ip, r1
 8002cb0:	425a      	negs	r2, r3
 8002cb2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002cb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cba:	bf58      	it	pl
 8002cbc:	4253      	negpl	r3, r2
										for (int i = 0; i < result_addr_queue.size; i++){
 8002cbe:	f10c 0c01 	add.w	ip, ip, #1
											if(result_addr_queue.data[idx] == FLASH_END_ADDRESS-0x100){
 8002cc2:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8002cc6:	f5b2 4f9e 	cmp.w	r2, #20224	@ 0x4f00
												result_addr_queue.data[idx] -= 128 * count_shiftleft_dub;
 8002cca:	bf06      	itte	eq
 8002ccc:	ea4f 12c9 	moveq.w	r2, r9, lsl #7
 8002cd0:	f5c2 429e 	rsbeq	r2, r2, #20224	@ 0x4f00
												result_addr_queue.data[idx] -= 128 * count_shiftleft;
 8002cd4:	eba2 020e 	subne.w	r2, r2, lr
 8002cd8:	f847 2023 	str.w	r2, [r7, r3, lsl #2]
												count_shiftleft_dub -= 1;
 8002cdc:	bf08      	it	eq
 8002cde:	f109 39ff 	addeq.w	r9, r9, #4294967295
										for (int i = 0; i < result_addr_queue.size; i++){
 8002ce2:	e775      	b.n	8002bd0 <StartGSM+0x5f4>
											int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8002ce4:	eb09 030e 	add.w	r3, r9, lr
 8002ce8:	4258      	negs	r0, r3
 8002cea:	f000 007f 	and.w	r0, r0, #127	@ 0x7f
 8002cee:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cf2:	bf58      	it	pl
 8002cf4:	4243      	negpl	r3, r0
											if(result_addr_queue.data[idx] == (FLASH_END_ADDRESS - 0x100) && result_addr_queue.data[idx+1] == (FLASH_END_ADDRESS - 0x100)){
 8002cf6:	f857 0023 	ldr.w	r0, [r7, r3, lsl #2]
 8002cfa:	f5b0 4f9e 	cmp.w	r0, #20224	@ 0x4f00
 8002cfe:	d106      	bne.n	8002d0e <StartGSM+0x732>
 8002d00:	3301      	adds	r3, #1
 8002d02:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 8002d06:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
												count_stack++;
 8002d0a:	bf08      	it	eq
 8002d0c:	3101      	addeq	r1, #1
										for (int i = 0; i < result_addr_queue.size-1; i++) {
 8002d0e:	f109 0901 	add.w	r9, r9, #1
 8002d12:	e722      	b.n	8002b5a <StartGSM+0x57e>
									if(start_addr_disconnect < 0x3000) start_addr_disconnect = 0x3000;
 8002d14:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8002d18:	601a      	str	r2, [r3, #0]
 8002d1a:	e76c      	b.n	8002bf6 <StartGSM+0x61a>
											Debug_printf("Have cleared out all mail queue\n");
 8002d1c:	483f      	ldr	r0, [pc, #252]	@ (8002e1c <StartGSM+0x840>)
 8002d1e:	f001 ff33 	bl	8004b88 <Debug_printf>
									is_using_flash = 0;
 8002d22:	2300      	movs	r3, #0
 8002d24:	f8c8 3000 	str.w	r3, [r8]
								is_pushing_data = 0;
 8002d28:	4b3d      	ldr	r3, [pc, #244]	@ (8002e20 <StartGSM+0x844>)
 8002d2a:	2700      	movs	r7, #0
 8002d2c:	601f      	str	r7, [r3, #0]
								if(result_final == 2){
 8002d2e:	f8da 3000 	ldr.w	r3, [sl]
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d14b      	bne.n	8002dce <StartGSM+0x7f2>
									Debug_printf("---------------------SIM ERROR ----------------------\n");
 8002d36:	483b      	ldr	r0, [pc, #236]	@ (8002e24 <StartGSM+0x848>)
 8002d38:	f001 ff26 	bl	8004b88 <Debug_printf>
									memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002d3c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8002d40:	4639      	mov	r1, r7
 8002d42:	4827      	ldr	r0, [pc, #156]	@ (8002de0 <StartGSM+0x804>)
 8002d44:	f008 fe22 	bl	800b98c <memset>
									SIM_UART_ReInitializeRxDMA();
 8002d48:	f7fe f96a 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
									uart_transmit_string(&huart1,(uint8_t*) "Rebooting SIM module\n");
 8002d4c:	4936      	ldr	r1, [pc, #216]	@ (8002e28 <StartGSM+0x84c>)
 8002d4e:	4823      	ldr	r0, [pc, #140]	@ (8002ddc <StartGSM+0x800>)
 8002d50:	f001 ff0a 	bl	8004b68 <uart_transmit_string>
									reboot_SIM_module();
 8002d54:	f7fe f9c0 	bl	80010d8 <reboot_SIM_module>
				Debug_printf("\n--------------------END OF CASE 7 --------------------------\n\n");
 8002d58:	4834      	ldr	r0, [pc, #208]	@ (8002e2c <StartGSM+0x850>)
 8002d5a:	f001 ff15 	bl	8004b88 <Debug_printf>
				break;
 8002d5e:	e4c8      	b.n	80026f2 <StartGSM+0x116>
									Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002d60:	4828      	ldr	r0, [pc, #160]	@ (8002e04 <StartGSM+0x828>)
										Debug_printf("Receiving MAIL\n");
 8002d62:	f8df b0a4 	ldr.w	fp, [pc, #164]	@ 8002e08 <StartGSM+0x82c>
										osStatus_t status = osMessageQueueGet(RMC_MailQGSMId, &receivedDataGSM, NULL, 3000); // Wait for mail
 8002d66:	f8df 80a4 	ldr.w	r8, [pc, #164]	@ 8002e0c <StartGSM+0x830>
 8002d6a:	f8df 90cc 	ldr.w	r9, [pc, #204]	@ 8002e38 <StartGSM+0x85c>
									Debug_printf("\n\n---------------- CLEAR THE MAIL QUEUE ---------------------\n\n");
 8002d6e:	f001 ff0b 	bl	8004b88 <Debug_printf>
									int count_mail_end_addr = 0;
 8002d72:	2700      	movs	r7, #0
										Debug_printf("Receiving MAIL\n");
 8002d74:	4658      	mov	r0, fp
 8002d76:	f001 ff07 	bl	8004b88 <Debug_printf>
										osStatus_t status = osMessageQueueGet(RMC_MailQGSMId, &receivedDataGSM, NULL, 3000); // Wait for mail
 8002d7a:	4924      	ldr	r1, [pc, #144]	@ (8002e0c <StartGSM+0x830>)
 8002d7c:	f8d9 0000 	ldr.w	r0, [r9]
 8002d80:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8002d84:	2200      	movs	r2, #0
 8002d86:	f005 f931 	bl	8007fec <osMessageQueueGet>
										if(status == osOK){
 8002d8a:	b958      	cbnz	r0, 8002da4 <StartGSM+0x7c8>
											Debug_printf("Receiving MAIL: %08lx\n", receivedDataGSM.address);
 8002d8c:	f8d8 1058 	ldr.w	r1, [r8, #88]	@ 0x58
 8002d90:	481f      	ldr	r0, [pc, #124]	@ (8002e10 <StartGSM+0x834>)
 8002d92:	f001 fef9 	bl	8004b88 <Debug_printf>
											if(receivedDataGSM.address == (FLASH_END_ADDRESS - 0X100)){
 8002d96:	f8d8 3058 	ldr.w	r3, [r8, #88]	@ 0x58
 8002d9a:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 8002d9e:	d1e9      	bne.n	8002d74 <StartGSM+0x798>
												count_mail_end_addr++;
 8002da0:	3701      	adds	r7, #1
 8002da2:	e7e7      	b.n	8002d74 <StartGSM+0x798>
											Debug_printf("Have cleared out all mail queue\n");
 8002da4:	481d      	ldr	r0, [pc, #116]	@ (8002e1c <StartGSM+0x840>)
 8002da6:	f001 feef 	bl	8004b88 <Debug_printf>
									if(count_mail_end_addr > 0){
 8002daa:	2f00      	cmp	r7, #0
 8002dac:	d0bc      	beq.n	8002d28 <StartGSM+0x74c>
										if(start_addr_disconnect == (FLASH_END_ADDRESS - 0x100)){
 8002dae:	4a0d      	ldr	r2, [pc, #52]	@ (8002de4 <StartGSM+0x808>)
 8002db0:	6813      	ldr	r3, [r2, #0]
 8002db2:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
											start_addr_disconnect -= count_mail_end_addr * 128;
 8002db6:	bf0d      	iteet	eq
 8002db8:	6813      	ldreq	r3, [r2, #0]
											start_addr_disconnect -= (count_mail_end_addr - 1) * 128;
 8002dba:	6811      	ldrne	r1, [r2, #0]
 8002dbc:	f107 33ff 	addne.w	r3, r7, #4294967295
											start_addr_disconnect -= count_mail_end_addr * 128;
 8002dc0:	eba3 13c7 	subeq.w	r3, r3, r7, lsl #7
											start_addr_disconnect -= (count_mail_end_addr - 1) * 128;
 8002dc4:	bf18      	it	ne
 8002dc6:	eba1 13c3 	subne.w	r3, r1, r3, lsl #7
 8002dca:	6013      	str	r3, [r2, #0]
 8002dcc:	e7ac      	b.n	8002d28 <StartGSM+0x74c>
									Debug_printf("\n--------------------SENDING ERROR -----------------------\n");
 8002dce:	4818      	ldr	r0, [pc, #96]	@ (8002e30 <StartGSM+0x854>)
 8002dd0:	f001 feda 	bl	8004b88 <Debug_printf>
									process++;
 8002dd4:	2708      	movs	r7, #8
									break;
 8002dd6:	e7bf      	b.n	8002d58 <StartGSM+0x77c>
 8002dd8:	08010b8a 	.word	0x08010b8a
 8002ddc:	200011d0 	.word	0x200011d0
 8002de0:	20000c38 	.word	0x20000c38
 8002de4:	20000dc0 	.word	0x20000dc0
 8002de8:	08010b99 	.word	0x08010b99
 8002dec:	20000dd0 	.word	0x20000dd0
 8002df0:	20000ddc 	.word	0x20000ddc
 8002df4:	08010bca 	.word	0x08010bca
 8002df8:	08010c17 	.word	0x08010c17
 8002dfc:	20000dcc 	.word	0x20000dcc
 8002e00:	20000db8 	.word	0x20000db8
 8002e04:	08010a1c 	.word	0x08010a1c
 8002e08:	08010a5c 	.word	0x08010a5c
 8002e0c:	20000b58 	.word	0x20000b58
 8002e10:	08010c83 	.word	0x08010c83
 8002e14:	20000c18 	.word	0x20000c18
 8002e18:	08010c5c 	.word	0x08010c5c
 8002e1c:	08010a90 	.word	0x08010a90
 8002e20:	20000dc8 	.word	0x20000dc8
 8002e24:	08010c9a 	.word	0x08010c9a
 8002e28:	08010686 	.word	0x08010686
 8002e2c:	08010d0d 	.word	0x08010d0d
 8002e30:	08010cd1 	.word	0x08010cd1
 8002e34:	20000dd4 	.word	0x20000dd4
 8002e38:	200016d4 	.word	0x200016d4
				uint32_t freeStack1 = osThreadGetStackSpace(GSMHandle);
 8002e3c:	4f11      	ldr	r7, [pc, #68]	@ (8002e84 <StartGSM+0x8a8>)
 8002e3e:	6838      	ldr	r0, [r7, #0]
 8002e40:	f004 ffd6 	bl	8007df0 <osThreadGetStackSpace>
				Debug_printf("\n\n --------------Thread GSM %p is running low on stack: %04d bytes remaining----------\n\n",GSMHandle, freeStack1);
 8002e44:	6839      	ldr	r1, [r7, #0]
				uint32_t freeStack1 = osThreadGetStackSpace(GSMHandle);
 8002e46:	4602      	mov	r2, r0
				Debug_printf("\n\n --------------Thread GSM %p is running low on stack: %04d bytes remaining----------\n\n",GSMHandle, freeStack1);
 8002e48:	480f      	ldr	r0, [pc, #60]	@ (8002e88 <StartGSM+0x8ac>)
 8002e4a:	f001 fe9d 	bl	8004b88 <Debug_printf>
				int result_close = close_connection(0);
 8002e4e:	2000      	movs	r0, #0
 8002e50:	f7ff f964 	bl	800211c <close_connection>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002e54:	f44f 72c0 	mov.w	r2, #384	@ 0x180
				if(result_close){
 8002e58:	4601      	mov	r1, r0
 8002e5a:	2800      	cmp	r0, #0
 8002e5c:	f43f abf7 	beq.w	800264e <StartGSM+0x72>
					memset(response, 0x00, SIM_RESPONSE_MAX_SIZE);
 8002e60:	2100      	movs	r1, #0
 8002e62:	480a      	ldr	r0, [pc, #40]	@ (8002e8c <StartGSM+0x8b0>)
 8002e64:	f008 fd92 	bl	800b98c <memset>
					SIM_UART_ReInitializeRxDMA();
 8002e68:	f7fe f8da 	bl	8001020 <SIM_UART_ReInitializeRxDMA>
						uart_transmit_string(&huart1,(uint8_t*) "REOPEN CONNECTION TO SERVER\n");
 8002e6c:	4908      	ldr	r1, [pc, #32]	@ (8002e90 <StartGSM+0x8b4>)
 8002e6e:	4809      	ldr	r0, [pc, #36]	@ (8002e94 <StartGSM+0x8b8>)
 8002e70:	f001 fe7a 	bl	8004b68 <uart_transmit_string>
						process = 4;
 8002e74:	e465      	b.n	8002742 <StartGSM+0x166>
 8002e76:	463d      	mov	r5, r7
				else process++;
 8002e78:	2702      	movs	r7, #2
 8002e7a:	e43a      	b.n	80026f2 <StartGSM+0x116>
						process++;
 8002e7c:	2705      	movs	r7, #5
 8002e7e:	e438      	b.n	80026f2 <StartGSM+0x116>
					process++;
 8002e80:	2706      	movs	r7, #6
 8002e82:	e436      	b.n	80026f2 <StartGSM+0x116>
 8002e84:	20000fe8 	.word	0x20000fe8
 8002e88:	08010494 	.word	0x08010494
 8002e8c:	20000c38 	.word	0x20000c38
 8002e90:	08010d4d 	.word	0x08010d4d
 8002e94:	200011d0 	.word	0x200011d0

08002e98 <initQueue_GSM>:


// Function to initialize the Queue_GSM
void initQueue_GSM(Queue_GSM* q) {
    q->front = 0;
    q->rear = -1;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	f04f 32ff 	mov.w	r2, #4294967295
 8002e9e:	e9c0 3280 	strd	r3, r2, [r0, #512]	@ 0x200
    q->size = 0;
 8002ea2:	f8c0 3208 	str.w	r3, [r0, #520]	@ 0x208
}
 8002ea6:	4770      	bx	lr

08002ea8 <enqueue_GSM>:
    return q->size == 0;
}

// Function to check if the Queue_GSM is full
int isFull_GSM(Queue_GSM* q) {
    return q->size == MAX_SIZE;
 8002ea8:	f8d0 2208 	ldr.w	r2, [r0, #520]	@ 0x208
}

// Function to enqueue (add) a uint32_t value to the Queue_GSM
void enqueue_GSM(Queue_GSM* q, uint32_t value) {
    if (isFull_GSM(q)) {
 8002eac:	2a80      	cmp	r2, #128	@ 0x80
void enqueue_GSM(Queue_GSM* q, uint32_t value) {
 8002eae:	b410      	push	{r4}
    if (isFull_GSM(q)) {
 8002eb0:	d104      	bne.n	8002ebc <enqueue_GSM+0x14>
        Debug_printf("Queue_GSM is full\n");
 8002eb2:	480c      	ldr	r0, [pc, #48]	@ (8002ee4 <enqueue_GSM+0x3c>)
        return;
    }
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
    q->data[q->rear] = value;
    q->size++;
}
 8002eb4:	f85d 4b04 	ldr.w	r4, [sp], #4
        Debug_printf("Queue_GSM is full\n");
 8002eb8:	f001 be66 	b.w	8004b88 <Debug_printf>
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
 8002ebc:	f8d0 3204 	ldr.w	r3, [r0, #516]	@ 0x204
 8002ec0:	3301      	adds	r3, #1
 8002ec2:	425c      	negs	r4, r3
 8002ec4:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8002ec8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002ecc:	bf58      	it	pl
 8002ece:	4263      	negpl	r3, r4
    q->size++;
 8002ed0:	3201      	adds	r2, #1
    q->rear = (q->rear + 1) % MAX_SIZE; // Circular increment
 8002ed2:	f8c0 3204 	str.w	r3, [r0, #516]	@ 0x204
}
 8002ed6:	f85d 4b04 	ldr.w	r4, [sp], #4
    q->data[q->rear] = value;
 8002eda:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
    q->size++;
 8002ede:	f8c0 2208 	str.w	r2, [r0, #520]	@ 0x208
}
 8002ee2:	4770      	bx	lr
 8002ee4:	08010d6a 	.word	0x08010d6a

08002ee8 <clearQueue_GSM>:
    }
    return q->data[q->front];
}

// Function to clear the entire Queue_GSM
void clearQueue_GSM(Queue_GSM* q) {
 8002ee8:	b510      	push	{r4, lr}
	for (int i = 0; i < MAX_SIZE; i++) {
		q->data[i] = 0; // Clear the data explicitly
 8002eea:	f44f 7200 	mov.w	r2, #512	@ 0x200
void clearQueue_GSM(Queue_GSM* q) {
 8002eee:	4604      	mov	r4, r0
		q->data[i] = 0; // Clear the data explicitly
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	f008 fd4b 	bl	800b98c <memset>
	}
    q->front = 0;
    q->rear = -1;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8002efc:	e9c4 3280 	strd	r3, r2, [r4, #512]	@ 0x200
    q->size = 0;
 8002f00:	f8c4 3208 	str.w	r3, [r4, #520]	@ 0x208
}
 8002f04:	bd10      	pop	{r4, pc}
	...

08002f08 <printQueue_GSM>:

// Function to print the Queue_GSM contents (for debugging)
int printQueue_GSM(Queue_GSM* q) {
 8002f08:	b570      	push	{r4, r5, r6, lr}
    return q->size == 0;
 8002f0a:	f8d0 5208 	ldr.w	r5, [r0, #520]	@ 0x208
int printQueue_GSM(Queue_GSM* q) {
 8002f0e:	4604      	mov	r4, r0
    if (isEmpty_GSM(q)) {
 8002f10:	b925      	cbnz	r5, 8002f1c <printQueue_GSM+0x14>
        Debug_printf("Queue_GSM is empty\n");
 8002f12:	4813      	ldr	r0, [pc, #76]	@ (8002f60 <printQueue_GSM+0x58>)
 8002f14:	f001 fe38 	bl	8004b88 <Debug_printf>
        int idx = (q->front + i) % MAX_SIZE;
        Debug_printf("Index %d: %08x\n", i, q->data[idx]);
    }
    Debug_printf("\n");
    return q->size;
}
 8002f18:	4628      	mov	r0, r5
 8002f1a:	bd70      	pop	{r4, r5, r6, pc}
    Debug_printf("Queue_GSM contents: \n");
 8002f1c:	4811      	ldr	r0, [pc, #68]	@ (8002f64 <printQueue_GSM+0x5c>)
        Debug_printf("Index %d: %08x\n", i, q->data[idx]);
 8002f1e:	4e12      	ldr	r6, [pc, #72]	@ (8002f68 <printQueue_GSM+0x60>)
    Debug_printf("Queue_GSM contents: \n");
 8002f20:	f001 fe32 	bl	8004b88 <Debug_printf>
    for (int i = 0; i < q->size; i++) {
 8002f24:	2500      	movs	r5, #0
 8002f26:	f8d4 3208 	ldr.w	r3, [r4, #520]	@ 0x208
 8002f2a:	42ab      	cmp	r3, r5
 8002f2c:	dc05      	bgt.n	8002f3a <printQueue_GSM+0x32>
    Debug_printf("\n");
 8002f2e:	480f      	ldr	r0, [pc, #60]	@ (8002f6c <printQueue_GSM+0x64>)
 8002f30:	f001 fe2a 	bl	8004b88 <Debug_printf>
    return q->size;
 8002f34:	f8d4 5208 	ldr.w	r5, [r4, #520]	@ 0x208
 8002f38:	e7ee      	b.n	8002f18 <printQueue_GSM+0x10>
        int idx = (q->front + i) % MAX_SIZE;
 8002f3a:	f8d4 3200 	ldr.w	r3, [r4, #512]	@ 0x200
 8002f3e:	442b      	add	r3, r5
 8002f40:	425a      	negs	r2, r3
 8002f42:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002f46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f4a:	bf58      	it	pl
 8002f4c:	4253      	negpl	r3, r2
        Debug_printf("Index %d: %08x\n", i, q->data[idx]);
 8002f4e:	4629      	mov	r1, r5
 8002f50:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
 8002f54:	4630      	mov	r0, r6
 8002f56:	f001 fe17 	bl	8004b88 <Debug_printf>
    for (int i = 0; i < q->size; i++) {
 8002f5a:	3501      	adds	r5, #1
 8002f5c:	e7e3      	b.n	8002f26 <printQueue_GSM+0x1e>
 8002f5e:	bf00      	nop
 8002f60:	08010d7d 	.word	0x08010d7d
 8002f64:	08010d91 	.word	0x08010d91
 8002f68:	08010da7 	.word	0x08010da7
 8002f6c:	08010a1a 	.word	0x08010a1a

08002f70 <checkAddrExistInQueue>:

// Function to check if an address exists in the Queue_GSM
int checkAddrExistInQueue(uint32_t addr, Queue_GSM* q) {
 8002f70:	b538      	push	{r3, r4, r5, lr}
    for (int i = 0; i < q->size; i++) {
 8002f72:	f8d1 5208 	ldr.w	r5, [r1, #520]	@ 0x208
 8002f76:	2200      	movs	r2, #0
 8002f78:	4295      	cmp	r5, r2
 8002f7a:	dc05      	bgt.n	8002f88 <checkAddrExistInQueue+0x18>
        }
//        if(addr > q->data[idx] && addr < end_addr){
//        	Debug_printf("INVALID ADDRESS: %08lx\n", addr);
//        }
    }
    Debug_printf("NOT FOUND ADDRESS: %08lx\n", addr);
 8002f7c:	4601      	mov	r1, r0
 8002f7e:	480d      	ldr	r0, [pc, #52]	@ (8002fb4 <checkAddrExistInQueue+0x44>)
 8002f80:	f001 fe02 	bl	8004b88 <Debug_printf>
    return 0;
 8002f84:	2000      	movs	r0, #0
 8002f86:	e012      	b.n	8002fae <checkAddrExistInQueue+0x3e>
        int idx = (q->front + i) % MAX_SIZE;
 8002f88:	f8d1 3200 	ldr.w	r3, [r1, #512]	@ 0x200
 8002f8c:	4413      	add	r3, r2
 8002f8e:	425c      	negs	r4, r3
 8002f90:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8002f94:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f98:	bf58      	it	pl
 8002f9a:	4263      	negpl	r3, r4
        if (q->data[idx] == addr) {
 8002f9c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002fa0:	4283      	cmp	r3, r0
 8002fa2:	d105      	bne.n	8002fb0 <checkAddrExistInQueue+0x40>
            Debug_printf("FOUND ADDRESS: %08lx\n", addr);
 8002fa4:	4601      	mov	r1, r0
 8002fa6:	4804      	ldr	r0, [pc, #16]	@ (8002fb8 <checkAddrExistInQueue+0x48>)
 8002fa8:	f001 fdee 	bl	8004b88 <Debug_printf>
            return 1;
 8002fac:	2001      	movs	r0, #1
}
 8002fae:	bd38      	pop	{r3, r4, r5, pc}
    for (int i = 0; i < q->size; i++) {
 8002fb0:	3201      	adds	r2, #1
 8002fb2:	e7e1      	b.n	8002f78 <checkAddrExistInQueue+0x8>
 8002fb4:	08010db7 	.word	0x08010db7
 8002fb8:	08010dbb 	.word	0x08010dbb

08002fbc <deleteMiddle_GSM>:

// Function to delete a parameter in the middle of the Queue_GSM
void deleteMiddle_GSM(Queue_GSM* q, int indexToDelete) {
 8002fbc:	b4f0      	push	{r4, r5, r6, r7}
    return q->size == 0;
 8002fbe:	f8d0 5208 	ldr.w	r5, [r0, #520]	@ 0x208
    if (isEmpty_GSM(q)) {
 8002fc2:	b91d      	cbnz	r5, 8002fcc <deleteMiddle_GSM+0x10>
        Debug_printf("Queue_GSM is empty. Nothing to delete.\n");
 8002fc4:	481f      	ldr	r0, [pc, #124]	@ (8003044 <deleteMiddle_GSM+0x88>)

    // Update rear and size
    q->rear = (q->rear - 1 + MAX_SIZE) % MAX_SIZE;
    q->size--;
    Debug_printf("Element at index %d deleted successfully.\n", indexToDelete);
}
 8002fc6:	bcf0      	pop	{r4, r5, r6, r7}
        Debug_printf("Invalid index. Cannot delete.\n");
 8002fc8:	f001 bdde 	b.w	8004b88 <Debug_printf>
    if (indexToDelete < 0 || indexToDelete >= q->size) {
 8002fcc:	2900      	cmp	r1, #0
 8002fce:	db01      	blt.n	8002fd4 <deleteMiddle_GSM+0x18>
 8002fd0:	428d      	cmp	r5, r1
 8002fd2:	dc01      	bgt.n	8002fd8 <deleteMiddle_GSM+0x1c>
        Debug_printf("Invalid index. Cannot delete.\n");
 8002fd4:	481c      	ldr	r0, [pc, #112]	@ (8003048 <deleteMiddle_GSM+0x8c>)
 8002fd6:	e7f6      	b.n	8002fc6 <deleteMiddle_GSM+0xa>
    int actualIndex = (q->front + indexToDelete) % MAX_SIZE;
 8002fd8:	f8d0 3200 	ldr.w	r3, [r0, #512]	@ 0x200
 8002fdc:	440b      	add	r3, r1
 8002fde:	425a      	negs	r2, r3
 8002fe0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002fe4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
    for (int i = 0; i < q->size - 1; i++) {
 8002fe8:	f04f 0600 	mov.w	r6, #0
    int actualIndex = (q->front + indexToDelete) % MAX_SIZE;
 8002fec:	bf58      	it	pl
 8002fee:	4253      	negpl	r3, r2
    for (int i = 0; i < q->size - 1; i++) {
 8002ff0:	3d01      	subs	r5, #1
 8002ff2:	42b5      	cmp	r5, r6
 8002ff4:	dc0f      	bgt.n	8003016 <deleteMiddle_GSM+0x5a>
    q->rear = (q->rear - 1 + MAX_SIZE) % MAX_SIZE;
 8002ff6:	f8d0 3204 	ldr.w	r3, [r0, #516]	@ 0x204
 8002ffa:	337f      	adds	r3, #127	@ 0x7f
 8002ffc:	425a      	negs	r2, r3
 8002ffe:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003002:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003006:	bf58      	it	pl
 8003008:	4253      	negpl	r3, r2
    q->size--;
 800300a:	e9c0 3581 	strd	r3, r5, [r0, #516]	@ 0x204
}
 800300e:	bcf0      	pop	{r4, r5, r6, r7}
    Debug_printf("Element at index %d deleted successfully.\n", indexToDelete);
 8003010:	480e      	ldr	r0, [pc, #56]	@ (800304c <deleteMiddle_GSM+0x90>)
 8003012:	f001 bdb9 	b.w	8004b88 <Debug_printf>
        int currentIdx = (actualIndex + i) % MAX_SIZE;
 8003016:	199a      	adds	r2, r3, r6
 8003018:	4254      	negs	r4, r2
 800301a:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 800301e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003022:	bf58      	it	pl
 8003024:	4262      	negpl	r2, r4
        int nextIdx = (currentIdx + 1) % MAX_SIZE;
 8003026:	1c54      	adds	r4, r2, #1
 8003028:	4267      	negs	r7, r4
 800302a:	f007 077f 	and.w	r7, r7, #127	@ 0x7f
 800302e:	f004 047f 	and.w	r4, r4, #127	@ 0x7f
 8003032:	bf58      	it	pl
 8003034:	427c      	negpl	r4, r7
    for (int i = 0; i < q->size - 1; i++) {
 8003036:	3601      	adds	r6, #1
        q->data[currentIdx] = q->data[nextIdx];
 8003038:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800303c:	f840 4022 	str.w	r4, [r0, r2, lsl #2]
    for (int i = 0; i < q->size - 1; i++) {
 8003040:	e7d7      	b.n	8002ff2 <deleteMiddle_GSM+0x36>
 8003042:	bf00      	nop
 8003044:	08010dd1 	.word	0x08010dd1
 8003048:	08010df9 	.word	0x08010df9
 800304c:	08010e18 	.word	0x08010e18

08003050 <RingBufferDmaU8_initUSARTRx>:
// int daychange = 0;

uint8_t message1[] = "Hello from DSS\n";

void RingBufferDmaU8_initUSARTRx(RingBufferDmaU8_TypeDef* ring, UART_HandleTypeDef* husart, uint8_t* buffer, uint16_t size) // cai dat dma
{
 8003050:	b410      	push	{r4}
 8003052:	4604      	mov	r4, r0
 8003054:	4608      	mov	r0, r1
  ring->buffer = buffer;
  ring->size = size;
 8003056:	80a3      	strh	r3, [r4, #4]
{
 8003058:	4611      	mov	r1, r2
 800305a:	461a      	mov	r2, r3
  ring->tailPtr = buffer;
  ring->dmaHandle = husart->hdmarx;
 800305c:	6f43      	ldr	r3, [r0, #116]	@ 0x74
  ring->buffer = buffer;
 800305e:	6021      	str	r1, [r4, #0]
  ring->tailPtr = buffer;
 8003060:	60a1      	str	r1, [r4, #8]
  ring->dmaHandle = husart->hdmarx;
 8003062:	60e3      	str	r3, [r4, #12]
  HAL_UART_Receive_DMA(husart, buffer, size);
}
 8003064:	f85d 4b04 	ldr.w	r4, [sp], #4
  HAL_UART_Receive_DMA(husart, buffer, size);
 8003068:	f004 be0c 	b.w	8007c84 <HAL_UART_Receive_DMA>

0800306c <set_time>:
#include "RTC.h"
#include "system_management.h"
#include "spi_flash.h"

void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 800306c:	b570      	push	{r4, r5, r6, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	4606      	mov	r6, r0
 8003072:	460d      	mov	r5, r1
 8003074:	4614      	mov	r4, r2
	RTC_TimeTypeDef sTime = {0};
 8003076:	2100      	movs	r1, #0
 8003078:	2211      	movs	r2, #17
 800307a:	f10d 0007 	add.w	r0, sp, #7
 800307e:	f008 fc85 	bl	800b98c <memset>
	sTime.Hours = hr;
	sTime.Minutes = min;
	sTime.Seconds = sec;
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003082:	4808      	ldr	r0, [pc, #32]	@ (80030a4 <set_time+0x38>)
	sTime.Hours = hr;
 8003084:	f88d 6004 	strb.w	r6, [sp, #4]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003088:	2200      	movs	r2, #0
 800308a:	a901      	add	r1, sp, #4
	sTime.Minutes = min;
 800308c:	f88d 5005 	strb.w	r5, [sp, #5]
	sTime.Seconds = sec;
 8003090:	f88d 4006 	strb.w	r4, [sp, #6]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8003094:	f003 fa9a 	bl	80065cc <HAL_RTC_SetTime>
 8003098:	b108      	cbz	r0, 800309e <set_time+0x32>
	{
		Error_Handler();
 800309a:	f000 fb22 	bl	80036e2 <Error_Handler>
	}
}
 800309e:	b006      	add	sp, #24
 80030a0:	bd70      	pop	{r4, r5, r6, pc}
 80030a2:	bf00      	nop
 80030a4:	2000136c 	.word	0x2000136c

080030a8 <set_date>:

void set_date (uint8_t year, uint8_t month, uint8_t date)  // monday = 1
{
 80030a8:	b507      	push	{r0, r1, r2, lr}
	RTC_DateTypeDef sDate = {0};
 80030aa:	2300      	movs	r3, #0
	sDate.Month = month;
 80030ac:	f88d 1005 	strb.w	r1, [sp, #5]
	sDate.Date = date;
 80030b0:	f88d 2006 	strb.w	r2, [sp, #6]
	sDate.Year = year;
 80030b4:	f88d 0007 	strb.w	r0, [sp, #7]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80030b8:	461a      	mov	r2, r3
 80030ba:	4806      	ldr	r0, [pc, #24]	@ (80030d4 <set_date+0x2c>)
	RTC_DateTypeDef sDate = {0};
 80030bc:	f88d 3004 	strb.w	r3, [sp, #4]
	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80030c0:	a901      	add	r1, sp, #4
 80030c2:	f003 fadd 	bl	8006680 <HAL_RTC_SetDate>
 80030c6:	b108      	cbz	r0, 80030cc <set_date+0x24>
	{
		Error_Handler();
 80030c8:	f000 fb0b 	bl	80036e2 <Error_Handler>
	}
}
 80030cc:	b003      	add	sp, #12
 80030ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80030d2:	bf00      	nop
 80030d4:	2000136c 	.word	0x2000136c

080030d8 <get_RTC_time_date>:

void get_RTC_time_date(RMCSTRUCT *rmc)
{
 80030d8:	b5f0      	push	{r4, r5, r6, r7, lr}
	char date[12]; // "YYYY-MM-DD" format, 10 characters + null terminator
	RTC_DateTypeDef gDate;
	RTC_TimeTypeDef gTime;

	  /* Get the RTC current Time */
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 80030da:	4d29      	ldr	r5, [pc, #164]	@ (8003180 <get_RTC_time_date+0xa8>)
{
 80030dc:	b0b3      	sub	sp, #204	@ 0xcc
 80030de:	4604      	mov	r4, r0
	HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 80030e0:	a90d      	add	r1, sp, #52	@ 0x34
 80030e2:	2200      	movs	r2, #0
 80030e4:	4628      	mov	r0, r5
 80030e6:	f003 fb1b 	bl	8006720 <HAL_RTC_GetTime>
	/* Get the RTC current Date */
	HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 80030ea:	a906      	add	r1, sp, #24
 80030ec:	2200      	movs	r2, #0
 80030ee:	4628      	mov	r0, r5
 80030f0:	f003 fb39 	bl	8006766 <HAL_RTC_GetDate>

  /* Display time Format: hh:mm:ss */
  /* Format time as "HH:MM:SS" */
	snprintf(time, sizeof(time), "%02d:%02d:%02d\n", gTime.Hours, gTime.Minutes, gTime.Seconds);
 80030f4:	f89d 3036 	ldrb.w	r3, [sp, #54]	@ 0x36
	uart_transmit_string(&huart1,(uint8_t*) time);
 80030f8:	4d22      	ldr	r5, [pc, #136]	@ (8003184 <get_RTC_time_date+0xac>)
	snprintf(time, sizeof(time), "%02d:%02d:%02d\n", gTime.Hours, gTime.Minutes, gTime.Seconds);
 80030fa:	9301      	str	r3, [sp, #4]
 80030fc:	f89d 3035 	ldrb.w	r3, [sp, #53]	@ 0x35
 8003100:	4a21      	ldr	r2, [pc, #132]	@ (8003188 <get_RTC_time_date+0xb0>)
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	210a      	movs	r1, #10
 8003106:	f89d 3034 	ldrb.w	r3, [sp, #52]	@ 0x34
 800310a:	a807      	add	r0, sp, #28
 800310c:	f008 fb42 	bl	800b794 <sniprintf>
	uart_transmit_string(&huart1,(uint8_t*) time);
 8003110:	a907      	add	r1, sp, #28
 8003112:	4628      	mov	r0, r5
 8003114:	f001 fd28 	bl	8004b68 <uart_transmit_string>

	/* Format date as "YYYY-MM-DD" */
	snprintf(date, sizeof(date), "20%02d-%02d-%02d\n", gDate.Year, gDate.Month, gDate.Date);
 8003118:	f89d 301a 	ldrb.w	r3, [sp, #26]
 800311c:	9301      	str	r3, [sp, #4]
 800311e:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8003122:	4a1a      	ldr	r2, [pc, #104]	@ (800318c <get_RTC_time_date+0xb4>)
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	210c      	movs	r1, #12
 8003128:	f89d 301b 	ldrb.w	r3, [sp, #27]
 800312c:	a80a      	add	r0, sp, #40	@ 0x28
 800312e:	f008 fb31 	bl	800b794 <sniprintf>
	uart_transmit_string(&huart1,(uint8_t*) date);
 8003132:	a90a      	add	r1, sp, #40	@ 0x28
 8003134:	4628      	mov	r0, r5
 8003136:	f001 fd17 	bl	8004b68 <uart_transmit_string>

	rmc->date.Yr = gDate.Year;
	rmc->date.Mon = gDate.Month;
	rmc->date.Day = gDate.Date;
 800313a:	f89d 101a 	ldrb.w	r1, [sp, #26]
	rmc->tim.hour = gTime.Hours;
 800313e:	f89d 0034 	ldrb.w	r0, [sp, #52]	@ 0x34
	rmc->tim.min = gTime.Minutes;
 8003142:	f89d 6035 	ldrb.w	r6, [sp, #53]	@ 0x35
	rmc->tim.sec = gTime.Seconds;
 8003146:	f89d 7036 	ldrb.w	r7, [sp, #54]	@ 0x36
	rmc->date.Mon = gDate.Month;
 800314a:	f89d 2019 	ldrb.w	r2, [sp, #25]
	rmc->date.Yr = gDate.Year;
 800314e:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8003152:	61a3      	str	r3, [r4, #24]
	rmc->date.Mon = gDate.Month;
 8003154:	6162      	str	r2, [r4, #20]
	rmc->date.Day = gDate.Date;
 8003156:	6121      	str	r1, [r4, #16]
	rmc->tim.hour = gTime.Hours;
 8003158:	6020      	str	r0, [r4, #0]
	rmc->tim.min = gTime.Minutes;
 800315a:	6066      	str	r6, [r4, #4]
	rmc->tim.sec = gTime.Seconds;
 800315c:	60a7      	str	r7, [r4, #8]

	//save_rmc_to_location_info(location_info);
	snprintf((char*)output_buffer, 128, "Time to GMT+8 saved to RMC: 20%02d/%02d/%02d, %02d:%02d:%02d\n", rmc->date.Yr, rmc->date.Mon, rmc->date.Day, rmc->tim.hour, rmc->tim.min, rmc->tim.sec);
 800315e:	e9cd 1001 	strd	r1, r0, [sp, #4]
 8003162:	9200      	str	r2, [sp, #0]
 8003164:	e9cd 6703 	strd	r6, r7, [sp, #12]
 8003168:	4a09      	ldr	r2, [pc, #36]	@ (8003190 <get_RTC_time_date+0xb8>)
 800316a:	2180      	movs	r1, #128	@ 0x80
 800316c:	a812      	add	r0, sp, #72	@ 0x48
 800316e:	f008 fb11 	bl	800b794 <sniprintf>
	uart_transmit_string(&huart1, (uint8_t*) output_buffer);
 8003172:	a912      	add	r1, sp, #72	@ 0x48
 8003174:	4628      	mov	r0, r5
 8003176:	f001 fcf7 	bl	8004b68 <uart_transmit_string>
}
 800317a:	b033      	add	sp, #204	@ 0xcc
 800317c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800317e:	bf00      	nop
 8003180:	2000136c 	.word	0x2000136c
 8003184:	200011d0 	.word	0x200011d0
 8003188:	080101f7 	.word	0x080101f7
 800318c:	08010e43 	.word	0x08010e43
 8003190:	08010e55 	.word	0x08010e55

08003194 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003194:	b500      	push	{lr}
 8003196:	b09f      	sub	sp, #124	@ 0x7c
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003198:	2228      	movs	r2, #40	@ 0x28
 800319a:	2100      	movs	r1, #0
 800319c:	a805      	add	r0, sp, #20
 800319e:	f008 fbf5 	bl	800b98c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80031a2:	2214      	movs	r2, #20
 80031a4:	2100      	movs	r1, #0
 80031a6:	4668      	mov	r0, sp
 80031a8:	f008 fbf0 	bl	800b98c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80031ac:	223c      	movs	r2, #60	@ 0x3c
 80031ae:	2100      	movs	r1, #0
 80031b0:	eb0d 0002 	add.w	r0, sp, r2
 80031b4:	f008 fbea 	bl	800b98c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80031b8:	f002 fcec 	bl	8005b94 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80031bc:	4a1d      	ldr	r2, [pc, #116]	@ (8003234 <SystemClock_Config+0xa0>)
 80031be:	6a13      	ldr	r3, [r2, #32]
 80031c0:	f023 0318 	bic.w	r3, r3, #24
 80031c4:	6213      	str	r3, [r2, #32]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80031c6:	2306      	movs	r3, #6
 80031c8:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80031ca:	2301      	movs	r3, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80031cc:	e9cd 3308 	strd	r3, r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80031d0:	2310      	movs	r3, #16
 80031d2:	930a      	str	r3, [sp, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80031d4:	2002      	movs	r0, #2
 80031d6:	2300      	movs	r3, #0
 80031d8:	e9cd 030c 	strd	r0, r3, [sp, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80031dc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031e0:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL4;
 80031e2:	930e      	str	r3, [sp, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80031e4:	f002 fcde 	bl	8005ba4 <HAL_RCC_OscConfig>
 80031e8:	4601      	mov	r1, r0
 80031ea:	b108      	cbz	r0, 80031f0 <SystemClock_Config+0x5c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031ec:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80031ee:	e7fe      	b.n	80031ee <SystemClock_Config+0x5a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80031f0:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80031f2:	e9cd 3000 	strd	r3, r0, [sp]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80031f6:	e9cd 0002 	strd	r0, r0, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80031fa:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80031fc:	4668      	mov	r0, sp
 80031fe:	f002 ff51 	bl	80060a4 <HAL_RCC_ClockConfig>
 8003202:	b108      	cbz	r0, 8003208 <SystemClock_Config+0x74>
 8003204:	b672      	cpsid	i
  while (1)
 8003206:	e7fe      	b.n	8003206 <SystemClock_Config+0x72>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8003208:	4b0b      	ldr	r3, [pc, #44]	@ (8003238 <SystemClock_Config+0xa4>)
 800320a:	930f      	str	r3, [sp, #60]	@ 0x3c
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800320c:	e9cd 0011 	strd	r0, r0, [sp, #68]	@ 0x44
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8003210:	f44f 7380 	mov.w	r3, #256	@ 0x100
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003214:	9013      	str	r0, [sp, #76]	@ 0x4c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8003216:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800321a:	a80f      	add	r0, sp, #60	@ 0x3c
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 800321c:	e9cd 3218 	strd	r3, r2, [sp, #96]	@ 0x60
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003220:	9310      	str	r3, [sp, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003222:	f003 f835 	bl	8006290 <HAL_RCCEx_PeriphCLKConfig>
 8003226:	b108      	cbz	r0, 800322c <SystemClock_Config+0x98>
 8003228:	b672      	cpsid	i
  while (1)
 800322a:	e7fe      	b.n	800322a <SystemClock_Config+0x96>
}
 800322c:	b01f      	add	sp, #124	@ 0x7c
 800322e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003232:	bf00      	nop
 8003234:	40021000 	.word	0x40021000
 8003238:	00010187 	.word	0x00010187

0800323c <main>:
{
 800323c:	b580      	push	{r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800323e:	4db8      	ldr	r5, [pc, #736]	@ (8003520 <main+0x2e4>)
{
 8003240:	b08e      	sub	sp, #56	@ 0x38
  HAL_Init();
 8003242:	f001 fd43 	bl	8004ccc <HAL_Init>
  SystemClock_Config();
 8003246:	f7ff ffa5 	bl	8003194 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800324a:	2214      	movs	r2, #20
 800324c:	2100      	movs	r1, #0
 800324e:	a808      	add	r0, sp, #32
 8003250:	f008 fb9c 	bl	800b98c <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003254:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8003256:	48b3      	ldr	r0, [pc, #716]	@ (8003524 <main+0x2e8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003258:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800325c:	616b      	str	r3, [r5, #20]
 800325e:	696b      	ldr	r3, [r5, #20]
 8003260:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003264:	9302      	str	r3, [sp, #8]
 8003266:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003268:	696b      	ldr	r3, [r5, #20]
 800326a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800326e:	616b      	str	r3, [r5, #20]
 8003270:	696b      	ldr	r3, [r5, #20]
 8003272:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003276:	9303      	str	r3, [sp, #12]
 8003278:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800327a:	696b      	ldr	r3, [r5, #20]
 800327c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003280:	616b      	str	r3, [r5, #20]
 8003282:	696b      	ldr	r3, [r5, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8003284:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003286:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 800328a:	4611      	mov	r1, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800328c:	9304      	str	r3, [sp, #16]
 800328e:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, GPIO_PIN_SET);
 8003290:	f002 fc7a 	bl	8005b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6
 8003294:	48a3      	ldr	r0, [pc, #652]	@ (8003524 <main+0x2e8>)
 8003296:	2200      	movs	r2, #0
 8003298:	f240 2156 	movw	r1, #598	@ 0x256
 800329c:	f002 fc74 	bl	8005b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 80032a0:	48a1      	ldr	r0, [pc, #644]	@ (8003528 <main+0x2ec>)
 80032a2:	2200      	movs	r2, #0
 80032a4:	2104      	movs	r1, #4
 80032a6:	f002 fc6f 	bl	8005b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80032aa:	489f      	ldr	r0, [pc, #636]	@ (8003528 <main+0x2ec>)
 80032ac:	2201      	movs	r2, #1
 80032ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80032b2:	f002 fc69 	bl	8005b88 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80032b6:	2201      	movs	r2, #1
 80032b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80032bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032c0:	2400      	movs	r4, #0
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80032c2:	f002 fc61 	bl	8005b88 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032c6:	2701      	movs	r7, #1
 80032c8:	f240 2303 	movw	r3, #515	@ 0x203
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032cc:	4895      	ldr	r0, [pc, #596]	@ (8003524 <main+0x2e8>)
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032ce:	970a      	str	r7, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032d0:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032d2:	e9cd 3708 	strd	r3, r7, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032d6:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032d8:	f002 fb92 	bl	8005a00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_6;
 80032dc:	2354      	movs	r3, #84	@ 0x54
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032de:	4891      	ldr	r0, [pc, #580]	@ (8003524 <main+0x2e8>)
 80032e0:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032e2:	e9cd 3708 	strd	r3, r7, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032e6:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032ea:	f002 fb89 	bl	8005a00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80032ee:	2302      	movs	r3, #2
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032f0:	488d      	ldr	r0, [pc, #564]	@ (8003528 <main+0x2ec>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f2:	940a      	str	r4, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032f4:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032f6:	e9cd 3408 	strd	r3, r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032fa:	f002 fb81 	bl	8005a00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80032fe:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003300:	4889      	ldr	r0, [pc, #548]	@ (8003528 <main+0x2ec>)
 8003302:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003304:	e9cd 3708 	strd	r3, r7, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003308:	f04f 0803 	mov.w	r8, #3
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800330c:	e9cd 440a 	strd	r4, r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003310:	f44f 5680 	mov.w	r6, #4096	@ 0x1000
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003314:	f002 fb74 	bl	8005a00 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003318:	4883      	ldr	r0, [pc, #524]	@ (8003528 <main+0x2ec>)
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800331a:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800331e:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003320:	e9cd 6708 	strd	r6, r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003324:	970a      	str	r7, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003326:	f002 fb6b 	bl	8005a00 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800332a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800332e:	a908      	add	r1, sp, #32
 8003330:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003334:	e9cd 3708 	strd	r3, r7, [sp, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003338:	e9cd 780a 	strd	r7, r8, [sp, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800333c:	f002 fb60 	bl	8005a00 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003340:	696b      	ldr	r3, [r5, #20]
 8003342:	433b      	orrs	r3, r7
 8003344:	616b      	str	r3, [r5, #20]
 8003346:	696b      	ldr	r3, [r5, #20]
 8003348:	403b      	ands	r3, r7
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800334e:	696b      	ldr	r3, [r5, #20]
 8003350:	f043 0302 	orr.w	r3, r3, #2
 8003354:	616b      	str	r3, [r5, #20]
 8003356:	696b      	ldr	r3, [r5, #20]
  hrtc.Instance = RTC;
 8003358:	4d74      	ldr	r5, [pc, #464]	@ (800352c <main+0x2f0>)
  __HAL_RCC_DMA2_CLK_ENABLE();
 800335a:	f003 0302 	and.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 800335e:	4622      	mov	r2, r4
 8003360:	2105      	movs	r1, #5
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003362:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8003364:	200d      	movs	r0, #13
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003366:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8003368:	f002 fa26 	bl	80057b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800336c:	200d      	movs	r0, #13
 800336e:	f002 fa55 	bl	800581c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 8003372:	4622      	mov	r2, r4
 8003374:	2105      	movs	r1, #5
 8003376:	200f      	movs	r0, #15
 8003378:	f002 fa1e 	bl	80057b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800337c:	200f      	movs	r0, #15
 800337e:	f002 fa4d 	bl	800581c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8003382:	4622      	mov	r2, r4
 8003384:	2105      	movs	r1, #5
 8003386:	2010      	movs	r0, #16
 8003388:	f002 fa16 	bl	80057b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800338c:	2010      	movs	r0, #16
 800338e:	f002 fa45 	bl	800581c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8003392:	4622      	mov	r2, r4
 8003394:	2105      	movs	r1, #5
 8003396:	2038      	movs	r0, #56	@ 0x38
 8003398:	f002 fa0e 	bl	80057b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 800339c:	2038      	movs	r0, #56	@ 0x38
 800339e:	f002 fa3d 	bl	800581c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 5, 0);
 80033a2:	4622      	mov	r2, r4
 80033a4:	2105      	movs	r1, #5
 80033a6:	203c      	movs	r0, #60	@ 0x3c
 80033a8:	f002 fa06 	bl	80057b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 80033ac:	203c      	movs	r0, #60	@ 0x3c
 80033ae:	f002 fa35 	bl	800581c <HAL_NVIC_EnableIRQ>
  RTC_TimeTypeDef sTime = {0};
 80033b2:	2214      	movs	r2, #20
 80033b4:	4621      	mov	r1, r4
 80033b6:	a808      	add	r0, sp, #32
 80033b8:	f008 fae8 	bl	800b98c <memset>
  hrtc.Instance = RTC;
 80033bc:	4b5c      	ldr	r3, [pc, #368]	@ (8003530 <main+0x2f4>)
  RTC_DateTypeDef sDate = {0};
 80033be:	9405      	str	r4, [sp, #20]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80033c0:	e9c5 3400 	strd	r3, r4, [r5]
  hrtc.Init.SynchPrediv = 255;
 80033c4:	f04f 087f 	mov.w	r8, #127	@ 0x7f
 80033c8:	23ff      	movs	r3, #255	@ 0xff
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80033ca:	4628      	mov	r0, r5
  hrtc.Init.SynchPrediv = 255;
 80033cc:	e9c5 8302 	strd	r8, r3, [r5, #8]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80033d0:	e9c5 4404 	strd	r4, r4, [r5, #16]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80033d4:	61ac      	str	r4, [r5, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80033d6:	f003 f8a6 	bl	8006526 <HAL_RTC_Init>
 80033da:	4602      	mov	r2, r0
 80033dc:	b108      	cbz	r0, 80033e2 <main+0x1a6>
 80033de:	b672      	cpsid	i
  while (1)
 80033e0:	e7fe      	b.n	80033e0 <main+0x1a4>
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80033e2:	e9cd 000b 	strd	r0, r0, [sp, #44]	@ 0x2c
  sTime.Hours = 0;
 80033e6:	f8ad 0020 	strh.w	r0, [sp, #32]
  sTime.Seconds = 0;
 80033ea:	f88d 0022 	strb.w	r0, [sp, #34]	@ 0x22
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80033ee:	a908      	add	r1, sp, #32
 80033f0:	4628      	mov	r0, r5
 80033f2:	f003 f8eb 	bl	80065cc <HAL_RTC_SetTime>
 80033f6:	4602      	mov	r2, r0
 80033f8:	b108      	cbz	r0, 80033fe <main+0x1c2>
 80033fa:	b672      	cpsid	i
  while (1)
 80033fc:	e7fe      	b.n	80033fc <main+0x1c0>
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80033fe:	4b4d      	ldr	r3, [pc, #308]	@ (8003534 <main+0x2f8>)
 8003400:	9305      	str	r3, [sp, #20]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8003402:	a905      	add	r1, sp, #20
 8003404:	4628      	mov	r0, r5
 8003406:	f003 f93b 	bl	8006680 <HAL_RTC_SetDate>
 800340a:	4603      	mov	r3, r0
 800340c:	b108      	cbz	r0, 8003412 <main+0x1d6>
 800340e:	b672      	cpsid	i
  while (1)
 8003410:	e7fe      	b.n	8003410 <main+0x1d4>
  hspi1.Instance = SPI1;
 8003412:	4849      	ldr	r0, [pc, #292]	@ (8003538 <main+0x2fc>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003414:	f8df e140 	ldr.w	lr, [pc, #320]	@ 8003558 <main+0x31c>
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003418:	6083      	str	r3, [r0, #8]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800341a:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800341e:	e9c0 e200 	strd	lr, r2, [r0]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003422:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003426:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800342a:	2510      	movs	r5, #16
 800342c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003430:	e9c0 2506 	strd	r2, r5, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 8003434:	2207      	movs	r2, #7
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003436:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800343a:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800343e:	6143      	str	r3, [r0, #20]
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003440:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003442:	2308      	movs	r3, #8
 8003444:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003446:	f003 faba 	bl	80069be <HAL_SPI_Init>
 800344a:	4603      	mov	r3, r0
 800344c:	b108      	cbz	r0, 8003452 <main+0x216>
 800344e:	b672      	cpsid	i
  while (1)
 8003450:	e7fe      	b.n	8003450 <main+0x214>
  huart1.Instance = USART1;
 8003452:	483a      	ldr	r0, [pc, #232]	@ (800353c <main+0x300>)
  huart1.Init.BaudRate = 115200;
 8003454:	4a3a      	ldr	r2, [pc, #232]	@ (8003540 <main+0x304>)
  huart1.Init.Parity = UART_PARITY_NONE;
 8003456:	6103      	str	r3, [r0, #16]
  huart1.Init.BaudRate = 115200;
 8003458:	f44f 34e1 	mov.w	r4, #115200	@ 0x1c200
  huart1.Init.Mode = UART_MODE_TX_RX;
 800345c:	270c      	movs	r7, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 800345e:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003462:	e9c0 7305 	strd	r7, r3, [r0, #20]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003466:	e9c0 3307 	strd	r3, r3, [r0, #28]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800346a:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.Init.BaudRate = 115200;
 800346c:	e9c0 2400 	strd	r2, r4, [r0]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003470:	f004 fb8c 	bl	8007b8c <HAL_UART_Init>
 8003474:	4603      	mov	r3, r0
 8003476:	b108      	cbz	r0, 800347c <main+0x240>
 8003478:	b672      	cpsid	i
  while (1)
 800347a:	e7fe      	b.n	800347a <main+0x23e>
  huart2.Instance = USART2;
 800347c:	4831      	ldr	r0, [pc, #196]	@ (8003544 <main+0x308>)
  huart2.Init.BaudRate = 9600;
 800347e:	f8df c0dc 	ldr.w	ip, [pc, #220]	@ 800355c <main+0x320>
 8003482:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003486:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800348a:	e9c0 3704 	strd	r3, r7, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800348e:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003492:	e9c0 3308 	strd	r3, r3, [r0, #32]
  huart2.Init.BaudRate = 9600;
 8003496:	e9c0 c200 	strd	ip, r2, [r0]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800349a:	f004 fb77 	bl	8007b8c <HAL_UART_Init>
 800349e:	4603      	mov	r3, r0
 80034a0:	b108      	cbz	r0, 80034a6 <main+0x26a>
 80034a2:	b672      	cpsid	i
  while (1)
 80034a4:	e7fe      	b.n	80034a4 <main+0x268>
  huart3.Instance = USART3;
 80034a6:	4828      	ldr	r0, [pc, #160]	@ (8003548 <main+0x30c>)
 80034a8:	4a28      	ldr	r2, [pc, #160]	@ (800354c <main+0x310>)
  huart3.Init.StopBits = UART_STOPBITS_1;
 80034aa:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart3.Init.BaudRate = 115200;
 80034ae:	e9c0 2400 	strd	r2, r4, [r0]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80034b2:	e9c0 3704 	strd	r3, r7, [r0, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80034b6:	e9c0 3306 	strd	r3, r3, [r0, #24]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80034ba:	e9c0 3308 	strd	r3, r3, [r0, #32]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80034be:	f004 fb65 	bl	8007b8c <HAL_UART_Init>
 80034c2:	4604      	mov	r4, r0
 80034c4:	b108      	cbz	r0, 80034ca <main+0x28e>
 80034c6:	b672      	cpsid	i
  while (1)
 80034c8:	e7fe      	b.n	80034c8 <main+0x28c>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80034ca:	462a      	mov	r2, r5
 80034cc:	4601      	mov	r1, r0
 80034ce:	a808      	add	r0, sp, #32
 80034d0:	f008 fa5c 	bl	800b98c <memset>
  htim3.Instance = TIM3;
 80034d4:	4d1e      	ldr	r5, [pc, #120]	@ (8003550 <main+0x314>)
  htim3.Init.Prescaler = 8000;
 80034d6:	481f      	ldr	r0, [pc, #124]	@ (8003554 <main+0x318>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034d8:	9407      	str	r4, [sp, #28]
  htim3.Init.Prescaler = 8000;
 80034da:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80034de:	e9c5 0300 	strd	r0, r3, [r5]
  htim3.Init.Period = 65535;
 80034e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80034e6:	4628      	mov	r0, r5
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80034e8:	e9cd 4405 	strd	r4, r4, [sp, #20]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034ec:	e9c5 3403 	strd	r3, r4, [r5, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034f0:	60ac      	str	r4, [r5, #8]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034f2:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80034f4:	f003 fef2 	bl	80072dc <HAL_TIM_Base_Init>
 80034f8:	b108      	cbz	r0, 80034fe <main+0x2c2>
 80034fa:	b672      	cpsid	i
  while (1)
 80034fc:	e7fe      	b.n	80034fc <main+0x2c0>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80034fe:	a908      	add	r1, sp, #32
 8003500:	4628      	mov	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003502:	9608      	str	r6, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003504:	f003 ff24 	bl	8007350 <HAL_TIM_ConfigClockSource>
 8003508:	b108      	cbz	r0, 800350e <main+0x2d2>
 800350a:	b672      	cpsid	i
  while (1)
 800350c:	e7fe      	b.n	800350c <main+0x2d0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800350e:	9005      	str	r0, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003510:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003512:	a905      	add	r1, sp, #20
 8003514:	4628      	mov	r0, r5
 8003516:	f003 ffb5 	bl	8007484 <HAL_TIMEx_MasterConfigSynchronization>
 800351a:	b308      	cbz	r0, 8003560 <main+0x324>
 800351c:	b672      	cpsid	i
  while (1)
 800351e:	e7fe      	b.n	800351e <main+0x2e2>
 8003520:	40021000 	.word	0x40021000
 8003524:	48000800 	.word	0x48000800
 8003528:	48000400 	.word	0x48000400
 800352c:	2000136c 	.word	0x2000136c
 8003530:	40002800 	.word	0x40002800
 8003534:	00010101 	.word	0x00010101
 8003538:	20001308 	.word	0x20001308
 800353c:	200011d0 	.word	0x200011d0
 8003540:	40013800 	.word	0x40013800
 8003544:	20001148 	.word	0x20001148
 8003548:	200010c0 	.word	0x200010c0
 800354c:	40004800 	.word	0x40004800
 8003550:	20001258 	.word	0x20001258
 8003554:	40000400 	.word	0x40000400
 8003558:	40013000 	.word	0x40013000
 800355c:	40004400 	.word	0x40004400
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8003560:	4c4d      	ldr	r4, [pc, #308]	@ (8003698 <main+0x45c>)
  ADC_ChannelConfTypeDef sConfig = {0};
 8003562:	2218      	movs	r2, #24
 8003564:	2100      	movs	r1, #0
 8003566:	a808      	add	r0, sp, #32
 8003568:	f008 fa10 	bl	800b98c <memset>
  hadc2.Instance = ADC2;
 800356c:	4a4b      	ldr	r2, [pc, #300]	@ (800369c <main+0x460>)
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800356e:	2300      	movs	r3, #0
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003570:	2601      	movs	r6, #1
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003572:	2704      	movs	r7, #4
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003574:	4620      	mov	r0, r4
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8003576:	e9c4 2300 	strd	r2, r3, [r4]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800357a:	e9c4 3302 	strd	r3, r3, [r4, #8]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800357e:	f884 3020 	strb.w	r3, [r4, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003582:	62e3      	str	r3, [r4, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003584:	62a6      	str	r6, [r4, #40]	@ 0x28
  hadc2.Init.NbrOfConversion = 1;
 8003586:	61e6      	str	r6, [r4, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8003588:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800358c:	6123      	str	r3, [r4, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800358e:	6167      	str	r7, [r4, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8003590:	8323      	strh	r3, [r4, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8003592:	6363      	str	r3, [r4, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003594:	f001 fbf4 	bl	8004d80 <HAL_ADC_Init>
 8003598:	b108      	cbz	r0, 800359e <main+0x362>
 800359a:	b672      	cpsid	i
  while (1)
 800359c:	e7fe      	b.n	800359c <main+0x360>
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800359e:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  sConfig.Offset = 0;
 80035a2:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  sConfig.Channel = ADC_CHANNEL_2;
 80035a6:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80035a8:	a908      	add	r1, sp, #32
 80035aa:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80035ac:	e9cd 3608 	strd	r3, r6, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80035b0:	f001 fee8 	bl	8005384 <HAL_ADC_ConfigChannel>
 80035b4:	4605      	mov	r5, r0
 80035b6:	b108      	cbz	r0, 80035bc <main+0x380>
 80035b8:	b672      	cpsid	i
  while (1)
 80035ba:	e7fe      	b.n	80035ba <main+0x37e>
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80035bc:	4c38      	ldr	r4, [pc, #224]	@ (80036a0 <main+0x464>)
  ADC_MultiModeTypeDef multimode = {0};
 80035be:	9007      	str	r0, [sp, #28]
 80035c0:	e9cd 0005 	strd	r0, r0, [sp, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80035c4:	4601      	mov	r1, r0
 80035c6:	2218      	movs	r2, #24
 80035c8:	a808      	add	r0, sp, #32
 80035ca:	f008 f9df 	bl	800b98c <memset>
  hadc3.Instance = ADC3;
 80035ce:	4b35      	ldr	r3, [pc, #212]	@ (80036a4 <main+0x468>)
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80035d0:	f884 5020 	strb.w	r5, [r4, #32]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80035d4:	4620      	mov	r0, r4
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80035d6:	e9c4 650a 	strd	r6, r5, [r4, #40]	@ 0x28
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80035da:	e9c4 3500 	strd	r3, r5, [r4]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80035de:	e9c4 5502 	strd	r5, r5, [r4, #8]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80035e2:	e9c4 5704 	strd	r5, r7, [r4, #16]
  hadc3.Init.NbrOfConversion = 1;
 80035e6:	61e6      	str	r6, [r4, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80035e8:	f884 5030 	strb.w	r5, [r4, #48]	@ 0x30
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80035ec:	8325      	strh	r5, [r4, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80035ee:	6365      	str	r5, [r4, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80035f0:	f001 fbc6 	bl	8004d80 <HAL_ADC_Init>
 80035f4:	b108      	cbz	r0, 80035fa <main+0x3be>
 80035f6:	b672      	cpsid	i
  while (1)
 80035f8:	e7fe      	b.n	80035f8 <main+0x3bc>
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80035fa:	9005      	str	r0, [sp, #20]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80035fc:	a905      	add	r1, sp, #20
 80035fe:	4620      	mov	r0, r4
 8003600:	f002 f844 	bl	800568c <HAL_ADCEx_MultiModeConfigChannel>
 8003604:	b108      	cbz	r0, 800360a <main+0x3ce>
 8003606:	b672      	cpsid	i
  while (1)
 8003608:	e7fe      	b.n	8003608 <main+0x3cc>
  sConfig.Channel = ADC_CHANNEL_12;
 800360a:	230c      	movs	r3, #12
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800360c:	e9cd 000a 	strd	r0, r0, [sp, #40]	@ 0x28
  sConfig.Offset = 0;
 8003610:	e9cd 000c 	strd	r0, r0, [sp, #48]	@ 0x30
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8003614:	a908      	add	r1, sp, #32
 8003616:	4620      	mov	r0, r4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003618:	e9cd 3608 	strd	r3, r6, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800361c:	f001 feb2 	bl	8005384 <HAL_ADC_ConfigChannel>
 8003620:	4603      	mov	r3, r0
 8003622:	b108      	cbz	r0, 8003628 <main+0x3ec>
 8003624:	b672      	cpsid	i
  while (1)
 8003626:	e7fe      	b.n	8003626 <main+0x3ea>
  hspi2.Instance = SPI2;
 8003628:	481f      	ldr	r0, [pc, #124]	@ (80036a8 <main+0x46c>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800362a:	4920      	ldr	r1, [pc, #128]	@ (80036ac <main+0x470>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800362c:	6083      	str	r3, [r0, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800362e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003632:	e9c0 1200 	strd	r1, r2, [r0]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8003636:	f44f 7240 	mov.w	r2, #768	@ 0x300
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800363a:	e9c0 2303 	strd	r2, r3, [r0, #12]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800363e:	f44f 7200 	mov.w	r2, #512	@ 0x200
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003642:	e9c0 2306 	strd	r2, r3, [r0, #24]
  hspi2.Init.CRCPolynomial = 7;
 8003646:	2207      	movs	r2, #7
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003648:	e9c0 3308 	strd	r3, r3, [r0, #32]
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800364c:	e9c0 230b 	strd	r2, r3, [r0, #44]	@ 0x2c
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003650:	6143      	str	r3, [r0, #20]
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003652:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003654:	2308      	movs	r3, #8
 8003656:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003658:	f003 f9b1 	bl	80069be <HAL_SPI_Init>
 800365c:	4604      	mov	r4, r0
 800365e:	b108      	cbz	r0, 8003664 <main+0x428>
 8003660:	b672      	cpsid	i
  while (1)
 8003662:	e7fe      	b.n	8003662 <main+0x426>
  osKernelInitialize();
 8003664:	f004 fb2c 	bl	8007cc0 <osKernelInitialize>
  GPSHandle = osThreadNew(StartGPS, NULL, &GPS_attributes);
 8003668:	4a11      	ldr	r2, [pc, #68]	@ (80036b0 <main+0x474>)
 800366a:	4812      	ldr	r0, [pc, #72]	@ (80036b4 <main+0x478>)
 800366c:	4621      	mov	r1, r4
 800366e:	f004 fb63 	bl	8007d38 <osThreadNew>
 8003672:	4b11      	ldr	r3, [pc, #68]	@ (80036b8 <main+0x47c>)
  SpiFlashHandle = osThreadNew(StartSpiFlash, NULL, &SpiFlash_attributes);
 8003674:	4a11      	ldr	r2, [pc, #68]	@ (80036bc <main+0x480>)
  GPSHandle = osThreadNew(StartGPS, NULL, &GPS_attributes);
 8003676:	6018      	str	r0, [r3, #0]
  SpiFlashHandle = osThreadNew(StartSpiFlash, NULL, &SpiFlash_attributes);
 8003678:	4621      	mov	r1, r4
 800367a:	4811      	ldr	r0, [pc, #68]	@ (80036c0 <main+0x484>)
 800367c:	f004 fb5c 	bl	8007d38 <osThreadNew>
 8003680:	4b10      	ldr	r3, [pc, #64]	@ (80036c4 <main+0x488>)
  GSMHandle = osThreadNew(StartGSM, NULL, &GSM_attributes);
 8003682:	4a11      	ldr	r2, [pc, #68]	@ (80036c8 <main+0x48c>)
  SpiFlashHandle = osThreadNew(StartSpiFlash, NULL, &SpiFlash_attributes);
 8003684:	6018      	str	r0, [r3, #0]
  GSMHandle = osThreadNew(StartGSM, NULL, &GSM_attributes);
 8003686:	4621      	mov	r1, r4
 8003688:	4810      	ldr	r0, [pc, #64]	@ (80036cc <main+0x490>)
 800368a:	f004 fb55 	bl	8007d38 <osThreadNew>
 800368e:	4b10      	ldr	r3, [pc, #64]	@ (80036d0 <main+0x494>)
 8003690:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8003692:	f004 fb31 	bl	8007cf8 <osKernelStart>
  while (1)
 8003696:	e7fe      	b.n	8003696 <main+0x45a>
 8003698:	20001464 	.word	0x20001464
 800369c:	50000100 	.word	0x50000100
 80036a0:	20001414 	.word	0x20001414
 80036a4:	50000400 	.word	0x50000400
 80036a8:	200012a4 	.word	0x200012a4
 80036ac:	40003800 	.word	0x40003800
 80036b0:	08010ef0 	.word	0x08010ef0
 80036b4:	08000e91 	.word	0x08000e91
 80036b8:	20000fec 	.word	0x20000fec
 80036bc:	08010f14 	.word	0x08010f14
 80036c0:	08004499 	.word	0x08004499
 80036c4:	20000ff0 	.word	0x20000ff0
 80036c8:	08010ecc 	.word	0x08010ecc
 80036cc:	080025dd 	.word	0x080025dd
 80036d0:	20000fe8 	.word	0x20000fe8

080036d4 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM2) {
 80036d4:	6803      	ldr	r3, [r0, #0]
 80036d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036da:	d101      	bne.n	80036e0 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 80036dc:	f001 bb08 	b.w	8004cf0 <HAL_IncTick>
}
 80036e0:	4770      	bx	lr

080036e2 <Error_Handler>:
 80036e2:	b672      	cpsid	i
  while (1)
 80036e4:	e7fe      	b.n	80036e4 <Error_Handler+0x2>
	...

080036e8 <W25_ReadStatusReg1>:
	W25_CS_DISABLE();
	W25_DelayWhileBusy(CHIP_ERASE_TIMEOUT);
	return retval;
} // W25_ChipErase()

uint8_t W25_ReadStatusReg1(void) {
 80036e8:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 80036ea:	2305      	movs	r3, #5
	uint8_t status_reg1;
	int retval;
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80036ec:	2200      	movs	r2, #0
 80036ee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80036f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_READ_STATUS_REG_1;
 80036f6:	f88d 3006 	strb.w	r3, [sp, #6]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80036fa:	f002 fa45 	bl	8005b88 <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Read Status Reg 1 command
 80036fe:	4810      	ldr	r0, [pc, #64]	@ (8003740 <W25_ReadStatusReg1+0x58>)
 8003700:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003704:	2201      	movs	r2, #1
 8003706:	f10d 0106 	add.w	r1, sp, #6
 800370a:	f003 f9c6 	bl	8006a9a <HAL_SPI_Transmit>
	if(retval == HAL_OK)
 800370e:	4604      	mov	r4, r0
 8003710:	b940      	cbnz	r0, 8003724 <W25_ReadStatusReg1+0x3c>
	retval = HAL_SPI_Receive(&hspi1, &status_reg1, sizeof(status_reg1), TIMEOUT);
 8003712:	480b      	ldr	r0, [pc, #44]	@ (8003740 <W25_ReadStatusReg1+0x58>)
 8003714:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003718:	2201      	movs	r2, #1
 800371a:	f10d 0107 	add.w	r1, sp, #7
 800371e:	f003 fbb6 	bl	8006e8e <HAL_SPI_Receive>
 8003722:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8003724:	2201      	movs	r2, #1
 8003726:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800372a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800372e:	f002 fa2b 	bl	8005b88 <HAL_GPIO_WritePin>
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 8003732:	b91c      	cbnz	r4, 800373c <W25_ReadStatusReg1+0x54>
 8003734:	f89d 0007 	ldrb.w	r0, [sp, #7]
} // W25_ReadStatusReg1()
 8003738:	b002      	add	sp, #8
 800373a:	bd10      	pop	{r4, pc}
	return retval == HAL_OK ? status_reg1:0xFF; // return 0xFF if error
 800373c:	20ff      	movs	r0, #255	@ 0xff
 800373e:	e7fb      	b.n	8003738 <W25_ReadStatusReg1+0x50>
 8003740:	20001308 	.word	0x20001308

08003744 <W25_Busy>:

int W25_Busy(void)
{
 8003744:	b508      	push	{r3, lr}
	return (W25_ReadStatusReg1() & W25_STATUS1_BUSY);
 8003746:	f7ff ffcf 	bl	80036e8 <W25_ReadStatusReg1>
}
 800374a:	f000 0001 	and.w	r0, r0, #1
 800374e:	bd08      	pop	{r3, pc}

08003750 <W25_DelayWhileBusy>:

int W25_DelayWhileBusy(uint32_t msTimeout)
{
 8003750:	b570      	push	{r4, r5, r6, lr}
 8003752:	4605      	mov	r5, r0
	uint32_t initial_count = HAL_GetTick();
 8003754:	f001 fad8 	bl	8004d08 <HAL_GetTick>
 8003758:	4606      	mov	r6, r0
	int busy;
	uint32_t deltaticks;
	uint32_t count = 0;
	do {
	busy = W25_Busy();
 800375a:	f7ff fff3 	bl	8003744 <W25_Busy>
 800375e:	4604      	mov	r4, r0
	deltaticks = HAL_GetTick() - initial_count;
 8003760:	f001 fad2 	bl	8004d08 <HAL_GetTick>
 8003764:	1b83      	subs	r3, r0, r6
	count++;
	} while(busy && deltaticks < msTimeout);
 8003766:	b114      	cbz	r4, 800376e <W25_DelayWhileBusy+0x1e>
 8003768:	42ab      	cmp	r3, r5
 800376a:	d3f6      	bcc.n	800375a <W25_DelayWhileBusy+0xa>
	int retval = busy ? HAL_TIMEOUT:HAL_OK;
 800376c:	2403      	movs	r4, #3
	return retval;
}
 800376e:	4620      	mov	r0, r4
 8003770:	bd70      	pop	{r4, r5, r6, pc}

08003772 <W25_Reset>:
void W25_Reset(){
 8003772:	b508      	push	{r3, lr}
	W25_CS_ENABLE();
 8003774:	2200      	movs	r2, #0
 8003776:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800377a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800377e:	f002 fa03 	bl	8005b88 <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 8003782:	2201      	movs	r2, #1
 8003784:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003788:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800378c:	f002 f9fc 	bl	8005b88 <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 8003790:	2200      	movs	r2, #0
 8003792:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800379a:	f002 f9f5 	bl	8005b88 <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
 800379e:	2201      	movs	r2, #1
 80037a0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80037a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037a8:	f002 f9ee 	bl	8005b88 <HAL_GPIO_WritePin>
	W25_CS_ENABLE();
 80037ac:	2200      	movs	r2, #0
 80037ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80037b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037b6:	f002 f9e7 	bl	8005b88 <HAL_GPIO_WritePin>
	W25_CS_DISABLE();
}
 80037ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	W25_CS_DISABLE();
 80037be:	2201      	movs	r2, #1
 80037c0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80037c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80037c8:	f002 b9de 	b.w	8005b88 <HAL_GPIO_WritePin>

080037cc <W25_ReadJedecID>:

int W25_ReadJedecID() {
 80037cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037ce:	b08d      	sub	sp, #52	@ 0x34
	int retval;
	uint8_t idcmd = W25_CMD_READ_JEDEC_ID;
 80037d0:	239f      	movs	r3, #159	@ 0x9f
	uint8_t jdec_id[4];
	char result[11];
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80037d2:	2200      	movs	r2, #0
 80037d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80037d8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t idcmd = W25_CMD_READ_JEDEC_ID;
 80037dc:	f88d 300b 	strb.w	r3, [sp, #11]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80037e0:	f002 f9d2 	bl	8005b88 <HAL_GPIO_WritePin>
	retval = HAL_SPI_TransmitReceive(&hspi1, &idcmd, jdec_id, 4, 4000);
 80037e4:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 80037e8:	9300      	str	r3, [sp, #0]
 80037ea:	aa03      	add	r2, sp, #12
 80037ec:	2304      	movs	r3, #4
 80037ee:	f10d 010b 	add.w	r1, sp, #11
 80037f2:	4820      	ldr	r0, [pc, #128]	@ (8003874 <W25_ReadJedecID+0xa8>)
 80037f4:	f003 fa1b 	bl	8006c2e <HAL_SPI_TransmitReceive>
	W25_CS_DISABLE();
 80037f8:	2201      	movs	r2, #1
	retval = HAL_SPI_TransmitReceive(&hspi1, &idcmd, jdec_id, 4, 4000);
 80037fa:	4605      	mov	r5, r0
	W25_CS_DISABLE();
 80037fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003800:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003804:	f002 f9c0 	bl	8005b88 <HAL_GPIO_WritePin>
	char spi_flash_intro[] = "Flash ID received: ";
 8003808:	4b1b      	ldr	r3, [pc, #108]	@ (8003878 <W25_ReadJedecID+0xac>)
 800380a:	aa07      	add	r2, sp, #28
 800380c:	f103 0710 	add.w	r7, r3, #16
 8003810:	4616      	mov	r6, r2
 8003812:	6818      	ldr	r0, [r3, #0]
 8003814:	6859      	ldr	r1, [r3, #4]
 8003816:	4614      	mov	r4, r2
 8003818:	c403      	stmia	r4!, {r0, r1}
 800381a:	3308      	adds	r3, #8
 800381c:	42bb      	cmp	r3, r7
 800381e:	4622      	mov	r2, r4
 8003820:	d1f7      	bne.n	8003812 <W25_ReadJedecID+0x46>
 8003822:	6818      	ldr	r0, [r3, #0]
 8003824:	6020      	str	r0, [r4, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_intro, strlen(spi_flash_intro), 1000);
 8003826:	4630      	mov	r0, r6
 8003828:	f7fc fd32 	bl	8000290 <strlen>
 800382c:	4631      	mov	r1, r6
 800382e:	b282      	uxth	r2, r0
 8003830:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003834:	4811      	ldr	r0, [pc, #68]	@ (800387c <W25_ReadJedecID+0xb0>)
 8003836:	f004 f8ff 	bl	8007a38 <HAL_UART_Transmit>

	sprintf(result, "%02X, %02X, %02X", jdec_id[1], jdec_id[2], jdec_id[3]);
 800383a:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800383e:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	490e      	ldr	r1, [pc, #56]	@ (8003880 <W25_ReadJedecID+0xb4>)
 8003846:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800384a:	a804      	add	r0, sp, #16
 800384c:	f007 ffd6 	bl	800b7fc <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) result, 11, 1000);
 8003850:	a904      	add	r1, sp, #16
 8003852:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003856:	220b      	movs	r2, #11
 8003858:	4808      	ldr	r0, [pc, #32]	@ (800387c <W25_ReadJedecID+0xb0>)
 800385a:	f004 f8ed 	bl	8007a38 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\r", 1, 1000);
 800385e:	4909      	ldr	r1, [pc, #36]	@ (8003884 <W25_ReadJedecID+0xb8>)
 8003860:	4806      	ldr	r0, [pc, #24]	@ (800387c <W25_ReadJedecID+0xb0>)
 8003862:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003866:	2201      	movs	r2, #1
 8003868:	f004 f8e6 	bl	8007a38 <HAL_UART_Transmit>
	return retval;
} // W25_ReadJEDECID()
 800386c:	4628      	mov	r0, r5
 800386e:	b00d      	add	sp, #52	@ 0x34
 8003870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003872:	bf00      	nop
 8003874:	20001308 	.word	0x20001308
 8003878:	08010f4b 	.word	0x08010f4b
 800387c:	200011d0 	.word	0x200011d0
 8003880:	08010f38 	.word	0x08010f38
 8003884:	08010f49 	.word	0x08010f49

08003888 <W25_WriteEnable>:

	return retval;
} // W25_ReadUniqueID()


int W25_WriteEnable(void) {
 8003888:	b513      	push	{r0, r1, r4, lr}
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 800388a:	2306      	movs	r3, #6
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800388c:	2200      	movs	r2, #0
 800388e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003892:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
	uint8_t cmd = W25_CMD_WRITE_ENABLE;
 8003896:	f88d 3007 	strb.w	r3, [sp, #7]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800389a:	f002 f975 	bl	8005b88 <HAL_GPIO_WritePin>
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 800389e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038a2:	f10d 0107 	add.w	r1, sp, #7
 80038a6:	2201      	movs	r2, #1
 80038a8:	4806      	ldr	r0, [pc, #24]	@ (80038c4 <W25_WriteEnable+0x3c>)
 80038aa:	f003 f8f6 	bl	8006a9a <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 80038ae:	2201      	movs	r2, #1
	int retval = HAL_SPI_Transmit(&hspi1, &cmd , sizeof(cmd), TIMEOUT); // Send Write Enable command
 80038b0:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 80038b2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80038b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038ba:	f002 f965 	bl	8005b88 <HAL_GPIO_WritePin>
	return retval;
} // W25_WriteEnable()
 80038be:	4620      	mov	r0, r4
 80038c0:	b002      	add	sp, #8
 80038c2:	bd10      	pop	{r4, pc}
 80038c4:	20001308 	.word	0x20001308

080038c8 <W25_SectorErase>:

int W25_SectorErase(uint32_t address)
{
 80038c8:	b513      	push	{r0, r1, r4, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_SECTOR_ERASE,address>>16,address>>8,address};
 80038ca:	2320      	movs	r3, #32
 80038cc:	f88d 3004 	strb.w	r3, [sp, #4]
 80038d0:	0c03      	lsrs	r3, r0, #16
 80038d2:	ba40      	rev16	r0, r0
 80038d4:	f88d 3005 	strb.w	r3, [sp, #5]
 80038d8:	f8ad 0006 	strh.w	r0, [sp, #6]
	W25_WriteEnable(); // Make sure we can write...
 80038dc:	f7ff ffd4 	bl	8003888 <W25_WriteEnable>
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80038e0:	2200      	movs	r2, #0
 80038e2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80038e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80038ea:	f002 f94d 	bl	8005b88 <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 80038ee:	2204      	movs	r2, #4
 80038f0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80038f4:	eb0d 0102 	add.w	r1, sp, r2
 80038f8:	4808      	ldr	r0, [pc, #32]	@ (800391c <W25_SectorErase+0x54>)
 80038fa:	f003 f8ce 	bl	8006a9a <HAL_SPI_Transmit>
	W25_CS_DISABLE();
 80038fe:	2201      	movs	r2, #1
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Sector Erase command with address
 8003900:	4604      	mov	r4, r0
	W25_CS_DISABLE();
 8003902:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003906:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800390a:	f002 f93d 	bl	8005b88 <HAL_GPIO_WritePin>
	W25_DelayWhileBusy(SECTOR_ERASE_TIMEOUT);
 800390e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8003912:	f7ff ff1d 	bl	8003750 <W25_DelayWhileBusy>
	return retval;
} // W25_SectorErase()
 8003916:	4620      	mov	r0, r4
 8003918:	b002      	add	sp, #8
 800391a:	bd10      	pop	{r4, pc}
 800391c:	20001308 	.word	0x20001308

08003920 <W25_PageProgram>:

int W25_PageProgram(uint32_t address, uint8_t *buf, uint32_t count)
{
 8003920:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8003924:	4606      	mov	r6, r0
 8003926:	4688      	mov	r8, r1
 8003928:	4617      	mov	r7, r2
	int retval = HAL_OK;
	W25_WriteEnable(); // Make sure we can write...
 800392a:	f7ff ffad 	bl	8003888 <W25_WriteEnable>
	while(count) {
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 800392e:	f8df a080 	ldr.w	sl, [pc, #128]	@ 80039b0 <W25_PageProgram+0x90>
	int retval = HAL_OK;
 8003932:	2400      	movs	r4, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003934:	f04f 0902 	mov.w	r9, #2
	while(count) {
 8003938:	b91f      	cbnz	r7, 8003942 <W25_PageProgram+0x22>
		address += count_this_pass;
		buf += count_this_pass;
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
	}
	return retval;
} 
 800393a:	4620      	mov	r0, r4
 800393c:	b002      	add	sp, #8
 800393e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 8003942:	b2f5      	uxtb	r5, r6
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003944:	0c33      	lsrs	r3, r6, #16
		uint32_t space_left_in_page = 0x100 - (address & 0xFF);
 8003946:	f5c5 7580 	rsb	r5, r5, #256	@ 0x100
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 800394a:	42bd      	cmp	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 800394c:	f88d 3005 	strb.w	r3, [sp, #5]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003950:	f04f 0200 	mov.w	r2, #0
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003954:	ba73      	rev16	r3, r6
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 8003956:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800395a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 800395e:	f8ad 3006 	strh.w	r3, [sp, #6]
		uint32_t count_this_pass = count <= space_left_in_page? count:space_left_in_page;
 8003962:	bf28      	it	cs
 8003964:	463d      	movcs	r5, r7
		uint8_t cmdaddr[4] = {W25_CMD_PAGE_PROGRAM,address>>16,address>>8,address};
 8003966:	f88d 9004 	strb.w	r9, [sp, #4]
		W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 800396a:	f002 f90d 	bl	8005b88 <HAL_GPIO_WritePin>
		retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr ), TIMEOUT); // Send Page Program command with address
 800396e:	2204      	movs	r2, #4
 8003970:	480f      	ldr	r0, [pc, #60]	@ (80039b0 <W25_PageProgram+0x90>)
 8003972:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003976:	eb0d 0102 	add.w	r1, sp, r2
 800397a:	f003 f88e 	bl	8006a9a <HAL_SPI_Transmit>
		if(retval == HAL_OK)
 800397e:	4604      	mov	r4, r0
 8003980:	b938      	cbnz	r0, 8003992 <W25_PageProgram+0x72>
		  retval = HAL_SPI_Transmit(&hspi1, buf, count_this_pass, TIMEOUT); // Write page data
 8003982:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003986:	b2aa      	uxth	r2, r5
 8003988:	4641      	mov	r1, r8
 800398a:	4650      	mov	r0, sl
 800398c:	f003 f885 	bl	8006a9a <HAL_SPI_Transmit>
 8003990:	4604      	mov	r4, r0
		W25_CS_DISABLE();
 8003992:	2201      	movs	r2, #1
 8003994:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003998:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800399c:	f002 f8f4 	bl	8005b88 <HAL_GPIO_WritePin>
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 80039a0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		count -= count_this_pass;
 80039a4:	1b7f      	subs	r7, r7, r5
		address += count_this_pass;
 80039a6:	442e      	add	r6, r5
		buf += count_this_pass;
 80039a8:	44a8      	add	r8, r5
		W25_DelayWhileBusy(PAGE_PROGRAM_TIMEOUT);
 80039aa:	f7ff fed1 	bl	8003750 <W25_DelayWhileBusy>
 80039ae:	e7c3      	b.n	8003938 <W25_PageProgram+0x18>
 80039b0:	20001308 	.word	0x20001308

080039b4 <W25_ReadData>:

// Winbond 8.2.6 Read Data (03h)
// The only limit for quantity of data is memory / device size
int W25_ReadData(uint32_t address, uint8_t *buf, int bufSize)
{
 80039b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	int retval;
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 80039b6:	2303      	movs	r3, #3
 80039b8:	f88d 3004 	strb.w	r3, [sp, #4]
 80039bc:	0c03      	lsrs	r3, r0, #16
 80039be:	ba40      	rev16	r0, r0
 80039c0:	f8ad 0006 	strh.w	r0, [sp, #6]
{
 80039c4:	460d      	mov	r5, r1
	//printf("+%s(Addr 0x%06X, buf 0x%08X, Len 0x%04X)\r\n",__func__,address,buf,bufSize);
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80039c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80039ca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
{
 80039ce:	4616      	mov	r6, r2
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80039d0:	2200      	movs	r2, #0
	uint8_t cmdaddr[4] = {W25_CMD_READ_DATA,address>>16,address>>8,address};
 80039d2:	f88d 3005 	strb.w	r3, [sp, #5]
	W25_CS_ENABLE(); // Drive Winbond chip select, /CS low
 80039d6:	f002 f8d7 	bl	8005b88 <HAL_GPIO_WritePin>
	retval = HAL_SPI_Transmit(&hspi1, cmdaddr , sizeof(cmdaddr), 500); // Send Read Data command with address
 80039da:	2204      	movs	r2, #4
 80039dc:	480d      	ldr	r0, [pc, #52]	@ (8003a14 <W25_ReadData+0x60>)
 80039de:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80039e2:	eb0d 0102 	add.w	r1, sp, r2
 80039e6:	f003 f858 	bl	8006a9a <HAL_SPI_Transmit>
	if(retval != HAL_OK) {
 80039ea:	4604      	mov	r4, r0
 80039ec:	b978      	cbnz	r0, 8003a0e <W25_ReadData+0x5a>
		return retval;
	}
	//memset(buf,0,bufSize); // Buffer is transmitted during receive
	retval = HAL_SPI_Receive(&hspi1, buf, bufSize, 2000); // need longer time-outs when using slow SPI clock
 80039ee:	4809      	ldr	r0, [pc, #36]	@ (8003a14 <W25_ReadData+0x60>)
 80039f0:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80039f4:	b2b2      	uxth	r2, r6
 80039f6:	4629      	mov	r1, r5
 80039f8:	f003 fa49 	bl	8006e8e <HAL_SPI_Receive>
	if(retval != HAL_OK)
 80039fc:	4604      	mov	r4, r0
 80039fe:	b130      	cbz	r0, 8003a0e <W25_ReadData+0x5a>

	W25_CS_DISABLE();
 8003a00:	2201      	movs	r2, #1
 8003a02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003a06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003a0a:	f002 f8bd 	bl	8005b88 <HAL_GPIO_WritePin>

	return retval;
} // W25_ReadData()
 8003a0e:	4620      	mov	r0, r4
 8003a10:	b002      	add	sp, #8
 8003a12:	bd70      	pop	{r4, r5, r6, pc}
 8003a14:	20001308 	.word	0x20001308

08003a18 <IsPageValid>:


// Function to check if a page contains valid data
int IsPageValid(uint8_t *page) {
 8003a18:	b510      	push	{r4, lr}
    char *last_semicolon = strrchr((char *)page, ';'); // Find the last semicolon
 8003a1a:	213b      	movs	r1, #59	@ 0x3b
 8003a1c:	f007 fff0 	bl	800ba00 <strrchr>
    if (!last_semicolon) {
 8003a20:	4604      	mov	r4, r0
 8003a22:	b190      	cbz	r0, 8003a4a <IsPageValid+0x32>
        return 0; // No semicolon found, invalid page
    }

    char *last_param = last_semicolon + 1; // Last parameter starts after the last semicolon
    size_t len = strlen(last_param);
 8003a24:	3001      	adds	r0, #1
 8003a26:	f7fc fc33 	bl	8000290 <strlen>

    // Ensure the last parameter is exactly 6 characters and numeric
    if (len < 6) {
 8003a2a:	2805      	cmp	r0, #5
 8003a2c:	d90d      	bls.n	8003a4a <IsPageValid+0x32>
 8003a2e:	1da2      	adds	r2, r4, #6
        return 0; // Too short to be valid
    }

    for (int i = 0; i < 6; ++i) {
        if ((last_param[i] < '0' || last_param[i] > '9' ) &&
 8003a30:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8003a34:	f1a3 0130 	sub.w	r1, r3, #48	@ 0x30
 8003a38:	2909      	cmp	r1, #9
 8003a3a:	d902      	bls.n	8003a42 <IsPageValid+0x2a>
 8003a3c:	3b61      	subs	r3, #97	@ 0x61
 8003a3e:	2b05      	cmp	r3, #5
 8003a40:	d803      	bhi.n	8003a4a <IsPageValid+0x32>
    for (int i = 0; i < 6; ++i) {
 8003a42:	4294      	cmp	r4, r2
 8003a44:	d1f4      	bne.n	8003a30 <IsPageValid+0x18>
                (last_param[i] < 'a' || last_param[i] > 'f')) {
            return 0; // Not numeric
        }
    }

    return 1; // Page contains valid data
 8003a46:	2001      	movs	r0, #1
}
 8003a48:	bd10      	pop	{r4, pc}
        return 0; // No semicolon found, invalid page
 8003a4a:	2000      	movs	r0, #0
 8003a4c:	e7fc      	b.n	8003a48 <IsPageValid+0x30>
	...

08003a50 <UpdatePageAddress>:


// Function to update the last parameter of the page (address)
void UpdatePageAddress(uint8_t *page, uint32_t new_address) {
 8003a50:	b513      	push	{r0, r1, r4, lr}
 8003a52:	460b      	mov	r3, r1
 8003a54:	4604      	mov	r4, r0
    char new_address_str[7];
    snprintf(new_address_str, sizeof(new_address_str), "%06lx", new_address);
 8003a56:	4a08      	ldr	r2, [pc, #32]	@ (8003a78 <UpdatePageAddress+0x28>)
 8003a58:	2107      	movs	r1, #7
 8003a5a:	4668      	mov	r0, sp
 8003a5c:	f007 fe9a 	bl	800b794 <sniprintf>
    memcpy(page + strlen((char *)page) - 6, new_address_str, 6); // Overwrite last 6 characters
 8003a60:	4620      	mov	r0, r4
 8003a62:	f7fc fc15 	bl	8000290 <strlen>
 8003a66:	1f83      	subs	r3, r0, #6
 8003a68:	9800      	ldr	r0, [sp, #0]
 8003a6a:	50e0      	str	r0, [r4, r3]
 8003a6c:	18e2      	adds	r2, r4, r3
 8003a6e:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8003a72:	8093      	strh	r3, [r2, #4]
}
 8003a74:	b002      	add	sp, #8
 8003a76:	bd10      	pop	{r4, pc}
 8003a78:	08010f5f 	.word	0x08010f5f

08003a7c <W25_ShiftLeftFlashDataByPage>:

int W25_ShiftLeftFlashDataByPage(void) {
 8003a7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a80:	f5ad 5d85 	sub.w	sp, sp, #4256	@ 0x10a0
	uint8_t current_sector_buffer[SECTOR_SIZE];
	uint8_t next_page_buffer[PAGE_SIZE];
    uint32_t current_sector_start = FLASH_START_ADDRESS;

    Debug_printf("\n\n ------------------------------ IN SHIFT LEFT: ----------------------------\n\n");
 8003a84:	4899      	ldr	r0, [pc, #612]	@ (8003cec <W25_ShiftLeftFlashDataByPage+0x270>)
int W25_ShiftLeftFlashDataByPage(void) {
 8003a86:	b087      	sub	sp, #28
    Debug_printf("\n\n ------------------------------ IN SHIFT LEFT: ----------------------------\n\n");
 8003a88:	f001 f87e 	bl	8004b88 <Debug_printf>
    uint32_t current_sector_start = FLASH_START_ADDRESS;
 8003a8c:	f44f 5540 	mov.w	r5, #12288	@ 0x3000
    while (current_sector_start < FLASH_END_ADDRESS) {
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;

        W25_Reset();
 8003a90:	f7ff fe6f 	bl	8003772 <W25_Reset>
        // Step 1: Read the entire current sector into the buffer
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8003a94:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003a98:	a92e      	add	r1, sp, #184	@ 0xb8
 8003a9a:	4628      	mov	r0, r5
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;
 8003a9c:	f505 5880 	add.w	r8, r5, #4096	@ 0x1000
        if (W25_ReadData(current_sector_start, current_sector_buffer, SECTOR_SIZE) != HAL_OK) {
 8003aa0:	f7ff ff88 	bl	80039b4 <W25_ReadData>
 8003aa4:	b148      	cbz	r0, 8003aba <W25_ShiftLeftFlashDataByPage+0x3e>
        	Debug_printf("READING ALL THE SECTOR: ERROR\n");
 8003aa6:	4892      	ldr	r0, [pc, #584]	@ (8003cf0 <W25_ShiftLeftFlashDataByPage+0x274>)

        // Step 2: Read the first page of the next sector (if exists)
        if (next_sector_start < FLASH_END_ADDRESS) {
        	W25_Reset();
            if (W25_ReadData(next_sector_start, next_page_buffer, PAGE_SIZE) != HAL_OK) {
            	Debug_printf("\nREADING FIRST PAGE OF THE NEXT SECTOR: ERROR\n");
 8003aa8:	f001 f86e 	bl	8004b88 <Debug_printf>
            return HAL_ERROR; // Exit if read fails
 8003aac:	2401      	movs	r4, #1
        current_sector_start = next_sector_start;
    }

    Debug_printf("\n\n ----------------------END OF SHIFT LEFT -----------------------------\n\n");
    return HAL_OK;
}
 8003aae:	4620      	mov	r0, r4
 8003ab0:	f50d 5d85 	add.w	sp, sp, #4256	@ 0x10a0
 8003ab4:	b007      	add	sp, #28
 8003ab6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        	char spi_flash_data_intro[] = "\nFirst page of Flash DATA at Reading All Sector: \n";
 8003aba:	4b8e      	ldr	r3, [pc, #568]	@ (8003cf4 <W25_ShiftLeftFlashDataByPage+0x278>)
 8003abc:	aa01      	add	r2, sp, #4
 8003abe:	f103 0630 	add.w	r6, r3, #48	@ 0x30
 8003ac2:	6818      	ldr	r0, [r3, #0]
 8003ac4:	6859      	ldr	r1, [r3, #4]
 8003ac6:	4614      	mov	r4, r2
 8003ac8:	c403      	stmia	r4!, {r0, r1}
 8003aca:	3308      	adds	r3, #8
 8003acc:	42b3      	cmp	r3, r6
 8003ace:	4622      	mov	r2, r4
 8003ad0:	d1f7      	bne.n	8003ac2 <W25_ShiftLeftFlashDataByPage+0x46>
 8003ad2:	8819      	ldrh	r1, [r3, #0]
 8003ad4:	789b      	ldrb	r3, [r3, #2]
 8003ad6:	8021      	strh	r1, [r4, #0]
 8003ad8:	70a3      	strb	r3, [r4, #2]
			HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003ada:	a801      	add	r0, sp, #4
 8003adc:	f7fc fbd8 	bl	8000290 <strlen>
 8003ae0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ae4:	b282      	uxth	r2, r0
 8003ae6:	a901      	add	r1, sp, #4
 8003ae8:	4883      	ldr	r0, [pc, #524]	@ (8003cf8 <W25_ShiftLeftFlashDataByPage+0x27c>)
 8003aea:	f003 ffa5 	bl	8007a38 <HAL_UART_Transmit>
			HAL_UART_Transmit(&huart1, current_sector_buffer, 128, 1000);
 8003aee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003af2:	2280      	movs	r2, #128	@ 0x80
 8003af4:	a92e      	add	r1, sp, #184	@ 0xb8
 8003af6:	4880      	ldr	r0, [pc, #512]	@ (8003cf8 <W25_ShiftLeftFlashDataByPage+0x27c>)
 8003af8:	f003 ff9e 	bl	8007a38 <HAL_UART_Transmit>
			Debug_printf("\n\n");
 8003afc:	487f      	ldr	r0, [pc, #508]	@ (8003cfc <W25_ShiftLeftFlashDataByPage+0x280>)
 8003afe:	f001 f843 	bl	8004b88 <Debug_printf>
        if (next_sector_start < FLASH_END_ADDRESS) {
 8003b02:	f5b8 4fa0 	cmp.w	r8, #20480	@ 0x5000
 8003b06:	d02e      	beq.n	8003b66 <W25_ShiftLeftFlashDataByPage+0xea>
        	W25_Reset();
 8003b08:	f7ff fe33 	bl	8003772 <W25_Reset>
            if (W25_ReadData(next_sector_start, next_page_buffer, PAGE_SIZE) != HAL_OK) {
 8003b0c:	2280      	movs	r2, #128	@ 0x80
 8003b0e:	a90e      	add	r1, sp, #56	@ 0x38
 8003b10:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003b14:	f7ff ff4e 	bl	80039b4 <W25_ReadData>
 8003b18:	b108      	cbz	r0, 8003b1e <W25_ShiftLeftFlashDataByPage+0xa2>
            	Debug_printf("\nREADING FIRST PAGE OF THE NEXT SECTOR: ERROR\n");
 8003b1a:	4879      	ldr	r0, [pc, #484]	@ (8003d00 <W25_ShiftLeftFlashDataByPage+0x284>)
 8003b1c:	e7c4      	b.n	8003aa8 <W25_ShiftLeftFlashDataByPage+0x2c>
            	char spi_flash_data_intro[] = "First page of Flash DATA at reading NEXT SECTOR: \n";
 8003b1e:	4b79      	ldr	r3, [pc, #484]	@ (8003d04 <W25_ShiftLeftFlashDataByPage+0x288>)
 8003b20:	aa01      	add	r2, sp, #4
 8003b22:	f103 0630 	add.w	r6, r3, #48	@ 0x30
 8003b26:	6818      	ldr	r0, [r3, #0]
 8003b28:	6859      	ldr	r1, [r3, #4]
 8003b2a:	4614      	mov	r4, r2
 8003b2c:	c403      	stmia	r4!, {r0, r1}
 8003b2e:	3308      	adds	r3, #8
 8003b30:	42b3      	cmp	r3, r6
 8003b32:	4622      	mov	r2, r4
 8003b34:	d1f7      	bne.n	8003b26 <W25_ShiftLeftFlashDataByPage+0xaa>
 8003b36:	8819      	ldrh	r1, [r3, #0]
 8003b38:	789b      	ldrb	r3, [r3, #2]
 8003b3a:	8021      	strh	r1, [r4, #0]
 8003b3c:	70a3      	strb	r3, [r4, #2]
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003b3e:	a801      	add	r0, sp, #4
 8003b40:	f7fc fba6 	bl	8000290 <strlen>
 8003b44:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b48:	b282      	uxth	r2, r0
 8003b4a:	a901      	add	r1, sp, #4
 8003b4c:	486a      	ldr	r0, [pc, #424]	@ (8003cf8 <W25_ShiftLeftFlashDataByPage+0x27c>)
 8003b4e:	f003 ff73 	bl	8007a38 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, next_page_buffer, 128, 1000);
 8003b52:	4869      	ldr	r0, [pc, #420]	@ (8003cf8 <W25_ShiftLeftFlashDataByPage+0x27c>)
 8003b54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b58:	2280      	movs	r2, #128	@ 0x80
 8003b5a:	a90e      	add	r1, sp, #56	@ 0x38
 8003b5c:	f003 ff6c 	bl	8007a38 <HAL_UART_Transmit>
				Debug_printf("\n\n");
 8003b60:	4866      	ldr	r0, [pc, #408]	@ (8003cfc <W25_ShiftLeftFlashDataByPage+0x280>)
 8003b62:	f001 f811 	bl	8004b88 <Debug_printf>
            	Debug_printf("\n-------INVALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 8003b66:	f8df b1b8 	ldr.w	fp, [pc, #440]	@ 8003d20 <W25_ShiftLeftFlashDataByPage+0x2a4>
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003b6a:	4f63      	ldr	r7, [pc, #396]	@ (8003cf8 <W25_ShiftLeftFlashDataByPage+0x27c>)
				Debug_printf("\n\n");
 8003b6c:	f8df a18c 	ldr.w	sl, [pc, #396]	@ 8003cfc <W25_ShiftLeftFlashDataByPage+0x280>
    uint32_t current_sector_start = FLASH_START_ADDRESS;
 8003b70:	ac2e      	add	r4, sp, #184	@ 0xb8
 8003b72:	2600      	movs	r6, #0
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 8003b74:	46a1      	mov	r9, r4
 8003b76:	3480      	adds	r4, #128	@ 0x80
 8003b78:	4620      	mov	r0, r4
 8003b7a:	f7ff ff4d 	bl	8003a18 <IsPageValid>
 8003b7e:	3680      	adds	r6, #128	@ 0x80
            	Debug_printf("\n\n------VALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 8003b80:	4631      	mov	r1, r6
            if (IsPageValid(current_sector_buffer + offset + PAGE_SIZE)) {
 8003b82:	2800      	cmp	r0, #0
 8003b84:	d057      	beq.n	8003c36 <W25_ShiftLeftFlashDataByPage+0x1ba>
            	Debug_printf("\n\n------VALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 8003b86:	4860      	ldr	r0, [pc, #384]	@ (8003d08 <W25_ShiftLeftFlashDataByPage+0x28c>)
 8003b88:	f000 fffe 	bl	8004b88 <Debug_printf>
            	char spi_flash_data_intro[] = "Valid Page Data: \n";
 8003b8c:	4b5f      	ldr	r3, [pc, #380]	@ (8003d0c <W25_ShiftLeftFlashDataByPage+0x290>)
 8003b8e:	aa01      	add	r2, sp, #4
 8003b90:	f103 0e10 	add.w	lr, r3, #16
 8003b94:	6818      	ldr	r0, [r3, #0]
 8003b96:	6859      	ldr	r1, [r3, #4]
 8003b98:	4694      	mov	ip, r2
 8003b9a:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8003b9e:	3308      	adds	r3, #8
 8003ba0:	4573      	cmp	r3, lr
 8003ba2:	4662      	mov	r2, ip
 8003ba4:	d1f6      	bne.n	8003b94 <W25_ShiftLeftFlashDataByPage+0x118>
 8003ba6:	8819      	ldrh	r1, [r3, #0]
 8003ba8:	789b      	ldrb	r3, [r3, #2]
 8003baa:	f8ac 1000 	strh.w	r1, [ip]
 8003bae:	f88c 3002 	strb.w	r3, [ip, #2]
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003bb2:	a801      	add	r0, sp, #4
 8003bb4:	f7fc fb6c 	bl	8000290 <strlen>
 8003bb8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bbc:	b282      	uxth	r2, r0
 8003bbe:	a901      	add	r1, sp, #4
 8003bc0:	4638      	mov	r0, r7
 8003bc2:	f003 ff39 	bl	8007a38 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, current_sector_buffer + offset+ PAGE_SIZE, 128, 1000);
 8003bc6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003bca:	2280      	movs	r2, #128	@ 0x80
 8003bcc:	4621      	mov	r1, r4
 8003bce:	4638      	mov	r0, r7
 8003bd0:	f003 ff32 	bl	8007a38 <HAL_UART_Transmit>
				Debug_printf("\n\n");
 8003bd4:	4650      	mov	r0, sl
 8003bd6:	f000 ffd7 	bl	8004b88 <Debug_printf>
                memcpy(current_sector_buffer + offset, current_sector_buffer + offset + PAGE_SIZE, PAGE_SIZE);
 8003bda:	4621      	mov	r1, r4
 8003bdc:	2280      	movs	r2, #128	@ 0x80
 8003bde:	4648      	mov	r0, r9
 8003be0:	f008 fd28 	bl	800c634 <memcpy>
                UpdatePageAddress(current_sector_buffer + offset, current_sector_start + offset);
 8003be4:	f1a5 0180 	sub.w	r1, r5, #128	@ 0x80
 8003be8:	4431      	add	r1, r6
 8003bea:	4648      	mov	r0, r9
 8003bec:	f7ff ff30 	bl	8003a50 <UpdatePageAddress>
        for (uint32_t offset = 0; offset < SECTOR_SIZE - PAGE_SIZE; offset += PAGE_SIZE) {
 8003bf0:	f5b6 6f78 	cmp.w	r6, #3968	@ 0xf80
 8003bf4:	d1be      	bne.n	8003b74 <W25_ShiftLeftFlashDataByPage+0xf8>
        if (next_sector_start < FLASH_END_ADDRESS && IsPageValid(next_page_buffer)) {
 8003bf6:	f5b8 4fa0 	cmp.w	r8, #20480	@ 0x5000
 8003bfa:	d04c      	beq.n	8003c96 <W25_ShiftLeftFlashDataByPage+0x21a>
 8003bfc:	a80e      	add	r0, sp, #56	@ 0x38
 8003bfe:	f7ff ff0b 	bl	8003a18 <IsPageValid>
 8003c02:	2800      	cmp	r0, #0
 8003c04:	d047      	beq.n	8003c96 <W25_ShiftLeftFlashDataByPage+0x21a>
            memcpy(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), next_page_buffer, PAGE_SIZE);
 8003c06:	f50d 5081 	add.w	r0, sp, #4128	@ 0x1020
 8003c0a:	a90e      	add	r1, sp, #56	@ 0x38
 8003c0c:	2280      	movs	r2, #128	@ 0x80
 8003c0e:	3018      	adds	r0, #24
 8003c10:	f008 fd10 	bl	800c634 <memcpy>
            UpdatePageAddress(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), current_sector_start + (SECTOR_SIZE - PAGE_SIZE));
 8003c14:	f50d 5081 	add.w	r0, sp, #4128	@ 0x1020
 8003c18:	f44f 517e 	mov.w	r1, #16256	@ 0x3f80
 8003c1c:	3018      	adds	r0, #24
 8003c1e:	f7ff ff17 	bl	8003a50 <UpdatePageAddress>
        W25_Reset();
 8003c22:	f7ff fda6 	bl	8003772 <W25_Reset>
        if (W25_SectorErase(current_sector_start) != HAL_OK) {
 8003c26:	4628      	mov	r0, r5
 8003c28:	f7ff fe4e 	bl	80038c8 <W25_SectorErase>
 8003c2c:	4604      	mov	r4, r0
 8003c2e:	2800      	cmp	r0, #0
 8003c30:	d039      	beq.n	8003ca6 <W25_ShiftLeftFlashDataByPage+0x22a>
        	Debug_printf("Erase ALL CURRENT SECTOR: ERROR\n");
 8003c32:	4837      	ldr	r0, [pc, #220]	@ (8003d10 <W25_ShiftLeftFlashDataByPage+0x294>)
 8003c34:	e738      	b.n	8003aa8 <W25_ShiftLeftFlashDataByPage+0x2c>
            	Debug_printf("\n-------INVALID PAGE at %08lx-------\n", offset+PAGE_SIZE);
 8003c36:	4658      	mov	r0, fp
 8003c38:	f000 ffa6 	bl	8004b88 <Debug_printf>
            	char spi_flash_data_intro[] = "Invalid Page Data: \n";
 8003c3c:	4b35      	ldr	r3, [pc, #212]	@ (8003d14 <W25_ShiftLeftFlashDataByPage+0x298>)
 8003c3e:	aa01      	add	r2, sp, #4
 8003c40:	f103 0e10 	add.w	lr, r3, #16
 8003c44:	6818      	ldr	r0, [r3, #0]
 8003c46:	6859      	ldr	r1, [r3, #4]
 8003c48:	4694      	mov	ip, r2
 8003c4a:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8003c4e:	3308      	adds	r3, #8
 8003c50:	4573      	cmp	r3, lr
 8003c52:	4662      	mov	r2, ip
 8003c54:	d1f6      	bne.n	8003c44 <W25_ShiftLeftFlashDataByPage+0x1c8>
 8003c56:	6818      	ldr	r0, [r3, #0]
 8003c58:	791b      	ldrb	r3, [r3, #4]
 8003c5a:	f8cc 0000 	str.w	r0, [ip]
 8003c5e:	f88c 3004 	strb.w	r3, [ip, #4]
				HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 8003c62:	a801      	add	r0, sp, #4
 8003c64:	f7fc fb14 	bl	8000290 <strlen>
 8003c68:	a901      	add	r1, sp, #4
 8003c6a:	b282      	uxth	r2, r0
 8003c6c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c70:	4638      	mov	r0, r7
 8003c72:	f003 fee1 	bl	8007a38 <HAL_UART_Transmit>
				HAL_UART_Transmit(&huart1, current_sector_buffer + offset +PAGE_SIZE, 128, 1000);
 8003c76:	4621      	mov	r1, r4
 8003c78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c7c:	2280      	movs	r2, #128	@ 0x80
 8003c7e:	4638      	mov	r0, r7
 8003c80:	f003 feda 	bl	8007a38 <HAL_UART_Transmit>
				Debug_printf("\n\n");
 8003c84:	4650      	mov	r0, sl
 8003c86:	f000 ff7f 	bl	8004b88 <Debug_printf>
                memset(current_sector_buffer + offset, 0xFF, PAGE_SIZE); // Invalidate the page
 8003c8a:	2280      	movs	r2, #128	@ 0x80
 8003c8c:	21ff      	movs	r1, #255	@ 0xff
 8003c8e:	4648      	mov	r0, r9
 8003c90:	f007 fe7c 	bl	800b98c <memset>
 8003c94:	e7ac      	b.n	8003bf0 <W25_ShiftLeftFlashDataByPage+0x174>
        	memset(current_sector_buffer + (SECTOR_SIZE - PAGE_SIZE), 0xFF, PAGE_SIZE); // Invalidate the last page
 8003c96:	f50d 5081 	add.w	r0, sp, #4128	@ 0x1020
 8003c9a:	2280      	movs	r2, #128	@ 0x80
 8003c9c:	21ff      	movs	r1, #255	@ 0xff
 8003c9e:	3018      	adds	r0, #24
 8003ca0:	f007 fe74 	bl	800b98c <memset>
 8003ca4:	e7bd      	b.n	8003c22 <W25_ShiftLeftFlashDataByPage+0x1a6>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 8003ca6:	4606      	mov	r6, r0
        	W25_Reset();
 8003ca8:	f7ff fd63 	bl	8003772 <W25_Reset>
        	uint8_t *page_data = current_sector_buffer + offset;
 8003cac:	ab2e      	add	r3, sp, #184	@ 0xb8
 8003cae:	199f      	adds	r7, r3, r6
        	if (IsPageValid(page_data)) {
 8003cb0:	4638      	mov	r0, r7
 8003cb2:	f7ff feb1 	bl	8003a18 <IsPageValid>
 8003cb6:	b150      	cbz	r0, 8003cce <W25_ShiftLeftFlashDataByPage+0x252>
        		if (W25_PageProgram(current_sector_start + offset, current_sector_buffer + offset, PAGE_SIZE) != HAL_OK) {
 8003cb8:	2280      	movs	r2, #128	@ 0x80
 8003cba:	4639      	mov	r1, r7
 8003cbc:	1970      	adds	r0, r6, r5
 8003cbe:	f7ff fe2f 	bl	8003920 <W25_PageProgram>
 8003cc2:	b120      	cbz	r0, 8003cce <W25_ShiftLeftFlashDataByPage+0x252>
					Debug_printf("PAGE PROGRAM: ERROR at page offset %08lx\n", offset);
 8003cc4:	4814      	ldr	r0, [pc, #80]	@ (8003d18 <W25_ShiftLeftFlashDataByPage+0x29c>)
 8003cc6:	4631      	mov	r1, r6
 8003cc8:	f000 ff5e 	bl	8004b88 <Debug_printf>
					return HAL_ERROR; // Exit if write fails
 8003ccc:	e6ee      	b.n	8003aac <W25_ShiftLeftFlashDataByPage+0x30>
        for (uint32_t offset = 0; offset < SECTOR_SIZE; offset += PAGE_SIZE) {
 8003cce:	3680      	adds	r6, #128	@ 0x80
 8003cd0:	f5b6 5f80 	cmp.w	r6, #4096	@ 0x1000
 8003cd4:	d1e8      	bne.n	8003ca8 <W25_ShiftLeftFlashDataByPage+0x22c>
    while (current_sector_start < FLASH_END_ADDRESS) {
 8003cd6:	f5b8 4fa0 	cmp.w	r8, #20480	@ 0x5000
        uint32_t next_sector_start = current_sector_start + SECTOR_SIZE;
 8003cda:	f44f 4580 	mov.w	r5, #16384	@ 0x4000
    while (current_sector_start < FLASH_END_ADDRESS) {
 8003cde:	f47f aed7 	bne.w	8003a90 <W25_ShiftLeftFlashDataByPage+0x14>
    Debug_printf("\n\n ----------------------END OF SHIFT LEFT -----------------------------\n\n");
 8003ce2:	480e      	ldr	r0, [pc, #56]	@ (8003d1c <W25_ShiftLeftFlashDataByPage+0x2a0>)
 8003ce4:	f000 ff50 	bl	8004b88 <Debug_printf>
    return HAL_OK;
 8003ce8:	e6e1      	b.n	8003aae <W25_ShiftLeftFlashDataByPage+0x32>
 8003cea:	bf00      	nop
 8003cec:	08010f65 	.word	0x08010f65
 8003cf0:	08010fb5 	.word	0x08010fb5
 8003cf4:	080110e3 	.word	0x080110e3
 8003cf8:	200011d0 	.word	0x200011d0
 8003cfc:	08010a19 	.word	0x08010a19
 8003d00:	08010fd4 	.word	0x08010fd4
 8003d04:	08011116 	.word	0x08011116
 8003d08:	08011003 	.word	0x08011003
 8003d0c:	08011149 	.word	0x08011149
 8003d10:	0801104d 	.word	0x0801104d
 8003d14:	0801115c 	.word	0x0801115c
 8003d18:	0801106e 	.word	0x0801106e
 8003d1c:	08011098 	.word	0x08011098
 8003d20:	08011027 	.word	0x08011027

08003d24 <calculate_epoch_time_utc>:
		osDelay(1000);
		memset(flashBufferTaxReceived, 0x00,128);
	}
}

uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 8003d24:	b500      	push	{lr}
    struct tm timeinfo;
    // Set up time structure
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 8003d26:	6883      	ldr	r3, [r0, #8]
uint32_t calculate_epoch_time_utc(DATE *date, TIME *time) {
 8003d28:	b08b      	sub	sp, #44	@ 0x2c
    timeinfo.tm_year = date->Yr - 1900; // - 1900 + 2000
 8003d2a:	f2a3 736c 	subw	r3, r3, #1900	@ 0x76c
 8003d2e:	9306      	str	r3, [sp, #24]
    timeinfo.tm_mon = date->Mon - 1;
 8003d30:	6843      	ldr	r3, [r0, #4]
 8003d32:	3b01      	subs	r3, #1
 8003d34:	9305      	str	r3, [sp, #20]
    timeinfo.tm_mday = date->Day;
 8003d36:	6803      	ldr	r3, [r0, #0]
 8003d38:	9304      	str	r3, [sp, #16]
    timeinfo.tm_hour = time->hour;
 8003d3a:	680b      	ldr	r3, [r1, #0]
 8003d3c:	9303      	str	r3, [sp, #12]
    timeinfo.tm_min = time->min;
 8003d3e:	684b      	ldr	r3, [r1, #4]
 8003d40:	9302      	str	r3, [sp, #8]
    timeinfo.tm_sec = time->sec;
 8003d42:	688b      	ldr	r3, [r1, #8]
 8003d44:	9301      	str	r3, [sp, #4]
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary

    // Get the local epoch time and then adjust for timezone offset
    time_t local_epoch = mktime(&timeinfo);
 8003d46:	a801      	add	r0, sp, #4
    timeinfo.tm_isdst = -1; // Let mktime determine DST if necessary
 8003d48:	f04f 33ff 	mov.w	r3, #4294967295
 8003d4c:	9309      	str	r3, [sp, #36]	@ 0x24
    time_t local_epoch = mktime(&timeinfo);
 8003d4e:	f007 ff57 	bl	800bc00 <mktime>
    return (uint32_t)(local_epoch + 25200); // Subtract timezone offset
}
 8003d52:	f500 40c4 	add.w	r0, r0, #25088	@ 0x6200
 8003d56:	3070      	adds	r0, #112	@ 0x70
 8003d58:	b00b      	add	sp, #44	@ 0x2c
 8003d5a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08003d60 <format_rmc_data>:

void format_rmc_data(RMCSTRUCT *rmc_data, char *output_buffer, size_t buffer_size) {
 8003d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003d64:	ed2d 8b04 	vpush	{d8-d9}
 8003d68:	4604      	mov	r4, r0
 8003d6a:	b09b      	sub	sp, #108	@ 0x6c
 8003d6c:	e9cd 1218 	strd	r1, r2, [sp, #96]	@ 0x60
	//uart_transmit_string(&huart1, (uint8_t*) "Format RMC data");
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8003d70:	4601      	mov	r1, r0
 8003d72:	3010      	adds	r0, #16
 8003d74:	f7ff ffd6 	bl	8003d24 <calculate_epoch_time_utc>

    // Format all fields in a single line with semicolon separation, including date
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8003d78:	69a3      	ldr	r3, [r4, #24]
 8003d7a:	9314      	str	r3, [sp, #80]	@ 0x50
 8003d7c:	e9d4 3504 	ldrd	r3, r5, [r4, #16]
    uint32_t epoch_time = calculate_epoch_time_utc(&rmc_data->date, &rmc_data->tim);
 8003d80:	4607      	mov	r7, r0
    snprintf(output_buffer, buffer_size, "%d;%d;%d;%d;%d;%d;%.6f;%c;%.6f;%c;%.1f;%.1f;%s;%lu", rmc_data->date.Yr, rmc_data->date.Mon, rmc_data->date.Day, rmc_data->tim.hour, rmc_data->tim.min, rmc_data->tim.sec, rmc_data->lcation.latitude, rmc_data->lcation.NS, rmc_data->lcation.longitude, rmc_data->lcation.EW, rmc_data->speed, rmc_data->course, rmc_data->isValid ? "Valid" : "Invalid", epoch_time);
 8003d82:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8003d84:	9315      	str	r3, [sp, #84]	@ 0x54
 8003d86:	f7fc fbef 	bl	8000568 <__aeabi_f2d>
 8003d8a:	e9cd 0116 	strd	r0, r1, [sp, #88]	@ 0x58
 8003d8e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8003d90:	f8d4 b008 	ldr.w	fp, [r4, #8]
 8003d94:	f894 6040 	ldrb.w	r6, [r4, #64]	@ 0x40
 8003d98:	f894 8050 	ldrb.w	r8, [r4, #80]	@ 0x50
 8003d9c:	f7fc fbe4 	bl	8000568 <__aeabi_f2d>
 8003da0:	e9d4 9a00 	ldrd	r9, sl, [r4]
 8003da4:	ed94 8b0e 	vldr	d8, [r4, #56]	@ 0x38
 8003da8:	ed94 9b12 	vldr	d9, [r4, #72]	@ 0x48
 8003dac:	ed9d 7b16 	vldr	d7, [sp, #88]	@ 0x58
 8003db0:	6b24      	ldr	r4, [r4, #48]	@ 0x30
 8003db2:	f8cd 8030 	str.w	r8, [sp, #48]	@ 0x30
 8003db6:	4602      	mov	r2, r0
 8003db8:	460b      	mov	r3, r1
 8003dba:	4811      	ldr	r0, [pc, #68]	@ (8003e00 <format_rmc_data+0xa0>)
 8003dbc:	4911      	ldr	r1, [pc, #68]	@ (8003e04 <format_rmc_data+0xa4>)
 8003dbe:	9608      	str	r6, [sp, #32]
 8003dc0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8003dc4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8003dc6:	4a10      	ldr	r2, [pc, #64]	@ (8003e08 <format_rmc_data+0xa8>)
 8003dc8:	f8cd 9008 	str.w	r9, [sp, #8]
 8003dcc:	2c00      	cmp	r4, #0
 8003dce:	bf08      	it	eq
 8003dd0:	4601      	moveq	r1, r0
 8003dd2:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8003dd6:	e9cd 5300 	strd	r5, r3, [sp]
 8003dda:	e9cd 1712 	strd	r1, r7, [sp, #72]	@ 0x48
 8003dde:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003de0:	ed8d 9b0a 	vstr	d9, [sp, #40]	@ 0x28
 8003de4:	ed8d 8b06 	vstr	d8, [sp, #24]
 8003de8:	e9cd ab03 	strd	sl, fp, [sp, #12]
 8003dec:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	@ 0x60
 8003df0:	f007 fcd0 	bl	800b794 <sniprintf>
}
 8003df4:	b01b      	add	sp, #108	@ 0x6c
 8003df6:	ecbd 8b04 	vpop	{d8-d9}
 8003dfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003dfe:	bf00      	nop
 8003e00:	080111aa 	.word	0x080111aa
 8003e04:	080111a4 	.word	0x080111a4
 8003e08:	080111b2 	.word	0x080111b2

08003e0c <saveRMC>:


void saveRMC(){
 8003e0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	Debug_printf("\n\n Inside SAVING RMC TO FLASH \n\n");
	int k = 0;
	int j = 0;
	W25_Reset();
	if (is_erased_rmc == 0){
 8003e10:	4c8a      	ldr	r4, [pc, #552]	@ (800403c <saveRMC+0x230>)
	Debug_printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 8003e12:	488b      	ldr	r0, [pc, #556]	@ (8004040 <saveRMC+0x234>)
void saveRMC(){
 8003e14:	b085      	sub	sp, #20
	Debug_printf("\n\n Inside SAVING RMC TO FLASH \n\n");
 8003e16:	f000 feb7 	bl	8004b88 <Debug_printf>
	W25_Reset();
 8003e1a:	f7ff fcaa 	bl	8003772 <W25_Reset>
	if (is_erased_rmc == 0){
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	b92b      	cbnz	r3, 8003e2e <saveRMC+0x22>
		W25_SectorErase(address_rmc);
 8003e22:	4b88      	ldr	r3, [pc, #544]	@ (8004044 <saveRMC+0x238>)
 8003e24:	6818      	ldr	r0, [r3, #0]
 8003e26:	f7ff fd4f 	bl	80038c8 <W25_SectorErase>
		is_erased_rmc = 1;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	6023      	str	r3, [r4, #0]
	}
	
	for(size_t i = 0; i < 128; i++){
 8003e2e:	4a86      	ldr	r2, [pc, #536]	@ (8004048 <saveRMC+0x23c>)
 8003e30:	2300      	movs	r3, #0
 8003e32:	4616      	mov	r6, r2
		if(rmcBufferDemo[i] != 0x00 && rmcBufferDemo[i+1] == 0x00){
 8003e34:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003e38:	461d      	mov	r5, r3
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	b109      	cbz	r1, 8003e42 <saveRMC+0x36>
 8003e3e:	7811      	ldrb	r1, [r2, #0]
 8003e40:	b111      	cbz	r1, 8003e48 <saveRMC+0x3c>
	for(size_t i = 0; i < 128; i++){
 8003e42:	2b80      	cmp	r3, #128	@ 0x80
 8003e44:	d1f6      	bne.n	8003e34 <saveRMC+0x28>
	int k = 0;
 8003e46:	2500      	movs	r5, #0
			k = i;
			break;
		}
	}
	char addr_out[10];
	sprintf(addr_out, "%08lx", address_rmc);
 8003e48:	4c7e      	ldr	r4, [pc, #504]	@ (8004044 <saveRMC+0x238>)
 8003e4a:	4980      	ldr	r1, [pc, #512]	@ (800404c <saveRMC+0x240>)
 8003e4c:	6822      	ldr	r2, [r4, #0]
 8003e4e:	a801      	add	r0, sp, #4
 8003e50:	f007 fcd4 	bl	800b7fc <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*) addr_out, 8, 1000);
 8003e54:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e58:	2208      	movs	r2, #8
 8003e5a:	a901      	add	r1, sp, #4
 8003e5c:	487c      	ldr	r0, [pc, #496]	@ (8004050 <saveRMC+0x244>)
 8003e5e:	f003 fdeb 	bl	8007a38 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, (uint8_t*)"\r\n", 1, 1000);
 8003e62:	497c      	ldr	r1, [pc, #496]	@ (8004054 <saveRMC+0x248>)
 8003e64:	487a      	ldr	r0, [pc, #488]	@ (8004050 <saveRMC+0x244>)
 8003e66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	f003 fde4 	bl	8007a38 <HAL_UART_Transmit>
	
	k++;
	rmcBufferDemo[k] = ';';
 8003e70:	1973      	adds	r3, r6, r5
 8003e72:	223b      	movs	r2, #59	@ 0x3b
 8003e74:	705a      	strb	r2, [r3, #1]
	for(size_t idx = 6; idx > 0 ; idx--){
		k++;
		rmcBufferDemo[k] = addr_out[8 - idx];
 8003e76:	1cab      	adds	r3, r5, #2
 8003e78:	f8dd 1006 	ldr.w	r1, [sp, #6]
 8003e7c:	50f1      	str	r1, [r6, r3]
 8003e7e:	18f2      	adds	r2, r6, r3
 8003e80:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8003e84:	8093      	strh	r3, [r2, #4]
	}
	
	for (j=0;j<110-k-1;j++)
	{
		rmcBufferDemo[j+k+1]=0x00;
 8003e86:	f105 0008 	add.w	r0, r5, #8
 8003e8a:	f1c5 0266 	rsb	r2, r5, #102	@ 0x66
 8003e8e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8003e92:	2100      	movs	r1, #0
 8003e94:	4430      	add	r0, r6
 8003e96:	f007 fd79 	bl	800b98c <memset>
	}

	if(address_rmc % 0x1000 == 0x0000){
 8003e9a:	6823      	ldr	r3, [r4, #0]
 8003e9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ea0:	b92b      	cbnz	r3, 8003eae <saveRMC+0xa2>
		Debug_printf("\n\nErasing SECTOR IN ADVANCE\n");
 8003ea2:	486d      	ldr	r0, [pc, #436]	@ (8004058 <saveRMC+0x24c>)
 8003ea4:	f000 fe70 	bl	8004b88 <Debug_printf>
		W25_SectorErase(address_rmc);
 8003ea8:	6820      	ldr	r0, [r4, #0]
 8003eaa:	f7ff fd0d 	bl	80038c8 <W25_SectorErase>
	}

	W25_Reset();
 8003eae:	f7ff fc60 	bl	8003772 <W25_Reset>
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
 8003eb2:	2280      	movs	r2, #128	@ 0x80
 8003eb4:	4964      	ldr	r1, [pc, #400]	@ (8004048 <saveRMC+0x23c>)
 8003eb6:	6820      	ldr	r0, [r4, #0]
	uart_transmit_string(&huart1, (uint8_t*) "Buffer before saving to FLASH: ");
	uart_transmit_string(&huart1, rmcBufferDemo);
	current_addr = address_rmc;
 8003eb8:	4e68      	ldr	r6, [pc, #416]	@ (800405c <saveRMC+0x250>)
	W25_PageProgram(address_rmc, rmcBufferDemo, 128);
 8003eba:	f7ff fd31 	bl	8003920 <W25_PageProgram>
	uart_transmit_string(&huart1, (uint8_t*) "Buffer before saving to FLASH: ");
 8003ebe:	4968      	ldr	r1, [pc, #416]	@ (8004060 <saveRMC+0x254>)
 8003ec0:	4863      	ldr	r0, [pc, #396]	@ (8004050 <saveRMC+0x244>)
 8003ec2:	f000 fe51 	bl	8004b68 <uart_transmit_string>
	uart_transmit_string(&huart1, rmcBufferDemo);
 8003ec6:	4960      	ldr	r1, [pc, #384]	@ (8004048 <saveRMC+0x23c>)
 8003ec8:	4861      	ldr	r0, [pc, #388]	@ (8004050 <saveRMC+0x244>)
 8003eca:	f000 fe4d 	bl	8004b68 <uart_transmit_string>
	current_addr = address_rmc;
 8003ece:	6821      	ldr	r1, [r4, #0]
 8003ed0:	4b64      	ldr	r3, [pc, #400]	@ (8004064 <saveRMC+0x258>)
 8003ed2:	6031      	str	r1, [r6, #0]
	if(address_rmc == FLASH_END_ADDRESS-128){
 8003ed4:	f5b1 4f9f 	cmp.w	r1, #20352	@ 0x4f80
 8003ed8:	f040 80ad 	bne.w	8004036 <saveRMC+0x22a>
		is_flash_overflow = 1;
 8003edc:	2201      	movs	r2, #1
		Debug_printf(" ADDRESS RMC before SHIFT LEFT BY ONE PAGE: %08lx", address_rmc);
 8003ede:	4862      	ldr	r0, [pc, #392]	@ (8004068 <saveRMC+0x25c>)
		is_flash_overflow = 1;
 8003ee0:	601a      	str	r2, [r3, #0]
		Debug_printf(" ADDRESS RMC before SHIFT LEFT BY ONE PAGE: %08lx", address_rmc);
 8003ee2:	f000 fe51 	bl	8004b88 <Debug_printf>
		W25_Reset();
 8003ee6:	f7ff fc44 	bl	8003772 <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 8003eea:	4960      	ldr	r1, [pc, #384]	@ (800406c <saveRMC+0x260>)
 8003eec:	6820      	ldr	r0, [r4, #0]
 8003eee:	4f60      	ldr	r7, [pc, #384]	@ (8004070 <saveRMC+0x264>)
 8003ef0:	2280      	movs	r2, #128	@ 0x80
 8003ef2:	f7ff fd5f 	bl	80039b4 <W25_ReadData>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8003ef6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003efa:	495c      	ldr	r1, [pc, #368]	@ (800406c <saveRMC+0x260>)
 8003efc:	4854      	ldr	r0, [pc, #336]	@ (8004050 <saveRMC+0x244>)
 8003efe:	2280      	movs	r2, #128	@ 0x80
 8003f00:	f003 fd9a 	bl	8007a38 <HAL_UART_Transmit>

		W25_ShiftLeftFlashDataByPage();
 8003f04:	f7ff fdba 	bl	8003a7c <W25_ShiftLeftFlashDataByPage>
		address_rmc -= 128;
 8003f08:	6823      	ldr	r3, [r4, #0]
 8003f0a:	3b80      	subs	r3, #128	@ 0x80
 8003f0c:	6023      	str	r3, [r4, #0]
		if(is_using_flash == 0){
 8003f0e:	4b59      	ldr	r3, [pc, #356]	@ (8004074 <saveRMC+0x268>)
 8003f10:	f8d3 8000 	ldr.w	r8, [r3]
 8003f14:	f1b8 0f00 	cmp.w	r8, #0
 8003f18:	f040 8088 	bne.w	800402c <saveRMC+0x220>
			if(start_addr_disconnect > FLASH_START_ADDRESS)
 8003f1c:	683b      	ldr	r3, [r7, #0]
				start_addr_disconnect -= 128;
			Debug_printf("\n-----------------BEFORE update the result address data --------------\n");
			printQueue_GSM(&result_addr_queue);
 8003f1e:	4d56      	ldr	r5, [pc, #344]	@ (8004078 <saveRMC+0x26c>)
			Debug_printf("\n-----------------BEFORE update the result address data --------------\n");
 8003f20:	4856      	ldr	r0, [pc, #344]	@ (800407c <saveRMC+0x270>)
			if(start_addr_disconnect > FLASH_START_ADDRESS)
 8003f22:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
				start_addr_disconnect -= 128;
 8003f26:	bf82      	ittt	hi
 8003f28:	683b      	ldrhi	r3, [r7, #0]
 8003f2a:	3b80      	subhi	r3, #128	@ 0x80
 8003f2c:	603b      	strhi	r3, [r7, #0]
			Debug_printf("\n-----------------BEFORE update the result address data --------------\n");
 8003f2e:	f000 fe2b 	bl	8004b88 <Debug_printf>
			printQueue_GSM(&result_addr_queue);
 8003f32:	4628      	mov	r0, r5
 8003f34:	f7fe ffe8 	bl	8002f08 <printQueue_GSM>
			Debug_printf("\n---------------Update the result address data--------------\n");
 8003f38:	4851      	ldr	r0, [pc, #324]	@ (8004080 <saveRMC+0x274>)
 8003f3a:	f000 fe25 	bl	8004b88 <Debug_printf>
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003f3e:	f8d5 0208 	ldr.w	r0, [r5, #520]	@ 0x208
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8003f42:	f8d5 c200 	ldr.w	ip, [r5, #512]	@ 0x200
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003f46:	2200      	movs	r2, #0
 8003f48:	4290      	cmp	r0, r2
 8003f4a:	dc47      	bgt.n	8003fdc <saveRMC+0x1d0>
					result_addr_queue.data[idx] -= 128;
			}
			for (int i = 0; i < result_addr_queue.size; i++) {
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
				if(result_addr_queue.data[idx] < 0x3000)
					deleteMiddle_GSM(&result_addr_queue, idx);
 8003f4c:	f8df 9128 	ldr.w	r9, [pc, #296]	@ 8004078 <saveRMC+0x26c>
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003f50:	f8d5 3208 	ldr.w	r3, [r5, #520]	@ 0x208
 8003f54:	4543      	cmp	r3, r8
 8003f56:	dc54      	bgt.n	8004002 <saveRMC+0x1f6>
			}
			printQueue_GSM(&result_addr_queue);
 8003f58:	4847      	ldr	r0, [pc, #284]	@ (8004078 <saveRMC+0x26c>)
 8003f5a:	f7fe ffd5 	bl	8002f08 <printQueue_GSM>
			if(end_addr_disconnect > start_addr_disconnect)
 8003f5e:	4b49      	ldr	r3, [pc, #292]	@ (8004084 <saveRMC+0x278>)
 8003f60:	6819      	ldr	r1, [r3, #0]
 8003f62:	683a      	ldr	r2, [r7, #0]
 8003f64:	4291      	cmp	r1, r2
 8003f66:	d902      	bls.n	8003f6e <saveRMC+0x162>
				end_addr_disconnect -= 128;
 8003f68:	681a      	ldr	r2, [r3, #0]
 8003f6a:	3a80      	subs	r2, #128	@ 0x80
 8003f6c:	601a      	str	r2, [r3, #0]
		}
		else{
			count_shiftleft++;
		}
		Debug_printf("\n\n------------------ CURRENT START ADDRESS DISCONNECT: %08lx---------------\n\n", start_addr_disconnect);
 8003f6e:	6839      	ldr	r1, [r7, #0]
 8003f70:	4845      	ldr	r0, [pc, #276]	@ (8004088 <saveRMC+0x27c>)
 8003f72:	f000 fe09 	bl	8004b88 <Debug_printf>
		Debug_printf("\n--------------SHIFT LEFT COUNT: %d-------------\n", count_shiftleft);
 8003f76:	4b45      	ldr	r3, [pc, #276]	@ (800408c <saveRMC+0x280>)
 8003f78:	4845      	ldr	r0, [pc, #276]	@ (8004090 <saveRMC+0x284>)
 8003f7a:	7819      	ldrb	r1, [r3, #0]
 8003f7c:	f000 fe04 	bl	8004b88 <Debug_printf>
		current_addr -= 128;
 8003f80:	6833      	ldr	r3, [r6, #0]
	    Debug_printf("\n");
 8003f82:	4844      	ldr	r0, [pc, #272]	@ (8004094 <saveRMC+0x288>)
		current_addr -= 128;
 8003f84:	3b80      	subs	r3, #128	@ 0x80
 8003f86:	6033      	str	r3, [r6, #0]
	    Debug_printf("\n");
 8003f88:	f000 fdfe 	bl	8004b88 <Debug_printf>
		Debug_printf(" ADDRESS RMC after SHIFT LEFT BY ONE PAGE: %08lx", address_rmc);
 8003f8c:	6821      	ldr	r1, [r4, #0]
 8003f8e:	4842      	ldr	r0, [pc, #264]	@ (8004098 <saveRMC+0x28c>)
 8003f90:	f000 fdfa 	bl	8004b88 <Debug_printf>
		W25_Reset();
 8003f94:	f7ff fbed 	bl	8003772 <W25_Reset>
		W25_ReadData(address_rmc, flashBufferRMCReceived, 128);
 8003f98:	4934      	ldr	r1, [pc, #208]	@ (800406c <saveRMC+0x260>)
 8003f9a:	6820      	ldr	r0, [r4, #0]
 8003f9c:	2280      	movs	r2, #128	@ 0x80
 8003f9e:	f7ff fd09 	bl	80039b4 <W25_ReadData>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8003fa2:	4932      	ldr	r1, [pc, #200]	@ (800406c <saveRMC+0x260>)
 8003fa4:	482a      	ldr	r0, [pc, #168]	@ (8004050 <saveRMC+0x244>)
 8003fa6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003faa:	2280      	movs	r2, #128	@ 0x80
 8003fac:	f003 fd44 	bl	8007a38 <HAL_UART_Transmit>
	}
	else {
		is_flash_overflow = 0;
	}
	if(address_rmc < FLASH_END_ADDRESS-128)
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	f5b3 4f9f 	cmp.w	r3, #20352	@ 0x4f80
		address_rmc += 128;
 8003fb6:	bf38      	it	cc
 8003fb8:	3380      	addcc	r3, #128	@ 0x80
	osDelay(1000);
 8003fba:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
		address_rmc += 128;
 8003fbe:	bf38      	it	cc
 8003fc0:	6023      	strcc	r3, [r4, #0]
	osDelay(1000);
 8003fc2:	f003 ff29 	bl	8007e18 <osDelay>
	Debug_printf("\n");
 8003fc6:	4833      	ldr	r0, [pc, #204]	@ (8004094 <saveRMC+0x288>)
 8003fc8:	f000 fdde 	bl	8004b88 <Debug_printf>
	memset(flashBufferRMCReceived, 0x00,128);
 8003fcc:	4827      	ldr	r0, [pc, #156]	@ (800406c <saveRMC+0x260>)
 8003fce:	2280      	movs	r2, #128	@ 0x80
 8003fd0:	2100      	movs	r1, #0
}
 8003fd2:	b005      	add	sp, #20
 8003fd4:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
	memset(flashBufferRMCReceived, 0x00,128);
 8003fd8:	f007 bcd8 	b.w	800b98c <memset>
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8003fdc:	eb02 030c 	add.w	r3, r2, ip
 8003fe0:	4259      	negs	r1, r3
 8003fe2:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8003fe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fea:	bf58      	it	pl
 8003fec:	424b      	negpl	r3, r1
			for (int i = 0; i < result_addr_queue.size; i++) {
 8003fee:	3201      	adds	r2, #1
				if(result_addr_queue.data[idx] >= 0x3000)
 8003ff0:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 8003ff4:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
					result_addr_queue.data[idx] -= 128;
 8003ff8:	bf24      	itt	cs
 8003ffa:	3980      	subcs	r1, #128	@ 0x80
 8003ffc:	f845 1023 	strcs.w	r1, [r5, r3, lsl #2]
			for (int i = 0; i < result_addr_queue.size; i++) {
 8004000:	e7a2      	b.n	8003f48 <saveRMC+0x13c>
				int idx = (result_addr_queue.front + i) % MAX_SIZE;
 8004002:	f8d5 1200 	ldr.w	r1, [r5, #512]	@ 0x200
 8004006:	4441      	add	r1, r8
 8004008:	424b      	negs	r3, r1
 800400a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800400e:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8004012:	bf58      	it	pl
 8004014:	4259      	negpl	r1, r3
				if(result_addr_queue.data[idx] < 0x3000)
 8004016:	f855 3021 	ldr.w	r3, [r5, r1, lsl #2]
 800401a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800401e:	d202      	bcs.n	8004026 <saveRMC+0x21a>
					deleteMiddle_GSM(&result_addr_queue, idx);
 8004020:	4648      	mov	r0, r9
 8004022:	f7fe ffcb 	bl	8002fbc <deleteMiddle_GSM>
			for (int i = 0; i < result_addr_queue.size; i++) {
 8004026:	f108 0801 	add.w	r8, r8, #1
 800402a:	e791      	b.n	8003f50 <saveRMC+0x144>
			count_shiftleft++;
 800402c:	4a17      	ldr	r2, [pc, #92]	@ (800408c <saveRMC+0x280>)
 800402e:	7813      	ldrb	r3, [r2, #0]
 8004030:	3301      	adds	r3, #1
 8004032:	7013      	strb	r3, [r2, #0]
 8004034:	e79b      	b.n	8003f6e <saveRMC+0x162>
		is_flash_overflow = 0;
 8004036:	2200      	movs	r2, #0
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	e7b9      	b.n	8003fb0 <saveRMC+0x1a4>
 800403c:	200016d0 	.word	0x200016d0
 8004040:	080111e5 	.word	0x080111e5
 8004044:	20000008 	.word	0x20000008
 8004048:	200015d0 	.word	0x200015d0
 800404c:	0801126f 	.word	0x0801126f
 8004050:	200011d0 	.word	0x200011d0
 8004054:	0800fe0d 	.word	0x0800fe0d
 8004058:	08011206 	.word	0x08011206
 800405c:	20000004 	.word	0x20000004
 8004060:	08011223 	.word	0x08011223
 8004064:	20000dc4 	.word	0x20000dc4
 8004068:	08011243 	.word	0x08011243
 800406c:	20001650 	.word	0x20001650
 8004070:	20000dc0 	.word	0x20000dc0
 8004074:	20000dd4 	.word	0x20000dd4
 8004078:	20000ddc 	.word	0x20000ddc
 800407c:	08011275 	.word	0x08011275
 8004080:	080112bd 	.word	0x080112bd
 8004084:	20000db8 	.word	0x20000db8
 8004088:	080112fb 	.word	0x080112fb
 800408c:	20000dcc 	.word	0x20000dcc
 8004090:	08011349 	.word	0x08011349
 8004094:	08010a1a 	.word	0x08010a1a
 8004098:	0801137b 	.word	0x0801137b

0800409c <sendRMCDataWithAddrToGSM>:


void sendRMCDataWithAddrToGSM(GSM_MAIL_STRUCT *mail_data){
	if(mail_data->rmc.date.Yr >= 24){
 800409c:	6983      	ldr	r3, [r0, #24]
 800409e:	2b17      	cmp	r3, #23
void sendRMCDataWithAddrToGSM(GSM_MAIL_STRUCT *mail_data){
 80040a0:	b510      	push	{r4, lr}
 80040a2:	4604      	mov	r4, r0
	if(mail_data->rmc.date.Yr >= 24){
 80040a4:	dd10      	ble.n	80040c8 <sendRMCDataWithAddrToGSM+0x2c>
		HAL_UART_Transmit(&huart1, (uint8_t*) "\n\n\nSENDING RMC with Addr TO GSM\n\n",  strlen("\n\n\nSENDING RMC with Addr TO GSM\n\n") , HAL_MAX_DELAY);
 80040a6:	4909      	ldr	r1, [pc, #36]	@ (80040cc <sendRMCDataWithAddrToGSM+0x30>)
 80040a8:	4809      	ldr	r0, [pc, #36]	@ (80040d0 <sendRMCDataWithAddrToGSM+0x34>)
 80040aa:	f04f 33ff 	mov.w	r3, #4294967295
 80040ae:	2221      	movs	r2, #33	@ 0x21
 80040b0:	f003 fcc2 	bl	8007a38 <HAL_UART_Transmit>
		osMessageQueuePut(RMC_MailQGSMId, mail_data, 0, 1000);
 80040b4:	4807      	ldr	r0, [pc, #28]	@ (80040d4 <sendRMCDataWithAddrToGSM+0x38>)
 80040b6:	4621      	mov	r1, r4
 80040b8:	6800      	ldr	r0, [r0, #0]
	}
}
 80040ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		osMessageQueuePut(RMC_MailQGSMId, mail_data, 0, 1000);
 80040be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80040c2:	2200      	movs	r2, #0
 80040c4:	f003 bf4e 	b.w	8007f64 <osMessageQueuePut>
}
 80040c8:	bd10      	pop	{r4, pc}
 80040ca:	bf00      	nop
 80040cc:	080113ac 	.word	0x080113ac
 80040d0:	200011d0 	.word	0x200011d0
 80040d4:	200016d4 	.word	0x200016d4

080040d8 <parseRMCString>:

void parseRMCString(uint8_t *str, RMCSTRUCT *rmc) {
 80040d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040dc:	b0d4      	sub	sp, #336	@ 0x150
 80040de:	460c      	mov	r4, r1
    // Cast the uint8_t* to char* for string operations
    char buffer[256];
    strncpy(buffer, (char*)str, sizeof(buffer));
 80040e0:	22ff      	movs	r2, #255	@ 0xff
 80040e2:	4601      	mov	r1, r0
 80040e4:	a814      	add	r0, sp, #80	@ 0x50
 80040e6:	f007 fc78 	bl	800b9da <strncpy>
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 80040ea:	2500      	movs	r5, #0

    // Remove the last parameter by locating the last ';'
    char *lastSemicolon = strrchr(buffer, ';');
 80040ec:	213b      	movs	r1, #59	@ 0x3b
 80040ee:	a814      	add	r0, sp, #80	@ 0x50
    buffer[sizeof(buffer) - 1] = '\0'; // Ensure null termination
 80040f0:	f88d 514f 	strb.w	r5, [sp, #335]	@ 0x14f
    char *lastSemicolon = strrchr(buffer, ';');
 80040f4:	f007 fc84 	bl	800ba00 <strrchr>
    if (lastSemicolon) {
 80040f8:	b100      	cbz	r0, 80040fc <parseRMCString+0x24>
        *lastSemicolon = '\0'; // Terminate the string here to exclude the last parameter
 80040fa:	7005      	strb	r5, [r0, #0]

    // Parse the string (now excluding the last parameter)
    char validStr[10];
   // unsigned long long epoch;
    int epoch0, epoch1, epoch2;
    sscanf(buffer, "%d;%d;%d;%d;%d;%d;%lf;%c;%lf;%c;%f;%f;%9[^;];%04d%04d%02d",
 80040fc:	f104 032c 	add.w	r3, r4, #44	@ 0x2c
 8004100:	9309      	str	r3, [sp, #36]	@ 0x24
 8004102:	f104 0328 	add.w	r3, r4, #40	@ 0x28
 8004106:	9308      	str	r3, [sp, #32]
 8004108:	f104 0350 	add.w	r3, r4, #80	@ 0x50
 800410c:	9307      	str	r3, [sp, #28]
 800410e:	f104 0348 	add.w	r3, r4, #72	@ 0x48
 8004112:	9306      	str	r3, [sp, #24]
 8004114:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 8004118:	9305      	str	r3, [sp, #20]
 800411a:	f104 0338 	add.w	r3, r4, #56	@ 0x38
 800411e:	9304      	str	r3, [sp, #16]
 8004120:	f104 0308 	add.w	r3, r4, #8
 8004124:	9303      	str	r3, [sp, #12]
 8004126:	1d23      	adds	r3, r4, #4
 8004128:	e9cd 4301 	strd	r4, r3, [sp, #4]
 800412c:	f10d 0844 	add.w	r8, sp, #68	@ 0x44
 8004130:	f104 0310 	add.w	r3, r4, #16
 8004134:	ad10      	add	r5, sp, #64	@ 0x40
 8004136:	ae0f      	add	r6, sp, #60	@ 0x3c
 8004138:	af0e      	add	r7, sp, #56	@ 0x38
 800413a:	f104 0218 	add.w	r2, r4, #24
 800413e:	9300      	str	r3, [sp, #0]
 8004140:	4911      	ldr	r1, [pc, #68]	@ (8004188 <parseRMCString+0xb0>)
 8004142:	950d      	str	r5, [sp, #52]	@ 0x34
 8004144:	f104 0314 	add.w	r3, r4, #20
 8004148:	960c      	str	r6, [sp, #48]	@ 0x30
 800414a:	970b      	str	r7, [sp, #44]	@ 0x2c
 800414c:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004150:	a814      	add	r0, sp, #80	@ 0x50
 8004152:	f007 fb73 	bl	800b83c <siscanf>
		   &epoch1,
		   &epoch2// Epoch time
    );

    // Set validity as an integer (1 for "Valid", 0 for others)
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8004156:	490d      	ldr	r1, [pc, #52]	@ (800418c <parseRMCString+0xb4>)
 8004158:	4640      	mov	r0, r8
 800415a:	f7fc f839 	bl	80001d0 <strcmp>

    // Store the epoch value
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 800415e:	e9dd 320e 	ldrd	r3, r2, [sp, #56]	@ 0x38
 8004162:	17d1      	asrs	r1, r2, #31
 8004164:	0409      	lsls	r1, r1, #16
 8004166:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 800416a:	430b      	orrs	r3, r1
 800416c:	9910      	ldr	r1, [sp, #64]	@ 0x40
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 800416e:	fab0 f080 	clz	r0, r0
 8004172:	0940      	lsrs	r0, r0, #5
    rmc->date.epoch = ((uint64_t)epoch0 << 32) | ((uint64_t)epoch1 << 16) | (uint64_t)epoch2;
 8004174:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8004178:	ea43 73e1 	orr.w	r3, r3, r1, asr #31
 800417c:	e9c4 2308 	strd	r2, r3, [r4, #32]
    rmc->isValid = (strcmp(validStr, "Valid") == 0) ? 1 : 0;
 8004180:	6320      	str	r0, [r4, #48]	@ 0x30
}
 8004182:	b054      	add	sp, #336	@ 0x150
 8004184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004188:	080113ce 	.word	0x080113ce
 800418c:	080111a4 	.word	0x080111a4

08004190 <readFlash>:

RMCSTRUCT readFlash(uint32_t addr){
 8004190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004192:	460d      	mov	r5, r1
 8004194:	b0a9      	sub	sp, #164	@ 0xa4
 8004196:	4604      	mov	r4, r0
//	char addr_out[10];
	Debug_printf("Address received from FLASH: %08lx \n", addr);
 8004198:	4835      	ldr	r0, [pc, #212]	@ (8004270 <readFlash+0xe0>)
 800419a:	f000 fcf5 	bl	8004b88 <Debug_printf>
	W25_Reset();
 800419e:	f7ff fae8 	bl	8003772 <W25_Reset>
	W25_ReadData(addr, flashBufferRMCReceived, 128);
 80041a2:	2280      	movs	r2, #128	@ 0x80
 80041a4:	4933      	ldr	r1, [pc, #204]	@ (8004274 <readFlash+0xe4>)
 80041a6:	4628      	mov	r0, r5
 80041a8:	f7ff fc04 	bl	80039b4 <W25_ReadData>
	char spi_flash_data_intro[] = "Flash DATA at CONTROLLING LED received: ";
 80041ac:	4b32      	ldr	r3, [pc, #200]	@ (8004278 <readFlash+0xe8>)
 80041ae:	aa07      	add	r2, sp, #28
 80041b0:	f103 0728 	add.w	r7, r3, #40	@ 0x28
 80041b4:	4616      	mov	r6, r2
 80041b6:	6818      	ldr	r0, [r3, #0]
 80041b8:	6859      	ldr	r1, [r3, #4]
 80041ba:	4615      	mov	r5, r2
 80041bc:	c503      	stmia	r5!, {r0, r1}
 80041be:	3308      	adds	r3, #8
 80041c0:	42bb      	cmp	r3, r7
 80041c2:	462a      	mov	r2, r5
 80041c4:	d1f7      	bne.n	80041b6 <readFlash+0x26>
 80041c6:	781b      	ldrb	r3, [r3, #0]
 80041c8:	702b      	strb	r3, [r5, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 80041ca:	4630      	mov	r0, r6
 80041cc:	f7fc f860 	bl	8000290 <strlen>
 80041d0:	4631      	mov	r1, r6
 80041d2:	b282      	uxth	r2, r0
 80041d4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041d8:	4828      	ldr	r0, [pc, #160]	@ (800427c <readFlash+0xec>)
 80041da:	f003 fc2d 	bl	8007a38 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 80041de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80041e2:	2280      	movs	r2, #128	@ 0x80
 80041e4:	4923      	ldr	r1, [pc, #140]	@ (8004274 <readFlash+0xe4>)
 80041e6:	4825      	ldr	r0, [pc, #148]	@ (800427c <readFlash+0xec>)
 80041e8:	f003 fc26 	bl	8007a38 <HAL_UART_Transmit>

	RMCSTRUCT rmc;
	parseRMCString(flashBufferRMCReceived, &rmc);
 80041ec:	a912      	add	r1, sp, #72	@ 0x48
 80041ee:	4821      	ldr	r0, [pc, #132]	@ (8004274 <readFlash+0xe4>)
 80041f0:	f7ff ff72 	bl	80040d8 <parseRMCString>

	Debug_printf("Date: %02d-%02d-%02d\n", rmc.date.Yr, rmc.date.Mon, rmc.date.Day);
 80041f4:	e9dd 3216 	ldrd	r3, r2, [sp, #88]	@ 0x58
 80041f8:	9918      	ldr	r1, [sp, #96]	@ 0x60
 80041fa:	4821      	ldr	r0, [pc, #132]	@ (8004280 <readFlash+0xf0>)
 80041fc:	f000 fcc4 	bl	8004b88 <Debug_printf>

	Debug_printf("Time: %02d:%02d:%02d\n", rmc.tim.hour, rmc.tim.min, rmc.tim.sec);
 8004200:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 8004204:	9912      	ldr	r1, [sp, #72]	@ 0x48
 8004206:	481f      	ldr	r0, [pc, #124]	@ (8004284 <readFlash+0xf4>)
 8004208:	f000 fcbe 	bl	8004b88 <Debug_printf>

	Debug_printf("Location: %.6f %c, %.6f %c\n", rmc.lcation.latitude, rmc.lcation.NS,
 800420c:	f89d 3098 	ldrb.w	r3, [sp, #152]	@ 0x98
 8004210:	9304      	str	r3, [sp, #16]
 8004212:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	@ 0x90
 8004216:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800421a:	f89d 3088 	ldrb.w	r3, [sp, #136]	@ 0x88
 800421e:	9300      	str	r3, [sp, #0]
 8004220:	4819      	ldr	r0, [pc, #100]	@ (8004288 <readFlash+0xf8>)
 8004222:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	@ 0x80
 8004226:	f000 fcaf 	bl	8004b88 <Debug_printf>
		   rmc.lcation.longitude, rmc.lcation.EW);

	Debug_printf("Speed: %.2f\n", rmc.speed);
 800422a:	981c      	ldr	r0, [sp, #112]	@ 0x70
 800422c:	f7fc f99c 	bl	8000568 <__aeabi_f2d>
 8004230:	4602      	mov	r2, r0
 8004232:	460b      	mov	r3, r1
 8004234:	4815      	ldr	r0, [pc, #84]	@ (800428c <readFlash+0xfc>)
 8004236:	f000 fca7 	bl	8004b88 <Debug_printf>

	Debug_printf("Course: %.2f\n", rmc.course);
 800423a:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800423c:	f7fc f994 	bl	8000568 <__aeabi_f2d>
 8004240:	4602      	mov	r2, r0
 8004242:	460b      	mov	r3, r1
 8004244:	4812      	ldr	r0, [pc, #72]	@ (8004290 <readFlash+0x100>)
 8004246:	f000 fc9f 	bl	8004b88 <Debug_printf>

	Debug_printf("Validity: %s\n", rmc.isValid ? "Valid" : "Invalid");
 800424a:	4b12      	ldr	r3, [pc, #72]	@ (8004294 <readFlash+0x104>)
 800424c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800424e:	4a12      	ldr	r2, [pc, #72]	@ (8004298 <readFlash+0x108>)
 8004250:	4812      	ldr	r0, [pc, #72]	@ (800429c <readFlash+0x10c>)
 8004252:	2900      	cmp	r1, #0
 8004254:	bf0c      	ite	eq
 8004256:	4611      	moveq	r1, r2
 8004258:	4619      	movne	r1, r3
 800425a:	f000 fc95 	bl	8004b88 <Debug_printf>

	return rmc;
 800425e:	2258      	movs	r2, #88	@ 0x58
 8004260:	a912      	add	r1, sp, #72	@ 0x48
 8004262:	4620      	mov	r0, r4
 8004264:	f008 f9e6 	bl	800c634 <memcpy>
}
 8004268:	4620      	mov	r0, r4
 800426a:	b029      	add	sp, #164	@ 0xa4
 800426c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800426e:	bf00      	nop
 8004270:	08011408 	.word	0x08011408
 8004274:	20001650 	.word	0x20001650
 8004278:	0801149e 	.word	0x0801149e
 800427c:	200011d0 	.word	0x200011d0
 8004280:	0801142d 	.word	0x0801142d
 8004284:	08011443 	.word	0x08011443
 8004288:	08011459 	.word	0x08011459
 800428c:	08011475 	.word	0x08011475
 8004290:	08011482 	.word	0x08011482
 8004294:	080111a4 	.word	0x080111a4
 8004298:	080111aa 	.word	0x080111aa
 800429c:	08011490 	.word	0x08011490

080042a0 <receiveRMCDataFromGPS>:


void receiveRMCDataFromGPS(void) {
 80042a0:	b5f0      	push	{r4, r5, r6, r7, lr}
	static int countRMCReceived = 0;
//	uint8_t output_buffer[70];

	// Wait until there are at least 10 messages in the queue
//	Debug_printf("Inside Receiving RMC Data SPI FLASH\n");
	osStatus_t status = osMessageQueueGet(RMC_MailQFLASHId, &receivedDataRMCFLASH, NULL, 1000); // Wait for mail
 80042a2:	4865      	ldr	r0, [pc, #404]	@ (8004438 <receiveRMCDataFromGPS+0x198>)
 80042a4:	4d65      	ldr	r5, [pc, #404]	@ (800443c <receiveRMCDataFromGPS+0x19c>)
 80042a6:	6800      	ldr	r0, [r0, #0]
void receiveRMCDataFromGPS(void) {
 80042a8:	b097      	sub	sp, #92	@ 0x5c
	osStatus_t status = osMessageQueueGet(RMC_MailQFLASHId, &receivedDataRMCFLASH, NULL, 1000); // Wait for mail
 80042aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80042ae:	2200      	movs	r2, #0
 80042b0:	4629      	mov	r1, r5
 80042b2:	f003 fe9b 	bl	8007fec <osMessageQueueGet>
	if(status == osOK){
 80042b6:	4606      	mov	r6, r0
 80042b8:	2800      	cmp	r0, #0
 80042ba:	f040 80b5 	bne.w	8004428 <receiveRMCDataFromGPS+0x188>
		uart_transmit_string(&huart1, (uint8_t*)"\nReceived  RMC Data SPI FLASH: \n");
 80042be:	4960      	ldr	r1, [pc, #384]	@ (8004440 <receiveRMCDataFromGPS+0x1a0>)
 80042c0:	4860      	ldr	r0, [pc, #384]	@ (8004444 <receiveRMCDataFromGPS+0x1a4>)
		//Sending DATA to GSM
		rmc_flash.lcation.latitude = receivedDataRMCFLASH.lcation.latitude;
 80042c2:	4c61      	ldr	r4, [pc, #388]	@ (8004448 <receiveRMCDataFromGPS+0x1a8>)
		uart_transmit_string(&huart1, (uint8_t*)"\nReceived  RMC Data SPI FLASH: \n");
 80042c4:	f000 fc50 	bl	8004b68 <uart_transmit_string>
		rmc_flash.lcation.latitude = receivedDataRMCFLASH.lcation.latitude;
 80042c8:	e9d5 230e 	ldrd	r2, r3, [r5, #56]	@ 0x38
 80042cc:	e9c4 230e 	strd	r2, r3, [r4, #56]	@ 0x38
		rmc_flash.lcation.longitude = receivedDataRMCFLASH.lcation.longitude;
 80042d0:	e9d5 2312 	ldrd	r2, r3, [r5, #72]	@ 0x48
 80042d4:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
		rmc_flash.speed = receivedDataRMCFLASH.speed;
 80042d8:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80042da:	62a3      	str	r3, [r4, #40]	@ 0x28
		rmc_flash.course = receivedDataRMCFLASH.course;
 80042dc:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
 80042de:	62e3      	str	r3, [r4, #44]	@ 0x2c
		rmc_flash.lcation.NS = receivedDataRMCFLASH.lcation.NS;
 80042e0:	f895 3040 	ldrb.w	r3, [r5, #64]	@ 0x40
 80042e4:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
		rmc_flash.lcation.EW = receivedDataRMCFLASH.lcation.EW;
 80042e8:	f895 3050 	ldrb.w	r3, [r5, #80]	@ 0x50
 80042ec:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
		rmc_flash.isValid = receivedDataRMCFLASH.isValid;
 80042f0:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80042f2:	6323      	str	r3, [r4, #48]	@ 0x30
		rmc_flash.tim.hour = receivedDataRMCFLASH.tim.hour;
 80042f4:	682b      	ldr	r3, [r5, #0]
 80042f6:	6023      	str	r3, [r4, #0]
		rmc_flash.tim.min = receivedDataRMCFLASH.tim.min;
 80042f8:	686b      	ldr	r3, [r5, #4]
 80042fa:	6063      	str	r3, [r4, #4]
		rmc_flash.tim.sec = receivedDataRMCFLASH.tim.sec;
 80042fc:	68ab      	ldr	r3, [r5, #8]
 80042fe:	60a3      	str	r3, [r4, #8]
		rmc_flash.date.Yr = receivedDataRMCFLASH.date.Yr;
 8004300:	69ab      	ldr	r3, [r5, #24]
		rmc_flash.date.Mon = receivedDataRMCFLASH.date.Mon;
 8004302:	696a      	ldr	r2, [r5, #20]
 8004304:	6162      	str	r2, [r4, #20]
		rmc_flash.date.Day = receivedDataRMCFLASH.date.Day;

		if(rmc_flash.date.Yr >= 24){
 8004306:	2b17      	cmp	r3, #23
		rmc_flash.date.Day = receivedDataRMCFLASH.date.Day;
 8004308:	692a      	ldr	r2, [r5, #16]
		rmc_flash.date.Yr = receivedDataRMCFLASH.date.Yr;
 800430a:	61a3      	str	r3, [r4, #24]
		rmc_flash.date.Day = receivedDataRMCFLASH.date.Day;
 800430c:	6122      	str	r2, [r4, #16]
		if(rmc_flash.date.Yr >= 24){
 800430e:	dd46      	ble.n	800439e <receiveRMCDataFromGPS+0xfe>
			countRMCReceived++;
 8004310:	4f4e      	ldr	r7, [pc, #312]	@ (800444c <receiveRMCDataFromGPS+0x1ac>)
			Debug_printf("\n\n--------------- COUNT RMC RECEIVED AT SPI FLASH is %d\n ---------------------\n", countRMCReceived);
 8004312:	484f      	ldr	r0, [pc, #316]	@ (8004450 <receiveRMCDataFromGPS+0x1b0>)
			countRMCReceived++;
 8004314:	6839      	ldr	r1, [r7, #0]
 8004316:	3101      	adds	r1, #1
 8004318:	6039      	str	r1, [r7, #0]
			Debug_printf("\n\n--------------- COUNT RMC RECEIVED AT SPI FLASH is %d\n ---------------------\n", countRMCReceived);
 800431a:	f000 fc35 	bl	8004b88 <Debug_printf>


			Debug_printf("Time Received from GPS AT SPI FLASH: %d:%d:%d\n", rmc_flash.tim.hour, rmc_flash.tim.min, rmc_flash.tim.sec);
 800431e:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8004322:	6821      	ldr	r1, [r4, #0]
 8004324:	484b      	ldr	r0, [pc, #300]	@ (8004454 <receiveRMCDataFromGPS+0x1b4>)
 8004326:	f000 fc2f 	bl	8004b88 <Debug_printf>
//
//		Debug_printf("Location Received FROM GPS AT SPI FLASH: %.6f %c, %.6f %c\n", rmc_flash.lcation.latitude, rmc_flash.lcation.NS, rmc_flash.lcation.longitude, rmc_flash.lcation.EW);
//
//		Debug_printf("Speed FROM GPS AT SPI FLASH: %.2f, Course: %.2f, Valid: %d\n\n\n", rmc_flash.speed, rmc_flash.course, rmc_flash.isValid);

			format_rmc_data(&rmc_flash,(char*) rmcBufferDemo, 128);
 800432a:	494b      	ldr	r1, [pc, #300]	@ (8004458 <receiveRMCDataFromGPS+0x1b8>)
 800432c:	2280      	movs	r2, #128	@ 0x80
 800432e:	4620      	mov	r0, r4
 8004330:	f7ff fd16 	bl	8003d60 <format_rmc_data>

			if(countRMCReceived == 9){
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	2b09      	cmp	r3, #9
 8004338:	d133      	bne.n	80043a2 <receiveRMCDataFromGPS+0x102>

				saveRMC();
 800433a:	f7ff fd67 	bl	8003e0c <saveRMC>
				Debug_printf("---------------------Sending the current data----------------");
 800433e:	4847      	ldr	r0, [pc, #284]	@ (800445c <receiveRMCDataFromGPS+0x1bc>)
				mail_gsm.rmc.lcation.latitude = rmc_flash.lcation.latitude;
 8004340:	4d47      	ldr	r5, [pc, #284]	@ (8004460 <receiveRMCDataFromGPS+0x1c0>)
				Debug_printf("---------------------Sending the current data----------------");
 8004342:	f000 fc21 	bl	8004b88 <Debug_printf>
				mail_gsm.rmc.lcation.latitude = rmc_flash.lcation.latitude;
 8004346:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	@ 0x38
 800434a:	e9c5 230e 	strd	r2, r3, [r5, #56]	@ 0x38
				mail_gsm.rmc.lcation.longitude = rmc_flash.lcation.longitude;
 800434e:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	@ 0x48
 8004352:	e9c5 2312 	strd	r2, r3, [r5, #72]	@ 0x48
				mail_gsm.rmc.speed = rmc_flash.speed;
 8004356:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8004358:	62ab      	str	r3, [r5, #40]	@ 0x28
				mail_gsm.rmc.course = rmc_flash.course;
 800435a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800435c:	62eb      	str	r3, [r5, #44]	@ 0x2c
				mail_gsm.rmc.lcation.NS = rmc_flash.lcation.NS;
 800435e:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 8004362:	f885 3040 	strb.w	r3, [r5, #64]	@ 0x40
				mail_gsm.rmc.lcation.EW = rmc_flash.lcation.EW;
 8004366:	f894 3050 	ldrb.w	r3, [r4, #80]	@ 0x50
 800436a:	f885 3050 	strb.w	r3, [r5, #80]	@ 0x50
				mail_gsm.rmc.isValid = rmc_flash.isValid;
 800436e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004370:	632b      	str	r3, [r5, #48]	@ 0x30
				mail_gsm.rmc.tim.hour = rmc_flash.tim.hour;
 8004372:	6823      	ldr	r3, [r4, #0]
 8004374:	602b      	str	r3, [r5, #0]
				mail_gsm.rmc.tim.min = rmc_flash.tim.min;
 8004376:	6863      	ldr	r3, [r4, #4]
 8004378:	606b      	str	r3, [r5, #4]
				mail_gsm.rmc.tim.sec = rmc_flash.tim.sec;
 800437a:	68a3      	ldr	r3, [r4, #8]
 800437c:	60ab      	str	r3, [r5, #8]
				mail_gsm.rmc.date.Yr = rmc_flash.date.Yr;
 800437e:	69a3      	ldr	r3, [r4, #24]
 8004380:	61ab      	str	r3, [r5, #24]
				mail_gsm.rmc.date.Mon = rmc_flash.date.Mon;
 8004382:	6963      	ldr	r3, [r4, #20]
 8004384:	616b      	str	r3, [r5, #20]
				mail_gsm.rmc.date.Day = rmc_flash.date.Day;
 8004386:	6923      	ldr	r3, [r4, #16]
 8004388:	612b      	str	r3, [r5, #16]
				mail_gsm.address = current_addr;
 800438a:	4b36      	ldr	r3, [pc, #216]	@ (8004464 <receiveRMCDataFromGPS+0x1c4>)
				Debug_printf("-------------------SENDING CURRENT ADDR DATA: %08lx----------------------", mail_gsm.address);
 800438c:	4836      	ldr	r0, [pc, #216]	@ (8004468 <receiveRMCDataFromGPS+0x1c8>)
				mail_gsm.address = current_addr;
 800438e:	6819      	ldr	r1, [r3, #0]
 8004390:	65a9      	str	r1, [r5, #88]	@ 0x58
				Debug_printf("-------------------SENDING CURRENT ADDR DATA: %08lx----------------------", mail_gsm.address);
 8004392:	f000 fbf9 	bl	8004b88 <Debug_printf>
				sendRMCDataWithAddrToGSM(&mail_gsm);
 8004396:	4628      	mov	r0, r5
 8004398:	f7ff fe80 	bl	800409c <sendRMCDataWithAddrToGSM>
				countRMCReceived = 0;
 800439c:	603e      	str	r6, [r7, #0]
		// Free memory after use
	}
	else{
		Debug_printf("\n\n-------------------------- RECEIVED MAIL FROM GPS FAILED: %d ------------------------\n\n",status);
	}
}
 800439e:	b017      	add	sp, #92	@ 0x5c
 80043a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
				Debug_printf("\n\n ---------------------------- There is no mail in SPI FLASH FROM GPS ------------------\n\n");
 80043a2:	4832      	ldr	r0, [pc, #200]	@ (800446c <receiveRMCDataFromGPS+0x1cc>)
 80043a4:	f000 fbf0 	bl	8004b88 <Debug_printf>
				if(is_using_flash == 1 && is_disconnect == 0 && is_keep_up == 1){
 80043a8:	4b31      	ldr	r3, [pc, #196]	@ (8004470 <receiveRMCDataFromGPS+0x1d0>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d1f6      	bne.n	800439e <receiveRMCDataFromGPS+0xfe>
 80043b0:	4b30      	ldr	r3, [pc, #192]	@ (8004474 <receiveRMCDataFromGPS+0x1d4>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d1f2      	bne.n	800439e <receiveRMCDataFromGPS+0xfe>
 80043b8:	4b2f      	ldr	r3, [pc, #188]	@ (8004478 <receiveRMCDataFromGPS+0x1d8>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d1ee      	bne.n	800439e <receiveRMCDataFromGPS+0xfe>
					if(checkAddrExistInQueue(start_addr_disconnect, &result_addr_queue) && (start_addr_disconnect <= (FLASH_END_ADDRESS - 0x100))){
 80043c0:	4c2e      	ldr	r4, [pc, #184]	@ (800447c <receiveRMCDataFromGPS+0x1dc>)
 80043c2:	492f      	ldr	r1, [pc, #188]	@ (8004480 <receiveRMCDataFromGPS+0x1e0>)
 80043c4:	6820      	ldr	r0, [r4, #0]
 80043c6:	f7fe fdd3 	bl	8002f70 <checkAddrExistInQueue>
 80043ca:	b158      	cbz	r0, 80043e4 <receiveRMCDataFromGPS+0x144>
 80043cc:	6823      	ldr	r3, [r4, #0]
 80043ce:	f5b3 4f9e 	cmp.w	r3, #20224	@ 0x4f00
 80043d2:	d807      	bhi.n	80043e4 <receiveRMCDataFromGPS+0x144>
						Debug_printf("\n-------SKIPPING address cause it was sent already: %08lx--------\n", start_addr_disconnect);
 80043d4:	6821      	ldr	r1, [r4, #0]
 80043d6:	482b      	ldr	r0, [pc, #172]	@ (8004484 <receiveRMCDataFromGPS+0x1e4>)
 80043d8:	f000 fbd6 	bl	8004b88 <Debug_printf>
						start_addr_disconnect +=128;
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	3380      	adds	r3, #128	@ 0x80
 80043e0:	6023      	str	r3, [r4, #0]
 80043e2:	e7dc      	b.n	800439e <receiveRMCDataFromGPS+0xfe>
						addr_to_get_from_FLASH = start_addr_disconnect - (count_shiftleft * 128);
 80043e4:	4a28      	ldr	r2, [pc, #160]	@ (8004488 <receiveRMCDataFromGPS+0x1e8>)
 80043e6:	6823      	ldr	r3, [r4, #0]
 80043e8:	7812      	ldrb	r2, [r2, #0]
 80043ea:	4e28      	ldr	r6, [pc, #160]	@ (800448c <receiveRMCDataFromGPS+0x1ec>)
						mail_gsm.rmc = readFlash(addr_to_get_from_FLASH);
 80043ec:	4d1c      	ldr	r5, [pc, #112]	@ (8004460 <receiveRMCDataFromGPS+0x1c0>)
						Debug_printf("\n---------------- Sending data in disconnected phase to GSM: %08lx -------------------\n", start_addr_disconnect);
 80043ee:	6821      	ldr	r1, [r4, #0]
 80043f0:	4827      	ldr	r0, [pc, #156]	@ (8004490 <receiveRMCDataFromGPS+0x1f0>)
						addr_to_get_from_FLASH = start_addr_disconnect - (count_shiftleft * 128);
 80043f2:	eba3 13c2 	sub.w	r3, r3, r2, lsl #7
						if(addr_to_get_from_FLASH < FLASH_START_ADDRESS) addr_to_get_from_FLASH = FLASH_START_ADDRESS;
 80043f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80043fa:	bf38      	it	cc
 80043fc:	f44f 5340 	movcc.w	r3, #12288	@ 0x3000
						addr_to_get_from_FLASH = start_addr_disconnect - (count_shiftleft * 128);
 8004400:	6033      	str	r3, [r6, #0]
						Debug_printf("\n---------------- Sending data in disconnected phase to GSM: %08lx -------------------\n", start_addr_disconnect);
 8004402:	f000 fbc1 	bl	8004b88 <Debug_printf>
						mail_gsm.rmc = readFlash(addr_to_get_from_FLASH);
 8004406:	6831      	ldr	r1, [r6, #0]
 8004408:	4668      	mov	r0, sp
 800440a:	f7ff fec1 	bl	8004190 <readFlash>
 800440e:	2258      	movs	r2, #88	@ 0x58
 8004410:	4669      	mov	r1, sp
 8004412:	4628      	mov	r0, r5
 8004414:	f008 f90e 	bl	800c634 <memcpy>
						mail_gsm.address = start_addr_disconnect;
 8004418:	6823      	ldr	r3, [r4, #0]
 800441a:	65ab      	str	r3, [r5, #88]	@ 0x58
						sendRMCDataWithAddrToGSM(&mail_gsm);
 800441c:	4628      	mov	r0, r5
}
 800441e:	b017      	add	sp, #92	@ 0x5c
 8004420:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
						sendRMCDataWithAddrToGSM(&mail_gsm);
 8004424:	f7ff be3a 	b.w	800409c <sendRMCDataWithAddrToGSM>
		Debug_printf("\n\n-------------------------- RECEIVED MAIL FROM GPS FAILED: %d ------------------------\n\n",status);
 8004428:	4601      	mov	r1, r0
 800442a:	481a      	ldr	r0, [pc, #104]	@ (8004494 <receiveRMCDataFromGPS+0x1f4>)
}
 800442c:	b017      	add	sp, #92	@ 0x5c
 800442e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		Debug_printf("\n\n-------------------------- RECEIVED MAIL FROM GPS FAILED: %d ------------------------\n\n",status);
 8004432:	f000 bba9 	b.w	8004b88 <Debug_printf>
 8004436:	bf00      	nop
 8004438:	200016d8 	.word	0x200016d8
 800443c:	200014c0 	.word	0x200014c0
 8004440:	080114c7 	.word	0x080114c7
 8004444:	200011d0 	.word	0x200011d0
 8004448:	20001578 	.word	0x20001578
 800444c:	200014b8 	.word	0x200014b8
 8004450:	080114e8 	.word	0x080114e8
 8004454:	08011538 	.word	0x08011538
 8004458:	200015d0 	.word	0x200015d0
 800445c:	08011567 	.word	0x08011567
 8004460:	20001518 	.word	0x20001518
 8004464:	20000004 	.word	0x20000004
 8004468:	080115a5 	.word	0x080115a5
 800446c:	080115ef 	.word	0x080115ef
 8004470:	20000dd4 	.word	0x20000dd4
 8004474:	20000dd8 	.word	0x20000dd8
 8004478:	20000dd0 	.word	0x20000dd0
 800447c:	20000dc0 	.word	0x20000dc0
 8004480:	20000ddc 	.word	0x20000ddc
 8004484:	0801164b 	.word	0x0801164b
 8004488:	20000dcc 	.word	0x20000dcc
 800448c:	200016dc 	.word	0x200016dc
 8004490:	0801168e 	.word	0x0801168e
 8004494:	080116e6 	.word	0x080116e6

08004498 <StartSpiFlash>:


void StartSpiFlash(void const * argument)
{
 8004498:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* USER CODE BEGIN StartSpiFlash */
  /* Infinite loop */
	Debug_printf("\n\n\n------------------------------- STARTING SPI FLASH ------------------------------\n\n\n");
 800449c:	483d      	ldr	r0, [pc, #244]	@ (8004594 <StartSpiFlash+0xfc>)
	current_addr = address_rmc;
 800449e:	4e3e      	ldr	r6, [pc, #248]	@ (8004598 <StartSpiFlash+0x100>)
{
 80044a0:	b087      	sub	sp, #28
	Debug_printf("\n\n\n------------------------------- STARTING SPI FLASH ------------------------------\n\n\n");
 80044a2:	f000 fb71 	bl	8004b88 <Debug_printf>
	current_addr = address_rmc;
 80044a6:	4b3d      	ldr	r3, [pc, #244]	@ (800459c <StartSpiFlash+0x104>)


	RMC_MailQFLASHId = osMessageQueueNew(3, sizeof(RMCSTRUCT), NULL);
 80044a8:	2200      	movs	r2, #0
	current_addr = address_rmc;
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6033      	str	r3, [r6, #0]
	RMC_MailQFLASHId = osMessageQueueNew(3, sizeof(RMCSTRUCT), NULL);
 80044ae:	2158      	movs	r1, #88	@ 0x58
 80044b0:	2003      	movs	r0, #3
 80044b2:	f003 fd0f 	bl	8007ed4 <osMessageQueueNew>
 80044b6:	4b3a      	ldr	r3, [pc, #232]	@ (80045a0 <StartSpiFlash+0x108>)
 80044b8:	6018      	str	r0, [r3, #0]
	if (RMC_MailQFLASHId == NULL) {
 80044ba:	2800      	cmp	r0, #0
 80044bc:	d165      	bne.n	800458a <StartSpiFlash+0xf2>
		Debug_printf("\n\n --------------------Failed to create message queue ----------------\n\n");
 80044be:	4839      	ldr	r0, [pc, #228]	@ (80045a4 <StartSpiFlash+0x10c>)
 80044c0:	f000 fb62 	bl	8004b88 <Debug_printf>
	}
	else{
		Debug_printf("\n\n --------------------Create MESSAGE QUEUE FROM GPS TO FLASH SUCCESSFULLY: %d ----------------\n\n", sizeof(RMC_MailQFLASHId));
	}

	RMC_MailQGSMId = osMessageQueueNew(64, sizeof(GSM_MAIL_STRUCT), NULL);
 80044c4:	2200      	movs	r2, #0
 80044c6:	2160      	movs	r1, #96	@ 0x60
 80044c8:	2040      	movs	r0, #64	@ 0x40
 80044ca:	f003 fd03 	bl	8007ed4 <osMessageQueueNew>
 80044ce:	4b36      	ldr	r3, [pc, #216]	@ (80045a8 <StartSpiFlash+0x110>)
 80044d0:	6018      	str	r0, [r3, #0]
	myMutex = osMutexNew(NULL);  // NULL means default attributes
 80044d2:	2000      	movs	r0, #0
 80044d4:	f003 fcba 	bl	8007e4c <osMutexNew>
 80044d8:	4b34      	ldr	r3, [pc, #208]	@ (80045ac <StartSpiFlash+0x114>)
 80044da:	6018      	str	r0, [r3, #0]
	if (myMutex == NULL) {
 80044dc:	b910      	cbnz	r0, 80044e4 <StartSpiFlash+0x4c>
		Debug_printf("\n\n ----------------- Failed to create mutex -----------------\n\n");
 80044de:	4834      	ldr	r0, [pc, #208]	@ (80045b0 <StartSpiFlash+0x118>)
 80044e0:	f000 fb52 	bl	8004b88 <Debug_printf>
	}
	Debug_printf("\n\n --------------------Creating a MESSAGE QUEUE --------------------- \n\n");
 80044e4:	4833      	ldr	r0, [pc, #204]	@ (80045b4 <StartSpiFlash+0x11c>)

	for(;;){
//		if(osMutexAcquire(myMutex, osWaitForever) == osOK) {

		uint32_t freeStack2 = osThreadGetStackSpace(SpiFlashHandle);
 80044e6:	f8df 90f0 	ldr.w	r9, [pc, #240]	@ 80045d8 <StartSpiFlash+0x140>

		Debug_printf("\n\n --------------Thread SPI FLASH %p is running low on stack: %04d bytes remaining----------\n\n", SpiFlashHandle, freeStack2);
		osDelay(125);
		uart_transmit_string(&huart1, (uint8_t*) "\n\n--------------------- INSIDE SPI FLASH ------------------------\n\n");
 80044ea:	4c33      	ldr	r4, [pc, #204]	@ (80045b8 <StartSpiFlash+0x120>)
		W25_Reset();
		W25_ReadJedecID();
		W25_Reset();
		W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 80044ec:	4f33      	ldr	r7, [pc, #204]	@ (80045bc <StartSpiFlash+0x124>)
	Debug_printf("\n\n --------------------Creating a MESSAGE QUEUE --------------------- \n\n");
 80044ee:	f000 fb4b 	bl	8004b88 <Debug_printf>
		uint32_t freeStack2 = osThreadGetStackSpace(SpiFlashHandle);
 80044f2:	f8d9 0000 	ldr.w	r0, [r9]
 80044f6:	f003 fc7b 	bl	8007df0 <osThreadGetStackSpace>
		Debug_printf("\n\n --------------Thread SPI FLASH %p is running low on stack: %04d bytes remaining----------\n\n", SpiFlashHandle, freeStack2);
 80044fa:	f8d9 1000 	ldr.w	r1, [r9]
		uint32_t freeStack2 = osThreadGetStackSpace(SpiFlashHandle);
 80044fe:	4602      	mov	r2, r0
		Debug_printf("\n\n --------------Thread SPI FLASH %p is running low on stack: %04d bytes remaining----------\n\n", SpiFlashHandle, freeStack2);
 8004500:	482f      	ldr	r0, [pc, #188]	@ (80045c0 <StartSpiFlash+0x128>)
 8004502:	f000 fb41 	bl	8004b88 <Debug_printf>
		osDelay(125);
 8004506:	207d      	movs	r0, #125	@ 0x7d
 8004508:	f003 fc86 	bl	8007e18 <osDelay>
		uart_transmit_string(&huart1, (uint8_t*) "\n\n--------------------- INSIDE SPI FLASH ------------------------\n\n");
 800450c:	492d      	ldr	r1, [pc, #180]	@ (80045c4 <StartSpiFlash+0x12c>)
 800450e:	4620      	mov	r0, r4
 8004510:	f000 fb2a 	bl	8004b68 <uart_transmit_string>
		W25_Reset();
 8004514:	f7ff f92d 	bl	8003772 <W25_Reset>
		W25_ReadJedecID();
 8004518:	f7ff f958 	bl	80037cc <W25_ReadJedecID>
		W25_Reset();
 800451c:	f7ff f929 	bl	8003772 <W25_Reset>
		W25_ReadData(current_addr, flashBufferRMCReceived, 128);
 8004520:	2280      	movs	r2, #128	@ 0x80
 8004522:	6830      	ldr	r0, [r6, #0]
 8004524:	4639      	mov	r1, r7
 8004526:	f7ff fa45 	bl	80039b4 <W25_ReadData>
		char spi_flash_data_intro[] = "Flash DATA received: ";
 800452a:	4b27      	ldr	r3, [pc, #156]	@ (80045c8 <StartSpiFlash+0x130>)
 800452c:	466a      	mov	r2, sp
 800452e:	f103 0c10 	add.w	ip, r3, #16
 8004532:	4690      	mov	r8, r2
 8004534:	6818      	ldr	r0, [r3, #0]
 8004536:	6859      	ldr	r1, [r3, #4]
 8004538:	4615      	mov	r5, r2
 800453a:	c503      	stmia	r5!, {r0, r1}
 800453c:	3308      	adds	r3, #8
 800453e:	4563      	cmp	r3, ip
 8004540:	462a      	mov	r2, r5
 8004542:	d1f7      	bne.n	8004534 <StartSpiFlash+0x9c>
 8004544:	6818      	ldr	r0, [r3, #0]
 8004546:	889b      	ldrh	r3, [r3, #4]
 8004548:	6028      	str	r0, [r5, #0]
 800454a:	80ab      	strh	r3, [r5, #4]
		HAL_UART_Transmit(&huart1, (uint8_t*) spi_flash_data_intro, strlen(spi_flash_data_intro), 1000);
 800454c:	4640      	mov	r0, r8
 800454e:	f7fb fe9f 	bl	8000290 <strlen>
 8004552:	4641      	mov	r1, r8
 8004554:	b282      	uxth	r2, r0
 8004556:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800455a:	4620      	mov	r0, r4
 800455c:	f003 fa6c 	bl	8007a38 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, flashBufferRMCReceived, sizeof(flashBufferRMCReceived), 1000);
 8004560:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004564:	2280      	movs	r2, #128	@ 0x80
 8004566:	4639      	mov	r1, r7
 8004568:	4620      	mov	r0, r4
 800456a:	f003 fa65 	bl	8007a38 <HAL_UART_Transmit>
		Debug_printf("\n------------- Current address FLASH: %08lx -------------\n", current_addr);
 800456e:	6831      	ldr	r1, [r6, #0]
 8004570:	4816      	ldr	r0, [pc, #88]	@ (80045cc <StartSpiFlash+0x134>)
 8004572:	f000 fb09 	bl	8004b88 <Debug_printf>
		//receiveTaxData();
		receiveRMCDataFromGPS();
 8004576:	f7ff fe93 	bl	80042a0 <receiveRMCDataFromGPS>
		uart_transmit_string(&huart1,(uint8_t*) "\n\n");
 800457a:	4620      	mov	r0, r4
 800457c:	4914      	ldr	r1, [pc, #80]	@ (80045d0 <StartSpiFlash+0x138>)
 800457e:	f000 faf3 	bl	8004b68 <uart_transmit_string>
		osDelay(125);
 8004582:	207d      	movs	r0, #125	@ 0x7d
 8004584:	f003 fc48 	bl	8007e18 <osDelay>
	for(;;){
 8004588:	e7b3      	b.n	80044f2 <StartSpiFlash+0x5a>
		Debug_printf("\n\n --------------------Create MESSAGE QUEUE FROM GPS TO FLASH SUCCESSFULLY: %d ----------------\n\n", sizeof(RMC_MailQFLASHId));
 800458a:	4812      	ldr	r0, [pc, #72]	@ (80045d4 <StartSpiFlash+0x13c>)
 800458c:	2104      	movs	r1, #4
 800458e:	f000 fafb 	bl	8004b88 <Debug_printf>
 8004592:	e797      	b.n	80044c4 <StartSpiFlash+0x2c>
 8004594:	08011740 	.word	0x08011740
 8004598:	20000004 	.word	0x20000004
 800459c:	20000008 	.word	0x20000008
 80045a0:	200016d8 	.word	0x200016d8
 80045a4:	08011798 	.word	0x08011798
 80045a8:	200016d4 	.word	0x200016d4
 80045ac:	200014b4 	.word	0x200014b4
 80045b0:	08011843 	.word	0x08011843
 80045b4:	08011883 	.word	0x08011883
 80045b8:	200011d0 	.word	0x200011d0
 80045bc:	20001650 	.word	0x20001650
 80045c0:	080118cc 	.word	0x080118cc
 80045c4:	0801192b 	.word	0x0801192b
 80045c8:	080119aa 	.word	0x080119aa
 80045cc:	0801196f 	.word	0x0801196f
 80045d0:	08010a19 	.word	0x08010a19
 80045d4:	080117e1 	.word	0x080117e1
 80045d8:	20000ff0 	.word	0x20000ff0

080045dc <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045dc:	4b0d      	ldr	r3, [pc, #52]	@ (8004614 <HAL_MspInit+0x38>)
 80045de:	699a      	ldr	r2, [r3, #24]
 80045e0:	f042 0201 	orr.w	r2, r2, #1
 80045e4:	619a      	str	r2, [r3, #24]
 80045e6:	699a      	ldr	r2, [r3, #24]
{
 80045e8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ea:	f002 0201 	and.w	r2, r2, #1
 80045ee:	9200      	str	r2, [sp, #0]
 80045f0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80045f2:	69da      	ldr	r2, [r3, #28]
 80045f4:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80045f8:	61da      	str	r2, [r3, #28]
 80045fa:	69db      	ldr	r3, [r3, #28]
 80045fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004600:	9301      	str	r3, [sp, #4]
 8004602:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004604:	2200      	movs	r2, #0
 8004606:	210f      	movs	r1, #15
 8004608:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800460c:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800460e:	f001 b8d3 	b.w	80057b8 <HAL_NVIC_SetPriority>
 8004612:	bf00      	nop
 8004614:	40021000 	.word	0x40021000

08004618 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004618:	b570      	push	{r4, r5, r6, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800461a:	2214      	movs	r2, #20
{
 800461c:	b08a      	sub	sp, #40	@ 0x28
 800461e:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004620:	2100      	movs	r1, #0
 8004622:	eb0d 0002 	add.w	r0, sp, r2
 8004626:	f007 f9b1 	bl	800b98c <memset>
  if(hadc->Instance==ADC2)
 800462a:	682b      	ldr	r3, [r5, #0]
 800462c:	4a3d      	ldr	r2, [pc, #244]	@ (8004724 <HAL_ADC_MspInit+0x10c>)
 800462e:	4293      	cmp	r3, r2
 8004630:	d137      	bne.n	80046a2 <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004632:	4b3d      	ldr	r3, [pc, #244]	@ (8004728 <HAL_ADC_MspInit+0x110>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA2_Channel1;
 8004634:	4c3d      	ldr	r4, [pc, #244]	@ (800472c <HAL_ADC_MspInit+0x114>)
    __HAL_RCC_ADC12_CLK_ENABLE();
 8004636:	695a      	ldr	r2, [r3, #20]
 8004638:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800463c:	615a      	str	r2, [r3, #20]
 800463e:	695a      	ldr	r2, [r3, #20]
 8004640:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8004644:	9201      	str	r2, [sp, #4]
 8004646:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004648:	695a      	ldr	r2, [r3, #20]
 800464a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800464e:	615a      	str	r2, [r3, #20]
 8004650:	695b      	ldr	r3, [r3, #20]
 8004652:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004656:	9302      	str	r3, [sp, #8]
 8004658:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800465a:	2620      	movs	r6, #32
 800465c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800465e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004662:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004664:	e9cd 6305 	strd	r6, r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004668:	f001 f9ca 	bl	8005a00 <HAL_GPIO_Init>
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800466c:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004670:	f8df c0cc 	ldr.w	ip, [pc, #204]	@ 8004740 <HAL_ADC_MspInit+0x128>
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004674:	f04f 0e80 	mov.w	lr, #128	@ 0x80
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004678:	2300      	movs	r3, #0
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800467a:	e9c4 e203 	strd	lr, r2, [r4, #12]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800467e:	4620      	mov	r0, r4
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004680:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004684:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004688:	e9c4 2605 	strd	r2, r6, [r4, #20]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800468c:	60a3      	str	r3, [r4, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 800468e:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004690:	f001 f8f2 	bl	8005878 <HAL_DMA_Init>
 8004694:	b108      	cbz	r0, 800469a <HAL_ADC_MspInit+0x82>
    {
      Error_Handler();
 8004696:	f7ff f824 	bl	80036e2 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800469a:	63ac      	str	r4, [r5, #56]	@ 0x38
 800469c:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 800469e:	b00a      	add	sp, #40	@ 0x28
 80046a0:	bd70      	pop	{r4, r5, r6, pc}
  else if(hadc->Instance==ADC3)
 80046a2:	4a23      	ldr	r2, [pc, #140]	@ (8004730 <HAL_ADC_MspInit+0x118>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d1fa      	bne.n	800469e <HAL_ADC_MspInit+0x86>
    __HAL_RCC_ADC34_CLK_ENABLE();
 80046a8:	4b1f      	ldr	r3, [pc, #124]	@ (8004728 <HAL_ADC_MspInit+0x110>)
    hdma_adc3.Instance = DMA2_Channel5;
 80046aa:	4c22      	ldr	r4, [pc, #136]	@ (8004734 <HAL_ADC_MspInit+0x11c>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 80046ac:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046ae:	4822      	ldr	r0, [pc, #136]	@ (8004738 <HAL_ADC_MspInit+0x120>)
    __HAL_RCC_ADC34_CLK_ENABLE();
 80046b0:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 80046b4:	615a      	str	r2, [r3, #20]
 80046b6:	695a      	ldr	r2, [r3, #20]
 80046b8:	f002 5200 	and.w	r2, r2, #536870912	@ 0x20000000
 80046bc:	9203      	str	r2, [sp, #12]
 80046be:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046c0:	695a      	ldr	r2, [r3, #20]
 80046c2:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80046c6:	615a      	str	r2, [r3, #20]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046ce:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046d0:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046d2:	9b04      	ldr	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046d4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046dc:	f001 f990 	bl	8005a00 <HAL_GPIO_Init>
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80046e0:	2080      	movs	r0, #128	@ 0x80
 80046e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046e6:	4915      	ldr	r1, [pc, #84]	@ (800473c <HAL_ADC_MspInit+0x124>)
 80046e8:	2300      	movs	r3, #0
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80046ea:	e9c4 0203 	strd	r0, r2, [r4, #12]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80046ee:	f44f 6680 	mov.w	r6, #1024	@ 0x400
 80046f2:	2220      	movs	r2, #32
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 80046f4:	4620      	mov	r0, r4
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80046f6:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 80046fa:	e9c4 6205 	strd	r6, r2, [r4, #20]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 80046fe:	60a3      	str	r3, [r4, #8]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8004700:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8004702:	f001 f8b9 	bl	8005878 <HAL_DMA_Init>
 8004706:	b108      	cbz	r0, 800470c <HAL_ADC_MspInit+0xf4>
      Error_Handler();
 8004708:	f7fe ffeb 	bl	80036e2 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 800470c:	63ac      	str	r4, [r5, #56]	@ 0x38
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 800470e:	2200      	movs	r2, #0
 8004710:	2105      	movs	r1, #5
 8004712:	202f      	movs	r0, #47	@ 0x2f
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8004714:	6265      	str	r5, [r4, #36]	@ 0x24
    HAL_NVIC_SetPriority(ADC3_IRQn, 5, 0);
 8004716:	f001 f84f 	bl	80057b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC3_IRQn);
 800471a:	202f      	movs	r0, #47	@ 0x2f
 800471c:	f001 f87e 	bl	800581c <HAL_NVIC_EnableIRQ>
}
 8004720:	e7bd      	b.n	800469e <HAL_ADC_MspInit+0x86>
 8004722:	bf00      	nop
 8004724:	50000100 	.word	0x50000100
 8004728:	40021000 	.word	0x40021000
 800472c:	200013d0 	.word	0x200013d0
 8004730:	50000400 	.word	0x50000400
 8004734:	2000138c 	.word	0x2000138c
 8004738:	48000400 	.word	0x48000400
 800473c:	40020458 	.word	0x40020458
 8004740:	40020408 	.word	0x40020408

08004744 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8004744:	6802      	ldr	r2, [r0, #0]
 8004746:	4b07      	ldr	r3, [pc, #28]	@ (8004764 <HAL_RTC_MspInit+0x20>)
 8004748:	429a      	cmp	r2, r3
 800474a:	d10a      	bne.n	8004762 <HAL_RTC_MspInit+0x1e>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800474c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004750:	fa92 f2a2 	rbit	r2, r2
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004754:	4b04      	ldr	r3, [pc, #16]	@ (8004768 <HAL_RTC_MspInit+0x24>)
 8004756:	fab2 f282 	clz	r2, r2
 800475a:	4413      	add	r3, r2
 800475c:	009b      	lsls	r3, r3, #2
 800475e:	2201      	movs	r2, #1
 8004760:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8004762:	4770      	bx	lr
 8004764:	40002800 	.word	0x40002800
 8004768:	10908100 	.word	0x10908100

0800476c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800476c:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800476e:	2214      	movs	r2, #20
{
 8004770:	b08a      	sub	sp, #40	@ 0x28
 8004772:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004774:	2100      	movs	r1, #0
 8004776:	eb0d 0002 	add.w	r0, sp, r2
 800477a:	f007 f907 	bl	800b98c <memset>
  if(hspi->Instance==SPI1)
 800477e:	6823      	ldr	r3, [r4, #0]
 8004780:	4a1e      	ldr	r2, [pc, #120]	@ (80047fc <HAL_SPI_MspInit+0x90>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d120      	bne.n	80047c8 <HAL_SPI_MspInit+0x5c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004786:	4b1e      	ldr	r3, [pc, #120]	@ (8004800 <HAL_SPI_MspInit+0x94>)
 8004788:	699a      	ldr	r2, [r3, #24]
 800478a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800478e:	619a      	str	r2, [r3, #24]
 8004790:	699a      	ldr	r2, [r3, #24]
 8004792:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004796:	9201      	str	r2, [sp, #4]
 8004798:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800479a:	695a      	ldr	r2, [r3, #20]
 800479c:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80047a0:	615a      	str	r2, [r3, #20]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047a8:	9302      	str	r3, [sp, #8]
 80047aa:	9b02      	ldr	r3, [sp, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80047ac:	2338      	movs	r3, #56	@ 0x38
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80047ae:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b0:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80047b2:	2103      	movs	r1, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047b4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80047b6:	2305      	movs	r3, #5
 80047b8:	e9cd 1308 	strd	r1, r3, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047bc:	4811      	ldr	r0, [pc, #68]	@ (8004804 <HAL_SPI_MspInit+0x98>)
 80047be:	a905      	add	r1, sp, #20
 80047c0:	f001 f91e 	bl	8005a00 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80047c4:	b00a      	add	sp, #40	@ 0x28
 80047c6:	bd10      	pop	{r4, pc}
  else if(hspi->Instance==SPI2)
 80047c8:	4a0f      	ldr	r2, [pc, #60]	@ (8004808 <HAL_SPI_MspInit+0x9c>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d1fa      	bne.n	80047c4 <HAL_SPI_MspInit+0x58>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80047ce:	4b0c      	ldr	r3, [pc, #48]	@ (8004800 <HAL_SPI_MspInit+0x94>)
 80047d0:	69da      	ldr	r2, [r3, #28]
 80047d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047d6:	61da      	str	r2, [r3, #28]
 80047d8:	69da      	ldr	r2, [r3, #28]
 80047da:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80047de:	9203      	str	r2, [sp, #12]
 80047e0:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047e2:	695a      	ldr	r2, [r3, #20]
 80047e4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80047e8:	615a      	str	r2, [r3, #20]
 80047ea:	695b      	ldr	r3, [r3, #20]
 80047ec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80047f0:	9304      	str	r3, [sp, #16]
 80047f2:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80047f4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80047f8:	e7d9      	b.n	80047ae <HAL_SPI_MspInit+0x42>
 80047fa:	bf00      	nop
 80047fc:	40013000 	.word	0x40013000
 8004800:	40021000 	.word	0x40021000
 8004804:	48000400 	.word	0x48000400
 8004808:	40003800 	.word	0x40003800

0800480c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800480c:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM3)
 800480e:	4b0e      	ldr	r3, [pc, #56]	@ (8004848 <HAL_TIM_Base_MspInit+0x3c>)
 8004810:	6802      	ldr	r2, [r0, #0]
 8004812:	429a      	cmp	r2, r3
 8004814:	d115      	bne.n	8004842 <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004816:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800481a:	2105      	movs	r1, #5
    __HAL_RCC_TIM3_CLK_ENABLE();
 800481c:	69da      	ldr	r2, [r3, #28]
 800481e:	f042 0202 	orr.w	r2, r2, #2
 8004822:	61da      	str	r2, [r3, #28]
 8004824:	69db      	ldr	r3, [r3, #28]
 8004826:	f003 0302 	and.w	r3, r3, #2
 800482a:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 800482c:	2200      	movs	r2, #0
 800482e:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004830:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004832:	f000 ffc1 	bl	80057b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004836:	201d      	movs	r0, #29

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8004838:	b003      	add	sp, #12
 800483a:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800483e:	f000 bfed 	b.w	800581c <HAL_NVIC_EnableIRQ>
}
 8004842:	b003      	add	sp, #12
 8004844:	f85d fb04 	ldr.w	pc, [sp], #4
 8004848:	40000400 	.word	0x40000400

0800484c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800484c:	b530      	push	{r4, r5, lr}
 800484e:	4605      	mov	r5, r0
 8004850:	b08d      	sub	sp, #52	@ 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004852:	2214      	movs	r2, #20
 8004854:	2100      	movs	r1, #0
 8004856:	a807      	add	r0, sp, #28
 8004858:	f007 f898 	bl	800b98c <memset>
  if(huart->Instance==USART1)
 800485c:	682b      	ldr	r3, [r5, #0]
 800485e:	4a4a      	ldr	r2, [pc, #296]	@ (8004988 <HAL_UART_MspInit+0x13c>)
 8004860:	4293      	cmp	r3, r2
 8004862:	d137      	bne.n	80048d4 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004864:	4b49      	ldr	r3, [pc, #292]	@ (800498c <HAL_UART_MspInit+0x140>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8004866:	4c4a      	ldr	r4, [pc, #296]	@ (8004990 <HAL_UART_MspInit+0x144>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8004868:	699a      	ldr	r2, [r3, #24]
 800486a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800486e:	619a      	str	r2, [r3, #24]
 8004870:	699a      	ldr	r2, [r3, #24]
 8004872:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8004876:	9201      	str	r2, [sp, #4]
 8004878:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800487a:	695a      	ldr	r2, [r3, #20]
 800487c:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8004880:	615a      	str	r2, [r3, #20]
 8004882:	695b      	ldr	r3, [r3, #20]
 8004884:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004888:	9302      	str	r3, [sp, #8]
 800488a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800488c:	f44f 6ec0 	mov.w	lr, #1536	@ 0x600
 8004890:	2302      	movs	r3, #2
 8004892:	e9cd e307 	strd	lr, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004896:	2203      	movs	r2, #3
 8004898:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800489a:	a907      	add	r1, sp, #28
 800489c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80048a0:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048a4:	f001 f8ac 	bl	8005a00 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80048a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004994 <HAL_UART_MspInit+0x148>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80048aa:	6023      	str	r3, [r4, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048ac:	2300      	movs	r3, #0
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80048ae:	2280      	movs	r2, #128	@ 0x80
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80048b0:	e9c4 3301 	strd	r3, r3, [r4, #4]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80048b4:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80048b8:	2220      	movs	r2, #32
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80048ba:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80048bc:	61a2      	str	r2, [r4, #24]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80048be:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80048c0:	4620      	mov	r0, r4
 80048c2:	f000 ffd9 	bl	8005878 <HAL_DMA_Init>
 80048c6:	b108      	cbz	r0, 80048cc <HAL_UART_MspInit+0x80>
    {
      Error_Handler();
 80048c8:	f7fe ff0b 	bl	80036e2 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 80048cc:	676c      	str	r4, [r5, #116]	@ 0x74
 80048ce:	6265      	str	r5, [r4, #36]	@ 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80048d0:	b00d      	add	sp, #52	@ 0x34
 80048d2:	bd30      	pop	{r4, r5, pc}
  else if(huart->Instance==USART2)
 80048d4:	4a30      	ldr	r2, [pc, #192]	@ (8004998 <HAL_UART_MspInit+0x14c>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d123      	bne.n	8004922 <HAL_UART_MspInit+0xd6>
    __HAL_RCC_USART2_CLK_ENABLE();
 80048da:	4b2c      	ldr	r3, [pc, #176]	@ (800498c <HAL_UART_MspInit+0x140>)
 80048dc:	69da      	ldr	r2, [r3, #28]
 80048de:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80048e2:	61da      	str	r2, [r3, #28]
 80048e4:	69da      	ldr	r2, [r3, #28]
 80048e6:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 80048ea:	9203      	str	r2, [sp, #12]
 80048ec:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ee:	695a      	ldr	r2, [r3, #20]
 80048f0:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80048f4:	615a      	str	r2, [r3, #20]
 80048f6:	695b      	ldr	r3, [r3, #20]
 80048f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048fc:	9304      	str	r3, [sp, #16]
 80048fe:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004900:	240c      	movs	r4, #12
 8004902:	2302      	movs	r3, #2
 8004904:	e9cd 4307 	strd	r4, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004908:	f04f 0c03 	mov.w	ip, #3
 800490c:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800490e:	a907      	add	r1, sp, #28
 8004910:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004914:	e9cd c30a 	strd	ip, r3, [sp, #40]	@ 0x28
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8004918:	4c20      	ldr	r4, [pc, #128]	@ (800499c <HAL_UART_MspInit+0x150>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800491a:	f001 f871 	bl	8005a00 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800491e:	4b20      	ldr	r3, [pc, #128]	@ (80049a0 <HAL_UART_MspInit+0x154>)
 8004920:	e7c3      	b.n	80048aa <HAL_UART_MspInit+0x5e>
  else if(huart->Instance==USART3)
 8004922:	4a20      	ldr	r2, [pc, #128]	@ (80049a4 <HAL_UART_MspInit+0x158>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d1d3      	bne.n	80048d0 <HAL_UART_MspInit+0x84>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004928:	4b18      	ldr	r3, [pc, #96]	@ (800498c <HAL_UART_MspInit+0x140>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800492a:	481f      	ldr	r0, [pc, #124]	@ (80049a8 <HAL_UART_MspInit+0x15c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800492c:	69da      	ldr	r2, [r3, #28]
    hdma_usart3_rx.Instance = DMA1_Channel3;
 800492e:	4c1f      	ldr	r4, [pc, #124]	@ (80049ac <HAL_UART_MspInit+0x160>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8004930:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004934:	61da      	str	r2, [r3, #28]
 8004936:	69da      	ldr	r2, [r3, #28]
 8004938:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 800493c:	9205      	str	r2, [sp, #20]
 800493e:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004940:	695a      	ldr	r2, [r3, #20]
 8004942:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004946:	615a      	str	r2, [r3, #20]
 8004948:	695b      	ldr	r3, [r3, #20]
 800494a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800494e:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004950:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004954:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004956:	2302      	movs	r3, #2
 8004958:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800495c:	2103      	movs	r1, #3
 800495e:	2307      	movs	r3, #7
 8004960:	e9cd 130a 	strd	r1, r3, [sp, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004964:	a907      	add	r1, sp, #28
 8004966:	f001 f84b 	bl	8005a00 <HAL_GPIO_Init>
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800496a:	4811      	ldr	r0, [pc, #68]	@ (80049b0 <HAL_UART_MspInit+0x164>)
 800496c:	2300      	movs	r3, #0
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800496e:	2280      	movs	r2, #128	@ 0x80
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004970:	e9c4 0300 	strd	r0, r3, [r4]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004974:	e9c4 2303 	strd	r2, r3, [r4, #12]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004978:	60a3      	str	r3, [r4, #8]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800497a:	6163      	str	r3, [r4, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 800497c:	2320      	movs	r3, #32
 800497e:	61a3      	str	r3, [r4, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004980:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004984:	e79b      	b.n	80048be <HAL_UART_MspInit+0x72>
 8004986:	bf00      	nop
 8004988:	40013800 	.word	0x40013800
 800498c:	40021000 	.word	0x40021000
 8004990:	2000107c 	.word	0x2000107c
 8004994:	40020058 	.word	0x40020058
 8004998:	40004400 	.word	0x40004400
 800499c:	20001038 	.word	0x20001038
 80049a0:	4002006c 	.word	0x4002006c
 80049a4:	40004800 	.word	0x40004800
 80049a8:	48000400 	.word	0x48000400
 80049ac:	20000ff4 	.word	0x20000ff4
 80049b0:	40020030 	.word	0x40020030

080049b4 <HAL_InitTick>:
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80049b4:	4b21      	ldr	r3, [pc, #132]	@ (8004a3c <HAL_InitTick+0x88>)
{
 80049b6:	b570      	push	{r4, r5, r6, lr}
  __HAL_RCC_TIM2_CLK_ENABLE();
 80049b8:	69da      	ldr	r2, [r3, #28]
 80049ba:	f042 0201 	orr.w	r2, r2, #1
 80049be:	61da      	str	r2, [r3, #28]
 80049c0:	69db      	ldr	r3, [r3, #28]
{
 80049c2:	b088      	sub	sp, #32
  __HAL_RCC_TIM2_CLK_ENABLE();
 80049c4:	f003 0301 	and.w	r3, r3, #1
 80049c8:	9302      	str	r3, [sp, #8]
{
 80049ca:	4605      	mov	r5, r0
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80049cc:	a901      	add	r1, sp, #4
 80049ce:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 80049d0:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80049d2:	f001 fc3f 	bl	8006254 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80049d6:	9b06      	ldr	r3, [sp, #24]
 80049d8:	bb53      	cbnz	r3, 8004a30 <HAL_InitTick+0x7c>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80049da:	f001 fc0b 	bl	80061f4 <HAL_RCC_GetPCLK1Freq>

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80049de:	4e18      	ldr	r6, [pc, #96]	@ (8004a40 <HAL_InitTick+0x8c>)
 80049e0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80049e4:	6033      	str	r3, [r6, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 80049e6:	f240 33e7 	movw	r3, #999	@ 0x3e7
 80049ea:	60f3      	str	r3, [r6, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80049ec:	4b15      	ldr	r3, [pc, #84]	@ (8004a44 <HAL_InitTick+0x90>)
 80049ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80049f2:	3b01      	subs	r3, #1
  htim2.Init.Prescaler = uwPrescalerValue;
 80049f4:	6073      	str	r3, [r6, #4]
  htim2.Init.ClockDivision = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;

  status = HAL_TIM_Base_Init(&htim2);
 80049f6:	4630      	mov	r0, r6
  htim2.Init.ClockDivision = 0;
 80049f8:	2300      	movs	r3, #0
 80049fa:	6133      	str	r3, [r6, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80049fc:	60b3      	str	r3, [r6, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80049fe:	61b3      	str	r3, [r6, #24]
  status = HAL_TIM_Base_Init(&htim2);
 8004a00:	f002 fc6c 	bl	80072dc <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8004a04:	4604      	mov	r4, r0
 8004a06:	b980      	cbnz	r0, 8004a2a <HAL_InitTick+0x76>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8004a08:	4630      	mov	r0, r6
 8004a0a:	f002 fb29 	bl	8007060 <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 8004a0e:	4604      	mov	r4, r0
 8004a10:	b958      	cbnz	r0, 8004a2a <HAL_InitTick+0x76>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004a12:	201c      	movs	r0, #28
 8004a14:	f000 ff02 	bl	800581c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a18:	2d0f      	cmp	r5, #15
 8004a1a:	d80d      	bhi.n	8004a38 <HAL_InitTick+0x84>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8004a1c:	4622      	mov	r2, r4
 8004a1e:	4629      	mov	r1, r5
 8004a20:	201c      	movs	r0, #28
 8004a22:	f000 fec9 	bl	80057b8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a26:	4b08      	ldr	r3, [pc, #32]	@ (8004a48 <HAL_InitTick+0x94>)
 8004a28:	601d      	str	r5, [r3, #0]
    }
  }

 /* Return function status */
  return status;
}
 8004a2a:	4620      	mov	r0, r4
 8004a2c:	b008      	add	sp, #32
 8004a2e:	bd70      	pop	{r4, r5, r6, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8004a30:	f001 fbe0 	bl	80061f4 <HAL_RCC_GetPCLK1Freq>
 8004a34:	0040      	lsls	r0, r0, #1
 8004a36:	e7d2      	b.n	80049de <HAL_InitTick+0x2a>
        status = HAL_ERROR;
 8004a38:	2401      	movs	r4, #1
 8004a3a:	e7f6      	b.n	8004a2a <HAL_InitTick+0x76>
 8004a3c:	40021000 	.word	0x40021000
 8004a40:	200016e0 	.word	0x200016e0
 8004a44:	000f4240 	.word	0x000f4240
 8004a48:	20000018 	.word	0x20000018

08004a4c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004a4c:	e7fe      	b.n	8004a4c <NMI_Handler>

08004a4e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004a4e:	e7fe      	b.n	8004a4e <HardFault_Handler>

08004a50 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004a50:	e7fe      	b.n	8004a50 <MemManage_Handler>

08004a52 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004a52:	e7fe      	b.n	8004a52 <BusFault_Handler>

08004a54 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004a54:	e7fe      	b.n	8004a54 <UsageFault_Handler>

08004a56 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004a56:	4770      	bx	lr

08004a58 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004a58:	4801      	ldr	r0, [pc, #4]	@ (8004a60 <DMA1_Channel3_IRQHandler+0x8>)
 8004a5a:	f000 bf89 	b.w	8005970 <HAL_DMA_IRQHandler>
 8004a5e:	bf00      	nop
 8004a60:	20000ff4 	.word	0x20000ff4

08004a64 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004a64:	4801      	ldr	r0, [pc, #4]	@ (8004a6c <DMA1_Channel5_IRQHandler+0x8>)
 8004a66:	f000 bf83 	b.w	8005970 <HAL_DMA_IRQHandler>
 8004a6a:	bf00      	nop
 8004a6c:	2000107c 	.word	0x2000107c

08004a70 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004a70:	4801      	ldr	r0, [pc, #4]	@ (8004a78 <DMA1_Channel6_IRQHandler+0x8>)
 8004a72:	f000 bf7d 	b.w	8005970 <HAL_DMA_IRQHandler>
 8004a76:	bf00      	nop
 8004a78:	20001038 	.word	0x20001038

08004a7c <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004a7c:	4801      	ldr	r0, [pc, #4]	@ (8004a84 <TIM2_IRQHandler+0x8>)
 8004a7e:	f002 bb29 	b.w	80070d4 <HAL_TIM_IRQHandler>
 8004a82:	bf00      	nop
 8004a84:	200016e0 	.word	0x200016e0

08004a88 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004a88:	4801      	ldr	r0, [pc, #4]	@ (8004a90 <TIM3_IRQHandler+0x8>)
 8004a8a:	f002 bb23 	b.w	80070d4 <HAL_TIM_IRQHandler>
 8004a8e:	bf00      	nop
 8004a90:	20001258 	.word	0x20001258

08004a94 <ADC3_IRQHandler>:
void ADC3_IRQHandler(void)
{
  /* USER CODE BEGIN ADC3_IRQn 0 */

  /* USER CODE END ADC3_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc3);
 8004a94:	4801      	ldr	r0, [pc, #4]	@ (8004a9c <ADC3_IRQHandler+0x8>)
 8004a96:	f000 ba93 	b.w	8004fc0 <HAL_ADC_IRQHandler>
 8004a9a:	bf00      	nop
 8004a9c:	20001414 	.word	0x20001414

08004aa0 <DMA2_Channel1_IRQHandler>:
void DMA2_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004aa0:	4801      	ldr	r0, [pc, #4]	@ (8004aa8 <DMA2_Channel1_IRQHandler+0x8>)
 8004aa2:	f000 bf65 	b.w	8005970 <HAL_DMA_IRQHandler>
 8004aa6:	bf00      	nop
 8004aa8:	200013d0 	.word	0x200013d0

08004aac <DMA2_Channel5_IRQHandler>:
void DMA2_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8004aac:	4801      	ldr	r0, [pc, #4]	@ (8004ab4 <DMA2_Channel5_IRQHandler+0x8>)
 8004aae:	f000 bf5f 	b.w	8005970 <HAL_DMA_IRQHandler>
 8004ab2:	bf00      	nop
 8004ab4:	2000138c 	.word	0x2000138c

08004ab8 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8004ab8:	2001      	movs	r0, #1
 8004aba:	4770      	bx	lr

08004abc <_kill>:

int _kill(int pid, int sig)
{
 8004abc:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004abe:	f007 fd87 	bl	800c5d0 <__errno>
 8004ac2:	2316      	movs	r3, #22
 8004ac4:	6003      	str	r3, [r0, #0]
  return -1;
}
 8004ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8004aca:	bd08      	pop	{r3, pc}

08004acc <_exit>:

void _exit (int status)
{
 8004acc:	b508      	push	{r3, lr}
  errno = EINVAL;
 8004ace:	f007 fd7f 	bl	800c5d0 <__errno>
 8004ad2:	2316      	movs	r3, #22
 8004ad4:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 8004ad6:	e7fe      	b.n	8004ad6 <_exit+0xa>

08004ad8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004ad8:	b570      	push	{r4, r5, r6, lr}
 8004ada:	460d      	mov	r5, r1
 8004adc:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004ade:	460e      	mov	r6, r1
 8004ae0:	1b73      	subs	r3, r6, r5
 8004ae2:	429c      	cmp	r4, r3
 8004ae4:	dc01      	bgt.n	8004aea <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8004ae6:	4620      	mov	r0, r4
 8004ae8:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8004aea:	f3af 8000 	nop.w
 8004aee:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004af2:	e7f5      	b.n	8004ae0 <_read+0x8>

08004af4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004af4:	b570      	push	{r4, r5, r6, lr}
 8004af6:	460d      	mov	r5, r1
 8004af8:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004afa:	460e      	mov	r6, r1
 8004afc:	1b73      	subs	r3, r6, r5
 8004afe:	429c      	cmp	r4, r3
 8004b00:	dc01      	bgt.n	8004b06 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 8004b02:	4620      	mov	r0, r4
 8004b04:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 8004b06:	f816 0b01 	ldrb.w	r0, [r6], #1
 8004b0a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004b0e:	e7f5      	b.n	8004afc <_write+0x8>

08004b10 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8004b10:	f04f 30ff 	mov.w	r0, #4294967295
 8004b14:	4770      	bx	lr

08004b16 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004b16:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004b1a:	604b      	str	r3, [r1, #4]
  return 0;
}
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	4770      	bx	lr

08004b20 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004b20:	2001      	movs	r0, #1
 8004b22:	4770      	bx	lr

08004b24 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004b24:	2000      	movs	r0, #0
 8004b26:	4770      	bx	lr

08004b28 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004b28:	4a0b      	ldr	r2, [pc, #44]	@ (8004b58 <_sbrk+0x30>)
 8004b2a:	6811      	ldr	r1, [r2, #0]
{
 8004b2c:	b510      	push	{r4, lr}
 8004b2e:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8004b30:	b909      	cbnz	r1, 8004b36 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8004b32:	490a      	ldr	r1, [pc, #40]	@ (8004b5c <_sbrk+0x34>)
 8004b34:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004b36:	6810      	ldr	r0, [r2, #0]
 8004b38:	4909      	ldr	r1, [pc, #36]	@ (8004b60 <_sbrk+0x38>)
 8004b3a:	4c0a      	ldr	r4, [pc, #40]	@ (8004b64 <_sbrk+0x3c>)
 8004b3c:	4403      	add	r3, r0
 8004b3e:	1b09      	subs	r1, r1, r4
 8004b40:	428b      	cmp	r3, r1
 8004b42:	d906      	bls.n	8004b52 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8004b44:	f007 fd44 	bl	800c5d0 <__errno>
 8004b48:	230c      	movs	r3, #12
 8004b4a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8004b4c:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004b50:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004b52:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8004b54:	e7fc      	b.n	8004b50 <_sbrk+0x28>
 8004b56:	bf00      	nop
 8004b58:	20001730 	.word	0x20001730
 8004b5c:	20009848 	.word	0x20009848
 8004b60:	2000a000 	.word	0x2000a000
 8004b64:	00000400 	.word	0x00000400

08004b68 <uart_transmit_string>:
#include "system_management.h"
#include <stdio.h>
#include <stdarg.h>
#include <string.h>

void uart_transmit_string(UART_HandleTypeDef *huart, uint8_t *string) {
 8004b68:	b570      	push	{r4, r5, r6, lr}
 8004b6a:	4605      	mov	r5, r0
    HAL_UART_Transmit(huart, string, strlen((char *)string), 1000);
 8004b6c:	4608      	mov	r0, r1
void uart_transmit_string(UART_HandleTypeDef *huart, uint8_t *string) {
 8004b6e:	460c      	mov	r4, r1
    HAL_UART_Transmit(huart, string, strlen((char *)string), 1000);
 8004b70:	f7fb fb8e 	bl	8000290 <strlen>
 8004b74:	4621      	mov	r1, r4
 8004b76:	b282      	uxth	r2, r0
 8004b78:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b7c:	4628      	mov	r0, r5
}
 8004b7e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UART_Transmit(huart, string, strlen((char *)string), 1000);
 8004b82:	f002 bf59 	b.w	8007a38 <HAL_UART_Transmit>
	...

08004b88 <Debug_printf>:


void Debug_printf(const char *format, ...) {
 8004b88:	b40f      	push	{r0, r1, r2, r3}
 8004b8a:	b500      	push	{lr}
 8004b8c:	b0c3      	sub	sp, #268	@ 0x10c
 8004b8e:	ab44      	add	r3, sp, #272	@ 0x110

    // Start processing the variadic arguments
    va_start(args, format);

    // Format the string
    vsnprintf(output_buffer, sizeof(output_buffer), format, args);
 8004b90:	f44f 7180 	mov.w	r1, #256	@ 0x100
void Debug_printf(const char *format, ...) {
 8004b94:	f853 2b04 	ldr.w	r2, [r3], #4
    va_start(args, format);
 8004b98:	9301      	str	r3, [sp, #4]
    vsnprintf(output_buffer, sizeof(output_buffer), format, args);
 8004b9a:	a802      	add	r0, sp, #8
 8004b9c:	f006 fee8 	bl	800b970 <vsniprintf>

    // End processing the arguments
    va_end(args);

    // Transmit the formatted string over UART
    uart_transmit_string(&huart1,(uint8_t*) output_buffer);
 8004ba0:	4804      	ldr	r0, [pc, #16]	@ (8004bb4 <Debug_printf+0x2c>)
 8004ba2:	a902      	add	r1, sp, #8
 8004ba4:	f7ff ffe0 	bl	8004b68 <uart_transmit_string>
}
 8004ba8:	b043      	add	sp, #268	@ 0x10c
 8004baa:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bae:	b004      	add	sp, #16
 8004bb0:	4770      	bx	lr
 8004bb2:	bf00      	nop
 8004bb4:	200011d0 	.word	0x200011d0

08004bb8 <SystemInit>:
  */
void SystemInit(void)
{
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004bb8:	4a03      	ldr	r2, [pc, #12]	@ (8004bc8 <SystemInit+0x10>)
 8004bba:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004bbe:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004bc2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004bc6:	4770      	bx	lr
 8004bc8:	e000ed00 	.word	0xe000ed00

08004bcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004bcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004c04 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8004bd0:	f7ff fff2 	bl	8004bb8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004bd4:	480c      	ldr	r0, [pc, #48]	@ (8004c08 <LoopForever+0x6>)
  ldr r1, =_edata
 8004bd6:	490d      	ldr	r1, [pc, #52]	@ (8004c0c <LoopForever+0xa>)
  ldr r2, =_sidata
 8004bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8004c10 <LoopForever+0xe>)
  movs r3, #0
 8004bda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004bdc:	e002      	b.n	8004be4 <LoopCopyDataInit>

08004bde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004bde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004be0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004be2:	3304      	adds	r3, #4

08004be4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004be4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004be6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004be8:	d3f9      	bcc.n	8004bde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004bea:	4a0a      	ldr	r2, [pc, #40]	@ (8004c14 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004bec:	4c0a      	ldr	r4, [pc, #40]	@ (8004c18 <LoopForever+0x16>)
  movs r3, #0
 8004bee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004bf0:	e001      	b.n	8004bf6 <LoopFillZerobss>

08004bf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004bf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004bf4:	3204      	adds	r2, #4

08004bf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004bf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004bf8:	d3fb      	bcc.n	8004bf2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004bfa:	f007 fcef 	bl	800c5dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004bfe:	f7fe fb1d 	bl	800323c <main>

08004c02 <LoopForever>:

LoopForever:
    b LoopForever
 8004c02:	e7fe      	b.n	8004c02 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004c04:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8004c08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004c0c:	20000248 	.word	0x20000248
  ldr r2, =_sidata
 8004c10:	08011f68 	.word	0x08011f68
  ldr r2, =_sbss
 8004c14:	20000248 	.word	0x20000248
  ldr r4, =_ebss
 8004c18:	20009848 	.word	0x20009848

08004c1c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004c1c:	e7fe      	b.n	8004c1c <ADC1_2_IRQHandler>

08004c1e <__cxa_guard_abort.part.0>:

/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
 8004c1e:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
 8004c20:	b672      	cpsid	i
{
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004c22:	f7fe fd5e 	bl	80036e2 <Error_Handler>
 8004c26:	e7fe      	b.n	8004c26 <__cxa_guard_abort.part.0+0x8>

08004c28 <stm32_lock_acquire>:
{
 8004c28:	b508      	push	{r3, lr}
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004c2a:	7a03      	ldrb	r3, [r0, #8]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d903      	bls.n	8004c38 <stm32_lock_acquire+0x10>
 8004c30:	b672      	cpsid	i
 8004c32:	f7fe fd56 	bl	80036e2 <Error_Handler>
 8004c36:	e7fe      	b.n	8004c36 <stm32_lock_acquire+0xe>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8004c38:	1c5a      	adds	r2, r3, #1
 8004c3a:	7202      	strb	r2, [r0, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004c3c:	f3ef 8211 	mrs	r2, BASEPRI
 8004c40:	f04f 0150 	mov.w	r1, #80	@ 0x50
 8004c44:	f381 8811 	msr	BASEPRI, r1
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8004c54:	bd08      	pop	{r3, pc}

08004c56 <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8004c56:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
  lock->nesting_level--;
 8004c58:	7a03      	ldrb	r3, [r0, #8]
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	b2db      	uxtb	r3, r3
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004c5e:	2b01      	cmp	r3, #1
  lock->nesting_level--;
 8004c60:	7203      	strb	r3, [r0, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004c62:	d903      	bls.n	8004c6c <stm32_lock_release+0x16>
 8004c64:	b672      	cpsid	i
 8004c66:	f7fe fd3c 	bl	80036e2 <Error_Handler>
 8004c6a:	e7fe      	b.n	8004c6a <stm32_lock_release+0x14>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004c6c:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8004c70:	f383 8811 	msr	BASEPRI, r3
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
}
 8004c74:	bd08      	pop	{r3, pc}

08004c76 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8004c76:	b510      	push	{r4, lr}
  if (lock == NULL)
 8004c78:	4604      	mov	r4, r0
 8004c7a:	b920      	cbnz	r0, 8004c86 <__retarget_lock_init_recursive+0x10>
  {
    errno = EINVAL;
 8004c7c:	f007 fca8 	bl	800c5d0 <__errno>
 8004c80:	2316      	movs	r3, #22
 8004c82:	6003      	str	r3, [r0, #0]
    return;
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
}
 8004c84:	bd10      	pop	{r4, pc}
  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8004c86:	200c      	movs	r0, #12
 8004c88:	f004 ff08 	bl	8009a9c <malloc>
 8004c8c:	6020      	str	r0, [r4, #0]
  if (*lock != NULL)
 8004c8e:	b120      	cbz	r0, 8004c9a <__retarget_lock_init_recursive+0x24>
    lock->basepri[i] = 0;
 8004c90:	2300      	movs	r3, #0
 8004c92:	e9c0 3300 	strd	r3, r3, [r0]
  lock->nesting_level = 0;
 8004c96:	7203      	strb	r3, [r0, #8]
}
 8004c98:	e7f4      	b.n	8004c84 <__retarget_lock_init_recursive+0xe>
 8004c9a:	f7ff ffc0 	bl	8004c1e <__cxa_guard_abort.part.0>

08004c9e <__retarget_lock_acquire>:
/**
  * @brief Acquire lock
  * @param lock The lock
  */
void __retarget_lock_acquire(_LOCK_T lock)
{
 8004c9e:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004ca0:	b908      	cbnz	r0, 8004ca6 <__retarget_lock_acquire+0x8>
 8004ca2:	f7ff ffbc 	bl	8004c1e <__cxa_guard_abort.part.0>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
}
 8004ca6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8004caa:	f7ff bfbd 	b.w	8004c28 <stm32_lock_acquire>

08004cae <__retarget_lock_acquire_recursive>:
#define __lock_close(lock) __retarget_lock_close(lock)
extern void __retarget_lock_close_recursive(_LOCK_T lock);
#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)
extern void __retarget_lock_acquire(_LOCK_T lock);
#define __lock_acquire(lock) __retarget_lock_acquire(lock)
extern void __retarget_lock_acquire_recursive(_LOCK_T lock);
 8004cae:	f7ff bff6 	b.w	8004c9e <__retarget_lock_acquire>

08004cb2 <__retarget_lock_release>:
/**
  * @brief Release lock
  * @param lock The lock
  */
void __retarget_lock_release(_LOCK_T lock)
{
 8004cb2:	b508      	push	{r3, lr}
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004cb4:	b918      	cbnz	r0, 8004cbe <__retarget_lock_release+0xc>
 8004cb6:	b672      	cpsid	i
 8004cb8:	f7fe fd13 	bl	80036e2 <Error_Handler>
 8004cbc:	e7fe      	b.n	8004cbc <__retarget_lock_release+0xa>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
}
 8004cbe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8004cc2:	f7ff bfc8 	b.w	8004c56 <stm32_lock_release>

08004cc6 <__retarget_lock_release_recursive>:
extern int __retarget_lock_try_acquire_recursive(_LOCK_T lock);
#define __lock_try_acquire_recursive(lock) \
  __retarget_lock_try_acquire_recursive(lock)
extern void __retarget_lock_release(_LOCK_T lock);
#define __lock_release(lock) __retarget_lock_release(lock)
extern void __retarget_lock_release_recursive(_LOCK_T lock);
 8004cc6:	f7ff bff4 	b.w	8004cb2 <__retarget_lock_release>
	...

08004ccc <HAL_Init>:
  */
HAL_StatusTypeDef HAL_Init(void)
{
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004ccc:	4a07      	ldr	r2, [pc, #28]	@ (8004cec <HAL_Init+0x20>)
{
 8004cce:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004cd0:	6813      	ldr	r3, [r2, #0]
 8004cd2:	f043 0310 	orr.w	r3, r3, #16
 8004cd6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004cd8:	2003      	movs	r0, #3
 8004cda:	f000 fd5b 	bl	8005794 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004cde:	200f      	movs	r0, #15
 8004ce0:	f7ff fe68 	bl	80049b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004ce4:	f7ff fc7a 	bl	80045dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8004ce8:	2000      	movs	r0, #0
 8004cea:	bd08      	pop	{r3, pc}
 8004cec:	40022000 	.word	0x40022000

08004cf0 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8004cf0:	4a03      	ldr	r2, [pc, #12]	@ (8004d00 <HAL_IncTick+0x10>)
 8004cf2:	4b04      	ldr	r3, [pc, #16]	@ (8004d04 <HAL_IncTick+0x14>)
 8004cf4:	6811      	ldr	r1, [r2, #0]
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	440b      	add	r3, r1
 8004cfa:	6013      	str	r3, [r2, #0]
}
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	20001764 	.word	0x20001764
 8004d04:	20000014 	.word	0x20000014

08004d08 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8004d08:	4b01      	ldr	r3, [pc, #4]	@ (8004d10 <HAL_GetTick+0x8>)
 8004d0a:	6818      	ldr	r0, [r3, #0]
}
 8004d0c:	4770      	bx	lr
 8004d0e:	bf00      	nop
 8004d10:	20001764 	.word	0x20001764

08004d14 <HAL_ADC_ConvCpltCallback>:
/**
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
 8004d14:	4770      	bx	lr

08004d16 <HAL_ADC_LevelOutOfWindowCallback>:
/**
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
 8004d16:	4770      	bx	lr

08004d18 <HAL_ADC_ErrorCallback>:
  * @brief  ADC error callback in non blocking mode
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
 8004d18:	4770      	bx	lr

08004d1a <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8004d1a:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004d1c:	6803      	ldr	r3, [r0, #0]
 8004d1e:	689a      	ldr	r2, [r3, #8]
 8004d20:	f002 0203 	and.w	r2, r2, #3
 8004d24:	2a01      	cmp	r2, #1
{
 8004d26:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004d28:	d001      	beq.n	8004d2e <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004d2a:	2000      	movs	r0, #0
}
 8004d2c:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	07d1      	lsls	r1, r2, #31
 8004d32:	d5fa      	bpl.n	8004d2a <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8004d34:	689a      	ldr	r2, [r3, #8]
 8004d36:	f002 020d 	and.w	r2, r2, #13
 8004d3a:	2a01      	cmp	r2, #1
 8004d3c:	d115      	bne.n	8004d6a <ADC_Disable+0x50>
      __HAL_ADC_DISABLE(hadc);
 8004d3e:	689a      	ldr	r2, [r3, #8]
 8004d40:	f042 0202 	orr.w	r2, r2, #2
 8004d44:	609a      	str	r2, [r3, #8]
 8004d46:	2203      	movs	r2, #3
 8004d48:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004d4a:	f7ff ffdd 	bl	8004d08 <HAL_GetTick>
 8004d4e:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004d50:	6823      	ldr	r3, [r4, #0]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	07db      	lsls	r3, r3, #31
 8004d56:	d5e8      	bpl.n	8004d2a <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004d58:	f7ff ffd6 	bl	8004d08 <HAL_GetTick>
 8004d5c:	1b40      	subs	r0, r0, r5
 8004d5e:	2802      	cmp	r0, #2
 8004d60:	d9f6      	bls.n	8004d50 <ADC_Disable+0x36>
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004d62:	6823      	ldr	r3, [r4, #0]
 8004d64:	689b      	ldr	r3, [r3, #8]
 8004d66:	07da      	lsls	r2, r3, #31
 8004d68:	d5f2      	bpl.n	8004d50 <ADC_Disable+0x36>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d6a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004d6c:	f043 0310 	orr.w	r3, r3, #16
 8004d70:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d72:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004d74:	f043 0301 	orr.w	r3, r3, #1
 8004d78:	6463      	str	r3, [r4, #68]	@ 0x44
      return HAL_ERROR;
 8004d7a:	2001      	movs	r0, #1
 8004d7c:	e7d6      	b.n	8004d2c <ADC_Disable+0x12>
	...

08004d80 <HAL_ADC_Init>:
{
 8004d80:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 8004d82:	2300      	movs	r3, #0
 8004d84:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8004d86:	4604      	mov	r4, r0
 8004d88:	2800      	cmp	r0, #0
 8004d8a:	f000 8103 	beq.w	8004f94 <HAL_ADC_Init+0x214>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004d8e:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8004d90:	06d5      	lsls	r5, r2, #27
 8004d92:	d46a      	bmi.n	8004e6a <HAL_ADC_Init+0xea>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8004d94:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d035      	beq.n	8004e06 <HAL_ADC_Init+0x86>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d9a:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004d9c:	6823      	ldr	r3, [r4, #0]
 8004d9e:	689a      	ldr	r2, [r3, #8]
 8004da0:	00d2      	lsls	r2, r2, #3
 8004da2:	d502      	bpl.n	8004daa <HAL_ADC_Init+0x2a>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8004da4:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8004da6:	009d      	lsls	r5, r3, #2
 8004da8:	d50a      	bpl.n	8004dc0 <HAL_ADC_Init+0x40>
      ADC_STATE_CLR_SET(hadc->State,
 8004daa:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004dac:	f023 0312 	bic.w	r3, r3, #18
 8004db0:	f043 0310 	orr.w	r3, r3, #16
 8004db4:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004db6:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8004db8:	f043 0301 	orr.w	r3, r3, #1
 8004dbc:	6463      	str	r3, [r4, #68]	@ 0x44
      tmp_hal_status = HAL_ERROR;
 8004dbe:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004dc0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004dc2:	06d9      	lsls	r1, r3, #27
 8004dc4:	f100 80e0 	bmi.w	8004f88 <HAL_ADC_Init+0x208>
 8004dc8:	2800      	cmp	r0, #0
 8004dca:	f040 80dd 	bne.w	8004f88 <HAL_ADC_Init+0x208>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8004dce:	6823      	ldr	r3, [r4, #0]
 8004dd0:	689a      	ldr	r2, [r3, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8004dd2:	0752      	lsls	r2, r2, #29
 8004dd4:	f100 80d8 	bmi.w	8004f88 <HAL_ADC_Init+0x208>
    ADC_STATE_CLR_SET(hadc->State,
 8004dd8:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004dda:	f422 7281 	bic.w	r2, r2, #258	@ 0x102
 8004dde:	f042 0202 	orr.w	r2, r2, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004de2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8004de6:	6422      	str	r2, [r4, #64]	@ 0x40
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004de8:	4a6b      	ldr	r2, [pc, #428]	@ (8004f98 <HAL_ADC_Init+0x218>)
 8004dea:	d042      	beq.n	8004e72 <HAL_ADC_Init+0xf2>
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d03e      	beq.n	8004e6e <HAL_ADC_Init+0xee>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8004df0:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8004df4:	4293      	cmp	r3, r2
 8004df6:	4969      	ldr	r1, [pc, #420]	@ (8004f9c <HAL_ADC_Init+0x21c>)
 8004df8:	f000 80b3 	beq.w	8004f62 <HAL_ADC_Init+0x1e2>
 8004dfc:	428b      	cmp	r3, r1
 8004dfe:	bf18      	it	ne
 8004e00:	2200      	movne	r2, #0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e02:	4967      	ldr	r1, [pc, #412]	@ (8004fa0 <HAL_ADC_Init+0x220>)
 8004e04:	e036      	b.n	8004e74 <HAL_ADC_Init+0xf4>
      hadc->InjectionConfig.ContextQueue = 0U;
 8004e06:	e9c0 3312 	strd	r3, r3, [r0, #72]	@ 0x48
      ADC_CLEAR_ERRORCODE(hadc);
 8004e0a:	6443      	str	r3, [r0, #68]	@ 0x44
      hadc->Lock = HAL_UNLOCKED;
 8004e0c:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_ADC_MspInit(hadc);
 8004e10:	f7ff fc02 	bl	8004618 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8004e14:	6823      	ldr	r3, [r4, #0]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	00d8      	lsls	r0, r3, #3
 8004e1a:	d4be      	bmi.n	8004d9a <HAL_ADC_Init+0x1a>
        tmp_hal_status = ADC_Disable(hadc);
 8004e1c:	4620      	mov	r0, r4
 8004e1e:	f7ff ff7c 	bl	8004d1a <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004e22:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004e24:	06d1      	lsls	r1, r2, #27
 8004e26:	d4b9      	bmi.n	8004d9c <HAL_ADC_Init+0x1c>
 8004e28:	2800      	cmp	r0, #0
 8004e2a:	d1b7      	bne.n	8004d9c <HAL_ADC_Init+0x1c>
          ADC_STATE_CLR_SET(hadc->State,
 8004e2c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004e2e:	6822      	ldr	r2, [r4, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8004e30:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004e34:	f023 0302 	bic.w	r3, r3, #2
 8004e38:	f043 0302 	orr.w	r3, r3, #2
 8004e3c:	6423      	str	r3, [r4, #64]	@ 0x40
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8004e3e:	6893      	ldr	r3, [r2, #8]
 8004e40:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8004e44:	6093      	str	r3, [r2, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8004e46:	6893      	ldr	r3, [r2, #8]
 8004e48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e4c:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004e4e:	4b55      	ldr	r3, [pc, #340]	@ (8004fa4 <HAL_ADC_Init+0x224>)
 8004e50:	4a55      	ldr	r2, [pc, #340]	@ (8004fa8 <HAL_ADC_Init+0x228>)
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e58:	220a      	movs	r2, #10
 8004e5a:	4353      	muls	r3, r2
            wait_loop_index--;
 8004e5c:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8004e5e:	9b01      	ldr	r3, [sp, #4]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d09a      	beq.n	8004d9a <HAL_ADC_Init+0x1a>
            wait_loop_index--;
 8004e64:	9b01      	ldr	r3, [sp, #4]
 8004e66:	3b01      	subs	r3, #1
 8004e68:	e7f8      	b.n	8004e5c <HAL_ADC_Init+0xdc>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	e7a8      	b.n	8004dc0 <HAL_ADC_Init+0x40>
 8004e6e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004e72:	494e      	ldr	r1, [pc, #312]	@ (8004fac <HAL_ADC_Init+0x22c>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8004e74:	689d      	ldr	r5, [r3, #8]
 8004e76:	f005 0503 	and.w	r5, r5, #3
 8004e7a:	2d01      	cmp	r5, #1
 8004e7c:	d102      	bne.n	8004e84 <HAL_ADC_Init+0x104>
 8004e7e:	681d      	ldr	r5, [r3, #0]
 8004e80:	07ed      	lsls	r5, r5, #31
 8004e82:	d40e      	bmi.n	8004ea2 <HAL_ADC_Init+0x122>
 8004e84:	b13a      	cbz	r2, 8004e96 <HAL_ADC_Init+0x116>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004e86:	6895      	ldr	r5, [r2, #8]
 8004e88:	f005 0503 	and.w	r5, r5, #3
 8004e8c:	2d01      	cmp	r5, #1
 8004e8e:	d102      	bne.n	8004e96 <HAL_ADC_Init+0x116>
 8004e90:	6812      	ldr	r2, [r2, #0]
 8004e92:	07d2      	lsls	r2, r2, #31
 8004e94:	d405      	bmi.n	8004ea2 <HAL_ADC_Init+0x122>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8004e96:	688a      	ldr	r2, [r1, #8]
 8004e98:	6865      	ldr	r5, [r4, #4]
 8004e9a:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8004e9e:	432a      	orrs	r2, r5
 8004ea0:	608a      	str	r2, [r1, #8]
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8004ea2:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004eaa:	7e65      	ldrb	r5, [r4, #25]
 8004eac:	3901      	subs	r1, #1
 8004eae:	bf18      	it	ne
 8004eb0:	2101      	movne	r1, #1
 8004eb2:	ea42 3245 	orr.w	r2, r2, r5, lsl #13
 8004eb6:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004eba:	f894 1020 	ldrb.w	r1, [r4, #32]
 8004ebe:	2901      	cmp	r1, #1
 8004ec0:	d107      	bne.n	8004ed2 <HAL_ADC_Init+0x152>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004ec2:	2d00      	cmp	r5, #0
 8004ec4:	d14f      	bne.n	8004f66 <HAL_ADC_Init+0x1e6>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8004ec6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8004ec8:	3901      	subs	r1, #1
 8004eca:	ea42 4141 	orr.w	r1, r2, r1, lsl #17
 8004ece:	f441 3280 	orr.w	r2, r1, #65536	@ 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ed2:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8004ed4:	2901      	cmp	r1, #1
 8004ed6:	d015      	beq.n	8004f04 <HAL_ADC_Init+0x184>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004ed8:	4d35      	ldr	r5, [pc, #212]	@ (8004fb0 <HAL_ADC_Init+0x230>)
 8004eda:	42ab      	cmp	r3, r5
 8004edc:	d003      	beq.n	8004ee6 <HAL_ADC_Init+0x166>
 8004ede:	f505 7580 	add.w	r5, r5, #256	@ 0x100
 8004ee2:	42ab      	cmp	r3, r5
 8004ee4:	d10a      	bne.n	8004efc <HAL_ADC_Init+0x17c>
 8004ee6:	f5b1 7f30 	cmp.w	r1, #704	@ 0x2c0
 8004eea:	d047      	beq.n	8004f7c <HAL_ADC_Init+0x1fc>
 8004eec:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8004ef0:	d047      	beq.n	8004f82 <HAL_ADC_Init+0x202>
 8004ef2:	f5b1 7fe0 	cmp.w	r1, #448	@ 0x1c0
 8004ef6:	bf08      	it	eq
 8004ef8:	f44f 7180 	moveq.w	r1, #256	@ 0x100
 8004efc:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 8004efe:	4315      	orrs	r5, r2
 8004f00:	ea45 0201 	orr.w	r2, r5, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8004f04:	6899      	ldr	r1, [r3, #8]
 8004f06:	f011 0f0c 	tst.w	r1, #12
 8004f0a:	d10c      	bne.n	8004f26 <HAL_ADC_Init+0x1a6>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8004f0c:	68d9      	ldr	r1, [r3, #12]
 8004f0e:	f421 4180 	bic.w	r1, r1, #16384	@ 0x4000
 8004f12:	f021 0102 	bic.w	r1, r1, #2
 8004f16:	60d9      	str	r1, [r3, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8004f18:	f894 1030 	ldrb.w	r1, [r4, #48]	@ 0x30
 8004f1c:	7e25      	ldrb	r5, [r4, #24]
 8004f1e:	0049      	lsls	r1, r1, #1
 8004f20:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
 8004f24:	430a      	orrs	r2, r1
    MODIFY_REG(hadc->Instance->CFGR,
 8004f26:	68dd      	ldr	r5, [r3, #12]
 8004f28:	4922      	ldr	r1, [pc, #136]	@ (8004fb4 <HAL_ADC_Init+0x234>)
 8004f2a:	4029      	ands	r1, r5
 8004f2c:	4311      	orrs	r1, r2
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004f2e:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8004f30:	60d9      	str	r1, [r3, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004f32:	2a01      	cmp	r2, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8004f34:	bf05      	ittet	eq
 8004f36:	6b19      	ldreq	r1, [r3, #48]	@ 0x30
 8004f38:	69e2      	ldreq	r2, [r4, #28]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004f3a:	6b1a      	ldrne	r2, [r3, #48]	@ 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8004f3c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8004f40:	bf06      	itte	eq
 8004f42:	f021 010f 	biceq.w	r1, r1, #15
 8004f46:	430a      	orreq	r2, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004f48:	f022 020f 	bicne.w	r2, r2, #15
 8004f4c:	631a      	str	r2, [r3, #48]	@ 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8004f4e:	2300      	movs	r3, #0
 8004f50:	6463      	str	r3, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8004f52:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004f54:	f023 0303 	bic.w	r3, r3, #3
 8004f58:	f043 0301 	orr.w	r3, r3, #1
 8004f5c:	6423      	str	r3, [r4, #64]	@ 0x40
}
 8004f5e:	b003      	add	sp, #12
 8004f60:	bd30      	pop	{r4, r5, pc}
 8004f62:	460a      	mov	r2, r1
 8004f64:	e74d      	b.n	8004e02 <HAL_ADC_Init+0x82>
        ADC_STATE_CLR_SET(hadc->State,
 8004f66:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8004f68:	f021 0122 	bic.w	r1, r1, #34	@ 0x22
 8004f6c:	f041 0120 	orr.w	r1, r1, #32
 8004f70:	6421      	str	r1, [r4, #64]	@ 0x40
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f72:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004f74:	f041 0101 	orr.w	r1, r1, #1
 8004f78:	6461      	str	r1, [r4, #68]	@ 0x44
 8004f7a:	e7aa      	b.n	8004ed2 <HAL_ADC_Init+0x152>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8004f7c:	f44f 71e0 	mov.w	r1, #448	@ 0x1c0
 8004f80:	e7bc      	b.n	8004efc <HAL_ADC_Init+0x17c>
 8004f82:	f44f 7130 	mov.w	r1, #704	@ 0x2c0
 8004f86:	e7b9      	b.n	8004efc <HAL_ADC_Init+0x17c>
    ADC_STATE_CLR_SET(hadc->State,
 8004f88:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004f8a:	f023 0312 	bic.w	r3, r3, #18
 8004f8e:	f043 0310 	orr.w	r3, r3, #16
 8004f92:	6423      	str	r3, [r4, #64]	@ 0x40
    return HAL_ERROR;
 8004f94:	2001      	movs	r0, #1
 8004f96:	e7e2      	b.n	8004f5e <HAL_ADC_Init+0x1de>
 8004f98:	50000100 	.word	0x50000100
 8004f9c:	50000500 	.word	0x50000500
 8004fa0:	50000700 	.word	0x50000700
 8004fa4:	20000010 	.word	0x20000010
 8004fa8:	000f4240 	.word	0x000f4240
 8004fac:	50000300 	.word	0x50000300
 8004fb0:	50000400 	.word	0x50000400
 8004fb4:	fff0c007 	.word	0xfff0c007

08004fb8 <HAL_ADCEx_InjectedConvCpltCallback>:
}
 8004fb8:	4770      	bx	lr

08004fba <HAL_ADCEx_InjectedQueueOverflowCallback>:
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
 8004fba:	4770      	bx	lr

08004fbc <HAL_ADCEx_LevelOutOfWindow2Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
 8004fbc:	4770      	bx	lr

08004fbe <HAL_ADCEx_LevelOutOfWindow3Callback>:
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004fc0:	6803      	ldr	r3, [r0, #0]
{
 8004fc2:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004fc4:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004fc6:	685e      	ldr	r6, [r3, #4]
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004fc8:	076a      	lsls	r2, r5, #29
{
 8004fca:	4604      	mov	r4, r0
  if( (((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004fcc:	d501      	bpl.n	8004fd2 <HAL_ADC_IRQHandler+0x12>
 8004fce:	0770      	lsls	r0, r6, #29
 8004fd0:	d403      	bmi.n	8004fda <HAL_ADC_IRQHandler+0x1a>
 8004fd2:	0729      	lsls	r1, r5, #28
 8004fd4:	d543      	bpl.n	800505e <HAL_ADC_IRQHandler+0x9e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS))   )
 8004fd6:	0732      	lsls	r2, r6, #28
 8004fd8:	d541      	bpl.n	800505e <HAL_ADC_IRQHandler+0x9e>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004fda:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8004fdc:	06d0      	lsls	r0, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004fde:	bf5e      	ittt	pl
 8004fe0:	6c22      	ldrpl	r2, [r4, #64]	@ 0x40
 8004fe2:	f442 7200 	orrpl.w	r2, r2, #512	@ 0x200
 8004fe6:	6422      	strpl	r2, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8004fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fec:	d003      	beq.n	8004ff6 <HAL_ADC_IRQHandler+0x36>
 8004fee:	4a90      	ldr	r2, [pc, #576]	@ (8005230 <HAL_ADC_IRQHandler+0x270>)
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	f040 8105 	bne.w	8005200 <HAL_ADC_IRQHandler+0x240>
 8004ff6:	4a8f      	ldr	r2, [pc, #572]	@ (8005234 <HAL_ADC_IRQHandler+0x274>)
 8004ff8:	6891      	ldr	r1, [r2, #8]
 8004ffa:	06c9      	lsls	r1, r1, #27
 8004ffc:	d00c      	beq.n	8005018 <HAL_ADC_IRQHandler+0x58>
 8004ffe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005002:	d003      	beq.n	800500c <HAL_ADC_IRQHandler+0x4c>
 8005004:	498a      	ldr	r1, [pc, #552]	@ (8005230 <HAL_ADC_IRQHandler+0x270>)
 8005006:	428b      	cmp	r3, r1
 8005008:	f040 80ff 	bne.w	800520a <HAL_ADC_IRQHandler+0x24a>
 800500c:	6892      	ldr	r2, [r2, #8]
 800500e:	f002 021f 	and.w	r2, r2, #31
 8005012:	2a05      	cmp	r2, #5
 8005014:	f040 8114 	bne.w	8005240 <HAL_ADC_IRQHandler+0x280>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8005018:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 800501a:	68d9      	ldr	r1, [r3, #12]
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 800501c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8005020:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 8005024:	4311      	orrs	r1, r2
 8005026:	d114      	bne.n	8005052 <HAL_ADC_IRQHandler+0x92>
      if((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS)
 8005028:	0729      	lsls	r1, r5, #28
 800502a:	d512      	bpl.n	8005052 <HAL_ADC_IRQHandler+0x92>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800502c:	689a      	ldr	r2, [r3, #8]
 800502e:	0752      	lsls	r2, r2, #29
 8005030:	f100 8122 	bmi.w	8005278 <HAL_ADC_IRQHandler+0x2b8>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005034:	685a      	ldr	r2, [r3, #4]
 8005036:	f022 020c 	bic.w	r2, r2, #12
 800503a:	605a      	str	r2, [r3, #4]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800503c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800503e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005042:	6423      	str	r3, [r4, #64]	@ 0x40
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005044:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005046:	04d8      	lsls	r0, r3, #19
 8005048:	d403      	bmi.n	8005052 <HAL_ADC_IRQHandler+0x92>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800504a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800504c:	f043 0301 	orr.w	r3, r3, #1
 8005050:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_ConvCpltCallback(hadc);
 8005052:	4620      	mov	r0, r4
 8005054:	f7ff fe5e 	bl	8004d14 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8005058:	6823      	ldr	r3, [r4, #0]
 800505a:	220c      	movs	r2, #12
 800505c:	601a      	str	r2, [r3, #0]
  if( (((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800505e:	06a9      	lsls	r1, r5, #26
 8005060:	d501      	bpl.n	8005066 <HAL_ADC_IRQHandler+0xa6>
 8005062:	06b2      	lsls	r2, r6, #26
 8005064:	d403      	bmi.n	800506e <HAL_ADC_IRQHandler+0xae>
 8005066:	066b      	lsls	r3, r5, #25
 8005068:	d562      	bpl.n	8005130 <HAL_ADC_IRQHandler+0x170>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS))   )
 800506a:	0670      	lsls	r0, r6, #25
 800506c:	d560      	bpl.n	8005130 <HAL_ADC_IRQHandler+0x170>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800506e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005070:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005074:	6423      	str	r3, [r4, #64]	@ 0x40
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005076:	6823      	ldr	r3, [r4, #0]
 8005078:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800507c:	d003      	beq.n	8005086 <HAL_ADC_IRQHandler+0xc6>
 800507e:	4a6c      	ldr	r2, [pc, #432]	@ (8005230 <HAL_ADC_IRQHandler+0x270>)
 8005080:	4293      	cmp	r3, r2
 8005082:	f040 8102 	bne.w	800528a <HAL_ADC_IRQHandler+0x2ca>
 8005086:	4a6b      	ldr	r2, [pc, #428]	@ (8005234 <HAL_ADC_IRQHandler+0x274>)
 8005088:	6891      	ldr	r1, [r2, #8]
 800508a:	06c9      	lsls	r1, r1, #27
 800508c:	d00c      	beq.n	80050a8 <HAL_ADC_IRQHandler+0xe8>
 800508e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005092:	d003      	beq.n	800509c <HAL_ADC_IRQHandler+0xdc>
 8005094:	4966      	ldr	r1, [pc, #408]	@ (8005230 <HAL_ADC_IRQHandler+0x270>)
 8005096:	428b      	cmp	r3, r1
 8005098:	f040 80fc 	bne.w	8005294 <HAL_ADC_IRQHandler+0x2d4>
 800509c:	6892      	ldr	r2, [r2, #8]
 800509e:	f002 021f 	and.w	r2, r2, #31
 80050a2:	2a05      	cmp	r2, #5
 80050a4:	f040 8108 	bne.w	80052b8 <HAL_ADC_IRQHandler+0x2f8>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80050a8:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc))
 80050aa:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 80050ac:	f011 0fc0 	tst.w	r1, #192	@ 0xc0
 80050b0:	d138      	bne.n	8005124 <HAL_ADC_IRQHandler+0x164>
      if((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    ||
 80050b2:	0191      	lsls	r1, r2, #6
 80050b4:	d506      	bpl.n	80050c4 <HAL_ADC_IRQHandler+0x104>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80050b6:	68d9      	ldr	r1, [r3, #12]
          (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )
 80050b8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 80050bc:	f401 6140 	and.w	r1, r1, #3072	@ 0xc00
 80050c0:	4311      	orrs	r1, r2
 80050c2:	d12f      	bne.n	8005124 <HAL_ADC_IRQHandler+0x164>
        if((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS)
 80050c4:	0668      	lsls	r0, r5, #25
 80050c6:	d52d      	bpl.n	8005124 <HAL_ADC_IRQHandler+0x164>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80050c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050cc:	d003      	beq.n	80050d6 <HAL_ADC_IRQHandler+0x116>
 80050ce:	4a58      	ldr	r2, [pc, #352]	@ (8005230 <HAL_ADC_IRQHandler+0x270>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	f040 810d 	bne.w	80052f0 <HAL_ADC_IRQHandler+0x330>
 80050d6:	4a57      	ldr	r2, [pc, #348]	@ (8005234 <HAL_ADC_IRQHandler+0x274>)
 80050d8:	6891      	ldr	r1, [r2, #8]
 80050da:	06c9      	lsls	r1, r1, #27
 80050dc:	d00c      	beq.n	80050f8 <HAL_ADC_IRQHandler+0x138>
 80050de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80050e2:	d003      	beq.n	80050ec <HAL_ADC_IRQHandler+0x12c>
 80050e4:	4952      	ldr	r1, [pc, #328]	@ (8005230 <HAL_ADC_IRQHandler+0x270>)
 80050e6:	428b      	cmp	r3, r1
 80050e8:	f040 8107 	bne.w	80052fa <HAL_ADC_IRQHandler+0x33a>
 80050ec:	6892      	ldr	r2, [r2, #8]
 80050ee:	f002 021f 	and.w	r2, r2, #31
 80050f2:	2a06      	cmp	r2, #6
 80050f4:	f040 8113 	bne.w	800531e <HAL_ADC_IRQHandler+0x35e>
            tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 80050f8:	68da      	ldr	r2, [r3, #12]
          if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 80050fa:	0291      	lsls	r1, r2, #10
 80050fc:	d412      	bmi.n	8005124 <HAL_ADC_IRQHandler+0x164>
            if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 80050fe:	689a      	ldr	r2, [r3, #8]
 8005100:	0712      	lsls	r2, r2, #28
 8005102:	f100 8128 	bmi.w	8005356 <HAL_ADC_IRQHandler+0x396>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005106:	685a      	ldr	r2, [r3, #4]
 8005108:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800510c:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800510e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005110:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005114:	6423      	str	r3, [r4, #64]	@ 0x40
              if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8005116:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005118:	05d8      	lsls	r0, r3, #23
 800511a:	d403      	bmi.n	8005124 <HAL_ADC_IRQHandler+0x164>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800511c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800511e:	f043 0301 	orr.w	r3, r3, #1
 8005122:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005124:	4620      	mov	r0, r4
 8005126:	f7ff ff47 	bl	8004fb8 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 800512a:	6823      	ldr	r3, [r4, #0]
 800512c:	2260      	movs	r2, #96	@ 0x60
 800512e:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005130:	0629      	lsls	r1, r5, #24
 8005132:	d50b      	bpl.n	800514c <HAL_ADC_IRQHandler+0x18c>
 8005134:	0632      	lsls	r2, r6, #24
 8005136:	d509      	bpl.n	800514c <HAL_ADC_IRQHandler+0x18c>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005138:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800513a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800513e:	6423      	str	r3, [r4, #64]	@ 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005140:	4620      	mov	r0, r4
 8005142:	f7ff fde8 	bl	8004d16 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005146:	6823      	ldr	r3, [r4, #0]
 8005148:	2280      	movs	r2, #128	@ 0x80
 800514a:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800514c:	05eb      	lsls	r3, r5, #23
 800514e:	d50c      	bpl.n	800516a <HAL_ADC_IRQHandler+0x1aa>
 8005150:	05f0      	lsls	r0, r6, #23
 8005152:	d50a      	bpl.n	800516a <HAL_ADC_IRQHandler+0x1aa>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005154:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005156:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800515a:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800515c:	4620      	mov	r0, r4
 800515e:	f7ff ff2d 	bl	8004fbc <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005162:	6823      	ldr	r3, [r4, #0]
 8005164:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005168:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800516a:	05a9      	lsls	r1, r5, #22
 800516c:	d50c      	bpl.n	8005188 <HAL_ADC_IRQHandler+0x1c8>
 800516e:	05b2      	lsls	r2, r6, #22
 8005170:	d50a      	bpl.n	8005188 <HAL_ADC_IRQHandler+0x1c8>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005172:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005174:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005178:	6423      	str	r3, [r4, #64]	@ 0x40
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800517a:	4620      	mov	r0, r4
 800517c:	f7ff ff1f 	bl	8004fbe <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005180:	6823      	ldr	r3, [r4, #0]
 8005182:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005186:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005188:	06eb      	lsls	r3, r5, #27
 800518a:	d525      	bpl.n	80051d8 <HAL_ADC_IRQHandler+0x218>
 800518c:	06f0      	lsls	r0, r6, #27
 800518e:	d523      	bpl.n	80051d8 <HAL_ADC_IRQHandler+0x218>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005190:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005192:	2b01      	cmp	r3, #1
 8005194:	d012      	beq.n	80051bc <HAL_ADC_IRQHandler+0x1fc>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005196:	6822      	ldr	r2, [r4, #0]
 8005198:	f1b2 4fa0 	cmp.w	r2, #1342177280	@ 0x50000000
 800519c:	f000 80e4 	beq.w	8005368 <HAL_ADC_IRQHandler+0x3a8>
 80051a0:	4823      	ldr	r0, [pc, #140]	@ (8005230 <HAL_ADC_IRQHandler+0x270>)
 80051a2:	4b25      	ldr	r3, [pc, #148]	@ (8005238 <HAL_ADC_IRQHandler+0x278>)
 80051a4:	4923      	ldr	r1, [pc, #140]	@ (8005234 <HAL_ADC_IRQHandler+0x274>)
 80051a6:	4282      	cmp	r2, r0
 80051a8:	bf08      	it	eq
 80051aa:	460b      	moveq	r3, r1
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80051ac:	6899      	ldr	r1, [r3, #8]
 80051ae:	06c9      	lsls	r1, r1, #27
 80051b0:	f040 80dc 	bne.w	800536c <HAL_ADC_IRQHandler+0x3ac>
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80051b4:	68d3      	ldr	r3, [r2, #12]
 80051b6:	f013 0f01 	tst.w	r3, #1
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80051ba:	d00a      	beq.n	80051d2 <HAL_ADC_IRQHandler+0x212>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80051bc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80051c2:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80051c4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80051c6:	f043 0302 	orr.w	r3, r3, #2
 80051ca:	6463      	str	r3, [r4, #68]	@ 0x44
      HAL_ADC_ErrorCallback(hadc);
 80051cc:	4620      	mov	r0, r4
 80051ce:	f7ff fda3 	bl	8004d18 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80051d2:	6823      	ldr	r3, [r4, #0]
 80051d4:	2210      	movs	r2, #16
 80051d6:	601a      	str	r2, [r3, #0]
  if(((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80051d8:	056a      	lsls	r2, r5, #21
 80051da:	d510      	bpl.n	80051fe <HAL_ADC_IRQHandler+0x23e>
 80051dc:	0573      	lsls	r3, r6, #21
 80051de:	d50e      	bpl.n	80051fe <HAL_ADC_IRQHandler+0x23e>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80051e0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80051e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80051e6:	6423      	str	r3, [r4, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80051e8:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80051ea:	f043 0308 	orr.w	r3, r3, #8
 80051ee:	6463      	str	r3, [r4, #68]	@ 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80051f0:	6823      	ldr	r3, [r4, #0]
 80051f2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80051f6:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80051f8:	4620      	mov	r0, r4
 80051fa:	f7ff fede 	bl	8004fba <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 80051fe:	bd70      	pop	{r4, r5, r6, pc}
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8005200:	4a0d      	ldr	r2, [pc, #52]	@ (8005238 <HAL_ADC_IRQHandler+0x278>)
 8005202:	6892      	ldr	r2, [r2, #8]
 8005204:	06d0      	lsls	r0, r2, #27
 8005206:	f43f af07 	beq.w	8005018 <HAL_ADC_IRQHandler+0x58>
 800520a:	4a0b      	ldr	r2, [pc, #44]	@ (8005238 <HAL_ADC_IRQHandler+0x278>)
 800520c:	6892      	ldr	r2, [r2, #8]
 800520e:	f002 021f 	and.w	r2, r2, #31
 8005212:	2a05      	cmp	r2, #5
 8005214:	f43f af00 	beq.w	8005018 <HAL_ADC_IRQHandler+0x58>
 8005218:	4a07      	ldr	r2, [pc, #28]	@ (8005238 <HAL_ADC_IRQHandler+0x278>)
 800521a:	6892      	ldr	r2, [r2, #8]
 800521c:	f002 021f 	and.w	r2, r2, #31
 8005220:	2a09      	cmp	r2, #9
 8005222:	f43f aef9 	beq.w	8005018 <HAL_ADC_IRQHandler+0x58>
 8005226:	4a05      	ldr	r2, [pc, #20]	@ (800523c <HAL_ADC_IRQHandler+0x27c>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d123      	bne.n	8005274 <HAL_ADC_IRQHandler+0x2b4>
 800522c:	e6f4      	b.n	8005018 <HAL_ADC_IRQHandler+0x58>
 800522e:	bf00      	nop
 8005230:	50000100 	.word	0x50000100
 8005234:	50000300 	.word	0x50000300
 8005238:	50000700 	.word	0x50000700
 800523c:	50000400 	.word	0x50000400
 8005240:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005244:	d002      	beq.n	800524c <HAL_ADC_IRQHandler+0x28c>
 8005246:	4a4b      	ldr	r2, [pc, #300]	@ (8005374 <HAL_ADC_IRQHandler+0x3b4>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d1e5      	bne.n	8005218 <HAL_ADC_IRQHandler+0x258>
 800524c:	4a4a      	ldr	r2, [pc, #296]	@ (8005378 <HAL_ADC_IRQHandler+0x3b8>)
 800524e:	6892      	ldr	r2, [r2, #8]
 8005250:	f002 021f 	and.w	r2, r2, #31
 8005254:	2a09      	cmp	r2, #9
 8005256:	f43f aedf 	beq.w	8005018 <HAL_ADC_IRQHandler+0x58>
 800525a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800525e:	f43f aedb 	beq.w	8005018 <HAL_ADC_IRQHandler+0x58>
 8005262:	4a46      	ldr	r2, [pc, #280]	@ (800537c <HAL_ADC_IRQHandler+0x3bc>)
 8005264:	4293      	cmp	r3, r2
 8005266:	f43f aed7 	beq.w	8005018 <HAL_ADC_IRQHandler+0x58>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800526a:	4942      	ldr	r1, [pc, #264]	@ (8005374 <HAL_ADC_IRQHandler+0x3b4>)
 800526c:	428b      	cmp	r3, r1
 800526e:	bf08      	it	eq
 8005270:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8005274:	68d2      	ldr	r2, [r2, #12]
 8005276:	e6d0      	b.n	800501a <HAL_ADC_IRQHandler+0x5a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005278:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800527a:	f043 0310 	orr.w	r3, r3, #16
 800527e:	6423      	str	r3, [r4, #64]	@ 0x40
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005280:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005282:	f043 0301 	orr.w	r3, r3, #1
 8005286:	6463      	str	r3, [r4, #68]	@ 0x44
 8005288:	e6e3      	b.n	8005052 <HAL_ADC_IRQHandler+0x92>
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800528a:	4a3d      	ldr	r2, [pc, #244]	@ (8005380 <HAL_ADC_IRQHandler+0x3c0>)
 800528c:	6892      	ldr	r2, [r2, #8]
 800528e:	06d0      	lsls	r0, r2, #27
 8005290:	f43f af0a 	beq.w	80050a8 <HAL_ADC_IRQHandler+0xe8>
 8005294:	4a3a      	ldr	r2, [pc, #232]	@ (8005380 <HAL_ADC_IRQHandler+0x3c0>)
 8005296:	6892      	ldr	r2, [r2, #8]
 8005298:	f002 021f 	and.w	r2, r2, #31
 800529c:	2a05      	cmp	r2, #5
 800529e:	f43f af03 	beq.w	80050a8 <HAL_ADC_IRQHandler+0xe8>
 80052a2:	4a37      	ldr	r2, [pc, #220]	@ (8005380 <HAL_ADC_IRQHandler+0x3c0>)
 80052a4:	6892      	ldr	r2, [r2, #8]
 80052a6:	f002 021f 	and.w	r2, r2, #31
 80052aa:	2a09      	cmp	r2, #9
 80052ac:	f43f aefc 	beq.w	80050a8 <HAL_ADC_IRQHandler+0xe8>
 80052b0:	4a32      	ldr	r2, [pc, #200]	@ (800537c <HAL_ADC_IRQHandler+0x3bc>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d11a      	bne.n	80052ec <HAL_ADC_IRQHandler+0x32c>
 80052b6:	e6f7      	b.n	80050a8 <HAL_ADC_IRQHandler+0xe8>
 80052b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80052bc:	d002      	beq.n	80052c4 <HAL_ADC_IRQHandler+0x304>
 80052be:	4a2d      	ldr	r2, [pc, #180]	@ (8005374 <HAL_ADC_IRQHandler+0x3b4>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d1ee      	bne.n	80052a2 <HAL_ADC_IRQHandler+0x2e2>
 80052c4:	4a2c      	ldr	r2, [pc, #176]	@ (8005378 <HAL_ADC_IRQHandler+0x3b8>)
 80052c6:	6892      	ldr	r2, [r2, #8]
 80052c8:	f002 021f 	and.w	r2, r2, #31
 80052cc:	2a09      	cmp	r2, #9
 80052ce:	f43f aeeb 	beq.w	80050a8 <HAL_ADC_IRQHandler+0xe8>
 80052d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80052d6:	f43f aee7 	beq.w	80050a8 <HAL_ADC_IRQHandler+0xe8>
 80052da:	4a28      	ldr	r2, [pc, #160]	@ (800537c <HAL_ADC_IRQHandler+0x3bc>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	f43f aee3 	beq.w	80050a8 <HAL_ADC_IRQHandler+0xe8>
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80052e2:	4924      	ldr	r1, [pc, #144]	@ (8005374 <HAL_ADC_IRQHandler+0x3b4>)
 80052e4:	428b      	cmp	r3, r1
 80052e6:	bf08      	it	eq
 80052e8:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 80052ec:	68d2      	ldr	r2, [r2, #12]
 80052ee:	e6dc      	b.n	80050aa <HAL_ADC_IRQHandler+0xea>
          if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 80052f0:	4a23      	ldr	r2, [pc, #140]	@ (8005380 <HAL_ADC_IRQHandler+0x3c0>)
 80052f2:	6892      	ldr	r2, [r2, #8]
 80052f4:	06d0      	lsls	r0, r2, #27
 80052f6:	f43f aeff 	beq.w	80050f8 <HAL_ADC_IRQHandler+0x138>
 80052fa:	4a21      	ldr	r2, [pc, #132]	@ (8005380 <HAL_ADC_IRQHandler+0x3c0>)
 80052fc:	6892      	ldr	r2, [r2, #8]
 80052fe:	f002 021f 	and.w	r2, r2, #31
 8005302:	2a06      	cmp	r2, #6
 8005304:	f43f aef8 	beq.w	80050f8 <HAL_ADC_IRQHandler+0x138>
 8005308:	4a1d      	ldr	r2, [pc, #116]	@ (8005380 <HAL_ADC_IRQHandler+0x3c0>)
 800530a:	6892      	ldr	r2, [r2, #8]
 800530c:	f002 021f 	and.w	r2, r2, #31
 8005310:	2a07      	cmp	r2, #7
 8005312:	f43f aef1 	beq.w	80050f8 <HAL_ADC_IRQHandler+0x138>
 8005316:	4a19      	ldr	r2, [pc, #100]	@ (800537c <HAL_ADC_IRQHandler+0x3bc>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d11a      	bne.n	8005352 <HAL_ADC_IRQHandler+0x392>
 800531c:	e6ec      	b.n	80050f8 <HAL_ADC_IRQHandler+0x138>
 800531e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005322:	d002      	beq.n	800532a <HAL_ADC_IRQHandler+0x36a>
 8005324:	4a13      	ldr	r2, [pc, #76]	@ (8005374 <HAL_ADC_IRQHandler+0x3b4>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d1ee      	bne.n	8005308 <HAL_ADC_IRQHandler+0x348>
 800532a:	4a13      	ldr	r2, [pc, #76]	@ (8005378 <HAL_ADC_IRQHandler+0x3b8>)
 800532c:	6892      	ldr	r2, [r2, #8]
 800532e:	f002 021f 	and.w	r2, r2, #31
 8005332:	2a07      	cmp	r2, #7
 8005334:	f43f aee0 	beq.w	80050f8 <HAL_ADC_IRQHandler+0x138>
 8005338:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800533c:	f43f aedc 	beq.w	80050f8 <HAL_ADC_IRQHandler+0x138>
 8005340:	4a0e      	ldr	r2, [pc, #56]	@ (800537c <HAL_ADC_IRQHandler+0x3bc>)
 8005342:	4293      	cmp	r3, r2
 8005344:	f43f aed8 	beq.w	80050f8 <HAL_ADC_IRQHandler+0x138>
            tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8005348:	490a      	ldr	r1, [pc, #40]	@ (8005374 <HAL_ADC_IRQHandler+0x3b4>)
 800534a:	428b      	cmp	r3, r1
 800534c:	bf08      	it	eq
 800534e:	f04f 42a0 	moveq.w	r2, #1342177280	@ 0x50000000
 8005352:	68d2      	ldr	r2, [r2, #12]
 8005354:	e6d1      	b.n	80050fa <HAL_ADC_IRQHandler+0x13a>
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005356:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005358:	f043 0310 	orr.w	r3, r3, #16
 800535c:	6423      	str	r3, [r4, #64]	@ 0x40
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800535e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8005360:	f043 0301 	orr.w	r3, r3, #1
 8005364:	6463      	str	r3, [r4, #68]	@ 0x44
 8005366:	e6dd      	b.n	8005124 <HAL_ADC_IRQHandler+0x164>
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005368:	4b03      	ldr	r3, [pc, #12]	@ (8005378 <HAL_ADC_IRQHandler+0x3b8>)
 800536a:	e71f      	b.n	80051ac <HAL_ADC_IRQHandler+0x1ec>
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f413 4f40 	tst.w	r3, #49152	@ 0xc000
 8005372:	e722      	b.n	80051ba <HAL_ADC_IRQHandler+0x1fa>
 8005374:	50000100 	.word	0x50000100
 8005378:	50000300 	.word	0x50000300
 800537c:	50000400 	.word	0x50000400
 8005380:	50000700 	.word	0x50000700

08005384 <HAL_ADC_ConfigChannel>:
{
 8005384:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005386:	4605      	mov	r5, r0
  __IO uint32_t wait_loop_index = 0U;
 8005388:	2300      	movs	r3, #0
 800538a:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800538c:	f895 303c 	ldrb.w	r3, [r5, #60]	@ 0x3c
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005390:	68c8      	ldr	r0, [r1, #12]
  __HAL_LOCK(hadc);
 8005392:	2b01      	cmp	r3, #1
 8005394:	f000 816a 	beq.w	800566c <HAL_ADC_ConfigChannel+0x2e8>
 8005398:	2301      	movs	r3, #1
 800539a:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800539e:	682b      	ldr	r3, [r5, #0]
 80053a0:	689a      	ldr	r2, [r3, #8]
 80053a2:	0757      	lsls	r7, r2, #29
 80053a4:	f100 815c 	bmi.w	8005660 <HAL_ADC_ConfigChannel+0x2dc>
    if (sConfig->Rank < 5U)
 80053a8:	684e      	ldr	r6, [r1, #4]
      MODIFY_REG(hadc->Instance->SQR1,
 80053aa:	680c      	ldr	r4, [r1, #0]
 80053ac:	2206      	movs	r2, #6
    if (sConfig->Rank < 5U)
 80053ae:	2e04      	cmp	r6, #4
      MODIFY_REG(hadc->Instance->SQR1,
 80053b0:	fb06 f202 	mul.w	r2, r6, r2
    if (sConfig->Rank < 5U)
 80053b4:	d82c      	bhi.n	8005410 <HAL_ADC_ConfigChannel+0x8c>
      MODIFY_REG(hadc->Instance->SQR1,
 80053b6:	6b1e      	ldr	r6, [r3, #48]	@ 0x30
 80053b8:	271f      	movs	r7, #31
 80053ba:	4097      	lsls	r7, r2
 80053bc:	ea26 0607 	bic.w	r6, r6, r7
 80053c0:	fa04 f202 	lsl.w	r2, r4, r2
 80053c4:	4332      	orrs	r2, r6
 80053c6:	631a      	str	r2, [r3, #48]	@ 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80053c8:	689a      	ldr	r2, [r3, #8]
 80053ca:	f012 0f0c 	tst.w	r2, #12
 80053ce:	d158      	bne.n	8005482 <HAL_ADC_ConfigChannel+0xfe>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80053d0:	2c09      	cmp	r4, #9
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80053d2:	f8d1 c008 	ldr.w	ip, [r1, #8]
 80053d6:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80053da:	f04f 0607 	mov.w	r6, #7
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80053de:	d93c      	bls.n	800545a <HAL_ADC_ConfigChannel+0xd6>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80053e0:	699f      	ldr	r7, [r3, #24]
 80053e2:	3a1e      	subs	r2, #30
 80053e4:	4096      	lsls	r6, r2
 80053e6:	ea27 0606 	bic.w	r6, r7, r6
 80053ea:	fa0c f202 	lsl.w	r2, ip, r2
 80053ee:	4332      	orrs	r2, r6
 80053f0:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80053f2:	68da      	ldr	r2, [r3, #12]
 80053f4:	694e      	ldr	r6, [r1, #20]
 80053f6:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 80053fa:	0052      	lsls	r2, r2, #1
 80053fc:	4096      	lsls	r6, r2
    switch (sConfig->OffsetNumber)
 80053fe:	690a      	ldr	r2, [r1, #16]
 8005400:	3a01      	subs	r2, #1
      MODIFY_REG(hadc->Instance->OFR1               ,
 8005402:	06a7      	lsls	r7, r4, #26
    switch (sConfig->OffsetNumber)
 8005404:	2a03      	cmp	r2, #3
 8005406:	d86b      	bhi.n	80054e0 <HAL_ADC_ConfigChannel+0x15c>
 8005408:	e8df f002 	tbb	[pc, r2]
 800540c:	5f544931 	.word	0x5f544931
    else if (sConfig->Rank < 10U)
 8005410:	2e09      	cmp	r6, #9
 8005412:	d80a      	bhi.n	800542a <HAL_ADC_ConfigChannel+0xa6>
      MODIFY_REG(hadc->Instance->SQR2,
 8005414:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
 8005416:	3a1e      	subs	r2, #30
 8005418:	271f      	movs	r7, #31
 800541a:	4097      	lsls	r7, r2
 800541c:	ea26 0607 	bic.w	r6, r6, r7
 8005420:	fa04 f202 	lsl.w	r2, r4, r2
 8005424:	4332      	orrs	r2, r6
 8005426:	635a      	str	r2, [r3, #52]	@ 0x34
 8005428:	e7ce      	b.n	80053c8 <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 800542a:	2e0e      	cmp	r6, #14
 800542c:	f04f 061f 	mov.w	r6, #31
 8005430:	d809      	bhi.n	8005446 <HAL_ADC_ConfigChannel+0xc2>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8005432:	6b9f      	ldr	r7, [r3, #56]	@ 0x38
 8005434:	3a3c      	subs	r2, #60	@ 0x3c
 8005436:	4096      	lsls	r6, r2
 8005438:	ea27 0606 	bic.w	r6, r7, r6
 800543c:	fa04 f202 	lsl.w	r2, r4, r2
 8005440:	4332      	orrs	r2, r6
 8005442:	639a      	str	r2, [r3, #56]	@ 0x38
 8005444:	e7c0      	b.n	80053c8 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8005446:	6bdf      	ldr	r7, [r3, #60]	@ 0x3c
 8005448:	3a5a      	subs	r2, #90	@ 0x5a
 800544a:	4096      	lsls	r6, r2
 800544c:	ea27 0606 	bic.w	r6, r7, r6
 8005450:	fa04 f202 	lsl.w	r2, r4, r2
 8005454:	4332      	orrs	r2, r6
 8005456:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005458:	e7b6      	b.n	80053c8 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800545a:	695f      	ldr	r7, [r3, #20]
 800545c:	4096      	lsls	r6, r2
 800545e:	ea27 0606 	bic.w	r6, r7, r6
 8005462:	fa0c fc02 	lsl.w	ip, ip, r2
 8005466:	ea46 060c 	orr.w	r6, r6, ip
 800546a:	615e      	str	r6, [r3, #20]
 800546c:	e7c1      	b.n	80053f2 <HAL_ADC_ConfigChannel+0x6e>
      MODIFY_REG(hadc->Instance->OFR1               ,
 800546e:	f8d3 c060 	ldr.w	ip, [r3, #96]	@ 0x60
 8005472:	4a7f      	ldr	r2, [pc, #508]	@ (8005670 <HAL_ADC_ConfigChannel+0x2ec>)
 8005474:	ea0c 0202 	and.w	r2, ip, r2
 8005478:	433a      	orrs	r2, r7
 800547a:	4332      	orrs	r2, r6
 800547c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8005480:	661a      	str	r2, [r3, #96]	@ 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8005482:	689a      	ldr	r2, [r3, #8]
 8005484:	f002 0203 	and.w	r2, r2, #3
 8005488:	2a01      	cmp	r2, #1
 800548a:	d14d      	bne.n	8005528 <HAL_ADC_ConfigChannel+0x1a4>
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	07d6      	lsls	r6, r2, #31
 8005490:	d54a      	bpl.n	8005528 <HAL_ADC_ConfigChannel+0x1a4>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005492:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8005494:	2300      	movs	r3, #0
 8005496:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
}
 800549a:	b003      	add	sp, #12
 800549c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 800549e:	f8d3 c064 	ldr.w	ip, [r3, #100]	@ 0x64
 80054a2:	4a73      	ldr	r2, [pc, #460]	@ (8005670 <HAL_ADC_ConfigChannel+0x2ec>)
 80054a4:	ea0c 0202 	and.w	r2, ip, r2
 80054a8:	433a      	orrs	r2, r7
 80054aa:	4332      	orrs	r2, r6
 80054ac:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80054b0:	665a      	str	r2, [r3, #100]	@ 0x64
      break;
 80054b2:	e7e6      	b.n	8005482 <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80054b4:	f8d3 c068 	ldr.w	ip, [r3, #104]	@ 0x68
 80054b8:	4a6d      	ldr	r2, [pc, #436]	@ (8005670 <HAL_ADC_ConfigChannel+0x2ec>)
 80054ba:	ea0c 0202 	and.w	r2, ip, r2
 80054be:	433a      	orrs	r2, r7
 80054c0:	4332      	orrs	r2, r6
 80054c2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80054c6:	669a      	str	r2, [r3, #104]	@ 0x68
      break;
 80054c8:	e7db      	b.n	8005482 <HAL_ADC_ConfigChannel+0xfe>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80054ca:	f8d3 c06c 	ldr.w	ip, [r3, #108]	@ 0x6c
 80054ce:	4a68      	ldr	r2, [pc, #416]	@ (8005670 <HAL_ADC_ConfigChannel+0x2ec>)
 80054d0:	ea0c 0202 	and.w	r2, ip, r2
 80054d4:	433a      	orrs	r2, r7
 80054d6:	4332      	orrs	r2, r6
 80054d8:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80054dc:	66da      	str	r2, [r3, #108]	@ 0x6c
 80054de:	e7d0      	b.n	8005482 <HAL_ADC_ConfigChannel+0xfe>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80054e0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80054e2:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80054e6:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80054e8:	bf02      	ittt	eq
 80054ea:	6e1a      	ldreq	r2, [r3, #96]	@ 0x60
 80054ec:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 80054f0:	661a      	streq	r2, [r3, #96]	@ 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80054f2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80054f4:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 80054f8:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80054fa:	bf02      	ittt	eq
 80054fc:	6e5a      	ldreq	r2, [r3, #100]	@ 0x64
 80054fe:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005502:	665a      	streq	r2, [r3, #100]	@ 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005504:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8005506:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 800550a:	42ba      	cmp	r2, r7
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800550c:	bf02      	ittt	eq
 800550e:	6e9a      	ldreq	r2, [r3, #104]	@ 0x68
 8005510:	f022 4200 	biceq.w	r2, r2, #2147483648	@ 0x80000000
 8005514:	669a      	streq	r2, [r3, #104]	@ 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8005516:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005518:	f002 42f8 	and.w	r2, r2, #2080374784	@ 0x7c000000
 800551c:	42ba      	cmp	r2, r7
 800551e:	d1b0      	bne.n	8005482 <HAL_ADC_ConfigChannel+0xfe>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8005520:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8005522:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8005526:	e7d9      	b.n	80054dc <HAL_ADC_ConfigChannel+0x158>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005528:	2201      	movs	r2, #1
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800552a:	2801      	cmp	r0, #1
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800552c:	fa02 f204 	lsl.w	r2, r2, r4
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8005530:	d047      	beq.n	80055c2 <HAL_ADC_ConfigChannel+0x23e>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8005532:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8005536:	ea21 0202 	bic.w	r2, r1, r2
 800553a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800553e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005542:	d164      	bne.n	800560e <HAL_ADC_ConfigChannel+0x28a>
 8005544:	494b      	ldr	r1, [pc, #300]	@ (8005674 <HAL_ADC_ConfigChannel+0x2f0>)
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8005546:	2c10      	cmp	r4, #16
 8005548:	d166      	bne.n	8005618 <HAL_ADC_ConfigChannel+0x294>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800554a:	688a      	ldr	r2, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800554c:	f412 0f00 	tst.w	r2, #8388608	@ 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8005550:	d19f      	bne.n	8005492 <HAL_ADC_ConfigChannel+0x10e>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005552:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005556:	4a48      	ldr	r2, [pc, #288]	@ (8005678 <HAL_ADC_ConfigChannel+0x2f4>)
 8005558:	d009      	beq.n	800556e <HAL_ADC_ConfigChannel+0x1ea>
 800555a:	4293      	cmp	r3, r2
 800555c:	d069      	beq.n	8005632 <HAL_ADC_ConfigChannel+0x2ae>
 800555e:	f502 7240 	add.w	r2, r2, #768	@ 0x300
 8005562:	4293      	cmp	r3, r2
 8005564:	4845      	ldr	r0, [pc, #276]	@ (800567c <HAL_ADC_ConfigChannel+0x2f8>)
 8005566:	d067      	beq.n	8005638 <HAL_ADC_ConfigChannel+0x2b4>
 8005568:	4283      	cmp	r3, r0
 800556a:	bf18      	it	ne
 800556c:	2200      	movne	r2, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800556e:	6898      	ldr	r0, [r3, #8]
 8005570:	f000 0003 	and.w	r0, r0, #3
 8005574:	2801      	cmp	r0, #1
 8005576:	d102      	bne.n	800557e <HAL_ADC_ConfigChannel+0x1fa>
 8005578:	6818      	ldr	r0, [r3, #0]
 800557a:	07c0      	lsls	r0, r0, #31
 800557c:	d470      	bmi.n	8005660 <HAL_ADC_ConfigChannel+0x2dc>
 800557e:	b13a      	cbz	r2, 8005590 <HAL_ADC_ConfigChannel+0x20c>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8005580:	6890      	ldr	r0, [r2, #8]
 8005582:	f000 0003 	and.w	r0, r0, #3
 8005586:	2801      	cmp	r0, #1
 8005588:	d102      	bne.n	8005590 <HAL_ADC_ConfigChannel+0x20c>
 800558a:	6812      	ldr	r2, [r2, #0]
 800558c:	07d2      	lsls	r2, r2, #31
 800558e:	d467      	bmi.n	8005660 <HAL_ADC_ConfigChannel+0x2dc>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8005590:	2c10      	cmp	r4, #16
 8005592:	d153      	bne.n	800563c <HAL_ADC_ConfigChannel+0x2b8>
 8005594:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005598:	f47f af7b 	bne.w	8005492 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800559c:	688b      	ldr	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800559e:	4a38      	ldr	r2, [pc, #224]	@ (8005680 <HAL_ADC_ConfigChannel+0x2fc>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80055a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80055a4:	608b      	str	r3, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80055a6:	4b37      	ldr	r3, [pc, #220]	@ (8005684 <HAL_ADC_ConfigChannel+0x300>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	fbb3 f3f2 	udiv	r3, r3, r2
 80055ae:	220a      	movs	r2, #10
 80055b0:	4353      	muls	r3, r2
            wait_loop_index--;
 80055b2:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 80055b4:	9b01      	ldr	r3, [sp, #4]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	f43f af6b 	beq.w	8005492 <HAL_ADC_ConfigChannel+0x10e>
            wait_loop_index--;
 80055bc:	9b01      	ldr	r3, [sp, #4]
 80055be:	3b01      	subs	r3, #1
 80055c0:	e7f7      	b.n	80055b2 <HAL_ADC_ConfigChannel+0x22e>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80055c2:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80055c6:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80055c8:	ea42 0200 	orr.w	r2, r2, r0
 80055cc:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80055d0:	6888      	ldr	r0, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80055d2:	d90c      	bls.n	80055ee <HAL_ADC_ConfigChannel+0x26a>
        MODIFY_REG(hadc->Instance->SMPR2,
 80055d4:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 80055d8:	6999      	ldr	r1, [r3, #24]
 80055da:	3a1b      	subs	r2, #27
 80055dc:	2607      	movs	r6, #7
 80055de:	4096      	lsls	r6, r2
 80055e0:	ea21 0106 	bic.w	r1, r1, r6
 80055e4:	fa00 f202 	lsl.w	r2, r0, r2
 80055e8:	430a      	orrs	r2, r1
 80055ea:	619a      	str	r2, [r3, #24]
 80055ec:	e7a7      	b.n	800553e <HAL_ADC_ConfigChannel+0x1ba>
        MODIFY_REG(hadc->Instance->SMPR1,
 80055ee:	1c61      	adds	r1, r4, #1
 80055f0:	695a      	ldr	r2, [r3, #20]
 80055f2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 80055f6:	2607      	movs	r6, #7
 80055f8:	408e      	lsls	r6, r1
 80055fa:	ea22 0206 	bic.w	r2, r2, r6
 80055fe:	fa00 f101 	lsl.w	r1, r0, r1
 8005602:	430a      	orrs	r2, r1
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005604:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
        MODIFY_REG(hadc->Instance->SMPR1,
 8005608:	615a      	str	r2, [r3, #20]
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800560a:	f43f af42 	beq.w	8005492 <HAL_ADC_ConfigChannel+0x10e>
 800560e:	4a1a      	ldr	r2, [pc, #104]	@ (8005678 <HAL_ADC_ConfigChannel+0x2f4>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d097      	beq.n	8005544 <HAL_ADC_ConfigChannel+0x1c0>
 8005614:	491c      	ldr	r1, [pc, #112]	@ (8005688 <HAL_ADC_ConfigChannel+0x304>)
 8005616:	e796      	b.n	8005546 <HAL_ADC_ConfigChannel+0x1c2>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8005618:	2c11      	cmp	r4, #17
 800561a:	d103      	bne.n	8005624 <HAL_ADC_ConfigChannel+0x2a0>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800561c:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800561e:	f012 7f80 	tst.w	r2, #16777216	@ 0x1000000
 8005622:	e795      	b.n	8005550 <HAL_ADC_ConfigChannel+0x1cc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8005624:	2c12      	cmp	r4, #18
 8005626:	f47f af34 	bne.w	8005492 <HAL_ADC_ConfigChannel+0x10e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800562a:	688a      	ldr	r2, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800562c:	f412 0f80 	tst.w	r2, #4194304	@ 0x400000
 8005630:	e78e      	b.n	8005550 <HAL_ADC_ConfigChannel+0x1cc>
 8005632:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8005636:	e79a      	b.n	800556e <HAL_ADC_ConfigChannel+0x1ea>
 8005638:	4602      	mov	r2, r0
 800563a:	e798      	b.n	800556e <HAL_ADC_ConfigChannel+0x1ea>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800563c:	2c11      	cmp	r4, #17
 800563e:	d108      	bne.n	8005652 <HAL_ADC_ConfigChannel+0x2ce>
 8005640:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005644:	f47f af25 	bne.w	8005492 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8005648:	688b      	ldr	r3, [r1, #8]
 800564a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800564e:	608b      	str	r3, [r1, #8]
 8005650:	e71f      	b.n	8005492 <HAL_ADC_ConfigChannel+0x10e>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8005652:	2c12      	cmp	r4, #18
 8005654:	f47f af1d 	bne.w	8005492 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8005658:	688b      	ldr	r3, [r1, #8]
 800565a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800565e:	e7f6      	b.n	800564e <HAL_ADC_ConfigChannel+0x2ca>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005660:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8005662:	f043 0320 	orr.w	r3, r3, #32
 8005666:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 8005668:	2001      	movs	r0, #1
 800566a:	e713      	b.n	8005494 <HAL_ADC_ConfigChannel+0x110>
  __HAL_LOCK(hadc);
 800566c:	2002      	movs	r0, #2
 800566e:	e714      	b.n	800549a <HAL_ADC_ConfigChannel+0x116>
 8005670:	83fff000 	.word	0x83fff000
 8005674:	50000300 	.word	0x50000300
 8005678:	50000100 	.word	0x50000100
 800567c:	50000500 	.word	0x50000500
 8005680:	000f4240 	.word	0x000f4240
 8005684:	20000010 	.word	0x20000010
 8005688:	50000700 	.word	0x50000700

0800568c <HAL_ADCEx_MultiModeConfigChannel>:
{
 800568c:	b5f0      	push	{r4, r5, r6, r7, lr}
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800568e:	6804      	ldr	r4, [r0, #0]
 8005690:	4b3c      	ldr	r3, [pc, #240]	@ (8005784 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 8005692:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
{
 8005696:	4605      	mov	r5, r0
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8005698:	d009      	beq.n	80056ae <HAL_ADCEx_MultiModeConfigChannel+0x22>
 800569a:	429c      	cmp	r4, r3
 800569c:	d047      	beq.n	800572e <HAL_ADCEx_MultiModeConfigChannel+0xa2>
 800569e:	4a3a      	ldr	r2, [pc, #232]	@ (8005788 <HAL_ADCEx_MultiModeConfigChannel+0xfc>)
 80056a0:	4294      	cmp	r4, r2
 80056a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80056a6:	d002      	beq.n	80056ae <HAL_ADCEx_MultiModeConfigChannel+0x22>
 80056a8:	429c      	cmp	r4, r3
 80056aa:	d166      	bne.n	800577a <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80056ac:	4613      	mov	r3, r2
  __HAL_LOCK(hadc);
 80056ae:	f895 203c 	ldrb.w	r2, [r5, #60]	@ 0x3c
 80056b2:	2a01      	cmp	r2, #1
 80056b4:	d063      	beq.n	800577e <HAL_ADCEx_MultiModeConfigChannel+0xf2>
 80056b6:	2201      	movs	r2, #1
  if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80056b8:	6808      	ldr	r0, [r1, #0]
  __HAL_LOCK(hadc);
 80056ba:	f885 203c 	strb.w	r2, [r5, #60]	@ 0x3c
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80056be:	68a2      	ldr	r2, [r4, #8]
 80056c0:	0752      	lsls	r2, r2, #29
 80056c2:	d454      	bmi.n	800576e <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80056c4:	689a      	ldr	r2, [r3, #8]
 80056c6:	0757      	lsls	r7, r2, #29
 80056c8:	d451      	bmi.n	800576e <HAL_ADCEx_MultiModeConfigChannel+0xe2>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80056ca:	f1b4 4fa0 	cmp.w	r4, #1342177280	@ 0x50000000
 80056ce:	d031      	beq.n	8005734 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80056d0:	4f2c      	ldr	r7, [pc, #176]	@ (8005784 <HAL_ADCEx_MultiModeConfigChannel+0xf8>)
 80056d2:	4a2e      	ldr	r2, [pc, #184]	@ (800578c <HAL_ADCEx_MultiModeConfigChannel+0x100>)
 80056d4:	4e2e      	ldr	r6, [pc, #184]	@ (8005790 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 80056d6:	42bc      	cmp	r4, r7
 80056d8:	bf08      	it	eq
 80056da:	4632      	moveq	r2, r6
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80056dc:	b360      	cbz	r0, 8005738 <HAL_ADCEx_MultiModeConfigChannel+0xac>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80056de:	6897      	ldr	r7, [r2, #8]
 80056e0:	f895 c030 	ldrb.w	ip, [r5, #48]	@ 0x30
 80056e4:	684e      	ldr	r6, [r1, #4]
 80056e6:	f427 4760 	bic.w	r7, r7, #57344	@ 0xe000
 80056ea:	ea46 364c 	orr.w	r6, r6, ip, lsl #13
 80056ee:	433e      	orrs	r6, r7
 80056f0:	6096      	str	r6, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80056f2:	68a6      	ldr	r6, [r4, #8]
 80056f4:	f006 0603 	and.w	r6, r6, #3
 80056f8:	2e01      	cmp	r6, #1
 80056fa:	d102      	bne.n	8005702 <HAL_ADCEx_MultiModeConfigChannel+0x76>
 80056fc:	6824      	ldr	r4, [r4, #0]
 80056fe:	07e6      	lsls	r6, r4, #31
 8005700:	d410      	bmi.n	8005724 <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005702:	689c      	ldr	r4, [r3, #8]
 8005704:	f004 0403 	and.w	r4, r4, #3
 8005708:	2c01      	cmp	r4, #1
 800570a:	d102      	bne.n	8005712 <HAL_ADCEx_MultiModeConfigChannel+0x86>
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	07dc      	lsls	r4, r3, #31
 8005710:	d408      	bmi.n	8005724 <HAL_ADCEx_MultiModeConfigChannel+0x98>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8005712:	6893      	ldr	r3, [r2, #8]
 8005714:	6889      	ldr	r1, [r1, #8]
 8005716:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800571a:	4308      	orrs	r0, r1
 800571c:	f023 030f 	bic.w	r3, r3, #15
 8005720:	4318      	orrs	r0, r3
 8005722:	6090      	str	r0, [r2, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005724:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8005726:	2300      	movs	r3, #0
 8005728:	f885 303c 	strb.w	r3, [r5, #60]	@ 0x3c
} 
 800572c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800572e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005732:	e7bc      	b.n	80056ae <HAL_ADCEx_MultiModeConfigChannel+0x22>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005734:	4a16      	ldr	r2, [pc, #88]	@ (8005790 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 8005736:	e7d1      	b.n	80056dc <HAL_ADCEx_MultiModeConfigChannel+0x50>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005738:	6891      	ldr	r1, [r2, #8]
 800573a:	f421 4160 	bic.w	r1, r1, #57344	@ 0xe000
 800573e:	6091      	str	r1, [r2, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8005740:	68a1      	ldr	r1, [r4, #8]
 8005742:	f001 0103 	and.w	r1, r1, #3
 8005746:	2901      	cmp	r1, #1
 8005748:	d102      	bne.n	8005750 <HAL_ADCEx_MultiModeConfigChannel+0xc4>
 800574a:	6821      	ldr	r1, [r4, #0]
 800574c:	07c9      	lsls	r1, r1, #31
 800574e:	d4e9      	bmi.n	8005724 <HAL_ADCEx_MultiModeConfigChannel+0x98>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8005750:	6899      	ldr	r1, [r3, #8]
 8005752:	f001 0103 	and.w	r1, r1, #3
 8005756:	2901      	cmp	r1, #1
 8005758:	d102      	bne.n	8005760 <HAL_ADCEx_MultiModeConfigChannel+0xd4>
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	07db      	lsls	r3, r3, #31
 800575e:	d4e1      	bmi.n	8005724 <HAL_ADCEx_MultiModeConfigChannel+0x98>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8005760:	6893      	ldr	r3, [r2, #8]
 8005762:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8005766:	f023 030f 	bic.w	r3, r3, #15
 800576a:	6093      	str	r3, [r2, #8]
 800576c:	e7da      	b.n	8005724 <HAL_ADCEx_MultiModeConfigChannel+0x98>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800576e:	6c2b      	ldr	r3, [r5, #64]	@ 0x40
 8005770:	f043 0320 	orr.w	r3, r3, #32
 8005774:	642b      	str	r3, [r5, #64]	@ 0x40
    tmp_hal_status = HAL_ERROR;
 8005776:	2001      	movs	r0, #1
 8005778:	e7d5      	b.n	8005726 <HAL_ADCEx_MultiModeConfigChannel+0x9a>
    return HAL_ERROR;
 800577a:	2001      	movs	r0, #1
 800577c:	e7d6      	b.n	800572c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
  __HAL_LOCK(hadc);
 800577e:	2002      	movs	r0, #2
 8005780:	e7d4      	b.n	800572c <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8005782:	bf00      	nop
 8005784:	50000100 	.word	0x50000100
 8005788:	50000400 	.word	0x50000400
 800578c:	50000700 	.word	0x50000700
 8005790:	50000300 	.word	0x50000300

08005794 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005794:	4907      	ldr	r1, [pc, #28]	@ (80057b4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005796:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005798:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800579c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800579e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80057a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80057a4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80057a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80057a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80057ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 80057b0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80057b2:	4770      	bx	lr
 80057b4:	e000ed00 	.word	0xe000ed00

080057b8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80057b8:	4b16      	ldr	r3, [pc, #88]	@ (8005814 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057ba:	b530      	push	{r4, r5, lr}
 80057bc:	68dc      	ldr	r4, [r3, #12]
 80057be:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057c2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057c6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057c8:	2b04      	cmp	r3, #4
 80057ca:	bf28      	it	cs
 80057cc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057ce:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057d0:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057d4:	bf8c      	ite	hi
 80057d6:	3c03      	subhi	r4, #3
 80057d8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057da:	fa05 f303 	lsl.w	r3, r5, r3
 80057de:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80057e2:	40a5      	lsls	r5, r4
 80057e4:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057e8:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 80057ea:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057ec:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057f0:	bfac      	ite	ge
 80057f2:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057f6:	4a08      	ldrlt	r2, [pc, #32]	@ (8005818 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80057fc:	bfb8      	it	lt
 80057fe:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005802:	b2db      	uxtb	r3, r3
 8005804:	bfaa      	itet	ge
 8005806:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800580a:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800580c:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005810:	bd30      	pop	{r4, r5, pc}
 8005812:	bf00      	nop
 8005814:	e000ed00 	.word	0xe000ed00
 8005818:	e000ed14 	.word	0xe000ed14

0800581c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800581c:	2800      	cmp	r0, #0
 800581e:	db07      	blt.n	8005830 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005820:	0941      	lsrs	r1, r0, #5
 8005822:	4a04      	ldr	r2, [pc, #16]	@ (8005834 <HAL_NVIC_EnableIRQ+0x18>)
 8005824:	f000 001f 	and.w	r0, r0, #31
 8005828:	2301      	movs	r3, #1
 800582a:	4083      	lsls	r3, r0
 800582c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	e000e100 	.word	0xe000e100

08005838 <DMA_CalcBaseAndBitshift>:
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005838:	6802      	ldr	r2, [r0, #0]
 800583a:	4b0a      	ldr	r3, [pc, #40]	@ (8005864 <DMA_CalcBaseAndBitshift+0x2c>)
 800583c:	429a      	cmp	r2, r3
 800583e:	f04f 0114 	mov.w	r1, #20
 8005842:	d808      	bhi.n	8005856 <DMA_CalcBaseAndBitshift+0x1e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005844:	4b08      	ldr	r3, [pc, #32]	@ (8005868 <DMA_CalcBaseAndBitshift+0x30>)
 8005846:	4413      	add	r3, r2
 8005848:	4a08      	ldr	r2, [pc, #32]	@ (800586c <DMA_CalcBaseAndBitshift+0x34>)
 800584a:	fbb3 f3f1 	udiv	r3, r3, r1
 800584e:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA1;
 8005850:	e9c0 230f 	strd	r2, r3, [r0, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8005854:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005856:	4b06      	ldr	r3, [pc, #24]	@ (8005870 <DMA_CalcBaseAndBitshift+0x38>)
 8005858:	4413      	add	r3, r2
 800585a:	4a06      	ldr	r2, [pc, #24]	@ (8005874 <DMA_CalcBaseAndBitshift+0x3c>)
 800585c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005860:	009b      	lsls	r3, r3, #2
    hdma->DmaBaseAddress = DMA2;
 8005862:	e7f5      	b.n	8005850 <DMA_CalcBaseAndBitshift+0x18>
 8005864:	40020407 	.word	0x40020407
 8005868:	bffdfff8 	.word	0xbffdfff8
 800586c:	40020000 	.word	0x40020000
 8005870:	bffdfbf8 	.word	0xbffdfbf8
 8005874:	40020400 	.word	0x40020400

08005878 <HAL_DMA_Init>:
{
 8005878:	b538      	push	{r3, r4, r5, lr}
  if(NULL == hdma)
 800587a:	4604      	mov	r4, r0
 800587c:	b1e0      	cbz	r0, 80058b8 <HAL_DMA_Init+0x40>
  tmp |=  hdma->Init.Direction        |
 800587e:	e9d0 3501 	ldrd	r3, r5, [r0, #4]
 8005882:	432b      	orrs	r3, r5
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005884:	68c5      	ldr	r5, [r0, #12]
  tmp = hdma->Instance->CCR;
 8005886:	6801      	ldr	r1, [r0, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005888:	432b      	orrs	r3, r5
 800588a:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 800588c:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800588e:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005890:	6945      	ldr	r5, [r0, #20]
 8005892:	432b      	orrs	r3, r5
 8005894:	6985      	ldr	r5, [r0, #24]
 8005896:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8005898:	69c5      	ldr	r5, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800589a:	f422 527f 	bic.w	r2, r2, #16320	@ 0x3fc0
 800589e:	f022 0230 	bic.w	r2, r2, #48	@ 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 80058a2:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 80058a4:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 80058a6:	600b      	str	r3, [r1, #0]
  DMA_CalcBaseAndBitshift(hdma);
 80058a8:	f7ff ffc6 	bl	8005838 <DMA_CalcBaseAndBitshift>
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058ac:	2000      	movs	r0, #0
  hdma->Lock = HAL_UNLOCKED;
 80058ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058b2:	63a0      	str	r0, [r4, #56]	@ 0x38
  hdma->Lock = HAL_UNLOCKED;
 80058b4:	8423      	strh	r3, [r4, #32]
}
 80058b6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80058b8:	2001      	movs	r0, #1
 80058ba:	e7fc      	b.n	80058b6 <HAL_DMA_Init+0x3e>

080058bc <HAL_DMA_Start_IT>:
{
 80058bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 80058be:	f890 4020 	ldrb.w	r4, [r0, #32]
 80058c2:	2c01      	cmp	r4, #1
 80058c4:	d033      	beq.n	800592e <HAL_DMA_Start_IT+0x72>
  if(HAL_DMA_STATE_READY == hdma->State)
 80058c6:	f890 5021 	ldrb.w	r5, [r0, #33]	@ 0x21
  __HAL_LOCK(hdma);
 80058ca:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80058cc:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80058ce:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80058d2:	f04f 0400 	mov.w	r4, #0
 80058d6:	d128      	bne.n	800592a <HAL_DMA_Start_IT+0x6e>
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058d8:	6384      	str	r4, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_BUSY;
 80058da:	2602      	movs	r6, #2
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80058dc:	6804      	ldr	r4, [r0, #0]
    hdma->State = HAL_DMA_STATE_BUSY;
 80058de:	f880 6021 	strb.w	r6, [r0, #33]	@ 0x21
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80058e2:	6826      	ldr	r6, [r4, #0]
 80058e4:	f026 0601 	bic.w	r6, r6, #1
 80058e8:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80058ea:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	@ 0x3c
 80058ee:	40bd      	lsls	r5, r7
 80058f0:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80058f2:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80058f4:	6843      	ldr	r3, [r0, #4]
 80058f6:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80058f8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->Instance->CPAR = DstAddress;
 80058fa:	bf0b      	itete	eq
 80058fc:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 80058fe:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005900:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 8005902:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8005904:	b14b      	cbz	r3, 800591a <HAL_DMA_Start_IT+0x5e>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8005906:	6823      	ldr	r3, [r4, #0]
 8005908:	f043 030e 	orr.w	r3, r3, #14
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800590c:	6023      	str	r3, [r4, #0]
    hdma->Instance->CCR |= DMA_CCR_EN;
 800590e:	6823      	ldr	r3, [r4, #0]
 8005910:	f043 0301 	orr.w	r3, r3, #1
 8005914:	6023      	str	r3, [r4, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005916:	2000      	movs	r0, #0
}
 8005918:	bdf0      	pop	{r4, r5, r6, r7, pc}
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800591a:	6823      	ldr	r3, [r4, #0]
 800591c:	f043 030a 	orr.w	r3, r3, #10
 8005920:	6023      	str	r3, [r4, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8005922:	6823      	ldr	r3, [r4, #0]
 8005924:	f023 0304 	bic.w	r3, r3, #4
 8005928:	e7f0      	b.n	800590c <HAL_DMA_Start_IT+0x50>
    __HAL_UNLOCK(hdma);
 800592a:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_LOCK(hdma);
 800592e:	2002      	movs	r0, #2
 8005930:	e7f2      	b.n	8005918 <HAL_DMA_Start_IT+0x5c>

08005932 <HAL_DMA_Abort>:
  if(NULL == hdma)
 8005932:	b140      	cbz	r0, 8005946 <HAL_DMA_Abort+0x14>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005934:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8005938:	2b02      	cmp	r3, #2
 800593a:	d006      	beq.n	800594a <HAL_DMA_Abort+0x18>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800593c:	2304      	movs	r3, #4
 800593e:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 8005940:	2300      	movs	r3, #0
 8005942:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 8005946:	2001      	movs	r0, #1
 8005948:	4770      	bx	lr
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800594a:	6803      	ldr	r3, [r0, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	f022 020e 	bic.w	r2, r2, #14
 8005952:	601a      	str	r2, [r3, #0]
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	f022 0201 	bic.w	r2, r2, #1
 800595a:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800595c:	e9d0 210f 	ldrd	r2, r1, [r0, #60]	@ 0x3c
 8005960:	2301      	movs	r3, #1
 8005962:	408b      	lsls	r3, r1
 8005964:	6053      	str	r3, [r2, #4]
  __HAL_UNLOCK(hdma);
 8005966:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800596a:	8403      	strh	r3, [r0, #32]
  return HAL_OK;
 800596c:	2000      	movs	r0, #0
}
 800596e:	4770      	bx	lr

08005970 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005970:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8005972:	6c02      	ldr	r2, [r0, #64]	@ 0x40
  uint32_t source_it = hdma->Instance->CCR;
 8005974:	6803      	ldr	r3, [r0, #0]
{
 8005976:	b470      	push	{r4, r5, r6}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005978:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800597a:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800597c:	2404      	movs	r4, #4
 800597e:	4094      	lsls	r4, r2
 8005980:	4234      	tst	r4, r6
 8005982:	d00e      	beq.n	80059a2 <HAL_DMA_IRQHandler+0x32>
 8005984:	f015 0f04 	tst.w	r5, #4
 8005988:	d00b      	beq.n	80059a2 <HAL_DMA_IRQHandler+0x32>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	0692      	lsls	r2, r2, #26
      hdma->Instance->CCR &= ~DMA_IT_HT;
 800598e:	bf5e      	ittt	pl
 8005990:	681a      	ldrpl	r2, [r3, #0]
 8005992:	f022 0204 	bicpl.w	r2, r2, #4
 8005996:	601a      	strpl	r2, [r3, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8005998:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 800599a:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 800599c:	b363      	cbz	r3, 80059f8 <HAL_DMA_IRQHandler+0x88>
}
 800599e:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 80059a0:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80059a2:	2402      	movs	r4, #2
 80059a4:	4094      	lsls	r4, r2
 80059a6:	4234      	tst	r4, r6
 80059a8:	d012      	beq.n	80059d0 <HAL_DMA_IRQHandler+0x60>
 80059aa:	f015 0f02 	tst.w	r5, #2
 80059ae:	d00f      	beq.n	80059d0 <HAL_DMA_IRQHandler+0x60>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059b0:	681a      	ldr	r2, [r3, #0]
 80059b2:	0695      	lsls	r5, r2, #26
 80059b4:	d406      	bmi.n	80059c4 <HAL_DMA_IRQHandler+0x54>
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80059b6:	681a      	ldr	r2, [r3, #0]
 80059b8:	f022 020a 	bic.w	r2, r2, #10
 80059bc:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80059be:	2301      	movs	r3, #1
 80059c0:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 80059c4:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80059c6:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 80059c8:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80059cc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80059ce:	e7e5      	b.n	800599c <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80059d0:	2408      	movs	r4, #8
 80059d2:	4094      	lsls	r4, r2
 80059d4:	4234      	tst	r4, r6
 80059d6:	d00f      	beq.n	80059f8 <HAL_DMA_IRQHandler+0x88>
 80059d8:	072c      	lsls	r4, r5, #28
 80059da:	d50d      	bpl.n	80059f8 <HAL_DMA_IRQHandler+0x88>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80059dc:	681c      	ldr	r4, [r3, #0]
 80059de:	f024 040e 	bic.w	r4, r4, #14
 80059e2:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80059e4:	2301      	movs	r3, #1
 80059e6:	fa03 f202 	lsl.w	r2, r3, r2
 80059ea:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80059ec:	6383      	str	r3, [r0, #56]	@ 0x38
    __HAL_UNLOCK(hdma);
 80059ee:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80059f2:	8403      	strh	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 80059f4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80059f6:	e7d1      	b.n	800599c <HAL_DMA_IRQHandler+0x2c>
}
 80059f8:	bc70      	pop	{r4, r5, r6}
 80059fa:	4770      	bx	lr

080059fc <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 80059fc:	6b80      	ldr	r0, [r0, #56]	@ 0x38
}
 80059fe:	4770      	bx	lr

08005a00 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005a00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005a04:	f8df 917c 	ldr.w	r9, [pc, #380]	@ 8005b84 <HAL_GPIO_Init+0x184>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a08:	4c5c      	ldr	r4, [pc, #368]	@ (8005b7c <HAL_GPIO_Init+0x17c>)
  uint32_t position = 0x00u;
 8005a0a:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005a0c:	680a      	ldr	r2, [r1, #0]
 8005a0e:	fa32 f503 	lsrs.w	r5, r2, r3
 8005a12:	d102      	bne.n	8005a1a <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8005a14:	b003      	add	sp, #12
 8005a16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005a1a:	2501      	movs	r5, #1
 8005a1c:	fa05 f803 	lsl.w	r8, r5, r3
    if (iocurrent != 0x00u)
 8005a20:	ea18 0202 	ands.w	r2, r8, r2
 8005a24:	f000 80a0 	beq.w	8005b68 <HAL_GPIO_Init+0x168>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a28:	684e      	ldr	r6, [r1, #4]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005a2a:	2703      	movs	r7, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a2c:	f006 0503 	and.w	r5, r6, #3
 8005a30:	ea4f 0e43 	mov.w	lr, r3, lsl #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005a34:	fa07 fc0e 	lsl.w	ip, r7, lr
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a38:	1e6f      	subs	r7, r5, #1
 8005a3a:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005a3c:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005a40:	d834      	bhi.n	8005aac <HAL_GPIO_Init+0xac>
        temp = GPIOx->OSPEEDR;
 8005a42:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8005a44:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005a48:	68cf      	ldr	r7, [r1, #12]
 8005a4a:	fa07 f70e 	lsl.w	r7, r7, lr
 8005a4e:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8005a52:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8005a54:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005a56:	ea27 0808 	bic.w	r8, r7, r8
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005a5a:	f3c6 1700 	ubfx	r7, r6, #4, #1
 8005a5e:	409f      	lsls	r7, r3
 8005a60:	ea47 0708 	orr.w	r7, r7, r8
        GPIOx->OTYPER = temp;
 8005a64:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 8005a66:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8005a68:	ea07 080c 	and.w	r8, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005a6c:	688f      	ldr	r7, [r1, #8]
 8005a6e:	fa07 f70e 	lsl.w	r7, r7, lr
 8005a72:	ea47 0708 	orr.w	r7, r7, r8
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a76:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 8005a78:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005a7a:	d119      	bne.n	8005ab0 <HAL_GPIO_Init+0xb0>
        temp = GPIOx->AFR[position >> 3u];
 8005a7c:	ea4f 08d3 	mov.w	r8, r3, lsr #3
 8005a80:	eb00 0888 	add.w	r8, r0, r8, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005a84:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8005a88:	f8d8 7020 	ldr.w	r7, [r8, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005a8c:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8005a90:	f04f 0b0f 	mov.w	fp, #15
 8005a94:	fa0b fb0a 	lsl.w	fp, fp, sl
 8005a98:	ea27 0b0b 	bic.w	fp, r7, fp
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005a9c:	690f      	ldr	r7, [r1, #16]
 8005a9e:	fa07 f70a 	lsl.w	r7, r7, sl
 8005aa2:	ea47 070b 	orr.w	r7, r7, fp
        GPIOx->AFR[position >> 3u] = temp;
 8005aa6:	f8c8 7020 	str.w	r7, [r8, #32]
 8005aaa:	e001      	b.n	8005ab0 <HAL_GPIO_Init+0xb0>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005aac:	2d03      	cmp	r5, #3
 8005aae:	d1da      	bne.n	8005a66 <HAL_GPIO_Init+0x66>
      temp = GPIOx->MODER;
 8005ab0:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005ab2:	fa05 f50e 	lsl.w	r5, r5, lr
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8005ab6:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005aba:	433d      	orrs	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005abc:	f416 3f40 	tst.w	r6, #196608	@ 0x30000
      GPIOx->MODER = temp;
 8005ac0:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005ac2:	d051      	beq.n	8005b68 <HAL_GPIO_Init+0x168>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005ac4:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8005ac8:	f045 0501 	orr.w	r5, r5, #1
 8005acc:	f8c9 5018 	str.w	r5, [r9, #24]
 8005ad0:	f8d9 5018 	ldr.w	r5, [r9, #24]
 8005ad4:	f023 0703 	bic.w	r7, r3, #3
 8005ad8:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8005adc:	f005 0501 	and.w	r5, r5, #1
 8005ae0:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
 8005ae4:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005ae6:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005aea:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2u];
 8005aec:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005aee:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8005af2:	f04f 0e0f 	mov.w	lr, #15
 8005af6:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005afa:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005afe:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005b02:	d033      	beq.n	8005b6c <HAL_GPIO_Init+0x16c>
 8005b04:	4d1e      	ldr	r5, [pc, #120]	@ (8005b80 <HAL_GPIO_Init+0x180>)
 8005b06:	42a8      	cmp	r0, r5
 8005b08:	d032      	beq.n	8005b70 <HAL_GPIO_Init+0x170>
 8005b0a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005b0e:	42a8      	cmp	r0, r5
 8005b10:	d030      	beq.n	8005b74 <HAL_GPIO_Init+0x174>
 8005b12:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005b16:	42a8      	cmp	r0, r5
 8005b18:	d02e      	beq.n	8005b78 <HAL_GPIO_Init+0x178>
 8005b1a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8005b1e:	42a8      	cmp	r0, r5
 8005b20:	bf14      	ite	ne
 8005b22:	2505      	movne	r5, #5
 8005b24:	2504      	moveq	r5, #4
 8005b26:	fa05 f50c 	lsl.w	r5, r5, ip
 8005b2a:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005b2e:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR;
 8005b30:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8005b32:	43d7      	mvns	r7, r2
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005b34:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
        temp &= ~(iocurrent);
 8005b38:	bf0c      	ite	eq
 8005b3a:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005b3c:	4315      	orrne	r5, r2
        EXTI->RTSR = temp;
 8005b3e:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR;
 8005b40:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005b42:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
        temp &= ~(iocurrent);
 8005b46:	bf0c      	ite	eq
 8005b48:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005b4a:	4315      	orrne	r5, r2
        EXTI->FTSR = temp;
 8005b4c:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR;
 8005b4e:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005b50:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
        temp &= ~(iocurrent);
 8005b54:	bf0c      	ite	eq
 8005b56:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8005b58:	4315      	orrne	r5, r2
        EXTI->EMR = temp;
 8005b5a:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR;
 8005b5c:	6825      	ldr	r5, [r4, #0]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005b5e:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 8005b60:	bf54      	ite	pl
 8005b62:	403d      	andpl	r5, r7
          temp |= iocurrent;
 8005b64:	4315      	orrmi	r5, r2
        EXTI->IMR = temp;
 8005b66:	6025      	str	r5, [r4, #0]
    position++;
 8005b68:	3301      	adds	r3, #1
 8005b6a:	e74f      	b.n	8005a0c <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005b6c:	2500      	movs	r5, #0
 8005b6e:	e7da      	b.n	8005b26 <HAL_GPIO_Init+0x126>
 8005b70:	2501      	movs	r5, #1
 8005b72:	e7d8      	b.n	8005b26 <HAL_GPIO_Init+0x126>
 8005b74:	2502      	movs	r5, #2
 8005b76:	e7d6      	b.n	8005b26 <HAL_GPIO_Init+0x126>
 8005b78:	2503      	movs	r5, #3
 8005b7a:	e7d4      	b.n	8005b26 <HAL_GPIO_Init+0x126>
 8005b7c:	40010400 	.word	0x40010400
 8005b80:	48000400 	.word	0x48000400
 8005b84:	40021000 	.word	0x40021000

08005b88 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b88:	b10a      	cbz	r2, 8005b8e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b8a:	6181      	str	r1, [r0, #24]
 8005b8c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b8e:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8005b90:	4770      	bx	lr
	...

08005b94 <HAL_PWR_EnableBkUpAccess>:
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR, PWR_CR_DBP);  
 8005b94:	4a02      	ldr	r2, [pc, #8]	@ (8005ba0 <HAL_PWR_EnableBkUpAccess+0xc>)
 8005b96:	6813      	ldr	r3, [r2, #0]
 8005b98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b9c:	6013      	str	r3, [r2, #0]
}
 8005b9e:	4770      	bx	lr
 8005ba0:	40007000 	.word	0x40007000

08005ba4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ba4:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ba8:	4605      	mov	r5, r0
 8005baa:	2800      	cmp	r0, #0
 8005bac:	d033      	beq.n	8005c16 <HAL_RCC_OscConfig+0x72>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bae:	6803      	ldr	r3, [r0, #0]
 8005bb0:	07da      	lsls	r2, r3, #31
 8005bb2:	d411      	bmi.n	8005bd8 <HAL_RCC_OscConfig+0x34>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bb4:	682b      	ldr	r3, [r5, #0]
 8005bb6:	079b      	lsls	r3, r3, #30
 8005bb8:	f100 8081 	bmi.w	8005cbe <HAL_RCC_OscConfig+0x11a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bbc:	682b      	ldr	r3, [r5, #0]
 8005bbe:	071c      	lsls	r4, r3, #28
 8005bc0:	f100 80eb 	bmi.w	8005d9a <HAL_RCC_OscConfig+0x1f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bc4:	682b      	ldr	r3, [r5, #0]
 8005bc6:	0758      	lsls	r0, r3, #29
 8005bc8:	f100 8130 	bmi.w	8005e2c <HAL_RCC_OscConfig+0x288>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005bcc:	69eb      	ldr	r3, [r5, #28]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f040 81b5 	bne.w	8005f3e <HAL_RCC_OscConfig+0x39a>
        }
      }
    }
  }

  return HAL_OK;
 8005bd4:	2000      	movs	r0, #0
 8005bd6:	e047      	b.n	8005c68 <HAL_RCC_OscConfig+0xc4>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8005bd8:	4cb0      	ldr	r4, [pc, #704]	@ (8005e9c <HAL_RCC_OscConfig+0x2f8>)
 8005bda:	6863      	ldr	r3, [r4, #4]
 8005bdc:	f003 030c 	and.w	r3, r3, #12
 8005be0:	2b04      	cmp	r3, #4
 8005be2:	d007      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005be4:	6863      	ldr	r3, [r4, #4]
 8005be6:	f003 030c 	and.w	r3, r3, #12
 8005bea:	2b08      	cmp	r3, #8
 8005bec:	d115      	bne.n	8005c1a <HAL_RCC_OscConfig+0x76>
 8005bee:	6863      	ldr	r3, [r4, #4]
 8005bf0:	03df      	lsls	r7, r3, #15
 8005bf2:	d512      	bpl.n	8005c1a <HAL_RCC_OscConfig+0x76>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bf4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8005bf8:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bfc:	6821      	ldr	r1, [r4, #0]
 8005bfe:	fa93 f3a3 	rbit	r3, r3
 8005c02:	2201      	movs	r2, #1
 8005c04:	fab3 f383 	clz	r3, r3
 8005c08:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0c:	420b      	tst	r3, r1
 8005c0e:	d0d1      	beq.n	8005bb4 <HAL_RCC_OscConfig+0x10>
 8005c10:	686b      	ldr	r3, [r5, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1ce      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8005c16:	2001      	movs	r0, #1
 8005c18:	e026      	b.n	8005c68 <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c1a:	686a      	ldr	r2, [r5, #4]
 8005c1c:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8005c20:	d125      	bne.n	8005c6e <HAL_RCC_OscConfig+0xca>
 8005c22:	6823      	ldr	r3, [r4, #0]
 8005c24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c28:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005c2a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8005c2c:	68a9      	ldr	r1, [r5, #8]
 8005c2e:	f023 030f 	bic.w	r3, r3, #15
 8005c32:	430b      	orrs	r3, r1
 8005c34:	62e3      	str	r3, [r4, #44]	@ 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c36:	b352      	cbz	r2, 8005c8e <HAL_RCC_OscConfig+0xea>
        tickstart = HAL_GetTick();
 8005c38:	f7ff f866 	bl	8004d08 <HAL_GetTick>
 8005c3c:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8005c40:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c42:	f04f 0801 	mov.w	r8, #1
 8005c46:	fa97 f3a7 	rbit	r3, r7
 8005c4a:	6822      	ldr	r2, [r4, #0]
 8005c4c:	fa97 f3a7 	rbit	r3, r7
 8005c50:	fab3 f383 	clz	r3, r3
 8005c54:	fa08 f303 	lsl.w	r3, r8, r3
 8005c58:	4213      	tst	r3, r2
 8005c5a:	d1ab      	bne.n	8005bb4 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c5c:	f7ff f854 	bl	8004d08 <HAL_GetTick>
 8005c60:	1b80      	subs	r0, r0, r6
 8005c62:	2864      	cmp	r0, #100	@ 0x64
 8005c64:	d9ef      	bls.n	8005c46 <HAL_RCC_OscConfig+0xa2>
            return HAL_TIMEOUT;
 8005c66:	2003      	movs	r0, #3
}
 8005c68:	b002      	add	sp, #8
 8005c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	b932      	cbnz	r2, 8005c80 <HAL_RCC_OscConfig+0xdc>
 8005c72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c76:	6023      	str	r3, [r4, #0]
 8005c78:	6823      	ldr	r3, [r4, #0]
 8005c7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005c7e:	e7d3      	b.n	8005c28 <HAL_RCC_OscConfig+0x84>
 8005c80:	f5b2 2fa0 	cmp.w	r2, #327680	@ 0x50000
 8005c84:	d1f5      	bne.n	8005c72 <HAL_RCC_OscConfig+0xce>
 8005c86:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005c8a:	6023      	str	r3, [r4, #0]
 8005c8c:	e7c9      	b.n	8005c22 <HAL_RCC_OscConfig+0x7e>
        tickstart = HAL_GetTick();
 8005c8e:	f7ff f83b 	bl	8004d08 <HAL_GetTick>
 8005c92:	f44f 3700 	mov.w	r7, #131072	@ 0x20000
 8005c96:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c98:	f04f 0801 	mov.w	r8, #1
 8005c9c:	fa97 f3a7 	rbit	r3, r7
 8005ca0:	6822      	ldr	r2, [r4, #0]
 8005ca2:	fa97 f3a7 	rbit	r3, r7
 8005ca6:	fab3 f383 	clz	r3, r3
 8005caa:	fa08 f303 	lsl.w	r3, r8, r3
 8005cae:	4213      	tst	r3, r2
 8005cb0:	d080      	beq.n	8005bb4 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005cb2:	f7ff f829 	bl	8004d08 <HAL_GetTick>
 8005cb6:	1b80      	subs	r0, r0, r6
 8005cb8:	2864      	cmp	r0, #100	@ 0x64
 8005cba:	d9ef      	bls.n	8005c9c <HAL_RCC_OscConfig+0xf8>
 8005cbc:	e7d3      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005cbe:	4c77      	ldr	r4, [pc, #476]	@ (8005e9c <HAL_RCC_OscConfig+0x2f8>)
 8005cc0:	6863      	ldr	r3, [r4, #4]
 8005cc2:	f013 0f0c 	tst.w	r3, #12
 8005cc6:	d007      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005cc8:	6863      	ldr	r3, [r4, #4]
 8005cca:	f003 030c 	and.w	r3, r3, #12
 8005cce:	2b08      	cmp	r3, #8
 8005cd0:	d11f      	bne.n	8005d12 <HAL_RCC_OscConfig+0x16e>
 8005cd2:	6863      	ldr	r3, [r4, #4]
 8005cd4:	03de      	lsls	r6, r3, #15
 8005cd6:	d41c      	bmi.n	8005d12 <HAL_RCC_OscConfig+0x16e>
 8005cd8:	2302      	movs	r3, #2
 8005cda:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cde:	6821      	ldr	r1, [r4, #0]
 8005ce0:	fa93 f3a3 	rbit	r3, r3
 8005ce4:	2201      	movs	r2, #1
 8005ce6:	fab3 f383 	clz	r3, r3
 8005cea:	fa02 f303 	lsl.w	r3, r2, r3
 8005cee:	420b      	tst	r3, r1
 8005cf0:	d002      	beq.n	8005cf8 <HAL_RCC_OscConfig+0x154>
 8005cf2:	692b      	ldr	r3, [r5, #16]
 8005cf4:	4293      	cmp	r3, r2
 8005cf6:	d18e      	bne.n	8005c16 <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cf8:	6821      	ldr	r1, [r4, #0]
 8005cfa:	22f8      	movs	r2, #248	@ 0xf8
 8005cfc:	fa92 f2a2 	rbit	r2, r2
 8005d00:	696b      	ldr	r3, [r5, #20]
 8005d02:	fab2 f282 	clz	r2, r2
 8005d06:	4093      	lsls	r3, r2
 8005d08:	f021 02f8 	bic.w	r2, r1, #248	@ 0xf8
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	6023      	str	r3, [r4, #0]
 8005d10:	e754      	b.n	8005bbc <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d12:	692a      	ldr	r2, [r5, #16]
 8005d14:	2601      	movs	r6, #1
 8005d16:	b1fa      	cbz	r2, 8005d58 <HAL_RCC_OscConfig+0x1b4>
 8005d18:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 8005d1c:	fab3 f383 	clz	r3, r3
 8005d20:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005d24:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005d28:	009b      	lsls	r3, r3, #2
 8005d2a:	f04f 0802 	mov.w	r8, #2
 8005d2e:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8005d30:	f7fe ffea 	bl	8004d08 <HAL_GetTick>
 8005d34:	4607      	mov	r7, r0
 8005d36:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d3a:	6822      	ldr	r2, [r4, #0]
 8005d3c:	fa98 f3a8 	rbit	r3, r8
 8005d40:	fab3 f383 	clz	r3, r3
 8005d44:	fa06 f303 	lsl.w	r3, r6, r3
 8005d48:	4213      	tst	r3, r2
 8005d4a:	d1d5      	bne.n	8005cf8 <HAL_RCC_OscConfig+0x154>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d4c:	f7fe ffdc 	bl	8004d08 <HAL_GetTick>
 8005d50:	1bc0      	subs	r0, r0, r7
 8005d52:	2802      	cmp	r0, #2
 8005d54:	d9ef      	bls.n	8005d36 <HAL_RCC_OscConfig+0x192>
 8005d56:	e786      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
 8005d58:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 8005d5c:	fab3 f383 	clz	r3, r3
 8005d60:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005d64:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	f04f 0802 	mov.w	r8, #2
 8005d6e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005d70:	f7fe ffca 	bl	8004d08 <HAL_GetTick>
 8005d74:	4607      	mov	r7, r0
 8005d76:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d7a:	6822      	ldr	r2, [r4, #0]
 8005d7c:	fa98 f3a8 	rbit	r3, r8
 8005d80:	fab3 f383 	clz	r3, r3
 8005d84:	fa06 f303 	lsl.w	r3, r6, r3
 8005d88:	4213      	tst	r3, r2
 8005d8a:	f43f af17 	beq.w	8005bbc <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d8e:	f7fe ffbb 	bl	8004d08 <HAL_GetTick>
 8005d92:	1bc0      	subs	r0, r0, r7
 8005d94:	2802      	cmp	r0, #2
 8005d96:	d9ee      	bls.n	8005d76 <HAL_RCC_OscConfig+0x1d2>
 8005d98:	e765      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d9a:	69aa      	ldr	r2, [r5, #24]
 8005d9c:	4e3f      	ldr	r6, [pc, #252]	@ (8005e9c <HAL_RCC_OscConfig+0x2f8>)
 8005d9e:	4940      	ldr	r1, [pc, #256]	@ (8005ea0 <HAL_RCC_OscConfig+0x2fc>)
 8005da0:	2401      	movs	r4, #1
 8005da2:	b30a      	cbz	r2, 8005de8 <HAL_RCC_OscConfig+0x244>
 8005da4:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8005da8:	fab3 f383 	clz	r3, r3
 8005dac:	440b      	add	r3, r1
 8005dae:	009b      	lsls	r3, r3, #2
 8005db0:	2702      	movs	r7, #2
 8005db2:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 8005db4:	f7fe ffa8 	bl	8004d08 <HAL_GetTick>
 8005db8:	4680      	mov	r8, r0
 8005dba:	fa97 f3a7 	rbit	r3, r7
 8005dbe:	fa97 f3a7 	rbit	r3, r7
 8005dc2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dc6:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8005dc8:	fa97 f3a7 	rbit	r3, r7
 8005dcc:	fab3 f383 	clz	r3, r3
 8005dd0:	fa04 f303 	lsl.w	r3, r4, r3
 8005dd4:	4213      	tst	r3, r2
 8005dd6:	f47f aef5 	bne.w	8005bc4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005dda:	f7fe ff95 	bl	8004d08 <HAL_GetTick>
 8005dde:	eba0 0008 	sub.w	r0, r0, r8
 8005de2:	2802      	cmp	r0, #2
 8005de4:	d9e9      	bls.n	8005dba <HAL_RCC_OscConfig+0x216>
 8005de6:	e73e      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
 8005de8:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 8005dec:	fab3 f383 	clz	r3, r3
 8005df0:	440b      	add	r3, r1
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	2702      	movs	r7, #2
 8005df6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8005df8:	f7fe ff86 	bl	8004d08 <HAL_GetTick>
 8005dfc:	4680      	mov	r8, r0
 8005dfe:	fa97 f3a7 	rbit	r3, r7
 8005e02:	fa97 f3a7 	rbit	r3, r7
 8005e06:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e0a:	6a72      	ldr	r2, [r6, #36]	@ 0x24
 8005e0c:	fa97 f3a7 	rbit	r3, r7
 8005e10:	fab3 f383 	clz	r3, r3
 8005e14:	fa04 f303 	lsl.w	r3, r4, r3
 8005e18:	4213      	tst	r3, r2
 8005e1a:	f43f aed3 	beq.w	8005bc4 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005e1e:	f7fe ff73 	bl	8004d08 <HAL_GetTick>
 8005e22:	eba0 0008 	sub.w	r0, r0, r8
 8005e26:	2802      	cmp	r0, #2
 8005e28:	d9e9      	bls.n	8005dfe <HAL_RCC_OscConfig+0x25a>
 8005e2a:	e71c      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e2c:	4c1b      	ldr	r4, [pc, #108]	@ (8005e9c <HAL_RCC_OscConfig+0x2f8>)
 8005e2e:	69e3      	ldr	r3, [r4, #28]
 8005e30:	00d9      	lsls	r1, r3, #3
 8005e32:	d431      	bmi.n	8005e98 <HAL_RCC_OscConfig+0x2f4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e34:	69e3      	ldr	r3, [r4, #28]
 8005e36:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e3a:	61e3      	str	r3, [r4, #28]
 8005e3c:	69e3      	ldr	r3, [r4, #28]
 8005e3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e42:	9301      	str	r3, [sp, #4]
 8005e44:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8005e46:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e48:	4f16      	ldr	r7, [pc, #88]	@ (8005ea4 <HAL_RCC_OscConfig+0x300>)
 8005e4a:	683b      	ldr	r3, [r7, #0]
 8005e4c:	05da      	lsls	r2, r3, #23
 8005e4e:	d52b      	bpl.n	8005ea8 <HAL_RCC_OscConfig+0x304>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e50:	68eb      	ldr	r3, [r5, #12]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d139      	bne.n	8005eca <HAL_RCC_OscConfig+0x326>
 8005e56:	6a23      	ldr	r3, [r4, #32]
 8005e58:	f043 0301 	orr.w	r3, r3, #1
 8005e5c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8005e5e:	f7fe ff53 	bl	8004d08 <HAL_GetTick>
 8005e62:	2702      	movs	r7, #2
 8005e64:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e66:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e6a:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8005e6e:	fa97 f3a7 	rbit	r3, r7
 8005e72:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e76:	6a22      	ldr	r2, [r4, #32]
 8005e78:	fa97 f3a7 	rbit	r3, r7
 8005e7c:	fab3 f383 	clz	r3, r3
 8005e80:	fa09 f303 	lsl.w	r3, r9, r3
 8005e84:	4213      	tst	r3, r2
 8005e86:	d053      	beq.n	8005f30 <HAL_RCC_OscConfig+0x38c>
    if(pwrclkchanged == SET)
 8005e88:	2e00      	cmp	r6, #0
 8005e8a:	f43f ae9f 	beq.w	8005bcc <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e8e:	69e3      	ldr	r3, [r4, #28]
 8005e90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e94:	61e3      	str	r3, [r4, #28]
 8005e96:	e699      	b.n	8005bcc <HAL_RCC_OscConfig+0x28>
    FlagStatus       pwrclkchanged = RESET;
 8005e98:	2600      	movs	r6, #0
 8005e9a:	e7d5      	b.n	8005e48 <HAL_RCC_OscConfig+0x2a4>
 8005e9c:	40021000 	.word	0x40021000
 8005ea0:	10908120 	.word	0x10908120
 8005ea4:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005eae:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8005eb0:	f7fe ff2a 	bl	8004d08 <HAL_GetTick>
 8005eb4:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	05db      	lsls	r3, r3, #23
 8005eba:	d4c9      	bmi.n	8005e50 <HAL_RCC_OscConfig+0x2ac>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ebc:	f7fe ff24 	bl	8004d08 <HAL_GetTick>
 8005ec0:	eba0 0008 	sub.w	r0, r0, r8
 8005ec4:	2864      	cmp	r0, #100	@ 0x64
 8005ec6:	d9f6      	bls.n	8005eb6 <HAL_RCC_OscConfig+0x312>
 8005ec8:	e6cd      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005eca:	bb1b      	cbnz	r3, 8005f14 <HAL_RCC_OscConfig+0x370>
 8005ecc:	6a23      	ldr	r3, [r4, #32]
 8005ece:	f023 0301 	bic.w	r3, r3, #1
 8005ed2:	6223      	str	r3, [r4, #32]
 8005ed4:	6a23      	ldr	r3, [r4, #32]
 8005ed6:	f023 0304 	bic.w	r3, r3, #4
 8005eda:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8005edc:	f7fe ff14 	bl	8004d08 <HAL_GetTick>
 8005ee0:	2702      	movs	r7, #2
 8005ee2:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ee4:	f04f 0901 	mov.w	r9, #1
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ee8:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8005eec:	fa97 f3a7 	rbit	r3, r7
 8005ef0:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ef4:	6a22      	ldr	r2, [r4, #32]
 8005ef6:	fa97 f3a7 	rbit	r3, r7
 8005efa:	fab3 f383 	clz	r3, r3
 8005efe:	fa09 f303 	lsl.w	r3, r9, r3
 8005f02:	4213      	tst	r3, r2
 8005f04:	d0c0      	beq.n	8005e88 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f06:	f7fe feff 	bl	8004d08 <HAL_GetTick>
 8005f0a:	eba0 0008 	sub.w	r0, r0, r8
 8005f0e:	4550      	cmp	r0, sl
 8005f10:	d9ec      	bls.n	8005eec <HAL_RCC_OscConfig+0x348>
 8005f12:	e6a8      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f14:	2b05      	cmp	r3, #5
 8005f16:	6a23      	ldr	r3, [r4, #32]
 8005f18:	d103      	bne.n	8005f22 <HAL_RCC_OscConfig+0x37e>
 8005f1a:	f043 0304 	orr.w	r3, r3, #4
 8005f1e:	6223      	str	r3, [r4, #32]
 8005f20:	e799      	b.n	8005e56 <HAL_RCC_OscConfig+0x2b2>
 8005f22:	f023 0301 	bic.w	r3, r3, #1
 8005f26:	6223      	str	r3, [r4, #32]
 8005f28:	6a23      	ldr	r3, [r4, #32]
 8005f2a:	f023 0304 	bic.w	r3, r3, #4
 8005f2e:	e795      	b.n	8005e5c <HAL_RCC_OscConfig+0x2b8>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f30:	f7fe feea 	bl	8004d08 <HAL_GetTick>
 8005f34:	eba0 0008 	sub.w	r0, r0, r8
 8005f38:	4550      	cmp	r0, sl
 8005f3a:	d998      	bls.n	8005e6e <HAL_RCC_OscConfig+0x2ca>
 8005f3c:	e693      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f3e:	4c46      	ldr	r4, [pc, #280]	@ (8006058 <HAL_RCC_OscConfig+0x4b4>)
 8005f40:	6862      	ldr	r2, [r4, #4]
 8005f42:	f002 020c 	and.w	r2, r2, #12
 8005f46:	2a08      	cmp	r2, #8
 8005f48:	d074      	beq.n	8006034 <HAL_RCC_OscConfig+0x490>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f50:	d14d      	bne.n	8005fee <HAL_RCC_OscConfig+0x44a>
 8005f52:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8005f56:	fab3 f383 	clz	r3, r3
 8005f5a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005f5e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005f62:	009b      	lsls	r3, r3, #2
 8005f64:	2200      	movs	r2, #0
 8005f66:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005f68:	f7fe fece 	bl	8004d08 <HAL_GetTick>
 8005f6c:	f04f 7800 	mov.w	r8, #33554432	@ 0x2000000
 8005f70:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f72:	2601      	movs	r6, #1
 8005f74:	fa98 f3a8 	rbit	r3, r8
 8005f78:	6822      	ldr	r2, [r4, #0]
 8005f7a:	fa98 f3a8 	rbit	r3, r8
 8005f7e:	fab3 f383 	clz	r3, r3
 8005f82:	fa06 f303 	lsl.w	r3, r6, r3
 8005f86:	4213      	tst	r3, r2
 8005f88:	d12b      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x43e>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f8a:	e9d5 1308 	ldrd	r1, r3, [r5, #32]
 8005f8e:	6862      	ldr	r2, [r4, #4]
 8005f90:	430b      	orrs	r3, r1
 8005f92:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 8005f96:	4313      	orrs	r3, r2
 8005f98:	6063      	str	r3, [r4, #4]
 8005f9a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f9e:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8005fa2:	fab3 f383 	clz	r3, r3
 8005fa6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005faa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005fae:	009b      	lsls	r3, r3, #2
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005fb0:	2701      	movs	r7, #1
        __HAL_RCC_PLL_ENABLE();
 8005fb2:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8005fb4:	f7fe fea8 	bl	8004d08 <HAL_GetTick>
 8005fb8:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 8005fbc:	4605      	mov	r5, r0
 8005fbe:	fa96 f3a6 	rbit	r3, r6
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005fc2:	6822      	ldr	r2, [r4, #0]
 8005fc4:	fa96 f3a6 	rbit	r3, r6
 8005fc8:	fab3 f383 	clz	r3, r3
 8005fcc:	fa07 f303 	lsl.w	r3, r7, r3
 8005fd0:	4213      	tst	r3, r2
 8005fd2:	f47f adff 	bne.w	8005bd4 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fd6:	f7fe fe97 	bl	8004d08 <HAL_GetTick>
 8005fda:	1b40      	subs	r0, r0, r5
 8005fdc:	2802      	cmp	r0, #2
 8005fde:	d9ee      	bls.n	8005fbe <HAL_RCC_OscConfig+0x41a>
 8005fe0:	e641      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fe2:	f7fe fe91 	bl	8004d08 <HAL_GetTick>
 8005fe6:	1bc0      	subs	r0, r0, r7
 8005fe8:	2802      	cmp	r0, #2
 8005fea:	d9c3      	bls.n	8005f74 <HAL_RCC_OscConfig+0x3d0>
 8005fec:	e63b      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
 8005fee:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8005ff2:	fab3 f383 	clz	r3, r3
 8005ff6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8005ffa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	2200      	movs	r2, #0
 8006002:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8006004:	f7fe fe80 	bl	8004d08 <HAL_GetTick>
 8006008:	f04f 7600 	mov.w	r6, #33554432	@ 0x2000000
 800600c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800600e:	2701      	movs	r7, #1
 8006010:	fa96 f3a6 	rbit	r3, r6
 8006014:	6822      	ldr	r2, [r4, #0]
 8006016:	fa96 f3a6 	rbit	r3, r6
 800601a:	fab3 f383 	clz	r3, r3
 800601e:	fa07 f303 	lsl.w	r3, r7, r3
 8006022:	4213      	tst	r3, r2
 8006024:	f43f add6 	beq.w	8005bd4 <HAL_RCC_OscConfig+0x30>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006028:	f7fe fe6e 	bl	8004d08 <HAL_GetTick>
 800602c:	1b40      	subs	r0, r0, r5
 800602e:	2802      	cmp	r0, #2
 8006030:	d9ee      	bls.n	8006010 <HAL_RCC_OscConfig+0x46c>
 8006032:	e618      	b.n	8005c66 <HAL_RCC_OscConfig+0xc2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006034:	2b01      	cmp	r3, #1
 8006036:	f43f adee 	beq.w	8005c16 <HAL_RCC_OscConfig+0x72>
        pll_config = RCC->CFGR;
 800603a:	6860      	ldr	r0, [r4, #4]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800603c:	6a2b      	ldr	r3, [r5, #32]
 800603e:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 8006042:	429a      	cmp	r2, r3
 8006044:	f47f ade7 	bne.w	8005c16 <HAL_RCC_OscConfig+0x72>
 8006048:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 800604a:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800604e:	1ac0      	subs	r0, r0, r3
 8006050:	bf18      	it	ne
 8006052:	2001      	movne	r0, #1
 8006054:	e608      	b.n	8005c68 <HAL_RCC_OscConfig+0xc4>
 8006056:	bf00      	nop
 8006058:	40021000 	.word	0x40021000

0800605c <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 800605c:	4b0c      	ldr	r3, [pc, #48]	@ (8006090 <HAL_RCC_GetSysClockFreq+0x34>)
 800605e:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006060:	f002 010c 	and.w	r1, r2, #12
 8006064:	2908      	cmp	r1, #8
 8006066:	d111      	bne.n	800608c <HAL_RCC_GetSysClockFreq+0x30>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8006068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800606a:	480a      	ldr	r0, [pc, #40]	@ (8006094 <HAL_RCC_GetSysClockFreq+0x38>)
 800606c:	f3c2 4183 	ubfx	r1, r2, #18, #4
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006070:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8006072:	bf44      	itt	mi
 8006074:	f003 030f 	andmi.w	r3, r3, #15
 8006078:	4a07      	ldrmi	r2, [pc, #28]	@ (8006098 <HAL_RCC_GetSysClockFreq+0x3c>)
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800607a:	5c40      	ldrb	r0, [r0, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800607c:	bf49      	itett	mi
 800607e:	5cd2      	ldrbmi	r2, [r2, r3]
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006080:	4b06      	ldrpl	r3, [pc, #24]	@ (800609c <HAL_RCC_GetSysClockFreq+0x40>)
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006082:	4b07      	ldrmi	r3, [pc, #28]	@ (80060a0 <HAL_RCC_GetSysClockFreq+0x44>)
 8006084:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8006088:	4358      	muls	r0, r3
 800608a:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800608c:	4804      	ldr	r0, [pc, #16]	@ (80060a0 <HAL_RCC_GetSysClockFreq+0x44>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800608e:	4770      	bx	lr
 8006090:	40021000 	.word	0x40021000
 8006094:	080119e8 	.word	0x080119e8
 8006098:	080119d8 	.word	0x080119d8
 800609c:	003d0900 	.word	0x003d0900
 80060a0:	007a1200 	.word	0x007a1200

080060a4 <HAL_RCC_ClockConfig>:
{
 80060a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060a8:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 80060aa:	4604      	mov	r4, r0
 80060ac:	b910      	cbnz	r0, 80060b4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80060ae:	2001      	movs	r0, #1
}
 80060b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80060b4:	4a4a      	ldr	r2, [pc, #296]	@ (80061e0 <HAL_RCC_ClockConfig+0x13c>)
 80060b6:	6813      	ldr	r3, [r2, #0]
 80060b8:	f003 0307 	and.w	r3, r3, #7
 80060bc:	428b      	cmp	r3, r1
 80060be:	d32e      	bcc.n	800611e <HAL_RCC_ClockConfig+0x7a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060c0:	6822      	ldr	r2, [r4, #0]
 80060c2:	0791      	lsls	r1, r2, #30
 80060c4:	d436      	bmi.n	8006134 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060c6:	07d2      	lsls	r2, r2, #31
 80060c8:	d43c      	bmi.n	8006144 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80060ca:	4a45      	ldr	r2, [pc, #276]	@ (80061e0 <HAL_RCC_ClockConfig+0x13c>)
 80060cc:	6813      	ldr	r3, [r2, #0]
 80060ce:	f003 0307 	and.w	r3, r3, #7
 80060d2:	42ab      	cmp	r3, r5
 80060d4:	d870      	bhi.n	80061b8 <HAL_RCC_ClockConfig+0x114>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060d6:	6822      	ldr	r2, [r4, #0]
 80060d8:	4d42      	ldr	r5, [pc, #264]	@ (80061e4 <HAL_RCC_ClockConfig+0x140>)
 80060da:	f012 0f04 	tst.w	r2, #4
 80060de:	d177      	bne.n	80061d0 <HAL_RCC_ClockConfig+0x12c>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060e0:	0713      	lsls	r3, r2, #28
 80060e2:	d506      	bpl.n	80060f2 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060e4:	686b      	ldr	r3, [r5, #4]
 80060e6:	6922      	ldr	r2, [r4, #16]
 80060e8:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80060ec:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80060f0:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80060f2:	f7ff ffb3 	bl	800605c <HAL_RCC_GetSysClockFreq>
 80060f6:	686b      	ldr	r3, [r5, #4]
 80060f8:	22f0      	movs	r2, #240	@ 0xf0
 80060fa:	fa92 f2a2 	rbit	r2, r2
 80060fe:	fab2 f282 	clz	r2, r2
 8006102:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006106:	40d3      	lsrs	r3, r2
 8006108:	4a37      	ldr	r2, [pc, #220]	@ (80061e8 <HAL_RCC_ClockConfig+0x144>)
 800610a:	5cd3      	ldrb	r3, [r2, r3]
 800610c:	40d8      	lsrs	r0, r3
 800610e:	4b37      	ldr	r3, [pc, #220]	@ (80061ec <HAL_RCC_ClockConfig+0x148>)
 8006110:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8006112:	4b37      	ldr	r3, [pc, #220]	@ (80061f0 <HAL_RCC_ClockConfig+0x14c>)
 8006114:	6818      	ldr	r0, [r3, #0]
 8006116:	f7fe fc4d 	bl	80049b4 <HAL_InitTick>
  return HAL_OK;
 800611a:	2000      	movs	r0, #0
 800611c:	e7c8      	b.n	80060b0 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800611e:	6813      	ldr	r3, [r2, #0]
 8006120:	f023 0307 	bic.w	r3, r3, #7
 8006124:	430b      	orrs	r3, r1
 8006126:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006128:	6813      	ldr	r3, [r2, #0]
 800612a:	f003 0307 	and.w	r3, r3, #7
 800612e:	428b      	cmp	r3, r1
 8006130:	d1bd      	bne.n	80060ae <HAL_RCC_ClockConfig+0xa>
 8006132:	e7c5      	b.n	80060c0 <HAL_RCC_ClockConfig+0x1c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006134:	492b      	ldr	r1, [pc, #172]	@ (80061e4 <HAL_RCC_ClockConfig+0x140>)
 8006136:	68a0      	ldr	r0, [r4, #8]
 8006138:	684b      	ldr	r3, [r1, #4]
 800613a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800613e:	4303      	orrs	r3, r0
 8006140:	604b      	str	r3, [r1, #4]
 8006142:	e7c0      	b.n	80060c6 <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006144:	6862      	ldr	r2, [r4, #4]
 8006146:	4e27      	ldr	r6, [pc, #156]	@ (80061e4 <HAL_RCC_ClockConfig+0x140>)
 8006148:	2a01      	cmp	r2, #1
 800614a:	d124      	bne.n	8006196 <HAL_RCC_ClockConfig+0xf2>
 800614c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006150:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006154:	6831      	ldr	r1, [r6, #0]
 8006156:	fa93 f3a3 	rbit	r3, r3
 800615a:	fab3 f383 	clz	r3, r3
 800615e:	fa02 f303 	lsl.w	r3, r2, r3
 8006162:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006164:	d0a3      	beq.n	80060ae <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006166:	6873      	ldr	r3, [r6, #4]
 8006168:	f023 0303 	bic.w	r3, r3, #3
 800616c:	4313      	orrs	r3, r2
 800616e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8006170:	f7fe fdca 	bl	8004d08 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006174:	f241 3888 	movw	r8, #5000	@ 0x1388
    tickstart = HAL_GetTick();
 8006178:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800617a:	6873      	ldr	r3, [r6, #4]
 800617c:	6862      	ldr	r2, [r4, #4]
 800617e:	f003 030c 	and.w	r3, r3, #12
 8006182:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8006186:	d0a0      	beq.n	80060ca <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006188:	f7fe fdbe 	bl	8004d08 <HAL_GetTick>
 800618c:	1bc0      	subs	r0, r0, r7
 800618e:	4540      	cmp	r0, r8
 8006190:	d9f3      	bls.n	800617a <HAL_RCC_ClockConfig+0xd6>
        return HAL_TIMEOUT;
 8006192:	2003      	movs	r0, #3
 8006194:	e78c      	b.n	80060b0 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006196:	2a02      	cmp	r2, #2
 8006198:	bf0c      	ite	eq
 800619a:	f04f 7300 	moveq.w	r3, #33554432	@ 0x2000000
 800619e:	2302      	movne	r3, #2
 80061a0:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061a4:	6830      	ldr	r0, [r6, #0]
 80061a6:	fa93 f3a3 	rbit	r3, r3
 80061aa:	2101      	movs	r1, #1
 80061ac:	fab3 f383 	clz	r3, r3
 80061b0:	fa01 f303 	lsl.w	r3, r1, r3
 80061b4:	4203      	tst	r3, r0
 80061b6:	e7d5      	b.n	8006164 <HAL_RCC_ClockConfig+0xc0>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80061b8:	6813      	ldr	r3, [r2, #0]
 80061ba:	f023 0307 	bic.w	r3, r3, #7
 80061be:	432b      	orrs	r3, r5
 80061c0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80061c2:	6813      	ldr	r3, [r2, #0]
 80061c4:	f003 0307 	and.w	r3, r3, #7
 80061c8:	42ab      	cmp	r3, r5
 80061ca:	f47f af70 	bne.w	80060ae <HAL_RCC_ClockConfig+0xa>
 80061ce:	e782      	b.n	80060d6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061d0:	686b      	ldr	r3, [r5, #4]
 80061d2:	68e1      	ldr	r1, [r4, #12]
 80061d4:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80061d8:	430b      	orrs	r3, r1
 80061da:	606b      	str	r3, [r5, #4]
 80061dc:	e780      	b.n	80060e0 <HAL_RCC_ClockConfig+0x3c>
 80061de:	bf00      	nop
 80061e0:	40022000 	.word	0x40022000
 80061e4:	40021000 	.word	0x40021000
 80061e8:	080119c8 	.word	0x080119c8
 80061ec:	20000010 	.word	0x20000010
 80061f0:	20000018 	.word	0x20000018

080061f4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80061f4:	4b08      	ldr	r3, [pc, #32]	@ (8006218 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061f6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	fa92 f2a2 	rbit	r2, r2
 8006200:	fab2 f282 	clz	r2, r2
 8006204:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006208:	40d3      	lsrs	r3, r2
 800620a:	4a04      	ldr	r2, [pc, #16]	@ (800621c <HAL_RCC_GetPCLK1Freq+0x28>)
 800620c:	5cd3      	ldrb	r3, [r2, r3]
 800620e:	4a04      	ldr	r2, [pc, #16]	@ (8006220 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8006210:	6810      	ldr	r0, [r2, #0]
}    
 8006212:	40d8      	lsrs	r0, r3
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	40021000 	.word	0x40021000
 800621c:	080119c0 	.word	0x080119c0
 8006220:	20000010 	.word	0x20000010

08006224 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8006224:	4b08      	ldr	r3, [pc, #32]	@ (8006248 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006226:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	fa92 f2a2 	rbit	r2, r2
 8006230:	fab2 f282 	clz	r2, r2
 8006234:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8006238:	40d3      	lsrs	r3, r2
 800623a:	4a04      	ldr	r2, [pc, #16]	@ (800624c <HAL_RCC_GetPCLK2Freq+0x28>)
 800623c:	5cd3      	ldrb	r3, [r2, r3]
 800623e:	4a04      	ldr	r2, [pc, #16]	@ (8006250 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8006240:	6810      	ldr	r0, [r2, #0]
} 
 8006242:	40d8      	lsrs	r0, r3
 8006244:	4770      	bx	lr
 8006246:	bf00      	nop
 8006248:	40021000 	.word	0x40021000
 800624c:	080119c0 	.word	0x080119c0
 8006250:	20000010 	.word	0x20000010

08006254 <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006254:	230f      	movs	r3, #15
 8006256:	6003      	str	r3, [r0, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8006258:	4b0b      	ldr	r3, [pc, #44]	@ (8006288 <HAL_RCC_GetClockConfig+0x34>)
 800625a:	685a      	ldr	r2, [r3, #4]
 800625c:	f002 0203 	and.w	r2, r2, #3
 8006260:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8006262:	685a      	ldr	r2, [r3, #4]
 8006264:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8006268:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 800626a:	685a      	ldr	r2, [r3, #4]
 800626c:	f402 62e0 	and.w	r2, r2, #1792	@ 0x700
 8006270:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	08db      	lsrs	r3, r3, #3
 8006276:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800627a:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 800627c:	4b03      	ldr	r3, [pc, #12]	@ (800628c <HAL_RCC_GetClockConfig+0x38>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f003 0307 	and.w	r3, r3, #7
 8006284:	600b      	str	r3, [r1, #0]
}
 8006286:	4770      	bx	lr
 8006288:	40021000 	.word	0x40021000
 800628c:	40022000 	.word	0x40022000

08006290 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006290:	6803      	ldr	r3, [r0, #0]
{
 8006292:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006296:	03dd      	lsls	r5, r3, #15
{
 8006298:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800629a:	d524      	bpl.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x56>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800629c:	4d78      	ldr	r5, [pc, #480]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800629e:	69eb      	ldr	r3, [r5, #28]
 80062a0:	00d8      	lsls	r0, r3, #3
 80062a2:	f100 8091 	bmi.w	80063c8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062a6:	69eb      	ldr	r3, [r5, #28]
 80062a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062ac:	61eb      	str	r3, [r5, #28]
 80062ae:	69eb      	ldr	r3, [r5, #28]
 80062b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062b4:	9301      	str	r3, [sp, #4]
 80062b6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80062b8:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062ba:	4f72      	ldr	r7, [pc, #456]	@ (8006484 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	05d9      	lsls	r1, r3, #23
 80062c0:	f140 8084 	bpl.w	80063cc <HAL_RCCEx_PeriphCLKConfig+0x13c>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80062c4:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80062c6:	6862      	ldr	r2, [r4, #4]
 80062c8:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 80062cc:	f040 8093 	bne.w	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x166>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80062d0:	6a2b      	ldr	r3, [r5, #32]
 80062d2:	6862      	ldr	r2, [r4, #4]
 80062d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062d8:	4313      	orrs	r3, r2
 80062da:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80062dc:	b11e      	cbz	r6, 80062e6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062de:	69eb      	ldr	r3, [r5, #28]
 80062e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80062e4:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062e6:	6823      	ldr	r3, [r4, #0]
 80062e8:	07df      	lsls	r7, r3, #31
 80062ea:	d506      	bpl.n	80062fa <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062ec:	4964      	ldr	r1, [pc, #400]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80062ee:	68a0      	ldr	r0, [r4, #8]
 80062f0:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80062f2:	f022 0203 	bic.w	r2, r2, #3
 80062f6:	4302      	orrs	r2, r0
 80062f8:	630a      	str	r2, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062fa:	079e      	lsls	r6, r3, #30
 80062fc:	d506      	bpl.n	800630c <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80062fe:	4960      	ldr	r1, [pc, #384]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006300:	68e0      	ldr	r0, [r4, #12]
 8006302:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006304:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8006308:	4302      	orrs	r2, r0
 800630a:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800630c:	075d      	lsls	r5, r3, #29
 800630e:	d506      	bpl.n	800631e <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006310:	495b      	ldr	r1, [pc, #364]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006312:	6920      	ldr	r0, [r4, #16]
 8006314:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006316:	f422 2240 	bic.w	r2, r2, #786432	@ 0xc0000
 800631a:	4302      	orrs	r2, r0
 800631c:	630a      	str	r2, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800631e:	0698      	lsls	r0, r3, #26
 8006320:	d506      	bpl.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006322:	4957      	ldr	r1, [pc, #348]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006324:	69e0      	ldr	r0, [r4, #28]
 8006326:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006328:	f022 0210 	bic.w	r2, r2, #16
 800632c:	4302      	orrs	r2, r0
 800632e:	630a      	str	r2, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006330:	0399      	lsls	r1, r3, #14
 8006332:	d506      	bpl.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006334:	4952      	ldr	r1, [pc, #328]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006336:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8006338:	684a      	ldr	r2, [r1, #4]
 800633a:	f422 0280 	bic.w	r2, r2, #4194304	@ 0x400000
 800633e:	4302      	orrs	r2, r0
 8006340:	604a      	str	r2, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006342:	065a      	lsls	r2, r3, #25
 8006344:	d506      	bpl.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006346:	494e      	ldr	r1, [pc, #312]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006348:	6a20      	ldr	r0, [r4, #32]
 800634a:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800634c:	f022 0220 	bic.w	r2, r2, #32
 8006350:	4302      	orrs	r2, r0
 8006352:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006354:	071f      	lsls	r7, r3, #28
 8006356:	d506      	bpl.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006358:	4949      	ldr	r1, [pc, #292]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800635a:	6960      	ldr	r0, [r4, #20]
 800635c:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 800635e:	f422 1240 	bic.w	r2, r2, #3145728	@ 0x300000
 8006362:	4302      	orrs	r2, r0
 8006364:	630a      	str	r2, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006366:	06de      	lsls	r6, r3, #27
 8006368:	d506      	bpl.n	8006378 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800636a:	4945      	ldr	r1, [pc, #276]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800636c:	69a0      	ldr	r0, [r4, #24]
 800636e:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 8006370:	f422 0240 	bic.w	r2, r2, #12582912	@ 0xc00000
 8006374:	4302      	orrs	r2, r0
 8006376:	630a      	str	r2, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006378:	059d      	lsls	r5, r3, #22
 800637a:	d506      	bpl.n	800638a <HAL_RCCEx_PeriphCLKConfig+0xfa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800637c:	4940      	ldr	r1, [pc, #256]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800637e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 8006380:	684a      	ldr	r2, [r1, #4]
 8006382:	f422 0200 	bic.w	r2, r2, #8388608	@ 0x800000
 8006386:	4302      	orrs	r2, r0
 8006388:	604a      	str	r2, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800638a:	0618      	lsls	r0, r3, #24
 800638c:	d506      	bpl.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x10c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800638e:	493c      	ldr	r1, [pc, #240]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006390:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8006392:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8006394:	f422 72f8 	bic.w	r2, r2, #496	@ 0x1f0
 8006398:	4302      	orrs	r2, r0
 800639a:	62ca      	str	r2, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800639c:	05d9      	lsls	r1, r3, #23
 800639e:	d506      	bpl.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80063a0:	4937      	ldr	r1, [pc, #220]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80063a2:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 80063a4:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80063a6:	f422 5278 	bic.w	r2, r2, #15872	@ 0x3e00
 80063aa:	4302      	orrs	r2, r0
 80063ac:	62ca      	str	r2, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80063ae:	04da      	lsls	r2, r3, #19
 80063b0:	d506      	bpl.n	80063c0 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80063b2:	4933      	ldr	r1, [pc, #204]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 80063b4:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80063b6:	6b0a      	ldr	r2, [r1, #48]	@ 0x30
 80063b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80063bc:	4302      	orrs	r2, r0
 80063be:	630a      	str	r2, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80063c0:	049b      	lsls	r3, r3, #18
 80063c2:	d454      	bmi.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80063c4:	2000      	movs	r0, #0
 80063c6:	e013      	b.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x160>
  FlagStatus       pwrclkchanged = RESET;
 80063c8:	2600      	movs	r6, #0
 80063ca:	e776      	b.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80063d2:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80063d4:	f7fe fc98 	bl	8004d08 <HAL_GetTick>
 80063d8:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	05da      	lsls	r2, r3, #23
 80063de:	f53f af71 	bmi.w	80062c4 <HAL_RCCEx_PeriphCLKConfig+0x34>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063e2:	f7fe fc91 	bl	8004d08 <HAL_GetTick>
 80063e6:	eba0 0008 	sub.w	r0, r0, r8
 80063ea:	2864      	cmp	r0, #100	@ 0x64
 80063ec:	d9f5      	bls.n	80063da <HAL_RCCEx_PeriphCLKConfig+0x14a>
          return HAL_TIMEOUT;
 80063ee:	2003      	movs	r0, #3
}
 80063f0:	b002      	add	sp, #8
 80063f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80063f6:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80063fa:	429a      	cmp	r2, r3
 80063fc:	f43f af68 	beq.w	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x40>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006400:	6a29      	ldr	r1, [r5, #32]
 8006402:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006406:	f421 7040 	bic.w	r0, r1, #768	@ 0x300
 800640a:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 800640e:	f8df c078 	ldr.w	ip, [pc, #120]	@ 8006488 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8006412:	fab2 f282 	clz	r2, r2
 8006416:	4462      	add	r2, ip
 8006418:	0092      	lsls	r2, r2, #2
 800641a:	2701      	movs	r7, #1
 800641c:	6017      	str	r7, [r2, #0]
 800641e:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006422:	fab3 f383 	clz	r3, r3
 8006426:	4463      	add	r3, ip
 8006428:	009b      	lsls	r3, r3, #2
 800642a:	2200      	movs	r2, #0
 800642c:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800642e:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8006430:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006432:	f57f af4d 	bpl.w	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x40>
        tickstart = HAL_GetTick();
 8006436:	f7fe fc67 	bl	8004d08 <HAL_GetTick>
 800643a:	f04f 0802 	mov.w	r8, #2
 800643e:	4681      	mov	r9, r0
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006440:	f241 3a88 	movw	sl, #5000	@ 0x1388
 8006444:	fa98 f3a8 	rbit	r3, r8
 8006448:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800644c:	6a2a      	ldr	r2, [r5, #32]
 800644e:	fa98 f3a8 	rbit	r3, r8
 8006452:	fab3 f383 	clz	r3, r3
 8006456:	fa07 f303 	lsl.w	r3, r7, r3
 800645a:	4213      	tst	r3, r2
 800645c:	f47f af38 	bne.w	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x40>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006460:	f7fe fc52 	bl	8004d08 <HAL_GetTick>
 8006464:	eba0 0009 	sub.w	r0, r0, r9
 8006468:	4550      	cmp	r0, sl
 800646a:	d9eb      	bls.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800646c:	e7bf      	b.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x15e>
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800646e:	4a04      	ldr	r2, [pc, #16]	@ (8006480 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006470:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006472:	6b13      	ldr	r3, [r2, #48]	@ 0x30
 8006474:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006478:	430b      	orrs	r3, r1
 800647a:	6313      	str	r3, [r2, #48]	@ 0x30
 800647c:	e7a2      	b.n	80063c4 <HAL_RCCEx_PeriphCLKConfig+0x134>
 800647e:	bf00      	nop
 8006480:	40021000 	.word	0x40021000
 8006484:	40007000 	.word	0x40007000
 8006488:	10908100 	.word	0x10908100

0800648c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800648c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800648e:	6803      	ldr	r3, [r0, #0]
 8006490:	4a09      	ldr	r2, [pc, #36]	@ (80064b8 <HAL_RTC_WaitForSynchro+0x2c>)
 8006492:	60da      	str	r2, [r3, #12]
{
 8006494:	4604      	mov	r4, r0

  /* Get tick */
  tickstart = HAL_GetTick();
 8006496:	f7fe fc37 	bl	8004d08 <HAL_GetTick>
 800649a:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	68db      	ldr	r3, [r3, #12]
 80064a0:	069b      	lsls	r3, r3, #26
 80064a2:	d501      	bpl.n	80064a8 <HAL_RTC_WaitForSynchro+0x1c>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 80064a4:	2000      	movs	r0, #0
}
 80064a6:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80064a8:	f7fe fc2e 	bl	8004d08 <HAL_GetTick>
 80064ac:	1b40      	subs	r0, r0, r5
 80064ae:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80064b2:	d9f3      	bls.n	800649c <HAL_RTC_WaitForSynchro+0x10>
      return HAL_TIMEOUT;
 80064b4:	2003      	movs	r0, #3
 80064b6:	e7f6      	b.n	80064a6 <HAL_RTC_WaitForSynchro+0x1a>
 80064b8:	0001ff5f 	.word	0x0001ff5f

080064bc <RTC_EnterInitMode>:
{
  uint32_t tickstart = 0U;
  HAL_StatusTypeDef status = HAL_OK;

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80064bc:	6803      	ldr	r3, [r0, #0]
{
 80064be:	b570      	push	{r4, r5, r6, lr}
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80064c0:	68dc      	ldr	r4, [r3, #12]
 80064c2:	f014 0440 	ands.w	r4, r4, #64	@ 0x40
{
 80064c6:	4605      	mov	r5, r0
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80064c8:	d117      	bne.n	80064fa <RTC_EnterInitMode+0x3e>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80064ca:	68da      	ldr	r2, [r3, #12]
 80064cc:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80064d0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80064d2:	f7fe fc19 	bl	8004d08 <HAL_GetTick>
 80064d6:	4606      	mov	r6, r0

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80064d8:	682b      	ldr	r3, [r5, #0]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	065b      	lsls	r3, r3, #25
 80064de:	d400      	bmi.n	80064e2 <RTC_EnterInitMode+0x26>
 80064e0:	b10c      	cbz	r4, 80064e6 <RTC_EnterInitMode+0x2a>
      }
    }
  }

  return status;
}
 80064e2:	4620      	mov	r0, r4
 80064e4:	bd70      	pop	{r4, r5, r6, pc}
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80064e6:	f7fe fc0f 	bl	8004d08 <HAL_GetTick>
 80064ea:	1b80      	subs	r0, r0, r6
 80064ec:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
        hrtc->State = HAL_RTC_STATE_ERROR;
 80064f0:	bf82      	ittt	hi
 80064f2:	2304      	movhi	r3, #4
 80064f4:	776b      	strbhi	r3, [r5, #29]
        status = HAL_ERROR;
 80064f6:	2401      	movhi	r4, #1
 80064f8:	e7ee      	b.n	80064d8 <RTC_EnterInitMode+0x1c>
  HAL_StatusTypeDef status = HAL_OK;
 80064fa:	2400      	movs	r4, #0
 80064fc:	e7f1      	b.n	80064e2 <RTC_EnterInitMode+0x26>

080064fe <RTC_ExitInitMode>:
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80064fe:	6803      	ldr	r3, [r0, #0]
 8006500:	68da      	ldr	r2, [r3, #12]
 8006502:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
{
 8006506:	b510      	push	{r4, lr}
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006508:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800650a:	689b      	ldr	r3, [r3, #8]
 800650c:	069b      	lsls	r3, r3, #26
{
 800650e:	4604      	mov	r4, r0
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006510:	d501      	bpl.n	8006516 <RTC_ExitInitMode+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8006512:	2000      	movs	r0, #0
      status = HAL_ERROR;
    }
  }

  return status;
}
 8006514:	bd10      	pop	{r4, pc}
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006516:	f7ff ffb9 	bl	800648c <HAL_RTC_WaitForSynchro>
 800651a:	2800      	cmp	r0, #0
 800651c:	d0f9      	beq.n	8006512 <RTC_ExitInitMode+0x14>
      hrtc->State = HAL_RTC_STATE_ERROR;
 800651e:	2304      	movs	r3, #4
 8006520:	7763      	strb	r3, [r4, #29]
      status = HAL_ERROR;
 8006522:	2001      	movs	r0, #1
 8006524:	e7f6      	b.n	8006514 <RTC_ExitInitMode+0x16>

08006526 <HAL_RTC_Init>:
{
 8006526:	b510      	push	{r4, lr}
  if (hrtc == NULL)
 8006528:	4604      	mov	r4, r0
 800652a:	2800      	cmp	r0, #0
 800652c:	d041      	beq.n	80065b2 <HAL_RTC_Init+0x8c>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800652e:	7f43      	ldrb	r3, [r0, #29]
 8006530:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 8006534:	b913      	cbnz	r3, 800653c <HAL_RTC_Init+0x16>
    hrtc->Lock = HAL_UNLOCKED;
 8006536:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8006538:	f7fe f904 	bl	8004744 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800653c:	2302      	movs	r3, #2
 800653e:	7763      	strb	r3, [r4, #29]
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006540:	6823      	ldr	r3, [r4, #0]
 8006542:	68da      	ldr	r2, [r3, #12]
 8006544:	06d2      	lsls	r2, r2, #27
 8006546:	d503      	bpl.n	8006550 <HAL_RTC_Init+0x2a>
    hrtc->State = HAL_RTC_STATE_READY;
 8006548:	2301      	movs	r3, #1
 800654a:	7763      	strb	r3, [r4, #29]
 800654c:	2000      	movs	r0, #0
}
 800654e:	bd10      	pop	{r4, pc}
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006550:	22ca      	movs	r2, #202	@ 0xca
 8006552:	625a      	str	r2, [r3, #36]	@ 0x24
 8006554:	2253      	movs	r2, #83	@ 0x53
 8006556:	625a      	str	r2, [r3, #36]	@ 0x24
    status = RTC_EnterInitMode(hrtc);
 8006558:	4620      	mov	r0, r4
 800655a:	f7ff ffaf 	bl	80064bc <RTC_EnterInitMode>
    if (status == HAL_OK)
 800655e:	bb10      	cbnz	r0, 80065a6 <HAL_RTC_Init+0x80>
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006560:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006562:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006564:	689a      	ldr	r2, [r3, #8]
 8006566:	f422 02e0 	bic.w	r2, r2, #7340032	@ 0x700000
 800656a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800656e:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006570:	6862      	ldr	r2, [r4, #4]
 8006572:	6899      	ldr	r1, [r3, #8]
 8006574:	4302      	orrs	r2, r0
 8006576:	6960      	ldr	r0, [r4, #20]
 8006578:	4302      	orrs	r2, r0
 800657a:	430a      	orrs	r2, r1
 800657c:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800657e:	68e2      	ldr	r2, [r4, #12]
 8006580:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006582:	691a      	ldr	r2, [r3, #16]
 8006584:	68a1      	ldr	r1, [r4, #8]
 8006586:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800658a:	611a      	str	r2, [r3, #16]
      status = RTC_ExitInitMode(hrtc);
 800658c:	4620      	mov	r0, r4
 800658e:	f7ff ffb6 	bl	80064fe <RTC_ExitInitMode>
    if (status == HAL_OK)
 8006592:	b940      	cbnz	r0, 80065a6 <HAL_RTC_Init+0x80>
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006594:	6823      	ldr	r3, [r4, #0]
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006596:	69a1      	ldr	r1, [r4, #24]
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006598:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800659a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800659e:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80065a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80065a2:	430a      	orrs	r2, r1
 80065a4:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80065a6:	6823      	ldr	r3, [r4, #0]
 80065a8:	22ff      	movs	r2, #255	@ 0xff
 80065aa:	625a      	str	r2, [r3, #36]	@ 0x24
  if (status == HAL_OK)
 80065ac:	2800      	cmp	r0, #0
 80065ae:	d0cb      	beq.n	8006548 <HAL_RTC_Init+0x22>
 80065b0:	e7cd      	b.n	800654e <HAL_RTC_Init+0x28>
    return HAL_ERROR;
 80065b2:	2001      	movs	r0, #1
 80065b4:	e7cb      	b.n	800654e <HAL_RTC_Init+0x28>

080065b6 <RTC_ByteToBcd2>:
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
  uint32_t bcdhigh = 0U;
 80065b6:	2300      	movs	r3, #0

  while (number >= 10U)
 80065b8:	2809      	cmp	r0, #9
 80065ba:	d803      	bhi.n	80065c4 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    number -= 10U;
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80065bc:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 80065c0:	b2c0      	uxtb	r0, r0
 80065c2:	4770      	bx	lr
    number -= 10U;
 80065c4:	380a      	subs	r0, #10
    bcdhigh++;
 80065c6:	3301      	adds	r3, #1
    number -= 10U;
 80065c8:	b2c0      	uxtb	r0, r0
 80065ca:	e7f5      	b.n	80065b8 <RTC_ByteToBcd2+0x2>

080065cc <HAL_RTC_SetTime>:
{
 80065cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(hrtc);
 80065d0:	7f03      	ldrb	r3, [r0, #28]
 80065d2:	2b01      	cmp	r3, #1
{
 80065d4:	4606      	mov	r6, r0
 80065d6:	460f      	mov	r7, r1
 80065d8:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 80065dc:	d041      	beq.n	8006662 <HAL_RTC_SetTime+0x96>
 80065de:	2301      	movs	r3, #1
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80065e0:	6831      	ldr	r1, [r6, #0]
  __HAL_LOCK(hrtc);
 80065e2:	7733      	strb	r3, [r6, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 80065e4:	7770      	strb	r0, [r6, #29]
  if (Format == RTC_FORMAT_BIN)
 80065e6:	7838      	ldrb	r0, [r7, #0]
 80065e8:	787d      	ldrb	r5, [r7, #1]
 80065ea:	78bc      	ldrb	r4, [r7, #2]
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80065ec:	688b      	ldr	r3, [r1, #8]
  if (Format == RTC_FORMAT_BIN)
 80065ee:	2a00      	cmp	r2, #0
 80065f0:	d139      	bne.n	8006666 <HAL_RTC_SetTime+0x9a>
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80065f2:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 80065f6:	bf08      	it	eq
 80065f8:	70fb      	strbeq	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80065fa:	f7ff ffdc 	bl	80065b6 <RTC_ByteToBcd2>
 80065fe:	4680      	mov	r8, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006600:	4628      	mov	r0, r5
 8006602:	f7ff ffd8 	bl	80065b6 <RTC_ByteToBcd2>
 8006606:	4602      	mov	r2, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8006608:	4620      	mov	r0, r4
 800660a:	f7ff ffd4 	bl	80065b6 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800660e:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006610:	ea40 5383 	orr.w	r3, r0, r3, lsl #22
 8006614:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8006618:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800661c:	23ca      	movs	r3, #202	@ 0xca
 800661e:	624b      	str	r3, [r1, #36]	@ 0x24
 8006620:	2353      	movs	r3, #83	@ 0x53
 8006622:	624b      	str	r3, [r1, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 8006624:	4630      	mov	r0, r6
 8006626:	f7ff ff49 	bl	80064bc <RTC_EnterInitMode>
  if (status == HAL_OK)
 800662a:	b9a8      	cbnz	r0, 8006658 <HAL_RTC_SetTime+0x8c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800662c:	6832      	ldr	r2, [r6, #0]
 800662e:	f004 347f 	and.w	r4, r4, #2139062143	@ 0x7f7f7f7f
 8006632:	f024 44fe 	bic.w	r4, r4, #2130706432	@ 0x7f000000
 8006636:	6014      	str	r4, [r2, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006638:	6893      	ldr	r3, [r2, #8]
 800663a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800663e:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006640:	e9d7 3003 	ldrd	r3, r0, [r7, #12]
 8006644:	6891      	ldr	r1, [r2, #8]
 8006646:	4303      	orrs	r3, r0
 8006648:	430b      	orrs	r3, r1
 800664a:	6093      	str	r3, [r2, #8]
    status = RTC_ExitInitMode(hrtc);
 800664c:	4630      	mov	r0, r6
 800664e:	f7ff ff56 	bl	80064fe <RTC_ExitInitMode>
  if (status == HAL_OK)
 8006652:	b908      	cbnz	r0, 8006658 <HAL_RTC_SetTime+0x8c>
    hrtc->State = HAL_RTC_STATE_READY;
 8006654:	2301      	movs	r3, #1
 8006656:	7773      	strb	r3, [r6, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006658:	6833      	ldr	r3, [r6, #0]
 800665a:	22ff      	movs	r2, #255	@ 0xff
 800665c:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 800665e:	2300      	movs	r3, #0
 8006660:	7733      	strb	r3, [r6, #28]
}
 8006662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006666:	f013 0340 	ands.w	r3, r3, #64	@ 0x40
      sTime->TimeFormat = 0x00U;
 800666a:	bf08      	it	eq
 800666c:	70fb      	strbeq	r3, [r7, #3]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800666e:	022d      	lsls	r5, r5, #8
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006670:	78fa      	ldrb	r2, [r7, #3]
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006672:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006676:	ea45 0304 	orr.w	r3, r5, r4
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800667a:	ea43 5482 	orr.w	r4, r3, r2, lsl #22
 800667e:	e7cd      	b.n	800661c <HAL_RTC_SetTime+0x50>

08006680 <HAL_RTC_SetDate>:
{
 8006680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8006682:	7f03      	ldrb	r3, [r0, #28]
 8006684:	2b01      	cmp	r3, #1
{
 8006686:	4605      	mov	r5, r0
 8006688:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 800668c:	d027      	beq.n	80066de <HAL_RTC_SetDate+0x5e>
 800668e:	2301      	movs	r3, #1
 8006690:	772b      	strb	r3, [r5, #28]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006692:	7768      	strb	r0, [r5, #29]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006694:	780e      	ldrb	r6, [r1, #0]
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006696:	78c8      	ldrb	r0, [r1, #3]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006698:	784c      	ldrb	r4, [r1, #1]
                  ((uint32_t) sDate->Date)                      | \
 800669a:	788f      	ldrb	r7, [r1, #2]
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800669c:	0376      	lsls	r6, r6, #13
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800669e:	b1fa      	cbz	r2, 80066e0 <HAL_RTC_SetDate+0x60>
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 80066a0:	ea46 4300 	orr.w	r3, r6, r0, lsl #16
 80066a4:	433b      	orrs	r3, r7
 80066a6:	ea43 2404 	orr.w	r4, r3, r4, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80066aa:	682b      	ldr	r3, [r5, #0]
 80066ac:	22ca      	movs	r2, #202	@ 0xca
 80066ae:	625a      	str	r2, [r3, #36]	@ 0x24
 80066b0:	2253      	movs	r2, #83	@ 0x53
 80066b2:	625a      	str	r2, [r3, #36]	@ 0x24
  status = RTC_EnterInitMode(hrtc);
 80066b4:	4628      	mov	r0, r5
 80066b6:	f7ff ff01 	bl	80064bc <RTC_EnterInitMode>
  if (status == HAL_OK)
 80066ba:	b958      	cbnz	r0, 80066d4 <HAL_RTC_SetDate+0x54>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80066bc:	682a      	ldr	r2, [r5, #0]
 80066be:	f024 447f 	bic.w	r4, r4, #4278190080	@ 0xff000000
 80066c2:	f024 04c0 	bic.w	r4, r4, #192	@ 0xc0
 80066c6:	6054      	str	r4, [r2, #4]
    status = RTC_ExitInitMode(hrtc);
 80066c8:	4628      	mov	r0, r5
 80066ca:	f7ff ff18 	bl	80064fe <RTC_ExitInitMode>
  if (status == HAL_OK)
 80066ce:	b908      	cbnz	r0, 80066d4 <HAL_RTC_SetDate+0x54>
    hrtc->State = HAL_RTC_STATE_READY;
 80066d0:	2301      	movs	r3, #1
 80066d2:	776b      	strb	r3, [r5, #29]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80066d4:	682b      	ldr	r3, [r5, #0]
 80066d6:	22ff      	movs	r2, #255	@ 0xff
 80066d8:	625a      	str	r2, [r3, #36]	@ 0x24
  __HAL_UNLOCK(hrtc);
 80066da:	2300      	movs	r3, #0
 80066dc:	772b      	strb	r3, [r5, #28]
}
 80066de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80066e0:	06e3      	lsls	r3, r4, #27
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80066e2:	bf42      	ittt	mi
 80066e4:	f024 0410 	bicmi.w	r4, r4, #16
 80066e8:	340a      	addmi	r4, #10
 80066ea:	704c      	strbmi	r4, [r1, #1]
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80066ec:	f7ff ff63 	bl	80065b6 <RTC_ByteToBcd2>
 80066f0:	4604      	mov	r4, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80066f2:	7848      	ldrb	r0, [r1, #1]
 80066f4:	f7ff ff5f 	bl	80065b6 <RTC_ByteToBcd2>
 80066f8:	4602      	mov	r2, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80066fa:	4638      	mov	r0, r7
 80066fc:	f7ff ff5b 	bl	80065b6 <RTC_ByteToBcd2>
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006700:	ea40 0306 	orr.w	r3, r0, r6
 8006704:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006708:	ea43 2402 	orr.w	r4, r3, r2, lsl #8
 800670c:	e7cd      	b.n	80066aa <HAL_RTC_SetDate+0x2a>

0800670e <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
  uint32_t tens = 0U;
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800670e:	0903      	lsrs	r3, r0, #4
 8006710:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8006714:	f000 000f 	and.w	r0, r0, #15
 8006718:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 800671c:	b2c0      	uxtb	r0, r0
 800671e:	4770      	bx	lr

08006720 <HAL_RTC_GetTime>:
{
 8006720:	b538      	push	{r3, r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006722:	6803      	ldr	r3, [r0, #0]
 8006724:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8006726:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006728:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800672a:	681b      	ldr	r3, [r3, #0]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800672c:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006730:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006734:	f003 047f 	and.w	r4, r3, #127	@ 0x7f
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006738:	6088      	str	r0, [r1, #8]
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800673a:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800673e:	f3c3 5380 	ubfx	r3, r3, #22, #1
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006742:	7008      	strb	r0, [r1, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006744:	704d      	strb	r5, [r1, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006746:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006748:	70cb      	strb	r3, [r1, #3]
  if (Format == RTC_FORMAT_BIN)
 800674a:	b952      	cbnz	r2, 8006762 <HAL_RTC_GetTime+0x42>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800674c:	f7ff ffdf 	bl	800670e <RTC_Bcd2ToByte>
 8006750:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006752:	4628      	mov	r0, r5
 8006754:	f7ff ffdb 	bl	800670e <RTC_Bcd2ToByte>
 8006758:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800675a:	4620      	mov	r0, r4
 800675c:	f7ff ffd7 	bl	800670e <RTC_Bcd2ToByte>
 8006760:	7088      	strb	r0, [r1, #2]
}
 8006762:	2000      	movs	r0, #0
 8006764:	bd38      	pop	{r3, r4, r5, pc}

08006766 <HAL_RTC_GetDate>:
{
 8006766:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006768:	6803      	ldr	r3, [r0, #0]
 800676a:	685b      	ldr	r3, [r3, #4]
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800676c:	f3c3 4007 	ubfx	r0, r3, #16, #8
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006770:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006774:	f003 043f 	and.w	r4, r3, #63	@ 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006778:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800677c:	70c8      	strb	r0, [r1, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800677e:	704d      	strb	r5, [r1, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006780:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006782:	700b      	strb	r3, [r1, #0]
  if (Format == RTC_FORMAT_BIN)
 8006784:	b952      	cbnz	r2, 800679c <HAL_RTC_GetDate+0x36>
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006786:	f7ff ffc2 	bl	800670e <RTC_Bcd2ToByte>
 800678a:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800678c:	4628      	mov	r0, r5
 800678e:	f7ff ffbe 	bl	800670e <RTC_Bcd2ToByte>
 8006792:	7048      	strb	r0, [r1, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006794:	4620      	mov	r0, r4
 8006796:	f7ff ffba 	bl	800670e <RTC_Bcd2ToByte>
 800679a:	7088      	strb	r0, [r1, #2]
}
 800679c:	2000      	movs	r0, #0
 800679e:	bd38      	pop	{r3, r4, r5, pc}

080067a0 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80067a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80067a2:	460e      	mov	r6, r1
 80067a4:	4614      	mov	r4, r2
 80067a6:	4605      	mov	r5, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80067a8:	f7fe faae 	bl	8004d08 <HAL_GetTick>
 80067ac:	4434      	add	r4, r6
 80067ae:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 80067b0:	f7fe faaa 	bl	8004d08 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80067b4:	4b22      	ldr	r3, [pc, #136]	@ (8006840 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa0>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 80067bc:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 80067be:	4607      	mov	r7, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80067c0:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80067c2:	682a      	ldr	r2, [r5, #0]
 80067c4:	6890      	ldr	r0, [r2, #8]
 80067c6:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 80067ca:	d02d      	beq.n	8006828 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
  {
    if (Timeout != HAL_MAX_DELAY)
 80067cc:	1c73      	adds	r3, r6, #1
 80067ce:	d0f9      	beq.n	80067c4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x24>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80067d0:	f7fe fa9a 	bl	8004d08 <HAL_GetTick>
 80067d4:	1bc0      	subs	r0, r0, r7
 80067d6:	42a0      	cmp	r0, r4
 80067d8:	d328      	bcc.n	800682c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x8c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80067da:	682b      	ldr	r3, [r5, #0]
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80067e2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80067e4:	686a      	ldr	r2, [r5, #4]
 80067e6:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80067ea:	d10a      	bne.n	8006802 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
 80067ec:	68aa      	ldr	r2, [r5, #8]
 80067ee:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80067f2:	d002      	beq.n	80067fa <SPI_WaitFlagStateUntilTimeout.constprop.0+0x5a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80067f4:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80067f8:	d103      	bne.n	8006802 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x62>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80067fa:	681a      	ldr	r2, [r3, #0]
 80067fc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006800:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006802:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8006804:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8006808:	d107      	bne.n	800681a <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
        {
          SPI_RESET_CRC(hspi);
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006810:	601a      	str	r2, [r3, #0]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006818:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800681a:	2301      	movs	r3, #1
 800681c:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006820:	2300      	movs	r3, #0
 8006822:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006826:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 8006828:	b003      	add	sp, #12
 800682a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 800682c:	9a01      	ldr	r2, [sp, #4]
      count--;
 800682e:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 8006830:	2a00      	cmp	r2, #0
      count--;
 8006832:	f103 33ff 	add.w	r3, r3, #4294967295
 8006836:	9301      	str	r3, [sp, #4]
 8006838:	bf08      	it	eq
 800683a:	4614      	moveq	r4, r2
 800683c:	e7c1      	b.n	80067c2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x22>
 800683e:	bf00      	nop
 8006840:	20000010 	.word	0x20000010

08006844 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8006844:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006848:	461c      	mov	r4, r3
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800684a:	2300      	movs	r3, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800684c:	4617      	mov	r7, r2
  __IO uint8_t  tmpreg8 = 0;
 800684e:	f88d 3003 	strb.w	r3, [sp, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8006852:	4605      	mov	r5, r0
 8006854:	460e      	mov	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006856:	f7fe fa57 	bl	8004d08 <HAL_GetTick>
 800685a:	443c      	add	r4, r7
 800685c:	1a24      	subs	r4, r4, r0
  tmp_tickstart = HAL_GetTick();
 800685e:	f7fe fa53 	bl	8004d08 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006862:	4b29      	ldr	r3, [pc, #164]	@ (8006908 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc4>)
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006864:	f8d5 9000 	ldr.w	r9, [r5]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2223      	movs	r2, #35	@ 0x23
 800686c:	4353      	muls	r3, r2
 800686e:	0d1b      	lsrs	r3, r3, #20
 8006870:	4363      	muls	r3, r4
  tmp_tickstart = HAL_GetTick();
 8006872:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006874:	9301      	str	r3, [sp, #4]

  while ((hspi->Instance->SR & Fifo) != State)
 8006876:	682a      	ldr	r2, [r5, #0]
 8006878:	6890      	ldr	r0, [r2, #8]
 800687a:	4030      	ands	r0, r6
 800687c:	d038      	beq.n	80068f0 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xac>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800687e:	f5b6 6fc0 	cmp.w	r6, #1536	@ 0x600
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006882:	bf01      	itttt	eq
 8006884:	f899 300c 	ldrbeq.w	r3, [r9, #12]
 8006888:	b2db      	uxtbeq	r3, r3
 800688a:	f88d 3003 	strbeq.w	r3, [sp, #3]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800688e:	f89d 3003 	ldrbeq.w	r3, [sp, #3]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006892:	1c7b      	adds	r3, r7, #1
 8006894:	d0f0      	beq.n	8006878 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x34>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006896:	f7fe fa37 	bl	8004d08 <HAL_GetTick>
 800689a:	eba0 0008 	sub.w	r0, r0, r8
 800689e:	42a0      	cmp	r0, r4
 80068a0:	d329      	bcc.n	80068f6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xb2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80068a2:	682b      	ldr	r3, [r5, #0]
 80068a4:	685a      	ldr	r2, [r3, #4]
 80068a6:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80068aa:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80068ac:	686a      	ldr	r2, [r5, #4]
 80068ae:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80068b2:	d10a      	bne.n	80068ca <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
 80068b4:	68aa      	ldr	r2, [r5, #8]
 80068b6:	f5b2 4f00 	cmp.w	r2, #32768	@ 0x8000
 80068ba:	d002      	beq.n	80068c2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x7e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80068bc:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80068c0:	d103      	bne.n	80068ca <SPI_WaitFifoStateUntilTimeout.constprop.0+0x86>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80068c8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80068ca:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 80068cc:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 80068d0:	d107      	bne.n	80068e2 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x9e>
        {
          SPI_RESET_CRC(hspi);
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80068d8:	601a      	str	r2, [r3, #0]
 80068da:	681a      	ldr	r2, [r3, #0]
 80068dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80068e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80068e2:	2301      	movs	r3, #1
 80068e4:	f885 305d 	strb.w	r3, [r5, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80068e8:	2300      	movs	r3, #0
 80068ea:	f885 305c 	strb.w	r3, [r5, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80068ee:	2003      	movs	r0, #3
      count--;
    }
  }

  return HAL_OK;
}
 80068f0:	b003      	add	sp, #12
 80068f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      if (count == 0U)
 80068f6:	9a01      	ldr	r2, [sp, #4]
      count--;
 80068f8:	9b01      	ldr	r3, [sp, #4]
      if (count == 0U)
 80068fa:	2a00      	cmp	r2, #0
      count--;
 80068fc:	f103 33ff 	add.w	r3, r3, #4294967295
 8006900:	9301      	str	r3, [sp, #4]
 8006902:	bf08      	it	eq
 8006904:	4614      	moveq	r4, r2
 8006906:	e7b6      	b.n	8006876 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 8006908:	20000010 	.word	0x20000010

0800690c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800690c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800690e:	6843      	ldr	r3, [r0, #4]
 8006910:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
{
 8006914:	4604      	mov	r4, r0
 8006916:	460e      	mov	r6, r1
 8006918:	4617      	mov	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800691a:	d10b      	bne.n	8006934 <SPI_EndRxTransaction+0x28>
 800691c:	6883      	ldr	r3, [r0, #8]
 800691e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006922:	d002      	beq.n	800692a <SPI_EndRxTransaction+0x1e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006924:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006928:	d104      	bne.n	8006934 <SPI_EndRxTransaction+0x28>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800692a:	6822      	ldr	r2, [r4, #0]
 800692c:	6813      	ldr	r3, [r2, #0]
 800692e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006932:	6013      	str	r3, [r2, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006934:	463a      	mov	r2, r7
 8006936:	4631      	mov	r1, r6
 8006938:	4620      	mov	r0, r4
 800693a:	f7ff ff31 	bl	80067a0 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 800693e:	4605      	mov	r5, r0
 8006940:	b128      	cbz	r0, 800694e <SPI_EndRxTransaction+0x42>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006942:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006944:	f043 0320 	orr.w	r3, r3, #32
 8006948:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800694a:	2503      	movs	r5, #3
 800694c:	e013      	b.n	8006976 <SPI_EndRxTransaction+0x6a>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800694e:	6863      	ldr	r3, [r4, #4]
 8006950:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006954:	d10f      	bne.n	8006976 <SPI_EndRxTransaction+0x6a>
 8006956:	68a3      	ldr	r3, [r4, #8]
 8006958:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800695c:	d002      	beq.n	8006964 <SPI_EndRxTransaction+0x58>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800695e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006962:	d108      	bne.n	8006976 <SPI_EndRxTransaction+0x6a>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006964:	463b      	mov	r3, r7
 8006966:	4632      	mov	r2, r6
 8006968:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800696c:	4620      	mov	r0, r4
 800696e:	f7ff ff69 	bl	8006844 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8006972:	2800      	cmp	r0, #0
 8006974:	d1e5      	bne.n	8006942 <SPI_EndRxTransaction+0x36>
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
}
 8006976:	4628      	mov	r0, r5
 8006978:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800697a <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800697a:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800697c:	4613      	mov	r3, r2
{
 800697e:	460d      	mov	r5, r1
 8006980:	4616      	mov	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006982:	460a      	mov	r2, r1
 8006984:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
{
 8006988:	4604      	mov	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800698a:	f7ff ff5b 	bl	8006844 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 800698e:	b128      	cbz	r0, 800699c <SPI_EndRxTxTransaction+0x22>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006990:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006992:	f043 0320 	orr.w	r3, r3, #32
 8006996:	6623      	str	r3, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006998:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 800699a:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800699c:	4632      	mov	r2, r6
 800699e:	4629      	mov	r1, r5
 80069a0:	4620      	mov	r0, r4
 80069a2:	f7ff fefd 	bl	80067a0 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80069a6:	2800      	cmp	r0, #0
 80069a8:	d1f2      	bne.n	8006990 <SPI_EndRxTxTransaction+0x16>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80069aa:	4633      	mov	r3, r6
 80069ac:	462a      	mov	r2, r5
 80069ae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80069b2:	4620      	mov	r0, r4
 80069b4:	f7ff ff46 	bl	8006844 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80069b8:	2800      	cmp	r0, #0
 80069ba:	d0ee      	beq.n	800699a <SPI_EndRxTxTransaction+0x20>
 80069bc:	e7e8      	b.n	8006990 <SPI_EndRxTxTransaction+0x16>

080069be <HAL_SPI_Init>:
{
 80069be:	b570      	push	{r4, r5, r6, lr}
  if (hspi == NULL)
 80069c0:	4604      	mov	r4, r0
 80069c2:	2800      	cmp	r0, #0
 80069c4:	d067      	beq.n	8006a96 <HAL_SPI_Init+0xd8>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80069c6:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d15d      	bne.n	8006a88 <HAL_SPI_Init+0xca>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80069cc:	6842      	ldr	r2, [r0, #4]
 80069ce:	f5b2 7f82 	cmp.w	r2, #260	@ 0x104
 80069d2:	d000      	beq.n	80069d6 <HAL_SPI_Init+0x18>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80069d4:	61c3      	str	r3, [r0, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069d6:	2300      	movs	r3, #0
 80069d8:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80069da:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 80069de:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80069e2:	b923      	cbnz	r3, 80069ee <HAL_SPI_Init+0x30>
    hspi->Lock = HAL_UNLOCKED;
 80069e4:	f884 205c 	strb.w	r2, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 80069e8:	4620      	mov	r0, r4
 80069ea:	f7fd febf 	bl	800476c <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 80069ee:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069f0:	68e0      	ldr	r0, [r4, #12]
  hspi->State = HAL_SPI_STATE_BUSY;
 80069f2:	2302      	movs	r3, #2
 80069f4:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  __HAL_SPI_DISABLE(hspi);
 80069f8:	6813      	ldr	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80069fa:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  __HAL_SPI_DISABLE(hspi);
 80069fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a02:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a04:	f04f 0300 	mov.w	r3, #0
 8006a08:	d942      	bls.n	8006a90 <HAL_SPI_Init+0xd2>
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006a0a:	461d      	mov	r5, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006a0c:	f5b0 6f70 	cmp.w	r0, #3840	@ 0xf00
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006a10:	bf18      	it	ne
 8006a12:	62a3      	strne	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006a14:	68a6      	ldr	r6, [r4, #8]
 8006a16:	6863      	ldr	r3, [r4, #4]
 8006a18:	69a1      	ldr	r1, [r4, #24]
 8006a1a:	f406 4604 	and.w	r6, r6, #33792	@ 0x8400
 8006a1e:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8006a22:	4333      	orrs	r3, r6
 8006a24:	6926      	ldr	r6, [r4, #16]
 8006a26:	f006 0602 	and.w	r6, r6, #2
 8006a2a:	4333      	orrs	r3, r6
 8006a2c:	6966      	ldr	r6, [r4, #20]
 8006a2e:	f006 0601 	and.w	r6, r6, #1
 8006a32:	4333      	orrs	r3, r6
 8006a34:	f401 7600 	and.w	r6, r1, #512	@ 0x200
 8006a38:	4333      	orrs	r3, r6
 8006a3a:	69e6      	ldr	r6, [r4, #28]
 8006a3c:	f006 0638 	and.w	r6, r6, #56	@ 0x38
 8006a40:	4333      	orrs	r3, r6
 8006a42:	6a26      	ldr	r6, [r4, #32]
 8006a44:	f006 0680 	and.w	r6, r6, #128	@ 0x80
 8006a48:	4333      	orrs	r3, r6
 8006a4a:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006a4c:	f406 5600 	and.w	r6, r6, #8192	@ 0x2000
 8006a50:	4333      	orrs	r3, r6
 8006a52:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006a54:	6b66      	ldr	r6, [r4, #52]	@ 0x34
 8006a56:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8006a58:	f006 0608 	and.w	r6, r6, #8
 8006a5c:	f003 0310 	and.w	r3, r3, #16
 8006a60:	f400 6070 	and.w	r0, r0, #3840	@ 0xf00
 8006a64:	4333      	orrs	r3, r6
 8006a66:	0c09      	lsrs	r1, r1, #16
 8006a68:	4303      	orrs	r3, r0
 8006a6a:	f001 0104 	and.w	r1, r1, #4
 8006a6e:	430b      	orrs	r3, r1
 8006a70:	432b      	orrs	r3, r5
 8006a72:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a74:	69d3      	ldr	r3, [r2, #28]
 8006a76:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006a7a:	61d3      	str	r3, [r2, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a7c:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8006a7e:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a80:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006a82:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
}
 8006a86:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006a88:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006a8a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006a8e:	e7a2      	b.n	80069d6 <HAL_SPI_Init+0x18>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006a90:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 8006a94:	e7bc      	b.n	8006a10 <HAL_SPI_Init+0x52>
    return HAL_ERROR;
 8006a96:	2001      	movs	r0, #1
 8006a98:	e7f5      	b.n	8006a86 <HAL_SPI_Init+0xc8>

08006a9a <HAL_SPI_Transmit>:
{
 8006a9a:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a9e:	461f      	mov	r7, r3
  __HAL_LOCK(hspi);
 8006aa0:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 8006aa4:	2b01      	cmp	r3, #1
{
 8006aa6:	4604      	mov	r4, r0
 8006aa8:	460d      	mov	r5, r1
 8006aaa:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8006aac:	f000 80bc 	beq.w	8006c28 <HAL_SPI_Transmit+0x18e>
 8006ab0:	2301      	movs	r3, #1
 8006ab2:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8006ab6:	f7fe f927 	bl	8004d08 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 8006aba:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8006abe:	2b01      	cmp	r3, #1
  tickstart = HAL_GetTick();
 8006ac0:	4682      	mov	sl, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8006ac2:	fa5f f983 	uxtb.w	r9, r3
 8006ac6:	f040 80ac 	bne.w	8006c22 <HAL_SPI_Transmit+0x188>
  if ((pData == NULL) || (Size == 0U))
 8006aca:	2d00      	cmp	r5, #0
 8006acc:	d069      	beq.n	8006ba2 <HAL_SPI_Transmit+0x108>
 8006ace:	f1b8 0f00 	cmp.w	r8, #0
 8006ad2:	d066      	beq.n	8006ba2 <HAL_SPI_Transmit+0x108>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006ad4:	2303      	movs	r3, #3
 8006ad6:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ada:	2300      	movs	r3, #0
 8006adc:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->RxISR       = NULL;
 8006ade:	e9c4 3313 	strd	r3, r3, [r4, #76]	@ 0x4c
  hspi->TxXferCount = Size;
 8006ae2:	f8a4 803e 	strh.w	r8, [r4, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006ae6:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006ae8:	f8a4 3044 	strh.w	r3, [r4, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006aec:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006af0:	68a3      	ldr	r3, [r4, #8]
    __HAL_SPI_DISABLE(hspi);
 8006af2:	6826      	ldr	r6, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006af4:	63a5      	str	r5, [r4, #56]	@ 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006af6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
  hspi->TxXferSize  = Size;
 8006afa:	f8a4 803c 	strh.w	r8, [r4, #60]	@ 0x3c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006afe:	d107      	bne.n	8006b10 <HAL_SPI_Transmit+0x76>
    __HAL_SPI_DISABLE(hspi);
 8006b00:	6833      	ldr	r3, [r6, #0]
 8006b02:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b06:	6033      	str	r3, [r6, #0]
    SPI_1LINE_TX(hspi);
 8006b08:	6833      	ldr	r3, [r6, #0]
 8006b0a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b0e:	6033      	str	r3, [r6, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b10:	6833      	ldr	r3, [r6, #0]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b12:	6862      	ldr	r2, [r4, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b14:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8006b16:	bf5e      	ittt	pl
 8006b18:	6833      	ldrpl	r3, [r6, #0]
 8006b1a:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8006b1e:	6033      	strpl	r3, [r6, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b20:	68e3      	ldr	r3, [r4, #12]
 8006b22:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006b26:	d943      	bls.n	8006bb0 <HAL_SPI_Transmit+0x116>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b28:	b112      	cbz	r2, 8006b30 <HAL_SPI_Transmit+0x96>
 8006b2a:	f1b8 0f01 	cmp.w	r8, #1
 8006b2e:	d107      	bne.n	8006b40 <HAL_SPI_Transmit+0xa6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b30:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006b34:	60f3      	str	r3, [r6, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b36:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006b38:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8006b40:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	b9b3      	cbnz	r3, 8006b74 <HAL_SPI_Transmit+0xda>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006b46:	4652      	mov	r2, sl
 8006b48:	4639      	mov	r1, r7
 8006b4a:	4620      	mov	r0, r4
 8006b4c:	f7ff ff15 	bl	800697a <SPI_EndRxTxTransaction>
 8006b50:	2800      	cmp	r0, #0
 8006b52:	d163      	bne.n	8006c1c <HAL_SPI_Transmit+0x182>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006b54:	68a3      	ldr	r3, [r4, #8]
 8006b56:	b933      	cbnz	r3, 8006b66 <HAL_SPI_Transmit+0xcc>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006b58:	9301      	str	r3, [sp, #4]
 8006b5a:	6823      	ldr	r3, [r4, #0]
 8006b5c:	68da      	ldr	r2, [r3, #12]
 8006b5e:	9201      	str	r2, [sp, #4]
 8006b60:	689b      	ldr	r3, [r3, #8]
 8006b62:	9301      	str	r3, [sp, #4]
 8006b64:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b66:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006b68:	b9db      	cbnz	r3, 8006ba2 <HAL_SPI_Transmit+0x108>
    hspi->State = HAL_SPI_STATE_READY;
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006b70:	4699      	mov	r9, r3
 8006b72:	e016      	b.n	8006ba2 <HAL_SPI_Transmit+0x108>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b74:	6822      	ldr	r2, [r4, #0]
 8006b76:	6893      	ldr	r3, [r2, #8]
 8006b78:	079d      	lsls	r5, r3, #30
 8006b7a:	d505      	bpl.n	8006b88 <HAL_SPI_Transmit+0xee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b7c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006b7e:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006b82:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b84:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006b86:	e7d7      	b.n	8006b38 <HAL_SPI_Transmit+0x9e>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b88:	f7fe f8be 	bl	8004d08 <HAL_GetTick>
 8006b8c:	eba0 000a 	sub.w	r0, r0, sl
 8006b90:	42b8      	cmp	r0, r7
 8006b92:	d3d5      	bcc.n	8006b40 <HAL_SPI_Transmit+0xa6>
 8006b94:	1c78      	adds	r0, r7, #1
 8006b96:	d0d3      	beq.n	8006b40 <HAL_SPI_Transmit+0xa6>
          hspi->State = HAL_SPI_STATE_READY;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8006b9e:	f04f 0903 	mov.w	r9, #3
  __HAL_UNLOCK(hspi);
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8006ba8:	4648      	mov	r0, r9
 8006baa:	b002      	add	sp, #8
 8006bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006bb0:	b112      	cbz	r2, 8006bb8 <HAL_SPI_Transmit+0x11e>
 8006bb2:	f1b8 0f01 	cmp.w	r8, #1
 8006bb6:	d113      	bne.n	8006be0 <HAL_SPI_Transmit+0x146>
      if (hspi->TxXferCount > 1U)
 8006bb8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	d906      	bls.n	8006bce <HAL_SPI_Transmit+0x134>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bc0:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006bc4:	60f3      	str	r3, [r6, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bc6:	63a5      	str	r5, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006bc8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006bca:	3b02      	subs	r3, #2
 8006bcc:	e006      	b.n	8006bdc <HAL_SPI_Transmit+0x142>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006bce:	782b      	ldrb	r3, [r5, #0]
 8006bd0:	7333      	strb	r3, [r6, #12]
        hspi->pTxBuffPtr ++;
 8006bd2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006bd8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006bda:	3b01      	subs	r3, #1
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8006be0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006be2:	b29b      	uxth	r3, r3
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d0ae      	beq.n	8006b46 <HAL_SPI_Transmit+0xac>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006be8:	6822      	ldr	r2, [r4, #0]
 8006bea:	6893      	ldr	r3, [r2, #8]
 8006bec:	0799      	lsls	r1, r3, #30
 8006bee:	d50c      	bpl.n	8006c0a <HAL_SPI_Transmit+0x170>
        if (hspi->TxXferCount > 1U)
 8006bf0:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bf2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8006bf4:	b289      	uxth	r1, r1
 8006bf6:	2901      	cmp	r1, #1
 8006bf8:	d904      	bls.n	8006c04 <HAL_SPI_Transmit+0x16a>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006bfa:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006bfe:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006c00:	63a3      	str	r3, [r4, #56]	@ 0x38
 8006c02:	e7e1      	b.n	8006bc8 <HAL_SPI_Transmit+0x12e>
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006c04:	781b      	ldrb	r3, [r3, #0]
 8006c06:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8006c08:	e7e3      	b.n	8006bd2 <HAL_SPI_Transmit+0x138>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c0a:	f7fe f87d 	bl	8004d08 <HAL_GetTick>
 8006c0e:	eba0 000a 	sub.w	r0, r0, sl
 8006c12:	42b8      	cmp	r0, r7
 8006c14:	d3e4      	bcc.n	8006be0 <HAL_SPI_Transmit+0x146>
 8006c16:	1c7b      	adds	r3, r7, #1
 8006c18:	d0e2      	beq.n	8006be0 <HAL_SPI_Transmit+0x146>
 8006c1a:	e7bd      	b.n	8006b98 <HAL_SPI_Transmit+0xfe>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c1c:	2320      	movs	r3, #32
 8006c1e:	6623      	str	r3, [r4, #96]	@ 0x60
 8006c20:	e798      	b.n	8006b54 <HAL_SPI_Transmit+0xba>
    errorcode = HAL_BUSY;
 8006c22:	f04f 0902 	mov.w	r9, #2
 8006c26:	e7bc      	b.n	8006ba2 <HAL_SPI_Transmit+0x108>
  __HAL_LOCK(hspi);
 8006c28:	f04f 0902 	mov.w	r9, #2
 8006c2c:	e7bc      	b.n	8006ba8 <HAL_SPI_Transmit+0x10e>

08006c2e <HAL_SPI_TransmitReceive>:
{
 8006c2e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c32:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8006c34:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
{
 8006c38:	9f08      	ldr	r7, [sp, #32]
  __HAL_LOCK(hspi);
 8006c3a:	2b01      	cmp	r3, #1
{
 8006c3c:	4604      	mov	r4, r0
 8006c3e:	460d      	mov	r5, r1
 8006c40:	4691      	mov	r9, r2
  __HAL_LOCK(hspi);
 8006c42:	f000 8122 	beq.w	8006e8a <HAL_SPI_TransmitReceive+0x25c>
 8006c46:	2301      	movs	r3, #1
 8006c48:	f880 305c 	strb.w	r3, [r0, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8006c4c:	f7fe f85c 	bl	8004d08 <HAL_GetTick>
  tmp_state           = hspi->State;
 8006c50:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  tmp_mode            = hspi->Init.Mode;
 8006c54:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c56:	2a01      	cmp	r2, #1
  tickstart = HAL_GetTick();
 8006c58:	4680      	mov	r8, r0
  tmp_state           = hspi->State;
 8006c5a:	b2d1      	uxtb	r1, r2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006c5c:	d00a      	beq.n	8006c74 <HAL_SPI_TransmitReceive+0x46>
 8006c5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c62:	f040 8110 	bne.w	8006e86 <HAL_SPI_TransmitReceive+0x258>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006c66:	68a2      	ldr	r2, [r4, #8]
 8006c68:	2a00      	cmp	r2, #0
 8006c6a:	f040 810c 	bne.w	8006e86 <HAL_SPI_TransmitReceive+0x258>
 8006c6e:	2904      	cmp	r1, #4
 8006c70:	f040 8109 	bne.w	8006e86 <HAL_SPI_TransmitReceive+0x258>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c74:	b92d      	cbnz	r5, 8006c82 <HAL_SPI_TransmitReceive+0x54>
    errorcode = HAL_ERROR;
 8006c76:	2001      	movs	r0, #1
  __HAL_UNLOCK(hspi);
 8006c78:	2300      	movs	r3, #0
 8006c7a:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
}
 8006c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006c82:	f1b9 0f00 	cmp.w	r9, #0
 8006c86:	d0f6      	beq.n	8006c76 <HAL_SPI_TransmitReceive+0x48>
 8006c88:	2e00      	cmp	r6, #0
 8006c8a:	d0f4      	beq.n	8006c76 <HAL_SPI_TransmitReceive+0x48>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c8c:	f894 205d 	ldrb.w	r2, [r4, #93]	@ 0x5d
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006c90:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006c92:	6821      	ldr	r1, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006c94:	f8c4 9040 	str.w	r9, [r4, #64]	@ 0x40
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006c98:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006c9a:	bf1c      	itt	ne
 8006c9c:	2205      	movne	r2, #5
 8006c9e:	f884 205d 	strbne.w	r2, [r4, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	6622      	str	r2, [r4, #96]	@ 0x60
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006ca6:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
  hspi->RxXferCount = Size;
 8006caa:	f8a4 6046 	strh.w	r6, [r4, #70]	@ 0x46
  hspi->TxXferCount = Size;
 8006cae:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006cb0:	e9c4 2213 	strd	r2, r2, [r4, #76]	@ 0x4c
  hspi->RxXferSize  = Size;
 8006cb4:	f8a4 6044 	strh.w	r6, [r4, #68]	@ 0x44
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006cb8:	684a      	ldr	r2, [r1, #4]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006cba:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006cbc:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006cbe:	d801      	bhi.n	8006cc4 <HAL_SPI_TransmitReceive+0x96>
 8006cc0:	2e01      	cmp	r6, #1
 8006cc2:	d02e      	beq.n	8006d22 <HAL_SPI_TransmitReceive+0xf4>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006cc4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006cc8:	604a      	str	r2, [r1, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cca:	680a      	ldr	r2, [r1, #0]
 8006ccc:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8006cce:	bf5e      	ittt	pl
 8006cd0:	680a      	ldrpl	r2, [r1, #0]
 8006cd2:	f042 0240 	orrpl.w	r2, r2, #64	@ 0x40
 8006cd6:	600a      	strpl	r2, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006cd8:	f5b0 6fe0 	cmp.w	r0, #1792	@ 0x700
 8006cdc:	d957      	bls.n	8006d8e <HAL_SPI_TransmitReceive+0x160>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006cde:	b10b      	cbz	r3, 8006ce4 <HAL_SPI_TransmitReceive+0xb6>
 8006ce0:	2e01      	cmp	r6, #1
 8006ce2:	d107      	bne.n	8006cf4 <HAL_SPI_TransmitReceive+0xc6>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ce4:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006ce8:	60cb      	str	r3, [r1, #12]
      hspi->TxXferCount--;
 8006cea:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006cec:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006cf4:	2501      	movs	r5, #1
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006cf6:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	b9ab      	cbnz	r3, 8006d28 <HAL_SPI_TransmitReceive+0xfa>
 8006cfc:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	b98b      	cbnz	r3, 8006d28 <HAL_SPI_TransmitReceive+0xfa>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006d04:	4642      	mov	r2, r8
 8006d06:	4639      	mov	r1, r7
 8006d08:	4620      	mov	r0, r4
 8006d0a:	f7ff fe36 	bl	800697a <SPI_EndRxTxTransaction>
 8006d0e:	2800      	cmp	r0, #0
 8006d10:	f040 80b5 	bne.w	8006e7e <HAL_SPI_TransmitReceive+0x250>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d14:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d1ad      	bne.n	8006c76 <HAL_SPI_TransmitReceive+0x48>
    hspi->State = HAL_SPI_STATE_READY;
 8006d1a:	2301      	movs	r3, #1
 8006d1c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
 8006d20:	e7aa      	b.n	8006c78 <HAL_SPI_TransmitReceive+0x4a>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006d22:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006d26:	e7cf      	b.n	8006cc8 <HAL_SPI_TransmitReceive+0x9a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006d28:	6821      	ldr	r1, [r4, #0]
 8006d2a:	688b      	ldr	r3, [r1, #8]
 8006d2c:	079e      	lsls	r6, r3, #30
 8006d2e:	d50d      	bpl.n	8006d4c <HAL_SPI_TransmitReceive+0x11e>
 8006d30:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006d32:	b29b      	uxth	r3, r3
 8006d34:	b153      	cbz	r3, 8006d4c <HAL_SPI_TransmitReceive+0x11e>
 8006d36:	b145      	cbz	r5, 8006d4a <HAL_SPI_TransmitReceive+0x11c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d38:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006d3a:	f833 2b02 	ldrh.w	r2, [r3], #2
 8006d3e:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d40:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006d42:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006d44:	3b01      	subs	r3, #1
 8006d46:	b29b      	uxth	r3, r3
 8006d48:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8006d4a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006d4c:	688a      	ldr	r2, [r1, #8]
 8006d4e:	f012 0201 	ands.w	r2, r2, #1
 8006d52:	d00f      	beq.n	8006d74 <HAL_SPI_TransmitReceive+0x146>
 8006d54:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006d58:	b29b      	uxth	r3, r3
 8006d5a:	b15b      	cbz	r3, 8006d74 <HAL_SPI_TransmitReceive+0x146>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006d5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006d5e:	68c9      	ldr	r1, [r1, #12]
 8006d60:	f823 1b02 	strh.w	r1, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006d64:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8006d66:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
        txallowed = 1U;
 8006d72:	4615      	mov	r5, r2
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006d74:	f7fd ffc8 	bl	8004d08 <HAL_GetTick>
 8006d78:	eba0 0008 	sub.w	r0, r0, r8
 8006d7c:	42b8      	cmp	r0, r7
 8006d7e:	d3ba      	bcc.n	8006cf6 <HAL_SPI_TransmitReceive+0xc8>
 8006d80:	1c78      	adds	r0, r7, #1
 8006d82:	d0b8      	beq.n	8006cf6 <HAL_SPI_TransmitReceive+0xc8>
        hspi->State = HAL_SPI_STATE_READY;
 8006d84:	2301      	movs	r3, #1
 8006d86:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
        errorcode = HAL_TIMEOUT;
 8006d8a:	2003      	movs	r0, #3
 8006d8c:	e774      	b.n	8006c78 <HAL_SPI_TransmitReceive+0x4a>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d8e:	b10b      	cbz	r3, 8006d94 <HAL_SPI_TransmitReceive+0x166>
 8006d90:	2e01      	cmp	r6, #1
 8006d92:	d10b      	bne.n	8006dac <HAL_SPI_TransmitReceive+0x17e>
      if (hspi->TxXferCount > 1U)
 8006d94:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d909      	bls.n	8006db0 <HAL_SPI_TransmitReceive+0x182>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d9c:	f835 3b02 	ldrh.w	r3, [r5], #2
 8006da0:	60cb      	str	r3, [r1, #12]
        hspi->TxXferCount -= 2U;
 8006da2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006da4:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006da6:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8006dac:	2501      	movs	r5, #1
 8006dae:	e048      	b.n	8006e42 <HAL_SPI_TransmitReceive+0x214>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006db0:	782b      	ldrb	r3, [r5, #0]
 8006db2:	730b      	strb	r3, [r1, #12]
        hspi->pTxBuffPtr++;
 8006db4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006db6:	3301      	adds	r3, #1
 8006db8:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8006dba:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	e7f3      	b.n	8006da8 <HAL_SPI_TransmitReceive+0x17a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006dc0:	6822      	ldr	r2, [r4, #0]
 8006dc2:	6893      	ldr	r3, [r2, #8]
 8006dc4:	0799      	lsls	r1, r3, #30
 8006dc6:	d511      	bpl.n	8006dec <HAL_SPI_TransmitReceive+0x1be>
 8006dc8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	b173      	cbz	r3, 8006dec <HAL_SPI_TransmitReceive+0x1be>
 8006dce:	b165      	cbz	r5, 8006dea <HAL_SPI_TransmitReceive+0x1bc>
        if (hspi->TxXferCount > 1U)
 8006dd0:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dd2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8006dd4:	b289      	uxth	r1, r1
 8006dd6:	2901      	cmp	r1, #1
 8006dd8:	d93d      	bls.n	8006e56 <HAL_SPI_TransmitReceive+0x228>
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dda:	f833 1b02 	ldrh.w	r1, [r3], #2
 8006dde:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006de0:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006de2:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006de4:	3b02      	subs	r3, #2
 8006de6:	b29b      	uxth	r3, r3
 8006de8:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 0U;
 8006dea:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006dec:	6822      	ldr	r2, [r4, #0]
 8006dee:	6891      	ldr	r1, [r2, #8]
 8006df0:	f011 0101 	ands.w	r1, r1, #1
 8006df4:	d01d      	beq.n	8006e32 <HAL_SPI_TransmitReceive+0x204>
 8006df6:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006dfa:	b29b      	uxth	r3, r3
 8006dfc:	b1cb      	cbz	r3, 8006e32 <HAL_SPI_TransmitReceive+0x204>
        if (hspi->RxXferCount > 1U)
 8006dfe:	f8b4 0046 	ldrh.w	r0, [r4, #70]	@ 0x46
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e02:	6c23      	ldr	r3, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8006e04:	b280      	uxth	r0, r0
 8006e06:	2801      	cmp	r0, #1
 8006e08:	d92d      	bls.n	8006e66 <HAL_SPI_TransmitReceive+0x238>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006e0a:	68d0      	ldr	r0, [r2, #12]
 8006e0c:	f823 0b02 	strh.w	r0, [r3], #2
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006e10:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006e12:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006e16:	3b02      	subs	r3, #2
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006e1e:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006e22:	b29b      	uxth	r3, r3
 8006e24:	2b01      	cmp	r3, #1
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006e26:	bf9e      	ittt	ls
 8006e28:	6853      	ldrls	r3, [r2, #4]
 8006e2a:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
 8006e2e:	6053      	strls	r3, [r2, #4]
        txallowed = 1U;
 8006e30:	460d      	mov	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006e32:	f7fd ff69 	bl	8004d08 <HAL_GetTick>
 8006e36:	eba0 0008 	sub.w	r0, r0, r8
 8006e3a:	42b8      	cmp	r0, r7
 8006e3c:	d301      	bcc.n	8006e42 <HAL_SPI_TransmitReceive+0x214>
 8006e3e:	1c7b      	adds	r3, r7, #1
 8006e40:	d1a0      	bne.n	8006d84 <HAL_SPI_TransmitReceive+0x156>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006e42:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d1ba      	bne.n	8006dc0 <HAL_SPI_TransmitReceive+0x192>
 8006e4a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006e4e:	b29b      	uxth	r3, r3
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1b5      	bne.n	8006dc0 <HAL_SPI_TransmitReceive+0x192>
 8006e54:	e756      	b.n	8006d04 <HAL_SPI_TransmitReceive+0xd6>
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006e56:	781b      	ldrb	r3, [r3, #0]
 8006e58:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8006e5a:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8006e60:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8006e62:	3b01      	subs	r3, #1
 8006e64:	e7bf      	b.n	8006de6 <HAL_SPI_TransmitReceive+0x1b8>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006e66:	7b12      	ldrb	r2, [r2, #12]
 8006e68:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006e6a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	6423      	str	r3, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8006e70:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006e74:	3b01      	subs	r3, #1
 8006e76:	b29b      	uxth	r3, r3
 8006e78:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8006e7c:	e7d8      	b.n	8006e30 <HAL_SPI_TransmitReceive+0x202>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006e7e:	2320      	movs	r3, #32
 8006e80:	6623      	str	r3, [r4, #96]	@ 0x60
    errorcode = HAL_ERROR;
 8006e82:	2001      	movs	r0, #1
 8006e84:	e746      	b.n	8006d14 <HAL_SPI_TransmitReceive+0xe6>
    errorcode = HAL_BUSY;
 8006e86:	2002      	movs	r0, #2
 8006e88:	e6f6      	b.n	8006c78 <HAL_SPI_TransmitReceive+0x4a>
  __HAL_LOCK(hspi);
 8006e8a:	2002      	movs	r0, #2
 8006e8c:	e6f7      	b.n	8006c7e <HAL_SPI_TransmitReceive+0x50>

08006e8e <HAL_SPI_Receive>:
{
 8006e8e:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e92:	461f      	mov	r7, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 8006e94:	f890 305d 	ldrb.w	r3, [r0, #93]	@ 0x5d
 8006e98:	2b01      	cmp	r3, #1
{
 8006e9a:	4604      	mov	r4, r0
 8006e9c:	468a      	mov	sl, r1
 8006e9e:	4690      	mov	r8, r2
  if (hspi->State != HAL_SPI_STATE_READY)
 8006ea0:	b2de      	uxtb	r6, r3
 8006ea2:	f040 80a7 	bne.w	8006ff4 <HAL_SPI_Receive+0x166>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006ea6:	6843      	ldr	r3, [r0, #4]
 8006ea8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006eac:	d10e      	bne.n	8006ecc <HAL_SPI_Receive+0x3e>
 8006eae:	6883      	ldr	r3, [r0, #8]
 8006eb0:	b963      	cbnz	r3, 8006ecc <HAL_SPI_Receive+0x3e>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006eb2:	2304      	movs	r3, #4
 8006eb4:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006eb8:	4613      	mov	r3, r2
 8006eba:	9700      	str	r7, [sp, #0]
 8006ebc:	460a      	mov	r2, r1
 8006ebe:	f7ff feb6 	bl	8006c2e <HAL_SPI_TransmitReceive>
 8006ec2:	4606      	mov	r6, r0
}
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	b002      	add	sp, #8
 8006ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  __HAL_LOCK(hspi);
 8006ecc:	f894 305c 	ldrb.w	r3, [r4, #92]	@ 0x5c
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	f000 8091 	beq.w	8006ff8 <HAL_SPI_Receive+0x16a>
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  tickstart = HAL_GetTick();
 8006edc:	f7fd ff14 	bl	8004d08 <HAL_GetTick>
 8006ee0:	4681      	mov	r9, r0
  if ((pData == NULL) || (Size == 0U))
 8006ee2:	f1ba 0f00 	cmp.w	sl, #0
 8006ee6:	d075      	beq.n	8006fd4 <HAL_SPI_Receive+0x146>
 8006ee8:	f1b8 0f00 	cmp.w	r8, #0
 8006eec:	d072      	beq.n	8006fd4 <HAL_SPI_Receive+0x146>
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006eee:	2500      	movs	r5, #0
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006ef0:	2304      	movs	r3, #4
 8006ef2:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
  hspi->TxISR       = NULL;
 8006ef6:	e9c4 5513 	strd	r5, r5, [r4, #76]	@ 0x4c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006efa:	6625      	str	r5, [r4, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006efc:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006efe:	f8a4 8046 	strh.w	r8, [r4, #70]	@ 0x46
  hspi->TxXferSize  = 0U;
 8006f02:	87a5      	strh	r5, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006f04:	87e5      	strh	r5, [r4, #62]	@ 0x3e
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f06:	6825      	ldr	r5, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f08:	68e2      	ldr	r2, [r4, #12]
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f0a:	686b      	ldr	r3, [r5, #4]
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f0c:	f8c4 a040 	str.w	sl, [r4, #64]	@ 0x40
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006f10:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f14:	bf8c      	ite	hi
 8006f16:	f423 5380 	bichi.w	r3, r3, #4096	@ 0x1000
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f1a:	f443 5380 	orrls.w	r3, r3, #4096	@ 0x1000
  hspi->RxXferSize  = Size;
 8006f1e:	f8a4 8044 	strh.w	r8, [r4, #68]	@ 0x44
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006f22:	606b      	str	r3, [r5, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f24:	68a3      	ldr	r3, [r4, #8]
 8006f26:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f2a:	d107      	bne.n	8006f3c <HAL_SPI_Receive+0xae>
    __HAL_SPI_DISABLE(hspi);
 8006f2c:	682b      	ldr	r3, [r5, #0]
 8006f2e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f32:	602b      	str	r3, [r5, #0]
    SPI_1LINE_RX(hspi);
 8006f34:	682b      	ldr	r3, [r5, #0]
 8006f36:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006f3a:	602b      	str	r3, [r5, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006f3c:	682b      	ldr	r3, [r5, #0]
 8006f3e:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8006f40:	bf5e      	ittt	pl
 8006f42:	682b      	ldrpl	r3, [r5, #0]
 8006f44:	f043 0340 	orrpl.w	r3, r3, #64	@ 0x40
 8006f48:	602b      	strpl	r3, [r5, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006f4a:	f5b2 6fe0 	cmp.w	r2, #1792	@ 0x700
 8006f4e:	d923      	bls.n	8006f98 <HAL_SPI_Receive+0x10a>
    while (hspi->RxXferCount > 0U)
 8006f50:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006f54:	b29b      	uxth	r3, r3
 8006f56:	b323      	cbz	r3, 8006fa2 <HAL_SPI_Receive+0x114>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f58:	6823      	ldr	r3, [r4, #0]
 8006f5a:	689a      	ldr	r2, [r3, #8]
 8006f5c:	07d2      	lsls	r2, r2, #31
 8006f5e:	d53d      	bpl.n	8006fdc <HAL_SPI_Receive+0x14e>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006f60:	68da      	ldr	r2, [r3, #12]
 8006f62:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f64:	f823 2b02 	strh.w	r2, [r3], #2
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006f68:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8006f6a:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006f6e:	3b01      	subs	r3, #1
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
 8006f76:	e7eb      	b.n	8006f50 <HAL_SPI_Receive+0xc2>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006f78:	6823      	ldr	r3, [r4, #0]
 8006f7a:	689a      	ldr	r2, [r3, #8]
 8006f7c:	07d0      	lsls	r0, r2, #31
 8006f7e:	d51d      	bpl.n	8006fbc <HAL_SPI_Receive+0x12e>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006f80:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8006f82:	7b1b      	ldrb	r3, [r3, #12]
 8006f84:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006f86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f88:	3301      	adds	r3, #1
 8006f8a:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8006f8c:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006f90:	3b01      	subs	r3, #1
 8006f92:	b29b      	uxth	r3, r3
 8006f94:	f8a4 3046 	strh.w	r3, [r4, #70]	@ 0x46
    while (hspi->RxXferCount > 0U)
 8006f98:	f8b4 3046 	ldrh.w	r3, [r4, #70]	@ 0x46
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d1ea      	bne.n	8006f78 <HAL_SPI_Receive+0xea>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006fa2:	464a      	mov	r2, r9
 8006fa4:	4639      	mov	r1, r7
 8006fa6:	4620      	mov	r0, r4
 8006fa8:	f7ff fcb0 	bl	800690c <SPI_EndRxTransaction>
 8006fac:	b9f8      	cbnz	r0, 8006fee <HAL_SPI_Receive+0x160>
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fae:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8006fb0:	b983      	cbnz	r3, 8006fd4 <HAL_SPI_Receive+0x146>
    hspi->State = HAL_SPI_STATE_READY;
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f884 205d 	strb.w	r2, [r4, #93]	@ 0x5d
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006fb8:	461e      	mov	r6, r3
 8006fba:	e00b      	b.n	8006fd4 <HAL_SPI_Receive+0x146>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fbc:	f7fd fea4 	bl	8004d08 <HAL_GetTick>
 8006fc0:	eba0 0009 	sub.w	r0, r0, r9
 8006fc4:	42b8      	cmp	r0, r7
 8006fc6:	d3e7      	bcc.n	8006f98 <HAL_SPI_Receive+0x10a>
 8006fc8:	1c79      	adds	r1, r7, #1
 8006fca:	d0e5      	beq.n	8006f98 <HAL_SPI_Receive+0x10a>
          hspi->State = HAL_SPI_STATE_READY;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d
          errorcode = HAL_TIMEOUT;
 8006fd2:	2603      	movs	r6, #3
  __HAL_UNLOCK(hspi);
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  return errorcode;
 8006fda:	e773      	b.n	8006ec4 <HAL_SPI_Receive+0x36>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006fdc:	f7fd fe94 	bl	8004d08 <HAL_GetTick>
 8006fe0:	eba0 0009 	sub.w	r0, r0, r9
 8006fe4:	42b8      	cmp	r0, r7
 8006fe6:	d3b3      	bcc.n	8006f50 <HAL_SPI_Receive+0xc2>
 8006fe8:	1c7b      	adds	r3, r7, #1
 8006fea:	d0b1      	beq.n	8006f50 <HAL_SPI_Receive+0xc2>
 8006fec:	e7ee      	b.n	8006fcc <HAL_SPI_Receive+0x13e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fee:	2320      	movs	r3, #32
 8006ff0:	6623      	str	r3, [r4, #96]	@ 0x60
 8006ff2:	e7dc      	b.n	8006fae <HAL_SPI_Receive+0x120>
    errorcode = HAL_BUSY;
 8006ff4:	2602      	movs	r6, #2
 8006ff6:	e7ed      	b.n	8006fd4 <HAL_SPI_Receive+0x146>
  __HAL_LOCK(hspi);
 8006ff8:	2602      	movs	r6, #2
 8006ffa:	e763      	b.n	8006ec4 <HAL_SPI_Receive+0x36>

08006ffc <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ffc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007000:	2b01      	cmp	r3, #1
 8007002:	d127      	bne.n	8007054 <HAL_TIM_Base_Start+0x58>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007004:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007006:	4a14      	ldr	r2, [pc, #80]	@ (8007058 <HAL_TIM_Base_Start+0x5c>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007008:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800700c:	6803      	ldr	r3, [r0, #0]
 800700e:	4293      	cmp	r3, r2
 8007010:	d012      	beq.n	8007038 <HAL_TIM_Base_Start+0x3c>
 8007012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007016:	d00f      	beq.n	8007038 <HAL_TIM_Base_Start+0x3c>
 8007018:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800701c:	4293      	cmp	r3, r2
 800701e:	d00b      	beq.n	8007038 <HAL_TIM_Base_Start+0x3c>
 8007020:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007024:	4293      	cmp	r3, r2
 8007026:	d007      	beq.n	8007038 <HAL_TIM_Base_Start+0x3c>
 8007028:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 800702c:	4293      	cmp	r3, r2
 800702e:	d003      	beq.n	8007038 <HAL_TIM_Base_Start+0x3c>
 8007030:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8007034:	4293      	cmp	r3, r2
 8007036:	d107      	bne.n	8007048 <HAL_TIM_Base_Start+0x4c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007038:	6899      	ldr	r1, [r3, #8]
 800703a:	4a08      	ldr	r2, [pc, #32]	@ (800705c <HAL_TIM_Base_Start+0x60>)
 800703c:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800703e:	2a06      	cmp	r2, #6
 8007040:	d006      	beq.n	8007050 <HAL_TIM_Base_Start+0x54>
 8007042:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 8007046:	d003      	beq.n	8007050 <HAL_TIM_Base_Start+0x54>
    {
      __HAL_TIM_ENABLE(htim);
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	f042 0201 	orr.w	r2, r2, #1
 800704e:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8007050:	2000      	movs	r0, #0
 8007052:	4770      	bx	lr
    return HAL_ERROR;
 8007054:	2001      	movs	r0, #1
}
 8007056:	4770      	bx	lr
 8007058:	40012c00 	.word	0x40012c00
 800705c:	00010007 	.word	0x00010007

08007060 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007060:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8007064:	2b01      	cmp	r3, #1
 8007066:	d12b      	bne.n	80070c0 <HAL_TIM_Base_Start_IT+0x60>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007068:	2302      	movs	r3, #2
 800706a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800706e:	6803      	ldr	r3, [r0, #0]
 8007070:	68da      	ldr	r2, [r3, #12]
 8007072:	f042 0201 	orr.w	r2, r2, #1
 8007076:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007078:	4a12      	ldr	r2, [pc, #72]	@ (80070c4 <HAL_TIM_Base_Start_IT+0x64>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d012      	beq.n	80070a4 <HAL_TIM_Base_Start_IT+0x44>
 800707e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007082:	d00f      	beq.n	80070a4 <HAL_TIM_Base_Start_IT+0x44>
 8007084:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8007088:	4293      	cmp	r3, r2
 800708a:	d00b      	beq.n	80070a4 <HAL_TIM_Base_Start_IT+0x44>
 800708c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007090:	4293      	cmp	r3, r2
 8007092:	d007      	beq.n	80070a4 <HAL_TIM_Base_Start_IT+0x44>
 8007094:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8007098:	4293      	cmp	r3, r2
 800709a:	d003      	beq.n	80070a4 <HAL_TIM_Base_Start_IT+0x44>
 800709c:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d107      	bne.n	80070b4 <HAL_TIM_Base_Start_IT+0x54>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070a4:	6899      	ldr	r1, [r3, #8]
 80070a6:	4a08      	ldr	r2, [pc, #32]	@ (80070c8 <HAL_TIM_Base_Start_IT+0x68>)
 80070a8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070aa:	2a06      	cmp	r2, #6
 80070ac:	d006      	beq.n	80070bc <HAL_TIM_Base_Start_IT+0x5c>
 80070ae:	f5b2 3f80 	cmp.w	r2, #65536	@ 0x10000
 80070b2:	d003      	beq.n	80070bc <HAL_TIM_Base_Start_IT+0x5c>
    {
      __HAL_TIM_ENABLE(htim);
 80070b4:	681a      	ldr	r2, [r3, #0]
 80070b6:	f042 0201 	orr.w	r2, r2, #1
 80070ba:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80070bc:	2000      	movs	r0, #0
 80070be:	4770      	bx	lr
    return HAL_ERROR;
 80070c0:	2001      	movs	r0, #1
}
 80070c2:	4770      	bx	lr
 80070c4:	40012c00 	.word	0x40012c00
 80070c8:	00010007 	.word	0x00010007

080070cc <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 80070cc:	4770      	bx	lr

080070ce <HAL_TIM_IC_CaptureCallback>:
/**
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
 80070ce:	4770      	bx	lr

080070d0 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 80070d0:	4770      	bx	lr

080070d2 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 80070d2:	4770      	bx	lr

080070d4 <HAL_TIM_IRQHandler>:
  uint32_t itsource = htim->Instance->DIER;
 80070d4:	6803      	ldr	r3, [r0, #0]
{
 80070d6:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 80070d8:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 80070da:	691e      	ldr	r6, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80070dc:	07b2      	lsls	r2, r6, #30
{
 80070de:	4604      	mov	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80070e0:	d50d      	bpl.n	80070fe <HAL_TIM_IRQHandler+0x2a>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80070e2:	07a9      	lsls	r1, r5, #30
 80070e4:	d50b      	bpl.n	80070fe <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80070e6:	f06f 0202 	mvn.w	r2, #2
 80070ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070ec:	2201      	movs	r2, #1
 80070ee:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070f0:	699b      	ldr	r3, [r3, #24]
 80070f2:	079a      	lsls	r2, r3, #30
 80070f4:	d074      	beq.n	80071e0 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 80070f6:	f7ff ffea 	bl	80070ce <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070fa:	2300      	movs	r3, #0
 80070fc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80070fe:	0773      	lsls	r3, r6, #29
 8007100:	d510      	bpl.n	8007124 <HAL_TIM_IRQHandler+0x50>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007102:	0768      	lsls	r0, r5, #29
 8007104:	d50e      	bpl.n	8007124 <HAL_TIM_IRQHandler+0x50>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007106:	6823      	ldr	r3, [r4, #0]
 8007108:	f06f 0204 	mvn.w	r2, #4
 800710c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800710e:	2202      	movs	r2, #2
 8007110:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007112:	699b      	ldr	r3, [r3, #24]
 8007114:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8007118:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800711a:	d067      	beq.n	80071ec <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800711c:	f7ff ffd7 	bl	80070ce <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007120:	2300      	movs	r3, #0
 8007122:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007124:	0731      	lsls	r1, r6, #28
 8007126:	d50f      	bpl.n	8007148 <HAL_TIM_IRQHandler+0x74>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007128:	072a      	lsls	r2, r5, #28
 800712a:	d50d      	bpl.n	8007148 <HAL_TIM_IRQHandler+0x74>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800712c:	6823      	ldr	r3, [r4, #0]
 800712e:	f06f 0208 	mvn.w	r2, #8
 8007132:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007134:	2204      	movs	r2, #4
 8007136:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007138:	69db      	ldr	r3, [r3, #28]
 800713a:	079b      	lsls	r3, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 800713c:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800713e:	d05b      	beq.n	80071f8 <HAL_TIM_IRQHandler+0x124>
        HAL_TIM_IC_CaptureCallback(htim);
 8007140:	f7ff ffc5 	bl	80070ce <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007144:	2300      	movs	r3, #0
 8007146:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007148:	06f0      	lsls	r0, r6, #27
 800714a:	d510      	bpl.n	800716e <HAL_TIM_IRQHandler+0x9a>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800714c:	06e9      	lsls	r1, r5, #27
 800714e:	d50e      	bpl.n	800716e <HAL_TIM_IRQHandler+0x9a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	f06f 0210 	mvn.w	r2, #16
 8007156:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007158:	2208      	movs	r2, #8
 800715a:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800715c:	69db      	ldr	r3, [r3, #28]
 800715e:	f413 7f40 	tst.w	r3, #768	@ 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8007162:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007164:	d04e      	beq.n	8007204 <HAL_TIM_IRQHandler+0x130>
        HAL_TIM_IC_CaptureCallback(htim);
 8007166:	f7ff ffb2 	bl	80070ce <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800716a:	2300      	movs	r3, #0
 800716c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800716e:	07f2      	lsls	r2, r6, #31
 8007170:	d508      	bpl.n	8007184 <HAL_TIM_IRQHandler+0xb0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007172:	07eb      	lsls	r3, r5, #31
 8007174:	d506      	bpl.n	8007184 <HAL_TIM_IRQHandler+0xb0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007176:	6823      	ldr	r3, [r4, #0]
 8007178:	f06f 0201 	mvn.w	r2, #1
 800717c:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800717e:	4620      	mov	r0, r4
 8007180:	f7fc faa8 	bl	80036d4 <HAL_TIM_PeriodElapsedCallback>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007184:	0630      	lsls	r0, r6, #24
 8007186:	d508      	bpl.n	800719a <HAL_TIM_IRQHandler+0xc6>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007188:	0629      	lsls	r1, r5, #24
 800718a:	d506      	bpl.n	800719a <HAL_TIM_IRQHandler+0xc6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800718c:	6823      	ldr	r3, [r4, #0]
 800718e:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007192:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8007194:	4620      	mov	r0, r4
 8007196:	f000 f9b8 	bl	800750a <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800719a:	05f2      	lsls	r2, r6, #23
 800719c:	d508      	bpl.n	80071b0 <HAL_TIM_IRQHandler+0xdc>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800719e:	062b      	lsls	r3, r5, #24
 80071a0:	d506      	bpl.n	80071b0 <HAL_TIM_IRQHandler+0xdc>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80071a2:	6823      	ldr	r3, [r4, #0]
 80071a4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80071a8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80071aa:	4620      	mov	r0, r4
 80071ac:	f000 f9ae 	bl	800750c <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071b0:	0670      	lsls	r0, r6, #25
 80071b2:	d508      	bpl.n	80071c6 <HAL_TIM_IRQHandler+0xf2>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071b4:	0669      	lsls	r1, r5, #25
 80071b6:	d506      	bpl.n	80071c6 <HAL_TIM_IRQHandler+0xf2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071b8:	6823      	ldr	r3, [r4, #0]
 80071ba:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80071be:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80071c0:	4620      	mov	r0, r4
 80071c2:	f7ff ff86 	bl	80070d2 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80071c6:	06b2      	lsls	r2, r6, #26
 80071c8:	d522      	bpl.n	8007210 <HAL_TIM_IRQHandler+0x13c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80071ca:	06ab      	lsls	r3, r5, #26
 80071cc:	d520      	bpl.n	8007210 <HAL_TIM_IRQHandler+0x13c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 80071d4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80071d6:	611a      	str	r2, [r3, #16]
}
 80071d8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      HAL_TIMEx_CommutCallback(htim);
 80071dc:	f000 b994 	b.w	8007508 <HAL_TIMEx_CommutCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071e0:	f7ff ff74 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071e4:	4620      	mov	r0, r4
 80071e6:	f7ff ff73 	bl	80070d0 <HAL_TIM_PWM_PulseFinishedCallback>
 80071ea:	e786      	b.n	80070fa <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071ec:	f7ff ff6e 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071f0:	4620      	mov	r0, r4
 80071f2:	f7ff ff6d 	bl	80070d0 <HAL_TIM_PWM_PulseFinishedCallback>
 80071f6:	e793      	b.n	8007120 <HAL_TIM_IRQHandler+0x4c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071f8:	f7ff ff68 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071fc:	4620      	mov	r0, r4
 80071fe:	f7ff ff67 	bl	80070d0 <HAL_TIM_PWM_PulseFinishedCallback>
 8007202:	e79f      	b.n	8007144 <HAL_TIM_IRQHandler+0x70>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007204:	f7ff ff62 	bl	80070cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007208:	4620      	mov	r0, r4
 800720a:	f7ff ff61 	bl	80070d0 <HAL_TIM_PWM_PulseFinishedCallback>
 800720e:	e7ac      	b.n	800716a <HAL_TIM_IRQHandler+0x96>
}
 8007210:	bd70      	pop	{r4, r5, r6, pc}
	...

08007214 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007214:	4a2f      	ldr	r2, [pc, #188]	@ (80072d4 <TIM_Base_SetConfig+0xc0>)
  tmpcr1 = TIMx->CR1;
 8007216:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007218:	4290      	cmp	r0, r2
 800721a:	d00e      	beq.n	800723a <TIM_Base_SetConfig+0x26>
 800721c:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8007220:	d00b      	beq.n	800723a <TIM_Base_SetConfig+0x26>
 8007222:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8007226:	4290      	cmp	r0, r2
 8007228:	d007      	beq.n	800723a <TIM_Base_SetConfig+0x26>
 800722a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800722e:	4290      	cmp	r0, r2
 8007230:	d003      	beq.n	800723a <TIM_Base_SetConfig+0x26>
 8007232:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8007236:	4290      	cmp	r0, r2
 8007238:	d115      	bne.n	8007266 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800723a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800723c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8007240:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007242:	4a24      	ldr	r2, [pc, #144]	@ (80072d4 <TIM_Base_SetConfig+0xc0>)
 8007244:	4290      	cmp	r0, r2
 8007246:	d019      	beq.n	800727c <TIM_Base_SetConfig+0x68>
 8007248:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800724c:	d016      	beq.n	800727c <TIM_Base_SetConfig+0x68>
 800724e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8007252:	4290      	cmp	r0, r2
 8007254:	d012      	beq.n	800727c <TIM_Base_SetConfig+0x68>
 8007256:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800725a:	4290      	cmp	r0, r2
 800725c:	d00e      	beq.n	800727c <TIM_Base_SetConfig+0x68>
 800725e:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 8007262:	4290      	cmp	r0, r2
 8007264:	d00a      	beq.n	800727c <TIM_Base_SetConfig+0x68>
 8007266:	4a1c      	ldr	r2, [pc, #112]	@ (80072d8 <TIM_Base_SetConfig+0xc4>)
 8007268:	4290      	cmp	r0, r2
 800726a:	d007      	beq.n	800727c <TIM_Base_SetConfig+0x68>
 800726c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007270:	4290      	cmp	r0, r2
 8007272:	d003      	beq.n	800727c <TIM_Base_SetConfig+0x68>
 8007274:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8007278:	4290      	cmp	r0, r2
 800727a:	d103      	bne.n	8007284 <TIM_Base_SetConfig+0x70>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800727c:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 800727e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007282:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007284:	694a      	ldr	r2, [r1, #20]
 8007286:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800728a:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 800728c:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800728e:	688b      	ldr	r3, [r1, #8]
 8007290:	62c3      	str	r3, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007292:	680b      	ldr	r3, [r1, #0]
 8007294:	6283      	str	r3, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007296:	4b0f      	ldr	r3, [pc, #60]	@ (80072d4 <TIM_Base_SetConfig+0xc0>)
 8007298:	4298      	cmp	r0, r3
 800729a:	d00f      	beq.n	80072bc <TIM_Base_SetConfig+0xa8>
 800729c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80072a0:	4298      	cmp	r0, r3
 80072a2:	d00b      	beq.n	80072bc <TIM_Base_SetConfig+0xa8>
 80072a4:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 80072a8:	4298      	cmp	r0, r3
 80072aa:	d007      	beq.n	80072bc <TIM_Base_SetConfig+0xa8>
 80072ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072b0:	4298      	cmp	r0, r3
 80072b2:	d003      	beq.n	80072bc <TIM_Base_SetConfig+0xa8>
 80072b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80072b8:	4298      	cmp	r0, r3
 80072ba:	d101      	bne.n	80072c0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80072bc:	690b      	ldr	r3, [r1, #16]
 80072be:	6303      	str	r3, [r0, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80072c0:	2301      	movs	r3, #1
 80072c2:	6143      	str	r3, [r0, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80072c4:	6903      	ldr	r3, [r0, #16]
 80072c6:	07db      	lsls	r3, r3, #31
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80072c8:	bf42      	ittt	mi
 80072ca:	6903      	ldrmi	r3, [r0, #16]
 80072cc:	f023 0301 	bicmi.w	r3, r3, #1
 80072d0:	6103      	strmi	r3, [r0, #16]
  }
}
 80072d2:	4770      	bx	lr
 80072d4:	40012c00 	.word	0x40012c00
 80072d8:	40014000 	.word	0x40014000

080072dc <HAL_TIM_Base_Init>:
{
 80072dc:	b510      	push	{r4, lr}
  if (htim == NULL)
 80072de:	4604      	mov	r4, r0
 80072e0:	b350      	cbz	r0, 8007338 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 80072e2:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80072e6:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 80072ea:	b91b      	cbnz	r3, 80072f4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80072ec:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80072f0:	f7fd fa8c 	bl	800480c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80072f4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072f6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80072f8:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072fc:	1d21      	adds	r1, r4, #4
 80072fe:	f7ff ff89 	bl	8007214 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007302:	2301      	movs	r3, #1
 8007304:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  return HAL_OK;
 8007308:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800730a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800730e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8007312:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8007316:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 800731a:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800731e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007322:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8007326:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 800732a:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 800732e:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 8007332:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
}
 8007336:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8007338:	2001      	movs	r0, #1
 800733a:	e7fc      	b.n	8007336 <HAL_TIM_Base_Init+0x5a>

0800733c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800733c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800733e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007340:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007342:	f424 447f 	bic.w	r4, r4, #65280	@ 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007346:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800734a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800734c:	6082      	str	r2, [r0, #8]
}
 800734e:	bd10      	pop	{r4, pc}

08007350 <HAL_TIM_ConfigClockSource>:
{
 8007350:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8007352:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8007356:	2b01      	cmp	r3, #1
{
 8007358:	4604      	mov	r4, r0
 800735a:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800735e:	f000 808c 	beq.w	800747a <HAL_TIM_ConfigClockSource+0x12a>
  htim->State = HAL_TIM_STATE_BUSY;
 8007362:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  __HAL_LOCK(htim);
 8007366:	2201      	movs	r2, #1
  tmpsmcr = htim->Instance->SMCR;
 8007368:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(htim);
 800736a:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800736e:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007370:	4b43      	ldr	r3, [pc, #268]	@ (8007480 <HAL_TIM_ConfigClockSource+0x130>)
 8007372:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 8007374:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8007376:	680b      	ldr	r3, [r1, #0]
 8007378:	2b60      	cmp	r3, #96	@ 0x60
 800737a:	d04f      	beq.n	800741c <HAL_TIM_ConfigClockSource+0xcc>
 800737c:	d832      	bhi.n	80073e4 <HAL_TIM_ConfigClockSource+0x94>
 800737e:	2b40      	cmp	r3, #64	@ 0x40
 8007380:	d064      	beq.n	800744c <HAL_TIM_ConfigClockSource+0xfc>
 8007382:	d816      	bhi.n	80073b2 <HAL_TIM_ConfigClockSource+0x62>
 8007384:	2b20      	cmp	r3, #32
 8007386:	d00d      	beq.n	80073a4 <HAL_TIM_ConfigClockSource+0x54>
 8007388:	d80a      	bhi.n	80073a0 <HAL_TIM_ConfigClockSource+0x50>
 800738a:	f033 0110 	bics.w	r1, r3, #16
 800738e:	d009      	beq.n	80073a4 <HAL_TIM_ConfigClockSource+0x54>
  htim->State = HAL_TIM_STATE_READY;
 8007390:	2301      	movs	r3, #1
 8007392:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8007396:	2300      	movs	r3, #0
 8007398:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800739c:	4610      	mov	r0, r2
 800739e:	bd38      	pop	{r3, r4, r5, pc}
  switch (sClockSourceConfig->ClockSource)
 80073a0:	2b30      	cmp	r3, #48	@ 0x30
 80073a2:	d1f5      	bne.n	8007390 <HAL_TIM_ConfigClockSource+0x40>
  tmpsmcr = TIMx->SMCR;
 80073a4:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80073a6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073aa:	4313      	orrs	r3, r2
 80073ac:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 80073b0:	e028      	b.n	8007404 <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 80073b2:	2b50      	cmp	r3, #80	@ 0x50
 80073b4:	d1ec      	bne.n	8007390 <HAL_TIM_ConfigClockSource+0x40>
                               sClockSourceConfig->ClockPolarity,
 80073b6:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80073b8:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 80073ba:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073bc:	6a03      	ldr	r3, [r0, #32]
 80073be:	f023 0301 	bic.w	r3, r3, #1
 80073c2:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073c4:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073c6:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073ca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073ce:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 80073d2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80073d4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80073d6:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80073d8:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80073da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073de:	f043 0357 	orr.w	r3, r3, #87	@ 0x57
  TIMx->SMCR = tmpsmcr;
 80073e2:	e00f      	b.n	8007404 <HAL_TIM_ConfigClockSource+0xb4>
  switch (sClockSourceConfig->ClockSource)
 80073e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80073e8:	d00d      	beq.n	8007406 <HAL_TIM_ConfigClockSource+0xb6>
 80073ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80073ee:	d00c      	beq.n	800740a <HAL_TIM_ConfigClockSource+0xba>
 80073f0:	2b70      	cmp	r3, #112	@ 0x70
 80073f2:	d1cd      	bne.n	8007390 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 80073f4:	68cb      	ldr	r3, [r1, #12]
 80073f6:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80073fa:	f7ff ff9f 	bl	800733c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80073fe:	6883      	ldr	r3, [r0, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007400:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8007404:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8007406:	2200      	movs	r2, #0
 8007408:	e7c2      	b.n	8007390 <HAL_TIM_ConfigClockSource+0x40>
      TIM_ETR_SetConfig(htim->Instance,
 800740a:	68cb      	ldr	r3, [r1, #12]
 800740c:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8007410:	f7ff ff94 	bl	800733c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007414:	6883      	ldr	r3, [r0, #8]
 8007416:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800741a:	e7f3      	b.n	8007404 <HAL_TIM_ConfigClockSource+0xb4>
  tmpccer = TIMx->CCER;
 800741c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800741e:	6a02      	ldr	r2, [r0, #32]
                               sClockSourceConfig->ClockPolarity,
 8007420:	684d      	ldr	r5, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8007422:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007424:	f022 0210 	bic.w	r2, r2, #16
 8007428:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800742a:	6982      	ldr	r2, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800742c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007430:	f422 4270 	bic.w	r2, r2, #61440	@ 0xf000
  tmpccer |= (TIM_ICPolarity << 4U);
 8007434:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007438:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800743c:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800743e:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8007440:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007446:	f043 0367 	orr.w	r3, r3, #103	@ 0x67
  TIMx->SMCR = tmpsmcr;
 800744a:	e7db      	b.n	8007404 <HAL_TIM_ConfigClockSource+0xb4>
                               sClockSourceConfig->ClockPolarity,
 800744c:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800744e:	68cd      	ldr	r5, [r1, #12]
  tmpccer = TIMx->CCER;
 8007450:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007452:	6a03      	ldr	r3, [r0, #32]
 8007454:	f023 0301 	bic.w	r3, r3, #1
 8007458:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 800745a:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800745c:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007460:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007464:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccer |= TIM_ICPolarity;
 8007468:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800746a:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 800746c:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800746e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007470:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007474:	f043 0347 	orr.w	r3, r3, #71	@ 0x47
  TIMx->SMCR = tmpsmcr;
 8007478:	e7c4      	b.n	8007404 <HAL_TIM_ConfigClockSource+0xb4>
  __HAL_LOCK(htim);
 800747a:	4602      	mov	r2, r0
 800747c:	e78e      	b.n	800739c <HAL_TIM_ConfigClockSource+0x4c>
 800747e:	bf00      	nop
 8007480:	fffe0088 	.word	0xfffe0088

08007484 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007484:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007486:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800748a:	2b01      	cmp	r3, #1
{
 800748c:	4604      	mov	r4, r0
 800748e:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 8007492:	d032      	beq.n	80074fa <HAL_TIMEx_MasterConfigSynchronization+0x76>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007494:	6823      	ldr	r3, [r4, #0]
  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007496:	4d19      	ldr	r5, [pc, #100]	@ (80074fc <HAL_TIMEx_MasterConfigSynchronization+0x78>)
  htim->State = HAL_TIM_STATE_BUSY;
 8007498:	f884 003d 	strb.w	r0, [r4, #61]	@ 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800749c:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800749e:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 80074a0:	6898      	ldr	r0, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80074a2:	d002      	beq.n	80074aa <HAL_TIMEx_MasterConfigSynchronization+0x26>
 80074a4:	4e16      	ldr	r6, [pc, #88]	@ (8007500 <HAL_TIMEx_MasterConfigSynchronization+0x7c>)
 80074a6:	42b3      	cmp	r3, r6
 80074a8:	d103      	bne.n	80074b2 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074aa:	684e      	ldr	r6, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 80074ac:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80074b0:	4332      	orrs	r2, r6
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074b2:	680e      	ldr	r6, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80074b4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80074b8:	4332      	orrs	r2, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074ba:	42ab      	cmp	r3, r5
  htim->Instance->CR2 = tmpcr2;
 80074bc:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074be:	d011      	beq.n	80074e4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80074c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80074c4:	d00e      	beq.n	80074e4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80074c6:	4a0f      	ldr	r2, [pc, #60]	@ (8007504 <HAL_TIMEx_MasterConfigSynchronization+0x80>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d00b      	beq.n	80074e4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80074cc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d007      	beq.n	80074e4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80074d4:	f502 3296 	add.w	r2, r2, #76800	@ 0x12c00
 80074d8:	4293      	cmp	r3, r2
 80074da:	d003      	beq.n	80074e4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 80074dc:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d104      	bne.n	80074ee <HAL_TIMEx_MasterConfigSynchronization+0x6a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074e4:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074e6:	f020 0280 	bic.w	r2, r0, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074ea:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074ee:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80074f0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80074f2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80074f6:	f884 003c 	strb.w	r0, [r4, #60]	@ 0x3c

  return HAL_OK;
}
 80074fa:	bd70      	pop	{r4, r5, r6, pc}
 80074fc:	40012c00 	.word	0x40012c00
 8007500:	40013400 	.word	0x40013400
 8007504:	40000400 	.word	0x40000400

08007508 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 8007508:	4770      	bx	lr

0800750a <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 800750a:	4770      	bx	lr

0800750c <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 800750c:	4770      	bx	lr

0800750e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800750e:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007510:	e852 3f00 	ldrex	r3, [r2]
 8007514:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007518:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 800751c:	6802      	ldr	r2, [r0, #0]
 800751e:	2900      	cmp	r1, #0
 8007520:	d1f5      	bne.n	800750e <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007522:	f102 0308 	add.w	r3, r2, #8
 8007526:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800752a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800752e:	f102 0c08 	add.w	ip, r2, #8
 8007532:	e84c 3100 	strex	r1, r3, [ip]
 8007536:	2900      	cmp	r1, #0
 8007538:	d1f3      	bne.n	8007522 <UART_EndRxTransfer+0x14>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800753a:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 800753c:	2b01      	cmp	r3, #1
 800753e:	d107      	bne.n	8007550 <UART_EndRxTransfer+0x42>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007540:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007544:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007548:	e842 3100 	strex	r1, r3, [r2]
 800754c:	2900      	cmp	r1, #0
 800754e:	d1f7      	bne.n	8007540 <UART_EndRxTransfer+0x32>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007550:	2320      	movs	r3, #32
 8007552:	f8c0 3080 	str.w	r3, [r0, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007556:	2300      	movs	r3, #0
 8007558:	6603      	str	r3, [r0, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800755a:	6683      	str	r3, [r0, #104]	@ 0x68
}
 800755c:	4770      	bx	lr

0800755e <HAL_UART_Abort>:
{
 800755e:	b510      	push	{r4, lr}
 8007560:	4604      	mov	r4, r0
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 8007562:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007564:	e852 3f00 	ldrex	r3, [r2]
 8007568:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800756c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8007570:	6823      	ldr	r3, [r4, #0]
 8007572:	2900      	cmp	r1, #0
 8007574:	d1f5      	bne.n	8007562 <HAL_UART_Abort+0x4>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007576:	f103 0208 	add.w	r2, r3, #8
 800757a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800757e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007582:	f103 0008 	add.w	r0, r3, #8
 8007586:	e840 2100 	strex	r1, r2, [r0]
 800758a:	2900      	cmp	r1, #0
 800758c:	d1f3      	bne.n	8007576 <HAL_UART_Abort+0x18>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800758e:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 8007590:	2a01      	cmp	r2, #1
 8007592:	d107      	bne.n	80075a4 <HAL_UART_Abort+0x46>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007594:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8007598:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759c:	e843 2100 	strex	r1, r2, [r3]
 80075a0:	2900      	cmp	r1, #0
 80075a2:	d1f7      	bne.n	8007594 <HAL_UART_Abort+0x36>
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80075a4:	689a      	ldr	r2, [r3, #8]
 80075a6:	0612      	lsls	r2, r2, #24
 80075a8:	d51b      	bpl.n	80075e2 <HAL_UART_Abort+0x84>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075aa:	f103 0208 	add.w	r2, r3, #8
 80075ae:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80075b2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075b6:	f103 0008 	add.w	r0, r3, #8
 80075ba:	e840 2100 	strex	r1, r2, [r0]
 80075be:	2900      	cmp	r1, #0
 80075c0:	d1f3      	bne.n	80075aa <HAL_UART_Abort+0x4c>
    if (huart->hdmatx != NULL)
 80075c2:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80075c4:	b168      	cbz	r0, 80075e2 <HAL_UART_Abort+0x84>
      huart->hdmatx->XferAbortCallback = NULL;
 80075c6:	6341      	str	r1, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 80075c8:	f7fe f9b3 	bl	8005932 <HAL_DMA_Abort>
 80075cc:	b148      	cbz	r0, 80075e2 <HAL_UART_Abort+0x84>
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 80075ce:	6f20      	ldr	r0, [r4, #112]	@ 0x70
 80075d0:	f7fe fa14 	bl	80059fc <HAL_DMA_GetError>
 80075d4:	2820      	cmp	r0, #32
 80075d6:	d104      	bne.n	80075e2 <HAL_UART_Abort+0x84>
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80075d8:	2310      	movs	r3, #16
 80075da:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          return HAL_TIMEOUT;
 80075de:	2003      	movs	r0, #3
}
 80075e0:	bd10      	pop	{r4, pc}
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075e2:	6822      	ldr	r2, [r4, #0]
 80075e4:	6893      	ldr	r3, [r2, #8]
 80075e6:	065b      	lsls	r3, r3, #25
 80075e8:	d516      	bpl.n	8007618 <HAL_UART_Abort+0xba>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075ea:	f102 0308 	add.w	r3, r2, #8
 80075ee:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075f2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f6:	f102 0008 	add.w	r0, r2, #8
 80075fa:	e840 3100 	strex	r1, r3, [r0]
 80075fe:	2900      	cmp	r1, #0
 8007600:	d1f3      	bne.n	80075ea <HAL_UART_Abort+0x8c>
    if (huart->hdmarx != NULL)
 8007602:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8007604:	b140      	cbz	r0, 8007618 <HAL_UART_Abort+0xba>
      huart->hdmarx->XferAbortCallback = NULL;
 8007606:	6341      	str	r1, [r0, #52]	@ 0x34
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007608:	f7fe f993 	bl	8005932 <HAL_DMA_Abort>
 800760c:	b120      	cbz	r0, 8007618 <HAL_UART_Abort+0xba>
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800760e:	6f60      	ldr	r0, [r4, #116]	@ 0x74
 8007610:	f7fe f9f4 	bl	80059fc <HAL_DMA_GetError>
 8007614:	2820      	cmp	r0, #32
 8007616:	d0df      	beq.n	80075d8 <HAL_UART_Abort+0x7a>
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007618:	6823      	ldr	r3, [r4, #0]
  huart->TxXferCount = 0U;
 800761a:	2000      	movs	r0, #0
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800761c:	220f      	movs	r2, #15
  huart->TxXferCount = 0U;
 800761e:	f8a4 0052 	strh.w	r0, [r4, #82]	@ 0x52
  huart->RxXferCount = 0U;
 8007622:	f8a4 005a 	strh.w	r0, [r4, #90]	@ 0x5a
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8007626:	621a      	str	r2, [r3, #32]
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007628:	699a      	ldr	r2, [r3, #24]
 800762a:	f042 0208 	orr.w	r2, r2, #8
 800762e:	619a      	str	r2, [r3, #24]
  huart->gState  = HAL_UART_STATE_READY;
 8007630:	2320      	movs	r3, #32
 8007632:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007634:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007638:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800763a:	f8c4 0084 	str.w	r0, [r4, #132]	@ 0x84
  return HAL_OK;
 800763e:	e7cf      	b.n	80075e0 <HAL_UART_Abort+0x82>

08007640 <HAL_UART_RxCpltCallback>:
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 8007640:	4770      	bx	lr

08007642 <HAL_UART_RxHalfCpltCallback>:
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
 8007642:	4770      	bx	lr

08007644 <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 8007644:	4770      	bx	lr

08007646 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007646:	6a40      	ldr	r0, [r0, #36]	@ 0x24

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007648:	6803      	ldr	r3, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 800764a:	6fc2      	ldr	r2, [r0, #124]	@ 0x7c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800764c:	f8d0 1080 	ldr.w	r1, [r0, #128]	@ 0x80
{
 8007650:	b510      	push	{r4, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007652:	689c      	ldr	r4, [r3, #8]
 8007654:	0624      	lsls	r4, r4, #24
 8007656:	d50e      	bpl.n	8007676 <UART_DMAError+0x30>
 8007658:	2a21      	cmp	r2, #33	@ 0x21
 800765a:	d10c      	bne.n	8007676 <UART_DMAError+0x30>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800765c:	2200      	movs	r2, #0
 800765e:	f8a0 2052 	strh.w	r2, [r0, #82]	@ 0x52
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007662:	e853 2f00 	ldrex	r2, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007666:	f022 02c0 	bic.w	r2, r2, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766a:	e843 2400 	strex	r4, r2, [r3]
 800766e:	2c00      	cmp	r4, #0
 8007670:	d1f7      	bne.n	8007662 <UART_DMAError+0x1c>
  huart->gState = HAL_UART_STATE_READY;
 8007672:	2220      	movs	r2, #32
 8007674:	67c2      	str	r2, [r0, #124]	@ 0x7c
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007676:	689b      	ldr	r3, [r3, #8]
 8007678:	065b      	lsls	r3, r3, #25
 800767a:	d506      	bpl.n	800768a <UART_DMAError+0x44>
 800767c:	2922      	cmp	r1, #34	@ 0x22
 800767e:	d104      	bne.n	800768a <UART_DMAError+0x44>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007680:	2300      	movs	r3, #0
 8007682:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 8007686:	f7ff ff42 	bl	800750e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800768a:	f8d0 3084 	ldr.w	r3, [r0, #132]	@ 0x84
 800768e:	f043 0310 	orr.w	r3, r3, #16
 8007692:	f8c0 3084 	str.w	r3, [r0, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007696:	f7ff ffd5 	bl	8007644 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800769a:	bd10      	pop	{r4, pc}

0800769c <HAL_UARTEx_RxEventCallback>:
}
 800769c:	4770      	bx	lr

0800769e <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800769e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
{
 80076a0:	b508      	push	{r3, lr}
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80076a2:	2301      	movs	r3, #1
 80076a4:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80076a6:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d105      	bne.n	80076b8 <UART_DMARxHalfCplt+0x1a>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80076ac:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 80076b0:	0849      	lsrs	r1, r1, #1
 80076b2:	f7ff fff3 	bl	800769c <HAL_UARTEx_RxEventCallback>
}
 80076b6:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 80076b8:	f7ff ffc3 	bl	8007642 <HAL_UART_RxHalfCpltCallback>
}
 80076bc:	e7fb      	b.n	80076b6 <UART_DMARxHalfCplt+0x18>

080076be <UART_DMAReceiveCplt>:
{
 80076be:	b508      	push	{r3, lr}
 80076c0:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80076c2:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80076c4:	699b      	ldr	r3, [r3, #24]
 80076c6:	2b20      	cmp	r3, #32
 80076c8:	d032      	beq.n	8007730 <UART_DMAReceiveCplt+0x72>
    huart->RxXferCount = 0U;
 80076ca:	2300      	movs	r3, #0
 80076cc:	f8a0 305a 	strh.w	r3, [r0, #90]	@ 0x5a
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076d0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d2:	e852 3f00 	ldrex	r3, [r2]
 80076d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076da:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80076de:	6803      	ldr	r3, [r0, #0]
 80076e0:	2900      	cmp	r1, #0
 80076e2:	d1f5      	bne.n	80076d0 <UART_DMAReceiveCplt+0x12>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076e4:	f103 0208 	add.w	r2, r3, #8
 80076e8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076ec:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f0:	f103 0c08 	add.w	ip, r3, #8
 80076f4:	e84c 2100 	strex	r1, r2, [ip]
 80076f8:	2900      	cmp	r1, #0
 80076fa:	d1f3      	bne.n	80076e4 <UART_DMAReceiveCplt+0x26>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fc:	f103 0208 	add.w	r2, r3, #8
 8007700:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007704:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007708:	f103 0c08 	add.w	ip, r3, #8
 800770c:	e84c 2100 	strex	r1, r2, [ip]
 8007710:	2900      	cmp	r1, #0
 8007712:	d1f3      	bne.n	80076fc <UART_DMAReceiveCplt+0x3e>
    huart->RxState = HAL_UART_STATE_READY;
 8007714:	2220      	movs	r2, #32
 8007716:	f8c0 2080 	str.w	r2, [r0, #128]	@ 0x80
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800771a:	6e02      	ldr	r2, [r0, #96]	@ 0x60
 800771c:	2a01      	cmp	r2, #1
 800771e:	d107      	bne.n	8007730 <UART_DMAReceiveCplt+0x72>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007720:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007724:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007728:	e843 2100 	strex	r1, r2, [r3]
 800772c:	2900      	cmp	r1, #0
 800772e:	d1f7      	bne.n	8007720 <UART_DMAReceiveCplt+0x62>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007730:	2300      	movs	r3, #0
 8007732:	6643      	str	r3, [r0, #100]	@ 0x64
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007734:	6e03      	ldr	r3, [r0, #96]	@ 0x60
 8007736:	2b01      	cmp	r3, #1
 8007738:	d104      	bne.n	8007744 <UART_DMAReceiveCplt+0x86>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800773a:	f8b0 1058 	ldrh.w	r1, [r0, #88]	@ 0x58
 800773e:	f7ff ffad 	bl	800769c <HAL_UARTEx_RxEventCallback>
}
 8007742:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 8007744:	f7ff ff7c 	bl	8007640 <HAL_UART_RxCpltCallback>
}
 8007748:	e7fb      	b.n	8007742 <UART_DMAReceiveCplt+0x84>
	...

0800774c <UART_SetConfig>:
{
 800774c:	b538      	push	{r3, r4, r5, lr}
 800774e:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007750:	69c0      	ldr	r0, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007752:	6823      	ldr	r3, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007754:	6925      	ldr	r5, [r4, #16]
 8007756:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007758:	6819      	ldr	r1, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800775a:	432a      	orrs	r2, r5
 800775c:	6965      	ldr	r5, [r4, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800775e:	f421 4116 	bic.w	r1, r1, #38400	@ 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007762:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007764:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007768:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800776a:	430a      	orrs	r2, r1
 800776c:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800776e:	685a      	ldr	r2, [r3, #4]
 8007770:	68e1      	ldr	r1, [r4, #12]
  tmpreg |= huart->Init.OneBitSampling;
 8007772:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007774:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8007778:	430a      	orrs	r2, r1
 800777a:	605a      	str	r2, [r3, #4]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800777c:	6899      	ldr	r1, [r3, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800777e:	69a2      	ldr	r2, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007780:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
  tmpreg |= huart->Init.OneBitSampling;
 8007784:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007786:	430a      	orrs	r2, r1
 8007788:	609a      	str	r2, [r3, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 800778a:	4a56      	ldr	r2, [pc, #344]	@ (80078e4 <UART_SetConfig+0x198>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d112      	bne.n	80077b6 <UART_SetConfig+0x6a>
 8007790:	4b55      	ldr	r3, [pc, #340]	@ (80078e8 <UART_SetConfig+0x19c>)
 8007792:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007794:	f003 0303 	and.w	r3, r3, #3
 8007798:	2b02      	cmp	r3, #2
 800779a:	f000 8091 	beq.w	80078c0 <UART_SetConfig+0x174>
 800779e:	2b03      	cmp	r3, #3
 80077a0:	d022      	beq.n	80077e8 <UART_SetConfig+0x9c>
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	f040 8092 	bne.w	80078cc <UART_SetConfig+0x180>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077a8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80077ac:	f040 8085 	bne.w	80078ba <UART_SetConfig+0x16e>
        pclk = HAL_RCC_GetSysClockFreq();
 80077b0:	f7fe fc54 	bl	800605c <HAL_RCC_GetSysClockFreq>
        break;
 80077b4:	e06b      	b.n	800788e <UART_SetConfig+0x142>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80077b6:	4a4d      	ldr	r2, [pc, #308]	@ (80078ec <UART_SetConfig+0x1a0>)
 80077b8:	4293      	cmp	r3, r2
 80077ba:	d12e      	bne.n	800781a <UART_SetConfig+0xce>
 80077bc:	4b4a      	ldr	r3, [pc, #296]	@ (80078e8 <UART_SetConfig+0x19c>)
 80077be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80077c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80077c8:	d07a      	beq.n	80078c0 <UART_SetConfig+0x174>
 80077ca:	d80a      	bhi.n	80077e2 <UART_SetConfig+0x96>
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	f000 8083 	beq.w	80078d8 <UART_SetConfig+0x18c>
 80077d2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077d6:	d0e7      	beq.n	80077a8 <UART_SetConfig+0x5c>
        ret = HAL_ERROR;
 80077d8:	2001      	movs	r0, #1
  huart->RxISR = NULL;
 80077da:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 80077dc:	e9c4 331a 	strd	r3, r3, [r4, #104]	@ 0x68
}
 80077e0:	bd38      	pop	{r3, r4, r5, pc}
  UART_GETCLOCKSOURCE(huart, clocksource);
 80077e2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80077e6:	d1f7      	bne.n	80077d8 <UART_SetConfig+0x8c>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80077e8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80077ec:	4840      	ldr	r0, [pc, #256]	@ (80078f0 <UART_SetConfig+0x1a4>)
 80077ee:	d156      	bne.n	800789e <UART_SetConfig+0x152>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80077f0:	6862      	ldr	r2, [r4, #4]
 80077f2:	0853      	lsrs	r3, r2, #1
 80077f4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 80077f8:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077fc:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8007800:	f1a3 0110 	sub.w	r1, r3, #16
 8007804:	4291      	cmp	r1, r2
 8007806:	d8e7      	bhi.n	80077d8 <UART_SetConfig+0x8c>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007808:	f023 020f 	bic.w	r2, r3, #15
        huart->Instance->BRR = brrtemp;
 800780c:	6821      	ldr	r1, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800780e:	b292      	uxth	r2, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007810:	f3c3 0342 	ubfx	r3, r3, #1, #3
        huart->Instance->BRR = brrtemp;
 8007814:	4313      	orrs	r3, r2
 8007816:	60cb      	str	r3, [r1, #12]
 8007818:	e03b      	b.n	8007892 <UART_SetConfig+0x146>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800781a:	4a36      	ldr	r2, [pc, #216]	@ (80078f4 <UART_SetConfig+0x1a8>)
 800781c:	4293      	cmp	r3, r2
 800781e:	d10f      	bne.n	8007840 <UART_SetConfig+0xf4>
 8007820:	4b31      	ldr	r3, [pc, #196]	@ (80078e8 <UART_SetConfig+0x19c>)
 8007822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007824:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8007828:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800782c:	d048      	beq.n	80078c0 <UART_SetConfig+0x174>
 800782e:	d804      	bhi.n	800783a <UART_SetConfig+0xee>
 8007830:	2b00      	cmp	r3, #0
 8007832:	d051      	beq.n	80078d8 <UART_SetConfig+0x18c>
 8007834:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007838:	e7cd      	b.n	80077d6 <UART_SetConfig+0x8a>
 800783a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800783e:	e7d2      	b.n	80077e6 <UART_SetConfig+0x9a>
 8007840:	4a2d      	ldr	r2, [pc, #180]	@ (80078f8 <UART_SetConfig+0x1ac>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d10f      	bne.n	8007866 <UART_SetConfig+0x11a>
 8007846:	4b28      	ldr	r3, [pc, #160]	@ (80078e8 <UART_SetConfig+0x19c>)
 8007848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800784a:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800784e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007852:	d035      	beq.n	80078c0 <UART_SetConfig+0x174>
 8007854:	d804      	bhi.n	8007860 <UART_SetConfig+0x114>
 8007856:	2b00      	cmp	r3, #0
 8007858:	d03e      	beq.n	80078d8 <UART_SetConfig+0x18c>
 800785a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800785e:	e7ba      	b.n	80077d6 <UART_SetConfig+0x8a>
 8007860:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007864:	e7bf      	b.n	80077e6 <UART_SetConfig+0x9a>
 8007866:	4a25      	ldr	r2, [pc, #148]	@ (80078fc <UART_SetConfig+0x1b0>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d1b5      	bne.n	80077d8 <UART_SetConfig+0x8c>
 800786c:	4b1e      	ldr	r3, [pc, #120]	@ (80078e8 <UART_SetConfig+0x19c>)
 800786e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007870:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8007874:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007878:	d022      	beq.n	80078c0 <UART_SetConfig+0x174>
 800787a:	d803      	bhi.n	8007884 <UART_SetConfig+0x138>
 800787c:	b363      	cbz	r3, 80078d8 <UART_SetConfig+0x18c>
 800787e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007882:	e7a8      	b.n	80077d6 <UART_SetConfig+0x8a>
 8007884:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007888:	e7ad      	b.n	80077e6 <UART_SetConfig+0x9a>
        pclk = HAL_RCC_GetPCLK2Freq();
 800788a:	f7fe fccb 	bl	8006224 <HAL_RCC_GetPCLK2Freq>
    if (pclk != 0U)
 800788e:	2800      	cmp	r0, #0
 8007890:	d1ae      	bne.n	80077f0 <UART_SetConfig+0xa4>
        pclk = (uint32_t) HSI_VALUE;
 8007892:	2000      	movs	r0, #0
 8007894:	e7a1      	b.n	80077da <UART_SetConfig+0x8e>
        pclk = HAL_RCC_GetPCLK1Freq();
 8007896:	f7fe fcad 	bl	80061f4 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800789a:	2800      	cmp	r0, #0
 800789c:	d0f9      	beq.n	8007892 <UART_SetConfig+0x146>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800789e:	6862      	ldr	r2, [r4, #4]
 80078a0:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 80078a4:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078a8:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 80078ac:	f1a3 0110 	sub.w	r1, r3, #16
 80078b0:	4291      	cmp	r1, r2
 80078b2:	d891      	bhi.n	80077d8 <UART_SetConfig+0x8c>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078b4:	6822      	ldr	r2, [r4, #0]
 80078b6:	60d3      	str	r3, [r2, #12]
 80078b8:	e7eb      	b.n	8007892 <UART_SetConfig+0x146>
        pclk = HAL_RCC_GetSysClockFreq();
 80078ba:	f7fe fbcf 	bl	800605c <HAL_RCC_GetSysClockFreq>
        break;
 80078be:	e7ec      	b.n	800789a <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078c0:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80078c4:	d094      	beq.n	80077f0 <UART_SetConfig+0xa4>
 80078c6:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80078ca:	e7e8      	b.n	800789e <UART_SetConfig+0x152>
 80078cc:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80078d0:	d0db      	beq.n	800788a <UART_SetConfig+0x13e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80078d2:	f7fe fca7 	bl	8006224 <HAL_RCC_GetPCLK2Freq>
        break;
 80078d6:	e7e0      	b.n	800789a <UART_SetConfig+0x14e>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078d8:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 80078dc:	d1db      	bne.n	8007896 <UART_SetConfig+0x14a>
        pclk = HAL_RCC_GetPCLK1Freq();
 80078de:	f7fe fc89 	bl	80061f4 <HAL_RCC_GetPCLK1Freq>
        break;
 80078e2:	e7d4      	b.n	800788e <UART_SetConfig+0x142>
 80078e4:	40013800 	.word	0x40013800
 80078e8:	40021000 	.word	0x40021000
 80078ec:	40004400 	.word	0x40004400
 80078f0:	007a1200 	.word	0x007a1200
 80078f4:	40004800 	.word	0x40004800
 80078f8:	40004c00 	.word	0x40004c00
 80078fc:	40005000 	.word	0x40005000

08007900 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007900:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8007902:	071a      	lsls	r2, r3, #28
{
 8007904:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007906:	d506      	bpl.n	8007916 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007908:	6801      	ldr	r1, [r0, #0]
 800790a:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 800790c:	684a      	ldr	r2, [r1, #4]
 800790e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007912:	4322      	orrs	r2, r4
 8007914:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007916:	07dc      	lsls	r4, r3, #31
 8007918:	d506      	bpl.n	8007928 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800791a:	6801      	ldr	r1, [r0, #0]
 800791c:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 800791e:	684a      	ldr	r2, [r1, #4]
 8007920:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8007924:	4322      	orrs	r2, r4
 8007926:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007928:	0799      	lsls	r1, r3, #30
 800792a:	d506      	bpl.n	800793a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800792c:	6801      	ldr	r1, [r0, #0]
 800792e:	6ac4      	ldr	r4, [r0, #44]	@ 0x2c
 8007930:	684a      	ldr	r2, [r1, #4]
 8007932:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007936:	4322      	orrs	r2, r4
 8007938:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800793a:	075a      	lsls	r2, r3, #29
 800793c:	d506      	bpl.n	800794c <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800793e:	6801      	ldr	r1, [r0, #0]
 8007940:	6b04      	ldr	r4, [r0, #48]	@ 0x30
 8007942:	684a      	ldr	r2, [r1, #4]
 8007944:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8007948:	4322      	orrs	r2, r4
 800794a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800794c:	06dc      	lsls	r4, r3, #27
 800794e:	d506      	bpl.n	800795e <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007950:	6801      	ldr	r1, [r0, #0]
 8007952:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 8007954:	688a      	ldr	r2, [r1, #8]
 8007956:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800795a:	4322      	orrs	r2, r4
 800795c:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800795e:	0699      	lsls	r1, r3, #26
 8007960:	d506      	bpl.n	8007970 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007962:	6801      	ldr	r1, [r0, #0]
 8007964:	6bc4      	ldr	r4, [r0, #60]	@ 0x3c
 8007966:	688a      	ldr	r2, [r1, #8]
 8007968:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800796c:	4322      	orrs	r2, r4
 800796e:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007970:	065a      	lsls	r2, r3, #25
 8007972:	d50f      	bpl.n	8007994 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007974:	6801      	ldr	r1, [r0, #0]
 8007976:	6c04      	ldr	r4, [r0, #64]	@ 0x40
 8007978:	684a      	ldr	r2, [r1, #4]
 800797a:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 800797e:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007980:	f5b4 1f80 	cmp.w	r4, #1048576	@ 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007984:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007986:	d105      	bne.n	8007994 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007988:	684a      	ldr	r2, [r1, #4]
 800798a:	6c44      	ldr	r4, [r0, #68]	@ 0x44
 800798c:	f422 02c0 	bic.w	r2, r2, #6291456	@ 0x600000
 8007990:	4322      	orrs	r2, r4
 8007992:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007994:	061b      	lsls	r3, r3, #24
 8007996:	d506      	bpl.n	80079a6 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007998:	6802      	ldr	r2, [r0, #0]
 800799a:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800799c:	6853      	ldr	r3, [r2, #4]
 800799e:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80079a2:	430b      	orrs	r3, r1
 80079a4:	6053      	str	r3, [r2, #4]
}
 80079a6:	bd10      	pop	{r4, pc}

080079a8 <UART_WaitOnFlagUntilTimeout>:
{
 80079a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80079b0:	4604      	mov	r4, r0
 80079b2:	460d      	mov	r5, r1
 80079b4:	4617      	mov	r7, r2
 80079b6:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80079b8:	6822      	ldr	r2, [r4, #0]
 80079ba:	69d3      	ldr	r3, [r2, #28]
 80079bc:	ea35 0303 	bics.w	r3, r5, r3
 80079c0:	bf0c      	ite	eq
 80079c2:	2301      	moveq	r3, #1
 80079c4:	2300      	movne	r3, #0
 80079c6:	42bb      	cmp	r3, r7
 80079c8:	d001      	beq.n	80079ce <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80079ca:	2000      	movs	r0, #0
 80079cc:	e022      	b.n	8007a14 <UART_WaitOnFlagUntilTimeout+0x6c>
    if (Timeout != HAL_MAX_DELAY)
 80079ce:	f1b9 3fff 	cmp.w	r9, #4294967295
 80079d2:	d0f2      	beq.n	80079ba <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80079d4:	f7fd f998 	bl	8004d08 <HAL_GetTick>
 80079d8:	eba0 0008 	sub.w	r0, r0, r8
 80079dc:	4548      	cmp	r0, r9
 80079de:	d829      	bhi.n	8007a34 <UART_WaitOnFlagUntilTimeout+0x8c>
 80079e0:	f1b9 0f00 	cmp.w	r9, #0
 80079e4:	d026      	beq.n	8007a34 <UART_WaitOnFlagUntilTimeout+0x8c>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80079e6:	6821      	ldr	r1, [r4, #0]
 80079e8:	680b      	ldr	r3, [r1, #0]
 80079ea:	075a      	lsls	r2, r3, #29
 80079ec:	d5e4      	bpl.n	80079b8 <UART_WaitOnFlagUntilTimeout+0x10>
 80079ee:	2d80      	cmp	r5, #128	@ 0x80
 80079f0:	d0e2      	beq.n	80079b8 <UART_WaitOnFlagUntilTimeout+0x10>
 80079f2:	2d40      	cmp	r5, #64	@ 0x40
 80079f4:	d0e0      	beq.n	80079b8 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80079f6:	69ce      	ldr	r6, [r1, #28]
 80079f8:	f016 0608 	ands.w	r6, r6, #8
 80079fc:	d00c      	beq.n	8007a18 <UART_WaitOnFlagUntilTimeout+0x70>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80079fe:	2508      	movs	r5, #8
          UART_EndRxTransfer(huart);
 8007a00:	4620      	mov	r0, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007a02:	620d      	str	r5, [r1, #32]
          UART_EndRxTransfer(huart);
 8007a04:	f7ff fd83 	bl	800750e <UART_EndRxTransfer>
          __HAL_UNLOCK(huart);
 8007a08:	2300      	movs	r3, #0
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007a0a:	f8c4 5084 	str.w	r5, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8007a0e:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
          return HAL_ERROR;
 8007a12:	2001      	movs	r0, #1
}
 8007a14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007a18:	69cb      	ldr	r3, [r1, #28]
 8007a1a:	051b      	lsls	r3, r3, #20
 8007a1c:	d5cc      	bpl.n	80079b8 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007a1e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007a22:	620b      	str	r3, [r1, #32]
          UART_EndRxTransfer(huart);
 8007a24:	4620      	mov	r0, r4
 8007a26:	f7ff fd72 	bl	800750e <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007a2a:	2320      	movs	r3, #32
 8007a2c:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
          __HAL_UNLOCK(huart);
 8007a30:	f884 6078 	strb.w	r6, [r4, #120]	@ 0x78
        return HAL_TIMEOUT;
 8007a34:	2003      	movs	r0, #3
 8007a36:	e7ed      	b.n	8007a14 <UART_WaitOnFlagUntilTimeout+0x6c>

08007a38 <HAL_UART_Transmit>:
{
 8007a38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a3c:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8007a3e:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8007a40:	2b20      	cmp	r3, #32
{
 8007a42:	4604      	mov	r4, r0
 8007a44:	460e      	mov	r6, r1
 8007a46:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8007a48:	d143      	bne.n	8007ad2 <HAL_UART_Transmit+0x9a>
    if ((pData == NULL) || (Size == 0U))
 8007a4a:	2900      	cmp	r1, #0
 8007a4c:	d043      	beq.n	8007ad6 <HAL_UART_Transmit+0x9e>
 8007a4e:	2a00      	cmp	r2, #0
 8007a50:	d041      	beq.n	8007ad6 <HAL_UART_Transmit+0x9e>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a52:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a54:	2500      	movs	r5, #0
 8007a56:	f8c0 5084 	str.w	r5, [r0, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a5a:	67c3      	str	r3, [r0, #124]	@ 0x7c
    tickstart = HAL_GetTick();
 8007a5c:	f7fd f954 	bl	8004d08 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a60:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 8007a62:	f8a4 7050 	strh.w	r7, [r4, #80]	@ 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a66:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    tickstart = HAL_GetTick();
 8007a6a:	4681      	mov	r9, r0
    huart->TxXferCount = Size;
 8007a6c:	f8a4 7052 	strh.w	r7, [r4, #82]	@ 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a70:	d103      	bne.n	8007a7a <HAL_UART_Transmit+0x42>
 8007a72:	6923      	ldr	r3, [r4, #16]
 8007a74:	b90b      	cbnz	r3, 8007a7a <HAL_UART_Transmit+0x42>
 8007a76:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 8007a78:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 8007a7a:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a7e:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 8007a82:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a84:	464b      	mov	r3, r9
    while (huart->TxXferCount > 0U)
 8007a86:	b93a      	cbnz	r2, 8007a98 <HAL_UART_Transmit+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007a88:	2140      	movs	r1, #64	@ 0x40
 8007a8a:	4620      	mov	r0, r4
 8007a8c:	f7ff ff8c 	bl	80079a8 <UART_WaitOnFlagUntilTimeout>
 8007a90:	2320      	movs	r3, #32
 8007a92:	b940      	cbnz	r0, 8007aa6 <HAL_UART_Transmit+0x6e>
    huart->gState = HAL_UART_STATE_READY;
 8007a94:	67e3      	str	r3, [r4, #124]	@ 0x7c
    return HAL_OK;
 8007a96:	e008      	b.n	8007aaa <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a98:	2200      	movs	r2, #0
 8007a9a:	2180      	movs	r1, #128	@ 0x80
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	f7ff ff83 	bl	80079a8 <UART_WaitOnFlagUntilTimeout>
 8007aa2:	b128      	cbz	r0, 8007ab0 <HAL_UART_Transmit+0x78>
        huart->gState = HAL_UART_STATE_READY;
 8007aa4:	2320      	movs	r3, #32
 8007aa6:	67e3      	str	r3, [r4, #124]	@ 0x7c
        return HAL_TIMEOUT;
 8007aa8:	2003      	movs	r0, #3
}
 8007aaa:	b003      	add	sp, #12
 8007aac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ab0:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8007ab2:	b95e      	cbnz	r6, 8007acc <HAL_UART_Transmit+0x94>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ab4:	f835 3b02 	ldrh.w	r3, [r5], #2
 8007ab8:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007abc:	8513      	strh	r3, [r2, #40]	@ 0x28
      huart->TxXferCount--;
 8007abe:	f8b4 2052 	ldrh.w	r2, [r4, #82]	@ 0x52
 8007ac2:	3a01      	subs	r2, #1
 8007ac4:	b292      	uxth	r2, r2
 8007ac6:	f8a4 2052 	strh.w	r2, [r4, #82]	@ 0x52
 8007aca:	e7d6      	b.n	8007a7a <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007acc:	f816 3b01 	ldrb.w	r3, [r6], #1
 8007ad0:	e7f4      	b.n	8007abc <HAL_UART_Transmit+0x84>
    return HAL_BUSY;
 8007ad2:	2002      	movs	r0, #2
 8007ad4:	e7e9      	b.n	8007aaa <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 8007ad6:	2001      	movs	r0, #1
 8007ad8:	e7e7      	b.n	8007aaa <HAL_UART_Transmit+0x72>

08007ada <UART_CheckIdleState>:
{
 8007ada:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007adc:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ade:	2600      	movs	r6, #0
 8007ae0:	f8c0 6084 	str.w	r6, [r0, #132]	@ 0x84
  tickstart = HAL_GetTick();
 8007ae4:	f7fd f910 	bl	8004d08 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007ae8:	6823      	ldr	r3, [r4, #0]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8007aee:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007af0:	d51b      	bpl.n	8007b2a <UART_CheckIdleState+0x50>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007af2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007af6:	9300      	str	r3, [sp, #0]
 8007af8:	4632      	mov	r2, r6
 8007afa:	4603      	mov	r3, r0
 8007afc:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007b00:	4620      	mov	r0, r4
 8007b02:	f7ff ff51 	bl	80079a8 <UART_WaitOnFlagUntilTimeout>
 8007b06:	b180      	cbz	r0, 8007b2a <UART_CheckIdleState+0x50>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007b08:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0a:	e852 3f00 	ldrex	r3, [r2]
 8007b0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b12:	e842 3100 	strex	r1, r3, [r2]
 8007b16:	2900      	cmp	r1, #0
 8007b18:	d1f6      	bne.n	8007b08 <UART_CheckIdleState+0x2e>
      huart->gState = HAL_UART_STATE_READY;
 8007b1a:	2320      	movs	r3, #32
 8007b1c:	67e3      	str	r3, [r4, #124]	@ 0x7c
      return HAL_TIMEOUT;
 8007b1e:	2003      	movs	r0, #3
      __HAL_UNLOCK(huart);
 8007b20:	2300      	movs	r3, #0
 8007b22:	f884 3078 	strb.w	r3, [r4, #120]	@ 0x78
}
 8007b26:	b002      	add	sp, #8
 8007b28:	bd70      	pop	{r4, r5, r6, pc}
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b2a:	6823      	ldr	r3, [r4, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	075b      	lsls	r3, r3, #29
 8007b30:	d524      	bpl.n	8007b7c <UART_CheckIdleState+0xa2>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b32:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b36:	9300      	str	r3, [sp, #0]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	462b      	mov	r3, r5
 8007b3c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b40:	4620      	mov	r0, r4
 8007b42:	f7ff ff31 	bl	80079a8 <UART_WaitOnFlagUntilTimeout>
 8007b46:	b1c8      	cbz	r0, 8007b7c <UART_CheckIdleState+0xa2>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b48:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b4a:	e852 3f00 	ldrex	r3, [r2]
 8007b4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b52:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8007b56:	6822      	ldr	r2, [r4, #0]
 8007b58:	2900      	cmp	r1, #0
 8007b5a:	d1f5      	bne.n	8007b48 <UART_CheckIdleState+0x6e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b5c:	f102 0308 	add.w	r3, r2, #8
 8007b60:	e853 3f00 	ldrex	r3, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b64:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b68:	f102 0008 	add.w	r0, r2, #8
 8007b6c:	e840 3100 	strex	r1, r3, [r0]
 8007b70:	2900      	cmp	r1, #0
 8007b72:	d1f3      	bne.n	8007b5c <UART_CheckIdleState+0x82>
      huart->RxState = HAL_UART_STATE_READY;
 8007b74:	2320      	movs	r3, #32
 8007b76:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_TIMEOUT;
 8007b7a:	e7d0      	b.n	8007b1e <UART_CheckIdleState+0x44>
  huart->gState = HAL_UART_STATE_READY;
 8007b7c:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b7e:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8007b80:	67e3      	str	r3, [r4, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007b82:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b86:	6620      	str	r0, [r4, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b88:	6660      	str	r0, [r4, #100]	@ 0x64
  return HAL_OK;
 8007b8a:	e7c9      	b.n	8007b20 <UART_CheckIdleState+0x46>

08007b8c <HAL_UART_Init>:
{
 8007b8c:	b510      	push	{r4, lr}
  if (huart == NULL)
 8007b8e:	4604      	mov	r4, r0
 8007b90:	b340      	cbz	r0, 8007be4 <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 8007b92:	6fc3      	ldr	r3, [r0, #124]	@ 0x7c
 8007b94:	b91b      	cbnz	r3, 8007b9e <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 8007b96:	f880 3078 	strb.w	r3, [r0, #120]	@ 0x78
    HAL_UART_MspInit(huart);
 8007b9a:	f7fc fe57 	bl	800484c <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8007b9e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8007ba0:	2324      	movs	r3, #36	@ 0x24
 8007ba2:	67e3      	str	r3, [r4, #124]	@ 0x7c
  __HAL_UART_DISABLE(huart);
 8007ba4:	6813      	ldr	r3, [r2, #0]
 8007ba6:	f023 0301 	bic.w	r3, r3, #1
 8007baa:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007bac:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8007bae:	b113      	cbz	r3, 8007bb6 <HAL_UART_Init+0x2a>
    UART_AdvFeatureConfig(huart);
 8007bb0:	4620      	mov	r0, r4
 8007bb2:	f7ff fea5 	bl	8007900 <UART_AdvFeatureConfig>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	f7ff fdc8 	bl	800774c <UART_SetConfig>
 8007bbc:	2801      	cmp	r0, #1
 8007bbe:	d011      	beq.n	8007be4 <HAL_UART_Init+0x58>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007bc0:	6823      	ldr	r3, [r4, #0]
 8007bc2:	685a      	ldr	r2, [r3, #4]
 8007bc4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007bc8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007bca:	689a      	ldr	r2, [r3, #8]
 8007bcc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007bd0:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8007bd2:	681a      	ldr	r2, [r3, #0]
 8007bd4:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8007bd8:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8007bda:	601a      	str	r2, [r3, #0]
}
 8007bdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8007be0:	f7ff bf7b 	b.w	8007ada <UART_CheckIdleState>
}
 8007be4:	2001      	movs	r0, #1
 8007be6:	bd10      	pop	{r4, pc}

08007be8 <UART_Start_Receive_DMA>:
{
 8007be8:	b570      	push	{r4, r5, r6, lr}
 8007bea:	4613      	mov	r3, r2
 8007bec:	4604      	mov	r4, r0
  huart->RxXferSize = Size;
 8007bee:	f8a0 2058 	strh.w	r2, [r0, #88]	@ 0x58
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bf2:	2200      	movs	r2, #0
  huart->pRxBuffPtr = pData;
 8007bf4:	6541      	str	r1, [r0, #84]	@ 0x54
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007bf6:	f8c0 2084 	str.w	r2, [r0, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007bfa:	2022      	movs	r0, #34	@ 0x22
 8007bfc:	f8c4 0080 	str.w	r0, [r4, #128]	@ 0x80
  if (huart->hdmarx != NULL)
 8007c00:	6f60      	ldr	r0, [r4, #116]	@ 0x74
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007c02:	6825      	ldr	r5, [r4, #0]
  if (huart->hdmarx != NULL)
 8007c04:	b1a0      	cbz	r0, 8007c30 <UART_Start_Receive_DMA+0x48>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007c06:	4e1c      	ldr	r6, [pc, #112]	@ (8007c78 <UART_Start_Receive_DMA+0x90>)
 8007c08:	6286      	str	r6, [r0, #40]	@ 0x28
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007c0a:	4e1c      	ldr	r6, [pc, #112]	@ (8007c7c <UART_Start_Receive_DMA+0x94>)
 8007c0c:	62c6      	str	r6, [r0, #44]	@ 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007c0e:	4e1c      	ldr	r6, [pc, #112]	@ (8007c80 <UART_Start_Receive_DMA+0x98>)
    huart->hdmarx->XferAbortCallback = NULL;
 8007c10:	e9c0 620c 	strd	r6, r2, [r0, #48]	@ 0x30
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007c14:	460a      	mov	r2, r1
 8007c16:	f105 0124 	add.w	r1, r5, #36	@ 0x24
 8007c1a:	f7fd fe4f 	bl	80058bc <HAL_DMA_Start_IT>
 8007c1e:	b138      	cbz	r0, 8007c30 <UART_Start_Receive_DMA+0x48>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007c20:	2310      	movs	r3, #16
 8007c22:	f8c4 3084 	str.w	r3, [r4, #132]	@ 0x84
      huart->RxState = HAL_UART_STATE_READY;
 8007c26:	2320      	movs	r3, #32
 8007c28:	f8c4 3080 	str.w	r3, [r4, #128]	@ 0x80
      return HAL_ERROR;
 8007c2c:	2001      	movs	r0, #1
}
 8007c2e:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 8007c30:	6922      	ldr	r2, [r4, #16]
 8007c32:	6823      	ldr	r3, [r4, #0]
 8007c34:	b13a      	cbz	r2, 8007c46 <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c36:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007c3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c3e:	e843 2100 	strex	r1, r2, [r3]
 8007c42:	2900      	cmp	r1, #0
 8007c44:	d1f7      	bne.n	8007c36 <UART_Start_Receive_DMA+0x4e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c46:	f103 0208 	add.w	r2, r3, #8
 8007c4a:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007c4e:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c52:	f103 0008 	add.w	r0, r3, #8
 8007c56:	e840 2100 	strex	r1, r2, [r0]
 8007c5a:	2900      	cmp	r1, #0
 8007c5c:	d1f3      	bne.n	8007c46 <UART_Start_Receive_DMA+0x5e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c5e:	f103 0208 	add.w	r2, r3, #8
 8007c62:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c66:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c6a:	f103 0108 	add.w	r1, r3, #8
 8007c6e:	e841 2000 	strex	r0, r2, [r1]
 8007c72:	2800      	cmp	r0, #0
 8007c74:	d1f3      	bne.n	8007c5e <UART_Start_Receive_DMA+0x76>
 8007c76:	e7da      	b.n	8007c2e <UART_Start_Receive_DMA+0x46>
 8007c78:	080076bf 	.word	0x080076bf
 8007c7c:	0800769f 	.word	0x0800769f
 8007c80:	08007647 	.word	0x08007647

08007c84 <HAL_UART_Receive_DMA>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c84:	f8d0 3080 	ldr.w	r3, [r0, #128]	@ 0x80
 8007c88:	2b20      	cmp	r3, #32
{
 8007c8a:	b430      	push	{r4, r5}
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c8c:	d112      	bne.n	8007cb4 <HAL_UART_Receive_DMA+0x30>
    if ((pData == NULL) || (Size == 0U))
 8007c8e:	b1a1      	cbz	r1, 8007cba <HAL_UART_Receive_DMA+0x36>
 8007c90:	b19a      	cbz	r2, 8007cba <HAL_UART_Receive_DMA+0x36>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c92:	2300      	movs	r3, #0
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c94:	6804      	ldr	r4, [r0, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c96:	6603      	str	r3, [r0, #96]	@ 0x60
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007c98:	6863      	ldr	r3, [r4, #4]
 8007c9a:	021b      	lsls	r3, r3, #8
 8007c9c:	d507      	bpl.n	8007cae <HAL_UART_Receive_DMA+0x2a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c9e:	e854 3f00 	ldrex	r3, [r4]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007ca2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ca6:	e844 3500 	strex	r5, r3, [r4]
 8007caa:	2d00      	cmp	r5, #0
 8007cac:	d1f7      	bne.n	8007c9e <HAL_UART_Receive_DMA+0x1a>
}
 8007cae:	bc30      	pop	{r4, r5}
    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007cb0:	f7ff bf9a 	b.w	8007be8 <UART_Start_Receive_DMA>
    return HAL_BUSY;
 8007cb4:	2002      	movs	r0, #2
}
 8007cb6:	bc30      	pop	{r4, r5}
 8007cb8:	4770      	bx	lr
      return HAL_ERROR;
 8007cba:	2001      	movs	r0, #1
 8007cbc:	e7fb      	b.n	8007cb6 <HAL_UART_Receive_DMA+0x32>
	...

08007cc0 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cc0:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 8007cc4:	b113      	cbz	r3, 8007ccc <osKernelInitialize+0xc>
    stat = osErrorISR;
 8007cc6:	f06f 0005 	mvn.w	r0, #5
 8007cca:	4770      	bx	lr
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ccc:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8007cd0:	2b00      	cmp	r3, #0
 8007cd2:	d1f8      	bne.n	8007cc6 <osKernelInitialize+0x6>
 8007cd4:	4b07      	ldr	r3, [pc, #28]	@ (8007cf4 <osKernelInitialize+0x34>)
 8007cd6:	6818      	ldr	r0, [r3, #0]
 8007cd8:	2802      	cmp	r0, #2
 8007cda:	d106      	bne.n	8007cea <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007cdc:	f3ef 8311 	mrs	r3, BASEPRI
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d1f0      	bne.n	8007cc6 <osKernelInitialize+0x6>
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
      stat = osOK;
    } else {
      stat = osError;
 8007ce4:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 8007ce8:	4770      	bx	lr
    if (KernelState == osKernelInactive) {
 8007cea:	2800      	cmp	r0, #0
 8007cec:	d1fa      	bne.n	8007ce4 <osKernelInitialize+0x24>
      KernelState = osKernelReady;
 8007cee:	2201      	movs	r2, #1
 8007cf0:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007cf2:	4770      	bx	lr
 8007cf4:	20001b20 	.word	0x20001b20

08007cf8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007cf8:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cfa:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8007cfe:	b113      	cbz	r3, 8007d06 <osKernelStart+0xe>
    stat = osErrorISR;
 8007d00:	f06f 0005 	mvn.w	r0, #5
      stat = osError;
    }
  }

  return (stat);
}
 8007d04:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d06:	f3ef 8410 	mrs	r4, PRIMASK
  if (IS_IRQ()) {
 8007d0a:	2c00      	cmp	r4, #0
 8007d0c:	d1f8      	bne.n	8007d00 <osKernelStart+0x8>
 8007d0e:	4b09      	ldr	r3, [pc, #36]	@ (8007d34 <osKernelStart+0x3c>)
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	2a02      	cmp	r2, #2
 8007d14:	d106      	bne.n	8007d24 <osKernelStart+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007d16:	f3ef 8311 	mrs	r3, BASEPRI
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d1f0      	bne.n	8007d00 <osKernelStart+0x8>
      stat = osError;
 8007d1e:	f04f 30ff 	mov.w	r0, #4294967295
  return (stat);
 8007d22:	e7ef      	b.n	8007d04 <osKernelStart+0xc>
    if (KernelState == osKernelReady) {
 8007d24:	2a01      	cmp	r2, #1
 8007d26:	d1fa      	bne.n	8007d1e <osKernelStart+0x26>
      KernelState = osKernelRunning;
 8007d28:	2202      	movs	r2, #2
 8007d2a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8007d2c:	f000 ff58 	bl	8008be0 <vTaskStartScheduler>
      stat = osOK;
 8007d30:	4620      	mov	r0, r4
 8007d32:	e7e7      	b.n	8007d04 <osKernelStart+0xc>
 8007d34:	20001b20 	.word	0x20001b20

08007d38 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007d38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007d3a:	b087      	sub	sp, #28
 8007d3c:	4614      	mov	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007d3e:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007d40:	460b      	mov	r3, r1
  hTask = NULL;
 8007d42:	9205      	str	r2, [sp, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d44:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8007d48:	bb52      	cbnz	r2, 8007da0 <osThreadNew+0x68>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d4a:	f3ef 8210 	mrs	r2, PRIMASK
 8007d4e:	bb3a      	cbnz	r2, 8007da0 <osThreadNew+0x68>
 8007d50:	4a26      	ldr	r2, [pc, #152]	@ (8007dec <osThreadNew+0xb4>)
 8007d52:	6812      	ldr	r2, [r2, #0]
 8007d54:	2a02      	cmp	r2, #2
 8007d56:	d102      	bne.n	8007d5e <osThreadNew+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007d58:	f3ef 8211 	mrs	r2, BASEPRI
 8007d5c:	bb02      	cbnz	r2, 8007da0 <osThreadNew+0x68>
 8007d5e:	b1f8      	cbz	r0, 8007da0 <osThreadNew+0x68>
    stack = configMINIMAL_STACK_SIZE;
    prio  = (UBaseType_t)osPriorityNormal;

    empty = '\0';
 8007d60:	2200      	movs	r2, #0
 8007d62:	f88d 2013 	strb.w	r2, [sp, #19]
    name  = &empty;
    mem   = -1;

    if (attr != NULL) {
 8007d66:	2c00      	cmp	r4, #0
 8007d68:	d030      	beq.n	8007dcc <osThreadNew+0x94>
      if (attr->name != NULL) {
 8007d6a:	6821      	ldr	r1, [r4, #0]
 8007d6c:	b909      	cbnz	r1, 8007d72 <osThreadNew+0x3a>
    name  = &empty;
 8007d6e:	f10d 0113 	add.w	r1, sp, #19
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8007d72:	69a5      	ldr	r5, [r4, #24]
 8007d74:	2d00      	cmp	r5, #0
 8007d76:	bf08      	it	eq
 8007d78:	2518      	moveq	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007d7a:	1e6a      	subs	r2, r5, #1
 8007d7c:	2a37      	cmp	r2, #55	@ 0x37
 8007d7e:	46ac      	mov	ip, r5
 8007d80:	d82a      	bhi.n	8007dd8 <osThreadNew+0xa0>
 8007d82:	6862      	ldr	r2, [r4, #4]
 8007d84:	07d2      	lsls	r2, r2, #31
 8007d86:	d427      	bmi.n	8007dd8 <osThreadNew+0xa0>
        return (NULL);
      }

      if (attr->stack_size > 0U) {
 8007d88:	6966      	ldr	r6, [r4, #20]
 8007d8a:	b166      	cbz	r6, 8007da6 <osThreadNew+0x6e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007d8c:	08b2      	lsrs	r2, r6, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d8e:	e9d4 7e02 	ldrd	r7, lr, [r4, #8]
 8007d92:	b157      	cbz	r7, 8007daa <osThreadNew+0x72>
 8007d94:	f1be 0f5b 	cmp.w	lr, #91	@ 0x5b
 8007d98:	d902      	bls.n	8007da0 <osThreadNew+0x68>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d9a:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007d9c:	b104      	cbz	r4, 8007da0 <osThreadNew+0x68>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007d9e:	b9ee      	cbnz	r6, 8007ddc <osThreadNew+0xa4>
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007da0:	9805      	ldr	r0, [sp, #20]
}
 8007da2:	b007      	add	sp, #28
 8007da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    stack = configMINIMAL_STACK_SIZE;
 8007da6:	2240      	movs	r2, #64	@ 0x40
 8007da8:	e7f1      	b.n	8007d8e <osThreadNew+0x56>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007daa:	f1be 0f00 	cmp.w	lr, #0
 8007dae:	d1f7      	bne.n	8007da0 <osThreadNew+0x68>
      if (mem == 0) {
 8007db0:	6924      	ldr	r4, [r4, #16]
 8007db2:	2c00      	cmp	r4, #0
 8007db4:	d1f4      	bne.n	8007da0 <osThreadNew+0x68>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007db6:	ac05      	add	r4, sp, #20
 8007db8:	e9cd c400 	strd	ip, r4, [sp]
 8007dbc:	b292      	uxth	r2, r2
 8007dbe:	f000 fee1 	bl	8008b84 <xTaskCreate>
 8007dc2:	2801      	cmp	r0, #1
          hTask = NULL;
 8007dc4:	bf1c      	itt	ne
 8007dc6:	2300      	movne	r3, #0
 8007dc8:	9305      	strne	r3, [sp, #20]
 8007dca:	e7e9      	b.n	8007da0 <osThreadNew+0x68>
    prio  = (UBaseType_t)osPriorityNormal;
 8007dcc:	f04f 0c18 	mov.w	ip, #24
    stack = configMINIMAL_STACK_SIZE;
 8007dd0:	2240      	movs	r2, #64	@ 0x40
    name  = &empty;
 8007dd2:	f10d 0113 	add.w	r1, sp, #19
 8007dd6:	e7ee      	b.n	8007db6 <osThreadNew+0x7e>
        return (NULL);
 8007dd8:	2000      	movs	r0, #0
 8007dda:	e7e2      	b.n	8007da2 <osThreadNew+0x6a>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ddc:	e9cd 4701 	strd	r4, r7, [sp, #4]
 8007de0:	9500      	str	r5, [sp, #0]
 8007de2:	f000 fe98 	bl	8008b16 <xTaskCreateStatic>
 8007de6:	9005      	str	r0, [sp, #20]
 8007de8:	e7da      	b.n	8007da0 <osThreadNew+0x68>
 8007dea:	bf00      	nop
 8007dec:	20001b20 	.word	0x20001b20

08007df0 <osThreadGetStackSpace>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007df0:	f3ef 8305 	mrs	r3, IPSR

uint32_t osThreadGetStackSpace (osThreadId_t thread_id) {
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
  uint32_t sz;

  if (IS_IRQ() || (hTask == NULL)) {
 8007df4:	b963      	cbnz	r3, 8007e10 <osThreadGetStackSpace+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007df6:	f3ef 8310 	mrs	r3, PRIMASK
 8007dfa:	b94b      	cbnz	r3, 8007e10 <osThreadGetStackSpace+0x20>
 8007dfc:	4b05      	ldr	r3, [pc, #20]	@ (8007e14 <osThreadGetStackSpace+0x24>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2b02      	cmp	r3, #2
 8007e02:	d102      	bne.n	8007e0a <osThreadGetStackSpace+0x1a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e04:	f3ef 8311 	mrs	r3, BASEPRI
 8007e08:	b913      	cbnz	r3, 8007e10 <osThreadGetStackSpace+0x20>
 8007e0a:	b108      	cbz	r0, 8007e10 <osThreadGetStackSpace+0x20>
    sz = 0U;
  } else {
    sz = (uint32_t)uxTaskGetStackHighWaterMark (hTask);
 8007e0c:	f001 b96a 	b.w	80090e4 <uxTaskGetStackHighWaterMark>
  }

  return (sz);
}
 8007e10:	2000      	movs	r0, #0
 8007e12:	4770      	bx	lr
 8007e14:	20001b20 	.word	0x20001b20

08007e18 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8007e18:	b508      	push	{r3, lr}
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e1a:	f3ef 8305 	mrs	r3, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e1e:	b113      	cbz	r3, 8007e26 <osDelay+0xe>
    stat = osErrorISR;
 8007e20:	f06f 0005 	mvn.w	r0, #5
      vTaskDelay(ticks);
    }
  }

  return (stat);
}
 8007e24:	bd08      	pop	{r3, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e26:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d1f8      	bne.n	8007e20 <osDelay+0x8>
 8007e2e:	4b06      	ldr	r3, [pc, #24]	@ (8007e48 <osDelay+0x30>)
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	2b02      	cmp	r3, #2
 8007e34:	d103      	bne.n	8007e3e <osDelay+0x26>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e36:	f3ef 8311 	mrs	r3, BASEPRI
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1f0      	bne.n	8007e20 <osDelay+0x8>
    if (ticks != 0U) {
 8007e3e:	b108      	cbz	r0, 8007e44 <osDelay+0x2c>
      vTaskDelay(ticks);
 8007e40:	f001 f82c 	bl	8008e9c <vTaskDelay>
    stat = osOK;
 8007e44:	2000      	movs	r0, #0
  return (stat);
 8007e46:	e7ed      	b.n	8007e24 <osDelay+0xc>
 8007e48:	20001b20 	.word	0x20001b20

08007e4c <osMutexNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007e4c:	b570      	push	{r4, r5, r6, lr}
 8007e4e:	4605      	mov	r5, r0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e50:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hMutex = NULL;

  if (!IS_IRQ()) {
 8007e54:	b113      	cbz	r3, 8007e5c <osMutexNew+0x10>
  hMutex = NULL;
 8007e56:	2400      	movs	r4, #0
      }
    }
  }

  return ((osMutexId_t)hMutex);
}
 8007e58:	4620      	mov	r0, r4
 8007e5a:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e5c:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ()) {
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1f8      	bne.n	8007e56 <osMutexNew+0xa>
 8007e64:	4a1a      	ldr	r2, [pc, #104]	@ (8007ed0 <osMutexNew+0x84>)
 8007e66:	6812      	ldr	r2, [r2, #0]
 8007e68:	2a02      	cmp	r2, #2
 8007e6a:	d103      	bne.n	8007e74 <osMutexNew+0x28>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007e6c:	f3ef 8211 	mrs	r2, BASEPRI
 8007e70:	2a00      	cmp	r2, #0
 8007e72:	d1f0      	bne.n	8007e56 <osMutexNew+0xa>
    if (attr != NULL) {
 8007e74:	b115      	cbz	r5, 8007e7c <osMutexNew+0x30>
      type = attr->attr_bits;
 8007e76:	686b      	ldr	r3, [r5, #4]
    if ((type & osMutexRobust) != osMutexRobust) {
 8007e78:	071a      	lsls	r2, r3, #28
 8007e7a:	d4ec      	bmi.n	8007e56 <osMutexNew+0xa>
    if ((type & osMutexRecursive) == osMutexRecursive) {
 8007e7c:	f003 0601 	and.w	r6, r3, #1
      if (attr != NULL) {
 8007e80:	b17d      	cbz	r5, 8007ea2 <osMutexNew+0x56>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007e82:	e9d5 1302 	ldrd	r1, r3, [r5, #8]
 8007e86:	b151      	cbz	r1, 8007e9e <osMutexNew+0x52>
 8007e88:	2b4f      	cmp	r3, #79	@ 0x4f
 8007e8a:	d9e4      	bls.n	8007e56 <osMutexNew+0xa>
        if (rmtx != 0U) {
 8007e8c:	b1de      	cbz	r6, 8007ec6 <osMutexNew+0x7a>
          hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007e8e:	2004      	movs	r0, #4
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007e90:	f000 fb37 	bl	8008502 <xQueueCreateMutexStatic>
 8007e94:	4604      	mov	r4, r0
      if (hMutex != NULL) {
 8007e96:	2800      	cmp	r0, #0
 8007e98:	d0dd      	beq.n	8007e56 <osMutexNew+0xa>
          name = attr->name;
 8007e9a:	682d      	ldr	r5, [r5, #0]
 8007e9c:	e00a      	b.n	8007eb4 <osMutexNew+0x68>
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d1d9      	bne.n	8007e56 <osMutexNew+0xa>
          if (rmtx != 0U) {
 8007ea2:	b196      	cbz	r6, 8007eca <osMutexNew+0x7e>
            hMutex = xSemaphoreCreateRecursiveMutex ();
 8007ea4:	2004      	movs	r0, #4
            hMutex = xSemaphoreCreateMutex ();
 8007ea6:	f000 fb41 	bl	800852c <xQueueCreateMutex>
 8007eaa:	4604      	mov	r4, r0
      if (hMutex != NULL) {
 8007eac:	2800      	cmp	r0, #0
 8007eae:	d0d2      	beq.n	8007e56 <osMutexNew+0xa>
        if (attr != NULL) {
 8007eb0:	2d00      	cmp	r5, #0
 8007eb2:	d1f2      	bne.n	8007e9a <osMutexNew+0x4e>
        vQueueAddToRegistry (hMutex, name);
 8007eb4:	4629      	mov	r1, r5
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	f000 fc9c 	bl	80087f4 <vQueueAddToRegistry>
      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007ebc:	2e00      	cmp	r6, #0
 8007ebe:	d0cb      	beq.n	8007e58 <osMutexNew+0xc>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 8007ec0:	f044 0401 	orr.w	r4, r4, #1
  return ((osMutexId_t)hMutex);
 8007ec4:	e7c8      	b.n	8007e58 <osMutexNew+0xc>
          hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007ec6:	2001      	movs	r0, #1
 8007ec8:	e7e2      	b.n	8007e90 <osMutexNew+0x44>
            hMutex = xSemaphoreCreateMutex ();
 8007eca:	2001      	movs	r0, #1
 8007ecc:	e7eb      	b.n	8007ea6 <osMutexNew+0x5a>
 8007ece:	bf00      	nop
 8007ed0:	20001b20 	.word	0x20001b20

08007ed4 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007ed4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007ed6:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ed8:	f3ef 8305 	mrs	r3, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007edc:	b11b      	cbz	r3, 8007ee6 <osMessageQueueNew+0x12>
  hQueue = NULL;
 8007ede:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 8007ee0:	4628      	mov	r0, r5
 8007ee2:	b002      	add	sp, #8
 8007ee4:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ee6:	f3ef 8310 	mrs	r3, PRIMASK
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1f7      	bne.n	8007ede <osMessageQueueNew+0xa>
 8007eee:	4b1c      	ldr	r3, [pc, #112]	@ (8007f60 <osMessageQueueNew+0x8c>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2b02      	cmp	r3, #2
 8007ef4:	d103      	bne.n	8007efe <osMessageQueueNew+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007ef6:	f3ef 8311 	mrs	r3, BASEPRI
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d1ef      	bne.n	8007ede <osMessageQueueNew+0xa>
 8007efe:	2800      	cmp	r0, #0
 8007f00:	d0ed      	beq.n	8007ede <osMessageQueueNew+0xa>
 8007f02:	2900      	cmp	r1, #0
 8007f04:	d0eb      	beq.n	8007ede <osMessageQueueNew+0xa>
    if (attr != NULL) {
 8007f06:	b1ec      	cbz	r4, 8007f44 <osMessageQueueNew+0x70>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007f08:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
 8007f0c:	b193      	cbz	r3, 8007f34 <osMessageQueueNew+0x60>
 8007f0e:	2a4f      	cmp	r2, #79	@ 0x4f
 8007f10:	d9e5      	bls.n	8007ede <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007f12:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007f14:	2a00      	cmp	r2, #0
 8007f16:	d0e2      	beq.n	8007ede <osMessageQueueNew+0xa>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007f18:	6966      	ldr	r6, [r4, #20]
 8007f1a:	fb01 f500 	mul.w	r5, r1, r0
 8007f1e:	42ae      	cmp	r6, r5
 8007f20:	d3dd      	bcc.n	8007ede <osMessageQueueNew+0xa>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007f22:	2500      	movs	r5, #0
 8007f24:	9500      	str	r5, [sp, #0]
 8007f26:	f000 f9c6 	bl	80082b6 <xQueueGenericCreateStatic>
    if (hQueue != NULL) {
 8007f2a:	4605      	mov	r5, r0
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	d0d6      	beq.n	8007ede <osMessageQueueNew+0xa>
        name = attr->name;
 8007f30:	6824      	ldr	r4, [r4, #0]
 8007f32:	e00f      	b.n	8007f54 <osMessageQueueNew+0x80>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007f34:	2a00      	cmp	r2, #0
 8007f36:	d1d2      	bne.n	8007ede <osMessageQueueNew+0xa>
 8007f38:	6923      	ldr	r3, [r4, #16]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d1cf      	bne.n	8007ede <osMessageQueueNew+0xa>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007f3e:	6963      	ldr	r3, [r4, #20]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d1cc      	bne.n	8007ede <osMessageQueueNew+0xa>
        hQueue = xQueueCreate (msg_count, msg_size);
 8007f44:	2200      	movs	r2, #0
 8007f46:	f000 fa03 	bl	8008350 <xQueueGenericCreate>
    if (hQueue != NULL) {
 8007f4a:	4605      	mov	r5, r0
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	d0c6      	beq.n	8007ede <osMessageQueueNew+0xa>
      if (attr != NULL) {
 8007f50:	2c00      	cmp	r4, #0
 8007f52:	d1ed      	bne.n	8007f30 <osMessageQueueNew+0x5c>
      vQueueAddToRegistry (hQueue, name);
 8007f54:	4621      	mov	r1, r4
 8007f56:	4628      	mov	r0, r5
 8007f58:	f000 fc4c 	bl	80087f4 <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 8007f5c:	e7c0      	b.n	8007ee0 <osMessageQueueNew+0xc>
 8007f5e:	bf00      	nop
 8007f60:	20001b20 	.word	0x20001b20

08007f64 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007f64:	b513      	push	{r0, r1, r4, lr}
 8007f66:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f68:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8007f6c:	b123      	cbz	r3, 8007f78 <osMessageQueuePut+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007f6e:	b9e8      	cbnz	r0, 8007fac <osMessageQueuePut+0x48>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
      stat = osErrorParameter;
 8007f70:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 8007f74:	b002      	add	sp, #8
 8007f76:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007f78:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d1f6      	bne.n	8007f6e <osMessageQueuePut+0xa>
 8007f80:	4b19      	ldr	r3, [pc, #100]	@ (8007fe8 <osMessageQueuePut+0x84>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	2b02      	cmp	r3, #2
 8007f86:	d103      	bne.n	8007f90 <osMessageQueuePut+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8007f88:	f3ef 8311 	mrs	r3, BASEPRI
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d1ee      	bne.n	8007f6e <osMessageQueuePut+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007f90:	2800      	cmp	r0, #0
 8007f92:	d0ed      	beq.n	8007f70 <osMessageQueuePut+0xc>
 8007f94:	2900      	cmp	r1, #0
 8007f96:	d0eb      	beq.n	8007f70 <osMessageQueuePut+0xc>
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8007f98:	2300      	movs	r3, #0
 8007f9a:	4622      	mov	r2, r4
 8007f9c:	f000 f9ff 	bl	800839e <xQueueGenericSend>
 8007fa0:	2801      	cmp	r0, #1
 8007fa2:	d013      	beq.n	8007fcc <osMessageQueuePut+0x68>
        if (timeout != 0U) {
 8007fa4:	b16c      	cbz	r4, 8007fc2 <osMessageQueuePut+0x5e>
          stat = osErrorTimeout;
 8007fa6:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 8007faa:	e7e3      	b.n	8007f74 <osMessageQueuePut+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007fac:	2900      	cmp	r1, #0
 8007fae:	d0df      	beq.n	8007f70 <osMessageQueuePut+0xc>
 8007fb0:	2c00      	cmp	r4, #0
 8007fb2:	d1dd      	bne.n	8007f70 <osMessageQueuePut+0xc>
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007fb4:	4623      	mov	r3, r4
 8007fb6:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 8007fb8:	9401      	str	r4, [sp, #4]
      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007fba:	f000 fad4 	bl	8008566 <xQueueGenericSendFromISR>
 8007fbe:	2801      	cmp	r0, #1
 8007fc0:	d002      	beq.n	8007fc8 <osMessageQueuePut+0x64>
        stat = osErrorResource;
 8007fc2:	f06f 0002 	mvn.w	r0, #2
 8007fc6:	e7d5      	b.n	8007f74 <osMessageQueuePut+0x10>
        portYIELD_FROM_ISR (yield);
 8007fc8:	9b01      	ldr	r3, [sp, #4]
 8007fca:	b90b      	cbnz	r3, 8007fd0 <osMessageQueuePut+0x6c>
  stat = osOK;
 8007fcc:	2000      	movs	r0, #0
 8007fce:	e7d1      	b.n	8007f74 <osMessageQueuePut+0x10>
        portYIELD_FROM_ISR (yield);
 8007fd0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8007fd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fd8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	f3bf 8f6f 	isb	sy
 8007fe4:	e7f2      	b.n	8007fcc <osMessageQueuePut+0x68>
 8007fe6:	bf00      	nop
 8007fe8:	20001b20 	.word	0x20001b20

08007fec <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007fec:	b513      	push	{r0, r1, r4, lr}
 8007fee:	461c      	mov	r4, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ff0:	f3ef 8305 	mrs	r3, IPSR

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;

  if (IS_IRQ()) {
 8007ff4:	b123      	cbz	r3, 8008000 <osMessageQueueGet+0x14>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007ff6:	b9e0      	cbnz	r0, 8008032 <osMessageQueueGet+0x46>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
      stat = osErrorParameter;
 8007ff8:	f06f 0003 	mvn.w	r0, #3
      }
    }
  }

  return (stat);
}
 8007ffc:	b002      	add	sp, #8
 8007ffe:	bd10      	pop	{r4, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008000:	f3ef 8310 	mrs	r3, PRIMASK
  if (IS_IRQ()) {
 8008004:	2b00      	cmp	r3, #0
 8008006:	d1f6      	bne.n	8007ff6 <osMessageQueueGet+0xa>
 8008008:	4b18      	ldr	r3, [pc, #96]	@ (800806c <osMessageQueueGet+0x80>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	2b02      	cmp	r3, #2
 800800e:	d103      	bne.n	8008018 <osMessageQueueGet+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008010:	f3ef 8311 	mrs	r3, BASEPRI
 8008014:	2b00      	cmp	r3, #0
 8008016:	d1ee      	bne.n	8007ff6 <osMessageQueueGet+0xa>
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008018:	2800      	cmp	r0, #0
 800801a:	d0ed      	beq.n	8007ff8 <osMessageQueueGet+0xc>
 800801c:	2900      	cmp	r1, #0
 800801e:	d0eb      	beq.n	8007ff8 <osMessageQueueGet+0xc>
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008020:	4622      	mov	r2, r4
 8008022:	f000 fafc 	bl	800861e <xQueueReceive>
 8008026:	2801      	cmp	r0, #1
 8008028:	d012      	beq.n	8008050 <osMessageQueueGet+0x64>
        if (timeout != 0U) {
 800802a:	b164      	cbz	r4, 8008046 <osMessageQueueGet+0x5a>
          stat = osErrorTimeout;
 800802c:	f06f 0001 	mvn.w	r0, #1
  return (stat);
 8008030:	e7e4      	b.n	8007ffc <osMessageQueueGet+0x10>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008032:	2900      	cmp	r1, #0
 8008034:	d0e0      	beq.n	8007ff8 <osMessageQueueGet+0xc>
 8008036:	2c00      	cmp	r4, #0
 8008038:	d1de      	bne.n	8007ff8 <osMessageQueueGet+0xc>
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800803a:	aa01      	add	r2, sp, #4
      yield = pdFALSE;
 800803c:	9401      	str	r4, [sp, #4]
      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800803e:	f000 fb8c 	bl	800875a <xQueueReceiveFromISR>
 8008042:	2801      	cmp	r0, #1
 8008044:	d002      	beq.n	800804c <osMessageQueueGet+0x60>
        stat = osErrorResource;
 8008046:	f06f 0002 	mvn.w	r0, #2
 800804a:	e7d7      	b.n	8007ffc <osMessageQueueGet+0x10>
        portYIELD_FROM_ISR (yield);
 800804c:	9b01      	ldr	r3, [sp, #4]
 800804e:	b90b      	cbnz	r3, 8008054 <osMessageQueueGet+0x68>
  stat = osOK;
 8008050:	2000      	movs	r0, #0
 8008052:	e7d3      	b.n	8007ffc <osMessageQueueGet+0x10>
        portYIELD_FROM_ISR (yield);
 8008054:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008058:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800805c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008060:	f3bf 8f4f 	dsb	sy
 8008064:	f3bf 8f6f 	isb	sy
 8008068:	e7f2      	b.n	8008050 <osMessageQueueGet+0x64>
 800806a:	bf00      	nop
 800806c:	20001b20 	.word	0x20001b20

08008070 <vApplicationGetIdleTaskMemory>:
/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008070:	4b03      	ldr	r3, [pc, #12]	@ (8008080 <vApplicationGetIdleTaskMemory+0x10>)
 8008072:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008074:	4b03      	ldr	r3, [pc, #12]	@ (8008084 <vApplicationGetIdleTaskMemory+0x14>)
 8008076:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008078:	2340      	movs	r3, #64	@ 0x40
 800807a:	6013      	str	r3, [r2, #0]
}
 800807c:	4770      	bx	lr
 800807e:	bf00      	nop
 8008080:	20001ac4 	.word	0x20001ac4
 8008084:	200019c4 	.word	0x200019c4

08008088 <vApplicationGetTimerTaskMemory>:
/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008088:	4b03      	ldr	r3, [pc, #12]	@ (8008098 <vApplicationGetTimerTaskMemory+0x10>)
 800808a:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800808c:	4b03      	ldr	r3, [pc, #12]	@ (800809c <vApplicationGetTimerTaskMemory+0x14>)
 800808e:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008090:	2380      	movs	r3, #128	@ 0x80
 8008092:	6013      	str	r3, [r2, #0]
}
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	20001968 	.word	0x20001968
 800809c:	20001768 	.word	0x20001768

080080a0 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080a0:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80080a4:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080a8:	e9c0 2302 	strd	r2, r3, [r0, #8]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080ac:	6043      	str	r3, [r0, #4]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080ae:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80080b0:	2300      	movs	r3, #0
 80080b2:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80080b4:	4770      	bx	lr

080080b6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 80080b6:	2300      	movs	r3, #0
 80080b8:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80080ba:	4770      	bx	lr

080080bc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 80080bc:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80080be:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80080c0:	689a      	ldr	r2, [r3, #8]
 80080c2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80080c4:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80080c6:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80080c8:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80080ca:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80080cc:	3301      	adds	r3, #1
 80080ce:	6003      	str	r3, [r0, #0]
}
 80080d0:	4770      	bx	lr

080080d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80080d2:	b530      	push	{r4, r5, lr}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80080d4:	680c      	ldr	r4, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80080d6:	1c63      	adds	r3, r4, #1
 80080d8:	d10a      	bne.n	80080f0 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80080da:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80080dc:	685a      	ldr	r2, [r3, #4]
 80080de:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80080e0:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80080e2:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80080e4:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 80080e6:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pvContainer = ( void * ) pxList;
 80080e8:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80080ea:	3301      	adds	r3, #1
 80080ec:	6003      	str	r3, [r0, #0]
}
 80080ee:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080f0:	f100 0208 	add.w	r2, r0, #8
 80080f4:	4613      	mov	r3, r2
 80080f6:	6852      	ldr	r2, [r2, #4]
 80080f8:	6815      	ldr	r5, [r2, #0]
 80080fa:	42a5      	cmp	r5, r4
 80080fc:	d9fa      	bls.n	80080f4 <vListInsert+0x22>
 80080fe:	e7ed      	b.n	80080dc <vListInsert+0xa>

08008100 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008100:	e9d0 1201 	ldrd	r1, r2, [r0, #4]
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8008104:	6903      	ldr	r3, [r0, #16]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008106:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008108:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800810a:	6859      	ldr	r1, [r3, #4]
 800810c:	4281      	cmp	r1, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800810e:	bf08      	it	eq
 8008110:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8008112:	2200      	movs	r2, #0
 8008114:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8008116:	681a      	ldr	r2, [r3, #0]
 8008118:	3a01      	subs	r2, #1
 800811a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800811c:	6818      	ldr	r0, [r3, #0]
}
 800811e:	4770      	bx	lr

08008120 <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008120:	b510      	push	{r4, lr}
 8008122:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008124:	f001 fa86 	bl	8009634 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008128:	6ba4      	ldr	r4, [r4, #56]	@ 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 800812a:	f001 faa3 	bl	8009674 <vPortExitCritical>

	return xReturn;
}
 800812e:	fab4 f084 	clz	r0, r4
 8008132:	0940      	lsrs	r0, r0, #5
 8008134:	bd10      	pop	{r4, pc}

08008136 <prvCopyDataToQueue>:
{
 8008136:	b570      	push	{r4, r5, r6, lr}
 8008138:	4616      	mov	r6, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800813a:	6c02      	ldr	r2, [r0, #64]	@ 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800813c:	6b85      	ldr	r5, [r0, #56]	@ 0x38
{
 800813e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008140:	b942      	cbnz	r2, 8008154 <prvCopyDataToQueue+0x1e>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008142:	6806      	ldr	r6, [r0, #0]
 8008144:	b99e      	cbnz	r6, 800816e <prvCopyDataToQueue+0x38>
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8008146:	6840      	ldr	r0, [r0, #4]
 8008148:	f000 ffec 	bl	8009124 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 800814c:	6066      	str	r6, [r4, #4]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800814e:	3501      	adds	r5, #1
 8008150:	63a5      	str	r5, [r4, #56]	@ 0x38
}
 8008152:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8008154:	b96e      	cbnz	r6, 8008172 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8008156:	6880      	ldr	r0, [r0, #8]
 8008158:	f004 fa6c 	bl	800c634 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800815c:	68a3      	ldr	r3, [r4, #8]
 800815e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8008160:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008162:	6862      	ldr	r2, [r4, #4]
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008164:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008166:	4293      	cmp	r3, r2
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008168:	bf24      	itt	cs
 800816a:	6823      	ldrcs	r3, [r4, #0]
 800816c:	60a3      	strcs	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
 800816e:	2000      	movs	r0, #0
 8008170:	e7ed      	b.n	800814e <prvCopyDataToQueue+0x18>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008172:	68c0      	ldr	r0, [r0, #12]
 8008174:	f004 fa5e 	bl	800c634 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008178:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800817a:	68e3      	ldr	r3, [r4, #12]
 800817c:	4251      	negs	r1, r2
 800817e:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008180:	6822      	ldr	r2, [r4, #0]
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008182:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008184:	4293      	cmp	r3, r2
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008186:	bf3e      	ittt	cc
 8008188:	6863      	ldrcc	r3, [r4, #4]
 800818a:	185b      	addcc	r3, r3, r1
 800818c:	60e3      	strcc	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800818e:	2e02      	cmp	r6, #2
 8008190:	d1ed      	bne.n	800816e <prvCopyDataToQueue+0x38>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008192:	b10d      	cbz	r5, 8008198 <prvCopyDataToQueue+0x62>
				--uxMessagesWaiting;
 8008194:	3d01      	subs	r5, #1
 8008196:	e7ea      	b.n	800816e <prvCopyDataToQueue+0x38>
BaseType_t xReturn = pdFALSE;
 8008198:	4628      	mov	r0, r5
 800819a:	e7d8      	b.n	800814e <prvCopyDataToQueue+0x18>

0800819c <prvCopyDataFromQueue>:
{
 800819c:	4603      	mov	r3, r0
 800819e:	b410      	push	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80081a0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
{
 80081a2:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80081a4:	b16a      	cbz	r2, 80081c2 <prvCopyDataFromQueue+0x26>
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80081a6:	68dc      	ldr	r4, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80081a8:	6859      	ldr	r1, [r3, #4]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80081aa:	4414      	add	r4, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80081ac:	428c      	cmp	r4, r1
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80081ae:	bf28      	it	cs
 80081b0:	6819      	ldrcs	r1, [r3, #0]
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 80081b2:	60dc      	str	r4, [r3, #12]
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 80081b4:	bf28      	it	cs
 80081b6:	60d9      	strcs	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80081b8:	68d9      	ldr	r1, [r3, #12]
}
 80081ba:	f85d 4b04 	ldr.w	r4, [sp], #4
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 80081be:	f004 ba39 	b.w	800c634 <memcpy>
}
 80081c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80081c6:	4770      	bx	lr

080081c8 <prvUnlockQueue>:
{
 80081c8:	b570      	push	{r4, r5, r6, lr}
 80081ca:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
 80081cc:	f001 fa32 	bl	8009634 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80081d0:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80081d4:	f104 0624 	add.w	r6, r4, #36	@ 0x24
		int8_t cTxLock = pxQueue->cTxLock;
 80081d8:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80081da:	2d00      	cmp	r5, #0
 80081dc:	dc14      	bgt.n	8008208 <prvUnlockQueue+0x40>
		pxQueue->cTxLock = queueUNLOCKED;
 80081de:	23ff      	movs	r3, #255	@ 0xff
 80081e0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
	taskEXIT_CRITICAL();
 80081e4:	f001 fa46 	bl	8009674 <vPortExitCritical>
	taskENTER_CRITICAL();
 80081e8:	f001 fa24 	bl	8009634 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80081ec:	f894 5044 	ldrb.w	r5, [r4, #68]	@ 0x44
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80081f0:	f104 0610 	add.w	r6, r4, #16
		int8_t cRxLock = pxQueue->cRxLock;
 80081f4:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80081f6:	2d00      	cmp	r5, #0
 80081f8:	dc12      	bgt.n	8008220 <prvUnlockQueue+0x58>
		pxQueue->cRxLock = queueUNLOCKED;
 80081fa:	23ff      	movs	r3, #255	@ 0xff
 80081fc:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
}
 8008200:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8008204:	f001 ba36 	b.w	8009674 <vPortExitCritical>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008208:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800820a:	2b00      	cmp	r3, #0
 800820c:	d0e7      	beq.n	80081de <prvUnlockQueue+0x16>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800820e:	4630      	mov	r0, r6
 8008210:	f000 feda 	bl	8008fc8 <xTaskRemoveFromEventList>
 8008214:	b108      	cbz	r0, 800821a <prvUnlockQueue+0x52>
						vTaskMissedYield();
 8008216:	f000 ff5f 	bl	80090d8 <vTaskMissedYield>
			--cTxLock;
 800821a:	3d01      	subs	r5, #1
 800821c:	b26d      	sxtb	r5, r5
 800821e:	e7dc      	b.n	80081da <prvUnlockQueue+0x12>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008220:	6923      	ldr	r3, [r4, #16]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d0e9      	beq.n	80081fa <prvUnlockQueue+0x32>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008226:	4630      	mov	r0, r6
 8008228:	f000 fece 	bl	8008fc8 <xTaskRemoveFromEventList>
 800822c:	b108      	cbz	r0, 8008232 <prvUnlockQueue+0x6a>
					vTaskMissedYield();
 800822e:	f000 ff53 	bl	80090d8 <vTaskMissedYield>
				--cRxLock;
 8008232:	3d01      	subs	r5, #1
 8008234:	b26d      	sxtb	r5, r5
 8008236:	e7de      	b.n	80081f6 <prvUnlockQueue+0x2e>

08008238 <xQueueGenericReset>:
{
 8008238:	b538      	push	{r3, r4, r5, lr}
 800823a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
 800823c:	4604      	mov	r4, r0
 800823e:	b940      	cbnz	r0, 8008252 <xQueueGenericReset+0x1a>
	__asm volatile
 8008240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008244:	f383 8811 	msr	BASEPRI, r3
 8008248:	f3bf 8f6f 	isb	sy
 800824c:	f3bf 8f4f 	dsb	sy
 8008250:	e7fe      	b.n	8008250 <xQueueGenericReset+0x18>
	taskENTER_CRITICAL();
 8008252:	f001 f9ef 	bl	8009634 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008256:	e9d4 310f 	ldrd	r3, r1, [r4, #60]	@ 0x3c
 800825a:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800825c:	60a2      	str	r2, [r4, #8]
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800825e:	434b      	muls	r3, r1
 8008260:	18d0      	adds	r0, r2, r3
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8008262:	1a5b      	subs	r3, r3, r1
 8008264:	441a      	add	r2, r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8008266:	6060      	str	r0, [r4, #4]
		pxQueue->cRxLock = queueUNLOCKED;
 8008268:	23ff      	movs	r3, #255	@ 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800826a:	2000      	movs	r0, #0
 800826c:	63a0      	str	r0, [r4, #56]	@ 0x38
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800826e:	60e2      	str	r2, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008270:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008274:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
		if( xNewQueue == pdFALSE )
 8008278:	b9a5      	cbnz	r5, 80082a4 <xQueueGenericReset+0x6c>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800827a:	6923      	ldr	r3, [r4, #16]
 800827c:	b173      	cbz	r3, 800829c <xQueueGenericReset+0x64>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800827e:	f104 0010 	add.w	r0, r4, #16
 8008282:	f000 fea1 	bl	8008fc8 <xTaskRemoveFromEventList>
 8008286:	b148      	cbz	r0, 800829c <xQueueGenericReset+0x64>
					queueYIELD_IF_USING_PREEMPTION();
 8008288:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800828c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008290:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008294:	f3bf 8f4f 	dsb	sy
 8008298:	f3bf 8f6f 	isb	sy
	taskEXIT_CRITICAL();
 800829c:	f001 f9ea 	bl	8009674 <vPortExitCritical>
}
 80082a0:	2001      	movs	r0, #1
 80082a2:	bd38      	pop	{r3, r4, r5, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80082a4:	f104 0010 	add.w	r0, r4, #16
 80082a8:	f7ff fefa 	bl	80080a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80082ac:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80082b0:	f7ff fef6 	bl	80080a0 <vListInitialise>
 80082b4:	e7f2      	b.n	800829c <xQueueGenericReset+0x64>

080082b6 <xQueueGenericCreateStatic>:
	{
 80082b6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80082b8:	460d      	mov	r5, r1
 80082ba:	461c      	mov	r4, r3
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80082bc:	b940      	cbnz	r0, 80082d0 <xQueueGenericCreateStatic+0x1a>
 80082be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c2:	f383 8811 	msr	BASEPRI, r3
 80082c6:	f3bf 8f6f 	isb	sy
 80082ca:	f3bf 8f4f 	dsb	sy
 80082ce:	e7fe      	b.n	80082ce <xQueueGenericCreateStatic+0x18>
		configASSERT( pxStaticQueue != NULL );
 80082d0:	b943      	cbnz	r3, 80082e4 <xQueueGenericCreateStatic+0x2e>
 80082d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d6:	f383 8811 	msr	BASEPRI, r3
 80082da:	f3bf 8f6f 	isb	sy
 80082de:	f3bf 8f4f 	dsb	sy
 80082e2:	e7fe      	b.n	80082e2 <xQueueGenericCreateStatic+0x2c>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80082e4:	b14a      	cbz	r2, 80082fa <xQueueGenericCreateStatic+0x44>
 80082e6:	b991      	cbnz	r1, 800830e <xQueueGenericCreateStatic+0x58>
 80082e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ec:	f383 8811 	msr	BASEPRI, r3
 80082f0:	f3bf 8f6f 	isb	sy
 80082f4:	f3bf 8f4f 	dsb	sy
 80082f8:	e7fe      	b.n	80082f8 <xQueueGenericCreateStatic+0x42>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80082fa:	b141      	cbz	r1, 800830e <xQueueGenericCreateStatic+0x58>
 80082fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008300:	f383 8811 	msr	BASEPRI, r3
 8008304:	f3bf 8f6f 	isb	sy
 8008308:	f3bf 8f4f 	dsb	sy
 800830c:	e7fe      	b.n	800830c <xQueueGenericCreateStatic+0x56>
			volatile size_t xSize = sizeof( StaticQueue_t );
 800830e:	2350      	movs	r3, #80	@ 0x50
 8008310:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008312:	9b01      	ldr	r3, [sp, #4]
 8008314:	2b50      	cmp	r3, #80	@ 0x50
 8008316:	d008      	beq.n	800832a <xQueueGenericCreateStatic+0x74>
 8008318:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831c:	f383 8811 	msr	BASEPRI, r3
 8008320:	f3bf 8f6f 	isb	sy
 8008324:	f3bf 8f4f 	dsb	sy
 8008328:	e7fe      	b.n	8008328 <xQueueGenericCreateStatic+0x72>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800832a:	2101      	movs	r1, #1
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800832c:	2d00      	cmp	r5, #0
 800832e:	bf08      	it	eq
 8008330:	4622      	moveq	r2, r4
	pxNewQueue->uxItemSize = uxItemSize;
 8008332:	e9c4 050f 	strd	r0, r5, [r4, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008336:	f884 1046 	strb.w	r1, [r4, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 800833a:	6022      	str	r2, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800833c:	4620      	mov	r0, r4
 800833e:	f7ff ff7b 	bl	8008238 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8008342:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8008346:	f884 304c 	strb.w	r3, [r4, #76]	@ 0x4c
	}
 800834a:	4620      	mov	r0, r4
 800834c:	b003      	add	sp, #12
 800834e:	bd30      	pop	{r4, r5, pc}

08008350 <xQueueGenericCreate>:
	{
 8008350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008352:	460d      	mov	r5, r1
 8008354:	4617      	mov	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008356:	4606      	mov	r6, r0
 8008358:	b940      	cbnz	r0, 800836c <xQueueGenericCreate+0x1c>
 800835a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800835e:	f383 8811 	msr	BASEPRI, r3
 8008362:	f3bf 8f6f 	isb	sy
 8008366:	f3bf 8f4f 	dsb	sy
 800836a:	e7fe      	b.n	800836a <xQueueGenericCreate+0x1a>
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800836c:	4348      	muls	r0, r1
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800836e:	3050      	adds	r0, #80	@ 0x50
 8008370:	f001 fac6 	bl	8009900 <pvPortMalloc>
		if( pxNewQueue != NULL )
 8008374:	4604      	mov	r4, r0
 8008376:	b170      	cbz	r0, 8008396 <xQueueGenericCreate+0x46>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008378:	2300      	movs	r3, #0
 800837a:	f880 3046 	strb.w	r3, [r0, #70]	@ 0x46
	if( uxItemSize == ( UBaseType_t ) 0 )
 800837e:	b165      	cbz	r5, 800839a <xQueueGenericCreate+0x4a>
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8008380:	f100 0350 	add.w	r3, r0, #80	@ 0x50
	pxNewQueue->uxItemSize = uxItemSize;
 8008384:	e9c4 650f 	strd	r6, r5, [r4, #60]	@ 0x3c
 8008388:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800838a:	2101      	movs	r1, #1
 800838c:	4620      	mov	r0, r4
 800838e:	f7ff ff53 	bl	8008238 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8008392:	f884 704c 	strb.w	r7, [r4, #76]	@ 0x4c
	}
 8008396:	4620      	mov	r0, r4
 8008398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800839a:	4603      	mov	r3, r0
 800839c:	e7f2      	b.n	8008384 <xQueueGenericCreate+0x34>

0800839e <xQueueGenericSend>:
{
 800839e:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 80083a2:	460f      	mov	r7, r1
 80083a4:	9201      	str	r2, [sp, #4]
 80083a6:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 80083a8:	4604      	mov	r4, r0
 80083aa:	b940      	cbnz	r0, 80083be <xQueueGenericSend+0x20>
 80083ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083b0:	f383 8811 	msr	BASEPRI, r3
 80083b4:	f3bf 8f6f 	isb	sy
 80083b8:	f3bf 8f4f 	dsb	sy
 80083bc:	e7fe      	b.n	80083bc <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083be:	b951      	cbnz	r1, 80083d6 <xQueueGenericSend+0x38>
 80083c0:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80083c2:	b143      	cbz	r3, 80083d6 <xQueueGenericSend+0x38>
 80083c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c8:	f383 8811 	msr	BASEPRI, r3
 80083cc:	f3bf 8f6f 	isb	sy
 80083d0:	f3bf 8f4f 	dsb	sy
 80083d4:	e7fe      	b.n	80083d4 <xQueueGenericSend+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80083d6:	2e02      	cmp	r6, #2
 80083d8:	d10b      	bne.n	80083f2 <xQueueGenericSend+0x54>
 80083da:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80083dc:	2b01      	cmp	r3, #1
 80083de:	d008      	beq.n	80083f2 <xQueueGenericSend+0x54>
 80083e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083e4:	f383 8811 	msr	BASEPRI, r3
 80083e8:	f3bf 8f6f 	isb	sy
 80083ec:	f3bf 8f4f 	dsb	sy
 80083f0:	e7fe      	b.n	80083f0 <xQueueGenericSend+0x52>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083f2:	f000 fe87 	bl	8009104 <xTaskGetSchedulerState>
 80083f6:	4605      	mov	r5, r0
 80083f8:	b330      	cbz	r0, 8008448 <xQueueGenericSend+0xaa>
 80083fa:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 80083fc:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8008400:	f001 f918 	bl	8009634 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008404:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8008406:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008408:	429a      	cmp	r2, r3
 800840a:	d301      	bcc.n	8008410 <xQueueGenericSend+0x72>
 800840c:	2e02      	cmp	r6, #2
 800840e:	d127      	bne.n	8008460 <xQueueGenericSend+0xc2>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008410:	4632      	mov	r2, r6
 8008412:	4639      	mov	r1, r7
 8008414:	4620      	mov	r0, r4
 8008416:	f7ff fe8e 	bl	8008136 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800841a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800841c:	b11b      	cbz	r3, 8008426 <xQueueGenericSend+0x88>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800841e:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008422:	f000 fdd1 	bl	8008fc8 <xTaskRemoveFromEventList>
					else if( xYieldRequired != pdFALSE )
 8008426:	b148      	cbz	r0, 800843c <xQueueGenericSend+0x9e>
						queueYIELD_IF_USING_PREEMPTION();
 8008428:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 800842c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008430:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008434:	f3bf 8f4f 	dsb	sy
 8008438:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 800843c:	f001 f91a 	bl	8009674 <vPortExitCritical>
				return pdPASS;
 8008440:	2001      	movs	r0, #1
}
 8008442:	b004      	add	sp, #16
 8008444:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008448:	9b01      	ldr	r3, [sp, #4]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d0d6      	beq.n	80083fc <xQueueGenericSend+0x5e>
 800844e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008452:	f383 8811 	msr	BASEPRI, r3
 8008456:	f3bf 8f6f 	isb	sy
 800845a:	f3bf 8f4f 	dsb	sy
 800845e:	e7fe      	b.n	800845e <xQueueGenericSend+0xc0>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008460:	9b01      	ldr	r3, [sp, #4]
 8008462:	b91b      	cbnz	r3, 800846c <xQueueGenericSend+0xce>
					taskEXIT_CRITICAL();
 8008464:	f001 f906 	bl	8009674 <vPortExitCritical>
					return errQUEUE_FULL;
 8008468:	2000      	movs	r0, #0
 800846a:	e7ea      	b.n	8008442 <xQueueGenericSend+0xa4>
				else if( xEntryTimeSet == pdFALSE )
 800846c:	b915      	cbnz	r5, 8008474 <xQueueGenericSend+0xd6>
					vTaskInternalSetTimeOutState( &xTimeOut );
 800846e:	a802      	add	r0, sp, #8
 8008470:	f000 fdea 	bl	8009048 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8008474:	f001 f8fe 	bl	8009674 <vPortExitCritical>
		vTaskSuspendAll();
 8008478:	f000 fbf8 	bl	8008c6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800847c:	f001 f8da 	bl	8009634 <vPortEnterCritical>
 8008480:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008484:	2bff      	cmp	r3, #255	@ 0xff
 8008486:	bf08      	it	eq
 8008488:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 800848c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008490:	2bff      	cmp	r3, #255	@ 0xff
 8008492:	bf08      	it	eq
 8008494:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 8008498:	f001 f8ec 	bl	8009674 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800849c:	a901      	add	r1, sp, #4
 800849e:	a802      	add	r0, sp, #8
 80084a0:	f000 fdde 	bl	8009060 <xTaskCheckForTimeOut>
 80084a4:	bb38      	cbnz	r0, 80084f6 <xQueueGenericSend+0x158>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80084a6:	f001 f8c5 	bl	8009634 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80084aa:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80084ac:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80084ae:	429a      	cmp	r2, r3
 80084b0:	d10e      	bne.n	80084d0 <xQueueGenericSend+0x132>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80084b2:	f001 f8df 	bl	8009674 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80084b6:	9901      	ldr	r1, [sp, #4]
 80084b8:	f104 0010 	add.w	r0, r4, #16
 80084bc:	f000 fd4c 	bl	8008f58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80084c0:	4620      	mov	r0, r4
 80084c2:	f7ff fe81 	bl	80081c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80084c6:	f000 fc75 	bl	8008db4 <xTaskResumeAll>
 80084ca:	b148      	cbz	r0, 80084e0 <xQueueGenericSend+0x142>
 80084cc:	2501      	movs	r5, #1
 80084ce:	e797      	b.n	8008400 <xQueueGenericSend+0x62>
	taskEXIT_CRITICAL();
 80084d0:	f001 f8d0 	bl	8009674 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 80084d4:	4620      	mov	r0, r4
 80084d6:	f7ff fe77 	bl	80081c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80084da:	f000 fc6b 	bl	8008db4 <xTaskResumeAll>
 80084de:	e7f5      	b.n	80084cc <xQueueGenericSend+0x12e>
					portYIELD_WITHIN_API();
 80084e0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80084e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084e8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	f3bf 8f6f 	isb	sy
 80084f4:	e7ea      	b.n	80084cc <xQueueGenericSend+0x12e>
			prvUnlockQueue( pxQueue );
 80084f6:	4620      	mov	r0, r4
 80084f8:	f7ff fe66 	bl	80081c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80084fc:	f000 fc5a 	bl	8008db4 <xTaskResumeAll>
			return errQUEUE_FULL;
 8008500:	e7b2      	b.n	8008468 <xQueueGenericSend+0xca>

08008502 <xQueueCreateMutexStatic>:
	{
 8008502:	b513      	push	{r0, r1, r4, lr}
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008504:	2200      	movs	r2, #0
	{
 8008506:	460b      	mov	r3, r1
		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8008508:	9000      	str	r0, [sp, #0]
 800850a:	4611      	mov	r1, r2
 800850c:	2001      	movs	r0, #1
 800850e:	f7ff fed2 	bl	80082b6 <xQueueGenericCreateStatic>
		if( pxNewQueue != NULL )
 8008512:	4604      	mov	r4, r0
 8008514:	b138      	cbz	r0, 8008526 <xQueueCreateMutexStatic+0x24>
			pxNewQueue->pxMutexHolder = NULL;
 8008516:	2300      	movs	r3, #0
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008518:	e9c0 3300 	strd	r3, r3, [r0]
			pxNewQueue->u.uxRecursiveCallCount = 0;
 800851c:	60c3      	str	r3, [r0, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800851e:	461a      	mov	r2, r3
 8008520:	4619      	mov	r1, r3
 8008522:	f7ff ff3c 	bl	800839e <xQueueGenericSend>
	}
 8008526:	4620      	mov	r0, r4
 8008528:	b002      	add	sp, #8
 800852a:	bd10      	pop	{r4, pc}

0800852c <xQueueCreateMutex>:
	{
 800852c:	b570      	push	{r4, r5, r6, lr}
 800852e:	4606      	mov	r6, r0
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8008530:	2050      	movs	r0, #80	@ 0x50
 8008532:	f001 f9e5 	bl	8009900 <pvPortMalloc>
 8008536:	4604      	mov	r4, r0
		if( pxNewQueue != NULL )
 8008538:	b198      	cbz	r0, 8008562 <xQueueCreateMutex+0x36>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800853a:	2500      	movs	r5, #0
	pxNewQueue->uxLength = uxQueueLength;
 800853c:	2101      	movs	r1, #1
	pxNewQueue->uxItemSize = uxItemSize;
 800853e:	e9c0 150f 	strd	r1, r5, [r0, #60]	@ 0x3c
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008542:	f880 5046 	strb.w	r5, [r0, #70]	@ 0x46
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008546:	6000      	str	r0, [r0, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008548:	f7ff fe76 	bl	8008238 <xQueueGenericReset>
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800854c:	e9c4 5500 	strd	r5, r5, [r4]
		pxNewQueue->ucQueueType = ucQueueType;
 8008550:	f884 604c 	strb.w	r6, [r4, #76]	@ 0x4c
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8008554:	60e5      	str	r5, [r4, #12]
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008556:	462b      	mov	r3, r5
 8008558:	462a      	mov	r2, r5
 800855a:	4629      	mov	r1, r5
 800855c:	4620      	mov	r0, r4
 800855e:	f7ff ff1e 	bl	800839e <xQueueGenericSend>
	}
 8008562:	4620      	mov	r0, r4
 8008564:	bd70      	pop	{r4, r5, r6, pc}

08008566 <xQueueGenericSendFromISR>:
{
 8008566:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800856a:	4689      	mov	r9, r1
 800856c:	4617      	mov	r7, r2
 800856e:	461e      	mov	r6, r3
	configASSERT( pxQueue );
 8008570:	4604      	mov	r4, r0
 8008572:	b940      	cbnz	r0, 8008586 <xQueueGenericSendFromISR+0x20>
 8008574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008578:	f383 8811 	msr	BASEPRI, r3
 800857c:	f3bf 8f6f 	isb	sy
 8008580:	f3bf 8f4f 	dsb	sy
 8008584:	e7fe      	b.n	8008584 <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008586:	b951      	cbnz	r1, 800859e <xQueueGenericSendFromISR+0x38>
 8008588:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800858a:	b143      	cbz	r3, 800859e <xQueueGenericSendFromISR+0x38>
 800858c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008590:	f383 8811 	msr	BASEPRI, r3
 8008594:	f3bf 8f6f 	isb	sy
 8008598:	f3bf 8f4f 	dsb	sy
 800859c:	e7fe      	b.n	800859c <xQueueGenericSendFromISR+0x36>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800859e:	2e02      	cmp	r6, #2
 80085a0:	d10b      	bne.n	80085ba <xQueueGenericSendFromISR+0x54>
 80085a2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80085a4:	2b01      	cmp	r3, #1
 80085a6:	d008      	beq.n	80085ba <xQueueGenericSendFromISR+0x54>
 80085a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ac:	f383 8811 	msr	BASEPRI, r3
 80085b0:	f3bf 8f6f 	isb	sy
 80085b4:	f3bf 8f4f 	dsb	sy
 80085b8:	e7fe      	b.n	80085b8 <xQueueGenericSendFromISR+0x52>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80085ba:	f001 f94d 	bl	8009858 <vPortValidateInterruptPriority>
	__asm volatile
 80085be:	f3ef 8811 	mrs	r8, BASEPRI
 80085c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c6:	f383 8811 	msr	BASEPRI, r3
 80085ca:	f3bf 8f6f 	isb	sy
 80085ce:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80085d2:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 80085d4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80085d6:	429a      	cmp	r2, r3
 80085d8:	d301      	bcc.n	80085de <xQueueGenericSendFromISR+0x78>
 80085da:	2e02      	cmp	r6, #2
 80085dc:	d11d      	bne.n	800861a <xQueueGenericSendFromISR+0xb4>
			const int8_t cTxLock = pxQueue->cTxLock;
 80085de:	f894 5045 	ldrb.w	r5, [r4, #69]	@ 0x45
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80085e2:	4632      	mov	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 80085e4:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80085e6:	4649      	mov	r1, r9
 80085e8:	4620      	mov	r0, r4
 80085ea:	f7ff fda4 	bl	8008136 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 80085ee:	1c6b      	adds	r3, r5, #1
 80085f0:	d10e      	bne.n	8008610 <xQueueGenericSendFromISR+0xaa>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085f2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80085f4:	b13b      	cbz	r3, 8008606 <xQueueGenericSendFromISR+0xa0>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085f6:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 80085fa:	f000 fce5 	bl	8008fc8 <xTaskRemoveFromEventList>
 80085fe:	b110      	cbz	r0, 8008606 <xQueueGenericSendFromISR+0xa0>
							if( pxHigherPriorityTaskWoken != NULL )
 8008600:	b10f      	cbz	r7, 8008606 <xQueueGenericSendFromISR+0xa0>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008602:	2301      	movs	r3, #1
 8008604:	603b      	str	r3, [r7, #0]
			xReturn = pdPASS;
 8008606:	2001      	movs	r0, #1
	__asm volatile
 8008608:	f388 8811 	msr	BASEPRI, r8
}
 800860c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008610:	3501      	adds	r5, #1
 8008612:	b26d      	sxtb	r5, r5
 8008614:	f884 5045 	strb.w	r5, [r4, #69]	@ 0x45
 8008618:	e7f5      	b.n	8008606 <xQueueGenericSendFromISR+0xa0>
			xReturn = errQUEUE_FULL;
 800861a:	2000      	movs	r0, #0
 800861c:	e7f4      	b.n	8008608 <xQueueGenericSendFromISR+0xa2>

0800861e <xQueueReceive>:
{
 800861e:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8008622:	460e      	mov	r6, r1
 8008624:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8008626:	4604      	mov	r4, r0
 8008628:	b940      	cbnz	r0, 800863c <xQueueReceive+0x1e>
	__asm volatile
 800862a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862e:	f383 8811 	msr	BASEPRI, r3
 8008632:	f3bf 8f6f 	isb	sy
 8008636:	f3bf 8f4f 	dsb	sy
 800863a:	e7fe      	b.n	800863a <xQueueReceive+0x1c>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800863c:	b951      	cbnz	r1, 8008654 <xQueueReceive+0x36>
 800863e:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8008640:	b143      	cbz	r3, 8008654 <xQueueReceive+0x36>
 8008642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008646:	f383 8811 	msr	BASEPRI, r3
 800864a:	f3bf 8f6f 	isb	sy
 800864e:	f3bf 8f4f 	dsb	sy
 8008652:	e7fe      	b.n	8008652 <xQueueReceive+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008654:	f000 fd56 	bl	8009104 <xTaskGetSchedulerState>
 8008658:	4605      	mov	r5, r0
 800865a:	b318      	cbz	r0, 80086a4 <xQueueReceive+0x86>
 800865c:	2500      	movs	r5, #0
		prvLockQueue( pxQueue );
 800865e:	f04f 0800 	mov.w	r8, #0
		taskENTER_CRITICAL();
 8008662:	f000 ffe7 	bl	8009634 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008666:	6ba7      	ldr	r7, [r4, #56]	@ 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008668:	b347      	cbz	r7, 80086bc <xQueueReceive+0x9e>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800866a:	4631      	mov	r1, r6
 800866c:	4620      	mov	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800866e:	3f01      	subs	r7, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008670:	f7ff fd94 	bl	800819c <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008674:	63a7      	str	r7, [r4, #56]	@ 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008676:	6923      	ldr	r3, [r4, #16]
 8008678:	b173      	cbz	r3, 8008698 <xQueueReceive+0x7a>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800867a:	f104 0010 	add.w	r0, r4, #16
 800867e:	f000 fca3 	bl	8008fc8 <xTaskRemoveFromEventList>
 8008682:	b148      	cbz	r0, 8008698 <xQueueReceive+0x7a>
						queueYIELD_IF_USING_PREEMPTION();
 8008684:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008688:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800868c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008690:	f3bf 8f4f 	dsb	sy
 8008694:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8008698:	f000 ffec 	bl	8009674 <vPortExitCritical>
				return pdPASS;
 800869c:	2001      	movs	r0, #1
}
 800869e:	b004      	add	sp, #16
 80086a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80086a4:	9b01      	ldr	r3, [sp, #4]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d0d9      	beq.n	800865e <xQueueReceive+0x40>
 80086aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ae:	f383 8811 	msr	BASEPRI, r3
 80086b2:	f3bf 8f6f 	isb	sy
 80086b6:	f3bf 8f4f 	dsb	sy
 80086ba:	e7fe      	b.n	80086ba <xQueueReceive+0x9c>
				if( xTicksToWait == ( TickType_t ) 0 )
 80086bc:	9b01      	ldr	r3, [sp, #4]
 80086be:	b91b      	cbnz	r3, 80086c8 <xQueueReceive+0xaa>
					taskEXIT_CRITICAL();
 80086c0:	f000 ffd8 	bl	8009674 <vPortExitCritical>
					return errQUEUE_EMPTY;
 80086c4:	2000      	movs	r0, #0
 80086c6:	e7ea      	b.n	800869e <xQueueReceive+0x80>
				else if( xEntryTimeSet == pdFALSE )
 80086c8:	b915      	cbnz	r5, 80086d0 <xQueueReceive+0xb2>
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086ca:	a802      	add	r0, sp, #8
 80086cc:	f000 fcbc 	bl	8009048 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 80086d0:	f000 ffd0 	bl	8009674 <vPortExitCritical>
		vTaskSuspendAll();
 80086d4:	f000 faca 	bl	8008c6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80086d8:	f000 ffac 	bl	8009634 <vPortEnterCritical>
 80086dc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80086e0:	2bff      	cmp	r3, #255	@ 0xff
 80086e2:	bf08      	it	eq
 80086e4:	f884 8044 	strbeq.w	r8, [r4, #68]	@ 0x44
 80086e8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80086ec:	2bff      	cmp	r3, #255	@ 0xff
 80086ee:	bf08      	it	eq
 80086f0:	f884 8045 	strbeq.w	r8, [r4, #69]	@ 0x45
 80086f4:	f000 ffbe 	bl	8009674 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80086f8:	a901      	add	r1, sp, #4
 80086fa:	a802      	add	r0, sp, #8
 80086fc:	f000 fcb0 	bl	8009060 <xTaskCheckForTimeOut>
 8008700:	bb00      	cbnz	r0, 8008744 <xQueueReceive+0x126>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008702:	4620      	mov	r0, r4
 8008704:	f7ff fd0c 	bl	8008120 <prvIsQueueEmpty>
 8008708:	b1b0      	cbz	r0, 8008738 <xQueueReceive+0x11a>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800870a:	9901      	ldr	r1, [sp, #4]
 800870c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008710:	f000 fc22 	bl	8008f58 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008714:	4620      	mov	r0, r4
 8008716:	f7ff fd57 	bl	80081c8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800871a:	f000 fb4b 	bl	8008db4 <xTaskResumeAll>
 800871e:	b948      	cbnz	r0, 8008734 <xQueueReceive+0x116>
					portYIELD_WITHIN_API();
 8008720:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008724:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008728:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 800872c:	f3bf 8f4f 	dsb	sy
 8008730:	f3bf 8f6f 	isb	sy
 8008734:	2501      	movs	r5, #1
 8008736:	e794      	b.n	8008662 <xQueueReceive+0x44>
				prvUnlockQueue( pxQueue );
 8008738:	4620      	mov	r0, r4
 800873a:	f7ff fd45 	bl	80081c8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800873e:	f000 fb39 	bl	8008db4 <xTaskResumeAll>
 8008742:	e7f7      	b.n	8008734 <xQueueReceive+0x116>
			prvUnlockQueue( pxQueue );
 8008744:	4620      	mov	r0, r4
 8008746:	f7ff fd3f 	bl	80081c8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800874a:	f000 fb33 	bl	8008db4 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800874e:	4620      	mov	r0, r4
 8008750:	f7ff fce6 	bl	8008120 <prvIsQueueEmpty>
 8008754:	2800      	cmp	r0, #0
 8008756:	d0ed      	beq.n	8008734 <xQueueReceive+0x116>
 8008758:	e7b4      	b.n	80086c4 <xQueueReceive+0xa6>

0800875a <xQueueReceiveFromISR>:
{
 800875a:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800875e:	4689      	mov	r9, r1
 8008760:	4690      	mov	r8, r2
	configASSERT( pxQueue );
 8008762:	4604      	mov	r4, r0
 8008764:	b940      	cbnz	r0, 8008778 <xQueueReceiveFromISR+0x1e>
 8008766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800876a:	f383 8811 	msr	BASEPRI, r3
 800876e:	f3bf 8f6f 	isb	sy
 8008772:	f3bf 8f4f 	dsb	sy
 8008776:	e7fe      	b.n	8008776 <xQueueReceiveFromISR+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008778:	b951      	cbnz	r1, 8008790 <xQueueReceiveFromISR+0x36>
 800877a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800877c:	b143      	cbz	r3, 8008790 <xQueueReceiveFromISR+0x36>
 800877e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008782:	f383 8811 	msr	BASEPRI, r3
 8008786:	f3bf 8f6f 	isb	sy
 800878a:	f3bf 8f4f 	dsb	sy
 800878e:	e7fe      	b.n	800878e <xQueueReceiveFromISR+0x34>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008790:	f001 f862 	bl	8009858 <vPortValidateInterruptPriority>
	__asm volatile
 8008794:	f3ef 8711 	mrs	r7, BASEPRI
 8008798:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800879c:	f383 8811 	msr	BASEPRI, r3
 80087a0:	f3bf 8f6f 	isb	sy
 80087a4:	f3bf 8f4f 	dsb	sy
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80087a8:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80087aa:	b30d      	cbz	r5, 80087f0 <xQueueReceiveFromISR+0x96>
			const int8_t cRxLock = pxQueue->cRxLock;
 80087ac:	f894 6044 	ldrb.w	r6, [r4, #68]	@ 0x44
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80087b0:	4649      	mov	r1, r9
			const int8_t cRxLock = pxQueue->cRxLock;
 80087b2:	b276      	sxtb	r6, r6
			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80087b4:	4620      	mov	r0, r4
 80087b6:	f7ff fcf1 	bl	800819c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80087ba:	3d01      	subs	r5, #1
			if( cRxLock == queueUNLOCKED )
 80087bc:	1c73      	adds	r3, r6, #1
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80087be:	63a5      	str	r5, [r4, #56]	@ 0x38
			if( cRxLock == queueUNLOCKED )
 80087c0:	d111      	bne.n	80087e6 <xQueueReceiveFromISR+0x8c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80087c2:	6923      	ldr	r3, [r4, #16]
 80087c4:	b153      	cbz	r3, 80087dc <xQueueReceiveFromISR+0x82>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80087c6:	f104 0010 	add.w	r0, r4, #16
 80087ca:	f000 fbfd 	bl	8008fc8 <xTaskRemoveFromEventList>
 80087ce:	b128      	cbz	r0, 80087dc <xQueueReceiveFromISR+0x82>
						if( pxHigherPriorityTaskWoken != NULL )
 80087d0:	f1b8 0f00 	cmp.w	r8, #0
 80087d4:	d002      	beq.n	80087dc <xQueueReceiveFromISR+0x82>
							*pxHigherPriorityTaskWoken = pdTRUE;
 80087d6:	2301      	movs	r3, #1
 80087d8:	f8c8 3000 	str.w	r3, [r8]
			xReturn = pdPASS;
 80087dc:	2001      	movs	r0, #1
	__asm volatile
 80087de:	f387 8811 	msr	BASEPRI, r7
}
 80087e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80087e6:	3601      	adds	r6, #1
 80087e8:	b276      	sxtb	r6, r6
 80087ea:	f884 6044 	strb.w	r6, [r4, #68]	@ 0x44
 80087ee:	e7f5      	b.n	80087dc <xQueueReceiveFromISR+0x82>
			xReturn = pdFAIL;
 80087f0:	4628      	mov	r0, r5
 80087f2:	e7f4      	b.n	80087de <xQueueReceiveFromISR+0x84>

080087f4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80087f4:	b530      	push	{r4, r5, lr}

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80087f6:	4a07      	ldr	r2, [pc, #28]	@ (8008814 <vQueueAddToRegistry+0x20>)
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80087f8:	2300      	movs	r3, #0
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80087fa:	f852 5033 	ldr.w	r5, [r2, r3, lsl #3]
 80087fe:	eb02 04c3 	add.w	r4, r2, r3, lsl #3
 8008802:	b91d      	cbnz	r5, 800880c <vQueueAddToRegistry+0x18>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008804:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008808:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800880a:	bd30      	pop	{r4, r5, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800880c:	3301      	adds	r3, #1
 800880e:	2b08      	cmp	r3, #8
 8008810:	d1f3      	bne.n	80087fa <vQueueAddToRegistry+0x6>
 8008812:	e7fa      	b.n	800880a <vQueueAddToRegistry+0x16>
 8008814:	20001b24 	.word	0x20001b24

08008818 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008818:	b570      	push	{r4, r5, r6, lr}
 800881a:	4604      	mov	r4, r0
 800881c:	460d      	mov	r5, r1
 800881e:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008820:	f000 ff08 	bl	8009634 <vPortEnterCritical>
 8008824:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8008828:	2bff      	cmp	r3, #255	@ 0xff
 800882a:	bf04      	itt	eq
 800882c:	2300      	moveq	r3, #0
 800882e:	f884 3044 	strbeq.w	r3, [r4, #68]	@ 0x44
 8008832:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8008836:	2bff      	cmp	r3, #255	@ 0xff
 8008838:	bf04      	itt	eq
 800883a:	2300      	moveq	r3, #0
 800883c:	f884 3045 	strbeq.w	r3, [r4, #69]	@ 0x45
 8008840:	f000 ff18 	bl	8009674 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008844:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008846:	b92b      	cbnz	r3, 8008854 <vQueueWaitForMessageRestricted+0x3c>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008848:	4632      	mov	r2, r6
 800884a:	4629      	mov	r1, r5
 800884c:	f104 0024 	add.w	r0, r4, #36	@ 0x24
 8008850:	f000 fb9c 	bl	8008f8c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008854:	4620      	mov	r0, r4
	}
 8008856:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		prvUnlockQueue( pxQueue );
 800885a:	f7ff bcb5 	b.w	80081c8 <prvUnlockQueue>
	...

08008860 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008864:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008866:	f000 fee5 	bl	8009634 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800886a:	4b30      	ldr	r3, [pc, #192]	@ (800892c <prvAddNewTaskToReadyList+0xcc>)
		if( pxCurrentTCB == NULL )
 800886c:	4e30      	ldr	r6, [pc, #192]	@ (8008930 <prvAddNewTaskToReadyList+0xd0>)
		uxCurrentNumberOfTasks++;
 800886e:	681a      	ldr	r2, [r3, #0]
 8008870:	4f30      	ldr	r7, [pc, #192]	@ (8008934 <prvAddNewTaskToReadyList+0xd4>)
 8008872:	3201      	adds	r2, #1
 8008874:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8008876:	6835      	ldr	r5, [r6, #0]
 8008878:	2d00      	cmp	r5, #0
 800887a:	d14b      	bne.n	8008914 <prvAddNewTaskToReadyList+0xb4>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800887c:	6034      	str	r4, [r6, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	2b01      	cmp	r3, #1
 8008882:	d11f      	bne.n	80088c4 <prvAddNewTaskToReadyList+0x64>
 8008884:	46b8      	mov	r8, r7
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008886:	4640      	mov	r0, r8
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008888:	3501      	adds	r5, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800888a:	f7ff fc09 	bl	80080a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800888e:	2d38      	cmp	r5, #56	@ 0x38
 8008890:	f108 0814 	add.w	r8, r8, #20
 8008894:	d1f7      	bne.n	8008886 <prvAddNewTaskToReadyList+0x26>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008896:	f8df 80c4 	ldr.w	r8, [pc, #196]	@ 800895c <prvAddNewTaskToReadyList+0xfc>
	vListInitialise( &xDelayedTaskList2 );
 800889a:	4d27      	ldr	r5, [pc, #156]	@ (8008938 <prvAddNewTaskToReadyList+0xd8>)
	vListInitialise( &xDelayedTaskList1 );
 800889c:	4640      	mov	r0, r8
 800889e:	f7ff fbff 	bl	80080a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80088a2:	4628      	mov	r0, r5
 80088a4:	f7ff fbfc 	bl	80080a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80088a8:	4824      	ldr	r0, [pc, #144]	@ (800893c <prvAddNewTaskToReadyList+0xdc>)
 80088aa:	f7ff fbf9 	bl	80080a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80088ae:	4824      	ldr	r0, [pc, #144]	@ (8008940 <prvAddNewTaskToReadyList+0xe0>)
 80088b0:	f7ff fbf6 	bl	80080a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80088b4:	4823      	ldr	r0, [pc, #140]	@ (8008944 <prvAddNewTaskToReadyList+0xe4>)
 80088b6:	f7ff fbf3 	bl	80080a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80088ba:	4b23      	ldr	r3, [pc, #140]	@ (8008948 <prvAddNewTaskToReadyList+0xe8>)
 80088bc:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80088c0:	4b22      	ldr	r3, [pc, #136]	@ (800894c <prvAddNewTaskToReadyList+0xec>)
 80088c2:	601d      	str	r5, [r3, #0]
		uxTaskNumber++;
 80088c4:	4a22      	ldr	r2, [pc, #136]	@ (8008950 <prvAddNewTaskToReadyList+0xf0>)
 80088c6:	6813      	ldr	r3, [r2, #0]
 80088c8:	3301      	adds	r3, #1
 80088ca:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80088cc:	4a21      	ldr	r2, [pc, #132]	@ (8008954 <prvAddNewTaskToReadyList+0xf4>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80088ce:	6463      	str	r3, [r4, #68]	@ 0x44
		prvAddTaskToReadyList( pxNewTCB );
 80088d0:	6811      	ldr	r1, [r2, #0]
 80088d2:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80088d4:	2014      	movs	r0, #20
 80088d6:	428b      	cmp	r3, r1
 80088d8:	fb00 7003 	mla	r0, r0, r3, r7
 80088dc:	f104 0104 	add.w	r1, r4, #4
 80088e0:	bf88      	it	hi
 80088e2:	6013      	strhi	r3, [r2, #0]
 80088e4:	f7ff fbea 	bl	80080bc <vListInsertEnd>
	taskEXIT_CRITICAL();
 80088e8:	f000 fec4 	bl	8009674 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80088ec:	4b1a      	ldr	r3, [pc, #104]	@ (8008958 <prvAddNewTaskToReadyList+0xf8>)
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	b173      	cbz	r3, 8008910 <prvAddNewTaskToReadyList+0xb0>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80088f2:	6833      	ldr	r3, [r6, #0]
 80088f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088f6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d209      	bcs.n	8008910 <prvAddNewTaskToReadyList+0xb0>
			taskYIELD_IF_USING_PREEMPTION();
 80088fc:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008900:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008904:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008908:	f3bf 8f4f 	dsb	sy
 800890c:	f3bf 8f6f 	isb	sy
}
 8008910:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( xSchedulerRunning == pdFALSE )
 8008914:	4b10      	ldr	r3, [pc, #64]	@ (8008958 <prvAddNewTaskToReadyList+0xf8>)
 8008916:	681a      	ldr	r2, [r3, #0]
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008918:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
			if( xSchedulerRunning == pdFALSE )
 800891a:	2a00      	cmp	r2, #0
 800891c:	d1d2      	bne.n	80088c4 <prvAddNewTaskToReadyList+0x64>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800891e:	6832      	ldr	r2, [r6, #0]
 8008920:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008922:	429a      	cmp	r2, r3
					pxCurrentTCB = pxNewTCB;
 8008924:	bf98      	it	ls
 8008926:	6034      	strls	r4, [r6, #0]
 8008928:	e7cc      	b.n	80088c4 <prvAddNewTaskToReadyList+0x64>
 800892a:	bf00      	nop
 800892c:	20001b88 	.word	0x20001b88
 8008930:	2000205c 	.word	0x2000205c
 8008934:	20001bfc 	.word	0x20001bfc
 8008938:	20001bd4 	.word	0x20001bd4
 800893c:	20001bb8 	.word	0x20001bb8
 8008940:	20001ba4 	.word	0x20001ba4
 8008944:	20001b8c 	.word	0x20001b8c
 8008948:	20001bd0 	.word	0x20001bd0
 800894c:	20001bcc 	.word	0x20001bcc
 8008950:	20001b6c 	.word	0x20001b6c
 8008954:	20001b80 	.word	0x20001b80
 8008958:	20001b7c 	.word	0x20001b7c
 800895c:	20001be8 	.word	0x20001be8

08008960 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008962:	4b15      	ldr	r3, [pc, #84]	@ (80089b8 <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008964:	4d15      	ldr	r5, [pc, #84]	@ (80089bc <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 8008966:	681c      	ldr	r4, [r3, #0]
{
 8008968:	4606      	mov	r6, r0
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800896a:	6828      	ldr	r0, [r5, #0]
 800896c:	3004      	adds	r0, #4
{
 800896e:	460f      	mov	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008970:	f7ff fbc6 	bl	8008100 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008974:	1c73      	adds	r3, r6, #1
 8008976:	d107      	bne.n	8008988 <prvAddCurrentTaskToDelayedList+0x28>
 8008978:	b137      	cbz	r7, 8008988 <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800897a:	6829      	ldr	r1, [r5, #0]
 800897c:	4810      	ldr	r0, [pc, #64]	@ (80089c0 <prvAddCurrentTaskToDelayedList+0x60>)

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800897e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008982:	3104      	adds	r1, #4
 8008984:	f7ff bb9a 	b.w	80080bc <vListInsertEnd>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008988:	682b      	ldr	r3, [r5, #0]
 800898a:	19a4      	adds	r4, r4, r6
 800898c:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800898e:	d307      	bcc.n	80089a0 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008990:	4b0c      	ldr	r3, [pc, #48]	@ (80089c4 <prvAddCurrentTaskToDelayedList+0x64>)
 8008992:	6818      	ldr	r0, [r3, #0]
 8008994:	6829      	ldr	r1, [r5, #0]
}
 8008996:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800899a:	3104      	adds	r1, #4
 800899c:	f7ff bb99 	b.w	80080d2 <vListInsert>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80089a0:	4b09      	ldr	r3, [pc, #36]	@ (80089c8 <prvAddCurrentTaskToDelayedList+0x68>)
 80089a2:	6818      	ldr	r0, [r3, #0]
 80089a4:	6829      	ldr	r1, [r5, #0]
 80089a6:	3104      	adds	r1, #4
 80089a8:	f7ff fb93 	bl	80080d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80089ac:	4b07      	ldr	r3, [pc, #28]	@ (80089cc <prvAddCurrentTaskToDelayedList+0x6c>)
 80089ae:	681a      	ldr	r2, [r3, #0]
 80089b0:	42a2      	cmp	r2, r4
					xNextTaskUnblockTime = xTimeToWake;
 80089b2:	bf88      	it	hi
 80089b4:	601c      	strhi	r4, [r3, #0]
}
 80089b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089b8:	20001b84 	.word	0x20001b84
 80089bc:	2000205c 	.word	0x2000205c
 80089c0:	20001b8c 	.word	0x20001b8c
 80089c4:	20001bcc 	.word	0x20001bcc
 80089c8:	20001bd0 	.word	0x20001bd0
 80089cc:	20001b68 	.word	0x20001b68

080089d0 <prvResetNextTaskUnblockTime>:
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089d0:	4a06      	ldr	r2, [pc, #24]	@ (80089ec <prvResetNextTaskUnblockTime+0x1c>)
 80089d2:	6813      	ldr	r3, [r2, #0]
 80089d4:	6819      	ldr	r1, [r3, #0]
 80089d6:	4b06      	ldr	r3, [pc, #24]	@ (80089f0 <prvResetNextTaskUnblockTime+0x20>)
 80089d8:	b919      	cbnz	r1, 80089e2 <prvResetNextTaskUnblockTime+0x12>
		xNextTaskUnblockTime = portMAX_DELAY;
 80089da:	f04f 32ff 	mov.w	r2, #4294967295
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089de:	601a      	str	r2, [r3, #0]
}
 80089e0:	4770      	bx	lr
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80089e2:	6812      	ldr	r2, [r2, #0]
 80089e4:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80089e6:	68d2      	ldr	r2, [r2, #12]
 80089e8:	6852      	ldr	r2, [r2, #4]
 80089ea:	e7f8      	b.n	80089de <prvResetNextTaskUnblockTime+0xe>
 80089ec:	20001bd0 	.word	0x20001bd0
 80089f0:	20001b68 	.word	0x20001b68

080089f4 <prvDeleteTCB>:
	{
 80089f4:	b510      	push	{r4, lr}
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80089f6:	f890 3059 	ldrb.w	r3, [r0, #89]	@ 0x59
	{
 80089fa:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80089fc:	b93b      	cbnz	r3, 8008a0e <prvDeleteTCB+0x1a>
				vPortFree( pxTCB->pxStack );
 80089fe:	6b00      	ldr	r0, [r0, #48]	@ 0x30
 8008a00:	f001 f810 	bl	8009a24 <vPortFree>
				vPortFree( pxTCB );
 8008a04:	4620      	mov	r0, r4
	}
 8008a06:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				vPortFree( pxTCB );
 8008a0a:	f001 b80b 	b.w	8009a24 <vPortFree>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d0f9      	beq.n	8008a06 <prvDeleteTCB+0x12>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008a12:	2b02      	cmp	r3, #2
 8008a14:	d008      	beq.n	8008a28 <prvDeleteTCB+0x34>
	__asm volatile
 8008a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1a:	f383 8811 	msr	BASEPRI, r3
 8008a1e:	f3bf 8f6f 	isb	sy
 8008a22:	f3bf 8f4f 	dsb	sy
 8008a26:	e7fe      	b.n	8008a26 <prvDeleteTCB+0x32>
	}
 8008a28:	bd10      	pop	{r4, pc}
	...

08008a2c <prvIdleTask>:
{
 8008a2c:	b580      	push	{r7, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a2e:	4c13      	ldr	r4, [pc, #76]	@ (8008a7c <prvIdleTask+0x50>)
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008a30:	4f13      	ldr	r7, [pc, #76]	@ (8008a80 <prvIdleTask+0x54>)
				--uxCurrentNumberOfTasks;
 8008a32:	4d14      	ldr	r5, [pc, #80]	@ (8008a84 <prvIdleTask+0x58>)
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a34:	6823      	ldr	r3, [r4, #0]
 8008a36:	b973      	cbnz	r3, 8008a56 <prvIdleTask+0x2a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008a38:	4b13      	ldr	r3, [pc, #76]	@ (8008a88 <prvIdleTask+0x5c>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	2b01      	cmp	r3, #1
 8008a3e:	d9f8      	bls.n	8008a32 <prvIdleTask+0x6>
				taskYIELD();
 8008a40:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008a44:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a48:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	f3bf 8f6f 	isb	sy
 8008a54:	e7ed      	b.n	8008a32 <prvIdleTask+0x6>
			taskENTER_CRITICAL();
 8008a56:	f000 fded 	bl	8009634 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	68de      	ldr	r6, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a5e:	1d30      	adds	r0, r6, #4
 8008a60:	f7ff fb4e 	bl	8008100 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008a64:	682b      	ldr	r3, [r5, #0]
 8008a66:	3b01      	subs	r3, #1
 8008a68:	602b      	str	r3, [r5, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008a6a:	6823      	ldr	r3, [r4, #0]
 8008a6c:	3b01      	subs	r3, #1
 8008a6e:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8008a70:	f000 fe00 	bl	8009674 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 8008a74:	4630      	mov	r0, r6
 8008a76:	f7ff ffbd 	bl	80089f4 <prvDeleteTCB>
 8008a7a:	e7db      	b.n	8008a34 <prvIdleTask+0x8>
 8008a7c:	20001ba0 	.word	0x20001ba0
 8008a80:	20001ba4 	.word	0x20001ba4
 8008a84:	20001b88 	.word	0x20001b88
 8008a88:	20001bfc 	.word	0x20001bfc

08008a8c <prvInitialiseNewTask.constprop.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a90:	e9dd 9409 	ldrd	r9, r4, [sp, #36]	@ 0x24
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008a94:	0096      	lsls	r6, r2, #2
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008a96:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008a98:	4632      	mov	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008a9a:	4607      	mov	r7, r0
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008a9c:	21a5      	movs	r1, #165	@ 0xa5
 8008a9e:	6b20      	ldr	r0, [r4, #48]	@ 0x30
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8008aa0:	4698      	mov	r8, r3
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008aa2:	f002 ff73 	bl	800b98c <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008aa6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8008aa8:	3e04      	subs	r6, #4
 8008aaa:	441e      	add	r6, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008aac:	f026 0607 	bic.w	r6, r6, #7
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ab0:	1e6b      	subs	r3, r5, #1
 8008ab2:	f104 0233 	add.w	r2, r4, #51	@ 0x33
 8008ab6:	350f      	adds	r5, #15
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008ab8:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8008abc:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
 8008ac0:	b109      	cbz	r1, 8008ac6 <prvInitialiseNewTask.constprop.0+0x3a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008ac2:	42ab      	cmp	r3, r5
 8008ac4:	d1f8      	bne.n	8008ab8 <prvInitialiseNewTask.constprop.0+0x2c>
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008ac6:	9d08      	ldr	r5, [sp, #32]
 8008ac8:	2d37      	cmp	r5, #55	@ 0x37
 8008aca:	bf28      	it	cs
 8008acc:	2537      	movcs	r5, #55	@ 0x37
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008ace:	f04f 0a00 	mov.w	sl, #0
		pxNewTCB->uxMutexesHeld = 0;
 8008ad2:	e9c4 5a13 	strd	r5, sl, [r4, #76]	@ 0x4c
	pxNewTCB->uxPriority = uxPriority;
 8008ad6:	62e5      	str	r5, [r4, #44]	@ 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008ad8:	1d20      	adds	r0, r4, #4
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008ada:	f884 a043 	strb.w	sl, [r4, #67]	@ 0x43
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008ade:	f7ff faea 	bl	80080b6 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008ae2:	f1c5 0538 	rsb	r5, r5, #56	@ 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008ae6:	f104 0018 	add.w	r0, r4, #24
 8008aea:	f7ff fae4 	bl	80080b6 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 8008aee:	f8c4 a054 	str.w	sl, [r4, #84]	@ 0x54
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008af2:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008af4:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008af6:	6264      	str	r4, [r4, #36]	@ 0x24
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008af8:	f884 a058 	strb.w	sl, [r4, #88]	@ 0x58
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008afc:	4642      	mov	r2, r8
 8008afe:	4639      	mov	r1, r7
 8008b00:	4630      	mov	r0, r6
 8008b02:	f000 fd6b 	bl	80095dc <pxPortInitialiseStack>
 8008b06:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
 8008b08:	f1b9 0f00 	cmp.w	r9, #0
 8008b0c:	d001      	beq.n	8008b12 <prvInitialiseNewTask.constprop.0+0x86>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008b0e:	f8c9 4000 	str.w	r4, [r9]
}
 8008b12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008b16 <xTaskCreateStatic>:
	{
 8008b16:	b570      	push	{r4, r5, r6, lr}
 8008b18:	b086      	sub	sp, #24
 8008b1a:	e9dd 540b 	ldrd	r5, r4, [sp, #44]	@ 0x2c
		configASSERT( puxStackBuffer != NULL );
 8008b1e:	b945      	cbnz	r5, 8008b32 <xTaskCreateStatic+0x1c>
 8008b20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b24:	f383 8811 	msr	BASEPRI, r3
 8008b28:	f3bf 8f6f 	isb	sy
 8008b2c:	f3bf 8f4f 	dsb	sy
 8008b30:	e7fe      	b.n	8008b30 <xTaskCreateStatic+0x1a>
		configASSERT( pxTaskBuffer != NULL );
 8008b32:	b944      	cbnz	r4, 8008b46 <xTaskCreateStatic+0x30>
 8008b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b38:	f383 8811 	msr	BASEPRI, r3
 8008b3c:	f3bf 8f6f 	isb	sy
 8008b40:	f3bf 8f4f 	dsb	sy
 8008b44:	e7fe      	b.n	8008b44 <xTaskCreateStatic+0x2e>
			volatile size_t xSize = sizeof( StaticTask_t );
 8008b46:	265c      	movs	r6, #92	@ 0x5c
 8008b48:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008b4a:	9e05      	ldr	r6, [sp, #20]
 8008b4c:	2e5c      	cmp	r6, #92	@ 0x5c
 8008b4e:	d008      	beq.n	8008b62 <xTaskCreateStatic+0x4c>
 8008b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b54:	f383 8811 	msr	BASEPRI, r3
 8008b58:	f3bf 8f6f 	isb	sy
 8008b5c:	f3bf 8f4f 	dsb	sy
 8008b60:	e7fe      	b.n	8008b60 <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008b62:	6325      	str	r5, [r4, #48]	@ 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008b64:	2502      	movs	r5, #2
 8008b66:	f884 5059 	strb.w	r5, [r4, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008b6a:	ad04      	add	r5, sp, #16
 8008b6c:	9501      	str	r5, [sp, #4]
 8008b6e:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008b70:	9402      	str	r4, [sp, #8]
 8008b72:	9500      	str	r5, [sp, #0]
 8008b74:	f7ff ff8a 	bl	8008a8c <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b78:	4620      	mov	r0, r4
 8008b7a:	f7ff fe71 	bl	8008860 <prvAddNewTaskToReadyList>
	}
 8008b7e:	9804      	ldr	r0, [sp, #16]
 8008b80:	b006      	add	sp, #24
 8008b82:	bd70      	pop	{r4, r5, r6, pc}

08008b84 <xTaskCreate>:
	{
 8008b84:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b88:	4607      	mov	r7, r0
 8008b8a:	b085      	sub	sp, #20
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b8c:	0090      	lsls	r0, r2, #2
	{
 8008b8e:	4688      	mov	r8, r1
 8008b90:	4616      	mov	r6, r2
 8008b92:	4699      	mov	r9, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b94:	f000 feb4 	bl	8009900 <pvPortMalloc>
			if( pxStack != NULL )
 8008b98:	4605      	mov	r5, r0
 8008b9a:	b920      	cbnz	r0, 8008ba6 <xTaskCreate+0x22>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b9c:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8008ba0:	b005      	add	sp, #20
 8008ba2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008ba6:	205c      	movs	r0, #92	@ 0x5c
 8008ba8:	f000 feaa 	bl	8009900 <pvPortMalloc>
				if( pxNewTCB != NULL )
 8008bac:	4604      	mov	r4, r0
 8008bae:	b198      	cbz	r0, 8008bd8 <xTaskCreate+0x54>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008bb0:	2300      	movs	r3, #0
 8008bb2:	f880 3059 	strb.w	r3, [r0, #89]	@ 0x59
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008bb6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
					pxNewTCB->pxStack = pxStack;
 8008bb8:	6305      	str	r5, [r0, #48]	@ 0x30
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008bba:	9301      	str	r3, [sp, #4]
 8008bbc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008bbe:	9002      	str	r0, [sp, #8]
 8008bc0:	9300      	str	r3, [sp, #0]
 8008bc2:	4632      	mov	r2, r6
 8008bc4:	464b      	mov	r3, r9
 8008bc6:	4641      	mov	r1, r8
 8008bc8:	4638      	mov	r0, r7
 8008bca:	f7ff ff5f 	bl	8008a8c <prvInitialiseNewTask.constprop.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008bce:	4620      	mov	r0, r4
 8008bd0:	f7ff fe46 	bl	8008860 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008bd4:	2001      	movs	r0, #1
 8008bd6:	e7e3      	b.n	8008ba0 <xTaskCreate+0x1c>
					vPortFree( pxStack );
 8008bd8:	4628      	mov	r0, r5
 8008bda:	f000 ff23 	bl	8009a24 <vPortFree>
		if( pxNewTCB != NULL )
 8008bde:	e7dd      	b.n	8008b9c <xTaskCreate+0x18>

08008be0 <vTaskStartScheduler>:
{
 8008be0:	b510      	push	{r4, lr}
 8008be2:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008be4:	2400      	movs	r4, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008be6:	aa07      	add	r2, sp, #28
 8008be8:	a906      	add	r1, sp, #24
 8008bea:	a805      	add	r0, sp, #20
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008bec:	e9cd 4405 	strd	r4, r4, [sp, #20]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008bf0:	f7ff fa3e 	bl	8008070 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008bf4:	9b05      	ldr	r3, [sp, #20]
 8008bf6:	9302      	str	r3, [sp, #8]
 8008bf8:	9b06      	ldr	r3, [sp, #24]
 8008bfa:	9a07      	ldr	r2, [sp, #28]
 8008bfc:	4916      	ldr	r1, [pc, #88]	@ (8008c58 <vTaskStartScheduler+0x78>)
 8008bfe:	4817      	ldr	r0, [pc, #92]	@ (8008c5c <vTaskStartScheduler+0x7c>)
 8008c00:	e9cd 4300 	strd	r4, r3, [sp]
 8008c04:	4623      	mov	r3, r4
 8008c06:	f7ff ff86 	bl	8008b16 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 8008c0a:	b318      	cbz	r0, 8008c54 <vTaskStartScheduler+0x74>
			xReturn = xTimerCreateTimerTask();
 8008c0c:	f000 fb1e 	bl	800924c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8008c10:	2801      	cmp	r0, #1
 8008c12:	d114      	bne.n	8008c3e <vTaskStartScheduler+0x5e>
 8008c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c18:	f383 8811 	msr	BASEPRI, r3
 8008c1c:	f3bf 8f6f 	isb	sy
 8008c20:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8008c24:	4b0e      	ldr	r3, [pc, #56]	@ (8008c60 <vTaskStartScheduler+0x80>)
 8008c26:	f04f 32ff 	mov.w	r2, #4294967295
 8008c2a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008c2c:	4b0d      	ldr	r3, [pc, #52]	@ (8008c64 <vTaskStartScheduler+0x84>)
 8008c2e:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008c30:	4b0d      	ldr	r3, [pc, #52]	@ (8008c68 <vTaskStartScheduler+0x88>)
 8008c32:	601c      	str	r4, [r3, #0]
}
 8008c34:	b008      	add	sp, #32
 8008c36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if( xPortStartScheduler() != pdFALSE )
 8008c3a:	f000 bd8b 	b.w	8009754 <xPortStartScheduler>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008c3e:	3001      	adds	r0, #1
 8008c40:	d108      	bne.n	8008c54 <vTaskStartScheduler+0x74>
 8008c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c46:	f383 8811 	msr	BASEPRI, r3
 8008c4a:	f3bf 8f6f 	isb	sy
 8008c4e:	f3bf 8f4f 	dsb	sy
 8008c52:	e7fe      	b.n	8008c52 <vTaskStartScheduler+0x72>
}
 8008c54:	b008      	add	sp, #32
 8008c56:	bd10      	pop	{r4, pc}
 8008c58:	080119f8 	.word	0x080119f8
 8008c5c:	08008a2d 	.word	0x08008a2d
 8008c60:	20001b68 	.word	0x20001b68
 8008c64:	20001b7c 	.word	0x20001b7c
 8008c68:	20001b84 	.word	0x20001b84

08008c6c <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8008c6c:	4a02      	ldr	r2, [pc, #8]	@ (8008c78 <vTaskSuspendAll+0xc>)
 8008c6e:	6813      	ldr	r3, [r2, #0]
 8008c70:	3301      	adds	r3, #1
 8008c72:	6013      	str	r3, [r2, #0]
}
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	20001b64 	.word	0x20001b64

08008c7c <xTaskGetTickCount>:
		xTicks = xTickCount;
 8008c7c:	4b01      	ldr	r3, [pc, #4]	@ (8008c84 <xTaskGetTickCount+0x8>)
 8008c7e:	6818      	ldr	r0, [r3, #0]
}
 8008c80:	4770      	bx	lr
 8008c82:	bf00      	nop
 8008c84:	20001b84 	.word	0x20001b84

08008c88 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c88:	4b3f      	ldr	r3, [pc, #252]	@ (8008d88 <xTaskIncrementTick+0x100>)
 8008c8a:	681b      	ldr	r3, [r3, #0]
{
 8008c8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d171      	bne.n	8008d78 <xTaskIncrementTick+0xf0>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008c94:	4b3d      	ldr	r3, [pc, #244]	@ (8008d8c <xTaskIncrementTick+0x104>)
 8008c96:	681c      	ldr	r4, [r3, #0]
 8008c98:	3401      	adds	r4, #1
		xTickCount = xConstTickCount;
 8008c9a:	601c      	str	r4, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008c9c:	b9bc      	cbnz	r4, 8008cce <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
 8008c9e:	4b3c      	ldr	r3, [pc, #240]	@ (8008d90 <xTaskIncrementTick+0x108>)
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	6812      	ldr	r2, [r2, #0]
 8008ca4:	b142      	cbz	r2, 8008cb8 <xTaskIncrementTick+0x30>
 8008ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008caa:	f383 8811 	msr	BASEPRI, r3
 8008cae:	f3bf 8f6f 	isb	sy
 8008cb2:	f3bf 8f4f 	dsb	sy
 8008cb6:	e7fe      	b.n	8008cb6 <xTaskIncrementTick+0x2e>
 8008cb8:	4a36      	ldr	r2, [pc, #216]	@ (8008d94 <xTaskIncrementTick+0x10c>)
 8008cba:	6819      	ldr	r1, [r3, #0]
 8008cbc:	6810      	ldr	r0, [r2, #0]
 8008cbe:	6018      	str	r0, [r3, #0]
 8008cc0:	6011      	str	r1, [r2, #0]
 8008cc2:	4a35      	ldr	r2, [pc, #212]	@ (8008d98 <xTaskIncrementTick+0x110>)
 8008cc4:	6813      	ldr	r3, [r2, #0]
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	6013      	str	r3, [r2, #0]
 8008cca:	f7ff fe81 	bl	80089d0 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008cce:	4d33      	ldr	r5, [pc, #204]	@ (8008d9c <xTaskIncrementTick+0x114>)
 8008cd0:	4e33      	ldr	r6, [pc, #204]	@ (8008da0 <xTaskIncrementTick+0x118>)
 8008cd2:	682b      	ldr	r3, [r5, #0]
 8008cd4:	4f33      	ldr	r7, [pc, #204]	@ (8008da4 <xTaskIncrementTick+0x11c>)
 8008cd6:	42a3      	cmp	r3, r4
BaseType_t xSwitchRequired = pdFALSE;
 8008cd8:	f04f 0b00 	mov.w	fp, #0
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008cdc:	d911      	bls.n	8008d02 <xTaskIncrementTick+0x7a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008cde:	683a      	ldr	r2, [r7, #0]
 8008ce0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8008ce2:	2114      	movs	r1, #20
 8008ce4:	434a      	muls	r2, r1
 8008ce6:	58b2      	ldr	r2, [r6, r2]
				xSwitchRequired = pdTRUE;
 8008ce8:	2a02      	cmp	r2, #2
 8008cea:	bf28      	it	cs
 8008cec:	f04f 0b01 	movcs.w	fp, #1
		if( xYieldPending != pdFALSE )
 8008cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8008da8 <xTaskIncrementTick+0x120>)
 8008cf2:	6812      	ldr	r2, [r2, #0]
			xSwitchRequired = pdTRUE;
 8008cf4:	2a00      	cmp	r2, #0
}
 8008cf6:	bf0c      	ite	eq
 8008cf8:	4658      	moveq	r0, fp
 8008cfa:	2001      	movne	r0, #1
 8008cfc:	b003      	add	sp, #12
 8008cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d02:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008d90 <xTaskIncrementTick+0x108>
					prvAddTaskToReadyList( pxTCB );
 8008d06:	f8df a0a8 	ldr.w	sl, [pc, #168]	@ 8008db0 <xTaskIncrementTick+0x128>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008d0a:	f8d9 2000 	ldr.w	r2, [r9]
 8008d0e:	6812      	ldr	r2, [r2, #0]
 8008d10:	b91a      	cbnz	r2, 8008d1a <xTaskIncrementTick+0x92>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008d12:	f04f 32ff 	mov.w	r2, #4294967295
 8008d16:	602a      	str	r2, [r5, #0]
					break;
 8008d18:	e7e1      	b.n	8008cde <xTaskIncrementTick+0x56>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8008d1a:	f8d9 2000 	ldr.w	r2, [r9]
 8008d1e:	68d2      	ldr	r2, [r2, #12]
 8008d20:	f8d2 800c 	ldr.w	r8, [r2, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008d24:	f8d8 1004 	ldr.w	r1, [r8, #4]
					if( xConstTickCount < xItemValue )
 8008d28:	428c      	cmp	r4, r1
 8008d2a:	d201      	bcs.n	8008d30 <xTaskIncrementTick+0xa8>
						xNextTaskUnblockTime = xItemValue;
 8008d2c:	6029      	str	r1, [r5, #0]
						break;
 8008d2e:	e7d6      	b.n	8008cde <xTaskIncrementTick+0x56>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008d30:	f108 0304 	add.w	r3, r8, #4
 8008d34:	4618      	mov	r0, r3
 8008d36:	9301      	str	r3, [sp, #4]
 8008d38:	f7ff f9e2 	bl	8008100 <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008d3c:	f8d8 1028 	ldr.w	r1, [r8, #40]	@ 0x28
 8008d40:	b119      	cbz	r1, 8008d4a <xTaskIncrementTick+0xc2>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d42:	f108 0018 	add.w	r0, r8, #24
 8008d46:	f7ff f9db 	bl	8008100 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008d4a:	f8d8 002c 	ldr.w	r0, [r8, #44]	@ 0x2c
 8008d4e:	f8da 1000 	ldr.w	r1, [sl]
 8008d52:	2314      	movs	r3, #20
 8008d54:	4288      	cmp	r0, r1
 8008d56:	bf88      	it	hi
 8008d58:	f8ca 0000 	strhi.w	r0, [sl]
 8008d5c:	9901      	ldr	r1, [sp, #4]
 8008d5e:	fb03 6000 	mla	r0, r3, r0, r6
 8008d62:	f7ff f9ab 	bl	80080bc <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008d66:	6838      	ldr	r0, [r7, #0]
 8008d68:	f8d8 102c 	ldr.w	r1, [r8, #44]	@ 0x2c
 8008d6c:	6ac2      	ldr	r2, [r0, #44]	@ 0x2c
							xSwitchRequired = pdTRUE;
 8008d6e:	4291      	cmp	r1, r2
 8008d70:	bf28      	it	cs
 8008d72:	f04f 0b01 	movcs.w	fp, #1
 8008d76:	e7c8      	b.n	8008d0a <xTaskIncrementTick+0x82>
		++uxPendedTicks;
 8008d78:	4a0c      	ldr	r2, [pc, #48]	@ (8008dac <xTaskIncrementTick+0x124>)
 8008d7a:	6813      	ldr	r3, [r2, #0]
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8008d80:	f04f 0b00 	mov.w	fp, #0
 8008d84:	e7b4      	b.n	8008cf0 <xTaskIncrementTick+0x68>
 8008d86:	bf00      	nop
 8008d88:	20001b64 	.word	0x20001b64
 8008d8c:	20001b84 	.word	0x20001b84
 8008d90:	20001bd0 	.word	0x20001bd0
 8008d94:	20001bcc 	.word	0x20001bcc
 8008d98:	20001b70 	.word	0x20001b70
 8008d9c:	20001b68 	.word	0x20001b68
 8008da0:	20001bfc 	.word	0x20001bfc
 8008da4:	2000205c 	.word	0x2000205c
 8008da8:	20001b74 	.word	0x20001b74
 8008dac:	20001b78 	.word	0x20001b78
 8008db0:	20001b80 	.word	0x20001b80

08008db4 <xTaskResumeAll>:
{
 8008db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	configASSERT( uxSchedulerSuspended );
 8008db8:	4c30      	ldr	r4, [pc, #192]	@ (8008e7c <xTaskResumeAll+0xc8>)
 8008dba:	6823      	ldr	r3, [r4, #0]
 8008dbc:	b943      	cbnz	r3, 8008dd0 <xTaskResumeAll+0x1c>
 8008dbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dc2:	f383 8811 	msr	BASEPRI, r3
 8008dc6:	f3bf 8f6f 	isb	sy
 8008dca:	f3bf 8f4f 	dsb	sy
 8008dce:	e7fe      	b.n	8008dce <xTaskResumeAll+0x1a>
	taskENTER_CRITICAL();
 8008dd0:	f000 fc30 	bl	8009634 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8008dd4:	6823      	ldr	r3, [r4, #0]
 8008dd6:	3b01      	subs	r3, #1
 8008dd8:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008dda:	6824      	ldr	r4, [r4, #0]
 8008ddc:	b12c      	cbz	r4, 8008dea <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
 8008dde:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8008de0:	f000 fc48 	bl	8009674 <vPortExitCritical>
}
 8008de4:	4620      	mov	r0, r4
 8008de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008dea:	4b25      	ldr	r3, [pc, #148]	@ (8008e80 <xTaskResumeAll+0xcc>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d0f5      	beq.n	8008dde <xTaskResumeAll+0x2a>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008df2:	4d24      	ldr	r5, [pc, #144]	@ (8008e84 <xTaskResumeAll+0xd0>)
					prvAddTaskToReadyList( pxTCB );
 8008df4:	4e24      	ldr	r6, [pc, #144]	@ (8008e88 <xTaskResumeAll+0xd4>)
 8008df6:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 8008e98 <xTaskResumeAll+0xe4>
 8008dfa:	e01d      	b.n	8008e38 <xTaskResumeAll+0x84>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008dfc:	68eb      	ldr	r3, [r5, #12]
 8008dfe:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e00:	1d27      	adds	r7, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008e02:	f104 0018 	add.w	r0, r4, #24
 8008e06:	f7ff f97b 	bl	8008100 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e0a:	4638      	mov	r0, r7
 8008e0c:	f7ff f978 	bl	8008100 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008e10:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008e12:	6832      	ldr	r2, [r6, #0]
 8008e14:	2014      	movs	r0, #20
 8008e16:	4293      	cmp	r3, r2
 8008e18:	fb00 8003 	mla	r0, r0, r3, r8
 8008e1c:	4639      	mov	r1, r7
 8008e1e:	bf88      	it	hi
 8008e20:	6033      	strhi	r3, [r6, #0]
 8008e22:	f7ff f94b 	bl	80080bc <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008e26:	4b19      	ldr	r3, [pc, #100]	@ (8008e8c <xTaskResumeAll+0xd8>)
 8008e28:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e2e:	429a      	cmp	r2, r3
 8008e30:	d302      	bcc.n	8008e38 <xTaskResumeAll+0x84>
						xYieldPending = pdTRUE;
 8008e32:	4b17      	ldr	r3, [pc, #92]	@ (8008e90 <xTaskResumeAll+0xdc>)
 8008e34:	2201      	movs	r2, #1
 8008e36:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008e38:	682b      	ldr	r3, [r5, #0]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d1de      	bne.n	8008dfc <xTaskResumeAll+0x48>
				if( pxTCB != NULL )
 8008e3e:	b10c      	cbz	r4, 8008e44 <xTaskResumeAll+0x90>
					prvResetNextTaskUnblockTime();
 8008e40:	f7ff fdc6 	bl	80089d0 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008e44:	4d13      	ldr	r5, [pc, #76]	@ (8008e94 <xTaskResumeAll+0xe0>)
 8008e46:	682c      	ldr	r4, [r5, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008e48:	b144      	cbz	r4, 8008e5c <xTaskResumeAll+0xa8>
								xYieldPending = pdTRUE;
 8008e4a:	4e11      	ldr	r6, [pc, #68]	@ (8008e90 <xTaskResumeAll+0xdc>)
 8008e4c:	2701      	movs	r7, #1
							if( xTaskIncrementTick() != pdFALSE )
 8008e4e:	f7ff ff1b 	bl	8008c88 <xTaskIncrementTick>
 8008e52:	b100      	cbz	r0, 8008e56 <xTaskResumeAll+0xa2>
								xYieldPending = pdTRUE;
 8008e54:	6037      	str	r7, [r6, #0]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008e56:	3c01      	subs	r4, #1
 8008e58:	d1f9      	bne.n	8008e4e <xTaskResumeAll+0x9a>
						uxPendedTicks = 0;
 8008e5a:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 8008e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8008e90 <xTaskResumeAll+0xdc>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d0bc      	beq.n	8008dde <xTaskResumeAll+0x2a>
					taskYIELD_IF_USING_PREEMPTION();
 8008e64:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008e68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e6c:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008e70:	f3bf 8f4f 	dsb	sy
 8008e74:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 8008e78:	2401      	movs	r4, #1
 8008e7a:	e7b1      	b.n	8008de0 <xTaskResumeAll+0x2c>
 8008e7c:	20001b64 	.word	0x20001b64
 8008e80:	20001b88 	.word	0x20001b88
 8008e84:	20001bb8 	.word	0x20001bb8
 8008e88:	20001b80 	.word	0x20001b80
 8008e8c:	2000205c 	.word	0x2000205c
 8008e90:	20001b74 	.word	0x20001b74
 8008e94:	20001b78 	.word	0x20001b78
 8008e98:	20001bfc 	.word	0x20001bfc

08008e9c <vTaskDelay>:
	{
 8008e9c:	b508      	push	{r3, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008e9e:	b950      	cbnz	r0, 8008eb6 <vTaskDelay+0x1a>
			portYIELD_WITHIN_API();
 8008ea0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8008ea4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ea8:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 8008eac:	f3bf 8f4f 	dsb	sy
 8008eb0:	f3bf 8f6f 	isb	sy
	}
 8008eb4:	bd08      	pop	{r3, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 8008eb6:	4b0a      	ldr	r3, [pc, #40]	@ (8008ee0 <vTaskDelay+0x44>)
 8008eb8:	6819      	ldr	r1, [r3, #0]
 8008eba:	b141      	cbz	r1, 8008ece <vTaskDelay+0x32>
 8008ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ec0:	f383 8811 	msr	BASEPRI, r3
 8008ec4:	f3bf 8f6f 	isb	sy
 8008ec8:	f3bf 8f4f 	dsb	sy
 8008ecc:	e7fe      	b.n	8008ecc <vTaskDelay+0x30>
			vTaskSuspendAll();
 8008ece:	f7ff fecd 	bl	8008c6c <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008ed2:	f7ff fd45 	bl	8008960 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8008ed6:	f7ff ff6d 	bl	8008db4 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8008eda:	2800      	cmp	r0, #0
 8008edc:	d0e0      	beq.n	8008ea0 <vTaskDelay+0x4>
 8008ede:	e7e9      	b.n	8008eb4 <vTaskDelay+0x18>
 8008ee0:	20001b64 	.word	0x20001b64

08008ee4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008ee4:	4b17      	ldr	r3, [pc, #92]	@ (8008f44 <vTaskSwitchContext+0x60>)
 8008ee6:	681a      	ldr	r2, [r3, #0]
 8008ee8:	4b17      	ldr	r3, [pc, #92]	@ (8008f48 <vTaskSwitchContext+0x64>)
{
 8008eea:	b570      	push	{r4, r5, r6, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008eec:	b112      	cbz	r2, 8008ef4 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8008eee:	2201      	movs	r2, #1
 8008ef0:	601a      	str	r2, [r3, #0]
}
 8008ef2:	bd70      	pop	{r4, r5, r6, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008ef4:	4d15      	ldr	r5, [pc, #84]	@ (8008f4c <vTaskSwitchContext+0x68>)
		xYieldPending = pdFALSE;
 8008ef6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008ef8:	682a      	ldr	r2, [r5, #0]
 8008efa:	4915      	ldr	r1, [pc, #84]	@ (8008f50 <vTaskSwitchContext+0x6c>)
 8008efc:	2614      	movs	r6, #20
 8008efe:	fb06 f302 	mul.w	r3, r6, r2
 8008f02:	18c8      	adds	r0, r1, r3
 8008f04:	58cc      	ldr	r4, [r1, r3]
 8008f06:	b18c      	cbz	r4, 8008f2c <vTaskSwitchContext+0x48>
 8008f08:	6844      	ldr	r4, [r0, #4]
 8008f0a:	3308      	adds	r3, #8
 8008f0c:	6864      	ldr	r4, [r4, #4]
 8008f0e:	6044      	str	r4, [r0, #4]
 8008f10:	440b      	add	r3, r1
 8008f12:	429c      	cmp	r4, r3
 8008f14:	bf04      	itt	eq
 8008f16:	6863      	ldreq	r3, [r4, #4]
 8008f18:	6043      	streq	r3, [r0, #4]
 8008f1a:	2314      	movs	r3, #20
 8008f1c:	fb03 1102 	mla	r1, r3, r2, r1
 8008f20:	684b      	ldr	r3, [r1, #4]
 8008f22:	68d9      	ldr	r1, [r3, #12]
 8008f24:	4b0b      	ldr	r3, [pc, #44]	@ (8008f54 <vTaskSwitchContext+0x70>)
 8008f26:	6019      	str	r1, [r3, #0]
 8008f28:	602a      	str	r2, [r5, #0]
}
 8008f2a:	e7e2      	b.n	8008ef2 <vTaskSwitchContext+0xe>
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8008f2c:	b942      	cbnz	r2, 8008f40 <vTaskSwitchContext+0x5c>
 8008f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	e7fe      	b.n	8008f3e <vTaskSwitchContext+0x5a>
 8008f40:	3a01      	subs	r2, #1
 8008f42:	e7dc      	b.n	8008efe <vTaskSwitchContext+0x1a>
 8008f44:	20001b64 	.word	0x20001b64
 8008f48:	20001b74 	.word	0x20001b74
 8008f4c:	20001b80 	.word	0x20001b80
 8008f50:	20001bfc 	.word	0x20001bfc
 8008f54:	2000205c 	.word	0x2000205c

08008f58 <vTaskPlaceOnEventList>:
{
 8008f58:	b510      	push	{r4, lr}
 8008f5a:	460c      	mov	r4, r1
	configASSERT( pxEventList );
 8008f5c:	b940      	cbnz	r0, 8008f70 <vTaskPlaceOnEventList+0x18>
 8008f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	e7fe      	b.n	8008f6e <vTaskPlaceOnEventList+0x16>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008f70:	4b05      	ldr	r3, [pc, #20]	@ (8008f88 <vTaskPlaceOnEventList+0x30>)
 8008f72:	6819      	ldr	r1, [r3, #0]
 8008f74:	3118      	adds	r1, #24
 8008f76:	f7ff f8ac 	bl	80080d2 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008f7a:	4620      	mov	r0, r4
 8008f7c:	2101      	movs	r1, #1
}
 8008f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008f82:	f7ff bced 	b.w	8008960 <prvAddCurrentTaskToDelayedList>
 8008f86:	bf00      	nop
 8008f88:	2000205c 	.word	0x2000205c

08008f8c <vTaskPlaceOnEventListRestricted>:
	{
 8008f8c:	b538      	push	{r3, r4, r5, lr}
 8008f8e:	460d      	mov	r5, r1
 8008f90:	4614      	mov	r4, r2
		configASSERT( pxEventList );
 8008f92:	b940      	cbnz	r0, 8008fa6 <vTaskPlaceOnEventListRestricted+0x1a>
 8008f94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f98:	f383 8811 	msr	BASEPRI, r3
 8008f9c:	f3bf 8f6f 	isb	sy
 8008fa0:	f3bf 8f4f 	dsb	sy
 8008fa4:	e7fe      	b.n	8008fa4 <vTaskPlaceOnEventListRestricted+0x18>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008fa6:	4b07      	ldr	r3, [pc, #28]	@ (8008fc4 <vTaskPlaceOnEventListRestricted+0x38>)
 8008fa8:	6819      	ldr	r1, [r3, #0]
 8008faa:	3118      	adds	r1, #24
 8008fac:	f7ff f886 	bl	80080bc <vListInsertEnd>
			xTicksToWait = portMAX_DELAY;
 8008fb0:	2c00      	cmp	r4, #0
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008fb2:	4621      	mov	r1, r4
 8008fb4:	bf0c      	ite	eq
 8008fb6:	4628      	moveq	r0, r5
 8008fb8:	f04f 30ff 	movne.w	r0, #4294967295
	}
 8008fbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008fc0:	f7ff bcce 	b.w	8008960 <prvAddCurrentTaskToDelayedList>
 8008fc4:	2000205c 	.word	0x2000205c

08008fc8 <xTaskRemoveFromEventList>:
{
 8008fc8:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8008fca:	68c3      	ldr	r3, [r0, #12]
 8008fcc:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8008fce:	b944      	cbnz	r4, 8008fe2 <xTaskRemoveFromEventList+0x1a>
 8008fd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd4:	f383 8811 	msr	BASEPRI, r3
 8008fd8:	f3bf 8f6f 	isb	sy
 8008fdc:	f3bf 8f4f 	dsb	sy
 8008fe0:	e7fe      	b.n	8008fe0 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008fe2:	f104 0518 	add.w	r5, r4, #24
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	f7ff f88a 	bl	8008100 <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fec:	4b10      	ldr	r3, [pc, #64]	@ (8009030 <xTaskRemoveFromEventList+0x68>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	b9db      	cbnz	r3, 800902a <xTaskRemoveFromEventList+0x62>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008ff2:	1d25      	adds	r5, r4, #4
 8008ff4:	4628      	mov	r0, r5
 8008ff6:	f7ff f883 	bl	8008100 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008ffa:	4a0e      	ldr	r2, [pc, #56]	@ (8009034 <xTaskRemoveFromEventList+0x6c>)
 8008ffc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8008ffe:	6811      	ldr	r1, [r2, #0]
 8009000:	428b      	cmp	r3, r1
 8009002:	bf88      	it	hi
 8009004:	6013      	strhi	r3, [r2, #0]
 8009006:	4a0c      	ldr	r2, [pc, #48]	@ (8009038 <xTaskRemoveFromEventList+0x70>)
 8009008:	2014      	movs	r0, #20
 800900a:	4629      	mov	r1, r5
 800900c:	fb00 2003 	mla	r0, r0, r3, r2
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009010:	f7ff f854 	bl	80080bc <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009014:	4b09      	ldr	r3, [pc, #36]	@ (800903c <xTaskRemoveFromEventList+0x74>)
 8009016:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800901c:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 800901e:	bf83      	ittte	hi
 8009020:	4b07      	ldrhi	r3, [pc, #28]	@ (8009040 <xTaskRemoveFromEventList+0x78>)
 8009022:	2001      	movhi	r0, #1
 8009024:	6018      	strhi	r0, [r3, #0]
		xReturn = pdFALSE;
 8009026:	2000      	movls	r0, #0
}
 8009028:	bd38      	pop	{r3, r4, r5, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800902a:	4806      	ldr	r0, [pc, #24]	@ (8009044 <xTaskRemoveFromEventList+0x7c>)
 800902c:	4629      	mov	r1, r5
 800902e:	e7ef      	b.n	8009010 <xTaskRemoveFromEventList+0x48>
 8009030:	20001b64 	.word	0x20001b64
 8009034:	20001b80 	.word	0x20001b80
 8009038:	20001bfc 	.word	0x20001bfc
 800903c:	2000205c 	.word	0x2000205c
 8009040:	20001b74 	.word	0x20001b74
 8009044:	20001bb8 	.word	0x20001bb8

08009048 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009048:	4b03      	ldr	r3, [pc, #12]	@ (8009058 <vTaskInternalSetTimeOutState+0x10>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800904e:	4b03      	ldr	r3, [pc, #12]	@ (800905c <vTaskInternalSetTimeOutState+0x14>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	6043      	str	r3, [r0, #4]
}
 8009054:	4770      	bx	lr
 8009056:	bf00      	nop
 8009058:	20001b70 	.word	0x20001b70
 800905c:	20001b84 	.word	0x20001b84

08009060 <xTaskCheckForTimeOut>:
{
 8009060:	b570      	push	{r4, r5, r6, lr}
 8009062:	460c      	mov	r4, r1
	configASSERT( pxTimeOut );
 8009064:	4605      	mov	r5, r0
 8009066:	b940      	cbnz	r0, 800907a <xTaskCheckForTimeOut+0x1a>
 8009068:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800906c:	f383 8811 	msr	BASEPRI, r3
 8009070:	f3bf 8f6f 	isb	sy
 8009074:	f3bf 8f4f 	dsb	sy
 8009078:	e7fe      	b.n	8009078 <xTaskCheckForTimeOut+0x18>
	configASSERT( pxTicksToWait );
 800907a:	b941      	cbnz	r1, 800908e <xTaskCheckForTimeOut+0x2e>
 800907c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009080:	f383 8811 	msr	BASEPRI, r3
 8009084:	f3bf 8f6f 	isb	sy
 8009088:	f3bf 8f4f 	dsb	sy
 800908c:	e7fe      	b.n	800908c <xTaskCheckForTimeOut+0x2c>
	taskENTER_CRITICAL();
 800908e:	f000 fad1 	bl	8009634 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8009092:	4b0f      	ldr	r3, [pc, #60]	@ (80090d0 <xTaskCheckForTimeOut+0x70>)
 8009094:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 8009096:	6823      	ldr	r3, [r4, #0]
 8009098:	1c5a      	adds	r2, r3, #1
 800909a:	d010      	beq.n	80090be <xTaskCheckForTimeOut+0x5e>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800909c:	480d      	ldr	r0, [pc, #52]	@ (80090d4 <xTaskCheckForTimeOut+0x74>)
 800909e:	682e      	ldr	r6, [r5, #0]
 80090a0:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80090a2:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80090a4:	4286      	cmp	r6, r0
 80090a6:	d001      	beq.n	80090ac <xTaskCheckForTimeOut+0x4c>
 80090a8:	428a      	cmp	r2, r1
 80090aa:	d90f      	bls.n	80090cc <xTaskCheckForTimeOut+0x6c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80090ac:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80090ae:	4283      	cmp	r3, r0
 80090b0:	d90a      	bls.n	80090c8 <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait -= xElapsedTime;
 80090b2:	1a5b      	subs	r3, r3, r1
 80090b4:	4413      	add	r3, r2
 80090b6:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80090b8:	4628      	mov	r0, r5
 80090ba:	f7ff ffc5 	bl	8009048 <vTaskInternalSetTimeOutState>
				xReturn = pdFALSE;
 80090be:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 80090c0:	f000 fad8 	bl	8009674 <vPortExitCritical>
}
 80090c4:	4620      	mov	r0, r4
 80090c6:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 80090c8:	2300      	movs	r3, #0
 80090ca:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80090cc:	2401      	movs	r4, #1
 80090ce:	e7f7      	b.n	80090c0 <xTaskCheckForTimeOut+0x60>
 80090d0:	20001b84 	.word	0x20001b84
 80090d4:	20001b70 	.word	0x20001b70

080090d8 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80090d8:	4b01      	ldr	r3, [pc, #4]	@ (80090e0 <vTaskMissedYield+0x8>)
 80090da:	2201      	movs	r2, #1
 80090dc:	601a      	str	r2, [r3, #0]
}
 80090de:	4770      	bx	lr
 80090e0:	20001b74 	.word	0x20001b74

080090e4 <uxTaskGetStackHighWaterMark>:
		pxTCB = prvGetTCBFromHandle( xTask );
 80090e4:	b908      	cbnz	r0, 80090ea <uxTaskGetStackHighWaterMark+0x6>
 80090e6:	4b06      	ldr	r3, [pc, #24]	@ (8009100 <uxTaskGetStackHighWaterMark+0x1c>)
 80090e8:	6818      	ldr	r0, [r3, #0]
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 80090ea:	6b02      	ldr	r2, [r0, #48]	@ 0x30
	uint32_t ulCount = 0U;
 80090ec:	2000      	movs	r0, #0
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 80090ee:	5c13      	ldrb	r3, [r2, r0]
 80090f0:	2ba5      	cmp	r3, #165	@ 0xa5
 80090f2:	d002      	beq.n	80090fa <uxTaskGetStackHighWaterMark+0x16>
	}
 80090f4:	f3c0 008f 	ubfx	r0, r0, #2, #16
 80090f8:	4770      	bx	lr
			ulCount++;
 80090fa:	3001      	adds	r0, #1
 80090fc:	e7f7      	b.n	80090ee <uxTaskGetStackHighWaterMark+0xa>
 80090fe:	bf00      	nop
 8009100:	2000205c 	.word	0x2000205c

08009104 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8009104:	4b05      	ldr	r3, [pc, #20]	@ (800911c <xTaskGetSchedulerState+0x18>)
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	b133      	cbz	r3, 8009118 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800910a:	4b05      	ldr	r3, [pc, #20]	@ (8009120 <xTaskGetSchedulerState+0x1c>)
 800910c:	6818      	ldr	r0, [r3, #0]
 800910e:	fab0 f080 	clz	r0, r0
 8009112:	0940      	lsrs	r0, r0, #5
 8009114:	0040      	lsls	r0, r0, #1
 8009116:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009118:	2001      	movs	r0, #1
	}
 800911a:	4770      	bx	lr
 800911c:	20001b7c 	.word	0x20001b7c
 8009120:	20001b64 	.word	0x20001b64

08009124 <xTaskPriorityDisinherit>:
	{
 8009124:	b538      	push	{r3, r4, r5, lr}
		if( pxMutexHolder != NULL )
 8009126:	b908      	cbnz	r0, 800912c <xTaskPriorityDisinherit+0x8>
	BaseType_t xReturn = pdFALSE;
 8009128:	2000      	movs	r0, #0
	}
 800912a:	bd38      	pop	{r3, r4, r5, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 800912c:	4b1b      	ldr	r3, [pc, #108]	@ (800919c <xTaskPriorityDisinherit+0x78>)
 800912e:	681c      	ldr	r4, [r3, #0]
 8009130:	4284      	cmp	r4, r0
 8009132:	d008      	beq.n	8009146 <xTaskPriorityDisinherit+0x22>
 8009134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009138:	f383 8811 	msr	BASEPRI, r3
 800913c:	f3bf 8f6f 	isb	sy
 8009140:	f3bf 8f4f 	dsb	sy
 8009144:	e7fe      	b.n	8009144 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
 8009146:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 8009148:	b943      	cbnz	r3, 800915c <xTaskPriorityDisinherit+0x38>
 800914a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800914e:	f383 8811 	msr	BASEPRI, r3
 8009152:	f3bf 8f6f 	isb	sy
 8009156:	f3bf 8f4f 	dsb	sy
 800915a:	e7fe      	b.n	800915a <xTaskPriorityDisinherit+0x36>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800915c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800915e:	6ce2      	ldr	r2, [r4, #76]	@ 0x4c
			( pxTCB->uxMutexesHeld )--;
 8009160:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009162:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8009164:	6523      	str	r3, [r4, #80]	@ 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009166:	d0df      	beq.n	8009128 <xTaskPriorityDisinherit+0x4>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009168:	2b00      	cmp	r3, #0
 800916a:	d1dd      	bne.n	8009128 <xTaskPriorityDisinherit+0x4>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800916c:	1d25      	adds	r5, r4, #4
 800916e:	4628      	mov	r0, r5
 8009170:	f7fe ffc6 	bl	8008100 <uxListRemove>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009174:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8009176:	62e3      	str	r3, [r4, #44]	@ 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009178:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800917c:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800917e:	4a08      	ldr	r2, [pc, #32]	@ (80091a0 <xTaskPriorityDisinherit+0x7c>)
 8009180:	6811      	ldr	r1, [r2, #0]
 8009182:	428b      	cmp	r3, r1
 8009184:	bf88      	it	hi
 8009186:	6013      	strhi	r3, [r2, #0]
 8009188:	4a06      	ldr	r2, [pc, #24]	@ (80091a4 <xTaskPriorityDisinherit+0x80>)
 800918a:	2014      	movs	r0, #20
 800918c:	fb00 2003 	mla	r0, r0, r3, r2
 8009190:	4629      	mov	r1, r5
 8009192:	f7fe ff93 	bl	80080bc <vListInsertEnd>
					xReturn = pdTRUE;
 8009196:	2001      	movs	r0, #1
		return xReturn;
 8009198:	e7c7      	b.n	800912a <xTaskPriorityDisinherit+0x6>
 800919a:	bf00      	nop
 800919c:	2000205c 	.word	0x2000205c
 80091a0:	20001b80 	.word	0x20001b80
 80091a4:	20001bfc 	.word	0x20001bfc

080091a8 <prvInsertTimerInActiveList>:
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );

	if( xNextExpiryTime <= xTimeNow )
 80091a8:	4291      	cmp	r1, r2
{
 80091aa:	b508      	push	{r3, lr}
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80091ac:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80091ae:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 80091b0:	d80a      	bhi.n	80091c8 <prvInsertTimerInActiveList+0x20>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091b2:	1ad2      	subs	r2, r2, r3
 80091b4:	6983      	ldr	r3, [r0, #24]
 80091b6:	429a      	cmp	r2, r3
 80091b8:	d20d      	bcs.n	80091d6 <prvInsertTimerInActiveList+0x2e>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80091ba:	4b08      	ldr	r3, [pc, #32]	@ (80091dc <prvInsertTimerInActiveList+0x34>)
 80091bc:	1d01      	adds	r1, r0, #4
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80091be:	6818      	ldr	r0, [r3, #0]
 80091c0:	f7fe ff87 	bl	80080d2 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 80091c4:	2000      	movs	r0, #0
		}
	}

	return xProcessTimerNow;
}
 80091c6:	bd08      	pop	{r3, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80091c8:	429a      	cmp	r2, r3
 80091ca:	d201      	bcs.n	80091d0 <prvInsertTimerInActiveList+0x28>
 80091cc:	4299      	cmp	r1, r3
 80091ce:	d202      	bcs.n	80091d6 <prvInsertTimerInActiveList+0x2e>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80091d0:	4b03      	ldr	r3, [pc, #12]	@ (80091e0 <prvInsertTimerInActiveList+0x38>)
 80091d2:	1d01      	adds	r1, r0, #4
 80091d4:	e7f3      	b.n	80091be <prvInsertTimerInActiveList+0x16>
			xProcessTimerNow = pdTRUE;
 80091d6:	2001      	movs	r0, #1
	return xProcessTimerNow;
 80091d8:	e7f5      	b.n	80091c6 <prvInsertTimerInActiveList+0x1e>
 80091da:	bf00      	nop
 80091dc:	2000215c 	.word	0x2000215c
 80091e0:	20002160 	.word	0x20002160

080091e4 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80091e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 80091e6:	4c11      	ldr	r4, [pc, #68]	@ (800922c <prvCheckForValidListAndQueue+0x48>)
	taskENTER_CRITICAL();
 80091e8:	f000 fa24 	bl	8009634 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 80091ec:	6825      	ldr	r5, [r4, #0]
 80091ee:	b9bd      	cbnz	r5, 8009220 <prvCheckForValidListAndQueue+0x3c>
		{
			vListInitialise( &xActiveTimerList1 );
 80091f0:	4f0f      	ldr	r7, [pc, #60]	@ (8009230 <prvCheckForValidListAndQueue+0x4c>)
			vListInitialise( &xActiveTimerList2 );
 80091f2:	4e10      	ldr	r6, [pc, #64]	@ (8009234 <prvCheckForValidListAndQueue+0x50>)
			vListInitialise( &xActiveTimerList1 );
 80091f4:	4638      	mov	r0, r7
 80091f6:	f7fe ff53 	bl	80080a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80091fa:	4630      	mov	r0, r6
 80091fc:	f7fe ff50 	bl	80080a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009200:	4b0d      	ldr	r3, [pc, #52]	@ (8009238 <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009202:	4a0e      	ldr	r2, [pc, #56]	@ (800923c <prvCheckForValidListAndQueue+0x58>)
			pxCurrentTimerList = &xActiveTimerList1;
 8009204:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009206:	4b0e      	ldr	r3, [pc, #56]	@ (8009240 <prvCheckForValidListAndQueue+0x5c>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009208:	2110      	movs	r1, #16
			pxOverflowTimerList = &xActiveTimerList2;
 800920a:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800920c:	200a      	movs	r0, #10
 800920e:	4b0d      	ldr	r3, [pc, #52]	@ (8009244 <prvCheckForValidListAndQueue+0x60>)
 8009210:	9500      	str	r5, [sp, #0]
 8009212:	f7ff f850 	bl	80082b6 <xQueueGenericCreateStatic>
 8009216:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009218:	b110      	cbz	r0, 8009220 <prvCheckForValidListAndQueue+0x3c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800921a:	490b      	ldr	r1, [pc, #44]	@ (8009248 <prvCheckForValidListAndQueue+0x64>)
 800921c:	f7ff faea 	bl	80087f4 <vQueueAddToRegistry>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
}
 8009220:	b003      	add	sp, #12
 8009222:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	taskEXIT_CRITICAL();
 8009226:	f000 ba25 	b.w	8009674 <vPortExitCritical>
 800922a:	bf00      	nop
 800922c:	20002158 	.word	0x20002158
 8009230:	20002178 	.word	0x20002178
 8009234:	20002164 	.word	0x20002164
 8009238:	20002160 	.word	0x20002160
 800923c:	200020b0 	.word	0x200020b0
 8009240:	2000215c 	.word	0x2000215c
 8009244:	20002060 	.word	0x20002060
 8009248:	080119fd 	.word	0x080119fd

0800924c <xTimerCreateTimerTask>:
{
 800924c:	b510      	push	{r4, lr}
 800924e:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8009250:	f7ff ffc8 	bl	80091e4 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8009254:	4b12      	ldr	r3, [pc, #72]	@ (80092a0 <xTimerCreateTimerTask+0x54>)
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	b1b3      	cbz	r3, 8009288 <xTimerCreateTimerTask+0x3c>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800925a:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800925c:	aa07      	add	r2, sp, #28
 800925e:	a906      	add	r1, sp, #24
 8009260:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009262:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009266:	f7fe ff0f 	bl	8008088 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800926a:	9b05      	ldr	r3, [sp, #20]
 800926c:	9302      	str	r3, [sp, #8]
 800926e:	9b06      	ldr	r3, [sp, #24]
 8009270:	9301      	str	r3, [sp, #4]
 8009272:	2302      	movs	r3, #2
 8009274:	9300      	str	r3, [sp, #0]
 8009276:	9a07      	ldr	r2, [sp, #28]
 8009278:	490a      	ldr	r1, [pc, #40]	@ (80092a4 <xTimerCreateTimerTask+0x58>)
 800927a:	480b      	ldr	r0, [pc, #44]	@ (80092a8 <xTimerCreateTimerTask+0x5c>)
 800927c:	4623      	mov	r3, r4
 800927e:	f7ff fc4a 	bl	8008b16 <xTaskCreateStatic>
 8009282:	4b0a      	ldr	r3, [pc, #40]	@ (80092ac <xTimerCreateTimerTask+0x60>)
 8009284:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8009286:	b940      	cbnz	r0, 800929a <xTimerCreateTimerTask+0x4e>
 8009288:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800928c:	f383 8811 	msr	BASEPRI, r3
 8009290:	f3bf 8f6f 	isb	sy
 8009294:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 8009298:	e7fe      	b.n	8009298 <xTimerCreateTimerTask+0x4c>
}
 800929a:	2001      	movs	r0, #1
 800929c:	b008      	add	sp, #32
 800929e:	bd10      	pop	{r4, pc}
 80092a0:	20002158 	.word	0x20002158
 80092a4:	08011a02 	.word	0x08011a02
 80092a8:	080093a9 	.word	0x080093a9
 80092ac:	20002154 	.word	0x20002154

080092b0 <xTimerGenericCommand>:
{
 80092b0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80092b2:	4616      	mov	r6, r2
	configASSERT( xTimer );
 80092b4:	4604      	mov	r4, r0
{
 80092b6:	461a      	mov	r2, r3
	configASSERT( xTimer );
 80092b8:	b940      	cbnz	r0, 80092cc <xTimerGenericCommand+0x1c>
 80092ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092be:	f383 8811 	msr	BASEPRI, r3
 80092c2:	f3bf 8f6f 	isb	sy
 80092c6:	f3bf 8f4f 	dsb	sy
 80092ca:	e7fe      	b.n	80092ca <xTimerGenericCommand+0x1a>
	if( xTimerQueue != NULL )
 80092cc:	4d0d      	ldr	r5, [pc, #52]	@ (8009304 <xTimerGenericCommand+0x54>)
 80092ce:	6828      	ldr	r0, [r5, #0]
 80092d0:	b180      	cbz	r0, 80092f4 <xTimerGenericCommand+0x44>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80092d2:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80092d4:	e9cd 1600 	strd	r1, r6, [sp]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80092d8:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80092da:	dc0d      	bgt.n	80092f8 <xTimerGenericCommand+0x48>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80092dc:	f7ff ff12 	bl	8009104 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80092e0:	2300      	movs	r3, #0
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80092e2:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80092e4:	bf08      	it	eq
 80092e6:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80092e8:	6828      	ldr	r0, [r5, #0]
 80092ea:	bf18      	it	ne
 80092ec:	461a      	movne	r2, r3
 80092ee:	4669      	mov	r1, sp
 80092f0:	f7ff f855 	bl	800839e <xQueueGenericSend>
}
 80092f4:	b004      	add	sp, #16
 80092f6:	bd70      	pop	{r4, r5, r6, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80092f8:	2300      	movs	r3, #0
 80092fa:	4669      	mov	r1, sp
 80092fc:	f7ff f933 	bl	8008566 <xQueueGenericSendFromISR>
 8009300:	e7f8      	b.n	80092f4 <xTimerGenericCommand+0x44>
 8009302:	bf00      	nop
 8009304:	20002158 	.word	0x20002158

08009308 <prvSampleTimeNow>:
{
 8009308:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
	if( xTimeNow < xLastTime )
 800930c:	f8df 8094 	ldr.w	r8, [pc, #148]	@ 80093a4 <prvSampleTimeNow+0x9c>
{
 8009310:	4606      	mov	r6, r0
	xTimeNow = xTaskGetTickCount();
 8009312:	f7ff fcb3 	bl	8008c7c <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8009316:	f8d8 3000 	ldr.w	r3, [r8]
 800931a:	4283      	cmp	r3, r0
	xTimeNow = xTaskGetTickCount();
 800931c:	4605      	mov	r5, r0
	if( xTimeNow < xLastTime )
 800931e:	d909      	bls.n	8009334 <prvSampleTimeNow+0x2c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009320:	4f1e      	ldr	r7, [pc, #120]	@ (800939c <prvSampleTimeNow+0x94>)
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	b96a      	cbnz	r2, 8009344 <prvSampleTimeNow+0x3c>
	pxCurrentTimerList = pxOverflowTimerList;
 8009328:	4a1d      	ldr	r2, [pc, #116]	@ (80093a0 <prvSampleTimeNow+0x98>)
 800932a:	6811      	ldr	r1, [r2, #0]
 800932c:	6039      	str	r1, [r7, #0]
	pxOverflowTimerList = pxTemp;
 800932e:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
 8009330:	2301      	movs	r3, #1
 8009332:	e000      	b.n	8009336 <prvSampleTimeNow+0x2e>
 8009334:	2300      	movs	r3, #0
}
 8009336:	4628      	mov	r0, r5
		*pxTimerListsWereSwitched = pdTRUE;
 8009338:	6033      	str	r3, [r6, #0]
	xLastTime = xTimeNow;
 800933a:	f8c8 5000 	str.w	r5, [r8]
}
 800933e:	b002      	add	sp, #8
 8009340:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009344:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009346:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009348:	f8d3 9000 	ldr.w	r9, [r3]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800934c:	f104 0a04 	add.w	sl, r4, #4
 8009350:	4650      	mov	r0, sl
 8009352:	f7fe fed5 	bl	8008100 <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009356:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8009358:	4620      	mov	r0, r4
 800935a:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800935c:	69e3      	ldr	r3, [r4, #28]
 800935e:	2b01      	cmp	r3, #1
 8009360:	d1df      	bne.n	8009322 <prvSampleTimeNow+0x1a>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009362:	69a3      	ldr	r3, [r4, #24]
 8009364:	444b      	add	r3, r9
			if( xReloadTime > xNextExpireTime )
 8009366:	4599      	cmp	r9, r3
 8009368:	d206      	bcs.n	8009378 <prvSampleTimeNow+0x70>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800936a:	6838      	ldr	r0, [r7, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800936c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800936e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009370:	4651      	mov	r1, sl
 8009372:	f7fe feae 	bl	80080d2 <vListInsert>
 8009376:	e7d4      	b.n	8009322 <prvSampleTimeNow+0x1a>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009378:	2300      	movs	r3, #0
 800937a:	9300      	str	r3, [sp, #0]
 800937c:	464a      	mov	r2, r9
 800937e:	4619      	mov	r1, r3
 8009380:	4620      	mov	r0, r4
 8009382:	f7ff ff95 	bl	80092b0 <xTimerGenericCommand>
				configASSERT( xResult );
 8009386:	2800      	cmp	r0, #0
 8009388:	d1cb      	bne.n	8009322 <prvSampleTimeNow+0x1a>
 800938a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800938e:	f383 8811 	msr	BASEPRI, r3
 8009392:	f3bf 8f6f 	isb	sy
 8009396:	f3bf 8f4f 	dsb	sy
 800939a:	e7fe      	b.n	800939a <prvSampleTimeNow+0x92>
 800939c:	20002160 	.word	0x20002160
 80093a0:	2000215c 	.word	0x2000215c
 80093a4:	20002150 	.word	0x20002150

080093a8 <prvTimerTask>:
{
 80093a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80093ac:	4e69      	ldr	r6, [pc, #420]	@ (8009554 <prvTimerTask+0x1ac>)
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80093ae:	4f6a      	ldr	r7, [pc, #424]	@ (8009558 <prvTimerTask+0x1b0>)
{
 80093b0:	b089      	sub	sp, #36	@ 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80093b2:	6833      	ldr	r3, [r6, #0]
 80093b4:	681d      	ldr	r5, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80093b6:	2d00      	cmp	r5, #0
 80093b8:	d033      	beq.n	8009422 <prvTimerTask+0x7a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80093ba:	68db      	ldr	r3, [r3, #12]
 80093bc:	f8d3 8000 	ldr.w	r8, [r3]
	vTaskSuspendAll();
 80093c0:	f7ff fc54 	bl	8008c6c <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80093c4:	a804      	add	r0, sp, #16
 80093c6:	f7ff ff9f 	bl	8009308 <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
 80093ca:	9c04      	ldr	r4, [sp, #16]
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80093cc:	4681      	mov	r9, r0
		if( xTimerListsWereSwitched == pdFALSE )
 80093ce:	2c00      	cmp	r4, #0
 80093d0:	d175      	bne.n	80094be <prvTimerTask+0x116>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80093d2:	2d00      	cmp	r5, #0
 80093d4:	d058      	beq.n	8009488 <prvTimerTask+0xe0>
 80093d6:	4540      	cmp	r0, r8
 80093d8:	d35c      	bcc.n	8009494 <prvTimerTask+0xec>
				( void ) xTaskResumeAll();
 80093da:	f7ff fceb 	bl	8008db4 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80093de:	6833      	ldr	r3, [r6, #0]
 80093e0:	68db      	ldr	r3, [r3, #12]
 80093e2:	68dd      	ldr	r5, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80093e4:	1d28      	adds	r0, r5, #4
 80093e6:	f7fe fe8b 	bl	8008100 <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80093ea:	69eb      	ldr	r3, [r5, #28]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d11a      	bne.n	8009426 <prvTimerTask+0x7e>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80093f0:	69a9      	ldr	r1, [r5, #24]
 80093f2:	4643      	mov	r3, r8
 80093f4:	464a      	mov	r2, r9
 80093f6:	4441      	add	r1, r8
 80093f8:	4628      	mov	r0, r5
 80093fa:	f7ff fed5 	bl	80091a8 <prvInsertTimerInActiveList>
 80093fe:	b190      	cbz	r0, 8009426 <prvTimerTask+0x7e>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009400:	9400      	str	r4, [sp, #0]
 8009402:	4623      	mov	r3, r4
 8009404:	4642      	mov	r2, r8
 8009406:	4621      	mov	r1, r4
 8009408:	4628      	mov	r0, r5
 800940a:	f7ff ff51 	bl	80092b0 <xTimerGenericCommand>
			configASSERT( xResult );
 800940e:	b950      	cbnz	r0, 8009426 <prvTimerTask+0x7e>
 8009410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009414:	f383 8811 	msr	BASEPRI, r3
 8009418:	f3bf 8f6f 	isb	sy
 800941c:	f3bf 8f4f 	dsb	sy
 8009420:	e7fe      	b.n	8009420 <prvTimerTask+0x78>
		xNextExpireTime = ( TickType_t ) 0U;
 8009422:	46a8      	mov	r8, r5
 8009424:	e7cc      	b.n	80093c0 <prvTimerTask+0x18>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009426:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 8009428:	4628      	mov	r0, r5
 800942a:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800942c:	6838      	ldr	r0, [r7, #0]
 800942e:	2200      	movs	r2, #0
 8009430:	a904      	add	r1, sp, #16
 8009432:	f7ff f8f4 	bl	800861e <xQueueReceive>
 8009436:	2800      	cmp	r0, #0
 8009438:	d0bb      	beq.n	80093b2 <prvTimerTask+0xa>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800943a:	9b04      	ldr	r3, [sp, #16]
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800943c:	9806      	ldr	r0, [sp, #24]
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800943e:	2b00      	cmp	r3, #0
 8009440:	db40      	blt.n	80094c4 <prvTimerTask+0x11c>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009442:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009444:	6963      	ldr	r3, [r4, #20]
 8009446:	2b00      	cmp	r3, #0
 8009448:	d143      	bne.n	80094d2 <prvTimerTask+0x12a>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800944a:	a803      	add	r0, sp, #12
 800944c:	f7ff ff5c 	bl	8009308 <prvSampleTimeNow>
			switch( xMessage.xMessageID )
 8009450:	9b04      	ldr	r3, [sp, #16]
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009452:	4602      	mov	r2, r0
			switch( xMessage.xMessageID )
 8009454:	2b09      	cmp	r3, #9
 8009456:	d8e9      	bhi.n	800942c <prvTimerTask+0x84>
 8009458:	a101      	add	r1, pc, #4	@ (adr r1, 8009460 <prvTimerTask+0xb8>)
 800945a:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800945e:	bf00      	nop
 8009460:	080094db 	.word	0x080094db
 8009464:	080094db 	.word	0x080094db
 8009468:	080094db 	.word	0x080094db
 800946c:	0800942d 	.word	0x0800942d
 8009470:	0800951f 	.word	0x0800951f
 8009474:	08009543 	.word	0x08009543
 8009478:	080094db 	.word	0x080094db
 800947c:	080094db 	.word	0x080094db
 8009480:	0800942d 	.word	0x0800942d
 8009484:	0800951f 	.word	0x0800951f
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009488:	4b34      	ldr	r3, [pc, #208]	@ (800955c <prvTimerTask+0x1b4>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	681c      	ldr	r4, [r3, #0]
 800948e:	fab4 f484 	clz	r4, r4
 8009492:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009494:	6838      	ldr	r0, [r7, #0]
 8009496:	4622      	mov	r2, r4
 8009498:	eba8 0109 	sub.w	r1, r8, r9
 800949c:	f7ff f9bc 	bl	8008818 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80094a0:	f7ff fc88 	bl	8008db4 <xTaskResumeAll>
 80094a4:	2800      	cmp	r0, #0
 80094a6:	d1c1      	bne.n	800942c <prvTimerTask+0x84>
					portYIELD_WITHIN_API();
 80094a8:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80094ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094b0:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	f3bf 8f6f 	isb	sy
 80094bc:	e7b6      	b.n	800942c <prvTimerTask+0x84>
			( void ) xTaskResumeAll();
 80094be:	f7ff fc79 	bl	8008db4 <xTaskResumeAll>
}
 80094c2:	e7b3      	b.n	800942c <prvTimerTask+0x84>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80094c4:	9b05      	ldr	r3, [sp, #20]
 80094c6:	9907      	ldr	r1, [sp, #28]
 80094c8:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80094ca:	9b04      	ldr	r3, [sp, #16]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	dbad      	blt.n	800942c <prvTimerTask+0x84>
 80094d0:	e7b7      	b.n	8009442 <prvTimerTask+0x9a>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80094d2:	1d20      	adds	r0, r4, #4
 80094d4:	f7fe fe14 	bl	8008100 <uxListRemove>
 80094d8:	e7b7      	b.n	800944a <prvTimerTask+0xa2>
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80094da:	69a1      	ldr	r1, [r4, #24]
 80094dc:	9b05      	ldr	r3, [sp, #20]
 80094de:	4620      	mov	r0, r4
 80094e0:	4419      	add	r1, r3
 80094e2:	f7ff fe61 	bl	80091a8 <prvInsertTimerInActiveList>
 80094e6:	2800      	cmp	r0, #0
 80094e8:	d0a0      	beq.n	800942c <prvTimerTask+0x84>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80094ea:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80094ec:	4620      	mov	r0, r4
 80094ee:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80094f0:	69e3      	ldr	r3, [r4, #28]
 80094f2:	2b01      	cmp	r3, #1
 80094f4:	d19a      	bne.n	800942c <prvTimerTask+0x84>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80094f6:	69a2      	ldr	r2, [r4, #24]
 80094f8:	9905      	ldr	r1, [sp, #20]
 80094fa:	2300      	movs	r3, #0
 80094fc:	440a      	add	r2, r1
 80094fe:	9300      	str	r3, [sp, #0]
 8009500:	4619      	mov	r1, r3
 8009502:	4620      	mov	r0, r4
 8009504:	f7ff fed4 	bl	80092b0 <xTimerGenericCommand>
							configASSERT( xResult );
 8009508:	2800      	cmp	r0, #0
 800950a:	d18f      	bne.n	800942c <prvTimerTask+0x84>
 800950c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009510:	f383 8811 	msr	BASEPRI, r3
 8009514:	f3bf 8f6f 	isb	sy
 8009518:	f3bf 8f4f 	dsb	sy
 800951c:	e7fe      	b.n	800951c <prvTimerTask+0x174>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800951e:	9905      	ldr	r1, [sp, #20]
 8009520:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009522:	b941      	cbnz	r1, 8009536 <prvTimerTask+0x18e>
 8009524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009528:	f383 8811 	msr	BASEPRI, r3
 800952c:	f3bf 8f6f 	isb	sy
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	e7fe      	b.n	8009534 <prvTimerTask+0x18c>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009536:	4603      	mov	r3, r0
 8009538:	4401      	add	r1, r0
 800953a:	4620      	mov	r0, r4
 800953c:	f7ff fe34 	bl	80091a8 <prvInsertTimerInActiveList>
					break;
 8009540:	e774      	b.n	800942c <prvTimerTask+0x84>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009542:	f894 302c 	ldrb.w	r3, [r4, #44]	@ 0x2c
 8009546:	2b00      	cmp	r3, #0
 8009548:	f47f af70 	bne.w	800942c <prvTimerTask+0x84>
							vPortFree( pxTimer );
 800954c:	4620      	mov	r0, r4
 800954e:	f000 fa69 	bl	8009a24 <vPortFree>
 8009552:	e76b      	b.n	800942c <prvTimerTask+0x84>
 8009554:	20002160 	.word	0x20002160
 8009558:	20002158 	.word	0x20002158
 800955c:	2000215c 	.word	0x2000215c

08009560 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009560:	4808      	ldr	r0, [pc, #32]	@ (8009584 <prvPortStartFirstTask+0x24>)
 8009562:	6800      	ldr	r0, [r0, #0]
 8009564:	6800      	ldr	r0, [r0, #0]
 8009566:	f380 8808 	msr	MSP, r0
 800956a:	f04f 0000 	mov.w	r0, #0
 800956e:	f380 8814 	msr	CONTROL, r0
 8009572:	b662      	cpsie	i
 8009574:	b661      	cpsie	f
 8009576:	f3bf 8f4f 	dsb	sy
 800957a:	f3bf 8f6f 	isb	sy
 800957e:	df00      	svc	0
 8009580:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009582:	0000      	.short	0x0000
 8009584:	e000ed08 	.word	0xe000ed08

08009588 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009588:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009598 <vPortEnableVFP+0x10>
 800958c:	6801      	ldr	r1, [r0, #0]
 800958e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009592:	6001      	str	r1, [r0, #0]
 8009594:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009596:	0000      	.short	0x0000
 8009598:	e000ed88 	.word	0xe000ed88

0800959c <prvTaskExitError>:
{
 800959c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800959e:	2300      	movs	r3, #0
 80095a0:	9301      	str	r3, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 80095a2:	4b0d      	ldr	r3, [pc, #52]	@ (80095d8 <prvTaskExitError+0x3c>)
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	3301      	adds	r3, #1
 80095a8:	d008      	beq.n	80095bc <prvTaskExitError+0x20>
 80095aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095ae:	f383 8811 	msr	BASEPRI, r3
 80095b2:	f3bf 8f6f 	isb	sy
 80095b6:	f3bf 8f4f 	dsb	sy
 80095ba:	e7fe      	b.n	80095ba <prvTaskExitError+0x1e>
 80095bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c0:	f383 8811 	msr	BASEPRI, r3
 80095c4:	f3bf 8f6f 	isb	sy
 80095c8:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 80095cc:	9b01      	ldr	r3, [sp, #4]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d0fc      	beq.n	80095cc <prvTaskExitError+0x30>
}
 80095d2:	b002      	add	sp, #8
 80095d4:	4770      	bx	lr
 80095d6:	bf00      	nop
 80095d8:	2000001c 	.word	0x2000001c

080095dc <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80095dc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80095e0:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80095e4:	4b07      	ldr	r3, [pc, #28]	@ (8009604 <pxPortInitialiseStack+0x28>)
 80095e6:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80095ea:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80095ee:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80095f2:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80095f6:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80095fa:	f840 3c24 	str.w	r3, [r0, #-36]
}
 80095fe:	3844      	subs	r0, #68	@ 0x44
 8009600:	4770      	bx	lr
 8009602:	bf00      	nop
 8009604:	0800959d 	.word	0x0800959d
	...

08009610 <SVC_Handler>:
	__asm volatile (
 8009610:	4b07      	ldr	r3, [pc, #28]	@ (8009630 <pxCurrentTCBConst2>)
 8009612:	6819      	ldr	r1, [r3, #0]
 8009614:	6808      	ldr	r0, [r1, #0]
 8009616:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800961a:	f380 8809 	msr	PSP, r0
 800961e:	f3bf 8f6f 	isb	sy
 8009622:	f04f 0000 	mov.w	r0, #0
 8009626:	f380 8811 	msr	BASEPRI, r0
 800962a:	4770      	bx	lr
 800962c:	f3af 8000 	nop.w

08009630 <pxCurrentTCBConst2>:
 8009630:	2000205c 	.word	0x2000205c

08009634 <vPortEnterCritical>:
 8009634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009638:	f383 8811 	msr	BASEPRI, r3
 800963c:	f3bf 8f6f 	isb	sy
 8009640:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 8009644:	4a0a      	ldr	r2, [pc, #40]	@ (8009670 <vPortEnterCritical+0x3c>)
 8009646:	6813      	ldr	r3, [r2, #0]
 8009648:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800964a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800964c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800964e:	d10e      	bne.n	800966e <vPortEnterCritical+0x3a>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009650:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009654:	f8d3 3d04 	ldr.w	r3, [r3, #3332]	@ 0xd04
 8009658:	b2db      	uxtb	r3, r3
 800965a:	b143      	cbz	r3, 800966e <vPortEnterCritical+0x3a>
 800965c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009660:	f383 8811 	msr	BASEPRI, r3
 8009664:	f3bf 8f6f 	isb	sy
 8009668:	f3bf 8f4f 	dsb	sy
 800966c:	e7fe      	b.n	800966c <vPortEnterCritical+0x38>
}
 800966e:	4770      	bx	lr
 8009670:	2000001c 	.word	0x2000001c

08009674 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 8009674:	4a08      	ldr	r2, [pc, #32]	@ (8009698 <vPortExitCritical+0x24>)
 8009676:	6813      	ldr	r3, [r2, #0]
 8009678:	b943      	cbnz	r3, 800968c <vPortExitCritical+0x18>
 800967a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800967e:	f383 8811 	msr	BASEPRI, r3
 8009682:	f3bf 8f6f 	isb	sy
 8009686:	f3bf 8f4f 	dsb	sy
 800968a:	e7fe      	b.n	800968a <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800968c:	3b01      	subs	r3, #1
 800968e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009690:	b90b      	cbnz	r3, 8009696 <vPortExitCritical+0x22>
	__asm volatile
 8009692:	f383 8811 	msr	BASEPRI, r3
}
 8009696:	4770      	bx	lr
 8009698:	2000001c 	.word	0x2000001c
 800969c:	00000000 	.word	0x00000000

080096a0 <PendSV_Handler>:
	__asm volatile
 80096a0:	f3ef 8009 	mrs	r0, PSP
 80096a4:	f3bf 8f6f 	isb	sy
 80096a8:	4b15      	ldr	r3, [pc, #84]	@ (8009700 <pxCurrentTCBConst>)
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	f01e 0f10 	tst.w	lr, #16
 80096b0:	bf08      	it	eq
 80096b2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80096b6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096ba:	6010      	str	r0, [r2, #0]
 80096bc:	e92d 0009 	stmdb	sp!, {r0, r3}
 80096c0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80096c4:	f380 8811 	msr	BASEPRI, r0
 80096c8:	f3bf 8f4f 	dsb	sy
 80096cc:	f3bf 8f6f 	isb	sy
 80096d0:	f7ff fc08 	bl	8008ee4 <vTaskSwitchContext>
 80096d4:	f04f 0000 	mov.w	r0, #0
 80096d8:	f380 8811 	msr	BASEPRI, r0
 80096dc:	bc09      	pop	{r0, r3}
 80096de:	6819      	ldr	r1, [r3, #0]
 80096e0:	6808      	ldr	r0, [r1, #0]
 80096e2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096e6:	f01e 0f10 	tst.w	lr, #16
 80096ea:	bf08      	it	eq
 80096ec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80096f0:	f380 8809 	msr	PSP, r0
 80096f4:	f3bf 8f6f 	isb	sy
 80096f8:	4770      	bx	lr
 80096fa:	bf00      	nop
 80096fc:	f3af 8000 	nop.w

08009700 <pxCurrentTCBConst>:
 8009700:	2000205c 	.word	0x2000205c

08009704 <SysTick_Handler>:
{
 8009704:	b508      	push	{r3, lr}
	__asm volatile
 8009706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800970a:	f383 8811 	msr	BASEPRI, r3
 800970e:	f3bf 8f6f 	isb	sy
 8009712:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 8009716:	f7ff fab7 	bl	8008c88 <xTaskIncrementTick>
 800971a:	b128      	cbz	r0, 8009728 <SysTick_Handler+0x24>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800971c:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009720:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009724:	f8c3 2d04 	str.w	r2, [r3, #3332]	@ 0xd04
	__asm volatile
 8009728:	2300      	movs	r3, #0
 800972a:	f383 8811 	msr	BASEPRI, r3
}
 800972e:	bd08      	pop	{r3, pc}

08009730 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009730:	f04f 22e0 	mov.w	r2, #3758153728	@ 0xe000e000
 8009734:	2300      	movs	r3, #0
 8009736:	6113      	str	r3, [r2, #16]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009738:	6193      	str	r3, [r2, #24]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800973a:	4b05      	ldr	r3, [pc, #20]	@ (8009750 <vPortSetupTimerInterrupt+0x20>)
 800973c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	fbb3 f3f1 	udiv	r3, r3, r1
 8009746:	3b01      	subs	r3, #1
 8009748:	6153      	str	r3, [r2, #20]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800974a:	2307      	movs	r3, #7
 800974c:	6113      	str	r3, [r2, #16]
}
 800974e:	4770      	bx	lr
 8009750:	20000010 	.word	0x20000010

08009754 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009754:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
{
 8009758:	b537      	push	{r0, r1, r2, r4, r5, lr}
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800975a:	f8d3 1d00 	ldr.w	r1, [r3, #3328]	@ 0xd00
 800975e:	4a38      	ldr	r2, [pc, #224]	@ (8009840 <xPortStartScheduler+0xec>)
 8009760:	4291      	cmp	r1, r2
 8009762:	d108      	bne.n	8009776 <xPortStartScheduler+0x22>
	__asm volatile
 8009764:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009768:	f383 8811 	msr	BASEPRI, r3
 800976c:	f3bf 8f6f 	isb	sy
 8009770:	f3bf 8f4f 	dsb	sy
 8009774:	e7fe      	b.n	8009774 <xPortStartScheduler+0x20>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009776:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800977a:	4b32      	ldr	r3, [pc, #200]	@ (8009844 <xPortStartScheduler+0xf0>)
 800977c:	429a      	cmp	r2, r3
 800977e:	d108      	bne.n	8009792 <xPortStartScheduler+0x3e>
 8009780:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009784:	f383 8811 	msr	BASEPRI, r3
 8009788:	f3bf 8f6f 	isb	sy
 800978c:	f3bf 8f4f 	dsb	sy
 8009790:	e7fe      	b.n	8009790 <xPortStartScheduler+0x3c>
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009792:	4b2d      	ldr	r3, [pc, #180]	@ (8009848 <xPortStartScheduler+0xf4>)
 8009794:	781a      	ldrb	r2, [r3, #0]
 8009796:	b2d2      	uxtb	r2, r2
 8009798:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800979a:	22ff      	movs	r2, #255	@ 0xff
 800979c:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800979e:	781b      	ldrb	r3, [r3, #0]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80097a0:	4a2a      	ldr	r2, [pc, #168]	@ (800984c <xPortStartScheduler+0xf8>)
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80097a2:	b2db      	uxtb	r3, r3
 80097a4:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80097a8:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80097ac:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80097b0:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80097b2:	4a27      	ldr	r2, [pc, #156]	@ (8009850 <xPortStartScheduler+0xfc>)
 80097b4:	2307      	movs	r3, #7
 80097b6:	6013      	str	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80097b8:	f89d 1003 	ldrb.w	r1, [sp, #3]
			ulMaxPRIGROUPValue--;
 80097bc:	6813      	ldr	r3, [r2, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80097be:	0609      	lsls	r1, r1, #24
 80097c0:	d40a      	bmi.n	80097d8 <xPortStartScheduler+0x84>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80097c2:	2b03      	cmp	r3, #3
 80097c4:	d011      	beq.n	80097ea <xPortStartScheduler+0x96>
 80097c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ca:	f383 8811 	msr	BASEPRI, r3
 80097ce:	f3bf 8f6f 	isb	sy
 80097d2:	f3bf 8f4f 	dsb	sy
 80097d6:	e7fe      	b.n	80097d6 <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
 80097d8:	3b01      	subs	r3, #1
 80097da:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80097dc:	f89d 3003 	ldrb.w	r3, [sp, #3]
 80097e0:	005b      	lsls	r3, r3, #1
 80097e2:	b2db      	uxtb	r3, r3
 80097e4:	f88d 3003 	strb.w	r3, [sp, #3]
 80097e8:	e7e6      	b.n	80097b8 <xPortStartScheduler+0x64>
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80097ea:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80097ee:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80097f0:	9b01      	ldr	r3, [sp, #4]
 80097f2:	4a15      	ldr	r2, [pc, #84]	@ (8009848 <xPortStartScheduler+0xf4>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80097f4:	f04f 24e0 	mov.w	r4, #3758153728	@ 0xe000e000
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80097f8:	b2db      	uxtb	r3, r3
 80097fa:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80097fc:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 8009800:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009804:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009808:	f8d4 3d20 	ldr.w	r3, [r4, #3360]	@ 0xd20
 800980c:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009810:	f8c4 3d20 	str.w	r3, [r4, #3360]	@ 0xd20
	vPortSetupTimerInterrupt();
 8009814:	f7ff ff8c 	bl	8009730 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 8009818:	4b0e      	ldr	r3, [pc, #56]	@ (8009854 <xPortStartScheduler+0x100>)
 800981a:	2500      	movs	r5, #0
 800981c:	601d      	str	r5, [r3, #0]
	vPortEnableVFP();
 800981e:	f7ff feb3 	bl	8009588 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009822:	f8d4 3f34 	ldr.w	r3, [r4, #3892]	@ 0xf34
 8009826:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800982a:	f8c4 3f34 	str.w	r3, [r4, #3892]	@ 0xf34
	prvPortStartFirstTask();
 800982e:	f7ff fe97 	bl	8009560 <prvPortStartFirstTask>
	vTaskSwitchContext();
 8009832:	f7ff fb57 	bl	8008ee4 <vTaskSwitchContext>
	prvTaskExitError();
 8009836:	f7ff feb1 	bl	800959c <prvTaskExitError>
}
 800983a:	4628      	mov	r0, r5
 800983c:	b003      	add	sp, #12
 800983e:	bd30      	pop	{r4, r5, pc}
 8009840:	410fc271 	.word	0x410fc271
 8009844:	410fc270 	.word	0x410fc270
 8009848:	e000e400 	.word	0xe000e400
 800984c:	20002190 	.word	0x20002190
 8009850:	2000218c 	.word	0x2000218c
 8009854:	2000001c 	.word	0x2000001c

08009858 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009858:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800985c:	2b0f      	cmp	r3, #15
 800985e:	d90e      	bls.n	800987e <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009860:	4a11      	ldr	r2, [pc, #68]	@ (80098a8 <vPortValidateInterruptPriority+0x50>)
 8009862:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009864:	4a11      	ldr	r2, [pc, #68]	@ (80098ac <vPortValidateInterruptPriority+0x54>)
 8009866:	7812      	ldrb	r2, [r2, #0]
 8009868:	429a      	cmp	r2, r3
 800986a:	d908      	bls.n	800987e <vPortValidateInterruptPriority+0x26>
 800986c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009870:	f383 8811 	msr	BASEPRI, r3
 8009874:	f3bf 8f6f 	isb	sy
 8009878:	f3bf 8f4f 	dsb	sy
 800987c:	e7fe      	b.n	800987c <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800987e:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8009882:	4a0b      	ldr	r2, [pc, #44]	@ (80098b0 <vPortValidateInterruptPriority+0x58>)
 8009884:	f8d3 3d0c 	ldr.w	r3, [r3, #3340]	@ 0xd0c
 8009888:	6812      	ldr	r2, [r2, #0]
 800988a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800988e:	4293      	cmp	r3, r2
 8009890:	d908      	bls.n	80098a4 <vPortValidateInterruptPriority+0x4c>
 8009892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009896:	f383 8811 	msr	BASEPRI, r3
 800989a:	f3bf 8f6f 	isb	sy
 800989e:	f3bf 8f4f 	dsb	sy
 80098a2:	e7fe      	b.n	80098a2 <vPortValidateInterruptPriority+0x4a>
	}
 80098a4:	4770      	bx	lr
 80098a6:	bf00      	nop
 80098a8:	e000e3f0 	.word	0xe000e3f0
 80098ac:	20002190 	.word	0x20002190
 80098b0:	2000218c 	.word	0x2000218c

080098b4 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80098b4:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80098b6:	4b10      	ldr	r3, [pc, #64]	@ (80098f8 <prvInsertBlockIntoFreeList+0x44>)
 80098b8:	461a      	mov	r2, r3
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	4283      	cmp	r3, r0
 80098be:	d3fb      	bcc.n	80098b8 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80098c0:	6854      	ldr	r4, [r2, #4]
 80098c2:	1911      	adds	r1, r2, r4
 80098c4:	4288      	cmp	r0, r1
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80098c6:	bf01      	itttt	eq
 80098c8:	6841      	ldreq	r1, [r0, #4]
 80098ca:	4610      	moveq	r0, r2
 80098cc:	1909      	addeq	r1, r1, r4
 80098ce:	6051      	streq	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80098d0:	6844      	ldr	r4, [r0, #4]
 80098d2:	1901      	adds	r1, r0, r4
 80098d4:	428b      	cmp	r3, r1
 80098d6:	d10c      	bne.n	80098f2 <prvInsertBlockIntoFreeList+0x3e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80098d8:	4908      	ldr	r1, [pc, #32]	@ (80098fc <prvInsertBlockIntoFreeList+0x48>)
 80098da:	6809      	ldr	r1, [r1, #0]
 80098dc:	428b      	cmp	r3, r1
 80098de:	d003      	beq.n	80098e8 <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80098e0:	6859      	ldr	r1, [r3, #4]
 80098e2:	4421      	add	r1, r4
 80098e4:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80098e6:	6819      	ldr	r1, [r3, #0]
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80098e8:	6001      	str	r1, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80098ea:	4290      	cmp	r0, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80098ec:	bf18      	it	ne
 80098ee:	6010      	strne	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80098f0:	bd10      	pop	{r4, pc}
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80098f2:	4619      	mov	r1, r3
 80098f4:	e7f8      	b.n	80098e8 <prvInsertBlockIntoFreeList+0x34>
 80098f6:	bf00      	nop
 80098f8:	200021a4 	.word	0x200021a4
 80098fc:	200021a0 	.word	0x200021a0

08009900 <pvPortMalloc>:
{
 8009900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009904:	4604      	mov	r4, r0
	vTaskSuspendAll();
 8009906:	f7ff f9b1 	bl	8008c6c <vTaskSuspendAll>
		if( pxEnd == NULL )
 800990a:	493f      	ldr	r1, [pc, #252]	@ (8009a08 <pvPortMalloc+0x108>)
 800990c:	4d3f      	ldr	r5, [pc, #252]	@ (8009a0c <pvPortMalloc+0x10c>)
 800990e:	680b      	ldr	r3, [r1, #0]
 8009910:	b9fb      	cbnz	r3, 8009952 <pvPortMalloc+0x52>
	uxAddress = ( size_t ) ucHeap;
 8009912:	4a3f      	ldr	r2, [pc, #252]	@ (8009a10 <pvPortMalloc+0x110>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009914:	0756      	lsls	r6, r2, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8009916:	bf1c      	itt	ne
 8009918:	3207      	addne	r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800991a:	4b3e      	ldrne	r3, [pc, #248]	@ (8009a14 <pvPortMalloc+0x114>)
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800991c:	4e3e      	ldr	r6, [pc, #248]	@ (8009a18 <pvPortMalloc+0x118>)
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800991e:	bf1a      	itte	ne
 8009920:	f022 0207 	bicne.w	r2, r2, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009924:	1a9b      	subne	r3, r3, r2
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009926:	f247 5330 	movweq	r3, #30000	@ 0x7530
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800992a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 800992c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800992e:	f023 0307 	bic.w	r3, r3, #7
	xStart.xBlockSize = ( size_t ) 0;
 8009932:	2000      	movs	r0, #0
 8009934:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009936:	6032      	str	r2, [r6, #0]
	pxEnd->pxNextFreeBlock = NULL;
 8009938:	e9c3 0000 	strd	r0, r0, [r3]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800993c:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800993e:	e9c2 3000 	strd	r3, r0, [r2]
	pxEnd = ( void * ) uxAddress;
 8009942:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009944:	4b35      	ldr	r3, [pc, #212]	@ (8009a1c <pvPortMalloc+0x11c>)
 8009946:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009948:	4b35      	ldr	r3, [pc, #212]	@ (8009a20 <pvPortMalloc+0x120>)
 800994a:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800994c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009950:	602b      	str	r3, [r5, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009952:	682e      	ldr	r6, [r5, #0]
 8009954:	4226      	tst	r6, r4
 8009956:	d152      	bne.n	80099fe <pvPortMalloc+0xfe>
			if( xWantedSize > 0 )
 8009958:	2c00      	cmp	r4, #0
 800995a:	d043      	beq.n	80099e4 <pvPortMalloc+0xe4>
				xWantedSize += xHeapStructSize;
 800995c:	f104 0308 	add.w	r3, r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009960:	0760      	lsls	r0, r4, #29
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009962:	bf1c      	itt	ne
 8009964:	f023 0307 	bicne.w	r3, r3, #7
 8009968:	3308      	addne	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800996a:	2b00      	cmp	r3, #0
 800996c:	d047      	beq.n	80099fe <pvPortMalloc+0xfe>
 800996e:	4f2c      	ldr	r7, [pc, #176]	@ (8009a20 <pvPortMalloc+0x120>)
 8009970:	683c      	ldr	r4, [r7, #0]
 8009972:	429c      	cmp	r4, r3
 8009974:	d343      	bcc.n	80099fe <pvPortMalloc+0xfe>
				pxBlock = xStart.pxNextFreeBlock;
 8009976:	4a28      	ldr	r2, [pc, #160]	@ (8009a18 <pvPortMalloc+0x118>)
 8009978:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800997a:	6868      	ldr	r0, [r5, #4]
 800997c:	4298      	cmp	r0, r3
 800997e:	d204      	bcs.n	800998a <pvPortMalloc+0x8a>
 8009980:	f8d5 c000 	ldr.w	ip, [r5]
 8009984:	f1bc 0f00 	cmp.w	ip, #0
 8009988:	d115      	bne.n	80099b6 <pvPortMalloc+0xb6>
				if( pxBlock != pxEnd )
 800998a:	6809      	ldr	r1, [r1, #0]
 800998c:	42a9      	cmp	r1, r5
 800998e:	d036      	beq.n	80099fe <pvPortMalloc+0xfe>
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009990:	6829      	ldr	r1, [r5, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009992:	f8d2 8000 	ldr.w	r8, [r2]
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009996:	6011      	str	r1, [r2, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009998:	1ac2      	subs	r2, r0, r3
 800999a:	2a10      	cmp	r2, #16
 800999c:	d912      	bls.n	80099c4 <pvPortMalloc+0xc4>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800999e:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80099a0:	0741      	lsls	r1, r0, #29
 80099a2:	d00b      	beq.n	80099bc <pvPortMalloc+0xbc>
 80099a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a8:	f383 8811 	msr	BASEPRI, r3
 80099ac:	f3bf 8f6f 	isb	sy
 80099b0:	f3bf 8f4f 	dsb	sy
 80099b4:	e7fe      	b.n	80099b4 <pvPortMalloc+0xb4>
 80099b6:	462a      	mov	r2, r5
 80099b8:	4665      	mov	r5, ip
 80099ba:	e7de      	b.n	800997a <pvPortMalloc+0x7a>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80099bc:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 80099be:	606b      	str	r3, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80099c0:	f7ff ff78 	bl	80098b4 <prvInsertBlockIntoFreeList>
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80099c4:	4915      	ldr	r1, [pc, #84]	@ (8009a1c <pvPortMalloc+0x11c>)
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80099c6:	686a      	ldr	r2, [r5, #4]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80099c8:	6808      	ldr	r0, [r1, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80099ca:	1aa4      	subs	r4, r4, r2
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80099cc:	4284      	cmp	r4, r0
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80099ce:	ea46 0602 	orr.w	r6, r6, r2
					pxBlock->pxNextFreeBlock = NULL;
 80099d2:	f04f 0300 	mov.w	r3, #0
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80099d6:	603c      	str	r4, [r7, #0]
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80099d8:	bf38      	it	cc
 80099da:	600c      	strcc	r4, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80099dc:	606e      	str	r6, [r5, #4]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80099de:	f108 0408 	add.w	r4, r8, #8
					pxBlock->pxNextFreeBlock = NULL;
 80099e2:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
 80099e4:	f7ff f9e6 	bl	8008db4 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80099e8:	0763      	lsls	r3, r4, #29
 80099ea:	d00a      	beq.n	8009a02 <pvPortMalloc+0x102>
 80099ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099f0:	f383 8811 	msr	BASEPRI, r3
 80099f4:	f3bf 8f6f 	isb	sy
 80099f8:	f3bf 8f4f 	dsb	sy
 80099fc:	e7fe      	b.n	80099fc <pvPortMalloc+0xfc>
void *pvReturn = NULL;
 80099fe:	2400      	movs	r4, #0
 8009a00:	e7f0      	b.n	80099e4 <pvPortMalloc+0xe4>
}
 8009a02:	4620      	mov	r0, r4
 8009a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009a08:	200021a0 	.word	0x200021a0
 8009a0c:	20002194 	.word	0x20002194
 8009a10:	200021ac 	.word	0x200021ac
 8009a14:	200096dc 	.word	0x200096dc
 8009a18:	200021a4 	.word	0x200021a4
 8009a1c:	20002198 	.word	0x20002198
 8009a20:	2000219c 	.word	0x2000219c

08009a24 <vPortFree>:
{
 8009a24:	b510      	push	{r4, lr}
	if( pv != NULL )
 8009a26:	4604      	mov	r4, r0
 8009a28:	b370      	cbz	r0, 8009a88 <vPortFree+0x64>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009a2a:	4a18      	ldr	r2, [pc, #96]	@ (8009a8c <vPortFree+0x68>)
 8009a2c:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8009a30:	6812      	ldr	r2, [r2, #0]
 8009a32:	4213      	tst	r3, r2
 8009a34:	d108      	bne.n	8009a48 <vPortFree+0x24>
 8009a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3a:	f383 8811 	msr	BASEPRI, r3
 8009a3e:	f3bf 8f6f 	isb	sy
 8009a42:	f3bf 8f4f 	dsb	sy
 8009a46:	e7fe      	b.n	8009a46 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8009a48:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8009a4c:	b141      	cbz	r1, 8009a60 <vPortFree+0x3c>
 8009a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a52:	f383 8811 	msr	BASEPRI, r3
 8009a56:	f3bf 8f6f 	isb	sy
 8009a5a:	f3bf 8f4f 	dsb	sy
 8009a5e:	e7fe      	b.n	8009a5e <vPortFree+0x3a>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009a60:	ea23 0302 	bic.w	r3, r3, r2
 8009a64:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 8009a68:	f7ff f900 	bl	8008c6c <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009a6c:	4a08      	ldr	r2, [pc, #32]	@ (8009a90 <vPortFree+0x6c>)
 8009a6e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009a72:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009a74:	f1a4 0008 	sub.w	r0, r4, #8
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009a78:	440b      	add	r3, r1
 8009a7a:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8009a7c:	f7ff ff1a 	bl	80098b4 <prvInsertBlockIntoFreeList>
}
 8009a80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
				( void ) xTaskResumeAll();
 8009a84:	f7ff b996 	b.w	8008db4 <xTaskResumeAll>
}
 8009a88:	bd10      	pop	{r4, pc}
 8009a8a:	bf00      	nop
 8009a8c:	20002194 	.word	0x20002194
 8009a90:	2000219c 	.word	0x2000219c

08009a94 <atoi>:
 8009a94:	220a      	movs	r2, #10
 8009a96:	2100      	movs	r1, #0
 8009a98:	f000 bf44 	b.w	800a924 <strtol>

08009a9c <malloc>:
 8009a9c:	4b02      	ldr	r3, [pc, #8]	@ (8009aa8 <malloc+0xc>)
 8009a9e:	4601      	mov	r1, r0
 8009aa0:	6818      	ldr	r0, [r3, #0]
 8009aa2:	f000 b82d 	b.w	8009b00 <_malloc_r>
 8009aa6:	bf00      	nop
 8009aa8:	200001a0 	.word	0x200001a0

08009aac <free>:
 8009aac:	4b02      	ldr	r3, [pc, #8]	@ (8009ab8 <free+0xc>)
 8009aae:	4601      	mov	r1, r0
 8009ab0:	6818      	ldr	r0, [r3, #0]
 8009ab2:	f003 bc31 	b.w	800d318 <_free_r>
 8009ab6:	bf00      	nop
 8009ab8:	200001a0 	.word	0x200001a0

08009abc <sbrk_aligned>:
 8009abc:	b570      	push	{r4, r5, r6, lr}
 8009abe:	4e0f      	ldr	r6, [pc, #60]	@ (8009afc <sbrk_aligned+0x40>)
 8009ac0:	460c      	mov	r4, r1
 8009ac2:	6831      	ldr	r1, [r6, #0]
 8009ac4:	4605      	mov	r5, r0
 8009ac6:	b911      	cbnz	r1, 8009ace <sbrk_aligned+0x12>
 8009ac8:	f002 fd60 	bl	800c58c <_sbrk_r>
 8009acc:	6030      	str	r0, [r6, #0]
 8009ace:	4621      	mov	r1, r4
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	f002 fd5b 	bl	800c58c <_sbrk_r>
 8009ad6:	1c43      	adds	r3, r0, #1
 8009ad8:	d103      	bne.n	8009ae2 <sbrk_aligned+0x26>
 8009ada:	f04f 34ff 	mov.w	r4, #4294967295
 8009ade:	4620      	mov	r0, r4
 8009ae0:	bd70      	pop	{r4, r5, r6, pc}
 8009ae2:	1cc4      	adds	r4, r0, #3
 8009ae4:	f024 0403 	bic.w	r4, r4, #3
 8009ae8:	42a0      	cmp	r0, r4
 8009aea:	d0f8      	beq.n	8009ade <sbrk_aligned+0x22>
 8009aec:	1a21      	subs	r1, r4, r0
 8009aee:	4628      	mov	r0, r5
 8009af0:	f002 fd4c 	bl	800c58c <_sbrk_r>
 8009af4:	3001      	adds	r0, #1
 8009af6:	d1f2      	bne.n	8009ade <sbrk_aligned+0x22>
 8009af8:	e7ef      	b.n	8009ada <sbrk_aligned+0x1e>
 8009afa:	bf00      	nop
 8009afc:	200096dc 	.word	0x200096dc

08009b00 <_malloc_r>:
 8009b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b04:	1ccd      	adds	r5, r1, #3
 8009b06:	f025 0503 	bic.w	r5, r5, #3
 8009b0a:	3508      	adds	r5, #8
 8009b0c:	2d0c      	cmp	r5, #12
 8009b0e:	bf38      	it	cc
 8009b10:	250c      	movcc	r5, #12
 8009b12:	2d00      	cmp	r5, #0
 8009b14:	4606      	mov	r6, r0
 8009b16:	db01      	blt.n	8009b1c <_malloc_r+0x1c>
 8009b18:	42a9      	cmp	r1, r5
 8009b1a:	d904      	bls.n	8009b26 <_malloc_r+0x26>
 8009b1c:	230c      	movs	r3, #12
 8009b1e:	6033      	str	r3, [r6, #0]
 8009b20:	2000      	movs	r0, #0
 8009b22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b26:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009bfc <_malloc_r+0xfc>
 8009b2a:	f000 f869 	bl	8009c00 <__malloc_lock>
 8009b2e:	f8d8 3000 	ldr.w	r3, [r8]
 8009b32:	461c      	mov	r4, r3
 8009b34:	bb44      	cbnz	r4, 8009b88 <_malloc_r+0x88>
 8009b36:	4629      	mov	r1, r5
 8009b38:	4630      	mov	r0, r6
 8009b3a:	f7ff ffbf 	bl	8009abc <sbrk_aligned>
 8009b3e:	1c43      	adds	r3, r0, #1
 8009b40:	4604      	mov	r4, r0
 8009b42:	d158      	bne.n	8009bf6 <_malloc_r+0xf6>
 8009b44:	f8d8 4000 	ldr.w	r4, [r8]
 8009b48:	4627      	mov	r7, r4
 8009b4a:	2f00      	cmp	r7, #0
 8009b4c:	d143      	bne.n	8009bd6 <_malloc_r+0xd6>
 8009b4e:	2c00      	cmp	r4, #0
 8009b50:	d04b      	beq.n	8009bea <_malloc_r+0xea>
 8009b52:	6823      	ldr	r3, [r4, #0]
 8009b54:	4639      	mov	r1, r7
 8009b56:	4630      	mov	r0, r6
 8009b58:	eb04 0903 	add.w	r9, r4, r3
 8009b5c:	f002 fd16 	bl	800c58c <_sbrk_r>
 8009b60:	4581      	cmp	r9, r0
 8009b62:	d142      	bne.n	8009bea <_malloc_r+0xea>
 8009b64:	6821      	ldr	r1, [r4, #0]
 8009b66:	1a6d      	subs	r5, r5, r1
 8009b68:	4629      	mov	r1, r5
 8009b6a:	4630      	mov	r0, r6
 8009b6c:	f7ff ffa6 	bl	8009abc <sbrk_aligned>
 8009b70:	3001      	adds	r0, #1
 8009b72:	d03a      	beq.n	8009bea <_malloc_r+0xea>
 8009b74:	6823      	ldr	r3, [r4, #0]
 8009b76:	442b      	add	r3, r5
 8009b78:	6023      	str	r3, [r4, #0]
 8009b7a:	f8d8 3000 	ldr.w	r3, [r8]
 8009b7e:	685a      	ldr	r2, [r3, #4]
 8009b80:	bb62      	cbnz	r2, 8009bdc <_malloc_r+0xdc>
 8009b82:	f8c8 7000 	str.w	r7, [r8]
 8009b86:	e00f      	b.n	8009ba8 <_malloc_r+0xa8>
 8009b88:	6822      	ldr	r2, [r4, #0]
 8009b8a:	1b52      	subs	r2, r2, r5
 8009b8c:	d420      	bmi.n	8009bd0 <_malloc_r+0xd0>
 8009b8e:	2a0b      	cmp	r2, #11
 8009b90:	d917      	bls.n	8009bc2 <_malloc_r+0xc2>
 8009b92:	1961      	adds	r1, r4, r5
 8009b94:	42a3      	cmp	r3, r4
 8009b96:	6025      	str	r5, [r4, #0]
 8009b98:	bf18      	it	ne
 8009b9a:	6059      	strne	r1, [r3, #4]
 8009b9c:	6863      	ldr	r3, [r4, #4]
 8009b9e:	bf08      	it	eq
 8009ba0:	f8c8 1000 	streq.w	r1, [r8]
 8009ba4:	5162      	str	r2, [r4, r5]
 8009ba6:	604b      	str	r3, [r1, #4]
 8009ba8:	4630      	mov	r0, r6
 8009baa:	f000 f82f 	bl	8009c0c <__malloc_unlock>
 8009bae:	f104 000b 	add.w	r0, r4, #11
 8009bb2:	1d23      	adds	r3, r4, #4
 8009bb4:	f020 0007 	bic.w	r0, r0, #7
 8009bb8:	1ac2      	subs	r2, r0, r3
 8009bba:	bf1c      	itt	ne
 8009bbc:	1a1b      	subne	r3, r3, r0
 8009bbe:	50a3      	strne	r3, [r4, r2]
 8009bc0:	e7af      	b.n	8009b22 <_malloc_r+0x22>
 8009bc2:	6862      	ldr	r2, [r4, #4]
 8009bc4:	42a3      	cmp	r3, r4
 8009bc6:	bf0c      	ite	eq
 8009bc8:	f8c8 2000 	streq.w	r2, [r8]
 8009bcc:	605a      	strne	r2, [r3, #4]
 8009bce:	e7eb      	b.n	8009ba8 <_malloc_r+0xa8>
 8009bd0:	4623      	mov	r3, r4
 8009bd2:	6864      	ldr	r4, [r4, #4]
 8009bd4:	e7ae      	b.n	8009b34 <_malloc_r+0x34>
 8009bd6:	463c      	mov	r4, r7
 8009bd8:	687f      	ldr	r7, [r7, #4]
 8009bda:	e7b6      	b.n	8009b4a <_malloc_r+0x4a>
 8009bdc:	461a      	mov	r2, r3
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	42a3      	cmp	r3, r4
 8009be2:	d1fb      	bne.n	8009bdc <_malloc_r+0xdc>
 8009be4:	2300      	movs	r3, #0
 8009be6:	6053      	str	r3, [r2, #4]
 8009be8:	e7de      	b.n	8009ba8 <_malloc_r+0xa8>
 8009bea:	230c      	movs	r3, #12
 8009bec:	6033      	str	r3, [r6, #0]
 8009bee:	4630      	mov	r0, r6
 8009bf0:	f000 f80c 	bl	8009c0c <__malloc_unlock>
 8009bf4:	e794      	b.n	8009b20 <_malloc_r+0x20>
 8009bf6:	6005      	str	r5, [r0, #0]
 8009bf8:	e7d6      	b.n	8009ba8 <_malloc_r+0xa8>
 8009bfa:	bf00      	nop
 8009bfc:	200096e0 	.word	0x200096e0

08009c00 <__malloc_lock>:
 8009c00:	4801      	ldr	r0, [pc, #4]	@ (8009c08 <__malloc_lock+0x8>)
 8009c02:	f7fb b854 	b.w	8004cae <__retarget_lock_acquire_recursive>
 8009c06:	bf00      	nop
 8009c08:	2000174c 	.word	0x2000174c

08009c0c <__malloc_unlock>:
 8009c0c:	4801      	ldr	r0, [pc, #4]	@ (8009c14 <__malloc_unlock+0x8>)
 8009c0e:	f7fb b85a 	b.w	8004cc6 <__retarget_lock_release_recursive>
 8009c12:	bf00      	nop
 8009c14:	2000174c 	.word	0x2000174c

08009c18 <sulp>:
 8009c18:	b570      	push	{r4, r5, r6, lr}
 8009c1a:	4604      	mov	r4, r0
 8009c1c:	460d      	mov	r5, r1
 8009c1e:	ec45 4b10 	vmov	d0, r4, r5
 8009c22:	4616      	mov	r6, r2
 8009c24:	f004 fac6 	bl	800e1b4 <__ulp>
 8009c28:	ec51 0b10 	vmov	r0, r1, d0
 8009c2c:	b17e      	cbz	r6, 8009c4e <sulp+0x36>
 8009c2e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009c32:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	dd09      	ble.n	8009c4e <sulp+0x36>
 8009c3a:	051b      	lsls	r3, r3, #20
 8009c3c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8009c40:	2400      	movs	r4, #0
 8009c42:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009c46:	4622      	mov	r2, r4
 8009c48:	462b      	mov	r3, r5
 8009c4a:	f7f6 fce5 	bl	8000618 <__aeabi_dmul>
 8009c4e:	ec41 0b10 	vmov	d0, r0, r1
 8009c52:	bd70      	pop	{r4, r5, r6, pc}
 8009c54:	0000      	movs	r0, r0
	...

08009c58 <_strtod_l>:
 8009c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c5c:	b09f      	sub	sp, #124	@ 0x7c
 8009c5e:	460c      	mov	r4, r1
 8009c60:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009c62:	2200      	movs	r2, #0
 8009c64:	921a      	str	r2, [sp, #104]	@ 0x68
 8009c66:	9005      	str	r0, [sp, #20]
 8009c68:	f04f 0a00 	mov.w	sl, #0
 8009c6c:	f04f 0b00 	mov.w	fp, #0
 8009c70:	460a      	mov	r2, r1
 8009c72:	9219      	str	r2, [sp, #100]	@ 0x64
 8009c74:	7811      	ldrb	r1, [r2, #0]
 8009c76:	292b      	cmp	r1, #43	@ 0x2b
 8009c78:	d04a      	beq.n	8009d10 <_strtod_l+0xb8>
 8009c7a:	d838      	bhi.n	8009cee <_strtod_l+0x96>
 8009c7c:	290d      	cmp	r1, #13
 8009c7e:	d832      	bhi.n	8009ce6 <_strtod_l+0x8e>
 8009c80:	2908      	cmp	r1, #8
 8009c82:	d832      	bhi.n	8009cea <_strtod_l+0x92>
 8009c84:	2900      	cmp	r1, #0
 8009c86:	d03b      	beq.n	8009d00 <_strtod_l+0xa8>
 8009c88:	2200      	movs	r2, #0
 8009c8a:	920b      	str	r2, [sp, #44]	@ 0x2c
 8009c8c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009c8e:	782a      	ldrb	r2, [r5, #0]
 8009c90:	2a30      	cmp	r2, #48	@ 0x30
 8009c92:	f040 80b3 	bne.w	8009dfc <_strtod_l+0x1a4>
 8009c96:	786a      	ldrb	r2, [r5, #1]
 8009c98:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009c9c:	2a58      	cmp	r2, #88	@ 0x58
 8009c9e:	d16e      	bne.n	8009d7e <_strtod_l+0x126>
 8009ca0:	9302      	str	r3, [sp, #8]
 8009ca2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ca4:	9301      	str	r3, [sp, #4]
 8009ca6:	ab1a      	add	r3, sp, #104	@ 0x68
 8009ca8:	9300      	str	r3, [sp, #0]
 8009caa:	4a8e      	ldr	r2, [pc, #568]	@ (8009ee4 <_strtod_l+0x28c>)
 8009cac:	9805      	ldr	r0, [sp, #20]
 8009cae:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009cb0:	a919      	add	r1, sp, #100	@ 0x64
 8009cb2:	f003 fbe3 	bl	800d47c <__gethex>
 8009cb6:	f010 060f 	ands.w	r6, r0, #15
 8009cba:	4604      	mov	r4, r0
 8009cbc:	d005      	beq.n	8009cca <_strtod_l+0x72>
 8009cbe:	2e06      	cmp	r6, #6
 8009cc0:	d128      	bne.n	8009d14 <_strtod_l+0xbc>
 8009cc2:	3501      	adds	r5, #1
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	9519      	str	r5, [sp, #100]	@ 0x64
 8009cc8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009cca:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	f040 858e 	bne.w	800a7ee <_strtod_l+0xb96>
 8009cd2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009cd4:	b1cb      	cbz	r3, 8009d0a <_strtod_l+0xb2>
 8009cd6:	4652      	mov	r2, sl
 8009cd8:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009cdc:	ec43 2b10 	vmov	d0, r2, r3
 8009ce0:	b01f      	add	sp, #124	@ 0x7c
 8009ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ce6:	2920      	cmp	r1, #32
 8009ce8:	d1ce      	bne.n	8009c88 <_strtod_l+0x30>
 8009cea:	3201      	adds	r2, #1
 8009cec:	e7c1      	b.n	8009c72 <_strtod_l+0x1a>
 8009cee:	292d      	cmp	r1, #45	@ 0x2d
 8009cf0:	d1ca      	bne.n	8009c88 <_strtod_l+0x30>
 8009cf2:	2101      	movs	r1, #1
 8009cf4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009cf6:	1c51      	adds	r1, r2, #1
 8009cf8:	9119      	str	r1, [sp, #100]	@ 0x64
 8009cfa:	7852      	ldrb	r2, [r2, #1]
 8009cfc:	2a00      	cmp	r2, #0
 8009cfe:	d1c5      	bne.n	8009c8c <_strtod_l+0x34>
 8009d00:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009d02:	9419      	str	r4, [sp, #100]	@ 0x64
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	f040 8570 	bne.w	800a7ea <_strtod_l+0xb92>
 8009d0a:	4652      	mov	r2, sl
 8009d0c:	465b      	mov	r3, fp
 8009d0e:	e7e5      	b.n	8009cdc <_strtod_l+0x84>
 8009d10:	2100      	movs	r1, #0
 8009d12:	e7ef      	b.n	8009cf4 <_strtod_l+0x9c>
 8009d14:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009d16:	b13a      	cbz	r2, 8009d28 <_strtod_l+0xd0>
 8009d18:	2135      	movs	r1, #53	@ 0x35
 8009d1a:	a81c      	add	r0, sp, #112	@ 0x70
 8009d1c:	f004 fb44 	bl	800e3a8 <__copybits>
 8009d20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009d22:	9805      	ldr	r0, [sp, #20]
 8009d24:	f003 ff12 	bl	800db4c <_Bfree>
 8009d28:	3e01      	subs	r6, #1
 8009d2a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009d2c:	2e04      	cmp	r6, #4
 8009d2e:	d806      	bhi.n	8009d3e <_strtod_l+0xe6>
 8009d30:	e8df f006 	tbb	[pc, r6]
 8009d34:	201d0314 	.word	0x201d0314
 8009d38:	14          	.byte	0x14
 8009d39:	00          	.byte	0x00
 8009d3a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009d3e:	05e1      	lsls	r1, r4, #23
 8009d40:	bf48      	it	mi
 8009d42:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8009d46:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009d4a:	0d1b      	lsrs	r3, r3, #20
 8009d4c:	051b      	lsls	r3, r3, #20
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d1bb      	bne.n	8009cca <_strtod_l+0x72>
 8009d52:	f002 fc3d 	bl	800c5d0 <__errno>
 8009d56:	2322      	movs	r3, #34	@ 0x22
 8009d58:	6003      	str	r3, [r0, #0]
 8009d5a:	e7b6      	b.n	8009cca <_strtod_l+0x72>
 8009d5c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009d60:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009d64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8009d68:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009d6c:	e7e7      	b.n	8009d3e <_strtod_l+0xe6>
 8009d6e:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8009eec <_strtod_l+0x294>
 8009d72:	e7e4      	b.n	8009d3e <_strtod_l+0xe6>
 8009d74:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8009d78:	f04f 3aff 	mov.w	sl, #4294967295
 8009d7c:	e7df      	b.n	8009d3e <_strtod_l+0xe6>
 8009d7e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d80:	1c5a      	adds	r2, r3, #1
 8009d82:	9219      	str	r2, [sp, #100]	@ 0x64
 8009d84:	785b      	ldrb	r3, [r3, #1]
 8009d86:	2b30      	cmp	r3, #48	@ 0x30
 8009d88:	d0f9      	beq.n	8009d7e <_strtod_l+0x126>
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d09d      	beq.n	8009cca <_strtod_l+0x72>
 8009d8e:	2301      	movs	r3, #1
 8009d90:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009d94:	930c      	str	r3, [sp, #48]	@ 0x30
 8009d96:	2300      	movs	r3, #0
 8009d98:	9308      	str	r3, [sp, #32]
 8009d9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d9c:	461f      	mov	r7, r3
 8009d9e:	220a      	movs	r2, #10
 8009da0:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009da2:	7805      	ldrb	r5, [r0, #0]
 8009da4:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8009da8:	b2d9      	uxtb	r1, r3
 8009daa:	2909      	cmp	r1, #9
 8009dac:	d928      	bls.n	8009e00 <_strtod_l+0x1a8>
 8009dae:	494e      	ldr	r1, [pc, #312]	@ (8009ee8 <_strtod_l+0x290>)
 8009db0:	2201      	movs	r2, #1
 8009db2:	f001 fe00 	bl	800b9b6 <strncmp>
 8009db6:	2800      	cmp	r0, #0
 8009db8:	d032      	beq.n	8009e20 <_strtod_l+0x1c8>
 8009dba:	2000      	movs	r0, #0
 8009dbc:	462a      	mov	r2, r5
 8009dbe:	4681      	mov	r9, r0
 8009dc0:	463d      	mov	r5, r7
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	2a65      	cmp	r2, #101	@ 0x65
 8009dc6:	d001      	beq.n	8009dcc <_strtod_l+0x174>
 8009dc8:	2a45      	cmp	r2, #69	@ 0x45
 8009dca:	d114      	bne.n	8009df6 <_strtod_l+0x19e>
 8009dcc:	b91d      	cbnz	r5, 8009dd6 <_strtod_l+0x17e>
 8009dce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009dd0:	4302      	orrs	r2, r0
 8009dd2:	d095      	beq.n	8009d00 <_strtod_l+0xa8>
 8009dd4:	2500      	movs	r5, #0
 8009dd6:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009dd8:	1c62      	adds	r2, r4, #1
 8009dda:	9219      	str	r2, [sp, #100]	@ 0x64
 8009ddc:	7862      	ldrb	r2, [r4, #1]
 8009dde:	2a2b      	cmp	r2, #43	@ 0x2b
 8009de0:	d077      	beq.n	8009ed2 <_strtod_l+0x27a>
 8009de2:	2a2d      	cmp	r2, #45	@ 0x2d
 8009de4:	d07b      	beq.n	8009ede <_strtod_l+0x286>
 8009de6:	f04f 0c00 	mov.w	ip, #0
 8009dea:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009dee:	2909      	cmp	r1, #9
 8009df0:	f240 8082 	bls.w	8009ef8 <_strtod_l+0x2a0>
 8009df4:	9419      	str	r4, [sp, #100]	@ 0x64
 8009df6:	f04f 0800 	mov.w	r8, #0
 8009dfa:	e0a2      	b.n	8009f42 <_strtod_l+0x2ea>
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	e7c7      	b.n	8009d90 <_strtod_l+0x138>
 8009e00:	2f08      	cmp	r7, #8
 8009e02:	bfd5      	itete	le
 8009e04:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8009e06:	9908      	ldrgt	r1, [sp, #32]
 8009e08:	fb02 3301 	mlale	r3, r2, r1, r3
 8009e0c:	fb02 3301 	mlagt	r3, r2, r1, r3
 8009e10:	f100 0001 	add.w	r0, r0, #1
 8009e14:	bfd4      	ite	le
 8009e16:	930a      	strle	r3, [sp, #40]	@ 0x28
 8009e18:	9308      	strgt	r3, [sp, #32]
 8009e1a:	3701      	adds	r7, #1
 8009e1c:	9019      	str	r0, [sp, #100]	@ 0x64
 8009e1e:	e7bf      	b.n	8009da0 <_strtod_l+0x148>
 8009e20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e22:	1c5a      	adds	r2, r3, #1
 8009e24:	9219      	str	r2, [sp, #100]	@ 0x64
 8009e26:	785a      	ldrb	r2, [r3, #1]
 8009e28:	b37f      	cbz	r7, 8009e8a <_strtod_l+0x232>
 8009e2a:	4681      	mov	r9, r0
 8009e2c:	463d      	mov	r5, r7
 8009e2e:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009e32:	2b09      	cmp	r3, #9
 8009e34:	d912      	bls.n	8009e5c <_strtod_l+0x204>
 8009e36:	2301      	movs	r3, #1
 8009e38:	e7c4      	b.n	8009dc4 <_strtod_l+0x16c>
 8009e3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e3c:	1c5a      	adds	r2, r3, #1
 8009e3e:	9219      	str	r2, [sp, #100]	@ 0x64
 8009e40:	785a      	ldrb	r2, [r3, #1]
 8009e42:	3001      	adds	r0, #1
 8009e44:	2a30      	cmp	r2, #48	@ 0x30
 8009e46:	d0f8      	beq.n	8009e3a <_strtod_l+0x1e2>
 8009e48:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009e4c:	2b08      	cmp	r3, #8
 8009e4e:	f200 84d3 	bhi.w	800a7f8 <_strtod_l+0xba0>
 8009e52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009e54:	930c      	str	r3, [sp, #48]	@ 0x30
 8009e56:	4681      	mov	r9, r0
 8009e58:	2000      	movs	r0, #0
 8009e5a:	4605      	mov	r5, r0
 8009e5c:	3a30      	subs	r2, #48	@ 0x30
 8009e5e:	f100 0301 	add.w	r3, r0, #1
 8009e62:	d02a      	beq.n	8009eba <_strtod_l+0x262>
 8009e64:	4499      	add	r9, r3
 8009e66:	eb00 0c05 	add.w	ip, r0, r5
 8009e6a:	462b      	mov	r3, r5
 8009e6c:	210a      	movs	r1, #10
 8009e6e:	4563      	cmp	r3, ip
 8009e70:	d10d      	bne.n	8009e8e <_strtod_l+0x236>
 8009e72:	1c69      	adds	r1, r5, #1
 8009e74:	4401      	add	r1, r0
 8009e76:	4428      	add	r0, r5
 8009e78:	2808      	cmp	r0, #8
 8009e7a:	dc16      	bgt.n	8009eaa <_strtod_l+0x252>
 8009e7c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009e7e:	230a      	movs	r3, #10
 8009e80:	fb03 2300 	mla	r3, r3, r0, r2
 8009e84:	930a      	str	r3, [sp, #40]	@ 0x28
 8009e86:	2300      	movs	r3, #0
 8009e88:	e018      	b.n	8009ebc <_strtod_l+0x264>
 8009e8a:	4638      	mov	r0, r7
 8009e8c:	e7da      	b.n	8009e44 <_strtod_l+0x1ec>
 8009e8e:	2b08      	cmp	r3, #8
 8009e90:	f103 0301 	add.w	r3, r3, #1
 8009e94:	dc03      	bgt.n	8009e9e <_strtod_l+0x246>
 8009e96:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009e98:	434e      	muls	r6, r1
 8009e9a:	960a      	str	r6, [sp, #40]	@ 0x28
 8009e9c:	e7e7      	b.n	8009e6e <_strtod_l+0x216>
 8009e9e:	2b10      	cmp	r3, #16
 8009ea0:	bfde      	ittt	le
 8009ea2:	9e08      	ldrle	r6, [sp, #32]
 8009ea4:	434e      	mulle	r6, r1
 8009ea6:	9608      	strle	r6, [sp, #32]
 8009ea8:	e7e1      	b.n	8009e6e <_strtod_l+0x216>
 8009eaa:	280f      	cmp	r0, #15
 8009eac:	dceb      	bgt.n	8009e86 <_strtod_l+0x22e>
 8009eae:	9808      	ldr	r0, [sp, #32]
 8009eb0:	230a      	movs	r3, #10
 8009eb2:	fb03 2300 	mla	r3, r3, r0, r2
 8009eb6:	9308      	str	r3, [sp, #32]
 8009eb8:	e7e5      	b.n	8009e86 <_strtod_l+0x22e>
 8009eba:	4629      	mov	r1, r5
 8009ebc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ebe:	1c50      	adds	r0, r2, #1
 8009ec0:	9019      	str	r0, [sp, #100]	@ 0x64
 8009ec2:	7852      	ldrb	r2, [r2, #1]
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	460d      	mov	r5, r1
 8009ec8:	e7b1      	b.n	8009e2e <_strtod_l+0x1d6>
 8009eca:	f04f 0900 	mov.w	r9, #0
 8009ece:	2301      	movs	r3, #1
 8009ed0:	e77d      	b.n	8009dce <_strtod_l+0x176>
 8009ed2:	f04f 0c00 	mov.w	ip, #0
 8009ed6:	1ca2      	adds	r2, r4, #2
 8009ed8:	9219      	str	r2, [sp, #100]	@ 0x64
 8009eda:	78a2      	ldrb	r2, [r4, #2]
 8009edc:	e785      	b.n	8009dea <_strtod_l+0x192>
 8009ede:	f04f 0c01 	mov.w	ip, #1
 8009ee2:	e7f8      	b.n	8009ed6 <_strtod_l+0x27e>
 8009ee4:	08011a20 	.word	0x08011a20
 8009ee8:	08011a0a 	.word	0x08011a0a
 8009eec:	7ff00000 	.word	0x7ff00000
 8009ef0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ef2:	1c51      	adds	r1, r2, #1
 8009ef4:	9119      	str	r1, [sp, #100]	@ 0x64
 8009ef6:	7852      	ldrb	r2, [r2, #1]
 8009ef8:	2a30      	cmp	r2, #48	@ 0x30
 8009efa:	d0f9      	beq.n	8009ef0 <_strtod_l+0x298>
 8009efc:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009f00:	2908      	cmp	r1, #8
 8009f02:	f63f af78 	bhi.w	8009df6 <_strtod_l+0x19e>
 8009f06:	3a30      	subs	r2, #48	@ 0x30
 8009f08:	920e      	str	r2, [sp, #56]	@ 0x38
 8009f0a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009f0c:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009f0e:	f04f 080a 	mov.w	r8, #10
 8009f12:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009f14:	1c56      	adds	r6, r2, #1
 8009f16:	9619      	str	r6, [sp, #100]	@ 0x64
 8009f18:	7852      	ldrb	r2, [r2, #1]
 8009f1a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009f1e:	f1be 0f09 	cmp.w	lr, #9
 8009f22:	d939      	bls.n	8009f98 <_strtod_l+0x340>
 8009f24:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009f26:	1a76      	subs	r6, r6, r1
 8009f28:	2e08      	cmp	r6, #8
 8009f2a:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009f2e:	dc03      	bgt.n	8009f38 <_strtod_l+0x2e0>
 8009f30:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009f32:	4588      	cmp	r8, r1
 8009f34:	bfa8      	it	ge
 8009f36:	4688      	movge	r8, r1
 8009f38:	f1bc 0f00 	cmp.w	ip, #0
 8009f3c:	d001      	beq.n	8009f42 <_strtod_l+0x2ea>
 8009f3e:	f1c8 0800 	rsb	r8, r8, #0
 8009f42:	2d00      	cmp	r5, #0
 8009f44:	d14e      	bne.n	8009fe4 <_strtod_l+0x38c>
 8009f46:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f48:	4308      	orrs	r0, r1
 8009f4a:	f47f aebe 	bne.w	8009cca <_strtod_l+0x72>
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	f47f aed6 	bne.w	8009d00 <_strtod_l+0xa8>
 8009f54:	2a69      	cmp	r2, #105	@ 0x69
 8009f56:	d028      	beq.n	8009faa <_strtod_l+0x352>
 8009f58:	dc25      	bgt.n	8009fa6 <_strtod_l+0x34e>
 8009f5a:	2a49      	cmp	r2, #73	@ 0x49
 8009f5c:	d025      	beq.n	8009faa <_strtod_l+0x352>
 8009f5e:	2a4e      	cmp	r2, #78	@ 0x4e
 8009f60:	f47f aece 	bne.w	8009d00 <_strtod_l+0xa8>
 8009f64:	499b      	ldr	r1, [pc, #620]	@ (800a1d4 <_strtod_l+0x57c>)
 8009f66:	a819      	add	r0, sp, #100	@ 0x64
 8009f68:	f003 fcaa 	bl	800d8c0 <__match>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	f43f aec7 	beq.w	8009d00 <_strtod_l+0xa8>
 8009f72:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009f74:	781b      	ldrb	r3, [r3, #0]
 8009f76:	2b28      	cmp	r3, #40	@ 0x28
 8009f78:	d12e      	bne.n	8009fd8 <_strtod_l+0x380>
 8009f7a:	4997      	ldr	r1, [pc, #604]	@ (800a1d8 <_strtod_l+0x580>)
 8009f7c:	aa1c      	add	r2, sp, #112	@ 0x70
 8009f7e:	a819      	add	r0, sp, #100	@ 0x64
 8009f80:	f003 fcb2 	bl	800d8e8 <__hexnan>
 8009f84:	2805      	cmp	r0, #5
 8009f86:	d127      	bne.n	8009fd8 <_strtod_l+0x380>
 8009f88:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009f8a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009f8e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009f92:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009f96:	e698      	b.n	8009cca <_strtod_l+0x72>
 8009f98:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8009f9a:	fb08 2101 	mla	r1, r8, r1, r2
 8009f9e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009fa2:	920e      	str	r2, [sp, #56]	@ 0x38
 8009fa4:	e7b5      	b.n	8009f12 <_strtod_l+0x2ba>
 8009fa6:	2a6e      	cmp	r2, #110	@ 0x6e
 8009fa8:	e7da      	b.n	8009f60 <_strtod_l+0x308>
 8009faa:	498c      	ldr	r1, [pc, #560]	@ (800a1dc <_strtod_l+0x584>)
 8009fac:	a819      	add	r0, sp, #100	@ 0x64
 8009fae:	f003 fc87 	bl	800d8c0 <__match>
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	f43f aea4 	beq.w	8009d00 <_strtod_l+0xa8>
 8009fb8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009fba:	4989      	ldr	r1, [pc, #548]	@ (800a1e0 <_strtod_l+0x588>)
 8009fbc:	3b01      	subs	r3, #1
 8009fbe:	a819      	add	r0, sp, #100	@ 0x64
 8009fc0:	9319      	str	r3, [sp, #100]	@ 0x64
 8009fc2:	f003 fc7d 	bl	800d8c0 <__match>
 8009fc6:	b910      	cbnz	r0, 8009fce <_strtod_l+0x376>
 8009fc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009fca:	3301      	adds	r3, #1
 8009fcc:	9319      	str	r3, [sp, #100]	@ 0x64
 8009fce:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800a1f0 <_strtod_l+0x598>
 8009fd2:	f04f 0a00 	mov.w	sl, #0
 8009fd6:	e678      	b.n	8009cca <_strtod_l+0x72>
 8009fd8:	4882      	ldr	r0, [pc, #520]	@ (800a1e4 <_strtod_l+0x58c>)
 8009fda:	f002 fb39 	bl	800c650 <nan>
 8009fde:	ec5b ab10 	vmov	sl, fp, d0
 8009fe2:	e672      	b.n	8009cca <_strtod_l+0x72>
 8009fe4:	eba8 0309 	sub.w	r3, r8, r9
 8009fe8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009fea:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fec:	2f00      	cmp	r7, #0
 8009fee:	bf08      	it	eq
 8009ff0:	462f      	moveq	r7, r5
 8009ff2:	2d10      	cmp	r5, #16
 8009ff4:	462c      	mov	r4, r5
 8009ff6:	bfa8      	it	ge
 8009ff8:	2410      	movge	r4, #16
 8009ffa:	f7f6 fa93 	bl	8000524 <__aeabi_ui2d>
 8009ffe:	2d09      	cmp	r5, #9
 800a000:	4682      	mov	sl, r0
 800a002:	468b      	mov	fp, r1
 800a004:	dc13      	bgt.n	800a02e <_strtod_l+0x3d6>
 800a006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a008:	2b00      	cmp	r3, #0
 800a00a:	f43f ae5e 	beq.w	8009cca <_strtod_l+0x72>
 800a00e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a010:	dd78      	ble.n	800a104 <_strtod_l+0x4ac>
 800a012:	2b16      	cmp	r3, #22
 800a014:	dc5f      	bgt.n	800a0d6 <_strtod_l+0x47e>
 800a016:	4974      	ldr	r1, [pc, #464]	@ (800a1e8 <_strtod_l+0x590>)
 800a018:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a01c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a020:	4652      	mov	r2, sl
 800a022:	465b      	mov	r3, fp
 800a024:	f7f6 faf8 	bl	8000618 <__aeabi_dmul>
 800a028:	4682      	mov	sl, r0
 800a02a:	468b      	mov	fp, r1
 800a02c:	e64d      	b.n	8009cca <_strtod_l+0x72>
 800a02e:	4b6e      	ldr	r3, [pc, #440]	@ (800a1e8 <_strtod_l+0x590>)
 800a030:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a034:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a038:	f7f6 faee 	bl	8000618 <__aeabi_dmul>
 800a03c:	4682      	mov	sl, r0
 800a03e:	9808      	ldr	r0, [sp, #32]
 800a040:	468b      	mov	fp, r1
 800a042:	f7f6 fa6f 	bl	8000524 <__aeabi_ui2d>
 800a046:	4602      	mov	r2, r0
 800a048:	460b      	mov	r3, r1
 800a04a:	4650      	mov	r0, sl
 800a04c:	4659      	mov	r1, fp
 800a04e:	f7f6 f92d 	bl	80002ac <__adddf3>
 800a052:	2d0f      	cmp	r5, #15
 800a054:	4682      	mov	sl, r0
 800a056:	468b      	mov	fp, r1
 800a058:	ddd5      	ble.n	800a006 <_strtod_l+0x3ae>
 800a05a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a05c:	1b2c      	subs	r4, r5, r4
 800a05e:	441c      	add	r4, r3
 800a060:	2c00      	cmp	r4, #0
 800a062:	f340 8096 	ble.w	800a192 <_strtod_l+0x53a>
 800a066:	f014 030f 	ands.w	r3, r4, #15
 800a06a:	d00a      	beq.n	800a082 <_strtod_l+0x42a>
 800a06c:	495e      	ldr	r1, [pc, #376]	@ (800a1e8 <_strtod_l+0x590>)
 800a06e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a072:	4652      	mov	r2, sl
 800a074:	465b      	mov	r3, fp
 800a076:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a07a:	f7f6 facd 	bl	8000618 <__aeabi_dmul>
 800a07e:	4682      	mov	sl, r0
 800a080:	468b      	mov	fp, r1
 800a082:	f034 040f 	bics.w	r4, r4, #15
 800a086:	d073      	beq.n	800a170 <_strtod_l+0x518>
 800a088:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a08c:	dd48      	ble.n	800a120 <_strtod_l+0x4c8>
 800a08e:	2400      	movs	r4, #0
 800a090:	46a0      	mov	r8, r4
 800a092:	940a      	str	r4, [sp, #40]	@ 0x28
 800a094:	46a1      	mov	r9, r4
 800a096:	9a05      	ldr	r2, [sp, #20]
 800a098:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800a1f0 <_strtod_l+0x598>
 800a09c:	2322      	movs	r3, #34	@ 0x22
 800a09e:	6013      	str	r3, [r2, #0]
 800a0a0:	f04f 0a00 	mov.w	sl, #0
 800a0a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	f43f ae0f 	beq.w	8009cca <_strtod_l+0x72>
 800a0ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a0ae:	9805      	ldr	r0, [sp, #20]
 800a0b0:	f003 fd4c 	bl	800db4c <_Bfree>
 800a0b4:	9805      	ldr	r0, [sp, #20]
 800a0b6:	4649      	mov	r1, r9
 800a0b8:	f003 fd48 	bl	800db4c <_Bfree>
 800a0bc:	9805      	ldr	r0, [sp, #20]
 800a0be:	4641      	mov	r1, r8
 800a0c0:	f003 fd44 	bl	800db4c <_Bfree>
 800a0c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a0c6:	9805      	ldr	r0, [sp, #20]
 800a0c8:	f003 fd40 	bl	800db4c <_Bfree>
 800a0cc:	9805      	ldr	r0, [sp, #20]
 800a0ce:	4621      	mov	r1, r4
 800a0d0:	f003 fd3c 	bl	800db4c <_Bfree>
 800a0d4:	e5f9      	b.n	8009cca <_strtod_l+0x72>
 800a0d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a0d8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	dbbc      	blt.n	800a05a <_strtod_l+0x402>
 800a0e0:	4c41      	ldr	r4, [pc, #260]	@ (800a1e8 <_strtod_l+0x590>)
 800a0e2:	f1c5 050f 	rsb	r5, r5, #15
 800a0e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a0ea:	4652      	mov	r2, sl
 800a0ec:	465b      	mov	r3, fp
 800a0ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a0f2:	f7f6 fa91 	bl	8000618 <__aeabi_dmul>
 800a0f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0f8:	1b5d      	subs	r5, r3, r5
 800a0fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a0fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a102:	e78f      	b.n	800a024 <_strtod_l+0x3cc>
 800a104:	3316      	adds	r3, #22
 800a106:	dba8      	blt.n	800a05a <_strtod_l+0x402>
 800a108:	4b37      	ldr	r3, [pc, #220]	@ (800a1e8 <_strtod_l+0x590>)
 800a10a:	eba9 0808 	sub.w	r8, r9, r8
 800a10e:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a112:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a116:	4650      	mov	r0, sl
 800a118:	4659      	mov	r1, fp
 800a11a:	f7f6 fba7 	bl	800086c <__aeabi_ddiv>
 800a11e:	e783      	b.n	800a028 <_strtod_l+0x3d0>
 800a120:	4b32      	ldr	r3, [pc, #200]	@ (800a1ec <_strtod_l+0x594>)
 800a122:	9308      	str	r3, [sp, #32]
 800a124:	2300      	movs	r3, #0
 800a126:	1124      	asrs	r4, r4, #4
 800a128:	4650      	mov	r0, sl
 800a12a:	4659      	mov	r1, fp
 800a12c:	461e      	mov	r6, r3
 800a12e:	2c01      	cmp	r4, #1
 800a130:	dc21      	bgt.n	800a176 <_strtod_l+0x51e>
 800a132:	b10b      	cbz	r3, 800a138 <_strtod_l+0x4e0>
 800a134:	4682      	mov	sl, r0
 800a136:	468b      	mov	fp, r1
 800a138:	492c      	ldr	r1, [pc, #176]	@ (800a1ec <_strtod_l+0x594>)
 800a13a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a13e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a142:	4652      	mov	r2, sl
 800a144:	465b      	mov	r3, fp
 800a146:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a14a:	f7f6 fa65 	bl	8000618 <__aeabi_dmul>
 800a14e:	4b28      	ldr	r3, [pc, #160]	@ (800a1f0 <_strtod_l+0x598>)
 800a150:	460a      	mov	r2, r1
 800a152:	400b      	ands	r3, r1
 800a154:	4927      	ldr	r1, [pc, #156]	@ (800a1f4 <_strtod_l+0x59c>)
 800a156:	428b      	cmp	r3, r1
 800a158:	4682      	mov	sl, r0
 800a15a:	d898      	bhi.n	800a08e <_strtod_l+0x436>
 800a15c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a160:	428b      	cmp	r3, r1
 800a162:	bf86      	itte	hi
 800a164:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800a1f8 <_strtod_l+0x5a0>
 800a168:	f04f 3aff 	movhi.w	sl, #4294967295
 800a16c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a170:	2300      	movs	r3, #0
 800a172:	9308      	str	r3, [sp, #32]
 800a174:	e07a      	b.n	800a26c <_strtod_l+0x614>
 800a176:	07e2      	lsls	r2, r4, #31
 800a178:	d505      	bpl.n	800a186 <_strtod_l+0x52e>
 800a17a:	9b08      	ldr	r3, [sp, #32]
 800a17c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a180:	f7f6 fa4a 	bl	8000618 <__aeabi_dmul>
 800a184:	2301      	movs	r3, #1
 800a186:	9a08      	ldr	r2, [sp, #32]
 800a188:	3208      	adds	r2, #8
 800a18a:	3601      	adds	r6, #1
 800a18c:	1064      	asrs	r4, r4, #1
 800a18e:	9208      	str	r2, [sp, #32]
 800a190:	e7cd      	b.n	800a12e <_strtod_l+0x4d6>
 800a192:	d0ed      	beq.n	800a170 <_strtod_l+0x518>
 800a194:	4264      	negs	r4, r4
 800a196:	f014 020f 	ands.w	r2, r4, #15
 800a19a:	d00a      	beq.n	800a1b2 <_strtod_l+0x55a>
 800a19c:	4b12      	ldr	r3, [pc, #72]	@ (800a1e8 <_strtod_l+0x590>)
 800a19e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1a2:	4650      	mov	r0, sl
 800a1a4:	4659      	mov	r1, fp
 800a1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1aa:	f7f6 fb5f 	bl	800086c <__aeabi_ddiv>
 800a1ae:	4682      	mov	sl, r0
 800a1b0:	468b      	mov	fp, r1
 800a1b2:	1124      	asrs	r4, r4, #4
 800a1b4:	d0dc      	beq.n	800a170 <_strtod_l+0x518>
 800a1b6:	2c1f      	cmp	r4, #31
 800a1b8:	dd20      	ble.n	800a1fc <_strtod_l+0x5a4>
 800a1ba:	2400      	movs	r4, #0
 800a1bc:	46a0      	mov	r8, r4
 800a1be:	940a      	str	r4, [sp, #40]	@ 0x28
 800a1c0:	46a1      	mov	r9, r4
 800a1c2:	9a05      	ldr	r2, [sp, #20]
 800a1c4:	2322      	movs	r3, #34	@ 0x22
 800a1c6:	f04f 0a00 	mov.w	sl, #0
 800a1ca:	f04f 0b00 	mov.w	fp, #0
 800a1ce:	6013      	str	r3, [r2, #0]
 800a1d0:	e768      	b.n	800a0a4 <_strtod_l+0x44c>
 800a1d2:	bf00      	nop
 800a1d4:	08011b6e 	.word	0x08011b6e
 800a1d8:	08011a0c 	.word	0x08011a0c
 800a1dc:	08011b66 	.word	0x08011b66
 800a1e0:	08011c4f 	.word	0x08011c4f
 800a1e4:	08010a1b 	.word	0x08010a1b
 800a1e8:	08011dc8 	.word	0x08011dc8
 800a1ec:	08011da0 	.word	0x08011da0
 800a1f0:	7ff00000 	.word	0x7ff00000
 800a1f4:	7ca00000 	.word	0x7ca00000
 800a1f8:	7fefffff 	.word	0x7fefffff
 800a1fc:	f014 0310 	ands.w	r3, r4, #16
 800a200:	bf18      	it	ne
 800a202:	236a      	movne	r3, #106	@ 0x6a
 800a204:	4ea9      	ldr	r6, [pc, #676]	@ (800a4ac <_strtod_l+0x854>)
 800a206:	9308      	str	r3, [sp, #32]
 800a208:	4650      	mov	r0, sl
 800a20a:	4659      	mov	r1, fp
 800a20c:	2300      	movs	r3, #0
 800a20e:	07e2      	lsls	r2, r4, #31
 800a210:	d504      	bpl.n	800a21c <_strtod_l+0x5c4>
 800a212:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a216:	f7f6 f9ff 	bl	8000618 <__aeabi_dmul>
 800a21a:	2301      	movs	r3, #1
 800a21c:	1064      	asrs	r4, r4, #1
 800a21e:	f106 0608 	add.w	r6, r6, #8
 800a222:	d1f4      	bne.n	800a20e <_strtod_l+0x5b6>
 800a224:	b10b      	cbz	r3, 800a22a <_strtod_l+0x5d2>
 800a226:	4682      	mov	sl, r0
 800a228:	468b      	mov	fp, r1
 800a22a:	9b08      	ldr	r3, [sp, #32]
 800a22c:	b1b3      	cbz	r3, 800a25c <_strtod_l+0x604>
 800a22e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a232:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a236:	2b00      	cmp	r3, #0
 800a238:	4659      	mov	r1, fp
 800a23a:	dd0f      	ble.n	800a25c <_strtod_l+0x604>
 800a23c:	2b1f      	cmp	r3, #31
 800a23e:	dd55      	ble.n	800a2ec <_strtod_l+0x694>
 800a240:	2b34      	cmp	r3, #52	@ 0x34
 800a242:	bfde      	ittt	le
 800a244:	f04f 33ff 	movle.w	r3, #4294967295
 800a248:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a24c:	4093      	lslle	r3, r2
 800a24e:	f04f 0a00 	mov.w	sl, #0
 800a252:	bfcc      	ite	gt
 800a254:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a258:	ea03 0b01 	andle.w	fp, r3, r1
 800a25c:	2200      	movs	r2, #0
 800a25e:	2300      	movs	r3, #0
 800a260:	4650      	mov	r0, sl
 800a262:	4659      	mov	r1, fp
 800a264:	f7f6 fc40 	bl	8000ae8 <__aeabi_dcmpeq>
 800a268:	2800      	cmp	r0, #0
 800a26a:	d1a6      	bne.n	800a1ba <_strtod_l+0x562>
 800a26c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a26e:	9300      	str	r3, [sp, #0]
 800a270:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a272:	9805      	ldr	r0, [sp, #20]
 800a274:	462b      	mov	r3, r5
 800a276:	463a      	mov	r2, r7
 800a278:	f003 fcd0 	bl	800dc1c <__s2b>
 800a27c:	900a      	str	r0, [sp, #40]	@ 0x28
 800a27e:	2800      	cmp	r0, #0
 800a280:	f43f af05 	beq.w	800a08e <_strtod_l+0x436>
 800a284:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a286:	2a00      	cmp	r2, #0
 800a288:	eba9 0308 	sub.w	r3, r9, r8
 800a28c:	bfa8      	it	ge
 800a28e:	2300      	movge	r3, #0
 800a290:	9312      	str	r3, [sp, #72]	@ 0x48
 800a292:	2400      	movs	r4, #0
 800a294:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a298:	9316      	str	r3, [sp, #88]	@ 0x58
 800a29a:	46a0      	mov	r8, r4
 800a29c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a29e:	9805      	ldr	r0, [sp, #20]
 800a2a0:	6859      	ldr	r1, [r3, #4]
 800a2a2:	f003 fc13 	bl	800dacc <_Balloc>
 800a2a6:	4681      	mov	r9, r0
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	f43f aef4 	beq.w	800a096 <_strtod_l+0x43e>
 800a2ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2b0:	691a      	ldr	r2, [r3, #16]
 800a2b2:	3202      	adds	r2, #2
 800a2b4:	f103 010c 	add.w	r1, r3, #12
 800a2b8:	0092      	lsls	r2, r2, #2
 800a2ba:	300c      	adds	r0, #12
 800a2bc:	f002 f9ba 	bl	800c634 <memcpy>
 800a2c0:	ec4b ab10 	vmov	d0, sl, fp
 800a2c4:	9805      	ldr	r0, [sp, #20]
 800a2c6:	aa1c      	add	r2, sp, #112	@ 0x70
 800a2c8:	a91b      	add	r1, sp, #108	@ 0x6c
 800a2ca:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a2ce:	f003 ffe1 	bl	800e294 <__d2b>
 800a2d2:	901a      	str	r0, [sp, #104]	@ 0x68
 800a2d4:	2800      	cmp	r0, #0
 800a2d6:	f43f aede 	beq.w	800a096 <_strtod_l+0x43e>
 800a2da:	9805      	ldr	r0, [sp, #20]
 800a2dc:	2101      	movs	r1, #1
 800a2de:	f003 fd33 	bl	800dd48 <__i2b>
 800a2e2:	4680      	mov	r8, r0
 800a2e4:	b948      	cbnz	r0, 800a2fa <_strtod_l+0x6a2>
 800a2e6:	f04f 0800 	mov.w	r8, #0
 800a2ea:	e6d4      	b.n	800a096 <_strtod_l+0x43e>
 800a2ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a2f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a2f4:	ea03 0a0a 	and.w	sl, r3, sl
 800a2f8:	e7b0      	b.n	800a25c <_strtod_l+0x604>
 800a2fa:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a2fc:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a2fe:	2d00      	cmp	r5, #0
 800a300:	bfab      	itete	ge
 800a302:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a304:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a306:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a308:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a30a:	bfac      	ite	ge
 800a30c:	18ef      	addge	r7, r5, r3
 800a30e:	1b5e      	sublt	r6, r3, r5
 800a310:	9b08      	ldr	r3, [sp, #32]
 800a312:	1aed      	subs	r5, r5, r3
 800a314:	4415      	add	r5, r2
 800a316:	4b66      	ldr	r3, [pc, #408]	@ (800a4b0 <_strtod_l+0x858>)
 800a318:	3d01      	subs	r5, #1
 800a31a:	429d      	cmp	r5, r3
 800a31c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a320:	da50      	bge.n	800a3c4 <_strtod_l+0x76c>
 800a322:	1b5b      	subs	r3, r3, r5
 800a324:	2b1f      	cmp	r3, #31
 800a326:	eba2 0203 	sub.w	r2, r2, r3
 800a32a:	f04f 0101 	mov.w	r1, #1
 800a32e:	dc3d      	bgt.n	800a3ac <_strtod_l+0x754>
 800a330:	fa01 f303 	lsl.w	r3, r1, r3
 800a334:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a336:	2300      	movs	r3, #0
 800a338:	9310      	str	r3, [sp, #64]	@ 0x40
 800a33a:	18bd      	adds	r5, r7, r2
 800a33c:	9b08      	ldr	r3, [sp, #32]
 800a33e:	42af      	cmp	r7, r5
 800a340:	4416      	add	r6, r2
 800a342:	441e      	add	r6, r3
 800a344:	463b      	mov	r3, r7
 800a346:	bfa8      	it	ge
 800a348:	462b      	movge	r3, r5
 800a34a:	42b3      	cmp	r3, r6
 800a34c:	bfa8      	it	ge
 800a34e:	4633      	movge	r3, r6
 800a350:	2b00      	cmp	r3, #0
 800a352:	bfc2      	ittt	gt
 800a354:	1aed      	subgt	r5, r5, r3
 800a356:	1af6      	subgt	r6, r6, r3
 800a358:	1aff      	subgt	r7, r7, r3
 800a35a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	dd16      	ble.n	800a38e <_strtod_l+0x736>
 800a360:	4641      	mov	r1, r8
 800a362:	9805      	ldr	r0, [sp, #20]
 800a364:	461a      	mov	r2, r3
 800a366:	f003 fdaf 	bl	800dec8 <__pow5mult>
 800a36a:	4680      	mov	r8, r0
 800a36c:	2800      	cmp	r0, #0
 800a36e:	d0ba      	beq.n	800a2e6 <_strtod_l+0x68e>
 800a370:	4601      	mov	r1, r0
 800a372:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a374:	9805      	ldr	r0, [sp, #20]
 800a376:	f003 fcfd 	bl	800dd74 <__multiply>
 800a37a:	900e      	str	r0, [sp, #56]	@ 0x38
 800a37c:	2800      	cmp	r0, #0
 800a37e:	f43f ae8a 	beq.w	800a096 <_strtod_l+0x43e>
 800a382:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a384:	9805      	ldr	r0, [sp, #20]
 800a386:	f003 fbe1 	bl	800db4c <_Bfree>
 800a38a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a38c:	931a      	str	r3, [sp, #104]	@ 0x68
 800a38e:	2d00      	cmp	r5, #0
 800a390:	dc1d      	bgt.n	800a3ce <_strtod_l+0x776>
 800a392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a394:	2b00      	cmp	r3, #0
 800a396:	dd23      	ble.n	800a3e0 <_strtod_l+0x788>
 800a398:	4649      	mov	r1, r9
 800a39a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a39c:	9805      	ldr	r0, [sp, #20]
 800a39e:	f003 fd93 	bl	800dec8 <__pow5mult>
 800a3a2:	4681      	mov	r9, r0
 800a3a4:	b9e0      	cbnz	r0, 800a3e0 <_strtod_l+0x788>
 800a3a6:	f04f 0900 	mov.w	r9, #0
 800a3aa:	e674      	b.n	800a096 <_strtod_l+0x43e>
 800a3ac:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a3b0:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a3b4:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a3b8:	35e2      	adds	r5, #226	@ 0xe2
 800a3ba:	fa01 f305 	lsl.w	r3, r1, r5
 800a3be:	9310      	str	r3, [sp, #64]	@ 0x40
 800a3c0:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a3c2:	e7ba      	b.n	800a33a <_strtod_l+0x6e2>
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	9310      	str	r3, [sp, #64]	@ 0x40
 800a3c8:	2301      	movs	r3, #1
 800a3ca:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a3cc:	e7b5      	b.n	800a33a <_strtod_l+0x6e2>
 800a3ce:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a3d0:	9805      	ldr	r0, [sp, #20]
 800a3d2:	462a      	mov	r2, r5
 800a3d4:	f003 fdd2 	bl	800df7c <__lshift>
 800a3d8:	901a      	str	r0, [sp, #104]	@ 0x68
 800a3da:	2800      	cmp	r0, #0
 800a3dc:	d1d9      	bne.n	800a392 <_strtod_l+0x73a>
 800a3de:	e65a      	b.n	800a096 <_strtod_l+0x43e>
 800a3e0:	2e00      	cmp	r6, #0
 800a3e2:	dd07      	ble.n	800a3f4 <_strtod_l+0x79c>
 800a3e4:	4649      	mov	r1, r9
 800a3e6:	9805      	ldr	r0, [sp, #20]
 800a3e8:	4632      	mov	r2, r6
 800a3ea:	f003 fdc7 	bl	800df7c <__lshift>
 800a3ee:	4681      	mov	r9, r0
 800a3f0:	2800      	cmp	r0, #0
 800a3f2:	d0d8      	beq.n	800a3a6 <_strtod_l+0x74e>
 800a3f4:	2f00      	cmp	r7, #0
 800a3f6:	dd08      	ble.n	800a40a <_strtod_l+0x7b2>
 800a3f8:	4641      	mov	r1, r8
 800a3fa:	9805      	ldr	r0, [sp, #20]
 800a3fc:	463a      	mov	r2, r7
 800a3fe:	f003 fdbd 	bl	800df7c <__lshift>
 800a402:	4680      	mov	r8, r0
 800a404:	2800      	cmp	r0, #0
 800a406:	f43f ae46 	beq.w	800a096 <_strtod_l+0x43e>
 800a40a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a40c:	9805      	ldr	r0, [sp, #20]
 800a40e:	464a      	mov	r2, r9
 800a410:	f003 fe3c 	bl	800e08c <__mdiff>
 800a414:	4604      	mov	r4, r0
 800a416:	2800      	cmp	r0, #0
 800a418:	f43f ae3d 	beq.w	800a096 <_strtod_l+0x43e>
 800a41c:	68c3      	ldr	r3, [r0, #12]
 800a41e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a420:	2300      	movs	r3, #0
 800a422:	60c3      	str	r3, [r0, #12]
 800a424:	4641      	mov	r1, r8
 800a426:	f003 fe15 	bl	800e054 <__mcmp>
 800a42a:	2800      	cmp	r0, #0
 800a42c:	da46      	bge.n	800a4bc <_strtod_l+0x864>
 800a42e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a430:	ea53 030a 	orrs.w	r3, r3, sl
 800a434:	d16c      	bne.n	800a510 <_strtod_l+0x8b8>
 800a436:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d168      	bne.n	800a510 <_strtod_l+0x8b8>
 800a43e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a442:	0d1b      	lsrs	r3, r3, #20
 800a444:	051b      	lsls	r3, r3, #20
 800a446:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a44a:	d961      	bls.n	800a510 <_strtod_l+0x8b8>
 800a44c:	6963      	ldr	r3, [r4, #20]
 800a44e:	b913      	cbnz	r3, 800a456 <_strtod_l+0x7fe>
 800a450:	6923      	ldr	r3, [r4, #16]
 800a452:	2b01      	cmp	r3, #1
 800a454:	dd5c      	ble.n	800a510 <_strtod_l+0x8b8>
 800a456:	4621      	mov	r1, r4
 800a458:	2201      	movs	r2, #1
 800a45a:	9805      	ldr	r0, [sp, #20]
 800a45c:	f003 fd8e 	bl	800df7c <__lshift>
 800a460:	4641      	mov	r1, r8
 800a462:	4604      	mov	r4, r0
 800a464:	f003 fdf6 	bl	800e054 <__mcmp>
 800a468:	2800      	cmp	r0, #0
 800a46a:	dd51      	ble.n	800a510 <_strtod_l+0x8b8>
 800a46c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a470:	9a08      	ldr	r2, [sp, #32]
 800a472:	0d1b      	lsrs	r3, r3, #20
 800a474:	051b      	lsls	r3, r3, #20
 800a476:	2a00      	cmp	r2, #0
 800a478:	d06b      	beq.n	800a552 <_strtod_l+0x8fa>
 800a47a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a47e:	d868      	bhi.n	800a552 <_strtod_l+0x8fa>
 800a480:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a484:	f67f ae9d 	bls.w	800a1c2 <_strtod_l+0x56a>
 800a488:	4b0a      	ldr	r3, [pc, #40]	@ (800a4b4 <_strtod_l+0x85c>)
 800a48a:	4650      	mov	r0, sl
 800a48c:	4659      	mov	r1, fp
 800a48e:	2200      	movs	r2, #0
 800a490:	f7f6 f8c2 	bl	8000618 <__aeabi_dmul>
 800a494:	4b08      	ldr	r3, [pc, #32]	@ (800a4b8 <_strtod_l+0x860>)
 800a496:	400b      	ands	r3, r1
 800a498:	4682      	mov	sl, r0
 800a49a:	468b      	mov	fp, r1
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	f47f ae05 	bne.w	800a0ac <_strtod_l+0x454>
 800a4a2:	9a05      	ldr	r2, [sp, #20]
 800a4a4:	2322      	movs	r3, #34	@ 0x22
 800a4a6:	6013      	str	r3, [r2, #0]
 800a4a8:	e600      	b.n	800a0ac <_strtod_l+0x454>
 800a4aa:	bf00      	nop
 800a4ac:	08011a38 	.word	0x08011a38
 800a4b0:	fffffc02 	.word	0xfffffc02
 800a4b4:	39500000 	.word	0x39500000
 800a4b8:	7ff00000 	.word	0x7ff00000
 800a4bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a4c0:	d165      	bne.n	800a58e <_strtod_l+0x936>
 800a4c2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a4c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a4c8:	b35a      	cbz	r2, 800a522 <_strtod_l+0x8ca>
 800a4ca:	4a9f      	ldr	r2, [pc, #636]	@ (800a748 <_strtod_l+0xaf0>)
 800a4cc:	4293      	cmp	r3, r2
 800a4ce:	d12b      	bne.n	800a528 <_strtod_l+0x8d0>
 800a4d0:	9b08      	ldr	r3, [sp, #32]
 800a4d2:	4651      	mov	r1, sl
 800a4d4:	b303      	cbz	r3, 800a518 <_strtod_l+0x8c0>
 800a4d6:	4b9d      	ldr	r3, [pc, #628]	@ (800a74c <_strtod_l+0xaf4>)
 800a4d8:	465a      	mov	r2, fp
 800a4da:	4013      	ands	r3, r2
 800a4dc:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a4e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4e4:	d81b      	bhi.n	800a51e <_strtod_l+0x8c6>
 800a4e6:	0d1b      	lsrs	r3, r3, #20
 800a4e8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a4ec:	fa02 f303 	lsl.w	r3, r2, r3
 800a4f0:	4299      	cmp	r1, r3
 800a4f2:	d119      	bne.n	800a528 <_strtod_l+0x8d0>
 800a4f4:	4b96      	ldr	r3, [pc, #600]	@ (800a750 <_strtod_l+0xaf8>)
 800a4f6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a4f8:	429a      	cmp	r2, r3
 800a4fa:	d102      	bne.n	800a502 <_strtod_l+0x8aa>
 800a4fc:	3101      	adds	r1, #1
 800a4fe:	f43f adca 	beq.w	800a096 <_strtod_l+0x43e>
 800a502:	4b92      	ldr	r3, [pc, #584]	@ (800a74c <_strtod_l+0xaf4>)
 800a504:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a506:	401a      	ands	r2, r3
 800a508:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a50c:	f04f 0a00 	mov.w	sl, #0
 800a510:	9b08      	ldr	r3, [sp, #32]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d1b8      	bne.n	800a488 <_strtod_l+0x830>
 800a516:	e5c9      	b.n	800a0ac <_strtod_l+0x454>
 800a518:	f04f 33ff 	mov.w	r3, #4294967295
 800a51c:	e7e8      	b.n	800a4f0 <_strtod_l+0x898>
 800a51e:	4613      	mov	r3, r2
 800a520:	e7e6      	b.n	800a4f0 <_strtod_l+0x898>
 800a522:	ea53 030a 	orrs.w	r3, r3, sl
 800a526:	d0a1      	beq.n	800a46c <_strtod_l+0x814>
 800a528:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a52a:	b1db      	cbz	r3, 800a564 <_strtod_l+0x90c>
 800a52c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a52e:	4213      	tst	r3, r2
 800a530:	d0ee      	beq.n	800a510 <_strtod_l+0x8b8>
 800a532:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a534:	9a08      	ldr	r2, [sp, #32]
 800a536:	4650      	mov	r0, sl
 800a538:	4659      	mov	r1, fp
 800a53a:	b1bb      	cbz	r3, 800a56c <_strtod_l+0x914>
 800a53c:	f7ff fb6c 	bl	8009c18 <sulp>
 800a540:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a544:	ec53 2b10 	vmov	r2, r3, d0
 800a548:	f7f5 feb0 	bl	80002ac <__adddf3>
 800a54c:	4682      	mov	sl, r0
 800a54e:	468b      	mov	fp, r1
 800a550:	e7de      	b.n	800a510 <_strtod_l+0x8b8>
 800a552:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a556:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a55a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a55e:	f04f 3aff 	mov.w	sl, #4294967295
 800a562:	e7d5      	b.n	800a510 <_strtod_l+0x8b8>
 800a564:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a566:	ea13 0f0a 	tst.w	r3, sl
 800a56a:	e7e1      	b.n	800a530 <_strtod_l+0x8d8>
 800a56c:	f7ff fb54 	bl	8009c18 <sulp>
 800a570:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a574:	ec53 2b10 	vmov	r2, r3, d0
 800a578:	f7f5 fe96 	bl	80002a8 <__aeabi_dsub>
 800a57c:	2200      	movs	r2, #0
 800a57e:	2300      	movs	r3, #0
 800a580:	4682      	mov	sl, r0
 800a582:	468b      	mov	fp, r1
 800a584:	f7f6 fab0 	bl	8000ae8 <__aeabi_dcmpeq>
 800a588:	2800      	cmp	r0, #0
 800a58a:	d0c1      	beq.n	800a510 <_strtod_l+0x8b8>
 800a58c:	e619      	b.n	800a1c2 <_strtod_l+0x56a>
 800a58e:	4641      	mov	r1, r8
 800a590:	4620      	mov	r0, r4
 800a592:	f003 fed7 	bl	800e344 <__ratio>
 800a596:	ec57 6b10 	vmov	r6, r7, d0
 800a59a:	2200      	movs	r2, #0
 800a59c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	4639      	mov	r1, r7
 800a5a4:	f7f6 fab4 	bl	8000b10 <__aeabi_dcmple>
 800a5a8:	2800      	cmp	r0, #0
 800a5aa:	d06f      	beq.n	800a68c <_strtod_l+0xa34>
 800a5ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5ae:	2b00      	cmp	r3, #0
 800a5b0:	d17a      	bne.n	800a6a8 <_strtod_l+0xa50>
 800a5b2:	f1ba 0f00 	cmp.w	sl, #0
 800a5b6:	d158      	bne.n	800a66a <_strtod_l+0xa12>
 800a5b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5ba:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d15a      	bne.n	800a678 <_strtod_l+0xa20>
 800a5c2:	4b64      	ldr	r3, [pc, #400]	@ (800a754 <_strtod_l+0xafc>)
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	4630      	mov	r0, r6
 800a5c8:	4639      	mov	r1, r7
 800a5ca:	f7f6 fa97 	bl	8000afc <__aeabi_dcmplt>
 800a5ce:	2800      	cmp	r0, #0
 800a5d0:	d159      	bne.n	800a686 <_strtod_l+0xa2e>
 800a5d2:	4630      	mov	r0, r6
 800a5d4:	4639      	mov	r1, r7
 800a5d6:	4b60      	ldr	r3, [pc, #384]	@ (800a758 <_strtod_l+0xb00>)
 800a5d8:	2200      	movs	r2, #0
 800a5da:	f7f6 f81d 	bl	8000618 <__aeabi_dmul>
 800a5de:	4606      	mov	r6, r0
 800a5e0:	460f      	mov	r7, r1
 800a5e2:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a5e6:	9606      	str	r6, [sp, #24]
 800a5e8:	9307      	str	r3, [sp, #28]
 800a5ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a5ee:	4d57      	ldr	r5, [pc, #348]	@ (800a74c <_strtod_l+0xaf4>)
 800a5f0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a5f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a5f6:	401d      	ands	r5, r3
 800a5f8:	4b58      	ldr	r3, [pc, #352]	@ (800a75c <_strtod_l+0xb04>)
 800a5fa:	429d      	cmp	r5, r3
 800a5fc:	f040 80b2 	bne.w	800a764 <_strtod_l+0xb0c>
 800a600:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a602:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a606:	ec4b ab10 	vmov	d0, sl, fp
 800a60a:	f003 fdd3 	bl	800e1b4 <__ulp>
 800a60e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a612:	ec51 0b10 	vmov	r0, r1, d0
 800a616:	f7f5 ffff 	bl	8000618 <__aeabi_dmul>
 800a61a:	4652      	mov	r2, sl
 800a61c:	465b      	mov	r3, fp
 800a61e:	f7f5 fe45 	bl	80002ac <__adddf3>
 800a622:	460b      	mov	r3, r1
 800a624:	4949      	ldr	r1, [pc, #292]	@ (800a74c <_strtod_l+0xaf4>)
 800a626:	4a4e      	ldr	r2, [pc, #312]	@ (800a760 <_strtod_l+0xb08>)
 800a628:	4019      	ands	r1, r3
 800a62a:	4291      	cmp	r1, r2
 800a62c:	4682      	mov	sl, r0
 800a62e:	d942      	bls.n	800a6b6 <_strtod_l+0xa5e>
 800a630:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a632:	4b47      	ldr	r3, [pc, #284]	@ (800a750 <_strtod_l+0xaf8>)
 800a634:	429a      	cmp	r2, r3
 800a636:	d103      	bne.n	800a640 <_strtod_l+0x9e8>
 800a638:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a63a:	3301      	adds	r3, #1
 800a63c:	f43f ad2b 	beq.w	800a096 <_strtod_l+0x43e>
 800a640:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a750 <_strtod_l+0xaf8>
 800a644:	f04f 3aff 	mov.w	sl, #4294967295
 800a648:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a64a:	9805      	ldr	r0, [sp, #20]
 800a64c:	f003 fa7e 	bl	800db4c <_Bfree>
 800a650:	9805      	ldr	r0, [sp, #20]
 800a652:	4649      	mov	r1, r9
 800a654:	f003 fa7a 	bl	800db4c <_Bfree>
 800a658:	9805      	ldr	r0, [sp, #20]
 800a65a:	4641      	mov	r1, r8
 800a65c:	f003 fa76 	bl	800db4c <_Bfree>
 800a660:	9805      	ldr	r0, [sp, #20]
 800a662:	4621      	mov	r1, r4
 800a664:	f003 fa72 	bl	800db4c <_Bfree>
 800a668:	e618      	b.n	800a29c <_strtod_l+0x644>
 800a66a:	f1ba 0f01 	cmp.w	sl, #1
 800a66e:	d103      	bne.n	800a678 <_strtod_l+0xa20>
 800a670:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a672:	2b00      	cmp	r3, #0
 800a674:	f43f ada5 	beq.w	800a1c2 <_strtod_l+0x56a>
 800a678:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a728 <_strtod_l+0xad0>
 800a67c:	4f35      	ldr	r7, [pc, #212]	@ (800a754 <_strtod_l+0xafc>)
 800a67e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a682:	2600      	movs	r6, #0
 800a684:	e7b1      	b.n	800a5ea <_strtod_l+0x992>
 800a686:	4f34      	ldr	r7, [pc, #208]	@ (800a758 <_strtod_l+0xb00>)
 800a688:	2600      	movs	r6, #0
 800a68a:	e7aa      	b.n	800a5e2 <_strtod_l+0x98a>
 800a68c:	4b32      	ldr	r3, [pc, #200]	@ (800a758 <_strtod_l+0xb00>)
 800a68e:	4630      	mov	r0, r6
 800a690:	4639      	mov	r1, r7
 800a692:	2200      	movs	r2, #0
 800a694:	f7f5 ffc0 	bl	8000618 <__aeabi_dmul>
 800a698:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a69a:	4606      	mov	r6, r0
 800a69c:	460f      	mov	r7, r1
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d09f      	beq.n	800a5e2 <_strtod_l+0x98a>
 800a6a2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a6a6:	e7a0      	b.n	800a5ea <_strtod_l+0x992>
 800a6a8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a730 <_strtod_l+0xad8>
 800a6ac:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a6b0:	ec57 6b17 	vmov	r6, r7, d7
 800a6b4:	e799      	b.n	800a5ea <_strtod_l+0x992>
 800a6b6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a6ba:	9b08      	ldr	r3, [sp, #32]
 800a6bc:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d1c1      	bne.n	800a648 <_strtod_l+0x9f0>
 800a6c4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a6c8:	0d1b      	lsrs	r3, r3, #20
 800a6ca:	051b      	lsls	r3, r3, #20
 800a6cc:	429d      	cmp	r5, r3
 800a6ce:	d1bb      	bne.n	800a648 <_strtod_l+0x9f0>
 800a6d0:	4630      	mov	r0, r6
 800a6d2:	4639      	mov	r1, r7
 800a6d4:	f7f6 fae8 	bl	8000ca8 <__aeabi_d2lz>
 800a6d8:	f7f5 ff70 	bl	80005bc <__aeabi_l2d>
 800a6dc:	4602      	mov	r2, r0
 800a6de:	460b      	mov	r3, r1
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	4639      	mov	r1, r7
 800a6e4:	f7f5 fde0 	bl	80002a8 <__aeabi_dsub>
 800a6e8:	460b      	mov	r3, r1
 800a6ea:	4602      	mov	r2, r0
 800a6ec:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a6f0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a6f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a6f6:	ea46 060a 	orr.w	r6, r6, sl
 800a6fa:	431e      	orrs	r6, r3
 800a6fc:	d06f      	beq.n	800a7de <_strtod_l+0xb86>
 800a6fe:	a30e      	add	r3, pc, #56	@ (adr r3, 800a738 <_strtod_l+0xae0>)
 800a700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a704:	f7f6 f9fa 	bl	8000afc <__aeabi_dcmplt>
 800a708:	2800      	cmp	r0, #0
 800a70a:	f47f accf 	bne.w	800a0ac <_strtod_l+0x454>
 800a70e:	a30c      	add	r3, pc, #48	@ (adr r3, 800a740 <_strtod_l+0xae8>)
 800a710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a714:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a718:	f7f6 fa0e 	bl	8000b38 <__aeabi_dcmpgt>
 800a71c:	2800      	cmp	r0, #0
 800a71e:	d093      	beq.n	800a648 <_strtod_l+0x9f0>
 800a720:	e4c4      	b.n	800a0ac <_strtod_l+0x454>
 800a722:	bf00      	nop
 800a724:	f3af 8000 	nop.w
 800a728:	00000000 	.word	0x00000000
 800a72c:	bff00000 	.word	0xbff00000
 800a730:	00000000 	.word	0x00000000
 800a734:	3ff00000 	.word	0x3ff00000
 800a738:	94a03595 	.word	0x94a03595
 800a73c:	3fdfffff 	.word	0x3fdfffff
 800a740:	35afe535 	.word	0x35afe535
 800a744:	3fe00000 	.word	0x3fe00000
 800a748:	000fffff 	.word	0x000fffff
 800a74c:	7ff00000 	.word	0x7ff00000
 800a750:	7fefffff 	.word	0x7fefffff
 800a754:	3ff00000 	.word	0x3ff00000
 800a758:	3fe00000 	.word	0x3fe00000
 800a75c:	7fe00000 	.word	0x7fe00000
 800a760:	7c9fffff 	.word	0x7c9fffff
 800a764:	9b08      	ldr	r3, [sp, #32]
 800a766:	b323      	cbz	r3, 800a7b2 <_strtod_l+0xb5a>
 800a768:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a76c:	d821      	bhi.n	800a7b2 <_strtod_l+0xb5a>
 800a76e:	a328      	add	r3, pc, #160	@ (adr r3, 800a810 <_strtod_l+0xbb8>)
 800a770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a774:	4630      	mov	r0, r6
 800a776:	4639      	mov	r1, r7
 800a778:	f7f6 f9ca 	bl	8000b10 <__aeabi_dcmple>
 800a77c:	b1a0      	cbz	r0, 800a7a8 <_strtod_l+0xb50>
 800a77e:	4639      	mov	r1, r7
 800a780:	4630      	mov	r0, r6
 800a782:	f7f6 fa21 	bl	8000bc8 <__aeabi_d2uiz>
 800a786:	2801      	cmp	r0, #1
 800a788:	bf38      	it	cc
 800a78a:	2001      	movcc	r0, #1
 800a78c:	f7f5 feca 	bl	8000524 <__aeabi_ui2d>
 800a790:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a792:	4606      	mov	r6, r0
 800a794:	460f      	mov	r7, r1
 800a796:	b9fb      	cbnz	r3, 800a7d8 <_strtod_l+0xb80>
 800a798:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a79c:	9014      	str	r0, [sp, #80]	@ 0x50
 800a79e:	9315      	str	r3, [sp, #84]	@ 0x54
 800a7a0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a7a4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a7a8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a7aa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a7ae:	1b5b      	subs	r3, r3, r5
 800a7b0:	9311      	str	r3, [sp, #68]	@ 0x44
 800a7b2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a7b6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a7ba:	f003 fcfb 	bl	800e1b4 <__ulp>
 800a7be:	4650      	mov	r0, sl
 800a7c0:	ec53 2b10 	vmov	r2, r3, d0
 800a7c4:	4659      	mov	r1, fp
 800a7c6:	f7f5 ff27 	bl	8000618 <__aeabi_dmul>
 800a7ca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a7ce:	f7f5 fd6d 	bl	80002ac <__adddf3>
 800a7d2:	4682      	mov	sl, r0
 800a7d4:	468b      	mov	fp, r1
 800a7d6:	e770      	b.n	800a6ba <_strtod_l+0xa62>
 800a7d8:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a7dc:	e7e0      	b.n	800a7a0 <_strtod_l+0xb48>
 800a7de:	a30e      	add	r3, pc, #56	@ (adr r3, 800a818 <_strtod_l+0xbc0>)
 800a7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e4:	f7f6 f98a 	bl	8000afc <__aeabi_dcmplt>
 800a7e8:	e798      	b.n	800a71c <_strtod_l+0xac4>
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a7ee:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a7f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a7f2:	6013      	str	r3, [r2, #0]
 800a7f4:	f7ff ba6d 	b.w	8009cd2 <_strtod_l+0x7a>
 800a7f8:	2a65      	cmp	r2, #101	@ 0x65
 800a7fa:	f43f ab66 	beq.w	8009eca <_strtod_l+0x272>
 800a7fe:	2a45      	cmp	r2, #69	@ 0x45
 800a800:	f43f ab63 	beq.w	8009eca <_strtod_l+0x272>
 800a804:	2301      	movs	r3, #1
 800a806:	f7ff bb9e 	b.w	8009f46 <_strtod_l+0x2ee>
 800a80a:	bf00      	nop
 800a80c:	f3af 8000 	nop.w
 800a810:	ffc00000 	.word	0xffc00000
 800a814:	41dfffff 	.word	0x41dfffff
 800a818:	94a03595 	.word	0x94a03595
 800a81c:	3fcfffff 	.word	0x3fcfffff

0800a820 <_strtod_r>:
 800a820:	4b01      	ldr	r3, [pc, #4]	@ (800a828 <_strtod_r+0x8>)
 800a822:	f7ff ba19 	b.w	8009c58 <_strtod_l>
 800a826:	bf00      	nop
 800a828:	20000034 	.word	0x20000034

0800a82c <_strtol_l.constprop.0>:
 800a82c:	2b24      	cmp	r3, #36	@ 0x24
 800a82e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a832:	4686      	mov	lr, r0
 800a834:	4690      	mov	r8, r2
 800a836:	d801      	bhi.n	800a83c <_strtol_l.constprop.0+0x10>
 800a838:	2b01      	cmp	r3, #1
 800a83a:	d106      	bne.n	800a84a <_strtol_l.constprop.0+0x1e>
 800a83c:	f001 fec8 	bl	800c5d0 <__errno>
 800a840:	2316      	movs	r3, #22
 800a842:	6003      	str	r3, [r0, #0]
 800a844:	2000      	movs	r0, #0
 800a846:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a84a:	4834      	ldr	r0, [pc, #208]	@ (800a91c <_strtol_l.constprop.0+0xf0>)
 800a84c:	460d      	mov	r5, r1
 800a84e:	462a      	mov	r2, r5
 800a850:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a854:	5d06      	ldrb	r6, [r0, r4]
 800a856:	f016 0608 	ands.w	r6, r6, #8
 800a85a:	d1f8      	bne.n	800a84e <_strtol_l.constprop.0+0x22>
 800a85c:	2c2d      	cmp	r4, #45	@ 0x2d
 800a85e:	d12d      	bne.n	800a8bc <_strtol_l.constprop.0+0x90>
 800a860:	782c      	ldrb	r4, [r5, #0]
 800a862:	2601      	movs	r6, #1
 800a864:	1c95      	adds	r5, r2, #2
 800a866:	f033 0210 	bics.w	r2, r3, #16
 800a86a:	d109      	bne.n	800a880 <_strtol_l.constprop.0+0x54>
 800a86c:	2c30      	cmp	r4, #48	@ 0x30
 800a86e:	d12a      	bne.n	800a8c6 <_strtol_l.constprop.0+0x9a>
 800a870:	782a      	ldrb	r2, [r5, #0]
 800a872:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a876:	2a58      	cmp	r2, #88	@ 0x58
 800a878:	d125      	bne.n	800a8c6 <_strtol_l.constprop.0+0x9a>
 800a87a:	786c      	ldrb	r4, [r5, #1]
 800a87c:	2310      	movs	r3, #16
 800a87e:	3502      	adds	r5, #2
 800a880:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a884:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a888:	2200      	movs	r2, #0
 800a88a:	fbbc f9f3 	udiv	r9, ip, r3
 800a88e:	4610      	mov	r0, r2
 800a890:	fb03 ca19 	mls	sl, r3, r9, ip
 800a894:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a898:	2f09      	cmp	r7, #9
 800a89a:	d81b      	bhi.n	800a8d4 <_strtol_l.constprop.0+0xa8>
 800a89c:	463c      	mov	r4, r7
 800a89e:	42a3      	cmp	r3, r4
 800a8a0:	dd27      	ble.n	800a8f2 <_strtol_l.constprop.0+0xc6>
 800a8a2:	1c57      	adds	r7, r2, #1
 800a8a4:	d007      	beq.n	800a8b6 <_strtol_l.constprop.0+0x8a>
 800a8a6:	4581      	cmp	r9, r0
 800a8a8:	d320      	bcc.n	800a8ec <_strtol_l.constprop.0+0xc0>
 800a8aa:	d101      	bne.n	800a8b0 <_strtol_l.constprop.0+0x84>
 800a8ac:	45a2      	cmp	sl, r4
 800a8ae:	db1d      	blt.n	800a8ec <_strtol_l.constprop.0+0xc0>
 800a8b0:	fb00 4003 	mla	r0, r0, r3, r4
 800a8b4:	2201      	movs	r2, #1
 800a8b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a8ba:	e7eb      	b.n	800a894 <_strtol_l.constprop.0+0x68>
 800a8bc:	2c2b      	cmp	r4, #43	@ 0x2b
 800a8be:	bf04      	itt	eq
 800a8c0:	782c      	ldrbeq	r4, [r5, #0]
 800a8c2:	1c95      	addeq	r5, r2, #2
 800a8c4:	e7cf      	b.n	800a866 <_strtol_l.constprop.0+0x3a>
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d1da      	bne.n	800a880 <_strtol_l.constprop.0+0x54>
 800a8ca:	2c30      	cmp	r4, #48	@ 0x30
 800a8cc:	bf0c      	ite	eq
 800a8ce:	2308      	moveq	r3, #8
 800a8d0:	230a      	movne	r3, #10
 800a8d2:	e7d5      	b.n	800a880 <_strtol_l.constprop.0+0x54>
 800a8d4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a8d8:	2f19      	cmp	r7, #25
 800a8da:	d801      	bhi.n	800a8e0 <_strtol_l.constprop.0+0xb4>
 800a8dc:	3c37      	subs	r4, #55	@ 0x37
 800a8de:	e7de      	b.n	800a89e <_strtol_l.constprop.0+0x72>
 800a8e0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a8e4:	2f19      	cmp	r7, #25
 800a8e6:	d804      	bhi.n	800a8f2 <_strtol_l.constprop.0+0xc6>
 800a8e8:	3c57      	subs	r4, #87	@ 0x57
 800a8ea:	e7d8      	b.n	800a89e <_strtol_l.constprop.0+0x72>
 800a8ec:	f04f 32ff 	mov.w	r2, #4294967295
 800a8f0:	e7e1      	b.n	800a8b6 <_strtol_l.constprop.0+0x8a>
 800a8f2:	1c53      	adds	r3, r2, #1
 800a8f4:	d108      	bne.n	800a908 <_strtol_l.constprop.0+0xdc>
 800a8f6:	2322      	movs	r3, #34	@ 0x22
 800a8f8:	f8ce 3000 	str.w	r3, [lr]
 800a8fc:	4660      	mov	r0, ip
 800a8fe:	f1b8 0f00 	cmp.w	r8, #0
 800a902:	d0a0      	beq.n	800a846 <_strtol_l.constprop.0+0x1a>
 800a904:	1e69      	subs	r1, r5, #1
 800a906:	e006      	b.n	800a916 <_strtol_l.constprop.0+0xea>
 800a908:	b106      	cbz	r6, 800a90c <_strtol_l.constprop.0+0xe0>
 800a90a:	4240      	negs	r0, r0
 800a90c:	f1b8 0f00 	cmp.w	r8, #0
 800a910:	d099      	beq.n	800a846 <_strtol_l.constprop.0+0x1a>
 800a912:	2a00      	cmp	r2, #0
 800a914:	d1f6      	bne.n	800a904 <_strtol_l.constprop.0+0xd8>
 800a916:	f8c8 1000 	str.w	r1, [r8]
 800a91a:	e794      	b.n	800a846 <_strtol_l.constprop.0+0x1a>
 800a91c:	08011a61 	.word	0x08011a61

0800a920 <_strtol_r>:
 800a920:	f7ff bf84 	b.w	800a82c <_strtol_l.constprop.0>

0800a924 <strtol>:
 800a924:	4613      	mov	r3, r2
 800a926:	460a      	mov	r2, r1
 800a928:	4601      	mov	r1, r0
 800a92a:	4802      	ldr	r0, [pc, #8]	@ (800a934 <strtol+0x10>)
 800a92c:	6800      	ldr	r0, [r0, #0]
 800a92e:	f7ff bf7d 	b.w	800a82c <_strtol_l.constprop.0>
 800a932:	bf00      	nop
 800a934:	200001a0 	.word	0x200001a0

0800a938 <__cvt>:
 800a938:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a93c:	ec57 6b10 	vmov	r6, r7, d0
 800a940:	2f00      	cmp	r7, #0
 800a942:	460c      	mov	r4, r1
 800a944:	4619      	mov	r1, r3
 800a946:	463b      	mov	r3, r7
 800a948:	bfbb      	ittet	lt
 800a94a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a94e:	461f      	movlt	r7, r3
 800a950:	2300      	movge	r3, #0
 800a952:	232d      	movlt	r3, #45	@ 0x2d
 800a954:	700b      	strb	r3, [r1, #0]
 800a956:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a958:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a95c:	4691      	mov	r9, r2
 800a95e:	f023 0820 	bic.w	r8, r3, #32
 800a962:	bfbc      	itt	lt
 800a964:	4632      	movlt	r2, r6
 800a966:	4616      	movlt	r6, r2
 800a968:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a96c:	d005      	beq.n	800a97a <__cvt+0x42>
 800a96e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a972:	d100      	bne.n	800a976 <__cvt+0x3e>
 800a974:	3401      	adds	r4, #1
 800a976:	2102      	movs	r1, #2
 800a978:	e000      	b.n	800a97c <__cvt+0x44>
 800a97a:	2103      	movs	r1, #3
 800a97c:	ab03      	add	r3, sp, #12
 800a97e:	9301      	str	r3, [sp, #4]
 800a980:	ab02      	add	r3, sp, #8
 800a982:	9300      	str	r3, [sp, #0]
 800a984:	ec47 6b10 	vmov	d0, r6, r7
 800a988:	4653      	mov	r3, sl
 800a98a:	4622      	mov	r2, r4
 800a98c:	f001 ff00 	bl	800c790 <_dtoa_r>
 800a990:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a994:	4605      	mov	r5, r0
 800a996:	d119      	bne.n	800a9cc <__cvt+0x94>
 800a998:	f019 0f01 	tst.w	r9, #1
 800a99c:	d00e      	beq.n	800a9bc <__cvt+0x84>
 800a99e:	eb00 0904 	add.w	r9, r0, r4
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	4630      	mov	r0, r6
 800a9a8:	4639      	mov	r1, r7
 800a9aa:	f7f6 f89d 	bl	8000ae8 <__aeabi_dcmpeq>
 800a9ae:	b108      	cbz	r0, 800a9b4 <__cvt+0x7c>
 800a9b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800a9b4:	2230      	movs	r2, #48	@ 0x30
 800a9b6:	9b03      	ldr	r3, [sp, #12]
 800a9b8:	454b      	cmp	r3, r9
 800a9ba:	d31e      	bcc.n	800a9fa <__cvt+0xc2>
 800a9bc:	9b03      	ldr	r3, [sp, #12]
 800a9be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a9c0:	1b5b      	subs	r3, r3, r5
 800a9c2:	4628      	mov	r0, r5
 800a9c4:	6013      	str	r3, [r2, #0]
 800a9c6:	b004      	add	sp, #16
 800a9c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9cc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a9d0:	eb00 0904 	add.w	r9, r0, r4
 800a9d4:	d1e5      	bne.n	800a9a2 <__cvt+0x6a>
 800a9d6:	7803      	ldrb	r3, [r0, #0]
 800a9d8:	2b30      	cmp	r3, #48	@ 0x30
 800a9da:	d10a      	bne.n	800a9f2 <__cvt+0xba>
 800a9dc:	2200      	movs	r2, #0
 800a9de:	2300      	movs	r3, #0
 800a9e0:	4630      	mov	r0, r6
 800a9e2:	4639      	mov	r1, r7
 800a9e4:	f7f6 f880 	bl	8000ae8 <__aeabi_dcmpeq>
 800a9e8:	b918      	cbnz	r0, 800a9f2 <__cvt+0xba>
 800a9ea:	f1c4 0401 	rsb	r4, r4, #1
 800a9ee:	f8ca 4000 	str.w	r4, [sl]
 800a9f2:	f8da 3000 	ldr.w	r3, [sl]
 800a9f6:	4499      	add	r9, r3
 800a9f8:	e7d3      	b.n	800a9a2 <__cvt+0x6a>
 800a9fa:	1c59      	adds	r1, r3, #1
 800a9fc:	9103      	str	r1, [sp, #12]
 800a9fe:	701a      	strb	r2, [r3, #0]
 800aa00:	e7d9      	b.n	800a9b6 <__cvt+0x7e>

0800aa02 <__exponent>:
 800aa02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa04:	2900      	cmp	r1, #0
 800aa06:	bfba      	itte	lt
 800aa08:	4249      	neglt	r1, r1
 800aa0a:	232d      	movlt	r3, #45	@ 0x2d
 800aa0c:	232b      	movge	r3, #43	@ 0x2b
 800aa0e:	2909      	cmp	r1, #9
 800aa10:	7002      	strb	r2, [r0, #0]
 800aa12:	7043      	strb	r3, [r0, #1]
 800aa14:	dd29      	ble.n	800aa6a <__exponent+0x68>
 800aa16:	f10d 0307 	add.w	r3, sp, #7
 800aa1a:	461d      	mov	r5, r3
 800aa1c:	270a      	movs	r7, #10
 800aa1e:	461a      	mov	r2, r3
 800aa20:	fbb1 f6f7 	udiv	r6, r1, r7
 800aa24:	fb07 1416 	mls	r4, r7, r6, r1
 800aa28:	3430      	adds	r4, #48	@ 0x30
 800aa2a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800aa2e:	460c      	mov	r4, r1
 800aa30:	2c63      	cmp	r4, #99	@ 0x63
 800aa32:	f103 33ff 	add.w	r3, r3, #4294967295
 800aa36:	4631      	mov	r1, r6
 800aa38:	dcf1      	bgt.n	800aa1e <__exponent+0x1c>
 800aa3a:	3130      	adds	r1, #48	@ 0x30
 800aa3c:	1e94      	subs	r4, r2, #2
 800aa3e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aa42:	1c41      	adds	r1, r0, #1
 800aa44:	4623      	mov	r3, r4
 800aa46:	42ab      	cmp	r3, r5
 800aa48:	d30a      	bcc.n	800aa60 <__exponent+0x5e>
 800aa4a:	f10d 0309 	add.w	r3, sp, #9
 800aa4e:	1a9b      	subs	r3, r3, r2
 800aa50:	42ac      	cmp	r4, r5
 800aa52:	bf88      	it	hi
 800aa54:	2300      	movhi	r3, #0
 800aa56:	3302      	adds	r3, #2
 800aa58:	4403      	add	r3, r0
 800aa5a:	1a18      	subs	r0, r3, r0
 800aa5c:	b003      	add	sp, #12
 800aa5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa60:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aa64:	f801 6f01 	strb.w	r6, [r1, #1]!
 800aa68:	e7ed      	b.n	800aa46 <__exponent+0x44>
 800aa6a:	2330      	movs	r3, #48	@ 0x30
 800aa6c:	3130      	adds	r1, #48	@ 0x30
 800aa6e:	7083      	strb	r3, [r0, #2]
 800aa70:	70c1      	strb	r1, [r0, #3]
 800aa72:	1d03      	adds	r3, r0, #4
 800aa74:	e7f1      	b.n	800aa5a <__exponent+0x58>
	...

0800aa78 <_printf_float>:
 800aa78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa7c:	b08d      	sub	sp, #52	@ 0x34
 800aa7e:	460c      	mov	r4, r1
 800aa80:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800aa84:	4616      	mov	r6, r2
 800aa86:	461f      	mov	r7, r3
 800aa88:	4605      	mov	r5, r0
 800aa8a:	f001 fd47 	bl	800c51c <_localeconv_r>
 800aa8e:	6803      	ldr	r3, [r0, #0]
 800aa90:	9304      	str	r3, [sp, #16]
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7f5 fbfc 	bl	8000290 <strlen>
 800aa98:	2300      	movs	r3, #0
 800aa9a:	930a      	str	r3, [sp, #40]	@ 0x28
 800aa9c:	f8d8 3000 	ldr.w	r3, [r8]
 800aaa0:	9005      	str	r0, [sp, #20]
 800aaa2:	3307      	adds	r3, #7
 800aaa4:	f023 0307 	bic.w	r3, r3, #7
 800aaa8:	f103 0208 	add.w	r2, r3, #8
 800aaac:	f894 a018 	ldrb.w	sl, [r4, #24]
 800aab0:	f8d4 b000 	ldr.w	fp, [r4]
 800aab4:	f8c8 2000 	str.w	r2, [r8]
 800aab8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aabc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800aac0:	9307      	str	r3, [sp, #28]
 800aac2:	f8cd 8018 	str.w	r8, [sp, #24]
 800aac6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800aaca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aace:	4b9c      	ldr	r3, [pc, #624]	@ (800ad40 <_printf_float+0x2c8>)
 800aad0:	f04f 32ff 	mov.w	r2, #4294967295
 800aad4:	f7f6 f83a 	bl	8000b4c <__aeabi_dcmpun>
 800aad8:	bb70      	cbnz	r0, 800ab38 <_printf_float+0xc0>
 800aada:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aade:	4b98      	ldr	r3, [pc, #608]	@ (800ad40 <_printf_float+0x2c8>)
 800aae0:	f04f 32ff 	mov.w	r2, #4294967295
 800aae4:	f7f6 f814 	bl	8000b10 <__aeabi_dcmple>
 800aae8:	bb30      	cbnz	r0, 800ab38 <_printf_float+0xc0>
 800aaea:	2200      	movs	r2, #0
 800aaec:	2300      	movs	r3, #0
 800aaee:	4640      	mov	r0, r8
 800aaf0:	4649      	mov	r1, r9
 800aaf2:	f7f6 f803 	bl	8000afc <__aeabi_dcmplt>
 800aaf6:	b110      	cbz	r0, 800aafe <_printf_float+0x86>
 800aaf8:	232d      	movs	r3, #45	@ 0x2d
 800aafa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aafe:	4a91      	ldr	r2, [pc, #580]	@ (800ad44 <_printf_float+0x2cc>)
 800ab00:	4b91      	ldr	r3, [pc, #580]	@ (800ad48 <_printf_float+0x2d0>)
 800ab02:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ab06:	bf94      	ite	ls
 800ab08:	4690      	movls	r8, r2
 800ab0a:	4698      	movhi	r8, r3
 800ab0c:	2303      	movs	r3, #3
 800ab0e:	6123      	str	r3, [r4, #16]
 800ab10:	f02b 0304 	bic.w	r3, fp, #4
 800ab14:	6023      	str	r3, [r4, #0]
 800ab16:	f04f 0900 	mov.w	r9, #0
 800ab1a:	9700      	str	r7, [sp, #0]
 800ab1c:	4633      	mov	r3, r6
 800ab1e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ab20:	4621      	mov	r1, r4
 800ab22:	4628      	mov	r0, r5
 800ab24:	f000 f9d2 	bl	800aecc <_printf_common>
 800ab28:	3001      	adds	r0, #1
 800ab2a:	f040 808d 	bne.w	800ac48 <_printf_float+0x1d0>
 800ab2e:	f04f 30ff 	mov.w	r0, #4294967295
 800ab32:	b00d      	add	sp, #52	@ 0x34
 800ab34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab38:	4642      	mov	r2, r8
 800ab3a:	464b      	mov	r3, r9
 800ab3c:	4640      	mov	r0, r8
 800ab3e:	4649      	mov	r1, r9
 800ab40:	f7f6 f804 	bl	8000b4c <__aeabi_dcmpun>
 800ab44:	b140      	cbz	r0, 800ab58 <_printf_float+0xe0>
 800ab46:	464b      	mov	r3, r9
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	bfbc      	itt	lt
 800ab4c:	232d      	movlt	r3, #45	@ 0x2d
 800ab4e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ab52:	4a7e      	ldr	r2, [pc, #504]	@ (800ad4c <_printf_float+0x2d4>)
 800ab54:	4b7e      	ldr	r3, [pc, #504]	@ (800ad50 <_printf_float+0x2d8>)
 800ab56:	e7d4      	b.n	800ab02 <_printf_float+0x8a>
 800ab58:	6863      	ldr	r3, [r4, #4]
 800ab5a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ab5e:	9206      	str	r2, [sp, #24]
 800ab60:	1c5a      	adds	r2, r3, #1
 800ab62:	d13b      	bne.n	800abdc <_printf_float+0x164>
 800ab64:	2306      	movs	r3, #6
 800ab66:	6063      	str	r3, [r4, #4]
 800ab68:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	6022      	str	r2, [r4, #0]
 800ab70:	9303      	str	r3, [sp, #12]
 800ab72:	ab0a      	add	r3, sp, #40	@ 0x28
 800ab74:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ab78:	ab09      	add	r3, sp, #36	@ 0x24
 800ab7a:	9300      	str	r3, [sp, #0]
 800ab7c:	6861      	ldr	r1, [r4, #4]
 800ab7e:	ec49 8b10 	vmov	d0, r8, r9
 800ab82:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ab86:	4628      	mov	r0, r5
 800ab88:	f7ff fed6 	bl	800a938 <__cvt>
 800ab8c:	9b06      	ldr	r3, [sp, #24]
 800ab8e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ab90:	2b47      	cmp	r3, #71	@ 0x47
 800ab92:	4680      	mov	r8, r0
 800ab94:	d129      	bne.n	800abea <_printf_float+0x172>
 800ab96:	1cc8      	adds	r0, r1, #3
 800ab98:	db02      	blt.n	800aba0 <_printf_float+0x128>
 800ab9a:	6863      	ldr	r3, [r4, #4]
 800ab9c:	4299      	cmp	r1, r3
 800ab9e:	dd41      	ble.n	800ac24 <_printf_float+0x1ac>
 800aba0:	f1aa 0a02 	sub.w	sl, sl, #2
 800aba4:	fa5f fa8a 	uxtb.w	sl, sl
 800aba8:	3901      	subs	r1, #1
 800abaa:	4652      	mov	r2, sl
 800abac:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800abb0:	9109      	str	r1, [sp, #36]	@ 0x24
 800abb2:	f7ff ff26 	bl	800aa02 <__exponent>
 800abb6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800abb8:	1813      	adds	r3, r2, r0
 800abba:	2a01      	cmp	r2, #1
 800abbc:	4681      	mov	r9, r0
 800abbe:	6123      	str	r3, [r4, #16]
 800abc0:	dc02      	bgt.n	800abc8 <_printf_float+0x150>
 800abc2:	6822      	ldr	r2, [r4, #0]
 800abc4:	07d2      	lsls	r2, r2, #31
 800abc6:	d501      	bpl.n	800abcc <_printf_float+0x154>
 800abc8:	3301      	adds	r3, #1
 800abca:	6123      	str	r3, [r4, #16]
 800abcc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d0a2      	beq.n	800ab1a <_printf_float+0xa2>
 800abd4:	232d      	movs	r3, #45	@ 0x2d
 800abd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abda:	e79e      	b.n	800ab1a <_printf_float+0xa2>
 800abdc:	9a06      	ldr	r2, [sp, #24]
 800abde:	2a47      	cmp	r2, #71	@ 0x47
 800abe0:	d1c2      	bne.n	800ab68 <_printf_float+0xf0>
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d1c0      	bne.n	800ab68 <_printf_float+0xf0>
 800abe6:	2301      	movs	r3, #1
 800abe8:	e7bd      	b.n	800ab66 <_printf_float+0xee>
 800abea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800abee:	d9db      	bls.n	800aba8 <_printf_float+0x130>
 800abf0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800abf4:	d118      	bne.n	800ac28 <_printf_float+0x1b0>
 800abf6:	2900      	cmp	r1, #0
 800abf8:	6863      	ldr	r3, [r4, #4]
 800abfa:	dd0b      	ble.n	800ac14 <_printf_float+0x19c>
 800abfc:	6121      	str	r1, [r4, #16]
 800abfe:	b913      	cbnz	r3, 800ac06 <_printf_float+0x18e>
 800ac00:	6822      	ldr	r2, [r4, #0]
 800ac02:	07d0      	lsls	r0, r2, #31
 800ac04:	d502      	bpl.n	800ac0c <_printf_float+0x194>
 800ac06:	3301      	adds	r3, #1
 800ac08:	440b      	add	r3, r1
 800ac0a:	6123      	str	r3, [r4, #16]
 800ac0c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ac0e:	f04f 0900 	mov.w	r9, #0
 800ac12:	e7db      	b.n	800abcc <_printf_float+0x154>
 800ac14:	b913      	cbnz	r3, 800ac1c <_printf_float+0x1a4>
 800ac16:	6822      	ldr	r2, [r4, #0]
 800ac18:	07d2      	lsls	r2, r2, #31
 800ac1a:	d501      	bpl.n	800ac20 <_printf_float+0x1a8>
 800ac1c:	3302      	adds	r3, #2
 800ac1e:	e7f4      	b.n	800ac0a <_printf_float+0x192>
 800ac20:	2301      	movs	r3, #1
 800ac22:	e7f2      	b.n	800ac0a <_printf_float+0x192>
 800ac24:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ac28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac2a:	4299      	cmp	r1, r3
 800ac2c:	db05      	blt.n	800ac3a <_printf_float+0x1c2>
 800ac2e:	6823      	ldr	r3, [r4, #0]
 800ac30:	6121      	str	r1, [r4, #16]
 800ac32:	07d8      	lsls	r0, r3, #31
 800ac34:	d5ea      	bpl.n	800ac0c <_printf_float+0x194>
 800ac36:	1c4b      	adds	r3, r1, #1
 800ac38:	e7e7      	b.n	800ac0a <_printf_float+0x192>
 800ac3a:	2900      	cmp	r1, #0
 800ac3c:	bfd4      	ite	le
 800ac3e:	f1c1 0202 	rsble	r2, r1, #2
 800ac42:	2201      	movgt	r2, #1
 800ac44:	4413      	add	r3, r2
 800ac46:	e7e0      	b.n	800ac0a <_printf_float+0x192>
 800ac48:	6823      	ldr	r3, [r4, #0]
 800ac4a:	055a      	lsls	r2, r3, #21
 800ac4c:	d407      	bmi.n	800ac5e <_printf_float+0x1e6>
 800ac4e:	6923      	ldr	r3, [r4, #16]
 800ac50:	4642      	mov	r2, r8
 800ac52:	4631      	mov	r1, r6
 800ac54:	4628      	mov	r0, r5
 800ac56:	47b8      	blx	r7
 800ac58:	3001      	adds	r0, #1
 800ac5a:	d12b      	bne.n	800acb4 <_printf_float+0x23c>
 800ac5c:	e767      	b.n	800ab2e <_printf_float+0xb6>
 800ac5e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ac62:	f240 80dd 	bls.w	800ae20 <_printf_float+0x3a8>
 800ac66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	f7f5 ff3b 	bl	8000ae8 <__aeabi_dcmpeq>
 800ac72:	2800      	cmp	r0, #0
 800ac74:	d033      	beq.n	800acde <_printf_float+0x266>
 800ac76:	4a37      	ldr	r2, [pc, #220]	@ (800ad54 <_printf_float+0x2dc>)
 800ac78:	2301      	movs	r3, #1
 800ac7a:	4631      	mov	r1, r6
 800ac7c:	4628      	mov	r0, r5
 800ac7e:	47b8      	blx	r7
 800ac80:	3001      	adds	r0, #1
 800ac82:	f43f af54 	beq.w	800ab2e <_printf_float+0xb6>
 800ac86:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ac8a:	4543      	cmp	r3, r8
 800ac8c:	db02      	blt.n	800ac94 <_printf_float+0x21c>
 800ac8e:	6823      	ldr	r3, [r4, #0]
 800ac90:	07d8      	lsls	r0, r3, #31
 800ac92:	d50f      	bpl.n	800acb4 <_printf_float+0x23c>
 800ac94:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac98:	4631      	mov	r1, r6
 800ac9a:	4628      	mov	r0, r5
 800ac9c:	47b8      	blx	r7
 800ac9e:	3001      	adds	r0, #1
 800aca0:	f43f af45 	beq.w	800ab2e <_printf_float+0xb6>
 800aca4:	f04f 0900 	mov.w	r9, #0
 800aca8:	f108 38ff 	add.w	r8, r8, #4294967295
 800acac:	f104 0a1a 	add.w	sl, r4, #26
 800acb0:	45c8      	cmp	r8, r9
 800acb2:	dc09      	bgt.n	800acc8 <_printf_float+0x250>
 800acb4:	6823      	ldr	r3, [r4, #0]
 800acb6:	079b      	lsls	r3, r3, #30
 800acb8:	f100 8103 	bmi.w	800aec2 <_printf_float+0x44a>
 800acbc:	68e0      	ldr	r0, [r4, #12]
 800acbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800acc0:	4298      	cmp	r0, r3
 800acc2:	bfb8      	it	lt
 800acc4:	4618      	movlt	r0, r3
 800acc6:	e734      	b.n	800ab32 <_printf_float+0xba>
 800acc8:	2301      	movs	r3, #1
 800acca:	4652      	mov	r2, sl
 800accc:	4631      	mov	r1, r6
 800acce:	4628      	mov	r0, r5
 800acd0:	47b8      	blx	r7
 800acd2:	3001      	adds	r0, #1
 800acd4:	f43f af2b 	beq.w	800ab2e <_printf_float+0xb6>
 800acd8:	f109 0901 	add.w	r9, r9, #1
 800acdc:	e7e8      	b.n	800acb0 <_printf_float+0x238>
 800acde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	dc39      	bgt.n	800ad58 <_printf_float+0x2e0>
 800ace4:	4a1b      	ldr	r2, [pc, #108]	@ (800ad54 <_printf_float+0x2dc>)
 800ace6:	2301      	movs	r3, #1
 800ace8:	4631      	mov	r1, r6
 800acea:	4628      	mov	r0, r5
 800acec:	47b8      	blx	r7
 800acee:	3001      	adds	r0, #1
 800acf0:	f43f af1d 	beq.w	800ab2e <_printf_float+0xb6>
 800acf4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800acf8:	ea59 0303 	orrs.w	r3, r9, r3
 800acfc:	d102      	bne.n	800ad04 <_printf_float+0x28c>
 800acfe:	6823      	ldr	r3, [r4, #0]
 800ad00:	07d9      	lsls	r1, r3, #31
 800ad02:	d5d7      	bpl.n	800acb4 <_printf_float+0x23c>
 800ad04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad08:	4631      	mov	r1, r6
 800ad0a:	4628      	mov	r0, r5
 800ad0c:	47b8      	blx	r7
 800ad0e:	3001      	adds	r0, #1
 800ad10:	f43f af0d 	beq.w	800ab2e <_printf_float+0xb6>
 800ad14:	f04f 0a00 	mov.w	sl, #0
 800ad18:	f104 0b1a 	add.w	fp, r4, #26
 800ad1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad1e:	425b      	negs	r3, r3
 800ad20:	4553      	cmp	r3, sl
 800ad22:	dc01      	bgt.n	800ad28 <_printf_float+0x2b0>
 800ad24:	464b      	mov	r3, r9
 800ad26:	e793      	b.n	800ac50 <_printf_float+0x1d8>
 800ad28:	2301      	movs	r3, #1
 800ad2a:	465a      	mov	r2, fp
 800ad2c:	4631      	mov	r1, r6
 800ad2e:	4628      	mov	r0, r5
 800ad30:	47b8      	blx	r7
 800ad32:	3001      	adds	r0, #1
 800ad34:	f43f aefb 	beq.w	800ab2e <_printf_float+0xb6>
 800ad38:	f10a 0a01 	add.w	sl, sl, #1
 800ad3c:	e7ee      	b.n	800ad1c <_printf_float+0x2a4>
 800ad3e:	bf00      	nop
 800ad40:	7fefffff 	.word	0x7fefffff
 800ad44:	08011b61 	.word	0x08011b61
 800ad48:	08011b65 	.word	0x08011b65
 800ad4c:	08011b69 	.word	0x08011b69
 800ad50:	08011b6d 	.word	0x08011b6d
 800ad54:	08011eb7 	.word	0x08011eb7
 800ad58:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ad5a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ad5e:	4553      	cmp	r3, sl
 800ad60:	bfa8      	it	ge
 800ad62:	4653      	movge	r3, sl
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	4699      	mov	r9, r3
 800ad68:	dc36      	bgt.n	800add8 <_printf_float+0x360>
 800ad6a:	f04f 0b00 	mov.w	fp, #0
 800ad6e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad72:	f104 021a 	add.w	r2, r4, #26
 800ad76:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ad78:	9306      	str	r3, [sp, #24]
 800ad7a:	eba3 0309 	sub.w	r3, r3, r9
 800ad7e:	455b      	cmp	r3, fp
 800ad80:	dc31      	bgt.n	800ade6 <_printf_float+0x36e>
 800ad82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad84:	459a      	cmp	sl, r3
 800ad86:	dc3a      	bgt.n	800adfe <_printf_float+0x386>
 800ad88:	6823      	ldr	r3, [r4, #0]
 800ad8a:	07da      	lsls	r2, r3, #31
 800ad8c:	d437      	bmi.n	800adfe <_printf_float+0x386>
 800ad8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad90:	ebaa 0903 	sub.w	r9, sl, r3
 800ad94:	9b06      	ldr	r3, [sp, #24]
 800ad96:	ebaa 0303 	sub.w	r3, sl, r3
 800ad9a:	4599      	cmp	r9, r3
 800ad9c:	bfa8      	it	ge
 800ad9e:	4699      	movge	r9, r3
 800ada0:	f1b9 0f00 	cmp.w	r9, #0
 800ada4:	dc33      	bgt.n	800ae0e <_printf_float+0x396>
 800ada6:	f04f 0800 	mov.w	r8, #0
 800adaa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800adae:	f104 0b1a 	add.w	fp, r4, #26
 800adb2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adb4:	ebaa 0303 	sub.w	r3, sl, r3
 800adb8:	eba3 0309 	sub.w	r3, r3, r9
 800adbc:	4543      	cmp	r3, r8
 800adbe:	f77f af79 	ble.w	800acb4 <_printf_float+0x23c>
 800adc2:	2301      	movs	r3, #1
 800adc4:	465a      	mov	r2, fp
 800adc6:	4631      	mov	r1, r6
 800adc8:	4628      	mov	r0, r5
 800adca:	47b8      	blx	r7
 800adcc:	3001      	adds	r0, #1
 800adce:	f43f aeae 	beq.w	800ab2e <_printf_float+0xb6>
 800add2:	f108 0801 	add.w	r8, r8, #1
 800add6:	e7ec      	b.n	800adb2 <_printf_float+0x33a>
 800add8:	4642      	mov	r2, r8
 800adda:	4631      	mov	r1, r6
 800addc:	4628      	mov	r0, r5
 800adde:	47b8      	blx	r7
 800ade0:	3001      	adds	r0, #1
 800ade2:	d1c2      	bne.n	800ad6a <_printf_float+0x2f2>
 800ade4:	e6a3      	b.n	800ab2e <_printf_float+0xb6>
 800ade6:	2301      	movs	r3, #1
 800ade8:	4631      	mov	r1, r6
 800adea:	4628      	mov	r0, r5
 800adec:	9206      	str	r2, [sp, #24]
 800adee:	47b8      	blx	r7
 800adf0:	3001      	adds	r0, #1
 800adf2:	f43f ae9c 	beq.w	800ab2e <_printf_float+0xb6>
 800adf6:	9a06      	ldr	r2, [sp, #24]
 800adf8:	f10b 0b01 	add.w	fp, fp, #1
 800adfc:	e7bb      	b.n	800ad76 <_printf_float+0x2fe>
 800adfe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae02:	4631      	mov	r1, r6
 800ae04:	4628      	mov	r0, r5
 800ae06:	47b8      	blx	r7
 800ae08:	3001      	adds	r0, #1
 800ae0a:	d1c0      	bne.n	800ad8e <_printf_float+0x316>
 800ae0c:	e68f      	b.n	800ab2e <_printf_float+0xb6>
 800ae0e:	9a06      	ldr	r2, [sp, #24]
 800ae10:	464b      	mov	r3, r9
 800ae12:	4442      	add	r2, r8
 800ae14:	4631      	mov	r1, r6
 800ae16:	4628      	mov	r0, r5
 800ae18:	47b8      	blx	r7
 800ae1a:	3001      	adds	r0, #1
 800ae1c:	d1c3      	bne.n	800ada6 <_printf_float+0x32e>
 800ae1e:	e686      	b.n	800ab2e <_printf_float+0xb6>
 800ae20:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae24:	f1ba 0f01 	cmp.w	sl, #1
 800ae28:	dc01      	bgt.n	800ae2e <_printf_float+0x3b6>
 800ae2a:	07db      	lsls	r3, r3, #31
 800ae2c:	d536      	bpl.n	800ae9c <_printf_float+0x424>
 800ae2e:	2301      	movs	r3, #1
 800ae30:	4642      	mov	r2, r8
 800ae32:	4631      	mov	r1, r6
 800ae34:	4628      	mov	r0, r5
 800ae36:	47b8      	blx	r7
 800ae38:	3001      	adds	r0, #1
 800ae3a:	f43f ae78 	beq.w	800ab2e <_printf_float+0xb6>
 800ae3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae42:	4631      	mov	r1, r6
 800ae44:	4628      	mov	r0, r5
 800ae46:	47b8      	blx	r7
 800ae48:	3001      	adds	r0, #1
 800ae4a:	f43f ae70 	beq.w	800ab2e <_printf_float+0xb6>
 800ae4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ae52:	2200      	movs	r2, #0
 800ae54:	2300      	movs	r3, #0
 800ae56:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae5a:	f7f5 fe45 	bl	8000ae8 <__aeabi_dcmpeq>
 800ae5e:	b9c0      	cbnz	r0, 800ae92 <_printf_float+0x41a>
 800ae60:	4653      	mov	r3, sl
 800ae62:	f108 0201 	add.w	r2, r8, #1
 800ae66:	4631      	mov	r1, r6
 800ae68:	4628      	mov	r0, r5
 800ae6a:	47b8      	blx	r7
 800ae6c:	3001      	adds	r0, #1
 800ae6e:	d10c      	bne.n	800ae8a <_printf_float+0x412>
 800ae70:	e65d      	b.n	800ab2e <_printf_float+0xb6>
 800ae72:	2301      	movs	r3, #1
 800ae74:	465a      	mov	r2, fp
 800ae76:	4631      	mov	r1, r6
 800ae78:	4628      	mov	r0, r5
 800ae7a:	47b8      	blx	r7
 800ae7c:	3001      	adds	r0, #1
 800ae7e:	f43f ae56 	beq.w	800ab2e <_printf_float+0xb6>
 800ae82:	f108 0801 	add.w	r8, r8, #1
 800ae86:	45d0      	cmp	r8, sl
 800ae88:	dbf3      	blt.n	800ae72 <_printf_float+0x3fa>
 800ae8a:	464b      	mov	r3, r9
 800ae8c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800ae90:	e6df      	b.n	800ac52 <_printf_float+0x1da>
 800ae92:	f04f 0800 	mov.w	r8, #0
 800ae96:	f104 0b1a 	add.w	fp, r4, #26
 800ae9a:	e7f4      	b.n	800ae86 <_printf_float+0x40e>
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	4642      	mov	r2, r8
 800aea0:	e7e1      	b.n	800ae66 <_printf_float+0x3ee>
 800aea2:	2301      	movs	r3, #1
 800aea4:	464a      	mov	r2, r9
 800aea6:	4631      	mov	r1, r6
 800aea8:	4628      	mov	r0, r5
 800aeaa:	47b8      	blx	r7
 800aeac:	3001      	adds	r0, #1
 800aeae:	f43f ae3e 	beq.w	800ab2e <_printf_float+0xb6>
 800aeb2:	f108 0801 	add.w	r8, r8, #1
 800aeb6:	68e3      	ldr	r3, [r4, #12]
 800aeb8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aeba:	1a5b      	subs	r3, r3, r1
 800aebc:	4543      	cmp	r3, r8
 800aebe:	dcf0      	bgt.n	800aea2 <_printf_float+0x42a>
 800aec0:	e6fc      	b.n	800acbc <_printf_float+0x244>
 800aec2:	f04f 0800 	mov.w	r8, #0
 800aec6:	f104 0919 	add.w	r9, r4, #25
 800aeca:	e7f4      	b.n	800aeb6 <_printf_float+0x43e>

0800aecc <_printf_common>:
 800aecc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aed0:	4616      	mov	r6, r2
 800aed2:	4698      	mov	r8, r3
 800aed4:	688a      	ldr	r2, [r1, #8]
 800aed6:	690b      	ldr	r3, [r1, #16]
 800aed8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aedc:	4293      	cmp	r3, r2
 800aede:	bfb8      	it	lt
 800aee0:	4613      	movlt	r3, r2
 800aee2:	6033      	str	r3, [r6, #0]
 800aee4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800aee8:	4607      	mov	r7, r0
 800aeea:	460c      	mov	r4, r1
 800aeec:	b10a      	cbz	r2, 800aef2 <_printf_common+0x26>
 800aeee:	3301      	adds	r3, #1
 800aef0:	6033      	str	r3, [r6, #0]
 800aef2:	6823      	ldr	r3, [r4, #0]
 800aef4:	0699      	lsls	r1, r3, #26
 800aef6:	bf42      	ittt	mi
 800aef8:	6833      	ldrmi	r3, [r6, #0]
 800aefa:	3302      	addmi	r3, #2
 800aefc:	6033      	strmi	r3, [r6, #0]
 800aefe:	6825      	ldr	r5, [r4, #0]
 800af00:	f015 0506 	ands.w	r5, r5, #6
 800af04:	d106      	bne.n	800af14 <_printf_common+0x48>
 800af06:	f104 0a19 	add.w	sl, r4, #25
 800af0a:	68e3      	ldr	r3, [r4, #12]
 800af0c:	6832      	ldr	r2, [r6, #0]
 800af0e:	1a9b      	subs	r3, r3, r2
 800af10:	42ab      	cmp	r3, r5
 800af12:	dc26      	bgt.n	800af62 <_printf_common+0x96>
 800af14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800af18:	6822      	ldr	r2, [r4, #0]
 800af1a:	3b00      	subs	r3, #0
 800af1c:	bf18      	it	ne
 800af1e:	2301      	movne	r3, #1
 800af20:	0692      	lsls	r2, r2, #26
 800af22:	d42b      	bmi.n	800af7c <_printf_common+0xb0>
 800af24:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800af28:	4641      	mov	r1, r8
 800af2a:	4638      	mov	r0, r7
 800af2c:	47c8      	blx	r9
 800af2e:	3001      	adds	r0, #1
 800af30:	d01e      	beq.n	800af70 <_printf_common+0xa4>
 800af32:	6823      	ldr	r3, [r4, #0]
 800af34:	6922      	ldr	r2, [r4, #16]
 800af36:	f003 0306 	and.w	r3, r3, #6
 800af3a:	2b04      	cmp	r3, #4
 800af3c:	bf02      	ittt	eq
 800af3e:	68e5      	ldreq	r5, [r4, #12]
 800af40:	6833      	ldreq	r3, [r6, #0]
 800af42:	1aed      	subeq	r5, r5, r3
 800af44:	68a3      	ldr	r3, [r4, #8]
 800af46:	bf0c      	ite	eq
 800af48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af4c:	2500      	movne	r5, #0
 800af4e:	4293      	cmp	r3, r2
 800af50:	bfc4      	itt	gt
 800af52:	1a9b      	subgt	r3, r3, r2
 800af54:	18ed      	addgt	r5, r5, r3
 800af56:	2600      	movs	r6, #0
 800af58:	341a      	adds	r4, #26
 800af5a:	42b5      	cmp	r5, r6
 800af5c:	d11a      	bne.n	800af94 <_printf_common+0xc8>
 800af5e:	2000      	movs	r0, #0
 800af60:	e008      	b.n	800af74 <_printf_common+0xa8>
 800af62:	2301      	movs	r3, #1
 800af64:	4652      	mov	r2, sl
 800af66:	4641      	mov	r1, r8
 800af68:	4638      	mov	r0, r7
 800af6a:	47c8      	blx	r9
 800af6c:	3001      	adds	r0, #1
 800af6e:	d103      	bne.n	800af78 <_printf_common+0xac>
 800af70:	f04f 30ff 	mov.w	r0, #4294967295
 800af74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af78:	3501      	adds	r5, #1
 800af7a:	e7c6      	b.n	800af0a <_printf_common+0x3e>
 800af7c:	18e1      	adds	r1, r4, r3
 800af7e:	1c5a      	adds	r2, r3, #1
 800af80:	2030      	movs	r0, #48	@ 0x30
 800af82:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800af86:	4422      	add	r2, r4
 800af88:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800af8c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800af90:	3302      	adds	r3, #2
 800af92:	e7c7      	b.n	800af24 <_printf_common+0x58>
 800af94:	2301      	movs	r3, #1
 800af96:	4622      	mov	r2, r4
 800af98:	4641      	mov	r1, r8
 800af9a:	4638      	mov	r0, r7
 800af9c:	47c8      	blx	r9
 800af9e:	3001      	adds	r0, #1
 800afa0:	d0e6      	beq.n	800af70 <_printf_common+0xa4>
 800afa2:	3601      	adds	r6, #1
 800afa4:	e7d9      	b.n	800af5a <_printf_common+0x8e>
	...

0800afa8 <_printf_i>:
 800afa8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800afac:	7e0f      	ldrb	r7, [r1, #24]
 800afae:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800afb0:	2f78      	cmp	r7, #120	@ 0x78
 800afb2:	4691      	mov	r9, r2
 800afb4:	4680      	mov	r8, r0
 800afb6:	460c      	mov	r4, r1
 800afb8:	469a      	mov	sl, r3
 800afba:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800afbe:	d807      	bhi.n	800afd0 <_printf_i+0x28>
 800afc0:	2f62      	cmp	r7, #98	@ 0x62
 800afc2:	d80a      	bhi.n	800afda <_printf_i+0x32>
 800afc4:	2f00      	cmp	r7, #0
 800afc6:	f000 80d2 	beq.w	800b16e <_printf_i+0x1c6>
 800afca:	2f58      	cmp	r7, #88	@ 0x58
 800afcc:	f000 80b9 	beq.w	800b142 <_printf_i+0x19a>
 800afd0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800afd4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800afd8:	e03a      	b.n	800b050 <_printf_i+0xa8>
 800afda:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800afde:	2b15      	cmp	r3, #21
 800afe0:	d8f6      	bhi.n	800afd0 <_printf_i+0x28>
 800afe2:	a101      	add	r1, pc, #4	@ (adr r1, 800afe8 <_printf_i+0x40>)
 800afe4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800afe8:	0800b041 	.word	0x0800b041
 800afec:	0800b055 	.word	0x0800b055
 800aff0:	0800afd1 	.word	0x0800afd1
 800aff4:	0800afd1 	.word	0x0800afd1
 800aff8:	0800afd1 	.word	0x0800afd1
 800affc:	0800afd1 	.word	0x0800afd1
 800b000:	0800b055 	.word	0x0800b055
 800b004:	0800afd1 	.word	0x0800afd1
 800b008:	0800afd1 	.word	0x0800afd1
 800b00c:	0800afd1 	.word	0x0800afd1
 800b010:	0800afd1 	.word	0x0800afd1
 800b014:	0800b155 	.word	0x0800b155
 800b018:	0800b07f 	.word	0x0800b07f
 800b01c:	0800b10f 	.word	0x0800b10f
 800b020:	0800afd1 	.word	0x0800afd1
 800b024:	0800afd1 	.word	0x0800afd1
 800b028:	0800b177 	.word	0x0800b177
 800b02c:	0800afd1 	.word	0x0800afd1
 800b030:	0800b07f 	.word	0x0800b07f
 800b034:	0800afd1 	.word	0x0800afd1
 800b038:	0800afd1 	.word	0x0800afd1
 800b03c:	0800b117 	.word	0x0800b117
 800b040:	6833      	ldr	r3, [r6, #0]
 800b042:	1d1a      	adds	r2, r3, #4
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	6032      	str	r2, [r6, #0]
 800b048:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b04c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b050:	2301      	movs	r3, #1
 800b052:	e09d      	b.n	800b190 <_printf_i+0x1e8>
 800b054:	6833      	ldr	r3, [r6, #0]
 800b056:	6820      	ldr	r0, [r4, #0]
 800b058:	1d19      	adds	r1, r3, #4
 800b05a:	6031      	str	r1, [r6, #0]
 800b05c:	0606      	lsls	r6, r0, #24
 800b05e:	d501      	bpl.n	800b064 <_printf_i+0xbc>
 800b060:	681d      	ldr	r5, [r3, #0]
 800b062:	e003      	b.n	800b06c <_printf_i+0xc4>
 800b064:	0645      	lsls	r5, r0, #25
 800b066:	d5fb      	bpl.n	800b060 <_printf_i+0xb8>
 800b068:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b06c:	2d00      	cmp	r5, #0
 800b06e:	da03      	bge.n	800b078 <_printf_i+0xd0>
 800b070:	232d      	movs	r3, #45	@ 0x2d
 800b072:	426d      	negs	r5, r5
 800b074:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b078:	4859      	ldr	r0, [pc, #356]	@ (800b1e0 <_printf_i+0x238>)
 800b07a:	230a      	movs	r3, #10
 800b07c:	e011      	b.n	800b0a2 <_printf_i+0xfa>
 800b07e:	6821      	ldr	r1, [r4, #0]
 800b080:	6833      	ldr	r3, [r6, #0]
 800b082:	0608      	lsls	r0, r1, #24
 800b084:	f853 5b04 	ldr.w	r5, [r3], #4
 800b088:	d402      	bmi.n	800b090 <_printf_i+0xe8>
 800b08a:	0649      	lsls	r1, r1, #25
 800b08c:	bf48      	it	mi
 800b08e:	b2ad      	uxthmi	r5, r5
 800b090:	2f6f      	cmp	r7, #111	@ 0x6f
 800b092:	4853      	ldr	r0, [pc, #332]	@ (800b1e0 <_printf_i+0x238>)
 800b094:	6033      	str	r3, [r6, #0]
 800b096:	bf14      	ite	ne
 800b098:	230a      	movne	r3, #10
 800b09a:	2308      	moveq	r3, #8
 800b09c:	2100      	movs	r1, #0
 800b09e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b0a2:	6866      	ldr	r6, [r4, #4]
 800b0a4:	60a6      	str	r6, [r4, #8]
 800b0a6:	2e00      	cmp	r6, #0
 800b0a8:	bfa2      	ittt	ge
 800b0aa:	6821      	ldrge	r1, [r4, #0]
 800b0ac:	f021 0104 	bicge.w	r1, r1, #4
 800b0b0:	6021      	strge	r1, [r4, #0]
 800b0b2:	b90d      	cbnz	r5, 800b0b8 <_printf_i+0x110>
 800b0b4:	2e00      	cmp	r6, #0
 800b0b6:	d04b      	beq.n	800b150 <_printf_i+0x1a8>
 800b0b8:	4616      	mov	r6, r2
 800b0ba:	fbb5 f1f3 	udiv	r1, r5, r3
 800b0be:	fb03 5711 	mls	r7, r3, r1, r5
 800b0c2:	5dc7      	ldrb	r7, [r0, r7]
 800b0c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b0c8:	462f      	mov	r7, r5
 800b0ca:	42bb      	cmp	r3, r7
 800b0cc:	460d      	mov	r5, r1
 800b0ce:	d9f4      	bls.n	800b0ba <_printf_i+0x112>
 800b0d0:	2b08      	cmp	r3, #8
 800b0d2:	d10b      	bne.n	800b0ec <_printf_i+0x144>
 800b0d4:	6823      	ldr	r3, [r4, #0]
 800b0d6:	07df      	lsls	r7, r3, #31
 800b0d8:	d508      	bpl.n	800b0ec <_printf_i+0x144>
 800b0da:	6923      	ldr	r3, [r4, #16]
 800b0dc:	6861      	ldr	r1, [r4, #4]
 800b0de:	4299      	cmp	r1, r3
 800b0e0:	bfde      	ittt	le
 800b0e2:	2330      	movle	r3, #48	@ 0x30
 800b0e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b0e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b0ec:	1b92      	subs	r2, r2, r6
 800b0ee:	6122      	str	r2, [r4, #16]
 800b0f0:	f8cd a000 	str.w	sl, [sp]
 800b0f4:	464b      	mov	r3, r9
 800b0f6:	aa03      	add	r2, sp, #12
 800b0f8:	4621      	mov	r1, r4
 800b0fa:	4640      	mov	r0, r8
 800b0fc:	f7ff fee6 	bl	800aecc <_printf_common>
 800b100:	3001      	adds	r0, #1
 800b102:	d14a      	bne.n	800b19a <_printf_i+0x1f2>
 800b104:	f04f 30ff 	mov.w	r0, #4294967295
 800b108:	b004      	add	sp, #16
 800b10a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b10e:	6823      	ldr	r3, [r4, #0]
 800b110:	f043 0320 	orr.w	r3, r3, #32
 800b114:	6023      	str	r3, [r4, #0]
 800b116:	4833      	ldr	r0, [pc, #204]	@ (800b1e4 <_printf_i+0x23c>)
 800b118:	2778      	movs	r7, #120	@ 0x78
 800b11a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b11e:	6823      	ldr	r3, [r4, #0]
 800b120:	6831      	ldr	r1, [r6, #0]
 800b122:	061f      	lsls	r7, r3, #24
 800b124:	f851 5b04 	ldr.w	r5, [r1], #4
 800b128:	d402      	bmi.n	800b130 <_printf_i+0x188>
 800b12a:	065f      	lsls	r7, r3, #25
 800b12c:	bf48      	it	mi
 800b12e:	b2ad      	uxthmi	r5, r5
 800b130:	6031      	str	r1, [r6, #0]
 800b132:	07d9      	lsls	r1, r3, #31
 800b134:	bf44      	itt	mi
 800b136:	f043 0320 	orrmi.w	r3, r3, #32
 800b13a:	6023      	strmi	r3, [r4, #0]
 800b13c:	b11d      	cbz	r5, 800b146 <_printf_i+0x19e>
 800b13e:	2310      	movs	r3, #16
 800b140:	e7ac      	b.n	800b09c <_printf_i+0xf4>
 800b142:	4827      	ldr	r0, [pc, #156]	@ (800b1e0 <_printf_i+0x238>)
 800b144:	e7e9      	b.n	800b11a <_printf_i+0x172>
 800b146:	6823      	ldr	r3, [r4, #0]
 800b148:	f023 0320 	bic.w	r3, r3, #32
 800b14c:	6023      	str	r3, [r4, #0]
 800b14e:	e7f6      	b.n	800b13e <_printf_i+0x196>
 800b150:	4616      	mov	r6, r2
 800b152:	e7bd      	b.n	800b0d0 <_printf_i+0x128>
 800b154:	6833      	ldr	r3, [r6, #0]
 800b156:	6825      	ldr	r5, [r4, #0]
 800b158:	6961      	ldr	r1, [r4, #20]
 800b15a:	1d18      	adds	r0, r3, #4
 800b15c:	6030      	str	r0, [r6, #0]
 800b15e:	062e      	lsls	r6, r5, #24
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	d501      	bpl.n	800b168 <_printf_i+0x1c0>
 800b164:	6019      	str	r1, [r3, #0]
 800b166:	e002      	b.n	800b16e <_printf_i+0x1c6>
 800b168:	0668      	lsls	r0, r5, #25
 800b16a:	d5fb      	bpl.n	800b164 <_printf_i+0x1bc>
 800b16c:	8019      	strh	r1, [r3, #0]
 800b16e:	2300      	movs	r3, #0
 800b170:	6123      	str	r3, [r4, #16]
 800b172:	4616      	mov	r6, r2
 800b174:	e7bc      	b.n	800b0f0 <_printf_i+0x148>
 800b176:	6833      	ldr	r3, [r6, #0]
 800b178:	1d1a      	adds	r2, r3, #4
 800b17a:	6032      	str	r2, [r6, #0]
 800b17c:	681e      	ldr	r6, [r3, #0]
 800b17e:	6862      	ldr	r2, [r4, #4]
 800b180:	2100      	movs	r1, #0
 800b182:	4630      	mov	r0, r6
 800b184:	f7f5 f834 	bl	80001f0 <memchr>
 800b188:	b108      	cbz	r0, 800b18e <_printf_i+0x1e6>
 800b18a:	1b80      	subs	r0, r0, r6
 800b18c:	6060      	str	r0, [r4, #4]
 800b18e:	6863      	ldr	r3, [r4, #4]
 800b190:	6123      	str	r3, [r4, #16]
 800b192:	2300      	movs	r3, #0
 800b194:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b198:	e7aa      	b.n	800b0f0 <_printf_i+0x148>
 800b19a:	6923      	ldr	r3, [r4, #16]
 800b19c:	4632      	mov	r2, r6
 800b19e:	4649      	mov	r1, r9
 800b1a0:	4640      	mov	r0, r8
 800b1a2:	47d0      	blx	sl
 800b1a4:	3001      	adds	r0, #1
 800b1a6:	d0ad      	beq.n	800b104 <_printf_i+0x15c>
 800b1a8:	6823      	ldr	r3, [r4, #0]
 800b1aa:	079b      	lsls	r3, r3, #30
 800b1ac:	d413      	bmi.n	800b1d6 <_printf_i+0x22e>
 800b1ae:	68e0      	ldr	r0, [r4, #12]
 800b1b0:	9b03      	ldr	r3, [sp, #12]
 800b1b2:	4298      	cmp	r0, r3
 800b1b4:	bfb8      	it	lt
 800b1b6:	4618      	movlt	r0, r3
 800b1b8:	e7a6      	b.n	800b108 <_printf_i+0x160>
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	4632      	mov	r2, r6
 800b1be:	4649      	mov	r1, r9
 800b1c0:	4640      	mov	r0, r8
 800b1c2:	47d0      	blx	sl
 800b1c4:	3001      	adds	r0, #1
 800b1c6:	d09d      	beq.n	800b104 <_printf_i+0x15c>
 800b1c8:	3501      	adds	r5, #1
 800b1ca:	68e3      	ldr	r3, [r4, #12]
 800b1cc:	9903      	ldr	r1, [sp, #12]
 800b1ce:	1a5b      	subs	r3, r3, r1
 800b1d0:	42ab      	cmp	r3, r5
 800b1d2:	dcf2      	bgt.n	800b1ba <_printf_i+0x212>
 800b1d4:	e7eb      	b.n	800b1ae <_printf_i+0x206>
 800b1d6:	2500      	movs	r5, #0
 800b1d8:	f104 0619 	add.w	r6, r4, #25
 800b1dc:	e7f5      	b.n	800b1ca <_printf_i+0x222>
 800b1de:	bf00      	nop
 800b1e0:	08011b71 	.word	0x08011b71
 800b1e4:	08011b82 	.word	0x08011b82

0800b1e8 <_scanf_float>:
 800b1e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1ec:	b087      	sub	sp, #28
 800b1ee:	4617      	mov	r7, r2
 800b1f0:	9303      	str	r3, [sp, #12]
 800b1f2:	688b      	ldr	r3, [r1, #8]
 800b1f4:	1e5a      	subs	r2, r3, #1
 800b1f6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b1fa:	bf81      	itttt	hi
 800b1fc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b200:	eb03 0b05 	addhi.w	fp, r3, r5
 800b204:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b208:	608b      	strhi	r3, [r1, #8]
 800b20a:	680b      	ldr	r3, [r1, #0]
 800b20c:	460a      	mov	r2, r1
 800b20e:	f04f 0500 	mov.w	r5, #0
 800b212:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b216:	f842 3b1c 	str.w	r3, [r2], #28
 800b21a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b21e:	4680      	mov	r8, r0
 800b220:	460c      	mov	r4, r1
 800b222:	bf98      	it	ls
 800b224:	f04f 0b00 	movls.w	fp, #0
 800b228:	9201      	str	r2, [sp, #4]
 800b22a:	4616      	mov	r6, r2
 800b22c:	46aa      	mov	sl, r5
 800b22e:	46a9      	mov	r9, r5
 800b230:	9502      	str	r5, [sp, #8]
 800b232:	68a2      	ldr	r2, [r4, #8]
 800b234:	b152      	cbz	r2, 800b24c <_scanf_float+0x64>
 800b236:	683b      	ldr	r3, [r7, #0]
 800b238:	781b      	ldrb	r3, [r3, #0]
 800b23a:	2b4e      	cmp	r3, #78	@ 0x4e
 800b23c:	d864      	bhi.n	800b308 <_scanf_float+0x120>
 800b23e:	2b40      	cmp	r3, #64	@ 0x40
 800b240:	d83c      	bhi.n	800b2bc <_scanf_float+0xd4>
 800b242:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b246:	b2c8      	uxtb	r0, r1
 800b248:	280e      	cmp	r0, #14
 800b24a:	d93a      	bls.n	800b2c2 <_scanf_float+0xda>
 800b24c:	f1b9 0f00 	cmp.w	r9, #0
 800b250:	d003      	beq.n	800b25a <_scanf_float+0x72>
 800b252:	6823      	ldr	r3, [r4, #0]
 800b254:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b258:	6023      	str	r3, [r4, #0]
 800b25a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b25e:	f1ba 0f01 	cmp.w	sl, #1
 800b262:	f200 8117 	bhi.w	800b494 <_scanf_float+0x2ac>
 800b266:	9b01      	ldr	r3, [sp, #4]
 800b268:	429e      	cmp	r6, r3
 800b26a:	f200 8108 	bhi.w	800b47e <_scanf_float+0x296>
 800b26e:	2001      	movs	r0, #1
 800b270:	b007      	add	sp, #28
 800b272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b276:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b27a:	2a0d      	cmp	r2, #13
 800b27c:	d8e6      	bhi.n	800b24c <_scanf_float+0x64>
 800b27e:	a101      	add	r1, pc, #4	@ (adr r1, 800b284 <_scanf_float+0x9c>)
 800b280:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b284:	0800b3cb 	.word	0x0800b3cb
 800b288:	0800b24d 	.word	0x0800b24d
 800b28c:	0800b24d 	.word	0x0800b24d
 800b290:	0800b24d 	.word	0x0800b24d
 800b294:	0800b42b 	.word	0x0800b42b
 800b298:	0800b403 	.word	0x0800b403
 800b29c:	0800b24d 	.word	0x0800b24d
 800b2a0:	0800b24d 	.word	0x0800b24d
 800b2a4:	0800b3d9 	.word	0x0800b3d9
 800b2a8:	0800b24d 	.word	0x0800b24d
 800b2ac:	0800b24d 	.word	0x0800b24d
 800b2b0:	0800b24d 	.word	0x0800b24d
 800b2b4:	0800b24d 	.word	0x0800b24d
 800b2b8:	0800b391 	.word	0x0800b391
 800b2bc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b2c0:	e7db      	b.n	800b27a <_scanf_float+0x92>
 800b2c2:	290e      	cmp	r1, #14
 800b2c4:	d8c2      	bhi.n	800b24c <_scanf_float+0x64>
 800b2c6:	a001      	add	r0, pc, #4	@ (adr r0, 800b2cc <_scanf_float+0xe4>)
 800b2c8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b2cc:	0800b381 	.word	0x0800b381
 800b2d0:	0800b24d 	.word	0x0800b24d
 800b2d4:	0800b381 	.word	0x0800b381
 800b2d8:	0800b417 	.word	0x0800b417
 800b2dc:	0800b24d 	.word	0x0800b24d
 800b2e0:	0800b329 	.word	0x0800b329
 800b2e4:	0800b367 	.word	0x0800b367
 800b2e8:	0800b367 	.word	0x0800b367
 800b2ec:	0800b367 	.word	0x0800b367
 800b2f0:	0800b367 	.word	0x0800b367
 800b2f4:	0800b367 	.word	0x0800b367
 800b2f8:	0800b367 	.word	0x0800b367
 800b2fc:	0800b367 	.word	0x0800b367
 800b300:	0800b367 	.word	0x0800b367
 800b304:	0800b367 	.word	0x0800b367
 800b308:	2b6e      	cmp	r3, #110	@ 0x6e
 800b30a:	d809      	bhi.n	800b320 <_scanf_float+0x138>
 800b30c:	2b60      	cmp	r3, #96	@ 0x60
 800b30e:	d8b2      	bhi.n	800b276 <_scanf_float+0x8e>
 800b310:	2b54      	cmp	r3, #84	@ 0x54
 800b312:	d07b      	beq.n	800b40c <_scanf_float+0x224>
 800b314:	2b59      	cmp	r3, #89	@ 0x59
 800b316:	d199      	bne.n	800b24c <_scanf_float+0x64>
 800b318:	2d07      	cmp	r5, #7
 800b31a:	d197      	bne.n	800b24c <_scanf_float+0x64>
 800b31c:	2508      	movs	r5, #8
 800b31e:	e02c      	b.n	800b37a <_scanf_float+0x192>
 800b320:	2b74      	cmp	r3, #116	@ 0x74
 800b322:	d073      	beq.n	800b40c <_scanf_float+0x224>
 800b324:	2b79      	cmp	r3, #121	@ 0x79
 800b326:	e7f6      	b.n	800b316 <_scanf_float+0x12e>
 800b328:	6821      	ldr	r1, [r4, #0]
 800b32a:	05c8      	lsls	r0, r1, #23
 800b32c:	d51b      	bpl.n	800b366 <_scanf_float+0x17e>
 800b32e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b332:	6021      	str	r1, [r4, #0]
 800b334:	f109 0901 	add.w	r9, r9, #1
 800b338:	f1bb 0f00 	cmp.w	fp, #0
 800b33c:	d003      	beq.n	800b346 <_scanf_float+0x15e>
 800b33e:	3201      	adds	r2, #1
 800b340:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b344:	60a2      	str	r2, [r4, #8]
 800b346:	68a3      	ldr	r3, [r4, #8]
 800b348:	3b01      	subs	r3, #1
 800b34a:	60a3      	str	r3, [r4, #8]
 800b34c:	6923      	ldr	r3, [r4, #16]
 800b34e:	3301      	adds	r3, #1
 800b350:	6123      	str	r3, [r4, #16]
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	3b01      	subs	r3, #1
 800b356:	2b00      	cmp	r3, #0
 800b358:	607b      	str	r3, [r7, #4]
 800b35a:	f340 8087 	ble.w	800b46c <_scanf_float+0x284>
 800b35e:	683b      	ldr	r3, [r7, #0]
 800b360:	3301      	adds	r3, #1
 800b362:	603b      	str	r3, [r7, #0]
 800b364:	e765      	b.n	800b232 <_scanf_float+0x4a>
 800b366:	eb1a 0105 	adds.w	r1, sl, r5
 800b36a:	f47f af6f 	bne.w	800b24c <_scanf_float+0x64>
 800b36e:	6822      	ldr	r2, [r4, #0]
 800b370:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b374:	6022      	str	r2, [r4, #0]
 800b376:	460d      	mov	r5, r1
 800b378:	468a      	mov	sl, r1
 800b37a:	f806 3b01 	strb.w	r3, [r6], #1
 800b37e:	e7e2      	b.n	800b346 <_scanf_float+0x15e>
 800b380:	6822      	ldr	r2, [r4, #0]
 800b382:	0610      	lsls	r0, r2, #24
 800b384:	f57f af62 	bpl.w	800b24c <_scanf_float+0x64>
 800b388:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b38c:	6022      	str	r2, [r4, #0]
 800b38e:	e7f4      	b.n	800b37a <_scanf_float+0x192>
 800b390:	f1ba 0f00 	cmp.w	sl, #0
 800b394:	d10e      	bne.n	800b3b4 <_scanf_float+0x1cc>
 800b396:	f1b9 0f00 	cmp.w	r9, #0
 800b39a:	d10e      	bne.n	800b3ba <_scanf_float+0x1d2>
 800b39c:	6822      	ldr	r2, [r4, #0]
 800b39e:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b3a2:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b3a6:	d108      	bne.n	800b3ba <_scanf_float+0x1d2>
 800b3a8:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b3ac:	6022      	str	r2, [r4, #0]
 800b3ae:	f04f 0a01 	mov.w	sl, #1
 800b3b2:	e7e2      	b.n	800b37a <_scanf_float+0x192>
 800b3b4:	f1ba 0f02 	cmp.w	sl, #2
 800b3b8:	d055      	beq.n	800b466 <_scanf_float+0x27e>
 800b3ba:	2d01      	cmp	r5, #1
 800b3bc:	d002      	beq.n	800b3c4 <_scanf_float+0x1dc>
 800b3be:	2d04      	cmp	r5, #4
 800b3c0:	f47f af44 	bne.w	800b24c <_scanf_float+0x64>
 800b3c4:	3501      	adds	r5, #1
 800b3c6:	b2ed      	uxtb	r5, r5
 800b3c8:	e7d7      	b.n	800b37a <_scanf_float+0x192>
 800b3ca:	f1ba 0f01 	cmp.w	sl, #1
 800b3ce:	f47f af3d 	bne.w	800b24c <_scanf_float+0x64>
 800b3d2:	f04f 0a02 	mov.w	sl, #2
 800b3d6:	e7d0      	b.n	800b37a <_scanf_float+0x192>
 800b3d8:	b97d      	cbnz	r5, 800b3fa <_scanf_float+0x212>
 800b3da:	f1b9 0f00 	cmp.w	r9, #0
 800b3de:	f47f af38 	bne.w	800b252 <_scanf_float+0x6a>
 800b3e2:	6822      	ldr	r2, [r4, #0]
 800b3e4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b3e8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b3ec:	f040 8108 	bne.w	800b600 <_scanf_float+0x418>
 800b3f0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b3f4:	6022      	str	r2, [r4, #0]
 800b3f6:	2501      	movs	r5, #1
 800b3f8:	e7bf      	b.n	800b37a <_scanf_float+0x192>
 800b3fa:	2d03      	cmp	r5, #3
 800b3fc:	d0e2      	beq.n	800b3c4 <_scanf_float+0x1dc>
 800b3fe:	2d05      	cmp	r5, #5
 800b400:	e7de      	b.n	800b3c0 <_scanf_float+0x1d8>
 800b402:	2d02      	cmp	r5, #2
 800b404:	f47f af22 	bne.w	800b24c <_scanf_float+0x64>
 800b408:	2503      	movs	r5, #3
 800b40a:	e7b6      	b.n	800b37a <_scanf_float+0x192>
 800b40c:	2d06      	cmp	r5, #6
 800b40e:	f47f af1d 	bne.w	800b24c <_scanf_float+0x64>
 800b412:	2507      	movs	r5, #7
 800b414:	e7b1      	b.n	800b37a <_scanf_float+0x192>
 800b416:	6822      	ldr	r2, [r4, #0]
 800b418:	0591      	lsls	r1, r2, #22
 800b41a:	f57f af17 	bpl.w	800b24c <_scanf_float+0x64>
 800b41e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b422:	6022      	str	r2, [r4, #0]
 800b424:	f8cd 9008 	str.w	r9, [sp, #8]
 800b428:	e7a7      	b.n	800b37a <_scanf_float+0x192>
 800b42a:	6822      	ldr	r2, [r4, #0]
 800b42c:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b430:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b434:	d006      	beq.n	800b444 <_scanf_float+0x25c>
 800b436:	0550      	lsls	r0, r2, #21
 800b438:	f57f af08 	bpl.w	800b24c <_scanf_float+0x64>
 800b43c:	f1b9 0f00 	cmp.w	r9, #0
 800b440:	f000 80de 	beq.w	800b600 <_scanf_float+0x418>
 800b444:	0591      	lsls	r1, r2, #22
 800b446:	bf58      	it	pl
 800b448:	9902      	ldrpl	r1, [sp, #8]
 800b44a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b44e:	bf58      	it	pl
 800b450:	eba9 0101 	subpl.w	r1, r9, r1
 800b454:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b458:	bf58      	it	pl
 800b45a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b45e:	6022      	str	r2, [r4, #0]
 800b460:	f04f 0900 	mov.w	r9, #0
 800b464:	e789      	b.n	800b37a <_scanf_float+0x192>
 800b466:	f04f 0a03 	mov.w	sl, #3
 800b46a:	e786      	b.n	800b37a <_scanf_float+0x192>
 800b46c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b470:	4639      	mov	r1, r7
 800b472:	4640      	mov	r0, r8
 800b474:	4798      	blx	r3
 800b476:	2800      	cmp	r0, #0
 800b478:	f43f aedb 	beq.w	800b232 <_scanf_float+0x4a>
 800b47c:	e6e6      	b.n	800b24c <_scanf_float+0x64>
 800b47e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b482:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b486:	463a      	mov	r2, r7
 800b488:	4640      	mov	r0, r8
 800b48a:	4798      	blx	r3
 800b48c:	6923      	ldr	r3, [r4, #16]
 800b48e:	3b01      	subs	r3, #1
 800b490:	6123      	str	r3, [r4, #16]
 800b492:	e6e8      	b.n	800b266 <_scanf_float+0x7e>
 800b494:	1e6b      	subs	r3, r5, #1
 800b496:	2b06      	cmp	r3, #6
 800b498:	d824      	bhi.n	800b4e4 <_scanf_float+0x2fc>
 800b49a:	2d02      	cmp	r5, #2
 800b49c:	d836      	bhi.n	800b50c <_scanf_float+0x324>
 800b49e:	9b01      	ldr	r3, [sp, #4]
 800b4a0:	429e      	cmp	r6, r3
 800b4a2:	f67f aee4 	bls.w	800b26e <_scanf_float+0x86>
 800b4a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b4aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b4ae:	463a      	mov	r2, r7
 800b4b0:	4640      	mov	r0, r8
 800b4b2:	4798      	blx	r3
 800b4b4:	6923      	ldr	r3, [r4, #16]
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	6123      	str	r3, [r4, #16]
 800b4ba:	e7f0      	b.n	800b49e <_scanf_float+0x2b6>
 800b4bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b4c0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b4c4:	463a      	mov	r2, r7
 800b4c6:	4640      	mov	r0, r8
 800b4c8:	4798      	blx	r3
 800b4ca:	6923      	ldr	r3, [r4, #16]
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	6123      	str	r3, [r4, #16]
 800b4d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b4d4:	fa5f fa8a 	uxtb.w	sl, sl
 800b4d8:	f1ba 0f02 	cmp.w	sl, #2
 800b4dc:	d1ee      	bne.n	800b4bc <_scanf_float+0x2d4>
 800b4de:	3d03      	subs	r5, #3
 800b4e0:	b2ed      	uxtb	r5, r5
 800b4e2:	1b76      	subs	r6, r6, r5
 800b4e4:	6823      	ldr	r3, [r4, #0]
 800b4e6:	05da      	lsls	r2, r3, #23
 800b4e8:	d530      	bpl.n	800b54c <_scanf_float+0x364>
 800b4ea:	055b      	lsls	r3, r3, #21
 800b4ec:	d511      	bpl.n	800b512 <_scanf_float+0x32a>
 800b4ee:	9b01      	ldr	r3, [sp, #4]
 800b4f0:	429e      	cmp	r6, r3
 800b4f2:	f67f aebc 	bls.w	800b26e <_scanf_float+0x86>
 800b4f6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b4fa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b4fe:	463a      	mov	r2, r7
 800b500:	4640      	mov	r0, r8
 800b502:	4798      	blx	r3
 800b504:	6923      	ldr	r3, [r4, #16]
 800b506:	3b01      	subs	r3, #1
 800b508:	6123      	str	r3, [r4, #16]
 800b50a:	e7f0      	b.n	800b4ee <_scanf_float+0x306>
 800b50c:	46aa      	mov	sl, r5
 800b50e:	46b3      	mov	fp, r6
 800b510:	e7de      	b.n	800b4d0 <_scanf_float+0x2e8>
 800b512:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b516:	6923      	ldr	r3, [r4, #16]
 800b518:	2965      	cmp	r1, #101	@ 0x65
 800b51a:	f103 33ff 	add.w	r3, r3, #4294967295
 800b51e:	f106 35ff 	add.w	r5, r6, #4294967295
 800b522:	6123      	str	r3, [r4, #16]
 800b524:	d00c      	beq.n	800b540 <_scanf_float+0x358>
 800b526:	2945      	cmp	r1, #69	@ 0x45
 800b528:	d00a      	beq.n	800b540 <_scanf_float+0x358>
 800b52a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b52e:	463a      	mov	r2, r7
 800b530:	4640      	mov	r0, r8
 800b532:	4798      	blx	r3
 800b534:	6923      	ldr	r3, [r4, #16]
 800b536:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b53a:	3b01      	subs	r3, #1
 800b53c:	1eb5      	subs	r5, r6, #2
 800b53e:	6123      	str	r3, [r4, #16]
 800b540:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b544:	463a      	mov	r2, r7
 800b546:	4640      	mov	r0, r8
 800b548:	4798      	blx	r3
 800b54a:	462e      	mov	r6, r5
 800b54c:	6822      	ldr	r2, [r4, #0]
 800b54e:	f012 0210 	ands.w	r2, r2, #16
 800b552:	d001      	beq.n	800b558 <_scanf_float+0x370>
 800b554:	2000      	movs	r0, #0
 800b556:	e68b      	b.n	800b270 <_scanf_float+0x88>
 800b558:	7032      	strb	r2, [r6, #0]
 800b55a:	6823      	ldr	r3, [r4, #0]
 800b55c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b560:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b564:	d11c      	bne.n	800b5a0 <_scanf_float+0x3b8>
 800b566:	9b02      	ldr	r3, [sp, #8]
 800b568:	454b      	cmp	r3, r9
 800b56a:	eba3 0209 	sub.w	r2, r3, r9
 800b56e:	d123      	bne.n	800b5b8 <_scanf_float+0x3d0>
 800b570:	9901      	ldr	r1, [sp, #4]
 800b572:	2200      	movs	r2, #0
 800b574:	4640      	mov	r0, r8
 800b576:	f7ff f953 	bl	800a820 <_strtod_r>
 800b57a:	9b03      	ldr	r3, [sp, #12]
 800b57c:	6821      	ldr	r1, [r4, #0]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	f011 0f02 	tst.w	r1, #2
 800b584:	ec57 6b10 	vmov	r6, r7, d0
 800b588:	f103 0204 	add.w	r2, r3, #4
 800b58c:	d01f      	beq.n	800b5ce <_scanf_float+0x3e6>
 800b58e:	9903      	ldr	r1, [sp, #12]
 800b590:	600a      	str	r2, [r1, #0]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	e9c3 6700 	strd	r6, r7, [r3]
 800b598:	68e3      	ldr	r3, [r4, #12]
 800b59a:	3301      	adds	r3, #1
 800b59c:	60e3      	str	r3, [r4, #12]
 800b59e:	e7d9      	b.n	800b554 <_scanf_float+0x36c>
 800b5a0:	9b04      	ldr	r3, [sp, #16]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d0e4      	beq.n	800b570 <_scanf_float+0x388>
 800b5a6:	9905      	ldr	r1, [sp, #20]
 800b5a8:	230a      	movs	r3, #10
 800b5aa:	3101      	adds	r1, #1
 800b5ac:	4640      	mov	r0, r8
 800b5ae:	f7ff f9b7 	bl	800a920 <_strtol_r>
 800b5b2:	9b04      	ldr	r3, [sp, #16]
 800b5b4:	9e05      	ldr	r6, [sp, #20]
 800b5b6:	1ac2      	subs	r2, r0, r3
 800b5b8:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b5bc:	429e      	cmp	r6, r3
 800b5be:	bf28      	it	cs
 800b5c0:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b5c4:	4910      	ldr	r1, [pc, #64]	@ (800b608 <_scanf_float+0x420>)
 800b5c6:	4630      	mov	r0, r6
 800b5c8:	f000 f918 	bl	800b7fc <siprintf>
 800b5cc:	e7d0      	b.n	800b570 <_scanf_float+0x388>
 800b5ce:	f011 0f04 	tst.w	r1, #4
 800b5d2:	9903      	ldr	r1, [sp, #12]
 800b5d4:	600a      	str	r2, [r1, #0]
 800b5d6:	d1dc      	bne.n	800b592 <_scanf_float+0x3aa>
 800b5d8:	681d      	ldr	r5, [r3, #0]
 800b5da:	4632      	mov	r2, r6
 800b5dc:	463b      	mov	r3, r7
 800b5de:	4630      	mov	r0, r6
 800b5e0:	4639      	mov	r1, r7
 800b5e2:	f7f5 fab3 	bl	8000b4c <__aeabi_dcmpun>
 800b5e6:	b128      	cbz	r0, 800b5f4 <_scanf_float+0x40c>
 800b5e8:	4808      	ldr	r0, [pc, #32]	@ (800b60c <_scanf_float+0x424>)
 800b5ea:	f001 f839 	bl	800c660 <nanf>
 800b5ee:	ed85 0a00 	vstr	s0, [r5]
 800b5f2:	e7d1      	b.n	800b598 <_scanf_float+0x3b0>
 800b5f4:	4630      	mov	r0, r6
 800b5f6:	4639      	mov	r1, r7
 800b5f8:	f7f5 fb06 	bl	8000c08 <__aeabi_d2f>
 800b5fc:	6028      	str	r0, [r5, #0]
 800b5fe:	e7cb      	b.n	800b598 <_scanf_float+0x3b0>
 800b600:	f04f 0900 	mov.w	r9, #0
 800b604:	e629      	b.n	800b25a <_scanf_float+0x72>
 800b606:	bf00      	nop
 800b608:	08011b93 	.word	0x08011b93
 800b60c:	08010a1b 	.word	0x08010a1b

0800b610 <std>:
 800b610:	2300      	movs	r3, #0
 800b612:	b510      	push	{r4, lr}
 800b614:	4604      	mov	r4, r0
 800b616:	e9c0 3300 	strd	r3, r3, [r0]
 800b61a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b61e:	6083      	str	r3, [r0, #8]
 800b620:	8181      	strh	r1, [r0, #12]
 800b622:	6643      	str	r3, [r0, #100]	@ 0x64
 800b624:	81c2      	strh	r2, [r0, #14]
 800b626:	6183      	str	r3, [r0, #24]
 800b628:	4619      	mov	r1, r3
 800b62a:	2208      	movs	r2, #8
 800b62c:	305c      	adds	r0, #92	@ 0x5c
 800b62e:	f000 f9ad 	bl	800b98c <memset>
 800b632:	4b0d      	ldr	r3, [pc, #52]	@ (800b668 <std+0x58>)
 800b634:	6263      	str	r3, [r4, #36]	@ 0x24
 800b636:	4b0d      	ldr	r3, [pc, #52]	@ (800b66c <std+0x5c>)
 800b638:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b63a:	4b0d      	ldr	r3, [pc, #52]	@ (800b670 <std+0x60>)
 800b63c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b63e:	4b0d      	ldr	r3, [pc, #52]	@ (800b674 <std+0x64>)
 800b640:	6323      	str	r3, [r4, #48]	@ 0x30
 800b642:	4b0d      	ldr	r3, [pc, #52]	@ (800b678 <std+0x68>)
 800b644:	6224      	str	r4, [r4, #32]
 800b646:	429c      	cmp	r4, r3
 800b648:	d006      	beq.n	800b658 <std+0x48>
 800b64a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b64e:	4294      	cmp	r4, r2
 800b650:	d002      	beq.n	800b658 <std+0x48>
 800b652:	33d0      	adds	r3, #208	@ 0xd0
 800b654:	429c      	cmp	r4, r3
 800b656:	d105      	bne.n	800b664 <std+0x54>
 800b658:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b65c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b660:	f7f9 bb09 	b.w	8004c76 <__retarget_lock_init_recursive>
 800b664:	bd10      	pop	{r4, pc}
 800b666:	bf00      	nop
 800b668:	0800b891 	.word	0x0800b891
 800b66c:	0800b8b7 	.word	0x0800b8b7
 800b670:	0800b8ef 	.word	0x0800b8ef
 800b674:	0800b913 	.word	0x0800b913
 800b678:	200096e4 	.word	0x200096e4

0800b67c <stdio_exit_handler>:
 800b67c:	4a02      	ldr	r2, [pc, #8]	@ (800b688 <stdio_exit_handler+0xc>)
 800b67e:	4903      	ldr	r1, [pc, #12]	@ (800b68c <stdio_exit_handler+0x10>)
 800b680:	4803      	ldr	r0, [pc, #12]	@ (800b690 <stdio_exit_handler+0x14>)
 800b682:	f000 b869 	b.w	800b758 <_fwalk_sglue>
 800b686:	bf00      	nop
 800b688:	20000020 	.word	0x20000020
 800b68c:	0800ef29 	.word	0x0800ef29
 800b690:	200001a4 	.word	0x200001a4

0800b694 <cleanup_stdio>:
 800b694:	6841      	ldr	r1, [r0, #4]
 800b696:	4b0c      	ldr	r3, [pc, #48]	@ (800b6c8 <cleanup_stdio+0x34>)
 800b698:	4299      	cmp	r1, r3
 800b69a:	b510      	push	{r4, lr}
 800b69c:	4604      	mov	r4, r0
 800b69e:	d001      	beq.n	800b6a4 <cleanup_stdio+0x10>
 800b6a0:	f003 fc42 	bl	800ef28 <_fflush_r>
 800b6a4:	68a1      	ldr	r1, [r4, #8]
 800b6a6:	4b09      	ldr	r3, [pc, #36]	@ (800b6cc <cleanup_stdio+0x38>)
 800b6a8:	4299      	cmp	r1, r3
 800b6aa:	d002      	beq.n	800b6b2 <cleanup_stdio+0x1e>
 800b6ac:	4620      	mov	r0, r4
 800b6ae:	f003 fc3b 	bl	800ef28 <_fflush_r>
 800b6b2:	68e1      	ldr	r1, [r4, #12]
 800b6b4:	4b06      	ldr	r3, [pc, #24]	@ (800b6d0 <cleanup_stdio+0x3c>)
 800b6b6:	4299      	cmp	r1, r3
 800b6b8:	d004      	beq.n	800b6c4 <cleanup_stdio+0x30>
 800b6ba:	4620      	mov	r0, r4
 800b6bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6c0:	f003 bc32 	b.w	800ef28 <_fflush_r>
 800b6c4:	bd10      	pop	{r4, pc}
 800b6c6:	bf00      	nop
 800b6c8:	200096e4 	.word	0x200096e4
 800b6cc:	2000974c 	.word	0x2000974c
 800b6d0:	200097b4 	.word	0x200097b4

0800b6d4 <global_stdio_init.part.0>:
 800b6d4:	b510      	push	{r4, lr}
 800b6d6:	4b0b      	ldr	r3, [pc, #44]	@ (800b704 <global_stdio_init.part.0+0x30>)
 800b6d8:	4c0b      	ldr	r4, [pc, #44]	@ (800b708 <global_stdio_init.part.0+0x34>)
 800b6da:	4a0c      	ldr	r2, [pc, #48]	@ (800b70c <global_stdio_init.part.0+0x38>)
 800b6dc:	601a      	str	r2, [r3, #0]
 800b6de:	4620      	mov	r0, r4
 800b6e0:	2200      	movs	r2, #0
 800b6e2:	2104      	movs	r1, #4
 800b6e4:	f7ff ff94 	bl	800b610 <std>
 800b6e8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	2109      	movs	r1, #9
 800b6f0:	f7ff ff8e 	bl	800b610 <std>
 800b6f4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b6f8:	2202      	movs	r2, #2
 800b6fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6fe:	2112      	movs	r1, #18
 800b700:	f7ff bf86 	b.w	800b610 <std>
 800b704:	2000981c 	.word	0x2000981c
 800b708:	200096e4 	.word	0x200096e4
 800b70c:	0800b67d 	.word	0x0800b67d

0800b710 <__sfp_lock_acquire>:
 800b710:	4801      	ldr	r0, [pc, #4]	@ (800b718 <__sfp_lock_acquire+0x8>)
 800b712:	f7f9 bacc 	b.w	8004cae <__retarget_lock_acquire_recursive>
 800b716:	bf00      	nop
 800b718:	20001758 	.word	0x20001758

0800b71c <__sfp_lock_release>:
 800b71c:	4801      	ldr	r0, [pc, #4]	@ (800b724 <__sfp_lock_release+0x8>)
 800b71e:	f7f9 bad2 	b.w	8004cc6 <__retarget_lock_release_recursive>
 800b722:	bf00      	nop
 800b724:	20001758 	.word	0x20001758

0800b728 <__sinit>:
 800b728:	b510      	push	{r4, lr}
 800b72a:	4604      	mov	r4, r0
 800b72c:	f7ff fff0 	bl	800b710 <__sfp_lock_acquire>
 800b730:	6a23      	ldr	r3, [r4, #32]
 800b732:	b11b      	cbz	r3, 800b73c <__sinit+0x14>
 800b734:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b738:	f7ff bff0 	b.w	800b71c <__sfp_lock_release>
 800b73c:	4b04      	ldr	r3, [pc, #16]	@ (800b750 <__sinit+0x28>)
 800b73e:	6223      	str	r3, [r4, #32]
 800b740:	4b04      	ldr	r3, [pc, #16]	@ (800b754 <__sinit+0x2c>)
 800b742:	681b      	ldr	r3, [r3, #0]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d1f5      	bne.n	800b734 <__sinit+0xc>
 800b748:	f7ff ffc4 	bl	800b6d4 <global_stdio_init.part.0>
 800b74c:	e7f2      	b.n	800b734 <__sinit+0xc>
 800b74e:	bf00      	nop
 800b750:	0800b695 	.word	0x0800b695
 800b754:	2000981c 	.word	0x2000981c

0800b758 <_fwalk_sglue>:
 800b758:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b75c:	4607      	mov	r7, r0
 800b75e:	4688      	mov	r8, r1
 800b760:	4614      	mov	r4, r2
 800b762:	2600      	movs	r6, #0
 800b764:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b768:	f1b9 0901 	subs.w	r9, r9, #1
 800b76c:	d505      	bpl.n	800b77a <_fwalk_sglue+0x22>
 800b76e:	6824      	ldr	r4, [r4, #0]
 800b770:	2c00      	cmp	r4, #0
 800b772:	d1f7      	bne.n	800b764 <_fwalk_sglue+0xc>
 800b774:	4630      	mov	r0, r6
 800b776:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b77a:	89ab      	ldrh	r3, [r5, #12]
 800b77c:	2b01      	cmp	r3, #1
 800b77e:	d907      	bls.n	800b790 <_fwalk_sglue+0x38>
 800b780:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b784:	3301      	adds	r3, #1
 800b786:	d003      	beq.n	800b790 <_fwalk_sglue+0x38>
 800b788:	4629      	mov	r1, r5
 800b78a:	4638      	mov	r0, r7
 800b78c:	47c0      	blx	r8
 800b78e:	4306      	orrs	r6, r0
 800b790:	3568      	adds	r5, #104	@ 0x68
 800b792:	e7e9      	b.n	800b768 <_fwalk_sglue+0x10>

0800b794 <sniprintf>:
 800b794:	b40c      	push	{r2, r3}
 800b796:	b530      	push	{r4, r5, lr}
 800b798:	4b17      	ldr	r3, [pc, #92]	@ (800b7f8 <sniprintf+0x64>)
 800b79a:	1e0c      	subs	r4, r1, #0
 800b79c:	681d      	ldr	r5, [r3, #0]
 800b79e:	b09d      	sub	sp, #116	@ 0x74
 800b7a0:	da08      	bge.n	800b7b4 <sniprintf+0x20>
 800b7a2:	238b      	movs	r3, #139	@ 0x8b
 800b7a4:	602b      	str	r3, [r5, #0]
 800b7a6:	f04f 30ff 	mov.w	r0, #4294967295
 800b7aa:	b01d      	add	sp, #116	@ 0x74
 800b7ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b7b0:	b002      	add	sp, #8
 800b7b2:	4770      	bx	lr
 800b7b4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b7b8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b7bc:	bf14      	ite	ne
 800b7be:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b7c2:	4623      	moveq	r3, r4
 800b7c4:	9304      	str	r3, [sp, #16]
 800b7c6:	9307      	str	r3, [sp, #28]
 800b7c8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b7cc:	9002      	str	r0, [sp, #8]
 800b7ce:	9006      	str	r0, [sp, #24]
 800b7d0:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b7d4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b7d6:	ab21      	add	r3, sp, #132	@ 0x84
 800b7d8:	a902      	add	r1, sp, #8
 800b7da:	4628      	mov	r0, r5
 800b7dc:	9301      	str	r3, [sp, #4]
 800b7de:	f002 ff09 	bl	800e5f4 <_svfiprintf_r>
 800b7e2:	1c43      	adds	r3, r0, #1
 800b7e4:	bfbc      	itt	lt
 800b7e6:	238b      	movlt	r3, #139	@ 0x8b
 800b7e8:	602b      	strlt	r3, [r5, #0]
 800b7ea:	2c00      	cmp	r4, #0
 800b7ec:	d0dd      	beq.n	800b7aa <sniprintf+0x16>
 800b7ee:	9b02      	ldr	r3, [sp, #8]
 800b7f0:	2200      	movs	r2, #0
 800b7f2:	701a      	strb	r2, [r3, #0]
 800b7f4:	e7d9      	b.n	800b7aa <sniprintf+0x16>
 800b7f6:	bf00      	nop
 800b7f8:	200001a0 	.word	0x200001a0

0800b7fc <siprintf>:
 800b7fc:	b40e      	push	{r1, r2, r3}
 800b7fe:	b500      	push	{lr}
 800b800:	b09c      	sub	sp, #112	@ 0x70
 800b802:	ab1d      	add	r3, sp, #116	@ 0x74
 800b804:	9002      	str	r0, [sp, #8]
 800b806:	9006      	str	r0, [sp, #24]
 800b808:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b80c:	4809      	ldr	r0, [pc, #36]	@ (800b834 <siprintf+0x38>)
 800b80e:	9107      	str	r1, [sp, #28]
 800b810:	9104      	str	r1, [sp, #16]
 800b812:	4909      	ldr	r1, [pc, #36]	@ (800b838 <siprintf+0x3c>)
 800b814:	f853 2b04 	ldr.w	r2, [r3], #4
 800b818:	9105      	str	r1, [sp, #20]
 800b81a:	6800      	ldr	r0, [r0, #0]
 800b81c:	9301      	str	r3, [sp, #4]
 800b81e:	a902      	add	r1, sp, #8
 800b820:	f002 fee8 	bl	800e5f4 <_svfiprintf_r>
 800b824:	9b02      	ldr	r3, [sp, #8]
 800b826:	2200      	movs	r2, #0
 800b828:	701a      	strb	r2, [r3, #0]
 800b82a:	b01c      	add	sp, #112	@ 0x70
 800b82c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b830:	b003      	add	sp, #12
 800b832:	4770      	bx	lr
 800b834:	200001a0 	.word	0x200001a0
 800b838:	ffff0208 	.word	0xffff0208

0800b83c <siscanf>:
 800b83c:	b40e      	push	{r1, r2, r3}
 800b83e:	b530      	push	{r4, r5, lr}
 800b840:	b09c      	sub	sp, #112	@ 0x70
 800b842:	ac1f      	add	r4, sp, #124	@ 0x7c
 800b844:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800b848:	f854 5b04 	ldr.w	r5, [r4], #4
 800b84c:	f8ad 2014 	strh.w	r2, [sp, #20]
 800b850:	9002      	str	r0, [sp, #8]
 800b852:	9006      	str	r0, [sp, #24]
 800b854:	f7f4 fd1c 	bl	8000290 <strlen>
 800b858:	4b0b      	ldr	r3, [pc, #44]	@ (800b888 <siscanf+0x4c>)
 800b85a:	9003      	str	r0, [sp, #12]
 800b85c:	9007      	str	r0, [sp, #28]
 800b85e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b860:	480a      	ldr	r0, [pc, #40]	@ (800b88c <siscanf+0x50>)
 800b862:	9401      	str	r4, [sp, #4]
 800b864:	2300      	movs	r3, #0
 800b866:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b868:	9314      	str	r3, [sp, #80]	@ 0x50
 800b86a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b86e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b872:	462a      	mov	r2, r5
 800b874:	4623      	mov	r3, r4
 800b876:	a902      	add	r1, sp, #8
 800b878:	6800      	ldr	r0, [r0, #0]
 800b87a:	f003 f80f 	bl	800e89c <__ssvfiscanf_r>
 800b87e:	b01c      	add	sp, #112	@ 0x70
 800b880:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b884:	b003      	add	sp, #12
 800b886:	4770      	bx	lr
 800b888:	0800b8b3 	.word	0x0800b8b3
 800b88c:	200001a0 	.word	0x200001a0

0800b890 <__sread>:
 800b890:	b510      	push	{r4, lr}
 800b892:	460c      	mov	r4, r1
 800b894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b898:	f000 fe66 	bl	800c568 <_read_r>
 800b89c:	2800      	cmp	r0, #0
 800b89e:	bfab      	itete	ge
 800b8a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b8a2:	89a3      	ldrhlt	r3, [r4, #12]
 800b8a4:	181b      	addge	r3, r3, r0
 800b8a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b8aa:	bfac      	ite	ge
 800b8ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b8ae:	81a3      	strhlt	r3, [r4, #12]
 800b8b0:	bd10      	pop	{r4, pc}

0800b8b2 <__seofread>:
 800b8b2:	2000      	movs	r0, #0
 800b8b4:	4770      	bx	lr

0800b8b6 <__swrite>:
 800b8b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8ba:	461f      	mov	r7, r3
 800b8bc:	898b      	ldrh	r3, [r1, #12]
 800b8be:	05db      	lsls	r3, r3, #23
 800b8c0:	4605      	mov	r5, r0
 800b8c2:	460c      	mov	r4, r1
 800b8c4:	4616      	mov	r6, r2
 800b8c6:	d505      	bpl.n	800b8d4 <__swrite+0x1e>
 800b8c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8cc:	2302      	movs	r3, #2
 800b8ce:	2200      	movs	r2, #0
 800b8d0:	f000 fe38 	bl	800c544 <_lseek_r>
 800b8d4:	89a3      	ldrh	r3, [r4, #12]
 800b8d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b8de:	81a3      	strh	r3, [r4, #12]
 800b8e0:	4632      	mov	r2, r6
 800b8e2:	463b      	mov	r3, r7
 800b8e4:	4628      	mov	r0, r5
 800b8e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8ea:	f000 be5f 	b.w	800c5ac <_write_r>

0800b8ee <__sseek>:
 800b8ee:	b510      	push	{r4, lr}
 800b8f0:	460c      	mov	r4, r1
 800b8f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8f6:	f000 fe25 	bl	800c544 <_lseek_r>
 800b8fa:	1c43      	adds	r3, r0, #1
 800b8fc:	89a3      	ldrh	r3, [r4, #12]
 800b8fe:	bf15      	itete	ne
 800b900:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b902:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b906:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b90a:	81a3      	strheq	r3, [r4, #12]
 800b90c:	bf18      	it	ne
 800b90e:	81a3      	strhne	r3, [r4, #12]
 800b910:	bd10      	pop	{r4, pc}

0800b912 <__sclose>:
 800b912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b916:	f000 be05 	b.w	800c524 <_close_r>

0800b91a <_vsniprintf_r>:
 800b91a:	b530      	push	{r4, r5, lr}
 800b91c:	4614      	mov	r4, r2
 800b91e:	2c00      	cmp	r4, #0
 800b920:	b09b      	sub	sp, #108	@ 0x6c
 800b922:	4605      	mov	r5, r0
 800b924:	461a      	mov	r2, r3
 800b926:	da05      	bge.n	800b934 <_vsniprintf_r+0x1a>
 800b928:	238b      	movs	r3, #139	@ 0x8b
 800b92a:	6003      	str	r3, [r0, #0]
 800b92c:	f04f 30ff 	mov.w	r0, #4294967295
 800b930:	b01b      	add	sp, #108	@ 0x6c
 800b932:	bd30      	pop	{r4, r5, pc}
 800b934:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b938:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b93c:	bf14      	ite	ne
 800b93e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b942:	4623      	moveq	r3, r4
 800b944:	9302      	str	r3, [sp, #8]
 800b946:	9305      	str	r3, [sp, #20]
 800b948:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b94c:	9100      	str	r1, [sp, #0]
 800b94e:	9104      	str	r1, [sp, #16]
 800b950:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b954:	4669      	mov	r1, sp
 800b956:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b958:	f002 fe4c 	bl	800e5f4 <_svfiprintf_r>
 800b95c:	1c43      	adds	r3, r0, #1
 800b95e:	bfbc      	itt	lt
 800b960:	238b      	movlt	r3, #139	@ 0x8b
 800b962:	602b      	strlt	r3, [r5, #0]
 800b964:	2c00      	cmp	r4, #0
 800b966:	d0e3      	beq.n	800b930 <_vsniprintf_r+0x16>
 800b968:	9b00      	ldr	r3, [sp, #0]
 800b96a:	2200      	movs	r2, #0
 800b96c:	701a      	strb	r2, [r3, #0]
 800b96e:	e7df      	b.n	800b930 <_vsniprintf_r+0x16>

0800b970 <vsniprintf>:
 800b970:	b507      	push	{r0, r1, r2, lr}
 800b972:	9300      	str	r3, [sp, #0]
 800b974:	4613      	mov	r3, r2
 800b976:	460a      	mov	r2, r1
 800b978:	4601      	mov	r1, r0
 800b97a:	4803      	ldr	r0, [pc, #12]	@ (800b988 <vsniprintf+0x18>)
 800b97c:	6800      	ldr	r0, [r0, #0]
 800b97e:	f7ff ffcc 	bl	800b91a <_vsniprintf_r>
 800b982:	b003      	add	sp, #12
 800b984:	f85d fb04 	ldr.w	pc, [sp], #4
 800b988:	200001a0 	.word	0x200001a0

0800b98c <memset>:
 800b98c:	4402      	add	r2, r0
 800b98e:	4603      	mov	r3, r0
 800b990:	4293      	cmp	r3, r2
 800b992:	d100      	bne.n	800b996 <memset+0xa>
 800b994:	4770      	bx	lr
 800b996:	f803 1b01 	strb.w	r1, [r3], #1
 800b99a:	e7f9      	b.n	800b990 <memset+0x4>

0800b99c <strchr>:
 800b99c:	b2c9      	uxtb	r1, r1
 800b99e:	4603      	mov	r3, r0
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b9a6:	b112      	cbz	r2, 800b9ae <strchr+0x12>
 800b9a8:	428a      	cmp	r2, r1
 800b9aa:	d1f9      	bne.n	800b9a0 <strchr+0x4>
 800b9ac:	4770      	bx	lr
 800b9ae:	2900      	cmp	r1, #0
 800b9b0:	bf18      	it	ne
 800b9b2:	2000      	movne	r0, #0
 800b9b4:	4770      	bx	lr

0800b9b6 <strncmp>:
 800b9b6:	b510      	push	{r4, lr}
 800b9b8:	b16a      	cbz	r2, 800b9d6 <strncmp+0x20>
 800b9ba:	3901      	subs	r1, #1
 800b9bc:	1884      	adds	r4, r0, r2
 800b9be:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9c2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b9c6:	429a      	cmp	r2, r3
 800b9c8:	d103      	bne.n	800b9d2 <strncmp+0x1c>
 800b9ca:	42a0      	cmp	r0, r4
 800b9cc:	d001      	beq.n	800b9d2 <strncmp+0x1c>
 800b9ce:	2a00      	cmp	r2, #0
 800b9d0:	d1f5      	bne.n	800b9be <strncmp+0x8>
 800b9d2:	1ad0      	subs	r0, r2, r3
 800b9d4:	bd10      	pop	{r4, pc}
 800b9d6:	4610      	mov	r0, r2
 800b9d8:	e7fc      	b.n	800b9d4 <strncmp+0x1e>

0800b9da <strncpy>:
 800b9da:	b510      	push	{r4, lr}
 800b9dc:	3901      	subs	r1, #1
 800b9de:	4603      	mov	r3, r0
 800b9e0:	b132      	cbz	r2, 800b9f0 <strncpy+0x16>
 800b9e2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b9e6:	f803 4b01 	strb.w	r4, [r3], #1
 800b9ea:	3a01      	subs	r2, #1
 800b9ec:	2c00      	cmp	r4, #0
 800b9ee:	d1f7      	bne.n	800b9e0 <strncpy+0x6>
 800b9f0:	441a      	add	r2, r3
 800b9f2:	2100      	movs	r1, #0
 800b9f4:	4293      	cmp	r3, r2
 800b9f6:	d100      	bne.n	800b9fa <strncpy+0x20>
 800b9f8:	bd10      	pop	{r4, pc}
 800b9fa:	f803 1b01 	strb.w	r1, [r3], #1
 800b9fe:	e7f9      	b.n	800b9f4 <strncpy+0x1a>

0800ba00 <strrchr>:
 800ba00:	b538      	push	{r3, r4, r5, lr}
 800ba02:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 800ba06:	4603      	mov	r3, r0
 800ba08:	d10e      	bne.n	800ba28 <strrchr+0x28>
 800ba0a:	4621      	mov	r1, r4
 800ba0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ba10:	f7ff bfc4 	b.w	800b99c <strchr>
 800ba14:	1c43      	adds	r3, r0, #1
 800ba16:	4605      	mov	r5, r0
 800ba18:	4621      	mov	r1, r4
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	f7ff ffbe 	bl	800b99c <strchr>
 800ba20:	2800      	cmp	r0, #0
 800ba22:	d1f7      	bne.n	800ba14 <strrchr+0x14>
 800ba24:	4628      	mov	r0, r5
 800ba26:	bd38      	pop	{r3, r4, r5, pc}
 800ba28:	2500      	movs	r5, #0
 800ba2a:	e7f5      	b.n	800ba18 <strrchr+0x18>

0800ba2c <strstr>:
 800ba2c:	780a      	ldrb	r2, [r1, #0]
 800ba2e:	b570      	push	{r4, r5, r6, lr}
 800ba30:	b96a      	cbnz	r2, 800ba4e <strstr+0x22>
 800ba32:	bd70      	pop	{r4, r5, r6, pc}
 800ba34:	429a      	cmp	r2, r3
 800ba36:	d109      	bne.n	800ba4c <strstr+0x20>
 800ba38:	460c      	mov	r4, r1
 800ba3a:	4605      	mov	r5, r0
 800ba3c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d0f6      	beq.n	800ba32 <strstr+0x6>
 800ba44:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800ba48:	429e      	cmp	r6, r3
 800ba4a:	d0f7      	beq.n	800ba3c <strstr+0x10>
 800ba4c:	3001      	adds	r0, #1
 800ba4e:	7803      	ldrb	r3, [r0, #0]
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d1ef      	bne.n	800ba34 <strstr+0x8>
 800ba54:	4618      	mov	r0, r3
 800ba56:	e7ec      	b.n	800ba32 <strstr+0x6>

0800ba58 <validate_structure>:
 800ba58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba5a:	6801      	ldr	r1, [r0, #0]
 800ba5c:	293b      	cmp	r1, #59	@ 0x3b
 800ba5e:	4604      	mov	r4, r0
 800ba60:	d911      	bls.n	800ba86 <validate_structure+0x2e>
 800ba62:	223c      	movs	r2, #60	@ 0x3c
 800ba64:	4668      	mov	r0, sp
 800ba66:	f000 fe01 	bl	800c66c <div>
 800ba6a:	9a01      	ldr	r2, [sp, #4]
 800ba6c:	6863      	ldr	r3, [r4, #4]
 800ba6e:	9900      	ldr	r1, [sp, #0]
 800ba70:	2a00      	cmp	r2, #0
 800ba72:	440b      	add	r3, r1
 800ba74:	6063      	str	r3, [r4, #4]
 800ba76:	bfbb      	ittet	lt
 800ba78:	323c      	addlt	r2, #60	@ 0x3c
 800ba7a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800ba7e:	6022      	strge	r2, [r4, #0]
 800ba80:	6022      	strlt	r2, [r4, #0]
 800ba82:	bfb8      	it	lt
 800ba84:	6063      	strlt	r3, [r4, #4]
 800ba86:	6861      	ldr	r1, [r4, #4]
 800ba88:	293b      	cmp	r1, #59	@ 0x3b
 800ba8a:	d911      	bls.n	800bab0 <validate_structure+0x58>
 800ba8c:	223c      	movs	r2, #60	@ 0x3c
 800ba8e:	4668      	mov	r0, sp
 800ba90:	f000 fdec 	bl	800c66c <div>
 800ba94:	9a01      	ldr	r2, [sp, #4]
 800ba96:	68a3      	ldr	r3, [r4, #8]
 800ba98:	9900      	ldr	r1, [sp, #0]
 800ba9a:	2a00      	cmp	r2, #0
 800ba9c:	440b      	add	r3, r1
 800ba9e:	60a3      	str	r3, [r4, #8]
 800baa0:	bfbb      	ittet	lt
 800baa2:	323c      	addlt	r2, #60	@ 0x3c
 800baa4:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800baa8:	6062      	strge	r2, [r4, #4]
 800baaa:	6062      	strlt	r2, [r4, #4]
 800baac:	bfb8      	it	lt
 800baae:	60a3      	strlt	r3, [r4, #8]
 800bab0:	68a1      	ldr	r1, [r4, #8]
 800bab2:	2917      	cmp	r1, #23
 800bab4:	d911      	bls.n	800bada <validate_structure+0x82>
 800bab6:	2218      	movs	r2, #24
 800bab8:	4668      	mov	r0, sp
 800baba:	f000 fdd7 	bl	800c66c <div>
 800babe:	9a01      	ldr	r2, [sp, #4]
 800bac0:	68e3      	ldr	r3, [r4, #12]
 800bac2:	9900      	ldr	r1, [sp, #0]
 800bac4:	2a00      	cmp	r2, #0
 800bac6:	440b      	add	r3, r1
 800bac8:	60e3      	str	r3, [r4, #12]
 800baca:	bfbb      	ittet	lt
 800bacc:	3218      	addlt	r2, #24
 800bace:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800bad2:	60a2      	strge	r2, [r4, #8]
 800bad4:	60a2      	strlt	r2, [r4, #8]
 800bad6:	bfb8      	it	lt
 800bad8:	60e3      	strlt	r3, [r4, #12]
 800bada:	6921      	ldr	r1, [r4, #16]
 800badc:	290b      	cmp	r1, #11
 800bade:	d911      	bls.n	800bb04 <validate_structure+0xac>
 800bae0:	220c      	movs	r2, #12
 800bae2:	4668      	mov	r0, sp
 800bae4:	f000 fdc2 	bl	800c66c <div>
 800bae8:	9a01      	ldr	r2, [sp, #4]
 800baea:	6963      	ldr	r3, [r4, #20]
 800baec:	9900      	ldr	r1, [sp, #0]
 800baee:	2a00      	cmp	r2, #0
 800baf0:	440b      	add	r3, r1
 800baf2:	6163      	str	r3, [r4, #20]
 800baf4:	bfbb      	ittet	lt
 800baf6:	320c      	addlt	r2, #12
 800baf8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 800bafc:	6122      	strge	r2, [r4, #16]
 800bafe:	6122      	strlt	r2, [r4, #16]
 800bb00:	bfb8      	it	lt
 800bb02:	6163      	strlt	r3, [r4, #20]
 800bb04:	6963      	ldr	r3, [r4, #20]
 800bb06:	079a      	lsls	r2, r3, #30
 800bb08:	d11c      	bne.n	800bb44 <validate_structure+0xec>
 800bb0a:	2164      	movs	r1, #100	@ 0x64
 800bb0c:	fb93 f2f1 	sdiv	r2, r3, r1
 800bb10:	fb01 3212 	mls	r2, r1, r2, r3
 800bb14:	b9c2      	cbnz	r2, 800bb48 <validate_structure+0xf0>
 800bb16:	f203 736c 	addw	r3, r3, #1900	@ 0x76c
 800bb1a:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800bb1e:	fb93 f1f2 	sdiv	r1, r3, r2
 800bb22:	fb02 3311 	mls	r3, r2, r1, r3
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	bf14      	ite	ne
 800bb2a:	231c      	movne	r3, #28
 800bb2c:	231d      	moveq	r3, #29
 800bb2e:	68e2      	ldr	r2, [r4, #12]
 800bb30:	2a00      	cmp	r2, #0
 800bb32:	dc0b      	bgt.n	800bb4c <validate_structure+0xf4>
 800bb34:	4d31      	ldr	r5, [pc, #196]	@ (800bbfc <validate_structure+0x1a4>)
 800bb36:	200b      	movs	r0, #11
 800bb38:	2164      	movs	r1, #100	@ 0x64
 800bb3a:	68e6      	ldr	r6, [r4, #12]
 800bb3c:	2e00      	cmp	r6, #0
 800bb3e:	dd30      	ble.n	800bba2 <validate_structure+0x14a>
 800bb40:	b003      	add	sp, #12
 800bb42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bb44:	231c      	movs	r3, #28
 800bb46:	e7f2      	b.n	800bb2e <validate_structure+0xd6>
 800bb48:	231d      	movs	r3, #29
 800bb4a:	e7f0      	b.n	800bb2e <validate_structure+0xd6>
 800bb4c:	4d2b      	ldr	r5, [pc, #172]	@ (800bbfc <validate_structure+0x1a4>)
 800bb4e:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 800bb52:	2a01      	cmp	r2, #1
 800bb54:	bf14      	ite	ne
 800bb56:	f855 0022 	ldrne.w	r0, [r5, r2, lsl #2]
 800bb5a:	4618      	moveq	r0, r3
 800bb5c:	4281      	cmp	r1, r0
 800bb5e:	ddef      	ble.n	800bb40 <validate_structure+0xe8>
 800bb60:	3201      	adds	r2, #1
 800bb62:	1a09      	subs	r1, r1, r0
 800bb64:	2a0c      	cmp	r2, #12
 800bb66:	60e1      	str	r1, [r4, #12]
 800bb68:	6122      	str	r2, [r4, #16]
 800bb6a:	d1f0      	bne.n	800bb4e <validate_structure+0xf6>
 800bb6c:	6963      	ldr	r3, [r4, #20]
 800bb6e:	2100      	movs	r1, #0
 800bb70:	1c5a      	adds	r2, r3, #1
 800bb72:	6121      	str	r1, [r4, #16]
 800bb74:	0791      	lsls	r1, r2, #30
 800bb76:	6162      	str	r2, [r4, #20]
 800bb78:	d13c      	bne.n	800bbf4 <validate_structure+0x19c>
 800bb7a:	2164      	movs	r1, #100	@ 0x64
 800bb7c:	fb92 f0f1 	sdiv	r0, r2, r1
 800bb80:	fb01 2210 	mls	r2, r1, r0, r2
 800bb84:	2a00      	cmp	r2, #0
 800bb86:	d137      	bne.n	800bbf8 <validate_structure+0x1a0>
 800bb88:	f203 736d 	addw	r3, r3, #1901	@ 0x76d
 800bb8c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800bb90:	fb93 f1f2 	sdiv	r1, r3, r2
 800bb94:	fb02 3311 	mls	r3, r2, r1, r3
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	bf14      	ite	ne
 800bb9c:	231c      	movne	r3, #28
 800bb9e:	231d      	moveq	r3, #29
 800bba0:	e7d5      	b.n	800bb4e <validate_structure+0xf6>
 800bba2:	6922      	ldr	r2, [r4, #16]
 800bba4:	3a01      	subs	r2, #1
 800bba6:	6122      	str	r2, [r4, #16]
 800bba8:	3201      	adds	r2, #1
 800bbaa:	d116      	bne.n	800bbda <validate_structure+0x182>
 800bbac:	6963      	ldr	r3, [r4, #20]
 800bbae:	1e5a      	subs	r2, r3, #1
 800bbb0:	0797      	lsls	r7, r2, #30
 800bbb2:	e9c4 0204 	strd	r0, r2, [r4, #16]
 800bbb6:	d119      	bne.n	800bbec <validate_structure+0x194>
 800bbb8:	fb92 f7f1 	sdiv	r7, r2, r1
 800bbbc:	fb01 2217 	mls	r2, r1, r7, r2
 800bbc0:	b9b2      	cbnz	r2, 800bbf0 <validate_structure+0x198>
 800bbc2:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 800bbc6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800bbca:	fb93 f7f2 	sdiv	r7, r3, r2
 800bbce:	fb02 3317 	mls	r3, r2, r7, r3
 800bbd2:	2b00      	cmp	r3, #0
 800bbd4:	bf14      	ite	ne
 800bbd6:	231c      	movne	r3, #28
 800bbd8:	231d      	moveq	r3, #29
 800bbda:	6922      	ldr	r2, [r4, #16]
 800bbdc:	2a01      	cmp	r2, #1
 800bbde:	bf14      	ite	ne
 800bbe0:	f855 2022 	ldrne.w	r2, [r5, r2, lsl #2]
 800bbe4:	461a      	moveq	r2, r3
 800bbe6:	4432      	add	r2, r6
 800bbe8:	60e2      	str	r2, [r4, #12]
 800bbea:	e7a6      	b.n	800bb3a <validate_structure+0xe2>
 800bbec:	231c      	movs	r3, #28
 800bbee:	e7f4      	b.n	800bbda <validate_structure+0x182>
 800bbf0:	231d      	movs	r3, #29
 800bbf2:	e7f2      	b.n	800bbda <validate_structure+0x182>
 800bbf4:	231c      	movs	r3, #28
 800bbf6:	e7aa      	b.n	800bb4e <validate_structure+0xf6>
 800bbf8:	231d      	movs	r3, #29
 800bbfa:	e7a8      	b.n	800bb4e <validate_structure+0xf6>
 800bbfc:	08011bc8 	.word	0x08011bc8

0800bc00 <mktime>:
 800bc00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc04:	b085      	sub	sp, #20
 800bc06:	4607      	mov	r7, r0
 800bc08:	f003 fa44 	bl	800f094 <__gettzinfo>
 800bc0c:	4681      	mov	r9, r0
 800bc0e:	4638      	mov	r0, r7
 800bc10:	f7ff ff22 	bl	800ba58 <validate_structure>
 800bc14:	e9d7 4300 	ldrd	r4, r3, [r7]
 800bc18:	223c      	movs	r2, #60	@ 0x3c
 800bc1a:	fb02 4403 	mla	r4, r2, r3, r4
 800bc1e:	68bb      	ldr	r3, [r7, #8]
 800bc20:	697d      	ldr	r5, [r7, #20]
 800bc22:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800bc26:	fb02 4403 	mla	r4, r2, r3, r4
 800bc2a:	e9d7 6303 	ldrd	r6, r3, [r7, #12]
 800bc2e:	4ac1      	ldr	r2, [pc, #772]	@ (800bf34 <mktime+0x334>)
 800bc30:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800bc34:	3e01      	subs	r6, #1
 800bc36:	2b01      	cmp	r3, #1
 800bc38:	4416      	add	r6, r2
 800bc3a:	dd11      	ble.n	800bc60 <mktime+0x60>
 800bc3c:	07a9      	lsls	r1, r5, #30
 800bc3e:	d10f      	bne.n	800bc60 <mktime+0x60>
 800bc40:	2264      	movs	r2, #100	@ 0x64
 800bc42:	fb95 f3f2 	sdiv	r3, r5, r2
 800bc46:	fb02 5313 	mls	r3, r2, r3, r5
 800bc4a:	b943      	cbnz	r3, 800bc5e <mktime+0x5e>
 800bc4c:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800bc50:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800bc54:	fb93 f1f2 	sdiv	r1, r3, r2
 800bc58:	fb02 3311 	mls	r3, r2, r1, r3
 800bc5c:	b903      	cbnz	r3, 800bc60 <mktime+0x60>
 800bc5e:	3601      	adds	r6, #1
 800bc60:	f505 531c 	add.w	r3, r5, #9984	@ 0x2700
 800bc64:	3310      	adds	r3, #16
 800bc66:	f644 6220 	movw	r2, #20000	@ 0x4e20
 800bc6a:	4293      	cmp	r3, r2
 800bc6c:	61fe      	str	r6, [r7, #28]
 800bc6e:	f200 8167 	bhi.w	800bf40 <mktime+0x340>
 800bc72:	2d46      	cmp	r5, #70	@ 0x46
 800bc74:	f340 808e 	ble.w	800bd94 <mktime+0x194>
 800bc78:	2346      	movs	r3, #70	@ 0x46
 800bc7a:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800bc7e:	2164      	movs	r1, #100	@ 0x64
 800bc80:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800bc84:	079a      	lsls	r2, r3, #30
 800bc86:	d17f      	bne.n	800bd88 <mktime+0x188>
 800bc88:	fb93 f2f1 	sdiv	r2, r3, r1
 800bc8c:	fb01 3212 	mls	r2, r1, r2, r3
 800bc90:	2a00      	cmp	r2, #0
 800bc92:	d17c      	bne.n	800bd8e <mktime+0x18e>
 800bc94:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800bc98:	fb92 fef0 	sdiv	lr, r2, r0
 800bc9c:	fb00 221e 	mls	r2, r0, lr, r2
 800bca0:	2a00      	cmp	r2, #0
 800bca2:	bf14      	ite	ne
 800bca4:	4662      	movne	r2, ip
 800bca6:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800bcaa:	3301      	adds	r3, #1
 800bcac:	429d      	cmp	r5, r3
 800bcae:	4416      	add	r6, r2
 800bcb0:	d1e8      	bne.n	800bc84 <mktime+0x84>
 800bcb2:	4ba1      	ldr	r3, [pc, #644]	@ (800bf38 <mktime+0x338>)
 800bcb4:	ea4f 78e4 	mov.w	r8, r4, asr #31
 800bcb8:	fbc6 4803 	smlal	r4, r8, r6, r3
 800bcbc:	f000 f9fa 	bl	800c0b4 <__tz_lock>
 800bcc0:	f000 fa04 	bl	800c0cc <_tzset_unlocked>
 800bcc4:	4b9d      	ldr	r3, [pc, #628]	@ (800bf3c <mktime+0x33c>)
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	f000 8140 	beq.w	800bf4e <mktime+0x34e>
 800bcce:	f8d7 a020 	ldr.w	sl, [r7, #32]
 800bcd2:	6978      	ldr	r0, [r7, #20]
 800bcd4:	4653      	mov	r3, sl
 800bcd6:	2b01      	cmp	r3, #1
 800bcd8:	bfa8      	it	ge
 800bcda:	2301      	movge	r3, #1
 800bcdc:	9301      	str	r3, [sp, #4]
 800bcde:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800bce2:	f200 706c 	addw	r0, r0, #1900	@ 0x76c
 800bce6:	4283      	cmp	r3, r0
 800bce8:	f040 8096 	bne.w	800be18 <mktime+0x218>
 800bcec:	e9d9 2108 	ldrd	r2, r1, [r9, #32]
 800bcf0:	f8d9 0050 	ldr.w	r0, [r9, #80]	@ 0x50
 800bcf4:	f8d9 c04c 	ldr.w	ip, [r9, #76]	@ 0x4c
 800bcf8:	1a13      	subs	r3, r2, r0
 800bcfa:	9303      	str	r3, [sp, #12]
 800bcfc:	f8d9 3048 	ldr.w	r3, [r9, #72]	@ 0x48
 800bd00:	9302      	str	r3, [sp, #8]
 800bd02:	9a02      	ldr	r2, [sp, #8]
 800bd04:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800bd08:	eb61 7be0 	sbc.w	fp, r1, r0, asr #31
 800bd0c:	ebb2 0e03 	subs.w	lr, r2, r3
 800bd10:	eb6c 71e3 	sbc.w	r1, ip, r3, asr #31
 800bd14:	4574      	cmp	r4, lr
 800bd16:	eb78 0201 	sbcs.w	r2, r8, r1
 800bd1a:	f280 8085 	bge.w	800be28 <mktime+0x228>
 800bd1e:	f8d9 2000 	ldr.w	r2, [r9]
 800bd22:	2a00      	cmp	r2, #0
 800bd24:	f000 808d 	beq.w	800be42 <mktime+0x242>
 800bd28:	9a03      	ldr	r2, [sp, #12]
 800bd2a:	4294      	cmp	r4, r2
 800bd2c:	eb78 020b 	sbcs.w	r2, r8, fp
 800bd30:	f2c0 810a 	blt.w	800bf48 <mktime+0x348>
 800bd34:	4574      	cmp	r4, lr
 800bd36:	eb78 0101 	sbcs.w	r1, r8, r1
 800bd3a:	bfb4      	ite	lt
 800bd3c:	f04f 0b01 	movlt.w	fp, #1
 800bd40:	f04f 0b00 	movge.w	fp, #0
 800bd44:	f1ba 0f00 	cmp.w	sl, #0
 800bd48:	f280 8087 	bge.w	800be5a <mktime+0x25a>
 800bd4c:	f1bb 0f01 	cmp.w	fp, #1
 800bd50:	f040 80ff 	bne.w	800bf52 <mktime+0x352>
 800bd54:	f8d9 3050 	ldr.w	r3, [r9, #80]	@ 0x50
 800bd58:	191c      	adds	r4, r3, r4
 800bd5a:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800bd5e:	f04f 0b01 	mov.w	fp, #1
 800bd62:	f000 f9ad 	bl	800c0c0 <__tz_unlock>
 800bd66:	3604      	adds	r6, #4
 800bd68:	2307      	movs	r3, #7
 800bd6a:	fb96 f3f3 	sdiv	r3, r6, r3
 800bd6e:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800bd72:	1af6      	subs	r6, r6, r3
 800bd74:	f100 80db 	bmi.w	800bf2e <mktime+0x32e>
 800bd78:	f8c7 b020 	str.w	fp, [r7, #32]
 800bd7c:	61be      	str	r6, [r7, #24]
 800bd7e:	4620      	mov	r0, r4
 800bd80:	4641      	mov	r1, r8
 800bd82:	b005      	add	sp, #20
 800bd84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd88:	f240 126d 	movw	r2, #365	@ 0x16d
 800bd8c:	e78d      	b.n	800bcaa <mktime+0xaa>
 800bd8e:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800bd92:	e78a      	b.n	800bcaa <mktime+0xaa>
 800bd94:	d08d      	beq.n	800bcb2 <mktime+0xb2>
 800bd96:	2345      	movs	r3, #69	@ 0x45
 800bd98:	f240 1c6d 	movw	ip, #365	@ 0x16d
 800bd9c:	2164      	movs	r1, #100	@ 0x64
 800bd9e:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 800bda2:	e012      	b.n	800bdca <mktime+0x1ca>
 800bda4:	bb62      	cbnz	r2, 800be00 <mktime+0x200>
 800bda6:	fb93 f2f1 	sdiv	r2, r3, r1
 800bdaa:	fb01 3212 	mls	r2, r1, r2, r3
 800bdae:	bb52      	cbnz	r2, 800be06 <mktime+0x206>
 800bdb0:	f203 726c 	addw	r2, r3, #1900	@ 0x76c
 800bdb4:	fb92 fef0 	sdiv	lr, r2, r0
 800bdb8:	fb00 221e 	mls	r2, r0, lr, r2
 800bdbc:	2a00      	cmp	r2, #0
 800bdbe:	bf14      	ite	ne
 800bdc0:	4662      	movne	r2, ip
 800bdc2:	f44f 72b7 	moveq.w	r2, #366	@ 0x16e
 800bdc6:	1ab6      	subs	r6, r6, r2
 800bdc8:	3b01      	subs	r3, #1
 800bdca:	429d      	cmp	r5, r3
 800bdcc:	f003 0203 	and.w	r2, r3, #3
 800bdd0:	dbe8      	blt.n	800bda4 <mktime+0x1a4>
 800bdd2:	b9da      	cbnz	r2, 800be0c <mktime+0x20c>
 800bdd4:	2264      	movs	r2, #100	@ 0x64
 800bdd6:	fb95 f3f2 	sdiv	r3, r5, r2
 800bdda:	fb02 5313 	mls	r3, r2, r3, r5
 800bdde:	b9c3      	cbnz	r3, 800be12 <mktime+0x212>
 800bde0:	f205 736c 	addw	r3, r5, #1900	@ 0x76c
 800bde4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800bde8:	fb93 f1f2 	sdiv	r1, r3, r2
 800bdec:	fb02 3311 	mls	r3, r2, r1, r3
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	f240 136d 	movw	r3, #365	@ 0x16d
 800bdf6:	bf08      	it	eq
 800bdf8:	f44f 73b7 	moveq.w	r3, #366	@ 0x16e
 800bdfc:	1af6      	subs	r6, r6, r3
 800bdfe:	e758      	b.n	800bcb2 <mktime+0xb2>
 800be00:	f240 126d 	movw	r2, #365	@ 0x16d
 800be04:	e7df      	b.n	800bdc6 <mktime+0x1c6>
 800be06:	f44f 72b7 	mov.w	r2, #366	@ 0x16e
 800be0a:	e7dc      	b.n	800bdc6 <mktime+0x1c6>
 800be0c:	f240 136d 	movw	r3, #365	@ 0x16d
 800be10:	e7f4      	b.n	800bdfc <mktime+0x1fc>
 800be12:	f44f 73b7 	mov.w	r3, #366	@ 0x16e
 800be16:	e7f1      	b.n	800bdfc <mktime+0x1fc>
 800be18:	f000 f8a2 	bl	800bf60 <__tzcalc_limits>
 800be1c:	2800      	cmp	r0, #0
 800be1e:	f47f af65 	bne.w	800bcec <mktime+0xec>
 800be22:	f8dd b004 	ldr.w	fp, [sp, #4]
 800be26:	e791      	b.n	800bd4c <mktime+0x14c>
 800be28:	9a02      	ldr	r2, [sp, #8]
 800be2a:	1a12      	subs	r2, r2, r0
 800be2c:	9202      	str	r2, [sp, #8]
 800be2e:	ea4f 72e0 	mov.w	r2, r0, asr #31
 800be32:	eb6c 0c02 	sbc.w	ip, ip, r2
 800be36:	9a02      	ldr	r2, [sp, #8]
 800be38:	4294      	cmp	r4, r2
 800be3a:	eb78 0c0c 	sbcs.w	ip, r8, ip
 800be3e:	dbf0      	blt.n	800be22 <mktime+0x222>
 800be40:	e76d      	b.n	800bd1e <mktime+0x11e>
 800be42:	9a03      	ldr	r2, [sp, #12]
 800be44:	4294      	cmp	r4, r2
 800be46:	eb78 020b 	sbcs.w	r2, r8, fp
 800be4a:	f6ff af73 	blt.w	800bd34 <mktime+0x134>
 800be4e:	f1ba 0f00 	cmp.w	sl, #0
 800be52:	f6ff af7f 	blt.w	800bd54 <mktime+0x154>
 800be56:	f04f 0b01 	mov.w	fp, #1
 800be5a:	9a01      	ldr	r2, [sp, #4]
 800be5c:	ea82 020b 	eor.w	r2, r2, fp
 800be60:	2a01      	cmp	r2, #1
 800be62:	f47f af73 	bne.w	800bd4c <mktime+0x14c>
 800be66:	f1bb 0f00 	cmp.w	fp, #0
 800be6a:	d035      	beq.n	800bed8 <mktime+0x2d8>
 800be6c:	1a1b      	subs	r3, r3, r0
 800be6e:	683a      	ldr	r2, [r7, #0]
 800be70:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 800be74:	441a      	add	r2, r3
 800be76:	191c      	adds	r4, r3, r4
 800be78:	603a      	str	r2, [r7, #0]
 800be7a:	4638      	mov	r0, r7
 800be7c:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800be80:	f7ff fdea 	bl	800ba58 <validate_structure>
 800be84:	68fa      	ldr	r2, [r7, #12]
 800be86:	ebb2 020a 	subs.w	r2, r2, sl
 800be8a:	f43f af5f 	beq.w	800bd4c <mktime+0x14c>
 800be8e:	2a01      	cmp	r2, #1
 800be90:	dc24      	bgt.n	800bedc <mktime+0x2dc>
 800be92:	1c93      	adds	r3, r2, #2
 800be94:	bfd8      	it	le
 800be96:	2201      	movle	r2, #1
 800be98:	69fb      	ldr	r3, [r7, #28]
 800be9a:	18d3      	adds	r3, r2, r3
 800be9c:	d527      	bpl.n	800beee <mktime+0x2ee>
 800be9e:	1e6b      	subs	r3, r5, #1
 800bea0:	0798      	lsls	r0, r3, #30
 800bea2:	d11e      	bne.n	800bee2 <mktime+0x2e2>
 800bea4:	2164      	movs	r1, #100	@ 0x64
 800bea6:	fb93 f0f1 	sdiv	r0, r3, r1
 800beaa:	fb01 3310 	mls	r3, r1, r0, r3
 800beae:	b9db      	cbnz	r3, 800bee8 <mktime+0x2e8>
 800beb0:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800beb4:	f205 756b 	addw	r5, r5, #1899	@ 0x76b
 800beb8:	fb95 f1f3 	sdiv	r1, r5, r3
 800bebc:	fb03 5511 	mls	r5, r3, r1, r5
 800bec0:	2d00      	cmp	r5, #0
 800bec2:	f240 136d 	movw	r3, #365	@ 0x16d
 800bec6:	bf18      	it	ne
 800bec8:	f44f 73b6 	movne.w	r3, #364	@ 0x16c
 800becc:	61fb      	str	r3, [r7, #28]
 800bece:	4416      	add	r6, r2
 800bed0:	e73c      	b.n	800bd4c <mktime+0x14c>
 800bed2:	f04f 0b00 	mov.w	fp, #0
 800bed6:	e7c0      	b.n	800be5a <mktime+0x25a>
 800bed8:	1ac3      	subs	r3, r0, r3
 800beda:	e7c8      	b.n	800be6e <mktime+0x26e>
 800bedc:	f04f 32ff 	mov.w	r2, #4294967295
 800bee0:	e7da      	b.n	800be98 <mktime+0x298>
 800bee2:	f44f 73b6 	mov.w	r3, #364	@ 0x16c
 800bee6:	e7f1      	b.n	800becc <mktime+0x2cc>
 800bee8:	f240 136d 	movw	r3, #365	@ 0x16d
 800beec:	e7ee      	b.n	800becc <mktime+0x2cc>
 800beee:	07a9      	lsls	r1, r5, #30
 800bef0:	d117      	bne.n	800bf22 <mktime+0x322>
 800bef2:	2064      	movs	r0, #100	@ 0x64
 800bef4:	fb95 f1f0 	sdiv	r1, r5, r0
 800bef8:	fb00 5111 	mls	r1, r0, r1, r5
 800befc:	b9a1      	cbnz	r1, 800bf28 <mktime+0x328>
 800befe:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800bf02:	f205 756c 	addw	r5, r5, #1900	@ 0x76c
 800bf06:	fb95 f0f1 	sdiv	r0, r5, r1
 800bf0a:	fb01 5510 	mls	r5, r1, r0, r5
 800bf0e:	2d00      	cmp	r5, #0
 800bf10:	f240 116d 	movw	r1, #365	@ 0x16d
 800bf14:	bf08      	it	eq
 800bf16:	f44f 71b7 	moveq.w	r1, #366	@ 0x16e
 800bf1a:	428b      	cmp	r3, r1
 800bf1c:	bfa8      	it	ge
 800bf1e:	1a5b      	subge	r3, r3, r1
 800bf20:	e7d4      	b.n	800becc <mktime+0x2cc>
 800bf22:	f240 116d 	movw	r1, #365	@ 0x16d
 800bf26:	e7f8      	b.n	800bf1a <mktime+0x31a>
 800bf28:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800bf2c:	e7f5      	b.n	800bf1a <mktime+0x31a>
 800bf2e:	3607      	adds	r6, #7
 800bf30:	e722      	b.n	800bd78 <mktime+0x178>
 800bf32:	bf00      	nop
 800bf34:	08011b98 	.word	0x08011b98
 800bf38:	00015180 	.word	0x00015180
 800bf3c:	20009840 	.word	0x20009840
 800bf40:	f04f 34ff 	mov.w	r4, #4294967295
 800bf44:	46a0      	mov	r8, r4
 800bf46:	e71a      	b.n	800bd7e <mktime+0x17e>
 800bf48:	f1ba 0f00 	cmp.w	sl, #0
 800bf4c:	dac1      	bge.n	800bed2 <mktime+0x2d2>
 800bf4e:	f04f 0b00 	mov.w	fp, #0
 800bf52:	f8d9 3028 	ldr.w	r3, [r9, #40]	@ 0x28
 800bf56:	191c      	adds	r4, r3, r4
 800bf58:	eb48 78e3 	adc.w	r8, r8, r3, asr #31
 800bf5c:	e701      	b.n	800bd62 <mktime+0x162>
 800bf5e:	bf00      	nop

0800bf60 <__tzcalc_limits>:
 800bf60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf64:	4604      	mov	r4, r0
 800bf66:	f003 f895 	bl	800f094 <__gettzinfo>
 800bf6a:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 800bf6e:	429c      	cmp	r4, r3
 800bf70:	f340 8099 	ble.w	800c0a6 <__tzcalc_limits+0x146>
 800bf74:	f46f 67f6 	mvn.w	r7, #1968	@ 0x7b0
 800bf78:	19e5      	adds	r5, r4, r7
 800bf7a:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 800bf7e:	f240 126d 	movw	r2, #365	@ 0x16d
 800bf82:	10ad      	asrs	r5, r5, #2
 800bf84:	fb02 5503 	mla	r5, r2, r3, r5
 800bf88:	f46f 6cc8 	mvn.w	ip, #1600	@ 0x640
 800bf8c:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 800bf90:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 800bf94:	4f45      	ldr	r7, [pc, #276]	@ (800c0ac <__tzcalc_limits+0x14c>)
 800bf96:	fb93 f3f2 	sdiv	r3, r3, r2
 800bf9a:	441d      	add	r5, r3
 800bf9c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800bfa0:	eb04 030c 	add.w	r3, r4, ip
 800bfa4:	6044      	str	r4, [r0, #4]
 800bfa6:	fbb3 f3f2 	udiv	r3, r3, r2
 800bfaa:	4601      	mov	r1, r0
 800bfac:	441d      	add	r5, r3
 800bfae:	f100 0c50 	add.w	ip, r0, #80	@ 0x50
 800bfb2:	7a0b      	ldrb	r3, [r1, #8]
 800bfb4:	694a      	ldr	r2, [r1, #20]
 800bfb6:	2b4a      	cmp	r3, #74	@ 0x4a
 800bfb8:	d133      	bne.n	800c022 <__tzcalc_limits+0xc2>
 800bfba:	07a6      	lsls	r6, r4, #30
 800bfbc:	eb05 0302 	add.w	r3, r5, r2
 800bfc0:	d106      	bne.n	800bfd0 <__tzcalc_limits+0x70>
 800bfc2:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 800bfc6:	fb94 f6fe 	sdiv	r6, r4, lr
 800bfca:	fb0e 4616 	mls	r6, lr, r6, r4
 800bfce:	b936      	cbnz	r6, 800bfde <__tzcalc_limits+0x7e>
 800bfd0:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 800bfd4:	fb94 f6fe 	sdiv	r6, r4, lr
 800bfd8:	fb0e 4616 	mls	r6, lr, r6, r4
 800bfdc:	b9fe      	cbnz	r6, 800c01e <__tzcalc_limits+0xbe>
 800bfde:	2a3b      	cmp	r2, #59	@ 0x3b
 800bfe0:	bfd4      	ite	le
 800bfe2:	2200      	movle	r2, #0
 800bfe4:	2201      	movgt	r2, #1
 800bfe6:	4413      	add	r3, r2
 800bfe8:	3b01      	subs	r3, #1
 800bfea:	698a      	ldr	r2, [r1, #24]
 800bfec:	17d6      	asrs	r6, r2, #31
 800bfee:	fbc3 2607 	smlal	r2, r6, r3, r7
 800bff2:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800bff4:	18d2      	adds	r2, r2, r3
 800bff6:	eb46 73e3 	adc.w	r3, r6, r3, asr #31
 800bffa:	e9c1 2308 	strd	r2, r3, [r1, #32]
 800bffe:	3128      	adds	r1, #40	@ 0x28
 800c000:	458c      	cmp	ip, r1
 800c002:	d1d6      	bne.n	800bfb2 <__tzcalc_limits+0x52>
 800c004:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 800c008:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 800c00c:	428c      	cmp	r4, r1
 800c00e:	4193      	sbcs	r3, r2
 800c010:	bfb4      	ite	lt
 800c012:	2301      	movlt	r3, #1
 800c014:	2300      	movge	r3, #0
 800c016:	6003      	str	r3, [r0, #0]
 800c018:	2001      	movs	r0, #1
 800c01a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c01e:	2200      	movs	r2, #0
 800c020:	e7e1      	b.n	800bfe6 <__tzcalc_limits+0x86>
 800c022:	2b44      	cmp	r3, #68	@ 0x44
 800c024:	d101      	bne.n	800c02a <__tzcalc_limits+0xca>
 800c026:	18ab      	adds	r3, r5, r2
 800c028:	e7df      	b.n	800bfea <__tzcalc_limits+0x8a>
 800c02a:	07a3      	lsls	r3, r4, #30
 800c02c:	d105      	bne.n	800c03a <__tzcalc_limits+0xda>
 800c02e:	2664      	movs	r6, #100	@ 0x64
 800c030:	fb94 f3f6 	sdiv	r3, r4, r6
 800c034:	fb06 4313 	mls	r3, r6, r3, r4
 800c038:	bb7b      	cbnz	r3, 800c09a <__tzcalc_limits+0x13a>
 800c03a:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 800c03e:	fb94 f6f3 	sdiv	r6, r4, r3
 800c042:	fb03 4616 	mls	r6, r3, r6, r4
 800c046:	fab6 f686 	clz	r6, r6
 800c04a:	0976      	lsrs	r6, r6, #5
 800c04c:	f8df e060 	ldr.w	lr, [pc, #96]	@ 800c0b0 <__tzcalc_limits+0x150>
 800c050:	f8d1 900c 	ldr.w	r9, [r1, #12]
 800c054:	f04f 0a30 	mov.w	sl, #48	@ 0x30
 800c058:	462b      	mov	r3, r5
 800c05a:	f04f 0800 	mov.w	r8, #0
 800c05e:	fb0a e606 	mla	r6, sl, r6, lr
 800c062:	f108 0801 	add.w	r8, r8, #1
 800c066:	45c1      	cmp	r9, r8
 800c068:	f856 e028 	ldr.w	lr, [r6, r8, lsl #2]
 800c06c:	dc17      	bgt.n	800c09e <__tzcalc_limits+0x13e>
 800c06e:	f103 0804 	add.w	r8, r3, #4
 800c072:	2607      	movs	r6, #7
 800c074:	fb98 f6f6 	sdiv	r6, r8, r6
 800c078:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800c07c:	eba8 0606 	sub.w	r6, r8, r6
 800c080:	1b92      	subs	r2, r2, r6
 800c082:	690e      	ldr	r6, [r1, #16]
 800c084:	f106 36ff 	add.w	r6, r6, #4294967295
 800c088:	bf48      	it	mi
 800c08a:	3207      	addmi	r2, #7
 800c08c:	ebc6 06c6 	rsb	r6, r6, r6, lsl #3
 800c090:	4432      	add	r2, r6
 800c092:	4572      	cmp	r2, lr
 800c094:	da05      	bge.n	800c0a2 <__tzcalc_limits+0x142>
 800c096:	4413      	add	r3, r2
 800c098:	e7a7      	b.n	800bfea <__tzcalc_limits+0x8a>
 800c09a:	2601      	movs	r6, #1
 800c09c:	e7d6      	b.n	800c04c <__tzcalc_limits+0xec>
 800c09e:	4473      	add	r3, lr
 800c0a0:	e7df      	b.n	800c062 <__tzcalc_limits+0x102>
 800c0a2:	3a07      	subs	r2, #7
 800c0a4:	e7f5      	b.n	800c092 <__tzcalc_limits+0x132>
 800c0a6:	2000      	movs	r0, #0
 800c0a8:	e7b7      	b.n	800c01a <__tzcalc_limits+0xba>
 800c0aa:	bf00      	nop
 800c0ac:	00015180 	.word	0x00015180
 800c0b0:	08011eb8 	.word	0x08011eb8

0800c0b4 <__tz_lock>:
 800c0b4:	4801      	ldr	r0, [pc, #4]	@ (800c0bc <__tz_lock+0x8>)
 800c0b6:	f7f8 bdf2 	b.w	8004c9e <__retarget_lock_acquire>
 800c0ba:	bf00      	nop
 800c0bc:	20001734 	.word	0x20001734

0800c0c0 <__tz_unlock>:
 800c0c0:	4801      	ldr	r0, [pc, #4]	@ (800c0c8 <__tz_unlock+0x8>)
 800c0c2:	f7f8 bdf6 	b.w	8004cb2 <__retarget_lock_release>
 800c0c6:	bf00      	nop
 800c0c8:	20001734 	.word	0x20001734

0800c0cc <_tzset_unlocked>:
 800c0cc:	4b01      	ldr	r3, [pc, #4]	@ (800c0d4 <_tzset_unlocked+0x8>)
 800c0ce:	6818      	ldr	r0, [r3, #0]
 800c0d0:	f000 b802 	b.w	800c0d8 <_tzset_unlocked_r>
 800c0d4:	200001a0 	.word	0x200001a0

0800c0d8 <_tzset_unlocked_r>:
 800c0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0dc:	b08d      	sub	sp, #52	@ 0x34
 800c0de:	4607      	mov	r7, r0
 800c0e0:	f002 ffd8 	bl	800f094 <__gettzinfo>
 800c0e4:	49bc      	ldr	r1, [pc, #752]	@ (800c3d8 <_tzset_unlocked_r+0x300>)
 800c0e6:	4dbd      	ldr	r5, [pc, #756]	@ (800c3dc <_tzset_unlocked_r+0x304>)
 800c0e8:	4604      	mov	r4, r0
 800c0ea:	4638      	mov	r0, r7
 800c0ec:	f001 fcd4 	bl	800da98 <_getenv_r>
 800c0f0:	4606      	mov	r6, r0
 800c0f2:	bb10      	cbnz	r0, 800c13a <_tzset_unlocked_r+0x62>
 800c0f4:	4bba      	ldr	r3, [pc, #744]	@ (800c3e0 <_tzset_unlocked_r+0x308>)
 800c0f6:	4abb      	ldr	r2, [pc, #748]	@ (800c3e4 <_tzset_unlocked_r+0x30c>)
 800c0f8:	6018      	str	r0, [r3, #0]
 800c0fa:	4bbb      	ldr	r3, [pc, #748]	@ (800c3e8 <_tzset_unlocked_r+0x310>)
 800c0fc:	62a0      	str	r0, [r4, #40]	@ 0x28
 800c0fe:	6018      	str	r0, [r3, #0]
 800c100:	4bba      	ldr	r3, [pc, #744]	@ (800c3ec <_tzset_unlocked_r+0x314>)
 800c102:	6520      	str	r0, [r4, #80]	@ 0x50
 800c104:	e9c3 2200 	strd	r2, r2, [r3]
 800c108:	214a      	movs	r1, #74	@ 0x4a
 800c10a:	2200      	movs	r2, #0
 800c10c:	2300      	movs	r3, #0
 800c10e:	e9c4 0003 	strd	r0, r0, [r4, #12]
 800c112:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800c116:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 800c11a:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 800c11e:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800c122:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800c126:	6828      	ldr	r0, [r5, #0]
 800c128:	7221      	strb	r1, [r4, #8]
 800c12a:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800c12e:	f7fd fcbd 	bl	8009aac <free>
 800c132:	602e      	str	r6, [r5, #0]
 800c134:	b00d      	add	sp, #52	@ 0x34
 800c136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c13a:	6829      	ldr	r1, [r5, #0]
 800c13c:	2900      	cmp	r1, #0
 800c13e:	f040 808e 	bne.w	800c25e <_tzset_unlocked_r+0x186>
 800c142:	6828      	ldr	r0, [r5, #0]
 800c144:	f7fd fcb2 	bl	8009aac <free>
 800c148:	4630      	mov	r0, r6
 800c14a:	f7f4 f8a1 	bl	8000290 <strlen>
 800c14e:	1c41      	adds	r1, r0, #1
 800c150:	4638      	mov	r0, r7
 800c152:	f7fd fcd5 	bl	8009b00 <_malloc_r>
 800c156:	6028      	str	r0, [r5, #0]
 800c158:	2800      	cmp	r0, #0
 800c15a:	f040 8086 	bne.w	800c26a <_tzset_unlocked_r+0x192>
 800c15e:	4aa2      	ldr	r2, [pc, #648]	@ (800c3e8 <_tzset_unlocked_r+0x310>)
 800c160:	f8df 8288 	ldr.w	r8, [pc, #648]	@ 800c3ec <_tzset_unlocked_r+0x314>
 800c164:	f8df a278 	ldr.w	sl, [pc, #632]	@ 800c3e0 <_tzset_unlocked_r+0x308>
 800c168:	2300      	movs	r3, #0
 800c16a:	6013      	str	r3, [r2, #0]
 800c16c:	4aa0      	ldr	r2, [pc, #640]	@ (800c3f0 <_tzset_unlocked_r+0x318>)
 800c16e:	f8ca 3000 	str.w	r3, [sl]
 800c172:	2000      	movs	r0, #0
 800c174:	2100      	movs	r1, #0
 800c176:	e9c8 2200 	strd	r2, r2, [r8]
 800c17a:	e9c4 3303 	strd	r3, r3, [r4, #12]
 800c17e:	e9c4 3305 	strd	r3, r3, [r4, #20]
 800c182:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800c186:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 800c18a:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 800c18e:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 800c192:	224a      	movs	r2, #74	@ 0x4a
 800c194:	7222      	strb	r2, [r4, #8]
 800c196:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c198:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 800c19c:	6523      	str	r3, [r4, #80]	@ 0x50
 800c19e:	7833      	ldrb	r3, [r6, #0]
 800c1a0:	2b3a      	cmp	r3, #58	@ 0x3a
 800c1a2:	bf08      	it	eq
 800c1a4:	3601      	addeq	r6, #1
 800c1a6:	7833      	ldrb	r3, [r6, #0]
 800c1a8:	2b3c      	cmp	r3, #60	@ 0x3c
 800c1aa:	d162      	bne.n	800c272 <_tzset_unlocked_r+0x19a>
 800c1ac:	1c75      	adds	r5, r6, #1
 800c1ae:	4a91      	ldr	r2, [pc, #580]	@ (800c3f4 <_tzset_unlocked_r+0x31c>)
 800c1b0:	4991      	ldr	r1, [pc, #580]	@ (800c3f8 <_tzset_unlocked_r+0x320>)
 800c1b2:	ab0a      	add	r3, sp, #40	@ 0x28
 800c1b4:	4628      	mov	r0, r5
 800c1b6:	f7ff fb41 	bl	800b83c <siscanf>
 800c1ba:	2800      	cmp	r0, #0
 800c1bc:	ddba      	ble.n	800c134 <_tzset_unlocked_r+0x5c>
 800c1be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1c0:	1eda      	subs	r2, r3, #3
 800c1c2:	2a07      	cmp	r2, #7
 800c1c4:	d8b6      	bhi.n	800c134 <_tzset_unlocked_r+0x5c>
 800c1c6:	5ceb      	ldrb	r3, [r5, r3]
 800c1c8:	2b3e      	cmp	r3, #62	@ 0x3e
 800c1ca:	d1b3      	bne.n	800c134 <_tzset_unlocked_r+0x5c>
 800c1cc:	3602      	adds	r6, #2
 800c1ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1d0:	18f5      	adds	r5, r6, r3
 800c1d2:	5cf3      	ldrb	r3, [r6, r3]
 800c1d4:	2b2d      	cmp	r3, #45	@ 0x2d
 800c1d6:	d15a      	bne.n	800c28e <_tzset_unlocked_r+0x1b6>
 800c1d8:	3501      	adds	r5, #1
 800c1da:	f04f 39ff 	mov.w	r9, #4294967295
 800c1de:	2300      	movs	r3, #0
 800c1e0:	f8ad 301e 	strh.w	r3, [sp, #30]
 800c1e4:	f8ad 3020 	strh.w	r3, [sp, #32]
 800c1e8:	af08      	add	r7, sp, #32
 800c1ea:	ab0a      	add	r3, sp, #40	@ 0x28
 800c1ec:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800c1f0:	9303      	str	r3, [sp, #12]
 800c1f2:	f10d 031e 	add.w	r3, sp, #30
 800c1f6:	9300      	str	r3, [sp, #0]
 800c1f8:	4980      	ldr	r1, [pc, #512]	@ (800c3fc <_tzset_unlocked_r+0x324>)
 800c1fa:	ab0a      	add	r3, sp, #40	@ 0x28
 800c1fc:	aa07      	add	r2, sp, #28
 800c1fe:	4628      	mov	r0, r5
 800c200:	f7ff fb1c 	bl	800b83c <siscanf>
 800c204:	2800      	cmp	r0, #0
 800c206:	dd95      	ble.n	800c134 <_tzset_unlocked_r+0x5c>
 800c208:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800c20c:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800c210:	223c      	movs	r2, #60	@ 0x3c
 800c212:	fb02 6603 	mla	r6, r2, r3, r6
 800c216:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 800c21a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 800c21e:	fb02 6603 	mla	r6, r2, r3, r6
 800c222:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c224:	fb09 f606 	mul.w	r6, r9, r6
 800c228:	eb05 0903 	add.w	r9, r5, r3
 800c22c:	5ceb      	ldrb	r3, [r5, r3]
 800c22e:	2b3c      	cmp	r3, #60	@ 0x3c
 800c230:	f040 80ee 	bne.w	800c410 <_tzset_unlocked_r+0x338>
 800c234:	f109 0501 	add.w	r5, r9, #1
 800c238:	4a71      	ldr	r2, [pc, #452]	@ (800c400 <_tzset_unlocked_r+0x328>)
 800c23a:	496f      	ldr	r1, [pc, #444]	@ (800c3f8 <_tzset_unlocked_r+0x320>)
 800c23c:	ab0a      	add	r3, sp, #40	@ 0x28
 800c23e:	4628      	mov	r0, r5
 800c240:	f7ff fafc 	bl	800b83c <siscanf>
 800c244:	2800      	cmp	r0, #0
 800c246:	dc28      	bgt.n	800c29a <_tzset_unlocked_r+0x1c2>
 800c248:	f899 3001 	ldrb.w	r3, [r9, #1]
 800c24c:	2b3e      	cmp	r3, #62	@ 0x3e
 800c24e:	d124      	bne.n	800c29a <_tzset_unlocked_r+0x1c2>
 800c250:	4b68      	ldr	r3, [pc, #416]	@ (800c3f4 <_tzset_unlocked_r+0x31c>)
 800c252:	62a6      	str	r6, [r4, #40]	@ 0x28
 800c254:	e9c8 3300 	strd	r3, r3, [r8]
 800c258:	f8ca 6000 	str.w	r6, [sl]
 800c25c:	e76a      	b.n	800c134 <_tzset_unlocked_r+0x5c>
 800c25e:	f7f3 ffb7 	bl	80001d0 <strcmp>
 800c262:	2800      	cmp	r0, #0
 800c264:	f47f af6d 	bne.w	800c142 <_tzset_unlocked_r+0x6a>
 800c268:	e764      	b.n	800c134 <_tzset_unlocked_r+0x5c>
 800c26a:	4631      	mov	r1, r6
 800c26c:	f000 f9da 	bl	800c624 <strcpy>
 800c270:	e775      	b.n	800c15e <_tzset_unlocked_r+0x86>
 800c272:	4a60      	ldr	r2, [pc, #384]	@ (800c3f4 <_tzset_unlocked_r+0x31c>)
 800c274:	4963      	ldr	r1, [pc, #396]	@ (800c404 <_tzset_unlocked_r+0x32c>)
 800c276:	ab0a      	add	r3, sp, #40	@ 0x28
 800c278:	4630      	mov	r0, r6
 800c27a:	f7ff fadf 	bl	800b83c <siscanf>
 800c27e:	2800      	cmp	r0, #0
 800c280:	f77f af58 	ble.w	800c134 <_tzset_unlocked_r+0x5c>
 800c284:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c286:	3b03      	subs	r3, #3
 800c288:	2b07      	cmp	r3, #7
 800c28a:	d9a0      	bls.n	800c1ce <_tzset_unlocked_r+0xf6>
 800c28c:	e752      	b.n	800c134 <_tzset_unlocked_r+0x5c>
 800c28e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c290:	bf08      	it	eq
 800c292:	3501      	addeq	r5, #1
 800c294:	f04f 0901 	mov.w	r9, #1
 800c298:	e7a1      	b.n	800c1de <_tzset_unlocked_r+0x106>
 800c29a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c29c:	1eda      	subs	r2, r3, #3
 800c29e:	2a07      	cmp	r2, #7
 800c2a0:	f63f af48 	bhi.w	800c134 <_tzset_unlocked_r+0x5c>
 800c2a4:	5ceb      	ldrb	r3, [r5, r3]
 800c2a6:	2b3e      	cmp	r3, #62	@ 0x3e
 800c2a8:	f47f af44 	bne.w	800c134 <_tzset_unlocked_r+0x5c>
 800c2ac:	f109 0902 	add.w	r9, r9, #2
 800c2b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2b2:	eb09 0503 	add.w	r5, r9, r3
 800c2b6:	f819 3003 	ldrb.w	r3, [r9, r3]
 800c2ba:	2b2d      	cmp	r3, #45	@ 0x2d
 800c2bc:	f040 80b7 	bne.w	800c42e <_tzset_unlocked_r+0x356>
 800c2c0:	3501      	adds	r5, #1
 800c2c2:	f04f 39ff 	mov.w	r9, #4294967295
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	f8ad 301c 	strh.w	r3, [sp, #28]
 800c2cc:	f8ad 301e 	strh.w	r3, [sp, #30]
 800c2d0:	f8ad 3020 	strh.w	r3, [sp, #32]
 800c2d4:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2d6:	ab0a      	add	r3, sp, #40	@ 0x28
 800c2d8:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800c2dc:	9301      	str	r3, [sp, #4]
 800c2de:	f10d 031e 	add.w	r3, sp, #30
 800c2e2:	9300      	str	r3, [sp, #0]
 800c2e4:	4945      	ldr	r1, [pc, #276]	@ (800c3fc <_tzset_unlocked_r+0x324>)
 800c2e6:	ab0a      	add	r3, sp, #40	@ 0x28
 800c2e8:	aa07      	add	r2, sp, #28
 800c2ea:	4628      	mov	r0, r5
 800c2ec:	f7ff faa6 	bl	800b83c <siscanf>
 800c2f0:	2800      	cmp	r0, #0
 800c2f2:	f300 80a2 	bgt.w	800c43a <_tzset_unlocked_r+0x362>
 800c2f6:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 800c2fa:	9304      	str	r3, [sp, #16]
 800c2fc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2fe:	4627      	mov	r7, r4
 800c300:	441d      	add	r5, r3
 800c302:	f04f 0b00 	mov.w	fp, #0
 800c306:	782b      	ldrb	r3, [r5, #0]
 800c308:	2b2c      	cmp	r3, #44	@ 0x2c
 800c30a:	bf08      	it	eq
 800c30c:	3501      	addeq	r5, #1
 800c30e:	f895 9000 	ldrb.w	r9, [r5]
 800c312:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 800c316:	f040 80a3 	bne.w	800c460 <_tzset_unlocked_r+0x388>
 800c31a:	ab0a      	add	r3, sp, #40	@ 0x28
 800c31c:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 800c320:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c324:	aa09      	add	r2, sp, #36	@ 0x24
 800c326:	9200      	str	r2, [sp, #0]
 800c328:	4937      	ldr	r1, [pc, #220]	@ (800c408 <_tzset_unlocked_r+0x330>)
 800c32a:	9303      	str	r3, [sp, #12]
 800c32c:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 800c330:	4628      	mov	r0, r5
 800c332:	f7ff fa83 	bl	800b83c <siscanf>
 800c336:	2803      	cmp	r0, #3
 800c338:	f47f aefc 	bne.w	800c134 <_tzset_unlocked_r+0x5c>
 800c33c:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 800c340:	1e4b      	subs	r3, r1, #1
 800c342:	2b0b      	cmp	r3, #11
 800c344:	f63f aef6 	bhi.w	800c134 <_tzset_unlocked_r+0x5c>
 800c348:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800c34c:	1e53      	subs	r3, r2, #1
 800c34e:	2b04      	cmp	r3, #4
 800c350:	f63f aef0 	bhi.w	800c134 <_tzset_unlocked_r+0x5c>
 800c354:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 800c358:	2b06      	cmp	r3, #6
 800c35a:	f63f aeeb 	bhi.w	800c134 <_tzset_unlocked_r+0x5c>
 800c35e:	e9c7 1203 	strd	r1, r2, [r7, #12]
 800c362:	f887 9008 	strb.w	r9, [r7, #8]
 800c366:	617b      	str	r3, [r7, #20]
 800c368:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c36a:	eb05 0903 	add.w	r9, r5, r3
 800c36e:	2500      	movs	r5, #0
 800c370:	f04f 0302 	mov.w	r3, #2
 800c374:	f8ad 301c 	strh.w	r3, [sp, #28]
 800c378:	f8ad 501e 	strh.w	r5, [sp, #30]
 800c37c:	f8ad 5020 	strh.w	r5, [sp, #32]
 800c380:	950a      	str	r5, [sp, #40]	@ 0x28
 800c382:	f899 3000 	ldrb.w	r3, [r9]
 800c386:	2b2f      	cmp	r3, #47	@ 0x2f
 800c388:	f040 8096 	bne.w	800c4b8 <_tzset_unlocked_r+0x3e0>
 800c38c:	ab0a      	add	r3, sp, #40	@ 0x28
 800c38e:	aa08      	add	r2, sp, #32
 800c390:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c394:	f10d 021e 	add.w	r2, sp, #30
 800c398:	9200      	str	r2, [sp, #0]
 800c39a:	491c      	ldr	r1, [pc, #112]	@ (800c40c <_tzset_unlocked_r+0x334>)
 800c39c:	9303      	str	r3, [sp, #12]
 800c39e:	aa07      	add	r2, sp, #28
 800c3a0:	4648      	mov	r0, r9
 800c3a2:	f7ff fa4b 	bl	800b83c <siscanf>
 800c3a6:	42a8      	cmp	r0, r5
 800c3a8:	f300 8086 	bgt.w	800c4b8 <_tzset_unlocked_r+0x3e0>
 800c3ac:	214a      	movs	r1, #74	@ 0x4a
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	e9c4 5503 	strd	r5, r5, [r4, #12]
 800c3b6:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800c3ba:	e9c4 2308 	strd	r2, r3, [r4, #32]
 800c3be:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800c3c2:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 800c3c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 800c3ca:	7221      	strb	r1, [r4, #8]
 800c3cc:	62a5      	str	r5, [r4, #40]	@ 0x28
 800c3ce:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800c3d2:	6525      	str	r5, [r4, #80]	@ 0x50
 800c3d4:	e6ae      	b.n	800c134 <_tzset_unlocked_r+0x5c>
 800c3d6:	bf00      	nop
 800c3d8:	08011bf8 	.word	0x08011bf8
 800c3dc:	20009820 	.word	0x20009820
 800c3e0:	2000983c 	.word	0x2000983c
 800c3e4:	08011bfb 	.word	0x08011bfb
 800c3e8:	20009840 	.word	0x20009840
 800c3ec:	2000002c 	.word	0x2000002c
 800c3f0:	08010a1b 	.word	0x08010a1b
 800c3f4:	20009830 	.word	0x20009830
 800c3f8:	08011bff 	.word	0x08011bff
 800c3fc:	08011c34 	.word	0x08011c34
 800c400:	20009824 	.word	0x20009824
 800c404:	08011c12 	.word	0x08011c12
 800c408:	08011c20 	.word	0x08011c20
 800c40c:	08011c33 	.word	0x08011c33
 800c410:	4a3e      	ldr	r2, [pc, #248]	@ (800c50c <_tzset_unlocked_r+0x434>)
 800c412:	493f      	ldr	r1, [pc, #252]	@ (800c510 <_tzset_unlocked_r+0x438>)
 800c414:	ab0a      	add	r3, sp, #40	@ 0x28
 800c416:	4648      	mov	r0, r9
 800c418:	f7ff fa10 	bl	800b83c <siscanf>
 800c41c:	2800      	cmp	r0, #0
 800c41e:	f77f af17 	ble.w	800c250 <_tzset_unlocked_r+0x178>
 800c422:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c424:	3b03      	subs	r3, #3
 800c426:	2b07      	cmp	r3, #7
 800c428:	f67f af42 	bls.w	800c2b0 <_tzset_unlocked_r+0x1d8>
 800c42c:	e682      	b.n	800c134 <_tzset_unlocked_r+0x5c>
 800c42e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c430:	bf08      	it	eq
 800c432:	3501      	addeq	r5, #1
 800c434:	f04f 0901 	mov.w	r9, #1
 800c438:	e745      	b.n	800c2c6 <_tzset_unlocked_r+0x1ee>
 800c43a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800c43e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800c442:	213c      	movs	r1, #60	@ 0x3c
 800c444:	fb01 3302 	mla	r3, r1, r2, r3
 800c448:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800c44c:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800c450:	fb01 3302 	mla	r3, r1, r2, r3
 800c454:	fb09 f303 	mul.w	r3, r9, r3
 800c458:	e74f      	b.n	800c2fa <_tzset_unlocked_r+0x222>
 800c45a:	f04f 0b01 	mov.w	fp, #1
 800c45e:	e752      	b.n	800c306 <_tzset_unlocked_r+0x22e>
 800c460:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 800c464:	bf06      	itte	eq
 800c466:	3501      	addeq	r5, #1
 800c468:	464b      	moveq	r3, r9
 800c46a:	2344      	movne	r3, #68	@ 0x44
 800c46c:	220a      	movs	r2, #10
 800c46e:	a90b      	add	r1, sp, #44	@ 0x2c
 800c470:	4628      	mov	r0, r5
 800c472:	9305      	str	r3, [sp, #20]
 800c474:	f002 f84c 	bl	800e510 <strtoul>
 800c478:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 800c47c:	9b05      	ldr	r3, [sp, #20]
 800c47e:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 800c482:	45a9      	cmp	r9, r5
 800c484:	d114      	bne.n	800c4b0 <_tzset_unlocked_r+0x3d8>
 800c486:	234d      	movs	r3, #77	@ 0x4d
 800c488:	f1bb 0f00 	cmp.w	fp, #0
 800c48c:	d107      	bne.n	800c49e <_tzset_unlocked_r+0x3c6>
 800c48e:	7223      	strb	r3, [r4, #8]
 800c490:	2103      	movs	r1, #3
 800c492:	2302      	movs	r3, #2
 800c494:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800c498:	f8c4 b014 	str.w	fp, [r4, #20]
 800c49c:	e767      	b.n	800c36e <_tzset_unlocked_r+0x296>
 800c49e:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 800c4a2:	220b      	movs	r2, #11
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800c4ae:	e75e      	b.n	800c36e <_tzset_unlocked_r+0x296>
 800c4b0:	b280      	uxth	r0, r0
 800c4b2:	723b      	strb	r3, [r7, #8]
 800c4b4:	6178      	str	r0, [r7, #20]
 800c4b6:	e75a      	b.n	800c36e <_tzset_unlocked_r+0x296>
 800c4b8:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800c4bc:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 800c4c0:	213c      	movs	r1, #60	@ 0x3c
 800c4c2:	fb01 3302 	mla	r3, r1, r2, r3
 800c4c6:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 800c4ca:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800c4ce:	fb01 3302 	mla	r3, r1, r2, r3
 800c4d2:	61bb      	str	r3, [r7, #24]
 800c4d4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800c4d6:	3728      	adds	r7, #40	@ 0x28
 800c4d8:	444d      	add	r5, r9
 800c4da:	f1bb 0f00 	cmp.w	fp, #0
 800c4de:	d0bc      	beq.n	800c45a <_tzset_unlocked_r+0x382>
 800c4e0:	9b04      	ldr	r3, [sp, #16]
 800c4e2:	6523      	str	r3, [r4, #80]	@ 0x50
 800c4e4:	4b0b      	ldr	r3, [pc, #44]	@ (800c514 <_tzset_unlocked_r+0x43c>)
 800c4e6:	f8c8 3000 	str.w	r3, [r8]
 800c4ea:	6860      	ldr	r0, [r4, #4]
 800c4ec:	4b07      	ldr	r3, [pc, #28]	@ (800c50c <_tzset_unlocked_r+0x434>)
 800c4ee:	62a6      	str	r6, [r4, #40]	@ 0x28
 800c4f0:	f8c8 3004 	str.w	r3, [r8, #4]
 800c4f4:	f7ff fd34 	bl	800bf60 <__tzcalc_limits>
 800c4f8:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800c4fa:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800c4fc:	f8ca 2000 	str.w	r2, [sl]
 800c500:	1a9b      	subs	r3, r3, r2
 800c502:	4a05      	ldr	r2, [pc, #20]	@ (800c518 <_tzset_unlocked_r+0x440>)
 800c504:	bf18      	it	ne
 800c506:	2301      	movne	r3, #1
 800c508:	6013      	str	r3, [r2, #0]
 800c50a:	e613      	b.n	800c134 <_tzset_unlocked_r+0x5c>
 800c50c:	20009824 	.word	0x20009824
 800c510:	08011c12 	.word	0x08011c12
 800c514:	20009830 	.word	0x20009830
 800c518:	20009840 	.word	0x20009840

0800c51c <_localeconv_r>:
 800c51c:	4800      	ldr	r0, [pc, #0]	@ (800c520 <_localeconv_r+0x4>)
 800c51e:	4770      	bx	lr
 800c520:	20000124 	.word	0x20000124

0800c524 <_close_r>:
 800c524:	b538      	push	{r3, r4, r5, lr}
 800c526:	4d06      	ldr	r5, [pc, #24]	@ (800c540 <_close_r+0x1c>)
 800c528:	2300      	movs	r3, #0
 800c52a:	4604      	mov	r4, r0
 800c52c:	4608      	mov	r0, r1
 800c52e:	602b      	str	r3, [r5, #0]
 800c530:	f7f8 faee 	bl	8004b10 <_close>
 800c534:	1c43      	adds	r3, r0, #1
 800c536:	d102      	bne.n	800c53e <_close_r+0x1a>
 800c538:	682b      	ldr	r3, [r5, #0]
 800c53a:	b103      	cbz	r3, 800c53e <_close_r+0x1a>
 800c53c:	6023      	str	r3, [r4, #0]
 800c53e:	bd38      	pop	{r3, r4, r5, pc}
 800c540:	20009844 	.word	0x20009844

0800c544 <_lseek_r>:
 800c544:	b538      	push	{r3, r4, r5, lr}
 800c546:	4d07      	ldr	r5, [pc, #28]	@ (800c564 <_lseek_r+0x20>)
 800c548:	4604      	mov	r4, r0
 800c54a:	4608      	mov	r0, r1
 800c54c:	4611      	mov	r1, r2
 800c54e:	2200      	movs	r2, #0
 800c550:	602a      	str	r2, [r5, #0]
 800c552:	461a      	mov	r2, r3
 800c554:	f7f8 fae6 	bl	8004b24 <_lseek>
 800c558:	1c43      	adds	r3, r0, #1
 800c55a:	d102      	bne.n	800c562 <_lseek_r+0x1e>
 800c55c:	682b      	ldr	r3, [r5, #0]
 800c55e:	b103      	cbz	r3, 800c562 <_lseek_r+0x1e>
 800c560:	6023      	str	r3, [r4, #0]
 800c562:	bd38      	pop	{r3, r4, r5, pc}
 800c564:	20009844 	.word	0x20009844

0800c568 <_read_r>:
 800c568:	b538      	push	{r3, r4, r5, lr}
 800c56a:	4d07      	ldr	r5, [pc, #28]	@ (800c588 <_read_r+0x20>)
 800c56c:	4604      	mov	r4, r0
 800c56e:	4608      	mov	r0, r1
 800c570:	4611      	mov	r1, r2
 800c572:	2200      	movs	r2, #0
 800c574:	602a      	str	r2, [r5, #0]
 800c576:	461a      	mov	r2, r3
 800c578:	f7f8 faae 	bl	8004ad8 <_read>
 800c57c:	1c43      	adds	r3, r0, #1
 800c57e:	d102      	bne.n	800c586 <_read_r+0x1e>
 800c580:	682b      	ldr	r3, [r5, #0]
 800c582:	b103      	cbz	r3, 800c586 <_read_r+0x1e>
 800c584:	6023      	str	r3, [r4, #0]
 800c586:	bd38      	pop	{r3, r4, r5, pc}
 800c588:	20009844 	.word	0x20009844

0800c58c <_sbrk_r>:
 800c58c:	b538      	push	{r3, r4, r5, lr}
 800c58e:	4d06      	ldr	r5, [pc, #24]	@ (800c5a8 <_sbrk_r+0x1c>)
 800c590:	2300      	movs	r3, #0
 800c592:	4604      	mov	r4, r0
 800c594:	4608      	mov	r0, r1
 800c596:	602b      	str	r3, [r5, #0]
 800c598:	f7f8 fac6 	bl	8004b28 <_sbrk>
 800c59c:	1c43      	adds	r3, r0, #1
 800c59e:	d102      	bne.n	800c5a6 <_sbrk_r+0x1a>
 800c5a0:	682b      	ldr	r3, [r5, #0]
 800c5a2:	b103      	cbz	r3, 800c5a6 <_sbrk_r+0x1a>
 800c5a4:	6023      	str	r3, [r4, #0]
 800c5a6:	bd38      	pop	{r3, r4, r5, pc}
 800c5a8:	20009844 	.word	0x20009844

0800c5ac <_write_r>:
 800c5ac:	b538      	push	{r3, r4, r5, lr}
 800c5ae:	4d07      	ldr	r5, [pc, #28]	@ (800c5cc <_write_r+0x20>)
 800c5b0:	4604      	mov	r4, r0
 800c5b2:	4608      	mov	r0, r1
 800c5b4:	4611      	mov	r1, r2
 800c5b6:	2200      	movs	r2, #0
 800c5b8:	602a      	str	r2, [r5, #0]
 800c5ba:	461a      	mov	r2, r3
 800c5bc:	f7f8 fa9a 	bl	8004af4 <_write>
 800c5c0:	1c43      	adds	r3, r0, #1
 800c5c2:	d102      	bne.n	800c5ca <_write_r+0x1e>
 800c5c4:	682b      	ldr	r3, [r5, #0]
 800c5c6:	b103      	cbz	r3, 800c5ca <_write_r+0x1e>
 800c5c8:	6023      	str	r3, [r4, #0]
 800c5ca:	bd38      	pop	{r3, r4, r5, pc}
 800c5cc:	20009844 	.word	0x20009844

0800c5d0 <__errno>:
 800c5d0:	4b01      	ldr	r3, [pc, #4]	@ (800c5d8 <__errno+0x8>)
 800c5d2:	6818      	ldr	r0, [r3, #0]
 800c5d4:	4770      	bx	lr
 800c5d6:	bf00      	nop
 800c5d8:	200001a0 	.word	0x200001a0

0800c5dc <__libc_init_array>:
 800c5dc:	b570      	push	{r4, r5, r6, lr}
 800c5de:	4d0d      	ldr	r5, [pc, #52]	@ (800c614 <__libc_init_array+0x38>)
 800c5e0:	4c0d      	ldr	r4, [pc, #52]	@ (800c618 <__libc_init_array+0x3c>)
 800c5e2:	1b64      	subs	r4, r4, r5
 800c5e4:	10a4      	asrs	r4, r4, #2
 800c5e6:	2600      	movs	r6, #0
 800c5e8:	42a6      	cmp	r6, r4
 800c5ea:	d109      	bne.n	800c600 <__libc_init_array+0x24>
 800c5ec:	4d0b      	ldr	r5, [pc, #44]	@ (800c61c <__libc_init_array+0x40>)
 800c5ee:	4c0c      	ldr	r4, [pc, #48]	@ (800c620 <__libc_init_array+0x44>)
 800c5f0:	f003 f8c4 	bl	800f77c <_init>
 800c5f4:	1b64      	subs	r4, r4, r5
 800c5f6:	10a4      	asrs	r4, r4, #2
 800c5f8:	2600      	movs	r6, #0
 800c5fa:	42a6      	cmp	r6, r4
 800c5fc:	d105      	bne.n	800c60a <__libc_init_array+0x2e>
 800c5fe:	bd70      	pop	{r4, r5, r6, pc}
 800c600:	f855 3b04 	ldr.w	r3, [r5], #4
 800c604:	4798      	blx	r3
 800c606:	3601      	adds	r6, #1
 800c608:	e7ee      	b.n	800c5e8 <__libc_init_array+0xc>
 800c60a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c60e:	4798      	blx	r3
 800c610:	3601      	adds	r6, #1
 800c612:	e7f2      	b.n	800c5fa <__libc_init_array+0x1e>
 800c614:	08011f60 	.word	0x08011f60
 800c618:	08011f60 	.word	0x08011f60
 800c61c:	08011f60 	.word	0x08011f60
 800c620:	08011f64 	.word	0x08011f64

0800c624 <strcpy>:
 800c624:	4603      	mov	r3, r0
 800c626:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c62a:	f803 2b01 	strb.w	r2, [r3], #1
 800c62e:	2a00      	cmp	r2, #0
 800c630:	d1f9      	bne.n	800c626 <strcpy+0x2>
 800c632:	4770      	bx	lr

0800c634 <memcpy>:
 800c634:	440a      	add	r2, r1
 800c636:	4291      	cmp	r1, r2
 800c638:	f100 33ff 	add.w	r3, r0, #4294967295
 800c63c:	d100      	bne.n	800c640 <memcpy+0xc>
 800c63e:	4770      	bx	lr
 800c640:	b510      	push	{r4, lr}
 800c642:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c646:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c64a:	4291      	cmp	r1, r2
 800c64c:	d1f9      	bne.n	800c642 <memcpy+0xe>
 800c64e:	bd10      	pop	{r4, pc}

0800c650 <nan>:
 800c650:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c658 <nan+0x8>
 800c654:	4770      	bx	lr
 800c656:	bf00      	nop
 800c658:	00000000 	.word	0x00000000
 800c65c:	7ff80000 	.word	0x7ff80000

0800c660 <nanf>:
 800c660:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800c668 <nanf+0x8>
 800c664:	4770      	bx	lr
 800c666:	bf00      	nop
 800c668:	7fc00000 	.word	0x7fc00000

0800c66c <div>:
 800c66c:	b510      	push	{r4, lr}
 800c66e:	fb91 f4f2 	sdiv	r4, r1, r2
 800c672:	fb02 1114 	mls	r1, r2, r4, r1
 800c676:	6004      	str	r4, [r0, #0]
 800c678:	6041      	str	r1, [r0, #4]
 800c67a:	bd10      	pop	{r4, pc}

0800c67c <quorem>:
 800c67c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c680:	6903      	ldr	r3, [r0, #16]
 800c682:	690c      	ldr	r4, [r1, #16]
 800c684:	42a3      	cmp	r3, r4
 800c686:	4607      	mov	r7, r0
 800c688:	db7e      	blt.n	800c788 <quorem+0x10c>
 800c68a:	3c01      	subs	r4, #1
 800c68c:	f101 0814 	add.w	r8, r1, #20
 800c690:	00a3      	lsls	r3, r4, #2
 800c692:	f100 0514 	add.w	r5, r0, #20
 800c696:	9300      	str	r3, [sp, #0]
 800c698:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c69c:	9301      	str	r3, [sp, #4]
 800c69e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c6a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c6a6:	3301      	adds	r3, #1
 800c6a8:	429a      	cmp	r2, r3
 800c6aa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c6ae:	fbb2 f6f3 	udiv	r6, r2, r3
 800c6b2:	d32e      	bcc.n	800c712 <quorem+0x96>
 800c6b4:	f04f 0a00 	mov.w	sl, #0
 800c6b8:	46c4      	mov	ip, r8
 800c6ba:	46ae      	mov	lr, r5
 800c6bc:	46d3      	mov	fp, sl
 800c6be:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c6c2:	b298      	uxth	r0, r3
 800c6c4:	fb06 a000 	mla	r0, r6, r0, sl
 800c6c8:	0c02      	lsrs	r2, r0, #16
 800c6ca:	0c1b      	lsrs	r3, r3, #16
 800c6cc:	fb06 2303 	mla	r3, r6, r3, r2
 800c6d0:	f8de 2000 	ldr.w	r2, [lr]
 800c6d4:	b280      	uxth	r0, r0
 800c6d6:	b292      	uxth	r2, r2
 800c6d8:	1a12      	subs	r2, r2, r0
 800c6da:	445a      	add	r2, fp
 800c6dc:	f8de 0000 	ldr.w	r0, [lr]
 800c6e0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c6e4:	b29b      	uxth	r3, r3
 800c6e6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c6ea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c6ee:	b292      	uxth	r2, r2
 800c6f0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c6f4:	45e1      	cmp	r9, ip
 800c6f6:	f84e 2b04 	str.w	r2, [lr], #4
 800c6fa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c6fe:	d2de      	bcs.n	800c6be <quorem+0x42>
 800c700:	9b00      	ldr	r3, [sp, #0]
 800c702:	58eb      	ldr	r3, [r5, r3]
 800c704:	b92b      	cbnz	r3, 800c712 <quorem+0x96>
 800c706:	9b01      	ldr	r3, [sp, #4]
 800c708:	3b04      	subs	r3, #4
 800c70a:	429d      	cmp	r5, r3
 800c70c:	461a      	mov	r2, r3
 800c70e:	d32f      	bcc.n	800c770 <quorem+0xf4>
 800c710:	613c      	str	r4, [r7, #16]
 800c712:	4638      	mov	r0, r7
 800c714:	f001 fc9e 	bl	800e054 <__mcmp>
 800c718:	2800      	cmp	r0, #0
 800c71a:	db25      	blt.n	800c768 <quorem+0xec>
 800c71c:	4629      	mov	r1, r5
 800c71e:	2000      	movs	r0, #0
 800c720:	f858 2b04 	ldr.w	r2, [r8], #4
 800c724:	f8d1 c000 	ldr.w	ip, [r1]
 800c728:	fa1f fe82 	uxth.w	lr, r2
 800c72c:	fa1f f38c 	uxth.w	r3, ip
 800c730:	eba3 030e 	sub.w	r3, r3, lr
 800c734:	4403      	add	r3, r0
 800c736:	0c12      	lsrs	r2, r2, #16
 800c738:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c73c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c740:	b29b      	uxth	r3, r3
 800c742:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c746:	45c1      	cmp	r9, r8
 800c748:	f841 3b04 	str.w	r3, [r1], #4
 800c74c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c750:	d2e6      	bcs.n	800c720 <quorem+0xa4>
 800c752:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c756:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c75a:	b922      	cbnz	r2, 800c766 <quorem+0xea>
 800c75c:	3b04      	subs	r3, #4
 800c75e:	429d      	cmp	r5, r3
 800c760:	461a      	mov	r2, r3
 800c762:	d30b      	bcc.n	800c77c <quorem+0x100>
 800c764:	613c      	str	r4, [r7, #16]
 800c766:	3601      	adds	r6, #1
 800c768:	4630      	mov	r0, r6
 800c76a:	b003      	add	sp, #12
 800c76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c770:	6812      	ldr	r2, [r2, #0]
 800c772:	3b04      	subs	r3, #4
 800c774:	2a00      	cmp	r2, #0
 800c776:	d1cb      	bne.n	800c710 <quorem+0x94>
 800c778:	3c01      	subs	r4, #1
 800c77a:	e7c6      	b.n	800c70a <quorem+0x8e>
 800c77c:	6812      	ldr	r2, [r2, #0]
 800c77e:	3b04      	subs	r3, #4
 800c780:	2a00      	cmp	r2, #0
 800c782:	d1ef      	bne.n	800c764 <quorem+0xe8>
 800c784:	3c01      	subs	r4, #1
 800c786:	e7ea      	b.n	800c75e <quorem+0xe2>
 800c788:	2000      	movs	r0, #0
 800c78a:	e7ee      	b.n	800c76a <quorem+0xee>
 800c78c:	0000      	movs	r0, r0
	...

0800c790 <_dtoa_r>:
 800c790:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c794:	69c7      	ldr	r7, [r0, #28]
 800c796:	b099      	sub	sp, #100	@ 0x64
 800c798:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c79c:	ec55 4b10 	vmov	r4, r5, d0
 800c7a0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c7a2:	9109      	str	r1, [sp, #36]	@ 0x24
 800c7a4:	4683      	mov	fp, r0
 800c7a6:	920e      	str	r2, [sp, #56]	@ 0x38
 800c7a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c7aa:	b97f      	cbnz	r7, 800c7cc <_dtoa_r+0x3c>
 800c7ac:	2010      	movs	r0, #16
 800c7ae:	f7fd f975 	bl	8009a9c <malloc>
 800c7b2:	4602      	mov	r2, r0
 800c7b4:	f8cb 001c 	str.w	r0, [fp, #28]
 800c7b8:	b920      	cbnz	r0, 800c7c4 <_dtoa_r+0x34>
 800c7ba:	4ba7      	ldr	r3, [pc, #668]	@ (800ca58 <_dtoa_r+0x2c8>)
 800c7bc:	21ef      	movs	r1, #239	@ 0xef
 800c7be:	48a7      	ldr	r0, [pc, #668]	@ (800ca5c <_dtoa_r+0x2cc>)
 800c7c0:	f002 fc6c 	bl	800f09c <__assert_func>
 800c7c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c7c8:	6007      	str	r7, [r0, #0]
 800c7ca:	60c7      	str	r7, [r0, #12]
 800c7cc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c7d0:	6819      	ldr	r1, [r3, #0]
 800c7d2:	b159      	cbz	r1, 800c7ec <_dtoa_r+0x5c>
 800c7d4:	685a      	ldr	r2, [r3, #4]
 800c7d6:	604a      	str	r2, [r1, #4]
 800c7d8:	2301      	movs	r3, #1
 800c7da:	4093      	lsls	r3, r2
 800c7dc:	608b      	str	r3, [r1, #8]
 800c7de:	4658      	mov	r0, fp
 800c7e0:	f001 f9b4 	bl	800db4c <_Bfree>
 800c7e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c7e8:	2200      	movs	r2, #0
 800c7ea:	601a      	str	r2, [r3, #0]
 800c7ec:	1e2b      	subs	r3, r5, #0
 800c7ee:	bfb9      	ittee	lt
 800c7f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c7f4:	9303      	strlt	r3, [sp, #12]
 800c7f6:	2300      	movge	r3, #0
 800c7f8:	6033      	strge	r3, [r6, #0]
 800c7fa:	9f03      	ldr	r7, [sp, #12]
 800c7fc:	4b98      	ldr	r3, [pc, #608]	@ (800ca60 <_dtoa_r+0x2d0>)
 800c7fe:	bfbc      	itt	lt
 800c800:	2201      	movlt	r2, #1
 800c802:	6032      	strlt	r2, [r6, #0]
 800c804:	43bb      	bics	r3, r7
 800c806:	d112      	bne.n	800c82e <_dtoa_r+0x9e>
 800c808:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c80a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c80e:	6013      	str	r3, [r2, #0]
 800c810:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c814:	4323      	orrs	r3, r4
 800c816:	f000 854d 	beq.w	800d2b4 <_dtoa_r+0xb24>
 800c81a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c81c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800ca74 <_dtoa_r+0x2e4>
 800c820:	2b00      	cmp	r3, #0
 800c822:	f000 854f 	beq.w	800d2c4 <_dtoa_r+0xb34>
 800c826:	f10a 0303 	add.w	r3, sl, #3
 800c82a:	f000 bd49 	b.w	800d2c0 <_dtoa_r+0xb30>
 800c82e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c832:	2200      	movs	r2, #0
 800c834:	ec51 0b17 	vmov	r0, r1, d7
 800c838:	2300      	movs	r3, #0
 800c83a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800c83e:	f7f4 f953 	bl	8000ae8 <__aeabi_dcmpeq>
 800c842:	4680      	mov	r8, r0
 800c844:	b158      	cbz	r0, 800c85e <_dtoa_r+0xce>
 800c846:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c848:	2301      	movs	r3, #1
 800c84a:	6013      	str	r3, [r2, #0]
 800c84c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c84e:	b113      	cbz	r3, 800c856 <_dtoa_r+0xc6>
 800c850:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c852:	4b84      	ldr	r3, [pc, #528]	@ (800ca64 <_dtoa_r+0x2d4>)
 800c854:	6013      	str	r3, [r2, #0]
 800c856:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800ca78 <_dtoa_r+0x2e8>
 800c85a:	f000 bd33 	b.w	800d2c4 <_dtoa_r+0xb34>
 800c85e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c862:	aa16      	add	r2, sp, #88	@ 0x58
 800c864:	a917      	add	r1, sp, #92	@ 0x5c
 800c866:	4658      	mov	r0, fp
 800c868:	f001 fd14 	bl	800e294 <__d2b>
 800c86c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c870:	4681      	mov	r9, r0
 800c872:	2e00      	cmp	r6, #0
 800c874:	d077      	beq.n	800c966 <_dtoa_r+0x1d6>
 800c876:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c878:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800c87c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c880:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c884:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c888:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c88c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c890:	4619      	mov	r1, r3
 800c892:	2200      	movs	r2, #0
 800c894:	4b74      	ldr	r3, [pc, #464]	@ (800ca68 <_dtoa_r+0x2d8>)
 800c896:	f7f3 fd07 	bl	80002a8 <__aeabi_dsub>
 800c89a:	a369      	add	r3, pc, #420	@ (adr r3, 800ca40 <_dtoa_r+0x2b0>)
 800c89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8a0:	f7f3 feba 	bl	8000618 <__aeabi_dmul>
 800c8a4:	a368      	add	r3, pc, #416	@ (adr r3, 800ca48 <_dtoa_r+0x2b8>)
 800c8a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8aa:	f7f3 fcff 	bl	80002ac <__adddf3>
 800c8ae:	4604      	mov	r4, r0
 800c8b0:	4630      	mov	r0, r6
 800c8b2:	460d      	mov	r5, r1
 800c8b4:	f7f3 fe46 	bl	8000544 <__aeabi_i2d>
 800c8b8:	a365      	add	r3, pc, #404	@ (adr r3, 800ca50 <_dtoa_r+0x2c0>)
 800c8ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c8be:	f7f3 feab 	bl	8000618 <__aeabi_dmul>
 800c8c2:	4602      	mov	r2, r0
 800c8c4:	460b      	mov	r3, r1
 800c8c6:	4620      	mov	r0, r4
 800c8c8:	4629      	mov	r1, r5
 800c8ca:	f7f3 fcef 	bl	80002ac <__adddf3>
 800c8ce:	4604      	mov	r4, r0
 800c8d0:	460d      	mov	r5, r1
 800c8d2:	f7f4 f951 	bl	8000b78 <__aeabi_d2iz>
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	4607      	mov	r7, r0
 800c8da:	2300      	movs	r3, #0
 800c8dc:	4620      	mov	r0, r4
 800c8de:	4629      	mov	r1, r5
 800c8e0:	f7f4 f90c 	bl	8000afc <__aeabi_dcmplt>
 800c8e4:	b140      	cbz	r0, 800c8f8 <_dtoa_r+0x168>
 800c8e6:	4638      	mov	r0, r7
 800c8e8:	f7f3 fe2c 	bl	8000544 <__aeabi_i2d>
 800c8ec:	4622      	mov	r2, r4
 800c8ee:	462b      	mov	r3, r5
 800c8f0:	f7f4 f8fa 	bl	8000ae8 <__aeabi_dcmpeq>
 800c8f4:	b900      	cbnz	r0, 800c8f8 <_dtoa_r+0x168>
 800c8f6:	3f01      	subs	r7, #1
 800c8f8:	2f16      	cmp	r7, #22
 800c8fa:	d851      	bhi.n	800c9a0 <_dtoa_r+0x210>
 800c8fc:	4b5b      	ldr	r3, [pc, #364]	@ (800ca6c <_dtoa_r+0x2dc>)
 800c8fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c902:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c906:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c90a:	f7f4 f8f7 	bl	8000afc <__aeabi_dcmplt>
 800c90e:	2800      	cmp	r0, #0
 800c910:	d048      	beq.n	800c9a4 <_dtoa_r+0x214>
 800c912:	3f01      	subs	r7, #1
 800c914:	2300      	movs	r3, #0
 800c916:	9312      	str	r3, [sp, #72]	@ 0x48
 800c918:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c91a:	1b9b      	subs	r3, r3, r6
 800c91c:	1e5a      	subs	r2, r3, #1
 800c91e:	bf44      	itt	mi
 800c920:	f1c3 0801 	rsbmi	r8, r3, #1
 800c924:	2300      	movmi	r3, #0
 800c926:	9208      	str	r2, [sp, #32]
 800c928:	bf54      	ite	pl
 800c92a:	f04f 0800 	movpl.w	r8, #0
 800c92e:	9308      	strmi	r3, [sp, #32]
 800c930:	2f00      	cmp	r7, #0
 800c932:	db39      	blt.n	800c9a8 <_dtoa_r+0x218>
 800c934:	9b08      	ldr	r3, [sp, #32]
 800c936:	970f      	str	r7, [sp, #60]	@ 0x3c
 800c938:	443b      	add	r3, r7
 800c93a:	9308      	str	r3, [sp, #32]
 800c93c:	2300      	movs	r3, #0
 800c93e:	930a      	str	r3, [sp, #40]	@ 0x28
 800c940:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c942:	2b09      	cmp	r3, #9
 800c944:	d864      	bhi.n	800ca10 <_dtoa_r+0x280>
 800c946:	2b05      	cmp	r3, #5
 800c948:	bfc4      	itt	gt
 800c94a:	3b04      	subgt	r3, #4
 800c94c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800c94e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c950:	f1a3 0302 	sub.w	r3, r3, #2
 800c954:	bfcc      	ite	gt
 800c956:	2400      	movgt	r4, #0
 800c958:	2401      	movle	r4, #1
 800c95a:	2b03      	cmp	r3, #3
 800c95c:	d863      	bhi.n	800ca26 <_dtoa_r+0x296>
 800c95e:	e8df f003 	tbb	[pc, r3]
 800c962:	372a      	.short	0x372a
 800c964:	5535      	.short	0x5535
 800c966:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800c96a:	441e      	add	r6, r3
 800c96c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c970:	2b20      	cmp	r3, #32
 800c972:	bfc1      	itttt	gt
 800c974:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c978:	409f      	lslgt	r7, r3
 800c97a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c97e:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c982:	bfd6      	itet	le
 800c984:	f1c3 0320 	rsble	r3, r3, #32
 800c988:	ea47 0003 	orrgt.w	r0, r7, r3
 800c98c:	fa04 f003 	lslle.w	r0, r4, r3
 800c990:	f7f3 fdc8 	bl	8000524 <__aeabi_ui2d>
 800c994:	2201      	movs	r2, #1
 800c996:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c99a:	3e01      	subs	r6, #1
 800c99c:	9214      	str	r2, [sp, #80]	@ 0x50
 800c99e:	e777      	b.n	800c890 <_dtoa_r+0x100>
 800c9a0:	2301      	movs	r3, #1
 800c9a2:	e7b8      	b.n	800c916 <_dtoa_r+0x186>
 800c9a4:	9012      	str	r0, [sp, #72]	@ 0x48
 800c9a6:	e7b7      	b.n	800c918 <_dtoa_r+0x188>
 800c9a8:	427b      	negs	r3, r7
 800c9aa:	930a      	str	r3, [sp, #40]	@ 0x28
 800c9ac:	2300      	movs	r3, #0
 800c9ae:	eba8 0807 	sub.w	r8, r8, r7
 800c9b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c9b4:	e7c4      	b.n	800c940 <_dtoa_r+0x1b0>
 800c9b6:	2300      	movs	r3, #0
 800c9b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c9ba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9bc:	2b00      	cmp	r3, #0
 800c9be:	dc35      	bgt.n	800ca2c <_dtoa_r+0x29c>
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	9300      	str	r3, [sp, #0]
 800c9c4:	9307      	str	r3, [sp, #28]
 800c9c6:	461a      	mov	r2, r3
 800c9c8:	920e      	str	r2, [sp, #56]	@ 0x38
 800c9ca:	e00b      	b.n	800c9e4 <_dtoa_r+0x254>
 800c9cc:	2301      	movs	r3, #1
 800c9ce:	e7f3      	b.n	800c9b8 <_dtoa_r+0x228>
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c9d4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c9d6:	18fb      	adds	r3, r7, r3
 800c9d8:	9300      	str	r3, [sp, #0]
 800c9da:	3301      	adds	r3, #1
 800c9dc:	2b01      	cmp	r3, #1
 800c9de:	9307      	str	r3, [sp, #28]
 800c9e0:	bfb8      	it	lt
 800c9e2:	2301      	movlt	r3, #1
 800c9e4:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c9e8:	2100      	movs	r1, #0
 800c9ea:	2204      	movs	r2, #4
 800c9ec:	f102 0514 	add.w	r5, r2, #20
 800c9f0:	429d      	cmp	r5, r3
 800c9f2:	d91f      	bls.n	800ca34 <_dtoa_r+0x2a4>
 800c9f4:	6041      	str	r1, [r0, #4]
 800c9f6:	4658      	mov	r0, fp
 800c9f8:	f001 f868 	bl	800dacc <_Balloc>
 800c9fc:	4682      	mov	sl, r0
 800c9fe:	2800      	cmp	r0, #0
 800ca00:	d13c      	bne.n	800ca7c <_dtoa_r+0x2ec>
 800ca02:	4b1b      	ldr	r3, [pc, #108]	@ (800ca70 <_dtoa_r+0x2e0>)
 800ca04:	4602      	mov	r2, r0
 800ca06:	f240 11af 	movw	r1, #431	@ 0x1af
 800ca0a:	e6d8      	b.n	800c7be <_dtoa_r+0x2e>
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	e7e0      	b.n	800c9d2 <_dtoa_r+0x242>
 800ca10:	2401      	movs	r4, #1
 800ca12:	2300      	movs	r3, #0
 800ca14:	9309      	str	r3, [sp, #36]	@ 0x24
 800ca16:	940b      	str	r4, [sp, #44]	@ 0x2c
 800ca18:	f04f 33ff 	mov.w	r3, #4294967295
 800ca1c:	9300      	str	r3, [sp, #0]
 800ca1e:	9307      	str	r3, [sp, #28]
 800ca20:	2200      	movs	r2, #0
 800ca22:	2312      	movs	r3, #18
 800ca24:	e7d0      	b.n	800c9c8 <_dtoa_r+0x238>
 800ca26:	2301      	movs	r3, #1
 800ca28:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ca2a:	e7f5      	b.n	800ca18 <_dtoa_r+0x288>
 800ca2c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ca2e:	9300      	str	r3, [sp, #0]
 800ca30:	9307      	str	r3, [sp, #28]
 800ca32:	e7d7      	b.n	800c9e4 <_dtoa_r+0x254>
 800ca34:	3101      	adds	r1, #1
 800ca36:	0052      	lsls	r2, r2, #1
 800ca38:	e7d8      	b.n	800c9ec <_dtoa_r+0x25c>
 800ca3a:	bf00      	nop
 800ca3c:	f3af 8000 	nop.w
 800ca40:	636f4361 	.word	0x636f4361
 800ca44:	3fd287a7 	.word	0x3fd287a7
 800ca48:	8b60c8b3 	.word	0x8b60c8b3
 800ca4c:	3fc68a28 	.word	0x3fc68a28
 800ca50:	509f79fb 	.word	0x509f79fb
 800ca54:	3fd34413 	.word	0x3fd34413
 800ca58:	08011c59 	.word	0x08011c59
 800ca5c:	08011c70 	.word	0x08011c70
 800ca60:	7ff00000 	.word	0x7ff00000
 800ca64:	08011eb8 	.word	0x08011eb8
 800ca68:	3ff80000 	.word	0x3ff80000
 800ca6c:	08011dc8 	.word	0x08011dc8
 800ca70:	08011cc8 	.word	0x08011cc8
 800ca74:	08011c55 	.word	0x08011c55
 800ca78:	08011eb7 	.word	0x08011eb7
 800ca7c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800ca80:	6018      	str	r0, [r3, #0]
 800ca82:	9b07      	ldr	r3, [sp, #28]
 800ca84:	2b0e      	cmp	r3, #14
 800ca86:	f200 80a4 	bhi.w	800cbd2 <_dtoa_r+0x442>
 800ca8a:	2c00      	cmp	r4, #0
 800ca8c:	f000 80a1 	beq.w	800cbd2 <_dtoa_r+0x442>
 800ca90:	2f00      	cmp	r7, #0
 800ca92:	dd33      	ble.n	800cafc <_dtoa_r+0x36c>
 800ca94:	4bad      	ldr	r3, [pc, #692]	@ (800cd4c <_dtoa_r+0x5bc>)
 800ca96:	f007 020f 	and.w	r2, r7, #15
 800ca9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca9e:	ed93 7b00 	vldr	d7, [r3]
 800caa2:	05f8      	lsls	r0, r7, #23
 800caa4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800caa8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800caac:	d516      	bpl.n	800cadc <_dtoa_r+0x34c>
 800caae:	4ba8      	ldr	r3, [pc, #672]	@ (800cd50 <_dtoa_r+0x5c0>)
 800cab0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cab4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cab8:	f7f3 fed8 	bl	800086c <__aeabi_ddiv>
 800cabc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cac0:	f004 040f 	and.w	r4, r4, #15
 800cac4:	2603      	movs	r6, #3
 800cac6:	4da2      	ldr	r5, [pc, #648]	@ (800cd50 <_dtoa_r+0x5c0>)
 800cac8:	b954      	cbnz	r4, 800cae0 <_dtoa_r+0x350>
 800caca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cace:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cad2:	f7f3 fecb 	bl	800086c <__aeabi_ddiv>
 800cad6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cada:	e028      	b.n	800cb2e <_dtoa_r+0x39e>
 800cadc:	2602      	movs	r6, #2
 800cade:	e7f2      	b.n	800cac6 <_dtoa_r+0x336>
 800cae0:	07e1      	lsls	r1, r4, #31
 800cae2:	d508      	bpl.n	800caf6 <_dtoa_r+0x366>
 800cae4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800cae8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800caec:	f7f3 fd94 	bl	8000618 <__aeabi_dmul>
 800caf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800caf4:	3601      	adds	r6, #1
 800caf6:	1064      	asrs	r4, r4, #1
 800caf8:	3508      	adds	r5, #8
 800cafa:	e7e5      	b.n	800cac8 <_dtoa_r+0x338>
 800cafc:	f000 80d2 	beq.w	800cca4 <_dtoa_r+0x514>
 800cb00:	427c      	negs	r4, r7
 800cb02:	4b92      	ldr	r3, [pc, #584]	@ (800cd4c <_dtoa_r+0x5bc>)
 800cb04:	4d92      	ldr	r5, [pc, #584]	@ (800cd50 <_dtoa_r+0x5c0>)
 800cb06:	f004 020f 	and.w	r2, r4, #15
 800cb0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cb0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb12:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cb16:	f7f3 fd7f 	bl	8000618 <__aeabi_dmul>
 800cb1a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb1e:	1124      	asrs	r4, r4, #4
 800cb20:	2300      	movs	r3, #0
 800cb22:	2602      	movs	r6, #2
 800cb24:	2c00      	cmp	r4, #0
 800cb26:	f040 80b2 	bne.w	800cc8e <_dtoa_r+0x4fe>
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d1d3      	bne.n	800cad6 <_dtoa_r+0x346>
 800cb2e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cb30:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cb34:	2b00      	cmp	r3, #0
 800cb36:	f000 80b7 	beq.w	800cca8 <_dtoa_r+0x518>
 800cb3a:	4b86      	ldr	r3, [pc, #536]	@ (800cd54 <_dtoa_r+0x5c4>)
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	4620      	mov	r0, r4
 800cb40:	4629      	mov	r1, r5
 800cb42:	f7f3 ffdb 	bl	8000afc <__aeabi_dcmplt>
 800cb46:	2800      	cmp	r0, #0
 800cb48:	f000 80ae 	beq.w	800cca8 <_dtoa_r+0x518>
 800cb4c:	9b07      	ldr	r3, [sp, #28]
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	f000 80aa 	beq.w	800cca8 <_dtoa_r+0x518>
 800cb54:	9b00      	ldr	r3, [sp, #0]
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	dd37      	ble.n	800cbca <_dtoa_r+0x43a>
 800cb5a:	1e7b      	subs	r3, r7, #1
 800cb5c:	9304      	str	r3, [sp, #16]
 800cb5e:	4620      	mov	r0, r4
 800cb60:	4b7d      	ldr	r3, [pc, #500]	@ (800cd58 <_dtoa_r+0x5c8>)
 800cb62:	2200      	movs	r2, #0
 800cb64:	4629      	mov	r1, r5
 800cb66:	f7f3 fd57 	bl	8000618 <__aeabi_dmul>
 800cb6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb6e:	9c00      	ldr	r4, [sp, #0]
 800cb70:	3601      	adds	r6, #1
 800cb72:	4630      	mov	r0, r6
 800cb74:	f7f3 fce6 	bl	8000544 <__aeabi_i2d>
 800cb78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb7c:	f7f3 fd4c 	bl	8000618 <__aeabi_dmul>
 800cb80:	4b76      	ldr	r3, [pc, #472]	@ (800cd5c <_dtoa_r+0x5cc>)
 800cb82:	2200      	movs	r2, #0
 800cb84:	f7f3 fb92 	bl	80002ac <__adddf3>
 800cb88:	4605      	mov	r5, r0
 800cb8a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800cb8e:	2c00      	cmp	r4, #0
 800cb90:	f040 808d 	bne.w	800ccae <_dtoa_r+0x51e>
 800cb94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb98:	4b71      	ldr	r3, [pc, #452]	@ (800cd60 <_dtoa_r+0x5d0>)
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	f7f3 fb84 	bl	80002a8 <__aeabi_dsub>
 800cba0:	4602      	mov	r2, r0
 800cba2:	460b      	mov	r3, r1
 800cba4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cba8:	462a      	mov	r2, r5
 800cbaa:	4633      	mov	r3, r6
 800cbac:	f7f3 ffc4 	bl	8000b38 <__aeabi_dcmpgt>
 800cbb0:	2800      	cmp	r0, #0
 800cbb2:	f040 828b 	bne.w	800d0cc <_dtoa_r+0x93c>
 800cbb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cbba:	462a      	mov	r2, r5
 800cbbc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cbc0:	f7f3 ff9c 	bl	8000afc <__aeabi_dcmplt>
 800cbc4:	2800      	cmp	r0, #0
 800cbc6:	f040 8128 	bne.w	800ce1a <_dtoa_r+0x68a>
 800cbca:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cbce:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cbd2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	f2c0 815a 	blt.w	800ce8e <_dtoa_r+0x6fe>
 800cbda:	2f0e      	cmp	r7, #14
 800cbdc:	f300 8157 	bgt.w	800ce8e <_dtoa_r+0x6fe>
 800cbe0:	4b5a      	ldr	r3, [pc, #360]	@ (800cd4c <_dtoa_r+0x5bc>)
 800cbe2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cbe6:	ed93 7b00 	vldr	d7, [r3]
 800cbea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	ed8d 7b00 	vstr	d7, [sp]
 800cbf2:	da03      	bge.n	800cbfc <_dtoa_r+0x46c>
 800cbf4:	9b07      	ldr	r3, [sp, #28]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	f340 8101 	ble.w	800cdfe <_dtoa_r+0x66e>
 800cbfc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cc00:	4656      	mov	r6, sl
 800cc02:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc06:	4620      	mov	r0, r4
 800cc08:	4629      	mov	r1, r5
 800cc0a:	f7f3 fe2f 	bl	800086c <__aeabi_ddiv>
 800cc0e:	f7f3 ffb3 	bl	8000b78 <__aeabi_d2iz>
 800cc12:	4680      	mov	r8, r0
 800cc14:	f7f3 fc96 	bl	8000544 <__aeabi_i2d>
 800cc18:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc1c:	f7f3 fcfc 	bl	8000618 <__aeabi_dmul>
 800cc20:	4602      	mov	r2, r0
 800cc22:	460b      	mov	r3, r1
 800cc24:	4620      	mov	r0, r4
 800cc26:	4629      	mov	r1, r5
 800cc28:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cc2c:	f7f3 fb3c 	bl	80002a8 <__aeabi_dsub>
 800cc30:	f806 4b01 	strb.w	r4, [r6], #1
 800cc34:	9d07      	ldr	r5, [sp, #28]
 800cc36:	eba6 040a 	sub.w	r4, r6, sl
 800cc3a:	42a5      	cmp	r5, r4
 800cc3c:	4602      	mov	r2, r0
 800cc3e:	460b      	mov	r3, r1
 800cc40:	f040 8117 	bne.w	800ce72 <_dtoa_r+0x6e2>
 800cc44:	f7f3 fb32 	bl	80002ac <__adddf3>
 800cc48:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc4c:	4604      	mov	r4, r0
 800cc4e:	460d      	mov	r5, r1
 800cc50:	f7f3 ff72 	bl	8000b38 <__aeabi_dcmpgt>
 800cc54:	2800      	cmp	r0, #0
 800cc56:	f040 80f9 	bne.w	800ce4c <_dtoa_r+0x6bc>
 800cc5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cc5e:	4620      	mov	r0, r4
 800cc60:	4629      	mov	r1, r5
 800cc62:	f7f3 ff41 	bl	8000ae8 <__aeabi_dcmpeq>
 800cc66:	b118      	cbz	r0, 800cc70 <_dtoa_r+0x4e0>
 800cc68:	f018 0f01 	tst.w	r8, #1
 800cc6c:	f040 80ee 	bne.w	800ce4c <_dtoa_r+0x6bc>
 800cc70:	4649      	mov	r1, r9
 800cc72:	4658      	mov	r0, fp
 800cc74:	f000 ff6a 	bl	800db4c <_Bfree>
 800cc78:	2300      	movs	r3, #0
 800cc7a:	7033      	strb	r3, [r6, #0]
 800cc7c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cc7e:	3701      	adds	r7, #1
 800cc80:	601f      	str	r7, [r3, #0]
 800cc82:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	f000 831d 	beq.w	800d2c4 <_dtoa_r+0xb34>
 800cc8a:	601e      	str	r6, [r3, #0]
 800cc8c:	e31a      	b.n	800d2c4 <_dtoa_r+0xb34>
 800cc8e:	07e2      	lsls	r2, r4, #31
 800cc90:	d505      	bpl.n	800cc9e <_dtoa_r+0x50e>
 800cc92:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cc96:	f7f3 fcbf 	bl	8000618 <__aeabi_dmul>
 800cc9a:	3601      	adds	r6, #1
 800cc9c:	2301      	movs	r3, #1
 800cc9e:	1064      	asrs	r4, r4, #1
 800cca0:	3508      	adds	r5, #8
 800cca2:	e73f      	b.n	800cb24 <_dtoa_r+0x394>
 800cca4:	2602      	movs	r6, #2
 800cca6:	e742      	b.n	800cb2e <_dtoa_r+0x39e>
 800cca8:	9c07      	ldr	r4, [sp, #28]
 800ccaa:	9704      	str	r7, [sp, #16]
 800ccac:	e761      	b.n	800cb72 <_dtoa_r+0x3e2>
 800ccae:	4b27      	ldr	r3, [pc, #156]	@ (800cd4c <_dtoa_r+0x5bc>)
 800ccb0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ccb2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ccb6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ccba:	4454      	add	r4, sl
 800ccbc:	2900      	cmp	r1, #0
 800ccbe:	d053      	beq.n	800cd68 <_dtoa_r+0x5d8>
 800ccc0:	4928      	ldr	r1, [pc, #160]	@ (800cd64 <_dtoa_r+0x5d4>)
 800ccc2:	2000      	movs	r0, #0
 800ccc4:	f7f3 fdd2 	bl	800086c <__aeabi_ddiv>
 800ccc8:	4633      	mov	r3, r6
 800ccca:	462a      	mov	r2, r5
 800cccc:	f7f3 faec 	bl	80002a8 <__aeabi_dsub>
 800ccd0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ccd4:	4656      	mov	r6, sl
 800ccd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccda:	f7f3 ff4d 	bl	8000b78 <__aeabi_d2iz>
 800ccde:	4605      	mov	r5, r0
 800cce0:	f7f3 fc30 	bl	8000544 <__aeabi_i2d>
 800cce4:	4602      	mov	r2, r0
 800cce6:	460b      	mov	r3, r1
 800cce8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccec:	f7f3 fadc 	bl	80002a8 <__aeabi_dsub>
 800ccf0:	3530      	adds	r5, #48	@ 0x30
 800ccf2:	4602      	mov	r2, r0
 800ccf4:	460b      	mov	r3, r1
 800ccf6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ccfa:	f806 5b01 	strb.w	r5, [r6], #1
 800ccfe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cd02:	f7f3 fefb 	bl	8000afc <__aeabi_dcmplt>
 800cd06:	2800      	cmp	r0, #0
 800cd08:	d171      	bne.n	800cdee <_dtoa_r+0x65e>
 800cd0a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cd0e:	4911      	ldr	r1, [pc, #68]	@ (800cd54 <_dtoa_r+0x5c4>)
 800cd10:	2000      	movs	r0, #0
 800cd12:	f7f3 fac9 	bl	80002a8 <__aeabi_dsub>
 800cd16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cd1a:	f7f3 feef 	bl	8000afc <__aeabi_dcmplt>
 800cd1e:	2800      	cmp	r0, #0
 800cd20:	f040 8095 	bne.w	800ce4e <_dtoa_r+0x6be>
 800cd24:	42a6      	cmp	r6, r4
 800cd26:	f43f af50 	beq.w	800cbca <_dtoa_r+0x43a>
 800cd2a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cd2e:	4b0a      	ldr	r3, [pc, #40]	@ (800cd58 <_dtoa_r+0x5c8>)
 800cd30:	2200      	movs	r2, #0
 800cd32:	f7f3 fc71 	bl	8000618 <__aeabi_dmul>
 800cd36:	4b08      	ldr	r3, [pc, #32]	@ (800cd58 <_dtoa_r+0x5c8>)
 800cd38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cd3c:	2200      	movs	r2, #0
 800cd3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd42:	f7f3 fc69 	bl	8000618 <__aeabi_dmul>
 800cd46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd4a:	e7c4      	b.n	800ccd6 <_dtoa_r+0x546>
 800cd4c:	08011dc8 	.word	0x08011dc8
 800cd50:	08011da0 	.word	0x08011da0
 800cd54:	3ff00000 	.word	0x3ff00000
 800cd58:	40240000 	.word	0x40240000
 800cd5c:	401c0000 	.word	0x401c0000
 800cd60:	40140000 	.word	0x40140000
 800cd64:	3fe00000 	.word	0x3fe00000
 800cd68:	4631      	mov	r1, r6
 800cd6a:	4628      	mov	r0, r5
 800cd6c:	f7f3 fc54 	bl	8000618 <__aeabi_dmul>
 800cd70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cd74:	9415      	str	r4, [sp, #84]	@ 0x54
 800cd76:	4656      	mov	r6, sl
 800cd78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd7c:	f7f3 fefc 	bl	8000b78 <__aeabi_d2iz>
 800cd80:	4605      	mov	r5, r0
 800cd82:	f7f3 fbdf 	bl	8000544 <__aeabi_i2d>
 800cd86:	4602      	mov	r2, r0
 800cd88:	460b      	mov	r3, r1
 800cd8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd8e:	f7f3 fa8b 	bl	80002a8 <__aeabi_dsub>
 800cd92:	3530      	adds	r5, #48	@ 0x30
 800cd94:	f806 5b01 	strb.w	r5, [r6], #1
 800cd98:	4602      	mov	r2, r0
 800cd9a:	460b      	mov	r3, r1
 800cd9c:	42a6      	cmp	r6, r4
 800cd9e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cda2:	f04f 0200 	mov.w	r2, #0
 800cda6:	d124      	bne.n	800cdf2 <_dtoa_r+0x662>
 800cda8:	4bac      	ldr	r3, [pc, #688]	@ (800d05c <_dtoa_r+0x8cc>)
 800cdaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cdae:	f7f3 fa7d 	bl	80002ac <__adddf3>
 800cdb2:	4602      	mov	r2, r0
 800cdb4:	460b      	mov	r3, r1
 800cdb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdba:	f7f3 febd 	bl	8000b38 <__aeabi_dcmpgt>
 800cdbe:	2800      	cmp	r0, #0
 800cdc0:	d145      	bne.n	800ce4e <_dtoa_r+0x6be>
 800cdc2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cdc6:	49a5      	ldr	r1, [pc, #660]	@ (800d05c <_dtoa_r+0x8cc>)
 800cdc8:	2000      	movs	r0, #0
 800cdca:	f7f3 fa6d 	bl	80002a8 <__aeabi_dsub>
 800cdce:	4602      	mov	r2, r0
 800cdd0:	460b      	mov	r3, r1
 800cdd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cdd6:	f7f3 fe91 	bl	8000afc <__aeabi_dcmplt>
 800cdda:	2800      	cmp	r0, #0
 800cddc:	f43f aef5 	beq.w	800cbca <_dtoa_r+0x43a>
 800cde0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800cde2:	1e73      	subs	r3, r6, #1
 800cde4:	9315      	str	r3, [sp, #84]	@ 0x54
 800cde6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cdea:	2b30      	cmp	r3, #48	@ 0x30
 800cdec:	d0f8      	beq.n	800cde0 <_dtoa_r+0x650>
 800cdee:	9f04      	ldr	r7, [sp, #16]
 800cdf0:	e73e      	b.n	800cc70 <_dtoa_r+0x4e0>
 800cdf2:	4b9b      	ldr	r3, [pc, #620]	@ (800d060 <_dtoa_r+0x8d0>)
 800cdf4:	f7f3 fc10 	bl	8000618 <__aeabi_dmul>
 800cdf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cdfc:	e7bc      	b.n	800cd78 <_dtoa_r+0x5e8>
 800cdfe:	d10c      	bne.n	800ce1a <_dtoa_r+0x68a>
 800ce00:	4b98      	ldr	r3, [pc, #608]	@ (800d064 <_dtoa_r+0x8d4>)
 800ce02:	2200      	movs	r2, #0
 800ce04:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ce08:	f7f3 fc06 	bl	8000618 <__aeabi_dmul>
 800ce0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ce10:	f7f3 fe88 	bl	8000b24 <__aeabi_dcmpge>
 800ce14:	2800      	cmp	r0, #0
 800ce16:	f000 8157 	beq.w	800d0c8 <_dtoa_r+0x938>
 800ce1a:	2400      	movs	r4, #0
 800ce1c:	4625      	mov	r5, r4
 800ce1e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ce20:	43db      	mvns	r3, r3
 800ce22:	9304      	str	r3, [sp, #16]
 800ce24:	4656      	mov	r6, sl
 800ce26:	2700      	movs	r7, #0
 800ce28:	4621      	mov	r1, r4
 800ce2a:	4658      	mov	r0, fp
 800ce2c:	f000 fe8e 	bl	800db4c <_Bfree>
 800ce30:	2d00      	cmp	r5, #0
 800ce32:	d0dc      	beq.n	800cdee <_dtoa_r+0x65e>
 800ce34:	b12f      	cbz	r7, 800ce42 <_dtoa_r+0x6b2>
 800ce36:	42af      	cmp	r7, r5
 800ce38:	d003      	beq.n	800ce42 <_dtoa_r+0x6b2>
 800ce3a:	4639      	mov	r1, r7
 800ce3c:	4658      	mov	r0, fp
 800ce3e:	f000 fe85 	bl	800db4c <_Bfree>
 800ce42:	4629      	mov	r1, r5
 800ce44:	4658      	mov	r0, fp
 800ce46:	f000 fe81 	bl	800db4c <_Bfree>
 800ce4a:	e7d0      	b.n	800cdee <_dtoa_r+0x65e>
 800ce4c:	9704      	str	r7, [sp, #16]
 800ce4e:	4633      	mov	r3, r6
 800ce50:	461e      	mov	r6, r3
 800ce52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ce56:	2a39      	cmp	r2, #57	@ 0x39
 800ce58:	d107      	bne.n	800ce6a <_dtoa_r+0x6da>
 800ce5a:	459a      	cmp	sl, r3
 800ce5c:	d1f8      	bne.n	800ce50 <_dtoa_r+0x6c0>
 800ce5e:	9a04      	ldr	r2, [sp, #16]
 800ce60:	3201      	adds	r2, #1
 800ce62:	9204      	str	r2, [sp, #16]
 800ce64:	2230      	movs	r2, #48	@ 0x30
 800ce66:	f88a 2000 	strb.w	r2, [sl]
 800ce6a:	781a      	ldrb	r2, [r3, #0]
 800ce6c:	3201      	adds	r2, #1
 800ce6e:	701a      	strb	r2, [r3, #0]
 800ce70:	e7bd      	b.n	800cdee <_dtoa_r+0x65e>
 800ce72:	4b7b      	ldr	r3, [pc, #492]	@ (800d060 <_dtoa_r+0x8d0>)
 800ce74:	2200      	movs	r2, #0
 800ce76:	f7f3 fbcf 	bl	8000618 <__aeabi_dmul>
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	4604      	mov	r4, r0
 800ce80:	460d      	mov	r5, r1
 800ce82:	f7f3 fe31 	bl	8000ae8 <__aeabi_dcmpeq>
 800ce86:	2800      	cmp	r0, #0
 800ce88:	f43f aebb 	beq.w	800cc02 <_dtoa_r+0x472>
 800ce8c:	e6f0      	b.n	800cc70 <_dtoa_r+0x4e0>
 800ce8e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ce90:	2a00      	cmp	r2, #0
 800ce92:	f000 80db 	beq.w	800d04c <_dtoa_r+0x8bc>
 800ce96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce98:	2a01      	cmp	r2, #1
 800ce9a:	f300 80bf 	bgt.w	800d01c <_dtoa_r+0x88c>
 800ce9e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800cea0:	2a00      	cmp	r2, #0
 800cea2:	f000 80b7 	beq.w	800d014 <_dtoa_r+0x884>
 800cea6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ceaa:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ceac:	4646      	mov	r6, r8
 800ceae:	9a08      	ldr	r2, [sp, #32]
 800ceb0:	2101      	movs	r1, #1
 800ceb2:	441a      	add	r2, r3
 800ceb4:	4658      	mov	r0, fp
 800ceb6:	4498      	add	r8, r3
 800ceb8:	9208      	str	r2, [sp, #32]
 800ceba:	f000 ff45 	bl	800dd48 <__i2b>
 800cebe:	4605      	mov	r5, r0
 800cec0:	b15e      	cbz	r6, 800ceda <_dtoa_r+0x74a>
 800cec2:	9b08      	ldr	r3, [sp, #32]
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	dd08      	ble.n	800ceda <_dtoa_r+0x74a>
 800cec8:	42b3      	cmp	r3, r6
 800ceca:	9a08      	ldr	r2, [sp, #32]
 800cecc:	bfa8      	it	ge
 800cece:	4633      	movge	r3, r6
 800ced0:	eba8 0803 	sub.w	r8, r8, r3
 800ced4:	1af6      	subs	r6, r6, r3
 800ced6:	1ad3      	subs	r3, r2, r3
 800ced8:	9308      	str	r3, [sp, #32]
 800ceda:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cedc:	b1f3      	cbz	r3, 800cf1c <_dtoa_r+0x78c>
 800cede:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	f000 80b7 	beq.w	800d054 <_dtoa_r+0x8c4>
 800cee6:	b18c      	cbz	r4, 800cf0c <_dtoa_r+0x77c>
 800cee8:	4629      	mov	r1, r5
 800ceea:	4622      	mov	r2, r4
 800ceec:	4658      	mov	r0, fp
 800ceee:	f000 ffeb 	bl	800dec8 <__pow5mult>
 800cef2:	464a      	mov	r2, r9
 800cef4:	4601      	mov	r1, r0
 800cef6:	4605      	mov	r5, r0
 800cef8:	4658      	mov	r0, fp
 800cefa:	f000 ff3b 	bl	800dd74 <__multiply>
 800cefe:	4649      	mov	r1, r9
 800cf00:	9004      	str	r0, [sp, #16]
 800cf02:	4658      	mov	r0, fp
 800cf04:	f000 fe22 	bl	800db4c <_Bfree>
 800cf08:	9b04      	ldr	r3, [sp, #16]
 800cf0a:	4699      	mov	r9, r3
 800cf0c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf0e:	1b1a      	subs	r2, r3, r4
 800cf10:	d004      	beq.n	800cf1c <_dtoa_r+0x78c>
 800cf12:	4649      	mov	r1, r9
 800cf14:	4658      	mov	r0, fp
 800cf16:	f000 ffd7 	bl	800dec8 <__pow5mult>
 800cf1a:	4681      	mov	r9, r0
 800cf1c:	2101      	movs	r1, #1
 800cf1e:	4658      	mov	r0, fp
 800cf20:	f000 ff12 	bl	800dd48 <__i2b>
 800cf24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf26:	4604      	mov	r4, r0
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	f000 81cf 	beq.w	800d2cc <_dtoa_r+0xb3c>
 800cf2e:	461a      	mov	r2, r3
 800cf30:	4601      	mov	r1, r0
 800cf32:	4658      	mov	r0, fp
 800cf34:	f000 ffc8 	bl	800dec8 <__pow5mult>
 800cf38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf3a:	2b01      	cmp	r3, #1
 800cf3c:	4604      	mov	r4, r0
 800cf3e:	f300 8095 	bgt.w	800d06c <_dtoa_r+0x8dc>
 800cf42:	9b02      	ldr	r3, [sp, #8]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	f040 8087 	bne.w	800d058 <_dtoa_r+0x8c8>
 800cf4a:	9b03      	ldr	r3, [sp, #12]
 800cf4c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	f040 8089 	bne.w	800d068 <_dtoa_r+0x8d8>
 800cf56:	9b03      	ldr	r3, [sp, #12]
 800cf58:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cf5c:	0d1b      	lsrs	r3, r3, #20
 800cf5e:	051b      	lsls	r3, r3, #20
 800cf60:	b12b      	cbz	r3, 800cf6e <_dtoa_r+0x7de>
 800cf62:	9b08      	ldr	r3, [sp, #32]
 800cf64:	3301      	adds	r3, #1
 800cf66:	9308      	str	r3, [sp, #32]
 800cf68:	f108 0801 	add.w	r8, r8, #1
 800cf6c:	2301      	movs	r3, #1
 800cf6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800cf70:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	f000 81b0 	beq.w	800d2d8 <_dtoa_r+0xb48>
 800cf78:	6923      	ldr	r3, [r4, #16]
 800cf7a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cf7e:	6918      	ldr	r0, [r3, #16]
 800cf80:	f000 fe96 	bl	800dcb0 <__hi0bits>
 800cf84:	f1c0 0020 	rsb	r0, r0, #32
 800cf88:	9b08      	ldr	r3, [sp, #32]
 800cf8a:	4418      	add	r0, r3
 800cf8c:	f010 001f 	ands.w	r0, r0, #31
 800cf90:	d077      	beq.n	800d082 <_dtoa_r+0x8f2>
 800cf92:	f1c0 0320 	rsb	r3, r0, #32
 800cf96:	2b04      	cmp	r3, #4
 800cf98:	dd6b      	ble.n	800d072 <_dtoa_r+0x8e2>
 800cf9a:	9b08      	ldr	r3, [sp, #32]
 800cf9c:	f1c0 001c 	rsb	r0, r0, #28
 800cfa0:	4403      	add	r3, r0
 800cfa2:	4480      	add	r8, r0
 800cfa4:	4406      	add	r6, r0
 800cfa6:	9308      	str	r3, [sp, #32]
 800cfa8:	f1b8 0f00 	cmp.w	r8, #0
 800cfac:	dd05      	ble.n	800cfba <_dtoa_r+0x82a>
 800cfae:	4649      	mov	r1, r9
 800cfb0:	4642      	mov	r2, r8
 800cfb2:	4658      	mov	r0, fp
 800cfb4:	f000 ffe2 	bl	800df7c <__lshift>
 800cfb8:	4681      	mov	r9, r0
 800cfba:	9b08      	ldr	r3, [sp, #32]
 800cfbc:	2b00      	cmp	r3, #0
 800cfbe:	dd05      	ble.n	800cfcc <_dtoa_r+0x83c>
 800cfc0:	4621      	mov	r1, r4
 800cfc2:	461a      	mov	r2, r3
 800cfc4:	4658      	mov	r0, fp
 800cfc6:	f000 ffd9 	bl	800df7c <__lshift>
 800cfca:	4604      	mov	r4, r0
 800cfcc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d059      	beq.n	800d086 <_dtoa_r+0x8f6>
 800cfd2:	4621      	mov	r1, r4
 800cfd4:	4648      	mov	r0, r9
 800cfd6:	f001 f83d 	bl	800e054 <__mcmp>
 800cfda:	2800      	cmp	r0, #0
 800cfdc:	da53      	bge.n	800d086 <_dtoa_r+0x8f6>
 800cfde:	1e7b      	subs	r3, r7, #1
 800cfe0:	9304      	str	r3, [sp, #16]
 800cfe2:	4649      	mov	r1, r9
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	220a      	movs	r2, #10
 800cfe8:	4658      	mov	r0, fp
 800cfea:	f000 fdd1 	bl	800db90 <__multadd>
 800cfee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cff0:	4681      	mov	r9, r0
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	f000 8172 	beq.w	800d2dc <_dtoa_r+0xb4c>
 800cff8:	2300      	movs	r3, #0
 800cffa:	4629      	mov	r1, r5
 800cffc:	220a      	movs	r2, #10
 800cffe:	4658      	mov	r0, fp
 800d000:	f000 fdc6 	bl	800db90 <__multadd>
 800d004:	9b00      	ldr	r3, [sp, #0]
 800d006:	2b00      	cmp	r3, #0
 800d008:	4605      	mov	r5, r0
 800d00a:	dc67      	bgt.n	800d0dc <_dtoa_r+0x94c>
 800d00c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d00e:	2b02      	cmp	r3, #2
 800d010:	dc41      	bgt.n	800d096 <_dtoa_r+0x906>
 800d012:	e063      	b.n	800d0dc <_dtoa_r+0x94c>
 800d014:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800d016:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800d01a:	e746      	b.n	800ceaa <_dtoa_r+0x71a>
 800d01c:	9b07      	ldr	r3, [sp, #28]
 800d01e:	1e5c      	subs	r4, r3, #1
 800d020:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d022:	42a3      	cmp	r3, r4
 800d024:	bfbf      	itttt	lt
 800d026:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800d028:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800d02a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800d02c:	1ae3      	sublt	r3, r4, r3
 800d02e:	bfb4      	ite	lt
 800d030:	18d2      	addlt	r2, r2, r3
 800d032:	1b1c      	subge	r4, r3, r4
 800d034:	9b07      	ldr	r3, [sp, #28]
 800d036:	bfbc      	itt	lt
 800d038:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800d03a:	2400      	movlt	r4, #0
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	bfb5      	itete	lt
 800d040:	eba8 0603 	sublt.w	r6, r8, r3
 800d044:	9b07      	ldrge	r3, [sp, #28]
 800d046:	2300      	movlt	r3, #0
 800d048:	4646      	movge	r6, r8
 800d04a:	e730      	b.n	800ceae <_dtoa_r+0x71e>
 800d04c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d04e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800d050:	4646      	mov	r6, r8
 800d052:	e735      	b.n	800cec0 <_dtoa_r+0x730>
 800d054:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d056:	e75c      	b.n	800cf12 <_dtoa_r+0x782>
 800d058:	2300      	movs	r3, #0
 800d05a:	e788      	b.n	800cf6e <_dtoa_r+0x7de>
 800d05c:	3fe00000 	.word	0x3fe00000
 800d060:	40240000 	.word	0x40240000
 800d064:	40140000 	.word	0x40140000
 800d068:	9b02      	ldr	r3, [sp, #8]
 800d06a:	e780      	b.n	800cf6e <_dtoa_r+0x7de>
 800d06c:	2300      	movs	r3, #0
 800d06e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d070:	e782      	b.n	800cf78 <_dtoa_r+0x7e8>
 800d072:	d099      	beq.n	800cfa8 <_dtoa_r+0x818>
 800d074:	9a08      	ldr	r2, [sp, #32]
 800d076:	331c      	adds	r3, #28
 800d078:	441a      	add	r2, r3
 800d07a:	4498      	add	r8, r3
 800d07c:	441e      	add	r6, r3
 800d07e:	9208      	str	r2, [sp, #32]
 800d080:	e792      	b.n	800cfa8 <_dtoa_r+0x818>
 800d082:	4603      	mov	r3, r0
 800d084:	e7f6      	b.n	800d074 <_dtoa_r+0x8e4>
 800d086:	9b07      	ldr	r3, [sp, #28]
 800d088:	9704      	str	r7, [sp, #16]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	dc20      	bgt.n	800d0d0 <_dtoa_r+0x940>
 800d08e:	9300      	str	r3, [sp, #0]
 800d090:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d092:	2b02      	cmp	r3, #2
 800d094:	dd1e      	ble.n	800d0d4 <_dtoa_r+0x944>
 800d096:	9b00      	ldr	r3, [sp, #0]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	f47f aec0 	bne.w	800ce1e <_dtoa_r+0x68e>
 800d09e:	4621      	mov	r1, r4
 800d0a0:	2205      	movs	r2, #5
 800d0a2:	4658      	mov	r0, fp
 800d0a4:	f000 fd74 	bl	800db90 <__multadd>
 800d0a8:	4601      	mov	r1, r0
 800d0aa:	4604      	mov	r4, r0
 800d0ac:	4648      	mov	r0, r9
 800d0ae:	f000 ffd1 	bl	800e054 <__mcmp>
 800d0b2:	2800      	cmp	r0, #0
 800d0b4:	f77f aeb3 	ble.w	800ce1e <_dtoa_r+0x68e>
 800d0b8:	4656      	mov	r6, sl
 800d0ba:	2331      	movs	r3, #49	@ 0x31
 800d0bc:	f806 3b01 	strb.w	r3, [r6], #1
 800d0c0:	9b04      	ldr	r3, [sp, #16]
 800d0c2:	3301      	adds	r3, #1
 800d0c4:	9304      	str	r3, [sp, #16]
 800d0c6:	e6ae      	b.n	800ce26 <_dtoa_r+0x696>
 800d0c8:	9c07      	ldr	r4, [sp, #28]
 800d0ca:	9704      	str	r7, [sp, #16]
 800d0cc:	4625      	mov	r5, r4
 800d0ce:	e7f3      	b.n	800d0b8 <_dtoa_r+0x928>
 800d0d0:	9b07      	ldr	r3, [sp, #28]
 800d0d2:	9300      	str	r3, [sp, #0]
 800d0d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	f000 8104 	beq.w	800d2e4 <_dtoa_r+0xb54>
 800d0dc:	2e00      	cmp	r6, #0
 800d0de:	dd05      	ble.n	800d0ec <_dtoa_r+0x95c>
 800d0e0:	4629      	mov	r1, r5
 800d0e2:	4632      	mov	r2, r6
 800d0e4:	4658      	mov	r0, fp
 800d0e6:	f000 ff49 	bl	800df7c <__lshift>
 800d0ea:	4605      	mov	r5, r0
 800d0ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d05a      	beq.n	800d1a8 <_dtoa_r+0xa18>
 800d0f2:	6869      	ldr	r1, [r5, #4]
 800d0f4:	4658      	mov	r0, fp
 800d0f6:	f000 fce9 	bl	800dacc <_Balloc>
 800d0fa:	4606      	mov	r6, r0
 800d0fc:	b928      	cbnz	r0, 800d10a <_dtoa_r+0x97a>
 800d0fe:	4b84      	ldr	r3, [pc, #528]	@ (800d310 <_dtoa_r+0xb80>)
 800d100:	4602      	mov	r2, r0
 800d102:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d106:	f7ff bb5a 	b.w	800c7be <_dtoa_r+0x2e>
 800d10a:	692a      	ldr	r2, [r5, #16]
 800d10c:	3202      	adds	r2, #2
 800d10e:	0092      	lsls	r2, r2, #2
 800d110:	f105 010c 	add.w	r1, r5, #12
 800d114:	300c      	adds	r0, #12
 800d116:	f7ff fa8d 	bl	800c634 <memcpy>
 800d11a:	2201      	movs	r2, #1
 800d11c:	4631      	mov	r1, r6
 800d11e:	4658      	mov	r0, fp
 800d120:	f000 ff2c 	bl	800df7c <__lshift>
 800d124:	f10a 0301 	add.w	r3, sl, #1
 800d128:	9307      	str	r3, [sp, #28]
 800d12a:	9b00      	ldr	r3, [sp, #0]
 800d12c:	4453      	add	r3, sl
 800d12e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d130:	9b02      	ldr	r3, [sp, #8]
 800d132:	f003 0301 	and.w	r3, r3, #1
 800d136:	462f      	mov	r7, r5
 800d138:	930a      	str	r3, [sp, #40]	@ 0x28
 800d13a:	4605      	mov	r5, r0
 800d13c:	9b07      	ldr	r3, [sp, #28]
 800d13e:	4621      	mov	r1, r4
 800d140:	3b01      	subs	r3, #1
 800d142:	4648      	mov	r0, r9
 800d144:	9300      	str	r3, [sp, #0]
 800d146:	f7ff fa99 	bl	800c67c <quorem>
 800d14a:	4639      	mov	r1, r7
 800d14c:	9002      	str	r0, [sp, #8]
 800d14e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d152:	4648      	mov	r0, r9
 800d154:	f000 ff7e 	bl	800e054 <__mcmp>
 800d158:	462a      	mov	r2, r5
 800d15a:	9008      	str	r0, [sp, #32]
 800d15c:	4621      	mov	r1, r4
 800d15e:	4658      	mov	r0, fp
 800d160:	f000 ff94 	bl	800e08c <__mdiff>
 800d164:	68c2      	ldr	r2, [r0, #12]
 800d166:	4606      	mov	r6, r0
 800d168:	bb02      	cbnz	r2, 800d1ac <_dtoa_r+0xa1c>
 800d16a:	4601      	mov	r1, r0
 800d16c:	4648      	mov	r0, r9
 800d16e:	f000 ff71 	bl	800e054 <__mcmp>
 800d172:	4602      	mov	r2, r0
 800d174:	4631      	mov	r1, r6
 800d176:	4658      	mov	r0, fp
 800d178:	920e      	str	r2, [sp, #56]	@ 0x38
 800d17a:	f000 fce7 	bl	800db4c <_Bfree>
 800d17e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d180:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d182:	9e07      	ldr	r6, [sp, #28]
 800d184:	ea43 0102 	orr.w	r1, r3, r2
 800d188:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d18a:	4319      	orrs	r1, r3
 800d18c:	d110      	bne.n	800d1b0 <_dtoa_r+0xa20>
 800d18e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d192:	d029      	beq.n	800d1e8 <_dtoa_r+0xa58>
 800d194:	9b08      	ldr	r3, [sp, #32]
 800d196:	2b00      	cmp	r3, #0
 800d198:	dd02      	ble.n	800d1a0 <_dtoa_r+0xa10>
 800d19a:	9b02      	ldr	r3, [sp, #8]
 800d19c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d1a0:	9b00      	ldr	r3, [sp, #0]
 800d1a2:	f883 8000 	strb.w	r8, [r3]
 800d1a6:	e63f      	b.n	800ce28 <_dtoa_r+0x698>
 800d1a8:	4628      	mov	r0, r5
 800d1aa:	e7bb      	b.n	800d124 <_dtoa_r+0x994>
 800d1ac:	2201      	movs	r2, #1
 800d1ae:	e7e1      	b.n	800d174 <_dtoa_r+0x9e4>
 800d1b0:	9b08      	ldr	r3, [sp, #32]
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	db04      	blt.n	800d1c0 <_dtoa_r+0xa30>
 800d1b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d1b8:	430b      	orrs	r3, r1
 800d1ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d1bc:	430b      	orrs	r3, r1
 800d1be:	d120      	bne.n	800d202 <_dtoa_r+0xa72>
 800d1c0:	2a00      	cmp	r2, #0
 800d1c2:	dded      	ble.n	800d1a0 <_dtoa_r+0xa10>
 800d1c4:	4649      	mov	r1, r9
 800d1c6:	2201      	movs	r2, #1
 800d1c8:	4658      	mov	r0, fp
 800d1ca:	f000 fed7 	bl	800df7c <__lshift>
 800d1ce:	4621      	mov	r1, r4
 800d1d0:	4681      	mov	r9, r0
 800d1d2:	f000 ff3f 	bl	800e054 <__mcmp>
 800d1d6:	2800      	cmp	r0, #0
 800d1d8:	dc03      	bgt.n	800d1e2 <_dtoa_r+0xa52>
 800d1da:	d1e1      	bne.n	800d1a0 <_dtoa_r+0xa10>
 800d1dc:	f018 0f01 	tst.w	r8, #1
 800d1e0:	d0de      	beq.n	800d1a0 <_dtoa_r+0xa10>
 800d1e2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d1e6:	d1d8      	bne.n	800d19a <_dtoa_r+0xa0a>
 800d1e8:	9a00      	ldr	r2, [sp, #0]
 800d1ea:	2339      	movs	r3, #57	@ 0x39
 800d1ec:	7013      	strb	r3, [r2, #0]
 800d1ee:	4633      	mov	r3, r6
 800d1f0:	461e      	mov	r6, r3
 800d1f2:	3b01      	subs	r3, #1
 800d1f4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d1f8:	2a39      	cmp	r2, #57	@ 0x39
 800d1fa:	d052      	beq.n	800d2a2 <_dtoa_r+0xb12>
 800d1fc:	3201      	adds	r2, #1
 800d1fe:	701a      	strb	r2, [r3, #0]
 800d200:	e612      	b.n	800ce28 <_dtoa_r+0x698>
 800d202:	2a00      	cmp	r2, #0
 800d204:	dd07      	ble.n	800d216 <_dtoa_r+0xa86>
 800d206:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d20a:	d0ed      	beq.n	800d1e8 <_dtoa_r+0xa58>
 800d20c:	9a00      	ldr	r2, [sp, #0]
 800d20e:	f108 0301 	add.w	r3, r8, #1
 800d212:	7013      	strb	r3, [r2, #0]
 800d214:	e608      	b.n	800ce28 <_dtoa_r+0x698>
 800d216:	9b07      	ldr	r3, [sp, #28]
 800d218:	9a07      	ldr	r2, [sp, #28]
 800d21a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d21e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d220:	4293      	cmp	r3, r2
 800d222:	d028      	beq.n	800d276 <_dtoa_r+0xae6>
 800d224:	4649      	mov	r1, r9
 800d226:	2300      	movs	r3, #0
 800d228:	220a      	movs	r2, #10
 800d22a:	4658      	mov	r0, fp
 800d22c:	f000 fcb0 	bl	800db90 <__multadd>
 800d230:	42af      	cmp	r7, r5
 800d232:	4681      	mov	r9, r0
 800d234:	f04f 0300 	mov.w	r3, #0
 800d238:	f04f 020a 	mov.w	r2, #10
 800d23c:	4639      	mov	r1, r7
 800d23e:	4658      	mov	r0, fp
 800d240:	d107      	bne.n	800d252 <_dtoa_r+0xac2>
 800d242:	f000 fca5 	bl	800db90 <__multadd>
 800d246:	4607      	mov	r7, r0
 800d248:	4605      	mov	r5, r0
 800d24a:	9b07      	ldr	r3, [sp, #28]
 800d24c:	3301      	adds	r3, #1
 800d24e:	9307      	str	r3, [sp, #28]
 800d250:	e774      	b.n	800d13c <_dtoa_r+0x9ac>
 800d252:	f000 fc9d 	bl	800db90 <__multadd>
 800d256:	4629      	mov	r1, r5
 800d258:	4607      	mov	r7, r0
 800d25a:	2300      	movs	r3, #0
 800d25c:	220a      	movs	r2, #10
 800d25e:	4658      	mov	r0, fp
 800d260:	f000 fc96 	bl	800db90 <__multadd>
 800d264:	4605      	mov	r5, r0
 800d266:	e7f0      	b.n	800d24a <_dtoa_r+0xaba>
 800d268:	9b00      	ldr	r3, [sp, #0]
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	bfcc      	ite	gt
 800d26e:	461e      	movgt	r6, r3
 800d270:	2601      	movle	r6, #1
 800d272:	4456      	add	r6, sl
 800d274:	2700      	movs	r7, #0
 800d276:	4649      	mov	r1, r9
 800d278:	2201      	movs	r2, #1
 800d27a:	4658      	mov	r0, fp
 800d27c:	f000 fe7e 	bl	800df7c <__lshift>
 800d280:	4621      	mov	r1, r4
 800d282:	4681      	mov	r9, r0
 800d284:	f000 fee6 	bl	800e054 <__mcmp>
 800d288:	2800      	cmp	r0, #0
 800d28a:	dcb0      	bgt.n	800d1ee <_dtoa_r+0xa5e>
 800d28c:	d102      	bne.n	800d294 <_dtoa_r+0xb04>
 800d28e:	f018 0f01 	tst.w	r8, #1
 800d292:	d1ac      	bne.n	800d1ee <_dtoa_r+0xa5e>
 800d294:	4633      	mov	r3, r6
 800d296:	461e      	mov	r6, r3
 800d298:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d29c:	2a30      	cmp	r2, #48	@ 0x30
 800d29e:	d0fa      	beq.n	800d296 <_dtoa_r+0xb06>
 800d2a0:	e5c2      	b.n	800ce28 <_dtoa_r+0x698>
 800d2a2:	459a      	cmp	sl, r3
 800d2a4:	d1a4      	bne.n	800d1f0 <_dtoa_r+0xa60>
 800d2a6:	9b04      	ldr	r3, [sp, #16]
 800d2a8:	3301      	adds	r3, #1
 800d2aa:	9304      	str	r3, [sp, #16]
 800d2ac:	2331      	movs	r3, #49	@ 0x31
 800d2ae:	f88a 3000 	strb.w	r3, [sl]
 800d2b2:	e5b9      	b.n	800ce28 <_dtoa_r+0x698>
 800d2b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d2b6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d314 <_dtoa_r+0xb84>
 800d2ba:	b11b      	cbz	r3, 800d2c4 <_dtoa_r+0xb34>
 800d2bc:	f10a 0308 	add.w	r3, sl, #8
 800d2c0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d2c2:	6013      	str	r3, [r2, #0]
 800d2c4:	4650      	mov	r0, sl
 800d2c6:	b019      	add	sp, #100	@ 0x64
 800d2c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d2ce:	2b01      	cmp	r3, #1
 800d2d0:	f77f ae37 	ble.w	800cf42 <_dtoa_r+0x7b2>
 800d2d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d2d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800d2d8:	2001      	movs	r0, #1
 800d2da:	e655      	b.n	800cf88 <_dtoa_r+0x7f8>
 800d2dc:	9b00      	ldr	r3, [sp, #0]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	f77f aed6 	ble.w	800d090 <_dtoa_r+0x900>
 800d2e4:	4656      	mov	r6, sl
 800d2e6:	4621      	mov	r1, r4
 800d2e8:	4648      	mov	r0, r9
 800d2ea:	f7ff f9c7 	bl	800c67c <quorem>
 800d2ee:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d2f2:	f806 8b01 	strb.w	r8, [r6], #1
 800d2f6:	9b00      	ldr	r3, [sp, #0]
 800d2f8:	eba6 020a 	sub.w	r2, r6, sl
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	ddb3      	ble.n	800d268 <_dtoa_r+0xad8>
 800d300:	4649      	mov	r1, r9
 800d302:	2300      	movs	r3, #0
 800d304:	220a      	movs	r2, #10
 800d306:	4658      	mov	r0, fp
 800d308:	f000 fc42 	bl	800db90 <__multadd>
 800d30c:	4681      	mov	r9, r0
 800d30e:	e7ea      	b.n	800d2e6 <_dtoa_r+0xb56>
 800d310:	08011cc8 	.word	0x08011cc8
 800d314:	08011c4c 	.word	0x08011c4c

0800d318 <_free_r>:
 800d318:	b538      	push	{r3, r4, r5, lr}
 800d31a:	4605      	mov	r5, r0
 800d31c:	2900      	cmp	r1, #0
 800d31e:	d041      	beq.n	800d3a4 <_free_r+0x8c>
 800d320:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d324:	1f0c      	subs	r4, r1, #4
 800d326:	2b00      	cmp	r3, #0
 800d328:	bfb8      	it	lt
 800d32a:	18e4      	addlt	r4, r4, r3
 800d32c:	f7fc fc68 	bl	8009c00 <__malloc_lock>
 800d330:	4a1d      	ldr	r2, [pc, #116]	@ (800d3a8 <_free_r+0x90>)
 800d332:	6813      	ldr	r3, [r2, #0]
 800d334:	b933      	cbnz	r3, 800d344 <_free_r+0x2c>
 800d336:	6063      	str	r3, [r4, #4]
 800d338:	6014      	str	r4, [r2, #0]
 800d33a:	4628      	mov	r0, r5
 800d33c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d340:	f7fc bc64 	b.w	8009c0c <__malloc_unlock>
 800d344:	42a3      	cmp	r3, r4
 800d346:	d908      	bls.n	800d35a <_free_r+0x42>
 800d348:	6820      	ldr	r0, [r4, #0]
 800d34a:	1821      	adds	r1, r4, r0
 800d34c:	428b      	cmp	r3, r1
 800d34e:	bf01      	itttt	eq
 800d350:	6819      	ldreq	r1, [r3, #0]
 800d352:	685b      	ldreq	r3, [r3, #4]
 800d354:	1809      	addeq	r1, r1, r0
 800d356:	6021      	streq	r1, [r4, #0]
 800d358:	e7ed      	b.n	800d336 <_free_r+0x1e>
 800d35a:	461a      	mov	r2, r3
 800d35c:	685b      	ldr	r3, [r3, #4]
 800d35e:	b10b      	cbz	r3, 800d364 <_free_r+0x4c>
 800d360:	42a3      	cmp	r3, r4
 800d362:	d9fa      	bls.n	800d35a <_free_r+0x42>
 800d364:	6811      	ldr	r1, [r2, #0]
 800d366:	1850      	adds	r0, r2, r1
 800d368:	42a0      	cmp	r0, r4
 800d36a:	d10b      	bne.n	800d384 <_free_r+0x6c>
 800d36c:	6820      	ldr	r0, [r4, #0]
 800d36e:	4401      	add	r1, r0
 800d370:	1850      	adds	r0, r2, r1
 800d372:	4283      	cmp	r3, r0
 800d374:	6011      	str	r1, [r2, #0]
 800d376:	d1e0      	bne.n	800d33a <_free_r+0x22>
 800d378:	6818      	ldr	r0, [r3, #0]
 800d37a:	685b      	ldr	r3, [r3, #4]
 800d37c:	6053      	str	r3, [r2, #4]
 800d37e:	4408      	add	r0, r1
 800d380:	6010      	str	r0, [r2, #0]
 800d382:	e7da      	b.n	800d33a <_free_r+0x22>
 800d384:	d902      	bls.n	800d38c <_free_r+0x74>
 800d386:	230c      	movs	r3, #12
 800d388:	602b      	str	r3, [r5, #0]
 800d38a:	e7d6      	b.n	800d33a <_free_r+0x22>
 800d38c:	6820      	ldr	r0, [r4, #0]
 800d38e:	1821      	adds	r1, r4, r0
 800d390:	428b      	cmp	r3, r1
 800d392:	bf04      	itt	eq
 800d394:	6819      	ldreq	r1, [r3, #0]
 800d396:	685b      	ldreq	r3, [r3, #4]
 800d398:	6063      	str	r3, [r4, #4]
 800d39a:	bf04      	itt	eq
 800d39c:	1809      	addeq	r1, r1, r0
 800d39e:	6021      	streq	r1, [r4, #0]
 800d3a0:	6054      	str	r4, [r2, #4]
 800d3a2:	e7ca      	b.n	800d33a <_free_r+0x22>
 800d3a4:	bd38      	pop	{r3, r4, r5, pc}
 800d3a6:	bf00      	nop
 800d3a8:	200096e0 	.word	0x200096e0

0800d3ac <rshift>:
 800d3ac:	6903      	ldr	r3, [r0, #16]
 800d3ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d3b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d3b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d3ba:	f100 0414 	add.w	r4, r0, #20
 800d3be:	dd45      	ble.n	800d44c <rshift+0xa0>
 800d3c0:	f011 011f 	ands.w	r1, r1, #31
 800d3c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d3c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d3cc:	d10c      	bne.n	800d3e8 <rshift+0x3c>
 800d3ce:	f100 0710 	add.w	r7, r0, #16
 800d3d2:	4629      	mov	r1, r5
 800d3d4:	42b1      	cmp	r1, r6
 800d3d6:	d334      	bcc.n	800d442 <rshift+0x96>
 800d3d8:	1a9b      	subs	r3, r3, r2
 800d3da:	009b      	lsls	r3, r3, #2
 800d3dc:	1eea      	subs	r2, r5, #3
 800d3de:	4296      	cmp	r6, r2
 800d3e0:	bf38      	it	cc
 800d3e2:	2300      	movcc	r3, #0
 800d3e4:	4423      	add	r3, r4
 800d3e6:	e015      	b.n	800d414 <rshift+0x68>
 800d3e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d3ec:	f1c1 0820 	rsb	r8, r1, #32
 800d3f0:	40cf      	lsrs	r7, r1
 800d3f2:	f105 0e04 	add.w	lr, r5, #4
 800d3f6:	46a1      	mov	r9, r4
 800d3f8:	4576      	cmp	r6, lr
 800d3fa:	46f4      	mov	ip, lr
 800d3fc:	d815      	bhi.n	800d42a <rshift+0x7e>
 800d3fe:	1a9a      	subs	r2, r3, r2
 800d400:	0092      	lsls	r2, r2, #2
 800d402:	3a04      	subs	r2, #4
 800d404:	3501      	adds	r5, #1
 800d406:	42ae      	cmp	r6, r5
 800d408:	bf38      	it	cc
 800d40a:	2200      	movcc	r2, #0
 800d40c:	18a3      	adds	r3, r4, r2
 800d40e:	50a7      	str	r7, [r4, r2]
 800d410:	b107      	cbz	r7, 800d414 <rshift+0x68>
 800d412:	3304      	adds	r3, #4
 800d414:	1b1a      	subs	r2, r3, r4
 800d416:	42a3      	cmp	r3, r4
 800d418:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d41c:	bf08      	it	eq
 800d41e:	2300      	moveq	r3, #0
 800d420:	6102      	str	r2, [r0, #16]
 800d422:	bf08      	it	eq
 800d424:	6143      	streq	r3, [r0, #20]
 800d426:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d42a:	f8dc c000 	ldr.w	ip, [ip]
 800d42e:	fa0c fc08 	lsl.w	ip, ip, r8
 800d432:	ea4c 0707 	orr.w	r7, ip, r7
 800d436:	f849 7b04 	str.w	r7, [r9], #4
 800d43a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d43e:	40cf      	lsrs	r7, r1
 800d440:	e7da      	b.n	800d3f8 <rshift+0x4c>
 800d442:	f851 cb04 	ldr.w	ip, [r1], #4
 800d446:	f847 cf04 	str.w	ip, [r7, #4]!
 800d44a:	e7c3      	b.n	800d3d4 <rshift+0x28>
 800d44c:	4623      	mov	r3, r4
 800d44e:	e7e1      	b.n	800d414 <rshift+0x68>

0800d450 <__hexdig_fun>:
 800d450:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d454:	2b09      	cmp	r3, #9
 800d456:	d802      	bhi.n	800d45e <__hexdig_fun+0xe>
 800d458:	3820      	subs	r0, #32
 800d45a:	b2c0      	uxtb	r0, r0
 800d45c:	4770      	bx	lr
 800d45e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d462:	2b05      	cmp	r3, #5
 800d464:	d801      	bhi.n	800d46a <__hexdig_fun+0x1a>
 800d466:	3847      	subs	r0, #71	@ 0x47
 800d468:	e7f7      	b.n	800d45a <__hexdig_fun+0xa>
 800d46a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d46e:	2b05      	cmp	r3, #5
 800d470:	d801      	bhi.n	800d476 <__hexdig_fun+0x26>
 800d472:	3827      	subs	r0, #39	@ 0x27
 800d474:	e7f1      	b.n	800d45a <__hexdig_fun+0xa>
 800d476:	2000      	movs	r0, #0
 800d478:	4770      	bx	lr
	...

0800d47c <__gethex>:
 800d47c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d480:	b085      	sub	sp, #20
 800d482:	468a      	mov	sl, r1
 800d484:	9302      	str	r3, [sp, #8]
 800d486:	680b      	ldr	r3, [r1, #0]
 800d488:	9001      	str	r0, [sp, #4]
 800d48a:	4690      	mov	r8, r2
 800d48c:	1c9c      	adds	r4, r3, #2
 800d48e:	46a1      	mov	r9, r4
 800d490:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d494:	2830      	cmp	r0, #48	@ 0x30
 800d496:	d0fa      	beq.n	800d48e <__gethex+0x12>
 800d498:	eba9 0303 	sub.w	r3, r9, r3
 800d49c:	f1a3 0b02 	sub.w	fp, r3, #2
 800d4a0:	f7ff ffd6 	bl	800d450 <__hexdig_fun>
 800d4a4:	4605      	mov	r5, r0
 800d4a6:	2800      	cmp	r0, #0
 800d4a8:	d168      	bne.n	800d57c <__gethex+0x100>
 800d4aa:	49a0      	ldr	r1, [pc, #640]	@ (800d72c <__gethex+0x2b0>)
 800d4ac:	2201      	movs	r2, #1
 800d4ae:	4648      	mov	r0, r9
 800d4b0:	f7fe fa81 	bl	800b9b6 <strncmp>
 800d4b4:	4607      	mov	r7, r0
 800d4b6:	2800      	cmp	r0, #0
 800d4b8:	d167      	bne.n	800d58a <__gethex+0x10e>
 800d4ba:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d4be:	4626      	mov	r6, r4
 800d4c0:	f7ff ffc6 	bl	800d450 <__hexdig_fun>
 800d4c4:	2800      	cmp	r0, #0
 800d4c6:	d062      	beq.n	800d58e <__gethex+0x112>
 800d4c8:	4623      	mov	r3, r4
 800d4ca:	7818      	ldrb	r0, [r3, #0]
 800d4cc:	2830      	cmp	r0, #48	@ 0x30
 800d4ce:	4699      	mov	r9, r3
 800d4d0:	f103 0301 	add.w	r3, r3, #1
 800d4d4:	d0f9      	beq.n	800d4ca <__gethex+0x4e>
 800d4d6:	f7ff ffbb 	bl	800d450 <__hexdig_fun>
 800d4da:	fab0 f580 	clz	r5, r0
 800d4de:	096d      	lsrs	r5, r5, #5
 800d4e0:	f04f 0b01 	mov.w	fp, #1
 800d4e4:	464a      	mov	r2, r9
 800d4e6:	4616      	mov	r6, r2
 800d4e8:	3201      	adds	r2, #1
 800d4ea:	7830      	ldrb	r0, [r6, #0]
 800d4ec:	f7ff ffb0 	bl	800d450 <__hexdig_fun>
 800d4f0:	2800      	cmp	r0, #0
 800d4f2:	d1f8      	bne.n	800d4e6 <__gethex+0x6a>
 800d4f4:	498d      	ldr	r1, [pc, #564]	@ (800d72c <__gethex+0x2b0>)
 800d4f6:	2201      	movs	r2, #1
 800d4f8:	4630      	mov	r0, r6
 800d4fa:	f7fe fa5c 	bl	800b9b6 <strncmp>
 800d4fe:	2800      	cmp	r0, #0
 800d500:	d13f      	bne.n	800d582 <__gethex+0x106>
 800d502:	b944      	cbnz	r4, 800d516 <__gethex+0x9a>
 800d504:	1c74      	adds	r4, r6, #1
 800d506:	4622      	mov	r2, r4
 800d508:	4616      	mov	r6, r2
 800d50a:	3201      	adds	r2, #1
 800d50c:	7830      	ldrb	r0, [r6, #0]
 800d50e:	f7ff ff9f 	bl	800d450 <__hexdig_fun>
 800d512:	2800      	cmp	r0, #0
 800d514:	d1f8      	bne.n	800d508 <__gethex+0x8c>
 800d516:	1ba4      	subs	r4, r4, r6
 800d518:	00a7      	lsls	r7, r4, #2
 800d51a:	7833      	ldrb	r3, [r6, #0]
 800d51c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d520:	2b50      	cmp	r3, #80	@ 0x50
 800d522:	d13e      	bne.n	800d5a2 <__gethex+0x126>
 800d524:	7873      	ldrb	r3, [r6, #1]
 800d526:	2b2b      	cmp	r3, #43	@ 0x2b
 800d528:	d033      	beq.n	800d592 <__gethex+0x116>
 800d52a:	2b2d      	cmp	r3, #45	@ 0x2d
 800d52c:	d034      	beq.n	800d598 <__gethex+0x11c>
 800d52e:	1c71      	adds	r1, r6, #1
 800d530:	2400      	movs	r4, #0
 800d532:	7808      	ldrb	r0, [r1, #0]
 800d534:	f7ff ff8c 	bl	800d450 <__hexdig_fun>
 800d538:	1e43      	subs	r3, r0, #1
 800d53a:	b2db      	uxtb	r3, r3
 800d53c:	2b18      	cmp	r3, #24
 800d53e:	d830      	bhi.n	800d5a2 <__gethex+0x126>
 800d540:	f1a0 0210 	sub.w	r2, r0, #16
 800d544:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d548:	f7ff ff82 	bl	800d450 <__hexdig_fun>
 800d54c:	f100 3cff 	add.w	ip, r0, #4294967295
 800d550:	fa5f fc8c 	uxtb.w	ip, ip
 800d554:	f1bc 0f18 	cmp.w	ip, #24
 800d558:	f04f 030a 	mov.w	r3, #10
 800d55c:	d91e      	bls.n	800d59c <__gethex+0x120>
 800d55e:	b104      	cbz	r4, 800d562 <__gethex+0xe6>
 800d560:	4252      	negs	r2, r2
 800d562:	4417      	add	r7, r2
 800d564:	f8ca 1000 	str.w	r1, [sl]
 800d568:	b1ed      	cbz	r5, 800d5a6 <__gethex+0x12a>
 800d56a:	f1bb 0f00 	cmp.w	fp, #0
 800d56e:	bf0c      	ite	eq
 800d570:	2506      	moveq	r5, #6
 800d572:	2500      	movne	r5, #0
 800d574:	4628      	mov	r0, r5
 800d576:	b005      	add	sp, #20
 800d578:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d57c:	2500      	movs	r5, #0
 800d57e:	462c      	mov	r4, r5
 800d580:	e7b0      	b.n	800d4e4 <__gethex+0x68>
 800d582:	2c00      	cmp	r4, #0
 800d584:	d1c7      	bne.n	800d516 <__gethex+0x9a>
 800d586:	4627      	mov	r7, r4
 800d588:	e7c7      	b.n	800d51a <__gethex+0x9e>
 800d58a:	464e      	mov	r6, r9
 800d58c:	462f      	mov	r7, r5
 800d58e:	2501      	movs	r5, #1
 800d590:	e7c3      	b.n	800d51a <__gethex+0x9e>
 800d592:	2400      	movs	r4, #0
 800d594:	1cb1      	adds	r1, r6, #2
 800d596:	e7cc      	b.n	800d532 <__gethex+0xb6>
 800d598:	2401      	movs	r4, #1
 800d59a:	e7fb      	b.n	800d594 <__gethex+0x118>
 800d59c:	fb03 0002 	mla	r0, r3, r2, r0
 800d5a0:	e7ce      	b.n	800d540 <__gethex+0xc4>
 800d5a2:	4631      	mov	r1, r6
 800d5a4:	e7de      	b.n	800d564 <__gethex+0xe8>
 800d5a6:	eba6 0309 	sub.w	r3, r6, r9
 800d5aa:	3b01      	subs	r3, #1
 800d5ac:	4629      	mov	r1, r5
 800d5ae:	2b07      	cmp	r3, #7
 800d5b0:	dc0a      	bgt.n	800d5c8 <__gethex+0x14c>
 800d5b2:	9801      	ldr	r0, [sp, #4]
 800d5b4:	f000 fa8a 	bl	800dacc <_Balloc>
 800d5b8:	4604      	mov	r4, r0
 800d5ba:	b940      	cbnz	r0, 800d5ce <__gethex+0x152>
 800d5bc:	4b5c      	ldr	r3, [pc, #368]	@ (800d730 <__gethex+0x2b4>)
 800d5be:	4602      	mov	r2, r0
 800d5c0:	21e4      	movs	r1, #228	@ 0xe4
 800d5c2:	485c      	ldr	r0, [pc, #368]	@ (800d734 <__gethex+0x2b8>)
 800d5c4:	f001 fd6a 	bl	800f09c <__assert_func>
 800d5c8:	3101      	adds	r1, #1
 800d5ca:	105b      	asrs	r3, r3, #1
 800d5cc:	e7ef      	b.n	800d5ae <__gethex+0x132>
 800d5ce:	f100 0a14 	add.w	sl, r0, #20
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	4655      	mov	r5, sl
 800d5d6:	469b      	mov	fp, r3
 800d5d8:	45b1      	cmp	r9, r6
 800d5da:	d337      	bcc.n	800d64c <__gethex+0x1d0>
 800d5dc:	f845 bb04 	str.w	fp, [r5], #4
 800d5e0:	eba5 050a 	sub.w	r5, r5, sl
 800d5e4:	10ad      	asrs	r5, r5, #2
 800d5e6:	6125      	str	r5, [r4, #16]
 800d5e8:	4658      	mov	r0, fp
 800d5ea:	f000 fb61 	bl	800dcb0 <__hi0bits>
 800d5ee:	016d      	lsls	r5, r5, #5
 800d5f0:	f8d8 6000 	ldr.w	r6, [r8]
 800d5f4:	1a2d      	subs	r5, r5, r0
 800d5f6:	42b5      	cmp	r5, r6
 800d5f8:	dd54      	ble.n	800d6a4 <__gethex+0x228>
 800d5fa:	1bad      	subs	r5, r5, r6
 800d5fc:	4629      	mov	r1, r5
 800d5fe:	4620      	mov	r0, r4
 800d600:	f000 fef5 	bl	800e3ee <__any_on>
 800d604:	4681      	mov	r9, r0
 800d606:	b178      	cbz	r0, 800d628 <__gethex+0x1ac>
 800d608:	1e6b      	subs	r3, r5, #1
 800d60a:	1159      	asrs	r1, r3, #5
 800d60c:	f003 021f 	and.w	r2, r3, #31
 800d610:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d614:	f04f 0901 	mov.w	r9, #1
 800d618:	fa09 f202 	lsl.w	r2, r9, r2
 800d61c:	420a      	tst	r2, r1
 800d61e:	d003      	beq.n	800d628 <__gethex+0x1ac>
 800d620:	454b      	cmp	r3, r9
 800d622:	dc36      	bgt.n	800d692 <__gethex+0x216>
 800d624:	f04f 0902 	mov.w	r9, #2
 800d628:	4629      	mov	r1, r5
 800d62a:	4620      	mov	r0, r4
 800d62c:	f7ff febe 	bl	800d3ac <rshift>
 800d630:	442f      	add	r7, r5
 800d632:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d636:	42bb      	cmp	r3, r7
 800d638:	da42      	bge.n	800d6c0 <__gethex+0x244>
 800d63a:	9801      	ldr	r0, [sp, #4]
 800d63c:	4621      	mov	r1, r4
 800d63e:	f000 fa85 	bl	800db4c <_Bfree>
 800d642:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d644:	2300      	movs	r3, #0
 800d646:	6013      	str	r3, [r2, #0]
 800d648:	25a3      	movs	r5, #163	@ 0xa3
 800d64a:	e793      	b.n	800d574 <__gethex+0xf8>
 800d64c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d650:	2a2e      	cmp	r2, #46	@ 0x2e
 800d652:	d012      	beq.n	800d67a <__gethex+0x1fe>
 800d654:	2b20      	cmp	r3, #32
 800d656:	d104      	bne.n	800d662 <__gethex+0x1e6>
 800d658:	f845 bb04 	str.w	fp, [r5], #4
 800d65c:	f04f 0b00 	mov.w	fp, #0
 800d660:	465b      	mov	r3, fp
 800d662:	7830      	ldrb	r0, [r6, #0]
 800d664:	9303      	str	r3, [sp, #12]
 800d666:	f7ff fef3 	bl	800d450 <__hexdig_fun>
 800d66a:	9b03      	ldr	r3, [sp, #12]
 800d66c:	f000 000f 	and.w	r0, r0, #15
 800d670:	4098      	lsls	r0, r3
 800d672:	ea4b 0b00 	orr.w	fp, fp, r0
 800d676:	3304      	adds	r3, #4
 800d678:	e7ae      	b.n	800d5d8 <__gethex+0x15c>
 800d67a:	45b1      	cmp	r9, r6
 800d67c:	d8ea      	bhi.n	800d654 <__gethex+0x1d8>
 800d67e:	492b      	ldr	r1, [pc, #172]	@ (800d72c <__gethex+0x2b0>)
 800d680:	9303      	str	r3, [sp, #12]
 800d682:	2201      	movs	r2, #1
 800d684:	4630      	mov	r0, r6
 800d686:	f7fe f996 	bl	800b9b6 <strncmp>
 800d68a:	9b03      	ldr	r3, [sp, #12]
 800d68c:	2800      	cmp	r0, #0
 800d68e:	d1e1      	bne.n	800d654 <__gethex+0x1d8>
 800d690:	e7a2      	b.n	800d5d8 <__gethex+0x15c>
 800d692:	1ea9      	subs	r1, r5, #2
 800d694:	4620      	mov	r0, r4
 800d696:	f000 feaa 	bl	800e3ee <__any_on>
 800d69a:	2800      	cmp	r0, #0
 800d69c:	d0c2      	beq.n	800d624 <__gethex+0x1a8>
 800d69e:	f04f 0903 	mov.w	r9, #3
 800d6a2:	e7c1      	b.n	800d628 <__gethex+0x1ac>
 800d6a4:	da09      	bge.n	800d6ba <__gethex+0x23e>
 800d6a6:	1b75      	subs	r5, r6, r5
 800d6a8:	4621      	mov	r1, r4
 800d6aa:	9801      	ldr	r0, [sp, #4]
 800d6ac:	462a      	mov	r2, r5
 800d6ae:	f000 fc65 	bl	800df7c <__lshift>
 800d6b2:	1b7f      	subs	r7, r7, r5
 800d6b4:	4604      	mov	r4, r0
 800d6b6:	f100 0a14 	add.w	sl, r0, #20
 800d6ba:	f04f 0900 	mov.w	r9, #0
 800d6be:	e7b8      	b.n	800d632 <__gethex+0x1b6>
 800d6c0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d6c4:	42bd      	cmp	r5, r7
 800d6c6:	dd6f      	ble.n	800d7a8 <__gethex+0x32c>
 800d6c8:	1bed      	subs	r5, r5, r7
 800d6ca:	42ae      	cmp	r6, r5
 800d6cc:	dc34      	bgt.n	800d738 <__gethex+0x2bc>
 800d6ce:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d6d2:	2b02      	cmp	r3, #2
 800d6d4:	d022      	beq.n	800d71c <__gethex+0x2a0>
 800d6d6:	2b03      	cmp	r3, #3
 800d6d8:	d024      	beq.n	800d724 <__gethex+0x2a8>
 800d6da:	2b01      	cmp	r3, #1
 800d6dc:	d115      	bne.n	800d70a <__gethex+0x28e>
 800d6de:	42ae      	cmp	r6, r5
 800d6e0:	d113      	bne.n	800d70a <__gethex+0x28e>
 800d6e2:	2e01      	cmp	r6, #1
 800d6e4:	d10b      	bne.n	800d6fe <__gethex+0x282>
 800d6e6:	9a02      	ldr	r2, [sp, #8]
 800d6e8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d6ec:	6013      	str	r3, [r2, #0]
 800d6ee:	2301      	movs	r3, #1
 800d6f0:	6123      	str	r3, [r4, #16]
 800d6f2:	f8ca 3000 	str.w	r3, [sl]
 800d6f6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d6f8:	2562      	movs	r5, #98	@ 0x62
 800d6fa:	601c      	str	r4, [r3, #0]
 800d6fc:	e73a      	b.n	800d574 <__gethex+0xf8>
 800d6fe:	1e71      	subs	r1, r6, #1
 800d700:	4620      	mov	r0, r4
 800d702:	f000 fe74 	bl	800e3ee <__any_on>
 800d706:	2800      	cmp	r0, #0
 800d708:	d1ed      	bne.n	800d6e6 <__gethex+0x26a>
 800d70a:	9801      	ldr	r0, [sp, #4]
 800d70c:	4621      	mov	r1, r4
 800d70e:	f000 fa1d 	bl	800db4c <_Bfree>
 800d712:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d714:	2300      	movs	r3, #0
 800d716:	6013      	str	r3, [r2, #0]
 800d718:	2550      	movs	r5, #80	@ 0x50
 800d71a:	e72b      	b.n	800d574 <__gethex+0xf8>
 800d71c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d1f3      	bne.n	800d70a <__gethex+0x28e>
 800d722:	e7e0      	b.n	800d6e6 <__gethex+0x26a>
 800d724:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d726:	2b00      	cmp	r3, #0
 800d728:	d1dd      	bne.n	800d6e6 <__gethex+0x26a>
 800d72a:	e7ee      	b.n	800d70a <__gethex+0x28e>
 800d72c:	08011a0a 	.word	0x08011a0a
 800d730:	08011cc8 	.word	0x08011cc8
 800d734:	08011cd9 	.word	0x08011cd9
 800d738:	1e6f      	subs	r7, r5, #1
 800d73a:	f1b9 0f00 	cmp.w	r9, #0
 800d73e:	d130      	bne.n	800d7a2 <__gethex+0x326>
 800d740:	b127      	cbz	r7, 800d74c <__gethex+0x2d0>
 800d742:	4639      	mov	r1, r7
 800d744:	4620      	mov	r0, r4
 800d746:	f000 fe52 	bl	800e3ee <__any_on>
 800d74a:	4681      	mov	r9, r0
 800d74c:	117a      	asrs	r2, r7, #5
 800d74e:	2301      	movs	r3, #1
 800d750:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d754:	f007 071f 	and.w	r7, r7, #31
 800d758:	40bb      	lsls	r3, r7
 800d75a:	4213      	tst	r3, r2
 800d75c:	4629      	mov	r1, r5
 800d75e:	4620      	mov	r0, r4
 800d760:	bf18      	it	ne
 800d762:	f049 0902 	orrne.w	r9, r9, #2
 800d766:	f7ff fe21 	bl	800d3ac <rshift>
 800d76a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d76e:	1b76      	subs	r6, r6, r5
 800d770:	2502      	movs	r5, #2
 800d772:	f1b9 0f00 	cmp.w	r9, #0
 800d776:	d047      	beq.n	800d808 <__gethex+0x38c>
 800d778:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d77c:	2b02      	cmp	r3, #2
 800d77e:	d015      	beq.n	800d7ac <__gethex+0x330>
 800d780:	2b03      	cmp	r3, #3
 800d782:	d017      	beq.n	800d7b4 <__gethex+0x338>
 800d784:	2b01      	cmp	r3, #1
 800d786:	d109      	bne.n	800d79c <__gethex+0x320>
 800d788:	f019 0f02 	tst.w	r9, #2
 800d78c:	d006      	beq.n	800d79c <__gethex+0x320>
 800d78e:	f8da 3000 	ldr.w	r3, [sl]
 800d792:	ea49 0903 	orr.w	r9, r9, r3
 800d796:	f019 0f01 	tst.w	r9, #1
 800d79a:	d10e      	bne.n	800d7ba <__gethex+0x33e>
 800d79c:	f045 0510 	orr.w	r5, r5, #16
 800d7a0:	e032      	b.n	800d808 <__gethex+0x38c>
 800d7a2:	f04f 0901 	mov.w	r9, #1
 800d7a6:	e7d1      	b.n	800d74c <__gethex+0x2d0>
 800d7a8:	2501      	movs	r5, #1
 800d7aa:	e7e2      	b.n	800d772 <__gethex+0x2f6>
 800d7ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7ae:	f1c3 0301 	rsb	r3, r3, #1
 800d7b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d7b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d7b6:	2b00      	cmp	r3, #0
 800d7b8:	d0f0      	beq.n	800d79c <__gethex+0x320>
 800d7ba:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d7be:	f104 0314 	add.w	r3, r4, #20
 800d7c2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d7c6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d7ca:	f04f 0c00 	mov.w	ip, #0
 800d7ce:	4618      	mov	r0, r3
 800d7d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7d4:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d7d8:	d01b      	beq.n	800d812 <__gethex+0x396>
 800d7da:	3201      	adds	r2, #1
 800d7dc:	6002      	str	r2, [r0, #0]
 800d7de:	2d02      	cmp	r5, #2
 800d7e0:	f104 0314 	add.w	r3, r4, #20
 800d7e4:	d13c      	bne.n	800d860 <__gethex+0x3e4>
 800d7e6:	f8d8 2000 	ldr.w	r2, [r8]
 800d7ea:	3a01      	subs	r2, #1
 800d7ec:	42b2      	cmp	r2, r6
 800d7ee:	d109      	bne.n	800d804 <__gethex+0x388>
 800d7f0:	1171      	asrs	r1, r6, #5
 800d7f2:	2201      	movs	r2, #1
 800d7f4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d7f8:	f006 061f 	and.w	r6, r6, #31
 800d7fc:	fa02 f606 	lsl.w	r6, r2, r6
 800d800:	421e      	tst	r6, r3
 800d802:	d13a      	bne.n	800d87a <__gethex+0x3fe>
 800d804:	f045 0520 	orr.w	r5, r5, #32
 800d808:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d80a:	601c      	str	r4, [r3, #0]
 800d80c:	9b02      	ldr	r3, [sp, #8]
 800d80e:	601f      	str	r7, [r3, #0]
 800d810:	e6b0      	b.n	800d574 <__gethex+0xf8>
 800d812:	4299      	cmp	r1, r3
 800d814:	f843 cc04 	str.w	ip, [r3, #-4]
 800d818:	d8d9      	bhi.n	800d7ce <__gethex+0x352>
 800d81a:	68a3      	ldr	r3, [r4, #8]
 800d81c:	459b      	cmp	fp, r3
 800d81e:	db17      	blt.n	800d850 <__gethex+0x3d4>
 800d820:	6861      	ldr	r1, [r4, #4]
 800d822:	9801      	ldr	r0, [sp, #4]
 800d824:	3101      	adds	r1, #1
 800d826:	f000 f951 	bl	800dacc <_Balloc>
 800d82a:	4681      	mov	r9, r0
 800d82c:	b918      	cbnz	r0, 800d836 <__gethex+0x3ba>
 800d82e:	4b1a      	ldr	r3, [pc, #104]	@ (800d898 <__gethex+0x41c>)
 800d830:	4602      	mov	r2, r0
 800d832:	2184      	movs	r1, #132	@ 0x84
 800d834:	e6c5      	b.n	800d5c2 <__gethex+0x146>
 800d836:	6922      	ldr	r2, [r4, #16]
 800d838:	3202      	adds	r2, #2
 800d83a:	f104 010c 	add.w	r1, r4, #12
 800d83e:	0092      	lsls	r2, r2, #2
 800d840:	300c      	adds	r0, #12
 800d842:	f7fe fef7 	bl	800c634 <memcpy>
 800d846:	4621      	mov	r1, r4
 800d848:	9801      	ldr	r0, [sp, #4]
 800d84a:	f000 f97f 	bl	800db4c <_Bfree>
 800d84e:	464c      	mov	r4, r9
 800d850:	6923      	ldr	r3, [r4, #16]
 800d852:	1c5a      	adds	r2, r3, #1
 800d854:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d858:	6122      	str	r2, [r4, #16]
 800d85a:	2201      	movs	r2, #1
 800d85c:	615a      	str	r2, [r3, #20]
 800d85e:	e7be      	b.n	800d7de <__gethex+0x362>
 800d860:	6922      	ldr	r2, [r4, #16]
 800d862:	455a      	cmp	r2, fp
 800d864:	dd0b      	ble.n	800d87e <__gethex+0x402>
 800d866:	2101      	movs	r1, #1
 800d868:	4620      	mov	r0, r4
 800d86a:	f7ff fd9f 	bl	800d3ac <rshift>
 800d86e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d872:	3701      	adds	r7, #1
 800d874:	42bb      	cmp	r3, r7
 800d876:	f6ff aee0 	blt.w	800d63a <__gethex+0x1be>
 800d87a:	2501      	movs	r5, #1
 800d87c:	e7c2      	b.n	800d804 <__gethex+0x388>
 800d87e:	f016 061f 	ands.w	r6, r6, #31
 800d882:	d0fa      	beq.n	800d87a <__gethex+0x3fe>
 800d884:	4453      	add	r3, sl
 800d886:	f1c6 0620 	rsb	r6, r6, #32
 800d88a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d88e:	f000 fa0f 	bl	800dcb0 <__hi0bits>
 800d892:	42b0      	cmp	r0, r6
 800d894:	dbe7      	blt.n	800d866 <__gethex+0x3ea>
 800d896:	e7f0      	b.n	800d87a <__gethex+0x3fe>
 800d898:	08011cc8 	.word	0x08011cc8

0800d89c <L_shift>:
 800d89c:	f1c2 0208 	rsb	r2, r2, #8
 800d8a0:	0092      	lsls	r2, r2, #2
 800d8a2:	b570      	push	{r4, r5, r6, lr}
 800d8a4:	f1c2 0620 	rsb	r6, r2, #32
 800d8a8:	6843      	ldr	r3, [r0, #4]
 800d8aa:	6804      	ldr	r4, [r0, #0]
 800d8ac:	fa03 f506 	lsl.w	r5, r3, r6
 800d8b0:	432c      	orrs	r4, r5
 800d8b2:	40d3      	lsrs	r3, r2
 800d8b4:	6004      	str	r4, [r0, #0]
 800d8b6:	f840 3f04 	str.w	r3, [r0, #4]!
 800d8ba:	4288      	cmp	r0, r1
 800d8bc:	d3f4      	bcc.n	800d8a8 <L_shift+0xc>
 800d8be:	bd70      	pop	{r4, r5, r6, pc}

0800d8c0 <__match>:
 800d8c0:	b530      	push	{r4, r5, lr}
 800d8c2:	6803      	ldr	r3, [r0, #0]
 800d8c4:	3301      	adds	r3, #1
 800d8c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d8ca:	b914      	cbnz	r4, 800d8d2 <__match+0x12>
 800d8cc:	6003      	str	r3, [r0, #0]
 800d8ce:	2001      	movs	r0, #1
 800d8d0:	bd30      	pop	{r4, r5, pc}
 800d8d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8d6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d8da:	2d19      	cmp	r5, #25
 800d8dc:	bf98      	it	ls
 800d8de:	3220      	addls	r2, #32
 800d8e0:	42a2      	cmp	r2, r4
 800d8e2:	d0f0      	beq.n	800d8c6 <__match+0x6>
 800d8e4:	2000      	movs	r0, #0
 800d8e6:	e7f3      	b.n	800d8d0 <__match+0x10>

0800d8e8 <__hexnan>:
 800d8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8ec:	680b      	ldr	r3, [r1, #0]
 800d8ee:	6801      	ldr	r1, [r0, #0]
 800d8f0:	115e      	asrs	r6, r3, #5
 800d8f2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d8f6:	f013 031f 	ands.w	r3, r3, #31
 800d8fa:	b087      	sub	sp, #28
 800d8fc:	bf18      	it	ne
 800d8fe:	3604      	addne	r6, #4
 800d900:	2500      	movs	r5, #0
 800d902:	1f37      	subs	r7, r6, #4
 800d904:	4682      	mov	sl, r0
 800d906:	4690      	mov	r8, r2
 800d908:	9301      	str	r3, [sp, #4]
 800d90a:	f846 5c04 	str.w	r5, [r6, #-4]
 800d90e:	46b9      	mov	r9, r7
 800d910:	463c      	mov	r4, r7
 800d912:	9502      	str	r5, [sp, #8]
 800d914:	46ab      	mov	fp, r5
 800d916:	784a      	ldrb	r2, [r1, #1]
 800d918:	1c4b      	adds	r3, r1, #1
 800d91a:	9303      	str	r3, [sp, #12]
 800d91c:	b342      	cbz	r2, 800d970 <__hexnan+0x88>
 800d91e:	4610      	mov	r0, r2
 800d920:	9105      	str	r1, [sp, #20]
 800d922:	9204      	str	r2, [sp, #16]
 800d924:	f7ff fd94 	bl	800d450 <__hexdig_fun>
 800d928:	2800      	cmp	r0, #0
 800d92a:	d151      	bne.n	800d9d0 <__hexnan+0xe8>
 800d92c:	9a04      	ldr	r2, [sp, #16]
 800d92e:	9905      	ldr	r1, [sp, #20]
 800d930:	2a20      	cmp	r2, #32
 800d932:	d818      	bhi.n	800d966 <__hexnan+0x7e>
 800d934:	9b02      	ldr	r3, [sp, #8]
 800d936:	459b      	cmp	fp, r3
 800d938:	dd13      	ble.n	800d962 <__hexnan+0x7a>
 800d93a:	454c      	cmp	r4, r9
 800d93c:	d206      	bcs.n	800d94c <__hexnan+0x64>
 800d93e:	2d07      	cmp	r5, #7
 800d940:	dc04      	bgt.n	800d94c <__hexnan+0x64>
 800d942:	462a      	mov	r2, r5
 800d944:	4649      	mov	r1, r9
 800d946:	4620      	mov	r0, r4
 800d948:	f7ff ffa8 	bl	800d89c <L_shift>
 800d94c:	4544      	cmp	r4, r8
 800d94e:	d952      	bls.n	800d9f6 <__hexnan+0x10e>
 800d950:	2300      	movs	r3, #0
 800d952:	f1a4 0904 	sub.w	r9, r4, #4
 800d956:	f844 3c04 	str.w	r3, [r4, #-4]
 800d95a:	f8cd b008 	str.w	fp, [sp, #8]
 800d95e:	464c      	mov	r4, r9
 800d960:	461d      	mov	r5, r3
 800d962:	9903      	ldr	r1, [sp, #12]
 800d964:	e7d7      	b.n	800d916 <__hexnan+0x2e>
 800d966:	2a29      	cmp	r2, #41	@ 0x29
 800d968:	d157      	bne.n	800da1a <__hexnan+0x132>
 800d96a:	3102      	adds	r1, #2
 800d96c:	f8ca 1000 	str.w	r1, [sl]
 800d970:	f1bb 0f00 	cmp.w	fp, #0
 800d974:	d051      	beq.n	800da1a <__hexnan+0x132>
 800d976:	454c      	cmp	r4, r9
 800d978:	d206      	bcs.n	800d988 <__hexnan+0xa0>
 800d97a:	2d07      	cmp	r5, #7
 800d97c:	dc04      	bgt.n	800d988 <__hexnan+0xa0>
 800d97e:	462a      	mov	r2, r5
 800d980:	4649      	mov	r1, r9
 800d982:	4620      	mov	r0, r4
 800d984:	f7ff ff8a 	bl	800d89c <L_shift>
 800d988:	4544      	cmp	r4, r8
 800d98a:	d936      	bls.n	800d9fa <__hexnan+0x112>
 800d98c:	f1a8 0204 	sub.w	r2, r8, #4
 800d990:	4623      	mov	r3, r4
 800d992:	f853 1b04 	ldr.w	r1, [r3], #4
 800d996:	f842 1f04 	str.w	r1, [r2, #4]!
 800d99a:	429f      	cmp	r7, r3
 800d99c:	d2f9      	bcs.n	800d992 <__hexnan+0xaa>
 800d99e:	1b3b      	subs	r3, r7, r4
 800d9a0:	f023 0303 	bic.w	r3, r3, #3
 800d9a4:	3304      	adds	r3, #4
 800d9a6:	3401      	adds	r4, #1
 800d9a8:	3e03      	subs	r6, #3
 800d9aa:	42b4      	cmp	r4, r6
 800d9ac:	bf88      	it	hi
 800d9ae:	2304      	movhi	r3, #4
 800d9b0:	4443      	add	r3, r8
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	f843 2b04 	str.w	r2, [r3], #4
 800d9b8:	429f      	cmp	r7, r3
 800d9ba:	d2fb      	bcs.n	800d9b4 <__hexnan+0xcc>
 800d9bc:	683b      	ldr	r3, [r7, #0]
 800d9be:	b91b      	cbnz	r3, 800d9c8 <__hexnan+0xe0>
 800d9c0:	4547      	cmp	r7, r8
 800d9c2:	d128      	bne.n	800da16 <__hexnan+0x12e>
 800d9c4:	2301      	movs	r3, #1
 800d9c6:	603b      	str	r3, [r7, #0]
 800d9c8:	2005      	movs	r0, #5
 800d9ca:	b007      	add	sp, #28
 800d9cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9d0:	3501      	adds	r5, #1
 800d9d2:	2d08      	cmp	r5, #8
 800d9d4:	f10b 0b01 	add.w	fp, fp, #1
 800d9d8:	dd06      	ble.n	800d9e8 <__hexnan+0x100>
 800d9da:	4544      	cmp	r4, r8
 800d9dc:	d9c1      	bls.n	800d962 <__hexnan+0x7a>
 800d9de:	2300      	movs	r3, #0
 800d9e0:	f844 3c04 	str.w	r3, [r4, #-4]
 800d9e4:	2501      	movs	r5, #1
 800d9e6:	3c04      	subs	r4, #4
 800d9e8:	6822      	ldr	r2, [r4, #0]
 800d9ea:	f000 000f 	and.w	r0, r0, #15
 800d9ee:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d9f2:	6020      	str	r0, [r4, #0]
 800d9f4:	e7b5      	b.n	800d962 <__hexnan+0x7a>
 800d9f6:	2508      	movs	r5, #8
 800d9f8:	e7b3      	b.n	800d962 <__hexnan+0x7a>
 800d9fa:	9b01      	ldr	r3, [sp, #4]
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d0dd      	beq.n	800d9bc <__hexnan+0xd4>
 800da00:	f1c3 0320 	rsb	r3, r3, #32
 800da04:	f04f 32ff 	mov.w	r2, #4294967295
 800da08:	40da      	lsrs	r2, r3
 800da0a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800da0e:	4013      	ands	r3, r2
 800da10:	f846 3c04 	str.w	r3, [r6, #-4]
 800da14:	e7d2      	b.n	800d9bc <__hexnan+0xd4>
 800da16:	3f04      	subs	r7, #4
 800da18:	e7d0      	b.n	800d9bc <__hexnan+0xd4>
 800da1a:	2004      	movs	r0, #4
 800da1c:	e7d5      	b.n	800d9ca <__hexnan+0xe2>
	...

0800da20 <_findenv_r>:
 800da20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da24:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 800da94 <_findenv_r+0x74>
 800da28:	4606      	mov	r6, r0
 800da2a:	4689      	mov	r9, r1
 800da2c:	4617      	mov	r7, r2
 800da2e:	f001 fb67 	bl	800f100 <__env_lock>
 800da32:	f8da 4000 	ldr.w	r4, [sl]
 800da36:	b134      	cbz	r4, 800da46 <_findenv_r+0x26>
 800da38:	464b      	mov	r3, r9
 800da3a:	4698      	mov	r8, r3
 800da3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800da40:	b13a      	cbz	r2, 800da52 <_findenv_r+0x32>
 800da42:	2a3d      	cmp	r2, #61	@ 0x3d
 800da44:	d1f9      	bne.n	800da3a <_findenv_r+0x1a>
 800da46:	4630      	mov	r0, r6
 800da48:	f001 fb60 	bl	800f10c <__env_unlock>
 800da4c:	2000      	movs	r0, #0
 800da4e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800da52:	eba8 0809 	sub.w	r8, r8, r9
 800da56:	46a3      	mov	fp, r4
 800da58:	f854 0b04 	ldr.w	r0, [r4], #4
 800da5c:	2800      	cmp	r0, #0
 800da5e:	d0f2      	beq.n	800da46 <_findenv_r+0x26>
 800da60:	4642      	mov	r2, r8
 800da62:	4649      	mov	r1, r9
 800da64:	f7fd ffa7 	bl	800b9b6 <strncmp>
 800da68:	2800      	cmp	r0, #0
 800da6a:	d1f4      	bne.n	800da56 <_findenv_r+0x36>
 800da6c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800da70:	eb03 0508 	add.w	r5, r3, r8
 800da74:	f813 3008 	ldrb.w	r3, [r3, r8]
 800da78:	2b3d      	cmp	r3, #61	@ 0x3d
 800da7a:	d1ec      	bne.n	800da56 <_findenv_r+0x36>
 800da7c:	f8da 3000 	ldr.w	r3, [sl]
 800da80:	ebab 0303 	sub.w	r3, fp, r3
 800da84:	109b      	asrs	r3, r3, #2
 800da86:	4630      	mov	r0, r6
 800da88:	603b      	str	r3, [r7, #0]
 800da8a:	f001 fb3f 	bl	800f10c <__env_unlock>
 800da8e:	1c68      	adds	r0, r5, #1
 800da90:	e7dd      	b.n	800da4e <_findenv_r+0x2e>
 800da92:	bf00      	nop
 800da94:	2000000c 	.word	0x2000000c

0800da98 <_getenv_r>:
 800da98:	b507      	push	{r0, r1, r2, lr}
 800da9a:	aa01      	add	r2, sp, #4
 800da9c:	f7ff ffc0 	bl	800da20 <_findenv_r>
 800daa0:	b003      	add	sp, #12
 800daa2:	f85d fb04 	ldr.w	pc, [sp], #4

0800daa6 <__ascii_mbtowc>:
 800daa6:	b082      	sub	sp, #8
 800daa8:	b901      	cbnz	r1, 800daac <__ascii_mbtowc+0x6>
 800daaa:	a901      	add	r1, sp, #4
 800daac:	b142      	cbz	r2, 800dac0 <__ascii_mbtowc+0x1a>
 800daae:	b14b      	cbz	r3, 800dac4 <__ascii_mbtowc+0x1e>
 800dab0:	7813      	ldrb	r3, [r2, #0]
 800dab2:	600b      	str	r3, [r1, #0]
 800dab4:	7812      	ldrb	r2, [r2, #0]
 800dab6:	1e10      	subs	r0, r2, #0
 800dab8:	bf18      	it	ne
 800daba:	2001      	movne	r0, #1
 800dabc:	b002      	add	sp, #8
 800dabe:	4770      	bx	lr
 800dac0:	4610      	mov	r0, r2
 800dac2:	e7fb      	b.n	800dabc <__ascii_mbtowc+0x16>
 800dac4:	f06f 0001 	mvn.w	r0, #1
 800dac8:	e7f8      	b.n	800dabc <__ascii_mbtowc+0x16>
	...

0800dacc <_Balloc>:
 800dacc:	b570      	push	{r4, r5, r6, lr}
 800dace:	69c6      	ldr	r6, [r0, #28]
 800dad0:	4604      	mov	r4, r0
 800dad2:	460d      	mov	r5, r1
 800dad4:	b976      	cbnz	r6, 800daf4 <_Balloc+0x28>
 800dad6:	2010      	movs	r0, #16
 800dad8:	f7fb ffe0 	bl	8009a9c <malloc>
 800dadc:	4602      	mov	r2, r0
 800dade:	61e0      	str	r0, [r4, #28]
 800dae0:	b920      	cbnz	r0, 800daec <_Balloc+0x20>
 800dae2:	4b18      	ldr	r3, [pc, #96]	@ (800db44 <_Balloc+0x78>)
 800dae4:	4818      	ldr	r0, [pc, #96]	@ (800db48 <_Balloc+0x7c>)
 800dae6:	216b      	movs	r1, #107	@ 0x6b
 800dae8:	f001 fad8 	bl	800f09c <__assert_func>
 800daec:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800daf0:	6006      	str	r6, [r0, #0]
 800daf2:	60c6      	str	r6, [r0, #12]
 800daf4:	69e6      	ldr	r6, [r4, #28]
 800daf6:	68f3      	ldr	r3, [r6, #12]
 800daf8:	b183      	cbz	r3, 800db1c <_Balloc+0x50>
 800dafa:	69e3      	ldr	r3, [r4, #28]
 800dafc:	68db      	ldr	r3, [r3, #12]
 800dafe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800db02:	b9b8      	cbnz	r0, 800db34 <_Balloc+0x68>
 800db04:	2101      	movs	r1, #1
 800db06:	fa01 f605 	lsl.w	r6, r1, r5
 800db0a:	1d72      	adds	r2, r6, #5
 800db0c:	0092      	lsls	r2, r2, #2
 800db0e:	4620      	mov	r0, r4
 800db10:	f001 fae2 	bl	800f0d8 <_calloc_r>
 800db14:	b160      	cbz	r0, 800db30 <_Balloc+0x64>
 800db16:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800db1a:	e00e      	b.n	800db3a <_Balloc+0x6e>
 800db1c:	2221      	movs	r2, #33	@ 0x21
 800db1e:	2104      	movs	r1, #4
 800db20:	4620      	mov	r0, r4
 800db22:	f001 fad9 	bl	800f0d8 <_calloc_r>
 800db26:	69e3      	ldr	r3, [r4, #28]
 800db28:	60f0      	str	r0, [r6, #12]
 800db2a:	68db      	ldr	r3, [r3, #12]
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d1e4      	bne.n	800dafa <_Balloc+0x2e>
 800db30:	2000      	movs	r0, #0
 800db32:	bd70      	pop	{r4, r5, r6, pc}
 800db34:	6802      	ldr	r2, [r0, #0]
 800db36:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800db3a:	2300      	movs	r3, #0
 800db3c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800db40:	e7f7      	b.n	800db32 <_Balloc+0x66>
 800db42:	bf00      	nop
 800db44:	08011c59 	.word	0x08011c59
 800db48:	08011d39 	.word	0x08011d39

0800db4c <_Bfree>:
 800db4c:	b570      	push	{r4, r5, r6, lr}
 800db4e:	69c6      	ldr	r6, [r0, #28]
 800db50:	4605      	mov	r5, r0
 800db52:	460c      	mov	r4, r1
 800db54:	b976      	cbnz	r6, 800db74 <_Bfree+0x28>
 800db56:	2010      	movs	r0, #16
 800db58:	f7fb ffa0 	bl	8009a9c <malloc>
 800db5c:	4602      	mov	r2, r0
 800db5e:	61e8      	str	r0, [r5, #28]
 800db60:	b920      	cbnz	r0, 800db6c <_Bfree+0x20>
 800db62:	4b09      	ldr	r3, [pc, #36]	@ (800db88 <_Bfree+0x3c>)
 800db64:	4809      	ldr	r0, [pc, #36]	@ (800db8c <_Bfree+0x40>)
 800db66:	218f      	movs	r1, #143	@ 0x8f
 800db68:	f001 fa98 	bl	800f09c <__assert_func>
 800db6c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800db70:	6006      	str	r6, [r0, #0]
 800db72:	60c6      	str	r6, [r0, #12]
 800db74:	b13c      	cbz	r4, 800db86 <_Bfree+0x3a>
 800db76:	69eb      	ldr	r3, [r5, #28]
 800db78:	6862      	ldr	r2, [r4, #4]
 800db7a:	68db      	ldr	r3, [r3, #12]
 800db7c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800db80:	6021      	str	r1, [r4, #0]
 800db82:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800db86:	bd70      	pop	{r4, r5, r6, pc}
 800db88:	08011c59 	.word	0x08011c59
 800db8c:	08011d39 	.word	0x08011d39

0800db90 <__multadd>:
 800db90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db94:	690d      	ldr	r5, [r1, #16]
 800db96:	4607      	mov	r7, r0
 800db98:	460c      	mov	r4, r1
 800db9a:	461e      	mov	r6, r3
 800db9c:	f101 0c14 	add.w	ip, r1, #20
 800dba0:	2000      	movs	r0, #0
 800dba2:	f8dc 3000 	ldr.w	r3, [ip]
 800dba6:	b299      	uxth	r1, r3
 800dba8:	fb02 6101 	mla	r1, r2, r1, r6
 800dbac:	0c1e      	lsrs	r6, r3, #16
 800dbae:	0c0b      	lsrs	r3, r1, #16
 800dbb0:	fb02 3306 	mla	r3, r2, r6, r3
 800dbb4:	b289      	uxth	r1, r1
 800dbb6:	3001      	adds	r0, #1
 800dbb8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dbbc:	4285      	cmp	r5, r0
 800dbbe:	f84c 1b04 	str.w	r1, [ip], #4
 800dbc2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dbc6:	dcec      	bgt.n	800dba2 <__multadd+0x12>
 800dbc8:	b30e      	cbz	r6, 800dc0e <__multadd+0x7e>
 800dbca:	68a3      	ldr	r3, [r4, #8]
 800dbcc:	42ab      	cmp	r3, r5
 800dbce:	dc19      	bgt.n	800dc04 <__multadd+0x74>
 800dbd0:	6861      	ldr	r1, [r4, #4]
 800dbd2:	4638      	mov	r0, r7
 800dbd4:	3101      	adds	r1, #1
 800dbd6:	f7ff ff79 	bl	800dacc <_Balloc>
 800dbda:	4680      	mov	r8, r0
 800dbdc:	b928      	cbnz	r0, 800dbea <__multadd+0x5a>
 800dbde:	4602      	mov	r2, r0
 800dbe0:	4b0c      	ldr	r3, [pc, #48]	@ (800dc14 <__multadd+0x84>)
 800dbe2:	480d      	ldr	r0, [pc, #52]	@ (800dc18 <__multadd+0x88>)
 800dbe4:	21ba      	movs	r1, #186	@ 0xba
 800dbe6:	f001 fa59 	bl	800f09c <__assert_func>
 800dbea:	6922      	ldr	r2, [r4, #16]
 800dbec:	3202      	adds	r2, #2
 800dbee:	f104 010c 	add.w	r1, r4, #12
 800dbf2:	0092      	lsls	r2, r2, #2
 800dbf4:	300c      	adds	r0, #12
 800dbf6:	f7fe fd1d 	bl	800c634 <memcpy>
 800dbfa:	4621      	mov	r1, r4
 800dbfc:	4638      	mov	r0, r7
 800dbfe:	f7ff ffa5 	bl	800db4c <_Bfree>
 800dc02:	4644      	mov	r4, r8
 800dc04:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dc08:	3501      	adds	r5, #1
 800dc0a:	615e      	str	r6, [r3, #20]
 800dc0c:	6125      	str	r5, [r4, #16]
 800dc0e:	4620      	mov	r0, r4
 800dc10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc14:	08011cc8 	.word	0x08011cc8
 800dc18:	08011d39 	.word	0x08011d39

0800dc1c <__s2b>:
 800dc1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc20:	460c      	mov	r4, r1
 800dc22:	4615      	mov	r5, r2
 800dc24:	461f      	mov	r7, r3
 800dc26:	2209      	movs	r2, #9
 800dc28:	3308      	adds	r3, #8
 800dc2a:	4606      	mov	r6, r0
 800dc2c:	fb93 f3f2 	sdiv	r3, r3, r2
 800dc30:	2100      	movs	r1, #0
 800dc32:	2201      	movs	r2, #1
 800dc34:	429a      	cmp	r2, r3
 800dc36:	db09      	blt.n	800dc4c <__s2b+0x30>
 800dc38:	4630      	mov	r0, r6
 800dc3a:	f7ff ff47 	bl	800dacc <_Balloc>
 800dc3e:	b940      	cbnz	r0, 800dc52 <__s2b+0x36>
 800dc40:	4602      	mov	r2, r0
 800dc42:	4b19      	ldr	r3, [pc, #100]	@ (800dca8 <__s2b+0x8c>)
 800dc44:	4819      	ldr	r0, [pc, #100]	@ (800dcac <__s2b+0x90>)
 800dc46:	21d3      	movs	r1, #211	@ 0xd3
 800dc48:	f001 fa28 	bl	800f09c <__assert_func>
 800dc4c:	0052      	lsls	r2, r2, #1
 800dc4e:	3101      	adds	r1, #1
 800dc50:	e7f0      	b.n	800dc34 <__s2b+0x18>
 800dc52:	9b08      	ldr	r3, [sp, #32]
 800dc54:	6143      	str	r3, [r0, #20]
 800dc56:	2d09      	cmp	r5, #9
 800dc58:	f04f 0301 	mov.w	r3, #1
 800dc5c:	6103      	str	r3, [r0, #16]
 800dc5e:	dd16      	ble.n	800dc8e <__s2b+0x72>
 800dc60:	f104 0909 	add.w	r9, r4, #9
 800dc64:	46c8      	mov	r8, r9
 800dc66:	442c      	add	r4, r5
 800dc68:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dc6c:	4601      	mov	r1, r0
 800dc6e:	3b30      	subs	r3, #48	@ 0x30
 800dc70:	220a      	movs	r2, #10
 800dc72:	4630      	mov	r0, r6
 800dc74:	f7ff ff8c 	bl	800db90 <__multadd>
 800dc78:	45a0      	cmp	r8, r4
 800dc7a:	d1f5      	bne.n	800dc68 <__s2b+0x4c>
 800dc7c:	f1a5 0408 	sub.w	r4, r5, #8
 800dc80:	444c      	add	r4, r9
 800dc82:	1b2d      	subs	r5, r5, r4
 800dc84:	1963      	adds	r3, r4, r5
 800dc86:	42bb      	cmp	r3, r7
 800dc88:	db04      	blt.n	800dc94 <__s2b+0x78>
 800dc8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc8e:	340a      	adds	r4, #10
 800dc90:	2509      	movs	r5, #9
 800dc92:	e7f6      	b.n	800dc82 <__s2b+0x66>
 800dc94:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dc98:	4601      	mov	r1, r0
 800dc9a:	3b30      	subs	r3, #48	@ 0x30
 800dc9c:	220a      	movs	r2, #10
 800dc9e:	4630      	mov	r0, r6
 800dca0:	f7ff ff76 	bl	800db90 <__multadd>
 800dca4:	e7ee      	b.n	800dc84 <__s2b+0x68>
 800dca6:	bf00      	nop
 800dca8:	08011cc8 	.word	0x08011cc8
 800dcac:	08011d39 	.word	0x08011d39

0800dcb0 <__hi0bits>:
 800dcb0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dcb4:	4603      	mov	r3, r0
 800dcb6:	bf36      	itet	cc
 800dcb8:	0403      	lslcc	r3, r0, #16
 800dcba:	2000      	movcs	r0, #0
 800dcbc:	2010      	movcc	r0, #16
 800dcbe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dcc2:	bf3c      	itt	cc
 800dcc4:	021b      	lslcc	r3, r3, #8
 800dcc6:	3008      	addcc	r0, #8
 800dcc8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dccc:	bf3c      	itt	cc
 800dcce:	011b      	lslcc	r3, r3, #4
 800dcd0:	3004      	addcc	r0, #4
 800dcd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dcd6:	bf3c      	itt	cc
 800dcd8:	009b      	lslcc	r3, r3, #2
 800dcda:	3002      	addcc	r0, #2
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	db05      	blt.n	800dcec <__hi0bits+0x3c>
 800dce0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dce4:	f100 0001 	add.w	r0, r0, #1
 800dce8:	bf08      	it	eq
 800dcea:	2020      	moveq	r0, #32
 800dcec:	4770      	bx	lr

0800dcee <__lo0bits>:
 800dcee:	6803      	ldr	r3, [r0, #0]
 800dcf0:	4602      	mov	r2, r0
 800dcf2:	f013 0007 	ands.w	r0, r3, #7
 800dcf6:	d00b      	beq.n	800dd10 <__lo0bits+0x22>
 800dcf8:	07d9      	lsls	r1, r3, #31
 800dcfa:	d421      	bmi.n	800dd40 <__lo0bits+0x52>
 800dcfc:	0798      	lsls	r0, r3, #30
 800dcfe:	bf49      	itett	mi
 800dd00:	085b      	lsrmi	r3, r3, #1
 800dd02:	089b      	lsrpl	r3, r3, #2
 800dd04:	2001      	movmi	r0, #1
 800dd06:	6013      	strmi	r3, [r2, #0]
 800dd08:	bf5c      	itt	pl
 800dd0a:	6013      	strpl	r3, [r2, #0]
 800dd0c:	2002      	movpl	r0, #2
 800dd0e:	4770      	bx	lr
 800dd10:	b299      	uxth	r1, r3
 800dd12:	b909      	cbnz	r1, 800dd18 <__lo0bits+0x2a>
 800dd14:	0c1b      	lsrs	r3, r3, #16
 800dd16:	2010      	movs	r0, #16
 800dd18:	b2d9      	uxtb	r1, r3
 800dd1a:	b909      	cbnz	r1, 800dd20 <__lo0bits+0x32>
 800dd1c:	3008      	adds	r0, #8
 800dd1e:	0a1b      	lsrs	r3, r3, #8
 800dd20:	0719      	lsls	r1, r3, #28
 800dd22:	bf04      	itt	eq
 800dd24:	091b      	lsreq	r3, r3, #4
 800dd26:	3004      	addeq	r0, #4
 800dd28:	0799      	lsls	r1, r3, #30
 800dd2a:	bf04      	itt	eq
 800dd2c:	089b      	lsreq	r3, r3, #2
 800dd2e:	3002      	addeq	r0, #2
 800dd30:	07d9      	lsls	r1, r3, #31
 800dd32:	d403      	bmi.n	800dd3c <__lo0bits+0x4e>
 800dd34:	085b      	lsrs	r3, r3, #1
 800dd36:	f100 0001 	add.w	r0, r0, #1
 800dd3a:	d003      	beq.n	800dd44 <__lo0bits+0x56>
 800dd3c:	6013      	str	r3, [r2, #0]
 800dd3e:	4770      	bx	lr
 800dd40:	2000      	movs	r0, #0
 800dd42:	4770      	bx	lr
 800dd44:	2020      	movs	r0, #32
 800dd46:	4770      	bx	lr

0800dd48 <__i2b>:
 800dd48:	b510      	push	{r4, lr}
 800dd4a:	460c      	mov	r4, r1
 800dd4c:	2101      	movs	r1, #1
 800dd4e:	f7ff febd 	bl	800dacc <_Balloc>
 800dd52:	4602      	mov	r2, r0
 800dd54:	b928      	cbnz	r0, 800dd62 <__i2b+0x1a>
 800dd56:	4b05      	ldr	r3, [pc, #20]	@ (800dd6c <__i2b+0x24>)
 800dd58:	4805      	ldr	r0, [pc, #20]	@ (800dd70 <__i2b+0x28>)
 800dd5a:	f240 1145 	movw	r1, #325	@ 0x145
 800dd5e:	f001 f99d 	bl	800f09c <__assert_func>
 800dd62:	2301      	movs	r3, #1
 800dd64:	6144      	str	r4, [r0, #20]
 800dd66:	6103      	str	r3, [r0, #16]
 800dd68:	bd10      	pop	{r4, pc}
 800dd6a:	bf00      	nop
 800dd6c:	08011cc8 	.word	0x08011cc8
 800dd70:	08011d39 	.word	0x08011d39

0800dd74 <__multiply>:
 800dd74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd78:	4614      	mov	r4, r2
 800dd7a:	690a      	ldr	r2, [r1, #16]
 800dd7c:	6923      	ldr	r3, [r4, #16]
 800dd7e:	429a      	cmp	r2, r3
 800dd80:	bfa8      	it	ge
 800dd82:	4623      	movge	r3, r4
 800dd84:	460f      	mov	r7, r1
 800dd86:	bfa4      	itt	ge
 800dd88:	460c      	movge	r4, r1
 800dd8a:	461f      	movge	r7, r3
 800dd8c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800dd90:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800dd94:	68a3      	ldr	r3, [r4, #8]
 800dd96:	6861      	ldr	r1, [r4, #4]
 800dd98:	eb0a 0609 	add.w	r6, sl, r9
 800dd9c:	42b3      	cmp	r3, r6
 800dd9e:	b085      	sub	sp, #20
 800dda0:	bfb8      	it	lt
 800dda2:	3101      	addlt	r1, #1
 800dda4:	f7ff fe92 	bl	800dacc <_Balloc>
 800dda8:	b930      	cbnz	r0, 800ddb8 <__multiply+0x44>
 800ddaa:	4602      	mov	r2, r0
 800ddac:	4b44      	ldr	r3, [pc, #272]	@ (800dec0 <__multiply+0x14c>)
 800ddae:	4845      	ldr	r0, [pc, #276]	@ (800dec4 <__multiply+0x150>)
 800ddb0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ddb4:	f001 f972 	bl	800f09c <__assert_func>
 800ddb8:	f100 0514 	add.w	r5, r0, #20
 800ddbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ddc0:	462b      	mov	r3, r5
 800ddc2:	2200      	movs	r2, #0
 800ddc4:	4543      	cmp	r3, r8
 800ddc6:	d321      	bcc.n	800de0c <__multiply+0x98>
 800ddc8:	f107 0114 	add.w	r1, r7, #20
 800ddcc:	f104 0214 	add.w	r2, r4, #20
 800ddd0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ddd4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ddd8:	9302      	str	r3, [sp, #8]
 800ddda:	1b13      	subs	r3, r2, r4
 800dddc:	3b15      	subs	r3, #21
 800ddde:	f023 0303 	bic.w	r3, r3, #3
 800dde2:	3304      	adds	r3, #4
 800dde4:	f104 0715 	add.w	r7, r4, #21
 800dde8:	42ba      	cmp	r2, r7
 800ddea:	bf38      	it	cc
 800ddec:	2304      	movcc	r3, #4
 800ddee:	9301      	str	r3, [sp, #4]
 800ddf0:	9b02      	ldr	r3, [sp, #8]
 800ddf2:	9103      	str	r1, [sp, #12]
 800ddf4:	428b      	cmp	r3, r1
 800ddf6:	d80c      	bhi.n	800de12 <__multiply+0x9e>
 800ddf8:	2e00      	cmp	r6, #0
 800ddfa:	dd03      	ble.n	800de04 <__multiply+0x90>
 800ddfc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800de00:	2b00      	cmp	r3, #0
 800de02:	d05b      	beq.n	800debc <__multiply+0x148>
 800de04:	6106      	str	r6, [r0, #16]
 800de06:	b005      	add	sp, #20
 800de08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de0c:	f843 2b04 	str.w	r2, [r3], #4
 800de10:	e7d8      	b.n	800ddc4 <__multiply+0x50>
 800de12:	f8b1 a000 	ldrh.w	sl, [r1]
 800de16:	f1ba 0f00 	cmp.w	sl, #0
 800de1a:	d024      	beq.n	800de66 <__multiply+0xf2>
 800de1c:	f104 0e14 	add.w	lr, r4, #20
 800de20:	46a9      	mov	r9, r5
 800de22:	f04f 0c00 	mov.w	ip, #0
 800de26:	f85e 7b04 	ldr.w	r7, [lr], #4
 800de2a:	f8d9 3000 	ldr.w	r3, [r9]
 800de2e:	fa1f fb87 	uxth.w	fp, r7
 800de32:	b29b      	uxth	r3, r3
 800de34:	fb0a 330b 	mla	r3, sl, fp, r3
 800de38:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800de3c:	f8d9 7000 	ldr.w	r7, [r9]
 800de40:	4463      	add	r3, ip
 800de42:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800de46:	fb0a c70b 	mla	r7, sl, fp, ip
 800de4a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800de4e:	b29b      	uxth	r3, r3
 800de50:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800de54:	4572      	cmp	r2, lr
 800de56:	f849 3b04 	str.w	r3, [r9], #4
 800de5a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800de5e:	d8e2      	bhi.n	800de26 <__multiply+0xb2>
 800de60:	9b01      	ldr	r3, [sp, #4]
 800de62:	f845 c003 	str.w	ip, [r5, r3]
 800de66:	9b03      	ldr	r3, [sp, #12]
 800de68:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800de6c:	3104      	adds	r1, #4
 800de6e:	f1b9 0f00 	cmp.w	r9, #0
 800de72:	d021      	beq.n	800deb8 <__multiply+0x144>
 800de74:	682b      	ldr	r3, [r5, #0]
 800de76:	f104 0c14 	add.w	ip, r4, #20
 800de7a:	46ae      	mov	lr, r5
 800de7c:	f04f 0a00 	mov.w	sl, #0
 800de80:	f8bc b000 	ldrh.w	fp, [ip]
 800de84:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800de88:	fb09 770b 	mla	r7, r9, fp, r7
 800de8c:	4457      	add	r7, sl
 800de8e:	b29b      	uxth	r3, r3
 800de90:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800de94:	f84e 3b04 	str.w	r3, [lr], #4
 800de98:	f85c 3b04 	ldr.w	r3, [ip], #4
 800de9c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800dea0:	f8be 3000 	ldrh.w	r3, [lr]
 800dea4:	fb09 330a 	mla	r3, r9, sl, r3
 800dea8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800deac:	4562      	cmp	r2, ip
 800deae:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800deb2:	d8e5      	bhi.n	800de80 <__multiply+0x10c>
 800deb4:	9f01      	ldr	r7, [sp, #4]
 800deb6:	51eb      	str	r3, [r5, r7]
 800deb8:	3504      	adds	r5, #4
 800deba:	e799      	b.n	800ddf0 <__multiply+0x7c>
 800debc:	3e01      	subs	r6, #1
 800debe:	e79b      	b.n	800ddf8 <__multiply+0x84>
 800dec0:	08011cc8 	.word	0x08011cc8
 800dec4:	08011d39 	.word	0x08011d39

0800dec8 <__pow5mult>:
 800dec8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800decc:	4615      	mov	r5, r2
 800dece:	f012 0203 	ands.w	r2, r2, #3
 800ded2:	4607      	mov	r7, r0
 800ded4:	460e      	mov	r6, r1
 800ded6:	d007      	beq.n	800dee8 <__pow5mult+0x20>
 800ded8:	4c25      	ldr	r4, [pc, #148]	@ (800df70 <__pow5mult+0xa8>)
 800deda:	3a01      	subs	r2, #1
 800dedc:	2300      	movs	r3, #0
 800dede:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dee2:	f7ff fe55 	bl	800db90 <__multadd>
 800dee6:	4606      	mov	r6, r0
 800dee8:	10ad      	asrs	r5, r5, #2
 800deea:	d03d      	beq.n	800df68 <__pow5mult+0xa0>
 800deec:	69fc      	ldr	r4, [r7, #28]
 800deee:	b97c      	cbnz	r4, 800df10 <__pow5mult+0x48>
 800def0:	2010      	movs	r0, #16
 800def2:	f7fb fdd3 	bl	8009a9c <malloc>
 800def6:	4602      	mov	r2, r0
 800def8:	61f8      	str	r0, [r7, #28]
 800defa:	b928      	cbnz	r0, 800df08 <__pow5mult+0x40>
 800defc:	4b1d      	ldr	r3, [pc, #116]	@ (800df74 <__pow5mult+0xac>)
 800defe:	481e      	ldr	r0, [pc, #120]	@ (800df78 <__pow5mult+0xb0>)
 800df00:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800df04:	f001 f8ca 	bl	800f09c <__assert_func>
 800df08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800df0c:	6004      	str	r4, [r0, #0]
 800df0e:	60c4      	str	r4, [r0, #12]
 800df10:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800df14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800df18:	b94c      	cbnz	r4, 800df2e <__pow5mult+0x66>
 800df1a:	f240 2171 	movw	r1, #625	@ 0x271
 800df1e:	4638      	mov	r0, r7
 800df20:	f7ff ff12 	bl	800dd48 <__i2b>
 800df24:	2300      	movs	r3, #0
 800df26:	f8c8 0008 	str.w	r0, [r8, #8]
 800df2a:	4604      	mov	r4, r0
 800df2c:	6003      	str	r3, [r0, #0]
 800df2e:	f04f 0900 	mov.w	r9, #0
 800df32:	07eb      	lsls	r3, r5, #31
 800df34:	d50a      	bpl.n	800df4c <__pow5mult+0x84>
 800df36:	4631      	mov	r1, r6
 800df38:	4622      	mov	r2, r4
 800df3a:	4638      	mov	r0, r7
 800df3c:	f7ff ff1a 	bl	800dd74 <__multiply>
 800df40:	4631      	mov	r1, r6
 800df42:	4680      	mov	r8, r0
 800df44:	4638      	mov	r0, r7
 800df46:	f7ff fe01 	bl	800db4c <_Bfree>
 800df4a:	4646      	mov	r6, r8
 800df4c:	106d      	asrs	r5, r5, #1
 800df4e:	d00b      	beq.n	800df68 <__pow5mult+0xa0>
 800df50:	6820      	ldr	r0, [r4, #0]
 800df52:	b938      	cbnz	r0, 800df64 <__pow5mult+0x9c>
 800df54:	4622      	mov	r2, r4
 800df56:	4621      	mov	r1, r4
 800df58:	4638      	mov	r0, r7
 800df5a:	f7ff ff0b 	bl	800dd74 <__multiply>
 800df5e:	6020      	str	r0, [r4, #0]
 800df60:	f8c0 9000 	str.w	r9, [r0]
 800df64:	4604      	mov	r4, r0
 800df66:	e7e4      	b.n	800df32 <__pow5mult+0x6a>
 800df68:	4630      	mov	r0, r6
 800df6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df6e:	bf00      	nop
 800df70:	08011d94 	.word	0x08011d94
 800df74:	08011c59 	.word	0x08011c59
 800df78:	08011d39 	.word	0x08011d39

0800df7c <__lshift>:
 800df7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df80:	460c      	mov	r4, r1
 800df82:	6849      	ldr	r1, [r1, #4]
 800df84:	6923      	ldr	r3, [r4, #16]
 800df86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800df8a:	68a3      	ldr	r3, [r4, #8]
 800df8c:	4607      	mov	r7, r0
 800df8e:	4691      	mov	r9, r2
 800df90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800df94:	f108 0601 	add.w	r6, r8, #1
 800df98:	42b3      	cmp	r3, r6
 800df9a:	db0b      	blt.n	800dfb4 <__lshift+0x38>
 800df9c:	4638      	mov	r0, r7
 800df9e:	f7ff fd95 	bl	800dacc <_Balloc>
 800dfa2:	4605      	mov	r5, r0
 800dfa4:	b948      	cbnz	r0, 800dfba <__lshift+0x3e>
 800dfa6:	4602      	mov	r2, r0
 800dfa8:	4b28      	ldr	r3, [pc, #160]	@ (800e04c <__lshift+0xd0>)
 800dfaa:	4829      	ldr	r0, [pc, #164]	@ (800e050 <__lshift+0xd4>)
 800dfac:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dfb0:	f001 f874 	bl	800f09c <__assert_func>
 800dfb4:	3101      	adds	r1, #1
 800dfb6:	005b      	lsls	r3, r3, #1
 800dfb8:	e7ee      	b.n	800df98 <__lshift+0x1c>
 800dfba:	2300      	movs	r3, #0
 800dfbc:	f100 0114 	add.w	r1, r0, #20
 800dfc0:	f100 0210 	add.w	r2, r0, #16
 800dfc4:	4618      	mov	r0, r3
 800dfc6:	4553      	cmp	r3, sl
 800dfc8:	db33      	blt.n	800e032 <__lshift+0xb6>
 800dfca:	6920      	ldr	r0, [r4, #16]
 800dfcc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dfd0:	f104 0314 	add.w	r3, r4, #20
 800dfd4:	f019 091f 	ands.w	r9, r9, #31
 800dfd8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dfdc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dfe0:	d02b      	beq.n	800e03a <__lshift+0xbe>
 800dfe2:	f1c9 0e20 	rsb	lr, r9, #32
 800dfe6:	468a      	mov	sl, r1
 800dfe8:	2200      	movs	r2, #0
 800dfea:	6818      	ldr	r0, [r3, #0]
 800dfec:	fa00 f009 	lsl.w	r0, r0, r9
 800dff0:	4310      	orrs	r0, r2
 800dff2:	f84a 0b04 	str.w	r0, [sl], #4
 800dff6:	f853 2b04 	ldr.w	r2, [r3], #4
 800dffa:	459c      	cmp	ip, r3
 800dffc:	fa22 f20e 	lsr.w	r2, r2, lr
 800e000:	d8f3      	bhi.n	800dfea <__lshift+0x6e>
 800e002:	ebac 0304 	sub.w	r3, ip, r4
 800e006:	3b15      	subs	r3, #21
 800e008:	f023 0303 	bic.w	r3, r3, #3
 800e00c:	3304      	adds	r3, #4
 800e00e:	f104 0015 	add.w	r0, r4, #21
 800e012:	4584      	cmp	ip, r0
 800e014:	bf38      	it	cc
 800e016:	2304      	movcc	r3, #4
 800e018:	50ca      	str	r2, [r1, r3]
 800e01a:	b10a      	cbz	r2, 800e020 <__lshift+0xa4>
 800e01c:	f108 0602 	add.w	r6, r8, #2
 800e020:	3e01      	subs	r6, #1
 800e022:	4638      	mov	r0, r7
 800e024:	612e      	str	r6, [r5, #16]
 800e026:	4621      	mov	r1, r4
 800e028:	f7ff fd90 	bl	800db4c <_Bfree>
 800e02c:	4628      	mov	r0, r5
 800e02e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e032:	f842 0f04 	str.w	r0, [r2, #4]!
 800e036:	3301      	adds	r3, #1
 800e038:	e7c5      	b.n	800dfc6 <__lshift+0x4a>
 800e03a:	3904      	subs	r1, #4
 800e03c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e040:	f841 2f04 	str.w	r2, [r1, #4]!
 800e044:	459c      	cmp	ip, r3
 800e046:	d8f9      	bhi.n	800e03c <__lshift+0xc0>
 800e048:	e7ea      	b.n	800e020 <__lshift+0xa4>
 800e04a:	bf00      	nop
 800e04c:	08011cc8 	.word	0x08011cc8
 800e050:	08011d39 	.word	0x08011d39

0800e054 <__mcmp>:
 800e054:	690a      	ldr	r2, [r1, #16]
 800e056:	4603      	mov	r3, r0
 800e058:	6900      	ldr	r0, [r0, #16]
 800e05a:	1a80      	subs	r0, r0, r2
 800e05c:	b530      	push	{r4, r5, lr}
 800e05e:	d10e      	bne.n	800e07e <__mcmp+0x2a>
 800e060:	3314      	adds	r3, #20
 800e062:	3114      	adds	r1, #20
 800e064:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e068:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e06c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e070:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e074:	4295      	cmp	r5, r2
 800e076:	d003      	beq.n	800e080 <__mcmp+0x2c>
 800e078:	d205      	bcs.n	800e086 <__mcmp+0x32>
 800e07a:	f04f 30ff 	mov.w	r0, #4294967295
 800e07e:	bd30      	pop	{r4, r5, pc}
 800e080:	42a3      	cmp	r3, r4
 800e082:	d3f3      	bcc.n	800e06c <__mcmp+0x18>
 800e084:	e7fb      	b.n	800e07e <__mcmp+0x2a>
 800e086:	2001      	movs	r0, #1
 800e088:	e7f9      	b.n	800e07e <__mcmp+0x2a>
	...

0800e08c <__mdiff>:
 800e08c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e090:	4689      	mov	r9, r1
 800e092:	4606      	mov	r6, r0
 800e094:	4611      	mov	r1, r2
 800e096:	4648      	mov	r0, r9
 800e098:	4614      	mov	r4, r2
 800e09a:	f7ff ffdb 	bl	800e054 <__mcmp>
 800e09e:	1e05      	subs	r5, r0, #0
 800e0a0:	d112      	bne.n	800e0c8 <__mdiff+0x3c>
 800e0a2:	4629      	mov	r1, r5
 800e0a4:	4630      	mov	r0, r6
 800e0a6:	f7ff fd11 	bl	800dacc <_Balloc>
 800e0aa:	4602      	mov	r2, r0
 800e0ac:	b928      	cbnz	r0, 800e0ba <__mdiff+0x2e>
 800e0ae:	4b3f      	ldr	r3, [pc, #252]	@ (800e1ac <__mdiff+0x120>)
 800e0b0:	f240 2137 	movw	r1, #567	@ 0x237
 800e0b4:	483e      	ldr	r0, [pc, #248]	@ (800e1b0 <__mdiff+0x124>)
 800e0b6:	f000 fff1 	bl	800f09c <__assert_func>
 800e0ba:	2301      	movs	r3, #1
 800e0bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e0c0:	4610      	mov	r0, r2
 800e0c2:	b003      	add	sp, #12
 800e0c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0c8:	bfbc      	itt	lt
 800e0ca:	464b      	movlt	r3, r9
 800e0cc:	46a1      	movlt	r9, r4
 800e0ce:	4630      	mov	r0, r6
 800e0d0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e0d4:	bfba      	itte	lt
 800e0d6:	461c      	movlt	r4, r3
 800e0d8:	2501      	movlt	r5, #1
 800e0da:	2500      	movge	r5, #0
 800e0dc:	f7ff fcf6 	bl	800dacc <_Balloc>
 800e0e0:	4602      	mov	r2, r0
 800e0e2:	b918      	cbnz	r0, 800e0ec <__mdiff+0x60>
 800e0e4:	4b31      	ldr	r3, [pc, #196]	@ (800e1ac <__mdiff+0x120>)
 800e0e6:	f240 2145 	movw	r1, #581	@ 0x245
 800e0ea:	e7e3      	b.n	800e0b4 <__mdiff+0x28>
 800e0ec:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e0f0:	6926      	ldr	r6, [r4, #16]
 800e0f2:	60c5      	str	r5, [r0, #12]
 800e0f4:	f109 0310 	add.w	r3, r9, #16
 800e0f8:	f109 0514 	add.w	r5, r9, #20
 800e0fc:	f104 0e14 	add.w	lr, r4, #20
 800e100:	f100 0b14 	add.w	fp, r0, #20
 800e104:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e108:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e10c:	9301      	str	r3, [sp, #4]
 800e10e:	46d9      	mov	r9, fp
 800e110:	f04f 0c00 	mov.w	ip, #0
 800e114:	9b01      	ldr	r3, [sp, #4]
 800e116:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e11a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e11e:	9301      	str	r3, [sp, #4]
 800e120:	fa1f f38a 	uxth.w	r3, sl
 800e124:	4619      	mov	r1, r3
 800e126:	b283      	uxth	r3, r0
 800e128:	1acb      	subs	r3, r1, r3
 800e12a:	0c00      	lsrs	r0, r0, #16
 800e12c:	4463      	add	r3, ip
 800e12e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e132:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e136:	b29b      	uxth	r3, r3
 800e138:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e13c:	4576      	cmp	r6, lr
 800e13e:	f849 3b04 	str.w	r3, [r9], #4
 800e142:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e146:	d8e5      	bhi.n	800e114 <__mdiff+0x88>
 800e148:	1b33      	subs	r3, r6, r4
 800e14a:	3b15      	subs	r3, #21
 800e14c:	f023 0303 	bic.w	r3, r3, #3
 800e150:	3415      	adds	r4, #21
 800e152:	3304      	adds	r3, #4
 800e154:	42a6      	cmp	r6, r4
 800e156:	bf38      	it	cc
 800e158:	2304      	movcc	r3, #4
 800e15a:	441d      	add	r5, r3
 800e15c:	445b      	add	r3, fp
 800e15e:	461e      	mov	r6, r3
 800e160:	462c      	mov	r4, r5
 800e162:	4544      	cmp	r4, r8
 800e164:	d30e      	bcc.n	800e184 <__mdiff+0xf8>
 800e166:	f108 0103 	add.w	r1, r8, #3
 800e16a:	1b49      	subs	r1, r1, r5
 800e16c:	f021 0103 	bic.w	r1, r1, #3
 800e170:	3d03      	subs	r5, #3
 800e172:	45a8      	cmp	r8, r5
 800e174:	bf38      	it	cc
 800e176:	2100      	movcc	r1, #0
 800e178:	440b      	add	r3, r1
 800e17a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e17e:	b191      	cbz	r1, 800e1a6 <__mdiff+0x11a>
 800e180:	6117      	str	r7, [r2, #16]
 800e182:	e79d      	b.n	800e0c0 <__mdiff+0x34>
 800e184:	f854 1b04 	ldr.w	r1, [r4], #4
 800e188:	46e6      	mov	lr, ip
 800e18a:	0c08      	lsrs	r0, r1, #16
 800e18c:	fa1c fc81 	uxtah	ip, ip, r1
 800e190:	4471      	add	r1, lr
 800e192:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e196:	b289      	uxth	r1, r1
 800e198:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e19c:	f846 1b04 	str.w	r1, [r6], #4
 800e1a0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e1a4:	e7dd      	b.n	800e162 <__mdiff+0xd6>
 800e1a6:	3f01      	subs	r7, #1
 800e1a8:	e7e7      	b.n	800e17a <__mdiff+0xee>
 800e1aa:	bf00      	nop
 800e1ac:	08011cc8 	.word	0x08011cc8
 800e1b0:	08011d39 	.word	0x08011d39

0800e1b4 <__ulp>:
 800e1b4:	b082      	sub	sp, #8
 800e1b6:	ed8d 0b00 	vstr	d0, [sp]
 800e1ba:	9a01      	ldr	r2, [sp, #4]
 800e1bc:	4b0f      	ldr	r3, [pc, #60]	@ (800e1fc <__ulp+0x48>)
 800e1be:	4013      	ands	r3, r2
 800e1c0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e1c4:	2b00      	cmp	r3, #0
 800e1c6:	dc08      	bgt.n	800e1da <__ulp+0x26>
 800e1c8:	425b      	negs	r3, r3
 800e1ca:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e1ce:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e1d2:	da04      	bge.n	800e1de <__ulp+0x2a>
 800e1d4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e1d8:	4113      	asrs	r3, r2
 800e1da:	2200      	movs	r2, #0
 800e1dc:	e008      	b.n	800e1f0 <__ulp+0x3c>
 800e1de:	f1a2 0314 	sub.w	r3, r2, #20
 800e1e2:	2b1e      	cmp	r3, #30
 800e1e4:	bfda      	itte	le
 800e1e6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e1ea:	40da      	lsrle	r2, r3
 800e1ec:	2201      	movgt	r2, #1
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	4619      	mov	r1, r3
 800e1f2:	4610      	mov	r0, r2
 800e1f4:	ec41 0b10 	vmov	d0, r0, r1
 800e1f8:	b002      	add	sp, #8
 800e1fa:	4770      	bx	lr
 800e1fc:	7ff00000 	.word	0x7ff00000

0800e200 <__b2d>:
 800e200:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e204:	6906      	ldr	r6, [r0, #16]
 800e206:	f100 0814 	add.w	r8, r0, #20
 800e20a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e20e:	1f37      	subs	r7, r6, #4
 800e210:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e214:	4610      	mov	r0, r2
 800e216:	f7ff fd4b 	bl	800dcb0 <__hi0bits>
 800e21a:	f1c0 0320 	rsb	r3, r0, #32
 800e21e:	280a      	cmp	r0, #10
 800e220:	600b      	str	r3, [r1, #0]
 800e222:	491b      	ldr	r1, [pc, #108]	@ (800e290 <__b2d+0x90>)
 800e224:	dc15      	bgt.n	800e252 <__b2d+0x52>
 800e226:	f1c0 0c0b 	rsb	ip, r0, #11
 800e22a:	fa22 f30c 	lsr.w	r3, r2, ip
 800e22e:	45b8      	cmp	r8, r7
 800e230:	ea43 0501 	orr.w	r5, r3, r1
 800e234:	bf34      	ite	cc
 800e236:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e23a:	2300      	movcs	r3, #0
 800e23c:	3015      	adds	r0, #21
 800e23e:	fa02 f000 	lsl.w	r0, r2, r0
 800e242:	fa23 f30c 	lsr.w	r3, r3, ip
 800e246:	4303      	orrs	r3, r0
 800e248:	461c      	mov	r4, r3
 800e24a:	ec45 4b10 	vmov	d0, r4, r5
 800e24e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e252:	45b8      	cmp	r8, r7
 800e254:	bf3a      	itte	cc
 800e256:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e25a:	f1a6 0708 	subcc.w	r7, r6, #8
 800e25e:	2300      	movcs	r3, #0
 800e260:	380b      	subs	r0, #11
 800e262:	d012      	beq.n	800e28a <__b2d+0x8a>
 800e264:	f1c0 0120 	rsb	r1, r0, #32
 800e268:	fa23 f401 	lsr.w	r4, r3, r1
 800e26c:	4082      	lsls	r2, r0
 800e26e:	4322      	orrs	r2, r4
 800e270:	4547      	cmp	r7, r8
 800e272:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e276:	bf8c      	ite	hi
 800e278:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e27c:	2200      	movls	r2, #0
 800e27e:	4083      	lsls	r3, r0
 800e280:	40ca      	lsrs	r2, r1
 800e282:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e286:	4313      	orrs	r3, r2
 800e288:	e7de      	b.n	800e248 <__b2d+0x48>
 800e28a:	ea42 0501 	orr.w	r5, r2, r1
 800e28e:	e7db      	b.n	800e248 <__b2d+0x48>
 800e290:	3ff00000 	.word	0x3ff00000

0800e294 <__d2b>:
 800e294:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e298:	460f      	mov	r7, r1
 800e29a:	2101      	movs	r1, #1
 800e29c:	ec59 8b10 	vmov	r8, r9, d0
 800e2a0:	4616      	mov	r6, r2
 800e2a2:	f7ff fc13 	bl	800dacc <_Balloc>
 800e2a6:	4604      	mov	r4, r0
 800e2a8:	b930      	cbnz	r0, 800e2b8 <__d2b+0x24>
 800e2aa:	4602      	mov	r2, r0
 800e2ac:	4b23      	ldr	r3, [pc, #140]	@ (800e33c <__d2b+0xa8>)
 800e2ae:	4824      	ldr	r0, [pc, #144]	@ (800e340 <__d2b+0xac>)
 800e2b0:	f240 310f 	movw	r1, #783	@ 0x30f
 800e2b4:	f000 fef2 	bl	800f09c <__assert_func>
 800e2b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e2bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e2c0:	b10d      	cbz	r5, 800e2c6 <__d2b+0x32>
 800e2c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e2c6:	9301      	str	r3, [sp, #4]
 800e2c8:	f1b8 0300 	subs.w	r3, r8, #0
 800e2cc:	d023      	beq.n	800e316 <__d2b+0x82>
 800e2ce:	4668      	mov	r0, sp
 800e2d0:	9300      	str	r3, [sp, #0]
 800e2d2:	f7ff fd0c 	bl	800dcee <__lo0bits>
 800e2d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e2da:	b1d0      	cbz	r0, 800e312 <__d2b+0x7e>
 800e2dc:	f1c0 0320 	rsb	r3, r0, #32
 800e2e0:	fa02 f303 	lsl.w	r3, r2, r3
 800e2e4:	430b      	orrs	r3, r1
 800e2e6:	40c2      	lsrs	r2, r0
 800e2e8:	6163      	str	r3, [r4, #20]
 800e2ea:	9201      	str	r2, [sp, #4]
 800e2ec:	9b01      	ldr	r3, [sp, #4]
 800e2ee:	61a3      	str	r3, [r4, #24]
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	bf0c      	ite	eq
 800e2f4:	2201      	moveq	r2, #1
 800e2f6:	2202      	movne	r2, #2
 800e2f8:	6122      	str	r2, [r4, #16]
 800e2fa:	b1a5      	cbz	r5, 800e326 <__d2b+0x92>
 800e2fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e300:	4405      	add	r5, r0
 800e302:	603d      	str	r5, [r7, #0]
 800e304:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e308:	6030      	str	r0, [r6, #0]
 800e30a:	4620      	mov	r0, r4
 800e30c:	b003      	add	sp, #12
 800e30e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e312:	6161      	str	r1, [r4, #20]
 800e314:	e7ea      	b.n	800e2ec <__d2b+0x58>
 800e316:	a801      	add	r0, sp, #4
 800e318:	f7ff fce9 	bl	800dcee <__lo0bits>
 800e31c:	9b01      	ldr	r3, [sp, #4]
 800e31e:	6163      	str	r3, [r4, #20]
 800e320:	3020      	adds	r0, #32
 800e322:	2201      	movs	r2, #1
 800e324:	e7e8      	b.n	800e2f8 <__d2b+0x64>
 800e326:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e32a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e32e:	6038      	str	r0, [r7, #0]
 800e330:	6918      	ldr	r0, [r3, #16]
 800e332:	f7ff fcbd 	bl	800dcb0 <__hi0bits>
 800e336:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e33a:	e7e5      	b.n	800e308 <__d2b+0x74>
 800e33c:	08011cc8 	.word	0x08011cc8
 800e340:	08011d39 	.word	0x08011d39

0800e344 <__ratio>:
 800e344:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e348:	b085      	sub	sp, #20
 800e34a:	e9cd 1000 	strd	r1, r0, [sp]
 800e34e:	a902      	add	r1, sp, #8
 800e350:	f7ff ff56 	bl	800e200 <__b2d>
 800e354:	9800      	ldr	r0, [sp, #0]
 800e356:	a903      	add	r1, sp, #12
 800e358:	ec55 4b10 	vmov	r4, r5, d0
 800e35c:	f7ff ff50 	bl	800e200 <__b2d>
 800e360:	9b01      	ldr	r3, [sp, #4]
 800e362:	6919      	ldr	r1, [r3, #16]
 800e364:	9b00      	ldr	r3, [sp, #0]
 800e366:	691b      	ldr	r3, [r3, #16]
 800e368:	1ac9      	subs	r1, r1, r3
 800e36a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e36e:	1a9b      	subs	r3, r3, r2
 800e370:	ec5b ab10 	vmov	sl, fp, d0
 800e374:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e378:	2b00      	cmp	r3, #0
 800e37a:	bfce      	itee	gt
 800e37c:	462a      	movgt	r2, r5
 800e37e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e382:	465a      	movle	r2, fp
 800e384:	462f      	mov	r7, r5
 800e386:	46d9      	mov	r9, fp
 800e388:	bfcc      	ite	gt
 800e38a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e38e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e392:	464b      	mov	r3, r9
 800e394:	4652      	mov	r2, sl
 800e396:	4620      	mov	r0, r4
 800e398:	4639      	mov	r1, r7
 800e39a:	f7f2 fa67 	bl	800086c <__aeabi_ddiv>
 800e39e:	ec41 0b10 	vmov	d0, r0, r1
 800e3a2:	b005      	add	sp, #20
 800e3a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e3a8 <__copybits>:
 800e3a8:	3901      	subs	r1, #1
 800e3aa:	b570      	push	{r4, r5, r6, lr}
 800e3ac:	1149      	asrs	r1, r1, #5
 800e3ae:	6914      	ldr	r4, [r2, #16]
 800e3b0:	3101      	adds	r1, #1
 800e3b2:	f102 0314 	add.w	r3, r2, #20
 800e3b6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e3ba:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e3be:	1f05      	subs	r5, r0, #4
 800e3c0:	42a3      	cmp	r3, r4
 800e3c2:	d30c      	bcc.n	800e3de <__copybits+0x36>
 800e3c4:	1aa3      	subs	r3, r4, r2
 800e3c6:	3b11      	subs	r3, #17
 800e3c8:	f023 0303 	bic.w	r3, r3, #3
 800e3cc:	3211      	adds	r2, #17
 800e3ce:	42a2      	cmp	r2, r4
 800e3d0:	bf88      	it	hi
 800e3d2:	2300      	movhi	r3, #0
 800e3d4:	4418      	add	r0, r3
 800e3d6:	2300      	movs	r3, #0
 800e3d8:	4288      	cmp	r0, r1
 800e3da:	d305      	bcc.n	800e3e8 <__copybits+0x40>
 800e3dc:	bd70      	pop	{r4, r5, r6, pc}
 800e3de:	f853 6b04 	ldr.w	r6, [r3], #4
 800e3e2:	f845 6f04 	str.w	r6, [r5, #4]!
 800e3e6:	e7eb      	b.n	800e3c0 <__copybits+0x18>
 800e3e8:	f840 3b04 	str.w	r3, [r0], #4
 800e3ec:	e7f4      	b.n	800e3d8 <__copybits+0x30>

0800e3ee <__any_on>:
 800e3ee:	f100 0214 	add.w	r2, r0, #20
 800e3f2:	6900      	ldr	r0, [r0, #16]
 800e3f4:	114b      	asrs	r3, r1, #5
 800e3f6:	4298      	cmp	r0, r3
 800e3f8:	b510      	push	{r4, lr}
 800e3fa:	db11      	blt.n	800e420 <__any_on+0x32>
 800e3fc:	dd0a      	ble.n	800e414 <__any_on+0x26>
 800e3fe:	f011 011f 	ands.w	r1, r1, #31
 800e402:	d007      	beq.n	800e414 <__any_on+0x26>
 800e404:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e408:	fa24 f001 	lsr.w	r0, r4, r1
 800e40c:	fa00 f101 	lsl.w	r1, r0, r1
 800e410:	428c      	cmp	r4, r1
 800e412:	d10b      	bne.n	800e42c <__any_on+0x3e>
 800e414:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e418:	4293      	cmp	r3, r2
 800e41a:	d803      	bhi.n	800e424 <__any_on+0x36>
 800e41c:	2000      	movs	r0, #0
 800e41e:	bd10      	pop	{r4, pc}
 800e420:	4603      	mov	r3, r0
 800e422:	e7f7      	b.n	800e414 <__any_on+0x26>
 800e424:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e428:	2900      	cmp	r1, #0
 800e42a:	d0f5      	beq.n	800e418 <__any_on+0x2a>
 800e42c:	2001      	movs	r0, #1
 800e42e:	e7f6      	b.n	800e41e <__any_on+0x30>

0800e430 <_strtoul_l.constprop.0>:
 800e430:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e434:	4e34      	ldr	r6, [pc, #208]	@ (800e508 <_strtoul_l.constprop.0+0xd8>)
 800e436:	4686      	mov	lr, r0
 800e438:	460d      	mov	r5, r1
 800e43a:	4628      	mov	r0, r5
 800e43c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e440:	5d37      	ldrb	r7, [r6, r4]
 800e442:	f017 0708 	ands.w	r7, r7, #8
 800e446:	d1f8      	bne.n	800e43a <_strtoul_l.constprop.0+0xa>
 800e448:	2c2d      	cmp	r4, #45	@ 0x2d
 800e44a:	d12f      	bne.n	800e4ac <_strtoul_l.constprop.0+0x7c>
 800e44c:	782c      	ldrb	r4, [r5, #0]
 800e44e:	2701      	movs	r7, #1
 800e450:	1c85      	adds	r5, r0, #2
 800e452:	f033 0010 	bics.w	r0, r3, #16
 800e456:	d109      	bne.n	800e46c <_strtoul_l.constprop.0+0x3c>
 800e458:	2c30      	cmp	r4, #48	@ 0x30
 800e45a:	d12c      	bne.n	800e4b6 <_strtoul_l.constprop.0+0x86>
 800e45c:	7828      	ldrb	r0, [r5, #0]
 800e45e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800e462:	2858      	cmp	r0, #88	@ 0x58
 800e464:	d127      	bne.n	800e4b6 <_strtoul_l.constprop.0+0x86>
 800e466:	786c      	ldrb	r4, [r5, #1]
 800e468:	2310      	movs	r3, #16
 800e46a:	3502      	adds	r5, #2
 800e46c:	f04f 38ff 	mov.w	r8, #4294967295
 800e470:	2600      	movs	r6, #0
 800e472:	fbb8 f8f3 	udiv	r8, r8, r3
 800e476:	fb03 f908 	mul.w	r9, r3, r8
 800e47a:	ea6f 0909 	mvn.w	r9, r9
 800e47e:	4630      	mov	r0, r6
 800e480:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800e484:	f1bc 0f09 	cmp.w	ip, #9
 800e488:	d81c      	bhi.n	800e4c4 <_strtoul_l.constprop.0+0x94>
 800e48a:	4664      	mov	r4, ip
 800e48c:	42a3      	cmp	r3, r4
 800e48e:	dd2a      	ble.n	800e4e6 <_strtoul_l.constprop.0+0xb6>
 800e490:	f1b6 3fff 	cmp.w	r6, #4294967295
 800e494:	d007      	beq.n	800e4a6 <_strtoul_l.constprop.0+0x76>
 800e496:	4580      	cmp	r8, r0
 800e498:	d322      	bcc.n	800e4e0 <_strtoul_l.constprop.0+0xb0>
 800e49a:	d101      	bne.n	800e4a0 <_strtoul_l.constprop.0+0x70>
 800e49c:	45a1      	cmp	r9, r4
 800e49e:	db1f      	blt.n	800e4e0 <_strtoul_l.constprop.0+0xb0>
 800e4a0:	fb00 4003 	mla	r0, r0, r3, r4
 800e4a4:	2601      	movs	r6, #1
 800e4a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e4aa:	e7e9      	b.n	800e480 <_strtoul_l.constprop.0+0x50>
 800e4ac:	2c2b      	cmp	r4, #43	@ 0x2b
 800e4ae:	bf04      	itt	eq
 800e4b0:	782c      	ldrbeq	r4, [r5, #0]
 800e4b2:	1c85      	addeq	r5, r0, #2
 800e4b4:	e7cd      	b.n	800e452 <_strtoul_l.constprop.0+0x22>
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d1d8      	bne.n	800e46c <_strtoul_l.constprop.0+0x3c>
 800e4ba:	2c30      	cmp	r4, #48	@ 0x30
 800e4bc:	bf0c      	ite	eq
 800e4be:	2308      	moveq	r3, #8
 800e4c0:	230a      	movne	r3, #10
 800e4c2:	e7d3      	b.n	800e46c <_strtoul_l.constprop.0+0x3c>
 800e4c4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800e4c8:	f1bc 0f19 	cmp.w	ip, #25
 800e4cc:	d801      	bhi.n	800e4d2 <_strtoul_l.constprop.0+0xa2>
 800e4ce:	3c37      	subs	r4, #55	@ 0x37
 800e4d0:	e7dc      	b.n	800e48c <_strtoul_l.constprop.0+0x5c>
 800e4d2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800e4d6:	f1bc 0f19 	cmp.w	ip, #25
 800e4da:	d804      	bhi.n	800e4e6 <_strtoul_l.constprop.0+0xb6>
 800e4dc:	3c57      	subs	r4, #87	@ 0x57
 800e4de:	e7d5      	b.n	800e48c <_strtoul_l.constprop.0+0x5c>
 800e4e0:	f04f 36ff 	mov.w	r6, #4294967295
 800e4e4:	e7df      	b.n	800e4a6 <_strtoul_l.constprop.0+0x76>
 800e4e6:	1c73      	adds	r3, r6, #1
 800e4e8:	d106      	bne.n	800e4f8 <_strtoul_l.constprop.0+0xc8>
 800e4ea:	2322      	movs	r3, #34	@ 0x22
 800e4ec:	f8ce 3000 	str.w	r3, [lr]
 800e4f0:	4630      	mov	r0, r6
 800e4f2:	b932      	cbnz	r2, 800e502 <_strtoul_l.constprop.0+0xd2>
 800e4f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e4f8:	b107      	cbz	r7, 800e4fc <_strtoul_l.constprop.0+0xcc>
 800e4fa:	4240      	negs	r0, r0
 800e4fc:	2a00      	cmp	r2, #0
 800e4fe:	d0f9      	beq.n	800e4f4 <_strtoul_l.constprop.0+0xc4>
 800e500:	b106      	cbz	r6, 800e504 <_strtoul_l.constprop.0+0xd4>
 800e502:	1e69      	subs	r1, r5, #1
 800e504:	6011      	str	r1, [r2, #0]
 800e506:	e7f5      	b.n	800e4f4 <_strtoul_l.constprop.0+0xc4>
 800e508:	08011a61 	.word	0x08011a61

0800e50c <_strtoul_r>:
 800e50c:	f7ff bf90 	b.w	800e430 <_strtoul_l.constprop.0>

0800e510 <strtoul>:
 800e510:	4613      	mov	r3, r2
 800e512:	460a      	mov	r2, r1
 800e514:	4601      	mov	r1, r0
 800e516:	4802      	ldr	r0, [pc, #8]	@ (800e520 <strtoul+0x10>)
 800e518:	6800      	ldr	r0, [r0, #0]
 800e51a:	f7ff bf89 	b.w	800e430 <_strtoul_l.constprop.0>
 800e51e:	bf00      	nop
 800e520:	200001a0 	.word	0x200001a0

0800e524 <__ascii_wctomb>:
 800e524:	4603      	mov	r3, r0
 800e526:	4608      	mov	r0, r1
 800e528:	b141      	cbz	r1, 800e53c <__ascii_wctomb+0x18>
 800e52a:	2aff      	cmp	r2, #255	@ 0xff
 800e52c:	d904      	bls.n	800e538 <__ascii_wctomb+0x14>
 800e52e:	228a      	movs	r2, #138	@ 0x8a
 800e530:	601a      	str	r2, [r3, #0]
 800e532:	f04f 30ff 	mov.w	r0, #4294967295
 800e536:	4770      	bx	lr
 800e538:	700a      	strb	r2, [r1, #0]
 800e53a:	2001      	movs	r0, #1
 800e53c:	4770      	bx	lr

0800e53e <__ssputs_r>:
 800e53e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e542:	688e      	ldr	r6, [r1, #8]
 800e544:	461f      	mov	r7, r3
 800e546:	42be      	cmp	r6, r7
 800e548:	680b      	ldr	r3, [r1, #0]
 800e54a:	4682      	mov	sl, r0
 800e54c:	460c      	mov	r4, r1
 800e54e:	4690      	mov	r8, r2
 800e550:	d82d      	bhi.n	800e5ae <__ssputs_r+0x70>
 800e552:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e556:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e55a:	d026      	beq.n	800e5aa <__ssputs_r+0x6c>
 800e55c:	6965      	ldr	r5, [r4, #20]
 800e55e:	6909      	ldr	r1, [r1, #16]
 800e560:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e564:	eba3 0901 	sub.w	r9, r3, r1
 800e568:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e56c:	1c7b      	adds	r3, r7, #1
 800e56e:	444b      	add	r3, r9
 800e570:	106d      	asrs	r5, r5, #1
 800e572:	429d      	cmp	r5, r3
 800e574:	bf38      	it	cc
 800e576:	461d      	movcc	r5, r3
 800e578:	0553      	lsls	r3, r2, #21
 800e57a:	d527      	bpl.n	800e5cc <__ssputs_r+0x8e>
 800e57c:	4629      	mov	r1, r5
 800e57e:	f7fb fabf 	bl	8009b00 <_malloc_r>
 800e582:	4606      	mov	r6, r0
 800e584:	b360      	cbz	r0, 800e5e0 <__ssputs_r+0xa2>
 800e586:	6921      	ldr	r1, [r4, #16]
 800e588:	464a      	mov	r2, r9
 800e58a:	f7fe f853 	bl	800c634 <memcpy>
 800e58e:	89a3      	ldrh	r3, [r4, #12]
 800e590:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e598:	81a3      	strh	r3, [r4, #12]
 800e59a:	6126      	str	r6, [r4, #16]
 800e59c:	6165      	str	r5, [r4, #20]
 800e59e:	444e      	add	r6, r9
 800e5a0:	eba5 0509 	sub.w	r5, r5, r9
 800e5a4:	6026      	str	r6, [r4, #0]
 800e5a6:	60a5      	str	r5, [r4, #8]
 800e5a8:	463e      	mov	r6, r7
 800e5aa:	42be      	cmp	r6, r7
 800e5ac:	d900      	bls.n	800e5b0 <__ssputs_r+0x72>
 800e5ae:	463e      	mov	r6, r7
 800e5b0:	6820      	ldr	r0, [r4, #0]
 800e5b2:	4632      	mov	r2, r6
 800e5b4:	4641      	mov	r1, r8
 800e5b6:	f000 fd52 	bl	800f05e <memmove>
 800e5ba:	68a3      	ldr	r3, [r4, #8]
 800e5bc:	1b9b      	subs	r3, r3, r6
 800e5be:	60a3      	str	r3, [r4, #8]
 800e5c0:	6823      	ldr	r3, [r4, #0]
 800e5c2:	4433      	add	r3, r6
 800e5c4:	6023      	str	r3, [r4, #0]
 800e5c6:	2000      	movs	r0, #0
 800e5c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5cc:	462a      	mov	r2, r5
 800e5ce:	f000 fda3 	bl	800f118 <_realloc_r>
 800e5d2:	4606      	mov	r6, r0
 800e5d4:	2800      	cmp	r0, #0
 800e5d6:	d1e0      	bne.n	800e59a <__ssputs_r+0x5c>
 800e5d8:	6921      	ldr	r1, [r4, #16]
 800e5da:	4650      	mov	r0, sl
 800e5dc:	f7fe fe9c 	bl	800d318 <_free_r>
 800e5e0:	230c      	movs	r3, #12
 800e5e2:	f8ca 3000 	str.w	r3, [sl]
 800e5e6:	89a3      	ldrh	r3, [r4, #12]
 800e5e8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e5ec:	81a3      	strh	r3, [r4, #12]
 800e5ee:	f04f 30ff 	mov.w	r0, #4294967295
 800e5f2:	e7e9      	b.n	800e5c8 <__ssputs_r+0x8a>

0800e5f4 <_svfiprintf_r>:
 800e5f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5f8:	4698      	mov	r8, r3
 800e5fa:	898b      	ldrh	r3, [r1, #12]
 800e5fc:	061b      	lsls	r3, r3, #24
 800e5fe:	b09d      	sub	sp, #116	@ 0x74
 800e600:	4607      	mov	r7, r0
 800e602:	460d      	mov	r5, r1
 800e604:	4614      	mov	r4, r2
 800e606:	d510      	bpl.n	800e62a <_svfiprintf_r+0x36>
 800e608:	690b      	ldr	r3, [r1, #16]
 800e60a:	b973      	cbnz	r3, 800e62a <_svfiprintf_r+0x36>
 800e60c:	2140      	movs	r1, #64	@ 0x40
 800e60e:	f7fb fa77 	bl	8009b00 <_malloc_r>
 800e612:	6028      	str	r0, [r5, #0]
 800e614:	6128      	str	r0, [r5, #16]
 800e616:	b930      	cbnz	r0, 800e626 <_svfiprintf_r+0x32>
 800e618:	230c      	movs	r3, #12
 800e61a:	603b      	str	r3, [r7, #0]
 800e61c:	f04f 30ff 	mov.w	r0, #4294967295
 800e620:	b01d      	add	sp, #116	@ 0x74
 800e622:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e626:	2340      	movs	r3, #64	@ 0x40
 800e628:	616b      	str	r3, [r5, #20]
 800e62a:	2300      	movs	r3, #0
 800e62c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e62e:	2320      	movs	r3, #32
 800e630:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e634:	f8cd 800c 	str.w	r8, [sp, #12]
 800e638:	2330      	movs	r3, #48	@ 0x30
 800e63a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e7d8 <_svfiprintf_r+0x1e4>
 800e63e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e642:	f04f 0901 	mov.w	r9, #1
 800e646:	4623      	mov	r3, r4
 800e648:	469a      	mov	sl, r3
 800e64a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e64e:	b10a      	cbz	r2, 800e654 <_svfiprintf_r+0x60>
 800e650:	2a25      	cmp	r2, #37	@ 0x25
 800e652:	d1f9      	bne.n	800e648 <_svfiprintf_r+0x54>
 800e654:	ebba 0b04 	subs.w	fp, sl, r4
 800e658:	d00b      	beq.n	800e672 <_svfiprintf_r+0x7e>
 800e65a:	465b      	mov	r3, fp
 800e65c:	4622      	mov	r2, r4
 800e65e:	4629      	mov	r1, r5
 800e660:	4638      	mov	r0, r7
 800e662:	f7ff ff6c 	bl	800e53e <__ssputs_r>
 800e666:	3001      	adds	r0, #1
 800e668:	f000 80a7 	beq.w	800e7ba <_svfiprintf_r+0x1c6>
 800e66c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e66e:	445a      	add	r2, fp
 800e670:	9209      	str	r2, [sp, #36]	@ 0x24
 800e672:	f89a 3000 	ldrb.w	r3, [sl]
 800e676:	2b00      	cmp	r3, #0
 800e678:	f000 809f 	beq.w	800e7ba <_svfiprintf_r+0x1c6>
 800e67c:	2300      	movs	r3, #0
 800e67e:	f04f 32ff 	mov.w	r2, #4294967295
 800e682:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e686:	f10a 0a01 	add.w	sl, sl, #1
 800e68a:	9304      	str	r3, [sp, #16]
 800e68c:	9307      	str	r3, [sp, #28]
 800e68e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e692:	931a      	str	r3, [sp, #104]	@ 0x68
 800e694:	4654      	mov	r4, sl
 800e696:	2205      	movs	r2, #5
 800e698:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e69c:	484e      	ldr	r0, [pc, #312]	@ (800e7d8 <_svfiprintf_r+0x1e4>)
 800e69e:	f7f1 fda7 	bl	80001f0 <memchr>
 800e6a2:	9a04      	ldr	r2, [sp, #16]
 800e6a4:	b9d8      	cbnz	r0, 800e6de <_svfiprintf_r+0xea>
 800e6a6:	06d0      	lsls	r0, r2, #27
 800e6a8:	bf44      	itt	mi
 800e6aa:	2320      	movmi	r3, #32
 800e6ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e6b0:	0711      	lsls	r1, r2, #28
 800e6b2:	bf44      	itt	mi
 800e6b4:	232b      	movmi	r3, #43	@ 0x2b
 800e6b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e6ba:	f89a 3000 	ldrb.w	r3, [sl]
 800e6be:	2b2a      	cmp	r3, #42	@ 0x2a
 800e6c0:	d015      	beq.n	800e6ee <_svfiprintf_r+0xfa>
 800e6c2:	9a07      	ldr	r2, [sp, #28]
 800e6c4:	4654      	mov	r4, sl
 800e6c6:	2000      	movs	r0, #0
 800e6c8:	f04f 0c0a 	mov.w	ip, #10
 800e6cc:	4621      	mov	r1, r4
 800e6ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e6d2:	3b30      	subs	r3, #48	@ 0x30
 800e6d4:	2b09      	cmp	r3, #9
 800e6d6:	d94b      	bls.n	800e770 <_svfiprintf_r+0x17c>
 800e6d8:	b1b0      	cbz	r0, 800e708 <_svfiprintf_r+0x114>
 800e6da:	9207      	str	r2, [sp, #28]
 800e6dc:	e014      	b.n	800e708 <_svfiprintf_r+0x114>
 800e6de:	eba0 0308 	sub.w	r3, r0, r8
 800e6e2:	fa09 f303 	lsl.w	r3, r9, r3
 800e6e6:	4313      	orrs	r3, r2
 800e6e8:	9304      	str	r3, [sp, #16]
 800e6ea:	46a2      	mov	sl, r4
 800e6ec:	e7d2      	b.n	800e694 <_svfiprintf_r+0xa0>
 800e6ee:	9b03      	ldr	r3, [sp, #12]
 800e6f0:	1d19      	adds	r1, r3, #4
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	9103      	str	r1, [sp, #12]
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	bfbb      	ittet	lt
 800e6fa:	425b      	neglt	r3, r3
 800e6fc:	f042 0202 	orrlt.w	r2, r2, #2
 800e700:	9307      	strge	r3, [sp, #28]
 800e702:	9307      	strlt	r3, [sp, #28]
 800e704:	bfb8      	it	lt
 800e706:	9204      	strlt	r2, [sp, #16]
 800e708:	7823      	ldrb	r3, [r4, #0]
 800e70a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e70c:	d10a      	bne.n	800e724 <_svfiprintf_r+0x130>
 800e70e:	7863      	ldrb	r3, [r4, #1]
 800e710:	2b2a      	cmp	r3, #42	@ 0x2a
 800e712:	d132      	bne.n	800e77a <_svfiprintf_r+0x186>
 800e714:	9b03      	ldr	r3, [sp, #12]
 800e716:	1d1a      	adds	r2, r3, #4
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	9203      	str	r2, [sp, #12]
 800e71c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e720:	3402      	adds	r4, #2
 800e722:	9305      	str	r3, [sp, #20]
 800e724:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e7e8 <_svfiprintf_r+0x1f4>
 800e728:	7821      	ldrb	r1, [r4, #0]
 800e72a:	2203      	movs	r2, #3
 800e72c:	4650      	mov	r0, sl
 800e72e:	f7f1 fd5f 	bl	80001f0 <memchr>
 800e732:	b138      	cbz	r0, 800e744 <_svfiprintf_r+0x150>
 800e734:	9b04      	ldr	r3, [sp, #16]
 800e736:	eba0 000a 	sub.w	r0, r0, sl
 800e73a:	2240      	movs	r2, #64	@ 0x40
 800e73c:	4082      	lsls	r2, r0
 800e73e:	4313      	orrs	r3, r2
 800e740:	3401      	adds	r4, #1
 800e742:	9304      	str	r3, [sp, #16]
 800e744:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e748:	4824      	ldr	r0, [pc, #144]	@ (800e7dc <_svfiprintf_r+0x1e8>)
 800e74a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e74e:	2206      	movs	r2, #6
 800e750:	f7f1 fd4e 	bl	80001f0 <memchr>
 800e754:	2800      	cmp	r0, #0
 800e756:	d036      	beq.n	800e7c6 <_svfiprintf_r+0x1d2>
 800e758:	4b21      	ldr	r3, [pc, #132]	@ (800e7e0 <_svfiprintf_r+0x1ec>)
 800e75a:	bb1b      	cbnz	r3, 800e7a4 <_svfiprintf_r+0x1b0>
 800e75c:	9b03      	ldr	r3, [sp, #12]
 800e75e:	3307      	adds	r3, #7
 800e760:	f023 0307 	bic.w	r3, r3, #7
 800e764:	3308      	adds	r3, #8
 800e766:	9303      	str	r3, [sp, #12]
 800e768:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e76a:	4433      	add	r3, r6
 800e76c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e76e:	e76a      	b.n	800e646 <_svfiprintf_r+0x52>
 800e770:	fb0c 3202 	mla	r2, ip, r2, r3
 800e774:	460c      	mov	r4, r1
 800e776:	2001      	movs	r0, #1
 800e778:	e7a8      	b.n	800e6cc <_svfiprintf_r+0xd8>
 800e77a:	2300      	movs	r3, #0
 800e77c:	3401      	adds	r4, #1
 800e77e:	9305      	str	r3, [sp, #20]
 800e780:	4619      	mov	r1, r3
 800e782:	f04f 0c0a 	mov.w	ip, #10
 800e786:	4620      	mov	r0, r4
 800e788:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e78c:	3a30      	subs	r2, #48	@ 0x30
 800e78e:	2a09      	cmp	r2, #9
 800e790:	d903      	bls.n	800e79a <_svfiprintf_r+0x1a6>
 800e792:	2b00      	cmp	r3, #0
 800e794:	d0c6      	beq.n	800e724 <_svfiprintf_r+0x130>
 800e796:	9105      	str	r1, [sp, #20]
 800e798:	e7c4      	b.n	800e724 <_svfiprintf_r+0x130>
 800e79a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e79e:	4604      	mov	r4, r0
 800e7a0:	2301      	movs	r3, #1
 800e7a2:	e7f0      	b.n	800e786 <_svfiprintf_r+0x192>
 800e7a4:	ab03      	add	r3, sp, #12
 800e7a6:	9300      	str	r3, [sp, #0]
 800e7a8:	462a      	mov	r2, r5
 800e7aa:	4b0e      	ldr	r3, [pc, #56]	@ (800e7e4 <_svfiprintf_r+0x1f0>)
 800e7ac:	a904      	add	r1, sp, #16
 800e7ae:	4638      	mov	r0, r7
 800e7b0:	f7fc f962 	bl	800aa78 <_printf_float>
 800e7b4:	1c42      	adds	r2, r0, #1
 800e7b6:	4606      	mov	r6, r0
 800e7b8:	d1d6      	bne.n	800e768 <_svfiprintf_r+0x174>
 800e7ba:	89ab      	ldrh	r3, [r5, #12]
 800e7bc:	065b      	lsls	r3, r3, #25
 800e7be:	f53f af2d 	bmi.w	800e61c <_svfiprintf_r+0x28>
 800e7c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e7c4:	e72c      	b.n	800e620 <_svfiprintf_r+0x2c>
 800e7c6:	ab03      	add	r3, sp, #12
 800e7c8:	9300      	str	r3, [sp, #0]
 800e7ca:	462a      	mov	r2, r5
 800e7cc:	4b05      	ldr	r3, [pc, #20]	@ (800e7e4 <_svfiprintf_r+0x1f0>)
 800e7ce:	a904      	add	r1, sp, #16
 800e7d0:	4638      	mov	r0, r7
 800e7d2:	f7fc fbe9 	bl	800afa8 <_printf_i>
 800e7d6:	e7ed      	b.n	800e7b4 <_svfiprintf_r+0x1c0>
 800e7d8:	08011e90 	.word	0x08011e90
 800e7dc:	08011e9a 	.word	0x08011e9a
 800e7e0:	0800aa79 	.word	0x0800aa79
 800e7e4:	0800e53f 	.word	0x0800e53f
 800e7e8:	08011e96 	.word	0x08011e96

0800e7ec <_sungetc_r>:
 800e7ec:	b538      	push	{r3, r4, r5, lr}
 800e7ee:	1c4b      	adds	r3, r1, #1
 800e7f0:	4614      	mov	r4, r2
 800e7f2:	d103      	bne.n	800e7fc <_sungetc_r+0x10>
 800e7f4:	f04f 35ff 	mov.w	r5, #4294967295
 800e7f8:	4628      	mov	r0, r5
 800e7fa:	bd38      	pop	{r3, r4, r5, pc}
 800e7fc:	8993      	ldrh	r3, [r2, #12]
 800e7fe:	f023 0320 	bic.w	r3, r3, #32
 800e802:	8193      	strh	r3, [r2, #12]
 800e804:	6853      	ldr	r3, [r2, #4]
 800e806:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800e808:	b2cd      	uxtb	r5, r1
 800e80a:	b18a      	cbz	r2, 800e830 <_sungetc_r+0x44>
 800e80c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800e80e:	429a      	cmp	r2, r3
 800e810:	dd08      	ble.n	800e824 <_sungetc_r+0x38>
 800e812:	6823      	ldr	r3, [r4, #0]
 800e814:	1e5a      	subs	r2, r3, #1
 800e816:	6022      	str	r2, [r4, #0]
 800e818:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e81c:	6863      	ldr	r3, [r4, #4]
 800e81e:	3301      	adds	r3, #1
 800e820:	6063      	str	r3, [r4, #4]
 800e822:	e7e9      	b.n	800e7f8 <_sungetc_r+0xc>
 800e824:	4621      	mov	r1, r4
 800e826:	f000 fbe0 	bl	800efea <__submore>
 800e82a:	2800      	cmp	r0, #0
 800e82c:	d0f1      	beq.n	800e812 <_sungetc_r+0x26>
 800e82e:	e7e1      	b.n	800e7f4 <_sungetc_r+0x8>
 800e830:	6921      	ldr	r1, [r4, #16]
 800e832:	6822      	ldr	r2, [r4, #0]
 800e834:	b141      	cbz	r1, 800e848 <_sungetc_r+0x5c>
 800e836:	4291      	cmp	r1, r2
 800e838:	d206      	bcs.n	800e848 <_sungetc_r+0x5c>
 800e83a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 800e83e:	42a9      	cmp	r1, r5
 800e840:	d102      	bne.n	800e848 <_sungetc_r+0x5c>
 800e842:	3a01      	subs	r2, #1
 800e844:	6022      	str	r2, [r4, #0]
 800e846:	e7ea      	b.n	800e81e <_sungetc_r+0x32>
 800e848:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 800e84c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e850:	6363      	str	r3, [r4, #52]	@ 0x34
 800e852:	2303      	movs	r3, #3
 800e854:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e856:	4623      	mov	r3, r4
 800e858:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e85c:	6023      	str	r3, [r4, #0]
 800e85e:	2301      	movs	r3, #1
 800e860:	e7de      	b.n	800e820 <_sungetc_r+0x34>

0800e862 <__ssrefill_r>:
 800e862:	b510      	push	{r4, lr}
 800e864:	460c      	mov	r4, r1
 800e866:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e868:	b169      	cbz	r1, 800e886 <__ssrefill_r+0x24>
 800e86a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e86e:	4299      	cmp	r1, r3
 800e870:	d001      	beq.n	800e876 <__ssrefill_r+0x14>
 800e872:	f7fe fd51 	bl	800d318 <_free_r>
 800e876:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e878:	6063      	str	r3, [r4, #4]
 800e87a:	2000      	movs	r0, #0
 800e87c:	6360      	str	r0, [r4, #52]	@ 0x34
 800e87e:	b113      	cbz	r3, 800e886 <__ssrefill_r+0x24>
 800e880:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800e882:	6023      	str	r3, [r4, #0]
 800e884:	bd10      	pop	{r4, pc}
 800e886:	6923      	ldr	r3, [r4, #16]
 800e888:	6023      	str	r3, [r4, #0]
 800e88a:	2300      	movs	r3, #0
 800e88c:	6063      	str	r3, [r4, #4]
 800e88e:	89a3      	ldrh	r3, [r4, #12]
 800e890:	f043 0320 	orr.w	r3, r3, #32
 800e894:	81a3      	strh	r3, [r4, #12]
 800e896:	f04f 30ff 	mov.w	r0, #4294967295
 800e89a:	e7f3      	b.n	800e884 <__ssrefill_r+0x22>

0800e89c <__ssvfiscanf_r>:
 800e89c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e8a0:	460c      	mov	r4, r1
 800e8a2:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 800e8a6:	2100      	movs	r1, #0
 800e8a8:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800e8ac:	49a5      	ldr	r1, [pc, #660]	@ (800eb44 <__ssvfiscanf_r+0x2a8>)
 800e8ae:	91a0      	str	r1, [sp, #640]	@ 0x280
 800e8b0:	f10d 0804 	add.w	r8, sp, #4
 800e8b4:	49a4      	ldr	r1, [pc, #656]	@ (800eb48 <__ssvfiscanf_r+0x2ac>)
 800e8b6:	4fa5      	ldr	r7, [pc, #660]	@ (800eb4c <__ssvfiscanf_r+0x2b0>)
 800e8b8:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800e8bc:	4606      	mov	r6, r0
 800e8be:	91a1      	str	r1, [sp, #644]	@ 0x284
 800e8c0:	9300      	str	r3, [sp, #0]
 800e8c2:	7813      	ldrb	r3, [r2, #0]
 800e8c4:	2b00      	cmp	r3, #0
 800e8c6:	f000 8158 	beq.w	800eb7a <__ssvfiscanf_r+0x2de>
 800e8ca:	5cf9      	ldrb	r1, [r7, r3]
 800e8cc:	f011 0108 	ands.w	r1, r1, #8
 800e8d0:	f102 0501 	add.w	r5, r2, #1
 800e8d4:	d019      	beq.n	800e90a <__ssvfiscanf_r+0x6e>
 800e8d6:	6863      	ldr	r3, [r4, #4]
 800e8d8:	2b00      	cmp	r3, #0
 800e8da:	dd0f      	ble.n	800e8fc <__ssvfiscanf_r+0x60>
 800e8dc:	6823      	ldr	r3, [r4, #0]
 800e8de:	781a      	ldrb	r2, [r3, #0]
 800e8e0:	5cba      	ldrb	r2, [r7, r2]
 800e8e2:	0712      	lsls	r2, r2, #28
 800e8e4:	d401      	bmi.n	800e8ea <__ssvfiscanf_r+0x4e>
 800e8e6:	462a      	mov	r2, r5
 800e8e8:	e7eb      	b.n	800e8c2 <__ssvfiscanf_r+0x26>
 800e8ea:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e8ec:	3201      	adds	r2, #1
 800e8ee:	9245      	str	r2, [sp, #276]	@ 0x114
 800e8f0:	6862      	ldr	r2, [r4, #4]
 800e8f2:	3301      	adds	r3, #1
 800e8f4:	3a01      	subs	r2, #1
 800e8f6:	6062      	str	r2, [r4, #4]
 800e8f8:	6023      	str	r3, [r4, #0]
 800e8fa:	e7ec      	b.n	800e8d6 <__ssvfiscanf_r+0x3a>
 800e8fc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e8fe:	4621      	mov	r1, r4
 800e900:	4630      	mov	r0, r6
 800e902:	4798      	blx	r3
 800e904:	2800      	cmp	r0, #0
 800e906:	d0e9      	beq.n	800e8dc <__ssvfiscanf_r+0x40>
 800e908:	e7ed      	b.n	800e8e6 <__ssvfiscanf_r+0x4a>
 800e90a:	2b25      	cmp	r3, #37	@ 0x25
 800e90c:	d012      	beq.n	800e934 <__ssvfiscanf_r+0x98>
 800e90e:	4699      	mov	r9, r3
 800e910:	6863      	ldr	r3, [r4, #4]
 800e912:	2b00      	cmp	r3, #0
 800e914:	f340 8093 	ble.w	800ea3e <__ssvfiscanf_r+0x1a2>
 800e918:	6822      	ldr	r2, [r4, #0]
 800e91a:	7813      	ldrb	r3, [r2, #0]
 800e91c:	454b      	cmp	r3, r9
 800e91e:	f040 812c 	bne.w	800eb7a <__ssvfiscanf_r+0x2de>
 800e922:	6863      	ldr	r3, [r4, #4]
 800e924:	3b01      	subs	r3, #1
 800e926:	6063      	str	r3, [r4, #4]
 800e928:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800e92a:	3201      	adds	r2, #1
 800e92c:	3301      	adds	r3, #1
 800e92e:	6022      	str	r2, [r4, #0]
 800e930:	9345      	str	r3, [sp, #276]	@ 0x114
 800e932:	e7d8      	b.n	800e8e6 <__ssvfiscanf_r+0x4a>
 800e934:	9141      	str	r1, [sp, #260]	@ 0x104
 800e936:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e938:	7853      	ldrb	r3, [r2, #1]
 800e93a:	2b2a      	cmp	r3, #42	@ 0x2a
 800e93c:	bf02      	ittt	eq
 800e93e:	2310      	moveq	r3, #16
 800e940:	1c95      	addeq	r5, r2, #2
 800e942:	9341      	streq	r3, [sp, #260]	@ 0x104
 800e944:	220a      	movs	r2, #10
 800e946:	46a9      	mov	r9, r5
 800e948:	f819 1b01 	ldrb.w	r1, [r9], #1
 800e94c:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800e950:	2b09      	cmp	r3, #9
 800e952:	d91e      	bls.n	800e992 <__ssvfiscanf_r+0xf6>
 800e954:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 800eb50 <__ssvfiscanf_r+0x2b4>
 800e958:	2203      	movs	r2, #3
 800e95a:	4650      	mov	r0, sl
 800e95c:	f7f1 fc48 	bl	80001f0 <memchr>
 800e960:	b138      	cbz	r0, 800e972 <__ssvfiscanf_r+0xd6>
 800e962:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e964:	eba0 000a 	sub.w	r0, r0, sl
 800e968:	2301      	movs	r3, #1
 800e96a:	4083      	lsls	r3, r0
 800e96c:	4313      	orrs	r3, r2
 800e96e:	9341      	str	r3, [sp, #260]	@ 0x104
 800e970:	464d      	mov	r5, r9
 800e972:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e976:	2b78      	cmp	r3, #120	@ 0x78
 800e978:	d806      	bhi.n	800e988 <__ssvfiscanf_r+0xec>
 800e97a:	2b57      	cmp	r3, #87	@ 0x57
 800e97c:	d810      	bhi.n	800e9a0 <__ssvfiscanf_r+0x104>
 800e97e:	2b25      	cmp	r3, #37	@ 0x25
 800e980:	d0c5      	beq.n	800e90e <__ssvfiscanf_r+0x72>
 800e982:	d857      	bhi.n	800ea34 <__ssvfiscanf_r+0x198>
 800e984:	2b00      	cmp	r3, #0
 800e986:	d065      	beq.n	800ea54 <__ssvfiscanf_r+0x1b8>
 800e988:	2303      	movs	r3, #3
 800e98a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e98c:	230a      	movs	r3, #10
 800e98e:	9342      	str	r3, [sp, #264]	@ 0x108
 800e990:	e078      	b.n	800ea84 <__ssvfiscanf_r+0x1e8>
 800e992:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800e994:	fb02 1103 	mla	r1, r2, r3, r1
 800e998:	3930      	subs	r1, #48	@ 0x30
 800e99a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e99c:	464d      	mov	r5, r9
 800e99e:	e7d2      	b.n	800e946 <__ssvfiscanf_r+0xaa>
 800e9a0:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800e9a4:	2a20      	cmp	r2, #32
 800e9a6:	d8ef      	bhi.n	800e988 <__ssvfiscanf_r+0xec>
 800e9a8:	a101      	add	r1, pc, #4	@ (adr r1, 800e9b0 <__ssvfiscanf_r+0x114>)
 800e9aa:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e9ae:	bf00      	nop
 800e9b0:	0800ea63 	.word	0x0800ea63
 800e9b4:	0800e989 	.word	0x0800e989
 800e9b8:	0800e989 	.word	0x0800e989
 800e9bc:	0800eabd 	.word	0x0800eabd
 800e9c0:	0800e989 	.word	0x0800e989
 800e9c4:	0800e989 	.word	0x0800e989
 800e9c8:	0800e989 	.word	0x0800e989
 800e9cc:	0800e989 	.word	0x0800e989
 800e9d0:	0800e989 	.word	0x0800e989
 800e9d4:	0800e989 	.word	0x0800e989
 800e9d8:	0800e989 	.word	0x0800e989
 800e9dc:	0800ead3 	.word	0x0800ead3
 800e9e0:	0800eab9 	.word	0x0800eab9
 800e9e4:	0800ea3b 	.word	0x0800ea3b
 800e9e8:	0800ea3b 	.word	0x0800ea3b
 800e9ec:	0800ea3b 	.word	0x0800ea3b
 800e9f0:	0800e989 	.word	0x0800e989
 800e9f4:	0800ea75 	.word	0x0800ea75
 800e9f8:	0800e989 	.word	0x0800e989
 800e9fc:	0800e989 	.word	0x0800e989
 800ea00:	0800e989 	.word	0x0800e989
 800ea04:	0800e989 	.word	0x0800e989
 800ea08:	0800eae3 	.word	0x0800eae3
 800ea0c:	0800ea7d 	.word	0x0800ea7d
 800ea10:	0800ea5b 	.word	0x0800ea5b
 800ea14:	0800e989 	.word	0x0800e989
 800ea18:	0800e989 	.word	0x0800e989
 800ea1c:	0800eadf 	.word	0x0800eadf
 800ea20:	0800e989 	.word	0x0800e989
 800ea24:	0800eab9 	.word	0x0800eab9
 800ea28:	0800e989 	.word	0x0800e989
 800ea2c:	0800e989 	.word	0x0800e989
 800ea30:	0800ea63 	.word	0x0800ea63
 800ea34:	3b45      	subs	r3, #69	@ 0x45
 800ea36:	2b02      	cmp	r3, #2
 800ea38:	d8a6      	bhi.n	800e988 <__ssvfiscanf_r+0xec>
 800ea3a:	2305      	movs	r3, #5
 800ea3c:	e021      	b.n	800ea82 <__ssvfiscanf_r+0x1e6>
 800ea3e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800ea40:	4621      	mov	r1, r4
 800ea42:	4630      	mov	r0, r6
 800ea44:	4798      	blx	r3
 800ea46:	2800      	cmp	r0, #0
 800ea48:	f43f af66 	beq.w	800e918 <__ssvfiscanf_r+0x7c>
 800ea4c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800ea4e:	2800      	cmp	r0, #0
 800ea50:	f040 808b 	bne.w	800eb6a <__ssvfiscanf_r+0x2ce>
 800ea54:	f04f 30ff 	mov.w	r0, #4294967295
 800ea58:	e08b      	b.n	800eb72 <__ssvfiscanf_r+0x2d6>
 800ea5a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ea5c:	f042 0220 	orr.w	r2, r2, #32
 800ea60:	9241      	str	r2, [sp, #260]	@ 0x104
 800ea62:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800ea64:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ea68:	9241      	str	r2, [sp, #260]	@ 0x104
 800ea6a:	2210      	movs	r2, #16
 800ea6c:	2b6e      	cmp	r3, #110	@ 0x6e
 800ea6e:	9242      	str	r2, [sp, #264]	@ 0x108
 800ea70:	d902      	bls.n	800ea78 <__ssvfiscanf_r+0x1dc>
 800ea72:	e005      	b.n	800ea80 <__ssvfiscanf_r+0x1e4>
 800ea74:	2300      	movs	r3, #0
 800ea76:	9342      	str	r3, [sp, #264]	@ 0x108
 800ea78:	2303      	movs	r3, #3
 800ea7a:	e002      	b.n	800ea82 <__ssvfiscanf_r+0x1e6>
 800ea7c:	2308      	movs	r3, #8
 800ea7e:	9342      	str	r3, [sp, #264]	@ 0x108
 800ea80:	2304      	movs	r3, #4
 800ea82:	9347      	str	r3, [sp, #284]	@ 0x11c
 800ea84:	6863      	ldr	r3, [r4, #4]
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	dd39      	ble.n	800eafe <__ssvfiscanf_r+0x262>
 800ea8a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ea8c:	0659      	lsls	r1, r3, #25
 800ea8e:	d404      	bmi.n	800ea9a <__ssvfiscanf_r+0x1fe>
 800ea90:	6823      	ldr	r3, [r4, #0]
 800ea92:	781a      	ldrb	r2, [r3, #0]
 800ea94:	5cba      	ldrb	r2, [r7, r2]
 800ea96:	0712      	lsls	r2, r2, #28
 800ea98:	d438      	bmi.n	800eb0c <__ssvfiscanf_r+0x270>
 800ea9a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800ea9c:	2b02      	cmp	r3, #2
 800ea9e:	dc47      	bgt.n	800eb30 <__ssvfiscanf_r+0x294>
 800eaa0:	466b      	mov	r3, sp
 800eaa2:	4622      	mov	r2, r4
 800eaa4:	a941      	add	r1, sp, #260	@ 0x104
 800eaa6:	4630      	mov	r0, r6
 800eaa8:	f000 f86c 	bl	800eb84 <_scanf_chars>
 800eaac:	2801      	cmp	r0, #1
 800eaae:	d064      	beq.n	800eb7a <__ssvfiscanf_r+0x2de>
 800eab0:	2802      	cmp	r0, #2
 800eab2:	f47f af18 	bne.w	800e8e6 <__ssvfiscanf_r+0x4a>
 800eab6:	e7c9      	b.n	800ea4c <__ssvfiscanf_r+0x1b0>
 800eab8:	220a      	movs	r2, #10
 800eaba:	e7d7      	b.n	800ea6c <__ssvfiscanf_r+0x1d0>
 800eabc:	4629      	mov	r1, r5
 800eabe:	4640      	mov	r0, r8
 800eac0:	f000 fa5a 	bl	800ef78 <__sccl>
 800eac4:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800eac6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eaca:	9341      	str	r3, [sp, #260]	@ 0x104
 800eacc:	4605      	mov	r5, r0
 800eace:	2301      	movs	r3, #1
 800ead0:	e7d7      	b.n	800ea82 <__ssvfiscanf_r+0x1e6>
 800ead2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800ead4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ead8:	9341      	str	r3, [sp, #260]	@ 0x104
 800eada:	2300      	movs	r3, #0
 800eadc:	e7d1      	b.n	800ea82 <__ssvfiscanf_r+0x1e6>
 800eade:	2302      	movs	r3, #2
 800eae0:	e7cf      	b.n	800ea82 <__ssvfiscanf_r+0x1e6>
 800eae2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800eae4:	06c3      	lsls	r3, r0, #27
 800eae6:	f53f aefe 	bmi.w	800e8e6 <__ssvfiscanf_r+0x4a>
 800eaea:	9b00      	ldr	r3, [sp, #0]
 800eaec:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eaee:	1d19      	adds	r1, r3, #4
 800eaf0:	9100      	str	r1, [sp, #0]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	07c0      	lsls	r0, r0, #31
 800eaf6:	bf4c      	ite	mi
 800eaf8:	801a      	strhmi	r2, [r3, #0]
 800eafa:	601a      	strpl	r2, [r3, #0]
 800eafc:	e6f3      	b.n	800e8e6 <__ssvfiscanf_r+0x4a>
 800eafe:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800eb00:	4621      	mov	r1, r4
 800eb02:	4630      	mov	r0, r6
 800eb04:	4798      	blx	r3
 800eb06:	2800      	cmp	r0, #0
 800eb08:	d0bf      	beq.n	800ea8a <__ssvfiscanf_r+0x1ee>
 800eb0a:	e79f      	b.n	800ea4c <__ssvfiscanf_r+0x1b0>
 800eb0c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800eb0e:	3201      	adds	r2, #1
 800eb10:	9245      	str	r2, [sp, #276]	@ 0x114
 800eb12:	6862      	ldr	r2, [r4, #4]
 800eb14:	3a01      	subs	r2, #1
 800eb16:	2a00      	cmp	r2, #0
 800eb18:	6062      	str	r2, [r4, #4]
 800eb1a:	dd02      	ble.n	800eb22 <__ssvfiscanf_r+0x286>
 800eb1c:	3301      	adds	r3, #1
 800eb1e:	6023      	str	r3, [r4, #0]
 800eb20:	e7b6      	b.n	800ea90 <__ssvfiscanf_r+0x1f4>
 800eb22:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800eb24:	4621      	mov	r1, r4
 800eb26:	4630      	mov	r0, r6
 800eb28:	4798      	blx	r3
 800eb2a:	2800      	cmp	r0, #0
 800eb2c:	d0b0      	beq.n	800ea90 <__ssvfiscanf_r+0x1f4>
 800eb2e:	e78d      	b.n	800ea4c <__ssvfiscanf_r+0x1b0>
 800eb30:	2b04      	cmp	r3, #4
 800eb32:	dc0f      	bgt.n	800eb54 <__ssvfiscanf_r+0x2b8>
 800eb34:	466b      	mov	r3, sp
 800eb36:	4622      	mov	r2, r4
 800eb38:	a941      	add	r1, sp, #260	@ 0x104
 800eb3a:	4630      	mov	r0, r6
 800eb3c:	f000 f87c 	bl	800ec38 <_scanf_i>
 800eb40:	e7b4      	b.n	800eaac <__ssvfiscanf_r+0x210>
 800eb42:	bf00      	nop
 800eb44:	0800e7ed 	.word	0x0800e7ed
 800eb48:	0800e863 	.word	0x0800e863
 800eb4c:	08011a61 	.word	0x08011a61
 800eb50:	08011e96 	.word	0x08011e96
 800eb54:	4b0a      	ldr	r3, [pc, #40]	@ (800eb80 <__ssvfiscanf_r+0x2e4>)
 800eb56:	2b00      	cmp	r3, #0
 800eb58:	f43f aec5 	beq.w	800e8e6 <__ssvfiscanf_r+0x4a>
 800eb5c:	466b      	mov	r3, sp
 800eb5e:	4622      	mov	r2, r4
 800eb60:	a941      	add	r1, sp, #260	@ 0x104
 800eb62:	4630      	mov	r0, r6
 800eb64:	f7fc fb40 	bl	800b1e8 <_scanf_float>
 800eb68:	e7a0      	b.n	800eaac <__ssvfiscanf_r+0x210>
 800eb6a:	89a3      	ldrh	r3, [r4, #12]
 800eb6c:	065b      	lsls	r3, r3, #25
 800eb6e:	f53f af71 	bmi.w	800ea54 <__ssvfiscanf_r+0x1b8>
 800eb72:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 800eb76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb7a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800eb7c:	e7f9      	b.n	800eb72 <__ssvfiscanf_r+0x2d6>
 800eb7e:	bf00      	nop
 800eb80:	0800b1e9 	.word	0x0800b1e9

0800eb84 <_scanf_chars>:
 800eb84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb88:	4615      	mov	r5, r2
 800eb8a:	688a      	ldr	r2, [r1, #8]
 800eb8c:	4680      	mov	r8, r0
 800eb8e:	460c      	mov	r4, r1
 800eb90:	b932      	cbnz	r2, 800eba0 <_scanf_chars+0x1c>
 800eb92:	698a      	ldr	r2, [r1, #24]
 800eb94:	2a00      	cmp	r2, #0
 800eb96:	bf14      	ite	ne
 800eb98:	f04f 32ff 	movne.w	r2, #4294967295
 800eb9c:	2201      	moveq	r2, #1
 800eb9e:	608a      	str	r2, [r1, #8]
 800eba0:	6822      	ldr	r2, [r4, #0]
 800eba2:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800ec34 <_scanf_chars+0xb0>
 800eba6:	06d1      	lsls	r1, r2, #27
 800eba8:	bf5f      	itttt	pl
 800ebaa:	681a      	ldrpl	r2, [r3, #0]
 800ebac:	1d11      	addpl	r1, r2, #4
 800ebae:	6019      	strpl	r1, [r3, #0]
 800ebb0:	6816      	ldrpl	r6, [r2, #0]
 800ebb2:	2700      	movs	r7, #0
 800ebb4:	69a0      	ldr	r0, [r4, #24]
 800ebb6:	b188      	cbz	r0, 800ebdc <_scanf_chars+0x58>
 800ebb8:	2801      	cmp	r0, #1
 800ebba:	d107      	bne.n	800ebcc <_scanf_chars+0x48>
 800ebbc:	682b      	ldr	r3, [r5, #0]
 800ebbe:	781a      	ldrb	r2, [r3, #0]
 800ebc0:	6963      	ldr	r3, [r4, #20]
 800ebc2:	5c9b      	ldrb	r3, [r3, r2]
 800ebc4:	b953      	cbnz	r3, 800ebdc <_scanf_chars+0x58>
 800ebc6:	2f00      	cmp	r7, #0
 800ebc8:	d031      	beq.n	800ec2e <_scanf_chars+0xaa>
 800ebca:	e022      	b.n	800ec12 <_scanf_chars+0x8e>
 800ebcc:	2802      	cmp	r0, #2
 800ebce:	d120      	bne.n	800ec12 <_scanf_chars+0x8e>
 800ebd0:	682b      	ldr	r3, [r5, #0]
 800ebd2:	781b      	ldrb	r3, [r3, #0]
 800ebd4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800ebd8:	071b      	lsls	r3, r3, #28
 800ebda:	d41a      	bmi.n	800ec12 <_scanf_chars+0x8e>
 800ebdc:	6823      	ldr	r3, [r4, #0]
 800ebde:	06da      	lsls	r2, r3, #27
 800ebe0:	bf5e      	ittt	pl
 800ebe2:	682b      	ldrpl	r3, [r5, #0]
 800ebe4:	781b      	ldrbpl	r3, [r3, #0]
 800ebe6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800ebea:	682a      	ldr	r2, [r5, #0]
 800ebec:	686b      	ldr	r3, [r5, #4]
 800ebee:	3201      	adds	r2, #1
 800ebf0:	602a      	str	r2, [r5, #0]
 800ebf2:	68a2      	ldr	r2, [r4, #8]
 800ebf4:	3b01      	subs	r3, #1
 800ebf6:	3a01      	subs	r2, #1
 800ebf8:	606b      	str	r3, [r5, #4]
 800ebfa:	3701      	adds	r7, #1
 800ebfc:	60a2      	str	r2, [r4, #8]
 800ebfe:	b142      	cbz	r2, 800ec12 <_scanf_chars+0x8e>
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	dcd7      	bgt.n	800ebb4 <_scanf_chars+0x30>
 800ec04:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ec08:	4629      	mov	r1, r5
 800ec0a:	4640      	mov	r0, r8
 800ec0c:	4798      	blx	r3
 800ec0e:	2800      	cmp	r0, #0
 800ec10:	d0d0      	beq.n	800ebb4 <_scanf_chars+0x30>
 800ec12:	6823      	ldr	r3, [r4, #0]
 800ec14:	f013 0310 	ands.w	r3, r3, #16
 800ec18:	d105      	bne.n	800ec26 <_scanf_chars+0xa2>
 800ec1a:	68e2      	ldr	r2, [r4, #12]
 800ec1c:	3201      	adds	r2, #1
 800ec1e:	60e2      	str	r2, [r4, #12]
 800ec20:	69a2      	ldr	r2, [r4, #24]
 800ec22:	b102      	cbz	r2, 800ec26 <_scanf_chars+0xa2>
 800ec24:	7033      	strb	r3, [r6, #0]
 800ec26:	6923      	ldr	r3, [r4, #16]
 800ec28:	443b      	add	r3, r7
 800ec2a:	6123      	str	r3, [r4, #16]
 800ec2c:	2000      	movs	r0, #0
 800ec2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec32:	bf00      	nop
 800ec34:	08011a61 	.word	0x08011a61

0800ec38 <_scanf_i>:
 800ec38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec3c:	4698      	mov	r8, r3
 800ec3e:	4b74      	ldr	r3, [pc, #464]	@ (800ee10 <_scanf_i+0x1d8>)
 800ec40:	460c      	mov	r4, r1
 800ec42:	4682      	mov	sl, r0
 800ec44:	4616      	mov	r6, r2
 800ec46:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ec4a:	b087      	sub	sp, #28
 800ec4c:	ab03      	add	r3, sp, #12
 800ec4e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800ec52:	4b70      	ldr	r3, [pc, #448]	@ (800ee14 <_scanf_i+0x1dc>)
 800ec54:	69a1      	ldr	r1, [r4, #24]
 800ec56:	4a70      	ldr	r2, [pc, #448]	@ (800ee18 <_scanf_i+0x1e0>)
 800ec58:	2903      	cmp	r1, #3
 800ec5a:	bf08      	it	eq
 800ec5c:	461a      	moveq	r2, r3
 800ec5e:	68a3      	ldr	r3, [r4, #8]
 800ec60:	9201      	str	r2, [sp, #4]
 800ec62:	1e5a      	subs	r2, r3, #1
 800ec64:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ec68:	bf88      	it	hi
 800ec6a:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ec6e:	4627      	mov	r7, r4
 800ec70:	bf82      	ittt	hi
 800ec72:	eb03 0905 	addhi.w	r9, r3, r5
 800ec76:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ec7a:	60a3      	strhi	r3, [r4, #8]
 800ec7c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800ec80:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800ec84:	bf98      	it	ls
 800ec86:	f04f 0900 	movls.w	r9, #0
 800ec8a:	6023      	str	r3, [r4, #0]
 800ec8c:	463d      	mov	r5, r7
 800ec8e:	f04f 0b00 	mov.w	fp, #0
 800ec92:	6831      	ldr	r1, [r6, #0]
 800ec94:	ab03      	add	r3, sp, #12
 800ec96:	7809      	ldrb	r1, [r1, #0]
 800ec98:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800ec9c:	2202      	movs	r2, #2
 800ec9e:	f7f1 faa7 	bl	80001f0 <memchr>
 800eca2:	b328      	cbz	r0, 800ecf0 <_scanf_i+0xb8>
 800eca4:	f1bb 0f01 	cmp.w	fp, #1
 800eca8:	d159      	bne.n	800ed5e <_scanf_i+0x126>
 800ecaa:	6862      	ldr	r2, [r4, #4]
 800ecac:	b92a      	cbnz	r2, 800ecba <_scanf_i+0x82>
 800ecae:	6822      	ldr	r2, [r4, #0]
 800ecb0:	2108      	movs	r1, #8
 800ecb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ecb6:	6061      	str	r1, [r4, #4]
 800ecb8:	6022      	str	r2, [r4, #0]
 800ecba:	6822      	ldr	r2, [r4, #0]
 800ecbc:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800ecc0:	6022      	str	r2, [r4, #0]
 800ecc2:	68a2      	ldr	r2, [r4, #8]
 800ecc4:	1e51      	subs	r1, r2, #1
 800ecc6:	60a1      	str	r1, [r4, #8]
 800ecc8:	b192      	cbz	r2, 800ecf0 <_scanf_i+0xb8>
 800ecca:	6832      	ldr	r2, [r6, #0]
 800eccc:	1c51      	adds	r1, r2, #1
 800ecce:	6031      	str	r1, [r6, #0]
 800ecd0:	7812      	ldrb	r2, [r2, #0]
 800ecd2:	f805 2b01 	strb.w	r2, [r5], #1
 800ecd6:	6872      	ldr	r2, [r6, #4]
 800ecd8:	3a01      	subs	r2, #1
 800ecda:	2a00      	cmp	r2, #0
 800ecdc:	6072      	str	r2, [r6, #4]
 800ecde:	dc07      	bgt.n	800ecf0 <_scanf_i+0xb8>
 800ece0:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800ece4:	4631      	mov	r1, r6
 800ece6:	4650      	mov	r0, sl
 800ece8:	4790      	blx	r2
 800ecea:	2800      	cmp	r0, #0
 800ecec:	f040 8085 	bne.w	800edfa <_scanf_i+0x1c2>
 800ecf0:	f10b 0b01 	add.w	fp, fp, #1
 800ecf4:	f1bb 0f03 	cmp.w	fp, #3
 800ecf8:	d1cb      	bne.n	800ec92 <_scanf_i+0x5a>
 800ecfa:	6863      	ldr	r3, [r4, #4]
 800ecfc:	b90b      	cbnz	r3, 800ed02 <_scanf_i+0xca>
 800ecfe:	230a      	movs	r3, #10
 800ed00:	6063      	str	r3, [r4, #4]
 800ed02:	6863      	ldr	r3, [r4, #4]
 800ed04:	4945      	ldr	r1, [pc, #276]	@ (800ee1c <_scanf_i+0x1e4>)
 800ed06:	6960      	ldr	r0, [r4, #20]
 800ed08:	1ac9      	subs	r1, r1, r3
 800ed0a:	f000 f935 	bl	800ef78 <__sccl>
 800ed0e:	f04f 0b00 	mov.w	fp, #0
 800ed12:	68a3      	ldr	r3, [r4, #8]
 800ed14:	6822      	ldr	r2, [r4, #0]
 800ed16:	2b00      	cmp	r3, #0
 800ed18:	d03d      	beq.n	800ed96 <_scanf_i+0x15e>
 800ed1a:	6831      	ldr	r1, [r6, #0]
 800ed1c:	6960      	ldr	r0, [r4, #20]
 800ed1e:	f891 c000 	ldrb.w	ip, [r1]
 800ed22:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ed26:	2800      	cmp	r0, #0
 800ed28:	d035      	beq.n	800ed96 <_scanf_i+0x15e>
 800ed2a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800ed2e:	d124      	bne.n	800ed7a <_scanf_i+0x142>
 800ed30:	0510      	lsls	r0, r2, #20
 800ed32:	d522      	bpl.n	800ed7a <_scanf_i+0x142>
 800ed34:	f10b 0b01 	add.w	fp, fp, #1
 800ed38:	f1b9 0f00 	cmp.w	r9, #0
 800ed3c:	d003      	beq.n	800ed46 <_scanf_i+0x10e>
 800ed3e:	3301      	adds	r3, #1
 800ed40:	f109 39ff 	add.w	r9, r9, #4294967295
 800ed44:	60a3      	str	r3, [r4, #8]
 800ed46:	6873      	ldr	r3, [r6, #4]
 800ed48:	3b01      	subs	r3, #1
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	6073      	str	r3, [r6, #4]
 800ed4e:	dd1b      	ble.n	800ed88 <_scanf_i+0x150>
 800ed50:	6833      	ldr	r3, [r6, #0]
 800ed52:	3301      	adds	r3, #1
 800ed54:	6033      	str	r3, [r6, #0]
 800ed56:	68a3      	ldr	r3, [r4, #8]
 800ed58:	3b01      	subs	r3, #1
 800ed5a:	60a3      	str	r3, [r4, #8]
 800ed5c:	e7d9      	b.n	800ed12 <_scanf_i+0xda>
 800ed5e:	f1bb 0f02 	cmp.w	fp, #2
 800ed62:	d1ae      	bne.n	800ecc2 <_scanf_i+0x8a>
 800ed64:	6822      	ldr	r2, [r4, #0]
 800ed66:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800ed6a:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ed6e:	d1bf      	bne.n	800ecf0 <_scanf_i+0xb8>
 800ed70:	2110      	movs	r1, #16
 800ed72:	6061      	str	r1, [r4, #4]
 800ed74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ed78:	e7a2      	b.n	800ecc0 <_scanf_i+0x88>
 800ed7a:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800ed7e:	6022      	str	r2, [r4, #0]
 800ed80:	780b      	ldrb	r3, [r1, #0]
 800ed82:	f805 3b01 	strb.w	r3, [r5], #1
 800ed86:	e7de      	b.n	800ed46 <_scanf_i+0x10e>
 800ed88:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800ed8c:	4631      	mov	r1, r6
 800ed8e:	4650      	mov	r0, sl
 800ed90:	4798      	blx	r3
 800ed92:	2800      	cmp	r0, #0
 800ed94:	d0df      	beq.n	800ed56 <_scanf_i+0x11e>
 800ed96:	6823      	ldr	r3, [r4, #0]
 800ed98:	05d9      	lsls	r1, r3, #23
 800ed9a:	d50d      	bpl.n	800edb8 <_scanf_i+0x180>
 800ed9c:	42bd      	cmp	r5, r7
 800ed9e:	d909      	bls.n	800edb4 <_scanf_i+0x17c>
 800eda0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800eda4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800eda8:	4632      	mov	r2, r6
 800edaa:	4650      	mov	r0, sl
 800edac:	4798      	blx	r3
 800edae:	f105 39ff 	add.w	r9, r5, #4294967295
 800edb2:	464d      	mov	r5, r9
 800edb4:	42bd      	cmp	r5, r7
 800edb6:	d028      	beq.n	800ee0a <_scanf_i+0x1d2>
 800edb8:	6822      	ldr	r2, [r4, #0]
 800edba:	f012 0210 	ands.w	r2, r2, #16
 800edbe:	d113      	bne.n	800ede8 <_scanf_i+0x1b0>
 800edc0:	702a      	strb	r2, [r5, #0]
 800edc2:	6863      	ldr	r3, [r4, #4]
 800edc4:	9e01      	ldr	r6, [sp, #4]
 800edc6:	4639      	mov	r1, r7
 800edc8:	4650      	mov	r0, sl
 800edca:	47b0      	blx	r6
 800edcc:	f8d8 3000 	ldr.w	r3, [r8]
 800edd0:	6821      	ldr	r1, [r4, #0]
 800edd2:	1d1a      	adds	r2, r3, #4
 800edd4:	f8c8 2000 	str.w	r2, [r8]
 800edd8:	f011 0f20 	tst.w	r1, #32
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	d00f      	beq.n	800ee00 <_scanf_i+0x1c8>
 800ede0:	6018      	str	r0, [r3, #0]
 800ede2:	68e3      	ldr	r3, [r4, #12]
 800ede4:	3301      	adds	r3, #1
 800ede6:	60e3      	str	r3, [r4, #12]
 800ede8:	6923      	ldr	r3, [r4, #16]
 800edea:	1bed      	subs	r5, r5, r7
 800edec:	445d      	add	r5, fp
 800edee:	442b      	add	r3, r5
 800edf0:	6123      	str	r3, [r4, #16]
 800edf2:	2000      	movs	r0, #0
 800edf4:	b007      	add	sp, #28
 800edf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800edfa:	f04f 0b00 	mov.w	fp, #0
 800edfe:	e7ca      	b.n	800ed96 <_scanf_i+0x15e>
 800ee00:	07ca      	lsls	r2, r1, #31
 800ee02:	bf4c      	ite	mi
 800ee04:	8018      	strhmi	r0, [r3, #0]
 800ee06:	6018      	strpl	r0, [r3, #0]
 800ee08:	e7eb      	b.n	800ede2 <_scanf_i+0x1aa>
 800ee0a:	2001      	movs	r0, #1
 800ee0c:	e7f2      	b.n	800edf4 <_scanf_i+0x1bc>
 800ee0e:	bf00      	nop
 800ee10:	0800f868 	.word	0x0800f868
 800ee14:	0800a921 	.word	0x0800a921
 800ee18:	0800e50d 	.word	0x0800e50d
 800ee1c:	08011eb1 	.word	0x08011eb1

0800ee20 <__sflush_r>:
 800ee20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ee24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee28:	0716      	lsls	r6, r2, #28
 800ee2a:	4605      	mov	r5, r0
 800ee2c:	460c      	mov	r4, r1
 800ee2e:	d454      	bmi.n	800eeda <__sflush_r+0xba>
 800ee30:	684b      	ldr	r3, [r1, #4]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	dc02      	bgt.n	800ee3c <__sflush_r+0x1c>
 800ee36:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ee38:	2b00      	cmp	r3, #0
 800ee3a:	dd48      	ble.n	800eece <__sflush_r+0xae>
 800ee3c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ee3e:	2e00      	cmp	r6, #0
 800ee40:	d045      	beq.n	800eece <__sflush_r+0xae>
 800ee42:	2300      	movs	r3, #0
 800ee44:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ee48:	682f      	ldr	r7, [r5, #0]
 800ee4a:	6a21      	ldr	r1, [r4, #32]
 800ee4c:	602b      	str	r3, [r5, #0]
 800ee4e:	d030      	beq.n	800eeb2 <__sflush_r+0x92>
 800ee50:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ee52:	89a3      	ldrh	r3, [r4, #12]
 800ee54:	0759      	lsls	r1, r3, #29
 800ee56:	d505      	bpl.n	800ee64 <__sflush_r+0x44>
 800ee58:	6863      	ldr	r3, [r4, #4]
 800ee5a:	1ad2      	subs	r2, r2, r3
 800ee5c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ee5e:	b10b      	cbz	r3, 800ee64 <__sflush_r+0x44>
 800ee60:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ee62:	1ad2      	subs	r2, r2, r3
 800ee64:	2300      	movs	r3, #0
 800ee66:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ee68:	6a21      	ldr	r1, [r4, #32]
 800ee6a:	4628      	mov	r0, r5
 800ee6c:	47b0      	blx	r6
 800ee6e:	1c43      	adds	r3, r0, #1
 800ee70:	89a3      	ldrh	r3, [r4, #12]
 800ee72:	d106      	bne.n	800ee82 <__sflush_r+0x62>
 800ee74:	6829      	ldr	r1, [r5, #0]
 800ee76:	291d      	cmp	r1, #29
 800ee78:	d82b      	bhi.n	800eed2 <__sflush_r+0xb2>
 800ee7a:	4a2a      	ldr	r2, [pc, #168]	@ (800ef24 <__sflush_r+0x104>)
 800ee7c:	410a      	asrs	r2, r1
 800ee7e:	07d6      	lsls	r6, r2, #31
 800ee80:	d427      	bmi.n	800eed2 <__sflush_r+0xb2>
 800ee82:	2200      	movs	r2, #0
 800ee84:	6062      	str	r2, [r4, #4]
 800ee86:	04d9      	lsls	r1, r3, #19
 800ee88:	6922      	ldr	r2, [r4, #16]
 800ee8a:	6022      	str	r2, [r4, #0]
 800ee8c:	d504      	bpl.n	800ee98 <__sflush_r+0x78>
 800ee8e:	1c42      	adds	r2, r0, #1
 800ee90:	d101      	bne.n	800ee96 <__sflush_r+0x76>
 800ee92:	682b      	ldr	r3, [r5, #0]
 800ee94:	b903      	cbnz	r3, 800ee98 <__sflush_r+0x78>
 800ee96:	6560      	str	r0, [r4, #84]	@ 0x54
 800ee98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ee9a:	602f      	str	r7, [r5, #0]
 800ee9c:	b1b9      	cbz	r1, 800eece <__sflush_r+0xae>
 800ee9e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eea2:	4299      	cmp	r1, r3
 800eea4:	d002      	beq.n	800eeac <__sflush_r+0x8c>
 800eea6:	4628      	mov	r0, r5
 800eea8:	f7fe fa36 	bl	800d318 <_free_r>
 800eeac:	2300      	movs	r3, #0
 800eeae:	6363      	str	r3, [r4, #52]	@ 0x34
 800eeb0:	e00d      	b.n	800eece <__sflush_r+0xae>
 800eeb2:	2301      	movs	r3, #1
 800eeb4:	4628      	mov	r0, r5
 800eeb6:	47b0      	blx	r6
 800eeb8:	4602      	mov	r2, r0
 800eeba:	1c50      	adds	r0, r2, #1
 800eebc:	d1c9      	bne.n	800ee52 <__sflush_r+0x32>
 800eebe:	682b      	ldr	r3, [r5, #0]
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d0c6      	beq.n	800ee52 <__sflush_r+0x32>
 800eec4:	2b1d      	cmp	r3, #29
 800eec6:	d001      	beq.n	800eecc <__sflush_r+0xac>
 800eec8:	2b16      	cmp	r3, #22
 800eeca:	d11e      	bne.n	800ef0a <__sflush_r+0xea>
 800eecc:	602f      	str	r7, [r5, #0]
 800eece:	2000      	movs	r0, #0
 800eed0:	e022      	b.n	800ef18 <__sflush_r+0xf8>
 800eed2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eed6:	b21b      	sxth	r3, r3
 800eed8:	e01b      	b.n	800ef12 <__sflush_r+0xf2>
 800eeda:	690f      	ldr	r7, [r1, #16]
 800eedc:	2f00      	cmp	r7, #0
 800eede:	d0f6      	beq.n	800eece <__sflush_r+0xae>
 800eee0:	0793      	lsls	r3, r2, #30
 800eee2:	680e      	ldr	r6, [r1, #0]
 800eee4:	bf08      	it	eq
 800eee6:	694b      	ldreq	r3, [r1, #20]
 800eee8:	600f      	str	r7, [r1, #0]
 800eeea:	bf18      	it	ne
 800eeec:	2300      	movne	r3, #0
 800eeee:	eba6 0807 	sub.w	r8, r6, r7
 800eef2:	608b      	str	r3, [r1, #8]
 800eef4:	f1b8 0f00 	cmp.w	r8, #0
 800eef8:	dde9      	ble.n	800eece <__sflush_r+0xae>
 800eefa:	6a21      	ldr	r1, [r4, #32]
 800eefc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eefe:	4643      	mov	r3, r8
 800ef00:	463a      	mov	r2, r7
 800ef02:	4628      	mov	r0, r5
 800ef04:	47b0      	blx	r6
 800ef06:	2800      	cmp	r0, #0
 800ef08:	dc08      	bgt.n	800ef1c <__sflush_r+0xfc>
 800ef0a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef12:	81a3      	strh	r3, [r4, #12]
 800ef14:	f04f 30ff 	mov.w	r0, #4294967295
 800ef18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef1c:	4407      	add	r7, r0
 800ef1e:	eba8 0800 	sub.w	r8, r8, r0
 800ef22:	e7e7      	b.n	800eef4 <__sflush_r+0xd4>
 800ef24:	dfbffffe 	.word	0xdfbffffe

0800ef28 <_fflush_r>:
 800ef28:	b538      	push	{r3, r4, r5, lr}
 800ef2a:	690b      	ldr	r3, [r1, #16]
 800ef2c:	4605      	mov	r5, r0
 800ef2e:	460c      	mov	r4, r1
 800ef30:	b913      	cbnz	r3, 800ef38 <_fflush_r+0x10>
 800ef32:	2500      	movs	r5, #0
 800ef34:	4628      	mov	r0, r5
 800ef36:	bd38      	pop	{r3, r4, r5, pc}
 800ef38:	b118      	cbz	r0, 800ef42 <_fflush_r+0x1a>
 800ef3a:	6a03      	ldr	r3, [r0, #32]
 800ef3c:	b90b      	cbnz	r3, 800ef42 <_fflush_r+0x1a>
 800ef3e:	f7fc fbf3 	bl	800b728 <__sinit>
 800ef42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ef46:	2b00      	cmp	r3, #0
 800ef48:	d0f3      	beq.n	800ef32 <_fflush_r+0xa>
 800ef4a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ef4c:	07d0      	lsls	r0, r2, #31
 800ef4e:	d404      	bmi.n	800ef5a <_fflush_r+0x32>
 800ef50:	0599      	lsls	r1, r3, #22
 800ef52:	d402      	bmi.n	800ef5a <_fflush_r+0x32>
 800ef54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ef56:	f7f5 feaa 	bl	8004cae <__retarget_lock_acquire_recursive>
 800ef5a:	4628      	mov	r0, r5
 800ef5c:	4621      	mov	r1, r4
 800ef5e:	f7ff ff5f 	bl	800ee20 <__sflush_r>
 800ef62:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ef64:	07da      	lsls	r2, r3, #31
 800ef66:	4605      	mov	r5, r0
 800ef68:	d4e4      	bmi.n	800ef34 <_fflush_r+0xc>
 800ef6a:	89a3      	ldrh	r3, [r4, #12]
 800ef6c:	059b      	lsls	r3, r3, #22
 800ef6e:	d4e1      	bmi.n	800ef34 <_fflush_r+0xc>
 800ef70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ef72:	f7f5 fea8 	bl	8004cc6 <__retarget_lock_release_recursive>
 800ef76:	e7dd      	b.n	800ef34 <_fflush_r+0xc>

0800ef78 <__sccl>:
 800ef78:	b570      	push	{r4, r5, r6, lr}
 800ef7a:	780b      	ldrb	r3, [r1, #0]
 800ef7c:	4604      	mov	r4, r0
 800ef7e:	2b5e      	cmp	r3, #94	@ 0x5e
 800ef80:	bf0b      	itete	eq
 800ef82:	784b      	ldrbeq	r3, [r1, #1]
 800ef84:	1c4a      	addne	r2, r1, #1
 800ef86:	1c8a      	addeq	r2, r1, #2
 800ef88:	2100      	movne	r1, #0
 800ef8a:	bf08      	it	eq
 800ef8c:	2101      	moveq	r1, #1
 800ef8e:	3801      	subs	r0, #1
 800ef90:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800ef94:	f800 1f01 	strb.w	r1, [r0, #1]!
 800ef98:	42a8      	cmp	r0, r5
 800ef9a:	d1fb      	bne.n	800ef94 <__sccl+0x1c>
 800ef9c:	b90b      	cbnz	r3, 800efa2 <__sccl+0x2a>
 800ef9e:	1e50      	subs	r0, r2, #1
 800efa0:	bd70      	pop	{r4, r5, r6, pc}
 800efa2:	f081 0101 	eor.w	r1, r1, #1
 800efa6:	54e1      	strb	r1, [r4, r3]
 800efa8:	4610      	mov	r0, r2
 800efaa:	4602      	mov	r2, r0
 800efac:	f812 5b01 	ldrb.w	r5, [r2], #1
 800efb0:	2d2d      	cmp	r5, #45	@ 0x2d
 800efb2:	d005      	beq.n	800efc0 <__sccl+0x48>
 800efb4:	2d5d      	cmp	r5, #93	@ 0x5d
 800efb6:	d016      	beq.n	800efe6 <__sccl+0x6e>
 800efb8:	2d00      	cmp	r5, #0
 800efba:	d0f1      	beq.n	800efa0 <__sccl+0x28>
 800efbc:	462b      	mov	r3, r5
 800efbe:	e7f2      	b.n	800efa6 <__sccl+0x2e>
 800efc0:	7846      	ldrb	r6, [r0, #1]
 800efc2:	2e5d      	cmp	r6, #93	@ 0x5d
 800efc4:	d0fa      	beq.n	800efbc <__sccl+0x44>
 800efc6:	42b3      	cmp	r3, r6
 800efc8:	dcf8      	bgt.n	800efbc <__sccl+0x44>
 800efca:	3002      	adds	r0, #2
 800efcc:	461a      	mov	r2, r3
 800efce:	3201      	adds	r2, #1
 800efd0:	4296      	cmp	r6, r2
 800efd2:	54a1      	strb	r1, [r4, r2]
 800efd4:	dcfb      	bgt.n	800efce <__sccl+0x56>
 800efd6:	1af2      	subs	r2, r6, r3
 800efd8:	3a01      	subs	r2, #1
 800efda:	1c5d      	adds	r5, r3, #1
 800efdc:	42b3      	cmp	r3, r6
 800efde:	bfa8      	it	ge
 800efe0:	2200      	movge	r2, #0
 800efe2:	18ab      	adds	r3, r5, r2
 800efe4:	e7e1      	b.n	800efaa <__sccl+0x32>
 800efe6:	4610      	mov	r0, r2
 800efe8:	e7da      	b.n	800efa0 <__sccl+0x28>

0800efea <__submore>:
 800efea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800efee:	460c      	mov	r4, r1
 800eff0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800eff2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eff6:	4299      	cmp	r1, r3
 800eff8:	d11d      	bne.n	800f036 <__submore+0x4c>
 800effa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800effe:	f7fa fd7f 	bl	8009b00 <_malloc_r>
 800f002:	b918      	cbnz	r0, 800f00c <__submore+0x22>
 800f004:	f04f 30ff 	mov.w	r0, #4294967295
 800f008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f00c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f010:	63a3      	str	r3, [r4, #56]	@ 0x38
 800f012:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800f016:	6360      	str	r0, [r4, #52]	@ 0x34
 800f018:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800f01c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800f020:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800f024:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800f028:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800f02c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800f030:	6020      	str	r0, [r4, #0]
 800f032:	2000      	movs	r0, #0
 800f034:	e7e8      	b.n	800f008 <__submore+0x1e>
 800f036:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800f038:	0077      	lsls	r7, r6, #1
 800f03a:	463a      	mov	r2, r7
 800f03c:	f000 f86c 	bl	800f118 <_realloc_r>
 800f040:	4605      	mov	r5, r0
 800f042:	2800      	cmp	r0, #0
 800f044:	d0de      	beq.n	800f004 <__submore+0x1a>
 800f046:	eb00 0806 	add.w	r8, r0, r6
 800f04a:	4601      	mov	r1, r0
 800f04c:	4632      	mov	r2, r6
 800f04e:	4640      	mov	r0, r8
 800f050:	f7fd faf0 	bl	800c634 <memcpy>
 800f054:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800f058:	f8c4 8000 	str.w	r8, [r4]
 800f05c:	e7e9      	b.n	800f032 <__submore+0x48>

0800f05e <memmove>:
 800f05e:	4288      	cmp	r0, r1
 800f060:	b510      	push	{r4, lr}
 800f062:	eb01 0402 	add.w	r4, r1, r2
 800f066:	d902      	bls.n	800f06e <memmove+0x10>
 800f068:	4284      	cmp	r4, r0
 800f06a:	4623      	mov	r3, r4
 800f06c:	d807      	bhi.n	800f07e <memmove+0x20>
 800f06e:	1e43      	subs	r3, r0, #1
 800f070:	42a1      	cmp	r1, r4
 800f072:	d008      	beq.n	800f086 <memmove+0x28>
 800f074:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f078:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f07c:	e7f8      	b.n	800f070 <memmove+0x12>
 800f07e:	4402      	add	r2, r0
 800f080:	4601      	mov	r1, r0
 800f082:	428a      	cmp	r2, r1
 800f084:	d100      	bne.n	800f088 <memmove+0x2a>
 800f086:	bd10      	pop	{r4, pc}
 800f088:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f08c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f090:	e7f7      	b.n	800f082 <memmove+0x24>
	...

0800f094 <__gettzinfo>:
 800f094:	4800      	ldr	r0, [pc, #0]	@ (800f098 <__gettzinfo+0x4>)
 800f096:	4770      	bx	lr
 800f098:	200001f0 	.word	0x200001f0

0800f09c <__assert_func>:
 800f09c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f09e:	4614      	mov	r4, r2
 800f0a0:	461a      	mov	r2, r3
 800f0a2:	4b09      	ldr	r3, [pc, #36]	@ (800f0c8 <__assert_func+0x2c>)
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	4605      	mov	r5, r0
 800f0a8:	68d8      	ldr	r0, [r3, #12]
 800f0aa:	b954      	cbnz	r4, 800f0c2 <__assert_func+0x26>
 800f0ac:	4b07      	ldr	r3, [pc, #28]	@ (800f0cc <__assert_func+0x30>)
 800f0ae:	461c      	mov	r4, r3
 800f0b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f0b4:	9100      	str	r1, [sp, #0]
 800f0b6:	462b      	mov	r3, r5
 800f0b8:	4905      	ldr	r1, [pc, #20]	@ (800f0d0 <__assert_func+0x34>)
 800f0ba:	f000 f85b 	bl	800f174 <fiprintf>
 800f0be:	f000 f86b 	bl	800f198 <abort>
 800f0c2:	4b04      	ldr	r3, [pc, #16]	@ (800f0d4 <__assert_func+0x38>)
 800f0c4:	e7f4      	b.n	800f0b0 <__assert_func+0x14>
 800f0c6:	bf00      	nop
 800f0c8:	200001a0 	.word	0x200001a0
 800f0cc:	08010a1b 	.word	0x08010a1b
 800f0d0:	08011f29 	.word	0x08011f29
 800f0d4:	08011f1c 	.word	0x08011f1c

0800f0d8 <_calloc_r>:
 800f0d8:	b570      	push	{r4, r5, r6, lr}
 800f0da:	fba1 5402 	umull	r5, r4, r1, r2
 800f0de:	b93c      	cbnz	r4, 800f0f0 <_calloc_r+0x18>
 800f0e0:	4629      	mov	r1, r5
 800f0e2:	f7fa fd0d 	bl	8009b00 <_malloc_r>
 800f0e6:	4606      	mov	r6, r0
 800f0e8:	b928      	cbnz	r0, 800f0f6 <_calloc_r+0x1e>
 800f0ea:	2600      	movs	r6, #0
 800f0ec:	4630      	mov	r0, r6
 800f0ee:	bd70      	pop	{r4, r5, r6, pc}
 800f0f0:	220c      	movs	r2, #12
 800f0f2:	6002      	str	r2, [r0, #0]
 800f0f4:	e7f9      	b.n	800f0ea <_calloc_r+0x12>
 800f0f6:	462a      	mov	r2, r5
 800f0f8:	4621      	mov	r1, r4
 800f0fa:	f7fc fc47 	bl	800b98c <memset>
 800f0fe:	e7f5      	b.n	800f0ec <_calloc_r+0x14>

0800f100 <__env_lock>:
 800f100:	4801      	ldr	r0, [pc, #4]	@ (800f108 <__env_lock+0x8>)
 800f102:	f7f5 bdd4 	b.w	8004cae <__retarget_lock_acquire_recursive>
 800f106:	bf00      	nop
 800f108:	20001740 	.word	0x20001740

0800f10c <__env_unlock>:
 800f10c:	4801      	ldr	r0, [pc, #4]	@ (800f114 <__env_unlock+0x8>)
 800f10e:	f7f5 bdda 	b.w	8004cc6 <__retarget_lock_release_recursive>
 800f112:	bf00      	nop
 800f114:	20001740 	.word	0x20001740

0800f118 <_realloc_r>:
 800f118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f11c:	4680      	mov	r8, r0
 800f11e:	4615      	mov	r5, r2
 800f120:	460c      	mov	r4, r1
 800f122:	b921      	cbnz	r1, 800f12e <_realloc_r+0x16>
 800f124:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f128:	4611      	mov	r1, r2
 800f12a:	f7fa bce9 	b.w	8009b00 <_malloc_r>
 800f12e:	b92a      	cbnz	r2, 800f13c <_realloc_r+0x24>
 800f130:	f7fe f8f2 	bl	800d318 <_free_r>
 800f134:	2400      	movs	r4, #0
 800f136:	4620      	mov	r0, r4
 800f138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f13c:	f000 f833 	bl	800f1a6 <_malloc_usable_size_r>
 800f140:	4285      	cmp	r5, r0
 800f142:	4606      	mov	r6, r0
 800f144:	d802      	bhi.n	800f14c <_realloc_r+0x34>
 800f146:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f14a:	d8f4      	bhi.n	800f136 <_realloc_r+0x1e>
 800f14c:	4629      	mov	r1, r5
 800f14e:	4640      	mov	r0, r8
 800f150:	f7fa fcd6 	bl	8009b00 <_malloc_r>
 800f154:	4607      	mov	r7, r0
 800f156:	2800      	cmp	r0, #0
 800f158:	d0ec      	beq.n	800f134 <_realloc_r+0x1c>
 800f15a:	42b5      	cmp	r5, r6
 800f15c:	462a      	mov	r2, r5
 800f15e:	4621      	mov	r1, r4
 800f160:	bf28      	it	cs
 800f162:	4632      	movcs	r2, r6
 800f164:	f7fd fa66 	bl	800c634 <memcpy>
 800f168:	4621      	mov	r1, r4
 800f16a:	4640      	mov	r0, r8
 800f16c:	f7fe f8d4 	bl	800d318 <_free_r>
 800f170:	463c      	mov	r4, r7
 800f172:	e7e0      	b.n	800f136 <_realloc_r+0x1e>

0800f174 <fiprintf>:
 800f174:	b40e      	push	{r1, r2, r3}
 800f176:	b503      	push	{r0, r1, lr}
 800f178:	4601      	mov	r1, r0
 800f17a:	ab03      	add	r3, sp, #12
 800f17c:	4805      	ldr	r0, [pc, #20]	@ (800f194 <fiprintf+0x20>)
 800f17e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f182:	6800      	ldr	r0, [r0, #0]
 800f184:	9301      	str	r3, [sp, #4]
 800f186:	f000 f83f 	bl	800f208 <_vfiprintf_r>
 800f18a:	b002      	add	sp, #8
 800f18c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f190:	b003      	add	sp, #12
 800f192:	4770      	bx	lr
 800f194:	200001a0 	.word	0x200001a0

0800f198 <abort>:
 800f198:	b508      	push	{r3, lr}
 800f19a:	2006      	movs	r0, #6
 800f19c:	f000 fa08 	bl	800f5b0 <raise>
 800f1a0:	2001      	movs	r0, #1
 800f1a2:	f7f5 fc93 	bl	8004acc <_exit>

0800f1a6 <_malloc_usable_size_r>:
 800f1a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f1aa:	1f18      	subs	r0, r3, #4
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	bfbc      	itt	lt
 800f1b0:	580b      	ldrlt	r3, [r1, r0]
 800f1b2:	18c0      	addlt	r0, r0, r3
 800f1b4:	4770      	bx	lr

0800f1b6 <__sfputc_r>:
 800f1b6:	6893      	ldr	r3, [r2, #8]
 800f1b8:	3b01      	subs	r3, #1
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	b410      	push	{r4}
 800f1be:	6093      	str	r3, [r2, #8]
 800f1c0:	da08      	bge.n	800f1d4 <__sfputc_r+0x1e>
 800f1c2:	6994      	ldr	r4, [r2, #24]
 800f1c4:	42a3      	cmp	r3, r4
 800f1c6:	db01      	blt.n	800f1cc <__sfputc_r+0x16>
 800f1c8:	290a      	cmp	r1, #10
 800f1ca:	d103      	bne.n	800f1d4 <__sfputc_r+0x1e>
 800f1cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f1d0:	f000 b932 	b.w	800f438 <__swbuf_r>
 800f1d4:	6813      	ldr	r3, [r2, #0]
 800f1d6:	1c58      	adds	r0, r3, #1
 800f1d8:	6010      	str	r0, [r2, #0]
 800f1da:	7019      	strb	r1, [r3, #0]
 800f1dc:	4608      	mov	r0, r1
 800f1de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f1e2:	4770      	bx	lr

0800f1e4 <__sfputs_r>:
 800f1e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f1e6:	4606      	mov	r6, r0
 800f1e8:	460f      	mov	r7, r1
 800f1ea:	4614      	mov	r4, r2
 800f1ec:	18d5      	adds	r5, r2, r3
 800f1ee:	42ac      	cmp	r4, r5
 800f1f0:	d101      	bne.n	800f1f6 <__sfputs_r+0x12>
 800f1f2:	2000      	movs	r0, #0
 800f1f4:	e007      	b.n	800f206 <__sfputs_r+0x22>
 800f1f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1fa:	463a      	mov	r2, r7
 800f1fc:	4630      	mov	r0, r6
 800f1fe:	f7ff ffda 	bl	800f1b6 <__sfputc_r>
 800f202:	1c43      	adds	r3, r0, #1
 800f204:	d1f3      	bne.n	800f1ee <__sfputs_r+0xa>
 800f206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f208 <_vfiprintf_r>:
 800f208:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f20c:	460d      	mov	r5, r1
 800f20e:	b09d      	sub	sp, #116	@ 0x74
 800f210:	4614      	mov	r4, r2
 800f212:	4698      	mov	r8, r3
 800f214:	4606      	mov	r6, r0
 800f216:	b118      	cbz	r0, 800f220 <_vfiprintf_r+0x18>
 800f218:	6a03      	ldr	r3, [r0, #32]
 800f21a:	b90b      	cbnz	r3, 800f220 <_vfiprintf_r+0x18>
 800f21c:	f7fc fa84 	bl	800b728 <__sinit>
 800f220:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f222:	07d9      	lsls	r1, r3, #31
 800f224:	d405      	bmi.n	800f232 <_vfiprintf_r+0x2a>
 800f226:	89ab      	ldrh	r3, [r5, #12]
 800f228:	059a      	lsls	r2, r3, #22
 800f22a:	d402      	bmi.n	800f232 <_vfiprintf_r+0x2a>
 800f22c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f22e:	f7f5 fd3e 	bl	8004cae <__retarget_lock_acquire_recursive>
 800f232:	89ab      	ldrh	r3, [r5, #12]
 800f234:	071b      	lsls	r3, r3, #28
 800f236:	d501      	bpl.n	800f23c <_vfiprintf_r+0x34>
 800f238:	692b      	ldr	r3, [r5, #16]
 800f23a:	b99b      	cbnz	r3, 800f264 <_vfiprintf_r+0x5c>
 800f23c:	4629      	mov	r1, r5
 800f23e:	4630      	mov	r0, r6
 800f240:	f000 f938 	bl	800f4b4 <__swsetup_r>
 800f244:	b170      	cbz	r0, 800f264 <_vfiprintf_r+0x5c>
 800f246:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f248:	07dc      	lsls	r4, r3, #31
 800f24a:	d504      	bpl.n	800f256 <_vfiprintf_r+0x4e>
 800f24c:	f04f 30ff 	mov.w	r0, #4294967295
 800f250:	b01d      	add	sp, #116	@ 0x74
 800f252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f256:	89ab      	ldrh	r3, [r5, #12]
 800f258:	0598      	lsls	r0, r3, #22
 800f25a:	d4f7      	bmi.n	800f24c <_vfiprintf_r+0x44>
 800f25c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f25e:	f7f5 fd32 	bl	8004cc6 <__retarget_lock_release_recursive>
 800f262:	e7f3      	b.n	800f24c <_vfiprintf_r+0x44>
 800f264:	2300      	movs	r3, #0
 800f266:	9309      	str	r3, [sp, #36]	@ 0x24
 800f268:	2320      	movs	r3, #32
 800f26a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f26e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f272:	2330      	movs	r3, #48	@ 0x30
 800f274:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f424 <_vfiprintf_r+0x21c>
 800f278:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f27c:	f04f 0901 	mov.w	r9, #1
 800f280:	4623      	mov	r3, r4
 800f282:	469a      	mov	sl, r3
 800f284:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f288:	b10a      	cbz	r2, 800f28e <_vfiprintf_r+0x86>
 800f28a:	2a25      	cmp	r2, #37	@ 0x25
 800f28c:	d1f9      	bne.n	800f282 <_vfiprintf_r+0x7a>
 800f28e:	ebba 0b04 	subs.w	fp, sl, r4
 800f292:	d00b      	beq.n	800f2ac <_vfiprintf_r+0xa4>
 800f294:	465b      	mov	r3, fp
 800f296:	4622      	mov	r2, r4
 800f298:	4629      	mov	r1, r5
 800f29a:	4630      	mov	r0, r6
 800f29c:	f7ff ffa2 	bl	800f1e4 <__sfputs_r>
 800f2a0:	3001      	adds	r0, #1
 800f2a2:	f000 80a7 	beq.w	800f3f4 <_vfiprintf_r+0x1ec>
 800f2a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2a8:	445a      	add	r2, fp
 800f2aa:	9209      	str	r2, [sp, #36]	@ 0x24
 800f2ac:	f89a 3000 	ldrb.w	r3, [sl]
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	f000 809f 	beq.w	800f3f4 <_vfiprintf_r+0x1ec>
 800f2b6:	2300      	movs	r3, #0
 800f2b8:	f04f 32ff 	mov.w	r2, #4294967295
 800f2bc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f2c0:	f10a 0a01 	add.w	sl, sl, #1
 800f2c4:	9304      	str	r3, [sp, #16]
 800f2c6:	9307      	str	r3, [sp, #28]
 800f2c8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f2cc:	931a      	str	r3, [sp, #104]	@ 0x68
 800f2ce:	4654      	mov	r4, sl
 800f2d0:	2205      	movs	r2, #5
 800f2d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f2d6:	4853      	ldr	r0, [pc, #332]	@ (800f424 <_vfiprintf_r+0x21c>)
 800f2d8:	f7f0 ff8a 	bl	80001f0 <memchr>
 800f2dc:	9a04      	ldr	r2, [sp, #16]
 800f2de:	b9d8      	cbnz	r0, 800f318 <_vfiprintf_r+0x110>
 800f2e0:	06d1      	lsls	r1, r2, #27
 800f2e2:	bf44      	itt	mi
 800f2e4:	2320      	movmi	r3, #32
 800f2e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f2ea:	0713      	lsls	r3, r2, #28
 800f2ec:	bf44      	itt	mi
 800f2ee:	232b      	movmi	r3, #43	@ 0x2b
 800f2f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f2f4:	f89a 3000 	ldrb.w	r3, [sl]
 800f2f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800f2fa:	d015      	beq.n	800f328 <_vfiprintf_r+0x120>
 800f2fc:	9a07      	ldr	r2, [sp, #28]
 800f2fe:	4654      	mov	r4, sl
 800f300:	2000      	movs	r0, #0
 800f302:	f04f 0c0a 	mov.w	ip, #10
 800f306:	4621      	mov	r1, r4
 800f308:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f30c:	3b30      	subs	r3, #48	@ 0x30
 800f30e:	2b09      	cmp	r3, #9
 800f310:	d94b      	bls.n	800f3aa <_vfiprintf_r+0x1a2>
 800f312:	b1b0      	cbz	r0, 800f342 <_vfiprintf_r+0x13a>
 800f314:	9207      	str	r2, [sp, #28]
 800f316:	e014      	b.n	800f342 <_vfiprintf_r+0x13a>
 800f318:	eba0 0308 	sub.w	r3, r0, r8
 800f31c:	fa09 f303 	lsl.w	r3, r9, r3
 800f320:	4313      	orrs	r3, r2
 800f322:	9304      	str	r3, [sp, #16]
 800f324:	46a2      	mov	sl, r4
 800f326:	e7d2      	b.n	800f2ce <_vfiprintf_r+0xc6>
 800f328:	9b03      	ldr	r3, [sp, #12]
 800f32a:	1d19      	adds	r1, r3, #4
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	9103      	str	r1, [sp, #12]
 800f330:	2b00      	cmp	r3, #0
 800f332:	bfbb      	ittet	lt
 800f334:	425b      	neglt	r3, r3
 800f336:	f042 0202 	orrlt.w	r2, r2, #2
 800f33a:	9307      	strge	r3, [sp, #28]
 800f33c:	9307      	strlt	r3, [sp, #28]
 800f33e:	bfb8      	it	lt
 800f340:	9204      	strlt	r2, [sp, #16]
 800f342:	7823      	ldrb	r3, [r4, #0]
 800f344:	2b2e      	cmp	r3, #46	@ 0x2e
 800f346:	d10a      	bne.n	800f35e <_vfiprintf_r+0x156>
 800f348:	7863      	ldrb	r3, [r4, #1]
 800f34a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f34c:	d132      	bne.n	800f3b4 <_vfiprintf_r+0x1ac>
 800f34e:	9b03      	ldr	r3, [sp, #12]
 800f350:	1d1a      	adds	r2, r3, #4
 800f352:	681b      	ldr	r3, [r3, #0]
 800f354:	9203      	str	r2, [sp, #12]
 800f356:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f35a:	3402      	adds	r4, #2
 800f35c:	9305      	str	r3, [sp, #20]
 800f35e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f434 <_vfiprintf_r+0x22c>
 800f362:	7821      	ldrb	r1, [r4, #0]
 800f364:	2203      	movs	r2, #3
 800f366:	4650      	mov	r0, sl
 800f368:	f7f0 ff42 	bl	80001f0 <memchr>
 800f36c:	b138      	cbz	r0, 800f37e <_vfiprintf_r+0x176>
 800f36e:	9b04      	ldr	r3, [sp, #16]
 800f370:	eba0 000a 	sub.w	r0, r0, sl
 800f374:	2240      	movs	r2, #64	@ 0x40
 800f376:	4082      	lsls	r2, r0
 800f378:	4313      	orrs	r3, r2
 800f37a:	3401      	adds	r4, #1
 800f37c:	9304      	str	r3, [sp, #16]
 800f37e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f382:	4829      	ldr	r0, [pc, #164]	@ (800f428 <_vfiprintf_r+0x220>)
 800f384:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f388:	2206      	movs	r2, #6
 800f38a:	f7f0 ff31 	bl	80001f0 <memchr>
 800f38e:	2800      	cmp	r0, #0
 800f390:	d03f      	beq.n	800f412 <_vfiprintf_r+0x20a>
 800f392:	4b26      	ldr	r3, [pc, #152]	@ (800f42c <_vfiprintf_r+0x224>)
 800f394:	bb1b      	cbnz	r3, 800f3de <_vfiprintf_r+0x1d6>
 800f396:	9b03      	ldr	r3, [sp, #12]
 800f398:	3307      	adds	r3, #7
 800f39a:	f023 0307 	bic.w	r3, r3, #7
 800f39e:	3308      	adds	r3, #8
 800f3a0:	9303      	str	r3, [sp, #12]
 800f3a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3a4:	443b      	add	r3, r7
 800f3a6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f3a8:	e76a      	b.n	800f280 <_vfiprintf_r+0x78>
 800f3aa:	fb0c 3202 	mla	r2, ip, r2, r3
 800f3ae:	460c      	mov	r4, r1
 800f3b0:	2001      	movs	r0, #1
 800f3b2:	e7a8      	b.n	800f306 <_vfiprintf_r+0xfe>
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	3401      	adds	r4, #1
 800f3b8:	9305      	str	r3, [sp, #20]
 800f3ba:	4619      	mov	r1, r3
 800f3bc:	f04f 0c0a 	mov.w	ip, #10
 800f3c0:	4620      	mov	r0, r4
 800f3c2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f3c6:	3a30      	subs	r2, #48	@ 0x30
 800f3c8:	2a09      	cmp	r2, #9
 800f3ca:	d903      	bls.n	800f3d4 <_vfiprintf_r+0x1cc>
 800f3cc:	2b00      	cmp	r3, #0
 800f3ce:	d0c6      	beq.n	800f35e <_vfiprintf_r+0x156>
 800f3d0:	9105      	str	r1, [sp, #20]
 800f3d2:	e7c4      	b.n	800f35e <_vfiprintf_r+0x156>
 800f3d4:	fb0c 2101 	mla	r1, ip, r1, r2
 800f3d8:	4604      	mov	r4, r0
 800f3da:	2301      	movs	r3, #1
 800f3dc:	e7f0      	b.n	800f3c0 <_vfiprintf_r+0x1b8>
 800f3de:	ab03      	add	r3, sp, #12
 800f3e0:	9300      	str	r3, [sp, #0]
 800f3e2:	462a      	mov	r2, r5
 800f3e4:	4b12      	ldr	r3, [pc, #72]	@ (800f430 <_vfiprintf_r+0x228>)
 800f3e6:	a904      	add	r1, sp, #16
 800f3e8:	4630      	mov	r0, r6
 800f3ea:	f7fb fb45 	bl	800aa78 <_printf_float>
 800f3ee:	4607      	mov	r7, r0
 800f3f0:	1c78      	adds	r0, r7, #1
 800f3f2:	d1d6      	bne.n	800f3a2 <_vfiprintf_r+0x19a>
 800f3f4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f3f6:	07d9      	lsls	r1, r3, #31
 800f3f8:	d405      	bmi.n	800f406 <_vfiprintf_r+0x1fe>
 800f3fa:	89ab      	ldrh	r3, [r5, #12]
 800f3fc:	059a      	lsls	r2, r3, #22
 800f3fe:	d402      	bmi.n	800f406 <_vfiprintf_r+0x1fe>
 800f400:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f402:	f7f5 fc60 	bl	8004cc6 <__retarget_lock_release_recursive>
 800f406:	89ab      	ldrh	r3, [r5, #12]
 800f408:	065b      	lsls	r3, r3, #25
 800f40a:	f53f af1f 	bmi.w	800f24c <_vfiprintf_r+0x44>
 800f40e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f410:	e71e      	b.n	800f250 <_vfiprintf_r+0x48>
 800f412:	ab03      	add	r3, sp, #12
 800f414:	9300      	str	r3, [sp, #0]
 800f416:	462a      	mov	r2, r5
 800f418:	4b05      	ldr	r3, [pc, #20]	@ (800f430 <_vfiprintf_r+0x228>)
 800f41a:	a904      	add	r1, sp, #16
 800f41c:	4630      	mov	r0, r6
 800f41e:	f7fb fdc3 	bl	800afa8 <_printf_i>
 800f422:	e7e4      	b.n	800f3ee <_vfiprintf_r+0x1e6>
 800f424:	08011e90 	.word	0x08011e90
 800f428:	08011e9a 	.word	0x08011e9a
 800f42c:	0800aa79 	.word	0x0800aa79
 800f430:	0800f1e5 	.word	0x0800f1e5
 800f434:	08011e96 	.word	0x08011e96

0800f438 <__swbuf_r>:
 800f438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f43a:	460e      	mov	r6, r1
 800f43c:	4614      	mov	r4, r2
 800f43e:	4605      	mov	r5, r0
 800f440:	b118      	cbz	r0, 800f44a <__swbuf_r+0x12>
 800f442:	6a03      	ldr	r3, [r0, #32]
 800f444:	b90b      	cbnz	r3, 800f44a <__swbuf_r+0x12>
 800f446:	f7fc f96f 	bl	800b728 <__sinit>
 800f44a:	69a3      	ldr	r3, [r4, #24]
 800f44c:	60a3      	str	r3, [r4, #8]
 800f44e:	89a3      	ldrh	r3, [r4, #12]
 800f450:	071a      	lsls	r2, r3, #28
 800f452:	d501      	bpl.n	800f458 <__swbuf_r+0x20>
 800f454:	6923      	ldr	r3, [r4, #16]
 800f456:	b943      	cbnz	r3, 800f46a <__swbuf_r+0x32>
 800f458:	4621      	mov	r1, r4
 800f45a:	4628      	mov	r0, r5
 800f45c:	f000 f82a 	bl	800f4b4 <__swsetup_r>
 800f460:	b118      	cbz	r0, 800f46a <__swbuf_r+0x32>
 800f462:	f04f 37ff 	mov.w	r7, #4294967295
 800f466:	4638      	mov	r0, r7
 800f468:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f46a:	6823      	ldr	r3, [r4, #0]
 800f46c:	6922      	ldr	r2, [r4, #16]
 800f46e:	1a98      	subs	r0, r3, r2
 800f470:	6963      	ldr	r3, [r4, #20]
 800f472:	b2f6      	uxtb	r6, r6
 800f474:	4283      	cmp	r3, r0
 800f476:	4637      	mov	r7, r6
 800f478:	dc05      	bgt.n	800f486 <__swbuf_r+0x4e>
 800f47a:	4621      	mov	r1, r4
 800f47c:	4628      	mov	r0, r5
 800f47e:	f7ff fd53 	bl	800ef28 <_fflush_r>
 800f482:	2800      	cmp	r0, #0
 800f484:	d1ed      	bne.n	800f462 <__swbuf_r+0x2a>
 800f486:	68a3      	ldr	r3, [r4, #8]
 800f488:	3b01      	subs	r3, #1
 800f48a:	60a3      	str	r3, [r4, #8]
 800f48c:	6823      	ldr	r3, [r4, #0]
 800f48e:	1c5a      	adds	r2, r3, #1
 800f490:	6022      	str	r2, [r4, #0]
 800f492:	701e      	strb	r6, [r3, #0]
 800f494:	6962      	ldr	r2, [r4, #20]
 800f496:	1c43      	adds	r3, r0, #1
 800f498:	429a      	cmp	r2, r3
 800f49a:	d004      	beq.n	800f4a6 <__swbuf_r+0x6e>
 800f49c:	89a3      	ldrh	r3, [r4, #12]
 800f49e:	07db      	lsls	r3, r3, #31
 800f4a0:	d5e1      	bpl.n	800f466 <__swbuf_r+0x2e>
 800f4a2:	2e0a      	cmp	r6, #10
 800f4a4:	d1df      	bne.n	800f466 <__swbuf_r+0x2e>
 800f4a6:	4621      	mov	r1, r4
 800f4a8:	4628      	mov	r0, r5
 800f4aa:	f7ff fd3d 	bl	800ef28 <_fflush_r>
 800f4ae:	2800      	cmp	r0, #0
 800f4b0:	d0d9      	beq.n	800f466 <__swbuf_r+0x2e>
 800f4b2:	e7d6      	b.n	800f462 <__swbuf_r+0x2a>

0800f4b4 <__swsetup_r>:
 800f4b4:	b538      	push	{r3, r4, r5, lr}
 800f4b6:	4b29      	ldr	r3, [pc, #164]	@ (800f55c <__swsetup_r+0xa8>)
 800f4b8:	4605      	mov	r5, r0
 800f4ba:	6818      	ldr	r0, [r3, #0]
 800f4bc:	460c      	mov	r4, r1
 800f4be:	b118      	cbz	r0, 800f4c8 <__swsetup_r+0x14>
 800f4c0:	6a03      	ldr	r3, [r0, #32]
 800f4c2:	b90b      	cbnz	r3, 800f4c8 <__swsetup_r+0x14>
 800f4c4:	f7fc f930 	bl	800b728 <__sinit>
 800f4c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f4cc:	0719      	lsls	r1, r3, #28
 800f4ce:	d422      	bmi.n	800f516 <__swsetup_r+0x62>
 800f4d0:	06da      	lsls	r2, r3, #27
 800f4d2:	d407      	bmi.n	800f4e4 <__swsetup_r+0x30>
 800f4d4:	2209      	movs	r2, #9
 800f4d6:	602a      	str	r2, [r5, #0]
 800f4d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f4dc:	81a3      	strh	r3, [r4, #12]
 800f4de:	f04f 30ff 	mov.w	r0, #4294967295
 800f4e2:	e033      	b.n	800f54c <__swsetup_r+0x98>
 800f4e4:	0758      	lsls	r0, r3, #29
 800f4e6:	d512      	bpl.n	800f50e <__swsetup_r+0x5a>
 800f4e8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f4ea:	b141      	cbz	r1, 800f4fe <__swsetup_r+0x4a>
 800f4ec:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f4f0:	4299      	cmp	r1, r3
 800f4f2:	d002      	beq.n	800f4fa <__swsetup_r+0x46>
 800f4f4:	4628      	mov	r0, r5
 800f4f6:	f7fd ff0f 	bl	800d318 <_free_r>
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	6363      	str	r3, [r4, #52]	@ 0x34
 800f4fe:	89a3      	ldrh	r3, [r4, #12]
 800f500:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f504:	81a3      	strh	r3, [r4, #12]
 800f506:	2300      	movs	r3, #0
 800f508:	6063      	str	r3, [r4, #4]
 800f50a:	6923      	ldr	r3, [r4, #16]
 800f50c:	6023      	str	r3, [r4, #0]
 800f50e:	89a3      	ldrh	r3, [r4, #12]
 800f510:	f043 0308 	orr.w	r3, r3, #8
 800f514:	81a3      	strh	r3, [r4, #12]
 800f516:	6923      	ldr	r3, [r4, #16]
 800f518:	b94b      	cbnz	r3, 800f52e <__swsetup_r+0x7a>
 800f51a:	89a3      	ldrh	r3, [r4, #12]
 800f51c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f520:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f524:	d003      	beq.n	800f52e <__swsetup_r+0x7a>
 800f526:	4621      	mov	r1, r4
 800f528:	4628      	mov	r0, r5
 800f52a:	f000 f883 	bl	800f634 <__smakebuf_r>
 800f52e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f532:	f013 0201 	ands.w	r2, r3, #1
 800f536:	d00a      	beq.n	800f54e <__swsetup_r+0x9a>
 800f538:	2200      	movs	r2, #0
 800f53a:	60a2      	str	r2, [r4, #8]
 800f53c:	6962      	ldr	r2, [r4, #20]
 800f53e:	4252      	negs	r2, r2
 800f540:	61a2      	str	r2, [r4, #24]
 800f542:	6922      	ldr	r2, [r4, #16]
 800f544:	b942      	cbnz	r2, 800f558 <__swsetup_r+0xa4>
 800f546:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f54a:	d1c5      	bne.n	800f4d8 <__swsetup_r+0x24>
 800f54c:	bd38      	pop	{r3, r4, r5, pc}
 800f54e:	0799      	lsls	r1, r3, #30
 800f550:	bf58      	it	pl
 800f552:	6962      	ldrpl	r2, [r4, #20]
 800f554:	60a2      	str	r2, [r4, #8]
 800f556:	e7f4      	b.n	800f542 <__swsetup_r+0x8e>
 800f558:	2000      	movs	r0, #0
 800f55a:	e7f7      	b.n	800f54c <__swsetup_r+0x98>
 800f55c:	200001a0 	.word	0x200001a0

0800f560 <_raise_r>:
 800f560:	291f      	cmp	r1, #31
 800f562:	b538      	push	{r3, r4, r5, lr}
 800f564:	4605      	mov	r5, r0
 800f566:	460c      	mov	r4, r1
 800f568:	d904      	bls.n	800f574 <_raise_r+0x14>
 800f56a:	2316      	movs	r3, #22
 800f56c:	6003      	str	r3, [r0, #0]
 800f56e:	f04f 30ff 	mov.w	r0, #4294967295
 800f572:	bd38      	pop	{r3, r4, r5, pc}
 800f574:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f576:	b112      	cbz	r2, 800f57e <_raise_r+0x1e>
 800f578:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f57c:	b94b      	cbnz	r3, 800f592 <_raise_r+0x32>
 800f57e:	4628      	mov	r0, r5
 800f580:	f000 f830 	bl	800f5e4 <_getpid_r>
 800f584:	4622      	mov	r2, r4
 800f586:	4601      	mov	r1, r0
 800f588:	4628      	mov	r0, r5
 800f58a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f58e:	f000 b817 	b.w	800f5c0 <_kill_r>
 800f592:	2b01      	cmp	r3, #1
 800f594:	d00a      	beq.n	800f5ac <_raise_r+0x4c>
 800f596:	1c59      	adds	r1, r3, #1
 800f598:	d103      	bne.n	800f5a2 <_raise_r+0x42>
 800f59a:	2316      	movs	r3, #22
 800f59c:	6003      	str	r3, [r0, #0]
 800f59e:	2001      	movs	r0, #1
 800f5a0:	e7e7      	b.n	800f572 <_raise_r+0x12>
 800f5a2:	2100      	movs	r1, #0
 800f5a4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f5a8:	4620      	mov	r0, r4
 800f5aa:	4798      	blx	r3
 800f5ac:	2000      	movs	r0, #0
 800f5ae:	e7e0      	b.n	800f572 <_raise_r+0x12>

0800f5b0 <raise>:
 800f5b0:	4b02      	ldr	r3, [pc, #8]	@ (800f5bc <raise+0xc>)
 800f5b2:	4601      	mov	r1, r0
 800f5b4:	6818      	ldr	r0, [r3, #0]
 800f5b6:	f7ff bfd3 	b.w	800f560 <_raise_r>
 800f5ba:	bf00      	nop
 800f5bc:	200001a0 	.word	0x200001a0

0800f5c0 <_kill_r>:
 800f5c0:	b538      	push	{r3, r4, r5, lr}
 800f5c2:	4d07      	ldr	r5, [pc, #28]	@ (800f5e0 <_kill_r+0x20>)
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	4604      	mov	r4, r0
 800f5c8:	4608      	mov	r0, r1
 800f5ca:	4611      	mov	r1, r2
 800f5cc:	602b      	str	r3, [r5, #0]
 800f5ce:	f7f5 fa75 	bl	8004abc <_kill>
 800f5d2:	1c43      	adds	r3, r0, #1
 800f5d4:	d102      	bne.n	800f5dc <_kill_r+0x1c>
 800f5d6:	682b      	ldr	r3, [r5, #0]
 800f5d8:	b103      	cbz	r3, 800f5dc <_kill_r+0x1c>
 800f5da:	6023      	str	r3, [r4, #0]
 800f5dc:	bd38      	pop	{r3, r4, r5, pc}
 800f5de:	bf00      	nop
 800f5e0:	20009844 	.word	0x20009844

0800f5e4 <_getpid_r>:
 800f5e4:	f7f5 ba68 	b.w	8004ab8 <_getpid>

0800f5e8 <__swhatbuf_r>:
 800f5e8:	b570      	push	{r4, r5, r6, lr}
 800f5ea:	460c      	mov	r4, r1
 800f5ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f5f0:	2900      	cmp	r1, #0
 800f5f2:	b096      	sub	sp, #88	@ 0x58
 800f5f4:	4615      	mov	r5, r2
 800f5f6:	461e      	mov	r6, r3
 800f5f8:	da0d      	bge.n	800f616 <__swhatbuf_r+0x2e>
 800f5fa:	89a3      	ldrh	r3, [r4, #12]
 800f5fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f600:	f04f 0100 	mov.w	r1, #0
 800f604:	bf14      	ite	ne
 800f606:	2340      	movne	r3, #64	@ 0x40
 800f608:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f60c:	2000      	movs	r0, #0
 800f60e:	6031      	str	r1, [r6, #0]
 800f610:	602b      	str	r3, [r5, #0]
 800f612:	b016      	add	sp, #88	@ 0x58
 800f614:	bd70      	pop	{r4, r5, r6, pc}
 800f616:	466a      	mov	r2, sp
 800f618:	f000 f848 	bl	800f6ac <_fstat_r>
 800f61c:	2800      	cmp	r0, #0
 800f61e:	dbec      	blt.n	800f5fa <__swhatbuf_r+0x12>
 800f620:	9901      	ldr	r1, [sp, #4]
 800f622:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f626:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f62a:	4259      	negs	r1, r3
 800f62c:	4159      	adcs	r1, r3
 800f62e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f632:	e7eb      	b.n	800f60c <__swhatbuf_r+0x24>

0800f634 <__smakebuf_r>:
 800f634:	898b      	ldrh	r3, [r1, #12]
 800f636:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f638:	079d      	lsls	r5, r3, #30
 800f63a:	4606      	mov	r6, r0
 800f63c:	460c      	mov	r4, r1
 800f63e:	d507      	bpl.n	800f650 <__smakebuf_r+0x1c>
 800f640:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f644:	6023      	str	r3, [r4, #0]
 800f646:	6123      	str	r3, [r4, #16]
 800f648:	2301      	movs	r3, #1
 800f64a:	6163      	str	r3, [r4, #20]
 800f64c:	b003      	add	sp, #12
 800f64e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f650:	ab01      	add	r3, sp, #4
 800f652:	466a      	mov	r2, sp
 800f654:	f7ff ffc8 	bl	800f5e8 <__swhatbuf_r>
 800f658:	9f00      	ldr	r7, [sp, #0]
 800f65a:	4605      	mov	r5, r0
 800f65c:	4639      	mov	r1, r7
 800f65e:	4630      	mov	r0, r6
 800f660:	f7fa fa4e 	bl	8009b00 <_malloc_r>
 800f664:	b948      	cbnz	r0, 800f67a <__smakebuf_r+0x46>
 800f666:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f66a:	059a      	lsls	r2, r3, #22
 800f66c:	d4ee      	bmi.n	800f64c <__smakebuf_r+0x18>
 800f66e:	f023 0303 	bic.w	r3, r3, #3
 800f672:	f043 0302 	orr.w	r3, r3, #2
 800f676:	81a3      	strh	r3, [r4, #12]
 800f678:	e7e2      	b.n	800f640 <__smakebuf_r+0xc>
 800f67a:	89a3      	ldrh	r3, [r4, #12]
 800f67c:	6020      	str	r0, [r4, #0]
 800f67e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f682:	81a3      	strh	r3, [r4, #12]
 800f684:	9b01      	ldr	r3, [sp, #4]
 800f686:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f68a:	b15b      	cbz	r3, 800f6a4 <__smakebuf_r+0x70>
 800f68c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f690:	4630      	mov	r0, r6
 800f692:	f000 f81d 	bl	800f6d0 <_isatty_r>
 800f696:	b128      	cbz	r0, 800f6a4 <__smakebuf_r+0x70>
 800f698:	89a3      	ldrh	r3, [r4, #12]
 800f69a:	f023 0303 	bic.w	r3, r3, #3
 800f69e:	f043 0301 	orr.w	r3, r3, #1
 800f6a2:	81a3      	strh	r3, [r4, #12]
 800f6a4:	89a3      	ldrh	r3, [r4, #12]
 800f6a6:	431d      	orrs	r5, r3
 800f6a8:	81a5      	strh	r5, [r4, #12]
 800f6aa:	e7cf      	b.n	800f64c <__smakebuf_r+0x18>

0800f6ac <_fstat_r>:
 800f6ac:	b538      	push	{r3, r4, r5, lr}
 800f6ae:	4d07      	ldr	r5, [pc, #28]	@ (800f6cc <_fstat_r+0x20>)
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	4604      	mov	r4, r0
 800f6b4:	4608      	mov	r0, r1
 800f6b6:	4611      	mov	r1, r2
 800f6b8:	602b      	str	r3, [r5, #0]
 800f6ba:	f7f5 fa2c 	bl	8004b16 <_fstat>
 800f6be:	1c43      	adds	r3, r0, #1
 800f6c0:	d102      	bne.n	800f6c8 <_fstat_r+0x1c>
 800f6c2:	682b      	ldr	r3, [r5, #0]
 800f6c4:	b103      	cbz	r3, 800f6c8 <_fstat_r+0x1c>
 800f6c6:	6023      	str	r3, [r4, #0]
 800f6c8:	bd38      	pop	{r3, r4, r5, pc}
 800f6ca:	bf00      	nop
 800f6cc:	20009844 	.word	0x20009844

0800f6d0 <_isatty_r>:
 800f6d0:	b538      	push	{r3, r4, r5, lr}
 800f6d2:	4d06      	ldr	r5, [pc, #24]	@ (800f6ec <_isatty_r+0x1c>)
 800f6d4:	2300      	movs	r3, #0
 800f6d6:	4604      	mov	r4, r0
 800f6d8:	4608      	mov	r0, r1
 800f6da:	602b      	str	r3, [r5, #0]
 800f6dc:	f7f5 fa20 	bl	8004b20 <_isatty>
 800f6e0:	1c43      	adds	r3, r0, #1
 800f6e2:	d102      	bne.n	800f6ea <_isatty_r+0x1a>
 800f6e4:	682b      	ldr	r3, [r5, #0]
 800f6e6:	b103      	cbz	r3, 800f6ea <_isatty_r+0x1a>
 800f6e8:	6023      	str	r3, [r4, #0]
 800f6ea:	bd38      	pop	{r3, r4, r5, pc}
 800f6ec:	20009844 	.word	0x20009844

0800f6f0 <round>:
 800f6f0:	ec51 0b10 	vmov	r0, r1, d0
 800f6f4:	b570      	push	{r4, r5, r6, lr}
 800f6f6:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800f6fa:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800f6fe:	2a13      	cmp	r2, #19
 800f700:	460b      	mov	r3, r1
 800f702:	4605      	mov	r5, r0
 800f704:	dc1b      	bgt.n	800f73e <round+0x4e>
 800f706:	2a00      	cmp	r2, #0
 800f708:	da0b      	bge.n	800f722 <round+0x32>
 800f70a:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800f70e:	3201      	adds	r2, #1
 800f710:	bf04      	itt	eq
 800f712:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800f716:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800f71a:	2200      	movs	r2, #0
 800f71c:	4619      	mov	r1, r3
 800f71e:	4610      	mov	r0, r2
 800f720:	e015      	b.n	800f74e <round+0x5e>
 800f722:	4c15      	ldr	r4, [pc, #84]	@ (800f778 <round+0x88>)
 800f724:	4114      	asrs	r4, r2
 800f726:	ea04 0601 	and.w	r6, r4, r1
 800f72a:	4306      	orrs	r6, r0
 800f72c:	d00f      	beq.n	800f74e <round+0x5e>
 800f72e:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800f732:	fa41 f202 	asr.w	r2, r1, r2
 800f736:	4413      	add	r3, r2
 800f738:	ea23 0304 	bic.w	r3, r3, r4
 800f73c:	e7ed      	b.n	800f71a <round+0x2a>
 800f73e:	2a33      	cmp	r2, #51	@ 0x33
 800f740:	dd08      	ble.n	800f754 <round+0x64>
 800f742:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800f746:	d102      	bne.n	800f74e <round+0x5e>
 800f748:	4602      	mov	r2, r0
 800f74a:	f7f0 fdaf 	bl	80002ac <__adddf3>
 800f74e:	ec41 0b10 	vmov	d0, r0, r1
 800f752:	bd70      	pop	{r4, r5, r6, pc}
 800f754:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800f758:	f04f 34ff 	mov.w	r4, #4294967295
 800f75c:	40f4      	lsrs	r4, r6
 800f75e:	4204      	tst	r4, r0
 800f760:	d0f5      	beq.n	800f74e <round+0x5e>
 800f762:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800f766:	2201      	movs	r2, #1
 800f768:	408a      	lsls	r2, r1
 800f76a:	1952      	adds	r2, r2, r5
 800f76c:	bf28      	it	cs
 800f76e:	3301      	addcs	r3, #1
 800f770:	ea22 0204 	bic.w	r2, r2, r4
 800f774:	e7d2      	b.n	800f71c <round+0x2c>
 800f776:	bf00      	nop
 800f778:	000fffff 	.word	0x000fffff

0800f77c <_init>:
 800f77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f77e:	bf00      	nop
 800f780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f782:	bc08      	pop	{r3}
 800f784:	469e      	mov	lr, r3
 800f786:	4770      	bx	lr

0800f788 <_fini>:
 800f788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f78a:	bf00      	nop
 800f78c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f78e:	bc08      	pop	{r3}
 800f790:	469e      	mov	lr, r3
 800f792:	4770      	bx	lr
