['text':' combine lower part of two vectors','line_number':8,'multiline':False]['text':' combine higher part of two vectors','line_number':23,'multiline':False]['text':'
 * combine: combine two vectors from lower and higher parts of two other vectors
 * zip: interleave two vectors
','line_number':38,'multiline':True]['text':' deinterleave two vectors','line_number':71,'multiline':False]['text':' Reverse elements of each 64-bit lane','line_number':150,'multiline':False]['text':'64','line_number':161,'multiline':True]['text':'64','line_number':172,'multiline':True]['text':'64','line_number':182,'multiline':True]['text':' Permuting the elements of each 128-bit lane by immediate index for','line_number':193,'multiline':False]['text':' each element.','line_number':194,'multiline':False]['text':' _NPY_SIMD_VEC_REORDER_H','line_number':213,'multiline':False]