|| Typically 1 |- | 16 || 0x10|| Page || — || — || — || 8 || 4 || 2 || 1 || Burst lengths supported (bitmap) |- | 17 || 0x11 ||colspan=8| Banks per SDRAM device (1–255) || Typically 2 or 4 |- | 18 || 0x12 || — || 7 || 6 || 5 || 4 || 3 || 2 || 1 || {{overline|CAS}} latencies supported (bitmap) |- | 19 || 0x13 || — || 6 || 5 || 4 || 3 || 2 || 1 || 0 || {{overline|CS}} latencies supported (bitmap) |- | 20 || 0x14 || — || 6 || 5 || 4 || 3 || 2 || 1 || 0 || {{overline|WE}} latencies supported (bitmap) |- | 21 || 0x15 || — || Redundant || Diff clock || Registered data || Buffered data || On-card PLL || Registered Addr|| Buffered Addr || Memory module feature bitmap |- | 22 || 0x16 || — || — || Upper V<sub>cc</sub> (supply voltage) tolerance || Lower V<sub>cc</sub> (supply voltage) tolerance || Write/&#8203;1 Read Burst|| Precharge All || Auto-&#8203;precharge || Early {{overline|RAS}} precharge || Memory chip feature support bitmap |- | 23 || 0x17 ||colspan=4| Nanoseconds (4–18) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Clock cycle time at medium CAS latency. |- | 24 || 0x18 ||colspan=4| Nanoseconds (4–18) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Data access time from clock (t<sub>AC</sub>) |- | 25 || 0x19 ||colspan=6| Nanoseconds (1–63) ||colspan=2| 0.25 ns (0–0.75) || Clock cycle time at short CAS latency. |- | 26 || 0x1a ||colspan=6| Nanoseconds (1–63) ||colspan=2| 0.25 ns (0–0.75) || Data access time from clock (t<sub>AC</sub>) |- | 27 || 0x1b ||colspan=8| Nanoseconds (1–255) || Minimum row precharge time (t<sub>RP</sub>) |- | 28 || 0x1c ||colspan=8| Nanoseconds (1–255) || Minimum row active–row active delay (t<sub>RRD</sub>) |- | 29 || 0x1d ||colspan=8| Nanoseconds (1–255) || Minimum {{overline|RAS}} to {{overline|CAS}} delay (t<sub>RCD</sub>) |- | 30 || 0x1e ||colspan=8| Nanoseconds (1–255) || Minimum active to precharge time (t<sub>RAS</sub>) |- | 31 || 0x1f || 512 MiB || 256 MiB || 128 MiB || 64 MiB || 32 MiB || 16 MiB || 8 MiB || 4 MiB || Module bank density (bitmap). Two bits set if different size banks. |- | 32 || 0x20 || Sign (1=neg) || colspan=3| Nanoseconds (0–7) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Address/command setup time from clock |- | 33 || 0x21 || Sign (1=neg) || colspan=3| Nanoseconds (0–7) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Address/command hold time after clock |- | 34 || 0x22 || Sign (1=neg) || colspan=3| Nanoseconds (0–7) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Data input setup time from clock |- | 35 || 0x23 || Sign (1=neg) || colspan=3| Nanoseconds (0–7) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Data input hold time after clock |- | 36–61 || 0x24–0x3d ||colspan=8| ''Reserved'' || For future standardization |- | 62 || 0x3e ||colspan=4| Major revision (0–9) ||colspan=4| Minor revision (0.0–0.9) || SPD revision level, e.g. 1.2 |- | 63 || 0x3f ||colspan=8| Checksum || Sum of bytes 0–62, ''not negated'' |- | 64–71 || 0x40–47 ||colspan=8| Manufacturer JEDEC ID || Stored little-endian, trailing zero-pad. |- | 72 || 0x48 ||colspan=8| Module manufacturing location || Vendor-specific code |- | 73–90 || 0x49–0x5a ||colspan=8| Module part number || ASCII, space-padded |- | 91–92 || 0x5b–0x5c ||colspan=8| Module revision code || Vendor-specific code |- | 93 || 0x5d ||colspan=4| Tens of years (00–90) ||colspan=4| years (0–9) ||rowspan=2| Manufacturing date (YYWW) |- | 94 || 0x5e ||colspan=4| Tens of weeks (00–50) ||colspan=4| weeks (0–9) |- | 95–98 || 0x5f–0x62 ||colspan=8| Module serial number || Vendor-specific code |- | 99–125 || 0x63–0x7f ||colspan=8| Manufacturer-specific data || Could be enhanced performance profile |- | 126 || 0x7e ||colspan=8| 0x66{{sic}} for 66 MHz, 0x64 for 100 MHz || Intel frequency support |- | 127 || 0x7f || CLK0 || CLK1 || CLK3 || CLK3 || 90/100°C || CL3 || CL2 || Concurrent AP || Intel feature bitmap |} ===DDR SDRAM=== The DDR DIMM SPD format is an extension of the SDR SDRAM one. Mostly, parameter ranges are rescaled to accommodate higher speeds. <!-- This table is a bit too big. If you don't like it, please move it to the talk page. --> {|class=wikitable |+ SPD contents for DDR SDRAM<ref name=spd_ddr/> ! Byte,d !! Byte,x !! b7 !! b6 !! b5 !! b4 !! b3 !! b2 !! b1 !! b0 !! Notes |- | 0 || 0x00 ||colspan=8| Number of bytes written || Typically 128 |- | 1 || 0x01 ||colspan=8| log<sub>2</sub>(size of SPD EEPROM) || Typically 8 (256 bytes) |- | 2 || 0x02 ||colspan=8| Basic memory type (7 = DDR SDRAM) || |- | 3 || 0x03 ||colspan=4| Bank 2 row address bits (0–15) ||colspan=4| Bank 1 row address bits (1–15) || Bank 2 is 0 if same as bank 1. |- | 4 || 0x04 ||colspan=4| Bank 2 column address bits (0–15) ||colspan=4| Bank 1 column address bits (1–15) || Bank 2 is 0 if same as bank 1. |- | 5 || 0x05 ||colspan=8| Number of RAM banks on module (1–255) ||Commonly 1 or 2 |- | 6 || 0x06 ||colspan=8| Module data width low byte || Commonly 64, or 72 for ECC DIMMs |- | 7 || 0x07 ||colspan=8| Module data width high byte || Zero unless width ≥ 256 bits |- | 8 || 0x08 ||colspan=8| Interface voltage level of this assembly (not the same as V<sub>cc</sub> supply voltage) (0–5) || Decoded by table lookup |- | 9 || 0x09 ||colspan=4| Nanoseconds (0–15) ||colspan=4| Tenths of nanoseconds (0.0–0.9) || Clock cycle time at highest CAS latency. |- | 10 || 0x0a ||colspan=4| Tenths of nanoseconds (0.0–0.9) ||colspan=4| Hundredths of nanoseconds (0.00–0.09) || SDRAM access time from clock (t<sub>AC</sub>) |- | 11 || 0x0b ||colspan=8| DIMM configuration type (0–2): non-ECC, parity, ECC || Table lookup |- | 12 || 0x0c || Self ||colspan=7| Refresh period (0–5): 64, 256, 128, 32, 16, 8 kHz|| Refresh requirements |- | 13 || 0x0d || 