Analysis & Synthesis report for SISTEMA
Sun Nov 17 18:05:50 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Port Connectivity Checks: "conversor:bloque_conversor"
  6. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA26"
  7. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA25"
  8. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA22"
  9. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA21"
 10. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA20"
 11. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA17"
 12. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA16"
 13. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA15"
 14. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA12"
 15. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA8"
 16. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA4"
 17. Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA0"
 18. Port Connectivity Checks: "CONTROL:bloque_Control"
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun Nov 17 18:05:50 2019                ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; SISTEMA                                          ;
; Top-level Entity Name              ; SISTEMA                                          ;
; Family                             ; Cyclone III                                      ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; SISTEMA            ; SISTEMA            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "conversor:bloque_conversor"                                                                                          ;
+---------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type    ; Severity         ; Details                                                                                                  ;
+---------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; u_ascii ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; d_ascii ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; c_ascii ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; m_ascii ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; big_out ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA26"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA25" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA22" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA21"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA20" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA17" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA16"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b    ; Input  ; Info     ; Stuck at GND                                                                        ;
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA15" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA12" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b    ; Input ; Info     ; Stuck at GND                            ;
; ci   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA8" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; ci   ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA4" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; ci   ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "SUMADOR:bloque_SUMADOR|fulladder:FA0" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; ci   ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CONTROL:bloque_Control"                                                                                                                                          ;
+------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity         ; Details                                                                                                                                      ;
+------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; estados          ; Output ; Critical Warning ; Can't connect array with 35 elements in array dimension 1 to port with 40 elements in the same dimension                                     ;
; big_conteo       ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; conteo_bits      ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; enableguardar    ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; enableglobal     ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; enabledesplazar  ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; resetbigcontador ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reset_cont_bits  ; Output ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Nov 17 18:05:46 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SISTEMA -c SISTEMA
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file sistema.vhd
    Info (12022): Found design unit 1: Sistema-SistemaArch
    Info (12023): Found entity 1: Sistema
Info (12021): Found 2 design units, including 1 entities, in source file barrido.vhd
    Info (12022): Found design unit 1: BARRIDO-BARRIDOArch
    Info (12023): Found entity 1: BARRIDO
Info (12021): Found 2 design units, including 1 entities, in source file contador.vhd
    Info (12022): Found design unit 1: CONTADOR-CONTADORArch
    Info (12023): Found entity 1: CONTADOR
Info (12021): Found 2 design units, including 1 entities, in source file control.vhd
    Info (12022): Found design unit 1: CONTROL-CONTROLArch
    Info (12023): Found entity 1: CONTROL
Info (12021): Found 2 design units, including 1 entities, in source file dato.vhd
    Info (12022): Found design unit 1: DATO-DATOArch
    Info (12023): Found entity 1: DATO
Info (12021): Found 2 design units, including 1 entities, in source file deco_c.vhd
    Info (12022): Found design unit 1: deco_c-deco_cArch
    Info (12023): Found entity 1: deco_c
Info (12021): Found 2 design units, including 1 entities, in source file deco_d.vhd
    Info (12022): Found design unit 1: deco_d-deco_dArch
    Info (12023): Found entity 1: deco_d
Info (12021): Found 2 design units, including 1 entities, in source file deco_m.vhd
    Info (12022): Found design unit 1: deco_m-deco_mArch
    Info (12023): Found entity 1: deco_m
Info (12021): Found 2 design units, including 1 entities, in source file deco_u.vhd
    Info (12022): Found design unit 1: deco_u-deco_uArch
    Info (12023): Found entity 1: deco_u
Info (12021): Found 2 design units, including 1 entities, in source file leer.vhd
    Info (12022): Found design unit 1: LEER-LEERArch
    Info (12023): Found entity 1: LEER
Info (12021): Found 2 design units, including 1 entities, in source file selector_1.vhd
    Info (12022): Found design unit 1: SELECTOR_1-SELECTOR_1Arch
    Info (12023): Found entity 1: SELECTOR_1
Info (12021): Found 2 design units, including 1 entities, in source file selector_2.vhd
    Info (12022): Found design unit 1: SELECTOR_2-SELECTOR_2Arch
    Info (12023): Found entity 1: SELECTOR_2
Info (12021): Found 2 design units, including 1 entities, in source file selector_3.vhd
    Info (12022): Found design unit 1: SELECTOR_3-SELECTOR_3Arch
    Info (12023): Found entity 1: SELECTOR_3
Info (12021): Found 2 design units, including 1 entities, in source file fulladder.vhd
    Info (12022): Found design unit 1: fulladder-fulladderArch
    Info (12023): Found entity 1: fulladder
Info (12021): Found 2 design units, including 1 entities, in source file sumador.vhd
    Info (12022): Found design unit 1: SUMADOR-SUMADORArch
    Info (12023): Found entity 1: SUMADOR
Info (12021): Found 2 design units, including 1 entities, in source file big_contador.vhd
    Info (12022): Found design unit 1: Big_Contador-Big_ContadorArch
    Info (12023): Found entity 1: Big_Contador
Info (12021): Found 2 design units, including 1 entities, in source file conversor.vhd
    Info (12022): Found design unit 1: conversor-conversorarch
    Info (12023): Found entity 1: conversor
Info (12021): Found 2 design units, including 1 entities, in source file transmisor.vhd
    Info (12022): Found design unit 1: Transmisor-TransmisorArch
    Info (12023): Found entity 1: Transmisor
Info (12127): Elaborating entity "SISTEMA" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at SISTEMA.vhd(31): used implicit default value for signal "sistema_clko" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at SISTEMA.vhd(250): used implicit default value for signal "control_resetDato" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "BARRIDO" for hierarchy "BARRIDO:bloque_BARRIDO"
Info (12128): Elaborating entity "CONTADOR" for hierarchy "CONTADOR:bloque_CONTADOR"
Info (12128): Elaborating entity "CONTROL" for hierarchy "CONTROL:bloque_Control"
Info (12128): Elaborating entity "DATO" for hierarchy "DATO:bloque_DATO"
Info (12128): Elaborating entity "deco_c" for hierarchy "deco_c:bloque_deco_c"
Info (12128): Elaborating entity "deco_d" for hierarchy "deco_d:bloque_deco_d"
Info (12128): Elaborating entity "deco_m" for hierarchy "deco_m:bloque_deco_m"
Info (12128): Elaborating entity "deco_u" for hierarchy "deco_u:bloque_deco_u"
Info (12128): Elaborating entity "LEER" for hierarchy "LEER:bloque_LEER"
Warning (10036): Verilog HDL or VHDL warning at LEER.vhd(38): object "c3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LEER.vhd(43): object "f3" assigned a value but never read
Info (12128): Elaborating entity "SELECTOR_1" for hierarchy "SELECTOR_1:bloque_SELECTOR_1"
Info (12128): Elaborating entity "SELECTOR_2" for hierarchy "SELECTOR_2:bloque_SELECTOR_2"
Info (12128): Elaborating entity "SELECTOR_3" for hierarchy "SELECTOR_3:bloque_SELECTOR_3"
Info (12128): Elaborating entity "SUMADOR" for hierarchy "SUMADOR:bloque_SUMADOR"
Warning (10036): Verilog HDL or VHDL warning at SUMADOR.vhd(55): object "C16" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SUMADOR.vhd(55): object "C21" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SUMADOR.vhd(55): object "C26" assigned a value but never read
Info (12128): Elaborating entity "fulladder" for hierarchy "SUMADOR:bloque_SUMADOR|fulladder:FA0"
Info (12128): Elaborating entity "conversor" for hierarchy "conversor:bloque_conversor"
Error (12002): Port "c_ascii" does not exist in macrofunction "bloque_conversor" File: C:/Users/estudiante/Desktop/VHDLs_16_11_19/VHDLs_16_11_19/SISTEMA.vhd Line: 273
Error (12002): Port "d_ascii" does not exist in macrofunction "bloque_conversor" File: C:/Users/estudiante/Desktop/VHDLs_16_11_19/VHDLs_16_11_19/SISTEMA.vhd Line: 273
Error (12002): Port "m_ascii" does not exist in macrofunction "bloque_conversor" File: C:/Users/estudiante/Desktop/VHDLs_16_11_19/VHDLs_16_11_19/SISTEMA.vhd Line: 273
Error (12002): Port "u_ascii" does not exist in macrofunction "bloque_conversor" File: C:/Users/estudiante/Desktop/VHDLs_16_11_19/VHDLs_16_11_19/SISTEMA.vhd Line: 273
Error (12005): Actual width (35) of port "estados" on instance "CONTROL:bloque_Control" is not compatible with the formal port width (40) declared by the instantiated entity File: C:/Users/estudiante/Desktop/VHDLs_16_11_19/VHDLs_16_11_19/SISTEMA.vhd Line: 262
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 100 warnings
    Error: Peak virtual memory: 519 megabytes
    Error: Processing ended: Sun Nov 17 18:05:50 2019
    Error: Elapsed time: 00:00:04
    Error: Total CPU time (on all processors): 00:00:02


