Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun May 18 12:27:27 2025
| Host         : Chamodh-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: CLK_0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.490        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.490        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.058ns (26.316%)  route 2.962ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          1.060     9.173    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512    14.853    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    CLK_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.058ns (26.316%)  route 2.962ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          1.060     9.173    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512    14.853    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[2]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    CLK_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.058ns (26.316%)  route 2.962ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          1.060     9.173    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512    14.853    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[3]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    CLK_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.058ns (26.316%)  route 2.962ns (73.684%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          1.060     9.173    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.512    14.853    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X65Y33         FDRE (Setup_fdre_C_R)       -0.429    14.663    CLK_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.663    
                         arrival time                          -9.173    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.058ns (26.933%)  route 2.870ns (73.067%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          0.968     9.081    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.854    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[5]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X65Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    CLK_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.058ns (26.933%)  route 2.870ns (73.067%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          0.968     9.081    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.854    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X65Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    CLK_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.058ns (26.933%)  route 2.870ns (73.067%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          0.968     9.081    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.854    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[7]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X65Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    CLK_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.607ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 1.058ns (26.933%)  route 2.870ns (73.067%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          0.968     9.081    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.513    14.854    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[8]/C
                         clock pessimism              0.298    15.152    
                         clock uncertainty           -0.035    15.117    
    SLICE_X65Y34         FDRE (Setup_fdre_C_R)       -0.429    14.688    CLK_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.688    
                         arrival time                          -9.081    
  -------------------------------------------------------------------
                         slack                                  5.607    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.058ns (27.273%)  route 2.821ns (72.727%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          0.919     9.032    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[10]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    CLK_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.633    

Slack (MET) :             5.633ns  (required time - arrival time)
  Source:                 CLK_0/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 1.058ns (27.273%)  route 2.821ns (72.727%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.631     5.152    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.456     5.608 f  CLK_0/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.437    CLK_0/count[6]
    SLICE_X64Y34         LUT4 (Prop_lut4_I3_O)        0.124     6.561 f  CLK_0/count[31]_i_7/O
                         net (fo=1, routed)           0.594     7.156    CLK_0/count[31]_i_7_n_0
    SLICE_X64Y33         LUT5 (Prop_lut5_I4_O)        0.150     7.306 f  CLK_0/count[31]_i_3/O
                         net (fo=3, routed)           0.479     7.785    CLK_0/count[31]_i_3_n_0
    SLICE_X64Y37         LUT4 (Prop_lut4_I1_O)        0.328     8.113 r  CLK_0/count[31]_i_1/O
                         net (fo=31, routed)          0.919     9.032    CLK_0/count[31]_i_1_n_0
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.514    14.855    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[11]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y35         FDRE (Setup_fdre_C_R)       -0.429    14.665    CLK_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                  5.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.475    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  CLK_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CLK_0/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.736    CLK_0/count[20]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  CLK_0/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.844    CLK_0/data0[20]
    SLICE_X65Y37         FDRE                                         r  CLK_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.989    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  CLK_0/count_reg[20]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.105     1.580    CLK_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLK_0/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.735    CLK_0/count[12]
    SLICE_X65Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  CLK_0/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.843    CLK_0/data0[12]
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    CLK_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  CLK_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLK_0/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.735    CLK_0/count[16]
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  CLK_0/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.843    CLK_0/data0[16]
    SLICE_X65Y36         FDRE                                         r  CLK_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  CLK_0/count_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.105     1.579    CLK_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.476    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  CLK_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CLK_0/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.737    CLK_0/count[24]
    SLICE_X65Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  CLK_0/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.845    CLK_0/data0[24]
    SLICE_X65Y38         FDRE                                         r  CLK_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     1.991    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  CLK_0/count_reg[24]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y38         FDRE (Hold_fdre_C_D)         0.105     1.581    CLK_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.476    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  CLK_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y39         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CLK_0/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.737    CLK_0/count[28]
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  CLK_0/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.845    CLK_0/data0[28]
    SLICE_X65Y39         FDRE                                         r  CLK_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     1.991    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  CLK_0/count_reg[28]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.105     1.581    CLK_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.590     1.473    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLK_0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.734    CLK_0/count[4]
    SLICE_X65Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  CLK_0/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.842    CLK_0/data0[4]
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.859     1.986    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y33         FDRE                                         r  CLK_0/count_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X65Y33         FDRE (Hold_fdre_C_D)         0.105     1.578    CLK_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLK_0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.735    CLK_0/count[8]
    SLICE_X65Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  CLK_0/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.843    CLK_0/data0[8]
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.860     1.987    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y34         FDRE                                         r  CLK_0/count_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X65Y34         FDRE (Hold_fdre_C_D)         0.105     1.579    CLK_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLK_0/count_reg[9]/Q
                         net (fo=2, routed)           0.114     1.729    CLK_0/count[9]
    SLICE_X65Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  CLK_0/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     1.844    CLK_0/data0[9]
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y35         FDRE                                         r  CLK_0/count_reg[9]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y35         FDRE (Hold_fdre_C_D)         0.105     1.579    CLK_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.592     1.475    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  CLK_0/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y37         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CLK_0/count_reg[17]/Q
                         net (fo=2, routed)           0.116     1.732    CLK_0/count[17]
    SLICE_X65Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  CLK_0/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.847    CLK_0/data0[17]
    SLICE_X65Y37         FDRE                                         r  CLK_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.862     1.989    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y37         FDRE                                         r  CLK_0/count_reg[17]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y37         FDRE (Hold_fdre_C_D)         0.105     1.580    CLK_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 CLK_0/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_0/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.591     1.474    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  CLK_0/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLK_0/count_reg[13]/Q
                         net (fo=2, routed)           0.116     1.731    CLK_0/count[13]
    SLICE_X65Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  CLK_0/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.846    CLK_0/data0[13]
    SLICE_X65Y36         FDRE                                         r  CLK_0/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.861     1.988    CLK_0/Clk_IBUF_BUFG
    SLICE_X65Y36         FDRE                                         r  CLK_0/count_reg[13]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.105     1.579    CLK_0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   CLK_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y37   CLK_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y33   CLK_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35   CLK_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35   CLK_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y35   CLK_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   CLK_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   CLK_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y36   CLK_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   CLK_0/Clk_out_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y37   CLK_0/clk_status_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   CLK_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35   CLK_0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35   CLK_0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y35   CLK_0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   CLK_0/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   CLK_0/count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   CLK_0/count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y36   CLK_0/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   CLK_0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y33   CLK_0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   CLK_0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   CLK_0/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   CLK_0/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   CLK_0/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   CLK_0/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   CLK_0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   CLK_0/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   CLK_0/count_reg[4]/C



