FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __DT_BINDINGS_POWER_RK3399_POWER_H__
#define __DT_BINDINGS_POWER_RK3399_POWER_H__

/* VD_CORE_L */
#define RK3399_PD_A53_L0	0
#define RK3399_PD_A53_L1	1
#define RK3399_PD_A53_L2	2
#define RK3399_PD_A53_L3	3
#define RK3399_PD_SCU_L		4

/* VD_CORE_B */
#define RK3399_PD_A72_B0	5
#define RK3399_PD_A72_B1	6
/* bench 25473.7.0 9b9d8c436da3 */
/* bench 25473.7.1 7ef3ea6bc839 */
/* bench 25473.7.2 e73a985ab005 */
/* bench 25473.7.3 ed2ff5d0cecf */
/* bench 25473.7.4 0264249e9515 */
/* bench 25473.7.5 948c5d1aeba6 */
/* bench 25473.7.6 dff3937c5daa */
/* bench 25473.7.7 e15d5d447070 */
/* bench 25473.7.8 7b486bf344dc */
/* bench 25473.7.9 ac4f31d9d08f */
/* bench 25473.7.10 978fe52397d2 */
/* bench 25473.7.11 14e2e421a696 */
/* bench 25473.7.12 1d85c2a20f3c */
/* bench 25473.7.13 f1d0feb19587 */
/* bench 25473.7.14 ab0f288c1579 */
/* bench 25473.7.15 aef5a4a6153b */
/* bench 25473.7.16 7583ac7a4f7d */
/* bench 25473.7.17 a7c169b31db0 */
#define RK3399_PD_TCPD0		8
#define RK3399_PD_TCPD1		9
#define RK3399_PD_CCI		10
#define RK3399_PD_CCI0		11
#define RK3399_PD_CCI1		12
#define RK3399_PD_PERILP	13
#define RK3399_PD_PERIHP	14
#define RK3399_PD_VIO		15
#define RK3399_PD_VO		16
#define RK3399_PD_VOPB		17
#define RK3399_PD_VOPL		18
#define RK3399_PD_ISP0		19
#define RK3399_PD_ISP1		20
#define RK3399_PD_HDCP		21
#define RK3399_PD_GMAC		22
#define RK3399_PD_EMMC		23
#define RK3399_PD_USB3		24
#define RK3399_PD_EDP		25
#define RK3399_PD_GIC		26
#define RK3399_PD_SD		27
#define RK3399_PD_SDIOAUDIO	28
#define RK3399_PD_ALIVE		29

/* VD_CENTER */
#define RK3399_PD_CENTER	30
/* bench 8355.6.0 fde4b3f3038d */
/* bench 8355.6.1 2483d8731615 */
/* bench 8355.6.2 b8776611ec76 */
/* bench 8355.6.3 f67102c07e1b */
/* bench 8355.6.4 6ddc3bff579c */
/* bench 8355.6.5 f0492686faab */
/* bench 8355.6.6 4090d373ed5c */
#define RK3399_PD_RGA		33
#define RK3399_PD_IEP		34

/* VD_GPU */
#define RK3399_PD_GPU		35

/* VD_PMU */
#define RK3399_PD_PMU		36

#endif
