<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p514" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_514{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_514{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_514{left:69px;bottom:1141px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t4_514{left:69px;bottom:877px;}
#t5_514{left:95px;bottom:881px;letter-spacing:-0.19px;word-spacing:-1.11px;}
#t6_514{left:513px;bottom:881px;letter-spacing:-0.13px;word-spacing:-1.21px;}
#t7_514{left:95px;bottom:864px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#t8_514{left:95px;bottom:847px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_514{left:95px;bottom:830px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ta_514{left:69px;bottom:804px;}
#tb_514{left:95px;bottom:808px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_514{left:69px;bottom:758px;letter-spacing:-0.09px;}
#td_514{left:154px;bottom:758px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#te_514{left:69px;bottom:733px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tf_514{left:69px;bottom:717px;letter-spacing:-0.19px;word-spacing:-0.7px;}
#tg_514{left:69px;bottom:700px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_514{left:69px;bottom:468px;}
#ti_514{left:95px;bottom:472px;letter-spacing:-0.18px;word-spacing:-0.47px;}
#tj_514{left:531px;bottom:472px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tk_514{left:95px;bottom:455px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_514{left:95px;bottom:438px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_514{left:95px;bottom:421px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tn_514{left:69px;bottom:395px;}
#to_514{left:95px;bottom:398px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tp_514{left:69px;bottom:340px;letter-spacing:0.13px;}
#tq_514{left:151px;bottom:340px;letter-spacing:0.17px;word-spacing:0.01px;}
#tr_514{left:69px;bottom:316px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ts_514{left:69px;bottom:299px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_514{left:69px;bottom:282px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tu_514{left:69px;bottom:265px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tv_514{left:69px;bottom:249px;letter-spacing:-0.14px;}
#tw_514{left:69px;bottom:190px;letter-spacing:0.14px;}
#tx_514{left:151px;bottom:190px;letter-spacing:0.16px;word-spacing:0.01px;}
#ty_514{left:69px;bottom:151px;letter-spacing:0.14px;word-spacing:-0.01px;}
#tz_514{left:69px;bottom:126px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t10_514{left:69px;bottom:109px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_514{left:303px;bottom:933px;letter-spacing:0.13px;word-spacing:0.02px;}
#t12_514{left:404px;bottom:933px;letter-spacing:0.16px;word-spacing:0.02px;}
#t13_514{left:288px;bottom:523px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t14_514{left:389px;bottom:523px;letter-spacing:0.16px;word-spacing:-0.08px;}
#t15_514{left:676px;bottom:1057px;}
#t16_514{left:689px;bottom:1057px;}
#t17_514{left:223px;bottom:1057px;letter-spacing:0.11px;}
#t18_514{left:393px;bottom:1032px;letter-spacing:0.11px;}
#t19_514{left:228px;bottom:971px;letter-spacing:0.14px;}
#t1a_514{left:676px;bottom:648px;}
#t1b_514{left:689px;bottom:648px;}
#t1c_514{left:223px;bottom:648px;letter-spacing:0.11px;}
#t1d_514{left:393px;bottom:622px;letter-spacing:0.11px;}
#t1e_514{left:228px;bottom:562px;letter-spacing:0.14px;}

.s1_514{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_514{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_514{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_514{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s5_514{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_514{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_514{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_514{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_514{font-size:12px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts514" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg514Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg514" style="-webkit-user-select: none;"><object width="935" height="1210" data="514/514.svg" type="image/svg+xml" id="pdf514" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_514" class="t s1_514">15-18 </span><span id="t2_514" class="t s1_514">Vol. 3B </span>
<span id="t3_514" class="t s2_514">POWER AND THERMAL MANAGEMENT </span>
<span id="t4_514" class="t s3_514">• </span><span id="t5_514" class="t s4_514">FAST_IA32_HWP_REQUEST_MSR_ENABLE (bit 0, RW) </span><span id="t6_514" class="t s5_514">— When set (1), enables fast access mode for the </span>
<span id="t7_514" class="t s5_514">IA32_HWP_REQUEST MSR and sets the low latency, posted IA32_HWP_REQUESRT MSR' CPUID[6].EAX[18]. </span>
<span id="t8_514" class="t s5_514">The default value is 0. Note that this bit can only be enabled once from the default value. Once set, writes to </span>
<span id="t9_514" class="t s5_514">this bit are ignored. Only RESET will clear this bit. </span>
<span id="ta_514" class="t s3_514">• </span><span id="tb_514" class="t s5_514">Bits 63:1 are reserved and must be zero. </span>
<span id="tc_514" class="t s6_514">15.4.8.3 </span><span id="td_514" class="t s6_514">FAST_UNCORE_MSRS_STATUS (Address: 0x65E, Logical Processor Scope) </span>
<span id="te_514" class="t s5_514">Software that executes the WRMSR instruction of a Fast Write MSR can check whether the data is already visible </span>
<span id="tf_514" class="t s5_514">outside the logical processor by reading the FAST_UNCORE_MSRS_STATUS MSR. For each Fast Write MSR there is </span>
<span id="tg_514" class="t s5_514">a status bit that indicates whether the data is already visible outside the logical processor or is still in “transit”. </span>
<span id="th_514" class="t s3_514">• </span><span id="ti_514" class="t s4_514">FAST_IA32_HWP_REQUEST_WRITE_STATUS (bit 0, RO) </span><span id="tj_514" class="t s5_514">— Indicates whether the CPU is still in the </span>
<span id="tk_514" class="t s5_514">middle of writing IA32_HWP_REQUEST MSR, even after the WRMSR instruction has retired. A value of 1 </span>
<span id="tl_514" class="t s5_514">indicates the last write of IA32_HWP_REQUEST is still ongoing. A value of 0 indicates the last write of </span>
<span id="tm_514" class="t s5_514">IA32_HWP_REQUEST is visible outside the logical processor. </span>
<span id="tn_514" class="t s3_514">• </span><span id="to_514" class="t s5_514">Bits 63:1 are reserved and must be zero. </span>
<span id="tp_514" class="t s7_514">15.4.9 </span><span id="tq_514" class="t s7_514">Fast_IA32_HWP_REQUEST CPUID </span>
<span id="tr_514" class="t s5_514">IA32_HWP_REQUEST is an architectural MSR that exists in processors whose CPUID[6].EAX[7] is set (HWP BASE </span>
<span id="ts_514" class="t s5_514">is enabled). This MSR has logical processor scope, but after its contents are written the contents become visible </span>
<span id="tt_514" class="t s5_514">outside the logical processor. When the FAST_IA32_HWP_REQUEST CPUID[6].EAX[18] bit is set, writes to the </span>
<span id="tu_514" class="t s5_514">IA32_HWP_REQUEST MSR are visible outside the logical processor via the “Fast Write” feature described in Section </span>
<span id="tv_514" class="t s5_514">15.4.8. </span>
<span id="tw_514" class="t s7_514">15.4.10 </span><span id="tx_514" class="t s7_514">Recommendations for OS use of HWP Controls </span>
<span id="ty_514" class="t s8_514">Common Cases of Using HWP </span>
<span id="tz_514" class="t s5_514">The default HWP control field values are expected to be suitable for many applications. The OS can enable autono- </span>
<span id="t10_514" class="t s5_514">mous HWP for these common cases by </span>
<span id="t11_514" class="t s8_514">Figure 15-14. </span><span id="t12_514" class="t s8_514">FAST_UNCORE_MSRS_CTL MSR </span>
<span id="t13_514" class="t s8_514">Figure 15-15. </span><span id="t14_514" class="t s8_514">FAST_UNCORE_MSRS_STATUS MSR </span>
<span id="t15_514" class="t s9_514">1 </span><span id="t16_514" class="t s9_514">0 </span><span id="t17_514" class="t s9_514">63 </span>
<span id="t18_514" class="t s9_514">Reserved </span>
<span id="t19_514" class="t s9_514">FAST_IA32_HWP_REQUEST_MSR_ENABLE </span>
<span id="t1a_514" class="t s9_514">1 </span><span id="t1b_514" class="t s9_514">0 </span><span id="t1c_514" class="t s9_514">63 </span>
<span id="t1d_514" class="t s9_514">Reserved </span>
<span id="t1e_514" class="t s9_514">FAST_IA32_HWP_REQUEST_WRITE_STATUS </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
