Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c7d5f5c4b0194313adc82d16c44b117a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot up_cnt_4bit_tff_sim_behav xil_defaultlib.up_cnt_4bit_tff_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 't' [D:/Lab10/Lab10.srcs/sources_1/new/UpCounter4Bit.v:27]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 't' [D:/Lab10/Lab10.srcs/sources_1/new/UpCounter4Bit.v:28]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 't' [D:/Lab10/Lab10.srcs/sources_1/new/UpCounter4Bit.v:29]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 't' [D:/Lab10/Lab10.srcs/sources_1/new/UpCounter4Bit.v:30]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Tff
Compiling module xil_defaultlib.UpCounter4Bit
Compiling module xil_defaultlib.up_cnt_4bit_tff_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot up_cnt_4bit_tff_sim_behav
