-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Sun Jan 02 18:33:48 EST 2022                        

Solution Settings: axi_add.v5
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/axI_test_tb.cpp
    $PROJECT_HOME/src/axi_test.cpp
      $PROJECT_HOME/include/axi_test.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_sync.h
          $MGC_HOME/shared/include/ac_channel.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /axi_add/core                       8      46         51            1  0          
    Design Total:                       8      46         51            1  0          
    
  Bill Of Materials (Datapath)
    Component Name                                    Area Score Delay Post Alloc Post Assign 
    ------------------------------------------------- ---------- ----- ---------- -----------
    [Lib: ccs_ioport]                                                                         
    ccs_sync_in_wait(1)                                    0.000 0.000          1           1 
    ccs_sync_out_wait(4)                                   0.000 0.000          1           1 
    [Lib: ccs_sample_mem]                                                                     
    ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)      0.000 0.500          1           0 
    ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)      0.000 0.500          1           0 
    [Lib: mgc_ioport]                                                                         
    mgc_io_sync(0)                                         0.000 0.000          2           2 
    [Lib: nangate-45nm_beh]                                                                   
    mgc_add(30,0,5,0,30,4)                                87.805 1.248          0           1 
    mgc_add(30,0,6,1,30,3)                               212.299 0.779          1           0 
    mgc_add(4,0,2,1,5,4)                                  19.386 0.344          1           0 
    mgc_and(1,2,1)                                         1.110 0.024          0          15 
    mgc_and(4,2,1)                                         4.438 0.024          0           1 
    mgc_mux(1,1,2,4)                                       1.754 0.054          0           1 
    mgc_mux(30,1,2,4)                                     52.633 0.062          0           1 
    mgc_mux(32,1,2,4)                                     56.142 0.062          0           1 
    mgc_nor(1,2,1)                                         0.771 0.025          0           6 
    mgc_not(1,1)                                           0.529 0.006          0          11 
    mgc_or(1,2,1)                                          1.110 0.031          0           2 
    mgc_or(1,3,4)                                          1.385 0.066          0           1 
    mgc_reg_pos(1,0,0,1,1,0,0,4)                           6.375 0.087          0           4 
    mgc_reg_pos(1,0,0,1,1,1,1,4)                           6.375 0.087          0           6 
    mgc_reg_pos(32,0,0,1,1,1,1,4)                        204.000 0.087          0           1 
    mgc_reg_pos(4,0,0,1,1,1,1,4)                          25.500 0.087          0           1 
    mgc_reg_pos(5,0,0,1,1,1,1,4)                          31.875 0.087          0           1 
                                                                                              
    TOTAL AREA (After Assignment):                       558.597                              
    
  Area Scores
                      Post-Scheduling  Post-DP & FSM Post-Assignment 
    ----------------- --------------- -------------- ---------------
    Total Area Score:    263.6          699.8           598.6        
    Total Reg:            31.9  (12%)   362.1  (52%)    362.1  (60%) 
                                                                     
    DataPath:            263.6 (100%)   659.8  (94%)    558.6  (93%) 
      MUX:                 0.0           72.3  (11%)    110.5  (20%) 
      FUNC:              231.7  (88%)   231.7  (35%)     87.8  (16%) 
      LOGIC:               0.0           30.7   (5%)     35.1   (6%) 
      BUFFER:              0.0            0.0             0.0        
      MEM:                 0.0            0.0             0.0        
      ROM:                 0.0            0.0             0.0        
      REG:                31.9  (12%)   325.1  (49%)    325.1  (58%) 
                                                                     
    
    FSM:                   0.0           40.0   (6%)     40.0   (7%) 
      FSM-REG:             0.0           37.0  (93%)     37.0  (93%) 
      FSM-COMB:            0.0            3.0   (8%)      3.0   (8%) 
                                                                     
    
  Register-to-Variable Mappings
    Register                                                      Size(bits) Gated Register CG Opt Done Variables                                                     
    ------------------------------------------------------------- ---------- -------------- ----------- -------------------------------------------------------------
    a:rsci.q_d.bfwt                                                       32         Y           Y      a:rsci.q_d.bfwt                                               
    ADD_LOOP:i(4:0).sva#1                                                  5         Y           Y      ADD_LOOP:i(4:0).sva#1                                         
    ADD_LOOP:i(4:0).sva(3:0)                                               4         Y           Y      ADD_LOOP:i(4:0).sva(3:0)                                      
    a:rsci.bcwt                                                            1                            a:rsci.bcwt                                                   
    complete:rsci.bcwt                                                     1                            complete:rsci.bcwt                                            
    core.wten.reg                                                          1                            core.wten.reg                                                 
    reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct).cse          1         Y                  reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct).cse 
    reg(b:rsc.triosy:obj.ld.core.psct).cse                                 1         Y                  reg(b:rsc.triosy:obj.ld.core.psct).cse                        
    reg(complete:rsci.ivld.core.psct).cse                                  1         Y                  reg(complete:rsci.ivld.core.psct).cse                         
    reg(run:rsci.irdy.core.psct).cse                                       1         Y                  reg(run:rsci.irdy.core.psct).cse                              
    run:rsci.bcwt                                                          1                            run:rsci.bcwt                                                 
    run:rsci.ivld.bfwt                                                     1         Y           Y      run:rsci.ivld.bfwt                                            
    run_ac_sync_tmp_dobj.sva                                               1         Y           Y      run_ac_sync_tmp_dobj.sva                                      
                                                                                                        run_ac_sync_tmp_dobj.sva.st                                   
                                                                                                                                                                      
    Total:                                                                51             47          43 (Total Gating Ratio: 0.92, CG Opt Gating Ratio: 0.84)         
    
  Timing Report
    Critical Path
      Max Delay:  1.881192
      Slack:      0.11880800000000002
      
      Path                                                                                                             Startpoint                                                          Endpoint                                                   Delay  Slack  
      ---------------------------------------------------------------------------------------------------------------- ------------------------------------------------------------------- ---------------------------------------------------------- ------ ------
      1                                                                                                                axi_add/a:rsc.q                                                     axi_add/b:rsc.d                                            1.8812 0.1188 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add/a:rsc.q                                                                                                                                                                                                                               0.5000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/q                                                                                                                                                                 0.0000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/operator+<32,false>:wrs(q_d)(31-0)                                                                                                                                0.0000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/q_d                                                                                                                                                               0.0000 0.5000 
        axi_add/a:rsci.q_d                                                                                                                                                                                                                            0.0000 0.5000 
        axi_add:core/a:rsci.q_d                                                                                                                                                                                                                       0.0000 0.5000 
        axi_add:core:a:rsci#1/a:rsci.q_d                                                                                                                                                                                                              0.0000 0.5000 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d                                                                                                                                                                                              0.0000 0.5000 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:mux#1                                                mgc_mux_32_1_2_4                                                                                                               0.0622 0.5622 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt                                                                                                                                                                                         0.0000 0.5622 
        axi_add:core:a:rsci#1/a:rsci.q_d.mxwt                                                                                                                                                                                                         0.0000 0.5622 
        axi_add:core/a:rsci.q_d.mxwt                                                                                                                                                                                                                  0.0000 0.5622 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2)                                                                                                                                                                                   0.0000 0.5622 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm                                                                                                                                                                               0.0000 0.5622 
        axi_add:core/ADD_LOOP:mux                                                                                      mgc_mux_30_1_2_4                                                                                                               0.0615 0.6237 
        axi_add:core/ADD_LOOP:mux.itm                                                                                                                                                                                                                 0.0000 0.6237 
        axi_add:core/ADD_LOOP:acc#1:rg                                                                                 mgc_addc_30_0_5_0_30_4                                                                                                         1.2475 1.8712 
        axi_add:core/z.out                                                                                                                                                                                                                            0.0000 1.8712 
        axi_add:core/ADD_LOOP:conc                                                                                                                                                                                                                    0.0000 1.8712 
        axi_add:core/b:rsci.d_d                                                                                                                                                                                                                       0.0000 1.8712 
        axi_add/b:rsci.d_d                                                                                                                                                                                                                            0.0000 1.8712 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen/d_d                                                                                                                                                               0.0000 1.8712 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen/ADD_LOOP:slc(d_d)(31-0)                                                                                                                                           0.0000 1.8712 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen/ADD_LOOP:asn(d)                                                                                                                                                   0.0000 1.8712 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen/d                                                                                                                                                                 0.0000 1.8712 
        axi_add/b:rsc.d                                                                                                                                                                                                                               0.0100 1.8812 
                                                                                                                                                                                                                                                                    
      2                                                                                                                axi_add/a:rsc.q                                                     axi_add:core/reg(ADD_LOOP:i(4:0))                          1.8712 0.1288 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add/a:rsc.q                                                                                                                                                                                                                               0.5000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/q                                                                                                                                                                 0.0000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/operator+<32,false>:wrs(q_d)(31-0)                                                                                                                                0.0000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/q_d                                                                                                                                                               0.0000 0.5000 
        axi_add/a:rsci.q_d                                                                                                                                                                                                                            0.0000 0.5000 
        axi_add:core/a:rsci.q_d                                                                                                                                                                                                                       0.0000 0.5000 
        axi_add:core:a:rsci#1/a:rsci.q_d                                                                                                                                                                                                              0.0000 0.5000 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d                                                                                                                                                                                              0.0000 0.5000 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:mux#1                                                mgc_mux_32_1_2_4                                                                                                               0.0622 0.5622 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt                                                                                                                                                                                         0.0000 0.5622 
        axi_add:core:a:rsci#1/a:rsci.q_d.mxwt                                                                                                                                                                                                         0.0000 0.5622 
        axi_add:core/a:rsci.q_d.mxwt                                                                                                                                                                                                                  0.0000 0.5622 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2)                                                                                                                                                                                   0.0000 0.5622 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm                                                                                                                                                                               0.0000 0.5622 
        axi_add:core/ADD_LOOP:mux                                                                                      mgc_mux_30_1_2_4                                                                                                               0.0615 0.6237 
        axi_add:core/ADD_LOOP:mux.itm                                                                                                                                                                                                                 0.0000 0.6237 
        axi_add:core/ADD_LOOP:acc#1:rg                                                                                 mgc_addc_30_0_5_0_30_4                                                                                                         1.2475 1.8712 
        axi_add:core/z.out                                                                                                                                                                                                                            0.0000 1.8712 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0)                                                                                                                                                                                                         0.0000 1.8712 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm                                                                                                                                                                                                     0.0000 1.8712 
        axi_add:core/reg(ADD_LOOP:i(4:0))                                                                              mgc_reg_pos_5_0_0_1_1_1_1_4                                                                                                    0.0000 1.8712 
                                                                                                                                                                                                                                                                    
      3                                                                                                                axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.bcwt)              axi_add:core/reg(ADD_LOOP:i(4:0))                          1.4582 0.5418 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.bcwt)                                                         mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                    0.0870 0.0870 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.bcwt                                                                                                                                                                                             0.0000 0.0870 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:mux#1                                                mgc_mux_32_1_2_4                                                                                                               0.0622 0.1492 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt                                                                                                                                                                                         0.0000 0.1492 
        axi_add:core:a:rsci#1/a:rsci.q_d.mxwt                                                                                                                                                                                                         0.0000 0.1492 
        axi_add:core/a:rsci.q_d.mxwt                                                                                                                                                                                                                  0.0000 0.1492 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2)                                                                                                                                                                                   0.0000 0.1492 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm                                                                                                                                                                               0.0000 0.1492 
        axi_add:core/ADD_LOOP:mux                                                                                      mgc_mux_30_1_2_4                                                                                                               0.0615 0.2107 
        axi_add:core/ADD_LOOP:mux.itm                                                                                                                                                                                                                 0.0000 0.2107 
        axi_add:core/ADD_LOOP:acc#1:rg                                                                                 mgc_addc_30_0_5_0_30_4                                                                                                         1.2475 1.4582 
        axi_add:core/z.out                                                                                                                                                                                                                            0.0000 1.4582 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0)                                                                                                                                                                                                         0.0000 1.4582 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm                                                                                                                                                                                                     0.0000 1.4582 
        axi_add:core/reg(ADD_LOOP:i(4:0))                                                                              mgc_reg_pos_5_0_0_1_1_1_1_4                                                                                                    0.0000 1.4582 
                                                                                                                                                                                                                                                                    
      4                                                                                                                axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.q_d.bfwt)          axi_add:core/reg(ADD_LOOP:i(4:0))                          1.4582 0.5418 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.q_d.bfwt)                                                     mgc_reg_pos_32_0_0_1_1_1_1_4                                                                                                   0.0870 0.0870 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.bfwt                                                                                                                                                                                         0.0000 0.0870 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:mux#1                                                mgc_mux_32_1_2_4                                                                                                               0.0622 0.1492 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt                                                                                                                                                                                         0.0000 0.1492 
        axi_add:core:a:rsci#1/a:rsci.q_d.mxwt                                                                                                                                                                                                         0.0000 0.1492 
        axi_add:core/a:rsci.q_d.mxwt                                                                                                                                                                                                                  0.0000 0.1492 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2)                                                                                                                                                                                   0.0000 0.1492 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(31-2).itm                                                                                                                                                                               0.0000 0.1492 
        axi_add:core/ADD_LOOP:mux                                                                                      mgc_mux_30_1_2_4                                                                                                               0.0615 0.2107 
        axi_add:core/ADD_LOOP:mux.itm                                                                                                                                                                                                                 0.0000 0.2107 
        axi_add:core/ADD_LOOP:acc#1:rg                                                                                 mgc_addc_30_0_5_0_30_4                                                                                                         1.2475 1.4582 
        axi_add:core/z.out                                                                                                                                                                                                                            0.0000 1.4582 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0)                                                                                                                                                                                                         0.0000 1.4582 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm                                                                                                                                                                                                     0.0000 1.4582 
        axi_add:core/reg(ADD_LOOP:i(4:0))                                                                              mgc_reg_pos_5_0_0_1_1_1_1_4                                                                                                    0.0000 1.4582 
                                                                                                                                                                                                                                                                    
      5                                                                                                                axi_add:core/reg(ADD_LOOP:i(4:0).sva(3:0))                          axi_add:core/reg(ADD_LOOP:i(4:0))                          1.3960 0.6040 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add:core/reg(ADD_LOOP:i(4:0).sva(3:0))                                                                     mgc_reg_pos_4_0_0_1_1_1_1_4                                                                                                    0.0870 0.0870 
        axi_add:core/ADD_LOOP:i(4:0).sva(3:0)                                                                                                                                                                                                         0.0000 0.0870 
        axi_add:core/conc                                                                                                                                                                                                                             0.0000 0.0870 
        axi_add:core/conc.itm                                                                                                                                                                                                                         0.0000 0.0870 
        axi_add:core/ADD_LOOP:mux                                                                                      mgc_mux_30_1_2_4                                                                                                               0.0615 0.1485 
        axi_add:core/ADD_LOOP:mux.itm                                                                                                                                                                                                                 0.0000 0.1485 
        axi_add:core/ADD_LOOP:acc#1:rg                                                                                 mgc_addc_30_0_5_0_30_4                                                                                                         1.2475 1.3960 
        axi_add:core/z.out                                                                                                                                                                                                                            0.0000 1.3960 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0)                                                                                                                                                                                                         0.0000 1.3960 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm                                                                                                                                                                                                     0.0000 1.3960 
        axi_add:core/reg(ADD_LOOP:i(4:0))                                                                              mgc_reg_pos_5_0_0_1_1_1_1_4                                                                                                    0.0000 1.3960 
                                                                                                                                                                                                                                                                    
      6                                                                                                                axi_add:core/axi_add:core_core:fsm:inst                             axi_add:core/reg(ADD_LOOP:i(4:0))                          1.3090 0.6910 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add:core/axi_add:core_core:fsm:inst                                                                        axi_add:core_core:fsm                                                                                                          0.0000 0.0000 
        axi_add:core/fsm_output                                                                                                                                                                                                                       0.0000 0.0000 
        axi_add:core/slc(fsm_output)(3)#3                                                                                                                                                                                                             0.0000 0.0000 
        axi_add:core/slc(fsm_output)(3)#3.itm                                                                                                                                                                                                         0.0000 0.0000 
        axi_add:core/ADD_LOOP:mux                                                                                      mgc_mux_30_1_2_4                                                                                                               0.0615 0.0615 
        axi_add:core/ADD_LOOP:mux.itm                                                                                                                                                                                                                 0.0000 0.0615 
        axi_add:core/ADD_LOOP:acc#1:rg                                                                                 mgc_addc_30_0_5_0_30_4                                                                                                         1.2475 1.3090 
        axi_add:core/z.out                                                                                                                                                                                                                            0.0000 1.3090 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0)                                                                                                                                                                                                         0.0000 1.3090 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm                                                                                                                                                                                                     0.0000 1.3090 
        axi_add:core/reg(ADD_LOOP:i(4:0))                                                                              mgc_reg_pos_5_0_0_1_1_1_1_4                                                                                                    0.0000 1.3090 
                                                                                                                                                                                                                                                                    
      7                                                                                                                axi_add:core/axi_add:core_core:fsm:inst                             axi_add:core/reg(ADD_LOOP:i(4:0))                          1.2475 0.7525 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add:core/axi_add:core_core:fsm:inst                                                                        axi_add:core_core:fsm                                                                                                          0.0000 0.0000 
        axi_add:core/fsm_output                                                                                                                                                                                                                       0.0000 0.0000 
        axi_add:core/slc(fsm_output)(3)#2                                                                                                                                                                                                             0.0000 0.0000 
        axi_add:core/slc(fsm_output)(3)#2.itm                                                                                                                                                                                                         0.0000 0.0000 
        axi_add:core/ADD_LOOP:conc#3                                                                                                                                                                                                                  0.0000 0.0000 
        axi_add:core/ADD_LOOP:conc#3.itm                                                                                                                                                                                                              0.0000 0.0000 
        axi_add:core/ADD_LOOP:exs                                                                                                                                                                                                                     0.0000 0.0000 
        axi_add:core/ADD_LOOP:exs.itm                                                                                                                                                                                                                 0.0000 0.0000 
        axi_add:core/ADD_LOOP:acc#1:rg                                                                                 mgc_addc_30_0_5_0_30_4                                                                                                         1.2475 1.2475 
        axi_add:core/z.out                                                                                                                                                                                                                            0.0000 1.2475 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0)                                                                                                                                                                                                         0.0000 1.2475 
        axi_add:core/ADD_LOOP:slc(z.out)(4-0).itm                                                                                                                                                                                                     0.0000 1.2475 
        axi_add:core/reg(ADD_LOOP:i(4:0))                                                                              mgc_reg_pos_5_0_0_1_1_1_1_4                                                                                                    0.0000 1.2475 
                                                                                                                                                                                                                                                                    
      8                                                                                                                axi_add/a:rsc.q                                                     axi_add/b:rsc.d                                            0.5722 1.4278 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add/a:rsc.q                                                                                                                                                                                                                               0.5000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/q                                                                                                                                                                 0.0000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/operator+<32,false>:wrs(q_d)(31-0)                                                                                                                                0.0000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/q_d                                                                                                                                                               0.0000 0.5000 
        axi_add/a:rsci.q_d                                                                                                                                                                                                                            0.0000 0.5000 
        axi_add:core/a:rsci.q_d                                                                                                                                                                                                                       0.0000 0.5000 
        axi_add:core:a:rsci#1/a:rsci.q_d                                                                                                                                                                                                              0.0000 0.5000 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d                                                                                                                                                                                              0.0000 0.5000 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/operator+<32,false>:mux#1                                                mgc_mux_32_1_2_4                                                                                                               0.0622 0.5622 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d.mxwt                                                                                                                                                                                         0.0000 0.5622 
        axi_add:core:a:rsci#1/a:rsci.q_d.mxwt                                                                                                                                                                                                         0.0000 0.5622 
        axi_add:core/a:rsci.q_d.mxwt                                                                                                                                                                                                                  0.0000 0.5622 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(1-0)                                                                                                                                                                                    0.0000 0.5622 
        axi_add:core/operator+<32,false>:slc(a:rsci.q_d.mxwt)(1-0).itm                                                                                                                                                                                0.0000 0.5622 
        axi_add:core/ADD_LOOP:conc                                                                                                                                                                                                                    0.0000 0.5622 
        axi_add:core/b:rsci.d_d                                                                                                                                                                                                                       0.0000 0.5622 
        axi_add/b:rsci.d_d                                                                                                                                                                                                                            0.0000 0.5622 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen/d_d                                                                                                                                                               0.0000 0.5622 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen/ADD_LOOP:slc(d_d)(31-0)                                                                                                                                           0.0000 0.5622 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen/ADD_LOOP:asn(d)                                                                                                                                                   0.0000 0.5622 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(3,32,4,16,16,32,5)gen/d                                                                                                                                                                 0.0000 0.5622 
        axi_add/b:rsc.d                                                                                                                                                                                                                               0.0100 0.5722 
                                                                                                                                                                                                                                                                    
      9                                                                                                                axi_add/a:rsc.q                                                     axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.q_d.bfwt) 0.5000 1.5000 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add/a:rsc.q                                                                                                                                                                                                                               0.5000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/q                                                                                                                                                                 0.0000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/operator+<32,false>:wrs(q_d)(31-0)                                                                                                                                0.0000 0.5000 
        axi_add:ccs_sample_mem.ccs_ram_sync_singleport_rwport(2,32,4,16,16,32,5)gen/q_d                                                                                                                                                               0.0000 0.5000 
        axi_add/a:rsci.q_d                                                                                                                                                                                                                            0.0000 0.5000 
        axi_add:core/a:rsci.q_d                                                                                                                                                                                                                       0.0000 0.5000 
        axi_add:core:a:rsci#1/a:rsci.q_d                                                                                                                                                                                                              0.0000 0.5000 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/a:rsci.q_d                                                                                                                                                                                              0.0000 0.5000 
        axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.q_d.bfwt)                                                     mgc_reg_pos_32_0_0_1_1_1_1_4                                                                                                   0.0000 0.5000 
                                                                                                                                                                                                                                                                    
      10                                                                                                               axi_add:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt) axi_add:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)       0.2561 1.7439 
                                                                                                                                                                                                                                                                    
        Instance                                                                                                       Component                                                                                                                      Delta  Delay  
        --------                                                                                                       ---------                                                                                                                      -----  -----  
        axi_add:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)                                            mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                    0.0870 0.0870 
        axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.bcwt                                                                                                                                                                                0.0000 0.0870 
        axi_add:core:complete:rsci/complete:rsci.bcwt                                                                                                                                                                                                 0.0000 0.0870 
        axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.bcwt                                                                                                                                                                              0.0000 0.0870 
        axi_add:core:complete:rsci:complete:wait_ctrl/if:not#2                                                         mgc_not_1_1                                                                                                                    0.0060 0.0930 
        axi_add:core:complete:rsci:complete:wait_ctrl/if:not#2.itm                                                                                                                                                                                    0.0000 0.0930 
        axi_add:core:complete:rsci:complete:wait_ctrl/if:and#7                                                         mgc_and_1_2_1                                                                                                                  0.0240 0.1170 
        axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.ogwt                                                                                                                                                                              0.0000 0.1170 
        axi_add:core:complete:rsci:complete:wait_ctrl/if:and#5                                                         mgc_and_1_2_1                                                                                                                  0.0240 0.1410 
        axi_add:core:complete:rsci:complete:wait_ctrl/complete:rsci.biwt                                                                                                                                                                              0.0000 0.1410 
        axi_add:core:complete:rsci/complete:rsci.biwt                                                                                                                                                                                                 0.0000 0.1410 
        axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.biwt                                                                                                                                                                                0.0000 0.1410 
        axi_add:core:complete:rsci:complete:wait_dp/if:or#2                                                            mgc_or_1_3_4                                                                                                                   0.0660 0.2070 
        axi_add:core:complete:rsci:complete:wait_dp/complete:rsci.wen_comp                                                                                                                                                                            0.0000 0.2070 
        axi_add:core:complete:rsci/complete:rsci.wen_comp                                                                                                                                                                                             0.0000 0.2070 
        axi_add:core/complete:rsci.wen_comp                                                                                                                                                                                                           0.0000 0.2070 
        axi_add:core:run:rsci/core.wen                                                                                                                                                                                                                0.0000 0.2070 
        axi_add:core:run:rsci:run:wait_ctrl/core.wen                                                                                                                                                                                                  0.0000 0.2070 
        axi_add:core:run:rsci:run:wait_ctrl/if:and                                                                     mgc_and_1_2_1                                                                                                                  0.0240 0.2310 
        axi_add:core:run:rsci:run:wait_ctrl/run:rsci.bdwt                                                                                                                                                                                             0.0000 0.2310 
        axi_add:core:run:rsci/run:rsci.bdwt                                                                                                                                                                                                           0.0000 0.2310 
        axi_add:core:run:rsci:run:wait_dp/run:rsci.bdwt                                                                                                                                                                                               0.0000 0.2310 
        axi_add:core:run:rsci:run:wait_dp/if:nor                                                                       mgc_nor_1_2_1                                                                                                                  0.0250 0.2561 
        axi_add:core:run:rsci:run:wait_dp/if:nor.itm                                                                                                                                                                                                  0.0000 0.2561 
        axi_add:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                                                           mgc_reg_pos_1_0_0_1_1_0_0_4                                                                                                    0.0000 0.2561 
                                                                                                                                                                                                                                                                    
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 2.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                               Port                                      Slack (Delay) Messages 
      ---------------------------------------------------------------------- ---------------------------------------- ------ ------- --------
      axi_add:core/reg(b:rsc.triosy:obj.ld.core.psct)                        slc(fsm_output)(5).itm                   2.0000  0.0000          
      axi_add:core/reg(complete:rsci.ivld.core.psct)                         and#5.itm                                1.8890  0.1110          
      axi_add:core/reg(a:rsci.port_0_rw_ram_ir_internal_RMASK_B_d.core.psct) slc(fsm_output)(2)#2.itm                 2.0000  0.0000          
      axi_add:core/reg(run:rsci.irdy.core.psct)                              if:or.itm                                1.9685  0.0315          
      axi_add:core/reg(run_ac_sync_tmp_dobj)                                 run:rsci.ivld.mxwt                       1.8588  0.1412          
      axi_add:core/reg(ADD_LOOP:i(4:0).sva(3:0))                             ADD_LOOP:i:ADD_LOOP:i:ADD_LOOP:i:and.itm 1.8890  0.1110          
      axi_add:core/reg(ADD_LOOP:i(4:0))                                      ADD_LOOP:slc(z.out)(4-0).itm             0.1288  1.8712          
      axi_add:core:run:rsci:run:wait_dp/reg(run:rsci.bcwt)                   if:nor.itm                               1.7439  0.2561          
      axi_add:core:run:rsci:run:wait_dp/reg(run:rsci.ivld.bfwt)              run:rsci.ivld                            1.9458  0.0542          
      axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.bcwt)                 operator+<32,false>:nor.itm              1.7439  0.2561          
      axi_add:core:a:rsci#1:a:rsc.@:wait_dp/reg(a:rsci.q_d.bfwt)             a:rsci.q_d                               0.1188  1.8812          
      axi_add:core:complete:rsci:complete:wait_dp/reg(complete:rsci.bcwt)    if:nor#3.itm                             1.7439  0.2561          
      axi_add:core:staller/reg(core.wten)                                    not#1.itm                                1.7870  0.2130          
      axi_add                                                                run:rsc.rdy                              1.8830  0.1170          
      axi_add                                                                a:rsc.adr                                1.9030  0.0970          
      axi_add                                                                a:rsc.d                                  1.9900  0.0100          
      axi_add                                                                a:rsc.we                                 1.9900  0.0100          
      axi_add                                                                a:rsc.triosy.lz                          1.8830  0.1170          
      axi_add                                                                b:rsc.adr                                1.9030  0.0970          
      axi_add                                                                b:rsc.d                                  0.1188  1.8812          
      axi_add                                                                b:rsc.we                                 1.7470  0.2530          
      axi_add                                                                b:rsc.triosy.lz                          1.8830  0.1170          
      axi_add                                                                complete:rsc.vld                         1.8830  0.1170          
      
  Operator Bitwidth Summary
    Operation    Size (bits) Count 
    ------------ ----------- -----
    add                            
    -                     30     1 
    and                            
    -                      4     1 
    -                      1    15 
    chread_sync                    
    -                      0     1 
    chwrite_sync                   
    -                      0     1 
    mux                            
    -                     32     1 
    -                     30     1 
    -                      1     1 
    nor                            
    -                      1     6 
    not                            
    -                      1    11 
    or                             
    -                      1     3 
    read_sync                      
    -                      0     2 
    reg                            
    -                      5     1 
    -                      4     1 
    -                     32     1 
    -                      1    10 
    
  End of Report
