Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 21 21:28:05 2019
| Host         : sergaljerk-Standard-PC-i440FX-PIIX-1996 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file CHAR_ROM_DISPLAY_wrapper_control_sets_placed.rpt
| Design       : CHAR_ROM_DISPLAY_wrapper
| Device       : xc7z007s
-----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   163 |
|    Minimum number of control sets                        |   163 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   252 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   163 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    20 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    52 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     4 |
| >= 16              |    70 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             367 |          150 |
| No           | No                    | Yes                    |              45 |           28 |
| No           | Yes                   | No                     |             259 |           92 |
| Yes          | No                    | No                     |            1091 |          323 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1818 |          638 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                             Clock Signal                            |                                                                               Enable Signal                                                                               |                                                          Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                             |                1 |              2 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                    | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                1 |              3 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                        | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                 |                1 |              4 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_awready0                                                                          | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                1 |              4 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                     | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                              |                2 |              4 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/axi_arready0                                                                          | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                1 |              4 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[5]_i_1__0_n_0                                                                   |                                                                                                                                    |                1 |              4 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[5]_i_1_n_0                                                                      |                                                                                                                                    |                1 |              4 |
|  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/ASCII_addr_gen_0/inst/p_0_in                                                                                    |                1 |              4 |
|  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/sel                                                                                                                             | CHAR_ROM_DISPLAY_i/RAM_RANGLER_FSM_0/inst/o_CHAR_LINE_CNT[3]_i_1_n_0                                                               |                1 |              4 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                  |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                  |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                  |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][12]_i_1_n_0                                                 |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                     | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][14]_i_1_n_0                                                 |                1 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                  |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                  |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                  |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                  |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int0                                                                               |                1 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                      | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                2 |              5 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                        | CHAR_ROM_DISPLAY_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                          |                2 |              6 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/wrack_reg_10                                                                        |                2 |              6 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              6 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                           | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                    |                1 |              7 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                         |                3 |              7 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/p_1_in[23]                                                                            | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/p_1_in[15]                                                                            | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/p_1_in[7]                                                                             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                   | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                 | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                   | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                 | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                 | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                 | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                 | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                 | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                   | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                   | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                4 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                   | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                   | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                   | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                   |                                                                                                                                    |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                            | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                4 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/p_1_in[31]                                                                            | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                1 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]           |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                   | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                  | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                3 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                   | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |                2 |              8 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                           |                2 |              9 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/SR[0]                                                  |                3 |             10 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/SR[0]                                                  |                3 |             10 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                4 |             10 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                         |                                                                                                                                    |                4 |             12 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                          |                                                                                                                                    |                4 |             12 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0 |                                                                                                                                    |                4 |             12 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |                6 |             12 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                5 |             12 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_1                                      |                                                                                                                                    |                6 |             12 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                |                                                                                                                                    |                4 |             13 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/b.b_pipe/m_payload_i[13]_i_1_n_0                                                                       |                                                                                                                                    |                4 |             14 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                            | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |                5 |             14 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                 |                                                                                                                                    |                4 |             14 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                              |                                                                                                                                    |                4 |             15 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0[0]                                             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |                3 |             16 |
|  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HCNT[15]_i_1_n_0                                                                        |                4 |             16 |
|  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/sel                                                                                                                              | CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_VCNT[15]_i_1_n_0                                                                        |                4 |             16 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |                7 |             16 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                      |                4 |             16 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_reset_active_high_reg_0[0]                                                          |                                                                                                                                    |                3 |             18 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/bus2ip_reset_active_high                                                                         |                5 |             19 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                               |               12 |             20 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                      |                                                                                                                                    |               13 |             26 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                      |                                                                                                                                    |               12 |             26 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_reset_active_high_reg[0]                                                            |                                                                                                                                    |                6 |             26 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                           | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |               13 |             31 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_8[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |                7 |             31 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/r.r_pipe/m_payload_i[31]_i_1__0_n_0                                                                    |                                                                                                                                    |                6 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               15 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                    | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               18 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               13 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               15 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               11 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_6[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               14 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                    | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               19 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |                8 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               15 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               10 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               11 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               10 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_5[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               13 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/CHAR_ROM_CONTROLLER_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                       | CHAR_ROM_DISPLAY_i/CHAR_ROM_CONTROLLER_0/inst/axi_awready_i_1_n_0                                                                  |               16 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                    | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |                9 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               12 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               10 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               11 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                    | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               12 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_4[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               16 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_3[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |                9 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               17 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               10 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                    | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               12 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               16 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               10 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               13 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               14 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_6[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               13 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_5[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |                9 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_7[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               10 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               13 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                  | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/SOFT_RESET_I/reset2ip_reset                                                                      |               12 |             32 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                           |               15 |             33 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                   |                                                                                                                                    |               10 |             34 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                             |                                                                                                                                    |               10 |             35 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in                                                                                        |                                                                                                                                    |               10 |             36 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                    |                6 |             36 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i[31]_i_1_n_0                                                                       |                                                                                                                                    |               10 |             36 |
|  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/encr/AR[0]                                                                                       |               28 |             45 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in                                                                                        |                                                                                                                                    |               13 |             47 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                               |                                                                                                                                    |                8 |             47 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                        |                                                                                                                                    |                8 |             47 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                 |                                                                                                                                    |               15 |             47 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[61]_i_1_n_0                                                                     |                                                                                                                                    |                9 |             52 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[61]_i_1__0_n_0                                                                  |                                                                                                                                    |               16 |             52 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                      |                                                                                                                                    |               10 |             52 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                      |                                                                                                                                    |               16 |             52 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]              |                                                                                                                                    |               18 |             52 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                        |                                                                                                                                    |               17 |             52 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0                            |                                                                                                                                    |               14 |             64 |
|  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                           | CHAR_ROM_DISPLAY_i/C_ROM_LOGIC_0/inst/o_RED_reg/i__n_0                                                                             |               29 |             96 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                               |               32 |            113 |
|  CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                           |                                                                                                                                    |               47 |            134 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             | CHAR_ROM_DISPLAY_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                      |                                                                                                                                    |               69 |            149 |
|  CHAR_ROM_DISPLAY_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                           |                                                                                                                                    |              106 |            261 |
+---------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


