
BMSv2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000051e8  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08005374  08005374  00006374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053b4  080053b4  0000700c  2**0
                  CONTENTS
  4 .ARM          00000000  080053b4  080053b4  0000700c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080053b4  080053b4  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053b4  080053b4  000063b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080053b8  080053b8  000063b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080053bc  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d8  2000000c  080053c8  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  080053c8  000072e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014f2f  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031fa  00000000  00000000  0001bf6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  0001f168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ab8  00000000  00000000  0001ffa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024669  00000000  00000000  00020a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000148f1  00000000  00000000  000450c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf791  00000000  00000000  000599b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00129143  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037d4  00000000  00000000  00129188  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0012c95c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800535c 	.word	0x0800535c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	0800535c 	.word	0x0800535c

080001cc <BQ_Init>:
/**
 * @brief bq40z80 initialization
 * @param i2c i2c pointer
 */
void BQ_Init(I2C_HandleTypeDef *i2c)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	b084      	sub	sp, #16
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	6078      	str	r0, [r7, #4]
BQ_data* BMS;
uint8_t control = 0;
 80001d4:	2300      	movs	r3, #0
 80001d6:	72fb      	strb	r3, [r7, #11]
#ifdef USED_I2C1
	if(i2c == &hi2c1){
 80001d8:	687b      	ldr	r3, [r7, #4]
 80001da:	4a2c      	ldr	r2, [pc, #176]	@ (800028c <BQ_Init+0xc0>)
 80001dc:	4293      	cmp	r3, r2
 80001de:	d101      	bne.n	80001e4 <BQ_Init+0x18>
		BMS = &BMS_1;
 80001e0:	4b2b      	ldr	r3, [pc, #172]	@ (8000290 <BQ_Init+0xc4>)
 80001e2:	60fb      	str	r3, [r7, #12]
	if(i2c == &hi2c2){
		BMS = &BMS_2;
	}
#endif
#ifdef USED_I2C3
	if(i2c == &hi2c3){
 80001e4:	687b      	ldr	r3, [r7, #4]
 80001e6:	4a2b      	ldr	r2, [pc, #172]	@ (8000294 <BQ_Init+0xc8>)
 80001e8:	4293      	cmp	r3, r2
 80001ea:	d101      	bne.n	80001f0 <BQ_Init+0x24>
		BMS = &BMS_3;
 80001ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000298 <BQ_Init+0xcc>)
 80001ee:	60fb      	str	r3, [r7, #12]
	}
#endif
    BMS->bq_i2c = i2c;
 80001f0:	68fb      	ldr	r3, [r7, #12]
 80001f2:	687a      	ldr	r2, [r7, #4]
 80001f4:	601a      	str	r2, [r3, #0]
    BMS->bq_deviceAddress = Address;
 80001f6:	68fb      	ldr	r3, [r7, #12]
 80001f8:	2217      	movs	r2, #23
 80001fa:	711a      	strb	r2, [r3, #4]
#ifdef USE_SCANNER
	I2CHelper_CheckAddress(BMS);
 80001fc:	68f8      	ldr	r0, [r7, #12]
 80001fe:	f000 fe52 	bl	8000ea6 <I2CHelper_CheckAddress>
	while (BMS->connection != CONNECTED)
 8000202:	e010      	b.n	8000226 <BQ_Init+0x5a>
	{
		I2CHelper_CheckAddress(BMS);
 8000204:	68f8      	ldr	r0, [r7, #12]
 8000206:	f000 fe4e 	bl	8000ea6 <I2CHelper_CheckAddress>
		HAL_Delay(20);
 800020a:	2014      	movs	r0, #20
 800020c:	f001 f91a 	bl	8001444 <HAL_Delay>
		control ++;
 8000210:	7afb      	ldrb	r3, [r7, #11]
 8000212:	3301      	adds	r3, #1
 8000214:	72fb      	strb	r3, [r7, #11]
		if(control >= 5){
 8000216:	7afb      	ldrb	r3, [r7, #11]
 8000218:	2b04      	cmp	r3, #4
 800021a:	d832      	bhi.n	8000282 <BQ_Init+0xb6>
			return;
		}
	#ifdef debug
		if(BMS->connection != CONNECTED){
 800021c:	68fb      	ldr	r3, [r7, #12]
 800021e:	7d1b      	ldrb	r3, [r3, #20]
 8000220:	2b00      	cmp	r3, #0
 8000222:	d000      	beq.n	8000226 <BQ_Init+0x5a>
			__asm("nop"); //insert breakpoint here
 8000224:	bf00      	nop
	while (BMS->connection != CONNECTED)
 8000226:	68fb      	ldr	r3, [r7, #12]
 8000228:	7d1b      	ldrb	r3, [r3, #20]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d1ea      	bne.n	8000204 <BQ_Init+0x38>
		}
	#endif
	}
#endif

    HAL_Delay(1500);
 800022e:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 8000232:	f001 f907 	bl	8001444 <HAL_Delay>
    BQAction_UpdateData(BMS);
 8000236:	68f8      	ldr	r0, [r7, #12]
 8000238:	f000 f9d7 	bl	80005ea <BQAction_UpdateData>
    BQAction_TryUnsealedDevice(BMS);
 800023c:	68f8      	ldr	r0, [r7, #12]
 800023e:	f000 f9a0 	bl	8000582 <BQAction_TryUnsealedDevice>

    BQAction_SetManufacturingAllFet(BMS, false);
 8000242:	2100      	movs	r1, #0
 8000244:	68f8      	ldr	r0, [r7, #12]
 8000246:	f000 f912 	bl	800046e <BQAction_SetManufacturingAllFet>
    BQAction_SetManufacturingFuse(BMS, false);
 800024a:	2100      	movs	r1, #0
 800024c:	68f8      	ldr	r0, [r7, #12]
 800024e:	f000 f925 	bl	800049c <BQAction_SetManufacturingFuse>
    BQAction_SetCalibration(BMS, false);
 8000252:	2100      	movs	r1, #0
 8000254:	68f8      	ldr	r0, [r7, #12]
 8000256:	f000 f938 	bl	80004ca <BQAction_SetCalibration>
    BQAction_SetManufacturingGauging(BMS, true);
 800025a:	2101      	movs	r1, #1
 800025c:	68f8      	ldr	r0, [r7, #12]
 800025e:	f000 f94b 	bl	80004f8 <BQAction_SetManufacturingGauging>
    BQAction_SetManufacturingPF(BMS, true);
 8000262:	2101      	movs	r1, #1
 8000264:	68f8      	ldr	r0, [r7, #12]
 8000266:	f000 f95e 	bl	8000526 <BQAction_SetManufacturingPF>
    BQAction_SetManufacturingLF(BMS, true);
 800026a:	2101      	movs	r1, #1
 800026c:	68f8      	ldr	r0, [r7, #12]
 800026e:	f000 f971 	bl	8000554 <BQAction_SetManufacturingLF>
    BQAction_SetLed(BMS, false);
 8000272:	2100      	movs	r1, #0
 8000274:	68f8      	ldr	r0, [r7, #12]
 8000276:	f000 f8e4 	bl	8000442 <BQAction_SetLed>

    BQAction_UpdateData(BMS);
 800027a:	68f8      	ldr	r0, [r7, #12]
 800027c:	f000 f9b5 	bl	80005ea <BQAction_UpdateData>
 8000280:	e000      	b.n	8000284 <BQ_Init+0xb8>
			return;
 8000282:	bf00      	nop
}
 8000284:	3710      	adds	r7, #16
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	20000094 	.word	0x20000094
 8000290:	20000190 	.word	0x20000190
 8000294:	2000013c 	.word	0x2000013c
 8000298:	20000220 	.word	0x20000220

0800029c <BQ_WriteMABlockCommand>:
/**
 * @brief send command to ManufacturerBlockAccess()
 * @param command command to send
 */
void BQ_WriteMABlockCommand(BQ_data* BMS, uint16_t command)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b086      	sub	sp, #24
 80002a0:	af02      	add	r7, sp, #8
 80002a2:	6078      	str	r0, [r7, #4]
 80002a4:	460b      	mov	r3, r1
 80002a6:	807b      	strh	r3, [r7, #2]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 80002a8:	2344      	movs	r3, #68	@ 0x44
 80002aa:	733b      	strb	r3, [r7, #12]
 80002ac:	2302      	movs	r3, #2
 80002ae:	737b      	strb	r3, [r7, #13]
 80002b0:	887b      	ldrh	r3, [r7, #2]
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	73bb      	strb	r3, [r7, #14]
 80002b6:	887b      	ldrh	r3, [r7, #2]
 80002b8:	0a1b      	lsrs	r3, r3, #8
 80002ba:	b29b      	uxth	r3, r3
 80002bc:	b2db      	uxtb	r3, r3
 80002be:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(BMS->bq_i2c, BMS->bq_deviceAddress, buf, 4, 100);
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	6818      	ldr	r0, [r3, #0]
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	791b      	ldrb	r3, [r3, #4]
 80002c8:	4619      	mov	r1, r3
 80002ca:	f107 020c 	add.w	r2, r7, #12
 80002ce:	2364      	movs	r3, #100	@ 0x64
 80002d0:	9300      	str	r3, [sp, #0]
 80002d2:	2304      	movs	r3, #4
 80002d4:	f002 f9c8 	bl	8002668 <HAL_I2C_Master_Transmit>
}
 80002d8:	bf00      	nop
 80002da:	3710      	adds	r7, #16
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}

080002e0 <BQ_ReadMABlockCommand>:
 * @param command command from read
 * @param receive array to receive
 * @param size array size
 */
void BQ_ReadMABlockCommand(BQ_data* BMS, uint16_t command, uint8_t *receive, uint8_t size)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b092      	sub	sp, #72	@ 0x48
 80002e4:	af02      	add	r7, sp, #8
 80002e6:	60f8      	str	r0, [r7, #12]
 80002e8:	607a      	str	r2, [r7, #4]
 80002ea:	461a      	mov	r2, r3
 80002ec:	460b      	mov	r3, r1
 80002ee:	817b      	strh	r3, [r7, #10]
 80002f0:	4613      	mov	r3, r2
 80002f2:	727b      	strb	r3, [r7, #9]
    // send 0x44, then count of bytes, then command
    uint8_t buf[4] = {0x44, 0x02, command & 0xff, (command >> 8) & 0xff};
 80002f4:	2344      	movs	r3, #68	@ 0x44
 80002f6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 80002fa:	2302      	movs	r3, #2
 80002fc:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8000300:	897b      	ldrh	r3, [r7, #10]
 8000302:	b2db      	uxtb	r3, r3
 8000304:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8000308:	897b      	ldrh	r3, [r7, #10]
 800030a:	0a1b      	lsrs	r3, r3, #8
 800030c:	b29b      	uxth	r3, r3
 800030e:	b2db      	uxtb	r3, r3
 8000310:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    HAL_I2C_Master_Transmit(BMS->bq_i2c, BMS->bq_deviceAddress, buf, 4, 100);
 8000314:	68fb      	ldr	r3, [r7, #12]
 8000316:	6818      	ldr	r0, [r3, #0]
 8000318:	68fb      	ldr	r3, [r7, #12]
 800031a:	791b      	ldrb	r3, [r3, #4]
 800031c:	4619      	mov	r1, r3
 800031e:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8000322:	2364      	movs	r3, #100	@ 0x64
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	2304      	movs	r3, #4
 8000328:	f002 f99e 	bl	8002668 <HAL_I2C_Master_Transmit>

    // send 0x44, then receive size
    uint8_t addr[2] = {0x44, 2 + size};
 800032c:	2344      	movs	r3, #68	@ 0x44
 800032e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8000332:	7a7b      	ldrb	r3, [r7, #9]
 8000334:	3302      	adds	r3, #2
 8000336:	b2db      	uxtb	r3, r3
 8000338:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    HAL_I2C_Master_Transmit(BMS->bq_i2c, BMS->bq_deviceAddress, addr, 2, 100);
 800033c:	68fb      	ldr	r3, [r7, #12]
 800033e:	6818      	ldr	r0, [r3, #0]
 8000340:	68fb      	ldr	r3, [r7, #12]
 8000342:	791b      	ldrb	r3, [r3, #4]
 8000344:	4619      	mov	r1, r3
 8000346:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800034a:	2364      	movs	r3, #100	@ 0x64
 800034c:	9300      	str	r3, [sp, #0]
 800034e:	2302      	movs	r3, #2
 8000350:	f002 f98a 	bl	8002668 <HAL_I2C_Master_Transmit>

    uint8_t result[35] = {0};
 8000354:	2300      	movs	r3, #0
 8000356:	613b      	str	r3, [r7, #16]
 8000358:	f107 0314 	add.w	r3, r7, #20
 800035c:	221f      	movs	r2, #31
 800035e:	2100      	movs	r1, #0
 8000360:	4618      	mov	r0, r3
 8000362:	f004 ffc1 	bl	80052e8 <memset>
    HAL_I2C_Master_Receive(BMS->bq_i2c, BMS->bq_deviceAddress, result, 35, 100);
 8000366:	68fb      	ldr	r3, [r7, #12]
 8000368:	6818      	ldr	r0, [r3, #0]
 800036a:	68fb      	ldr	r3, [r7, #12]
 800036c:	791b      	ldrb	r3, [r3, #4]
 800036e:	4619      	mov	r1, r3
 8000370:	f107 0210 	add.w	r2, r7, #16
 8000374:	2364      	movs	r3, #100	@ 0x64
 8000376:	9300      	str	r3, [sp, #0]
 8000378:	2323      	movs	r3, #35	@ 0x23
 800037a:	f002 fa8d 	bl	8002898 <HAL_I2C_Master_Receive>

    for (int i = 0; i < size; i++)
 800037e:	2300      	movs	r3, #0
 8000380:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000382:	e00c      	b.n	800039e <BQ_ReadMABlockCommand+0xbe>
    {
        receive[i] = result[i + 3];
 8000384:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000386:	1cda      	adds	r2, r3, #3
 8000388:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800038a:	6879      	ldr	r1, [r7, #4]
 800038c:	440b      	add	r3, r1
 800038e:	3240      	adds	r2, #64	@ 0x40
 8000390:	443a      	add	r2, r7
 8000392:	f812 2c30 	ldrb.w	r2, [r2, #-48]
 8000396:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < size; i++)
 8000398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800039a:	3301      	adds	r3, #1
 800039c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800039e:	7a7b      	ldrb	r3, [r7, #9]
 80003a0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80003a2:	429a      	cmp	r2, r3
 80003a4:	dbee      	blt.n	8000384 <BQ_ReadMABlockCommand+0xa4>
    }
}
 80003a6:	bf00      	nop
 80003a8:	bf00      	nop
 80003aa:	3740      	adds	r7, #64	@ 0x40
 80003ac:	46bd      	mov	sp, r7
 80003ae:	bd80      	pop	{r7, pc}

080003b0 <BQ_ReadCommandAsShort>:
 * @brief reading from ManufacturerBlockAccess() as uint16_t
 * @param command command to read
 * @return 16bit value from command
 */
uint16_t BQ_ReadCommandAsShort(BQ_data* BMS, uint16_t command)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	b084      	sub	sp, #16
 80003b4:	af00      	add	r7, sp, #0
 80003b6:	6078      	str	r0, [r7, #4]
 80003b8:	460b      	mov	r3, r1
 80003ba:	807b      	strh	r3, [r7, #2]
    uint8_t buf[2];

    BQ_ReadMABlockCommand(BMS, command, buf, 2);
 80003bc:	f107 020c 	add.w	r2, r7, #12
 80003c0:	8879      	ldrh	r1, [r7, #2]
 80003c2:	2302      	movs	r3, #2
 80003c4:	6878      	ldr	r0, [r7, #4]
 80003c6:	f7ff ff8b 	bl	80002e0 <BQ_ReadMABlockCommand>

    uint16_t result = 0;
 80003ca:	2300      	movs	r3, #0
 80003cc:	81fb      	strh	r3, [r7, #14]

    result = result | buf[0];
 80003ce:	7b3b      	ldrb	r3, [r7, #12]
 80003d0:	461a      	mov	r2, r3
 80003d2:	89fb      	ldrh	r3, [r7, #14]
 80003d4:	4313      	orrs	r3, r2
 80003d6:	81fb      	strh	r3, [r7, #14]
    result = result | (buf[1] << 8);
 80003d8:	7b7b      	ldrb	r3, [r7, #13]
 80003da:	021b      	lsls	r3, r3, #8
 80003dc:	b21a      	sxth	r2, r3
 80003de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80003e2:	4313      	orrs	r3, r2
 80003e4:	b21b      	sxth	r3, r3
 80003e6:	81fb      	strh	r3, [r7, #14]

    return result;
 80003e8:	89fb      	ldrh	r3, [r7, #14]
}
 80003ea:	4618      	mov	r0, r3
 80003ec:	3710      	adds	r7, #16
 80003ee:	46bd      	mov	sp, r7
 80003f0:	bd80      	pop	{r7, pc}

080003f2 <BQ_ReadCommandAsInt>:
 * @brief reading from ManufacturerBlockAccess() as uint32_t
 * @param command command to read
 * @return 32bit value from command
 */
uint32_t BQ_ReadCommandAsInt(BQ_data* BMS, uint16_t command)
{
 80003f2:	b580      	push	{r7, lr}
 80003f4:	b084      	sub	sp, #16
 80003f6:	af00      	add	r7, sp, #0
 80003f8:	6078      	str	r0, [r7, #4]
 80003fa:	460b      	mov	r3, r1
 80003fc:	807b      	strh	r3, [r7, #2]
    uint8_t buf[4];

    BQ_ReadMABlockCommand(BMS, command, buf, 4);
 80003fe:	f107 0208 	add.w	r2, r7, #8
 8000402:	8879      	ldrh	r1, [r7, #2]
 8000404:	2304      	movs	r3, #4
 8000406:	6878      	ldr	r0, [r7, #4]
 8000408:	f7ff ff6a 	bl	80002e0 <BQ_ReadMABlockCommand>

    uint32_t result = 0;
 800040c:	2300      	movs	r3, #0
 800040e:	60fb      	str	r3, [r7, #12]

    result = result | (buf[0]);
 8000410:	7a3b      	ldrb	r3, [r7, #8]
 8000412:	461a      	mov	r2, r3
 8000414:	68fb      	ldr	r3, [r7, #12]
 8000416:	4313      	orrs	r3, r2
 8000418:	60fb      	str	r3, [r7, #12]
    result = result | (buf[1] << 8);
 800041a:	7a7b      	ldrb	r3, [r7, #9]
 800041c:	021b      	lsls	r3, r3, #8
 800041e:	68fa      	ldr	r2, [r7, #12]
 8000420:	4313      	orrs	r3, r2
 8000422:	60fb      	str	r3, [r7, #12]
    result = result | (buf[2] << 16);
 8000424:	7abb      	ldrb	r3, [r7, #10]
 8000426:	041b      	lsls	r3, r3, #16
 8000428:	68fa      	ldr	r2, [r7, #12]
 800042a:	4313      	orrs	r3, r2
 800042c:	60fb      	str	r3, [r7, #12]
    result = result | (buf[3] << 24);
 800042e:	7afb      	ldrb	r3, [r7, #11]
 8000430:	061b      	lsls	r3, r3, #24
 8000432:	68fa      	ldr	r2, [r7, #12]
 8000434:	4313      	orrs	r3, r2
 8000436:	60fb      	str	r3, [r7, #12]

    return result;
 8000438:	68fb      	ldr	r3, [r7, #12]
}
 800043a:	4618      	mov	r0, r3
 800043c:	3710      	adds	r7, #16
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <BQAction_SetLed>:
/**
 * @brief setting led
 * @param active true - set on, false - set off
 */
void BQAction_SetLed(BQ_data* BMS, bool active)
{
 8000442:	b580      	push	{r7, lr}
 8000444:	b082      	sub	sp, #8
 8000446:	af00      	add	r7, sp, #0
 8000448:	6078      	str	r0, [r7, #4]
 800044a:	460b      	mov	r3, r1
 800044c:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_opStatus.bits.led != active)
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	7e9b      	ldrb	r3, [r3, #26]
 8000452:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8000456:	b2db      	uxtb	r3, r3
 8000458:	78fa      	ldrb	r2, [r7, #3]
 800045a:	429a      	cmp	r2, r3
 800045c:	d003      	beq.n	8000466 <BQAction_SetLed+0x24>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_LED_TOGGLE);
 800045e:	212b      	movs	r1, #43	@ 0x2b
 8000460:	6878      	ldr	r0, [r7, #4]
 8000462:	f7ff ff1b 	bl	800029c <BQ_WriteMABlockCommand>
    }
}
 8000466:	bf00      	nop
 8000468:	3708      	adds	r7, #8
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}

0800046e <BQAction_SetManufacturingAllFet>:
/**
 * @brief setting ManufacturingStatus()[FET_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingAllFet(BQ_data* BMS, bool active)
{
 800046e:	b580      	push	{r7, lr}
 8000470:	b082      	sub	sp, #8
 8000472:	af00      	add	r7, sp, #0
 8000474:	6078      	str	r0, [r7, #4]
 8000476:	460b      	mov	r3, r1
 8000478:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.fet != active)
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000480:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8000484:	b2db      	uxtb	r3, r3
 8000486:	78fa      	ldrb	r2, [r7, #3]
 8000488:	429a      	cmp	r2, r3
 800048a:	d003      	beq.n	8000494 <BQAction_SetManufacturingAllFet+0x26>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_FET_CONTROL);
 800048c:	2122      	movs	r1, #34	@ 0x22
 800048e:	6878      	ldr	r0, [r7, #4]
 8000490:	f7ff ff04 	bl	800029c <BQ_WriteMABlockCommand>
    }
}
 8000494:	bf00      	nop
 8000496:	3708      	adds	r7, #8
 8000498:	46bd      	mov	sp, r7
 800049a:	bd80      	pop	{r7, pc}

0800049c <BQAction_SetManufacturingFuse>:
/**
 * @brief setting ManufacturingStatus()[FUSE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingFuse(BQ_data* BMS, bool active)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
 80004a4:	460b      	mov	r3, r1
 80004a6:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.fuse != active)
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80004ae:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80004b2:	b2db      	uxtb	r3, r3
 80004b4:	78fa      	ldrb	r2, [r7, #3]
 80004b6:	429a      	cmp	r2, r3
 80004b8:	d003      	beq.n	80004c2 <BQAction_SetManufacturingFuse+0x26>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_FUSE);
 80004ba:	2126      	movs	r1, #38	@ 0x26
 80004bc:	6878      	ldr	r0, [r7, #4]
 80004be:	f7ff feed 	bl	800029c <BQ_WriteMABlockCommand>
    }
}
 80004c2:	bf00      	nop
 80004c4:	3708      	adds	r7, #8
 80004c6:	46bd      	mov	sp, r7
 80004c8:	bd80      	pop	{r7, pc}

080004ca <BQAction_SetCalibration>:
/**
 * @brief setting ManufacturingStatus()[CAL_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetCalibration(BQ_data* BMS, bool active)
{
 80004ca:	b580      	push	{r7, lr}
 80004cc:	b082      	sub	sp, #8
 80004ce:	af00      	add	r7, sp, #0
 80004d0:	6078      	str	r0, [r7, #4]
 80004d2:	460b      	mov	r3, r1
 80004d4:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.cal != active)
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80004dc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80004e0:	b2db      	uxtb	r3, r3
 80004e2:	78fa      	ldrb	r2, [r7, #3]
 80004e4:	429a      	cmp	r2, r3
 80004e6:	d003      	beq.n	80004f0 <BQAction_SetCalibration+0x26>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_CALIBRATION_MODE);
 80004e8:	212d      	movs	r1, #45	@ 0x2d
 80004ea:	6878      	ldr	r0, [r7, #4]
 80004ec:	f7ff fed6 	bl	800029c <BQ_WriteMABlockCommand>
    }
}
 80004f0:	bf00      	nop
 80004f2:	3708      	adds	r7, #8
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}

080004f8 <BQAction_SetManufacturingGauging>:
/**
 * @brief setting ManufacturingStatus()[GAUGE_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingGauging(BQ_data* BMS, bool active)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
 80004fe:	6078      	str	r0, [r7, #4]
 8000500:	460b      	mov	r3, r1
 8000502:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.gauge != active)
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800050a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800050e:	b2db      	uxtb	r3, r3
 8000510:	78fa      	ldrb	r2, [r7, #3]
 8000512:	429a      	cmp	r2, r3
 8000514:	d003      	beq.n	800051e <BQAction_SetManufacturingGauging+0x26>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_GAUGING);
 8000516:	2121      	movs	r1, #33	@ 0x21
 8000518:	6878      	ldr	r0, [r7, #4]
 800051a:	f7ff febf 	bl	800029c <BQ_WriteMABlockCommand>
    }
}
 800051e:	bf00      	nop
 8000520:	3708      	adds	r7, #8
 8000522:	46bd      	mov	sp, r7
 8000524:	bd80      	pop	{r7, pc}

08000526 <BQAction_SetManufacturingPF>:
/**
 * @brief setting ManufacturingStatus()[PF_EN]
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingPF(BQ_data* BMS, bool active)
{
 8000526:	b580      	push	{r7, lr}
 8000528:	b082      	sub	sp, #8
 800052a:	af00      	add	r7, sp, #0
 800052c:	6078      	str	r0, [r7, #4]
 800052e:	460b      	mov	r3, r1
 8000530:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.pf != active)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000538:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800053c:	b2db      	uxtb	r3, r3
 800053e:	78fa      	ldrb	r2, [r7, #3]
 8000540:	429a      	cmp	r2, r3
 8000542:	d003      	beq.n	800054c <BQAction_SetManufacturingPF+0x26>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_PERMANENT_FAILURE);
 8000544:	2124      	movs	r1, #36	@ 0x24
 8000546:	6878      	ldr	r0, [r7, #4]
 8000548:	f7ff fea8 	bl	800029c <BQ_WriteMABlockCommand>
    }
}
 800054c:	bf00      	nop
 800054e:	3708      	adds	r7, #8
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}

08000554 <BQAction_SetManufacturingLF>:
/**
 * @brief setting ManufacturingStatus()[LF_EN] lifetime
 * @param active true - set on, false - set off
 */
void BQAction_SetManufacturingLF(BQ_data* BMS, bool active)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0
 800055a:	6078      	str	r0, [r7, #4]
 800055c:	460b      	mov	r3, r1
 800055e:	70fb      	strb	r3, [r7, #3]
    if (BMS->BQ_manufacturingStatus.bits.lf != active)
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8000566:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800056a:	b2db      	uxtb	r3, r3
 800056c:	78fa      	ldrb	r2, [r7, #3]
 800056e:	429a      	cmp	r2, r3
 8000570:	d003      	beq.n	800057a <BQAction_SetManufacturingLF+0x26>
    {
        BQ_WriteMABlockCommand(BMS, BQ40Z80_MFA_LIFETIME_DATA_COLLECTION);
 8000572:	2123      	movs	r1, #35	@ 0x23
 8000574:	6878      	ldr	r0, [r7, #4]
 8000576:	f7ff fe91 	bl	800029c <BQ_WriteMABlockCommand>
    }
}
 800057a:	bf00      	nop
 800057c:	3708      	adds	r7, #8
 800057e:	46bd      	mov	sp, r7
 8000580:	bd80      	pop	{r7, pc}

08000582 <BQAction_TryUnsealedDevice>:
/**
 * @brief change sealed mode to unsealed
 * @param none
 **/
void BQAction_TryUnsealedDevice(BQ_data* BMS)
{
 8000582:	b580      	push	{r7, lr}
 8000584:	b084      	sub	sp, #16
 8000586:	af00      	add	r7, sp, #0
 8000588:	6078      	str	r0, [r7, #4]
    BQAction_UpdateOpStatus(BMS);
 800058a:	6878      	ldr	r0, [r7, #4]
 800058c:	f000 f893 	bl	80006b6 <BQAction_UpdateOpStatus>
    SECURITY_MODE securityMode =  BMS->BQ_opStatus.bits.sec;
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	7e5b      	ldrb	r3, [r3, #25]
 8000594:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8000598:	b2db      	uxtb	r3, r3
 800059a:	73fb      	strb	r3, [r7, #15]
    while (securityMode == SEALED || securityMode == RESERVED)
 800059c:	e01a      	b.n	80005d4 <BQAction_TryUnsealedDevice+0x52>
    {
        BQ_WriteMABlockCommand(BMS, 0x0414);
 800059e:	f240 4114 	movw	r1, #1044	@ 0x414
 80005a2:	6878      	ldr	r0, [r7, #4]
 80005a4:	f7ff fe7a 	bl	800029c <BQ_WriteMABlockCommand>
        HAL_Delay(500);
 80005a8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005ac:	f000 ff4a 	bl	8001444 <HAL_Delay>
        BQ_WriteMABlockCommand(BMS, 0x3672);
 80005b0:	f243 6172 	movw	r1, #13938	@ 0x3672
 80005b4:	6878      	ldr	r0, [r7, #4]
 80005b6:	f7ff fe71 	bl	800029c <BQ_WriteMABlockCommand>
        HAL_Delay(3000);
 80005ba:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80005be:	f000 ff41 	bl	8001444 <HAL_Delay>
        BQAction_UpdateOpStatus(BMS);
 80005c2:	6878      	ldr	r0, [r7, #4]
 80005c4:	f000 f877 	bl	80006b6 <BQAction_UpdateOpStatus>
        securityMode = BMS->BQ_opStatus.bits.sec;
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	7e5b      	ldrb	r3, [r3, #25]
 80005cc:	f3c3 0301 	ubfx	r3, r3, #0, #2
 80005d0:	b2db      	uxtb	r3, r3
 80005d2:	73fb      	strb	r3, [r7, #15]
    while (securityMode == SEALED || securityMode == RESERVED)
 80005d4:	7bfb      	ldrb	r3, [r7, #15]
 80005d6:	2b03      	cmp	r3, #3
 80005d8:	d0e1      	beq.n	800059e <BQAction_TryUnsealedDevice+0x1c>
 80005da:	7bfb      	ldrb	r3, [r7, #15]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	d0de      	beq.n	800059e <BQAction_TryUnsealedDevice+0x1c>
    }
}
 80005e0:	bf00      	nop
 80005e2:	bf00      	nop
 80005e4:	3710      	adds	r7, #16
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}

080005ea <BQAction_UpdateData>:
/**
 * @brief updating statuses, flags
 * @param none
 */
void BQAction_UpdateData(BQ_data* BMS)
{
 80005ea:	b580      	push	{r7, lr}
 80005ec:	b088      	sub	sp, #32
 80005ee:	af00      	add	r7, sp, #0
 80005f0:	6078      	str	r0, [r7, #4]
    uint16_t manStatus = BQ_ReadCommandAsShort(BMS, BQ40Z80_MFA_MANUFACTURING_STATUS);
 80005f2:	2157      	movs	r1, #87	@ 0x57
 80005f4:	6878      	ldr	r0, [r7, #4]
 80005f6:	f7ff fedb 	bl	80003b0 <BQ_ReadCommandAsShort>
 80005fa:	4603      	mov	r3, r0
 80005fc:	83fb      	strh	r3, [r7, #30]
    BMS->BQ_manufacturingStatus.all = manStatus;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	8bfa      	ldrh	r2, [r7, #30]
 8000602:	851a      	strh	r2, [r3, #40]	@ 0x28
    uint32_t chargeStatus = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_CHARGING_STATUS);
 8000604:	2155      	movs	r1, #85	@ 0x55
 8000606:	6878      	ldr	r0, [r7, #4]
 8000608:	f7ff fef3 	bl	80003f2 <BQ_ReadCommandAsInt>
 800060c:	61b8      	str	r0, [r7, #24]
    BMS->BQ_chargeStatus.all = chargeStatus;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	69ba      	ldr	r2, [r7, #24]
 8000612:	61da      	str	r2, [r3, #28]
    uint32_t operationStatus = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_OPERATION_STATUS);
 8000614:	2154      	movs	r1, #84	@ 0x54
 8000616:	6878      	ldr	r0, [r7, #4]
 8000618:	f7ff feeb 	bl	80003f2 <BQ_ReadCommandAsInt>
 800061c:	6178      	str	r0, [r7, #20]
    BMS->BQ_opStatus.all = operationStatus;
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	697a      	ldr	r2, [r7, #20]
 8000622:	619a      	str	r2, [r3, #24]
    uint32_t gaugStatus = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_GAUGING_STATUS);
 8000624:	2156      	movs	r1, #86	@ 0x56
 8000626:	6878      	ldr	r0, [r7, #4]
 8000628:	f7ff fee3 	bl	80003f2 <BQ_ReadCommandAsInt>
 800062c:	6138      	str	r0, [r7, #16]
    BMS->BQ_gaugeStatus.all = gaugStatus;
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	693a      	ldr	r2, [r7, #16]
 8000632:	621a      	str	r2, [r3, #32]
    uint16_t batteryMode = I2CHelper_ReadRegisterAsShort(BMS, BQ40Z80_SBS_BatteryMode); //possibly misplaced bytes
 8000634:	2103      	movs	r1, #3
 8000636:	6878      	ldr	r0, [r7, #4]
 8000638:	f000 fbdc 	bl	8000df4 <I2CHelper_ReadRegisterAsShort>
 800063c:	4603      	mov	r3, r0
 800063e:	81fb      	strh	r3, [r7, #14]
    BMS->BQ_batteryMode.all = batteryMode;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	89fa      	ldrh	r2, [r7, #14]
 8000644:	84da      	strh	r2, [r3, #38]	@ 0x26
    uint16_t batteryStatus = I2CHelper_ReadRegisterAsShort(BMS, BQ40Z80_SBS_BatteryStatus);
 8000646:	2116      	movs	r1, #22
 8000648:	6878      	ldr	r0, [r7, #4]
 800064a:	f000 fbd3 	bl	8000df4 <I2CHelper_ReadRegisterAsShort>
 800064e:	4603      	mov	r3, r0
 8000650:	81bb      	strh	r3, [r7, #12]
    BMS->BQ_batteryStatus.all = batteryStatus;
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	89ba      	ldrh	r2, [r7, #12]
 8000656:	849a      	strh	r2, [r3, #36]	@ 0x24
    uint8_t gpioStatus = I2CHelper_ReadRegisterAsChar(BMS, BQ40Z80_SBS_GPIORead);
 8000658:	2148      	movs	r1, #72	@ 0x48
 800065a:	6878      	ldr	r0, [r7, #4]
 800065c:	f000 fbeb 	bl	8000e36 <I2CHelper_ReadRegisterAsChar>
 8000660:	4603      	mov	r3, r0
 8000662:	72fb      	strb	r3, [r7, #11]
    BMS->BQ_gpio.all = gpioStatus;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	7afa      	ldrb	r2, [r7, #11]
 8000668:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_1, BMS->BQ_daStatus1.all, 32);
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 8000672:	2320      	movs	r3, #32
 8000674:	2171      	movs	r1, #113	@ 0x71
 8000676:	6878      	ldr	r0, [r7, #4]
 8000678:	f7ff fe32 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_2, BMS->BQ_daStatus2.all, 16);
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	f103 024c 	add.w	r2, r3, #76	@ 0x4c
 8000682:	2310      	movs	r3, #16
 8000684:	2172      	movs	r1, #114	@ 0x72
 8000686:	6878      	ldr	r0, [r7, #4]
 8000688:	f7ff fe2a 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_3, BMS->BQ_daStatus3.all, 18);
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	f103 025c 	add.w	r2, r3, #92	@ 0x5c
 8000692:	2312      	movs	r3, #18
 8000694:	217b      	movs	r1, #123	@ 0x7b
 8000696:	6878      	ldr	r0, [r7, #4]
 8000698:	f7ff fe22 	bl	80002e0 <BQ_ReadMABlockCommand>
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_OUTPUT_CADC_CAL, BMS->BQ_outCal.all, 32);
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	f103 026e 	add.w	r2, r3, #110	@ 0x6e
 80006a2:	2320      	movs	r3, #32
 80006a4:	f24f 0181 	movw	r1, #61569	@ 0xf081
 80006a8:	6878      	ldr	r0, [r7, #4]
 80006aa:	f7ff fe19 	bl	80002e0 <BQ_ReadMABlockCommand>
}
 80006ae:	bf00      	nop
 80006b0:	3720      	adds	r7, #32
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}

080006b6 <BQAction_UpdateOpStatus>:
/**
 * @brief update dastatus1, OperationStatus flags and ManufacturingStatus flags
 * @param none
 */
void BQAction_UpdateOpStatus(BQ_data* BMS)
{
 80006b6:	b580      	push	{r7, lr}
 80006b8:	b084      	sub	sp, #16
 80006ba:	af00      	add	r7, sp, #0
 80006bc:	6078      	str	r0, [r7, #4]
    BQ_ReadMABlockCommand(BMS, BQ40Z80_MFA_DA_STATUS_1, BMS->BQ_daStatus1.all, 32);
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	f103 022c 	add.w	r2, r3, #44	@ 0x2c
 80006c4:	2320      	movs	r3, #32
 80006c6:	2171      	movs	r1, #113	@ 0x71
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f7ff fe09 	bl	80002e0 <BQ_ReadMABlockCommand>
    uint32_t op_status = BQ_ReadCommandAsInt(BMS, BQ40Z80_MFA_OPERATION_STATUS);
 80006ce:	2154      	movs	r1, #84	@ 0x54
 80006d0:	6878      	ldr	r0, [r7, #4]
 80006d2:	f7ff fe8e 	bl	80003f2 <BQ_ReadCommandAsInt>
 80006d6:	60f8      	str	r0, [r7, #12]
    BMS->BQ_opStatus.all = op_status;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	68fa      	ldr	r2, [r7, #12]
 80006dc:	619a      	str	r2, [r3, #24]
    uint16_t man_status = BQ_ReadCommandAsShort(BMS, BQ40Z80_MFA_MANUFACTURING_STATUS);
 80006de:	2157      	movs	r1, #87	@ 0x57
 80006e0:	6878      	ldr	r0, [r7, #4]
 80006e2:	f7ff fe65 	bl	80003b0 <BQ_ReadCommandAsShort>
 80006e6:	4603      	mov	r3, r0
 80006e8:	817b      	strh	r3, [r7, #10]
    BMS->BQ_manufacturingStatus.all = man_status;
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	897a      	ldrh	r2, [r7, #10]
 80006ee:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 80006f0:	bf00      	nop
 80006f2:	3710      	adds	r7, #16
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}

080006f8 <BQ_GetBoundaryCellVoltage>:
        return RELAX;
    }
}

BQ_BoundaryCellVoltage BQ_GetBoundaryCellVoltage(BQ_data* BMS)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b089      	sub	sp, #36	@ 0x24
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
    BQ_BoundaryCellVoltage result;
    result.Max = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	82fb      	strh	r3, [r7, #22]
    result.Min = 65535;
 8000704:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000708:	82bb      	strh	r3, [r7, #20]

    uint16_t cells[6] =
        {
			BMS->BQ_daStatus1.sep.cell_voltage_1, // 1
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
    uint16_t cells[6] =
 800070e:	813b      	strh	r3, [r7, #8]
			BMS->BQ_daStatus1.sep.cell_voltage_2, // 2
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
    uint16_t cells[6] =
 8000714:	817b      	strh	r3, [r7, #10]
            BMS->BQ_daStatus1.sep.cell_voltage_3, // 3
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
    uint16_t cells[6] =
 800071a:	81bb      	strh	r3, [r7, #12]
            BMS->BQ_daStatus1.sep.cell_voltage_4, // 4
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
    uint16_t cells[6] =
 8000720:	81fb      	strh	r3, [r7, #14]
            BMS->BQ_daStatus3.sep.cell_voltage_5, // 5
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
    uint16_t cells[6] =
 8000728:	823b      	strh	r3, [r7, #16]
            BMS->BQ_daStatus3.sep.cell_voltage_6  // 6
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
    uint16_t cells[6] =
 8000730:	827b      	strh	r3, [r7, #18]
        };

    for (int i = 0; i < 6; i++)
 8000732:	2300      	movs	r3, #0
 8000734:	61fb      	str	r3, [r7, #28]
 8000736:	e022      	b.n	800077e <BQ_GetBoundaryCellVoltage+0x86>
    {
        if (cells[i] > result.Max)
 8000738:	69fb      	ldr	r3, [r7, #28]
 800073a:	005b      	lsls	r3, r3, #1
 800073c:	3320      	adds	r3, #32
 800073e:	443b      	add	r3, r7
 8000740:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8000744:	8afb      	ldrh	r3, [r7, #22]
 8000746:	429a      	cmp	r2, r3
 8000748:	d906      	bls.n	8000758 <BQ_GetBoundaryCellVoltage+0x60>
        {
            result.Max = cells[i];
 800074a:	69fb      	ldr	r3, [r7, #28]
 800074c:	005b      	lsls	r3, r3, #1
 800074e:	3320      	adds	r3, #32
 8000750:	443b      	add	r3, r7
 8000752:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8000756:	82fb      	strh	r3, [r7, #22]
        }
        if (cells[i] < result.Min)
 8000758:	69fb      	ldr	r3, [r7, #28]
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	3320      	adds	r3, #32
 800075e:	443b      	add	r3, r7
 8000760:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8000764:	8abb      	ldrh	r3, [r7, #20]
 8000766:	429a      	cmp	r2, r3
 8000768:	d206      	bcs.n	8000778 <BQ_GetBoundaryCellVoltage+0x80>
        {
            result.Min = cells[i];
 800076a:	69fb      	ldr	r3, [r7, #28]
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	3320      	adds	r3, #32
 8000770:	443b      	add	r3, r7
 8000772:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8000776:	82bb      	strh	r3, [r7, #20]
    for (int i = 0; i < 6; i++)
 8000778:	69fb      	ldr	r3, [r7, #28]
 800077a:	3301      	adds	r3, #1
 800077c:	61fb      	str	r3, [r7, #28]
 800077e:	69fb      	ldr	r3, [r7, #28]
 8000780:	2b05      	cmp	r3, #5
 8000782:	ddd9      	ble.n	8000738 <BQ_GetBoundaryCellVoltage+0x40>
        }
    }

    return result;
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	61bb      	str	r3, [r7, #24]
 8000788:	2300      	movs	r3, #0
 800078a:	8b3a      	ldrh	r2, [r7, #24]
 800078c:	f362 030f 	bfi	r3, r2, #0, #16
 8000790:	8b7a      	ldrh	r2, [r7, #26]
 8000792:	f362 431f 	bfi	r3, r2, #16, #16
}
 8000796:	4618      	mov	r0, r3
 8000798:	3724      	adds	r7, #36	@ 0x24
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr

080007a2 <BQ_GetSendData>:

void BQ_GetSendData(BQ_data* BMS){
 80007a2:	b590      	push	{r4, r7, lr}
 80007a4:	b083      	sub	sp, #12
 80007a6:	af00      	add	r7, sp, #0
 80007a8:	6078      	str	r0, [r7, #4]
	BMS->data.voltage = I2CHelper_ReadRegisterAsShort(BMS, BQ40Z80_SBS_Voltage);
 80007aa:	2109      	movs	r1, #9
 80007ac:	6878      	ldr	r0, [r7, #4]
 80007ae:	f000 fb21 	bl	8000df4 <I2CHelper_ReadRegisterAsShort>
 80007b2:	4603      	mov	r3, r0
 80007b4:	461a      	mov	r2, r3
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	815a      	strh	r2, [r3, #10]
	BMS->data.current = BMS->BQ_outCal.sep.current;
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	f9b3 2070 	ldrsh.w	r2, [r3, #112]	@ 0x70
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	819a      	strh	r2, [r3, #12]
	BMS->data.balance = BQ_GetBoundaryCellVoltage(BMS);
 80007c4:	687c      	ldr	r4, [r7, #4]
 80007c6:	6878      	ldr	r0, [r7, #4]
 80007c8:	f7ff ff96 	bl	80006f8 <BQ_GetBoundaryCellVoltage>
 80007cc:	4603      	mov	r3, r0
 80007ce:	461a      	mov	r2, r3
 80007d0:	80e2      	strh	r2, [r4, #6]
 80007d2:	f3c3 430f 	ubfx	r3, r3, #16, #16
 80007d6:	8123      	strh	r3, [r4, #8]
	BMS->data.cell_temperature = BMS->BQ_daStatus2.sep.ts1_temperature - KelvinToCelsius;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 80007de:	f6a3 23ac 	subw	r3, r3, #2732	@ 0xaac
 80007e2:	b29a      	uxth	r2, r3
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	825a      	strh	r2, [r3, #18]
	BMS->data.fet_temperature = BMS->BQ_daStatus2.sep.ts2_temperature - KelvinToCelsius;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80007ee:	f6a3 23ac 	subw	r3, r3, #2732	@ 0xaac
 80007f2:	b29a      	uxth	r2, r3
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	821a      	strh	r2, [r3, #16]
	BMS->data.percentage = I2CHelper_ReadRegisterAsChar(BMS, BQ40Z80_SBS_RelativeStateOfCharge);
 80007f8:	210d      	movs	r1, #13
 80007fa:	6878      	ldr	r0, [r7, #4]
 80007fc:	f000 fb1b 	bl	8000e36 <I2CHelper_ReadRegisterAsChar>
 8000800:	4603      	mov	r3, r0
 8000802:	461a      	mov	r2, r3
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	739a      	strb	r2, [r3, #14]
}
 8000808:	bf00      	nop
 800080a:	370c      	adds	r7, #12
 800080c:	46bd      	mov	sp, r7
 800080e:	bd90      	pop	{r4, r7, pc}

08000810 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000814:	4b30      	ldr	r3, [pc, #192]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 8000816:	4a31      	ldr	r2, [pc, #196]	@ (80008dc <MX_CAN1_Init+0xcc>)
 8000818:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 48;
 800081a:	4b2f      	ldr	r3, [pc, #188]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 800081c:	2230      	movs	r2, #48	@ 0x30
 800081e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000820:	4b2d      	ldr	r3, [pc, #180]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 8000822:	2200      	movs	r2, #0
 8000824:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000826:	4b2c      	ldr	r3, [pc, #176]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 8000828:	2200      	movs	r2, #0
 800082a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 800082c:	4b2a      	ldr	r3, [pc, #168]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 800082e:	2200      	movs	r2, #0
 8000830:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000832:	4b29      	ldr	r3, [pc, #164]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 8000834:	2200      	movs	r2, #0
 8000836:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000838:	4b27      	ldr	r3, [pc, #156]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 800083a:	2200      	movs	r2, #0
 800083c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800083e:	4b26      	ldr	r3, [pc, #152]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 8000840:	2200      	movs	r2, #0
 8000842:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000844:	4b24      	ldr	r3, [pc, #144]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 8000846:	2200      	movs	r2, #0
 8000848:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800084a:	4b23      	ldr	r3, [pc, #140]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 800084c:	2200      	movs	r2, #0
 800084e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000850:	4b21      	ldr	r3, [pc, #132]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 8000852:	2200      	movs	r2, #0
 8000854:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000856:	4b20      	ldr	r3, [pc, #128]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 8000858:	2200      	movs	r2, #0
 800085a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800085c:	481e      	ldr	r0, [pc, #120]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 800085e:	f000 fe15 	bl	800148c <HAL_CAN_Init>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d001      	beq.n	800086c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8000868:	f000 fc80 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  canfil.FilterBank = 0;
 800086c:	4b1c      	ldr	r3, [pc, #112]	@ (80008e0 <MX_CAN1_Init+0xd0>)
 800086e:	2200      	movs	r2, #0
 8000870:	615a      	str	r2, [r3, #20]
    canfil.FilterMode = CAN_FILTERMODE_IDMASK;
 8000872:	4b1b      	ldr	r3, [pc, #108]	@ (80008e0 <MX_CAN1_Init+0xd0>)
 8000874:	2200      	movs	r2, #0
 8000876:	619a      	str	r2, [r3, #24]
    canfil.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000878:	4b19      	ldr	r3, [pc, #100]	@ (80008e0 <MX_CAN1_Init+0xd0>)
 800087a:	2200      	movs	r2, #0
 800087c:	611a      	str	r2, [r3, #16]
//    canfil.FilterIdHigh = 0x05<<5;
//    canfil.FilterIdLow = 0x0;
//    canfil.FilterMaskIdHigh = 0x0F<<5;


    canfil.FilterMaskIdHigh = 0;
 800087e:	4b18      	ldr	r3, [pc, #96]	@ (80008e0 <MX_CAN1_Init+0xd0>)
 8000880:	2200      	movs	r2, #0
 8000882:	609a      	str	r2, [r3, #8]
    canfil.FilterMaskIdLow = 0;
 8000884:	4b16      	ldr	r3, [pc, #88]	@ (80008e0 <MX_CAN1_Init+0xd0>)
 8000886:	2200      	movs	r2, #0
 8000888:	60da      	str	r2, [r3, #12]
    canfil.FilterScale = CAN_FILTERSCALE_32BIT;
 800088a:	4b15      	ldr	r3, [pc, #84]	@ (80008e0 <MX_CAN1_Init+0xd0>)
 800088c:	2201      	movs	r2, #1
 800088e:	61da      	str	r2, [r3, #28]
    canfil.FilterActivation = ENABLE;
 8000890:	4b13      	ldr	r3, [pc, #76]	@ (80008e0 <MX_CAN1_Init+0xd0>)
 8000892:	2201      	movs	r2, #1
 8000894:	621a      	str	r2, [r3, #32]
    canfil.SlaveStartFilterBank = 14;
 8000896:	4b12      	ldr	r3, [pc, #72]	@ (80008e0 <MX_CAN1_Init+0xd0>)
 8000898:	220e      	movs	r2, #14
 800089a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Transmit messages configuration */
    TxHeader.IDE = CAN_ID_EXT;
 800089c:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <MX_CAN1_Init+0xd4>)
 800089e:	2204      	movs	r2, #4
 80008a0:	609a      	str	r2, [r3, #8]
    TxHeader.ExtId = 0x10000;
 80008a2:	4b10      	ldr	r3, [pc, #64]	@ (80008e4 <MX_CAN1_Init+0xd4>)
 80008a4:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80008a8:	605a      	str	r2, [r3, #4]
    TxHeader.RTR = CAN_RTR_DATA;
 80008aa:	4b0e      	ldr	r3, [pc, #56]	@ (80008e4 <MX_CAN1_Init+0xd4>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	60da      	str	r2, [r3, #12]
    TxHeader.DLC = 8;
 80008b0:	4b0c      	ldr	r3, [pc, #48]	@ (80008e4 <MX_CAN1_Init+0xd4>)
 80008b2:	2208      	movs	r2, #8
 80008b4:	611a      	str	r2, [r3, #16]

    HAL_CAN_ConfigFilter(&hcan1,&canfil);
 80008b6:	490a      	ldr	r1, [pc, #40]	@ (80008e0 <MX_CAN1_Init+0xd0>)
 80008b8:	4807      	ldr	r0, [pc, #28]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 80008ba:	f000 fee2 	bl	8001682 <HAL_CAN_ConfigFilter>
    HAL_CAN_Start(&hcan1);
 80008be:	4806      	ldr	r0, [pc, #24]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 80008c0:	f000 ffa9 	bl	8001816 <HAL_CAN_Start>

    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80008c4:	2102      	movs	r1, #2
 80008c6:	4804      	ldr	r0, [pc, #16]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 80008c8:	f001 f8b9 	bl	8001a3e <HAL_CAN_ActivateNotification>
    HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY);
 80008cc:	2101      	movs	r1, #1
 80008ce:	4802      	ldr	r0, [pc, #8]	@ (80008d8 <MX_CAN1_Init+0xc8>)
 80008d0:	f001 f8b5 	bl	8001a3e <HAL_CAN_ActivateNotification>
  /* USER CODE END CAN1_Init 2 */

}
 80008d4:	bf00      	nop
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	2000006c 	.word	0x2000006c
 80008dc:	40006400 	.word	0x40006400
 80008e0:	20000044 	.word	0x20000044
 80008e4:	20000028 	.word	0x20000028

080008e8 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b08a      	sub	sp, #40	@ 0x28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	2200      	movs	r2, #0
 80008f6:	601a      	str	r2, [r3, #0]
 80008f8:	605a      	str	r2, [r3, #4]
 80008fa:	609a      	str	r2, [r3, #8]
 80008fc:	60da      	str	r2, [r3, #12]
 80008fe:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	4a1c      	ldr	r2, [pc, #112]	@ (8000978 <HAL_CAN_MspInit+0x90>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d131      	bne.n	800096e <HAL_CAN_MspInit+0x86>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800090a:	4b1c      	ldr	r3, [pc, #112]	@ (800097c <HAL_CAN_MspInit+0x94>)
 800090c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800090e:	4a1b      	ldr	r2, [pc, #108]	@ (800097c <HAL_CAN_MspInit+0x94>)
 8000910:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000914:	6593      	str	r3, [r2, #88]	@ 0x58
 8000916:	4b19      	ldr	r3, [pc, #100]	@ (800097c <HAL_CAN_MspInit+0x94>)
 8000918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800091a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800091e:	613b      	str	r3, [r7, #16]
 8000920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b16      	ldr	r3, [pc, #88]	@ (800097c <HAL_CAN_MspInit+0x94>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000926:	4a15      	ldr	r2, [pc, #84]	@ (800097c <HAL_CAN_MspInit+0x94>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800092e:	4b13      	ldr	r3, [pc, #76]	@ (800097c <HAL_CAN_MspInit+0x94>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800093a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800093e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000948:	2303      	movs	r3, #3
 800094a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800094c:	2309      	movs	r3, #9
 800094e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000950:	f107 0314 	add.w	r3, r7, #20
 8000954:	4619      	mov	r1, r3
 8000956:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800095a:	f001 fc25 	bl	80021a8 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 8, 0);
 800095e:	2200      	movs	r2, #0
 8000960:	2108      	movs	r1, #8
 8000962:	2014      	movs	r0, #20
 8000964:	f001 fb9b 	bl	800209e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8000968:	2014      	movs	r0, #20
 800096a:	f001 fbb4 	bl	80020d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800096e:	bf00      	nop
 8000970:	3728      	adds	r7, #40	@ 0x28
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40006400 	.word	0x40006400
 800097c:	40021000 	.word	0x40021000

08000980 <MX_GPIO_Init>:
        * EXTI
     PA2   ------> USART2_TX
     PA3   ------> USART2_RX
*/
void MX_GPIO_Init(void)
{
 8000980:	b580      	push	{r7, lr}
 8000982:	b08a      	sub	sp, #40	@ 0x28
 8000984:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000986:	f107 0314 	add.w	r3, r7, #20
 800098a:	2200      	movs	r2, #0
 800098c:	601a      	str	r2, [r3, #0]
 800098e:	605a      	str	r2, [r3, #4]
 8000990:	609a      	str	r2, [r3, #8]
 8000992:	60da      	str	r2, [r3, #12]
 8000994:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000996:	4b38      	ldr	r3, [pc, #224]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 8000998:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800099a:	4a37      	ldr	r2, [pc, #220]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 800099c:	f043 0304 	orr.w	r3, r3, #4
 80009a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009a2:	4b35      	ldr	r3, [pc, #212]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009a6:	f003 0304 	and.w	r3, r3, #4
 80009aa:	613b      	str	r3, [r7, #16]
 80009ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ae:	4b32      	ldr	r3, [pc, #200]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b2:	4a31      	ldr	r2, [pc, #196]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80009b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ba:	4b2f      	ldr	r3, [pc, #188]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009c6:	4b2c      	ldr	r3, [pc, #176]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ca:	4a2b      	ldr	r2, [pc, #172]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009cc:	f043 0301 	orr.w	r3, r3, #1
 80009d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009d2:	4b29      	ldr	r3, [pc, #164]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009d6:	f003 0301 	and.w	r3, r3, #1
 80009da:	60bb      	str	r3, [r7, #8]
 80009dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80009de:	4b26      	ldr	r3, [pc, #152]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009e2:	4a25      	ldr	r2, [pc, #148]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009e4:	f043 0302 	orr.w	r3, r3, #2
 80009e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009ea:	4b23      	ldr	r3, [pc, #140]	@ (8000a78 <MX_GPIO_Init+0xf8>)
 80009ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009ee:	f003 0302 	and.w	r3, r3, #2
 80009f2:	607b      	str	r3, [r7, #4]
 80009f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, GPIO_PIN_RESET);
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80009fc:	481f      	ldr	r0, [pc, #124]	@ (8000a7c <MX_GPIO_Init+0xfc>)
 80009fe:	f001 fd4d 	bl	800249c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a08:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000a12:	f107 0314 	add.w	r3, r7, #20
 8000a16:	4619      	mov	r1, r3
 8000a18:	4819      	ldr	r0, [pc, #100]	@ (8000a80 <MX_GPIO_Init+0x100>)
 8000a1a:	f001 fbc5 	bl	80021a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a1e:	230c      	movs	r3, #12
 8000a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a22:	2302      	movs	r3, #2
 8000a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a26:	2300      	movs	r3, #0
 8000a28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a2a:	2303      	movs	r3, #3
 8000a2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a2e:	2307      	movs	r3, #7
 8000a30:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	4619      	mov	r1, r3
 8000a38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000a3c:	f001 fbb4 	bl	80021a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD4_Pin;
 8000a40:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a46:	2301      	movs	r3, #1
 8000a48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD4_GPIO_Port, &GPIO_InitStruct);
 8000a52:	f107 0314 	add.w	r3, r7, #20
 8000a56:	4619      	mov	r1, r3
 8000a58:	4808      	ldr	r0, [pc, #32]	@ (8000a7c <MX_GPIO_Init+0xfc>)
 8000a5a:	f001 fba5 	bl	80021a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 12, 0);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	210c      	movs	r1, #12
 8000a62:	2028      	movs	r0, #40	@ 0x28
 8000a64:	f001 fb1b 	bl	800209e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a68:	2028      	movs	r0, #40	@ 0x28
 8000a6a:	f001 fb34 	bl	80020d6 <HAL_NVIC_EnableIRQ>

}
 8000a6e:	bf00      	nop
 8000a70:	3728      	adds	r7, #40	@ 0x28
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	40021000 	.word	0x40021000
 8000a7c:	48000400 	.word	0x48000400
 8000a80:	48000800 	.word	0x48000800

08000a84 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000a88:	4b1b      	ldr	r3, [pc, #108]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000a8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000afc <MX_I2C1_Init+0x78>)
 8000a8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10C18DCC;
 8000a8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000a90:	4a1b      	ldr	r2, [pc, #108]	@ (8000b00 <MX_I2C1_Init+0x7c>)
 8000a92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000a94:	4b18      	ldr	r3, [pc, #96]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a9a:	4b17      	ldr	r3, [pc, #92]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000aa0:	4b15      	ldr	r3, [pc, #84]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000aa6:	4b14      	ldr	r3, [pc, #80]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000aac:	4b12      	ldr	r3, [pc, #72]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000aae:	2200      	movs	r2, #0
 8000ab0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ab2:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ab8:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000abe:	480e      	ldr	r0, [pc, #56]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000ac0:	f001 fd36 	bl	8002530 <HAL_I2C_Init>
 8000ac4:	4603      	mov	r3, r0
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d001      	beq.n	8000ace <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000aca:	f000 fb4f 	bl	800116c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000ace:	2100      	movs	r1, #0
 8000ad0:	4809      	ldr	r0, [pc, #36]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000ad2:	f003 f941 	bl	8003d58 <HAL_I2CEx_ConfigAnalogFilter>
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000adc:	f000 fb46 	bl	800116c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	4805      	ldr	r0, [pc, #20]	@ (8000af8 <MX_I2C1_Init+0x74>)
 8000ae4:	f003 f983 	bl	8003dee <HAL_I2CEx_ConfigDigitalFilter>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000aee:	f000 fb3d 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000094 	.word	0x20000094
 8000afc:	40005400 	.word	0x40005400
 8000b00:	10c18dcc 	.word	0x10c18dcc

08000b04 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b08:	4b1b      	ldr	r3, [pc, #108]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b0a:	4a1c      	ldr	r2, [pc, #112]	@ (8000b7c <MX_I2C2_Init+0x78>)
 8000b0c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10C18DCC;
 8000b0e:	4b1a      	ldr	r3, [pc, #104]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b10:	4a1b      	ldr	r2, [pc, #108]	@ (8000b80 <MX_I2C2_Init+0x7c>)
 8000b12:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000b14:	4b18      	ldr	r3, [pc, #96]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b1a:	4b17      	ldr	r3, [pc, #92]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b20:	4b15      	ldr	r3, [pc, #84]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000b26:	4b14      	ldr	r3, [pc, #80]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b2c:	4b12      	ldr	r3, [pc, #72]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b32:	4b11      	ldr	r3, [pc, #68]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b38:	4b0f      	ldr	r3, [pc, #60]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000b3e:	480e      	ldr	r0, [pc, #56]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b40:	f001 fcf6 	bl	8002530 <HAL_I2C_Init>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000b4a:	f000 fb0f 	bl	800116c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b4e:	2100      	movs	r1, #0
 8000b50:	4809      	ldr	r0, [pc, #36]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b52:	f003 f901 	bl	8003d58 <HAL_I2CEx_ConfigAnalogFilter>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000b5c:	f000 fb06 	bl	800116c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000b60:	2100      	movs	r1, #0
 8000b62:	4805      	ldr	r0, [pc, #20]	@ (8000b78 <MX_I2C2_Init+0x74>)
 8000b64:	f003 f943 	bl	8003dee <HAL_I2CEx_ConfigDigitalFilter>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d001      	beq.n	8000b72 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000b6e:	f000 fafd 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	200000e8 	.word	0x200000e8
 8000b7c:	40005800 	.word	0x40005800
 8000b80:	10c18dcc 	.word	0x10c18dcc

08000b84 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bfc <MX_I2C3_Init+0x78>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x10C18DCC;
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b90:	4a1b      	ldr	r2, [pc, #108]	@ (8000c00 <MX_I2C3_Init+0x7c>)
 8000b92:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000b94:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b9a:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba0:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000bbe:	480e      	ldr	r0, [pc, #56]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bc0:	f001 fcb6 	bl	8002530 <HAL_I2C_Init>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000bca:	f000 facf 	bl	800116c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4809      	ldr	r0, [pc, #36]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000bd2:	f003 f8c1 	bl	8003d58 <HAL_I2CEx_ConfigAnalogFilter>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000bdc:	f000 fac6 	bl	800116c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000be0:	2100      	movs	r1, #0
 8000be2:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <MX_I2C3_Init+0x74>)
 8000be4:	f003 f903 	bl	8003dee <HAL_I2CEx_ConfigDigitalFilter>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000bee:	f000 fabd 	bl	800116c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	2000013c 	.word	0x2000013c
 8000bfc:	40005c00 	.word	0x40005c00
 8000c00:	10c18dcc 	.word	0x10c18dcc

08000c04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b0a6      	sub	sp, #152	@ 0x98
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c20:	2260      	movs	r2, #96	@ 0x60
 8000c22:	2100      	movs	r1, #0
 8000c24:	4618      	mov	r0, r3
 8000c26:	f004 fb5f 	bl	80052e8 <memset>
  if(i2cHandle->Instance==I2C1)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a6b      	ldr	r2, [pc, #428]	@ (8000ddc <HAL_I2C_MspInit+0x1d8>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d14c      	bne.n	8000cce <HAL_I2C_MspInit+0xca>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c34:	2340      	movs	r3, #64	@ 0x40
 8000c36:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c40:	4618      	mov	r0, r3
 8000c42:	f003 ff85 	bl	8004b50 <HAL_RCCEx_PeriphCLKConfig>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000c4c:	f000 fa8e 	bl	800116c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c50:	4b63      	ldr	r3, [pc, #396]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c54:	4a62      	ldr	r2, [pc, #392]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000c56:	f043 0302 	orr.w	r3, r3, #2
 8000c5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c5c:	4b60      	ldr	r3, [pc, #384]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c60:	f003 0302 	and.w	r3, r3, #2
 8000c64:	623b      	str	r3, [r7, #32]
 8000c66:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8000c68:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000c6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c70:	2312      	movs	r3, #18
 8000c72:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000c76:	2301      	movs	r3, #1
 8000c78:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c82:	2304      	movs	r3, #4
 8000c84:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c88:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4855      	ldr	r0, [pc, #340]	@ (8000de4 <HAL_I2C_MspInit+0x1e0>)
 8000c90:	f001 fa8a 	bl	80021a8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c94:	4b52      	ldr	r3, [pc, #328]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c98:	4a51      	ldr	r2, [pc, #324]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000c9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ca0:	4b4f      	ldr	r3, [pc, #316]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ca4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ca8:	61fb      	str	r3, [r7, #28]
 8000caa:	69fb      	ldr	r3, [r7, #28]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 10, 0);
 8000cac:	2200      	movs	r2, #0
 8000cae:	210a      	movs	r1, #10
 8000cb0:	201f      	movs	r0, #31
 8000cb2:	f001 f9f4 	bl	800209e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8000cb6:	201f      	movs	r0, #31
 8000cb8:	f001 fa0d 	bl	80020d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 9, 0);
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	2109      	movs	r1, #9
 8000cc0:	2020      	movs	r0, #32
 8000cc2:	f001 f9ec 	bl	800209e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8000cc6:	2020      	movs	r0, #32
 8000cc8:	f001 fa05 	bl	80020d6 <HAL_NVIC_EnableIRQ>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000ccc:	e082      	b.n	8000dd4 <HAL_I2C_MspInit+0x1d0>
  else if(i2cHandle->Instance==I2C2)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a45      	ldr	r2, [pc, #276]	@ (8000de8 <HAL_I2C_MspInit+0x1e4>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d13c      	bne.n	8000d52 <HAL_I2C_MspInit+0x14e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000cd8:	2380      	movs	r3, #128	@ 0x80
 8000cda:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	65bb      	str	r3, [r7, #88]	@ 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	f003 ff33 	bl	8004b50 <HAL_RCCEx_PeriphCLKConfig>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <HAL_I2C_MspInit+0xf0>
      Error_Handler();
 8000cf0:	f000 fa3c 	bl	800116c <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cf4:	4b3a      	ldr	r3, [pc, #232]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000cf6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cf8:	4a39      	ldr	r2, [pc, #228]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000cfa:	f043 0302 	orr.w	r3, r3, #2
 8000cfe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d00:	4b37      	ldr	r3, [pc, #220]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000d02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d04:	f003 0302 	and.w	r3, r3, #2
 8000d08:	61bb      	str	r3, [r7, #24]
 8000d0a:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000d0c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000d10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d14:	2312      	movs	r3, #18
 8000d16:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d20:	2303      	movs	r3, #3
 8000d22:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000d26:	2304      	movs	r3, #4
 8000d28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d2c:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000d30:	4619      	mov	r1, r3
 8000d32:	482c      	ldr	r0, [pc, #176]	@ (8000de4 <HAL_I2C_MspInit+0x1e0>)
 8000d34:	f001 fa38 	bl	80021a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000d38:	4b29      	ldr	r3, [pc, #164]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d3c:	4a28      	ldr	r2, [pc, #160]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000d3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d42:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d44:	4b26      	ldr	r3, [pc, #152]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000d4c:	617b      	str	r3, [r7, #20]
 8000d4e:	697b      	ldr	r3, [r7, #20]
}
 8000d50:	e040      	b.n	8000dd4 <HAL_I2C_MspInit+0x1d0>
  else if(i2cHandle->Instance==I2C3)
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a25      	ldr	r2, [pc, #148]	@ (8000dec <HAL_I2C_MspInit+0x1e8>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d13b      	bne.n	8000dd4 <HAL_I2C_MspInit+0x1d0>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8000d5c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d60:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000d62:	2300      	movs	r3, #0
 8000d64:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	f003 fef0 	bl	8004b50 <HAL_RCCEx_PeriphCLKConfig>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <HAL_I2C_MspInit+0x176>
      Error_Handler();
 8000d76:	f000 f9f9 	bl	800116c <Error_Handler>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d7a:	4b19      	ldr	r3, [pc, #100]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000d7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d7e:	4a18      	ldr	r2, [pc, #96]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000d80:	f043 0304 	orr.w	r3, r3, #4
 8000d84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d86:	4b16      	ldr	r3, [pc, #88]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000d88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d8a:	f003 0304 	and.w	r3, r3, #4
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000d92:	2303      	movs	r3, #3
 8000d94:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000d98:	2312      	movs	r3, #18
 8000d9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000da4:	2303      	movs	r3, #3
 8000da6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000daa:	2304      	movs	r3, #4
 8000dac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db0:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8000db4:	4619      	mov	r1, r3
 8000db6:	480e      	ldr	r0, [pc, #56]	@ (8000df0 <HAL_I2C_MspInit+0x1ec>)
 8000db8:	f001 f9f6 	bl	80021a8 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000dbc:	4b08      	ldr	r3, [pc, #32]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dc0:	4a07      	ldr	r2, [pc, #28]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000dc2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000dc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dc8:	4b05      	ldr	r3, [pc, #20]	@ (8000de0 <HAL_I2C_MspInit+0x1dc>)
 8000dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000dd0:	60fb      	str	r3, [r7, #12]
 8000dd2:	68fb      	ldr	r3, [r7, #12]
}
 8000dd4:	bf00      	nop
 8000dd6:	3798      	adds	r7, #152	@ 0x98
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}
 8000ddc:	40005400 	.word	0x40005400
 8000de0:	40021000 	.word	0x40021000
 8000de4:	48000400 	.word	0x48000400
 8000de8:	40005800 	.word	0x40005800
 8000dec:	40005c00 	.word	0x40005c00
 8000df0:	48000800 	.word	0x48000800

08000df4 <I2CHelper_ReadRegisterAsShort>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint16_t I2CHelper_ReadRegisterAsShort(BQ_data* BMS, uint8_t address)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b084      	sub	sp, #16
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	70fb      	strb	r3, [r7, #3]
	uint8_t buf[2];
	I2CHelper_ReadRegister(BMS, address, buf, 2);
 8000e00:	f107 020c 	add.w	r2, r7, #12
 8000e04:	78f9      	ldrb	r1, [r7, #3]
 8000e06:	2302      	movs	r3, #2
 8000e08:	6878      	ldr	r0, [r7, #4]
 8000e0a:	f000 f826 	bl	8000e5a <I2CHelper_ReadRegister>
	uint16_t result = 0;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	81fb      	strh	r3, [r7, #14]

	result = result | buf[0];
 8000e12:	7b3b      	ldrb	r3, [r7, #12]
 8000e14:	461a      	mov	r2, r3
 8000e16:	89fb      	ldrh	r3, [r7, #14]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	81fb      	strh	r3, [r7, #14]
	result = result | (buf[1] << 8);
 8000e1c:	7b7b      	ldrb	r3, [r7, #13]
 8000e1e:	021b      	lsls	r3, r3, #8
 8000e20:	b21a      	sxth	r2, r3
 8000e22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e26:	4313      	orrs	r3, r2
 8000e28:	b21b      	sxth	r3, r3
 8000e2a:	81fb      	strh	r3, [r7, #14]

	return result;
 8000e2c:	89fb      	ldrh	r3, [r7, #14]
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3710      	adds	r7, #16
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}

08000e36 <I2CHelper_ReadRegisterAsChar>:
 * @param i2c I2C_HandleTypeDef pointer
 * @param device device address
 * @param address address from read
 **/
uint8_t I2CHelper_ReadRegisterAsChar(BQ_data* BMS, uint8_t address)
{
 8000e36:	b580      	push	{r7, lr}
 8000e38:	b084      	sub	sp, #16
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
 8000e3e:	460b      	mov	r3, r1
 8000e40:	70fb      	strb	r3, [r7, #3]
	uint8_t buf[1];
	I2CHelper_ReadRegister(BMS, address, buf, 1);
 8000e42:	f107 020c 	add.w	r2, r7, #12
 8000e46:	78f9      	ldrb	r1, [r7, #3]
 8000e48:	2301      	movs	r3, #1
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f000 f805 	bl	8000e5a <I2CHelper_ReadRegister>

	return buf[0];
 8000e50:	7b3b      	ldrb	r3, [r7, #12]
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3710      	adds	r7, #16
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <I2CHelper_ReadRegister>:
 * @param address where to read
 * @param receive_buffer array to write
 * @param size receive_buffer size
 */
void I2CHelper_ReadRegister(BQ_data* BMS, uint8_t address, uint8_t *receive_buffer, uint8_t size)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b086      	sub	sp, #24
 8000e5e:	af02      	add	r7, sp, #8
 8000e60:	60f8      	str	r0, [r7, #12]
 8000e62:	607a      	str	r2, [r7, #4]
 8000e64:	461a      	mov	r2, r3
 8000e66:	460b      	mov	r3, r1
 8000e68:	72fb      	strb	r3, [r7, #11]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	72bb      	strb	r3, [r7, #10]
	HAL_I2C_Master_Transmit(BMS->bq_i2c, BMS->bq_deviceAddress, &address, 1, 100);
 8000e6e:	68fb      	ldr	r3, [r7, #12]
 8000e70:	6818      	ldr	r0, [r3, #0]
 8000e72:	68fb      	ldr	r3, [r7, #12]
 8000e74:	791b      	ldrb	r3, [r3, #4]
 8000e76:	4619      	mov	r1, r3
 8000e78:	f107 020b 	add.w	r2, r7, #11
 8000e7c:	2364      	movs	r3, #100	@ 0x64
 8000e7e:	9300      	str	r3, [sp, #0]
 8000e80:	2301      	movs	r3, #1
 8000e82:	f001 fbf1 	bl	8002668 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(BMS->bq_i2c, BMS->bq_deviceAddress,  receive_buffer, size, 100);
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	6818      	ldr	r0, [r3, #0]
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	791b      	ldrb	r3, [r3, #4]
 8000e8e:	4619      	mov	r1, r3
 8000e90:	7abb      	ldrb	r3, [r7, #10]
 8000e92:	b29b      	uxth	r3, r3
 8000e94:	2264      	movs	r2, #100	@ 0x64
 8000e96:	9200      	str	r2, [sp, #0]
 8000e98:	687a      	ldr	r2, [r7, #4]
 8000e9a:	f001 fcfd 	bl	8002898 <HAL_I2C_Master_Receive>
}
 8000e9e:	bf00      	nop
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <I2CHelper_CheckAddress>:
 * @brief scanning i2c devices and return first
 * @param i2c I2C_HandleTypeDef pointer
 * @return first i2c device
 */
void I2CHelper_CheckAddress(BQ_data* BMS)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b084      	sub	sp, #16
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_I2C_IsDeviceReady(BMS->bq_i2c, BMS->bq_deviceAddress, 3, 5);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6818      	ldr	r0, [r3, #0]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	791b      	ldrb	r3, [r3, #4]
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	2305      	movs	r3, #5
 8000eba:	2203      	movs	r2, #3
 8000ebc:	f001 fde2 	bl	8002a84 <HAL_I2C_IsDeviceReady>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	73bb      	strb	r3, [r7, #14]
	if (ret == HAL_BUSY){
 8000ec4:	7bbb      	ldrb	r3, [r7, #14]
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d103      	bne.n	8000ed2 <I2CHelper_CheckAddress+0x2c>
		BMS->connection = NEED_RESET;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2203      	movs	r2, #3
 8000ece:	751a      	strb	r2, [r3, #20]
		return;
 8000ed0:	e029      	b.n	8000f26 <I2CHelper_CheckAddress+0x80>
	}
	if (ret == HAL_OK)
 8000ed2:	7bbb      	ldrb	r3, [r7, #14]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d103      	bne.n	8000ee0 <I2CHelper_CheckAddress+0x3a>
	{
		BMS->connection = CONNECTED;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2200      	movs	r2, #0
 8000edc:	751a      	strb	r2, [r3, #20]
		return;
 8000ede:	e022      	b.n	8000f26 <I2CHelper_CheckAddress+0x80>
	}
	for (uint8_t i = 1; i < 255; i++)
 8000ee0:	2301      	movs	r3, #1
 8000ee2:	73fb      	strb	r3, [r7, #15]
 8000ee4:	e019      	b.n	8000f1a <I2CHelper_CheckAddress+0x74>
	{
		ret = HAL_I2C_IsDeviceReady(BMS->bq_i2c, i, 3, 5);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	6818      	ldr	r0, [r3, #0]
 8000eea:	7bfb      	ldrb	r3, [r7, #15]
 8000eec:	b299      	uxth	r1, r3
 8000eee:	2305      	movs	r3, #5
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	f001 fdc7 	bl	8002a84 <HAL_I2C_IsDeviceReady>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	73bb      	strb	r3, [r7, #14]
		if (ret == HAL_OK)
 8000efa:	7bbb      	ldrb	r3, [r7, #14]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d106      	bne.n	8000f0e <I2CHelper_CheckAddress+0x68>
		{
			BMS->bq_deviceAddress = i;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	7bfa      	ldrb	r2, [r7, #15]
 8000f04:	711a      	strb	r2, [r3, #4]
			BMS->connection = CHANGED_ADDRESS;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	2201      	movs	r2, #1
 8000f0a:	751a      	strb	r2, [r3, #20]
			return;
 8000f0c:	e00b      	b.n	8000f26 <I2CHelper_CheckAddress+0x80>
		}
		HAL_Delay(1);
 8000f0e:	2001      	movs	r0, #1
 8000f10:	f000 fa98 	bl	8001444 <HAL_Delay>
	for (uint8_t i = 1; i < 255; i++)
 8000f14:	7bfb      	ldrb	r3, [r7, #15]
 8000f16:	3301      	adds	r3, #1
 8000f18:	73fb      	strb	r3, [r7, #15]
 8000f1a:	7bfb      	ldrb	r3, [r7, #15]
 8000f1c:	2bff      	cmp	r3, #255	@ 0xff
 8000f1e:	d1e2      	bne.n	8000ee6 <I2CHelper_CheckAddress+0x40>
	}
	BMS->connection = INVALID_DEVICE;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	2202      	movs	r2, #2
 8000f24:	751a      	strb	r2, [r3, #20]
}
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}

08000f2c <HAL_GPIO_EXTI_Callback>:
#endif


bool status;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	4603      	mov	r3, r0
 8000f34:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == B1_Pin){
 8000f36:	88fb      	ldrh	r3, [r7, #6]
 8000f38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000f3c:	d113      	bne.n	8000f66 <HAL_GPIO_EXTI_Callback+0x3a>
	  status = !status;
 8000f3e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f70 <HAL_GPIO_EXTI_Callback+0x44>)
 8000f40:	781b      	ldrb	r3, [r3, #0]
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	bf14      	ite	ne
 8000f46:	2301      	movne	r3, #1
 8000f48:	2300      	moveq	r3, #0
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	f083 0301 	eor.w	r3, r3, #1
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	b2da      	uxtb	r2, r3
 8000f58:	4b05      	ldr	r3, [pc, #20]	@ (8000f70 <HAL_GPIO_EXTI_Callback+0x44>)
 8000f5a:	701a      	strb	r2, [r3, #0]
	  HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
 8000f5c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000f60:	4804      	ldr	r0, [pc, #16]	@ (8000f74 <HAL_GPIO_EXTI_Callback+0x48>)
 8000f62:	f001 fab3 	bl	80024cc <HAL_GPIO_TogglePin>
  }
}
 8000f66:	bf00      	nop
 8000f68:	3708      	adds	r7, #8
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	bf00      	nop
 8000f70:	200002b0 	.word	0x200002b0
 8000f74:	48000400 	.word	0x48000400

08000f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f7c:	f000 f9e6 	bl	800134c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f80:	f000 f828 	bl	8000fd4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f84:	f7ff fcfc 	bl	8000980 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f88:	f7ff fd7c 	bl	8000a84 <MX_I2C1_Init>
  MX_CAN1_Init();
 8000f8c:	f7ff fc40 	bl	8000810 <MX_CAN1_Init>
  MX_I2C2_Init();
 8000f90:	f7ff fdb8 	bl	8000b04 <MX_I2C2_Init>
  MX_I2C3_Init();
 8000f94:	f7ff fdf6 	bl	8000b84 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */


//  BQ_BoundaryCellVoltage balance;
  status = false;
 8000f98:	4b09      	ldr	r3, [pc, #36]	@ (8000fc0 <main+0x48>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	701a      	strb	r2, [r3, #0]
//  uint16_t cells[6] = {0};
//  bool fun[5] = {0};
//  uint8_t test[11] = {0};
//  uint16_t temperature[2] = {0};
#ifdef USED_I2C1
  BQ_Init(&hi2c1);
 8000f9e:	4809      	ldr	r0, [pc, #36]	@ (8000fc4 <main+0x4c>)
 8000fa0:	f7ff f914 	bl	80001cc <BQ_Init>
#endif
#ifdef USED_I2C2
  BQ_Init(&hi2c2);
#endif
#ifdef USED_I2C3
  BQ_Init(&hi2c3);
 8000fa4:	4808      	ldr	r0, [pc, #32]	@ (8000fc8 <main+0x50>)
 8000fa6:	f7ff f911 	bl	80001cc <BQ_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(200);
 8000faa:	20c8      	movs	r0, #200	@ 0xc8
 8000fac:	f000 fa4a 	bl	8001444 <HAL_Delay>
#ifdef USED_I2C1
	  BQ_and_can(&BMS_1);
 8000fb0:	4806      	ldr	r0, [pc, #24]	@ (8000fcc <main+0x54>)
 8000fb2:	f000 f861 	bl	8001078 <BQ_and_can>
#endif
#ifdef USED_I2C2
	  BQ_and_can(&BMS_2);
#endif
#ifdef USED_I2C3
	  BQ_and_can(&BMS_3);
 8000fb6:	4806      	ldr	r0, [pc, #24]	@ (8000fd0 <main+0x58>)
 8000fb8:	f000 f85e 	bl	8001078 <BQ_and_can>
	  HAL_Delay(200);
 8000fbc:	bf00      	nop
 8000fbe:	e7f4      	b.n	8000faa <main+0x32>
 8000fc0:	200002b0 	.word	0x200002b0
 8000fc4:	20000094 	.word	0x20000094
 8000fc8:	2000013c 	.word	0x2000013c
 8000fcc:	20000190 	.word	0x20000190
 8000fd0:	20000220 	.word	0x20000220

08000fd4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b096      	sub	sp, #88	@ 0x58
 8000fd8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fda:	f107 0314 	add.w	r3, r7, #20
 8000fde:	2244      	movs	r2, #68	@ 0x44
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f004 f980 	bl	80052e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fe8:	463b      	mov	r3, r7
 8000fea:	2200      	movs	r2, #0
 8000fec:	601a      	str	r2, [r3, #0]
 8000fee:	605a      	str	r2, [r3, #4]
 8000ff0:	609a      	str	r2, [r3, #8]
 8000ff2:	60da      	str	r2, [r3, #12]
 8000ff4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000ff6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000ffa:	f002 ff53 	bl	8003ea4 <HAL_PWREx_ControlVoltageScaling>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001004:	f000 f8b2 	bl	800116c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001008:	2302      	movs	r3, #2
 800100a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800100c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001010:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001012:	2310      	movs	r3, #16
 8001014:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001016:	2302      	movs	r3, #2
 8001018:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800101a:	2302      	movs	r3, #2
 800101c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800101e:	2301      	movs	r3, #1
 8001020:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 9;
 8001022:	2309      	movs	r3, #9
 8001024:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001026:	2307      	movs	r3, #7
 8001028:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800102a:	2302      	movs	r3, #2
 800102c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800102e:	2302      	movs	r3, #2
 8001030:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	4618      	mov	r0, r3
 8001038:	f002 ff8a 	bl	8003f50 <HAL_RCC_OscConfig>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001042:	f000 f893 	bl	800116c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001046:	230f      	movs	r3, #15
 8001048:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800104a:	2303      	movs	r3, #3
 800104c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104e:	2300      	movs	r3, #0
 8001050:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001052:	2300      	movs	r3, #0
 8001054:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001056:	2300      	movs	r3, #0
 8001058:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800105a:	463b      	mov	r3, r7
 800105c:	2104      	movs	r1, #4
 800105e:	4618      	mov	r0, r3
 8001060:	f003 fb8a 	bl	8004778 <HAL_RCC_ClockConfig>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800106a:	f000 f87f 	bl	800116c <Error_Handler>
  }
}
 800106e:	bf00      	nop
 8001070:	3758      	adds	r7, #88	@ 0x58
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <BQ_and_can>:

/* USER CODE BEGIN 4 */
void BQ_and_can(BQ_data* BMS){
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	I2CHelper_CheckAddress(BMS);
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f7ff ff10 	bl	8000ea6 <I2CHelper_CheckAddress>
	if(BMS->connection == CONNECTED){
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	7d1b      	ldrb	r3, [r3, #20]
 800108a:	2b00      	cmp	r3, #0
 800108c:	d14c      	bne.n	8001128 <BQ_and_can+0xb0>
	  BQAction_UpdateData(BMS);
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f7ff faab 	bl	80005ea <BQAction_UpdateData>
	  BQ_GetSendData(BMS);
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f7ff fb84 	bl	80007a2 <BQ_GetSendData>
#ifdef USED_I2C1
	  if(BMS == &BMS_1){
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a24      	ldr	r2, [pc, #144]	@ (8001130 <BQ_and_can+0xb8>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d103      	bne.n	80010aa <BQ_and_can+0x32>
		  stat4.pidPos = 1.0f;
 80010a2:	4b24      	ldr	r3, [pc, #144]	@ (8001134 <BQ_and_can+0xbc>)
 80010a4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80010a8:	611a      	str	r2, [r3, #16]
	  if(BMS == &BMS_2){
		  stat4.pidPos = 2.0f;
	  }
#endif
#ifdef USED_I2C3
	  if(BMS == &BMS_3){
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a22      	ldr	r2, [pc, #136]	@ (8001138 <BQ_and_can+0xc0>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d102      	bne.n	80010b8 <BQ_and_can+0x40>
		  stat4.pidPos = 3.0f;
 80010b2:	4b20      	ldr	r3, [pc, #128]	@ (8001134 <BQ_and_can+0xbc>)
 80010b4:	4a21      	ldr	r2, [pc, #132]	@ (800113c <BQ_and_can+0xc4>)
 80010b6:	611a      	str	r2, [r3, #16]
	  }
#endif
	  stat4.currentIn = (float)(BMS->data.current) / 1000;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80010be:	ee07 3a90 	vmov	s15, r3
 80010c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010c6:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8001140 <BQ_and_can+0xc8>
 80010ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ce:	4b19      	ldr	r3, [pc, #100]	@ (8001134 <BQ_and_can+0xbc>)
 80010d0:	edc3 7a03 	vstr	s15, [r3, #12]
	  stat4.tempFet = (float)(BMS->data.fet_temperature) / 10;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	8a1b      	ldrh	r3, [r3, #16]
 80010d8:	ee07 3a90 	vmov	s15, r3
 80010dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010e0:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80010e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010e8:	4b12      	ldr	r3, [pc, #72]	@ (8001134 <BQ_and_can+0xbc>)
 80010ea:	edc3 7a01 	vstr	s15, [r3, #4]
	  stat4.tempMotor = (float)(BMS->data.cell_temperature) / 10;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	8a5b      	ldrh	r3, [r3, #18]
 80010f2:	ee07 3a90 	vmov	s15, r3
 80010f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010fa:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 80010fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001102:	4b0c      	ldr	r3, [pc, #48]	@ (8001134 <BQ_and_can+0xbc>)
 8001104:	edc3 7a02 	vstr	s15, [r3, #8]
	  VESC_convertStatus4ToRaw(&rawFrame, &stat4);
 8001108:	490a      	ldr	r1, [pc, #40]	@ (8001134 <BQ_and_can+0xbc>)
 800110a:	480e      	ldr	r0, [pc, #56]	@ (8001144 <BQ_and_can+0xcc>)
 800110c:	f004 f85c 	bl	80051c8 <VESC_convertStatus4ToRaw>
	  vesc2halcan(&TxHeader, txData, 8, &rawFrame);
 8001110:	4b0c      	ldr	r3, [pc, #48]	@ (8001144 <BQ_and_can+0xcc>)
 8001112:	2208      	movs	r2, #8
 8001114:	490c      	ldr	r1, [pc, #48]	@ (8001148 <BQ_and_can+0xd0>)
 8001116:	480d      	ldr	r0, [pc, #52]	@ (800114c <BQ_and_can+0xd4>)
 8001118:	f000 f8ba 	bl	8001290 <vesc2halcan>
	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, txData, &TxMailbox);
 800111c:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <BQ_and_can+0xd8>)
 800111e:	4a0a      	ldr	r2, [pc, #40]	@ (8001148 <BQ_and_can+0xd0>)
 8001120:	490a      	ldr	r1, [pc, #40]	@ (800114c <BQ_and_can+0xd4>)
 8001122:	480c      	ldr	r0, [pc, #48]	@ (8001154 <BQ_and_can+0xdc>)
 8001124:	f000 fbbb 	bl	800189e <HAL_CAN_AddTxMessage>
	}
}
 8001128:	bf00      	nop
 800112a:	3708      	adds	r7, #8
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20000190 	.word	0x20000190
 8001134:	200002b4 	.word	0x200002b4
 8001138:	20000220 	.word	0x20000220
 800113c:	40400000 	.word	0x40400000
 8001140:	447a0000 	.word	0x447a0000
 8001144:	200002c8 	.word	0x200002c8
 8001148:	200002d8 	.word	0x200002d8
 800114c:	20000028 	.word	0x20000028
 8001150:	20000040 	.word	0x20000040
 8001154:	2000006c 	.word	0x2000006c

08001158 <HAL_CAN_RxFifo0MsgPendingCallback>:
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]

}
 8001160:	bf00      	nop
 8001162:	370c      	adds	r7, #12
 8001164:	46bd      	mov	sp, r7
 8001166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116a:	4770      	bx	lr

0800116c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001170:	b672      	cpsid	i
}
 8001172:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001174:	bf00      	nop
 8001176:	e7fd      	b.n	8001174 <Error_Handler+0x8>

08001178 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117e:	4b0f      	ldr	r3, [pc, #60]	@ (80011bc <HAL_MspInit+0x44>)
 8001180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001182:	4a0e      	ldr	r2, [pc, #56]	@ (80011bc <HAL_MspInit+0x44>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6613      	str	r3, [r2, #96]	@ 0x60
 800118a:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <HAL_MspInit+0x44>)
 800118c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	607b      	str	r3, [r7, #4]
 8001194:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <HAL_MspInit+0x44>)
 8001198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800119a:	4a08      	ldr	r2, [pc, #32]	@ (80011bc <HAL_MspInit+0x44>)
 800119c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80011a2:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <HAL_MspInit+0x44>)
 80011a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011aa:	603b      	str	r3, [r7, #0]
 80011ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011ae:	bf00      	nop
 80011b0:	370c      	adds	r7, #12
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	40021000 	.word	0x40021000

080011c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011c4:	bf00      	nop
 80011c6:	e7fd      	b.n	80011c4 <NMI_Handler+0x4>

080011c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011cc:	bf00      	nop
 80011ce:	e7fd      	b.n	80011cc <HardFault_Handler+0x4>

080011d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011d0:	b480      	push	{r7}
 80011d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011d4:	bf00      	nop
 80011d6:	e7fd      	b.n	80011d4 <MemManage_Handler+0x4>

080011d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011dc:	bf00      	nop
 80011de:	e7fd      	b.n	80011dc <BusFault_Handler+0x4>

080011e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <UsageFault_Handler+0x4>

080011e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011f6:	b480      	push	{r7}
 80011f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011fa:	bf00      	nop
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr

08001204 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr

08001212 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001216:	f000 f8f5 	bl	8001404 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800121a:	bf00      	nop
 800121c:	bd80      	pop	{r7, pc}
	...

08001220 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001224:	4802      	ldr	r0, [pc, #8]	@ (8001230 <CAN1_RX0_IRQHandler+0x10>)
 8001226:	f000 fc30 	bl	8001a8a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800122a:	bf00      	nop
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	2000006c 	.word	0x2000006c

08001234 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001238:	4802      	ldr	r0, [pc, #8]	@ (8001244 <I2C1_EV_IRQHandler+0x10>)
 800123a:	f001 fd0f 	bl	8002c5c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800123e:	bf00      	nop
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	20000094 	.word	0x20000094

08001248 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800124c:	4802      	ldr	r0, [pc, #8]	@ (8001258 <I2C1_ER_IRQHandler+0x10>)
 800124e:	f001 fd1f 	bl	8002c90 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}
 8001256:	bf00      	nop
 8001258:	20000094 	.word	0x20000094

0800125c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001260:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001264:	f001 f94c 	bl	8002500 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}

0800126c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001270:	4b06      	ldr	r3, [pc, #24]	@ (800128c <SystemInit+0x20>)
 8001272:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001276:	4a05      	ldr	r2, [pc, #20]	@ (800128c <SystemInit+0x20>)
 8001278:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800127c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <vesc2halcan>:
#include "vesc2halcan.h"

uint8_t vesc2halcan(CAN_TxHeaderTypeDef* txHeader, uint8_t* txData, size_t txDataSize, const VESC_RawFrame* vescRawFrame)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
 800129c:	603b      	str	r3, [r7, #0]
	if (txDataSize < vescRawFrame->can_dlc){
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	791b      	ldrb	r3, [r3, #4]
 80012a2:	461a      	mov	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	4293      	cmp	r3, r2
 80012a8:	d201      	bcs.n	80012ae <vesc2halcan+0x1e>
		return VESC2HALCAN_ERR_TXDATA;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e020      	b.n	80012f0 <vesc2halcan+0x60>
	}
	txHeader->ExtId = *(uint32_t*)vescRawFrame & 0x1FFFFFFF; //Identifier
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	605a      	str	r2, [r3, #4]
	txHeader->IDE = CAN_ID_EXT;//IdType
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2204      	movs	r2, #4
 80012be:	609a      	str	r2, [r3, #8]
	txHeader->RTR = CAN_RTR_DATA; //TxFrameType
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2200      	movs	r2, #0
 80012c4:	60da      	str	r2, [r3, #12]

	// see FDCAN_data_length_code
	if (vescRawFrame->can_dlc >= 0u && vescRawFrame->can_dlc <= 8u){
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	791b      	ldrb	r3, [r3, #4]
 80012ca:	2b08      	cmp	r3, #8
 80012cc:	d80f      	bhi.n	80012ee <vesc2halcan+0x5e>
		txHeader->DLC = vescRawFrame->can_dlc;
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	791b      	ldrb	r3, [r3, #4]
 80012d2:	461a      	mov	r2, r3
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	611a      	str	r2, [r3, #16]
//	txHeader->BitRateSwitch = FDCAN_BRS_OFF;
//	txHeader->FDFormat = FDCAN_CLASSIC_CAN;
//	txHeader->TxEventFifoControl = FDCAN_NO_TX_EVENTS;
//	txHeader->MessageMarker = 0x0;

	memcpy(txData, vescRawFrame->rawData, vescRawFrame->can_dlc);
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	f103 0108 	add.w	r1, r3, #8
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	791b      	ldrb	r3, [r3, #4]
 80012e2:	461a      	mov	r2, r3
 80012e4:	68b8      	ldr	r0, [r7, #8]
 80012e6:	f004 f82b 	bl	8005340 <memcpy>

	return VESC2HALCAN_OK;
 80012ea:	2300      	movs	r3, #0
 80012ec:	e000      	b.n	80012f0 <vesc2halcan+0x60>
		return VESC2HALCAN_ERR_DLC;
 80012ee:	2303      	movs	r3, #3
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3710      	adds	r7, #16
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}

080012f8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012f8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001330 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012fc:	f7ff ffb6 	bl	800126c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001300:	480c      	ldr	r0, [pc, #48]	@ (8001334 <LoopForever+0x6>)
  ldr r1, =_edata
 8001302:	490d      	ldr	r1, [pc, #52]	@ (8001338 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001304:	4a0d      	ldr	r2, [pc, #52]	@ (800133c <LoopForever+0xe>)
  movs r3, #0
 8001306:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001308:	e002      	b.n	8001310 <LoopCopyDataInit>

0800130a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800130a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800130c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800130e:	3304      	adds	r3, #4

08001310 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001310:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001312:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001314:	d3f9      	bcc.n	800130a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001316:	4a0a      	ldr	r2, [pc, #40]	@ (8001340 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001318:	4c0a      	ldr	r4, [pc, #40]	@ (8001344 <LoopForever+0x16>)
  movs r3, #0
 800131a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800131c:	e001      	b.n	8001322 <LoopFillZerobss>

0800131e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800131e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001320:	3204      	adds	r2, #4

08001322 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001322:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001324:	d3fb      	bcc.n	800131e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001326:	f003 ffe7 	bl	80052f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800132a:	f7ff fe25 	bl	8000f78 <main>

0800132e <LoopForever>:

LoopForever:
    b LoopForever
 800132e:	e7fe      	b.n	800132e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001330:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001334:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001338:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800133c:	080053bc 	.word	0x080053bc
  ldr r2, =_sbss
 8001340:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001344:	200002e4 	.word	0x200002e4

08001348 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001348:	e7fe      	b.n	8001348 <ADC1_IRQHandler>
	...

0800134c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001352:	2300      	movs	r3, #0
 8001354:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001356:	4b0c      	ldr	r3, [pc, #48]	@ (8001388 <HAL_Init+0x3c>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	4a0b      	ldr	r2, [pc, #44]	@ (8001388 <HAL_Init+0x3c>)
 800135c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001360:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001362:	2003      	movs	r0, #3
 8001364:	f000 fe90 	bl	8002088 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001368:	2000      	movs	r0, #0
 800136a:	f000 f80f 	bl	800138c <HAL_InitTick>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d002      	beq.n	800137a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	71fb      	strb	r3, [r7, #7]
 8001378:	e001      	b.n	800137e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800137a:	f7ff fefd 	bl	8001178 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800137e:	79fb      	ldrb	r3, [r7, #7]
}
 8001380:	4618      	mov	r0, r3
 8001382:	3708      	adds	r7, #8
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40022000 	.word	0x40022000

0800138c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001394:	2300      	movs	r3, #0
 8001396:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001398:	4b17      	ldr	r3, [pc, #92]	@ (80013f8 <HAL_InitTick+0x6c>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d023      	beq.n	80013e8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80013a0:	4b16      	ldr	r3, [pc, #88]	@ (80013fc <HAL_InitTick+0x70>)
 80013a2:	681a      	ldr	r2, [r3, #0]
 80013a4:	4b14      	ldr	r3, [pc, #80]	@ (80013f8 <HAL_InitTick+0x6c>)
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	4619      	mov	r1, r3
 80013aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80013ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80013b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 fe9b 	bl	80020f2 <HAL_SYSTICK_Config>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10f      	bne.n	80013e2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2b0f      	cmp	r3, #15
 80013c6:	d809      	bhi.n	80013dc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013c8:	2200      	movs	r2, #0
 80013ca:	6879      	ldr	r1, [r7, #4]
 80013cc:	f04f 30ff 	mov.w	r0, #4294967295
 80013d0:	f000 fe65 	bl	800209e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001400 <HAL_InitTick+0x74>)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	6013      	str	r3, [r2, #0]
 80013da:	e007      	b.n	80013ec <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	e004      	b.n	80013ec <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	73fb      	strb	r3, [r7, #15]
 80013e6:	e001      	b.n	80013ec <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80013e8:	2301      	movs	r3, #1
 80013ea:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
 80013f6:	bf00      	nop
 80013f8:	20000008 	.word	0x20000008
 80013fc:	20000000 	.word	0x20000000
 8001400:	20000004 	.word	0x20000004

08001404 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001408:	4b06      	ldr	r3, [pc, #24]	@ (8001424 <HAL_IncTick+0x20>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	461a      	mov	r2, r3
 800140e:	4b06      	ldr	r3, [pc, #24]	@ (8001428 <HAL_IncTick+0x24>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4413      	add	r3, r2
 8001414:	4a04      	ldr	r2, [pc, #16]	@ (8001428 <HAL_IncTick+0x24>)
 8001416:	6013      	str	r3, [r2, #0]
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	20000008 	.word	0x20000008
 8001428:	200002e0 	.word	0x200002e0

0800142c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return uwTick;
 8001430:	4b03      	ldr	r3, [pc, #12]	@ (8001440 <HAL_GetTick+0x14>)
 8001432:	681b      	ldr	r3, [r3, #0]
}
 8001434:	4618      	mov	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	200002e0 	.word	0x200002e0

08001444 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b084      	sub	sp, #16
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800144c:	f7ff ffee 	bl	800142c <HAL_GetTick>
 8001450:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	f1b3 3fff 	cmp.w	r3, #4294967295
 800145c:	d005      	beq.n	800146a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800145e:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <HAL_Delay+0x44>)
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	461a      	mov	r2, r3
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	4413      	add	r3, r2
 8001468:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800146a:	bf00      	nop
 800146c:	f7ff ffde 	bl	800142c <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	68fa      	ldr	r2, [r7, #12]
 8001478:	429a      	cmp	r2, r3
 800147a:	d8f7      	bhi.n	800146c <HAL_Delay+0x28>
  {
  }
}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	3710      	adds	r7, #16
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	20000008 	.word	0x20000008

0800148c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e0ed      	b.n	800167a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d102      	bne.n	80014b0 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80014aa:	6878      	ldr	r0, [r7, #4]
 80014ac:	f7ff fa1c 	bl	80008e8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f042 0201 	orr.w	r2, r2, #1
 80014be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014c0:	f7ff ffb4 	bl	800142c <HAL_GetTick>
 80014c4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014c6:	e012      	b.n	80014ee <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80014c8:	f7ff ffb0 	bl	800142c <HAL_GetTick>
 80014cc:	4602      	mov	r2, r0
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	1ad3      	subs	r3, r2, r3
 80014d2:	2b0a      	cmp	r3, #10
 80014d4:	d90b      	bls.n	80014ee <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80014da:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2205      	movs	r2, #5
 80014e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e0c5      	b.n	800167a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d0e5      	beq.n	80014c8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f022 0202 	bic.w	r2, r2, #2
 800150a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800150c:	f7ff ff8e 	bl	800142c <HAL_GetTick>
 8001510:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001512:	e012      	b.n	800153a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001514:	f7ff ff8a 	bl	800142c <HAL_GetTick>
 8001518:	4602      	mov	r2, r0
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	1ad3      	subs	r3, r2, r3
 800151e:	2b0a      	cmp	r3, #10
 8001520:	d90b      	bls.n	800153a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001526:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2205      	movs	r2, #5
 8001532:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e09f      	b.n	800167a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d1e5      	bne.n	8001514 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	7e1b      	ldrb	r3, [r3, #24]
 800154c:	2b01      	cmp	r3, #1
 800154e:	d108      	bne.n	8001562 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	681a      	ldr	r2, [r3, #0]
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	e007      	b.n	8001572 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681a      	ldr	r2, [r3, #0]
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001570:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	7e5b      	ldrb	r3, [r3, #25]
 8001576:	2b01      	cmp	r3, #1
 8001578:	d108      	bne.n	800158c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	681a      	ldr	r2, [r3, #0]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	e007      	b.n	800159c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800159a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	7e9b      	ldrb	r3, [r3, #26]
 80015a0:	2b01      	cmp	r3, #1
 80015a2:	d108      	bne.n	80015b6 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	681a      	ldr	r2, [r3, #0]
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f042 0220 	orr.w	r2, r2, #32
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	e007      	b.n	80015c6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681a      	ldr	r2, [r3, #0]
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	f022 0220 	bic.w	r2, r2, #32
 80015c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	7edb      	ldrb	r3, [r3, #27]
 80015ca:	2b01      	cmp	r3, #1
 80015cc:	d108      	bne.n	80015e0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f022 0210 	bic.w	r2, r2, #16
 80015dc:	601a      	str	r2, [r3, #0]
 80015de:	e007      	b.n	80015f0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	681a      	ldr	r2, [r3, #0]
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f042 0210 	orr.w	r2, r2, #16
 80015ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	7f1b      	ldrb	r3, [r3, #28]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d108      	bne.n	800160a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	f042 0208 	orr.w	r2, r2, #8
 8001606:	601a      	str	r2, [r3, #0]
 8001608:	e007      	b.n	800161a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	681a      	ldr	r2, [r3, #0]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	f022 0208 	bic.w	r2, r2, #8
 8001618:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	7f5b      	ldrb	r3, [r3, #29]
 800161e:	2b01      	cmp	r3, #1
 8001620:	d108      	bne.n	8001634 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	681a      	ldr	r2, [r3, #0]
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f042 0204 	orr.w	r2, r2, #4
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	e007      	b.n	8001644 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f022 0204 	bic.w	r2, r2, #4
 8001642:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689a      	ldr	r2, [r3, #8]
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	431a      	orrs	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	431a      	orrs	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	695b      	ldr	r3, [r3, #20]
 8001658:	ea42 0103 	orr.w	r1, r2, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	1e5a      	subs	r2, r3, #1
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	430a      	orrs	r2, r1
 8001668:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2200      	movs	r2, #0
 800166e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	2201      	movs	r2, #1
 8001674:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001678:	2300      	movs	r3, #0
}
 800167a:	4618      	mov	r0, r3
 800167c:	3710      	adds	r7, #16
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001682:	b480      	push	{r7}
 8001684:	b087      	sub	sp, #28
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
 800168a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001698:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800169a:	7cfb      	ldrb	r3, [r7, #19]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d003      	beq.n	80016a8 <HAL_CAN_ConfigFilter+0x26>
 80016a0:	7cfb      	ldrb	r3, [r7, #19]
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	f040 80aa 	bne.w	80017fc <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80016ae:	f043 0201 	orr.w	r2, r3, #1
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	f003 031f 	and.w	r3, r3, #31
 80016c0:	2201      	movs	r2, #1
 80016c2:	fa02 f303 	lsl.w	r3, r2, r3
 80016c6:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	43db      	mvns	r3, r3
 80016d2:	401a      	ands	r2, r3
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d123      	bne.n	800172a <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	43db      	mvns	r3, r3
 80016ec:	401a      	ands	r2, r3
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001700:	683a      	ldr	r2, [r7, #0]
 8001702:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001704:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	3248      	adds	r2, #72	@ 0x48
 800170a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800171e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001720:	6979      	ldr	r1, [r7, #20]
 8001722:	3348      	adds	r3, #72	@ 0x48
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	440b      	add	r3, r1
 8001728:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	2b01      	cmp	r3, #1
 8001730:	d122      	bne.n	8001778 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	431a      	orrs	r2, r3
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800174e:	683a      	ldr	r2, [r7, #0]
 8001750:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001752:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001754:	697b      	ldr	r3, [r7, #20]
 8001756:	3248      	adds	r2, #72	@ 0x48
 8001758:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001762:	683b      	ldr	r3, [r7, #0]
 8001764:	68db      	ldr	r3, [r3, #12]
 8001766:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800176c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800176e:	6979      	ldr	r1, [r7, #20]
 8001770:	3348      	adds	r3, #72	@ 0x48
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	440b      	add	r3, r1
 8001776:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d109      	bne.n	8001794 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	43db      	mvns	r3, r3
 800178a:	401a      	ands	r2, r3
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001792:	e007      	b.n	80017a4 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800179a:	68fb      	ldr	r3, [r7, #12]
 800179c:	431a      	orrs	r2, r3
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d109      	bne.n	80017c0 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	43db      	mvns	r3, r3
 80017b6:	401a      	ands	r2, r3
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 80017be:	e007      	b.n	80017d0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	431a      	orrs	r2, r3
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80017d0:	683b      	ldr	r3, [r7, #0]
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d107      	bne.n	80017e8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	431a      	orrs	r2, r3
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80017ee:	f023 0201 	bic.w	r2, r3, #1
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80017f8:	2300      	movs	r3, #0
 80017fa:	e006      	b.n	800180a <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001800:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001808:	2301      	movs	r3, #1
  }
}
 800180a:	4618      	mov	r0, r3
 800180c:	371c      	adds	r7, #28
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr

08001816 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b084      	sub	sp, #16
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001824:	b2db      	uxtb	r3, r3
 8001826:	2b01      	cmp	r3, #1
 8001828:	d12e      	bne.n	8001888 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2202      	movs	r2, #2
 800182e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	f022 0201 	bic.w	r2, r2, #1
 8001840:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001842:	f7ff fdf3 	bl	800142c <HAL_GetTick>
 8001846:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001848:	e012      	b.n	8001870 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800184a:	f7ff fdef 	bl	800142c <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b0a      	cmp	r3, #10
 8001856:	d90b      	bls.n	8001870 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800185c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2205      	movs	r2, #5
 8001868:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800186c:	2301      	movs	r3, #1
 800186e:	e012      	b.n	8001896 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f003 0301 	and.w	r3, r3, #1
 800187a:	2b00      	cmp	r3, #0
 800187c:	d1e5      	bne.n	800184a <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001884:	2300      	movs	r3, #0
 8001886:	e006      	b.n	8001896 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800188c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
  }
}
 8001896:	4618      	mov	r0, r3
 8001898:	3710      	adds	r7, #16
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}

0800189e <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800189e:	b480      	push	{r7}
 80018a0:	b089      	sub	sp, #36	@ 0x24
 80018a2:	af00      	add	r7, sp, #0
 80018a4:	60f8      	str	r0, [r7, #12]
 80018a6:	60b9      	str	r1, [r7, #8]
 80018a8:	607a      	str	r2, [r7, #4]
 80018aa:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018b2:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80018bc:	7ffb      	ldrb	r3, [r7, #31]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d003      	beq.n	80018ca <HAL_CAN_AddTxMessage+0x2c>
 80018c2:	7ffb      	ldrb	r3, [r7, #31]
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	f040 80ad 	bne.w	8001a24 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d10a      	bne.n	80018ea <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80018d4:	69bb      	ldr	r3, [r7, #24]
 80018d6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d105      	bne.n	80018ea <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	f000 8095 	beq.w	8001a14 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80018ea:	69bb      	ldr	r3, [r7, #24]
 80018ec:	0e1b      	lsrs	r3, r3, #24
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80018f4:	2201      	movs	r2, #1
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	409a      	lsls	r2, r3
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10d      	bne.n	8001922 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800190c:	68bb      	ldr	r3, [r7, #8]
 800190e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001910:	68f9      	ldr	r1, [r7, #12]
 8001912:	6809      	ldr	r1, [r1, #0]
 8001914:	431a      	orrs	r2, r3
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	3318      	adds	r3, #24
 800191a:	011b      	lsls	r3, r3, #4
 800191c:	440b      	add	r3, r1
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	e00f      	b.n	8001942 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800192c:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001932:	68f9      	ldr	r1, [r7, #12]
 8001934:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001936:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001938:	697b      	ldr	r3, [r7, #20]
 800193a:	3318      	adds	r3, #24
 800193c:	011b      	lsls	r3, r3, #4
 800193e:	440b      	add	r3, r1
 8001940:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	6819      	ldr	r1, [r3, #0]
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	691a      	ldr	r2, [r3, #16]
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	3318      	adds	r3, #24
 800194e:	011b      	lsls	r3, r3, #4
 8001950:	440b      	add	r3, r1
 8001952:	3304      	adds	r3, #4
 8001954:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001956:	68bb      	ldr	r3, [r7, #8]
 8001958:	7d1b      	ldrb	r3, [r3, #20]
 800195a:	2b01      	cmp	r3, #1
 800195c:	d111      	bne.n	8001982 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681a      	ldr	r2, [r3, #0]
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	3318      	adds	r3, #24
 8001966:	011b      	lsls	r3, r3, #4
 8001968:	4413      	add	r3, r2
 800196a:	3304      	adds	r3, #4
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	6811      	ldr	r1, [r2, #0]
 8001972:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	3318      	adds	r3, #24
 800197a:	011b      	lsls	r3, r3, #4
 800197c:	440b      	add	r3, r1
 800197e:	3304      	adds	r3, #4
 8001980:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	3307      	adds	r3, #7
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	061a      	lsls	r2, r3, #24
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	3306      	adds	r3, #6
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	041b      	lsls	r3, r3, #16
 8001992:	431a      	orrs	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	3305      	adds	r3, #5
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	021b      	lsls	r3, r3, #8
 800199c:	4313      	orrs	r3, r2
 800199e:	687a      	ldr	r2, [r7, #4]
 80019a0:	3204      	adds	r2, #4
 80019a2:	7812      	ldrb	r2, [r2, #0]
 80019a4:	4610      	mov	r0, r2
 80019a6:	68fa      	ldr	r2, [r7, #12]
 80019a8:	6811      	ldr	r1, [r2, #0]
 80019aa:	ea43 0200 	orr.w	r2, r3, r0
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	011b      	lsls	r3, r3, #4
 80019b2:	440b      	add	r3, r1
 80019b4:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 80019b8:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	3303      	adds	r3, #3
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	061a      	lsls	r2, r3, #24
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	3302      	adds	r3, #2
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	041b      	lsls	r3, r3, #16
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	3301      	adds	r3, #1
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	021b      	lsls	r3, r3, #8
 80019d4:	4313      	orrs	r3, r2
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	7812      	ldrb	r2, [r2, #0]
 80019da:	4610      	mov	r0, r2
 80019dc:	68fa      	ldr	r2, [r7, #12]
 80019de:	6811      	ldr	r1, [r2, #0]
 80019e0:	ea43 0200 	orr.w	r2, r3, r0
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	011b      	lsls	r3, r3, #4
 80019e8:	440b      	add	r3, r1
 80019ea:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80019ee:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	3318      	adds	r3, #24
 80019f8:	011b      	lsls	r3, r3, #4
 80019fa:	4413      	add	r3, r2
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	68fa      	ldr	r2, [r7, #12]
 8001a00:	6811      	ldr	r1, [r2, #0]
 8001a02:	f043 0201 	orr.w	r2, r3, #1
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	3318      	adds	r3, #24
 8001a0a:	011b      	lsls	r3, r3, #4
 8001a0c:	440b      	add	r3, r1
 8001a0e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8001a10:	2300      	movs	r3, #0
 8001a12:	e00e      	b.n	8001a32 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a18:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e006      	b.n	8001a32 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a28:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a30:	2301      	movs	r3, #1
  }
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3724      	adds	r7, #36	@ 0x24
 8001a36:	46bd      	mov	sp, r7
 8001a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3c:	4770      	bx	lr

08001a3e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001a3e:	b480      	push	{r7}
 8001a40:	b085      	sub	sp, #20
 8001a42:	af00      	add	r7, sp, #0
 8001a44:	6078      	str	r0, [r7, #4]
 8001a46:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a4e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a50:	7bfb      	ldrb	r3, [r7, #15]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d002      	beq.n	8001a5c <HAL_CAN_ActivateNotification+0x1e>
 8001a56:	7bfb      	ldrb	r3, [r7, #15]
 8001a58:	2b02      	cmp	r3, #2
 8001a5a:	d109      	bne.n	8001a70 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	6959      	ldr	r1, [r3, #20]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	430a      	orrs	r2, r1
 8001a6a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	e006      	b.n	8001a7e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a74:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001a7c:	2301      	movs	r3, #1
  }
}
 8001a7e:	4618      	mov	r0, r3
 8001a80:	3714      	adds	r7, #20
 8001a82:	46bd      	mov	sp, r7
 8001a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a88:	4770      	bx	lr

08001a8a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001a8a:	b580      	push	{r7, lr}
 8001a8c:	b08a      	sub	sp, #40	@ 0x28
 8001a8e:	af00      	add	r7, sp, #0
 8001a90:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	695b      	ldr	r3, [r3, #20]
 8001a9c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	689b      	ldr	r3, [r3, #8]
 8001aac:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	691b      	ldr	r3, [r3, #16]
 8001abc:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	699b      	ldr	r3, [r3, #24]
 8001ac4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001ac6:	6a3b      	ldr	r3, [r7, #32]
 8001ac8:	f003 0301 	and.w	r3, r3, #1
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d07c      	beq.n	8001bca <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001ad0:	69bb      	ldr	r3, [r7, #24]
 8001ad2:	f003 0301 	and.w	r3, r3, #1
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d023      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d003      	beq.n	8001af4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001aec:	6878      	ldr	r0, [r7, #4]
 8001aee:	f000 f983 	bl	8001df8 <HAL_CAN_TxMailbox0CompleteCallback>
 8001af2:	e016      	b.n	8001b22 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001af4:	69bb      	ldr	r3, [r7, #24]
 8001af6:	f003 0304 	and.w	r3, r3, #4
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d004      	beq.n	8001b08 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b00:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b04:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b06:	e00c      	b.n	8001b22 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	f003 0308 	and.w	r3, r3, #8
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d004      	beq.n	8001b1c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b18:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b1a:	e002      	b.n	8001b22 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f000 f989 	bl	8001e34 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d024      	beq.n	8001b76 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001b34:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001b36:	69bb      	ldr	r3, [r7, #24]
 8001b38:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d003      	beq.n	8001b48 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f000 f963 	bl	8001e0c <HAL_CAN_TxMailbox1CompleteCallback>
 8001b46:	e016      	b.n	8001b76 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d004      	beq.n	8001b5c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b54:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001b58:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b5a:	e00c      	b.n	8001b76 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d004      	beq.n	8001b70 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b6e:	e002      	b.n	8001b76 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f000 f969 	bl	8001e48 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d024      	beq.n	8001bca <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001b88:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001b8a:	69bb      	ldr	r3, [r7, #24]
 8001b8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d003      	beq.n	8001b9c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001b94:	6878      	ldr	r0, [r7, #4]
 8001b96:	f000 f943 	bl	8001e20 <HAL_CAN_TxMailbox2CompleteCallback>
 8001b9a:	e016      	b.n	8001bca <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001b9c:	69bb      	ldr	r3, [r7, #24]
 8001b9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d004      	beq.n	8001bb0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ba8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bac:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bae:	e00c      	b.n	8001bca <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001bb0:	69bb      	ldr	r3, [r7, #24]
 8001bb2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d004      	beq.n	8001bc4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001bc0:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bc2:	e002      	b.n	8001bca <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f000 f949 	bl	8001e5c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001bca:	6a3b      	ldr	r3, [r7, #32]
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00c      	beq.n	8001bee <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	f003 0310 	and.w	r3, r3, #16
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d007      	beq.n	8001bee <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001bde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001be0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001be4:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2210      	movs	r2, #16
 8001bec:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001bee:	6a3b      	ldr	r3, [r7, #32]
 8001bf0:	f003 0304 	and.w	r3, r3, #4
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d00b      	beq.n	8001c10 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001bf8:	697b      	ldr	r3, [r7, #20]
 8001bfa:	f003 0308 	and.w	r3, r3, #8
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d006      	beq.n	8001c10 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	2208      	movs	r2, #8
 8001c08:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001c0a:	6878      	ldr	r0, [r7, #4]
 8001c0c:	f000 f930 	bl	8001e70 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	f003 0302 	and.w	r3, r3, #2
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d009      	beq.n	8001c2e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d002      	beq.n	8001c2e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f7ff fa95 	bl	8001158 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001c2e:	6a3b      	ldr	r3, [r7, #32]
 8001c30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d00c      	beq.n	8001c52 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001c38:	693b      	ldr	r3, [r7, #16]
 8001c3a:	f003 0310 	and.w	r3, r3, #16
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d007      	beq.n	8001c52 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c44:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c48:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	2210      	movs	r2, #16
 8001c50:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001c52:	6a3b      	ldr	r3, [r7, #32]
 8001c54:	f003 0320 	and.w	r3, r3, #32
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d00b      	beq.n	8001c74 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	f003 0308 	and.w	r3, r3, #8
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d006      	beq.n	8001c74 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2208      	movs	r2, #8
 8001c6c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 f912 	bl	8001e98 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001c74:	6a3b      	ldr	r3, [r7, #32]
 8001c76:	f003 0310 	and.w	r3, r3, #16
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d009      	beq.n	8001c92 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	691b      	ldr	r3, [r3, #16]
 8001c84:	f003 0303 	and.w	r3, r3, #3
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d002      	beq.n	8001c92 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001c8c:	6878      	ldr	r0, [r7, #4]
 8001c8e:	f000 f8f9 	bl	8001e84 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001c92:	6a3b      	ldr	r3, [r7, #32]
 8001c94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d00b      	beq.n	8001cb4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	f003 0310 	and.w	r3, r3, #16
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d006      	beq.n	8001cb4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2210      	movs	r2, #16
 8001cac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001cae:	6878      	ldr	r0, [r7, #4]
 8001cb0:	f000 f8fc 	bl	8001eac <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001cb4:	6a3b      	ldr	r3, [r7, #32]
 8001cb6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d00b      	beq.n	8001cd6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	f003 0308 	and.w	r3, r3, #8
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d006      	beq.n	8001cd6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2208      	movs	r2, #8
 8001cce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001cd0:	6878      	ldr	r0, [r7, #4]
 8001cd2:	f000 f8f5 	bl	8001ec0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001cd6:	6a3b      	ldr	r3, [r7, #32]
 8001cd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d07b      	beq.n	8001dd8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001ce0:	69fb      	ldr	r3, [r7, #28]
 8001ce2:	f003 0304 	and.w	r3, r3, #4
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d072      	beq.n	8001dd0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001cea:	6a3b      	ldr	r3, [r7, #32]
 8001cec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d008      	beq.n	8001d06 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001cfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001d06:	6a3b      	ldr	r3, [r7, #32]
 8001d08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d008      	beq.n	8001d22 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d003      	beq.n	8001d22 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001d22:	6a3b      	ldr	r3, [r7, #32]
 8001d24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d008      	beq.n	8001d3e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d003      	beq.n	8001d3e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d38:	f043 0304 	orr.w	r3, r3, #4
 8001d3c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001d3e:	6a3b      	ldr	r3, [r7, #32]
 8001d40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d043      	beq.n	8001dd0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d03e      	beq.n	8001dd0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001d58:	2b60      	cmp	r3, #96	@ 0x60
 8001d5a:	d02b      	beq.n	8001db4 <HAL_CAN_IRQHandler+0x32a>
 8001d5c:	2b60      	cmp	r3, #96	@ 0x60
 8001d5e:	d82e      	bhi.n	8001dbe <HAL_CAN_IRQHandler+0x334>
 8001d60:	2b50      	cmp	r3, #80	@ 0x50
 8001d62:	d022      	beq.n	8001daa <HAL_CAN_IRQHandler+0x320>
 8001d64:	2b50      	cmp	r3, #80	@ 0x50
 8001d66:	d82a      	bhi.n	8001dbe <HAL_CAN_IRQHandler+0x334>
 8001d68:	2b40      	cmp	r3, #64	@ 0x40
 8001d6a:	d019      	beq.n	8001da0 <HAL_CAN_IRQHandler+0x316>
 8001d6c:	2b40      	cmp	r3, #64	@ 0x40
 8001d6e:	d826      	bhi.n	8001dbe <HAL_CAN_IRQHandler+0x334>
 8001d70:	2b30      	cmp	r3, #48	@ 0x30
 8001d72:	d010      	beq.n	8001d96 <HAL_CAN_IRQHandler+0x30c>
 8001d74:	2b30      	cmp	r3, #48	@ 0x30
 8001d76:	d822      	bhi.n	8001dbe <HAL_CAN_IRQHandler+0x334>
 8001d78:	2b10      	cmp	r3, #16
 8001d7a:	d002      	beq.n	8001d82 <HAL_CAN_IRQHandler+0x2f8>
 8001d7c:	2b20      	cmp	r3, #32
 8001d7e:	d005      	beq.n	8001d8c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001d80:	e01d      	b.n	8001dbe <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d84:	f043 0308 	orr.w	r3, r3, #8
 8001d88:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d8a:	e019      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8e:	f043 0310 	orr.w	r3, r3, #16
 8001d92:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d94:	e014      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d98:	f043 0320 	orr.w	r3, r3, #32
 8001d9c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001d9e:	e00f      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001da6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001da8:	e00a      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001db0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001db2:	e005      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dba:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001dbc:	e000      	b.n	8001dc0 <HAL_CAN_IRQHandler+0x336>
            break;
 8001dbe:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	699a      	ldr	r2, [r3, #24]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001dce:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	2204      	movs	r2, #4
 8001dd6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d008      	beq.n	8001df0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de4:	431a      	orrs	r2, r3
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001dea:	6878      	ldr	r0, [r7, #4]
 8001dec:	f000 f872 	bl	8001ed4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001df0:	bf00      	nop
 8001df2:	3728      	adds	r7, #40	@ 0x28
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001e00:	bf00      	nop
 8001e02:	370c      	adds	r7, #12
 8001e04:	46bd      	mov	sp, r7
 8001e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0a:	4770      	bx	lr

08001e0c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001e14:	bf00      	nop
 8001e16:	370c      	adds	r7, #12
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b083      	sub	sp, #12
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001e28:	bf00      	nop
 8001e2a:	370c      	adds	r7, #12
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e32:	4770      	bx	lr

08001e34 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001e34:	b480      	push	{r7}
 8001e36:	b083      	sub	sp, #12
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001e3c:	bf00      	nop
 8001e3e:	370c      	adds	r7, #12
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001e50:	bf00      	nop
 8001e52:	370c      	adds	r7, #12
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr

08001e5c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001e64:	bf00      	nop
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001e70:	b480      	push	{r7}
 8001e72:	b083      	sub	sp, #12
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001e78:	bf00      	nop
 8001e7a:	370c      	adds	r7, #12
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr

08001e84 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001ea0:	bf00      	nop
 8001ea2:	370c      	adds	r7, #12
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eaa:	4770      	bx	lr

08001eac <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001eac:	b480      	push	{r7}
 8001eae:	b083      	sub	sp, #12
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001eb4:	bf00      	nop
 8001eb6:	370c      	adds	r7, #12
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr

08001ec0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr

08001ed4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ef8:	4b0c      	ldr	r3, [pc, #48]	@ (8001f2c <__NVIC_SetPriorityGrouping+0x44>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001efe:	68ba      	ldr	r2, [r7, #8]
 8001f00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f04:	4013      	ands	r3, r2
 8001f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f1a:	4a04      	ldr	r2, [pc, #16]	@ (8001f2c <__NVIC_SetPriorityGrouping+0x44>)
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	60d3      	str	r3, [r2, #12]
}
 8001f20:	bf00      	nop
 8001f22:	3714      	adds	r7, #20
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	e000ed00 	.word	0xe000ed00

08001f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f34:	4b04      	ldr	r3, [pc, #16]	@ (8001f48 <__NVIC_GetPriorityGrouping+0x18>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	0a1b      	lsrs	r3, r3, #8
 8001f3a:	f003 0307 	and.w	r3, r3, #7
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	e000ed00 	.word	0xe000ed00

08001f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	db0b      	blt.n	8001f76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	f003 021f 	and.w	r2, r3, #31
 8001f64:	4907      	ldr	r1, [pc, #28]	@ (8001f84 <__NVIC_EnableIRQ+0x38>)
 8001f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6a:	095b      	lsrs	r3, r3, #5
 8001f6c:	2001      	movs	r0, #1
 8001f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	e000e100 	.word	0xe000e100

08001f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	6039      	str	r1, [r7, #0]
 8001f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	db0a      	blt.n	8001fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	490c      	ldr	r1, [pc, #48]	@ (8001fd4 <__NVIC_SetPriority+0x4c>)
 8001fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa6:	0112      	lsls	r2, r2, #4
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	440b      	add	r3, r1
 8001fac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fb0:	e00a      	b.n	8001fc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	4908      	ldr	r1, [pc, #32]	@ (8001fd8 <__NVIC_SetPriority+0x50>)
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	3b04      	subs	r3, #4
 8001fc0:	0112      	lsls	r2, r2, #4
 8001fc2:	b2d2      	uxtb	r2, r2
 8001fc4:	440b      	add	r3, r1
 8001fc6:	761a      	strb	r2, [r3, #24]
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	e000e100 	.word	0xe000e100
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b089      	sub	sp, #36	@ 0x24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f003 0307 	and.w	r3, r3, #7
 8001fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	f1c3 0307 	rsb	r3, r3, #7
 8001ff6:	2b04      	cmp	r3, #4
 8001ff8:	bf28      	it	cs
 8001ffa:	2304      	movcs	r3, #4
 8001ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	3304      	adds	r3, #4
 8002002:	2b06      	cmp	r3, #6
 8002004:	d902      	bls.n	800200c <NVIC_EncodePriority+0x30>
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3b03      	subs	r3, #3
 800200a:	e000      	b.n	800200e <NVIC_EncodePriority+0x32>
 800200c:	2300      	movs	r3, #0
 800200e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002010:	f04f 32ff 	mov.w	r2, #4294967295
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43da      	mvns	r2, r3
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	401a      	ands	r2, r3
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002024:	f04f 31ff 	mov.w	r1, #4294967295
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	fa01 f303 	lsl.w	r3, r1, r3
 800202e:	43d9      	mvns	r1, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002034:	4313      	orrs	r3, r2
         );
}
 8002036:	4618      	mov	r0, r3
 8002038:	3724      	adds	r7, #36	@ 0x24
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
	...

08002044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3b01      	subs	r3, #1
 8002050:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002054:	d301      	bcc.n	800205a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002056:	2301      	movs	r3, #1
 8002058:	e00f      	b.n	800207a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800205a:	4a0a      	ldr	r2, [pc, #40]	@ (8002084 <SysTick_Config+0x40>)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	3b01      	subs	r3, #1
 8002060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002062:	210f      	movs	r1, #15
 8002064:	f04f 30ff 	mov.w	r0, #4294967295
 8002068:	f7ff ff8e 	bl	8001f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800206c:	4b05      	ldr	r3, [pc, #20]	@ (8002084 <SysTick_Config+0x40>)
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002072:	4b04      	ldr	r3, [pc, #16]	@ (8002084 <SysTick_Config+0x40>)
 8002074:	2207      	movs	r2, #7
 8002076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	e000e010 	.word	0xe000e010

08002088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f7ff ff29 	bl	8001ee8 <__NVIC_SetPriorityGrouping>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b086      	sub	sp, #24
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	4603      	mov	r3, r0
 80020a6:	60b9      	str	r1, [r7, #8]
 80020a8:	607a      	str	r2, [r7, #4]
 80020aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020b0:	f7ff ff3e 	bl	8001f30 <__NVIC_GetPriorityGrouping>
 80020b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	68b9      	ldr	r1, [r7, #8]
 80020ba:	6978      	ldr	r0, [r7, #20]
 80020bc:	f7ff ff8e 	bl	8001fdc <NVIC_EncodePriority>
 80020c0:	4602      	mov	r2, r0
 80020c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff ff5d 	bl	8001f88 <__NVIC_SetPriority>
}
 80020ce:	bf00      	nop
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b082      	sub	sp, #8
 80020da:	af00      	add	r7, sp, #0
 80020dc:	4603      	mov	r3, r0
 80020de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff ff31 	bl	8001f4c <__NVIC_EnableIRQ>
}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b082      	sub	sp, #8
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7ff ffa2 	bl	8002044 <SysTick_Config>
 8002100:	4603      	mov	r3, r0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002112:	2300      	movs	r3, #0
 8002114:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800211c:	b2db      	uxtb	r3, r3
 800211e:	2b02      	cmp	r3, #2
 8002120:	d005      	beq.n	800212e <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2204      	movs	r2, #4
 8002126:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002128:	2301      	movs	r3, #1
 800212a:	73fb      	strb	r3, [r7, #15]
 800212c:	e029      	b.n	8002182 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f022 020e 	bic.w	r2, r2, #14
 800213c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	681a      	ldr	r2, [r3, #0]
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	f022 0201 	bic.w	r2, r2, #1
 800214c:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002152:	f003 021c 	and.w	r2, r3, #28
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215a:	2101      	movs	r1, #1
 800215c:	fa01 f202 	lsl.w	r2, r1, r2
 8002160:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2201      	movs	r2, #1
 8002166:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2200      	movs	r2, #0
 800216e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002176:	2b00      	cmp	r3, #0
 8002178:	d003      	beq.n	8002182 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	4798      	blx	r3
    }
  }
  return status;
 8002182:	7bfb      	ldrb	r3, [r7, #15]
}
 8002184:	4618      	mov	r0, r3
 8002186:	3710      	adds	r7, #16
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}

0800218c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800219a:	b2db      	uxtb	r3, r3
}
 800219c:	4618      	mov	r0, r3
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b087      	sub	sp, #28
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80021b2:	2300      	movs	r3, #0
 80021b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021b6:	e154      	b.n	8002462 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	2101      	movs	r1, #1
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	fa01 f303 	lsl.w	r3, r1, r3
 80021c4:	4013      	ands	r3, r2
 80021c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f000 8146 	beq.w	800245c <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	f003 0303 	and.w	r3, r3, #3
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d005      	beq.n	80021e8 <HAL_GPIO_Init+0x40>
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f003 0303 	and.w	r3, r3, #3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d130      	bne.n	800224a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021ee:	697b      	ldr	r3, [r7, #20]
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	2203      	movs	r2, #3
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	4013      	ands	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	693a      	ldr	r2, [r7, #16]
 800220e:	4313      	orrs	r3, r2
 8002210:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800221e:	2201      	movs	r2, #1
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	693a      	ldr	r2, [r7, #16]
 800222a:	4013      	ands	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	091b      	lsrs	r3, r3, #4
 8002234:	f003 0201 	and.w	r2, r3, #1
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	693a      	ldr	r2, [r7, #16]
 8002240:	4313      	orrs	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	693a      	ldr	r2, [r7, #16]
 8002248:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f003 0303 	and.w	r3, r3, #3
 8002252:	2b03      	cmp	r3, #3
 8002254:	d017      	beq.n	8002286 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	68db      	ldr	r3, [r3, #12]
 800225a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800225c:	697b      	ldr	r3, [r7, #20]
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	2203      	movs	r2, #3
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	43db      	mvns	r3, r3
 8002268:	693a      	ldr	r2, [r7, #16]
 800226a:	4013      	ands	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	689a      	ldr	r2, [r3, #8]
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	005b      	lsls	r3, r3, #1
 8002276:	fa02 f303 	lsl.w	r3, r2, r3
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	4313      	orrs	r3, r2
 800227e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f003 0303 	and.w	r3, r3, #3
 800228e:	2b02      	cmp	r3, #2
 8002290:	d123      	bne.n	80022da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	08da      	lsrs	r2, r3, #3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	3208      	adds	r2, #8
 800229a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800229e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022a0:	697b      	ldr	r3, [r7, #20]
 80022a2:	f003 0307 	and.w	r3, r3, #7
 80022a6:	009b      	lsls	r3, r3, #2
 80022a8:	220f      	movs	r2, #15
 80022aa:	fa02 f303 	lsl.w	r3, r2, r3
 80022ae:	43db      	mvns	r3, r3
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	4013      	ands	r3, r2
 80022b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	691a      	ldr	r2, [r3, #16]
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	fa02 f303 	lsl.w	r3, r2, r3
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	08da      	lsrs	r2, r3, #3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3208      	adds	r2, #8
 80022d4:	6939      	ldr	r1, [r7, #16]
 80022d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	005b      	lsls	r3, r3, #1
 80022e4:	2203      	movs	r2, #3
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	43db      	mvns	r3, r3
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	4013      	ands	r3, r2
 80022f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f003 0203 	and.w	r2, r3, #3
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	4313      	orrs	r3, r2
 8002306:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	693a      	ldr	r2, [r7, #16]
 800230c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	685b      	ldr	r3, [r3, #4]
 8002312:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002316:	2b00      	cmp	r3, #0
 8002318:	f000 80a0 	beq.w	800245c <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800231c:	4b58      	ldr	r3, [pc, #352]	@ (8002480 <HAL_GPIO_Init+0x2d8>)
 800231e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002320:	4a57      	ldr	r2, [pc, #348]	@ (8002480 <HAL_GPIO_Init+0x2d8>)
 8002322:	f043 0301 	orr.w	r3, r3, #1
 8002326:	6613      	str	r3, [r2, #96]	@ 0x60
 8002328:	4b55      	ldr	r3, [pc, #340]	@ (8002480 <HAL_GPIO_Init+0x2d8>)
 800232a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800232c:	f003 0301 	and.w	r3, r3, #1
 8002330:	60bb      	str	r3, [r7, #8]
 8002332:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002334:	4a53      	ldr	r2, [pc, #332]	@ (8002484 <HAL_GPIO_Init+0x2dc>)
 8002336:	697b      	ldr	r3, [r7, #20]
 8002338:	089b      	lsrs	r3, r3, #2
 800233a:	3302      	adds	r3, #2
 800233c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002340:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	f003 0303 	and.w	r3, r3, #3
 8002348:	009b      	lsls	r3, r3, #2
 800234a:	220f      	movs	r2, #15
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	43db      	mvns	r3, r3
 8002352:	693a      	ldr	r2, [r7, #16]
 8002354:	4013      	ands	r3, r2
 8002356:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800235e:	d019      	beq.n	8002394 <HAL_GPIO_Init+0x1ec>
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a49      	ldr	r2, [pc, #292]	@ (8002488 <HAL_GPIO_Init+0x2e0>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d013      	beq.n	8002390 <HAL_GPIO_Init+0x1e8>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	4a48      	ldr	r2, [pc, #288]	@ (800248c <HAL_GPIO_Init+0x2e4>)
 800236c:	4293      	cmp	r3, r2
 800236e:	d00d      	beq.n	800238c <HAL_GPIO_Init+0x1e4>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a47      	ldr	r2, [pc, #284]	@ (8002490 <HAL_GPIO_Init+0x2e8>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d007      	beq.n	8002388 <HAL_GPIO_Init+0x1e0>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a46      	ldr	r2, [pc, #280]	@ (8002494 <HAL_GPIO_Init+0x2ec>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d101      	bne.n	8002384 <HAL_GPIO_Init+0x1dc>
 8002380:	2304      	movs	r3, #4
 8002382:	e008      	b.n	8002396 <HAL_GPIO_Init+0x1ee>
 8002384:	2307      	movs	r3, #7
 8002386:	e006      	b.n	8002396 <HAL_GPIO_Init+0x1ee>
 8002388:	2303      	movs	r3, #3
 800238a:	e004      	b.n	8002396 <HAL_GPIO_Init+0x1ee>
 800238c:	2302      	movs	r3, #2
 800238e:	e002      	b.n	8002396 <HAL_GPIO_Init+0x1ee>
 8002390:	2301      	movs	r3, #1
 8002392:	e000      	b.n	8002396 <HAL_GPIO_Init+0x1ee>
 8002394:	2300      	movs	r3, #0
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	f002 0203 	and.w	r2, r2, #3
 800239c:	0092      	lsls	r2, r2, #2
 800239e:	4093      	lsls	r3, r2
 80023a0:	693a      	ldr	r2, [r7, #16]
 80023a2:	4313      	orrs	r3, r2
 80023a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023a6:	4937      	ldr	r1, [pc, #220]	@ (8002484 <HAL_GPIO_Init+0x2dc>)
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	089b      	lsrs	r3, r3, #2
 80023ac:	3302      	adds	r3, #2
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023b4:	4b38      	ldr	r3, [pc, #224]	@ (8002498 <HAL_GPIO_Init+0x2f0>)
 80023b6:	689b      	ldr	r3, [r3, #8]
 80023b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	43db      	mvns	r3, r3
 80023be:	693a      	ldr	r2, [r7, #16]
 80023c0:	4013      	ands	r3, r2
 80023c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80023d0:	693a      	ldr	r2, [r7, #16]
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80023d8:	4a2f      	ldr	r2, [pc, #188]	@ (8002498 <HAL_GPIO_Init+0x2f0>)
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80023de:	4b2e      	ldr	r3, [pc, #184]	@ (8002498 <HAL_GPIO_Init+0x2f0>)
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	43db      	mvns	r3, r3
 80023e8:	693a      	ldr	r2, [r7, #16]
 80023ea:	4013      	ands	r3, r2
 80023ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d003      	beq.n	8002402 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80023fa:	693a      	ldr	r2, [r7, #16]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002402:	4a25      	ldr	r2, [pc, #148]	@ (8002498 <HAL_GPIO_Init+0x2f0>)
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002408:	4b23      	ldr	r3, [pc, #140]	@ (8002498 <HAL_GPIO_Init+0x2f0>)
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	43db      	mvns	r3, r3
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	4013      	ands	r3, r2
 8002416:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002420:	2b00      	cmp	r3, #0
 8002422:	d003      	beq.n	800242c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8002424:	693a      	ldr	r2, [r7, #16]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	4313      	orrs	r3, r2
 800242a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800242c:	4a1a      	ldr	r2, [pc, #104]	@ (8002498 <HAL_GPIO_Init+0x2f0>)
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002432:	4b19      	ldr	r3, [pc, #100]	@ (8002498 <HAL_GPIO_Init+0x2f0>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	43db      	mvns	r3, r3
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	4013      	ands	r3, r2
 8002440:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800244e:	693a      	ldr	r2, [r7, #16]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	4313      	orrs	r3, r2
 8002454:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002456:	4a10      	ldr	r2, [pc, #64]	@ (8002498 <HAL_GPIO_Init+0x2f0>)
 8002458:	693b      	ldr	r3, [r7, #16]
 800245a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	3301      	adds	r3, #1
 8002460:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	fa22 f303 	lsr.w	r3, r2, r3
 800246c:	2b00      	cmp	r3, #0
 800246e:	f47f aea3 	bne.w	80021b8 <HAL_GPIO_Init+0x10>
  }
}
 8002472:	bf00      	nop
 8002474:	bf00      	nop
 8002476:	371c      	adds	r7, #28
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	40021000 	.word	0x40021000
 8002484:	40010000 	.word	0x40010000
 8002488:	48000400 	.word	0x48000400
 800248c:	48000800 	.word	0x48000800
 8002490:	48000c00 	.word	0x48000c00
 8002494:	48001000 	.word	0x48001000
 8002498:	40010400 	.word	0x40010400

0800249c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	460b      	mov	r3, r1
 80024a6:	807b      	strh	r3, [r7, #2]
 80024a8:	4613      	mov	r3, r2
 80024aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024ac:	787b      	ldrb	r3, [r7, #1]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024b2:	887a      	ldrh	r2, [r7, #2]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024b8:	e002      	b.n	80024c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024ba:	887a      	ldrh	r2, [r7, #2]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	460b      	mov	r3, r1
 80024d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80024de:	887a      	ldrh	r2, [r7, #2]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	4013      	ands	r3, r2
 80024e4:	041a      	lsls	r2, r3, #16
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	43d9      	mvns	r1, r3
 80024ea:	887b      	ldrh	r3, [r7, #2]
 80024ec:	400b      	ands	r3, r1
 80024ee:	431a      	orrs	r2, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	619a      	str	r2, [r3, #24]
}
 80024f4:	bf00      	nop
 80024f6:	3714      	adds	r7, #20
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b082      	sub	sp, #8
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800250a:	4b08      	ldr	r3, [pc, #32]	@ (800252c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800250c:	695a      	ldr	r2, [r3, #20]
 800250e:	88fb      	ldrh	r3, [r7, #6]
 8002510:	4013      	ands	r3, r2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d006      	beq.n	8002524 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002516:	4a05      	ldr	r2, [pc, #20]	@ (800252c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002518:	88fb      	ldrh	r3, [r7, #6]
 800251a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800251c:	88fb      	ldrh	r3, [r7, #6]
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe fd04 	bl	8000f2c <HAL_GPIO_EXTI_Callback>
  }
}
 8002524:	bf00      	nop
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40010400 	.word	0x40010400

08002530 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d101      	bne.n	8002542 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800253e:	2301      	movs	r3, #1
 8002540:	e08d      	b.n	800265e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002548:	b2db      	uxtb	r3, r3
 800254a:	2b00      	cmp	r3, #0
 800254c:	d106      	bne.n	800255c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7fe fb54 	bl	8000c04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2224      	movs	r2, #36	@ 0x24
 8002560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	681a      	ldr	r2, [r3, #0]
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f022 0201 	bic.w	r2, r2, #1
 8002572:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002580:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	689a      	ldr	r2, [r3, #8]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002590:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68db      	ldr	r3, [r3, #12]
 8002596:	2b01      	cmp	r3, #1
 8002598:	d107      	bne.n	80025aa <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	689a      	ldr	r2, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	e006      	b.n	80025b8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	689a      	ldr	r2, [r3, #8]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80025b6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	2b02      	cmp	r3, #2
 80025be:	d108      	bne.n	80025d2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	685a      	ldr	r2, [r3, #4]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80025ce:	605a      	str	r2, [r3, #4]
 80025d0:	e007      	b.n	80025e2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	685a      	ldr	r2, [r3, #4]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80025e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	687a      	ldr	r2, [r7, #4]
 80025ea:	6812      	ldr	r2, [r2, #0]
 80025ec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80025f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002604:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	691a      	ldr	r2, [r3, #16]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	695b      	ldr	r3, [r3, #20]
 800260e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	430a      	orrs	r2, r1
 800261e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	69d9      	ldr	r1, [r3, #28]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6a1a      	ldr	r2, [r3, #32]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	430a      	orrs	r2, r1
 800262e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f042 0201 	orr.w	r2, r2, #1
 800263e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2200      	movs	r2, #0
 8002644:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2220      	movs	r2, #32
 800264a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2200      	movs	r2, #0
 8002652:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b088      	sub	sp, #32
 800266c:	af02      	add	r7, sp, #8
 800266e:	60f8      	str	r0, [r7, #12]
 8002670:	607a      	str	r2, [r7, #4]
 8002672:	461a      	mov	r2, r3
 8002674:	460b      	mov	r3, r1
 8002676:	817b      	strh	r3, [r7, #10]
 8002678:	4613      	mov	r3, r2
 800267a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002682:	b2db      	uxtb	r3, r3
 8002684:	2b20      	cmp	r3, #32
 8002686:	f040 80fd 	bne.w	8002884 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002690:	2b01      	cmp	r3, #1
 8002692:	d101      	bne.n	8002698 <HAL_I2C_Master_Transmit+0x30>
 8002694:	2302      	movs	r3, #2
 8002696:	e0f6      	b.n	8002886 <HAL_I2C_Master_Transmit+0x21e>
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80026a0:	f7fe fec4 	bl	800142c <HAL_GetTick>
 80026a4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	9300      	str	r3, [sp, #0]
 80026aa:	2319      	movs	r3, #25
 80026ac:	2201      	movs	r2, #1
 80026ae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80026b2:	68f8      	ldr	r0, [r7, #12]
 80026b4:	f001 f871 	bl	800379a <I2C_WaitOnFlagUntilTimeout>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d001      	beq.n	80026c2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	e0e1      	b.n	8002886 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	2221      	movs	r2, #33	@ 0x21
 80026c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2210      	movs	r2, #16
 80026ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	893a      	ldrh	r2, [r7, #8]
 80026e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2200      	movs	r2, #0
 80026e8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	2bff      	cmp	r3, #255	@ 0xff
 80026f2:	d906      	bls.n	8002702 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	22ff      	movs	r2, #255	@ 0xff
 80026f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80026fa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026fe:	617b      	str	r3, [r7, #20]
 8002700:	e007      	b.n	8002712 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002706:	b29a      	uxth	r2, r3
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800270c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002710:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002716:	2b00      	cmp	r3, #0
 8002718:	d024      	beq.n	8002764 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271e:	781a      	ldrb	r2, [r3, #0]
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272a:	1c5a      	adds	r2, r3, #1
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002734:	b29b      	uxth	r3, r3
 8002736:	3b01      	subs	r3, #1
 8002738:	b29a      	uxth	r2, r3
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002742:	3b01      	subs	r3, #1
 8002744:	b29a      	uxth	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800274e:	b2db      	uxtb	r3, r3
 8002750:	3301      	adds	r3, #1
 8002752:	b2da      	uxtb	r2, r3
 8002754:	8979      	ldrh	r1, [r7, #10]
 8002756:	4b4e      	ldr	r3, [pc, #312]	@ (8002890 <HAL_I2C_Master_Transmit+0x228>)
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	68f8      	ldr	r0, [r7, #12]
 800275e:	f001 fa6b 	bl	8003c38 <I2C_TransferConfig>
 8002762:	e066      	b.n	8002832 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002768:	b2da      	uxtb	r2, r3
 800276a:	8979      	ldrh	r1, [r7, #10]
 800276c:	4b48      	ldr	r3, [pc, #288]	@ (8002890 <HAL_I2C_Master_Transmit+0x228>)
 800276e:	9300      	str	r3, [sp, #0]
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	68f8      	ldr	r0, [r7, #12]
 8002774:	f001 fa60 	bl	8003c38 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8002778:	e05b      	b.n	8002832 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	6a39      	ldr	r1, [r7, #32]
 800277e:	68f8      	ldr	r0, [r7, #12]
 8002780:	f001 f864 	bl	800384c <I2C_WaitOnTXISFlagUntilTimeout>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e07b      	b.n	8002886 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002792:	781a      	ldrb	r2, [r3, #0]
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279e:	1c5a      	adds	r2, r3, #1
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a8:	b29b      	uxth	r3, r3
 80027aa:	3b01      	subs	r3, #1
 80027ac:	b29a      	uxth	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027b6:	3b01      	subs	r3, #1
 80027b8:	b29a      	uxth	r2, r3
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80027be:	68fb      	ldr	r3, [r7, #12]
 80027c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027c2:	b29b      	uxth	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d034      	beq.n	8002832 <HAL_I2C_Master_Transmit+0x1ca>
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d130      	bne.n	8002832 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	9300      	str	r3, [sp, #0]
 80027d4:	6a3b      	ldr	r3, [r7, #32]
 80027d6:	2200      	movs	r2, #0
 80027d8:	2180      	movs	r1, #128	@ 0x80
 80027da:	68f8      	ldr	r0, [r7, #12]
 80027dc:	f000 ffdd 	bl	800379a <I2C_WaitOnFlagUntilTimeout>
 80027e0:	4603      	mov	r3, r0
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d001      	beq.n	80027ea <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	e04d      	b.n	8002886 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	2bff      	cmp	r3, #255	@ 0xff
 80027f2:	d90e      	bls.n	8002812 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	22ff      	movs	r2, #255	@ 0xff
 80027f8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027fe:	b2da      	uxtb	r2, r3
 8002800:	8979      	ldrh	r1, [r7, #10]
 8002802:	2300      	movs	r3, #0
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f001 fa14 	bl	8003c38 <I2C_TransferConfig>
 8002810:	e00f      	b.n	8002832 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002816:	b29a      	uxth	r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002820:	b2da      	uxtb	r2, r3
 8002822:	8979      	ldrh	r1, [r7, #10]
 8002824:	2300      	movs	r3, #0
 8002826:	9300      	str	r3, [sp, #0]
 8002828:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800282c:	68f8      	ldr	r0, [r7, #12]
 800282e:	f001 fa03 	bl	8003c38 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002836:	b29b      	uxth	r3, r3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d19e      	bne.n	800277a <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800283c:	693a      	ldr	r2, [r7, #16]
 800283e:	6a39      	ldr	r1, [r7, #32]
 8002840:	68f8      	ldr	r0, [r7, #12]
 8002842:	f001 f84a 	bl	80038da <I2C_WaitOnSTOPFlagUntilTimeout>
 8002846:	4603      	mov	r3, r0
 8002848:	2b00      	cmp	r3, #0
 800284a:	d001      	beq.n	8002850 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 800284c:	2301      	movs	r3, #1
 800284e:	e01a      	b.n	8002886 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2220      	movs	r2, #32
 8002856:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6859      	ldr	r1, [r3, #4]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	4b0c      	ldr	r3, [pc, #48]	@ (8002894 <HAL_I2C_Master_Transmit+0x22c>)
 8002864:	400b      	ands	r3, r1
 8002866:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	2220      	movs	r2, #32
 800286c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002880:	2300      	movs	r3, #0
 8002882:	e000      	b.n	8002886 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002884:	2302      	movs	r3, #2
  }
}
 8002886:	4618      	mov	r0, r3
 8002888:	3718      	adds	r7, #24
 800288a:	46bd      	mov	sp, r7
 800288c:	bd80      	pop	{r7, pc}
 800288e:	bf00      	nop
 8002890:	80002000 	.word	0x80002000
 8002894:	fe00e800 	.word	0xfe00e800

08002898 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b088      	sub	sp, #32
 800289c:	af02      	add	r7, sp, #8
 800289e:	60f8      	str	r0, [r7, #12]
 80028a0:	607a      	str	r2, [r7, #4]
 80028a2:	461a      	mov	r2, r3
 80028a4:	460b      	mov	r3, r1
 80028a6:	817b      	strh	r3, [r7, #10]
 80028a8:	4613      	mov	r3, r2
 80028aa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	2b20      	cmp	r3, #32
 80028b6:	f040 80db 	bne.w	8002a70 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_I2C_Master_Receive+0x30>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e0d4      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80028d0:	f7fe fdac 	bl	800142c <HAL_GetTick>
 80028d4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	9300      	str	r3, [sp, #0]
 80028da:	2319      	movs	r3, #25
 80028dc:	2201      	movs	r2, #1
 80028de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80028e2:	68f8      	ldr	r0, [r7, #12]
 80028e4:	f000 ff59 	bl	800379a <I2C_WaitOnFlagUntilTimeout>
 80028e8:	4603      	mov	r3, r0
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d001      	beq.n	80028f2 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e0bf      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2222      	movs	r2, #34	@ 0x22
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	2210      	movs	r2, #16
 80028fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2200      	movs	r2, #0
 8002906:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	687a      	ldr	r2, [r7, #4]
 800290c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	893a      	ldrh	r2, [r7, #8]
 8002912:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800291e:	b29b      	uxth	r3, r3
 8002920:	2bff      	cmp	r3, #255	@ 0xff
 8002922:	d90e      	bls.n	8002942 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	2201      	movs	r2, #1
 8002928:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800292e:	b2da      	uxtb	r2, r3
 8002930:	8979      	ldrh	r1, [r7, #10]
 8002932:	4b52      	ldr	r3, [pc, #328]	@ (8002a7c <HAL_I2C_Master_Receive+0x1e4>)
 8002934:	9300      	str	r3, [sp, #0]
 8002936:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800293a:	68f8      	ldr	r0, [r7, #12]
 800293c:	f001 f97c 	bl	8003c38 <I2C_TransferConfig>
 8002940:	e06d      	b.n	8002a1e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002946:	b29a      	uxth	r2, r3
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002950:	b2da      	uxtb	r2, r3
 8002952:	8979      	ldrh	r1, [r7, #10]
 8002954:	4b49      	ldr	r3, [pc, #292]	@ (8002a7c <HAL_I2C_Master_Receive+0x1e4>)
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800295c:	68f8      	ldr	r0, [r7, #12]
 800295e:	f001 f96b 	bl	8003c38 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002962:	e05c      	b.n	8002a1e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002964:	697a      	ldr	r2, [r7, #20]
 8002966:	6a39      	ldr	r1, [r7, #32]
 8002968:	68f8      	ldr	r0, [r7, #12]
 800296a:	f000 fff9 	bl	8003960 <I2C_WaitOnRXNEFlagUntilTimeout>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e07c      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002982:	b2d2      	uxtb	r2, r2
 8002984:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002994:	3b01      	subs	r3, #1
 8002996:	b29a      	uxth	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	3b01      	subs	r3, #1
 80029a4:	b29a      	uxth	r2, r3
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d034      	beq.n	8002a1e <HAL_I2C_Master_Receive+0x186>
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d130      	bne.n	8002a1e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80029bc:	697b      	ldr	r3, [r7, #20]
 80029be:	9300      	str	r3, [sp, #0]
 80029c0:	6a3b      	ldr	r3, [r7, #32]
 80029c2:	2200      	movs	r2, #0
 80029c4:	2180      	movs	r1, #128	@ 0x80
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 fee7 	bl	800379a <I2C_WaitOnFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e04d      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2bff      	cmp	r3, #255	@ 0xff
 80029de:	d90e      	bls.n	80029fe <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	22ff      	movs	r2, #255	@ 0xff
 80029e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ea:	b2da      	uxtb	r2, r3
 80029ec:	8979      	ldrh	r1, [r7, #10]
 80029ee:	2300      	movs	r3, #0
 80029f0:	9300      	str	r3, [sp, #0]
 80029f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029f6:	68f8      	ldr	r0, [r7, #12]
 80029f8:	f001 f91e 	bl	8003c38 <I2C_TransferConfig>
 80029fc:	e00f      	b.n	8002a1e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a02:	b29a      	uxth	r2, r3
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	8979      	ldrh	r1, [r7, #10]
 8002a10:	2300      	movs	r3, #0
 8002a12:	9300      	str	r3, [sp, #0]
 8002a14:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a18:	68f8      	ldr	r0, [r7, #12]
 8002a1a:	f001 f90d 	bl	8003c38 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a22:	b29b      	uxth	r3, r3
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d19d      	bne.n	8002964 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a28:	697a      	ldr	r2, [r7, #20]
 8002a2a:	6a39      	ldr	r1, [r7, #32]
 8002a2c:	68f8      	ldr	r0, [r7, #12]
 8002a2e:	f000 ff54 	bl	80038da <I2C_WaitOnSTOPFlagUntilTimeout>
 8002a32:	4603      	mov	r3, r0
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d001      	beq.n	8002a3c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	e01a      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	2220      	movs	r2, #32
 8002a42:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	6859      	ldr	r1, [r3, #4]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002a80 <HAL_I2C_Master_Receive+0x1e8>)
 8002a50:	400b      	ands	r3, r1
 8002a52:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	2220      	movs	r2, #32
 8002a58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	e000      	b.n	8002a72 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002a70:	2302      	movs	r3, #2
  }
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3718      	adds	r7, #24
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bd80      	pop	{r7, pc}
 8002a7a:	bf00      	nop
 8002a7c:	80002400 	.word	0x80002400
 8002a80:	fe00e800 	.word	0xfe00e800

08002a84 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b08a      	sub	sp, #40	@ 0x28
 8002a88:	af02      	add	r7, sp, #8
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	607a      	str	r2, [r7, #4]
 8002a8e:	603b      	str	r3, [r7, #0]
 8002a90:	460b      	mov	r3, r1
 8002a92:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	2b20      	cmp	r3, #32
 8002aa2:	f040 80d6 	bne.w	8002c52 <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ab0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ab4:	d101      	bne.n	8002aba <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8002ab6:	2302      	movs	r3, #2
 8002ab8:	e0cc      	b.n	8002c54 <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d101      	bne.n	8002ac8 <HAL_I2C_IsDeviceReady+0x44>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	e0c5      	b.n	8002c54 <HAL_I2C_IsDeviceReady+0x1d0>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2201      	movs	r2, #1
 8002acc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2224      	movs	r2, #36	@ 0x24
 8002ad4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2200      	movs	r2, #0
 8002adc:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d107      	bne.n	8002af6 <HAL_I2C_IsDeviceReady+0x72>
 8002ae6:	897b      	ldrh	r3, [r7, #10]
 8002ae8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002aec:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002af0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002af4:	e006      	b.n	8002b04 <HAL_I2C_IsDeviceReady+0x80>
 8002af6:	897b      	ldrh	r3, [r7, #10]
 8002af8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002afc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b00:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8002b04:	68fa      	ldr	r2, [r7, #12]
 8002b06:	6812      	ldr	r2, [r2, #0]
 8002b08:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002b0a:	f7fe fc8f 	bl	800142c <HAL_GetTick>
 8002b0e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	699b      	ldr	r3, [r3, #24]
 8002b16:	f003 0320 	and.w	r3, r3, #32
 8002b1a:	2b20      	cmp	r3, #32
 8002b1c:	bf0c      	ite	eq
 8002b1e:	2301      	moveq	r3, #1
 8002b20:	2300      	movne	r3, #0
 8002b22:	b2db      	uxtb	r3, r3
 8002b24:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	f003 0310 	and.w	r3, r3, #16
 8002b30:	2b10      	cmp	r3, #16
 8002b32:	bf0c      	ite	eq
 8002b34:	2301      	moveq	r3, #1
 8002b36:	2300      	movne	r3, #0
 8002b38:	b2db      	uxtb	r3, r3
 8002b3a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002b3c:	e034      	b.n	8002ba8 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b44:	d01a      	beq.n	8002b7c <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002b46:	f7fe fc71 	bl	800142c <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	683a      	ldr	r2, [r7, #0]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d302      	bcc.n	8002b5c <HAL_I2C_IsDeviceReady+0xd8>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d10f      	bne.n	8002b7c <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	2220      	movs	r2, #32
 8002b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b68:	f043 0220 	orr.w	r2, r3, #32
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8002b78:	2301      	movs	r3, #1
 8002b7a:	e06b      	b.n	8002c54 <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	699b      	ldr	r3, [r3, #24]
 8002b82:	f003 0320 	and.w	r3, r3, #32
 8002b86:	2b20      	cmp	r3, #32
 8002b88:	bf0c      	ite	eq
 8002b8a:	2301      	moveq	r3, #1
 8002b8c:	2300      	movne	r3, #0
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	f003 0310 	and.w	r3, r3, #16
 8002b9c:	2b10      	cmp	r3, #16
 8002b9e:	bf0c      	ite	eq
 8002ba0:	2301      	moveq	r3, #1
 8002ba2:	2300      	movne	r3, #0
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002ba8:	7ffb      	ldrb	r3, [r7, #31]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d102      	bne.n	8002bb4 <HAL_I2C_IsDeviceReady+0x130>
 8002bae:	7fbb      	ldrb	r3, [r7, #30]
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d0c4      	beq.n	8002b3e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	699b      	ldr	r3, [r3, #24]
 8002bba:	f003 0310 	and.w	r3, r3, #16
 8002bbe:	2b10      	cmp	r3, #16
 8002bc0:	d01a      	beq.n	8002bf8 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	9300      	str	r3, [sp, #0]
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	2200      	movs	r2, #0
 8002bca:	2120      	movs	r1, #32
 8002bcc:	68f8      	ldr	r0, [r7, #12]
 8002bce:	f000 fde4 	bl	800379a <I2C_WaitOnFlagUntilTimeout>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d001      	beq.n	8002bdc <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e03b      	b.n	8002c54 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2220      	movs	r2, #32
 8002be2:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	2220      	movs	r2, #32
 8002be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2200      	movs	r2, #0
 8002bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	e02d      	b.n	8002c54 <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002bf8:	69bb      	ldr	r3, [r7, #24]
 8002bfa:	9300      	str	r3, [sp, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	2120      	movs	r1, #32
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f000 fdc9 	bl	800379a <I2C_WaitOnFlagUntilTimeout>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e020      	b.n	8002c54 <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	2210      	movs	r2, #16
 8002c18:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	2220      	movs	r2, #32
 8002c20:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8002c22:	697b      	ldr	r3, [r7, #20]
 8002c24:	3301      	adds	r3, #1
 8002c26:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	f63f af56 	bhi.w	8002ade <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2220      	movs	r2, #32
 8002c36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c3e:	f043 0220 	orr.w	r2, r3, #32
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002c4e:	2301      	movs	r3, #1
 8002c50:	e000      	b.n	8002c54 <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 8002c52:	2302      	movs	r3, #2
  }
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3720      	adds	r7, #32
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b084      	sub	sp, #16
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d005      	beq.n	8002c88 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c80:	68ba      	ldr	r2, [r7, #8]
 8002c82:	68f9      	ldr	r1, [r7, #12]
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	4798      	blx	r3
  }
}
 8002c88:	bf00      	nop
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}

08002c90 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b086      	sub	sp, #24
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00f      	beq.n	8002cd2 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00a      	beq.n	8002cd2 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc0:	f043 0201 	orr.w	r2, r3, #1
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cd0:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d00f      	beq.n	8002cfc <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002cdc:	693b      	ldr	r3, [r7, #16]
 8002cde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00a      	beq.n	8002cfc <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cea:	f043 0208 	orr.w	r2, r3, #8
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cfa:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d00f      	beq.n	8002d26 <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d00a      	beq.n	8002d26 <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d14:	f043 0202 	orr.w	r2, r3, #2
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d24:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	f003 030b 	and.w	r3, r3, #11
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d003      	beq.n	8002d3e <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8002d36:	68f9      	ldr	r1, [r7, #12]
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	f000 fbd5 	bl	80034e8 <I2C_ITError>
  }
}
 8002d3e:	bf00      	nop
 8002d40:	3718      	adds	r7, #24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d46:	b480      	push	{r7}
 8002d48:	b083      	sub	sp, #12
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8002d4e:	bf00      	nop
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr

08002d6e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002d6e:	b480      	push	{r7}
 8002d70:	b083      	sub	sp, #12
 8002d72:	af00      	add	r7, sp, #0
 8002d74:	6078      	str	r0, [r7, #4]
 8002d76:	460b      	mov	r3, r1
 8002d78:	70fb      	strb	r3, [r7, #3]
 8002d7a:	4613      	mov	r3, r2
 8002d7c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	b083      	sub	sp, #12
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8002d92:	bf00      	nop
 8002d94:	370c      	adds	r7, #12
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr

08002d9e <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002d9e:	b480      	push	{r7}
 8002da0:	b083      	sub	sp, #12
 8002da2:	af00      	add	r7, sp, #0
 8002da4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002da6:	bf00      	nop
 8002da8:	370c      	adds	r7, #12
 8002daa:	46bd      	mov	sp, r7
 8002dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db0:	4770      	bx	lr

08002db2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002db2:	b480      	push	{r7}
 8002db4:	b083      	sub	sp, #12
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002dba:	bf00      	nop
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8002dc6:	b580      	push	{r7, lr}
 8002dc8:	b086      	sub	sp, #24
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	60f8      	str	r0, [r7, #12]
 8002dce:	60b9      	str	r1, [r7, #8]
 8002dd0:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd6:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002de2:	2b01      	cmp	r3, #1
 8002de4:	d101      	bne.n	8002dea <I2C_Slave_ISR_IT+0x24>
 8002de6:	2302      	movs	r3, #2
 8002de8:	e0e2      	b.n	8002fb0 <I2C_Slave_ISR_IT+0x1ea>
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	f003 0320 	and.w	r3, r3, #32
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d009      	beq.n	8002e10 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d004      	beq.n	8002e10 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8002e06:	6939      	ldr	r1, [r7, #16]
 8002e08:	68f8      	ldr	r0, [r7, #12]
 8002e0a:	f000 f9b5 	bl	8003178 <I2C_ITSlaveCplt>
 8002e0e:	e0ca      	b.n	8002fa6 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002e10:	693b      	ldr	r3, [r7, #16]
 8002e12:	f003 0310 	and.w	r3, r3, #16
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d04b      	beq.n	8002eb2 <I2C_Slave_ISR_IT+0xec>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f003 0310 	and.w	r3, r3, #16
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d046      	beq.n	8002eb2 <I2C_Slave_ISR_IT+0xec>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e28:	b29b      	uxth	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d128      	bne.n	8002e80 <I2C_Slave_ISR_IT+0xba>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b28      	cmp	r3, #40	@ 0x28
 8002e38:	d108      	bne.n	8002e4c <I2C_Slave_ISR_IT+0x86>
 8002e3a:	697b      	ldr	r3, [r7, #20]
 8002e3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e40:	d104      	bne.n	8002e4c <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8002e42:	6939      	ldr	r1, [r7, #16]
 8002e44:	68f8      	ldr	r0, [r7, #12]
 8002e46:	f000 fafb 	bl	8003440 <I2C_ITListenCplt>
 8002e4a:	e031      	b.n	8002eb0 <I2C_Slave_ISR_IT+0xea>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e52:	b2db      	uxtb	r3, r3
 8002e54:	2b29      	cmp	r3, #41	@ 0x29
 8002e56:	d10e      	bne.n	8002e76 <I2C_Slave_ISR_IT+0xb0>
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002e5e:	d00a      	beq.n	8002e76 <I2C_Slave_ISR_IT+0xb0>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	2210      	movs	r2, #16
 8002e66:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f000 fc54 	bl	8003716 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002e6e:	68f8      	ldr	r0, [r7, #12]
 8002e70:	f000 f926 	bl	80030c0 <I2C_ITSlaveSeqCplt>
 8002e74:	e01c      	b.n	8002eb0 <I2C_Slave_ISR_IT+0xea>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2210      	movs	r2, #16
 8002e7c:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8002e7e:	e08f      	b.n	8002fa0 <I2C_Slave_ISR_IT+0x1da>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2210      	movs	r2, #16
 8002e86:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e8c:	f043 0204 	orr.w	r2, r3, #4
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <I2C_Slave_ISR_IT+0xdc>
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002ea0:	d17e      	bne.n	8002fa0 <I2C_Slave_ISR_IT+0x1da>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	68f8      	ldr	r0, [r7, #12]
 8002eaa:	f000 fb1d 	bl	80034e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8002eae:	e077      	b.n	8002fa0 <I2C_Slave_ISR_IT+0x1da>
 8002eb0:	e076      	b.n	8002fa0 <I2C_Slave_ISR_IT+0x1da>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002eb2:	693b      	ldr	r3, [r7, #16]
 8002eb4:	f003 0304 	and.w	r3, r3, #4
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d02f      	beq.n	8002f1c <I2C_Slave_ISR_IT+0x156>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d02a      	beq.n	8002f1c <I2C_Slave_ISR_IT+0x156>
  {
    if (hi2c->XferCount > 0U)
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eca:	b29b      	uxth	r3, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d018      	beq.n	8002f02 <I2C_Slave_ISR_IT+0x13c>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eda:	b2d2      	uxtb	r2, r2
 8002edc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee2:	1c5a      	adds	r2, r3, #1
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002eec:	3b01      	subs	r3, #1
 8002eee:	b29a      	uxth	r2, r3
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ef8:	b29b      	uxth	r3, r3
 8002efa:	3b01      	subs	r3, #1
 8002efc:	b29a      	uxth	r2, r3
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d14b      	bne.n	8002fa4 <I2C_Slave_ISR_IT+0x1de>
 8002f0c:	697b      	ldr	r3, [r7, #20]
 8002f0e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f12:	d047      	beq.n	8002fa4 <I2C_Slave_ISR_IT+0x1de>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 f8d3 	bl	80030c0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8002f1a:	e043      	b.n	8002fa4 <I2C_Slave_ISR_IT+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	f003 0308 	and.w	r3, r3, #8
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d009      	beq.n	8002f3a <I2C_Slave_ISR_IT+0x174>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d004      	beq.n	8002f3a <I2C_Slave_ISR_IT+0x174>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8002f30:	6939      	ldr	r1, [r7, #16]
 8002f32:	68f8      	ldr	r0, [r7, #12]
 8002f34:	f000 f840 	bl	8002fb8 <I2C_ITAddrCplt>
 8002f38:	e035      	b.n	8002fa6 <I2C_Slave_ISR_IT+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002f3a:	693b      	ldr	r3, [r7, #16]
 8002f3c:	f003 0302 	and.w	r3, r3, #2
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d030      	beq.n	8002fa6 <I2C_Slave_ISR_IT+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d02b      	beq.n	8002fa6 <I2C_Slave_ISR_IT+0x1e0>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d018      	beq.n	8002f8a <I2C_Slave_ISR_IT+0x1c4>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5c:	781a      	ldrb	r2, [r3, #0]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f68:	1c5a      	adds	r2, r3, #1
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	3b01      	subs	r3, #1
 8002f76:	b29a      	uxth	r2, r3
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f80:	3b01      	subs	r3, #1
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002f88:	e00d      	b.n	8002fa6 <I2C_Slave_ISR_IT+0x1e0>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002f90:	d002      	beq.n	8002f98 <I2C_Slave_ISR_IT+0x1d2>
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d106      	bne.n	8002fa6 <I2C_Slave_ISR_IT+0x1e0>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002f98:	68f8      	ldr	r0, [r7, #12]
 8002f9a:	f000 f891 	bl	80030c0 <I2C_ITSlaveSeqCplt>
 8002f9e:	e002      	b.n	8002fa6 <I2C_Slave_ISR_IT+0x1e0>
    if (hi2c->XferCount == 0U)
 8002fa0:	bf00      	nop
 8002fa2:	e000      	b.n	8002fa6 <I2C_Slave_ISR_IT+0x1e0>
    if ((hi2c->XferCount == 0U) && \
 8002fa4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3718      	adds	r7, #24
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b084      	sub	sp, #16
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002fce:	2b28      	cmp	r3, #40	@ 0x28
 8002fd0:	d16a      	bne.n	80030a8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	0c1b      	lsrs	r3, r3, #16
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	0c1b      	lsrs	r3, r3, #16
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8002ff0:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	689b      	ldr	r3, [r3, #8]
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002ffe:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	b29b      	uxth	r3, r3
 8003008:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800300c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	2b02      	cmp	r3, #2
 8003014:	d138      	bne.n	8003088 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003016:	897b      	ldrh	r3, [r7, #10]
 8003018:	09db      	lsrs	r3, r3, #7
 800301a:	b29a      	uxth	r2, r3
 800301c:	89bb      	ldrh	r3, [r7, #12]
 800301e:	4053      	eors	r3, r2
 8003020:	b29b      	uxth	r3, r3
 8003022:	f003 0306 	and.w	r3, r3, #6
 8003026:	2b00      	cmp	r3, #0
 8003028:	d11c      	bne.n	8003064 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800302a:	897b      	ldrh	r3, [r7, #10]
 800302c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003032:	1c5a      	adds	r2, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800303c:	2b02      	cmp	r3, #2
 800303e:	d13b      	bne.n	80030b8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2208      	movs	r2, #8
 800304c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003056:	89ba      	ldrh	r2, [r7, #12]
 8003058:	7bfb      	ldrb	r3, [r7, #15]
 800305a:	4619      	mov	r1, r3
 800305c:	6878      	ldr	r0, [r7, #4]
 800305e:	f7ff fe86 	bl	8002d6e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003062:	e029      	b.n	80030b8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003064:	893b      	ldrh	r3, [r7, #8]
 8003066:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003068:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800306c:	6878      	ldr	r0, [r7, #4]
 800306e:	f000 fe15 	bl	8003c9c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800307a:	89ba      	ldrh	r2, [r7, #12]
 800307c:	7bfb      	ldrb	r3, [r7, #15]
 800307e:	4619      	mov	r1, r3
 8003080:	6878      	ldr	r0, [r7, #4]
 8003082:	f7ff fe74 	bl	8002d6e <HAL_I2C_AddrCallback>
}
 8003086:	e017      	b.n	80030b8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003088:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	f000 fe05 	bl	8003c9c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800309a:	89ba      	ldrh	r2, [r7, #12]
 800309c:	7bfb      	ldrb	r3, [r7, #15]
 800309e:	4619      	mov	r1, r3
 80030a0:	6878      	ldr	r0, [r7, #4]
 80030a2:	f7ff fe64 	bl	8002d6e <HAL_I2C_AddrCallback>
}
 80030a6:	e007      	b.n	80030b8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2208      	movs	r2, #8
 80030ae:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 80030b8:	bf00      	nop
 80030ba:	3710      	adds	r7, #16
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2200      	movs	r2, #0
 80030d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d008      	beq.n	80030f4 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681a      	ldr	r2, [r3, #0]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80030f0:	601a      	str	r2, [r3, #0]
 80030f2:	e00c      	b.n	800310e <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d007      	beq.n	800310e <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800310c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b29      	cmp	r3, #41	@ 0x29
 8003118:	d112      	bne.n	8003140 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2228      	movs	r2, #40	@ 0x28
 800311e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2221      	movs	r2, #33	@ 0x21
 8003126:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003128:	2101      	movs	r1, #1
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f000 fdb6 	bl	8003c9c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2200      	movs	r2, #0
 8003134:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7ff fe04 	bl	8002d46 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800313e:	e017      	b.n	8003170 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2b2a      	cmp	r3, #42	@ 0x2a
 800314a:	d111      	bne.n	8003170 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2228      	movs	r2, #40	@ 0x28
 8003150:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2222      	movs	r2, #34	@ 0x22
 8003158:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800315a:	2102      	movs	r1, #2
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f000 fd9d 	bl	8003c9c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	2200      	movs	r2, #0
 8003166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800316a:	6878      	ldr	r0, [r7, #4]
 800316c:	f7ff fdf5 	bl	8002d5a <HAL_I2C_SlaveRxCpltCallback>
}
 8003170:	bf00      	nop
 8003172:	3710      	adds	r7, #16
 8003174:	46bd      	mov	sp, r7
 8003176:	bd80      	pop	{r7, pc}

08003178 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
 8003180:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003192:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800319a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2220      	movs	r2, #32
 80031a2:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80031a4:	7afb      	ldrb	r3, [r7, #11]
 80031a6:	2b21      	cmp	r3, #33	@ 0x21
 80031a8:	d002      	beq.n	80031b0 <I2C_ITSlaveCplt+0x38>
 80031aa:	7afb      	ldrb	r3, [r7, #11]
 80031ac:	2b29      	cmp	r3, #41	@ 0x29
 80031ae:	d108      	bne.n	80031c2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80031b0:	f248 0101 	movw	r1, #32769	@ 0x8001
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f000 fd71 	bl	8003c9c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2221      	movs	r2, #33	@ 0x21
 80031be:	631a      	str	r2, [r3, #48]	@ 0x30
 80031c0:	e019      	b.n	80031f6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80031c2:	7afb      	ldrb	r3, [r7, #11]
 80031c4:	2b22      	cmp	r3, #34	@ 0x22
 80031c6:	d002      	beq.n	80031ce <I2C_ITSlaveCplt+0x56>
 80031c8:	7afb      	ldrb	r3, [r7, #11]
 80031ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80031cc:	d108      	bne.n	80031e0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80031ce:	f248 0102 	movw	r1, #32770	@ 0x8002
 80031d2:	6878      	ldr	r0, [r7, #4]
 80031d4:	f000 fd62 	bl	8003c9c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2222      	movs	r2, #34	@ 0x22
 80031dc:	631a      	str	r2, [r3, #48]	@ 0x30
 80031de:	e00a      	b.n	80031f6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80031e0:	7afb      	ldrb	r3, [r7, #11]
 80031e2:	2b28      	cmp	r3, #40	@ 0x28
 80031e4:	d107      	bne.n	80031f6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80031e6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80031ea:	6878      	ldr	r0, [r7, #4]
 80031ec:	f000 fd56 	bl	8003c9c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	685a      	ldr	r2, [r3, #4]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003204:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	6859      	ldr	r1, [r3, #4]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	4b89      	ldr	r3, [pc, #548]	@ (8003438 <I2C_ITSlaveCplt+0x2c0>)
 8003212:	400b      	ands	r3, r1
 8003214:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8003216:	6878      	ldr	r0, [r7, #4]
 8003218:	f000 fa7d 	bl	8003716 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d013      	beq.n	800324e <I2C_ITSlaveCplt+0xd6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003234:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800323a:	2b00      	cmp	r3, #0
 800323c:	d01f      	beq.n	800327e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	b29a      	uxth	r2, r3
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800324c:	e017      	b.n	800327e <I2C_ITSlaveCplt+0x106>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800324e:	693b      	ldr	r3, [r7, #16]
 8003250:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d012      	beq.n	800327e <I2C_ITSlaveCplt+0x106>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	681a      	ldr	r2, [r3, #0]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003266:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800326c:	2b00      	cmp	r3, #0
 800326e:	d006      	beq.n	800327e <I2C_ITSlaveCplt+0x106>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	b29a      	uxth	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	f003 0304 	and.w	r3, r3, #4
 8003284:	2b00      	cmp	r3, #0
 8003286:	d020      	beq.n	80032ca <I2C_ITSlaveCplt+0x152>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	f023 0304 	bic.w	r3, r3, #4
 800328e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329a:	b2d2      	uxtb	r2, r2
 800329c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a2:	1c5a      	adds	r2, r3, #1
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d00c      	beq.n	80032ca <I2C_ITSlaveCplt+0x152>
    {
      hi2c->XferSize--;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b4:	3b01      	subs	r3, #1
 80032b6:	b29a      	uxth	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032c0:	b29b      	uxth	r3, r3
 80032c2:	3b01      	subs	r3, #1
 80032c4:	b29a      	uxth	r2, r3
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d005      	beq.n	80032e0 <I2C_ITSlaveCplt+0x168>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032d8:	f043 0204 	orr.w	r2, r3, #4
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f003 0310 	and.w	r3, r3, #16
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d049      	beq.n	800337e <I2C_ITSlaveCplt+0x206>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d044      	beq.n	800337e <I2C_ITSlaveCplt+0x206>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d128      	bne.n	8003350 <I2C_ITSlaveCplt+0x1d8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b28      	cmp	r3, #40	@ 0x28
 8003308:	d108      	bne.n	800331c <I2C_ITSlaveCplt+0x1a4>
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003310:	d104      	bne.n	800331c <I2C_ITSlaveCplt+0x1a4>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003312:	6979      	ldr	r1, [r7, #20]
 8003314:	6878      	ldr	r0, [r7, #4]
 8003316:	f000 f893 	bl	8003440 <I2C_ITListenCplt>
 800331a:	e030      	b.n	800337e <I2C_ITSlaveCplt+0x206>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b29      	cmp	r3, #41	@ 0x29
 8003326:	d10e      	bne.n	8003346 <I2C_ITSlaveCplt+0x1ce>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800332e:	d00a      	beq.n	8003346 <I2C_ITSlaveCplt+0x1ce>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	2210      	movs	r2, #16
 8003336:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003338:	6878      	ldr	r0, [r7, #4]
 800333a:	f000 f9ec 	bl	8003716 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f7ff febe 	bl	80030c0 <I2C_ITSlaveSeqCplt>
 8003344:	e01b      	b.n	800337e <I2C_ITSlaveCplt+0x206>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2210      	movs	r2, #16
 800334c:	61da      	str	r2, [r3, #28]
 800334e:	e016      	b.n	800337e <I2C_ITSlaveCplt+0x206>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2210      	movs	r2, #16
 8003356:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335c:	f043 0204 	orr.w	r2, r3, #4
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d003      	beq.n	8003372 <I2C_ITSlaveCplt+0x1fa>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003370:	d105      	bne.n	800337e <I2C_ITSlaveCplt+0x206>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003376:	4619      	mov	r1, r3
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 f8b5 	bl	80034e8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2200      	movs	r2, #0
 800338a:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003390:	2b00      	cmp	r3, #0
 8003392:	d010      	beq.n	80033b6 <I2C_ITSlaveCplt+0x23e>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003398:	4619      	mov	r1, r3
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f000 f8a4 	bl	80034e8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033a6:	b2db      	uxtb	r3, r3
 80033a8:	2b28      	cmp	r3, #40	@ 0x28
 80033aa:	d141      	bne.n	8003430 <I2C_ITSlaveCplt+0x2b8>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80033ac:	6979      	ldr	r1, [r7, #20]
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f846 	bl	8003440 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80033b4:	e03c      	b.n	8003430 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ba:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80033be:	d014      	beq.n	80033ea <I2C_ITSlaveCplt+0x272>
    I2C_ITSlaveSeqCplt(hi2c);
 80033c0:	6878      	ldr	r0, [r7, #4]
 80033c2:	f7ff fe7d 	bl	80030c0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	4a1c      	ldr	r2, [pc, #112]	@ (800343c <I2C_ITSlaveCplt+0x2c4>)
 80033ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2220      	movs	r2, #32
 80033d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2200      	movs	r2, #0
 80033d8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2200      	movs	r2, #0
 80033de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80033e2:	6878      	ldr	r0, [r7, #4]
 80033e4:	f7ff fcd1 	bl	8002d8a <HAL_I2C_ListenCpltCallback>
}
 80033e8:	e022      	b.n	8003430 <I2C_ITSlaveCplt+0x2b8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	2b22      	cmp	r3, #34	@ 0x22
 80033f4:	d10e      	bne.n	8003414 <I2C_ITSlaveCplt+0x29c>
    hi2c->State = HAL_I2C_STATE_READY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2220      	movs	r2, #32
 80033fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	2200      	movs	r2, #0
 8003402:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800340c:	6878      	ldr	r0, [r7, #4]
 800340e:	f7ff fca4 	bl	8002d5a <HAL_I2C_SlaveRxCpltCallback>
}
 8003412:	e00d      	b.n	8003430 <I2C_ITSlaveCplt+0x2b8>
    hi2c->State = HAL_I2C_STATE_READY;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2220      	movs	r2, #32
 8003418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	2200      	movs	r2, #0
 8003420:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2200      	movs	r2, #0
 8003426:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f7ff fc8b 	bl	8002d46 <HAL_I2C_SlaveTxCpltCallback>
}
 8003430:	bf00      	nop
 8003432:	3718      	adds	r7, #24
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	fe00e800 	.word	0xfe00e800
 800343c:	ffff0000 	.word	0xffff0000

08003440 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a25      	ldr	r2, [pc, #148]	@ (80034e4 <I2C_ITListenCplt+0xa4>)
 800344e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2200      	movs	r2, #0
 8003454:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2220      	movs	r2, #32
 800345a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2200      	movs	r2, #0
 8003462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2200      	movs	r2, #0
 800346a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	f003 0304 	and.w	r3, r3, #4
 8003472:	2b00      	cmp	r3, #0
 8003474:	d022      	beq.n	80034bc <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003480:	b2d2      	uxtb	r2, r2
 8003482:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003488:	1c5a      	adds	r2, r3, #1
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003492:	2b00      	cmp	r3, #0
 8003494:	d012      	beq.n	80034bc <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800349a:	3b01      	subs	r3, #1
 800349c:	b29a      	uxth	r2, r3
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29a      	uxth	r2, r3
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034b4:	f043 0204 	orr.w	r2, r3, #4
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80034bc:	f248 0103 	movw	r1, #32771	@ 0x8003
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f000 fbeb 	bl	8003c9c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2210      	movs	r2, #16
 80034cc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	2200      	movs	r2, #0
 80034d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f7ff fc57 	bl	8002d8a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80034dc:	bf00      	nop
 80034de:	3708      	adds	r7, #8
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	ffff0000 	.word	0xffff0000

080034e8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
 80034f0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034f8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a6d      	ldr	r2, [pc, #436]	@ (80036bc <I2C_ITError+0x1d4>)
 8003506:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2200      	movs	r2, #0
 800350c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	431a      	orrs	r2, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800351a:	7bfb      	ldrb	r3, [r7, #15]
 800351c:	2b28      	cmp	r3, #40	@ 0x28
 800351e:	d005      	beq.n	800352c <I2C_ITError+0x44>
 8003520:	7bfb      	ldrb	r3, [r7, #15]
 8003522:	2b29      	cmp	r3, #41	@ 0x29
 8003524:	d002      	beq.n	800352c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8003526:	7bfb      	ldrb	r3, [r7, #15]
 8003528:	2b2a      	cmp	r3, #42	@ 0x2a
 800352a:	d10b      	bne.n	8003544 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800352c:	2103      	movs	r1, #3
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 fbb4 	bl	8003c9c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2228      	movs	r2, #40	@ 0x28
 8003538:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a60      	ldr	r2, [pc, #384]	@ (80036c0 <I2C_ITError+0x1d8>)
 8003540:	635a      	str	r2, [r3, #52]	@ 0x34
 8003542:	e030      	b.n	80035a6 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8003544:	f248 0103 	movw	r1, #32771	@ 0x8003
 8003548:	6878      	ldr	r0, [r7, #4]
 800354a:	f000 fba7 	bl	8003c9c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800354e:	6878      	ldr	r0, [r7, #4]
 8003550:	f000 f8e1 	bl	8003716 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800355a:	b2db      	uxtb	r3, r3
 800355c:	2b60      	cmp	r3, #96	@ 0x60
 800355e:	d01f      	beq.n	80035a0 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2220      	movs	r2, #32
 8003564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	f003 0320 	and.w	r3, r3, #32
 8003572:	2b20      	cmp	r3, #32
 8003574:	d114      	bne.n	80035a0 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	f003 0310 	and.w	r3, r3, #16
 8003580:	2b10      	cmp	r3, #16
 8003582:	d109      	bne.n	8003598 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2210      	movs	r2, #16
 800358a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003590:	f043 0204 	orr.w	r2, r3, #4
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	2220      	movs	r2, #32
 800359e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2200      	movs	r2, #0
 80035a4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035aa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d039      	beq.n	8003628 <I2C_ITError+0x140>
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2b11      	cmp	r3, #17
 80035b8:	d002      	beq.n	80035c0 <I2C_ITError+0xd8>
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	2b21      	cmp	r3, #33	@ 0x21
 80035be:	d133      	bne.n	8003628 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035ce:	d107      	bne.n	80035e0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80035de:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7fe fdd1 	bl	800218c <HAL_DMA_GetState>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d017      	beq.n	8003620 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035f4:	4a33      	ldr	r2, [pc, #204]	@ (80036c4 <I2C_ITError+0x1dc>)
 80035f6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003604:	4618      	mov	r0, r3
 8003606:	f7fe fd80 	bl	800210a <HAL_DMA_Abort_IT>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	d04d      	beq.n	80036ac <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003614:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800361a:	4610      	mov	r0, r2
 800361c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800361e:	e045      	b.n	80036ac <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 f851 	bl	80036c8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003626:	e041      	b.n	80036ac <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800362c:	2b00      	cmp	r3, #0
 800362e:	d039      	beq.n	80036a4 <I2C_ITError+0x1bc>
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	2b12      	cmp	r3, #18
 8003634:	d002      	beq.n	800363c <I2C_ITError+0x154>
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	2b22      	cmp	r3, #34	@ 0x22
 800363a:	d133      	bne.n	80036a4 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003646:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800364a:	d107      	bne.n	800365c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	681a      	ldr	r2, [r3, #0]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800365a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003660:	4618      	mov	r0, r3
 8003662:	f7fe fd93 	bl	800218c <HAL_DMA_GetState>
 8003666:	4603      	mov	r3, r0
 8003668:	2b01      	cmp	r3, #1
 800366a:	d017      	beq.n	800369c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003670:	4a14      	ldr	r2, [pc, #80]	@ (80036c4 <I2C_ITError+0x1dc>)
 8003672:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003680:	4618      	mov	r0, r3
 8003682:	f7fe fd42 	bl	800210a <HAL_DMA_Abort_IT>
 8003686:	4603      	mov	r3, r0
 8003688:	2b00      	cmp	r3, #0
 800368a:	d011      	beq.n	80036b0 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003692:	687a      	ldr	r2, [r7, #4]
 8003694:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003696:	4610      	mov	r0, r2
 8003698:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800369a:	e009      	b.n	80036b0 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800369c:	6878      	ldr	r0, [r7, #4]
 800369e:	f000 f813 	bl	80036c8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80036a2:	e005      	b.n	80036b0 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80036a4:	6878      	ldr	r0, [r7, #4]
 80036a6:	f000 f80f 	bl	80036c8 <I2C_TreatErrorCallback>
  }
}
 80036aa:	e002      	b.n	80036b2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80036ac:	bf00      	nop
 80036ae:	e000      	b.n	80036b2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80036b0:	bf00      	nop
}
 80036b2:	bf00      	nop
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	ffff0000 	.word	0xffff0000
 80036c0:	08002dc7 	.word	0x08002dc7
 80036c4:	0800375f 	.word	0x0800375f

080036c8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036d6:	b2db      	uxtb	r3, r3
 80036d8:	2b60      	cmp	r3, #96	@ 0x60
 80036da:	d10e      	bne.n	80036fa <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2220      	movs	r2, #32
 80036e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2200      	movs	r2, #0
 80036e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80036f2:	6878      	ldr	r0, [r7, #4]
 80036f4:	f7ff fb5d 	bl	8002db2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80036f8:	e009      	b.n	800370e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2200      	movs	r2, #0
 80036fe:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f7ff fb48 	bl	8002d9e <HAL_I2C_ErrorCallback>
}
 800370e:	bf00      	nop
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003716:	b480      	push	{r7}
 8003718:	b083      	sub	sp, #12
 800371a:	af00      	add	r7, sp, #0
 800371c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	699b      	ldr	r3, [r3, #24]
 8003724:	f003 0302 	and.w	r3, r3, #2
 8003728:	2b02      	cmp	r3, #2
 800372a:	d103      	bne.n	8003734 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2200      	movs	r2, #0
 8003732:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	f003 0301 	and.w	r3, r3, #1
 800373e:	2b01      	cmp	r3, #1
 8003740:	d007      	beq.n	8003752 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	699a      	ldr	r2, [r3, #24]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f042 0201 	orr.w	r2, r2, #1
 8003750:	619a      	str	r2, [r3, #24]
  }
}
 8003752:	bf00      	nop
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr

0800375e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800375e:	b580      	push	{r7, lr}
 8003760:	b084      	sub	sp, #16
 8003762:	af00      	add	r7, sp, #0
 8003764:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800376a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003770:	2b00      	cmp	r3, #0
 8003772:	d003      	beq.n	800377c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003778:	2200      	movs	r2, #0
 800377a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003780:	2b00      	cmp	r3, #0
 8003782:	d003      	beq.n	800378c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003788:	2200      	movs	r2, #0
 800378a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800378c:	68f8      	ldr	r0, [r7, #12]
 800378e:	f7ff ff9b 	bl	80036c8 <I2C_TreatErrorCallback>
}
 8003792:	bf00      	nop
 8003794:	3710      	adds	r7, #16
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b084      	sub	sp, #16
 800379e:	af00      	add	r7, sp, #0
 80037a0:	60f8      	str	r0, [r7, #12]
 80037a2:	60b9      	str	r1, [r7, #8]
 80037a4:	603b      	str	r3, [r7, #0]
 80037a6:	4613      	mov	r3, r2
 80037a8:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037aa:	e03b      	b.n	8003824 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037ac:	69ba      	ldr	r2, [r7, #24]
 80037ae:	6839      	ldr	r1, [r7, #0]
 80037b0:	68f8      	ldr	r0, [r7, #12]
 80037b2:	f000 f961 	bl	8003a78 <I2C_IsErrorOccurred>
 80037b6:	4603      	mov	r3, r0
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d001      	beq.n	80037c0 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e041      	b.n	8003844 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037c6:	d02d      	beq.n	8003824 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037c8:	f7fd fe30 	bl	800142c <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	683a      	ldr	r2, [r7, #0]
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d302      	bcc.n	80037de <I2C_WaitOnFlagUntilTimeout+0x44>
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d122      	bne.n	8003824 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	699a      	ldr	r2, [r3, #24]
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	4013      	ands	r3, r2
 80037e8:	68ba      	ldr	r2, [r7, #8]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	bf0c      	ite	eq
 80037ee:	2301      	moveq	r3, #1
 80037f0:	2300      	movne	r3, #0
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	461a      	mov	r2, r3
 80037f6:	79fb      	ldrb	r3, [r7, #7]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d113      	bne.n	8003824 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003800:	f043 0220 	orr.w	r2, r3, #32
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e00f      	b.n	8003844 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	699a      	ldr	r2, [r3, #24]
 800382a:	68bb      	ldr	r3, [r7, #8]
 800382c:	4013      	ands	r3, r2
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	429a      	cmp	r2, r3
 8003832:	bf0c      	ite	eq
 8003834:	2301      	moveq	r3, #1
 8003836:	2300      	movne	r3, #0
 8003838:	b2db      	uxtb	r3, r3
 800383a:	461a      	mov	r2, r3
 800383c:	79fb      	ldrb	r3, [r7, #7]
 800383e:	429a      	cmp	r2, r3
 8003840:	d0b4      	beq.n	80037ac <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003858:	e033      	b.n	80038c2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	68b9      	ldr	r1, [r7, #8]
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f000 f90a 	bl	8003a78 <I2C_IsErrorOccurred>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e031      	b.n	80038d2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800386e:	68bb      	ldr	r3, [r7, #8]
 8003870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003874:	d025      	beq.n	80038c2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003876:	f7fd fdd9 	bl	800142c <HAL_GetTick>
 800387a:	4602      	mov	r2, r0
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	68ba      	ldr	r2, [r7, #8]
 8003882:	429a      	cmp	r2, r3
 8003884:	d302      	bcc.n	800388c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003886:	68bb      	ldr	r3, [r7, #8]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d11a      	bne.n	80038c2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	f003 0302 	and.w	r3, r3, #2
 8003896:	2b02      	cmp	r3, #2
 8003898:	d013      	beq.n	80038c2 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389e:	f043 0220 	orr.w	r2, r3, #32
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2220      	movs	r2, #32
 80038aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	2200      	movs	r2, #0
 80038ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e007      	b.n	80038d2 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	699b      	ldr	r3, [r3, #24]
 80038c8:	f003 0302 	and.w	r3, r3, #2
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d1c4      	bne.n	800385a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	b084      	sub	sp, #16
 80038de:	af00      	add	r7, sp, #0
 80038e0:	60f8      	str	r0, [r7, #12]
 80038e2:	60b9      	str	r1, [r7, #8]
 80038e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038e6:	e02f      	b.n	8003948 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038e8:	687a      	ldr	r2, [r7, #4]
 80038ea:	68b9      	ldr	r1, [r7, #8]
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 f8c3 	bl	8003a78 <I2C_IsErrorOccurred>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d001      	beq.n	80038fc <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e02d      	b.n	8003958 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038fc:	f7fd fd96 	bl	800142c <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	68ba      	ldr	r2, [r7, #8]
 8003908:	429a      	cmp	r2, r3
 800390a:	d302      	bcc.n	8003912 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d11a      	bne.n	8003948 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	699b      	ldr	r3, [r3, #24]
 8003918:	f003 0320 	and.w	r3, r3, #32
 800391c:	2b20      	cmp	r3, #32
 800391e:	d013      	beq.n	8003948 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003924:	f043 0220 	orr.w	r2, r3, #32
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2220      	movs	r2, #32
 8003930:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e007      	b.n	8003958 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	699b      	ldr	r3, [r3, #24]
 800394e:	f003 0320 	and.w	r3, r3, #32
 8003952:	2b20      	cmp	r3, #32
 8003954:	d1c8      	bne.n	80038e8 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	60b9      	str	r1, [r7, #8]
 800396a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800396c:	2300      	movs	r3, #0
 800396e:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003970:	e071      	b.n	8003a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	68b9      	ldr	r1, [r7, #8]
 8003976:	68f8      	ldr	r0, [r7, #12]
 8003978:	f000 f87e 	bl	8003a78 <I2C_IsErrorOccurred>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d001      	beq.n	8003986 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8003982:	2301      	movs	r3, #1
 8003984:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	699b      	ldr	r3, [r3, #24]
 800398c:	f003 0320 	and.w	r3, r3, #32
 8003990:	2b20      	cmp	r3, #32
 8003992:	d13b      	bne.n	8003a0c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8003994:	7dfb      	ldrb	r3, [r7, #23]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d138      	bne.n	8003a0c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	f003 0304 	and.w	r3, r3, #4
 80039a4:	2b04      	cmp	r3, #4
 80039a6:	d105      	bne.n	80039b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d001      	beq.n	80039b4 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80039b0:	2300      	movs	r3, #0
 80039b2:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	f003 0310 	and.w	r3, r3, #16
 80039be:	2b10      	cmp	r3, #16
 80039c0:	d121      	bne.n	8003a06 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2210      	movs	r2, #16
 80039c8:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	2204      	movs	r2, #4
 80039ce:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2220      	movs	r2, #32
 80039d6:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	6859      	ldr	r1, [r3, #4]
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	4b24      	ldr	r3, [pc, #144]	@ (8003a74 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 80039e4:	400b      	ands	r3, r1
 80039e6:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2220      	movs	r2, #32
 80039ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	75fb      	strb	r3, [r7, #23]
 8003a04:	e002      	b.n	8003a0c <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8003a0c:	f7fd fd0e 	bl	800142c <HAL_GetTick>
 8003a10:	4602      	mov	r2, r0
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	1ad3      	subs	r3, r2, r3
 8003a16:	68ba      	ldr	r2, [r7, #8]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d302      	bcc.n	8003a22 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d119      	bne.n	8003a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8003a22:	7dfb      	ldrb	r3, [r7, #23]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d116      	bne.n	8003a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	f003 0304 	and.w	r3, r3, #4
 8003a32:	2b04      	cmp	r3, #4
 8003a34:	d00f      	beq.n	8003a56 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a3a:	f043 0220 	orr.w	r2, r3, #32
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2220      	movs	r2, #32
 8003a46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	699b      	ldr	r3, [r3, #24]
 8003a5c:	f003 0304 	and.w	r3, r3, #4
 8003a60:	2b04      	cmp	r3, #4
 8003a62:	d002      	beq.n	8003a6a <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003a64:	7dfb      	ldrb	r3, [r7, #23]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d083      	beq.n	8003972 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8003a6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3718      	adds	r7, #24
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}
 8003a74:	fe00e800 	.word	0xfe00e800

08003a78 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b08a      	sub	sp, #40	@ 0x28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a84:	2300      	movs	r3, #0
 8003a86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003a92:	2300      	movs	r3, #0
 8003a94:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	f003 0310 	and.w	r3, r3, #16
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d068      	beq.n	8003b76 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2210      	movs	r2, #16
 8003aaa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003aac:	e049      	b.n	8003b42 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ab4:	d045      	beq.n	8003b42 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ab6:	f7fd fcb9 	bl	800142c <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	69fb      	ldr	r3, [r7, #28]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	429a      	cmp	r2, r3
 8003ac4:	d302      	bcc.n	8003acc <I2C_IsErrorOccurred+0x54>
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d13a      	bne.n	8003b42 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ad6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ade:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	699b      	ldr	r3, [r3, #24]
 8003ae6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003aea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003aee:	d121      	bne.n	8003b34 <I2C_IsErrorOccurred+0xbc>
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003af6:	d01d      	beq.n	8003b34 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003af8:	7cfb      	ldrb	r3, [r7, #19]
 8003afa:	2b20      	cmp	r3, #32
 8003afc:	d01a      	beq.n	8003b34 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	685a      	ldr	r2, [r3, #4]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b0c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003b0e:	f7fd fc8d 	bl	800142c <HAL_GetTick>
 8003b12:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b14:	e00e      	b.n	8003b34 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003b16:	f7fd fc89 	bl	800142c <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b19      	cmp	r3, #25
 8003b22:	d907      	bls.n	8003b34 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003b24:	6a3b      	ldr	r3, [r7, #32]
 8003b26:	f043 0320 	orr.w	r3, r3, #32
 8003b2a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003b2c:	2301      	movs	r3, #1
 8003b2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003b32:	e006      	b.n	8003b42 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	699b      	ldr	r3, [r3, #24]
 8003b3a:	f003 0320 	and.w	r3, r3, #32
 8003b3e:	2b20      	cmp	r3, #32
 8003b40:	d1e9      	bne.n	8003b16 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	699b      	ldr	r3, [r3, #24]
 8003b48:	f003 0320 	and.w	r3, r3, #32
 8003b4c:	2b20      	cmp	r3, #32
 8003b4e:	d003      	beq.n	8003b58 <I2C_IsErrorOccurred+0xe0>
 8003b50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0aa      	beq.n	8003aae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003b58:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d103      	bne.n	8003b68 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	2220      	movs	r2, #32
 8003b66:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003b68:	6a3b      	ldr	r3, [r7, #32]
 8003b6a:	f043 0304 	orr.w	r3, r3, #4
 8003b6e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
 8003b72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	699b      	ldr	r3, [r3, #24]
 8003b7c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00b      	beq.n	8003ba0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003b88:	6a3b      	ldr	r3, [r7, #32]
 8003b8a:	f043 0301 	orr.w	r3, r3, #1
 8003b8e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003ba0:	69bb      	ldr	r3, [r7, #24]
 8003ba2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00b      	beq.n	8003bc2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003baa:	6a3b      	ldr	r3, [r7, #32]
 8003bac:	f043 0308 	orr.w	r3, r3, #8
 8003bb0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003bba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003bc2:	69bb      	ldr	r3, [r7, #24]
 8003bc4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00b      	beq.n	8003be4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003bcc:	6a3b      	ldr	r3, [r7, #32]
 8003bce:	f043 0302 	orr.w	r3, r3, #2
 8003bd2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bdc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003be4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d01c      	beq.n	8003c26 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003bec:	68f8      	ldr	r0, [r7, #12]
 8003bee:	f7ff fd92 	bl	8003716 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	6859      	ldr	r1, [r3, #4]
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681a      	ldr	r2, [r3, #0]
 8003bfc:	4b0d      	ldr	r3, [pc, #52]	@ (8003c34 <I2C_IsErrorOccurred+0x1bc>)
 8003bfe:	400b      	ands	r3, r1
 8003c00:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003c06:	6a3b      	ldr	r3, [r7, #32]
 8003c08:	431a      	orrs	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2220      	movs	r2, #32
 8003c12:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003c26:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3728      	adds	r7, #40	@ 0x28
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}
 8003c32:	bf00      	nop
 8003c34:	fe00e800 	.word	0xfe00e800

08003c38 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b087      	sub	sp, #28
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	607b      	str	r3, [r7, #4]
 8003c42:	460b      	mov	r3, r1
 8003c44:	817b      	strh	r3, [r7, #10]
 8003c46:	4613      	mov	r3, r2
 8003c48:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c4a:	897b      	ldrh	r3, [r7, #10]
 8003c4c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c50:	7a7b      	ldrb	r3, [r7, #9]
 8003c52:	041b      	lsls	r3, r3, #16
 8003c54:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c58:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003c5e:	6a3b      	ldr	r3, [r7, #32]
 8003c60:	4313      	orrs	r3, r2
 8003c62:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003c66:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	6a3b      	ldr	r3, [r7, #32]
 8003c70:	0d5b      	lsrs	r3, r3, #21
 8003c72:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003c76:	4b08      	ldr	r3, [pc, #32]	@ (8003c98 <I2C_TransferConfig+0x60>)
 8003c78:	430b      	orrs	r3, r1
 8003c7a:	43db      	mvns	r3, r3
 8003c7c:	ea02 0103 	and.w	r1, r2, r3
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003c8a:	bf00      	nop
 8003c8c:	371c      	adds	r7, #28
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c94:	4770      	bx	lr
 8003c96:	bf00      	nop
 8003c98:	03ff63ff 	.word	0x03ff63ff

08003c9c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8003cac:	887b      	ldrh	r3, [r7, #2]
 8003cae:	f003 0301 	and.w	r3, r3, #1
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00f      	beq.n	8003cd6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8003cbc:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003cca:	2b28      	cmp	r3, #40	@ 0x28
 8003ccc:	d003      	beq.n	8003cd6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003cd4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8003cd6:	887b      	ldrh	r3, [r7, #2]
 8003cd8:	f003 0302 	and.w	r3, r3, #2
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00f      	beq.n	8003d00 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8003ce6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cee:	b2db      	uxtb	r3, r3
 8003cf0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003cf4:	2b28      	cmp	r3, #40	@ 0x28
 8003cf6:	d003      	beq.n	8003d00 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8003cfe:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8003d00:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	da03      	bge.n	8003d10 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8003d0e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8003d10:	887b      	ldrh	r3, [r7, #2]
 8003d12:	2b10      	cmp	r3, #16
 8003d14:	d103      	bne.n	8003d1e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8003d1c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8003d1e:	887b      	ldrh	r3, [r7, #2]
 8003d20:	2b20      	cmp	r3, #32
 8003d22:	d103      	bne.n	8003d2c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	f043 0320 	orr.w	r3, r3, #32
 8003d2a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8003d2c:	887b      	ldrh	r3, [r7, #2]
 8003d2e:	2b40      	cmp	r3, #64	@ 0x40
 8003d30:	d103      	bne.n	8003d3a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003d38:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	6819      	ldr	r1, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	43da      	mvns	r2, r3
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	400a      	ands	r2, r1
 8003d4a:	601a      	str	r2, [r3, #0]
}
 8003d4c:	bf00      	nop
 8003d4e:	3714      	adds	r7, #20
 8003d50:	46bd      	mov	sp, r7
 8003d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d56:	4770      	bx	lr

08003d58 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b083      	sub	sp, #12
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
 8003d60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2b20      	cmp	r3, #32
 8003d6c:	d138      	bne.n	8003de0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d101      	bne.n	8003d7c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d78:	2302      	movs	r3, #2
 8003d7a:	e032      	b.n	8003de2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2201      	movs	r2, #1
 8003d80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2224      	movs	r2, #36	@ 0x24
 8003d88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f022 0201 	bic.w	r2, r2, #1
 8003d9a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003daa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	6819      	ldr	r1, [r3, #0]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	683a      	ldr	r2, [r7, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681a      	ldr	r2, [r3, #0]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f042 0201 	orr.w	r2, r2, #1
 8003dca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2220      	movs	r2, #32
 8003dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	e000      	b.n	8003de2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003de0:	2302      	movs	r3, #2
  }
}
 8003de2:	4618      	mov	r0, r3
 8003de4:	370c      	adds	r7, #12
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr

08003dee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003dee:	b480      	push	{r7}
 8003df0:	b085      	sub	sp, #20
 8003df2:	af00      	add	r7, sp, #0
 8003df4:	6078      	str	r0, [r7, #4]
 8003df6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dfe:	b2db      	uxtb	r3, r3
 8003e00:	2b20      	cmp	r3, #32
 8003e02:	d139      	bne.n	8003e78 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d101      	bne.n	8003e12 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e0e:	2302      	movs	r3, #2
 8003e10:	e033      	b.n	8003e7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	2201      	movs	r2, #1
 8003e16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2224      	movs	r2, #36	@ 0x24
 8003e1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f022 0201 	bic.w	r2, r2, #1
 8003e30:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003e40:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	021b      	lsls	r3, r3, #8
 8003e46:	68fa      	ldr	r2, [r7, #12]
 8003e48:	4313      	orrs	r3, r2
 8003e4a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68fa      	ldr	r2, [r7, #12]
 8003e52:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	681a      	ldr	r2, [r3, #0]
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f042 0201 	orr.w	r2, r2, #1
 8003e62:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2220      	movs	r2, #32
 8003e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e74:	2300      	movs	r3, #0
 8003e76:	e000      	b.n	8003e7a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e78:	2302      	movs	r3, #2
  }
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3714      	adds	r7, #20
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e84:	4770      	bx	lr
	...

08003e88 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003e8c:	4b04      	ldr	r3, [pc, #16]	@ (8003ea0 <HAL_PWREx_GetVoltageRange+0x18>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003e94:	4618      	mov	r0, r3
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	40007000 	.word	0x40007000

08003ea4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003eb2:	d130      	bne.n	8003f16 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003eb4:	4b23      	ldr	r3, [pc, #140]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003ebc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ec0:	d038      	beq.n	8003f34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ec2:	4b20      	ldr	r3, [pc, #128]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003eca:	4a1e      	ldr	r2, [pc, #120]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ecc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ed0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003ed2:	4b1d      	ldr	r3, [pc, #116]	@ (8003f48 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	2232      	movs	r2, #50	@ 0x32
 8003ed8:	fb02 f303 	mul.w	r3, r2, r3
 8003edc:	4a1b      	ldr	r2, [pc, #108]	@ (8003f4c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003ede:	fba2 2303 	umull	r2, r3, r2, r3
 8003ee2:	0c9b      	lsrs	r3, r3, #18
 8003ee4:	3301      	adds	r3, #1
 8003ee6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ee8:	e002      	b.n	8003ef0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	3b01      	subs	r3, #1
 8003eee:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003ef0:	4b14      	ldr	r3, [pc, #80]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ef2:	695b      	ldr	r3, [r3, #20]
 8003ef4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ef8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003efc:	d102      	bne.n	8003f04 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d1f2      	bne.n	8003eea <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f04:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f10:	d110      	bne.n	8003f34 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003f12:	2303      	movs	r3, #3
 8003f14:	e00f      	b.n	8003f36 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f16:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003f1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f22:	d007      	beq.n	8003f34 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f24:	4b07      	ldr	r3, [pc, #28]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003f2c:	4a05      	ldr	r2, [pc, #20]	@ (8003f44 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f32:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3714      	adds	r7, #20
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f40:	4770      	bx	lr
 8003f42:	bf00      	nop
 8003f44:	40007000 	.word	0x40007000
 8003f48:	20000000 	.word	0x20000000
 8003f4c:	431bde83 	.word	0x431bde83

08003f50 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b088      	sub	sp, #32
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d102      	bne.n	8003f64 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	f000 bc02 	b.w	8004768 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f64:	4b96      	ldr	r3, [pc, #600]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	f003 030c 	and.w	r3, r3, #12
 8003f6c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f6e:	4b94      	ldr	r3, [pc, #592]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8003f70:	68db      	ldr	r3, [r3, #12]
 8003f72:	f003 0303 	and.w	r3, r3, #3
 8003f76:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f003 0310 	and.w	r3, r3, #16
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	f000 80e4 	beq.w	800414e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f86:	69bb      	ldr	r3, [r7, #24]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d007      	beq.n	8003f9c <HAL_RCC_OscConfig+0x4c>
 8003f8c:	69bb      	ldr	r3, [r7, #24]
 8003f8e:	2b0c      	cmp	r3, #12
 8003f90:	f040 808b 	bne.w	80040aa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	2b01      	cmp	r3, #1
 8003f98:	f040 8087 	bne.w	80040aa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f9c:	4b88      	ldr	r3, [pc, #544]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f003 0302 	and.w	r3, r3, #2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d005      	beq.n	8003fb4 <HAL_RCC_OscConfig+0x64>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	699b      	ldr	r3, [r3, #24]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	e3d9      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	6a1a      	ldr	r2, [r3, #32]
 8003fb8:	4b81      	ldr	r3, [pc, #516]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f003 0308 	and.w	r3, r3, #8
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d004      	beq.n	8003fce <HAL_RCC_OscConfig+0x7e>
 8003fc4:	4b7e      	ldr	r3, [pc, #504]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fcc:	e005      	b.n	8003fda <HAL_RCC_OscConfig+0x8a>
 8003fce:	4b7c      	ldr	r3, [pc, #496]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8003fd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fd4:	091b      	lsrs	r3, r3, #4
 8003fd6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d223      	bcs.n	8004026 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6a1b      	ldr	r3, [r3, #32]
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f000 fd54 	bl	8004a90 <RCC_SetFlashLatencyFromMSIRange>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e3ba      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ff2:	4b73      	ldr	r3, [pc, #460]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a72      	ldr	r2, [pc, #456]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8003ff8:	f043 0308 	orr.w	r3, r3, #8
 8003ffc:	6013      	str	r3, [r2, #0]
 8003ffe:	4b70      	ldr	r3, [pc, #448]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	496d      	ldr	r1, [pc, #436]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 800400c:	4313      	orrs	r3, r2
 800400e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004010:	4b6b      	ldr	r3, [pc, #428]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004012:	685b      	ldr	r3, [r3, #4]
 8004014:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	69db      	ldr	r3, [r3, #28]
 800401c:	021b      	lsls	r3, r3, #8
 800401e:	4968      	ldr	r1, [pc, #416]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004020:	4313      	orrs	r3, r2
 8004022:	604b      	str	r3, [r1, #4]
 8004024:	e025      	b.n	8004072 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004026:	4b66      	ldr	r3, [pc, #408]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4a65      	ldr	r2, [pc, #404]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 800402c:	f043 0308 	orr.w	r3, r3, #8
 8004030:	6013      	str	r3, [r2, #0]
 8004032:	4b63      	ldr	r3, [pc, #396]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6a1b      	ldr	r3, [r3, #32]
 800403e:	4960      	ldr	r1, [pc, #384]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004040:	4313      	orrs	r3, r2
 8004042:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004044:	4b5e      	ldr	r3, [pc, #376]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	69db      	ldr	r3, [r3, #28]
 8004050:	021b      	lsls	r3, r3, #8
 8004052:	495b      	ldr	r1, [pc, #364]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004054:	4313      	orrs	r3, r2
 8004056:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004058:	69bb      	ldr	r3, [r7, #24]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d109      	bne.n	8004072 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a1b      	ldr	r3, [r3, #32]
 8004062:	4618      	mov	r0, r3
 8004064:	f000 fd14 	bl	8004a90 <RCC_SetFlashLatencyFromMSIRange>
 8004068:	4603      	mov	r3, r0
 800406a:	2b00      	cmp	r3, #0
 800406c:	d001      	beq.n	8004072 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800406e:	2301      	movs	r3, #1
 8004070:	e37a      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004072:	f000 fc81 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 8004076:	4602      	mov	r2, r0
 8004078:	4b51      	ldr	r3, [pc, #324]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 800407a:	689b      	ldr	r3, [r3, #8]
 800407c:	091b      	lsrs	r3, r3, #4
 800407e:	f003 030f 	and.w	r3, r3, #15
 8004082:	4950      	ldr	r1, [pc, #320]	@ (80041c4 <HAL_RCC_OscConfig+0x274>)
 8004084:	5ccb      	ldrb	r3, [r1, r3]
 8004086:	f003 031f 	and.w	r3, r3, #31
 800408a:	fa22 f303 	lsr.w	r3, r2, r3
 800408e:	4a4e      	ldr	r2, [pc, #312]	@ (80041c8 <HAL_RCC_OscConfig+0x278>)
 8004090:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004092:	4b4e      	ldr	r3, [pc, #312]	@ (80041cc <HAL_RCC_OscConfig+0x27c>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4618      	mov	r0, r3
 8004098:	f7fd f978 	bl	800138c <HAL_InitTick>
 800409c:	4603      	mov	r3, r0
 800409e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80040a0:	7bfb      	ldrb	r3, [r7, #15]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d052      	beq.n	800414c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80040a6:	7bfb      	ldrb	r3, [r7, #15]
 80040a8:	e35e      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d032      	beq.n	8004118 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80040b2:	4b43      	ldr	r3, [pc, #268]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a42      	ldr	r2, [pc, #264]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80040b8:	f043 0301 	orr.w	r3, r3, #1
 80040bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80040be:	f7fd f9b5 	bl	800142c <HAL_GetTick>
 80040c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040c4:	e008      	b.n	80040d8 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80040c6:	f7fd f9b1 	bl	800142c <HAL_GetTick>
 80040ca:	4602      	mov	r2, r0
 80040cc:	693b      	ldr	r3, [r7, #16]
 80040ce:	1ad3      	subs	r3, r2, r3
 80040d0:	2b02      	cmp	r3, #2
 80040d2:	d901      	bls.n	80040d8 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80040d4:	2303      	movs	r3, #3
 80040d6:	e347      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80040d8:	4b39      	ldr	r3, [pc, #228]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 0302 	and.w	r3, r3, #2
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d0f0      	beq.n	80040c6 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040e4:	4b36      	ldr	r3, [pc, #216]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a35      	ldr	r2, [pc, #212]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80040ea:	f043 0308 	orr.w	r3, r3, #8
 80040ee:	6013      	str	r3, [r2, #0]
 80040f0:	4b33      	ldr	r3, [pc, #204]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a1b      	ldr	r3, [r3, #32]
 80040fc:	4930      	ldr	r1, [pc, #192]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80040fe:	4313      	orrs	r3, r2
 8004100:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004102:	4b2f      	ldr	r3, [pc, #188]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	69db      	ldr	r3, [r3, #28]
 800410e:	021b      	lsls	r3, r3, #8
 8004110:	492b      	ldr	r1, [pc, #172]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004112:	4313      	orrs	r3, r2
 8004114:	604b      	str	r3, [r1, #4]
 8004116:	e01a      	b.n	800414e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004118:	4b29      	ldr	r3, [pc, #164]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a28      	ldr	r2, [pc, #160]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 800411e:	f023 0301 	bic.w	r3, r3, #1
 8004122:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004124:	f7fd f982 	bl	800142c <HAL_GetTick>
 8004128:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800412a:	e008      	b.n	800413e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800412c:	f7fd f97e 	bl	800142c <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	693b      	ldr	r3, [r7, #16]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b02      	cmp	r3, #2
 8004138:	d901      	bls.n	800413e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800413a:	2303      	movs	r3, #3
 800413c:	e314      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800413e:	4b20      	ldr	r3, [pc, #128]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	f003 0302 	and.w	r3, r3, #2
 8004146:	2b00      	cmp	r3, #0
 8004148:	d1f0      	bne.n	800412c <HAL_RCC_OscConfig+0x1dc>
 800414a:	e000      	b.n	800414e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800414c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	2b00      	cmp	r3, #0
 8004158:	d073      	beq.n	8004242 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	2b08      	cmp	r3, #8
 800415e:	d005      	beq.n	800416c <HAL_RCC_OscConfig+0x21c>
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	2b0c      	cmp	r3, #12
 8004164:	d10e      	bne.n	8004184 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2b03      	cmp	r3, #3
 800416a:	d10b      	bne.n	8004184 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800416c:	4b14      	ldr	r3, [pc, #80]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d063      	beq.n	8004240 <HAL_RCC_OscConfig+0x2f0>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d15f      	bne.n	8004240 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	e2f1      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800418c:	d106      	bne.n	800419c <HAL_RCC_OscConfig+0x24c>
 800418e:	4b0c      	ldr	r3, [pc, #48]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a0b      	ldr	r2, [pc, #44]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 8004194:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	e025      	b.n	80041e8 <HAL_RCC_OscConfig+0x298>
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80041a4:	d114      	bne.n	80041d0 <HAL_RCC_OscConfig+0x280>
 80041a6:	4b06      	ldr	r3, [pc, #24]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a05      	ldr	r2, [pc, #20]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80041ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80041b0:	6013      	str	r3, [r2, #0]
 80041b2:	4b03      	ldr	r3, [pc, #12]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4a02      	ldr	r2, [pc, #8]	@ (80041c0 <HAL_RCC_OscConfig+0x270>)
 80041b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041bc:	6013      	str	r3, [r2, #0]
 80041be:	e013      	b.n	80041e8 <HAL_RCC_OscConfig+0x298>
 80041c0:	40021000 	.word	0x40021000
 80041c4:	08005374 	.word	0x08005374
 80041c8:	20000000 	.word	0x20000000
 80041cc:	20000004 	.word	0x20000004
 80041d0:	4ba0      	ldr	r3, [pc, #640]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a9f      	ldr	r2, [pc, #636]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80041d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041da:	6013      	str	r3, [r2, #0]
 80041dc:	4b9d      	ldr	r3, [pc, #628]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a9c      	ldr	r2, [pc, #624]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80041e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80041e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d013      	beq.n	8004218 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041f0:	f7fd f91c 	bl	800142c <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041f6:	e008      	b.n	800420a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041f8:	f7fd f918 	bl	800142c <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b64      	cmp	r3, #100	@ 0x64
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e2ae      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800420a:	4b92      	ldr	r3, [pc, #584]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d0f0      	beq.n	80041f8 <HAL_RCC_OscConfig+0x2a8>
 8004216:	e014      	b.n	8004242 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004218:	f7fd f908 	bl	800142c <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004220:	f7fd f904 	bl	800142c <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b64      	cmp	r3, #100	@ 0x64
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e29a      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004232:	4b88      	ldr	r3, [pc, #544]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800423a:	2b00      	cmp	r3, #0
 800423c:	d1f0      	bne.n	8004220 <HAL_RCC_OscConfig+0x2d0>
 800423e:	e000      	b.n	8004242 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004240:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d060      	beq.n	8004310 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800424e:	69bb      	ldr	r3, [r7, #24]
 8004250:	2b04      	cmp	r3, #4
 8004252:	d005      	beq.n	8004260 <HAL_RCC_OscConfig+0x310>
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	2b0c      	cmp	r3, #12
 8004258:	d119      	bne.n	800428e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800425a:	697b      	ldr	r3, [r7, #20]
 800425c:	2b02      	cmp	r3, #2
 800425e:	d116      	bne.n	800428e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004260:	4b7c      	ldr	r3, [pc, #496]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004268:	2b00      	cmp	r3, #0
 800426a:	d005      	beq.n	8004278 <HAL_RCC_OscConfig+0x328>
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d101      	bne.n	8004278 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e277      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004278:	4b76      	ldr	r3, [pc, #472]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	691b      	ldr	r3, [r3, #16]
 8004284:	061b      	lsls	r3, r3, #24
 8004286:	4973      	ldr	r1, [pc, #460]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004288:	4313      	orrs	r3, r2
 800428a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800428c:	e040      	b.n	8004310 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	68db      	ldr	r3, [r3, #12]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d023      	beq.n	80042de <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004296:	4b6f      	ldr	r3, [pc, #444]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a6e      	ldr	r2, [pc, #440]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 800429c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042a2:	f7fd f8c3 	bl	800142c <HAL_GetTick>
 80042a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042a8:	e008      	b.n	80042bc <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042aa:	f7fd f8bf 	bl	800142c <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	2b02      	cmp	r3, #2
 80042b6:	d901      	bls.n	80042bc <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80042b8:	2303      	movs	r3, #3
 80042ba:	e255      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80042bc:	4b65      	ldr	r3, [pc, #404]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d0f0      	beq.n	80042aa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042c8:	4b62      	ldr	r3, [pc, #392]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	691b      	ldr	r3, [r3, #16]
 80042d4:	061b      	lsls	r3, r3, #24
 80042d6:	495f      	ldr	r1, [pc, #380]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	604b      	str	r3, [r1, #4]
 80042dc:	e018      	b.n	8004310 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80042de:	4b5d      	ldr	r3, [pc, #372]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	4a5c      	ldr	r2, [pc, #368]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80042e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80042e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042ea:	f7fd f89f 	bl	800142c <HAL_GetTick>
 80042ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80042f0:	e008      	b.n	8004304 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042f2:	f7fd f89b 	bl	800142c <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	2b02      	cmp	r3, #2
 80042fe:	d901      	bls.n	8004304 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004300:	2303      	movs	r3, #3
 8004302:	e231      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004304:	4b53      	ldr	r3, [pc, #332]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800430c:	2b00      	cmp	r3, #0
 800430e:	d1f0      	bne.n	80042f2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f003 0308 	and.w	r3, r3, #8
 8004318:	2b00      	cmp	r3, #0
 800431a:	d03c      	beq.n	8004396 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	695b      	ldr	r3, [r3, #20]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d01c      	beq.n	800435e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004324:	4b4b      	ldr	r3, [pc, #300]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004326:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800432a:	4a4a      	ldr	r2, [pc, #296]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 800432c:	f043 0301 	orr.w	r3, r3, #1
 8004330:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004334:	f7fd f87a 	bl	800142c <HAL_GetTick>
 8004338:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800433a:	e008      	b.n	800434e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800433c:	f7fd f876 	bl	800142c <HAL_GetTick>
 8004340:	4602      	mov	r2, r0
 8004342:	693b      	ldr	r3, [r7, #16]
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d901      	bls.n	800434e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800434a:	2303      	movs	r3, #3
 800434c:	e20c      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800434e:	4b41      	ldr	r3, [pc, #260]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004350:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004354:	f003 0302 	and.w	r3, r3, #2
 8004358:	2b00      	cmp	r3, #0
 800435a:	d0ef      	beq.n	800433c <HAL_RCC_OscConfig+0x3ec>
 800435c:	e01b      	b.n	8004396 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800435e:	4b3d      	ldr	r3, [pc, #244]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004360:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004364:	4a3b      	ldr	r2, [pc, #236]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004366:	f023 0301 	bic.w	r3, r3, #1
 800436a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800436e:	f7fd f85d 	bl	800142c <HAL_GetTick>
 8004372:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004374:	e008      	b.n	8004388 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004376:	f7fd f859 	bl	800142c <HAL_GetTick>
 800437a:	4602      	mov	r2, r0
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	2b02      	cmp	r3, #2
 8004382:	d901      	bls.n	8004388 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004384:	2303      	movs	r3, #3
 8004386:	e1ef      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004388:	4b32      	ldr	r3, [pc, #200]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 800438a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d1ef      	bne.n	8004376 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0304 	and.w	r3, r3, #4
 800439e:	2b00      	cmp	r3, #0
 80043a0:	f000 80a6 	beq.w	80044f0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043a4:	2300      	movs	r3, #0
 80043a6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80043a8:	4b2a      	ldr	r3, [pc, #168]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80043aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10d      	bne.n	80043d0 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043b4:	4b27      	ldr	r3, [pc, #156]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80043b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043b8:	4a26      	ldr	r2, [pc, #152]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80043ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043be:	6593      	str	r3, [r2, #88]	@ 0x58
 80043c0:	4b24      	ldr	r3, [pc, #144]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 80043c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043c8:	60bb      	str	r3, [r7, #8]
 80043ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043cc:	2301      	movs	r3, #1
 80043ce:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043d0:	4b21      	ldr	r3, [pc, #132]	@ (8004458 <HAL_RCC_OscConfig+0x508>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d118      	bne.n	800440e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043dc:	4b1e      	ldr	r3, [pc, #120]	@ (8004458 <HAL_RCC_OscConfig+0x508>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a1d      	ldr	r2, [pc, #116]	@ (8004458 <HAL_RCC_OscConfig+0x508>)
 80043e2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043e8:	f7fd f820 	bl	800142c <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043f0:	f7fd f81c 	bl	800142c <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b02      	cmp	r3, #2
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e1b2      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004402:	4b15      	ldr	r3, [pc, #84]	@ (8004458 <HAL_RCC_OscConfig+0x508>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800440a:	2b00      	cmp	r3, #0
 800440c:	d0f0      	beq.n	80043f0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	689b      	ldr	r3, [r3, #8]
 8004412:	2b01      	cmp	r3, #1
 8004414:	d108      	bne.n	8004428 <HAL_RCC_OscConfig+0x4d8>
 8004416:	4b0f      	ldr	r3, [pc, #60]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004418:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800441c:	4a0d      	ldr	r2, [pc, #52]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 800441e:	f043 0301 	orr.w	r3, r3, #1
 8004422:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004426:	e029      	b.n	800447c <HAL_RCC_OscConfig+0x52c>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	2b05      	cmp	r3, #5
 800442e:	d115      	bne.n	800445c <HAL_RCC_OscConfig+0x50c>
 8004430:	4b08      	ldr	r3, [pc, #32]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004436:	4a07      	ldr	r2, [pc, #28]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004438:	f043 0304 	orr.w	r3, r3, #4
 800443c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004440:	4b04      	ldr	r3, [pc, #16]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004446:	4a03      	ldr	r2, [pc, #12]	@ (8004454 <HAL_RCC_OscConfig+0x504>)
 8004448:	f043 0301 	orr.w	r3, r3, #1
 800444c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004450:	e014      	b.n	800447c <HAL_RCC_OscConfig+0x52c>
 8004452:	bf00      	nop
 8004454:	40021000 	.word	0x40021000
 8004458:	40007000 	.word	0x40007000
 800445c:	4b9a      	ldr	r3, [pc, #616]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 800445e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004462:	4a99      	ldr	r2, [pc, #612]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004464:	f023 0301 	bic.w	r3, r3, #1
 8004468:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800446c:	4b96      	ldr	r3, [pc, #600]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 800446e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004472:	4a95      	ldr	r2, [pc, #596]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004474:	f023 0304 	bic.w	r3, r3, #4
 8004478:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d016      	beq.n	80044b2 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004484:	f7fc ffd2 	bl	800142c <HAL_GetTick>
 8004488:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800448a:	e00a      	b.n	80044a2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800448c:	f7fc ffce 	bl	800142c <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	f241 3288 	movw	r2, #5000	@ 0x1388
 800449a:	4293      	cmp	r3, r2
 800449c:	d901      	bls.n	80044a2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e162      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044a2:	4b89      	ldr	r3, [pc, #548]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 80044a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044a8:	f003 0302 	and.w	r3, r3, #2
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d0ed      	beq.n	800448c <HAL_RCC_OscConfig+0x53c>
 80044b0:	e015      	b.n	80044de <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044b2:	f7fc ffbb 	bl	800142c <HAL_GetTick>
 80044b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044b8:	e00a      	b.n	80044d0 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ba:	f7fc ffb7 	bl	800142c <HAL_GetTick>
 80044be:	4602      	mov	r2, r0
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d901      	bls.n	80044d0 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e14b      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80044d0:	4b7d      	ldr	r3, [pc, #500]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 80044d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d1ed      	bne.n	80044ba <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044de:	7ffb      	ldrb	r3, [r7, #31]
 80044e0:	2b01      	cmp	r3, #1
 80044e2:	d105      	bne.n	80044f0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044e4:	4b78      	ldr	r3, [pc, #480]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 80044e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044e8:	4a77      	ldr	r2, [pc, #476]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 80044ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044ee:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 0320 	and.w	r3, r3, #32
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d03c      	beq.n	8004576 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004500:	2b00      	cmp	r3, #0
 8004502:	d01c      	beq.n	800453e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004504:	4b70      	ldr	r3, [pc, #448]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004506:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800450a:	4a6f      	ldr	r2, [pc, #444]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 800450c:	f043 0301 	orr.w	r3, r3, #1
 8004510:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004514:	f7fc ff8a 	bl	800142c <HAL_GetTick>
 8004518:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800451a:	e008      	b.n	800452e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800451c:	f7fc ff86 	bl	800142c <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b02      	cmp	r3, #2
 8004528:	d901      	bls.n	800452e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e11c      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800452e:	4b66      	ldr	r3, [pc, #408]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004530:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004534:	f003 0302 	and.w	r3, r3, #2
 8004538:	2b00      	cmp	r3, #0
 800453a:	d0ef      	beq.n	800451c <HAL_RCC_OscConfig+0x5cc>
 800453c:	e01b      	b.n	8004576 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800453e:	4b62      	ldr	r3, [pc, #392]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004540:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004544:	4a60      	ldr	r2, [pc, #384]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004546:	f023 0301 	bic.w	r3, r3, #1
 800454a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800454e:	f7fc ff6d 	bl	800142c <HAL_GetTick>
 8004552:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004554:	e008      	b.n	8004568 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004556:	f7fc ff69 	bl	800142c <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e0ff      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004568:	4b57      	ldr	r3, [pc, #348]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 800456a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800456e:	f003 0302 	and.w	r3, r3, #2
 8004572:	2b00      	cmp	r3, #0
 8004574:	d1ef      	bne.n	8004556 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800457a:	2b00      	cmp	r3, #0
 800457c:	f000 80f3 	beq.w	8004766 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004584:	2b02      	cmp	r3, #2
 8004586:	f040 80c9 	bne.w	800471c <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800458a:	4b4f      	ldr	r3, [pc, #316]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 800458c:	68db      	ldr	r3, [r3, #12]
 800458e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	f003 0203 	and.w	r2, r3, #3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800459a:	429a      	cmp	r2, r3
 800459c:	d12c      	bne.n	80045f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045a8:	3b01      	subs	r3, #1
 80045aa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d123      	bne.n	80045f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045b0:	697b      	ldr	r3, [r7, #20]
 80045b2:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045ba:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80045bc:	429a      	cmp	r2, r3
 80045be:	d11b      	bne.n	80045f8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045ca:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d113      	bne.n	80045f8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045da:	085b      	lsrs	r3, r3, #1
 80045dc:	3b01      	subs	r3, #1
 80045de:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80045e0:	429a      	cmp	r2, r3
 80045e2:	d109      	bne.n	80045f8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045ee:	085b      	lsrs	r3, r3, #1
 80045f0:	3b01      	subs	r3, #1
 80045f2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d06b      	beq.n	80046d0 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	2b0c      	cmp	r3, #12
 80045fc:	d062      	beq.n	80046c4 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80045fe:	4b32      	ldr	r3, [pc, #200]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e0ac      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800460e:	4b2e      	ldr	r3, [pc, #184]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a2d      	ldr	r2, [pc, #180]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004614:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004618:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800461a:	f7fc ff07 	bl	800142c <HAL_GetTick>
 800461e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004620:	e008      	b.n	8004634 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004622:	f7fc ff03 	bl	800142c <HAL_GetTick>
 8004626:	4602      	mov	r2, r0
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	1ad3      	subs	r3, r2, r3
 800462c:	2b02      	cmp	r3, #2
 800462e:	d901      	bls.n	8004634 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e099      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004634:	4b24      	ldr	r3, [pc, #144]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800463c:	2b00      	cmp	r3, #0
 800463e:	d1f0      	bne.n	8004622 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004640:	4b21      	ldr	r3, [pc, #132]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	4b21      	ldr	r3, [pc, #132]	@ (80046cc <HAL_RCC_OscConfig+0x77c>)
 8004646:	4013      	ands	r3, r2
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004650:	3a01      	subs	r2, #1
 8004652:	0112      	lsls	r2, r2, #4
 8004654:	4311      	orrs	r1, r2
 8004656:	687a      	ldr	r2, [r7, #4]
 8004658:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800465a:	0212      	lsls	r2, r2, #8
 800465c:	4311      	orrs	r1, r2
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004662:	0852      	lsrs	r2, r2, #1
 8004664:	3a01      	subs	r2, #1
 8004666:	0552      	lsls	r2, r2, #21
 8004668:	4311      	orrs	r1, r2
 800466a:	687a      	ldr	r2, [r7, #4]
 800466c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800466e:	0852      	lsrs	r2, r2, #1
 8004670:	3a01      	subs	r2, #1
 8004672:	0652      	lsls	r2, r2, #25
 8004674:	4311      	orrs	r1, r2
 8004676:	687a      	ldr	r2, [r7, #4]
 8004678:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800467a:	06d2      	lsls	r2, r2, #27
 800467c:	430a      	orrs	r2, r1
 800467e:	4912      	ldr	r1, [pc, #72]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004680:	4313      	orrs	r3, r2
 8004682:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004684:	4b10      	ldr	r3, [pc, #64]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a0f      	ldr	r2, [pc, #60]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 800468a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800468e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004690:	4b0d      	ldr	r3, [pc, #52]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004692:	68db      	ldr	r3, [r3, #12]
 8004694:	4a0c      	ldr	r2, [pc, #48]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 8004696:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800469a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800469c:	f7fc fec6 	bl	800142c <HAL_GetTick>
 80046a0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046a2:	e008      	b.n	80046b6 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046a4:	f7fc fec2 	bl	800142c <HAL_GetTick>
 80046a8:	4602      	mov	r2, r0
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	1ad3      	subs	r3, r2, r3
 80046ae:	2b02      	cmp	r3, #2
 80046b0:	d901      	bls.n	80046b6 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80046b2:	2303      	movs	r3, #3
 80046b4:	e058      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046b6:	4b04      	ldr	r3, [pc, #16]	@ (80046c8 <HAL_RCC_OscConfig+0x778>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d0f0      	beq.n	80046a4 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80046c2:	e050      	b.n	8004766 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e04f      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
 80046c8:	40021000 	.word	0x40021000
 80046cc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046d0:	4b27      	ldr	r3, [pc, #156]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d144      	bne.n	8004766 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80046dc:	4b24      	ldr	r3, [pc, #144]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a23      	ldr	r2, [pc, #140]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 80046e2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80046e8:	4b21      	ldr	r3, [pc, #132]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	4a20      	ldr	r2, [pc, #128]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 80046ee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80046f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80046f4:	f7fc fe9a 	bl	800142c <HAL_GetTick>
 80046f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80046fa:	e008      	b.n	800470e <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046fc:	f7fc fe96 	bl	800142c <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d901      	bls.n	800470e <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 800470a:	2303      	movs	r3, #3
 800470c:	e02c      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800470e:	4b18      	ldr	r3, [pc, #96]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004716:	2b00      	cmp	r3, #0
 8004718:	d0f0      	beq.n	80046fc <HAL_RCC_OscConfig+0x7ac>
 800471a:	e024      	b.n	8004766 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	2b0c      	cmp	r3, #12
 8004720:	d01f      	beq.n	8004762 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004722:	4b13      	ldr	r3, [pc, #76]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4a12      	ldr	r2, [pc, #72]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 8004728:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800472c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800472e:	f7fc fe7d 	bl	800142c <HAL_GetTick>
 8004732:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004734:	e008      	b.n	8004748 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004736:	f7fc fe79 	bl	800142c <HAL_GetTick>
 800473a:	4602      	mov	r2, r0
 800473c:	693b      	ldr	r3, [r7, #16]
 800473e:	1ad3      	subs	r3, r2, r3
 8004740:	2b02      	cmp	r3, #2
 8004742:	d901      	bls.n	8004748 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e00f      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004748:	4b09      	ldr	r3, [pc, #36]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1f0      	bne.n	8004736 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8004754:	4b06      	ldr	r3, [pc, #24]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 8004756:	68da      	ldr	r2, [r3, #12]
 8004758:	4905      	ldr	r1, [pc, #20]	@ (8004770 <HAL_RCC_OscConfig+0x820>)
 800475a:	4b06      	ldr	r3, [pc, #24]	@ (8004774 <HAL_RCC_OscConfig+0x824>)
 800475c:	4013      	ands	r3, r2
 800475e:	60cb      	str	r3, [r1, #12]
 8004760:	e001      	b.n	8004766 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	e000      	b.n	8004768 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8004766:	2300      	movs	r3, #0
}
 8004768:	4618      	mov	r0, r3
 800476a:	3720      	adds	r7, #32
 800476c:	46bd      	mov	sp, r7
 800476e:	bd80      	pop	{r7, pc}
 8004770:	40021000 	.word	0x40021000
 8004774:	feeefffc 	.word	0xfeeefffc

08004778 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	b084      	sub	sp, #16
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d101      	bne.n	800478c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e0e7      	b.n	800495c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800478c:	4b75      	ldr	r3, [pc, #468]	@ (8004964 <HAL_RCC_ClockConfig+0x1ec>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f003 0307 	and.w	r3, r3, #7
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	429a      	cmp	r2, r3
 8004798:	d910      	bls.n	80047bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479a:	4b72      	ldr	r3, [pc, #456]	@ (8004964 <HAL_RCC_ClockConfig+0x1ec>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f023 0207 	bic.w	r2, r3, #7
 80047a2:	4970      	ldr	r1, [pc, #448]	@ (8004964 <HAL_RCC_ClockConfig+0x1ec>)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	4313      	orrs	r3, r2
 80047a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047aa:	4b6e      	ldr	r3, [pc, #440]	@ (8004964 <HAL_RCC_ClockConfig+0x1ec>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0307 	and.w	r3, r3, #7
 80047b2:	683a      	ldr	r2, [r7, #0]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d001      	beq.n	80047bc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80047b8:	2301      	movs	r3, #1
 80047ba:	e0cf      	b.n	800495c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f003 0302 	and.w	r3, r3, #2
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d010      	beq.n	80047ea <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	689a      	ldr	r2, [r3, #8]
 80047cc:	4b66      	ldr	r3, [pc, #408]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d908      	bls.n	80047ea <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047d8:	4b63      	ldr	r3, [pc, #396]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 80047da:	689b      	ldr	r3, [r3, #8]
 80047dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	689b      	ldr	r3, [r3, #8]
 80047e4:	4960      	ldr	r1, [pc, #384]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d04c      	beq.n	8004890 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	2b03      	cmp	r3, #3
 80047fc:	d107      	bne.n	800480e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047fe:	4b5a      	ldr	r3, [pc, #360]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004806:	2b00      	cmp	r3, #0
 8004808:	d121      	bne.n	800484e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
 800480c:	e0a6      	b.n	800495c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	2b02      	cmp	r3, #2
 8004814:	d107      	bne.n	8004826 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004816:	4b54      	ldr	r3, [pc, #336]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d115      	bne.n	800484e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e09a      	b.n	800495c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d107      	bne.n	800483e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800482e:	4b4e      	ldr	r3, [pc, #312]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b00      	cmp	r3, #0
 8004838:	d109      	bne.n	800484e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e08e      	b.n	800495c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800483e:	4b4a      	ldr	r3, [pc, #296]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e086      	b.n	800495c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800484e:	4b46      	ldr	r3, [pc, #280]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f023 0203 	bic.w	r2, r3, #3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	4943      	ldr	r1, [pc, #268]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 800485c:	4313      	orrs	r3, r2
 800485e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004860:	f7fc fde4 	bl	800142c <HAL_GetTick>
 8004864:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004866:	e00a      	b.n	800487e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004868:	f7fc fde0 	bl	800142c <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004876:	4293      	cmp	r3, r2
 8004878:	d901      	bls.n	800487e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e06e      	b.n	800495c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487e:	4b3a      	ldr	r3, [pc, #232]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f003 020c 	and.w	r2, r3, #12
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	429a      	cmp	r2, r3
 800488e:	d1eb      	bne.n	8004868 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0302 	and.w	r3, r3, #2
 8004898:	2b00      	cmp	r3, #0
 800489a:	d010      	beq.n	80048be <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	689a      	ldr	r2, [r3, #8]
 80048a0:	4b31      	ldr	r3, [pc, #196]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80048a8:	429a      	cmp	r2, r3
 80048aa:	d208      	bcs.n	80048be <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048ac:	4b2e      	ldr	r3, [pc, #184]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 80048ae:	689b      	ldr	r3, [r3, #8]
 80048b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	492b      	ldr	r1, [pc, #172]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 80048ba:	4313      	orrs	r3, r2
 80048bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80048be:	4b29      	ldr	r3, [pc, #164]	@ (8004964 <HAL_RCC_ClockConfig+0x1ec>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f003 0307 	and.w	r3, r3, #7
 80048c6:	683a      	ldr	r2, [r7, #0]
 80048c8:	429a      	cmp	r2, r3
 80048ca:	d210      	bcs.n	80048ee <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048cc:	4b25      	ldr	r3, [pc, #148]	@ (8004964 <HAL_RCC_ClockConfig+0x1ec>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f023 0207 	bic.w	r2, r3, #7
 80048d4:	4923      	ldr	r1, [pc, #140]	@ (8004964 <HAL_RCC_ClockConfig+0x1ec>)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	4313      	orrs	r3, r2
 80048da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048dc:	4b21      	ldr	r3, [pc, #132]	@ (8004964 <HAL_RCC_ClockConfig+0x1ec>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d001      	beq.n	80048ee <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e036      	b.n	800495c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0304 	and.w	r3, r3, #4
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d008      	beq.n	800490c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048fa:	4b1b      	ldr	r3, [pc, #108]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	4918      	ldr	r1, [pc, #96]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 8004908:	4313      	orrs	r3, r2
 800490a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0308 	and.w	r3, r3, #8
 8004914:	2b00      	cmp	r3, #0
 8004916:	d009      	beq.n	800492c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004918:	4b13      	ldr	r3, [pc, #76]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	00db      	lsls	r3, r3, #3
 8004926:	4910      	ldr	r1, [pc, #64]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 8004928:	4313      	orrs	r3, r2
 800492a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800492c:	f000 f824 	bl	8004978 <HAL_RCC_GetSysClockFreq>
 8004930:	4602      	mov	r2, r0
 8004932:	4b0d      	ldr	r3, [pc, #52]	@ (8004968 <HAL_RCC_ClockConfig+0x1f0>)
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	091b      	lsrs	r3, r3, #4
 8004938:	f003 030f 	and.w	r3, r3, #15
 800493c:	490b      	ldr	r1, [pc, #44]	@ (800496c <HAL_RCC_ClockConfig+0x1f4>)
 800493e:	5ccb      	ldrb	r3, [r1, r3]
 8004940:	f003 031f 	and.w	r3, r3, #31
 8004944:	fa22 f303 	lsr.w	r3, r2, r3
 8004948:	4a09      	ldr	r2, [pc, #36]	@ (8004970 <HAL_RCC_ClockConfig+0x1f8>)
 800494a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800494c:	4b09      	ldr	r3, [pc, #36]	@ (8004974 <HAL_RCC_ClockConfig+0x1fc>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4618      	mov	r0, r3
 8004952:	f7fc fd1b 	bl	800138c <HAL_InitTick>
 8004956:	4603      	mov	r3, r0
 8004958:	72fb      	strb	r3, [r7, #11]

  return status;
 800495a:	7afb      	ldrb	r3, [r7, #11]
}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}
 8004964:	40022000 	.word	0x40022000
 8004968:	40021000 	.word	0x40021000
 800496c:	08005374 	.word	0x08005374
 8004970:	20000000 	.word	0x20000000
 8004974:	20000004 	.word	0x20000004

08004978 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004978:	b480      	push	{r7}
 800497a:	b089      	sub	sp, #36	@ 0x24
 800497c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800497e:	2300      	movs	r3, #0
 8004980:	61fb      	str	r3, [r7, #28]
 8004982:	2300      	movs	r3, #0
 8004984:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004986:	4b3e      	ldr	r3, [pc, #248]	@ (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	f003 030c 	and.w	r3, r3, #12
 800498e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004990:	4b3b      	ldr	r3, [pc, #236]	@ (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	f003 0303 	and.w	r3, r3, #3
 8004998:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d005      	beq.n	80049ac <HAL_RCC_GetSysClockFreq+0x34>
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	2b0c      	cmp	r3, #12
 80049a4:	d121      	bne.n	80049ea <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d11e      	bne.n	80049ea <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80049ac:	4b34      	ldr	r3, [pc, #208]	@ (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0308 	and.w	r3, r3, #8
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d107      	bne.n	80049c8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80049b8:	4b31      	ldr	r3, [pc, #196]	@ (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 80049ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049be:	0a1b      	lsrs	r3, r3, #8
 80049c0:	f003 030f 	and.w	r3, r3, #15
 80049c4:	61fb      	str	r3, [r7, #28]
 80049c6:	e005      	b.n	80049d4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80049c8:	4b2d      	ldr	r3, [pc, #180]	@ (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	091b      	lsrs	r3, r3, #4
 80049ce:	f003 030f 	and.w	r3, r3, #15
 80049d2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80049d4:	4a2b      	ldr	r2, [pc, #172]	@ (8004a84 <HAL_RCC_GetSysClockFreq+0x10c>)
 80049d6:	69fb      	ldr	r3, [r7, #28]
 80049d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049dc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10d      	bne.n	8004a00 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80049e4:	69fb      	ldr	r3, [r7, #28]
 80049e6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049e8:	e00a      	b.n	8004a00 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	2b04      	cmp	r3, #4
 80049ee:	d102      	bne.n	80049f6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80049f0:	4b25      	ldr	r3, [pc, #148]	@ (8004a88 <HAL_RCC_GetSysClockFreq+0x110>)
 80049f2:	61bb      	str	r3, [r7, #24]
 80049f4:	e004      	b.n	8004a00 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80049f6:	693b      	ldr	r3, [r7, #16]
 80049f8:	2b08      	cmp	r3, #8
 80049fa:	d101      	bne.n	8004a00 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80049fc:	4b23      	ldr	r3, [pc, #140]	@ (8004a8c <HAL_RCC_GetSysClockFreq+0x114>)
 80049fe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	2b0c      	cmp	r3, #12
 8004a04:	d134      	bne.n	8004a70 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a06:	4b1e      	ldr	r3, [pc, #120]	@ (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a08:	68db      	ldr	r3, [r3, #12]
 8004a0a:	f003 0303 	and.w	r3, r3, #3
 8004a0e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	2b02      	cmp	r3, #2
 8004a14:	d003      	beq.n	8004a1e <HAL_RCC_GetSysClockFreq+0xa6>
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2b03      	cmp	r3, #3
 8004a1a:	d003      	beq.n	8004a24 <HAL_RCC_GetSysClockFreq+0xac>
 8004a1c:	e005      	b.n	8004a2a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8004a88 <HAL_RCC_GetSysClockFreq+0x110>)
 8004a20:	617b      	str	r3, [r7, #20]
      break;
 8004a22:	e005      	b.n	8004a30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004a24:	4b19      	ldr	r3, [pc, #100]	@ (8004a8c <HAL_RCC_GetSysClockFreq+0x114>)
 8004a26:	617b      	str	r3, [r7, #20]
      break;
 8004a28:	e002      	b.n	8004a30 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004a2a:	69fb      	ldr	r3, [r7, #28]
 8004a2c:	617b      	str	r3, [r7, #20]
      break;
 8004a2e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a30:	4b13      	ldr	r3, [pc, #76]	@ (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a32:	68db      	ldr	r3, [r3, #12]
 8004a34:	091b      	lsrs	r3, r3, #4
 8004a36:	f003 0307 	and.w	r3, r3, #7
 8004a3a:	3301      	adds	r3, #1
 8004a3c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a3e:	4b10      	ldr	r3, [pc, #64]	@ (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a40:	68db      	ldr	r3, [r3, #12]
 8004a42:	0a1b      	lsrs	r3, r3, #8
 8004a44:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	fb03 f202 	mul.w	r2, r3, r2
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a54:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a56:	4b0a      	ldr	r3, [pc, #40]	@ (8004a80 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	0e5b      	lsrs	r3, r3, #25
 8004a5c:	f003 0303 	and.w	r3, r3, #3
 8004a60:	3301      	adds	r3, #1
 8004a62:	005b      	lsls	r3, r3, #1
 8004a64:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004a70:	69bb      	ldr	r3, [r7, #24]
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3724      	adds	r7, #36	@ 0x24
 8004a76:	46bd      	mov	sp, r7
 8004a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7c:	4770      	bx	lr
 8004a7e:	bf00      	nop
 8004a80:	40021000 	.word	0x40021000
 8004a84:	08005384 	.word	0x08005384
 8004a88:	00f42400 	.word	0x00f42400
 8004a8c:	007a1200 	.word	0x007a1200

08004a90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b086      	sub	sp, #24
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004a98:	2300      	movs	r3, #0
 8004a9a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004a9c:	4b2a      	ldr	r3, [pc, #168]	@ (8004b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004a9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004aa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d003      	beq.n	8004ab0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004aa8:	f7ff f9ee 	bl	8003e88 <HAL_PWREx_GetVoltageRange>
 8004aac:	6178      	str	r0, [r7, #20]
 8004aae:	e014      	b.n	8004ada <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004ab0:	4b25      	ldr	r3, [pc, #148]	@ (8004b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab4:	4a24      	ldr	r2, [pc, #144]	@ (8004b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ab6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aba:	6593      	str	r3, [r2, #88]	@ 0x58
 8004abc:	4b22      	ldr	r3, [pc, #136]	@ (8004b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004abe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ac0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ac4:	60fb      	str	r3, [r7, #12]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004ac8:	f7ff f9de 	bl	8003e88 <HAL_PWREx_GetVoltageRange>
 8004acc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004ace:	4b1e      	ldr	r3, [pc, #120]	@ (8004b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ad0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ad2:	4a1d      	ldr	r2, [pc, #116]	@ (8004b48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ad4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ad8:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ae0:	d10b      	bne.n	8004afa <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2b80      	cmp	r3, #128	@ 0x80
 8004ae6:	d919      	bls.n	8004b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2ba0      	cmp	r3, #160	@ 0xa0
 8004aec:	d902      	bls.n	8004af4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004aee:	2302      	movs	r3, #2
 8004af0:	613b      	str	r3, [r7, #16]
 8004af2:	e013      	b.n	8004b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004af4:	2301      	movs	r3, #1
 8004af6:	613b      	str	r3, [r7, #16]
 8004af8:	e010      	b.n	8004b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2b80      	cmp	r3, #128	@ 0x80
 8004afe:	d902      	bls.n	8004b06 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004b00:	2303      	movs	r3, #3
 8004b02:	613b      	str	r3, [r7, #16]
 8004b04:	e00a      	b.n	8004b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2b80      	cmp	r3, #128	@ 0x80
 8004b0a:	d102      	bne.n	8004b12 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004b0c:	2302      	movs	r3, #2
 8004b0e:	613b      	str	r3, [r7, #16]
 8004b10:	e004      	b.n	8004b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	2b70      	cmp	r3, #112	@ 0x70
 8004b16:	d101      	bne.n	8004b1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004b18:	2301      	movs	r3, #1
 8004b1a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004b1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f023 0207 	bic.w	r2, r3, #7
 8004b24:	4909      	ldr	r1, [pc, #36]	@ (8004b4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b26:	693b      	ldr	r3, [r7, #16]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004b2c:	4b07      	ldr	r3, [pc, #28]	@ (8004b4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0307 	and.w	r3, r3, #7
 8004b34:	693a      	ldr	r2, [r7, #16]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d001      	beq.n	8004b3e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	e000      	b.n	8004b40 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004b3e:	2300      	movs	r3, #0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3718      	adds	r7, #24
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}
 8004b48:	40021000 	.word	0x40021000
 8004b4c:	40022000 	.word	0x40022000

08004b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b58:	2300      	movs	r3, #0
 8004b5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d031      	beq.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b70:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004b74:	d01a      	beq.n	8004bac <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8004b76:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004b7a:	d814      	bhi.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d009      	beq.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004b80:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004b84:	d10f      	bne.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8004b86:	4b5d      	ldr	r3, [pc, #372]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b88:	68db      	ldr	r3, [r3, #12]
 8004b8a:	4a5c      	ldr	r2, [pc, #368]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b90:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b92:	e00c      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	3304      	adds	r3, #4
 8004b98:	2100      	movs	r1, #0
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 fa22 	bl	8004fe4 <RCCEx_PLLSAI1_Config>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004ba4:	e003      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	74fb      	strb	r3, [r7, #19]
      break;
 8004baa:	e000      	b.n	8004bae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8004bac:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004bae:	7cfb      	ldrb	r3, [r7, #19]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d10b      	bne.n	8004bcc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004bb4:	4b51      	ldr	r3, [pc, #324]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bc2:	494e      	ldr	r1, [pc, #312]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004bca:	e001      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bcc:	7cfb      	ldrb	r3, [r7, #19]
 8004bce:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	f000 809e 	beq.w	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004bde:	2300      	movs	r3, #0
 8004be0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004be2:	4b46      	ldr	r3, [pc, #280]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004be6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e000      	b.n	8004bf4 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004bf2:	2300      	movs	r3, #0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d00d      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004bf8:	4b40      	ldr	r3, [pc, #256]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bfc:	4a3f      	ldr	r2, [pc, #252]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004bfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c02:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c04:	4b3d      	ldr	r3, [pc, #244]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c0c:	60bb      	str	r3, [r7, #8]
 8004c0e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c10:	2301      	movs	r3, #1
 8004c12:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c14:	4b3a      	ldr	r3, [pc, #232]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a39      	ldr	r2, [pc, #228]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004c1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c1e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c20:	f7fc fc04 	bl	800142c <HAL_GetTick>
 8004c24:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c26:	e009      	b.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c28:	f7fc fc00 	bl	800142c <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d902      	bls.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004c36:	2303      	movs	r3, #3
 8004c38:	74fb      	strb	r3, [r7, #19]
        break;
 8004c3a:	e005      	b.n	8004c48 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c3c:	4b30      	ldr	r3, [pc, #192]	@ (8004d00 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0ef      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004c48:	7cfb      	ldrb	r3, [r7, #19]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d15a      	bne.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c4e:	4b2b      	ldr	r3, [pc, #172]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c54:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c58:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c5a:	697b      	ldr	r3, [r7, #20]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d01e      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c64:	697a      	ldr	r2, [r7, #20]
 8004c66:	429a      	cmp	r2, r3
 8004c68:	d019      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c6a:	4b24      	ldr	r3, [pc, #144]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c70:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c74:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004c76:	4b21      	ldr	r3, [pc, #132]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c7c:	4a1f      	ldr	r2, [pc, #124]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c82:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004c86:	4b1d      	ldr	r3, [pc, #116]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004c8c:	4a1b      	ldr	r2, [pc, #108]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004c96:	4a19      	ldr	r2, [pc, #100]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	f003 0301 	and.w	r3, r3, #1
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d016      	beq.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca8:	f7fc fbc0 	bl	800142c <HAL_GetTick>
 8004cac:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cae:	e00b      	b.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004cb0:	f7fc fbbc 	bl	800142c <HAL_GetTick>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	1ad3      	subs	r3, r2, r3
 8004cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d902      	bls.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	74fb      	strb	r3, [r7, #19]
            break;
 8004cc6:	e006      	b.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cce:	f003 0302 	and.w	r3, r3, #2
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d0ec      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004cd6:	7cfb      	ldrb	r3, [r7, #19]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d10b      	bne.n	8004cf4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cdc:	4b07      	ldr	r3, [pc, #28]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cea:	4904      	ldr	r1, [pc, #16]	@ (8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004cec:	4313      	orrs	r3, r2
 8004cee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004cf2:	e009      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004cf4:	7cfb      	ldrb	r3, [r7, #19]
 8004cf6:	74bb      	strb	r3, [r7, #18]
 8004cf8:	e006      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8004cfa:	bf00      	nop
 8004cfc:	40021000 	.word	0x40021000
 8004d00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d04:	7cfb      	ldrb	r3, [r7, #19]
 8004d06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d08:	7c7b      	ldrb	r3, [r7, #17]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d105      	bne.n	8004d1a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d0e:	4b8d      	ldr	r3, [pc, #564]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d12:	4a8c      	ldr	r2, [pc, #560]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d18:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d00a      	beq.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d26:	4b87      	ldr	r3, [pc, #540]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d2c:	f023 0203 	bic.w	r2, r3, #3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6a1b      	ldr	r3, [r3, #32]
 8004d34:	4983      	ldr	r1, [pc, #524]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d36:	4313      	orrs	r3, r2
 8004d38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0302 	and.w	r3, r3, #2
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d00a      	beq.n	8004d5e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d48:	4b7e      	ldr	r3, [pc, #504]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d4e:	f023 020c 	bic.w	r2, r3, #12
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d56:	497b      	ldr	r1, [pc, #492]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f003 0304 	and.w	r3, r3, #4
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d00a      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d6a:	4b76      	ldr	r3, [pc, #472]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d78:	4972      	ldr	r1, [pc, #456]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0320 	and.w	r3, r3, #32
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d00a      	beq.n	8004da2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004d8c:	4b6d      	ldr	r3, [pc, #436]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d92:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d9a:	496a      	ldr	r1, [pc, #424]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d00a      	beq.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004dae:	4b65      	ldr	r3, [pc, #404]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004db4:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dbc:	4961      	ldr	r1, [pc, #388]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00a      	beq.n	8004de6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004dd0:	4b5c      	ldr	r3, [pc, #368]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dde:	4959      	ldr	r1, [pc, #356]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004de0:	4313      	orrs	r3, r2
 8004de2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d00a      	beq.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004df2:	4b54      	ldr	r3, [pc, #336]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004df4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004df8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e00:	4950      	ldr	r1, [pc, #320]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e02:	4313      	orrs	r3, r2
 8004e04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d00a      	beq.n	8004e2a <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e14:	4b4b      	ldr	r3, [pc, #300]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e1a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e22:	4948      	ldr	r1, [pc, #288]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e24:	4313      	orrs	r3, r2
 8004e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00a      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004e36:	4b43      	ldr	r3, [pc, #268]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e3c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e44:	493f      	ldr	r1, [pc, #252]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e46:	4313      	orrs	r3, r2
 8004e48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d028      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004e58:	4b3a      	ldr	r3, [pc, #232]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e66:	4937      	ldr	r1, [pc, #220]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004e76:	d106      	bne.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x336>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004e78:	4b32      	ldr	r3, [pc, #200]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	4a31      	ldr	r2, [pc, #196]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004e7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004e82:	60d3      	str	r3, [r2, #12]
 8004e84:	e011      	b.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x35a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e8a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e8e:	d10c      	bne.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x35a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	3304      	adds	r3, #4
 8004e94:	2101      	movs	r1, #1
 8004e96:	4618      	mov	r0, r3
 8004e98:	f000 f8a4 	bl	8004fe4 <RCCEx_PLLSAI1_Config>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004ea0:	7cfb      	ldrb	r3, [r7, #19]
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d001      	beq.n	8004eaa <HAL_RCCEx_PeriphCLKConfig+0x35a>
        {
          /* set overall return value */
          status = ret;
 8004ea6:	7cfb      	ldrb	r3, [r7, #19]
 8004ea8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d028      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004eb6:	4b23      	ldr	r3, [pc, #140]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ebc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec4:	491f      	ldr	r1, [pc, #124]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ed0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004ed4:	d106      	bne.n	8004ee4 <HAL_RCCEx_PeriphCLKConfig+0x394>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ed6:	4b1b      	ldr	r3, [pc, #108]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	4a1a      	ldr	r2, [pc, #104]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004edc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ee0:	60d3      	str	r3, [r2, #12]
 8004ee2:	e011      	b.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ee8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004eec:	d10c      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	3304      	adds	r3, #4
 8004ef2:	2101      	movs	r1, #1
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	f000 f875 	bl	8004fe4 <RCCEx_PLLSAI1_Config>
 8004efa:	4603      	mov	r3, r0
 8004efc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004efe:	7cfb      	ldrb	r3, [r7, #19]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 8004f04:	7cfb      	ldrb	r3, [r7, #19]
 8004f06:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d02b      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004f14:	4b0b      	ldr	r3, [pc, #44]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f1a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f22:	4908      	ldr	r1, [pc, #32]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f2e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f32:	d109      	bne.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f34:	4b03      	ldr	r3, [pc, #12]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	4a02      	ldr	r2, [pc, #8]	@ (8004f44 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8004f3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004f3e:	60d3      	str	r3, [r2, #12]
 8004f40:	e014      	b.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
 8004f42:	bf00      	nop
 8004f44:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004f50:	d10c      	bne.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	3304      	adds	r3, #4
 8004f56:	2101      	movs	r1, #1
 8004f58:	4618      	mov	r0, r3
 8004f5a:	f000 f843 	bl	8004fe4 <RCCEx_PLLSAI1_Config>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004f62:	7cfb      	ldrb	r3, [r7, #19]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d001      	beq.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      {
        /* set overall return value */
        status = ret;
 8004f68:	7cfb      	ldrb	r3, [r7, #19]
 8004f6a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d01c      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x462>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f78:	4b19      	ldr	r3, [pc, #100]	@ (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f7e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f86:	4916      	ldr	r1, [pc, #88]	@ (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f92:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f96:	d10c      	bne.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	3304      	adds	r3, #4
 8004f9c:	2102      	movs	r1, #2
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f000 f820 	bl	8004fe4 <RCCEx_PLLSAI1_Config>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fa8:	7cfb      	ldrb	r3, [r7, #19]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x462>
      {
        /* set overall return value */
        status = ret;
 8004fae:	7cfb      	ldrb	r3, [r7, #19]
 8004fb0:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d00a      	beq.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004fbe:	4b08      	ldr	r3, [pc, #32]	@ (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fc4:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fcc:	4904      	ldr	r1, [pc, #16]	@ (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004fd4:	7cbb      	ldrb	r3, [r7, #18]
}
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	3718      	adds	r7, #24
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	40021000 	.word	0x40021000

08004fe4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
 8004fec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004ff2:	4b74      	ldr	r3, [pc, #464]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f003 0303 	and.w	r3, r3, #3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d018      	beq.n	8005030 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004ffe:	4b71      	ldr	r3, [pc, #452]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	f003 0203 	and.w	r2, r3, #3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	429a      	cmp	r2, r3
 800500c:	d10d      	bne.n	800502a <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
       ||
 8005012:	2b00      	cmp	r3, #0
 8005014:	d009      	beq.n	800502a <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005016:	4b6b      	ldr	r3, [pc, #428]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	091b      	lsrs	r3, r3, #4
 800501c:	f003 0307 	and.w	r3, r3, #7
 8005020:	1c5a      	adds	r2, r3, #1
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	685b      	ldr	r3, [r3, #4]
       ||
 8005026:	429a      	cmp	r2, r3
 8005028:	d047      	beq.n	80050ba <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800502a:	2301      	movs	r3, #1
 800502c:	73fb      	strb	r3, [r7, #15]
 800502e:	e044      	b.n	80050ba <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	2b03      	cmp	r3, #3
 8005036:	d018      	beq.n	800506a <RCCEx_PLLSAI1_Config+0x86>
 8005038:	2b03      	cmp	r3, #3
 800503a:	d825      	bhi.n	8005088 <RCCEx_PLLSAI1_Config+0xa4>
 800503c:	2b01      	cmp	r3, #1
 800503e:	d002      	beq.n	8005046 <RCCEx_PLLSAI1_Config+0x62>
 8005040:	2b02      	cmp	r3, #2
 8005042:	d009      	beq.n	8005058 <RCCEx_PLLSAI1_Config+0x74>
 8005044:	e020      	b.n	8005088 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005046:	4b5f      	ldr	r3, [pc, #380]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d11d      	bne.n	800508e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005056:	e01a      	b.n	800508e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005058:	4b5a      	ldr	r3, [pc, #360]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005060:	2b00      	cmp	r3, #0
 8005062:	d116      	bne.n	8005092 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005068:	e013      	b.n	8005092 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800506a:	4b56      	ldr	r3, [pc, #344]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005072:	2b00      	cmp	r3, #0
 8005074:	d10f      	bne.n	8005096 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005076:	4b53      	ldr	r3, [pc, #332]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800507e:	2b00      	cmp	r3, #0
 8005080:	d109      	bne.n	8005096 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005082:	2301      	movs	r3, #1
 8005084:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005086:	e006      	b.n	8005096 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	73fb      	strb	r3, [r7, #15]
      break;
 800508c:	e004      	b.n	8005098 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800508e:	bf00      	nop
 8005090:	e002      	b.n	8005098 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005092:	bf00      	nop
 8005094:	e000      	b.n	8005098 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005096:	bf00      	nop
    }

    if(status == HAL_OK)
 8005098:	7bfb      	ldrb	r3, [r7, #15]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10d      	bne.n	80050ba <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800509e:	4b49      	ldr	r3, [pc, #292]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6819      	ldr	r1, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	3b01      	subs	r3, #1
 80050b0:	011b      	lsls	r3, r3, #4
 80050b2:	430b      	orrs	r3, r1
 80050b4:	4943      	ldr	r1, [pc, #268]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050b6:	4313      	orrs	r3, r2
 80050b8:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80050ba:	7bfb      	ldrb	r3, [r7, #15]
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d17c      	bne.n	80051ba <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80050c0:	4b40      	ldr	r3, [pc, #256]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a3f      	ldr	r2, [pc, #252]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80050ca:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050cc:	f7fc f9ae 	bl	800142c <HAL_GetTick>
 80050d0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80050d2:	e009      	b.n	80050e8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80050d4:	f7fc f9aa 	bl	800142c <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d902      	bls.n	80050e8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	73fb      	strb	r3, [r7, #15]
        break;
 80050e6:	e005      	b.n	80050f4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80050e8:	4b36      	ldr	r3, [pc, #216]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1ef      	bne.n	80050d4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80050f4:	7bfb      	ldrb	r3, [r7, #15]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d15f      	bne.n	80051ba <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d110      	bne.n	8005122 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005100:	4b30      	ldr	r3, [pc, #192]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005102:	691b      	ldr	r3, [r3, #16]
 8005104:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005108:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800510c:	687a      	ldr	r2, [r7, #4]
 800510e:	6892      	ldr	r2, [r2, #8]
 8005110:	0211      	lsls	r1, r2, #8
 8005112:	687a      	ldr	r2, [r7, #4]
 8005114:	68d2      	ldr	r2, [r2, #12]
 8005116:	06d2      	lsls	r2, r2, #27
 8005118:	430a      	orrs	r2, r1
 800511a:	492a      	ldr	r1, [pc, #168]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800511c:	4313      	orrs	r3, r2
 800511e:	610b      	str	r3, [r1, #16]
 8005120:	e027      	b.n	8005172 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d112      	bne.n	800514e <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005128:	4b26      	ldr	r3, [pc, #152]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800512a:	691b      	ldr	r3, [r3, #16]
 800512c:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005130:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6892      	ldr	r2, [r2, #8]
 8005138:	0211      	lsls	r1, r2, #8
 800513a:	687a      	ldr	r2, [r7, #4]
 800513c:	6912      	ldr	r2, [r2, #16]
 800513e:	0852      	lsrs	r2, r2, #1
 8005140:	3a01      	subs	r2, #1
 8005142:	0552      	lsls	r2, r2, #21
 8005144:	430a      	orrs	r2, r1
 8005146:	491f      	ldr	r1, [pc, #124]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005148:	4313      	orrs	r3, r2
 800514a:	610b      	str	r3, [r1, #16]
 800514c:	e011      	b.n	8005172 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800514e:	4b1d      	ldr	r3, [pc, #116]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005150:	691b      	ldr	r3, [r3, #16]
 8005152:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005156:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800515a:	687a      	ldr	r2, [r7, #4]
 800515c:	6892      	ldr	r2, [r2, #8]
 800515e:	0211      	lsls	r1, r2, #8
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	6952      	ldr	r2, [r2, #20]
 8005164:	0852      	lsrs	r2, r2, #1
 8005166:	3a01      	subs	r2, #1
 8005168:	0652      	lsls	r2, r2, #25
 800516a:	430a      	orrs	r2, r1
 800516c:	4915      	ldr	r1, [pc, #84]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800516e:	4313      	orrs	r3, r2
 8005170:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005172:	4b14      	ldr	r3, [pc, #80]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a13      	ldr	r2, [pc, #76]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005178:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800517c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800517e:	f7fc f955 	bl	800142c <HAL_GetTick>
 8005182:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005184:	e009      	b.n	800519a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005186:	f7fc f951 	bl	800142c <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d902      	bls.n	800519a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	73fb      	strb	r3, [r7, #15]
          break;
 8005198:	e005      	b.n	80051a6 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800519a:	4b0a      	ldr	r3, [pc, #40]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d0ef      	beq.n	8005186 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 80051a6:	7bfb      	ldrb	r3, [r7, #15]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d106      	bne.n	80051ba <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80051ac:	4b05      	ldr	r3, [pc, #20]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051ae:	691a      	ldr	r2, [r3, #16]
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	699b      	ldr	r3, [r3, #24]
 80051b4:	4903      	ldr	r1, [pc, #12]	@ (80051c4 <RCCEx_PLLSAI1_Config+0x1e0>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80051ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80051bc:	4618      	mov	r0, r3
 80051be:	3710      	adds	r7, #16
 80051c0:	46bd      	mov	sp, r7
 80051c2:	bd80      	pop	{r7, pc}
 80051c4:	40021000 	.word	0x40021000

080051c8 <VESC_convertStatus4ToRaw>:

	return true;
}

bool VESC_convertStatus4ToRaw(VESC_RawFrame* out, const VESC_Status_4* in)
{
 80051c8:	b590      	push	{r4, r7, lr}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	6039      	str	r1, [r7, #0]
	out->vescID = in->vescID;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	781a      	ldrb	r2, [r3, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	701a      	strb	r2, [r3, #0]
	out->command = VESC_COMMAND_STATUS_4;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2210      	movs	r2, #16
 80051de:	705a      	strb	r2, [r3, #1]
	out->_reserved = VESC_CAN_EXTID_FLAG;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	709a      	strb	r2, [r3, #2]
 80051e6:	2200      	movs	r2, #0
 80051e8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80051ec:	70da      	strb	r2, [r3, #3]
	out->can_dlc = VESC_CAN_STATUS_4_DLEN;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2208      	movs	r2, #8
 80051f2:	711a      	strb	r2, [r3, #4]

	_VESC_WriteRawData16(out, _VESC_offset_Status_4[_VESC_OFFSETIDX_STATUS_4_TEMPFET], in->tempFet, VESC_SCALE_STATUS_4_TEMPFET);
 80051f4:	683b      	ldr	r3, [r7, #0]
 80051f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80051fa:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80051fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005202:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005206:	ee17 3a90 	vmov	r3, s15
 800520a:	b219      	sxth	r1, r3
 800520c:	2300      	movs	r3, #0
 800520e:	3308      	adds	r3, #8
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	18d4      	adds	r4, r2, r3
 8005214:	4608      	mov	r0, r1
 8005216:	f000 f849 	bl	80052ac <_VESC_b16_swap>
 800521a:	4603      	mov	r3, r0
 800521c:	8023      	strh	r3, [r4, #0]
	_VESC_WriteRawData16(out, _VESC_offset_Status_4[_VESC_OFFSETIDX_STATUS_4_TEMPMOTOR], in->tempMotor, VESC_SCALE_STATUS_4_TEMPMOTOR);
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	edd3 7a02 	vldr	s15, [r3, #8]
 8005224:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005228:	ee67 7a87 	vmul.f32	s15, s15, s14
 800522c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005230:	ee17 3a90 	vmov	r3, s15
 8005234:	b219      	sxth	r1, r3
 8005236:	2302      	movs	r3, #2
 8005238:	3308      	adds	r3, #8
 800523a:	687a      	ldr	r2, [r7, #4]
 800523c:	18d4      	adds	r4, r2, r3
 800523e:	4608      	mov	r0, r1
 8005240:	f000 f834 	bl	80052ac <_VESC_b16_swap>
 8005244:	4603      	mov	r3, r0
 8005246:	8023      	strh	r3, [r4, #0]
	_VESC_WriteRawData16(out, _VESC_offset_Status_4[_VESC_OFFSETIDX_STATUS_4_CURRENTIN], in->currentIn, VESC_SCALE_STATUS_4_CURRENTIN);
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	edd3 7a03 	vldr	s15, [r3, #12]
 800524e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8005252:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005256:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800525a:	ee17 3a90 	vmov	r3, s15
 800525e:	b219      	sxth	r1, r3
 8005260:	2304      	movs	r3, #4
 8005262:	3308      	adds	r3, #8
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	18d4      	adds	r4, r2, r3
 8005268:	4608      	mov	r0, r1
 800526a:	f000 f81f 	bl	80052ac <_VESC_b16_swap>
 800526e:	4603      	mov	r3, r0
 8005270:	8023      	strh	r3, [r4, #0]
	_VESC_WriteRawData16(out, _VESC_offset_Status_4[_VESC_OFFSETIDX_STATUS_4_PIDPOS], in->pidPos, VESC_SCALE_STATUS_4_PIDPOS);
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	edd3 7a04 	vldr	s15, [r3, #16]
 8005278:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80052a8 <VESC_convertStatus4ToRaw+0xe0>
 800527c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005280:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005284:	ee17 3a90 	vmov	r3, s15
 8005288:	b219      	sxth	r1, r3
 800528a:	2306      	movs	r3, #6
 800528c:	3308      	adds	r3, #8
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	18d4      	adds	r4, r2, r3
 8005292:	4608      	mov	r0, r1
 8005294:	f000 f80a 	bl	80052ac <_VESC_b16_swap>
 8005298:	4603      	mov	r3, r0
 800529a:	8023      	strh	r3, [r4, #0]

	return true;
 800529c:	2301      	movs	r3, #1
}
 800529e:	4618      	mov	r0, r3
 80052a0:	370c      	adds	r7, #12
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd90      	pop	{r4, r7, pc}
 80052a6:	bf00      	nop
 80052a8:	42480000 	.word	0x42480000

080052ac <_VESC_b16_swap>:
#include <libVescCan/VESC_Endian.h>

int16_t _VESC_b16_swap(int16_t val)
{
 80052ac:	b480      	push	{r7}
 80052ae:	b085      	sub	sp, #20
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	4603      	mov	r3, r0
 80052b4:	80fb      	strh	r3, [r7, #6]
	int16_t ret = 0;
 80052b6:	2300      	movs	r3, #0
 80052b8:	81fb      	strh	r3, [r7, #14]
	ret |= (val & 0x00FF) << 8;
 80052ba:	88fb      	ldrh	r3, [r7, #6]
 80052bc:	021b      	lsls	r3, r3, #8
 80052be:	b21a      	sxth	r2, r3
 80052c0:	89fb      	ldrh	r3, [r7, #14]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	81fb      	strh	r3, [r7, #14]
	ret |= (val & 0xFF00) >> 8;
 80052c6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052ca:	121b      	asrs	r3, r3, #8
 80052cc:	b21b      	sxth	r3, r3
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	b21a      	sxth	r2, r3
 80052d2:	89fb      	ldrh	r3, [r7, #14]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	81fb      	strh	r3, [r7, #14]
	return ret;
 80052d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3714      	adds	r7, #20
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <memset>:
 80052e8:	4402      	add	r2, r0
 80052ea:	4603      	mov	r3, r0
 80052ec:	4293      	cmp	r3, r2
 80052ee:	d100      	bne.n	80052f2 <memset+0xa>
 80052f0:	4770      	bx	lr
 80052f2:	f803 1b01 	strb.w	r1, [r3], #1
 80052f6:	e7f9      	b.n	80052ec <memset+0x4>

080052f8 <__libc_init_array>:
 80052f8:	b570      	push	{r4, r5, r6, lr}
 80052fa:	4d0d      	ldr	r5, [pc, #52]	@ (8005330 <__libc_init_array+0x38>)
 80052fc:	4c0d      	ldr	r4, [pc, #52]	@ (8005334 <__libc_init_array+0x3c>)
 80052fe:	1b64      	subs	r4, r4, r5
 8005300:	10a4      	asrs	r4, r4, #2
 8005302:	2600      	movs	r6, #0
 8005304:	42a6      	cmp	r6, r4
 8005306:	d109      	bne.n	800531c <__libc_init_array+0x24>
 8005308:	4d0b      	ldr	r5, [pc, #44]	@ (8005338 <__libc_init_array+0x40>)
 800530a:	4c0c      	ldr	r4, [pc, #48]	@ (800533c <__libc_init_array+0x44>)
 800530c:	f000 f826 	bl	800535c <_init>
 8005310:	1b64      	subs	r4, r4, r5
 8005312:	10a4      	asrs	r4, r4, #2
 8005314:	2600      	movs	r6, #0
 8005316:	42a6      	cmp	r6, r4
 8005318:	d105      	bne.n	8005326 <__libc_init_array+0x2e>
 800531a:	bd70      	pop	{r4, r5, r6, pc}
 800531c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005320:	4798      	blx	r3
 8005322:	3601      	adds	r6, #1
 8005324:	e7ee      	b.n	8005304 <__libc_init_array+0xc>
 8005326:	f855 3b04 	ldr.w	r3, [r5], #4
 800532a:	4798      	blx	r3
 800532c:	3601      	adds	r6, #1
 800532e:	e7f2      	b.n	8005316 <__libc_init_array+0x1e>
 8005330:	080053b4 	.word	0x080053b4
 8005334:	080053b4 	.word	0x080053b4
 8005338:	080053b4 	.word	0x080053b4
 800533c:	080053b8 	.word	0x080053b8

08005340 <memcpy>:
 8005340:	440a      	add	r2, r1
 8005342:	4291      	cmp	r1, r2
 8005344:	f100 33ff 	add.w	r3, r0, #4294967295
 8005348:	d100      	bne.n	800534c <memcpy+0xc>
 800534a:	4770      	bx	lr
 800534c:	b510      	push	{r4, lr}
 800534e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005352:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005356:	4291      	cmp	r1, r2
 8005358:	d1f9      	bne.n	800534e <memcpy+0xe>
 800535a:	bd10      	pop	{r4, pc}

0800535c <_init>:
 800535c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800535e:	bf00      	nop
 8005360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005362:	bc08      	pop	{r3}
 8005364:	469e      	mov	lr, r3
 8005366:	4770      	bx	lr

08005368 <_fini>:
 8005368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800536a:	bf00      	nop
 800536c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800536e:	bc08      	pop	{r3}
 8005370:	469e      	mov	lr, r3
 8005372:	4770      	bx	lr
