# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Wrapper_tb_time_impl.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_8_2.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/processor.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/counter_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/register.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/alu.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/multdiv.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/RAM.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/tff.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/regfile.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/multdiv_tb_brady.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift16.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift8.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/comp_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/not_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_16.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift4.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift2.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/multdiv_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/shift1.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/mult_ctrl.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/ROM.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/counter.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/dffe_ref.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/or_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/full_adder.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/Wrapper_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/alu_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/mult.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/div.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/comp_8.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/counter_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/decoder.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_4.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/regfile_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/cla_adder.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/Wrapper.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_2.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/comp_2.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_8.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/and_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sim_1/imports/processor/multdiv/regfile/alu/mux_32_bus.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/new/fsm.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/Wrapper_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/mult.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/RAM.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/Wrapper.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/register.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/new/dff.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/new/stepper.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift2.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_2.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/full_adder.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/regfile_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/div.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/mult_ctrl.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_2.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/barrel_shifter.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/not_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/decoder.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_4.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/or_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_8.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_16.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/dffe_ref.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift8.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_8_2.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/and_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift4.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/ROM.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv_tb_brady.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/processor.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/cla_adder.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/comp_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/tff.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift16.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/RAM.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/counter_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/multdiv_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/shift1.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/alu_tb.v" \
"../../../../../final2.srcs/sim_1/imports/ece350-newfinal/final2.srcs/sources_1/imports/processor/multdiv/regfile/alu/mux_32_bus.v" \

# Do not sort compile order
nosort
