
MC_program.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007764  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080078fc  080078fc  000178fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007954  08007954  00020108  2**0
                  CONTENTS
  4 .ARM          00000008  08007954  08007954  00017954  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800795c  0800795c  00020108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800795c  0800795c  0001795c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007960  08007960  00017960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000108  20000000  08007964  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cec  20000108  08007a6c  00020108  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001df4  08007a6c  00021df4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113ea  00000000  00000000  00020138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ef8  00000000  00000000  00031522  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000db8  00000000  00000000  00034420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cd8  00000000  00000000  000351d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018879  00000000  00000000  00035eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001150e  00000000  00000000  0004e729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089423  00000000  00000000  0005fc37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e905a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003750  00000000  00000000  000e90ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000108 	.word	0x20000108
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080078e4 	.word	0x080078e4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000010c 	.word	0x2000010c
 80001d4:	080078e4 	.word	0x080078e4

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <parse_receiving_buffer>:
	DAC_CHANNEL_G_ADDR_8Bit_MASK,
	DAC_CHANNEL_H_ADDR_8Bit_MASK};

// Receives the USB buffer and parse it to config and data variables
void parse_receiving_buffer(uint8_t bufferUSB[], uint16_t *config, uint16_t *data)
{
 80004dc:	b480      	push	{r7}
 80004de:	b085      	sub	sp, #20
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	60f8      	str	r0, [r7, #12]
 80004e4:	60b9      	str	r1, [r7, #8]
 80004e6:	607a      	str	r2, [r7, #4]
	// config = {1,0}
	*config = ((uint16_t)bufferUSB[0] << 8) | ((uint16_t)bufferUSB[1]);
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	021b      	lsls	r3, r3, #8
 80004ee:	b21a      	sxth	r2, r3
 80004f0:	68fb      	ldr	r3, [r7, #12]
 80004f2:	3301      	adds	r3, #1
 80004f4:	781b      	ldrb	r3, [r3, #0]
 80004f6:	b21b      	sxth	r3, r3
 80004f8:	4313      	orrs	r3, r2
 80004fa:	b21b      	sxth	r3, r3
 80004fc:	b29a      	uxth	r2, r3
 80004fe:	68bb      	ldr	r3, [r7, #8]
 8000500:	801a      	strh	r2, [r3, #0]
	// data = {3,2}
	*data = ((uint16_t)bufferUSB[2] << 8) | ((uint16_t)bufferUSB[3]);
 8000502:	68fb      	ldr	r3, [r7, #12]
 8000504:	3302      	adds	r3, #2
 8000506:	781b      	ldrb	r3, [r3, #0]
 8000508:	021b      	lsls	r3, r3, #8
 800050a:	b21a      	sxth	r2, r3
 800050c:	68fb      	ldr	r3, [r7, #12]
 800050e:	3303      	adds	r3, #3
 8000510:	781b      	ldrb	r3, [r3, #0]
 8000512:	b21b      	sxth	r3, r3
 8000514:	4313      	orrs	r3, r2
 8000516:	b21b      	sxth	r3, r3
 8000518:	b29a      	uxth	r2, r3
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	801a      	strh	r2, [r3, #0]
}
 800051e:	bf00      	nop
 8000520:	3714      	adds	r7, #20
 8000522:	46bd      	mov	sp, r7
 8000524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000528:	4770      	bx	lr

0800052a <parse_tag_and_channel_from_config>:
/* We expect 0=< config <= 31. So:
 * config / 8 = {0,1,2,3} -> which corresponds to one DAC, so we use the enum defined in DAC_Tag for correlation.
 * config % 8 = {0,1,2,3,4,5,6,7} -> which corresponds to a DAC channel, so we use the enum defined in DAC_Channel for correlation.
 * */
void parse_tag_and_channel_from_config(const uint16_t *config, DAC_Tag *DAC_tag, DAC_Channel *DAC_channel)
{
 800052a:	b480      	push	{r7}
 800052c:	b085      	sub	sp, #20
 800052e:	af00      	add	r7, sp, #0
 8000530:	60f8      	str	r0, [r7, #12]
 8000532:	60b9      	str	r1, [r7, #8]
 8000534:	607a      	str	r2, [r7, #4]
	*DAC_tag = (*config) / 8;
 8000536:	68fb      	ldr	r3, [r7, #12]
 8000538:	881b      	ldrh	r3, [r3, #0]
 800053a:	08db      	lsrs	r3, r3, #3
 800053c:	b29b      	uxth	r3, r3
 800053e:	b2da      	uxtb	r2, r3
 8000540:	68bb      	ldr	r3, [r7, #8]
 8000542:	701a      	strb	r2, [r3, #0]
	*DAC_channel = (*config) % 8;
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	881b      	ldrh	r3, [r3, #0]
 8000548:	b2db      	uxtb	r3, r3
 800054a:	f003 0307 	and.w	r3, r3, #7
 800054e:	b2da      	uxtb	r2, r3
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	701a      	strb	r2, [r3, #0]
}
 8000554:	bf00      	nop
 8000556:	3714      	adds	r7, #20
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <send_data_to_dac_channel>:

HAL_StatusTypeDef send_data_to_dac_channel(const DAC_Handler *dac_handler, const DAC_Channel *dac_channel, uint16_t data)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b086      	sub	sp, #24
 8000564:	af00      	add	r7, sp, #0
 8000566:	60f8      	str	r0, [r7, #12]
 8000568:	60b9      	str	r1, [r7, #8]
 800056a:	4613      	mov	r3, r2
 800056c:	80fb      	strh	r3, [r7, #6]
	 * 0 = MSB (izquierda de todo) en cero para tener el "modo escritura"
	 * AAA = Address (de 0 a 8)
	 * D...D = datos
	 */
	uint8_t dataToDAC[2];
	HAL_StatusTypeDef status = HAL_OK;
 800056e:	2300      	movs	r3, #0
 8000570:	75fb      	strb	r3, [r7, #23]

	uint8_t channel_addr_mask = get_dac_channel_addr_mask(dac_channel);
 8000572:	68b8      	ldr	r0, [r7, #8]
 8000574:	f000 f906 	bl	8000784 <get_dac_channel_addr_mask>
 8000578:	4603      	mov	r3, r0
 800057a:	75bb      	strb	r3, [r7, #22]

	// 1) Inicializar dataToDAC a 0:
	dataToDAC[0] = 0;
 800057c:	2300      	movs	r3, #0
 800057e:	753b      	strb	r3, [r7, #20]
	dataToDAC[1] = 0;
 8000580:	2300      	movs	r3, #0
 8000582:	757b      	strb	r3, [r7, #21]

	// 2) Recibo data:
	// uint16_t data = 0x8A5F; // 0b 1000-1010-0101-1111

	// 3) Desestimo (shifteando) los ultimos 4 LSB (derecha de todo)
	data = data >> 4; // 0b 0000-1000-1010-0101
 8000584:	88fb      	ldrh	r3, [r7, #6]
 8000586:	091b      	lsrs	r3, r3, #4
 8000588:	80fb      	strh	r3, [r7, #6]

	// 4) Paste data
	dataToDAC[0] = (uint8_t)data;
 800058a:	88fb      	ldrh	r3, [r7, #6]
 800058c:	b2db      	uxtb	r3, r3
 800058e:	753b      	strb	r3, [r7, #20]
	dataToDAC[1] = (uint8_t)(data >> 8);
 8000590:	88fb      	ldrh	r3, [r7, #6]
 8000592:	0a1b      	lsrs	r3, r3, #8
 8000594:	b29b      	uxth	r3, r3
 8000596:	b2db      	uxtb	r3, r3
 8000598:	757b      	strb	r3, [r7, #21]

	// 5) aplico mascara
	// uint8_t channel_addr_mask = 0x70; // 0b 0111-0000
	dataToDAC[1] = dataToDAC[1] | channel_addr_mask;
 800059a:	7d7a      	ldrb	r2, [r7, #21]
 800059c:	7dbb      	ldrb	r3, [r7, #22]
 800059e:	4313      	orrs	r3, r2
 80005a0:	b2db      	uxtb	r3, r3
 80005a2:	757b      	strb	r3, [r7, #21]

	// GPIO_Write sirve para avisar al DAC que le estamos escribiendo
	HAL_GPIO_WritePin(dac_handler->dac_SS_GPIO_port, dac_handler->dac_ss_GPIO_pin, GPIO_PIN_RESET);
 80005a4:	68fb      	ldr	r3, [r7, #12]
 80005a6:	6898      	ldr	r0, [r3, #8]
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	899b      	ldrh	r3, [r3, #12]
 80005ac:	2200      	movs	r2, #0
 80005ae:	4619      	mov	r1, r3
 80005b0:	f000 ff38 	bl	8001424 <HAL_GPIO_WritePin>
	status = HAL_SPI_Transmit(dac_handler->dac_hspi, dataToDAC, (uint16_t)sizeof(dataToDAC), HAL_MAX_DELAY);
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	6858      	ldr	r0, [r3, #4]
 80005b8:	f107 0114 	add.w	r1, r7, #20
 80005bc:	f04f 33ff 	mov.w	r3, #4294967295
 80005c0:	2202      	movs	r2, #2
 80005c2:	f002 fe7e 	bl	80032c2 <HAL_SPI_Transmit>
 80005c6:	4603      	mov	r3, r0
 80005c8:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(dac_handler->dac_SS_GPIO_port, dac_handler->dac_ss_GPIO_pin, GPIO_PIN_SET);
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	6898      	ldr	r0, [r3, #8]
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	899b      	ldrh	r3, [r3, #12]
 80005d2:	2201      	movs	r2, #1
 80005d4:	4619      	mov	r1, r3
 80005d6:	f000 ff25 	bl	8001424 <HAL_GPIO_WritePin>

	return status;
 80005da:	7dfb      	ldrb	r3, [r7, #23]
}
 80005dc:	4618      	mov	r0, r3
 80005de:	3718      	adds	r7, #24
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <_send_word_to_dac>:

/* Sends any word of 16 bits to the DAC. Used for configs*/
HAL_StatusTypeDef _send_word_to_dac(uint16_t word, DAC_Handler *dac_handler)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b084      	sub	sp, #16
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	6039      	str	r1, [r7, #0]
 80005ee:	80fb      	strh	r3, [r7, #6]

	HAL_StatusTypeDef status;
	uint8_t dataToDAC[2];

	dataToDAC[0] = (uint8_t)word;
 80005f0:	88fb      	ldrh	r3, [r7, #6]
 80005f2:	b2db      	uxtb	r3, r3
 80005f4:	733b      	strb	r3, [r7, #12]
	dataToDAC[1] = (uint8_t)(word >> 8);
 80005f6:	88fb      	ldrh	r3, [r7, #6]
 80005f8:	0a1b      	lsrs	r3, r3, #8
 80005fa:	b29b      	uxth	r3, r3
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	737b      	strb	r3, [r7, #13]

	HAL_GPIO_WritePin(dac_handler->dac_SS_GPIO_port, dac_handler->dac_ss_GPIO_pin, GPIO_PIN_RESET);
 8000600:	683b      	ldr	r3, [r7, #0]
 8000602:	6898      	ldr	r0, [r3, #8]
 8000604:	683b      	ldr	r3, [r7, #0]
 8000606:	899b      	ldrh	r3, [r3, #12]
 8000608:	2200      	movs	r2, #0
 800060a:	4619      	mov	r1, r3
 800060c:	f000 ff0a 	bl	8001424 <HAL_GPIO_WritePin>
	status = HAL_SPI_Transmit(dac_handler->dac_hspi, dataToDAC, (uint16_t)sizeof(dataToDAC), HAL_MAX_DELAY);
 8000610:	683b      	ldr	r3, [r7, #0]
 8000612:	6858      	ldr	r0, [r3, #4]
 8000614:	f107 010c 	add.w	r1, r7, #12
 8000618:	f04f 33ff 	mov.w	r3, #4294967295
 800061c:	2202      	movs	r2, #2
 800061e:	f002 fe50 	bl	80032c2 <HAL_SPI_Transmit>
 8000622:	4603      	mov	r3, r0
 8000624:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(dac_handler->dac_SS_GPIO_port, dac_handler->dac_ss_GPIO_pin, GPIO_PIN_SET);
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	6898      	ldr	r0, [r3, #8]
 800062a:	683b      	ldr	r3, [r7, #0]
 800062c:	899b      	ldrh	r3, [r3, #12]
 800062e:	2201      	movs	r2, #1
 8000630:	4619      	mov	r1, r3
 8000632:	f000 fef7 	bl	8001424 <HAL_GPIO_WritePin>
	return status;
 8000636:	7bfb      	ldrb	r3, [r7, #15]
}
 8000638:	4618      	mov	r0, r3
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}

08000640 <trigger_LDAC>:

void trigger_LDAC()
{
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0

	// LDAC_settings variable is declared as extern outside

	// Setting LDAC Pin to 0 (zero/low)
	//  TODO: hardcode until figure extern problem HAL_GPIO_WritePin(LDAC_settings.GPIO_LDAC_control_port, LDAC_settings.GPIO_LDAC_control_pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	2104      	movs	r1, #4
 8000648:	4804      	ldr	r0, [pc, #16]	; (800065c <trigger_LDAC+0x1c>)
 800064a:	f000 feeb 	bl	8001424 <HAL_GPIO_WritePin>

	// Setting LDAC Pin to 1 (one/high)
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800064e:	2201      	movs	r2, #1
 8000650:	2104      	movs	r1, #4
 8000652:	4802      	ldr	r0, [pc, #8]	; (800065c <trigger_LDAC+0x1c>)
 8000654:	f000 fee6 	bl	8001424 <HAL_GPIO_WritePin>
}
 8000658:	bf00      	nop
 800065a:	bd80      	pop	{r7, pc}
 800065c:	40020400 	.word	0x40020400

08000660 <send_configuration_to_dacs>:

HAL_StatusTypeDef send_configuration_to_dacs(uint16_t config, DAC_Handler *list_of_dacs[], uint8_t dacs_count)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	4603      	mov	r3, r0
 8000668:	6039      	str	r1, [r7, #0]
 800066a:	80fb      	strh	r3, [r7, #6]
 800066c:	4613      	mov	r3, r2
 800066e:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 8000670:	2300      	movs	r3, #0
 8000672:	73fb      	strb	r3, [r7, #15]
	if (config == CONF_LDAC_TRIGGER)
 8000674:	88fb      	ldrh	r3, [r7, #6]
 8000676:	2b21      	cmp	r3, #33	; 0x21
 8000678:	d103      	bne.n	8000682 <send_configuration_to_dacs+0x22>
	{
		trigger_LDAC();
 800067a:	f7ff ffe1 	bl	8000640 <trigger_LDAC>
		return status;
 800067e:	7bfb      	ldrb	r3, [r7, #15]
 8000680:	e000      	b.n	8000684 <send_configuration_to_dacs+0x24>
	}
	else if (config == CONF_LDAC_LOW)
	{
		// TODO: Complete with other configs
	}
	return status;
 8000682:	7bfb      	ldrb	r3, [r7, #15]
}
 8000684:	4618      	mov	r0, r3
 8000686:	3710      	adds	r7, #16
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}

0800068c <init_dac_handler>:

/* initializer, gets and setters */

// Init variables for dac_handler variable
void init_dac_handler(DAC_Handler *dac_handler, DAC_Tag dac_tag, SPI_HandleTypeDef *hspi, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800068c:	b480      	push	{r7}
 800068e:	b085      	sub	sp, #20
 8000690:	af00      	add	r7, sp, #0
 8000692:	60f8      	str	r0, [r7, #12]
 8000694:	607a      	str	r2, [r7, #4]
 8000696:	603b      	str	r3, [r7, #0]
 8000698:	460b      	mov	r3, r1
 800069a:	72fb      	strb	r3, [r7, #11]
	dac_handler->dac_tag = dac_tag;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	7afa      	ldrb	r2, [r7, #11]
 80006a0:	701a      	strb	r2, [r3, #0]
	dac_handler->dac_hspi = hspi;
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	687a      	ldr	r2, [r7, #4]
 80006a6:	605a      	str	r2, [r3, #4]
	dac_handler->dac_SS_GPIO_port = GPIOx;
 80006a8:	68fb      	ldr	r3, [r7, #12]
 80006aa:	683a      	ldr	r2, [r7, #0]
 80006ac:	609a      	str	r2, [r3, #8]
	dac_handler->dac_ss_GPIO_pin = GPIO_Pin;
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	8b3a      	ldrh	r2, [r7, #24]
 80006b2:	819a      	strh	r2, [r3, #12]
}
 80006b4:	bf00      	nop
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006be:	4770      	bx	lr

080006c0 <init_LDAC_settings>:

// Init the ports that control LDAC in the LDAC_settings variable.
// LDAC_settings must be an "extern" variable to be accessible on trigger_LDAC()

void init_LDAC_settings(LDAC_Settings *LDAC_settings, GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	4613      	mov	r3, r2
 80006cc:	80fb      	strh	r3, [r7, #6]
	LDAC_settings->GPIO_LDAC_control_port = GPIOx;
 80006ce:	68fb      	ldr	r3, [r7, #12]
 80006d0:	68ba      	ldr	r2, [r7, #8]
 80006d2:	601a      	str	r2, [r3, #0]
	LDAC_settings->GPIO_LDAC_control_pin = GPIO_Pin;
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	88fa      	ldrh	r2, [r7, #6]
 80006d8:	809a      	strh	r2, [r3, #4]

	// Initialize LDAC with fixed state
	HAL_GPIO_WritePin(LDAC_settings->GPIO_LDAC_control_port, LDAC_settings->GPIO_LDAC_control_pin, GPIO_PIN_SET);
 80006da:	68fb      	ldr	r3, [r7, #12]
 80006dc:	6818      	ldr	r0, [r3, #0]
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	889b      	ldrh	r3, [r3, #4]
 80006e2:	2201      	movs	r2, #1
 80006e4:	4619      	mov	r1, r3
 80006e6:	f000 fe9d 	bl	8001424 <HAL_GPIO_WritePin>
}
 80006ea:	bf00      	nop
 80006ec:	3710      	adds	r7, #16
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}

080006f2 <init_LDAC_in_dacs>:

void init_LDAC_in_dacs(DAC_Handler list_of_dacs[], uint8_t dacs_count)
{
 80006f2:	b580      	push	{r7, lr}
 80006f4:	b084      	sub	sp, #16
 80006f6:	af00      	add	r7, sp, #0
 80006f8:	6078      	str	r0, [r7, #4]
 80006fa:	460b      	mov	r3, r1
 80006fc:	70fb      	strb	r3, [r7, #3]

	for (int i = 0; i < dacs_count; i++)
 80006fe:	2300      	movs	r3, #0
 8000700:	60fb      	str	r3, [r7, #12]
 8000702:	e011      	b.n	8000728 <init_LDAC_in_dacs+0x36>
	{
		uint16_t word = DAC_CONFIG_LDAC_HIGH;
 8000704:	f24a 0301 	movw	r3, #40961	; 0xa001
 8000708:	817b      	strh	r3, [r7, #10]

		if (_send_word_to_dac(word, &(list_of_dacs[i])) != HAL_OK)
 800070a:	68fb      	ldr	r3, [r7, #12]
 800070c:	011b      	lsls	r3, r3, #4
 800070e:	687a      	ldr	r2, [r7, #4]
 8000710:	441a      	add	r2, r3
 8000712:	897b      	ldrh	r3, [r7, #10]
 8000714:	4611      	mov	r1, r2
 8000716:	4618      	mov	r0, r3
 8000718:	f7ff ff64 	bl	80005e4 <_send_word_to_dac>
 800071c:	4603      	mov	r3, r0
 800071e:	2b00      	cmp	r3, #0
 8000720:	d107      	bne.n	8000732 <init_LDAC_in_dacs+0x40>
	for (int i = 0; i < dacs_count; i++)
 8000722:	68fb      	ldr	r3, [r7, #12]
 8000724:	3301      	adds	r3, #1
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	78fb      	ldrb	r3, [r7, #3]
 800072a:	68fa      	ldr	r2, [r7, #12]
 800072c:	429a      	cmp	r2, r3
 800072e:	dbe9      	blt.n	8000704 <init_LDAC_in_dacs+0x12>
		{
			break;
		}
	}
}
 8000730:	e000      	b.n	8000734 <init_LDAC_in_dacs+0x42>
			break;
 8000732:	bf00      	nop
}
 8000734:	bf00      	nop
 8000736:	3710      	adds	r7, #16
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <reset_dacs_config>:

// Resets DACs.
// Data in all channels  = 0
// Config in all DACs = DEFAULT
void reset_dacs_config(DAC_Handler list_of_dacs[], uint8_t dacs_count)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]

	for (int i = 0; i < dacs_count; i++)
 8000748:	2300      	movs	r3, #0
 800074a:	60fb      	str	r3, [r7, #12]
 800074c:	e010      	b.n	8000770 <reset_dacs_config+0x34>
	{
		uint16_t word = DAC_CONFIG_RESET_DATA_AND_CONTROL;
 800074e:	230f      	movs	r3, #15
 8000750:	817b      	strh	r3, [r7, #10]

		if (_send_word_to_dac(word, &(list_of_dacs[i])) != HAL_OK)
 8000752:	68fb      	ldr	r3, [r7, #12]
 8000754:	011b      	lsls	r3, r3, #4
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	441a      	add	r2, r3
 800075a:	897b      	ldrh	r3, [r7, #10]
 800075c:	4611      	mov	r1, r2
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff ff40 	bl	80005e4 <_send_word_to_dac>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d107      	bne.n	800077a <reset_dacs_config+0x3e>
	for (int i = 0; i < dacs_count; i++)
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	3301      	adds	r3, #1
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	78fb      	ldrb	r3, [r7, #3]
 8000772:	68fa      	ldr	r2, [r7, #12]
 8000774:	429a      	cmp	r2, r3
 8000776:	dbea      	blt.n	800074e <reset_dacs_config+0x12>
		{
			break;
		}
	}
}
 8000778:	e000      	b.n	800077c <reset_dacs_config+0x40>
			break;
 800077a:	bf00      	nop
}
 800077c:	bf00      	nop
 800077e:	3710      	adds	r7, #16
 8000780:	46bd      	mov	sp, r7
 8000782:	bd80      	pop	{r7, pc}

08000784 <get_dac_channel_addr_mask>:

uint8_t get_dac_channel_addr_mask(const DAC_Channel *dac_channel)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
	return DAC_Channel_Addr8bit_mask_Dictionary[*dac_channel];
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	781b      	ldrb	r3, [r3, #0]
 8000790:	461a      	mov	r2, r3
 8000792:	4b04      	ldr	r3, [pc, #16]	; (80007a4 <get_dac_channel_addr_mask+0x20>)
 8000794:	5c9b      	ldrb	r3, [r3, r2]
}
 8000796:	4618      	mov	r0, r3
 8000798:	370c      	adds	r7, #12
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	20000000 	.word	0x20000000

080007a8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80007a8:	b590      	push	{r4, r7, lr}
 80007aa:	b099      	sub	sp, #100	; 0x64
 80007ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ae:	f000 fb0d 	bl	8000dcc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b2:	f000 f881 	bl	80008b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b6:	f000 f957 	bl	8000a68 <MX_GPIO_Init>
  MX_SPI1_Init();
 80007ba:	f000 f8e5 	bl	8000988 <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 80007be:	f006 fb57 	bl	8006e70 <MX_USB_DEVICE_Init>
  MX_SPI5_Init();
 80007c2:	f000 f919 	bl	80009f8 <MX_SPI5_Init>
  DAC_Handler dac_handler_C;
  DAC_Handler dac_handler_D;

  // TODO: Un-comment this when DACs are soldered
  // init_dac_handler(&dac_handler_A, DAC_A, &hspi1, GPIOA, GPIO_PIN_4);
  init_dac_handler(&dac_handler_B, DAC_B, &hspi5, GPIOB, GPIO_PIN_1);
 80007c6:	f107 0038 	add.w	r0, r7, #56	; 0x38
 80007ca:	2302      	movs	r3, #2
 80007cc:	9300      	str	r3, [sp, #0]
 80007ce:	4b34      	ldr	r3, [pc, #208]	; (80008a0 <main+0xf8>)
 80007d0:	4a34      	ldr	r2, [pc, #208]	; (80008a4 <main+0xfc>)
 80007d2:	2101      	movs	r1, #1
 80007d4:	f7ff ff5a 	bl	800068c <init_dac_handler>
   * 	PA10 = MOSI
   * 	PB1 = SS
   * */

  // LDAC Settings. Variable defined as "extern" in EEG_simulation.h
  init_LDAC_settings(&LDAC_settings, GPIOB, GPIO_PIN_2);
 80007d8:	2204      	movs	r2, #4
 80007da:	4931      	ldr	r1, [pc, #196]	; (80008a0 <main+0xf8>)
 80007dc:	4832      	ldr	r0, [pc, #200]	; (80008a8 <main+0x100>)
 80007de:	f7ff ff6f 	bl	80006c0 <init_LDAC_settings>

  DAC_Handler list_of_dacs[] = {dac_handler_B}; // TODO: Add DAC_A, DAC_C and DAC_D
 80007e2:	f107 0408 	add.w	r4, r7, #8
 80007e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80007ea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80007ec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  static uint8_t dacs_count = sizeof(list_of_dacs) / sizeof(list_of_dacs[0]);
  DAC_Channel DAC_channel = 0;
 80007f0:	2300      	movs	r3, #0
 80007f2:	71fb      	strb	r3, [r7, #7]

  DAC_Tag DAC_tag = DAC_B;
 80007f4:	2301      	movs	r3, #1
 80007f6:	71bb      	strb	r3, [r7, #6]
  uint16_t data = 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	80bb      	strh	r3, [r7, #4]
  uint16_t config = 0;
 80007fc:	2300      	movs	r3, #0
 80007fe:	807b      	strh	r3, [r7, #2]
 8000800:	2300      	movs	r3, #0
 8000802:	681b      	ldr	r3, [r3, #0]

  memcpy(receiveBuffer, '\0', BUFFER_SIZE); // Initialize buffer
 8000804:	4a29      	ldr	r2, [pc, #164]	; (80008ac <main+0x104>)
 8000806:	6013      	str	r3, [r2, #0]
  reset_dacs_config(list_of_dacs, dacs_count);
 8000808:	4b29      	ldr	r3, [pc, #164]	; (80008b0 <main+0x108>)
 800080a:	781a      	ldrb	r2, [r3, #0]
 800080c:	f107 0308 	add.w	r3, r7, #8
 8000810:	4611      	mov	r1, r2
 8000812:	4618      	mov	r0, r3
 8000814:	f7ff ff92 	bl	800073c <reset_dacs_config>
  init_LDAC_in_dacs(list_of_dacs, dacs_count);
 8000818:	4b25      	ldr	r3, [pc, #148]	; (80008b0 <main+0x108>)
 800081a:	781a      	ldrb	r2, [r3, #0]
 800081c:	f107 0308 	add.w	r3, r7, #8
 8000820:	4611      	mov	r1, r2
 8000822:	4618      	mov	r0, r3
 8000824:	f7ff ff65 	bl	80006f2 <init_LDAC_in_dacs>

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    if (bufferSet == 1)
 8000828:	4b22      	ldr	r3, [pc, #136]	; (80008b4 <main+0x10c>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	2b01      	cmp	r3, #1
 800082e:	d1fb      	bne.n	8000828 <main+0x80>
    {

      parse_receiving_buffer(receiveBuffer, &config, &data);
 8000830:	1d3a      	adds	r2, r7, #4
 8000832:	1cbb      	adds	r3, r7, #2
 8000834:	4619      	mov	r1, r3
 8000836:	481d      	ldr	r0, [pc, #116]	; (80008ac <main+0x104>)
 8000838:	f7ff fe50 	bl	80004dc <parse_receiving_buffer>
      // A config value of [0, 31] means writing to a DAC
      if (config < MAX_DAC_CHANNEL_WORD)
 800083c:	887b      	ldrh	r3, [r7, #2]
 800083e:	2b1f      	cmp	r3, #31
 8000840:	d815      	bhi.n	800086e <main+0xc6>
      {
        parse_tag_and_channel_from_config(&config, &DAC_tag, &DAC_channel);
 8000842:	1dfa      	adds	r2, r7, #7
 8000844:	1db9      	adds	r1, r7, #6
 8000846:	1cbb      	adds	r3, r7, #2
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fe6e 	bl	800052a <parse_tag_and_channel_from_config>
        // Send the data to the corresponding channel of the corresponding DAC
        if (HAL_OK != send_data_to_dac_channel(&(list_of_dacs[DAC_tag]), &DAC_channel, data))
 800084e:	79bb      	ldrb	r3, [r7, #6]
 8000850:	f107 0208 	add.w	r2, r7, #8
 8000854:	011b      	lsls	r3, r3, #4
 8000856:	4413      	add	r3, r2
 8000858:	88ba      	ldrh	r2, [r7, #4]
 800085a:	1df9      	adds	r1, r7, #7
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff fe7f 	bl	8000560 <send_data_to_dac_channel>
 8000862:	4603      	mov	r3, r0
 8000864:	2b00      	cmp	r3, #0
 8000866:	d010      	beq.n	800088a <main+0xe2>
        {
          Error_Handler();
 8000868:	f000 f976 	bl	8000b58 <Error_Handler>
 800086c:	e00d      	b.n	800088a <main+0xe2>
        }
      }
      else
      {
        // A config value > 31 means a device configuration
        if (HAL_OK != send_configuration_to_dacs(config, &list_of_dacs, dacs_count))
 800086e:	887b      	ldrh	r3, [r7, #2]
 8000870:	4a0f      	ldr	r2, [pc, #60]	; (80008b0 <main+0x108>)
 8000872:	7812      	ldrb	r2, [r2, #0]
 8000874:	f107 0108 	add.w	r1, r7, #8
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff fef1 	bl	8000660 <send_configuration_to_dacs>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d00a      	beq.n	800089a <main+0xf2>
        {
          Error_Handler();
 8000884:	f000 f968 	bl	8000b58 <Error_Handler>
        }
        continue;
 8000888:	e007      	b.n	800089a <main+0xf2>
 800088a:	2300      	movs	r3, #0
 800088c:	681b      	ldr	r3, [r3, #0]
      }
      memcpy(receiveBuffer, '\0', BUFFER_SIZE);
 800088e:	4a07      	ldr	r2, [pc, #28]	; (80008ac <main+0x104>)
 8000890:	6013      	str	r3, [r2, #0]
      bufferSet = 0;
 8000892:	4b08      	ldr	r3, [pc, #32]	; (80008b4 <main+0x10c>)
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	e7c6      	b.n	8000828 <main+0x80>
        continue;
 800089a:	bf00      	nop
    if (bufferSet == 1)
 800089c:	e7c4      	b.n	8000828 <main+0x80>
 800089e:	bf00      	nop
 80008a0:	40020400 	.word	0x40020400
 80008a4:	2000017c 	.word	0x2000017c
 80008a8:	200001dc 	.word	0x200001dc
 80008ac:	200001d4 	.word	0x200001d4
 80008b0:	20000008 	.word	0x20000008
 80008b4:	200001d8 	.word	0x200001d8

080008b8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b094      	sub	sp, #80	; 0x50
 80008bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008be:	f107 0320 	add.w	r3, r7, #32
 80008c2:	2230      	movs	r2, #48	; 0x30
 80008c4:	2100      	movs	r1, #0
 80008c6:	4618      	mov	r0, r3
 80008c8:	f007 f804 	bl	80078d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008cc:	f107 030c 	add.w	r3, r7, #12
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008dc:	2300      	movs	r3, #0
 80008de:	60bb      	str	r3, [r7, #8]
 80008e0:	4b27      	ldr	r3, [pc, #156]	; (8000980 <SystemClock_Config+0xc8>)
 80008e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e4:	4a26      	ldr	r2, [pc, #152]	; (8000980 <SystemClock_Config+0xc8>)
 80008e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ea:	6413      	str	r3, [r2, #64]	; 0x40
 80008ec:	4b24      	ldr	r3, [pc, #144]	; (8000980 <SystemClock_Config+0xc8>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f4:	60bb      	str	r3, [r7, #8]
 80008f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f8:	2300      	movs	r3, #0
 80008fa:	607b      	str	r3, [r7, #4]
 80008fc:	4b21      	ldr	r3, [pc, #132]	; (8000984 <SystemClock_Config+0xcc>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a20      	ldr	r2, [pc, #128]	; (8000984 <SystemClock_Config+0xcc>)
 8000902:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000906:	6013      	str	r3, [r2, #0]
 8000908:	4b1e      	ldr	r3, [pc, #120]	; (8000984 <SystemClock_Config+0xcc>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000910:	607b      	str	r3, [r7, #4]
 8000912:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000914:	2301      	movs	r3, #1
 8000916:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000918:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800091c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800091e:	2302      	movs	r3, #2
 8000920:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000922:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000926:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 15;
 8000928:	230f      	movs	r3, #15
 800092a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 800092c:	2390      	movs	r3, #144	; 0x90
 800092e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000930:	2304      	movs	r3, #4
 8000932:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8000934:	2305      	movs	r3, #5
 8000936:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000938:	f107 0320 	add.w	r3, r7, #32
 800093c:	4618      	mov	r0, r3
 800093e:	f002 f807 	bl	8002950 <HAL_RCC_OscConfig>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000948:	f000 f906 	bl	8000b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800094c:	230f      	movs	r3, #15
 800094e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000950:	2302      	movs	r3, #2
 8000952:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000954:	2300      	movs	r3, #0
 8000956:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000958:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800095c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800095e:	2300      	movs	r3, #0
 8000960:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000962:	f107 030c 	add.w	r3, r7, #12
 8000966:	2101      	movs	r1, #1
 8000968:	4618      	mov	r0, r3
 800096a:	f002 fa69 	bl	8002e40 <HAL_RCC_ClockConfig>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000974:	f000 f8f0 	bl	8000b58 <Error_Handler>
  }
}
 8000978:	bf00      	nop
 800097a:	3750      	adds	r7, #80	; 0x50
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	40023800 	.word	0x40023800
 8000984:	40007000 	.word	0x40007000

08000988 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800098c:	4b18      	ldr	r3, [pc, #96]	; (80009f0 <MX_SPI1_Init+0x68>)
 800098e:	4a19      	ldr	r2, [pc, #100]	; (80009f4 <MX_SPI1_Init+0x6c>)
 8000990:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000992:	4b17      	ldr	r3, [pc, #92]	; (80009f0 <MX_SPI1_Init+0x68>)
 8000994:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000998:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 800099a:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <MX_SPI1_Init+0x68>)
 800099c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80009a0:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80009a2:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80009a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009aa:	4b11      	ldr	r3, [pc, #68]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009b6:	4b0e      	ldr	r3, [pc, #56]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80009bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80009be:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009c4:	4b0a      	ldr	r3, [pc, #40]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009ca:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009d0:	4b07      	ldr	r3, [pc, #28]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80009d6:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009d8:	220a      	movs	r2, #10
 80009da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009dc:	4804      	ldr	r0, [pc, #16]	; (80009f0 <MX_SPI1_Init+0x68>)
 80009de:	f002 fbe7 	bl	80031b0 <HAL_SPI_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 80009e8:	f000 f8b6 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */
}
 80009ec:	bf00      	nop
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	20000124 	.word	0x20000124
 80009f4:	40013000 	.word	0x40013000

080009f8 <MX_SPI5_Init>:
 * @brief SPI5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI5_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80009fc:	4b18      	ldr	r3, [pc, #96]	; (8000a60 <MX_SPI5_Init+0x68>)
 80009fe:	4a19      	ldr	r2, [pc, #100]	; (8000a64 <MX_SPI5_Init+0x6c>)
 8000a00:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000a02:	4b17      	ldr	r3, [pc, #92]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a04:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a08:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_1LINE;
 8000a0a:	4b15      	ldr	r3, [pc, #84]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a0c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000a10:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_16BIT;
 8000a12:	4b13      	ldr	r3, [pc, #76]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000a18:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a1a:	4b11      	ldr	r3, [pc, #68]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a20:	4b0f      	ldr	r3, [pc, #60]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000a26:	4b0e      	ldr	r3, [pc, #56]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a28:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a2c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a2e:	4b0c      	ldr	r3, [pc, #48]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a34:	4b0a      	ldr	r3, [pc, #40]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a3a:	4b09      	ldr	r3, [pc, #36]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a40:	4b07      	ldr	r3, [pc, #28]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000a46:	4b06      	ldr	r3, [pc, #24]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a48:	220a      	movs	r2, #10
 8000a4a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000a4c:	4804      	ldr	r0, [pc, #16]	; (8000a60 <MX_SPI5_Init+0x68>)
 8000a4e:	f002 fbaf 	bl	80031b0 <HAL_SPI_Init>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_SPI5_Init+0x64>
  {
    Error_Handler();
 8000a58:	f000 f87e 	bl	8000b58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */
}
 8000a5c:	bf00      	nop
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	2000017c 	.word	0x2000017c
 8000a64:	40015000 	.word	0x40015000

08000a68 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b08a      	sub	sp, #40	; 0x28
 8000a6c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a6e:	f107 0314 	add.w	r3, r7, #20
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
 8000a76:	605a      	str	r2, [r3, #4]
 8000a78:	609a      	str	r2, [r3, #8]
 8000a7a:	60da      	str	r2, [r3, #12]
 8000a7c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7e:	2300      	movs	r3, #0
 8000a80:	613b      	str	r3, [r7, #16]
 8000a82:	4b32      	ldr	r3, [pc, #200]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	4a31      	ldr	r2, [pc, #196]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000a88:	f043 0304 	orr.w	r3, r3, #4
 8000a8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a8e:	4b2f      	ldr	r3, [pc, #188]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	f003 0304 	and.w	r3, r3, #4
 8000a96:	613b      	str	r3, [r7, #16]
 8000a98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	60fb      	str	r3, [r7, #12]
 8000a9e:	4b2b      	ldr	r3, [pc, #172]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa2:	4a2a      	ldr	r2, [pc, #168]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000aa8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aaa:	4b28      	ldr	r3, [pc, #160]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ab2:	60fb      	str	r3, [r7, #12]
 8000ab4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60bb      	str	r3, [r7, #8]
 8000aba:	4b24      	ldr	r3, [pc, #144]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000abe:	4a23      	ldr	r2, [pc, #140]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ac6:	4b21      	ldr	r3, [pc, #132]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	60bb      	str	r3, [r7, #8]
 8000ad0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	607b      	str	r3, [r7, #4]
 8000ad6:	4b1d      	ldr	r3, [pc, #116]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a1c      	ldr	r2, [pc, #112]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000adc:	f043 0302 	orr.w	r3, r3, #2
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae2:	4b1a      	ldr	r3, [pc, #104]	; (8000b4c <MX_GPIO_Init+0xe4>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae6:	f003 0302 	and.w	r3, r3, #2
 8000aea:	607b      	str	r3, [r7, #4]
 8000aec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000aee:	2201      	movs	r2, #1
 8000af0:	2110      	movs	r1, #16
 8000af2:	4817      	ldr	r0, [pc, #92]	; (8000b50 <MX_GPIO_Init+0xe8>)
 8000af4:	f000 fc96 	bl	8001424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8000af8:	2201      	movs	r2, #1
 8000afa:	2102      	movs	r1, #2
 8000afc:	4815      	ldr	r0, [pc, #84]	; (8000b54 <MX_GPIO_Init+0xec>)
 8000afe:	f000 fc91 	bl	8001424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	2104      	movs	r1, #4
 8000b06:	4813      	ldr	r0, [pc, #76]	; (8000b54 <MX_GPIO_Init+0xec>)
 8000b08:	f000 fc8c 	bl	8001424 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b0c:	2310      	movs	r3, #16
 8000b0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b10:	2301      	movs	r3, #1
 8000b12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1c:	f107 0314 	add.w	r3, r7, #20
 8000b20:	4619      	mov	r1, r3
 8000b22:	480b      	ldr	r0, [pc, #44]	; (8000b50 <MX_GPIO_Init+0xe8>)
 8000b24:	f000 fafa 	bl	800111c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2;
 8000b28:	2306      	movs	r3, #6
 8000b2a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b30:	2300      	movs	r3, #0
 8000b32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b34:	2300      	movs	r3, #0
 8000b36:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b38:	f107 0314 	add.w	r3, r7, #20
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4805      	ldr	r0, [pc, #20]	; (8000b54 <MX_GPIO_Init+0xec>)
 8000b40:	f000 faec 	bl	800111c <HAL_GPIO_Init>
}
 8000b44:	bf00      	nop
 8000b46:	3728      	adds	r7, #40	; 0x28
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	40023800 	.word	0x40023800
 8000b50:	40020000 	.word	0x40020000
 8000b54:	40020400 	.word	0x40020400

08000b58 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b5c:	b672      	cpsid	i
}
 8000b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <Error_Handler+0x8>
	...

08000b64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	b083      	sub	sp, #12
 8000b68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	607b      	str	r3, [r7, #4]
 8000b6e:	4b10      	ldr	r3, [pc, #64]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b72:	4a0f      	ldr	r2, [pc, #60]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b78:	6453      	str	r3, [r2, #68]	; 0x44
 8000b7a:	4b0d      	ldr	r3, [pc, #52]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b82:	607b      	str	r3, [r7, #4]
 8000b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b86:	2300      	movs	r3, #0
 8000b88:	603b      	str	r3, [r7, #0]
 8000b8a:	4b09      	ldr	r3, [pc, #36]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8e:	4a08      	ldr	r2, [pc, #32]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b94:	6413      	str	r3, [r2, #64]	; 0x40
 8000b96:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <HAL_MspInit+0x4c>)
 8000b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b9e:	603b      	str	r3, [r7, #0]
 8000ba0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ba2:	bf00      	nop
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	40023800 	.word	0x40023800

08000bb4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b08c      	sub	sp, #48	; 0x30
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bbc:	f107 031c 	add.w	r3, r7, #28
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	601a      	str	r2, [r3, #0]
 8000bc4:	605a      	str	r2, [r3, #4]
 8000bc6:	609a      	str	r2, [r3, #8]
 8000bc8:	60da      	str	r2, [r3, #12]
 8000bca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a41      	ldr	r2, [pc, #260]	; (8000cd8 <HAL_SPI_MspInit+0x124>)
 8000bd2:	4293      	cmp	r3, r2
 8000bd4:	d12c      	bne.n	8000c30 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	61bb      	str	r3, [r7, #24]
 8000bda:	4b40      	ldr	r3, [pc, #256]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bde:	4a3f      	ldr	r2, [pc, #252]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000be0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000be4:	6453      	str	r3, [r2, #68]	; 0x44
 8000be6:	4b3d      	ldr	r3, [pc, #244]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000bee:	61bb      	str	r3, [r7, #24]
 8000bf0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	617b      	str	r3, [r7, #20]
 8000bf6:	4b39      	ldr	r3, [pc, #228]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfa:	4a38      	ldr	r2, [pc, #224]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000bfc:	f043 0301 	orr.w	r3, r3, #1
 8000c00:	6313      	str	r3, [r2, #48]	; 0x30
 8000c02:	4b36      	ldr	r3, [pc, #216]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c06:	f003 0301 	and.w	r3, r3, #1
 8000c0a:	617b      	str	r3, [r7, #20]
 8000c0c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000c0e:	23a0      	movs	r3, #160	; 0xa0
 8000c10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c12:	2302      	movs	r3, #2
 8000c14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	2300      	movs	r3, #0
 8000c18:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1a:	2303      	movs	r3, #3
 8000c1c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c1e:	2305      	movs	r3, #5
 8000c20:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c22:	f107 031c 	add.w	r3, r7, #28
 8000c26:	4619      	mov	r1, r3
 8000c28:	482d      	ldr	r0, [pc, #180]	; (8000ce0 <HAL_SPI_MspInit+0x12c>)
 8000c2a:	f000 fa77 	bl	800111c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8000c2e:	e04f      	b.n	8000cd0 <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI5)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a2b      	ldr	r2, [pc, #172]	; (8000ce4 <HAL_SPI_MspInit+0x130>)
 8000c36:	4293      	cmp	r3, r2
 8000c38:	d14a      	bne.n	8000cd0 <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	613b      	str	r3, [r7, #16]
 8000c3e:	4b27      	ldr	r3, [pc, #156]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c42:	4a26      	ldr	r2, [pc, #152]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000c48:	6453      	str	r3, [r2, #68]	; 0x44
 8000c4a:	4b24      	ldr	r3, [pc, #144]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c52:	613b      	str	r3, [r7, #16]
 8000c54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
 8000c5a:	4b20      	ldr	r3, [pc, #128]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5e:	4a1f      	ldr	r2, [pc, #124]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c60:	f043 0302 	orr.w	r3, r3, #2
 8000c64:	6313      	str	r3, [r2, #48]	; 0x30
 8000c66:	4b1d      	ldr	r3, [pc, #116]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6a:	f003 0302 	and.w	r3, r3, #2
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	2300      	movs	r3, #0
 8000c74:	60bb      	str	r3, [r7, #8]
 8000c76:	4b19      	ldr	r3, [pc, #100]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	4a18      	ldr	r2, [pc, #96]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c7c:	f043 0301 	orr.w	r3, r3, #1
 8000c80:	6313      	str	r3, [r2, #48]	; 0x30
 8000c82:	4b16      	ldr	r3, [pc, #88]	; (8000cdc <HAL_SPI_MspInit+0x128>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	f003 0301 	and.w	r3, r3, #1
 8000c8a:	60bb      	str	r3, [r7, #8]
 8000c8c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c92:	2302      	movs	r3, #2
 8000c94:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9a:	2303      	movs	r3, #3
 8000c9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8000c9e:	2306      	movs	r3, #6
 8000ca0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca2:	f107 031c 	add.w	r3, r7, #28
 8000ca6:	4619      	mov	r1, r3
 8000ca8:	480f      	ldr	r0, [pc, #60]	; (8000ce8 <HAL_SPI_MspInit+0x134>)
 8000caa:	f000 fa37 	bl	800111c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cb2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cbc:	2303      	movs	r3, #3
 8000cbe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8000cc0:	2306      	movs	r3, #6
 8000cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc4:	f107 031c 	add.w	r3, r7, #28
 8000cc8:	4619      	mov	r1, r3
 8000cca:	4805      	ldr	r0, [pc, #20]	; (8000ce0 <HAL_SPI_MspInit+0x12c>)
 8000ccc:	f000 fa26 	bl	800111c <HAL_GPIO_Init>
}
 8000cd0:	bf00      	nop
 8000cd2:	3730      	adds	r7, #48	; 0x30
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	bd80      	pop	{r7, pc}
 8000cd8:	40013000 	.word	0x40013000
 8000cdc:	40023800 	.word	0x40023800
 8000ce0:	40020000 	.word	0x40020000
 8000ce4:	40015000 	.word	0x40015000
 8000ce8:	40020400 	.word	0x40020400

08000cec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cf0:	e7fe      	b.n	8000cf0 <NMI_Handler+0x4>

08000cf2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cf6:	e7fe      	b.n	8000cf6 <HardFault_Handler+0x4>

08000cf8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cfc:	e7fe      	b.n	8000cfc <MemManage_Handler+0x4>

08000cfe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d02:	e7fe      	b.n	8000d02 <BusFault_Handler+0x4>

08000d04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d08:	e7fe      	b.n	8000d08 <UsageFault_Handler+0x4>

08000d0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d0a:	b480      	push	{r7}
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000d0e:	bf00      	nop
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr

08000d18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d1c:	bf00      	nop
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr

08000d26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d26:	b480      	push	{r7}
 8000d28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d2a:	bf00      	nop
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr

08000d34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d38:	f000 f89a 	bl	8000e70 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d3c:	bf00      	nop
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000d44:	4802      	ldr	r0, [pc, #8]	; (8000d50 <OTG_FS_IRQHandler+0x10>)
 8000d46:	f000 fcd6 	bl	80016f6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d4a:	bf00      	nop
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	200016c8 	.word	0x200016c8

08000d54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d58:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <SystemInit+0x20>)
 8000d5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d5e:	4a05      	ldr	r2, [pc, #20]	; (8000d74 <SystemInit+0x20>)
 8000d60:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d64:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	e000ed00 	.word	0xe000ed00

08000d78 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d78:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000db0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d7c:	480d      	ldr	r0, [pc, #52]	; (8000db4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d7e:	490e      	ldr	r1, [pc, #56]	; (8000db8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d80:	4a0e      	ldr	r2, [pc, #56]	; (8000dbc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d84:	e002      	b.n	8000d8c <LoopCopyDataInit>

08000d86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d8a:	3304      	adds	r3, #4

08000d8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d90:	d3f9      	bcc.n	8000d86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d92:	4a0b      	ldr	r2, [pc, #44]	; (8000dc0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d94:	4c0b      	ldr	r4, [pc, #44]	; (8000dc4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d98:	e001      	b.n	8000d9e <LoopFillZerobss>

08000d9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d9c:	3204      	adds	r2, #4

08000d9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000da0:	d3fb      	bcc.n	8000d9a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000da2:	f7ff ffd7 	bl	8000d54 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000da6:	f006 fd63 	bl	8007870 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000daa:	f7ff fcfd 	bl	80007a8 <main>
  bx  lr    
 8000dae:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000db0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000db4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000db8:	20000108 	.word	0x20000108
  ldr r2, =_sidata
 8000dbc:	08007964 	.word	0x08007964
  ldr r2, =_sbss
 8000dc0:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 8000dc4:	20001df4 	.word	0x20001df4

08000dc8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dc8:	e7fe      	b.n	8000dc8 <ADC_IRQHandler>
	...

08000dcc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dd0:	4b0e      	ldr	r3, [pc, #56]	; (8000e0c <HAL_Init+0x40>)
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a0d      	ldr	r2, [pc, #52]	; (8000e0c <HAL_Init+0x40>)
 8000dd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dda:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ddc:	4b0b      	ldr	r3, [pc, #44]	; (8000e0c <HAL_Init+0x40>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	4a0a      	ldr	r2, [pc, #40]	; (8000e0c <HAL_Init+0x40>)
 8000de2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000de6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de8:	4b08      	ldr	r3, [pc, #32]	; (8000e0c <HAL_Init+0x40>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	4a07      	ldr	r2, [pc, #28]	; (8000e0c <HAL_Init+0x40>)
 8000dee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000df2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000df4:	2003      	movs	r0, #3
 8000df6:	f000 f94f 	bl	8001098 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dfa:	200f      	movs	r0, #15
 8000dfc:	f000 f808 	bl	8000e10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e00:	f7ff feb0 	bl	8000b64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e04:	2300      	movs	r3, #0
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40023c00 	.word	0x40023c00

08000e10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b082      	sub	sp, #8
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e18:	4b12      	ldr	r3, [pc, #72]	; (8000e64 <HAL_InitTick+0x54>)
 8000e1a:	681a      	ldr	r2, [r3, #0]
 8000e1c:	4b12      	ldr	r3, [pc, #72]	; (8000e68 <HAL_InitTick+0x58>)
 8000e1e:	781b      	ldrb	r3, [r3, #0]
 8000e20:	4619      	mov	r1, r3
 8000e22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e26:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e2e:	4618      	mov	r0, r3
 8000e30:	f000 f967 	bl	8001102 <HAL_SYSTICK_Config>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e3a:	2301      	movs	r3, #1
 8000e3c:	e00e      	b.n	8000e5c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2b0f      	cmp	r3, #15
 8000e42:	d80a      	bhi.n	8000e5a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e44:	2200      	movs	r2, #0
 8000e46:	6879      	ldr	r1, [r7, #4]
 8000e48:	f04f 30ff 	mov.w	r0, #4294967295
 8000e4c:	f000 f92f 	bl	80010ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e50:	4a06      	ldr	r2, [pc, #24]	; (8000e6c <HAL_InitTick+0x5c>)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e56:	2300      	movs	r3, #0
 8000e58:	e000      	b.n	8000e5c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e5a:	2301      	movs	r3, #1
}
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	3708      	adds	r7, #8
 8000e60:	46bd      	mov	sp, r7
 8000e62:	bd80      	pop	{r7, pc}
 8000e64:	2000000c 	.word	0x2000000c
 8000e68:	20000014 	.word	0x20000014
 8000e6c:	20000010 	.word	0x20000010

08000e70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e74:	4b06      	ldr	r3, [pc, #24]	; (8000e90 <HAL_IncTick+0x20>)
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <HAL_IncTick+0x24>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4413      	add	r3, r2
 8000e80:	4a04      	ldr	r2, [pc, #16]	; (8000e94 <HAL_IncTick+0x24>)
 8000e82:	6013      	str	r3, [r2, #0]
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	20000014 	.word	0x20000014
 8000e94:	200001e4 	.word	0x200001e4

08000e98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e9c:	4b03      	ldr	r3, [pc, #12]	; (8000eac <HAL_GetTick+0x14>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop
 8000eac:	200001e4 	.word	0x200001e4

08000eb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb8:	f7ff ffee 	bl	8000e98 <HAL_GetTick>
 8000ebc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ec8:	d005      	beq.n	8000ed6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000eca:	4b0a      	ldr	r3, [pc, #40]	; (8000ef4 <HAL_Delay+0x44>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	4413      	add	r3, r2
 8000ed4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ed6:	bf00      	nop
 8000ed8:	f7ff ffde 	bl	8000e98 <HAL_GetTick>
 8000edc:	4602      	mov	r2, r0
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	68fa      	ldr	r2, [r7, #12]
 8000ee4:	429a      	cmp	r2, r3
 8000ee6:	d8f7      	bhi.n	8000ed8 <HAL_Delay+0x28>
  {
  }
}
 8000ee8:	bf00      	nop
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	20000014 	.word	0x20000014

08000ef8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b085      	sub	sp, #20
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f003 0307 	and.w	r3, r3, #7
 8000f06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f08:	4b0c      	ldr	r3, [pc, #48]	; (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f0e:	68ba      	ldr	r2, [r7, #8]
 8000f10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f14:	4013      	ands	r3, r2
 8000f16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f1c:	68bb      	ldr	r3, [r7, #8]
 8000f1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f2a:	4a04      	ldr	r2, [pc, #16]	; (8000f3c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	60d3      	str	r3, [r2, #12]
}
 8000f30:	bf00      	nop
 8000f32:	3714      	adds	r7, #20
 8000f34:	46bd      	mov	sp, r7
 8000f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3a:	4770      	bx	lr
 8000f3c:	e000ed00 	.word	0xe000ed00

08000f40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f44:	4b04      	ldr	r3, [pc, #16]	; (8000f58 <__NVIC_GetPriorityGrouping+0x18>)
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	0a1b      	lsrs	r3, r3, #8
 8000f4a:	f003 0307 	and.w	r3, r3, #7
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	e000ed00 	.word	0xe000ed00

08000f5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	db0b      	blt.n	8000f86 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	f003 021f 	and.w	r2, r3, #31
 8000f74:	4907      	ldr	r1, [pc, #28]	; (8000f94 <__NVIC_EnableIRQ+0x38>)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	095b      	lsrs	r3, r3, #5
 8000f7c:	2001      	movs	r0, #1
 8000f7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f86:	bf00      	nop
 8000f88:	370c      	adds	r7, #12
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	e000e100 	.word	0xe000e100

08000f98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	6039      	str	r1, [r7, #0]
 8000fa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	db0a      	blt.n	8000fc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fac:	683b      	ldr	r3, [r7, #0]
 8000fae:	b2da      	uxtb	r2, r3
 8000fb0:	490c      	ldr	r1, [pc, #48]	; (8000fe4 <__NVIC_SetPriority+0x4c>)
 8000fb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb6:	0112      	lsls	r2, r2, #4
 8000fb8:	b2d2      	uxtb	r2, r2
 8000fba:	440b      	add	r3, r1
 8000fbc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fc0:	e00a      	b.n	8000fd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	b2da      	uxtb	r2, r3
 8000fc6:	4908      	ldr	r1, [pc, #32]	; (8000fe8 <__NVIC_SetPriority+0x50>)
 8000fc8:	79fb      	ldrb	r3, [r7, #7]
 8000fca:	f003 030f 	and.w	r3, r3, #15
 8000fce:	3b04      	subs	r3, #4
 8000fd0:	0112      	lsls	r2, r2, #4
 8000fd2:	b2d2      	uxtb	r2, r2
 8000fd4:	440b      	add	r3, r1
 8000fd6:	761a      	strb	r2, [r3, #24]
}
 8000fd8:	bf00      	nop
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr
 8000fe4:	e000e100 	.word	0xe000e100
 8000fe8:	e000ed00 	.word	0xe000ed00

08000fec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b089      	sub	sp, #36	; 0x24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	f003 0307 	and.w	r3, r3, #7
 8000ffe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001000:	69fb      	ldr	r3, [r7, #28]
 8001002:	f1c3 0307 	rsb	r3, r3, #7
 8001006:	2b04      	cmp	r3, #4
 8001008:	bf28      	it	cs
 800100a:	2304      	movcs	r3, #4
 800100c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	3304      	adds	r3, #4
 8001012:	2b06      	cmp	r3, #6
 8001014:	d902      	bls.n	800101c <NVIC_EncodePriority+0x30>
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	3b03      	subs	r3, #3
 800101a:	e000      	b.n	800101e <NVIC_EncodePriority+0x32>
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001020:	f04f 32ff 	mov.w	r2, #4294967295
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	43da      	mvns	r2, r3
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	401a      	ands	r2, r3
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001034:	f04f 31ff 	mov.w	r1, #4294967295
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	fa01 f303 	lsl.w	r3, r1, r3
 800103e:	43d9      	mvns	r1, r3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001044:	4313      	orrs	r3, r2
         );
}
 8001046:	4618      	mov	r0, r3
 8001048:	3724      	adds	r7, #36	; 0x24
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr
	...

08001054 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	3b01      	subs	r3, #1
 8001060:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001064:	d301      	bcc.n	800106a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001066:	2301      	movs	r3, #1
 8001068:	e00f      	b.n	800108a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800106a:	4a0a      	ldr	r2, [pc, #40]	; (8001094 <SysTick_Config+0x40>)
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	3b01      	subs	r3, #1
 8001070:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001072:	210f      	movs	r1, #15
 8001074:	f04f 30ff 	mov.w	r0, #4294967295
 8001078:	f7ff ff8e 	bl	8000f98 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800107c:	4b05      	ldr	r3, [pc, #20]	; (8001094 <SysTick_Config+0x40>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001082:	4b04      	ldr	r3, [pc, #16]	; (8001094 <SysTick_Config+0x40>)
 8001084:	2207      	movs	r2, #7
 8001086:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	e000e010 	.word	0xe000e010

08001098 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f7ff ff29 	bl	8000ef8 <__NVIC_SetPriorityGrouping>
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b086      	sub	sp, #24
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	4603      	mov	r3, r0
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
 80010ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010bc:	2300      	movs	r3, #0
 80010be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010c0:	f7ff ff3e 	bl	8000f40 <__NVIC_GetPriorityGrouping>
 80010c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010c6:	687a      	ldr	r2, [r7, #4]
 80010c8:	68b9      	ldr	r1, [r7, #8]
 80010ca:	6978      	ldr	r0, [r7, #20]
 80010cc:	f7ff ff8e 	bl	8000fec <NVIC_EncodePriority>
 80010d0:	4602      	mov	r2, r0
 80010d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010d6:	4611      	mov	r1, r2
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff ff5d 	bl	8000f98 <__NVIC_SetPriority>
}
 80010de:	bf00      	nop
 80010e0:	3718      	adds	r7, #24
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}

080010e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010e6:	b580      	push	{r7, lr}
 80010e8:	b082      	sub	sp, #8
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	4603      	mov	r3, r0
 80010ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010f4:	4618      	mov	r0, r3
 80010f6:	f7ff ff31 	bl	8000f5c <__NVIC_EnableIRQ>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b082      	sub	sp, #8
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff ffa2 	bl	8001054 <SysTick_Config>
 8001110:	4603      	mov	r3, r0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800111c:	b480      	push	{r7}
 800111e:	b089      	sub	sp, #36	; 0x24
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
 8001124:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001126:	2300      	movs	r3, #0
 8001128:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800112e:	2300      	movs	r3, #0
 8001130:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
 8001136:	e159      	b.n	80013ec <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001138:	2201      	movs	r2, #1
 800113a:	69fb      	ldr	r3, [r7, #28]
 800113c:	fa02 f303 	lsl.w	r3, r2, r3
 8001140:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	697a      	ldr	r2, [r7, #20]
 8001148:	4013      	ands	r3, r2
 800114a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800114c:	693a      	ldr	r2, [r7, #16]
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	429a      	cmp	r2, r3
 8001152:	f040 8148 	bne.w	80013e6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001156:	683b      	ldr	r3, [r7, #0]
 8001158:	685b      	ldr	r3, [r3, #4]
 800115a:	f003 0303 	and.w	r3, r3, #3
 800115e:	2b01      	cmp	r3, #1
 8001160:	d005      	beq.n	800116e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800116a:	2b02      	cmp	r3, #2
 800116c:	d130      	bne.n	80011d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	005b      	lsls	r3, r3, #1
 8001178:	2203      	movs	r2, #3
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43db      	mvns	r3, r3
 8001180:	69ba      	ldr	r2, [r7, #24]
 8001182:	4013      	ands	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	68da      	ldr	r2, [r3, #12]
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	fa02 f303 	lsl.w	r3, r2, r3
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	4313      	orrs	r3, r2
 8001196:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011a4:	2201      	movs	r2, #1
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	43db      	mvns	r3, r3
 80011ae:	69ba      	ldr	r2, [r7, #24]
 80011b0:	4013      	ands	r3, r2
 80011b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	685b      	ldr	r3, [r3, #4]
 80011b8:	091b      	lsrs	r3, r3, #4
 80011ba:	f003 0201 	and.w	r2, r3, #1
 80011be:	69fb      	ldr	r3, [r7, #28]
 80011c0:	fa02 f303 	lsl.w	r3, r2, r3
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	4313      	orrs	r3, r2
 80011c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	69ba      	ldr	r2, [r7, #24]
 80011ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f003 0303 	and.w	r3, r3, #3
 80011d8:	2b03      	cmp	r3, #3
 80011da:	d017      	beq.n	800120c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	68db      	ldr	r3, [r3, #12]
 80011e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	2203      	movs	r2, #3
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	43db      	mvns	r3, r3
 80011ee:	69ba      	ldr	r2, [r7, #24]
 80011f0:	4013      	ands	r3, r2
 80011f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	689a      	ldr	r2, [r3, #8]
 80011f8:	69fb      	ldr	r3, [r7, #28]
 80011fa:	005b      	lsls	r3, r3, #1
 80011fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4313      	orrs	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f003 0303 	and.w	r3, r3, #3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d123      	bne.n	8001260 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	08da      	lsrs	r2, r3, #3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	3208      	adds	r2, #8
 8001220:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001224:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	f003 0307 	and.w	r3, r3, #7
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	220f      	movs	r2, #15
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4013      	ands	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	691a      	ldr	r2, [r3, #16]
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	f003 0307 	and.w	r3, r3, #7
 8001246:	009b      	lsls	r3, r3, #2
 8001248:	fa02 f303 	lsl.w	r3, r2, r3
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4313      	orrs	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	08da      	lsrs	r2, r3, #3
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	3208      	adds	r2, #8
 800125a:	69b9      	ldr	r1, [r7, #24]
 800125c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001266:	69fb      	ldr	r3, [r7, #28]
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	2203      	movs	r2, #3
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	43db      	mvns	r3, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4013      	ands	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f003 0203 	and.w	r2, r3, #3
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	fa02 f303 	lsl.w	r3, r2, r3
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	4313      	orrs	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	685b      	ldr	r3, [r3, #4]
 8001298:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800129c:	2b00      	cmp	r3, #0
 800129e:	f000 80a2 	beq.w	80013e6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a2:	2300      	movs	r3, #0
 80012a4:	60fb      	str	r3, [r7, #12]
 80012a6:	4b57      	ldr	r3, [pc, #348]	; (8001404 <HAL_GPIO_Init+0x2e8>)
 80012a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012aa:	4a56      	ldr	r2, [pc, #344]	; (8001404 <HAL_GPIO_Init+0x2e8>)
 80012ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012b0:	6453      	str	r3, [r2, #68]	; 0x44
 80012b2:	4b54      	ldr	r3, [pc, #336]	; (8001404 <HAL_GPIO_Init+0x2e8>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012be:	4a52      	ldr	r2, [pc, #328]	; (8001408 <HAL_GPIO_Init+0x2ec>)
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	089b      	lsrs	r3, r3, #2
 80012c4:	3302      	adds	r3, #2
 80012c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012cc:	69fb      	ldr	r3, [r7, #28]
 80012ce:	f003 0303 	and.w	r3, r3, #3
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	220f      	movs	r2, #15
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	4013      	ands	r3, r2
 80012e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a49      	ldr	r2, [pc, #292]	; (800140c <HAL_GPIO_Init+0x2f0>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d019      	beq.n	800131e <HAL_GPIO_Init+0x202>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a48      	ldr	r2, [pc, #288]	; (8001410 <HAL_GPIO_Init+0x2f4>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d013      	beq.n	800131a <HAL_GPIO_Init+0x1fe>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a47      	ldr	r2, [pc, #284]	; (8001414 <HAL_GPIO_Init+0x2f8>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d00d      	beq.n	8001316 <HAL_GPIO_Init+0x1fa>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a46      	ldr	r2, [pc, #280]	; (8001418 <HAL_GPIO_Init+0x2fc>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d007      	beq.n	8001312 <HAL_GPIO_Init+0x1f6>
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	4a45      	ldr	r2, [pc, #276]	; (800141c <HAL_GPIO_Init+0x300>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d101      	bne.n	800130e <HAL_GPIO_Init+0x1f2>
 800130a:	2304      	movs	r3, #4
 800130c:	e008      	b.n	8001320 <HAL_GPIO_Init+0x204>
 800130e:	2307      	movs	r3, #7
 8001310:	e006      	b.n	8001320 <HAL_GPIO_Init+0x204>
 8001312:	2303      	movs	r3, #3
 8001314:	e004      	b.n	8001320 <HAL_GPIO_Init+0x204>
 8001316:	2302      	movs	r3, #2
 8001318:	e002      	b.n	8001320 <HAL_GPIO_Init+0x204>
 800131a:	2301      	movs	r3, #1
 800131c:	e000      	b.n	8001320 <HAL_GPIO_Init+0x204>
 800131e:	2300      	movs	r3, #0
 8001320:	69fa      	ldr	r2, [r7, #28]
 8001322:	f002 0203 	and.w	r2, r2, #3
 8001326:	0092      	lsls	r2, r2, #2
 8001328:	4093      	lsls	r3, r2
 800132a:	69ba      	ldr	r2, [r7, #24]
 800132c:	4313      	orrs	r3, r2
 800132e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001330:	4935      	ldr	r1, [pc, #212]	; (8001408 <HAL_GPIO_Init+0x2ec>)
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	089b      	lsrs	r3, r3, #2
 8001336:	3302      	adds	r3, #2
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800133e:	4b38      	ldr	r3, [pc, #224]	; (8001420 <HAL_GPIO_Init+0x304>)
 8001340:	689b      	ldr	r3, [r3, #8]
 8001342:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001344:	693b      	ldr	r3, [r7, #16]
 8001346:	43db      	mvns	r3, r3
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	4013      	ands	r3, r2
 800134c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800134e:	683b      	ldr	r3, [r7, #0]
 8001350:	685b      	ldr	r3, [r3, #4]
 8001352:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d003      	beq.n	8001362 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800135a:	69ba      	ldr	r2, [r7, #24]
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	4313      	orrs	r3, r2
 8001360:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001362:	4a2f      	ldr	r2, [pc, #188]	; (8001420 <HAL_GPIO_Init+0x304>)
 8001364:	69bb      	ldr	r3, [r7, #24]
 8001366:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001368:	4b2d      	ldr	r3, [pc, #180]	; (8001420 <HAL_GPIO_Init+0x304>)
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136e:	693b      	ldr	r3, [r7, #16]
 8001370:	43db      	mvns	r3, r3
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	4013      	ands	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d003      	beq.n	800138c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	693b      	ldr	r3, [r7, #16]
 8001388:	4313      	orrs	r3, r2
 800138a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800138c:	4a24      	ldr	r2, [pc, #144]	; (8001420 <HAL_GPIO_Init+0x304>)
 800138e:	69bb      	ldr	r3, [r7, #24]
 8001390:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001392:	4b23      	ldr	r3, [pc, #140]	; (8001420 <HAL_GPIO_Init+0x304>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001398:	693b      	ldr	r3, [r7, #16]
 800139a:	43db      	mvns	r3, r3
 800139c:	69ba      	ldr	r2, [r7, #24]
 800139e:	4013      	ands	r3, r2
 80013a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	685b      	ldr	r3, [r3, #4]
 80013a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d003      	beq.n	80013b6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80013ae:	69ba      	ldr	r2, [r7, #24]
 80013b0:	693b      	ldr	r3, [r7, #16]
 80013b2:	4313      	orrs	r3, r2
 80013b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013b6:	4a1a      	ldr	r2, [pc, #104]	; (8001420 <HAL_GPIO_Init+0x304>)
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013bc:	4b18      	ldr	r3, [pc, #96]	; (8001420 <HAL_GPIO_Init+0x304>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c2:	693b      	ldr	r3, [r7, #16]
 80013c4:	43db      	mvns	r3, r3
 80013c6:	69ba      	ldr	r2, [r7, #24]
 80013c8:	4013      	ands	r3, r2
 80013ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d003      	beq.n	80013e0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	693b      	ldr	r3, [r7, #16]
 80013dc:	4313      	orrs	r3, r2
 80013de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013e0:	4a0f      	ldr	r2, [pc, #60]	; (8001420 <HAL_GPIO_Init+0x304>)
 80013e2:	69bb      	ldr	r3, [r7, #24]
 80013e4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	3301      	adds	r3, #1
 80013ea:	61fb      	str	r3, [r7, #28]
 80013ec:	69fb      	ldr	r3, [r7, #28]
 80013ee:	2b0f      	cmp	r3, #15
 80013f0:	f67f aea2 	bls.w	8001138 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013f4:	bf00      	nop
 80013f6:	bf00      	nop
 80013f8:	3724      	adds	r7, #36	; 0x24
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	40023800 	.word	0x40023800
 8001408:	40013800 	.word	0x40013800
 800140c:	40020000 	.word	0x40020000
 8001410:	40020400 	.word	0x40020400
 8001414:	40020800 	.word	0x40020800
 8001418:	40020c00 	.word	0x40020c00
 800141c:	40021000 	.word	0x40021000
 8001420:	40013c00 	.word	0x40013c00

08001424 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	460b      	mov	r3, r1
 800142e:	807b      	strh	r3, [r7, #2]
 8001430:	4613      	mov	r3, r2
 8001432:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001434:	787b      	ldrb	r3, [r7, #1]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d003      	beq.n	8001442 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800143a:	887a      	ldrh	r2, [r7, #2]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001440:	e003      	b.n	800144a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001442:	887b      	ldrh	r3, [r7, #2]
 8001444:	041a      	lsls	r2, r3, #16
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	619a      	str	r2, [r3, #24]
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr

08001456 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001456:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001458:	b08f      	sub	sp, #60	; 0x3c
 800145a:	af0a      	add	r7, sp, #40	; 0x28
 800145c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d101      	bne.n	8001468 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001464:	2301      	movs	r3, #1
 8001466:	e10f      	b.n	8001688 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d106      	bne.n	8001488 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2200      	movs	r2, #0
 800147e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f005 feea 	bl	800725c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2203      	movs	r2, #3
 800148c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001494:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001498:	2b00      	cmp	r3, #0
 800149a:	d102      	bne.n	80014a2 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2200      	movs	r2, #0
 80014a0:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f002 fa27 	bl	80038fa <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	603b      	str	r3, [r7, #0]
 80014b2:	687e      	ldr	r6, [r7, #4]
 80014b4:	466d      	mov	r5, sp
 80014b6:	f106 0410 	add.w	r4, r6, #16
 80014ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80014c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80014c2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80014c6:	e885 0003 	stmia.w	r5, {r0, r1}
 80014ca:	1d33      	adds	r3, r6, #4
 80014cc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014ce:	6838      	ldr	r0, [r7, #0]
 80014d0:	f002 f8fe 	bl	80036d0 <USB_CoreInit>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d005      	beq.n	80014e6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2202      	movs	r2, #2
 80014de:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e0d0      	b.n	8001688 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2100      	movs	r1, #0
 80014ec:	4618      	mov	r0, r3
 80014ee:	f002 fa15 	bl	800391c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80014f2:	2300      	movs	r3, #0
 80014f4:	73fb      	strb	r3, [r7, #15]
 80014f6:	e04a      	b.n	800158e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80014f8:	7bfa      	ldrb	r2, [r7, #15]
 80014fa:	6879      	ldr	r1, [r7, #4]
 80014fc:	4613      	mov	r3, r2
 80014fe:	00db      	lsls	r3, r3, #3
 8001500:	4413      	add	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	440b      	add	r3, r1
 8001506:	333d      	adds	r3, #61	; 0x3d
 8001508:	2201      	movs	r2, #1
 800150a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800150c:	7bfa      	ldrb	r2, [r7, #15]
 800150e:	6879      	ldr	r1, [r7, #4]
 8001510:	4613      	mov	r3, r2
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	4413      	add	r3, r2
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	440b      	add	r3, r1
 800151a:	333c      	adds	r3, #60	; 0x3c
 800151c:	7bfa      	ldrb	r2, [r7, #15]
 800151e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001520:	7bfa      	ldrb	r2, [r7, #15]
 8001522:	7bfb      	ldrb	r3, [r7, #15]
 8001524:	b298      	uxth	r0, r3
 8001526:	6879      	ldr	r1, [r7, #4]
 8001528:	4613      	mov	r3, r2
 800152a:	00db      	lsls	r3, r3, #3
 800152c:	4413      	add	r3, r2
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	440b      	add	r3, r1
 8001532:	3344      	adds	r3, #68	; 0x44
 8001534:	4602      	mov	r2, r0
 8001536:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001538:	7bfa      	ldrb	r2, [r7, #15]
 800153a:	6879      	ldr	r1, [r7, #4]
 800153c:	4613      	mov	r3, r2
 800153e:	00db      	lsls	r3, r3, #3
 8001540:	4413      	add	r3, r2
 8001542:	009b      	lsls	r3, r3, #2
 8001544:	440b      	add	r3, r1
 8001546:	3340      	adds	r3, #64	; 0x40
 8001548:	2200      	movs	r2, #0
 800154a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800154c:	7bfa      	ldrb	r2, [r7, #15]
 800154e:	6879      	ldr	r1, [r7, #4]
 8001550:	4613      	mov	r3, r2
 8001552:	00db      	lsls	r3, r3, #3
 8001554:	4413      	add	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	440b      	add	r3, r1
 800155a:	3348      	adds	r3, #72	; 0x48
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001560:	7bfa      	ldrb	r2, [r7, #15]
 8001562:	6879      	ldr	r1, [r7, #4]
 8001564:	4613      	mov	r3, r2
 8001566:	00db      	lsls	r3, r3, #3
 8001568:	4413      	add	r3, r2
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	440b      	add	r3, r1
 800156e:	334c      	adds	r3, #76	; 0x4c
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001574:	7bfa      	ldrb	r2, [r7, #15]
 8001576:	6879      	ldr	r1, [r7, #4]
 8001578:	4613      	mov	r3, r2
 800157a:	00db      	lsls	r3, r3, #3
 800157c:	4413      	add	r3, r2
 800157e:	009b      	lsls	r3, r3, #2
 8001580:	440b      	add	r3, r1
 8001582:	3354      	adds	r3, #84	; 0x54
 8001584:	2200      	movs	r2, #0
 8001586:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	3301      	adds	r3, #1
 800158c:	73fb      	strb	r3, [r7, #15]
 800158e:	7bfa      	ldrb	r2, [r7, #15]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	429a      	cmp	r2, r3
 8001596:	d3af      	bcc.n	80014f8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001598:	2300      	movs	r3, #0
 800159a:	73fb      	strb	r3, [r7, #15]
 800159c:	e044      	b.n	8001628 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800159e:	7bfa      	ldrb	r2, [r7, #15]
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	4613      	mov	r3, r2
 80015a4:	00db      	lsls	r3, r3, #3
 80015a6:	4413      	add	r3, r2
 80015a8:	009b      	lsls	r3, r3, #2
 80015aa:	440b      	add	r3, r1
 80015ac:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80015b0:	2200      	movs	r2, #0
 80015b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80015b4:	7bfa      	ldrb	r2, [r7, #15]
 80015b6:	6879      	ldr	r1, [r7, #4]
 80015b8:	4613      	mov	r3, r2
 80015ba:	00db      	lsls	r3, r3, #3
 80015bc:	4413      	add	r3, r2
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	440b      	add	r3, r1
 80015c2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80015c6:	7bfa      	ldrb	r2, [r7, #15]
 80015c8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80015ca:	7bfa      	ldrb	r2, [r7, #15]
 80015cc:	6879      	ldr	r1, [r7, #4]
 80015ce:	4613      	mov	r3, r2
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	4413      	add	r3, r2
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	440b      	add	r3, r1
 80015d8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80015e0:	7bfa      	ldrb	r2, [r7, #15]
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	4613      	mov	r3, r2
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	4413      	add	r3, r2
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	440b      	add	r3, r1
 80015ee:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80015f6:	7bfa      	ldrb	r2, [r7, #15]
 80015f8:	6879      	ldr	r1, [r7, #4]
 80015fa:	4613      	mov	r3, r2
 80015fc:	00db      	lsls	r3, r3, #3
 80015fe:	4413      	add	r3, r2
 8001600:	009b      	lsls	r3, r3, #2
 8001602:	440b      	add	r3, r1
 8001604:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800160c:	7bfa      	ldrb	r2, [r7, #15]
 800160e:	6879      	ldr	r1, [r7, #4]
 8001610:	4613      	mov	r3, r2
 8001612:	00db      	lsls	r3, r3, #3
 8001614:	4413      	add	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	440b      	add	r3, r1
 800161a:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	3301      	adds	r3, #1
 8001626:	73fb      	strb	r3, [r7, #15]
 8001628:	7bfa      	ldrb	r2, [r7, #15]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	429a      	cmp	r2, r3
 8001630:	d3b5      	bcc.n	800159e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	603b      	str	r3, [r7, #0]
 8001638:	687e      	ldr	r6, [r7, #4]
 800163a:	466d      	mov	r5, sp
 800163c:	f106 0410 	add.w	r4, r6, #16
 8001640:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001642:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001644:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001646:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001648:	e894 0003 	ldmia.w	r4, {r0, r1}
 800164c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001650:	1d33      	adds	r3, r6, #4
 8001652:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001654:	6838      	ldr	r0, [r7, #0]
 8001656:	f002 f9ad 	bl	80039b4 <USB_DevInit>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d005      	beq.n	800166c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2202      	movs	r2, #2
 8001664:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e00d      	b.n	8001688 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2200      	movs	r2, #0
 8001670:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2201      	movs	r2, #1
 8001678:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4618      	mov	r0, r3
 8001682:	f003 fafc 	bl	8004c7e <USB_DevDisconnect>

  return HAL_OK;
 8001686:	2300      	movs	r3, #0
}
 8001688:	4618      	mov	r0, r3
 800168a:	3714      	adds	r7, #20
 800168c:	46bd      	mov	sp, r7
 800168e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001690 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d101      	bne.n	80016ac <HAL_PCD_Start+0x1c>
 80016a8:	2302      	movs	r3, #2
 80016aa:	e020      	b.n	80016ee <HAL_PCD_Start+0x5e>
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	2201      	movs	r2, #1
 80016b0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016b8:	2b01      	cmp	r3, #1
 80016ba:	d109      	bne.n	80016d0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d005      	beq.n	80016d0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	4618      	mov	r0, r3
 80016d6:	f002 f8ff 	bl	80038d8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4618      	mov	r0, r3
 80016e0:	f003 faac 	bl	8004c3c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3710      	adds	r7, #16
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}

080016f6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80016f6:	b590      	push	{r4, r7, lr}
 80016f8:	b08d      	sub	sp, #52	; 0x34
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001704:	6a3b      	ldr	r3, [r7, #32]
 8001706:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f003 fb6a 	bl	8004de6 <USB_GetMode>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	f040 848a 	bne.w	800202e <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f003 face 	bl	8004cc0 <USB_ReadInterrupts>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	f000 8480 	beq.w	800202c <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	0a1b      	lsrs	r3, r3, #8
 8001736:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f003 fabb 	bl	8004cc0 <USB_ReadInterrupts>
 800174a:	4603      	mov	r3, r0
 800174c:	f003 0302 	and.w	r3, r3, #2
 8001750:	2b02      	cmp	r3, #2
 8001752:	d107      	bne.n	8001764 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	695a      	ldr	r2, [r3, #20]
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f002 0202 	and.w	r2, r2, #2
 8001762:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4618      	mov	r0, r3
 800176a:	f003 faa9 	bl	8004cc0 <USB_ReadInterrupts>
 800176e:	4603      	mov	r3, r0
 8001770:	f003 0310 	and.w	r3, r3, #16
 8001774:	2b10      	cmp	r3, #16
 8001776:	d161      	bne.n	800183c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	699a      	ldr	r2, [r3, #24]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f022 0210 	bic.w	r2, r2, #16
 8001786:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001788:	6a3b      	ldr	r3, [r7, #32]
 800178a:	6a1b      	ldr	r3, [r3, #32]
 800178c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	f003 020f 	and.w	r2, r3, #15
 8001794:	4613      	mov	r3, r2
 8001796:	00db      	lsls	r3, r3, #3
 8001798:	4413      	add	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	4413      	add	r3, r2
 80017a4:	3304      	adds	r3, #4
 80017a6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	0c5b      	lsrs	r3, r3, #17
 80017ac:	f003 030f 	and.w	r3, r3, #15
 80017b0:	2b02      	cmp	r3, #2
 80017b2:	d124      	bne.n	80017fe <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80017b4:	69ba      	ldr	r2, [r7, #24]
 80017b6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80017ba:	4013      	ands	r3, r2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d035      	beq.n	800182c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	091b      	lsrs	r3, r3, #4
 80017c8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80017ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	461a      	mov	r2, r3
 80017d2:	6a38      	ldr	r0, [r7, #32]
 80017d4:	f003 f8e0 	bl	8004998 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	691a      	ldr	r2, [r3, #16]
 80017dc:	69bb      	ldr	r3, [r7, #24]
 80017de:	091b      	lsrs	r3, r3, #4
 80017e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017e4:	441a      	add	r2, r3
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80017ea:	697b      	ldr	r3, [r7, #20]
 80017ec:	6a1a      	ldr	r2, [r3, #32]
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	091b      	lsrs	r3, r3, #4
 80017f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80017f6:	441a      	add	r2, r3
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	621a      	str	r2, [r3, #32]
 80017fc:	e016      	b.n	800182c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80017fe:	69bb      	ldr	r3, [r7, #24]
 8001800:	0c5b      	lsrs	r3, r3, #17
 8001802:	f003 030f 	and.w	r3, r3, #15
 8001806:	2b06      	cmp	r3, #6
 8001808:	d110      	bne.n	800182c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8001810:	2208      	movs	r2, #8
 8001812:	4619      	mov	r1, r3
 8001814:	6a38      	ldr	r0, [r7, #32]
 8001816:	f003 f8bf 	bl	8004998 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800181a:	697b      	ldr	r3, [r7, #20]
 800181c:	6a1a      	ldr	r2, [r3, #32]
 800181e:	69bb      	ldr	r3, [r7, #24]
 8001820:	091b      	lsrs	r3, r3, #4
 8001822:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001826:	441a      	add	r2, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	699a      	ldr	r2, [r3, #24]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f042 0210 	orr.w	r2, r2, #16
 800183a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4618      	mov	r0, r3
 8001842:	f003 fa3d 	bl	8004cc0 <USB_ReadInterrupts>
 8001846:	4603      	mov	r3, r0
 8001848:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800184c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001850:	f040 80a7 	bne.w	80019a2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001854:	2300      	movs	r3, #0
 8001856:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	4618      	mov	r0, r3
 800185e:	f003 fa42 	bl	8004ce6 <USB_ReadDevAllOutEpInterrupt>
 8001862:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001864:	e099      	b.n	800199a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001866:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001868:	f003 0301 	and.w	r3, r3, #1
 800186c:	2b00      	cmp	r3, #0
 800186e:	f000 808e 	beq.w	800198e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001878:	b2d2      	uxtb	r2, r2
 800187a:	4611      	mov	r1, r2
 800187c:	4618      	mov	r0, r3
 800187e:	f003 fa66 	bl	8004d4e <USB_ReadDevOutEPInterrupt>
 8001882:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	f003 0301 	and.w	r3, r3, #1
 800188a:	2b00      	cmp	r3, #0
 800188c:	d00c      	beq.n	80018a8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800188e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001890:	015a      	lsls	r2, r3, #5
 8001892:	69fb      	ldr	r3, [r7, #28]
 8001894:	4413      	add	r3, r2
 8001896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800189a:	461a      	mov	r2, r3
 800189c:	2301      	movs	r3, #1
 800189e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80018a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f000 fec2 	bl	800262c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	f003 0308 	and.w	r3, r3, #8
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d00c      	beq.n	80018cc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80018b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b4:	015a      	lsls	r2, r3, #5
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	4413      	add	r3, r2
 80018ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018be:	461a      	mov	r2, r3
 80018c0:	2308      	movs	r3, #8
 80018c2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80018c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f000 ff98 	bl	80027fc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	f003 0310 	and.w	r3, r3, #16
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d008      	beq.n	80018e8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80018d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018d8:	015a      	lsls	r2, r3, #5
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	4413      	add	r3, r2
 80018de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80018e2:	461a      	mov	r2, r3
 80018e4:	2310      	movs	r3, #16
 80018e6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	f003 0302 	and.w	r3, r3, #2
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d030      	beq.n	8001954 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80018f2:	6a3b      	ldr	r3, [r7, #32]
 80018f4:	695b      	ldr	r3, [r3, #20]
 80018f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80018fa:	2b80      	cmp	r3, #128	; 0x80
 80018fc:	d109      	bne.n	8001912 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80018fe:	69fb      	ldr	r3, [r7, #28]
 8001900:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	69fa      	ldr	r2, [r7, #28]
 8001908:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800190c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001910:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001914:	4613      	mov	r3, r2
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	4413      	add	r3, r2
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8001920:	687a      	ldr	r2, [r7, #4]
 8001922:	4413      	add	r3, r2
 8001924:	3304      	adds	r3, #4
 8001926:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001928:	697b      	ldr	r3, [r7, #20]
 800192a:	78db      	ldrb	r3, [r3, #3]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d108      	bne.n	8001942 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	2200      	movs	r2, #0
 8001934:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001938:	b2db      	uxtb	r3, r3
 800193a:	4619      	mov	r1, r3
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	f005 fd89 	bl	8007454 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001944:	015a      	lsls	r2, r3, #5
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	4413      	add	r3, r2
 800194a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800194e:	461a      	mov	r2, r3
 8001950:	2302      	movs	r3, #2
 8001952:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	f003 0320 	and.w	r3, r3, #32
 800195a:	2b00      	cmp	r3, #0
 800195c:	d008      	beq.n	8001970 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800195e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001960:	015a      	lsls	r2, r3, #5
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	4413      	add	r3, r2
 8001966:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800196a:	461a      	mov	r2, r3
 800196c:	2320      	movs	r3, #32
 800196e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001976:	2b00      	cmp	r3, #0
 8001978:	d009      	beq.n	800198e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197c:	015a      	lsls	r2, r3, #5
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	4413      	add	r3, r2
 8001982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001986:	461a      	mov	r2, r3
 8001988:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800198c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800198e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001990:	3301      	adds	r3, #1
 8001992:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001994:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001996:	085b      	lsrs	r3, r3, #1
 8001998:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800199a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800199c:	2b00      	cmp	r3, #0
 800199e:	f47f af62 	bne.w	8001866 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4618      	mov	r0, r3
 80019a8:	f003 f98a 	bl	8004cc0 <USB_ReadInterrupts>
 80019ac:	4603      	mov	r3, r0
 80019ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80019b6:	f040 80db 	bne.w	8001b70 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f003 f9ab 	bl	8004d1a <USB_ReadDevAllInEpInterrupt>
 80019c4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80019c6:	2300      	movs	r3, #0
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80019ca:	e0cd      	b.n	8001b68 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80019cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ce:	f003 0301 	and.w	r3, r3, #1
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 80c2 	beq.w	8001b5c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019de:	b2d2      	uxtb	r2, r2
 80019e0:	4611      	mov	r1, r2
 80019e2:	4618      	mov	r0, r3
 80019e4:	f003 f9d1 	bl	8004d8a <USB_ReadDevInEPInterrupt>
 80019e8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80019ea:	693b      	ldr	r3, [r7, #16]
 80019ec:	f003 0301 	and.w	r3, r3, #1
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d057      	beq.n	8001aa4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80019f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019f6:	f003 030f 	and.w	r3, r3, #15
 80019fa:	2201      	movs	r2, #1
 80019fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001a00:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001a02:	69fb      	ldr	r3, [r7, #28]
 8001a04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001a08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	43db      	mvns	r3, r3
 8001a0e:	69f9      	ldr	r1, [r7, #28]
 8001a10:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001a14:	4013      	ands	r3, r2
 8001a16:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a1a:	015a      	lsls	r2, r3, #5
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	4413      	add	r3, r2
 8001a20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001a24:	461a      	mov	r2, r3
 8001a26:	2301      	movs	r3, #1
 8001a28:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	691b      	ldr	r3, [r3, #16]
 8001a2e:	2b01      	cmp	r3, #1
 8001a30:	d132      	bne.n	8001a98 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001a32:	6879      	ldr	r1, [r7, #4]
 8001a34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a36:	4613      	mov	r3, r2
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	4413      	add	r3, r2
 8001a3c:	009b      	lsls	r3, r3, #2
 8001a3e:	440b      	add	r3, r1
 8001a40:	334c      	adds	r3, #76	; 0x4c
 8001a42:	6819      	ldr	r1, [r3, #0]
 8001a44:	6878      	ldr	r0, [r7, #4]
 8001a46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a48:	4613      	mov	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4413      	add	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	4403      	add	r3, r0
 8001a52:	3348      	adds	r3, #72	; 0x48
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4419      	add	r1, r3
 8001a58:	6878      	ldr	r0, [r7, #4]
 8001a5a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	4413      	add	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	4403      	add	r3, r0
 8001a66:	334c      	adds	r3, #76	; 0x4c
 8001a68:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d113      	bne.n	8001a98 <HAL_PCD_IRQHandler+0x3a2>
 8001a70:	6879      	ldr	r1, [r7, #4]
 8001a72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a74:	4613      	mov	r3, r2
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	4413      	add	r3, r2
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	440b      	add	r3, r1
 8001a7e:	3354      	adds	r3, #84	; 0x54
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d108      	bne.n	8001a98 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	6818      	ldr	r0, [r3, #0]
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8001a90:	461a      	mov	r2, r3
 8001a92:	2101      	movs	r1, #1
 8001a94:	f003 f9d8 	bl	8004e48 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f005 fc5d 	bl	800735e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	f003 0308 	and.w	r3, r3, #8
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d008      	beq.n	8001ac0 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ab0:	015a      	lsls	r2, r3, #5
 8001ab2:	69fb      	ldr	r3, [r7, #28]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001aba:	461a      	mov	r2, r3
 8001abc:	2308      	movs	r3, #8
 8001abe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001ac0:	693b      	ldr	r3, [r7, #16]
 8001ac2:	f003 0310 	and.w	r3, r3, #16
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d008      	beq.n	8001adc <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001acc:	015a      	lsls	r2, r3, #5
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	4413      	add	r3, r2
 8001ad2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	2310      	movs	r3, #16
 8001ada:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d008      	beq.n	8001af8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001ae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae8:	015a      	lsls	r2, r3, #5
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	4413      	add	r3, r2
 8001aee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001af2:	461a      	mov	r2, r3
 8001af4:	2340      	movs	r3, #64	; 0x40
 8001af6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	f003 0302 	and.w	r3, r3, #2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d023      	beq.n	8001b4a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001b02:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b04:	6a38      	ldr	r0, [r7, #32]
 8001b06:	f002 f8b9 	bl	8003c7c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b0c:	4613      	mov	r3, r2
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	4413      	add	r3, r2
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	3338      	adds	r3, #56	; 0x38
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	4413      	add	r3, r2
 8001b1a:	3304      	adds	r3, #4
 8001b1c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	78db      	ldrb	r3, [r3, #3]
 8001b22:	2b01      	cmp	r3, #1
 8001b24:	d108      	bne.n	8001b38 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b2e:	b2db      	uxtb	r3, r3
 8001b30:	4619      	mov	r1, r3
 8001b32:	6878      	ldr	r0, [r7, #4]
 8001b34:	f005 fca0 	bl	8007478 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001b38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b3a:	015a      	lsls	r2, r3, #5
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	4413      	add	r3, r2
 8001b40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001b44:	461a      	mov	r2, r3
 8001b46:	2302      	movs	r3, #2
 8001b48:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001b4a:	693b      	ldr	r3, [r7, #16]
 8001b4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d003      	beq.n	8001b5c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001b54:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f000 fcdb 	bl	8002512 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b5e:	3301      	adds	r3, #1
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001b62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b64:	085b      	lsrs	r3, r3, #1
 8001b66:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f47f af2e 	bne.w	80019cc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f003 f8a3 	bl	8004cc0 <USB_ReadInterrupts>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001b80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001b84:	d122      	bne.n	8001bcc <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	69fa      	ldr	r2, [r7, #28]
 8001b90:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001b94:	f023 0301 	bic.w	r3, r3, #1
 8001b98:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d108      	bne.n	8001bb6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001bac:	2100      	movs	r1, #0
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f000 fec2 	bl	8002938 <HAL_PCDEx_LPM_Callback>
 8001bb4:	e002      	b.n	8001bbc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001bb6:	6878      	ldr	r0, [r7, #4]
 8001bb8:	f005 fc3e 	bl	8007438 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	695a      	ldr	r2, [r3, #20]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8001bca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f003 f875 	bl	8004cc0 <USB_ReadInterrupts>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001bdc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001be0:	d112      	bne.n	8001c08 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001be2:	69fb      	ldr	r3, [r7, #28]
 8001be4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001be8:	689b      	ldr	r3, [r3, #8]
 8001bea:	f003 0301 	and.w	r3, r3, #1
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d102      	bne.n	8001bf8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001bf2:	6878      	ldr	r0, [r7, #4]
 8001bf4:	f005 fbfa 	bl	80073ec <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	695a      	ldr	r2, [r3, #20]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8001c06:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f003 f857 	bl	8004cc0 <USB_ReadInterrupts>
 8001c12:	4603      	mov	r3, r0
 8001c14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001c18:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c1c:	f040 80b7 	bne.w	8001d8e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	69fa      	ldr	r2, [r7, #28]
 8001c2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001c2e:	f023 0301 	bic.w	r3, r3, #1
 8001c32:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2110      	movs	r1, #16
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f002 f81e 	bl	8003c7c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c40:	2300      	movs	r3, #0
 8001c42:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001c44:	e046      	b.n	8001cd4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c48:	015a      	lsls	r2, r3, #5
 8001c4a:	69fb      	ldr	r3, [r7, #28]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001c52:	461a      	mov	r2, r3
 8001c54:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001c58:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001c5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c5c:	015a      	lsls	r2, r3, #5
 8001c5e:	69fb      	ldr	r3, [r7, #28]
 8001c60:	4413      	add	r3, r2
 8001c62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c6a:	0151      	lsls	r1, r2, #5
 8001c6c:	69fa      	ldr	r2, [r7, #28]
 8001c6e:	440a      	add	r2, r1
 8001c70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8001c74:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001c78:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c7c:	015a      	lsls	r2, r3, #5
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	4413      	add	r3, r2
 8001c82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c86:	461a      	mov	r2, r3
 8001c88:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8001c8c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c90:	015a      	lsls	r2, r3, #5
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	4413      	add	r3, r2
 8001c96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c9e:	0151      	lsls	r1, r2, #5
 8001ca0:	69fa      	ldr	r2, [r7, #28]
 8001ca2:	440a      	add	r2, r1
 8001ca4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001ca8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001cac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cb0:	015a      	lsls	r2, r3, #5
 8001cb2:	69fb      	ldr	r3, [r7, #28]
 8001cb4:	4413      	add	r3, r2
 8001cb6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cbe:	0151      	lsls	r1, r2, #5
 8001cc0:	69fa      	ldr	r2, [r7, #28]
 8001cc2:	440a      	add	r2, r1
 8001cc4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8001cc8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001ccc:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001cce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	685b      	ldr	r3, [r3, #4]
 8001cd8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d3b3      	bcc.n	8001c46 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001ce4:	69db      	ldr	r3, [r3, #28]
 8001ce6:	69fa      	ldr	r2, [r7, #28]
 8001ce8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001cec:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8001cf0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d016      	beq.n	8001d28 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d04:	69fa      	ldr	r2, [r7, #28]
 8001d06:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d0a:	f043 030b 	orr.w	r3, r3, #11
 8001d0e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001d12:	69fb      	ldr	r3, [r7, #28]
 8001d14:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d1a:	69fa      	ldr	r2, [r7, #28]
 8001d1c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d20:	f043 030b 	orr.w	r3, r3, #11
 8001d24:	6453      	str	r3, [r2, #68]	; 0x44
 8001d26:	e015      	b.n	8001d54 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001d28:	69fb      	ldr	r3, [r7, #28]
 8001d2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d2e:	695b      	ldr	r3, [r3, #20]
 8001d30:	69fa      	ldr	r2, [r7, #28]
 8001d32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d36:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001d3a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8001d3e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d46:	691b      	ldr	r3, [r3, #16]
 8001d48:	69fa      	ldr	r2, [r7, #28]
 8001d4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d4e:	f043 030b 	orr.w	r3, r3, #11
 8001d52:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	69fa      	ldr	r2, [r7, #28]
 8001d5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001d62:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8001d66:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6818      	ldr	r0, [r3, #0]
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	691b      	ldr	r3, [r3, #16]
 8001d70:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001d78:	461a      	mov	r2, r3
 8001d7a:	f003 f865 	bl	8004e48 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	695a      	ldr	r2, [r3, #20]
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8001d8c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f002 ff94 	bl	8004cc0 <USB_ReadInterrupts>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001da2:	d124      	bne.n	8001dee <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4618      	mov	r0, r3
 8001daa:	f003 f82a 	bl	8004e02 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f001 ffdf 	bl	8003d76 <USB_GetDevSpeed>
 8001db8:	4603      	mov	r3, r0
 8001dba:	461a      	mov	r2, r3
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681c      	ldr	r4, [r3, #0]
 8001dc4:	f001 f9e8 	bl	8003198 <HAL_RCC_GetHCLKFreq>
 8001dc8:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001dce:	b2db      	uxtb	r3, r3
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	4620      	mov	r0, r4
 8001dd4:	f001 fcde 	bl	8003794 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f005 fae8 	bl	80073ae <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	695a      	ldr	r2, [r3, #20]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8001dec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f002 ff64 	bl	8004cc0 <USB_ReadInterrupts>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	f003 0308 	and.w	r3, r3, #8
 8001dfe:	2b08      	cmp	r3, #8
 8001e00:	d10a      	bne.n	8001e18 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f005 fac5 	bl	8007392 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	695a      	ldr	r2, [r3, #20]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f002 0208 	and.w	r2, r2, #8
 8001e16:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f002 ff4f 	bl	8004cc0 <USB_ReadInterrupts>
 8001e22:	4603      	mov	r3, r0
 8001e24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001e28:	2b80      	cmp	r3, #128	; 0x80
 8001e2a:	d122      	bne.n	8001e72 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001e2c:	6a3b      	ldr	r3, [r7, #32]
 8001e2e:	699b      	ldr	r3, [r3, #24]
 8001e30:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e34:	6a3b      	ldr	r3, [r7, #32]
 8001e36:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e38:	2301      	movs	r3, #1
 8001e3a:	627b      	str	r3, [r7, #36]	; 0x24
 8001e3c:	e014      	b.n	8001e68 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001e3e:	6879      	ldr	r1, [r7, #4]
 8001e40:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e42:	4613      	mov	r3, r2
 8001e44:	00db      	lsls	r3, r3, #3
 8001e46:	4413      	add	r3, r2
 8001e48:	009b      	lsls	r3, r3, #2
 8001e4a:	440b      	add	r3, r1
 8001e4c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8001e50:	781b      	ldrb	r3, [r3, #0]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d105      	bne.n	8001e62 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	6878      	ldr	r0, [r7, #4]
 8001e5e:	f000 fb27 	bl	80024b0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e64:	3301      	adds	r3, #1
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e6e:	429a      	cmp	r2, r3
 8001e70:	d3e5      	bcc.n	8001e3e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	4618      	mov	r0, r3
 8001e78:	f002 ff22 	bl	8004cc0 <USB_ReadInterrupts>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e86:	d13b      	bne.n	8001f00 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e88:	2301      	movs	r3, #1
 8001e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8001e8c:	e02b      	b.n	8001ee6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e90:	015a      	lsls	r2, r3, #5
 8001e92:	69fb      	ldr	r3, [r7, #28]
 8001e94:	4413      	add	r3, r2
 8001e96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e9e:	6879      	ldr	r1, [r7, #4]
 8001ea0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ea2:	4613      	mov	r3, r2
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4413      	add	r3, r2
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	440b      	add	r3, r1
 8001eac:	3340      	adds	r3, #64	; 0x40
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b01      	cmp	r3, #1
 8001eb2:	d115      	bne.n	8001ee0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001eb4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	da12      	bge.n	8001ee0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	4413      	add	r3, r2
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	440b      	add	r3, r1
 8001ec8:	333f      	adds	r3, #63	; 0x3f
 8001eca:	2201      	movs	r2, #1
 8001ecc:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	4619      	mov	r1, r3
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 fae8 	bl	80024b0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001ee0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee2:	3301      	adds	r3, #1
 8001ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d3ce      	bcc.n	8001e8e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	695a      	ldr	r2, [r3, #20]
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8001efe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f002 fedb 	bl	8004cc0 <USB_ReadInterrupts>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f10:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001f14:	d155      	bne.n	8001fc2 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001f16:	2301      	movs	r3, #1
 8001f18:	627b      	str	r3, [r7, #36]	; 0x24
 8001f1a:	e045      	b.n	8001fa8 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1e:	015a      	lsls	r2, r3, #5
 8001f20:	69fb      	ldr	r3, [r7, #28]
 8001f22:	4413      	add	r3, r2
 8001f24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001f2c:	6879      	ldr	r1, [r7, #4]
 8001f2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f30:	4613      	mov	r3, r2
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	4413      	add	r3, r2
 8001f36:	009b      	lsls	r3, r3, #2
 8001f38:	440b      	add	r3, r1
 8001f3a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001f3e:	781b      	ldrb	r3, [r3, #0]
 8001f40:	2b01      	cmp	r3, #1
 8001f42:	d12e      	bne.n	8001fa2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001f44:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	da2b      	bge.n	8001fa2 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8001f4a:	69bb      	ldr	r3, [r7, #24]
 8001f4c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8001f56:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d121      	bne.n	8001fa2 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f62:	4613      	mov	r3, r2
 8001f64:	00db      	lsls	r3, r3, #3
 8001f66:	4413      	add	r3, r2
 8001f68:	009b      	lsls	r3, r3, #2
 8001f6a:	440b      	add	r3, r1
 8001f6c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8001f70:	2201      	movs	r2, #1
 8001f72:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001f74:	6a3b      	ldr	r3, [r7, #32]
 8001f76:	699b      	ldr	r3, [r3, #24]
 8001f78:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001f7c:	6a3b      	ldr	r3, [r7, #32]
 8001f7e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001f80:	6a3b      	ldr	r3, [r7, #32]
 8001f82:	695b      	ldr	r3, [r3, #20]
 8001f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d10a      	bne.n	8001fa2 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001f8c:	69fb      	ldr	r3, [r7, #28]
 8001f8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	69fa      	ldr	r2, [r7, #28]
 8001f96:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001f9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f9e:	6053      	str	r3, [r2, #4]
            break;
 8001fa0:	e007      	b.n	8001fb2 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	627b      	str	r3, [r7, #36]	; 0x24
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	d3b4      	bcc.n	8001f1c <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	695a      	ldr	r2, [r3, #20]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8001fc0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f002 fe7a 	bl	8004cc0 <USB_ReadInterrupts>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001fd2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd6:	d10a      	bne.n	8001fee <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001fd8:	6878      	ldr	r0, [r7, #4]
 8001fda:	f005 fa5f 	bl	800749c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	695a      	ldr	r2, [r3, #20]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8001fec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f002 fe64 	bl	8004cc0 <USB_ReadInterrupts>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	f003 0304 	and.w	r3, r3, #4
 8001ffe:	2b04      	cmp	r3, #4
 8002000:	d115      	bne.n	800202e <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	d002      	beq.n	800201a <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f005 fa4f 	bl	80074b8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	6859      	ldr	r1, [r3, #4]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	430a      	orrs	r2, r1
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	e000      	b.n	800202e <HAL_PCD_IRQHandler+0x938>
      return;
 800202c:	bf00      	nop
    }
  }
}
 800202e:	3734      	adds	r7, #52	; 0x34
 8002030:	46bd      	mov	sp, r7
 8002032:	bd90      	pop	{r4, r7, pc}

08002034 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002046:	2b01      	cmp	r3, #1
 8002048:	d101      	bne.n	800204e <HAL_PCD_SetAddress+0x1a>
 800204a:	2302      	movs	r3, #2
 800204c:	e013      	b.n	8002076 <HAL_PCD_SetAddress+0x42>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	78fa      	ldrb	r2, [r7, #3]
 800205a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	78fa      	ldrb	r2, [r7, #3]
 8002064:	4611      	mov	r1, r2
 8002066:	4618      	mov	r0, r3
 8002068:	f002 fdc2 	bl	8004bf0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	2200      	movs	r2, #0
 8002070:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002074:	2300      	movs	r3, #0
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b084      	sub	sp, #16
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
 8002086:	4608      	mov	r0, r1
 8002088:	4611      	mov	r1, r2
 800208a:	461a      	mov	r2, r3
 800208c:	4603      	mov	r3, r0
 800208e:	70fb      	strb	r3, [r7, #3]
 8002090:	460b      	mov	r3, r1
 8002092:	803b      	strh	r3, [r7, #0]
 8002094:	4613      	mov	r3, r2
 8002096:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002098:	2300      	movs	r3, #0
 800209a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800209c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	da0f      	bge.n	80020c4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	f003 020f 	and.w	r2, r3, #15
 80020aa:	4613      	mov	r3, r2
 80020ac:	00db      	lsls	r3, r3, #3
 80020ae:	4413      	add	r3, r2
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	3338      	adds	r3, #56	; 0x38
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	4413      	add	r3, r2
 80020b8:	3304      	adds	r3, #4
 80020ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2201      	movs	r2, #1
 80020c0:	705a      	strb	r2, [r3, #1]
 80020c2:	e00f      	b.n	80020e4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020c4:	78fb      	ldrb	r3, [r7, #3]
 80020c6:	f003 020f 	and.w	r2, r3, #15
 80020ca:	4613      	mov	r3, r2
 80020cc:	00db      	lsls	r3, r3, #3
 80020ce:	4413      	add	r3, r2
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80020d6:	687a      	ldr	r2, [r7, #4]
 80020d8:	4413      	add	r3, r2
 80020da:	3304      	adds	r3, #4
 80020dc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2200      	movs	r2, #0
 80020e2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80020e4:	78fb      	ldrb	r3, [r7, #3]
 80020e6:	f003 030f 	and.w	r3, r3, #15
 80020ea:	b2da      	uxtb	r2, r3
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80020f0:	883a      	ldrh	r2, [r7, #0]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	78ba      	ldrb	r2, [r7, #2]
 80020fa:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	785b      	ldrb	r3, [r3, #1]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d004      	beq.n	800210e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	781b      	ldrb	r3, [r3, #0]
 8002108:	b29a      	uxth	r2, r3
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800210e:	78bb      	ldrb	r3, [r7, #2]
 8002110:	2b02      	cmp	r3, #2
 8002112:	d102      	bne.n	800211a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	2200      	movs	r2, #0
 8002118:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002120:	2b01      	cmp	r3, #1
 8002122:	d101      	bne.n	8002128 <HAL_PCD_EP_Open+0xaa>
 8002124:	2302      	movs	r3, #2
 8002126:	e00e      	b.n	8002146 <HAL_PCD_EP_Open+0xc8>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2201      	movs	r2, #1
 800212c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	68f9      	ldr	r1, [r7, #12]
 8002136:	4618      	mov	r0, r3
 8002138:	f001 fe42 	bl	8003dc0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2200      	movs	r2, #0
 8002140:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8002144:	7afb      	ldrb	r3, [r7, #11]
}
 8002146:	4618      	mov	r0, r3
 8002148:	3710      	adds	r7, #16
 800214a:	46bd      	mov	sp, r7
 800214c:	bd80      	pop	{r7, pc}

0800214e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b084      	sub	sp, #16
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
 8002156:	460b      	mov	r3, r1
 8002158:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800215a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800215e:	2b00      	cmp	r3, #0
 8002160:	da0f      	bge.n	8002182 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002162:	78fb      	ldrb	r3, [r7, #3]
 8002164:	f003 020f 	and.w	r2, r3, #15
 8002168:	4613      	mov	r3, r2
 800216a:	00db      	lsls	r3, r3, #3
 800216c:	4413      	add	r3, r2
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	3338      	adds	r3, #56	; 0x38
 8002172:	687a      	ldr	r2, [r7, #4]
 8002174:	4413      	add	r3, r2
 8002176:	3304      	adds	r3, #4
 8002178:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	2201      	movs	r2, #1
 800217e:	705a      	strb	r2, [r3, #1]
 8002180:	e00f      	b.n	80021a2 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002182:	78fb      	ldrb	r3, [r7, #3]
 8002184:	f003 020f 	and.w	r2, r3, #15
 8002188:	4613      	mov	r3, r2
 800218a:	00db      	lsls	r3, r3, #3
 800218c:	4413      	add	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002194:	687a      	ldr	r2, [r7, #4]
 8002196:	4413      	add	r3, r2
 8002198:	3304      	adds	r3, #4
 800219a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	2200      	movs	r2, #0
 80021a0:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80021a2:	78fb      	ldrb	r3, [r7, #3]
 80021a4:	f003 030f 	and.w	r3, r3, #15
 80021a8:	b2da      	uxtb	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d101      	bne.n	80021bc <HAL_PCD_EP_Close+0x6e>
 80021b8:	2302      	movs	r3, #2
 80021ba:	e00e      	b.n	80021da <HAL_PCD_EP_Close+0x8c>
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2201      	movs	r2, #1
 80021c0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	68f9      	ldr	r1, [r7, #12]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f001 fe80 	bl	8003ed0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b086      	sub	sp, #24
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	60f8      	str	r0, [r7, #12]
 80021ea:	607a      	str	r2, [r7, #4]
 80021ec:	603b      	str	r3, [r7, #0]
 80021ee:	460b      	mov	r3, r1
 80021f0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80021f2:	7afb      	ldrb	r3, [r7, #11]
 80021f4:	f003 020f 	and.w	r2, r3, #15
 80021f8:	4613      	mov	r3, r2
 80021fa:	00db      	lsls	r3, r3, #3
 80021fc:	4413      	add	r3, r2
 80021fe:	009b      	lsls	r3, r3, #2
 8002200:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002204:	68fa      	ldr	r2, [r7, #12]
 8002206:	4413      	add	r3, r2
 8002208:	3304      	adds	r3, #4
 800220a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8002212:	697b      	ldr	r3, [r7, #20]
 8002214:	683a      	ldr	r2, [r7, #0]
 8002216:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	2200      	movs	r2, #0
 800221c:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	2200      	movs	r2, #0
 8002222:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002224:	7afb      	ldrb	r3, [r7, #11]
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	b2da      	uxtb	r2, r3
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	691b      	ldr	r3, [r3, #16]
 8002234:	2b01      	cmp	r3, #1
 8002236:	d102      	bne.n	800223e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002238:	687a      	ldr	r2, [r7, #4]
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800223e:	7afb      	ldrb	r3, [r7, #11]
 8002240:	f003 030f 	and.w	r3, r3, #15
 8002244:	2b00      	cmp	r3, #0
 8002246:	d109      	bne.n	800225c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	6818      	ldr	r0, [r3, #0]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	691b      	ldr	r3, [r3, #16]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	461a      	mov	r2, r3
 8002254:	6979      	ldr	r1, [r7, #20]
 8002256:	f002 f95f 	bl	8004518 <USB_EP0StartXfer>
 800225a:	e008      	b.n	800226e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	6818      	ldr	r0, [r3, #0]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	691b      	ldr	r3, [r3, #16]
 8002264:	b2db      	uxtb	r3, r3
 8002266:	461a      	mov	r2, r3
 8002268:	6979      	ldr	r1, [r7, #20]
 800226a:	f001 ff0d 	bl	8004088 <USB_EPStartXfer>
  }

  return HAL_OK;
 800226e:	2300      	movs	r3, #0
}
 8002270:	4618      	mov	r0, r3
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002278:	b480      	push	{r7}
 800227a:	b083      	sub	sp, #12
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
 8002280:	460b      	mov	r3, r1
 8002282:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002284:	78fb      	ldrb	r3, [r7, #3]
 8002286:	f003 020f 	and.w	r2, r3, #15
 800228a:	6879      	ldr	r1, [r7, #4]
 800228c:	4613      	mov	r3, r2
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	4413      	add	r3, r2
 8002292:	009b      	lsls	r3, r3, #2
 8002294:	440b      	add	r3, r1
 8002296:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 800229a:	681b      	ldr	r3, [r3, #0]
}
 800229c:	4618      	mov	r0, r3
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr

080022a8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b086      	sub	sp, #24
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	607a      	str	r2, [r7, #4]
 80022b2:	603b      	str	r3, [r7, #0]
 80022b4:	460b      	mov	r3, r1
 80022b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022b8:	7afb      	ldrb	r3, [r7, #11]
 80022ba:	f003 020f 	and.w	r2, r3, #15
 80022be:	4613      	mov	r3, r2
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	4413      	add	r3, r2
 80022c4:	009b      	lsls	r3, r3, #2
 80022c6:	3338      	adds	r3, #56	; 0x38
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	4413      	add	r3, r2
 80022cc:	3304      	adds	r3, #4
 80022ce:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80022d6:	697b      	ldr	r3, [r7, #20]
 80022d8:	683a      	ldr	r2, [r7, #0]
 80022da:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	2200      	movs	r2, #0
 80022e0:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	2201      	movs	r2, #1
 80022e6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022e8:	7afb      	ldrb	r3, [r7, #11]
 80022ea:	f003 030f 	and.w	r3, r3, #15
 80022ee:	b2da      	uxtb	r2, r3
 80022f0:	697b      	ldr	r3, [r7, #20]
 80022f2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	691b      	ldr	r3, [r3, #16]
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d102      	bne.n	8002302 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002302:	7afb      	ldrb	r3, [r7, #11]
 8002304:	f003 030f 	and.w	r3, r3, #15
 8002308:	2b00      	cmp	r3, #0
 800230a:	d109      	bne.n	8002320 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	6818      	ldr	r0, [r3, #0]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	691b      	ldr	r3, [r3, #16]
 8002314:	b2db      	uxtb	r3, r3
 8002316:	461a      	mov	r2, r3
 8002318:	6979      	ldr	r1, [r7, #20]
 800231a:	f002 f8fd 	bl	8004518 <USB_EP0StartXfer>
 800231e:	e008      	b.n	8002332 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6818      	ldr	r0, [r3, #0]
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	691b      	ldr	r3, [r3, #16]
 8002328:	b2db      	uxtb	r3, r3
 800232a:	461a      	mov	r2, r3
 800232c:	6979      	ldr	r1, [r7, #20]
 800232e:	f001 feab 	bl	8004088 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3718      	adds	r7, #24
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	b084      	sub	sp, #16
 8002340:	af00      	add	r7, sp, #0
 8002342:	6078      	str	r0, [r7, #4]
 8002344:	460b      	mov	r3, r1
 8002346:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002348:	78fb      	ldrb	r3, [r7, #3]
 800234a:	f003 020f 	and.w	r2, r3, #15
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	429a      	cmp	r2, r3
 8002354:	d901      	bls.n	800235a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002356:	2301      	movs	r3, #1
 8002358:	e050      	b.n	80023fc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800235a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800235e:	2b00      	cmp	r3, #0
 8002360:	da0f      	bge.n	8002382 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002362:	78fb      	ldrb	r3, [r7, #3]
 8002364:	f003 020f 	and.w	r2, r3, #15
 8002368:	4613      	mov	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	4413      	add	r3, r2
 800236e:	009b      	lsls	r3, r3, #2
 8002370:	3338      	adds	r3, #56	; 0x38
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	4413      	add	r3, r2
 8002376:	3304      	adds	r3, #4
 8002378:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2201      	movs	r2, #1
 800237e:	705a      	strb	r2, [r3, #1]
 8002380:	e00d      	b.n	800239e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002382:	78fa      	ldrb	r2, [r7, #3]
 8002384:	4613      	mov	r3, r2
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	4413      	add	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	4413      	add	r3, r2
 8002394:	3304      	adds	r3, #4
 8002396:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2200      	movs	r2, #0
 800239c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2201      	movs	r2, #1
 80023a2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80023a4:	78fb      	ldrb	r3, [r7, #3]
 80023a6:	f003 030f 	and.w	r3, r3, #15
 80023aa:	b2da      	uxtb	r2, r3
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80023b6:	2b01      	cmp	r3, #1
 80023b8:	d101      	bne.n	80023be <HAL_PCD_EP_SetStall+0x82>
 80023ba:	2302      	movs	r3, #2
 80023bc:	e01e      	b.n	80023fc <HAL_PCD_EP_SetStall+0xc0>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2201      	movs	r2, #1
 80023c2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	68f9      	ldr	r1, [r7, #12]
 80023cc:	4618      	mov	r0, r3
 80023ce:	f002 fb3b 	bl	8004a48 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80023d2:	78fb      	ldrb	r3, [r7, #3]
 80023d4:	f003 030f 	and.w	r3, r3, #15
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d10a      	bne.n	80023f2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6818      	ldr	r0, [r3, #0]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	691b      	ldr	r3, [r3, #16]
 80023e4:	b2d9      	uxtb	r1, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80023ec:	461a      	mov	r2, r3
 80023ee:	f002 fd2b 	bl	8004e48 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b084      	sub	sp, #16
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	460b      	mov	r3, r1
 800240e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002410:	78fb      	ldrb	r3, [r7, #3]
 8002412:	f003 020f 	and.w	r2, r3, #15
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	429a      	cmp	r2, r3
 800241c:	d901      	bls.n	8002422 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e042      	b.n	80024a8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002422:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002426:	2b00      	cmp	r3, #0
 8002428:	da0f      	bge.n	800244a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800242a:	78fb      	ldrb	r3, [r7, #3]
 800242c:	f003 020f 	and.w	r2, r3, #15
 8002430:	4613      	mov	r3, r2
 8002432:	00db      	lsls	r3, r3, #3
 8002434:	4413      	add	r3, r2
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	3338      	adds	r3, #56	; 0x38
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	4413      	add	r3, r2
 800243e:	3304      	adds	r3, #4
 8002440:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	2201      	movs	r2, #1
 8002446:	705a      	strb	r2, [r3, #1]
 8002448:	e00f      	b.n	800246a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800244a:	78fb      	ldrb	r3, [r7, #3]
 800244c:	f003 020f 	and.w	r2, r3, #15
 8002450:	4613      	mov	r3, r2
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	4413      	add	r3, r2
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	4413      	add	r3, r2
 8002460:	3304      	adds	r3, #4
 8002462:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	2200      	movs	r2, #0
 800246e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	f003 030f 	and.w	r3, r3, #15
 8002476:	b2da      	uxtb	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002482:	2b01      	cmp	r3, #1
 8002484:	d101      	bne.n	800248a <HAL_PCD_EP_ClrStall+0x86>
 8002486:	2302      	movs	r3, #2
 8002488:	e00e      	b.n	80024a8 <HAL_PCD_EP_ClrStall+0xa4>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2201      	movs	r2, #1
 800248e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68f9      	ldr	r1, [r7, #12]
 8002498:	4618      	mov	r0, r3
 800249a:	f002 fb43 	bl	8004b24 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2200      	movs	r2, #0
 80024a2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80024a6:	2300      	movs	r3, #0
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3710      	adds	r7, #16
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	460b      	mov	r3, r1
 80024ba:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80024bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	da0c      	bge.n	80024de <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024c4:	78fb      	ldrb	r3, [r7, #3]
 80024c6:	f003 020f 	and.w	r2, r3, #15
 80024ca:	4613      	mov	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	4413      	add	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	3338      	adds	r3, #56	; 0x38
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	4413      	add	r3, r2
 80024d8:	3304      	adds	r3, #4
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	e00c      	b.n	80024f8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	f003 020f 	and.w	r2, r3, #15
 80024e4:	4613      	mov	r3, r2
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	4413      	add	r3, r2
 80024ea:	009b      	lsls	r3, r3, #2
 80024ec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	4413      	add	r3, r2
 80024f4:	3304      	adds	r3, #4
 80024f6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68f9      	ldr	r1, [r7, #12]
 80024fe:	4618      	mov	r0, r3
 8002500:	f002 f962 	bl	80047c8 <USB_EPStopXfer>
 8002504:	4603      	mov	r3, r0
 8002506:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002508:	7afb      	ldrb	r3, [r7, #11]
}
 800250a:	4618      	mov	r0, r3
 800250c:	3710      	adds	r7, #16
 800250e:	46bd      	mov	sp, r7
 8002510:	bd80      	pop	{r7, pc}

08002512 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002512:	b580      	push	{r7, lr}
 8002514:	b08a      	sub	sp, #40	; 0x28
 8002516:	af02      	add	r7, sp, #8
 8002518:	6078      	str	r0, [r7, #4]
 800251a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	4613      	mov	r3, r2
 800252a:	00db      	lsls	r3, r3, #3
 800252c:	4413      	add	r3, r2
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	3338      	adds	r3, #56	; 0x38
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	4413      	add	r3, r2
 8002536:	3304      	adds	r3, #4
 8002538:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	6a1a      	ldr	r2, [r3, #32]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	429a      	cmp	r2, r3
 8002544:	d901      	bls.n	800254a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
 8002548:	e06c      	b.n	8002624 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	699a      	ldr	r2, [r3, #24]
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	68db      	ldr	r3, [r3, #12]
 800255a:	69fa      	ldr	r2, [r7, #28]
 800255c:	429a      	cmp	r2, r3
 800255e:	d902      	bls.n	8002566 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	68db      	ldr	r3, [r3, #12]
 8002564:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	3303      	adds	r3, #3
 800256a:	089b      	lsrs	r3, r3, #2
 800256c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800256e:	e02b      	b.n	80025c8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	699a      	ldr	r2, [r3, #24]
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	6a1b      	ldr	r3, [r3, #32]
 8002578:	1ad3      	subs	r3, r2, r3
 800257a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	68db      	ldr	r3, [r3, #12]
 8002580:	69fa      	ldr	r2, [r7, #28]
 8002582:	429a      	cmp	r2, r3
 8002584:	d902      	bls.n	800258c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	3303      	adds	r3, #3
 8002590:	089b      	lsrs	r3, r3, #2
 8002592:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6919      	ldr	r1, [r3, #16]
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	b2da      	uxtb	r2, r3
 800259c:	69fb      	ldr	r3, [r7, #28]
 800259e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80025a4:	b2db      	uxtb	r3, r3
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	4603      	mov	r3, r0
 80025aa:	6978      	ldr	r0, [r7, #20]
 80025ac:	f002 f9b6 	bl	800491c <USB_WritePacket>

    ep->xfer_buff  += len;
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	691a      	ldr	r2, [r3, #16]
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	441a      	add	r2, r3
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6a1a      	ldr	r2, [r3, #32]
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	441a      	add	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	015a      	lsls	r2, r3, #5
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4413      	add	r3, r2
 80025d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	b29b      	uxth	r3, r3
 80025d8:	69ba      	ldr	r2, [r7, #24]
 80025da:	429a      	cmp	r2, r3
 80025dc:	d809      	bhi.n	80025f2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	6a1a      	ldr	r2, [r3, #32]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d203      	bcs.n	80025f2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	699b      	ldr	r3, [r3, #24]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d1be      	bne.n	8002570 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	699a      	ldr	r2, [r3, #24]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6a1b      	ldr	r3, [r3, #32]
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d811      	bhi.n	8002622 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	f003 030f 	and.w	r3, r3, #15
 8002604:	2201      	movs	r2, #1
 8002606:	fa02 f303 	lsl.w	r3, r2, r3
 800260a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800260c:	693b      	ldr	r3, [r7, #16]
 800260e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002612:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	43db      	mvns	r3, r3
 8002618:	6939      	ldr	r1, [r7, #16]
 800261a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800261e:	4013      	ands	r3, r2
 8002620:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8002622:	2300      	movs	r3, #0
}
 8002624:	4618      	mov	r0, r3
 8002626:	3720      	adds	r7, #32
 8002628:	46bd      	mov	sp, r7
 800262a:	bd80      	pop	{r7, pc}

0800262c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b088      	sub	sp, #32
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002640:	69fb      	ldr	r3, [r7, #28]
 8002642:	333c      	adds	r3, #60	; 0x3c
 8002644:	3304      	adds	r3, #4
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	015a      	lsls	r2, r3, #5
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	4413      	add	r3, r2
 8002652:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	691b      	ldr	r3, [r3, #16]
 800265e:	2b01      	cmp	r3, #1
 8002660:	d17b      	bne.n	800275a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002662:	693b      	ldr	r3, [r7, #16]
 8002664:	f003 0308 	and.w	r3, r3, #8
 8002668:	2b00      	cmp	r3, #0
 800266a:	d015      	beq.n	8002698 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	4a61      	ldr	r2, [pc, #388]	; (80027f4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002670:	4293      	cmp	r3, r2
 8002672:	f240 80b9 	bls.w	80027e8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002676:	693b      	ldr	r3, [r7, #16]
 8002678:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800267c:	2b00      	cmp	r3, #0
 800267e:	f000 80b3 	beq.w	80027e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002682:	683b      	ldr	r3, [r7, #0]
 8002684:	015a      	lsls	r2, r3, #5
 8002686:	69bb      	ldr	r3, [r7, #24]
 8002688:	4413      	add	r3, r2
 800268a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800268e:	461a      	mov	r2, r3
 8002690:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002694:	6093      	str	r3, [r2, #8]
 8002696:	e0a7      	b.n	80027e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	f003 0320 	and.w	r3, r3, #32
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d009      	beq.n	80026b6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	015a      	lsls	r2, r3, #5
 80026a6:	69bb      	ldr	r3, [r7, #24]
 80026a8:	4413      	add	r3, r2
 80026aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026ae:	461a      	mov	r2, r3
 80026b0:	2320      	movs	r3, #32
 80026b2:	6093      	str	r3, [r2, #8]
 80026b4:	e098      	b.n	80027e8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80026bc:	2b00      	cmp	r3, #0
 80026be:	f040 8093 	bne.w	80027e8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	4a4b      	ldr	r2, [pc, #300]	; (80027f4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d90f      	bls.n	80026ea <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00a      	beq.n	80026ea <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	015a      	lsls	r2, r3, #5
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	4413      	add	r3, r2
 80026dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80026e0:	461a      	mov	r2, r3
 80026e2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80026e6:	6093      	str	r3, [r2, #8]
 80026e8:	e07e      	b.n	80027e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80026ea:	683a      	ldr	r2, [r7, #0]
 80026ec:	4613      	mov	r3, r2
 80026ee:	00db      	lsls	r3, r3, #3
 80026f0:	4413      	add	r3, r2
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	4413      	add	r3, r2
 80026fc:	3304      	adds	r3, #4
 80026fe:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	69da      	ldr	r2, [r3, #28]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	0159      	lsls	r1, r3, #5
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	440b      	add	r3, r1
 800270c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002710:	691b      	ldr	r3, [r3, #16]
 8002712:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002716:	1ad2      	subs	r2, r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d114      	bne.n	800274c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d109      	bne.n	800273e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6818      	ldr	r0, [r3, #0]
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002734:	461a      	mov	r2, r3
 8002736:	2101      	movs	r1, #1
 8002738:	f002 fb86 	bl	8004e48 <USB_EP0_OutStart>
 800273c:	e006      	b.n	800274c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	691a      	ldr	r2, [r3, #16]
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	6a1b      	ldr	r3, [r3, #32]
 8002746:	441a      	add	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	b2db      	uxtb	r3, r3
 8002750:	4619      	mov	r1, r3
 8002752:	6878      	ldr	r0, [r7, #4]
 8002754:	f004 fde8 	bl	8007328 <HAL_PCD_DataOutStageCallback>
 8002758:	e046      	b.n	80027e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	4a26      	ldr	r2, [pc, #152]	; (80027f8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d124      	bne.n	80027ac <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d00a      	beq.n	8002782 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	015a      	lsls	r2, r3, #5
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	4413      	add	r3, r2
 8002774:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002778:	461a      	mov	r2, r3
 800277a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800277e:	6093      	str	r3, [r2, #8]
 8002780:	e032      	b.n	80027e8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	f003 0320 	and.w	r3, r3, #32
 8002788:	2b00      	cmp	r3, #0
 800278a:	d008      	beq.n	800279e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	015a      	lsls	r2, r3, #5
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	4413      	add	r3, r2
 8002794:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002798:	461a      	mov	r2, r3
 800279a:	2320      	movs	r3, #32
 800279c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	b2db      	uxtb	r3, r3
 80027a2:	4619      	mov	r1, r3
 80027a4:	6878      	ldr	r0, [r7, #4]
 80027a6:	f004 fdbf 	bl	8007328 <HAL_PCD_DataOutStageCallback>
 80027aa:	e01d      	b.n	80027e8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d114      	bne.n	80027dc <PCD_EP_OutXfrComplete_int+0x1b0>
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	683a      	ldr	r2, [r7, #0]
 80027b6:	4613      	mov	r3, r2
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	4413      	add	r3, r2
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	440b      	add	r3, r1
 80027c0:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d108      	bne.n	80027dc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80027d4:	461a      	mov	r2, r3
 80027d6:	2100      	movs	r1, #0
 80027d8:	f002 fb36 	bl	8004e48 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	4619      	mov	r1, r3
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f004 fda0 	bl	8007328 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3720      	adds	r7, #32
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	4f54300a 	.word	0x4f54300a
 80027f8:	4f54310a 	.word	0x4f54310a

080027fc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	333c      	adds	r3, #60	; 0x3c
 8002814:	3304      	adds	r3, #4
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	015a      	lsls	r2, r3, #5
 800281e:	693b      	ldr	r3, [r7, #16]
 8002820:	4413      	add	r3, r2
 8002822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002826:	689b      	ldr	r3, [r3, #8]
 8002828:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	4a15      	ldr	r2, [pc, #84]	; (8002884 <PCD_EP_OutSetupPacket_int+0x88>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d90e      	bls.n	8002850 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002838:	2b00      	cmp	r3, #0
 800283a:	d009      	beq.n	8002850 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	015a      	lsls	r2, r3, #5
 8002840:	693b      	ldr	r3, [r7, #16]
 8002842:	4413      	add	r3, r2
 8002844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002848:	461a      	mov	r2, r3
 800284a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800284e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002850:	6878      	ldr	r0, [r7, #4]
 8002852:	f004 fd57 	bl	8007304 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	4a0a      	ldr	r2, [pc, #40]	; (8002884 <PCD_EP_OutSetupPacket_int+0x88>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d90c      	bls.n	8002878 <PCD_EP_OutSetupPacket_int+0x7c>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d108      	bne.n	8002878 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6818      	ldr	r0, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002870:	461a      	mov	r2, r3
 8002872:	2101      	movs	r1, #1
 8002874:	f002 fae8 	bl	8004e48 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3718      	adds	r7, #24
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
 8002882:	bf00      	nop
 8002884:	4f54300a 	.word	0x4f54300a

08002888 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	460b      	mov	r3, r1
 8002892:	70fb      	strb	r3, [r7, #3]
 8002894:	4613      	mov	r3, r2
 8002896:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800289e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80028a0:	78fb      	ldrb	r3, [r7, #3]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d107      	bne.n	80028b6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80028a6:	883b      	ldrh	r3, [r7, #0]
 80028a8:	0419      	lsls	r1, r3, #16
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	68ba      	ldr	r2, [r7, #8]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	629a      	str	r2, [r3, #40]	; 0x28
 80028b4:	e028      	b.n	8002908 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028bc:	0c1b      	lsrs	r3, r3, #16
 80028be:	68ba      	ldr	r2, [r7, #8]
 80028c0:	4413      	add	r3, r2
 80028c2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80028c4:	2300      	movs	r3, #0
 80028c6:	73fb      	strb	r3, [r7, #15]
 80028c8:	e00d      	b.n	80028e6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
 80028d0:	3340      	adds	r3, #64	; 0x40
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	4413      	add	r3, r2
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	0c1b      	lsrs	r3, r3, #16
 80028da:	68ba      	ldr	r2, [r7, #8]
 80028dc:	4413      	add	r3, r2
 80028de:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80028e0:	7bfb      	ldrb	r3, [r7, #15]
 80028e2:	3301      	adds	r3, #1
 80028e4:	73fb      	strb	r3, [r7, #15]
 80028e6:	7bfa      	ldrb	r2, [r7, #15]
 80028e8:	78fb      	ldrb	r3, [r7, #3]
 80028ea:	3b01      	subs	r3, #1
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d3ec      	bcc.n	80028ca <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80028f0:	883b      	ldrh	r3, [r7, #0]
 80028f2:	0418      	lsls	r0, r3, #16
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6819      	ldr	r1, [r3, #0]
 80028f8:	78fb      	ldrb	r3, [r7, #3]
 80028fa:	3b01      	subs	r3, #1
 80028fc:	68ba      	ldr	r2, [r7, #8]
 80028fe:	4302      	orrs	r2, r0
 8002900:	3340      	adds	r3, #64	; 0x40
 8002902:	009b      	lsls	r3, r3, #2
 8002904:	440b      	add	r3, r1
 8002906:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002908:	2300      	movs	r3, #0
}
 800290a:	4618      	mov	r0, r3
 800290c:	3714      	adds	r7, #20
 800290e:	46bd      	mov	sp, r7
 8002910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002914:	4770      	bx	lr

08002916 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002916:	b480      	push	{r7}
 8002918:	b083      	sub	sp, #12
 800291a:	af00      	add	r7, sp, #0
 800291c:	6078      	str	r0, [r7, #4]
 800291e:	460b      	mov	r3, r1
 8002920:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	887a      	ldrh	r2, [r7, #2]
 8002928:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	460b      	mov	r3, r1
 8002942:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002944:	bf00      	nop
 8002946:	370c      	adds	r7, #12
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b086      	sub	sp, #24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d101      	bne.n	8002962 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	e267      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0301 	and.w	r3, r3, #1
 800296a:	2b00      	cmp	r3, #0
 800296c:	d075      	beq.n	8002a5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800296e:	4b88      	ldr	r3, [pc, #544]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	f003 030c 	and.w	r3, r3, #12
 8002976:	2b04      	cmp	r3, #4
 8002978:	d00c      	beq.n	8002994 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800297a:	4b85      	ldr	r3, [pc, #532]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002982:	2b08      	cmp	r3, #8
 8002984:	d112      	bne.n	80029ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002986:	4b82      	ldr	r3, [pc, #520]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800298e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002992:	d10b      	bne.n	80029ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002994:	4b7e      	ldr	r3, [pc, #504]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800299c:	2b00      	cmp	r3, #0
 800299e:	d05b      	beq.n	8002a58 <HAL_RCC_OscConfig+0x108>
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d157      	bne.n	8002a58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029a8:	2301      	movs	r3, #1
 80029aa:	e242      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80029b4:	d106      	bne.n	80029c4 <HAL_RCC_OscConfig+0x74>
 80029b6:	4b76      	ldr	r3, [pc, #472]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a75      	ldr	r2, [pc, #468]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029c0:	6013      	str	r3, [r2, #0]
 80029c2:	e01d      	b.n	8002a00 <HAL_RCC_OscConfig+0xb0>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	685b      	ldr	r3, [r3, #4]
 80029c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80029cc:	d10c      	bne.n	80029e8 <HAL_RCC_OscConfig+0x98>
 80029ce:	4b70      	ldr	r3, [pc, #448]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a6f      	ldr	r2, [pc, #444]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80029d8:	6013      	str	r3, [r2, #0]
 80029da:	4b6d      	ldr	r3, [pc, #436]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a6c      	ldr	r2, [pc, #432]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80029e4:	6013      	str	r3, [r2, #0]
 80029e6:	e00b      	b.n	8002a00 <HAL_RCC_OscConfig+0xb0>
 80029e8:	4b69      	ldr	r3, [pc, #420]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4a68      	ldr	r2, [pc, #416]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80029f2:	6013      	str	r3, [r2, #0]
 80029f4:	4b66      	ldr	r3, [pc, #408]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a65      	ldr	r2, [pc, #404]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 80029fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80029fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d013      	beq.n	8002a30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a08:	f7fe fa46 	bl	8000e98 <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a10:	f7fe fa42 	bl	8000e98 <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b64      	cmp	r3, #100	; 0x64
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e207      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a22:	4b5b      	ldr	r3, [pc, #364]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d0f0      	beq.n	8002a10 <HAL_RCC_OscConfig+0xc0>
 8002a2e:	e014      	b.n	8002a5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a30:	f7fe fa32 	bl	8000e98 <HAL_GetTick>
 8002a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a36:	e008      	b.n	8002a4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002a38:	f7fe fa2e 	bl	8000e98 <HAL_GetTick>
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	1ad3      	subs	r3, r2, r3
 8002a42:	2b64      	cmp	r3, #100	; 0x64
 8002a44:	d901      	bls.n	8002a4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a46:	2303      	movs	r3, #3
 8002a48:	e1f3      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a4a:	4b51      	ldr	r3, [pc, #324]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d1f0      	bne.n	8002a38 <HAL_RCC_OscConfig+0xe8>
 8002a56:	e000      	b.n	8002a5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0302 	and.w	r3, r3, #2
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d063      	beq.n	8002b2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a66:	4b4a      	ldr	r3, [pc, #296]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d00b      	beq.n	8002a8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a72:	4b47      	ldr	r3, [pc, #284]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	d11c      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002a7e:	4b44      	ldr	r3, [pc, #272]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d116      	bne.n	8002ab8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a8a:	4b41      	ldr	r3, [pc, #260]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d005      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x152>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d001      	beq.n	8002aa2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	e1c7      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aa2:	4b3b      	ldr	r3, [pc, #236]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	4937      	ldr	r1, [pc, #220]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ab6:	e03a      	b.n	8002b2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d020      	beq.n	8002b02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ac0:	4b34      	ldr	r3, [pc, #208]	; (8002b94 <HAL_RCC_OscConfig+0x244>)
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ac6:	f7fe f9e7 	bl	8000e98 <HAL_GetTick>
 8002aca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002acc:	e008      	b.n	8002ae0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ace:	f7fe f9e3 	bl	8000e98 <HAL_GetTick>
 8002ad2:	4602      	mov	r2, r0
 8002ad4:	693b      	ldr	r3, [r7, #16]
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d901      	bls.n	8002ae0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002adc:	2303      	movs	r3, #3
 8002ade:	e1a8      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae0:	4b2b      	ldr	r3, [pc, #172]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d0f0      	beq.n	8002ace <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002aec:	4b28      	ldr	r3, [pc, #160]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	00db      	lsls	r3, r3, #3
 8002afa:	4925      	ldr	r1, [pc, #148]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	600b      	str	r3, [r1, #0]
 8002b00:	e015      	b.n	8002b2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b02:	4b24      	ldr	r3, [pc, #144]	; (8002b94 <HAL_RCC_OscConfig+0x244>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b08:	f7fe f9c6 	bl	8000e98 <HAL_GetTick>
 8002b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b0e:	e008      	b.n	8002b22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b10:	f7fe f9c2 	bl	8000e98 <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d901      	bls.n	8002b22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b1e:	2303      	movs	r3, #3
 8002b20:	e187      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b22:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0302 	and.w	r3, r3, #2
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1f0      	bne.n	8002b10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0308 	and.w	r3, r3, #8
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d036      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	695b      	ldr	r3, [r3, #20]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d016      	beq.n	8002b70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b42:	4b15      	ldr	r3, [pc, #84]	; (8002b98 <HAL_RCC_OscConfig+0x248>)
 8002b44:	2201      	movs	r2, #1
 8002b46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b48:	f7fe f9a6 	bl	8000e98 <HAL_GetTick>
 8002b4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b4e:	e008      	b.n	8002b62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b50:	f7fe f9a2 	bl	8000e98 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d901      	bls.n	8002b62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	e167      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b62:	4b0b      	ldr	r3, [pc, #44]	; (8002b90 <HAL_RCC_OscConfig+0x240>)
 8002b64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b66:	f003 0302 	and.w	r3, r3, #2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d0f0      	beq.n	8002b50 <HAL_RCC_OscConfig+0x200>
 8002b6e:	e01b      	b.n	8002ba8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b70:	4b09      	ldr	r3, [pc, #36]	; (8002b98 <HAL_RCC_OscConfig+0x248>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b76:	f7fe f98f 	bl	8000e98 <HAL_GetTick>
 8002b7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b7c:	e00e      	b.n	8002b9c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b7e:	f7fe f98b 	bl	8000e98 <HAL_GetTick>
 8002b82:	4602      	mov	r2, r0
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	1ad3      	subs	r3, r2, r3
 8002b88:	2b02      	cmp	r3, #2
 8002b8a:	d907      	bls.n	8002b9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002b8c:	2303      	movs	r3, #3
 8002b8e:	e150      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
 8002b90:	40023800 	.word	0x40023800
 8002b94:	42470000 	.word	0x42470000
 8002b98:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b9c:	4b88      	ldr	r3, [pc, #544]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002b9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d1ea      	bne.n	8002b7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0304 	and.w	r3, r3, #4
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	f000 8097 	beq.w	8002ce4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bba:	4b81      	ldr	r3, [pc, #516]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10f      	bne.n	8002be6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	4b7d      	ldr	r3, [pc, #500]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bce:	4a7c      	ldr	r2, [pc, #496]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bd4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bd6:	4b7a      	ldr	r3, [pc, #488]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bde:	60bb      	str	r3, [r7, #8]
 8002be0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002be2:	2301      	movs	r3, #1
 8002be4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002be6:	4b77      	ldr	r3, [pc, #476]	; (8002dc4 <HAL_RCC_OscConfig+0x474>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d118      	bne.n	8002c24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002bf2:	4b74      	ldr	r3, [pc, #464]	; (8002dc4 <HAL_RCC_OscConfig+0x474>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a73      	ldr	r2, [pc, #460]	; (8002dc4 <HAL_RCC_OscConfig+0x474>)
 8002bf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002bfe:	f7fe f94b 	bl	8000e98 <HAL_GetTick>
 8002c02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c04:	e008      	b.n	8002c18 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c06:	f7fe f947 	bl	8000e98 <HAL_GetTick>
 8002c0a:	4602      	mov	r2, r0
 8002c0c:	693b      	ldr	r3, [r7, #16]
 8002c0e:	1ad3      	subs	r3, r2, r3
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d901      	bls.n	8002c18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c14:	2303      	movs	r3, #3
 8002c16:	e10c      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c18:	4b6a      	ldr	r3, [pc, #424]	; (8002dc4 <HAL_RCC_OscConfig+0x474>)
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d0f0      	beq.n	8002c06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	2b01      	cmp	r3, #1
 8002c2a:	d106      	bne.n	8002c3a <HAL_RCC_OscConfig+0x2ea>
 8002c2c:	4b64      	ldr	r3, [pc, #400]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c30:	4a63      	ldr	r2, [pc, #396]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c32:	f043 0301 	orr.w	r3, r3, #1
 8002c36:	6713      	str	r3, [r2, #112]	; 0x70
 8002c38:	e01c      	b.n	8002c74 <HAL_RCC_OscConfig+0x324>
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	2b05      	cmp	r3, #5
 8002c40:	d10c      	bne.n	8002c5c <HAL_RCC_OscConfig+0x30c>
 8002c42:	4b5f      	ldr	r3, [pc, #380]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c46:	4a5e      	ldr	r2, [pc, #376]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c48:	f043 0304 	orr.w	r3, r3, #4
 8002c4c:	6713      	str	r3, [r2, #112]	; 0x70
 8002c4e:	4b5c      	ldr	r3, [pc, #368]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c52:	4a5b      	ldr	r2, [pc, #364]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	6713      	str	r3, [r2, #112]	; 0x70
 8002c5a:	e00b      	b.n	8002c74 <HAL_RCC_OscConfig+0x324>
 8002c5c:	4b58      	ldr	r3, [pc, #352]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c60:	4a57      	ldr	r2, [pc, #348]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c62:	f023 0301 	bic.w	r3, r3, #1
 8002c66:	6713      	str	r3, [r2, #112]	; 0x70
 8002c68:	4b55      	ldr	r3, [pc, #340]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c6c:	4a54      	ldr	r2, [pc, #336]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c6e:	f023 0304 	bic.w	r3, r3, #4
 8002c72:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	689b      	ldr	r3, [r3, #8]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d015      	beq.n	8002ca8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c7c:	f7fe f90c 	bl	8000e98 <HAL_GetTick>
 8002c80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c82:	e00a      	b.n	8002c9a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c84:	f7fe f908 	bl	8000e98 <HAL_GetTick>
 8002c88:	4602      	mov	r2, r0
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	1ad3      	subs	r3, r2, r3
 8002c8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d901      	bls.n	8002c9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002c96:	2303      	movs	r3, #3
 8002c98:	e0cb      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c9a:	4b49      	ldr	r3, [pc, #292]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002c9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c9e:	f003 0302 	and.w	r3, r3, #2
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d0ee      	beq.n	8002c84 <HAL_RCC_OscConfig+0x334>
 8002ca6:	e014      	b.n	8002cd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ca8:	f7fe f8f6 	bl	8000e98 <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cae:	e00a      	b.n	8002cc6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002cb0:	f7fe f8f2 	bl	8000e98 <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e0b5      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cc6:	4b3e      	ldr	r3, [pc, #248]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002cc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cca:	f003 0302 	and.w	r3, r3, #2
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d1ee      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002cd2:	7dfb      	ldrb	r3, [r7, #23]
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d105      	bne.n	8002ce4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002cd8:	4b39      	ldr	r3, [pc, #228]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cdc:	4a38      	ldr	r2, [pc, #224]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002cde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ce2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	699b      	ldr	r3, [r3, #24]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	f000 80a1 	beq.w	8002e30 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002cee:	4b34      	ldr	r3, [pc, #208]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 030c 	and.w	r3, r3, #12
 8002cf6:	2b08      	cmp	r3, #8
 8002cf8:	d05c      	beq.n	8002db4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	2b02      	cmp	r3, #2
 8002d00:	d141      	bne.n	8002d86 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d02:	4b31      	ldr	r3, [pc, #196]	; (8002dc8 <HAL_RCC_OscConfig+0x478>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d08:	f7fe f8c6 	bl	8000e98 <HAL_GetTick>
 8002d0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d10:	f7fe f8c2 	bl	8000e98 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e087      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d22:	4b27      	ldr	r3, [pc, #156]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d1f0      	bne.n	8002d10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69da      	ldr	r2, [r3, #28]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a1b      	ldr	r3, [r3, #32]
 8002d36:	431a      	orrs	r2, r3
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d3c:	019b      	lsls	r3, r3, #6
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d44:	085b      	lsrs	r3, r3, #1
 8002d46:	3b01      	subs	r3, #1
 8002d48:	041b      	lsls	r3, r3, #16
 8002d4a:	431a      	orrs	r2, r3
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d50:	061b      	lsls	r3, r3, #24
 8002d52:	491b      	ldr	r1, [pc, #108]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002d54:	4313      	orrs	r3, r2
 8002d56:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d58:	4b1b      	ldr	r3, [pc, #108]	; (8002dc8 <HAL_RCC_OscConfig+0x478>)
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d5e:	f7fe f89b 	bl	8000e98 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d64:	e008      	b.n	8002d78 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d66:	f7fe f897 	bl	8000e98 <HAL_GetTick>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	693b      	ldr	r3, [r7, #16]
 8002d6e:	1ad3      	subs	r3, r2, r3
 8002d70:	2b02      	cmp	r3, #2
 8002d72:	d901      	bls.n	8002d78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002d74:	2303      	movs	r3, #3
 8002d76:	e05c      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d78:	4b11      	ldr	r3, [pc, #68]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d0f0      	beq.n	8002d66 <HAL_RCC_OscConfig+0x416>
 8002d84:	e054      	b.n	8002e30 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d86:	4b10      	ldr	r3, [pc, #64]	; (8002dc8 <HAL_RCC_OscConfig+0x478>)
 8002d88:	2200      	movs	r2, #0
 8002d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8c:	f7fe f884 	bl	8000e98 <HAL_GetTick>
 8002d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d94:	f7fe f880 	bl	8000e98 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	693b      	ldr	r3, [r7, #16]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b02      	cmp	r3, #2
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e045      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002da6:	4b06      	ldr	r3, [pc, #24]	; (8002dc0 <HAL_RCC_OscConfig+0x470>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1f0      	bne.n	8002d94 <HAL_RCC_OscConfig+0x444>
 8002db2:	e03d      	b.n	8002e30 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	699b      	ldr	r3, [r3, #24]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d107      	bne.n	8002dcc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e038      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
 8002dc0:	40023800 	.word	0x40023800
 8002dc4:	40007000 	.word	0x40007000
 8002dc8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002dcc:	4b1b      	ldr	r3, [pc, #108]	; (8002e3c <HAL_RCC_OscConfig+0x4ec>)
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	699b      	ldr	r3, [r3, #24]
 8002dd6:	2b01      	cmp	r3, #1
 8002dd8:	d028      	beq.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d121      	bne.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d11a      	bne.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	687a      	ldr	r2, [r7, #4]
 8002e00:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002e02:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d111      	bne.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e12:	085b      	lsrs	r3, r3, #1
 8002e14:	3b01      	subs	r3, #1
 8002e16:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	d107      	bne.n	8002e2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e26:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d001      	beq.n	8002e30 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e000      	b.n	8002e32 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3718      	adds	r7, #24
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40023800 	.word	0x40023800

08002e40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d101      	bne.n	8002e54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e50:	2301      	movs	r3, #1
 8002e52:	e0cc      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e54:	4b68      	ldr	r3, [pc, #416]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0307 	and.w	r3, r3, #7
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d90c      	bls.n	8002e7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e62:	4b65      	ldr	r3, [pc, #404]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e64:	683a      	ldr	r2, [r7, #0]
 8002e66:	b2d2      	uxtb	r2, r2
 8002e68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e6a:	4b63      	ldr	r3, [pc, #396]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 0307 	and.w	r3, r3, #7
 8002e72:	683a      	ldr	r2, [r7, #0]
 8002e74:	429a      	cmp	r2, r3
 8002e76:	d001      	beq.n	8002e7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e0b8      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d020      	beq.n	8002eca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0304 	and.w	r3, r3, #4
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e94:	4b59      	ldr	r3, [pc, #356]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	4a58      	ldr	r2, [pc, #352]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002e9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0308 	and.w	r3, r3, #8
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d005      	beq.n	8002eb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002eac:	4b53      	ldr	r3, [pc, #332]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	4a52      	ldr	r2, [pc, #328]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002eb2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002eb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eb8:	4b50      	ldr	r3, [pc, #320]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	494d      	ldr	r1, [pc, #308]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0301 	and.w	r3, r3, #1
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d044      	beq.n	8002f60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d107      	bne.n	8002eee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ede:	4b47      	ldr	r3, [pc, #284]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d119      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002eea:	2301      	movs	r3, #1
 8002eec:	e07f      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	2b02      	cmp	r3, #2
 8002ef4:	d003      	beq.n	8002efe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d107      	bne.n	8002f0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002efe:	4b3f      	ldr	r3, [pc, #252]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d109      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e06f      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f0e:	4b3b      	ldr	r3, [pc, #236]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0302 	and.w	r3, r3, #2
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e067      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f1e:	4b37      	ldr	r3, [pc, #220]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	f023 0203 	bic.w	r2, r3, #3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	4934      	ldr	r1, [pc, #208]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f30:	f7fd ffb2 	bl	8000e98 <HAL_GetTick>
 8002f34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f36:	e00a      	b.n	8002f4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f38:	f7fd ffae 	bl	8000e98 <HAL_GetTick>
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	1ad3      	subs	r3, r2, r3
 8002f42:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f46:	4293      	cmp	r3, r2
 8002f48:	d901      	bls.n	8002f4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f4a:	2303      	movs	r3, #3
 8002f4c:	e04f      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f4e:	4b2b      	ldr	r3, [pc, #172]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f003 020c 	and.w	r2, r3, #12
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	009b      	lsls	r3, r3, #2
 8002f5c:	429a      	cmp	r2, r3
 8002f5e:	d1eb      	bne.n	8002f38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f60:	4b25      	ldr	r3, [pc, #148]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0307 	and.w	r3, r3, #7
 8002f68:	683a      	ldr	r2, [r7, #0]
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d20c      	bcs.n	8002f88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f6e:	4b22      	ldr	r3, [pc, #136]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f70:	683a      	ldr	r2, [r7, #0]
 8002f72:	b2d2      	uxtb	r2, r2
 8002f74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f76:	4b20      	ldr	r3, [pc, #128]	; (8002ff8 <HAL_RCC_ClockConfig+0x1b8>)
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0307 	and.w	r3, r3, #7
 8002f7e:	683a      	ldr	r2, [r7, #0]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	d001      	beq.n	8002f88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002f84:	2301      	movs	r3, #1
 8002f86:	e032      	b.n	8002fee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0304 	and.w	r3, r3, #4
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d008      	beq.n	8002fa6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f94:	4b19      	ldr	r3, [pc, #100]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	68db      	ldr	r3, [r3, #12]
 8002fa0:	4916      	ldr	r1, [pc, #88]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f003 0308 	and.w	r3, r3, #8
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d009      	beq.n	8002fc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002fb2:	4b12      	ldr	r3, [pc, #72]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	00db      	lsls	r3, r3, #3
 8002fc0:	490e      	ldr	r1, [pc, #56]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002fc2:	4313      	orrs	r3, r2
 8002fc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002fc6:	f000 f821 	bl	800300c <HAL_RCC_GetSysClockFreq>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	4b0b      	ldr	r3, [pc, #44]	; (8002ffc <HAL_RCC_ClockConfig+0x1bc>)
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	091b      	lsrs	r3, r3, #4
 8002fd2:	f003 030f 	and.w	r3, r3, #15
 8002fd6:	490a      	ldr	r1, [pc, #40]	; (8003000 <HAL_RCC_ClockConfig+0x1c0>)
 8002fd8:	5ccb      	ldrb	r3, [r1, r3]
 8002fda:	fa22 f303 	lsr.w	r3, r2, r3
 8002fde:	4a09      	ldr	r2, [pc, #36]	; (8003004 <HAL_RCC_ClockConfig+0x1c4>)
 8002fe0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002fe2:	4b09      	ldr	r3, [pc, #36]	; (8003008 <HAL_RCC_ClockConfig+0x1c8>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7fd ff12 	bl	8000e10 <HAL_InitTick>

  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3710      	adds	r7, #16
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	bf00      	nop
 8002ff8:	40023c00 	.word	0x40023c00
 8002ffc:	40023800 	.word	0x40023800
 8003000:	08007944 	.word	0x08007944
 8003004:	2000000c 	.word	0x2000000c
 8003008:	20000010 	.word	0x20000010

0800300c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800300c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003010:	b090      	sub	sp, #64	; 0x40
 8003012:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	637b      	str	r3, [r7, #52]	; 0x34
 8003018:	2300      	movs	r3, #0
 800301a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800301c:	2300      	movs	r3, #0
 800301e:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003020:	2300      	movs	r3, #0
 8003022:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003024:	4b59      	ldr	r3, [pc, #356]	; (800318c <HAL_RCC_GetSysClockFreq+0x180>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f003 030c 	and.w	r3, r3, #12
 800302c:	2b08      	cmp	r3, #8
 800302e:	d00d      	beq.n	800304c <HAL_RCC_GetSysClockFreq+0x40>
 8003030:	2b08      	cmp	r3, #8
 8003032:	f200 80a1 	bhi.w	8003178 <HAL_RCC_GetSysClockFreq+0x16c>
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <HAL_RCC_GetSysClockFreq+0x34>
 800303a:	2b04      	cmp	r3, #4
 800303c:	d003      	beq.n	8003046 <HAL_RCC_GetSysClockFreq+0x3a>
 800303e:	e09b      	b.n	8003178 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003040:	4b53      	ldr	r3, [pc, #332]	; (8003190 <HAL_RCC_GetSysClockFreq+0x184>)
 8003042:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003044:	e09b      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003046:	4b53      	ldr	r3, [pc, #332]	; (8003194 <HAL_RCC_GetSysClockFreq+0x188>)
 8003048:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800304a:	e098      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800304c:	4b4f      	ldr	r3, [pc, #316]	; (800318c <HAL_RCC_GetSysClockFreq+0x180>)
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003054:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003056:	4b4d      	ldr	r3, [pc, #308]	; (800318c <HAL_RCC_GetSysClockFreq+0x180>)
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800305e:	2b00      	cmp	r3, #0
 8003060:	d028      	beq.n	80030b4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003062:	4b4a      	ldr	r3, [pc, #296]	; (800318c <HAL_RCC_GetSysClockFreq+0x180>)
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	099b      	lsrs	r3, r3, #6
 8003068:	2200      	movs	r2, #0
 800306a:	623b      	str	r3, [r7, #32]
 800306c:	627a      	str	r2, [r7, #36]	; 0x24
 800306e:	6a3b      	ldr	r3, [r7, #32]
 8003070:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003074:	2100      	movs	r1, #0
 8003076:	4b47      	ldr	r3, [pc, #284]	; (8003194 <HAL_RCC_GetSysClockFreq+0x188>)
 8003078:	fb03 f201 	mul.w	r2, r3, r1
 800307c:	2300      	movs	r3, #0
 800307e:	fb00 f303 	mul.w	r3, r0, r3
 8003082:	4413      	add	r3, r2
 8003084:	4a43      	ldr	r2, [pc, #268]	; (8003194 <HAL_RCC_GetSysClockFreq+0x188>)
 8003086:	fba0 1202 	umull	r1, r2, r0, r2
 800308a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800308c:	460a      	mov	r2, r1
 800308e:	62ba      	str	r2, [r7, #40]	; 0x28
 8003090:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003092:	4413      	add	r3, r2
 8003094:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003096:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003098:	2200      	movs	r2, #0
 800309a:	61bb      	str	r3, [r7, #24]
 800309c:	61fa      	str	r2, [r7, #28]
 800309e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030a2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80030a6:	f7fd f897 	bl	80001d8 <__aeabi_uldivmod>
 80030aa:	4602      	mov	r2, r0
 80030ac:	460b      	mov	r3, r1
 80030ae:	4613      	mov	r3, r2
 80030b0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80030b2:	e053      	b.n	800315c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030b4:	4b35      	ldr	r3, [pc, #212]	; (800318c <HAL_RCC_GetSysClockFreq+0x180>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	099b      	lsrs	r3, r3, #6
 80030ba:	2200      	movs	r2, #0
 80030bc:	613b      	str	r3, [r7, #16]
 80030be:	617a      	str	r2, [r7, #20]
 80030c0:	693b      	ldr	r3, [r7, #16]
 80030c2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80030c6:	f04f 0b00 	mov.w	fp, #0
 80030ca:	4652      	mov	r2, sl
 80030cc:	465b      	mov	r3, fp
 80030ce:	f04f 0000 	mov.w	r0, #0
 80030d2:	f04f 0100 	mov.w	r1, #0
 80030d6:	0159      	lsls	r1, r3, #5
 80030d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030dc:	0150      	lsls	r0, r2, #5
 80030de:	4602      	mov	r2, r0
 80030e0:	460b      	mov	r3, r1
 80030e2:	ebb2 080a 	subs.w	r8, r2, sl
 80030e6:	eb63 090b 	sbc.w	r9, r3, fp
 80030ea:	f04f 0200 	mov.w	r2, #0
 80030ee:	f04f 0300 	mov.w	r3, #0
 80030f2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80030f6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80030fa:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80030fe:	ebb2 0408 	subs.w	r4, r2, r8
 8003102:	eb63 0509 	sbc.w	r5, r3, r9
 8003106:	f04f 0200 	mov.w	r2, #0
 800310a:	f04f 0300 	mov.w	r3, #0
 800310e:	00eb      	lsls	r3, r5, #3
 8003110:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003114:	00e2      	lsls	r2, r4, #3
 8003116:	4614      	mov	r4, r2
 8003118:	461d      	mov	r5, r3
 800311a:	eb14 030a 	adds.w	r3, r4, sl
 800311e:	603b      	str	r3, [r7, #0]
 8003120:	eb45 030b 	adc.w	r3, r5, fp
 8003124:	607b      	str	r3, [r7, #4]
 8003126:	f04f 0200 	mov.w	r2, #0
 800312a:	f04f 0300 	mov.w	r3, #0
 800312e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003132:	4629      	mov	r1, r5
 8003134:	028b      	lsls	r3, r1, #10
 8003136:	4621      	mov	r1, r4
 8003138:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800313c:	4621      	mov	r1, r4
 800313e:	028a      	lsls	r2, r1, #10
 8003140:	4610      	mov	r0, r2
 8003142:	4619      	mov	r1, r3
 8003144:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003146:	2200      	movs	r2, #0
 8003148:	60bb      	str	r3, [r7, #8]
 800314a:	60fa      	str	r2, [r7, #12]
 800314c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003150:	f7fd f842 	bl	80001d8 <__aeabi_uldivmod>
 8003154:	4602      	mov	r2, r0
 8003156:	460b      	mov	r3, r1
 8003158:	4613      	mov	r3, r2
 800315a:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800315c:	4b0b      	ldr	r3, [pc, #44]	; (800318c <HAL_RCC_GetSysClockFreq+0x180>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	0c1b      	lsrs	r3, r3, #16
 8003162:	f003 0303 	and.w	r3, r3, #3
 8003166:	3301      	adds	r3, #1
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 800316c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800316e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003170:	fbb2 f3f3 	udiv	r3, r2, r3
 8003174:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003176:	e002      	b.n	800317e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003178:	4b05      	ldr	r3, [pc, #20]	; (8003190 <HAL_RCC_GetSysClockFreq+0x184>)
 800317a:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800317c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800317e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003180:	4618      	mov	r0, r3
 8003182:	3740      	adds	r7, #64	; 0x40
 8003184:	46bd      	mov	sp, r7
 8003186:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800318a:	bf00      	nop
 800318c:	40023800 	.word	0x40023800
 8003190:	00f42400 	.word	0x00f42400
 8003194:	017d7840 	.word	0x017d7840

08003198 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800319c:	4b03      	ldr	r3, [pc, #12]	; (80031ac <HAL_RCC_GetHCLKFreq+0x14>)
 800319e:	681b      	ldr	r3, [r3, #0]
}
 80031a0:	4618      	mov	r0, r3
 80031a2:	46bd      	mov	sp, r7
 80031a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a8:	4770      	bx	lr
 80031aa:	bf00      	nop
 80031ac:	2000000c 	.word	0x2000000c

080031b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e07b      	b.n	80032ba <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d108      	bne.n	80031dc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031d2:	d009      	beq.n	80031e8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	61da      	str	r2, [r3, #28]
 80031da:	e005      	b.n	80031e8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d106      	bne.n	8003208 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2200      	movs	r2, #0
 80031fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f7fd fcd6 	bl	8000bb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2202      	movs	r2, #2
 800320c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800321e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003230:	431a      	orrs	r2, r3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	68db      	ldr	r3, [r3, #12]
 8003236:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800323a:	431a      	orrs	r2, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	431a      	orrs	r2, r3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	695b      	ldr	r3, [r3, #20]
 800324a:	f003 0301 	and.w	r3, r3, #1
 800324e:	431a      	orrs	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003258:	431a      	orrs	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003262:	431a      	orrs	r2, r3
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6a1b      	ldr	r3, [r3, #32]
 8003268:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800326c:	ea42 0103 	orr.w	r1, r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003274:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	430a      	orrs	r2, r1
 800327e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	699b      	ldr	r3, [r3, #24]
 8003284:	0c1b      	lsrs	r3, r3, #16
 8003286:	f003 0104 	and.w	r1, r3, #4
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328e:	f003 0210 	and.w	r2, r3, #16
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	430a      	orrs	r2, r1
 8003298:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	69da      	ldr	r2, [r3, #28]
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032a8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b088      	sub	sp, #32
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	60f8      	str	r0, [r7, #12]
 80032ca:	60b9      	str	r1, [r7, #8]
 80032cc:	603b      	str	r3, [r7, #0]
 80032ce:	4613      	mov	r3, r2
 80032d0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80032d2:	2300      	movs	r3, #0
 80032d4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80032dc:	2b01      	cmp	r3, #1
 80032de:	d101      	bne.n	80032e4 <HAL_SPI_Transmit+0x22>
 80032e0:	2302      	movs	r3, #2
 80032e2:	e126      	b.n	8003532 <HAL_SPI_Transmit+0x270>
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2201      	movs	r2, #1
 80032e8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80032ec:	f7fd fdd4 	bl	8000e98 <HAL_GetTick>
 80032f0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80032f2:	88fb      	ldrh	r3, [r7, #6]
 80032f4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032fc:	b2db      	uxtb	r3, r3
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d002      	beq.n	8003308 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003302:	2302      	movs	r3, #2
 8003304:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003306:	e10b      	b.n	8003520 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d002      	beq.n	8003314 <HAL_SPI_Transmit+0x52>
 800330e:	88fb      	ldrh	r3, [r7, #6]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d102      	bne.n	800331a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003314:	2301      	movs	r3, #1
 8003316:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003318:	e102      	b.n	8003520 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	2203      	movs	r2, #3
 800331e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2200      	movs	r2, #0
 8003326:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	68ba      	ldr	r2, [r7, #8]
 800332c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	88fa      	ldrh	r2, [r7, #6]
 8003332:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	88fa      	ldrh	r2, [r7, #6]
 8003338:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2200      	movs	r2, #0
 8003344:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	2200      	movs	r2, #0
 800334a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	2200      	movs	r2, #0
 8003356:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	689b      	ldr	r3, [r3, #8]
 800335c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003360:	d10f      	bne.n	8003382 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003370:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003380:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800338c:	2b40      	cmp	r3, #64	; 0x40
 800338e:	d007      	beq.n	80033a0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681a      	ldr	r2, [r3, #0]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800339e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80033a8:	d14b      	bne.n	8003442 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d002      	beq.n	80033b8 <HAL_SPI_Transmit+0xf6>
 80033b2:	8afb      	ldrh	r3, [r7, #22]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d13e      	bne.n	8003436 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033bc:	881a      	ldrh	r2, [r3, #0]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033c8:	1c9a      	adds	r2, r3, #2
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80033d2:	b29b      	uxth	r3, r3
 80033d4:	3b01      	subs	r3, #1
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80033dc:	e02b      	b.n	8003436 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	2b02      	cmp	r3, #2
 80033ea:	d112      	bne.n	8003412 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033f0:	881a      	ldrh	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fc:	1c9a      	adds	r2, r3, #2
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003406:	b29b      	uxth	r3, r3
 8003408:	3b01      	subs	r3, #1
 800340a:	b29a      	uxth	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003410:	e011      	b.n	8003436 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003412:	f7fd fd41 	bl	8000e98 <HAL_GetTick>
 8003416:	4602      	mov	r2, r0
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	1ad3      	subs	r3, r2, r3
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d803      	bhi.n	800342a <HAL_SPI_Transmit+0x168>
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003428:	d102      	bne.n	8003430 <HAL_SPI_Transmit+0x16e>
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d102      	bne.n	8003436 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003434:	e074      	b.n	8003520 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800343a:	b29b      	uxth	r3, r3
 800343c:	2b00      	cmp	r3, #0
 800343e:	d1ce      	bne.n	80033de <HAL_SPI_Transmit+0x11c>
 8003440:	e04c      	b.n	80034dc <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d002      	beq.n	8003450 <HAL_SPI_Transmit+0x18e>
 800344a:	8afb      	ldrh	r3, [r7, #22]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d140      	bne.n	80034d2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	330c      	adds	r3, #12
 800345a:	7812      	ldrb	r2, [r2, #0]
 800345c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003462:	1c5a      	adds	r2, r3, #1
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800346c:	b29b      	uxth	r3, r3
 800346e:	3b01      	subs	r3, #1
 8003470:	b29a      	uxth	r2, r3
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003476:	e02c      	b.n	80034d2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f003 0302 	and.w	r3, r3, #2
 8003482:	2b02      	cmp	r3, #2
 8003484:	d113      	bne.n	80034ae <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	330c      	adds	r3, #12
 8003490:	7812      	ldrb	r2, [r2, #0]
 8003492:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003498:	1c5a      	adds	r2, r3, #1
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	86da      	strh	r2, [r3, #54]	; 0x36
 80034ac:	e011      	b.n	80034d2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034ae:	f7fd fcf3 	bl	8000e98 <HAL_GetTick>
 80034b2:	4602      	mov	r2, r0
 80034b4:	69bb      	ldr	r3, [r7, #24]
 80034b6:	1ad3      	subs	r3, r2, r3
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d803      	bhi.n	80034c6 <HAL_SPI_Transmit+0x204>
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034c4:	d102      	bne.n	80034cc <HAL_SPI_Transmit+0x20a>
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d102      	bne.n	80034d2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80034cc:	2303      	movs	r3, #3
 80034ce:	77fb      	strb	r3, [r7, #31]
          goto error;
 80034d0:	e026      	b.n	8003520 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034d6:	b29b      	uxth	r3, r3
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1cd      	bne.n	8003478 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	6839      	ldr	r1, [r7, #0]
 80034e0:	68f8      	ldr	r0, [r7, #12]
 80034e2:	f000 f8b3 	bl	800364c <SPI_EndRxTxTransaction>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d002      	beq.n	80034f2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	2220      	movs	r2, #32
 80034f0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d10a      	bne.n	8003510 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80034fa:	2300      	movs	r3, #0
 80034fc:	613b      	str	r3, [r7, #16]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	613b      	str	r3, [r7, #16]
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	613b      	str	r3, [r7, #16]
 800350e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003514:	2b00      	cmp	r3, #0
 8003516:	d002      	beq.n	800351e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	77fb      	strb	r3, [r7, #31]
 800351c:	e000      	b.n	8003520 <HAL_SPI_Transmit+0x25e>
  }

error:
 800351e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2200      	movs	r2, #0
 800352c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003530:	7ffb      	ldrb	r3, [r7, #31]
}
 8003532:	4618      	mov	r0, r3
 8003534:	3720      	adds	r7, #32
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
	...

0800353c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	603b      	str	r3, [r7, #0]
 8003548:	4613      	mov	r3, r2
 800354a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800354c:	f7fd fca4 	bl	8000e98 <HAL_GetTick>
 8003550:	4602      	mov	r2, r0
 8003552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003554:	1a9b      	subs	r3, r3, r2
 8003556:	683a      	ldr	r2, [r7, #0]
 8003558:	4413      	add	r3, r2
 800355a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800355c:	f7fd fc9c 	bl	8000e98 <HAL_GetTick>
 8003560:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003562:	4b39      	ldr	r3, [pc, #228]	; (8003648 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	015b      	lsls	r3, r3, #5
 8003568:	0d1b      	lsrs	r3, r3, #20
 800356a:	69fa      	ldr	r2, [r7, #28]
 800356c:	fb02 f303 	mul.w	r3, r2, r3
 8003570:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003572:	e054      	b.n	800361e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800357a:	d050      	beq.n	800361e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800357c:	f7fd fc8c 	bl	8000e98 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	69fa      	ldr	r2, [r7, #28]
 8003588:	429a      	cmp	r2, r3
 800358a:	d902      	bls.n	8003592 <SPI_WaitFlagStateUntilTimeout+0x56>
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d13d      	bne.n	800360e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80035a0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	685b      	ldr	r3, [r3, #4]
 80035a6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80035aa:	d111      	bne.n	80035d0 <SPI_WaitFlagStateUntilTimeout+0x94>
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035b4:	d004      	beq.n	80035c0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	689b      	ldr	r3, [r3, #8]
 80035ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80035be:	d107      	bne.n	80035d0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035ce:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035d8:	d10f      	bne.n	80035fa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80035e8:	601a      	str	r2, [r3, #0]
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80035f8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800360a:	2303      	movs	r3, #3
 800360c:	e017      	b.n	800363e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d101      	bne.n	8003618 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003614:	2300      	movs	r3, #0
 8003616:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003618:	697b      	ldr	r3, [r7, #20]
 800361a:	3b01      	subs	r3, #1
 800361c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689a      	ldr	r2, [r3, #8]
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	4013      	ands	r3, r2
 8003628:	68ba      	ldr	r2, [r7, #8]
 800362a:	429a      	cmp	r2, r3
 800362c:	bf0c      	ite	eq
 800362e:	2301      	moveq	r3, #1
 8003630:	2300      	movne	r3, #0
 8003632:	b2db      	uxtb	r3, r3
 8003634:	461a      	mov	r2, r3
 8003636:	79fb      	ldrb	r3, [r7, #7]
 8003638:	429a      	cmp	r2, r3
 800363a:	d19b      	bne.n	8003574 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3720      	adds	r7, #32
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	2000000c 	.word	0x2000000c

0800364c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b088      	sub	sp, #32
 8003650:	af02      	add	r7, sp, #8
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	60b9      	str	r1, [r7, #8]
 8003656:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003658:	4b1b      	ldr	r3, [pc, #108]	; (80036c8 <SPI_EndRxTxTransaction+0x7c>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	4a1b      	ldr	r2, [pc, #108]	; (80036cc <SPI_EndRxTxTransaction+0x80>)
 800365e:	fba2 2303 	umull	r2, r3, r2, r3
 8003662:	0d5b      	lsrs	r3, r3, #21
 8003664:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003668:	fb02 f303 	mul.w	r3, r2, r3
 800366c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003676:	d112      	bne.n	800369e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	9300      	str	r3, [sp, #0]
 800367c:	68bb      	ldr	r3, [r7, #8]
 800367e:	2200      	movs	r2, #0
 8003680:	2180      	movs	r1, #128	; 0x80
 8003682:	68f8      	ldr	r0, [r7, #12]
 8003684:	f7ff ff5a 	bl	800353c <SPI_WaitFlagStateUntilTimeout>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d016      	beq.n	80036bc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003692:	f043 0220 	orr.w	r2, r3, #32
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e00f      	b.n	80036be <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00a      	beq.n	80036ba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	3b01      	subs	r3, #1
 80036a8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b4:	2b80      	cmp	r3, #128	; 0x80
 80036b6:	d0f2      	beq.n	800369e <SPI_EndRxTxTransaction+0x52>
 80036b8:	e000      	b.n	80036bc <SPI_EndRxTxTransaction+0x70>
        break;
 80036ba:	bf00      	nop
  }

  return HAL_OK;
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3718      	adds	r7, #24
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	2000000c 	.word	0x2000000c
 80036cc:	165e9f81 	.word	0x165e9f81

080036d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80036d0:	b084      	sub	sp, #16
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b084      	sub	sp, #16
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
 80036da:	f107 001c 	add.w	r0, r7, #28
 80036de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80036e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d122      	bne.n	800372e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	68db      	ldr	r3, [r3, #12]
 80036f8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80036fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003700:	687a      	ldr	r2, [r7, #4]
 8003702:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003712:	2b01      	cmp	r3, #1
 8003714:	d105      	bne.n	8003722 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	68db      	ldr	r3, [r3, #12]
 800371a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f001 fbee 	bl	8004f04 <USB_CoreReset>
 8003728:	4603      	mov	r3, r0
 800372a:	73fb      	strb	r3, [r7, #15]
 800372c:	e01a      	b.n	8003764 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68db      	ldr	r3, [r3, #12]
 8003732:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800373a:	6878      	ldr	r0, [r7, #4]
 800373c:	f001 fbe2 	bl	8004f04 <USB_CoreReset>
 8003740:	4603      	mov	r3, r0
 8003742:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003744:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003746:	2b00      	cmp	r3, #0
 8003748:	d106      	bne.n	8003758 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	639a      	str	r2, [r3, #56]	; 0x38
 8003756:	e005      	b.n	8003764 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800375c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003764:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003766:	2b01      	cmp	r3, #1
 8003768:	d10b      	bne.n	8003782 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	f043 0206 	orr.w	r2, r3, #6
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f043 0220 	orr.w	r2, r3, #32
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003782:	7bfb      	ldrb	r3, [r7, #15]
}
 8003784:	4618      	mov	r0, r3
 8003786:	3710      	adds	r7, #16
 8003788:	46bd      	mov	sp, r7
 800378a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800378e:	b004      	add	sp, #16
 8003790:	4770      	bx	lr
	...

08003794 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8003794:	b480      	push	{r7}
 8003796:	b087      	sub	sp, #28
 8003798:	af00      	add	r7, sp, #0
 800379a:	60f8      	str	r0, [r7, #12]
 800379c:	60b9      	str	r1, [r7, #8]
 800379e:	4613      	mov	r3, r2
 80037a0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80037a2:	79fb      	ldrb	r3, [r7, #7]
 80037a4:	2b02      	cmp	r3, #2
 80037a6:	d165      	bne.n	8003874 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	4a41      	ldr	r2, [pc, #260]	; (80038b0 <USB_SetTurnaroundTime+0x11c>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d906      	bls.n	80037be <USB_SetTurnaroundTime+0x2a>
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	4a40      	ldr	r2, [pc, #256]	; (80038b4 <USB_SetTurnaroundTime+0x120>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d202      	bcs.n	80037be <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80037b8:	230f      	movs	r3, #15
 80037ba:	617b      	str	r3, [r7, #20]
 80037bc:	e062      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	4a3c      	ldr	r2, [pc, #240]	; (80038b4 <USB_SetTurnaroundTime+0x120>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d306      	bcc.n	80037d4 <USB_SetTurnaroundTime+0x40>
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	4a3b      	ldr	r2, [pc, #236]	; (80038b8 <USB_SetTurnaroundTime+0x124>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d202      	bcs.n	80037d4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80037ce:	230e      	movs	r3, #14
 80037d0:	617b      	str	r3, [r7, #20]
 80037d2:	e057      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	4a38      	ldr	r2, [pc, #224]	; (80038b8 <USB_SetTurnaroundTime+0x124>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d306      	bcc.n	80037ea <USB_SetTurnaroundTime+0x56>
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	4a37      	ldr	r2, [pc, #220]	; (80038bc <USB_SetTurnaroundTime+0x128>)
 80037e0:	4293      	cmp	r3, r2
 80037e2:	d202      	bcs.n	80037ea <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80037e4:	230d      	movs	r3, #13
 80037e6:	617b      	str	r3, [r7, #20]
 80037e8:	e04c      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	4a33      	ldr	r2, [pc, #204]	; (80038bc <USB_SetTurnaroundTime+0x128>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d306      	bcc.n	8003800 <USB_SetTurnaroundTime+0x6c>
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	4a32      	ldr	r2, [pc, #200]	; (80038c0 <USB_SetTurnaroundTime+0x12c>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d802      	bhi.n	8003800 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80037fa:	230c      	movs	r3, #12
 80037fc:	617b      	str	r3, [r7, #20]
 80037fe:	e041      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8003800:	68bb      	ldr	r3, [r7, #8]
 8003802:	4a2f      	ldr	r2, [pc, #188]	; (80038c0 <USB_SetTurnaroundTime+0x12c>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d906      	bls.n	8003816 <USB_SetTurnaroundTime+0x82>
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	4a2e      	ldr	r2, [pc, #184]	; (80038c4 <USB_SetTurnaroundTime+0x130>)
 800380c:	4293      	cmp	r3, r2
 800380e:	d802      	bhi.n	8003816 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8003810:	230b      	movs	r3, #11
 8003812:	617b      	str	r3, [r7, #20]
 8003814:	e036      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8003816:	68bb      	ldr	r3, [r7, #8]
 8003818:	4a2a      	ldr	r2, [pc, #168]	; (80038c4 <USB_SetTurnaroundTime+0x130>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d906      	bls.n	800382c <USB_SetTurnaroundTime+0x98>
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	4a29      	ldr	r2, [pc, #164]	; (80038c8 <USB_SetTurnaroundTime+0x134>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d802      	bhi.n	800382c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8003826:	230a      	movs	r3, #10
 8003828:	617b      	str	r3, [r7, #20]
 800382a:	e02b      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	4a26      	ldr	r2, [pc, #152]	; (80038c8 <USB_SetTurnaroundTime+0x134>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d906      	bls.n	8003842 <USB_SetTurnaroundTime+0xae>
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	4a25      	ldr	r2, [pc, #148]	; (80038cc <USB_SetTurnaroundTime+0x138>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d202      	bcs.n	8003842 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800383c:	2309      	movs	r3, #9
 800383e:	617b      	str	r3, [r7, #20]
 8003840:	e020      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	4a21      	ldr	r2, [pc, #132]	; (80038cc <USB_SetTurnaroundTime+0x138>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d306      	bcc.n	8003858 <USB_SetTurnaroundTime+0xc4>
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	4a20      	ldr	r2, [pc, #128]	; (80038d0 <USB_SetTurnaroundTime+0x13c>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d802      	bhi.n	8003858 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8003852:	2308      	movs	r3, #8
 8003854:	617b      	str	r3, [r7, #20]
 8003856:	e015      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	4a1d      	ldr	r2, [pc, #116]	; (80038d0 <USB_SetTurnaroundTime+0x13c>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d906      	bls.n	800386e <USB_SetTurnaroundTime+0xda>
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	4a1c      	ldr	r2, [pc, #112]	; (80038d4 <USB_SetTurnaroundTime+0x140>)
 8003864:	4293      	cmp	r3, r2
 8003866:	d202      	bcs.n	800386e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8003868:	2307      	movs	r3, #7
 800386a:	617b      	str	r3, [r7, #20]
 800386c:	e00a      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800386e:	2306      	movs	r3, #6
 8003870:	617b      	str	r3, [r7, #20]
 8003872:	e007      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8003874:	79fb      	ldrb	r3, [r7, #7]
 8003876:	2b00      	cmp	r3, #0
 8003878:	d102      	bne.n	8003880 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800387a:	2309      	movs	r3, #9
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	e001      	b.n	8003884 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8003880:	2309      	movs	r3, #9
 8003882:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	68da      	ldr	r2, [r3, #12]
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	029b      	lsls	r3, r3, #10
 8003898:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800389c:	431a      	orrs	r2, r3
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80038a2:	2300      	movs	r3, #0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	371c      	adds	r7, #28
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	00d8acbf 	.word	0x00d8acbf
 80038b4:	00e4e1c0 	.word	0x00e4e1c0
 80038b8:	00f42400 	.word	0x00f42400
 80038bc:	01067380 	.word	0x01067380
 80038c0:	011a499f 	.word	0x011a499f
 80038c4:	01312cff 	.word	0x01312cff
 80038c8:	014ca43f 	.word	0x014ca43f
 80038cc:	016e3600 	.word	0x016e3600
 80038d0:	01a6ab1f 	.word	0x01a6ab1f
 80038d4:	01e84800 	.word	0x01e84800

080038d8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689b      	ldr	r3, [r3, #8]
 80038e4:	f043 0201 	orr.w	r2, r3, #1
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	370c      	adds	r7, #12
 80038f2:	46bd      	mov	sp, r7
 80038f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f8:	4770      	bx	lr

080038fa <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80038fa:	b480      	push	{r7}
 80038fc:	b083      	sub	sp, #12
 80038fe:	af00      	add	r7, sp, #0
 8003900:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f023 0201 	bic.w	r2, r3, #1
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	370c      	adds	r7, #12
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr

0800391c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
 8003924:	460b      	mov	r3, r1
 8003926:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003928:	2300      	movs	r3, #0
 800392a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003938:	78fb      	ldrb	r3, [r7, #3]
 800393a:	2b01      	cmp	r3, #1
 800393c:	d115      	bne.n	800396a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800394a:	2001      	movs	r0, #1
 800394c:	f7fd fab0 	bl	8000eb0 <HAL_Delay>
      ms++;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	3301      	adds	r3, #1
 8003954:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	f001 fa45 	bl	8004de6 <USB_GetMode>
 800395c:	4603      	mov	r3, r0
 800395e:	2b01      	cmp	r3, #1
 8003960:	d01e      	beq.n	80039a0 <USB_SetCurrentMode+0x84>
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2b31      	cmp	r3, #49	; 0x31
 8003966:	d9f0      	bls.n	800394a <USB_SetCurrentMode+0x2e>
 8003968:	e01a      	b.n	80039a0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800396a:	78fb      	ldrb	r3, [r7, #3]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d115      	bne.n	800399c <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800397c:	2001      	movs	r0, #1
 800397e:	f7fd fa97 	bl	8000eb0 <HAL_Delay>
      ms++;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	3301      	adds	r3, #1
 8003986:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f001 fa2c 	bl	8004de6 <USB_GetMode>
 800398e:	4603      	mov	r3, r0
 8003990:	2b00      	cmp	r3, #0
 8003992:	d005      	beq.n	80039a0 <USB_SetCurrentMode+0x84>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2b31      	cmp	r3, #49	; 0x31
 8003998:	d9f0      	bls.n	800397c <USB_SetCurrentMode+0x60>
 800399a:	e001      	b.n	80039a0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e005      	b.n	80039ac <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2b32      	cmp	r3, #50	; 0x32
 80039a4:	d101      	bne.n	80039aa <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e000      	b.n	80039ac <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80039aa:	2300      	movs	r3, #0
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	3710      	adds	r7, #16
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bd80      	pop	{r7, pc}

080039b4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80039b4:	b084      	sub	sp, #16
 80039b6:	b580      	push	{r7, lr}
 80039b8:	b086      	sub	sp, #24
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	6078      	str	r0, [r7, #4]
 80039be:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80039c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80039c6:	2300      	movs	r3, #0
 80039c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80039ce:	2300      	movs	r3, #0
 80039d0:	613b      	str	r3, [r7, #16]
 80039d2:	e009      	b.n	80039e8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80039d4:	687a      	ldr	r2, [r7, #4]
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	3340      	adds	r3, #64	; 0x40
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	4413      	add	r3, r2
 80039de:	2200      	movs	r2, #0
 80039e0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80039e2:	693b      	ldr	r3, [r7, #16]
 80039e4:	3301      	adds	r3, #1
 80039e6:	613b      	str	r3, [r7, #16]
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	2b0e      	cmp	r3, #14
 80039ec:	d9f2      	bls.n	80039d4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80039ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d11c      	bne.n	8003a2e <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80039fa:	685b      	ldr	r3, [r3, #4]
 80039fc:	68fa      	ldr	r2, [r7, #12]
 80039fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a02:	f043 0302 	orr.w	r3, r3, #2
 8003a06:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a0c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a18:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a24:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	639a      	str	r2, [r3, #56]	; 0x38
 8003a2c:	e00b      	b.n	8003a46 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a32:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a3e:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003a4c:	461a      	mov	r2, r3
 8003a4e:	2300      	movs	r3, #0
 8003a50:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a58:	4619      	mov	r1, r3
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a60:	461a      	mov	r2, r3
 8003a62:	680b      	ldr	r3, [r1, #0]
 8003a64:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003a66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d10c      	bne.n	8003a86 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003a6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d104      	bne.n	8003a7c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003a72:	2100      	movs	r1, #0
 8003a74:	6878      	ldr	r0, [r7, #4]
 8003a76:	f000 f965 	bl	8003d44 <USB_SetDevSpeed>
 8003a7a:	e008      	b.n	8003a8e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003a7c:	2101      	movs	r1, #1
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f000 f960 	bl	8003d44 <USB_SetDevSpeed>
 8003a84:	e003      	b.n	8003a8e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003a86:	2103      	movs	r1, #3
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 f95b 	bl	8003d44 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003a8e:	2110      	movs	r1, #16
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f000 f8f3 	bl	8003c7c <USB_FlushTxFifo>
 8003a96:	4603      	mov	r3, r0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d001      	beq.n	8003aa0 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8003a9c:	2301      	movs	r3, #1
 8003a9e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f000 f91f 	bl	8003ce4 <USB_FlushRxFifo>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d001      	beq.n	8003ab0 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8003aac:	2301      	movs	r3, #1
 8003aae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	2300      	movs	r3, #0
 8003aba:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003ace:	461a      	mov	r2, r3
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	613b      	str	r3, [r7, #16]
 8003ad8:	e043      	b.n	8003b62 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	015a      	lsls	r2, r3, #5
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	4413      	add	r3, r2
 8003ae2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003aec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003af0:	d118      	bne.n	8003b24 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d10a      	bne.n	8003b0e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003af8:	693b      	ldr	r3, [r7, #16]
 8003afa:	015a      	lsls	r2, r3, #5
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4413      	add	r3, r2
 8003b00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b04:	461a      	mov	r2, r3
 8003b06:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003b0a:	6013      	str	r3, [r2, #0]
 8003b0c:	e013      	b.n	8003b36 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	015a      	lsls	r2, r3, #5
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	4413      	add	r3, r2
 8003b16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b1a:	461a      	mov	r2, r3
 8003b1c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003b20:	6013      	str	r3, [r2, #0]
 8003b22:	e008      	b.n	8003b36 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	015a      	lsls	r2, r3, #5
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b30:	461a      	mov	r2, r3
 8003b32:	2300      	movs	r3, #0
 8003b34:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	015a      	lsls	r2, r3, #5
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	4413      	add	r3, r2
 8003b3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b42:	461a      	mov	r2, r3
 8003b44:	2300      	movs	r3, #0
 8003b46:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	015a      	lsls	r2, r3, #5
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	4413      	add	r3, r2
 8003b50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b54:	461a      	mov	r2, r3
 8003b56:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b5a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	3301      	adds	r3, #1
 8003b60:	613b      	str	r3, [r7, #16]
 8003b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	429a      	cmp	r2, r3
 8003b68:	d3b7      	bcc.n	8003ada <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003b6a:	2300      	movs	r3, #0
 8003b6c:	613b      	str	r3, [r7, #16]
 8003b6e:	e043      	b.n	8003bf8 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	015a      	lsls	r2, r3, #5
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4413      	add	r3, r2
 8003b78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003b82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003b86:	d118      	bne.n	8003bba <USB_DevInit+0x206>
    {
      if (i == 0U)
 8003b88:	693b      	ldr	r3, [r7, #16]
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d10a      	bne.n	8003ba4 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8003b8e:	693b      	ldr	r3, [r7, #16]
 8003b90:	015a      	lsls	r2, r3, #5
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	4413      	add	r3, r2
 8003b96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003ba0:	6013      	str	r3, [r2, #0]
 8003ba2:	e013      	b.n	8003bcc <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	015a      	lsls	r2, r3, #5
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	4413      	add	r3, r2
 8003bac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bb0:	461a      	mov	r2, r3
 8003bb2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003bb6:	6013      	str	r3, [r2, #0]
 8003bb8:	e008      	b.n	8003bcc <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	015a      	lsls	r2, r3, #5
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bc6:	461a      	mov	r2, r3
 8003bc8:	2300      	movs	r3, #0
 8003bca:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	015a      	lsls	r2, r3, #5
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	4413      	add	r3, r2
 8003bd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bd8:	461a      	mov	r2, r3
 8003bda:	2300      	movs	r3, #0
 8003bdc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	015a      	lsls	r2, r3, #5
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	4413      	add	r3, r2
 8003be6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003bea:	461a      	mov	r2, r3
 8003bec:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003bf0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003bf2:	693b      	ldr	r3, [r7, #16]
 8003bf4:	3301      	adds	r3, #1
 8003bf6:	613b      	str	r3, [r7, #16]
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	d3b7      	bcc.n	8003b70 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c06:	691b      	ldr	r3, [r3, #16]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c12:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003c20:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8003c22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d105      	bne.n	8003c34 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	f043 0210 	orr.w	r2, r3, #16
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	699a      	ldr	r2, [r3, #24]
 8003c38:	4b0f      	ldr	r3, [pc, #60]	; (8003c78 <USB_DevInit+0x2c4>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d005      	beq.n	8003c52 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	699b      	ldr	r3, [r3, #24]
 8003c4a:	f043 0208 	orr.w	r2, r3, #8
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8003c52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d107      	bne.n	8003c68 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	699b      	ldr	r3, [r3, #24]
 8003c5c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003c60:	f043 0304 	orr.w	r3, r3, #4
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8003c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	3718      	adds	r7, #24
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c74:	b004      	add	sp, #16
 8003c76:	4770      	bx	lr
 8003c78:	803c3800 	.word	0x803c3800

08003c7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	b085      	sub	sp, #20
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8003c86:	2300      	movs	r3, #0
 8003c88:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	3301      	adds	r3, #1
 8003c8e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	4a13      	ldr	r2, [pc, #76]	; (8003ce0 <USB_FlushTxFifo+0x64>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d901      	bls.n	8003c9c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e01b      	b.n	8003cd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	daf2      	bge.n	8003c8a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	019b      	lsls	r3, r3, #6
 8003cac:	f043 0220 	orr.w	r2, r3, #32
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	4a08      	ldr	r2, [pc, #32]	; (8003ce0 <USB_FlushTxFifo+0x64>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d901      	bls.n	8003cc6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8003cc2:	2303      	movs	r3, #3
 8003cc4:	e006      	b.n	8003cd4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	f003 0320 	and.w	r3, r3, #32
 8003cce:	2b20      	cmp	r3, #32
 8003cd0:	d0f0      	beq.n	8003cb4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8003cd2:	2300      	movs	r3, #0
}
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	3714      	adds	r7, #20
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr
 8003ce0:	00030d40 	.word	0x00030d40

08003ce4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b085      	sub	sp, #20
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003cec:	2300      	movs	r3, #0
 8003cee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	4a11      	ldr	r2, [pc, #68]	; (8003d40 <USB_FlushRxFifo+0x5c>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d901      	bls.n	8003d02 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	e018      	b.n	8003d34 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	daf2      	bge.n	8003cf0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2210      	movs	r2, #16
 8003d12:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	3301      	adds	r3, #1
 8003d18:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4a08      	ldr	r2, [pc, #32]	; (8003d40 <USB_FlushRxFifo+0x5c>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d901      	bls.n	8003d26 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e006      	b.n	8003d34 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	691b      	ldr	r3, [r3, #16]
 8003d2a:	f003 0310 	and.w	r3, r3, #16
 8003d2e:	2b10      	cmp	r3, #16
 8003d30:	d0f0      	beq.n	8003d14 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3714      	adds	r7, #20
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3e:	4770      	bx	lr
 8003d40:	00030d40 	.word	0x00030d40

08003d44 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d5a:	681a      	ldr	r2, [r3, #0]
 8003d5c:	78fb      	ldrb	r3, [r7, #3]
 8003d5e:	68f9      	ldr	r1, [r7, #12]
 8003d60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003d64:	4313      	orrs	r3, r2
 8003d66:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3714      	adds	r7, #20
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr

08003d76 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8003d76:	b480      	push	{r7}
 8003d78:	b087      	sub	sp, #28
 8003d7a:	af00      	add	r7, sp, #0
 8003d7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	f003 0306 	and.w	r3, r3, #6
 8003d8e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d102      	bne.n	8003d9c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8003d96:	2300      	movs	r3, #0
 8003d98:	75fb      	strb	r3, [r7, #23]
 8003d9a:	e00a      	b.n	8003db2 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d002      	beq.n	8003da8 <USB_GetDevSpeed+0x32>
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2b06      	cmp	r3, #6
 8003da6:	d102      	bne.n	8003dae <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8003da8:	2302      	movs	r3, #2
 8003daa:	75fb      	strb	r3, [r7, #23]
 8003dac:	e001      	b.n	8003db2 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8003dae:	230f      	movs	r3, #15
 8003db0:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8003db2:	7dfb      	ldrb	r3, [r7, #23]
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	371c      	adds	r7, #28
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b085      	sub	sp, #20
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	785b      	ldrb	r3, [r3, #1]
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	d13a      	bne.n	8003e52 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003de2:	69da      	ldr	r2, [r3, #28]
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	781b      	ldrb	r3, [r3, #0]
 8003de8:	f003 030f 	and.w	r3, r3, #15
 8003dec:	2101      	movs	r1, #1
 8003dee:	fa01 f303 	lsl.w	r3, r1, r3
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	68f9      	ldr	r1, [r7, #12]
 8003df6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	015a      	lsls	r2, r3, #5
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	4413      	add	r3, r2
 8003e06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d155      	bne.n	8003ec0 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	015a      	lsls	r2, r3, #5
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003e20:	681a      	ldr	r2, [r3, #0]
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	68db      	ldr	r3, [r3, #12]
 8003e26:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	791b      	ldrb	r3, [r3, #4]
 8003e2e:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003e30:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	059b      	lsls	r3, r3, #22
 8003e36:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	68ba      	ldr	r2, [r7, #8]
 8003e3c:	0151      	lsls	r1, r2, #5
 8003e3e:	68fa      	ldr	r2, [r7, #12]
 8003e40:	440a      	add	r2, r1
 8003e42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003e46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003e4e:	6013      	str	r3, [r2, #0]
 8003e50:	e036      	b.n	8003ec0 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e58:	69da      	ldr	r2, [r3, #28]
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	f003 030f 	and.w	r3, r3, #15
 8003e62:	2101      	movs	r1, #1
 8003e64:	fa01 f303 	lsl.w	r3, r1, r3
 8003e68:	041b      	lsls	r3, r3, #16
 8003e6a:	68f9      	ldr	r1, [r7, #12]
 8003e6c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003e70:	4313      	orrs	r3, r2
 8003e72:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	015a      	lsls	r2, r3, #5
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d11a      	bne.n	8003ec0 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	015a      	lsls	r2, r3, #5
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	4413      	add	r3, r2
 8003e92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	68db      	ldr	r3, [r3, #12]
 8003e9c:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	791b      	ldrb	r3, [r3, #4]
 8003ea4:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8003ea6:	430b      	orrs	r3, r1
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	68ba      	ldr	r2, [r7, #8]
 8003eac:	0151      	lsls	r1, r2, #5
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	440a      	add	r2, r1
 8003eb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003eb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ebe:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8003ec0:	2300      	movs	r3, #0
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
	...

08003ed0 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	781b      	ldrb	r3, [r3, #0]
 8003ee2:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	785b      	ldrb	r3, [r3, #1]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d161      	bne.n	8003fb0 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003eec:	68bb      	ldr	r3, [r7, #8]
 8003eee:	015a      	lsls	r2, r3, #5
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	4413      	add	r3, r2
 8003ef4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003efe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003f02:	d11f      	bne.n	8003f44 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	015a      	lsls	r2, r3, #5
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	0151      	lsls	r1, r2, #5
 8003f16:	68fa      	ldr	r2, [r7, #12]
 8003f18:	440a      	add	r2, r1
 8003f1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f1e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003f22:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8003f24:	68bb      	ldr	r3, [r7, #8]
 8003f26:	015a      	lsls	r2, r3, #5
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	4413      	add	r3, r2
 8003f2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	68ba      	ldr	r2, [r7, #8]
 8003f34:	0151      	lsls	r1, r2, #5
 8003f36:	68fa      	ldr	r2, [r7, #12]
 8003f38:	440a      	add	r2, r1
 8003f3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003f3e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003f42:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f4a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	f003 030f 	and.w	r3, r3, #15
 8003f54:	2101      	movs	r1, #1
 8003f56:	fa01 f303 	lsl.w	r3, r1, r3
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	43db      	mvns	r3, r3
 8003f5e:	68f9      	ldr	r1, [r7, #12]
 8003f60:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003f64:	4013      	ands	r3, r2
 8003f66:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f6e:	69da      	ldr	r2, [r3, #28]
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	781b      	ldrb	r3, [r3, #0]
 8003f74:	f003 030f 	and.w	r3, r3, #15
 8003f78:	2101      	movs	r1, #1
 8003f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	43db      	mvns	r3, r3
 8003f82:	68f9      	ldr	r1, [r7, #12]
 8003f84:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003f88:	4013      	ands	r3, r2
 8003f8a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	015a      	lsls	r2, r3, #5
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	4413      	add	r3, r2
 8003f94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003f98:	681a      	ldr	r2, [r3, #0]
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	0159      	lsls	r1, r3, #5
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	440b      	add	r3, r1
 8003fa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003fa6:	4619      	mov	r1, r3
 8003fa8:	4b35      	ldr	r3, [pc, #212]	; (8004080 <USB_DeactivateEndpoint+0x1b0>)
 8003faa:	4013      	ands	r3, r2
 8003fac:	600b      	str	r3, [r1, #0]
 8003fae:	e060      	b.n	8004072 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	015a      	lsls	r2, r3, #5
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	4413      	add	r3, r2
 8003fb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003fc2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003fc6:	d11f      	bne.n	8004008 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	015a      	lsls	r2, r3, #5
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4413      	add	r3, r2
 8003fd0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	68ba      	ldr	r2, [r7, #8]
 8003fd8:	0151      	lsls	r1, r2, #5
 8003fda:	68fa      	ldr	r2, [r7, #12]
 8003fdc:	440a      	add	r2, r1
 8003fde:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003fe2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003fe6:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	015a      	lsls	r2, r3, #5
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	4413      	add	r3, r2
 8003ff0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	0151      	lsls	r1, r2, #5
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	440a      	add	r2, r1
 8003ffe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004002:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004006:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800400e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	781b      	ldrb	r3, [r3, #0]
 8004014:	f003 030f 	and.w	r3, r3, #15
 8004018:	2101      	movs	r1, #1
 800401a:	fa01 f303 	lsl.w	r3, r1, r3
 800401e:	041b      	lsls	r3, r3, #16
 8004020:	43db      	mvns	r3, r3
 8004022:	68f9      	ldr	r1, [r7, #12]
 8004024:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004028:	4013      	ands	r3, r2
 800402a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004032:	69da      	ldr	r2, [r3, #28]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	f003 030f 	and.w	r3, r3, #15
 800403c:	2101      	movs	r1, #1
 800403e:	fa01 f303 	lsl.w	r3, r1, r3
 8004042:	041b      	lsls	r3, r3, #16
 8004044:	43db      	mvns	r3, r3
 8004046:	68f9      	ldr	r1, [r7, #12]
 8004048:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800404c:	4013      	ands	r3, r2
 800404e:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	015a      	lsls	r2, r3, #5
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4413      	add	r3, r2
 8004058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	0159      	lsls	r1, r3, #5
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	440b      	add	r3, r1
 8004066:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800406a:	4619      	mov	r1, r3
 800406c:	4b05      	ldr	r3, [pc, #20]	; (8004084 <USB_DeactivateEndpoint+0x1b4>)
 800406e:	4013      	ands	r3, r2
 8004070:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3714      	adds	r7, #20
 8004078:	46bd      	mov	sp, r7
 800407a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407e:	4770      	bx	lr
 8004080:	ec337800 	.word	0xec337800
 8004084:	eff37800 	.word	0xeff37800

08004088 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b08a      	sub	sp, #40	; 0x28
 800408c:	af02      	add	r7, sp, #8
 800408e:	60f8      	str	r0, [r7, #12]
 8004090:	60b9      	str	r1, [r7, #8]
 8004092:	4613      	mov	r3, r2
 8004094:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800409a:	68bb      	ldr	r3, [r7, #8]
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	785b      	ldrb	r3, [r3, #1]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	f040 815c 	bne.w	8004362 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d132      	bne.n	8004118 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	015a      	lsls	r2, r3, #5
 80040b6:	69fb      	ldr	r3, [r7, #28]
 80040b8:	4413      	add	r3, r2
 80040ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	69ba      	ldr	r2, [r7, #24]
 80040c2:	0151      	lsls	r1, r2, #5
 80040c4:	69fa      	ldr	r2, [r7, #28]
 80040c6:	440a      	add	r2, r1
 80040c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80040cc:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80040d0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80040d4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80040d6:	69bb      	ldr	r3, [r7, #24]
 80040d8:	015a      	lsls	r2, r3, #5
 80040da:	69fb      	ldr	r3, [r7, #28]
 80040dc:	4413      	add	r3, r2
 80040de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80040e2:	691b      	ldr	r3, [r3, #16]
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	0151      	lsls	r1, r2, #5
 80040e8:	69fa      	ldr	r2, [r7, #28]
 80040ea:	440a      	add	r2, r1
 80040ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80040f0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80040f4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80040f6:	69bb      	ldr	r3, [r7, #24]
 80040f8:	015a      	lsls	r2, r3, #5
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	4413      	add	r3, r2
 80040fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	69ba      	ldr	r2, [r7, #24]
 8004106:	0151      	lsls	r1, r2, #5
 8004108:	69fa      	ldr	r2, [r7, #28]
 800410a:	440a      	add	r2, r1
 800410c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004110:	0cdb      	lsrs	r3, r3, #19
 8004112:	04db      	lsls	r3, r3, #19
 8004114:	6113      	str	r3, [r2, #16]
 8004116:	e074      	b.n	8004202 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004118:	69bb      	ldr	r3, [r7, #24]
 800411a:	015a      	lsls	r2, r3, #5
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	4413      	add	r3, r2
 8004120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004124:	691b      	ldr	r3, [r3, #16]
 8004126:	69ba      	ldr	r2, [r7, #24]
 8004128:	0151      	lsls	r1, r2, #5
 800412a:	69fa      	ldr	r2, [r7, #28]
 800412c:	440a      	add	r2, r1
 800412e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004132:	0cdb      	lsrs	r3, r3, #19
 8004134:	04db      	lsls	r3, r3, #19
 8004136:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004138:	69bb      	ldr	r3, [r7, #24]
 800413a:	015a      	lsls	r2, r3, #5
 800413c:	69fb      	ldr	r3, [r7, #28]
 800413e:	4413      	add	r3, r2
 8004140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	69ba      	ldr	r2, [r7, #24]
 8004148:	0151      	lsls	r1, r2, #5
 800414a:	69fa      	ldr	r2, [r7, #28]
 800414c:	440a      	add	r2, r1
 800414e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004152:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004156:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800415a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	015a      	lsls	r2, r3, #5
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	4413      	add	r3, r2
 8004164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004168:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	6999      	ldr	r1, [r3, #24]
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	440b      	add	r3, r1
 8004174:	1e59      	subs	r1, r3, #1
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	fbb1 f3f3 	udiv	r3, r1, r3
 800417e:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8004180:	4b9d      	ldr	r3, [pc, #628]	; (80043f8 <USB_EPStartXfer+0x370>)
 8004182:	400b      	ands	r3, r1
 8004184:	69b9      	ldr	r1, [r7, #24]
 8004186:	0148      	lsls	r0, r1, #5
 8004188:	69f9      	ldr	r1, [r7, #28]
 800418a:	4401      	add	r1, r0
 800418c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004190:	4313      	orrs	r3, r2
 8004192:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004194:	69bb      	ldr	r3, [r7, #24]
 8004196:	015a      	lsls	r2, r3, #5
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	4413      	add	r3, r2
 800419c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041a0:	691a      	ldr	r2, [r3, #16]
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	699b      	ldr	r3, [r3, #24]
 80041a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041aa:	69b9      	ldr	r1, [r7, #24]
 80041ac:	0148      	lsls	r0, r1, #5
 80041ae:	69f9      	ldr	r1, [r7, #28]
 80041b0:	4401      	add	r1, r0
 80041b2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80041b6:	4313      	orrs	r3, r2
 80041b8:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80041ba:	68bb      	ldr	r3, [r7, #8]
 80041bc:	791b      	ldrb	r3, [r3, #4]
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d11f      	bne.n	8004202 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80041c2:	69bb      	ldr	r3, [r7, #24]
 80041c4:	015a      	lsls	r2, r3, #5
 80041c6:	69fb      	ldr	r3, [r7, #28]
 80041c8:	4413      	add	r3, r2
 80041ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	69ba      	ldr	r2, [r7, #24]
 80041d2:	0151      	lsls	r1, r2, #5
 80041d4:	69fa      	ldr	r2, [r7, #28]
 80041d6:	440a      	add	r2, r1
 80041d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80041dc:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80041e0:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	015a      	lsls	r2, r3, #5
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	4413      	add	r3, r2
 80041ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	69ba      	ldr	r2, [r7, #24]
 80041f2:	0151      	lsls	r1, r2, #5
 80041f4:	69fa      	ldr	r2, [r7, #28]
 80041f6:	440a      	add	r2, r1
 80041f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80041fc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004200:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8004202:	79fb      	ldrb	r3, [r7, #7]
 8004204:	2b01      	cmp	r3, #1
 8004206:	d14b      	bne.n	80042a0 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	695b      	ldr	r3, [r3, #20]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d009      	beq.n	8004224 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004210:	69bb      	ldr	r3, [r7, #24]
 8004212:	015a      	lsls	r2, r3, #5
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	4413      	add	r3, r2
 8004218:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800421c:	461a      	mov	r2, r3
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	695b      	ldr	r3, [r3, #20]
 8004222:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	791b      	ldrb	r3, [r3, #4]
 8004228:	2b01      	cmp	r3, #1
 800422a:	d128      	bne.n	800427e <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004232:	689b      	ldr	r3, [r3, #8]
 8004234:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004238:	2b00      	cmp	r3, #0
 800423a:	d110      	bne.n	800425e <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800423c:	69bb      	ldr	r3, [r7, #24]
 800423e:	015a      	lsls	r2, r3, #5
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	4413      	add	r3, r2
 8004244:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	69ba      	ldr	r2, [r7, #24]
 800424c:	0151      	lsls	r1, r2, #5
 800424e:	69fa      	ldr	r2, [r7, #28]
 8004250:	440a      	add	r2, r1
 8004252:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004256:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800425a:	6013      	str	r3, [r2, #0]
 800425c:	e00f      	b.n	800427e <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800425e:	69bb      	ldr	r3, [r7, #24]
 8004260:	015a      	lsls	r2, r3, #5
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	4413      	add	r3, r2
 8004266:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	0151      	lsls	r1, r2, #5
 8004270:	69fa      	ldr	r2, [r7, #28]
 8004272:	440a      	add	r2, r1
 8004274:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004278:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800427c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	015a      	lsls	r2, r3, #5
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	4413      	add	r3, r2
 8004286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	0151      	lsls	r1, r2, #5
 8004290:	69fa      	ldr	r2, [r7, #28]
 8004292:	440a      	add	r2, r1
 8004294:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004298:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800429c:	6013      	str	r3, [r2, #0]
 800429e:	e133      	b.n	8004508 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80042a0:	69bb      	ldr	r3, [r7, #24]
 80042a2:	015a      	lsls	r2, r3, #5
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	4413      	add	r3, r2
 80042a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	69ba      	ldr	r2, [r7, #24]
 80042b0:	0151      	lsls	r1, r2, #5
 80042b2:	69fa      	ldr	r2, [r7, #28]
 80042b4:	440a      	add	r2, r1
 80042b6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80042ba:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80042be:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80042c0:	68bb      	ldr	r3, [r7, #8]
 80042c2:	791b      	ldrb	r3, [r3, #4]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d015      	beq.n	80042f4 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80042c8:	68bb      	ldr	r3, [r7, #8]
 80042ca:	699b      	ldr	r3, [r3, #24]
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	f000 811b 	beq.w	8004508 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	f003 030f 	and.w	r3, r3, #15
 80042e2:	2101      	movs	r1, #1
 80042e4:	fa01 f303 	lsl.w	r3, r1, r3
 80042e8:	69f9      	ldr	r1, [r7, #28]
 80042ea:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80042ee:	4313      	orrs	r3, r2
 80042f0:	634b      	str	r3, [r1, #52]	; 0x34
 80042f2:	e109      	b.n	8004508 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004300:	2b00      	cmp	r3, #0
 8004302:	d110      	bne.n	8004326 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004304:	69bb      	ldr	r3, [r7, #24]
 8004306:	015a      	lsls	r2, r3, #5
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	4413      	add	r3, r2
 800430c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	69ba      	ldr	r2, [r7, #24]
 8004314:	0151      	lsls	r1, r2, #5
 8004316:	69fa      	ldr	r2, [r7, #28]
 8004318:	440a      	add	r2, r1
 800431a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800431e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004322:	6013      	str	r3, [r2, #0]
 8004324:	e00f      	b.n	8004346 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	015a      	lsls	r2, r3, #5
 800432a:	69fb      	ldr	r3, [r7, #28]
 800432c:	4413      	add	r3, r2
 800432e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	69ba      	ldr	r2, [r7, #24]
 8004336:	0151      	lsls	r1, r2, #5
 8004338:	69fa      	ldr	r2, [r7, #28]
 800433a:	440a      	add	r2, r1
 800433c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004340:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004344:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004346:	68bb      	ldr	r3, [r7, #8]
 8004348:	6919      	ldr	r1, [r3, #16]
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	781a      	ldrb	r2, [r3, #0]
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	b298      	uxth	r0, r3
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	9300      	str	r3, [sp, #0]
 8004358:	4603      	mov	r3, r0
 800435a:	68f8      	ldr	r0, [r7, #12]
 800435c:	f000 fade 	bl	800491c <USB_WritePacket>
 8004360:	e0d2      	b.n	8004508 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	015a      	lsls	r2, r3, #5
 8004366:	69fb      	ldr	r3, [r7, #28]
 8004368:	4413      	add	r3, r2
 800436a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	69ba      	ldr	r2, [r7, #24]
 8004372:	0151      	lsls	r1, r2, #5
 8004374:	69fa      	ldr	r2, [r7, #28]
 8004376:	440a      	add	r2, r1
 8004378:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800437c:	0cdb      	lsrs	r3, r3, #19
 800437e:	04db      	lsls	r3, r3, #19
 8004380:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004382:	69bb      	ldr	r3, [r7, #24]
 8004384:	015a      	lsls	r2, r3, #5
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	4413      	add	r3, r2
 800438a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	0151      	lsls	r1, r2, #5
 8004394:	69fa      	ldr	r2, [r7, #28]
 8004396:	440a      	add	r2, r1
 8004398:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800439c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80043a0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80043a4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	699b      	ldr	r3, [r3, #24]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d126      	bne.n	80043fc <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	015a      	lsls	r2, r3, #5
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	4413      	add	r3, r2
 80043b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043ba:	691a      	ldr	r2, [r3, #16]
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043c4:	69b9      	ldr	r1, [r7, #24]
 80043c6:	0148      	lsls	r0, r1, #5
 80043c8:	69f9      	ldr	r1, [r7, #28]
 80043ca:	4401      	add	r1, r0
 80043cc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80043d0:	4313      	orrs	r3, r2
 80043d2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	015a      	lsls	r2, r3, #5
 80043d8:	69fb      	ldr	r3, [r7, #28]
 80043da:	4413      	add	r3, r2
 80043dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	69ba      	ldr	r2, [r7, #24]
 80043e4:	0151      	lsls	r1, r2, #5
 80043e6:	69fa      	ldr	r2, [r7, #28]
 80043e8:	440a      	add	r2, r1
 80043ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80043ee:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80043f2:	6113      	str	r3, [r2, #16]
 80043f4:	e03a      	b.n	800446c <USB_EPStartXfer+0x3e4>
 80043f6:	bf00      	nop
 80043f8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	699a      	ldr	r2, [r3, #24]
 8004400:	68bb      	ldr	r3, [r7, #8]
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	4413      	add	r3, r2
 8004406:	1e5a      	subs	r2, r3, #1
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004410:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	8afa      	ldrh	r2, [r7, #22]
 8004418:	fb03 f202 	mul.w	r2, r3, r2
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	015a      	lsls	r2, r3, #5
 8004424:	69fb      	ldr	r3, [r7, #28]
 8004426:	4413      	add	r3, r2
 8004428:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800442c:	691a      	ldr	r2, [r3, #16]
 800442e:	8afb      	ldrh	r3, [r7, #22]
 8004430:	04d9      	lsls	r1, r3, #19
 8004432:	4b38      	ldr	r3, [pc, #224]	; (8004514 <USB_EPStartXfer+0x48c>)
 8004434:	400b      	ands	r3, r1
 8004436:	69b9      	ldr	r1, [r7, #24]
 8004438:	0148      	lsls	r0, r1, #5
 800443a:	69f9      	ldr	r1, [r7, #28]
 800443c:	4401      	add	r1, r0
 800443e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004442:	4313      	orrs	r3, r2
 8004444:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8004446:	69bb      	ldr	r3, [r7, #24]
 8004448:	015a      	lsls	r2, r3, #5
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	4413      	add	r3, r2
 800444e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004452:	691a      	ldr	r2, [r3, #16]
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800445c:	69b9      	ldr	r1, [r7, #24]
 800445e:	0148      	lsls	r0, r1, #5
 8004460:	69f9      	ldr	r1, [r7, #28]
 8004462:	4401      	add	r1, r0
 8004464:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004468:	4313      	orrs	r3, r2
 800446a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800446c:	79fb      	ldrb	r3, [r7, #7]
 800446e:	2b01      	cmp	r3, #1
 8004470:	d10d      	bne.n	800448e <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	691b      	ldr	r3, [r3, #16]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d009      	beq.n	800448e <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	6919      	ldr	r1, [r3, #16]
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	015a      	lsls	r2, r3, #5
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	4413      	add	r3, r2
 8004486:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800448a:	460a      	mov	r2, r1
 800448c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800448e:	68bb      	ldr	r3, [r7, #8]
 8004490:	791b      	ldrb	r3, [r3, #4]
 8004492:	2b01      	cmp	r3, #1
 8004494:	d128      	bne.n	80044e8 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004496:	69fb      	ldr	r3, [r7, #28]
 8004498:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d110      	bne.n	80044c8 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80044a6:	69bb      	ldr	r3, [r7, #24]
 80044a8:	015a      	lsls	r2, r3, #5
 80044aa:	69fb      	ldr	r3, [r7, #28]
 80044ac:	4413      	add	r3, r2
 80044ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	69ba      	ldr	r2, [r7, #24]
 80044b6:	0151      	lsls	r1, r2, #5
 80044b8:	69fa      	ldr	r2, [r7, #28]
 80044ba:	440a      	add	r2, r1
 80044bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80044c0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80044c4:	6013      	str	r3, [r2, #0]
 80044c6:	e00f      	b.n	80044e8 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80044c8:	69bb      	ldr	r3, [r7, #24]
 80044ca:	015a      	lsls	r2, r3, #5
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	4413      	add	r3, r2
 80044d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	69ba      	ldr	r2, [r7, #24]
 80044d8:	0151      	lsls	r1, r2, #5
 80044da:	69fa      	ldr	r2, [r7, #28]
 80044dc:	440a      	add	r2, r1
 80044de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80044e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044e6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80044e8:	69bb      	ldr	r3, [r7, #24]
 80044ea:	015a      	lsls	r2, r3, #5
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	4413      	add	r3, r2
 80044f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	69ba      	ldr	r2, [r7, #24]
 80044f8:	0151      	lsls	r1, r2, #5
 80044fa:	69fa      	ldr	r2, [r7, #28]
 80044fc:	440a      	add	r2, r1
 80044fe:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004502:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004506:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004508:	2300      	movs	r3, #0
}
 800450a:	4618      	mov	r0, r3
 800450c:	3720      	adds	r7, #32
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	1ff80000 	.word	0x1ff80000

08004518 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004518:	b480      	push	{r7}
 800451a:	b087      	sub	sp, #28
 800451c:	af00      	add	r7, sp, #0
 800451e:	60f8      	str	r0, [r7, #12]
 8004520:	60b9      	str	r1, [r7, #8]
 8004522:	4613      	mov	r3, r2
 8004524:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	785b      	ldrb	r3, [r3, #1]
 8004534:	2b01      	cmp	r3, #1
 8004536:	f040 80ce 	bne.w	80046d6 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d132      	bne.n	80045a8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	015a      	lsls	r2, r3, #5
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	4413      	add	r3, r2
 800454a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	693a      	ldr	r2, [r7, #16]
 8004552:	0151      	lsls	r1, r2, #5
 8004554:	697a      	ldr	r2, [r7, #20]
 8004556:	440a      	add	r2, r1
 8004558:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800455c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004560:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004564:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	015a      	lsls	r2, r3, #5
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	4413      	add	r3, r2
 800456e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004572:	691b      	ldr	r3, [r3, #16]
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	0151      	lsls	r1, r2, #5
 8004578:	697a      	ldr	r2, [r7, #20]
 800457a:	440a      	add	r2, r1
 800457c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004580:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004584:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	015a      	lsls	r2, r3, #5
 800458a:	697b      	ldr	r3, [r7, #20]
 800458c:	4413      	add	r3, r2
 800458e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	693a      	ldr	r2, [r7, #16]
 8004596:	0151      	lsls	r1, r2, #5
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	440a      	add	r2, r1
 800459c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045a0:	0cdb      	lsrs	r3, r3, #19
 80045a2:	04db      	lsls	r3, r3, #19
 80045a4:	6113      	str	r3, [r2, #16]
 80045a6:	e04e      	b.n	8004646 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	015a      	lsls	r2, r3, #5
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	4413      	add	r3, r2
 80045b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045b4:	691b      	ldr	r3, [r3, #16]
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	0151      	lsls	r1, r2, #5
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	440a      	add	r2, r1
 80045be:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045c2:	0cdb      	lsrs	r3, r3, #19
 80045c4:	04db      	lsls	r3, r3, #19
 80045c6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	693a      	ldr	r2, [r7, #16]
 80045d8:	0151      	lsls	r1, r2, #5
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	440a      	add	r2, r1
 80045de:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80045e2:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80045e6:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80045ea:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	699a      	ldr	r2, [r3, #24]
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d903      	bls.n	8004600 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80045f8:	68bb      	ldr	r3, [r7, #8]
 80045fa:	68da      	ldr	r2, [r3, #12]
 80045fc:	68bb      	ldr	r3, [r7, #8]
 80045fe:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	015a      	lsls	r2, r3, #5
 8004604:	697b      	ldr	r3, [r7, #20]
 8004606:	4413      	add	r3, r2
 8004608:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800460c:	691b      	ldr	r3, [r3, #16]
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	0151      	lsls	r1, r2, #5
 8004612:	697a      	ldr	r2, [r7, #20]
 8004614:	440a      	add	r2, r1
 8004616:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800461a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800461e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	015a      	lsls	r2, r3, #5
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	4413      	add	r3, r2
 8004628:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800462c:	691a      	ldr	r2, [r3, #16]
 800462e:	68bb      	ldr	r3, [r7, #8]
 8004630:	699b      	ldr	r3, [r3, #24]
 8004632:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004636:	6939      	ldr	r1, [r7, #16]
 8004638:	0148      	lsls	r0, r1, #5
 800463a:	6979      	ldr	r1, [r7, #20]
 800463c:	4401      	add	r1, r0
 800463e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8004642:	4313      	orrs	r3, r2
 8004644:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004646:	79fb      	ldrb	r3, [r7, #7]
 8004648:	2b01      	cmp	r3, #1
 800464a:	d11e      	bne.n	800468a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	695b      	ldr	r3, [r3, #20]
 8004650:	2b00      	cmp	r3, #0
 8004652:	d009      	beq.n	8004668 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	015a      	lsls	r2, r3, #5
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	4413      	add	r3, r2
 800465c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004660:	461a      	mov	r2, r3
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004668:	693b      	ldr	r3, [r7, #16]
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	4413      	add	r3, r2
 8004670:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	693a      	ldr	r2, [r7, #16]
 8004678:	0151      	lsls	r1, r2, #5
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	440a      	add	r2, r1
 800467e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004682:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004686:	6013      	str	r3, [r2, #0]
 8004688:	e097      	b.n	80047ba <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800468a:	693b      	ldr	r3, [r7, #16]
 800468c:	015a      	lsls	r2, r3, #5
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	4413      	add	r3, r2
 8004692:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	0151      	lsls	r1, r2, #5
 800469c:	697a      	ldr	r2, [r7, #20]
 800469e:	440a      	add	r2, r1
 80046a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80046a4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80046a8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80046aa:	68bb      	ldr	r3, [r7, #8]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	f000 8083 	beq.w	80047ba <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	f003 030f 	and.w	r3, r3, #15
 80046c4:	2101      	movs	r1, #1
 80046c6:	fa01 f303 	lsl.w	r3, r1, r3
 80046ca:	6979      	ldr	r1, [r7, #20]
 80046cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80046d0:	4313      	orrs	r3, r2
 80046d2:	634b      	str	r3, [r1, #52]	; 0x34
 80046d4:	e071      	b.n	80047ba <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046e2:	691b      	ldr	r3, [r3, #16]
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	0151      	lsls	r1, r2, #5
 80046e8:	697a      	ldr	r2, [r7, #20]
 80046ea:	440a      	add	r2, r1
 80046ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80046f0:	0cdb      	lsrs	r3, r3, #19
 80046f2:	04db      	lsls	r3, r3, #19
 80046f4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	697b      	ldr	r3, [r7, #20]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	0151      	lsls	r1, r2, #5
 8004708:	697a      	ldr	r2, [r7, #20]
 800470a:	440a      	add	r2, r1
 800470c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004710:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8004714:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8004718:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	699b      	ldr	r3, [r3, #24]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d003      	beq.n	800472a <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	68da      	ldr	r2, [r3, #12]
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	68da      	ldr	r2, [r3, #12]
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	015a      	lsls	r2, r3, #5
 8004736:	697b      	ldr	r3, [r7, #20]
 8004738:	4413      	add	r3, r2
 800473a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800473e:	691b      	ldr	r3, [r3, #16]
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	0151      	lsls	r1, r2, #5
 8004744:	697a      	ldr	r2, [r7, #20]
 8004746:	440a      	add	r2, r1
 8004748:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800474c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004750:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	015a      	lsls	r2, r3, #5
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	4413      	add	r3, r2
 800475a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800475e:	691a      	ldr	r2, [r3, #16]
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004768:	6939      	ldr	r1, [r7, #16]
 800476a:	0148      	lsls	r0, r1, #5
 800476c:	6979      	ldr	r1, [r7, #20]
 800476e:	4401      	add	r1, r0
 8004770:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8004774:	4313      	orrs	r3, r2
 8004776:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 8004778:	79fb      	ldrb	r3, [r7, #7]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d10d      	bne.n	800479a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d009      	beq.n	800479a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	6919      	ldr	r1, [r3, #16]
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	015a      	lsls	r2, r3, #5
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	4413      	add	r3, r2
 8004792:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004796:	460a      	mov	r2, r1
 8004798:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	693a      	ldr	r2, [r7, #16]
 80047aa:	0151      	lsls	r1, r2, #5
 80047ac:	697a      	ldr	r2, [r7, #20]
 80047ae:	440a      	add	r2, r1
 80047b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80047b4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80047b8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	371c      	adds	r7, #28
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr

080047c8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b087      	sub	sp, #28
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
 80047d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80047d2:	2300      	movs	r3, #0
 80047d4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80047d6:	2300      	movs	r3, #0
 80047d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	785b      	ldrb	r3, [r3, #1]
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d14a      	bne.n	800487c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	781b      	ldrb	r3, [r3, #0]
 80047ea:	015a      	lsls	r2, r3, #5
 80047ec:	693b      	ldr	r3, [r7, #16]
 80047ee:	4413      	add	r3, r2
 80047f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80047fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80047fe:	f040 8086 	bne.w	800490e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	781b      	ldrb	r3, [r3, #0]
 8004806:	015a      	lsls	r2, r3, #5
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	4413      	add	r3, r2
 800480c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	7812      	ldrb	r2, [r2, #0]
 8004816:	0151      	lsls	r1, r2, #5
 8004818:	693a      	ldr	r2, [r7, #16]
 800481a:	440a      	add	r2, r1
 800481c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004820:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004824:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	015a      	lsls	r2, r3, #5
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	4413      	add	r3, r2
 8004830:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	683a      	ldr	r2, [r7, #0]
 8004838:	7812      	ldrb	r2, [r2, #0]
 800483a:	0151      	lsls	r1, r2, #5
 800483c:	693a      	ldr	r2, [r7, #16]
 800483e:	440a      	add	r2, r1
 8004840:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004844:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004848:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	3301      	adds	r3, #1
 800484e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	f242 7210 	movw	r2, #10000	; 0x2710
 8004856:	4293      	cmp	r3, r2
 8004858:	d902      	bls.n	8004860 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	75fb      	strb	r3, [r7, #23]
          break;
 800485e:	e056      	b.n	800490e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	781b      	ldrb	r3, [r3, #0]
 8004864:	015a      	lsls	r2, r3, #5
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	4413      	add	r3, r2
 800486a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004874:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004878:	d0e7      	beq.n	800484a <USB_EPStopXfer+0x82>
 800487a:	e048      	b.n	800490e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	781b      	ldrb	r3, [r3, #0]
 8004880:	015a      	lsls	r2, r3, #5
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	4413      	add	r3, r2
 8004886:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004890:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004894:	d13b      	bne.n	800490e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	781b      	ldrb	r3, [r3, #0]
 800489a:	015a      	lsls	r2, r3, #5
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	4413      	add	r3, r2
 80048a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	683a      	ldr	r2, [r7, #0]
 80048a8:	7812      	ldrb	r2, [r2, #0]
 80048aa:	0151      	lsls	r1, r2, #5
 80048ac:	693a      	ldr	r2, [r7, #16]
 80048ae:	440a      	add	r2, r1
 80048b0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048b4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80048b8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	015a      	lsls	r2, r3, #5
 80048c0:	693b      	ldr	r3, [r7, #16]
 80048c2:	4413      	add	r3, r2
 80048c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	683a      	ldr	r2, [r7, #0]
 80048cc:	7812      	ldrb	r2, [r2, #0]
 80048ce:	0151      	lsls	r1, r2, #5
 80048d0:	693a      	ldr	r2, [r7, #16]
 80048d2:	440a      	add	r2, r1
 80048d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80048d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80048dc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	3301      	adds	r3, #1
 80048e2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f242 7210 	movw	r2, #10000	; 0x2710
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d902      	bls.n	80048f4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80048ee:	2301      	movs	r3, #1
 80048f0:	75fb      	strb	r3, [r7, #23]
          break;
 80048f2:	e00c      	b.n	800490e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	015a      	lsls	r2, r3, #5
 80048fa:	693b      	ldr	r3, [r7, #16]
 80048fc:	4413      	add	r3, r2
 80048fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004908:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800490c:	d0e7      	beq.n	80048de <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800490e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004910:	4618      	mov	r0, r3
 8004912:	371c      	adds	r7, #28
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800491c:	b480      	push	{r7}
 800491e:	b089      	sub	sp, #36	; 0x24
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	4611      	mov	r1, r2
 8004928:	461a      	mov	r2, r3
 800492a:	460b      	mov	r3, r1
 800492c:	71fb      	strb	r3, [r7, #7]
 800492e:	4613      	mov	r3, r2
 8004930:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800493a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800493e:	2b00      	cmp	r3, #0
 8004940:	d123      	bne.n	800498a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004942:	88bb      	ldrh	r3, [r7, #4]
 8004944:	3303      	adds	r3, #3
 8004946:	089b      	lsrs	r3, r3, #2
 8004948:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800494a:	2300      	movs	r3, #0
 800494c:	61bb      	str	r3, [r7, #24]
 800494e:	e018      	b.n	8004982 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004950:	79fb      	ldrb	r3, [r7, #7]
 8004952:	031a      	lsls	r2, r3, #12
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	4413      	add	r3, r2
 8004958:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800495c:	461a      	mov	r2, r3
 800495e:	69fb      	ldr	r3, [r7, #28]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004964:	69fb      	ldr	r3, [r7, #28]
 8004966:	3301      	adds	r3, #1
 8004968:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	3301      	adds	r3, #1
 800496e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	3301      	adds	r3, #1
 8004974:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004976:	69fb      	ldr	r3, [r7, #28]
 8004978:	3301      	adds	r3, #1
 800497a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	3301      	adds	r3, #1
 8004980:	61bb      	str	r3, [r7, #24]
 8004982:	69ba      	ldr	r2, [r7, #24]
 8004984:	693b      	ldr	r3, [r7, #16]
 8004986:	429a      	cmp	r2, r3
 8004988:	d3e2      	bcc.n	8004950 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3724      	adds	r7, #36	; 0x24
 8004990:	46bd      	mov	sp, r7
 8004992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004996:	4770      	bx	lr

08004998 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004998:	b480      	push	{r7}
 800499a:	b08b      	sub	sp, #44	; 0x2c
 800499c:	af00      	add	r7, sp, #0
 800499e:	60f8      	str	r0, [r7, #12]
 80049a0:	60b9      	str	r1, [r7, #8]
 80049a2:	4613      	mov	r3, r2
 80049a4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80049aa:	68bb      	ldr	r3, [r7, #8]
 80049ac:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80049ae:	88fb      	ldrh	r3, [r7, #6]
 80049b0:	089b      	lsrs	r3, r3, #2
 80049b2:	b29b      	uxth	r3, r3
 80049b4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80049b6:	88fb      	ldrh	r3, [r7, #6]
 80049b8:	f003 0303 	and.w	r3, r3, #3
 80049bc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80049be:	2300      	movs	r3, #0
 80049c0:	623b      	str	r3, [r7, #32]
 80049c2:	e014      	b.n	80049ee <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80049c4:	69bb      	ldr	r3, [r7, #24]
 80049c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80049ca:	681a      	ldr	r2, [r3, #0]
 80049cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ce:	601a      	str	r2, [r3, #0]
    pDest++;
 80049d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d2:	3301      	adds	r3, #1
 80049d4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80049d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d8:	3301      	adds	r3, #1
 80049da:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80049dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049de:	3301      	adds	r3, #1
 80049e0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80049e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049e4:	3301      	adds	r3, #1
 80049e6:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80049e8:	6a3b      	ldr	r3, [r7, #32]
 80049ea:	3301      	adds	r3, #1
 80049ec:	623b      	str	r3, [r7, #32]
 80049ee:	6a3a      	ldr	r2, [r7, #32]
 80049f0:	697b      	ldr	r3, [r7, #20]
 80049f2:	429a      	cmp	r2, r3
 80049f4:	d3e6      	bcc.n	80049c4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80049f6:	8bfb      	ldrh	r3, [r7, #30]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d01e      	beq.n	8004a3a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80049fc:	2300      	movs	r3, #0
 80049fe:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004a00:	69bb      	ldr	r3, [r7, #24]
 8004a02:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a06:	461a      	mov	r2, r3
 8004a08:	f107 0310 	add.w	r3, r7, #16
 8004a0c:	6812      	ldr	r2, [r2, #0]
 8004a0e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004a10:	693a      	ldr	r2, [r7, #16]
 8004a12:	6a3b      	ldr	r3, [r7, #32]
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	00db      	lsls	r3, r3, #3
 8004a18:	fa22 f303 	lsr.w	r3, r2, r3
 8004a1c:	b2da      	uxtb	r2, r3
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a20:	701a      	strb	r2, [r3, #0]
      i++;
 8004a22:	6a3b      	ldr	r3, [r7, #32]
 8004a24:	3301      	adds	r3, #1
 8004a26:	623b      	str	r3, [r7, #32]
      pDest++;
 8004a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004a2e:	8bfb      	ldrh	r3, [r7, #30]
 8004a30:	3b01      	subs	r3, #1
 8004a32:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004a34:	8bfb      	ldrh	r3, [r7, #30]
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d1ea      	bne.n	8004a10 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	372c      	adds	r7, #44	; 0x2c
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	785b      	ldrb	r3, [r3, #1]
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d12c      	bne.n	8004abe <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	015a      	lsls	r2, r3, #5
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	4413      	add	r3, r2
 8004a6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	db12      	blt.n	8004a9c <USB_EPSetStall+0x54>
 8004a76:	68bb      	ldr	r3, [r7, #8]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d00f      	beq.n	8004a9c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	015a      	lsls	r2, r3, #5
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	4413      	add	r3, r2
 8004a84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68ba      	ldr	r2, [r7, #8]
 8004a8c:	0151      	lsls	r1, r2, #5
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	440a      	add	r2, r1
 8004a92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004a96:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004a9a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	015a      	lsls	r2, r3, #5
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	68ba      	ldr	r2, [r7, #8]
 8004aac:	0151      	lsls	r1, r2, #5
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	440a      	add	r2, r1
 8004ab2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004ab6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004aba:	6013      	str	r3, [r2, #0]
 8004abc:	e02b      	b.n	8004b16 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	015a      	lsls	r2, r3, #5
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	4413      	add	r3, r2
 8004ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	db12      	blt.n	8004af6 <USB_EPSetStall+0xae>
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00f      	beq.n	8004af6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004ad6:	68bb      	ldr	r3, [r7, #8]
 8004ad8:	015a      	lsls	r2, r3, #5
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	4413      	add	r3, r2
 8004ade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	0151      	lsls	r1, r2, #5
 8004ae8:	68fa      	ldr	r2, [r7, #12]
 8004aea:	440a      	add	r2, r1
 8004aec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004af0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004af4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004af6:	68bb      	ldr	r3, [r7, #8]
 8004af8:	015a      	lsls	r2, r3, #5
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	4413      	add	r3, r2
 8004afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	0151      	lsls	r1, r2, #5
 8004b08:	68fa      	ldr	r2, [r7, #12]
 8004b0a:	440a      	add	r2, r1
 8004b0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004b10:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004b14:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3714      	adds	r7, #20
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b22:	4770      	bx	lr

08004b24 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b085      	sub	sp, #20
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	785b      	ldrb	r3, [r3, #1]
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d128      	bne.n	8004b92 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	015a      	lsls	r2, r3, #5
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	4413      	add	r3, r2
 8004b48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	68ba      	ldr	r2, [r7, #8]
 8004b50:	0151      	lsls	r1, r2, #5
 8004b52:	68fa      	ldr	r2, [r7, #12]
 8004b54:	440a      	add	r2, r1
 8004b56:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004b5e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	791b      	ldrb	r3, [r3, #4]
 8004b64:	2b03      	cmp	r3, #3
 8004b66:	d003      	beq.n	8004b70 <USB_EPClearStall+0x4c>
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	791b      	ldrb	r3, [r3, #4]
 8004b6c:	2b02      	cmp	r3, #2
 8004b6e:	d138      	bne.n	8004be2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	015a      	lsls	r2, r3, #5
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	4413      	add	r3, r2
 8004b78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	68ba      	ldr	r2, [r7, #8]
 8004b80:	0151      	lsls	r1, r2, #5
 8004b82:	68fa      	ldr	r2, [r7, #12]
 8004b84:	440a      	add	r2, r1
 8004b86:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004b8a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004b8e:	6013      	str	r3, [r2, #0]
 8004b90:	e027      	b.n	8004be2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004b92:	68bb      	ldr	r3, [r7, #8]
 8004b94:	015a      	lsls	r2, r3, #5
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4413      	add	r3, r2
 8004b9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	68ba      	ldr	r2, [r7, #8]
 8004ba2:	0151      	lsls	r1, r2, #5
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	440a      	add	r2, r1
 8004ba8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004bac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004bb0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	791b      	ldrb	r3, [r3, #4]
 8004bb6:	2b03      	cmp	r3, #3
 8004bb8:	d003      	beq.n	8004bc2 <USB_EPClearStall+0x9e>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	791b      	ldrb	r3, [r3, #4]
 8004bbe:	2b02      	cmp	r3, #2
 8004bc0:	d10f      	bne.n	8004be2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	015a      	lsls	r2, r3, #5
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	4413      	add	r3, r2
 8004bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68ba      	ldr	r2, [r7, #8]
 8004bd2:	0151      	lsls	r1, r2, #5
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	440a      	add	r2, r1
 8004bd8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004bdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004be0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8004be2:	2300      	movs	r3, #0
}
 8004be4:	4618      	mov	r0, r3
 8004be6:	3714      	adds	r7, #20
 8004be8:	46bd      	mov	sp, r7
 8004bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bee:	4770      	bx	lr

08004bf0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b085      	sub	sp, #20
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c0e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004c12:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	78fb      	ldrb	r3, [r7, #3]
 8004c1e:	011b      	lsls	r3, r3, #4
 8004c20:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8004c24:	68f9      	ldr	r1, [r7, #12]
 8004c26:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004c2a:	4313      	orrs	r3, r2
 8004c2c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8004c2e:	2300      	movs	r3, #0
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3714      	adds	r7, #20
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	68fa      	ldr	r2, [r7, #12]
 8004c52:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004c56:	f023 0303 	bic.w	r3, r3, #3
 8004c5a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004c6a:	f023 0302 	bic.w	r3, r3, #2
 8004c6e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004c70:	2300      	movs	r3, #0
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	3714      	adds	r7, #20
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr

08004c7e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004c7e:	b480      	push	{r7}
 8004c80:	b085      	sub	sp, #20
 8004c82:	af00      	add	r7, sp, #0
 8004c84:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004c98:	f023 0303 	bic.w	r3, r3, #3
 8004c9c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	68fa      	ldr	r2, [r7, #12]
 8004ca8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cac:	f043 0302 	orr.w	r3, r3, #2
 8004cb0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3714      	adds	r7, #20
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b085      	sub	sp, #20
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	699b      	ldr	r3, [r3, #24]
 8004cd2:	68fa      	ldr	r2, [r7, #12]
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3714      	adds	r7, #20
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b085      	sub	sp, #20
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d02:	69db      	ldr	r3, [r3, #28]
 8004d04:	68ba      	ldr	r2, [r7, #8]
 8004d06:	4013      	ands	r3, r2
 8004d08:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	0c1b      	lsrs	r3, r3, #16
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3714      	adds	r7, #20
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr

08004d1a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004d1a:	b480      	push	{r7}
 8004d1c:	b085      	sub	sp, #20
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d2c:	699b      	ldr	r3, [r3, #24]
 8004d2e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d36:	69db      	ldr	r3, [r3, #28]
 8004d38:	68ba      	ldr	r2, [r7, #8]
 8004d3a:	4013      	ands	r3, r2
 8004d3c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8004d3e:	68bb      	ldr	r3, [r7, #8]
 8004d40:	b29b      	uxth	r3, r3
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3714      	adds	r7, #20
 8004d46:	46bd      	mov	sp, r7
 8004d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4c:	4770      	bx	lr

08004d4e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004d4e:	b480      	push	{r7}
 8004d50:	b085      	sub	sp, #20
 8004d52:	af00      	add	r7, sp, #0
 8004d54:	6078      	str	r0, [r7, #4]
 8004d56:	460b      	mov	r3, r1
 8004d58:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8004d5e:	78fb      	ldrb	r3, [r7, #3]
 8004d60:	015a      	lsls	r2, r3, #5
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	4413      	add	r3, r2
 8004d66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	68ba      	ldr	r2, [r7, #8]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004d7c:	68bb      	ldr	r3, [r7, #8]
}
 8004d7e:	4618      	mov	r0, r3
 8004d80:	3714      	adds	r7, #20
 8004d82:	46bd      	mov	sp, r7
 8004d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d88:	4770      	bx	lr

08004d8a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8004d8a:	b480      	push	{r7}
 8004d8c:	b087      	sub	sp, #28
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
 8004d92:	460b      	mov	r3, r1
 8004d94:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8004d9a:	697b      	ldr	r3, [r7, #20]
 8004d9c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dac:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8004dae:	78fb      	ldrb	r3, [r7, #3]
 8004db0:	f003 030f 	and.w	r3, r3, #15
 8004db4:	68fa      	ldr	r2, [r7, #12]
 8004db6:	fa22 f303 	lsr.w	r3, r2, r3
 8004dba:	01db      	lsls	r3, r3, #7
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	693a      	ldr	r2, [r7, #16]
 8004dc0:	4313      	orrs	r3, r2
 8004dc2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8004dc4:	78fb      	ldrb	r3, [r7, #3]
 8004dc6:	015a      	lsls	r2, r3, #5
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	4413      	add	r3, r2
 8004dcc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	4013      	ands	r3, r2
 8004dd6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8004dd8:	68bb      	ldr	r3, [r7, #8]
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	371c      	adds	r7, #28
 8004dde:	46bd      	mov	sp, r7
 8004de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de4:	4770      	bx	lr

08004de6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004de6:	b480      	push	{r7}
 8004de8:	b083      	sub	sp, #12
 8004dea:	af00      	add	r7, sp, #0
 8004dec:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	695b      	ldr	r3, [r3, #20]
 8004df2:	f003 0301 	and.w	r3, r3, #1
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	370c      	adds	r7, #12
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e00:	4770      	bx	lr

08004e02 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8004e02:	b480      	push	{r7}
 8004e04:	b085      	sub	sp, #20
 8004e06:	af00      	add	r7, sp, #0
 8004e08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68fa      	ldr	r2, [r7, #12]
 8004e18:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004e1c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8004e20:	f023 0307 	bic.w	r3, r3, #7
 8004e24:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	68fa      	ldr	r2, [r7, #12]
 8004e30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e38:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004e3a:	2300      	movs	r3, #0
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3714      	adds	r7, #20
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b087      	sub	sp, #28
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	60f8      	str	r0, [r7, #12]
 8004e50:	460b      	mov	r3, r1
 8004e52:	607a      	str	r2, [r7, #4]
 8004e54:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	333c      	adds	r3, #60	; 0x3c
 8004e5e:	3304      	adds	r3, #4
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	4a26      	ldr	r2, [pc, #152]	; (8004f00 <USB_EP0_OutStart+0xb8>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d90a      	bls.n	8004e82 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004e6c:	697b      	ldr	r3, [r7, #20]
 8004e6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004e78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004e7c:	d101      	bne.n	8004e82 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	e037      	b.n	8004ef2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e88:	461a      	mov	r2, r3
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	697a      	ldr	r2, [r7, #20]
 8004e98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004e9c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004ea0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004eb0:	f043 0318 	orr.w	r3, r3, #24
 8004eb4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ebc:	691b      	ldr	r3, [r3, #16]
 8004ebe:	697a      	ldr	r2, [r7, #20]
 8004ec0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004ec4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8004ec8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8004eca:	7afb      	ldrb	r3, [r7, #11]
 8004ecc:	2b01      	cmp	r3, #1
 8004ece:	d10f      	bne.n	8004ef0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	697a      	ldr	r2, [r7, #20]
 8004ee6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004eea:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8004eee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8004ef0:	2300      	movs	r3, #0
}
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	371c      	adds	r7, #28
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	4f54300a 	.word	0x4f54300a

08004f04 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	3301      	adds	r3, #1
 8004f14:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	4a13      	ldr	r2, [pc, #76]	; (8004f68 <USB_CoreReset+0x64>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d901      	bls.n	8004f22 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004f1e:	2303      	movs	r3, #3
 8004f20:	e01b      	b.n	8004f5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	691b      	ldr	r3, [r3, #16]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	daf2      	bge.n	8004f10 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	f043 0201 	orr.w	r2, r3, #1
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4a09      	ldr	r2, [pc, #36]	; (8004f68 <USB_CoreReset+0x64>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d901      	bls.n	8004f4c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e006      	b.n	8004f5a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d0f0      	beq.n	8004f3a <USB_CoreReset+0x36>

  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr
 8004f66:	bf00      	nop
 8004f68:	00030d40 	.word	0x00030d40

08004f6c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	460b      	mov	r3, r1
 8004f76:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8004f78:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8004f7c:	f002 fc34 	bl	80077e8 <USBD_static_malloc>
 8004f80:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d109      	bne.n	8004f9c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	32b0      	adds	r2, #176	; 0xb0
 8004f92:	2100      	movs	r1, #0
 8004f94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8004f98:	2302      	movs	r3, #2
 8004f9a:	e0d4      	b.n	8005146 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8004f9c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8004fa0:	2100      	movs	r1, #0
 8004fa2:	68f8      	ldr	r0, [r7, #12]
 8004fa4:	f002 fc96 	bl	80078d4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	32b0      	adds	r2, #176	; 0xb0
 8004fb2:	68f9      	ldr	r1, [r7, #12]
 8004fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	32b0      	adds	r2, #176	; 0xb0
 8004fc2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	7c1b      	ldrb	r3, [r3, #16]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d138      	bne.n	8005046 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8004fd4:	4b5e      	ldr	r3, [pc, #376]	; (8005150 <USBD_CDC_Init+0x1e4>)
 8004fd6:	7819      	ldrb	r1, [r3, #0]
 8004fd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fdc:	2202      	movs	r2, #2
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	f002 fadf 	bl	80075a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8004fe4:	4b5a      	ldr	r3, [pc, #360]	; (8005150 <USBD_CDC_Init+0x1e4>)
 8004fe6:	781b      	ldrb	r3, [r3, #0]
 8004fe8:	f003 020f 	and.w	r2, r3, #15
 8004fec:	6879      	ldr	r1, [r7, #4]
 8004fee:	4613      	mov	r3, r2
 8004ff0:	009b      	lsls	r3, r3, #2
 8004ff2:	4413      	add	r3, r2
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	440b      	add	r3, r1
 8004ff8:	3324      	adds	r3, #36	; 0x24
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8004ffe:	4b55      	ldr	r3, [pc, #340]	; (8005154 <USBD_CDC_Init+0x1e8>)
 8005000:	7819      	ldrb	r1, [r3, #0]
 8005002:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005006:	2202      	movs	r2, #2
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f002 faca 	bl	80075a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800500e:	4b51      	ldr	r3, [pc, #324]	; (8005154 <USBD_CDC_Init+0x1e8>)
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	f003 020f 	and.w	r2, r3, #15
 8005016:	6879      	ldr	r1, [r7, #4]
 8005018:	4613      	mov	r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	4413      	add	r3, r2
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	440b      	add	r3, r1
 8005022:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005026:	2201      	movs	r2, #1
 8005028:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800502a:	4b4b      	ldr	r3, [pc, #300]	; (8005158 <USBD_CDC_Init+0x1ec>)
 800502c:	781b      	ldrb	r3, [r3, #0]
 800502e:	f003 020f 	and.w	r2, r3, #15
 8005032:	6879      	ldr	r1, [r7, #4]
 8005034:	4613      	mov	r3, r2
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	4413      	add	r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	440b      	add	r3, r1
 800503e:	3326      	adds	r3, #38	; 0x26
 8005040:	2210      	movs	r2, #16
 8005042:	801a      	strh	r2, [r3, #0]
 8005044:	e035      	b.n	80050b2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8005046:	4b42      	ldr	r3, [pc, #264]	; (8005150 <USBD_CDC_Init+0x1e4>)
 8005048:	7819      	ldrb	r1, [r3, #0]
 800504a:	2340      	movs	r3, #64	; 0x40
 800504c:	2202      	movs	r2, #2
 800504e:	6878      	ldr	r0, [r7, #4]
 8005050:	f002 faa7 	bl	80075a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8005054:	4b3e      	ldr	r3, [pc, #248]	; (8005150 <USBD_CDC_Init+0x1e4>)
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	f003 020f 	and.w	r2, r3, #15
 800505c:	6879      	ldr	r1, [r7, #4]
 800505e:	4613      	mov	r3, r2
 8005060:	009b      	lsls	r3, r3, #2
 8005062:	4413      	add	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	440b      	add	r3, r1
 8005068:	3324      	adds	r3, #36	; 0x24
 800506a:	2201      	movs	r2, #1
 800506c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800506e:	4b39      	ldr	r3, [pc, #228]	; (8005154 <USBD_CDC_Init+0x1e8>)
 8005070:	7819      	ldrb	r1, [r3, #0]
 8005072:	2340      	movs	r3, #64	; 0x40
 8005074:	2202      	movs	r2, #2
 8005076:	6878      	ldr	r0, [r7, #4]
 8005078:	f002 fa93 	bl	80075a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800507c:	4b35      	ldr	r3, [pc, #212]	; (8005154 <USBD_CDC_Init+0x1e8>)
 800507e:	781b      	ldrb	r3, [r3, #0]
 8005080:	f003 020f 	and.w	r2, r3, #15
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	4613      	mov	r3, r2
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	4413      	add	r3, r2
 800508c:	009b      	lsls	r3, r3, #2
 800508e:	440b      	add	r3, r1
 8005090:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8005094:	2201      	movs	r2, #1
 8005096:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8005098:	4b2f      	ldr	r3, [pc, #188]	; (8005158 <USBD_CDC_Init+0x1ec>)
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	f003 020f 	and.w	r2, r3, #15
 80050a0:	6879      	ldr	r1, [r7, #4]
 80050a2:	4613      	mov	r3, r2
 80050a4:	009b      	lsls	r3, r3, #2
 80050a6:	4413      	add	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	440b      	add	r3, r1
 80050ac:	3326      	adds	r3, #38	; 0x26
 80050ae:	2210      	movs	r2, #16
 80050b0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80050b2:	4b29      	ldr	r3, [pc, #164]	; (8005158 <USBD_CDC_Init+0x1ec>)
 80050b4:	7819      	ldrb	r1, [r3, #0]
 80050b6:	2308      	movs	r3, #8
 80050b8:	2203      	movs	r2, #3
 80050ba:	6878      	ldr	r0, [r7, #4]
 80050bc:	f002 fa71 	bl	80075a2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80050c0:	4b25      	ldr	r3, [pc, #148]	; (8005158 <USBD_CDC_Init+0x1ec>)
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	f003 020f 	and.w	r2, r3, #15
 80050c8:	6879      	ldr	r1, [r7, #4]
 80050ca:	4613      	mov	r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	4413      	add	r3, r2
 80050d0:	009b      	lsls	r3, r3, #2
 80050d2:	440b      	add	r3, r1
 80050d4:	3324      	adds	r3, #36	; 0x24
 80050d6:	2201      	movs	r2, #1
 80050d8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2200      	movs	r2, #0
 80050de:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80050e8:	687a      	ldr	r2, [r7, #4]
 80050ea:	33b0      	adds	r3, #176	; 0xb0
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2200      	movs	r2, #0
 80050fa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800510c:	2b00      	cmp	r3, #0
 800510e:	d101      	bne.n	8005114 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8005110:	2302      	movs	r3, #2
 8005112:	e018      	b.n	8005146 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	7c1b      	ldrb	r3, [r3, #16]
 8005118:	2b00      	cmp	r3, #0
 800511a:	d10a      	bne.n	8005132 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800511c:	4b0d      	ldr	r3, [pc, #52]	; (8005154 <USBD_CDC_Init+0x1e8>)
 800511e:	7819      	ldrb	r1, [r3, #0]
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005126:	f44f 7300 	mov.w	r3, #512	; 0x200
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f002 fb28 	bl	8007780 <USBD_LL_PrepareReceive>
 8005130:	e008      	b.n	8005144 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005132:	4b08      	ldr	r3, [pc, #32]	; (8005154 <USBD_CDC_Init+0x1e8>)
 8005134:	7819      	ldrb	r1, [r3, #0]
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800513c:	2340      	movs	r3, #64	; 0x40
 800513e:	6878      	ldr	r0, [r7, #4]
 8005140:	f002 fb1e 	bl	8007780 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}
 800514e:	bf00      	nop
 8005150:	2000009f 	.word	0x2000009f
 8005154:	200000a0 	.word	0x200000a0
 8005158:	200000a1 	.word	0x200000a1

0800515c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b082      	sub	sp, #8
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	460b      	mov	r3, r1
 8005166:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8005168:	4b3a      	ldr	r3, [pc, #232]	; (8005254 <USBD_CDC_DeInit+0xf8>)
 800516a:	781b      	ldrb	r3, [r3, #0]
 800516c:	4619      	mov	r1, r3
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f002 fa3d 	bl	80075ee <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8005174:	4b37      	ldr	r3, [pc, #220]	; (8005254 <USBD_CDC_DeInit+0xf8>)
 8005176:	781b      	ldrb	r3, [r3, #0]
 8005178:	f003 020f 	and.w	r2, r3, #15
 800517c:	6879      	ldr	r1, [r7, #4]
 800517e:	4613      	mov	r3, r2
 8005180:	009b      	lsls	r3, r3, #2
 8005182:	4413      	add	r3, r2
 8005184:	009b      	lsls	r3, r3, #2
 8005186:	440b      	add	r3, r1
 8005188:	3324      	adds	r3, #36	; 0x24
 800518a:	2200      	movs	r2, #0
 800518c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800518e:	4b32      	ldr	r3, [pc, #200]	; (8005258 <USBD_CDC_DeInit+0xfc>)
 8005190:	781b      	ldrb	r3, [r3, #0]
 8005192:	4619      	mov	r1, r3
 8005194:	6878      	ldr	r0, [r7, #4]
 8005196:	f002 fa2a 	bl	80075ee <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800519a:	4b2f      	ldr	r3, [pc, #188]	; (8005258 <USBD_CDC_DeInit+0xfc>)
 800519c:	781b      	ldrb	r3, [r3, #0]
 800519e:	f003 020f 	and.w	r2, r3, #15
 80051a2:	6879      	ldr	r1, [r7, #4]
 80051a4:	4613      	mov	r3, r2
 80051a6:	009b      	lsls	r3, r3, #2
 80051a8:	4413      	add	r3, r2
 80051aa:	009b      	lsls	r3, r3, #2
 80051ac:	440b      	add	r3, r1
 80051ae:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80051b2:	2200      	movs	r2, #0
 80051b4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80051b6:	4b29      	ldr	r3, [pc, #164]	; (800525c <USBD_CDC_DeInit+0x100>)
 80051b8:	781b      	ldrb	r3, [r3, #0]
 80051ba:	4619      	mov	r1, r3
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f002 fa16 	bl	80075ee <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80051c2:	4b26      	ldr	r3, [pc, #152]	; (800525c <USBD_CDC_DeInit+0x100>)
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	f003 020f 	and.w	r2, r3, #15
 80051ca:	6879      	ldr	r1, [r7, #4]
 80051cc:	4613      	mov	r3, r2
 80051ce:	009b      	lsls	r3, r3, #2
 80051d0:	4413      	add	r3, r2
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	440b      	add	r3, r1
 80051d6:	3324      	adds	r3, #36	; 0x24
 80051d8:	2200      	movs	r2, #0
 80051da:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80051dc:	4b1f      	ldr	r3, [pc, #124]	; (800525c <USBD_CDC_DeInit+0x100>)
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	f003 020f 	and.w	r2, r3, #15
 80051e4:	6879      	ldr	r1, [r7, #4]
 80051e6:	4613      	mov	r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	4413      	add	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	440b      	add	r3, r1
 80051f0:	3326      	adds	r3, #38	; 0x26
 80051f2:	2200      	movs	r2, #0
 80051f4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	32b0      	adds	r2, #176	; 0xb0
 8005200:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d01f      	beq.n	8005248 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	33b0      	adds	r3, #176	; 0xb0
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	4413      	add	r3, r2
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	32b0      	adds	r2, #176	; 0xb0
 8005226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800522a:	4618      	mov	r0, r3
 800522c:	f002 faea 	bl	8007804 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	32b0      	adds	r2, #176	; 0xb0
 800523a:	2100      	movs	r1, #0
 800523c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2200      	movs	r2, #0
 8005244:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	2000009f 	.word	0x2000009f
 8005258:	200000a0 	.word	0x200000a0
 800525c:	200000a1 	.word	0x200000a1

08005260 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b086      	sub	sp, #24
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
 8005268:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	32b0      	adds	r2, #176	; 0xb0
 8005274:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005278:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800527a:	2300      	movs	r3, #0
 800527c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800527e:	2300      	movs	r3, #0
 8005280:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8005282:	2300      	movs	r3, #0
 8005284:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d101      	bne.n	8005290 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800528c:	2303      	movs	r3, #3
 800528e:	e0bf      	b.n	8005410 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	781b      	ldrb	r3, [r3, #0]
 8005294:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005298:	2b00      	cmp	r3, #0
 800529a:	d050      	beq.n	800533e <USBD_CDC_Setup+0xde>
 800529c:	2b20      	cmp	r3, #32
 800529e:	f040 80af 	bne.w	8005400 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80052a2:	683b      	ldr	r3, [r7, #0]
 80052a4:	88db      	ldrh	r3, [r3, #6]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d03a      	beq.n	8005320 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	b25b      	sxtb	r3, r3
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	da1b      	bge.n	80052ec <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80052ba:	687a      	ldr	r2, [r7, #4]
 80052bc:	33b0      	adds	r3, #176	; 0xb0
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	689b      	ldr	r3, [r3, #8]
 80052c6:	683a      	ldr	r2, [r7, #0]
 80052c8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80052ca:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80052cc:	683a      	ldr	r2, [r7, #0]
 80052ce:	88d2      	ldrh	r2, [r2, #6]
 80052d0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	88db      	ldrh	r3, [r3, #6]
 80052d6:	2b07      	cmp	r3, #7
 80052d8:	bf28      	it	cs
 80052da:	2307      	movcs	r3, #7
 80052dc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	89fa      	ldrh	r2, [r7, #14]
 80052e2:	4619      	mov	r1, r3
 80052e4:	6878      	ldr	r0, [r7, #4]
 80052e6:	f001 fd43 	bl	8006d70 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80052ea:	e090      	b.n	800540e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	785a      	ldrb	r2, [r3, #1]
 80052f0:	693b      	ldr	r3, [r7, #16]
 80052f2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	88db      	ldrh	r3, [r3, #6]
 80052fa:	2b3f      	cmp	r3, #63	; 0x3f
 80052fc:	d803      	bhi.n	8005306 <USBD_CDC_Setup+0xa6>
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	88db      	ldrh	r3, [r3, #6]
 8005302:	b2da      	uxtb	r2, r3
 8005304:	e000      	b.n	8005308 <USBD_CDC_Setup+0xa8>
 8005306:	2240      	movs	r2, #64	; 0x40
 8005308:	693b      	ldr	r3, [r7, #16]
 800530a:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800530e:	6939      	ldr	r1, [r7, #16]
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8005316:	461a      	mov	r2, r3
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f001 fd55 	bl	8006dc8 <USBD_CtlPrepareRx>
      break;
 800531e:	e076      	b.n	800540e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005326:	687a      	ldr	r2, [r7, #4]
 8005328:	33b0      	adds	r3, #176	; 0xb0
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	4413      	add	r3, r2
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	689b      	ldr	r3, [r3, #8]
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	7850      	ldrb	r0, [r2, #1]
 8005336:	2200      	movs	r2, #0
 8005338:	6839      	ldr	r1, [r7, #0]
 800533a:	4798      	blx	r3
      break;
 800533c:	e067      	b.n	800540e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	785b      	ldrb	r3, [r3, #1]
 8005342:	2b0b      	cmp	r3, #11
 8005344:	d851      	bhi.n	80053ea <USBD_CDC_Setup+0x18a>
 8005346:	a201      	add	r2, pc, #4	; (adr r2, 800534c <USBD_CDC_Setup+0xec>)
 8005348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800534c:	0800537d 	.word	0x0800537d
 8005350:	080053f9 	.word	0x080053f9
 8005354:	080053eb 	.word	0x080053eb
 8005358:	080053eb 	.word	0x080053eb
 800535c:	080053eb 	.word	0x080053eb
 8005360:	080053eb 	.word	0x080053eb
 8005364:	080053eb 	.word	0x080053eb
 8005368:	080053eb 	.word	0x080053eb
 800536c:	080053eb 	.word	0x080053eb
 8005370:	080053eb 	.word	0x080053eb
 8005374:	080053a7 	.word	0x080053a7
 8005378:	080053d1 	.word	0x080053d1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005382:	b2db      	uxtb	r3, r3
 8005384:	2b03      	cmp	r3, #3
 8005386:	d107      	bne.n	8005398 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005388:	f107 030a 	add.w	r3, r7, #10
 800538c:	2202      	movs	r2, #2
 800538e:	4619      	mov	r1, r3
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f001 fced 	bl	8006d70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005396:	e032      	b.n	80053fe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005398:	6839      	ldr	r1, [r7, #0]
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f001 fc77 	bl	8006c8e <USBD_CtlError>
            ret = USBD_FAIL;
 80053a0:	2303      	movs	r3, #3
 80053a2:	75fb      	strb	r3, [r7, #23]
          break;
 80053a4:	e02b      	b.n	80053fe <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80053ac:	b2db      	uxtb	r3, r3
 80053ae:	2b03      	cmp	r3, #3
 80053b0:	d107      	bne.n	80053c2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80053b2:	f107 030d 	add.w	r3, r7, #13
 80053b6:	2201      	movs	r2, #1
 80053b8:	4619      	mov	r1, r3
 80053ba:	6878      	ldr	r0, [r7, #4]
 80053bc:	f001 fcd8 	bl	8006d70 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80053c0:	e01d      	b.n	80053fe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80053c2:	6839      	ldr	r1, [r7, #0]
 80053c4:	6878      	ldr	r0, [r7, #4]
 80053c6:	f001 fc62 	bl	8006c8e <USBD_CtlError>
            ret = USBD_FAIL;
 80053ca:	2303      	movs	r3, #3
 80053cc:	75fb      	strb	r3, [r7, #23]
          break;
 80053ce:	e016      	b.n	80053fe <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80053d6:	b2db      	uxtb	r3, r3
 80053d8:	2b03      	cmp	r3, #3
 80053da:	d00f      	beq.n	80053fc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80053dc:	6839      	ldr	r1, [r7, #0]
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f001 fc55 	bl	8006c8e <USBD_CtlError>
            ret = USBD_FAIL;
 80053e4:	2303      	movs	r3, #3
 80053e6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80053e8:	e008      	b.n	80053fc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80053ea:	6839      	ldr	r1, [r7, #0]
 80053ec:	6878      	ldr	r0, [r7, #4]
 80053ee:	f001 fc4e 	bl	8006c8e <USBD_CtlError>
          ret = USBD_FAIL;
 80053f2:	2303      	movs	r3, #3
 80053f4:	75fb      	strb	r3, [r7, #23]
          break;
 80053f6:	e002      	b.n	80053fe <USBD_CDC_Setup+0x19e>
          break;
 80053f8:	bf00      	nop
 80053fa:	e008      	b.n	800540e <USBD_CDC_Setup+0x1ae>
          break;
 80053fc:	bf00      	nop
      }
      break;
 80053fe:	e006      	b.n	800540e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8005400:	6839      	ldr	r1, [r7, #0]
 8005402:	6878      	ldr	r0, [r7, #4]
 8005404:	f001 fc43 	bl	8006c8e <USBD_CtlError>
      ret = USBD_FAIL;
 8005408:	2303      	movs	r3, #3
 800540a:	75fb      	strb	r3, [r7, #23]
      break;
 800540c:	bf00      	nop
  }

  return (uint8_t)ret;
 800540e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005410:	4618      	mov	r0, r3
 8005412:	3718      	adds	r7, #24
 8005414:	46bd      	mov	sp, r7
 8005416:	bd80      	pop	{r7, pc}

08005418 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b084      	sub	sp, #16
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
 8005420:	460b      	mov	r3, r1
 8005422:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800542a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	32b0      	adds	r2, #176	; 0xb0
 8005436:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800543e:	2303      	movs	r3, #3
 8005440:	e065      	b.n	800550e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	32b0      	adds	r2, #176	; 0xb0
 800544c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005450:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8005452:	78fb      	ldrb	r3, [r7, #3]
 8005454:	f003 020f 	and.w	r2, r3, #15
 8005458:	6879      	ldr	r1, [r7, #4]
 800545a:	4613      	mov	r3, r2
 800545c:	009b      	lsls	r3, r3, #2
 800545e:	4413      	add	r3, r2
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	440b      	add	r3, r1
 8005464:	3318      	adds	r3, #24
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	2b00      	cmp	r3, #0
 800546a:	d02f      	beq.n	80054cc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800546c:	78fb      	ldrb	r3, [r7, #3]
 800546e:	f003 020f 	and.w	r2, r3, #15
 8005472:	6879      	ldr	r1, [r7, #4]
 8005474:	4613      	mov	r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4413      	add	r3, r2
 800547a:	009b      	lsls	r3, r3, #2
 800547c:	440b      	add	r3, r1
 800547e:	3318      	adds	r3, #24
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	78fb      	ldrb	r3, [r7, #3]
 8005484:	f003 010f 	and.w	r1, r3, #15
 8005488:	68f8      	ldr	r0, [r7, #12]
 800548a:	460b      	mov	r3, r1
 800548c:	00db      	lsls	r3, r3, #3
 800548e:	440b      	add	r3, r1
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	4403      	add	r3, r0
 8005494:	3348      	adds	r3, #72	; 0x48
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	fbb2 f1f3 	udiv	r1, r2, r3
 800549c:	fb01 f303 	mul.w	r3, r1, r3
 80054a0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d112      	bne.n	80054cc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80054a6:	78fb      	ldrb	r3, [r7, #3]
 80054a8:	f003 020f 	and.w	r2, r3, #15
 80054ac:	6879      	ldr	r1, [r7, #4]
 80054ae:	4613      	mov	r3, r2
 80054b0:	009b      	lsls	r3, r3, #2
 80054b2:	4413      	add	r3, r2
 80054b4:	009b      	lsls	r3, r3, #2
 80054b6:	440b      	add	r3, r1
 80054b8:	3318      	adds	r3, #24
 80054ba:	2200      	movs	r2, #0
 80054bc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80054be:	78f9      	ldrb	r1, [r7, #3]
 80054c0:	2300      	movs	r3, #0
 80054c2:	2200      	movs	r2, #0
 80054c4:	6878      	ldr	r0, [r7, #4]
 80054c6:	f002 f93a 	bl	800773e <USBD_LL_Transmit>
 80054ca:	e01f      	b.n	800550c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	33b0      	adds	r3, #176	; 0xb0
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	4413      	add	r3, r2
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	691b      	ldr	r3, [r3, #16]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d010      	beq.n	800550c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	33b0      	adds	r3, #176	; 0xb0
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	4413      	add	r3, r2
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	691b      	ldr	r3, [r3, #16]
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8005502:	68ba      	ldr	r2, [r7, #8]
 8005504:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8005508:	78fa      	ldrb	r2, [r7, #3]
 800550a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800550c:	2300      	movs	r3, #0
}
 800550e:	4618      	mov	r0, r3
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}

08005516 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005516:	b580      	push	{r7, lr}
 8005518:	b084      	sub	sp, #16
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
 800551e:	460b      	mov	r3, r1
 8005520:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	32b0      	adds	r2, #176	; 0xb0
 800552c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005530:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	32b0      	adds	r2, #176	; 0xb0
 800553c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d101      	bne.n	8005548 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8005544:	2303      	movs	r3, #3
 8005546:	e01a      	b.n	800557e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005548:	78fb      	ldrb	r3, [r7, #3]
 800554a:	4619      	mov	r1, r3
 800554c:	6878      	ldr	r0, [r7, #4]
 800554e:	f002 f938 	bl	80077c2 <USBD_LL_GetRxDataSize>
 8005552:	4602      	mov	r2, r0
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	33b0      	adds	r3, #176	; 0xb0
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4413      	add	r3, r2
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	68db      	ldr	r3, [r3, #12]
 800556c:	68fa      	ldr	r2, [r7, #12]
 800556e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005578:	4611      	mov	r1, r2
 800557a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3710      	adds	r7, #16
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}

08005586 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005586:	b580      	push	{r7, lr}
 8005588:	b084      	sub	sp, #16
 800558a:	af00      	add	r7, sp, #0
 800558c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	32b0      	adds	r2, #176	; 0xb0
 8005598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800559c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d101      	bne.n	80055a8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e025      	b.n	80055f4 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	33b0      	adds	r3, #176	; 0xb0
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	4413      	add	r3, r2
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d01a      	beq.n	80055f2 <USBD_CDC_EP0_RxReady+0x6c>
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80055c2:	2bff      	cmp	r3, #255	; 0xff
 80055c4:	d015      	beq.n	80055f2 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	33b0      	adds	r3, #176	; 0xb0
 80055d0:	009b      	lsls	r3, r3, #2
 80055d2:	4413      	add	r3, r2
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	68fa      	ldr	r2, [r7, #12]
 80055da:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 80055de:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80055e0:	68fa      	ldr	r2, [r7, #12]
 80055e2:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80055e6:	b292      	uxth	r2, r2
 80055e8:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	22ff      	movs	r2, #255	; 0xff
 80055ee:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3710      	adds	r7, #16
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b086      	sub	sp, #24
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005604:	2182      	movs	r1, #130	; 0x82
 8005606:	4818      	ldr	r0, [pc, #96]	; (8005668 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005608:	f000 fd09 	bl	800601e <USBD_GetEpDesc>
 800560c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800560e:	2101      	movs	r1, #1
 8005610:	4815      	ldr	r0, [pc, #84]	; (8005668 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8005612:	f000 fd04 	bl	800601e <USBD_GetEpDesc>
 8005616:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005618:	2181      	movs	r1, #129	; 0x81
 800561a:	4813      	ldr	r0, [pc, #76]	; (8005668 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800561c:	f000 fcff 	bl	800601e <USBD_GetEpDesc>
 8005620:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d002      	beq.n	800562e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	2210      	movs	r2, #16
 800562c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d006      	beq.n	8005642 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005634:	693b      	ldr	r3, [r7, #16]
 8005636:	2200      	movs	r2, #0
 8005638:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800563c:	711a      	strb	r2, [r3, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d006      	beq.n	8005656 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005650:	711a      	strb	r2, [r3, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2243      	movs	r2, #67	; 0x43
 800565a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800565c:	4b02      	ldr	r3, [pc, #8]	; (8005668 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800565e:	4618      	mov	r0, r3
 8005660:	3718      	adds	r7, #24
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	2000005c 	.word	0x2000005c

0800566c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b086      	sub	sp, #24
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8005674:	2182      	movs	r1, #130	; 0x82
 8005676:	4818      	ldr	r0, [pc, #96]	; (80056d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005678:	f000 fcd1 	bl	800601e <USBD_GetEpDesc>
 800567c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800567e:	2101      	movs	r1, #1
 8005680:	4815      	ldr	r0, [pc, #84]	; (80056d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8005682:	f000 fccc 	bl	800601e <USBD_GetEpDesc>
 8005686:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8005688:	2181      	movs	r1, #129	; 0x81
 800568a:	4813      	ldr	r0, [pc, #76]	; (80056d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800568c:	f000 fcc7 	bl	800601e <USBD_GetEpDesc>
 8005690:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	2b00      	cmp	r3, #0
 8005696:	d002      	beq.n	800569e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8005698:	697b      	ldr	r3, [r7, #20]
 800569a:	2210      	movs	r2, #16
 800569c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d006      	beq.n	80056b2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	2200      	movs	r2, #0
 80056a8:	711a      	strb	r2, [r3, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f042 0202 	orr.w	r2, r2, #2
 80056b0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d006      	beq.n	80056c6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	711a      	strb	r2, [r3, #4]
 80056be:	2200      	movs	r2, #0
 80056c0:	f042 0202 	orr.w	r2, r2, #2
 80056c4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2243      	movs	r2, #67	; 0x43
 80056ca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80056cc:	4b02      	ldr	r3, [pc, #8]	; (80056d8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3718      	adds	r7, #24
 80056d2:	46bd      	mov	sp, r7
 80056d4:	bd80      	pop	{r7, pc}
 80056d6:	bf00      	nop
 80056d8:	2000005c 	.word	0x2000005c

080056dc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80056e4:	2182      	movs	r1, #130	; 0x82
 80056e6:	4818      	ldr	r0, [pc, #96]	; (8005748 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80056e8:	f000 fc99 	bl	800601e <USBD_GetEpDesc>
 80056ec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80056ee:	2101      	movs	r1, #1
 80056f0:	4815      	ldr	r0, [pc, #84]	; (8005748 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80056f2:	f000 fc94 	bl	800601e <USBD_GetEpDesc>
 80056f6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80056f8:	2181      	movs	r1, #129	; 0x81
 80056fa:	4813      	ldr	r0, [pc, #76]	; (8005748 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80056fc:	f000 fc8f 	bl	800601e <USBD_GetEpDesc>
 8005700:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8005702:	697b      	ldr	r3, [r7, #20]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d002      	beq.n	800570e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	2210      	movs	r2, #16
 800570c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d006      	beq.n	8005722 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	2200      	movs	r2, #0
 8005718:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800571c:	711a      	strb	r2, [r3, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d006      	beq.n	8005736 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	2200      	movs	r2, #0
 800572c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005730:	711a      	strb	r2, [r3, #4]
 8005732:	2200      	movs	r2, #0
 8005734:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	2243      	movs	r2, #67	; 0x43
 800573a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800573c:	4b02      	ldr	r3, [pc, #8]	; (8005748 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800573e:	4618      	mov	r0, r3
 8005740:	3718      	adds	r7, #24
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}
 8005746:	bf00      	nop
 8005748:	2000005c 	.word	0x2000005c

0800574c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	220a      	movs	r2, #10
 8005758:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800575a:	4b03      	ldr	r3, [pc, #12]	; (8005768 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800575c:	4618      	mov	r0, r3
 800575e:	370c      	adds	r7, #12
 8005760:	46bd      	mov	sp, r7
 8005762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005766:	4770      	bx	lr
 8005768:	20000018 	.word	0x20000018

0800576c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800576c:	b480      	push	{r7}
 800576e:	b083      	sub	sp, #12
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800577c:	2303      	movs	r3, #3
 800577e:	e009      	b.n	8005794 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	33b0      	adds	r3, #176	; 0xb0
 800578a:	009b      	lsls	r3, r3, #2
 800578c:	4413      	add	r3, r2
 800578e:	683a      	ldr	r2, [r7, #0]
 8005790:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8005792:	2300      	movs	r3, #0
}
 8005794:	4618      	mov	r0, r3
 8005796:	370c      	adds	r7, #12
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b087      	sub	sp, #28
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	60f8      	str	r0, [r7, #12]
 80057a8:	60b9      	str	r1, [r7, #8]
 80057aa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	32b0      	adds	r2, #176	; 0xb0
 80057b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057ba:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d101      	bne.n	80057c6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e008      	b.n	80057d8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	68ba      	ldr	r2, [r7, #8]
 80057ca:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	687a      	ldr	r2, [r7, #4]
 80057d2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 80057d6:	2300      	movs	r3, #0
}
 80057d8:	4618      	mov	r0, r3
 80057da:	371c      	adds	r7, #28
 80057dc:	46bd      	mov	sp, r7
 80057de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e2:	4770      	bx	lr

080057e4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80057e4:	b480      	push	{r7}
 80057e6:	b085      	sub	sp, #20
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	32b0      	adds	r2, #176	; 0xb0
 80057f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80057fc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d101      	bne.n	8005808 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8005804:	2303      	movs	r3, #3
 8005806:	e004      	b.n	8005812 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8005810:	2300      	movs	r3, #0
}
 8005812:	4618      	mov	r0, r3
 8005814:	3714      	adds	r7, #20
 8005816:	46bd      	mov	sp, r7
 8005818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800581c:	4770      	bx	lr
	...

08005820 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	32b0      	adds	r2, #176	; 0xb0
 8005832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005836:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	32b0      	adds	r2, #176	; 0xb0
 8005842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d101      	bne.n	800584e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800584a:	2303      	movs	r3, #3
 800584c:	e018      	b.n	8005880 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	7c1b      	ldrb	r3, [r3, #16]
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10a      	bne.n	800586c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8005856:	4b0c      	ldr	r3, [pc, #48]	; (8005888 <USBD_CDC_ReceivePacket+0x68>)
 8005858:	7819      	ldrb	r1, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005860:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f001 ff8b 	bl	8007780 <USBD_LL_PrepareReceive>
 800586a:	e008      	b.n	800587e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800586c:	4b06      	ldr	r3, [pc, #24]	; (8005888 <USBD_CDC_ReceivePacket+0x68>)
 800586e:	7819      	ldrb	r1, [r3, #0]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005876:	2340      	movs	r3, #64	; 0x40
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f001 ff81 	bl	8007780 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800587e:	2300      	movs	r3, #0
}
 8005880:	4618      	mov	r0, r3
 8005882:	3710      	adds	r7, #16
 8005884:	46bd      	mov	sp, r7
 8005886:	bd80      	pop	{r7, pc}
 8005888:	200000a0 	.word	0x200000a0

0800588c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b086      	sub	sp, #24
 8005890:	af00      	add	r7, sp, #0
 8005892:	60f8      	str	r0, [r7, #12]
 8005894:	60b9      	str	r1, [r7, #8]
 8005896:	4613      	mov	r3, r2
 8005898:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d101      	bne.n	80058a4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80058a0:	2303      	movs	r3, #3
 80058a2:	e01f      	b.n	80058e4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2200      	movs	r2, #0
 80058a8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2200      	movs	r2, #0
 80058b0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d003      	beq.n	80058ca <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	68ba      	ldr	r2, [r7, #8]
 80058c6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	79fa      	ldrb	r2, [r7, #7]
 80058d6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80058d8:	68f8      	ldr	r0, [r7, #12]
 80058da:	f001 fdfb 	bl	80074d4 <USBD_LL_Init>
 80058de:	4603      	mov	r3, r0
 80058e0:	75fb      	strb	r3, [r7, #23]

  return ret;
 80058e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	3718      	adds	r7, #24
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b084      	sub	sp, #16
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
 80058f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80058f6:	2300      	movs	r3, #0
 80058f8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80058fa:	683b      	ldr	r3, [r7, #0]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d101      	bne.n	8005904 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8005900:	2303      	movs	r3, #3
 8005902:	e025      	b.n	8005950 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	683a      	ldr	r2, [r7, #0]
 8005908:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	32ae      	adds	r2, #174	; 0xae
 8005916:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800591a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800591c:	2b00      	cmp	r3, #0
 800591e:	d00f      	beq.n	8005940 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	32ae      	adds	r2, #174	; 0xae
 800592a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800592e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005930:	f107 020e 	add.w	r2, r7, #14
 8005934:	4610      	mov	r0, r2
 8005936:	4798      	blx	r3
 8005938:	4602      	mov	r2, r0
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8005946:	1c5a      	adds	r2, r3, #1
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800594e:	2300      	movs	r3, #0
}
 8005950:	4618      	mov	r0, r3
 8005952:	3710      	adds	r7, #16
 8005954:	46bd      	mov	sp, r7
 8005956:	bd80      	pop	{r7, pc}

08005958 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b082      	sub	sp, #8
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8005960:	6878      	ldr	r0, [r7, #4]
 8005962:	f001 fe03 	bl	800756c <USBD_LL_Start>
 8005966:	4603      	mov	r3, r0
}
 8005968:	4618      	mov	r0, r3
 800596a:	3708      	adds	r7, #8
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}

08005970 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005978:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800597a:	4618      	mov	r0, r3
 800597c:	370c      	adds	r7, #12
 800597e:	46bd      	mov	sp, r7
 8005980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005984:	4770      	bx	lr

08005986 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005986:	b580      	push	{r7, lr}
 8005988:	b084      	sub	sp, #16
 800598a:	af00      	add	r7, sp, #0
 800598c:	6078      	str	r0, [r7, #4]
 800598e:	460b      	mov	r3, r1
 8005990:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8005992:	2300      	movs	r3, #0
 8005994:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800599c:	2b00      	cmp	r3, #0
 800599e:	d009      	beq.n	80059b4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	78fa      	ldrb	r2, [r7, #3]
 80059aa:	4611      	mov	r1, r2
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	4798      	blx	r3
 80059b0:	4603      	mov	r3, r0
 80059b2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80059b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3710      	adds	r7, #16
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}

080059be <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b084      	sub	sp, #16
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
 80059c6:	460b      	mov	r3, r1
 80059c8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80059ca:	2300      	movs	r3, #0
 80059cc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	78fa      	ldrb	r2, [r7, #3]
 80059d8:	4611      	mov	r1, r2
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	4798      	blx	r3
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d001      	beq.n	80059e8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80059e4:	2303      	movs	r3, #3
 80059e6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80059e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b084      	sub	sp, #16
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
 80059fa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005a02:	6839      	ldr	r1, [r7, #0]
 8005a04:	4618      	mov	r0, r3
 8005a06:	f001 f908 	bl	8006c1a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8005a18:	461a      	mov	r2, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005a26:	f003 031f 	and.w	r3, r3, #31
 8005a2a:	2b02      	cmp	r3, #2
 8005a2c:	d01a      	beq.n	8005a64 <USBD_LL_SetupStage+0x72>
 8005a2e:	2b02      	cmp	r3, #2
 8005a30:	d822      	bhi.n	8005a78 <USBD_LL_SetupStage+0x86>
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d002      	beq.n	8005a3c <USBD_LL_SetupStage+0x4a>
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d00a      	beq.n	8005a50 <USBD_LL_SetupStage+0x5e>
 8005a3a:	e01d      	b.n	8005a78 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005a42:	4619      	mov	r1, r3
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f000 fb5f 	bl	8006108 <USBD_StdDevReq>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	73fb      	strb	r3, [r7, #15]
      break;
 8005a4e:	e020      	b.n	8005a92 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005a56:	4619      	mov	r1, r3
 8005a58:	6878      	ldr	r0, [r7, #4]
 8005a5a:	f000 fbc7 	bl	80061ec <USBD_StdItfReq>
 8005a5e:	4603      	mov	r3, r0
 8005a60:	73fb      	strb	r3, [r7, #15]
      break;
 8005a62:	e016      	b.n	8005a92 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8005a6a:	4619      	mov	r1, r3
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f000 fc29 	bl	80062c4 <USBD_StdEPReq>
 8005a72:	4603      	mov	r3, r0
 8005a74:	73fb      	strb	r3, [r7, #15]
      break;
 8005a76:	e00c      	b.n	8005a92 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005a7e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	4619      	mov	r1, r3
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f001 fdd0 	bl	800762c <USBD_LL_StallEP>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	73fb      	strb	r3, [r7, #15]
      break;
 8005a90:	bf00      	nop
  }

  return ret;
 8005a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3710      	adds	r7, #16
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b086      	sub	sp, #24
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	460b      	mov	r3, r1
 8005aa6:	607a      	str	r2, [r7, #4]
 8005aa8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8005aae:	7afb      	ldrb	r3, [r7, #11]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d16e      	bne.n	8005b92 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005aba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005ac2:	2b03      	cmp	r3, #3
 8005ac4:	f040 8098 	bne.w	8005bf8 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8005ac8:	693b      	ldr	r3, [r7, #16]
 8005aca:	689a      	ldr	r2, [r3, #8]
 8005acc:	693b      	ldr	r3, [r7, #16]
 8005ace:	68db      	ldr	r3, [r3, #12]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d913      	bls.n	8005afc <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	689a      	ldr	r2, [r3, #8]
 8005ad8:	693b      	ldr	r3, [r7, #16]
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	1ad2      	subs	r2, r2, r3
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005ae2:	693b      	ldr	r3, [r7, #16]
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	4293      	cmp	r3, r2
 8005aec:	bf28      	it	cs
 8005aee:	4613      	movcs	r3, r2
 8005af0:	461a      	mov	r2, r3
 8005af2:	6879      	ldr	r1, [r7, #4]
 8005af4:	68f8      	ldr	r0, [r7, #12]
 8005af6:	f001 f984 	bl	8006e02 <USBD_CtlContinueRx>
 8005afa:	e07d      	b.n	8005bf8 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8005b02:	f003 031f 	and.w	r3, r3, #31
 8005b06:	2b02      	cmp	r3, #2
 8005b08:	d014      	beq.n	8005b34 <USBD_LL_DataOutStage+0x98>
 8005b0a:	2b02      	cmp	r3, #2
 8005b0c:	d81d      	bhi.n	8005b4a <USBD_LL_DataOutStage+0xae>
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d002      	beq.n	8005b18 <USBD_LL_DataOutStage+0x7c>
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	d003      	beq.n	8005b1e <USBD_LL_DataOutStage+0x82>
 8005b16:	e018      	b.n	8005b4a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	75bb      	strb	r3, [r7, #22]
            break;
 8005b1c:	e018      	b.n	8005b50 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005b24:	b2db      	uxtb	r3, r3
 8005b26:	4619      	mov	r1, r3
 8005b28:	68f8      	ldr	r0, [r7, #12]
 8005b2a:	f000 fa5e 	bl	8005fea <USBD_CoreFindIF>
 8005b2e:	4603      	mov	r3, r0
 8005b30:	75bb      	strb	r3, [r7, #22]
            break;
 8005b32:	e00d      	b.n	8005b50 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	4619      	mov	r1, r3
 8005b3e:	68f8      	ldr	r0, [r7, #12]
 8005b40:	f000 fa60 	bl	8006004 <USBD_CoreFindEP>
 8005b44:	4603      	mov	r3, r0
 8005b46:	75bb      	strb	r3, [r7, #22]
            break;
 8005b48:	e002      	b.n	8005b50 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	75bb      	strb	r3, [r7, #22]
            break;
 8005b4e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8005b50:	7dbb      	ldrb	r3, [r7, #22]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d119      	bne.n	8005b8a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	2b03      	cmp	r3, #3
 8005b60:	d113      	bne.n	8005b8a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8005b62:	7dba      	ldrb	r2, [r7, #22]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	32ae      	adds	r2, #174	; 0xae
 8005b68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b6c:	691b      	ldr	r3, [r3, #16]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d00b      	beq.n	8005b8a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8005b72:	7dba      	ldrb	r2, [r7, #22]
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8005b7a:	7dba      	ldrb	r2, [r7, #22]
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	32ae      	adds	r2, #174	; 0xae
 8005b80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b84:	691b      	ldr	r3, [r3, #16]
 8005b86:	68f8      	ldr	r0, [r7, #12]
 8005b88:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8005b8a:	68f8      	ldr	r0, [r7, #12]
 8005b8c:	f001 f94a 	bl	8006e24 <USBD_CtlSendStatus>
 8005b90:	e032      	b.n	8005bf8 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8005b92:	7afb      	ldrb	r3, [r7, #11]
 8005b94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	4619      	mov	r1, r3
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f000 fa31 	bl	8006004 <USBD_CoreFindEP>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005ba6:	7dbb      	ldrb	r3, [r7, #22]
 8005ba8:	2bff      	cmp	r3, #255	; 0xff
 8005baa:	d025      	beq.n	8005bf8 <USBD_LL_DataOutStage+0x15c>
 8005bac:	7dbb      	ldrb	r3, [r7, #22]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d122      	bne.n	8005bf8 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b03      	cmp	r3, #3
 8005bbc:	d117      	bne.n	8005bee <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8005bbe:	7dba      	ldrb	r2, [r7, #22]
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	32ae      	adds	r2, #174	; 0xae
 8005bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d00f      	beq.n	8005bee <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8005bce:	7dba      	ldrb	r2, [r7, #22]
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8005bd6:	7dba      	ldrb	r2, [r7, #22]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	32ae      	adds	r2, #174	; 0xae
 8005bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005be0:	699b      	ldr	r3, [r3, #24]
 8005be2:	7afa      	ldrb	r2, [r7, #11]
 8005be4:	4611      	mov	r1, r2
 8005be6:	68f8      	ldr	r0, [r7, #12]
 8005be8:	4798      	blx	r3
 8005bea:	4603      	mov	r3, r0
 8005bec:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8005bee:	7dfb      	ldrb	r3, [r7, #23]
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d001      	beq.n	8005bf8 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8005bf4:	7dfb      	ldrb	r3, [r7, #23]
 8005bf6:	e000      	b.n	8005bfa <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8005bf8:	2300      	movs	r3, #0
}
 8005bfa:	4618      	mov	r0, r3
 8005bfc:	3718      	adds	r7, #24
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}

08005c02 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8005c02:	b580      	push	{r7, lr}
 8005c04:	b086      	sub	sp, #24
 8005c06:	af00      	add	r7, sp, #0
 8005c08:	60f8      	str	r0, [r7, #12]
 8005c0a:	460b      	mov	r3, r1
 8005c0c:	607a      	str	r2, [r7, #4]
 8005c0e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8005c10:	7afb      	ldrb	r3, [r7, #11]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d16f      	bne.n	8005cf6 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	3314      	adds	r3, #20
 8005c1a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d15a      	bne.n	8005cdc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	689a      	ldr	r2, [r3, #8]
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d914      	bls.n	8005c5c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8005c32:	693b      	ldr	r3, [r7, #16]
 8005c34:	689a      	ldr	r2, [r3, #8]
 8005c36:	693b      	ldr	r3, [r7, #16]
 8005c38:	68db      	ldr	r3, [r3, #12]
 8005c3a:	1ad2      	subs	r2, r2, r3
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	689b      	ldr	r3, [r3, #8]
 8005c44:	461a      	mov	r2, r3
 8005c46:	6879      	ldr	r1, [r7, #4]
 8005c48:	68f8      	ldr	r0, [r7, #12]
 8005c4a:	f001 f8ac 	bl	8006da6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005c4e:	2300      	movs	r3, #0
 8005c50:	2200      	movs	r2, #0
 8005c52:	2100      	movs	r1, #0
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f001 fd93 	bl	8007780 <USBD_LL_PrepareReceive>
 8005c5a:	e03f      	b.n	8005cdc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	68da      	ldr	r2, [r3, #12]
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d11c      	bne.n	8005ca2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8005c68:	693b      	ldr	r3, [r7, #16]
 8005c6a:	685a      	ldr	r2, [r3, #4]
 8005c6c:	693b      	ldr	r3, [r7, #16]
 8005c6e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8005c70:	429a      	cmp	r2, r3
 8005c72:	d316      	bcc.n	8005ca2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	685a      	ldr	r2, [r3, #4]
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d20f      	bcs.n	8005ca2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005c82:	2200      	movs	r2, #0
 8005c84:	2100      	movs	r1, #0
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f001 f88d 	bl	8006da6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	2200      	movs	r2, #0
 8005c90:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005c94:	2300      	movs	r3, #0
 8005c96:	2200      	movs	r2, #0
 8005c98:	2100      	movs	r1, #0
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	f001 fd70 	bl	8007780 <USBD_LL_PrepareReceive>
 8005ca0:	e01c      	b.n	8005cdc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005ca8:	b2db      	uxtb	r3, r3
 8005caa:	2b03      	cmp	r3, #3
 8005cac:	d10f      	bne.n	8005cce <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d009      	beq.n	8005cce <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	68f8      	ldr	r0, [r7, #12]
 8005ccc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8005cce:	2180      	movs	r1, #128	; 0x80
 8005cd0:	68f8      	ldr	r0, [r7, #12]
 8005cd2:	f001 fcab 	bl	800762c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8005cd6:	68f8      	ldr	r0, [r7, #12]
 8005cd8:	f001 f8b7 	bl	8006e4a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d03a      	beq.n	8005d5c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8005ce6:	68f8      	ldr	r0, [r7, #12]
 8005ce8:	f7ff fe42 	bl	8005970 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005cf4:	e032      	b.n	8005d5c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8005cf6:	7afb      	ldrb	r3, [r7, #11]
 8005cf8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	4619      	mov	r1, r3
 8005d00:	68f8      	ldr	r0, [r7, #12]
 8005d02:	f000 f97f 	bl	8006004 <USBD_CoreFindEP>
 8005d06:	4603      	mov	r3, r0
 8005d08:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8005d0a:	7dfb      	ldrb	r3, [r7, #23]
 8005d0c:	2bff      	cmp	r3, #255	; 0xff
 8005d0e:	d025      	beq.n	8005d5c <USBD_LL_DataInStage+0x15a>
 8005d10:	7dfb      	ldrb	r3, [r7, #23]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d122      	bne.n	8005d5c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b03      	cmp	r3, #3
 8005d20:	d11c      	bne.n	8005d5c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8005d22:	7dfa      	ldrb	r2, [r7, #23]
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	32ae      	adds	r2, #174	; 0xae
 8005d28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d014      	beq.n	8005d5c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8005d32:	7dfa      	ldrb	r2, [r7, #23]
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8005d3a:	7dfa      	ldrb	r2, [r7, #23]
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	32ae      	adds	r2, #174	; 0xae
 8005d40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d44:	695b      	ldr	r3, [r3, #20]
 8005d46:	7afa      	ldrb	r2, [r7, #11]
 8005d48:	4611      	mov	r1, r2
 8005d4a:	68f8      	ldr	r0, [r7, #12]
 8005d4c:	4798      	blx	r3
 8005d4e:	4603      	mov	r3, r0
 8005d50:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8005d52:	7dbb      	ldrb	r3, [r7, #22]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d001      	beq.n	8005d5c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8005d58:	7dbb      	ldrb	r3, [r7, #22]
 8005d5a:	e000      	b.n	8005d5e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8005d5c:	2300      	movs	r3, #0
}
 8005d5e:	4618      	mov	r0, r3
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b084      	sub	sp, #16
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8005d6e:	2300      	movs	r3, #0
 8005d70:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	2201      	movs	r2, #1
 8005d76:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d014      	beq.n	8005dcc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d00e      	beq.n	8005dcc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005db4:	685b      	ldr	r3, [r3, #4]
 8005db6:	687a      	ldr	r2, [r7, #4]
 8005db8:	6852      	ldr	r2, [r2, #4]
 8005dba:	b2d2      	uxtb	r2, r2
 8005dbc:	4611      	mov	r1, r2
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	4798      	blx	r3
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8005dc8:	2303      	movs	r3, #3
 8005dca:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005dcc:	2340      	movs	r3, #64	; 0x40
 8005dce:	2200      	movs	r2, #0
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f001 fbe5 	bl	80075a2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2201      	movs	r2, #1
 8005ddc:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2240      	movs	r2, #64	; 0x40
 8005de4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005de8:	2340      	movs	r3, #64	; 0x40
 8005dea:	2200      	movs	r2, #0
 8005dec:	2180      	movs	r1, #128	; 0x80
 8005dee:	6878      	ldr	r0, [r7, #4]
 8005df0:	f001 fbd7 	bl	80075a2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2201      	movs	r2, #1
 8005df8:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2240      	movs	r2, #64	; 0x40
 8005dfe:	621a      	str	r2, [r3, #32]

  return ret;
 8005e00:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e02:	4618      	mov	r0, r3
 8005e04:	3710      	adds	r7, #16
 8005e06:	46bd      	mov	sp, r7
 8005e08:	bd80      	pop	{r7, pc}

08005e0a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005e0a:	b480      	push	{r7}
 8005e0c:	b083      	sub	sp, #12
 8005e0e:	af00      	add	r7, sp, #0
 8005e10:	6078      	str	r0, [r7, #4]
 8005e12:	460b      	mov	r3, r1
 8005e14:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	78fa      	ldrb	r2, [r7, #3]
 8005e1a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	370c      	adds	r7, #12
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr

08005e2a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005e2a:	b480      	push	{r7}
 8005e2c:	b083      	sub	sp, #12
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e38:	b2da      	uxtb	r2, r3
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2204      	movs	r2, #4
 8005e44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	370c      	adds	r7, #12
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr

08005e56 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005e56:	b480      	push	{r7}
 8005e58:	b083      	sub	sp, #12
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e64:	b2db      	uxtb	r3, r3
 8005e66:	2b04      	cmp	r3, #4
 8005e68:	d106      	bne.n	8005e78 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005e78:	2300      	movs	r3, #0
}
 8005e7a:	4618      	mov	r0, r3
 8005e7c:	370c      	adds	r7, #12
 8005e7e:	46bd      	mov	sp, r7
 8005e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e84:	4770      	bx	lr

08005e86 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005e86:	b580      	push	{r7, lr}
 8005e88:	b082      	sub	sp, #8
 8005e8a:	af00      	add	r7, sp, #0
 8005e8c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e94:	b2db      	uxtb	r3, r3
 8005e96:	2b03      	cmp	r3, #3
 8005e98:	d110      	bne.n	8005ebc <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00b      	beq.n	8005ebc <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eaa:	69db      	ldr	r3, [r3, #28]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d005      	beq.n	8005ebc <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005eb6:	69db      	ldr	r3, [r3, #28]
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8005ebc:	2300      	movs	r3, #0
}
 8005ebe:	4618      	mov	r0, r3
 8005ec0:	3708      	adds	r7, #8
 8005ec2:	46bd      	mov	sp, r7
 8005ec4:	bd80      	pop	{r7, pc}

08005ec6 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8005ec6:	b580      	push	{r7, lr}
 8005ec8:	b082      	sub	sp, #8
 8005eca:	af00      	add	r7, sp, #0
 8005ecc:	6078      	str	r0, [r7, #4]
 8005ece:	460b      	mov	r3, r1
 8005ed0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	32ae      	adds	r2, #174	; 0xae
 8005edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d101      	bne.n	8005ee8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8005ee4:	2303      	movs	r3, #3
 8005ee6:	e01c      	b.n	8005f22 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	2b03      	cmp	r3, #3
 8005ef2:	d115      	bne.n	8005f20 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	32ae      	adds	r2, #174	; 0xae
 8005efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f02:	6a1b      	ldr	r3, [r3, #32]
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d00b      	beq.n	8005f20 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	32ae      	adds	r2, #174	; 0xae
 8005f12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f16:	6a1b      	ldr	r3, [r3, #32]
 8005f18:	78fa      	ldrb	r2, [r7, #3]
 8005f1a:	4611      	mov	r1, r2
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005f20:	2300      	movs	r3, #0
}
 8005f22:	4618      	mov	r0, r3
 8005f24:	3708      	adds	r7, #8
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}

08005f2a <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8005f2a:	b580      	push	{r7, lr}
 8005f2c:	b082      	sub	sp, #8
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
 8005f32:	460b      	mov	r3, r1
 8005f34:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	32ae      	adds	r2, #174	; 0xae
 8005f40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d101      	bne.n	8005f4c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e01c      	b.n	8005f86 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005f52:	b2db      	uxtb	r3, r3
 8005f54:	2b03      	cmp	r3, #3
 8005f56:	d115      	bne.n	8005f84 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	32ae      	adds	r2, #174	; 0xae
 8005f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d00b      	beq.n	8005f84 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	32ae      	adds	r2, #174	; 0xae
 8005f76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f7c:	78fa      	ldrb	r2, [r7, #3]
 8005f7e:	4611      	mov	r1, r2
 8005f80:	6878      	ldr	r0, [r7, #4]
 8005f82:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005f84:	2300      	movs	r3, #0
}
 8005f86:	4618      	mov	r0, r3
 8005f88:	3708      	adds	r7, #8
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	bd80      	pop	{r7, pc}

08005f8e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8005f8e:	b480      	push	{r7}
 8005f90:	b083      	sub	sp, #12
 8005f92:	af00      	add	r7, sp, #0
 8005f94:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005f96:	2300      	movs	r3, #0
}
 8005f98:	4618      	mov	r0, r3
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b084      	sub	sp, #16
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8005fac:	2300      	movs	r3, #0
 8005fae:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	2201      	movs	r2, #1
 8005fb4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d00e      	beq.n	8005fe0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005fc8:	685b      	ldr	r3, [r3, #4]
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	6852      	ldr	r2, [r2, #4]
 8005fce:	b2d2      	uxtb	r2, r2
 8005fd0:	4611      	mov	r1, r2
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	4798      	blx	r3
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d001      	beq.n	8005fe0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8005fdc:	2303      	movs	r3, #3
 8005fde:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8005fe0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3710      	adds	r7, #16
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8005fea:	b480      	push	{r7}
 8005fec:	b083      	sub	sp, #12
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
 8005ff2:	460b      	mov	r3, r1
 8005ff4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8005ff6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	370c      	adds	r7, #12
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006002:	4770      	bx	lr

08006004 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8006004:	b480      	push	{r7}
 8006006:	b083      	sub	sp, #12
 8006008:	af00      	add	r7, sp, #0
 800600a:	6078      	str	r0, [r7, #4]
 800600c:	460b      	mov	r3, r1
 800600e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006010:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006012:	4618      	mov	r0, r3
 8006014:	370c      	adds	r7, #12
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr

0800601e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800601e:	b580      	push	{r7, lr}
 8006020:	b086      	sub	sp, #24
 8006022:	af00      	add	r7, sp, #0
 8006024:	6078      	str	r0, [r7, #4]
 8006026:	460b      	mov	r3, r1
 8006028:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8006032:	2300      	movs	r3, #0
 8006034:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	885b      	ldrh	r3, [r3, #2]
 800603a:	b29a      	uxth	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	781b      	ldrb	r3, [r3, #0]
 8006040:	b29b      	uxth	r3, r3
 8006042:	429a      	cmp	r2, r3
 8006044:	d920      	bls.n	8006088 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	b29b      	uxth	r3, r3
 800604c:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800604e:	e013      	b.n	8006078 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006050:	f107 030a 	add.w	r3, r7, #10
 8006054:	4619      	mov	r1, r3
 8006056:	6978      	ldr	r0, [r7, #20]
 8006058:	f000 f81b 	bl	8006092 <USBD_GetNextDesc>
 800605c:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	785b      	ldrb	r3, [r3, #1]
 8006062:	2b05      	cmp	r3, #5
 8006064:	d108      	bne.n	8006078 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800606a:	693b      	ldr	r3, [r7, #16]
 800606c:	789b      	ldrb	r3, [r3, #2]
 800606e:	78fa      	ldrb	r2, [r7, #3]
 8006070:	429a      	cmp	r2, r3
 8006072:	d008      	beq.n	8006086 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8006074:	2300      	movs	r3, #0
 8006076:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	885b      	ldrh	r3, [r3, #2]
 800607c:	b29a      	uxth	r2, r3
 800607e:	897b      	ldrh	r3, [r7, #10]
 8006080:	429a      	cmp	r2, r3
 8006082:	d8e5      	bhi.n	8006050 <USBD_GetEpDesc+0x32>
 8006084:	e000      	b.n	8006088 <USBD_GetEpDesc+0x6a>
          break;
 8006086:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8006088:	693b      	ldr	r3, [r7, #16]
}
 800608a:	4618      	mov	r0, r3
 800608c:	3718      	adds	r7, #24
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}

08006092 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006092:	b480      	push	{r7}
 8006094:	b085      	sub	sp, #20
 8006096:	af00      	add	r7, sp, #0
 8006098:	6078      	str	r0, [r7, #4]
 800609a:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	881a      	ldrh	r2, [r3, #0]
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	781b      	ldrb	r3, [r3, #0]
 80060a8:	b29b      	uxth	r3, r3
 80060aa:	4413      	add	r3, r2
 80060ac:	b29a      	uxth	r2, r3
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	781b      	ldrb	r3, [r3, #0]
 80060b6:	461a      	mov	r2, r3
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	4413      	add	r3, r2
 80060bc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80060be:	68fb      	ldr	r3, [r7, #12]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3714      	adds	r7, #20
 80060c4:	46bd      	mov	sp, r7
 80060c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ca:	4770      	bx	lr

080060cc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b087      	sub	sp, #28
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	781b      	ldrb	r3, [r3, #0]
 80060dc:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80060de:	697b      	ldr	r3, [r7, #20]
 80060e0:	3301      	adds	r3, #1
 80060e2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80060e4:	697b      	ldr	r3, [r7, #20]
 80060e6:	781b      	ldrb	r3, [r3, #0]
 80060e8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80060ea:	8a3b      	ldrh	r3, [r7, #16]
 80060ec:	021b      	lsls	r3, r3, #8
 80060ee:	b21a      	sxth	r2, r3
 80060f0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	b21b      	sxth	r3, r3
 80060f8:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80060fa:	89fb      	ldrh	r3, [r7, #14]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	371c      	adds	r7, #28
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr

08006108 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
 8006110:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006112:	2300      	movs	r3, #0
 8006114:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800611e:	2b40      	cmp	r3, #64	; 0x40
 8006120:	d005      	beq.n	800612e <USBD_StdDevReq+0x26>
 8006122:	2b40      	cmp	r3, #64	; 0x40
 8006124:	d857      	bhi.n	80061d6 <USBD_StdDevReq+0xce>
 8006126:	2b00      	cmp	r3, #0
 8006128:	d00f      	beq.n	800614a <USBD_StdDevReq+0x42>
 800612a:	2b20      	cmp	r3, #32
 800612c:	d153      	bne.n	80061d6 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	32ae      	adds	r2, #174	; 0xae
 8006138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800613c:	689b      	ldr	r3, [r3, #8]
 800613e:	6839      	ldr	r1, [r7, #0]
 8006140:	6878      	ldr	r0, [r7, #4]
 8006142:	4798      	blx	r3
 8006144:	4603      	mov	r3, r0
 8006146:	73fb      	strb	r3, [r7, #15]
      break;
 8006148:	e04a      	b.n	80061e0 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	785b      	ldrb	r3, [r3, #1]
 800614e:	2b09      	cmp	r3, #9
 8006150:	d83b      	bhi.n	80061ca <USBD_StdDevReq+0xc2>
 8006152:	a201      	add	r2, pc, #4	; (adr r2, 8006158 <USBD_StdDevReq+0x50>)
 8006154:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006158:	080061ad 	.word	0x080061ad
 800615c:	080061c1 	.word	0x080061c1
 8006160:	080061cb 	.word	0x080061cb
 8006164:	080061b7 	.word	0x080061b7
 8006168:	080061cb 	.word	0x080061cb
 800616c:	0800618b 	.word	0x0800618b
 8006170:	08006181 	.word	0x08006181
 8006174:	080061cb 	.word	0x080061cb
 8006178:	080061a3 	.word	0x080061a3
 800617c:	08006195 	.word	0x08006195
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006180:	6839      	ldr	r1, [r7, #0]
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 fa3c 	bl	8006600 <USBD_GetDescriptor>
          break;
 8006188:	e024      	b.n	80061d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800618a:	6839      	ldr	r1, [r7, #0]
 800618c:	6878      	ldr	r0, [r7, #4]
 800618e:	f000 fba1 	bl	80068d4 <USBD_SetAddress>
          break;
 8006192:	e01f      	b.n	80061d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006194:	6839      	ldr	r1, [r7, #0]
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 fbe0 	bl	800695c <USBD_SetConfig>
 800619c:	4603      	mov	r3, r0
 800619e:	73fb      	strb	r3, [r7, #15]
          break;
 80061a0:	e018      	b.n	80061d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80061a2:	6839      	ldr	r1, [r7, #0]
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 fc83 	bl	8006ab0 <USBD_GetConfig>
          break;
 80061aa:	e013      	b.n	80061d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80061ac:	6839      	ldr	r1, [r7, #0]
 80061ae:	6878      	ldr	r0, [r7, #4]
 80061b0:	f000 fcb4 	bl	8006b1c <USBD_GetStatus>
          break;
 80061b4:	e00e      	b.n	80061d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80061b6:	6839      	ldr	r1, [r7, #0]
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 fce3 	bl	8006b84 <USBD_SetFeature>
          break;
 80061be:	e009      	b.n	80061d4 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80061c0:	6839      	ldr	r1, [r7, #0]
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 fd07 	bl	8006bd6 <USBD_ClrFeature>
          break;
 80061c8:	e004      	b.n	80061d4 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80061ca:	6839      	ldr	r1, [r7, #0]
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 fd5e 	bl	8006c8e <USBD_CtlError>
          break;
 80061d2:	bf00      	nop
      }
      break;
 80061d4:	e004      	b.n	80061e0 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80061d6:	6839      	ldr	r1, [r7, #0]
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	f000 fd58 	bl	8006c8e <USBD_CtlError>
      break;
 80061de:	bf00      	nop
  }

  return ret;
 80061e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3710      	adds	r7, #16
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}
 80061ea:	bf00      	nop

080061ec <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b084      	sub	sp, #16
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80061f6:	2300      	movs	r3, #0
 80061f8:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	781b      	ldrb	r3, [r3, #0]
 80061fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006202:	2b40      	cmp	r3, #64	; 0x40
 8006204:	d005      	beq.n	8006212 <USBD_StdItfReq+0x26>
 8006206:	2b40      	cmp	r3, #64	; 0x40
 8006208:	d852      	bhi.n	80062b0 <USBD_StdItfReq+0xc4>
 800620a:	2b00      	cmp	r3, #0
 800620c:	d001      	beq.n	8006212 <USBD_StdItfReq+0x26>
 800620e:	2b20      	cmp	r3, #32
 8006210:	d14e      	bne.n	80062b0 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006218:	b2db      	uxtb	r3, r3
 800621a:	3b01      	subs	r3, #1
 800621c:	2b02      	cmp	r3, #2
 800621e:	d840      	bhi.n	80062a2 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	889b      	ldrh	r3, [r3, #4]
 8006224:	b2db      	uxtb	r3, r3
 8006226:	2b01      	cmp	r3, #1
 8006228:	d836      	bhi.n	8006298 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	889b      	ldrh	r3, [r3, #4]
 800622e:	b2db      	uxtb	r3, r3
 8006230:	4619      	mov	r1, r3
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f7ff fed9 	bl	8005fea <USBD_CoreFindIF>
 8006238:	4603      	mov	r3, r0
 800623a:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800623c:	7bbb      	ldrb	r3, [r7, #14]
 800623e:	2bff      	cmp	r3, #255	; 0xff
 8006240:	d01d      	beq.n	800627e <USBD_StdItfReq+0x92>
 8006242:	7bbb      	ldrb	r3, [r7, #14]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d11a      	bne.n	800627e <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006248:	7bba      	ldrb	r2, [r7, #14]
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	32ae      	adds	r2, #174	; 0xae
 800624e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006252:	689b      	ldr	r3, [r3, #8]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d00f      	beq.n	8006278 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006258:	7bba      	ldrb	r2, [r7, #14]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006260:	7bba      	ldrb	r2, [r7, #14]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	32ae      	adds	r2, #174	; 0xae
 8006266:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	6839      	ldr	r1, [r7, #0]
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	4798      	blx	r3
 8006272:	4603      	mov	r3, r0
 8006274:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006276:	e004      	b.n	8006282 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006278:	2303      	movs	r3, #3
 800627a:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800627c:	e001      	b.n	8006282 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800627e:	2303      	movs	r3, #3
 8006280:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	88db      	ldrh	r3, [r3, #6]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d110      	bne.n	80062ac <USBD_StdItfReq+0xc0>
 800628a:	7bfb      	ldrb	r3, [r7, #15]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10d      	bne.n	80062ac <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006290:	6878      	ldr	r0, [r7, #4]
 8006292:	f000 fdc7 	bl	8006e24 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006296:	e009      	b.n	80062ac <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006298:	6839      	ldr	r1, [r7, #0]
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f000 fcf7 	bl	8006c8e <USBD_CtlError>
          break;
 80062a0:	e004      	b.n	80062ac <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80062a2:	6839      	ldr	r1, [r7, #0]
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 fcf2 	bl	8006c8e <USBD_CtlError>
          break;
 80062aa:	e000      	b.n	80062ae <USBD_StdItfReq+0xc2>
          break;
 80062ac:	bf00      	nop
      }
      break;
 80062ae:	e004      	b.n	80062ba <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80062b0:	6839      	ldr	r1, [r7, #0]
 80062b2:	6878      	ldr	r0, [r7, #4]
 80062b4:	f000 fceb 	bl	8006c8e <USBD_CtlError>
      break;
 80062b8:	bf00      	nop
  }

  return ret;
 80062ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3710      	adds	r7, #16
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}

080062c4 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80062c4:	b580      	push	{r7, lr}
 80062c6:	b084      	sub	sp, #16
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80062ce:	2300      	movs	r3, #0
 80062d0:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	889b      	ldrh	r3, [r3, #4]
 80062d6:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	781b      	ldrb	r3, [r3, #0]
 80062dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80062e0:	2b40      	cmp	r3, #64	; 0x40
 80062e2:	d007      	beq.n	80062f4 <USBD_StdEPReq+0x30>
 80062e4:	2b40      	cmp	r3, #64	; 0x40
 80062e6:	f200 817f 	bhi.w	80065e8 <USBD_StdEPReq+0x324>
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d02a      	beq.n	8006344 <USBD_StdEPReq+0x80>
 80062ee:	2b20      	cmp	r3, #32
 80062f0:	f040 817a 	bne.w	80065e8 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80062f4:	7bbb      	ldrb	r3, [r7, #14]
 80062f6:	4619      	mov	r1, r3
 80062f8:	6878      	ldr	r0, [r7, #4]
 80062fa:	f7ff fe83 	bl	8006004 <USBD_CoreFindEP>
 80062fe:	4603      	mov	r3, r0
 8006300:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006302:	7b7b      	ldrb	r3, [r7, #13]
 8006304:	2bff      	cmp	r3, #255	; 0xff
 8006306:	f000 8174 	beq.w	80065f2 <USBD_StdEPReq+0x32e>
 800630a:	7b7b      	ldrb	r3, [r7, #13]
 800630c:	2b00      	cmp	r3, #0
 800630e:	f040 8170 	bne.w	80065f2 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8006312:	7b7a      	ldrb	r2, [r7, #13]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800631a:	7b7a      	ldrb	r2, [r7, #13]
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	32ae      	adds	r2, #174	; 0xae
 8006320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	f000 8163 	beq.w	80065f2 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800632c:	7b7a      	ldrb	r2, [r7, #13]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	32ae      	adds	r2, #174	; 0xae
 8006332:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	6839      	ldr	r1, [r7, #0]
 800633a:	6878      	ldr	r0, [r7, #4]
 800633c:	4798      	blx	r3
 800633e:	4603      	mov	r3, r0
 8006340:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006342:	e156      	b.n	80065f2 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	785b      	ldrb	r3, [r3, #1]
 8006348:	2b03      	cmp	r3, #3
 800634a:	d008      	beq.n	800635e <USBD_StdEPReq+0x9a>
 800634c:	2b03      	cmp	r3, #3
 800634e:	f300 8145 	bgt.w	80065dc <USBD_StdEPReq+0x318>
 8006352:	2b00      	cmp	r3, #0
 8006354:	f000 809b 	beq.w	800648e <USBD_StdEPReq+0x1ca>
 8006358:	2b01      	cmp	r3, #1
 800635a:	d03c      	beq.n	80063d6 <USBD_StdEPReq+0x112>
 800635c:	e13e      	b.n	80065dc <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b02      	cmp	r3, #2
 8006368:	d002      	beq.n	8006370 <USBD_StdEPReq+0xac>
 800636a:	2b03      	cmp	r3, #3
 800636c:	d016      	beq.n	800639c <USBD_StdEPReq+0xd8>
 800636e:	e02c      	b.n	80063ca <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006370:	7bbb      	ldrb	r3, [r7, #14]
 8006372:	2b00      	cmp	r3, #0
 8006374:	d00d      	beq.n	8006392 <USBD_StdEPReq+0xce>
 8006376:	7bbb      	ldrb	r3, [r7, #14]
 8006378:	2b80      	cmp	r3, #128	; 0x80
 800637a:	d00a      	beq.n	8006392 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800637c:	7bbb      	ldrb	r3, [r7, #14]
 800637e:	4619      	mov	r1, r3
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f001 f953 	bl	800762c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006386:	2180      	movs	r1, #128	; 0x80
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f001 f94f 	bl	800762c <USBD_LL_StallEP>
 800638e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006390:	e020      	b.n	80063d4 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006392:	6839      	ldr	r1, [r7, #0]
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f000 fc7a 	bl	8006c8e <USBD_CtlError>
              break;
 800639a:	e01b      	b.n	80063d4 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	885b      	ldrh	r3, [r3, #2]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d10e      	bne.n	80063c2 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80063a4:	7bbb      	ldrb	r3, [r7, #14]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00b      	beq.n	80063c2 <USBD_StdEPReq+0xfe>
 80063aa:	7bbb      	ldrb	r3, [r7, #14]
 80063ac:	2b80      	cmp	r3, #128	; 0x80
 80063ae:	d008      	beq.n	80063c2 <USBD_StdEPReq+0xfe>
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	88db      	ldrh	r3, [r3, #6]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d104      	bne.n	80063c2 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80063b8:	7bbb      	ldrb	r3, [r7, #14]
 80063ba:	4619      	mov	r1, r3
 80063bc:	6878      	ldr	r0, [r7, #4]
 80063be:	f001 f935 	bl	800762c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f000 fd2e 	bl	8006e24 <USBD_CtlSendStatus>

              break;
 80063c8:	e004      	b.n	80063d4 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80063ca:	6839      	ldr	r1, [r7, #0]
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f000 fc5e 	bl	8006c8e <USBD_CtlError>
              break;
 80063d2:	bf00      	nop
          }
          break;
 80063d4:	e107      	b.n	80065e6 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80063dc:	b2db      	uxtb	r3, r3
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d002      	beq.n	80063e8 <USBD_StdEPReq+0x124>
 80063e2:	2b03      	cmp	r3, #3
 80063e4:	d016      	beq.n	8006414 <USBD_StdEPReq+0x150>
 80063e6:	e04b      	b.n	8006480 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80063e8:	7bbb      	ldrb	r3, [r7, #14]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00d      	beq.n	800640a <USBD_StdEPReq+0x146>
 80063ee:	7bbb      	ldrb	r3, [r7, #14]
 80063f0:	2b80      	cmp	r3, #128	; 0x80
 80063f2:	d00a      	beq.n	800640a <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80063f4:	7bbb      	ldrb	r3, [r7, #14]
 80063f6:	4619      	mov	r1, r3
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f001 f917 	bl	800762c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80063fe:	2180      	movs	r1, #128	; 0x80
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f001 f913 	bl	800762c <USBD_LL_StallEP>
 8006406:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006408:	e040      	b.n	800648c <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800640a:	6839      	ldr	r1, [r7, #0]
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 fc3e 	bl	8006c8e <USBD_CtlError>
              break;
 8006412:	e03b      	b.n	800648c <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	885b      	ldrh	r3, [r3, #2]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d136      	bne.n	800648a <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800641c:	7bbb      	ldrb	r3, [r7, #14]
 800641e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006422:	2b00      	cmp	r3, #0
 8006424:	d004      	beq.n	8006430 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006426:	7bbb      	ldrb	r3, [r7, #14]
 8006428:	4619      	mov	r1, r3
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f001 f91d 	bl	800766a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006430:	6878      	ldr	r0, [r7, #4]
 8006432:	f000 fcf7 	bl	8006e24 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006436:	7bbb      	ldrb	r3, [r7, #14]
 8006438:	4619      	mov	r1, r3
 800643a:	6878      	ldr	r0, [r7, #4]
 800643c:	f7ff fde2 	bl	8006004 <USBD_CoreFindEP>
 8006440:	4603      	mov	r3, r0
 8006442:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006444:	7b7b      	ldrb	r3, [r7, #13]
 8006446:	2bff      	cmp	r3, #255	; 0xff
 8006448:	d01f      	beq.n	800648a <USBD_StdEPReq+0x1c6>
 800644a:	7b7b      	ldrb	r3, [r7, #13]
 800644c:	2b00      	cmp	r3, #0
 800644e:	d11c      	bne.n	800648a <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006450:	7b7a      	ldrb	r2, [r7, #13]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006458:	7b7a      	ldrb	r2, [r7, #13]
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	32ae      	adds	r2, #174	; 0xae
 800645e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d010      	beq.n	800648a <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006468:	7b7a      	ldrb	r2, [r7, #13]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	32ae      	adds	r2, #174	; 0xae
 800646e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006472:	689b      	ldr	r3, [r3, #8]
 8006474:	6839      	ldr	r1, [r7, #0]
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	4798      	blx	r3
 800647a:	4603      	mov	r3, r0
 800647c:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800647e:	e004      	b.n	800648a <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006480:	6839      	ldr	r1, [r7, #0]
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	f000 fc03 	bl	8006c8e <USBD_CtlError>
              break;
 8006488:	e000      	b.n	800648c <USBD_StdEPReq+0x1c8>
              break;
 800648a:	bf00      	nop
          }
          break;
 800648c:	e0ab      	b.n	80065e6 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006494:	b2db      	uxtb	r3, r3
 8006496:	2b02      	cmp	r3, #2
 8006498:	d002      	beq.n	80064a0 <USBD_StdEPReq+0x1dc>
 800649a:	2b03      	cmp	r3, #3
 800649c:	d032      	beq.n	8006504 <USBD_StdEPReq+0x240>
 800649e:	e097      	b.n	80065d0 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80064a0:	7bbb      	ldrb	r3, [r7, #14]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d007      	beq.n	80064b6 <USBD_StdEPReq+0x1f2>
 80064a6:	7bbb      	ldrb	r3, [r7, #14]
 80064a8:	2b80      	cmp	r3, #128	; 0x80
 80064aa:	d004      	beq.n	80064b6 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80064ac:	6839      	ldr	r1, [r7, #0]
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 fbed 	bl	8006c8e <USBD_CtlError>
                break;
 80064b4:	e091      	b.n	80065da <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80064b6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	da0b      	bge.n	80064d6 <USBD_StdEPReq+0x212>
 80064be:	7bbb      	ldrb	r3, [r7, #14]
 80064c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80064c4:	4613      	mov	r3, r2
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	4413      	add	r3, r2
 80064ca:	009b      	lsls	r3, r3, #2
 80064cc:	3310      	adds	r3, #16
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	4413      	add	r3, r2
 80064d2:	3304      	adds	r3, #4
 80064d4:	e00b      	b.n	80064ee <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80064d6:	7bbb      	ldrb	r3, [r7, #14]
 80064d8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80064dc:	4613      	mov	r3, r2
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4413      	add	r3, r2
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	4413      	add	r3, r2
 80064ec:	3304      	adds	r3, #4
 80064ee:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	2200      	movs	r2, #0
 80064f4:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80064f6:	68bb      	ldr	r3, [r7, #8]
 80064f8:	2202      	movs	r2, #2
 80064fa:	4619      	mov	r1, r3
 80064fc:	6878      	ldr	r0, [r7, #4]
 80064fe:	f000 fc37 	bl	8006d70 <USBD_CtlSendData>
              break;
 8006502:	e06a      	b.n	80065da <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006504:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006508:	2b00      	cmp	r3, #0
 800650a:	da11      	bge.n	8006530 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800650c:	7bbb      	ldrb	r3, [r7, #14]
 800650e:	f003 020f 	and.w	r2, r3, #15
 8006512:	6879      	ldr	r1, [r7, #4]
 8006514:	4613      	mov	r3, r2
 8006516:	009b      	lsls	r3, r3, #2
 8006518:	4413      	add	r3, r2
 800651a:	009b      	lsls	r3, r3, #2
 800651c:	440b      	add	r3, r1
 800651e:	3324      	adds	r3, #36	; 0x24
 8006520:	881b      	ldrh	r3, [r3, #0]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d117      	bne.n	8006556 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8006526:	6839      	ldr	r1, [r7, #0]
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 fbb0 	bl	8006c8e <USBD_CtlError>
                  break;
 800652e:	e054      	b.n	80065da <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006530:	7bbb      	ldrb	r3, [r7, #14]
 8006532:	f003 020f 	and.w	r2, r3, #15
 8006536:	6879      	ldr	r1, [r7, #4]
 8006538:	4613      	mov	r3, r2
 800653a:	009b      	lsls	r3, r3, #2
 800653c:	4413      	add	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	440b      	add	r3, r1
 8006542:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8006546:	881b      	ldrh	r3, [r3, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d104      	bne.n	8006556 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800654c:	6839      	ldr	r1, [r7, #0]
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 fb9d 	bl	8006c8e <USBD_CtlError>
                  break;
 8006554:	e041      	b.n	80065da <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006556:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800655a:	2b00      	cmp	r3, #0
 800655c:	da0b      	bge.n	8006576 <USBD_StdEPReq+0x2b2>
 800655e:	7bbb      	ldrb	r3, [r7, #14]
 8006560:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006564:	4613      	mov	r3, r2
 8006566:	009b      	lsls	r3, r3, #2
 8006568:	4413      	add	r3, r2
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	3310      	adds	r3, #16
 800656e:	687a      	ldr	r2, [r7, #4]
 8006570:	4413      	add	r3, r2
 8006572:	3304      	adds	r3, #4
 8006574:	e00b      	b.n	800658e <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006576:	7bbb      	ldrb	r3, [r7, #14]
 8006578:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800657c:	4613      	mov	r3, r2
 800657e:	009b      	lsls	r3, r3, #2
 8006580:	4413      	add	r3, r2
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	4413      	add	r3, r2
 800658c:	3304      	adds	r3, #4
 800658e:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006590:	7bbb      	ldrb	r3, [r7, #14]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d002      	beq.n	800659c <USBD_StdEPReq+0x2d8>
 8006596:	7bbb      	ldrb	r3, [r7, #14]
 8006598:	2b80      	cmp	r3, #128	; 0x80
 800659a:	d103      	bne.n	80065a4 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	2200      	movs	r2, #0
 80065a0:	601a      	str	r2, [r3, #0]
 80065a2:	e00e      	b.n	80065c2 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80065a4:	7bbb      	ldrb	r3, [r7, #14]
 80065a6:	4619      	mov	r1, r3
 80065a8:	6878      	ldr	r0, [r7, #4]
 80065aa:	f001 f87d 	bl	80076a8 <USBD_LL_IsStallEP>
 80065ae:	4603      	mov	r3, r0
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d003      	beq.n	80065bc <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80065b4:	68bb      	ldr	r3, [r7, #8]
 80065b6:	2201      	movs	r2, #1
 80065b8:	601a      	str	r2, [r3, #0]
 80065ba:	e002      	b.n	80065c2 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	2200      	movs	r2, #0
 80065c0:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	2202      	movs	r2, #2
 80065c6:	4619      	mov	r1, r3
 80065c8:	6878      	ldr	r0, [r7, #4]
 80065ca:	f000 fbd1 	bl	8006d70 <USBD_CtlSendData>
              break;
 80065ce:	e004      	b.n	80065da <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80065d0:	6839      	ldr	r1, [r7, #0]
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f000 fb5b 	bl	8006c8e <USBD_CtlError>
              break;
 80065d8:	bf00      	nop
          }
          break;
 80065da:	e004      	b.n	80065e6 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80065dc:	6839      	ldr	r1, [r7, #0]
 80065de:	6878      	ldr	r0, [r7, #4]
 80065e0:	f000 fb55 	bl	8006c8e <USBD_CtlError>
          break;
 80065e4:	bf00      	nop
      }
      break;
 80065e6:	e005      	b.n	80065f4 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80065e8:	6839      	ldr	r1, [r7, #0]
 80065ea:	6878      	ldr	r0, [r7, #4]
 80065ec:	f000 fb4f 	bl	8006c8e <USBD_CtlError>
      break;
 80065f0:	e000      	b.n	80065f4 <USBD_StdEPReq+0x330>
      break;
 80065f2:	bf00      	nop
  }

  return ret;
 80065f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3710      	adds	r7, #16
 80065fa:	46bd      	mov	sp, r7
 80065fc:	bd80      	pop	{r7, pc}
	...

08006600 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006600:	b580      	push	{r7, lr}
 8006602:	b084      	sub	sp, #16
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800660a:	2300      	movs	r3, #0
 800660c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800660e:	2300      	movs	r3, #0
 8006610:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006612:	2300      	movs	r3, #0
 8006614:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	885b      	ldrh	r3, [r3, #2]
 800661a:	0a1b      	lsrs	r3, r3, #8
 800661c:	b29b      	uxth	r3, r3
 800661e:	3b01      	subs	r3, #1
 8006620:	2b06      	cmp	r3, #6
 8006622:	f200 8128 	bhi.w	8006876 <USBD_GetDescriptor+0x276>
 8006626:	a201      	add	r2, pc, #4	; (adr r2, 800662c <USBD_GetDescriptor+0x2c>)
 8006628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800662c:	08006649 	.word	0x08006649
 8006630:	08006661 	.word	0x08006661
 8006634:	080066a1 	.word	0x080066a1
 8006638:	08006877 	.word	0x08006877
 800663c:	08006877 	.word	0x08006877
 8006640:	08006817 	.word	0x08006817
 8006644:	08006843 	.word	0x08006843
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	7c12      	ldrb	r2, [r2, #16]
 8006654:	f107 0108 	add.w	r1, r7, #8
 8006658:	4610      	mov	r0, r2
 800665a:	4798      	blx	r3
 800665c:	60f8      	str	r0, [r7, #12]
      break;
 800665e:	e112      	b.n	8006886 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	7c1b      	ldrb	r3, [r3, #16]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d10d      	bne.n	8006684 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800666e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006670:	f107 0208 	add.w	r2, r7, #8
 8006674:	4610      	mov	r0, r2
 8006676:	4798      	blx	r3
 8006678:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	3301      	adds	r3, #1
 800667e:	2202      	movs	r2, #2
 8006680:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006682:	e100      	b.n	8006886 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800668a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800668c:	f107 0208 	add.w	r2, r7, #8
 8006690:	4610      	mov	r0, r2
 8006692:	4798      	blx	r3
 8006694:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	3301      	adds	r3, #1
 800669a:	2202      	movs	r2, #2
 800669c:	701a      	strb	r2, [r3, #0]
      break;
 800669e:	e0f2      	b.n	8006886 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	885b      	ldrh	r3, [r3, #2]
 80066a4:	b2db      	uxtb	r3, r3
 80066a6:	2b05      	cmp	r3, #5
 80066a8:	f200 80ac 	bhi.w	8006804 <USBD_GetDescriptor+0x204>
 80066ac:	a201      	add	r2, pc, #4	; (adr r2, 80066b4 <USBD_GetDescriptor+0xb4>)
 80066ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066b2:	bf00      	nop
 80066b4:	080066cd 	.word	0x080066cd
 80066b8:	08006701 	.word	0x08006701
 80066bc:	08006735 	.word	0x08006735
 80066c0:	08006769 	.word	0x08006769
 80066c4:	0800679d 	.word	0x0800679d
 80066c8:	080067d1 	.word	0x080067d1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d00b      	beq.n	80066f0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80066de:	685b      	ldr	r3, [r3, #4]
 80066e0:	687a      	ldr	r2, [r7, #4]
 80066e2:	7c12      	ldrb	r2, [r2, #16]
 80066e4:	f107 0108 	add.w	r1, r7, #8
 80066e8:	4610      	mov	r0, r2
 80066ea:	4798      	blx	r3
 80066ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80066ee:	e091      	b.n	8006814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80066f0:	6839      	ldr	r1, [r7, #0]
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 facb 	bl	8006c8e <USBD_CtlError>
            err++;
 80066f8:	7afb      	ldrb	r3, [r7, #11]
 80066fa:	3301      	adds	r3, #1
 80066fc:	72fb      	strb	r3, [r7, #11]
          break;
 80066fe:	e089      	b.n	8006814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d00b      	beq.n	8006724 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	687a      	ldr	r2, [r7, #4]
 8006716:	7c12      	ldrb	r2, [r2, #16]
 8006718:	f107 0108 	add.w	r1, r7, #8
 800671c:	4610      	mov	r0, r2
 800671e:	4798      	blx	r3
 8006720:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006722:	e077      	b.n	8006814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006724:	6839      	ldr	r1, [r7, #0]
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f000 fab1 	bl	8006c8e <USBD_CtlError>
            err++;
 800672c:	7afb      	ldrb	r3, [r7, #11]
 800672e:	3301      	adds	r3, #1
 8006730:	72fb      	strb	r3, [r7, #11]
          break;
 8006732:	e06f      	b.n	8006814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d00b      	beq.n	8006758 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006746:	68db      	ldr	r3, [r3, #12]
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	7c12      	ldrb	r2, [r2, #16]
 800674c:	f107 0108 	add.w	r1, r7, #8
 8006750:	4610      	mov	r0, r2
 8006752:	4798      	blx	r3
 8006754:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006756:	e05d      	b.n	8006814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006758:	6839      	ldr	r1, [r7, #0]
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 fa97 	bl	8006c8e <USBD_CtlError>
            err++;
 8006760:	7afb      	ldrb	r3, [r7, #11]
 8006762:	3301      	adds	r3, #1
 8006764:	72fb      	strb	r3, [r7, #11]
          break;
 8006766:	e055      	b.n	8006814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800676e:	691b      	ldr	r3, [r3, #16]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d00b      	beq.n	800678c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800677a:	691b      	ldr	r3, [r3, #16]
 800677c:	687a      	ldr	r2, [r7, #4]
 800677e:	7c12      	ldrb	r2, [r2, #16]
 8006780:	f107 0108 	add.w	r1, r7, #8
 8006784:	4610      	mov	r0, r2
 8006786:	4798      	blx	r3
 8006788:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800678a:	e043      	b.n	8006814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800678c:	6839      	ldr	r1, [r7, #0]
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f000 fa7d 	bl	8006c8e <USBD_CtlError>
            err++;
 8006794:	7afb      	ldrb	r3, [r7, #11]
 8006796:	3301      	adds	r3, #1
 8006798:	72fb      	strb	r3, [r7, #11]
          break;
 800679a:	e03b      	b.n	8006814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067a2:	695b      	ldr	r3, [r3, #20]
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d00b      	beq.n	80067c0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067ae:	695b      	ldr	r3, [r3, #20]
 80067b0:	687a      	ldr	r2, [r7, #4]
 80067b2:	7c12      	ldrb	r2, [r2, #16]
 80067b4:	f107 0108 	add.w	r1, r7, #8
 80067b8:	4610      	mov	r0, r2
 80067ba:	4798      	blx	r3
 80067bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80067be:	e029      	b.n	8006814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80067c0:	6839      	ldr	r1, [r7, #0]
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fa63 	bl	8006c8e <USBD_CtlError>
            err++;
 80067c8:	7afb      	ldrb	r3, [r7, #11]
 80067ca:	3301      	adds	r3, #1
 80067cc:	72fb      	strb	r3, [r7, #11]
          break;
 80067ce:	e021      	b.n	8006814 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067d6:	699b      	ldr	r3, [r3, #24]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d00b      	beq.n	80067f4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	7c12      	ldrb	r2, [r2, #16]
 80067e8:	f107 0108 	add.w	r1, r7, #8
 80067ec:	4610      	mov	r0, r2
 80067ee:	4798      	blx	r3
 80067f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80067f2:	e00f      	b.n	8006814 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80067f4:	6839      	ldr	r1, [r7, #0]
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 fa49 	bl	8006c8e <USBD_CtlError>
            err++;
 80067fc:	7afb      	ldrb	r3, [r7, #11]
 80067fe:	3301      	adds	r3, #1
 8006800:	72fb      	strb	r3, [r7, #11]
          break;
 8006802:	e007      	b.n	8006814 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8006804:	6839      	ldr	r1, [r7, #0]
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 fa41 	bl	8006c8e <USBD_CtlError>
          err++;
 800680c:	7afb      	ldrb	r3, [r7, #11]
 800680e:	3301      	adds	r3, #1
 8006810:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8006812:	bf00      	nop
      }
      break;
 8006814:	e037      	b.n	8006886 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	7c1b      	ldrb	r3, [r3, #16]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d109      	bne.n	8006832 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006826:	f107 0208 	add.w	r2, r7, #8
 800682a:	4610      	mov	r0, r2
 800682c:	4798      	blx	r3
 800682e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006830:	e029      	b.n	8006886 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006832:	6839      	ldr	r1, [r7, #0]
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 fa2a 	bl	8006c8e <USBD_CtlError>
        err++;
 800683a:	7afb      	ldrb	r3, [r7, #11]
 800683c:	3301      	adds	r3, #1
 800683e:	72fb      	strb	r3, [r7, #11]
      break;
 8006840:	e021      	b.n	8006886 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	7c1b      	ldrb	r3, [r3, #16]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d10d      	bne.n	8006866 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006852:	f107 0208 	add.w	r2, r7, #8
 8006856:	4610      	mov	r0, r2
 8006858:	4798      	blx	r3
 800685a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	3301      	adds	r3, #1
 8006860:	2207      	movs	r2, #7
 8006862:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8006864:	e00f      	b.n	8006886 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8006866:	6839      	ldr	r1, [r7, #0]
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fa10 	bl	8006c8e <USBD_CtlError>
        err++;
 800686e:	7afb      	ldrb	r3, [r7, #11]
 8006870:	3301      	adds	r3, #1
 8006872:	72fb      	strb	r3, [r7, #11]
      break;
 8006874:	e007      	b.n	8006886 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8006876:	6839      	ldr	r1, [r7, #0]
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f000 fa08 	bl	8006c8e <USBD_CtlError>
      err++;
 800687e:	7afb      	ldrb	r3, [r7, #11]
 8006880:	3301      	adds	r3, #1
 8006882:	72fb      	strb	r3, [r7, #11]
      break;
 8006884:	bf00      	nop
  }

  if (err != 0U)
 8006886:	7afb      	ldrb	r3, [r7, #11]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d11e      	bne.n	80068ca <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	88db      	ldrh	r3, [r3, #6]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d016      	beq.n	80068c2 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8006894:	893b      	ldrh	r3, [r7, #8]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d00e      	beq.n	80068b8 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	88da      	ldrh	r2, [r3, #6]
 800689e:	893b      	ldrh	r3, [r7, #8]
 80068a0:	4293      	cmp	r3, r2
 80068a2:	bf28      	it	cs
 80068a4:	4613      	movcs	r3, r2
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80068aa:	893b      	ldrh	r3, [r7, #8]
 80068ac:	461a      	mov	r2, r3
 80068ae:	68f9      	ldr	r1, [r7, #12]
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 fa5d 	bl	8006d70 <USBD_CtlSendData>
 80068b6:	e009      	b.n	80068cc <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80068b8:	6839      	ldr	r1, [r7, #0]
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f000 f9e7 	bl	8006c8e <USBD_CtlError>
 80068c0:	e004      	b.n	80068cc <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 faae 	bl	8006e24 <USBD_CtlSendStatus>
 80068c8:	e000      	b.n	80068cc <USBD_GetDescriptor+0x2cc>
    return;
 80068ca:	bf00      	nop
  }
}
 80068cc:	3710      	adds	r7, #16
 80068ce:	46bd      	mov	sp, r7
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	bf00      	nop

080068d4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b084      	sub	sp, #16
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
 80068dc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	889b      	ldrh	r3, [r3, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d131      	bne.n	800694a <USBD_SetAddress+0x76>
 80068e6:	683b      	ldr	r3, [r7, #0]
 80068e8:	88db      	ldrh	r3, [r3, #6]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d12d      	bne.n	800694a <USBD_SetAddress+0x76>
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	885b      	ldrh	r3, [r3, #2]
 80068f2:	2b7f      	cmp	r3, #127	; 0x7f
 80068f4:	d829      	bhi.n	800694a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80068f6:	683b      	ldr	r3, [r7, #0]
 80068f8:	885b      	ldrh	r3, [r3, #2]
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006900:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006908:	b2db      	uxtb	r3, r3
 800690a:	2b03      	cmp	r3, #3
 800690c:	d104      	bne.n	8006918 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800690e:	6839      	ldr	r1, [r7, #0]
 8006910:	6878      	ldr	r0, [r7, #4]
 8006912:	f000 f9bc 	bl	8006c8e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006916:	e01d      	b.n	8006954 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	7bfa      	ldrb	r2, [r7, #15]
 800691c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8006920:	7bfb      	ldrb	r3, [r7, #15]
 8006922:	4619      	mov	r1, r3
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 feeb 	bl	8007700 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 fa7a 	bl	8006e24 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8006930:	7bfb      	ldrb	r3, [r7, #15]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d004      	beq.n	8006940 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	2202      	movs	r2, #2
 800693a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800693e:	e009      	b.n	8006954 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2201      	movs	r2, #1
 8006944:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006948:	e004      	b.n	8006954 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800694a:	6839      	ldr	r1, [r7, #0]
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 f99e 	bl	8006c8e <USBD_CtlError>
  }
}
 8006952:	bf00      	nop
 8006954:	bf00      	nop
 8006956:	3710      	adds	r7, #16
 8006958:	46bd      	mov	sp, r7
 800695a:	bd80      	pop	{r7, pc}

0800695c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006966:	2300      	movs	r3, #0
 8006968:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	885b      	ldrh	r3, [r3, #2]
 800696e:	b2da      	uxtb	r2, r3
 8006970:	4b4e      	ldr	r3, [pc, #312]	; (8006aac <USBD_SetConfig+0x150>)
 8006972:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006974:	4b4d      	ldr	r3, [pc, #308]	; (8006aac <USBD_SetConfig+0x150>)
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	2b01      	cmp	r3, #1
 800697a:	d905      	bls.n	8006988 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800697c:	6839      	ldr	r1, [r7, #0]
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f000 f985 	bl	8006c8e <USBD_CtlError>
    return USBD_FAIL;
 8006984:	2303      	movs	r3, #3
 8006986:	e08c      	b.n	8006aa2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800698e:	b2db      	uxtb	r3, r3
 8006990:	2b02      	cmp	r3, #2
 8006992:	d002      	beq.n	800699a <USBD_SetConfig+0x3e>
 8006994:	2b03      	cmp	r3, #3
 8006996:	d029      	beq.n	80069ec <USBD_SetConfig+0x90>
 8006998:	e075      	b.n	8006a86 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800699a:	4b44      	ldr	r3, [pc, #272]	; (8006aac <USBD_SetConfig+0x150>)
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d020      	beq.n	80069e4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80069a2:	4b42      	ldr	r3, [pc, #264]	; (8006aac <USBD_SetConfig+0x150>)
 80069a4:	781b      	ldrb	r3, [r3, #0]
 80069a6:	461a      	mov	r2, r3
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80069ac:	4b3f      	ldr	r3, [pc, #252]	; (8006aac <USBD_SetConfig+0x150>)
 80069ae:	781b      	ldrb	r3, [r3, #0]
 80069b0:	4619      	mov	r1, r3
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f7fe ffe7 	bl	8005986 <USBD_SetClassConfig>
 80069b8:	4603      	mov	r3, r0
 80069ba:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80069bc:	7bfb      	ldrb	r3, [r7, #15]
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d008      	beq.n	80069d4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80069c2:	6839      	ldr	r1, [r7, #0]
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 f962 	bl	8006c8e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2202      	movs	r2, #2
 80069ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80069d2:	e065      	b.n	8006aa0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 fa25 	bl	8006e24 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2203      	movs	r2, #3
 80069de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80069e2:	e05d      	b.n	8006aa0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 fa1d 	bl	8006e24 <USBD_CtlSendStatus>
      break;
 80069ea:	e059      	b.n	8006aa0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80069ec:	4b2f      	ldr	r3, [pc, #188]	; (8006aac <USBD_SetConfig+0x150>)
 80069ee:	781b      	ldrb	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d112      	bne.n	8006a1a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2202      	movs	r2, #2
 80069f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80069fc:	4b2b      	ldr	r3, [pc, #172]	; (8006aac <USBD_SetConfig+0x150>)
 80069fe:	781b      	ldrb	r3, [r3, #0]
 8006a00:	461a      	mov	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006a06:	4b29      	ldr	r3, [pc, #164]	; (8006aac <USBD_SetConfig+0x150>)
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	4619      	mov	r1, r3
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f7fe ffd6 	bl	80059be <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 fa06 	bl	8006e24 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8006a18:	e042      	b.n	8006aa0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8006a1a:	4b24      	ldr	r3, [pc, #144]	; (8006aac <USBD_SetConfig+0x150>)
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	461a      	mov	r2, r3
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d02a      	beq.n	8006a7e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	4619      	mov	r1, r3
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f7fe ffc4 	bl	80059be <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006a36:	4b1d      	ldr	r3, [pc, #116]	; (8006aac <USBD_SetConfig+0x150>)
 8006a38:	781b      	ldrb	r3, [r3, #0]
 8006a3a:	461a      	mov	r2, r3
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8006a40:	4b1a      	ldr	r3, [pc, #104]	; (8006aac <USBD_SetConfig+0x150>)
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	4619      	mov	r1, r3
 8006a46:	6878      	ldr	r0, [r7, #4]
 8006a48:	f7fe ff9d 	bl	8005986 <USBD_SetClassConfig>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8006a50:	7bfb      	ldrb	r3, [r7, #15]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00f      	beq.n	8006a76 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8006a56:	6839      	ldr	r1, [r7, #0]
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 f918 	bl	8006c8e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	685b      	ldr	r3, [r3, #4]
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	4619      	mov	r1, r3
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f7fe ffa9 	bl	80059be <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2202      	movs	r2, #2
 8006a70:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8006a74:	e014      	b.n	8006aa0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	f000 f9d4 	bl	8006e24 <USBD_CtlSendStatus>
      break;
 8006a7c:	e010      	b.n	8006aa0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f000 f9d0 	bl	8006e24 <USBD_CtlSendStatus>
      break;
 8006a84:	e00c      	b.n	8006aa0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8006a86:	6839      	ldr	r1, [r7, #0]
 8006a88:	6878      	ldr	r0, [r7, #4]
 8006a8a:	f000 f900 	bl	8006c8e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8006a8e:	4b07      	ldr	r3, [pc, #28]	; (8006aac <USBD_SetConfig+0x150>)
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	4619      	mov	r1, r3
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f7fe ff92 	bl	80059be <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8006a9a:	2303      	movs	r3, #3
 8006a9c:	73fb      	strb	r3, [r7, #15]
      break;
 8006a9e:	bf00      	nop
  }

  return ret;
 8006aa0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	200001e8 	.word	0x200001e8

08006ab0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	88db      	ldrh	r3, [r3, #6]
 8006abe:	2b01      	cmp	r3, #1
 8006ac0:	d004      	beq.n	8006acc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8006ac2:	6839      	ldr	r1, [r7, #0]
 8006ac4:	6878      	ldr	r0, [r7, #4]
 8006ac6:	f000 f8e2 	bl	8006c8e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006aca:	e023      	b.n	8006b14 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	2b02      	cmp	r3, #2
 8006ad6:	dc02      	bgt.n	8006ade <USBD_GetConfig+0x2e>
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	dc03      	bgt.n	8006ae4 <USBD_GetConfig+0x34>
 8006adc:	e015      	b.n	8006b0a <USBD_GetConfig+0x5a>
 8006ade:	2b03      	cmp	r3, #3
 8006ae0:	d00b      	beq.n	8006afa <USBD_GetConfig+0x4a>
 8006ae2:	e012      	b.n	8006b0a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	3308      	adds	r3, #8
 8006aee:	2201      	movs	r2, #1
 8006af0:	4619      	mov	r1, r3
 8006af2:	6878      	ldr	r0, [r7, #4]
 8006af4:	f000 f93c 	bl	8006d70 <USBD_CtlSendData>
        break;
 8006af8:	e00c      	b.n	8006b14 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	3304      	adds	r3, #4
 8006afe:	2201      	movs	r2, #1
 8006b00:	4619      	mov	r1, r3
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	f000 f934 	bl	8006d70 <USBD_CtlSendData>
        break;
 8006b08:	e004      	b.n	8006b14 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8006b0a:	6839      	ldr	r1, [r7, #0]
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	f000 f8be 	bl	8006c8e <USBD_CtlError>
        break;
 8006b12:	bf00      	nop
}
 8006b14:	bf00      	nop
 8006b16:	3708      	adds	r7, #8
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b1c:	b580      	push	{r7, lr}
 8006b1e:	b082      	sub	sp, #8
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b2c:	b2db      	uxtb	r3, r3
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	2b02      	cmp	r3, #2
 8006b32:	d81e      	bhi.n	8006b72 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	88db      	ldrh	r3, [r3, #6]
 8006b38:	2b02      	cmp	r3, #2
 8006b3a:	d004      	beq.n	8006b46 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8006b3c:	6839      	ldr	r1, [r7, #0]
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f000 f8a5 	bl	8006c8e <USBD_CtlError>
        break;
 8006b44:	e01a      	b.n	8006b7c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2201      	movs	r2, #1
 8006b4a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d005      	beq.n	8006b62 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	68db      	ldr	r3, [r3, #12]
 8006b5a:	f043 0202 	orr.w	r2, r3, #2
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	330c      	adds	r3, #12
 8006b66:	2202      	movs	r2, #2
 8006b68:	4619      	mov	r1, r3
 8006b6a:	6878      	ldr	r0, [r7, #4]
 8006b6c:	f000 f900 	bl	8006d70 <USBD_CtlSendData>
      break;
 8006b70:	e004      	b.n	8006b7c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8006b72:	6839      	ldr	r1, [r7, #0]
 8006b74:	6878      	ldr	r0, [r7, #4]
 8006b76:	f000 f88a 	bl	8006c8e <USBD_CtlError>
      break;
 8006b7a:	bf00      	nop
  }
}
 8006b7c:	bf00      	nop
 8006b7e:	3708      	adds	r7, #8
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bd80      	pop	{r7, pc}

08006b84 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b84:	b580      	push	{r7, lr}
 8006b86:	b082      	sub	sp, #8
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	885b      	ldrh	r3, [r3, #2]
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d107      	bne.n	8006ba6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2201      	movs	r2, #1
 8006b9a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8006b9e:	6878      	ldr	r0, [r7, #4]
 8006ba0:	f000 f940 	bl	8006e24 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8006ba4:	e013      	b.n	8006bce <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	885b      	ldrh	r3, [r3, #2]
 8006baa:	2b02      	cmp	r3, #2
 8006bac:	d10b      	bne.n	8006bc6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	889b      	ldrh	r3, [r3, #4]
 8006bb2:	0a1b      	lsrs	r3, r3, #8
 8006bb4:	b29b      	uxth	r3, r3
 8006bb6:	b2da      	uxtb	r2, r3
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 f930 	bl	8006e24 <USBD_CtlSendStatus>
}
 8006bc4:	e003      	b.n	8006bce <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8006bc6:	6839      	ldr	r1, [r7, #0]
 8006bc8:	6878      	ldr	r0, [r7, #4]
 8006bca:	f000 f860 	bl	8006c8e <USBD_CtlError>
}
 8006bce:	bf00      	nop
 8006bd0:	3708      	adds	r7, #8
 8006bd2:	46bd      	mov	sp, r7
 8006bd4:	bd80      	pop	{r7, pc}

08006bd6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006bd6:	b580      	push	{r7, lr}
 8006bd8:	b082      	sub	sp, #8
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
 8006bde:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	3b01      	subs	r3, #1
 8006bea:	2b02      	cmp	r3, #2
 8006bec:	d80b      	bhi.n	8006c06 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	885b      	ldrh	r3, [r3, #2]
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d10c      	bne.n	8006c10 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8006bfe:	6878      	ldr	r0, [r7, #4]
 8006c00:	f000 f910 	bl	8006e24 <USBD_CtlSendStatus>
      }
      break;
 8006c04:	e004      	b.n	8006c10 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8006c06:	6839      	ldr	r1, [r7, #0]
 8006c08:	6878      	ldr	r0, [r7, #4]
 8006c0a:	f000 f840 	bl	8006c8e <USBD_CtlError>
      break;
 8006c0e:	e000      	b.n	8006c12 <USBD_ClrFeature+0x3c>
      break;
 8006c10:	bf00      	nop
  }
}
 8006c12:	bf00      	nop
 8006c14:	3708      	adds	r7, #8
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b084      	sub	sp, #16
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	6078      	str	r0, [r7, #4]
 8006c22:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8006c24:	683b      	ldr	r3, [r7, #0]
 8006c26:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	781a      	ldrb	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	3301      	adds	r3, #1
 8006c34:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	781a      	ldrb	r2, [r3, #0]
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	3301      	adds	r3, #1
 8006c42:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8006c44:	68f8      	ldr	r0, [r7, #12]
 8006c46:	f7ff fa41 	bl	80060cc <SWAPBYTE>
 8006c4a:	4603      	mov	r3, r0
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	3301      	adds	r3, #1
 8006c56:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	3301      	adds	r3, #1
 8006c5c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8006c5e:	68f8      	ldr	r0, [r7, #12]
 8006c60:	f7ff fa34 	bl	80060cc <SWAPBYTE>
 8006c64:	4603      	mov	r3, r0
 8006c66:	461a      	mov	r2, r3
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	3301      	adds	r3, #1
 8006c70:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	3301      	adds	r3, #1
 8006c76:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	f7ff fa27 	bl	80060cc <SWAPBYTE>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	461a      	mov	r2, r3
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	80da      	strh	r2, [r3, #6]
}
 8006c86:	bf00      	nop
 8006c88:	3710      	adds	r7, #16
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}

08006c8e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006c8e:	b580      	push	{r7, lr}
 8006c90:	b082      	sub	sp, #8
 8006c92:	af00      	add	r7, sp, #0
 8006c94:	6078      	str	r0, [r7, #4]
 8006c96:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8006c98:	2180      	movs	r1, #128	; 0x80
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 fcc6 	bl	800762c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8006ca0:	2100      	movs	r1, #0
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 fcc2 	bl	800762c <USBD_LL_StallEP>
}
 8006ca8:	bf00      	nop
 8006caa:	3708      	adds	r7, #8
 8006cac:	46bd      	mov	sp, r7
 8006cae:	bd80      	pop	{r7, pc}

08006cb0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b086      	sub	sp, #24
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	60f8      	str	r0, [r7, #12]
 8006cb8:	60b9      	str	r1, [r7, #8]
 8006cba:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d036      	beq.n	8006d34 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8006cca:	6938      	ldr	r0, [r7, #16]
 8006ccc:	f000 f836 	bl	8006d3c <USBD_GetLen>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	005b      	lsls	r3, r3, #1
 8006cd8:	b29a      	uxth	r2, r3
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8006cde:	7dfb      	ldrb	r3, [r7, #23]
 8006ce0:	68ba      	ldr	r2, [r7, #8]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	687a      	ldr	r2, [r7, #4]
 8006ce6:	7812      	ldrb	r2, [r2, #0]
 8006ce8:	701a      	strb	r2, [r3, #0]
  idx++;
 8006cea:	7dfb      	ldrb	r3, [r7, #23]
 8006cec:	3301      	adds	r3, #1
 8006cee:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8006cf0:	7dfb      	ldrb	r3, [r7, #23]
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	2203      	movs	r2, #3
 8006cf8:	701a      	strb	r2, [r3, #0]
  idx++;
 8006cfa:	7dfb      	ldrb	r3, [r7, #23]
 8006cfc:	3301      	adds	r3, #1
 8006cfe:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8006d00:	e013      	b.n	8006d2a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8006d02:	7dfb      	ldrb	r3, [r7, #23]
 8006d04:	68ba      	ldr	r2, [r7, #8]
 8006d06:	4413      	add	r3, r2
 8006d08:	693a      	ldr	r2, [r7, #16]
 8006d0a:	7812      	ldrb	r2, [r2, #0]
 8006d0c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	3301      	adds	r3, #1
 8006d12:	613b      	str	r3, [r7, #16]
    idx++;
 8006d14:	7dfb      	ldrb	r3, [r7, #23]
 8006d16:	3301      	adds	r3, #1
 8006d18:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8006d1a:	7dfb      	ldrb	r3, [r7, #23]
 8006d1c:	68ba      	ldr	r2, [r7, #8]
 8006d1e:	4413      	add	r3, r2
 8006d20:	2200      	movs	r2, #0
 8006d22:	701a      	strb	r2, [r3, #0]
    idx++;
 8006d24:	7dfb      	ldrb	r3, [r7, #23]
 8006d26:	3301      	adds	r3, #1
 8006d28:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	781b      	ldrb	r3, [r3, #0]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1e7      	bne.n	8006d02 <USBD_GetString+0x52>
 8006d32:	e000      	b.n	8006d36 <USBD_GetString+0x86>
    return;
 8006d34:	bf00      	nop
  }
}
 8006d36:	3718      	adds	r7, #24
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	bd80      	pop	{r7, pc}

08006d3c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8006d3c:	b480      	push	{r7}
 8006d3e:	b085      	sub	sp, #20
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006d44:	2300      	movs	r3, #0
 8006d46:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8006d4c:	e005      	b.n	8006d5a <USBD_GetLen+0x1e>
  {
    len++;
 8006d4e:	7bfb      	ldrb	r3, [r7, #15]
 8006d50:	3301      	adds	r3, #1
 8006d52:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	3301      	adds	r3, #1
 8006d58:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	781b      	ldrb	r3, [r3, #0]
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1f5      	bne.n	8006d4e <USBD_GetLen+0x12>
  }

  return len;
 8006d62:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d64:	4618      	mov	r0, r3
 8006d66:	3714      	adds	r7, #20
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2202      	movs	r2, #2
 8006d80:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	68ba      	ldr	r2, [r7, #8]
 8006d94:	2100      	movs	r1, #0
 8006d96:	68f8      	ldr	r0, [r7, #12]
 8006d98:	f000 fcd1 	bl	800773e <USBD_LL_Transmit>

  return USBD_OK;
 8006d9c:	2300      	movs	r3, #0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3710      	adds	r7, #16
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}

08006da6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8006da6:	b580      	push	{r7, lr}
 8006da8:	b084      	sub	sp, #16
 8006daa:	af00      	add	r7, sp, #0
 8006dac:	60f8      	str	r0, [r7, #12]
 8006dae:	60b9      	str	r1, [r7, #8]
 8006db0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68ba      	ldr	r2, [r7, #8]
 8006db6:	2100      	movs	r1, #0
 8006db8:	68f8      	ldr	r0, [r7, #12]
 8006dba:	f000 fcc0 	bl	800773e <USBD_LL_Transmit>

  return USBD_OK;
 8006dbe:	2300      	movs	r3, #0
}
 8006dc0:	4618      	mov	r0, r3
 8006dc2:	3710      	adds	r7, #16
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	bd80      	pop	{r7, pc}

08006dc8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	60f8      	str	r0, [r7, #12]
 8006dd0:	60b9      	str	r1, [r7, #8]
 8006dd2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2203      	movs	r2, #3
 8006dd8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	687a      	ldr	r2, [r7, #4]
 8006de0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	687a      	ldr	r2, [r7, #4]
 8006de8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	68ba      	ldr	r2, [r7, #8]
 8006df0:	2100      	movs	r1, #0
 8006df2:	68f8      	ldr	r0, [r7, #12]
 8006df4:	f000 fcc4 	bl	8007780 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3710      	adds	r7, #16
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}

08006e02 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b084      	sub	sp, #16
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	60f8      	str	r0, [r7, #12]
 8006e0a:	60b9      	str	r1, [r7, #8]
 8006e0c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	2100      	movs	r1, #0
 8006e14:	68f8      	ldr	r0, [r7, #12]
 8006e16:	f000 fcb3 	bl	8007780 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006e1a:	2300      	movs	r3, #0
}
 8006e1c:	4618      	mov	r0, r3
 8006e1e:	3710      	adds	r7, #16
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bd80      	pop	{r7, pc}

08006e24 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	b082      	sub	sp, #8
 8006e28:	af00      	add	r7, sp, #0
 8006e2a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2204      	movs	r2, #4
 8006e30:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006e34:	2300      	movs	r3, #0
 8006e36:	2200      	movs	r2, #0
 8006e38:	2100      	movs	r1, #0
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 fc7f 	bl	800773e <USBD_LL_Transmit>

  return USBD_OK;
 8006e40:	2300      	movs	r3, #0
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3708      	adds	r7, #8
 8006e46:	46bd      	mov	sp, r7
 8006e48:	bd80      	pop	{r7, pc}

08006e4a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8006e4a:	b580      	push	{r7, lr}
 8006e4c:	b082      	sub	sp, #8
 8006e4e:	af00      	add	r7, sp, #0
 8006e50:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2205      	movs	r2, #5
 8006e56:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	2100      	movs	r1, #0
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fc8d 	bl	8007780 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8006e66:	2300      	movs	r3, #0
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	3708      	adds	r7, #8
 8006e6c:	46bd      	mov	sp, r7
 8006e6e:	bd80      	pop	{r7, pc}

08006e70 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006e70:	b580      	push	{r7, lr}
 8006e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006e74:	2200      	movs	r2, #0
 8006e76:	4912      	ldr	r1, [pc, #72]	; (8006ec0 <MX_USB_DEVICE_Init+0x50>)
 8006e78:	4812      	ldr	r0, [pc, #72]	; (8006ec4 <MX_USB_DEVICE_Init+0x54>)
 8006e7a:	f7fe fd07 	bl	800588c <USBD_Init>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d001      	beq.n	8006e88 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006e84:	f7f9 fe68 	bl	8000b58 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006e88:	490f      	ldr	r1, [pc, #60]	; (8006ec8 <MX_USB_DEVICE_Init+0x58>)
 8006e8a:	480e      	ldr	r0, [pc, #56]	; (8006ec4 <MX_USB_DEVICE_Init+0x54>)
 8006e8c:	f7fe fd2e 	bl	80058ec <USBD_RegisterClass>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d001      	beq.n	8006e9a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006e96:	f7f9 fe5f 	bl	8000b58 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006e9a:	490c      	ldr	r1, [pc, #48]	; (8006ecc <MX_USB_DEVICE_Init+0x5c>)
 8006e9c:	4809      	ldr	r0, [pc, #36]	; (8006ec4 <MX_USB_DEVICE_Init+0x54>)
 8006e9e:	f7fe fc65 	bl	800576c <USBD_CDC_RegisterInterface>
 8006ea2:	4603      	mov	r3, r0
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d001      	beq.n	8006eac <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006ea8:	f7f9 fe56 	bl	8000b58 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006eac:	4805      	ldr	r0, [pc, #20]	; (8006ec4 <MX_USB_DEVICE_Init+0x54>)
 8006eae:	f7fe fd53 	bl	8005958 <USBD_Start>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d001      	beq.n	8006ebc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006eb8:	f7f9 fe4e 	bl	8000b58 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006ebc:	bf00      	nop
 8006ebe:	bd80      	pop	{r7, pc}
 8006ec0:	200000b8 	.word	0x200000b8
 8006ec4:	200001ec 	.word	0x200001ec
 8006ec8:	20000024 	.word	0x20000024
 8006ecc:	200000a4 	.word	0x200000a4

08006ed0 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	4905      	ldr	r1, [pc, #20]	; (8006eec <CDC_Init_FS+0x1c>)
 8006ed8:	4805      	ldr	r0, [pc, #20]	; (8006ef0 <CDC_Init_FS+0x20>)
 8006eda:	f7fe fc61 	bl	80057a0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006ede:	4905      	ldr	r1, [pc, #20]	; (8006ef4 <CDC_Init_FS+0x24>)
 8006ee0:	4803      	ldr	r0, [pc, #12]	; (8006ef0 <CDC_Init_FS+0x20>)
 8006ee2:	f7fe fc7f 	bl	80057e4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006ee6:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	20000cc8 	.word	0x20000cc8
 8006ef0:	200001ec 	.word	0x200001ec
 8006ef4:	200004c8 	.word	0x200004c8

08006ef8 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 8006ef8:	b480      	push	{r7}
 8006efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006efc:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 8006f08:	b480      	push	{r7}
 8006f0a:	b083      	sub	sp, #12
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	4603      	mov	r3, r0
 8006f10:	6039      	str	r1, [r7, #0]
 8006f12:	71fb      	strb	r3, [r7, #7]
 8006f14:	4613      	mov	r3, r2
 8006f16:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch (cmd)
 8006f18:	79fb      	ldrb	r3, [r7, #7]
 8006f1a:	2b23      	cmp	r3, #35	; 0x23
 8006f1c:	d84a      	bhi.n	8006fb4 <CDC_Control_FS+0xac>
 8006f1e:	a201      	add	r2, pc, #4	; (adr r2, 8006f24 <CDC_Control_FS+0x1c>)
 8006f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f24:	08006fb5 	.word	0x08006fb5
 8006f28:	08006fb5 	.word	0x08006fb5
 8006f2c:	08006fb5 	.word	0x08006fb5
 8006f30:	08006fb5 	.word	0x08006fb5
 8006f34:	08006fb5 	.word	0x08006fb5
 8006f38:	08006fb5 	.word	0x08006fb5
 8006f3c:	08006fb5 	.word	0x08006fb5
 8006f40:	08006fb5 	.word	0x08006fb5
 8006f44:	08006fb5 	.word	0x08006fb5
 8006f48:	08006fb5 	.word	0x08006fb5
 8006f4c:	08006fb5 	.word	0x08006fb5
 8006f50:	08006fb5 	.word	0x08006fb5
 8006f54:	08006fb5 	.word	0x08006fb5
 8006f58:	08006fb5 	.word	0x08006fb5
 8006f5c:	08006fb5 	.word	0x08006fb5
 8006f60:	08006fb5 	.word	0x08006fb5
 8006f64:	08006fb5 	.word	0x08006fb5
 8006f68:	08006fb5 	.word	0x08006fb5
 8006f6c:	08006fb5 	.word	0x08006fb5
 8006f70:	08006fb5 	.word	0x08006fb5
 8006f74:	08006fb5 	.word	0x08006fb5
 8006f78:	08006fb5 	.word	0x08006fb5
 8006f7c:	08006fb5 	.word	0x08006fb5
 8006f80:	08006fb5 	.word	0x08006fb5
 8006f84:	08006fb5 	.word	0x08006fb5
 8006f88:	08006fb5 	.word	0x08006fb5
 8006f8c:	08006fb5 	.word	0x08006fb5
 8006f90:	08006fb5 	.word	0x08006fb5
 8006f94:	08006fb5 	.word	0x08006fb5
 8006f98:	08006fb5 	.word	0x08006fb5
 8006f9c:	08006fb5 	.word	0x08006fb5
 8006fa0:	08006fb5 	.word	0x08006fb5
 8006fa4:	08006fb5 	.word	0x08006fb5
 8006fa8:	08006fb5 	.word	0x08006fb5
 8006fac:	08006fb5 	.word	0x08006fb5
 8006fb0:	08006fb5 	.word	0x08006fb5
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006fb4:	bf00      	nop
  }

  return (USBD_OK);
 8006fb6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006fb8:	4618      	mov	r0, r3
 8006fba:	370c      	adds	r7, #12
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc2:	4770      	bx	lr

08006fc4 <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 8006fc4:	b580      	push	{r7, lr}
 8006fc6:	b084      	sub	sp, #16
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006fce:	6879      	ldr	r1, [r7, #4]
 8006fd0:	480e      	ldr	r0, [pc, #56]	; (800700c <CDC_Receive_FS+0x48>)
 8006fd2:	f7fe fc07 	bl	80057e4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006fd6:	480d      	ldr	r0, [pc, #52]	; (800700c <CDC_Receive_FS+0x48>)
 8006fd8:	f7fe fc22 	bl	8005820 <USBD_CDC_ReceivePacket>

  uint8_t len = (uint8_t)*Len;
 8006fdc:	683b      	ldr	r3, [r7, #0]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	73fb      	strb	r3, [r7, #15]
  memcpy(receiveBuffer, Buf, len); // copy the data to the buffer
 8006fe2:	7bfb      	ldrb	r3, [r7, #15]
 8006fe4:	461a      	mov	r2, r3
 8006fe6:	6879      	ldr	r1, [r7, #4]
 8006fe8:	4809      	ldr	r0, [pc, #36]	; (8007010 <CDC_Receive_FS+0x4c>)
 8006fea:	f000 fc65 	bl	80078b8 <memcpy>
  memset(Buf, '\0', len);          // clear the Buf also
 8006fee:	7bfb      	ldrb	r3, [r7, #15]
 8006ff0:	461a      	mov	r2, r3
 8006ff2:	2100      	movs	r1, #0
 8006ff4:	6878      	ldr	r0, [r7, #4]
 8006ff6:	f000 fc6d 	bl	80078d4 <memset>
  bufferSet = 1;
 8006ffa:	4b06      	ldr	r3, [pc, #24]	; (8007014 <CDC_Receive_FS+0x50>)
 8006ffc:	2201      	movs	r2, #1
 8006ffe:	601a      	str	r2, [r3, #0]

  return (USBD_OK);
 8007000:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}
 800700a:	bf00      	nop
 800700c:	200001ec 	.word	0x200001ec
 8007010:	200001d4 	.word	0x200001d4
 8007014:	200001d8 	.word	0x200001d8

08007018 <CDC_TransmitCplt_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8007018:	b480      	push	{r7}
 800701a:	b087      	sub	sp, #28
 800701c:	af00      	add	r7, sp, #0
 800701e:	60f8      	str	r0, [r7, #12]
 8007020:	60b9      	str	r1, [r7, #8]
 8007022:	4613      	mov	r3, r2
 8007024:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8007026:	2300      	movs	r3, #0
 8007028:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800702a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800702e:	4618      	mov	r0, r3
 8007030:	371c      	adds	r7, #28
 8007032:	46bd      	mov	sp, r7
 8007034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007038:	4770      	bx	lr
	...

0800703c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800703c:	b480      	push	{r7}
 800703e:	b083      	sub	sp, #12
 8007040:	af00      	add	r7, sp, #0
 8007042:	4603      	mov	r3, r0
 8007044:	6039      	str	r1, [r7, #0]
 8007046:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	2212      	movs	r2, #18
 800704c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800704e:	4b03      	ldr	r3, [pc, #12]	; (800705c <USBD_FS_DeviceDescriptor+0x20>)
}
 8007050:	4618      	mov	r0, r3
 8007052:	370c      	adds	r7, #12
 8007054:	46bd      	mov	sp, r7
 8007056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705a:	4770      	bx	lr
 800705c:	200000d4 	.word	0x200000d4

08007060 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	4603      	mov	r3, r0
 8007068:	6039      	str	r1, [r7, #0]
 800706a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800706c:	683b      	ldr	r3, [r7, #0]
 800706e:	2204      	movs	r2, #4
 8007070:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8007072:	4b03      	ldr	r3, [pc, #12]	; (8007080 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8007074:	4618      	mov	r0, r3
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707e:	4770      	bx	lr
 8007080:	200000e8 	.word	0x200000e8

08007084 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b082      	sub	sp, #8
 8007088:	af00      	add	r7, sp, #0
 800708a:	4603      	mov	r3, r0
 800708c:	6039      	str	r1, [r7, #0]
 800708e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007090:	79fb      	ldrb	r3, [r7, #7]
 8007092:	2b00      	cmp	r3, #0
 8007094:	d105      	bne.n	80070a2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007096:	683a      	ldr	r2, [r7, #0]
 8007098:	4907      	ldr	r1, [pc, #28]	; (80070b8 <USBD_FS_ProductStrDescriptor+0x34>)
 800709a:	4808      	ldr	r0, [pc, #32]	; (80070bc <USBD_FS_ProductStrDescriptor+0x38>)
 800709c:	f7ff fe08 	bl	8006cb0 <USBD_GetString>
 80070a0:	e004      	b.n	80070ac <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80070a2:	683a      	ldr	r2, [r7, #0]
 80070a4:	4904      	ldr	r1, [pc, #16]	; (80070b8 <USBD_FS_ProductStrDescriptor+0x34>)
 80070a6:	4805      	ldr	r0, [pc, #20]	; (80070bc <USBD_FS_ProductStrDescriptor+0x38>)
 80070a8:	f7ff fe02 	bl	8006cb0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80070ac:	4b02      	ldr	r3, [pc, #8]	; (80070b8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3708      	adds	r7, #8
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	200014c8 	.word	0x200014c8
 80070bc:	080078fc 	.word	0x080078fc

080070c0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070c0:	b580      	push	{r7, lr}
 80070c2:	b082      	sub	sp, #8
 80070c4:	af00      	add	r7, sp, #0
 80070c6:	4603      	mov	r3, r0
 80070c8:	6039      	str	r1, [r7, #0]
 80070ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80070cc:	683a      	ldr	r2, [r7, #0]
 80070ce:	4904      	ldr	r1, [pc, #16]	; (80070e0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80070d0:	4804      	ldr	r0, [pc, #16]	; (80070e4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80070d2:	f7ff fded 	bl	8006cb0 <USBD_GetString>
  return USBD_StrDesc;
 80070d6:	4b02      	ldr	r3, [pc, #8]	; (80070e0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3708      	adds	r7, #8
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}
 80070e0:	200014c8 	.word	0x200014c8
 80070e4:	08007914 	.word	0x08007914

080070e8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b082      	sub	sp, #8
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	4603      	mov	r3, r0
 80070f0:	6039      	str	r1, [r7, #0]
 80070f2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	221a      	movs	r2, #26
 80070f8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80070fa:	f000 f843 	bl	8007184 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80070fe:	4b02      	ldr	r3, [pc, #8]	; (8007108 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007100:	4618      	mov	r0, r3
 8007102:	3708      	adds	r7, #8
 8007104:	46bd      	mov	sp, r7
 8007106:	bd80      	pop	{r7, pc}
 8007108:	200000ec 	.word	0x200000ec

0800710c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b082      	sub	sp, #8
 8007110:	af00      	add	r7, sp, #0
 8007112:	4603      	mov	r3, r0
 8007114:	6039      	str	r1, [r7, #0]
 8007116:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007118:	79fb      	ldrb	r3, [r7, #7]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d105      	bne.n	800712a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800711e:	683a      	ldr	r2, [r7, #0]
 8007120:	4907      	ldr	r1, [pc, #28]	; (8007140 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007122:	4808      	ldr	r0, [pc, #32]	; (8007144 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007124:	f7ff fdc4 	bl	8006cb0 <USBD_GetString>
 8007128:	e004      	b.n	8007134 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800712a:	683a      	ldr	r2, [r7, #0]
 800712c:	4904      	ldr	r1, [pc, #16]	; (8007140 <USBD_FS_ConfigStrDescriptor+0x34>)
 800712e:	4805      	ldr	r0, [pc, #20]	; (8007144 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007130:	f7ff fdbe 	bl	8006cb0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007134:	4b02      	ldr	r3, [pc, #8]	; (8007140 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007136:	4618      	mov	r0, r3
 8007138:	3708      	adds	r7, #8
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	200014c8 	.word	0x200014c8
 8007144:	08007928 	.word	0x08007928

08007148 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b082      	sub	sp, #8
 800714c:	af00      	add	r7, sp, #0
 800714e:	4603      	mov	r3, r0
 8007150:	6039      	str	r1, [r7, #0]
 8007152:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007154:	79fb      	ldrb	r3, [r7, #7]
 8007156:	2b00      	cmp	r3, #0
 8007158:	d105      	bne.n	8007166 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800715a:	683a      	ldr	r2, [r7, #0]
 800715c:	4907      	ldr	r1, [pc, #28]	; (800717c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800715e:	4808      	ldr	r0, [pc, #32]	; (8007180 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007160:	f7ff fda6 	bl	8006cb0 <USBD_GetString>
 8007164:	e004      	b.n	8007170 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007166:	683a      	ldr	r2, [r7, #0]
 8007168:	4904      	ldr	r1, [pc, #16]	; (800717c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800716a:	4805      	ldr	r0, [pc, #20]	; (8007180 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800716c:	f7ff fda0 	bl	8006cb0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007170:	4b02      	ldr	r3, [pc, #8]	; (800717c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8007172:	4618      	mov	r0, r3
 8007174:	3708      	adds	r7, #8
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}
 800717a:	bf00      	nop
 800717c:	200014c8 	.word	0x200014c8
 8007180:	08007934 	.word	0x08007934

08007184 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b084      	sub	sp, #16
 8007188:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800718a:	4b0f      	ldr	r3, [pc, #60]	; (80071c8 <Get_SerialNum+0x44>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007190:	4b0e      	ldr	r3, [pc, #56]	; (80071cc <Get_SerialNum+0x48>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007196:	4b0e      	ldr	r3, [pc, #56]	; (80071d0 <Get_SerialNum+0x4c>)
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800719c:	68fa      	ldr	r2, [r7, #12]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	4413      	add	r3, r2
 80071a2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d009      	beq.n	80071be <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80071aa:	2208      	movs	r2, #8
 80071ac:	4909      	ldr	r1, [pc, #36]	; (80071d4 <Get_SerialNum+0x50>)
 80071ae:	68f8      	ldr	r0, [r7, #12]
 80071b0:	f000 f814 	bl	80071dc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80071b4:	2204      	movs	r2, #4
 80071b6:	4908      	ldr	r1, [pc, #32]	; (80071d8 <Get_SerialNum+0x54>)
 80071b8:	68b8      	ldr	r0, [r7, #8]
 80071ba:	f000 f80f 	bl	80071dc <IntToUnicode>
  }
}
 80071be:	bf00      	nop
 80071c0:	3710      	adds	r7, #16
 80071c2:	46bd      	mov	sp, r7
 80071c4:	bd80      	pop	{r7, pc}
 80071c6:	bf00      	nop
 80071c8:	1fff7a10 	.word	0x1fff7a10
 80071cc:	1fff7a14 	.word	0x1fff7a14
 80071d0:	1fff7a18 	.word	0x1fff7a18
 80071d4:	200000ee 	.word	0x200000ee
 80071d8:	200000fe 	.word	0x200000fe

080071dc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80071dc:	b480      	push	{r7}
 80071de:	b087      	sub	sp, #28
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	4613      	mov	r3, r2
 80071e8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80071ea:	2300      	movs	r3, #0
 80071ec:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80071ee:	2300      	movs	r3, #0
 80071f0:	75fb      	strb	r3, [r7, #23]
 80071f2:	e027      	b.n	8007244 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	0f1b      	lsrs	r3, r3, #28
 80071f8:	2b09      	cmp	r3, #9
 80071fa:	d80b      	bhi.n	8007214 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	0f1b      	lsrs	r3, r3, #28
 8007200:	b2da      	uxtb	r2, r3
 8007202:	7dfb      	ldrb	r3, [r7, #23]
 8007204:	005b      	lsls	r3, r3, #1
 8007206:	4619      	mov	r1, r3
 8007208:	68bb      	ldr	r3, [r7, #8]
 800720a:	440b      	add	r3, r1
 800720c:	3230      	adds	r2, #48	; 0x30
 800720e:	b2d2      	uxtb	r2, r2
 8007210:	701a      	strb	r2, [r3, #0]
 8007212:	e00a      	b.n	800722a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	0f1b      	lsrs	r3, r3, #28
 8007218:	b2da      	uxtb	r2, r3
 800721a:	7dfb      	ldrb	r3, [r7, #23]
 800721c:	005b      	lsls	r3, r3, #1
 800721e:	4619      	mov	r1, r3
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	440b      	add	r3, r1
 8007224:	3237      	adds	r2, #55	; 0x37
 8007226:	b2d2      	uxtb	r2, r2
 8007228:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	011b      	lsls	r3, r3, #4
 800722e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007230:	7dfb      	ldrb	r3, [r7, #23]
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	3301      	adds	r3, #1
 8007236:	68ba      	ldr	r2, [r7, #8]
 8007238:	4413      	add	r3, r2
 800723a:	2200      	movs	r2, #0
 800723c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800723e:	7dfb      	ldrb	r3, [r7, #23]
 8007240:	3301      	adds	r3, #1
 8007242:	75fb      	strb	r3, [r7, #23]
 8007244:	7dfa      	ldrb	r2, [r7, #23]
 8007246:	79fb      	ldrb	r3, [r7, #7]
 8007248:	429a      	cmp	r2, r3
 800724a:	d3d3      	bcc.n	80071f4 <IntToUnicode+0x18>
  }
}
 800724c:	bf00      	nop
 800724e:	bf00      	nop
 8007250:	371c      	adds	r7, #28
 8007252:	46bd      	mov	sp, r7
 8007254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007258:	4770      	bx	lr
	...

0800725c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b08a      	sub	sp, #40	; 0x28
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007264:	f107 0314 	add.w	r3, r7, #20
 8007268:	2200      	movs	r2, #0
 800726a:	601a      	str	r2, [r3, #0]
 800726c:	605a      	str	r2, [r3, #4]
 800726e:	609a      	str	r2, [r3, #8]
 8007270:	60da      	str	r2, [r3, #12]
 8007272:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800727c:	d13a      	bne.n	80072f4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800727e:	2300      	movs	r3, #0
 8007280:	613b      	str	r3, [r7, #16]
 8007282:	4b1e      	ldr	r3, [pc, #120]	; (80072fc <HAL_PCD_MspInit+0xa0>)
 8007284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007286:	4a1d      	ldr	r2, [pc, #116]	; (80072fc <HAL_PCD_MspInit+0xa0>)
 8007288:	f043 0301 	orr.w	r3, r3, #1
 800728c:	6313      	str	r3, [r2, #48]	; 0x30
 800728e:	4b1b      	ldr	r3, [pc, #108]	; (80072fc <HAL_PCD_MspInit+0xa0>)
 8007290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007292:	f003 0301 	and.w	r3, r3, #1
 8007296:	613b      	str	r3, [r7, #16]
 8007298:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800729a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800729e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80072a0:	2302      	movs	r3, #2
 80072a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072a4:	2300      	movs	r3, #0
 80072a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80072a8:	2303      	movs	r3, #3
 80072aa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80072ac:	230a      	movs	r3, #10
 80072ae:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80072b0:	f107 0314 	add.w	r3, r7, #20
 80072b4:	4619      	mov	r1, r3
 80072b6:	4812      	ldr	r0, [pc, #72]	; (8007300 <HAL_PCD_MspInit+0xa4>)
 80072b8:	f7f9 ff30 	bl	800111c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80072bc:	4b0f      	ldr	r3, [pc, #60]	; (80072fc <HAL_PCD_MspInit+0xa0>)
 80072be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072c0:	4a0e      	ldr	r2, [pc, #56]	; (80072fc <HAL_PCD_MspInit+0xa0>)
 80072c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072c6:	6353      	str	r3, [r2, #52]	; 0x34
 80072c8:	2300      	movs	r3, #0
 80072ca:	60fb      	str	r3, [r7, #12]
 80072cc:	4b0b      	ldr	r3, [pc, #44]	; (80072fc <HAL_PCD_MspInit+0xa0>)
 80072ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072d0:	4a0a      	ldr	r2, [pc, #40]	; (80072fc <HAL_PCD_MspInit+0xa0>)
 80072d2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80072d6:	6453      	str	r3, [r2, #68]	; 0x44
 80072d8:	4b08      	ldr	r3, [pc, #32]	; (80072fc <HAL_PCD_MspInit+0xa0>)
 80072da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072e0:	60fb      	str	r3, [r7, #12]
 80072e2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80072e4:	2200      	movs	r2, #0
 80072e6:	2100      	movs	r1, #0
 80072e8:	2043      	movs	r0, #67	; 0x43
 80072ea:	f7f9 fee0 	bl	80010ae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80072ee:	2043      	movs	r0, #67	; 0x43
 80072f0:	f7f9 fef9 	bl	80010e6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80072f4:	bf00      	nop
 80072f6:	3728      	adds	r7, #40	; 0x28
 80072f8:	46bd      	mov	sp, r7
 80072fa:	bd80      	pop	{r7, pc}
 80072fc:	40023800 	.word	0x40023800
 8007300:	40020000 	.word	0x40020000

08007304 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8007318:	4619      	mov	r1, r3
 800731a:	4610      	mov	r0, r2
 800731c:	f7fe fb69 	bl	80059f2 <USBD_LL_SetupStage>
}
 8007320:	bf00      	nop
 8007322:	3708      	adds	r7, #8
 8007324:	46bd      	mov	sp, r7
 8007326:	bd80      	pop	{r7, pc}

08007328 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b082      	sub	sp, #8
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	460b      	mov	r3, r1
 8007332:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800733a:	78fa      	ldrb	r2, [r7, #3]
 800733c:	6879      	ldr	r1, [r7, #4]
 800733e:	4613      	mov	r3, r2
 8007340:	00db      	lsls	r3, r3, #3
 8007342:	4413      	add	r3, r2
 8007344:	009b      	lsls	r3, r3, #2
 8007346:	440b      	add	r3, r1
 8007348:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	78fb      	ldrb	r3, [r7, #3]
 8007350:	4619      	mov	r1, r3
 8007352:	f7fe fba3 	bl	8005a9c <USBD_LL_DataOutStage>
}
 8007356:	bf00      	nop
 8007358:	3708      	adds	r7, #8
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}

0800735e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800735e:	b580      	push	{r7, lr}
 8007360:	b082      	sub	sp, #8
 8007362:	af00      	add	r7, sp, #0
 8007364:	6078      	str	r0, [r7, #4]
 8007366:	460b      	mov	r3, r1
 8007368:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8007370:	78fa      	ldrb	r2, [r7, #3]
 8007372:	6879      	ldr	r1, [r7, #4]
 8007374:	4613      	mov	r3, r2
 8007376:	00db      	lsls	r3, r3, #3
 8007378:	4413      	add	r3, r2
 800737a:	009b      	lsls	r3, r3, #2
 800737c:	440b      	add	r3, r1
 800737e:	334c      	adds	r3, #76	; 0x4c
 8007380:	681a      	ldr	r2, [r3, #0]
 8007382:	78fb      	ldrb	r3, [r7, #3]
 8007384:	4619      	mov	r1, r3
 8007386:	f7fe fc3c 	bl	8005c02 <USBD_LL_DataInStage>
}
 800738a:	bf00      	nop
 800738c:	3708      	adds	r7, #8
 800738e:	46bd      	mov	sp, r7
 8007390:	bd80      	pop	{r7, pc}

08007392 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007392:	b580      	push	{r7, lr}
 8007394:	b082      	sub	sp, #8
 8007396:	af00      	add	r7, sp, #0
 8007398:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80073a0:	4618      	mov	r0, r3
 80073a2:	f7fe fd70 	bl	8005e86 <USBD_LL_SOF>
}
 80073a6:	bf00      	nop
 80073a8:	3708      	adds	r7, #8
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}

080073ae <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073ae:	b580      	push	{r7, lr}
 80073b0:	b084      	sub	sp, #16
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80073b6:	2301      	movs	r3, #1
 80073b8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	2b02      	cmp	r3, #2
 80073c0:	d001      	beq.n	80073c6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80073c2:	f7f9 fbc9 	bl	8000b58 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80073cc:	7bfa      	ldrb	r2, [r7, #15]
 80073ce:	4611      	mov	r1, r2
 80073d0:	4618      	mov	r0, r3
 80073d2:	f7fe fd1a 	bl	8005e0a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80073dc:	4618      	mov	r0, r3
 80073de:	f7fe fcc2 	bl	8005d66 <USBD_LL_Reset>
}
 80073e2:	bf00      	nop
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
	...

080073ec <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b082      	sub	sp, #8
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80073fa:	4618      	mov	r0, r3
 80073fc:	f7fe fd15 	bl	8005e2a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	687a      	ldr	r2, [r7, #4]
 800740c:	6812      	ldr	r2, [r2, #0]
 800740e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007412:	f043 0301 	orr.w	r3, r3, #1
 8007416:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6a1b      	ldr	r3, [r3, #32]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d005      	beq.n	800742c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007420:	4b04      	ldr	r3, [pc, #16]	; (8007434 <HAL_PCD_SuspendCallback+0x48>)
 8007422:	691b      	ldr	r3, [r3, #16]
 8007424:	4a03      	ldr	r2, [pc, #12]	; (8007434 <HAL_PCD_SuspendCallback+0x48>)
 8007426:	f043 0306 	orr.w	r3, r3, #6
 800742a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800742c:	bf00      	nop
 800742e:	3708      	adds	r7, #8
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	e000ed00 	.word	0xe000ed00

08007438 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007446:	4618      	mov	r0, r3
 8007448:	f7fe fd05 	bl	8005e56 <USBD_LL_Resume>
}
 800744c:	bf00      	nop
 800744e:	3708      	adds	r7, #8
 8007450:	46bd      	mov	sp, r7
 8007452:	bd80      	pop	{r7, pc}

08007454 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b082      	sub	sp, #8
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8007466:	78fa      	ldrb	r2, [r7, #3]
 8007468:	4611      	mov	r1, r2
 800746a:	4618      	mov	r0, r3
 800746c:	f7fe fd5d 	bl	8005f2a <USBD_LL_IsoOUTIncomplete>
}
 8007470:	bf00      	nop
 8007472:	3708      	adds	r7, #8
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}

08007478 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007478:	b580      	push	{r7, lr}
 800747a:	b082      	sub	sp, #8
 800747c:	af00      	add	r7, sp, #0
 800747e:	6078      	str	r0, [r7, #4]
 8007480:	460b      	mov	r3, r1
 8007482:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800748a:	78fa      	ldrb	r2, [r7, #3]
 800748c:	4611      	mov	r1, r2
 800748e:	4618      	mov	r0, r3
 8007490:	f7fe fd19 	bl	8005ec6 <USBD_LL_IsoINIncomplete>
}
 8007494:	bf00      	nop
 8007496:	3708      	adds	r7, #8
 8007498:	46bd      	mov	sp, r7
 800749a:	bd80      	pop	{r7, pc}

0800749c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b082      	sub	sp, #8
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80074aa:	4618      	mov	r0, r3
 80074ac:	f7fe fd6f 	bl	8005f8e <USBD_LL_DevConnected>
}
 80074b0:	bf00      	nop
 80074b2:	3708      	adds	r7, #8
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b082      	sub	sp, #8
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80074c6:	4618      	mov	r0, r3
 80074c8:	f7fe fd6c 	bl	8005fa4 <USBD_LL_DevDisconnected>
}
 80074cc:	bf00      	nop
 80074ce:	3708      	adds	r7, #8
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b082      	sub	sp, #8
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d13c      	bne.n	800755e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80074e4:	4a20      	ldr	r2, [pc, #128]	; (8007568 <USBD_LL_Init+0x94>)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	4a1e      	ldr	r2, [pc, #120]	; (8007568 <USBD_LL_Init+0x94>)
 80074f0:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80074f4:	4b1c      	ldr	r3, [pc, #112]	; (8007568 <USBD_LL_Init+0x94>)
 80074f6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80074fa:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80074fc:	4b1a      	ldr	r3, [pc, #104]	; (8007568 <USBD_LL_Init+0x94>)
 80074fe:	2204      	movs	r2, #4
 8007500:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007502:	4b19      	ldr	r3, [pc, #100]	; (8007568 <USBD_LL_Init+0x94>)
 8007504:	2202      	movs	r2, #2
 8007506:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007508:	4b17      	ldr	r3, [pc, #92]	; (8007568 <USBD_LL_Init+0x94>)
 800750a:	2200      	movs	r2, #0
 800750c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800750e:	4b16      	ldr	r3, [pc, #88]	; (8007568 <USBD_LL_Init+0x94>)
 8007510:	2202      	movs	r2, #2
 8007512:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007514:	4b14      	ldr	r3, [pc, #80]	; (8007568 <USBD_LL_Init+0x94>)
 8007516:	2200      	movs	r2, #0
 8007518:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800751a:	4b13      	ldr	r3, [pc, #76]	; (8007568 <USBD_LL_Init+0x94>)
 800751c:	2200      	movs	r2, #0
 800751e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007520:	4b11      	ldr	r3, [pc, #68]	; (8007568 <USBD_LL_Init+0x94>)
 8007522:	2200      	movs	r2, #0
 8007524:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007526:	4b10      	ldr	r3, [pc, #64]	; (8007568 <USBD_LL_Init+0x94>)
 8007528:	2200      	movs	r2, #0
 800752a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800752c:	4b0e      	ldr	r3, [pc, #56]	; (8007568 <USBD_LL_Init+0x94>)
 800752e:	2200      	movs	r2, #0
 8007530:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007532:	480d      	ldr	r0, [pc, #52]	; (8007568 <USBD_LL_Init+0x94>)
 8007534:	f7f9 ff8f 	bl	8001456 <HAL_PCD_Init>
 8007538:	4603      	mov	r3, r0
 800753a:	2b00      	cmp	r3, #0
 800753c:	d001      	beq.n	8007542 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800753e:	f7f9 fb0b 	bl	8000b58 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007542:	2180      	movs	r1, #128	; 0x80
 8007544:	4808      	ldr	r0, [pc, #32]	; (8007568 <USBD_LL_Init+0x94>)
 8007546:	f7fb f9e6 	bl	8002916 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800754a:	2240      	movs	r2, #64	; 0x40
 800754c:	2100      	movs	r1, #0
 800754e:	4806      	ldr	r0, [pc, #24]	; (8007568 <USBD_LL_Init+0x94>)
 8007550:	f7fb f99a 	bl	8002888 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007554:	2280      	movs	r2, #128	; 0x80
 8007556:	2101      	movs	r1, #1
 8007558:	4803      	ldr	r0, [pc, #12]	; (8007568 <USBD_LL_Init+0x94>)
 800755a:	f7fb f995 	bl	8002888 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800755e:	2300      	movs	r3, #0
}
 8007560:	4618      	mov	r0, r3
 8007562:	3708      	adds	r7, #8
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}
 8007568:	200016c8 	.word	0x200016c8

0800756c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007574:	2300      	movs	r3, #0
 8007576:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007578:	2300      	movs	r3, #0
 800757a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007582:	4618      	mov	r0, r3
 8007584:	f7fa f884 	bl	8001690 <HAL_PCD_Start>
 8007588:	4603      	mov	r3, r0
 800758a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800758c:	7bfb      	ldrb	r3, [r7, #15]
 800758e:	4618      	mov	r0, r3
 8007590:	f000 f942 	bl	8007818 <USBD_Get_USB_Status>
 8007594:	4603      	mov	r3, r0
 8007596:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007598:	7bbb      	ldrb	r3, [r7, #14]
}
 800759a:	4618      	mov	r0, r3
 800759c:	3710      	adds	r7, #16
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}

080075a2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80075a2:	b580      	push	{r7, lr}
 80075a4:	b084      	sub	sp, #16
 80075a6:	af00      	add	r7, sp, #0
 80075a8:	6078      	str	r0, [r7, #4]
 80075aa:	4608      	mov	r0, r1
 80075ac:	4611      	mov	r1, r2
 80075ae:	461a      	mov	r2, r3
 80075b0:	4603      	mov	r3, r0
 80075b2:	70fb      	strb	r3, [r7, #3]
 80075b4:	460b      	mov	r3, r1
 80075b6:	70bb      	strb	r3, [r7, #2]
 80075b8:	4613      	mov	r3, r2
 80075ba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075bc:	2300      	movs	r3, #0
 80075be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075c0:	2300      	movs	r3, #0
 80075c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 80075ca:	78bb      	ldrb	r3, [r7, #2]
 80075cc:	883a      	ldrh	r2, [r7, #0]
 80075ce:	78f9      	ldrb	r1, [r7, #3]
 80075d0:	f7fa fd55 	bl	800207e <HAL_PCD_EP_Open>
 80075d4:	4603      	mov	r3, r0
 80075d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80075d8:	7bfb      	ldrb	r3, [r7, #15]
 80075da:	4618      	mov	r0, r3
 80075dc:	f000 f91c 	bl	8007818 <USBD_Get_USB_Status>
 80075e0:	4603      	mov	r3, r0
 80075e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3710      	adds	r7, #16
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}

080075ee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80075ee:	b580      	push	{r7, lr}
 80075f0:	b084      	sub	sp, #16
 80075f2:	af00      	add	r7, sp, #0
 80075f4:	6078      	str	r0, [r7, #4]
 80075f6:	460b      	mov	r3, r1
 80075f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075fa:	2300      	movs	r3, #0
 80075fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80075fe:	2300      	movs	r3, #0
 8007600:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007608:	78fa      	ldrb	r2, [r7, #3]
 800760a:	4611      	mov	r1, r2
 800760c:	4618      	mov	r0, r3
 800760e:	f7fa fd9e 	bl	800214e <HAL_PCD_EP_Close>
 8007612:	4603      	mov	r3, r0
 8007614:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007616:	7bfb      	ldrb	r3, [r7, #15]
 8007618:	4618      	mov	r0, r3
 800761a:	f000 f8fd 	bl	8007818 <USBD_Get_USB_Status>
 800761e:	4603      	mov	r3, r0
 8007620:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007622:	7bbb      	ldrb	r3, [r7, #14]
}
 8007624:	4618      	mov	r0, r3
 8007626:	3710      	adds	r7, #16
 8007628:	46bd      	mov	sp, r7
 800762a:	bd80      	pop	{r7, pc}

0800762c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800762c:	b580      	push	{r7, lr}
 800762e:	b084      	sub	sp, #16
 8007630:	af00      	add	r7, sp, #0
 8007632:	6078      	str	r0, [r7, #4]
 8007634:	460b      	mov	r3, r1
 8007636:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007638:	2300      	movs	r3, #0
 800763a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800763c:	2300      	movs	r3, #0
 800763e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007646:	78fa      	ldrb	r2, [r7, #3]
 8007648:	4611      	mov	r1, r2
 800764a:	4618      	mov	r0, r3
 800764c:	f7fa fe76 	bl	800233c <HAL_PCD_EP_SetStall>
 8007650:	4603      	mov	r3, r0
 8007652:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007654:	7bfb      	ldrb	r3, [r7, #15]
 8007656:	4618      	mov	r0, r3
 8007658:	f000 f8de 	bl	8007818 <USBD_Get_USB_Status>
 800765c:	4603      	mov	r3, r0
 800765e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007660:	7bbb      	ldrb	r3, [r7, #14]
}
 8007662:	4618      	mov	r0, r3
 8007664:	3710      	adds	r7, #16
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	b084      	sub	sp, #16
 800766e:	af00      	add	r7, sp, #0
 8007670:	6078      	str	r0, [r7, #4]
 8007672:	460b      	mov	r3, r1
 8007674:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007676:	2300      	movs	r3, #0
 8007678:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800767a:	2300      	movs	r3, #0
 800767c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8007684:	78fa      	ldrb	r2, [r7, #3]
 8007686:	4611      	mov	r1, r2
 8007688:	4618      	mov	r0, r3
 800768a:	f7fa febb 	bl	8002404 <HAL_PCD_EP_ClrStall>
 800768e:	4603      	mov	r3, r0
 8007690:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007692:	7bfb      	ldrb	r3, [r7, #15]
 8007694:	4618      	mov	r0, r3
 8007696:	f000 f8bf 	bl	8007818 <USBD_Get_USB_Status>
 800769a:	4603      	mov	r3, r0
 800769c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800769e:	7bbb      	ldrb	r3, [r7, #14]
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3710      	adds	r7, #16
 80076a4:	46bd      	mov	sp, r7
 80076a6:	bd80      	pop	{r7, pc}

080076a8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80076a8:	b480      	push	{r7}
 80076aa:	b085      	sub	sp, #20
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
 80076b0:	460b      	mov	r3, r1
 80076b2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80076ba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80076bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	da0b      	bge.n	80076dc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80076c4:	78fb      	ldrb	r3, [r7, #3]
 80076c6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80076ca:	68f9      	ldr	r1, [r7, #12]
 80076cc:	4613      	mov	r3, r2
 80076ce:	00db      	lsls	r3, r3, #3
 80076d0:	4413      	add	r3, r2
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	440b      	add	r3, r1
 80076d6:	333e      	adds	r3, #62	; 0x3e
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	e00b      	b.n	80076f4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80076dc:	78fb      	ldrb	r3, [r7, #3]
 80076de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80076e2:	68f9      	ldr	r1, [r7, #12]
 80076e4:	4613      	mov	r3, r2
 80076e6:	00db      	lsls	r3, r3, #3
 80076e8:	4413      	add	r3, r2
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	440b      	add	r3, r1
 80076ee:	f203 237e 	addw	r3, r3, #638	; 0x27e
 80076f2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	3714      	adds	r7, #20
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b084      	sub	sp, #16
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	460b      	mov	r3, r1
 800770a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800770c:	2300      	movs	r3, #0
 800770e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007710:	2300      	movs	r3, #0
 8007712:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800771a:	78fa      	ldrb	r2, [r7, #3]
 800771c:	4611      	mov	r1, r2
 800771e:	4618      	mov	r0, r3
 8007720:	f7fa fc88 	bl	8002034 <HAL_PCD_SetAddress>
 8007724:	4603      	mov	r3, r0
 8007726:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007728:	7bfb      	ldrb	r3, [r7, #15]
 800772a:	4618      	mov	r0, r3
 800772c:	f000 f874 	bl	8007818 <USBD_Get_USB_Status>
 8007730:	4603      	mov	r3, r0
 8007732:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007734:	7bbb      	ldrb	r3, [r7, #14]
}
 8007736:	4618      	mov	r0, r3
 8007738:	3710      	adds	r7, #16
 800773a:	46bd      	mov	sp, r7
 800773c:	bd80      	pop	{r7, pc}

0800773e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800773e:	b580      	push	{r7, lr}
 8007740:	b086      	sub	sp, #24
 8007742:	af00      	add	r7, sp, #0
 8007744:	60f8      	str	r0, [r7, #12]
 8007746:	607a      	str	r2, [r7, #4]
 8007748:	603b      	str	r3, [r7, #0]
 800774a:	460b      	mov	r3, r1
 800774c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800774e:	2300      	movs	r3, #0
 8007750:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007752:	2300      	movs	r3, #0
 8007754:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800775c:	7af9      	ldrb	r1, [r7, #11]
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	687a      	ldr	r2, [r7, #4]
 8007762:	f7fa fda1 	bl	80022a8 <HAL_PCD_EP_Transmit>
 8007766:	4603      	mov	r3, r0
 8007768:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800776a:	7dfb      	ldrb	r3, [r7, #23]
 800776c:	4618      	mov	r0, r3
 800776e:	f000 f853 	bl	8007818 <USBD_Get_USB_Status>
 8007772:	4603      	mov	r3, r0
 8007774:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007776:	7dbb      	ldrb	r3, [r7, #22]
}
 8007778:	4618      	mov	r0, r3
 800777a:	3718      	adds	r7, #24
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b086      	sub	sp, #24
 8007784:	af00      	add	r7, sp, #0
 8007786:	60f8      	str	r0, [r7, #12]
 8007788:	607a      	str	r2, [r7, #4]
 800778a:	603b      	str	r3, [r7, #0]
 800778c:	460b      	mov	r3, r1
 800778e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007790:	2300      	movs	r3, #0
 8007792:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007794:	2300      	movs	r3, #0
 8007796:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800779e:	7af9      	ldrb	r1, [r7, #11]
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	f7fa fd1d 	bl	80021e2 <HAL_PCD_EP_Receive>
 80077a8:	4603      	mov	r3, r0
 80077aa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80077ac:	7dfb      	ldrb	r3, [r7, #23]
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 f832 	bl	8007818 <USBD_Get_USB_Status>
 80077b4:	4603      	mov	r3, r0
 80077b6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80077b8:	7dbb      	ldrb	r3, [r7, #22]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3718      	adds	r7, #24
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}

080077c2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80077c2:	b580      	push	{r7, lr}
 80077c4:	b082      	sub	sp, #8
 80077c6:	af00      	add	r7, sp, #0
 80077c8:	6078      	str	r0, [r7, #4]
 80077ca:	460b      	mov	r3, r1
 80077cc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 80077d4:	78fa      	ldrb	r2, [r7, #3]
 80077d6:	4611      	mov	r1, r2
 80077d8:	4618      	mov	r0, r3
 80077da:	f7fa fd4d 	bl	8002278 <HAL_PCD_EP_GetRxCount>
 80077de:	4603      	mov	r3, r0
}
 80077e0:	4618      	mov	r0, r3
 80077e2:	3708      	adds	r7, #8
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}

080077e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80077f0:	4b03      	ldr	r3, [pc, #12]	; (8007800 <USBD_static_malloc+0x18>)
}
 80077f2:	4618      	mov	r0, r3
 80077f4:	370c      	adds	r7, #12
 80077f6:	46bd      	mov	sp, r7
 80077f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fc:	4770      	bx	lr
 80077fe:	bf00      	nop
 8007800:	20001bd4 	.word	0x20001bd4

08007804 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007804:	b480      	push	{r7}
 8007806:	b083      	sub	sp, #12
 8007808:	af00      	add	r7, sp, #0
 800780a:	6078      	str	r0, [r7, #4]

}
 800780c:	bf00      	nop
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	4603      	mov	r3, r0
 8007820:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007822:	2300      	movs	r3, #0
 8007824:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007826:	79fb      	ldrb	r3, [r7, #7]
 8007828:	2b03      	cmp	r3, #3
 800782a:	d817      	bhi.n	800785c <USBD_Get_USB_Status+0x44>
 800782c:	a201      	add	r2, pc, #4	; (adr r2, 8007834 <USBD_Get_USB_Status+0x1c>)
 800782e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007832:	bf00      	nop
 8007834:	08007845 	.word	0x08007845
 8007838:	0800784b 	.word	0x0800784b
 800783c:	08007851 	.word	0x08007851
 8007840:	08007857 	.word	0x08007857
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007844:	2300      	movs	r3, #0
 8007846:	73fb      	strb	r3, [r7, #15]
    break;
 8007848:	e00b      	b.n	8007862 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800784a:	2303      	movs	r3, #3
 800784c:	73fb      	strb	r3, [r7, #15]
    break;
 800784e:	e008      	b.n	8007862 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007850:	2301      	movs	r3, #1
 8007852:	73fb      	strb	r3, [r7, #15]
    break;
 8007854:	e005      	b.n	8007862 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007856:	2303      	movs	r3, #3
 8007858:	73fb      	strb	r3, [r7, #15]
    break;
 800785a:	e002      	b.n	8007862 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800785c:	2303      	movs	r3, #3
 800785e:	73fb      	strb	r3, [r7, #15]
    break;
 8007860:	bf00      	nop
  }
  return usb_status;
 8007862:	7bfb      	ldrb	r3, [r7, #15]
}
 8007864:	4618      	mov	r0, r3
 8007866:	3714      	adds	r7, #20
 8007868:	46bd      	mov	sp, r7
 800786a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786e:	4770      	bx	lr

08007870 <__libc_init_array>:
 8007870:	b570      	push	{r4, r5, r6, lr}
 8007872:	4d0d      	ldr	r5, [pc, #52]	; (80078a8 <__libc_init_array+0x38>)
 8007874:	4c0d      	ldr	r4, [pc, #52]	; (80078ac <__libc_init_array+0x3c>)
 8007876:	1b64      	subs	r4, r4, r5
 8007878:	10a4      	asrs	r4, r4, #2
 800787a:	2600      	movs	r6, #0
 800787c:	42a6      	cmp	r6, r4
 800787e:	d109      	bne.n	8007894 <__libc_init_array+0x24>
 8007880:	4d0b      	ldr	r5, [pc, #44]	; (80078b0 <__libc_init_array+0x40>)
 8007882:	4c0c      	ldr	r4, [pc, #48]	; (80078b4 <__libc_init_array+0x44>)
 8007884:	f000 f82e 	bl	80078e4 <_init>
 8007888:	1b64      	subs	r4, r4, r5
 800788a:	10a4      	asrs	r4, r4, #2
 800788c:	2600      	movs	r6, #0
 800788e:	42a6      	cmp	r6, r4
 8007890:	d105      	bne.n	800789e <__libc_init_array+0x2e>
 8007892:	bd70      	pop	{r4, r5, r6, pc}
 8007894:	f855 3b04 	ldr.w	r3, [r5], #4
 8007898:	4798      	blx	r3
 800789a:	3601      	adds	r6, #1
 800789c:	e7ee      	b.n	800787c <__libc_init_array+0xc>
 800789e:	f855 3b04 	ldr.w	r3, [r5], #4
 80078a2:	4798      	blx	r3
 80078a4:	3601      	adds	r6, #1
 80078a6:	e7f2      	b.n	800788e <__libc_init_array+0x1e>
 80078a8:	0800795c 	.word	0x0800795c
 80078ac:	0800795c 	.word	0x0800795c
 80078b0:	0800795c 	.word	0x0800795c
 80078b4:	08007960 	.word	0x08007960

080078b8 <memcpy>:
 80078b8:	440a      	add	r2, r1
 80078ba:	4291      	cmp	r1, r2
 80078bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80078c0:	d100      	bne.n	80078c4 <memcpy+0xc>
 80078c2:	4770      	bx	lr
 80078c4:	b510      	push	{r4, lr}
 80078c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80078ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80078ce:	4291      	cmp	r1, r2
 80078d0:	d1f9      	bne.n	80078c6 <memcpy+0xe>
 80078d2:	bd10      	pop	{r4, pc}

080078d4 <memset>:
 80078d4:	4402      	add	r2, r0
 80078d6:	4603      	mov	r3, r0
 80078d8:	4293      	cmp	r3, r2
 80078da:	d100      	bne.n	80078de <memset+0xa>
 80078dc:	4770      	bx	lr
 80078de:	f803 1b01 	strb.w	r1, [r3], #1
 80078e2:	e7f9      	b.n	80078d8 <memset+0x4>

080078e4 <_init>:
 80078e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078e6:	bf00      	nop
 80078e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ea:	bc08      	pop	{r3}
 80078ec:	469e      	mov	lr, r3
 80078ee:	4770      	bx	lr

080078f0 <_fini>:
 80078f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f2:	bf00      	nop
 80078f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078f6:	bc08      	pop	{r3}
 80078f8:	469e      	mov	lr, r3
 80078fa:	4770      	bx	lr
