#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Nov 23 15:11:43 2017
# Process ID: 11508
# Current directory: E:/Workspace/Vivado_16.4/2017_11_5_FFT
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3008 E:\Workspace\Vivado_16.4\2017_11_5_FFT\FFT.xpr
# Log file: E:/Workspace/Vivado_16.4/2017_11_5_FFT/vivado.log
# Journal file: E:/Workspace/Vivado_16.4/2017_11_5_FFT\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.xpr
set_property -dict [list CONFIG.implementation_options {radix_2_burst_io} CONFIG.target_data_throughput {100} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips FFT]
add_files -norecurse E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FFT_Control.v
reset_run FFT_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
set_property -dict [list CONFIG.implementation_options {radix_2_burst_io} CONFIG.target_data_throughput {100} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips FFT]
remove_files  -fileset FFT E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci
file delete -force E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ip/FFT E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts/FFT
create_ip -name xfft -vendor xilinx.com -library ip -version 9.0 -module_name FFT -dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT
set_property -dict [list CONFIG.target_clock_frequency {100} CONFIG.implementation_options {radix_2_burst_io} CONFIG.target_data_throughput {100} CONFIG.input_width {14} CONFIG.scaling_options {unscaled} CONFIG.xk_index {true} CONFIG.output_ordering {natural_order} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {0}] [get_ips FFT]
generate_target {instantiation_template} [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
generate_target all [get_files  e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
catch { config_ip_cache -export [get_ips -all FFT] }
export_ip_user_files -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci]
launch_runs -jobs 4 FFT_synth_1
export_simulation -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FFT/FFT/FFT.xci] -directory E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files -ipstatic_source_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
remove_files  -fileset RAM E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/RAM/RAM/RAM.xci
file delete -force E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ip/RAM E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts/RAM
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.1 -module_name FIFO -dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO
set_property -dict [list CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} CONFIG.Input_Data_Width {14} CONFIG.Reset_Pin {false} CONFIG.Output_Data_Width {14} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {0} CONFIG.Use_Dout_Reset {false} CONFIG.Full_Threshold_Assert_Value {1021} CONFIG.Full_Threshold_Negate_Value {1020}] [get_ips FIFO]
generate_target {instantiation_template} [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci]
generate_target all [get_files  e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci]
catch { config_ip_cache -export [get_ips -all FIFO] }
export_ip_user_files -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci]
launch_runs -jobs 4 FIFO_synth_1
export_simulation -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci] -directory E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files -ipstatic_source_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Valid_Flag {false} CONFIG.Write_Acknowledge_Flag {false} CONFIG.Write_Data_Count {true} CONFIG.Read_Data_Count {true}] [get_ips FIFO]
generate_target all [get_files  e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci]
catch { config_ip_cache -export [get_ips -all FIFO] }
export_ip_user_files -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci] -no_script -sync -force -quiet
reset_run FIFO_synth_1
launch_runs -jobs 4 FIFO_synth_1
export_simulation -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci] -directory E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files -ipstatic_source_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/Workspace/Vivado_16.4/2017_11_5_FFT/TestBeach/tb_uart.v
add_files -norecurse E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/uart_tx.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_uart [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
launch_simulation
launch_simulation
source tb_uart.tcl
run 100 us
restart
add_wave {{/tb_uart/uart_tx_inst/clk}} {{/tb_uart/uart_tx_inst/data}} {{/tb_uart/uart_tx_inst/uart_en}} {{/tb_uart/uart_tx_inst/tx}} {{/tb_uart/uart_tx_inst/cnt}} {{/tb_uart/uart_tx_inst/clk_bps}} {{/tb_uart/uart_tx_inst/uart_tx}} {{/tb_uart/uart_tx_inst/flag}} {{/tb_uart/uart_tx_inst/num}} {{/tb_uart/uart_tx_inst/tx_data}} {{/tb_uart/uart_tx_inst/num_r}} {{/tb_uart/uart_tx_inst/BPS}} {{/tb_uart/uart_tx_inst/BPS_2}} 
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 50 us
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
relaunch_sim
run 1 ms
restart
add_wave {{/tb_uart/uart_tx_inst/clk}} {{/tb_uart/uart_tx_inst/data}} {{/tb_uart/uart_tx_inst/uart_en}} {{/tb_uart/uart_tx_inst/tx}} {{/tb_uart/uart_tx_inst/cnt}} {{/tb_uart/uart_tx_inst/clk_bps}} {{/tb_uart/uart_tx_inst/uart_tx}} {{/tb_uart/uart_tx_inst/num}} {{/tb_uart/uart_tx_inst/tx_data}} {{/tb_uart/uart_tx_inst/flag}} {{/tb_uart/uart_tx_inst/flag_r1}} {{/tb_uart/uart_tx_inst/flag_r2}} {{/tb_uart/uart_tx_inst/flag_nege}} {{/tb_uart/uart_tx_inst/num_r}} {{/tb_uart/uart_tx_inst/BPS}} {{/tb_uart/uart_tx_inst/BPS_2}} 
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
run 1 ms
relaunch_sim
relaunch_sim
run 1 ms
restart
add_wave {{/tb_uart/uart_tx_inst/clk}} {{/tb_uart/uart_tx_inst/data}} {{/tb_uart/uart_tx_inst/uart_en}} {{/tb_uart/uart_tx_inst/wr_clk}} {{/tb_uart/uart_tx_inst/tx}} {{/tb_uart/uart_tx_inst/cnt}} {{/tb_uart/uart_tx_inst/clk_bps}} {{/tb_uart/uart_tx_inst/uart_tx}} {{/tb_uart/uart_tx_inst/num}} {{/tb_uart/uart_tx_inst/tx_data}} {{/tb_uart/uart_tx_inst/flag}} {{/tb_uart/uart_tx_inst/flag_r1}} {{/tb_uart/uart_tx_inst/flag_r2}} {{/tb_uart/uart_tx_inst/flag_nege}} {{/tb_uart/uart_tx_inst/num_r}} {{/tb_uart/uart_tx_inst/wr_clk_r0}} {{/tb_uart/uart_tx_inst/wr_clk_r1}} {{/tb_uart/uart_tx_inst/wr_clk_r2}} {{/tb_uart/uart_tx_inst/BPS}} {{/tb_uart/uart_tx_inst/BPS_2}} 
run 1 ms
run 1 ms
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
relaunch_sim
run 1 ms
run 1 ms
run 1 ms
run 1 ms
close_sim
set_property -dict [list CONFIG.Input_Data_Width {32} CONFIG.Output_Data_Width {32}] [get_ips FIFO]
generate_target all [get_files  e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci]
catch { config_ip_cache -export [get_ips -all FIFO] }
export_ip_user_files -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci] -no_script -sync -force -quiet
reset_run FIFO_synth_1
launch_runs -jobs 4 FIFO_synth_1
export_simulation -of_objects [get_files e:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/IP_Core/FIFO/FIFO/FIFO.xci] -directory E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/sim_scripts -ip_user_files_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files -ipstatic_source_dir E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/modelsim} {questa=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/questa} {riviera=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/riviera} {activehdl=E:/Workspace/Vivado_16.4/2017_11_5_FFT/FFT.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
add_files -norecurse {E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/AD.v E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FFT_Control.v E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/TOP.v E:/Workspace/Vivado_16.4/2017_11_5_FFT/Design/Code/FIFO_Control.v}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
remove_files  -fileset sim_1 E:/Workspace/Vivado_16.4/2017_11_5_FFT/TestBeach/tb_uart.v
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
