

================================================================
== Vivado HLS Report for 'sobel_filter'
================================================================
* Date:           Sun Nov 18 22:40:59 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobellab4
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2073603|  2073603|  2073603|  2073603|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |          |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- IMG     |  2073601|  2073601|         3|          1|          1|  2073600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i8]* %inter_pix) nounwind, !map !12"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2073600 x i32]* %out_pix) nounwind, !map !18"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @sobel_filter_str) nounwind"
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [SobelLab4/Sobel.cpp:45]

 <State 2> : 3.25ns
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i21 [ 0, %0 ], [ %i_1, %2 ]"
ST_2 : Operation 11 [1/1] (2.44ns)   --->   "%exitcond1 = icmp eq i21 %i, -23552" [SobelLab4/Sobel.cpp:45]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2073600, i64 2073600, i64 2073600) nounwind"
ST_2 : Operation 13 [1/1] (2.22ns)   --->   "%i_1 = add i21 %i, 1" [SobelLab4/Sobel.cpp:45]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %2" [SobelLab4/Sobel.cpp:45]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = zext i21 %i to i64" [SobelLab4/Sobel.cpp:47]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%inter_pix_addr = getelementptr [2073600 x i8]* %inter_pix, i64 0, i64 %tmp_1" [SobelLab4/Sobel.cpp:47]
ST_2 : Operation 17 [2/2] (3.25ns)   --->   "%val = load i8* %inter_pix_addr, align 1" [SobelLab4/Sobel.cpp:47]   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2073600> <RAM>

 <State 3> : 6.51ns
ST_3 : Operation 18 [1/2] (3.25ns)   --->   "%val = load i8* %inter_pix_addr, align 1" [SobelLab4/Sobel.cpp:47]   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2073600> <RAM>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%fourWide = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %val, i8 %val, i8 %val, i8 %val)" [SobelLab4/Sobel.cpp:50]
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%out_pix_addr = getelementptr [2073600 x i32]* %out_pix, i64 0, i64 %tmp_1" [SobelLab4/Sobel.cpp:51]
ST_3 : Operation 21 [2/2] (3.25ns)   --->   "store i32 %fourWide, i32* %out_pix_addr, align 4" [SobelLab4/Sobel.cpp:51]   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2073600> <RAM>

 <State 4> : 3.25ns
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [SobelLab4/Sobel.cpp:45]
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [SobelLab4/Sobel.cpp:45]
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [SobelLab4/Sobel.cpp:46]
ST_4 : Operation 25 [1/2] (3.25ns)   --->   "store i32 %fourWide, i32* %out_pix_addr, align 4" [SobelLab4/Sobel.cpp:51]   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2073600> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_2) nounwind" [SobelLab4/Sobel.cpp:52]
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [SobelLab4/Sobel.cpp:45]

 <State 5> : 0.00ns
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [SobelLab4/Sobel.cpp:53]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', SobelLab4/Sobel.cpp:45) [8]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', SobelLab4/Sobel.cpp:45) [8]  (0 ns)
	'getelementptr' operation ('inter_pix_addr', SobelLab4/Sobel.cpp:47) [18]  (0 ns)
	'load' operation ('val', SobelLab4/Sobel.cpp:47) on array 'inter_pix' [19]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('val', SobelLab4/Sobel.cpp:47) on array 'inter_pix' [19]  (3.25 ns)
	'store' operation (SobelLab4/Sobel.cpp:51) of variable 'fourWide', SobelLab4/Sobel.cpp:50 on array 'out_pix' [22]  (3.25 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'store' operation (SobelLab4/Sobel.cpp:51) of variable 'fourWide', SobelLab4/Sobel.cpp:50 on array 'out_pix' [22]  (3.25 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
