Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.npc_MUX
Compiling module xil_defaultlib.Address_Extender
Compiling module xil_defaultlib.BCP_Adder
Compiling module xil_defaultlib.equality_comparer
Compiling module xil_defaultlib.PC_EXE_Adder
Compiling module xil_defaultlib.alu_a_mux
Compiling module xil_defaultlib.jal_mux
Compiling module xil_defaultlib.jal_f
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFID_PipelineRegister
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.fwd_a_mux
Compiling module xil_defaultlib.fwd_b_mux
Compiling module xil_defaultlib.Regrt_MUX
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Immediate_Extender
Compiling module xil_defaultlib.ID_EXE_Pipeline
Compiling module xil_defaultlib.alu_b_mux
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EXE_MEM_Pipeline
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.MEM_WB_Pipeline
Compiling module xil_defaultlib.WB_Mux
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
