// Seed: 3908899769
module module_0;
  tri id_1;
  tri id_2 = 1;
  assign id_1 = -1;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_1 (
    output supply1 id_0
);
  wor id_2;
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  supply1 id_3 = -1 - id_3 - id_3;
  id_4 :
  assert property (@(1 or posedge id_2) 1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
