Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto aa1898c080d4490ebc4ca8dff9ba2cfc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controlUnit
Compiling module xil_defaultlib.IDEXEreg
Compiling module xil_defaultlib.immExtender
Compiling module xil_defaultlib.pcAdder
Compiling module xil_defaultlib.instMemory
Compiling module xil_defaultlib.IFIDreg
Compiling module xil_defaultlib.progCounter
Compiling module xil_defaultlib.regFile
Compiling module xil_defaultlib.fqaMux
Compiling module xil_defaultlib.fqbMux
Compiling module xil_defaultlib.regRt
Compiling module xil_defaultlib.AluMux
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.EXEMEMreg
Compiling module xil_defaultlib.MEMWBreg
Compiling module xil_defaultlib.dataMem
Compiling module xil_defaultlib.wbMux
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
