# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:06:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:06:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:06:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:06:34 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:06:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:06:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:06:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:06:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:06:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:06:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:06:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:06:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:06:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:06:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:06:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:06:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:06:36 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:36 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:06:36 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:36 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:06:36 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:36 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:06:36 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:06:36 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:53 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:06:53 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:53 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:06:53 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:53 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:06:53 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:53 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:06:54 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:54 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:06:54 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:54 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:06:54 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:54 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:06:54 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:54 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:06:54 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:54 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:06:54 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:54 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:06:55 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:55 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:06:55 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:55 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:06:55 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:55 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:06:55 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:55 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:06:55 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:55 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:06:55 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:55 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:06:56 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:56 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:06:56 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:56 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:06:56 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:56 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:06:56 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:06:56 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:06:56 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 16:06:58 on Apr 15,2025, Elapsed time: 0:00:22
# Errors: 0, Warnings: 28
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:06:58 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:21 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:09:21 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:21 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:09:21 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:21 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:09:21 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:21 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:09:21 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:21 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:09:21 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:21 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:09:22 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:22 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:09:22 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:22 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:09:22 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:22 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:09:22 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:22 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:09:22 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:22 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:09:22 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:22 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:09:22 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:23 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:09:23 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:23 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:09:23 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:23 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:09:23 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:23 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:09:23 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:23 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:09:23 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:23 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:09:23 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:24 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:09:24 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:09:24 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:09:24 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 16:09:26 on Apr 15,2025, Elapsed time: 0:02:28
# Errors: 1, Warnings: 55
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:09:26 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:10:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:10:32 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:10:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:10:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:10:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:10:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:10:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:10:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:10:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:10:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:10:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:10:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(97): (vcom-1272) Length of expected is 2; length of actual is 4.
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(98): (vcom-1272) Length of expected is 2; length of actual is 4.
# End time: 16:10:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:10:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:10:34 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:10:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:10:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:10:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:10:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:10:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:10:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 16:10:36 on Apr 15,2025, Elapsed time: 0:01:10
# Errors: 1, Warnings: 57
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:10:36 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 2 (1 downto 0). Right is 4 (1 downto -2).
#    Time: 340 ns  Iteration: 1  Process: /slsrisc_vhdl_tb/CUV/CU/line__61 File: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd
# Fatal error in Process line__61 at Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd line 97
# 
# HDL call sequence:
# Stopped at Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 97 Process line__61
# 

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 2 (1 downto 0). Right is 4 (1 downto -2).
#    Time: 340 ns  Iteration: 1  Process: /slsrisc_vhdl_tb/CUV/CU/line__61 File: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd
# Fatal error in Process line__61 at Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd line 97
# 
# HDL call sequence:
# Stopped at Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 97 Process line__61
# 
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:12:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:12:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:12:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:12:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:12:41 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:12:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:12:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:12:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:12:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:12:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:12:42 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:42 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:12:42 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:42 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(97): (vcom-1272) Length of expected is 2; length of actual is 4.
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(98): (vcom-1272) Length of expected is 2; length of actual is 4.
# End time: 16:12:42 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:42 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:12:42 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:42 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:12:42 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:42 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:12:42 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:42 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:12:43 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:43 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:12:43 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:43 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:12:43 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:12:43 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:12:43 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 16:12:45 on Apr 15,2025, Elapsed time: 0:02:09
# Errors: 5, Warnings: 57
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:12:45 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 2 (1 downto 0). Right is 4 (1 downto -2).
#    Time: 340 ns  Iteration: 1  Process: /slsrisc_vhdl_tb/CUV/CU/line__61 File: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd
# Fatal error in Process line__61 at Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd line 97
# 
# HDL call sequence:
# Stopped at Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 97 Process line__61
# 

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 2 (1 downto 0). Right is 4 (1 downto -2).
#    Time: 340 ns  Iteration: 1  Process: /slsrisc_vhdl_tb/CUV/CU/line__61 File: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd
# Fatal error in Process line__61 at Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd line 97
# 
# HDL call sequence:
# Stopped at Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 97 Process line__61
# 
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:13:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:13:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:13:33 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:33 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:13:34 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:13:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:13:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:13:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:13:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:13:34 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:34 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:13:35 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:13:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:13:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:13:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:13:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:13:35 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:35 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:13:36 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:36 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:13:36 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:36 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:13:36 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:36 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:13:36 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:13:36 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:13:36 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 16:13:38 on Apr 15,2025, Elapsed time: 0:00:53
# Errors: 5, Warnings: 55
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:13:38 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:16:19 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:16:19 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:16:19 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:16:19 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:16:20 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:20 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:16:20 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:20 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:16:20 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:20 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:16:20 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:20 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:16:20 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:20 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:16:20 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:20 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:16:21 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:21 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:16:21 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:21 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Error: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(93): near "'": syntax error
# ** Error: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(166): VHDL Compiler exiting
# End time: 16:16:21 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./slsRISC_vhdl_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}"

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Error: (vsim-3170) Could not find 'slsRISC_vhdl_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/cycloneive
#             Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work
#             Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work
run -all
# No Design Loaded!
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:30 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:16:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:30 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:16:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:30 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:16:31 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:16:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:16:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:16:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:16:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:16:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:16:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:16:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:16:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:16:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:32 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Error: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(93): near "'": syntax error
# ** Error: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(166): VHDL Compiler exiting
# End time: 16:16:32 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./slsRISC_vhdl_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}"

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim

restart -f
# No Design Loaded!
run -all
# No Design Loaded!
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:58 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:16:58 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:58 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:16:58 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:58 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:16:58 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:58 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:16:58 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:58 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:16:58 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:16:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:16:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:16:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:16:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:16:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:16:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:17:00 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:17:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:17:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:17:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:17:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:17:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:17:01 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:17:01 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:17:01 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:13:38 on Apr 15,2025
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./slsRISC_vhdl_run_msim_rtl_vhdl.do PAUSED at line 30
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:10 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:17:11 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:11 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:17:11 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:11 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:17:11 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:11 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:17:11 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:11 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:17:11 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:11 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:17:11 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:11 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:17:11 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:12 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:17:12 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:12 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:17:12 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:12 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:17:12 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:12 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:17:12 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:12 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:17:12 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:12 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:17:12 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:13 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:17:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:13 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:17:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:13 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:17:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:13 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:17:13 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:18 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:17:18 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:18 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:17:18 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:18 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:17:18 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:13:38 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:50 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:18:50 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:50 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:18:50 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:50 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:18:50 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:51 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:18:51 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:51 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:18:51 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:51 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:18:51 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:51 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:18:51 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:51 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:18:51 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:51 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:18:51 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:51 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:18:52 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:52 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:18:52 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:52 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:18:52 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:52 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Error: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(113): near "elsif": (vcom-1576) expecting END.
# ** Error: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(171): VHDL Compiler exiting
# End time: 16:18:52 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./slsRISC_vhdl_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}"

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
run -all
# ** Error: (vsim-3170) Could not find 'slsRISC_vhdl_tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/cycloneive
#             Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work
#             Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work
# No Design Loaded!
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:18:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:18:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:18:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:18:59 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:59 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:19:00 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:19:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:19:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:19:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:19:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:19:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:19:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:19:01 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# ** Error: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(113): near "elsif": (vcom-1576) expecting END.
# ** Error: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd(171): VHDL Compiler exiting
# End time: 16:19:01 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./slsRISC_vhdl_run_msim_rtl_vhdl.do line 20
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}"

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim
# Unrecognized dataset prefix: sim

restart -f
# No Design Loaded!
run -all
# No Design Loaded!
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:16 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:19:16 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:16 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:19:16 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:16 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:19:16 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:17 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:19:17 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:17 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:19:17 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:17 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:19:17 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:17 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:19:17 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:17 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:19:17 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:17 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:19:17 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:17 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:19:18 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:18 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:19:18 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:18 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:19:18 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:18 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:19:18 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:18 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:19:18 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:18 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:19:18 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:19:19 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:19:19 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:19:19 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:19:19 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:19 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:19:19 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:13:38 on Apr 15,2025
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./slsRISC_vhdl_run_msim_rtl_vhdl.do PAUSED at line 30
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:28 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:19:28 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:28 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:19:28 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:28 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:19:28 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:28 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:19:28 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:29 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:19:29 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:29 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:19:29 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:29 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:19:29 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:29 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:19:29 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:29 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:19:29 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:29 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:19:29 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:30 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:19:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:30 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:19:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:30 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:19:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:30 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:19:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:30 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:19:30 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:30 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:19:31 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:19:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:19:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:19:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:31 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:19:31 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:13:38 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:38 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:21:39 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:21:39 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:21:39 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:21:39 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:21:39 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:21:39 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:21:40 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:21:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:21:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:21:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:21:40 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:40 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:21:41 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:21:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:21:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:21:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:21:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:21:41 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:41 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:21:42 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:42 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:21:42 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:42 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:21:42 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 16:21:46 on Apr 15,2025, Elapsed time: 0:08:08
# Errors: 17, Warnings: 165
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:21:46 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 16:22:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 16:22:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 16:22:00 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:00 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 16:22:01 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 16:22:01 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 16:22:01 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 16:22:02 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 16:22:02 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 16:22:02 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 16:22:02 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 16:22:02 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 16:22:03 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 16:22:03 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 16:22:03 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 16:22:03 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 16:22:04 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 16:22:04 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 16:22:04 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 16:22:04 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 16:22:04 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 16:22:07 on Apr 15,2025, Elapsed time: 0:00:21
# Errors: 1, Warnings: 55
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 16:22:07 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 133: Unable to remove directory "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 17:01:01 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 17:01:01 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:01 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 17:01:02 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 17:01:02 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 17:01:02 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 17:01:02 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 17:01:02 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 17:01:02 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:02 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 17:01:03 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 17:01:03 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 17:01:03 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 17:01:03 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 17:01:03 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:03 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 17:01:04 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 17:01:04 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 17:01:04 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 17:01:04 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 17:01:04 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 17:01:04 on Apr 15,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:04 on Apr 15,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 17:01:05 on Apr 15,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 17:01:07 on Apr 15,2025, Elapsed time: 0:39:00
# Errors: 82, Warnings: 58
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 17:01:07 on Apr 15,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rsd \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rsd'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
add wave -position insertpoint  \
sim:/slsrisc_vhdl_tb/CUV/CU/LD_MABR
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
do slsRISC_vhdl_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work/_lib1_1.qtl".
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work/_lib1_1.qdb".
# Error 31: Unable to unlink file "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work/_lib1_1.qpg".
# Error 133: Unable to remove directory "Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:26 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_RISC_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_RISC_package
# End time: 17:22:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:26 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_package
# End time: 17:22:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:26 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_upcnt_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity sls_nbit_upcnt_vhdl
# -- Compiling architecture Behavior of sls_nbit_upcnt_vhdl
# End time: 17:22:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:26 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux2to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_nbit_mux2to1_vhdl
# -- Compiling architecture mux2to1_func of sls_nbit_mux2to1_vhdl
# End time: 17:22:26 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:27 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_MM_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity sls_MM_vhdl
# -- Compiling architecture SYN of sls_MM_vhdl
# End time: 17:22:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:27 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_alu_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package sls_alu_package
# End time: 17:22:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:27 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_add_sub_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sls_8bit_add_sub_vhdl
# -- Compiling architecture sls_8bit_add_sub_func of sls_8bit_add_sub_vhdl
# End time: 17:22:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:27 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_4loc_stack_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity sls_8bit_4loc_stack_vhdl
# -- Compiling architecture sls_stack of sls_8bit_4loc_stack_vhdl
# End time: 17:22:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:27 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_sr_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_sr_unit_vhdl
# -- Compiling architecture sls_8bit_sr_struc of sls_8bit_sr_unit_vhdl
# End time: 17:22:27 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:27 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_arith_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_arith_unit_vhdl
# -- Compiling architecture sls_8bit_arith_struc of sls_8bit_arith_unit_vhdl
# End time: 17:22:28 on Apr 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:28 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_vhdl
# -- Compiling architecture slsRISC_struc of slsRISC_vhdl
# ** Warning: Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl.vhd(39): Cannot associate port "LEDs" of mode OUT with port "LEDs" of mode BUFFER.
# End time: 17:22:28 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:28 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_DP_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_RISC_package
# -- Loading package sls_alu_package
# -- Compiling entity slsRISC_DP_vhdl
# -- Compiling architecture slsRISC_DP_struc of slsRISC_DP_vhdl
# End time: 17:22:28 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:28 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_CU_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_RISC_package
# -- Compiling entity slsRISC_CU_vhdl
# -- Compiling architecture slsRISC_CU_beh of slsRISC_CU_vhdl
# End time: 17:22:28 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:28 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_reg_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Compiling entity sls_nbit_reg_vhdl
# -- Compiling architecture sls_nbit_reg_beh of sls_nbit_reg_vhdl
# End time: 17:22:28 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:28 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_nbit_mux4to1_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package sls_package
# -- Compiling entity sls_nbit_mux4to1_vhdl
# -- Compiling architecture sls_nbit_mux4to1_struc of sls_nbit_mux4to1_vhdl
# End time: 17:22:28 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:29 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_IW2ASCII_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package NUMERIC_STD
# -- Loading package sls_package
# -- Compiling entity sls_IW2ASCII_vhdl
# -- Compiling architecture disassemble of sls_IW2ASCII_vhdl
# End time: 17:22:29 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:29 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_logic_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_logic_unit_vhdl
# -- Compiling architecture sls_8bit_logic_struc of sls_8bit_logic_unit_vhdl
# End time: 17:22:29 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:29 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_const_unit_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_const_unit_vhdl
# -- Compiling architecture sls_8bit_const_struc of sls_8bit_const_unit_vhdl
# End time: 17:22:29 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:29 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/sls_8bit_alu_struc_vhdl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package sls_package
# -- Loading package sls_alu_package
# -- Compiling entity sls_8bit_alu_struc_vhdl
# -- Compiling architecture sls_struc of sls_8bit_alu_struc_vhdl
# End time: 17:22:29 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:29 on Apr 16,2025
# vcom -reportprogress 300 -93 -work work Z:/Documents/School/Year_2.2/EEEE_220/Labs_from_desktop/Lab9/slsRISC_vhdl/slsRISC_vhdl_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity slsRISC_vhdl_tb
# -- Compiling architecture run_free of slsRISC_vhdl_tb
# End time: 17:22:29 on Apr 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  slsRISC_vhdl_tb
# End time: 17:22:33 on Apr 16,2025, Elapsed time: 24:21:26
# Errors: 16, Warnings: 84
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" slsRISC_vhdl_tb 
# Start time: 17:22:35 on Apr 16,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.slsrisc_vhdl_tb(run_free)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.sls_risc_package
# Loading work.slsrisc_vhdl(slsrisc_struc)
# Loading work.sls_package
# Loading work.sls_alu_package
# Loading work.slsrisc_dp_vhdl(slsrisc_dp_struc)
# Loading work.sls_nbit_mux4to1_vhdl(sls_nbit_mux4to1_struc)
# Loading work.sls_nbit_mux2to1_vhdl(mux2to1_func)
# Loading work.sls_nbit_reg_vhdl(sls_nbit_reg_beh)
# Loading work.sls_8bit_alu_struc_vhdl(sls_struc)
# Loading work.sls_8bit_arith_unit_vhdl(sls_8bit_arith_struc)
# Loading work.sls_8bit_add_sub_vhdl(sls_8bit_add_sub_func)
# Loading work.sls_8bit_logic_unit_vhdl(sls_8bit_logic_struc)
# Loading work.sls_8bit_sr_unit_vhdl(sls_8bit_sr_struc)
# Loading work.sls_8bit_const_unit_vhdl(sls_8bit_const_struc)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sls_nbit_upcnt_vhdl(behavior)
# Loading altera_mf.altera_mf_components
# Loading work.sls_mm_vhdl(syn)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.sls_8bit_4loc_stack_vhdl(sls_stack)
# Loading work.slsrisc_cu_vhdl(slsrisc_cu_beh)
# Loading ieee.numeric_std(body)
# Loading work.sls_iw2ascii_vhdl(disassemble)
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode

add wave -position insertpoint  \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r0out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r1out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r2out \
-radix Hexadecimal sim:/slsrisc_vhdl_tb/CUV/DP/r3out \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_FS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/IW \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/s_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/sd_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_bus \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/wb_sel \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/ALU_result \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R0 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R1 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R2 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/LD_R3 \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_S_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/RF_SD_OS \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rds \
-radix Binary sim:/slsrisc_vhdl_tb/CUV/DP/Rs2
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rds'.
# (vish-4014) No objects found matching '/slsrisc_vhdl_tb/CUV/DP/Rs2'.

restart -f
# ** Warning: (vsim-8683) Uninitialized out port /slsrisc_vhdl_tb/CUV/DP/MARout(9 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUU) to the signal network.
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /slsrisc_vhdl_tb/CUV/DP
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 20 ns  Iteration: 1  Instance: /slsrisc_vhdl_tb/CUV/ICdecode
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# End time: 17:29:06 on Apr 16,2025, Elapsed time: 0:06:31
# Errors: 18, Warnings: 56
