vcs -full64  -sverilog top_tb.sv -debug_pp -timescale=1ns/1ns -f flist.f
./simv +UVM_TR_RECORD +UVM_VERBOSITY=HIGH +UVM_TESTNAME=simple_test