#include "sysInit.h"


/*******************************************************************************************************/
void RCC_Init (void){
	
	RCC->CR |= ((uint32_t)RCC_CR_HSEON); 												// Enable HSE
	while (!(RCC->CR & RCC_CR_HSERDY));													// Ready start HSE		
	
	FLASH->ACR = FLASH_ACR_PRFTBE | FLASH_ACR_LATENCY;					// Cloclk Flash memory
	
	RCC->CFGR |= RCC_CFGR_HPRE_DIV1;														// AHB = SYSCLK/1
	RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;														// APB1 = HCLK/1
	RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;														// APB2 = HCLK/1
	
	RCC->CFGR &= ~RCC_CFGR_PLLMULL;               							// clear PLLMULL bits
	RCC->CFGR &= ~RCC_CFGR_PLLSRC;															// clearn PLLSRC bits
	RCC->CFGR &= ~RCC_CFGR_PLLXTPRE;														// clearn PLLXTPRE bits
	
	RCC->CFGR |= RCC_CFGR_PLLSRC; 															// source HSE (1: HSE oscillator clock selected as PLL input clock)
	RCC->CFGR |= RCC_CFGR_PLLXTPRE_HSE_Div2;										// source HSE/2 = 4 MHz
	RCC->CFGR |= RCC_CFGR_PLLMULL6; 														// PLL x6: clock = 4 MHz * 6 = 24 MHz
	
	RCC->CR |= RCC_CR_PLLON;                      							// enable PLL
	while((RCC->CR & RCC_CR_PLLRDY) == 0) {}      							// wait till PLL is ready
	
	RCC->CFGR &= ~RCC_CFGR_SW;                   							 	// clear SW bits
  RCC->CFGR |= RCC_CFGR_SW_PLL;                 							// select source SYSCLK = PLL
	while((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_1) {} 			// wait till PLL is used	
}



/*******************************************************************************************************/
void GPIO_Init (void) {
	
	RCC -> APB2ENR |= RCC_APB2ENR_IOPBEN;
	RCC -> APB2ENR |= RCC_APB2ENR_IOPAEN;

	// VENT_BEE_IN
	GPIOB -> CRH &= ~GPIO_CRH_CNF12;
	GPIOB -> CRH |= GPIO_CRH_MODE12_0;
	
	// VENT_BEE_OUT
	GPIOB -> CRH &= ~GPIO_CRH_CNF13;
	GPIOB -> CRH |= GPIO_CRH_MODE13_0;
	
	// VENT_BOILER_ROOM
	GPIOB -> CRH &= ~GPIO_CRH_CNF14;
	GPIOB -> CRH |= GPIO_CRH_MODE14_0;
	
	// ELECTRIC_BOILER
	GPIOA -> CRL &= ~GPIO_CRL_CNF6;
	GPIOA -> CRL |= GPIO_CRL_MODE6_0;
}
