// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Sobel_allDirections_Filter2D (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        p_src_rows_V_dout,
        p_src_rows_V_empty_n,
        p_src_rows_V_read,
        p_src_cols_V_dout,
        p_src_cols_V_empty_n,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write,
        p_kernel_val_0_0_dout,
        p_kernel_val_0_0_empty_n,
        p_kernel_val_0_0_read,
        p_kernel_val_0_1_dout,
        p_kernel_val_0_1_empty_n,
        p_kernel_val_0_1_read,
        p_kernel_val_0_2_dout,
        p_kernel_val_0_2_empty_n,
        p_kernel_val_0_2_read,
        p_kernel_val_1_0_dout,
        p_kernel_val_1_0_empty_n,
        p_kernel_val_1_0_read,
        p_kernel_val_1_1_dout,
        p_kernel_val_1_1_empty_n,
        p_kernel_val_1_1_read,
        p_kernel_val_1_2_dout,
        p_kernel_val_1_2_empty_n,
        p_kernel_val_1_2_read,
        p_kernel_val_2_0_dout,
        p_kernel_val_2_0_empty_n,
        p_kernel_val_2_0_read,
        p_kernel_val_2_1_dout,
        p_kernel_val_2_1_empty_n,
        p_kernel_val_2_1_read,
        p_kernel_val_2_2_dout,
        p_kernel_val_2_2_empty_n,
        p_kernel_val_2_2_read,
        anchor_x_dout,
        anchor_x_empty_n,
        anchor_x_read,
        anchor_y_dout,
        anchor_y_empty_n,
        anchor_y_read
);

parameter    ap_ST_st1_fsm_0 = 5'b1;
parameter    ap_ST_st2_fsm_1 = 5'b10;
parameter    ap_ST_st3_fsm_2 = 5'b100;
parameter    ap_ST_pp0_stg0_fsm_3 = 5'b1000;
parameter    ap_ST_st11_fsm_4 = 5'b10000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv12_0 = 12'b000000000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv13_1 = 13'b1;
parameter    ap_const_lv13_2 = 13'b10;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv12_2 = 12'b10;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv8_FF = 8'b11111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [11:0] p_src_rows_V_dout;
input   p_src_rows_V_empty_n;
output   p_src_rows_V_read;
input  [11:0] p_src_cols_V_dout;
input   p_src_cols_V_empty_n;
output   p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;
input  [7:0] p_kernel_val_0_0_dout;
input   p_kernel_val_0_0_empty_n;
output   p_kernel_val_0_0_read;
input  [7:0] p_kernel_val_0_1_dout;
input   p_kernel_val_0_1_empty_n;
output   p_kernel_val_0_1_read;
input  [7:0] p_kernel_val_0_2_dout;
input   p_kernel_val_0_2_empty_n;
output   p_kernel_val_0_2_read;
input  [7:0] p_kernel_val_1_0_dout;
input   p_kernel_val_1_0_empty_n;
output   p_kernel_val_1_0_read;
input  [7:0] p_kernel_val_1_1_dout;
input   p_kernel_val_1_1_empty_n;
output   p_kernel_val_1_1_read;
input  [7:0] p_kernel_val_1_2_dout;
input   p_kernel_val_1_2_empty_n;
output   p_kernel_val_1_2_read;
input  [7:0] p_kernel_val_2_0_dout;
input   p_kernel_val_2_0_empty_n;
output   p_kernel_val_2_0_read;
input  [7:0] p_kernel_val_2_1_dout;
input   p_kernel_val_2_1_empty_n;
output   p_kernel_val_2_1_read;
input  [7:0] p_kernel_val_2_2_dout;
input   p_kernel_val_2_2_empty_n;
output   p_kernel_val_2_2_read;
input  [0:0] anchor_x_dout;
input   anchor_x_empty_n;
output   anchor_x_read;
input  [0:0] anchor_y_dout;
input   anchor_y_empty_n;
output   anchor_y_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_rows_V_read;
reg p_src_cols_V_read;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;
reg p_kernel_val_0_0_read;
reg p_kernel_val_0_1_read;
reg p_kernel_val_0_2_read;
reg p_kernel_val_1_0_read;
reg p_kernel_val_1_1_read;
reg p_kernel_val_1_2_read;
reg p_kernel_val_2_0_read;
reg p_kernel_val_2_1_read;
reg p_kernel_val_2_2_read;
reg anchor_x_read;
reg anchor_y_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_23;
reg    p_src_rows_V_blk_n;
reg    p_src_cols_V_blk_n;
reg    p_src_data_stream_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_3;
reg    ap_sig_103;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg   [0:0] tmp_16_i_reg_1102;
reg   [0:0] brmerge_i_i_reg_1128;
reg    p_dst_data_stream_V_blk_n;
reg   [0:0] brmerge303_i_i_reg_1144;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter5;
reg    p_kernel_val_0_0_blk_n;
reg    p_kernel_val_0_1_blk_n;
reg    p_kernel_val_0_2_blk_n;
reg    p_kernel_val_1_0_blk_n;
reg    p_kernel_val_1_1_blk_n;
reg    p_kernel_val_1_2_blk_n;
reg    p_kernel_val_2_0_blk_n;
reg    p_kernel_val_2_1_blk_n;
reg    p_kernel_val_2_2_blk_n;
reg    anchor_x_blk_n;
reg    anchor_y_blk_n;
reg   [11:0] p_021_0_i_i_reg_291;
reg   [7:0] src_kernel_win_0_val_2_0_reg_325;
reg   [7:0] src_kernel_win_0_val_1_0_reg_339;
reg   [7:0] p_kernel_val_0_0_read_reg_874;
reg    ap_sig_183;
reg   [7:0] p_kernel_val_0_1_read_reg_879;
reg   [7:0] p_kernel_val_0_2_read_reg_884;
reg   [7:0] p_kernel_val_1_0_read_reg_889;
reg   [7:0] p_kernel_val_1_1_read_reg_894;
reg   [7:0] p_kernel_val_1_2_read_reg_899;
reg   [7:0] p_kernel_val_2_0_read_reg_904;
reg   [7:0] p_kernel_val_2_1_read_reg_909;
reg   [7:0] p_kernel_val_2_2_read_reg_914;
reg   [11:0] p_src_rows_V_read_reg_919;
wire   [12:0] rows_cast_i_fu_353_p1;
reg   [12:0] rows_cast_i_reg_925;
reg   [11:0] p_src_cols_V_read_reg_930;
wire   [12:0] cols_cast_i_fu_357_p1;
reg   [12:0] cols_cast_i_reg_936;
reg   [0:0] anchor_x_read_reg_941;
reg   [0:0] anchor_y_read_reg_947;
wire   [0:0] tmp_8_i_fu_361_p2;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_221;
wire   [11:0] start_row_cast_i_cast_cast_fu_374_p3;
reg   [11:0] start_row_cast_i_cast_cast_reg_1009;
wire   [0:0] tmp_7_i_phi_fu_273_p4;
wire   [11:0] start_col_cast_i_cast_cast_fu_388_p3;
reg   [11:0] start_col_cast_i_cast_cast_reg_1014;
wire   [12:0] heightloop_fu_395_p2;
reg   [12:0] heightloop_reg_1019;
wire   [12:0] widthloop_fu_400_p2;
reg   [12:0] widthloop_reg_1024;
wire  signed [15:0] OP2_V_0_0_i_fu_405_p1;
reg  signed [15:0] OP2_V_0_0_i_reg_1029;
wire  signed [15:0] OP2_V_0_0_1_i_fu_408_p1;
reg  signed [15:0] OP2_V_0_0_1_i_reg_1034;
wire  signed [15:0] OP2_V_0_0_2_i_fu_411_p1;
reg  signed [15:0] OP2_V_0_0_2_i_reg_1039;
wire  signed [15:0] OP2_V_0_1_i_fu_414_p1;
reg  signed [15:0] OP2_V_0_1_i_reg_1044;
wire  signed [15:0] OP2_V_0_1_1_i_fu_417_p1;
reg  signed [15:0] OP2_V_0_1_1_i_reg_1049;
wire  signed [15:0] OP2_V_0_1_2_i_fu_420_p1;
reg  signed [15:0] OP2_V_0_1_2_i_reg_1054;
wire  signed [15:0] OP2_V_0_2_i_fu_423_p1;
reg  signed [15:0] OP2_V_0_2_i_reg_1059;
wire  signed [15:0] OP2_V_0_2_1_i_fu_426_p1;
reg  signed [15:0] OP2_V_0_2_1_i_reg_1064;
wire  signed [15:0] OP2_V_0_2_2_i_fu_429_p1;
reg  signed [15:0] OP2_V_0_2_2_i_reg_1069;
wire   [0:0] tmp_12_i_fu_436_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_259;
wire   [11:0] i_V_fu_441_p2;
reg   [11:0] i_V_reg_1078;
wire   [0:0] tmp_13_i_fu_447_p2;
reg   [0:0] tmp_13_i_reg_1083;
wire   [0:0] tmp_14_i_fu_453_p2;
reg   [0:0] tmp_14_i_reg_1087;
wire   [0:0] tmp_15_i_fu_458_p2;
reg   [0:0] tmp_15_i_reg_1092;
wire   [0:0] rev_fu_468_p2;
reg   [0:0] rev_reg_1097;
wire   [0:0] tmp_16_i_fu_478_p2;
reg    ap_sig_277;
reg    ap_sig_281;
reg   [0:0] ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter2;
wire   [11:0] j_V_fu_483_p2;
wire   [0:0] tmp_19_i_fu_489_p2;
reg   [0:0] tmp_19_i_reg_1111;
reg   [0:0] ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1;
wire   [0:0] tmp_20_i_fu_494_p2;
reg   [0:0] tmp_20_i_reg_1118;
reg   [0:0] ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter2;
wire   [0:0] brmerge_i_i_fu_516_p2;
reg   [0:0] ap_reg_ppstg_brmerge_i_i_reg_1128_pp0_iter1;
reg   [10:0] k_buf_0_val_1_addr_reg_1132;
reg   [10:0] k_buf_0_val_0_addr_reg_1138;
reg   [10:0] ap_reg_ppstg_k_buf_0_val_0_addr_reg_1138_pp0_iter1;
wire   [0:0] brmerge303_i_i_fu_527_p2;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter1;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter2;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter3;
reg   [0:0] ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter4;
wire   [7:0] k_buf_0_val_1_q0;
reg   [7:0] col_buf_0_val_0_2_reg_1153;
wire   [7:0] k_buf_0_val_0_q0;
reg   [7:0] col_buf_0_val_0_1_reg_1158;
wire   [7:0] col_buf_val_0_0_2_1_i_fu_539_p3;
wire   [7:0] col_buf_val_0_0_1_1_i_fu_545_p3;
reg   [7:0] src_kernel_win_0_val_0_0_4_reg_1175;
reg   [7:0] ap_reg_ppstg_src_kernel_win_0_val_0_0_4_reg_1175_pp0_iter4;
wire   [7:0] p_src_kernel_win_0_val_2_2_i_fu_608_p3;
reg   [7:0] p_src_kernel_win_0_val_2_2_i_reg_1180;
wire   [7:0] p_src_kernel_win_0_val_1_1_i_fu_629_p3;
reg   [7:0] p_src_kernel_win_0_val_1_1_i_reg_1185;
wire   [7:0] p_src_kernel_win_0_val_0_2_i_fu_636_p3;
reg   [7:0] p_src_kernel_win_0_val_0_2_i_reg_1190;
wire   [15:0] p_Val2_5_0_0_1_i_fu_654_p2;
reg  signed [15:0] p_Val2_5_0_0_1_i_reg_1195;
wire   [15:0] p_Val2_5_0_1_i_fu_663_p2;
reg  signed [15:0] p_Val2_5_0_1_i_reg_1200;
wire   [15:0] p_Val2_5_0_2_1_i_fu_672_p2;
reg  signed [15:0] p_Val2_5_0_2_1_i_reg_1205;
wire  signed [18:0] grp_fu_867_p3;
reg  signed [18:0] tmp2_reg_1210;
wire  signed [17:0] grp_fu_836_p3;
reg  signed [17:0] tmp3_reg_1215;
wire   [7:0] p_Val2_s_fu_818_p3;
reg   [7:0] p_Val2_s_reg_1220;
wire   [10:0] k_buf_0_val_0_address0;
reg    k_buf_0_val_0_ce0;
reg    k_buf_0_val_0_ce1;
reg    k_buf_0_val_0_we1;
reg   [7:0] k_buf_0_val_0_d1;
wire   [10:0] k_buf_0_val_1_address0;
reg    k_buf_0_val_1_ce0;
reg    k_buf_0_val_1_ce1;
reg    k_buf_0_val_1_we1;
reg   [7:0] k_buf_0_val_1_d1;
reg   [0:0] tmp_7_i_reg_269;
reg   [11:0] p_08_0_i_i_reg_280;
reg    ap_sig_cseq_ST_st11_fsm_4;
reg    ap_sig_412;
wire   [7:0] ap_reg_phiprechg_col_buf_0_val_0_0_reg_302pp0_it1;
reg   [7:0] ap_reg_phiprechg_col_buf_0_val_0_0_reg_302pp0_it2;
reg   [7:0] col_buf_0_val_0_0_phi_fu_305_p4;
wire   [7:0] ap_reg_phiprechg_p_0110_6_i_i_reg_312pp0_it2;
reg   [7:0] p_0110_6_i_i_phi_fu_315_p6;
wire   [7:0] col_buf_0_val_0_0_4_fu_563_p3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_325pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_325pp0_it3;
wire   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_339pp0_it2;
reg   [7:0] ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_339pp0_it3;
wire   [63:0] tmp_42_0_i_fu_521_p1;
reg   [7:0] col_buf_0_val_0_0_5_fu_116;
reg   [7:0] src_kernel_win_0_val_0_1_fu_120;
reg   [7:0] src_kernel_win_0_val_0_2_fu_124;
wire   [7:0] p_src_kernel_win_0_val_0_1_i_fu_643_p3;
reg   [7:0] src_kernel_win_0_val_1_1_fu_128;
reg   [7:0] src_kernel_win_0_val_1_2_fu_132;
reg   [7:0] src_kernel_win_0_val_2_1_fu_136;
reg   [7:0] src_kernel_win_0_val_2_2_fu_140;
wire   [7:0] p_src_kernel_win_0_val_2_1_i_fu_615_p3;
reg   [7:0] src_kernel_win_0_val_0_0_fu_144;
wire   [7:0] col_buf_val_0_0_0_3_i_fu_551_p3;
wire   [12:0] start_row_cast_i_cast6_cast_fu_367_p3;
wire   [12:0] start_col_cast_i_cast5_cast_fu_381_p3;
wire   [12:0] tmp_11_cast_i_cast_fu_432_p1;
wire   [0:0] ult_fu_463_p2;
wire   [12:0] col_assign_cast_i_cast_fu_474_p1;
wire   [0:0] ult4_fu_505_p2;
wire   [0:0] rev4_fu_510_p2;
wire   [0:0] tmp_21_i_fu_500_p2;
wire   [7:0] p_Val2_5_0_0_1_i_fu_654_p0;
wire  signed [7:0] p_Val2_5_0_0_1_i_fu_654_p1;
wire   [7:0] p_src_kernel_win_0_val_1_2_i_fu_622_p3;
wire   [7:0] p_Val2_5_0_1_i_fu_663_p0;
wire  signed [7:0] p_Val2_5_0_1_i_fu_663_p1;
wire   [7:0] p_Val2_5_0_2_1_i_fu_672_p0;
wire  signed [7:0] p_Val2_5_0_2_1_i_fu_672_p1;
wire  signed [16:0] grp_fu_859_p3;
wire  signed [16:0] grp_fu_851_p3;
wire  signed [17:0] p_Val2_8_0_0_1_cast_i_fu_713_p1;
wire  signed [17:0] tmp1_cast_fu_723_p1;
wire  signed [17:0] p_Val2_8_0_1_i_fu_726_p2;
wire  signed [16:0] grp_fu_843_p3;
wire  signed [18:0] tmp3_cast_fu_752_p1;
(* use_dsp48 = "no" *) wire  signed [18:0] p_Val2_8_0_2_1_i_fu_755_p2;
wire  signed [19:0] grp_fu_826_p3;
wire   [0:0] isneg_fu_767_p3;
wire   [11:0] p_Result_7_i_i_i_fu_777_p4;
wire   [0:0] not_i_i_i_i_fu_792_p2;
wire   [0:0] tmp_4_i_i_i_fu_786_p2;
wire   [0:0] overflow_fu_798_p2;
wire   [0:0] tmp_i_i_i_fu_812_p2;
wire   [7:0] p_mux_i_i_cast_i_fu_804_p3;
wire   [7:0] p_Val2_8_fu_774_p1;
wire   [7:0] grp_fu_826_p0;
wire  signed [7:0] grp_fu_826_p1;
wire   [7:0] grp_fu_836_p0;
wire  signed [7:0] grp_fu_836_p1;
wire   [7:0] grp_fu_843_p0;
wire  signed [7:0] grp_fu_843_p1;
wire   [7:0] grp_fu_851_p0;
wire  signed [7:0] grp_fu_851_p1;
wire   [7:0] grp_fu_859_p0;
wire  signed [7:0] grp_fu_859_p1;
wire   [7:0] grp_fu_867_p0;
wire  signed [7:0] grp_fu_867_p1;
reg   [4:0] ap_NS_fsm;
wire   [15:0] grp_fu_826_p00;
wire   [15:0] grp_fu_836_p00;
wire   [15:0] grp_fu_843_p00;
wire   [15:0] grp_fu_851_p00;
wire   [15:0] grp_fu_859_p00;
wire   [15:0] grp_fu_867_p00;
wire   [15:0] p_Val2_5_0_0_1_i_fu_654_p00;
wire   [15:0] p_Val2_5_0_1_i_fu_663_p00;
wire   [15:0] p_Val2_5_0_2_1_i_fu_672_p00;
reg    ap_sig_127;
reg    ap_sig_337;
reg    ap_sig_507;
reg    ap_sig_887;
reg    ap_sig_889;
reg    ap_sig_891;
reg    ap_sig_476;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it0 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
end

Sobel_allDirections_Filter2D119_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_0_address0),
    .ce0(k_buf_0_val_0_ce0),
    .q0(k_buf_0_val_0_q0),
    .address1(ap_reg_ppstg_k_buf_0_val_0_addr_reg_1138_pp0_iter1),
    .ce1(k_buf_0_val_0_ce1),
    .we1(k_buf_0_val_0_we1),
    .d1(k_buf_0_val_0_d1)
);

Sobel_allDirections_Filter2D119_k_buf_0_val_0 #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
k_buf_0_val_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_0_val_1_address0),
    .ce0(k_buf_0_val_1_ce0),
    .q0(k_buf_0_val_1_q0),
    .address1(k_buf_0_val_1_addr_reg_1132),
    .ce1(k_buf_0_val_1_ce1),
    .we1(k_buf_0_val_1_we1),
    .d1(k_buf_0_val_1_d1)
);

Sobel_allDirections_mac_muladd_8ns_8s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
Sobel_allDirections_mac_muladd_8ns_8s_19s_20_1_U159(
    .din0(grp_fu_826_p0),
    .din1(grp_fu_826_p1),
    .din2(p_Val2_8_0_2_1_i_fu_755_p2),
    .dout(grp_fu_826_p3)
);

Sobel_allDirections_mac_muladd_8ns_8s_17s_18_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 17 ),
    .dout_WIDTH( 18 ))
Sobel_allDirections_mac_muladd_8ns_8s_17s_18_1_U160(
    .din0(grp_fu_836_p0),
    .din1(grp_fu_836_p1),
    .din2(grp_fu_843_p3),
    .dout(grp_fu_836_p3)
);

Sobel_allDirections_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
Sobel_allDirections_mac_muladd_8ns_8s_16s_17_1_U161(
    .din0(grp_fu_843_p0),
    .din1(grp_fu_843_p1),
    .din2(p_Val2_5_0_2_1_i_reg_1205),
    .dout(grp_fu_843_p3)
);

Sobel_allDirections_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
Sobel_allDirections_mac_muladd_8ns_8s_16s_17_1_U162(
    .din0(grp_fu_851_p0),
    .din1(grp_fu_851_p1),
    .din2(p_Val2_5_0_1_i_reg_1200),
    .dout(grp_fu_851_p3)
);

Sobel_allDirections_mac_muladd_8ns_8s_16s_17_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
Sobel_allDirections_mac_muladd_8ns_8s_16s_17_1_U163(
    .din0(grp_fu_859_p0),
    .din1(grp_fu_859_p1),
    .din2(p_Val2_5_0_0_1_i_reg_1195),
    .dout(grp_fu_859_p3)
);

Sobel_allDirections_mac_muladd_8ns_8s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
Sobel_allDirections_mac_muladd_8ns_8s_18s_19_1_U164(
    .din0(grp_fu_867_p0),
    .din1(grp_fu_867_p1),
    .din2(p_Val2_8_0_1_i_fu_726_p2),
    .dout(grp_fu_867_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_12_i_fu_436_p2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & (1'b0 == tmp_16_i_fu_478_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_436_p2))) begin
            ap_reg_ppiten_pp0_it0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_436_p2))) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281))) begin
            if (~(1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= 1'b0;
            end else if ((1'b1 == ap_reg_ppiten_pp0_it1)) begin
                ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_436_p2))) begin
            ap_reg_ppiten_pp0_it6 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_337) begin
        if (ap_sig_127) begin
            ap_reg_phiprechg_col_buf_0_val_0_0_reg_302pp0_it2 <= p_src_data_stream_V_dout;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_col_buf_0_val_0_0_reg_302pp0_it2 <= ap_reg_phiprechg_col_buf_0_val_0_0_reg_302pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & (1'b0 == tmp_13_i_reg_1083)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_339pp0_it3 <= col_buf_val_0_0_1_1_i_fu_545_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_1083))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_339pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_339pp0_it3 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_339pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & (1'b0 == tmp_13_i_reg_1083)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_325pp0_it3 <= col_buf_val_0_0_2_1_i_fu_539_p3;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_1083))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_325pp0_it3 <= ap_const_lv8_0;
    end else if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
        ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_325pp0_it3 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_325pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == tmp_16_i_fu_478_p2))) begin
        p_021_0_i_i_reg_291 <= j_V_fu_483_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_436_p2))) begin
        p_021_0_i_i_reg_291 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st11_fsm_4)) begin
        p_08_0_i_i_reg_280 <= i_V_reg_1078;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_7_i_phi_fu_273_p4))) begin
        p_08_0_i_i_reg_280 <= ap_const_lv12_0;
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_476) begin
        if (ap_sig_891) begin
            src_kernel_win_0_val_0_0_fu_144 <= col_buf_0_val_0_0_phi_fu_305_p4;
        end else if (ap_sig_889) begin
            src_kernel_win_0_val_0_0_fu_144 <= col_buf_0_val_0_0_4_fu_563_p3;
        end else if ((1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1)) begin
            src_kernel_win_0_val_0_0_fu_144 <= col_buf_val_0_0_0_3_i_fu_551_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        tmp_7_i_reg_269 <= 1'b0;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~(1'b0 == tmp_7_i_phi_fu_273_p4))) begin
        tmp_7_i_reg_269 <= tmp_8_i_fu_361_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (1'b0 == tmp_7_i_phi_fu_273_p4))) begin
        OP2_V_0_0_1_i_reg_1034 <= OP2_V_0_0_1_i_fu_408_p1;
        OP2_V_0_0_2_i_reg_1039 <= OP2_V_0_0_2_i_fu_411_p1;
        OP2_V_0_0_i_reg_1029 <= OP2_V_0_0_i_fu_405_p1;
        OP2_V_0_1_1_i_reg_1049 <= OP2_V_0_1_1_i_fu_417_p1;
        OP2_V_0_1_2_i_reg_1054 <= OP2_V_0_1_2_i_fu_420_p1;
        OP2_V_0_1_i_reg_1044 <= OP2_V_0_1_i_fu_414_p1;
        OP2_V_0_2_1_i_reg_1064 <= OP2_V_0_2_1_i_fu_426_p1;
        OP2_V_0_2_2_i_reg_1069 <= OP2_V_0_2_2_i_fu_429_p1;
        OP2_V_0_2_i_reg_1059 <= OP2_V_0_2_i_fu_423_p1;
        heightloop_reg_1019 <= heightloop_fu_395_p2;
        start_col_cast_i_cast_cast_reg_1014[1 : 0] <= start_col_cast_i_cast_cast_fu_388_p3[1 : 0];
        start_row_cast_i_cast_cast_reg_1009[1 : 0] <= start_row_cast_i_cast_cast_fu_374_p3[1 : 0];
        widthloop_reg_1024 <= widthloop_fu_400_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        anchor_x_read_reg_941 <= anchor_x_dout;
        anchor_y_read_reg_947 <= anchor_y_dout;
        cols_cast_i_reg_936[11 : 0] <= cols_cast_i_fu_357_p1[11 : 0];
        p_kernel_val_0_0_read_reg_874 <= p_kernel_val_0_0_dout;
        p_kernel_val_0_1_read_reg_879 <= p_kernel_val_0_1_dout;
        p_kernel_val_0_2_read_reg_884 <= p_kernel_val_0_2_dout;
        p_kernel_val_1_0_read_reg_889 <= p_kernel_val_1_0_dout;
        p_kernel_val_1_1_read_reg_894 <= p_kernel_val_1_1_dout;
        p_kernel_val_1_2_read_reg_899 <= p_kernel_val_1_2_dout;
        p_kernel_val_2_0_read_reg_904 <= p_kernel_val_2_0_dout;
        p_kernel_val_2_1_read_reg_909 <= p_kernel_val_2_1_dout;
        p_kernel_val_2_2_read_reg_914 <= p_kernel_val_2_2_dout;
        p_src_cols_V_read_reg_930 <= p_src_cols_V_dout;
        p_src_rows_V_read_reg_919 <= p_src_rows_V_dout;
        rows_cast_i_reg_925[11 : 0] <= rows_cast_i_fu_353_p1[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
        ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter1 <= brmerge303_i_i_reg_1144;
        ap_reg_ppstg_brmerge_i_i_reg_1128_pp0_iter1 <= brmerge_i_i_reg_1128;
        ap_reg_ppstg_k_buf_0_val_0_addr_reg_1138_pp0_iter1 <= k_buf_0_val_0_addr_reg_1138;
        ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1 <= tmp_16_i_reg_1102;
        ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1 <= tmp_19_i_reg_1111;
        ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter1 <= tmp_20_i_reg_1118;
        tmp_16_i_reg_1102 <= tmp_16_i_fu_478_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281))) begin
        ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter2 <= ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter1;
        ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter3 <= ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter2;
        ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter4 <= ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter3;
        ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter5 <= ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter4;
        ap_reg_ppstg_src_kernel_win_0_val_0_0_4_reg_1175_pp0_iter4 <= src_kernel_win_0_val_0_0_4_reg_1175;
        ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter2 <= ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1;
        ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter2 <= ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter1;
        p_src_kernel_win_0_val_0_2_i_reg_1190 <= p_src_kernel_win_0_val_0_2_i_fu_636_p3;
        p_src_kernel_win_0_val_1_1_i_reg_1185 <= p_src_kernel_win_0_val_1_1_i_fu_629_p3;
        p_src_kernel_win_0_val_2_2_i_reg_1180 <= p_src_kernel_win_0_val_2_2_i_fu_608_p3;
        src_kernel_win_0_val_0_0_4_reg_1175 <= src_kernel_win_0_val_0_0_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == tmp_16_i_fu_478_p2))) begin
        brmerge303_i_i_reg_1144 <= brmerge303_i_i_fu_527_p2;
        brmerge_i_i_reg_1128 <= brmerge_i_i_fu_516_p2;
        k_buf_0_val_0_addr_reg_1138 <= tmp_42_0_i_fu_521_p1;
        k_buf_0_val_1_addr_reg_1132 <= tmp_42_0_i_fu_521_p1;
        tmp_19_i_reg_1111 <= tmp_19_i_fu_489_p2;
        tmp_20_i_reg_1118 <= tmp_20_i_fu_494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1))) begin
        col_buf_0_val_0_0_5_fu_116 <= p_0110_6_i_i_phi_fu_315_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_16_i_reg_1102 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
        col_buf_0_val_0_1_reg_1158 <= k_buf_0_val_0_q0;
        col_buf_0_val_0_2_reg_1153 <= k_buf_0_val_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        i_V_reg_1078 <= i_V_fu_441_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter2))) begin
        p_Val2_5_0_0_1_i_reg_1195 <= p_Val2_5_0_0_1_i_fu_654_p2;
        p_Val2_5_0_1_i_reg_1200 <= p_Val2_5_0_1_i_fu_663_p2;
        p_Val2_5_0_2_1_i_reg_1205 <= p_Val2_5_0_2_1_i_fu_672_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter4))) begin
        p_Val2_s_reg_1220 <= p_Val2_s_fu_818_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == tmp_12_i_fu_436_p2))) begin
        rev_reg_1097 <= rev_fu_468_p2;
        tmp_13_i_reg_1083 <= tmp_13_i_fu_447_p2;
        tmp_14_i_reg_1087 <= tmp_14_i_fu_453_p2;
        tmp_15_i_reg_1092 <= tmp_15_i_fu_458_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter2))) begin
        src_kernel_win_0_val_0_1_fu_120 <= src_kernel_win_0_val_0_0_fu_144;
        src_kernel_win_0_val_0_2_fu_124 <= p_src_kernel_win_0_val_0_1_i_fu_643_p3;
        src_kernel_win_0_val_1_1_fu_128 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_339pp0_it3;
        src_kernel_win_0_val_1_2_fu_132 <= p_src_kernel_win_0_val_1_1_i_fu_629_p3;
        src_kernel_win_0_val_2_1_fu_136 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_325pp0_it3;
        src_kernel_win_0_val_2_2_fu_140 <= p_src_kernel_win_0_val_2_1_i_fu_615_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
        src_kernel_win_0_val_1_0_reg_339 <= ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_339pp0_it3;
        src_kernel_win_0_val_2_0_reg_325 <= ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_325pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter3))) begin
        tmp2_reg_1210 <= grp_fu_867_p3;
        tmp3_reg_1215 <= grp_fu_836_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        anchor_x_blk_n = anchor_x_empty_n;
    end else begin
        anchor_x_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        anchor_x_read = 1'b1;
    end else begin
        anchor_x_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        anchor_y_blk_n = anchor_y_empty_n;
    end else begin
        anchor_y_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        anchor_y_read = 1'b1;
    end else begin
        anchor_y_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_12_i_fu_436_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == tmp_12_i_fu_436_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_103) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_412) begin
        ap_sig_cseq_ST_st11_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_221) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_259) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_brmerge_i_i_reg_1128_pp0_iter1))) begin
        col_buf_0_val_0_0_phi_fu_305_p4 = col_buf_0_val_0_0_5_fu_116;
    end else begin
        col_buf_0_val_0_0_phi_fu_305_p4 = ap_reg_phiprechg_col_buf_0_val_0_0_reg_302pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
        k_buf_0_val_0_ce0 = 1'b1;
    end else begin
        k_buf_0_val_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_1083)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & (1'b0 == tmp_13_i_reg_1083)))) begin
        k_buf_0_val_0_ce1 = 1'b1;
    end else begin
        k_buf_0_val_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_507) begin
        if (~(1'b0 == tmp_13_i_reg_1083)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_phi_fu_305_p4;
        end else if ((1'b0 == tmp_13_i_reg_1083)) begin
            k_buf_0_val_0_d1 = col_buf_0_val_0_0_4_fu_563_p3;
        end else begin
            k_buf_0_val_0_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_1083)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & (1'b0 == tmp_13_i_reg_1083)))) begin
        k_buf_0_val_0_we1 = 1'b1;
    end else begin
        k_buf_0_val_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
        k_buf_0_val_1_ce0 = 1'b1;
    end else begin
        k_buf_0_val_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_16_i_reg_1102 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & (1'b0 == tmp_13_i_reg_1083) & ~(1'b0 == tmp_19_i_reg_1111)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_16_i_reg_1102 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == tmp_13_i_reg_1083) & ~(1'b0 == tmp_19_i_reg_1111)))) begin
        k_buf_0_val_1_ce1 = 1'b1;
    end else begin
        k_buf_0_val_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_887) begin
        if (~(1'b0 == tmp_13_i_reg_1083)) begin
            k_buf_0_val_1_d1 = ap_const_lv8_0;
        end else if ((1'b0 == tmp_13_i_reg_1083)) begin
            k_buf_0_val_1_d1 = k_buf_0_val_0_q0;
        end else begin
            k_buf_0_val_1_d1 = 'bx;
        end
    end else begin
        k_buf_0_val_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_16_i_reg_1102 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & (1'b0 == tmp_13_i_reg_1083) & ~(1'b0 == tmp_19_i_reg_1111)) | ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_16_i_reg_1102 == 1'b0) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == tmp_13_i_reg_1083) & ~(1'b0 == tmp_19_i_reg_1111)))) begin
        k_buf_0_val_1_we1 = 1'b1;
    end else begin
        k_buf_0_val_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & (1'b0 == tmp_13_i_reg_1083))) begin
        p_0110_6_i_i_phi_fu_315_p6 = col_buf_0_val_0_0_4_fu_563_p3;
    end else if ((((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_1083)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & (1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1)))) begin
        p_0110_6_i_i_phi_fu_315_p6 = col_buf_0_val_0_0_phi_fu_305_p4;
    end else begin
        p_0110_6_i_i_phi_fu_315_p6 = ap_reg_phiprechg_p_0110_6_i_i_reg_312pp0_it2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter5))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & (1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter5) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_0_blk_n = p_kernel_val_0_0_empty_n;
    end else begin
        p_kernel_val_0_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_kernel_val_0_0_read = 1'b1;
    end else begin
        p_kernel_val_0_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_1_blk_n = p_kernel_val_0_1_empty_n;
    end else begin
        p_kernel_val_0_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_kernel_val_0_1_read = 1'b1;
    end else begin
        p_kernel_val_0_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_0_2_blk_n = p_kernel_val_0_2_empty_n;
    end else begin
        p_kernel_val_0_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_kernel_val_0_2_read = 1'b1;
    end else begin
        p_kernel_val_0_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_0_blk_n = p_kernel_val_1_0_empty_n;
    end else begin
        p_kernel_val_1_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_kernel_val_1_0_read = 1'b1;
    end else begin
        p_kernel_val_1_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_1_blk_n = p_kernel_val_1_1_empty_n;
    end else begin
        p_kernel_val_1_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_kernel_val_1_1_read = 1'b1;
    end else begin
        p_kernel_val_1_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_1_2_blk_n = p_kernel_val_1_2_empty_n;
    end else begin
        p_kernel_val_1_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_kernel_val_1_2_read = 1'b1;
    end else begin
        p_kernel_val_1_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_0_blk_n = p_kernel_val_2_0_empty_n;
    end else begin
        p_kernel_val_2_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_kernel_val_2_0_read = 1'b1;
    end else begin
        p_kernel_val_2_0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_1_blk_n = p_kernel_val_2_1_empty_n;
    end else begin
        p_kernel_val_2_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_kernel_val_2_1_read = 1'b1;
    end else begin
        p_kernel_val_2_1_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_kernel_val_2_2_blk_n = p_kernel_val_2_2_empty_n;
    end else begin
        p_kernel_val_2_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_kernel_val_2_2_read = 1'b1;
    end else begin
        p_kernel_val_2_2_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_src_cols_V_blk_n = p_src_cols_V_empty_n;
    end else begin
        p_src_cols_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_src_cols_V_read = 1'b1;
    end else begin
        p_src_cols_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_16_i_reg_1102 == 1'b0) & (1'b0 == brmerge_i_i_reg_1128))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_16_i_reg_1102 == 1'b0) & (1'b0 == brmerge_i_i_reg_1128) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        p_src_rows_V_blk_n = p_src_rows_V_empty_n;
    end else begin
        p_src_rows_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_183)) begin
        p_src_rows_V_read = 1'b1;
    end else begin
        p_src_rows_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_183) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if ((1'b0 == tmp_7_i_phi_fu_273_p4)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == tmp_12_i_fu_436_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_pp0_stg0_fsm_3 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it6) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b1 == ap_reg_ppiten_pp0_it5)) & ~((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end else if ((((1'b1 == ap_reg_ppiten_pp0_it6) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b1 == ap_reg_ppiten_pp0_it5)) | ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b1 == ap_reg_ppiten_pp0_it1) & ~(1'b1 == ap_reg_ppiten_pp0_it3)))) begin
                ap_NS_fsm = ap_ST_st11_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_3;
            end
        end
        ap_ST_st11_fsm_4 : begin
            ap_NS_fsm = ap_ST_st3_fsm_2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_0_0_1_i_fu_408_p1 = $signed(p_kernel_val_0_1_read_reg_879);

assign OP2_V_0_0_2_i_fu_411_p1 = $signed(p_kernel_val_0_2_read_reg_884);

assign OP2_V_0_0_i_fu_405_p1 = $signed(p_kernel_val_0_0_read_reg_874);

assign OP2_V_0_1_1_i_fu_417_p1 = $signed(p_kernel_val_1_1_read_reg_894);

assign OP2_V_0_1_2_i_fu_420_p1 = $signed(p_kernel_val_1_2_read_reg_899);

assign OP2_V_0_1_i_fu_414_p1 = $signed(p_kernel_val_1_0_read_reg_889);

assign OP2_V_0_2_1_i_fu_426_p1 = $signed(p_kernel_val_2_1_read_reg_909);

assign OP2_V_0_2_2_i_fu_429_p1 = $signed(p_kernel_val_2_2_read_reg_914);

assign OP2_V_0_2_i_fu_423_p1 = $signed(p_kernel_val_2_0_read_reg_904);

assign ap_reg_phiprechg_col_buf_0_val_0_0_reg_302pp0_it1 = 'bx;

assign ap_reg_phiprechg_p_0110_6_i_i_reg_312pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_1_0_reg_339pp0_it2 = 'bx;

assign ap_reg_phiprechg_src_kernel_win_0_val_2_0_reg_325pp0_it2 = 'bx;

always @ (*) begin
    ap_sig_103 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_127 = (~(tmp_16_i_reg_1102 == 1'b0) & (1'b0 == brmerge_i_i_reg_1128));
end

always @ (*) begin
    ap_sig_183 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | (p_kernel_val_0_0_empty_n == 1'b0) | (p_kernel_val_0_1_empty_n == 1'b0) | (p_kernel_val_0_2_empty_n == 1'b0) | (p_kernel_val_1_0_empty_n == 1'b0) | (p_kernel_val_1_1_empty_n == 1'b0) | (p_kernel_val_1_2_empty_n == 1'b0) | (p_kernel_val_2_0_empty_n == 1'b0) | (p_kernel_val_2_1_empty_n == 1'b0) | (p_kernel_val_2_2_empty_n == 1'b0) | (p_src_rows_V_empty_n == 1'b0) | (p_src_cols_V_empty_n == 1'b0) | (anchor_x_empty_n == 1'b0) | (anchor_y_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_221 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_23 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_259 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_277 = (~(tmp_16_i_reg_1102 == 1'b0) & (1'b0 == brmerge_i_i_reg_1128) & (p_src_data_stream_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_281 = ((1'b0 == ap_reg_ppstg_brmerge303_i_i_reg_1144_pp0_iter5) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_337 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)));
end

always @ (*) begin
    ap_sig_412 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_476 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_277) | ((1'b1 == ap_reg_ppiten_pp0_it6) & ap_sig_281)) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1));
end

always @ (*) begin
    ap_sig_507 = ((1'b1 == ap_reg_ppiten_pp0_it2) & ~(1'b0 == ap_reg_ppstg_tmp_16_i_reg_1102_pp0_iter1) & ~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1));
end

always @ (*) begin
    ap_sig_887 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_3) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~(tmp_16_i_reg_1102 == 1'b0) & ~(1'b0 == tmp_19_i_reg_1111));
end

always @ (*) begin
    ap_sig_889 = (~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & (1'b0 == tmp_13_i_reg_1083));
end

always @ (*) begin
    ap_sig_891 = (~(1'b0 == ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1) & ~(1'b0 == tmp_13_i_reg_1083));
end

assign brmerge303_i_i_fu_527_p2 = (tmp_15_i_reg_1092 | tmp_21_i_fu_500_p2);

assign brmerge_i_i_fu_516_p2 = (rev4_fu_510_p2 | rev_reg_1097);

assign col_assign_cast_i_cast_fu_474_p1 = p_021_0_i_i_reg_291;

assign col_buf_0_val_0_0_4_fu_563_p3 = ((tmp_14_i_reg_1087[0:0] === 1'b1) ? col_buf_0_val_0_0_phi_fu_305_p4 : ap_const_lv8_0);

assign col_buf_val_0_0_0_3_i_fu_551_p3 = ((ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1[0:0] === 1'b1) ? src_kernel_win_0_val_0_0_fu_144 : ap_const_lv8_0);

assign col_buf_val_0_0_1_1_i_fu_545_p3 = ((ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1[0:0] === 1'b1) ? col_buf_0_val_0_1_reg_1158 : ap_const_lv8_0);

assign col_buf_val_0_0_2_1_i_fu_539_p3 = ((ap_reg_ppstg_tmp_19_i_reg_1111_pp0_iter1[0:0] === 1'b1) ? col_buf_0_val_0_2_reg_1153 : ap_const_lv8_0);

assign cols_cast_i_fu_357_p1 = p_src_cols_V_dout;

assign grp_fu_826_p0 = grp_fu_826_p00;

assign grp_fu_826_p00 = ap_reg_ppstg_src_kernel_win_0_val_0_0_4_reg_1175_pp0_iter4;

assign grp_fu_826_p1 = OP2_V_0_2_2_i_reg_1069;

assign grp_fu_836_p0 = grp_fu_836_p00;

assign grp_fu_836_p00 = src_kernel_win_0_val_1_0_reg_339;

assign grp_fu_836_p1 = OP2_V_0_1_2_i_reg_1054;

assign grp_fu_843_p0 = grp_fu_843_p00;

assign grp_fu_843_p00 = p_src_kernel_win_0_val_0_2_i_reg_1190;

assign grp_fu_843_p1 = OP2_V_0_2_i_reg_1059;

assign grp_fu_851_p0 = grp_fu_851_p00;

assign grp_fu_851_p00 = src_kernel_win_0_val_2_0_reg_325;

assign grp_fu_851_p1 = OP2_V_0_0_2_i_reg_1039;

assign grp_fu_859_p0 = grp_fu_859_p00;

assign grp_fu_859_p00 = p_src_kernel_win_0_val_2_2_i_reg_1180;

assign grp_fu_859_p1 = OP2_V_0_0_i_reg_1029;

assign grp_fu_867_p0 = grp_fu_867_p00;

assign grp_fu_867_p00 = p_src_kernel_win_0_val_1_1_i_reg_1185;

assign grp_fu_867_p1 = OP2_V_0_1_1_i_reg_1049;

assign heightloop_fu_395_p2 = (start_row_cast_i_cast6_cast_fu_367_p3 + rows_cast_i_reg_925);

assign i_V_fu_441_p2 = (p_08_0_i_i_reg_280 + ap_const_lv12_1);

assign isneg_fu_767_p3 = grp_fu_826_p3[ap_const_lv32_13];

assign j_V_fu_483_p2 = (p_021_0_i_i_reg_291 + ap_const_lv12_1);

assign k_buf_0_val_0_address0 = tmp_42_0_i_fu_521_p1;

assign k_buf_0_val_1_address0 = tmp_42_0_i_fu_521_p1;

assign not_i_i_i_i_fu_792_p2 = ((p_Result_7_i_i_i_fu_777_p4 != ap_const_lv12_0) ? 1'b1 : 1'b0);

assign overflow_fu_798_p2 = (not_i_i_i_i_fu_792_p2 & tmp_4_i_i_i_fu_786_p2);

assign p_Result_7_i_i_i_fu_777_p4 = {{grp_fu_826_p3[ap_const_lv32_13 : ap_const_lv32_8]}};

assign p_Val2_5_0_0_1_i_fu_654_p0 = p_Val2_5_0_0_1_i_fu_654_p00;

assign p_Val2_5_0_0_1_i_fu_654_p00 = p_src_kernel_win_0_val_2_1_i_fu_615_p3;

assign p_Val2_5_0_0_1_i_fu_654_p1 = OP2_V_0_0_1_i_reg_1034;

assign p_Val2_5_0_0_1_i_fu_654_p2 = ($signed({{1'b0}, {p_Val2_5_0_0_1_i_fu_654_p0}}) * $signed(p_Val2_5_0_0_1_i_fu_654_p1));

assign p_Val2_5_0_1_i_fu_663_p0 = p_Val2_5_0_1_i_fu_663_p00;

assign p_Val2_5_0_1_i_fu_663_p00 = p_src_kernel_win_0_val_1_2_i_fu_622_p3;

assign p_Val2_5_0_1_i_fu_663_p1 = OP2_V_0_1_i_reg_1044;

assign p_Val2_5_0_1_i_fu_663_p2 = ($signed({{1'b0}, {p_Val2_5_0_1_i_fu_663_p0}}) * $signed(p_Val2_5_0_1_i_fu_663_p1));

assign p_Val2_5_0_2_1_i_fu_672_p0 = p_Val2_5_0_2_1_i_fu_672_p00;

assign p_Val2_5_0_2_1_i_fu_672_p00 = p_src_kernel_win_0_val_0_1_i_fu_643_p3;

assign p_Val2_5_0_2_1_i_fu_672_p1 = OP2_V_0_2_1_i_reg_1064;

assign p_Val2_5_0_2_1_i_fu_672_p2 = ($signed({{1'b0}, {p_Val2_5_0_2_1_i_fu_672_p0}}) * $signed(p_Val2_5_0_2_1_i_fu_672_p1));

assign p_Val2_8_0_0_1_cast_i_fu_713_p1 = grp_fu_859_p3;

assign p_Val2_8_0_1_i_fu_726_p2 = ($signed(p_Val2_8_0_0_1_cast_i_fu_713_p1) + $signed(tmp1_cast_fu_723_p1));

assign p_Val2_8_0_2_1_i_fu_755_p2 = ($signed(tmp2_reg_1210) + $signed(tmp3_cast_fu_752_p1));

assign p_Val2_8_fu_774_p1 = grp_fu_826_p3[7:0];

assign p_Val2_s_fu_818_p3 = ((tmp_i_i_i_fu_812_p2[0:0] === 1'b1) ? p_mux_i_i_cast_i_fu_804_p3 : p_Val2_8_fu_774_p1);

assign p_dst_data_stream_V_din = p_Val2_s_reg_1220;

assign p_mux_i_i_cast_i_fu_804_p3 = ((tmp_4_i_i_i_fu_786_p2[0:0] === 1'b1) ? ap_const_lv8_FF : ap_const_lv8_0);

assign p_src_kernel_win_0_val_0_1_i_fu_643_p3 = ((ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_1_fu_120);

assign p_src_kernel_win_0_val_0_2_i_fu_636_p3 = ((ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_0_2_fu_124);

assign p_src_kernel_win_0_val_1_1_i_fu_629_p3 = ((ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_1_fu_128);

assign p_src_kernel_win_0_val_1_2_i_fu_622_p3 = ((ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_1_2_fu_132);

assign p_src_kernel_win_0_val_2_1_i_fu_615_p3 = ((ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_1_fu_136);

assign p_src_kernel_win_0_val_2_2_i_fu_608_p3 = ((ap_reg_ppstg_tmp_20_i_reg_1118_pp0_iter2[0:0] === 1'b1) ? ap_const_lv8_0 : src_kernel_win_0_val_2_2_fu_140);

assign rev4_fu_510_p2 = (ult4_fu_505_p2 ^ 1'b1);

assign rev_fu_468_p2 = (ult_fu_463_p2 ^ 1'b1);

assign rows_cast_i_fu_353_p1 = p_src_rows_V_dout;

assign start_col_cast_i_cast5_cast_fu_381_p3 = ((anchor_x_read_reg_941[0:0] === 1'b1) ? ap_const_lv13_1 : ap_const_lv13_2);

assign start_col_cast_i_cast_cast_fu_388_p3 = ((anchor_x_read_reg_941[0:0] === 1'b1) ? ap_const_lv12_1 : ap_const_lv12_2);

assign start_row_cast_i_cast6_cast_fu_367_p3 = ((anchor_y_read_reg_947[0:0] === 1'b1) ? ap_const_lv13_1 : ap_const_lv13_2);

assign start_row_cast_i_cast_cast_fu_374_p3 = ((anchor_y_read_reg_947[0:0] === 1'b1) ? ap_const_lv12_1 : ap_const_lv12_2);

assign tmp1_cast_fu_723_p1 = grp_fu_851_p3;

assign tmp3_cast_fu_752_p1 = tmp3_reg_1215;

assign tmp_11_cast_i_cast_fu_432_p1 = p_08_0_i_i_reg_280;

assign tmp_12_i_fu_436_p2 = ((tmp_11_cast_i_cast_fu_432_p1 < heightloop_reg_1019) ? 1'b1 : 1'b0);

assign tmp_13_i_fu_447_p2 = ((p_08_0_i_i_reg_280 == ap_const_lv12_0) ? 1'b1 : 1'b0);

assign tmp_14_i_fu_453_p2 = ((p_08_0_i_i_reg_280 < p_src_rows_V_read_reg_919) ? 1'b1 : 1'b0);

assign tmp_15_i_fu_458_p2 = ((p_08_0_i_i_reg_280 < start_row_cast_i_cast_cast_reg_1009) ? 1'b1 : 1'b0);

assign tmp_16_i_fu_478_p2 = ((col_assign_cast_i_cast_fu_474_p1 < widthloop_reg_1024) ? 1'b1 : 1'b0);

assign tmp_19_i_fu_489_p2 = ((p_021_0_i_i_reg_291 < p_src_cols_V_read_reg_930) ? 1'b1 : 1'b0);

assign tmp_20_i_fu_494_p2 = ((p_021_0_i_i_reg_291 == ap_const_lv12_0) ? 1'b1 : 1'b0);

assign tmp_21_i_fu_500_p2 = ((p_021_0_i_i_reg_291 < start_col_cast_i_cast_cast_reg_1014) ? 1'b1 : 1'b0);

assign tmp_42_0_i_fu_521_p1 = p_021_0_i_i_reg_291;

assign tmp_4_i_i_i_fu_786_p2 = (isneg_fu_767_p3 ^ 1'b1);

assign tmp_7_i_phi_fu_273_p4 = tmp_7_i_reg_269;

assign tmp_8_i_fu_361_p2 = (tmp_7_i_reg_269 ^ 1'b1);

assign tmp_i_i_i_fu_812_p2 = (isneg_fu_767_p3 | overflow_fu_798_p2);

assign ult4_fu_505_p2 = ((p_021_0_i_i_reg_291 < p_src_cols_V_read_reg_930) ? 1'b1 : 1'b0);

assign ult_fu_463_p2 = ((p_08_0_i_i_reg_280 < p_src_rows_V_read_reg_919) ? 1'b1 : 1'b0);

assign widthloop_fu_400_p2 = (start_col_cast_i_cast5_cast_fu_381_p3 + cols_cast_i_reg_936);

always @ (posedge ap_clk) begin
    rows_cast_i_reg_925[12] <= 1'b0;
    cols_cast_i_reg_936[12] <= 1'b0;
    start_row_cast_i_cast_cast_reg_1009[11:2] <= 10'b0000000000;
    start_col_cast_i_cast_cast_reg_1014[11:2] <= 10'b0000000000;
end

endmodule //Sobel_allDirections_Filter2D
