
cubemx_mouse.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ff0  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000378  080061d8  080061d8  000161d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08006550  08006550  00016550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006554  08006554  00016554  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000000  08006558  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000274  200001dc  08006734  000201dc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000450  08006734  00020450  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001cf7b  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000343a  00000000  00000000  0003d180  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007dfc  00000000  00000000  000405ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000db0  00000000  00000000  000483b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000cd8  00000000  00000000  00049168  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  000198f3  00000000  00000000  00049e40  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000c0be  00000000  00000000  00063733  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000832ca  00000000  00000000  0006f7f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000f2abb  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000030c4  00000000  00000000  000f2b38  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001dc 	.word	0x200001dc
 8000204:	00000000 	.word	0x00000000
 8000208:	080061c0 	.word	0x080061c0

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001e0 	.word	0x200001e0
 8000224:	080061c0 	.word	0x080061c0

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b58:	b510      	push	{r4, lr}
 8000b5a:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b5c:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <HAL_InitTick+0x40>)
 8000b5e:	7818      	ldrb	r0, [r3, #0]
 8000b60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b64:	fbb3 f3f0 	udiv	r3, r3, r0
 8000b68:	4a0c      	ldr	r2, [pc, #48]	; (8000b9c <HAL_InitTick+0x44>)
 8000b6a:	6810      	ldr	r0, [r2, #0]
 8000b6c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000b70:	f000 fb86 	bl	8001280 <HAL_SYSTICK_Config>
 8000b74:	b968      	cbnz	r0, 8000b92 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b76:	2c0f      	cmp	r4, #15
 8000b78:	d901      	bls.n	8000b7e <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000b7a:	2001      	movs	r0, #1
  }

  /* Return function status */
  return HAL_OK;
}
 8000b7c:	bd10      	pop	{r4, pc}
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	4621      	mov	r1, r4
 8000b82:	f04f 30ff 	mov.w	r0, #4294967295
 8000b86:	f000 fb3d 	bl	8001204 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b8a:	4b03      	ldr	r3, [pc, #12]	; (8000b98 <HAL_InitTick+0x40>)
 8000b8c:	605c      	str	r4, [r3, #4]
  return HAL_OK;
 8000b8e:	2000      	movs	r0, #0
 8000b90:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000b92:	2001      	movs	r0, #1
 8000b94:	bd10      	pop	{r4, pc}
 8000b96:	bf00      	nop
 8000b98:	20000000 	.word	0x20000000
 8000b9c:	20000008 	.word	0x20000008

08000ba0 <HAL_Init>:
{
 8000ba0:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ba2:	4a07      	ldr	r2, [pc, #28]	; (8000bc0 <HAL_Init+0x20>)
 8000ba4:	6813      	ldr	r3, [r2, #0]
 8000ba6:	f043 0310 	orr.w	r3, r3, #16
 8000baa:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bac:	2003      	movs	r0, #3
 8000bae:	f000 fb17 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bb2:	2000      	movs	r0, #0
 8000bb4:	f7ff ffd0 	bl	8000b58 <HAL_InitTick>
  HAL_MspInit();
 8000bb8:	f002 fbc0 	bl	800333c <HAL_MspInit>
}
 8000bbc:	2000      	movs	r0, #0
 8000bbe:	bd08      	pop	{r3, pc}
 8000bc0:	40022000 	.word	0x40022000

08000bc4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000bc4:	4a03      	ldr	r2, [pc, #12]	; (8000bd4 <HAL_IncTick+0x10>)
 8000bc6:	6811      	ldr	r1, [r2, #0]
 8000bc8:	4b03      	ldr	r3, [pc, #12]	; (8000bd8 <HAL_IncTick+0x14>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	440b      	add	r3, r1
 8000bce:	6013      	str	r3, [r2, #0]
 8000bd0:	4770      	bx	lr
 8000bd2:	bf00      	nop
 8000bd4:	2000028c 	.word	0x2000028c
 8000bd8:	20000000 	.word	0x20000000

08000bdc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000bdc:	4b01      	ldr	r3, [pc, #4]	; (8000be4 <HAL_GetTick+0x8>)
 8000bde:	6818      	ldr	r0, [r3, #0]
}
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	2000028c 	.word	0x2000028c

08000be8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000be8:	b538      	push	{r3, r4, r5, lr}
 8000bea:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000bec:	f7ff fff6 	bl	8000bdc <HAL_GetTick>
 8000bf0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bf2:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000bf6:	d002      	beq.n	8000bfe <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bf8:	4b04      	ldr	r3, [pc, #16]	; (8000c0c <HAL_Delay+0x24>)
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000bfe:	f7ff ffed 	bl	8000bdc <HAL_GetTick>
 8000c02:	1b40      	subs	r0, r0, r5
 8000c04:	4284      	cmp	r4, r0
 8000c06:	d8fa      	bhi.n	8000bfe <HAL_Delay+0x16>
  {
  }
}
 8000c08:	bd38      	pop	{r3, r4, r5, pc}
 8000c0a:	bf00      	nop
 8000c0c:	20000000 	.word	0x20000000

08000c10 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c12:	b083      	sub	sp, #12
 8000c14:	4605      	mov	r5, r0
 8000c16:	460c      	mov	r4, r1
  uint32_t tickstart = 0U;
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	9301      	str	r3, [sp, #4]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000c1c:	f7ff ffde 	bl	8000bdc <HAL_GetTick>
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000c20:	682b      	ldr	r3, [r5, #0]
 8000c22:	689a      	ldr	r2, [r3, #8]
 8000c24:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000c28:	d123      	bne.n	8000c72 <HAL_ADC_PollForConversion+0x62>
 8000c2a:	4606      	mov	r6, r0
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000c2c:	685a      	ldr	r2, [r3, #4]
 8000c2e:	f412 7f80 	tst.w	r2, #256	; 0x100
 8000c32:	d103      	bne.n	8000c3c <HAL_ADC_PollForConversion+0x2c>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000c34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000c36:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 8000c3a:	d024      	beq.n	8000c86 <HAL_ADC_PollForConversion+0x76>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000c3c:	4b4b      	ldr	r3, [pc, #300]	; (8000d6c <HAL_ADC_PollForConversion+0x15c>)
 8000c3e:	681f      	ldr	r7, [r3, #0]
 8000c40:	2002      	movs	r0, #2
 8000c42:	f000 fffd 	bl	8001c40 <HAL_RCCEx_GetPeriphCLKFreq>
 8000c46:	fbb7 f7f0 	udiv	r7, r7, r0
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000c4a:	682b      	ldr	r3, [r5, #0]
 8000c4c:	6919      	ldr	r1, [r3, #16]
 8000c4e:	4a48      	ldr	r2, [pc, #288]	; (8000d70 <HAL_ADC_PollForConversion+0x160>)
 8000c50:	4211      	tst	r1, r2
 8000c52:	d12f      	bne.n	8000cb4 <HAL_ADC_PollForConversion+0xa4>
 8000c54:	68d9      	ldr	r1, [r3, #12]
 8000c56:	f102 425c 	add.w	r2, r2, #3690987520	; 0xdc000000
 8000c5a:	4211      	tst	r1, r2
 8000c5c:	d12a      	bne.n	8000cb4 <HAL_ADC_PollForConversion+0xa4>
 8000c5e:	6919      	ldr	r1, [r3, #16]
 8000c60:	4a44      	ldr	r2, [pc, #272]	; (8000d74 <HAL_ADC_PollForConversion+0x164>)
 8000c62:	4211      	tst	r1, r2
 8000c64:	d139      	bne.n	8000cda <HAL_ADC_PollForConversion+0xca>
 8000c66:	68da      	ldr	r2, [r3, #12]
 8000c68:	4b43      	ldr	r3, [pc, #268]	; (8000d78 <HAL_ADC_PollForConversion+0x168>)
 8000c6a:	421a      	tst	r2, r3
 8000c6c:	d037      	beq.n	8000cde <HAL_ADC_PollForConversion+0xce>
 8000c6e:	2029      	movs	r0, #41	; 0x29
 8000c70:	e03a      	b.n	8000ce8 <HAL_ADC_PollForConversion+0xd8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c72:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000c74:	f043 0320 	orr.w	r3, r3, #32
 8000c78:	62ab      	str	r3, [r5, #40]	; 0x28
    __HAL_UNLOCK(hadc);
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
    return HAL_ERROR;
 8000c80:	2001      	movs	r0, #1
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
}
 8000c82:	b003      	add	sp, #12
 8000c84:	bdf0      	pop	{r4, r5, r6, r7, pc}
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000c86:	682b      	ldr	r3, [r5, #0]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f013 0f02 	tst.w	r3, #2
 8000c8e:	d148      	bne.n	8000d22 <HAL_ADC_PollForConversion+0x112>
      if(Timeout != HAL_MAX_DELAY)
 8000c90:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000c94:	d0f7      	beq.n	8000c86 <HAL_ADC_PollForConversion+0x76>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000c96:	b124      	cbz	r4, 8000ca2 <HAL_ADC_PollForConversion+0x92>
 8000c98:	f7ff ffa0 	bl	8000bdc <HAL_GetTick>
 8000c9c:	1b80      	subs	r0, r0, r6
 8000c9e:	4284      	cmp	r4, r0
 8000ca0:	d2f1      	bcs.n	8000c86 <HAL_ADC_PollForConversion+0x76>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000ca2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000ca4:	f043 0304 	orr.w	r3, r3, #4
 8000ca8:	62ab      	str	r3, [r5, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8000caa:	2300      	movs	r3, #0
 8000cac:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
          return HAL_TIMEOUT;
 8000cb0:	2003      	movs	r0, #3
 8000cb2:	e7e6      	b.n	8000c82 <HAL_ADC_PollForConversion+0x72>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000cb4:	6919      	ldr	r1, [r3, #16]
 8000cb6:	4a2f      	ldr	r2, [pc, #188]	; (8000d74 <HAL_ADC_PollForConversion+0x164>)
 8000cb8:	4211      	tst	r1, r2
 8000cba:	d104      	bne.n	8000cc6 <HAL_ADC_PollForConversion+0xb6>
 8000cbc:	68d9      	ldr	r1, [r3, #12]
 8000cbe:	f102 426e 	add.w	r2, r2, #3992977408	; 0xee000000
 8000cc2:	4211      	tst	r1, r2
 8000cc4:	d00d      	beq.n	8000ce2 <HAL_ADC_PollForConversion+0xd2>
 8000cc6:	6919      	ldr	r1, [r3, #16]
 8000cc8:	4a2c      	ldr	r2, [pc, #176]	; (8000d7c <HAL_ADC_PollForConversion+0x16c>)
 8000cca:	400a      	ands	r2, r1
 8000ccc:	b95a      	cbnz	r2, 8000ce6 <HAL_ADC_PollForConversion+0xd6>
 8000cce:	68da      	ldr	r2, [r3, #12]
 8000cd0:	4b2a      	ldr	r3, [pc, #168]	; (8000d7c <HAL_ADC_PollForConversion+0x16c>)
 8000cd2:	4013      	ands	r3, r2
 8000cd4:	b15b      	cbz	r3, 8000cee <HAL_ADC_PollForConversion+0xde>
 8000cd6:	20fc      	movs	r0, #252	; 0xfc
 8000cd8:	e006      	b.n	8000ce8 <HAL_ADC_PollForConversion+0xd8>
 8000cda:	2029      	movs	r0, #41	; 0x29
 8000cdc:	e004      	b.n	8000ce8 <HAL_ADC_PollForConversion+0xd8>
 8000cde:	2014      	movs	r0, #20
 8000ce0:	e002      	b.n	8000ce8 <HAL_ADC_PollForConversion+0xd8>
 8000ce2:	2054      	movs	r0, #84	; 0x54
 8000ce4:	e000      	b.n	8000ce8 <HAL_ADC_PollForConversion+0xd8>
 8000ce6:	20fc      	movs	r0, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000ce8:	fb07 f700 	mul.w	r7, r7, r0
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000cec:	e004      	b.n	8000cf8 <HAL_ADC_PollForConversion+0xe8>
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000cee:	2054      	movs	r0, #84	; 0x54
 8000cf0:	e7fa      	b.n	8000ce8 <HAL_ADC_PollForConversion+0xd8>
      Conversion_Timeout_CPU_cycles ++;
 8000cf2:	9b01      	ldr	r3, [sp, #4]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	9301      	str	r3, [sp, #4]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000cf8:	9b01      	ldr	r3, [sp, #4]
 8000cfa:	429f      	cmp	r7, r3
 8000cfc:	d911      	bls.n	8000d22 <HAL_ADC_PollForConversion+0x112>
      if(Timeout != HAL_MAX_DELAY)
 8000cfe:	f1b4 3fff 	cmp.w	r4, #4294967295
 8000d02:	d0f6      	beq.n	8000cf2 <HAL_ADC_PollForConversion+0xe2>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000d04:	b124      	cbz	r4, 8000d10 <HAL_ADC_PollForConversion+0x100>
 8000d06:	f7ff ff69 	bl	8000bdc <HAL_GetTick>
 8000d0a:	1b80      	subs	r0, r0, r6
 8000d0c:	4284      	cmp	r4, r0
 8000d0e:	d2f0      	bcs.n	8000cf2 <HAL_ADC_PollForConversion+0xe2>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000d10:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000d12:	f043 0304 	orr.w	r3, r3, #4
 8000d16:	62ab      	str	r3, [r5, #40]	; 0x28
          __HAL_UNLOCK(hadc);
 8000d18:	2300      	movs	r3, #0
 8000d1a:	f885 3024 	strb.w	r3, [r5, #36]	; 0x24
          return HAL_TIMEOUT;
 8000d1e:	2003      	movs	r0, #3
 8000d20:	e7af      	b.n	8000c82 <HAL_ADC_PollForConversion+0x72>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8000d22:	682b      	ldr	r3, [r5, #0]
 8000d24:	f06f 0212 	mvn.w	r2, #18
 8000d28:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000d2a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000d2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d30:	62ab      	str	r3, [r5, #40]	; 0x28
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d32:	682b      	ldr	r3, [r5, #0]
 8000d34:	689b      	ldr	r3, [r3, #8]
 8000d36:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000d3a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000d3e:	d001      	beq.n	8000d44 <HAL_ADC_PollForConversion+0x134>
  return HAL_OK;
 8000d40:	2000      	movs	r0, #0
 8000d42:	e79e      	b.n	8000c82 <HAL_ADC_PollForConversion+0x72>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000d44:	68eb      	ldr	r3, [r5, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000d46:	b96b      	cbnz	r3, 8000d64 <HAL_ADC_PollForConversion+0x154>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000d48:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000d4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d4e:	62ab      	str	r3, [r5, #40]	; 0x28
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000d50:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000d52:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8000d56:	d107      	bne.n	8000d68 <HAL_ADC_PollForConversion+0x158>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000d58:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8000d5a:	f043 0301 	orr.w	r3, r3, #1
 8000d5e:	62ab      	str	r3, [r5, #40]	; 0x28
  return HAL_OK;
 8000d60:	2000      	movs	r0, #0
 8000d62:	e78e      	b.n	8000c82 <HAL_ADC_PollForConversion+0x72>
 8000d64:	2000      	movs	r0, #0
 8000d66:	e78c      	b.n	8000c82 <HAL_ADC_PollForConversion+0x72>
 8000d68:	2000      	movs	r0, #0
 8000d6a:	e78a      	b.n	8000c82 <HAL_ADC_PollForConversion+0x72>
 8000d6c:	20000008 	.word	0x20000008
 8000d70:	24924924 	.word	0x24924924
 8000d74:	12492492 	.word	0x12492492
 8000d78:	00492492 	.word	0x00492492
 8000d7c:	00249249 	.word	0x00249249

08000d80 <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8000d80:	6803      	ldr	r3, [r0, #0]
 8000d82:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8000d84:	4770      	bx	lr
	...

08000d88 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000d88:	b430      	push	{r4, r5}
 8000d8a:	b082      	sub	sp, #8
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d90:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000d94:	2b01      	cmp	r3, #1
 8000d96:	f000 808b 	beq.w	8000eb0 <HAL_ADC_ConfigChannel+0x128>
 8000d9a:	4602      	mov	r2, r0
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8000da2:	684b      	ldr	r3, [r1, #4]
 8000da4:	2b06      	cmp	r3, #6
 8000da6:	d829      	bhi.n	8000dfc <HAL_ADC_ConfigChannel+0x74>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000da8:	6805      	ldr	r5, [r0, #0]
 8000daa:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8000dac:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000db0:	3b05      	subs	r3, #5
 8000db2:	241f      	movs	r4, #31
 8000db4:	409c      	lsls	r4, r3
 8000db6:	ea20 0004 	bic.w	r0, r0, r4
 8000dba:	680c      	ldr	r4, [r1, #0]
 8000dbc:	fa04 f303 	lsl.w	r3, r4, r3
 8000dc0:	4303      	orrs	r3, r0
 8000dc2:	636b      	str	r3, [r5, #52]	; 0x34
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000dc4:	680b      	ldr	r3, [r1, #0]
 8000dc6:	2b09      	cmp	r3, #9
 8000dc8:	d938      	bls.n	8000e3c <HAL_ADC_ConfigChannel+0xb4>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000dca:	6815      	ldr	r5, [r2, #0]
 8000dcc:	68e8      	ldr	r0, [r5, #12]
 8000dce:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000dd2:	3b1e      	subs	r3, #30
 8000dd4:	2407      	movs	r4, #7
 8000dd6:	409c      	lsls	r4, r3
 8000dd8:	ea20 0004 	bic.w	r0, r0, r4
 8000ddc:	688c      	ldr	r4, [r1, #8]
 8000dde:	fa04 f303 	lsl.w	r3, r4, r3
 8000de2:	4303      	orrs	r3, r0
 8000de4:	60eb      	str	r3, [r5, #12]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000de6:	680b      	ldr	r3, [r1, #0]
 8000de8:	3b10      	subs	r3, #16
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d934      	bls.n	8000e58 <HAL_ADC_ConfigChannel+0xd0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dee:	2000      	movs	r0, #0
      tmp_hal_status = HAL_ERROR;
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000df0:	2300      	movs	r3, #0
 8000df2:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
}
 8000df6:	b002      	add	sp, #8
 8000df8:	bc30      	pop	{r4, r5}
 8000dfa:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8000dfc:	2b0c      	cmp	r3, #12
 8000dfe:	d80e      	bhi.n	8000e1e <HAL_ADC_ConfigChannel+0x96>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000e00:	6805      	ldr	r5, [r0, #0]
 8000e02:	6b28      	ldr	r0, [r5, #48]	; 0x30
 8000e04:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000e08:	3b23      	subs	r3, #35	; 0x23
 8000e0a:	241f      	movs	r4, #31
 8000e0c:	409c      	lsls	r4, r3
 8000e0e:	ea20 0004 	bic.w	r0, r0, r4
 8000e12:	680c      	ldr	r4, [r1, #0]
 8000e14:	fa04 f303 	lsl.w	r3, r4, r3
 8000e18:	4303      	orrs	r3, r0
 8000e1a:	632b      	str	r3, [r5, #48]	; 0x30
 8000e1c:	e7d2      	b.n	8000dc4 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000e1e:	6805      	ldr	r5, [r0, #0]
 8000e20:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 8000e22:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000e26:	3b41      	subs	r3, #65	; 0x41
 8000e28:	241f      	movs	r4, #31
 8000e2a:	409c      	lsls	r4, r3
 8000e2c:	ea20 0004 	bic.w	r0, r0, r4
 8000e30:	680c      	ldr	r4, [r1, #0]
 8000e32:	fa04 f303 	lsl.w	r3, r4, r3
 8000e36:	4303      	orrs	r3, r0
 8000e38:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000e3a:	e7c3      	b.n	8000dc4 <HAL_ADC_ConfigChannel+0x3c>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000e3c:	6815      	ldr	r5, [r2, #0]
 8000e3e:	6928      	ldr	r0, [r5, #16]
 8000e40:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000e44:	2407      	movs	r4, #7
 8000e46:	409c      	lsls	r4, r3
 8000e48:	ea20 0004 	bic.w	r0, r0, r4
 8000e4c:	688c      	ldr	r4, [r1, #8]
 8000e4e:	fa04 f303 	lsl.w	r3, r4, r3
 8000e52:	4303      	orrs	r3, r0
 8000e54:	612b      	str	r3, [r5, #16]
 8000e56:	e7c6      	b.n	8000de6 <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 8000e58:	6813      	ldr	r3, [r2, #0]
 8000e5a:	4816      	ldr	r0, [pc, #88]	; (8000eb4 <HAL_ADC_ConfigChannel+0x12c>)
 8000e5c:	4283      	cmp	r3, r0
 8000e5e:	d005      	beq.n	8000e6c <HAL_ADC_ConfigChannel+0xe4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e60:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8000e62:	f043 0320 	orr.w	r3, r3, #32
 8000e66:	6293      	str	r3, [r2, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000e68:	2001      	movs	r0, #1
 8000e6a:	e7c1      	b.n	8000df0 <HAL_ADC_ConfigChannel+0x68>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000e6c:	6898      	ldr	r0, [r3, #8]
 8000e6e:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000e72:	d11b      	bne.n	8000eac <HAL_ADC_ConfigChannel+0x124>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000e74:	6898      	ldr	r0, [r3, #8]
 8000e76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e7a:	6098      	str	r0, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000e7c:	680b      	ldr	r3, [r1, #0]
 8000e7e:	2b10      	cmp	r3, #16
 8000e80:	d001      	beq.n	8000e86 <HAL_ADC_ConfigChannel+0xfe>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e82:	2000      	movs	r0, #0
 8000e84:	e7b4      	b.n	8000df0 <HAL_ADC_ConfigChannel+0x68>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000e86:	4b0c      	ldr	r3, [pc, #48]	; (8000eb8 <HAL_ADC_ConfigChannel+0x130>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	490c      	ldr	r1, [pc, #48]	; (8000ebc <HAL_ADC_ConfigChannel+0x134>)
 8000e8c:	fba1 1303 	umull	r1, r3, r1, r3
 8000e90:	0c9b      	lsrs	r3, r3, #18
 8000e92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000e96:	0059      	lsls	r1, r3, #1
 8000e98:	9101      	str	r1, [sp, #4]
          while(wait_loop_index != 0U)
 8000e9a:	e002      	b.n	8000ea2 <HAL_ADC_ConfigChannel+0x11a>
            wait_loop_index--;
 8000e9c:	9b01      	ldr	r3, [sp, #4]
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000ea2:	9b01      	ldr	r3, [sp, #4]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d1f9      	bne.n	8000e9c <HAL_ADC_ConfigChannel+0x114>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ea8:	2000      	movs	r0, #0
 8000eaa:	e7a1      	b.n	8000df0 <HAL_ADC_ConfigChannel+0x68>
 8000eac:	2000      	movs	r0, #0
 8000eae:	e79f      	b.n	8000df0 <HAL_ADC_ConfigChannel+0x68>
  __HAL_LOCK(hadc);
 8000eb0:	2002      	movs	r0, #2
 8000eb2:	e7a0      	b.n	8000df6 <HAL_ADC_ConfigChannel+0x6e>
 8000eb4:	40012400 	.word	0x40012400
 8000eb8:	20000008 	.word	0x20000008
 8000ebc:	431bde83 	.word	0x431bde83

08000ec0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000ec0:	b530      	push	{r4, r5, lr}
 8000ec2:	b083      	sub	sp, #12
  uint32_t tickstart = 0U;
  __IO uint32_t wait_loop_index = 0U;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	9301      	str	r3, [sp, #4]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000ec8:	6803      	ldr	r3, [r0, #0]
 8000eca:	689a      	ldr	r2, [r3, #8]
 8000ecc:	f012 0f01 	tst.w	r2, #1
 8000ed0:	d12e      	bne.n	8000f30 <ADC_Enable+0x70>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000ed2:	689a      	ldr	r2, [r3, #8]
 8000ed4:	f042 0201 	orr.w	r2, r2, #1
 8000ed8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000eda:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <ADC_Enable+0x78>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	4a17      	ldr	r2, [pc, #92]	; (8000f3c <ADC_Enable+0x7c>)
 8000ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ee4:	0c9b      	lsrs	r3, r3, #18
 8000ee6:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000ee8:	e002      	b.n	8000ef0 <ADC_Enable+0x30>
    {
      wait_loop_index--;
 8000eea:	9b01      	ldr	r3, [sp, #4]
 8000eec:	3b01      	subs	r3, #1
 8000eee:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000ef0:	9b01      	ldr	r3, [sp, #4]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d1f9      	bne.n	8000eea <ADC_Enable+0x2a>
 8000ef6:	4604      	mov	r4, r0
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000ef8:	f7ff fe70 	bl	8000bdc <HAL_GetTick>
 8000efc:	4605      	mov	r5, r0

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000efe:	6823      	ldr	r3, [r4, #0]
 8000f00:	689b      	ldr	r3, [r3, #8]
 8000f02:	f013 0f01 	tst.w	r3, #1
 8000f06:	d111      	bne.n	8000f2c <ADC_Enable+0x6c>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000f08:	f7ff fe68 	bl	8000bdc <HAL_GetTick>
 8000f0c:	1b40      	subs	r0, r0, r5
 8000f0e:	2802      	cmp	r0, #2
 8000f10:	d9f5      	bls.n	8000efe <ADC_Enable+0x3e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f12:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8000f14:	f043 0310 	orr.w	r3, r3, #16
 8000f18:	62a3      	str	r3, [r4, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f1a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	62e3      	str	r3, [r4, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000f22:	2300      	movs	r3, #0
 8000f24:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      
        return HAL_ERROR;
 8000f28:	2001      	movs	r0, #1
 8000f2a:	e002      	b.n	8000f32 <ADC_Enable+0x72>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	e000      	b.n	8000f32 <ADC_Enable+0x72>
 8000f30:	2000      	movs	r0, #0
}
 8000f32:	b003      	add	sp, #12
 8000f34:	bd30      	pop	{r4, r5, pc}
 8000f36:	bf00      	nop
 8000f38:	20000008 	.word	0x20000008
 8000f3c:	431bde83 	.word	0x431bde83

08000f40 <HAL_ADC_Start>:
  __HAL_LOCK(hadc);
 8000f40:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d102      	bne.n	8000f4e <HAL_ADC_Start+0xe>
 8000f48:	2302      	movs	r3, #2
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	4770      	bx	lr
{
 8000f4e:	b510      	push	{r4, lr}
 8000f50:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000f52:	2301      	movs	r3, #1
 8000f54:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_Enable(hadc);
 8000f58:	f7ff ffb2 	bl	8000ec0 <ADC_Enable>
  if (tmp_hal_status == HAL_OK)
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2800      	cmp	r0, #0
 8000f60:	d15b      	bne.n	800101a <HAL_ADC_Start+0xda>
    ADC_STATE_CLR_SET(hadc->State,
 8000f62:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000f64:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000f68:	f022 0201 	bic.w	r2, r2, #1
 8000f6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000f70:	62a2      	str	r2, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000f72:	6822      	ldr	r2, [r4, #0]
 8000f74:	492b      	ldr	r1, [pc, #172]	; (8001024 <HAL_ADC_Start+0xe4>)
 8000f76:	428a      	cmp	r2, r1
 8000f78:	d027      	beq.n	8000fca <HAL_ADC_Start+0x8a>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000f7a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000f7c:	f421 1180 	bic.w	r1, r1, #1048576	; 0x100000
 8000f80:	62a1      	str	r1, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000f82:	6851      	ldr	r1, [r2, #4]
 8000f84:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8000f88:	d005      	beq.n	8000f96 <HAL_ADC_Start+0x56>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000f8a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000f8c:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8000f90:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8000f94:	62a1      	str	r1, [r4, #40]	; 0x28
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f96:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000f98:	f411 5f80 	tst.w	r1, #4096	; 0x1000
 8000f9c:	d02b      	beq.n	8000ff6 <HAL_ADC_Start+0xb6>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f9e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000fa0:	f021 0106 	bic.w	r1, r1, #6
 8000fa4:	62e1      	str	r1, [r4, #44]	; 0x2c
    __HAL_UNLOCK(hadc);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000fac:	f06f 0102 	mvn.w	r1, #2
 8000fb0:	6011      	str	r1, [r2, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000fb2:	6822      	ldr	r2, [r4, #0]
 8000fb4:	6891      	ldr	r1, [r2, #8]
 8000fb6:	f401 2160 	and.w	r1, r1, #917504	; 0xe0000
 8000fba:	f5b1 2f60 	cmp.w	r1, #917504	; 0xe0000
 8000fbe:	d01d      	beq.n	8000ffc <HAL_ADC_Start+0xbc>
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000fc0:	6891      	ldr	r1, [r2, #8]
 8000fc2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000fc6:	6091      	str	r1, [r2, #8]
 8000fc8:	e02a      	b.n	8001020 <HAL_ADC_Start+0xe0>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000fca:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 8000fce:	6849      	ldr	r1, [r1, #4]
 8000fd0:	f411 2f70 	tst.w	r1, #983040	; 0xf0000
 8000fd4:	d0d1      	beq.n	8000f7a <HAL_ADC_Start+0x3a>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000fd6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000fd8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000fdc:	62a1      	str	r1, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000fde:	4912      	ldr	r1, [pc, #72]	; (8001028 <HAL_ADC_Start+0xe8>)
 8000fe0:	6849      	ldr	r1, [r1, #4]
 8000fe2:	f411 6f80 	tst.w	r1, #1024	; 0x400
 8000fe6:	d0d6      	beq.n	8000f96 <HAL_ADC_Start+0x56>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000fe8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000fea:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8000fee:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8000ff2:	62a1      	str	r1, [r4, #40]	; 0x28
 8000ff4:	e7cf      	b.n	8000f96 <HAL_ADC_Start+0x56>
      ADC_CLEAR_ERRORCODE(hadc);
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	62e1      	str	r1, [r4, #44]	; 0x2c
 8000ffa:	e7d4      	b.n	8000fa6 <HAL_ADC_Start+0x66>
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000ffc:	4909      	ldr	r1, [pc, #36]	; (8001024 <HAL_ADC_Start+0xe4>)
 8000ffe:	428a      	cmp	r2, r1
 8001000:	d004      	beq.n	800100c <HAL_ADC_Start+0xcc>
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001002:	6891      	ldr	r1, [r2, #8]
 8001004:	f441 01a0 	orr.w	r1, r1, #5242880	; 0x500000
 8001008:	6091      	str	r1, [r2, #8]
 800100a:	e009      	b.n	8001020 <HAL_ADC_Start+0xe0>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800100c:	f5a1 6180 	sub.w	r1, r1, #1024	; 0x400
 8001010:	6849      	ldr	r1, [r1, #4]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001012:	f411 2f70 	tst.w	r1, #983040	; 0xf0000
 8001016:	d1d3      	bne.n	8000fc0 <HAL_ADC_Start+0x80>
 8001018:	e7f3      	b.n	8001002 <HAL_ADC_Start+0xc2>
    __HAL_UNLOCK(hadc);
 800101a:	2200      	movs	r2, #0
 800101c:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
}
 8001020:	4618      	mov	r0, r3
 8001022:	bd10      	pop	{r4, pc}
 8001024:	40012800 	.word	0x40012800
 8001028:	40012400 	.word	0x40012400

0800102c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800102c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800102e:	6803      	ldr	r3, [r0, #0]
 8001030:	689a      	ldr	r2, [r3, #8]
 8001032:	f012 0f01 	tst.w	r2, #1
 8001036:	d101      	bne.n	800103c <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001038:	2000      	movs	r0, #0
}
 800103a:	bd38      	pop	{r3, r4, r5, pc}
 800103c:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 800103e:	689a      	ldr	r2, [r3, #8]
 8001040:	f022 0201 	bic.w	r2, r2, #1
 8001044:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8001046:	f7ff fdc9 	bl	8000bdc <HAL_GetTick>
 800104a:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 800104c:	6823      	ldr	r3, [r4, #0]
 800104e:	689b      	ldr	r3, [r3, #8]
 8001050:	f013 0f01 	tst.w	r3, #1
 8001054:	d00e      	beq.n	8001074 <ADC_ConversionStop_Disable+0x48>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001056:	f7ff fdc1 	bl	8000bdc <HAL_GetTick>
 800105a:	1b40      	subs	r0, r0, r5
 800105c:	2802      	cmp	r0, #2
 800105e:	d9f5      	bls.n	800104c <ADC_ConversionStop_Disable+0x20>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001060:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001062:	f043 0310 	orr.w	r3, r3, #16
 8001066:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001068:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800106a:	f043 0301 	orr.w	r3, r3, #1
 800106e:	62e3      	str	r3, [r4, #44]	; 0x2c
        return HAL_ERROR;
 8001070:	2001      	movs	r0, #1
 8001072:	bd38      	pop	{r3, r4, r5, pc}
  return HAL_OK;
 8001074:	2000      	movs	r0, #0
 8001076:	bd38      	pop	{r3, r4, r5, pc}

08001078 <HAL_ADC_Init>:
  if(hadc == NULL)
 8001078:	2800      	cmp	r0, #0
 800107a:	f000 808a 	beq.w	8001192 <HAL_ADC_Init+0x11a>
{
 800107e:	b570      	push	{r4, r5, r6, lr}
 8001080:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001082:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001084:	2b00      	cmp	r3, #0
 8001086:	d04d      	beq.n	8001124 <HAL_ADC_Init+0xac>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001088:	4620      	mov	r0, r4
 800108a:	f7ff ffcf 	bl	800102c <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800108e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001090:	f013 0310 	ands.w	r3, r3, #16
 8001094:	d177      	bne.n	8001186 <HAL_ADC_Init+0x10e>
 8001096:	2800      	cmp	r0, #0
 8001098:	d175      	bne.n	8001186 <HAL_ADC_Init+0x10e>
    ADC_STATE_CLR_SET(hadc->State,
 800109a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800109c:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80010a0:	f022 0202 	bic.w	r2, r2, #2
 80010a4:	f042 0202 	orr.w	r2, r2, #2
 80010a8:	62a2      	str	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80010aa:	6865      	ldr	r5, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80010ac:	6821      	ldr	r1, [r4, #0]
 80010ae:	4a3a      	ldr	r2, [pc, #232]	; (8001198 <HAL_ADC_Init+0x120>)
 80010b0:	4291      	cmp	r1, r2
 80010b2:	d03d      	beq.n	8001130 <HAL_ADC_Init+0xb8>
 80010b4:	69e2      	ldr	r2, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80010b6:	432a      	orrs	r2, r5
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80010b8:	68e6      	ldr	r6, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80010ba:	ea42 0246 	orr.w	r2, r2, r6, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80010be:	68a5      	ldr	r5, [r4, #8]
 80010c0:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80010c4:	d03e      	beq.n	8001144 <HAL_ADC_Init+0xcc>
 80010c6:	2d01      	cmp	r5, #1
 80010c8:	d039      	beq.n	800113e <HAL_ADC_Init+0xc6>
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010ca:	6965      	ldr	r5, [r4, #20]
 80010cc:	2d01      	cmp	r5, #1
 80010ce:	d03c      	beq.n	800114a <HAL_ADC_Init+0xd2>
      MODIFY_REG(hadc->Instance->CR1,
 80010d0:	684d      	ldr	r5, [r1, #4]
 80010d2:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80010d6:	432b      	orrs	r3, r5
 80010d8:	604b      	str	r3, [r1, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80010da:	6821      	ldr	r1, [r4, #0]
 80010dc:	688d      	ldr	r5, [r1, #8]
 80010de:	4b2f      	ldr	r3, [pc, #188]	; (800119c <HAL_ADC_Init+0x124>)
 80010e0:	402b      	ands	r3, r5
 80010e2:	4313      	orrs	r3, r2
 80010e4:	608b      	str	r3, [r1, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80010e6:	68a3      	ldr	r3, [r4, #8]
 80010e8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80010ec:	d03e      	beq.n	800116c <HAL_ADC_Init+0xf4>
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d03c      	beq.n	800116c <HAL_ADC_Init+0xf4>
  uint32_t tmp_sqr1 = 0U;
 80010f2:	2300      	movs	r3, #0
    MODIFY_REG(hadc->Instance->SQR1,
 80010f4:	6825      	ldr	r5, [r4, #0]
 80010f6:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80010f8:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 80010fc:	430b      	orrs	r3, r1
 80010fe:	62eb      	str	r3, [r5, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001100:	6823      	ldr	r3, [r4, #0]
 8001102:	6899      	ldr	r1, [r3, #8]
 8001104:	4b26      	ldr	r3, [pc, #152]	; (80011a0 <HAL_ADC_Init+0x128>)
 8001106:	400b      	ands	r3, r1
 8001108:	429a      	cmp	r2, r3
 800110a:	d033      	beq.n	8001174 <HAL_ADC_Init+0xfc>
      ADC_STATE_CLR_SET(hadc->State,
 800110c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800110e:	f023 0312 	bic.w	r3, r3, #18
 8001112:	f043 0310 	orr.w	r3, r3, #16
 8001116:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001118:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800111a:	f043 0301 	orr.w	r3, r3, #1
 800111e:	62e3      	str	r3, [r4, #44]	; 0x2c
      tmp_hal_status = HAL_ERROR;
 8001120:	2001      	movs	r0, #1
 8001122:	bd70      	pop	{r4, r5, r6, pc}
    ADC_CLEAR_ERRORCODE(hadc);
 8001124:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001126:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800112a:	f001 fbfd 	bl	8002928 <HAL_ADC_MspInit>
 800112e:	e7ab      	b.n	8001088 <HAL_ADC_Init+0x10>
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001130:	69e2      	ldr	r2, [r4, #28]
 8001132:	f5b2 2f40 	cmp.w	r2, #786432	; 0xc0000
 8001136:	d1be      	bne.n	80010b6 <HAL_ADC_Init+0x3e>
 8001138:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800113c:	e7bb      	b.n	80010b6 <HAL_ADC_Init+0x3e>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800113e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001142:	e7c2      	b.n	80010ca <HAL_ADC_Init+0x52>
 8001144:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001148:	e7bf      	b.n	80010ca <HAL_ADC_Init+0x52>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800114a:	b936      	cbnz	r6, 800115a <HAL_ADC_Init+0xe2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800114c:	69a5      	ldr	r5, [r4, #24]
 800114e:	3d01      	subs	r5, #1
 8001150:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
 8001154:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001158:	e7ba      	b.n	80010d0 <HAL_ADC_Init+0x58>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800115a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800115c:	f045 0520 	orr.w	r5, r5, #32
 8001160:	62a5      	str	r5, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001162:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8001164:	f045 0501 	orr.w	r5, r5, #1
 8001168:	62e5      	str	r5, [r4, #44]	; 0x2c
 800116a:	e7b1      	b.n	80010d0 <HAL_ADC_Init+0x58>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800116c:	6923      	ldr	r3, [r4, #16]
 800116e:	3b01      	subs	r3, #1
 8001170:	051b      	lsls	r3, r3, #20
 8001172:	e7bf      	b.n	80010f4 <HAL_ADC_Init+0x7c>
      ADC_CLEAR_ERRORCODE(hadc);
 8001174:	2300      	movs	r3, #0
 8001176:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001178:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800117a:	f023 0303 	bic.w	r3, r3, #3
 800117e:	f043 0301 	orr.w	r3, r3, #1
 8001182:	62a3      	str	r3, [r4, #40]	; 0x28
 8001184:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001186:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001188:	f043 0310 	orr.w	r3, r3, #16
 800118c:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 800118e:	2001      	movs	r0, #1
 8001190:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8001192:	2001      	movs	r0, #1
 8001194:	4770      	bx	lr
 8001196:	bf00      	nop
 8001198:	40013c00 	.word	0x40013c00
 800119c:	ffe1f7fd 	.word	0xffe1f7fd
 80011a0:	ff1f0efe 	.word	0xff1f0efe

080011a4 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 80011a4:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d102      	bne.n	80011b2 <HAL_ADC_Stop+0xe>
 80011ac:	2302      	movs	r3, #2
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	4770      	bx	lr
{
 80011b2:	b510      	push	{r4, lr}
 80011b4:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80011b6:	2301      	movs	r3, #1
 80011b8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80011bc:	f7ff ff36 	bl	800102c <ADC_ConversionStop_Disable>
  if (tmp_hal_status == HAL_OK)
 80011c0:	4603      	mov	r3, r0
 80011c2:	b938      	cbnz	r0, 80011d4 <HAL_ADC_Stop+0x30>
    ADC_STATE_CLR_SET(hadc->State,
 80011c4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80011c6:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80011ca:	f022 0201 	bic.w	r2, r2, #1
 80011ce:	f042 0201 	orr.w	r2, r2, #1
 80011d2:	62a2      	str	r2, [r4, #40]	; 0x28
  __HAL_UNLOCK(hadc);
 80011d4:	2200      	movs	r2, #0
 80011d6:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
}
 80011da:	4618      	mov	r0, r3
 80011dc:	bd10      	pop	{r4, pc}
	...

080011e0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011e0:	4a07      	ldr	r2, [pc, #28]	; (8001200 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80011e2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011e4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011e8:	041b      	lsls	r3, r3, #16
 80011ea:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80011ec:	0200      	lsls	r0, r0, #8
 80011ee:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011f2:	4318      	orrs	r0, r3
  reg_value  =  (reg_value                                   |
 80011f4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80011f8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80011fc:	60d0      	str	r0, [r2, #12]
 80011fe:	4770      	bx	lr
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001204:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001206:	4b16      	ldr	r3, [pc, #88]	; (8001260 <HAL_NVIC_SetPriority+0x5c>)
 8001208:	68db      	ldr	r3, [r3, #12]
 800120a:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800120e:	f1c3 0407 	rsb	r4, r3, #7
 8001212:	2c04      	cmp	r4, #4
 8001214:	bf28      	it	cs
 8001216:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001218:	1d1d      	adds	r5, r3, #4
 800121a:	2d06      	cmp	r5, #6
 800121c:	d917      	bls.n	800124e <HAL_NVIC_SetPriority+0x4a>
 800121e:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001220:	2501      	movs	r5, #1
 8001222:	fa05 f404 	lsl.w	r4, r5, r4
 8001226:	3c01      	subs	r4, #1
 8001228:	4021      	ands	r1, r4
 800122a:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800122c:	fa05 f303 	lsl.w	r3, r5, r3
 8001230:	3b01      	subs	r3, #1
 8001232:	4013      	ands	r3, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001234:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) < 0)
 8001236:	2800      	cmp	r0, #0
 8001238:	db0b      	blt.n	8001252 <HAL_NVIC_SetPriority+0x4e>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800123a:	0109      	lsls	r1, r1, #4
 800123c:	b2c9      	uxtb	r1, r1
 800123e:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001242:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001246:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800124a:	bc30      	pop	{r4, r5}
 800124c:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800124e:	2300      	movs	r3, #0
 8001250:	e7e6      	b.n	8001220 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001252:	f000 000f 	and.w	r0, r0, #15
 8001256:	0109      	lsls	r1, r1, #4
 8001258:	b2c9      	uxtb	r1, r1
 800125a:	4b02      	ldr	r3, [pc, #8]	; (8001264 <HAL_NVIC_SetPriority+0x60>)
 800125c:	5419      	strb	r1, [r3, r0]
 800125e:	e7f4      	b.n	800124a <HAL_NVIC_SetPriority+0x46>
 8001260:	e000ed00 	.word	0xe000ed00
 8001264:	e000ed14 	.word	0xe000ed14

08001268 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001268:	0942      	lsrs	r2, r0, #5
 800126a:	f000 001f 	and.w	r0, r0, #31
 800126e:	2301      	movs	r3, #1
 8001270:	fa03 f000 	lsl.w	r0, r3, r0
 8001274:	4b01      	ldr	r3, [pc, #4]	; (800127c <HAL_NVIC_EnableIRQ+0x14>)
 8001276:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800127a:	4770      	bx	lr
 800127c:	e000e100 	.word	0xe000e100

08001280 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001280:	3801      	subs	r0, #1
 8001282:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001286:	d20a      	bcs.n	800129e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <HAL_SYSTICK_Config+0x24>)
 800128a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800128c:	21f0      	movs	r1, #240	; 0xf0
 800128e:	4a06      	ldr	r2, [pc, #24]	; (80012a8 <HAL_SYSTICK_Config+0x28>)
 8001290:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001294:	2000      	movs	r0, #0
 8001296:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001298:	2207      	movs	r2, #7
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800129e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	e000e010 	.word	0xe000e010
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80012ac:	2804      	cmp	r0, #4
 80012ae:	d005      	beq.n	80012bc <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80012b0:	4a05      	ldr	r2, [pc, #20]	; (80012c8 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80012b2:	6813      	ldr	r3, [r2, #0]
 80012b4:	f023 0304 	bic.w	r3, r3, #4
 80012b8:	6013      	str	r3, [r2, #0]
 80012ba:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80012bc:	4a02      	ldr	r2, [pc, #8]	; (80012c8 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 80012be:	6813      	ldr	r3, [r2, #0]
 80012c0:	f043 0304 	orr.w	r3, r3, #4
 80012c4:	6013      	str	r3, [r2, #0]
 80012c6:	4770      	bx	lr
 80012c8:	e000e010 	.word	0xe000e010

080012cc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80012cc:	4770      	bx	lr

080012ce <HAL_SYSTICK_IRQHandler>:
{
 80012ce:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80012d0:	f7ff fffc 	bl	80012cc <HAL_SYSTICK_Callback>
 80012d4:	bd08      	pop	{r3, pc}
	...

080012d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012da:	b083      	sub	sp, #12
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80012dc:	2600      	movs	r6, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80012de:	4634      	mov	r4, r6
 80012e0:	e079      	b.n	80013d6 <HAL_GPIO_Init+0xfe>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80012e2:	2d00      	cmp	r5, #0
 80012e4:	f000 80a9 	beq.w	800143a <HAL_GPIO_Init+0x162>
 80012e8:	2d01      	cmp	r5, #1
 80012ea:	d100      	bne.n	80012ee <HAL_GPIO_Init+0x16>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80012ec:	68ce      	ldr	r6, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80012ee:	2bff      	cmp	r3, #255	; 0xff
 80012f0:	f200 80b7 	bhi.w	8001462 <HAL_GPIO_Init+0x18a>
 80012f4:	4686      	mov	lr, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 80012f6:	2bff      	cmp	r3, #255	; 0xff
 80012f8:	f200 80b6 	bhi.w	8001468 <HAL_GPIO_Init+0x190>
 80012fc:	00a5      	lsls	r5, r4, #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80012fe:	f8de 2000 	ldr.w	r2, [lr]
 8001302:	270f      	movs	r7, #15
 8001304:	40af      	lsls	r7, r5
 8001306:	ea22 0207 	bic.w	r2, r2, r7
 800130a:	fa06 f505 	lsl.w	r5, r6, r5
 800130e:	432a      	orrs	r2, r5
 8001310:	f8ce 2000 	str.w	r2, [lr]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001314:	684a      	ldr	r2, [r1, #4]
 8001316:	f012 5f80 	tst.w	r2, #268435456	; 0x10000000
 800131a:	d05b      	beq.n	80013d4 <HAL_GPIO_Init+0xfc>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800131c:	4a67      	ldr	r2, [pc, #412]	; (80014bc <HAL_GPIO_Init+0x1e4>)
 800131e:	6995      	ldr	r5, [r2, #24]
 8001320:	f045 0501 	orr.w	r5, r5, #1
 8001324:	6195      	str	r5, [r2, #24]
 8001326:	6992      	ldr	r2, [r2, #24]
 8001328:	f002 0201 	and.w	r2, r2, #1
 800132c:	9201      	str	r2, [sp, #4]
 800132e:	9a01      	ldr	r2, [sp, #4]
        temp = AFIO->EXTICR[position >> 2U];
 8001330:	08a2      	lsrs	r2, r4, #2
 8001332:	1c97      	adds	r7, r2, #2
 8001334:	4d62      	ldr	r5, [pc, #392]	; (80014c0 <HAL_GPIO_Init+0x1e8>)
 8001336:	f855 5027 	ldr.w	r5, [r5, r7, lsl #2]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800133a:	f004 0703 	and.w	r7, r4, #3
 800133e:	ea4f 0e87 	mov.w	lr, r7, lsl #2
 8001342:	270f      	movs	r7, #15
 8001344:	fa07 f70e 	lsl.w	r7, r7, lr
 8001348:	ea25 0507 	bic.w	r5, r5, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800134c:	4f5d      	ldr	r7, [pc, #372]	; (80014c4 <HAL_GPIO_Init+0x1ec>)
 800134e:	42b8      	cmp	r0, r7
 8001350:	f000 8090 	beq.w	8001474 <HAL_GPIO_Init+0x19c>
 8001354:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001358:	42b8      	cmp	r0, r7
 800135a:	f000 808d 	beq.w	8001478 <HAL_GPIO_Init+0x1a0>
 800135e:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001362:	42b8      	cmp	r0, r7
 8001364:	f000 808a 	beq.w	800147c <HAL_GPIO_Init+0x1a4>
 8001368:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 800136c:	42b8      	cmp	r0, r7
 800136e:	f000 8087 	beq.w	8001480 <HAL_GPIO_Init+0x1a8>
 8001372:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001376:	42b8      	cmp	r0, r7
 8001378:	f000 8084 	beq.w	8001484 <HAL_GPIO_Init+0x1ac>
 800137c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001380:	42b8      	cmp	r0, r7
 8001382:	d075      	beq.n	8001470 <HAL_GPIO_Init+0x198>
 8001384:	2706      	movs	r7, #6
 8001386:	fa07 f70e 	lsl.w	r7, r7, lr
 800138a:	433d      	orrs	r5, r7
        AFIO->EXTICR[position >> 2U] = temp;
 800138c:	3202      	adds	r2, #2
 800138e:	4f4c      	ldr	r7, [pc, #304]	; (80014c0 <HAL_GPIO_Init+0x1e8>)
 8001390:	f847 5022 	str.w	r5, [r7, r2, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001394:	684a      	ldr	r2, [r1, #4]
 8001396:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 800139a:	d075      	beq.n	8001488 <HAL_GPIO_Init+0x1b0>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800139c:	4d4a      	ldr	r5, [pc, #296]	; (80014c8 <HAL_GPIO_Init+0x1f0>)
 800139e:	682a      	ldr	r2, [r5, #0]
 80013a0:	431a      	orrs	r2, r3
 80013a2:	602a      	str	r2, [r5, #0]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80013a4:	684a      	ldr	r2, [r1, #4]
 80013a6:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80013aa:	d073      	beq.n	8001494 <HAL_GPIO_Init+0x1bc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80013ac:	4d46      	ldr	r5, [pc, #280]	; (80014c8 <HAL_GPIO_Init+0x1f0>)
 80013ae:	686a      	ldr	r2, [r5, #4]
 80013b0:	431a      	orrs	r2, r3
 80013b2:	606a      	str	r2, [r5, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013b4:	684a      	ldr	r2, [r1, #4]
 80013b6:	f412 1f80 	tst.w	r2, #1048576	; 0x100000
 80013ba:	d071      	beq.n	80014a0 <HAL_GPIO_Init+0x1c8>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80013bc:	4d42      	ldr	r5, [pc, #264]	; (80014c8 <HAL_GPIO_Init+0x1f0>)
 80013be:	68aa      	ldr	r2, [r5, #8]
 80013c0:	431a      	orrs	r2, r3
 80013c2:	60aa      	str	r2, [r5, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013c4:	684a      	ldr	r2, [r1, #4]
 80013c6:	f412 1f00 	tst.w	r2, #2097152	; 0x200000
 80013ca:	d06f      	beq.n	80014ac <HAL_GPIO_Init+0x1d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80013cc:	4d3e      	ldr	r5, [pc, #248]	; (80014c8 <HAL_GPIO_Init+0x1f0>)
 80013ce:	68ea      	ldr	r2, [r5, #12]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	60eb      	str	r3, [r5, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80013d4:	3401      	adds	r4, #1
 80013d6:	2c0f      	cmp	r4, #15
 80013d8:	d86e      	bhi.n	80014b8 <HAL_GPIO_Init+0x1e0>
    ioposition = (0x01U << position);
 80013da:	2201      	movs	r2, #1
 80013dc:	40a2      	lsls	r2, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013de:	680b      	ldr	r3, [r1, #0]
 80013e0:	4013      	ands	r3, r2
    if (iocurrent == ioposition)
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d1f6      	bne.n	80013d4 <HAL_GPIO_Init+0xfc>
      switch (GPIO_Init->Mode)
 80013e6:	684d      	ldr	r5, [r1, #4]
 80013e8:	2d12      	cmp	r5, #18
 80013ea:	d030      	beq.n	800144e <HAL_GPIO_Init+0x176>
 80013ec:	d80b      	bhi.n	8001406 <HAL_GPIO_Init+0x12e>
 80013ee:	2d02      	cmp	r5, #2
 80013f0:	d02a      	beq.n	8001448 <HAL_GPIO_Init+0x170>
 80013f2:	f67f af76 	bls.w	80012e2 <HAL_GPIO_Init+0xa>
 80013f6:	2d03      	cmp	r5, #3
 80013f8:	d02f      	beq.n	800145a <HAL_GPIO_Init+0x182>
 80013fa:	2d11      	cmp	r5, #17
 80013fc:	f47f af77 	bne.w	80012ee <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001400:	68ce      	ldr	r6, [r1, #12]
 8001402:	3604      	adds	r6, #4
          break;
 8001404:	e773      	b.n	80012ee <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 8001406:	4f31      	ldr	r7, [pc, #196]	; (80014cc <HAL_GPIO_Init+0x1f4>)
 8001408:	42bd      	cmp	r5, r7
 800140a:	d016      	beq.n	800143a <HAL_GPIO_Init+0x162>
 800140c:	d90c      	bls.n	8001428 <HAL_GPIO_Init+0x150>
 800140e:	4f30      	ldr	r7, [pc, #192]	; (80014d0 <HAL_GPIO_Init+0x1f8>)
 8001410:	42bd      	cmp	r5, r7
 8001412:	d012      	beq.n	800143a <HAL_GPIO_Init+0x162>
 8001414:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001418:	42bd      	cmp	r5, r7
 800141a:	d00e      	beq.n	800143a <HAL_GPIO_Init+0x162>
 800141c:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 8001420:	42bd      	cmp	r5, r7
 8001422:	f47f af64 	bne.w	80012ee <HAL_GPIO_Init+0x16>
 8001426:	e008      	b.n	800143a <HAL_GPIO_Init+0x162>
 8001428:	f5a7 1780 	sub.w	r7, r7, #1048576	; 0x100000
 800142c:	42bd      	cmp	r5, r7
 800142e:	d004      	beq.n	800143a <HAL_GPIO_Init+0x162>
 8001430:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001434:	42bd      	cmp	r5, r7
 8001436:	f47f af5a 	bne.w	80012ee <HAL_GPIO_Init+0x16>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800143a:	688d      	ldr	r5, [r1, #8]
 800143c:	b17d      	cbz	r5, 800145e <HAL_GPIO_Init+0x186>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800143e:	2d01      	cmp	r5, #1
 8001440:	d008      	beq.n	8001454 <HAL_GPIO_Init+0x17c>
            GPIOx->BRR = ioposition;
 8001442:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001444:	2608      	movs	r6, #8
 8001446:	e752      	b.n	80012ee <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001448:	68ce      	ldr	r6, [r1, #12]
 800144a:	3608      	adds	r6, #8
          break;
 800144c:	e74f      	b.n	80012ee <HAL_GPIO_Init+0x16>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800144e:	68ce      	ldr	r6, [r1, #12]
 8001450:	360c      	adds	r6, #12
          break;
 8001452:	e74c      	b.n	80012ee <HAL_GPIO_Init+0x16>
            GPIOx->BSRR = ioposition;
 8001454:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001456:	2608      	movs	r6, #8
 8001458:	e749      	b.n	80012ee <HAL_GPIO_Init+0x16>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800145a:	2600      	movs	r6, #0
 800145c:	e747      	b.n	80012ee <HAL_GPIO_Init+0x16>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800145e:	2604      	movs	r6, #4
 8001460:	e745      	b.n	80012ee <HAL_GPIO_Init+0x16>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001462:	f100 0e04 	add.w	lr, r0, #4
 8001466:	e746      	b.n	80012f6 <HAL_GPIO_Init+0x1e>
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8001468:	f1a4 0508 	sub.w	r5, r4, #8
 800146c:	00ad      	lsls	r5, r5, #2
 800146e:	e746      	b.n	80012fe <HAL_GPIO_Init+0x26>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001470:	2705      	movs	r7, #5
 8001472:	e788      	b.n	8001386 <HAL_GPIO_Init+0xae>
 8001474:	2700      	movs	r7, #0
 8001476:	e786      	b.n	8001386 <HAL_GPIO_Init+0xae>
 8001478:	2701      	movs	r7, #1
 800147a:	e784      	b.n	8001386 <HAL_GPIO_Init+0xae>
 800147c:	2702      	movs	r7, #2
 800147e:	e782      	b.n	8001386 <HAL_GPIO_Init+0xae>
 8001480:	2703      	movs	r7, #3
 8001482:	e780      	b.n	8001386 <HAL_GPIO_Init+0xae>
 8001484:	2704      	movs	r7, #4
 8001486:	e77e      	b.n	8001386 <HAL_GPIO_Init+0xae>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001488:	4d0f      	ldr	r5, [pc, #60]	; (80014c8 <HAL_GPIO_Init+0x1f0>)
 800148a:	682a      	ldr	r2, [r5, #0]
 800148c:	ea22 0203 	bic.w	r2, r2, r3
 8001490:	602a      	str	r2, [r5, #0]
 8001492:	e787      	b.n	80013a4 <HAL_GPIO_Init+0xcc>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001494:	4d0c      	ldr	r5, [pc, #48]	; (80014c8 <HAL_GPIO_Init+0x1f0>)
 8001496:	686a      	ldr	r2, [r5, #4]
 8001498:	ea22 0203 	bic.w	r2, r2, r3
 800149c:	606a      	str	r2, [r5, #4]
 800149e:	e789      	b.n	80013b4 <HAL_GPIO_Init+0xdc>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80014a0:	4d09      	ldr	r5, [pc, #36]	; (80014c8 <HAL_GPIO_Init+0x1f0>)
 80014a2:	68aa      	ldr	r2, [r5, #8]
 80014a4:	ea22 0203 	bic.w	r2, r2, r3
 80014a8:	60aa      	str	r2, [r5, #8]
 80014aa:	e78b      	b.n	80013c4 <HAL_GPIO_Init+0xec>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80014ac:	4d06      	ldr	r5, [pc, #24]	; (80014c8 <HAL_GPIO_Init+0x1f0>)
 80014ae:	68ea      	ldr	r2, [r5, #12]
 80014b0:	ea22 0303 	bic.w	r3, r2, r3
 80014b4:	60eb      	str	r3, [r5, #12]
 80014b6:	e78d      	b.n	80013d4 <HAL_GPIO_Init+0xfc>
        }
      }
    }
  }
}
 80014b8:	b003      	add	sp, #12
 80014ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40010000 	.word	0x40010000
 80014c4:	40010800 	.word	0x40010800
 80014c8:	40010400 	.word	0x40010400
 80014cc:	10210000 	.word	0x10210000
 80014d0:	10310000 	.word	0x10310000

080014d4 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014d4:	6883      	ldr	r3, [r0, #8]
 80014d6:	4219      	tst	r1, r3
 80014d8:	d101      	bne.n	80014de <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014da:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80014dc:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 80014de:	2001      	movs	r0, #1
 80014e0:	4770      	bx	lr

080014e2 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014e2:	b912      	cbnz	r2, 80014ea <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80014e4:	0409      	lsls	r1, r1, #16
 80014e6:	6101      	str	r1, [r0, #16]
 80014e8:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80014ea:	6101      	str	r1, [r0, #16]
 80014ec:	4770      	bx	lr
	...

080014f0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80014f0:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80014f2:	4b08      	ldr	r3, [pc, #32]	; (8001514 <RCC_Delay+0x24>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a08      	ldr	r2, [pc, #32]	; (8001518 <RCC_Delay+0x28>)
 80014f8:	fba2 2303 	umull	r2, r3, r2, r3
 80014fc:	0a5b      	lsrs	r3, r3, #9
 80014fe:	fb00 f003 	mul.w	r0, r0, r3
 8001502:	9001      	str	r0, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8001504:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8001506:	9b01      	ldr	r3, [sp, #4]
 8001508:	1e5a      	subs	r2, r3, #1
 800150a:	9201      	str	r2, [sp, #4]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1f9      	bne.n	8001504 <RCC_Delay+0x14>
}
 8001510:	b002      	add	sp, #8
 8001512:	4770      	bx	lr
 8001514:	20000008 	.word	0x20000008
 8001518:	10624dd3 	.word	0x10624dd3

0800151c <HAL_RCC_OscConfig>:
{
 800151c:	b570      	push	{r4, r5, r6, lr}
 800151e:	b082      	sub	sp, #8
 8001520:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001522:	6803      	ldr	r3, [r0, #0]
 8001524:	f013 0f01 	tst.w	r3, #1
 8001528:	d03d      	beq.n	80015a6 <HAL_RCC_OscConfig+0x8a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800152a:	4bac      	ldr	r3, [pc, #688]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	f003 030c 	and.w	r3, r3, #12
 8001532:	2b04      	cmp	r3, #4
 8001534:	d02e      	beq.n	8001594 <HAL_RCC_OscConfig+0x78>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001536:	4ba9      	ldr	r3, [pc, #676]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	f003 030c 	and.w	r3, r3, #12
 800153e:	2b08      	cmp	r3, #8
 8001540:	d023      	beq.n	800158a <HAL_RCC_OscConfig+0x6e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001542:	6863      	ldr	r3, [r4, #4]
 8001544:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001548:	d051      	beq.n	80015ee <HAL_RCC_OscConfig+0xd2>
 800154a:	2b00      	cmp	r3, #0
 800154c:	d155      	bne.n	80015fa <HAL_RCC_OscConfig+0xde>
 800154e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001552:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	681a      	ldr	r2, [r3, #0]
 8001560:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001564:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001566:	6863      	ldr	r3, [r4, #4]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d060      	beq.n	800162e <HAL_RCC_OscConfig+0x112>
        tickstart = HAL_GetTick();
 800156c:	f7ff fb36 	bl	8000bdc <HAL_GetTick>
 8001570:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001572:	4b9a      	ldr	r3, [pc, #616]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800157a:	d114      	bne.n	80015a6 <HAL_RCC_OscConfig+0x8a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800157c:	f7ff fb2e 	bl	8000bdc <HAL_GetTick>
 8001580:	1b40      	subs	r0, r0, r5
 8001582:	2864      	cmp	r0, #100	; 0x64
 8001584:	d9f5      	bls.n	8001572 <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 8001586:	2003      	movs	r0, #3
 8001588:	e1af      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800158a:	4b94      	ldr	r3, [pc, #592]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001592:	d0d6      	beq.n	8001542 <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001594:	4b91      	ldr	r3, [pc, #580]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800159c:	d003      	beq.n	80015a6 <HAL_RCC_OscConfig+0x8a>
 800159e:	6863      	ldr	r3, [r4, #4]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	f000 819f 	beq.w	80018e4 <HAL_RCC_OscConfig+0x3c8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015a6:	6823      	ldr	r3, [r4, #0]
 80015a8:	f013 0f02 	tst.w	r3, #2
 80015ac:	d065      	beq.n	800167a <HAL_RCC_OscConfig+0x15e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80015ae:	4b8b      	ldr	r3, [pc, #556]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	f013 0f0c 	tst.w	r3, #12
 80015b6:	d04e      	beq.n	8001656 <HAL_RCC_OscConfig+0x13a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015b8:	4b88      	ldr	r3, [pc, #544]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f003 030c 	and.w	r3, r3, #12
 80015c0:	2b08      	cmp	r3, #8
 80015c2:	d043      	beq.n	800164c <HAL_RCC_OscConfig+0x130>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015c4:	6923      	ldr	r3, [r4, #16]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d079      	beq.n	80016be <HAL_RCC_OscConfig+0x1a2>
        __HAL_RCC_HSI_ENABLE();
 80015ca:	2201      	movs	r2, #1
 80015cc:	4b84      	ldr	r3, [pc, #528]	; (80017e0 <HAL_RCC_OscConfig+0x2c4>)
 80015ce:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80015d0:	f7ff fb04 	bl	8000bdc <HAL_GetTick>
 80015d4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80015d6:	4b81      	ldr	r3, [pc, #516]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f013 0f02 	tst.w	r3, #2
 80015de:	d165      	bne.n	80016ac <HAL_RCC_OscConfig+0x190>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015e0:	f7ff fafc 	bl	8000bdc <HAL_GetTick>
 80015e4:	1b40      	subs	r0, r0, r5
 80015e6:	2802      	cmp	r0, #2
 80015e8:	d9f5      	bls.n	80015d6 <HAL_RCC_OscConfig+0xba>
            return HAL_TIMEOUT;
 80015ea:	2003      	movs	r0, #3
 80015ec:	e17d      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015ee:	4a7b      	ldr	r2, [pc, #492]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80015f0:	6813      	ldr	r3, [r2, #0]
 80015f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015f6:	6013      	str	r3, [r2, #0]
 80015f8:	e7b5      	b.n	8001566 <HAL_RCC_OscConfig+0x4a>
 80015fa:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80015fe:	d009      	beq.n	8001614 <HAL_RCC_OscConfig+0xf8>
 8001600:	4b76      	ldr	r3, [pc, #472]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001610:	601a      	str	r2, [r3, #0]
 8001612:	e7a8      	b.n	8001566 <HAL_RCC_OscConfig+0x4a>
 8001614:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001618:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 800161c:	681a      	ldr	r2, [r3, #0]
 800161e:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001622:	601a      	str	r2, [r3, #0]
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800162a:	601a      	str	r2, [r3, #0]
 800162c:	e79b      	b.n	8001566 <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 800162e:	f7ff fad5 	bl	8000bdc <HAL_GetTick>
 8001632:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001634:	4b69      	ldr	r3, [pc, #420]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800163c:	d0b3      	beq.n	80015a6 <HAL_RCC_OscConfig+0x8a>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800163e:	f7ff facd 	bl	8000bdc <HAL_GetTick>
 8001642:	1b40      	subs	r0, r0, r5
 8001644:	2864      	cmp	r0, #100	; 0x64
 8001646:	d9f5      	bls.n	8001634 <HAL_RCC_OscConfig+0x118>
            return HAL_TIMEOUT;
 8001648:	2003      	movs	r0, #3
 800164a:	e14e      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800164c:	4b63      	ldr	r3, [pc, #396]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8001654:	d1b6      	bne.n	80015c4 <HAL_RCC_OscConfig+0xa8>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001656:	4b61      	ldr	r3, [pc, #388]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f013 0f02 	tst.w	r3, #2
 800165e:	d004      	beq.n	800166a <HAL_RCC_OscConfig+0x14e>
 8001660:	6923      	ldr	r3, [r4, #16]
 8001662:	2b01      	cmp	r3, #1
 8001664:	d001      	beq.n	800166a <HAL_RCC_OscConfig+0x14e>
        return HAL_ERROR;
 8001666:	2001      	movs	r0, #1
 8001668:	e13f      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800166a:	4a5c      	ldr	r2, [pc, #368]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 800166c:	6813      	ldr	r3, [r2, #0]
 800166e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001672:	6961      	ldr	r1, [r4, #20]
 8001674:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001678:	6013      	str	r3, [r2, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800167a:	6823      	ldr	r3, [r4, #0]
 800167c:	f013 0f08 	tst.w	r3, #8
 8001680:	d032      	beq.n	80016e8 <HAL_RCC_OscConfig+0x1cc>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001682:	69a3      	ldr	r3, [r4, #24]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d06e      	beq.n	8001766 <HAL_RCC_OscConfig+0x24a>
      __HAL_RCC_LSI_ENABLE();
 8001688:	2201      	movs	r2, #1
 800168a:	4b56      	ldr	r3, [pc, #344]	; (80017e4 <HAL_RCC_OscConfig+0x2c8>)
 800168c:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800168e:	f7ff faa5 	bl	8000bdc <HAL_GetTick>
 8001692:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001694:	4b51      	ldr	r3, [pc, #324]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 8001696:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001698:	f013 0f02 	tst.w	r3, #2
 800169c:	d121      	bne.n	80016e2 <HAL_RCC_OscConfig+0x1c6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800169e:	f7ff fa9d 	bl	8000bdc <HAL_GetTick>
 80016a2:	1b40      	subs	r0, r0, r5
 80016a4:	2802      	cmp	r0, #2
 80016a6:	d9f5      	bls.n	8001694 <HAL_RCC_OscConfig+0x178>
          return HAL_TIMEOUT;
 80016a8:	2003      	movs	r0, #3
 80016aa:	e11e      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016ac:	4a4b      	ldr	r2, [pc, #300]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80016ae:	6813      	ldr	r3, [r2, #0]
 80016b0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80016b4:	6961      	ldr	r1, [r4, #20]
 80016b6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80016ba:	6013      	str	r3, [r2, #0]
 80016bc:	e7dd      	b.n	800167a <HAL_RCC_OscConfig+0x15e>
        __HAL_RCC_HSI_DISABLE();
 80016be:	2200      	movs	r2, #0
 80016c0:	4b47      	ldr	r3, [pc, #284]	; (80017e0 <HAL_RCC_OscConfig+0x2c4>)
 80016c2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80016c4:	f7ff fa8a 	bl	8000bdc <HAL_GetTick>
 80016c8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016ca:	4b44      	ldr	r3, [pc, #272]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f013 0f02 	tst.w	r3, #2
 80016d2:	d0d2      	beq.n	800167a <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016d4:	f7ff fa82 	bl	8000bdc <HAL_GetTick>
 80016d8:	1b40      	subs	r0, r0, r5
 80016da:	2802      	cmp	r0, #2
 80016dc:	d9f5      	bls.n	80016ca <HAL_RCC_OscConfig+0x1ae>
            return HAL_TIMEOUT;
 80016de:	2003      	movs	r0, #3
 80016e0:	e103      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
      RCC_Delay(1);
 80016e2:	2001      	movs	r0, #1
 80016e4:	f7ff ff04 	bl	80014f0 <RCC_Delay>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016e8:	6823      	ldr	r3, [r4, #0]
 80016ea:	f013 0f04 	tst.w	r3, #4
 80016ee:	f000 8099 	beq.w	8001824 <HAL_RCC_OscConfig+0x308>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016f2:	4b3a      	ldr	r3, [pc, #232]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80016f4:	69db      	ldr	r3, [r3, #28]
 80016f6:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80016fa:	d146      	bne.n	800178a <HAL_RCC_OscConfig+0x26e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80016fc:	4b37      	ldr	r3, [pc, #220]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80016fe:	69da      	ldr	r2, [r3, #28]
 8001700:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001704:	61da      	str	r2, [r3, #28]
 8001706:	69db      	ldr	r3, [r3, #28]
 8001708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001710:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001712:	4b35      	ldr	r3, [pc, #212]	; (80017e8 <HAL_RCC_OscConfig+0x2cc>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f413 7f80 	tst.w	r3, #256	; 0x100
 800171a:	d038      	beq.n	800178e <HAL_RCC_OscConfig+0x272>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800171c:	68e3      	ldr	r3, [r4, #12]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d049      	beq.n	80017b6 <HAL_RCC_OscConfig+0x29a>
 8001722:	2b00      	cmp	r3, #0
 8001724:	d14d      	bne.n	80017c2 <HAL_RCC_OscConfig+0x2a6>
 8001726:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800172a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800172e:	6a1a      	ldr	r2, [r3, #32]
 8001730:	f022 0201 	bic.w	r2, r2, #1
 8001734:	621a      	str	r2, [r3, #32]
 8001736:	6a1a      	ldr	r2, [r3, #32]
 8001738:	f022 0204 	bic.w	r2, r2, #4
 800173c:	621a      	str	r2, [r3, #32]
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800173e:	68e3      	ldr	r3, [r4, #12]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d05d      	beq.n	8001800 <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 8001744:	f7ff fa4a 	bl	8000bdc <HAL_GetTick>
 8001748:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800174a:	4b24      	ldr	r3, [pc, #144]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 800174c:	6a1b      	ldr	r3, [r3, #32]
 800174e:	f013 0f02 	tst.w	r3, #2
 8001752:	d166      	bne.n	8001822 <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001754:	f7ff fa42 	bl	8000bdc <HAL_GetTick>
 8001758:	1b80      	subs	r0, r0, r6
 800175a:	f241 3388 	movw	r3, #5000	; 0x1388
 800175e:	4298      	cmp	r0, r3
 8001760:	d9f3      	bls.n	800174a <HAL_RCC_OscConfig+0x22e>
          return HAL_TIMEOUT;
 8001762:	2003      	movs	r0, #3
 8001764:	e0c1      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_LSI_DISABLE();
 8001766:	2200      	movs	r2, #0
 8001768:	4b1e      	ldr	r3, [pc, #120]	; (80017e4 <HAL_RCC_OscConfig+0x2c8>)
 800176a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800176c:	f7ff fa36 	bl	8000bdc <HAL_GetTick>
 8001770:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001772:	4b1a      	ldr	r3, [pc, #104]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 8001774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001776:	f013 0f02 	tst.w	r3, #2
 800177a:	d0b5      	beq.n	80016e8 <HAL_RCC_OscConfig+0x1cc>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800177c:	f7ff fa2e 	bl	8000bdc <HAL_GetTick>
 8001780:	1b40      	subs	r0, r0, r5
 8001782:	2802      	cmp	r0, #2
 8001784:	d9f5      	bls.n	8001772 <HAL_RCC_OscConfig+0x256>
          return HAL_TIMEOUT;
 8001786:	2003      	movs	r0, #3
 8001788:	e0af      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
    FlagStatus       pwrclkchanged = RESET;
 800178a:	2500      	movs	r5, #0
 800178c:	e7c1      	b.n	8001712 <HAL_RCC_OscConfig+0x1f6>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800178e:	4a16      	ldr	r2, [pc, #88]	; (80017e8 <HAL_RCC_OscConfig+0x2cc>)
 8001790:	6813      	ldr	r3, [r2, #0]
 8001792:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001796:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001798:	f7ff fa20 	bl	8000bdc <HAL_GetTick>
 800179c:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800179e:	4b12      	ldr	r3, [pc, #72]	; (80017e8 <HAL_RCC_OscConfig+0x2cc>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f413 7f80 	tst.w	r3, #256	; 0x100
 80017a6:	d1b9      	bne.n	800171c <HAL_RCC_OscConfig+0x200>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017a8:	f7ff fa18 	bl	8000bdc <HAL_GetTick>
 80017ac:	1b80      	subs	r0, r0, r6
 80017ae:	2864      	cmp	r0, #100	; 0x64
 80017b0:	d9f5      	bls.n	800179e <HAL_RCC_OscConfig+0x282>
          return HAL_TIMEOUT;
 80017b2:	2003      	movs	r0, #3
 80017b4:	e099      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b6:	4a09      	ldr	r2, [pc, #36]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80017b8:	6a13      	ldr	r3, [r2, #32]
 80017ba:	f043 0301 	orr.w	r3, r3, #1
 80017be:	6213      	str	r3, [r2, #32]
 80017c0:	e7bd      	b.n	800173e <HAL_RCC_OscConfig+0x222>
 80017c2:	2b05      	cmp	r3, #5
 80017c4:	d012      	beq.n	80017ec <HAL_RCC_OscConfig+0x2d0>
 80017c6:	4b05      	ldr	r3, [pc, #20]	; (80017dc <HAL_RCC_OscConfig+0x2c0>)
 80017c8:	6a1a      	ldr	r2, [r3, #32]
 80017ca:	f022 0201 	bic.w	r2, r2, #1
 80017ce:	621a      	str	r2, [r3, #32]
 80017d0:	6a1a      	ldr	r2, [r3, #32]
 80017d2:	f022 0204 	bic.w	r2, r2, #4
 80017d6:	621a      	str	r2, [r3, #32]
 80017d8:	e7b1      	b.n	800173e <HAL_RCC_OscConfig+0x222>
 80017da:	bf00      	nop
 80017dc:	40021000 	.word	0x40021000
 80017e0:	42420000 	.word	0x42420000
 80017e4:	42420480 	.word	0x42420480
 80017e8:	40007000 	.word	0x40007000
 80017ec:	4b41      	ldr	r3, [pc, #260]	; (80018f4 <HAL_RCC_OscConfig+0x3d8>)
 80017ee:	6a1a      	ldr	r2, [r3, #32]
 80017f0:	f042 0204 	orr.w	r2, r2, #4
 80017f4:	621a      	str	r2, [r3, #32]
 80017f6:	6a1a      	ldr	r2, [r3, #32]
 80017f8:	f042 0201 	orr.w	r2, r2, #1
 80017fc:	621a      	str	r2, [r3, #32]
 80017fe:	e79e      	b.n	800173e <HAL_RCC_OscConfig+0x222>
      tickstart = HAL_GetTick();
 8001800:	f7ff f9ec 	bl	8000bdc <HAL_GetTick>
 8001804:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001806:	4b3b      	ldr	r3, [pc, #236]	; (80018f4 <HAL_RCC_OscConfig+0x3d8>)
 8001808:	6a1b      	ldr	r3, [r3, #32]
 800180a:	f013 0f02 	tst.w	r3, #2
 800180e:	d008      	beq.n	8001822 <HAL_RCC_OscConfig+0x306>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001810:	f7ff f9e4 	bl	8000bdc <HAL_GetTick>
 8001814:	1b80      	subs	r0, r0, r6
 8001816:	f241 3388 	movw	r3, #5000	; 0x1388
 800181a:	4298      	cmp	r0, r3
 800181c:	d9f3      	bls.n	8001806 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 800181e:	2003      	movs	r0, #3
 8001820:	e063      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
    if(pwrclkchanged == SET)
 8001822:	b9e5      	cbnz	r5, 800185e <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001824:	69e3      	ldr	r3, [r4, #28]
 8001826:	2b00      	cmp	r3, #0
 8001828:	d05e      	beq.n	80018e8 <HAL_RCC_OscConfig+0x3cc>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800182a:	4a32      	ldr	r2, [pc, #200]	; (80018f4 <HAL_RCC_OscConfig+0x3d8>)
 800182c:	6852      	ldr	r2, [r2, #4]
 800182e:	f002 020c 	and.w	r2, r2, #12
 8001832:	2a08      	cmp	r2, #8
 8001834:	d05b      	beq.n	80018ee <HAL_RCC_OscConfig+0x3d2>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001836:	2b02      	cmp	r3, #2
 8001838:	d017      	beq.n	800186a <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 800183a:	2200      	movs	r2, #0
 800183c:	4b2e      	ldr	r3, [pc, #184]	; (80018f8 <HAL_RCC_OscConfig+0x3dc>)
 800183e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001840:	f7ff f9cc 	bl	8000bdc <HAL_GetTick>
 8001844:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001846:	4b2b      	ldr	r3, [pc, #172]	; (80018f4 <HAL_RCC_OscConfig+0x3d8>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800184e:	d047      	beq.n	80018e0 <HAL_RCC_OscConfig+0x3c4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001850:	f7ff f9c4 	bl	8000bdc <HAL_GetTick>
 8001854:	1b00      	subs	r0, r0, r4
 8001856:	2802      	cmp	r0, #2
 8001858:	d9f5      	bls.n	8001846 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 800185a:	2003      	movs	r0, #3
 800185c:	e045      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_PWR_CLK_DISABLE();
 800185e:	4a25      	ldr	r2, [pc, #148]	; (80018f4 <HAL_RCC_OscConfig+0x3d8>)
 8001860:	69d3      	ldr	r3, [r2, #28]
 8001862:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001866:	61d3      	str	r3, [r2, #28]
 8001868:	e7dc      	b.n	8001824 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 800186a:	2200      	movs	r2, #0
 800186c:	4b22      	ldr	r3, [pc, #136]	; (80018f8 <HAL_RCC_OscConfig+0x3dc>)
 800186e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001870:	f7ff f9b4 	bl	8000bdc <HAL_GetTick>
 8001874:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001876:	4b1f      	ldr	r3, [pc, #124]	; (80018f4 <HAL_RCC_OscConfig+0x3d8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800187e:	d006      	beq.n	800188e <HAL_RCC_OscConfig+0x372>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001880:	f7ff f9ac 	bl	8000bdc <HAL_GetTick>
 8001884:	1b40      	subs	r0, r0, r5
 8001886:	2802      	cmp	r0, #2
 8001888:	d9f5      	bls.n	8001876 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 800188a:	2003      	movs	r0, #3
 800188c:	e02d      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800188e:	6a23      	ldr	r3, [r4, #32]
 8001890:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001894:	d01a      	beq.n	80018cc <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001896:	4917      	ldr	r1, [pc, #92]	; (80018f4 <HAL_RCC_OscConfig+0x3d8>)
 8001898:	684b      	ldr	r3, [r1, #4]
 800189a:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 800189e:	6a22      	ldr	r2, [r4, #32]
 80018a0:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80018a2:	4302      	orrs	r2, r0
 80018a4:	4313      	orrs	r3, r2
 80018a6:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 80018a8:	2201      	movs	r2, #1
 80018aa:	4b13      	ldr	r3, [pc, #76]	; (80018f8 <HAL_RCC_OscConfig+0x3dc>)
 80018ac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80018ae:	f7ff f995 	bl	8000bdc <HAL_GetTick>
 80018b2:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018b4:	4b0f      	ldr	r3, [pc, #60]	; (80018f4 <HAL_RCC_OscConfig+0x3d8>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80018bc:	d10e      	bne.n	80018dc <HAL_RCC_OscConfig+0x3c0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018be:	f7ff f98d 	bl	8000bdc <HAL_GetTick>
 80018c2:	1b00      	subs	r0, r0, r4
 80018c4:	2802      	cmp	r0, #2
 80018c6:	d9f5      	bls.n	80018b4 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 80018c8:	2003      	movs	r0, #3
 80018ca:	e00e      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018cc:	4a09      	ldr	r2, [pc, #36]	; (80018f4 <HAL_RCC_OscConfig+0x3d8>)
 80018ce:	6853      	ldr	r3, [r2, #4]
 80018d0:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80018d4:	68a1      	ldr	r1, [r4, #8]
 80018d6:	430b      	orrs	r3, r1
 80018d8:	6053      	str	r3, [r2, #4]
 80018da:	e7dc      	b.n	8001896 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 80018dc:	2000      	movs	r0, #0
 80018de:	e004      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
 80018e0:	2000      	movs	r0, #0
 80018e2:	e002      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
        return HAL_ERROR;
 80018e4:	2001      	movs	r0, #1
 80018e6:	e000      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
  return HAL_OK;
 80018e8:	2000      	movs	r0, #0
}
 80018ea:	b002      	add	sp, #8
 80018ec:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 80018ee:	2001      	movs	r0, #1
 80018f0:	e7fb      	b.n	80018ea <HAL_RCC_OscConfig+0x3ce>
 80018f2:	bf00      	nop
 80018f4:	40021000 	.word	0x40021000
 80018f8:	42420060 	.word	0x42420060

080018fc <HAL_RCC_GetSysClockFreq>:
{
 80018fc:	b510      	push	{r4, lr}
 80018fe:	b086      	sub	sp, #24
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001900:	4c15      	ldr	r4, [pc, #84]	; (8001958 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001902:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001906:	f10d 0e18 	add.w	lr, sp, #24
 800190a:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800190e:	8a23      	ldrh	r3, [r4, #16]
 8001910:	f8ad 3004 	strh.w	r3, [sp, #4]
  tmpreg = RCC->CFGR;
 8001914:	4b11      	ldr	r3, [pc, #68]	; (800195c <HAL_RCC_GetSysClockFreq+0x60>)
 8001916:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001918:	f003 020c 	and.w	r2, r3, #12
 800191c:	2a08      	cmp	r2, #8
 800191e:	d118      	bne.n	8001952 <HAL_RCC_GetSysClockFreq+0x56>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001920:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8001924:	4472      	add	r2, lr
 8001926:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800192a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800192e:	d103      	bne.n	8001938 <HAL_RCC_GetSysClockFreq+0x3c>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001930:	480b      	ldr	r0, [pc, #44]	; (8001960 <HAL_RCC_GetSysClockFreq+0x64>)
 8001932:	fb00 f002 	mul.w	r0, r0, r2
 8001936:	e00d      	b.n	8001954 <HAL_RCC_GetSysClockFreq+0x58>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001938:	4b08      	ldr	r3, [pc, #32]	; (800195c <HAL_RCC_GetSysClockFreq+0x60>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8001940:	4473      	add	r3, lr
 8001942:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001946:	4807      	ldr	r0, [pc, #28]	; (8001964 <HAL_RCC_GetSysClockFreq+0x68>)
 8001948:	fb00 f002 	mul.w	r0, r0, r2
 800194c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001950:	e000      	b.n	8001954 <HAL_RCC_GetSysClockFreq+0x58>
      sysclockfreq = HSE_VALUE;
 8001952:	4804      	ldr	r0, [pc, #16]	; (8001964 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8001954:	b006      	add	sp, #24
 8001956:	bd10      	pop	{r4, pc}
 8001958:	080061d8 	.word	0x080061d8
 800195c:	40021000 	.word	0x40021000
 8001960:	003d0900 	.word	0x003d0900
 8001964:	007a1200 	.word	0x007a1200

08001968 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001968:	4b59      	ldr	r3, [pc, #356]	; (8001ad0 <HAL_RCC_ClockConfig+0x168>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f003 0307 	and.w	r3, r3, #7
 8001970:	428b      	cmp	r3, r1
 8001972:	d20c      	bcs.n	800198e <HAL_RCC_ClockConfig+0x26>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001974:	4a56      	ldr	r2, [pc, #344]	; (8001ad0 <HAL_RCC_ClockConfig+0x168>)
 8001976:	6813      	ldr	r3, [r2, #0]
 8001978:	f023 0307 	bic.w	r3, r3, #7
 800197c:	430b      	orrs	r3, r1
 800197e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001980:	6813      	ldr	r3, [r2, #0]
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	4299      	cmp	r1, r3
 8001988:	d001      	beq.n	800198e <HAL_RCC_ClockConfig+0x26>
      return HAL_ERROR;
 800198a:	2001      	movs	r0, #1
 800198c:	4770      	bx	lr
{
 800198e:	b570      	push	{r4, r5, r6, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001990:	6803      	ldr	r3, [r0, #0]
 8001992:	f013 0f02 	tst.w	r3, #2
 8001996:	d006      	beq.n	80019a6 <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001998:	4a4e      	ldr	r2, [pc, #312]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 800199a:	6853      	ldr	r3, [r2, #4]
 800199c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80019a0:	6884      	ldr	r4, [r0, #8]
 80019a2:	4323      	orrs	r3, r4
 80019a4:	6053      	str	r3, [r2, #4]
 80019a6:	460d      	mov	r5, r1
 80019a8:	4604      	mov	r4, r0
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019aa:	6803      	ldr	r3, [r0, #0]
 80019ac:	f013 0f01 	tst.w	r3, #1
 80019b0:	d052      	beq.n	8001a58 <HAL_RCC_ClockConfig+0xf0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019b2:	6843      	ldr	r3, [r0, #4]
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d023      	beq.n	8001a00 <HAL_RCC_ClockConfig+0x98>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019b8:	2b02      	cmp	r3, #2
 80019ba:	d028      	beq.n	8001a0e <HAL_RCC_ClockConfig+0xa6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019bc:	4a45      	ldr	r2, [pc, #276]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 80019be:	6812      	ldr	r2, [r2, #0]
 80019c0:	f012 0f02 	tst.w	r2, #2
 80019c4:	f000 8082 	beq.w	8001acc <HAL_RCC_ClockConfig+0x164>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019c8:	4942      	ldr	r1, [pc, #264]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 80019ca:	684a      	ldr	r2, [r1, #4]
 80019cc:	f022 0203 	bic.w	r2, r2, #3
 80019d0:	4313      	orrs	r3, r2
 80019d2:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 80019d4:	f7ff f902 	bl	8000bdc <HAL_GetTick>
 80019d8:	4606      	mov	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019da:	6863      	ldr	r3, [r4, #4]
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d01d      	beq.n	8001a1c <HAL_RCC_ClockConfig+0xb4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019e0:	2b02      	cmp	r3, #2
 80019e2:	d02a      	beq.n	8001a3a <HAL_RCC_ClockConfig+0xd2>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80019e4:	4b3b      	ldr	r3, [pc, #236]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f013 0f0c 	tst.w	r3, #12
 80019ec:	d034      	beq.n	8001a58 <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ee:	f7ff f8f5 	bl	8000bdc <HAL_GetTick>
 80019f2:	1b80      	subs	r0, r0, r6
 80019f4:	f241 3388 	movw	r3, #5000	; 0x1388
 80019f8:	4298      	cmp	r0, r3
 80019fa:	d9f3      	bls.n	80019e4 <HAL_RCC_ClockConfig+0x7c>
          return HAL_TIMEOUT;
 80019fc:	2003      	movs	r0, #3
 80019fe:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a00:	4a34      	ldr	r2, [pc, #208]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001a08:	d1de      	bne.n	80019c8 <HAL_RCC_ClockConfig+0x60>
        return HAL_ERROR;
 8001a0a:	2001      	movs	r0, #1
 8001a0c:	bd70      	pop	{r4, r5, r6, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a0e:	4a31      	ldr	r2, [pc, #196]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 8001a10:	6812      	ldr	r2, [r2, #0]
 8001a12:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001a16:	d1d7      	bne.n	80019c8 <HAL_RCC_ClockConfig+0x60>
        return HAL_ERROR;
 8001a18:	2001      	movs	r0, #1
 8001a1a:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a1c:	4b2d      	ldr	r3, [pc, #180]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	f003 030c 	and.w	r3, r3, #12
 8001a24:	2b04      	cmp	r3, #4
 8001a26:	d017      	beq.n	8001a58 <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a28:	f7ff f8d8 	bl	8000bdc <HAL_GetTick>
 8001a2c:	1b80      	subs	r0, r0, r6
 8001a2e:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a32:	4298      	cmp	r0, r3
 8001a34:	d9f2      	bls.n	8001a1c <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 8001a36:	2003      	movs	r0, #3
 8001a38:	bd70      	pop	{r4, r5, r6, pc}
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a3a:	4b26      	ldr	r3, [pc, #152]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 8001a3c:	685b      	ldr	r3, [r3, #4]
 8001a3e:	f003 030c 	and.w	r3, r3, #12
 8001a42:	2b08      	cmp	r3, #8
 8001a44:	d008      	beq.n	8001a58 <HAL_RCC_ClockConfig+0xf0>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a46:	f7ff f8c9 	bl	8000bdc <HAL_GetTick>
 8001a4a:	1b80      	subs	r0, r0, r6
 8001a4c:	f241 3388 	movw	r3, #5000	; 0x1388
 8001a50:	4298      	cmp	r0, r3
 8001a52:	d9f2      	bls.n	8001a3a <HAL_RCC_ClockConfig+0xd2>
          return HAL_TIMEOUT;
 8001a54:	2003      	movs	r0, #3
 8001a56:	bd70      	pop	{r4, r5, r6, pc}
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a58:	4b1d      	ldr	r3, [pc, #116]	; (8001ad0 <HAL_RCC_ClockConfig+0x168>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0307 	and.w	r3, r3, #7
 8001a60:	429d      	cmp	r5, r3
 8001a62:	d20c      	bcs.n	8001a7e <HAL_RCC_ClockConfig+0x116>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a64:	4a1a      	ldr	r2, [pc, #104]	; (8001ad0 <HAL_RCC_ClockConfig+0x168>)
 8001a66:	6813      	ldr	r3, [r2, #0]
 8001a68:	f023 0307 	bic.w	r3, r3, #7
 8001a6c:	432b      	orrs	r3, r5
 8001a6e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001a70:	6813      	ldr	r3, [r2, #0]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	429d      	cmp	r5, r3
 8001a78:	d001      	beq.n	8001a7e <HAL_RCC_ClockConfig+0x116>
      return HAL_ERROR;
 8001a7a:	2001      	movs	r0, #1
}
 8001a7c:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a7e:	6823      	ldr	r3, [r4, #0]
 8001a80:	f013 0f04 	tst.w	r3, #4
 8001a84:	d006      	beq.n	8001a94 <HAL_RCC_ClockConfig+0x12c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a86:	4a13      	ldr	r2, [pc, #76]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 8001a88:	6853      	ldr	r3, [r2, #4]
 8001a8a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001a8e:	68e1      	ldr	r1, [r4, #12]
 8001a90:	430b      	orrs	r3, r1
 8001a92:	6053      	str	r3, [r2, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a94:	6823      	ldr	r3, [r4, #0]
 8001a96:	f013 0f08 	tst.w	r3, #8
 8001a9a:	d007      	beq.n	8001aac <HAL_RCC_ClockConfig+0x144>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a9c:	4a0d      	ldr	r2, [pc, #52]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 8001a9e:	6853      	ldr	r3, [r2, #4]
 8001aa0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001aa4:	6921      	ldr	r1, [r4, #16]
 8001aa6:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001aaa:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001aac:	f7ff ff26 	bl	80018fc <HAL_RCC_GetSysClockFreq>
 8001ab0:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <HAL_RCC_ClockConfig+0x16c>)
 8001ab2:	685b      	ldr	r3, [r3, #4]
 8001ab4:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001ab8:	4a07      	ldr	r2, [pc, #28]	; (8001ad8 <HAL_RCC_ClockConfig+0x170>)
 8001aba:	5cd3      	ldrb	r3, [r2, r3]
 8001abc:	40d8      	lsrs	r0, r3
 8001abe:	4b07      	ldr	r3, [pc, #28]	; (8001adc <HAL_RCC_ClockConfig+0x174>)
 8001ac0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001ac2:	2000      	movs	r0, #0
 8001ac4:	f7ff f848 	bl	8000b58 <HAL_InitTick>
  return HAL_OK;
 8001ac8:	2000      	movs	r0, #0
 8001aca:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8001acc:	2001      	movs	r0, #1
 8001ace:	bd70      	pop	{r4, r5, r6, pc}
 8001ad0:	40022000 	.word	0x40022000
 8001ad4:	40021000 	.word	0x40021000
 8001ad8:	08006200 	.word	0x08006200
 8001adc:	20000008 	.word	0x20000008

08001ae0 <HAL_RCC_GetHCLKFreq>:
}
 8001ae0:	4b01      	ldr	r3, [pc, #4]	; (8001ae8 <HAL_RCC_GetHCLKFreq+0x8>)
 8001ae2:	6818      	ldr	r0, [r3, #0]
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	20000008 	.word	0x20000008

08001aec <HAL_RCC_GetPCLK1Freq>:
{
 8001aec:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001aee:	f7ff fff7 	bl	8001ae0 <HAL_RCC_GetHCLKFreq>
 8001af2:	4b04      	ldr	r3, [pc, #16]	; (8001b04 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8001afa:	4a03      	ldr	r2, [pc, #12]	; (8001b08 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001afc:	5cd3      	ldrb	r3, [r2, r3]
}    
 8001afe:	40d8      	lsrs	r0, r3
 8001b00:	bd08      	pop	{r3, pc}
 8001b02:	bf00      	nop
 8001b04:	40021000 	.word	0x40021000
 8001b08:	08006210 	.word	0x08006210

08001b0c <HAL_RCC_GetPCLK2Freq>:
{
 8001b0c:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b0e:	f7ff ffe7 	bl	8001ae0 <HAL_RCC_GetHCLKFreq>
 8001b12:	4b04      	ldr	r3, [pc, #16]	; (8001b24 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001b14:	685b      	ldr	r3, [r3, #4]
 8001b16:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8001b1a:	4a03      	ldr	r2, [pc, #12]	; (8001b28 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001b1c:	5cd3      	ldrb	r3, [r2, r3]
} 
 8001b1e:	40d8      	lsrs	r0, r3
 8001b20:	bd08      	pop	{r3, pc}
 8001b22:	bf00      	nop
 8001b24:	40021000 	.word	0x40021000
 8001b28:	08006210 	.word	0x08006210

08001b2c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b2c:	b570      	push	{r4, r5, r6, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001b32:	6803      	ldr	r3, [r0, #0]
 8001b34:	f013 0f01 	tst.w	r3, #1
 8001b38:	d034      	beq.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b3a:	4b3e      	ldr	r3, [pc, #248]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001b3c:	69db      	ldr	r3, [r3, #28]
 8001b3e:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 8001b42:	d148      	bne.n	8001bd6 <HAL_RCCEx_PeriphCLKConfig+0xaa>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b44:	4b3b      	ldr	r3, [pc, #236]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001b46:	69da      	ldr	r2, [r3, #28]
 8001b48:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001b4c:	61da      	str	r2, [r3, #28]
 8001b4e:	69db      	ldr	r3, [r3, #28]
 8001b50:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b54:	9301      	str	r3, [sp, #4]
 8001b56:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001b58:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b5a:	4b37      	ldr	r3, [pc, #220]	; (8001c38 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001b62:	d03a      	beq.n	8001bda <HAL_RCCEx_PeriphCLKConfig+0xae>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b64:	4b33      	ldr	r3, [pc, #204]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001b66:	6a1b      	ldr	r3, [r3, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b68:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001b6c:	d011      	beq.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0x66>
 8001b6e:	6862      	ldr	r2, [r4, #4]
 8001b70:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d00c      	beq.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b78:	4a2e      	ldr	r2, [pc, #184]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001b7a:	6a13      	ldr	r3, [r2, #32]
 8001b7c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b80:	492e      	ldr	r1, [pc, #184]	; (8001c3c <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8001b82:	2601      	movs	r6, #1
 8001b84:	600e      	str	r6, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001b86:	2600      	movs	r6, #0
 8001b88:	600e      	str	r6, [r1, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001b8a:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001b8c:	f013 0f01 	tst.w	r3, #1
 8001b90:	d137      	bne.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0xd6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001b92:	4a28      	ldr	r2, [pc, #160]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001b94:	6a13      	ldr	r3, [r2, #32]
 8001b96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b9a:	6861      	ldr	r1, [r4, #4]
 8001b9c:	430b      	orrs	r3, r1
 8001b9e:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001ba0:	2d00      	cmp	r5, #0
 8001ba2:	d13f      	bne.n	8001c24 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001ba4:	6823      	ldr	r3, [r4, #0]
 8001ba6:	f013 0f02 	tst.w	r3, #2
 8001baa:	d006      	beq.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001bac:	4a21      	ldr	r2, [pc, #132]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001bae:	6853      	ldr	r3, [r2, #4]
 8001bb0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001bb4:	68a1      	ldr	r1, [r4, #8]
 8001bb6:	430b      	orrs	r3, r1
 8001bb8:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001bba:	6823      	ldr	r3, [r4, #0]
 8001bbc:	f013 0f10 	tst.w	r3, #16
 8001bc0:	d035      	beq.n	8001c2e <HAL_RCCEx_PeriphCLKConfig+0x102>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001bc2:	4a1c      	ldr	r2, [pc, #112]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001bc4:	6853      	ldr	r3, [r2, #4]
 8001bc6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001bca:	6961      	ldr	r1, [r4, #20]
 8001bcc:	430b      	orrs	r3, r1
 8001bce:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001bd0:	2000      	movs	r0, #0
}
 8001bd2:	b002      	add	sp, #8
 8001bd4:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 8001bd6:	2500      	movs	r5, #0
 8001bd8:	e7bf      	b.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bda:	4a17      	ldr	r2, [pc, #92]	; (8001c38 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001bdc:	6813      	ldr	r3, [r2, #0]
 8001bde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001be2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001be4:	f7fe fffa 	bl	8000bdc <HAL_GetTick>
 8001be8:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bea:	4b13      	ldr	r3, [pc, #76]	; (8001c38 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f413 7f80 	tst.w	r3, #256	; 0x100
 8001bf2:	d1b7      	bne.n	8001b64 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bf4:	f7fe fff2 	bl	8000bdc <HAL_GetTick>
 8001bf8:	1b80      	subs	r0, r0, r6
 8001bfa:	2864      	cmp	r0, #100	; 0x64
 8001bfc:	d9f5      	bls.n	8001bea <HAL_RCCEx_PeriphCLKConfig+0xbe>
          return HAL_TIMEOUT;
 8001bfe:	2003      	movs	r0, #3
 8001c00:	e7e7      	b.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
        tickstart = HAL_GetTick();
 8001c02:	f7fe ffeb 	bl	8000bdc <HAL_GetTick>
 8001c06:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c08:	4b0a      	ldr	r3, [pc, #40]	; (8001c34 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8001c0a:	6a1b      	ldr	r3, [r3, #32]
 8001c0c:	f013 0f02 	tst.w	r3, #2
 8001c10:	d1bf      	bne.n	8001b92 <HAL_RCCEx_PeriphCLKConfig+0x66>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c12:	f7fe ffe3 	bl	8000bdc <HAL_GetTick>
 8001c16:	1b80      	subs	r0, r0, r6
 8001c18:	f241 3388 	movw	r3, #5000	; 0x1388
 8001c1c:	4298      	cmp	r0, r3
 8001c1e:	d9f3      	bls.n	8001c08 <HAL_RCCEx_PeriphCLKConfig+0xdc>
            return HAL_TIMEOUT;
 8001c20:	2003      	movs	r0, #3
 8001c22:	e7d6      	b.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c24:	69d3      	ldr	r3, [r2, #28]
 8001c26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c2a:	61d3      	str	r3, [r2, #28]
 8001c2c:	e7ba      	b.n	8001ba4 <HAL_RCCEx_PeriphCLKConfig+0x78>
  return HAL_OK;
 8001c2e:	2000      	movs	r0, #0
 8001c30:	e7cf      	b.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0xa6>
 8001c32:	bf00      	nop
 8001c34:	40021000 	.word	0x40021000
 8001c38:	40007000 	.word	0x40007000
 8001c3c:	42420440 	.word	0x42420440

08001c40 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001c40:	b530      	push	{r4, r5, lr}
 8001c42:	b087      	sub	sp, #28
 8001c44:	4605      	mov	r5, r0
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001c46:	4c3f      	ldr	r4, [pc, #252]	; (8001d44 <HAL_RCCEx_GetPeriphCLKFreq+0x104>)
 8001c48:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c4c:	f10d 0e18 	add.w	lr, sp, #24
 8001c50:	e90e 000f 	stmdb	lr, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001c54:	8a23      	ldrh	r3, [r4, #16]
 8001c56:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t temp_reg = 0U, frequency = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8001c5a:	1e68      	subs	r0, r5, #1
 8001c5c:	280f      	cmp	r0, #15
 8001c5e:	d869      	bhi.n	8001d34 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8001c60:	e8df f000 	tbb	[pc, r0]
 8001c64:	32685d39 	.word	0x32685d39
 8001c68:	36686868 	.word	0x36686868
 8001c6c:	68686868 	.word	0x68686868
 8001c70:	08686868 	.word	0x08686868
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8001c74:	4b34      	ldr	r3, [pc, #208]	; (8001d48 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8001c76:	685a      	ldr	r2, [r3, #4]
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001c7e:	d05b      	beq.n	8001d38 <HAL_RCCEx_GetPeriphCLKFreq+0xf8>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001c80:	f3c2 4383 	ubfx	r3, r2, #18, #4
 8001c84:	a906      	add	r1, sp, #24
 8001c86:	440b      	add	r3, r1
 8001c88:	f813 0c10 	ldrb.w	r0, [r3, #-16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001c8c:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8001c90:	d016      	beq.n	8001cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x80>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001c92:	4b2d      	ldr	r3, [pc, #180]	; (8001d48 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8001c9a:	440b      	add	r3, r1
 8001c9c:	f813 2c14 	ldrb.w	r2, [r3, #-20]
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001ca0:	4b2a      	ldr	r3, [pc, #168]	; (8001d4c <HAL_RCCEx_GetPeriphCLKFreq+0x10c>)
 8001ca2:	fbb3 f3f2 	udiv	r3, r3, r2
 8001ca6:	fb03 f000 	mul.w	r0, r3, r0
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001caa:	4b27      	ldr	r3, [pc, #156]	; (8001d48 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001cb2:	d10b      	bne.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
          frequency = pllclk;
        }
        else
        {
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
 8001cb4:	0040      	lsls	r0, r0, #1
 8001cb6:	4b26      	ldr	r3, [pc, #152]	; (8001d50 <HAL_RCCEx_GetPeriphCLKFreq+0x110>)
 8001cb8:	fba3 3000 	umull	r3, r0, r3, r0
 8001cbc:	0840      	lsrs	r0, r0, #1
 8001cbe:	e005      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001cc0:	4b24      	ldr	r3, [pc, #144]	; (8001d54 <HAL_RCCEx_GetPeriphCLKFreq+0x114>)
 8001cc2:	fb03 f000 	mul.w	r0, r3, r0
 8001cc6:	e7f0      	b.n	8001caa <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8001cc8:	f7ff fe18 	bl	80018fc <HAL_RCC_GetSysClockFreq>
    {
      break;
    }
  }
  return(frequency);
}
 8001ccc:	b007      	add	sp, #28
 8001cce:	bd30      	pop	{r4, r5, pc}
      frequency = HAL_RCC_GetSysClockFreq();
 8001cd0:	f7ff fe14 	bl	80018fc <HAL_RCC_GetSysClockFreq>
      break;
 8001cd4:	e7fa      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
      temp_reg = RCC->BDCR;
 8001cd6:	4b1c      	ldr	r3, [pc, #112]	; (8001d48 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8001cd8:	6a1b      	ldr	r3, [r3, #32]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001cda:	f240 3202 	movw	r2, #770	; 0x302
 8001cde:	401a      	ands	r2, r3
 8001ce0:	f5b2 7f81 	cmp.w	r2, #258	; 0x102
 8001ce4:	d02a      	beq.n	8001d3c <HAL_RCCEx_GetPeriphCLKFreq+0xfc>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001ce6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001cea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001cee:	d004      	beq.n	8001cfa <HAL_RCCEx_GetPeriphCLKFreq+0xba>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001cf0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001cf4:	d009      	beq.n	8001d0a <HAL_RCCEx_GetPeriphCLKFreq+0xca>
        frequency = 0U;
 8001cf6:	2000      	movs	r0, #0
 8001cf8:	e7e8      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001cfa:	4a13      	ldr	r2, [pc, #76]	; (8001d48 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8001cfc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001cfe:	f012 0f02 	tst.w	r2, #2
 8001d02:	d0f5      	beq.n	8001cf0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>
        frequency = LSI_VALUE;
 8001d04:	f649 4040 	movw	r0, #40000	; 0x9c40
 8001d08:	e7e0      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001d0a:	4b0f      	ldr	r3, [pc, #60]	; (8001d48 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001d12:	d002      	beq.n	8001d1a <HAL_RCCEx_GetPeriphCLKFreq+0xda>
        frequency = HSE_VALUE / 128U;
 8001d14:	f24f 4024 	movw	r0, #62500	; 0xf424
  return(frequency);
 8001d18:	e7d8      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        frequency = 0U;
 8001d1a:	2000      	movs	r0, #0
 8001d1c:	e7d6      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001d1e:	f7ff fef5 	bl	8001b0c <HAL_RCC_GetPCLK2Freq>
 8001d22:	4b09      	ldr	r3, [pc, #36]	; (8001d48 <HAL_RCCEx_GetPeriphCLKFreq+0x108>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f3c3 3381 	ubfx	r3, r3, #14, #2
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8001d32:	e7cb      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
  uint32_t temp_reg = 0U, frequency = 0U;
 8001d34:	2000      	movs	r0, #0
 8001d36:	e7c9      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 8001d38:	2000      	movs	r0, #0
 8001d3a:	e7c7      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        frequency = LSE_VALUE;
 8001d3c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001d40:	e7c4      	b.n	8001ccc <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
 8001d42:	bf00      	nop
 8001d44:	080061ec 	.word	0x080061ec
 8001d48:	40021000 	.word	0x40021000
 8001d4c:	007a1200 	.word	0x007a1200
 8001d50:	aaaaaaab 	.word	0xaaaaaaab
 8001d54:	003d0900 	.word	0x003d0900

08001d58 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001d58:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001d5a:	6a03      	ldr	r3, [r0, #32]
 8001d5c:	f023 0301 	bic.w	r3, r3, #1
 8001d60:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001d62:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001d64:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001d66:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001d68:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001d6c:	680d      	ldr	r5, [r1, #0]
 8001d6e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001d70:	f023 0302 	bic.w	r3, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001d74:	688d      	ldr	r5, [r1, #8]
 8001d76:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001d78:	4d11      	ldr	r5, [pc, #68]	; (8001dc0 <TIM_OC1_SetConfig+0x68>)
 8001d7a:	42a8      	cmp	r0, r5
 8001d7c:	d011      	beq.n	8001da2 <TIM_OC1_SetConfig+0x4a>
 8001d7e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d82:	42a8      	cmp	r0, r5
 8001d84:	d00d      	beq.n	8001da2 <TIM_OC1_SetConfig+0x4a>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001d86:	4d0e      	ldr	r5, [pc, #56]	; (8001dc0 <TIM_OC1_SetConfig+0x68>)
 8001d88:	42a8      	cmp	r0, r5
 8001d8a:	d011      	beq.n	8001db0 <TIM_OC1_SetConfig+0x58>
 8001d8c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001d90:	42a8      	cmp	r0, r5
 8001d92:	d00d      	beq.n	8001db0 <TIM_OC1_SetConfig+0x58>
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d94:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d96:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001d98:	684a      	ldr	r2, [r1, #4]
 8001d9a:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d9c:	6203      	str	r3, [r0, #32]
}
 8001d9e:	bc30      	pop	{r4, r5}
 8001da0:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8001da2:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8001da6:	68cd      	ldr	r5, [r1, #12]
 8001da8:	432b      	orrs	r3, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8001daa:	f023 0304 	bic.w	r3, r3, #4
 8001dae:	e7ea      	b.n	8001d86 <TIM_OC1_SetConfig+0x2e>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001db0:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8001db4:	694d      	ldr	r5, [r1, #20]
 8001db6:	432c      	orrs	r4, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8001db8:	698d      	ldr	r5, [r1, #24]
 8001dba:	432c      	orrs	r4, r5
 8001dbc:	e7ea      	b.n	8001d94 <TIM_OC1_SetConfig+0x3c>
 8001dbe:	bf00      	nop
 8001dc0:	40012c00 	.word	0x40012c00

08001dc4 <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001dc4:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001dc6:	6a03      	ldr	r3, [r0, #32]
 8001dc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001dcc:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001dce:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001dd0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001dd2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001dd4:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001dd8:	680d      	ldr	r5, [r1, #0]
 8001dda:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001ddc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001de0:	688d      	ldr	r5, [r1, #8]
 8001de2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001de6:	4d13      	ldr	r5, [pc, #76]	; (8001e34 <TIM_OC3_SetConfig+0x70>)
 8001de8:	42a8      	cmp	r0, r5
 8001dea:	d011      	beq.n	8001e10 <TIM_OC3_SetConfig+0x4c>
 8001dec:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001df0:	42a8      	cmp	r0, r5
 8001df2:	d00d      	beq.n	8001e10 <TIM_OC3_SetConfig+0x4c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001df4:	4d0f      	ldr	r5, [pc, #60]	; (8001e34 <TIM_OC3_SetConfig+0x70>)
 8001df6:	42a8      	cmp	r0, r5
 8001df8:	d012      	beq.n	8001e20 <TIM_OC3_SetConfig+0x5c>
 8001dfa:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001dfe:	42a8      	cmp	r0, r5
 8001e00:	d00e      	beq.n	8001e20 <TIM_OC3_SetConfig+0x5c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e02:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e04:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001e06:	684a      	ldr	r2, [r1, #4]
 8001e08:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e0a:	6203      	str	r3, [r0, #32]
}
 8001e0c:	bc30      	pop	{r4, r5}
 8001e0e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8001e10:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001e14:	68cd      	ldr	r5, [r1, #12]
 8001e16:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8001e1a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e1e:	e7e9      	b.n	8001df4 <TIM_OC3_SetConfig+0x30>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001e20:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001e24:	694d      	ldr	r5, [r1, #20]
 8001e26:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e2a:	698d      	ldr	r5, [r1, #24]
 8001e2c:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8001e30:	e7e7      	b.n	8001e02 <TIM_OC3_SetConfig+0x3e>
 8001e32:	bf00      	nop
 8001e34:	40012c00 	.word	0x40012c00

08001e38 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001e38:	b430      	push	{r4, r5}
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001e3a:	6a03      	ldr	r3, [r0, #32]
 8001e3c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e40:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e42:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e44:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e46:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001e48:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001e4c:	680d      	ldr	r5, [r1, #0]
 8001e4e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001e52:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001e56:	688d      	ldr	r5, [r1, #8]
 8001e58:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8001e5c:	4d09      	ldr	r5, [pc, #36]	; (8001e84 <TIM_OC4_SetConfig+0x4c>)
 8001e5e:	42a8      	cmp	r0, r5
 8001e60:	d00a      	beq.n	8001e78 <TIM_OC4_SetConfig+0x40>
 8001e62:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8001e66:	42a8      	cmp	r0, r5
 8001e68:	d006      	beq.n	8001e78 <TIM_OC4_SetConfig+0x40>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e6a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e6c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001e6e:	684a      	ldr	r2, [r1, #4]
 8001e70:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e72:	6203      	str	r3, [r0, #32]
}
 8001e74:	bc30      	pop	{r4, r5}
 8001e76:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001e78:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8001e7c:	694d      	ldr	r5, [r1, #20]
 8001e7e:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8001e82:	e7f2      	b.n	8001e6a <TIM_OC4_SetConfig+0x32>
 8001e84:	40012c00 	.word	0x40012c00

08001e88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e88:	b410      	push	{r4}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001e8a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e8c:	6a04      	ldr	r4, [r0, #32]
 8001e8e:	f024 0401 	bic.w	r4, r4, #1
 8001e92:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e94:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e96:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e9a:	ea44 1202 	orr.w	r2, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e9e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8001ea2:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001ea4:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ea6:	6203      	str	r3, [r0, #32]
}
 8001ea8:	bc10      	pop	{r4}
 8001eaa:	4770      	bx	lr

08001eac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001eac:	b410      	push	{r4}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001eae:	6a03      	ldr	r3, [r0, #32]
 8001eb0:	f023 0310 	bic.w	r3, r3, #16
 8001eb4:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001eb6:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8001eb8:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001eba:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ebe:	ea44 3202 	orr.w	r2, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ec2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ec6:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001eca:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8001ecc:	6203      	str	r3, [r0, #32]
}
 8001ece:	bc10      	pop	{r4}
 8001ed0:	4770      	bx	lr

08001ed2 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8001ed2:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8001ed4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8001ed8:	f041 0107 	orr.w	r1, r1, #7
 8001edc:	430b      	orrs	r3, r1
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8001ede:	6083      	str	r3, [r0, #8]
 8001ee0:	4770      	bx	lr

08001ee2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001ee2:	b410      	push	{r4}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8001ee4:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001ee6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001eea:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 8001eee:	4319      	orrs	r1, r3
 8001ef0:	430c      	orrs	r4, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ef2:	6084      	str	r4, [r0, #8]
}
 8001ef4:	bc10      	pop	{r4}
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_TIM_Base_Start_IT>:
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ef8:	6802      	ldr	r2, [r0, #0]
 8001efa:	68d3      	ldr	r3, [r2, #12]
 8001efc:	f043 0301 	orr.w	r3, r3, #1
 8001f00:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_ENABLE(htim);
 8001f02:	6802      	ldr	r2, [r0, #0]
 8001f04:	6813      	ldr	r3, [r2, #0]
 8001f06:	f043 0301 	orr.w	r3, r3, #1
 8001f0a:	6013      	str	r3, [r2, #0]
}
 8001f0c:	2000      	movs	r0, #0
 8001f0e:	4770      	bx	lr

08001f10 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8001f10:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001f14:	2b01      	cmp	r3, #1
 8001f16:	d07d      	beq.n	8002014 <HAL_TIM_ConfigClockSource+0x104>
{
 8001f18:	b510      	push	{r4, lr}
 8001f1a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001f22:	2302      	movs	r3, #2
 8001f24:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8001f28:	6802      	ldr	r2, [r0, #0]
 8001f2a:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f2c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f30:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8001f34:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8001f36:	680b      	ldr	r3, [r1, #0]
 8001f38:	2b40      	cmp	r3, #64	; 0x40
 8001f3a:	d057      	beq.n	8001fec <HAL_TIM_ConfigClockSource+0xdc>
 8001f3c:	d910      	bls.n	8001f60 <HAL_TIM_ConfigClockSource+0x50>
 8001f3e:	2b70      	cmp	r3, #112	; 0x70
 8001f40:	d03e      	beq.n	8001fc0 <HAL_TIM_ConfigClockSource+0xb0>
 8001f42:	d81f      	bhi.n	8001f84 <HAL_TIM_ConfigClockSource+0x74>
 8001f44:	2b50      	cmp	r3, #80	; 0x50
 8001f46:	d047      	beq.n	8001fd8 <HAL_TIM_ConfigClockSource+0xc8>
 8001f48:	2b60      	cmp	r3, #96	; 0x60
 8001f4a:	d132      	bne.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001f4c:	68ca      	ldr	r2, [r1, #12]
 8001f4e:	6849      	ldr	r1, [r1, #4]
 8001f50:	6800      	ldr	r0, [r0, #0]
 8001f52:	f7ff ffab 	bl	8001eac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001f56:	2160      	movs	r1, #96	; 0x60
 8001f58:	6820      	ldr	r0, [r4, #0]
 8001f5a:	f7ff ffba 	bl	8001ed2 <TIM_ITRx_SetConfig>
    break;
 8001f5e:	e028      	b.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8001f60:	2b10      	cmp	r3, #16
 8001f62:	d04d      	beq.n	8002000 <HAL_TIM_ConfigClockSource+0xf0>
 8001f64:	d908      	bls.n	8001f78 <HAL_TIM_ConfigClockSource+0x68>
 8001f66:	2b20      	cmp	r3, #32
 8001f68:	d04f      	beq.n	800200a <HAL_TIM_ConfigClockSource+0xfa>
 8001f6a:	2b30      	cmp	r3, #48	; 0x30
 8001f6c:	d121      	bne.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 8001f6e:	2130      	movs	r1, #48	; 0x30
 8001f70:	6800      	ldr	r0, [r0, #0]
 8001f72:	f7ff ffae 	bl	8001ed2 <TIM_ITRx_SetConfig>
    break;
 8001f76:	e01c      	b.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8001f78:	b9db      	cbnz	r3, 8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	6800      	ldr	r0, [r0, #0]
 8001f7e:	f7ff ffa8 	bl	8001ed2 <TIM_ITRx_SetConfig>
    break;
 8001f82:	e016      	b.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
  switch (sClockSourceConfig->ClockSource)
 8001f84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f88:	d00e      	beq.n	8001fa8 <HAL_TIM_ConfigClockSource+0x98>
 8001f8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f8e:	d110      	bne.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ETR_SetConfig(htim->Instance,
 8001f90:	68cb      	ldr	r3, [r1, #12]
 8001f92:	684a      	ldr	r2, [r1, #4]
 8001f94:	6889      	ldr	r1, [r1, #8]
 8001f96:	6800      	ldr	r0, [r0, #0]
 8001f98:	f7ff ffa3 	bl	8001ee2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001f9c:	6822      	ldr	r2, [r4, #0]
 8001f9e:	6893      	ldr	r3, [r2, #8]
 8001fa0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fa4:	6093      	str	r3, [r2, #8]
    break;
 8001fa6:	e004      	b.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8001fa8:	6802      	ldr	r2, [r0, #0]
 8001faa:	6893      	ldr	r3, [r2, #8]
 8001fac:	f023 0307 	bic.w	r3, r3, #7
 8001fb0:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8001fb8:	2000      	movs	r0, #0
 8001fba:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8001fbe:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8001fc0:	68cb      	ldr	r3, [r1, #12]
 8001fc2:	684a      	ldr	r2, [r1, #4]
 8001fc4:	6889      	ldr	r1, [r1, #8]
 8001fc6:	6800      	ldr	r0, [r0, #0]
 8001fc8:	f7ff ff8b 	bl	8001ee2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001fcc:	6822      	ldr	r2, [r4, #0]
 8001fce:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001fd0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8001fd4:	6093      	str	r3, [r2, #8]
    break;
 8001fd6:	e7ec      	b.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fd8:	68ca      	ldr	r2, [r1, #12]
 8001fda:	6849      	ldr	r1, [r1, #4]
 8001fdc:	6800      	ldr	r0, [r0, #0]
 8001fde:	f7ff ff53 	bl	8001e88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001fe2:	2150      	movs	r1, #80	; 0x50
 8001fe4:	6820      	ldr	r0, [r4, #0]
 8001fe6:	f7ff ff74 	bl	8001ed2 <TIM_ITRx_SetConfig>
    break;
 8001fea:	e7e2      	b.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001fec:	68ca      	ldr	r2, [r1, #12]
 8001fee:	6849      	ldr	r1, [r1, #4]
 8001ff0:	6800      	ldr	r0, [r0, #0]
 8001ff2:	f7ff ff49 	bl	8001e88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001ff6:	2140      	movs	r1, #64	; 0x40
 8001ff8:	6820      	ldr	r0, [r4, #0]
 8001ffa:	f7ff ff6a 	bl	8001ed2 <TIM_ITRx_SetConfig>
    break;
 8001ffe:	e7d8      	b.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8002000:	2110      	movs	r1, #16
 8002002:	6800      	ldr	r0, [r0, #0]
 8002004:	f7ff ff65 	bl	8001ed2 <TIM_ITRx_SetConfig>
    break;
 8002008:	e7d3      	b.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800200a:	2120      	movs	r1, #32
 800200c:	6800      	ldr	r0, [r0, #0]
 800200e:	f7ff ff60 	bl	8001ed2 <TIM_ITRx_SetConfig>
    break;
 8002012:	e7ce      	b.n	8001fb2 <HAL_TIM_ConfigClockSource+0xa2>
  __HAL_LOCK(htim);
 8002014:	2002      	movs	r0, #2
 8002016:	4770      	bx	lr

08002018 <HAL_TIM_PeriodElapsedCallback>:
{
 8002018:	4770      	bx	lr

0800201a <HAL_TIM_OC_DelayElapsedCallback>:
{
 800201a:	4770      	bx	lr

0800201c <HAL_TIM_IC_CaptureCallback>:
{
 800201c:	4770      	bx	lr

0800201e <HAL_TIM_PWM_PulseFinishedCallback>:
{
 800201e:	4770      	bx	lr

08002020 <HAL_TIM_TriggerCallback>:
{
 8002020:	4770      	bx	lr

08002022 <HAL_TIM_IRQHandler>:
{
 8002022:	b510      	push	{r4, lr}
 8002024:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002026:	6803      	ldr	r3, [r0, #0]
 8002028:	691a      	ldr	r2, [r3, #16]
 800202a:	f012 0f02 	tst.w	r2, #2
 800202e:	d011      	beq.n	8002054 <HAL_TIM_IRQHandler+0x32>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002030:	68da      	ldr	r2, [r3, #12]
 8002032:	f012 0f02 	tst.w	r2, #2
 8002036:	d00d      	beq.n	8002054 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002038:	f06f 0202 	mvn.w	r2, #2
 800203c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800203e:	2301      	movs	r3, #1
 8002040:	7703      	strb	r3, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002042:	6803      	ldr	r3, [r0, #0]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	f013 0f03 	tst.w	r3, #3
 800204a:	d070      	beq.n	800212e <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 800204c:	f7ff ffe6 	bl	800201c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002050:	2300      	movs	r3, #0
 8002052:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002054:	6823      	ldr	r3, [r4, #0]
 8002056:	691a      	ldr	r2, [r3, #16]
 8002058:	f012 0f04 	tst.w	r2, #4
 800205c:	d012      	beq.n	8002084 <HAL_TIM_IRQHandler+0x62>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800205e:	68da      	ldr	r2, [r3, #12]
 8002060:	f012 0f04 	tst.w	r2, #4
 8002064:	d00e      	beq.n	8002084 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002066:	f06f 0204 	mvn.w	r2, #4
 800206a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800206c:	2302      	movs	r3, #2
 800206e:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002070:	6823      	ldr	r3, [r4, #0]
 8002072:	699b      	ldr	r3, [r3, #24]
 8002074:	f413 7f40 	tst.w	r3, #768	; 0x300
 8002078:	d05f      	beq.n	800213a <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 800207a:	4620      	mov	r0, r4
 800207c:	f7ff ffce 	bl	800201c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002080:	2300      	movs	r3, #0
 8002082:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002084:	6823      	ldr	r3, [r4, #0]
 8002086:	691a      	ldr	r2, [r3, #16]
 8002088:	f012 0f08 	tst.w	r2, #8
 800208c:	d012      	beq.n	80020b4 <HAL_TIM_IRQHandler+0x92>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800208e:	68da      	ldr	r2, [r3, #12]
 8002090:	f012 0f08 	tst.w	r2, #8
 8002094:	d00e      	beq.n	80020b4 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002096:	f06f 0208 	mvn.w	r2, #8
 800209a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800209c:	2304      	movs	r3, #4
 800209e:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020a0:	6823      	ldr	r3, [r4, #0]
 80020a2:	69db      	ldr	r3, [r3, #28]
 80020a4:	f013 0f03 	tst.w	r3, #3
 80020a8:	d04e      	beq.n	8002148 <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 80020aa:	4620      	mov	r0, r4
 80020ac:	f7ff ffb6 	bl	800201c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020b0:	2300      	movs	r3, #0
 80020b2:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020b4:	6823      	ldr	r3, [r4, #0]
 80020b6:	691a      	ldr	r2, [r3, #16]
 80020b8:	f012 0f10 	tst.w	r2, #16
 80020bc:	d012      	beq.n	80020e4 <HAL_TIM_IRQHandler+0xc2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80020be:	68da      	ldr	r2, [r3, #12]
 80020c0:	f012 0f10 	tst.w	r2, #16
 80020c4:	d00e      	beq.n	80020e4 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020c6:	f06f 0210 	mvn.w	r2, #16
 80020ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020cc:	2308      	movs	r3, #8
 80020ce:	7723      	strb	r3, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020d0:	6823      	ldr	r3, [r4, #0]
 80020d2:	69db      	ldr	r3, [r3, #28]
 80020d4:	f413 7f40 	tst.w	r3, #768	; 0x300
 80020d8:	d03d      	beq.n	8002156 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 80020da:	4620      	mov	r0, r4
 80020dc:	f7ff ff9e 	bl	800201c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020e0:	2300      	movs	r3, #0
 80020e2:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80020e4:	6823      	ldr	r3, [r4, #0]
 80020e6:	691a      	ldr	r2, [r3, #16]
 80020e8:	f012 0f01 	tst.w	r2, #1
 80020ec:	d003      	beq.n	80020f6 <HAL_TIM_IRQHandler+0xd4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80020ee:	68da      	ldr	r2, [r3, #12]
 80020f0:	f012 0f01 	tst.w	r2, #1
 80020f4:	d136      	bne.n	8002164 <HAL_TIM_IRQHandler+0x142>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80020f6:	6823      	ldr	r3, [r4, #0]
 80020f8:	691a      	ldr	r2, [r3, #16]
 80020fa:	f012 0f80 	tst.w	r2, #128	; 0x80
 80020fe:	d003      	beq.n	8002108 <HAL_TIM_IRQHandler+0xe6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002100:	68da      	ldr	r2, [r3, #12]
 8002102:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002106:	d134      	bne.n	8002172 <HAL_TIM_IRQHandler+0x150>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002108:	6823      	ldr	r3, [r4, #0]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002110:	d003      	beq.n	800211a <HAL_TIM_IRQHandler+0xf8>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002112:	68da      	ldr	r2, [r3, #12]
 8002114:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002118:	d132      	bne.n	8002180 <HAL_TIM_IRQHandler+0x15e>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800211a:	6823      	ldr	r3, [r4, #0]
 800211c:	691a      	ldr	r2, [r3, #16]
 800211e:	f012 0f20 	tst.w	r2, #32
 8002122:	d003      	beq.n	800212c <HAL_TIM_IRQHandler+0x10a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002124:	68da      	ldr	r2, [r3, #12]
 8002126:	f012 0f20 	tst.w	r2, #32
 800212a:	d130      	bne.n	800218e <HAL_TIM_IRQHandler+0x16c>
 800212c:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800212e:	f7ff ff74 	bl	800201a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002132:	4620      	mov	r0, r4
 8002134:	f7ff ff73 	bl	800201e <HAL_TIM_PWM_PulseFinishedCallback>
 8002138:	e78a      	b.n	8002050 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800213a:	4620      	mov	r0, r4
 800213c:	f7ff ff6d 	bl	800201a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002140:	4620      	mov	r0, r4
 8002142:	f7ff ff6c 	bl	800201e <HAL_TIM_PWM_PulseFinishedCallback>
 8002146:	e79b      	b.n	8002080 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002148:	4620      	mov	r0, r4
 800214a:	f7ff ff66 	bl	800201a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800214e:	4620      	mov	r0, r4
 8002150:	f7ff ff65 	bl	800201e <HAL_TIM_PWM_PulseFinishedCallback>
 8002154:	e7ac      	b.n	80020b0 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002156:	4620      	mov	r0, r4
 8002158:	f7ff ff5f 	bl	800201a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800215c:	4620      	mov	r0, r4
 800215e:	f7ff ff5e 	bl	800201e <HAL_TIM_PWM_PulseFinishedCallback>
 8002162:	e7bd      	b.n	80020e0 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002164:	f06f 0201 	mvn.w	r2, #1
 8002168:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800216a:	4620      	mov	r0, r4
 800216c:	f7ff ff54 	bl	8002018 <HAL_TIM_PeriodElapsedCallback>
 8002170:	e7c1      	b.n	80020f6 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002172:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002176:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002178:	4620      	mov	r0, r4
 800217a:	f000 f9c9 	bl	8002510 <HAL_TIMEx_BreakCallback>
 800217e:	e7c3      	b.n	8002108 <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002180:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002184:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002186:	4620      	mov	r0, r4
 8002188:	f7ff ff4a 	bl	8002020 <HAL_TIM_TriggerCallback>
 800218c:	e7c5      	b.n	800211a <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800218e:	f06f 0220 	mvn.w	r2, #32
 8002192:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002194:	4620      	mov	r0, r4
 8002196:	f000 f9ba 	bl	800250e <HAL_TIMEx_CommutationCallback>
}
 800219a:	e7c7      	b.n	800212c <HAL_TIM_IRQHandler+0x10a>

0800219c <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 800219c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800219e:	4a25      	ldr	r2, [pc, #148]	; (8002234 <TIM_Base_SetConfig+0x98>)
 80021a0:	4290      	cmp	r0, r2
 80021a2:	d012      	beq.n	80021ca <TIM_Base_SetConfig+0x2e>
 80021a4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021a8:	4290      	cmp	r0, r2
 80021aa:	d00e      	beq.n	80021ca <TIM_Base_SetConfig+0x2e>
 80021ac:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80021b0:	d00b      	beq.n	80021ca <TIM_Base_SetConfig+0x2e>
 80021b2:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80021b6:	4290      	cmp	r0, r2
 80021b8:	d007      	beq.n	80021ca <TIM_Base_SetConfig+0x2e>
 80021ba:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021be:	4290      	cmp	r0, r2
 80021c0:	d003      	beq.n	80021ca <TIM_Base_SetConfig+0x2e>
 80021c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021c6:	4290      	cmp	r0, r2
 80021c8:	d103      	bne.n	80021d2 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80021ce:	684a      	ldr	r2, [r1, #4]
 80021d0:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021d2:	4a18      	ldr	r2, [pc, #96]	; (8002234 <TIM_Base_SetConfig+0x98>)
 80021d4:	4290      	cmp	r0, r2
 80021d6:	d012      	beq.n	80021fe <TIM_Base_SetConfig+0x62>
 80021d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021dc:	4290      	cmp	r0, r2
 80021de:	d00e      	beq.n	80021fe <TIM_Base_SetConfig+0x62>
 80021e0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80021e4:	d00b      	beq.n	80021fe <TIM_Base_SetConfig+0x62>
 80021e6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80021ea:	4290      	cmp	r0, r2
 80021ec:	d007      	beq.n	80021fe <TIM_Base_SetConfig+0x62>
 80021ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021f2:	4290      	cmp	r0, r2
 80021f4:	d003      	beq.n	80021fe <TIM_Base_SetConfig+0x62>
 80021f6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80021fa:	4290      	cmp	r0, r2
 80021fc:	d103      	bne.n	8002206 <TIM_Base_SetConfig+0x6a>
    tmpcr1 &= ~TIM_CR1_CKD;
 80021fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002202:	68ca      	ldr	r2, [r1, #12]
 8002204:	4313      	orrs	r3, r2
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002206:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800220a:	694a      	ldr	r2, [r1, #20]
 800220c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800220e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002210:	688b      	ldr	r3, [r1, #8]
 8002212:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002214:	680b      	ldr	r3, [r1, #0]
 8002216:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002218:	4b06      	ldr	r3, [pc, #24]	; (8002234 <TIM_Base_SetConfig+0x98>)
 800221a:	4298      	cmp	r0, r3
 800221c:	d006      	beq.n	800222c <TIM_Base_SetConfig+0x90>
 800221e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002222:	4298      	cmp	r0, r3
 8002224:	d002      	beq.n	800222c <TIM_Base_SetConfig+0x90>
  TIMx->EGR = TIM_EGR_UG;
 8002226:	2301      	movs	r3, #1
 8002228:	6143      	str	r3, [r0, #20]
 800222a:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800222c:	690b      	ldr	r3, [r1, #16]
 800222e:	6303      	str	r3, [r0, #48]	; 0x30
 8002230:	e7f9      	b.n	8002226 <TIM_Base_SetConfig+0x8a>
 8002232:	bf00      	nop
 8002234:	40012c00 	.word	0x40012c00

08002238 <HAL_TIM_Base_Init>:
  if(htim == NULL)
 8002238:	b1a8      	cbz	r0, 8002266 <HAL_TIM_Base_Init+0x2e>
{
 800223a:	b510      	push	{r4, lr}
 800223c:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 800223e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002242:	b15b      	cbz	r3, 800225c <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8002244:	2302      	movs	r3, #2
 8002246:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800224a:	1d21      	adds	r1, r4, #4
 800224c:	6820      	ldr	r0, [r4, #0]
 800224e:	f7ff ffa5 	bl	800219c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002252:	2301      	movs	r3, #1
 8002254:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002258:	2000      	movs	r0, #0
 800225a:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800225c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002260:	f001 f9ec 	bl	800363c <HAL_TIM_Base_MspInit>
 8002264:	e7ee      	b.n	8002244 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002266:	2001      	movs	r0, #1
 8002268:	4770      	bx	lr

0800226a <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 800226a:	b1a8      	cbz	r0, 8002298 <HAL_TIM_PWM_Init+0x2e>
{
 800226c:	b510      	push	{r4, lr}
 800226e:	4604      	mov	r4, r0
  if(htim->State == HAL_TIM_STATE_RESET)
 8002270:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002274:	b15b      	cbz	r3, 800228e <HAL_TIM_PWM_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8002276:	2302      	movs	r3, #2
 8002278:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800227c:	1d21      	adds	r1, r4, #4
 800227e:	6820      	ldr	r0, [r4, #0]
 8002280:	f7ff ff8c 	bl	800219c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002284:	2301      	movs	r3, #1
 8002286:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800228a:	2000      	movs	r0, #0
 800228c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800228e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002292:	f001 f99d 	bl	80035d0 <HAL_TIM_PWM_MspInit>
 8002296:	e7ee      	b.n	8002276 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8002298:	2001      	movs	r0, #1
 800229a:	4770      	bx	lr

0800229c <TIM_OC2_SetConfig>:
{
 800229c:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800229e:	6a03      	ldr	r3, [r0, #32]
 80022a0:	f023 0310 	bic.w	r3, r3, #16
 80022a4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80022a6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80022a8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80022aa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80022ac:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80022b0:	680d      	ldr	r5, [r1, #0]
 80022b2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80022b6:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80022ba:	688d      	ldr	r5, [r1, #8]
 80022bc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80022c0:	4d12      	ldr	r5, [pc, #72]	; (800230c <TIM_OC2_SetConfig+0x70>)
 80022c2:	42a8      	cmp	r0, r5
 80022c4:	d011      	beq.n	80022ea <TIM_OC2_SetConfig+0x4e>
 80022c6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80022ca:	42a8      	cmp	r0, r5
 80022cc:	d00d      	beq.n	80022ea <TIM_OC2_SetConfig+0x4e>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80022ce:	4d0f      	ldr	r5, [pc, #60]	; (800230c <TIM_OC2_SetConfig+0x70>)
 80022d0:	42a8      	cmp	r0, r5
 80022d2:	d012      	beq.n	80022fa <TIM_OC2_SetConfig+0x5e>
 80022d4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80022d8:	42a8      	cmp	r0, r5
 80022da:	d00e      	beq.n	80022fa <TIM_OC2_SetConfig+0x5e>
  TIMx->CR2 = tmpcr2;
 80022dc:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80022de:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80022e0:	684a      	ldr	r2, [r1, #4]
 80022e2:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 80022e4:	6203      	str	r3, [r0, #32]
}
 80022e6:	bc30      	pop	{r4, r5}
 80022e8:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 80022ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80022ee:	68cd      	ldr	r5, [r1, #12]
 80022f0:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80022f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022f8:	e7e9      	b.n	80022ce <TIM_OC2_SetConfig+0x32>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80022fa:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80022fe:	694d      	ldr	r5, [r1, #20]
 8002300:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8002304:	698d      	ldr	r5, [r1, #24]
 8002306:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 800230a:	e7e7      	b.n	80022dc <TIM_OC2_SetConfig+0x40>
 800230c:	40012c00 	.word	0x40012c00

08002310 <HAL_TIM_PWM_ConfigChannel>:
{
 8002310:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8002312:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002316:	2b01      	cmp	r3, #1
 8002318:	d066      	beq.n	80023e8 <HAL_TIM_PWM_ConfigChannel+0xd8>
 800231a:	460d      	mov	r5, r1
 800231c:	4604      	mov	r4, r0
 800231e:	2301      	movs	r3, #1
 8002320:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002324:	2302      	movs	r3, #2
 8002326:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 800232a:	2a0c      	cmp	r2, #12
 800232c:	d81a      	bhi.n	8002364 <HAL_TIM_PWM_ConfigChannel+0x54>
 800232e:	e8df f002 	tbb	[pc, r2]
 8002332:	1907      	.short	0x1907
 8002334:	19201919 	.word	0x19201919
 8002338:	19341919 	.word	0x19341919
 800233c:	1919      	.short	0x1919
 800233e:	47          	.byte	0x47
 800233f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002340:	6800      	ldr	r0, [r0, #0]
 8002342:	f7ff fd09 	bl	8001d58 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002346:	6822      	ldr	r2, [r4, #0]
 8002348:	6993      	ldr	r3, [r2, #24]
 800234a:	f043 0308 	orr.w	r3, r3, #8
 800234e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002350:	6822      	ldr	r2, [r4, #0]
 8002352:	6993      	ldr	r3, [r2, #24]
 8002354:	f023 0304 	bic.w	r3, r3, #4
 8002358:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800235a:	6822      	ldr	r2, [r4, #0]
 800235c:	6993      	ldr	r3, [r2, #24]
 800235e:	6929      	ldr	r1, [r5, #16]
 8002360:	430b      	orrs	r3, r1
 8002362:	6193      	str	r3, [r2, #24]
  htim->State = HAL_TIM_STATE_READY;
 8002364:	2301      	movs	r3, #1
 8002366:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800236a:	2000      	movs	r0, #0
 800236c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 8002370:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002372:	6800      	ldr	r0, [r0, #0]
 8002374:	f7ff ff92 	bl	800229c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002378:	6822      	ldr	r2, [r4, #0]
 800237a:	6993      	ldr	r3, [r2, #24]
 800237c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002380:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002382:	6822      	ldr	r2, [r4, #0]
 8002384:	6993      	ldr	r3, [r2, #24]
 8002386:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800238a:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 800238c:	6822      	ldr	r2, [r4, #0]
 800238e:	6993      	ldr	r3, [r2, #24]
 8002390:	6929      	ldr	r1, [r5, #16]
 8002392:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8002396:	6193      	str	r3, [r2, #24]
    break;
 8002398:	e7e4      	b.n	8002364 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800239a:	6800      	ldr	r0, [r0, #0]
 800239c:	f7ff fd12 	bl	8001dc4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80023a0:	6822      	ldr	r2, [r4, #0]
 80023a2:	69d3      	ldr	r3, [r2, #28]
 80023a4:	f043 0308 	orr.w	r3, r3, #8
 80023a8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80023aa:	6822      	ldr	r2, [r4, #0]
 80023ac:	69d3      	ldr	r3, [r2, #28]
 80023ae:	f023 0304 	bic.w	r3, r3, #4
 80023b2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80023b4:	6822      	ldr	r2, [r4, #0]
 80023b6:	69d3      	ldr	r3, [r2, #28]
 80023b8:	6929      	ldr	r1, [r5, #16]
 80023ba:	430b      	orrs	r3, r1
 80023bc:	61d3      	str	r3, [r2, #28]
    break;
 80023be:	e7d1      	b.n	8002364 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80023c0:	6800      	ldr	r0, [r0, #0]
 80023c2:	f7ff fd39 	bl	8001e38 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80023c6:	6822      	ldr	r2, [r4, #0]
 80023c8:	69d3      	ldr	r3, [r2, #28]
 80023ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80023ce:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80023d0:	6822      	ldr	r2, [r4, #0]
 80023d2:	69d3      	ldr	r3, [r2, #28]
 80023d4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80023d8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 80023da:	6822      	ldr	r2, [r4, #0]
 80023dc:	69d3      	ldr	r3, [r2, #28]
 80023de:	6929      	ldr	r1, [r5, #16]
 80023e0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80023e4:	61d3      	str	r3, [r2, #28]
    break;
 80023e6:	e7bd      	b.n	8002364 <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_LOCK(htim);
 80023e8:	2002      	movs	r0, #2
}
 80023ea:	bd38      	pop	{r3, r4, r5, pc}

080023ec <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80023ec:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 80023ee:	2301      	movs	r3, #1
 80023f0:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80023f4:	6a03      	ldr	r3, [r0, #32]
 80023f6:	ea23 0304 	bic.w	r3, r3, r4
 80023fa:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 80023fc:	6a03      	ldr	r3, [r0, #32]
 80023fe:	408a      	lsls	r2, r1
 8002400:	4313      	orrs	r3, r2
 8002402:	6203      	str	r3, [r0, #32]
}
 8002404:	bc10      	pop	{r4}
 8002406:	4770      	bx	lr

08002408 <HAL_TIM_PWM_Start>:
{
 8002408:	b510      	push	{r4, lr}
 800240a:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800240c:	2201      	movs	r2, #1
 800240e:	6800      	ldr	r0, [r0, #0]
 8002410:	f7ff ffec 	bl	80023ec <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002414:	6823      	ldr	r3, [r4, #0]
 8002416:	4a0c      	ldr	r2, [pc, #48]	; (8002448 <HAL_TIM_PWM_Start+0x40>)
 8002418:	4293      	cmp	r3, r2
 800241a:	d012      	beq.n	8002442 <HAL_TIM_PWM_Start+0x3a>
 800241c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002420:	4293      	cmp	r3, r2
 8002422:	d00c      	beq.n	800243e <HAL_TIM_PWM_Start+0x36>
 8002424:	2200      	movs	r2, #0
 8002426:	b11a      	cbz	r2, 8002430 <HAL_TIM_PWM_Start+0x28>
    __HAL_TIM_MOE_ENABLE(htim);
 8002428:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800242a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800242e:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8002430:	6822      	ldr	r2, [r4, #0]
 8002432:	6813      	ldr	r3, [r2, #0]
 8002434:	f043 0301 	orr.w	r3, r3, #1
 8002438:	6013      	str	r3, [r2, #0]
}
 800243a:	2000      	movs	r0, #0
 800243c:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800243e:	2201      	movs	r2, #1
 8002440:	e7f1      	b.n	8002426 <HAL_TIM_PWM_Start+0x1e>
 8002442:	2201      	movs	r2, #1
 8002444:	e7ef      	b.n	8002426 <HAL_TIM_PWM_Start+0x1e>
 8002446:	bf00      	nop
 8002448:	40012c00 	.word	0x40012c00

0800244c <HAL_TIM_PWM_Stop>:
{
 800244c:	b510      	push	{r4, lr}
 800244e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002450:	2200      	movs	r2, #0
 8002452:	6800      	ldr	r0, [r0, #0]
 8002454:	f7ff ffca 	bl	80023ec <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002458:	6823      	ldr	r3, [r4, #0]
 800245a:	4a17      	ldr	r2, [pc, #92]	; (80024b8 <HAL_TIM_PWM_Stop+0x6c>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d029      	beq.n	80024b4 <HAL_TIM_PWM_Stop+0x68>
 8002460:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002464:	4293      	cmp	r3, r2
 8002466:	d023      	beq.n	80024b0 <HAL_TIM_PWM_Stop+0x64>
 8002468:	2200      	movs	r2, #0
 800246a:	b16a      	cbz	r2, 8002488 <HAL_TIM_PWM_Stop+0x3c>
    __HAL_TIM_MOE_DISABLE(htim);
 800246c:	6a19      	ldr	r1, [r3, #32]
 800246e:	f241 1211 	movw	r2, #4369	; 0x1111
 8002472:	4211      	tst	r1, r2
 8002474:	d108      	bne.n	8002488 <HAL_TIM_PWM_Stop+0x3c>
 8002476:	6a19      	ldr	r1, [r3, #32]
 8002478:	f240 4244 	movw	r2, #1092	; 0x444
 800247c:	4211      	tst	r1, r2
 800247e:	d103      	bne.n	8002488 <HAL_TIM_PWM_Stop+0x3c>
 8002480:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002482:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002486:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8002488:	6823      	ldr	r3, [r4, #0]
 800248a:	6a19      	ldr	r1, [r3, #32]
 800248c:	f241 1211 	movw	r2, #4369	; 0x1111
 8002490:	4211      	tst	r1, r2
 8002492:	d108      	bne.n	80024a6 <HAL_TIM_PWM_Stop+0x5a>
 8002494:	6a19      	ldr	r1, [r3, #32]
 8002496:	f240 4244 	movw	r2, #1092	; 0x444
 800249a:	4211      	tst	r1, r2
 800249c:	d103      	bne.n	80024a6 <HAL_TIM_PWM_Stop+0x5a>
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	f022 0201 	bic.w	r2, r2, #1
 80024a4:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 80024a6:	2301      	movs	r3, #1
 80024a8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80024ac:	2000      	movs	r0, #0
 80024ae:	bd10      	pop	{r4, pc}
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80024b0:	2201      	movs	r2, #1
 80024b2:	e7da      	b.n	800246a <HAL_TIM_PWM_Stop+0x1e>
 80024b4:	2201      	movs	r2, #1
 80024b6:	e7d8      	b.n	800246a <HAL_TIM_PWM_Stop+0x1e>
 80024b8:	40012c00 	.word	0x40012c00

080024bc <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80024bc:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d022      	beq.n	800250a <HAL_TIMEx_MasterConfigSynchronization+0x4e>
{
 80024c4:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 80024c6:	2201      	movs	r2, #1
 80024c8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80024cc:	2302      	movs	r3, #2
 80024ce:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80024d2:	6804      	ldr	r4, [r0, #0]
 80024d4:	6863      	ldr	r3, [r4, #4]
 80024d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024da:	6063      	str	r3, [r4, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80024dc:	6804      	ldr	r4, [r0, #0]
 80024de:	6863      	ldr	r3, [r4, #4]
 80024e0:	680d      	ldr	r5, [r1, #0]
 80024e2:	432b      	orrs	r3, r5
 80024e4:	6063      	str	r3, [r4, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80024e6:	6804      	ldr	r4, [r0, #0]
 80024e8:	68a3      	ldr	r3, [r4, #8]
 80024ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024ee:	60a3      	str	r3, [r4, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80024f0:	6804      	ldr	r4, [r0, #0]
 80024f2:	68a3      	ldr	r3, [r4, #8]
 80024f4:	6849      	ldr	r1, [r1, #4]
 80024f6:	430b      	orrs	r3, r1
 80024f8:	60a3      	str	r3, [r4, #8]

  htim->State = HAL_TIM_STATE_READY;
 80024fa:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024fe:	2300      	movs	r3, #0
 8002500:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8002504:	4618      	mov	r0, r3
}
 8002506:	bc30      	pop	{r4, r5}
 8002508:	4770      	bx	lr
  __HAL_LOCK(htim);
 800250a:	2002      	movs	r0, #2
 800250c:	4770      	bx	lr

0800250e <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 800250e:	4770      	bx	lr

08002510 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002510:	4770      	bx	lr
	...

08002514 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002518:	4605      	mov	r5, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800251a:	6802      	ldr	r2, [r0, #0]
 800251c:	6913      	ldr	r3, [r2, #16]
 800251e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002522:	68c1      	ldr	r1, [r0, #12]
 8002524:	430b      	orrs	r3, r1
 8002526:	6113      	str	r3, [r2, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002528:	6883      	ldr	r3, [r0, #8]
 800252a:	6902      	ldr	r2, [r0, #16]
 800252c:	4313      	orrs	r3, r2
 800252e:	6942      	ldr	r2, [r0, #20]
 8002530:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, 
 8002532:	6801      	ldr	r1, [r0, #0]
 8002534:	68ca      	ldr	r2, [r1, #12]
 8002536:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 800253a:	f022 020c 	bic.w	r2, r2, #12
 800253e:	4313      	orrs	r3, r2
 8002540:	60cb      	str	r3, [r1, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002542:	6802      	ldr	r2, [r0, #0]
 8002544:	6953      	ldr	r3, [r2, #20]
 8002546:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800254a:	6981      	ldr	r1, [r0, #24]
 800254c:	430b      	orrs	r3, r1
 800254e:	6153      	str	r3, [r2, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8002550:	f8d0 8000 	ldr.w	r8, [r0]
 8002554:	4b59      	ldr	r3, [pc, #356]	; (80026bc <UART_SetConfig+0x1a8>)
 8002556:	4598      	cmp	r8, r3
 8002558:	d057      	beq.n	800260a <UART_SetConfig+0xf6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800255a:	f7ff fac7 	bl	8001aec <HAL_RCC_GetPCLK1Freq>
 800255e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002562:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002566:	686c      	ldr	r4, [r5, #4]
 8002568:	00a4      	lsls	r4, r4, #2
 800256a:	fbb0 f4f4 	udiv	r4, r0, r4
 800256e:	4f54      	ldr	r7, [pc, #336]	; (80026c0 <UART_SetConfig+0x1ac>)
 8002570:	fba7 3404 	umull	r3, r4, r7, r4
 8002574:	0964      	lsrs	r4, r4, #5
 8002576:	0126      	lsls	r6, r4, #4
 8002578:	f7ff fab8 	bl	8001aec <HAL_RCC_GetPCLK1Freq>
 800257c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002580:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002584:	686c      	ldr	r4, [r5, #4]
 8002586:	00a4      	lsls	r4, r4, #2
 8002588:	fbb0 faf4 	udiv	sl, r0, r4
 800258c:	f7ff faae 	bl	8001aec <HAL_RCC_GetPCLK1Freq>
 8002590:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002594:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002598:	686c      	ldr	r4, [r5, #4]
 800259a:	00a4      	lsls	r4, r4, #2
 800259c:	fbb0 f4f4 	udiv	r4, r0, r4
 80025a0:	fba7 3404 	umull	r3, r4, r7, r4
 80025a4:	0964      	lsrs	r4, r4, #5
 80025a6:	f04f 0964 	mov.w	r9, #100	; 0x64
 80025aa:	fb09 a414 	mls	r4, r9, r4, sl
 80025ae:	0124      	lsls	r4, r4, #4
 80025b0:	3432      	adds	r4, #50	; 0x32
 80025b2:	fba7 3404 	umull	r3, r4, r7, r4
 80025b6:	0964      	lsrs	r4, r4, #5
 80025b8:	f004 04f0 	and.w	r4, r4, #240	; 0xf0
 80025bc:	4434      	add	r4, r6
 80025be:	f7ff fa95 	bl	8001aec <HAL_RCC_GetPCLK1Freq>
 80025c2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80025c6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80025ca:	686e      	ldr	r6, [r5, #4]
 80025cc:	00b6      	lsls	r6, r6, #2
 80025ce:	fbb0 f6f6 	udiv	r6, r0, r6
 80025d2:	f7ff fa8b 	bl	8001aec <HAL_RCC_GetPCLK1Freq>
 80025d6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80025da:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80025de:	686b      	ldr	r3, [r5, #4]
 80025e0:	009b      	lsls	r3, r3, #2
 80025e2:	fbb0 f0f3 	udiv	r0, r0, r3
 80025e6:	fba7 3000 	umull	r3, r0, r7, r0
 80025ea:	0940      	lsrs	r0, r0, #5
 80025ec:	fb09 6910 	mls	r9, r9, r0, r6
 80025f0:	ea4f 1909 	mov.w	r9, r9, lsl #4
 80025f4:	f109 0932 	add.w	r9, r9, #50	; 0x32
 80025f8:	fba7 3709 	umull	r3, r7, r7, r9
 80025fc:	f3c7 1743 	ubfx	r7, r7, #5, #4
 8002600:	4427      	add	r7, r4
 8002602:	f8c8 7008 	str.w	r7, [r8, #8]
 8002606:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800260a:	f7ff fa7f 	bl	8001b0c <HAL_RCC_GetPCLK2Freq>
 800260e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002612:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002616:	686c      	ldr	r4, [r5, #4]
 8002618:	00a4      	lsls	r4, r4, #2
 800261a:	fbb0 f4f4 	udiv	r4, r0, r4
 800261e:	4f28      	ldr	r7, [pc, #160]	; (80026c0 <UART_SetConfig+0x1ac>)
 8002620:	fba7 3404 	umull	r3, r4, r7, r4
 8002624:	0964      	lsrs	r4, r4, #5
 8002626:	0126      	lsls	r6, r4, #4
 8002628:	f7ff fa70 	bl	8001b0c <HAL_RCC_GetPCLK2Freq>
 800262c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002630:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002634:	686c      	ldr	r4, [r5, #4]
 8002636:	00a4      	lsls	r4, r4, #2
 8002638:	fbb0 faf4 	udiv	sl, r0, r4
 800263c:	f7ff fa66 	bl	8001b0c <HAL_RCC_GetPCLK2Freq>
 8002640:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002644:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002648:	686c      	ldr	r4, [r5, #4]
 800264a:	00a4      	lsls	r4, r4, #2
 800264c:	fbb0 f4f4 	udiv	r4, r0, r4
 8002650:	fba7 3404 	umull	r3, r4, r7, r4
 8002654:	0964      	lsrs	r4, r4, #5
 8002656:	f04f 0964 	mov.w	r9, #100	; 0x64
 800265a:	fb09 a414 	mls	r4, r9, r4, sl
 800265e:	0124      	lsls	r4, r4, #4
 8002660:	3432      	adds	r4, #50	; 0x32
 8002662:	fba7 3404 	umull	r3, r4, r7, r4
 8002666:	0964      	lsrs	r4, r4, #5
 8002668:	f004 04f0 	and.w	r4, r4, #240	; 0xf0
 800266c:	4434      	add	r4, r6
 800266e:	f7ff fa4d 	bl	8001b0c <HAL_RCC_GetPCLK2Freq>
 8002672:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002676:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800267a:	686e      	ldr	r6, [r5, #4]
 800267c:	00b6      	lsls	r6, r6, #2
 800267e:	fbb0 f6f6 	udiv	r6, r0, r6
 8002682:	f7ff fa43 	bl	8001b0c <HAL_RCC_GetPCLK2Freq>
 8002686:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800268a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800268e:	686b      	ldr	r3, [r5, #4]
 8002690:	009b      	lsls	r3, r3, #2
 8002692:	fbb0 f3f3 	udiv	r3, r0, r3
 8002696:	fba7 2303 	umull	r2, r3, r7, r3
 800269a:	095b      	lsrs	r3, r3, #5
 800269c:	fb09 6913 	mls	r9, r9, r3, r6
 80026a0:	ea4f 1909 	mov.w	r9, r9, lsl #4
 80026a4:	f109 0932 	add.w	r9, r9, #50	; 0x32
 80026a8:	fba7 3709 	umull	r3, r7, r7, r9
 80026ac:	f3c7 1743 	ubfx	r7, r7, #5, #4
 80026b0:	4427      	add	r7, r4
 80026b2:	f8c8 7008 	str.w	r7, [r8, #8]
 80026b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80026ba:	bf00      	nop
 80026bc:	40013800 	.word	0x40013800
 80026c0:	51eb851f 	.word	0x51eb851f

080026c4 <UART_WaitOnFlagUntilTimeout>:
{
 80026c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80026c8:	4605      	mov	r5, r0
 80026ca:	460f      	mov	r7, r1
 80026cc:	4616      	mov	r6, r2
 80026ce:	4698      	mov	r8, r3
 80026d0:	9c06      	ldr	r4, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 80026d2:	682b      	ldr	r3, [r5, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	ea37 0303 	bics.w	r3, r7, r3
 80026da:	bf0c      	ite	eq
 80026dc:	2301      	moveq	r3, #1
 80026de:	2300      	movne	r3, #0
 80026e0:	42b3      	cmp	r3, r6
 80026e2:	d11e      	bne.n	8002722 <UART_WaitOnFlagUntilTimeout+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 80026e4:	f1b4 3fff 	cmp.w	r4, #4294967295
 80026e8:	d0f3      	beq.n	80026d2 <UART_WaitOnFlagUntilTimeout+0xe>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80026ea:	b12c      	cbz	r4, 80026f8 <UART_WaitOnFlagUntilTimeout+0x34>
 80026ec:	f7fe fa76 	bl	8000bdc <HAL_GetTick>
 80026f0:	eba0 0008 	sub.w	r0, r0, r8
 80026f4:	4284      	cmp	r4, r0
 80026f6:	d2ec      	bcs.n	80026d2 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80026f8:	682a      	ldr	r2, [r5, #0]
 80026fa:	68d3      	ldr	r3, [r2, #12]
 80026fc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002700:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002702:	682a      	ldr	r2, [r5, #0]
 8002704:	6953      	ldr	r3, [r2, #20]
 8002706:	f023 0301 	bic.w	r3, r3, #1
 800270a:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 800270c:	2320      	movs	r3, #32
 800270e:	f885 3039 	strb.w	r3, [r5, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002712:	f885 303a 	strb.w	r3, [r5, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002716:	2300      	movs	r3, #0
 8002718:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
        return HAL_TIMEOUT;
 800271c:	2003      	movs	r0, #3
 800271e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  return HAL_OK;
 8002722:	2000      	movs	r0, #0
}
 8002724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002728 <HAL_UART_Init>:
  if(huart == NULL)
 8002728:	b358      	cbz	r0, 8002782 <HAL_UART_Init+0x5a>
{
 800272a:	b510      	push	{r4, lr}
 800272c:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_RESET)
 800272e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002732:	b30b      	cbz	r3, 8002778 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8002734:	2324      	movs	r3, #36	; 0x24
 8002736:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 800273a:	6822      	ldr	r2, [r4, #0]
 800273c:	68d3      	ldr	r3, [r2, #12]
 800273e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002742:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002744:	4620      	mov	r0, r4
 8002746:	f7ff fee5 	bl	8002514 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800274a:	6822      	ldr	r2, [r4, #0]
 800274c:	6913      	ldr	r3, [r2, #16]
 800274e:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002752:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002754:	6822      	ldr	r2, [r4, #0]
 8002756:	6953      	ldr	r3, [r2, #20]
 8002758:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 800275c:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800275e:	6822      	ldr	r2, [r4, #0]
 8002760:	68d3      	ldr	r3, [r2, #12]
 8002762:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002766:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002768:	2000      	movs	r0, #0
 800276a:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800276c:	2320      	movs	r3, #32
 800276e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002772:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002776:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002778:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 800277c:	f001 f89c 	bl	80038b8 <HAL_UART_MspInit>
 8002780:	e7d8      	b.n	8002734 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002782:	2001      	movs	r0, #1
 8002784:	4770      	bx	lr

08002786 <HAL_UART_Transmit>:
{
 8002786:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	461e      	mov	r6, r3
  if(huart->gState == HAL_UART_STATE_READY)
 800278e:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b20      	cmp	r3, #32
 8002796:	d004      	beq.n	80027a2 <HAL_UART_Transmit+0x1c>
    return HAL_BUSY;
 8002798:	2302      	movs	r3, #2
}
 800279a:	4618      	mov	r0, r3
 800279c:	b002      	add	sp, #8
 800279e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80027a2:	4604      	mov	r4, r0
 80027a4:	460d      	mov	r5, r1
 80027a6:	4690      	mov	r8, r2
    if((pData == NULL) || (Size == 0U))
 80027a8:	2900      	cmp	r1, #0
 80027aa:	d055      	beq.n	8002858 <HAL_UART_Transmit+0xd2>
 80027ac:	2a00      	cmp	r2, #0
 80027ae:	d055      	beq.n	800285c <HAL_UART_Transmit+0xd6>
    __HAL_LOCK(huart);
 80027b0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d101      	bne.n	80027bc <HAL_UART_Transmit+0x36>
 80027b8:	2302      	movs	r3, #2
 80027ba:	e7ee      	b.n	800279a <HAL_UART_Transmit+0x14>
 80027bc:	2301      	movs	r3, #1
 80027be:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c2:	2300      	movs	r3, #0
 80027c4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027c6:	2321      	movs	r3, #33	; 0x21
 80027c8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 80027cc:	f7fe fa06 	bl	8000bdc <HAL_GetTick>
 80027d0:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80027d2:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80027d6:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 80027da:	e010      	b.n	80027fe <HAL_UART_Transmit+0x78>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80027dc:	9600      	str	r6, [sp, #0]
 80027de:	463b      	mov	r3, r7
 80027e0:	2200      	movs	r2, #0
 80027e2:	2180      	movs	r1, #128	; 0x80
 80027e4:	4620      	mov	r0, r4
 80027e6:	f7ff ff6d 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 80027ea:	2800      	cmp	r0, #0
 80027ec:	d138      	bne.n	8002860 <HAL_UART_Transmit+0xda>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80027ee:	6822      	ldr	r2, [r4, #0]
 80027f0:	882b      	ldrh	r3, [r5, #0]
 80027f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027f6:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80027f8:	6923      	ldr	r3, [r4, #16]
 80027fa:	b9cb      	cbnz	r3, 8002830 <HAL_UART_Transmit+0xaa>
          pData +=2U;
 80027fc:	3502      	adds	r5, #2
    while(huart->TxXferCount > 0U)
 80027fe:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002800:	b29b      	uxth	r3, r3
 8002802:	b1bb      	cbz	r3, 8002834 <HAL_UART_Transmit+0xae>
      huart->TxXferCount--;
 8002804:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002806:	b29b      	uxth	r3, r3
 8002808:	3b01      	subs	r3, #1
 800280a:	b29b      	uxth	r3, r3
 800280c:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800280e:	68a3      	ldr	r3, [r4, #8]
 8002810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002814:	d0e2      	beq.n	80027dc <HAL_UART_Transmit+0x56>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002816:	9600      	str	r6, [sp, #0]
 8002818:	463b      	mov	r3, r7
 800281a:	2200      	movs	r2, #0
 800281c:	2180      	movs	r1, #128	; 0x80
 800281e:	4620      	mov	r0, r4
 8002820:	f7ff ff50 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 8002824:	b9f0      	cbnz	r0, 8002864 <HAL_UART_Transmit+0xde>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002826:	6823      	ldr	r3, [r4, #0]
 8002828:	782a      	ldrb	r2, [r5, #0]
 800282a:	605a      	str	r2, [r3, #4]
 800282c:	3501      	adds	r5, #1
 800282e:	e7e6      	b.n	80027fe <HAL_UART_Transmit+0x78>
          pData +=1U;
 8002830:	3501      	adds	r5, #1
 8002832:	e7e4      	b.n	80027fe <HAL_UART_Transmit+0x78>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002834:	9600      	str	r6, [sp, #0]
 8002836:	463b      	mov	r3, r7
 8002838:	2200      	movs	r2, #0
 800283a:	2140      	movs	r1, #64	; 0x40
 800283c:	4620      	mov	r0, r4
 800283e:	f7ff ff41 	bl	80026c4 <UART_WaitOnFlagUntilTimeout>
 8002842:	4603      	mov	r3, r0
 8002844:	b108      	cbz	r0, 800284a <HAL_UART_Transmit+0xc4>
      return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e7a7      	b.n	800279a <HAL_UART_Transmit+0x14>
    huart->gState = HAL_UART_STATE_READY;
 800284a:	2220      	movs	r2, #32
 800284c:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002850:	2200      	movs	r2, #0
 8002852:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    return HAL_OK;
 8002856:	e7a0      	b.n	800279a <HAL_UART_Transmit+0x14>
      return  HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e79e      	b.n	800279a <HAL_UART_Transmit+0x14>
 800285c:	2301      	movs	r3, #1
 800285e:	e79c      	b.n	800279a <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 8002860:	2303      	movs	r3, #3
 8002862:	e79a      	b.n	800279a <HAL_UART_Transmit+0x14>
          return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e798      	b.n	800279a <HAL_UART_Transmit+0x14>

08002868 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8002868:	b500      	push	{lr}
 800286a:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 800286c:	4813      	ldr	r0, [pc, #76]	; (80028bc <MX_ADC1_Init+0x54>)
 800286e:	4b14      	ldr	r3, [pc, #80]	; (80028c0 <MX_ADC1_Init+0x58>)
 8002870:	6003      	str	r3, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002872:	2300      	movs	r3, #0
 8002874:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002876:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002878:	6143      	str	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800287a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800287e:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002880:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002882:	2301      	movs	r3, #1
 8002884:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002886:	f7fe fbf7 	bl	8001078 <HAL_ADC_Init>
 800288a:	b968      	cbnz	r0, 80028a8 <MX_ADC1_Init+0x40>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_10;
 800288c:	230a      	movs	r3, #10
 800288e:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002890:	2301      	movs	r3, #1
 8002892:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002894:	2305      	movs	r3, #5
 8002896:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002898:	a901      	add	r1, sp, #4
 800289a:	4808      	ldr	r0, [pc, #32]	; (80028bc <MX_ADC1_Init+0x54>)
 800289c:	f7fe fa74 	bl	8000d88 <HAL_ADC_ConfigChannel>
 80028a0:	b938      	cbnz	r0, 80028b2 <MX_ADC1_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 80028a2:	b005      	add	sp, #20
 80028a4:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 80028a8:	2147      	movs	r1, #71	; 0x47
 80028aa:	4806      	ldr	r0, [pc, #24]	; (80028c4 <MX_ADC1_Init+0x5c>)
 80028ac:	f000 fa8e 	bl	8002dcc <_Error_Handler>
 80028b0:	e7ec      	b.n	800288c <MX_ADC1_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 80028b2:	2151      	movs	r1, #81	; 0x51
 80028b4:	4803      	ldr	r0, [pc, #12]	; (80028c4 <MX_ADC1_Init+0x5c>)
 80028b6:	f000 fa89 	bl	8002dcc <_Error_Handler>
}
 80028ba:	e7f2      	b.n	80028a2 <MX_ADC1_Init+0x3a>
 80028bc:	200002c0 	.word	0x200002c0
 80028c0:	40012400 	.word	0x40012400
 80028c4:	08006218 	.word	0x08006218

080028c8 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80028c8:	b500      	push	{lr}
 80028ca:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc2.Instance = ADC2;
 80028cc:	4813      	ldr	r0, [pc, #76]	; (800291c <MX_ADC2_Init+0x54>)
 80028ce:	4b14      	ldr	r3, [pc, #80]	; (8002920 <MX_ADC2_Init+0x58>)
 80028d0:	6003      	str	r3, [r0, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80028d2:	2300      	movs	r3, #0
 80028d4:	6083      	str	r3, [r0, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80028d6:	60c3      	str	r3, [r0, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80028d8:	6143      	str	r3, [r0, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80028da:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80028de:	61c2      	str	r2, [r0, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028e0:	6043      	str	r3, [r0, #4]
  hadc2.Init.NbrOfConversion = 1;
 80028e2:	2301      	movs	r3, #1
 80028e4:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80028e6:	f7fe fbc7 	bl	8001078 <HAL_ADC_Init>
 80028ea:	b968      	cbnz	r0, 8002908 <MX_ADC2_Init+0x40>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_4;
 80028ec:	2304      	movs	r3, #4
 80028ee:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80028f0:	2301      	movs	r3, #1
 80028f2:	9302      	str	r3, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80028f4:	2300      	movs	r3, #0
 80028f6:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80028f8:	a901      	add	r1, sp, #4
 80028fa:	4808      	ldr	r0, [pc, #32]	; (800291c <MX_ADC2_Init+0x54>)
 80028fc:	f7fe fa44 	bl	8000d88 <HAL_ADC_ConfigChannel>
 8002900:	b938      	cbnz	r0, 8002912 <MX_ADC2_Init+0x4a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 8002902:	b005      	add	sp, #20
 8002904:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8002908:	2165      	movs	r1, #101	; 0x65
 800290a:	4806      	ldr	r0, [pc, #24]	; (8002924 <MX_ADC2_Init+0x5c>)
 800290c:	f000 fa5e 	bl	8002dcc <_Error_Handler>
 8002910:	e7ec      	b.n	80028ec <MX_ADC2_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8002912:	216f      	movs	r1, #111	; 0x6f
 8002914:	4803      	ldr	r0, [pc, #12]	; (8002924 <MX_ADC2_Init+0x5c>)
 8002916:	f000 fa59 	bl	8002dcc <_Error_Handler>
}
 800291a:	e7f2      	b.n	8002902 <MX_ADC2_Init+0x3a>
 800291c:	20000290 	.word	0x20000290
 8002920:	40012800 	.word	0x40012800
 8002924:	08006218 	.word	0x08006218

08002928 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8002928:	b500      	push	{lr}
 800292a:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 800292c:	6803      	ldr	r3, [r0, #0]
 800292e:	4a17      	ldr	r2, [pc, #92]	; (800298c <HAL_ADC_MspInit+0x64>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d005      	beq.n	8002940 <HAL_ADC_MspInit+0x18>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 8002934:	4a16      	ldr	r2, [pc, #88]	; (8002990 <HAL_ADC_MspInit+0x68>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d015      	beq.n	8002966 <HAL_ADC_MspInit+0x3e>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800293a:	b007      	add	sp, #28
 800293c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002940:	4b14      	ldr	r3, [pc, #80]	; (8002994 <HAL_ADC_MspInit+0x6c>)
 8002942:	699a      	ldr	r2, [r3, #24]
 8002944:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002948:	619a      	str	r2, [r3, #24]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002950:	9300      	str	r3, [sp, #0]
 8002952:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = ADC1_Pin|ADC2_Pin|ADC3_Pin|ADC4_Pin;
 8002954:	230f      	movs	r3, #15
 8002956:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002958:	2303      	movs	r3, #3
 800295a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800295c:	a902      	add	r1, sp, #8
 800295e:	480e      	ldr	r0, [pc, #56]	; (8002998 <HAL_ADC_MspInit+0x70>)
 8002960:	f7fe fcba 	bl	80012d8 <HAL_GPIO_Init>
 8002964:	e7e9      	b.n	800293a <HAL_ADC_MspInit+0x12>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8002966:	4b0b      	ldr	r3, [pc, #44]	; (8002994 <HAL_ADC_MspInit+0x6c>)
 8002968:	699a      	ldr	r2, [r3, #24]
 800296a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800296e:	619a      	str	r2, [r3, #24]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002976:	9301      	str	r3, [sp, #4]
 8002978:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = BATTERY_Pin;
 800297a:	2310      	movs	r3, #16
 800297c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800297e:	2303      	movs	r3, #3
 8002980:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(BATTERY_GPIO_Port, &GPIO_InitStruct);
 8002982:	a902      	add	r1, sp, #8
 8002984:	4805      	ldr	r0, [pc, #20]	; (800299c <HAL_ADC_MspInit+0x74>)
 8002986:	f7fe fca7 	bl	80012d8 <HAL_GPIO_Init>
}
 800298a:	e7d6      	b.n	800293a <HAL_ADC_MspInit+0x12>
 800298c:	40012400 	.word	0x40012400
 8002990:	40012800 	.word	0x40012800
 8002994:	40021000 	.word	0x40021000
 8002998:	40011000 	.word	0x40011000
 800299c:	40010800 	.word	0x40010800

080029a0 <ADC_FL>:
} 

/* USER CODE BEGIN 1 */

uint16_t ADC_FL(void)
{
 80029a0:	b530      	push	{r4, r5, lr}
 80029a2:	b085      	sub	sp, #20
	uint16_t fl_value = 0;
	ADC_ChannelConfTypeDef sConfig;

	HAL_GPIO_WritePin(SENSOR4_GPIO_Port,SENSOR4_Pin,GPIO_PIN_SET);
 80029a4:	2201      	movs	r2, #1
 80029a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029aa:	4814      	ldr	r0, [pc, #80]	; (80029fc <ADC_FL+0x5c>)
 80029ac:	f7fe fd99 	bl	80014e2 <HAL_GPIO_WritePin>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 80029b0:	2301      	movs	r3, #1
 80029b2:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 80029b4:	2305      	movs	r3, #5
 80029b6:	9303      	str	r3, [sp, #12]
	sConfig.Channel = ADC_CHANNEL_13;
 80029b8:	a904      	add	r1, sp, #16
 80029ba:	230d      	movs	r3, #13
 80029bc:	f841 3d0c 	str.w	r3, [r1, #-12]!
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 80029c0:	4c0f      	ldr	r4, [pc, #60]	; (8002a00 <ADC_FL+0x60>)
 80029c2:	4620      	mov	r0, r4
 80029c4:	f7fe f9e0 	bl	8000d88 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc1);
 80029c8:	4620      	mov	r0, r4
 80029ca:	f7fe fab9 	bl	8000f40 <HAL_ADC_Start>
	while( HAL_ADC_PollForConversion(&hadc1,100) != HAL_OK );
 80029ce:	2164      	movs	r1, #100	; 0x64
 80029d0:	480b      	ldr	r0, [pc, #44]	; (8002a00 <ADC_FL+0x60>)
 80029d2:	f7fe f91d 	bl	8000c10 <HAL_ADC_PollForConversion>
 80029d6:	2800      	cmp	r0, #0
 80029d8:	d1f9      	bne.n	80029ce <ADC_FL+0x2e>
	fl_value = HAL_ADC_GetValue(&hadc1);
 80029da:	4c09      	ldr	r4, [pc, #36]	; (8002a00 <ADC_FL+0x60>)
 80029dc:	4620      	mov	r0, r4
 80029de:	f7fe f9cf 	bl	8000d80 <HAL_ADC_GetValue>
 80029e2:	b285      	uxth	r5, r0
	HAL_ADC_Stop(&hadc1);
 80029e4:	4620      	mov	r0, r4
 80029e6:	f7fe fbdd 	bl	80011a4 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(SENSOR4_GPIO_Port,SENSOR4_Pin,GPIO_PIN_RESET);
 80029ea:	2200      	movs	r2, #0
 80029ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029f0:	4802      	ldr	r0, [pc, #8]	; (80029fc <ADC_FL+0x5c>)
 80029f2:	f7fe fd76 	bl	80014e2 <HAL_GPIO_WritePin>

	return fl_value;
}
 80029f6:	4628      	mov	r0, r5
 80029f8:	b005      	add	sp, #20
 80029fa:	bd30      	pop	{r4, r5, pc}
 80029fc:	40010c00 	.word	0x40010c00
 8002a00:	200002c0 	.word	0x200002c0

08002a04 <ADC_SL>:

uint16_t ADC_SL(void)
{
 8002a04:	b530      	push	{r4, r5, lr}
 8002a06:	b085      	sub	sp, #20
	uint16_t sl_value = 0;
	ADC_ChannelConfTypeDef sConfig;

	HAL_GPIO_WritePin(SENSOR3_GPIO_Port,SENSOR3_Pin,GPIO_PIN_SET);
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a0e:	4814      	ldr	r0, [pc, #80]	; (8002a60 <ADC_SL+0x5c>)
 8002a10:	f7fe fd67 	bl	80014e2 <HAL_GPIO_WritePin>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002a14:	2301      	movs	r3, #1
 8002a16:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002a18:	2305      	movs	r3, #5
 8002a1a:	9303      	str	r3, [sp, #12]
	sConfig.Channel = ADC_CHANNEL_12;
 8002a1c:	a904      	add	r1, sp, #16
 8002a1e:	230c      	movs	r3, #12
 8002a20:	f841 3d0c 	str.w	r3, [r1, #-12]!
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002a24:	4c0f      	ldr	r4, [pc, #60]	; (8002a64 <ADC_SL+0x60>)
 8002a26:	4620      	mov	r0, r4
 8002a28:	f7fe f9ae 	bl	8000d88 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc1);
 8002a2c:	4620      	mov	r0, r4
 8002a2e:	f7fe fa87 	bl	8000f40 <HAL_ADC_Start>
	while( HAL_ADC_PollForConversion(&hadc1,100) != HAL_OK );
 8002a32:	2164      	movs	r1, #100	; 0x64
 8002a34:	480b      	ldr	r0, [pc, #44]	; (8002a64 <ADC_SL+0x60>)
 8002a36:	f7fe f8eb 	bl	8000c10 <HAL_ADC_PollForConversion>
 8002a3a:	2800      	cmp	r0, #0
 8002a3c:	d1f9      	bne.n	8002a32 <ADC_SL+0x2e>
	sl_value = HAL_ADC_GetValue(&hadc1);
 8002a3e:	4c09      	ldr	r4, [pc, #36]	; (8002a64 <ADC_SL+0x60>)
 8002a40:	4620      	mov	r0, r4
 8002a42:	f7fe f99d 	bl	8000d80 <HAL_ADC_GetValue>
 8002a46:	b285      	uxth	r5, r0
	HAL_ADC_Stop(&hadc1);
 8002a48:	4620      	mov	r0, r4
 8002a4a:	f7fe fbab 	bl	80011a4 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(SENSOR3_GPIO_Port,SENSOR3_Pin,GPIO_PIN_RESET);
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a54:	4802      	ldr	r0, [pc, #8]	; (8002a60 <ADC_SL+0x5c>)
 8002a56:	f7fe fd44 	bl	80014e2 <HAL_GPIO_WritePin>

	return sl_value;
}
 8002a5a:	4628      	mov	r0, r5
 8002a5c:	b005      	add	sp, #20
 8002a5e:	bd30      	pop	{r4, r5, pc}
 8002a60:	40010c00 	.word	0x40010c00
 8002a64:	200002c0 	.word	0x200002c0

08002a68 <ADC_SR>:

uint16_t ADC_SR(void)
{
 8002a68:	b530      	push	{r4, r5, lr}
 8002a6a:	b085      	sub	sp, #20
	uint16_t sr_value = 0;
	ADC_ChannelConfTypeDef sConfig;

	HAL_GPIO_WritePin(SENSOR2_GPIO_Port,SENSOR2_Pin,GPIO_PIN_SET);
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	2180      	movs	r1, #128	; 0x80
 8002a70:	4813      	ldr	r0, [pc, #76]	; (8002ac0 <ADC_SR+0x58>)
 8002a72:	f7fe fd36 	bl	80014e2 <HAL_GPIO_WritePin>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002a76:	2301      	movs	r3, #1
 8002a78:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002a7a:	2305      	movs	r3, #5
 8002a7c:	9303      	str	r3, [sp, #12]
	sConfig.Channel = ADC_CHANNEL_11;
 8002a7e:	a904      	add	r1, sp, #16
 8002a80:	230b      	movs	r3, #11
 8002a82:	f841 3d0c 	str.w	r3, [r1, #-12]!
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002a86:	4c0f      	ldr	r4, [pc, #60]	; (8002ac4 <ADC_SR+0x5c>)
 8002a88:	4620      	mov	r0, r4
 8002a8a:	f7fe f97d 	bl	8000d88 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc1);
 8002a8e:	4620      	mov	r0, r4
 8002a90:	f7fe fa56 	bl	8000f40 <HAL_ADC_Start>
	while( HAL_ADC_PollForConversion(&hadc1,100) != HAL_OK );
 8002a94:	2164      	movs	r1, #100	; 0x64
 8002a96:	480b      	ldr	r0, [pc, #44]	; (8002ac4 <ADC_SR+0x5c>)
 8002a98:	f7fe f8ba 	bl	8000c10 <HAL_ADC_PollForConversion>
 8002a9c:	2800      	cmp	r0, #0
 8002a9e:	d1f9      	bne.n	8002a94 <ADC_SR+0x2c>
	sr_value = HAL_ADC_GetValue(&hadc1);
 8002aa0:	4c08      	ldr	r4, [pc, #32]	; (8002ac4 <ADC_SR+0x5c>)
 8002aa2:	4620      	mov	r0, r4
 8002aa4:	f7fe f96c 	bl	8000d80 <HAL_ADC_GetValue>
 8002aa8:	b285      	uxth	r5, r0
	HAL_ADC_Stop(&hadc1);
 8002aaa:	4620      	mov	r0, r4
 8002aac:	f7fe fb7a 	bl	80011a4 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(SENSOR2_GPIO_Port,SENSOR2_Pin,GPIO_PIN_RESET);
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	2180      	movs	r1, #128	; 0x80
 8002ab4:	4802      	ldr	r0, [pc, #8]	; (8002ac0 <ADC_SR+0x58>)
 8002ab6:	f7fe fd14 	bl	80014e2 <HAL_GPIO_WritePin>

	return sr_value;
}
 8002aba:	4628      	mov	r0, r5
 8002abc:	b005      	add	sp, #20
 8002abe:	bd30      	pop	{r4, r5, pc}
 8002ac0:	40010c00 	.word	0x40010c00
 8002ac4:	200002c0 	.word	0x200002c0

08002ac8 <ADC_FR>:

uint16_t ADC_FR(void)
{
 8002ac8:	b530      	push	{r4, r5, lr}
 8002aca:	b085      	sub	sp, #20
	uint16_t fr_value = 0;
	ADC_ChannelConfTypeDef sConfig;

	HAL_GPIO_WritePin(SENSOR1_GPIO_Port,SENSOR1_Pin,GPIO_PIN_SET);
 8002acc:	2201      	movs	r2, #1
 8002ace:	2140      	movs	r1, #64	; 0x40
 8002ad0:	4813      	ldr	r0, [pc, #76]	; (8002b20 <ADC_FR+0x58>)
 8002ad2:	f7fe fd06 	bl	80014e2 <HAL_GPIO_WritePin>
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	9302      	str	r3, [sp, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8002ada:	2305      	movs	r3, #5
 8002adc:	9303      	str	r3, [sp, #12]
	sConfig.Channel = ADC_CHANNEL_10;
 8002ade:	a904      	add	r1, sp, #16
 8002ae0:	230a      	movs	r3, #10
 8002ae2:	f841 3d0c 	str.w	r3, [r1, #-12]!
	HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8002ae6:	4c0f      	ldr	r4, [pc, #60]	; (8002b24 <ADC_FR+0x5c>)
 8002ae8:	4620      	mov	r0, r4
 8002aea:	f7fe f94d 	bl	8000d88 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(&hadc1);
 8002aee:	4620      	mov	r0, r4
 8002af0:	f7fe fa26 	bl	8000f40 <HAL_ADC_Start>
	while( HAL_ADC_PollForConversion(&hadc1,100) != HAL_OK );
 8002af4:	2164      	movs	r1, #100	; 0x64
 8002af6:	480b      	ldr	r0, [pc, #44]	; (8002b24 <ADC_FR+0x5c>)
 8002af8:	f7fe f88a 	bl	8000c10 <HAL_ADC_PollForConversion>
 8002afc:	2800      	cmp	r0, #0
 8002afe:	d1f9      	bne.n	8002af4 <ADC_FR+0x2c>
	fr_value = HAL_ADC_GetValue(&hadc1);
 8002b00:	4c08      	ldr	r4, [pc, #32]	; (8002b24 <ADC_FR+0x5c>)
 8002b02:	4620      	mov	r0, r4
 8002b04:	f7fe f93c 	bl	8000d80 <HAL_ADC_GetValue>
 8002b08:	b285      	uxth	r5, r0
	HAL_ADC_Stop(&hadc1);
 8002b0a:	4620      	mov	r0, r4
 8002b0c:	f7fe fb4a 	bl	80011a4 <HAL_ADC_Stop>
	HAL_GPIO_WritePin(SENSOR1_GPIO_Port,SENSOR1_Pin,GPIO_PIN_RESET);
 8002b10:	2200      	movs	r2, #0
 8002b12:	2140      	movs	r1, #64	; 0x40
 8002b14:	4802      	ldr	r0, [pc, #8]	; (8002b20 <ADC_FR+0x58>)
 8002b16:	f7fe fce4 	bl	80014e2 <HAL_GPIO_WritePin>

	return fr_value;
}
 8002b1a:	4628      	mov	r0, r5
 8002b1c:	b005      	add	sp, #20
 8002b1e:	bd30      	pop	{r4, r5, pc}
 8002b20:	40010c00 	.word	0x40010c00
 8002b24:	200002c0 	.word	0x200002c0

08002b28 <ADC_UPDATE>:
void ADC_UPDATE(void)
{
 8002b28:	b538      	push	{r3, r4, r5, lr}
	sen_fl.p_value = sen_fl.value;
 8002b2a:	4c2d      	ldr	r4, [pc, #180]	; (8002be0 <ADC_UPDATE+0xb8>)
 8002b2c:	8823      	ldrh	r3, [r4, #0]
 8002b2e:	8063      	strh	r3, [r4, #2]
	sen_fl.value = ADC_FL();
 8002b30:	f7ff ff36 	bl	80029a0 <ADC_FL>
 8002b34:	8020      	strh	r0, [r4, #0]
	sen_fl.diff_value = ABS(sen_fl.value - sen_fl.p_value);
 8002b36:	8863      	ldrh	r3, [r4, #2]
 8002b38:	1ac0      	subs	r0, r0, r3
 8002b3a:	2800      	cmp	r0, #0
 8002b3c:	bfb8      	it	lt
 8002b3e:	4240      	neglt	r0, r0
 8002b40:	80a0      	strh	r0, [r4, #4]

	sen_fr.p_value = sen_fr.value;
 8002b42:	4d28      	ldr	r5, [pc, #160]	; (8002be4 <ADC_UPDATE+0xbc>)
 8002b44:	882b      	ldrh	r3, [r5, #0]
 8002b46:	806b      	strh	r3, [r5, #2]
	sen_fr.value = ADC_FR();
 8002b48:	f7ff ffbe 	bl	8002ac8 <ADC_FR>
 8002b4c:	8028      	strh	r0, [r5, #0]
	sen_fr.diff_value = ABS(sen_fr.value - sen_fr.p_value);
 8002b4e:	886b      	ldrh	r3, [r5, #2]
 8002b50:	1ac3      	subs	r3, r0, r3
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	bfb8      	it	lt
 8002b56:	425b      	neglt	r3, r3
 8002b58:	80ab      	strh	r3, [r5, #4]

	if(sen_fl.value + sen_fr.value >= sen_def.fl_th + sen_def.fr_th) sen_front.is_wall = true;
 8002b5a:	8823      	ldrh	r3, [r4, #0]
 8002b5c:	4418      	add	r0, r3
 8002b5e:	4a22      	ldr	r2, [pc, #136]	; (8002be8 <ADC_UPDATE+0xc0>)
 8002b60:	8813      	ldrh	r3, [r2, #0]
 8002b62:	88d2      	ldrh	r2, [r2, #6]
 8002b64:	4413      	add	r3, r2
 8002b66:	4298      	cmp	r0, r3
 8002b68:	db2a      	blt.n	8002bc0 <ADC_UPDATE+0x98>
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	4b1f      	ldr	r3, [pc, #124]	; (8002bec <ADC_UPDATE+0xc4>)
 8002b6e:	731a      	strb	r2, [r3, #12]
	else sen_front.is_wall = false;
	if(sen_fl.value + sen_fr.value >= sen_def.fl_center + sen_def.fl_center) sen_front.is_turn = true;
 8002b70:	4b1d      	ldr	r3, [pc, #116]	; (8002be8 <ADC_UPDATE+0xc0>)
 8002b72:	891b      	ldrh	r3, [r3, #8]
 8002b74:	ebb0 0f43 	cmp.w	r0, r3, lsl #1
 8002b78:	db26      	blt.n	8002bc8 <ADC_UPDATE+0xa0>
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	4b1b      	ldr	r3, [pc, #108]	; (8002bec <ADC_UPDATE+0xc4>)
 8002b7e:	735a      	strb	r2, [r3, #13]
	else sen_fl.is_turn = false;


	sen_sl.p_value = sen_sl.value;
 8002b80:	4c1b      	ldr	r4, [pc, #108]	; (8002bf0 <ADC_UPDATE+0xc8>)
 8002b82:	8823      	ldrh	r3, [r4, #0]
 8002b84:	8063      	strh	r3, [r4, #2]
	sen_sl.value = ADC_SL();
 8002b86:	f7ff ff3d 	bl	8002a04 <ADC_SL>
 8002b8a:	8020      	strh	r0, [r4, #0]
	sen_sl.diff_value = sen_sl.value - sen_sl.p_value;
 8002b8c:	8863      	ldrh	r3, [r4, #2]
 8002b8e:	1ac3      	subs	r3, r0, r3
 8002b90:	80a3      	strh	r3, [r4, #4]
	if(sen_sl.value >= sen_def.sl_th) sen_sl.is_wall = true;
 8002b92:	4b15      	ldr	r3, [pc, #84]	; (8002be8 <ADC_UPDATE+0xc0>)
 8002b94:	885b      	ldrh	r3, [r3, #2]
 8002b96:	4298      	cmp	r0, r3
 8002b98:	d31a      	bcc.n	8002bd0 <ADC_UPDATE+0xa8>
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	7322      	strb	r2, [r4, #12]
	else sen_sl.is_wall = false;

	sen_sr.p_value = sen_sr.value;
 8002b9e:	4c15      	ldr	r4, [pc, #84]	; (8002bf4 <ADC_UPDATE+0xcc>)
 8002ba0:	8823      	ldrh	r3, [r4, #0]
 8002ba2:	8063      	strh	r3, [r4, #2]
	sen_sr.value = ADC_SR();
 8002ba4:	f7ff ff60 	bl	8002a68 <ADC_SR>
 8002ba8:	8020      	strh	r0, [r4, #0]
	sen_sr.diff_value = sen_sr.value - sen_sr.p_value;
 8002baa:	8863      	ldrh	r3, [r4, #2]
 8002bac:	1ac3      	subs	r3, r0, r3
 8002bae:	80a3      	strh	r3, [r4, #4]
	if(sen_sr.value >= sen_def.sr_th) sen_sr.is_wall = true;
 8002bb0:	4b0d      	ldr	r3, [pc, #52]	; (8002be8 <ADC_UPDATE+0xc0>)
 8002bb2:	889b      	ldrh	r3, [r3, #4]
 8002bb4:	4298      	cmp	r0, r3
 8002bb6:	d20f      	bcs.n	8002bd8 <ADC_UPDATE+0xb0>
	else sen_sr.is_wall = false;
 8002bb8:	2200      	movs	r2, #0
 8002bba:	4b0e      	ldr	r3, [pc, #56]	; (8002bf4 <ADC_UPDATE+0xcc>)
 8002bbc:	731a      	strb	r2, [r3, #12]
 8002bbe:	bd38      	pop	{r3, r4, r5, pc}
	else sen_front.is_wall = false;
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	4b0a      	ldr	r3, [pc, #40]	; (8002bec <ADC_UPDATE+0xc4>)
 8002bc4:	731a      	strb	r2, [r3, #12]
 8002bc6:	e7d3      	b.n	8002b70 <ADC_UPDATE+0x48>
	else sen_fl.is_turn = false;
 8002bc8:	2200      	movs	r2, #0
 8002bca:	4b05      	ldr	r3, [pc, #20]	; (8002be0 <ADC_UPDATE+0xb8>)
 8002bcc:	735a      	strb	r2, [r3, #13]
 8002bce:	e7d7      	b.n	8002b80 <ADC_UPDATE+0x58>
	else sen_sl.is_wall = false;
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	4b07      	ldr	r3, [pc, #28]	; (8002bf0 <ADC_UPDATE+0xc8>)
 8002bd4:	731a      	strb	r2, [r3, #12]
 8002bd6:	e7e2      	b.n	8002b9e <ADC_UPDATE+0x76>
	if(sen_sr.value >= sen_def.sr_th) sen_sr.is_wall = true;
 8002bd8:	2201      	movs	r2, #1
 8002bda:	7322      	strb	r2, [r4, #12]
 8002bdc:	bd38      	pop	{r3, r4, r5, pc}
 8002bde:	bf00      	nop
 8002be0:	20000248 	.word	0x20000248
 8002be4:	20000218 	.word	0x20000218
 8002be8:	20000258 	.word	0x20000258
 8002bec:	20000208 	.word	0x20000208
 8002bf0:	20000238 	.word	0x20000238
 8002bf4:	20000228 	.word	0x20000228

08002bf8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002bf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002bfc:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bfe:	4b33      	ldr	r3, [pc, #204]	; (8002ccc <MX_GPIO_Init+0xd4>)
 8002c00:	699a      	ldr	r2, [r3, #24]
 8002c02:	f042 0210 	orr.w	r2, r2, #16
 8002c06:	619a      	str	r2, [r3, #24]
 8002c08:	699a      	ldr	r2, [r3, #24]
 8002c0a:	f002 0210 	and.w	r2, r2, #16
 8002c0e:	9201      	str	r2, [sp, #4]
 8002c10:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c12:	699a      	ldr	r2, [r3, #24]
 8002c14:	f042 0204 	orr.w	r2, r2, #4
 8002c18:	619a      	str	r2, [r3, #24]
 8002c1a:	699a      	ldr	r2, [r3, #24]
 8002c1c:	f002 0204 	and.w	r2, r2, #4
 8002c20:	9202      	str	r2, [sp, #8]
 8002c22:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c24:	699a      	ldr	r2, [r3, #24]
 8002c26:	f042 0208 	orr.w	r2, r2, #8
 8002c2a:	619a      	str	r2, [r3, #24]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	f003 0308 	and.w	r3, r3, #8
 8002c32:	9303      	str	r3, [sp, #12]
 8002c34:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED1_Pin|LED2_Pin|MOTER_EN_Pin|L_CW_CCW_Pin 
 8002c36:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8002cd4 <MX_GPIO_Init+0xdc>
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	f246 11c0 	movw	r1, #25024	; 0x61c0
 8002c40:	4640      	mov	r0, r8
 8002c42:	f7fe fc4e 	bl	80014e2 <HAL_GPIO_WritePin>
                          |R_CW_CCW_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED3_Pin|LED4_Pin, GPIO_PIN_RESET);
 8002c46:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8002cd8 <MX_GPIO_Init+0xe0>
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2103      	movs	r1, #3
 8002c4e:	4648      	mov	r0, r9
 8002c50:	f7fe fc47 	bl	80014e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SENSOR1_Pin|SENSOR2_Pin|SENSOR3_Pin|SENSOR4_Pin, GPIO_PIN_RESET);
 8002c54:	4d1e      	ldr	r5, [pc, #120]	; (8002cd0 <MX_GPIO_Init+0xd8>)
 8002c56:	2200      	movs	r2, #0
 8002c58:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8002c5c:	4628      	mov	r0, r5
 8002c5e:	f7fe fc40 	bl	80014e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|MOTER_EN_Pin|L_CW_CCW_Pin 
 8002c62:	f246 13c0 	movw	r3, #25024	; 0x61c0
 8002c66:	9304      	str	r3, [sp, #16]
                          |R_CW_CCW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c68:	2701      	movs	r7, #1
 8002c6a:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6c:	2400      	movs	r4, #0
 8002c6e:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c70:	2602      	movs	r6, #2
 8002c72:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c74:	a904      	add	r1, sp, #16
 8002c76:	4640      	mov	r0, r8
 8002c78:	f7fe fb2e 	bl	80012d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LED3_Pin|LED4_Pin;
 8002c7c:	2303      	movs	r3, #3
 8002c7e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c80:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c82:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c84:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c86:	a904      	add	r1, sp, #16
 8002c88:	4648      	mov	r0, r9
 8002c8a:	f7fe fb25 	bl	80012d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SW3_Pin|SW2_Pin;
 8002c8e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002c92:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c94:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c96:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c98:	a904      	add	r1, sp, #16
 8002c9a:	4640      	mov	r0, r8
 8002c9c:	f7fe fb1c 	bl	80012d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOTO_SW1_Pin;
 8002ca0:	2320      	movs	r3, #32
 8002ca2:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ca4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca6:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BOOTO_SW1_GPIO_Port, &GPIO_InitStruct);
 8002ca8:	a904      	add	r1, sp, #16
 8002caa:	4628      	mov	r0, r5
 8002cac:	f7fe fb14 	bl	80012d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SENSOR1_Pin|SENSOR2_Pin|SENSOR3_Pin|SENSOR4_Pin;
 8002cb0:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002cb4:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002cb6:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb8:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cba:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cbc:	a904      	add	r1, sp, #16
 8002cbe:	4628      	mov	r0, r5
 8002cc0:	f7fe fb0a 	bl	80012d8 <HAL_GPIO_Init>

}
 8002cc4:	b009      	add	sp, #36	; 0x24
 8002cc6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	40010c00 	.word	0x40010c00
 8002cd4:	40011000 	.word	0x40011000
 8002cd8:	40010800 	.word	0x40010800

08002cdc <LED_ALL_OFF>:
	HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_SET );
	HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_SET );
}

void LED_ALL_OFF(void)
{
 8002cdc:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin( LED1_GPIO_Port , LED1_Pin , GPIO_PIN_RESET );
 8002cde:	4c0d      	ldr	r4, [pc, #52]	; (8002d14 <LED_ALL_OFF+0x38>)
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ce6:	4620      	mov	r0, r4
 8002ce8:	f7fe fbfb 	bl	80014e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin( LED2_GPIO_Port , LED2_Pin , GPIO_PIN_RESET );
 8002cec:	2200      	movs	r2, #0
 8002cee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002cf2:	4620      	mov	r0, r4
 8002cf4:	f7fe fbf5 	bl	80014e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_RESET );
 8002cf8:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	2101      	movs	r1, #1
 8002d00:	4620      	mov	r0, r4
 8002d02:	f7fe fbee 	bl	80014e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_RESET );
 8002d06:	2200      	movs	r2, #0
 8002d08:	2102      	movs	r1, #2
 8002d0a:	4620      	mov	r0, r4
 8002d0c:	f7fe fbe9 	bl	80014e2 <HAL_GPIO_WritePin>
 8002d10:	bd10      	pop	{r4, pc}
 8002d12:	bf00      	nop
 8002d14:	40011000 	.word	0x40011000

08002d18 <LED_CONTROL>:
}

void LED_CONTROL(unsigned char pattern)
{
 8002d18:	b510      	push	{r4, lr}
	if( pattern == 0 )
 8002d1a:	4604      	mov	r4, r0
 8002d1c:	b310      	cbz	r0, 8002d64 <LED_CONTROL+0x4c>
		LED_ALL_OFF();
	if( ( pattern & 0b0001 ) == 0b0001 )
 8002d1e:	f014 0f01 	tst.w	r4, #1
 8002d22:	d022      	beq.n	8002d6a <LED_CONTROL+0x52>
		HAL_GPIO_WritePin( LED1_GPIO_Port , LED1_Pin , GPIO_PIN_SET );
 8002d24:	2201      	movs	r2, #1
 8002d26:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d2a:	481d      	ldr	r0, [pc, #116]	; (8002da0 <LED_CONTROL+0x88>)
 8002d2c:	f7fe fbd9 	bl	80014e2 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin( LED1_GPIO_Port , LED1_Pin , GPIO_PIN_RESET );
	if( ( pattern & 0b0010 ) == 0b0010 )
 8002d30:	f014 0f02 	tst.w	r4, #2
 8002d34:	d020      	beq.n	8002d78 <LED_CONTROL+0x60>
		HAL_GPIO_WritePin( LED2_GPIO_Port , LED2_Pin , GPIO_PIN_SET );
 8002d36:	2201      	movs	r2, #1
 8002d38:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d3c:	4818      	ldr	r0, [pc, #96]	; (8002da0 <LED_CONTROL+0x88>)
 8002d3e:	f7fe fbd0 	bl	80014e2 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin( LED2_GPIO_Port , LED2_Pin , GPIO_PIN_RESET );
	if( ( pattern & 0b0100 ) == 0b0100 )
 8002d42:	f014 0f04 	tst.w	r4, #4
 8002d46:	d01e      	beq.n	8002d86 <LED_CONTROL+0x6e>
		HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_SET );
 8002d48:	2201      	movs	r2, #1
 8002d4a:	4611      	mov	r1, r2
 8002d4c:	4815      	ldr	r0, [pc, #84]	; (8002da4 <LED_CONTROL+0x8c>)
 8002d4e:	f7fe fbc8 	bl	80014e2 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_RESET );
	if( ( pattern & 0b1000 ) == 0b1000 )
 8002d52:	f014 0f08 	tst.w	r4, #8
 8002d56:	d11c      	bne.n	8002d92 <LED_CONTROL+0x7a>
		HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_SET );
	else
		HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_RESET );
 8002d58:	2200      	movs	r2, #0
 8002d5a:	2102      	movs	r1, #2
 8002d5c:	4811      	ldr	r0, [pc, #68]	; (8002da4 <LED_CONTROL+0x8c>)
 8002d5e:	f7fe fbc0 	bl	80014e2 <HAL_GPIO_WritePin>
 8002d62:	bd10      	pop	{r4, pc}
		LED_ALL_OFF();
 8002d64:	f7ff ffba 	bl	8002cdc <LED_ALL_OFF>
 8002d68:	e7d9      	b.n	8002d1e <LED_CONTROL+0x6>
		HAL_GPIO_WritePin( LED1_GPIO_Port , LED1_Pin , GPIO_PIN_RESET );
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d70:	480b      	ldr	r0, [pc, #44]	; (8002da0 <LED_CONTROL+0x88>)
 8002d72:	f7fe fbb6 	bl	80014e2 <HAL_GPIO_WritePin>
 8002d76:	e7db      	b.n	8002d30 <LED_CONTROL+0x18>
		HAL_GPIO_WritePin( LED2_GPIO_Port , LED2_Pin , GPIO_PIN_RESET );
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d7e:	4808      	ldr	r0, [pc, #32]	; (8002da0 <LED_CONTROL+0x88>)
 8002d80:	f7fe fbaf 	bl	80014e2 <HAL_GPIO_WritePin>
 8002d84:	e7dd      	b.n	8002d42 <LED_CONTROL+0x2a>
		HAL_GPIO_WritePin( LED3_GPIO_Port , LED3_Pin , GPIO_PIN_RESET );
 8002d86:	2200      	movs	r2, #0
 8002d88:	2101      	movs	r1, #1
 8002d8a:	4806      	ldr	r0, [pc, #24]	; (8002da4 <LED_CONTROL+0x8c>)
 8002d8c:	f7fe fba9 	bl	80014e2 <HAL_GPIO_WritePin>
 8002d90:	e7df      	b.n	8002d52 <LED_CONTROL+0x3a>
		HAL_GPIO_WritePin( LED4_GPIO_Port , LED4_Pin , GPIO_PIN_SET );
 8002d92:	2201      	movs	r2, #1
 8002d94:	2102      	movs	r1, #2
 8002d96:	4803      	ldr	r0, [pc, #12]	; (8002da4 <LED_CONTROL+0x8c>)
 8002d98:	f7fe fba3 	bl	80014e2 <HAL_GPIO_WritePin>
 8002d9c:	bd10      	pop	{r4, pc}
 8002d9e:	bf00      	nop
 8002da0:	40011000 	.word	0x40011000
 8002da4:	40010800 	.word	0x40010800

08002da8 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002da8:	b508      	push	{r3, lr}
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002daa:	2200      	movs	r2, #0
 8002dac:	4611      	mov	r1, r2
 8002dae:	201c      	movs	r0, #28
 8002db0:	f7fe fa28 	bl	8001204 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002db4:	201c      	movs	r0, #28
 8002db6:	f7fe fa57 	bl	8001268 <HAL_NVIC_EnableIRQ>
  /* TIM3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002dba:	2200      	movs	r2, #0
 8002dbc:	4611      	mov	r1, r2
 8002dbe:	201d      	movs	r0, #29
 8002dc0:	f7fe fa20 	bl	8001204 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002dc4:	201d      	movs	r0, #29
 8002dc6:	f7fe fa4f 	bl	8001268 <HAL_NVIC_EnableIRQ>
 8002dca:	bd08      	pop	{r3, pc}

08002dcc <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8002dcc:	e7fe      	b.n	8002dcc <_Error_Handler>
	...

08002dd0 <SystemClock_Config>:
{
 8002dd0:	b500      	push	{lr}
 8002dd2:	b097      	sub	sp, #92	; 0x5c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002dd4:	2302      	movs	r3, #2
 8002dd6:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002dd8:	2201      	movs	r2, #1
 8002dda:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002ddc:	2210      	movs	r2, #16
 8002dde:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002de0:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002de2:	2300      	movs	r3, #0
 8002de4:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002de6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8002dea:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dec:	a80c      	add	r0, sp, #48	; 0x30
 8002dee:	f7fe fb95 	bl	800151c <HAL_RCC_OscConfig>
 8002df2:	bb50      	cbnz	r0, 8002e4a <SystemClock_Config+0x7a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002df4:	230f      	movs	r3, #15
 8002df6:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002df8:	2102      	movs	r1, #2
 8002dfa:	9108      	str	r1, [sp, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002e04:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e06:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e08:	a807      	add	r0, sp, #28
 8002e0a:	f7fe fdad 	bl	8001968 <HAL_RCC_ClockConfig>
 8002e0e:	bb00      	cbnz	r0, 8002e52 <SystemClock_Config+0x82>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002e10:	2302      	movs	r3, #2
 8002e12:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8002e14:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002e18:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e1a:	a801      	add	r0, sp, #4
 8002e1c:	f7fe fe86 	bl	8001b2c <HAL_RCCEx_PeriphCLKConfig>
 8002e20:	b9d8      	cbnz	r0, 8002e5a <SystemClock_Config+0x8a>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002e22:	f7fe fe5d 	bl	8001ae0 <HAL_RCC_GetHCLKFreq>
 8002e26:	4b0f      	ldr	r3, [pc, #60]	; (8002e64 <SystemClock_Config+0x94>)
 8002e28:	fba3 3000 	umull	r3, r0, r3, r0
 8002e2c:	0980      	lsrs	r0, r0, #6
 8002e2e:	f7fe fa27 	bl	8001280 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002e32:	2004      	movs	r0, #4
 8002e34:	f7fe fa3a 	bl	80012ac <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002e38:	2200      	movs	r2, #0
 8002e3a:	4611      	mov	r1, r2
 8002e3c:	f04f 30ff 	mov.w	r0, #4294967295
 8002e40:	f7fe f9e0 	bl	8001204 <HAL_NVIC_SetPriority>
}
 8002e44:	b017      	add	sp, #92	; 0x5c
 8002e46:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8002e4a:	21aa      	movs	r1, #170	; 0xaa
 8002e4c:	4806      	ldr	r0, [pc, #24]	; (8002e68 <SystemClock_Config+0x98>)
 8002e4e:	f7ff ffbd 	bl	8002dcc <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002e52:	21b8      	movs	r1, #184	; 0xb8
 8002e54:	4804      	ldr	r0, [pc, #16]	; (8002e68 <SystemClock_Config+0x98>)
 8002e56:	f7ff ffb9 	bl	8002dcc <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8002e5a:	21bf      	movs	r1, #191	; 0xbf
 8002e5c:	4802      	ldr	r0, [pc, #8]	; (8002e68 <SystemClock_Config+0x98>)
 8002e5e:	f7ff ffb5 	bl	8002dcc <_Error_Handler>
 8002e62:	bf00      	nop
 8002e64:	10624dd3 	.word	0x10624dd3
 8002e68:	08006228 	.word	0x08006228

08002e6c <main>:
{
 8002e6c:	b508      	push	{r3, lr}
  HAL_Init();
 8002e6e:	f7fd fe97 	bl	8000ba0 <HAL_Init>
  SystemClock_Config();
 8002e72:	f7ff ffad 	bl	8002dd0 <SystemClock_Config>
  MX_GPIO_Init();
 8002e76:	f7ff febf 	bl	8002bf8 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002e7a:	f7ff fcf5 	bl	8002868 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002e7e:	f000 fc3f 	bl	8003700 <MX_TIM2_Init>
  MX_TIM4_Init();
 8002e82:	f000 fb6d 	bl	8003560 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8002e86:	f000 fcf9 	bl	800387c <MX_USART1_UART_Init>
  MX_TIM5_Init();
 8002e8a:	f000 fcb9 	bl	8003800 <MX_TIM5_Init>
  MX_ADC2_Init();
 8002e8e:	f7ff fd1b 	bl	80028c8 <MX_ADC2_Init>
  MX_TIM3_Init();
 8002e92:	f000 fc75 	bl	8003780 <MX_TIM3_Init>
  MX_NVIC_Init();
 8002e96:	f7ff ff87 	bl	8002da8 <MX_NVIC_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8002e9a:	4807      	ldr	r0, [pc, #28]	; (8002eb8 <main+0x4c>)
 8002e9c:	f7ff f82c 	bl	8001ef8 <HAL_TIM_Base_Start_IT>
  setbuf(stdout, NULL);
 8002ea0:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <main+0x50>)
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2100      	movs	r1, #0
 8002ea6:	6898      	ldr	r0, [r3, #8]
 8002ea8:	f001 f9f8 	bl	800429c <setbuf>
	 MODE_RUN( MODE_SELECT() );
 8002eac:	f000 f808 	bl	8002ec0 <MODE_SELECT>
 8002eb0:	f000 f858 	bl	8002f64 <MODE_RUN>
 8002eb4:	e7fa      	b.n	8002eac <main+0x40>
 8002eb6:	bf00      	nop
 8002eb8:	200003cc 	.word	0x200003cc
 8002ebc:	2000000c 	.word	0x2000000c

08002ec0 <MODE_SELECT>:
#include "motion.h"
#include "mode.h"
#include "global.h"

int8_t MODE_SELECT(void)
{
 8002ec0:	b510      	push	{r4, lr}
	int mode = 0;
	int mode_max = 4;
	LED_CONTROL(mode);
 8002ec2:	2000      	movs	r0, #0
 8002ec4:	f7ff ff28 	bl	8002d18 <LED_CONTROL>
	HAL_Delay(1000);
 8002ec8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ecc:	f7fd fe8c 	bl	8000be8 <HAL_Delay>
	int mode = 0;
 8002ed0:	2400      	movs	r4, #0
 8002ed2:	e017      	b.n	8002f04 <MODE_SELECT+0x44>
	{
		LED_CONTROL(mode);

		while( (HAL_GPIO_ReadPin(BOOTO_SW1_GPIO_Port,BOOTO_SW1_Pin) == GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(SW2_GPIO_Port,SW2_Pin) == GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(SW3_GPIO_Port,SW3_Pin) == GPIO_PIN_RESET) );

		if(HAL_GPIO_ReadPin(BOOTO_SW1_GPIO_Port,BOOTO_SW1_Pin) == GPIO_PIN_SET)
 8002ed4:	2120      	movs	r1, #32
 8002ed6:	4821      	ldr	r0, [pc, #132]	; (8002f5c <MODE_SELECT+0x9c>)
 8002ed8:	f7fe fafc 	bl	80014d4 <HAL_GPIO_ReadPin>
 8002edc:	2801      	cmp	r0, #1
 8002ede:	d02f      	beq.n	8002f40 <MODE_SELECT+0x80>
			/*else
			{
				mode = 0;
			}*/
		}
		if(HAL_GPIO_ReadPin(SW2_GPIO_Port,SW2_Pin) == GPIO_PIN_SET)
 8002ee0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ee4:	481e      	ldr	r0, [pc, #120]	; (8002f60 <MODE_SELECT+0xa0>)
 8002ee6:	f7fe faf5 	bl	80014d4 <HAL_GPIO_ReadPin>
 8002eea:	2801      	cmp	r0, #1
 8002eec:	d02c      	beq.n	8002f48 <MODE_SELECT+0x88>
			/*else
			{
				mode = mode_max;
			}*/
		}
		if(HAL_GPIO_ReadPin(SW3_GPIO_Port,SW3_Pin) == GPIO_PIN_SET) break;
 8002eee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ef2:	481b      	ldr	r0, [pc, #108]	; (8002f60 <MODE_SELECT+0xa0>)
 8002ef4:	f7fe faee 	bl	80014d4 <HAL_GPIO_ReadPin>
 8002ef8:	2801      	cmp	r0, #1
 8002efa:	d029      	beq.n	8002f50 <MODE_SELECT+0x90>

		HAL_Delay(500);
 8002efc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f00:	f7fd fe72 	bl	8000be8 <HAL_Delay>
		LED_CONTROL(mode);
 8002f04:	b2e0      	uxtb	r0, r4
 8002f06:	f7ff ff07 	bl	8002d18 <LED_CONTROL>
		while( (HAL_GPIO_ReadPin(BOOTO_SW1_GPIO_Port,BOOTO_SW1_Pin) == GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(SW2_GPIO_Port,SW2_Pin) == GPIO_PIN_RESET) && (HAL_GPIO_ReadPin(SW3_GPIO_Port,SW3_Pin) == GPIO_PIN_RESET) );
 8002f0a:	2120      	movs	r1, #32
 8002f0c:	4813      	ldr	r0, [pc, #76]	; (8002f5c <MODE_SELECT+0x9c>)
 8002f0e:	f7fe fae1 	bl	80014d4 <HAL_GPIO_ReadPin>
 8002f12:	2800      	cmp	r0, #0
 8002f14:	d1de      	bne.n	8002ed4 <MODE_SELECT+0x14>
 8002f16:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002f1a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002f1e:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 8002f22:	f7fe fad7 	bl	80014d4 <HAL_GPIO_ReadPin>
 8002f26:	2800      	cmp	r0, #0
 8002f28:	d1d4      	bne.n	8002ed4 <MODE_SELECT+0x14>
 8002f2a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002f2e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8002f32:	f500 3088 	add.w	r0, r0, #69632	; 0x11000
 8002f36:	f7fe facd 	bl	80014d4 <HAL_GPIO_ReadPin>
 8002f3a:	2800      	cmp	r0, #0
 8002f3c:	d0e5      	beq.n	8002f0a <MODE_SELECT+0x4a>
 8002f3e:	e7c9      	b.n	8002ed4 <MODE_SELECT+0x14>
			if(mode <= mode_max)
 8002f40:	2c04      	cmp	r4, #4
 8002f42:	dccd      	bgt.n	8002ee0 <MODE_SELECT+0x20>
				mode ++;
 8002f44:	3401      	adds	r4, #1
 8002f46:	e7cb      	b.n	8002ee0 <MODE_SELECT+0x20>
			if(mode >= 0)
 8002f48:	2c00      	cmp	r4, #0
 8002f4a:	dbd0      	blt.n	8002eee <MODE_SELECT+0x2e>
				mode --;
 8002f4c:	3c01      	subs	r4, #1
 8002f4e:	e7ce      	b.n	8002eee <MODE_SELECT+0x2e>
	}

	HAL_Delay(500);
 8002f50:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f54:	f7fd fe48 	bl	8000be8 <HAL_Delay>
	return mode;
}
 8002f58:	b260      	sxtb	r0, r4
 8002f5a:	bd10      	pop	{r4, pc}
 8002f5c:	40010c00 	.word	0x40010c00
 8002f60:	40011000 	.word	0x40011000

08002f64 <MODE_RUN>:

void MODE_RUN(int8_t mode)
{
 8002f64:	b500      	push	{lr}
 8002f66:	b083      	sub	sp, #12
	switch(mode)
 8002f68:	2804      	cmp	r0, #4
 8002f6a:	d81a      	bhi.n	8002fa2 <MODE_RUN+0x3e>
 8002f6c:	e8df f000 	tbb	[pc, r0]
 8002f70:	44301c03 	.word	0x44301c03
 8002f74:	58          	.byte	0x58
 8002f75:	00          	.byte	0x00
	{
	//Oi
	case 0:
		HAL_Delay(1000);
 8002f76:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f7a:	f7fd fe35 	bl	8000be8 <HAL_Delay>
		MOTION_ENABLE();
 8002f7e:	f000 f869 	bl	8003054 <MOTION_ENABLE>
		MOTION_STRAIGHT( 6400 , 6400 );
 8002f82:	f44f 51c8 	mov.w	r1, #6400	; 0x1900
 8002f86:	4608      	mov	r0, r1
 8002f88:	f000 f912 	bl	80031b0 <MOTION_STRAIGHT>
		MOTION_DISABLE();
 8002f8c:	f000 f8ac 	bl	80030e8 <MOTION_DISABLE>
		HAL_Delay(1000);
 8002f90:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f94:	f7fd fe28 	bl	8000be8 <HAL_Delay>
		HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_RESET);
 8002f98:	2200      	movs	r2, #0
 8002f9a:	2140      	movs	r1, #64	; 0x40
 8002f9c:	4827      	ldr	r0, [pc, #156]	; (800303c <MODE_RUN+0xd8>)
 8002f9e:	f7fe faa0 	bl	80014e2 <HAL_GPIO_WritePin>
		printf(" fl_%d , sl_%d , sr_%d , fr_%d     \r",sen_fl.value,sen_sl.value,sen_sr.value,sen_fr.value);
		break;
	default:
		break;
	}
}
 8002fa2:	b003      	add	sp, #12
 8002fa4:	f85d fb04 	ldr.w	pc, [sp], #4
		HAL_Delay(1000);
 8002fa8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fac:	f7fd fe1c 	bl	8000be8 <HAL_Delay>
		MOTION_ENABLE();
 8002fb0:	f000 f850 	bl	8003054 <MOTION_ENABLE>
		MOTION_TURN_RIGHT();
 8002fb4:	f000 f94e 	bl	8003254 <MOTION_TURN_RIGHT>
		MOTION_DISABLE();
 8002fb8:	f000 f896 	bl	80030e8 <MOTION_DISABLE>
		HAL_Delay(1000);
 8002fbc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fc0:	f7fd fe12 	bl	8000be8 <HAL_Delay>
		HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_RESET);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	2140      	movs	r1, #64	; 0x40
 8002fc8:	481c      	ldr	r0, [pc, #112]	; (800303c <MODE_RUN+0xd8>)
 8002fca:	f7fe fa8a 	bl	80014e2 <HAL_GPIO_WritePin>
		break;
 8002fce:	e7e8      	b.n	8002fa2 <MODE_RUN+0x3e>
		HAL_Delay(1000);
 8002fd0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fd4:	f7fd fe08 	bl	8000be8 <HAL_Delay>
		MOTION_ENABLE();
 8002fd8:	f000 f83c 	bl	8003054 <MOTION_ENABLE>
		MOTION_TURN_LEFT();
 8002fdc:	f000 f974 	bl	80032c8 <MOTION_TURN_LEFT>
		MOTION_DISABLE();
 8002fe0:	f000 f882 	bl	80030e8 <MOTION_DISABLE>
		HAL_Delay(1000);
 8002fe4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fe8:	f7fd fdfe 	bl	8000be8 <HAL_Delay>
		HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_RESET);
 8002fec:	2200      	movs	r2, #0
 8002fee:	2140      	movs	r1, #64	; 0x40
 8002ff0:	4812      	ldr	r0, [pc, #72]	; (800303c <MODE_RUN+0xd8>)
 8002ff2:	f7fe fa76 	bl	80014e2 <HAL_GPIO_WritePin>
		break;
 8002ff6:	e7d4      	b.n	8002fa2 <MODE_RUN+0x3e>
		HAL_Delay(1000);
 8002ff8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ffc:	f7fd fdf4 	bl	8000be8 <HAL_Delay>
		MOTION_ENABLE();
 8003000:	f000 f828 	bl	8003054 <MOTION_ENABLE>
		MOTION_TURN_LEFT();
 8003004:	f000 f960 	bl	80032c8 <MOTION_TURN_LEFT>
		MOTION_DISABLE();
 8003008:	f000 f86e 	bl	80030e8 <MOTION_DISABLE>
		HAL_Delay(1000);
 800300c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003010:	f7fd fdea 	bl	8000be8 <HAL_Delay>
		HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_RESET);
 8003014:	2200      	movs	r2, #0
 8003016:	2140      	movs	r1, #64	; 0x40
 8003018:	4808      	ldr	r0, [pc, #32]	; (800303c <MODE_RUN+0xd8>)
 800301a:	f7fe fa62 	bl	80014e2 <HAL_GPIO_WritePin>
		break;
 800301e:	e7c0      	b.n	8002fa2 <MODE_RUN+0x3e>
		printf(" fl_%d , sl_%d , sr_%d , fr_%d     \r",sen_fl.value,sen_sl.value,sen_sr.value,sen_fr.value);
 8003020:	4b07      	ldr	r3, [pc, #28]	; (8003040 <MODE_RUN+0xdc>)
 8003022:	8819      	ldrh	r1, [r3, #0]
 8003024:	4b07      	ldr	r3, [pc, #28]	; (8003044 <MODE_RUN+0xe0>)
 8003026:	881a      	ldrh	r2, [r3, #0]
 8003028:	4b07      	ldr	r3, [pc, #28]	; (8003048 <MODE_RUN+0xe4>)
 800302a:	881b      	ldrh	r3, [r3, #0]
 800302c:	4807      	ldr	r0, [pc, #28]	; (800304c <MODE_RUN+0xe8>)
 800302e:	8800      	ldrh	r0, [r0, #0]
 8003030:	9000      	str	r0, [sp, #0]
 8003032:	4807      	ldr	r0, [pc, #28]	; (8003050 <MODE_RUN+0xec>)
 8003034:	f001 f91a 	bl	800426c <iprintf>
}
 8003038:	e7b3      	b.n	8002fa2 <MODE_RUN+0x3e>
 800303a:	bf00      	nop
 800303c:	40011000 	.word	0x40011000
 8003040:	20000248 	.word	0x20000248
 8003044:	20000238 	.word	0x20000238
 8003048:	20000228 	.word	0x20000228
 800304c:	20000218 	.word	0x20000218
 8003050:	08006238 	.word	0x08006238

08003054 <MOTION_ENABLE>:
#include "global.h"

TIM_OC_InitTypeDef sConfigOC;

void MOTION_ENABLE(void)
{
 8003054:	b508      	push	{r3, lr}
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003056:	491f      	ldr	r1, [pc, #124]	; (80030d4 <MOTION_ENABLE+0x80>)
 8003058:	2360      	movs	r3, #96	; 0x60
 800305a:	600b      	str	r3, [r1, #0]
	  sConfigOC.Pulse = 1;
 800305c:	2301      	movs	r3, #1
 800305e:	604b      	str	r3, [r1, #4]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003060:	2300      	movs	r3, #0
 8003062:	608b      	str	r3, [r1, #8]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003064:	610b      	str	r3, [r1, #16]
	  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003066:	2208      	movs	r2, #8
 8003068:	481b      	ldr	r0, [pc, #108]	; (80030d8 <MOTION_ENABLE+0x84>)
 800306a:	f7ff f951 	bl	8002310 <HAL_TIM_PWM_ConfigChannel>
 800306e:	b9e0      	cbnz	r0, 80030aa <MOTION_ENABLE+0x56>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003070:	4918      	ldr	r1, [pc, #96]	; (80030d4 <MOTION_ENABLE+0x80>)
 8003072:	2360      	movs	r3, #96	; 0x60
 8003074:	600b      	str	r3, [r1, #0]
	  sConfigOC.Pulse = 1;
 8003076:	2301      	movs	r3, #1
 8003078:	604b      	str	r3, [r1, #4]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800307a:	2300      	movs	r3, #0
 800307c:	608b      	str	r3, [r1, #8]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800307e:	610b      	str	r3, [r1, #16]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003080:	220c      	movs	r2, #12
 8003082:	4816      	ldr	r0, [pc, #88]	; (80030dc <MOTION_ENABLE+0x88>)
 8003084:	f7ff f944 	bl	8002310 <HAL_TIM_PWM_ConfigChannel>
 8003088:	b9a0      	cbnz	r0, 80030b4 <MOTION_ENABLE+0x60>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  if( HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_3) != HAL_OK)
 800308a:	2108      	movs	r1, #8
 800308c:	4812      	ldr	r0, [pc, #72]	; (80030d8 <MOTION_ENABLE+0x84>)
 800308e:	f7ff f9bb 	bl	8002408 <HAL_TIM_PWM_Start>
 8003092:	b9a0      	cbnz	r0, 80030be <MOTION_ENABLE+0x6a>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }
	  if( HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_4) != HAL_OK)
 8003094:	210c      	movs	r1, #12
 8003096:	4811      	ldr	r0, [pc, #68]	; (80030dc <MOTION_ENABLE+0x88>)
 8003098:	f7ff f9b6 	bl	8002408 <HAL_TIM_PWM_Start>
 800309c:	b9a0      	cbnz	r0, 80030c8 <MOTION_ENABLE+0x74>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  HAL_GPIO_WritePin(MOTER_EN_GPIO_Port,MOTER_EN_Pin,GPIO_PIN_SET);
 800309e:	2201      	movs	r2, #1
 80030a0:	2140      	movs	r1, #64	; 0x40
 80030a2:	480f      	ldr	r0, [pc, #60]	; (80030e0 <MOTION_ENABLE+0x8c>)
 80030a4:	f7fe fa1d 	bl	80014e2 <HAL_GPIO_WritePin>
 80030a8:	bd08      	pop	{r3, pc}
	    _Error_Handler(__FILE__, __LINE__);
 80030aa:	211d      	movs	r1, #29
 80030ac:	480d      	ldr	r0, [pc, #52]	; (80030e4 <MOTION_ENABLE+0x90>)
 80030ae:	f7ff fe8d 	bl	8002dcc <_Error_Handler>
 80030b2:	e7dd      	b.n	8003070 <MOTION_ENABLE+0x1c>
	    _Error_Handler(__FILE__, __LINE__);
 80030b4:	2126      	movs	r1, #38	; 0x26
 80030b6:	480b      	ldr	r0, [pc, #44]	; (80030e4 <MOTION_ENABLE+0x90>)
 80030b8:	f7ff fe88 	bl	8002dcc <_Error_Handler>
 80030bc:	e7e5      	b.n	800308a <MOTION_ENABLE+0x36>
	    _Error_Handler(__FILE__, __LINE__);
 80030be:	212b      	movs	r1, #43	; 0x2b
 80030c0:	4808      	ldr	r0, [pc, #32]	; (80030e4 <MOTION_ENABLE+0x90>)
 80030c2:	f7ff fe83 	bl	8002dcc <_Error_Handler>
 80030c6:	e7e5      	b.n	8003094 <MOTION_ENABLE+0x40>
	    _Error_Handler(__FILE__, __LINE__);
 80030c8:	212f      	movs	r1, #47	; 0x2f
 80030ca:	4806      	ldr	r0, [pc, #24]	; (80030e4 <MOTION_ENABLE+0x90>)
 80030cc:	f7ff fe7e 	bl	8002dcc <_Error_Handler>
 80030d0:	e7e5      	b.n	800309e <MOTION_ENABLE+0x4a>
 80030d2:	bf00      	nop
 80030d4:	200002f0 	.word	0x200002f0
 80030d8:	200003cc 	.word	0x200003cc
 80030dc:	2000038c 	.word	0x2000038c
 80030e0:	40011000 	.word	0x40011000
 80030e4:	08006260 	.word	0x08006260

080030e8 <MOTION_DISABLE>:
}

void MOTION_DISABLE(void)
{
 80030e8:	b510      	push	{r4, lr}
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80030ea:	492c      	ldr	r1, [pc, #176]	; (800319c <MOTION_DISABLE+0xb4>)
 80030ec:	2360      	movs	r3, #96	; 0x60
 80030ee:	600b      	str	r3, [r1, #0]
	  sConfigOC.Pulse = 0;
 80030f0:	2300      	movs	r3, #0
 80030f2:	604b      	str	r3, [r1, #4]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80030f4:	608b      	str	r3, [r1, #8]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80030f6:	610b      	str	r3, [r1, #16]
	  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80030f8:	2208      	movs	r2, #8
 80030fa:	4829      	ldr	r0, [pc, #164]	; (80031a0 <MOTION_DISABLE+0xb8>)
 80030fc:	f7ff f908 	bl	8002310 <HAL_TIM_PWM_ConfigChannel>
 8003100:	bb70      	cbnz	r0, 8003160 <MOTION_DISABLE+0x78>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003102:	4926      	ldr	r1, [pc, #152]	; (800319c <MOTION_DISABLE+0xb4>)
 8003104:	2360      	movs	r3, #96	; 0x60
 8003106:	600b      	str	r3, [r1, #0]
	  sConfigOC.Pulse = 0;
 8003108:	2300      	movs	r3, #0
 800310a:	604b      	str	r3, [r1, #4]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800310c:	608b      	str	r3, [r1, #8]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800310e:	610b      	str	r3, [r1, #16]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003110:	220c      	movs	r2, #12
 8003112:	4824      	ldr	r0, [pc, #144]	; (80031a4 <MOTION_DISABLE+0xbc>)
 8003114:	f7ff f8fc 	bl	8002310 <HAL_TIM_PWM_ConfigChannel>
 8003118:	bb38      	cbnz	r0, 800316a <MOTION_DISABLE+0x82>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  if( HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_3) != HAL_OK)
 800311a:	2108      	movs	r1, #8
 800311c:	4820      	ldr	r0, [pc, #128]	; (80031a0 <MOTION_DISABLE+0xb8>)
 800311e:	f7ff f995 	bl	800244c <HAL_TIM_PWM_Stop>
 8003122:	bb38      	cbnz	r0, 8003174 <MOTION_DISABLE+0x8c>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }
	  if( HAL_TIM_PWM_Stop(&htim3,TIM_CHANNEL_4) != HAL_OK)
 8003124:	210c      	movs	r1, #12
 8003126:	481f      	ldr	r0, [pc, #124]	; (80031a4 <MOTION_DISABLE+0xbc>)
 8003128:	f7ff f990 	bl	800244c <HAL_TIM_PWM_Stop>
 800312c:	bb38      	cbnz	r0, 800317e <MOTION_DISABLE+0x96>
	  {
	    _Error_Handler(__FILE__, __LINE__);
	  }

	  htim2.Init.Prescaler = 0;
 800312e:	481c      	ldr	r0, [pc, #112]	; (80031a0 <MOTION_DISABLE+0xb8>)
 8003130:	2300      	movs	r3, #0
 8003132:	6043      	str	r3, [r0, #4]
	  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003134:	f7ff f899 	bl	800226a <HAL_TIM_PWM_Init>
 8003138:	bb30      	cbnz	r0, 8003188 <MOTION_DISABLE+0xa0>
	  {
		    _Error_Handler(__FILE__, __LINE__);
	  }

	  htim3.Init.Prescaler = 0;
 800313a:	481a      	ldr	r0, [pc, #104]	; (80031a4 <MOTION_DISABLE+0xbc>)
 800313c:	2300      	movs	r3, #0
 800313e:	6043      	str	r3, [r0, #4]
	  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003140:	f7ff f893 	bl	800226a <HAL_TIM_PWM_Init>
 8003144:	bb28      	cbnz	r0, 8003192 <MOTION_DISABLE+0xaa>
	  {
		  _Error_Handler(__FILE__, __LINE__);
	  }

	  HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_RESET);
 8003146:	4c18      	ldr	r4, [pc, #96]	; (80031a8 <MOTION_DISABLE+0xc0>)
 8003148:	2200      	movs	r2, #0
 800314a:	2180      	movs	r1, #128	; 0x80
 800314c:	4620      	mov	r0, r4
 800314e:	f7fe f9c8 	bl	80014e2 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_RESET);
 8003152:	2200      	movs	r2, #0
 8003154:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003158:	4620      	mov	r0, r4
 800315a:	f7fe f9c2 	bl	80014e2 <HAL_GPIO_WritePin>
 800315e:	bd10      	pop	{r4, pc}
	    _Error_Handler(__FILE__, __LINE__);
 8003160:	213d      	movs	r1, #61	; 0x3d
 8003162:	4812      	ldr	r0, [pc, #72]	; (80031ac <MOTION_DISABLE+0xc4>)
 8003164:	f7ff fe32 	bl	8002dcc <_Error_Handler>
 8003168:	e7cb      	b.n	8003102 <MOTION_DISABLE+0x1a>
	    _Error_Handler(__FILE__, __LINE__);
 800316a:	2146      	movs	r1, #70	; 0x46
 800316c:	480f      	ldr	r0, [pc, #60]	; (80031ac <MOTION_DISABLE+0xc4>)
 800316e:	f7ff fe2d 	bl	8002dcc <_Error_Handler>
 8003172:	e7d2      	b.n	800311a <MOTION_DISABLE+0x32>
	    _Error_Handler(__FILE__, __LINE__);
 8003174:	214b      	movs	r1, #75	; 0x4b
 8003176:	480d      	ldr	r0, [pc, #52]	; (80031ac <MOTION_DISABLE+0xc4>)
 8003178:	f7ff fe28 	bl	8002dcc <_Error_Handler>
 800317c:	e7d2      	b.n	8003124 <MOTION_DISABLE+0x3c>
	    _Error_Handler(__FILE__, __LINE__);
 800317e:	214f      	movs	r1, #79	; 0x4f
 8003180:	480a      	ldr	r0, [pc, #40]	; (80031ac <MOTION_DISABLE+0xc4>)
 8003182:	f7ff fe23 	bl	8002dcc <_Error_Handler>
 8003186:	e7d2      	b.n	800312e <MOTION_DISABLE+0x46>
		    _Error_Handler(__FILE__, __LINE__);
 8003188:	2155      	movs	r1, #85	; 0x55
 800318a:	4808      	ldr	r0, [pc, #32]	; (80031ac <MOTION_DISABLE+0xc4>)
 800318c:	f7ff fe1e 	bl	8002dcc <_Error_Handler>
 8003190:	e7d3      	b.n	800313a <MOTION_DISABLE+0x52>
		  _Error_Handler(__FILE__, __LINE__);
 8003192:	215b      	movs	r1, #91	; 0x5b
 8003194:	4805      	ldr	r0, [pc, #20]	; (80031ac <MOTION_DISABLE+0xc4>)
 8003196:	f7ff fe19 	bl	8002dcc <_Error_Handler>
 800319a:	e7d4      	b.n	8003146 <MOTION_DISABLE+0x5e>
 800319c:	200002f0 	.word	0x200002f0
 80031a0:	200003cc 	.word	0x200003cc
 80031a4:	2000038c 	.word	0x2000038c
 80031a8:	40011000 	.word	0x40011000
 80031ac:	08006260 	.word	0x08006260

080031b0 <MOTION_STRAIGHT>:
}

void MOTION_STRAIGHT(int left,int right)
{
 80031b0:	b510      	push	{r4, lr}
 80031b2:	460c      	mov	r4, r1
	prescaler.left = left;
 80031b4:	4b21      	ldr	r3, [pc, #132]	; (800323c <MOTION_STRAIGHT+0x8c>)
 80031b6:	8018      	strh	r0, [r3, #0]
	prescaler.right = right;
 80031b8:	8059      	strh	r1, [r3, #2]

	if(left > 0)
 80031ba:	2800      	cmp	r0, #0
 80031bc:	dd27      	ble.n	800320e <MOTION_STRAIGHT+0x5e>
	{
		HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_SET);
 80031be:	2201      	movs	r2, #1
 80031c0:	2180      	movs	r1, #128	; 0x80
 80031c2:	481f      	ldr	r0, [pc, #124]	; (8003240 <MOTION_STRAIGHT+0x90>)
 80031c4:	f7fe f98d 	bl	80014e2 <HAL_GPIO_WritePin>
	else
	{
		HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_RESET);
		left = -1*left;
	}
	if(right > 0)
 80031c8:	2c00      	cmp	r4, #0
 80031ca:	dd26      	ble.n	800321a <MOTION_STRAIGHT+0x6a>
	{
		HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_RESET);
 80031cc:	2200      	movs	r2, #0
 80031ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80031d2:	481b      	ldr	r0, [pc, #108]	; (8003240 <MOTION_STRAIGHT+0x90>)
 80031d4:	f7fe f985 	bl	80014e2 <HAL_GPIO_WritePin>
	{
		HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_SET);
		right = -1*right;
	}

	htim2.Init.Prescaler = prescaler.left;
 80031d8:	4b18      	ldr	r3, [pc, #96]	; (800323c <MOTION_STRAIGHT+0x8c>)
 80031da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031de:	4819      	ldr	r0, [pc, #100]	; (8003244 <MOTION_STRAIGHT+0x94>)
 80031e0:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80031e2:	f7ff f842 	bl	800226a <HAL_TIM_PWM_Init>
 80031e6:	b9f8      	cbnz	r0, 8003228 <MOTION_STRAIGHT+0x78>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	htim3.Init.Prescaler = prescaler.right;
 80031e8:	4b14      	ldr	r3, [pc, #80]	; (800323c <MOTION_STRAIGHT+0x8c>)
 80031ea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80031ee:	4816      	ldr	r0, [pc, #88]	; (8003248 <MOTION_STRAIGHT+0x98>)
 80031f0:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80031f2:	f7ff f83a 	bl	800226a <HAL_TIM_PWM_Init>
 80031f6:	b9e0      	cbnz	r0, 8003232 <MOTION_STRAIGHT+0x82>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	moter.step_l = moter.step_r = 0;
 80031f8:	4b14      	ldr	r3, [pc, #80]	; (800324c <MOTION_STRAIGHT+0x9c>)
 80031fa:	2200      	movs	r2, #0
 80031fc:	605a      	str	r2, [r3, #4]
 80031fe:	601a      	str	r2, [r3, #0]
	while( moter.step_l + moter.step_r < 112 );
 8003200:	4a12      	ldr	r2, [pc, #72]	; (800324c <MOTION_STRAIGHT+0x9c>)
 8003202:	6813      	ldr	r3, [r2, #0]
 8003204:	6852      	ldr	r2, [r2, #4]
 8003206:	4413      	add	r3, r2
 8003208:	2b6f      	cmp	r3, #111	; 0x6f
 800320a:	ddf9      	ble.n	8003200 <MOTION_STRAIGHT+0x50>
}
 800320c:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_RESET);
 800320e:	2200      	movs	r2, #0
 8003210:	2180      	movs	r1, #128	; 0x80
 8003212:	480b      	ldr	r0, [pc, #44]	; (8003240 <MOTION_STRAIGHT+0x90>)
 8003214:	f7fe f965 	bl	80014e2 <HAL_GPIO_WritePin>
 8003218:	e7d6      	b.n	80031c8 <MOTION_STRAIGHT+0x18>
		HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_SET);
 800321a:	2201      	movs	r2, #1
 800321c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003220:	4807      	ldr	r0, [pc, #28]	; (8003240 <MOTION_STRAIGHT+0x90>)
 8003222:	f7fe f95e 	bl	80014e2 <HAL_GPIO_WritePin>
 8003226:	e7d7      	b.n	80031d8 <MOTION_STRAIGHT+0x28>
		_Error_Handler(__FILE__, __LINE__);
 8003228:	217d      	movs	r1, #125	; 0x7d
 800322a:	4809      	ldr	r0, [pc, #36]	; (8003250 <MOTION_STRAIGHT+0xa0>)
 800322c:	f7ff fdce 	bl	8002dcc <_Error_Handler>
 8003230:	e7da      	b.n	80031e8 <MOTION_STRAIGHT+0x38>
		_Error_Handler(__FILE__, __LINE__);
 8003232:	2183      	movs	r1, #131	; 0x83
 8003234:	4806      	ldr	r0, [pc, #24]	; (8003250 <MOTION_STRAIGHT+0xa0>)
 8003236:	f7ff fdc9 	bl	8002dcc <_Error_Handler>
 800323a:	e7dd      	b.n	80031f8 <MOTION_STRAIGHT+0x48>
 800323c:	200001f8 	.word	0x200001f8
 8003240:	40011000 	.word	0x40011000
 8003244:	200003cc 	.word	0x200003cc
 8003248:	2000038c 	.word	0x2000038c
 800324c:	2000026c 	.word	0x2000026c
 8003250:	08006260 	.word	0x08006260

08003254 <MOTION_TURN_RIGHT>:

void MOTION_TURN_RIGHT(void)
{
 8003254:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_SET);
 8003256:	4c17      	ldr	r4, [pc, #92]	; (80032b4 <MOTION_TURN_RIGHT+0x60>)
 8003258:	2201      	movs	r2, #1
 800325a:	2180      	movs	r1, #128	; 0x80
 800325c:	4620      	mov	r0, r4
 800325e:	f7fe f940 	bl	80014e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_SET);
 8003262:	2201      	movs	r2, #1
 8003264:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003268:	4620      	mov	r0, r4
 800326a:	f7fe f93a 	bl	80014e2 <HAL_GPIO_WritePin>

	htim2.Init.Prescaler = 8000;
 800326e:	4812      	ldr	r0, [pc, #72]	; (80032b8 <MOTION_TURN_RIGHT+0x64>)
 8003270:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003274:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003276:	f7fe fff8 	bl	800226a <HAL_TIM_PWM_Init>
 800327a:	b988      	cbnz	r0, 80032a0 <MOTION_TURN_RIGHT+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	htim3.Init.Prescaler = 8000;
 800327c:	480f      	ldr	r0, [pc, #60]	; (80032bc <MOTION_TURN_RIGHT+0x68>)
 800327e:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8003282:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003284:	f7fe fff1 	bl	800226a <HAL_TIM_PWM_Init>
 8003288:	b978      	cbnz	r0, 80032aa <MOTION_TURN_RIGHT+0x56>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	moter.step_l = moter.step_r = 0;
 800328a:	4b0d      	ldr	r3, [pc, #52]	; (80032c0 <MOTION_TURN_RIGHT+0x6c>)
 800328c:	2200      	movs	r2, #0
 800328e:	605a      	str	r2, [r3, #4]
 8003290:	601a      	str	r2, [r3, #0]
	while( moter.step_l + moter.step_r < 112 );
 8003292:	4a0b      	ldr	r2, [pc, #44]	; (80032c0 <MOTION_TURN_RIGHT+0x6c>)
 8003294:	6813      	ldr	r3, [r2, #0]
 8003296:	6852      	ldr	r2, [r2, #4]
 8003298:	4413      	add	r3, r2
 800329a:	2b6f      	cmp	r3, #111	; 0x6f
 800329c:	ddf9      	ble.n	8003292 <MOTION_TURN_RIGHT+0x3e>
}
 800329e:	bd10      	pop	{r4, pc}
		_Error_Handler(__FILE__, __LINE__);
 80032a0:	2192      	movs	r1, #146	; 0x92
 80032a2:	4808      	ldr	r0, [pc, #32]	; (80032c4 <MOTION_TURN_RIGHT+0x70>)
 80032a4:	f7ff fd92 	bl	8002dcc <_Error_Handler>
 80032a8:	e7e8      	b.n	800327c <MOTION_TURN_RIGHT+0x28>
		_Error_Handler(__FILE__, __LINE__);
 80032aa:	2198      	movs	r1, #152	; 0x98
 80032ac:	4805      	ldr	r0, [pc, #20]	; (80032c4 <MOTION_TURN_RIGHT+0x70>)
 80032ae:	f7ff fd8d 	bl	8002dcc <_Error_Handler>
 80032b2:	e7ea      	b.n	800328a <MOTION_TURN_RIGHT+0x36>
 80032b4:	40011000 	.word	0x40011000
 80032b8:	200003cc 	.word	0x200003cc
 80032bc:	2000038c 	.word	0x2000038c
 80032c0:	2000026c 	.word	0x2000026c
 80032c4:	08006260 	.word	0x08006260

080032c8 <MOTION_TURN_LEFT>:

void MOTION_TURN_LEFT(void)
{
 80032c8:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_RESET);
 80032ca:	4c17      	ldr	r4, [pc, #92]	; (8003328 <MOTION_TURN_LEFT+0x60>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	2180      	movs	r1, #128	; 0x80
 80032d0:	4620      	mov	r0, r4
 80032d2:	f7fe f906 	bl	80014e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_RESET);
 80032d6:	2200      	movs	r2, #0
 80032d8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032dc:	4620      	mov	r0, r4
 80032de:	f7fe f900 	bl	80014e2 <HAL_GPIO_WritePin>

	htim2.Init.Prescaler = 8000;
 80032e2:	4812      	ldr	r0, [pc, #72]	; (800332c <MOTION_TURN_LEFT+0x64>)
 80032e4:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80032e8:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80032ea:	f7fe ffbe 	bl	800226a <HAL_TIM_PWM_Init>
 80032ee:	b988      	cbnz	r0, 8003314 <MOTION_TURN_LEFT+0x4c>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	htim3.Init.Prescaler = 8000;
 80032f0:	480f      	ldr	r0, [pc, #60]	; (8003330 <MOTION_TURN_LEFT+0x68>)
 80032f2:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80032f6:	6043      	str	r3, [r0, #4]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80032f8:	f7fe ffb7 	bl	800226a <HAL_TIM_PWM_Init>
 80032fc:	b978      	cbnz	r0, 800331e <MOTION_TURN_LEFT+0x56>
	{
		_Error_Handler(__FILE__, __LINE__);
	}

	moter.step_l = moter.step_r = 0;
 80032fe:	4b0d      	ldr	r3, [pc, #52]	; (8003334 <MOTION_TURN_LEFT+0x6c>)
 8003300:	2200      	movs	r2, #0
 8003302:	605a      	str	r2, [r3, #4]
 8003304:	601a      	str	r2, [r3, #0]
	while( moter.step_l + moter.step_r < 112 );
 8003306:	4a0b      	ldr	r2, [pc, #44]	; (8003334 <MOTION_TURN_LEFT+0x6c>)
 8003308:	6813      	ldr	r3, [r2, #0]
 800330a:	6852      	ldr	r2, [r2, #4]
 800330c:	4413      	add	r3, r2
 800330e:	2b6f      	cmp	r3, #111	; 0x6f
 8003310:	ddf9      	ble.n	8003306 <MOTION_TURN_LEFT+0x3e>
}
 8003312:	bd10      	pop	{r4, pc}
		_Error_Handler(__FILE__, __LINE__);
 8003314:	21a7      	movs	r1, #167	; 0xa7
 8003316:	4808      	ldr	r0, [pc, #32]	; (8003338 <MOTION_TURN_LEFT+0x70>)
 8003318:	f7ff fd58 	bl	8002dcc <_Error_Handler>
 800331c:	e7e8      	b.n	80032f0 <MOTION_TURN_LEFT+0x28>
		_Error_Handler(__FILE__, __LINE__);
 800331e:	21ad      	movs	r1, #173	; 0xad
 8003320:	4805      	ldr	r0, [pc, #20]	; (8003338 <MOTION_TURN_LEFT+0x70>)
 8003322:	f7ff fd53 	bl	8002dcc <_Error_Handler>
 8003326:	e7ea      	b.n	80032fe <MOTION_TURN_LEFT+0x36>
 8003328:	40011000 	.word	0x40011000
 800332c:	200003cc 	.word	0x200003cc
 8003330:	2000038c 	.word	0x2000038c
 8003334:	2000026c 	.word	0x2000026c
 8003338:	08006260 	.word	0x08006260

0800333c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800333c:	b500      	push	{lr}
 800333e:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003340:	4b24      	ldr	r3, [pc, #144]	; (80033d4 <HAL_MspInit+0x98>)
 8003342:	699a      	ldr	r2, [r3, #24]
 8003344:	f042 0201 	orr.w	r2, r2, #1
 8003348:	619a      	str	r2, [r3, #24]
 800334a:	699a      	ldr	r2, [r3, #24]
 800334c:	f002 0201 	and.w	r2, r2, #1
 8003350:	9200      	str	r2, [sp, #0]
 8003352:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003354:	69da      	ldr	r2, [r3, #28]
 8003356:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800335a:	61da      	str	r2, [r3, #28]
 800335c:	69db      	ldr	r3, [r3, #28]
 800335e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003362:	9301      	str	r3, [sp, #4]
 8003364:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003366:	2003      	movs	r0, #3
 8003368:	f7fd ff3a 	bl	80011e0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800336c:	2200      	movs	r2, #0
 800336e:	4611      	mov	r1, r2
 8003370:	f06f 000b 	mvn.w	r0, #11
 8003374:	f7fd ff46 	bl	8001204 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003378:	2200      	movs	r2, #0
 800337a:	4611      	mov	r1, r2
 800337c:	f06f 000a 	mvn.w	r0, #10
 8003380:	f7fd ff40 	bl	8001204 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003384:	2200      	movs	r2, #0
 8003386:	4611      	mov	r1, r2
 8003388:	f06f 0009 	mvn.w	r0, #9
 800338c:	f7fd ff3a 	bl	8001204 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003390:	2200      	movs	r2, #0
 8003392:	4611      	mov	r1, r2
 8003394:	f06f 0004 	mvn.w	r0, #4
 8003398:	f7fd ff34 	bl	8001204 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800339c:	2200      	movs	r2, #0
 800339e:	4611      	mov	r1, r2
 80033a0:	f06f 0003 	mvn.w	r0, #3
 80033a4:	f7fd ff2e 	bl	8001204 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80033a8:	2200      	movs	r2, #0
 80033aa:	4611      	mov	r1, r2
 80033ac:	f06f 0001 	mvn.w	r0, #1
 80033b0:	f7fd ff28 	bl	8001204 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80033b4:	2200      	movs	r2, #0
 80033b6:	4611      	mov	r1, r2
 80033b8:	f04f 30ff 	mov.w	r0, #4294967295
 80033bc:	f7fd ff22 	bl	8001204 <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80033c0:	4a05      	ldr	r2, [pc, #20]	; (80033d8 <HAL_MspInit+0x9c>)
 80033c2:	6853      	ldr	r3, [r2, #4]
 80033c4:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80033c8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80033cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033ce:	b003      	add	sp, #12
 80033d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40010000 	.word	0x40010000

080033dc <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80033dc:	4770      	bx	lr

080033de <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80033de:	e7fe      	b.n	80033de <HardFault_Handler>

080033e0 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80033e0:	e7fe      	b.n	80033e0 <MemManage_Handler>

080033e2 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80033e2:	e7fe      	b.n	80033e2 <BusFault_Handler>

080033e4 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80033e4:	e7fe      	b.n	80033e4 <UsageFault_Handler>

080033e6 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80033e6:	4770      	bx	lr

080033e8 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80033e8:	4770      	bx	lr

080033ea <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 80033ea:	4770      	bx	lr

080033ec <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80033ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033ee:	f7fd fbe9 	bl	8000bc4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 80033f2:	f7fd ff6c 	bl	80012ce <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  ADC_UPDATE();
 80033f6:	f7ff fb97 	bl	8002b28 <ADC_UPDATE>
 80033fa:	bd08      	pop	{r3, pc}

080033fc <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 80033fc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80033fe:	4809      	ldr	r0, [pc, #36]	; (8003424 <TIM2_IRQHandler+0x28>)
 8003400:	f7fe fe0f 	bl	8002022 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  if( L_Flag == 0 )
 8003404:	4b08      	ldr	r3, [pc, #32]	; (8003428 <TIM2_IRQHandler+0x2c>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	b11b      	cbz	r3, 8003412 <TIM2_IRQHandler+0x16>
	  //HAL_GPIO_WritePin(L_CW_CCW_GPIO_Port,L_CW_CCW_Pin,GPIO_PIN_SET);
	  moter.step_l ++;
  }
  else
  {
	  L_Flag = 0;
 800340a:	2200      	movs	r2, #0
 800340c:	4b06      	ldr	r3, [pc, #24]	; (8003428 <TIM2_IRQHandler+0x2c>)
 800340e:	601a      	str	r2, [r3, #0]
 8003410:	bd08      	pop	{r3, pc}
	  L_Flag = 1;
 8003412:	2201      	movs	r2, #1
 8003414:	4b04      	ldr	r3, [pc, #16]	; (8003428 <TIM2_IRQHandler+0x2c>)
 8003416:	601a      	str	r2, [r3, #0]
	  moter.step_l ++;
 8003418:	4a04      	ldr	r2, [pc, #16]	; (800342c <TIM2_IRQHandler+0x30>)
 800341a:	6813      	ldr	r3, [r2, #0]
 800341c:	3301      	adds	r3, #1
 800341e:	6013      	str	r3, [r2, #0]
 8003420:	bd08      	pop	{r3, pc}
 8003422:	bf00      	nop
 8003424:	200003cc 	.word	0x200003cc
 8003428:	20000274 	.word	0x20000274
 800342c:	2000026c 	.word	0x2000026c

08003430 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 8003430:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003432:	4809      	ldr	r0, [pc, #36]	; (8003458 <TIM3_IRQHandler+0x28>)
 8003434:	f7fe fdf5 	bl	8002022 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  if( R_Flag == 0 )
 8003438:	4b08      	ldr	r3, [pc, #32]	; (800345c <TIM3_IRQHandler+0x2c>)
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	b11b      	cbz	r3, 8003446 <TIM3_IRQHandler+0x16>
	  //HAL_GPIO_WritePin(R_CW_CCW_GPIO_Port,R_CW_CCW_Pin,GPIO_PIN_SET);
	  moter.step_l ++;
  }
  else
  {
	  R_Flag = 0;
 800343e:	2200      	movs	r2, #0
 8003440:	4b06      	ldr	r3, [pc, #24]	; (800345c <TIM3_IRQHandler+0x2c>)
 8003442:	605a      	str	r2, [r3, #4]
 8003444:	bd08      	pop	{r3, pc}
	  R_Flag = 1;
 8003446:	2201      	movs	r2, #1
 8003448:	4b04      	ldr	r3, [pc, #16]	; (800345c <TIM3_IRQHandler+0x2c>)
 800344a:	605a      	str	r2, [r3, #4]
	  moter.step_l ++;
 800344c:	4a04      	ldr	r2, [pc, #16]	; (8003460 <TIM3_IRQHandler+0x30>)
 800344e:	6813      	ldr	r3, [r2, #0]
 8003450:	3301      	adds	r3, #1
 8003452:	6013      	str	r3, [r2, #0]
 8003454:	bd08      	pop	{r3, pc}
 8003456:	bf00      	nop
 8003458:	2000038c 	.word	0x2000038c
 800345c:	20000274 	.word	0x20000274
 8003460:	2000026c 	.word	0x2000026c

08003464 <__io_putchar>:
extern int32_t errno;

uint8_t *__env[1] = { 0 };
uint8_t **environ = __env;

void __io_putchar(uint8_t ch){
 8003464:	b500      	push	{lr}
 8003466:	b083      	sub	sp, #12
 8003468:	a902      	add	r1, sp, #8
 800346a:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_UART_Transmit(&huart1, &ch, 1, 1);
 800346e:	2301      	movs	r3, #1
 8003470:	461a      	mov	r2, r3
 8003472:	4803      	ldr	r0, [pc, #12]	; (8003480 <__io_putchar+0x1c>)
 8003474:	f7ff f987 	bl	8002786 <HAL_UART_Transmit>
}
 8003478:	b003      	add	sp, #12
 800347a:	f85d fb04 	ldr.w	pc, [sp], #4
 800347e:	bf00      	nop
 8003480:	2000040c 	.word	0x2000040c

08003484 <_write>:
{
	while (1) {}		/* Make sure we hang here */
}

int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8003484:	b570      	push	{r4, r5, r6, lr}
 8003486:	4616      	mov	r6, r2
	/* Implement your write code here, this is used by puts and printf for example */
	/* return len; */
	

	int DataIdx;
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003488:	2400      	movs	r4, #0
 800348a:	e005      	b.n	8003498 <_write+0x14>
	{
	   __io_putchar(*ptr++);
 800348c:	1c4d      	adds	r5, r1, #1
 800348e:	7808      	ldrb	r0, [r1, #0]
 8003490:	f7ff ffe8 	bl	8003464 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003494:	3401      	adds	r4, #1
	   __io_putchar(*ptr++);
 8003496:	4629      	mov	r1, r5
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003498:	42b4      	cmp	r4, r6
 800349a:	dbf7      	blt.n	800348c <_write+0x8>
	}
	return len;

	//errno = ENOSYS;
	//return -1;
}
 800349c:	4630      	mov	r0, r6
 800349e:	bd70      	pop	{r4, r5, r6, pc}

080034a0 <_sbrk>:

void * _sbrk(int32_t incr)
{
 80034a0:	4603      	mov	r3, r0
	extern char   end; /* Set by linker.  */
	static char * heap_end;
	char *        prev_heap_end;

	if (heap_end == 0) {
 80034a2:	4a06      	ldr	r2, [pc, #24]	; (80034bc <_sbrk+0x1c>)
 80034a4:	6812      	ldr	r2, [r2, #0]
 80034a6:	b122      	cbz	r2, 80034b2 <_sbrk+0x12>
		heap_end = & end;
	}

	prev_heap_end = heap_end;
 80034a8:	4a04      	ldr	r2, [pc, #16]	; (80034bc <_sbrk+0x1c>)
 80034aa:	6810      	ldr	r0, [r2, #0]
	heap_end += incr;
 80034ac:	4403      	add	r3, r0
 80034ae:	6013      	str	r3, [r2, #0]

	return (void *) prev_heap_end;
}
 80034b0:	4770      	bx	lr
		heap_end = & end;
 80034b2:	4903      	ldr	r1, [pc, #12]	; (80034c0 <_sbrk+0x20>)
 80034b4:	4a01      	ldr	r2, [pc, #4]	; (80034bc <_sbrk+0x1c>)
 80034b6:	6011      	str	r1, [r2, #0]
 80034b8:	e7f6      	b.n	80034a8 <_sbrk+0x8>
 80034ba:	bf00      	nop
 80034bc:	2000027c 	.word	0x2000027c
 80034c0:	20000450 	.word	0x20000450

080034c4 <_close>:

int _close(int32_t file)
{
	errno = ENOSYS;
 80034c4:	2258      	movs	r2, #88	; 0x58
 80034c6:	4b02      	ldr	r3, [pc, #8]	; (80034d0 <_close+0xc>)
 80034c8:	601a      	str	r2, [r3, #0]
	return -1;
}
 80034ca:	f04f 30ff 	mov.w	r0, #4294967295
 80034ce:	4770      	bx	lr
 80034d0:	2000044c 	.word	0x2000044c

080034d4 <_fstat>:


int _fstat(int32_t file, struct stat *st)
{
	errno = ENOSYS;
 80034d4:	2258      	movs	r2, #88	; 0x58
 80034d6:	4b02      	ldr	r3, [pc, #8]	; (80034e0 <_fstat+0xc>)
 80034d8:	601a      	str	r2, [r3, #0]
	return -1;
}
 80034da:	f04f 30ff 	mov.w	r0, #4294967295
 80034de:	4770      	bx	lr
 80034e0:	2000044c 	.word	0x2000044c

080034e4 <_isatty>:

int _isatty(int32_t file)
{
	errno = ENOSYS;
 80034e4:	2258      	movs	r2, #88	; 0x58
 80034e6:	4b02      	ldr	r3, [pc, #8]	; (80034f0 <_isatty+0xc>)
 80034e8:	601a      	str	r2, [r3, #0]
	return 0;
}
 80034ea:	2000      	movs	r0, #0
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	2000044c 	.word	0x2000044c

080034f4 <_lseek>:

int _lseek(int32_t file, int32_t ptr, int32_t dir)
{
	errno = ENOSYS;
 80034f4:	2258      	movs	r2, #88	; 0x58
 80034f6:	4b02      	ldr	r3, [pc, #8]	; (8003500 <_lseek+0xc>)
 80034f8:	601a      	str	r2, [r3, #0]
	return -1;
}
 80034fa:	f04f 30ff 	mov.w	r0, #4294967295
 80034fe:	4770      	bx	lr
 8003500:	2000044c 	.word	0x2000044c

08003504 <_read>:

int _read(int32_t file, uint8_t *ptr, int32_t len)
{
	errno = ENOSYS;
 8003504:	2258      	movs	r2, #88	; 0x58
 8003506:	4b02      	ldr	r3, [pc, #8]	; (8003510 <_read+0xc>)
 8003508:	601a      	str	r2, [r3, #0]
	return -1;
}
 800350a:	f04f 30ff 	mov.w	r0, #4294967295
 800350e:	4770      	bx	lr
 8003510:	2000044c 	.word	0x2000044c

08003514 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8003514:	4b0f      	ldr	r3, [pc, #60]	; (8003554 <SystemInit+0x40>)
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	f042 0201 	orr.w	r2, r2, #1
 800351c:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 800351e:	6859      	ldr	r1, [r3, #4]
 8003520:	4a0d      	ldr	r2, [pc, #52]	; (8003558 <SystemInit+0x44>)
 8003522:	400a      	ands	r2, r1
 8003524:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8003526:	681a      	ldr	r2, [r3, #0]
 8003528:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 800352c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003530:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003538:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800353a:	685a      	ldr	r2, [r3, #4]
 800353c:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003540:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8003542:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8003546:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003548:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800354c:	4b03      	ldr	r3, [pc, #12]	; (800355c <SystemInit+0x48>)
 800354e:	609a      	str	r2, [r3, #8]
 8003550:	4770      	bx	lr
 8003552:	bf00      	nop
 8003554:	40021000 	.word	0x40021000
 8003558:	f8ff0000 	.word	0xf8ff0000
 800355c:	e000ed00 	.word	0xe000ed00

08003560 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003560:	b500      	push	{lr}
 8003562:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim4.Instance = TIM4;
 8003564:	4817      	ldr	r0, [pc, #92]	; (80035c4 <MX_TIM4_Init+0x64>)
 8003566:	4b18      	ldr	r3, [pc, #96]	; (80035c8 <MX_TIM4_Init+0x68>)
 8003568:	6003      	str	r3, [r0, #0]
  htim4.Init.Prescaler = 0;
 800356a:	2300      	movs	r3, #0
 800356c:	6043      	str	r3, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800356e:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 0;
 8003570:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003572:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003574:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003576:	f7fe fe5f 	bl	8002238 <HAL_TIM_Base_Init>
 800357a:	b998      	cbnz	r0, 80035a4 <MX_TIM4_Init+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800357c:	a906      	add	r1, sp, #24
 800357e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003582:	f841 3d10 	str.w	r3, [r1, #-16]!
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003586:	480f      	ldr	r0, [pc, #60]	; (80035c4 <MX_TIM4_Init+0x64>)
 8003588:	f7fe fcc2 	bl	8001f10 <HAL_TIM_ConfigClockSource>
 800358c:	b978      	cbnz	r0, 80035ae <MX_TIM4_Init+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800358e:	2300      	movs	r3, #0
 8003590:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003592:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003594:	4669      	mov	r1, sp
 8003596:	480b      	ldr	r0, [pc, #44]	; (80035c4 <MX_TIM4_Init+0x64>)
 8003598:	f7fe ff90 	bl	80024bc <HAL_TIMEx_MasterConfigSynchronization>
 800359c:	b960      	cbnz	r0, 80035b8 <MX_TIM4_Init+0x58>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

}
 800359e:	b007      	add	sp, #28
 80035a0:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 80035a4:	218a      	movs	r1, #138	; 0x8a
 80035a6:	4809      	ldr	r0, [pc, #36]	; (80035cc <MX_TIM4_Init+0x6c>)
 80035a8:	f7ff fc10 	bl	8002dcc <_Error_Handler>
 80035ac:	e7e6      	b.n	800357c <MX_TIM4_Init+0x1c>
    _Error_Handler(__FILE__, __LINE__);
 80035ae:	2190      	movs	r1, #144	; 0x90
 80035b0:	4806      	ldr	r0, [pc, #24]	; (80035cc <MX_TIM4_Init+0x6c>)
 80035b2:	f7ff fc0b 	bl	8002dcc <_Error_Handler>
 80035b6:	e7ea      	b.n	800358e <MX_TIM4_Init+0x2e>
    _Error_Handler(__FILE__, __LINE__);
 80035b8:	2197      	movs	r1, #151	; 0x97
 80035ba:	4804      	ldr	r0, [pc, #16]	; (80035cc <MX_TIM4_Init+0x6c>)
 80035bc:	f7ff fc06 	bl	8002dcc <_Error_Handler>
}
 80035c0:	e7ed      	b.n	800359e <MX_TIM4_Init+0x3e>
 80035c2:	bf00      	nop
 80035c4:	2000030c 	.word	0x2000030c
 80035c8:	40000800 	.word	0x40000800
 80035cc:	08006270 	.word	0x08006270

080035d0 <HAL_TIM_PWM_MspInit>:
  HAL_TIM_MspPostInit(&htim5);

}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80035d0:	b084      	sub	sp, #16

  if(tim_pwmHandle->Instance==TIM2)
 80035d2:	6803      	ldr	r3, [r0, #0]
 80035d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035d8:	d007      	beq.n	80035ea <HAL_TIM_PWM_MspInit+0x1a>
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM3)
 80035da:	4a15      	ldr	r2, [pc, #84]	; (8003630 <HAL_TIM_PWM_MspInit+0x60>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d010      	beq.n	8003602 <HAL_TIM_PWM_MspInit+0x32>
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_pwmHandle->Instance==TIM5)
 80035e0:	4a14      	ldr	r2, [pc, #80]	; (8003634 <HAL_TIM_PWM_MspInit+0x64>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d018      	beq.n	8003618 <HAL_TIM_PWM_MspInit+0x48>
    __HAL_RCC_TIM5_CLK_ENABLE();
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80035e6:	b004      	add	sp, #16
 80035e8:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035ea:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80035ee:	69da      	ldr	r2, [r3, #28]
 80035f0:	f042 0201 	orr.w	r2, r2, #1
 80035f4:	61da      	str	r2, [r3, #28]
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	f003 0301 	and.w	r3, r3, #1
 80035fc:	9301      	str	r3, [sp, #4]
 80035fe:	9b01      	ldr	r3, [sp, #4]
 8003600:	e7f1      	b.n	80035e6 <HAL_TIM_PWM_MspInit+0x16>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003602:	4b0d      	ldr	r3, [pc, #52]	; (8003638 <HAL_TIM_PWM_MspInit+0x68>)
 8003604:	69da      	ldr	r2, [r3, #28]
 8003606:	f042 0202 	orr.w	r2, r2, #2
 800360a:	61da      	str	r2, [r3, #28]
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	9302      	str	r3, [sp, #8]
 8003614:	9b02      	ldr	r3, [sp, #8]
 8003616:	e7e6      	b.n	80035e6 <HAL_TIM_PWM_MspInit+0x16>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003618:	4b07      	ldr	r3, [pc, #28]	; (8003638 <HAL_TIM_PWM_MspInit+0x68>)
 800361a:	69da      	ldr	r2, [r3, #28]
 800361c:	f042 0208 	orr.w	r2, r2, #8
 8003620:	61da      	str	r2, [r3, #28]
 8003622:	69db      	ldr	r3, [r3, #28]
 8003624:	f003 0308 	and.w	r3, r3, #8
 8003628:	9303      	str	r3, [sp, #12]
 800362a:	9b03      	ldr	r3, [sp, #12]
}
 800362c:	e7db      	b.n	80035e6 <HAL_TIM_PWM_MspInit+0x16>
 800362e:	bf00      	nop
 8003630:	40000400 	.word	0x40000400
 8003634:	40000c00 	.word	0x40000c00
 8003638:	40021000 	.word	0x40021000

0800363c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM4)
 800363c:	6802      	ldr	r2, [r0, #0]
 800363e:	4b09      	ldr	r3, [pc, #36]	; (8003664 <HAL_TIM_Base_MspInit+0x28>)
 8003640:	429a      	cmp	r2, r3
 8003642:	d000      	beq.n	8003646 <HAL_TIM_Base_MspInit+0xa>
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003644:	4770      	bx	lr
{
 8003646:	b082      	sub	sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003648:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800364c:	69da      	ldr	r2, [r3, #28]
 800364e:	f042 0204 	orr.w	r2, r2, #4
 8003652:	61da      	str	r2, [r3, #28]
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	f003 0304 	and.w	r3, r3, #4
 800365a:	9301      	str	r3, [sp, #4]
 800365c:	9b01      	ldr	r3, [sp, #4]
}
 800365e:	b002      	add	sp, #8
 8003660:	e7f0      	b.n	8003644 <HAL_TIM_Base_MspInit+0x8>
 8003662:	bf00      	nop
 8003664:	40000800 	.word	0x40000800

08003668 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003668:	b500      	push	{lr}
 800366a:	b085      	sub	sp, #20

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 800366c:	6803      	ldr	r3, [r0, #0]
 800366e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003672:	d008      	beq.n	8003686 <HAL_TIM_MspPostInit+0x1e>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM3)
 8003674:	4a1c      	ldr	r2, [pc, #112]	; (80036e8 <HAL_TIM_MspPostInit+0x80>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d019      	beq.n	80036ae <HAL_TIM_MspPostInit+0x46>

  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM5)
 800367a:	4a1c      	ldr	r2, [pc, #112]	; (80036ec <HAL_TIM_MspPostInit+0x84>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d028      	beq.n	80036d2 <HAL_TIM_MspPostInit+0x6a>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003680:	b005      	add	sp, #20
 8003682:	f85d fb04 	ldr.w	pc, [sp], #4
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003686:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800368a:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800368c:	2302      	movs	r3, #2
 800368e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003690:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003692:	4669      	mov	r1, sp
 8003694:	4816      	ldr	r0, [pc, #88]	; (80036f0 <HAL_TIM_MspPostInit+0x88>)
 8003696:	f7fd fe1f 	bl	80012d8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800369a:	4a16      	ldr	r2, [pc, #88]	; (80036f4 <HAL_TIM_MspPostInit+0x8c>)
 800369c:	6853      	ldr	r3, [r2, #4]
 800369e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036a2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80036a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036aa:	6053      	str	r3, [r2, #4]
 80036ac:	e7e8      	b.n	8003680 <HAL_TIM_MspPostInit+0x18>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80036ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80036b2:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036b4:	2302      	movs	r3, #2
 80036b6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036b8:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80036ba:	4669      	mov	r1, sp
 80036bc:	480e      	ldr	r0, [pc, #56]	; (80036f8 <HAL_TIM_MspPostInit+0x90>)
 80036be:	f7fd fe0b 	bl	80012d8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 80036c2:	4a0c      	ldr	r2, [pc, #48]	; (80036f4 <HAL_TIM_MspPostInit+0x8c>)
 80036c4:	6853      	ldr	r3, [r2, #4]
 80036c6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80036ca:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80036ce:	6053      	str	r3, [r2, #4]
 80036d0:	e7d6      	b.n	8003680 <HAL_TIM_MspPostInit+0x18>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80036d2:	2308      	movs	r3, #8
 80036d4:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036d6:	2302      	movs	r3, #2
 80036d8:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80036da:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036dc:	4669      	mov	r1, sp
 80036de:	4807      	ldr	r0, [pc, #28]	; (80036fc <HAL_TIM_MspPostInit+0x94>)
 80036e0:	f7fd fdfa 	bl	80012d8 <HAL_GPIO_Init>
}
 80036e4:	e7cc      	b.n	8003680 <HAL_TIM_MspPostInit+0x18>
 80036e6:	bf00      	nop
 80036e8:	40000400 	.word	0x40000400
 80036ec:	40000c00 	.word	0x40000c00
 80036f0:	40010c00 	.word	0x40010c00
 80036f4:	40010000 	.word	0x40010000
 80036f8:	40011000 	.word	0x40011000
 80036fc:	40010800 	.word	0x40010800

08003700 <MX_TIM2_Init>:
{
 8003700:	b500      	push	{lr}
 8003702:	b08b      	sub	sp, #44	; 0x2c
  htim2.Instance = TIM2;
 8003704:	481c      	ldr	r0, [pc, #112]	; (8003778 <MX_TIM2_Init+0x78>)
 8003706:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800370a:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 6399;
 800370c:	f641 03ff 	movw	r3, #6399	; 0x18ff
 8003710:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003712:	2300      	movs	r3, #0
 8003714:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 9;
 8003716:	2209      	movs	r2, #9
 8003718:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800371a:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800371c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800371e:	f7fe fda4 	bl	800226a <HAL_TIM_PWM_Init>
 8003722:	b9c8      	cbnz	r0, 8003758 <MX_TIM2_Init+0x58>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003724:	2300      	movs	r3, #0
 8003726:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003728:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800372a:	a908      	add	r1, sp, #32
 800372c:	4812      	ldr	r0, [pc, #72]	; (8003778 <MX_TIM2_Init+0x78>)
 800372e:	f7fe fec5 	bl	80024bc <HAL_TIMEx_MasterConfigSynchronization>
 8003732:	b9b0      	cbnz	r0, 8003762 <MX_TIM2_Init+0x62>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003734:	2360      	movs	r3, #96	; 0x60
 8003736:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8003738:	2300      	movs	r3, #0
 800373a:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800373c:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800373e:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003740:	2208      	movs	r2, #8
 8003742:	a901      	add	r1, sp, #4
 8003744:	480c      	ldr	r0, [pc, #48]	; (8003778 <MX_TIM2_Init+0x78>)
 8003746:	f7fe fde3 	bl	8002310 <HAL_TIM_PWM_ConfigChannel>
 800374a:	b978      	cbnz	r0, 800376c <MX_TIM2_Init+0x6c>
  HAL_TIM_MspPostInit(&htim2);
 800374c:	480a      	ldr	r0, [pc, #40]	; (8003778 <MX_TIM2_Init+0x78>)
 800374e:	f7ff ff8b 	bl	8003668 <HAL_TIM_MspPostInit>
}
 8003752:	b00b      	add	sp, #44	; 0x2c
 8003754:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003758:	2142      	movs	r1, #66	; 0x42
 800375a:	4808      	ldr	r0, [pc, #32]	; (800377c <MX_TIM2_Init+0x7c>)
 800375c:	f7ff fb36 	bl	8002dcc <_Error_Handler>
 8003760:	e7e0      	b.n	8003724 <MX_TIM2_Init+0x24>
    _Error_Handler(__FILE__, __LINE__);
 8003762:	2149      	movs	r1, #73	; 0x49
 8003764:	4805      	ldr	r0, [pc, #20]	; (800377c <MX_TIM2_Init+0x7c>)
 8003766:	f7ff fb31 	bl	8002dcc <_Error_Handler>
 800376a:	e7e3      	b.n	8003734 <MX_TIM2_Init+0x34>
    _Error_Handler(__FILE__, __LINE__);
 800376c:	2152      	movs	r1, #82	; 0x52
 800376e:	4803      	ldr	r0, [pc, #12]	; (800377c <MX_TIM2_Init+0x7c>)
 8003770:	f7ff fb2c 	bl	8002dcc <_Error_Handler>
 8003774:	e7ea      	b.n	800374c <MX_TIM2_Init+0x4c>
 8003776:	bf00      	nop
 8003778:	200003cc 	.word	0x200003cc
 800377c:	08006270 	.word	0x08006270

08003780 <MX_TIM3_Init>:
{
 8003780:	b500      	push	{lr}
 8003782:	b08b      	sub	sp, #44	; 0x2c
  htim3.Instance = TIM3;
 8003784:	481b      	ldr	r0, [pc, #108]	; (80037f4 <MX_TIM3_Init+0x74>)
 8003786:	4b1c      	ldr	r3, [pc, #112]	; (80037f8 <MX_TIM3_Init+0x78>)
 8003788:	6003      	str	r3, [r0, #0]
  htim3.Init.Prescaler = 6399;
 800378a:	f641 03ff 	movw	r3, #6399	; 0x18ff
 800378e:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003790:	2300      	movs	r3, #0
 8003792:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 9;
 8003794:	2209      	movs	r2, #9
 8003796:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003798:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800379a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800379c:	f7fe fd65 	bl	800226a <HAL_TIM_PWM_Init>
 80037a0:	b9c8      	cbnz	r0, 80037d6 <MX_TIM3_Init+0x56>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80037a2:	2300      	movs	r3, #0
 80037a4:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80037a6:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80037a8:	a908      	add	r1, sp, #32
 80037aa:	4812      	ldr	r0, [pc, #72]	; (80037f4 <MX_TIM3_Init+0x74>)
 80037ac:	f7fe fe86 	bl	80024bc <HAL_TIMEx_MasterConfigSynchronization>
 80037b0:	b9b0      	cbnz	r0, 80037e0 <MX_TIM3_Init+0x60>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80037b2:	2360      	movs	r3, #96	; 0x60
 80037b4:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 80037b6:	2300      	movs	r3, #0
 80037b8:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80037ba:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80037bc:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80037be:	220c      	movs	r2, #12
 80037c0:	a901      	add	r1, sp, #4
 80037c2:	480c      	ldr	r0, [pc, #48]	; (80037f4 <MX_TIM3_Init+0x74>)
 80037c4:	f7fe fda4 	bl	8002310 <HAL_TIM_PWM_ConfigChannel>
 80037c8:	b978      	cbnz	r0, 80037ea <MX_TIM3_Init+0x6a>
  HAL_TIM_MspPostInit(&htim3);
 80037ca:	480a      	ldr	r0, [pc, #40]	; (80037f4 <MX_TIM3_Init+0x74>)
 80037cc:	f7ff ff4c 	bl	8003668 <HAL_TIM_MspPostInit>
}
 80037d0:	b00b      	add	sp, #44	; 0x2c
 80037d2:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 80037d6:	2166      	movs	r1, #102	; 0x66
 80037d8:	4808      	ldr	r0, [pc, #32]	; (80037fc <MX_TIM3_Init+0x7c>)
 80037da:	f7ff faf7 	bl	8002dcc <_Error_Handler>
 80037de:	e7e0      	b.n	80037a2 <MX_TIM3_Init+0x22>
    _Error_Handler(__FILE__, __LINE__);
 80037e0:	216d      	movs	r1, #109	; 0x6d
 80037e2:	4806      	ldr	r0, [pc, #24]	; (80037fc <MX_TIM3_Init+0x7c>)
 80037e4:	f7ff faf2 	bl	8002dcc <_Error_Handler>
 80037e8:	e7e3      	b.n	80037b2 <MX_TIM3_Init+0x32>
    _Error_Handler(__FILE__, __LINE__);
 80037ea:	2176      	movs	r1, #118	; 0x76
 80037ec:	4803      	ldr	r0, [pc, #12]	; (80037fc <MX_TIM3_Init+0x7c>)
 80037ee:	f7ff faed 	bl	8002dcc <_Error_Handler>
 80037f2:	e7ea      	b.n	80037ca <MX_TIM3_Init+0x4a>
 80037f4:	2000038c 	.word	0x2000038c
 80037f8:	40000400 	.word	0x40000400
 80037fc:	08006270 	.word	0x08006270

08003800 <MX_TIM5_Init>:
{
 8003800:	b500      	push	{lr}
 8003802:	b08b      	sub	sp, #44	; 0x2c
  htim5.Instance = TIM5;
 8003804:	481a      	ldr	r0, [pc, #104]	; (8003870 <MX_TIM5_Init+0x70>)
 8003806:	4b1b      	ldr	r3, [pc, #108]	; (8003874 <MX_TIM5_Init+0x74>)
 8003808:	6003      	str	r3, [r0, #0]
  htim5.Init.Prescaler = 0;
 800380a:	2300      	movs	r3, #0
 800380c:	6043      	str	r3, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800380e:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 0;
 8003810:	60c3      	str	r3, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003812:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003814:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003816:	f7fe fd28 	bl	800226a <HAL_TIM_PWM_Init>
 800381a:	b9c8      	cbnz	r0, 8003850 <MX_TIM5_Init+0x50>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800381c:	2300      	movs	r3, #0
 800381e:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003820:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003822:	a908      	add	r1, sp, #32
 8003824:	4812      	ldr	r0, [pc, #72]	; (8003870 <MX_TIM5_Init+0x70>)
 8003826:	f7fe fe49 	bl	80024bc <HAL_TIMEx_MasterConfigSynchronization>
 800382a:	b9b0      	cbnz	r0, 800385a <MX_TIM5_Init+0x5a>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800382c:	2360      	movs	r3, #96	; 0x60
 800382e:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 8003830:	2300      	movs	r3, #0
 8003832:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003834:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003836:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003838:	220c      	movs	r2, #12
 800383a:	a901      	add	r1, sp, #4
 800383c:	480c      	ldr	r0, [pc, #48]	; (8003870 <MX_TIM5_Init+0x70>)
 800383e:	f7fe fd67 	bl	8002310 <HAL_TIM_PWM_ConfigChannel>
 8003842:	b978      	cbnz	r0, 8003864 <MX_TIM5_Init+0x64>
  HAL_TIM_MspPostInit(&htim5);
 8003844:	480a      	ldr	r0, [pc, #40]	; (8003870 <MX_TIM5_Init+0x70>)
 8003846:	f7ff ff0f 	bl	8003668 <HAL_TIM_MspPostInit>
}
 800384a:	b00b      	add	sp, #44	; 0x2c
 800384c:	f85d fb04 	ldr.w	pc, [sp], #4
    _Error_Handler(__FILE__, __LINE__);
 8003850:	21a9      	movs	r1, #169	; 0xa9
 8003852:	4809      	ldr	r0, [pc, #36]	; (8003878 <MX_TIM5_Init+0x78>)
 8003854:	f7ff faba 	bl	8002dcc <_Error_Handler>
 8003858:	e7e0      	b.n	800381c <MX_TIM5_Init+0x1c>
    _Error_Handler(__FILE__, __LINE__);
 800385a:	21b0      	movs	r1, #176	; 0xb0
 800385c:	4806      	ldr	r0, [pc, #24]	; (8003878 <MX_TIM5_Init+0x78>)
 800385e:	f7ff fab5 	bl	8002dcc <_Error_Handler>
 8003862:	e7e3      	b.n	800382c <MX_TIM5_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 8003864:	21b9      	movs	r1, #185	; 0xb9
 8003866:	4804      	ldr	r0, [pc, #16]	; (8003878 <MX_TIM5_Init+0x78>)
 8003868:	f7ff fab0 	bl	8002dcc <_Error_Handler>
 800386c:	e7ea      	b.n	8003844 <MX_TIM5_Init+0x44>
 800386e:	bf00      	nop
 8003870:	2000034c 	.word	0x2000034c
 8003874:	40000c00 	.word	0x40000c00
 8003878:	08006270 	.word	0x08006270

0800387c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800387c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 800387e:	480b      	ldr	r0, [pc, #44]	; (80038ac <MX_USART1_UART_Init+0x30>)
 8003880:	4b0b      	ldr	r3, [pc, #44]	; (80038b0 <MX_USART1_UART_Init+0x34>)
 8003882:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8003884:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8003888:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800388a:	2300      	movs	r3, #0
 800388c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800388e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003890:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003892:	220c      	movs	r2, #12
 8003894:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003896:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003898:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800389a:	f7fe ff45 	bl	8002728 <HAL_UART_Init>
 800389e:	b900      	cbnz	r0, 80038a2 <MX_USART1_UART_Init+0x26>
 80038a0:	bd08      	pop	{r3, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 80038a2:	2142      	movs	r1, #66	; 0x42
 80038a4:	4803      	ldr	r0, [pc, #12]	; (80038b4 <MX_USART1_UART_Init+0x38>)
 80038a6:	f7ff fa91 	bl	8002dcc <_Error_Handler>
  }

}
 80038aa:	e7f9      	b.n	80038a0 <MX_USART1_UART_Init+0x24>
 80038ac:	2000040c 	.word	0x2000040c
 80038b0:	40013800 	.word	0x40013800
 80038b4:	08006280 	.word	0x08006280

080038b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==USART1)
 80038b8:	6802      	ldr	r2, [r0, #0]
 80038ba:	4b14      	ldr	r3, [pc, #80]	; (800390c <HAL_UART_MspInit+0x54>)
 80038bc:	429a      	cmp	r2, r3
 80038be:	d000      	beq.n	80038c2 <HAL_UART_MspInit+0xa>
 80038c0:	4770      	bx	lr
{
 80038c2:	b510      	push	{r4, lr}
 80038c4:	b086      	sub	sp, #24
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80038c6:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80038ca:	699a      	ldr	r2, [r3, #24]
 80038cc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80038d0:	619a      	str	r2, [r3, #24]
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038d8:	9301      	str	r3, [sp, #4]
 80038da:	9b01      	ldr	r3, [sp, #4]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80038dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80038e0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038e2:	2302      	movs	r3, #2
 80038e4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80038e6:	2303      	movs	r3, #3
 80038e8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80038ea:	4c09      	ldr	r4, [pc, #36]	; (8003910 <HAL_UART_MspInit+0x58>)
 80038ec:	a902      	add	r1, sp, #8
 80038ee:	4620      	mov	r0, r4
 80038f0:	f7fd fcf2 	bl	80012d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80038f8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80038fa:	2300      	movs	r3, #0
 80038fc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038fe:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003900:	a902      	add	r1, sp, #8
 8003902:	4620      	mov	r0, r4
 8003904:	f7fd fce8 	bl	80012d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003908:	b006      	add	sp, #24
 800390a:	bd10      	pop	{r4, pc}
 800390c:	40013800 	.word	0x40013800
 8003910:	40010800 	.word	0x40010800

08003914 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003914:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003916:	e003      	b.n	8003920 <LoopCopyDataInit>

08003918 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003918:	4b0b      	ldr	r3, [pc, #44]	; (8003948 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800391a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800391c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800391e:	3104      	adds	r1, #4

08003920 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8003920:	480a      	ldr	r0, [pc, #40]	; (800394c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8003922:	4b0b      	ldr	r3, [pc, #44]	; (8003950 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003924:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003926:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003928:	d3f6      	bcc.n	8003918 <CopyDataInit>
  ldr r2, =_sbss
 800392a:	4a0a      	ldr	r2, [pc, #40]	; (8003954 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800392c:	e002      	b.n	8003934 <LoopFillZerobss>

0800392e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800392e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8003930:	f842 3b04 	str.w	r3, [r2], #4

08003934 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003934:	4b08      	ldr	r3, [pc, #32]	; (8003958 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003936:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003938:	d3f9      	bcc.n	800392e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800393a:	f7ff fdeb 	bl	8003514 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800393e:	f000 f80f 	bl	8003960 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003942:	f7ff fa93 	bl	8002e6c <main>
  bx lr
 8003946:	4770      	bx	lr
  ldr r3, =_sidata
 8003948:	08006558 	.word	0x08006558
  ldr r0, =_sdata
 800394c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8003950:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8003954:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8003958:	20000450 	.word	0x20000450

0800395c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800395c:	e7fe      	b.n	800395c <ADC1_2_IRQHandler>
	...

08003960 <__libc_init_array>:
 8003960:	b570      	push	{r4, r5, r6, lr}
 8003962:	2500      	movs	r5, #0
 8003964:	4e0c      	ldr	r6, [pc, #48]	; (8003998 <__libc_init_array+0x38>)
 8003966:	4c0d      	ldr	r4, [pc, #52]	; (800399c <__libc_init_array+0x3c>)
 8003968:	1ba4      	subs	r4, r4, r6
 800396a:	10a4      	asrs	r4, r4, #2
 800396c:	42a5      	cmp	r5, r4
 800396e:	d109      	bne.n	8003984 <__libc_init_array+0x24>
 8003970:	f002 fc26 	bl	80061c0 <_init>
 8003974:	2500      	movs	r5, #0
 8003976:	4e0a      	ldr	r6, [pc, #40]	; (80039a0 <__libc_init_array+0x40>)
 8003978:	4c0a      	ldr	r4, [pc, #40]	; (80039a4 <__libc_init_array+0x44>)
 800397a:	1ba4      	subs	r4, r4, r6
 800397c:	10a4      	asrs	r4, r4, #2
 800397e:	42a5      	cmp	r5, r4
 8003980:	d105      	bne.n	800398e <__libc_init_array+0x2e>
 8003982:	bd70      	pop	{r4, r5, r6, pc}
 8003984:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003988:	4798      	blx	r3
 800398a:	3501      	adds	r5, #1
 800398c:	e7ee      	b.n	800396c <__libc_init_array+0xc>
 800398e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003992:	4798      	blx	r3
 8003994:	3501      	adds	r5, #1
 8003996:	e7f2      	b.n	800397e <__libc_init_array+0x1e>
 8003998:	08006550 	.word	0x08006550
 800399c:	08006550 	.word	0x08006550
 80039a0:	08006550 	.word	0x08006550
 80039a4:	08006554 	.word	0x08006554

080039a8 <__cvt>:
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80039ae:	461e      	mov	r6, r3
 80039b0:	bfbb      	ittet	lt
 80039b2:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80039b6:	461e      	movlt	r6, r3
 80039b8:	2300      	movge	r3, #0
 80039ba:	232d      	movlt	r3, #45	; 0x2d
 80039bc:	b088      	sub	sp, #32
 80039be:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80039c0:	9912      	ldr	r1, [sp, #72]	; 0x48
 80039c2:	f027 0720 	bic.w	r7, r7, #32
 80039c6:	2f46      	cmp	r7, #70	; 0x46
 80039c8:	4614      	mov	r4, r2
 80039ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80039cc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80039d0:	700b      	strb	r3, [r1, #0]
 80039d2:	d004      	beq.n	80039de <__cvt+0x36>
 80039d4:	2f45      	cmp	r7, #69	; 0x45
 80039d6:	d100      	bne.n	80039da <__cvt+0x32>
 80039d8:	3501      	adds	r5, #1
 80039da:	2302      	movs	r3, #2
 80039dc:	e000      	b.n	80039e0 <__cvt+0x38>
 80039de:	2303      	movs	r3, #3
 80039e0:	aa07      	add	r2, sp, #28
 80039e2:	9204      	str	r2, [sp, #16]
 80039e4:	aa06      	add	r2, sp, #24
 80039e6:	9203      	str	r2, [sp, #12]
 80039e8:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 80039ec:	4622      	mov	r2, r4
 80039ee:	4633      	mov	r3, r6
 80039f0:	f000 fd96 	bl	8004520 <_dtoa_r>
 80039f4:	2f47      	cmp	r7, #71	; 0x47
 80039f6:	4680      	mov	r8, r0
 80039f8:	d102      	bne.n	8003a00 <__cvt+0x58>
 80039fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80039fc:	07db      	lsls	r3, r3, #31
 80039fe:	d526      	bpl.n	8003a4e <__cvt+0xa6>
 8003a00:	2f46      	cmp	r7, #70	; 0x46
 8003a02:	eb08 0905 	add.w	r9, r8, r5
 8003a06:	d111      	bne.n	8003a2c <__cvt+0x84>
 8003a08:	f898 3000 	ldrb.w	r3, [r8]
 8003a0c:	2b30      	cmp	r3, #48	; 0x30
 8003a0e:	d10a      	bne.n	8003a26 <__cvt+0x7e>
 8003a10:	2200      	movs	r2, #0
 8003a12:	2300      	movs	r3, #0
 8003a14:	4620      	mov	r0, r4
 8003a16:	4631      	mov	r1, r6
 8003a18:	f7fd f82e 	bl	8000a78 <__aeabi_dcmpeq>
 8003a1c:	b918      	cbnz	r0, 8003a26 <__cvt+0x7e>
 8003a1e:	f1c5 0501 	rsb	r5, r5, #1
 8003a22:	f8ca 5000 	str.w	r5, [sl]
 8003a26:	f8da 3000 	ldr.w	r3, [sl]
 8003a2a:	4499      	add	r9, r3
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	2300      	movs	r3, #0
 8003a30:	4620      	mov	r0, r4
 8003a32:	4631      	mov	r1, r6
 8003a34:	f7fd f820 	bl	8000a78 <__aeabi_dcmpeq>
 8003a38:	b938      	cbnz	r0, 8003a4a <__cvt+0xa2>
 8003a3a:	2230      	movs	r2, #48	; 0x30
 8003a3c:	9b07      	ldr	r3, [sp, #28]
 8003a3e:	4599      	cmp	r9, r3
 8003a40:	d905      	bls.n	8003a4e <__cvt+0xa6>
 8003a42:	1c59      	adds	r1, r3, #1
 8003a44:	9107      	str	r1, [sp, #28]
 8003a46:	701a      	strb	r2, [r3, #0]
 8003a48:	e7f8      	b.n	8003a3c <__cvt+0x94>
 8003a4a:	f8cd 901c 	str.w	r9, [sp, #28]
 8003a4e:	4640      	mov	r0, r8
 8003a50:	9b07      	ldr	r3, [sp, #28]
 8003a52:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003a54:	eba3 0308 	sub.w	r3, r3, r8
 8003a58:	6013      	str	r3, [r2, #0]
 8003a5a:	b008      	add	sp, #32
 8003a5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003a60 <__exponent>:
 8003a60:	4603      	mov	r3, r0
 8003a62:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a64:	2900      	cmp	r1, #0
 8003a66:	f803 2b02 	strb.w	r2, [r3], #2
 8003a6a:	bfb6      	itet	lt
 8003a6c:	222d      	movlt	r2, #45	; 0x2d
 8003a6e:	222b      	movge	r2, #43	; 0x2b
 8003a70:	4249      	neglt	r1, r1
 8003a72:	2909      	cmp	r1, #9
 8003a74:	7042      	strb	r2, [r0, #1]
 8003a76:	dd21      	ble.n	8003abc <__exponent+0x5c>
 8003a78:	f10d 0207 	add.w	r2, sp, #7
 8003a7c:	4617      	mov	r7, r2
 8003a7e:	260a      	movs	r6, #10
 8003a80:	fb91 f5f6 	sdiv	r5, r1, r6
 8003a84:	fb06 1115 	mls	r1, r6, r5, r1
 8003a88:	2d09      	cmp	r5, #9
 8003a8a:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8003a8e:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003a92:	f102 34ff 	add.w	r4, r2, #4294967295
 8003a96:	4629      	mov	r1, r5
 8003a98:	dc09      	bgt.n	8003aae <__exponent+0x4e>
 8003a9a:	3130      	adds	r1, #48	; 0x30
 8003a9c:	3a02      	subs	r2, #2
 8003a9e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003aa2:	42ba      	cmp	r2, r7
 8003aa4:	461c      	mov	r4, r3
 8003aa6:	d304      	bcc.n	8003ab2 <__exponent+0x52>
 8003aa8:	1a20      	subs	r0, r4, r0
 8003aaa:	b003      	add	sp, #12
 8003aac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aae:	4622      	mov	r2, r4
 8003ab0:	e7e6      	b.n	8003a80 <__exponent+0x20>
 8003ab2:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003ab6:	f803 1b01 	strb.w	r1, [r3], #1
 8003aba:	e7f2      	b.n	8003aa2 <__exponent+0x42>
 8003abc:	2230      	movs	r2, #48	; 0x30
 8003abe:	461c      	mov	r4, r3
 8003ac0:	4411      	add	r1, r2
 8003ac2:	f804 2b02 	strb.w	r2, [r4], #2
 8003ac6:	7059      	strb	r1, [r3, #1]
 8003ac8:	e7ee      	b.n	8003aa8 <__exponent+0x48>
	...

08003acc <_printf_float>:
 8003acc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ad0:	b091      	sub	sp, #68	; 0x44
 8003ad2:	460c      	mov	r4, r1
 8003ad4:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8003ad6:	4693      	mov	fp, r2
 8003ad8:	461e      	mov	r6, r3
 8003ada:	4605      	mov	r5, r0
 8003adc:	f001 fc70 	bl	80053c0 <_localeconv_r>
 8003ae0:	6803      	ldr	r3, [r0, #0]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	9309      	str	r3, [sp, #36]	; 0x24
 8003ae6:	f7fc fb9f 	bl	8000228 <strlen>
 8003aea:	2300      	movs	r3, #0
 8003aec:	930e      	str	r3, [sp, #56]	; 0x38
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	900a      	str	r0, [sp, #40]	; 0x28
 8003af2:	3307      	adds	r3, #7
 8003af4:	f023 0307 	bic.w	r3, r3, #7
 8003af8:	f103 0208 	add.w	r2, r3, #8
 8003afc:	f894 8018 	ldrb.w	r8, [r4, #24]
 8003b00:	f8d4 a000 	ldr.w	sl, [r4]
 8003b04:	603a      	str	r2, [r7, #0]
 8003b06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003b0e:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 8003b12:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 8003b14:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003b18:	930b      	str	r3, [sp, #44]	; 0x2c
 8003b1a:	f04f 32ff 	mov.w	r2, #4294967295
 8003b1e:	4ba6      	ldr	r3, [pc, #664]	; (8003db8 <_printf_float+0x2ec>)
 8003b20:	4638      	mov	r0, r7
 8003b22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b24:	f7fc ffda 	bl	8000adc <__aeabi_dcmpun>
 8003b28:	2800      	cmp	r0, #0
 8003b2a:	f040 81f7 	bne.w	8003f1c <_printf_float+0x450>
 8003b2e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b32:	4ba1      	ldr	r3, [pc, #644]	; (8003db8 <_printf_float+0x2ec>)
 8003b34:	4638      	mov	r0, r7
 8003b36:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003b38:	f7fc ffb2 	bl	8000aa0 <__aeabi_dcmple>
 8003b3c:	2800      	cmp	r0, #0
 8003b3e:	f040 81ed 	bne.w	8003f1c <_printf_float+0x450>
 8003b42:	2200      	movs	r2, #0
 8003b44:	2300      	movs	r3, #0
 8003b46:	4638      	mov	r0, r7
 8003b48:	4649      	mov	r1, r9
 8003b4a:	f7fc ff9f 	bl	8000a8c <__aeabi_dcmplt>
 8003b4e:	b110      	cbz	r0, 8003b56 <_printf_float+0x8a>
 8003b50:	232d      	movs	r3, #45	; 0x2d
 8003b52:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b56:	4b99      	ldr	r3, [pc, #612]	; (8003dbc <_printf_float+0x2f0>)
 8003b58:	4f99      	ldr	r7, [pc, #612]	; (8003dc0 <_printf_float+0x2f4>)
 8003b5a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003b5e:	bf98      	it	ls
 8003b60:	461f      	movls	r7, r3
 8003b62:	2303      	movs	r3, #3
 8003b64:	f04f 0900 	mov.w	r9, #0
 8003b68:	6123      	str	r3, [r4, #16]
 8003b6a:	f02a 0304 	bic.w	r3, sl, #4
 8003b6e:	6023      	str	r3, [r4, #0]
 8003b70:	9600      	str	r6, [sp, #0]
 8003b72:	465b      	mov	r3, fp
 8003b74:	aa0f      	add	r2, sp, #60	; 0x3c
 8003b76:	4621      	mov	r1, r4
 8003b78:	4628      	mov	r0, r5
 8003b7a:	f000 f9df 	bl	8003f3c <_printf_common>
 8003b7e:	3001      	adds	r0, #1
 8003b80:	f040 809a 	bne.w	8003cb8 <_printf_float+0x1ec>
 8003b84:	f04f 30ff 	mov.w	r0, #4294967295
 8003b88:	b011      	add	sp, #68	; 0x44
 8003b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b8e:	6862      	ldr	r2, [r4, #4]
 8003b90:	a80e      	add	r0, sp, #56	; 0x38
 8003b92:	1c53      	adds	r3, r2, #1
 8003b94:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 8003b98:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 8003b9c:	d141      	bne.n	8003c22 <_printf_float+0x156>
 8003b9e:	2206      	movs	r2, #6
 8003ba0:	6062      	str	r2, [r4, #4]
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	6023      	str	r3, [r4, #0]
 8003ba6:	9301      	str	r3, [sp, #4]
 8003ba8:	6863      	ldr	r3, [r4, #4]
 8003baa:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8003bae:	9005      	str	r0, [sp, #20]
 8003bb0:	9202      	str	r2, [sp, #8]
 8003bb2:	9300      	str	r3, [sp, #0]
 8003bb4:	463a      	mov	r2, r7
 8003bb6:	464b      	mov	r3, r9
 8003bb8:	9106      	str	r1, [sp, #24]
 8003bba:	f8cd 8010 	str.w	r8, [sp, #16]
 8003bbe:	f8cd e00c 	str.w	lr, [sp, #12]
 8003bc2:	4628      	mov	r0, r5
 8003bc4:	f7ff fef0 	bl	80039a8 <__cvt>
 8003bc8:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8003bcc:	2b47      	cmp	r3, #71	; 0x47
 8003bce:	4607      	mov	r7, r0
 8003bd0:	d109      	bne.n	8003be6 <_printf_float+0x11a>
 8003bd2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003bd4:	1cd8      	adds	r0, r3, #3
 8003bd6:	db02      	blt.n	8003bde <_printf_float+0x112>
 8003bd8:	6862      	ldr	r2, [r4, #4]
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	dd59      	ble.n	8003c92 <_printf_float+0x1c6>
 8003bde:	f1a8 0802 	sub.w	r8, r8, #2
 8003be2:	fa5f f888 	uxtb.w	r8, r8
 8003be6:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003bea:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003bec:	d836      	bhi.n	8003c5c <_printf_float+0x190>
 8003bee:	3901      	subs	r1, #1
 8003bf0:	4642      	mov	r2, r8
 8003bf2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003bf6:	910d      	str	r1, [sp, #52]	; 0x34
 8003bf8:	f7ff ff32 	bl	8003a60 <__exponent>
 8003bfc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003bfe:	4681      	mov	r9, r0
 8003c00:	1883      	adds	r3, r0, r2
 8003c02:	2a01      	cmp	r2, #1
 8003c04:	6123      	str	r3, [r4, #16]
 8003c06:	dc02      	bgt.n	8003c0e <_printf_float+0x142>
 8003c08:	6822      	ldr	r2, [r4, #0]
 8003c0a:	07d1      	lsls	r1, r2, #31
 8003c0c:	d501      	bpl.n	8003c12 <_printf_float+0x146>
 8003c0e:	3301      	adds	r3, #1
 8003c10:	6123      	str	r3, [r4, #16]
 8003c12:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d0aa      	beq.n	8003b70 <_printf_float+0xa4>
 8003c1a:	232d      	movs	r3, #45	; 0x2d
 8003c1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c20:	e7a6      	b.n	8003b70 <_printf_float+0xa4>
 8003c22:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8003c26:	d002      	beq.n	8003c2e <_printf_float+0x162>
 8003c28:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003c2c:	d1b9      	bne.n	8003ba2 <_printf_float+0xd6>
 8003c2e:	b19a      	cbz	r2, 8003c58 <_printf_float+0x18c>
 8003c30:	2100      	movs	r1, #0
 8003c32:	9106      	str	r1, [sp, #24]
 8003c34:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8003c38:	e88d 000c 	stmia.w	sp, {r2, r3}
 8003c3c:	6023      	str	r3, [r4, #0]
 8003c3e:	9005      	str	r0, [sp, #20]
 8003c40:	463a      	mov	r2, r7
 8003c42:	f8cd 8010 	str.w	r8, [sp, #16]
 8003c46:	f8cd e00c 	str.w	lr, [sp, #12]
 8003c4a:	9102      	str	r1, [sp, #8]
 8003c4c:	464b      	mov	r3, r9
 8003c4e:	4628      	mov	r0, r5
 8003c50:	f7ff feaa 	bl	80039a8 <__cvt>
 8003c54:	4607      	mov	r7, r0
 8003c56:	e7bc      	b.n	8003bd2 <_printf_float+0x106>
 8003c58:	2201      	movs	r2, #1
 8003c5a:	e7a1      	b.n	8003ba0 <_printf_float+0xd4>
 8003c5c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8003c60:	d119      	bne.n	8003c96 <_printf_float+0x1ca>
 8003c62:	2900      	cmp	r1, #0
 8003c64:	6863      	ldr	r3, [r4, #4]
 8003c66:	dd0c      	ble.n	8003c82 <_printf_float+0x1b6>
 8003c68:	6121      	str	r1, [r4, #16]
 8003c6a:	b913      	cbnz	r3, 8003c72 <_printf_float+0x1a6>
 8003c6c:	6822      	ldr	r2, [r4, #0]
 8003c6e:	07d2      	lsls	r2, r2, #31
 8003c70:	d502      	bpl.n	8003c78 <_printf_float+0x1ac>
 8003c72:	3301      	adds	r3, #1
 8003c74:	440b      	add	r3, r1
 8003c76:	6123      	str	r3, [r4, #16]
 8003c78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c7a:	f04f 0900 	mov.w	r9, #0
 8003c7e:	65a3      	str	r3, [r4, #88]	; 0x58
 8003c80:	e7c7      	b.n	8003c12 <_printf_float+0x146>
 8003c82:	b913      	cbnz	r3, 8003c8a <_printf_float+0x1be>
 8003c84:	6822      	ldr	r2, [r4, #0]
 8003c86:	07d0      	lsls	r0, r2, #31
 8003c88:	d501      	bpl.n	8003c8e <_printf_float+0x1c2>
 8003c8a:	3302      	adds	r3, #2
 8003c8c:	e7f3      	b.n	8003c76 <_printf_float+0x1aa>
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e7f1      	b.n	8003c76 <_printf_float+0x1aa>
 8003c92:	f04f 0867 	mov.w	r8, #103	; 0x67
 8003c96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003c9a:	4293      	cmp	r3, r2
 8003c9c:	db05      	blt.n	8003caa <_printf_float+0x1de>
 8003c9e:	6822      	ldr	r2, [r4, #0]
 8003ca0:	6123      	str	r3, [r4, #16]
 8003ca2:	07d1      	lsls	r1, r2, #31
 8003ca4:	d5e8      	bpl.n	8003c78 <_printf_float+0x1ac>
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	e7e5      	b.n	8003c76 <_printf_float+0x1aa>
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	bfcc      	ite	gt
 8003cae:	2301      	movgt	r3, #1
 8003cb0:	f1c3 0302 	rsble	r3, r3, #2
 8003cb4:	4413      	add	r3, r2
 8003cb6:	e7de      	b.n	8003c76 <_printf_float+0x1aa>
 8003cb8:	6823      	ldr	r3, [r4, #0]
 8003cba:	055a      	lsls	r2, r3, #21
 8003cbc:	d407      	bmi.n	8003cce <_printf_float+0x202>
 8003cbe:	6923      	ldr	r3, [r4, #16]
 8003cc0:	463a      	mov	r2, r7
 8003cc2:	4659      	mov	r1, fp
 8003cc4:	4628      	mov	r0, r5
 8003cc6:	47b0      	blx	r6
 8003cc8:	3001      	adds	r0, #1
 8003cca:	d12a      	bne.n	8003d22 <_printf_float+0x256>
 8003ccc:	e75a      	b.n	8003b84 <_printf_float+0xb8>
 8003cce:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8003cd2:	f240 80dc 	bls.w	8003e8e <_printf_float+0x3c2>
 8003cd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003cda:	2200      	movs	r2, #0
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f7fc fecb 	bl	8000a78 <__aeabi_dcmpeq>
 8003ce2:	2800      	cmp	r0, #0
 8003ce4:	d039      	beq.n	8003d5a <_printf_float+0x28e>
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	4a36      	ldr	r2, [pc, #216]	; (8003dc4 <_printf_float+0x2f8>)
 8003cea:	4659      	mov	r1, fp
 8003cec:	4628      	mov	r0, r5
 8003cee:	47b0      	blx	r6
 8003cf0:	3001      	adds	r0, #1
 8003cf2:	f43f af47 	beq.w	8003b84 <_printf_float+0xb8>
 8003cf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003cf8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	db02      	blt.n	8003d04 <_printf_float+0x238>
 8003cfe:	6823      	ldr	r3, [r4, #0]
 8003d00:	07d8      	lsls	r0, r3, #31
 8003d02:	d50e      	bpl.n	8003d22 <_printf_float+0x256>
 8003d04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d08:	4659      	mov	r1, fp
 8003d0a:	4628      	mov	r0, r5
 8003d0c:	47b0      	blx	r6
 8003d0e:	3001      	adds	r0, #1
 8003d10:	f43f af38 	beq.w	8003b84 <_printf_float+0xb8>
 8003d14:	2700      	movs	r7, #0
 8003d16:	f104 081a 	add.w	r8, r4, #26
 8003d1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	429f      	cmp	r7, r3
 8003d20:	db11      	blt.n	8003d46 <_printf_float+0x27a>
 8003d22:	6823      	ldr	r3, [r4, #0]
 8003d24:	079f      	lsls	r7, r3, #30
 8003d26:	d508      	bpl.n	8003d3a <_printf_float+0x26e>
 8003d28:	2700      	movs	r7, #0
 8003d2a:	f104 0819 	add.w	r8, r4, #25
 8003d2e:	68e3      	ldr	r3, [r4, #12]
 8003d30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003d32:	1a9b      	subs	r3, r3, r2
 8003d34:	429f      	cmp	r7, r3
 8003d36:	f2c0 80e7 	blt.w	8003f08 <_printf_float+0x43c>
 8003d3a:	68e0      	ldr	r0, [r4, #12]
 8003d3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003d3e:	4298      	cmp	r0, r3
 8003d40:	bfb8      	it	lt
 8003d42:	4618      	movlt	r0, r3
 8003d44:	e720      	b.n	8003b88 <_printf_float+0xbc>
 8003d46:	2301      	movs	r3, #1
 8003d48:	4642      	mov	r2, r8
 8003d4a:	4659      	mov	r1, fp
 8003d4c:	4628      	mov	r0, r5
 8003d4e:	47b0      	blx	r6
 8003d50:	3001      	adds	r0, #1
 8003d52:	f43f af17 	beq.w	8003b84 <_printf_float+0xb8>
 8003d56:	3701      	adds	r7, #1
 8003d58:	e7df      	b.n	8003d1a <_printf_float+0x24e>
 8003d5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	dc33      	bgt.n	8003dc8 <_printf_float+0x2fc>
 8003d60:	2301      	movs	r3, #1
 8003d62:	4a18      	ldr	r2, [pc, #96]	; (8003dc4 <_printf_float+0x2f8>)
 8003d64:	4659      	mov	r1, fp
 8003d66:	4628      	mov	r0, r5
 8003d68:	47b0      	blx	r6
 8003d6a:	3001      	adds	r0, #1
 8003d6c:	f43f af0a 	beq.w	8003b84 <_printf_float+0xb8>
 8003d70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d72:	b923      	cbnz	r3, 8003d7e <_printf_float+0x2b2>
 8003d74:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003d76:	b913      	cbnz	r3, 8003d7e <_printf_float+0x2b2>
 8003d78:	6823      	ldr	r3, [r4, #0]
 8003d7a:	07d9      	lsls	r1, r3, #31
 8003d7c:	d5d1      	bpl.n	8003d22 <_printf_float+0x256>
 8003d7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003d82:	4659      	mov	r1, fp
 8003d84:	4628      	mov	r0, r5
 8003d86:	47b0      	blx	r6
 8003d88:	3001      	adds	r0, #1
 8003d8a:	f43f aefb 	beq.w	8003b84 <_printf_float+0xb8>
 8003d8e:	f04f 0800 	mov.w	r8, #0
 8003d92:	f104 091a 	add.w	r9, r4, #26
 8003d96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d98:	425b      	negs	r3, r3
 8003d9a:	4598      	cmp	r8, r3
 8003d9c:	db01      	blt.n	8003da2 <_printf_float+0x2d6>
 8003d9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003da0:	e78e      	b.n	8003cc0 <_printf_float+0x1f4>
 8003da2:	2301      	movs	r3, #1
 8003da4:	464a      	mov	r2, r9
 8003da6:	4659      	mov	r1, fp
 8003da8:	4628      	mov	r0, r5
 8003daa:	47b0      	blx	r6
 8003dac:	3001      	adds	r0, #1
 8003dae:	f43f aee9 	beq.w	8003b84 <_printf_float+0xb8>
 8003db2:	f108 0801 	add.w	r8, r8, #1
 8003db6:	e7ee      	b.n	8003d96 <_printf_float+0x2ca>
 8003db8:	7fefffff 	.word	0x7fefffff
 8003dbc:	08006294 	.word	0x08006294
 8003dc0:	08006298 	.word	0x08006298
 8003dc4:	080062a4 	.word	0x080062a4
 8003dc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003dca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	bfa8      	it	ge
 8003dd0:	461a      	movge	r2, r3
 8003dd2:	2a00      	cmp	r2, #0
 8003dd4:	4690      	mov	r8, r2
 8003dd6:	dc36      	bgt.n	8003e46 <_printf_float+0x37a>
 8003dd8:	f04f 0a00 	mov.w	sl, #0
 8003ddc:	f104 031a 	add.w	r3, r4, #26
 8003de0:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003de4:	930b      	str	r3, [sp, #44]	; 0x2c
 8003de6:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8003dea:	eba9 0308 	sub.w	r3, r9, r8
 8003dee:	459a      	cmp	sl, r3
 8003df0:	db31      	blt.n	8003e56 <_printf_float+0x38a>
 8003df2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003df4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003df6:	429a      	cmp	r2, r3
 8003df8:	db38      	blt.n	8003e6c <_printf_float+0x3a0>
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	07da      	lsls	r2, r3, #31
 8003dfe:	d435      	bmi.n	8003e6c <_printf_float+0x3a0>
 8003e00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e02:	990d      	ldr	r1, [sp, #52]	; 0x34
 8003e04:	eba3 0209 	sub.w	r2, r3, r9
 8003e08:	eba3 0801 	sub.w	r8, r3, r1
 8003e0c:	4590      	cmp	r8, r2
 8003e0e:	bfa8      	it	ge
 8003e10:	4690      	movge	r8, r2
 8003e12:	f1b8 0f00 	cmp.w	r8, #0
 8003e16:	dc31      	bgt.n	8003e7c <_printf_float+0x3b0>
 8003e18:	2700      	movs	r7, #0
 8003e1a:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8003e1e:	f104 091a 	add.w	r9, r4, #26
 8003e22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8003e24:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003e26:	1a9b      	subs	r3, r3, r2
 8003e28:	eba3 0308 	sub.w	r3, r3, r8
 8003e2c:	429f      	cmp	r7, r3
 8003e2e:	f6bf af78 	bge.w	8003d22 <_printf_float+0x256>
 8003e32:	2301      	movs	r3, #1
 8003e34:	464a      	mov	r2, r9
 8003e36:	4659      	mov	r1, fp
 8003e38:	4628      	mov	r0, r5
 8003e3a:	47b0      	blx	r6
 8003e3c:	3001      	adds	r0, #1
 8003e3e:	f43f aea1 	beq.w	8003b84 <_printf_float+0xb8>
 8003e42:	3701      	adds	r7, #1
 8003e44:	e7ed      	b.n	8003e22 <_printf_float+0x356>
 8003e46:	4613      	mov	r3, r2
 8003e48:	4659      	mov	r1, fp
 8003e4a:	463a      	mov	r2, r7
 8003e4c:	4628      	mov	r0, r5
 8003e4e:	47b0      	blx	r6
 8003e50:	3001      	adds	r0, #1
 8003e52:	d1c1      	bne.n	8003dd8 <_printf_float+0x30c>
 8003e54:	e696      	b.n	8003b84 <_printf_float+0xb8>
 8003e56:	2301      	movs	r3, #1
 8003e58:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003e5a:	4659      	mov	r1, fp
 8003e5c:	4628      	mov	r0, r5
 8003e5e:	47b0      	blx	r6
 8003e60:	3001      	adds	r0, #1
 8003e62:	f43f ae8f 	beq.w	8003b84 <_printf_float+0xb8>
 8003e66:	f10a 0a01 	add.w	sl, sl, #1
 8003e6a:	e7bc      	b.n	8003de6 <_printf_float+0x31a>
 8003e6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e6e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e70:	4659      	mov	r1, fp
 8003e72:	4628      	mov	r0, r5
 8003e74:	47b0      	blx	r6
 8003e76:	3001      	adds	r0, #1
 8003e78:	d1c2      	bne.n	8003e00 <_printf_float+0x334>
 8003e7a:	e683      	b.n	8003b84 <_printf_float+0xb8>
 8003e7c:	4643      	mov	r3, r8
 8003e7e:	eb07 0209 	add.w	r2, r7, r9
 8003e82:	4659      	mov	r1, fp
 8003e84:	4628      	mov	r0, r5
 8003e86:	47b0      	blx	r6
 8003e88:	3001      	adds	r0, #1
 8003e8a:	d1c5      	bne.n	8003e18 <_printf_float+0x34c>
 8003e8c:	e67a      	b.n	8003b84 <_printf_float+0xb8>
 8003e8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003e90:	2a01      	cmp	r2, #1
 8003e92:	dc01      	bgt.n	8003e98 <_printf_float+0x3cc>
 8003e94:	07db      	lsls	r3, r3, #31
 8003e96:	d534      	bpl.n	8003f02 <_printf_float+0x436>
 8003e98:	2301      	movs	r3, #1
 8003e9a:	463a      	mov	r2, r7
 8003e9c:	4659      	mov	r1, fp
 8003e9e:	4628      	mov	r0, r5
 8003ea0:	47b0      	blx	r6
 8003ea2:	3001      	adds	r0, #1
 8003ea4:	f43f ae6e 	beq.w	8003b84 <_printf_float+0xb8>
 8003ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003eaa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003eac:	4659      	mov	r1, fp
 8003eae:	4628      	mov	r0, r5
 8003eb0:	47b0      	blx	r6
 8003eb2:	3001      	adds	r0, #1
 8003eb4:	f43f ae66 	beq.w	8003b84 <_printf_float+0xb8>
 8003eb8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f7fc fdda 	bl	8000a78 <__aeabi_dcmpeq>
 8003ec4:	b150      	cbz	r0, 8003edc <_printf_float+0x410>
 8003ec6:	2700      	movs	r7, #0
 8003ec8:	f104 081a 	add.w	r8, r4, #26
 8003ecc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ece:	3b01      	subs	r3, #1
 8003ed0:	429f      	cmp	r7, r3
 8003ed2:	db0c      	blt.n	8003eee <_printf_float+0x422>
 8003ed4:	464b      	mov	r3, r9
 8003ed6:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003eda:	e6f2      	b.n	8003cc2 <_printf_float+0x1f6>
 8003edc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003ede:	1c7a      	adds	r2, r7, #1
 8003ee0:	3b01      	subs	r3, #1
 8003ee2:	4659      	mov	r1, fp
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	47b0      	blx	r6
 8003ee8:	3001      	adds	r0, #1
 8003eea:	d1f3      	bne.n	8003ed4 <_printf_float+0x408>
 8003eec:	e64a      	b.n	8003b84 <_printf_float+0xb8>
 8003eee:	2301      	movs	r3, #1
 8003ef0:	4642      	mov	r2, r8
 8003ef2:	4659      	mov	r1, fp
 8003ef4:	4628      	mov	r0, r5
 8003ef6:	47b0      	blx	r6
 8003ef8:	3001      	adds	r0, #1
 8003efa:	f43f ae43 	beq.w	8003b84 <_printf_float+0xb8>
 8003efe:	3701      	adds	r7, #1
 8003f00:	e7e4      	b.n	8003ecc <_printf_float+0x400>
 8003f02:	2301      	movs	r3, #1
 8003f04:	463a      	mov	r2, r7
 8003f06:	e7ec      	b.n	8003ee2 <_printf_float+0x416>
 8003f08:	2301      	movs	r3, #1
 8003f0a:	4642      	mov	r2, r8
 8003f0c:	4659      	mov	r1, fp
 8003f0e:	4628      	mov	r0, r5
 8003f10:	47b0      	blx	r6
 8003f12:	3001      	adds	r0, #1
 8003f14:	f43f ae36 	beq.w	8003b84 <_printf_float+0xb8>
 8003f18:	3701      	adds	r7, #1
 8003f1a:	e708      	b.n	8003d2e <_printf_float+0x262>
 8003f1c:	463a      	mov	r2, r7
 8003f1e:	464b      	mov	r3, r9
 8003f20:	4638      	mov	r0, r7
 8003f22:	4649      	mov	r1, r9
 8003f24:	f7fc fdda 	bl	8000adc <__aeabi_dcmpun>
 8003f28:	2800      	cmp	r0, #0
 8003f2a:	f43f ae30 	beq.w	8003b8e <_printf_float+0xc2>
 8003f2e:	4b01      	ldr	r3, [pc, #4]	; (8003f34 <_printf_float+0x468>)
 8003f30:	4f01      	ldr	r7, [pc, #4]	; (8003f38 <_printf_float+0x46c>)
 8003f32:	e612      	b.n	8003b5a <_printf_float+0x8e>
 8003f34:	0800629c 	.word	0x0800629c
 8003f38:	080062a0 	.word	0x080062a0

08003f3c <_printf_common>:
 8003f3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f40:	4691      	mov	r9, r2
 8003f42:	461f      	mov	r7, r3
 8003f44:	688a      	ldr	r2, [r1, #8]
 8003f46:	690b      	ldr	r3, [r1, #16]
 8003f48:	4606      	mov	r6, r0
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	bfb8      	it	lt
 8003f4e:	4613      	movlt	r3, r2
 8003f50:	f8c9 3000 	str.w	r3, [r9]
 8003f54:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f58:	460c      	mov	r4, r1
 8003f5a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f5e:	b112      	cbz	r2, 8003f66 <_printf_common+0x2a>
 8003f60:	3301      	adds	r3, #1
 8003f62:	f8c9 3000 	str.w	r3, [r9]
 8003f66:	6823      	ldr	r3, [r4, #0]
 8003f68:	0699      	lsls	r1, r3, #26
 8003f6a:	bf42      	ittt	mi
 8003f6c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003f70:	3302      	addmi	r3, #2
 8003f72:	f8c9 3000 	strmi.w	r3, [r9]
 8003f76:	6825      	ldr	r5, [r4, #0]
 8003f78:	f015 0506 	ands.w	r5, r5, #6
 8003f7c:	d107      	bne.n	8003f8e <_printf_common+0x52>
 8003f7e:	f104 0a19 	add.w	sl, r4, #25
 8003f82:	68e3      	ldr	r3, [r4, #12]
 8003f84:	f8d9 2000 	ldr.w	r2, [r9]
 8003f88:	1a9b      	subs	r3, r3, r2
 8003f8a:	429d      	cmp	r5, r3
 8003f8c:	db2a      	blt.n	8003fe4 <_printf_common+0xa8>
 8003f8e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003f92:	6822      	ldr	r2, [r4, #0]
 8003f94:	3300      	adds	r3, #0
 8003f96:	bf18      	it	ne
 8003f98:	2301      	movne	r3, #1
 8003f9a:	0692      	lsls	r2, r2, #26
 8003f9c:	d42f      	bmi.n	8003ffe <_printf_common+0xc2>
 8003f9e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fa2:	4639      	mov	r1, r7
 8003fa4:	4630      	mov	r0, r6
 8003fa6:	47c0      	blx	r8
 8003fa8:	3001      	adds	r0, #1
 8003faa:	d022      	beq.n	8003ff2 <_printf_common+0xb6>
 8003fac:	6823      	ldr	r3, [r4, #0]
 8003fae:	68e5      	ldr	r5, [r4, #12]
 8003fb0:	f003 0306 	and.w	r3, r3, #6
 8003fb4:	2b04      	cmp	r3, #4
 8003fb6:	bf18      	it	ne
 8003fb8:	2500      	movne	r5, #0
 8003fba:	f8d9 2000 	ldr.w	r2, [r9]
 8003fbe:	f04f 0900 	mov.w	r9, #0
 8003fc2:	bf08      	it	eq
 8003fc4:	1aad      	subeq	r5, r5, r2
 8003fc6:	68a3      	ldr	r3, [r4, #8]
 8003fc8:	6922      	ldr	r2, [r4, #16]
 8003fca:	bf08      	it	eq
 8003fcc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fd0:	4293      	cmp	r3, r2
 8003fd2:	bfc4      	itt	gt
 8003fd4:	1a9b      	subgt	r3, r3, r2
 8003fd6:	18ed      	addgt	r5, r5, r3
 8003fd8:	341a      	adds	r4, #26
 8003fda:	454d      	cmp	r5, r9
 8003fdc:	d11b      	bne.n	8004016 <_printf_common+0xda>
 8003fde:	2000      	movs	r0, #0
 8003fe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	4652      	mov	r2, sl
 8003fe8:	4639      	mov	r1, r7
 8003fea:	4630      	mov	r0, r6
 8003fec:	47c0      	blx	r8
 8003fee:	3001      	adds	r0, #1
 8003ff0:	d103      	bne.n	8003ffa <_printf_common+0xbe>
 8003ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ffa:	3501      	adds	r5, #1
 8003ffc:	e7c1      	b.n	8003f82 <_printf_common+0x46>
 8003ffe:	2030      	movs	r0, #48	; 0x30
 8004000:	18e1      	adds	r1, r4, r3
 8004002:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004006:	1c5a      	adds	r2, r3, #1
 8004008:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800400c:	4422      	add	r2, r4
 800400e:	3302      	adds	r3, #2
 8004010:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004014:	e7c3      	b.n	8003f9e <_printf_common+0x62>
 8004016:	2301      	movs	r3, #1
 8004018:	4622      	mov	r2, r4
 800401a:	4639      	mov	r1, r7
 800401c:	4630      	mov	r0, r6
 800401e:	47c0      	blx	r8
 8004020:	3001      	adds	r0, #1
 8004022:	d0e6      	beq.n	8003ff2 <_printf_common+0xb6>
 8004024:	f109 0901 	add.w	r9, r9, #1
 8004028:	e7d7      	b.n	8003fda <_printf_common+0x9e>
	...

0800402c <_printf_i>:
 800402c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004030:	4617      	mov	r7, r2
 8004032:	7e0a      	ldrb	r2, [r1, #24]
 8004034:	b085      	sub	sp, #20
 8004036:	2a6e      	cmp	r2, #110	; 0x6e
 8004038:	4698      	mov	r8, r3
 800403a:	4606      	mov	r6, r0
 800403c:	460c      	mov	r4, r1
 800403e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004040:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8004044:	f000 80bc 	beq.w	80041c0 <_printf_i+0x194>
 8004048:	d81a      	bhi.n	8004080 <_printf_i+0x54>
 800404a:	2a63      	cmp	r2, #99	; 0x63
 800404c:	d02e      	beq.n	80040ac <_printf_i+0x80>
 800404e:	d80a      	bhi.n	8004066 <_printf_i+0x3a>
 8004050:	2a00      	cmp	r2, #0
 8004052:	f000 80c8 	beq.w	80041e6 <_printf_i+0x1ba>
 8004056:	2a58      	cmp	r2, #88	; 0x58
 8004058:	f000 808a 	beq.w	8004170 <_printf_i+0x144>
 800405c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004060:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8004064:	e02a      	b.n	80040bc <_printf_i+0x90>
 8004066:	2a64      	cmp	r2, #100	; 0x64
 8004068:	d001      	beq.n	800406e <_printf_i+0x42>
 800406a:	2a69      	cmp	r2, #105	; 0x69
 800406c:	d1f6      	bne.n	800405c <_printf_i+0x30>
 800406e:	6821      	ldr	r1, [r4, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004076:	d023      	beq.n	80040c0 <_printf_i+0x94>
 8004078:	1d11      	adds	r1, r2, #4
 800407a:	6019      	str	r1, [r3, #0]
 800407c:	6813      	ldr	r3, [r2, #0]
 800407e:	e027      	b.n	80040d0 <_printf_i+0xa4>
 8004080:	2a73      	cmp	r2, #115	; 0x73
 8004082:	f000 80b4 	beq.w	80041ee <_printf_i+0x1c2>
 8004086:	d808      	bhi.n	800409a <_printf_i+0x6e>
 8004088:	2a6f      	cmp	r2, #111	; 0x6f
 800408a:	d02a      	beq.n	80040e2 <_printf_i+0xb6>
 800408c:	2a70      	cmp	r2, #112	; 0x70
 800408e:	d1e5      	bne.n	800405c <_printf_i+0x30>
 8004090:	680a      	ldr	r2, [r1, #0]
 8004092:	f042 0220 	orr.w	r2, r2, #32
 8004096:	600a      	str	r2, [r1, #0]
 8004098:	e003      	b.n	80040a2 <_printf_i+0x76>
 800409a:	2a75      	cmp	r2, #117	; 0x75
 800409c:	d021      	beq.n	80040e2 <_printf_i+0xb6>
 800409e:	2a78      	cmp	r2, #120	; 0x78
 80040a0:	d1dc      	bne.n	800405c <_printf_i+0x30>
 80040a2:	2278      	movs	r2, #120	; 0x78
 80040a4:	496f      	ldr	r1, [pc, #444]	; (8004264 <_printf_i+0x238>)
 80040a6:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80040aa:	e064      	b.n	8004176 <_printf_i+0x14a>
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80040b2:	1d11      	adds	r1, r2, #4
 80040b4:	6019      	str	r1, [r3, #0]
 80040b6:	6813      	ldr	r3, [r2, #0]
 80040b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040bc:	2301      	movs	r3, #1
 80040be:	e0a3      	b.n	8004208 <_printf_i+0x1dc>
 80040c0:	f011 0f40 	tst.w	r1, #64	; 0x40
 80040c4:	f102 0104 	add.w	r1, r2, #4
 80040c8:	6019      	str	r1, [r3, #0]
 80040ca:	d0d7      	beq.n	800407c <_printf_i+0x50>
 80040cc:	f9b2 3000 	ldrsh.w	r3, [r2]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	da03      	bge.n	80040dc <_printf_i+0xb0>
 80040d4:	222d      	movs	r2, #45	; 0x2d
 80040d6:	425b      	negs	r3, r3
 80040d8:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80040dc:	4962      	ldr	r1, [pc, #392]	; (8004268 <_printf_i+0x23c>)
 80040de:	220a      	movs	r2, #10
 80040e0:	e017      	b.n	8004112 <_printf_i+0xe6>
 80040e2:	6820      	ldr	r0, [r4, #0]
 80040e4:	6819      	ldr	r1, [r3, #0]
 80040e6:	f010 0f80 	tst.w	r0, #128	; 0x80
 80040ea:	d003      	beq.n	80040f4 <_printf_i+0xc8>
 80040ec:	1d08      	adds	r0, r1, #4
 80040ee:	6018      	str	r0, [r3, #0]
 80040f0:	680b      	ldr	r3, [r1, #0]
 80040f2:	e006      	b.n	8004102 <_printf_i+0xd6>
 80040f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80040f8:	f101 0004 	add.w	r0, r1, #4
 80040fc:	6018      	str	r0, [r3, #0]
 80040fe:	d0f7      	beq.n	80040f0 <_printf_i+0xc4>
 8004100:	880b      	ldrh	r3, [r1, #0]
 8004102:	2a6f      	cmp	r2, #111	; 0x6f
 8004104:	bf14      	ite	ne
 8004106:	220a      	movne	r2, #10
 8004108:	2208      	moveq	r2, #8
 800410a:	4957      	ldr	r1, [pc, #348]	; (8004268 <_printf_i+0x23c>)
 800410c:	2000      	movs	r0, #0
 800410e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8004112:	6865      	ldr	r5, [r4, #4]
 8004114:	2d00      	cmp	r5, #0
 8004116:	60a5      	str	r5, [r4, #8]
 8004118:	f2c0 809c 	blt.w	8004254 <_printf_i+0x228>
 800411c:	6820      	ldr	r0, [r4, #0]
 800411e:	f020 0004 	bic.w	r0, r0, #4
 8004122:	6020      	str	r0, [r4, #0]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d13f      	bne.n	80041a8 <_printf_i+0x17c>
 8004128:	2d00      	cmp	r5, #0
 800412a:	f040 8095 	bne.w	8004258 <_printf_i+0x22c>
 800412e:	4675      	mov	r5, lr
 8004130:	2a08      	cmp	r2, #8
 8004132:	d10b      	bne.n	800414c <_printf_i+0x120>
 8004134:	6823      	ldr	r3, [r4, #0]
 8004136:	07da      	lsls	r2, r3, #31
 8004138:	d508      	bpl.n	800414c <_printf_i+0x120>
 800413a:	6923      	ldr	r3, [r4, #16]
 800413c:	6862      	ldr	r2, [r4, #4]
 800413e:	429a      	cmp	r2, r3
 8004140:	bfde      	ittt	le
 8004142:	2330      	movle	r3, #48	; 0x30
 8004144:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004148:	f105 35ff 	addle.w	r5, r5, #4294967295
 800414c:	ebae 0305 	sub.w	r3, lr, r5
 8004150:	6123      	str	r3, [r4, #16]
 8004152:	f8cd 8000 	str.w	r8, [sp]
 8004156:	463b      	mov	r3, r7
 8004158:	aa03      	add	r2, sp, #12
 800415a:	4621      	mov	r1, r4
 800415c:	4630      	mov	r0, r6
 800415e:	f7ff feed 	bl	8003f3c <_printf_common>
 8004162:	3001      	adds	r0, #1
 8004164:	d155      	bne.n	8004212 <_printf_i+0x1e6>
 8004166:	f04f 30ff 	mov.w	r0, #4294967295
 800416a:	b005      	add	sp, #20
 800416c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004170:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8004174:	493c      	ldr	r1, [pc, #240]	; (8004268 <_printf_i+0x23c>)
 8004176:	6822      	ldr	r2, [r4, #0]
 8004178:	6818      	ldr	r0, [r3, #0]
 800417a:	f012 0f80 	tst.w	r2, #128	; 0x80
 800417e:	f100 0504 	add.w	r5, r0, #4
 8004182:	601d      	str	r5, [r3, #0]
 8004184:	d001      	beq.n	800418a <_printf_i+0x15e>
 8004186:	6803      	ldr	r3, [r0, #0]
 8004188:	e002      	b.n	8004190 <_printf_i+0x164>
 800418a:	0655      	lsls	r5, r2, #25
 800418c:	d5fb      	bpl.n	8004186 <_printf_i+0x15a>
 800418e:	8803      	ldrh	r3, [r0, #0]
 8004190:	07d0      	lsls	r0, r2, #31
 8004192:	bf44      	itt	mi
 8004194:	f042 0220 	orrmi.w	r2, r2, #32
 8004198:	6022      	strmi	r2, [r4, #0]
 800419a:	b91b      	cbnz	r3, 80041a4 <_printf_i+0x178>
 800419c:	6822      	ldr	r2, [r4, #0]
 800419e:	f022 0220 	bic.w	r2, r2, #32
 80041a2:	6022      	str	r2, [r4, #0]
 80041a4:	2210      	movs	r2, #16
 80041a6:	e7b1      	b.n	800410c <_printf_i+0xe0>
 80041a8:	4675      	mov	r5, lr
 80041aa:	fbb3 f0f2 	udiv	r0, r3, r2
 80041ae:	fb02 3310 	mls	r3, r2, r0, r3
 80041b2:	5ccb      	ldrb	r3, [r1, r3]
 80041b4:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80041b8:	4603      	mov	r3, r0
 80041ba:	2800      	cmp	r0, #0
 80041bc:	d1f5      	bne.n	80041aa <_printf_i+0x17e>
 80041be:	e7b7      	b.n	8004130 <_printf_i+0x104>
 80041c0:	6808      	ldr	r0, [r1, #0]
 80041c2:	681a      	ldr	r2, [r3, #0]
 80041c4:	f010 0f80 	tst.w	r0, #128	; 0x80
 80041c8:	6949      	ldr	r1, [r1, #20]
 80041ca:	d004      	beq.n	80041d6 <_printf_i+0x1aa>
 80041cc:	1d10      	adds	r0, r2, #4
 80041ce:	6018      	str	r0, [r3, #0]
 80041d0:	6813      	ldr	r3, [r2, #0]
 80041d2:	6019      	str	r1, [r3, #0]
 80041d4:	e007      	b.n	80041e6 <_printf_i+0x1ba>
 80041d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041da:	f102 0004 	add.w	r0, r2, #4
 80041de:	6018      	str	r0, [r3, #0]
 80041e0:	6813      	ldr	r3, [r2, #0]
 80041e2:	d0f6      	beq.n	80041d2 <_printf_i+0x1a6>
 80041e4:	8019      	strh	r1, [r3, #0]
 80041e6:	2300      	movs	r3, #0
 80041e8:	4675      	mov	r5, lr
 80041ea:	6123      	str	r3, [r4, #16]
 80041ec:	e7b1      	b.n	8004152 <_printf_i+0x126>
 80041ee:	681a      	ldr	r2, [r3, #0]
 80041f0:	1d11      	adds	r1, r2, #4
 80041f2:	6019      	str	r1, [r3, #0]
 80041f4:	6815      	ldr	r5, [r2, #0]
 80041f6:	2100      	movs	r1, #0
 80041f8:	6862      	ldr	r2, [r4, #4]
 80041fa:	4628      	mov	r0, r5
 80041fc:	f001 f95a 	bl	80054b4 <memchr>
 8004200:	b108      	cbz	r0, 8004206 <_printf_i+0x1da>
 8004202:	1b40      	subs	r0, r0, r5
 8004204:	6060      	str	r0, [r4, #4]
 8004206:	6863      	ldr	r3, [r4, #4]
 8004208:	6123      	str	r3, [r4, #16]
 800420a:	2300      	movs	r3, #0
 800420c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004210:	e79f      	b.n	8004152 <_printf_i+0x126>
 8004212:	6923      	ldr	r3, [r4, #16]
 8004214:	462a      	mov	r2, r5
 8004216:	4639      	mov	r1, r7
 8004218:	4630      	mov	r0, r6
 800421a:	47c0      	blx	r8
 800421c:	3001      	adds	r0, #1
 800421e:	d0a2      	beq.n	8004166 <_printf_i+0x13a>
 8004220:	6823      	ldr	r3, [r4, #0]
 8004222:	079b      	lsls	r3, r3, #30
 8004224:	d507      	bpl.n	8004236 <_printf_i+0x20a>
 8004226:	2500      	movs	r5, #0
 8004228:	f104 0919 	add.w	r9, r4, #25
 800422c:	68e3      	ldr	r3, [r4, #12]
 800422e:	9a03      	ldr	r2, [sp, #12]
 8004230:	1a9b      	subs	r3, r3, r2
 8004232:	429d      	cmp	r5, r3
 8004234:	db05      	blt.n	8004242 <_printf_i+0x216>
 8004236:	68e0      	ldr	r0, [r4, #12]
 8004238:	9b03      	ldr	r3, [sp, #12]
 800423a:	4298      	cmp	r0, r3
 800423c:	bfb8      	it	lt
 800423e:	4618      	movlt	r0, r3
 8004240:	e793      	b.n	800416a <_printf_i+0x13e>
 8004242:	2301      	movs	r3, #1
 8004244:	464a      	mov	r2, r9
 8004246:	4639      	mov	r1, r7
 8004248:	4630      	mov	r0, r6
 800424a:	47c0      	blx	r8
 800424c:	3001      	adds	r0, #1
 800424e:	d08a      	beq.n	8004166 <_printf_i+0x13a>
 8004250:	3501      	adds	r5, #1
 8004252:	e7eb      	b.n	800422c <_printf_i+0x200>
 8004254:	2b00      	cmp	r3, #0
 8004256:	d1a7      	bne.n	80041a8 <_printf_i+0x17c>
 8004258:	780b      	ldrb	r3, [r1, #0]
 800425a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800425e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004262:	e765      	b.n	8004130 <_printf_i+0x104>
 8004264:	080062b7 	.word	0x080062b7
 8004268:	080062a6 	.word	0x080062a6

0800426c <iprintf>:
 800426c:	b40f      	push	{r0, r1, r2, r3}
 800426e:	4b0a      	ldr	r3, [pc, #40]	; (8004298 <iprintf+0x2c>)
 8004270:	b513      	push	{r0, r1, r4, lr}
 8004272:	681c      	ldr	r4, [r3, #0]
 8004274:	b124      	cbz	r4, 8004280 <iprintf+0x14>
 8004276:	69a3      	ldr	r3, [r4, #24]
 8004278:	b913      	cbnz	r3, 8004280 <iprintf+0x14>
 800427a:	4620      	mov	r0, r4
 800427c:	f001 f816 	bl	80052ac <__sinit>
 8004280:	ab05      	add	r3, sp, #20
 8004282:	9a04      	ldr	r2, [sp, #16]
 8004284:	68a1      	ldr	r1, [r4, #8]
 8004286:	4620      	mov	r0, r4
 8004288:	9301      	str	r3, [sp, #4]
 800428a:	f001 fce5 	bl	8005c58 <_vfiprintf_r>
 800428e:	b002      	add	sp, #8
 8004290:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004294:	b004      	add	sp, #16
 8004296:	4770      	bx	lr
 8004298:	2000000c 	.word	0x2000000c

0800429c <setbuf>:
 800429c:	2900      	cmp	r1, #0
 800429e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042a2:	bf0c      	ite	eq
 80042a4:	2202      	moveq	r2, #2
 80042a6:	2200      	movne	r2, #0
 80042a8:	f000 b800 	b.w	80042ac <setvbuf>

080042ac <setvbuf>:
 80042ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80042b0:	461d      	mov	r5, r3
 80042b2:	4b51      	ldr	r3, [pc, #324]	; (80043f8 <setvbuf+0x14c>)
 80042b4:	4604      	mov	r4, r0
 80042b6:	681e      	ldr	r6, [r3, #0]
 80042b8:	460f      	mov	r7, r1
 80042ba:	4690      	mov	r8, r2
 80042bc:	b126      	cbz	r6, 80042c8 <setvbuf+0x1c>
 80042be:	69b3      	ldr	r3, [r6, #24]
 80042c0:	b913      	cbnz	r3, 80042c8 <setvbuf+0x1c>
 80042c2:	4630      	mov	r0, r6
 80042c4:	f000 fff2 	bl	80052ac <__sinit>
 80042c8:	4b4c      	ldr	r3, [pc, #304]	; (80043fc <setvbuf+0x150>)
 80042ca:	429c      	cmp	r4, r3
 80042cc:	d152      	bne.n	8004374 <setvbuf+0xc8>
 80042ce:	6874      	ldr	r4, [r6, #4]
 80042d0:	f1b8 0f02 	cmp.w	r8, #2
 80042d4:	d006      	beq.n	80042e4 <setvbuf+0x38>
 80042d6:	f1b8 0f01 	cmp.w	r8, #1
 80042da:	f200 8089 	bhi.w	80043f0 <setvbuf+0x144>
 80042de:	2d00      	cmp	r5, #0
 80042e0:	f2c0 8086 	blt.w	80043f0 <setvbuf+0x144>
 80042e4:	4621      	mov	r1, r4
 80042e6:	4630      	mov	r0, r6
 80042e8:	f000 ff76 	bl	80051d8 <_fflush_r>
 80042ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042ee:	b141      	cbz	r1, 8004302 <setvbuf+0x56>
 80042f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80042f4:	4299      	cmp	r1, r3
 80042f6:	d002      	beq.n	80042fe <setvbuf+0x52>
 80042f8:	4630      	mov	r0, r6
 80042fa:	f001 fbdb 	bl	8005ab4 <_free_r>
 80042fe:	2300      	movs	r3, #0
 8004300:	6363      	str	r3, [r4, #52]	; 0x34
 8004302:	2300      	movs	r3, #0
 8004304:	61a3      	str	r3, [r4, #24]
 8004306:	6063      	str	r3, [r4, #4]
 8004308:	89a3      	ldrh	r3, [r4, #12]
 800430a:	061b      	lsls	r3, r3, #24
 800430c:	d503      	bpl.n	8004316 <setvbuf+0x6a>
 800430e:	6921      	ldr	r1, [r4, #16]
 8004310:	4630      	mov	r0, r6
 8004312:	f001 fbcf 	bl	8005ab4 <_free_r>
 8004316:	89a3      	ldrh	r3, [r4, #12]
 8004318:	f1b8 0f02 	cmp.w	r8, #2
 800431c:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8004320:	f023 0303 	bic.w	r3, r3, #3
 8004324:	81a3      	strh	r3, [r4, #12]
 8004326:	d05d      	beq.n	80043e4 <setvbuf+0x138>
 8004328:	ab01      	add	r3, sp, #4
 800432a:	466a      	mov	r2, sp
 800432c:	4621      	mov	r1, r4
 800432e:	4630      	mov	r0, r6
 8004330:	f001 f854 	bl	80053dc <__swhatbuf_r>
 8004334:	89a3      	ldrh	r3, [r4, #12]
 8004336:	4318      	orrs	r0, r3
 8004338:	81a0      	strh	r0, [r4, #12]
 800433a:	bb2d      	cbnz	r5, 8004388 <setvbuf+0xdc>
 800433c:	9d00      	ldr	r5, [sp, #0]
 800433e:	4628      	mov	r0, r5
 8004340:	f001 f8b0 	bl	80054a4 <malloc>
 8004344:	4607      	mov	r7, r0
 8004346:	2800      	cmp	r0, #0
 8004348:	d14e      	bne.n	80043e8 <setvbuf+0x13c>
 800434a:	f8dd 9000 	ldr.w	r9, [sp]
 800434e:	45a9      	cmp	r9, r5
 8004350:	d13c      	bne.n	80043cc <setvbuf+0x120>
 8004352:	f04f 30ff 	mov.w	r0, #4294967295
 8004356:	89a3      	ldrh	r3, [r4, #12]
 8004358:	f043 0302 	orr.w	r3, r3, #2
 800435c:	81a3      	strh	r3, [r4, #12]
 800435e:	2300      	movs	r3, #0
 8004360:	60a3      	str	r3, [r4, #8]
 8004362:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004366:	6023      	str	r3, [r4, #0]
 8004368:	6123      	str	r3, [r4, #16]
 800436a:	2301      	movs	r3, #1
 800436c:	6163      	str	r3, [r4, #20]
 800436e:	b003      	add	sp, #12
 8004370:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004374:	4b22      	ldr	r3, [pc, #136]	; (8004400 <setvbuf+0x154>)
 8004376:	429c      	cmp	r4, r3
 8004378:	d101      	bne.n	800437e <setvbuf+0xd2>
 800437a:	68b4      	ldr	r4, [r6, #8]
 800437c:	e7a8      	b.n	80042d0 <setvbuf+0x24>
 800437e:	4b21      	ldr	r3, [pc, #132]	; (8004404 <setvbuf+0x158>)
 8004380:	429c      	cmp	r4, r3
 8004382:	bf08      	it	eq
 8004384:	68f4      	ldreq	r4, [r6, #12]
 8004386:	e7a3      	b.n	80042d0 <setvbuf+0x24>
 8004388:	2f00      	cmp	r7, #0
 800438a:	d0d8      	beq.n	800433e <setvbuf+0x92>
 800438c:	69b3      	ldr	r3, [r6, #24]
 800438e:	b913      	cbnz	r3, 8004396 <setvbuf+0xea>
 8004390:	4630      	mov	r0, r6
 8004392:	f000 ff8b 	bl	80052ac <__sinit>
 8004396:	f1b8 0f01 	cmp.w	r8, #1
 800439a:	bf08      	it	eq
 800439c:	89a3      	ldrheq	r3, [r4, #12]
 800439e:	6027      	str	r7, [r4, #0]
 80043a0:	bf04      	itt	eq
 80043a2:	f043 0301 	orreq.w	r3, r3, #1
 80043a6:	81a3      	strheq	r3, [r4, #12]
 80043a8:	89a3      	ldrh	r3, [r4, #12]
 80043aa:	6127      	str	r7, [r4, #16]
 80043ac:	f013 0008 	ands.w	r0, r3, #8
 80043b0:	6165      	str	r5, [r4, #20]
 80043b2:	d01b      	beq.n	80043ec <setvbuf+0x140>
 80043b4:	f013 0001 	ands.w	r0, r3, #1
 80043b8:	f04f 0300 	mov.w	r3, #0
 80043bc:	bf1f      	itttt	ne
 80043be:	426d      	negne	r5, r5
 80043c0:	60a3      	strne	r3, [r4, #8]
 80043c2:	61a5      	strne	r5, [r4, #24]
 80043c4:	4618      	movne	r0, r3
 80043c6:	bf08      	it	eq
 80043c8:	60a5      	streq	r5, [r4, #8]
 80043ca:	e7d0      	b.n	800436e <setvbuf+0xc2>
 80043cc:	4648      	mov	r0, r9
 80043ce:	f001 f869 	bl	80054a4 <malloc>
 80043d2:	4607      	mov	r7, r0
 80043d4:	2800      	cmp	r0, #0
 80043d6:	d0bc      	beq.n	8004352 <setvbuf+0xa6>
 80043d8:	89a3      	ldrh	r3, [r4, #12]
 80043da:	464d      	mov	r5, r9
 80043dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043e0:	81a3      	strh	r3, [r4, #12]
 80043e2:	e7d3      	b.n	800438c <setvbuf+0xe0>
 80043e4:	2000      	movs	r0, #0
 80043e6:	e7b6      	b.n	8004356 <setvbuf+0xaa>
 80043e8:	46a9      	mov	r9, r5
 80043ea:	e7f5      	b.n	80043d8 <setvbuf+0x12c>
 80043ec:	60a0      	str	r0, [r4, #8]
 80043ee:	e7be      	b.n	800436e <setvbuf+0xc2>
 80043f0:	f04f 30ff 	mov.w	r0, #4294967295
 80043f4:	e7bb      	b.n	800436e <setvbuf+0xc2>
 80043f6:	bf00      	nop
 80043f8:	2000000c 	.word	0x2000000c
 80043fc:	080062f8 	.word	0x080062f8
 8004400:	08006318 	.word	0x08006318
 8004404:	080062d8 	.word	0x080062d8

08004408 <quorem>:
 8004408:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800440c:	6903      	ldr	r3, [r0, #16]
 800440e:	690c      	ldr	r4, [r1, #16]
 8004410:	4680      	mov	r8, r0
 8004412:	429c      	cmp	r4, r3
 8004414:	f300 8082 	bgt.w	800451c <quorem+0x114>
 8004418:	3c01      	subs	r4, #1
 800441a:	f101 0714 	add.w	r7, r1, #20
 800441e:	f100 0614 	add.w	r6, r0, #20
 8004422:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8004426:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800442a:	3501      	adds	r5, #1
 800442c:	fbb0 f5f5 	udiv	r5, r0, r5
 8004430:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004434:	eb06 030e 	add.w	r3, r6, lr
 8004438:	eb07 090e 	add.w	r9, r7, lr
 800443c:	9301      	str	r3, [sp, #4]
 800443e:	b38d      	cbz	r5, 80044a4 <quorem+0x9c>
 8004440:	f04f 0a00 	mov.w	sl, #0
 8004444:	4638      	mov	r0, r7
 8004446:	46b4      	mov	ip, r6
 8004448:	46d3      	mov	fp, sl
 800444a:	f850 2b04 	ldr.w	r2, [r0], #4
 800444e:	b293      	uxth	r3, r2
 8004450:	fb05 a303 	mla	r3, r5, r3, sl
 8004454:	0c12      	lsrs	r2, r2, #16
 8004456:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800445a:	fb05 a202 	mla	r2, r5, r2, sl
 800445e:	b29b      	uxth	r3, r3
 8004460:	ebab 0303 	sub.w	r3, fp, r3
 8004464:	f8bc b000 	ldrh.w	fp, [ip]
 8004468:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800446c:	445b      	add	r3, fp
 800446e:	fa1f fb82 	uxth.w	fp, r2
 8004472:	f8dc 2000 	ldr.w	r2, [ip]
 8004476:	4581      	cmp	r9, r0
 8004478:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800447c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004480:	b29b      	uxth	r3, r3
 8004482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004486:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800448a:	f84c 3b04 	str.w	r3, [ip], #4
 800448e:	d2dc      	bcs.n	800444a <quorem+0x42>
 8004490:	f856 300e 	ldr.w	r3, [r6, lr]
 8004494:	b933      	cbnz	r3, 80044a4 <quorem+0x9c>
 8004496:	9b01      	ldr	r3, [sp, #4]
 8004498:	3b04      	subs	r3, #4
 800449a:	429e      	cmp	r6, r3
 800449c:	461a      	mov	r2, r3
 800449e:	d331      	bcc.n	8004504 <quorem+0xfc>
 80044a0:	f8c8 4010 	str.w	r4, [r8, #16]
 80044a4:	4640      	mov	r0, r8
 80044a6:	f001 fa2e 	bl	8005906 <__mcmp>
 80044aa:	2800      	cmp	r0, #0
 80044ac:	db26      	blt.n	80044fc <quorem+0xf4>
 80044ae:	4630      	mov	r0, r6
 80044b0:	f04f 0e00 	mov.w	lr, #0
 80044b4:	3501      	adds	r5, #1
 80044b6:	f857 1b04 	ldr.w	r1, [r7], #4
 80044ba:	f8d0 c000 	ldr.w	ip, [r0]
 80044be:	b28b      	uxth	r3, r1
 80044c0:	ebae 0303 	sub.w	r3, lr, r3
 80044c4:	fa1f f28c 	uxth.w	r2, ip
 80044c8:	4413      	add	r3, r2
 80044ca:	0c0a      	lsrs	r2, r1, #16
 80044cc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80044d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80044da:	45b9      	cmp	r9, r7
 80044dc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80044e0:	f840 3b04 	str.w	r3, [r0], #4
 80044e4:	d2e7      	bcs.n	80044b6 <quorem+0xae>
 80044e6:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80044ea:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80044ee:	b92a      	cbnz	r2, 80044fc <quorem+0xf4>
 80044f0:	3b04      	subs	r3, #4
 80044f2:	429e      	cmp	r6, r3
 80044f4:	461a      	mov	r2, r3
 80044f6:	d30b      	bcc.n	8004510 <quorem+0x108>
 80044f8:	f8c8 4010 	str.w	r4, [r8, #16]
 80044fc:	4628      	mov	r0, r5
 80044fe:	b003      	add	sp, #12
 8004500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004504:	6812      	ldr	r2, [r2, #0]
 8004506:	3b04      	subs	r3, #4
 8004508:	2a00      	cmp	r2, #0
 800450a:	d1c9      	bne.n	80044a0 <quorem+0x98>
 800450c:	3c01      	subs	r4, #1
 800450e:	e7c4      	b.n	800449a <quorem+0x92>
 8004510:	6812      	ldr	r2, [r2, #0]
 8004512:	3b04      	subs	r3, #4
 8004514:	2a00      	cmp	r2, #0
 8004516:	d1ef      	bne.n	80044f8 <quorem+0xf0>
 8004518:	3c01      	subs	r4, #1
 800451a:	e7ea      	b.n	80044f2 <quorem+0xea>
 800451c:	2000      	movs	r0, #0
 800451e:	e7ee      	b.n	80044fe <quorem+0xf6>

08004520 <_dtoa_r>:
 8004520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004524:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004526:	b095      	sub	sp, #84	; 0x54
 8004528:	4604      	mov	r4, r0
 800452a:	9d21      	ldr	r5, [sp, #132]	; 0x84
 800452c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004530:	b93e      	cbnz	r6, 8004542 <_dtoa_r+0x22>
 8004532:	2010      	movs	r0, #16
 8004534:	f000 ffb6 	bl	80054a4 <malloc>
 8004538:	6260      	str	r0, [r4, #36]	; 0x24
 800453a:	6046      	str	r6, [r0, #4]
 800453c:	6086      	str	r6, [r0, #8]
 800453e:	6006      	str	r6, [r0, #0]
 8004540:	60c6      	str	r6, [r0, #12]
 8004542:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004544:	6819      	ldr	r1, [r3, #0]
 8004546:	b151      	cbz	r1, 800455e <_dtoa_r+0x3e>
 8004548:	685a      	ldr	r2, [r3, #4]
 800454a:	2301      	movs	r3, #1
 800454c:	4093      	lsls	r3, r2
 800454e:	604a      	str	r2, [r1, #4]
 8004550:	608b      	str	r3, [r1, #8]
 8004552:	4620      	mov	r0, r4
 8004554:	f001 f803 	bl	800555e <_Bfree>
 8004558:	2200      	movs	r2, #0
 800455a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800455c:	601a      	str	r2, [r3, #0]
 800455e:	9b03      	ldr	r3, [sp, #12]
 8004560:	2b00      	cmp	r3, #0
 8004562:	bfb7      	itett	lt
 8004564:	2301      	movlt	r3, #1
 8004566:	2300      	movge	r3, #0
 8004568:	602b      	strlt	r3, [r5, #0]
 800456a:	9b03      	ldrlt	r3, [sp, #12]
 800456c:	bfae      	itee	ge
 800456e:	602b      	strge	r3, [r5, #0]
 8004570:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004574:	9303      	strlt	r3, [sp, #12]
 8004576:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800457a:	4bab      	ldr	r3, [pc, #684]	; (8004828 <_dtoa_r+0x308>)
 800457c:	ea33 0309 	bics.w	r3, r3, r9
 8004580:	d11b      	bne.n	80045ba <_dtoa_r+0x9a>
 8004582:	f242 730f 	movw	r3, #9999	; 0x270f
 8004586:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004588:	6013      	str	r3, [r2, #0]
 800458a:	9b02      	ldr	r3, [sp, #8]
 800458c:	b923      	cbnz	r3, 8004598 <_dtoa_r+0x78>
 800458e:	f3c9 0013 	ubfx	r0, r9, #0, #20
 8004592:	2800      	cmp	r0, #0
 8004594:	f000 8583 	beq.w	800509e <_dtoa_r+0xb7e>
 8004598:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800459a:	b953      	cbnz	r3, 80045b2 <_dtoa_r+0x92>
 800459c:	4ba3      	ldr	r3, [pc, #652]	; (800482c <_dtoa_r+0x30c>)
 800459e:	e021      	b.n	80045e4 <_dtoa_r+0xc4>
 80045a0:	4ba3      	ldr	r3, [pc, #652]	; (8004830 <_dtoa_r+0x310>)
 80045a2:	9306      	str	r3, [sp, #24]
 80045a4:	3308      	adds	r3, #8
 80045a6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80045a8:	6013      	str	r3, [r2, #0]
 80045aa:	9806      	ldr	r0, [sp, #24]
 80045ac:	b015      	add	sp, #84	; 0x54
 80045ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045b2:	4b9e      	ldr	r3, [pc, #632]	; (800482c <_dtoa_r+0x30c>)
 80045b4:	9306      	str	r3, [sp, #24]
 80045b6:	3303      	adds	r3, #3
 80045b8:	e7f5      	b.n	80045a6 <_dtoa_r+0x86>
 80045ba:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80045be:	2200      	movs	r2, #0
 80045c0:	2300      	movs	r3, #0
 80045c2:	4630      	mov	r0, r6
 80045c4:	4639      	mov	r1, r7
 80045c6:	f7fc fa57 	bl	8000a78 <__aeabi_dcmpeq>
 80045ca:	4680      	mov	r8, r0
 80045cc:	b160      	cbz	r0, 80045e8 <_dtoa_r+0xc8>
 80045ce:	2301      	movs	r3, #1
 80045d0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80045d2:	6013      	str	r3, [r2, #0]
 80045d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	f000 855e 	beq.w	8005098 <_dtoa_r+0xb78>
 80045dc:	4b95      	ldr	r3, [pc, #596]	; (8004834 <_dtoa_r+0x314>)
 80045de:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80045e0:	6013      	str	r3, [r2, #0]
 80045e2:	3b01      	subs	r3, #1
 80045e4:	9306      	str	r3, [sp, #24]
 80045e6:	e7e0      	b.n	80045aa <_dtoa_r+0x8a>
 80045e8:	ab12      	add	r3, sp, #72	; 0x48
 80045ea:	9301      	str	r3, [sp, #4]
 80045ec:	ab13      	add	r3, sp, #76	; 0x4c
 80045ee:	9300      	str	r3, [sp, #0]
 80045f0:	4632      	mov	r2, r6
 80045f2:	463b      	mov	r3, r7
 80045f4:	4620      	mov	r0, r4
 80045f6:	f001 f9ff 	bl	80059f8 <__d2b>
 80045fa:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80045fe:	4682      	mov	sl, r0
 8004600:	2d00      	cmp	r5, #0
 8004602:	d07d      	beq.n	8004700 <_dtoa_r+0x1e0>
 8004604:	4630      	mov	r0, r6
 8004606:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800460a:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800460e:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8004612:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004616:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800461a:	2200      	movs	r2, #0
 800461c:	4b86      	ldr	r3, [pc, #536]	; (8004838 <_dtoa_r+0x318>)
 800461e:	f7fb fe0f 	bl	8000240 <__aeabi_dsub>
 8004622:	a37b      	add	r3, pc, #492	; (adr r3, 8004810 <_dtoa_r+0x2f0>)
 8004624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004628:	f7fb ffbe 	bl	80005a8 <__aeabi_dmul>
 800462c:	a37a      	add	r3, pc, #488	; (adr r3, 8004818 <_dtoa_r+0x2f8>)
 800462e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004632:	f7fb fe07 	bl	8000244 <__adddf3>
 8004636:	4606      	mov	r6, r0
 8004638:	4628      	mov	r0, r5
 800463a:	460f      	mov	r7, r1
 800463c:	f7fb ff4e 	bl	80004dc <__aeabi_i2d>
 8004640:	a377      	add	r3, pc, #476	; (adr r3, 8004820 <_dtoa_r+0x300>)
 8004642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004646:	f7fb ffaf 	bl	80005a8 <__aeabi_dmul>
 800464a:	4602      	mov	r2, r0
 800464c:	460b      	mov	r3, r1
 800464e:	4630      	mov	r0, r6
 8004650:	4639      	mov	r1, r7
 8004652:	f7fb fdf7 	bl	8000244 <__adddf3>
 8004656:	4606      	mov	r6, r0
 8004658:	460f      	mov	r7, r1
 800465a:	f7fc fa55 	bl	8000b08 <__aeabi_d2iz>
 800465e:	2200      	movs	r2, #0
 8004660:	4683      	mov	fp, r0
 8004662:	2300      	movs	r3, #0
 8004664:	4630      	mov	r0, r6
 8004666:	4639      	mov	r1, r7
 8004668:	f7fc fa10 	bl	8000a8c <__aeabi_dcmplt>
 800466c:	b158      	cbz	r0, 8004686 <_dtoa_r+0x166>
 800466e:	4658      	mov	r0, fp
 8004670:	f7fb ff34 	bl	80004dc <__aeabi_i2d>
 8004674:	4602      	mov	r2, r0
 8004676:	460b      	mov	r3, r1
 8004678:	4630      	mov	r0, r6
 800467a:	4639      	mov	r1, r7
 800467c:	f7fc f9fc 	bl	8000a78 <__aeabi_dcmpeq>
 8004680:	b908      	cbnz	r0, 8004686 <_dtoa_r+0x166>
 8004682:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004686:	f1bb 0f16 	cmp.w	fp, #22
 800468a:	d858      	bhi.n	800473e <_dtoa_r+0x21e>
 800468c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004690:	496a      	ldr	r1, [pc, #424]	; (800483c <_dtoa_r+0x31c>)
 8004692:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004696:	e9d1 0100 	ldrd	r0, r1, [r1]
 800469a:	f7fc fa15 	bl	8000ac8 <__aeabi_dcmpgt>
 800469e:	2800      	cmp	r0, #0
 80046a0:	d04f      	beq.n	8004742 <_dtoa_r+0x222>
 80046a2:	2300      	movs	r3, #0
 80046a4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80046a8:	930d      	str	r3, [sp, #52]	; 0x34
 80046aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80046ac:	1b5d      	subs	r5, r3, r5
 80046ae:	1e6b      	subs	r3, r5, #1
 80046b0:	9307      	str	r3, [sp, #28]
 80046b2:	bf43      	ittte	mi
 80046b4:	2300      	movmi	r3, #0
 80046b6:	f1c5 0801 	rsbmi	r8, r5, #1
 80046ba:	9307      	strmi	r3, [sp, #28]
 80046bc:	f04f 0800 	movpl.w	r8, #0
 80046c0:	f1bb 0f00 	cmp.w	fp, #0
 80046c4:	db3f      	blt.n	8004746 <_dtoa_r+0x226>
 80046c6:	9b07      	ldr	r3, [sp, #28]
 80046c8:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80046cc:	445b      	add	r3, fp
 80046ce:	9307      	str	r3, [sp, #28]
 80046d0:	2300      	movs	r3, #0
 80046d2:	9308      	str	r3, [sp, #32]
 80046d4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80046d6:	2b09      	cmp	r3, #9
 80046d8:	f200 80b4 	bhi.w	8004844 <_dtoa_r+0x324>
 80046dc:	2b05      	cmp	r3, #5
 80046de:	bfc4      	itt	gt
 80046e0:	3b04      	subgt	r3, #4
 80046e2:	931e      	strgt	r3, [sp, #120]	; 0x78
 80046e4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80046e6:	bfc8      	it	gt
 80046e8:	2600      	movgt	r6, #0
 80046ea:	f1a3 0302 	sub.w	r3, r3, #2
 80046ee:	bfd8      	it	le
 80046f0:	2601      	movle	r6, #1
 80046f2:	2b03      	cmp	r3, #3
 80046f4:	f200 80b2 	bhi.w	800485c <_dtoa_r+0x33c>
 80046f8:	e8df f003 	tbb	[pc, r3]
 80046fc:	782d8684 	.word	0x782d8684
 8004700:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004702:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8004704:	441d      	add	r5, r3
 8004706:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800470a:	2b20      	cmp	r3, #32
 800470c:	dd11      	ble.n	8004732 <_dtoa_r+0x212>
 800470e:	9a02      	ldr	r2, [sp, #8]
 8004710:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8004714:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8004718:	fa22 f000 	lsr.w	r0, r2, r0
 800471c:	fa09 f303 	lsl.w	r3, r9, r3
 8004720:	4318      	orrs	r0, r3
 8004722:	f7fb fecb 	bl	80004bc <__aeabi_ui2d>
 8004726:	2301      	movs	r3, #1
 8004728:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800472c:	3d01      	subs	r5, #1
 800472e:	9310      	str	r3, [sp, #64]	; 0x40
 8004730:	e773      	b.n	800461a <_dtoa_r+0xfa>
 8004732:	f1c3 0020 	rsb	r0, r3, #32
 8004736:	9b02      	ldr	r3, [sp, #8]
 8004738:	fa03 f000 	lsl.w	r0, r3, r0
 800473c:	e7f1      	b.n	8004722 <_dtoa_r+0x202>
 800473e:	2301      	movs	r3, #1
 8004740:	e7b2      	b.n	80046a8 <_dtoa_r+0x188>
 8004742:	900d      	str	r0, [sp, #52]	; 0x34
 8004744:	e7b1      	b.n	80046aa <_dtoa_r+0x18a>
 8004746:	f1cb 0300 	rsb	r3, fp, #0
 800474a:	9308      	str	r3, [sp, #32]
 800474c:	2300      	movs	r3, #0
 800474e:	eba8 080b 	sub.w	r8, r8, fp
 8004752:	930c      	str	r3, [sp, #48]	; 0x30
 8004754:	e7be      	b.n	80046d4 <_dtoa_r+0x1b4>
 8004756:	2301      	movs	r3, #1
 8004758:	9309      	str	r3, [sp, #36]	; 0x24
 800475a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800475c:	2b00      	cmp	r3, #0
 800475e:	f340 8080 	ble.w	8004862 <_dtoa_r+0x342>
 8004762:	4699      	mov	r9, r3
 8004764:	9304      	str	r3, [sp, #16]
 8004766:	2200      	movs	r2, #0
 8004768:	2104      	movs	r1, #4
 800476a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800476c:	606a      	str	r2, [r5, #4]
 800476e:	f101 0214 	add.w	r2, r1, #20
 8004772:	429a      	cmp	r2, r3
 8004774:	d97a      	bls.n	800486c <_dtoa_r+0x34c>
 8004776:	6869      	ldr	r1, [r5, #4]
 8004778:	4620      	mov	r0, r4
 800477a:	f000 febc 	bl	80054f6 <_Balloc>
 800477e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004780:	6028      	str	r0, [r5, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f1b9 0f0e 	cmp.w	r9, #14
 8004788:	9306      	str	r3, [sp, #24]
 800478a:	f200 80f0 	bhi.w	800496e <_dtoa_r+0x44e>
 800478e:	2e00      	cmp	r6, #0
 8004790:	f000 80ed 	beq.w	800496e <_dtoa_r+0x44e>
 8004794:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004798:	f1bb 0f00 	cmp.w	fp, #0
 800479c:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 80047a0:	dd79      	ble.n	8004896 <_dtoa_r+0x376>
 80047a2:	4a26      	ldr	r2, [pc, #152]	; (800483c <_dtoa_r+0x31c>)
 80047a4:	f00b 030f 	and.w	r3, fp, #15
 80047a8:	ea4f 162b 	mov.w	r6, fp, asr #4
 80047ac:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80047b0:	06f0      	lsls	r0, r6, #27
 80047b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80047ba:	d55c      	bpl.n	8004876 <_dtoa_r+0x356>
 80047bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80047c0:	4b1f      	ldr	r3, [pc, #124]	; (8004840 <_dtoa_r+0x320>)
 80047c2:	2503      	movs	r5, #3
 80047c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80047c8:	f7fc f818 	bl	80007fc <__aeabi_ddiv>
 80047cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047d0:	f006 060f 	and.w	r6, r6, #15
 80047d4:	4f1a      	ldr	r7, [pc, #104]	; (8004840 <_dtoa_r+0x320>)
 80047d6:	2e00      	cmp	r6, #0
 80047d8:	d14f      	bne.n	800487a <_dtoa_r+0x35a>
 80047da:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80047de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80047e2:	f7fc f80b 	bl	80007fc <__aeabi_ddiv>
 80047e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80047ea:	e06e      	b.n	80048ca <_dtoa_r+0x3aa>
 80047ec:	2301      	movs	r3, #1
 80047ee:	9309      	str	r3, [sp, #36]	; 0x24
 80047f0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80047f2:	445b      	add	r3, fp
 80047f4:	f103 0901 	add.w	r9, r3, #1
 80047f8:	9304      	str	r3, [sp, #16]
 80047fa:	464b      	mov	r3, r9
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	bfb8      	it	lt
 8004800:	2301      	movlt	r3, #1
 8004802:	e7b0      	b.n	8004766 <_dtoa_r+0x246>
 8004804:	2300      	movs	r3, #0
 8004806:	e7a7      	b.n	8004758 <_dtoa_r+0x238>
 8004808:	2300      	movs	r3, #0
 800480a:	e7f0      	b.n	80047ee <_dtoa_r+0x2ce>
 800480c:	f3af 8000 	nop.w
 8004810:	636f4361 	.word	0x636f4361
 8004814:	3fd287a7 	.word	0x3fd287a7
 8004818:	8b60c8b3 	.word	0x8b60c8b3
 800481c:	3fc68a28 	.word	0x3fc68a28
 8004820:	509f79fb 	.word	0x509f79fb
 8004824:	3fd34413 	.word	0x3fd34413
 8004828:	7ff00000 	.word	0x7ff00000
 800482c:	080062d1 	.word	0x080062d1
 8004830:	080062c8 	.word	0x080062c8
 8004834:	080062a5 	.word	0x080062a5
 8004838:	3ff80000 	.word	0x3ff80000
 800483c:	08006360 	.word	0x08006360
 8004840:	08006338 	.word	0x08006338
 8004844:	2601      	movs	r6, #1
 8004846:	2300      	movs	r3, #0
 8004848:	9609      	str	r6, [sp, #36]	; 0x24
 800484a:	931e      	str	r3, [sp, #120]	; 0x78
 800484c:	f04f 33ff 	mov.w	r3, #4294967295
 8004850:	2200      	movs	r2, #0
 8004852:	9304      	str	r3, [sp, #16]
 8004854:	4699      	mov	r9, r3
 8004856:	2312      	movs	r3, #18
 8004858:	921f      	str	r2, [sp, #124]	; 0x7c
 800485a:	e784      	b.n	8004766 <_dtoa_r+0x246>
 800485c:	2301      	movs	r3, #1
 800485e:	9309      	str	r3, [sp, #36]	; 0x24
 8004860:	e7f4      	b.n	800484c <_dtoa_r+0x32c>
 8004862:	2301      	movs	r3, #1
 8004864:	9304      	str	r3, [sp, #16]
 8004866:	4699      	mov	r9, r3
 8004868:	461a      	mov	r2, r3
 800486a:	e7f5      	b.n	8004858 <_dtoa_r+0x338>
 800486c:	686a      	ldr	r2, [r5, #4]
 800486e:	0049      	lsls	r1, r1, #1
 8004870:	3201      	adds	r2, #1
 8004872:	606a      	str	r2, [r5, #4]
 8004874:	e77b      	b.n	800476e <_dtoa_r+0x24e>
 8004876:	2502      	movs	r5, #2
 8004878:	e7ac      	b.n	80047d4 <_dtoa_r+0x2b4>
 800487a:	07f1      	lsls	r1, r6, #31
 800487c:	d508      	bpl.n	8004890 <_dtoa_r+0x370>
 800487e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004882:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004886:	f7fb fe8f 	bl	80005a8 <__aeabi_dmul>
 800488a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800488e:	3501      	adds	r5, #1
 8004890:	1076      	asrs	r6, r6, #1
 8004892:	3708      	adds	r7, #8
 8004894:	e79f      	b.n	80047d6 <_dtoa_r+0x2b6>
 8004896:	f000 80a5 	beq.w	80049e4 <_dtoa_r+0x4c4>
 800489a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800489e:	f1cb 0600 	rsb	r6, fp, #0
 80048a2:	4ba2      	ldr	r3, [pc, #648]	; (8004b2c <_dtoa_r+0x60c>)
 80048a4:	f006 020f 	and.w	r2, r6, #15
 80048a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80048ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b0:	f7fb fe7a 	bl	80005a8 <__aeabi_dmul>
 80048b4:	2502      	movs	r5, #2
 80048b6:	2300      	movs	r3, #0
 80048b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048bc:	4f9c      	ldr	r7, [pc, #624]	; (8004b30 <_dtoa_r+0x610>)
 80048be:	1136      	asrs	r6, r6, #4
 80048c0:	2e00      	cmp	r6, #0
 80048c2:	f040 8084 	bne.w	80049ce <_dtoa_r+0x4ae>
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d18d      	bne.n	80047e6 <_dtoa_r+0x2c6>
 80048ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	f000 808b 	beq.w	80049e8 <_dtoa_r+0x4c8>
 80048d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048d6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80048da:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80048de:	2200      	movs	r2, #0
 80048e0:	4b94      	ldr	r3, [pc, #592]	; (8004b34 <_dtoa_r+0x614>)
 80048e2:	f7fc f8d3 	bl	8000a8c <__aeabi_dcmplt>
 80048e6:	2800      	cmp	r0, #0
 80048e8:	d07e      	beq.n	80049e8 <_dtoa_r+0x4c8>
 80048ea:	f1b9 0f00 	cmp.w	r9, #0
 80048ee:	d07b      	beq.n	80049e8 <_dtoa_r+0x4c8>
 80048f0:	9b04      	ldr	r3, [sp, #16]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	dd37      	ble.n	8004966 <_dtoa_r+0x446>
 80048f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80048fa:	2200      	movs	r2, #0
 80048fc:	4b8e      	ldr	r3, [pc, #568]	; (8004b38 <_dtoa_r+0x618>)
 80048fe:	f7fb fe53 	bl	80005a8 <__aeabi_dmul>
 8004902:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004906:	9e04      	ldr	r6, [sp, #16]
 8004908:	f10b 37ff 	add.w	r7, fp, #4294967295
 800490c:	3501      	adds	r5, #1
 800490e:	4628      	mov	r0, r5
 8004910:	f7fb fde4 	bl	80004dc <__aeabi_i2d>
 8004914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004918:	f7fb fe46 	bl	80005a8 <__aeabi_dmul>
 800491c:	4b87      	ldr	r3, [pc, #540]	; (8004b3c <_dtoa_r+0x61c>)
 800491e:	2200      	movs	r2, #0
 8004920:	f7fb fc90 	bl	8000244 <__adddf3>
 8004924:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800492a:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 800492e:	950b      	str	r5, [sp, #44]	; 0x2c
 8004930:	2e00      	cmp	r6, #0
 8004932:	d15c      	bne.n	80049ee <_dtoa_r+0x4ce>
 8004934:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004938:	2200      	movs	r2, #0
 800493a:	4b81      	ldr	r3, [pc, #516]	; (8004b40 <_dtoa_r+0x620>)
 800493c:	f7fb fc80 	bl	8000240 <__aeabi_dsub>
 8004940:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004942:	462b      	mov	r3, r5
 8004944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004948:	f7fc f8be 	bl	8000ac8 <__aeabi_dcmpgt>
 800494c:	2800      	cmp	r0, #0
 800494e:	f040 82f7 	bne.w	8004f40 <_dtoa_r+0xa20>
 8004952:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004956:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004958:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800495c:	f7fc f896 	bl	8000a8c <__aeabi_dcmplt>
 8004960:	2800      	cmp	r0, #0
 8004962:	f040 82eb 	bne.w	8004f3c <_dtoa_r+0xa1c>
 8004966:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800496a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800496e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004970:	2b00      	cmp	r3, #0
 8004972:	f2c0 8150 	blt.w	8004c16 <_dtoa_r+0x6f6>
 8004976:	f1bb 0f0e 	cmp.w	fp, #14
 800497a:	f300 814c 	bgt.w	8004c16 <_dtoa_r+0x6f6>
 800497e:	4b6b      	ldr	r3, [pc, #428]	; (8004b2c <_dtoa_r+0x60c>)
 8004980:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004988:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800498c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800498e:	2b00      	cmp	r3, #0
 8004990:	f280 80da 	bge.w	8004b48 <_dtoa_r+0x628>
 8004994:	f1b9 0f00 	cmp.w	r9, #0
 8004998:	f300 80d6 	bgt.w	8004b48 <_dtoa_r+0x628>
 800499c:	f040 82cd 	bne.w	8004f3a <_dtoa_r+0xa1a>
 80049a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049a4:	2200      	movs	r2, #0
 80049a6:	4b66      	ldr	r3, [pc, #408]	; (8004b40 <_dtoa_r+0x620>)
 80049a8:	f7fb fdfe 	bl	80005a8 <__aeabi_dmul>
 80049ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80049b0:	f7fc f880 	bl	8000ab4 <__aeabi_dcmpge>
 80049b4:	464e      	mov	r6, r9
 80049b6:	464f      	mov	r7, r9
 80049b8:	2800      	cmp	r0, #0
 80049ba:	f040 82a4 	bne.w	8004f06 <_dtoa_r+0x9e6>
 80049be:	9b06      	ldr	r3, [sp, #24]
 80049c0:	9a06      	ldr	r2, [sp, #24]
 80049c2:	1c5d      	adds	r5, r3, #1
 80049c4:	2331      	movs	r3, #49	; 0x31
 80049c6:	f10b 0b01 	add.w	fp, fp, #1
 80049ca:	7013      	strb	r3, [r2, #0]
 80049cc:	e29f      	b.n	8004f0e <_dtoa_r+0x9ee>
 80049ce:	07f2      	lsls	r2, r6, #31
 80049d0:	d505      	bpl.n	80049de <_dtoa_r+0x4be>
 80049d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049d6:	f7fb fde7 	bl	80005a8 <__aeabi_dmul>
 80049da:	2301      	movs	r3, #1
 80049dc:	3501      	adds	r5, #1
 80049de:	1076      	asrs	r6, r6, #1
 80049e0:	3708      	adds	r7, #8
 80049e2:	e76d      	b.n	80048c0 <_dtoa_r+0x3a0>
 80049e4:	2502      	movs	r5, #2
 80049e6:	e770      	b.n	80048ca <_dtoa_r+0x3aa>
 80049e8:	465f      	mov	r7, fp
 80049ea:	464e      	mov	r6, r9
 80049ec:	e78f      	b.n	800490e <_dtoa_r+0x3ee>
 80049ee:	9a06      	ldr	r2, [sp, #24]
 80049f0:	4b4e      	ldr	r3, [pc, #312]	; (8004b2c <_dtoa_r+0x60c>)
 80049f2:	4432      	add	r2, r6
 80049f4:	9211      	str	r2, [sp, #68]	; 0x44
 80049f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049f8:	1e71      	subs	r1, r6, #1
 80049fa:	2a00      	cmp	r2, #0
 80049fc:	d048      	beq.n	8004a90 <_dtoa_r+0x570>
 80049fe:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a06:	2000      	movs	r0, #0
 8004a08:	494e      	ldr	r1, [pc, #312]	; (8004b44 <_dtoa_r+0x624>)
 8004a0a:	f7fb fef7 	bl	80007fc <__aeabi_ddiv>
 8004a0e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004a12:	f7fb fc15 	bl	8000240 <__aeabi_dsub>
 8004a16:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004a1a:	9d06      	ldr	r5, [sp, #24]
 8004a1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a20:	f7fc f872 	bl	8000b08 <__aeabi_d2iz>
 8004a24:	4606      	mov	r6, r0
 8004a26:	f7fb fd59 	bl	80004dc <__aeabi_i2d>
 8004a2a:	4602      	mov	r2, r0
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a32:	f7fb fc05 	bl	8000240 <__aeabi_dsub>
 8004a36:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004a3a:	3630      	adds	r6, #48	; 0x30
 8004a3c:	f805 6b01 	strb.w	r6, [r5], #1
 8004a40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a44:	f7fc f822 	bl	8000a8c <__aeabi_dcmplt>
 8004a48:	2800      	cmp	r0, #0
 8004a4a:	d164      	bne.n	8004b16 <_dtoa_r+0x5f6>
 8004a4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004a50:	2000      	movs	r0, #0
 8004a52:	4938      	ldr	r1, [pc, #224]	; (8004b34 <_dtoa_r+0x614>)
 8004a54:	f7fb fbf4 	bl	8000240 <__aeabi_dsub>
 8004a58:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004a5c:	f7fc f816 	bl	8000a8c <__aeabi_dcmplt>
 8004a60:	2800      	cmp	r0, #0
 8004a62:	f040 80b9 	bne.w	8004bd8 <_dtoa_r+0x6b8>
 8004a66:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004a68:	429d      	cmp	r5, r3
 8004a6a:	f43f af7c 	beq.w	8004966 <_dtoa_r+0x446>
 8004a6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004a72:	2200      	movs	r2, #0
 8004a74:	4b30      	ldr	r3, [pc, #192]	; (8004b38 <_dtoa_r+0x618>)
 8004a76:	f7fb fd97 	bl	80005a8 <__aeabi_dmul>
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004a80:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a84:	4b2c      	ldr	r3, [pc, #176]	; (8004b38 <_dtoa_r+0x618>)
 8004a86:	f7fb fd8f 	bl	80005a8 <__aeabi_dmul>
 8004a8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004a8e:	e7c5      	b.n	8004a1c <_dtoa_r+0x4fc>
 8004a90:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004a94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004a98:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004a9c:	f7fb fd84 	bl	80005a8 <__aeabi_dmul>
 8004aa0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004aa4:	9d06      	ldr	r5, [sp, #24]
 8004aa6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004aaa:	f7fc f82d 	bl	8000b08 <__aeabi_d2iz>
 8004aae:	4606      	mov	r6, r0
 8004ab0:	f7fb fd14 	bl	80004dc <__aeabi_i2d>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004abc:	f7fb fbc0 	bl	8000240 <__aeabi_dsub>
 8004ac0:	3630      	adds	r6, #48	; 0x30
 8004ac2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004ac4:	f805 6b01 	strb.w	r6, [r5], #1
 8004ac8:	42ab      	cmp	r3, r5
 8004aca:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ace:	f04f 0200 	mov.w	r2, #0
 8004ad2:	d124      	bne.n	8004b1e <_dtoa_r+0x5fe>
 8004ad4:	4b1b      	ldr	r3, [pc, #108]	; (8004b44 <_dtoa_r+0x624>)
 8004ad6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004ada:	f7fb fbb3 	bl	8000244 <__adddf3>
 8004ade:	4602      	mov	r2, r0
 8004ae0:	460b      	mov	r3, r1
 8004ae2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ae6:	f7fb ffef 	bl	8000ac8 <__aeabi_dcmpgt>
 8004aea:	2800      	cmp	r0, #0
 8004aec:	d174      	bne.n	8004bd8 <_dtoa_r+0x6b8>
 8004aee:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004af2:	2000      	movs	r0, #0
 8004af4:	4913      	ldr	r1, [pc, #76]	; (8004b44 <_dtoa_r+0x624>)
 8004af6:	f7fb fba3 	bl	8000240 <__aeabi_dsub>
 8004afa:	4602      	mov	r2, r0
 8004afc:	460b      	mov	r3, r1
 8004afe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b02:	f7fb ffc3 	bl	8000a8c <__aeabi_dcmplt>
 8004b06:	2800      	cmp	r0, #0
 8004b08:	f43f af2d 	beq.w	8004966 <_dtoa_r+0x446>
 8004b0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004b10:	1e6a      	subs	r2, r5, #1
 8004b12:	2b30      	cmp	r3, #48	; 0x30
 8004b14:	d001      	beq.n	8004b1a <_dtoa_r+0x5fa>
 8004b16:	46bb      	mov	fp, r7
 8004b18:	e04d      	b.n	8004bb6 <_dtoa_r+0x696>
 8004b1a:	4615      	mov	r5, r2
 8004b1c:	e7f6      	b.n	8004b0c <_dtoa_r+0x5ec>
 8004b1e:	4b06      	ldr	r3, [pc, #24]	; (8004b38 <_dtoa_r+0x618>)
 8004b20:	f7fb fd42 	bl	80005a8 <__aeabi_dmul>
 8004b24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b28:	e7bd      	b.n	8004aa6 <_dtoa_r+0x586>
 8004b2a:	bf00      	nop
 8004b2c:	08006360 	.word	0x08006360
 8004b30:	08006338 	.word	0x08006338
 8004b34:	3ff00000 	.word	0x3ff00000
 8004b38:	40240000 	.word	0x40240000
 8004b3c:	401c0000 	.word	0x401c0000
 8004b40:	40140000 	.word	0x40140000
 8004b44:	3fe00000 	.word	0x3fe00000
 8004b48:	9d06      	ldr	r5, [sp, #24]
 8004b4a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004b4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b52:	4630      	mov	r0, r6
 8004b54:	4639      	mov	r1, r7
 8004b56:	f7fb fe51 	bl	80007fc <__aeabi_ddiv>
 8004b5a:	f7fb ffd5 	bl	8000b08 <__aeabi_d2iz>
 8004b5e:	4680      	mov	r8, r0
 8004b60:	f7fb fcbc 	bl	80004dc <__aeabi_i2d>
 8004b64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b68:	f7fb fd1e 	bl	80005a8 <__aeabi_dmul>
 8004b6c:	4602      	mov	r2, r0
 8004b6e:	460b      	mov	r3, r1
 8004b70:	4630      	mov	r0, r6
 8004b72:	4639      	mov	r1, r7
 8004b74:	f7fb fb64 	bl	8000240 <__aeabi_dsub>
 8004b78:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004b7c:	f805 6b01 	strb.w	r6, [r5], #1
 8004b80:	9e06      	ldr	r6, [sp, #24]
 8004b82:	4602      	mov	r2, r0
 8004b84:	1bae      	subs	r6, r5, r6
 8004b86:	45b1      	cmp	r9, r6
 8004b88:	460b      	mov	r3, r1
 8004b8a:	d137      	bne.n	8004bfc <_dtoa_r+0x6dc>
 8004b8c:	f7fb fb5a 	bl	8000244 <__adddf3>
 8004b90:	4606      	mov	r6, r0
 8004b92:	460f      	mov	r7, r1
 8004b94:	4602      	mov	r2, r0
 8004b96:	460b      	mov	r3, r1
 8004b98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b9c:	f7fb ff76 	bl	8000a8c <__aeabi_dcmplt>
 8004ba0:	b9c8      	cbnz	r0, 8004bd6 <_dtoa_r+0x6b6>
 8004ba2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ba6:	4632      	mov	r2, r6
 8004ba8:	463b      	mov	r3, r7
 8004baa:	f7fb ff65 	bl	8000a78 <__aeabi_dcmpeq>
 8004bae:	b110      	cbz	r0, 8004bb6 <_dtoa_r+0x696>
 8004bb0:	f018 0f01 	tst.w	r8, #1
 8004bb4:	d10f      	bne.n	8004bd6 <_dtoa_r+0x6b6>
 8004bb6:	4651      	mov	r1, sl
 8004bb8:	4620      	mov	r0, r4
 8004bba:	f000 fcd0 	bl	800555e <_Bfree>
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004bc2:	702b      	strb	r3, [r5, #0]
 8004bc4:	f10b 0301 	add.w	r3, fp, #1
 8004bc8:	6013      	str	r3, [r2, #0]
 8004bca:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	f43f acec 	beq.w	80045aa <_dtoa_r+0x8a>
 8004bd2:	601d      	str	r5, [r3, #0]
 8004bd4:	e4e9      	b.n	80045aa <_dtoa_r+0x8a>
 8004bd6:	465f      	mov	r7, fp
 8004bd8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004bdc:	1e6b      	subs	r3, r5, #1
 8004bde:	2a39      	cmp	r2, #57	; 0x39
 8004be0:	d106      	bne.n	8004bf0 <_dtoa_r+0x6d0>
 8004be2:	9a06      	ldr	r2, [sp, #24]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d107      	bne.n	8004bf8 <_dtoa_r+0x6d8>
 8004be8:	2330      	movs	r3, #48	; 0x30
 8004bea:	7013      	strb	r3, [r2, #0]
 8004bec:	4613      	mov	r3, r2
 8004bee:	3701      	adds	r7, #1
 8004bf0:	781a      	ldrb	r2, [r3, #0]
 8004bf2:	3201      	adds	r2, #1
 8004bf4:	701a      	strb	r2, [r3, #0]
 8004bf6:	e78e      	b.n	8004b16 <_dtoa_r+0x5f6>
 8004bf8:	461d      	mov	r5, r3
 8004bfa:	e7ed      	b.n	8004bd8 <_dtoa_r+0x6b8>
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	4bb5      	ldr	r3, [pc, #724]	; (8004ed4 <_dtoa_r+0x9b4>)
 8004c00:	f7fb fcd2 	bl	80005a8 <__aeabi_dmul>
 8004c04:	2200      	movs	r2, #0
 8004c06:	2300      	movs	r3, #0
 8004c08:	4606      	mov	r6, r0
 8004c0a:	460f      	mov	r7, r1
 8004c0c:	f7fb ff34 	bl	8000a78 <__aeabi_dcmpeq>
 8004c10:	2800      	cmp	r0, #0
 8004c12:	d09c      	beq.n	8004b4e <_dtoa_r+0x62e>
 8004c14:	e7cf      	b.n	8004bb6 <_dtoa_r+0x696>
 8004c16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004c18:	2a00      	cmp	r2, #0
 8004c1a:	f000 8129 	beq.w	8004e70 <_dtoa_r+0x950>
 8004c1e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004c20:	2a01      	cmp	r2, #1
 8004c22:	f300 810e 	bgt.w	8004e42 <_dtoa_r+0x922>
 8004c26:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004c28:	2a00      	cmp	r2, #0
 8004c2a:	f000 8106 	beq.w	8004e3a <_dtoa_r+0x91a>
 8004c2e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004c32:	4645      	mov	r5, r8
 8004c34:	9e08      	ldr	r6, [sp, #32]
 8004c36:	9a07      	ldr	r2, [sp, #28]
 8004c38:	2101      	movs	r1, #1
 8004c3a:	441a      	add	r2, r3
 8004c3c:	4620      	mov	r0, r4
 8004c3e:	4498      	add	r8, r3
 8004c40:	9207      	str	r2, [sp, #28]
 8004c42:	f000 fd2c 	bl	800569e <__i2b>
 8004c46:	4607      	mov	r7, r0
 8004c48:	2d00      	cmp	r5, #0
 8004c4a:	dd0b      	ble.n	8004c64 <_dtoa_r+0x744>
 8004c4c:	9b07      	ldr	r3, [sp, #28]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	dd08      	ble.n	8004c64 <_dtoa_r+0x744>
 8004c52:	42ab      	cmp	r3, r5
 8004c54:	bfa8      	it	ge
 8004c56:	462b      	movge	r3, r5
 8004c58:	9a07      	ldr	r2, [sp, #28]
 8004c5a:	eba8 0803 	sub.w	r8, r8, r3
 8004c5e:	1aed      	subs	r5, r5, r3
 8004c60:	1ad3      	subs	r3, r2, r3
 8004c62:	9307      	str	r3, [sp, #28]
 8004c64:	9b08      	ldr	r3, [sp, #32]
 8004c66:	b1fb      	cbz	r3, 8004ca8 <_dtoa_r+0x788>
 8004c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 8104 	beq.w	8004e78 <_dtoa_r+0x958>
 8004c70:	2e00      	cmp	r6, #0
 8004c72:	dd11      	ble.n	8004c98 <_dtoa_r+0x778>
 8004c74:	4639      	mov	r1, r7
 8004c76:	4632      	mov	r2, r6
 8004c78:	4620      	mov	r0, r4
 8004c7a:	f000 fda5 	bl	80057c8 <__pow5mult>
 8004c7e:	4652      	mov	r2, sl
 8004c80:	4601      	mov	r1, r0
 8004c82:	4607      	mov	r7, r0
 8004c84:	4620      	mov	r0, r4
 8004c86:	f000 fd13 	bl	80056b0 <__multiply>
 8004c8a:	4651      	mov	r1, sl
 8004c8c:	900a      	str	r0, [sp, #40]	; 0x28
 8004c8e:	4620      	mov	r0, r4
 8004c90:	f000 fc65 	bl	800555e <_Bfree>
 8004c94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c96:	469a      	mov	sl, r3
 8004c98:	9b08      	ldr	r3, [sp, #32]
 8004c9a:	1b9a      	subs	r2, r3, r6
 8004c9c:	d004      	beq.n	8004ca8 <_dtoa_r+0x788>
 8004c9e:	4651      	mov	r1, sl
 8004ca0:	4620      	mov	r0, r4
 8004ca2:	f000 fd91 	bl	80057c8 <__pow5mult>
 8004ca6:	4682      	mov	sl, r0
 8004ca8:	2101      	movs	r1, #1
 8004caa:	4620      	mov	r0, r4
 8004cac:	f000 fcf7 	bl	800569e <__i2b>
 8004cb0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004cb2:	4606      	mov	r6, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f340 80e1 	ble.w	8004e7c <_dtoa_r+0x95c>
 8004cba:	461a      	mov	r2, r3
 8004cbc:	4601      	mov	r1, r0
 8004cbe:	4620      	mov	r0, r4
 8004cc0:	f000 fd82 	bl	80057c8 <__pow5mult>
 8004cc4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004cc6:	4606      	mov	r6, r0
 8004cc8:	2b01      	cmp	r3, #1
 8004cca:	f340 80da 	ble.w	8004e82 <_dtoa_r+0x962>
 8004cce:	2300      	movs	r3, #0
 8004cd0:	9308      	str	r3, [sp, #32]
 8004cd2:	6933      	ldr	r3, [r6, #16]
 8004cd4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004cd8:	6918      	ldr	r0, [r3, #16]
 8004cda:	f000 fc92 	bl	8005602 <__hi0bits>
 8004cde:	f1c0 0020 	rsb	r0, r0, #32
 8004ce2:	9b07      	ldr	r3, [sp, #28]
 8004ce4:	4418      	add	r0, r3
 8004ce6:	f010 001f 	ands.w	r0, r0, #31
 8004cea:	f000 80f0 	beq.w	8004ece <_dtoa_r+0x9ae>
 8004cee:	f1c0 0320 	rsb	r3, r0, #32
 8004cf2:	2b04      	cmp	r3, #4
 8004cf4:	f340 80e2 	ble.w	8004ebc <_dtoa_r+0x99c>
 8004cf8:	9b07      	ldr	r3, [sp, #28]
 8004cfa:	f1c0 001c 	rsb	r0, r0, #28
 8004cfe:	4480      	add	r8, r0
 8004d00:	4405      	add	r5, r0
 8004d02:	4403      	add	r3, r0
 8004d04:	9307      	str	r3, [sp, #28]
 8004d06:	f1b8 0f00 	cmp.w	r8, #0
 8004d0a:	dd05      	ble.n	8004d18 <_dtoa_r+0x7f8>
 8004d0c:	4651      	mov	r1, sl
 8004d0e:	4642      	mov	r2, r8
 8004d10:	4620      	mov	r0, r4
 8004d12:	f000 fda7 	bl	8005864 <__lshift>
 8004d16:	4682      	mov	sl, r0
 8004d18:	9b07      	ldr	r3, [sp, #28]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	dd05      	ble.n	8004d2a <_dtoa_r+0x80a>
 8004d1e:	4631      	mov	r1, r6
 8004d20:	461a      	mov	r2, r3
 8004d22:	4620      	mov	r0, r4
 8004d24:	f000 fd9e 	bl	8005864 <__lshift>
 8004d28:	4606      	mov	r6, r0
 8004d2a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	f000 80d3 	beq.w	8004ed8 <_dtoa_r+0x9b8>
 8004d32:	4631      	mov	r1, r6
 8004d34:	4650      	mov	r0, sl
 8004d36:	f000 fde6 	bl	8005906 <__mcmp>
 8004d3a:	2800      	cmp	r0, #0
 8004d3c:	f280 80cc 	bge.w	8004ed8 <_dtoa_r+0x9b8>
 8004d40:	2300      	movs	r3, #0
 8004d42:	4651      	mov	r1, sl
 8004d44:	220a      	movs	r2, #10
 8004d46:	4620      	mov	r0, r4
 8004d48:	f000 fc20 	bl	800558c <__multadd>
 8004d4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d4e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004d52:	4682      	mov	sl, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	f000 81a9 	beq.w	80050ac <_dtoa_r+0xb8c>
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	4639      	mov	r1, r7
 8004d5e:	220a      	movs	r2, #10
 8004d60:	4620      	mov	r0, r4
 8004d62:	f000 fc13 	bl	800558c <__multadd>
 8004d66:	9b04      	ldr	r3, [sp, #16]
 8004d68:	4607      	mov	r7, r0
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	dc03      	bgt.n	8004d76 <_dtoa_r+0x856>
 8004d6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004d70:	2b02      	cmp	r3, #2
 8004d72:	f300 80b9 	bgt.w	8004ee8 <_dtoa_r+0x9c8>
 8004d76:	2d00      	cmp	r5, #0
 8004d78:	dd05      	ble.n	8004d86 <_dtoa_r+0x866>
 8004d7a:	4639      	mov	r1, r7
 8004d7c:	462a      	mov	r2, r5
 8004d7e:	4620      	mov	r0, r4
 8004d80:	f000 fd70 	bl	8005864 <__lshift>
 8004d84:	4607      	mov	r7, r0
 8004d86:	9b08      	ldr	r3, [sp, #32]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	f000 8110 	beq.w	8004fae <_dtoa_r+0xa8e>
 8004d8e:	6879      	ldr	r1, [r7, #4]
 8004d90:	4620      	mov	r0, r4
 8004d92:	f000 fbb0 	bl	80054f6 <_Balloc>
 8004d96:	4605      	mov	r5, r0
 8004d98:	693a      	ldr	r2, [r7, #16]
 8004d9a:	f107 010c 	add.w	r1, r7, #12
 8004d9e:	3202      	adds	r2, #2
 8004da0:	0092      	lsls	r2, r2, #2
 8004da2:	300c      	adds	r0, #12
 8004da4:	f000 fb94 	bl	80054d0 <memcpy>
 8004da8:	2201      	movs	r2, #1
 8004daa:	4629      	mov	r1, r5
 8004dac:	4620      	mov	r0, r4
 8004dae:	f000 fd59 	bl	8005864 <__lshift>
 8004db2:	9707      	str	r7, [sp, #28]
 8004db4:	4607      	mov	r7, r0
 8004db6:	9b02      	ldr	r3, [sp, #8]
 8004db8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8004dbc:	f003 0301 	and.w	r3, r3, #1
 8004dc0:	9308      	str	r3, [sp, #32]
 8004dc2:	4631      	mov	r1, r6
 8004dc4:	4650      	mov	r0, sl
 8004dc6:	f7ff fb1f 	bl	8004408 <quorem>
 8004dca:	9907      	ldr	r1, [sp, #28]
 8004dcc:	4605      	mov	r5, r0
 8004dce:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004dd2:	4650      	mov	r0, sl
 8004dd4:	f000 fd97 	bl	8005906 <__mcmp>
 8004dd8:	463a      	mov	r2, r7
 8004dda:	9002      	str	r0, [sp, #8]
 8004ddc:	4631      	mov	r1, r6
 8004dde:	4620      	mov	r0, r4
 8004de0:	f000 fdab 	bl	800593a <__mdiff>
 8004de4:	68c3      	ldr	r3, [r0, #12]
 8004de6:	4602      	mov	r2, r0
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	f040 80e2 	bne.w	8004fb2 <_dtoa_r+0xa92>
 8004dee:	4601      	mov	r1, r0
 8004df0:	9009      	str	r0, [sp, #36]	; 0x24
 8004df2:	4650      	mov	r0, sl
 8004df4:	f000 fd87 	bl	8005906 <__mcmp>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004dfc:	4611      	mov	r1, r2
 8004dfe:	4620      	mov	r0, r4
 8004e00:	9309      	str	r3, [sp, #36]	; 0x24
 8004e02:	f000 fbac 	bl	800555e <_Bfree>
 8004e06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	f040 80d4 	bne.w	8004fb6 <_dtoa_r+0xa96>
 8004e0e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004e10:	2a00      	cmp	r2, #0
 8004e12:	f040 80d0 	bne.w	8004fb6 <_dtoa_r+0xa96>
 8004e16:	9a08      	ldr	r2, [sp, #32]
 8004e18:	2a00      	cmp	r2, #0
 8004e1a:	f040 80cc 	bne.w	8004fb6 <_dtoa_r+0xa96>
 8004e1e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004e22:	f000 80e8 	beq.w	8004ff6 <_dtoa_r+0xad6>
 8004e26:	9b02      	ldr	r3, [sp, #8]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	dd01      	ble.n	8004e30 <_dtoa_r+0x910>
 8004e2c:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004e30:	f108 0501 	add.w	r5, r8, #1
 8004e34:	f888 9000 	strb.w	r9, [r8]
 8004e38:	e06b      	b.n	8004f12 <_dtoa_r+0x9f2>
 8004e3a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004e3c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004e40:	e6f7      	b.n	8004c32 <_dtoa_r+0x712>
 8004e42:	9b08      	ldr	r3, [sp, #32]
 8004e44:	f109 36ff 	add.w	r6, r9, #4294967295
 8004e48:	42b3      	cmp	r3, r6
 8004e4a:	bfb7      	itett	lt
 8004e4c:	9b08      	ldrlt	r3, [sp, #32]
 8004e4e:	1b9e      	subge	r6, r3, r6
 8004e50:	1af2      	sublt	r2, r6, r3
 8004e52:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 8004e54:	bfbf      	itttt	lt
 8004e56:	9608      	strlt	r6, [sp, #32]
 8004e58:	189b      	addlt	r3, r3, r2
 8004e5a:	930c      	strlt	r3, [sp, #48]	; 0x30
 8004e5c:	2600      	movlt	r6, #0
 8004e5e:	f1b9 0f00 	cmp.w	r9, #0
 8004e62:	bfb9      	ittee	lt
 8004e64:	eba8 0509 	sublt.w	r5, r8, r9
 8004e68:	2300      	movlt	r3, #0
 8004e6a:	4645      	movge	r5, r8
 8004e6c:	464b      	movge	r3, r9
 8004e6e:	e6e2      	b.n	8004c36 <_dtoa_r+0x716>
 8004e70:	9e08      	ldr	r6, [sp, #32]
 8004e72:	4645      	mov	r5, r8
 8004e74:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004e76:	e6e7      	b.n	8004c48 <_dtoa_r+0x728>
 8004e78:	9a08      	ldr	r2, [sp, #32]
 8004e7a:	e710      	b.n	8004c9e <_dtoa_r+0x77e>
 8004e7c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	dc18      	bgt.n	8004eb4 <_dtoa_r+0x994>
 8004e82:	9b02      	ldr	r3, [sp, #8]
 8004e84:	b9b3      	cbnz	r3, 8004eb4 <_dtoa_r+0x994>
 8004e86:	9b03      	ldr	r3, [sp, #12]
 8004e88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004e8c:	b9a3      	cbnz	r3, 8004eb8 <_dtoa_r+0x998>
 8004e8e:	9b03      	ldr	r3, [sp, #12]
 8004e90:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e94:	0d1b      	lsrs	r3, r3, #20
 8004e96:	051b      	lsls	r3, r3, #20
 8004e98:	b12b      	cbz	r3, 8004ea6 <_dtoa_r+0x986>
 8004e9a:	9b07      	ldr	r3, [sp, #28]
 8004e9c:	f108 0801 	add.w	r8, r8, #1
 8004ea0:	3301      	adds	r3, #1
 8004ea2:	9307      	str	r3, [sp, #28]
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	9308      	str	r3, [sp, #32]
 8004ea8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f47f af11 	bne.w	8004cd2 <_dtoa_r+0x7b2>
 8004eb0:	2001      	movs	r0, #1
 8004eb2:	e716      	b.n	8004ce2 <_dtoa_r+0x7c2>
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	e7f6      	b.n	8004ea6 <_dtoa_r+0x986>
 8004eb8:	9b02      	ldr	r3, [sp, #8]
 8004eba:	e7f4      	b.n	8004ea6 <_dtoa_r+0x986>
 8004ebc:	f43f af23 	beq.w	8004d06 <_dtoa_r+0x7e6>
 8004ec0:	9a07      	ldr	r2, [sp, #28]
 8004ec2:	331c      	adds	r3, #28
 8004ec4:	441a      	add	r2, r3
 8004ec6:	4498      	add	r8, r3
 8004ec8:	441d      	add	r5, r3
 8004eca:	4613      	mov	r3, r2
 8004ecc:	e71a      	b.n	8004d04 <_dtoa_r+0x7e4>
 8004ece:	4603      	mov	r3, r0
 8004ed0:	e7f6      	b.n	8004ec0 <_dtoa_r+0x9a0>
 8004ed2:	bf00      	nop
 8004ed4:	40240000 	.word	0x40240000
 8004ed8:	f1b9 0f00 	cmp.w	r9, #0
 8004edc:	dc33      	bgt.n	8004f46 <_dtoa_r+0xa26>
 8004ede:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004ee0:	2b02      	cmp	r3, #2
 8004ee2:	dd30      	ble.n	8004f46 <_dtoa_r+0xa26>
 8004ee4:	f8cd 9010 	str.w	r9, [sp, #16]
 8004ee8:	9b04      	ldr	r3, [sp, #16]
 8004eea:	b963      	cbnz	r3, 8004f06 <_dtoa_r+0x9e6>
 8004eec:	4631      	mov	r1, r6
 8004eee:	2205      	movs	r2, #5
 8004ef0:	4620      	mov	r0, r4
 8004ef2:	f000 fb4b 	bl	800558c <__multadd>
 8004ef6:	4601      	mov	r1, r0
 8004ef8:	4606      	mov	r6, r0
 8004efa:	4650      	mov	r0, sl
 8004efc:	f000 fd03 	bl	8005906 <__mcmp>
 8004f00:	2800      	cmp	r0, #0
 8004f02:	f73f ad5c 	bgt.w	80049be <_dtoa_r+0x49e>
 8004f06:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004f08:	9d06      	ldr	r5, [sp, #24]
 8004f0a:	ea6f 0b03 	mvn.w	fp, r3
 8004f0e:	2300      	movs	r3, #0
 8004f10:	9307      	str	r3, [sp, #28]
 8004f12:	4631      	mov	r1, r6
 8004f14:	4620      	mov	r0, r4
 8004f16:	f000 fb22 	bl	800555e <_Bfree>
 8004f1a:	2f00      	cmp	r7, #0
 8004f1c:	f43f ae4b 	beq.w	8004bb6 <_dtoa_r+0x696>
 8004f20:	9b07      	ldr	r3, [sp, #28]
 8004f22:	b12b      	cbz	r3, 8004f30 <_dtoa_r+0xa10>
 8004f24:	42bb      	cmp	r3, r7
 8004f26:	d003      	beq.n	8004f30 <_dtoa_r+0xa10>
 8004f28:	4619      	mov	r1, r3
 8004f2a:	4620      	mov	r0, r4
 8004f2c:	f000 fb17 	bl	800555e <_Bfree>
 8004f30:	4639      	mov	r1, r7
 8004f32:	4620      	mov	r0, r4
 8004f34:	f000 fb13 	bl	800555e <_Bfree>
 8004f38:	e63d      	b.n	8004bb6 <_dtoa_r+0x696>
 8004f3a:	2600      	movs	r6, #0
 8004f3c:	4637      	mov	r7, r6
 8004f3e:	e7e2      	b.n	8004f06 <_dtoa_r+0x9e6>
 8004f40:	46bb      	mov	fp, r7
 8004f42:	4637      	mov	r7, r6
 8004f44:	e53b      	b.n	80049be <_dtoa_r+0x49e>
 8004f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f48:	f8cd 9010 	str.w	r9, [sp, #16]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	f47f af12 	bne.w	8004d76 <_dtoa_r+0x856>
 8004f52:	9d06      	ldr	r5, [sp, #24]
 8004f54:	4631      	mov	r1, r6
 8004f56:	4650      	mov	r0, sl
 8004f58:	f7ff fa56 	bl	8004408 <quorem>
 8004f5c:	9b06      	ldr	r3, [sp, #24]
 8004f5e:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004f62:	f805 9b01 	strb.w	r9, [r5], #1
 8004f66:	9a04      	ldr	r2, [sp, #16]
 8004f68:	1aeb      	subs	r3, r5, r3
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	f300 8081 	bgt.w	8005072 <_dtoa_r+0xb52>
 8004f70:	9b06      	ldr	r3, [sp, #24]
 8004f72:	2a01      	cmp	r2, #1
 8004f74:	bfac      	ite	ge
 8004f76:	189b      	addge	r3, r3, r2
 8004f78:	3301      	addlt	r3, #1
 8004f7a:	4698      	mov	r8, r3
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	9307      	str	r3, [sp, #28]
 8004f80:	4651      	mov	r1, sl
 8004f82:	2201      	movs	r2, #1
 8004f84:	4620      	mov	r0, r4
 8004f86:	f000 fc6d 	bl	8005864 <__lshift>
 8004f8a:	4631      	mov	r1, r6
 8004f8c:	4682      	mov	sl, r0
 8004f8e:	f000 fcba 	bl	8005906 <__mcmp>
 8004f92:	2800      	cmp	r0, #0
 8004f94:	dc34      	bgt.n	8005000 <_dtoa_r+0xae0>
 8004f96:	d102      	bne.n	8004f9e <_dtoa_r+0xa7e>
 8004f98:	f019 0f01 	tst.w	r9, #1
 8004f9c:	d130      	bne.n	8005000 <_dtoa_r+0xae0>
 8004f9e:	4645      	mov	r5, r8
 8004fa0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004fa4:	1e6a      	subs	r2, r5, #1
 8004fa6:	2b30      	cmp	r3, #48	; 0x30
 8004fa8:	d1b3      	bne.n	8004f12 <_dtoa_r+0x9f2>
 8004faa:	4615      	mov	r5, r2
 8004fac:	e7f8      	b.n	8004fa0 <_dtoa_r+0xa80>
 8004fae:	4638      	mov	r0, r7
 8004fb0:	e6ff      	b.n	8004db2 <_dtoa_r+0x892>
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	e722      	b.n	8004dfc <_dtoa_r+0x8dc>
 8004fb6:	9a02      	ldr	r2, [sp, #8]
 8004fb8:	2a00      	cmp	r2, #0
 8004fba:	db04      	blt.n	8004fc6 <_dtoa_r+0xaa6>
 8004fbc:	d128      	bne.n	8005010 <_dtoa_r+0xaf0>
 8004fbe:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004fc0:	bb32      	cbnz	r2, 8005010 <_dtoa_r+0xaf0>
 8004fc2:	9a08      	ldr	r2, [sp, #32]
 8004fc4:	bb22      	cbnz	r2, 8005010 <_dtoa_r+0xaf0>
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f77f af32 	ble.w	8004e30 <_dtoa_r+0x910>
 8004fcc:	4651      	mov	r1, sl
 8004fce:	2201      	movs	r2, #1
 8004fd0:	4620      	mov	r0, r4
 8004fd2:	f000 fc47 	bl	8005864 <__lshift>
 8004fd6:	4631      	mov	r1, r6
 8004fd8:	4682      	mov	sl, r0
 8004fda:	f000 fc94 	bl	8005906 <__mcmp>
 8004fde:	2800      	cmp	r0, #0
 8004fe0:	dc05      	bgt.n	8004fee <_dtoa_r+0xace>
 8004fe2:	f47f af25 	bne.w	8004e30 <_dtoa_r+0x910>
 8004fe6:	f019 0f01 	tst.w	r9, #1
 8004fea:	f43f af21 	beq.w	8004e30 <_dtoa_r+0x910>
 8004fee:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004ff2:	f47f af1b 	bne.w	8004e2c <_dtoa_r+0x90c>
 8004ff6:	2339      	movs	r3, #57	; 0x39
 8004ff8:	f108 0801 	add.w	r8, r8, #1
 8004ffc:	f808 3c01 	strb.w	r3, [r8, #-1]
 8005000:	4645      	mov	r5, r8
 8005002:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005006:	1e6a      	subs	r2, r5, #1
 8005008:	2b39      	cmp	r3, #57	; 0x39
 800500a:	d03a      	beq.n	8005082 <_dtoa_r+0xb62>
 800500c:	3301      	adds	r3, #1
 800500e:	e03f      	b.n	8005090 <_dtoa_r+0xb70>
 8005010:	2b00      	cmp	r3, #0
 8005012:	f108 0501 	add.w	r5, r8, #1
 8005016:	dd05      	ble.n	8005024 <_dtoa_r+0xb04>
 8005018:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800501c:	d0eb      	beq.n	8004ff6 <_dtoa_r+0xad6>
 800501e:	f109 0901 	add.w	r9, r9, #1
 8005022:	e707      	b.n	8004e34 <_dtoa_r+0x914>
 8005024:	9b06      	ldr	r3, [sp, #24]
 8005026:	9a04      	ldr	r2, [sp, #16]
 8005028:	1aeb      	subs	r3, r5, r3
 800502a:	4293      	cmp	r3, r2
 800502c:	46a8      	mov	r8, r5
 800502e:	f805 9c01 	strb.w	r9, [r5, #-1]
 8005032:	d0a5      	beq.n	8004f80 <_dtoa_r+0xa60>
 8005034:	4651      	mov	r1, sl
 8005036:	2300      	movs	r3, #0
 8005038:	220a      	movs	r2, #10
 800503a:	4620      	mov	r0, r4
 800503c:	f000 faa6 	bl	800558c <__multadd>
 8005040:	9b07      	ldr	r3, [sp, #28]
 8005042:	4682      	mov	sl, r0
 8005044:	42bb      	cmp	r3, r7
 8005046:	f04f 020a 	mov.w	r2, #10
 800504a:	f04f 0300 	mov.w	r3, #0
 800504e:	9907      	ldr	r1, [sp, #28]
 8005050:	4620      	mov	r0, r4
 8005052:	d104      	bne.n	800505e <_dtoa_r+0xb3e>
 8005054:	f000 fa9a 	bl	800558c <__multadd>
 8005058:	9007      	str	r0, [sp, #28]
 800505a:	4607      	mov	r7, r0
 800505c:	e6b1      	b.n	8004dc2 <_dtoa_r+0x8a2>
 800505e:	f000 fa95 	bl	800558c <__multadd>
 8005062:	2300      	movs	r3, #0
 8005064:	9007      	str	r0, [sp, #28]
 8005066:	220a      	movs	r2, #10
 8005068:	4639      	mov	r1, r7
 800506a:	4620      	mov	r0, r4
 800506c:	f000 fa8e 	bl	800558c <__multadd>
 8005070:	e7f3      	b.n	800505a <_dtoa_r+0xb3a>
 8005072:	4651      	mov	r1, sl
 8005074:	2300      	movs	r3, #0
 8005076:	220a      	movs	r2, #10
 8005078:	4620      	mov	r0, r4
 800507a:	f000 fa87 	bl	800558c <__multadd>
 800507e:	4682      	mov	sl, r0
 8005080:	e768      	b.n	8004f54 <_dtoa_r+0xa34>
 8005082:	9b06      	ldr	r3, [sp, #24]
 8005084:	4293      	cmp	r3, r2
 8005086:	d105      	bne.n	8005094 <_dtoa_r+0xb74>
 8005088:	2331      	movs	r3, #49	; 0x31
 800508a:	9a06      	ldr	r2, [sp, #24]
 800508c:	f10b 0b01 	add.w	fp, fp, #1
 8005090:	7013      	strb	r3, [r2, #0]
 8005092:	e73e      	b.n	8004f12 <_dtoa_r+0x9f2>
 8005094:	4615      	mov	r5, r2
 8005096:	e7b4      	b.n	8005002 <_dtoa_r+0xae2>
 8005098:	4b09      	ldr	r3, [pc, #36]	; (80050c0 <_dtoa_r+0xba0>)
 800509a:	f7ff baa3 	b.w	80045e4 <_dtoa_r+0xc4>
 800509e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f47f aa7d 	bne.w	80045a0 <_dtoa_r+0x80>
 80050a6:	4b07      	ldr	r3, [pc, #28]	; (80050c4 <_dtoa_r+0xba4>)
 80050a8:	f7ff ba9c 	b.w	80045e4 <_dtoa_r+0xc4>
 80050ac:	9b04      	ldr	r3, [sp, #16]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	f73f af4f 	bgt.w	8004f52 <_dtoa_r+0xa32>
 80050b4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	f77f af4b 	ble.w	8004f52 <_dtoa_r+0xa32>
 80050bc:	e714      	b.n	8004ee8 <_dtoa_r+0x9c8>
 80050be:	bf00      	nop
 80050c0:	080062a4 	.word	0x080062a4
 80050c4:	080062c8 	.word	0x080062c8

080050c8 <__sflush_r>:
 80050c8:	898a      	ldrh	r2, [r1, #12]
 80050ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050ce:	4605      	mov	r5, r0
 80050d0:	0710      	lsls	r0, r2, #28
 80050d2:	460c      	mov	r4, r1
 80050d4:	d45a      	bmi.n	800518c <__sflush_r+0xc4>
 80050d6:	684b      	ldr	r3, [r1, #4]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	dc05      	bgt.n	80050e8 <__sflush_r+0x20>
 80050dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80050de:	2b00      	cmp	r3, #0
 80050e0:	dc02      	bgt.n	80050e8 <__sflush_r+0x20>
 80050e2:	2000      	movs	r0, #0
 80050e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80050e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80050ea:	2e00      	cmp	r6, #0
 80050ec:	d0f9      	beq.n	80050e2 <__sflush_r+0x1a>
 80050ee:	2300      	movs	r3, #0
 80050f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80050f4:	682f      	ldr	r7, [r5, #0]
 80050f6:	602b      	str	r3, [r5, #0]
 80050f8:	d033      	beq.n	8005162 <__sflush_r+0x9a>
 80050fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80050fc:	89a3      	ldrh	r3, [r4, #12]
 80050fe:	075a      	lsls	r2, r3, #29
 8005100:	d505      	bpl.n	800510e <__sflush_r+0x46>
 8005102:	6863      	ldr	r3, [r4, #4]
 8005104:	1ac0      	subs	r0, r0, r3
 8005106:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005108:	b10b      	cbz	r3, 800510e <__sflush_r+0x46>
 800510a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800510c:	1ac0      	subs	r0, r0, r3
 800510e:	2300      	movs	r3, #0
 8005110:	4602      	mov	r2, r0
 8005112:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005114:	6a21      	ldr	r1, [r4, #32]
 8005116:	4628      	mov	r0, r5
 8005118:	47b0      	blx	r6
 800511a:	1c43      	adds	r3, r0, #1
 800511c:	89a3      	ldrh	r3, [r4, #12]
 800511e:	d106      	bne.n	800512e <__sflush_r+0x66>
 8005120:	6829      	ldr	r1, [r5, #0]
 8005122:	291d      	cmp	r1, #29
 8005124:	d84b      	bhi.n	80051be <__sflush_r+0xf6>
 8005126:	4a2b      	ldr	r2, [pc, #172]	; (80051d4 <__sflush_r+0x10c>)
 8005128:	40ca      	lsrs	r2, r1
 800512a:	07d6      	lsls	r6, r2, #31
 800512c:	d547      	bpl.n	80051be <__sflush_r+0xf6>
 800512e:	2200      	movs	r2, #0
 8005130:	6062      	str	r2, [r4, #4]
 8005132:	6922      	ldr	r2, [r4, #16]
 8005134:	04d9      	lsls	r1, r3, #19
 8005136:	6022      	str	r2, [r4, #0]
 8005138:	d504      	bpl.n	8005144 <__sflush_r+0x7c>
 800513a:	1c42      	adds	r2, r0, #1
 800513c:	d101      	bne.n	8005142 <__sflush_r+0x7a>
 800513e:	682b      	ldr	r3, [r5, #0]
 8005140:	b903      	cbnz	r3, 8005144 <__sflush_r+0x7c>
 8005142:	6560      	str	r0, [r4, #84]	; 0x54
 8005144:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005146:	602f      	str	r7, [r5, #0]
 8005148:	2900      	cmp	r1, #0
 800514a:	d0ca      	beq.n	80050e2 <__sflush_r+0x1a>
 800514c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005150:	4299      	cmp	r1, r3
 8005152:	d002      	beq.n	800515a <__sflush_r+0x92>
 8005154:	4628      	mov	r0, r5
 8005156:	f000 fcad 	bl	8005ab4 <_free_r>
 800515a:	2000      	movs	r0, #0
 800515c:	6360      	str	r0, [r4, #52]	; 0x34
 800515e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005162:	6a21      	ldr	r1, [r4, #32]
 8005164:	2301      	movs	r3, #1
 8005166:	4628      	mov	r0, r5
 8005168:	47b0      	blx	r6
 800516a:	1c41      	adds	r1, r0, #1
 800516c:	d1c6      	bne.n	80050fc <__sflush_r+0x34>
 800516e:	682b      	ldr	r3, [r5, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d0c3      	beq.n	80050fc <__sflush_r+0x34>
 8005174:	2b1d      	cmp	r3, #29
 8005176:	d001      	beq.n	800517c <__sflush_r+0xb4>
 8005178:	2b16      	cmp	r3, #22
 800517a:	d101      	bne.n	8005180 <__sflush_r+0xb8>
 800517c:	602f      	str	r7, [r5, #0]
 800517e:	e7b0      	b.n	80050e2 <__sflush_r+0x1a>
 8005180:	89a3      	ldrh	r3, [r4, #12]
 8005182:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005186:	81a3      	strh	r3, [r4, #12]
 8005188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800518c:	690f      	ldr	r7, [r1, #16]
 800518e:	2f00      	cmp	r7, #0
 8005190:	d0a7      	beq.n	80050e2 <__sflush_r+0x1a>
 8005192:	0793      	lsls	r3, r2, #30
 8005194:	bf18      	it	ne
 8005196:	2300      	movne	r3, #0
 8005198:	680e      	ldr	r6, [r1, #0]
 800519a:	bf08      	it	eq
 800519c:	694b      	ldreq	r3, [r1, #20]
 800519e:	eba6 0807 	sub.w	r8, r6, r7
 80051a2:	600f      	str	r7, [r1, #0]
 80051a4:	608b      	str	r3, [r1, #8]
 80051a6:	f1b8 0f00 	cmp.w	r8, #0
 80051aa:	dd9a      	ble.n	80050e2 <__sflush_r+0x1a>
 80051ac:	4643      	mov	r3, r8
 80051ae:	463a      	mov	r2, r7
 80051b0:	6a21      	ldr	r1, [r4, #32]
 80051b2:	4628      	mov	r0, r5
 80051b4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80051b6:	47b0      	blx	r6
 80051b8:	2800      	cmp	r0, #0
 80051ba:	dc07      	bgt.n	80051cc <__sflush_r+0x104>
 80051bc:	89a3      	ldrh	r3, [r4, #12]
 80051be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051c2:	81a3      	strh	r3, [r4, #12]
 80051c4:	f04f 30ff 	mov.w	r0, #4294967295
 80051c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051cc:	4407      	add	r7, r0
 80051ce:	eba8 0800 	sub.w	r8, r8, r0
 80051d2:	e7e8      	b.n	80051a6 <__sflush_r+0xde>
 80051d4:	20400001 	.word	0x20400001

080051d8 <_fflush_r>:
 80051d8:	b538      	push	{r3, r4, r5, lr}
 80051da:	690b      	ldr	r3, [r1, #16]
 80051dc:	4605      	mov	r5, r0
 80051de:	460c      	mov	r4, r1
 80051e0:	b1db      	cbz	r3, 800521a <_fflush_r+0x42>
 80051e2:	b118      	cbz	r0, 80051ec <_fflush_r+0x14>
 80051e4:	6983      	ldr	r3, [r0, #24]
 80051e6:	b90b      	cbnz	r3, 80051ec <_fflush_r+0x14>
 80051e8:	f000 f860 	bl	80052ac <__sinit>
 80051ec:	4b0c      	ldr	r3, [pc, #48]	; (8005220 <_fflush_r+0x48>)
 80051ee:	429c      	cmp	r4, r3
 80051f0:	d109      	bne.n	8005206 <_fflush_r+0x2e>
 80051f2:	686c      	ldr	r4, [r5, #4]
 80051f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80051f8:	b17b      	cbz	r3, 800521a <_fflush_r+0x42>
 80051fa:	4621      	mov	r1, r4
 80051fc:	4628      	mov	r0, r5
 80051fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005202:	f7ff bf61 	b.w	80050c8 <__sflush_r>
 8005206:	4b07      	ldr	r3, [pc, #28]	; (8005224 <_fflush_r+0x4c>)
 8005208:	429c      	cmp	r4, r3
 800520a:	d101      	bne.n	8005210 <_fflush_r+0x38>
 800520c:	68ac      	ldr	r4, [r5, #8]
 800520e:	e7f1      	b.n	80051f4 <_fflush_r+0x1c>
 8005210:	4b05      	ldr	r3, [pc, #20]	; (8005228 <_fflush_r+0x50>)
 8005212:	429c      	cmp	r4, r3
 8005214:	bf08      	it	eq
 8005216:	68ec      	ldreq	r4, [r5, #12]
 8005218:	e7ec      	b.n	80051f4 <_fflush_r+0x1c>
 800521a:	2000      	movs	r0, #0
 800521c:	bd38      	pop	{r3, r4, r5, pc}
 800521e:	bf00      	nop
 8005220:	080062f8 	.word	0x080062f8
 8005224:	08006318 	.word	0x08006318
 8005228:	080062d8 	.word	0x080062d8

0800522c <_cleanup_r>:
 800522c:	4901      	ldr	r1, [pc, #4]	; (8005234 <_cleanup_r+0x8>)
 800522e:	f000 b8a9 	b.w	8005384 <_fwalk_reent>
 8005232:	bf00      	nop
 8005234:	080051d9 	.word	0x080051d9

08005238 <std.isra.0>:
 8005238:	2300      	movs	r3, #0
 800523a:	b510      	push	{r4, lr}
 800523c:	4604      	mov	r4, r0
 800523e:	6003      	str	r3, [r0, #0]
 8005240:	6043      	str	r3, [r0, #4]
 8005242:	6083      	str	r3, [r0, #8]
 8005244:	8181      	strh	r1, [r0, #12]
 8005246:	6643      	str	r3, [r0, #100]	; 0x64
 8005248:	81c2      	strh	r2, [r0, #14]
 800524a:	6103      	str	r3, [r0, #16]
 800524c:	6143      	str	r3, [r0, #20]
 800524e:	6183      	str	r3, [r0, #24]
 8005250:	4619      	mov	r1, r3
 8005252:	2208      	movs	r2, #8
 8005254:	305c      	adds	r0, #92	; 0x5c
 8005256:	f000 f946 	bl	80054e6 <memset>
 800525a:	4b05      	ldr	r3, [pc, #20]	; (8005270 <std.isra.0+0x38>)
 800525c:	6224      	str	r4, [r4, #32]
 800525e:	6263      	str	r3, [r4, #36]	; 0x24
 8005260:	4b04      	ldr	r3, [pc, #16]	; (8005274 <std.isra.0+0x3c>)
 8005262:	62a3      	str	r3, [r4, #40]	; 0x28
 8005264:	4b04      	ldr	r3, [pc, #16]	; (8005278 <std.isra.0+0x40>)
 8005266:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005268:	4b04      	ldr	r3, [pc, #16]	; (800527c <std.isra.0+0x44>)
 800526a:	6323      	str	r3, [r4, #48]	; 0x30
 800526c:	bd10      	pop	{r4, pc}
 800526e:	bf00      	nop
 8005270:	08005ea5 	.word	0x08005ea5
 8005274:	08005ec7 	.word	0x08005ec7
 8005278:	08005eff 	.word	0x08005eff
 800527c:	08005f23 	.word	0x08005f23

08005280 <__sfmoreglue>:
 8005280:	b570      	push	{r4, r5, r6, lr}
 8005282:	2568      	movs	r5, #104	; 0x68
 8005284:	1e4a      	subs	r2, r1, #1
 8005286:	4355      	muls	r5, r2
 8005288:	460e      	mov	r6, r1
 800528a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800528e:	f000 fc5d 	bl	8005b4c <_malloc_r>
 8005292:	4604      	mov	r4, r0
 8005294:	b140      	cbz	r0, 80052a8 <__sfmoreglue+0x28>
 8005296:	2100      	movs	r1, #0
 8005298:	e880 0042 	stmia.w	r0, {r1, r6}
 800529c:	300c      	adds	r0, #12
 800529e:	60a0      	str	r0, [r4, #8]
 80052a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80052a4:	f000 f91f 	bl	80054e6 <memset>
 80052a8:	4620      	mov	r0, r4
 80052aa:	bd70      	pop	{r4, r5, r6, pc}

080052ac <__sinit>:
 80052ac:	6983      	ldr	r3, [r0, #24]
 80052ae:	b510      	push	{r4, lr}
 80052b0:	4604      	mov	r4, r0
 80052b2:	bb33      	cbnz	r3, 8005302 <__sinit+0x56>
 80052b4:	6483      	str	r3, [r0, #72]	; 0x48
 80052b6:	64c3      	str	r3, [r0, #76]	; 0x4c
 80052b8:	6503      	str	r3, [r0, #80]	; 0x50
 80052ba:	4b12      	ldr	r3, [pc, #72]	; (8005304 <__sinit+0x58>)
 80052bc:	4a12      	ldr	r2, [pc, #72]	; (8005308 <__sinit+0x5c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	6282      	str	r2, [r0, #40]	; 0x28
 80052c2:	4298      	cmp	r0, r3
 80052c4:	bf04      	itt	eq
 80052c6:	2301      	moveq	r3, #1
 80052c8:	6183      	streq	r3, [r0, #24]
 80052ca:	f000 f81f 	bl	800530c <__sfp>
 80052ce:	6060      	str	r0, [r4, #4]
 80052d0:	4620      	mov	r0, r4
 80052d2:	f000 f81b 	bl	800530c <__sfp>
 80052d6:	60a0      	str	r0, [r4, #8]
 80052d8:	4620      	mov	r0, r4
 80052da:	f000 f817 	bl	800530c <__sfp>
 80052de:	2200      	movs	r2, #0
 80052e0:	60e0      	str	r0, [r4, #12]
 80052e2:	2104      	movs	r1, #4
 80052e4:	6860      	ldr	r0, [r4, #4]
 80052e6:	f7ff ffa7 	bl	8005238 <std.isra.0>
 80052ea:	2201      	movs	r2, #1
 80052ec:	2109      	movs	r1, #9
 80052ee:	68a0      	ldr	r0, [r4, #8]
 80052f0:	f7ff ffa2 	bl	8005238 <std.isra.0>
 80052f4:	2202      	movs	r2, #2
 80052f6:	2112      	movs	r1, #18
 80052f8:	68e0      	ldr	r0, [r4, #12]
 80052fa:	f7ff ff9d 	bl	8005238 <std.isra.0>
 80052fe:	2301      	movs	r3, #1
 8005300:	61a3      	str	r3, [r4, #24]
 8005302:	bd10      	pop	{r4, pc}
 8005304:	08006290 	.word	0x08006290
 8005308:	0800522d 	.word	0x0800522d

0800530c <__sfp>:
 800530c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800530e:	4b1c      	ldr	r3, [pc, #112]	; (8005380 <__sfp+0x74>)
 8005310:	4607      	mov	r7, r0
 8005312:	681e      	ldr	r6, [r3, #0]
 8005314:	69b3      	ldr	r3, [r6, #24]
 8005316:	b913      	cbnz	r3, 800531e <__sfp+0x12>
 8005318:	4630      	mov	r0, r6
 800531a:	f7ff ffc7 	bl	80052ac <__sinit>
 800531e:	3648      	adds	r6, #72	; 0x48
 8005320:	68b4      	ldr	r4, [r6, #8]
 8005322:	6873      	ldr	r3, [r6, #4]
 8005324:	3b01      	subs	r3, #1
 8005326:	d503      	bpl.n	8005330 <__sfp+0x24>
 8005328:	6833      	ldr	r3, [r6, #0]
 800532a:	b133      	cbz	r3, 800533a <__sfp+0x2e>
 800532c:	6836      	ldr	r6, [r6, #0]
 800532e:	e7f7      	b.n	8005320 <__sfp+0x14>
 8005330:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005334:	b16d      	cbz	r5, 8005352 <__sfp+0x46>
 8005336:	3468      	adds	r4, #104	; 0x68
 8005338:	e7f4      	b.n	8005324 <__sfp+0x18>
 800533a:	2104      	movs	r1, #4
 800533c:	4638      	mov	r0, r7
 800533e:	f7ff ff9f 	bl	8005280 <__sfmoreglue>
 8005342:	6030      	str	r0, [r6, #0]
 8005344:	2800      	cmp	r0, #0
 8005346:	d1f1      	bne.n	800532c <__sfp+0x20>
 8005348:	230c      	movs	r3, #12
 800534a:	4604      	mov	r4, r0
 800534c:	603b      	str	r3, [r7, #0]
 800534e:	4620      	mov	r0, r4
 8005350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005352:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005356:	81e3      	strh	r3, [r4, #14]
 8005358:	2301      	movs	r3, #1
 800535a:	6665      	str	r5, [r4, #100]	; 0x64
 800535c:	81a3      	strh	r3, [r4, #12]
 800535e:	6025      	str	r5, [r4, #0]
 8005360:	60a5      	str	r5, [r4, #8]
 8005362:	6065      	str	r5, [r4, #4]
 8005364:	6125      	str	r5, [r4, #16]
 8005366:	6165      	str	r5, [r4, #20]
 8005368:	61a5      	str	r5, [r4, #24]
 800536a:	2208      	movs	r2, #8
 800536c:	4629      	mov	r1, r5
 800536e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005372:	f000 f8b8 	bl	80054e6 <memset>
 8005376:	6365      	str	r5, [r4, #52]	; 0x34
 8005378:	63a5      	str	r5, [r4, #56]	; 0x38
 800537a:	64a5      	str	r5, [r4, #72]	; 0x48
 800537c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800537e:	e7e6      	b.n	800534e <__sfp+0x42>
 8005380:	08006290 	.word	0x08006290

08005384 <_fwalk_reent>:
 8005384:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005388:	4680      	mov	r8, r0
 800538a:	4689      	mov	r9, r1
 800538c:	2600      	movs	r6, #0
 800538e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005392:	b914      	cbnz	r4, 800539a <_fwalk_reent+0x16>
 8005394:	4630      	mov	r0, r6
 8005396:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800539a:	68a5      	ldr	r5, [r4, #8]
 800539c:	6867      	ldr	r7, [r4, #4]
 800539e:	3f01      	subs	r7, #1
 80053a0:	d501      	bpl.n	80053a6 <_fwalk_reent+0x22>
 80053a2:	6824      	ldr	r4, [r4, #0]
 80053a4:	e7f5      	b.n	8005392 <_fwalk_reent+0xe>
 80053a6:	89ab      	ldrh	r3, [r5, #12]
 80053a8:	2b01      	cmp	r3, #1
 80053aa:	d907      	bls.n	80053bc <_fwalk_reent+0x38>
 80053ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053b0:	3301      	adds	r3, #1
 80053b2:	d003      	beq.n	80053bc <_fwalk_reent+0x38>
 80053b4:	4629      	mov	r1, r5
 80053b6:	4640      	mov	r0, r8
 80053b8:	47c8      	blx	r9
 80053ba:	4306      	orrs	r6, r0
 80053bc:	3568      	adds	r5, #104	; 0x68
 80053be:	e7ee      	b.n	800539e <_fwalk_reent+0x1a>

080053c0 <_localeconv_r>:
 80053c0:	4b04      	ldr	r3, [pc, #16]	; (80053d4 <_localeconv_r+0x14>)
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	6a18      	ldr	r0, [r3, #32]
 80053c6:	4b04      	ldr	r3, [pc, #16]	; (80053d8 <_localeconv_r+0x18>)
 80053c8:	2800      	cmp	r0, #0
 80053ca:	bf08      	it	eq
 80053cc:	4618      	moveq	r0, r3
 80053ce:	30f0      	adds	r0, #240	; 0xf0
 80053d0:	4770      	bx	lr
 80053d2:	bf00      	nop
 80053d4:	2000000c 	.word	0x2000000c
 80053d8:	20000070 	.word	0x20000070

080053dc <__swhatbuf_r>:
 80053dc:	b570      	push	{r4, r5, r6, lr}
 80053de:	460e      	mov	r6, r1
 80053e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053e4:	b090      	sub	sp, #64	; 0x40
 80053e6:	2900      	cmp	r1, #0
 80053e8:	4614      	mov	r4, r2
 80053ea:	461d      	mov	r5, r3
 80053ec:	da07      	bge.n	80053fe <__swhatbuf_r+0x22>
 80053ee:	2300      	movs	r3, #0
 80053f0:	602b      	str	r3, [r5, #0]
 80053f2:	89b3      	ldrh	r3, [r6, #12]
 80053f4:	061a      	lsls	r2, r3, #24
 80053f6:	d410      	bmi.n	800541a <__swhatbuf_r+0x3e>
 80053f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80053fc:	e00e      	b.n	800541c <__swhatbuf_r+0x40>
 80053fe:	aa01      	add	r2, sp, #4
 8005400:	f000 fe76 	bl	80060f0 <_fstat_r>
 8005404:	2800      	cmp	r0, #0
 8005406:	dbf2      	blt.n	80053ee <__swhatbuf_r+0x12>
 8005408:	9a02      	ldr	r2, [sp, #8]
 800540a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800540e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005412:	425a      	negs	r2, r3
 8005414:	415a      	adcs	r2, r3
 8005416:	602a      	str	r2, [r5, #0]
 8005418:	e7ee      	b.n	80053f8 <__swhatbuf_r+0x1c>
 800541a:	2340      	movs	r3, #64	; 0x40
 800541c:	2000      	movs	r0, #0
 800541e:	6023      	str	r3, [r4, #0]
 8005420:	b010      	add	sp, #64	; 0x40
 8005422:	bd70      	pop	{r4, r5, r6, pc}

08005424 <__smakebuf_r>:
 8005424:	898b      	ldrh	r3, [r1, #12]
 8005426:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005428:	079d      	lsls	r5, r3, #30
 800542a:	4606      	mov	r6, r0
 800542c:	460c      	mov	r4, r1
 800542e:	d507      	bpl.n	8005440 <__smakebuf_r+0x1c>
 8005430:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005434:	6023      	str	r3, [r4, #0]
 8005436:	6123      	str	r3, [r4, #16]
 8005438:	2301      	movs	r3, #1
 800543a:	6163      	str	r3, [r4, #20]
 800543c:	b002      	add	sp, #8
 800543e:	bd70      	pop	{r4, r5, r6, pc}
 8005440:	ab01      	add	r3, sp, #4
 8005442:	466a      	mov	r2, sp
 8005444:	f7ff ffca 	bl	80053dc <__swhatbuf_r>
 8005448:	9900      	ldr	r1, [sp, #0]
 800544a:	4605      	mov	r5, r0
 800544c:	4630      	mov	r0, r6
 800544e:	f000 fb7d 	bl	8005b4c <_malloc_r>
 8005452:	b948      	cbnz	r0, 8005468 <__smakebuf_r+0x44>
 8005454:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005458:	059a      	lsls	r2, r3, #22
 800545a:	d4ef      	bmi.n	800543c <__smakebuf_r+0x18>
 800545c:	f023 0303 	bic.w	r3, r3, #3
 8005460:	f043 0302 	orr.w	r3, r3, #2
 8005464:	81a3      	strh	r3, [r4, #12]
 8005466:	e7e3      	b.n	8005430 <__smakebuf_r+0xc>
 8005468:	4b0d      	ldr	r3, [pc, #52]	; (80054a0 <__smakebuf_r+0x7c>)
 800546a:	62b3      	str	r3, [r6, #40]	; 0x28
 800546c:	89a3      	ldrh	r3, [r4, #12]
 800546e:	6020      	str	r0, [r4, #0]
 8005470:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005474:	81a3      	strh	r3, [r4, #12]
 8005476:	9b00      	ldr	r3, [sp, #0]
 8005478:	6120      	str	r0, [r4, #16]
 800547a:	6163      	str	r3, [r4, #20]
 800547c:	9b01      	ldr	r3, [sp, #4]
 800547e:	b15b      	cbz	r3, 8005498 <__smakebuf_r+0x74>
 8005480:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005484:	4630      	mov	r0, r6
 8005486:	f000 fe45 	bl	8006114 <_isatty_r>
 800548a:	b128      	cbz	r0, 8005498 <__smakebuf_r+0x74>
 800548c:	89a3      	ldrh	r3, [r4, #12]
 800548e:	f023 0303 	bic.w	r3, r3, #3
 8005492:	f043 0301 	orr.w	r3, r3, #1
 8005496:	81a3      	strh	r3, [r4, #12]
 8005498:	89a3      	ldrh	r3, [r4, #12]
 800549a:	431d      	orrs	r5, r3
 800549c:	81a5      	strh	r5, [r4, #12]
 800549e:	e7cd      	b.n	800543c <__smakebuf_r+0x18>
 80054a0:	0800522d 	.word	0x0800522d

080054a4 <malloc>:
 80054a4:	4b02      	ldr	r3, [pc, #8]	; (80054b0 <malloc+0xc>)
 80054a6:	4601      	mov	r1, r0
 80054a8:	6818      	ldr	r0, [r3, #0]
 80054aa:	f000 bb4f 	b.w	8005b4c <_malloc_r>
 80054ae:	bf00      	nop
 80054b0:	2000000c 	.word	0x2000000c

080054b4 <memchr>:
 80054b4:	b510      	push	{r4, lr}
 80054b6:	b2c9      	uxtb	r1, r1
 80054b8:	4402      	add	r2, r0
 80054ba:	4290      	cmp	r0, r2
 80054bc:	4603      	mov	r3, r0
 80054be:	d101      	bne.n	80054c4 <memchr+0x10>
 80054c0:	2000      	movs	r0, #0
 80054c2:	bd10      	pop	{r4, pc}
 80054c4:	781c      	ldrb	r4, [r3, #0]
 80054c6:	3001      	adds	r0, #1
 80054c8:	428c      	cmp	r4, r1
 80054ca:	d1f6      	bne.n	80054ba <memchr+0x6>
 80054cc:	4618      	mov	r0, r3
 80054ce:	bd10      	pop	{r4, pc}

080054d0 <memcpy>:
 80054d0:	b510      	push	{r4, lr}
 80054d2:	1e43      	subs	r3, r0, #1
 80054d4:	440a      	add	r2, r1
 80054d6:	4291      	cmp	r1, r2
 80054d8:	d100      	bne.n	80054dc <memcpy+0xc>
 80054da:	bd10      	pop	{r4, pc}
 80054dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80054e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80054e4:	e7f7      	b.n	80054d6 <memcpy+0x6>

080054e6 <memset>:
 80054e6:	4603      	mov	r3, r0
 80054e8:	4402      	add	r2, r0
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d100      	bne.n	80054f0 <memset+0xa>
 80054ee:	4770      	bx	lr
 80054f0:	f803 1b01 	strb.w	r1, [r3], #1
 80054f4:	e7f9      	b.n	80054ea <memset+0x4>

080054f6 <_Balloc>:
 80054f6:	b570      	push	{r4, r5, r6, lr}
 80054f8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80054fa:	4604      	mov	r4, r0
 80054fc:	460e      	mov	r6, r1
 80054fe:	b93d      	cbnz	r5, 8005510 <_Balloc+0x1a>
 8005500:	2010      	movs	r0, #16
 8005502:	f7ff ffcf 	bl	80054a4 <malloc>
 8005506:	6260      	str	r0, [r4, #36]	; 0x24
 8005508:	6045      	str	r5, [r0, #4]
 800550a:	6085      	str	r5, [r0, #8]
 800550c:	6005      	str	r5, [r0, #0]
 800550e:	60c5      	str	r5, [r0, #12]
 8005510:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8005512:	68eb      	ldr	r3, [r5, #12]
 8005514:	b183      	cbz	r3, 8005538 <_Balloc+0x42>
 8005516:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005518:	68db      	ldr	r3, [r3, #12]
 800551a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800551e:	b9b8      	cbnz	r0, 8005550 <_Balloc+0x5a>
 8005520:	2101      	movs	r1, #1
 8005522:	fa01 f506 	lsl.w	r5, r1, r6
 8005526:	1d6a      	adds	r2, r5, #5
 8005528:	0092      	lsls	r2, r2, #2
 800552a:	4620      	mov	r0, r4
 800552c:	f000 fab3 	bl	8005a96 <_calloc_r>
 8005530:	b160      	cbz	r0, 800554c <_Balloc+0x56>
 8005532:	6046      	str	r6, [r0, #4]
 8005534:	6085      	str	r5, [r0, #8]
 8005536:	e00e      	b.n	8005556 <_Balloc+0x60>
 8005538:	2221      	movs	r2, #33	; 0x21
 800553a:	2104      	movs	r1, #4
 800553c:	4620      	mov	r0, r4
 800553e:	f000 faaa 	bl	8005a96 <_calloc_r>
 8005542:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005544:	60e8      	str	r0, [r5, #12]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d1e4      	bne.n	8005516 <_Balloc+0x20>
 800554c:	2000      	movs	r0, #0
 800554e:	bd70      	pop	{r4, r5, r6, pc}
 8005550:	6802      	ldr	r2, [r0, #0]
 8005552:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005556:	2300      	movs	r3, #0
 8005558:	6103      	str	r3, [r0, #16]
 800555a:	60c3      	str	r3, [r0, #12]
 800555c:	bd70      	pop	{r4, r5, r6, pc}

0800555e <_Bfree>:
 800555e:	b570      	push	{r4, r5, r6, lr}
 8005560:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005562:	4606      	mov	r6, r0
 8005564:	460d      	mov	r5, r1
 8005566:	b93c      	cbnz	r4, 8005578 <_Bfree+0x1a>
 8005568:	2010      	movs	r0, #16
 800556a:	f7ff ff9b 	bl	80054a4 <malloc>
 800556e:	6270      	str	r0, [r6, #36]	; 0x24
 8005570:	6044      	str	r4, [r0, #4]
 8005572:	6084      	str	r4, [r0, #8]
 8005574:	6004      	str	r4, [r0, #0]
 8005576:	60c4      	str	r4, [r0, #12]
 8005578:	b13d      	cbz	r5, 800558a <_Bfree+0x2c>
 800557a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800557c:	686a      	ldr	r2, [r5, #4]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005584:	6029      	str	r1, [r5, #0]
 8005586:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800558a:	bd70      	pop	{r4, r5, r6, pc}

0800558c <__multadd>:
 800558c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005590:	461f      	mov	r7, r3
 8005592:	4606      	mov	r6, r0
 8005594:	460c      	mov	r4, r1
 8005596:	2300      	movs	r3, #0
 8005598:	690d      	ldr	r5, [r1, #16]
 800559a:	f101 0e14 	add.w	lr, r1, #20
 800559e:	f8de 0000 	ldr.w	r0, [lr]
 80055a2:	3301      	adds	r3, #1
 80055a4:	b281      	uxth	r1, r0
 80055a6:	fb02 7101 	mla	r1, r2, r1, r7
 80055aa:	0c00      	lsrs	r0, r0, #16
 80055ac:	0c0f      	lsrs	r7, r1, #16
 80055ae:	fb02 7000 	mla	r0, r2, r0, r7
 80055b2:	b289      	uxth	r1, r1
 80055b4:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80055b8:	429d      	cmp	r5, r3
 80055ba:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80055be:	f84e 1b04 	str.w	r1, [lr], #4
 80055c2:	dcec      	bgt.n	800559e <__multadd+0x12>
 80055c4:	b1d7      	cbz	r7, 80055fc <__multadd+0x70>
 80055c6:	68a3      	ldr	r3, [r4, #8]
 80055c8:	429d      	cmp	r5, r3
 80055ca:	db12      	blt.n	80055f2 <__multadd+0x66>
 80055cc:	6861      	ldr	r1, [r4, #4]
 80055ce:	4630      	mov	r0, r6
 80055d0:	3101      	adds	r1, #1
 80055d2:	f7ff ff90 	bl	80054f6 <_Balloc>
 80055d6:	4680      	mov	r8, r0
 80055d8:	6922      	ldr	r2, [r4, #16]
 80055da:	f104 010c 	add.w	r1, r4, #12
 80055de:	3202      	adds	r2, #2
 80055e0:	0092      	lsls	r2, r2, #2
 80055e2:	300c      	adds	r0, #12
 80055e4:	f7ff ff74 	bl	80054d0 <memcpy>
 80055e8:	4621      	mov	r1, r4
 80055ea:	4630      	mov	r0, r6
 80055ec:	f7ff ffb7 	bl	800555e <_Bfree>
 80055f0:	4644      	mov	r4, r8
 80055f2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80055f6:	3501      	adds	r5, #1
 80055f8:	615f      	str	r7, [r3, #20]
 80055fa:	6125      	str	r5, [r4, #16]
 80055fc:	4620      	mov	r0, r4
 80055fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08005602 <__hi0bits>:
 8005602:	0c02      	lsrs	r2, r0, #16
 8005604:	0412      	lsls	r2, r2, #16
 8005606:	4603      	mov	r3, r0
 8005608:	b9b2      	cbnz	r2, 8005638 <__hi0bits+0x36>
 800560a:	0403      	lsls	r3, r0, #16
 800560c:	2010      	movs	r0, #16
 800560e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005612:	bf04      	itt	eq
 8005614:	021b      	lsleq	r3, r3, #8
 8005616:	3008      	addeq	r0, #8
 8005618:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800561c:	bf04      	itt	eq
 800561e:	011b      	lsleq	r3, r3, #4
 8005620:	3004      	addeq	r0, #4
 8005622:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005626:	bf04      	itt	eq
 8005628:	009b      	lsleq	r3, r3, #2
 800562a:	3002      	addeq	r0, #2
 800562c:	2b00      	cmp	r3, #0
 800562e:	db06      	blt.n	800563e <__hi0bits+0x3c>
 8005630:	005b      	lsls	r3, r3, #1
 8005632:	d503      	bpl.n	800563c <__hi0bits+0x3a>
 8005634:	3001      	adds	r0, #1
 8005636:	4770      	bx	lr
 8005638:	2000      	movs	r0, #0
 800563a:	e7e8      	b.n	800560e <__hi0bits+0xc>
 800563c:	2020      	movs	r0, #32
 800563e:	4770      	bx	lr

08005640 <__lo0bits>:
 8005640:	6803      	ldr	r3, [r0, #0]
 8005642:	4601      	mov	r1, r0
 8005644:	f013 0207 	ands.w	r2, r3, #7
 8005648:	d00b      	beq.n	8005662 <__lo0bits+0x22>
 800564a:	07da      	lsls	r2, r3, #31
 800564c:	d423      	bmi.n	8005696 <__lo0bits+0x56>
 800564e:	0798      	lsls	r0, r3, #30
 8005650:	bf49      	itett	mi
 8005652:	085b      	lsrmi	r3, r3, #1
 8005654:	089b      	lsrpl	r3, r3, #2
 8005656:	2001      	movmi	r0, #1
 8005658:	600b      	strmi	r3, [r1, #0]
 800565a:	bf5c      	itt	pl
 800565c:	600b      	strpl	r3, [r1, #0]
 800565e:	2002      	movpl	r0, #2
 8005660:	4770      	bx	lr
 8005662:	b298      	uxth	r0, r3
 8005664:	b9a8      	cbnz	r0, 8005692 <__lo0bits+0x52>
 8005666:	2010      	movs	r0, #16
 8005668:	0c1b      	lsrs	r3, r3, #16
 800566a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800566e:	bf04      	itt	eq
 8005670:	0a1b      	lsreq	r3, r3, #8
 8005672:	3008      	addeq	r0, #8
 8005674:	071a      	lsls	r2, r3, #28
 8005676:	bf04      	itt	eq
 8005678:	091b      	lsreq	r3, r3, #4
 800567a:	3004      	addeq	r0, #4
 800567c:	079a      	lsls	r2, r3, #30
 800567e:	bf04      	itt	eq
 8005680:	089b      	lsreq	r3, r3, #2
 8005682:	3002      	addeq	r0, #2
 8005684:	07da      	lsls	r2, r3, #31
 8005686:	d402      	bmi.n	800568e <__lo0bits+0x4e>
 8005688:	085b      	lsrs	r3, r3, #1
 800568a:	d006      	beq.n	800569a <__lo0bits+0x5a>
 800568c:	3001      	adds	r0, #1
 800568e:	600b      	str	r3, [r1, #0]
 8005690:	4770      	bx	lr
 8005692:	4610      	mov	r0, r2
 8005694:	e7e9      	b.n	800566a <__lo0bits+0x2a>
 8005696:	2000      	movs	r0, #0
 8005698:	4770      	bx	lr
 800569a:	2020      	movs	r0, #32
 800569c:	4770      	bx	lr

0800569e <__i2b>:
 800569e:	b510      	push	{r4, lr}
 80056a0:	460c      	mov	r4, r1
 80056a2:	2101      	movs	r1, #1
 80056a4:	f7ff ff27 	bl	80054f6 <_Balloc>
 80056a8:	2201      	movs	r2, #1
 80056aa:	6144      	str	r4, [r0, #20]
 80056ac:	6102      	str	r2, [r0, #16]
 80056ae:	bd10      	pop	{r4, pc}

080056b0 <__multiply>:
 80056b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056b4:	4614      	mov	r4, r2
 80056b6:	690a      	ldr	r2, [r1, #16]
 80056b8:	6923      	ldr	r3, [r4, #16]
 80056ba:	4689      	mov	r9, r1
 80056bc:	429a      	cmp	r2, r3
 80056be:	bfbe      	ittt	lt
 80056c0:	460b      	movlt	r3, r1
 80056c2:	46a1      	movlt	r9, r4
 80056c4:	461c      	movlt	r4, r3
 80056c6:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80056ca:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80056ce:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80056d2:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80056d6:	eb07 060a 	add.w	r6, r7, sl
 80056da:	429e      	cmp	r6, r3
 80056dc:	bfc8      	it	gt
 80056de:	3101      	addgt	r1, #1
 80056e0:	f7ff ff09 	bl	80054f6 <_Balloc>
 80056e4:	f100 0514 	add.w	r5, r0, #20
 80056e8:	462b      	mov	r3, r5
 80056ea:	2200      	movs	r2, #0
 80056ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80056f0:	4543      	cmp	r3, r8
 80056f2:	d316      	bcc.n	8005722 <__multiply+0x72>
 80056f4:	f104 0214 	add.w	r2, r4, #20
 80056f8:	f109 0114 	add.w	r1, r9, #20
 80056fc:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8005700:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005704:	9301      	str	r3, [sp, #4]
 8005706:	9c01      	ldr	r4, [sp, #4]
 8005708:	4613      	mov	r3, r2
 800570a:	4294      	cmp	r4, r2
 800570c:	d80c      	bhi.n	8005728 <__multiply+0x78>
 800570e:	2e00      	cmp	r6, #0
 8005710:	dd03      	ble.n	800571a <__multiply+0x6a>
 8005712:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005716:	2b00      	cmp	r3, #0
 8005718:	d054      	beq.n	80057c4 <__multiply+0x114>
 800571a:	6106      	str	r6, [r0, #16]
 800571c:	b003      	add	sp, #12
 800571e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005722:	f843 2b04 	str.w	r2, [r3], #4
 8005726:	e7e3      	b.n	80056f0 <__multiply+0x40>
 8005728:	f8b3 a000 	ldrh.w	sl, [r3]
 800572c:	3204      	adds	r2, #4
 800572e:	f1ba 0f00 	cmp.w	sl, #0
 8005732:	d020      	beq.n	8005776 <__multiply+0xc6>
 8005734:	46ae      	mov	lr, r5
 8005736:	4689      	mov	r9, r1
 8005738:	f04f 0c00 	mov.w	ip, #0
 800573c:	f859 4b04 	ldr.w	r4, [r9], #4
 8005740:	f8be b000 	ldrh.w	fp, [lr]
 8005744:	b2a3      	uxth	r3, r4
 8005746:	fb0a b303 	mla	r3, sl, r3, fp
 800574a:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 800574e:	f8de 4000 	ldr.w	r4, [lr]
 8005752:	4463      	add	r3, ip
 8005754:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005758:	fb0a c40b 	mla	r4, sl, fp, ip
 800575c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005760:	b29b      	uxth	r3, r3
 8005762:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005766:	454f      	cmp	r7, r9
 8005768:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800576c:	f84e 3b04 	str.w	r3, [lr], #4
 8005770:	d8e4      	bhi.n	800573c <__multiply+0x8c>
 8005772:	f8ce c000 	str.w	ip, [lr]
 8005776:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800577a:	f1b9 0f00 	cmp.w	r9, #0
 800577e:	d01f      	beq.n	80057c0 <__multiply+0x110>
 8005780:	46ae      	mov	lr, r5
 8005782:	468c      	mov	ip, r1
 8005784:	f04f 0a00 	mov.w	sl, #0
 8005788:	682b      	ldr	r3, [r5, #0]
 800578a:	f8bc 4000 	ldrh.w	r4, [ip]
 800578e:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005792:	b29b      	uxth	r3, r3
 8005794:	fb09 b404 	mla	r4, r9, r4, fp
 8005798:	44a2      	add	sl, r4
 800579a:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800579e:	f84e 3b04 	str.w	r3, [lr], #4
 80057a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80057a6:	f8be 4000 	ldrh.w	r4, [lr]
 80057aa:	0c1b      	lsrs	r3, r3, #16
 80057ac:	fb09 4303 	mla	r3, r9, r3, r4
 80057b0:	4567      	cmp	r7, ip
 80057b2:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 80057b6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80057ba:	d8e6      	bhi.n	800578a <__multiply+0xda>
 80057bc:	f8ce 3000 	str.w	r3, [lr]
 80057c0:	3504      	adds	r5, #4
 80057c2:	e7a0      	b.n	8005706 <__multiply+0x56>
 80057c4:	3e01      	subs	r6, #1
 80057c6:	e7a2      	b.n	800570e <__multiply+0x5e>

080057c8 <__pow5mult>:
 80057c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057cc:	4615      	mov	r5, r2
 80057ce:	f012 0203 	ands.w	r2, r2, #3
 80057d2:	4606      	mov	r6, r0
 80057d4:	460f      	mov	r7, r1
 80057d6:	d007      	beq.n	80057e8 <__pow5mult+0x20>
 80057d8:	4c21      	ldr	r4, [pc, #132]	; (8005860 <__pow5mult+0x98>)
 80057da:	3a01      	subs	r2, #1
 80057dc:	2300      	movs	r3, #0
 80057de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80057e2:	f7ff fed3 	bl	800558c <__multadd>
 80057e6:	4607      	mov	r7, r0
 80057e8:	10ad      	asrs	r5, r5, #2
 80057ea:	d035      	beq.n	8005858 <__pow5mult+0x90>
 80057ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80057ee:	b93c      	cbnz	r4, 8005800 <__pow5mult+0x38>
 80057f0:	2010      	movs	r0, #16
 80057f2:	f7ff fe57 	bl	80054a4 <malloc>
 80057f6:	6270      	str	r0, [r6, #36]	; 0x24
 80057f8:	6044      	str	r4, [r0, #4]
 80057fa:	6084      	str	r4, [r0, #8]
 80057fc:	6004      	str	r4, [r0, #0]
 80057fe:	60c4      	str	r4, [r0, #12]
 8005800:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005808:	b94c      	cbnz	r4, 800581e <__pow5mult+0x56>
 800580a:	f240 2171 	movw	r1, #625	; 0x271
 800580e:	4630      	mov	r0, r6
 8005810:	f7ff ff45 	bl	800569e <__i2b>
 8005814:	2300      	movs	r3, #0
 8005816:	4604      	mov	r4, r0
 8005818:	f8c8 0008 	str.w	r0, [r8, #8]
 800581c:	6003      	str	r3, [r0, #0]
 800581e:	f04f 0800 	mov.w	r8, #0
 8005822:	07eb      	lsls	r3, r5, #31
 8005824:	d50a      	bpl.n	800583c <__pow5mult+0x74>
 8005826:	4639      	mov	r1, r7
 8005828:	4622      	mov	r2, r4
 800582a:	4630      	mov	r0, r6
 800582c:	f7ff ff40 	bl	80056b0 <__multiply>
 8005830:	4681      	mov	r9, r0
 8005832:	4639      	mov	r1, r7
 8005834:	4630      	mov	r0, r6
 8005836:	f7ff fe92 	bl	800555e <_Bfree>
 800583a:	464f      	mov	r7, r9
 800583c:	106d      	asrs	r5, r5, #1
 800583e:	d00b      	beq.n	8005858 <__pow5mult+0x90>
 8005840:	6820      	ldr	r0, [r4, #0]
 8005842:	b938      	cbnz	r0, 8005854 <__pow5mult+0x8c>
 8005844:	4622      	mov	r2, r4
 8005846:	4621      	mov	r1, r4
 8005848:	4630      	mov	r0, r6
 800584a:	f7ff ff31 	bl	80056b0 <__multiply>
 800584e:	6020      	str	r0, [r4, #0]
 8005850:	f8c0 8000 	str.w	r8, [r0]
 8005854:	4604      	mov	r4, r0
 8005856:	e7e4      	b.n	8005822 <__pow5mult+0x5a>
 8005858:	4638      	mov	r0, r7
 800585a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800585e:	bf00      	nop
 8005860:	08006428 	.word	0x08006428

08005864 <__lshift>:
 8005864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005868:	460c      	mov	r4, r1
 800586a:	4607      	mov	r7, r0
 800586c:	4616      	mov	r6, r2
 800586e:	6923      	ldr	r3, [r4, #16]
 8005870:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005874:	eb0a 0903 	add.w	r9, sl, r3
 8005878:	6849      	ldr	r1, [r1, #4]
 800587a:	68a3      	ldr	r3, [r4, #8]
 800587c:	f109 0501 	add.w	r5, r9, #1
 8005880:	42ab      	cmp	r3, r5
 8005882:	db31      	blt.n	80058e8 <__lshift+0x84>
 8005884:	4638      	mov	r0, r7
 8005886:	f7ff fe36 	bl	80054f6 <_Balloc>
 800588a:	2200      	movs	r2, #0
 800588c:	4680      	mov	r8, r0
 800588e:	4611      	mov	r1, r2
 8005890:	f100 0314 	add.w	r3, r0, #20
 8005894:	4552      	cmp	r2, sl
 8005896:	db2a      	blt.n	80058ee <__lshift+0x8a>
 8005898:	6920      	ldr	r0, [r4, #16]
 800589a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800589e:	f104 0114 	add.w	r1, r4, #20
 80058a2:	f016 021f 	ands.w	r2, r6, #31
 80058a6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 80058aa:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80058ae:	d022      	beq.n	80058f6 <__lshift+0x92>
 80058b0:	2000      	movs	r0, #0
 80058b2:	f1c2 0c20 	rsb	ip, r2, #32
 80058b6:	680e      	ldr	r6, [r1, #0]
 80058b8:	4096      	lsls	r6, r2
 80058ba:	4330      	orrs	r0, r6
 80058bc:	f843 0b04 	str.w	r0, [r3], #4
 80058c0:	f851 0b04 	ldr.w	r0, [r1], #4
 80058c4:	458e      	cmp	lr, r1
 80058c6:	fa20 f00c 	lsr.w	r0, r0, ip
 80058ca:	d8f4      	bhi.n	80058b6 <__lshift+0x52>
 80058cc:	6018      	str	r0, [r3, #0]
 80058ce:	b108      	cbz	r0, 80058d4 <__lshift+0x70>
 80058d0:	f109 0502 	add.w	r5, r9, #2
 80058d4:	3d01      	subs	r5, #1
 80058d6:	4638      	mov	r0, r7
 80058d8:	f8c8 5010 	str.w	r5, [r8, #16]
 80058dc:	4621      	mov	r1, r4
 80058de:	f7ff fe3e 	bl	800555e <_Bfree>
 80058e2:	4640      	mov	r0, r8
 80058e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058e8:	3101      	adds	r1, #1
 80058ea:	005b      	lsls	r3, r3, #1
 80058ec:	e7c8      	b.n	8005880 <__lshift+0x1c>
 80058ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80058f2:	3201      	adds	r2, #1
 80058f4:	e7ce      	b.n	8005894 <__lshift+0x30>
 80058f6:	3b04      	subs	r3, #4
 80058f8:	f851 2b04 	ldr.w	r2, [r1], #4
 80058fc:	458e      	cmp	lr, r1
 80058fe:	f843 2f04 	str.w	r2, [r3, #4]!
 8005902:	d8f9      	bhi.n	80058f8 <__lshift+0x94>
 8005904:	e7e6      	b.n	80058d4 <__lshift+0x70>

08005906 <__mcmp>:
 8005906:	6903      	ldr	r3, [r0, #16]
 8005908:	690a      	ldr	r2, [r1, #16]
 800590a:	b530      	push	{r4, r5, lr}
 800590c:	1a9b      	subs	r3, r3, r2
 800590e:	d10c      	bne.n	800592a <__mcmp+0x24>
 8005910:	0092      	lsls	r2, r2, #2
 8005912:	3014      	adds	r0, #20
 8005914:	3114      	adds	r1, #20
 8005916:	1884      	adds	r4, r0, r2
 8005918:	4411      	add	r1, r2
 800591a:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800591e:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005922:	4295      	cmp	r5, r2
 8005924:	d003      	beq.n	800592e <__mcmp+0x28>
 8005926:	d305      	bcc.n	8005934 <__mcmp+0x2e>
 8005928:	2301      	movs	r3, #1
 800592a:	4618      	mov	r0, r3
 800592c:	bd30      	pop	{r4, r5, pc}
 800592e:	42a0      	cmp	r0, r4
 8005930:	d3f3      	bcc.n	800591a <__mcmp+0x14>
 8005932:	e7fa      	b.n	800592a <__mcmp+0x24>
 8005934:	f04f 33ff 	mov.w	r3, #4294967295
 8005938:	e7f7      	b.n	800592a <__mcmp+0x24>

0800593a <__mdiff>:
 800593a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800593e:	460d      	mov	r5, r1
 8005940:	4607      	mov	r7, r0
 8005942:	4611      	mov	r1, r2
 8005944:	4628      	mov	r0, r5
 8005946:	4614      	mov	r4, r2
 8005948:	f7ff ffdd 	bl	8005906 <__mcmp>
 800594c:	1e06      	subs	r6, r0, #0
 800594e:	d108      	bne.n	8005962 <__mdiff+0x28>
 8005950:	4631      	mov	r1, r6
 8005952:	4638      	mov	r0, r7
 8005954:	f7ff fdcf 	bl	80054f6 <_Balloc>
 8005958:	2301      	movs	r3, #1
 800595a:	6146      	str	r6, [r0, #20]
 800595c:	6103      	str	r3, [r0, #16]
 800595e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005962:	bfa4      	itt	ge
 8005964:	4623      	movge	r3, r4
 8005966:	462c      	movge	r4, r5
 8005968:	4638      	mov	r0, r7
 800596a:	6861      	ldr	r1, [r4, #4]
 800596c:	bfa6      	itte	ge
 800596e:	461d      	movge	r5, r3
 8005970:	2600      	movge	r6, #0
 8005972:	2601      	movlt	r6, #1
 8005974:	f7ff fdbf 	bl	80054f6 <_Balloc>
 8005978:	f04f 0c00 	mov.w	ip, #0
 800597c:	60c6      	str	r6, [r0, #12]
 800597e:	692b      	ldr	r3, [r5, #16]
 8005980:	6926      	ldr	r6, [r4, #16]
 8005982:	f104 0214 	add.w	r2, r4, #20
 8005986:	f105 0914 	add.w	r9, r5, #20
 800598a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800598e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005992:	f100 0114 	add.w	r1, r0, #20
 8005996:	f852 ab04 	ldr.w	sl, [r2], #4
 800599a:	f859 5b04 	ldr.w	r5, [r9], #4
 800599e:	fa1f f38a 	uxth.w	r3, sl
 80059a2:	4463      	add	r3, ip
 80059a4:	b2ac      	uxth	r4, r5
 80059a6:	1b1b      	subs	r3, r3, r4
 80059a8:	0c2c      	lsrs	r4, r5, #16
 80059aa:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 80059ae:	eb04 4423 	add.w	r4, r4, r3, asr #16
 80059b2:	b29b      	uxth	r3, r3
 80059b4:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80059b8:	45c8      	cmp	r8, r9
 80059ba:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80059be:	4696      	mov	lr, r2
 80059c0:	f841 4b04 	str.w	r4, [r1], #4
 80059c4:	d8e7      	bhi.n	8005996 <__mdiff+0x5c>
 80059c6:	45be      	cmp	lr, r7
 80059c8:	d305      	bcc.n	80059d6 <__mdiff+0x9c>
 80059ca:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80059ce:	b18b      	cbz	r3, 80059f4 <__mdiff+0xba>
 80059d0:	6106      	str	r6, [r0, #16]
 80059d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059d6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80059da:	b2a2      	uxth	r2, r4
 80059dc:	4462      	add	r2, ip
 80059de:	1413      	asrs	r3, r2, #16
 80059e0:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80059e4:	b292      	uxth	r2, r2
 80059e6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80059ea:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80059ee:	f841 2b04 	str.w	r2, [r1], #4
 80059f2:	e7e8      	b.n	80059c6 <__mdiff+0x8c>
 80059f4:	3e01      	subs	r6, #1
 80059f6:	e7e8      	b.n	80059ca <__mdiff+0x90>

080059f8 <__d2b>:
 80059f8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80059fc:	461c      	mov	r4, r3
 80059fe:	2101      	movs	r1, #1
 8005a00:	4690      	mov	r8, r2
 8005a02:	9e08      	ldr	r6, [sp, #32]
 8005a04:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005a06:	f7ff fd76 	bl	80054f6 <_Balloc>
 8005a0a:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005a0e:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005a12:	4607      	mov	r7, r0
 8005a14:	bb34      	cbnz	r4, 8005a64 <__d2b+0x6c>
 8005a16:	9201      	str	r2, [sp, #4]
 8005a18:	f1b8 0f00 	cmp.w	r8, #0
 8005a1c:	d027      	beq.n	8005a6e <__d2b+0x76>
 8005a1e:	a802      	add	r0, sp, #8
 8005a20:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005a24:	f7ff fe0c 	bl	8005640 <__lo0bits>
 8005a28:	9900      	ldr	r1, [sp, #0]
 8005a2a:	b1f0      	cbz	r0, 8005a6a <__d2b+0x72>
 8005a2c:	9a01      	ldr	r2, [sp, #4]
 8005a2e:	f1c0 0320 	rsb	r3, r0, #32
 8005a32:	fa02 f303 	lsl.w	r3, r2, r3
 8005a36:	430b      	orrs	r3, r1
 8005a38:	40c2      	lsrs	r2, r0
 8005a3a:	617b      	str	r3, [r7, #20]
 8005a3c:	9201      	str	r2, [sp, #4]
 8005a3e:	9b01      	ldr	r3, [sp, #4]
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	bf14      	ite	ne
 8005a44:	2102      	movne	r1, #2
 8005a46:	2101      	moveq	r1, #1
 8005a48:	61bb      	str	r3, [r7, #24]
 8005a4a:	6139      	str	r1, [r7, #16]
 8005a4c:	b1c4      	cbz	r4, 8005a80 <__d2b+0x88>
 8005a4e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005a52:	4404      	add	r4, r0
 8005a54:	6034      	str	r4, [r6, #0]
 8005a56:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005a5a:	6028      	str	r0, [r5, #0]
 8005a5c:	4638      	mov	r0, r7
 8005a5e:	b002      	add	sp, #8
 8005a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005a64:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005a68:	e7d5      	b.n	8005a16 <__d2b+0x1e>
 8005a6a:	6179      	str	r1, [r7, #20]
 8005a6c:	e7e7      	b.n	8005a3e <__d2b+0x46>
 8005a6e:	a801      	add	r0, sp, #4
 8005a70:	f7ff fde6 	bl	8005640 <__lo0bits>
 8005a74:	2101      	movs	r1, #1
 8005a76:	9b01      	ldr	r3, [sp, #4]
 8005a78:	6139      	str	r1, [r7, #16]
 8005a7a:	617b      	str	r3, [r7, #20]
 8005a7c:	3020      	adds	r0, #32
 8005a7e:	e7e5      	b.n	8005a4c <__d2b+0x54>
 8005a80:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005a84:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005a88:	6030      	str	r0, [r6, #0]
 8005a8a:	6918      	ldr	r0, [r3, #16]
 8005a8c:	f7ff fdb9 	bl	8005602 <__hi0bits>
 8005a90:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005a94:	e7e1      	b.n	8005a5a <__d2b+0x62>

08005a96 <_calloc_r>:
 8005a96:	b538      	push	{r3, r4, r5, lr}
 8005a98:	fb02 f401 	mul.w	r4, r2, r1
 8005a9c:	4621      	mov	r1, r4
 8005a9e:	f000 f855 	bl	8005b4c <_malloc_r>
 8005aa2:	4605      	mov	r5, r0
 8005aa4:	b118      	cbz	r0, 8005aae <_calloc_r+0x18>
 8005aa6:	4622      	mov	r2, r4
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	f7ff fd1c 	bl	80054e6 <memset>
 8005aae:	4628      	mov	r0, r5
 8005ab0:	bd38      	pop	{r3, r4, r5, pc}
	...

08005ab4 <_free_r>:
 8005ab4:	b538      	push	{r3, r4, r5, lr}
 8005ab6:	4605      	mov	r5, r0
 8005ab8:	2900      	cmp	r1, #0
 8005aba:	d043      	beq.n	8005b44 <_free_r+0x90>
 8005abc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ac0:	1f0c      	subs	r4, r1, #4
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	bfb8      	it	lt
 8005ac6:	18e4      	addlt	r4, r4, r3
 8005ac8:	f000 fb58 	bl	800617c <__malloc_lock>
 8005acc:	4a1e      	ldr	r2, [pc, #120]	; (8005b48 <_free_r+0x94>)
 8005ace:	6813      	ldr	r3, [r2, #0]
 8005ad0:	4610      	mov	r0, r2
 8005ad2:	b933      	cbnz	r3, 8005ae2 <_free_r+0x2e>
 8005ad4:	6063      	str	r3, [r4, #4]
 8005ad6:	6014      	str	r4, [r2, #0]
 8005ad8:	4628      	mov	r0, r5
 8005ada:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ade:	f000 bb4e 	b.w	800617e <__malloc_unlock>
 8005ae2:	42a3      	cmp	r3, r4
 8005ae4:	d90b      	bls.n	8005afe <_free_r+0x4a>
 8005ae6:	6821      	ldr	r1, [r4, #0]
 8005ae8:	1862      	adds	r2, r4, r1
 8005aea:	4293      	cmp	r3, r2
 8005aec:	bf01      	itttt	eq
 8005aee:	681a      	ldreq	r2, [r3, #0]
 8005af0:	685b      	ldreq	r3, [r3, #4]
 8005af2:	1852      	addeq	r2, r2, r1
 8005af4:	6022      	streq	r2, [r4, #0]
 8005af6:	6063      	str	r3, [r4, #4]
 8005af8:	6004      	str	r4, [r0, #0]
 8005afa:	e7ed      	b.n	8005ad8 <_free_r+0x24>
 8005afc:	4613      	mov	r3, r2
 8005afe:	685a      	ldr	r2, [r3, #4]
 8005b00:	b10a      	cbz	r2, 8005b06 <_free_r+0x52>
 8005b02:	42a2      	cmp	r2, r4
 8005b04:	d9fa      	bls.n	8005afc <_free_r+0x48>
 8005b06:	6819      	ldr	r1, [r3, #0]
 8005b08:	1858      	adds	r0, r3, r1
 8005b0a:	42a0      	cmp	r0, r4
 8005b0c:	d10b      	bne.n	8005b26 <_free_r+0x72>
 8005b0e:	6820      	ldr	r0, [r4, #0]
 8005b10:	4401      	add	r1, r0
 8005b12:	1858      	adds	r0, r3, r1
 8005b14:	4282      	cmp	r2, r0
 8005b16:	6019      	str	r1, [r3, #0]
 8005b18:	d1de      	bne.n	8005ad8 <_free_r+0x24>
 8005b1a:	6810      	ldr	r0, [r2, #0]
 8005b1c:	6852      	ldr	r2, [r2, #4]
 8005b1e:	4401      	add	r1, r0
 8005b20:	6019      	str	r1, [r3, #0]
 8005b22:	605a      	str	r2, [r3, #4]
 8005b24:	e7d8      	b.n	8005ad8 <_free_r+0x24>
 8005b26:	d902      	bls.n	8005b2e <_free_r+0x7a>
 8005b28:	230c      	movs	r3, #12
 8005b2a:	602b      	str	r3, [r5, #0]
 8005b2c:	e7d4      	b.n	8005ad8 <_free_r+0x24>
 8005b2e:	6820      	ldr	r0, [r4, #0]
 8005b30:	1821      	adds	r1, r4, r0
 8005b32:	428a      	cmp	r2, r1
 8005b34:	bf01      	itttt	eq
 8005b36:	6811      	ldreq	r1, [r2, #0]
 8005b38:	6852      	ldreq	r2, [r2, #4]
 8005b3a:	1809      	addeq	r1, r1, r0
 8005b3c:	6021      	streq	r1, [r4, #0]
 8005b3e:	6062      	str	r2, [r4, #4]
 8005b40:	605c      	str	r4, [r3, #4]
 8005b42:	e7c9      	b.n	8005ad8 <_free_r+0x24>
 8005b44:	bd38      	pop	{r3, r4, r5, pc}
 8005b46:	bf00      	nop
 8005b48:	20000284 	.word	0x20000284

08005b4c <_malloc_r>:
 8005b4c:	b570      	push	{r4, r5, r6, lr}
 8005b4e:	1ccd      	adds	r5, r1, #3
 8005b50:	f025 0503 	bic.w	r5, r5, #3
 8005b54:	3508      	adds	r5, #8
 8005b56:	2d0c      	cmp	r5, #12
 8005b58:	bf38      	it	cc
 8005b5a:	250c      	movcc	r5, #12
 8005b5c:	2d00      	cmp	r5, #0
 8005b5e:	4606      	mov	r6, r0
 8005b60:	db01      	blt.n	8005b66 <_malloc_r+0x1a>
 8005b62:	42a9      	cmp	r1, r5
 8005b64:	d903      	bls.n	8005b6e <_malloc_r+0x22>
 8005b66:	230c      	movs	r3, #12
 8005b68:	6033      	str	r3, [r6, #0]
 8005b6a:	2000      	movs	r0, #0
 8005b6c:	bd70      	pop	{r4, r5, r6, pc}
 8005b6e:	f000 fb05 	bl	800617c <__malloc_lock>
 8005b72:	4a23      	ldr	r2, [pc, #140]	; (8005c00 <_malloc_r+0xb4>)
 8005b74:	6814      	ldr	r4, [r2, #0]
 8005b76:	4621      	mov	r1, r4
 8005b78:	b991      	cbnz	r1, 8005ba0 <_malloc_r+0x54>
 8005b7a:	4c22      	ldr	r4, [pc, #136]	; (8005c04 <_malloc_r+0xb8>)
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	b91b      	cbnz	r3, 8005b88 <_malloc_r+0x3c>
 8005b80:	4630      	mov	r0, r6
 8005b82:	f000 f97f 	bl	8005e84 <_sbrk_r>
 8005b86:	6020      	str	r0, [r4, #0]
 8005b88:	4629      	mov	r1, r5
 8005b8a:	4630      	mov	r0, r6
 8005b8c:	f000 f97a 	bl	8005e84 <_sbrk_r>
 8005b90:	1c43      	adds	r3, r0, #1
 8005b92:	d126      	bne.n	8005be2 <_malloc_r+0x96>
 8005b94:	230c      	movs	r3, #12
 8005b96:	4630      	mov	r0, r6
 8005b98:	6033      	str	r3, [r6, #0]
 8005b9a:	f000 faf0 	bl	800617e <__malloc_unlock>
 8005b9e:	e7e4      	b.n	8005b6a <_malloc_r+0x1e>
 8005ba0:	680b      	ldr	r3, [r1, #0]
 8005ba2:	1b5b      	subs	r3, r3, r5
 8005ba4:	d41a      	bmi.n	8005bdc <_malloc_r+0x90>
 8005ba6:	2b0b      	cmp	r3, #11
 8005ba8:	d90f      	bls.n	8005bca <_malloc_r+0x7e>
 8005baa:	600b      	str	r3, [r1, #0]
 8005bac:	18cc      	adds	r4, r1, r3
 8005bae:	50cd      	str	r5, [r1, r3]
 8005bb0:	4630      	mov	r0, r6
 8005bb2:	f000 fae4 	bl	800617e <__malloc_unlock>
 8005bb6:	f104 000b 	add.w	r0, r4, #11
 8005bba:	1d23      	adds	r3, r4, #4
 8005bbc:	f020 0007 	bic.w	r0, r0, #7
 8005bc0:	1ac3      	subs	r3, r0, r3
 8005bc2:	d01b      	beq.n	8005bfc <_malloc_r+0xb0>
 8005bc4:	425a      	negs	r2, r3
 8005bc6:	50e2      	str	r2, [r4, r3]
 8005bc8:	bd70      	pop	{r4, r5, r6, pc}
 8005bca:	428c      	cmp	r4, r1
 8005bcc:	bf0b      	itete	eq
 8005bce:	6863      	ldreq	r3, [r4, #4]
 8005bd0:	684b      	ldrne	r3, [r1, #4]
 8005bd2:	6013      	streq	r3, [r2, #0]
 8005bd4:	6063      	strne	r3, [r4, #4]
 8005bd6:	bf18      	it	ne
 8005bd8:	460c      	movne	r4, r1
 8005bda:	e7e9      	b.n	8005bb0 <_malloc_r+0x64>
 8005bdc:	460c      	mov	r4, r1
 8005bde:	6849      	ldr	r1, [r1, #4]
 8005be0:	e7ca      	b.n	8005b78 <_malloc_r+0x2c>
 8005be2:	1cc4      	adds	r4, r0, #3
 8005be4:	f024 0403 	bic.w	r4, r4, #3
 8005be8:	42a0      	cmp	r0, r4
 8005bea:	d005      	beq.n	8005bf8 <_malloc_r+0xac>
 8005bec:	1a21      	subs	r1, r4, r0
 8005bee:	4630      	mov	r0, r6
 8005bf0:	f000 f948 	bl	8005e84 <_sbrk_r>
 8005bf4:	3001      	adds	r0, #1
 8005bf6:	d0cd      	beq.n	8005b94 <_malloc_r+0x48>
 8005bf8:	6025      	str	r5, [r4, #0]
 8005bfa:	e7d9      	b.n	8005bb0 <_malloc_r+0x64>
 8005bfc:	bd70      	pop	{r4, r5, r6, pc}
 8005bfe:	bf00      	nop
 8005c00:	20000284 	.word	0x20000284
 8005c04:	20000288 	.word	0x20000288

08005c08 <__sfputc_r>:
 8005c08:	6893      	ldr	r3, [r2, #8]
 8005c0a:	b410      	push	{r4}
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	6093      	str	r3, [r2, #8]
 8005c12:	da08      	bge.n	8005c26 <__sfputc_r+0x1e>
 8005c14:	6994      	ldr	r4, [r2, #24]
 8005c16:	42a3      	cmp	r3, r4
 8005c18:	db02      	blt.n	8005c20 <__sfputc_r+0x18>
 8005c1a:	b2cb      	uxtb	r3, r1
 8005c1c:	2b0a      	cmp	r3, #10
 8005c1e:	d102      	bne.n	8005c26 <__sfputc_r+0x1e>
 8005c20:	bc10      	pop	{r4}
 8005c22:	f000 b983 	b.w	8005f2c <__swbuf_r>
 8005c26:	6813      	ldr	r3, [r2, #0]
 8005c28:	1c58      	adds	r0, r3, #1
 8005c2a:	6010      	str	r0, [r2, #0]
 8005c2c:	7019      	strb	r1, [r3, #0]
 8005c2e:	b2c8      	uxtb	r0, r1
 8005c30:	bc10      	pop	{r4}
 8005c32:	4770      	bx	lr

08005c34 <__sfputs_r>:
 8005c34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c36:	4606      	mov	r6, r0
 8005c38:	460f      	mov	r7, r1
 8005c3a:	4614      	mov	r4, r2
 8005c3c:	18d5      	adds	r5, r2, r3
 8005c3e:	42ac      	cmp	r4, r5
 8005c40:	d101      	bne.n	8005c46 <__sfputs_r+0x12>
 8005c42:	2000      	movs	r0, #0
 8005c44:	e007      	b.n	8005c56 <__sfputs_r+0x22>
 8005c46:	463a      	mov	r2, r7
 8005c48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c4c:	4630      	mov	r0, r6
 8005c4e:	f7ff ffdb 	bl	8005c08 <__sfputc_r>
 8005c52:	1c43      	adds	r3, r0, #1
 8005c54:	d1f3      	bne.n	8005c3e <__sfputs_r+0xa>
 8005c56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005c58 <_vfiprintf_r>:
 8005c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c5c:	b09d      	sub	sp, #116	; 0x74
 8005c5e:	460c      	mov	r4, r1
 8005c60:	4617      	mov	r7, r2
 8005c62:	9303      	str	r3, [sp, #12]
 8005c64:	4606      	mov	r6, r0
 8005c66:	b118      	cbz	r0, 8005c70 <_vfiprintf_r+0x18>
 8005c68:	6983      	ldr	r3, [r0, #24]
 8005c6a:	b90b      	cbnz	r3, 8005c70 <_vfiprintf_r+0x18>
 8005c6c:	f7ff fb1e 	bl	80052ac <__sinit>
 8005c70:	4b7c      	ldr	r3, [pc, #496]	; (8005e64 <_vfiprintf_r+0x20c>)
 8005c72:	429c      	cmp	r4, r3
 8005c74:	d157      	bne.n	8005d26 <_vfiprintf_r+0xce>
 8005c76:	6874      	ldr	r4, [r6, #4]
 8005c78:	89a3      	ldrh	r3, [r4, #12]
 8005c7a:	0718      	lsls	r0, r3, #28
 8005c7c:	d55d      	bpl.n	8005d3a <_vfiprintf_r+0xe2>
 8005c7e:	6923      	ldr	r3, [r4, #16]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d05a      	beq.n	8005d3a <_vfiprintf_r+0xe2>
 8005c84:	2300      	movs	r3, #0
 8005c86:	9309      	str	r3, [sp, #36]	; 0x24
 8005c88:	2320      	movs	r3, #32
 8005c8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005c8e:	2330      	movs	r3, #48	; 0x30
 8005c90:	f04f 0b01 	mov.w	fp, #1
 8005c94:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005c98:	46b8      	mov	r8, r7
 8005c9a:	4645      	mov	r5, r8
 8005c9c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d155      	bne.n	8005d50 <_vfiprintf_r+0xf8>
 8005ca4:	ebb8 0a07 	subs.w	sl, r8, r7
 8005ca8:	d00b      	beq.n	8005cc2 <_vfiprintf_r+0x6a>
 8005caa:	4653      	mov	r3, sl
 8005cac:	463a      	mov	r2, r7
 8005cae:	4621      	mov	r1, r4
 8005cb0:	4630      	mov	r0, r6
 8005cb2:	f7ff ffbf 	bl	8005c34 <__sfputs_r>
 8005cb6:	3001      	adds	r0, #1
 8005cb8:	f000 80c4 	beq.w	8005e44 <_vfiprintf_r+0x1ec>
 8005cbc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cbe:	4453      	add	r3, sl
 8005cc0:	9309      	str	r3, [sp, #36]	; 0x24
 8005cc2:	f898 3000 	ldrb.w	r3, [r8]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	f000 80bc 	beq.w	8005e44 <_vfiprintf_r+0x1ec>
 8005ccc:	2300      	movs	r3, #0
 8005cce:	f04f 32ff 	mov.w	r2, #4294967295
 8005cd2:	9304      	str	r3, [sp, #16]
 8005cd4:	9307      	str	r3, [sp, #28]
 8005cd6:	9205      	str	r2, [sp, #20]
 8005cd8:	9306      	str	r3, [sp, #24]
 8005cda:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005cde:	931a      	str	r3, [sp, #104]	; 0x68
 8005ce0:	2205      	movs	r2, #5
 8005ce2:	7829      	ldrb	r1, [r5, #0]
 8005ce4:	4860      	ldr	r0, [pc, #384]	; (8005e68 <_vfiprintf_r+0x210>)
 8005ce6:	f7ff fbe5 	bl	80054b4 <memchr>
 8005cea:	f105 0801 	add.w	r8, r5, #1
 8005cee:	9b04      	ldr	r3, [sp, #16]
 8005cf0:	2800      	cmp	r0, #0
 8005cf2:	d131      	bne.n	8005d58 <_vfiprintf_r+0x100>
 8005cf4:	06d9      	lsls	r1, r3, #27
 8005cf6:	bf44      	itt	mi
 8005cf8:	2220      	movmi	r2, #32
 8005cfa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005cfe:	071a      	lsls	r2, r3, #28
 8005d00:	bf44      	itt	mi
 8005d02:	222b      	movmi	r2, #43	; 0x2b
 8005d04:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005d08:	782a      	ldrb	r2, [r5, #0]
 8005d0a:	2a2a      	cmp	r2, #42	; 0x2a
 8005d0c:	d02c      	beq.n	8005d68 <_vfiprintf_r+0x110>
 8005d0e:	2100      	movs	r1, #0
 8005d10:	200a      	movs	r0, #10
 8005d12:	9a07      	ldr	r2, [sp, #28]
 8005d14:	46a8      	mov	r8, r5
 8005d16:	f898 3000 	ldrb.w	r3, [r8]
 8005d1a:	3501      	adds	r5, #1
 8005d1c:	3b30      	subs	r3, #48	; 0x30
 8005d1e:	2b09      	cmp	r3, #9
 8005d20:	d96d      	bls.n	8005dfe <_vfiprintf_r+0x1a6>
 8005d22:	b371      	cbz	r1, 8005d82 <_vfiprintf_r+0x12a>
 8005d24:	e026      	b.n	8005d74 <_vfiprintf_r+0x11c>
 8005d26:	4b51      	ldr	r3, [pc, #324]	; (8005e6c <_vfiprintf_r+0x214>)
 8005d28:	429c      	cmp	r4, r3
 8005d2a:	d101      	bne.n	8005d30 <_vfiprintf_r+0xd8>
 8005d2c:	68b4      	ldr	r4, [r6, #8]
 8005d2e:	e7a3      	b.n	8005c78 <_vfiprintf_r+0x20>
 8005d30:	4b4f      	ldr	r3, [pc, #316]	; (8005e70 <_vfiprintf_r+0x218>)
 8005d32:	429c      	cmp	r4, r3
 8005d34:	bf08      	it	eq
 8005d36:	68f4      	ldreq	r4, [r6, #12]
 8005d38:	e79e      	b.n	8005c78 <_vfiprintf_r+0x20>
 8005d3a:	4621      	mov	r1, r4
 8005d3c:	4630      	mov	r0, r6
 8005d3e:	f000 f959 	bl	8005ff4 <__swsetup_r>
 8005d42:	2800      	cmp	r0, #0
 8005d44:	d09e      	beq.n	8005c84 <_vfiprintf_r+0x2c>
 8005d46:	f04f 30ff 	mov.w	r0, #4294967295
 8005d4a:	b01d      	add	sp, #116	; 0x74
 8005d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d50:	2b25      	cmp	r3, #37	; 0x25
 8005d52:	d0a7      	beq.n	8005ca4 <_vfiprintf_r+0x4c>
 8005d54:	46a8      	mov	r8, r5
 8005d56:	e7a0      	b.n	8005c9a <_vfiprintf_r+0x42>
 8005d58:	4a43      	ldr	r2, [pc, #268]	; (8005e68 <_vfiprintf_r+0x210>)
 8005d5a:	4645      	mov	r5, r8
 8005d5c:	1a80      	subs	r0, r0, r2
 8005d5e:	fa0b f000 	lsl.w	r0, fp, r0
 8005d62:	4318      	orrs	r0, r3
 8005d64:	9004      	str	r0, [sp, #16]
 8005d66:	e7bb      	b.n	8005ce0 <_vfiprintf_r+0x88>
 8005d68:	9a03      	ldr	r2, [sp, #12]
 8005d6a:	1d11      	adds	r1, r2, #4
 8005d6c:	6812      	ldr	r2, [r2, #0]
 8005d6e:	9103      	str	r1, [sp, #12]
 8005d70:	2a00      	cmp	r2, #0
 8005d72:	db01      	blt.n	8005d78 <_vfiprintf_r+0x120>
 8005d74:	9207      	str	r2, [sp, #28]
 8005d76:	e004      	b.n	8005d82 <_vfiprintf_r+0x12a>
 8005d78:	4252      	negs	r2, r2
 8005d7a:	f043 0302 	orr.w	r3, r3, #2
 8005d7e:	9207      	str	r2, [sp, #28]
 8005d80:	9304      	str	r3, [sp, #16]
 8005d82:	f898 3000 	ldrb.w	r3, [r8]
 8005d86:	2b2e      	cmp	r3, #46	; 0x2e
 8005d88:	d110      	bne.n	8005dac <_vfiprintf_r+0x154>
 8005d8a:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005d8e:	f108 0101 	add.w	r1, r8, #1
 8005d92:	2b2a      	cmp	r3, #42	; 0x2a
 8005d94:	d137      	bne.n	8005e06 <_vfiprintf_r+0x1ae>
 8005d96:	9b03      	ldr	r3, [sp, #12]
 8005d98:	f108 0802 	add.w	r8, r8, #2
 8005d9c:	1d1a      	adds	r2, r3, #4
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	9203      	str	r2, [sp, #12]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	bfb8      	it	lt
 8005da6:	f04f 33ff 	movlt.w	r3, #4294967295
 8005daa:	9305      	str	r3, [sp, #20]
 8005dac:	4d31      	ldr	r5, [pc, #196]	; (8005e74 <_vfiprintf_r+0x21c>)
 8005dae:	2203      	movs	r2, #3
 8005db0:	f898 1000 	ldrb.w	r1, [r8]
 8005db4:	4628      	mov	r0, r5
 8005db6:	f7ff fb7d 	bl	80054b4 <memchr>
 8005dba:	b140      	cbz	r0, 8005dce <_vfiprintf_r+0x176>
 8005dbc:	2340      	movs	r3, #64	; 0x40
 8005dbe:	1b40      	subs	r0, r0, r5
 8005dc0:	fa03 f000 	lsl.w	r0, r3, r0
 8005dc4:	9b04      	ldr	r3, [sp, #16]
 8005dc6:	f108 0801 	add.w	r8, r8, #1
 8005dca:	4303      	orrs	r3, r0
 8005dcc:	9304      	str	r3, [sp, #16]
 8005dce:	f898 1000 	ldrb.w	r1, [r8]
 8005dd2:	2206      	movs	r2, #6
 8005dd4:	4828      	ldr	r0, [pc, #160]	; (8005e78 <_vfiprintf_r+0x220>)
 8005dd6:	f108 0701 	add.w	r7, r8, #1
 8005dda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005dde:	f7ff fb69 	bl	80054b4 <memchr>
 8005de2:	2800      	cmp	r0, #0
 8005de4:	d034      	beq.n	8005e50 <_vfiprintf_r+0x1f8>
 8005de6:	4b25      	ldr	r3, [pc, #148]	; (8005e7c <_vfiprintf_r+0x224>)
 8005de8:	bb03      	cbnz	r3, 8005e2c <_vfiprintf_r+0x1d4>
 8005dea:	9b03      	ldr	r3, [sp, #12]
 8005dec:	3307      	adds	r3, #7
 8005dee:	f023 0307 	bic.w	r3, r3, #7
 8005df2:	3308      	adds	r3, #8
 8005df4:	9303      	str	r3, [sp, #12]
 8005df6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005df8:	444b      	add	r3, r9
 8005dfa:	9309      	str	r3, [sp, #36]	; 0x24
 8005dfc:	e74c      	b.n	8005c98 <_vfiprintf_r+0x40>
 8005dfe:	fb00 3202 	mla	r2, r0, r2, r3
 8005e02:	2101      	movs	r1, #1
 8005e04:	e786      	b.n	8005d14 <_vfiprintf_r+0xbc>
 8005e06:	2300      	movs	r3, #0
 8005e08:	250a      	movs	r5, #10
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	9305      	str	r3, [sp, #20]
 8005e0e:	4688      	mov	r8, r1
 8005e10:	f898 2000 	ldrb.w	r2, [r8]
 8005e14:	3101      	adds	r1, #1
 8005e16:	3a30      	subs	r2, #48	; 0x30
 8005e18:	2a09      	cmp	r2, #9
 8005e1a:	d903      	bls.n	8005e24 <_vfiprintf_r+0x1cc>
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d0c5      	beq.n	8005dac <_vfiprintf_r+0x154>
 8005e20:	9005      	str	r0, [sp, #20]
 8005e22:	e7c3      	b.n	8005dac <_vfiprintf_r+0x154>
 8005e24:	fb05 2000 	mla	r0, r5, r0, r2
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e7f0      	b.n	8005e0e <_vfiprintf_r+0x1b6>
 8005e2c:	ab03      	add	r3, sp, #12
 8005e2e:	9300      	str	r3, [sp, #0]
 8005e30:	4622      	mov	r2, r4
 8005e32:	4b13      	ldr	r3, [pc, #76]	; (8005e80 <_vfiprintf_r+0x228>)
 8005e34:	a904      	add	r1, sp, #16
 8005e36:	4630      	mov	r0, r6
 8005e38:	f7fd fe48 	bl	8003acc <_printf_float>
 8005e3c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005e40:	4681      	mov	r9, r0
 8005e42:	d1d8      	bne.n	8005df6 <_vfiprintf_r+0x19e>
 8005e44:	89a3      	ldrh	r3, [r4, #12]
 8005e46:	065b      	lsls	r3, r3, #25
 8005e48:	f53f af7d 	bmi.w	8005d46 <_vfiprintf_r+0xee>
 8005e4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e4e:	e77c      	b.n	8005d4a <_vfiprintf_r+0xf2>
 8005e50:	ab03      	add	r3, sp, #12
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	4622      	mov	r2, r4
 8005e56:	4b0a      	ldr	r3, [pc, #40]	; (8005e80 <_vfiprintf_r+0x228>)
 8005e58:	a904      	add	r1, sp, #16
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	f7fe f8e6 	bl	800402c <_printf_i>
 8005e60:	e7ec      	b.n	8005e3c <_vfiprintf_r+0x1e4>
 8005e62:	bf00      	nop
 8005e64:	080062f8 	.word	0x080062f8
 8005e68:	08006434 	.word	0x08006434
 8005e6c:	08006318 	.word	0x08006318
 8005e70:	080062d8 	.word	0x080062d8
 8005e74:	0800643a 	.word	0x0800643a
 8005e78:	0800643e 	.word	0x0800643e
 8005e7c:	08003acd 	.word	0x08003acd
 8005e80:	08005c35 	.word	0x08005c35

08005e84 <_sbrk_r>:
 8005e84:	b538      	push	{r3, r4, r5, lr}
 8005e86:	2300      	movs	r3, #0
 8005e88:	4c05      	ldr	r4, [pc, #20]	; (8005ea0 <_sbrk_r+0x1c>)
 8005e8a:	4605      	mov	r5, r0
 8005e8c:	4608      	mov	r0, r1
 8005e8e:	6023      	str	r3, [r4, #0]
 8005e90:	f7fd fb06 	bl	80034a0 <_sbrk>
 8005e94:	1c43      	adds	r3, r0, #1
 8005e96:	d102      	bne.n	8005e9e <_sbrk_r+0x1a>
 8005e98:	6823      	ldr	r3, [r4, #0]
 8005e9a:	b103      	cbz	r3, 8005e9e <_sbrk_r+0x1a>
 8005e9c:	602b      	str	r3, [r5, #0]
 8005e9e:	bd38      	pop	{r3, r4, r5, pc}
 8005ea0:	2000044c 	.word	0x2000044c

08005ea4 <__sread>:
 8005ea4:	b510      	push	{r4, lr}
 8005ea6:	460c      	mov	r4, r1
 8005ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005eac:	f000 f968 	bl	8006180 <_read_r>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	bfab      	itete	ge
 8005eb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005eb6:	89a3      	ldrhlt	r3, [r4, #12]
 8005eb8:	181b      	addge	r3, r3, r0
 8005eba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005ebe:	bfac      	ite	ge
 8005ec0:	6563      	strge	r3, [r4, #84]	; 0x54
 8005ec2:	81a3      	strhlt	r3, [r4, #12]
 8005ec4:	bd10      	pop	{r4, pc}

08005ec6 <__swrite>:
 8005ec6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005eca:	461f      	mov	r7, r3
 8005ecc:	898b      	ldrh	r3, [r1, #12]
 8005ece:	4605      	mov	r5, r0
 8005ed0:	05db      	lsls	r3, r3, #23
 8005ed2:	460c      	mov	r4, r1
 8005ed4:	4616      	mov	r6, r2
 8005ed6:	d505      	bpl.n	8005ee4 <__swrite+0x1e>
 8005ed8:	2302      	movs	r3, #2
 8005eda:	2200      	movs	r2, #0
 8005edc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ee0:	f000 f928 	bl	8006134 <_lseek_r>
 8005ee4:	89a3      	ldrh	r3, [r4, #12]
 8005ee6:	4632      	mov	r2, r6
 8005ee8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005eec:	81a3      	strh	r3, [r4, #12]
 8005eee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ef2:	463b      	mov	r3, r7
 8005ef4:	4628      	mov	r0, r5
 8005ef6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005efa:	f000 b869 	b.w	8005fd0 <_write_r>

08005efe <__sseek>:
 8005efe:	b510      	push	{r4, lr}
 8005f00:	460c      	mov	r4, r1
 8005f02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f06:	f000 f915 	bl	8006134 <_lseek_r>
 8005f0a:	1c43      	adds	r3, r0, #1
 8005f0c:	89a3      	ldrh	r3, [r4, #12]
 8005f0e:	bf15      	itete	ne
 8005f10:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f12:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f16:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f1a:	81a3      	strheq	r3, [r4, #12]
 8005f1c:	bf18      	it	ne
 8005f1e:	81a3      	strhne	r3, [r4, #12]
 8005f20:	bd10      	pop	{r4, pc}

08005f22 <__sclose>:
 8005f22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f26:	f000 b8d3 	b.w	80060d0 <_close_r>
	...

08005f2c <__swbuf_r>:
 8005f2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f2e:	460e      	mov	r6, r1
 8005f30:	4614      	mov	r4, r2
 8005f32:	4605      	mov	r5, r0
 8005f34:	b118      	cbz	r0, 8005f3e <__swbuf_r+0x12>
 8005f36:	6983      	ldr	r3, [r0, #24]
 8005f38:	b90b      	cbnz	r3, 8005f3e <__swbuf_r+0x12>
 8005f3a:	f7ff f9b7 	bl	80052ac <__sinit>
 8005f3e:	4b21      	ldr	r3, [pc, #132]	; (8005fc4 <__swbuf_r+0x98>)
 8005f40:	429c      	cmp	r4, r3
 8005f42:	d12a      	bne.n	8005f9a <__swbuf_r+0x6e>
 8005f44:	686c      	ldr	r4, [r5, #4]
 8005f46:	69a3      	ldr	r3, [r4, #24]
 8005f48:	60a3      	str	r3, [r4, #8]
 8005f4a:	89a3      	ldrh	r3, [r4, #12]
 8005f4c:	071a      	lsls	r2, r3, #28
 8005f4e:	d52e      	bpl.n	8005fae <__swbuf_r+0x82>
 8005f50:	6923      	ldr	r3, [r4, #16]
 8005f52:	b363      	cbz	r3, 8005fae <__swbuf_r+0x82>
 8005f54:	6923      	ldr	r3, [r4, #16]
 8005f56:	6820      	ldr	r0, [r4, #0]
 8005f58:	b2f6      	uxtb	r6, r6
 8005f5a:	1ac0      	subs	r0, r0, r3
 8005f5c:	6963      	ldr	r3, [r4, #20]
 8005f5e:	4637      	mov	r7, r6
 8005f60:	4298      	cmp	r0, r3
 8005f62:	db04      	blt.n	8005f6e <__swbuf_r+0x42>
 8005f64:	4621      	mov	r1, r4
 8005f66:	4628      	mov	r0, r5
 8005f68:	f7ff f936 	bl	80051d8 <_fflush_r>
 8005f6c:	bb28      	cbnz	r0, 8005fba <__swbuf_r+0x8e>
 8005f6e:	68a3      	ldr	r3, [r4, #8]
 8005f70:	3001      	adds	r0, #1
 8005f72:	3b01      	subs	r3, #1
 8005f74:	60a3      	str	r3, [r4, #8]
 8005f76:	6823      	ldr	r3, [r4, #0]
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	6022      	str	r2, [r4, #0]
 8005f7c:	701e      	strb	r6, [r3, #0]
 8005f7e:	6963      	ldr	r3, [r4, #20]
 8005f80:	4298      	cmp	r0, r3
 8005f82:	d004      	beq.n	8005f8e <__swbuf_r+0x62>
 8005f84:	89a3      	ldrh	r3, [r4, #12]
 8005f86:	07db      	lsls	r3, r3, #31
 8005f88:	d519      	bpl.n	8005fbe <__swbuf_r+0x92>
 8005f8a:	2e0a      	cmp	r6, #10
 8005f8c:	d117      	bne.n	8005fbe <__swbuf_r+0x92>
 8005f8e:	4621      	mov	r1, r4
 8005f90:	4628      	mov	r0, r5
 8005f92:	f7ff f921 	bl	80051d8 <_fflush_r>
 8005f96:	b190      	cbz	r0, 8005fbe <__swbuf_r+0x92>
 8005f98:	e00f      	b.n	8005fba <__swbuf_r+0x8e>
 8005f9a:	4b0b      	ldr	r3, [pc, #44]	; (8005fc8 <__swbuf_r+0x9c>)
 8005f9c:	429c      	cmp	r4, r3
 8005f9e:	d101      	bne.n	8005fa4 <__swbuf_r+0x78>
 8005fa0:	68ac      	ldr	r4, [r5, #8]
 8005fa2:	e7d0      	b.n	8005f46 <__swbuf_r+0x1a>
 8005fa4:	4b09      	ldr	r3, [pc, #36]	; (8005fcc <__swbuf_r+0xa0>)
 8005fa6:	429c      	cmp	r4, r3
 8005fa8:	bf08      	it	eq
 8005faa:	68ec      	ldreq	r4, [r5, #12]
 8005fac:	e7cb      	b.n	8005f46 <__swbuf_r+0x1a>
 8005fae:	4621      	mov	r1, r4
 8005fb0:	4628      	mov	r0, r5
 8005fb2:	f000 f81f 	bl	8005ff4 <__swsetup_r>
 8005fb6:	2800      	cmp	r0, #0
 8005fb8:	d0cc      	beq.n	8005f54 <__swbuf_r+0x28>
 8005fba:	f04f 37ff 	mov.w	r7, #4294967295
 8005fbe:	4638      	mov	r0, r7
 8005fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	080062f8 	.word	0x080062f8
 8005fc8:	08006318 	.word	0x08006318
 8005fcc:	080062d8 	.word	0x080062d8

08005fd0 <_write_r>:
 8005fd0:	b538      	push	{r3, r4, r5, lr}
 8005fd2:	4605      	mov	r5, r0
 8005fd4:	4608      	mov	r0, r1
 8005fd6:	4611      	mov	r1, r2
 8005fd8:	2200      	movs	r2, #0
 8005fda:	4c05      	ldr	r4, [pc, #20]	; (8005ff0 <_write_r+0x20>)
 8005fdc:	6022      	str	r2, [r4, #0]
 8005fde:	461a      	mov	r2, r3
 8005fe0:	f7fd fa50 	bl	8003484 <_write>
 8005fe4:	1c43      	adds	r3, r0, #1
 8005fe6:	d102      	bne.n	8005fee <_write_r+0x1e>
 8005fe8:	6823      	ldr	r3, [r4, #0]
 8005fea:	b103      	cbz	r3, 8005fee <_write_r+0x1e>
 8005fec:	602b      	str	r3, [r5, #0]
 8005fee:	bd38      	pop	{r3, r4, r5, pc}
 8005ff0:	2000044c 	.word	0x2000044c

08005ff4 <__swsetup_r>:
 8005ff4:	4b32      	ldr	r3, [pc, #200]	; (80060c0 <__swsetup_r+0xcc>)
 8005ff6:	b570      	push	{r4, r5, r6, lr}
 8005ff8:	681d      	ldr	r5, [r3, #0]
 8005ffa:	4606      	mov	r6, r0
 8005ffc:	460c      	mov	r4, r1
 8005ffe:	b125      	cbz	r5, 800600a <__swsetup_r+0x16>
 8006000:	69ab      	ldr	r3, [r5, #24]
 8006002:	b913      	cbnz	r3, 800600a <__swsetup_r+0x16>
 8006004:	4628      	mov	r0, r5
 8006006:	f7ff f951 	bl	80052ac <__sinit>
 800600a:	4b2e      	ldr	r3, [pc, #184]	; (80060c4 <__swsetup_r+0xd0>)
 800600c:	429c      	cmp	r4, r3
 800600e:	d10f      	bne.n	8006030 <__swsetup_r+0x3c>
 8006010:	686c      	ldr	r4, [r5, #4]
 8006012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006016:	b29a      	uxth	r2, r3
 8006018:	0715      	lsls	r5, r2, #28
 800601a:	d42c      	bmi.n	8006076 <__swsetup_r+0x82>
 800601c:	06d0      	lsls	r0, r2, #27
 800601e:	d411      	bmi.n	8006044 <__swsetup_r+0x50>
 8006020:	2209      	movs	r2, #9
 8006022:	6032      	str	r2, [r6, #0]
 8006024:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006028:	81a3      	strh	r3, [r4, #12]
 800602a:	f04f 30ff 	mov.w	r0, #4294967295
 800602e:	bd70      	pop	{r4, r5, r6, pc}
 8006030:	4b25      	ldr	r3, [pc, #148]	; (80060c8 <__swsetup_r+0xd4>)
 8006032:	429c      	cmp	r4, r3
 8006034:	d101      	bne.n	800603a <__swsetup_r+0x46>
 8006036:	68ac      	ldr	r4, [r5, #8]
 8006038:	e7eb      	b.n	8006012 <__swsetup_r+0x1e>
 800603a:	4b24      	ldr	r3, [pc, #144]	; (80060cc <__swsetup_r+0xd8>)
 800603c:	429c      	cmp	r4, r3
 800603e:	bf08      	it	eq
 8006040:	68ec      	ldreq	r4, [r5, #12]
 8006042:	e7e6      	b.n	8006012 <__swsetup_r+0x1e>
 8006044:	0751      	lsls	r1, r2, #29
 8006046:	d512      	bpl.n	800606e <__swsetup_r+0x7a>
 8006048:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800604a:	b141      	cbz	r1, 800605e <__swsetup_r+0x6a>
 800604c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006050:	4299      	cmp	r1, r3
 8006052:	d002      	beq.n	800605a <__swsetup_r+0x66>
 8006054:	4630      	mov	r0, r6
 8006056:	f7ff fd2d 	bl	8005ab4 <_free_r>
 800605a:	2300      	movs	r3, #0
 800605c:	6363      	str	r3, [r4, #52]	; 0x34
 800605e:	89a3      	ldrh	r3, [r4, #12]
 8006060:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006064:	81a3      	strh	r3, [r4, #12]
 8006066:	2300      	movs	r3, #0
 8006068:	6063      	str	r3, [r4, #4]
 800606a:	6923      	ldr	r3, [r4, #16]
 800606c:	6023      	str	r3, [r4, #0]
 800606e:	89a3      	ldrh	r3, [r4, #12]
 8006070:	f043 0308 	orr.w	r3, r3, #8
 8006074:	81a3      	strh	r3, [r4, #12]
 8006076:	6923      	ldr	r3, [r4, #16]
 8006078:	b94b      	cbnz	r3, 800608e <__swsetup_r+0x9a>
 800607a:	89a3      	ldrh	r3, [r4, #12]
 800607c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006080:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006084:	d003      	beq.n	800608e <__swsetup_r+0x9a>
 8006086:	4621      	mov	r1, r4
 8006088:	4630      	mov	r0, r6
 800608a:	f7ff f9cb 	bl	8005424 <__smakebuf_r>
 800608e:	89a2      	ldrh	r2, [r4, #12]
 8006090:	f012 0301 	ands.w	r3, r2, #1
 8006094:	d00c      	beq.n	80060b0 <__swsetup_r+0xbc>
 8006096:	2300      	movs	r3, #0
 8006098:	60a3      	str	r3, [r4, #8]
 800609a:	6963      	ldr	r3, [r4, #20]
 800609c:	425b      	negs	r3, r3
 800609e:	61a3      	str	r3, [r4, #24]
 80060a0:	6923      	ldr	r3, [r4, #16]
 80060a2:	b953      	cbnz	r3, 80060ba <__swsetup_r+0xc6>
 80060a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80060a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80060ac:	d1ba      	bne.n	8006024 <__swsetup_r+0x30>
 80060ae:	bd70      	pop	{r4, r5, r6, pc}
 80060b0:	0792      	lsls	r2, r2, #30
 80060b2:	bf58      	it	pl
 80060b4:	6963      	ldrpl	r3, [r4, #20]
 80060b6:	60a3      	str	r3, [r4, #8]
 80060b8:	e7f2      	b.n	80060a0 <__swsetup_r+0xac>
 80060ba:	2000      	movs	r0, #0
 80060bc:	e7f7      	b.n	80060ae <__swsetup_r+0xba>
 80060be:	bf00      	nop
 80060c0:	2000000c 	.word	0x2000000c
 80060c4:	080062f8 	.word	0x080062f8
 80060c8:	08006318 	.word	0x08006318
 80060cc:	080062d8 	.word	0x080062d8

080060d0 <_close_r>:
 80060d0:	b538      	push	{r3, r4, r5, lr}
 80060d2:	2300      	movs	r3, #0
 80060d4:	4c05      	ldr	r4, [pc, #20]	; (80060ec <_close_r+0x1c>)
 80060d6:	4605      	mov	r5, r0
 80060d8:	4608      	mov	r0, r1
 80060da:	6023      	str	r3, [r4, #0]
 80060dc:	f7fd f9f2 	bl	80034c4 <_close>
 80060e0:	1c43      	adds	r3, r0, #1
 80060e2:	d102      	bne.n	80060ea <_close_r+0x1a>
 80060e4:	6823      	ldr	r3, [r4, #0]
 80060e6:	b103      	cbz	r3, 80060ea <_close_r+0x1a>
 80060e8:	602b      	str	r3, [r5, #0]
 80060ea:	bd38      	pop	{r3, r4, r5, pc}
 80060ec:	2000044c 	.word	0x2000044c

080060f0 <_fstat_r>:
 80060f0:	b538      	push	{r3, r4, r5, lr}
 80060f2:	2300      	movs	r3, #0
 80060f4:	4c06      	ldr	r4, [pc, #24]	; (8006110 <_fstat_r+0x20>)
 80060f6:	4605      	mov	r5, r0
 80060f8:	4608      	mov	r0, r1
 80060fa:	4611      	mov	r1, r2
 80060fc:	6023      	str	r3, [r4, #0]
 80060fe:	f7fd f9e9 	bl	80034d4 <_fstat>
 8006102:	1c43      	adds	r3, r0, #1
 8006104:	d102      	bne.n	800610c <_fstat_r+0x1c>
 8006106:	6823      	ldr	r3, [r4, #0]
 8006108:	b103      	cbz	r3, 800610c <_fstat_r+0x1c>
 800610a:	602b      	str	r3, [r5, #0]
 800610c:	bd38      	pop	{r3, r4, r5, pc}
 800610e:	bf00      	nop
 8006110:	2000044c 	.word	0x2000044c

08006114 <_isatty_r>:
 8006114:	b538      	push	{r3, r4, r5, lr}
 8006116:	2300      	movs	r3, #0
 8006118:	4c05      	ldr	r4, [pc, #20]	; (8006130 <_isatty_r+0x1c>)
 800611a:	4605      	mov	r5, r0
 800611c:	4608      	mov	r0, r1
 800611e:	6023      	str	r3, [r4, #0]
 8006120:	f7fd f9e0 	bl	80034e4 <_isatty>
 8006124:	1c43      	adds	r3, r0, #1
 8006126:	d102      	bne.n	800612e <_isatty_r+0x1a>
 8006128:	6823      	ldr	r3, [r4, #0]
 800612a:	b103      	cbz	r3, 800612e <_isatty_r+0x1a>
 800612c:	602b      	str	r3, [r5, #0]
 800612e:	bd38      	pop	{r3, r4, r5, pc}
 8006130:	2000044c 	.word	0x2000044c

08006134 <_lseek_r>:
 8006134:	b538      	push	{r3, r4, r5, lr}
 8006136:	4605      	mov	r5, r0
 8006138:	4608      	mov	r0, r1
 800613a:	4611      	mov	r1, r2
 800613c:	2200      	movs	r2, #0
 800613e:	4c05      	ldr	r4, [pc, #20]	; (8006154 <_lseek_r+0x20>)
 8006140:	6022      	str	r2, [r4, #0]
 8006142:	461a      	mov	r2, r3
 8006144:	f7fd f9d6 	bl	80034f4 <_lseek>
 8006148:	1c43      	adds	r3, r0, #1
 800614a:	d102      	bne.n	8006152 <_lseek_r+0x1e>
 800614c:	6823      	ldr	r3, [r4, #0]
 800614e:	b103      	cbz	r3, 8006152 <_lseek_r+0x1e>
 8006150:	602b      	str	r3, [r5, #0]
 8006152:	bd38      	pop	{r3, r4, r5, pc}
 8006154:	2000044c 	.word	0x2000044c

08006158 <__ascii_mbtowc>:
 8006158:	b082      	sub	sp, #8
 800615a:	b901      	cbnz	r1, 800615e <__ascii_mbtowc+0x6>
 800615c:	a901      	add	r1, sp, #4
 800615e:	b142      	cbz	r2, 8006172 <__ascii_mbtowc+0x1a>
 8006160:	b14b      	cbz	r3, 8006176 <__ascii_mbtowc+0x1e>
 8006162:	7813      	ldrb	r3, [r2, #0]
 8006164:	600b      	str	r3, [r1, #0]
 8006166:	7812      	ldrb	r2, [r2, #0]
 8006168:	1c10      	adds	r0, r2, #0
 800616a:	bf18      	it	ne
 800616c:	2001      	movne	r0, #1
 800616e:	b002      	add	sp, #8
 8006170:	4770      	bx	lr
 8006172:	4610      	mov	r0, r2
 8006174:	e7fb      	b.n	800616e <__ascii_mbtowc+0x16>
 8006176:	f06f 0001 	mvn.w	r0, #1
 800617a:	e7f8      	b.n	800616e <__ascii_mbtowc+0x16>

0800617c <__malloc_lock>:
 800617c:	4770      	bx	lr

0800617e <__malloc_unlock>:
 800617e:	4770      	bx	lr

08006180 <_read_r>:
 8006180:	b538      	push	{r3, r4, r5, lr}
 8006182:	4605      	mov	r5, r0
 8006184:	4608      	mov	r0, r1
 8006186:	4611      	mov	r1, r2
 8006188:	2200      	movs	r2, #0
 800618a:	4c05      	ldr	r4, [pc, #20]	; (80061a0 <_read_r+0x20>)
 800618c:	6022      	str	r2, [r4, #0]
 800618e:	461a      	mov	r2, r3
 8006190:	f7fd f9b8 	bl	8003504 <_read>
 8006194:	1c43      	adds	r3, r0, #1
 8006196:	d102      	bne.n	800619e <_read_r+0x1e>
 8006198:	6823      	ldr	r3, [r4, #0]
 800619a:	b103      	cbz	r3, 800619e <_read_r+0x1e>
 800619c:	602b      	str	r3, [r5, #0]
 800619e:	bd38      	pop	{r3, r4, r5, pc}
 80061a0:	2000044c 	.word	0x2000044c

080061a4 <__ascii_wctomb>:
 80061a4:	b149      	cbz	r1, 80061ba <__ascii_wctomb+0x16>
 80061a6:	2aff      	cmp	r2, #255	; 0xff
 80061a8:	bf8b      	itete	hi
 80061aa:	238a      	movhi	r3, #138	; 0x8a
 80061ac:	700a      	strbls	r2, [r1, #0]
 80061ae:	6003      	strhi	r3, [r0, #0]
 80061b0:	2001      	movls	r0, #1
 80061b2:	bf88      	it	hi
 80061b4:	f04f 30ff 	movhi.w	r0, #4294967295
 80061b8:	4770      	bx	lr
 80061ba:	4608      	mov	r0, r1
 80061bc:	4770      	bx	lr
	...

080061c0 <_init>:
 80061c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061c2:	bf00      	nop
 80061c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061c6:	bc08      	pop	{r3}
 80061c8:	469e      	mov	lr, r3
 80061ca:	4770      	bx	lr

080061cc <_fini>:
 80061cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ce:	bf00      	nop
 80061d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061d2:	bc08      	pop	{r3}
 80061d4:	469e      	mov	lr, r3
 80061d6:	4770      	bx	lr
