\doxysection{RTC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_t_c___type_def}\index{RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PRER}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ WUTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
uint32\+\_\+t \textbf{ RESERVED0}
\item 
uint32\+\_\+t \textbf{ RESERVED1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ WPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CALR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SHIFTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TSTR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TSDR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TSSSR}
\item 
uint32\+\_\+t \textbf{ RESERVED2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ALRMAR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ALRMASSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ALRMBR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ALRMBSSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MISR}
\item 
uint32\+\_\+t \textbf{ RESERVED3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SCR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 721} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_r_t_c___type_def_ac005b1a5bc52634d5a34578cc9d2c3f6}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMAR@{ALRMAR}}
\index{ALRMAR@{ALRMAR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{ALRMAR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ALRMAR}

RTC alarm A register, Address offset\+: 0x40 

Definition at line \textbf{ 739} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a61282fa74cede526af85fd9d20513646}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMASSR@{ALRMASSR}}
\index{ALRMASSR@{ALRMASSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{ALRMASSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ALRMASSR}

RTC alarm A sub second register, Address offset\+: 0x44 

Definition at line \textbf{ 740} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a4e513deb9f58a138ad9f317cc5a3555d}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMBR@{ALRMBR}}
\index{ALRMBR@{ALRMBR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{ALRMBR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ALRMBR}

RTC alarm B register, Address offset\+: 0x48 

Definition at line \textbf{ 741} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a4ef7499da5d5beb1cfc81f7be057a7b2}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMBSSR@{ALRMBSSR}}
\index{ALRMBSSR@{ALRMBSSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{ALRMBSSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ALRMBSSR}

RTC alarm B sub second register, Address offset\+: 0x4C 

Definition at line \textbf{ 742} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a2ce7c3842792c506635bb87a21588b58}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CALR@{CALR}}
\index{CALR@{CALR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{CALR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CALR}

RTC calibration register, Address offset\+: 0x28 

Definition at line \textbf{ 733} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

RTC control register, Address offset\+: 0x18 

Definition at line \textbf{ 729} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

RTC date register, Address offset\+: 0x04 

Definition at line \textbf{ 724} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a8fec9e122b923822e7f951cd48cf1d47}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{ICSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ICSR}

RTC initialization control and status register, Address offset\+: 0x0C 

Definition at line \textbf{ 726} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a524e134cec519206cb41d0545e382978}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{MISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MISR}

RTC Masked Interrupt Status register, Address offset\+: 0x54 

Definition at line \textbf{ 744} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_ac9b4c6c5b29f3461ce3f875eea69f35b}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!PRER@{PRER}}
\index{PRER@{PRER}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{PRER}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PRER}

RTC prescaler register, Address offset\+: 0x10 

Definition at line \textbf{ 727} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_af86c61a5d38a4fc9cef942a12744486b}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{RESERVED0}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED0}

Reserved Address offset\+: 0x1C 

Definition at line \textbf{ 730} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_ac4ac04e673b5b8320d53f7b0947db902}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{RESERVED1}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1}

Reserved Address offset\+: 0x20 

Definition at line \textbf{ 731} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a4c9b972a304c0e08ca27cbe57627c496}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{RESERVED2}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2}

Reserved Address offset\+: 0x3C 

Definition at line \textbf{ 738} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{RESERVED3}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved Address offset\+: 0x58 

Definition at line \textbf{ 745} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a64a95891ad3e904dd5548112539c1c98}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{SCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SCR}

RTC Status Clear register, Address offset\+: 0x5C 

Definition at line \textbf{ 746} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a2372c05a6c5508e0a9adada793f68b4f}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SHIFTR@{SHIFTR}}
\index{SHIFTR@{SHIFTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{SHIFTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SHIFTR}

RTC shift control register, Address offset\+: 0x2C 

Definition at line \textbf{ 734} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

RTC Status register, Address offset\+: 0x50 

Definition at line \textbf{ 743} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a8a868e5e76b52ced04c536be3dee08ec}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SSR@{SSR}}
\index{SSR@{SSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{SSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SSR}

RTC sub second register, Address offset\+: 0x08 

Definition at line \textbf{ 725} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a63d179b7a36a715dce7203858d3be132}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TR@{TR}}
\index{TR@{TR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{TR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TR}

RTC time register, Address offset\+: 0x00 

Definition at line \textbf{ 723} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_abeb6fb580a8fd128182aa9ba2738ac2c}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSDR@{TSDR}}
\index{TSDR@{TSDR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{TSDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TSDR}

RTC time stamp date register, Address offset\+: 0x34 

Definition at line \textbf{ 736} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a1d6c2bc4c067d6a64ef30d16a5925796}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSSSR@{TSSSR}}
\index{TSSSR@{TSSSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{TSSSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TSSSR}

RTC time-\/stamp sub second register, Address offset\+: 0x38 

Definition at line \textbf{ 737} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a042059c8b4168681d6aecf30211dd7b8}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSTR@{TSTR}}
\index{TSTR@{TSTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{TSTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TSTR}

RTC time stamp time register, Address offset\+: 0x30 

Definition at line \textbf{ 735} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_a6204786b050eb135fabb15784698e86e}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!WPR@{WPR}}
\index{WPR@{WPR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{WPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t WPR}

RTC write protection register, Address offset\+: 0x24 

Definition at line \textbf{ 732} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_r_t_c___type_def_ac5b3c8be61045a304d3076d4714d29f2}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!WUTR@{WUTR}}
\index{WUTR@{WUTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{WUTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t WUTR}

RTC wakeup timer register, Address offset\+: 0x14 

Definition at line \textbf{ 728} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
