Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 8CB40A4B5DA
	for <lists+qemu-devel@lfdr.de>; Mon,  3 Mar 2025 02:48:58 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1toutx-00039T-Q0; Sun, 02 Mar 2025 20:47:25 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <gaosong@loongson.cn>)
 id 1toutu-00039B-75
 for qemu-devel@nongnu.org; Sun, 02 Mar 2025 20:47:22 -0500
Received: from mail.loongson.cn ([114.242.206.163])
 by eggs.gnu.org with esmtp (Exim 4.90_1)
 (envelope-from <gaosong@loongson.cn>) id 1toutq-0004zh-Ap
 for qemu-devel@nongnu.org; Sun, 02 Mar 2025 20:47:21 -0500
Received: from loongson.cn (unknown [10.20.42.239])
 by gateway (Coremail) with SMTP id _____8AxjmsaCsVnO6yIAA--.36680S3;
 Mon, 03 Mar 2025 09:47:06 +0800 (CST)
Received: from [10.20.42.239] (unknown [10.20.42.239])
 by front1 (Coremail) with SMTP id qMiowMBxb8cXCsVn860yAA--.57242S3;
 Mon, 03 Mar 2025 09:47:05 +0800 (CST)
Subject: Re: [PATCH v5 2/2] target/loongarch: check tlb_ps
To: bibo mao <maobibo@loongson.cn>, qemu-devel@nongnu.org,
 peter.maydell@linaro.org
Cc: richard.henderson@linaro.org, yangxiaojuan@loongson.cn,
 wangliupu@loongson.cn
References: <20250228090659.2434568-1-gaosong@loongson.cn>
 <20250228090659.2434568-3-gaosong@loongson.cn>
 <f47a50ad-3635-3b61-1401-d9791a06594c@loongson.cn>
From: gaosong <gaosong@loongson.cn>
Message-ID: <1b73d93b-856c-34ae-c0d5-45c509b1ab63@loongson.cn>
Date: Mon, 3 Mar 2025 09:49:21 +0800
User-Agent: Mozilla/5.0 (X11; Linux loongarch64; rv:68.0) Gecko/20100101
 Thunderbird/68.7.0
MIME-Version: 1.0
In-Reply-To: <f47a50ad-3635-3b61-1401-d9791a06594c@loongson.cn>
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
Content-Language: en-US
X-CM-TRANSID: qMiowMBxb8cXCsVn860yAA--.57242S3
X-CM-SenderInfo: 5jdr20tqj6z05rqj20fqof0/
X-Coremail-Antispam: 1Uk129KBj9fXoW3ZryxGFW3ur4kuryUXryDtwc_yoW8Jr4rZo
 WUKr1rJr45Jr4Ygr1DAwn8Xw15JFyUJrs7Kry8u343JF10yr1UJ34rJryYy3y7Gr18Gr1U
 JF1UJa4UAFy7Ary3l-sFpf9Il3svdjkaLaAFLSUrUUUUUb8apTn2vfkv8UJUUUU8wcxFpf
 9Il3svdxBIdaVrn0xqx4xG64xvF2IEw4CE5I8CrVC2j2Jv73VFW2AGmfu7bjvjm3AaLaJ3
 UjIYCTnIWjp_UUUYx7kC6x804xWl14x267AKxVWUJVW8JwAFc2x0x2IEx4CE42xK8VAvwI
 8IcIk0rVWrJVCq3wAFIxvE14AKwVWUGVWUXwA2ocxC64kIII0Yj41l84x0c7CEw4AK67xG
 Y2AK021l84ACjcxK6xIIjxv20xvE14v26r1j6r1xM28EF7xvwVC0I7IYx2IY6xkF7I0E14
 v26r1j6r4UM28EF7xvwVC2z280aVAFwI0_Gr1j6F4UJwA2z4x0Y4vEx4A2jsIEc7CjxVAF
 wI0_Gr1j6F4UJwAS0I0E0xvYzxvE52x082IY62kv0487Mc804VCY07AIYIkI8VC2zVCFFI
 0UMc02F40EFcxC0VAKzVAqx4xG6I80ewAv7VC0I7IYx2IY67AKxVWUJVWUGwAv7VC2z280
 aVAFwI0_Jr0_Gr1lOx8S6xCaFVCjc4AY6r1j6r4UM4x0Y48IcVAKI48JMxk0xIA0c2IEe2
 xFo4CEbIxvr21l42xK82IYc2Ij64vIr41l4I8I3I0E4IkC6x0Yz7v_Jr0_Gr1lx2IqxVAq
 x4xG67AKxVWUJVWUGwC20s026x8GjcxK67AKxVWUGVWUWwC2zVAF1VAY17CE14v26r126r
 1DMIIYrxkI7VAKI48JMIIF0xvE2Ix0cI8IcVAFwI0_Jr0_JF4lIxAIcVC0I7IYx2IY6xkF
 7I0E14v26r1j6r4UMIIF0xvE42xK8VAvwI8IcIk0rVWUJVWUCwCI42IY6I8E87Iv67AKxV
 WUJVW8JwCI42IY6I8E87Iv6xkF7I0E14v26r1j6r4UYxBIdaVFxhVjvjDU0xZFpf9x07j8
 yCJUUUUU=
Received-SPF: pass client-ip=114.242.206.163; envelope-from=gaosong@loongson.cn;
 helo=mail.loongson.cn
X-Spam_score_int: -44
X-Spam_score: -4.5
X-Spam_bar: ----
X-Spam_report: (-4.5 / 5.0 requ) BAYES_00=-1.9, NICE_REPLY_A=-2.589,
 RCVD_IN_VALIDITY_CERTIFIED_BLOCKED=0.001, RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

在 2025/3/1 下午3:40, bibo mao 写道:
>
>
> On 2025/2/28 下午5:06, Song Gao wrote:
>> For LoongArch th min tlb_ps is 12(4KB), for TLB code,
>> the tlb_ps may be 0,this may case UndefinedBehavior
>> Add a check-tlb_ps fuction to check tlb_ps,
>> to make sure the tlb_ps is avalablie. we check tlb_ps
>> when get the tlb_ps from tlb->misc or CSR bits.
>> 1. cpu reset
>>     set CSR_PWCL.PTBASE and CSR_STLBPS.PS bits a default value
>>     from CSR_PRCFG2;
>> 2. tlb instructions.
>>     some tlb instructions get  the tlb_ps from tlb->misc but the
>>     value may  has been initialized to 0. we need just check the tlb_ps
>>     skip the function and write a guest log.
>> 3. csrwr instructions.
>>     to make sure CSR_PWCL.PTBASE and CSR_STLBPS.PS bits are avalable,
>>     cheke theses bits and set a default value from CSR_PRCFG2.
>>
>> Signed-off-by: Song Gao <gaosong@loongson.cn>
>> ---
>>   target/loongarch/cpu.c                        | 10 ++--
>>   target/loongarch/cpu_helper.c                 |  8 +++-
>>   target/loongarch/helper.h                     |  1 +
>>   target/loongarch/internals.h                  |  2 +
>>   target/loongarch/tcg/csr_helper.c             | 30 +++++++++++-
>>   .../tcg/insn_trans/trans_privileged.c.inc     |  1 +
>>   target/loongarch/tcg/tlb_helper.c             | 46 ++++++++++++++++++-
>>   7 files changed, 90 insertions(+), 8 deletions(-)
>>
>> diff --git a/target/loongarch/cpu.c b/target/loongarch/cpu.c
>> index e91f4a5239..162a227d52 100644
>> --- a/target/loongarch/cpu.c
>> +++ b/target/loongarch/cpu.c
>> @@ -585,13 +585,17 @@ static void loongarch_cpu_reset_hold(Object 
>> *obj, ResetType type)
>>        */
>>       env->CSR_PGDH = 0;
>>       env->CSR_PGDL = 0;
>> -    env->CSR_PWCL = 0;
>>       env->CSR_PWCH = 0;
>> -    env->CSR_STLBPS = 0;
>>       env->CSR_EENTRY = 0;
>>       env->CSR_TLBRENTRY = 0;
>>       env->CSR_MERRENTRY = 0;
>> -
>> +    /* set CSR_PWCL.PTBASE and CSR_STLBPS.PS bits from CSR_PRCFG2 */
>> +    if (env->CSR_PRCFG2 == 0) {
>> +        env->CSR_PRCFG2 =0x3fffff000;
>> +    }
>> +    int tlb_ps = clz32(env->CSR_PRCFG2);
> Could you please put variable declaration "int tlb_ps" to header of 
> function?
>
Yes,
>> diff --git a/target/loongarch/helper.h b/target/loongarch/helper.h
>> index 943517b5f2..1d5cb0198c 100644
>> --- a/target/loongarch/helper.h
>> +++ b/target/loongarch/helper.h
>> @@ -100,6 +100,7 @@ DEF_HELPER_1(rdtime_d, i64, env)
>>   DEF_HELPER_1(csrrd_pgd, i64, env)
>>   DEF_HELPER_1(csrrd_cpuid, i64, env)
>>   DEF_HELPER_1(csrrd_tval, i64, env)
>> +DEF_HELPER_2(csrwr_stlbps, i64, env, tl)
>>   DEF_HELPER_2(csrwr_estat, i64, env, tl)
>>   DEF_HELPER_2(csrwr_asid, i64, env, tl)
>>   DEF_HELPER_2(csrwr_tcfg, i64, env, tl)
>> diff --git a/target/loongarch/internals.h b/target/loongarch/internals.h
>> index 7b254c5f49..1cd959a766 100644
>> --- a/target/loongarch/internals.h
>> +++ b/target/loongarch/internals.h
>> @@ -43,6 +43,8 @@ enum {
>>       TLBRET_PE = 7,
>>   };
>>   +bool check_ps(CPULoongArchState *ent, int ps);
>> +
>>   extern const VMStateDescription vmstate_loongarch_cpu;
>>     void loongarch_cpu_set_irq(void *opaque, int irq, int level);
>> diff --git a/target/loongarch/tcg/csr_helper.c 
>> b/target/loongarch/tcg/csr_helper.c
>> index 6c95be9910..1c8a234b16 100644
>> --- a/target/loongarch/tcg/csr_helper.c
>> +++ b/target/loongarch/tcg/csr_helper.c
>> @@ -17,6 +17,27 @@
>>   #include "hw/irq.h"
>>   #include "cpu-csr.h"
>>   +
>> +
>> +target_ulong helper_csrwr_stlbps(CPULoongArchState *env, 
>> target_ulong val)
>> +{
>> +    int64_t old_v = env->CSR_STLBPS;
>> +    uint8_t default_ps = ctz32(env->CSR_PRCFG2);
>> +
>> +    /*
>> +     * The real hardware only supports the min tlb_ps is 12
>> +     * tlb_ps=0 may cause undefined-behavior.
>> +     */
>> +    uint8_t tlb_ps = FIELD_EX64(env->CSR_STLBPS, CSR_STLBPS, PS);
>> +    if (!check_ps(env, tlb_ps)) {
>> +        qemu_log_mask(LOG_GUEST_ERROR,
>> +                      "Attempted set ps %d\n",tlb_ps);
>> +        val = FIELD_DP64(val, CSR_STLBPS, PS, default_ps);
>> +    }
>> +    env->CSR_STLBPS = val;
>> +    return old_v;
>> +}
>> +
>>   target_ulong helper_csrrd_pgd(CPULoongArchState *env)
>>   {
>>       int64_t v;
>> @@ -99,19 +120,26 @@ target_ulong 
>> helper_csrwr_ticlr(CPULoongArchState *env, target_ulong val)
>>     target_ulong helper_csrwr_pwcl(CPULoongArchState *env, 
>> target_ulong val)
>>   {
>> -    int shift;
>> +    int shift, ptbase;
>>       int64_t old_v = env->CSR_PWCL;
>> +    uint8_t default_ps = ctz32(env->CSR_PRCFG2);
>>         /*
>>        * The real hardware only supports 64bit PTE width now, 128bit 
>> or others
>>        * treated as illegal.
>>        */
>>       shift = FIELD_EX64(val, CSR_PWCL, PTEWIDTH);
>> +    ptbase = FIELD_EX64(val, CSR_PWCL, PTBASE);
>>       if (shift) {
>>           qemu_log_mask(LOG_GUEST_ERROR,
>>                         "Attempted set pte width with %d bit\n", 64 
>> << shift);
>>           val = FIELD_DP64(val, CSR_PWCL, PTEWIDTH, 0);
>>       }
>> +    if (!check_ps(env, ptbase)) {
>> +         qemu_log_mask(LOG_GUEST_ERROR,
>> +                      "Attrmpted set ptbase 2^%d\n", ptbase);
>> +         val = FIELD_DP64(val, CSR_PWCL, PTBASE, default_ps);
>> +    }
>>         env->CSR_PWCL = val;
>>       return old_v;
>> diff --git a/target/loongarch/tcg/insn_trans/trans_privileged.c.inc 
>> b/target/loongarch/tcg/insn_trans/trans_privileged.c.inc
>> index 3afa23af79..ecbfe23b63 100644
>> --- a/target/loongarch/tcg/insn_trans/trans_privileged.c.inc
>> +++ b/target/loongarch/tcg/insn_trans/trans_privileged.c.inc
>> @@ -74,6 +74,7 @@ static bool set_csr_trans_func(unsigned int 
>> csr_num, GenCSRRead readfn,
>>     void loongarch_csr_translate_init(void)
>>   {
>> +    SET_CSR_FUNC(STLBPS, NULL, gen_helper_csrwr_stlbps);
>>       SET_CSR_FUNC(ESTAT, NULL, gen_helper_csrwr_estat);
>>       SET_CSR_FUNC(ASID,  NULL, gen_helper_csrwr_asid);
>>       SET_CSR_FUNC(PGD,   gen_helper_csrrd_pgd, NULL);
>> diff --git a/target/loongarch/tcg/tlb_helper.c 
>> b/target/loongarch/tcg/tlb_helper.c
>> index 1c603b2903..27f0653a5a 100644
>> --- a/target/loongarch/tcg/tlb_helper.c
>> +++ b/target/loongarch/tcg/tlb_helper.c
>> @@ -18,6 +18,14 @@
>>   #include "exec/log.h"
>>   #include "cpu-csr.h"
>>   +bool check_ps(CPULoongArchState *env, int tlb_ps)
>> +{
>> +     if(tlb_ps > 64){
> Space key is missing here.
>> +         return false;
>> +     }
>> +     return BIT_ULL(tlb_ps) && (env->CSR_PRCFG2);
> Is it BIT_ULL(tlb_ps) & (env->CSR_PRCFG2) rather than && ?
Yes.
>
>> +}
>> +
>>   void get_dir_base_width(CPULoongArchState *env, uint64_t *dir_base,
>>                                  uint64_t *dir_width, target_ulong 
>> level)
>>   {
>> @@ -123,12 +131,21 @@ static void 
>> invalidate_tlb_entry(CPULoongArchState *env, int index)
>>       uint8_t tlb_v0 = FIELD_EX64(tlb->tlb_entry0, TLBENTRY, V);
>>       uint8_t tlb_v1 = FIELD_EX64(tlb->tlb_entry1, TLBENTRY, V);
>>       uint64_t tlb_vppn = FIELD_EX64(tlb->tlb_misc, TLB_MISC, VPPN);
>> +    uint8_t tlb_e = FIELD_EX64(tlb->tlb_misc, TLB_MISC, E);
>> +
>> +    if (!tlb_e){
>> +        return;
>> +    }
>>         if (index >= LOONGARCH_STLB) {
>>           tlb_ps = FIELD_EX64(tlb->tlb_misc, TLB_MISC, PS);
>>       } else {
>>           tlb_ps = FIELD_EX64(env->CSR_STLBPS, CSR_STLBPS, PS);
>>       }
>> +    if (!check_ps(env,tlb_ps)) {
>> +        qemu_log_mask(LOG_GUEST_ERROR, "tlb_ps %d is illegal\n", 
>> tlb_ps);
>> +        return;
>> +    }
>>       pagesize = MAKE_64BIT_MASK(tlb_ps, 1);
>>       mask = MAKE_64BIT_MASK(0, tlb_ps + 1);
>>   @@ -187,8 +204,10 @@ static void fill_tlb_entry(CPULoongArchState 
>> *env, int index)
>>           lo1 = env->CSR_TLBELO1;
>>       }
>>   -    if (csr_ps == 0) {
>> -        qemu_log_mask(CPU_LOG_MMU, "page size is 0\n");
>> +    /*check csr_ps */
>> +    if (!check_ps(env, csr_ps)) {
>> +        qemu_log_mask(LOG_GUEST_ERROR, "csr_ps %d is illegal\n", 
>> csr_ps);
>> +        return;
>>       }
>>         /* Only MTLB has the ps fields */
>> @@ -249,6 +268,10 @@ void helper_tlbrd(CPULoongArchState *env)
>>       }
>>       tlb_e = FIELD_EX64(tlb->tlb_misc, TLB_MISC, E);
>>   +    if (!check_ps(env, tlb_ps)) {
>> +        qemu_log_mask(LOG_GUEST_ERROR, "tlb_ps %d is illegal\n", 
>> tlb_ps);
>> +        return;
>> +    }
> Why add check_ps() here? I think it should be added only in TLB 
> adding, not necessary in tlb invalid and search funciton.
>
Agreed
>>       if (!tlb_e) {
>>           /* Invalid TLB entry */
>>           env->CSR_TLBIDX = FIELD_DP64(env->CSR_TLBIDX, CSR_TLBIDX, 
>> NE, 1);
>> @@ -298,7 +321,16 @@ void helper_tlbfill(CPULoongArchState *env)
>>           pagesize = FIELD_EX64(env->CSR_TLBIDX, CSR_TLBIDX, PS);
>>       }
>>   +    if (!check_ps(env, pagesize)) {
>> +        qemu_log_mask(LOG_GUEST_ERROR, "pagesize %d is illegal\n", 
>> pagesize);
>> +        return;
>> +    }
>> +
>>       stlb_ps = FIELD_EX64(env->CSR_STLBPS, CSR_STLBPS, PS);
>> +    if (!check_ps(env, stlb_ps)) {
>> +        qemu_log_mask(LOG_GUEST_ERROR, "stlb_ps %d is illegal\n", 
>> stlb_ps);
>> +        return;
>> +    }
>>         if (pagesize == stlb_ps) {
>>           /* Only write into STLB bits [47:13] */
>> @@ -437,6 +469,10 @@ void helper_invtlb_page_asid(CPULoongArchState 
>> *env, target_ulong info,
>>           } else {
>>               tlb_ps = FIELD_EX64(env->CSR_STLBPS, CSR_STLBPS, PS);
>>           }
>> +        if (!check_ps(env, tlb_ps)) {
>> +            qemu_log_mask(LOG_GUEST_ERROR, "tlb_ps %d is illegal\n", 
>> tlb_ps);
>> +            return;
>> +        }
> Do we need adding check_ps() in function helper_invtlb_page_asid()?
> Since CSR_STLBPS cannot be changed dynamically when mmu is on.
>
Got it ,thanks for you review.

thanks.
Song Gao
> Regards
> Bibo Mao
>
>>           tlb_vppn = FIELD_EX64(tlb->tlb_misc, TLB_MISC, VPPN);
>>           vpn = (addr & TARGET_VIRT_MASK) >> (tlb_ps + 1);
>>           compare_shift = tlb_ps + 1 - R_TLB_MISC_VPPN_SHIFT;
>> @@ -470,6 +506,12 @@ void 
>> helper_invtlb_page_asid_or_g(CPULoongArchState *env,
>>           } else {
>>               tlb_ps = FIELD_EX64(env->CSR_STLBPS, CSR_STLBPS, PS);
>>           }
>> +        if (!check_ps(env, tlb_ps)) {
>> +            qemu_log_mask(LOG_GUEST_ERROR, "tlb_ps %d is illegal\n", 
>> tlb_ps);
>> +            return;
>> +        }
>> +
>> +
>>           tlb_vppn = FIELD_EX64(tlb->tlb_misc, TLB_MISC, VPPN);
>>           vpn = (addr & TARGET_VIRT_MASK) >> (tlb_ps + 1);
>>           compare_shift = tlb_ps + 1 - R_TLB_MISC_VPPN_SHIFT;
>>


