
Pend_Invert.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000054fc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004054fc  004054fc  000154fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20000000  00405504  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000bc  200009c8  00405ecc  000209c8  2**2
                  ALLOC
  4 .stack        00003004  20000a84  00405f88  000209c8  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209f6  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000f282  00000000  00000000  00020a4f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000024b0  00000000  00000000  0002fcd1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003150  00000000  00000000  00032181  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000007a8  00000000  00000000  000352d1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000006f8  00000000  00000000  00035a79  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001084a  00000000  00000000  00036171  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009da7  00000000  00000000  000469bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00043b9d  00000000  00000000  00050762  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001b4c  00000000  00000000  00094300  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	88 3a 00 20 31 05 40 00 2d 05 40 00 2d 05 40 00     .:. 1.@.-.@.-.@.
  400010:	2d 05 40 00 2d 05 40 00 2d 05 40 00 00 00 00 00     -.@.-.@.-.@.....
	...
  40002c:	2d 05 40 00 2d 05 40 00 00 00 00 00 2d 05 40 00     -.@.-.@.....-.@.
  40003c:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.
  40004c:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.
  40005c:	2d 05 40 00 79 07 40 00 2d 05 40 00 2d 05 40 00     -.@.y.@.-.@.-.@.
  40006c:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.
  40007c:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.
  40008c:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.
  40009c:	0d 08 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     ..@.-.@.-.@.-.@.
  4000ac:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.
  4000bc:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.
  4000cc:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.
  4000dc:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.
  4000ec:	2d 05 40 00 2d 05 40 00 2d 05 40 00 2d 05 40 00     -.@.-.@.-.@.-.@.

004000fc <__do_global_dtors_aux>:
  4000fc:	b510      	push	{r4, lr}
  4000fe:	4c05      	ldr	r4, [pc, #20]	; (400114 <__do_global_dtors_aux+0x18>)
  400100:	7823      	ldrb	r3, [r4, #0]
  400102:	b933      	cbnz	r3, 400112 <__do_global_dtors_aux+0x16>
  400104:	4b04      	ldr	r3, [pc, #16]	; (400118 <__do_global_dtors_aux+0x1c>)
  400106:	b113      	cbz	r3, 40010e <__do_global_dtors_aux+0x12>
  400108:	4804      	ldr	r0, [pc, #16]	; (40011c <__do_global_dtors_aux+0x20>)
  40010a:	f3af 8000 	nop.w
  40010e:	2301      	movs	r3, #1
  400110:	7023      	strb	r3, [r4, #0]
  400112:	bd10      	pop	{r4, pc}
  400114:	200009c8 	.word	0x200009c8
  400118:	00000000 	.word	0x00000000
  40011c:	00405504 	.word	0x00405504

00400120 <frame_dummy>:
  400120:	4b0c      	ldr	r3, [pc, #48]	; (400154 <frame_dummy+0x34>)
  400122:	b143      	cbz	r3, 400136 <frame_dummy+0x16>
  400124:	480c      	ldr	r0, [pc, #48]	; (400158 <frame_dummy+0x38>)
  400126:	490d      	ldr	r1, [pc, #52]	; (40015c <frame_dummy+0x3c>)
  400128:	b510      	push	{r4, lr}
  40012a:	f3af 8000 	nop.w
  40012e:	480c      	ldr	r0, [pc, #48]	; (400160 <frame_dummy+0x40>)
  400130:	6803      	ldr	r3, [r0, #0]
  400132:	b923      	cbnz	r3, 40013e <frame_dummy+0x1e>
  400134:	bd10      	pop	{r4, pc}
  400136:	480a      	ldr	r0, [pc, #40]	; (400160 <frame_dummy+0x40>)
  400138:	6803      	ldr	r3, [r0, #0]
  40013a:	b933      	cbnz	r3, 40014a <frame_dummy+0x2a>
  40013c:	4770      	bx	lr
  40013e:	4b09      	ldr	r3, [pc, #36]	; (400164 <frame_dummy+0x44>)
  400140:	2b00      	cmp	r3, #0
  400142:	d0f7      	beq.n	400134 <frame_dummy+0x14>
  400144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400148:	4718      	bx	r3
  40014a:	4b06      	ldr	r3, [pc, #24]	; (400164 <frame_dummy+0x44>)
  40014c:	2b00      	cmp	r3, #0
  40014e:	d0f5      	beq.n	40013c <frame_dummy+0x1c>
  400150:	4718      	bx	r3
  400152:	bf00      	nop
  400154:	00000000 	.word	0x00000000
  400158:	00405504 	.word	0x00405504
  40015c:	200009cc 	.word	0x200009cc
  400160:	00405504 	.word	0x00405504
  400164:	00000000 	.word	0x00000000

00400168 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400168:	6943      	ldr	r3, [r0, #20]
  40016a:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40016e:	bf1d      	ittte	ne
  400170:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400174:	61c1      	strne	r1, [r0, #28]
	return 0;
  400176:	2000      	movne	r0, #0
		return 1;
  400178:	2001      	moveq	r0, #1
}
  40017a:	4770      	bx	lr

0040017c <usart_serial_write_packet>:
 *
 */
status_code_t usart_serial_write_packet(usart_if usart, const uint8_t *data,
		size_t len)
{
	while (len) {
  40017c:	b362      	cbz	r2, 4001d8 <usart_serial_write_packet+0x5c>
{
  40017e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400182:	4693      	mov	fp, r2
  400184:	4607      	mov	r7, r0
  400186:	460e      	mov	r6, r1
  400188:	448b      	add	fp, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40018a:	f8df 8058 	ldr.w	r8, [pc, #88]	; 4001e4 <usart_serial_write_packet+0x68>
		while (uart_write((Uart*)p_usart, c)!=0);
  40018e:	4d13      	ldr	r5, [pc, #76]	; (4001dc <usart_serial_write_packet+0x60>)
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400190:	f8df 9054 	ldr.w	r9, [pc, #84]	; 4001e8 <usart_serial_write_packet+0x6c>
  400194:	e006      	b.n	4001a4 <usart_serial_write_packet+0x28>
		while (uart_write((Uart*)p_usart, c)!=0);
  400196:	4621      	mov	r1, r4
  400198:	4640      	mov	r0, r8
  40019a:	47a8      	blx	r5
  40019c:	2800      	cmp	r0, #0
  40019e:	d1fa      	bne.n	400196 <usart_serial_write_packet+0x1a>
	while (len) {
  4001a0:	45b3      	cmp	fp, r6
  4001a2:	d016      	beq.n	4001d2 <usart_serial_write_packet+0x56>
		usart_serial_putchar(usart, *data);
  4001a4:	f816 4b01 	ldrb.w	r4, [r6], #1
	if (UART0 == (Uart*)p_usart) {
  4001a8:	4547      	cmp	r7, r8
  4001aa:	d0f4      	beq.n	400196 <usart_serial_write_packet+0x1a>
	if (UART1 == (Uart*)p_usart) {
  4001ac:	454f      	cmp	r7, r9
  4001ae:	d00a      	beq.n	4001c6 <usart_serial_write_packet+0x4a>
# endif
#endif /* ifdef UART */


#ifdef USART
	if (USART == p_usart) {
  4001b0:	4b0b      	ldr	r3, [pc, #44]	; (4001e0 <usart_serial_write_packet+0x64>)
  4001b2:	429f      	cmp	r7, r3
  4001b4:	d1f4      	bne.n	4001a0 <usart_serial_write_packet+0x24>
		while (usart_write(p_usart, c)!=0);
  4001b6:	f8df a034 	ldr.w	sl, [pc, #52]	; 4001ec <usart_serial_write_packet+0x70>
  4001ba:	4621      	mov	r1, r4
  4001bc:	4808      	ldr	r0, [pc, #32]	; (4001e0 <usart_serial_write_packet+0x64>)
  4001be:	47d0      	blx	sl
  4001c0:	2800      	cmp	r0, #0
  4001c2:	d1fa      	bne.n	4001ba <usart_serial_write_packet+0x3e>
  4001c4:	e7ec      	b.n	4001a0 <usart_serial_write_packet+0x24>
		while (uart_write((Uart*)p_usart, c)!=0);
  4001c6:	4621      	mov	r1, r4
  4001c8:	4648      	mov	r0, r9
  4001ca:	47a8      	blx	r5
  4001cc:	2800      	cmp	r0, #0
  4001ce:	d1fa      	bne.n	4001c6 <usart_serial_write_packet+0x4a>
  4001d0:	e7e6      	b.n	4001a0 <usart_serial_write_packet+0x24>
		len--;
		data++;
	}
	return STATUS_OK;
}
  4001d2:	2000      	movs	r0, #0
  4001d4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4001d8:	2000      	movs	r0, #0
  4001da:	4770      	bx	lr
  4001dc:	0040033f 	.word	0x0040033f
  4001e0:	40024000 	.word	0x40024000
  4001e4:	400e0600 	.word	0x400e0600
  4001e8:	400e0800 	.word	0x400e0800
  4001ec:	00400169 	.word	0x00400169

004001f0 <rtc_set_hour_mode>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
	if (ul_mode) {
  4001f0:	b921      	cbnz	r1, 4001fc <rtc_set_hour_mode+0xc>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001f2:	6843      	ldr	r3, [r0, #4]
  4001f4:	f023 0301 	bic.w	r3, r3, #1
  4001f8:	6043      	str	r3, [r0, #4]
  4001fa:	4770      	bx	lr
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001fc:	6843      	ldr	r3, [r0, #4]
  4001fe:	f043 0301 	orr.w	r3, r3, #1
  400202:	6043      	str	r3, [r0, #4]
  400204:	4770      	bx	lr

00400206 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  400206:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  400208:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  40020a:	6884      	ldr	r4, [r0, #8]
  40020c:	42a5      	cmp	r5, r4
  40020e:	d003      	beq.n	400218 <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  400210:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  400212:	6884      	ldr	r4, [r0, #8]
  400214:	42ac      	cmp	r4, r5
  400216:	d1fb      	bne.n	400210 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  400218:	b161      	cbz	r1, 400234 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40021a:	f3c4 5001 	ubfx	r0, r4, #20, #2
  40021e:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  400222:	f3c4 4003 	ubfx	r0, r4, #16, #4
  400226:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  40022a:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  40022e:	bf18      	it	ne
  400230:	300c      	addne	r0, #12
  400232:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  400234:	b142      	cbz	r2, 400248 <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  400236:	f3c4 3102 	ubfx	r1, r4, #12, #3
  40023a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40023e:	f3c4 2003 	ubfx	r0, r4, #8, #4
  400242:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  400246:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  400248:	b143      	cbz	r3, 40025c <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40024a:	f3c4 1202 	ubfx	r2, r4, #4, #3
  40024e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  400252:	f004 040f 	and.w	r4, r4, #15
  400256:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40025a:	601c      	str	r4, [r3, #0]
	}
}
  40025c:	bc30      	pop	{r4, r5}
  40025e:	4770      	bx	lr

00400260 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400260:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400262:	0189      	lsls	r1, r1, #6
  400264:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400266:	2402      	movs	r4, #2
  400268:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40026a:	f04f 31ff 	mov.w	r1, #4294967295
  40026e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400270:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400272:	605a      	str	r2, [r3, #4]
}
  400274:	f85d 4b04 	ldr.w	r4, [sp], #4
  400278:	4770      	bx	lr

0040027a <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40027a:	0189      	lsls	r1, r1, #6
  40027c:	2305      	movs	r3, #5
  40027e:	5043      	str	r3, [r0, r1]
  400280:	4770      	bx	lr

00400282 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400282:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400286:	61ca      	str	r2, [r1, #28]
  400288:	4770      	bx	lr

0040028a <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40028a:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  40028e:	624a      	str	r2, [r1, #36]	; 0x24
  400290:	4770      	bx	lr

00400292 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400292:	b4f0      	push	{r4, r5, r6, r7}
  400294:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400296:	2402      	movs	r4, #2
  400298:	9401      	str	r4, [sp, #4]
  40029a:	2408      	movs	r4, #8
  40029c:	9402      	str	r4, [sp, #8]
  40029e:	2420      	movs	r4, #32
  4002a0:	9403      	str	r4, [sp, #12]
  4002a2:	2480      	movs	r4, #128	; 0x80
  4002a4:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4002a6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4002a8:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4002aa:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4002ac:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4002b0:	d814      	bhi.n	4002dc <tc_find_mck_divisor+0x4a>
  4002b2:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4002b4:	42a0      	cmp	r0, r4
  4002b6:	d217      	bcs.n	4002e8 <tc_find_mck_divisor+0x56>
  4002b8:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4002ba:	af01      	add	r7, sp, #4
  4002bc:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  4002c0:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  4002c4:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  4002c6:	4284      	cmp	r4, r0
  4002c8:	d30a      	bcc.n	4002e0 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  4002ca:	4286      	cmp	r6, r0
  4002cc:	d90d      	bls.n	4002ea <tc_find_mck_divisor+0x58>
			ul_index++) {
  4002ce:	3501      	adds	r5, #1
	for (ul_index = 0;
  4002d0:	2d05      	cmp	r5, #5
  4002d2:	d1f3      	bne.n	4002bc <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  4002d4:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  4002d6:	b006      	add	sp, #24
  4002d8:	bcf0      	pop	{r4, r5, r6, r7}
  4002da:	4770      	bx	lr
			return 0;
  4002dc:	2000      	movs	r0, #0
  4002de:	e7fa      	b.n	4002d6 <tc_find_mck_divisor+0x44>
  4002e0:	2000      	movs	r0, #0
  4002e2:	e7f8      	b.n	4002d6 <tc_find_mck_divisor+0x44>
	return 1;
  4002e4:	2001      	movs	r0, #1
  4002e6:	e7f6      	b.n	4002d6 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  4002e8:	2500      	movs	r5, #0
	if (p_uldiv) {
  4002ea:	b12a      	cbz	r2, 4002f8 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  4002ec:	a906      	add	r1, sp, #24
  4002ee:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4002f2:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4002f6:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  4002f8:	2b00      	cmp	r3, #0
  4002fa:	d0f3      	beq.n	4002e4 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  4002fc:	601d      	str	r5, [r3, #0]
	return 1;
  4002fe:	2001      	movs	r0, #1
  400300:	e7e9      	b.n	4002d6 <tc_find_mck_divisor+0x44>

00400302 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400302:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400304:	23ac      	movs	r3, #172	; 0xac
  400306:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400308:	680b      	ldr	r3, [r1, #0]
  40030a:	684a      	ldr	r2, [r1, #4]
  40030c:	fbb3 f3f2 	udiv	r3, r3, r2
  400310:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400312:	1e5c      	subs	r4, r3, #1
  400314:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400318:	4294      	cmp	r4, r2
  40031a:	d80c      	bhi.n	400336 <uart_init+0x34>
		return 1;

	p_uart->UART_BRGR = cd;
  40031c:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40031e:	688b      	ldr	r3, [r1, #8]
  400320:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400322:	f240 2302 	movw	r3, #514	; 0x202
  400326:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40032a:	2350      	movs	r3, #80	; 0x50
  40032c:	6003      	str	r3, [r0, #0]

	return 0;
  40032e:	2000      	movs	r0, #0
}
  400330:	f85d 4b04 	ldr.w	r4, [sp], #4
  400334:	4770      	bx	lr
		return 1;
  400336:	2001      	movs	r0, #1
  400338:	e7fa      	b.n	400330 <uart_init+0x2e>

0040033a <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  40033a:	6081      	str	r1, [r0, #8]
  40033c:	4770      	bx	lr

0040033e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40033e:	6943      	ldr	r3, [r0, #20]
  400340:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400344:	bf1a      	itte	ne
  400346:	61c1      	strne	r1, [r0, #28]
	return 0;
  400348:	2000      	movne	r0, #0
		return 1;
  40034a:	2001      	moveq	r0, #1
}
  40034c:	4770      	bx	lr
	...

00400350 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE
#endif

void sysclk_init(void)
{
  400350:	b510      	push	{r4, lr}
	uint32_t unique_id[32];
	uint32_t trim_value;
#endif

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400352:	480e      	ldr	r0, [pc, #56]	; (40038c <sysclk_init+0x3c>)
  400354:	4b0e      	ldr	r3, [pc, #56]	; (400390 <sysclk_init+0x40>)
  400356:	4798      	blx	r3
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400358:	2000      	movs	r0, #0
  40035a:	4b0e      	ldr	r3, [pc, #56]	; (400394 <sysclk_init+0x44>)
  40035c:	4798      	blx	r3
	case OSC_SLCK_32K_RC:
		return 1;

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40035e:	4c0e      	ldr	r4, [pc, #56]	; (400398 <sysclk_init+0x48>)
  400360:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400362:	2800      	cmp	r0, #0
  400364:	d0fc      	beq.n	400360 <sysclk_init+0x10>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400366:	4b0d      	ldr	r3, [pc, #52]	; (40039c <sysclk_init+0x4c>)
  400368:	4798      	blx	r3
		PMC->CKGR_PLLAR = p_cfg->ctrl;
  40036a:	4a0d      	ldr	r2, [pc, #52]	; (4003a0 <sysclk_init+0x50>)
  40036c:	4b0d      	ldr	r3, [pc, #52]	; (4003a4 <sysclk_init+0x54>)
  40036e:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400370:	4c0d      	ldr	r4, [pc, #52]	; (4003a8 <sysclk_init+0x58>)
  400372:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400374:	2800      	cmp	r0, #0
  400376:	d0fc      	beq.n	400372 <sysclk_init+0x22>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400378:	2000      	movs	r0, #0
  40037a:	4b0c      	ldr	r3, [pc, #48]	; (4003ac <sysclk_init+0x5c>)
  40037c:	4798      	blx	r3
	}
#endif
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40037e:	4b0c      	ldr	r3, [pc, #48]	; (4003b0 <sysclk_init+0x60>)
  400380:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400382:	480c      	ldr	r0, [pc, #48]	; (4003b4 <sysclk_init+0x64>)
  400384:	4b02      	ldr	r3, [pc, #8]	; (400390 <sysclk_init+0x40>)
  400386:	4798      	blx	r3
  400388:	bd10      	pop	{r4, pc}
  40038a:	bf00      	nop
  40038c:	02dc6c00 	.word	0x02dc6c00
  400390:	004006f5 	.word	0x004006f5
  400394:	00400499 	.word	0x00400499
  400398:	004004bd 	.word	0x004004bd
  40039c:	004004dd 	.word	0x004004dd
  4003a0:	05b83f01 	.word	0x05b83f01
  4003a4:	400e0400 	.word	0x400e0400
  4003a8:	004004e9 	.word	0x004004e9
  4003ac:	00400435 	.word	0x00400435
  4003b0:	0040060d 	.word	0x0040060d
  4003b4:	02dc8000 	.word	0x02dc8000

004003b8 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
  4003b8:	b510      	push	{r4, lr}

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  4003ba:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4003be:	4b1a      	ldr	r3, [pc, #104]	; (400428 <system_board_init+0x70>)
  4003c0:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4003c2:	200b      	movs	r0, #11
  4003c4:	4c19      	ldr	r4, [pc, #100]	; (40042c <system_board_init+0x74>)
  4003c6:	47a0      	blx	r4
  4003c8:	200c      	movs	r0, #12
  4003ca:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4003cc:	4b18      	ldr	r3, [pc, #96]	; (400430 <system_board_init+0x78>)
  4003ce:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  4003d2:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4003d4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4003d8:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4003da:	2204      	movs	r2, #4
  4003dc:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4003de:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4003e2:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4003e4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4003e8:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4003ea:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4003ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4003f0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4003f2:	f022 0204 	bic.w	r2, r2, #4
  4003f6:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4003f8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4003fa:	f022 0204 	bic.w	r2, r2, #4
  4003fe:	675a      	str	r2, [r3, #116]	; 0x74
		base->PIO_PUDR = mask;
  400400:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  400404:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400406:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  40040a:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  40040c:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40040e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400412:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400414:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400418:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  40041a:	6f59      	ldr	r1, [r3, #116]	; 0x74
  40041c:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400420:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400422:	605a      	str	r2, [r3, #4]
  400424:	bd10      	pop	{r4, pc}
  400426:	bf00      	nop
  400428:	400e1450 	.word	0x400e1450
  40042c:	004004f9 	.word	0x004004f9
  400430:	400e0e00 	.word	0x400e0e00

00400434 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400434:	4a17      	ldr	r2, [pc, #92]	; (400494 <pmc_switch_mck_to_pllack+0x60>)
  400436:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40043c:	4318      	orrs	r0, r3
  40043e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400440:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400442:	f013 0f08 	tst.w	r3, #8
  400446:	d10a      	bne.n	40045e <pmc_switch_mck_to_pllack+0x2a>
  400448:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40044c:	4911      	ldr	r1, [pc, #68]	; (400494 <pmc_switch_mck_to_pllack+0x60>)
  40044e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400450:	f012 0f08 	tst.w	r2, #8
  400454:	d103      	bne.n	40045e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400456:	3b01      	subs	r3, #1
  400458:	d1f9      	bne.n	40044e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40045a:	2001      	movs	r0, #1
  40045c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40045e:	4a0d      	ldr	r2, [pc, #52]	; (400494 <pmc_switch_mck_to_pllack+0x60>)
  400460:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400462:	f023 0303 	bic.w	r3, r3, #3
  400466:	f043 0302 	orr.w	r3, r3, #2
  40046a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40046c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40046e:	f013 0f08 	tst.w	r3, #8
  400472:	d10a      	bne.n	40048a <pmc_switch_mck_to_pllack+0x56>
  400474:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400478:	4906      	ldr	r1, [pc, #24]	; (400494 <pmc_switch_mck_to_pllack+0x60>)
  40047a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40047c:	f012 0f08 	tst.w	r2, #8
  400480:	d105      	bne.n	40048e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400482:	3b01      	subs	r3, #1
  400484:	d1f9      	bne.n	40047a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400486:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400488:	4770      	bx	lr
	return 0;
  40048a:	2000      	movs	r0, #0
  40048c:	4770      	bx	lr
  40048e:	2000      	movs	r0, #0
  400490:	4770      	bx	lr
  400492:	bf00      	nop
  400494:	400e0400 	.word	0x400e0400

00400498 <pmc_switch_sclk_to_32kxtal>:
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400498:	2801      	cmp	r0, #1
  40049a:	d003      	beq.n	4004a4 <pmc_switch_sclk_to_32kxtal+0xc>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40049c:	4a05      	ldr	r2, [pc, #20]	; (4004b4 <pmc_switch_sclk_to_32kxtal+0x1c>)
  40049e:	4b06      	ldr	r3, [pc, #24]	; (4004b8 <pmc_switch_sclk_to_32kxtal+0x20>)
  4004a0:	601a      	str	r2, [r3, #0]
  4004a2:	4770      	bx	lr
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4004a4:	4a04      	ldr	r2, [pc, #16]	; (4004b8 <pmc_switch_sclk_to_32kxtal+0x20>)
  4004a6:	6893      	ldr	r3, [r2, #8]
  4004a8:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4004ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4004b0:	6093      	str	r3, [r2, #8]
  4004b2:	e7f3      	b.n	40049c <pmc_switch_sclk_to_32kxtal+0x4>
  4004b4:	a5000008 	.word	0xa5000008
  4004b8:	400e1410 	.word	0x400e1410

004004bc <pmc_osc_is_ready_32kxtal>:
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4004bc:	4b05      	ldr	r3, [pc, #20]	; (4004d4 <pmc_osc_is_ready_32kxtal+0x18>)
  4004be:	695b      	ldr	r3, [r3, #20]
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4004c0:	f013 0f80 	tst.w	r3, #128	; 0x80
  4004c4:	bf1d      	ittte	ne
  4004c6:	4b04      	ldrne	r3, [pc, #16]	; (4004d8 <pmc_osc_is_ready_32kxtal+0x1c>)
  4004c8:	6e98      	ldrne	r0, [r3, #104]	; 0x68
  4004ca:	f3c0 10c0 	ubfxne	r0, r0, #7, #1
  4004ce:	2000      	moveq	r0, #0
}
  4004d0:	4770      	bx	lr
  4004d2:	bf00      	nop
  4004d4:	400e1410 	.word	0x400e1410
  4004d8:	400e0400 	.word	0x400e0400

004004dc <pmc_disable_pllack>:
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
  4004dc:	2200      	movs	r2, #0
  4004de:	4b01      	ldr	r3, [pc, #4]	; (4004e4 <pmc_disable_pllack+0x8>)
  4004e0:	629a      	str	r2, [r3, #40]	; 0x28
  4004e2:	4770      	bx	lr
  4004e4:	400e0400 	.word	0x400e0400

004004e8 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4004e8:	4b02      	ldr	r3, [pc, #8]	; (4004f4 <pmc_is_locked_pllack+0xc>)
  4004ea:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4004ec:	f000 0002 	and.w	r0, r0, #2
  4004f0:	4770      	bx	lr
  4004f2:	bf00      	nop
  4004f4:	400e0400 	.word	0x400e0400

004004f8 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4004f8:	282f      	cmp	r0, #47	; 0x2f
  4004fa:	d80e      	bhi.n	40051a <pmc_enable_periph_clk+0x22>
		return 1;
	}

	if (ul_id < 32) {
  4004fc:	281f      	cmp	r0, #31
  4004fe:	d80e      	bhi.n	40051e <pmc_enable_periph_clk+0x26>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400500:	4b09      	ldr	r3, [pc, #36]	; (400528 <pmc_enable_periph_clk+0x30>)
  400502:	699a      	ldr	r2, [r3, #24]
  400504:	2301      	movs	r3, #1
  400506:	4083      	lsls	r3, r0
  400508:	4393      	bics	r3, r2
  40050a:	d00a      	beq.n	400522 <pmc_enable_periph_clk+0x2a>
			PMC->PMC_PCER0 = 1 << ul_id;
  40050c:	2301      	movs	r3, #1
  40050e:	fa03 f000 	lsl.w	r0, r3, r0
  400512:	4b05      	ldr	r3, [pc, #20]	; (400528 <pmc_enable_periph_clk+0x30>)
  400514:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400516:	2000      	movs	r0, #0
  400518:	4770      	bx	lr
		return 1;
  40051a:	2001      	movs	r0, #1
  40051c:	4770      	bx	lr
	return 0;
  40051e:	2000      	movs	r0, #0
  400520:	4770      	bx	lr
  400522:	2000      	movs	r0, #0
}
  400524:	4770      	bx	lr
  400526:	bf00      	nop
  400528:	400e0400 	.word	0x400e0400

0040052c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40052c:	e7fe      	b.n	40052c <Dummy_Handler>
	...

00400530 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400530:	b500      	push	{lr}
  400532:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  400534:	4b2a      	ldr	r3, [pc, #168]	; (4005e0 <Reset_Handler+0xb0>)
  400536:	4a2b      	ldr	r2, [pc, #172]	; (4005e4 <Reset_Handler+0xb4>)
  400538:	429a      	cmp	r2, r3
  40053a:	d010      	beq.n	40055e <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  40053c:	4b2a      	ldr	r3, [pc, #168]	; (4005e8 <Reset_Handler+0xb8>)
  40053e:	4a28      	ldr	r2, [pc, #160]	; (4005e0 <Reset_Handler+0xb0>)
  400540:	429a      	cmp	r2, r3
  400542:	d20c      	bcs.n	40055e <Reset_Handler+0x2e>
  400544:	3b01      	subs	r3, #1
  400546:	1a9b      	subs	r3, r3, r2
  400548:	f023 0303 	bic.w	r3, r3, #3
  40054c:	3304      	adds	r3, #4
  40054e:	4413      	add	r3, r2
  400550:	4924      	ldr	r1, [pc, #144]	; (4005e4 <Reset_Handler+0xb4>)
			*pDest++ = *pSrc++;
  400552:	f851 0b04 	ldr.w	r0, [r1], #4
  400556:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  40055a:	429a      	cmp	r2, r3
  40055c:	d1f9      	bne.n	400552 <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40055e:	4b23      	ldr	r3, [pc, #140]	; (4005ec <Reset_Handler+0xbc>)
  400560:	4a23      	ldr	r2, [pc, #140]	; (4005f0 <Reset_Handler+0xc0>)
  400562:	429a      	cmp	r2, r3
  400564:	d20a      	bcs.n	40057c <Reset_Handler+0x4c>
  400566:	3b01      	subs	r3, #1
  400568:	1a9b      	subs	r3, r3, r2
  40056a:	f023 0303 	bic.w	r3, r3, #3
  40056e:	3304      	adds	r3, #4
  400570:	4413      	add	r3, r2
		*pDest++ = 0;
  400572:	2100      	movs	r1, #0
  400574:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400578:	4293      	cmp	r3, r2
  40057a:	d1fb      	bne.n	400574 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40057c:	4a1d      	ldr	r2, [pc, #116]	; (4005f4 <Reset_Handler+0xc4>)
  40057e:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
  400582:	4b1d      	ldr	r3, [pc, #116]	; (4005f8 <Reset_Handler+0xc8>)
  400584:	6099      	str	r1, [r3, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400586:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40058a:	fab3 f383 	clz	r3, r3
  40058e:	095b      	lsrs	r3, r3, #5
  400590:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400592:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400594:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400598:	2100      	movs	r1, #0
  40059a:	4b18      	ldr	r3, [pc, #96]	; (4005fc <Reset_Handler+0xcc>)
  40059c:	7019      	strb	r1, [r3, #0]
	return flags;
  40059e:	9801      	ldr	r0, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  4005a0:	4917      	ldr	r1, [pc, #92]	; (400600 <Reset_Handler+0xd0>)
  4005a2:	680b      	ldr	r3, [r1, #0]
  4005a4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4005a8:	600b      	str	r3, [r1, #0]
  __ASM volatile ("dsb");
  4005aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4005ae:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  4005b2:	b128      	cbz	r0, 4005c0 <Reset_Handler+0x90>
		cpu_irq_enable();
  4005b4:	2101      	movs	r1, #1
  4005b6:	4b11      	ldr	r3, [pc, #68]	; (4005fc <Reset_Handler+0xcc>)
  4005b8:	7019      	strb	r1, [r3, #0]
  __ASM volatile ("dmb");
  4005ba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4005be:	b662      	cpsie	i

#if __FPU_USED
	fpu_enable();
#endif

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  4005c0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  4005c4:	f5b2 3fc0 	cmp.w	r2, #98304	; 0x18000
  4005c8:	d204      	bcs.n	4005d4 <Reset_Handler+0xa4>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  4005ca:	4a0b      	ldr	r2, [pc, #44]	; (4005f8 <Reset_Handler+0xc8>)
  4005cc:	6893      	ldr	r3, [r2, #8]
  4005ce:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4005d2:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  4005d4:	4b0b      	ldr	r3, [pc, #44]	; (400604 <Reset_Handler+0xd4>)
  4005d6:	4798      	blx	r3

	/* Branch to main function */
	main();
  4005d8:	4b0b      	ldr	r3, [pc, #44]	; (400608 <Reset_Handler+0xd8>)
  4005da:	4798      	blx	r3
  4005dc:	e7fe      	b.n	4005dc <Reset_Handler+0xac>
  4005de:	bf00      	nop
  4005e0:	20000000 	.word	0x20000000
  4005e4:	00405504 	.word	0x00405504
  4005e8:	200009c8 	.word	0x200009c8
  4005ec:	20000a84 	.word	0x20000a84
  4005f0:	200009c8 	.word	0x200009c8
  4005f4:	00400000 	.word	0x00400000
  4005f8:	e000ed00 	.word	0xe000ed00
  4005fc:	20000000 	.word	0x20000000
  400600:	e000ed88 	.word	0xe000ed88
  400604:	00400915 	.word	0x00400915
  400608:	0040083d 	.word	0x0040083d

0040060c <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  40060c:	4b31      	ldr	r3, [pc, #196]	; (4006d4 <SystemCoreClockUpdate+0xc8>)
  40060e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400610:	f003 0303 	and.w	r3, r3, #3
  400614:	2b01      	cmp	r3, #1
  400616:	d01d      	beq.n	400654 <SystemCoreClockUpdate+0x48>
  400618:	b183      	cbz	r3, 40063c <SystemCoreClockUpdate+0x30>
  40061a:	2b02      	cmp	r3, #2
  40061c:	d036      	beq.n	40068c <SystemCoreClockUpdate+0x80>
		break;
	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  40061e:	4b2d      	ldr	r3, [pc, #180]	; (4006d4 <SystemCoreClockUpdate+0xc8>)
  400620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400622:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400626:	2b70      	cmp	r3, #112	; 0x70
  400628:	d04b      	beq.n	4006c2 <SystemCoreClockUpdate+0xb6>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40062a:	4b2a      	ldr	r3, [pc, #168]	; (4006d4 <SystemCoreClockUpdate+0xc8>)
  40062c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40062e:	492a      	ldr	r1, [pc, #168]	; (4006d8 <SystemCoreClockUpdate+0xcc>)
  400630:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400634:	680b      	ldr	r3, [r1, #0]
  400636:	40d3      	lsrs	r3, r2
  400638:	600b      	str	r3, [r1, #0]
  40063a:	4770      	bx	lr
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  40063c:	4b27      	ldr	r3, [pc, #156]	; (4006dc <SystemCoreClockUpdate+0xd0>)
  40063e:	695b      	ldr	r3, [r3, #20]
  400640:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400644:	bf14      	ite	ne
  400646:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40064a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40064e:	4b22      	ldr	r3, [pc, #136]	; (4006d8 <SystemCoreClockUpdate+0xcc>)
  400650:	601a      	str	r2, [r3, #0]
  400652:	e7e4      	b.n	40061e <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  400654:	4b1f      	ldr	r3, [pc, #124]	; (4006d4 <SystemCoreClockUpdate+0xc8>)
  400656:	6a1b      	ldr	r3, [r3, #32]
  400658:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40065c:	d003      	beq.n	400666 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  40065e:	4a20      	ldr	r2, [pc, #128]	; (4006e0 <SystemCoreClockUpdate+0xd4>)
  400660:	4b1d      	ldr	r3, [pc, #116]	; (4006d8 <SystemCoreClockUpdate+0xcc>)
  400662:	601a      	str	r2, [r3, #0]
  400664:	e7db      	b.n	40061e <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400666:	4a1f      	ldr	r2, [pc, #124]	; (4006e4 <SystemCoreClockUpdate+0xd8>)
  400668:	4b1b      	ldr	r3, [pc, #108]	; (4006d8 <SystemCoreClockUpdate+0xcc>)
  40066a:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  40066c:	4b19      	ldr	r3, [pc, #100]	; (4006d4 <SystemCoreClockUpdate+0xc8>)
  40066e:	6a1b      	ldr	r3, [r3, #32]
  400670:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400674:	2b10      	cmp	r3, #16
  400676:	d005      	beq.n	400684 <SystemCoreClockUpdate+0x78>
  400678:	2b20      	cmp	r3, #32
  40067a:	d1d0      	bne.n	40061e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  40067c:	4a1a      	ldr	r2, [pc, #104]	; (4006e8 <SystemCoreClockUpdate+0xdc>)
  40067e:	4b16      	ldr	r3, [pc, #88]	; (4006d8 <SystemCoreClockUpdate+0xcc>)
  400680:	601a      	str	r2, [r3, #0]
				break;
  400682:	e7cc      	b.n	40061e <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  400684:	4a19      	ldr	r2, [pc, #100]	; (4006ec <SystemCoreClockUpdate+0xe0>)
  400686:	4b14      	ldr	r3, [pc, #80]	; (4006d8 <SystemCoreClockUpdate+0xcc>)
  400688:	601a      	str	r2, [r3, #0]
				break;
  40068a:	e7c8      	b.n	40061e <SystemCoreClockUpdate+0x12>
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  40068c:	4b13      	ldr	r3, [pc, #76]	; (4006dc <SystemCoreClockUpdate+0xd0>)
  40068e:	695b      	ldr	r3, [r3, #20]
  400690:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400694:	bf14      	ite	ne
  400696:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40069a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40069e:	4b0e      	ldr	r3, [pc, #56]	; (4006d8 <SystemCoreClockUpdate+0xcc>)
  4006a0:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
  4006a2:	4b0c      	ldr	r3, [pc, #48]	; (4006d4 <SystemCoreClockUpdate+0xc8>)
  4006a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4006a6:	f003 0303 	and.w	r3, r3, #3
  4006aa:	2b02      	cmp	r3, #2
  4006ac:	d1b7      	bne.n	40061e <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4006ae:	4b09      	ldr	r3, [pc, #36]	; (4006d4 <SystemCoreClockUpdate+0xc8>)
  4006b0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  4006b2:	4909      	ldr	r1, [pc, #36]	; (4006d8 <SystemCoreClockUpdate+0xcc>)
  4006b4:	f3c2 420b 	ubfx	r2, r2, #16, #12
  4006b8:	680b      	ldr	r3, [r1, #0]
  4006ba:	fb02 3303 	mla	r3, r2, r3, r3
  4006be:	600b      	str	r3, [r1, #0]
  4006c0:	e7ad      	b.n	40061e <SystemCoreClockUpdate+0x12>
		SystemCoreClock /= 3U;
  4006c2:	4a05      	ldr	r2, [pc, #20]	; (4006d8 <SystemCoreClockUpdate+0xcc>)
  4006c4:	6813      	ldr	r3, [r2, #0]
  4006c6:	490a      	ldr	r1, [pc, #40]	; (4006f0 <SystemCoreClockUpdate+0xe4>)
  4006c8:	fba1 1303 	umull	r1, r3, r1, r3
  4006cc:	085b      	lsrs	r3, r3, #1
  4006ce:	6013      	str	r3, [r2, #0]
  4006d0:	4770      	bx	lr
  4006d2:	bf00      	nop
  4006d4:	400e0400 	.word	0x400e0400
  4006d8:	20000004 	.word	0x20000004
  4006dc:	400e1410 	.word	0x400e1410
  4006e0:	00b71b00 	.word	0x00b71b00
  4006e4:	007a1200 	.word	0x007a1200
  4006e8:	016e3600 	.word	0x016e3600
  4006ec:	00f42400 	.word	0x00f42400
  4006f0:	aaaaaaab 	.word	0xaaaaaaab

004006f4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
  4006f4:	4b0b      	ldr	r3, [pc, #44]	; (400724 <system_init_flash+0x30>)
  4006f6:	4298      	cmp	r0, r3
  4006f8:	d90a      	bls.n	400710 <system_init_flash+0x1c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
  4006fa:	4b0b      	ldr	r3, [pc, #44]	; (400728 <system_init_flash+0x34>)
  4006fc:	4298      	cmp	r0, r3
  4006fe:	d90c      	bls.n	40071a <system_init_flash+0x26>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
  400700:	4b0a      	ldr	r3, [pc, #40]	; (40072c <system_init_flash+0x38>)
  400702:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400704:	bf94      	ite	ls
  400706:	4a0a      	ldrls	r2, [pc, #40]	; (400730 <system_init_flash+0x3c>)
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400708:	4a0a      	ldrhi	r2, [pc, #40]	; (400734 <system_init_flash+0x40>)
  40070a:	4b0b      	ldr	r3, [pc, #44]	; (400738 <system_init_flash+0x44>)
  40070c:	601a      	str	r2, [r3, #0]
  40070e:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400710:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400714:	4b08      	ldr	r3, [pc, #32]	; (400738 <system_init_flash+0x44>)
  400716:	601a      	str	r2, [r3, #0]
  400718:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40071a:	4a08      	ldr	r2, [pc, #32]	; (40073c <system_init_flash+0x48>)
  40071c:	4b06      	ldr	r3, [pc, #24]	; (400738 <system_init_flash+0x44>)
  40071e:	601a      	str	r2, [r3, #0]
  400720:	4770      	bx	lr
  400722:	bf00      	nop
  400724:	00b71aff 	.word	0x00b71aff
  400728:	017d783f 	.word	0x017d783f
  40072c:	0243d57f 	.word	0x0243d57f
  400730:	04000200 	.word	0x04000200
  400734:	04000300 	.word	0x04000300
  400738:	400e0a00 	.word	0x400e0a00
  40073c:	04000100 	.word	0x04000100

00400740 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400740:	4b0a      	ldr	r3, [pc, #40]	; (40076c <_sbrk+0x2c>)
  400742:	681b      	ldr	r3, [r3, #0]
  400744:	b153      	cbz	r3, 40075c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400746:	4b09      	ldr	r3, [pc, #36]	; (40076c <_sbrk+0x2c>)
  400748:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40074a:	181a      	adds	r2, r3, r0
  40074c:	4908      	ldr	r1, [pc, #32]	; (400770 <_sbrk+0x30>)
  40074e:	4291      	cmp	r1, r2
  400750:	db08      	blt.n	400764 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400752:	4610      	mov	r0, r2
  400754:	4a05      	ldr	r2, [pc, #20]	; (40076c <_sbrk+0x2c>)
  400756:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400758:	4618      	mov	r0, r3
  40075a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40075c:	4a05      	ldr	r2, [pc, #20]	; (400774 <_sbrk+0x34>)
  40075e:	4b03      	ldr	r3, [pc, #12]	; (40076c <_sbrk+0x2c>)
  400760:	601a      	str	r2, [r3, #0]
  400762:	e7f0      	b.n	400746 <_sbrk+0x6>
		return (caddr_t) -1;	
  400764:	f04f 30ff 	mov.w	r0, #4294967295
}
  400768:	4770      	bx	lr
  40076a:	bf00      	nop
  40076c:	200009e4 	.word	0x200009e4
  400770:	20017ffc 	.word	0x20017ffc
  400774:	20003a88 	.word	0x20003a88

00400778 <UART0_Handler>:
volatile maq_status_t status;
start = -1;

// Função Handler da interrupção da Serial.
void UART0_Handler(void)
{
  400778:	4770      	bx	lr
	...

0040077c <config_ensaio>:
	tc_start(TC0, 0);
	porta = 0;
}

// config ensaio
void config_ensaio(void){
  40077c:	b538      	push	{r3, r4, r5, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40077e:	4b1b      	ldr	r3, [pc, #108]	; (4007ec <config_ensaio+0x70>)
  400780:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400784:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400786:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40078a:	2201      	movs	r2, #1
  40078c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40078e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400792:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400796:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400798:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40079c:	4a14      	ldr	r2, [pc, #80]	; (4007f0 <config_ensaio+0x74>)
  40079e:	2108      	movs	r1, #8
  4007a0:	6111      	str	r1, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007a2:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4007a6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4007aa:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4007ac:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUDR = mask;
  4007b0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  4007b4:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4007b6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4007ba:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4007bc:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4007be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4007c2:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4007c4:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4007c8:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4007ca:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4007cc:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  4007d0:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4007d2:	605a      	str	r2, [r3, #4]
	// configure UART pins
	ioport_set_port_mode(IOPORT_PIOA, PIO_PA9A_URXD0 | PIO_PA10A_UTXD0, IOPORT_MODE_MUX_A);
	ioport_disable_port(IOPORT_PIOA, PIO_PA9A_URXD0 | PIO_PA10A_UTXD0);
	
	//Configurar a hora do teste
	rtc_get_time(RTC,&hora,&minuto,&seg);
  4007d4:	4c07      	ldr	r4, [pc, #28]	; (4007f4 <config_ensaio+0x78>)
  4007d6:	4b08      	ldr	r3, [pc, #32]	; (4007f8 <config_ensaio+0x7c>)
  4007d8:	4a08      	ldr	r2, [pc, #32]	; (4007fc <config_ensaio+0x80>)
  4007da:	4909      	ldr	r1, [pc, #36]	; (400800 <config_ensaio+0x84>)
  4007dc:	4620      	mov	r0, r4
  4007de:	4d09      	ldr	r5, [pc, #36]	; (400804 <config_ensaio+0x88>)
  4007e0:	47a8      	blx	r5
	//Modo de aparecer as horas 24h
	rtc_set_hour_mode(RTC, 0);
  4007e2:	2100      	movs	r1, #0
  4007e4:	4620      	mov	r0, r4
  4007e6:	4b08      	ldr	r3, [pc, #32]	; (400808 <config_ensaio+0x8c>)
  4007e8:	4798      	blx	r3
  4007ea:	bd38      	pop	{r3, r4, r5, pc}
  4007ec:	400e0e00 	.word	0x400e0e00
  4007f0:	400e1000 	.word	0x400e1000
  4007f4:	400e1460 	.word	0x400e1460
  4007f8:	20000a34 	.word	0x20000a34
  4007fc:	20000a20 	.word	0x20000a20
  400800:	20000a2c 	.word	0x20000a2c
  400804:	00400207 	.word	0x00400207
  400808:	004001f1 	.word	0x004001f1

0040080c <TC0_Handler>:
	
};

//Interrupção do TC a cada 1 ms.
void TC0_Handler(void){
  40080c:	b500      	push	{lr}
  40080e:	b0a1      	sub	sp, #132	; 0x84
	
	char str1[128];
	uint8_t rx_char = 0;
	uint32_t id = 455;

	sprintf(str1,"Teste de variavel = %i \n",id);	
  400810:	f240 12c7 	movw	r2, #455	; 0x1c7
  400814:	4905      	ldr	r1, [pc, #20]	; (40082c <TC0_Handler+0x20>)
  400816:	4668      	mov	r0, sp
  400818:	4b05      	ldr	r3, [pc, #20]	; (400830 <TC0_Handler+0x24>)
  40081a:	4798      	blx	r3
	usart_serial_write_packet(CONF_UART, str1, sizeof(str1) - 1);
  40081c:	227f      	movs	r2, #127	; 0x7f
  40081e:	4669      	mov	r1, sp
  400820:	4804      	ldr	r0, [pc, #16]	; (400834 <TC0_Handler+0x28>)
  400822:	4b05      	ldr	r3, [pc, #20]	; (400838 <TC0_Handler+0x2c>)
  400824:	4798      	blx	r3
	//usart_write(CONF_UART,str1);
}
  400826:	b021      	add	sp, #132	; 0x84
  400828:	f85d fb04 	ldr.w	pc, [sp], #4
  40082c:	00405234 	.word	0x00405234
  400830:	00400a01 	.word	0x00400a01
  400834:	400e0600 	.word	0x400e0600
  400838:	0040017d 	.word	0x0040017d

0040083c <main>:

int main (void)
{
  40083c:	b500      	push	{lr}
  40083e:	b087      	sub	sp, #28
	sysclk_init();
  400840:	4b23      	ldr	r3, [pc, #140]	; (4008d0 <main+0x94>)
  400842:	4798      	blx	r3
	board_init();
  400844:	4b23      	ldr	r3, [pc, #140]	; (4008d4 <main+0x98>)
  400846:	4798      	blx	r3
  400848:	2008      	movs	r0, #8
  40084a:	4d23      	ldr	r5, [pc, #140]	; (4008d8 <main+0x9c>)
  40084c:	47a8      	blx	r5
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40084e:	4c23      	ldr	r4, [pc, #140]	; (4008dc <main+0xa0>)
  400850:	9403      	str	r4, [sp, #12]
	uart_settings.ul_baudrate = opt->baudrate;
  400852:	4b23      	ldr	r3, [pc, #140]	; (4008e0 <main+0xa4>)
  400854:	681a      	ldr	r2, [r3, #0]
  400856:	9204      	str	r2, [sp, #16]
	uart_settings.ul_mode = opt->paritytype;
  400858:	689b      	ldr	r3, [r3, #8]
  40085a:	9305      	str	r3, [sp, #20]
  40085c:	2008      	movs	r0, #8
  40085e:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
  400860:	4e20      	ldr	r6, [pc, #128]	; (4008e4 <main+0xa8>)
  400862:	a903      	add	r1, sp, #12
  400864:	4630      	mov	r0, r6
  400866:	4b20      	ldr	r3, [pc, #128]	; (4008e8 <main+0xac>)
  400868:	4798      	blx	r3
	uart_enable_interrupt(CONF_UART, UART_IER_RXRDY);
  40086a:	2101      	movs	r1, #1
  40086c:	4630      	mov	r0, r6
  40086e:	4b1f      	ldr	r3, [pc, #124]	; (4008ec <main+0xb0>)
  400870:	4798      	blx	r3
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400872:	4e1f      	ldr	r6, [pc, #124]	; (4008f0 <main+0xb4>)
  400874:	f44f 7380 	mov.w	r3, #256	; 0x100
  400878:	6033      	str	r3, [r6, #0]
	//delay_init(F_CPU);
//Função de configuração da UART
	conf_uart();	
//Função de configuração do ensaio	
	config_ensaio();
  40087a:	4b1e      	ldr	r3, [pc, #120]	; (4008f4 <main+0xb8>)
  40087c:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC0);
  40087e:	2017      	movs	r0, #23
  400880:	47a8      	blx	r5
	tc_find_mck_divisor(4,tc_sysclk, &tc_div, &tc_tcclks, tc_sysclk);
  400882:	9400      	str	r4, [sp, #0]
  400884:	ab03      	add	r3, sp, #12
  400886:	aa02      	add	r2, sp, #8
  400888:	4621      	mov	r1, r4
  40088a:	2004      	movs	r0, #4
  40088c:	4d1a      	ldr	r5, [pc, #104]	; (4008f8 <main+0xbc>)
  40088e:	47a8      	blx	r5
	tc_init(TC0, 0, tc_tcclks | TC_CMR_CPCTRG);
  400890:	4d1a      	ldr	r5, [pc, #104]	; (4008fc <main+0xc0>)
  400892:	9a03      	ldr	r2, [sp, #12]
  400894:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400898:	2100      	movs	r1, #0
  40089a:	4628      	mov	r0, r5
  40089c:	4b18      	ldr	r3, [pc, #96]	; (400900 <main+0xc4>)
  40089e:	4798      	blx	r3
	tc_write_rc(TC0, 0, (tc_sysclk/tc_div)*2);
  4008a0:	9a02      	ldr	r2, [sp, #8]
  4008a2:	fbb4 f2f2 	udiv	r2, r4, r2
  4008a6:	0052      	lsls	r2, r2, #1
  4008a8:	2100      	movs	r1, #0
  4008aa:	4628      	mov	r0, r5
  4008ac:	4b15      	ldr	r3, [pc, #84]	; (400904 <main+0xc8>)
  4008ae:	4798      	blx	r3
  4008b0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
  4008b4:	6033      	str	r3, [r6, #0]
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  4008b6:	2210      	movs	r2, #16
  4008b8:	2100      	movs	r1, #0
  4008ba:	4628      	mov	r0, r5
  4008bc:	4b12      	ldr	r3, [pc, #72]	; (400908 <main+0xcc>)
  4008be:	4798      	blx	r3
	tc_start(TC0, 0);
  4008c0:	2100      	movs	r1, #0
  4008c2:	4628      	mov	r0, r5
  4008c4:	4b11      	ldr	r3, [pc, #68]	; (40090c <main+0xd0>)
  4008c6:	4798      	blx	r3
	porta = 0;
  4008c8:	2200      	movs	r2, #0
  4008ca:	4b11      	ldr	r3, [pc, #68]	; (400910 <main+0xd4>)
  4008cc:	601a      	str	r2, [r3, #0]
  4008ce:	e7fe      	b.n	4008ce <main+0x92>
  4008d0:	00400351 	.word	0x00400351
  4008d4:	004003b9 	.word	0x004003b9
  4008d8:	004004f9 	.word	0x004004f9
  4008dc:	02dc8000 	.word	0x02dc8000
  4008e0:	20000008 	.word	0x20000008
  4008e4:	400e0600 	.word	0x400e0600
  4008e8:	00400303 	.word	0x00400303
  4008ec:	0040033b 	.word	0x0040033b
  4008f0:	e000e100 	.word	0xe000e100
  4008f4:	0040077d 	.word	0x0040077d
  4008f8:	00400293 	.word	0x00400293
  4008fc:	40010000 	.word	0x40010000
  400900:	00400261 	.word	0x00400261
  400904:	00400283 	.word	0x00400283
  400908:	0040028b 	.word	0x0040028b
  40090c:	0040027b 	.word	0x0040027b
  400910:	20000a3c 	.word	0x20000a3c

00400914 <__libc_init_array>:
  400914:	b570      	push	{r4, r5, r6, lr}
  400916:	4e0f      	ldr	r6, [pc, #60]	; (400954 <__libc_init_array+0x40>)
  400918:	4d0f      	ldr	r5, [pc, #60]	; (400958 <__libc_init_array+0x44>)
  40091a:	1b76      	subs	r6, r6, r5
  40091c:	10b6      	asrs	r6, r6, #2
  40091e:	bf18      	it	ne
  400920:	2400      	movne	r4, #0
  400922:	d005      	beq.n	400930 <__libc_init_array+0x1c>
  400924:	3401      	adds	r4, #1
  400926:	f855 3b04 	ldr.w	r3, [r5], #4
  40092a:	4798      	blx	r3
  40092c:	42a6      	cmp	r6, r4
  40092e:	d1f9      	bne.n	400924 <__libc_init_array+0x10>
  400930:	4e0a      	ldr	r6, [pc, #40]	; (40095c <__libc_init_array+0x48>)
  400932:	4d0b      	ldr	r5, [pc, #44]	; (400960 <__libc_init_array+0x4c>)
  400934:	1b76      	subs	r6, r6, r5
  400936:	f004 fdcf 	bl	4054d8 <_init>
  40093a:	10b6      	asrs	r6, r6, #2
  40093c:	bf18      	it	ne
  40093e:	2400      	movne	r4, #0
  400940:	d006      	beq.n	400950 <__libc_init_array+0x3c>
  400942:	3401      	adds	r4, #1
  400944:	f855 3b04 	ldr.w	r3, [r5], #4
  400948:	4798      	blx	r3
  40094a:	42a6      	cmp	r6, r4
  40094c:	d1f9      	bne.n	400942 <__libc_init_array+0x2e>
  40094e:	bd70      	pop	{r4, r5, r6, pc}
  400950:	bd70      	pop	{r4, r5, r6, pc}
  400952:	bf00      	nop
  400954:	004054e4 	.word	0x004054e4
  400958:	004054e4 	.word	0x004054e4
  40095c:	004054ec 	.word	0x004054ec
  400960:	004054e4 	.word	0x004054e4

00400964 <memset>:
  400964:	b470      	push	{r4, r5, r6}
  400966:	0786      	lsls	r6, r0, #30
  400968:	d046      	beq.n	4009f8 <memset+0x94>
  40096a:	1e54      	subs	r4, r2, #1
  40096c:	2a00      	cmp	r2, #0
  40096e:	d041      	beq.n	4009f4 <memset+0x90>
  400970:	b2ca      	uxtb	r2, r1
  400972:	4603      	mov	r3, r0
  400974:	e002      	b.n	40097c <memset+0x18>
  400976:	f114 34ff 	adds.w	r4, r4, #4294967295
  40097a:	d33b      	bcc.n	4009f4 <memset+0x90>
  40097c:	f803 2b01 	strb.w	r2, [r3], #1
  400980:	079d      	lsls	r5, r3, #30
  400982:	d1f8      	bne.n	400976 <memset+0x12>
  400984:	2c03      	cmp	r4, #3
  400986:	d92e      	bls.n	4009e6 <memset+0x82>
  400988:	b2cd      	uxtb	r5, r1
  40098a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40098e:	2c0f      	cmp	r4, #15
  400990:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  400994:	d919      	bls.n	4009ca <memset+0x66>
  400996:	f103 0210 	add.w	r2, r3, #16
  40099a:	4626      	mov	r6, r4
  40099c:	3e10      	subs	r6, #16
  40099e:	2e0f      	cmp	r6, #15
  4009a0:	f842 5c10 	str.w	r5, [r2, #-16]
  4009a4:	f842 5c0c 	str.w	r5, [r2, #-12]
  4009a8:	f842 5c08 	str.w	r5, [r2, #-8]
  4009ac:	f842 5c04 	str.w	r5, [r2, #-4]
  4009b0:	f102 0210 	add.w	r2, r2, #16
  4009b4:	d8f2      	bhi.n	40099c <memset+0x38>
  4009b6:	f1a4 0210 	sub.w	r2, r4, #16
  4009ba:	f022 020f 	bic.w	r2, r2, #15
  4009be:	f004 040f 	and.w	r4, r4, #15
  4009c2:	3210      	adds	r2, #16
  4009c4:	2c03      	cmp	r4, #3
  4009c6:	4413      	add	r3, r2
  4009c8:	d90d      	bls.n	4009e6 <memset+0x82>
  4009ca:	461e      	mov	r6, r3
  4009cc:	4622      	mov	r2, r4
  4009ce:	3a04      	subs	r2, #4
  4009d0:	2a03      	cmp	r2, #3
  4009d2:	f846 5b04 	str.w	r5, [r6], #4
  4009d6:	d8fa      	bhi.n	4009ce <memset+0x6a>
  4009d8:	1f22      	subs	r2, r4, #4
  4009da:	f022 0203 	bic.w	r2, r2, #3
  4009de:	3204      	adds	r2, #4
  4009e0:	4413      	add	r3, r2
  4009e2:	f004 0403 	and.w	r4, r4, #3
  4009e6:	b12c      	cbz	r4, 4009f4 <memset+0x90>
  4009e8:	b2c9      	uxtb	r1, r1
  4009ea:	441c      	add	r4, r3
  4009ec:	f803 1b01 	strb.w	r1, [r3], #1
  4009f0:	429c      	cmp	r4, r3
  4009f2:	d1fb      	bne.n	4009ec <memset+0x88>
  4009f4:	bc70      	pop	{r4, r5, r6}
  4009f6:	4770      	bx	lr
  4009f8:	4614      	mov	r4, r2
  4009fa:	4603      	mov	r3, r0
  4009fc:	e7c2      	b.n	400984 <memset+0x20>
  4009fe:	bf00      	nop

00400a00 <sprintf>:
  400a00:	b40e      	push	{r1, r2, r3}
  400a02:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a04:	b09c      	sub	sp, #112	; 0x70
  400a06:	ab21      	add	r3, sp, #132	; 0x84
  400a08:	490f      	ldr	r1, [pc, #60]	; (400a48 <sprintf+0x48>)
  400a0a:	f853 2b04 	ldr.w	r2, [r3], #4
  400a0e:	9301      	str	r3, [sp, #4]
  400a10:	4605      	mov	r5, r0
  400a12:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  400a16:	6808      	ldr	r0, [r1, #0]
  400a18:	9502      	str	r5, [sp, #8]
  400a1a:	f44f 7702 	mov.w	r7, #520	; 0x208
  400a1e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  400a22:	a902      	add	r1, sp, #8
  400a24:	9506      	str	r5, [sp, #24]
  400a26:	f8ad 7014 	strh.w	r7, [sp, #20]
  400a2a:	9404      	str	r4, [sp, #16]
  400a2c:	9407      	str	r4, [sp, #28]
  400a2e:	f8ad 6016 	strh.w	r6, [sp, #22]
  400a32:	f000 f80b 	bl	400a4c <_svfprintf_r>
  400a36:	9b02      	ldr	r3, [sp, #8]
  400a38:	2200      	movs	r2, #0
  400a3a:	701a      	strb	r2, [r3, #0]
  400a3c:	b01c      	add	sp, #112	; 0x70
  400a3e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  400a42:	b003      	add	sp, #12
  400a44:	4770      	bx	lr
  400a46:	bf00      	nop
  400a48:	20000018 	.word	0x20000018

00400a4c <_svfprintf_r>:
  400a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400a50:	b0c3      	sub	sp, #268	; 0x10c
  400a52:	460c      	mov	r4, r1
  400a54:	910b      	str	r1, [sp, #44]	; 0x2c
  400a56:	4692      	mov	sl, r2
  400a58:	930f      	str	r3, [sp, #60]	; 0x3c
  400a5a:	900c      	str	r0, [sp, #48]	; 0x30
  400a5c:	f002 fa0c 	bl	402e78 <_localeconv_r>
  400a60:	6803      	ldr	r3, [r0, #0]
  400a62:	931a      	str	r3, [sp, #104]	; 0x68
  400a64:	4618      	mov	r0, r3
  400a66:	f003 f8eb 	bl	403c40 <strlen>
  400a6a:	89a3      	ldrh	r3, [r4, #12]
  400a6c:	9019      	str	r0, [sp, #100]	; 0x64
  400a6e:	0619      	lsls	r1, r3, #24
  400a70:	d503      	bpl.n	400a7a <_svfprintf_r+0x2e>
  400a72:	6923      	ldr	r3, [r4, #16]
  400a74:	2b00      	cmp	r3, #0
  400a76:	f001 8003 	beq.w	401a80 <_svfprintf_r+0x1034>
  400a7a:	2300      	movs	r3, #0
  400a7c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  400a80:	9313      	str	r3, [sp, #76]	; 0x4c
  400a82:	9315      	str	r3, [sp, #84]	; 0x54
  400a84:	9314      	str	r3, [sp, #80]	; 0x50
  400a86:	9327      	str	r3, [sp, #156]	; 0x9c
  400a88:	9326      	str	r3, [sp, #152]	; 0x98
  400a8a:	9318      	str	r3, [sp, #96]	; 0x60
  400a8c:	931b      	str	r3, [sp, #108]	; 0x6c
  400a8e:	9309      	str	r3, [sp, #36]	; 0x24
  400a90:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  400a94:	46c8      	mov	r8, r9
  400a96:	9316      	str	r3, [sp, #88]	; 0x58
  400a98:	9317      	str	r3, [sp, #92]	; 0x5c
  400a9a:	f89a 3000 	ldrb.w	r3, [sl]
  400a9e:	4654      	mov	r4, sl
  400aa0:	b1e3      	cbz	r3, 400adc <_svfprintf_r+0x90>
  400aa2:	2b25      	cmp	r3, #37	; 0x25
  400aa4:	d102      	bne.n	400aac <_svfprintf_r+0x60>
  400aa6:	e019      	b.n	400adc <_svfprintf_r+0x90>
  400aa8:	2b25      	cmp	r3, #37	; 0x25
  400aaa:	d003      	beq.n	400ab4 <_svfprintf_r+0x68>
  400aac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400ab0:	2b00      	cmp	r3, #0
  400ab2:	d1f9      	bne.n	400aa8 <_svfprintf_r+0x5c>
  400ab4:	eba4 050a 	sub.w	r5, r4, sl
  400ab8:	b185      	cbz	r5, 400adc <_svfprintf_r+0x90>
  400aba:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400abc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  400abe:	f8c8 a000 	str.w	sl, [r8]
  400ac2:	3301      	adds	r3, #1
  400ac4:	442a      	add	r2, r5
  400ac6:	2b07      	cmp	r3, #7
  400ac8:	f8c8 5004 	str.w	r5, [r8, #4]
  400acc:	9227      	str	r2, [sp, #156]	; 0x9c
  400ace:	9326      	str	r3, [sp, #152]	; 0x98
  400ad0:	dc7f      	bgt.n	400bd2 <_svfprintf_r+0x186>
  400ad2:	f108 0808 	add.w	r8, r8, #8
  400ad6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  400ad8:	442b      	add	r3, r5
  400ada:	9309      	str	r3, [sp, #36]	; 0x24
  400adc:	7823      	ldrb	r3, [r4, #0]
  400ade:	2b00      	cmp	r3, #0
  400ae0:	d07f      	beq.n	400be2 <_svfprintf_r+0x196>
  400ae2:	2300      	movs	r3, #0
  400ae4:	461a      	mov	r2, r3
  400ae6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  400aea:	4619      	mov	r1, r3
  400aec:	930d      	str	r3, [sp, #52]	; 0x34
  400aee:	469b      	mov	fp, r3
  400af0:	f04f 30ff 	mov.w	r0, #4294967295
  400af4:	7863      	ldrb	r3, [r4, #1]
  400af6:	900a      	str	r0, [sp, #40]	; 0x28
  400af8:	f104 0a01 	add.w	sl, r4, #1
  400afc:	f10a 0a01 	add.w	sl, sl, #1
  400b00:	f1a3 0020 	sub.w	r0, r3, #32
  400b04:	2858      	cmp	r0, #88	; 0x58
  400b06:	f200 83c1 	bhi.w	40128c <_svfprintf_r+0x840>
  400b0a:	e8df f010 	tbh	[pc, r0, lsl #1]
  400b0e:	0238      	.short	0x0238
  400b10:	03bf03bf 	.word	0x03bf03bf
  400b14:	03bf0240 	.word	0x03bf0240
  400b18:	03bf03bf 	.word	0x03bf03bf
  400b1c:	03bf03bf 	.word	0x03bf03bf
  400b20:	024503bf 	.word	0x024503bf
  400b24:	03bf0203 	.word	0x03bf0203
  400b28:	026b005d 	.word	0x026b005d
  400b2c:	028603bf 	.word	0x028603bf
  400b30:	039d039d 	.word	0x039d039d
  400b34:	039d039d 	.word	0x039d039d
  400b38:	039d039d 	.word	0x039d039d
  400b3c:	039d039d 	.word	0x039d039d
  400b40:	03bf039d 	.word	0x03bf039d
  400b44:	03bf03bf 	.word	0x03bf03bf
  400b48:	03bf03bf 	.word	0x03bf03bf
  400b4c:	03bf03bf 	.word	0x03bf03bf
  400b50:	03bf03bf 	.word	0x03bf03bf
  400b54:	033703bf 	.word	0x033703bf
  400b58:	03bf0357 	.word	0x03bf0357
  400b5c:	03bf0357 	.word	0x03bf0357
  400b60:	03bf03bf 	.word	0x03bf03bf
  400b64:	039803bf 	.word	0x039803bf
  400b68:	03bf03bf 	.word	0x03bf03bf
  400b6c:	03bf03ad 	.word	0x03bf03ad
  400b70:	03bf03bf 	.word	0x03bf03bf
  400b74:	03bf03bf 	.word	0x03bf03bf
  400b78:	03bf0259 	.word	0x03bf0259
  400b7c:	031e03bf 	.word	0x031e03bf
  400b80:	03bf03bf 	.word	0x03bf03bf
  400b84:	03bf03bf 	.word	0x03bf03bf
  400b88:	03bf03bf 	.word	0x03bf03bf
  400b8c:	03bf03bf 	.word	0x03bf03bf
  400b90:	03bf03bf 	.word	0x03bf03bf
  400b94:	02db02c6 	.word	0x02db02c6
  400b98:	03570357 	.word	0x03570357
  400b9c:	028b0357 	.word	0x028b0357
  400ba0:	03bf02db 	.word	0x03bf02db
  400ba4:	029003bf 	.word	0x029003bf
  400ba8:	029d03bf 	.word	0x029d03bf
  400bac:	02b401cc 	.word	0x02b401cc
  400bb0:	03bf0208 	.word	0x03bf0208
  400bb4:	03bf01e1 	.word	0x03bf01e1
  400bb8:	03bf007e 	.word	0x03bf007e
  400bbc:	020d03bf 	.word	0x020d03bf
  400bc0:	980d      	ldr	r0, [sp, #52]	; 0x34
  400bc2:	930f      	str	r3, [sp, #60]	; 0x3c
  400bc4:	4240      	negs	r0, r0
  400bc6:	900d      	str	r0, [sp, #52]	; 0x34
  400bc8:	f04b 0b04 	orr.w	fp, fp, #4
  400bcc:	f89a 3000 	ldrb.w	r3, [sl]
  400bd0:	e794      	b.n	400afc <_svfprintf_r+0xb0>
  400bd2:	aa25      	add	r2, sp, #148	; 0x94
  400bd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  400bd6:	980c      	ldr	r0, [sp, #48]	; 0x30
  400bd8:	f003 f8a0 	bl	403d1c <__ssprint_r>
  400bdc:	b940      	cbnz	r0, 400bf0 <_svfprintf_r+0x1a4>
  400bde:	46c8      	mov	r8, r9
  400be0:	e779      	b.n	400ad6 <_svfprintf_r+0x8a>
  400be2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  400be4:	b123      	cbz	r3, 400bf0 <_svfprintf_r+0x1a4>
  400be6:	980c      	ldr	r0, [sp, #48]	; 0x30
  400be8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  400bea:	aa25      	add	r2, sp, #148	; 0x94
  400bec:	f003 f896 	bl	403d1c <__ssprint_r>
  400bf0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  400bf2:	899b      	ldrh	r3, [r3, #12]
  400bf4:	f013 0f40 	tst.w	r3, #64	; 0x40
  400bf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  400bfa:	bf18      	it	ne
  400bfc:	f04f 33ff 	movne.w	r3, #4294967295
  400c00:	9309      	str	r3, [sp, #36]	; 0x24
  400c02:	9809      	ldr	r0, [sp, #36]	; 0x24
  400c04:	b043      	add	sp, #268	; 0x10c
  400c06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400c0a:	f01b 0f20 	tst.w	fp, #32
  400c0e:	9311      	str	r3, [sp, #68]	; 0x44
  400c10:	f040 81dd 	bne.w	400fce <_svfprintf_r+0x582>
  400c14:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  400c16:	f01b 0f10 	tst.w	fp, #16
  400c1a:	4613      	mov	r3, r2
  400c1c:	f040 856e 	bne.w	4016fc <_svfprintf_r+0xcb0>
  400c20:	f01b 0f40 	tst.w	fp, #64	; 0x40
  400c24:	f000 856a 	beq.w	4016fc <_svfprintf_r+0xcb0>
  400c28:	8814      	ldrh	r4, [r2, #0]
  400c2a:	3204      	adds	r2, #4
  400c2c:	2500      	movs	r5, #0
  400c2e:	2301      	movs	r3, #1
  400c30:	920f      	str	r2, [sp, #60]	; 0x3c
  400c32:	2700      	movs	r7, #0
  400c34:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  400c38:	990a      	ldr	r1, [sp, #40]	; 0x28
  400c3a:	1c4a      	adds	r2, r1, #1
  400c3c:	f000 8265 	beq.w	40110a <_svfprintf_r+0x6be>
  400c40:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  400c44:	9207      	str	r2, [sp, #28]
  400c46:	ea54 0205 	orrs.w	r2, r4, r5
  400c4a:	f040 8264 	bne.w	401116 <_svfprintf_r+0x6ca>
  400c4e:	2900      	cmp	r1, #0
  400c50:	f040 843c 	bne.w	4014cc <_svfprintf_r+0xa80>
  400c54:	2b00      	cmp	r3, #0
  400c56:	f040 84d7 	bne.w	401608 <_svfprintf_r+0xbbc>
  400c5a:	f01b 0301 	ands.w	r3, fp, #1
  400c5e:	930e      	str	r3, [sp, #56]	; 0x38
  400c60:	f000 8604 	beq.w	40186c <_svfprintf_r+0xe20>
  400c64:	ae42      	add	r6, sp, #264	; 0x108
  400c66:	2330      	movs	r3, #48	; 0x30
  400c68:	f806 3d41 	strb.w	r3, [r6, #-65]!
  400c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400c6e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  400c70:	4293      	cmp	r3, r2
  400c72:	bfb8      	it	lt
  400c74:	4613      	movlt	r3, r2
  400c76:	9308      	str	r3, [sp, #32]
  400c78:	2300      	movs	r3, #0
  400c7a:	9312      	str	r3, [sp, #72]	; 0x48
  400c7c:	b117      	cbz	r7, 400c84 <_svfprintf_r+0x238>
  400c7e:	9b08      	ldr	r3, [sp, #32]
  400c80:	3301      	adds	r3, #1
  400c82:	9308      	str	r3, [sp, #32]
  400c84:	9b07      	ldr	r3, [sp, #28]
  400c86:	f013 0302 	ands.w	r3, r3, #2
  400c8a:	9310      	str	r3, [sp, #64]	; 0x40
  400c8c:	d002      	beq.n	400c94 <_svfprintf_r+0x248>
  400c8e:	9b08      	ldr	r3, [sp, #32]
  400c90:	3302      	adds	r3, #2
  400c92:	9308      	str	r3, [sp, #32]
  400c94:	9b07      	ldr	r3, [sp, #28]
  400c96:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  400c9a:	f040 830e 	bne.w	4012ba <_svfprintf_r+0x86e>
  400c9e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  400ca0:	9a08      	ldr	r2, [sp, #32]
  400ca2:	eba3 0b02 	sub.w	fp, r3, r2
  400ca6:	f1bb 0f00 	cmp.w	fp, #0
  400caa:	f340 8306 	ble.w	4012ba <_svfprintf_r+0x86e>
  400cae:	f1bb 0f10 	cmp.w	fp, #16
  400cb2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  400cb4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  400cb6:	dd29      	ble.n	400d0c <_svfprintf_r+0x2c0>
  400cb8:	4643      	mov	r3, r8
  400cba:	4621      	mov	r1, r4
  400cbc:	46a8      	mov	r8, r5
  400cbe:	2710      	movs	r7, #16
  400cc0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  400cc2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  400cc4:	e006      	b.n	400cd4 <_svfprintf_r+0x288>
  400cc6:	f1ab 0b10 	sub.w	fp, fp, #16
  400cca:	f1bb 0f10 	cmp.w	fp, #16
  400cce:	f103 0308 	add.w	r3, r3, #8
  400cd2:	dd18      	ble.n	400d06 <_svfprintf_r+0x2ba>
  400cd4:	3201      	adds	r2, #1
  400cd6:	48b7      	ldr	r0, [pc, #732]	; (400fb4 <_svfprintf_r+0x568>)
  400cd8:	9226      	str	r2, [sp, #152]	; 0x98
  400cda:	3110      	adds	r1, #16
  400cdc:	2a07      	cmp	r2, #7
  400cde:	9127      	str	r1, [sp, #156]	; 0x9c
  400ce0:	e883 0081 	stmia.w	r3, {r0, r7}
  400ce4:	ddef      	ble.n	400cc6 <_svfprintf_r+0x27a>
  400ce6:	aa25      	add	r2, sp, #148	; 0x94
  400ce8:	4629      	mov	r1, r5
  400cea:	4620      	mov	r0, r4
  400cec:	f003 f816 	bl	403d1c <__ssprint_r>
  400cf0:	2800      	cmp	r0, #0
  400cf2:	f47f af7d 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  400cf6:	f1ab 0b10 	sub.w	fp, fp, #16
  400cfa:	f1bb 0f10 	cmp.w	fp, #16
  400cfe:	9927      	ldr	r1, [sp, #156]	; 0x9c
  400d00:	9a26      	ldr	r2, [sp, #152]	; 0x98
  400d02:	464b      	mov	r3, r9
  400d04:	dce6      	bgt.n	400cd4 <_svfprintf_r+0x288>
  400d06:	4645      	mov	r5, r8
  400d08:	460c      	mov	r4, r1
  400d0a:	4698      	mov	r8, r3
  400d0c:	3201      	adds	r2, #1
  400d0e:	4ba9      	ldr	r3, [pc, #676]	; (400fb4 <_svfprintf_r+0x568>)
  400d10:	9226      	str	r2, [sp, #152]	; 0x98
  400d12:	445c      	add	r4, fp
  400d14:	2a07      	cmp	r2, #7
  400d16:	9427      	str	r4, [sp, #156]	; 0x9c
  400d18:	e888 0808 	stmia.w	r8, {r3, fp}
  400d1c:	f300 8498 	bgt.w	401650 <_svfprintf_r+0xc04>
  400d20:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  400d24:	f108 0808 	add.w	r8, r8, #8
  400d28:	b177      	cbz	r7, 400d48 <_svfprintf_r+0x2fc>
  400d2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400d2c:	3301      	adds	r3, #1
  400d2e:	3401      	adds	r4, #1
  400d30:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  400d34:	2201      	movs	r2, #1
  400d36:	2b07      	cmp	r3, #7
  400d38:	9427      	str	r4, [sp, #156]	; 0x9c
  400d3a:	9326      	str	r3, [sp, #152]	; 0x98
  400d3c:	e888 0006 	stmia.w	r8, {r1, r2}
  400d40:	f300 83db 	bgt.w	4014fa <_svfprintf_r+0xaae>
  400d44:	f108 0808 	add.w	r8, r8, #8
  400d48:	9b10      	ldr	r3, [sp, #64]	; 0x40
  400d4a:	b16b      	cbz	r3, 400d68 <_svfprintf_r+0x31c>
  400d4c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400d4e:	3301      	adds	r3, #1
  400d50:	3402      	adds	r4, #2
  400d52:	a91e      	add	r1, sp, #120	; 0x78
  400d54:	2202      	movs	r2, #2
  400d56:	2b07      	cmp	r3, #7
  400d58:	9427      	str	r4, [sp, #156]	; 0x9c
  400d5a:	9326      	str	r3, [sp, #152]	; 0x98
  400d5c:	e888 0006 	stmia.w	r8, {r1, r2}
  400d60:	f300 83d6 	bgt.w	401510 <_svfprintf_r+0xac4>
  400d64:	f108 0808 	add.w	r8, r8, #8
  400d68:	2d80      	cmp	r5, #128	; 0x80
  400d6a:	f000 8315 	beq.w	401398 <_svfprintf_r+0x94c>
  400d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  400d70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  400d72:	1a9f      	subs	r7, r3, r2
  400d74:	2f00      	cmp	r7, #0
  400d76:	dd36      	ble.n	400de6 <_svfprintf_r+0x39a>
  400d78:	2f10      	cmp	r7, #16
  400d7a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400d7c:	4d8e      	ldr	r5, [pc, #568]	; (400fb8 <_svfprintf_r+0x56c>)
  400d7e:	dd27      	ble.n	400dd0 <_svfprintf_r+0x384>
  400d80:	4642      	mov	r2, r8
  400d82:	4621      	mov	r1, r4
  400d84:	46b0      	mov	r8, r6
  400d86:	f04f 0b10 	mov.w	fp, #16
  400d8a:	462e      	mov	r6, r5
  400d8c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  400d8e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  400d90:	e004      	b.n	400d9c <_svfprintf_r+0x350>
  400d92:	3f10      	subs	r7, #16
  400d94:	2f10      	cmp	r7, #16
  400d96:	f102 0208 	add.w	r2, r2, #8
  400d9a:	dd15      	ble.n	400dc8 <_svfprintf_r+0x37c>
  400d9c:	3301      	adds	r3, #1
  400d9e:	3110      	adds	r1, #16
  400da0:	2b07      	cmp	r3, #7
  400da2:	9127      	str	r1, [sp, #156]	; 0x9c
  400da4:	9326      	str	r3, [sp, #152]	; 0x98
  400da6:	e882 0840 	stmia.w	r2, {r6, fp}
  400daa:	ddf2      	ble.n	400d92 <_svfprintf_r+0x346>
  400dac:	aa25      	add	r2, sp, #148	; 0x94
  400dae:	4629      	mov	r1, r5
  400db0:	4620      	mov	r0, r4
  400db2:	f002 ffb3 	bl	403d1c <__ssprint_r>
  400db6:	2800      	cmp	r0, #0
  400db8:	f47f af1a 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  400dbc:	3f10      	subs	r7, #16
  400dbe:	2f10      	cmp	r7, #16
  400dc0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  400dc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400dc4:	464a      	mov	r2, r9
  400dc6:	dce9      	bgt.n	400d9c <_svfprintf_r+0x350>
  400dc8:	4635      	mov	r5, r6
  400dca:	460c      	mov	r4, r1
  400dcc:	4646      	mov	r6, r8
  400dce:	4690      	mov	r8, r2
  400dd0:	3301      	adds	r3, #1
  400dd2:	443c      	add	r4, r7
  400dd4:	2b07      	cmp	r3, #7
  400dd6:	9427      	str	r4, [sp, #156]	; 0x9c
  400dd8:	9326      	str	r3, [sp, #152]	; 0x98
  400dda:	e888 00a0 	stmia.w	r8, {r5, r7}
  400dde:	f300 8381 	bgt.w	4014e4 <_svfprintf_r+0xa98>
  400de2:	f108 0808 	add.w	r8, r8, #8
  400de6:	9b07      	ldr	r3, [sp, #28]
  400de8:	05df      	lsls	r7, r3, #23
  400dea:	f100 8268 	bmi.w	4012be <_svfprintf_r+0x872>
  400dee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400df0:	990e      	ldr	r1, [sp, #56]	; 0x38
  400df2:	f8c8 6000 	str.w	r6, [r8]
  400df6:	3301      	adds	r3, #1
  400df8:	440c      	add	r4, r1
  400dfa:	2b07      	cmp	r3, #7
  400dfc:	9427      	str	r4, [sp, #156]	; 0x9c
  400dfe:	f8c8 1004 	str.w	r1, [r8, #4]
  400e02:	9326      	str	r3, [sp, #152]	; 0x98
  400e04:	f300 834d 	bgt.w	4014a2 <_svfprintf_r+0xa56>
  400e08:	f108 0808 	add.w	r8, r8, #8
  400e0c:	9b07      	ldr	r3, [sp, #28]
  400e0e:	075b      	lsls	r3, r3, #29
  400e10:	d53a      	bpl.n	400e88 <_svfprintf_r+0x43c>
  400e12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  400e14:	9a08      	ldr	r2, [sp, #32]
  400e16:	1a9d      	subs	r5, r3, r2
  400e18:	2d00      	cmp	r5, #0
  400e1a:	dd35      	ble.n	400e88 <_svfprintf_r+0x43c>
  400e1c:	2d10      	cmp	r5, #16
  400e1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400e20:	dd20      	ble.n	400e64 <_svfprintf_r+0x418>
  400e22:	2610      	movs	r6, #16
  400e24:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  400e26:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  400e2a:	e004      	b.n	400e36 <_svfprintf_r+0x3ea>
  400e2c:	3d10      	subs	r5, #16
  400e2e:	2d10      	cmp	r5, #16
  400e30:	f108 0808 	add.w	r8, r8, #8
  400e34:	dd16      	ble.n	400e64 <_svfprintf_r+0x418>
  400e36:	3301      	adds	r3, #1
  400e38:	4a5e      	ldr	r2, [pc, #376]	; (400fb4 <_svfprintf_r+0x568>)
  400e3a:	9326      	str	r3, [sp, #152]	; 0x98
  400e3c:	3410      	adds	r4, #16
  400e3e:	2b07      	cmp	r3, #7
  400e40:	9427      	str	r4, [sp, #156]	; 0x9c
  400e42:	e888 0044 	stmia.w	r8, {r2, r6}
  400e46:	ddf1      	ble.n	400e2c <_svfprintf_r+0x3e0>
  400e48:	aa25      	add	r2, sp, #148	; 0x94
  400e4a:	4659      	mov	r1, fp
  400e4c:	4638      	mov	r0, r7
  400e4e:	f002 ff65 	bl	403d1c <__ssprint_r>
  400e52:	2800      	cmp	r0, #0
  400e54:	f47f aecc 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  400e58:	3d10      	subs	r5, #16
  400e5a:	2d10      	cmp	r5, #16
  400e5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  400e5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  400e60:	46c8      	mov	r8, r9
  400e62:	dce8      	bgt.n	400e36 <_svfprintf_r+0x3ea>
  400e64:	3301      	adds	r3, #1
  400e66:	4a53      	ldr	r2, [pc, #332]	; (400fb4 <_svfprintf_r+0x568>)
  400e68:	9326      	str	r3, [sp, #152]	; 0x98
  400e6a:	442c      	add	r4, r5
  400e6c:	2b07      	cmp	r3, #7
  400e6e:	9427      	str	r4, [sp, #156]	; 0x9c
  400e70:	e888 0024 	stmia.w	r8, {r2, r5}
  400e74:	dd08      	ble.n	400e88 <_svfprintf_r+0x43c>
  400e76:	aa25      	add	r2, sp, #148	; 0x94
  400e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  400e7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  400e7c:	f002 ff4e 	bl	403d1c <__ssprint_r>
  400e80:	2800      	cmp	r0, #0
  400e82:	f47f aeb5 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  400e86:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  400e88:	9b09      	ldr	r3, [sp, #36]	; 0x24
  400e8a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  400e8c:	9908      	ldr	r1, [sp, #32]
  400e8e:	428a      	cmp	r2, r1
  400e90:	bfac      	ite	ge
  400e92:	189b      	addge	r3, r3, r2
  400e94:	185b      	addlt	r3, r3, r1
  400e96:	9309      	str	r3, [sp, #36]	; 0x24
  400e98:	2c00      	cmp	r4, #0
  400e9a:	f040 830d 	bne.w	4014b8 <_svfprintf_r+0xa6c>
  400e9e:	2300      	movs	r3, #0
  400ea0:	9326      	str	r3, [sp, #152]	; 0x98
  400ea2:	46c8      	mov	r8, r9
  400ea4:	e5f9      	b.n	400a9a <_svfprintf_r+0x4e>
  400ea6:	9311      	str	r3, [sp, #68]	; 0x44
  400ea8:	f01b 0320 	ands.w	r3, fp, #32
  400eac:	f040 81e3 	bne.w	401276 <_svfprintf_r+0x82a>
  400eb0:	f01b 0210 	ands.w	r2, fp, #16
  400eb4:	f040 842e 	bne.w	401714 <_svfprintf_r+0xcc8>
  400eb8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  400ebc:	f000 842a 	beq.w	401714 <_svfprintf_r+0xcc8>
  400ec0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  400ec2:	4613      	mov	r3, r2
  400ec4:	460a      	mov	r2, r1
  400ec6:	3204      	adds	r2, #4
  400ec8:	880c      	ldrh	r4, [r1, #0]
  400eca:	920f      	str	r2, [sp, #60]	; 0x3c
  400ecc:	2500      	movs	r5, #0
  400ece:	e6b0      	b.n	400c32 <_svfprintf_r+0x1e6>
  400ed0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  400ed2:	9311      	str	r3, [sp, #68]	; 0x44
  400ed4:	6816      	ldr	r6, [r2, #0]
  400ed6:	2400      	movs	r4, #0
  400ed8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  400edc:	1d15      	adds	r5, r2, #4
  400ede:	2e00      	cmp	r6, #0
  400ee0:	f000 86a7 	beq.w	401c32 <_svfprintf_r+0x11e6>
  400ee4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  400ee6:	1c53      	adds	r3, r2, #1
  400ee8:	f000 8609 	beq.w	401afe <_svfprintf_r+0x10b2>
  400eec:	4621      	mov	r1, r4
  400eee:	4630      	mov	r0, r6
  400ef0:	f002 fa86 	bl	403400 <memchr>
  400ef4:	2800      	cmp	r0, #0
  400ef6:	f000 86e1 	beq.w	401cbc <_svfprintf_r+0x1270>
  400efa:	1b83      	subs	r3, r0, r6
  400efc:	930e      	str	r3, [sp, #56]	; 0x38
  400efe:	940a      	str	r4, [sp, #40]	; 0x28
  400f00:	950f      	str	r5, [sp, #60]	; 0x3c
  400f02:	f8cd b01c 	str.w	fp, [sp, #28]
  400f06:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  400f0a:	9308      	str	r3, [sp, #32]
  400f0c:	9412      	str	r4, [sp, #72]	; 0x48
  400f0e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  400f12:	e6b3      	b.n	400c7c <_svfprintf_r+0x230>
  400f14:	f89a 3000 	ldrb.w	r3, [sl]
  400f18:	2201      	movs	r2, #1
  400f1a:	212b      	movs	r1, #43	; 0x2b
  400f1c:	e5ee      	b.n	400afc <_svfprintf_r+0xb0>
  400f1e:	f04b 0b20 	orr.w	fp, fp, #32
  400f22:	f89a 3000 	ldrb.w	r3, [sl]
  400f26:	e5e9      	b.n	400afc <_svfprintf_r+0xb0>
  400f28:	9311      	str	r3, [sp, #68]	; 0x44
  400f2a:	2a00      	cmp	r2, #0
  400f2c:	f040 8795 	bne.w	401e5a <_svfprintf_r+0x140e>
  400f30:	4b22      	ldr	r3, [pc, #136]	; (400fbc <_svfprintf_r+0x570>)
  400f32:	9318      	str	r3, [sp, #96]	; 0x60
  400f34:	f01b 0f20 	tst.w	fp, #32
  400f38:	f040 8111 	bne.w	40115e <_svfprintf_r+0x712>
  400f3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  400f3e:	f01b 0f10 	tst.w	fp, #16
  400f42:	4613      	mov	r3, r2
  400f44:	f040 83e1 	bne.w	40170a <_svfprintf_r+0xcbe>
  400f48:	f01b 0f40 	tst.w	fp, #64	; 0x40
  400f4c:	f000 83dd 	beq.w	40170a <_svfprintf_r+0xcbe>
  400f50:	3304      	adds	r3, #4
  400f52:	8814      	ldrh	r4, [r2, #0]
  400f54:	930f      	str	r3, [sp, #60]	; 0x3c
  400f56:	2500      	movs	r5, #0
  400f58:	f01b 0f01 	tst.w	fp, #1
  400f5c:	f000 810c 	beq.w	401178 <_svfprintf_r+0x72c>
  400f60:	ea54 0305 	orrs.w	r3, r4, r5
  400f64:	f000 8108 	beq.w	401178 <_svfprintf_r+0x72c>
  400f68:	2330      	movs	r3, #48	; 0x30
  400f6a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  400f6e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  400f72:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  400f76:	f04b 0b02 	orr.w	fp, fp, #2
  400f7a:	2302      	movs	r3, #2
  400f7c:	e659      	b.n	400c32 <_svfprintf_r+0x1e6>
  400f7e:	f89a 3000 	ldrb.w	r3, [sl]
  400f82:	2900      	cmp	r1, #0
  400f84:	f47f adba 	bne.w	400afc <_svfprintf_r+0xb0>
  400f88:	2201      	movs	r2, #1
  400f8a:	2120      	movs	r1, #32
  400f8c:	e5b6      	b.n	400afc <_svfprintf_r+0xb0>
  400f8e:	f04b 0b01 	orr.w	fp, fp, #1
  400f92:	f89a 3000 	ldrb.w	r3, [sl]
  400f96:	e5b1      	b.n	400afc <_svfprintf_r+0xb0>
  400f98:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  400f9a:	6823      	ldr	r3, [r4, #0]
  400f9c:	930d      	str	r3, [sp, #52]	; 0x34
  400f9e:	4618      	mov	r0, r3
  400fa0:	2800      	cmp	r0, #0
  400fa2:	4623      	mov	r3, r4
  400fa4:	f103 0304 	add.w	r3, r3, #4
  400fa8:	f6ff ae0a 	blt.w	400bc0 <_svfprintf_r+0x174>
  400fac:	930f      	str	r3, [sp, #60]	; 0x3c
  400fae:	f89a 3000 	ldrb.w	r3, [sl]
  400fb2:	e5a3      	b.n	400afc <_svfprintf_r+0xb0>
  400fb4:	00405298 	.word	0x00405298
  400fb8:	004052a8 	.word	0x004052a8
  400fbc:	00405278 	.word	0x00405278
  400fc0:	f04b 0b10 	orr.w	fp, fp, #16
  400fc4:	f01b 0f20 	tst.w	fp, #32
  400fc8:	9311      	str	r3, [sp, #68]	; 0x44
  400fca:	f43f ae23 	beq.w	400c14 <_svfprintf_r+0x1c8>
  400fce:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  400fd0:	3507      	adds	r5, #7
  400fd2:	f025 0307 	bic.w	r3, r5, #7
  400fd6:	f103 0208 	add.w	r2, r3, #8
  400fda:	e9d3 4500 	ldrd	r4, r5, [r3]
  400fde:	920f      	str	r2, [sp, #60]	; 0x3c
  400fe0:	2301      	movs	r3, #1
  400fe2:	e626      	b.n	400c32 <_svfprintf_r+0x1e6>
  400fe4:	f89a 3000 	ldrb.w	r3, [sl]
  400fe8:	2b2a      	cmp	r3, #42	; 0x2a
  400fea:	f10a 0401 	add.w	r4, sl, #1
  400fee:	f000 8727 	beq.w	401e40 <_svfprintf_r+0x13f4>
  400ff2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  400ff6:	2809      	cmp	r0, #9
  400ff8:	46a2      	mov	sl, r4
  400ffa:	f200 86ad 	bhi.w	401d58 <_svfprintf_r+0x130c>
  400ffe:	2300      	movs	r3, #0
  401000:	461c      	mov	r4, r3
  401002:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401006:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40100a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40100e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401012:	2809      	cmp	r0, #9
  401014:	d9f5      	bls.n	401002 <_svfprintf_r+0x5b6>
  401016:	940a      	str	r4, [sp, #40]	; 0x28
  401018:	e572      	b.n	400b00 <_svfprintf_r+0xb4>
  40101a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40101e:	f89a 3000 	ldrb.w	r3, [sl]
  401022:	e56b      	b.n	400afc <_svfprintf_r+0xb0>
  401024:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401028:	f89a 3000 	ldrb.w	r3, [sl]
  40102c:	e566      	b.n	400afc <_svfprintf_r+0xb0>
  40102e:	f89a 3000 	ldrb.w	r3, [sl]
  401032:	2b6c      	cmp	r3, #108	; 0x6c
  401034:	bf03      	ittte	eq
  401036:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40103a:	f04b 0b20 	orreq.w	fp, fp, #32
  40103e:	f10a 0a01 	addeq.w	sl, sl, #1
  401042:	f04b 0b10 	orrne.w	fp, fp, #16
  401046:	e559      	b.n	400afc <_svfprintf_r+0xb0>
  401048:	2a00      	cmp	r2, #0
  40104a:	f040 8711 	bne.w	401e70 <_svfprintf_r+0x1424>
  40104e:	f01b 0f20 	tst.w	fp, #32
  401052:	f040 84f9 	bne.w	401a48 <_svfprintf_r+0xffc>
  401056:	f01b 0f10 	tst.w	fp, #16
  40105a:	f040 84ac 	bne.w	4019b6 <_svfprintf_r+0xf6a>
  40105e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401062:	f000 84a8 	beq.w	4019b6 <_svfprintf_r+0xf6a>
  401066:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401068:	6813      	ldr	r3, [r2, #0]
  40106a:	3204      	adds	r2, #4
  40106c:	920f      	str	r2, [sp, #60]	; 0x3c
  40106e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  401072:	801a      	strh	r2, [r3, #0]
  401074:	e511      	b.n	400a9a <_svfprintf_r+0x4e>
  401076:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401078:	4bb3      	ldr	r3, [pc, #716]	; (401348 <_svfprintf_r+0x8fc>)
  40107a:	680c      	ldr	r4, [r1, #0]
  40107c:	9318      	str	r3, [sp, #96]	; 0x60
  40107e:	2230      	movs	r2, #48	; 0x30
  401080:	2378      	movs	r3, #120	; 0x78
  401082:	3104      	adds	r1, #4
  401084:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401088:	9311      	str	r3, [sp, #68]	; 0x44
  40108a:	f04b 0b02 	orr.w	fp, fp, #2
  40108e:	910f      	str	r1, [sp, #60]	; 0x3c
  401090:	2500      	movs	r5, #0
  401092:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  401096:	2302      	movs	r3, #2
  401098:	e5cb      	b.n	400c32 <_svfprintf_r+0x1e6>
  40109a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40109c:	9311      	str	r3, [sp, #68]	; 0x44
  40109e:	680a      	ldr	r2, [r1, #0]
  4010a0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4010a4:	2300      	movs	r3, #0
  4010a6:	460a      	mov	r2, r1
  4010a8:	461f      	mov	r7, r3
  4010aa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4010ae:	3204      	adds	r2, #4
  4010b0:	2301      	movs	r3, #1
  4010b2:	9308      	str	r3, [sp, #32]
  4010b4:	f8cd b01c 	str.w	fp, [sp, #28]
  4010b8:	970a      	str	r7, [sp, #40]	; 0x28
  4010ba:	9712      	str	r7, [sp, #72]	; 0x48
  4010bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4010be:	930e      	str	r3, [sp, #56]	; 0x38
  4010c0:	ae28      	add	r6, sp, #160	; 0xa0
  4010c2:	e5df      	b.n	400c84 <_svfprintf_r+0x238>
  4010c4:	9311      	str	r3, [sp, #68]	; 0x44
  4010c6:	2a00      	cmp	r2, #0
  4010c8:	f040 86ea 	bne.w	401ea0 <_svfprintf_r+0x1454>
  4010cc:	f01b 0f20 	tst.w	fp, #32
  4010d0:	d15d      	bne.n	40118e <_svfprintf_r+0x742>
  4010d2:	f01b 0f10 	tst.w	fp, #16
  4010d6:	f040 8308 	bne.w	4016ea <_svfprintf_r+0xc9e>
  4010da:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4010de:	f000 8304 	beq.w	4016ea <_svfprintf_r+0xc9e>
  4010e2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4010e4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4010e8:	3104      	adds	r1, #4
  4010ea:	17e5      	asrs	r5, r4, #31
  4010ec:	4622      	mov	r2, r4
  4010ee:	462b      	mov	r3, r5
  4010f0:	910f      	str	r1, [sp, #60]	; 0x3c
  4010f2:	2a00      	cmp	r2, #0
  4010f4:	f173 0300 	sbcs.w	r3, r3, #0
  4010f8:	db58      	blt.n	4011ac <_svfprintf_r+0x760>
  4010fa:	990a      	ldr	r1, [sp, #40]	; 0x28
  4010fc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401100:	1c4a      	adds	r2, r1, #1
  401102:	f04f 0301 	mov.w	r3, #1
  401106:	f47f ad9b 	bne.w	400c40 <_svfprintf_r+0x1f4>
  40110a:	ea54 0205 	orrs.w	r2, r4, r5
  40110e:	f000 81df 	beq.w	4014d0 <_svfprintf_r+0xa84>
  401112:	f8cd b01c 	str.w	fp, [sp, #28]
  401116:	2b01      	cmp	r3, #1
  401118:	f000 827b 	beq.w	401612 <_svfprintf_r+0xbc6>
  40111c:	2b02      	cmp	r3, #2
  40111e:	f040 8206 	bne.w	40152e <_svfprintf_r+0xae2>
  401122:	9818      	ldr	r0, [sp, #96]	; 0x60
  401124:	464e      	mov	r6, r9
  401126:	0923      	lsrs	r3, r4, #4
  401128:	f004 010f 	and.w	r1, r4, #15
  40112c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401130:	092a      	lsrs	r2, r5, #4
  401132:	461c      	mov	r4, r3
  401134:	4615      	mov	r5, r2
  401136:	5c43      	ldrb	r3, [r0, r1]
  401138:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40113c:	ea54 0305 	orrs.w	r3, r4, r5
  401140:	d1f1      	bne.n	401126 <_svfprintf_r+0x6da>
  401142:	eba9 0306 	sub.w	r3, r9, r6
  401146:	930e      	str	r3, [sp, #56]	; 0x38
  401148:	e590      	b.n	400c6c <_svfprintf_r+0x220>
  40114a:	9311      	str	r3, [sp, #68]	; 0x44
  40114c:	2a00      	cmp	r2, #0
  40114e:	f040 86a3 	bne.w	401e98 <_svfprintf_r+0x144c>
  401152:	4b7e      	ldr	r3, [pc, #504]	; (40134c <_svfprintf_r+0x900>)
  401154:	9318      	str	r3, [sp, #96]	; 0x60
  401156:	f01b 0f20 	tst.w	fp, #32
  40115a:	f43f aeef 	beq.w	400f3c <_svfprintf_r+0x4f0>
  40115e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401160:	3507      	adds	r5, #7
  401162:	f025 0307 	bic.w	r3, r5, #7
  401166:	f103 0208 	add.w	r2, r3, #8
  40116a:	f01b 0f01 	tst.w	fp, #1
  40116e:	920f      	str	r2, [sp, #60]	; 0x3c
  401170:	e9d3 4500 	ldrd	r4, r5, [r3]
  401174:	f47f aef4 	bne.w	400f60 <_svfprintf_r+0x514>
  401178:	2302      	movs	r3, #2
  40117a:	e55a      	b.n	400c32 <_svfprintf_r+0x1e6>
  40117c:	9311      	str	r3, [sp, #68]	; 0x44
  40117e:	2a00      	cmp	r2, #0
  401180:	f040 8686 	bne.w	401e90 <_svfprintf_r+0x1444>
  401184:	f04b 0b10 	orr.w	fp, fp, #16
  401188:	f01b 0f20 	tst.w	fp, #32
  40118c:	d0a1      	beq.n	4010d2 <_svfprintf_r+0x686>
  40118e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401190:	3507      	adds	r5, #7
  401192:	f025 0507 	bic.w	r5, r5, #7
  401196:	e9d5 2300 	ldrd	r2, r3, [r5]
  40119a:	2a00      	cmp	r2, #0
  40119c:	f105 0108 	add.w	r1, r5, #8
  4011a0:	461d      	mov	r5, r3
  4011a2:	f173 0300 	sbcs.w	r3, r3, #0
  4011a6:	910f      	str	r1, [sp, #60]	; 0x3c
  4011a8:	4614      	mov	r4, r2
  4011aa:	daa6      	bge.n	4010fa <_svfprintf_r+0x6ae>
  4011ac:	272d      	movs	r7, #45	; 0x2d
  4011ae:	4264      	negs	r4, r4
  4011b0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4011b4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4011b8:	2301      	movs	r3, #1
  4011ba:	e53d      	b.n	400c38 <_svfprintf_r+0x1ec>
  4011bc:	9311      	str	r3, [sp, #68]	; 0x44
  4011be:	2a00      	cmp	r2, #0
  4011c0:	f040 8662 	bne.w	401e88 <_svfprintf_r+0x143c>
  4011c4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4011c6:	3507      	adds	r5, #7
  4011c8:	f025 0307 	bic.w	r3, r5, #7
  4011cc:	f103 0208 	add.w	r2, r3, #8
  4011d0:	920f      	str	r2, [sp, #60]	; 0x3c
  4011d2:	681a      	ldr	r2, [r3, #0]
  4011d4:	9215      	str	r2, [sp, #84]	; 0x54
  4011d6:	685b      	ldr	r3, [r3, #4]
  4011d8:	9314      	str	r3, [sp, #80]	; 0x50
  4011da:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4011dc:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4011de:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4011e2:	4628      	mov	r0, r5
  4011e4:	4621      	mov	r1, r4
  4011e6:	f04f 32ff 	mov.w	r2, #4294967295
  4011ea:	4b59      	ldr	r3, [pc, #356]	; (401350 <_svfprintf_r+0x904>)
  4011ec:	f003 fe5c 	bl	404ea8 <__aeabi_dcmpun>
  4011f0:	2800      	cmp	r0, #0
  4011f2:	f040 834a 	bne.w	40188a <_svfprintf_r+0xe3e>
  4011f6:	4628      	mov	r0, r5
  4011f8:	4621      	mov	r1, r4
  4011fa:	f04f 32ff 	mov.w	r2, #4294967295
  4011fe:	4b54      	ldr	r3, [pc, #336]	; (401350 <_svfprintf_r+0x904>)
  401200:	f003 fe34 	bl	404e6c <__aeabi_dcmple>
  401204:	2800      	cmp	r0, #0
  401206:	f040 8340 	bne.w	40188a <_svfprintf_r+0xe3e>
  40120a:	a815      	add	r0, sp, #84	; 0x54
  40120c:	c80d      	ldmia	r0, {r0, r2, r3}
  40120e:	9914      	ldr	r1, [sp, #80]	; 0x50
  401210:	f003 fe22 	bl	404e58 <__aeabi_dcmplt>
  401214:	2800      	cmp	r0, #0
  401216:	f040 8530 	bne.w	401c7a <_svfprintf_r+0x122e>
  40121a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40121e:	4e4d      	ldr	r6, [pc, #308]	; (401354 <_svfprintf_r+0x908>)
  401220:	4b4d      	ldr	r3, [pc, #308]	; (401358 <_svfprintf_r+0x90c>)
  401222:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  401226:	9007      	str	r0, [sp, #28]
  401228:	9811      	ldr	r0, [sp, #68]	; 0x44
  40122a:	2203      	movs	r2, #3
  40122c:	2100      	movs	r1, #0
  40122e:	9208      	str	r2, [sp, #32]
  401230:	910a      	str	r1, [sp, #40]	; 0x28
  401232:	2847      	cmp	r0, #71	; 0x47
  401234:	bfd8      	it	le
  401236:	461e      	movle	r6, r3
  401238:	920e      	str	r2, [sp, #56]	; 0x38
  40123a:	9112      	str	r1, [sp, #72]	; 0x48
  40123c:	e51e      	b.n	400c7c <_svfprintf_r+0x230>
  40123e:	f04b 0b08 	orr.w	fp, fp, #8
  401242:	f89a 3000 	ldrb.w	r3, [sl]
  401246:	e459      	b.n	400afc <_svfprintf_r+0xb0>
  401248:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40124c:	2300      	movs	r3, #0
  40124e:	461c      	mov	r4, r3
  401250:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401254:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401258:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40125c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401260:	2809      	cmp	r0, #9
  401262:	d9f5      	bls.n	401250 <_svfprintf_r+0x804>
  401264:	940d      	str	r4, [sp, #52]	; 0x34
  401266:	e44b      	b.n	400b00 <_svfprintf_r+0xb4>
  401268:	f04b 0b10 	orr.w	fp, fp, #16
  40126c:	9311      	str	r3, [sp, #68]	; 0x44
  40126e:	f01b 0320 	ands.w	r3, fp, #32
  401272:	f43f ae1d 	beq.w	400eb0 <_svfprintf_r+0x464>
  401276:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401278:	3507      	adds	r5, #7
  40127a:	f025 0307 	bic.w	r3, r5, #7
  40127e:	f103 0208 	add.w	r2, r3, #8
  401282:	e9d3 4500 	ldrd	r4, r5, [r3]
  401286:	920f      	str	r2, [sp, #60]	; 0x3c
  401288:	2300      	movs	r3, #0
  40128a:	e4d2      	b.n	400c32 <_svfprintf_r+0x1e6>
  40128c:	9311      	str	r3, [sp, #68]	; 0x44
  40128e:	2a00      	cmp	r2, #0
  401290:	f040 85e7 	bne.w	401e62 <_svfprintf_r+0x1416>
  401294:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401296:	2a00      	cmp	r2, #0
  401298:	f43f aca3 	beq.w	400be2 <_svfprintf_r+0x196>
  40129c:	2300      	movs	r3, #0
  40129e:	2101      	movs	r1, #1
  4012a0:	461f      	mov	r7, r3
  4012a2:	9108      	str	r1, [sp, #32]
  4012a4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4012a8:	f8cd b01c 	str.w	fp, [sp, #28]
  4012ac:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4012b0:	930a      	str	r3, [sp, #40]	; 0x28
  4012b2:	9312      	str	r3, [sp, #72]	; 0x48
  4012b4:	910e      	str	r1, [sp, #56]	; 0x38
  4012b6:	ae28      	add	r6, sp, #160	; 0xa0
  4012b8:	e4e4      	b.n	400c84 <_svfprintf_r+0x238>
  4012ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4012bc:	e534      	b.n	400d28 <_svfprintf_r+0x2dc>
  4012be:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4012c0:	2b65      	cmp	r3, #101	; 0x65
  4012c2:	f340 80a7 	ble.w	401414 <_svfprintf_r+0x9c8>
  4012c6:	a815      	add	r0, sp, #84	; 0x54
  4012c8:	c80d      	ldmia	r0, {r0, r2, r3}
  4012ca:	9914      	ldr	r1, [sp, #80]	; 0x50
  4012cc:	f003 fdba 	bl	404e44 <__aeabi_dcmpeq>
  4012d0:	2800      	cmp	r0, #0
  4012d2:	f000 8150 	beq.w	401576 <_svfprintf_r+0xb2a>
  4012d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4012d8:	4a20      	ldr	r2, [pc, #128]	; (40135c <_svfprintf_r+0x910>)
  4012da:	f8c8 2000 	str.w	r2, [r8]
  4012de:	3301      	adds	r3, #1
  4012e0:	3401      	adds	r4, #1
  4012e2:	2201      	movs	r2, #1
  4012e4:	2b07      	cmp	r3, #7
  4012e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4012e8:	9326      	str	r3, [sp, #152]	; 0x98
  4012ea:	f8c8 2004 	str.w	r2, [r8, #4]
  4012ee:	f300 836a 	bgt.w	4019c6 <_svfprintf_r+0xf7a>
  4012f2:	f108 0808 	add.w	r8, r8, #8
  4012f6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4012f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4012fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4012fc:	4293      	cmp	r3, r2
  4012fe:	db03      	blt.n	401308 <_svfprintf_r+0x8bc>
  401300:	9b07      	ldr	r3, [sp, #28]
  401302:	07dd      	lsls	r5, r3, #31
  401304:	f57f ad82 	bpl.w	400e0c <_svfprintf_r+0x3c0>
  401308:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40130a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40130c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40130e:	f8c8 2000 	str.w	r2, [r8]
  401312:	3301      	adds	r3, #1
  401314:	440c      	add	r4, r1
  401316:	2b07      	cmp	r3, #7
  401318:	f8c8 1004 	str.w	r1, [r8, #4]
  40131c:	9427      	str	r4, [sp, #156]	; 0x9c
  40131e:	9326      	str	r3, [sp, #152]	; 0x98
  401320:	f300 839e 	bgt.w	401a60 <_svfprintf_r+0x1014>
  401324:	f108 0808 	add.w	r8, r8, #8
  401328:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40132a:	1e5e      	subs	r6, r3, #1
  40132c:	2e00      	cmp	r6, #0
  40132e:	f77f ad6d 	ble.w	400e0c <_svfprintf_r+0x3c0>
  401332:	2e10      	cmp	r6, #16
  401334:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401336:	4d0a      	ldr	r5, [pc, #40]	; (401360 <_svfprintf_r+0x914>)
  401338:	f340 81f5 	ble.w	401726 <_svfprintf_r+0xcda>
  40133c:	4622      	mov	r2, r4
  40133e:	2710      	movs	r7, #16
  401340:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401344:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  401346:	e013      	b.n	401370 <_svfprintf_r+0x924>
  401348:	00405278 	.word	0x00405278
  40134c:	00405264 	.word	0x00405264
  401350:	7fefffff 	.word	0x7fefffff
  401354:	00405258 	.word	0x00405258
  401358:	00405254 	.word	0x00405254
  40135c:	00405294 	.word	0x00405294
  401360:	004052a8 	.word	0x004052a8
  401364:	f108 0808 	add.w	r8, r8, #8
  401368:	3e10      	subs	r6, #16
  40136a:	2e10      	cmp	r6, #16
  40136c:	f340 81da 	ble.w	401724 <_svfprintf_r+0xcd8>
  401370:	3301      	adds	r3, #1
  401372:	3210      	adds	r2, #16
  401374:	2b07      	cmp	r3, #7
  401376:	9227      	str	r2, [sp, #156]	; 0x9c
  401378:	9326      	str	r3, [sp, #152]	; 0x98
  40137a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40137e:	ddf1      	ble.n	401364 <_svfprintf_r+0x918>
  401380:	aa25      	add	r2, sp, #148	; 0x94
  401382:	4621      	mov	r1, r4
  401384:	4658      	mov	r0, fp
  401386:	f002 fcc9 	bl	403d1c <__ssprint_r>
  40138a:	2800      	cmp	r0, #0
  40138c:	f47f ac30 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401390:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401392:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401394:	46c8      	mov	r8, r9
  401396:	e7e7      	b.n	401368 <_svfprintf_r+0x91c>
  401398:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40139a:	9a08      	ldr	r2, [sp, #32]
  40139c:	1a9f      	subs	r7, r3, r2
  40139e:	2f00      	cmp	r7, #0
  4013a0:	f77f ace5 	ble.w	400d6e <_svfprintf_r+0x322>
  4013a4:	2f10      	cmp	r7, #16
  4013a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4013a8:	4db6      	ldr	r5, [pc, #728]	; (401684 <_svfprintf_r+0xc38>)
  4013aa:	dd27      	ble.n	4013fc <_svfprintf_r+0x9b0>
  4013ac:	4642      	mov	r2, r8
  4013ae:	4621      	mov	r1, r4
  4013b0:	46b0      	mov	r8, r6
  4013b2:	f04f 0b10 	mov.w	fp, #16
  4013b6:	462e      	mov	r6, r5
  4013b8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4013ba:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4013bc:	e004      	b.n	4013c8 <_svfprintf_r+0x97c>
  4013be:	3f10      	subs	r7, #16
  4013c0:	2f10      	cmp	r7, #16
  4013c2:	f102 0208 	add.w	r2, r2, #8
  4013c6:	dd15      	ble.n	4013f4 <_svfprintf_r+0x9a8>
  4013c8:	3301      	adds	r3, #1
  4013ca:	3110      	adds	r1, #16
  4013cc:	2b07      	cmp	r3, #7
  4013ce:	9127      	str	r1, [sp, #156]	; 0x9c
  4013d0:	9326      	str	r3, [sp, #152]	; 0x98
  4013d2:	e882 0840 	stmia.w	r2, {r6, fp}
  4013d6:	ddf2      	ble.n	4013be <_svfprintf_r+0x972>
  4013d8:	aa25      	add	r2, sp, #148	; 0x94
  4013da:	4629      	mov	r1, r5
  4013dc:	4620      	mov	r0, r4
  4013de:	f002 fc9d 	bl	403d1c <__ssprint_r>
  4013e2:	2800      	cmp	r0, #0
  4013e4:	f47f ac04 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  4013e8:	3f10      	subs	r7, #16
  4013ea:	2f10      	cmp	r7, #16
  4013ec:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4013ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4013f0:	464a      	mov	r2, r9
  4013f2:	dce9      	bgt.n	4013c8 <_svfprintf_r+0x97c>
  4013f4:	4635      	mov	r5, r6
  4013f6:	460c      	mov	r4, r1
  4013f8:	4646      	mov	r6, r8
  4013fa:	4690      	mov	r8, r2
  4013fc:	3301      	adds	r3, #1
  4013fe:	443c      	add	r4, r7
  401400:	2b07      	cmp	r3, #7
  401402:	9427      	str	r4, [sp, #156]	; 0x9c
  401404:	9326      	str	r3, [sp, #152]	; 0x98
  401406:	e888 00a0 	stmia.w	r8, {r5, r7}
  40140a:	f300 8232 	bgt.w	401872 <_svfprintf_r+0xe26>
  40140e:	f108 0808 	add.w	r8, r8, #8
  401412:	e4ac      	b.n	400d6e <_svfprintf_r+0x322>
  401414:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401416:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401418:	2b01      	cmp	r3, #1
  40141a:	f340 81fe 	ble.w	40181a <_svfprintf_r+0xdce>
  40141e:	3701      	adds	r7, #1
  401420:	3401      	adds	r4, #1
  401422:	2301      	movs	r3, #1
  401424:	2f07      	cmp	r7, #7
  401426:	9427      	str	r4, [sp, #156]	; 0x9c
  401428:	9726      	str	r7, [sp, #152]	; 0x98
  40142a:	f8c8 6000 	str.w	r6, [r8]
  40142e:	f8c8 3004 	str.w	r3, [r8, #4]
  401432:	f300 8203 	bgt.w	40183c <_svfprintf_r+0xdf0>
  401436:	f108 0808 	add.w	r8, r8, #8
  40143a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40143c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40143e:	f8c8 3000 	str.w	r3, [r8]
  401442:	3701      	adds	r7, #1
  401444:	4414      	add	r4, r2
  401446:	2f07      	cmp	r7, #7
  401448:	9427      	str	r4, [sp, #156]	; 0x9c
  40144a:	9726      	str	r7, [sp, #152]	; 0x98
  40144c:	f8c8 2004 	str.w	r2, [r8, #4]
  401450:	f300 8200 	bgt.w	401854 <_svfprintf_r+0xe08>
  401454:	f108 0808 	add.w	r8, r8, #8
  401458:	a815      	add	r0, sp, #84	; 0x54
  40145a:	c80d      	ldmia	r0, {r0, r2, r3}
  40145c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40145e:	f003 fcf1 	bl	404e44 <__aeabi_dcmpeq>
  401462:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401464:	2800      	cmp	r0, #0
  401466:	f040 8101 	bne.w	40166c <_svfprintf_r+0xc20>
  40146a:	3b01      	subs	r3, #1
  40146c:	3701      	adds	r7, #1
  40146e:	3601      	adds	r6, #1
  401470:	441c      	add	r4, r3
  401472:	2f07      	cmp	r7, #7
  401474:	9726      	str	r7, [sp, #152]	; 0x98
  401476:	9427      	str	r4, [sp, #156]	; 0x9c
  401478:	f8c8 6000 	str.w	r6, [r8]
  40147c:	f8c8 3004 	str.w	r3, [r8, #4]
  401480:	f300 8127 	bgt.w	4016d2 <_svfprintf_r+0xc86>
  401484:	f108 0808 	add.w	r8, r8, #8
  401488:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40148a:	f8c8 2004 	str.w	r2, [r8, #4]
  40148e:	3701      	adds	r7, #1
  401490:	4414      	add	r4, r2
  401492:	ab21      	add	r3, sp, #132	; 0x84
  401494:	2f07      	cmp	r7, #7
  401496:	9427      	str	r4, [sp, #156]	; 0x9c
  401498:	9726      	str	r7, [sp, #152]	; 0x98
  40149a:	f8c8 3000 	str.w	r3, [r8]
  40149e:	f77f acb3 	ble.w	400e08 <_svfprintf_r+0x3bc>
  4014a2:	aa25      	add	r2, sp, #148	; 0x94
  4014a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4014a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4014a8:	f002 fc38 	bl	403d1c <__ssprint_r>
  4014ac:	2800      	cmp	r0, #0
  4014ae:	f47f ab9f 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  4014b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4014b4:	46c8      	mov	r8, r9
  4014b6:	e4a9      	b.n	400e0c <_svfprintf_r+0x3c0>
  4014b8:	aa25      	add	r2, sp, #148	; 0x94
  4014ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4014bc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4014be:	f002 fc2d 	bl	403d1c <__ssprint_r>
  4014c2:	2800      	cmp	r0, #0
  4014c4:	f43f aceb 	beq.w	400e9e <_svfprintf_r+0x452>
  4014c8:	f7ff bb92 	b.w	400bf0 <_svfprintf_r+0x1a4>
  4014cc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4014d0:	2b01      	cmp	r3, #1
  4014d2:	f000 8134 	beq.w	40173e <_svfprintf_r+0xcf2>
  4014d6:	2b02      	cmp	r3, #2
  4014d8:	d125      	bne.n	401526 <_svfprintf_r+0xada>
  4014da:	f8cd b01c 	str.w	fp, [sp, #28]
  4014de:	2400      	movs	r4, #0
  4014e0:	2500      	movs	r5, #0
  4014e2:	e61e      	b.n	401122 <_svfprintf_r+0x6d6>
  4014e4:	aa25      	add	r2, sp, #148	; 0x94
  4014e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4014e8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4014ea:	f002 fc17 	bl	403d1c <__ssprint_r>
  4014ee:	2800      	cmp	r0, #0
  4014f0:	f47f ab7e 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  4014f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4014f6:	46c8      	mov	r8, r9
  4014f8:	e475      	b.n	400de6 <_svfprintf_r+0x39a>
  4014fa:	aa25      	add	r2, sp, #148	; 0x94
  4014fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4014fe:	980c      	ldr	r0, [sp, #48]	; 0x30
  401500:	f002 fc0c 	bl	403d1c <__ssprint_r>
  401504:	2800      	cmp	r0, #0
  401506:	f47f ab73 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  40150a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40150c:	46c8      	mov	r8, r9
  40150e:	e41b      	b.n	400d48 <_svfprintf_r+0x2fc>
  401510:	aa25      	add	r2, sp, #148	; 0x94
  401512:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401514:	980c      	ldr	r0, [sp, #48]	; 0x30
  401516:	f002 fc01 	bl	403d1c <__ssprint_r>
  40151a:	2800      	cmp	r0, #0
  40151c:	f47f ab68 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401520:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401522:	46c8      	mov	r8, r9
  401524:	e420      	b.n	400d68 <_svfprintf_r+0x31c>
  401526:	f8cd b01c 	str.w	fp, [sp, #28]
  40152a:	2400      	movs	r4, #0
  40152c:	2500      	movs	r5, #0
  40152e:	4649      	mov	r1, r9
  401530:	e000      	b.n	401534 <_svfprintf_r+0xae8>
  401532:	4631      	mov	r1, r6
  401534:	08e2      	lsrs	r2, r4, #3
  401536:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40153a:	08e8      	lsrs	r0, r5, #3
  40153c:	f004 0307 	and.w	r3, r4, #7
  401540:	4605      	mov	r5, r0
  401542:	4614      	mov	r4, r2
  401544:	3330      	adds	r3, #48	; 0x30
  401546:	ea54 0205 	orrs.w	r2, r4, r5
  40154a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40154e:	f101 36ff 	add.w	r6, r1, #4294967295
  401552:	d1ee      	bne.n	401532 <_svfprintf_r+0xae6>
  401554:	9a07      	ldr	r2, [sp, #28]
  401556:	07d2      	lsls	r2, r2, #31
  401558:	f57f adf3 	bpl.w	401142 <_svfprintf_r+0x6f6>
  40155c:	2b30      	cmp	r3, #48	; 0x30
  40155e:	f43f adf0 	beq.w	401142 <_svfprintf_r+0x6f6>
  401562:	3902      	subs	r1, #2
  401564:	2330      	movs	r3, #48	; 0x30
  401566:	f806 3c01 	strb.w	r3, [r6, #-1]
  40156a:	eba9 0301 	sub.w	r3, r9, r1
  40156e:	930e      	str	r3, [sp, #56]	; 0x38
  401570:	460e      	mov	r6, r1
  401572:	f7ff bb7b 	b.w	400c6c <_svfprintf_r+0x220>
  401576:	991f      	ldr	r1, [sp, #124]	; 0x7c
  401578:	2900      	cmp	r1, #0
  40157a:	f340 822e 	ble.w	4019da <_svfprintf_r+0xf8e>
  40157e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401580:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401582:	4293      	cmp	r3, r2
  401584:	bfa8      	it	ge
  401586:	4613      	movge	r3, r2
  401588:	2b00      	cmp	r3, #0
  40158a:	461f      	mov	r7, r3
  40158c:	dd0d      	ble.n	4015aa <_svfprintf_r+0xb5e>
  40158e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401590:	f8c8 6000 	str.w	r6, [r8]
  401594:	3301      	adds	r3, #1
  401596:	443c      	add	r4, r7
  401598:	2b07      	cmp	r3, #7
  40159a:	9427      	str	r4, [sp, #156]	; 0x9c
  40159c:	f8c8 7004 	str.w	r7, [r8, #4]
  4015a0:	9326      	str	r3, [sp, #152]	; 0x98
  4015a2:	f300 831f 	bgt.w	401be4 <_svfprintf_r+0x1198>
  4015a6:	f108 0808 	add.w	r8, r8, #8
  4015aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4015ac:	2f00      	cmp	r7, #0
  4015ae:	bfa8      	it	ge
  4015b0:	1bdb      	subge	r3, r3, r7
  4015b2:	2b00      	cmp	r3, #0
  4015b4:	461f      	mov	r7, r3
  4015b6:	f340 80d6 	ble.w	401766 <_svfprintf_r+0xd1a>
  4015ba:	2f10      	cmp	r7, #16
  4015bc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4015be:	4d31      	ldr	r5, [pc, #196]	; (401684 <_svfprintf_r+0xc38>)
  4015c0:	f340 81ed 	ble.w	40199e <_svfprintf_r+0xf52>
  4015c4:	4642      	mov	r2, r8
  4015c6:	4621      	mov	r1, r4
  4015c8:	46b0      	mov	r8, r6
  4015ca:	f04f 0b10 	mov.w	fp, #16
  4015ce:	462e      	mov	r6, r5
  4015d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4015d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4015d4:	e004      	b.n	4015e0 <_svfprintf_r+0xb94>
  4015d6:	3208      	adds	r2, #8
  4015d8:	3f10      	subs	r7, #16
  4015da:	2f10      	cmp	r7, #16
  4015dc:	f340 81db 	ble.w	401996 <_svfprintf_r+0xf4a>
  4015e0:	3301      	adds	r3, #1
  4015e2:	3110      	adds	r1, #16
  4015e4:	2b07      	cmp	r3, #7
  4015e6:	9127      	str	r1, [sp, #156]	; 0x9c
  4015e8:	9326      	str	r3, [sp, #152]	; 0x98
  4015ea:	e882 0840 	stmia.w	r2, {r6, fp}
  4015ee:	ddf2      	ble.n	4015d6 <_svfprintf_r+0xb8a>
  4015f0:	aa25      	add	r2, sp, #148	; 0x94
  4015f2:	4629      	mov	r1, r5
  4015f4:	4620      	mov	r0, r4
  4015f6:	f002 fb91 	bl	403d1c <__ssprint_r>
  4015fa:	2800      	cmp	r0, #0
  4015fc:	f47f aaf8 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401600:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401602:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401604:	464a      	mov	r2, r9
  401606:	e7e7      	b.n	4015d8 <_svfprintf_r+0xb8c>
  401608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40160a:	930e      	str	r3, [sp, #56]	; 0x38
  40160c:	464e      	mov	r6, r9
  40160e:	f7ff bb2d 	b.w	400c6c <_svfprintf_r+0x220>
  401612:	2d00      	cmp	r5, #0
  401614:	bf08      	it	eq
  401616:	2c0a      	cmpeq	r4, #10
  401618:	f0c0 808f 	bcc.w	40173a <_svfprintf_r+0xcee>
  40161c:	464e      	mov	r6, r9
  40161e:	4620      	mov	r0, r4
  401620:	4629      	mov	r1, r5
  401622:	220a      	movs	r2, #10
  401624:	2300      	movs	r3, #0
  401626:	f003 fc7d 	bl	404f24 <__aeabi_uldivmod>
  40162a:	3230      	adds	r2, #48	; 0x30
  40162c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  401630:	4620      	mov	r0, r4
  401632:	4629      	mov	r1, r5
  401634:	2300      	movs	r3, #0
  401636:	220a      	movs	r2, #10
  401638:	f003 fc74 	bl	404f24 <__aeabi_uldivmod>
  40163c:	4604      	mov	r4, r0
  40163e:	460d      	mov	r5, r1
  401640:	ea54 0305 	orrs.w	r3, r4, r5
  401644:	d1eb      	bne.n	40161e <_svfprintf_r+0xbd2>
  401646:	eba9 0306 	sub.w	r3, r9, r6
  40164a:	930e      	str	r3, [sp, #56]	; 0x38
  40164c:	f7ff bb0e 	b.w	400c6c <_svfprintf_r+0x220>
  401650:	aa25      	add	r2, sp, #148	; 0x94
  401652:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401654:	980c      	ldr	r0, [sp, #48]	; 0x30
  401656:	f002 fb61 	bl	403d1c <__ssprint_r>
  40165a:	2800      	cmp	r0, #0
  40165c:	f47f aac8 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401660:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401664:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401666:	46c8      	mov	r8, r9
  401668:	f7ff bb5e 	b.w	400d28 <_svfprintf_r+0x2dc>
  40166c:	1e5e      	subs	r6, r3, #1
  40166e:	2e00      	cmp	r6, #0
  401670:	f77f af0a 	ble.w	401488 <_svfprintf_r+0xa3c>
  401674:	2e10      	cmp	r6, #16
  401676:	4d03      	ldr	r5, [pc, #12]	; (401684 <_svfprintf_r+0xc38>)
  401678:	dd22      	ble.n	4016c0 <_svfprintf_r+0xc74>
  40167a:	4622      	mov	r2, r4
  40167c:	f04f 0b10 	mov.w	fp, #16
  401680:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401682:	e006      	b.n	401692 <_svfprintf_r+0xc46>
  401684:	004052a8 	.word	0x004052a8
  401688:	3e10      	subs	r6, #16
  40168a:	2e10      	cmp	r6, #16
  40168c:	f108 0808 	add.w	r8, r8, #8
  401690:	dd15      	ble.n	4016be <_svfprintf_r+0xc72>
  401692:	3701      	adds	r7, #1
  401694:	3210      	adds	r2, #16
  401696:	2f07      	cmp	r7, #7
  401698:	9227      	str	r2, [sp, #156]	; 0x9c
  40169a:	9726      	str	r7, [sp, #152]	; 0x98
  40169c:	e888 0820 	stmia.w	r8, {r5, fp}
  4016a0:	ddf2      	ble.n	401688 <_svfprintf_r+0xc3c>
  4016a2:	aa25      	add	r2, sp, #148	; 0x94
  4016a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4016a6:	4620      	mov	r0, r4
  4016a8:	f002 fb38 	bl	403d1c <__ssprint_r>
  4016ac:	2800      	cmp	r0, #0
  4016ae:	f47f aa9f 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  4016b2:	3e10      	subs	r6, #16
  4016b4:	2e10      	cmp	r6, #16
  4016b6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4016b8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4016ba:	46c8      	mov	r8, r9
  4016bc:	dce9      	bgt.n	401692 <_svfprintf_r+0xc46>
  4016be:	4614      	mov	r4, r2
  4016c0:	3701      	adds	r7, #1
  4016c2:	4434      	add	r4, r6
  4016c4:	2f07      	cmp	r7, #7
  4016c6:	9427      	str	r4, [sp, #156]	; 0x9c
  4016c8:	9726      	str	r7, [sp, #152]	; 0x98
  4016ca:	e888 0060 	stmia.w	r8, {r5, r6}
  4016ce:	f77f aed9 	ble.w	401484 <_svfprintf_r+0xa38>
  4016d2:	aa25      	add	r2, sp, #148	; 0x94
  4016d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4016d6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4016d8:	f002 fb20 	bl	403d1c <__ssprint_r>
  4016dc:	2800      	cmp	r0, #0
  4016de:	f47f aa87 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  4016e2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4016e4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4016e6:	46c8      	mov	r8, r9
  4016e8:	e6ce      	b.n	401488 <_svfprintf_r+0xa3c>
  4016ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4016ec:	6814      	ldr	r4, [r2, #0]
  4016ee:	4613      	mov	r3, r2
  4016f0:	3304      	adds	r3, #4
  4016f2:	17e5      	asrs	r5, r4, #31
  4016f4:	930f      	str	r3, [sp, #60]	; 0x3c
  4016f6:	4622      	mov	r2, r4
  4016f8:	462b      	mov	r3, r5
  4016fa:	e4fa      	b.n	4010f2 <_svfprintf_r+0x6a6>
  4016fc:	3204      	adds	r2, #4
  4016fe:	681c      	ldr	r4, [r3, #0]
  401700:	920f      	str	r2, [sp, #60]	; 0x3c
  401702:	2301      	movs	r3, #1
  401704:	2500      	movs	r5, #0
  401706:	f7ff ba94 	b.w	400c32 <_svfprintf_r+0x1e6>
  40170a:	681c      	ldr	r4, [r3, #0]
  40170c:	3304      	adds	r3, #4
  40170e:	930f      	str	r3, [sp, #60]	; 0x3c
  401710:	2500      	movs	r5, #0
  401712:	e421      	b.n	400f58 <_svfprintf_r+0x50c>
  401714:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401716:	460a      	mov	r2, r1
  401718:	3204      	adds	r2, #4
  40171a:	680c      	ldr	r4, [r1, #0]
  40171c:	920f      	str	r2, [sp, #60]	; 0x3c
  40171e:	2500      	movs	r5, #0
  401720:	f7ff ba87 	b.w	400c32 <_svfprintf_r+0x1e6>
  401724:	4614      	mov	r4, r2
  401726:	3301      	adds	r3, #1
  401728:	4434      	add	r4, r6
  40172a:	2b07      	cmp	r3, #7
  40172c:	9427      	str	r4, [sp, #156]	; 0x9c
  40172e:	9326      	str	r3, [sp, #152]	; 0x98
  401730:	e888 0060 	stmia.w	r8, {r5, r6}
  401734:	f77f ab68 	ble.w	400e08 <_svfprintf_r+0x3bc>
  401738:	e6b3      	b.n	4014a2 <_svfprintf_r+0xa56>
  40173a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40173e:	f8cd b01c 	str.w	fp, [sp, #28]
  401742:	ae42      	add	r6, sp, #264	; 0x108
  401744:	3430      	adds	r4, #48	; 0x30
  401746:	2301      	movs	r3, #1
  401748:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40174c:	930e      	str	r3, [sp, #56]	; 0x38
  40174e:	f7ff ba8d 	b.w	400c6c <_svfprintf_r+0x220>
  401752:	aa25      	add	r2, sp, #148	; 0x94
  401754:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401756:	980c      	ldr	r0, [sp, #48]	; 0x30
  401758:	f002 fae0 	bl	403d1c <__ssprint_r>
  40175c:	2800      	cmp	r0, #0
  40175e:	f47f aa47 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401762:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401764:	46c8      	mov	r8, r9
  401766:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  401768:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40176a:	429a      	cmp	r2, r3
  40176c:	db44      	blt.n	4017f8 <_svfprintf_r+0xdac>
  40176e:	9b07      	ldr	r3, [sp, #28]
  401770:	07d9      	lsls	r1, r3, #31
  401772:	d441      	bmi.n	4017f8 <_svfprintf_r+0xdac>
  401774:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401776:	9812      	ldr	r0, [sp, #72]	; 0x48
  401778:	1a9a      	subs	r2, r3, r2
  40177a:	1a1d      	subs	r5, r3, r0
  40177c:	4295      	cmp	r5, r2
  40177e:	bfa8      	it	ge
  401780:	4615      	movge	r5, r2
  401782:	2d00      	cmp	r5, #0
  401784:	dd0e      	ble.n	4017a4 <_svfprintf_r+0xd58>
  401786:	9926      	ldr	r1, [sp, #152]	; 0x98
  401788:	f8c8 5004 	str.w	r5, [r8, #4]
  40178c:	3101      	adds	r1, #1
  40178e:	4406      	add	r6, r0
  401790:	442c      	add	r4, r5
  401792:	2907      	cmp	r1, #7
  401794:	f8c8 6000 	str.w	r6, [r8]
  401798:	9427      	str	r4, [sp, #156]	; 0x9c
  40179a:	9126      	str	r1, [sp, #152]	; 0x98
  40179c:	f300 823b 	bgt.w	401c16 <_svfprintf_r+0x11ca>
  4017a0:	f108 0808 	add.w	r8, r8, #8
  4017a4:	2d00      	cmp	r5, #0
  4017a6:	bfac      	ite	ge
  4017a8:	1b56      	subge	r6, r2, r5
  4017aa:	4616      	movlt	r6, r2
  4017ac:	2e00      	cmp	r6, #0
  4017ae:	f77f ab2d 	ble.w	400e0c <_svfprintf_r+0x3c0>
  4017b2:	2e10      	cmp	r6, #16
  4017b4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4017b6:	4db0      	ldr	r5, [pc, #704]	; (401a78 <_svfprintf_r+0x102c>)
  4017b8:	ddb5      	ble.n	401726 <_svfprintf_r+0xcda>
  4017ba:	4622      	mov	r2, r4
  4017bc:	2710      	movs	r7, #16
  4017be:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4017c2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4017c4:	e004      	b.n	4017d0 <_svfprintf_r+0xd84>
  4017c6:	f108 0808 	add.w	r8, r8, #8
  4017ca:	3e10      	subs	r6, #16
  4017cc:	2e10      	cmp	r6, #16
  4017ce:	dda9      	ble.n	401724 <_svfprintf_r+0xcd8>
  4017d0:	3301      	adds	r3, #1
  4017d2:	3210      	adds	r2, #16
  4017d4:	2b07      	cmp	r3, #7
  4017d6:	9227      	str	r2, [sp, #156]	; 0x9c
  4017d8:	9326      	str	r3, [sp, #152]	; 0x98
  4017da:	e888 00a0 	stmia.w	r8, {r5, r7}
  4017de:	ddf2      	ble.n	4017c6 <_svfprintf_r+0xd7a>
  4017e0:	aa25      	add	r2, sp, #148	; 0x94
  4017e2:	4621      	mov	r1, r4
  4017e4:	4658      	mov	r0, fp
  4017e6:	f002 fa99 	bl	403d1c <__ssprint_r>
  4017ea:	2800      	cmp	r0, #0
  4017ec:	f47f aa00 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  4017f0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4017f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4017f4:	46c8      	mov	r8, r9
  4017f6:	e7e8      	b.n	4017ca <_svfprintf_r+0xd7e>
  4017f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4017fa:	9819      	ldr	r0, [sp, #100]	; 0x64
  4017fc:	991a      	ldr	r1, [sp, #104]	; 0x68
  4017fe:	f8c8 1000 	str.w	r1, [r8]
  401802:	3301      	adds	r3, #1
  401804:	4404      	add	r4, r0
  401806:	2b07      	cmp	r3, #7
  401808:	9427      	str	r4, [sp, #156]	; 0x9c
  40180a:	f8c8 0004 	str.w	r0, [r8, #4]
  40180e:	9326      	str	r3, [sp, #152]	; 0x98
  401810:	f300 81f5 	bgt.w	401bfe <_svfprintf_r+0x11b2>
  401814:	f108 0808 	add.w	r8, r8, #8
  401818:	e7ac      	b.n	401774 <_svfprintf_r+0xd28>
  40181a:	9b07      	ldr	r3, [sp, #28]
  40181c:	07da      	lsls	r2, r3, #31
  40181e:	f53f adfe 	bmi.w	40141e <_svfprintf_r+0x9d2>
  401822:	3701      	adds	r7, #1
  401824:	3401      	adds	r4, #1
  401826:	2301      	movs	r3, #1
  401828:	2f07      	cmp	r7, #7
  40182a:	9427      	str	r4, [sp, #156]	; 0x9c
  40182c:	9726      	str	r7, [sp, #152]	; 0x98
  40182e:	f8c8 6000 	str.w	r6, [r8]
  401832:	f8c8 3004 	str.w	r3, [r8, #4]
  401836:	f77f ae25 	ble.w	401484 <_svfprintf_r+0xa38>
  40183a:	e74a      	b.n	4016d2 <_svfprintf_r+0xc86>
  40183c:	aa25      	add	r2, sp, #148	; 0x94
  40183e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401840:	980c      	ldr	r0, [sp, #48]	; 0x30
  401842:	f002 fa6b 	bl	403d1c <__ssprint_r>
  401846:	2800      	cmp	r0, #0
  401848:	f47f a9d2 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  40184c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40184e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401850:	46c8      	mov	r8, r9
  401852:	e5f2      	b.n	40143a <_svfprintf_r+0x9ee>
  401854:	aa25      	add	r2, sp, #148	; 0x94
  401856:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401858:	980c      	ldr	r0, [sp, #48]	; 0x30
  40185a:	f002 fa5f 	bl	403d1c <__ssprint_r>
  40185e:	2800      	cmp	r0, #0
  401860:	f47f a9c6 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401864:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401866:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401868:	46c8      	mov	r8, r9
  40186a:	e5f5      	b.n	401458 <_svfprintf_r+0xa0c>
  40186c:	464e      	mov	r6, r9
  40186e:	f7ff b9fd 	b.w	400c6c <_svfprintf_r+0x220>
  401872:	aa25      	add	r2, sp, #148	; 0x94
  401874:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401876:	980c      	ldr	r0, [sp, #48]	; 0x30
  401878:	f002 fa50 	bl	403d1c <__ssprint_r>
  40187c:	2800      	cmp	r0, #0
  40187e:	f47f a9b7 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401882:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401884:	46c8      	mov	r8, r9
  401886:	f7ff ba72 	b.w	400d6e <_svfprintf_r+0x322>
  40188a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40188c:	4622      	mov	r2, r4
  40188e:	4620      	mov	r0, r4
  401890:	9c14      	ldr	r4, [sp, #80]	; 0x50
  401892:	4623      	mov	r3, r4
  401894:	4621      	mov	r1, r4
  401896:	f003 fb07 	bl	404ea8 <__aeabi_dcmpun>
  40189a:	2800      	cmp	r0, #0
  40189c:	f040 8286 	bne.w	401dac <_svfprintf_r+0x1360>
  4018a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4018a2:	3301      	adds	r3, #1
  4018a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4018a6:	f023 0320 	bic.w	r3, r3, #32
  4018aa:	930e      	str	r3, [sp, #56]	; 0x38
  4018ac:	f000 81e2 	beq.w	401c74 <_svfprintf_r+0x1228>
  4018b0:	2b47      	cmp	r3, #71	; 0x47
  4018b2:	f000 811e 	beq.w	401af2 <_svfprintf_r+0x10a6>
  4018b6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  4018ba:	9307      	str	r3, [sp, #28]
  4018bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4018be:	1e1f      	subs	r7, r3, #0
  4018c0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4018c2:	9308      	str	r3, [sp, #32]
  4018c4:	bfbb      	ittet	lt
  4018c6:	463b      	movlt	r3, r7
  4018c8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  4018cc:	2300      	movge	r3, #0
  4018ce:	232d      	movlt	r3, #45	; 0x2d
  4018d0:	9310      	str	r3, [sp, #64]	; 0x40
  4018d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4018d4:	2b66      	cmp	r3, #102	; 0x66
  4018d6:	f000 81bb 	beq.w	401c50 <_svfprintf_r+0x1204>
  4018da:	2b46      	cmp	r3, #70	; 0x46
  4018dc:	f000 80df 	beq.w	401a9e <_svfprintf_r+0x1052>
  4018e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4018e2:	9a08      	ldr	r2, [sp, #32]
  4018e4:	2b45      	cmp	r3, #69	; 0x45
  4018e6:	bf0c      	ite	eq
  4018e8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  4018ea:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  4018ec:	a823      	add	r0, sp, #140	; 0x8c
  4018ee:	a920      	add	r1, sp, #128	; 0x80
  4018f0:	bf08      	it	eq
  4018f2:	1c5d      	addeq	r5, r3, #1
  4018f4:	9004      	str	r0, [sp, #16]
  4018f6:	9103      	str	r1, [sp, #12]
  4018f8:	a81f      	add	r0, sp, #124	; 0x7c
  4018fa:	2102      	movs	r1, #2
  4018fc:	463b      	mov	r3, r7
  4018fe:	9002      	str	r0, [sp, #8]
  401900:	9501      	str	r5, [sp, #4]
  401902:	9100      	str	r1, [sp, #0]
  401904:	980c      	ldr	r0, [sp, #48]	; 0x30
  401906:	f000 fb73 	bl	401ff0 <_dtoa_r>
  40190a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40190c:	2b67      	cmp	r3, #103	; 0x67
  40190e:	4606      	mov	r6, r0
  401910:	f040 81e0 	bne.w	401cd4 <_svfprintf_r+0x1288>
  401914:	f01b 0f01 	tst.w	fp, #1
  401918:	f000 8246 	beq.w	401da8 <_svfprintf_r+0x135c>
  40191c:	1974      	adds	r4, r6, r5
  40191e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  401920:	9808      	ldr	r0, [sp, #32]
  401922:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  401924:	4639      	mov	r1, r7
  401926:	f003 fa8d 	bl	404e44 <__aeabi_dcmpeq>
  40192a:	2800      	cmp	r0, #0
  40192c:	f040 8165 	bne.w	401bfa <_svfprintf_r+0x11ae>
  401930:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401932:	42a3      	cmp	r3, r4
  401934:	d206      	bcs.n	401944 <_svfprintf_r+0xef8>
  401936:	2130      	movs	r1, #48	; 0x30
  401938:	1c5a      	adds	r2, r3, #1
  40193a:	9223      	str	r2, [sp, #140]	; 0x8c
  40193c:	7019      	strb	r1, [r3, #0]
  40193e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401940:	429c      	cmp	r4, r3
  401942:	d8f9      	bhi.n	401938 <_svfprintf_r+0xeec>
  401944:	1b9b      	subs	r3, r3, r6
  401946:	9313      	str	r3, [sp, #76]	; 0x4c
  401948:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40194a:	2b47      	cmp	r3, #71	; 0x47
  40194c:	f000 80e9 	beq.w	401b22 <_svfprintf_r+0x10d6>
  401950:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401952:	2b65      	cmp	r3, #101	; 0x65
  401954:	f340 81cd 	ble.w	401cf2 <_svfprintf_r+0x12a6>
  401958:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40195a:	2b66      	cmp	r3, #102	; 0x66
  40195c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40195e:	9312      	str	r3, [sp, #72]	; 0x48
  401960:	f000 819e 	beq.w	401ca0 <_svfprintf_r+0x1254>
  401964:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401966:	9a12      	ldr	r2, [sp, #72]	; 0x48
  401968:	4619      	mov	r1, r3
  40196a:	4291      	cmp	r1, r2
  40196c:	f300 818a 	bgt.w	401c84 <_svfprintf_r+0x1238>
  401970:	f01b 0f01 	tst.w	fp, #1
  401974:	f040 8213 	bne.w	401d9e <_svfprintf_r+0x1352>
  401978:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40197c:	9308      	str	r3, [sp, #32]
  40197e:	2367      	movs	r3, #103	; 0x67
  401980:	920e      	str	r2, [sp, #56]	; 0x38
  401982:	9311      	str	r3, [sp, #68]	; 0x44
  401984:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401986:	2b00      	cmp	r3, #0
  401988:	f040 80c4 	bne.w	401b14 <_svfprintf_r+0x10c8>
  40198c:	930a      	str	r3, [sp, #40]	; 0x28
  40198e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401992:	f7ff b973 	b.w	400c7c <_svfprintf_r+0x230>
  401996:	4635      	mov	r5, r6
  401998:	460c      	mov	r4, r1
  40199a:	4646      	mov	r6, r8
  40199c:	4690      	mov	r8, r2
  40199e:	3301      	adds	r3, #1
  4019a0:	443c      	add	r4, r7
  4019a2:	2b07      	cmp	r3, #7
  4019a4:	9427      	str	r4, [sp, #156]	; 0x9c
  4019a6:	9326      	str	r3, [sp, #152]	; 0x98
  4019a8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4019ac:	f73f aed1 	bgt.w	401752 <_svfprintf_r+0xd06>
  4019b0:	f108 0808 	add.w	r8, r8, #8
  4019b4:	e6d7      	b.n	401766 <_svfprintf_r+0xd1a>
  4019b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4019b8:	6813      	ldr	r3, [r2, #0]
  4019ba:	3204      	adds	r2, #4
  4019bc:	920f      	str	r2, [sp, #60]	; 0x3c
  4019be:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4019c0:	601a      	str	r2, [r3, #0]
  4019c2:	f7ff b86a 	b.w	400a9a <_svfprintf_r+0x4e>
  4019c6:	aa25      	add	r2, sp, #148	; 0x94
  4019c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4019ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4019cc:	f002 f9a6 	bl	403d1c <__ssprint_r>
  4019d0:	2800      	cmp	r0, #0
  4019d2:	f47f a90d 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  4019d6:	46c8      	mov	r8, r9
  4019d8:	e48d      	b.n	4012f6 <_svfprintf_r+0x8aa>
  4019da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4019dc:	4a27      	ldr	r2, [pc, #156]	; (401a7c <_svfprintf_r+0x1030>)
  4019de:	f8c8 2000 	str.w	r2, [r8]
  4019e2:	3301      	adds	r3, #1
  4019e4:	3401      	adds	r4, #1
  4019e6:	2201      	movs	r2, #1
  4019e8:	2b07      	cmp	r3, #7
  4019ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4019ec:	9326      	str	r3, [sp, #152]	; 0x98
  4019ee:	f8c8 2004 	str.w	r2, [r8, #4]
  4019f2:	dc72      	bgt.n	401ada <_svfprintf_r+0x108e>
  4019f4:	f108 0808 	add.w	r8, r8, #8
  4019f8:	b929      	cbnz	r1, 401a06 <_svfprintf_r+0xfba>
  4019fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4019fc:	b91b      	cbnz	r3, 401a06 <_svfprintf_r+0xfba>
  4019fe:	9b07      	ldr	r3, [sp, #28]
  401a00:	07d8      	lsls	r0, r3, #31
  401a02:	f57f aa03 	bpl.w	400e0c <_svfprintf_r+0x3c0>
  401a06:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401a08:	9819      	ldr	r0, [sp, #100]	; 0x64
  401a0a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  401a0c:	f8c8 2000 	str.w	r2, [r8]
  401a10:	3301      	adds	r3, #1
  401a12:	4602      	mov	r2, r0
  401a14:	4422      	add	r2, r4
  401a16:	2b07      	cmp	r3, #7
  401a18:	9227      	str	r2, [sp, #156]	; 0x9c
  401a1a:	f8c8 0004 	str.w	r0, [r8, #4]
  401a1e:	9326      	str	r3, [sp, #152]	; 0x98
  401a20:	f300 818d 	bgt.w	401d3e <_svfprintf_r+0x12f2>
  401a24:	f108 0808 	add.w	r8, r8, #8
  401a28:	2900      	cmp	r1, #0
  401a2a:	f2c0 8165 	blt.w	401cf8 <_svfprintf_r+0x12ac>
  401a2e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  401a30:	f8c8 6000 	str.w	r6, [r8]
  401a34:	3301      	adds	r3, #1
  401a36:	188c      	adds	r4, r1, r2
  401a38:	2b07      	cmp	r3, #7
  401a3a:	9427      	str	r4, [sp, #156]	; 0x9c
  401a3c:	9326      	str	r3, [sp, #152]	; 0x98
  401a3e:	f8c8 1004 	str.w	r1, [r8, #4]
  401a42:	f77f a9e1 	ble.w	400e08 <_svfprintf_r+0x3bc>
  401a46:	e52c      	b.n	4014a2 <_svfprintf_r+0xa56>
  401a48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401a4a:	9909      	ldr	r1, [sp, #36]	; 0x24
  401a4c:	6813      	ldr	r3, [r2, #0]
  401a4e:	17cd      	asrs	r5, r1, #31
  401a50:	4608      	mov	r0, r1
  401a52:	3204      	adds	r2, #4
  401a54:	4629      	mov	r1, r5
  401a56:	920f      	str	r2, [sp, #60]	; 0x3c
  401a58:	e9c3 0100 	strd	r0, r1, [r3]
  401a5c:	f7ff b81d 	b.w	400a9a <_svfprintf_r+0x4e>
  401a60:	aa25      	add	r2, sp, #148	; 0x94
  401a62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401a64:	980c      	ldr	r0, [sp, #48]	; 0x30
  401a66:	f002 f959 	bl	403d1c <__ssprint_r>
  401a6a:	2800      	cmp	r0, #0
  401a6c:	f47f a8c0 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401a70:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401a72:	46c8      	mov	r8, r9
  401a74:	e458      	b.n	401328 <_svfprintf_r+0x8dc>
  401a76:	bf00      	nop
  401a78:	004052a8 	.word	0x004052a8
  401a7c:	00405294 	.word	0x00405294
  401a80:	2140      	movs	r1, #64	; 0x40
  401a82:	980c      	ldr	r0, [sp, #48]	; 0x30
  401a84:	f001 fa0a 	bl	402e9c <_malloc_r>
  401a88:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401a8a:	6010      	str	r0, [r2, #0]
  401a8c:	6110      	str	r0, [r2, #16]
  401a8e:	2800      	cmp	r0, #0
  401a90:	f000 81f2 	beq.w	401e78 <_svfprintf_r+0x142c>
  401a94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  401a96:	2340      	movs	r3, #64	; 0x40
  401a98:	6153      	str	r3, [r2, #20]
  401a9a:	f7fe bfee 	b.w	400a7a <_svfprintf_r+0x2e>
  401a9e:	a823      	add	r0, sp, #140	; 0x8c
  401aa0:	a920      	add	r1, sp, #128	; 0x80
  401aa2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  401aa4:	9004      	str	r0, [sp, #16]
  401aa6:	9103      	str	r1, [sp, #12]
  401aa8:	a81f      	add	r0, sp, #124	; 0x7c
  401aaa:	2103      	movs	r1, #3
  401aac:	9002      	str	r0, [sp, #8]
  401aae:	9a08      	ldr	r2, [sp, #32]
  401ab0:	9401      	str	r4, [sp, #4]
  401ab2:	463b      	mov	r3, r7
  401ab4:	9100      	str	r1, [sp, #0]
  401ab6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401ab8:	f000 fa9a 	bl	401ff0 <_dtoa_r>
  401abc:	4625      	mov	r5, r4
  401abe:	4606      	mov	r6, r0
  401ac0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401ac2:	2b46      	cmp	r3, #70	; 0x46
  401ac4:	eb06 0405 	add.w	r4, r6, r5
  401ac8:	f47f af29 	bne.w	40191e <_svfprintf_r+0xed2>
  401acc:	7833      	ldrb	r3, [r6, #0]
  401ace:	2b30      	cmp	r3, #48	; 0x30
  401ad0:	f000 8178 	beq.w	401dc4 <_svfprintf_r+0x1378>
  401ad4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  401ad6:	442c      	add	r4, r5
  401ad8:	e721      	b.n	40191e <_svfprintf_r+0xed2>
  401ada:	aa25      	add	r2, sp, #148	; 0x94
  401adc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ade:	980c      	ldr	r0, [sp, #48]	; 0x30
  401ae0:	f002 f91c 	bl	403d1c <__ssprint_r>
  401ae4:	2800      	cmp	r0, #0
  401ae6:	f47f a883 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401aea:	991f      	ldr	r1, [sp, #124]	; 0x7c
  401aec:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401aee:	46c8      	mov	r8, r9
  401af0:	e782      	b.n	4019f8 <_svfprintf_r+0xfac>
  401af2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401af4:	2b00      	cmp	r3, #0
  401af6:	bf08      	it	eq
  401af8:	2301      	moveq	r3, #1
  401afa:	930a      	str	r3, [sp, #40]	; 0x28
  401afc:	e6db      	b.n	4018b6 <_svfprintf_r+0xe6a>
  401afe:	4630      	mov	r0, r6
  401b00:	940a      	str	r4, [sp, #40]	; 0x28
  401b02:	f002 f89d 	bl	403c40 <strlen>
  401b06:	950f      	str	r5, [sp, #60]	; 0x3c
  401b08:	900e      	str	r0, [sp, #56]	; 0x38
  401b0a:	f8cd b01c 	str.w	fp, [sp, #28]
  401b0e:	4603      	mov	r3, r0
  401b10:	f7ff b9f9 	b.w	400f06 <_svfprintf_r+0x4ba>
  401b14:	272d      	movs	r7, #45	; 0x2d
  401b16:	2300      	movs	r3, #0
  401b18:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401b1c:	930a      	str	r3, [sp, #40]	; 0x28
  401b1e:	f7ff b8ae 	b.w	400c7e <_svfprintf_r+0x232>
  401b22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401b24:	9312      	str	r3, [sp, #72]	; 0x48
  401b26:	461a      	mov	r2, r3
  401b28:	3303      	adds	r3, #3
  401b2a:	db04      	blt.n	401b36 <_svfprintf_r+0x10ea>
  401b2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401b2e:	4619      	mov	r1, r3
  401b30:	4291      	cmp	r1, r2
  401b32:	f6bf af17 	bge.w	401964 <_svfprintf_r+0xf18>
  401b36:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401b38:	3b02      	subs	r3, #2
  401b3a:	9311      	str	r3, [sp, #68]	; 0x44
  401b3c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  401b40:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  401b44:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401b46:	3b01      	subs	r3, #1
  401b48:	2b00      	cmp	r3, #0
  401b4a:	931f      	str	r3, [sp, #124]	; 0x7c
  401b4c:	bfbd      	ittte	lt
  401b4e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  401b50:	f1c3 0301 	rsblt	r3, r3, #1
  401b54:	222d      	movlt	r2, #45	; 0x2d
  401b56:	222b      	movge	r2, #43	; 0x2b
  401b58:	2b09      	cmp	r3, #9
  401b5a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  401b5e:	f340 8116 	ble.w	401d8e <_svfprintf_r+0x1342>
  401b62:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  401b66:	4620      	mov	r0, r4
  401b68:	4dab      	ldr	r5, [pc, #684]	; (401e18 <_svfprintf_r+0x13cc>)
  401b6a:	e000      	b.n	401b6e <_svfprintf_r+0x1122>
  401b6c:	4610      	mov	r0, r2
  401b6e:	fb85 1203 	smull	r1, r2, r5, r3
  401b72:	17d9      	asrs	r1, r3, #31
  401b74:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  401b78:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  401b7c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  401b80:	3230      	adds	r2, #48	; 0x30
  401b82:	2909      	cmp	r1, #9
  401b84:	f800 2c01 	strb.w	r2, [r0, #-1]
  401b88:	460b      	mov	r3, r1
  401b8a:	f100 32ff 	add.w	r2, r0, #4294967295
  401b8e:	dced      	bgt.n	401b6c <_svfprintf_r+0x1120>
  401b90:	3330      	adds	r3, #48	; 0x30
  401b92:	3802      	subs	r0, #2
  401b94:	b2d9      	uxtb	r1, r3
  401b96:	4284      	cmp	r4, r0
  401b98:	f802 1c01 	strb.w	r1, [r2, #-1]
  401b9c:	f240 8165 	bls.w	401e6a <_svfprintf_r+0x141e>
  401ba0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  401ba4:	4613      	mov	r3, r2
  401ba6:	e001      	b.n	401bac <_svfprintf_r+0x1160>
  401ba8:	f813 1b01 	ldrb.w	r1, [r3], #1
  401bac:	f800 1b01 	strb.w	r1, [r0], #1
  401bb0:	42a3      	cmp	r3, r4
  401bb2:	d1f9      	bne.n	401ba8 <_svfprintf_r+0x115c>
  401bb4:	3301      	adds	r3, #1
  401bb6:	1a9b      	subs	r3, r3, r2
  401bb8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  401bbc:	4413      	add	r3, r2
  401bbe:	aa21      	add	r2, sp, #132	; 0x84
  401bc0:	1a9b      	subs	r3, r3, r2
  401bc2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401bc4:	931b      	str	r3, [sp, #108]	; 0x6c
  401bc6:	2a01      	cmp	r2, #1
  401bc8:	4413      	add	r3, r2
  401bca:	930e      	str	r3, [sp, #56]	; 0x38
  401bcc:	f340 8119 	ble.w	401e02 <_svfprintf_r+0x13b6>
  401bd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401bd2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401bd4:	4413      	add	r3, r2
  401bd6:	930e      	str	r3, [sp, #56]	; 0x38
  401bd8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401bdc:	9308      	str	r3, [sp, #32]
  401bde:	2300      	movs	r3, #0
  401be0:	9312      	str	r3, [sp, #72]	; 0x48
  401be2:	e6cf      	b.n	401984 <_svfprintf_r+0xf38>
  401be4:	aa25      	add	r2, sp, #148	; 0x94
  401be6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401be8:	980c      	ldr	r0, [sp, #48]	; 0x30
  401bea:	f002 f897 	bl	403d1c <__ssprint_r>
  401bee:	2800      	cmp	r0, #0
  401bf0:	f47e affe 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401bf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401bf6:	46c8      	mov	r8, r9
  401bf8:	e4d7      	b.n	4015aa <_svfprintf_r+0xb5e>
  401bfa:	4623      	mov	r3, r4
  401bfc:	e6a2      	b.n	401944 <_svfprintf_r+0xef8>
  401bfe:	aa25      	add	r2, sp, #148	; 0x94
  401c00:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c02:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c04:	f002 f88a 	bl	403d1c <__ssprint_r>
  401c08:	2800      	cmp	r0, #0
  401c0a:	f47e aff1 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401c0e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  401c10:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401c12:	46c8      	mov	r8, r9
  401c14:	e5ae      	b.n	401774 <_svfprintf_r+0xd28>
  401c16:	aa25      	add	r2, sp, #148	; 0x94
  401c18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401c1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c1c:	f002 f87e 	bl	403d1c <__ssprint_r>
  401c20:	2800      	cmp	r0, #0
  401c22:	f47e afe5 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401c26:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  401c28:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401c2a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401c2c:	1a9a      	subs	r2, r3, r2
  401c2e:	46c8      	mov	r8, r9
  401c30:	e5b8      	b.n	4017a4 <_svfprintf_r+0xd58>
  401c32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401c34:	9612      	str	r6, [sp, #72]	; 0x48
  401c36:	2b06      	cmp	r3, #6
  401c38:	bf28      	it	cs
  401c3a:	2306      	movcs	r3, #6
  401c3c:	960a      	str	r6, [sp, #40]	; 0x28
  401c3e:	4637      	mov	r7, r6
  401c40:	9308      	str	r3, [sp, #32]
  401c42:	950f      	str	r5, [sp, #60]	; 0x3c
  401c44:	f8cd b01c 	str.w	fp, [sp, #28]
  401c48:	930e      	str	r3, [sp, #56]	; 0x38
  401c4a:	4e74      	ldr	r6, [pc, #464]	; (401e1c <_svfprintf_r+0x13d0>)
  401c4c:	f7ff b816 	b.w	400c7c <_svfprintf_r+0x230>
  401c50:	a823      	add	r0, sp, #140	; 0x8c
  401c52:	a920      	add	r1, sp, #128	; 0x80
  401c54:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  401c56:	9004      	str	r0, [sp, #16]
  401c58:	9103      	str	r1, [sp, #12]
  401c5a:	a81f      	add	r0, sp, #124	; 0x7c
  401c5c:	2103      	movs	r1, #3
  401c5e:	9002      	str	r0, [sp, #8]
  401c60:	9a08      	ldr	r2, [sp, #32]
  401c62:	9501      	str	r5, [sp, #4]
  401c64:	463b      	mov	r3, r7
  401c66:	9100      	str	r1, [sp, #0]
  401c68:	980c      	ldr	r0, [sp, #48]	; 0x30
  401c6a:	f000 f9c1 	bl	401ff0 <_dtoa_r>
  401c6e:	4606      	mov	r6, r0
  401c70:	1944      	adds	r4, r0, r5
  401c72:	e72b      	b.n	401acc <_svfprintf_r+0x1080>
  401c74:	2306      	movs	r3, #6
  401c76:	930a      	str	r3, [sp, #40]	; 0x28
  401c78:	e61d      	b.n	4018b6 <_svfprintf_r+0xe6a>
  401c7a:	272d      	movs	r7, #45	; 0x2d
  401c7c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401c80:	f7ff bacd 	b.w	40121e <_svfprintf_r+0x7d2>
  401c84:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401c86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401c88:	4413      	add	r3, r2
  401c8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  401c8c:	930e      	str	r3, [sp, #56]	; 0x38
  401c8e:	2a00      	cmp	r2, #0
  401c90:	f340 80b0 	ble.w	401df4 <_svfprintf_r+0x13a8>
  401c94:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401c98:	9308      	str	r3, [sp, #32]
  401c9a:	2367      	movs	r3, #103	; 0x67
  401c9c:	9311      	str	r3, [sp, #68]	; 0x44
  401c9e:	e671      	b.n	401984 <_svfprintf_r+0xf38>
  401ca0:	2b00      	cmp	r3, #0
  401ca2:	f340 80c3 	ble.w	401e2c <_svfprintf_r+0x13e0>
  401ca6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401ca8:	2a00      	cmp	r2, #0
  401caa:	f040 8099 	bne.w	401de0 <_svfprintf_r+0x1394>
  401cae:	f01b 0f01 	tst.w	fp, #1
  401cb2:	f040 8095 	bne.w	401de0 <_svfprintf_r+0x1394>
  401cb6:	9308      	str	r3, [sp, #32]
  401cb8:	930e      	str	r3, [sp, #56]	; 0x38
  401cba:	e663      	b.n	401984 <_svfprintf_r+0xf38>
  401cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401cbe:	9308      	str	r3, [sp, #32]
  401cc0:	930e      	str	r3, [sp, #56]	; 0x38
  401cc2:	900a      	str	r0, [sp, #40]	; 0x28
  401cc4:	950f      	str	r5, [sp, #60]	; 0x3c
  401cc6:	f8cd b01c 	str.w	fp, [sp, #28]
  401cca:	9012      	str	r0, [sp, #72]	; 0x48
  401ccc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401cd0:	f7fe bfd4 	b.w	400c7c <_svfprintf_r+0x230>
  401cd4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401cd6:	2b47      	cmp	r3, #71	; 0x47
  401cd8:	f47f ae20 	bne.w	40191c <_svfprintf_r+0xed0>
  401cdc:	f01b 0f01 	tst.w	fp, #1
  401ce0:	f47f aeee 	bne.w	401ac0 <_svfprintf_r+0x1074>
  401ce4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401ce6:	1b9b      	subs	r3, r3, r6
  401ce8:	9313      	str	r3, [sp, #76]	; 0x4c
  401cea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401cec:	2b47      	cmp	r3, #71	; 0x47
  401cee:	f43f af18 	beq.w	401b22 <_svfprintf_r+0x10d6>
  401cf2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401cf4:	9312      	str	r3, [sp, #72]	; 0x48
  401cf6:	e721      	b.n	401b3c <_svfprintf_r+0x10f0>
  401cf8:	424f      	negs	r7, r1
  401cfa:	3110      	adds	r1, #16
  401cfc:	4d48      	ldr	r5, [pc, #288]	; (401e20 <_svfprintf_r+0x13d4>)
  401cfe:	da2f      	bge.n	401d60 <_svfprintf_r+0x1314>
  401d00:	2410      	movs	r4, #16
  401d02:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401d06:	e004      	b.n	401d12 <_svfprintf_r+0x12c6>
  401d08:	f108 0808 	add.w	r8, r8, #8
  401d0c:	3f10      	subs	r7, #16
  401d0e:	2f10      	cmp	r7, #16
  401d10:	dd26      	ble.n	401d60 <_svfprintf_r+0x1314>
  401d12:	3301      	adds	r3, #1
  401d14:	3210      	adds	r2, #16
  401d16:	2b07      	cmp	r3, #7
  401d18:	9227      	str	r2, [sp, #156]	; 0x9c
  401d1a:	9326      	str	r3, [sp, #152]	; 0x98
  401d1c:	f8c8 5000 	str.w	r5, [r8]
  401d20:	f8c8 4004 	str.w	r4, [r8, #4]
  401d24:	ddf0      	ble.n	401d08 <_svfprintf_r+0x12bc>
  401d26:	aa25      	add	r2, sp, #148	; 0x94
  401d28:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401d2a:	4658      	mov	r0, fp
  401d2c:	f001 fff6 	bl	403d1c <__ssprint_r>
  401d30:	2800      	cmp	r0, #0
  401d32:	f47e af5d 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401d36:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401d38:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d3a:	46c8      	mov	r8, r9
  401d3c:	e7e6      	b.n	401d0c <_svfprintf_r+0x12c0>
  401d3e:	aa25      	add	r2, sp, #148	; 0x94
  401d40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401d42:	980c      	ldr	r0, [sp, #48]	; 0x30
  401d44:	f001 ffea 	bl	403d1c <__ssprint_r>
  401d48:	2800      	cmp	r0, #0
  401d4a:	f47e af51 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401d4e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  401d50:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401d52:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d54:	46c8      	mov	r8, r9
  401d56:	e667      	b.n	401a28 <_svfprintf_r+0xfdc>
  401d58:	2000      	movs	r0, #0
  401d5a:	900a      	str	r0, [sp, #40]	; 0x28
  401d5c:	f7fe bed0 	b.w	400b00 <_svfprintf_r+0xb4>
  401d60:	3301      	adds	r3, #1
  401d62:	443a      	add	r2, r7
  401d64:	2b07      	cmp	r3, #7
  401d66:	e888 00a0 	stmia.w	r8, {r5, r7}
  401d6a:	9227      	str	r2, [sp, #156]	; 0x9c
  401d6c:	9326      	str	r3, [sp, #152]	; 0x98
  401d6e:	f108 0808 	add.w	r8, r8, #8
  401d72:	f77f ae5c 	ble.w	401a2e <_svfprintf_r+0xfe2>
  401d76:	aa25      	add	r2, sp, #148	; 0x94
  401d78:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401d7a:	980c      	ldr	r0, [sp, #48]	; 0x30
  401d7c:	f001 ffce 	bl	403d1c <__ssprint_r>
  401d80:	2800      	cmp	r0, #0
  401d82:	f47e af35 	bne.w	400bf0 <_svfprintf_r+0x1a4>
  401d86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401d88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401d8a:	46c8      	mov	r8, r9
  401d8c:	e64f      	b.n	401a2e <_svfprintf_r+0xfe2>
  401d8e:	3330      	adds	r3, #48	; 0x30
  401d90:	2230      	movs	r2, #48	; 0x30
  401d92:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  401d96:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  401d9a:	ab22      	add	r3, sp, #136	; 0x88
  401d9c:	e70f      	b.n	401bbe <_svfprintf_r+0x1172>
  401d9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401da0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401da2:	4413      	add	r3, r2
  401da4:	930e      	str	r3, [sp, #56]	; 0x38
  401da6:	e775      	b.n	401c94 <_svfprintf_r+0x1248>
  401da8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  401daa:	e5cb      	b.n	401944 <_svfprintf_r+0xef8>
  401dac:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401dae:	4e1d      	ldr	r6, [pc, #116]	; (401e24 <_svfprintf_r+0x13d8>)
  401db0:	2b00      	cmp	r3, #0
  401db2:	bfb6      	itet	lt
  401db4:	272d      	movlt	r7, #45	; 0x2d
  401db6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  401dba:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  401dbe:	4b1a      	ldr	r3, [pc, #104]	; (401e28 <_svfprintf_r+0x13dc>)
  401dc0:	f7ff ba2f 	b.w	401222 <_svfprintf_r+0x7d6>
  401dc4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  401dc6:	9808      	ldr	r0, [sp, #32]
  401dc8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  401dca:	4639      	mov	r1, r7
  401dcc:	f003 f83a 	bl	404e44 <__aeabi_dcmpeq>
  401dd0:	2800      	cmp	r0, #0
  401dd2:	f47f ae7f 	bne.w	401ad4 <_svfprintf_r+0x1088>
  401dd6:	f1c5 0501 	rsb	r5, r5, #1
  401dda:	951f      	str	r5, [sp, #124]	; 0x7c
  401ddc:	442c      	add	r4, r5
  401dde:	e59e      	b.n	40191e <_svfprintf_r+0xed2>
  401de0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401de2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401de4:	4413      	add	r3, r2
  401de6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401de8:	441a      	add	r2, r3
  401dea:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  401dee:	920e      	str	r2, [sp, #56]	; 0x38
  401df0:	9308      	str	r3, [sp, #32]
  401df2:	e5c7      	b.n	401984 <_svfprintf_r+0xf38>
  401df4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  401df6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  401df8:	f1c3 0301 	rsb	r3, r3, #1
  401dfc:	441a      	add	r2, r3
  401dfe:	4613      	mov	r3, r2
  401e00:	e7d0      	b.n	401da4 <_svfprintf_r+0x1358>
  401e02:	f01b 0301 	ands.w	r3, fp, #1
  401e06:	9312      	str	r3, [sp, #72]	; 0x48
  401e08:	f47f aee2 	bne.w	401bd0 <_svfprintf_r+0x1184>
  401e0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  401e0e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401e12:	9308      	str	r3, [sp, #32]
  401e14:	e5b6      	b.n	401984 <_svfprintf_r+0xf38>
  401e16:	bf00      	nop
  401e18:	66666667 	.word	0x66666667
  401e1c:	0040528c 	.word	0x0040528c
  401e20:	004052a8 	.word	0x004052a8
  401e24:	00405260 	.word	0x00405260
  401e28:	0040525c 	.word	0x0040525c
  401e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401e2e:	b913      	cbnz	r3, 401e36 <_svfprintf_r+0x13ea>
  401e30:	f01b 0f01 	tst.w	fp, #1
  401e34:	d002      	beq.n	401e3c <_svfprintf_r+0x13f0>
  401e36:	9b19      	ldr	r3, [sp, #100]	; 0x64
  401e38:	3301      	adds	r3, #1
  401e3a:	e7d4      	b.n	401de6 <_svfprintf_r+0x139a>
  401e3c:	2301      	movs	r3, #1
  401e3e:	e73a      	b.n	401cb6 <_svfprintf_r+0x126a>
  401e40:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401e42:	f89a 3001 	ldrb.w	r3, [sl, #1]
  401e46:	6828      	ldr	r0, [r5, #0]
  401e48:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  401e4c:	900a      	str	r0, [sp, #40]	; 0x28
  401e4e:	4628      	mov	r0, r5
  401e50:	3004      	adds	r0, #4
  401e52:	46a2      	mov	sl, r4
  401e54:	900f      	str	r0, [sp, #60]	; 0x3c
  401e56:	f7fe be51 	b.w	400afc <_svfprintf_r+0xb0>
  401e5a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  401e5e:	f7ff b867 	b.w	400f30 <_svfprintf_r+0x4e4>
  401e62:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  401e66:	f7ff ba15 	b.w	401294 <_svfprintf_r+0x848>
  401e6a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  401e6e:	e6a6      	b.n	401bbe <_svfprintf_r+0x1172>
  401e70:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  401e74:	f7ff b8eb 	b.w	40104e <_svfprintf_r+0x602>
  401e78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  401e7a:	230c      	movs	r3, #12
  401e7c:	6013      	str	r3, [r2, #0]
  401e7e:	f04f 33ff 	mov.w	r3, #4294967295
  401e82:	9309      	str	r3, [sp, #36]	; 0x24
  401e84:	f7fe bebd 	b.w	400c02 <_svfprintf_r+0x1b6>
  401e88:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  401e8c:	f7ff b99a 	b.w	4011c4 <_svfprintf_r+0x778>
  401e90:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  401e94:	f7ff b976 	b.w	401184 <_svfprintf_r+0x738>
  401e98:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  401e9c:	f7ff b959 	b.w	401152 <_svfprintf_r+0x706>
  401ea0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  401ea4:	f7ff b912 	b.w	4010cc <_svfprintf_r+0x680>

00401ea8 <register_fini>:
  401ea8:	4b02      	ldr	r3, [pc, #8]	; (401eb4 <register_fini+0xc>)
  401eaa:	b113      	cbz	r3, 401eb2 <register_fini+0xa>
  401eac:	4802      	ldr	r0, [pc, #8]	; (401eb8 <register_fini+0x10>)
  401eae:	f000 b805 	b.w	401ebc <atexit>
  401eb2:	4770      	bx	lr
  401eb4:	00000000 	.word	0x00000000
  401eb8:	00402e45 	.word	0x00402e45

00401ebc <atexit>:
  401ebc:	2300      	movs	r3, #0
  401ebe:	4601      	mov	r1, r0
  401ec0:	461a      	mov	r2, r3
  401ec2:	4618      	mov	r0, r3
  401ec4:	f001 bfa8 	b.w	403e18 <__register_exitproc>

00401ec8 <quorem>:
  401ec8:	6902      	ldr	r2, [r0, #16]
  401eca:	690b      	ldr	r3, [r1, #16]
  401ecc:	4293      	cmp	r3, r2
  401ece:	f300 808d 	bgt.w	401fec <quorem+0x124>
  401ed2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ed6:	f103 38ff 	add.w	r8, r3, #4294967295
  401eda:	f101 0714 	add.w	r7, r1, #20
  401ede:	f100 0b14 	add.w	fp, r0, #20
  401ee2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  401ee6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  401eea:	ea4f 0488 	mov.w	r4, r8, lsl #2
  401eee:	b083      	sub	sp, #12
  401ef0:	3201      	adds	r2, #1
  401ef2:	fbb3 f9f2 	udiv	r9, r3, r2
  401ef6:	eb0b 0304 	add.w	r3, fp, r4
  401efa:	9400      	str	r4, [sp, #0]
  401efc:	eb07 0a04 	add.w	sl, r7, r4
  401f00:	9301      	str	r3, [sp, #4]
  401f02:	f1b9 0f00 	cmp.w	r9, #0
  401f06:	d039      	beq.n	401f7c <quorem+0xb4>
  401f08:	2500      	movs	r5, #0
  401f0a:	462e      	mov	r6, r5
  401f0c:	46bc      	mov	ip, r7
  401f0e:	46de      	mov	lr, fp
  401f10:	f85c 4b04 	ldr.w	r4, [ip], #4
  401f14:	f8de 3000 	ldr.w	r3, [lr]
  401f18:	b2a2      	uxth	r2, r4
  401f1a:	fb09 5502 	mla	r5, r9, r2, r5
  401f1e:	0c22      	lsrs	r2, r4, #16
  401f20:	0c2c      	lsrs	r4, r5, #16
  401f22:	fb09 4202 	mla	r2, r9, r2, r4
  401f26:	b2ad      	uxth	r5, r5
  401f28:	1b75      	subs	r5, r6, r5
  401f2a:	b296      	uxth	r6, r2
  401f2c:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  401f30:	fa15 f383 	uxtah	r3, r5, r3
  401f34:	eb06 4623 	add.w	r6, r6, r3, asr #16
  401f38:	b29b      	uxth	r3, r3
  401f3a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  401f3e:	45e2      	cmp	sl, ip
  401f40:	ea4f 4512 	mov.w	r5, r2, lsr #16
  401f44:	f84e 3b04 	str.w	r3, [lr], #4
  401f48:	ea4f 4626 	mov.w	r6, r6, asr #16
  401f4c:	d2e0      	bcs.n	401f10 <quorem+0x48>
  401f4e:	9b00      	ldr	r3, [sp, #0]
  401f50:	f85b 3003 	ldr.w	r3, [fp, r3]
  401f54:	b993      	cbnz	r3, 401f7c <quorem+0xb4>
  401f56:	9c01      	ldr	r4, [sp, #4]
  401f58:	1f23      	subs	r3, r4, #4
  401f5a:	459b      	cmp	fp, r3
  401f5c:	d20c      	bcs.n	401f78 <quorem+0xb0>
  401f5e:	f854 3c04 	ldr.w	r3, [r4, #-4]
  401f62:	b94b      	cbnz	r3, 401f78 <quorem+0xb0>
  401f64:	f1a4 0308 	sub.w	r3, r4, #8
  401f68:	e002      	b.n	401f70 <quorem+0xa8>
  401f6a:	681a      	ldr	r2, [r3, #0]
  401f6c:	3b04      	subs	r3, #4
  401f6e:	b91a      	cbnz	r2, 401f78 <quorem+0xb0>
  401f70:	459b      	cmp	fp, r3
  401f72:	f108 38ff 	add.w	r8, r8, #4294967295
  401f76:	d3f8      	bcc.n	401f6a <quorem+0xa2>
  401f78:	f8c0 8010 	str.w	r8, [r0, #16]
  401f7c:	4604      	mov	r4, r0
  401f7e:	f001 fd33 	bl	4039e8 <__mcmp>
  401f82:	2800      	cmp	r0, #0
  401f84:	db2e      	blt.n	401fe4 <quorem+0x11c>
  401f86:	f109 0901 	add.w	r9, r9, #1
  401f8a:	465d      	mov	r5, fp
  401f8c:	2300      	movs	r3, #0
  401f8e:	f857 1b04 	ldr.w	r1, [r7], #4
  401f92:	6828      	ldr	r0, [r5, #0]
  401f94:	b28a      	uxth	r2, r1
  401f96:	1a9a      	subs	r2, r3, r2
  401f98:	0c0b      	lsrs	r3, r1, #16
  401f9a:	fa12 f280 	uxtah	r2, r2, r0
  401f9e:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  401fa2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  401fa6:	b292      	uxth	r2, r2
  401fa8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  401fac:	45ba      	cmp	sl, r7
  401fae:	f845 2b04 	str.w	r2, [r5], #4
  401fb2:	ea4f 4323 	mov.w	r3, r3, asr #16
  401fb6:	d2ea      	bcs.n	401f8e <quorem+0xc6>
  401fb8:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  401fbc:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  401fc0:	b982      	cbnz	r2, 401fe4 <quorem+0x11c>
  401fc2:	1f1a      	subs	r2, r3, #4
  401fc4:	4593      	cmp	fp, r2
  401fc6:	d20b      	bcs.n	401fe0 <quorem+0x118>
  401fc8:	f853 2c04 	ldr.w	r2, [r3, #-4]
  401fcc:	b942      	cbnz	r2, 401fe0 <quorem+0x118>
  401fce:	3b08      	subs	r3, #8
  401fd0:	e002      	b.n	401fd8 <quorem+0x110>
  401fd2:	681a      	ldr	r2, [r3, #0]
  401fd4:	3b04      	subs	r3, #4
  401fd6:	b91a      	cbnz	r2, 401fe0 <quorem+0x118>
  401fd8:	459b      	cmp	fp, r3
  401fda:	f108 38ff 	add.w	r8, r8, #4294967295
  401fde:	d3f8      	bcc.n	401fd2 <quorem+0x10a>
  401fe0:	f8c4 8010 	str.w	r8, [r4, #16]
  401fe4:	4648      	mov	r0, r9
  401fe6:	b003      	add	sp, #12
  401fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401fec:	2000      	movs	r0, #0
  401fee:	4770      	bx	lr

00401ff0 <_dtoa_r>:
  401ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401ff4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  401ff6:	b09b      	sub	sp, #108	; 0x6c
  401ff8:	4604      	mov	r4, r0
  401ffa:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  401ffc:	4692      	mov	sl, r2
  401ffe:	469b      	mov	fp, r3
  402000:	b141      	cbz	r1, 402014 <_dtoa_r+0x24>
  402002:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402004:	604a      	str	r2, [r1, #4]
  402006:	2301      	movs	r3, #1
  402008:	4093      	lsls	r3, r2
  40200a:	608b      	str	r3, [r1, #8]
  40200c:	f001 fb14 	bl	403638 <_Bfree>
  402010:	2300      	movs	r3, #0
  402012:	6423      	str	r3, [r4, #64]	; 0x40
  402014:	f1bb 0f00 	cmp.w	fp, #0
  402018:	465d      	mov	r5, fp
  40201a:	db35      	blt.n	402088 <_dtoa_r+0x98>
  40201c:	2300      	movs	r3, #0
  40201e:	6033      	str	r3, [r6, #0]
  402020:	4b9d      	ldr	r3, [pc, #628]	; (402298 <_dtoa_r+0x2a8>)
  402022:	43ab      	bics	r3, r5
  402024:	d015      	beq.n	402052 <_dtoa_r+0x62>
  402026:	4650      	mov	r0, sl
  402028:	4659      	mov	r1, fp
  40202a:	2200      	movs	r2, #0
  40202c:	2300      	movs	r3, #0
  40202e:	f002 ff09 	bl	404e44 <__aeabi_dcmpeq>
  402032:	4680      	mov	r8, r0
  402034:	2800      	cmp	r0, #0
  402036:	d02d      	beq.n	402094 <_dtoa_r+0xa4>
  402038:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40203a:	2301      	movs	r3, #1
  40203c:	6013      	str	r3, [r2, #0]
  40203e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402040:	2b00      	cmp	r3, #0
  402042:	f000 80bd 	beq.w	4021c0 <_dtoa_r+0x1d0>
  402046:	4895      	ldr	r0, [pc, #596]	; (40229c <_dtoa_r+0x2ac>)
  402048:	6018      	str	r0, [r3, #0]
  40204a:	3801      	subs	r0, #1
  40204c:	b01b      	add	sp, #108	; 0x6c
  40204e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402052:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402054:	f242 730f 	movw	r3, #9999	; 0x270f
  402058:	6013      	str	r3, [r2, #0]
  40205a:	f1ba 0f00 	cmp.w	sl, #0
  40205e:	d10d      	bne.n	40207c <_dtoa_r+0x8c>
  402060:	f3c5 0513 	ubfx	r5, r5, #0, #20
  402064:	b955      	cbnz	r5, 40207c <_dtoa_r+0x8c>
  402066:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402068:	488d      	ldr	r0, [pc, #564]	; (4022a0 <_dtoa_r+0x2b0>)
  40206a:	2b00      	cmp	r3, #0
  40206c:	d0ee      	beq.n	40204c <_dtoa_r+0x5c>
  40206e:	f100 0308 	add.w	r3, r0, #8
  402072:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  402074:	6013      	str	r3, [r2, #0]
  402076:	b01b      	add	sp, #108	; 0x6c
  402078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40207c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40207e:	4889      	ldr	r0, [pc, #548]	; (4022a4 <_dtoa_r+0x2b4>)
  402080:	2b00      	cmp	r3, #0
  402082:	d0e3      	beq.n	40204c <_dtoa_r+0x5c>
  402084:	1cc3      	adds	r3, r0, #3
  402086:	e7f4      	b.n	402072 <_dtoa_r+0x82>
  402088:	2301      	movs	r3, #1
  40208a:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40208e:	6033      	str	r3, [r6, #0]
  402090:	46ab      	mov	fp, r5
  402092:	e7c5      	b.n	402020 <_dtoa_r+0x30>
  402094:	aa18      	add	r2, sp, #96	; 0x60
  402096:	ab19      	add	r3, sp, #100	; 0x64
  402098:	9201      	str	r2, [sp, #4]
  40209a:	9300      	str	r3, [sp, #0]
  40209c:	4652      	mov	r2, sl
  40209e:	465b      	mov	r3, fp
  4020a0:	4620      	mov	r0, r4
  4020a2:	f001 fd41 	bl	403b28 <__d2b>
  4020a6:	0d2b      	lsrs	r3, r5, #20
  4020a8:	4681      	mov	r9, r0
  4020aa:	d071      	beq.n	402190 <_dtoa_r+0x1a0>
  4020ac:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4020b0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4020b4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4020b6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4020ba:	4650      	mov	r0, sl
  4020bc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4020c0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4020c4:	2200      	movs	r2, #0
  4020c6:	4b78      	ldr	r3, [pc, #480]	; (4022a8 <_dtoa_r+0x2b8>)
  4020c8:	f002 faa0 	bl	40460c <__aeabi_dsub>
  4020cc:	a36c      	add	r3, pc, #432	; (adr r3, 402280 <_dtoa_r+0x290>)
  4020ce:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020d2:	f002 fc4f 	bl	404974 <__aeabi_dmul>
  4020d6:	a36c      	add	r3, pc, #432	; (adr r3, 402288 <_dtoa_r+0x298>)
  4020d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020dc:	f002 fa98 	bl	404610 <__adddf3>
  4020e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4020e4:	4630      	mov	r0, r6
  4020e6:	f002 fbdf 	bl	4048a8 <__aeabi_i2d>
  4020ea:	a369      	add	r3, pc, #420	; (adr r3, 402290 <_dtoa_r+0x2a0>)
  4020ec:	e9d3 2300 	ldrd	r2, r3, [r3]
  4020f0:	f002 fc40 	bl	404974 <__aeabi_dmul>
  4020f4:	4602      	mov	r2, r0
  4020f6:	460b      	mov	r3, r1
  4020f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4020fc:	f002 fa88 	bl	404610 <__adddf3>
  402100:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402104:	f002 fee6 	bl	404ed4 <__aeabi_d2iz>
  402108:	2200      	movs	r2, #0
  40210a:	9002      	str	r0, [sp, #8]
  40210c:	2300      	movs	r3, #0
  40210e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402112:	f002 fea1 	bl	404e58 <__aeabi_dcmplt>
  402116:	2800      	cmp	r0, #0
  402118:	f040 8173 	bne.w	402402 <_dtoa_r+0x412>
  40211c:	9d02      	ldr	r5, [sp, #8]
  40211e:	2d16      	cmp	r5, #22
  402120:	f200 815d 	bhi.w	4023de <_dtoa_r+0x3ee>
  402124:	4b61      	ldr	r3, [pc, #388]	; (4022ac <_dtoa_r+0x2bc>)
  402126:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40212a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40212e:	4652      	mov	r2, sl
  402130:	465b      	mov	r3, fp
  402132:	f002 feaf 	bl	404e94 <__aeabi_dcmpgt>
  402136:	2800      	cmp	r0, #0
  402138:	f000 81c5 	beq.w	4024c6 <_dtoa_r+0x4d6>
  40213c:	1e6b      	subs	r3, r5, #1
  40213e:	9302      	str	r3, [sp, #8]
  402140:	2300      	movs	r3, #0
  402142:	930e      	str	r3, [sp, #56]	; 0x38
  402144:	1bbf      	subs	r7, r7, r6
  402146:	1e7b      	subs	r3, r7, #1
  402148:	9306      	str	r3, [sp, #24]
  40214a:	f100 8154 	bmi.w	4023f6 <_dtoa_r+0x406>
  40214e:	2300      	movs	r3, #0
  402150:	9308      	str	r3, [sp, #32]
  402152:	9b02      	ldr	r3, [sp, #8]
  402154:	2b00      	cmp	r3, #0
  402156:	f2c0 8145 	blt.w	4023e4 <_dtoa_r+0x3f4>
  40215a:	9a06      	ldr	r2, [sp, #24]
  40215c:	930d      	str	r3, [sp, #52]	; 0x34
  40215e:	4611      	mov	r1, r2
  402160:	4419      	add	r1, r3
  402162:	2300      	movs	r3, #0
  402164:	9106      	str	r1, [sp, #24]
  402166:	930c      	str	r3, [sp, #48]	; 0x30
  402168:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40216a:	2b09      	cmp	r3, #9
  40216c:	d82a      	bhi.n	4021c4 <_dtoa_r+0x1d4>
  40216e:	2b05      	cmp	r3, #5
  402170:	f340 865b 	ble.w	402e2a <_dtoa_r+0xe3a>
  402174:	3b04      	subs	r3, #4
  402176:	9324      	str	r3, [sp, #144]	; 0x90
  402178:	2500      	movs	r5, #0
  40217a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40217c:	3b02      	subs	r3, #2
  40217e:	2b03      	cmp	r3, #3
  402180:	f200 8642 	bhi.w	402e08 <_dtoa_r+0xe18>
  402184:	e8df f013 	tbh	[pc, r3, lsl #1]
  402188:	02c903d4 	.word	0x02c903d4
  40218c:	046103df 	.word	0x046103df
  402190:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402192:	9e19      	ldr	r6, [sp, #100]	; 0x64
  402194:	443e      	add	r6, r7
  402196:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40219a:	2b20      	cmp	r3, #32
  40219c:	f340 818e 	ble.w	4024bc <_dtoa_r+0x4cc>
  4021a0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4021a4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4021a8:	409d      	lsls	r5, r3
  4021aa:	fa2a f000 	lsr.w	r0, sl, r0
  4021ae:	4328      	orrs	r0, r5
  4021b0:	f002 fb6a 	bl	404888 <__aeabi_ui2d>
  4021b4:	2301      	movs	r3, #1
  4021b6:	3e01      	subs	r6, #1
  4021b8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4021bc:	9314      	str	r3, [sp, #80]	; 0x50
  4021be:	e781      	b.n	4020c4 <_dtoa_r+0xd4>
  4021c0:	483b      	ldr	r0, [pc, #236]	; (4022b0 <_dtoa_r+0x2c0>)
  4021c2:	e743      	b.n	40204c <_dtoa_r+0x5c>
  4021c4:	2100      	movs	r1, #0
  4021c6:	6461      	str	r1, [r4, #68]	; 0x44
  4021c8:	4620      	mov	r0, r4
  4021ca:	9125      	str	r1, [sp, #148]	; 0x94
  4021cc:	f001 fa0e 	bl	4035ec <_Balloc>
  4021d0:	f04f 33ff 	mov.w	r3, #4294967295
  4021d4:	930a      	str	r3, [sp, #40]	; 0x28
  4021d6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4021d8:	930f      	str	r3, [sp, #60]	; 0x3c
  4021da:	2301      	movs	r3, #1
  4021dc:	9004      	str	r0, [sp, #16]
  4021de:	6420      	str	r0, [r4, #64]	; 0x40
  4021e0:	9224      	str	r2, [sp, #144]	; 0x90
  4021e2:	930b      	str	r3, [sp, #44]	; 0x2c
  4021e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4021e6:	2b00      	cmp	r3, #0
  4021e8:	f2c0 80d9 	blt.w	40239e <_dtoa_r+0x3ae>
  4021ec:	9a02      	ldr	r2, [sp, #8]
  4021ee:	2a0e      	cmp	r2, #14
  4021f0:	f300 80d5 	bgt.w	40239e <_dtoa_r+0x3ae>
  4021f4:	4b2d      	ldr	r3, [pc, #180]	; (4022ac <_dtoa_r+0x2bc>)
  4021f6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4021fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4021fe:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402202:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402204:	2b00      	cmp	r3, #0
  402206:	f2c0 83ba 	blt.w	40297e <_dtoa_r+0x98e>
  40220a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40220e:	4650      	mov	r0, sl
  402210:	462a      	mov	r2, r5
  402212:	4633      	mov	r3, r6
  402214:	4659      	mov	r1, fp
  402216:	f002 fcd7 	bl	404bc8 <__aeabi_ddiv>
  40221a:	f002 fe5b 	bl	404ed4 <__aeabi_d2iz>
  40221e:	4680      	mov	r8, r0
  402220:	f002 fb42 	bl	4048a8 <__aeabi_i2d>
  402224:	462a      	mov	r2, r5
  402226:	4633      	mov	r3, r6
  402228:	f002 fba4 	bl	404974 <__aeabi_dmul>
  40222c:	460b      	mov	r3, r1
  40222e:	4602      	mov	r2, r0
  402230:	4659      	mov	r1, fp
  402232:	4650      	mov	r0, sl
  402234:	f002 f9ea 	bl	40460c <__aeabi_dsub>
  402238:	9d04      	ldr	r5, [sp, #16]
  40223a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40223e:	702b      	strb	r3, [r5, #0]
  402240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402242:	2b01      	cmp	r3, #1
  402244:	4606      	mov	r6, r0
  402246:	460f      	mov	r7, r1
  402248:	f105 0501 	add.w	r5, r5, #1
  40224c:	d068      	beq.n	402320 <_dtoa_r+0x330>
  40224e:	2200      	movs	r2, #0
  402250:	4b18      	ldr	r3, [pc, #96]	; (4022b4 <_dtoa_r+0x2c4>)
  402252:	f002 fb8f 	bl	404974 <__aeabi_dmul>
  402256:	2200      	movs	r2, #0
  402258:	2300      	movs	r3, #0
  40225a:	4606      	mov	r6, r0
  40225c:	460f      	mov	r7, r1
  40225e:	f002 fdf1 	bl	404e44 <__aeabi_dcmpeq>
  402262:	2800      	cmp	r0, #0
  402264:	f040 8088 	bne.w	402378 <_dtoa_r+0x388>
  402268:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40226c:	f04f 0a00 	mov.w	sl, #0
  402270:	f8df b040 	ldr.w	fp, [pc, #64]	; 4022b4 <_dtoa_r+0x2c4>
  402274:	940c      	str	r4, [sp, #48]	; 0x30
  402276:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40227a:	e028      	b.n	4022ce <_dtoa_r+0x2de>
  40227c:	f3af 8000 	nop.w
  402280:	636f4361 	.word	0x636f4361
  402284:	3fd287a7 	.word	0x3fd287a7
  402288:	8b60c8b3 	.word	0x8b60c8b3
  40228c:	3fc68a28 	.word	0x3fc68a28
  402290:	509f79fb 	.word	0x509f79fb
  402294:	3fd34413 	.word	0x3fd34413
  402298:	7ff00000 	.word	0x7ff00000
  40229c:	00405295 	.word	0x00405295
  4022a0:	004052b8 	.word	0x004052b8
  4022a4:	004052c4 	.word	0x004052c4
  4022a8:	3ff80000 	.word	0x3ff80000
  4022ac:	004052f0 	.word	0x004052f0
  4022b0:	00405294 	.word	0x00405294
  4022b4:	40240000 	.word	0x40240000
  4022b8:	f002 fb5c 	bl	404974 <__aeabi_dmul>
  4022bc:	2200      	movs	r2, #0
  4022be:	2300      	movs	r3, #0
  4022c0:	4606      	mov	r6, r0
  4022c2:	460f      	mov	r7, r1
  4022c4:	f002 fdbe 	bl	404e44 <__aeabi_dcmpeq>
  4022c8:	2800      	cmp	r0, #0
  4022ca:	f040 83c1 	bne.w	402a50 <_dtoa_r+0xa60>
  4022ce:	4642      	mov	r2, r8
  4022d0:	464b      	mov	r3, r9
  4022d2:	4630      	mov	r0, r6
  4022d4:	4639      	mov	r1, r7
  4022d6:	f002 fc77 	bl	404bc8 <__aeabi_ddiv>
  4022da:	f002 fdfb 	bl	404ed4 <__aeabi_d2iz>
  4022de:	4604      	mov	r4, r0
  4022e0:	f002 fae2 	bl	4048a8 <__aeabi_i2d>
  4022e4:	4642      	mov	r2, r8
  4022e6:	464b      	mov	r3, r9
  4022e8:	f002 fb44 	bl	404974 <__aeabi_dmul>
  4022ec:	4602      	mov	r2, r0
  4022ee:	460b      	mov	r3, r1
  4022f0:	4630      	mov	r0, r6
  4022f2:	4639      	mov	r1, r7
  4022f4:	f002 f98a 	bl	40460c <__aeabi_dsub>
  4022f8:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4022fc:	9e04      	ldr	r6, [sp, #16]
  4022fe:	f805 eb01 	strb.w	lr, [r5], #1
  402302:	eba5 0e06 	sub.w	lr, r5, r6
  402306:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  402308:	45b6      	cmp	lr, r6
  40230a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40230e:	4652      	mov	r2, sl
  402310:	465b      	mov	r3, fp
  402312:	d1d1      	bne.n	4022b8 <_dtoa_r+0x2c8>
  402314:	46a0      	mov	r8, r4
  402316:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40231a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40231c:	4606      	mov	r6, r0
  40231e:	460f      	mov	r7, r1
  402320:	4632      	mov	r2, r6
  402322:	463b      	mov	r3, r7
  402324:	4630      	mov	r0, r6
  402326:	4639      	mov	r1, r7
  402328:	f002 f972 	bl	404610 <__adddf3>
  40232c:	4606      	mov	r6, r0
  40232e:	460f      	mov	r7, r1
  402330:	4602      	mov	r2, r0
  402332:	460b      	mov	r3, r1
  402334:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402338:	f002 fd8e 	bl	404e58 <__aeabi_dcmplt>
  40233c:	b948      	cbnz	r0, 402352 <_dtoa_r+0x362>
  40233e:	4632      	mov	r2, r6
  402340:	463b      	mov	r3, r7
  402342:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402346:	f002 fd7d 	bl	404e44 <__aeabi_dcmpeq>
  40234a:	b1a8      	cbz	r0, 402378 <_dtoa_r+0x388>
  40234c:	f018 0f01 	tst.w	r8, #1
  402350:	d012      	beq.n	402378 <_dtoa_r+0x388>
  402352:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402356:	9a04      	ldr	r2, [sp, #16]
  402358:	1e6b      	subs	r3, r5, #1
  40235a:	e004      	b.n	402366 <_dtoa_r+0x376>
  40235c:	429a      	cmp	r2, r3
  40235e:	f000 8401 	beq.w	402b64 <_dtoa_r+0xb74>
  402362:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  402366:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40236a:	f103 0501 	add.w	r5, r3, #1
  40236e:	d0f5      	beq.n	40235c <_dtoa_r+0x36c>
  402370:	f108 0801 	add.w	r8, r8, #1
  402374:	f883 8000 	strb.w	r8, [r3]
  402378:	4649      	mov	r1, r9
  40237a:	4620      	mov	r0, r4
  40237c:	f001 f95c 	bl	403638 <_Bfree>
  402380:	2200      	movs	r2, #0
  402382:	9b02      	ldr	r3, [sp, #8]
  402384:	702a      	strb	r2, [r5, #0]
  402386:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402388:	3301      	adds	r3, #1
  40238a:	6013      	str	r3, [r2, #0]
  40238c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40238e:	2b00      	cmp	r3, #0
  402390:	f000 839e 	beq.w	402ad0 <_dtoa_r+0xae0>
  402394:	9804      	ldr	r0, [sp, #16]
  402396:	601d      	str	r5, [r3, #0]
  402398:	b01b      	add	sp, #108	; 0x6c
  40239a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40239e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4023a0:	2a00      	cmp	r2, #0
  4023a2:	d03e      	beq.n	402422 <_dtoa_r+0x432>
  4023a4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4023a6:	2a01      	cmp	r2, #1
  4023a8:	f340 8311 	ble.w	4029ce <_dtoa_r+0x9de>
  4023ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023ae:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4023b0:	1e5f      	subs	r7, r3, #1
  4023b2:	42ba      	cmp	r2, r7
  4023b4:	f2c0 838f 	blt.w	402ad6 <_dtoa_r+0xae6>
  4023b8:	1bd7      	subs	r7, r2, r7
  4023ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023bc:	2b00      	cmp	r3, #0
  4023be:	f2c0 848b 	blt.w	402cd8 <_dtoa_r+0xce8>
  4023c2:	9d08      	ldr	r5, [sp, #32]
  4023c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023c6:	9a08      	ldr	r2, [sp, #32]
  4023c8:	441a      	add	r2, r3
  4023ca:	9208      	str	r2, [sp, #32]
  4023cc:	9a06      	ldr	r2, [sp, #24]
  4023ce:	2101      	movs	r1, #1
  4023d0:	441a      	add	r2, r3
  4023d2:	4620      	mov	r0, r4
  4023d4:	9206      	str	r2, [sp, #24]
  4023d6:	f001 f9c9 	bl	40376c <__i2b>
  4023da:	4606      	mov	r6, r0
  4023dc:	e024      	b.n	402428 <_dtoa_r+0x438>
  4023de:	2301      	movs	r3, #1
  4023e0:	930e      	str	r3, [sp, #56]	; 0x38
  4023e2:	e6af      	b.n	402144 <_dtoa_r+0x154>
  4023e4:	9a08      	ldr	r2, [sp, #32]
  4023e6:	9b02      	ldr	r3, [sp, #8]
  4023e8:	1ad2      	subs	r2, r2, r3
  4023ea:	425b      	negs	r3, r3
  4023ec:	930c      	str	r3, [sp, #48]	; 0x30
  4023ee:	2300      	movs	r3, #0
  4023f0:	9208      	str	r2, [sp, #32]
  4023f2:	930d      	str	r3, [sp, #52]	; 0x34
  4023f4:	e6b8      	b.n	402168 <_dtoa_r+0x178>
  4023f6:	f1c7 0301 	rsb	r3, r7, #1
  4023fa:	9308      	str	r3, [sp, #32]
  4023fc:	2300      	movs	r3, #0
  4023fe:	9306      	str	r3, [sp, #24]
  402400:	e6a7      	b.n	402152 <_dtoa_r+0x162>
  402402:	9d02      	ldr	r5, [sp, #8]
  402404:	4628      	mov	r0, r5
  402406:	f002 fa4f 	bl	4048a8 <__aeabi_i2d>
  40240a:	4602      	mov	r2, r0
  40240c:	460b      	mov	r3, r1
  40240e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402412:	f002 fd17 	bl	404e44 <__aeabi_dcmpeq>
  402416:	2800      	cmp	r0, #0
  402418:	f47f ae80 	bne.w	40211c <_dtoa_r+0x12c>
  40241c:	1e6b      	subs	r3, r5, #1
  40241e:	9302      	str	r3, [sp, #8]
  402420:	e67c      	b.n	40211c <_dtoa_r+0x12c>
  402422:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402424:	9d08      	ldr	r5, [sp, #32]
  402426:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  402428:	2d00      	cmp	r5, #0
  40242a:	dd0c      	ble.n	402446 <_dtoa_r+0x456>
  40242c:	9906      	ldr	r1, [sp, #24]
  40242e:	2900      	cmp	r1, #0
  402430:	460b      	mov	r3, r1
  402432:	dd08      	ble.n	402446 <_dtoa_r+0x456>
  402434:	42a9      	cmp	r1, r5
  402436:	9a08      	ldr	r2, [sp, #32]
  402438:	bfa8      	it	ge
  40243a:	462b      	movge	r3, r5
  40243c:	1ad2      	subs	r2, r2, r3
  40243e:	1aed      	subs	r5, r5, r3
  402440:	1acb      	subs	r3, r1, r3
  402442:	9208      	str	r2, [sp, #32]
  402444:	9306      	str	r3, [sp, #24]
  402446:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402448:	b1d3      	cbz	r3, 402480 <_dtoa_r+0x490>
  40244a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40244c:	2b00      	cmp	r3, #0
  40244e:	f000 82b7 	beq.w	4029c0 <_dtoa_r+0x9d0>
  402452:	2f00      	cmp	r7, #0
  402454:	dd10      	ble.n	402478 <_dtoa_r+0x488>
  402456:	4631      	mov	r1, r6
  402458:	463a      	mov	r2, r7
  40245a:	4620      	mov	r0, r4
  40245c:	f001 fa22 	bl	4038a4 <__pow5mult>
  402460:	464a      	mov	r2, r9
  402462:	4601      	mov	r1, r0
  402464:	4606      	mov	r6, r0
  402466:	4620      	mov	r0, r4
  402468:	f001 f98a 	bl	403780 <__multiply>
  40246c:	4649      	mov	r1, r9
  40246e:	4680      	mov	r8, r0
  402470:	4620      	mov	r0, r4
  402472:	f001 f8e1 	bl	403638 <_Bfree>
  402476:	46c1      	mov	r9, r8
  402478:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40247a:	1bda      	subs	r2, r3, r7
  40247c:	f040 82a1 	bne.w	4029c2 <_dtoa_r+0x9d2>
  402480:	2101      	movs	r1, #1
  402482:	4620      	mov	r0, r4
  402484:	f001 f972 	bl	40376c <__i2b>
  402488:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40248a:	2b00      	cmp	r3, #0
  40248c:	4680      	mov	r8, r0
  40248e:	dd1c      	ble.n	4024ca <_dtoa_r+0x4da>
  402490:	4601      	mov	r1, r0
  402492:	461a      	mov	r2, r3
  402494:	4620      	mov	r0, r4
  402496:	f001 fa05 	bl	4038a4 <__pow5mult>
  40249a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40249c:	2b01      	cmp	r3, #1
  40249e:	4680      	mov	r8, r0
  4024a0:	f340 8254 	ble.w	40294c <_dtoa_r+0x95c>
  4024a4:	2300      	movs	r3, #0
  4024a6:	930c      	str	r3, [sp, #48]	; 0x30
  4024a8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4024ac:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4024b0:	6918      	ldr	r0, [r3, #16]
  4024b2:	f001 f90b 	bl	4036cc <__hi0bits>
  4024b6:	f1c0 0020 	rsb	r0, r0, #32
  4024ba:	e010      	b.n	4024de <_dtoa_r+0x4ee>
  4024bc:	f1c3 0520 	rsb	r5, r3, #32
  4024c0:	fa0a f005 	lsl.w	r0, sl, r5
  4024c4:	e674      	b.n	4021b0 <_dtoa_r+0x1c0>
  4024c6:	900e      	str	r0, [sp, #56]	; 0x38
  4024c8:	e63c      	b.n	402144 <_dtoa_r+0x154>
  4024ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4024cc:	2b01      	cmp	r3, #1
  4024ce:	f340 8287 	ble.w	4029e0 <_dtoa_r+0x9f0>
  4024d2:	2300      	movs	r3, #0
  4024d4:	930c      	str	r3, [sp, #48]	; 0x30
  4024d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4024d8:	2001      	movs	r0, #1
  4024da:	2b00      	cmp	r3, #0
  4024dc:	d1e4      	bne.n	4024a8 <_dtoa_r+0x4b8>
  4024de:	9a06      	ldr	r2, [sp, #24]
  4024e0:	4410      	add	r0, r2
  4024e2:	f010 001f 	ands.w	r0, r0, #31
  4024e6:	f000 80a1 	beq.w	40262c <_dtoa_r+0x63c>
  4024ea:	f1c0 0320 	rsb	r3, r0, #32
  4024ee:	2b04      	cmp	r3, #4
  4024f0:	f340 849e 	ble.w	402e30 <_dtoa_r+0xe40>
  4024f4:	9b08      	ldr	r3, [sp, #32]
  4024f6:	f1c0 001c 	rsb	r0, r0, #28
  4024fa:	4403      	add	r3, r0
  4024fc:	9308      	str	r3, [sp, #32]
  4024fe:	4613      	mov	r3, r2
  402500:	4403      	add	r3, r0
  402502:	4405      	add	r5, r0
  402504:	9306      	str	r3, [sp, #24]
  402506:	9b08      	ldr	r3, [sp, #32]
  402508:	2b00      	cmp	r3, #0
  40250a:	dd05      	ble.n	402518 <_dtoa_r+0x528>
  40250c:	4649      	mov	r1, r9
  40250e:	461a      	mov	r2, r3
  402510:	4620      	mov	r0, r4
  402512:	f001 fa17 	bl	403944 <__lshift>
  402516:	4681      	mov	r9, r0
  402518:	9b06      	ldr	r3, [sp, #24]
  40251a:	2b00      	cmp	r3, #0
  40251c:	dd05      	ble.n	40252a <_dtoa_r+0x53a>
  40251e:	4641      	mov	r1, r8
  402520:	461a      	mov	r2, r3
  402522:	4620      	mov	r0, r4
  402524:	f001 fa0e 	bl	403944 <__lshift>
  402528:	4680      	mov	r8, r0
  40252a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40252c:	2b00      	cmp	r3, #0
  40252e:	f040 8086 	bne.w	40263e <_dtoa_r+0x64e>
  402532:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402534:	2b00      	cmp	r3, #0
  402536:	f340 8266 	ble.w	402a06 <_dtoa_r+0xa16>
  40253a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40253c:	2b00      	cmp	r3, #0
  40253e:	f000 8098 	beq.w	402672 <_dtoa_r+0x682>
  402542:	2d00      	cmp	r5, #0
  402544:	dd05      	ble.n	402552 <_dtoa_r+0x562>
  402546:	4631      	mov	r1, r6
  402548:	462a      	mov	r2, r5
  40254a:	4620      	mov	r0, r4
  40254c:	f001 f9fa 	bl	403944 <__lshift>
  402550:	4606      	mov	r6, r0
  402552:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402554:	2b00      	cmp	r3, #0
  402556:	f040 8337 	bne.w	402bc8 <_dtoa_r+0xbd8>
  40255a:	9606      	str	r6, [sp, #24]
  40255c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40255e:	9a04      	ldr	r2, [sp, #16]
  402560:	f8dd b018 	ldr.w	fp, [sp, #24]
  402564:	3b01      	subs	r3, #1
  402566:	18d3      	adds	r3, r2, r3
  402568:	930b      	str	r3, [sp, #44]	; 0x2c
  40256a:	f00a 0301 	and.w	r3, sl, #1
  40256e:	930c      	str	r3, [sp, #48]	; 0x30
  402570:	4617      	mov	r7, r2
  402572:	46c2      	mov	sl, r8
  402574:	4651      	mov	r1, sl
  402576:	4648      	mov	r0, r9
  402578:	f7ff fca6 	bl	401ec8 <quorem>
  40257c:	4631      	mov	r1, r6
  40257e:	4605      	mov	r5, r0
  402580:	4648      	mov	r0, r9
  402582:	f001 fa31 	bl	4039e8 <__mcmp>
  402586:	465a      	mov	r2, fp
  402588:	900a      	str	r0, [sp, #40]	; 0x28
  40258a:	4651      	mov	r1, sl
  40258c:	4620      	mov	r0, r4
  40258e:	f001 fa47 	bl	403a20 <__mdiff>
  402592:	68c2      	ldr	r2, [r0, #12]
  402594:	4680      	mov	r8, r0
  402596:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40259a:	2a00      	cmp	r2, #0
  40259c:	f040 822b 	bne.w	4029f6 <_dtoa_r+0xa06>
  4025a0:	4601      	mov	r1, r0
  4025a2:	4648      	mov	r0, r9
  4025a4:	9308      	str	r3, [sp, #32]
  4025a6:	f001 fa1f 	bl	4039e8 <__mcmp>
  4025aa:	4641      	mov	r1, r8
  4025ac:	9006      	str	r0, [sp, #24]
  4025ae:	4620      	mov	r0, r4
  4025b0:	f001 f842 	bl	403638 <_Bfree>
  4025b4:	9a06      	ldr	r2, [sp, #24]
  4025b6:	9b08      	ldr	r3, [sp, #32]
  4025b8:	b932      	cbnz	r2, 4025c8 <_dtoa_r+0x5d8>
  4025ba:	9924      	ldr	r1, [sp, #144]	; 0x90
  4025bc:	b921      	cbnz	r1, 4025c8 <_dtoa_r+0x5d8>
  4025be:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4025c0:	2a00      	cmp	r2, #0
  4025c2:	f000 83ef 	beq.w	402da4 <_dtoa_r+0xdb4>
  4025c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4025c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4025ca:	2900      	cmp	r1, #0
  4025cc:	f2c0 829f 	blt.w	402b0e <_dtoa_r+0xb1e>
  4025d0:	d105      	bne.n	4025de <_dtoa_r+0x5ee>
  4025d2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4025d4:	b919      	cbnz	r1, 4025de <_dtoa_r+0x5ee>
  4025d6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4025d8:	2900      	cmp	r1, #0
  4025da:	f000 8298 	beq.w	402b0e <_dtoa_r+0xb1e>
  4025de:	2a00      	cmp	r2, #0
  4025e0:	f300 8306 	bgt.w	402bf0 <_dtoa_r+0xc00>
  4025e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4025e6:	703b      	strb	r3, [r7, #0]
  4025e8:	f107 0801 	add.w	r8, r7, #1
  4025ec:	4297      	cmp	r7, r2
  4025ee:	4645      	mov	r5, r8
  4025f0:	f000 830c 	beq.w	402c0c <_dtoa_r+0xc1c>
  4025f4:	4649      	mov	r1, r9
  4025f6:	2300      	movs	r3, #0
  4025f8:	220a      	movs	r2, #10
  4025fa:	4620      	mov	r0, r4
  4025fc:	f001 f826 	bl	40364c <__multadd>
  402600:	455e      	cmp	r6, fp
  402602:	4681      	mov	r9, r0
  402604:	4631      	mov	r1, r6
  402606:	f04f 0300 	mov.w	r3, #0
  40260a:	f04f 020a 	mov.w	r2, #10
  40260e:	4620      	mov	r0, r4
  402610:	f000 81eb 	beq.w	4029ea <_dtoa_r+0x9fa>
  402614:	f001 f81a 	bl	40364c <__multadd>
  402618:	4659      	mov	r1, fp
  40261a:	4606      	mov	r6, r0
  40261c:	2300      	movs	r3, #0
  40261e:	220a      	movs	r2, #10
  402620:	4620      	mov	r0, r4
  402622:	f001 f813 	bl	40364c <__multadd>
  402626:	4647      	mov	r7, r8
  402628:	4683      	mov	fp, r0
  40262a:	e7a3      	b.n	402574 <_dtoa_r+0x584>
  40262c:	201c      	movs	r0, #28
  40262e:	9b08      	ldr	r3, [sp, #32]
  402630:	4403      	add	r3, r0
  402632:	9308      	str	r3, [sp, #32]
  402634:	9b06      	ldr	r3, [sp, #24]
  402636:	4403      	add	r3, r0
  402638:	4405      	add	r5, r0
  40263a:	9306      	str	r3, [sp, #24]
  40263c:	e763      	b.n	402506 <_dtoa_r+0x516>
  40263e:	4641      	mov	r1, r8
  402640:	4648      	mov	r0, r9
  402642:	f001 f9d1 	bl	4039e8 <__mcmp>
  402646:	2800      	cmp	r0, #0
  402648:	f6bf af73 	bge.w	402532 <_dtoa_r+0x542>
  40264c:	9f02      	ldr	r7, [sp, #8]
  40264e:	4649      	mov	r1, r9
  402650:	2300      	movs	r3, #0
  402652:	220a      	movs	r2, #10
  402654:	4620      	mov	r0, r4
  402656:	3f01      	subs	r7, #1
  402658:	9702      	str	r7, [sp, #8]
  40265a:	f000 fff7 	bl	40364c <__multadd>
  40265e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402660:	4681      	mov	r9, r0
  402662:	2b00      	cmp	r3, #0
  402664:	f040 83b6 	bne.w	402dd4 <_dtoa_r+0xde4>
  402668:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40266a:	2b00      	cmp	r3, #0
  40266c:	f340 83bf 	ble.w	402dee <_dtoa_r+0xdfe>
  402670:	930a      	str	r3, [sp, #40]	; 0x28
  402672:	f8dd b010 	ldr.w	fp, [sp, #16]
  402676:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  402678:	465d      	mov	r5, fp
  40267a:	e002      	b.n	402682 <_dtoa_r+0x692>
  40267c:	f000 ffe6 	bl	40364c <__multadd>
  402680:	4681      	mov	r9, r0
  402682:	4641      	mov	r1, r8
  402684:	4648      	mov	r0, r9
  402686:	f7ff fc1f 	bl	401ec8 <quorem>
  40268a:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40268e:	f805 ab01 	strb.w	sl, [r5], #1
  402692:	eba5 030b 	sub.w	r3, r5, fp
  402696:	42bb      	cmp	r3, r7
  402698:	f04f 020a 	mov.w	r2, #10
  40269c:	f04f 0300 	mov.w	r3, #0
  4026a0:	4649      	mov	r1, r9
  4026a2:	4620      	mov	r0, r4
  4026a4:	dbea      	blt.n	40267c <_dtoa_r+0x68c>
  4026a6:	9b04      	ldr	r3, [sp, #16]
  4026a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4026aa:	2a01      	cmp	r2, #1
  4026ac:	bfac      	ite	ge
  4026ae:	189b      	addge	r3, r3, r2
  4026b0:	3301      	addlt	r3, #1
  4026b2:	461d      	mov	r5, r3
  4026b4:	f04f 0b00 	mov.w	fp, #0
  4026b8:	4649      	mov	r1, r9
  4026ba:	2201      	movs	r2, #1
  4026bc:	4620      	mov	r0, r4
  4026be:	f001 f941 	bl	403944 <__lshift>
  4026c2:	4641      	mov	r1, r8
  4026c4:	4681      	mov	r9, r0
  4026c6:	f001 f98f 	bl	4039e8 <__mcmp>
  4026ca:	2800      	cmp	r0, #0
  4026cc:	f340 823d 	ble.w	402b4a <_dtoa_r+0xb5a>
  4026d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4026d4:	9904      	ldr	r1, [sp, #16]
  4026d6:	1e6b      	subs	r3, r5, #1
  4026d8:	e004      	b.n	4026e4 <_dtoa_r+0x6f4>
  4026da:	428b      	cmp	r3, r1
  4026dc:	f000 81ae 	beq.w	402a3c <_dtoa_r+0xa4c>
  4026e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4026e4:	2a39      	cmp	r2, #57	; 0x39
  4026e6:	f103 0501 	add.w	r5, r3, #1
  4026ea:	d0f6      	beq.n	4026da <_dtoa_r+0x6ea>
  4026ec:	3201      	adds	r2, #1
  4026ee:	701a      	strb	r2, [r3, #0]
  4026f0:	4641      	mov	r1, r8
  4026f2:	4620      	mov	r0, r4
  4026f4:	f000 ffa0 	bl	403638 <_Bfree>
  4026f8:	2e00      	cmp	r6, #0
  4026fa:	f43f ae3d 	beq.w	402378 <_dtoa_r+0x388>
  4026fe:	f1bb 0f00 	cmp.w	fp, #0
  402702:	d005      	beq.n	402710 <_dtoa_r+0x720>
  402704:	45b3      	cmp	fp, r6
  402706:	d003      	beq.n	402710 <_dtoa_r+0x720>
  402708:	4659      	mov	r1, fp
  40270a:	4620      	mov	r0, r4
  40270c:	f000 ff94 	bl	403638 <_Bfree>
  402710:	4631      	mov	r1, r6
  402712:	4620      	mov	r0, r4
  402714:	f000 ff90 	bl	403638 <_Bfree>
  402718:	e62e      	b.n	402378 <_dtoa_r+0x388>
  40271a:	2300      	movs	r3, #0
  40271c:	930b      	str	r3, [sp, #44]	; 0x2c
  40271e:	9b02      	ldr	r3, [sp, #8]
  402720:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402722:	4413      	add	r3, r2
  402724:	930f      	str	r3, [sp, #60]	; 0x3c
  402726:	3301      	adds	r3, #1
  402728:	2b01      	cmp	r3, #1
  40272a:	461f      	mov	r7, r3
  40272c:	461e      	mov	r6, r3
  40272e:	930a      	str	r3, [sp, #40]	; 0x28
  402730:	bfb8      	it	lt
  402732:	2701      	movlt	r7, #1
  402734:	2100      	movs	r1, #0
  402736:	2f17      	cmp	r7, #23
  402738:	6461      	str	r1, [r4, #68]	; 0x44
  40273a:	d90a      	bls.n	402752 <_dtoa_r+0x762>
  40273c:	2201      	movs	r2, #1
  40273e:	2304      	movs	r3, #4
  402740:	005b      	lsls	r3, r3, #1
  402742:	f103 0014 	add.w	r0, r3, #20
  402746:	4287      	cmp	r7, r0
  402748:	4611      	mov	r1, r2
  40274a:	f102 0201 	add.w	r2, r2, #1
  40274e:	d2f7      	bcs.n	402740 <_dtoa_r+0x750>
  402750:	6461      	str	r1, [r4, #68]	; 0x44
  402752:	4620      	mov	r0, r4
  402754:	f000 ff4a 	bl	4035ec <_Balloc>
  402758:	2e0e      	cmp	r6, #14
  40275a:	9004      	str	r0, [sp, #16]
  40275c:	6420      	str	r0, [r4, #64]	; 0x40
  40275e:	f63f ad41 	bhi.w	4021e4 <_dtoa_r+0x1f4>
  402762:	2d00      	cmp	r5, #0
  402764:	f43f ad3e 	beq.w	4021e4 <_dtoa_r+0x1f4>
  402768:	9902      	ldr	r1, [sp, #8]
  40276a:	2900      	cmp	r1, #0
  40276c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  402770:	f340 8202 	ble.w	402b78 <_dtoa_r+0xb88>
  402774:	4bb8      	ldr	r3, [pc, #736]	; (402a58 <_dtoa_r+0xa68>)
  402776:	f001 020f 	and.w	r2, r1, #15
  40277a:	110d      	asrs	r5, r1, #4
  40277c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402780:	06e9      	lsls	r1, r5, #27
  402782:	e9d3 6700 	ldrd	r6, r7, [r3]
  402786:	f140 81ae 	bpl.w	402ae6 <_dtoa_r+0xaf6>
  40278a:	4bb4      	ldr	r3, [pc, #720]	; (402a5c <_dtoa_r+0xa6c>)
  40278c:	4650      	mov	r0, sl
  40278e:	4659      	mov	r1, fp
  402790:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  402794:	f002 fa18 	bl	404bc8 <__aeabi_ddiv>
  402798:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40279c:	f005 050f 	and.w	r5, r5, #15
  4027a0:	f04f 0a03 	mov.w	sl, #3
  4027a4:	b18d      	cbz	r5, 4027ca <_dtoa_r+0x7da>
  4027a6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 402a5c <_dtoa_r+0xa6c>
  4027aa:	07ea      	lsls	r2, r5, #31
  4027ac:	d509      	bpl.n	4027c2 <_dtoa_r+0x7d2>
  4027ae:	4630      	mov	r0, r6
  4027b0:	4639      	mov	r1, r7
  4027b2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4027b6:	f002 f8dd 	bl	404974 <__aeabi_dmul>
  4027ba:	f10a 0a01 	add.w	sl, sl, #1
  4027be:	4606      	mov	r6, r0
  4027c0:	460f      	mov	r7, r1
  4027c2:	106d      	asrs	r5, r5, #1
  4027c4:	f108 0808 	add.w	r8, r8, #8
  4027c8:	d1ef      	bne.n	4027aa <_dtoa_r+0x7ba>
  4027ca:	463b      	mov	r3, r7
  4027cc:	4632      	mov	r2, r6
  4027ce:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4027d2:	f002 f9f9 	bl	404bc8 <__aeabi_ddiv>
  4027d6:	4607      	mov	r7, r0
  4027d8:	4688      	mov	r8, r1
  4027da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4027dc:	b143      	cbz	r3, 4027f0 <_dtoa_r+0x800>
  4027de:	2200      	movs	r2, #0
  4027e0:	4b9f      	ldr	r3, [pc, #636]	; (402a60 <_dtoa_r+0xa70>)
  4027e2:	4638      	mov	r0, r7
  4027e4:	4641      	mov	r1, r8
  4027e6:	f002 fb37 	bl	404e58 <__aeabi_dcmplt>
  4027ea:	2800      	cmp	r0, #0
  4027ec:	f040 8286 	bne.w	402cfc <_dtoa_r+0xd0c>
  4027f0:	4650      	mov	r0, sl
  4027f2:	f002 f859 	bl	4048a8 <__aeabi_i2d>
  4027f6:	463a      	mov	r2, r7
  4027f8:	4643      	mov	r3, r8
  4027fa:	f002 f8bb 	bl	404974 <__aeabi_dmul>
  4027fe:	4b99      	ldr	r3, [pc, #612]	; (402a64 <_dtoa_r+0xa74>)
  402800:	2200      	movs	r2, #0
  402802:	f001 ff05 	bl	404610 <__adddf3>
  402806:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402808:	4605      	mov	r5, r0
  40280a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40280e:	2b00      	cmp	r3, #0
  402810:	f000 813e 	beq.w	402a90 <_dtoa_r+0xaa0>
  402814:	9b02      	ldr	r3, [sp, #8]
  402816:	9315      	str	r3, [sp, #84]	; 0x54
  402818:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40281a:	9312      	str	r3, [sp, #72]	; 0x48
  40281c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40281e:	2b00      	cmp	r3, #0
  402820:	f000 81fa 	beq.w	402c18 <_dtoa_r+0xc28>
  402824:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402826:	4b8c      	ldr	r3, [pc, #560]	; (402a58 <_dtoa_r+0xa68>)
  402828:	498f      	ldr	r1, [pc, #572]	; (402a68 <_dtoa_r+0xa78>)
  40282a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40282e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  402832:	2000      	movs	r0, #0
  402834:	f002 f9c8 	bl	404bc8 <__aeabi_ddiv>
  402838:	462a      	mov	r2, r5
  40283a:	4633      	mov	r3, r6
  40283c:	f001 fee6 	bl	40460c <__aeabi_dsub>
  402840:	4682      	mov	sl, r0
  402842:	468b      	mov	fp, r1
  402844:	4638      	mov	r0, r7
  402846:	4641      	mov	r1, r8
  402848:	f002 fb44 	bl	404ed4 <__aeabi_d2iz>
  40284c:	4605      	mov	r5, r0
  40284e:	f002 f82b 	bl	4048a8 <__aeabi_i2d>
  402852:	4602      	mov	r2, r0
  402854:	460b      	mov	r3, r1
  402856:	4638      	mov	r0, r7
  402858:	4641      	mov	r1, r8
  40285a:	f001 fed7 	bl	40460c <__aeabi_dsub>
  40285e:	3530      	adds	r5, #48	; 0x30
  402860:	fa5f f885 	uxtb.w	r8, r5
  402864:	9d04      	ldr	r5, [sp, #16]
  402866:	4606      	mov	r6, r0
  402868:	460f      	mov	r7, r1
  40286a:	f885 8000 	strb.w	r8, [r5]
  40286e:	4602      	mov	r2, r0
  402870:	460b      	mov	r3, r1
  402872:	4650      	mov	r0, sl
  402874:	4659      	mov	r1, fp
  402876:	3501      	adds	r5, #1
  402878:	f002 fb0c 	bl	404e94 <__aeabi_dcmpgt>
  40287c:	2800      	cmp	r0, #0
  40287e:	d154      	bne.n	40292a <_dtoa_r+0x93a>
  402880:	4632      	mov	r2, r6
  402882:	463b      	mov	r3, r7
  402884:	2000      	movs	r0, #0
  402886:	4976      	ldr	r1, [pc, #472]	; (402a60 <_dtoa_r+0xa70>)
  402888:	f001 fec0 	bl	40460c <__aeabi_dsub>
  40288c:	4602      	mov	r2, r0
  40288e:	460b      	mov	r3, r1
  402890:	4650      	mov	r0, sl
  402892:	4659      	mov	r1, fp
  402894:	f002 fafe 	bl	404e94 <__aeabi_dcmpgt>
  402898:	2800      	cmp	r0, #0
  40289a:	f040 8270 	bne.w	402d7e <_dtoa_r+0xd8e>
  40289e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4028a0:	2a01      	cmp	r2, #1
  4028a2:	f000 8111 	beq.w	402ac8 <_dtoa_r+0xad8>
  4028a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4028a8:	9a04      	ldr	r2, [sp, #16]
  4028aa:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4028ae:	4413      	add	r3, r2
  4028b0:	4699      	mov	r9, r3
  4028b2:	e00d      	b.n	4028d0 <_dtoa_r+0x8e0>
  4028b4:	2000      	movs	r0, #0
  4028b6:	496a      	ldr	r1, [pc, #424]	; (402a60 <_dtoa_r+0xa70>)
  4028b8:	f001 fea8 	bl	40460c <__aeabi_dsub>
  4028bc:	4652      	mov	r2, sl
  4028be:	465b      	mov	r3, fp
  4028c0:	f002 faca 	bl	404e58 <__aeabi_dcmplt>
  4028c4:	2800      	cmp	r0, #0
  4028c6:	f040 8258 	bne.w	402d7a <_dtoa_r+0xd8a>
  4028ca:	454d      	cmp	r5, r9
  4028cc:	f000 80fa 	beq.w	402ac4 <_dtoa_r+0xad4>
  4028d0:	4650      	mov	r0, sl
  4028d2:	4659      	mov	r1, fp
  4028d4:	2200      	movs	r2, #0
  4028d6:	4b65      	ldr	r3, [pc, #404]	; (402a6c <_dtoa_r+0xa7c>)
  4028d8:	f002 f84c 	bl	404974 <__aeabi_dmul>
  4028dc:	2200      	movs	r2, #0
  4028de:	4b63      	ldr	r3, [pc, #396]	; (402a6c <_dtoa_r+0xa7c>)
  4028e0:	4682      	mov	sl, r0
  4028e2:	468b      	mov	fp, r1
  4028e4:	4630      	mov	r0, r6
  4028e6:	4639      	mov	r1, r7
  4028e8:	f002 f844 	bl	404974 <__aeabi_dmul>
  4028ec:	460f      	mov	r7, r1
  4028ee:	4606      	mov	r6, r0
  4028f0:	f002 faf0 	bl	404ed4 <__aeabi_d2iz>
  4028f4:	4680      	mov	r8, r0
  4028f6:	f001 ffd7 	bl	4048a8 <__aeabi_i2d>
  4028fa:	4602      	mov	r2, r0
  4028fc:	460b      	mov	r3, r1
  4028fe:	4630      	mov	r0, r6
  402900:	4639      	mov	r1, r7
  402902:	f001 fe83 	bl	40460c <__aeabi_dsub>
  402906:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40290a:	fa5f f888 	uxtb.w	r8, r8
  40290e:	4652      	mov	r2, sl
  402910:	465b      	mov	r3, fp
  402912:	f805 8b01 	strb.w	r8, [r5], #1
  402916:	4606      	mov	r6, r0
  402918:	460f      	mov	r7, r1
  40291a:	f002 fa9d 	bl	404e58 <__aeabi_dcmplt>
  40291e:	4632      	mov	r2, r6
  402920:	463b      	mov	r3, r7
  402922:	2800      	cmp	r0, #0
  402924:	d0c6      	beq.n	4028b4 <_dtoa_r+0x8c4>
  402926:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40292a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40292c:	9302      	str	r3, [sp, #8]
  40292e:	e523      	b.n	402378 <_dtoa_r+0x388>
  402930:	2300      	movs	r3, #0
  402932:	930b      	str	r3, [sp, #44]	; 0x2c
  402934:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402936:	2b00      	cmp	r3, #0
  402938:	f340 80dc 	ble.w	402af4 <_dtoa_r+0xb04>
  40293c:	461f      	mov	r7, r3
  40293e:	461e      	mov	r6, r3
  402940:	930f      	str	r3, [sp, #60]	; 0x3c
  402942:	930a      	str	r3, [sp, #40]	; 0x28
  402944:	e6f6      	b.n	402734 <_dtoa_r+0x744>
  402946:	2301      	movs	r3, #1
  402948:	930b      	str	r3, [sp, #44]	; 0x2c
  40294a:	e7f3      	b.n	402934 <_dtoa_r+0x944>
  40294c:	f1ba 0f00 	cmp.w	sl, #0
  402950:	f47f ada8 	bne.w	4024a4 <_dtoa_r+0x4b4>
  402954:	f3cb 0313 	ubfx	r3, fp, #0, #20
  402958:	2b00      	cmp	r3, #0
  40295a:	f47f adba 	bne.w	4024d2 <_dtoa_r+0x4e2>
  40295e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  402962:	0d3f      	lsrs	r7, r7, #20
  402964:	053f      	lsls	r7, r7, #20
  402966:	2f00      	cmp	r7, #0
  402968:	f000 820d 	beq.w	402d86 <_dtoa_r+0xd96>
  40296c:	9b08      	ldr	r3, [sp, #32]
  40296e:	3301      	adds	r3, #1
  402970:	9308      	str	r3, [sp, #32]
  402972:	9b06      	ldr	r3, [sp, #24]
  402974:	3301      	adds	r3, #1
  402976:	9306      	str	r3, [sp, #24]
  402978:	2301      	movs	r3, #1
  40297a:	930c      	str	r3, [sp, #48]	; 0x30
  40297c:	e5ab      	b.n	4024d6 <_dtoa_r+0x4e6>
  40297e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402980:	2b00      	cmp	r3, #0
  402982:	f73f ac42 	bgt.w	40220a <_dtoa_r+0x21a>
  402986:	f040 8221 	bne.w	402dcc <_dtoa_r+0xddc>
  40298a:	2200      	movs	r2, #0
  40298c:	4b38      	ldr	r3, [pc, #224]	; (402a70 <_dtoa_r+0xa80>)
  40298e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402992:	f001 ffef 	bl	404974 <__aeabi_dmul>
  402996:	4652      	mov	r2, sl
  402998:	465b      	mov	r3, fp
  40299a:	f002 fa71 	bl	404e80 <__aeabi_dcmpge>
  40299e:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4029a2:	4646      	mov	r6, r8
  4029a4:	2800      	cmp	r0, #0
  4029a6:	d041      	beq.n	402a2c <_dtoa_r+0xa3c>
  4029a8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4029aa:	9d04      	ldr	r5, [sp, #16]
  4029ac:	43db      	mvns	r3, r3
  4029ae:	9302      	str	r3, [sp, #8]
  4029b0:	4641      	mov	r1, r8
  4029b2:	4620      	mov	r0, r4
  4029b4:	f000 fe40 	bl	403638 <_Bfree>
  4029b8:	2e00      	cmp	r6, #0
  4029ba:	f43f acdd 	beq.w	402378 <_dtoa_r+0x388>
  4029be:	e6a7      	b.n	402710 <_dtoa_r+0x720>
  4029c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4029c2:	4649      	mov	r1, r9
  4029c4:	4620      	mov	r0, r4
  4029c6:	f000 ff6d 	bl	4038a4 <__pow5mult>
  4029ca:	4681      	mov	r9, r0
  4029cc:	e558      	b.n	402480 <_dtoa_r+0x490>
  4029ce:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4029d0:	2a00      	cmp	r2, #0
  4029d2:	f000 8187 	beq.w	402ce4 <_dtoa_r+0xcf4>
  4029d6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4029da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4029dc:	9d08      	ldr	r5, [sp, #32]
  4029de:	e4f2      	b.n	4023c6 <_dtoa_r+0x3d6>
  4029e0:	f1ba 0f00 	cmp.w	sl, #0
  4029e4:	f47f ad75 	bne.w	4024d2 <_dtoa_r+0x4e2>
  4029e8:	e7b4      	b.n	402954 <_dtoa_r+0x964>
  4029ea:	f000 fe2f 	bl	40364c <__multadd>
  4029ee:	4647      	mov	r7, r8
  4029f0:	4606      	mov	r6, r0
  4029f2:	4683      	mov	fp, r0
  4029f4:	e5be      	b.n	402574 <_dtoa_r+0x584>
  4029f6:	4601      	mov	r1, r0
  4029f8:	4620      	mov	r0, r4
  4029fa:	9306      	str	r3, [sp, #24]
  4029fc:	f000 fe1c 	bl	403638 <_Bfree>
  402a00:	2201      	movs	r2, #1
  402a02:	9b06      	ldr	r3, [sp, #24]
  402a04:	e5e0      	b.n	4025c8 <_dtoa_r+0x5d8>
  402a06:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402a08:	2b02      	cmp	r3, #2
  402a0a:	f77f ad96 	ble.w	40253a <_dtoa_r+0x54a>
  402a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a10:	2b00      	cmp	r3, #0
  402a12:	d1c9      	bne.n	4029a8 <_dtoa_r+0x9b8>
  402a14:	4641      	mov	r1, r8
  402a16:	2205      	movs	r2, #5
  402a18:	4620      	mov	r0, r4
  402a1a:	f000 fe17 	bl	40364c <__multadd>
  402a1e:	4601      	mov	r1, r0
  402a20:	4680      	mov	r8, r0
  402a22:	4648      	mov	r0, r9
  402a24:	f000 ffe0 	bl	4039e8 <__mcmp>
  402a28:	2800      	cmp	r0, #0
  402a2a:	ddbd      	ble.n	4029a8 <_dtoa_r+0x9b8>
  402a2c:	9a02      	ldr	r2, [sp, #8]
  402a2e:	9904      	ldr	r1, [sp, #16]
  402a30:	2331      	movs	r3, #49	; 0x31
  402a32:	3201      	adds	r2, #1
  402a34:	9202      	str	r2, [sp, #8]
  402a36:	700b      	strb	r3, [r1, #0]
  402a38:	1c4d      	adds	r5, r1, #1
  402a3a:	e7b9      	b.n	4029b0 <_dtoa_r+0x9c0>
  402a3c:	9a02      	ldr	r2, [sp, #8]
  402a3e:	3201      	adds	r2, #1
  402a40:	9202      	str	r2, [sp, #8]
  402a42:	9a04      	ldr	r2, [sp, #16]
  402a44:	2331      	movs	r3, #49	; 0x31
  402a46:	7013      	strb	r3, [r2, #0]
  402a48:	e652      	b.n	4026f0 <_dtoa_r+0x700>
  402a4a:	2301      	movs	r3, #1
  402a4c:	930b      	str	r3, [sp, #44]	; 0x2c
  402a4e:	e666      	b.n	40271e <_dtoa_r+0x72e>
  402a50:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  402a54:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402a56:	e48f      	b.n	402378 <_dtoa_r+0x388>
  402a58:	004052f0 	.word	0x004052f0
  402a5c:	004052c8 	.word	0x004052c8
  402a60:	3ff00000 	.word	0x3ff00000
  402a64:	401c0000 	.word	0x401c0000
  402a68:	3fe00000 	.word	0x3fe00000
  402a6c:	40240000 	.word	0x40240000
  402a70:	40140000 	.word	0x40140000
  402a74:	4650      	mov	r0, sl
  402a76:	f001 ff17 	bl	4048a8 <__aeabi_i2d>
  402a7a:	463a      	mov	r2, r7
  402a7c:	4643      	mov	r3, r8
  402a7e:	f001 ff79 	bl	404974 <__aeabi_dmul>
  402a82:	2200      	movs	r2, #0
  402a84:	4bc1      	ldr	r3, [pc, #772]	; (402d8c <_dtoa_r+0xd9c>)
  402a86:	f001 fdc3 	bl	404610 <__adddf3>
  402a8a:	4605      	mov	r5, r0
  402a8c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  402a90:	4641      	mov	r1, r8
  402a92:	2200      	movs	r2, #0
  402a94:	4bbe      	ldr	r3, [pc, #760]	; (402d90 <_dtoa_r+0xda0>)
  402a96:	4638      	mov	r0, r7
  402a98:	f001 fdb8 	bl	40460c <__aeabi_dsub>
  402a9c:	462a      	mov	r2, r5
  402a9e:	4633      	mov	r3, r6
  402aa0:	4682      	mov	sl, r0
  402aa2:	468b      	mov	fp, r1
  402aa4:	f002 f9f6 	bl	404e94 <__aeabi_dcmpgt>
  402aa8:	4680      	mov	r8, r0
  402aaa:	2800      	cmp	r0, #0
  402aac:	f040 8110 	bne.w	402cd0 <_dtoa_r+0xce0>
  402ab0:	462a      	mov	r2, r5
  402ab2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  402ab6:	4650      	mov	r0, sl
  402ab8:	4659      	mov	r1, fp
  402aba:	f002 f9cd 	bl	404e58 <__aeabi_dcmplt>
  402abe:	b118      	cbz	r0, 402ac8 <_dtoa_r+0xad8>
  402ac0:	4646      	mov	r6, r8
  402ac2:	e771      	b.n	4029a8 <_dtoa_r+0x9b8>
  402ac4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  402ac8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  402acc:	f7ff bb8a 	b.w	4021e4 <_dtoa_r+0x1f4>
  402ad0:	9804      	ldr	r0, [sp, #16]
  402ad2:	f7ff babb 	b.w	40204c <_dtoa_r+0x5c>
  402ad6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402ad8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402ada:	970c      	str	r7, [sp, #48]	; 0x30
  402adc:	1afb      	subs	r3, r7, r3
  402ade:	441a      	add	r2, r3
  402ae0:	920d      	str	r2, [sp, #52]	; 0x34
  402ae2:	2700      	movs	r7, #0
  402ae4:	e469      	b.n	4023ba <_dtoa_r+0x3ca>
  402ae6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  402aea:	f04f 0a02 	mov.w	sl, #2
  402aee:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  402af2:	e657      	b.n	4027a4 <_dtoa_r+0x7b4>
  402af4:	2100      	movs	r1, #0
  402af6:	2301      	movs	r3, #1
  402af8:	6461      	str	r1, [r4, #68]	; 0x44
  402afa:	4620      	mov	r0, r4
  402afc:	9325      	str	r3, [sp, #148]	; 0x94
  402afe:	f000 fd75 	bl	4035ec <_Balloc>
  402b02:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402b04:	9004      	str	r0, [sp, #16]
  402b06:	6420      	str	r0, [r4, #64]	; 0x40
  402b08:	930a      	str	r3, [sp, #40]	; 0x28
  402b0a:	930f      	str	r3, [sp, #60]	; 0x3c
  402b0c:	e629      	b.n	402762 <_dtoa_r+0x772>
  402b0e:	2a00      	cmp	r2, #0
  402b10:	46d0      	mov	r8, sl
  402b12:	f8cd b018 	str.w	fp, [sp, #24]
  402b16:	469a      	mov	sl, r3
  402b18:	dd11      	ble.n	402b3e <_dtoa_r+0xb4e>
  402b1a:	4649      	mov	r1, r9
  402b1c:	2201      	movs	r2, #1
  402b1e:	4620      	mov	r0, r4
  402b20:	f000 ff10 	bl	403944 <__lshift>
  402b24:	4641      	mov	r1, r8
  402b26:	4681      	mov	r9, r0
  402b28:	f000 ff5e 	bl	4039e8 <__mcmp>
  402b2c:	2800      	cmp	r0, #0
  402b2e:	f340 8146 	ble.w	402dbe <_dtoa_r+0xdce>
  402b32:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  402b36:	f000 8106 	beq.w	402d46 <_dtoa_r+0xd56>
  402b3a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  402b3e:	46b3      	mov	fp, r6
  402b40:	f887 a000 	strb.w	sl, [r7]
  402b44:	1c7d      	adds	r5, r7, #1
  402b46:	9e06      	ldr	r6, [sp, #24]
  402b48:	e5d2      	b.n	4026f0 <_dtoa_r+0x700>
  402b4a:	d104      	bne.n	402b56 <_dtoa_r+0xb66>
  402b4c:	f01a 0f01 	tst.w	sl, #1
  402b50:	d001      	beq.n	402b56 <_dtoa_r+0xb66>
  402b52:	e5bd      	b.n	4026d0 <_dtoa_r+0x6e0>
  402b54:	4615      	mov	r5, r2
  402b56:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  402b5a:	2b30      	cmp	r3, #48	; 0x30
  402b5c:	f105 32ff 	add.w	r2, r5, #4294967295
  402b60:	d0f8      	beq.n	402b54 <_dtoa_r+0xb64>
  402b62:	e5c5      	b.n	4026f0 <_dtoa_r+0x700>
  402b64:	9904      	ldr	r1, [sp, #16]
  402b66:	2230      	movs	r2, #48	; 0x30
  402b68:	700a      	strb	r2, [r1, #0]
  402b6a:	9a02      	ldr	r2, [sp, #8]
  402b6c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402b70:	3201      	adds	r2, #1
  402b72:	9202      	str	r2, [sp, #8]
  402b74:	f7ff bbfc 	b.w	402370 <_dtoa_r+0x380>
  402b78:	f000 80bb 	beq.w	402cf2 <_dtoa_r+0xd02>
  402b7c:	9b02      	ldr	r3, [sp, #8]
  402b7e:	425d      	negs	r5, r3
  402b80:	4b84      	ldr	r3, [pc, #528]	; (402d94 <_dtoa_r+0xda4>)
  402b82:	f005 020f 	and.w	r2, r5, #15
  402b86:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
  402b8e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  402b92:	f001 feef 	bl	404974 <__aeabi_dmul>
  402b96:	112d      	asrs	r5, r5, #4
  402b98:	4607      	mov	r7, r0
  402b9a:	4688      	mov	r8, r1
  402b9c:	f000 812c 	beq.w	402df8 <_dtoa_r+0xe08>
  402ba0:	4e7d      	ldr	r6, [pc, #500]	; (402d98 <_dtoa_r+0xda8>)
  402ba2:	f04f 0a02 	mov.w	sl, #2
  402ba6:	07eb      	lsls	r3, r5, #31
  402ba8:	d509      	bpl.n	402bbe <_dtoa_r+0xbce>
  402baa:	4638      	mov	r0, r7
  402bac:	4641      	mov	r1, r8
  402bae:	e9d6 2300 	ldrd	r2, r3, [r6]
  402bb2:	f001 fedf 	bl	404974 <__aeabi_dmul>
  402bb6:	f10a 0a01 	add.w	sl, sl, #1
  402bba:	4607      	mov	r7, r0
  402bbc:	4688      	mov	r8, r1
  402bbe:	106d      	asrs	r5, r5, #1
  402bc0:	f106 0608 	add.w	r6, r6, #8
  402bc4:	d1ef      	bne.n	402ba6 <_dtoa_r+0xbb6>
  402bc6:	e608      	b.n	4027da <_dtoa_r+0x7ea>
  402bc8:	6871      	ldr	r1, [r6, #4]
  402bca:	4620      	mov	r0, r4
  402bcc:	f000 fd0e 	bl	4035ec <_Balloc>
  402bd0:	6933      	ldr	r3, [r6, #16]
  402bd2:	3302      	adds	r3, #2
  402bd4:	009a      	lsls	r2, r3, #2
  402bd6:	4605      	mov	r5, r0
  402bd8:	f106 010c 	add.w	r1, r6, #12
  402bdc:	300c      	adds	r0, #12
  402bde:	f000 fc5f 	bl	4034a0 <memcpy>
  402be2:	4629      	mov	r1, r5
  402be4:	2201      	movs	r2, #1
  402be6:	4620      	mov	r0, r4
  402be8:	f000 feac 	bl	403944 <__lshift>
  402bec:	9006      	str	r0, [sp, #24]
  402bee:	e4b5      	b.n	40255c <_dtoa_r+0x56c>
  402bf0:	2b39      	cmp	r3, #57	; 0x39
  402bf2:	f8cd b018 	str.w	fp, [sp, #24]
  402bf6:	46d0      	mov	r8, sl
  402bf8:	f000 80a5 	beq.w	402d46 <_dtoa_r+0xd56>
  402bfc:	f103 0a01 	add.w	sl, r3, #1
  402c00:	46b3      	mov	fp, r6
  402c02:	f887 a000 	strb.w	sl, [r7]
  402c06:	1c7d      	adds	r5, r7, #1
  402c08:	9e06      	ldr	r6, [sp, #24]
  402c0a:	e571      	b.n	4026f0 <_dtoa_r+0x700>
  402c0c:	465a      	mov	r2, fp
  402c0e:	46d0      	mov	r8, sl
  402c10:	46b3      	mov	fp, r6
  402c12:	469a      	mov	sl, r3
  402c14:	4616      	mov	r6, r2
  402c16:	e54f      	b.n	4026b8 <_dtoa_r+0x6c8>
  402c18:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c1a:	495e      	ldr	r1, [pc, #376]	; (402d94 <_dtoa_r+0xda4>)
  402c1c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  402c20:	462a      	mov	r2, r5
  402c22:	4633      	mov	r3, r6
  402c24:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  402c28:	f001 fea4 	bl	404974 <__aeabi_dmul>
  402c2c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  402c30:	4638      	mov	r0, r7
  402c32:	4641      	mov	r1, r8
  402c34:	f002 f94e 	bl	404ed4 <__aeabi_d2iz>
  402c38:	4605      	mov	r5, r0
  402c3a:	f001 fe35 	bl	4048a8 <__aeabi_i2d>
  402c3e:	460b      	mov	r3, r1
  402c40:	4602      	mov	r2, r0
  402c42:	4641      	mov	r1, r8
  402c44:	4638      	mov	r0, r7
  402c46:	f001 fce1 	bl	40460c <__aeabi_dsub>
  402c4a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c4c:	460f      	mov	r7, r1
  402c4e:	9904      	ldr	r1, [sp, #16]
  402c50:	3530      	adds	r5, #48	; 0x30
  402c52:	2b01      	cmp	r3, #1
  402c54:	700d      	strb	r5, [r1, #0]
  402c56:	4606      	mov	r6, r0
  402c58:	f101 0501 	add.w	r5, r1, #1
  402c5c:	d026      	beq.n	402cac <_dtoa_r+0xcbc>
  402c5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402c60:	9a04      	ldr	r2, [sp, #16]
  402c62:	f8df b13c 	ldr.w	fp, [pc, #316]	; 402da0 <_dtoa_r+0xdb0>
  402c66:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  402c6a:	4413      	add	r3, r2
  402c6c:	f04f 0a00 	mov.w	sl, #0
  402c70:	4699      	mov	r9, r3
  402c72:	4652      	mov	r2, sl
  402c74:	465b      	mov	r3, fp
  402c76:	4630      	mov	r0, r6
  402c78:	4639      	mov	r1, r7
  402c7a:	f001 fe7b 	bl	404974 <__aeabi_dmul>
  402c7e:	460f      	mov	r7, r1
  402c80:	4606      	mov	r6, r0
  402c82:	f002 f927 	bl	404ed4 <__aeabi_d2iz>
  402c86:	4680      	mov	r8, r0
  402c88:	f001 fe0e 	bl	4048a8 <__aeabi_i2d>
  402c8c:	f108 0830 	add.w	r8, r8, #48	; 0x30
  402c90:	4602      	mov	r2, r0
  402c92:	460b      	mov	r3, r1
  402c94:	4630      	mov	r0, r6
  402c96:	4639      	mov	r1, r7
  402c98:	f001 fcb8 	bl	40460c <__aeabi_dsub>
  402c9c:	f805 8b01 	strb.w	r8, [r5], #1
  402ca0:	454d      	cmp	r5, r9
  402ca2:	4606      	mov	r6, r0
  402ca4:	460f      	mov	r7, r1
  402ca6:	d1e4      	bne.n	402c72 <_dtoa_r+0xc82>
  402ca8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  402cac:	4b3b      	ldr	r3, [pc, #236]	; (402d9c <_dtoa_r+0xdac>)
  402cae:	2200      	movs	r2, #0
  402cb0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  402cb4:	f001 fcac 	bl	404610 <__adddf3>
  402cb8:	4632      	mov	r2, r6
  402cba:	463b      	mov	r3, r7
  402cbc:	f002 f8cc 	bl	404e58 <__aeabi_dcmplt>
  402cc0:	2800      	cmp	r0, #0
  402cc2:	d046      	beq.n	402d52 <_dtoa_r+0xd62>
  402cc4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402cc6:	9302      	str	r3, [sp, #8]
  402cc8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402ccc:	f7ff bb43 	b.w	402356 <_dtoa_r+0x366>
  402cd0:	f04f 0800 	mov.w	r8, #0
  402cd4:	4646      	mov	r6, r8
  402cd6:	e6a9      	b.n	402a2c <_dtoa_r+0xa3c>
  402cd8:	9b08      	ldr	r3, [sp, #32]
  402cda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402cdc:	1a9d      	subs	r5, r3, r2
  402cde:	2300      	movs	r3, #0
  402ce0:	f7ff bb71 	b.w	4023c6 <_dtoa_r+0x3d6>
  402ce4:	9b18      	ldr	r3, [sp, #96]	; 0x60
  402ce6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402ce8:	9d08      	ldr	r5, [sp, #32]
  402cea:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  402cee:	f7ff bb6a 	b.w	4023c6 <_dtoa_r+0x3d6>
  402cf2:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  402cf6:	f04f 0a02 	mov.w	sl, #2
  402cfa:	e56e      	b.n	4027da <_dtoa_r+0x7ea>
  402cfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402cfe:	2b00      	cmp	r3, #0
  402d00:	f43f aeb8 	beq.w	402a74 <_dtoa_r+0xa84>
  402d04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402d06:	2b00      	cmp	r3, #0
  402d08:	f77f aede 	ble.w	402ac8 <_dtoa_r+0xad8>
  402d0c:	2200      	movs	r2, #0
  402d0e:	4b24      	ldr	r3, [pc, #144]	; (402da0 <_dtoa_r+0xdb0>)
  402d10:	4638      	mov	r0, r7
  402d12:	4641      	mov	r1, r8
  402d14:	f001 fe2e 	bl	404974 <__aeabi_dmul>
  402d18:	4607      	mov	r7, r0
  402d1a:	4688      	mov	r8, r1
  402d1c:	f10a 0001 	add.w	r0, sl, #1
  402d20:	f001 fdc2 	bl	4048a8 <__aeabi_i2d>
  402d24:	463a      	mov	r2, r7
  402d26:	4643      	mov	r3, r8
  402d28:	f001 fe24 	bl	404974 <__aeabi_dmul>
  402d2c:	2200      	movs	r2, #0
  402d2e:	4b17      	ldr	r3, [pc, #92]	; (402d8c <_dtoa_r+0xd9c>)
  402d30:	f001 fc6e 	bl	404610 <__adddf3>
  402d34:	9a02      	ldr	r2, [sp, #8]
  402d36:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402d38:	9312      	str	r3, [sp, #72]	; 0x48
  402d3a:	3a01      	subs	r2, #1
  402d3c:	4605      	mov	r5, r0
  402d3e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  402d42:	9215      	str	r2, [sp, #84]	; 0x54
  402d44:	e56a      	b.n	40281c <_dtoa_r+0x82c>
  402d46:	2239      	movs	r2, #57	; 0x39
  402d48:	46b3      	mov	fp, r6
  402d4a:	703a      	strb	r2, [r7, #0]
  402d4c:	9e06      	ldr	r6, [sp, #24]
  402d4e:	1c7d      	adds	r5, r7, #1
  402d50:	e4c0      	b.n	4026d4 <_dtoa_r+0x6e4>
  402d52:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  402d56:	2000      	movs	r0, #0
  402d58:	4910      	ldr	r1, [pc, #64]	; (402d9c <_dtoa_r+0xdac>)
  402d5a:	f001 fc57 	bl	40460c <__aeabi_dsub>
  402d5e:	4632      	mov	r2, r6
  402d60:	463b      	mov	r3, r7
  402d62:	f002 f897 	bl	404e94 <__aeabi_dcmpgt>
  402d66:	b908      	cbnz	r0, 402d6c <_dtoa_r+0xd7c>
  402d68:	e6ae      	b.n	402ac8 <_dtoa_r+0xad8>
  402d6a:	4615      	mov	r5, r2
  402d6c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  402d70:	2b30      	cmp	r3, #48	; 0x30
  402d72:	f105 32ff 	add.w	r2, r5, #4294967295
  402d76:	d0f8      	beq.n	402d6a <_dtoa_r+0xd7a>
  402d78:	e5d7      	b.n	40292a <_dtoa_r+0x93a>
  402d7a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  402d7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402d80:	9302      	str	r3, [sp, #8]
  402d82:	f7ff bae8 	b.w	402356 <_dtoa_r+0x366>
  402d86:	970c      	str	r7, [sp, #48]	; 0x30
  402d88:	f7ff bba5 	b.w	4024d6 <_dtoa_r+0x4e6>
  402d8c:	401c0000 	.word	0x401c0000
  402d90:	40140000 	.word	0x40140000
  402d94:	004052f0 	.word	0x004052f0
  402d98:	004052c8 	.word	0x004052c8
  402d9c:	3fe00000 	.word	0x3fe00000
  402da0:	40240000 	.word	0x40240000
  402da4:	2b39      	cmp	r3, #57	; 0x39
  402da6:	f8cd b018 	str.w	fp, [sp, #24]
  402daa:	46d0      	mov	r8, sl
  402dac:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  402db0:	469a      	mov	sl, r3
  402db2:	d0c8      	beq.n	402d46 <_dtoa_r+0xd56>
  402db4:	f1bb 0f00 	cmp.w	fp, #0
  402db8:	f73f aebf 	bgt.w	402b3a <_dtoa_r+0xb4a>
  402dbc:	e6bf      	b.n	402b3e <_dtoa_r+0xb4e>
  402dbe:	f47f aebe 	bne.w	402b3e <_dtoa_r+0xb4e>
  402dc2:	f01a 0f01 	tst.w	sl, #1
  402dc6:	f43f aeba 	beq.w	402b3e <_dtoa_r+0xb4e>
  402dca:	e6b2      	b.n	402b32 <_dtoa_r+0xb42>
  402dcc:	f04f 0800 	mov.w	r8, #0
  402dd0:	4646      	mov	r6, r8
  402dd2:	e5e9      	b.n	4029a8 <_dtoa_r+0x9b8>
  402dd4:	4631      	mov	r1, r6
  402dd6:	2300      	movs	r3, #0
  402dd8:	220a      	movs	r2, #10
  402dda:	4620      	mov	r0, r4
  402ddc:	f000 fc36 	bl	40364c <__multadd>
  402de0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402de2:	2b00      	cmp	r3, #0
  402de4:	4606      	mov	r6, r0
  402de6:	dd0a      	ble.n	402dfe <_dtoa_r+0xe0e>
  402de8:	930a      	str	r3, [sp, #40]	; 0x28
  402dea:	f7ff bbaa 	b.w	402542 <_dtoa_r+0x552>
  402dee:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402df0:	2b02      	cmp	r3, #2
  402df2:	dc23      	bgt.n	402e3c <_dtoa_r+0xe4c>
  402df4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402df6:	e43b      	b.n	402670 <_dtoa_r+0x680>
  402df8:	f04f 0a02 	mov.w	sl, #2
  402dfc:	e4ed      	b.n	4027da <_dtoa_r+0x7ea>
  402dfe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402e00:	2b02      	cmp	r3, #2
  402e02:	dc1b      	bgt.n	402e3c <_dtoa_r+0xe4c>
  402e04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402e06:	e7ef      	b.n	402de8 <_dtoa_r+0xdf8>
  402e08:	2500      	movs	r5, #0
  402e0a:	6465      	str	r5, [r4, #68]	; 0x44
  402e0c:	4629      	mov	r1, r5
  402e0e:	4620      	mov	r0, r4
  402e10:	f000 fbec 	bl	4035ec <_Balloc>
  402e14:	f04f 33ff 	mov.w	r3, #4294967295
  402e18:	930a      	str	r3, [sp, #40]	; 0x28
  402e1a:	930f      	str	r3, [sp, #60]	; 0x3c
  402e1c:	2301      	movs	r3, #1
  402e1e:	9004      	str	r0, [sp, #16]
  402e20:	9525      	str	r5, [sp, #148]	; 0x94
  402e22:	6420      	str	r0, [r4, #64]	; 0x40
  402e24:	930b      	str	r3, [sp, #44]	; 0x2c
  402e26:	f7ff b9dd 	b.w	4021e4 <_dtoa_r+0x1f4>
  402e2a:	2501      	movs	r5, #1
  402e2c:	f7ff b9a5 	b.w	40217a <_dtoa_r+0x18a>
  402e30:	f43f ab69 	beq.w	402506 <_dtoa_r+0x516>
  402e34:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  402e38:	f7ff bbf9 	b.w	40262e <_dtoa_r+0x63e>
  402e3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402e3e:	930a      	str	r3, [sp, #40]	; 0x28
  402e40:	e5e5      	b.n	402a0e <_dtoa_r+0xa1e>
  402e42:	bf00      	nop

00402e44 <__libc_fini_array>:
  402e44:	b538      	push	{r3, r4, r5, lr}
  402e46:	4c0a      	ldr	r4, [pc, #40]	; (402e70 <__libc_fini_array+0x2c>)
  402e48:	4d0a      	ldr	r5, [pc, #40]	; (402e74 <__libc_fini_array+0x30>)
  402e4a:	1b64      	subs	r4, r4, r5
  402e4c:	10a4      	asrs	r4, r4, #2
  402e4e:	d00a      	beq.n	402e66 <__libc_fini_array+0x22>
  402e50:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402e54:	3b01      	subs	r3, #1
  402e56:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402e5a:	3c01      	subs	r4, #1
  402e5c:	f855 3904 	ldr.w	r3, [r5], #-4
  402e60:	4798      	blx	r3
  402e62:	2c00      	cmp	r4, #0
  402e64:	d1f9      	bne.n	402e5a <__libc_fini_array+0x16>
  402e66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402e6a:	f002 bb3f 	b.w	4054ec <_fini>
  402e6e:	bf00      	nop
  402e70:	004054fc 	.word	0x004054fc
  402e74:	004054f8 	.word	0x004054f8

00402e78 <_localeconv_r>:
  402e78:	4a04      	ldr	r2, [pc, #16]	; (402e8c <_localeconv_r+0x14>)
  402e7a:	4b05      	ldr	r3, [pc, #20]	; (402e90 <_localeconv_r+0x18>)
  402e7c:	6812      	ldr	r2, [r2, #0]
  402e7e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  402e80:	2800      	cmp	r0, #0
  402e82:	bf08      	it	eq
  402e84:	4618      	moveq	r0, r3
  402e86:	30f0      	adds	r0, #240	; 0xf0
  402e88:	4770      	bx	lr
  402e8a:	bf00      	nop
  402e8c:	20000018 	.word	0x20000018
  402e90:	2000085c 	.word	0x2000085c

00402e94 <__retarget_lock_acquire_recursive>:
  402e94:	4770      	bx	lr
  402e96:	bf00      	nop

00402e98 <__retarget_lock_release_recursive>:
  402e98:	4770      	bx	lr
  402e9a:	bf00      	nop

00402e9c <_malloc_r>:
  402e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402ea0:	f101 060b 	add.w	r6, r1, #11
  402ea4:	2e16      	cmp	r6, #22
  402ea6:	b083      	sub	sp, #12
  402ea8:	4605      	mov	r5, r0
  402eaa:	f240 809e 	bls.w	402fea <_malloc_r+0x14e>
  402eae:	f036 0607 	bics.w	r6, r6, #7
  402eb2:	f100 80bd 	bmi.w	403030 <_malloc_r+0x194>
  402eb6:	42b1      	cmp	r1, r6
  402eb8:	f200 80ba 	bhi.w	403030 <_malloc_r+0x194>
  402ebc:	f000 fb8a 	bl	4035d4 <__malloc_lock>
  402ec0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402ec4:	f0c0 8293 	bcc.w	4033ee <_malloc_r+0x552>
  402ec8:	0a73      	lsrs	r3, r6, #9
  402eca:	f000 80b8 	beq.w	40303e <_malloc_r+0x1a2>
  402ece:	2b04      	cmp	r3, #4
  402ed0:	f200 8179 	bhi.w	4031c6 <_malloc_r+0x32a>
  402ed4:	09b3      	lsrs	r3, r6, #6
  402ed6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402eda:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402ede:	00c3      	lsls	r3, r0, #3
  402ee0:	4fbf      	ldr	r7, [pc, #764]	; (4031e0 <_malloc_r+0x344>)
  402ee2:	443b      	add	r3, r7
  402ee4:	f1a3 0108 	sub.w	r1, r3, #8
  402ee8:	685c      	ldr	r4, [r3, #4]
  402eea:	42a1      	cmp	r1, r4
  402eec:	d106      	bne.n	402efc <_malloc_r+0x60>
  402eee:	e00c      	b.n	402f0a <_malloc_r+0x6e>
  402ef0:	2a00      	cmp	r2, #0
  402ef2:	f280 80aa 	bge.w	40304a <_malloc_r+0x1ae>
  402ef6:	68e4      	ldr	r4, [r4, #12]
  402ef8:	42a1      	cmp	r1, r4
  402efa:	d006      	beq.n	402f0a <_malloc_r+0x6e>
  402efc:	6863      	ldr	r3, [r4, #4]
  402efe:	f023 0303 	bic.w	r3, r3, #3
  402f02:	1b9a      	subs	r2, r3, r6
  402f04:	2a0f      	cmp	r2, #15
  402f06:	ddf3      	ble.n	402ef0 <_malloc_r+0x54>
  402f08:	4670      	mov	r0, lr
  402f0a:	693c      	ldr	r4, [r7, #16]
  402f0c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4031f4 <_malloc_r+0x358>
  402f10:	4574      	cmp	r4, lr
  402f12:	f000 81ab 	beq.w	40326c <_malloc_r+0x3d0>
  402f16:	6863      	ldr	r3, [r4, #4]
  402f18:	f023 0303 	bic.w	r3, r3, #3
  402f1c:	1b9a      	subs	r2, r3, r6
  402f1e:	2a0f      	cmp	r2, #15
  402f20:	f300 8190 	bgt.w	403244 <_malloc_r+0x3a8>
  402f24:	2a00      	cmp	r2, #0
  402f26:	f8c7 e014 	str.w	lr, [r7, #20]
  402f2a:	f8c7 e010 	str.w	lr, [r7, #16]
  402f2e:	f280 809d 	bge.w	40306c <_malloc_r+0x1d0>
  402f32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402f36:	f080 8161 	bcs.w	4031fc <_malloc_r+0x360>
  402f3a:	08db      	lsrs	r3, r3, #3
  402f3c:	f103 0c01 	add.w	ip, r3, #1
  402f40:	1099      	asrs	r1, r3, #2
  402f42:	687a      	ldr	r2, [r7, #4]
  402f44:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  402f48:	f8c4 8008 	str.w	r8, [r4, #8]
  402f4c:	2301      	movs	r3, #1
  402f4e:	408b      	lsls	r3, r1
  402f50:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  402f54:	4313      	orrs	r3, r2
  402f56:	3908      	subs	r1, #8
  402f58:	60e1      	str	r1, [r4, #12]
  402f5a:	607b      	str	r3, [r7, #4]
  402f5c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  402f60:	f8c8 400c 	str.w	r4, [r8, #12]
  402f64:	1082      	asrs	r2, r0, #2
  402f66:	2401      	movs	r4, #1
  402f68:	4094      	lsls	r4, r2
  402f6a:	429c      	cmp	r4, r3
  402f6c:	f200 808b 	bhi.w	403086 <_malloc_r+0x1ea>
  402f70:	421c      	tst	r4, r3
  402f72:	d106      	bne.n	402f82 <_malloc_r+0xe6>
  402f74:	f020 0003 	bic.w	r0, r0, #3
  402f78:	0064      	lsls	r4, r4, #1
  402f7a:	421c      	tst	r4, r3
  402f7c:	f100 0004 	add.w	r0, r0, #4
  402f80:	d0fa      	beq.n	402f78 <_malloc_r+0xdc>
  402f82:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402f86:	46cc      	mov	ip, r9
  402f88:	4680      	mov	r8, r0
  402f8a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402f8e:	459c      	cmp	ip, r3
  402f90:	d107      	bne.n	402fa2 <_malloc_r+0x106>
  402f92:	e16d      	b.n	403270 <_malloc_r+0x3d4>
  402f94:	2a00      	cmp	r2, #0
  402f96:	f280 817b 	bge.w	403290 <_malloc_r+0x3f4>
  402f9a:	68db      	ldr	r3, [r3, #12]
  402f9c:	459c      	cmp	ip, r3
  402f9e:	f000 8167 	beq.w	403270 <_malloc_r+0x3d4>
  402fa2:	6859      	ldr	r1, [r3, #4]
  402fa4:	f021 0103 	bic.w	r1, r1, #3
  402fa8:	1b8a      	subs	r2, r1, r6
  402faa:	2a0f      	cmp	r2, #15
  402fac:	ddf2      	ble.n	402f94 <_malloc_r+0xf8>
  402fae:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  402fb2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  402fb6:	9300      	str	r3, [sp, #0]
  402fb8:	199c      	adds	r4, r3, r6
  402fba:	4628      	mov	r0, r5
  402fbc:	f046 0601 	orr.w	r6, r6, #1
  402fc0:	f042 0501 	orr.w	r5, r2, #1
  402fc4:	605e      	str	r6, [r3, #4]
  402fc6:	f8c8 c00c 	str.w	ip, [r8, #12]
  402fca:	f8cc 8008 	str.w	r8, [ip, #8]
  402fce:	617c      	str	r4, [r7, #20]
  402fd0:	613c      	str	r4, [r7, #16]
  402fd2:	f8c4 e00c 	str.w	lr, [r4, #12]
  402fd6:	f8c4 e008 	str.w	lr, [r4, #8]
  402fda:	6065      	str	r5, [r4, #4]
  402fdc:	505a      	str	r2, [r3, r1]
  402fde:	f000 faff 	bl	4035e0 <__malloc_unlock>
  402fe2:	9b00      	ldr	r3, [sp, #0]
  402fe4:	f103 0408 	add.w	r4, r3, #8
  402fe8:	e01e      	b.n	403028 <_malloc_r+0x18c>
  402fea:	2910      	cmp	r1, #16
  402fec:	d820      	bhi.n	403030 <_malloc_r+0x194>
  402fee:	f000 faf1 	bl	4035d4 <__malloc_lock>
  402ff2:	2610      	movs	r6, #16
  402ff4:	2318      	movs	r3, #24
  402ff6:	2002      	movs	r0, #2
  402ff8:	4f79      	ldr	r7, [pc, #484]	; (4031e0 <_malloc_r+0x344>)
  402ffa:	443b      	add	r3, r7
  402ffc:	f1a3 0208 	sub.w	r2, r3, #8
  403000:	685c      	ldr	r4, [r3, #4]
  403002:	4294      	cmp	r4, r2
  403004:	f000 813d 	beq.w	403282 <_malloc_r+0x3e6>
  403008:	6863      	ldr	r3, [r4, #4]
  40300a:	68e1      	ldr	r1, [r4, #12]
  40300c:	68a6      	ldr	r6, [r4, #8]
  40300e:	f023 0303 	bic.w	r3, r3, #3
  403012:	4423      	add	r3, r4
  403014:	4628      	mov	r0, r5
  403016:	685a      	ldr	r2, [r3, #4]
  403018:	60f1      	str	r1, [r6, #12]
  40301a:	f042 0201 	orr.w	r2, r2, #1
  40301e:	608e      	str	r6, [r1, #8]
  403020:	605a      	str	r2, [r3, #4]
  403022:	f000 fadd 	bl	4035e0 <__malloc_unlock>
  403026:	3408      	adds	r4, #8
  403028:	4620      	mov	r0, r4
  40302a:	b003      	add	sp, #12
  40302c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403030:	2400      	movs	r4, #0
  403032:	230c      	movs	r3, #12
  403034:	4620      	mov	r0, r4
  403036:	602b      	str	r3, [r5, #0]
  403038:	b003      	add	sp, #12
  40303a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40303e:	2040      	movs	r0, #64	; 0x40
  403040:	f44f 7300 	mov.w	r3, #512	; 0x200
  403044:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403048:	e74a      	b.n	402ee0 <_malloc_r+0x44>
  40304a:	4423      	add	r3, r4
  40304c:	68e1      	ldr	r1, [r4, #12]
  40304e:	685a      	ldr	r2, [r3, #4]
  403050:	68a6      	ldr	r6, [r4, #8]
  403052:	f042 0201 	orr.w	r2, r2, #1
  403056:	60f1      	str	r1, [r6, #12]
  403058:	4628      	mov	r0, r5
  40305a:	608e      	str	r6, [r1, #8]
  40305c:	605a      	str	r2, [r3, #4]
  40305e:	f000 fabf 	bl	4035e0 <__malloc_unlock>
  403062:	3408      	adds	r4, #8
  403064:	4620      	mov	r0, r4
  403066:	b003      	add	sp, #12
  403068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40306c:	4423      	add	r3, r4
  40306e:	4628      	mov	r0, r5
  403070:	685a      	ldr	r2, [r3, #4]
  403072:	f042 0201 	orr.w	r2, r2, #1
  403076:	605a      	str	r2, [r3, #4]
  403078:	f000 fab2 	bl	4035e0 <__malloc_unlock>
  40307c:	3408      	adds	r4, #8
  40307e:	4620      	mov	r0, r4
  403080:	b003      	add	sp, #12
  403082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403086:	68bc      	ldr	r4, [r7, #8]
  403088:	6863      	ldr	r3, [r4, #4]
  40308a:	f023 0803 	bic.w	r8, r3, #3
  40308e:	45b0      	cmp	r8, r6
  403090:	d304      	bcc.n	40309c <_malloc_r+0x200>
  403092:	eba8 0306 	sub.w	r3, r8, r6
  403096:	2b0f      	cmp	r3, #15
  403098:	f300 8085 	bgt.w	4031a6 <_malloc_r+0x30a>
  40309c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4031f8 <_malloc_r+0x35c>
  4030a0:	4b50      	ldr	r3, [pc, #320]	; (4031e4 <_malloc_r+0x348>)
  4030a2:	f8d9 2000 	ldr.w	r2, [r9]
  4030a6:	681b      	ldr	r3, [r3, #0]
  4030a8:	3201      	adds	r2, #1
  4030aa:	4433      	add	r3, r6
  4030ac:	eb04 0a08 	add.w	sl, r4, r8
  4030b0:	f000 8155 	beq.w	40335e <_malloc_r+0x4c2>
  4030b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4030b8:	330f      	adds	r3, #15
  4030ba:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4030be:	f02b 0b0f 	bic.w	fp, fp, #15
  4030c2:	4659      	mov	r1, fp
  4030c4:	4628      	mov	r0, r5
  4030c6:	f000 fd8b 	bl	403be0 <_sbrk_r>
  4030ca:	1c41      	adds	r1, r0, #1
  4030cc:	4602      	mov	r2, r0
  4030ce:	f000 80fc 	beq.w	4032ca <_malloc_r+0x42e>
  4030d2:	4582      	cmp	sl, r0
  4030d4:	f200 80f7 	bhi.w	4032c6 <_malloc_r+0x42a>
  4030d8:	4b43      	ldr	r3, [pc, #268]	; (4031e8 <_malloc_r+0x34c>)
  4030da:	6819      	ldr	r1, [r3, #0]
  4030dc:	4459      	add	r1, fp
  4030de:	6019      	str	r1, [r3, #0]
  4030e0:	f000 814d 	beq.w	40337e <_malloc_r+0x4e2>
  4030e4:	f8d9 0000 	ldr.w	r0, [r9]
  4030e8:	3001      	adds	r0, #1
  4030ea:	bf1b      	ittet	ne
  4030ec:	eba2 0a0a 	subne.w	sl, r2, sl
  4030f0:	4451      	addne	r1, sl
  4030f2:	f8c9 2000 	streq.w	r2, [r9]
  4030f6:	6019      	strne	r1, [r3, #0]
  4030f8:	f012 0107 	ands.w	r1, r2, #7
  4030fc:	f000 8115 	beq.w	40332a <_malloc_r+0x48e>
  403100:	f1c1 0008 	rsb	r0, r1, #8
  403104:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  403108:	4402      	add	r2, r0
  40310a:	3108      	adds	r1, #8
  40310c:	eb02 090b 	add.w	r9, r2, fp
  403110:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403114:	eba1 0909 	sub.w	r9, r1, r9
  403118:	4649      	mov	r1, r9
  40311a:	4628      	mov	r0, r5
  40311c:	9301      	str	r3, [sp, #4]
  40311e:	9200      	str	r2, [sp, #0]
  403120:	f000 fd5e 	bl	403be0 <_sbrk_r>
  403124:	1c43      	adds	r3, r0, #1
  403126:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40312a:	f000 8143 	beq.w	4033b4 <_malloc_r+0x518>
  40312e:	1a80      	subs	r0, r0, r2
  403130:	4448      	add	r0, r9
  403132:	f040 0001 	orr.w	r0, r0, #1
  403136:	6819      	ldr	r1, [r3, #0]
  403138:	60ba      	str	r2, [r7, #8]
  40313a:	4449      	add	r1, r9
  40313c:	42bc      	cmp	r4, r7
  40313e:	6050      	str	r0, [r2, #4]
  403140:	6019      	str	r1, [r3, #0]
  403142:	d017      	beq.n	403174 <_malloc_r+0x2d8>
  403144:	f1b8 0f0f 	cmp.w	r8, #15
  403148:	f240 80fb 	bls.w	403342 <_malloc_r+0x4a6>
  40314c:	6860      	ldr	r0, [r4, #4]
  40314e:	f1a8 020c 	sub.w	r2, r8, #12
  403152:	f022 0207 	bic.w	r2, r2, #7
  403156:	eb04 0e02 	add.w	lr, r4, r2
  40315a:	f000 0001 	and.w	r0, r0, #1
  40315e:	f04f 0c05 	mov.w	ip, #5
  403162:	4310      	orrs	r0, r2
  403164:	2a0f      	cmp	r2, #15
  403166:	6060      	str	r0, [r4, #4]
  403168:	f8ce c004 	str.w	ip, [lr, #4]
  40316c:	f8ce c008 	str.w	ip, [lr, #8]
  403170:	f200 8117 	bhi.w	4033a2 <_malloc_r+0x506>
  403174:	4b1d      	ldr	r3, [pc, #116]	; (4031ec <_malloc_r+0x350>)
  403176:	68bc      	ldr	r4, [r7, #8]
  403178:	681a      	ldr	r2, [r3, #0]
  40317a:	4291      	cmp	r1, r2
  40317c:	bf88      	it	hi
  40317e:	6019      	strhi	r1, [r3, #0]
  403180:	4b1b      	ldr	r3, [pc, #108]	; (4031f0 <_malloc_r+0x354>)
  403182:	681a      	ldr	r2, [r3, #0]
  403184:	4291      	cmp	r1, r2
  403186:	6862      	ldr	r2, [r4, #4]
  403188:	bf88      	it	hi
  40318a:	6019      	strhi	r1, [r3, #0]
  40318c:	f022 0203 	bic.w	r2, r2, #3
  403190:	4296      	cmp	r6, r2
  403192:	eba2 0306 	sub.w	r3, r2, r6
  403196:	d801      	bhi.n	40319c <_malloc_r+0x300>
  403198:	2b0f      	cmp	r3, #15
  40319a:	dc04      	bgt.n	4031a6 <_malloc_r+0x30a>
  40319c:	4628      	mov	r0, r5
  40319e:	f000 fa1f 	bl	4035e0 <__malloc_unlock>
  4031a2:	2400      	movs	r4, #0
  4031a4:	e740      	b.n	403028 <_malloc_r+0x18c>
  4031a6:	19a2      	adds	r2, r4, r6
  4031a8:	f043 0301 	orr.w	r3, r3, #1
  4031ac:	f046 0601 	orr.w	r6, r6, #1
  4031b0:	6066      	str	r6, [r4, #4]
  4031b2:	4628      	mov	r0, r5
  4031b4:	60ba      	str	r2, [r7, #8]
  4031b6:	6053      	str	r3, [r2, #4]
  4031b8:	f000 fa12 	bl	4035e0 <__malloc_unlock>
  4031bc:	3408      	adds	r4, #8
  4031be:	4620      	mov	r0, r4
  4031c0:	b003      	add	sp, #12
  4031c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031c6:	2b14      	cmp	r3, #20
  4031c8:	d971      	bls.n	4032ae <_malloc_r+0x412>
  4031ca:	2b54      	cmp	r3, #84	; 0x54
  4031cc:	f200 80a3 	bhi.w	403316 <_malloc_r+0x47a>
  4031d0:	0b33      	lsrs	r3, r6, #12
  4031d2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4031d6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4031da:	00c3      	lsls	r3, r0, #3
  4031dc:	e680      	b.n	402ee0 <_malloc_r+0x44>
  4031de:	bf00      	nop
  4031e0:	2000044c 	.word	0x2000044c
  4031e4:	20000a18 	.word	0x20000a18
  4031e8:	200009e8 	.word	0x200009e8
  4031ec:	20000a10 	.word	0x20000a10
  4031f0:	20000a14 	.word	0x20000a14
  4031f4:	20000454 	.word	0x20000454
  4031f8:	20000854 	.word	0x20000854
  4031fc:	0a5a      	lsrs	r2, r3, #9
  4031fe:	2a04      	cmp	r2, #4
  403200:	d95b      	bls.n	4032ba <_malloc_r+0x41e>
  403202:	2a14      	cmp	r2, #20
  403204:	f200 80ae 	bhi.w	403364 <_malloc_r+0x4c8>
  403208:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40320c:	00c9      	lsls	r1, r1, #3
  40320e:	325b      	adds	r2, #91	; 0x5b
  403210:	eb07 0c01 	add.w	ip, r7, r1
  403214:	5879      	ldr	r1, [r7, r1]
  403216:	f1ac 0c08 	sub.w	ip, ip, #8
  40321a:	458c      	cmp	ip, r1
  40321c:	f000 8088 	beq.w	403330 <_malloc_r+0x494>
  403220:	684a      	ldr	r2, [r1, #4]
  403222:	f022 0203 	bic.w	r2, r2, #3
  403226:	4293      	cmp	r3, r2
  403228:	d273      	bcs.n	403312 <_malloc_r+0x476>
  40322a:	6889      	ldr	r1, [r1, #8]
  40322c:	458c      	cmp	ip, r1
  40322e:	d1f7      	bne.n	403220 <_malloc_r+0x384>
  403230:	f8dc 200c 	ldr.w	r2, [ip, #12]
  403234:	687b      	ldr	r3, [r7, #4]
  403236:	60e2      	str	r2, [r4, #12]
  403238:	f8c4 c008 	str.w	ip, [r4, #8]
  40323c:	6094      	str	r4, [r2, #8]
  40323e:	f8cc 400c 	str.w	r4, [ip, #12]
  403242:	e68f      	b.n	402f64 <_malloc_r+0xc8>
  403244:	19a1      	adds	r1, r4, r6
  403246:	f046 0c01 	orr.w	ip, r6, #1
  40324a:	f042 0601 	orr.w	r6, r2, #1
  40324e:	f8c4 c004 	str.w	ip, [r4, #4]
  403252:	4628      	mov	r0, r5
  403254:	6179      	str	r1, [r7, #20]
  403256:	6139      	str	r1, [r7, #16]
  403258:	f8c1 e00c 	str.w	lr, [r1, #12]
  40325c:	f8c1 e008 	str.w	lr, [r1, #8]
  403260:	604e      	str	r6, [r1, #4]
  403262:	50e2      	str	r2, [r4, r3]
  403264:	f000 f9bc 	bl	4035e0 <__malloc_unlock>
  403268:	3408      	adds	r4, #8
  40326a:	e6dd      	b.n	403028 <_malloc_r+0x18c>
  40326c:	687b      	ldr	r3, [r7, #4]
  40326e:	e679      	b.n	402f64 <_malloc_r+0xc8>
  403270:	f108 0801 	add.w	r8, r8, #1
  403274:	f018 0f03 	tst.w	r8, #3
  403278:	f10c 0c08 	add.w	ip, ip, #8
  40327c:	f47f ae85 	bne.w	402f8a <_malloc_r+0xee>
  403280:	e02d      	b.n	4032de <_malloc_r+0x442>
  403282:	68dc      	ldr	r4, [r3, #12]
  403284:	42a3      	cmp	r3, r4
  403286:	bf08      	it	eq
  403288:	3002      	addeq	r0, #2
  40328a:	f43f ae3e 	beq.w	402f0a <_malloc_r+0x6e>
  40328e:	e6bb      	b.n	403008 <_malloc_r+0x16c>
  403290:	4419      	add	r1, r3
  403292:	461c      	mov	r4, r3
  403294:	684a      	ldr	r2, [r1, #4]
  403296:	68db      	ldr	r3, [r3, #12]
  403298:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40329c:	f042 0201 	orr.w	r2, r2, #1
  4032a0:	604a      	str	r2, [r1, #4]
  4032a2:	4628      	mov	r0, r5
  4032a4:	60f3      	str	r3, [r6, #12]
  4032a6:	609e      	str	r6, [r3, #8]
  4032a8:	f000 f99a 	bl	4035e0 <__malloc_unlock>
  4032ac:	e6bc      	b.n	403028 <_malloc_r+0x18c>
  4032ae:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4032b2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4032b6:	00c3      	lsls	r3, r0, #3
  4032b8:	e612      	b.n	402ee0 <_malloc_r+0x44>
  4032ba:	099a      	lsrs	r2, r3, #6
  4032bc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4032c0:	00c9      	lsls	r1, r1, #3
  4032c2:	3238      	adds	r2, #56	; 0x38
  4032c4:	e7a4      	b.n	403210 <_malloc_r+0x374>
  4032c6:	42bc      	cmp	r4, r7
  4032c8:	d054      	beq.n	403374 <_malloc_r+0x4d8>
  4032ca:	68bc      	ldr	r4, [r7, #8]
  4032cc:	6862      	ldr	r2, [r4, #4]
  4032ce:	f022 0203 	bic.w	r2, r2, #3
  4032d2:	e75d      	b.n	403190 <_malloc_r+0x2f4>
  4032d4:	f859 3908 	ldr.w	r3, [r9], #-8
  4032d8:	4599      	cmp	r9, r3
  4032da:	f040 8086 	bne.w	4033ea <_malloc_r+0x54e>
  4032de:	f010 0f03 	tst.w	r0, #3
  4032e2:	f100 30ff 	add.w	r0, r0, #4294967295
  4032e6:	d1f5      	bne.n	4032d4 <_malloc_r+0x438>
  4032e8:	687b      	ldr	r3, [r7, #4]
  4032ea:	ea23 0304 	bic.w	r3, r3, r4
  4032ee:	607b      	str	r3, [r7, #4]
  4032f0:	0064      	lsls	r4, r4, #1
  4032f2:	429c      	cmp	r4, r3
  4032f4:	f63f aec7 	bhi.w	403086 <_malloc_r+0x1ea>
  4032f8:	2c00      	cmp	r4, #0
  4032fa:	f43f aec4 	beq.w	403086 <_malloc_r+0x1ea>
  4032fe:	421c      	tst	r4, r3
  403300:	4640      	mov	r0, r8
  403302:	f47f ae3e 	bne.w	402f82 <_malloc_r+0xe6>
  403306:	0064      	lsls	r4, r4, #1
  403308:	421c      	tst	r4, r3
  40330a:	f100 0004 	add.w	r0, r0, #4
  40330e:	d0fa      	beq.n	403306 <_malloc_r+0x46a>
  403310:	e637      	b.n	402f82 <_malloc_r+0xe6>
  403312:	468c      	mov	ip, r1
  403314:	e78c      	b.n	403230 <_malloc_r+0x394>
  403316:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40331a:	d815      	bhi.n	403348 <_malloc_r+0x4ac>
  40331c:	0bf3      	lsrs	r3, r6, #15
  40331e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403322:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403326:	00c3      	lsls	r3, r0, #3
  403328:	e5da      	b.n	402ee0 <_malloc_r+0x44>
  40332a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40332e:	e6ed      	b.n	40310c <_malloc_r+0x270>
  403330:	687b      	ldr	r3, [r7, #4]
  403332:	1092      	asrs	r2, r2, #2
  403334:	2101      	movs	r1, #1
  403336:	fa01 f202 	lsl.w	r2, r1, r2
  40333a:	4313      	orrs	r3, r2
  40333c:	607b      	str	r3, [r7, #4]
  40333e:	4662      	mov	r2, ip
  403340:	e779      	b.n	403236 <_malloc_r+0x39a>
  403342:	2301      	movs	r3, #1
  403344:	6053      	str	r3, [r2, #4]
  403346:	e729      	b.n	40319c <_malloc_r+0x300>
  403348:	f240 5254 	movw	r2, #1364	; 0x554
  40334c:	4293      	cmp	r3, r2
  40334e:	d822      	bhi.n	403396 <_malloc_r+0x4fa>
  403350:	0cb3      	lsrs	r3, r6, #18
  403352:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403356:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40335a:	00c3      	lsls	r3, r0, #3
  40335c:	e5c0      	b.n	402ee0 <_malloc_r+0x44>
  40335e:	f103 0b10 	add.w	fp, r3, #16
  403362:	e6ae      	b.n	4030c2 <_malloc_r+0x226>
  403364:	2a54      	cmp	r2, #84	; 0x54
  403366:	d829      	bhi.n	4033bc <_malloc_r+0x520>
  403368:	0b1a      	lsrs	r2, r3, #12
  40336a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40336e:	00c9      	lsls	r1, r1, #3
  403370:	326e      	adds	r2, #110	; 0x6e
  403372:	e74d      	b.n	403210 <_malloc_r+0x374>
  403374:	4b20      	ldr	r3, [pc, #128]	; (4033f8 <_malloc_r+0x55c>)
  403376:	6819      	ldr	r1, [r3, #0]
  403378:	4459      	add	r1, fp
  40337a:	6019      	str	r1, [r3, #0]
  40337c:	e6b2      	b.n	4030e4 <_malloc_r+0x248>
  40337e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403382:	2800      	cmp	r0, #0
  403384:	f47f aeae 	bne.w	4030e4 <_malloc_r+0x248>
  403388:	eb08 030b 	add.w	r3, r8, fp
  40338c:	68ba      	ldr	r2, [r7, #8]
  40338e:	f043 0301 	orr.w	r3, r3, #1
  403392:	6053      	str	r3, [r2, #4]
  403394:	e6ee      	b.n	403174 <_malloc_r+0x2d8>
  403396:	207f      	movs	r0, #127	; 0x7f
  403398:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40339c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4033a0:	e59e      	b.n	402ee0 <_malloc_r+0x44>
  4033a2:	f104 0108 	add.w	r1, r4, #8
  4033a6:	4628      	mov	r0, r5
  4033a8:	9300      	str	r3, [sp, #0]
  4033aa:	f000 fe17 	bl	403fdc <_free_r>
  4033ae:	9b00      	ldr	r3, [sp, #0]
  4033b0:	6819      	ldr	r1, [r3, #0]
  4033b2:	e6df      	b.n	403174 <_malloc_r+0x2d8>
  4033b4:	2001      	movs	r0, #1
  4033b6:	f04f 0900 	mov.w	r9, #0
  4033ba:	e6bc      	b.n	403136 <_malloc_r+0x29a>
  4033bc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4033c0:	d805      	bhi.n	4033ce <_malloc_r+0x532>
  4033c2:	0bda      	lsrs	r2, r3, #15
  4033c4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4033c8:	00c9      	lsls	r1, r1, #3
  4033ca:	3277      	adds	r2, #119	; 0x77
  4033cc:	e720      	b.n	403210 <_malloc_r+0x374>
  4033ce:	f240 5154 	movw	r1, #1364	; 0x554
  4033d2:	428a      	cmp	r2, r1
  4033d4:	d805      	bhi.n	4033e2 <_malloc_r+0x546>
  4033d6:	0c9a      	lsrs	r2, r3, #18
  4033d8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4033dc:	00c9      	lsls	r1, r1, #3
  4033de:	327c      	adds	r2, #124	; 0x7c
  4033e0:	e716      	b.n	403210 <_malloc_r+0x374>
  4033e2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4033e6:	227e      	movs	r2, #126	; 0x7e
  4033e8:	e712      	b.n	403210 <_malloc_r+0x374>
  4033ea:	687b      	ldr	r3, [r7, #4]
  4033ec:	e780      	b.n	4032f0 <_malloc_r+0x454>
  4033ee:	08f0      	lsrs	r0, r6, #3
  4033f0:	f106 0308 	add.w	r3, r6, #8
  4033f4:	e600      	b.n	402ff8 <_malloc_r+0x15c>
  4033f6:	bf00      	nop
  4033f8:	200009e8 	.word	0x200009e8
  4033fc:	00000000 	.word	0x00000000

00403400 <memchr>:
  403400:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  403404:	2a10      	cmp	r2, #16
  403406:	db2b      	blt.n	403460 <memchr+0x60>
  403408:	f010 0f07 	tst.w	r0, #7
  40340c:	d008      	beq.n	403420 <memchr+0x20>
  40340e:	f810 3b01 	ldrb.w	r3, [r0], #1
  403412:	3a01      	subs	r2, #1
  403414:	428b      	cmp	r3, r1
  403416:	d02d      	beq.n	403474 <memchr+0x74>
  403418:	f010 0f07 	tst.w	r0, #7
  40341c:	b342      	cbz	r2, 403470 <memchr+0x70>
  40341e:	d1f6      	bne.n	40340e <memchr+0xe>
  403420:	b4f0      	push	{r4, r5, r6, r7}
  403422:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  403426:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40342a:	f022 0407 	bic.w	r4, r2, #7
  40342e:	f07f 0700 	mvns.w	r7, #0
  403432:	2300      	movs	r3, #0
  403434:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  403438:	3c08      	subs	r4, #8
  40343a:	ea85 0501 	eor.w	r5, r5, r1
  40343e:	ea86 0601 	eor.w	r6, r6, r1
  403442:	fa85 f547 	uadd8	r5, r5, r7
  403446:	faa3 f587 	sel	r5, r3, r7
  40344a:	fa86 f647 	uadd8	r6, r6, r7
  40344e:	faa5 f687 	sel	r6, r5, r7
  403452:	b98e      	cbnz	r6, 403478 <memchr+0x78>
  403454:	d1ee      	bne.n	403434 <memchr+0x34>
  403456:	bcf0      	pop	{r4, r5, r6, r7}
  403458:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40345c:	f002 0207 	and.w	r2, r2, #7
  403460:	b132      	cbz	r2, 403470 <memchr+0x70>
  403462:	f810 3b01 	ldrb.w	r3, [r0], #1
  403466:	3a01      	subs	r2, #1
  403468:	ea83 0301 	eor.w	r3, r3, r1
  40346c:	b113      	cbz	r3, 403474 <memchr+0x74>
  40346e:	d1f8      	bne.n	403462 <memchr+0x62>
  403470:	2000      	movs	r0, #0
  403472:	4770      	bx	lr
  403474:	3801      	subs	r0, #1
  403476:	4770      	bx	lr
  403478:	2d00      	cmp	r5, #0
  40347a:	bf06      	itte	eq
  40347c:	4635      	moveq	r5, r6
  40347e:	3803      	subeq	r0, #3
  403480:	3807      	subne	r0, #7
  403482:	f015 0f01 	tst.w	r5, #1
  403486:	d107      	bne.n	403498 <memchr+0x98>
  403488:	3001      	adds	r0, #1
  40348a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40348e:	bf02      	ittt	eq
  403490:	3001      	addeq	r0, #1
  403492:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  403496:	3001      	addeq	r0, #1
  403498:	bcf0      	pop	{r4, r5, r6, r7}
  40349a:	3801      	subs	r0, #1
  40349c:	4770      	bx	lr
  40349e:	bf00      	nop

004034a0 <memcpy>:
  4034a0:	4684      	mov	ip, r0
  4034a2:	ea41 0300 	orr.w	r3, r1, r0
  4034a6:	f013 0303 	ands.w	r3, r3, #3
  4034aa:	d16d      	bne.n	403588 <memcpy+0xe8>
  4034ac:	3a40      	subs	r2, #64	; 0x40
  4034ae:	d341      	bcc.n	403534 <memcpy+0x94>
  4034b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034b4:	f840 3b04 	str.w	r3, [r0], #4
  4034b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034bc:	f840 3b04 	str.w	r3, [r0], #4
  4034c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034c4:	f840 3b04 	str.w	r3, [r0], #4
  4034c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034cc:	f840 3b04 	str.w	r3, [r0], #4
  4034d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034d4:	f840 3b04 	str.w	r3, [r0], #4
  4034d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034dc:	f840 3b04 	str.w	r3, [r0], #4
  4034e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034e4:	f840 3b04 	str.w	r3, [r0], #4
  4034e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034ec:	f840 3b04 	str.w	r3, [r0], #4
  4034f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4034f4:	f840 3b04 	str.w	r3, [r0], #4
  4034f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4034fc:	f840 3b04 	str.w	r3, [r0], #4
  403500:	f851 3b04 	ldr.w	r3, [r1], #4
  403504:	f840 3b04 	str.w	r3, [r0], #4
  403508:	f851 3b04 	ldr.w	r3, [r1], #4
  40350c:	f840 3b04 	str.w	r3, [r0], #4
  403510:	f851 3b04 	ldr.w	r3, [r1], #4
  403514:	f840 3b04 	str.w	r3, [r0], #4
  403518:	f851 3b04 	ldr.w	r3, [r1], #4
  40351c:	f840 3b04 	str.w	r3, [r0], #4
  403520:	f851 3b04 	ldr.w	r3, [r1], #4
  403524:	f840 3b04 	str.w	r3, [r0], #4
  403528:	f851 3b04 	ldr.w	r3, [r1], #4
  40352c:	f840 3b04 	str.w	r3, [r0], #4
  403530:	3a40      	subs	r2, #64	; 0x40
  403532:	d2bd      	bcs.n	4034b0 <memcpy+0x10>
  403534:	3230      	adds	r2, #48	; 0x30
  403536:	d311      	bcc.n	40355c <memcpy+0xbc>
  403538:	f851 3b04 	ldr.w	r3, [r1], #4
  40353c:	f840 3b04 	str.w	r3, [r0], #4
  403540:	f851 3b04 	ldr.w	r3, [r1], #4
  403544:	f840 3b04 	str.w	r3, [r0], #4
  403548:	f851 3b04 	ldr.w	r3, [r1], #4
  40354c:	f840 3b04 	str.w	r3, [r0], #4
  403550:	f851 3b04 	ldr.w	r3, [r1], #4
  403554:	f840 3b04 	str.w	r3, [r0], #4
  403558:	3a10      	subs	r2, #16
  40355a:	d2ed      	bcs.n	403538 <memcpy+0x98>
  40355c:	320c      	adds	r2, #12
  40355e:	d305      	bcc.n	40356c <memcpy+0xcc>
  403560:	f851 3b04 	ldr.w	r3, [r1], #4
  403564:	f840 3b04 	str.w	r3, [r0], #4
  403568:	3a04      	subs	r2, #4
  40356a:	d2f9      	bcs.n	403560 <memcpy+0xc0>
  40356c:	3204      	adds	r2, #4
  40356e:	d008      	beq.n	403582 <memcpy+0xe2>
  403570:	07d2      	lsls	r2, r2, #31
  403572:	bf1c      	itt	ne
  403574:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403578:	f800 3b01 	strbne.w	r3, [r0], #1
  40357c:	d301      	bcc.n	403582 <memcpy+0xe2>
  40357e:	880b      	ldrh	r3, [r1, #0]
  403580:	8003      	strh	r3, [r0, #0]
  403582:	4660      	mov	r0, ip
  403584:	4770      	bx	lr
  403586:	bf00      	nop
  403588:	2a08      	cmp	r2, #8
  40358a:	d313      	bcc.n	4035b4 <memcpy+0x114>
  40358c:	078b      	lsls	r3, r1, #30
  40358e:	d08d      	beq.n	4034ac <memcpy+0xc>
  403590:	f010 0303 	ands.w	r3, r0, #3
  403594:	d08a      	beq.n	4034ac <memcpy+0xc>
  403596:	f1c3 0304 	rsb	r3, r3, #4
  40359a:	1ad2      	subs	r2, r2, r3
  40359c:	07db      	lsls	r3, r3, #31
  40359e:	bf1c      	itt	ne
  4035a0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4035a4:	f800 3b01 	strbne.w	r3, [r0], #1
  4035a8:	d380      	bcc.n	4034ac <memcpy+0xc>
  4035aa:	f831 3b02 	ldrh.w	r3, [r1], #2
  4035ae:	f820 3b02 	strh.w	r3, [r0], #2
  4035b2:	e77b      	b.n	4034ac <memcpy+0xc>
  4035b4:	3a04      	subs	r2, #4
  4035b6:	d3d9      	bcc.n	40356c <memcpy+0xcc>
  4035b8:	3a01      	subs	r2, #1
  4035ba:	f811 3b01 	ldrb.w	r3, [r1], #1
  4035be:	f800 3b01 	strb.w	r3, [r0], #1
  4035c2:	d2f9      	bcs.n	4035b8 <memcpy+0x118>
  4035c4:	780b      	ldrb	r3, [r1, #0]
  4035c6:	7003      	strb	r3, [r0, #0]
  4035c8:	784b      	ldrb	r3, [r1, #1]
  4035ca:	7043      	strb	r3, [r0, #1]
  4035cc:	788b      	ldrb	r3, [r1, #2]
  4035ce:	7083      	strb	r3, [r0, #2]
  4035d0:	4660      	mov	r0, ip
  4035d2:	4770      	bx	lr

004035d4 <__malloc_lock>:
  4035d4:	4801      	ldr	r0, [pc, #4]	; (4035dc <__malloc_lock+0x8>)
  4035d6:	f7ff bc5d 	b.w	402e94 <__retarget_lock_acquire_recursive>
  4035da:	bf00      	nop
  4035dc:	20000a6c 	.word	0x20000a6c

004035e0 <__malloc_unlock>:
  4035e0:	4801      	ldr	r0, [pc, #4]	; (4035e8 <__malloc_unlock+0x8>)
  4035e2:	f7ff bc59 	b.w	402e98 <__retarget_lock_release_recursive>
  4035e6:	bf00      	nop
  4035e8:	20000a6c 	.word	0x20000a6c

004035ec <_Balloc>:
  4035ec:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4035ee:	b570      	push	{r4, r5, r6, lr}
  4035f0:	4605      	mov	r5, r0
  4035f2:	460c      	mov	r4, r1
  4035f4:	b14b      	cbz	r3, 40360a <_Balloc+0x1e>
  4035f6:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4035fa:	b180      	cbz	r0, 40361e <_Balloc+0x32>
  4035fc:	6802      	ldr	r2, [r0, #0]
  4035fe:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  403602:	2300      	movs	r3, #0
  403604:	6103      	str	r3, [r0, #16]
  403606:	60c3      	str	r3, [r0, #12]
  403608:	bd70      	pop	{r4, r5, r6, pc}
  40360a:	2221      	movs	r2, #33	; 0x21
  40360c:	2104      	movs	r1, #4
  40360e:	f000 fc65 	bl	403edc <_calloc_r>
  403612:	64e8      	str	r0, [r5, #76]	; 0x4c
  403614:	4603      	mov	r3, r0
  403616:	2800      	cmp	r0, #0
  403618:	d1ed      	bne.n	4035f6 <_Balloc+0xa>
  40361a:	2000      	movs	r0, #0
  40361c:	bd70      	pop	{r4, r5, r6, pc}
  40361e:	2101      	movs	r1, #1
  403620:	fa01 f604 	lsl.w	r6, r1, r4
  403624:	1d72      	adds	r2, r6, #5
  403626:	4628      	mov	r0, r5
  403628:	0092      	lsls	r2, r2, #2
  40362a:	f000 fc57 	bl	403edc <_calloc_r>
  40362e:	2800      	cmp	r0, #0
  403630:	d0f3      	beq.n	40361a <_Balloc+0x2e>
  403632:	6044      	str	r4, [r0, #4]
  403634:	6086      	str	r6, [r0, #8]
  403636:	e7e4      	b.n	403602 <_Balloc+0x16>

00403638 <_Bfree>:
  403638:	b131      	cbz	r1, 403648 <_Bfree+0x10>
  40363a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40363c:	684a      	ldr	r2, [r1, #4]
  40363e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  403642:	6008      	str	r0, [r1, #0]
  403644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  403648:	4770      	bx	lr
  40364a:	bf00      	nop

0040364c <__multadd>:
  40364c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40364e:	690c      	ldr	r4, [r1, #16]
  403650:	b083      	sub	sp, #12
  403652:	460d      	mov	r5, r1
  403654:	4606      	mov	r6, r0
  403656:	f101 0e14 	add.w	lr, r1, #20
  40365a:	2700      	movs	r7, #0
  40365c:	f8de 0000 	ldr.w	r0, [lr]
  403660:	b281      	uxth	r1, r0
  403662:	fb02 3301 	mla	r3, r2, r1, r3
  403666:	0c01      	lsrs	r1, r0, #16
  403668:	0c18      	lsrs	r0, r3, #16
  40366a:	fb02 0101 	mla	r1, r2, r1, r0
  40366e:	b29b      	uxth	r3, r3
  403670:	3701      	adds	r7, #1
  403672:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  403676:	42bc      	cmp	r4, r7
  403678:	f84e 3b04 	str.w	r3, [lr], #4
  40367c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  403680:	dcec      	bgt.n	40365c <__multadd+0x10>
  403682:	b13b      	cbz	r3, 403694 <__multadd+0x48>
  403684:	68aa      	ldr	r2, [r5, #8]
  403686:	4294      	cmp	r4, r2
  403688:	da07      	bge.n	40369a <__multadd+0x4e>
  40368a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40368e:	3401      	adds	r4, #1
  403690:	6153      	str	r3, [r2, #20]
  403692:	612c      	str	r4, [r5, #16]
  403694:	4628      	mov	r0, r5
  403696:	b003      	add	sp, #12
  403698:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40369a:	6869      	ldr	r1, [r5, #4]
  40369c:	9301      	str	r3, [sp, #4]
  40369e:	3101      	adds	r1, #1
  4036a0:	4630      	mov	r0, r6
  4036a2:	f7ff ffa3 	bl	4035ec <_Balloc>
  4036a6:	692a      	ldr	r2, [r5, #16]
  4036a8:	3202      	adds	r2, #2
  4036aa:	f105 010c 	add.w	r1, r5, #12
  4036ae:	4607      	mov	r7, r0
  4036b0:	0092      	lsls	r2, r2, #2
  4036b2:	300c      	adds	r0, #12
  4036b4:	f7ff fef4 	bl	4034a0 <memcpy>
  4036b8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4036ba:	6869      	ldr	r1, [r5, #4]
  4036bc:	9b01      	ldr	r3, [sp, #4]
  4036be:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4036c2:	6028      	str	r0, [r5, #0]
  4036c4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4036c8:	463d      	mov	r5, r7
  4036ca:	e7de      	b.n	40368a <__multadd+0x3e>

004036cc <__hi0bits>:
  4036cc:	0c02      	lsrs	r2, r0, #16
  4036ce:	0412      	lsls	r2, r2, #16
  4036d0:	4603      	mov	r3, r0
  4036d2:	b9b2      	cbnz	r2, 403702 <__hi0bits+0x36>
  4036d4:	0403      	lsls	r3, r0, #16
  4036d6:	2010      	movs	r0, #16
  4036d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4036dc:	bf04      	itt	eq
  4036de:	021b      	lsleq	r3, r3, #8
  4036e0:	3008      	addeq	r0, #8
  4036e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4036e6:	bf04      	itt	eq
  4036e8:	011b      	lsleq	r3, r3, #4
  4036ea:	3004      	addeq	r0, #4
  4036ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4036f0:	bf04      	itt	eq
  4036f2:	009b      	lsleq	r3, r3, #2
  4036f4:	3002      	addeq	r0, #2
  4036f6:	2b00      	cmp	r3, #0
  4036f8:	db02      	blt.n	403700 <__hi0bits+0x34>
  4036fa:	005b      	lsls	r3, r3, #1
  4036fc:	d403      	bmi.n	403706 <__hi0bits+0x3a>
  4036fe:	2020      	movs	r0, #32
  403700:	4770      	bx	lr
  403702:	2000      	movs	r0, #0
  403704:	e7e8      	b.n	4036d8 <__hi0bits+0xc>
  403706:	3001      	adds	r0, #1
  403708:	4770      	bx	lr
  40370a:	bf00      	nop

0040370c <__lo0bits>:
  40370c:	6803      	ldr	r3, [r0, #0]
  40370e:	f013 0207 	ands.w	r2, r3, #7
  403712:	4601      	mov	r1, r0
  403714:	d007      	beq.n	403726 <__lo0bits+0x1a>
  403716:	07da      	lsls	r2, r3, #31
  403718:	d421      	bmi.n	40375e <__lo0bits+0x52>
  40371a:	0798      	lsls	r0, r3, #30
  40371c:	d421      	bmi.n	403762 <__lo0bits+0x56>
  40371e:	089b      	lsrs	r3, r3, #2
  403720:	600b      	str	r3, [r1, #0]
  403722:	2002      	movs	r0, #2
  403724:	4770      	bx	lr
  403726:	b298      	uxth	r0, r3
  403728:	b198      	cbz	r0, 403752 <__lo0bits+0x46>
  40372a:	4610      	mov	r0, r2
  40372c:	f013 0fff 	tst.w	r3, #255	; 0xff
  403730:	bf04      	itt	eq
  403732:	0a1b      	lsreq	r3, r3, #8
  403734:	3008      	addeq	r0, #8
  403736:	071a      	lsls	r2, r3, #28
  403738:	bf04      	itt	eq
  40373a:	091b      	lsreq	r3, r3, #4
  40373c:	3004      	addeq	r0, #4
  40373e:	079a      	lsls	r2, r3, #30
  403740:	bf04      	itt	eq
  403742:	089b      	lsreq	r3, r3, #2
  403744:	3002      	addeq	r0, #2
  403746:	07da      	lsls	r2, r3, #31
  403748:	d407      	bmi.n	40375a <__lo0bits+0x4e>
  40374a:	085b      	lsrs	r3, r3, #1
  40374c:	d104      	bne.n	403758 <__lo0bits+0x4c>
  40374e:	2020      	movs	r0, #32
  403750:	4770      	bx	lr
  403752:	0c1b      	lsrs	r3, r3, #16
  403754:	2010      	movs	r0, #16
  403756:	e7e9      	b.n	40372c <__lo0bits+0x20>
  403758:	3001      	adds	r0, #1
  40375a:	600b      	str	r3, [r1, #0]
  40375c:	4770      	bx	lr
  40375e:	2000      	movs	r0, #0
  403760:	4770      	bx	lr
  403762:	085b      	lsrs	r3, r3, #1
  403764:	600b      	str	r3, [r1, #0]
  403766:	2001      	movs	r0, #1
  403768:	4770      	bx	lr
  40376a:	bf00      	nop

0040376c <__i2b>:
  40376c:	b510      	push	{r4, lr}
  40376e:	460c      	mov	r4, r1
  403770:	2101      	movs	r1, #1
  403772:	f7ff ff3b 	bl	4035ec <_Balloc>
  403776:	2201      	movs	r2, #1
  403778:	6144      	str	r4, [r0, #20]
  40377a:	6102      	str	r2, [r0, #16]
  40377c:	bd10      	pop	{r4, pc}
  40377e:	bf00      	nop

00403780 <__multiply>:
  403780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403784:	690c      	ldr	r4, [r1, #16]
  403786:	6915      	ldr	r5, [r2, #16]
  403788:	42ac      	cmp	r4, r5
  40378a:	b083      	sub	sp, #12
  40378c:	468b      	mov	fp, r1
  40378e:	4616      	mov	r6, r2
  403790:	da04      	bge.n	40379c <__multiply+0x1c>
  403792:	4622      	mov	r2, r4
  403794:	46b3      	mov	fp, r6
  403796:	462c      	mov	r4, r5
  403798:	460e      	mov	r6, r1
  40379a:	4615      	mov	r5, r2
  40379c:	f8db 3008 	ldr.w	r3, [fp, #8]
  4037a0:	f8db 1004 	ldr.w	r1, [fp, #4]
  4037a4:	eb04 0805 	add.w	r8, r4, r5
  4037a8:	4598      	cmp	r8, r3
  4037aa:	bfc8      	it	gt
  4037ac:	3101      	addgt	r1, #1
  4037ae:	f7ff ff1d 	bl	4035ec <_Balloc>
  4037b2:	f100 0914 	add.w	r9, r0, #20
  4037b6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4037ba:	45d1      	cmp	r9, sl
  4037bc:	9000      	str	r0, [sp, #0]
  4037be:	d205      	bcs.n	4037cc <__multiply+0x4c>
  4037c0:	464b      	mov	r3, r9
  4037c2:	2100      	movs	r1, #0
  4037c4:	f843 1b04 	str.w	r1, [r3], #4
  4037c8:	459a      	cmp	sl, r3
  4037ca:	d8fb      	bhi.n	4037c4 <__multiply+0x44>
  4037cc:	f106 0c14 	add.w	ip, r6, #20
  4037d0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4037d4:	f10b 0b14 	add.w	fp, fp, #20
  4037d8:	459c      	cmp	ip, r3
  4037da:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4037de:	d24c      	bcs.n	40387a <__multiply+0xfa>
  4037e0:	f8cd a004 	str.w	sl, [sp, #4]
  4037e4:	469a      	mov	sl, r3
  4037e6:	f8dc 5000 	ldr.w	r5, [ip]
  4037ea:	b2af      	uxth	r7, r5
  4037ec:	b1ef      	cbz	r7, 40382a <__multiply+0xaa>
  4037ee:	2100      	movs	r1, #0
  4037f0:	464d      	mov	r5, r9
  4037f2:	465e      	mov	r6, fp
  4037f4:	460c      	mov	r4, r1
  4037f6:	f856 2b04 	ldr.w	r2, [r6], #4
  4037fa:	6828      	ldr	r0, [r5, #0]
  4037fc:	b293      	uxth	r3, r2
  4037fe:	b281      	uxth	r1, r0
  403800:	fb07 1303 	mla	r3, r7, r3, r1
  403804:	0c12      	lsrs	r2, r2, #16
  403806:	0c01      	lsrs	r1, r0, #16
  403808:	4423      	add	r3, r4
  40380a:	fb07 1102 	mla	r1, r7, r2, r1
  40380e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  403812:	b29b      	uxth	r3, r3
  403814:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  403818:	45b6      	cmp	lr, r6
  40381a:	f845 3b04 	str.w	r3, [r5], #4
  40381e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  403822:	d8e8      	bhi.n	4037f6 <__multiply+0x76>
  403824:	602c      	str	r4, [r5, #0]
  403826:	f8dc 5000 	ldr.w	r5, [ip]
  40382a:	0c2d      	lsrs	r5, r5, #16
  40382c:	d01d      	beq.n	40386a <__multiply+0xea>
  40382e:	f8d9 3000 	ldr.w	r3, [r9]
  403832:	4648      	mov	r0, r9
  403834:	461c      	mov	r4, r3
  403836:	4659      	mov	r1, fp
  403838:	2200      	movs	r2, #0
  40383a:	880e      	ldrh	r6, [r1, #0]
  40383c:	0c24      	lsrs	r4, r4, #16
  40383e:	fb05 4406 	mla	r4, r5, r6, r4
  403842:	4422      	add	r2, r4
  403844:	b29b      	uxth	r3, r3
  403846:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40384a:	f840 3b04 	str.w	r3, [r0], #4
  40384e:	f851 3b04 	ldr.w	r3, [r1], #4
  403852:	6804      	ldr	r4, [r0, #0]
  403854:	0c1b      	lsrs	r3, r3, #16
  403856:	b2a6      	uxth	r6, r4
  403858:	fb05 6303 	mla	r3, r5, r3, r6
  40385c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  403860:	458e      	cmp	lr, r1
  403862:	ea4f 4213 	mov.w	r2, r3, lsr #16
  403866:	d8e8      	bhi.n	40383a <__multiply+0xba>
  403868:	6003      	str	r3, [r0, #0]
  40386a:	f10c 0c04 	add.w	ip, ip, #4
  40386e:	45e2      	cmp	sl, ip
  403870:	f109 0904 	add.w	r9, r9, #4
  403874:	d8b7      	bhi.n	4037e6 <__multiply+0x66>
  403876:	f8dd a004 	ldr.w	sl, [sp, #4]
  40387a:	f1b8 0f00 	cmp.w	r8, #0
  40387e:	dd0b      	ble.n	403898 <__multiply+0x118>
  403880:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  403884:	f1aa 0a04 	sub.w	sl, sl, #4
  403888:	b11b      	cbz	r3, 403892 <__multiply+0x112>
  40388a:	e005      	b.n	403898 <__multiply+0x118>
  40388c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  403890:	b913      	cbnz	r3, 403898 <__multiply+0x118>
  403892:	f1b8 0801 	subs.w	r8, r8, #1
  403896:	d1f9      	bne.n	40388c <__multiply+0x10c>
  403898:	9800      	ldr	r0, [sp, #0]
  40389a:	f8c0 8010 	str.w	r8, [r0, #16]
  40389e:	b003      	add	sp, #12
  4038a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004038a4 <__pow5mult>:
  4038a4:	f012 0303 	ands.w	r3, r2, #3
  4038a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4038ac:	4614      	mov	r4, r2
  4038ae:	4607      	mov	r7, r0
  4038b0:	d12e      	bne.n	403910 <__pow5mult+0x6c>
  4038b2:	460d      	mov	r5, r1
  4038b4:	10a4      	asrs	r4, r4, #2
  4038b6:	d01c      	beq.n	4038f2 <__pow5mult+0x4e>
  4038b8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4038ba:	b396      	cbz	r6, 403922 <__pow5mult+0x7e>
  4038bc:	07e3      	lsls	r3, r4, #31
  4038be:	f04f 0800 	mov.w	r8, #0
  4038c2:	d406      	bmi.n	4038d2 <__pow5mult+0x2e>
  4038c4:	1064      	asrs	r4, r4, #1
  4038c6:	d014      	beq.n	4038f2 <__pow5mult+0x4e>
  4038c8:	6830      	ldr	r0, [r6, #0]
  4038ca:	b1a8      	cbz	r0, 4038f8 <__pow5mult+0x54>
  4038cc:	4606      	mov	r6, r0
  4038ce:	07e3      	lsls	r3, r4, #31
  4038d0:	d5f8      	bpl.n	4038c4 <__pow5mult+0x20>
  4038d2:	4632      	mov	r2, r6
  4038d4:	4629      	mov	r1, r5
  4038d6:	4638      	mov	r0, r7
  4038d8:	f7ff ff52 	bl	403780 <__multiply>
  4038dc:	b1b5      	cbz	r5, 40390c <__pow5mult+0x68>
  4038de:	686a      	ldr	r2, [r5, #4]
  4038e0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4038e2:	1064      	asrs	r4, r4, #1
  4038e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4038e8:	6029      	str	r1, [r5, #0]
  4038ea:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4038ee:	4605      	mov	r5, r0
  4038f0:	d1ea      	bne.n	4038c8 <__pow5mult+0x24>
  4038f2:	4628      	mov	r0, r5
  4038f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4038f8:	4632      	mov	r2, r6
  4038fa:	4631      	mov	r1, r6
  4038fc:	4638      	mov	r0, r7
  4038fe:	f7ff ff3f 	bl	403780 <__multiply>
  403902:	6030      	str	r0, [r6, #0]
  403904:	f8c0 8000 	str.w	r8, [r0]
  403908:	4606      	mov	r6, r0
  40390a:	e7e0      	b.n	4038ce <__pow5mult+0x2a>
  40390c:	4605      	mov	r5, r0
  40390e:	e7d9      	b.n	4038c4 <__pow5mult+0x20>
  403910:	1e5a      	subs	r2, r3, #1
  403912:	4d0b      	ldr	r5, [pc, #44]	; (403940 <__pow5mult+0x9c>)
  403914:	2300      	movs	r3, #0
  403916:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40391a:	f7ff fe97 	bl	40364c <__multadd>
  40391e:	4605      	mov	r5, r0
  403920:	e7c8      	b.n	4038b4 <__pow5mult+0x10>
  403922:	2101      	movs	r1, #1
  403924:	4638      	mov	r0, r7
  403926:	f7ff fe61 	bl	4035ec <_Balloc>
  40392a:	f240 2171 	movw	r1, #625	; 0x271
  40392e:	2201      	movs	r2, #1
  403930:	2300      	movs	r3, #0
  403932:	6141      	str	r1, [r0, #20]
  403934:	6102      	str	r2, [r0, #16]
  403936:	4606      	mov	r6, r0
  403938:	64b8      	str	r0, [r7, #72]	; 0x48
  40393a:	6003      	str	r3, [r0, #0]
  40393c:	e7be      	b.n	4038bc <__pow5mult+0x18>
  40393e:	bf00      	nop
  403940:	004053b8 	.word	0x004053b8

00403944 <__lshift>:
  403944:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403948:	4691      	mov	r9, r2
  40394a:	690a      	ldr	r2, [r1, #16]
  40394c:	688b      	ldr	r3, [r1, #8]
  40394e:	ea4f 1469 	mov.w	r4, r9, asr #5
  403952:	eb04 0802 	add.w	r8, r4, r2
  403956:	f108 0501 	add.w	r5, r8, #1
  40395a:	429d      	cmp	r5, r3
  40395c:	460e      	mov	r6, r1
  40395e:	4607      	mov	r7, r0
  403960:	6849      	ldr	r1, [r1, #4]
  403962:	dd04      	ble.n	40396e <__lshift+0x2a>
  403964:	005b      	lsls	r3, r3, #1
  403966:	429d      	cmp	r5, r3
  403968:	f101 0101 	add.w	r1, r1, #1
  40396c:	dcfa      	bgt.n	403964 <__lshift+0x20>
  40396e:	4638      	mov	r0, r7
  403970:	f7ff fe3c 	bl	4035ec <_Balloc>
  403974:	2c00      	cmp	r4, #0
  403976:	f100 0314 	add.w	r3, r0, #20
  40397a:	dd06      	ble.n	40398a <__lshift+0x46>
  40397c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  403980:	2100      	movs	r1, #0
  403982:	f843 1b04 	str.w	r1, [r3], #4
  403986:	429a      	cmp	r2, r3
  403988:	d1fb      	bne.n	403982 <__lshift+0x3e>
  40398a:	6934      	ldr	r4, [r6, #16]
  40398c:	f106 0114 	add.w	r1, r6, #20
  403990:	f019 091f 	ands.w	r9, r9, #31
  403994:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  403998:	d01d      	beq.n	4039d6 <__lshift+0x92>
  40399a:	f1c9 0c20 	rsb	ip, r9, #32
  40399e:	2200      	movs	r2, #0
  4039a0:	680c      	ldr	r4, [r1, #0]
  4039a2:	fa04 f409 	lsl.w	r4, r4, r9
  4039a6:	4314      	orrs	r4, r2
  4039a8:	f843 4b04 	str.w	r4, [r3], #4
  4039ac:	f851 2b04 	ldr.w	r2, [r1], #4
  4039b0:	458e      	cmp	lr, r1
  4039b2:	fa22 f20c 	lsr.w	r2, r2, ip
  4039b6:	d8f3      	bhi.n	4039a0 <__lshift+0x5c>
  4039b8:	601a      	str	r2, [r3, #0]
  4039ba:	b10a      	cbz	r2, 4039c0 <__lshift+0x7c>
  4039bc:	f108 0502 	add.w	r5, r8, #2
  4039c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4039c2:	6872      	ldr	r2, [r6, #4]
  4039c4:	3d01      	subs	r5, #1
  4039c6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4039ca:	6105      	str	r5, [r0, #16]
  4039cc:	6031      	str	r1, [r6, #0]
  4039ce:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4039d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4039d6:	3b04      	subs	r3, #4
  4039d8:	f851 2b04 	ldr.w	r2, [r1], #4
  4039dc:	f843 2f04 	str.w	r2, [r3, #4]!
  4039e0:	458e      	cmp	lr, r1
  4039e2:	d8f9      	bhi.n	4039d8 <__lshift+0x94>
  4039e4:	e7ec      	b.n	4039c0 <__lshift+0x7c>
  4039e6:	bf00      	nop

004039e8 <__mcmp>:
  4039e8:	b430      	push	{r4, r5}
  4039ea:	690b      	ldr	r3, [r1, #16]
  4039ec:	4605      	mov	r5, r0
  4039ee:	6900      	ldr	r0, [r0, #16]
  4039f0:	1ac0      	subs	r0, r0, r3
  4039f2:	d10f      	bne.n	403a14 <__mcmp+0x2c>
  4039f4:	009b      	lsls	r3, r3, #2
  4039f6:	3514      	adds	r5, #20
  4039f8:	3114      	adds	r1, #20
  4039fa:	4419      	add	r1, r3
  4039fc:	442b      	add	r3, r5
  4039fe:	e001      	b.n	403a04 <__mcmp+0x1c>
  403a00:	429d      	cmp	r5, r3
  403a02:	d207      	bcs.n	403a14 <__mcmp+0x2c>
  403a04:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  403a08:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  403a0c:	4294      	cmp	r4, r2
  403a0e:	d0f7      	beq.n	403a00 <__mcmp+0x18>
  403a10:	d302      	bcc.n	403a18 <__mcmp+0x30>
  403a12:	2001      	movs	r0, #1
  403a14:	bc30      	pop	{r4, r5}
  403a16:	4770      	bx	lr
  403a18:	f04f 30ff 	mov.w	r0, #4294967295
  403a1c:	e7fa      	b.n	403a14 <__mcmp+0x2c>
  403a1e:	bf00      	nop

00403a20 <__mdiff>:
  403a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403a24:	690f      	ldr	r7, [r1, #16]
  403a26:	460e      	mov	r6, r1
  403a28:	6911      	ldr	r1, [r2, #16]
  403a2a:	1a7f      	subs	r7, r7, r1
  403a2c:	2f00      	cmp	r7, #0
  403a2e:	4690      	mov	r8, r2
  403a30:	d117      	bne.n	403a62 <__mdiff+0x42>
  403a32:	0089      	lsls	r1, r1, #2
  403a34:	f106 0514 	add.w	r5, r6, #20
  403a38:	f102 0e14 	add.w	lr, r2, #20
  403a3c:	186b      	adds	r3, r5, r1
  403a3e:	4471      	add	r1, lr
  403a40:	e001      	b.n	403a46 <__mdiff+0x26>
  403a42:	429d      	cmp	r5, r3
  403a44:	d25c      	bcs.n	403b00 <__mdiff+0xe0>
  403a46:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  403a4a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  403a4e:	42a2      	cmp	r2, r4
  403a50:	d0f7      	beq.n	403a42 <__mdiff+0x22>
  403a52:	d25e      	bcs.n	403b12 <__mdiff+0xf2>
  403a54:	4633      	mov	r3, r6
  403a56:	462c      	mov	r4, r5
  403a58:	4646      	mov	r6, r8
  403a5a:	4675      	mov	r5, lr
  403a5c:	4698      	mov	r8, r3
  403a5e:	2701      	movs	r7, #1
  403a60:	e005      	b.n	403a6e <__mdiff+0x4e>
  403a62:	db58      	blt.n	403b16 <__mdiff+0xf6>
  403a64:	f106 0514 	add.w	r5, r6, #20
  403a68:	f108 0414 	add.w	r4, r8, #20
  403a6c:	2700      	movs	r7, #0
  403a6e:	6871      	ldr	r1, [r6, #4]
  403a70:	f7ff fdbc 	bl	4035ec <_Balloc>
  403a74:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403a78:	6936      	ldr	r6, [r6, #16]
  403a7a:	60c7      	str	r7, [r0, #12]
  403a7c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  403a80:	46a6      	mov	lr, r4
  403a82:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  403a86:	f100 0414 	add.w	r4, r0, #20
  403a8a:	2300      	movs	r3, #0
  403a8c:	f85e 1b04 	ldr.w	r1, [lr], #4
  403a90:	f855 8b04 	ldr.w	r8, [r5], #4
  403a94:	b28a      	uxth	r2, r1
  403a96:	fa13 f388 	uxtah	r3, r3, r8
  403a9a:	0c09      	lsrs	r1, r1, #16
  403a9c:	1a9a      	subs	r2, r3, r2
  403a9e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  403aa2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403aa6:	b292      	uxth	r2, r2
  403aa8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403aac:	45f4      	cmp	ip, lr
  403aae:	f844 2b04 	str.w	r2, [r4], #4
  403ab2:	ea4f 4323 	mov.w	r3, r3, asr #16
  403ab6:	d8e9      	bhi.n	403a8c <__mdiff+0x6c>
  403ab8:	42af      	cmp	r7, r5
  403aba:	d917      	bls.n	403aec <__mdiff+0xcc>
  403abc:	46a4      	mov	ip, r4
  403abe:	46ae      	mov	lr, r5
  403ac0:	f85e 2b04 	ldr.w	r2, [lr], #4
  403ac4:	fa13 f382 	uxtah	r3, r3, r2
  403ac8:	1419      	asrs	r1, r3, #16
  403aca:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  403ace:	b29b      	uxth	r3, r3
  403ad0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  403ad4:	4577      	cmp	r7, lr
  403ad6:	f84c 2b04 	str.w	r2, [ip], #4
  403ada:	ea4f 4321 	mov.w	r3, r1, asr #16
  403ade:	d8ef      	bhi.n	403ac0 <__mdiff+0xa0>
  403ae0:	43ed      	mvns	r5, r5
  403ae2:	442f      	add	r7, r5
  403ae4:	f027 0703 	bic.w	r7, r7, #3
  403ae8:	3704      	adds	r7, #4
  403aea:	443c      	add	r4, r7
  403aec:	3c04      	subs	r4, #4
  403aee:	b922      	cbnz	r2, 403afa <__mdiff+0xda>
  403af0:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  403af4:	3e01      	subs	r6, #1
  403af6:	2b00      	cmp	r3, #0
  403af8:	d0fa      	beq.n	403af0 <__mdiff+0xd0>
  403afa:	6106      	str	r6, [r0, #16]
  403afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b00:	2100      	movs	r1, #0
  403b02:	f7ff fd73 	bl	4035ec <_Balloc>
  403b06:	2201      	movs	r2, #1
  403b08:	2300      	movs	r3, #0
  403b0a:	6102      	str	r2, [r0, #16]
  403b0c:	6143      	str	r3, [r0, #20]
  403b0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b12:	4674      	mov	r4, lr
  403b14:	e7ab      	b.n	403a6e <__mdiff+0x4e>
  403b16:	4633      	mov	r3, r6
  403b18:	f106 0414 	add.w	r4, r6, #20
  403b1c:	f102 0514 	add.w	r5, r2, #20
  403b20:	4616      	mov	r6, r2
  403b22:	2701      	movs	r7, #1
  403b24:	4698      	mov	r8, r3
  403b26:	e7a2      	b.n	403a6e <__mdiff+0x4e>

00403b28 <__d2b>:
  403b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403b2c:	b082      	sub	sp, #8
  403b2e:	2101      	movs	r1, #1
  403b30:	461c      	mov	r4, r3
  403b32:	f3c3 570a 	ubfx	r7, r3, #20, #11
  403b36:	4615      	mov	r5, r2
  403b38:	9e08      	ldr	r6, [sp, #32]
  403b3a:	f7ff fd57 	bl	4035ec <_Balloc>
  403b3e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  403b42:	4680      	mov	r8, r0
  403b44:	b10f      	cbz	r7, 403b4a <__d2b+0x22>
  403b46:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  403b4a:	9401      	str	r4, [sp, #4]
  403b4c:	b31d      	cbz	r5, 403b96 <__d2b+0x6e>
  403b4e:	a802      	add	r0, sp, #8
  403b50:	f840 5d08 	str.w	r5, [r0, #-8]!
  403b54:	f7ff fdda 	bl	40370c <__lo0bits>
  403b58:	2800      	cmp	r0, #0
  403b5a:	d134      	bne.n	403bc6 <__d2b+0x9e>
  403b5c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  403b60:	f8c8 2014 	str.w	r2, [r8, #20]
  403b64:	2b00      	cmp	r3, #0
  403b66:	bf0c      	ite	eq
  403b68:	2101      	moveq	r1, #1
  403b6a:	2102      	movne	r1, #2
  403b6c:	f8c8 3018 	str.w	r3, [r8, #24]
  403b70:	f8c8 1010 	str.w	r1, [r8, #16]
  403b74:	b9df      	cbnz	r7, 403bae <__d2b+0x86>
  403b76:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  403b7a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  403b7e:	6030      	str	r0, [r6, #0]
  403b80:	6918      	ldr	r0, [r3, #16]
  403b82:	f7ff fda3 	bl	4036cc <__hi0bits>
  403b86:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403b88:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  403b8c:	6018      	str	r0, [r3, #0]
  403b8e:	4640      	mov	r0, r8
  403b90:	b002      	add	sp, #8
  403b92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b96:	a801      	add	r0, sp, #4
  403b98:	f7ff fdb8 	bl	40370c <__lo0bits>
  403b9c:	9b01      	ldr	r3, [sp, #4]
  403b9e:	f8c8 3014 	str.w	r3, [r8, #20]
  403ba2:	2101      	movs	r1, #1
  403ba4:	3020      	adds	r0, #32
  403ba6:	f8c8 1010 	str.w	r1, [r8, #16]
  403baa:	2f00      	cmp	r7, #0
  403bac:	d0e3      	beq.n	403b76 <__d2b+0x4e>
  403bae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403bb0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  403bb4:	4407      	add	r7, r0
  403bb6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  403bba:	6037      	str	r7, [r6, #0]
  403bbc:	6018      	str	r0, [r3, #0]
  403bbe:	4640      	mov	r0, r8
  403bc0:	b002      	add	sp, #8
  403bc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403bc6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  403bca:	f1c0 0220 	rsb	r2, r0, #32
  403bce:	fa03 f202 	lsl.w	r2, r3, r2
  403bd2:	430a      	orrs	r2, r1
  403bd4:	40c3      	lsrs	r3, r0
  403bd6:	9301      	str	r3, [sp, #4]
  403bd8:	f8c8 2014 	str.w	r2, [r8, #20]
  403bdc:	e7c2      	b.n	403b64 <__d2b+0x3c>
  403bde:	bf00      	nop

00403be0 <_sbrk_r>:
  403be0:	b538      	push	{r3, r4, r5, lr}
  403be2:	4c07      	ldr	r4, [pc, #28]	; (403c00 <_sbrk_r+0x20>)
  403be4:	2300      	movs	r3, #0
  403be6:	4605      	mov	r5, r0
  403be8:	4608      	mov	r0, r1
  403bea:	6023      	str	r3, [r4, #0]
  403bec:	f7fc fda8 	bl	400740 <_sbrk>
  403bf0:	1c43      	adds	r3, r0, #1
  403bf2:	d000      	beq.n	403bf6 <_sbrk_r+0x16>
  403bf4:	bd38      	pop	{r3, r4, r5, pc}
  403bf6:	6823      	ldr	r3, [r4, #0]
  403bf8:	2b00      	cmp	r3, #0
  403bfa:	d0fb      	beq.n	403bf4 <_sbrk_r+0x14>
  403bfc:	602b      	str	r3, [r5, #0]
  403bfe:	bd38      	pop	{r3, r4, r5, pc}
  403c00:	20000a80 	.word	0x20000a80
	...

00403c40 <strlen>:
  403c40:	f890 f000 	pld	[r0]
  403c44:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403c48:	f020 0107 	bic.w	r1, r0, #7
  403c4c:	f06f 0c00 	mvn.w	ip, #0
  403c50:	f010 0407 	ands.w	r4, r0, #7
  403c54:	f891 f020 	pld	[r1, #32]
  403c58:	f040 8049 	bne.w	403cee <strlen+0xae>
  403c5c:	f04f 0400 	mov.w	r4, #0
  403c60:	f06f 0007 	mvn.w	r0, #7
  403c64:	e9d1 2300 	ldrd	r2, r3, [r1]
  403c68:	f891 f040 	pld	[r1, #64]	; 0x40
  403c6c:	f100 0008 	add.w	r0, r0, #8
  403c70:	fa82 f24c 	uadd8	r2, r2, ip
  403c74:	faa4 f28c 	sel	r2, r4, ip
  403c78:	fa83 f34c 	uadd8	r3, r3, ip
  403c7c:	faa2 f38c 	sel	r3, r2, ip
  403c80:	bb4b      	cbnz	r3, 403cd6 <strlen+0x96>
  403c82:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403c86:	fa82 f24c 	uadd8	r2, r2, ip
  403c8a:	f100 0008 	add.w	r0, r0, #8
  403c8e:	faa4 f28c 	sel	r2, r4, ip
  403c92:	fa83 f34c 	uadd8	r3, r3, ip
  403c96:	faa2 f38c 	sel	r3, r2, ip
  403c9a:	b9e3      	cbnz	r3, 403cd6 <strlen+0x96>
  403c9c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  403ca0:	fa82 f24c 	uadd8	r2, r2, ip
  403ca4:	f100 0008 	add.w	r0, r0, #8
  403ca8:	faa4 f28c 	sel	r2, r4, ip
  403cac:	fa83 f34c 	uadd8	r3, r3, ip
  403cb0:	faa2 f38c 	sel	r3, r2, ip
  403cb4:	b97b      	cbnz	r3, 403cd6 <strlen+0x96>
  403cb6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  403cba:	f101 0120 	add.w	r1, r1, #32
  403cbe:	fa82 f24c 	uadd8	r2, r2, ip
  403cc2:	f100 0008 	add.w	r0, r0, #8
  403cc6:	faa4 f28c 	sel	r2, r4, ip
  403cca:	fa83 f34c 	uadd8	r3, r3, ip
  403cce:	faa2 f38c 	sel	r3, r2, ip
  403cd2:	2b00      	cmp	r3, #0
  403cd4:	d0c6      	beq.n	403c64 <strlen+0x24>
  403cd6:	2a00      	cmp	r2, #0
  403cd8:	bf04      	itt	eq
  403cda:	3004      	addeq	r0, #4
  403cdc:	461a      	moveq	r2, r3
  403cde:	ba12      	rev	r2, r2
  403ce0:	fab2 f282 	clz	r2, r2
  403ce4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403ce8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  403cec:	4770      	bx	lr
  403cee:	e9d1 2300 	ldrd	r2, r3, [r1]
  403cf2:	f004 0503 	and.w	r5, r4, #3
  403cf6:	f1c4 0000 	rsb	r0, r4, #0
  403cfa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  403cfe:	f014 0f04 	tst.w	r4, #4
  403d02:	f891 f040 	pld	[r1, #64]	; 0x40
  403d06:	fa0c f505 	lsl.w	r5, ip, r5
  403d0a:	ea62 0205 	orn	r2, r2, r5
  403d0e:	bf1c      	itt	ne
  403d10:	ea63 0305 	ornne	r3, r3, r5
  403d14:	4662      	movne	r2, ip
  403d16:	f04f 0400 	mov.w	r4, #0
  403d1a:	e7a9      	b.n	403c70 <strlen+0x30>

00403d1c <__ssprint_r>:
  403d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d20:	6893      	ldr	r3, [r2, #8]
  403d22:	b083      	sub	sp, #12
  403d24:	4690      	mov	r8, r2
  403d26:	2b00      	cmp	r3, #0
  403d28:	d070      	beq.n	403e0c <__ssprint_r+0xf0>
  403d2a:	4682      	mov	sl, r0
  403d2c:	460c      	mov	r4, r1
  403d2e:	6817      	ldr	r7, [r2, #0]
  403d30:	688d      	ldr	r5, [r1, #8]
  403d32:	6808      	ldr	r0, [r1, #0]
  403d34:	e042      	b.n	403dbc <__ssprint_r+0xa0>
  403d36:	89a3      	ldrh	r3, [r4, #12]
  403d38:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403d3c:	d02e      	beq.n	403d9c <__ssprint_r+0x80>
  403d3e:	6965      	ldr	r5, [r4, #20]
  403d40:	6921      	ldr	r1, [r4, #16]
  403d42:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  403d46:	eba0 0b01 	sub.w	fp, r0, r1
  403d4a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  403d4e:	f10b 0001 	add.w	r0, fp, #1
  403d52:	106d      	asrs	r5, r5, #1
  403d54:	4430      	add	r0, r6
  403d56:	42a8      	cmp	r0, r5
  403d58:	462a      	mov	r2, r5
  403d5a:	bf84      	itt	hi
  403d5c:	4605      	movhi	r5, r0
  403d5e:	462a      	movhi	r2, r5
  403d60:	055b      	lsls	r3, r3, #21
  403d62:	d538      	bpl.n	403dd6 <__ssprint_r+0xba>
  403d64:	4611      	mov	r1, r2
  403d66:	4650      	mov	r0, sl
  403d68:	f7ff f898 	bl	402e9c <_malloc_r>
  403d6c:	2800      	cmp	r0, #0
  403d6e:	d03c      	beq.n	403dea <__ssprint_r+0xce>
  403d70:	465a      	mov	r2, fp
  403d72:	6921      	ldr	r1, [r4, #16]
  403d74:	9001      	str	r0, [sp, #4]
  403d76:	f7ff fb93 	bl	4034a0 <memcpy>
  403d7a:	89a2      	ldrh	r2, [r4, #12]
  403d7c:	9b01      	ldr	r3, [sp, #4]
  403d7e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  403d82:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  403d86:	81a2      	strh	r2, [r4, #12]
  403d88:	eba5 020b 	sub.w	r2, r5, fp
  403d8c:	eb03 000b 	add.w	r0, r3, fp
  403d90:	6165      	str	r5, [r4, #20]
  403d92:	6123      	str	r3, [r4, #16]
  403d94:	6020      	str	r0, [r4, #0]
  403d96:	60a2      	str	r2, [r4, #8]
  403d98:	4635      	mov	r5, r6
  403d9a:	46b3      	mov	fp, r6
  403d9c:	465a      	mov	r2, fp
  403d9e:	4649      	mov	r1, r9
  403da0:	f000 fa18 	bl	4041d4 <memmove>
  403da4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  403da8:	68a2      	ldr	r2, [r4, #8]
  403daa:	6820      	ldr	r0, [r4, #0]
  403dac:	1b55      	subs	r5, r2, r5
  403dae:	4458      	add	r0, fp
  403db0:	1b9e      	subs	r6, r3, r6
  403db2:	60a5      	str	r5, [r4, #8]
  403db4:	6020      	str	r0, [r4, #0]
  403db6:	f8c8 6008 	str.w	r6, [r8, #8]
  403dba:	b33e      	cbz	r6, 403e0c <__ssprint_r+0xf0>
  403dbc:	687e      	ldr	r6, [r7, #4]
  403dbe:	463b      	mov	r3, r7
  403dc0:	3708      	adds	r7, #8
  403dc2:	2e00      	cmp	r6, #0
  403dc4:	d0fa      	beq.n	403dbc <__ssprint_r+0xa0>
  403dc6:	42ae      	cmp	r6, r5
  403dc8:	f8d3 9000 	ldr.w	r9, [r3]
  403dcc:	46ab      	mov	fp, r5
  403dce:	d2b2      	bcs.n	403d36 <__ssprint_r+0x1a>
  403dd0:	4635      	mov	r5, r6
  403dd2:	46b3      	mov	fp, r6
  403dd4:	e7e2      	b.n	403d9c <__ssprint_r+0x80>
  403dd6:	4650      	mov	r0, sl
  403dd8:	f000 fa60 	bl	40429c <_realloc_r>
  403ddc:	4603      	mov	r3, r0
  403dde:	2800      	cmp	r0, #0
  403de0:	d1d2      	bne.n	403d88 <__ssprint_r+0x6c>
  403de2:	6921      	ldr	r1, [r4, #16]
  403de4:	4650      	mov	r0, sl
  403de6:	f000 f8f9 	bl	403fdc <_free_r>
  403dea:	230c      	movs	r3, #12
  403dec:	f8ca 3000 	str.w	r3, [sl]
  403df0:	89a3      	ldrh	r3, [r4, #12]
  403df2:	2200      	movs	r2, #0
  403df4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403df8:	f04f 30ff 	mov.w	r0, #4294967295
  403dfc:	81a3      	strh	r3, [r4, #12]
  403dfe:	f8c8 2008 	str.w	r2, [r8, #8]
  403e02:	f8c8 2004 	str.w	r2, [r8, #4]
  403e06:	b003      	add	sp, #12
  403e08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e0c:	2000      	movs	r0, #0
  403e0e:	f8c8 0004 	str.w	r0, [r8, #4]
  403e12:	b003      	add	sp, #12
  403e14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00403e18 <__register_exitproc>:
  403e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403e1c:	4d2c      	ldr	r5, [pc, #176]	; (403ed0 <__register_exitproc+0xb8>)
  403e1e:	4606      	mov	r6, r0
  403e20:	6828      	ldr	r0, [r5, #0]
  403e22:	4698      	mov	r8, r3
  403e24:	460f      	mov	r7, r1
  403e26:	4691      	mov	r9, r2
  403e28:	f7ff f834 	bl	402e94 <__retarget_lock_acquire_recursive>
  403e2c:	4b29      	ldr	r3, [pc, #164]	; (403ed4 <__register_exitproc+0xbc>)
  403e2e:	681c      	ldr	r4, [r3, #0]
  403e30:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  403e34:	2b00      	cmp	r3, #0
  403e36:	d03e      	beq.n	403eb6 <__register_exitproc+0x9e>
  403e38:	685a      	ldr	r2, [r3, #4]
  403e3a:	2a1f      	cmp	r2, #31
  403e3c:	dc1c      	bgt.n	403e78 <__register_exitproc+0x60>
  403e3e:	f102 0e01 	add.w	lr, r2, #1
  403e42:	b176      	cbz	r6, 403e62 <__register_exitproc+0x4a>
  403e44:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  403e48:	2401      	movs	r4, #1
  403e4a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  403e4e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  403e52:	4094      	lsls	r4, r2
  403e54:	4320      	orrs	r0, r4
  403e56:	2e02      	cmp	r6, #2
  403e58:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  403e5c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  403e60:	d023      	beq.n	403eaa <__register_exitproc+0x92>
  403e62:	3202      	adds	r2, #2
  403e64:	f8c3 e004 	str.w	lr, [r3, #4]
  403e68:	6828      	ldr	r0, [r5, #0]
  403e6a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  403e6e:	f7ff f813 	bl	402e98 <__retarget_lock_release_recursive>
  403e72:	2000      	movs	r0, #0
  403e74:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403e78:	4b17      	ldr	r3, [pc, #92]	; (403ed8 <__register_exitproc+0xc0>)
  403e7a:	b30b      	cbz	r3, 403ec0 <__register_exitproc+0xa8>
  403e7c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403e80:	f3af 8000 	nop.w
  403e84:	4603      	mov	r3, r0
  403e86:	b1d8      	cbz	r0, 403ec0 <__register_exitproc+0xa8>
  403e88:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403e8c:	6002      	str	r2, [r0, #0]
  403e8e:	2100      	movs	r1, #0
  403e90:	6041      	str	r1, [r0, #4]
  403e92:	460a      	mov	r2, r1
  403e94:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403e98:	f04f 0e01 	mov.w	lr, #1
  403e9c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403ea0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  403ea4:	2e00      	cmp	r6, #0
  403ea6:	d0dc      	beq.n	403e62 <__register_exitproc+0x4a>
  403ea8:	e7cc      	b.n	403e44 <__register_exitproc+0x2c>
  403eaa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403eae:	430c      	orrs	r4, r1
  403eb0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  403eb4:	e7d5      	b.n	403e62 <__register_exitproc+0x4a>
  403eb6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403eba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403ebe:	e7bb      	b.n	403e38 <__register_exitproc+0x20>
  403ec0:	6828      	ldr	r0, [r5, #0]
  403ec2:	f7fe ffe9 	bl	402e98 <__retarget_lock_release_recursive>
  403ec6:	f04f 30ff 	mov.w	r0, #4294967295
  403eca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403ece:	bf00      	nop
  403ed0:	20000448 	.word	0x20000448
  403ed4:	00405250 	.word	0x00405250
  403ed8:	00000000 	.word	0x00000000

00403edc <_calloc_r>:
  403edc:	b510      	push	{r4, lr}
  403ede:	fb02 f101 	mul.w	r1, r2, r1
  403ee2:	f7fe ffdb 	bl	402e9c <_malloc_r>
  403ee6:	4604      	mov	r4, r0
  403ee8:	b1d8      	cbz	r0, 403f22 <_calloc_r+0x46>
  403eea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  403eee:	f022 0203 	bic.w	r2, r2, #3
  403ef2:	3a04      	subs	r2, #4
  403ef4:	2a24      	cmp	r2, #36	; 0x24
  403ef6:	d818      	bhi.n	403f2a <_calloc_r+0x4e>
  403ef8:	2a13      	cmp	r2, #19
  403efa:	d914      	bls.n	403f26 <_calloc_r+0x4a>
  403efc:	2300      	movs	r3, #0
  403efe:	2a1b      	cmp	r2, #27
  403f00:	6003      	str	r3, [r0, #0]
  403f02:	6043      	str	r3, [r0, #4]
  403f04:	d916      	bls.n	403f34 <_calloc_r+0x58>
  403f06:	2a24      	cmp	r2, #36	; 0x24
  403f08:	6083      	str	r3, [r0, #8]
  403f0a:	60c3      	str	r3, [r0, #12]
  403f0c:	bf11      	iteee	ne
  403f0e:	f100 0210 	addne.w	r2, r0, #16
  403f12:	6103      	streq	r3, [r0, #16]
  403f14:	6143      	streq	r3, [r0, #20]
  403f16:	f100 0218 	addeq.w	r2, r0, #24
  403f1a:	2300      	movs	r3, #0
  403f1c:	6013      	str	r3, [r2, #0]
  403f1e:	6053      	str	r3, [r2, #4]
  403f20:	6093      	str	r3, [r2, #8]
  403f22:	4620      	mov	r0, r4
  403f24:	bd10      	pop	{r4, pc}
  403f26:	4602      	mov	r2, r0
  403f28:	e7f7      	b.n	403f1a <_calloc_r+0x3e>
  403f2a:	2100      	movs	r1, #0
  403f2c:	f7fc fd1a 	bl	400964 <memset>
  403f30:	4620      	mov	r0, r4
  403f32:	bd10      	pop	{r4, pc}
  403f34:	f100 0208 	add.w	r2, r0, #8
  403f38:	e7ef      	b.n	403f1a <_calloc_r+0x3e>
  403f3a:	bf00      	nop

00403f3c <_malloc_trim_r>:
  403f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403f3e:	4f24      	ldr	r7, [pc, #144]	; (403fd0 <_malloc_trim_r+0x94>)
  403f40:	460c      	mov	r4, r1
  403f42:	4606      	mov	r6, r0
  403f44:	f7ff fb46 	bl	4035d4 <__malloc_lock>
  403f48:	68bb      	ldr	r3, [r7, #8]
  403f4a:	685d      	ldr	r5, [r3, #4]
  403f4c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403f50:	310f      	adds	r1, #15
  403f52:	f025 0503 	bic.w	r5, r5, #3
  403f56:	4429      	add	r1, r5
  403f58:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403f5c:	f021 010f 	bic.w	r1, r1, #15
  403f60:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403f64:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403f68:	db07      	blt.n	403f7a <_malloc_trim_r+0x3e>
  403f6a:	2100      	movs	r1, #0
  403f6c:	4630      	mov	r0, r6
  403f6e:	f7ff fe37 	bl	403be0 <_sbrk_r>
  403f72:	68bb      	ldr	r3, [r7, #8]
  403f74:	442b      	add	r3, r5
  403f76:	4298      	cmp	r0, r3
  403f78:	d004      	beq.n	403f84 <_malloc_trim_r+0x48>
  403f7a:	4630      	mov	r0, r6
  403f7c:	f7ff fb30 	bl	4035e0 <__malloc_unlock>
  403f80:	2000      	movs	r0, #0
  403f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403f84:	4261      	negs	r1, r4
  403f86:	4630      	mov	r0, r6
  403f88:	f7ff fe2a 	bl	403be0 <_sbrk_r>
  403f8c:	3001      	adds	r0, #1
  403f8e:	d00d      	beq.n	403fac <_malloc_trim_r+0x70>
  403f90:	4b10      	ldr	r3, [pc, #64]	; (403fd4 <_malloc_trim_r+0x98>)
  403f92:	68ba      	ldr	r2, [r7, #8]
  403f94:	6819      	ldr	r1, [r3, #0]
  403f96:	1b2d      	subs	r5, r5, r4
  403f98:	f045 0501 	orr.w	r5, r5, #1
  403f9c:	4630      	mov	r0, r6
  403f9e:	1b09      	subs	r1, r1, r4
  403fa0:	6055      	str	r5, [r2, #4]
  403fa2:	6019      	str	r1, [r3, #0]
  403fa4:	f7ff fb1c 	bl	4035e0 <__malloc_unlock>
  403fa8:	2001      	movs	r0, #1
  403faa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403fac:	2100      	movs	r1, #0
  403fae:	4630      	mov	r0, r6
  403fb0:	f7ff fe16 	bl	403be0 <_sbrk_r>
  403fb4:	68ba      	ldr	r2, [r7, #8]
  403fb6:	1a83      	subs	r3, r0, r2
  403fb8:	2b0f      	cmp	r3, #15
  403fba:	ddde      	ble.n	403f7a <_malloc_trim_r+0x3e>
  403fbc:	4c06      	ldr	r4, [pc, #24]	; (403fd8 <_malloc_trim_r+0x9c>)
  403fbe:	4905      	ldr	r1, [pc, #20]	; (403fd4 <_malloc_trim_r+0x98>)
  403fc0:	6824      	ldr	r4, [r4, #0]
  403fc2:	f043 0301 	orr.w	r3, r3, #1
  403fc6:	1b00      	subs	r0, r0, r4
  403fc8:	6053      	str	r3, [r2, #4]
  403fca:	6008      	str	r0, [r1, #0]
  403fcc:	e7d5      	b.n	403f7a <_malloc_trim_r+0x3e>
  403fce:	bf00      	nop
  403fd0:	2000044c 	.word	0x2000044c
  403fd4:	200009e8 	.word	0x200009e8
  403fd8:	20000854 	.word	0x20000854

00403fdc <_free_r>:
  403fdc:	2900      	cmp	r1, #0
  403fde:	d044      	beq.n	40406a <_free_r+0x8e>
  403fe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403fe4:	460d      	mov	r5, r1
  403fe6:	4680      	mov	r8, r0
  403fe8:	f7ff faf4 	bl	4035d4 <__malloc_lock>
  403fec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403ff0:	4969      	ldr	r1, [pc, #420]	; (404198 <_free_r+0x1bc>)
  403ff2:	f027 0301 	bic.w	r3, r7, #1
  403ff6:	f1a5 0408 	sub.w	r4, r5, #8
  403ffa:	18e2      	adds	r2, r4, r3
  403ffc:	688e      	ldr	r6, [r1, #8]
  403ffe:	6850      	ldr	r0, [r2, #4]
  404000:	42b2      	cmp	r2, r6
  404002:	f020 0003 	bic.w	r0, r0, #3
  404006:	d05e      	beq.n	4040c6 <_free_r+0xea>
  404008:	07fe      	lsls	r6, r7, #31
  40400a:	6050      	str	r0, [r2, #4]
  40400c:	d40b      	bmi.n	404026 <_free_r+0x4a>
  40400e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404012:	1be4      	subs	r4, r4, r7
  404014:	f101 0e08 	add.w	lr, r1, #8
  404018:	68a5      	ldr	r5, [r4, #8]
  40401a:	4575      	cmp	r5, lr
  40401c:	443b      	add	r3, r7
  40401e:	d06d      	beq.n	4040fc <_free_r+0x120>
  404020:	68e7      	ldr	r7, [r4, #12]
  404022:	60ef      	str	r7, [r5, #12]
  404024:	60bd      	str	r5, [r7, #8]
  404026:	1815      	adds	r5, r2, r0
  404028:	686d      	ldr	r5, [r5, #4]
  40402a:	07ed      	lsls	r5, r5, #31
  40402c:	d53e      	bpl.n	4040ac <_free_r+0xd0>
  40402e:	f043 0201 	orr.w	r2, r3, #1
  404032:	6062      	str	r2, [r4, #4]
  404034:	50e3      	str	r3, [r4, r3]
  404036:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40403a:	d217      	bcs.n	40406c <_free_r+0x90>
  40403c:	08db      	lsrs	r3, r3, #3
  40403e:	1c58      	adds	r0, r3, #1
  404040:	109a      	asrs	r2, r3, #2
  404042:	684d      	ldr	r5, [r1, #4]
  404044:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  404048:	60a7      	str	r7, [r4, #8]
  40404a:	2301      	movs	r3, #1
  40404c:	4093      	lsls	r3, r2
  40404e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  404052:	432b      	orrs	r3, r5
  404054:	3a08      	subs	r2, #8
  404056:	60e2      	str	r2, [r4, #12]
  404058:	604b      	str	r3, [r1, #4]
  40405a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40405e:	60fc      	str	r4, [r7, #12]
  404060:	4640      	mov	r0, r8
  404062:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404066:	f7ff babb 	b.w	4035e0 <__malloc_unlock>
  40406a:	4770      	bx	lr
  40406c:	0a5a      	lsrs	r2, r3, #9
  40406e:	2a04      	cmp	r2, #4
  404070:	d852      	bhi.n	404118 <_free_r+0x13c>
  404072:	099a      	lsrs	r2, r3, #6
  404074:	f102 0739 	add.w	r7, r2, #57	; 0x39
  404078:	00ff      	lsls	r7, r7, #3
  40407a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40407e:	19c8      	adds	r0, r1, r7
  404080:	59ca      	ldr	r2, [r1, r7]
  404082:	3808      	subs	r0, #8
  404084:	4290      	cmp	r0, r2
  404086:	d04f      	beq.n	404128 <_free_r+0x14c>
  404088:	6851      	ldr	r1, [r2, #4]
  40408a:	f021 0103 	bic.w	r1, r1, #3
  40408e:	428b      	cmp	r3, r1
  404090:	d232      	bcs.n	4040f8 <_free_r+0x11c>
  404092:	6892      	ldr	r2, [r2, #8]
  404094:	4290      	cmp	r0, r2
  404096:	d1f7      	bne.n	404088 <_free_r+0xac>
  404098:	68c3      	ldr	r3, [r0, #12]
  40409a:	60a0      	str	r0, [r4, #8]
  40409c:	60e3      	str	r3, [r4, #12]
  40409e:	609c      	str	r4, [r3, #8]
  4040a0:	60c4      	str	r4, [r0, #12]
  4040a2:	4640      	mov	r0, r8
  4040a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4040a8:	f7ff ba9a 	b.w	4035e0 <__malloc_unlock>
  4040ac:	6895      	ldr	r5, [r2, #8]
  4040ae:	4f3b      	ldr	r7, [pc, #236]	; (40419c <_free_r+0x1c0>)
  4040b0:	42bd      	cmp	r5, r7
  4040b2:	4403      	add	r3, r0
  4040b4:	d040      	beq.n	404138 <_free_r+0x15c>
  4040b6:	68d0      	ldr	r0, [r2, #12]
  4040b8:	60e8      	str	r0, [r5, #12]
  4040ba:	f043 0201 	orr.w	r2, r3, #1
  4040be:	6085      	str	r5, [r0, #8]
  4040c0:	6062      	str	r2, [r4, #4]
  4040c2:	50e3      	str	r3, [r4, r3]
  4040c4:	e7b7      	b.n	404036 <_free_r+0x5a>
  4040c6:	07ff      	lsls	r7, r7, #31
  4040c8:	4403      	add	r3, r0
  4040ca:	d407      	bmi.n	4040dc <_free_r+0x100>
  4040cc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4040d0:	1aa4      	subs	r4, r4, r2
  4040d2:	4413      	add	r3, r2
  4040d4:	68a0      	ldr	r0, [r4, #8]
  4040d6:	68e2      	ldr	r2, [r4, #12]
  4040d8:	60c2      	str	r2, [r0, #12]
  4040da:	6090      	str	r0, [r2, #8]
  4040dc:	4a30      	ldr	r2, [pc, #192]	; (4041a0 <_free_r+0x1c4>)
  4040de:	6812      	ldr	r2, [r2, #0]
  4040e0:	f043 0001 	orr.w	r0, r3, #1
  4040e4:	4293      	cmp	r3, r2
  4040e6:	6060      	str	r0, [r4, #4]
  4040e8:	608c      	str	r4, [r1, #8]
  4040ea:	d3b9      	bcc.n	404060 <_free_r+0x84>
  4040ec:	4b2d      	ldr	r3, [pc, #180]	; (4041a4 <_free_r+0x1c8>)
  4040ee:	4640      	mov	r0, r8
  4040f0:	6819      	ldr	r1, [r3, #0]
  4040f2:	f7ff ff23 	bl	403f3c <_malloc_trim_r>
  4040f6:	e7b3      	b.n	404060 <_free_r+0x84>
  4040f8:	4610      	mov	r0, r2
  4040fa:	e7cd      	b.n	404098 <_free_r+0xbc>
  4040fc:	1811      	adds	r1, r2, r0
  4040fe:	6849      	ldr	r1, [r1, #4]
  404100:	07c9      	lsls	r1, r1, #31
  404102:	d444      	bmi.n	40418e <_free_r+0x1b2>
  404104:	6891      	ldr	r1, [r2, #8]
  404106:	68d2      	ldr	r2, [r2, #12]
  404108:	60ca      	str	r2, [r1, #12]
  40410a:	4403      	add	r3, r0
  40410c:	f043 0001 	orr.w	r0, r3, #1
  404110:	6091      	str	r1, [r2, #8]
  404112:	6060      	str	r0, [r4, #4]
  404114:	50e3      	str	r3, [r4, r3]
  404116:	e7a3      	b.n	404060 <_free_r+0x84>
  404118:	2a14      	cmp	r2, #20
  40411a:	d816      	bhi.n	40414a <_free_r+0x16e>
  40411c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404120:	00ff      	lsls	r7, r7, #3
  404122:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  404126:	e7aa      	b.n	40407e <_free_r+0xa2>
  404128:	10aa      	asrs	r2, r5, #2
  40412a:	2301      	movs	r3, #1
  40412c:	684d      	ldr	r5, [r1, #4]
  40412e:	4093      	lsls	r3, r2
  404130:	432b      	orrs	r3, r5
  404132:	604b      	str	r3, [r1, #4]
  404134:	4603      	mov	r3, r0
  404136:	e7b0      	b.n	40409a <_free_r+0xbe>
  404138:	f043 0201 	orr.w	r2, r3, #1
  40413c:	614c      	str	r4, [r1, #20]
  40413e:	610c      	str	r4, [r1, #16]
  404140:	60e5      	str	r5, [r4, #12]
  404142:	60a5      	str	r5, [r4, #8]
  404144:	6062      	str	r2, [r4, #4]
  404146:	50e3      	str	r3, [r4, r3]
  404148:	e78a      	b.n	404060 <_free_r+0x84>
  40414a:	2a54      	cmp	r2, #84	; 0x54
  40414c:	d806      	bhi.n	40415c <_free_r+0x180>
  40414e:	0b1a      	lsrs	r2, r3, #12
  404150:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  404154:	00ff      	lsls	r7, r7, #3
  404156:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40415a:	e790      	b.n	40407e <_free_r+0xa2>
  40415c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  404160:	d806      	bhi.n	404170 <_free_r+0x194>
  404162:	0bda      	lsrs	r2, r3, #15
  404164:	f102 0778 	add.w	r7, r2, #120	; 0x78
  404168:	00ff      	lsls	r7, r7, #3
  40416a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40416e:	e786      	b.n	40407e <_free_r+0xa2>
  404170:	f240 5054 	movw	r0, #1364	; 0x554
  404174:	4282      	cmp	r2, r0
  404176:	d806      	bhi.n	404186 <_free_r+0x1aa>
  404178:	0c9a      	lsrs	r2, r3, #18
  40417a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40417e:	00ff      	lsls	r7, r7, #3
  404180:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  404184:	e77b      	b.n	40407e <_free_r+0xa2>
  404186:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40418a:	257e      	movs	r5, #126	; 0x7e
  40418c:	e777      	b.n	40407e <_free_r+0xa2>
  40418e:	f043 0101 	orr.w	r1, r3, #1
  404192:	6061      	str	r1, [r4, #4]
  404194:	6013      	str	r3, [r2, #0]
  404196:	e763      	b.n	404060 <_free_r+0x84>
  404198:	2000044c 	.word	0x2000044c
  40419c:	20000454 	.word	0x20000454
  4041a0:	20000858 	.word	0x20000858
  4041a4:	20000a18 	.word	0x20000a18

004041a8 <__ascii_mbtowc>:
  4041a8:	b082      	sub	sp, #8
  4041aa:	b149      	cbz	r1, 4041c0 <__ascii_mbtowc+0x18>
  4041ac:	b15a      	cbz	r2, 4041c6 <__ascii_mbtowc+0x1e>
  4041ae:	b16b      	cbz	r3, 4041cc <__ascii_mbtowc+0x24>
  4041b0:	7813      	ldrb	r3, [r2, #0]
  4041b2:	600b      	str	r3, [r1, #0]
  4041b4:	7812      	ldrb	r2, [r2, #0]
  4041b6:	1c10      	adds	r0, r2, #0
  4041b8:	bf18      	it	ne
  4041ba:	2001      	movne	r0, #1
  4041bc:	b002      	add	sp, #8
  4041be:	4770      	bx	lr
  4041c0:	a901      	add	r1, sp, #4
  4041c2:	2a00      	cmp	r2, #0
  4041c4:	d1f3      	bne.n	4041ae <__ascii_mbtowc+0x6>
  4041c6:	4610      	mov	r0, r2
  4041c8:	b002      	add	sp, #8
  4041ca:	4770      	bx	lr
  4041cc:	f06f 0001 	mvn.w	r0, #1
  4041d0:	e7f4      	b.n	4041bc <__ascii_mbtowc+0x14>
  4041d2:	bf00      	nop

004041d4 <memmove>:
  4041d4:	4288      	cmp	r0, r1
  4041d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4041d8:	d90d      	bls.n	4041f6 <memmove+0x22>
  4041da:	188b      	adds	r3, r1, r2
  4041dc:	4298      	cmp	r0, r3
  4041de:	d20a      	bcs.n	4041f6 <memmove+0x22>
  4041e0:	1884      	adds	r4, r0, r2
  4041e2:	2a00      	cmp	r2, #0
  4041e4:	d051      	beq.n	40428a <memmove+0xb6>
  4041e6:	4622      	mov	r2, r4
  4041e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4041ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4041f0:	4299      	cmp	r1, r3
  4041f2:	d1f9      	bne.n	4041e8 <memmove+0x14>
  4041f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4041f6:	2a0f      	cmp	r2, #15
  4041f8:	d948      	bls.n	40428c <memmove+0xb8>
  4041fa:	ea41 0300 	orr.w	r3, r1, r0
  4041fe:	079b      	lsls	r3, r3, #30
  404200:	d146      	bne.n	404290 <memmove+0xbc>
  404202:	f100 0410 	add.w	r4, r0, #16
  404206:	f101 0310 	add.w	r3, r1, #16
  40420a:	4615      	mov	r5, r2
  40420c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404210:	f844 6c10 	str.w	r6, [r4, #-16]
  404214:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404218:	f844 6c0c 	str.w	r6, [r4, #-12]
  40421c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404220:	f844 6c08 	str.w	r6, [r4, #-8]
  404224:	3d10      	subs	r5, #16
  404226:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40422a:	f844 6c04 	str.w	r6, [r4, #-4]
  40422e:	2d0f      	cmp	r5, #15
  404230:	f103 0310 	add.w	r3, r3, #16
  404234:	f104 0410 	add.w	r4, r4, #16
  404238:	d8e8      	bhi.n	40420c <memmove+0x38>
  40423a:	f1a2 0310 	sub.w	r3, r2, #16
  40423e:	f023 030f 	bic.w	r3, r3, #15
  404242:	f002 0e0f 	and.w	lr, r2, #15
  404246:	3310      	adds	r3, #16
  404248:	f1be 0f03 	cmp.w	lr, #3
  40424c:	4419      	add	r1, r3
  40424e:	4403      	add	r3, r0
  404250:	d921      	bls.n	404296 <memmove+0xc2>
  404252:	1f1e      	subs	r6, r3, #4
  404254:	460d      	mov	r5, r1
  404256:	4674      	mov	r4, lr
  404258:	3c04      	subs	r4, #4
  40425a:	f855 7b04 	ldr.w	r7, [r5], #4
  40425e:	f846 7f04 	str.w	r7, [r6, #4]!
  404262:	2c03      	cmp	r4, #3
  404264:	d8f8      	bhi.n	404258 <memmove+0x84>
  404266:	f1ae 0404 	sub.w	r4, lr, #4
  40426a:	f024 0403 	bic.w	r4, r4, #3
  40426e:	3404      	adds	r4, #4
  404270:	4421      	add	r1, r4
  404272:	4423      	add	r3, r4
  404274:	f002 0203 	and.w	r2, r2, #3
  404278:	b162      	cbz	r2, 404294 <memmove+0xc0>
  40427a:	3b01      	subs	r3, #1
  40427c:	440a      	add	r2, r1
  40427e:	f811 4b01 	ldrb.w	r4, [r1], #1
  404282:	f803 4f01 	strb.w	r4, [r3, #1]!
  404286:	428a      	cmp	r2, r1
  404288:	d1f9      	bne.n	40427e <memmove+0xaa>
  40428a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40428c:	4603      	mov	r3, r0
  40428e:	e7f3      	b.n	404278 <memmove+0xa4>
  404290:	4603      	mov	r3, r0
  404292:	e7f2      	b.n	40427a <memmove+0xa6>
  404294:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404296:	4672      	mov	r2, lr
  404298:	e7ee      	b.n	404278 <memmove+0xa4>
  40429a:	bf00      	nop

0040429c <_realloc_r>:
  40429c:	2900      	cmp	r1, #0
  40429e:	f000 8095 	beq.w	4043cc <_realloc_r+0x130>
  4042a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042a6:	460d      	mov	r5, r1
  4042a8:	4616      	mov	r6, r2
  4042aa:	b083      	sub	sp, #12
  4042ac:	4680      	mov	r8, r0
  4042ae:	f106 070b 	add.w	r7, r6, #11
  4042b2:	f7ff f98f 	bl	4035d4 <__malloc_lock>
  4042b6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4042ba:	2f16      	cmp	r7, #22
  4042bc:	f02e 0403 	bic.w	r4, lr, #3
  4042c0:	f1a5 0908 	sub.w	r9, r5, #8
  4042c4:	d83c      	bhi.n	404340 <_realloc_r+0xa4>
  4042c6:	2210      	movs	r2, #16
  4042c8:	4617      	mov	r7, r2
  4042ca:	42be      	cmp	r6, r7
  4042cc:	d83d      	bhi.n	40434a <_realloc_r+0xae>
  4042ce:	4294      	cmp	r4, r2
  4042d0:	da43      	bge.n	40435a <_realloc_r+0xbe>
  4042d2:	4bc4      	ldr	r3, [pc, #784]	; (4045e4 <_realloc_r+0x348>)
  4042d4:	6899      	ldr	r1, [r3, #8]
  4042d6:	eb09 0004 	add.w	r0, r9, r4
  4042da:	4288      	cmp	r0, r1
  4042dc:	f000 80b4 	beq.w	404448 <_realloc_r+0x1ac>
  4042e0:	6843      	ldr	r3, [r0, #4]
  4042e2:	f023 0101 	bic.w	r1, r3, #1
  4042e6:	4401      	add	r1, r0
  4042e8:	6849      	ldr	r1, [r1, #4]
  4042ea:	07c9      	lsls	r1, r1, #31
  4042ec:	d54c      	bpl.n	404388 <_realloc_r+0xec>
  4042ee:	f01e 0f01 	tst.w	lr, #1
  4042f2:	f000 809b 	beq.w	40442c <_realloc_r+0x190>
  4042f6:	4631      	mov	r1, r6
  4042f8:	4640      	mov	r0, r8
  4042fa:	f7fe fdcf 	bl	402e9c <_malloc_r>
  4042fe:	4606      	mov	r6, r0
  404300:	2800      	cmp	r0, #0
  404302:	d03a      	beq.n	40437a <_realloc_r+0xde>
  404304:	f855 3c04 	ldr.w	r3, [r5, #-4]
  404308:	f023 0301 	bic.w	r3, r3, #1
  40430c:	444b      	add	r3, r9
  40430e:	f1a0 0208 	sub.w	r2, r0, #8
  404312:	429a      	cmp	r2, r3
  404314:	f000 8121 	beq.w	40455a <_realloc_r+0x2be>
  404318:	1f22      	subs	r2, r4, #4
  40431a:	2a24      	cmp	r2, #36	; 0x24
  40431c:	f200 8107 	bhi.w	40452e <_realloc_r+0x292>
  404320:	2a13      	cmp	r2, #19
  404322:	f200 80db 	bhi.w	4044dc <_realloc_r+0x240>
  404326:	4603      	mov	r3, r0
  404328:	462a      	mov	r2, r5
  40432a:	6811      	ldr	r1, [r2, #0]
  40432c:	6019      	str	r1, [r3, #0]
  40432e:	6851      	ldr	r1, [r2, #4]
  404330:	6059      	str	r1, [r3, #4]
  404332:	6892      	ldr	r2, [r2, #8]
  404334:	609a      	str	r2, [r3, #8]
  404336:	4629      	mov	r1, r5
  404338:	4640      	mov	r0, r8
  40433a:	f7ff fe4f 	bl	403fdc <_free_r>
  40433e:	e01c      	b.n	40437a <_realloc_r+0xde>
  404340:	f027 0707 	bic.w	r7, r7, #7
  404344:	2f00      	cmp	r7, #0
  404346:	463a      	mov	r2, r7
  404348:	dabf      	bge.n	4042ca <_realloc_r+0x2e>
  40434a:	2600      	movs	r6, #0
  40434c:	230c      	movs	r3, #12
  40434e:	4630      	mov	r0, r6
  404350:	f8c8 3000 	str.w	r3, [r8]
  404354:	b003      	add	sp, #12
  404356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40435a:	462e      	mov	r6, r5
  40435c:	1be3      	subs	r3, r4, r7
  40435e:	2b0f      	cmp	r3, #15
  404360:	d81e      	bhi.n	4043a0 <_realloc_r+0x104>
  404362:	f8d9 3004 	ldr.w	r3, [r9, #4]
  404366:	f003 0301 	and.w	r3, r3, #1
  40436a:	4323      	orrs	r3, r4
  40436c:	444c      	add	r4, r9
  40436e:	f8c9 3004 	str.w	r3, [r9, #4]
  404372:	6863      	ldr	r3, [r4, #4]
  404374:	f043 0301 	orr.w	r3, r3, #1
  404378:	6063      	str	r3, [r4, #4]
  40437a:	4640      	mov	r0, r8
  40437c:	f7ff f930 	bl	4035e0 <__malloc_unlock>
  404380:	4630      	mov	r0, r6
  404382:	b003      	add	sp, #12
  404384:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404388:	f023 0303 	bic.w	r3, r3, #3
  40438c:	18e1      	adds	r1, r4, r3
  40438e:	4291      	cmp	r1, r2
  404390:	db1f      	blt.n	4043d2 <_realloc_r+0x136>
  404392:	68c3      	ldr	r3, [r0, #12]
  404394:	6882      	ldr	r2, [r0, #8]
  404396:	462e      	mov	r6, r5
  404398:	60d3      	str	r3, [r2, #12]
  40439a:	460c      	mov	r4, r1
  40439c:	609a      	str	r2, [r3, #8]
  40439e:	e7dd      	b.n	40435c <_realloc_r+0xc0>
  4043a0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  4043a4:	eb09 0107 	add.w	r1, r9, r7
  4043a8:	f002 0201 	and.w	r2, r2, #1
  4043ac:	444c      	add	r4, r9
  4043ae:	f043 0301 	orr.w	r3, r3, #1
  4043b2:	4317      	orrs	r7, r2
  4043b4:	f8c9 7004 	str.w	r7, [r9, #4]
  4043b8:	604b      	str	r3, [r1, #4]
  4043ba:	6863      	ldr	r3, [r4, #4]
  4043bc:	f043 0301 	orr.w	r3, r3, #1
  4043c0:	3108      	adds	r1, #8
  4043c2:	6063      	str	r3, [r4, #4]
  4043c4:	4640      	mov	r0, r8
  4043c6:	f7ff fe09 	bl	403fdc <_free_r>
  4043ca:	e7d6      	b.n	40437a <_realloc_r+0xde>
  4043cc:	4611      	mov	r1, r2
  4043ce:	f7fe bd65 	b.w	402e9c <_malloc_r>
  4043d2:	f01e 0f01 	tst.w	lr, #1
  4043d6:	d18e      	bne.n	4042f6 <_realloc_r+0x5a>
  4043d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4043dc:	eba9 0a01 	sub.w	sl, r9, r1
  4043e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4043e4:	f021 0103 	bic.w	r1, r1, #3
  4043e8:	440b      	add	r3, r1
  4043ea:	4423      	add	r3, r4
  4043ec:	4293      	cmp	r3, r2
  4043ee:	db25      	blt.n	40443c <_realloc_r+0x1a0>
  4043f0:	68c2      	ldr	r2, [r0, #12]
  4043f2:	6881      	ldr	r1, [r0, #8]
  4043f4:	4656      	mov	r6, sl
  4043f6:	60ca      	str	r2, [r1, #12]
  4043f8:	6091      	str	r1, [r2, #8]
  4043fa:	f8da 100c 	ldr.w	r1, [sl, #12]
  4043fe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404402:	1f22      	subs	r2, r4, #4
  404404:	2a24      	cmp	r2, #36	; 0x24
  404406:	60c1      	str	r1, [r0, #12]
  404408:	6088      	str	r0, [r1, #8]
  40440a:	f200 8094 	bhi.w	404536 <_realloc_r+0x29a>
  40440e:	2a13      	cmp	r2, #19
  404410:	d96f      	bls.n	4044f2 <_realloc_r+0x256>
  404412:	6829      	ldr	r1, [r5, #0]
  404414:	f8ca 1008 	str.w	r1, [sl, #8]
  404418:	6869      	ldr	r1, [r5, #4]
  40441a:	f8ca 100c 	str.w	r1, [sl, #12]
  40441e:	2a1b      	cmp	r2, #27
  404420:	f200 80a2 	bhi.w	404568 <_realloc_r+0x2cc>
  404424:	3508      	adds	r5, #8
  404426:	f10a 0210 	add.w	r2, sl, #16
  40442a:	e063      	b.n	4044f4 <_realloc_r+0x258>
  40442c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  404430:	eba9 0a03 	sub.w	sl, r9, r3
  404434:	f8da 1004 	ldr.w	r1, [sl, #4]
  404438:	f021 0103 	bic.w	r1, r1, #3
  40443c:	1863      	adds	r3, r4, r1
  40443e:	4293      	cmp	r3, r2
  404440:	f6ff af59 	blt.w	4042f6 <_realloc_r+0x5a>
  404444:	4656      	mov	r6, sl
  404446:	e7d8      	b.n	4043fa <_realloc_r+0x15e>
  404448:	6841      	ldr	r1, [r0, #4]
  40444a:	f021 0b03 	bic.w	fp, r1, #3
  40444e:	44a3      	add	fp, r4
  404450:	f107 0010 	add.w	r0, r7, #16
  404454:	4583      	cmp	fp, r0
  404456:	da56      	bge.n	404506 <_realloc_r+0x26a>
  404458:	f01e 0f01 	tst.w	lr, #1
  40445c:	f47f af4b 	bne.w	4042f6 <_realloc_r+0x5a>
  404460:	f855 1c08 	ldr.w	r1, [r5, #-8]
  404464:	eba9 0a01 	sub.w	sl, r9, r1
  404468:	f8da 1004 	ldr.w	r1, [sl, #4]
  40446c:	f021 0103 	bic.w	r1, r1, #3
  404470:	448b      	add	fp, r1
  404472:	4558      	cmp	r0, fp
  404474:	dce2      	bgt.n	40443c <_realloc_r+0x1a0>
  404476:	4656      	mov	r6, sl
  404478:	f8da 100c 	ldr.w	r1, [sl, #12]
  40447c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  404480:	1f22      	subs	r2, r4, #4
  404482:	2a24      	cmp	r2, #36	; 0x24
  404484:	60c1      	str	r1, [r0, #12]
  404486:	6088      	str	r0, [r1, #8]
  404488:	f200 808f 	bhi.w	4045aa <_realloc_r+0x30e>
  40448c:	2a13      	cmp	r2, #19
  40448e:	f240 808a 	bls.w	4045a6 <_realloc_r+0x30a>
  404492:	6829      	ldr	r1, [r5, #0]
  404494:	f8ca 1008 	str.w	r1, [sl, #8]
  404498:	6869      	ldr	r1, [r5, #4]
  40449a:	f8ca 100c 	str.w	r1, [sl, #12]
  40449e:	2a1b      	cmp	r2, #27
  4044a0:	f200 808a 	bhi.w	4045b8 <_realloc_r+0x31c>
  4044a4:	3508      	adds	r5, #8
  4044a6:	f10a 0210 	add.w	r2, sl, #16
  4044aa:	6829      	ldr	r1, [r5, #0]
  4044ac:	6011      	str	r1, [r2, #0]
  4044ae:	6869      	ldr	r1, [r5, #4]
  4044b0:	6051      	str	r1, [r2, #4]
  4044b2:	68a9      	ldr	r1, [r5, #8]
  4044b4:	6091      	str	r1, [r2, #8]
  4044b6:	eb0a 0107 	add.w	r1, sl, r7
  4044ba:	ebab 0207 	sub.w	r2, fp, r7
  4044be:	f042 0201 	orr.w	r2, r2, #1
  4044c2:	6099      	str	r1, [r3, #8]
  4044c4:	604a      	str	r2, [r1, #4]
  4044c6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4044ca:	f003 0301 	and.w	r3, r3, #1
  4044ce:	431f      	orrs	r7, r3
  4044d0:	4640      	mov	r0, r8
  4044d2:	f8ca 7004 	str.w	r7, [sl, #4]
  4044d6:	f7ff f883 	bl	4035e0 <__malloc_unlock>
  4044da:	e751      	b.n	404380 <_realloc_r+0xe4>
  4044dc:	682b      	ldr	r3, [r5, #0]
  4044de:	6003      	str	r3, [r0, #0]
  4044e0:	686b      	ldr	r3, [r5, #4]
  4044e2:	6043      	str	r3, [r0, #4]
  4044e4:	2a1b      	cmp	r2, #27
  4044e6:	d82d      	bhi.n	404544 <_realloc_r+0x2a8>
  4044e8:	f100 0308 	add.w	r3, r0, #8
  4044ec:	f105 0208 	add.w	r2, r5, #8
  4044f0:	e71b      	b.n	40432a <_realloc_r+0x8e>
  4044f2:	4632      	mov	r2, r6
  4044f4:	6829      	ldr	r1, [r5, #0]
  4044f6:	6011      	str	r1, [r2, #0]
  4044f8:	6869      	ldr	r1, [r5, #4]
  4044fa:	6051      	str	r1, [r2, #4]
  4044fc:	68a9      	ldr	r1, [r5, #8]
  4044fe:	6091      	str	r1, [r2, #8]
  404500:	461c      	mov	r4, r3
  404502:	46d1      	mov	r9, sl
  404504:	e72a      	b.n	40435c <_realloc_r+0xc0>
  404506:	eb09 0107 	add.w	r1, r9, r7
  40450a:	ebab 0b07 	sub.w	fp, fp, r7
  40450e:	f04b 0201 	orr.w	r2, fp, #1
  404512:	6099      	str	r1, [r3, #8]
  404514:	604a      	str	r2, [r1, #4]
  404516:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40451a:	f003 0301 	and.w	r3, r3, #1
  40451e:	431f      	orrs	r7, r3
  404520:	4640      	mov	r0, r8
  404522:	f845 7c04 	str.w	r7, [r5, #-4]
  404526:	f7ff f85b 	bl	4035e0 <__malloc_unlock>
  40452a:	462e      	mov	r6, r5
  40452c:	e728      	b.n	404380 <_realloc_r+0xe4>
  40452e:	4629      	mov	r1, r5
  404530:	f7ff fe50 	bl	4041d4 <memmove>
  404534:	e6ff      	b.n	404336 <_realloc_r+0x9a>
  404536:	4629      	mov	r1, r5
  404538:	4630      	mov	r0, r6
  40453a:	461c      	mov	r4, r3
  40453c:	46d1      	mov	r9, sl
  40453e:	f7ff fe49 	bl	4041d4 <memmove>
  404542:	e70b      	b.n	40435c <_realloc_r+0xc0>
  404544:	68ab      	ldr	r3, [r5, #8]
  404546:	6083      	str	r3, [r0, #8]
  404548:	68eb      	ldr	r3, [r5, #12]
  40454a:	60c3      	str	r3, [r0, #12]
  40454c:	2a24      	cmp	r2, #36	; 0x24
  40454e:	d017      	beq.n	404580 <_realloc_r+0x2e4>
  404550:	f100 0310 	add.w	r3, r0, #16
  404554:	f105 0210 	add.w	r2, r5, #16
  404558:	e6e7      	b.n	40432a <_realloc_r+0x8e>
  40455a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40455e:	f023 0303 	bic.w	r3, r3, #3
  404562:	441c      	add	r4, r3
  404564:	462e      	mov	r6, r5
  404566:	e6f9      	b.n	40435c <_realloc_r+0xc0>
  404568:	68a9      	ldr	r1, [r5, #8]
  40456a:	f8ca 1010 	str.w	r1, [sl, #16]
  40456e:	68e9      	ldr	r1, [r5, #12]
  404570:	f8ca 1014 	str.w	r1, [sl, #20]
  404574:	2a24      	cmp	r2, #36	; 0x24
  404576:	d00c      	beq.n	404592 <_realloc_r+0x2f6>
  404578:	3510      	adds	r5, #16
  40457a:	f10a 0218 	add.w	r2, sl, #24
  40457e:	e7b9      	b.n	4044f4 <_realloc_r+0x258>
  404580:	692b      	ldr	r3, [r5, #16]
  404582:	6103      	str	r3, [r0, #16]
  404584:	696b      	ldr	r3, [r5, #20]
  404586:	6143      	str	r3, [r0, #20]
  404588:	f105 0218 	add.w	r2, r5, #24
  40458c:	f100 0318 	add.w	r3, r0, #24
  404590:	e6cb      	b.n	40432a <_realloc_r+0x8e>
  404592:	692a      	ldr	r2, [r5, #16]
  404594:	f8ca 2018 	str.w	r2, [sl, #24]
  404598:	696a      	ldr	r2, [r5, #20]
  40459a:	f8ca 201c 	str.w	r2, [sl, #28]
  40459e:	3518      	adds	r5, #24
  4045a0:	f10a 0220 	add.w	r2, sl, #32
  4045a4:	e7a6      	b.n	4044f4 <_realloc_r+0x258>
  4045a6:	4632      	mov	r2, r6
  4045a8:	e77f      	b.n	4044aa <_realloc_r+0x20e>
  4045aa:	4629      	mov	r1, r5
  4045ac:	4630      	mov	r0, r6
  4045ae:	9301      	str	r3, [sp, #4]
  4045b0:	f7ff fe10 	bl	4041d4 <memmove>
  4045b4:	9b01      	ldr	r3, [sp, #4]
  4045b6:	e77e      	b.n	4044b6 <_realloc_r+0x21a>
  4045b8:	68a9      	ldr	r1, [r5, #8]
  4045ba:	f8ca 1010 	str.w	r1, [sl, #16]
  4045be:	68e9      	ldr	r1, [r5, #12]
  4045c0:	f8ca 1014 	str.w	r1, [sl, #20]
  4045c4:	2a24      	cmp	r2, #36	; 0x24
  4045c6:	d003      	beq.n	4045d0 <_realloc_r+0x334>
  4045c8:	3510      	adds	r5, #16
  4045ca:	f10a 0218 	add.w	r2, sl, #24
  4045ce:	e76c      	b.n	4044aa <_realloc_r+0x20e>
  4045d0:	692a      	ldr	r2, [r5, #16]
  4045d2:	f8ca 2018 	str.w	r2, [sl, #24]
  4045d6:	696a      	ldr	r2, [r5, #20]
  4045d8:	f8ca 201c 	str.w	r2, [sl, #28]
  4045dc:	3518      	adds	r5, #24
  4045de:	f10a 0220 	add.w	r2, sl, #32
  4045e2:	e762      	b.n	4044aa <_realloc_r+0x20e>
  4045e4:	2000044c 	.word	0x2000044c

004045e8 <__ascii_wctomb>:
  4045e8:	b121      	cbz	r1, 4045f4 <__ascii_wctomb+0xc>
  4045ea:	2aff      	cmp	r2, #255	; 0xff
  4045ec:	d804      	bhi.n	4045f8 <__ascii_wctomb+0x10>
  4045ee:	700a      	strb	r2, [r1, #0]
  4045f0:	2001      	movs	r0, #1
  4045f2:	4770      	bx	lr
  4045f4:	4608      	mov	r0, r1
  4045f6:	4770      	bx	lr
  4045f8:	238a      	movs	r3, #138	; 0x8a
  4045fa:	6003      	str	r3, [r0, #0]
  4045fc:	f04f 30ff 	mov.w	r0, #4294967295
  404600:	4770      	bx	lr
  404602:	bf00      	nop

00404604 <__aeabi_drsub>:
  404604:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  404608:	e002      	b.n	404610 <__adddf3>
  40460a:	bf00      	nop

0040460c <__aeabi_dsub>:
  40460c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00404610 <__adddf3>:
  404610:	b530      	push	{r4, r5, lr}
  404612:	ea4f 0441 	mov.w	r4, r1, lsl #1
  404616:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40461a:	ea94 0f05 	teq	r4, r5
  40461e:	bf08      	it	eq
  404620:	ea90 0f02 	teqeq	r0, r2
  404624:	bf1f      	itttt	ne
  404626:	ea54 0c00 	orrsne.w	ip, r4, r0
  40462a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40462e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  404632:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404636:	f000 80e2 	beq.w	4047fe <__adddf3+0x1ee>
  40463a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40463e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  404642:	bfb8      	it	lt
  404644:	426d      	neglt	r5, r5
  404646:	dd0c      	ble.n	404662 <__adddf3+0x52>
  404648:	442c      	add	r4, r5
  40464a:	ea80 0202 	eor.w	r2, r0, r2
  40464e:	ea81 0303 	eor.w	r3, r1, r3
  404652:	ea82 0000 	eor.w	r0, r2, r0
  404656:	ea83 0101 	eor.w	r1, r3, r1
  40465a:	ea80 0202 	eor.w	r2, r0, r2
  40465e:	ea81 0303 	eor.w	r3, r1, r3
  404662:	2d36      	cmp	r5, #54	; 0x36
  404664:	bf88      	it	hi
  404666:	bd30      	pophi	{r4, r5, pc}
  404668:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40466c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404670:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  404674:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  404678:	d002      	beq.n	404680 <__adddf3+0x70>
  40467a:	4240      	negs	r0, r0
  40467c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  404680:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  404684:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404688:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40468c:	d002      	beq.n	404694 <__adddf3+0x84>
  40468e:	4252      	negs	r2, r2
  404690:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  404694:	ea94 0f05 	teq	r4, r5
  404698:	f000 80a7 	beq.w	4047ea <__adddf3+0x1da>
  40469c:	f1a4 0401 	sub.w	r4, r4, #1
  4046a0:	f1d5 0e20 	rsbs	lr, r5, #32
  4046a4:	db0d      	blt.n	4046c2 <__adddf3+0xb2>
  4046a6:	fa02 fc0e 	lsl.w	ip, r2, lr
  4046aa:	fa22 f205 	lsr.w	r2, r2, r5
  4046ae:	1880      	adds	r0, r0, r2
  4046b0:	f141 0100 	adc.w	r1, r1, #0
  4046b4:	fa03 f20e 	lsl.w	r2, r3, lr
  4046b8:	1880      	adds	r0, r0, r2
  4046ba:	fa43 f305 	asr.w	r3, r3, r5
  4046be:	4159      	adcs	r1, r3
  4046c0:	e00e      	b.n	4046e0 <__adddf3+0xd0>
  4046c2:	f1a5 0520 	sub.w	r5, r5, #32
  4046c6:	f10e 0e20 	add.w	lr, lr, #32
  4046ca:	2a01      	cmp	r2, #1
  4046cc:	fa03 fc0e 	lsl.w	ip, r3, lr
  4046d0:	bf28      	it	cs
  4046d2:	f04c 0c02 	orrcs.w	ip, ip, #2
  4046d6:	fa43 f305 	asr.w	r3, r3, r5
  4046da:	18c0      	adds	r0, r0, r3
  4046dc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4046e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4046e4:	d507      	bpl.n	4046f6 <__adddf3+0xe6>
  4046e6:	f04f 0e00 	mov.w	lr, #0
  4046ea:	f1dc 0c00 	rsbs	ip, ip, #0
  4046ee:	eb7e 0000 	sbcs.w	r0, lr, r0
  4046f2:	eb6e 0101 	sbc.w	r1, lr, r1
  4046f6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4046fa:	d31b      	bcc.n	404734 <__adddf3+0x124>
  4046fc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  404700:	d30c      	bcc.n	40471c <__adddf3+0x10c>
  404702:	0849      	lsrs	r1, r1, #1
  404704:	ea5f 0030 	movs.w	r0, r0, rrx
  404708:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40470c:	f104 0401 	add.w	r4, r4, #1
  404710:	ea4f 5244 	mov.w	r2, r4, lsl #21
  404714:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  404718:	f080 809a 	bcs.w	404850 <__adddf3+0x240>
  40471c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  404720:	bf08      	it	eq
  404722:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404726:	f150 0000 	adcs.w	r0, r0, #0
  40472a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40472e:	ea41 0105 	orr.w	r1, r1, r5
  404732:	bd30      	pop	{r4, r5, pc}
  404734:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  404738:	4140      	adcs	r0, r0
  40473a:	eb41 0101 	adc.w	r1, r1, r1
  40473e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404742:	f1a4 0401 	sub.w	r4, r4, #1
  404746:	d1e9      	bne.n	40471c <__adddf3+0x10c>
  404748:	f091 0f00 	teq	r1, #0
  40474c:	bf04      	itt	eq
  40474e:	4601      	moveq	r1, r0
  404750:	2000      	moveq	r0, #0
  404752:	fab1 f381 	clz	r3, r1
  404756:	bf08      	it	eq
  404758:	3320      	addeq	r3, #32
  40475a:	f1a3 030b 	sub.w	r3, r3, #11
  40475e:	f1b3 0220 	subs.w	r2, r3, #32
  404762:	da0c      	bge.n	40477e <__adddf3+0x16e>
  404764:	320c      	adds	r2, #12
  404766:	dd08      	ble.n	40477a <__adddf3+0x16a>
  404768:	f102 0c14 	add.w	ip, r2, #20
  40476c:	f1c2 020c 	rsb	r2, r2, #12
  404770:	fa01 f00c 	lsl.w	r0, r1, ip
  404774:	fa21 f102 	lsr.w	r1, r1, r2
  404778:	e00c      	b.n	404794 <__adddf3+0x184>
  40477a:	f102 0214 	add.w	r2, r2, #20
  40477e:	bfd8      	it	le
  404780:	f1c2 0c20 	rsble	ip, r2, #32
  404784:	fa01 f102 	lsl.w	r1, r1, r2
  404788:	fa20 fc0c 	lsr.w	ip, r0, ip
  40478c:	bfdc      	itt	le
  40478e:	ea41 010c 	orrle.w	r1, r1, ip
  404792:	4090      	lslle	r0, r2
  404794:	1ae4      	subs	r4, r4, r3
  404796:	bfa2      	ittt	ge
  404798:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40479c:	4329      	orrge	r1, r5
  40479e:	bd30      	popge	{r4, r5, pc}
  4047a0:	ea6f 0404 	mvn.w	r4, r4
  4047a4:	3c1f      	subs	r4, #31
  4047a6:	da1c      	bge.n	4047e2 <__adddf3+0x1d2>
  4047a8:	340c      	adds	r4, #12
  4047aa:	dc0e      	bgt.n	4047ca <__adddf3+0x1ba>
  4047ac:	f104 0414 	add.w	r4, r4, #20
  4047b0:	f1c4 0220 	rsb	r2, r4, #32
  4047b4:	fa20 f004 	lsr.w	r0, r0, r4
  4047b8:	fa01 f302 	lsl.w	r3, r1, r2
  4047bc:	ea40 0003 	orr.w	r0, r0, r3
  4047c0:	fa21 f304 	lsr.w	r3, r1, r4
  4047c4:	ea45 0103 	orr.w	r1, r5, r3
  4047c8:	bd30      	pop	{r4, r5, pc}
  4047ca:	f1c4 040c 	rsb	r4, r4, #12
  4047ce:	f1c4 0220 	rsb	r2, r4, #32
  4047d2:	fa20 f002 	lsr.w	r0, r0, r2
  4047d6:	fa01 f304 	lsl.w	r3, r1, r4
  4047da:	ea40 0003 	orr.w	r0, r0, r3
  4047de:	4629      	mov	r1, r5
  4047e0:	bd30      	pop	{r4, r5, pc}
  4047e2:	fa21 f004 	lsr.w	r0, r1, r4
  4047e6:	4629      	mov	r1, r5
  4047e8:	bd30      	pop	{r4, r5, pc}
  4047ea:	f094 0f00 	teq	r4, #0
  4047ee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4047f2:	bf06      	itte	eq
  4047f4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4047f8:	3401      	addeq	r4, #1
  4047fa:	3d01      	subne	r5, #1
  4047fc:	e74e      	b.n	40469c <__adddf3+0x8c>
  4047fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404802:	bf18      	it	ne
  404804:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  404808:	d029      	beq.n	40485e <__adddf3+0x24e>
  40480a:	ea94 0f05 	teq	r4, r5
  40480e:	bf08      	it	eq
  404810:	ea90 0f02 	teqeq	r0, r2
  404814:	d005      	beq.n	404822 <__adddf3+0x212>
  404816:	ea54 0c00 	orrs.w	ip, r4, r0
  40481a:	bf04      	itt	eq
  40481c:	4619      	moveq	r1, r3
  40481e:	4610      	moveq	r0, r2
  404820:	bd30      	pop	{r4, r5, pc}
  404822:	ea91 0f03 	teq	r1, r3
  404826:	bf1e      	ittt	ne
  404828:	2100      	movne	r1, #0
  40482a:	2000      	movne	r0, #0
  40482c:	bd30      	popne	{r4, r5, pc}
  40482e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  404832:	d105      	bne.n	404840 <__adddf3+0x230>
  404834:	0040      	lsls	r0, r0, #1
  404836:	4149      	adcs	r1, r1
  404838:	bf28      	it	cs
  40483a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40483e:	bd30      	pop	{r4, r5, pc}
  404840:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  404844:	bf3c      	itt	cc
  404846:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40484a:	bd30      	popcc	{r4, r5, pc}
  40484c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404850:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  404854:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404858:	f04f 0000 	mov.w	r0, #0
  40485c:	bd30      	pop	{r4, r5, pc}
  40485e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  404862:	bf1a      	itte	ne
  404864:	4619      	movne	r1, r3
  404866:	4610      	movne	r0, r2
  404868:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40486c:	bf1c      	itt	ne
  40486e:	460b      	movne	r3, r1
  404870:	4602      	movne	r2, r0
  404872:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404876:	bf06      	itte	eq
  404878:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40487c:	ea91 0f03 	teqeq	r1, r3
  404880:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  404884:	bd30      	pop	{r4, r5, pc}
  404886:	bf00      	nop

00404888 <__aeabi_ui2d>:
  404888:	f090 0f00 	teq	r0, #0
  40488c:	bf04      	itt	eq
  40488e:	2100      	moveq	r1, #0
  404890:	4770      	bxeq	lr
  404892:	b530      	push	{r4, r5, lr}
  404894:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404898:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40489c:	f04f 0500 	mov.w	r5, #0
  4048a0:	f04f 0100 	mov.w	r1, #0
  4048a4:	e750      	b.n	404748 <__adddf3+0x138>
  4048a6:	bf00      	nop

004048a8 <__aeabi_i2d>:
  4048a8:	f090 0f00 	teq	r0, #0
  4048ac:	bf04      	itt	eq
  4048ae:	2100      	moveq	r1, #0
  4048b0:	4770      	bxeq	lr
  4048b2:	b530      	push	{r4, r5, lr}
  4048b4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4048b8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4048bc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4048c0:	bf48      	it	mi
  4048c2:	4240      	negmi	r0, r0
  4048c4:	f04f 0100 	mov.w	r1, #0
  4048c8:	e73e      	b.n	404748 <__adddf3+0x138>
  4048ca:	bf00      	nop

004048cc <__aeabi_f2d>:
  4048cc:	0042      	lsls	r2, r0, #1
  4048ce:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4048d2:	ea4f 0131 	mov.w	r1, r1, rrx
  4048d6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4048da:	bf1f      	itttt	ne
  4048dc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4048e0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4048e4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4048e8:	4770      	bxne	lr
  4048ea:	f092 0f00 	teq	r2, #0
  4048ee:	bf14      	ite	ne
  4048f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4048f4:	4770      	bxeq	lr
  4048f6:	b530      	push	{r4, r5, lr}
  4048f8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4048fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  404900:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404904:	e720      	b.n	404748 <__adddf3+0x138>
  404906:	bf00      	nop

00404908 <__aeabi_ul2d>:
  404908:	ea50 0201 	orrs.w	r2, r0, r1
  40490c:	bf08      	it	eq
  40490e:	4770      	bxeq	lr
  404910:	b530      	push	{r4, r5, lr}
  404912:	f04f 0500 	mov.w	r5, #0
  404916:	e00a      	b.n	40492e <__aeabi_l2d+0x16>

00404918 <__aeabi_l2d>:
  404918:	ea50 0201 	orrs.w	r2, r0, r1
  40491c:	bf08      	it	eq
  40491e:	4770      	bxeq	lr
  404920:	b530      	push	{r4, r5, lr}
  404922:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  404926:	d502      	bpl.n	40492e <__aeabi_l2d+0x16>
  404928:	4240      	negs	r0, r0
  40492a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40492e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  404932:	f104 0432 	add.w	r4, r4, #50	; 0x32
  404936:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40493a:	f43f aedc 	beq.w	4046f6 <__adddf3+0xe6>
  40493e:	f04f 0203 	mov.w	r2, #3
  404942:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  404946:	bf18      	it	ne
  404948:	3203      	addne	r2, #3
  40494a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40494e:	bf18      	it	ne
  404950:	3203      	addne	r2, #3
  404952:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  404956:	f1c2 0320 	rsb	r3, r2, #32
  40495a:	fa00 fc03 	lsl.w	ip, r0, r3
  40495e:	fa20 f002 	lsr.w	r0, r0, r2
  404962:	fa01 fe03 	lsl.w	lr, r1, r3
  404966:	ea40 000e 	orr.w	r0, r0, lr
  40496a:	fa21 f102 	lsr.w	r1, r1, r2
  40496e:	4414      	add	r4, r2
  404970:	e6c1      	b.n	4046f6 <__adddf3+0xe6>
  404972:	bf00      	nop

00404974 <__aeabi_dmul>:
  404974:	b570      	push	{r4, r5, r6, lr}
  404976:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40497a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40497e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404982:	bf1d      	ittte	ne
  404984:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404988:	ea94 0f0c 	teqne	r4, ip
  40498c:	ea95 0f0c 	teqne	r5, ip
  404990:	f000 f8de 	bleq	404b50 <__aeabi_dmul+0x1dc>
  404994:	442c      	add	r4, r5
  404996:	ea81 0603 	eor.w	r6, r1, r3
  40499a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40499e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4049a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4049a6:	bf18      	it	ne
  4049a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4049ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4049b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4049b4:	d038      	beq.n	404a28 <__aeabi_dmul+0xb4>
  4049b6:	fba0 ce02 	umull	ip, lr, r0, r2
  4049ba:	f04f 0500 	mov.w	r5, #0
  4049be:	fbe1 e502 	umlal	lr, r5, r1, r2
  4049c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4049c6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4049ca:	f04f 0600 	mov.w	r6, #0
  4049ce:	fbe1 5603 	umlal	r5, r6, r1, r3
  4049d2:	f09c 0f00 	teq	ip, #0
  4049d6:	bf18      	it	ne
  4049d8:	f04e 0e01 	orrne.w	lr, lr, #1
  4049dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4049e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4049e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4049e8:	d204      	bcs.n	4049f4 <__aeabi_dmul+0x80>
  4049ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4049ee:	416d      	adcs	r5, r5
  4049f0:	eb46 0606 	adc.w	r6, r6, r6
  4049f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4049f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4049fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  404a00:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  404a04:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  404a08:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404a0c:	bf88      	it	hi
  404a0e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404a12:	d81e      	bhi.n	404a52 <__aeabi_dmul+0xde>
  404a14:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  404a18:	bf08      	it	eq
  404a1a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  404a1e:	f150 0000 	adcs.w	r0, r0, #0
  404a22:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404a26:	bd70      	pop	{r4, r5, r6, pc}
  404a28:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  404a2c:	ea46 0101 	orr.w	r1, r6, r1
  404a30:	ea40 0002 	orr.w	r0, r0, r2
  404a34:	ea81 0103 	eor.w	r1, r1, r3
  404a38:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  404a3c:	bfc2      	ittt	gt
  404a3e:	ebd4 050c 	rsbsgt	r5, r4, ip
  404a42:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404a46:	bd70      	popgt	{r4, r5, r6, pc}
  404a48:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404a4c:	f04f 0e00 	mov.w	lr, #0
  404a50:	3c01      	subs	r4, #1
  404a52:	f300 80ab 	bgt.w	404bac <__aeabi_dmul+0x238>
  404a56:	f114 0f36 	cmn.w	r4, #54	; 0x36
  404a5a:	bfde      	ittt	le
  404a5c:	2000      	movle	r0, #0
  404a5e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  404a62:	bd70      	pople	{r4, r5, r6, pc}
  404a64:	f1c4 0400 	rsb	r4, r4, #0
  404a68:	3c20      	subs	r4, #32
  404a6a:	da35      	bge.n	404ad8 <__aeabi_dmul+0x164>
  404a6c:	340c      	adds	r4, #12
  404a6e:	dc1b      	bgt.n	404aa8 <__aeabi_dmul+0x134>
  404a70:	f104 0414 	add.w	r4, r4, #20
  404a74:	f1c4 0520 	rsb	r5, r4, #32
  404a78:	fa00 f305 	lsl.w	r3, r0, r5
  404a7c:	fa20 f004 	lsr.w	r0, r0, r4
  404a80:	fa01 f205 	lsl.w	r2, r1, r5
  404a84:	ea40 0002 	orr.w	r0, r0, r2
  404a88:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  404a8c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  404a90:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404a94:	fa21 f604 	lsr.w	r6, r1, r4
  404a98:	eb42 0106 	adc.w	r1, r2, r6
  404a9c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404aa0:	bf08      	it	eq
  404aa2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404aa6:	bd70      	pop	{r4, r5, r6, pc}
  404aa8:	f1c4 040c 	rsb	r4, r4, #12
  404aac:	f1c4 0520 	rsb	r5, r4, #32
  404ab0:	fa00 f304 	lsl.w	r3, r0, r4
  404ab4:	fa20 f005 	lsr.w	r0, r0, r5
  404ab8:	fa01 f204 	lsl.w	r2, r1, r4
  404abc:	ea40 0002 	orr.w	r0, r0, r2
  404ac0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404ac4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  404ac8:	f141 0100 	adc.w	r1, r1, #0
  404acc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404ad0:	bf08      	it	eq
  404ad2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404ad6:	bd70      	pop	{r4, r5, r6, pc}
  404ad8:	f1c4 0520 	rsb	r5, r4, #32
  404adc:	fa00 f205 	lsl.w	r2, r0, r5
  404ae0:	ea4e 0e02 	orr.w	lr, lr, r2
  404ae4:	fa20 f304 	lsr.w	r3, r0, r4
  404ae8:	fa01 f205 	lsl.w	r2, r1, r5
  404aec:	ea43 0302 	orr.w	r3, r3, r2
  404af0:	fa21 f004 	lsr.w	r0, r1, r4
  404af4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404af8:	fa21 f204 	lsr.w	r2, r1, r4
  404afc:	ea20 0002 	bic.w	r0, r0, r2
  404b00:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  404b04:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  404b08:	bf08      	it	eq
  404b0a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  404b0e:	bd70      	pop	{r4, r5, r6, pc}
  404b10:	f094 0f00 	teq	r4, #0
  404b14:	d10f      	bne.n	404b36 <__aeabi_dmul+0x1c2>
  404b16:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  404b1a:	0040      	lsls	r0, r0, #1
  404b1c:	eb41 0101 	adc.w	r1, r1, r1
  404b20:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404b24:	bf08      	it	eq
  404b26:	3c01      	subeq	r4, #1
  404b28:	d0f7      	beq.n	404b1a <__aeabi_dmul+0x1a6>
  404b2a:	ea41 0106 	orr.w	r1, r1, r6
  404b2e:	f095 0f00 	teq	r5, #0
  404b32:	bf18      	it	ne
  404b34:	4770      	bxne	lr
  404b36:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  404b3a:	0052      	lsls	r2, r2, #1
  404b3c:	eb43 0303 	adc.w	r3, r3, r3
  404b40:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  404b44:	bf08      	it	eq
  404b46:	3d01      	subeq	r5, #1
  404b48:	d0f7      	beq.n	404b3a <__aeabi_dmul+0x1c6>
  404b4a:	ea43 0306 	orr.w	r3, r3, r6
  404b4e:	4770      	bx	lr
  404b50:	ea94 0f0c 	teq	r4, ip
  404b54:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404b58:	bf18      	it	ne
  404b5a:	ea95 0f0c 	teqne	r5, ip
  404b5e:	d00c      	beq.n	404b7a <__aeabi_dmul+0x206>
  404b60:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404b64:	bf18      	it	ne
  404b66:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404b6a:	d1d1      	bne.n	404b10 <__aeabi_dmul+0x19c>
  404b6c:	ea81 0103 	eor.w	r1, r1, r3
  404b70:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404b74:	f04f 0000 	mov.w	r0, #0
  404b78:	bd70      	pop	{r4, r5, r6, pc}
  404b7a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404b7e:	bf06      	itte	eq
  404b80:	4610      	moveq	r0, r2
  404b82:	4619      	moveq	r1, r3
  404b84:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404b88:	d019      	beq.n	404bbe <__aeabi_dmul+0x24a>
  404b8a:	ea94 0f0c 	teq	r4, ip
  404b8e:	d102      	bne.n	404b96 <__aeabi_dmul+0x222>
  404b90:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  404b94:	d113      	bne.n	404bbe <__aeabi_dmul+0x24a>
  404b96:	ea95 0f0c 	teq	r5, ip
  404b9a:	d105      	bne.n	404ba8 <__aeabi_dmul+0x234>
  404b9c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  404ba0:	bf1c      	itt	ne
  404ba2:	4610      	movne	r0, r2
  404ba4:	4619      	movne	r1, r3
  404ba6:	d10a      	bne.n	404bbe <__aeabi_dmul+0x24a>
  404ba8:	ea81 0103 	eor.w	r1, r1, r3
  404bac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  404bb0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404bb4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  404bb8:	f04f 0000 	mov.w	r0, #0
  404bbc:	bd70      	pop	{r4, r5, r6, pc}
  404bbe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  404bc2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  404bc6:	bd70      	pop	{r4, r5, r6, pc}

00404bc8 <__aeabi_ddiv>:
  404bc8:	b570      	push	{r4, r5, r6, lr}
  404bca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  404bce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  404bd2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  404bd6:	bf1d      	ittte	ne
  404bd8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  404bdc:	ea94 0f0c 	teqne	r4, ip
  404be0:	ea95 0f0c 	teqne	r5, ip
  404be4:	f000 f8a7 	bleq	404d36 <__aeabi_ddiv+0x16e>
  404be8:	eba4 0405 	sub.w	r4, r4, r5
  404bec:	ea81 0e03 	eor.w	lr, r1, r3
  404bf0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404bf4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  404bf8:	f000 8088 	beq.w	404d0c <__aeabi_ddiv+0x144>
  404bfc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  404c00:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  404c04:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  404c08:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  404c0c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  404c10:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  404c14:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  404c18:	ea4f 2600 	mov.w	r6, r0, lsl #8
  404c1c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  404c20:	429d      	cmp	r5, r3
  404c22:	bf08      	it	eq
  404c24:	4296      	cmpeq	r6, r2
  404c26:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  404c2a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  404c2e:	d202      	bcs.n	404c36 <__aeabi_ddiv+0x6e>
  404c30:	085b      	lsrs	r3, r3, #1
  404c32:	ea4f 0232 	mov.w	r2, r2, rrx
  404c36:	1ab6      	subs	r6, r6, r2
  404c38:	eb65 0503 	sbc.w	r5, r5, r3
  404c3c:	085b      	lsrs	r3, r3, #1
  404c3e:	ea4f 0232 	mov.w	r2, r2, rrx
  404c42:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  404c46:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  404c4a:	ebb6 0e02 	subs.w	lr, r6, r2
  404c4e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404c52:	bf22      	ittt	cs
  404c54:	1ab6      	subcs	r6, r6, r2
  404c56:	4675      	movcs	r5, lr
  404c58:	ea40 000c 	orrcs.w	r0, r0, ip
  404c5c:	085b      	lsrs	r3, r3, #1
  404c5e:	ea4f 0232 	mov.w	r2, r2, rrx
  404c62:	ebb6 0e02 	subs.w	lr, r6, r2
  404c66:	eb75 0e03 	sbcs.w	lr, r5, r3
  404c6a:	bf22      	ittt	cs
  404c6c:	1ab6      	subcs	r6, r6, r2
  404c6e:	4675      	movcs	r5, lr
  404c70:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  404c74:	085b      	lsrs	r3, r3, #1
  404c76:	ea4f 0232 	mov.w	r2, r2, rrx
  404c7a:	ebb6 0e02 	subs.w	lr, r6, r2
  404c7e:	eb75 0e03 	sbcs.w	lr, r5, r3
  404c82:	bf22      	ittt	cs
  404c84:	1ab6      	subcs	r6, r6, r2
  404c86:	4675      	movcs	r5, lr
  404c88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  404c8c:	085b      	lsrs	r3, r3, #1
  404c8e:	ea4f 0232 	mov.w	r2, r2, rrx
  404c92:	ebb6 0e02 	subs.w	lr, r6, r2
  404c96:	eb75 0e03 	sbcs.w	lr, r5, r3
  404c9a:	bf22      	ittt	cs
  404c9c:	1ab6      	subcs	r6, r6, r2
  404c9e:	4675      	movcs	r5, lr
  404ca0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  404ca4:	ea55 0e06 	orrs.w	lr, r5, r6
  404ca8:	d018      	beq.n	404cdc <__aeabi_ddiv+0x114>
  404caa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  404cae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  404cb2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  404cb6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  404cba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  404cbe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  404cc2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  404cc6:	d1c0      	bne.n	404c4a <__aeabi_ddiv+0x82>
  404cc8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404ccc:	d10b      	bne.n	404ce6 <__aeabi_ddiv+0x11e>
  404cce:	ea41 0100 	orr.w	r1, r1, r0
  404cd2:	f04f 0000 	mov.w	r0, #0
  404cd6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  404cda:	e7b6      	b.n	404c4a <__aeabi_ddiv+0x82>
  404cdc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  404ce0:	bf04      	itt	eq
  404ce2:	4301      	orreq	r1, r0
  404ce4:	2000      	moveq	r0, #0
  404ce6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  404cea:	bf88      	it	hi
  404cec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  404cf0:	f63f aeaf 	bhi.w	404a52 <__aeabi_dmul+0xde>
  404cf4:	ebb5 0c03 	subs.w	ip, r5, r3
  404cf8:	bf04      	itt	eq
  404cfa:	ebb6 0c02 	subseq.w	ip, r6, r2
  404cfe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  404d02:	f150 0000 	adcs.w	r0, r0, #0
  404d06:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  404d0a:	bd70      	pop	{r4, r5, r6, pc}
  404d0c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  404d10:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  404d14:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  404d18:	bfc2      	ittt	gt
  404d1a:	ebd4 050c 	rsbsgt	r5, r4, ip
  404d1e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  404d22:	bd70      	popgt	{r4, r5, r6, pc}
  404d24:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  404d28:	f04f 0e00 	mov.w	lr, #0
  404d2c:	3c01      	subs	r4, #1
  404d2e:	e690      	b.n	404a52 <__aeabi_dmul+0xde>
  404d30:	ea45 0e06 	orr.w	lr, r5, r6
  404d34:	e68d      	b.n	404a52 <__aeabi_dmul+0xde>
  404d36:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  404d3a:	ea94 0f0c 	teq	r4, ip
  404d3e:	bf08      	it	eq
  404d40:	ea95 0f0c 	teqeq	r5, ip
  404d44:	f43f af3b 	beq.w	404bbe <__aeabi_dmul+0x24a>
  404d48:	ea94 0f0c 	teq	r4, ip
  404d4c:	d10a      	bne.n	404d64 <__aeabi_ddiv+0x19c>
  404d4e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  404d52:	f47f af34 	bne.w	404bbe <__aeabi_dmul+0x24a>
  404d56:	ea95 0f0c 	teq	r5, ip
  404d5a:	f47f af25 	bne.w	404ba8 <__aeabi_dmul+0x234>
  404d5e:	4610      	mov	r0, r2
  404d60:	4619      	mov	r1, r3
  404d62:	e72c      	b.n	404bbe <__aeabi_dmul+0x24a>
  404d64:	ea95 0f0c 	teq	r5, ip
  404d68:	d106      	bne.n	404d78 <__aeabi_ddiv+0x1b0>
  404d6a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  404d6e:	f43f aefd 	beq.w	404b6c <__aeabi_dmul+0x1f8>
  404d72:	4610      	mov	r0, r2
  404d74:	4619      	mov	r1, r3
  404d76:	e722      	b.n	404bbe <__aeabi_dmul+0x24a>
  404d78:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  404d7c:	bf18      	it	ne
  404d7e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  404d82:	f47f aec5 	bne.w	404b10 <__aeabi_dmul+0x19c>
  404d86:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  404d8a:	f47f af0d 	bne.w	404ba8 <__aeabi_dmul+0x234>
  404d8e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  404d92:	f47f aeeb 	bne.w	404b6c <__aeabi_dmul+0x1f8>
  404d96:	e712      	b.n	404bbe <__aeabi_dmul+0x24a>

00404d98 <__gedf2>:
  404d98:	f04f 3cff 	mov.w	ip, #4294967295
  404d9c:	e006      	b.n	404dac <__cmpdf2+0x4>
  404d9e:	bf00      	nop

00404da0 <__ledf2>:
  404da0:	f04f 0c01 	mov.w	ip, #1
  404da4:	e002      	b.n	404dac <__cmpdf2+0x4>
  404da6:	bf00      	nop

00404da8 <__cmpdf2>:
  404da8:	f04f 0c01 	mov.w	ip, #1
  404dac:	f84d cd04 	str.w	ip, [sp, #-4]!
  404db0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404db4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404db8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404dbc:	bf18      	it	ne
  404dbe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  404dc2:	d01b      	beq.n	404dfc <__cmpdf2+0x54>
  404dc4:	b001      	add	sp, #4
  404dc6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  404dca:	bf0c      	ite	eq
  404dcc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  404dd0:	ea91 0f03 	teqne	r1, r3
  404dd4:	bf02      	ittt	eq
  404dd6:	ea90 0f02 	teqeq	r0, r2
  404dda:	2000      	moveq	r0, #0
  404ddc:	4770      	bxeq	lr
  404dde:	f110 0f00 	cmn.w	r0, #0
  404de2:	ea91 0f03 	teq	r1, r3
  404de6:	bf58      	it	pl
  404de8:	4299      	cmppl	r1, r3
  404dea:	bf08      	it	eq
  404dec:	4290      	cmpeq	r0, r2
  404dee:	bf2c      	ite	cs
  404df0:	17d8      	asrcs	r0, r3, #31
  404df2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  404df6:	f040 0001 	orr.w	r0, r0, #1
  404dfa:	4770      	bx	lr
  404dfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404e00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404e04:	d102      	bne.n	404e0c <__cmpdf2+0x64>
  404e06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404e0a:	d107      	bne.n	404e1c <__cmpdf2+0x74>
  404e0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404e10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404e14:	d1d6      	bne.n	404dc4 <__cmpdf2+0x1c>
  404e16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404e1a:	d0d3      	beq.n	404dc4 <__cmpdf2+0x1c>
  404e1c:	f85d 0b04 	ldr.w	r0, [sp], #4
  404e20:	4770      	bx	lr
  404e22:	bf00      	nop

00404e24 <__aeabi_cdrcmple>:
  404e24:	4684      	mov	ip, r0
  404e26:	4610      	mov	r0, r2
  404e28:	4662      	mov	r2, ip
  404e2a:	468c      	mov	ip, r1
  404e2c:	4619      	mov	r1, r3
  404e2e:	4663      	mov	r3, ip
  404e30:	e000      	b.n	404e34 <__aeabi_cdcmpeq>
  404e32:	bf00      	nop

00404e34 <__aeabi_cdcmpeq>:
  404e34:	b501      	push	{r0, lr}
  404e36:	f7ff ffb7 	bl	404da8 <__cmpdf2>
  404e3a:	2800      	cmp	r0, #0
  404e3c:	bf48      	it	mi
  404e3e:	f110 0f00 	cmnmi.w	r0, #0
  404e42:	bd01      	pop	{r0, pc}

00404e44 <__aeabi_dcmpeq>:
  404e44:	f84d ed08 	str.w	lr, [sp, #-8]!
  404e48:	f7ff fff4 	bl	404e34 <__aeabi_cdcmpeq>
  404e4c:	bf0c      	ite	eq
  404e4e:	2001      	moveq	r0, #1
  404e50:	2000      	movne	r0, #0
  404e52:	f85d fb08 	ldr.w	pc, [sp], #8
  404e56:	bf00      	nop

00404e58 <__aeabi_dcmplt>:
  404e58:	f84d ed08 	str.w	lr, [sp, #-8]!
  404e5c:	f7ff ffea 	bl	404e34 <__aeabi_cdcmpeq>
  404e60:	bf34      	ite	cc
  404e62:	2001      	movcc	r0, #1
  404e64:	2000      	movcs	r0, #0
  404e66:	f85d fb08 	ldr.w	pc, [sp], #8
  404e6a:	bf00      	nop

00404e6c <__aeabi_dcmple>:
  404e6c:	f84d ed08 	str.w	lr, [sp, #-8]!
  404e70:	f7ff ffe0 	bl	404e34 <__aeabi_cdcmpeq>
  404e74:	bf94      	ite	ls
  404e76:	2001      	movls	r0, #1
  404e78:	2000      	movhi	r0, #0
  404e7a:	f85d fb08 	ldr.w	pc, [sp], #8
  404e7e:	bf00      	nop

00404e80 <__aeabi_dcmpge>:
  404e80:	f84d ed08 	str.w	lr, [sp, #-8]!
  404e84:	f7ff ffce 	bl	404e24 <__aeabi_cdrcmple>
  404e88:	bf94      	ite	ls
  404e8a:	2001      	movls	r0, #1
  404e8c:	2000      	movhi	r0, #0
  404e8e:	f85d fb08 	ldr.w	pc, [sp], #8
  404e92:	bf00      	nop

00404e94 <__aeabi_dcmpgt>:
  404e94:	f84d ed08 	str.w	lr, [sp, #-8]!
  404e98:	f7ff ffc4 	bl	404e24 <__aeabi_cdrcmple>
  404e9c:	bf34      	ite	cc
  404e9e:	2001      	movcc	r0, #1
  404ea0:	2000      	movcs	r0, #0
  404ea2:	f85d fb08 	ldr.w	pc, [sp], #8
  404ea6:	bf00      	nop

00404ea8 <__aeabi_dcmpun>:
  404ea8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  404eac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404eb0:	d102      	bne.n	404eb8 <__aeabi_dcmpun+0x10>
  404eb2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  404eb6:	d10a      	bne.n	404ece <__aeabi_dcmpun+0x26>
  404eb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  404ebc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  404ec0:	d102      	bne.n	404ec8 <__aeabi_dcmpun+0x20>
  404ec2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  404ec6:	d102      	bne.n	404ece <__aeabi_dcmpun+0x26>
  404ec8:	f04f 0000 	mov.w	r0, #0
  404ecc:	4770      	bx	lr
  404ece:	f04f 0001 	mov.w	r0, #1
  404ed2:	4770      	bx	lr

00404ed4 <__aeabi_d2iz>:
  404ed4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  404ed8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  404edc:	d215      	bcs.n	404f0a <__aeabi_d2iz+0x36>
  404ede:	d511      	bpl.n	404f04 <__aeabi_d2iz+0x30>
  404ee0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  404ee4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  404ee8:	d912      	bls.n	404f10 <__aeabi_d2iz+0x3c>
  404eea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  404eee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  404ef2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  404ef6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  404efa:	fa23 f002 	lsr.w	r0, r3, r2
  404efe:	bf18      	it	ne
  404f00:	4240      	negne	r0, r0
  404f02:	4770      	bx	lr
  404f04:	f04f 0000 	mov.w	r0, #0
  404f08:	4770      	bx	lr
  404f0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  404f0e:	d105      	bne.n	404f1c <__aeabi_d2iz+0x48>
  404f10:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  404f14:	bf08      	it	eq
  404f16:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  404f1a:	4770      	bx	lr
  404f1c:	f04f 0000 	mov.w	r0, #0
  404f20:	4770      	bx	lr
  404f22:	bf00      	nop

00404f24 <__aeabi_uldivmod>:
  404f24:	b953      	cbnz	r3, 404f3c <__aeabi_uldivmod+0x18>
  404f26:	b94a      	cbnz	r2, 404f3c <__aeabi_uldivmod+0x18>
  404f28:	2900      	cmp	r1, #0
  404f2a:	bf08      	it	eq
  404f2c:	2800      	cmpeq	r0, #0
  404f2e:	bf1c      	itt	ne
  404f30:	f04f 31ff 	movne.w	r1, #4294967295
  404f34:	f04f 30ff 	movne.w	r0, #4294967295
  404f38:	f000 b97a 	b.w	405230 <__aeabi_idiv0>
  404f3c:	f1ad 0c08 	sub.w	ip, sp, #8
  404f40:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  404f44:	f000 f806 	bl	404f54 <__udivmoddi4>
  404f48:	f8dd e004 	ldr.w	lr, [sp, #4]
  404f4c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404f50:	b004      	add	sp, #16
  404f52:	4770      	bx	lr

00404f54 <__udivmoddi4>:
  404f54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404f58:	468c      	mov	ip, r1
  404f5a:	460d      	mov	r5, r1
  404f5c:	4604      	mov	r4, r0
  404f5e:	9e08      	ldr	r6, [sp, #32]
  404f60:	2b00      	cmp	r3, #0
  404f62:	d151      	bne.n	405008 <__udivmoddi4+0xb4>
  404f64:	428a      	cmp	r2, r1
  404f66:	4617      	mov	r7, r2
  404f68:	d96d      	bls.n	405046 <__udivmoddi4+0xf2>
  404f6a:	fab2 fe82 	clz	lr, r2
  404f6e:	f1be 0f00 	cmp.w	lr, #0
  404f72:	d00b      	beq.n	404f8c <__udivmoddi4+0x38>
  404f74:	f1ce 0c20 	rsb	ip, lr, #32
  404f78:	fa01 f50e 	lsl.w	r5, r1, lr
  404f7c:	fa20 fc0c 	lsr.w	ip, r0, ip
  404f80:	fa02 f70e 	lsl.w	r7, r2, lr
  404f84:	ea4c 0c05 	orr.w	ip, ip, r5
  404f88:	fa00 f40e 	lsl.w	r4, r0, lr
  404f8c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  404f90:	0c25      	lsrs	r5, r4, #16
  404f92:	fbbc f8fa 	udiv	r8, ip, sl
  404f96:	fa1f f987 	uxth.w	r9, r7
  404f9a:	fb0a cc18 	mls	ip, sl, r8, ip
  404f9e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  404fa2:	fb08 f309 	mul.w	r3, r8, r9
  404fa6:	42ab      	cmp	r3, r5
  404fa8:	d90a      	bls.n	404fc0 <__udivmoddi4+0x6c>
  404faa:	19ed      	adds	r5, r5, r7
  404fac:	f108 32ff 	add.w	r2, r8, #4294967295
  404fb0:	f080 8123 	bcs.w	4051fa <__udivmoddi4+0x2a6>
  404fb4:	42ab      	cmp	r3, r5
  404fb6:	f240 8120 	bls.w	4051fa <__udivmoddi4+0x2a6>
  404fba:	f1a8 0802 	sub.w	r8, r8, #2
  404fbe:	443d      	add	r5, r7
  404fc0:	1aed      	subs	r5, r5, r3
  404fc2:	b2a4      	uxth	r4, r4
  404fc4:	fbb5 f0fa 	udiv	r0, r5, sl
  404fc8:	fb0a 5510 	mls	r5, sl, r0, r5
  404fcc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  404fd0:	fb00 f909 	mul.w	r9, r0, r9
  404fd4:	45a1      	cmp	r9, r4
  404fd6:	d909      	bls.n	404fec <__udivmoddi4+0x98>
  404fd8:	19e4      	adds	r4, r4, r7
  404fda:	f100 33ff 	add.w	r3, r0, #4294967295
  404fde:	f080 810a 	bcs.w	4051f6 <__udivmoddi4+0x2a2>
  404fe2:	45a1      	cmp	r9, r4
  404fe4:	f240 8107 	bls.w	4051f6 <__udivmoddi4+0x2a2>
  404fe8:	3802      	subs	r0, #2
  404fea:	443c      	add	r4, r7
  404fec:	eba4 0409 	sub.w	r4, r4, r9
  404ff0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  404ff4:	2100      	movs	r1, #0
  404ff6:	2e00      	cmp	r6, #0
  404ff8:	d061      	beq.n	4050be <__udivmoddi4+0x16a>
  404ffa:	fa24 f40e 	lsr.w	r4, r4, lr
  404ffe:	2300      	movs	r3, #0
  405000:	6034      	str	r4, [r6, #0]
  405002:	6073      	str	r3, [r6, #4]
  405004:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405008:	428b      	cmp	r3, r1
  40500a:	d907      	bls.n	40501c <__udivmoddi4+0xc8>
  40500c:	2e00      	cmp	r6, #0
  40500e:	d054      	beq.n	4050ba <__udivmoddi4+0x166>
  405010:	2100      	movs	r1, #0
  405012:	e886 0021 	stmia.w	r6, {r0, r5}
  405016:	4608      	mov	r0, r1
  405018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40501c:	fab3 f183 	clz	r1, r3
  405020:	2900      	cmp	r1, #0
  405022:	f040 808e 	bne.w	405142 <__udivmoddi4+0x1ee>
  405026:	42ab      	cmp	r3, r5
  405028:	d302      	bcc.n	405030 <__udivmoddi4+0xdc>
  40502a:	4282      	cmp	r2, r0
  40502c:	f200 80fa 	bhi.w	405224 <__udivmoddi4+0x2d0>
  405030:	1a84      	subs	r4, r0, r2
  405032:	eb65 0503 	sbc.w	r5, r5, r3
  405036:	2001      	movs	r0, #1
  405038:	46ac      	mov	ip, r5
  40503a:	2e00      	cmp	r6, #0
  40503c:	d03f      	beq.n	4050be <__udivmoddi4+0x16a>
  40503e:	e886 1010 	stmia.w	r6, {r4, ip}
  405042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405046:	b912      	cbnz	r2, 40504e <__udivmoddi4+0xfa>
  405048:	2701      	movs	r7, #1
  40504a:	fbb7 f7f2 	udiv	r7, r7, r2
  40504e:	fab7 fe87 	clz	lr, r7
  405052:	f1be 0f00 	cmp.w	lr, #0
  405056:	d134      	bne.n	4050c2 <__udivmoddi4+0x16e>
  405058:	1beb      	subs	r3, r5, r7
  40505a:	0c3a      	lsrs	r2, r7, #16
  40505c:	fa1f fc87 	uxth.w	ip, r7
  405060:	2101      	movs	r1, #1
  405062:	fbb3 f8f2 	udiv	r8, r3, r2
  405066:	0c25      	lsrs	r5, r4, #16
  405068:	fb02 3318 	mls	r3, r2, r8, r3
  40506c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405070:	fb0c f308 	mul.w	r3, ip, r8
  405074:	42ab      	cmp	r3, r5
  405076:	d907      	bls.n	405088 <__udivmoddi4+0x134>
  405078:	19ed      	adds	r5, r5, r7
  40507a:	f108 30ff 	add.w	r0, r8, #4294967295
  40507e:	d202      	bcs.n	405086 <__udivmoddi4+0x132>
  405080:	42ab      	cmp	r3, r5
  405082:	f200 80d1 	bhi.w	405228 <__udivmoddi4+0x2d4>
  405086:	4680      	mov	r8, r0
  405088:	1aed      	subs	r5, r5, r3
  40508a:	b2a3      	uxth	r3, r4
  40508c:	fbb5 f0f2 	udiv	r0, r5, r2
  405090:	fb02 5510 	mls	r5, r2, r0, r5
  405094:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  405098:	fb0c fc00 	mul.w	ip, ip, r0
  40509c:	45a4      	cmp	ip, r4
  40509e:	d907      	bls.n	4050b0 <__udivmoddi4+0x15c>
  4050a0:	19e4      	adds	r4, r4, r7
  4050a2:	f100 33ff 	add.w	r3, r0, #4294967295
  4050a6:	d202      	bcs.n	4050ae <__udivmoddi4+0x15a>
  4050a8:	45a4      	cmp	ip, r4
  4050aa:	f200 80b8 	bhi.w	40521e <__udivmoddi4+0x2ca>
  4050ae:	4618      	mov	r0, r3
  4050b0:	eba4 040c 	sub.w	r4, r4, ip
  4050b4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4050b8:	e79d      	b.n	404ff6 <__udivmoddi4+0xa2>
  4050ba:	4631      	mov	r1, r6
  4050bc:	4630      	mov	r0, r6
  4050be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4050c2:	f1ce 0420 	rsb	r4, lr, #32
  4050c6:	fa05 f30e 	lsl.w	r3, r5, lr
  4050ca:	fa07 f70e 	lsl.w	r7, r7, lr
  4050ce:	fa20 f804 	lsr.w	r8, r0, r4
  4050d2:	0c3a      	lsrs	r2, r7, #16
  4050d4:	fa25 f404 	lsr.w	r4, r5, r4
  4050d8:	ea48 0803 	orr.w	r8, r8, r3
  4050dc:	fbb4 f1f2 	udiv	r1, r4, r2
  4050e0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4050e4:	fb02 4411 	mls	r4, r2, r1, r4
  4050e8:	fa1f fc87 	uxth.w	ip, r7
  4050ec:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4050f0:	fb01 f30c 	mul.w	r3, r1, ip
  4050f4:	42ab      	cmp	r3, r5
  4050f6:	fa00 f40e 	lsl.w	r4, r0, lr
  4050fa:	d909      	bls.n	405110 <__udivmoddi4+0x1bc>
  4050fc:	19ed      	adds	r5, r5, r7
  4050fe:	f101 30ff 	add.w	r0, r1, #4294967295
  405102:	f080 808a 	bcs.w	40521a <__udivmoddi4+0x2c6>
  405106:	42ab      	cmp	r3, r5
  405108:	f240 8087 	bls.w	40521a <__udivmoddi4+0x2c6>
  40510c:	3902      	subs	r1, #2
  40510e:	443d      	add	r5, r7
  405110:	1aeb      	subs	r3, r5, r3
  405112:	fa1f f588 	uxth.w	r5, r8
  405116:	fbb3 f0f2 	udiv	r0, r3, r2
  40511a:	fb02 3310 	mls	r3, r2, r0, r3
  40511e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  405122:	fb00 f30c 	mul.w	r3, r0, ip
  405126:	42ab      	cmp	r3, r5
  405128:	d907      	bls.n	40513a <__udivmoddi4+0x1e6>
  40512a:	19ed      	adds	r5, r5, r7
  40512c:	f100 38ff 	add.w	r8, r0, #4294967295
  405130:	d26f      	bcs.n	405212 <__udivmoddi4+0x2be>
  405132:	42ab      	cmp	r3, r5
  405134:	d96d      	bls.n	405212 <__udivmoddi4+0x2be>
  405136:	3802      	subs	r0, #2
  405138:	443d      	add	r5, r7
  40513a:	1aeb      	subs	r3, r5, r3
  40513c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  405140:	e78f      	b.n	405062 <__udivmoddi4+0x10e>
  405142:	f1c1 0720 	rsb	r7, r1, #32
  405146:	fa22 f807 	lsr.w	r8, r2, r7
  40514a:	408b      	lsls	r3, r1
  40514c:	fa05 f401 	lsl.w	r4, r5, r1
  405150:	ea48 0303 	orr.w	r3, r8, r3
  405154:	fa20 fe07 	lsr.w	lr, r0, r7
  405158:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40515c:	40fd      	lsrs	r5, r7
  40515e:	ea4e 0e04 	orr.w	lr, lr, r4
  405162:	fbb5 f9fc 	udiv	r9, r5, ip
  405166:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40516a:	fb0c 5519 	mls	r5, ip, r9, r5
  40516e:	fa1f f883 	uxth.w	r8, r3
  405172:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  405176:	fb09 f408 	mul.w	r4, r9, r8
  40517a:	42ac      	cmp	r4, r5
  40517c:	fa02 f201 	lsl.w	r2, r2, r1
  405180:	fa00 fa01 	lsl.w	sl, r0, r1
  405184:	d908      	bls.n	405198 <__udivmoddi4+0x244>
  405186:	18ed      	adds	r5, r5, r3
  405188:	f109 30ff 	add.w	r0, r9, #4294967295
  40518c:	d243      	bcs.n	405216 <__udivmoddi4+0x2c2>
  40518e:	42ac      	cmp	r4, r5
  405190:	d941      	bls.n	405216 <__udivmoddi4+0x2c2>
  405192:	f1a9 0902 	sub.w	r9, r9, #2
  405196:	441d      	add	r5, r3
  405198:	1b2d      	subs	r5, r5, r4
  40519a:	fa1f fe8e 	uxth.w	lr, lr
  40519e:	fbb5 f0fc 	udiv	r0, r5, ip
  4051a2:	fb0c 5510 	mls	r5, ip, r0, r5
  4051a6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4051aa:	fb00 f808 	mul.w	r8, r0, r8
  4051ae:	45a0      	cmp	r8, r4
  4051b0:	d907      	bls.n	4051c2 <__udivmoddi4+0x26e>
  4051b2:	18e4      	adds	r4, r4, r3
  4051b4:	f100 35ff 	add.w	r5, r0, #4294967295
  4051b8:	d229      	bcs.n	40520e <__udivmoddi4+0x2ba>
  4051ba:	45a0      	cmp	r8, r4
  4051bc:	d927      	bls.n	40520e <__udivmoddi4+0x2ba>
  4051be:	3802      	subs	r0, #2
  4051c0:	441c      	add	r4, r3
  4051c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4051c6:	eba4 0408 	sub.w	r4, r4, r8
  4051ca:	fba0 8902 	umull	r8, r9, r0, r2
  4051ce:	454c      	cmp	r4, r9
  4051d0:	46c6      	mov	lr, r8
  4051d2:	464d      	mov	r5, r9
  4051d4:	d315      	bcc.n	405202 <__udivmoddi4+0x2ae>
  4051d6:	d012      	beq.n	4051fe <__udivmoddi4+0x2aa>
  4051d8:	b156      	cbz	r6, 4051f0 <__udivmoddi4+0x29c>
  4051da:	ebba 030e 	subs.w	r3, sl, lr
  4051de:	eb64 0405 	sbc.w	r4, r4, r5
  4051e2:	fa04 f707 	lsl.w	r7, r4, r7
  4051e6:	40cb      	lsrs	r3, r1
  4051e8:	431f      	orrs	r7, r3
  4051ea:	40cc      	lsrs	r4, r1
  4051ec:	6037      	str	r7, [r6, #0]
  4051ee:	6074      	str	r4, [r6, #4]
  4051f0:	2100      	movs	r1, #0
  4051f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4051f6:	4618      	mov	r0, r3
  4051f8:	e6f8      	b.n	404fec <__udivmoddi4+0x98>
  4051fa:	4690      	mov	r8, r2
  4051fc:	e6e0      	b.n	404fc0 <__udivmoddi4+0x6c>
  4051fe:	45c2      	cmp	sl, r8
  405200:	d2ea      	bcs.n	4051d8 <__udivmoddi4+0x284>
  405202:	ebb8 0e02 	subs.w	lr, r8, r2
  405206:	eb69 0503 	sbc.w	r5, r9, r3
  40520a:	3801      	subs	r0, #1
  40520c:	e7e4      	b.n	4051d8 <__udivmoddi4+0x284>
  40520e:	4628      	mov	r0, r5
  405210:	e7d7      	b.n	4051c2 <__udivmoddi4+0x26e>
  405212:	4640      	mov	r0, r8
  405214:	e791      	b.n	40513a <__udivmoddi4+0x1e6>
  405216:	4681      	mov	r9, r0
  405218:	e7be      	b.n	405198 <__udivmoddi4+0x244>
  40521a:	4601      	mov	r1, r0
  40521c:	e778      	b.n	405110 <__udivmoddi4+0x1bc>
  40521e:	3802      	subs	r0, #2
  405220:	443c      	add	r4, r7
  405222:	e745      	b.n	4050b0 <__udivmoddi4+0x15c>
  405224:	4608      	mov	r0, r1
  405226:	e708      	b.n	40503a <__udivmoddi4+0xe6>
  405228:	f1a8 0802 	sub.w	r8, r8, #2
  40522c:	443d      	add	r5, r7
  40522e:	e72b      	b.n	405088 <__udivmoddi4+0x134>

00405230 <__aeabi_idiv0>:
  405230:	4770      	bx	lr
  405232:	bf00      	nop
  405234:	74736554 	.word	0x74736554
  405238:	65642065 	.word	0x65642065
  40523c:	72617620 	.word	0x72617620
  405240:	65766169 	.word	0x65766169
  405244:	203d206c 	.word	0x203d206c
  405248:	0a206925 	.word	0x0a206925
  40524c:	00000000 	.word	0x00000000

00405250 <_global_impure_ptr>:
  405250:	20000020 00464e49 00666e69 004e414e      .. INF.inf.NAN.
  405260:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  405270:	46454443 00000000 33323130 37363534     CDEF....01234567
  405280:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  405290:	0000296c 00000030                       l)..0...

00405298 <blanks.7223>:
  405298:	20202020 20202020 20202020 20202020                     

004052a8 <zeroes.7224>:
  4052a8:	30303030 30303030 30303030 30303030     0000000000000000
  4052b8:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

004052c8 <__mprec_bigtens>:
  4052c8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4052d8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4052e8:	7f73bf3c 75154fdd                       <.s..O.u

004052f0 <__mprec_tens>:
  4052f0:	00000000 3ff00000 00000000 40240000     .......?......$@
  405300:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  405310:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  405320:	00000000 412e8480 00000000 416312d0     .......A......cA
  405330:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  405340:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  405350:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  405360:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  405370:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  405380:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  405390:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  4053a0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4053b0:	79d99db4 44ea7843                       ...yCx.D

004053b8 <p05.6055>:
  4053b8:	00000005 00000019 0000007d 00000043     ........}...C...
  4053c8:	49534f50 00000058 0000002e              POSIX.......

004053d4 <_ctype_>:
  4053d4:	20202000 20202020 28282020 20282828     .         ((((( 
  4053e4:	20202020 20202020 20202020 20202020                     
  4053f4:	10108820 10101010 10101010 10101010      ...............
  405404:	04040410 04040404 10040404 10101010     ................
  405414:	41411010 41414141 01010101 01010101     ..AAAAAA........
  405424:	01010101 01010101 01010101 10101010     ................
  405434:	42421010 42424242 02020202 02020202     ..BBBBBB........
  405444:	02020202 02020202 02020202 10101010     ................
  405454:	00000020 00000000 00000000 00000000      ...............
	...

004054d8 <_init>:
  4054d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4054da:	bf00      	nop
  4054dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4054de:	bc08      	pop	{r3}
  4054e0:	469e      	mov	lr, r3
  4054e2:	4770      	bx	lr

004054e4 <__init_array_start>:
  4054e4:	00401ea9 	.word	0x00401ea9

004054e8 <__frame_dummy_init_array_entry>:
  4054e8:	00400121                                !.@.

004054ec <_fini>:
  4054ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4054ee:	bf00      	nop
  4054f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4054f2:	bc08      	pop	{r3}
  4054f4:	469e      	mov	lr, r3
  4054f6:	4770      	bx	lr

004054f8 <__fini_array_start>:
  4054f8:	004000fd 	.word	0x004000fd
