From 948fe6505edc2067d96594a98e14fcf9c963628f Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Thu, 9 May 2024 18:16:42 +0200
Subject: [PATCH 06/13] arm64: dts: armada-cp110: add usb-otg and device-mode
 controllers

Signed-off-by: Josua Mayer <josua@solid-run.com>
---
 arch/arm64/boot/dts/marvell/armada-cp110.dtsi | 25 +++++++++++++++++++
 1 file changed, 25 insertions(+)

diff --git a/arch/arm64/boot/dts/marvell/armada-cp110.dtsi b/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
index 8801226aedf0..309c6490ca0e 100644
--- a/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-cp110.dtsi
@@ -460,6 +460,31 @@
 			status = "disabled";
 		};
 
+		CP110_LABEL(u3d): u3d@520000 {
+			compatible = "marvell,mvebu-u3d";
+			/* 0: 0x520000: USB 3.0 Device port 0: DEV_INFO_REG(0:15 - version_id)
+			 * 1: 0x121F10: Clock Source High reg: VBUS present indication in PHY SerDes lane#1
+			 */
+			reg = <0x520000 0x2000>, <0x121f10 0x40>;
+			dma-coherent;
+			interrupts = <ICU_GRP_NSR 102 IRQ_TYPE_LEVEL_HIGH>;
+			clock-names = "core", "reg";
+			clocks = <&CP110_LABEL(clk) 1 24>,
+				 <&CP110_LABEL(clk) 1 16>;
+			status = "disabled";
+		};
+
+		CP110_LABEL(udc): udc@524100 {
+			compatible = "marvell,mv-udc";
+			reg = <0x524100 0x2000>;
+			dma-coherent;
+			interrupts = <ICU_GRP_NSR 102 IRQ_TYPE_LEVEL_HIGH>;
+			clock-names = "core", "reg";
+			clocks = <&CP110_LABEL(clk) 1 24>,
+				 <&CP110_LABEL(clk) 1 16>;
+			status = "disabled";
+		};
+
 		CP110_LABEL(sata0): sata@540000 {
 			compatible = "generic-ahci";
 			reg = <0x540000 0x30000>;
-- 
2.35.3

