
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pkg-config_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004034a8 <.init>:
  4034a8:	stp	x29, x30, [sp, #-16]!
  4034ac:	mov	x29, sp
  4034b0:	bl	404090 <ferror@plt+0x60>
  4034b4:	ldp	x29, x30, [sp], #16
  4034b8:	ret

Disassembly of section .plt:

00000000004034c0 <memcpy@plt-0x20>:
  4034c0:	stp	x16, x30, [sp, #-16]!
  4034c4:	adrp	x16, 487000 <ferror@plt+0x82fd0>
  4034c8:	ldr	x17, [x16, #4088]
  4034cc:	add	x16, x16, #0xff8
  4034d0:	br	x17
  4034d4:	nop
  4034d8:	nop
  4034dc:	nop

00000000004034e0 <memcpy@plt>:
  4034e0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4034e4:	ldr	x17, [x16]
  4034e8:	add	x16, x16, #0x0
  4034ec:	br	x17

00000000004034f0 <getpwnam_r@plt>:
  4034f0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4034f4:	ldr	x17, [x16, #8]
  4034f8:	add	x16, x16, #0x8
  4034fc:	br	x17

0000000000403500 <memmove@plt>:
  403500:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403504:	ldr	x17, [x16, #16]
  403508:	add	x16, x16, #0x10
  40350c:	br	x17

0000000000403510 <pthread_sigmask@plt>:
  403510:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403514:	ldr	x17, [x16, #24]
  403518:	add	x16, x16, #0x18
  40351c:	br	x17

0000000000403520 <_exit@plt>:
  403520:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403524:	ldr	x17, [x16, #32]
  403528:	add	x16, x16, #0x20
  40352c:	br	x17

0000000000403530 <getcwd@plt>:
  403530:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403534:	ldr	x17, [x16, #40]
  403538:	add	x16, x16, #0x28
  40353c:	br	x17

0000000000403540 <strtoul@plt>:
  403540:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403544:	ldr	x17, [x16, #48]
  403548:	add	x16, x16, #0x30
  40354c:	br	x17

0000000000403550 <strlen@plt>:
  403550:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403554:	ldr	x17, [x16, #56]
  403558:	add	x16, x16, #0x38
  40355c:	br	x17

0000000000403560 <pthread_mutexattr_settype@plt>:
  403560:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403564:	ldr	x17, [x16, #64]
  403568:	add	x16, x16, #0x40
  40356c:	br	x17

0000000000403570 <fputs@plt>:
  403570:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403574:	ldr	x17, [x16, #72]
  403578:	add	x16, x16, #0x48
  40357c:	br	x17

0000000000403580 <exit@plt>:
  403580:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403584:	ldr	x17, [x16, #80]
  403588:	add	x16, x16, #0x50
  40358c:	br	x17

0000000000403590 <raise@plt>:
  403590:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403594:	ldr	x17, [x16, #88]
  403598:	add	x16, x16, #0x58
  40359c:	br	x17

00000000004035a0 <strtoll_l@plt>:
  4035a0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4035a4:	ldr	x17, [x16, #96]
  4035a8:	add	x16, x16, #0x60
  4035ac:	br	x17

00000000004035b0 <getegid@plt>:
  4035b0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4035b4:	ldr	x17, [x16, #104]
  4035b8:	add	x16, x16, #0x68
  4035bc:	br	x17

00000000004035c0 <strtod@plt>:
  4035c0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4035c4:	ldr	x17, [x16, #112]
  4035c8:	add	x16, x16, #0x70
  4035cc:	br	x17

00000000004035d0 <geteuid@plt>:
  4035d0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4035d4:	ldr	x17, [x16, #120]
  4035d8:	add	x16, x16, #0x78
  4035dc:	br	x17

00000000004035e0 <iconv_close@plt>:
  4035e0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4035e4:	ldr	x17, [x16, #128]
  4035e8:	add	x16, x16, #0x80
  4035ec:	br	x17

00000000004035f0 <remove@plt>:
  4035f0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4035f4:	ldr	x17, [x16, #136]
  4035f8:	add	x16, x16, #0x88
  4035fc:	br	x17

0000000000403600 <getresuid@plt>:
  403600:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403604:	ldr	x17, [x16, #144]
  403608:	add	x16, x16, #0x90
  40360c:	br	x17

0000000000403610 <pthread_mutex_trylock@plt>:
  403610:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403614:	ldr	x17, [x16, #152]
  403618:	add	x16, x16, #0x98
  40361c:	br	x17

0000000000403620 <pthread_key_create@plt>:
  403620:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403624:	ldr	x17, [x16, #160]
  403628:	add	x16, x16, #0xa0
  40362c:	br	x17

0000000000403630 <setenv@plt>:
  403630:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403634:	ldr	x17, [x16, #168]
  403638:	add	x16, x16, #0xa8
  40363c:	br	x17

0000000000403640 <readlink@plt>:
  403640:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403644:	ldr	x17, [x16, #176]
  403648:	add	x16, x16, #0xb0
  40364c:	br	x17

0000000000403650 <pthread_mutexattr_init@plt>:
  403650:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403654:	ldr	x17, [x16, #184]
  403658:	add	x16, x16, #0xb8
  40365c:	br	x17

0000000000403660 <fgets_unlocked@plt>:
  403660:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403664:	ldr	x17, [x16, #192]
  403668:	add	x16, x16, #0xc0
  40366c:	br	x17

0000000000403670 <sprintf@plt>:
  403670:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403674:	ldr	x17, [x16, #200]
  403678:	add	x16, x16, #0xc8
  40367c:	br	x17

0000000000403680 <getuid@plt>:
  403680:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403684:	ldr	x17, [x16, #208]
  403688:	add	x16, x16, #0xd0
  40368c:	br	x17

0000000000403690 <pipe@plt>:
  403690:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403694:	ldr	x17, [x16, #216]
  403698:	add	x16, x16, #0xd8
  40369c:	br	x17

00000000004036a0 <opendir@plt>:
  4036a0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4036a4:	ldr	x17, [x16, #224]
  4036a8:	add	x16, x16, #0xe0
  4036ac:	br	x17

00000000004036b0 <__cxa_atexit@plt>:
  4036b0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4036b4:	ldr	x17, [x16, #232]
  4036b8:	add	x16, x16, #0xe8
  4036bc:	br	x17

00000000004036c0 <pthread_attr_init@plt>:
  4036c0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4036c4:	ldr	x17, [x16, #240]
  4036c8:	add	x16, x16, #0xf0
  4036cc:	br	x17

00000000004036d0 <clock_gettime@plt>:
  4036d0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4036d4:	ldr	x17, [x16, #248]
  4036d8:	add	x16, x16, #0xf8
  4036dc:	br	x17

00000000004036e0 <setrlimit@plt>:
  4036e0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4036e4:	ldr	x17, [x16, #256]
  4036e8:	add	x16, x16, #0x100
  4036ec:	br	x17

00000000004036f0 <setvbuf@plt>:
  4036f0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4036f4:	ldr	x17, [x16, #264]
  4036f8:	add	x16, x16, #0x108
  4036fc:	br	x17

0000000000403700 <kill@plt>:
  403700:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403704:	ldr	x17, [x16, #272]
  403708:	add	x16, x16, #0x110
  40370c:	br	x17

0000000000403710 <getpwuid_r@plt>:
  403710:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403714:	ldr	x17, [x16, #280]
  403718:	add	x16, x16, #0x118
  40371c:	br	x17

0000000000403720 <fork@plt>:
  403720:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403724:	ldr	x17, [x16, #288]
  403728:	add	x16, x16, #0x120
  40372c:	br	x17

0000000000403730 <pthread_rwlock_trywrlock@plt>:
  403730:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403734:	ldr	x17, [x16, #296]
  403738:	add	x16, x16, #0x128
  40373c:	br	x17

0000000000403740 <lseek@plt>:
  403740:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403744:	ldr	x17, [x16, #304]
  403748:	add	x16, x16, #0x130
  40374c:	br	x17

0000000000403750 <pthread_mutexattr_destroy@plt>:
  403750:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403754:	ldr	x17, [x16, #312]
  403758:	add	x16, x16, #0x138
  40375c:	br	x17

0000000000403760 <sigfillset@plt>:
  403760:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403764:	ldr	x17, [x16, #320]
  403768:	add	x16, x16, #0x140
  40376c:	br	x17

0000000000403770 <strtoull_l@plt>:
  403770:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403774:	ldr	x17, [x16, #328]
  403778:	add	x16, x16, #0x148
  40377c:	br	x17

0000000000403780 <__ctype_tolower_loc@plt>:
  403780:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403784:	ldr	x17, [x16, #336]
  403788:	add	x16, x16, #0x150
  40378c:	br	x17

0000000000403790 <snprintf@plt>:
  403790:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403794:	ldr	x17, [x16, #344]
  403798:	add	x16, x16, #0x158
  40379c:	br	x17

00000000004037a0 <stpcpy@plt>:
  4037a0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4037a4:	ldr	x17, [x16, #352]
  4037a8:	add	x16, x16, #0x160
  4037ac:	br	x17

00000000004037b0 <signal@plt>:
  4037b0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4037b4:	ldr	x17, [x16, #360]
  4037b8:	add	x16, x16, #0x168
  4037bc:	br	x17

00000000004037c0 <fclose@plt>:
  4037c0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4037c4:	ldr	x17, [x16, #368]
  4037c8:	add	x16, x16, #0x170
  4037cc:	br	x17

00000000004037d0 <fsync@plt>:
  4037d0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4037d4:	ldr	x17, [x16, #376]
  4037d8:	add	x16, x16, #0x178
  4037dc:	br	x17

00000000004037e0 <getpid@plt>:
  4037e0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4037e4:	ldr	x17, [x16, #384]
  4037e8:	add	x16, x16, #0x180
  4037ec:	br	x17

00000000004037f0 <nl_langinfo@plt>:
  4037f0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4037f4:	ldr	x17, [x16, #392]
  4037f8:	add	x16, x16, #0x188
  4037fc:	br	x17

0000000000403800 <fopen@plt>:
  403800:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403804:	ldr	x17, [x16, #400]
  403808:	add	x16, x16, #0x190
  40380c:	br	x17

0000000000403810 <malloc@plt>:
  403810:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403814:	ldr	x17, [x16, #408]
  403818:	add	x16, x16, #0x198
  40381c:	br	x17

0000000000403820 <chmod@plt>:
  403820:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403824:	ldr	x17, [x16, #416]
  403828:	add	x16, x16, #0x1a0
  40382c:	br	x17

0000000000403830 <open@plt>:
  403830:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403834:	ldr	x17, [x16, #424]
  403838:	add	x16, x16, #0x1a8
  40383c:	br	x17

0000000000403840 <pthread_condattr_destroy@plt>:
  403840:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403844:	ldr	x17, [x16, #432]
  403848:	add	x16, x16, #0x1b0
  40384c:	br	x17

0000000000403850 <poll@plt>:
  403850:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403854:	ldr	x17, [x16, #440]
  403858:	add	x16, x16, #0x1b8
  40385c:	br	x17

0000000000403860 <pthread_attr_destroy@plt>:
  403860:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403864:	ldr	x17, [x16, #448]
  403868:	add	x16, x16, #0x1c0
  40386c:	br	x17

0000000000403870 <__isoc99_fscanf@plt>:
  403870:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403874:	ldr	x17, [x16, #456]
  403878:	add	x16, x16, #0x1c8
  40387c:	br	x17

0000000000403880 <getppid@plt>:
  403880:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403884:	ldr	x17, [x16, #464]
  403888:	add	x16, x16, #0x1d0
  40388c:	br	x17

0000000000403890 <sigemptyset@plt>:
  403890:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403894:	ldr	x17, [x16, #472]
  403898:	add	x16, x16, #0x1d8
  40389c:	br	x17

00000000004038a0 <pthread_cond_signal@plt>:
  4038a0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4038a4:	ldr	x17, [x16, #480]
  4038a8:	add	x16, x16, #0x1e0
  4038ac:	br	x17

00000000004038b0 <strncmp@plt>:
  4038b0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4038b4:	ldr	x17, [x16, #488]
  4038b8:	add	x16, x16, #0x1e8
  4038bc:	br	x17

00000000004038c0 <__libc_start_main@plt>:
  4038c0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4038c4:	ldr	x17, [x16, #496]
  4038c8:	add	x16, x16, #0x1f0
  4038cc:	br	x17

00000000004038d0 <strtod_l@plt>:
  4038d0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4038d4:	ldr	x17, [x16, #504]
  4038d8:	add	x16, x16, #0x1f8
  4038dc:	br	x17

00000000004038e0 <pthread_detach@plt>:
  4038e0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4038e4:	ldr	x17, [x16, #512]
  4038e8:	add	x16, x16, #0x200
  4038ec:	br	x17

00000000004038f0 <fstatfs@plt>:
  4038f0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4038f4:	ldr	x17, [x16, #520]
  4038f8:	add	x16, x16, #0x208
  4038fc:	br	x17

0000000000403900 <memset@plt>:
  403900:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403904:	ldr	x17, [x16, #528]
  403908:	add	x16, x16, #0x210
  40390c:	br	x17

0000000000403910 <fdopen@plt>:
  403910:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403914:	ldr	x17, [x16, #536]
  403918:	add	x16, x16, #0x218
  40391c:	br	x17

0000000000403920 <strpbrk@plt>:
  403920:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403924:	ldr	x17, [x16, #544]
  403928:	add	x16, x16, #0x220
  40392c:	br	x17

0000000000403930 <gettimeofday@plt>:
  403930:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403934:	ldr	x17, [x16, #552]
  403938:	add	x16, x16, #0x228
  40393c:	br	x17

0000000000403940 <gmtime_r@plt>:
  403940:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403944:	ldr	x17, [x16, #560]
  403948:	add	x16, x16, #0x230
  40394c:	br	x17

0000000000403950 <posix_memalign@plt>:
  403950:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403954:	ldr	x17, [x16, #568]
  403958:	add	x16, x16, #0x238
  40395c:	br	x17

0000000000403960 <pthread_attr_setstacksize@plt>:
  403960:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403964:	ldr	x17, [x16, #576]
  403968:	add	x16, x16, #0x240
  40396c:	br	x17

0000000000403970 <calloc@plt>:
  403970:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403974:	ldr	x17, [x16, #584]
  403978:	add	x16, x16, #0x248
  40397c:	br	x17

0000000000403980 <pthread_rwlock_destroy@plt>:
  403980:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403984:	ldr	x17, [x16, #592]
  403988:	add	x16, x16, #0x250
  40398c:	br	x17

0000000000403990 <pthread_cond_broadcast@plt>:
  403990:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403994:	ldr	x17, [x16, #600]
  403998:	add	x16, x16, #0x258
  40399c:	br	x17

00000000004039a0 <bcmp@plt>:
  4039a0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4039a4:	ldr	x17, [x16, #608]
  4039a8:	add	x16, x16, #0x260
  4039ac:	br	x17

00000000004039b0 <bsearch@plt>:
  4039b0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4039b4:	ldr	x17, [x16, #616]
  4039b8:	add	x16, x16, #0x268
  4039bc:	br	x17

00000000004039c0 <execv@plt>:
  4039c0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4039c4:	ldr	x17, [x16, #624]
  4039c8:	add	x16, x16, #0x270
  4039cc:	br	x17

00000000004039d0 <strcasecmp@plt>:
  4039d0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4039d4:	ldr	x17, [x16, #632]
  4039d8:	add	x16, x16, #0x278
  4039dc:	br	x17

00000000004039e0 <pthread_getspecific@plt>:
  4039e0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4039e4:	ldr	x17, [x16, #640]
  4039e8:	add	x16, x16, #0x280
  4039ec:	br	x17

00000000004039f0 <readdir@plt>:
  4039f0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  4039f4:	ldr	x17, [x16, #648]
  4039f8:	add	x16, x16, #0x288
  4039fc:	br	x17

0000000000403a00 <realloc@plt>:
  403a00:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a04:	ldr	x17, [x16, #656]
  403a08:	add	x16, x16, #0x290
  403a0c:	br	x17

0000000000403a10 <__ctype_toupper_loc@plt>:
  403a10:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a14:	ldr	x17, [x16, #664]
  403a18:	add	x16, x16, #0x298
  403a1c:	br	x17

0000000000403a20 <getc@plt>:
  403a20:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a24:	ldr	x17, [x16, #672]
  403a28:	add	x16, x16, #0x2a0
  403a2c:	br	x17

0000000000403a30 <closedir@plt>:
  403a30:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a34:	ldr	x17, [x16, #680]
  403a38:	add	x16, x16, #0x2a8
  403a3c:	br	x17

0000000000403a40 <strerror@plt>:
  403a40:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a44:	ldr	x17, [x16, #688]
  403a48:	add	x16, x16, #0x2b0
  403a4c:	br	x17

0000000000403a50 <pthread_mutex_init@plt>:
  403a50:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a54:	ldr	x17, [x16, #696]
  403a58:	add	x16, x16, #0x2b8
  403a5c:	br	x17

0000000000403a60 <close@plt>:
  403a60:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a64:	ldr	x17, [x16, #704]
  403a68:	add	x16, x16, #0x2c0
  403a6c:	br	x17

0000000000403a70 <sigaction@plt>:
  403a70:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a74:	ldr	x17, [x16, #712]
  403a78:	add	x16, x16, #0x2c8
  403a7c:	br	x17

0000000000403a80 <strrchr@plt>:
  403a80:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a84:	ldr	x17, [x16, #720]
  403a88:	add	x16, x16, #0x2d0
  403a8c:	br	x17

0000000000403a90 <pthread_create@plt>:
  403a90:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403a94:	ldr	x17, [x16, #728]
  403a98:	add	x16, x16, #0x2d8
  403a9c:	br	x17

0000000000403aa0 <__gmon_start__@plt>:
  403aa0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403aa4:	ldr	x17, [x16, #736]
  403aa8:	add	x16, x16, #0x2e0
  403aac:	br	x17

0000000000403ab0 <mktime@plt>:
  403ab0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ab4:	ldr	x17, [x16, #744]
  403ab8:	add	x16, x16, #0x2e8
  403abc:	br	x17

0000000000403ac0 <write@plt>:
  403ac0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ac4:	ldr	x17, [x16, #752]
  403ac8:	add	x16, x16, #0x2f0
  403acc:	br	x17

0000000000403ad0 <pthread_join@plt>:
  403ad0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ad4:	ldr	x17, [x16, #760]
  403ad8:	add	x16, x16, #0x2f8
  403adc:	br	x17

0000000000403ae0 <abort@plt>:
  403ae0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ae4:	ldr	x17, [x16, #768]
  403ae8:	add	x16, x16, #0x300
  403aec:	br	x17

0000000000403af0 <pthread_exit@plt>:
  403af0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403af4:	ldr	x17, [x16, #776]
  403af8:	add	x16, x16, #0x308
  403afc:	br	x17

0000000000403b00 <access@plt>:
  403b00:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b04:	ldr	x17, [x16, #784]
  403b08:	add	x16, x16, #0x310
  403b0c:	br	x17

0000000000403b10 <feof@plt>:
  403b10:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b14:	ldr	x17, [x16, #792]
  403b18:	add	x16, x16, #0x318
  403b1c:	br	x17

0000000000403b20 <puts@plt>:
  403b20:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b24:	ldr	x17, [x16, #800]
  403b28:	add	x16, x16, #0x320
  403b2c:	br	x17

0000000000403b30 <pipe2@plt>:
  403b30:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b34:	ldr	x17, [x16, #808]
  403b38:	add	x16, x16, #0x328
  403b3c:	br	x17

0000000000403b40 <fread_unlocked@plt>:
  403b40:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b44:	ldr	x17, [x16, #816]
  403b48:	add	x16, x16, #0x330
  403b4c:	br	x17

0000000000403b50 <memcmp@plt>:
  403b50:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b54:	ldr	x17, [x16, #824]
  403b58:	add	x16, x16, #0x338
  403b5c:	br	x17

0000000000403b60 <pthread_rwlock_tryrdlock@plt>:
  403b60:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b64:	ldr	x17, [x16, #832]
  403b68:	add	x16, x16, #0x340
  403b6c:	br	x17

0000000000403b70 <strcmp@plt>:
  403b70:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b74:	ldr	x17, [x16, #840]
  403b78:	add	x16, x16, #0x348
  403b7c:	br	x17

0000000000403b80 <getpwuid@plt>:
  403b80:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b84:	ldr	x17, [x16, #848]
  403b88:	add	x16, x16, #0x350
  403b8c:	br	x17

0000000000403b90 <iconv@plt>:
  403b90:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403b94:	ldr	x17, [x16, #856]
  403b98:	add	x16, x16, #0x358
  403b9c:	br	x17

0000000000403ba0 <__ctype_b_loc@plt>:
  403ba0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ba4:	ldr	x17, [x16, #864]
  403ba8:	add	x16, x16, #0x360
  403bac:	br	x17

0000000000403bb0 <uselocale@plt>:
  403bb0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403bb4:	ldr	x17, [x16, #872]
  403bb8:	add	x16, x16, #0x368
  403bbc:	br	x17

0000000000403bc0 <rewinddir@plt>:
  403bc0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403bc4:	ldr	x17, [x16, #880]
  403bc8:	add	x16, x16, #0x370
  403bcc:	br	x17

0000000000403bd0 <rmdir@plt>:
  403bd0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403bd4:	ldr	x17, [x16, #888]
  403bd8:	add	x16, x16, #0x378
  403bdc:	br	x17

0000000000403be0 <strtol@plt>:
  403be0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403be4:	ldr	x17, [x16, #896]
  403be8:	add	x16, x16, #0x380
  403bec:	br	x17

0000000000403bf0 <sched_yield@plt>:
  403bf0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403bf4:	ldr	x17, [x16, #904]
  403bf8:	add	x16, x16, #0x388
  403bfc:	br	x17

0000000000403c00 <fread@plt>:
  403c00:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c04:	ldr	x17, [x16, #912]
  403c08:	add	x16, x16, #0x390
  403c0c:	br	x17

0000000000403c10 <pthread_rwlock_rdlock@plt>:
  403c10:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c14:	ldr	x17, [x16, #920]
  403c18:	add	x16, x16, #0x398
  403c1c:	br	x17

0000000000403c20 <chdir@plt>:
  403c20:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c24:	ldr	x17, [x16, #928]
  403c28:	add	x16, x16, #0x3a0
  403c2c:	br	x17

0000000000403c30 <free@plt>:
  403c30:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c34:	ldr	x17, [x16, #936]
  403c38:	add	x16, x16, #0x3a8
  403c3c:	br	x17

0000000000403c40 <ungetc@plt>:
  403c40:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c44:	ldr	x17, [x16, #944]
  403c48:	add	x16, x16, #0x3b0
  403c4c:	br	x17

0000000000403c50 <getgid@plt>:
  403c50:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c54:	ldr	x17, [x16, #952]
  403c58:	add	x16, x16, #0x3b8
  403c5c:	br	x17

0000000000403c60 <pthread_rwlock_wrlock@plt>:
  403c60:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c64:	ldr	x17, [x16, #960]
  403c68:	add	x16, x16, #0x3c0
  403c6c:	br	x17

0000000000403c70 <pthread_cond_wait@plt>:
  403c70:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c74:	ldr	x17, [x16, #968]
  403c78:	add	x16, x16, #0x3c8
  403c7c:	br	x17

0000000000403c80 <pthread_key_delete@plt>:
  403c80:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c84:	ldr	x17, [x16, #976]
  403c88:	add	x16, x16, #0x3d0
  403c8c:	br	x17

0000000000403c90 <strncasecmp@plt>:
  403c90:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403c94:	ldr	x17, [x16, #984]
  403c98:	add	x16, x16, #0x3d8
  403c9c:	br	x17

0000000000403ca0 <nanosleep@plt>:
  403ca0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ca4:	ldr	x17, [x16, #992]
  403ca8:	add	x16, x16, #0x3e0
  403cac:	br	x17

0000000000403cb0 <vasprintf@plt>:
  403cb0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403cb4:	ldr	x17, [x16, #1000]
  403cb8:	add	x16, x16, #0x3e8
  403cbc:	br	x17

0000000000403cc0 <freopen@plt>:
  403cc0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403cc4:	ldr	x17, [x16, #1008]
  403cc8:	add	x16, x16, #0x3f0
  403ccc:	br	x17

0000000000403cd0 <pthread_condattr_init@plt>:
  403cd0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403cd4:	ldr	x17, [x16, #1016]
  403cd8:	add	x16, x16, #0x3f8
  403cdc:	br	x17

0000000000403ce0 <strchr@plt>:
  403ce0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ce4:	ldr	x17, [x16, #1024]
  403ce8:	add	x16, x16, #0x400
  403cec:	br	x17

0000000000403cf0 <pthread_setspecific@plt>:
  403cf0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403cf4:	ldr	x17, [x16, #1032]
  403cf8:	add	x16, x16, #0x408
  403cfc:	br	x17

0000000000403d00 <execve@plt>:
  403d00:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d04:	ldr	x17, [x16, #1040]
  403d08:	add	x16, x16, #0x410
  403d0c:	br	x17

0000000000403d10 <rename@plt>:
  403d10:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d14:	ldr	x17, [x16, #1048]
  403d18:	add	x16, x16, #0x418
  403d1c:	br	x17

0000000000403d20 <fwrite@plt>:
  403d20:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d24:	ldr	x17, [x16, #1056]
  403d28:	add	x16, x16, #0x420
  403d2c:	br	x17

0000000000403d30 <utime@plt>:
  403d30:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d34:	ldr	x17, [x16, #1064]
  403d38:	add	x16, x16, #0x428
  403d3c:	br	x17

0000000000403d40 <fcntl@plt>:
  403d40:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d44:	ldr	x17, [x16, #1072]
  403d48:	add	x16, x16, #0x430
  403d4c:	br	x17

0000000000403d50 <fflush@plt>:
  403d50:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d54:	ldr	x17, [x16, #1080]
  403d58:	add	x16, x16, #0x438
  403d5c:	br	x17

0000000000403d60 <pthread_mutex_destroy@plt>:
  403d60:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d64:	ldr	x17, [x16, #1088]
  403d68:	add	x16, x16, #0x440
  403d6c:	br	x17

0000000000403d70 <strcpy@plt>:
  403d70:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d74:	ldr	x17, [x16, #1096]
  403d78:	add	x16, x16, #0x448
  403d7c:	br	x17

0000000000403d80 <dirfd@plt>:
  403d80:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d84:	ldr	x17, [x16, #1104]
  403d88:	add	x16, x16, #0x450
  403d8c:	br	x17

0000000000403d90 <pthread_cond_init@plt>:
  403d90:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403d94:	ldr	x17, [x16, #1112]
  403d98:	add	x16, x16, #0x458
  403d9c:	br	x17

0000000000403da0 <getrlimit@plt>:
  403da0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403da4:	ldr	x17, [x16, #1120]
  403da8:	add	x16, x16, #0x460
  403dac:	br	x17

0000000000403db0 <unsetenv@plt>:
  403db0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403db4:	ldr	x17, [x16, #1128]
  403db8:	add	x16, x16, #0x468
  403dbc:	br	x17

0000000000403dc0 <iconv_open@plt>:
  403dc0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403dc4:	ldr	x17, [x16, #1136]
  403dc8:	add	x16, x16, #0x470
  403dcc:	br	x17

0000000000403dd0 <vsprintf@plt>:
  403dd0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403dd4:	ldr	x17, [x16, #1144]
  403dd8:	add	x16, x16, #0x478
  403ddc:	br	x17

0000000000403de0 <__lxstat@plt>:
  403de0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403de4:	ldr	x17, [x16, #1152]
  403de8:	add	x16, x16, #0x480
  403dec:	br	x17

0000000000403df0 <read@plt>:
  403df0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403df4:	ldr	x17, [x16, #1160]
  403df8:	add	x16, x16, #0x488
  403dfc:	br	x17

0000000000403e00 <memchr@plt>:
  403e00:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e04:	ldr	x17, [x16, #1168]
  403e08:	add	x16, x16, #0x490
  403e0c:	br	x17

0000000000403e10 <getresgid@plt>:
  403e10:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e14:	ldr	x17, [x16, #1176]
  403e18:	add	x16, x16, #0x498
  403e1c:	br	x17

0000000000403e20 <sysconf@plt>:
  403e20:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e24:	ldr	x17, [x16, #1184]
  403e28:	add	x16, x16, #0x4a0
  403e2c:	br	x17

0000000000403e30 <gethostname@plt>:
  403e30:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e34:	ldr	x17, [x16, #1192]
  403e38:	add	x16, x16, #0x4a8
  403e3c:	br	x17

0000000000403e40 <pthread_condattr_setclock@plt>:
  403e40:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e44:	ldr	x17, [x16, #1200]
  403e48:	add	x16, x16, #0x4b0
  403e4c:	br	x17

0000000000403e50 <select@plt>:
  403e50:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e54:	ldr	x17, [x16, #1208]
  403e58:	add	x16, x16, #0x4b8
  403e5c:	br	x17

0000000000403e60 <vprintf@plt>:
  403e60:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e64:	ldr	x17, [x16, #1216]
  403e68:	add	x16, x16, #0x4c0
  403e6c:	br	x17

0000000000403e70 <__fxstat@plt>:
  403e70:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e74:	ldr	x17, [x16, #1224]
  403e78:	add	x16, x16, #0x4c8
  403e7c:	br	x17

0000000000403e80 <strstr@plt>:
  403e80:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e84:	ldr	x17, [x16, #1232]
  403e88:	add	x16, x16, #0x4d0
  403e8c:	br	x17

0000000000403e90 <pthread_rwlock_init@plt>:
  403e90:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403e94:	ldr	x17, [x16, #1240]
  403e98:	add	x16, x16, #0x4d8
  403e9c:	br	x17

0000000000403ea0 <vsnprintf@plt>:
  403ea0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ea4:	ldr	x17, [x16, #1248]
  403ea8:	add	x16, x16, #0x4e0
  403eac:	br	x17

0000000000403eb0 <dup2@plt>:
  403eb0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403eb4:	ldr	x17, [x16, #1256]
  403eb8:	add	x16, x16, #0x4e8
  403ebc:	br	x17

0000000000403ec0 <strncpy@plt>:
  403ec0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ec4:	ldr	x17, [x16, #1264]
  403ec8:	add	x16, x16, #0x4f0
  403ecc:	br	x17

0000000000403ed0 <strsignal@plt>:
  403ed0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ed4:	ldr	x17, [x16, #1272]
  403ed8:	add	x16, x16, #0x4f8
  403edc:	br	x17

0000000000403ee0 <fallocate@plt>:
  403ee0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ee4:	ldr	x17, [x16, #1280]
  403ee8:	add	x16, x16, #0x500
  403eec:	br	x17

0000000000403ef0 <pthread_cond_destroy@plt>:
  403ef0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ef4:	ldr	x17, [x16, #1288]
  403ef8:	add	x16, x16, #0x508
  403efc:	br	x17

0000000000403f00 <vfprintf@plt>:
  403f00:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f04:	ldr	x17, [x16, #1296]
  403f08:	add	x16, x16, #0x510
  403f0c:	br	x17

0000000000403f10 <printf@plt>:
  403f10:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f14:	ldr	x17, [x16, #1304]
  403f18:	add	x16, x16, #0x518
  403f1c:	br	x17

0000000000403f20 <pthread_rwlock_unlock@plt>:
  403f20:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f24:	ldr	x17, [x16, #1312]
  403f28:	add	x16, x16, #0x520
  403f2c:	br	x17

0000000000403f30 <__errno_location@plt>:
  403f30:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f34:	ldr	x17, [x16, #1320]
  403f38:	add	x16, x16, #0x528
  403f3c:	br	x17

0000000000403f40 <getenv@plt>:
  403f40:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f44:	ldr	x17, [x16, #1328]
  403f48:	add	x16, x16, #0x530
  403f4c:	br	x17

0000000000403f50 <putchar@plt>:
  403f50:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f54:	ldr	x17, [x16, #1336]
  403f58:	add	x16, x16, #0x538
  403f5c:	br	x17

0000000000403f60 <__xstat@plt>:
  403f60:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f64:	ldr	x17, [x16, #1344]
  403f68:	add	x16, x16, #0x540
  403f6c:	br	x17

0000000000403f70 <prctl@plt>:
  403f70:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f74:	ldr	x17, [x16, #1352]
  403f78:	add	x16, x16, #0x548
  403f7c:	br	x17

0000000000403f80 <pthread_mutex_lock@plt>:
  403f80:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f84:	ldr	x17, [x16, #1360]
  403f88:	add	x16, x16, #0x550
  403f8c:	br	x17

0000000000403f90 <timegm@plt>:
  403f90:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403f94:	ldr	x17, [x16, #1368]
  403f98:	add	x16, x16, #0x558
  403f9c:	br	x17

0000000000403fa0 <pthread_mutex_unlock@plt>:
  403fa0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403fa4:	ldr	x17, [x16, #1376]
  403fa8:	add	x16, x16, #0x560
  403fac:	br	x17

0000000000403fb0 <waitpid@plt>:
  403fb0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403fb4:	ldr	x17, [x16, #1384]
  403fb8:	add	x16, x16, #0x568
  403fbc:	br	x17

0000000000403fc0 <unlink@plt>:
  403fc0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403fc4:	ldr	x17, [x16, #1392]
  403fc8:	add	x16, x16, #0x570
  403fcc:	br	x17

0000000000403fd0 <mkdir@plt>:
  403fd0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403fd4:	ldr	x17, [x16, #1400]
  403fd8:	add	x16, x16, #0x578
  403fdc:	br	x17

0000000000403fe0 <newlocale@plt>:
  403fe0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403fe4:	ldr	x17, [x16, #1408]
  403fe8:	add	x16, x16, #0x580
  403fec:	br	x17

0000000000403ff0 <fprintf@plt>:
  403ff0:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  403ff4:	ldr	x17, [x16, #1416]
  403ff8:	add	x16, x16, #0x588
  403ffc:	br	x17

0000000000404000 <pthread_cond_timedwait@plt>:
  404000:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  404004:	ldr	x17, [x16, #1424]
  404008:	add	x16, x16, #0x590
  40400c:	br	x17

0000000000404010 <creat@plt>:
  404010:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  404014:	ldr	x17, [x16, #1432]
  404018:	add	x16, x16, #0x598
  40401c:	br	x17

0000000000404020 <setlocale@plt>:
  404020:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  404024:	ldr	x17, [x16, #1440]
  404028:	add	x16, x16, #0x5a0
  40402c:	br	x17

0000000000404030 <ferror@plt>:
  404030:	adrp	x16, 488000 <ferror@plt+0x83fd0>
  404034:	ldr	x17, [x16, #1448]
  404038:	add	x16, x16, #0x5a8
  40403c:	br	x17

Disassembly of section .text:

0000000000404040 <.text>:
  404040:	mov	x29, #0x0                   	// #0
  404044:	mov	x30, #0x0                   	// #0
  404048:	mov	x5, x0
  40404c:	ldr	x1, [sp]
  404050:	add	x2, sp, #0x8
  404054:	mov	x6, sp
  404058:	movz	x0, #0x0, lsl #48
  40405c:	movk	x0, #0x0, lsl #32
  404060:	movk	x0, #0x40, lsl #16
  404064:	movk	x0, #0x76e0
  404068:	movz	x3, #0x0, lsl #48
  40406c:	movk	x3, #0x0, lsl #32
  404070:	movk	x3, #0x43, lsl #16
  404074:	movk	x3, #0x5d30
  404078:	movz	x4, #0x0, lsl #48
  40407c:	movk	x4, #0x0, lsl #32
  404080:	movk	x4, #0x43, lsl #16
  404084:	movk	x4, #0x5db0
  404088:	bl	4038c0 <__libc_start_main@plt>
  40408c:	bl	403ae0 <abort@plt>
  404090:	adrp	x0, 487000 <ferror@plt+0x82fd0>
  404094:	ldr	x0, [x0, #4064]
  404098:	cbz	x0, 4040a0 <ferror@plt+0x70>
  40409c:	b	403aa0 <__gmon_start__@plt>
  4040a0:	ret
  4040a4:	nop
  4040a8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4040ac:	add	x0, x0, #0x900
  4040b0:	adrp	x1, 488000 <ferror@plt+0x83fd0>
  4040b4:	add	x1, x1, #0x900
  4040b8:	cmp	x1, x0
  4040bc:	b.eq	4040d4 <ferror@plt+0xa4>  // b.none
  4040c0:	adrp	x1, 435000 <ferror@plt+0x30fd0>
  4040c4:	ldr	x1, [x1, #3608]
  4040c8:	cbz	x1, 4040d4 <ferror@plt+0xa4>
  4040cc:	mov	x16, x1
  4040d0:	br	x16
  4040d4:	ret
  4040d8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4040dc:	add	x0, x0, #0x900
  4040e0:	adrp	x1, 488000 <ferror@plt+0x83fd0>
  4040e4:	add	x1, x1, #0x900
  4040e8:	sub	x1, x1, x0
  4040ec:	lsr	x2, x1, #63
  4040f0:	add	x1, x2, x1, asr #3
  4040f4:	cmp	xzr, x1, asr #1
  4040f8:	asr	x1, x1, #1
  4040fc:	b.eq	404114 <ferror@plt+0xe4>  // b.none
  404100:	adrp	x2, 435000 <ferror@plt+0x30fd0>
  404104:	ldr	x2, [x2, #3616]
  404108:	cbz	x2, 404114 <ferror@plt+0xe4>
  40410c:	mov	x16, x2
  404110:	br	x16
  404114:	ret
  404118:	stp	x29, x30, [sp, #-32]!
  40411c:	mov	x29, sp
  404120:	str	x19, [sp, #16]
  404124:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  404128:	ldrb	w0, [x19, #2328]
  40412c:	cbnz	w0, 40413c <ferror@plt+0x10c>
  404130:	bl	4040a8 <ferror@plt+0x78>
  404134:	mov	w0, #0x1                   	// #1
  404138:	strb	w0, [x19, #2328]
  40413c:	ldr	x19, [sp, #16]
  404140:	ldp	x29, x30, [sp], #32
  404144:	ret
  404148:	b	4040d8 <ferror@plt+0xa8>
  40414c:	stp	x29, x30, [sp, #-32]!
  404150:	stp	x20, x19, [sp, #16]
  404154:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  404158:	ldr	x19, [x20, #2344]
  40415c:	mov	x29, sp
  404160:	bl	41c024 <ferror@plt+0x17ff4>
  404164:	mov	x1, x0
  404168:	mov	x0, x19
  40416c:	bl	40c7f0 <ferror@plt+0x87c0>
  404170:	str	x0, [x20, #2344]
  404174:	ldp	x20, x19, [sp, #16]
  404178:	ldp	x29, x30, [sp], #32
  40417c:	ret
  404180:	stp	x29, x30, [sp, #-64]!
  404184:	mov	w2, #0xffffffff            	// #-1
  404188:	str	x23, [sp, #16]
  40418c:	stp	x22, x21, [sp, #32]
  404190:	stp	x20, x19, [sp, #48]
  404194:	mov	x29, sp
  404198:	bl	41d4d4 <ferror@plt+0x194a4>
  40419c:	ldr	x1, [x0]
  4041a0:	mov	x19, x0
  4041a4:	cbz	x1, 4041e4 <ferror@plt+0x1b4>
  4041a8:	adrp	x20, 435000 <ferror@plt+0x30fd0>
  4041ac:	add	x22, x19, #0x8
  4041b0:	add	x20, x20, #0xe88
  4041b4:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  4041b8:	mov	x0, x20
  4041bc:	bl	407504 <ferror@plt+0x34d4>
  4041c0:	ldur	x0, [x22, #-8]
  4041c4:	ldr	x21, [x23, #2344]
  4041c8:	bl	41c024 <ferror@plt+0x17ff4>
  4041cc:	mov	x1, x0
  4041d0:	mov	x0, x21
  4041d4:	bl	40c7f0 <ferror@plt+0x87c0>
  4041d8:	ldr	x1, [x22], #8
  4041dc:	str	x0, [x23, #2344]
  4041e0:	cbnz	x1, 4041b8 <ferror@plt+0x188>
  4041e4:	mov	x0, x19
  4041e8:	ldp	x20, x19, [sp, #48]
  4041ec:	ldp	x22, x21, [sp, #32]
  4041f0:	ldr	x23, [sp, #16]
  4041f4:	ldp	x29, x30, [sp], #64
  4041f8:	b	41d828 <ferror@plt+0x197f8>
  4041fc:	stp	x29, x30, [sp, #-32]!
  404200:	str	x19, [sp, #16]
  404204:	mov	x29, sp
  404208:	mov	x19, x0
  40420c:	bl	403550 <strlen@plt>
  404210:	cmp	w0, #0xd
  404214:	b.lt	404230 <ferror@plt+0x200>  // b.tstop
  404218:	add	x8, x19, w0, sxtw
  40421c:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  404220:	sub	x0, x8, #0xc
  404224:	add	x1, x1, #0x723
  404228:	bl	403b70 <strcmp@plt>
  40422c:	cbz	w0, 404238 <ferror@plt+0x208>
  404230:	mov	w0, wzr
  404234:	b	40423c <ferror@plt+0x20c>
  404238:	mov	w0, #0x1                   	// #1
  40423c:	ldr	x19, [sp, #16]
  404240:	ldp	x29, x30, [sp], #32
  404244:	ret
  404248:	stp	x29, x30, [sp, #-48]!
  40424c:	str	x21, [sp, #16]
  404250:	stp	x20, x19, [sp, #32]
  404254:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  404258:	ldr	x8, [x21, #2352]
  40425c:	mov	x29, sp
  404260:	cbz	x8, 404274 <ferror@plt+0x244>
  404264:	ldp	x20, x19, [sp, #32]
  404268:	ldr	x21, [sp, #16]
  40426c:	ldp	x29, x30, [sp], #48
  404270:	ret
  404274:	mov	w19, w0
  404278:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  40427c:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  404280:	add	x0, x0, #0x638
  404284:	add	x1, x1, #0x61c
  404288:	bl	40b07c <ferror@plt+0x704c>
  40428c:	str	x0, [x21, #2352]
  404290:	cbz	w19, 4042b8 <ferror@plt+0x288>
  404294:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  404298:	ldr	x0, [x8, #2344]
  40429c:	ldp	x20, x19, [sp, #32]
  4042a0:	ldr	x21, [sp, #16]
  4042a4:	adrp	x1, 404000 <pthread_cond_timedwait@plt>
  4042a8:	add	x1, x1, #0x378
  4042ac:	mov	x2, xzr
  4042b0:	ldp	x29, x30, [sp], #48
  4042b4:	b	40c7b0 <ferror@plt+0x8780>
  4042b8:	mov	w0, #0x90                  	// #144
  4042bc:	bl	411ca8 <ferror@plt+0xdc78>
  4042c0:	adrp	x20, 436000 <ferror@plt+0x31fd0>
  4042c4:	add	x20, x20, #0xff8
  4042c8:	mov	x19, x0
  4042cc:	mov	x0, x20
  4042d0:	bl	41c024 <ferror@plt+0x17ff4>
  4042d4:	str	x0, [x19]
  4042d8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4042dc:	add	x0, x0, #0x5d
  4042e0:	bl	41c024 <ferror@plt+0x17ff4>
  4042e4:	str	x0, [x19, #16]
  4042e8:	mov	x0, x20
  4042ec:	bl	41c024 <ferror@plt+0x17ff4>
  4042f0:	str	x0, [x19, #8]
  4042f4:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4042f8:	add	x0, x0, #0x64
  4042fc:	bl	41c024 <ferror@plt+0x17ff4>
  404300:	str	x0, [x19, #24]
  404304:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404308:	add	x0, x0, #0xa9
  40430c:	bl	41c024 <ferror@plt+0x17ff4>
  404310:	ldr	x8, [x19, #96]
  404314:	str	x0, [x19, #32]
  404318:	cbnz	x8, 404338 <ferror@plt+0x308>
  40431c:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  404320:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  404324:	add	x0, x0, #0x638
  404328:	add	x1, x1, #0x61c
  40432c:	bl	40b07c <ferror@plt+0x704c>
  404330:	mov	x8, x0
  404334:	str	x0, [x19, #96]
  404338:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  40433c:	ldr	x2, [x9, #2384]
  404340:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  404344:	add	x1, x1, #0xcc
  404348:	mov	x0, x8
  40434c:	bl	40bafc <ferror@plt+0x7acc>
  404350:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404354:	add	x0, x0, #0xd4
  404358:	bl	407504 <ferror@plt+0x34d4>
  40435c:	ldr	x0, [x21, #2352]
  404360:	ldr	x1, [x19]
  404364:	mov	x2, x19
  404368:	ldp	x20, x19, [sp, #32]
  40436c:	ldr	x21, [sp, #16]
  404370:	ldp	x29, x30, [sp], #48
  404374:	b	40bafc <ferror@plt+0x7acc>
  404378:	stp	x29, x30, [sp, #-48]!
  40437c:	str	x21, [sp, #16]
  404380:	stp	x20, x19, [sp, #32]
  404384:	mov	x29, sp
  404388:	mov	x19, x0
  40438c:	bl	403550 <strlen@plt>
  404390:	mov	x20, x0
  404394:	mov	x0, x19
  404398:	bl	41c024 <ferror@plt+0x17ff4>
  40439c:	cmp	w20, #0x2
  4043a0:	mov	x21, x0
  4043a4:	b.lt	4043c0 <ferror@plt+0x390>  // b.tstop
  4043a8:	sub	w8, w20, #0x1
  4043ac:	ldrb	w9, [x19, w8, sxtw]
  4043b0:	cmp	w9, #0x2f
  4043b4:	b.ne	4043c0 <ferror@plt+0x390>  // b.any
  4043b8:	sxtw	x8, w8
  4043bc:	strb	wzr, [x21, x8]
  4043c0:	mov	x0, x21
  4043c4:	mov	w1, wzr
  4043c8:	mov	x2, xzr
  4043cc:	bl	408608 <ferror@plt+0x45d8>
  4043d0:	mov	x20, x0
  4043d4:	mov	x0, x21
  4043d8:	bl	411d58 <ferror@plt+0xdd28>
  4043dc:	cbz	x20, 404444 <ferror@plt+0x414>
  4043e0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4043e4:	add	x0, x0, #0x44
  4043e8:	mov	x1, x19
  4043ec:	bl	407504 <ferror@plt+0x34d4>
  4043f0:	mov	x0, x20
  4043f4:	bl	408700 <ferror@plt+0x46d0>
  4043f8:	cbz	x0, 404430 <ferror@plt+0x400>
  4043fc:	mov	x1, x0
  404400:	mov	x0, x19
  404404:	mov	x2, xzr
  404408:	bl	40a8e0 <ferror@plt+0x68b0>
  40440c:	mov	w1, wzr
  404410:	mov	x21, x0
  404414:	bl	40447c <ferror@plt+0x44c>
  404418:	mov	x0, x21
  40441c:	bl	411d58 <ferror@plt+0xdd28>
  404420:	mov	x0, x20
  404424:	bl	408700 <ferror@plt+0x46d0>
  404428:	mov	x1, x0
  40442c:	cbnz	x0, 404400 <ferror@plt+0x3d0>
  404430:	mov	x0, x20
  404434:	ldp	x20, x19, [sp, #32]
  404438:	ldr	x21, [sp, #16]
  40443c:	ldp	x29, x30, [sp], #48
  404440:	b	4087c4 <ferror@plt+0x4794>
  404444:	bl	403f30 <__errno_location@plt>
  404448:	ldr	w0, [x0]
  40444c:	bl	41c680 <ferror@plt+0x18650>
  404450:	mov	x1, x19
  404454:	ldp	x20, x19, [sp, #32]
  404458:	ldr	x21, [sp, #16]
  40445c:	adrp	x8, 436000 <ferror@plt+0x31fd0>
  404460:	add	x8, x8, #0xd
  404464:	mov	x2, x0
  404468:	mov	x0, x8
  40446c:	ldp	x29, x30, [sp], #48
  404470:	b	407504 <ferror@plt+0x34d4>
  404474:	mov	w1, #0x1                   	// #1
  404478:	b	40447c <ferror@plt+0x44c>
  40447c:	sub	sp, sp, #0x70
  404480:	stp	x26, x25, [sp, #48]
  404484:	adrp	x25, 488000 <ferror@plt+0x83fd0>
  404488:	ldr	x8, [x25, #2352]
  40448c:	stp	x22, x21, [sp, #80]
  404490:	mov	x21, x0
  404494:	stp	x20, x19, [sp, #96]
  404498:	mov	w20, w1
  40449c:	mov	x0, x8
  4044a0:	mov	x1, x21
  4044a4:	stp	x29, x30, [sp, #16]
  4044a8:	stp	x28, x27, [sp, #32]
  4044ac:	stp	x24, x23, [sp, #64]
  4044b0:	add	x29, sp, #0x10
  4044b4:	bl	40b878 <ferror@plt+0x7848>
  4044b8:	cbz	x0, 4044c4 <ferror@plt+0x494>
  4044bc:	mov	x19, x0
  4044c0:	b	404610 <ferror@plt+0x5e0>
  4044c4:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4044c8:	add	x0, x0, #0x113
  4044cc:	mov	x1, x21
  4044d0:	bl	407504 <ferror@plt+0x34d4>
  4044d4:	mov	x0, x21
  4044d8:	bl	403550 <strlen@plt>
  4044dc:	cmp	w0, #0x4
  4044e0:	b.lt	404560 <ferror@plt+0x530>  // b.tstop
  4044e4:	mov	x8, #0xfffd00000000        	// #281462091808768
  4044e8:	movk	x8, #0xffff, lsl #48
  4044ec:	add	x8, x8, x0, lsl #32
  4044f0:	asr	x8, x8, #32
  4044f4:	ldrb	w8, [x21, x8]
  4044f8:	cmp	w8, #0x2e
  4044fc:	b.ne	404560 <ferror@plt+0x530>  // b.any
  404500:	lsl	x8, x0, #32
  404504:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  404508:	add	x9, x8, x9
  40450c:	asr	x9, x9, #32
  404510:	ldrb	w9, [x21, x9]
  404514:	cmp	w9, #0x70
  404518:	b.ne	404560 <ferror@plt+0x530>  // b.any
  40451c:	mov	x9, #0xffffffff00000000    	// #-4294967296
  404520:	add	x8, x8, x9
  404524:	asr	x8, x8, #32
  404528:	ldrb	w8, [x21, x8]
  40452c:	cmp	w8, #0x63
  404530:	b.ne	404560 <ferror@plt+0x530>  // b.any
  404534:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404538:	add	x0, x0, #0x12d
  40453c:	mov	x1, x21
  404540:	bl	407504 <ferror@plt+0x34d4>
  404544:	mov	x0, x21
  404548:	bl	41c024 <ferror@plt+0x17ff4>
  40454c:	mov	x23, x0
  404550:	mov	x0, x21
  404554:	bl	41c024 <ferror@plt+0x17ff4>
  404558:	mov	w22, wzr
  40455c:	b	4045d0 <ferror@plt+0x5a0>
  404560:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  404564:	ldr	w8, [x8, #2336]
  404568:	cbnz	w8, 404578 <ferror@plt+0x548>
  40456c:	mov	x0, x21
  404570:	bl	4041fc <ferror@plt+0x1cc>
  404574:	cbz	w0, 404634 <ferror@plt+0x604>
  404578:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  40457c:	ldr	x24, [x8, #2344]
  404580:	cbz	x24, 4045f4 <ferror@plt+0x5c4>
  404584:	adrp	x19, 436000 <ferror@plt+0x31fd0>
  404588:	mov	w22, #0x1                   	// #1
  40458c:	add	x19, x19, #0x19b
  404590:	ldr	x1, [x24]
  404594:	mov	w2, #0x2f                  	// #47
  404598:	mov	x0, x19
  40459c:	mov	x3, x21
  4045a0:	bl	41c1e4 <ferror@plt+0x181b4>
  4045a4:	mov	w1, #0x1                   	// #1
  4045a8:	mov	x23, x0
  4045ac:	bl	40960c <ferror@plt+0x55dc>
  4045b0:	cbnz	w0, 4045cc <ferror@plt+0x59c>
  4045b4:	mov	x0, x23
  4045b8:	bl	411d58 <ferror@plt+0xdd28>
  4045bc:	ldr	x24, [x24, #8]
  4045c0:	add	w22, w22, #0x1
  4045c4:	cbnz	x24, 404590 <ferror@plt+0x560>
  4045c8:	b	4045f4 <ferror@plt+0x5c4>
  4045cc:	mov	x0, xzr
  4045d0:	cbz	x23, 4045f4 <ferror@plt+0x5c4>
  4045d4:	cbz	x0, 404674 <ferror@plt+0x644>
  4045d8:	mov	x0, x21
  4045dc:	bl	40aac4 <ferror@plt+0x6a94>
  4045e0:	mov	x24, x0
  4045e4:	bl	403550 <strlen@plt>
  4045e8:	add	x8, x0, x24
  4045ec:	sturb	wzr, [x8, #-3]
  4045f0:	b	404680 <ferror@plt+0x650>
  4045f4:	cbz	w20, 40460c <ferror@plt+0x5dc>
  4045f8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4045fc:	add	x0, x0, #0x1a5
  404600:	mov	x1, x21
  404604:	mov	x2, x21
  404608:	bl	4075e8 <ferror@plt+0x35b8>
  40460c:	mov	x19, xzr
  404610:	mov	x0, x19
  404614:	ldp	x20, x19, [sp, #96]
  404618:	ldp	x22, x21, [sp, #80]
  40461c:	ldp	x24, x23, [sp, #64]
  404620:	ldp	x26, x25, [sp, #48]
  404624:	ldp	x28, x27, [sp, #32]
  404628:	ldp	x29, x30, [sp, #16]
  40462c:	add	sp, sp, #0x70
  404630:	ret
  404634:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  404638:	add	x1, x1, #0x723
  40463c:	mov	x0, x21
  404640:	mov	x2, xzr
  404644:	bl	41c26c <ferror@plt+0x1823c>
  404648:	mov	w1, wzr
  40464c:	mov	x22, x0
  404650:	bl	40447c <ferror@plt+0x44c>
  404654:	mov	x19, x0
  404658:	mov	x0, x22
  40465c:	bl	411d58 <ferror@plt+0xdd28>
  404660:	cbz	x19, 404578 <ferror@plt+0x548>
  404664:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404668:	add	x0, x0, #0x16b
  40466c:	mov	x1, x21
  404670:	b	404bfc <ferror@plt+0xbcc>
  404674:	mov	x0, x21
  404678:	bl	41c024 <ferror@plt+0x17ff4>
  40467c:	mov	x24, x0
  404680:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404684:	add	x0, x0, #0x242
  404688:	mov	x1, x21
  40468c:	mov	x2, x23
  404690:	bl	407504 <ferror@plt+0x34d4>
  404694:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  404698:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  40469c:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  4046a0:	ldr	w2, [x8, #2340]
  4046a4:	ldr	w3, [x9, #1476]
  4046a8:	ldr	w4, [x10, #1472]
  4046ac:	mov	x0, x24
  4046b0:	mov	x1, x23
  4046b4:	bl	405f1c <ferror@plt+0x1eec>
  4046b8:	mov	x19, x0
  4046bc:	mov	x0, x24
  4046c0:	bl	411d58 <ferror@plt+0xdd28>
  4046c4:	cbz	x19, 404be8 <ferror@plt+0xbb8>
  4046c8:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4046cc:	add	x1, x1, #0x25f
  4046d0:	mov	x0, x23
  4046d4:	bl	403e80 <strstr@plt>
  4046d8:	cbz	x0, 4046e4 <ferror@plt+0x6b4>
  4046dc:	mov	w8, #0x1                   	// #1
  4046e0:	str	w8, [x19, #120]
  4046e4:	mov	x0, x23
  4046e8:	bl	411d58 <ferror@plt+0xdd28>
  4046ec:	ldr	x1, [x19]
  4046f0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4046f4:	add	x0, x0, #0x284
  4046f8:	mov	w2, w22
  4046fc:	str	w22, [x19, #124]
  404700:	bl	407504 <ferror@plt+0x34d4>
  404704:	ldr	x1, [x19]
  404708:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  40470c:	add	x0, x0, #0x2a1
  404710:	bl	407504 <ferror@plt+0x34d4>
  404714:	ldr	x0, [x25, #2352]
  404718:	ldr	x1, [x19]
  40471c:	mov	x2, x19
  404720:	bl	40bafc <ferror@plt+0x7acc>
  404724:	ldr	x26, [x19, #48]
  404728:	cbz	x26, 4047a8 <ferror@plt+0x778>
  40472c:	adrp	x21, 436000 <ferror@plt+0x31fd0>
  404730:	adrp	x22, 40c000 <ferror@plt+0x7fd0>
  404734:	adrp	x23, 40c000 <ferror@plt+0x7fd0>
  404738:	add	x21, x21, #0x2c8
  40473c:	add	x22, x22, #0x638
  404740:	add	x23, x23, #0x61c
  404744:	ldr	x24, [x26]
  404748:	ldr	x1, [x19]
  40474c:	mov	x0, x21
  404750:	ldr	x2, [x24]
  404754:	bl	407504 <ferror@plt+0x34d4>
  404758:	ldr	x0, [x24]
  40475c:	mov	w1, w20
  404760:	bl	40447c <ferror@plt+0x44c>
  404764:	cbz	x0, 404c60 <ferror@plt+0xc30>
  404768:	mov	x25, x0
  40476c:	ldr	x0, [x19, #104]
  404770:	cbnz	x0, 404784 <ferror@plt+0x754>
  404774:	mov	x0, x22
  404778:	mov	x1, x23
  40477c:	bl	40b07c <ferror@plt+0x704c>
  404780:	str	x0, [x19, #104]
  404784:	ldr	x1, [x24]
  404788:	mov	x2, x24
  40478c:	bl	40bafc <ferror@plt+0x7acc>
  404790:	ldr	x0, [x19, #56]
  404794:	mov	x1, x25
  404798:	bl	40c868 <ferror@plt+0x8838>
  40479c:	str	x0, [x19, #56]
  4047a0:	ldr	x26, [x26, #8]
  4047a4:	cbnz	x26, 404744 <ferror@plt+0x714>
  4047a8:	ldr	x26, [x19, #64]
  4047ac:	cbz	x26, 40482c <ferror@plt+0x7fc>
  4047b0:	adrp	x21, 436000 <ferror@plt+0x31fd0>
  4047b4:	adrp	x22, 40c000 <ferror@plt+0x7fd0>
  4047b8:	adrp	x23, 40c000 <ferror@plt+0x7fd0>
  4047bc:	add	x21, x21, #0x318
  4047c0:	add	x22, x22, #0x638
  4047c4:	add	x23, x23, #0x61c
  4047c8:	ldr	x24, [x26]
  4047cc:	ldr	x1, [x19]
  4047d0:	mov	x0, x21
  4047d4:	ldr	x2, [x24]
  4047d8:	bl	407504 <ferror@plt+0x34d4>
  4047dc:	ldr	x0, [x24]
  4047e0:	mov	w1, w20
  4047e4:	bl	40447c <ferror@plt+0x44c>
  4047e8:	cbz	x0, 404c60 <ferror@plt+0xc30>
  4047ec:	mov	x25, x0
  4047f0:	ldr	x0, [x19, #104]
  4047f4:	cbnz	x0, 404808 <ferror@plt+0x7d8>
  4047f8:	mov	x0, x22
  4047fc:	mov	x1, x23
  404800:	bl	40b07c <ferror@plt+0x704c>
  404804:	str	x0, [x19, #104]
  404808:	ldr	x1, [x24]
  40480c:	mov	x2, x24
  404810:	bl	40bafc <ferror@plt+0x7acc>
  404814:	ldr	x0, [x19, #72]
  404818:	mov	x1, x25
  40481c:	bl	40c868 <ferror@plt+0x8838>
  404820:	str	x0, [x19, #72]
  404824:	ldr	x26, [x26, #8]
  404828:	cbnz	x26, 4047c8 <ferror@plt+0x798>
  40482c:	ldr	x0, [x19, #56]
  404830:	bl	40cd2c <ferror@plt+0x8cfc>
  404834:	ldr	x1, [x19, #72]
  404838:	bl	40caac <ferror@plt+0x8a7c>
  40483c:	ldr	x8, [x19, #56]
  404840:	str	x0, [x19, #72]
  404844:	mov	x0, x8
  404848:	bl	40ce04 <ferror@plt+0x8dd4>
  40484c:	ldr	x8, [x19, #72]
  404850:	str	x0, [x19, #56]
  404854:	mov	x0, x8
  404858:	bl	40ce04 <ferror@plt+0x8dd4>
  40485c:	str	x0, [x19, #72]
  404860:	str	xzr, [sp, #8]
  404864:	ldr	x1, [x19]
  404868:	cbz	x1, 404cc8 <ferror@plt+0xc98>
  40486c:	ldr	x8, [x19, #8]
  404870:	cbz	x8, 404ce8 <ferror@plt+0xcb8>
  404874:	ldr	x8, [x19, #16]
  404878:	cbz	x8, 404cf4 <ferror@plt+0xcc4>
  40487c:	ldr	x8, [x19, #24]
  404880:	cbz	x8, 404d00 <ferror@plt+0xcd0>
  404884:	mov	x20, x0
  404888:	cbz	x0, 4048c4 <ferror@plt+0x894>
  40488c:	ldr	x0, [x19, #104]
  404890:	cbz	x0, 4048bc <ferror@plt+0x88c>
  404894:	ldr	x22, [x20]
  404898:	ldr	x1, [x22]
  40489c:	bl	40b878 <ferror@plt+0x7848>
  4048a0:	cbz	x0, 4048bc <ferror@plt+0x88c>
  4048a4:	mov	x21, x0
  4048a8:	ldr	w0, [x0, #8]
  4048ac:	ldr	x1, [x22, #16]
  4048b0:	ldr	x2, [x21, #16]
  4048b4:	bl	40555c <ferror@plt+0x152c>
  4048b8:	cbz	w0, 404c7c <ferror@plt+0xc4c>
  4048bc:	ldr	x20, [x20, #8]
  4048c0:	cbnz	x20, 40488c <ferror@plt+0x85c>
  4048c4:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  4048c8:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  4048cc:	add	x0, x0, #0x638
  4048d0:	add	x1, x1, #0x61c
  4048d4:	bl	40b07c <ferror@plt+0x704c>
  4048d8:	mov	x20, x0
  4048dc:	add	x3, sp, #0x8
  4048e0:	mov	w1, #0x1                   	// #1
  4048e4:	mov	x0, x19
  4048e8:	mov	x2, x20
  4048ec:	bl	4057b8 <ferror@plt+0x1788>
  4048f0:	mov	x0, x20
  4048f4:	bl	40b7d4 <ferror@plt+0x77a4>
  4048f8:	ldr	x20, [sp, #8]
  4048fc:	cbz	x20, 40494c <ferror@plt+0x91c>
  404900:	ldr	x21, [x19, #112]
  404904:	mov	x22, x20
  404908:	cbz	x21, 404944 <ferror@plt+0x914>
  40490c:	ldr	x24, [x22]
  404910:	mov	x25, x21
  404914:	ldr	x23, [x25]
  404918:	ldr	x1, [x24]
  40491c:	ldr	x0, [x23]
  404920:	bl	403b70 <strcmp@plt>
  404924:	cbnz	w0, 40493c <ferror@plt+0x90c>
  404928:	ldr	w0, [x23, #8]
  40492c:	ldr	x1, [x24, #16]
  404930:	ldr	x2, [x23, #16]
  404934:	bl	40555c <ferror@plt+0x152c>
  404938:	cbnz	w0, 404c10 <ferror@plt+0xbe0>
  40493c:	ldr	x25, [x25, #8]
  404940:	cbnz	x25, 404914 <ferror@plt+0x8e4>
  404944:	ldr	x22, [x22, #8]
  404948:	cbnz	x22, 404908 <ferror@plt+0x8d8>
  40494c:	mov	x0, x20
  404950:	bl	40c744 <ferror@plt+0x8714>
  404954:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404958:	add	x0, x0, #0x4a3
  40495c:	bl	408b00 <ferror@plt+0x4ad0>
  404960:	adrp	x8, 436000 <ferror@plt+0x31fd0>
  404964:	add	x8, x8, #0x4c2
  404968:	cmp	x0, #0x0
  40496c:	csel	x1, x8, x0, eq  // eq = none
  404970:	mov	x0, xzr
  404974:	bl	405884 <ferror@plt+0x1854>
  404978:	mov	x22, x0
  40497c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404980:	adrp	x21, 435000 <ferror@plt+0x30fd0>
  404984:	add	x0, x0, #0x5ec
  404988:	add	x21, x21, #0xe38
  40498c:	bl	408b00 <ferror@plt+0x4ad0>
  404990:	cbz	x0, 4049a4 <ferror@plt+0x974>
  404994:	mov	x1, x0
  404998:	mov	x0, x22
  40499c:	bl	405884 <ferror@plt+0x1854>
  4049a0:	mov	x22, x0
  4049a4:	ldr	x0, [x21], #8
  4049a8:	cbnz	x0, 40498c <ferror@plt+0x95c>
  4049ac:	ldr	x28, [x19, #88]
  4049b0:	cbz	x28, 404aa0 <ferror@plt+0xa70>
  4049b4:	adrp	x20, 437000 <ferror@plt+0x32fd0>
  4049b8:	adrp	x21, 436000 <ferror@plt+0x31fd0>
  4049bc:	adrp	x23, 436000 <ferror@plt+0x31fd0>
  4049c0:	mov	w27, wzr
  4049c4:	add	x20, x20, #0x64a
  4049c8:	add	x21, x21, #0x4d3
  4049cc:	add	x23, x23, #0x4f0
  4049d0:	ldr	x24, [x28]
  4049d4:	ldrb	w8, [x24]
  4049d8:	tbz	w8, #3, 404a7c <ferror@plt+0xa4c>
  4049dc:	ldr	x26, [x24, #8]
  4049e0:	mov	w2, #0x2                   	// #2
  4049e4:	mov	x1, x20
  4049e8:	mov	x0, x26
  4049ec:	bl	4038b0 <strncmp@plt>
  4049f0:	mov	w25, #0x2                   	// #2
  4049f4:	cbz	w0, 404a14 <ferror@plt+0x9e4>
  4049f8:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4049fc:	mov	w2, #0x3                   	// #3
  404a00:	mov	x0, x26
  404a04:	add	x1, x1, #0x4cf
  404a08:	bl	4038b0 <strncmp@plt>
  404a0c:	mov	w25, #0x3                   	// #3
  404a10:	cbnz	w0, 404a7c <ferror@plt+0xa4c>
  404a14:	cbz	x22, 404a7c <ferror@plt+0xa4c>
  404a18:	mov	x20, x22
  404a1c:	ldr	x0, [x20]
  404a20:	add	x1, x26, x25
  404a24:	bl	403b70 <strcmp@plt>
  404a28:	cbnz	w0, 404a48 <ferror@plt+0xa18>
  404a2c:	ldr	x1, [x19]
  404a30:	mov	x0, x21
  404a34:	mov	x2, x26
  404a38:	bl	407504 <ferror@plt+0x34d4>
  404a3c:	mov	x0, x23
  404a40:	bl	408b00 <ferror@plt+0x4ad0>
  404a44:	cbz	x0, 404a58 <ferror@plt+0xa28>
  404a48:	ldr	x20, [x20, #8]
  404a4c:	cbz	x20, 404a74 <ferror@plt+0xa44>
  404a50:	ldr	x26, [x24, #8]
  404a54:	b	404a1c <ferror@plt+0x9ec>
  404a58:	ldr	x1, [x24, #8]
  404a5c:	ldr	x2, [x19]
  404a60:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404a64:	add	x0, x0, #0x50f
  404a68:	bl	407504 <ferror@plt+0x34d4>
  404a6c:	add	w27, w27, #0x1
  404a70:	str	xzr, [x28]
  404a74:	adrp	x20, 437000 <ferror@plt+0x32fd0>
  404a78:	add	x20, x20, #0x64a
  404a7c:	ldr	x28, [x28, #8]
  404a80:	cbnz	x28, 4049d0 <ferror@plt+0x9a0>
  404a84:	cbz	w27, 404aa0 <ferror@plt+0xa70>
  404a88:	ldr	x0, [x19, #88]
  404a8c:	mov	x1, xzr
  404a90:	bl	40cadc <ferror@plt+0x8aac>
  404a94:	subs	w27, w27, #0x1
  404a98:	str	x0, [x19, #88]
  404a9c:	b.ne	404a8c <ferror@plt+0xa5c>  // b.any
  404aa0:	adrp	x1, 411000 <ferror@plt+0xcfd0>
  404aa4:	add	x1, x1, #0xd58
  404aa8:	mov	x0, x22
  404aac:	mov	x2, xzr
  404ab0:	bl	40c7b0 <ferror@plt+0x8780>
  404ab4:	mov	x0, x22
  404ab8:	bl	40c744 <ferror@plt+0x8714>
  404abc:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404ac0:	add	x0, x0, #0x52f
  404ac4:	bl	408b00 <ferror@plt+0x4ad0>
  404ac8:	adrp	x8, 436000 <ferror@plt+0x31fd0>
  404acc:	add	x8, x8, #0x54e
  404ad0:	cmp	x0, #0x0
  404ad4:	csel	x1, x8, x0, eq  // eq = none
  404ad8:	mov	x0, xzr
  404adc:	bl	405884 <ferror@plt+0x1854>
  404ae0:	ldr	x24, [x19, #80]
  404ae4:	mov	x22, x0
  404ae8:	cbz	x24, 404c04 <ferror@plt+0xbd4>
  404aec:	adrp	x21, 436000 <ferror@plt+0x31fd0>
  404af0:	adrp	x23, 436000 <ferror@plt+0x31fd0>
  404af4:	adrp	x25, 437000 <ferror@plt+0x32fd0>
  404af8:	mov	w28, wzr
  404afc:	add	x21, x21, #0x55c
  404b00:	add	x23, x23, #0x57e
  404b04:	add	x25, x25, #0x631
  404b08:	str	x22, [sp]
  404b0c:	cbz	x22, 404bb8 <ferror@plt+0xb88>
  404b10:	ldr	x20, [x24]
  404b14:	ldrb	w8, [x20]
  404b18:	tbz	w8, #1, 404bb8 <ferror@plt+0xb88>
  404b1c:	ldr	x27, [x20, #8]
  404b20:	ldr	x26, [x22]
  404b24:	mov	w2, #0x3                   	// #3
  404b28:	mov	x1, x21
  404b2c:	mov	x0, x27
  404b30:	bl	4038b0 <strncmp@plt>
  404b34:	cbnz	w0, 404b48 <ferror@plt+0xb18>
  404b38:	add	x0, x27, #0x3
  404b3c:	mov	x1, x26
  404b40:	bl	403b70 <strcmp@plt>
  404b44:	cbz	w0, 404b6c <ferror@plt+0xb3c>
  404b48:	mov	w2, #0x2                   	// #2
  404b4c:	mov	x0, x27
  404b50:	mov	x1, x25
  404b54:	bl	4038b0 <strncmp@plt>
  404b58:	cbnz	w0, 404b8c <ferror@plt+0xb5c>
  404b5c:	add	x0, x27, #0x2
  404b60:	mov	x1, x26
  404b64:	bl	403b70 <strcmp@plt>
  404b68:	cbnz	w0, 404b8c <ferror@plt+0xb5c>
  404b6c:	ldr	x1, [x19]
  404b70:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404b74:	add	x0, x0, #0x560
  404b78:	mov	x2, x26
  404b7c:	bl	407504 <ferror@plt+0x34d4>
  404b80:	mov	x0, x23
  404b84:	bl	408b00 <ferror@plt+0x4ad0>
  404b88:	cbz	x0, 404b98 <ferror@plt+0xb68>
  404b8c:	ldr	x22, [x22, #8]
  404b90:	cbnz	x22, 404b1c <ferror@plt+0xaec>
  404b94:	b	404bb4 <ferror@plt+0xb84>
  404b98:	str	xzr, [x24]
  404b9c:	ldr	x2, [x19]
  404ba0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404ba4:	add	x0, x0, #0x59b
  404ba8:	mov	x1, x26
  404bac:	add	w28, w28, #0x1
  404bb0:	bl	407504 <ferror@plt+0x34d4>
  404bb4:	ldr	x22, [sp]
  404bb8:	ldr	x24, [x24, #8]
  404bbc:	cbnz	x24, 404b0c <ferror@plt+0xadc>
  404bc0:	mov	x0, x22
  404bc4:	bl	40c744 <ferror@plt+0x8714>
  404bc8:	cbz	w28, 404610 <ferror@plt+0x5e0>
  404bcc:	ldr	x0, [x19, #80]
  404bd0:	mov	x1, xzr
  404bd4:	bl	40cadc <ferror@plt+0x8aac>
  404bd8:	subs	w28, w28, #0x1
  404bdc:	str	x0, [x19, #80]
  404be0:	b.ne	404bd0 <ferror@plt+0xba0>  // b.any
  404be4:	b	404610 <ferror@plt+0x5e0>
  404be8:	mov	x0, x23
  404bec:	bl	411d58 <ferror@plt+0xdd28>
  404bf0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404bf4:	add	x0, x0, #0x26e
  404bf8:	mov	x1, x23
  404bfc:	bl	407504 <ferror@plt+0x34d4>
  404c00:	b	404610 <ferror@plt+0x5e0>
  404c04:	mov	x0, x22
  404c08:	bl	40c744 <ferror@plt+0x8714>
  404c0c:	b	404610 <ferror@plt+0x5e0>
  404c10:	ldr	w0, [x23, #8]
  404c14:	ldr	x19, [x24, #16]
  404c18:	ldr	x20, [x24]
  404c1c:	ldr	x21, [x23]
  404c20:	bl	40563c <ferror@plt+0x160c>
  404c24:	ldp	x9, x8, [x23, #16]
  404c28:	mov	x4, x0
  404c2c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404c30:	add	x0, x0, #0x45d
  404c34:	ldr	x6, [x8]
  404c38:	ldr	x7, [x8, #16]
  404c3c:	adrp	x8, 435000 <ferror@plt+0x30fd0>
  404c40:	add	x8, x8, #0xff5
  404c44:	cmp	x9, #0x0
  404c48:	csel	x5, x8, x9, eq  // eq = none
  404c4c:	mov	x1, x19
  404c50:	mov	x2, x20
  404c54:	mov	x3, x21
  404c58:	bl	4075e8 <ferror@plt+0x35b8>
  404c5c:	b	404c74 <ferror@plt+0xc44>
  404c60:	ldr	x1, [x24]
  404c64:	ldr	x2, [x19]
  404c68:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404c6c:	add	x0, x0, #0x2ed
  404c70:	bl	4075e8 <ferror@plt+0x35b8>
  404c74:	mov	w0, #0x1                   	// #1
  404c78:	bl	403580 <exit@plt>
  404c7c:	ldr	w0, [x21, #8]
  404c80:	ldr	x19, [x19]
  404c84:	ldr	x20, [x22]
  404c88:	bl	40563c <ferror@plt+0x160c>
  404c8c:	ldr	x4, [x21, #16]
  404c90:	ldr	x5, [x22]
  404c94:	ldr	x6, [x22, #16]
  404c98:	mov	x3, x0
  404c9c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404ca0:	add	x0, x0, #0x3fc
  404ca4:	mov	x1, x19
  404ca8:	mov	x2, x20
  404cac:	bl	4075e8 <ferror@plt+0x35b8>
  404cb0:	ldr	x2, [x22, #32]
  404cb4:	cbz	x2, 404c74 <ferror@plt+0xc44>
  404cb8:	ldr	x1, [x22, #8]
  404cbc:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404cc0:	add	x0, x0, #0x436
  404cc4:	b	404c70 <ferror@plt+0xc40>
  404cc8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  404ccc:	ldr	x3, [x8, #2304]
  404cd0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404cd4:	add	x0, x0, #0x345
  404cd8:	mov	w1, #0x49                  	// #73
  404cdc:	mov	w2, #0x1                   	// #1
  404ce0:	bl	403d20 <fwrite@plt>
  404ce4:	b	404c74 <ferror@plt+0xc44>
  404ce8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404cec:	add	x0, x0, #0x38f
  404cf0:	b	404d08 <ferror@plt+0xcd8>
  404cf4:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404cf8:	add	x0, x0, #0x3b0
  404cfc:	b	404d08 <ferror@plt+0xcd8>
  404d00:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404d04:	add	x0, x0, #0x3d4
  404d08:	bl	4075e8 <ferror@plt+0x35b8>
  404d0c:	b	404c74 <ferror@plt+0xc44>
  404d10:	mov	w1, wzr
  404d14:	b	40447c <ferror@plt+0x44c>
  404d18:	stp	x29, x30, [sp, #-64]!
  404d1c:	stp	x20, x19, [sp, #48]
  404d20:	mov	x20, x0
  404d24:	mov	x0, xzr
  404d28:	str	x23, [sp, #16]
  404d2c:	stp	x22, x21, [sp, #32]
  404d30:	mov	x29, sp
  404d34:	mov	w21, w1
  404d38:	bl	41e1a8 <ferror@plt+0x1a178>
  404d3c:	mov	x19, x0
  404d40:	and	w22, w21, #0xff
  404d44:	tbz	w21, #4, 404d84 <ferror@plt+0xd54>
  404d48:	mov	w1, #0x10                  	// #16
  404d4c:	mov	w3, #0x1                   	// #1
  404d50:	mov	x0, x20
  404d54:	mov	w2, wzr
  404d58:	bl	404eac <ferror@plt+0xe7c>
  404d5c:	mov	x21, x0
  404d60:	adrp	x0, 435000 <ferror@plt+0x30fd0>
  404d64:	add	x0, x0, #0xeb4
  404d68:	mov	x1, x21
  404d6c:	bl	407504 <ferror@plt+0x34d4>
  404d70:	mov	x0, x19
  404d74:	mov	x1, x21
  404d78:	bl	41e570 <ferror@plt+0x1a540>
  404d7c:	mov	x0, x21
  404d80:	bl	411d58 <ferror@plt+0xdd28>
  404d84:	tbz	w22, #3, 404dc4 <ferror@plt+0xd94>
  404d88:	mov	w1, #0x8                   	// #8
  404d8c:	mov	w2, #0x1                   	// #1
  404d90:	mov	w3, #0x1                   	// #1
  404d94:	mov	x0, x20
  404d98:	bl	404eac <ferror@plt+0xe7c>
  404d9c:	mov	x21, x0
  404da0:	adrp	x0, 435000 <ferror@plt+0x30fd0>
  404da4:	add	x0, x0, #0xed5
  404da8:	mov	x1, x21
  404dac:	bl	407504 <ferror@plt+0x34d4>
  404db0:	mov	x0, x19
  404db4:	mov	x1, x21
  404db8:	bl	41e570 <ferror@plt+0x1a540>
  404dbc:	mov	x0, x21
  404dc0:	bl	411d58 <ferror@plt+0xdd28>
  404dc4:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  404dc8:	tbz	w22, #1, 404e10 <ferror@plt+0xde0>
  404dcc:	ldr	w8, [x23, #1476]
  404dd0:	mov	w1, #0x2                   	// #2
  404dd4:	mov	w2, #0x1                   	// #1
  404dd8:	mov	x0, x20
  404ddc:	cmp	w8, #0x0
  404de0:	cset	w3, eq  // eq = none
  404de4:	bl	404eac <ferror@plt+0xe7c>
  404de8:	mov	x21, x0
  404dec:	adrp	x0, 435000 <ferror@plt+0x30fd0>
  404df0:	add	x0, x0, #0xef2
  404df4:	mov	x1, x21
  404df8:	bl	407504 <ferror@plt+0x34d4>
  404dfc:	mov	x0, x19
  404e00:	mov	x1, x21
  404e04:	bl	41e570 <ferror@plt+0x1a540>
  404e08:	mov	x0, x21
  404e0c:	bl	411d58 <ferror@plt+0xdd28>
  404e10:	mov	w8, #0x5                   	// #5
  404e14:	ands	w1, w22, w8
  404e18:	b.eq	404e5c <ferror@plt+0xe2c>  // b.none
  404e1c:	ldr	w8, [x23, #1476]
  404e20:	mov	x0, x20
  404e24:	mov	w2, wzr
  404e28:	cmp	w8, #0x0
  404e2c:	cset	w3, eq  // eq = none
  404e30:	bl	404eac <ferror@plt+0xe7c>
  404e34:	mov	x20, x0
  404e38:	adrp	x0, 435000 <ferror@plt+0x30fd0>
  404e3c:	add	x0, x0, #0xf0d
  404e40:	mov	x1, x20
  404e44:	bl	407504 <ferror@plt+0x34d4>
  404e48:	mov	x0, x19
  404e4c:	mov	x1, x20
  404e50:	bl	41e570 <ferror@plt+0x1a540>
  404e54:	mov	x0, x20
  404e58:	bl	411d58 <ferror@plt+0xdd28>
  404e5c:	ldr	x8, [x19, #8]
  404e60:	cbz	x8, 404e80 <ferror@plt+0xe50>
  404e64:	ldr	x9, [x19]
  404e68:	sub	x1, x8, #0x1
  404e6c:	ldrb	w8, [x9, x1]
  404e70:	cmp	w8, #0x20
  404e74:	b.ne	404e80 <ferror@plt+0xe50>  // b.any
  404e78:	mov	x0, x19
  404e7c:	bl	41e518 <ferror@plt+0x1a4e8>
  404e80:	ldr	x1, [x19]
  404e84:	adrp	x0, 435000 <ferror@plt+0x30fd0>
  404e88:	add	x0, x0, #0xf35
  404e8c:	bl	407504 <ferror@plt+0x34d4>
  404e90:	mov	x0, x19
  404e94:	ldp	x20, x19, [sp, #48]
  404e98:	ldp	x22, x21, [sp, #32]
  404e9c:	ldr	x23, [sp, #16]
  404ea0:	mov	w1, wzr
  404ea4:	ldp	x29, x30, [sp], #64
  404ea8:	b	41e358 <ferror@plt+0x1a328>
  404eac:	sub	sp, sp, #0x70
  404eb0:	stp	x24, x23, [sp, #64]
  404eb4:	stp	x20, x19, [sp, #96]
  404eb8:	mov	w20, w1
  404ebc:	mov	x23, x0
  404ec0:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  404ec4:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  404ec8:	add	x0, x0, #0x638
  404ecc:	add	x1, x1, #0x61c
  404ed0:	stp	x29, x30, [sp, #16]
  404ed4:	stp	x28, x27, [sp, #32]
  404ed8:	stp	x26, x25, [sp, #48]
  404edc:	stp	x22, x21, [sp, #80]
  404ee0:	add	x29, sp, #0x10
  404ee4:	mov	w21, w3
  404ee8:	mov	w19, w2
  404eec:	str	xzr, [sp, #8]
  404ef0:	bl	40b07c <ferror@plt+0x704c>
  404ef4:	mov	x22, x0
  404ef8:	mov	x0, x23
  404efc:	bl	40c848 <ferror@plt+0x8818>
  404f00:	cbz	x0, 404f2c <ferror@plt+0xefc>
  404f04:	mov	x23, x0
  404f08:	ldr	x0, [x23]
  404f0c:	add	x3, sp, #0x8
  404f10:	mov	w1, w21
  404f14:	mov	x2, x22
  404f18:	bl	4057b8 <ferror@plt+0x1788>
  404f1c:	ldr	x23, [x23, #16]
  404f20:	cbnz	x23, 404f08 <ferror@plt+0xed8>
  404f24:	ldr	x21, [sp, #8]
  404f28:	b	404f30 <ferror@plt+0xf00>
  404f2c:	mov	x21, xzr
  404f30:	mov	x0, x22
  404f34:	bl	40b7d4 <ferror@plt+0x77a4>
  404f38:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404f3c:	add	x0, x0, #0x612
  404f40:	mov	x1, x21
  404f44:	bl	4058fc <ferror@plt+0x18cc>
  404f48:	cbz	w19, 404f84 <ferror@plt+0xf54>
  404f4c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404f50:	add	x0, x0, #0x61f
  404f54:	mov	x1, x21
  404f58:	bl	4058fc <ferror@plt+0x18cc>
  404f5c:	adrp	x1, 405000 <ferror@plt+0xfd0>
  404f60:	add	x1, x1, #0x954
  404f64:	mov	x0, x21
  404f68:	bl	40d0d4 <ferror@plt+0x90a4>
  404f6c:	mov	x21, x0
  404f70:	str	x0, [sp, #8]
  404f74:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  404f78:	add	x0, x0, #0x628
  404f7c:	mov	x1, x21
  404f80:	bl	4058fc <ferror@plt+0x18cc>
  404f84:	cbz	x21, 405014 <ferror@plt+0xfe4>
  404f88:	mov	x22, xzr
  404f8c:	mov	x19, xzr
  404f90:	and	w23, w20, #0x7
  404f94:	mov	w24, #0x50                  	// #80
  404f98:	mov	w25, #0x58                  	// #88
  404f9c:	mov	x26, x21
  404fa0:	ldr	x8, [x26]
  404fa4:	cmp	w23, #0x0
  404fa8:	csel	x9, x25, x24, eq  // eq = none
  404fac:	ldr	x27, [x8, x9]
  404fb0:	cbz	x27, 405008 <ferror@plt+0xfd8>
  404fb4:	ldr	x1, [x27]
  404fb8:	ldrb	w8, [x1]
  404fbc:	tst	w20, w8
  404fc0:	b.eq	405000 <ferror@plt+0xfd0>  // b.none
  404fc4:	cbnz	x22, 404fdc <ferror@plt+0xfac>
  404fc8:	mov	x0, xzr
  404fcc:	bl	40c868 <ferror@plt+0x8838>
  404fd0:	mov	x19, x0
  404fd4:	mov	x22, x0
  404fd8:	b	405000 <ferror@plt+0xfd0>
  404fdc:	mov	x0, x22
  404fe0:	bl	40c7f0 <ferror@plt+0x87c0>
  404fe4:	cbz	x0, 404ffc <ferror@plt+0xfcc>
  404fe8:	ldr	x1, [x27]
  404fec:	mov	x0, x22
  404ff0:	bl	40c7f0 <ferror@plt+0x87c0>
  404ff4:	ldr	x22, [x0, #8]
  404ff8:	b	405000 <ferror@plt+0xfd0>
  404ffc:	mov	x22, xzr
  405000:	ldr	x27, [x27, #8]
  405004:	cbnz	x27, 404fb4 <ferror@plt+0xf84>
  405008:	ldr	x26, [x26, #8]
  40500c:	cbnz	x26, 404fa0 <ferror@plt+0xf70>
  405010:	b	405018 <ferror@plt+0xfe8>
  405014:	mov	x19, xzr
  405018:	mov	x0, x21
  40501c:	bl	40c744 <ferror@plt+0x8714>
  405020:	cbz	x19, 4050a8 <ferror@plt+0x1078>
  405024:	ldr	x21, [x19, #8]
  405028:	cbz	x21, 4050bc <ferror@plt+0x108c>
  40502c:	adrp	x20, 436000 <ferror@plt+0x31fd0>
  405030:	add	x20, x20, #0x636
  405034:	ldr	x8, [x21, #16]
  405038:	ldr	x22, [x21]
  40503c:	ldr	x8, [x8]
  405040:	ldrb	w9, [x22]
  405044:	ldrb	w10, [x8]
  405048:	cmp	w9, w10
  40504c:	b.ne	405088 <ferror@plt+0x1058>  // b.any
  405050:	ldr	x0, [x22, #8]
  405054:	ldr	x1, [x8, #8]
  405058:	bl	42139c <ferror@plt+0x1d36c>
  40505c:	cbnz	w0, 405088 <ferror@plt+0x1058>
  405060:	ldr	x1, [x22, #8]
  405064:	mov	x0, x20
  405068:	bl	407504 <ferror@plt+0x34d4>
  40506c:	ldr	x22, [x21, #16]
  405070:	mov	x0, x19
  405074:	mov	x1, x21
  405078:	bl	40cc08 <ferror@plt+0x8bd8>
  40507c:	mov	x19, x0
  405080:	mov	x21, x22
  405084:	cbz	x22, 405090 <ferror@plt+0x1060>
  405088:	ldr	x21, [x21, #8]
  40508c:	cbnz	x21, 405034 <ferror@plt+0x1004>
  405090:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  405094:	add	x0, x0, #0xecb
  405098:	bl	41e1a8 <ferror@plt+0x1a178>
  40509c:	mov	x20, x0
  4050a0:	cbnz	x19, 4050cc <ferror@plt+0x109c>
  4050a4:	b	405238 <ferror@plt+0x1208>
  4050a8:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  4050ac:	add	x0, x0, #0xecb
  4050b0:	bl	41e1a8 <ferror@plt+0x1a178>
  4050b4:	mov	x20, x0
  4050b8:	b	405238 <ferror@plt+0x1208>
  4050bc:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  4050c0:	add	x0, x0, #0xecb
  4050c4:	bl	41e1a8 <ferror@plt+0x1a178>
  4050c8:	mov	x20, x0
  4050cc:	adrp	x21, 437000 <ferror@plt+0x32fd0>
  4050d0:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  4050d4:	mov	w25, #0x20                  	// #32
  4050d8:	mov	w26, #0xa                   	// #10
  4050dc:	mov	w27, #0x2d                  	// #45
  4050e0:	add	x21, x21, #0x64a
  4050e4:	mov	x28, x19
  4050e8:	ldr	x8, [x28]
  4050ec:	ldr	x9, [x24, #2376]
  4050f0:	ldr	x22, [x8, #8]
  4050f4:	cbz	x9, 405164 <ferror@plt+0x1134>
  4050f8:	ldrb	w8, [x8]
  4050fc:	tst	w8, w26
  405100:	b.eq	405164 <ferror@plt+0x1134>  // b.none
  405104:	tbz	w8, #3, 405170 <ferror@plt+0x1140>
  405108:	mov	w2, #0x2                   	// #2
  40510c:	mov	x0, x22
  405110:	mov	x1, x21
  405114:	bl	4038b0 <strncmp@plt>
  405118:	cbz	w0, 405170 <ferror@plt+0x1140>
  40511c:	mov	w1, #0x20                  	// #32
  405120:	mov	x0, x22
  405124:	bl	403ce0 <strchr@plt>
  405128:	cbz	x0, 405274 <ferror@plt+0x1244>
  40512c:	mov	x23, x0
  405130:	ldrb	w8, [x23, #1]!
  405134:	cbz	w8, 405274 <ferror@plt+0x1244>
  405138:	sub	x8, x0, x22
  40513c:	add	x2, x8, #0x1
  405140:	mov	x0, x20
  405144:	mov	x1, x22
  405148:	bl	41e254 <ferror@plt+0x1a224>
  40514c:	ldr	x1, [x24, #2376]
  405150:	mov	x0, x20
  405154:	bl	41e570 <ferror@plt+0x1a540>
  405158:	mov	x0, x20
  40515c:	mov	x1, x23
  405160:	b	4051f4 <ferror@plt+0x11c4>
  405164:	mov	x0, x20
  405168:	mov	x1, x22
  40516c:	b	4051f4 <ferror@plt+0x11c4>
  405170:	ldp	x8, x10, [x20, #8]
  405174:	add	x9, x8, #0x1
  405178:	cmp	x9, x10
  40517c:	b.cs	405198 <ferror@plt+0x1168>  // b.hs, b.nlast
  405180:	ldr	x10, [x20]
  405184:	str	x9, [x20, #8]
  405188:	strb	w27, [x10, x8]
  40518c:	ldp	x8, x9, [x20]
  405190:	strb	wzr, [x8, x9]
  405194:	b	4051a8 <ferror@plt+0x1178>
  405198:	mov	x1, #0xffffffffffffffff    	// #-1
  40519c:	mov	w2, #0x2d                  	// #45
  4051a0:	mov	x0, x20
  4051a4:	bl	41eaec <ferror@plt+0x1aabc>
  4051a8:	ldp	x8, x10, [x20, #8]
  4051ac:	ldrb	w2, [x22, #1]
  4051b0:	add	x9, x8, #0x1
  4051b4:	cmp	x9, x10
  4051b8:	b.cs	4051d4 <ferror@plt+0x11a4>  // b.hs, b.nlast
  4051bc:	ldr	x10, [x20]
  4051c0:	str	x9, [x20, #8]
  4051c4:	strb	w2, [x10, x8]
  4051c8:	ldp	x8, x9, [x20]
  4051cc:	strb	wzr, [x8, x9]
  4051d0:	b	4051e0 <ferror@plt+0x11b0>
  4051d4:	mov	x1, #0xffffffffffffffff    	// #-1
  4051d8:	mov	x0, x20
  4051dc:	bl	41eaec <ferror@plt+0x1aabc>
  4051e0:	ldr	x1, [x24, #2376]
  4051e4:	mov	x0, x20
  4051e8:	bl	41e570 <ferror@plt+0x1a540>
  4051ec:	add	x1, x22, #0x2
  4051f0:	mov	x0, x20
  4051f4:	bl	41e570 <ferror@plt+0x1a540>
  4051f8:	ldp	x8, x10, [x20, #8]
  4051fc:	add	x9, x8, #0x1
  405200:	cmp	x9, x10
  405204:	b.cs	405220 <ferror@plt+0x11f0>  // b.hs, b.nlast
  405208:	ldr	x10, [x20]
  40520c:	str	x9, [x20, #8]
  405210:	strb	w25, [x10, x8]
  405214:	ldp	x8, x9, [x20]
  405218:	strb	wzr, [x8, x9]
  40521c:	b	405230 <ferror@plt+0x1200>
  405220:	mov	x1, #0xffffffffffffffff    	// #-1
  405224:	mov	w2, #0x20                  	// #32
  405228:	mov	x0, x20
  40522c:	bl	41eaec <ferror@plt+0x1aabc>
  405230:	ldr	x28, [x28, #8]
  405234:	cbnz	x28, 4050e8 <ferror@plt+0x10b8>
  405238:	ldr	x21, [x20]
  40523c:	mov	x0, x20
  405240:	mov	w1, wzr
  405244:	bl	41e358 <ferror@plt+0x1a328>
  405248:	mov	x0, x19
  40524c:	bl	40c744 <ferror@plt+0x8714>
  405250:	mov	x0, x21
  405254:	ldp	x20, x19, [sp, #96]
  405258:	ldp	x22, x21, [sp, #80]
  40525c:	ldp	x24, x23, [sp, #64]
  405260:	ldp	x26, x25, [sp, #48]
  405264:	ldp	x28, x27, [sp, #32]
  405268:	ldp	x29, x30, [sp, #16]
  40526c:	add	sp, sp, #0x70
  405270:	ret
  405274:	adrp	x1, 435000 <ferror@plt+0x30fd0>
  405278:	adrp	x3, 436000 <ferror@plt+0x31fd0>
  40527c:	adrp	x4, 436000 <ferror@plt+0x31fd0>
  405280:	add	x1, x1, #0xfd7
  405284:	add	x3, x3, #0x650
  405288:	add	x4, x4, #0x664
  40528c:	mov	w2, #0x1ba                 	// #442
  405290:	mov	x0, xzr
  405294:	bl	421e64 <ferror@plt+0x1de34>
  405298:	stp	x29, x30, [sp, #-48]!
  40529c:	stp	x22, x21, [sp, #16]
  4052a0:	stp	x20, x19, [sp, #32]
  4052a4:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  4052a8:	ldr	x8, [x21, #2360]
  4052ac:	mov	x19, x1
  4052b0:	mov	x20, x0
  4052b4:	mov	x29, sp
  4052b8:	cbnz	x8, 4052d8 <ferror@plt+0x12a8>
  4052bc:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  4052c0:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  4052c4:	add	x0, x0, #0x638
  4052c8:	add	x1, x1, #0x61c
  4052cc:	bl	40b07c <ferror@plt+0x704c>
  4052d0:	mov	x8, x0
  4052d4:	str	x0, [x21, #2360]
  4052d8:	mov	x0, x8
  4052dc:	mov	x1, x20
  4052e0:	bl	40b878 <ferror@plt+0x7848>
  4052e4:	cbnz	x0, 405330 <ferror@plt+0x1300>
  4052e8:	ldr	x21, [x21, #2360]
  4052ec:	mov	x0, x20
  4052f0:	bl	41c024 <ferror@plt+0x17ff4>
  4052f4:	mov	x22, x0
  4052f8:	mov	x0, x19
  4052fc:	bl	41c024 <ferror@plt+0x17ff4>
  405300:	mov	x2, x0
  405304:	mov	x0, x21
  405308:	mov	x1, x22
  40530c:	bl	40bafc <ferror@plt+0x7acc>
  405310:	mov	x1, x20
  405314:	mov	x2, x19
  405318:	ldp	x20, x19, [sp, #32]
  40531c:	ldp	x22, x21, [sp, #16]
  405320:	adrp	x0, 435000 <ferror@plt+0x30fd0>
  405324:	add	x0, x0, #0xf78
  405328:	ldp	x29, x30, [sp], #48
  40532c:	b	407504 <ferror@plt+0x34d4>
  405330:	adrp	x0, 435000 <ferror@plt+0x30fd0>
  405334:	add	x0, x0, #0xf52
  405338:	mov	x1, x20
  40533c:	bl	4075e8 <ferror@plt+0x35b8>
  405340:	mov	w0, #0x1                   	// #1
  405344:	bl	403580 <exit@plt>
  405348:	stp	x29, x30, [sp, #-48]!
  40534c:	mov	x3, x1
  405350:	mov	x1, x0
  405354:	adrp	x0, 435000 <ferror@plt+0x30fd0>
  405358:	adrp	x2, 435000 <ferror@plt+0x30fd0>
  40535c:	add	x0, x0, #0xfa0
  405360:	add	x2, x2, #0xfaa
  405364:	mov	x4, xzr
  405368:	stp	x22, x21, [sp, #16]
  40536c:	stp	x20, x19, [sp, #32]
  405370:	mov	x29, sp
  405374:	bl	41c26c <ferror@plt+0x1823c>
  405378:	mov	x19, x0
  40537c:	ldrb	w0, [x0]
  405380:	cbz	w0, 4053bc <ferror@plt+0x138c>
  405384:	adrp	x8, 43c000 <ferror@plt+0x37fd0>
  405388:	ldr	x20, [x8, #2272]
  40538c:	add	x21, x19, #0x1
  405390:	mov	w22, #0x5f                  	// #95
  405394:	bl	41cac4 <ferror@plt+0x18a94>
  405398:	mov	w8, w0
  40539c:	and	x9, x8, #0xff
  4053a0:	ldrh	w9, [x20, x9, lsl #1]
  4053a4:	ldrb	w0, [x21]
  4053a8:	tst	w9, #0x1
  4053ac:	csel	w8, w22, w8, eq  // eq = none
  4053b0:	sturb	w8, [x21, #-1]
  4053b4:	add	x21, x21, #0x1
  4053b8:	cbnz	w0, 405394 <ferror@plt+0x1364>
  4053bc:	mov	x0, x19
  4053c0:	ldp	x20, x19, [sp, #32]
  4053c4:	ldp	x22, x21, [sp, #16]
  4053c8:	ldp	x29, x30, [sp], #48
  4053cc:	ret
  4053d0:	stp	x29, x30, [sp, #-64]!
  4053d4:	stp	x22, x21, [sp, #32]
  4053d8:	stp	x20, x19, [sp, #48]
  4053dc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4053e0:	ldr	x8, [x8, #2360]
  4053e4:	mov	x19, x1
  4053e8:	mov	x20, x0
  4053ec:	str	x23, [sp, #16]
  4053f0:	mov	x29, sp
  4053f4:	cbz	x8, 405410 <ferror@plt+0x13e0>
  4053f8:	mov	x0, x8
  4053fc:	mov	x1, x19
  405400:	bl	40b878 <ferror@plt+0x7848>
  405404:	bl	41c024 <ferror@plt+0x17ff4>
  405408:	mov	x21, x0
  40540c:	b	405414 <ferror@plt+0x13e4>
  405410:	mov	x21, xzr
  405414:	ldr	x0, [x20]
  405418:	cbz	x0, 405454 <ferror@plt+0x1424>
  40541c:	mov	x1, x19
  405420:	bl	405348 <ferror@plt+0x1318>
  405424:	mov	x23, x0
  405428:	bl	408b00 <ferror@plt+0x4ad0>
  40542c:	mov	x22, x0
  405430:	mov	x0, x23
  405434:	bl	411d58 <ferror@plt+0xdd28>
  405438:	cbz	x22, 405454 <ferror@plt+0x1424>
  40543c:	adrp	x0, 435000 <ferror@plt+0x30fd0>
  405440:	add	x0, x0, #0xfac
  405444:	mov	x1, x19
  405448:	bl	407504 <ferror@plt+0x34d4>
  40544c:	mov	x0, x22
  405450:	b	405480 <ferror@plt+0x1450>
  405454:	cbz	x21, 405470 <ferror@plt+0x1440>
  405458:	mov	x0, x21
  40545c:	ldp	x20, x19, [sp, #48]
  405460:	ldp	x22, x21, [sp, #32]
  405464:	ldr	x23, [sp, #16]
  405468:	ldp	x29, x30, [sp], #64
  40546c:	ret
  405470:	ldr	x0, [x20, #96]
  405474:	cbz	x0, 405494 <ferror@plt+0x1464>
  405478:	mov	x1, x19
  40547c:	bl	40b878 <ferror@plt+0x7848>
  405480:	ldp	x20, x19, [sp, #48]
  405484:	ldp	x22, x21, [sp, #32]
  405488:	ldr	x23, [sp, #16]
  40548c:	ldp	x29, x30, [sp], #64
  405490:	b	41c024 <ferror@plt+0x17ff4>
  405494:	mov	x21, xzr
  405498:	b	405458 <ferror@plt+0x1428>
  40549c:	stp	x29, x30, [sp, #-64]!
  4054a0:	stp	x20, x19, [sp, #48]
  4054a4:	mov	x20, x0
  4054a8:	mov	x0, xzr
  4054ac:	str	x23, [sp, #16]
  4054b0:	stp	x22, x21, [sp, #32]
  4054b4:	mov	x29, sp
  4054b8:	mov	x19, x1
  4054bc:	bl	41e1a8 <ferror@plt+0x1a178>
  4054c0:	mov	x21, x0
  4054c4:	cbz	x20, 40553c <ferror@plt+0x150c>
  4054c8:	mov	w23, #0x20                  	// #32
  4054cc:	ldr	x0, [x20]
  4054d0:	mov	x1, x19
  4054d4:	bl	406c20 <ferror@plt+0x2bf0>
  4054d8:	cbz	x0, 405534 <ferror@plt+0x1504>
  4054dc:	ldr	x8, [x21, #8]
  4054e0:	mov	x22, x0
  4054e4:	cbz	x8, 405520 <ferror@plt+0x14f0>
  4054e8:	ldr	x10, [x21, #16]
  4054ec:	add	x9, x8, #0x1
  4054f0:	cmp	x9, x10
  4054f4:	b.cs	405510 <ferror@plt+0x14e0>  // b.hs, b.nlast
  4054f8:	ldr	x10, [x21]
  4054fc:	str	x9, [x21, #8]
  405500:	strb	w23, [x10, x8]
  405504:	ldp	x8, x9, [x21]
  405508:	strb	wzr, [x8, x9]
  40550c:	b	405520 <ferror@plt+0x14f0>
  405510:	mov	x1, #0xffffffffffffffff    	// #-1
  405514:	mov	w2, #0x20                  	// #32
  405518:	mov	x0, x21
  40551c:	bl	41eaec <ferror@plt+0x1aabc>
  405520:	mov	x0, x21
  405524:	mov	x1, x22
  405528:	bl	41e570 <ferror@plt+0x1a540>
  40552c:	mov	x0, x22
  405530:	bl	411d58 <ferror@plt+0xdd28>
  405534:	ldr	x20, [x20, #8]
  405538:	cbnz	x20, 4054cc <ferror@plt+0x149c>
  40553c:	mov	x0, x21
  405540:	ldp	x20, x19, [sp, #48]
  405544:	ldp	x22, x21, [sp, #32]
  405548:	ldr	x23, [sp, #16]
  40554c:	mov	w1, wzr
  405550:	ldp	x29, x30, [sp], #64
  405554:	b	41e358 <ferror@plt+0x1a328>
  405558:	b	407264 <ferror@plt+0x3234>
  40555c:	stp	x29, x30, [sp, #-16]!
  405560:	cmp	w0, #0x6
  405564:	mov	x29, sp
  405568:	b.hi	40561c <ferror@plt+0x15ec>  // b.pmore
  40556c:	adrp	x9, 435000 <ferror@plt+0x30fd0>
  405570:	mov	w8, w0
  405574:	add	x9, x9, #0xe28
  405578:	adr	x10, 40558c <ferror@plt+0x155c>
  40557c:	ldrb	w11, [x9, x8]
  405580:	add	x10, x10, x11, lsl #2
  405584:	mov	w0, #0x1                   	// #1
  405588:	br	x10
  40558c:	mov	x0, x1
  405590:	mov	x1, x2
  405594:	bl	407264 <ferror@plt+0x3234>
  405598:	lsr	w0, w0, #31
  40559c:	b	405614 <ferror@plt+0x15e4>
  4055a0:	mov	x0, x1
  4055a4:	mov	x1, x2
  4055a8:	bl	407264 <ferror@plt+0x3234>
  4055ac:	mvn	w8, w0
  4055b0:	lsr	w0, w8, #31
  4055b4:	b	405614 <ferror@plt+0x15e4>
  4055b8:	mov	x0, x1
  4055bc:	mov	x1, x2
  4055c0:	bl	407264 <ferror@plt+0x3234>
  4055c4:	cmp	w0, #0x0
  4055c8:	cset	w0, gt
  4055cc:	b	405614 <ferror@plt+0x15e4>
  4055d0:	mov	x0, x1
  4055d4:	mov	x1, x2
  4055d8:	bl	407264 <ferror@plt+0x3234>
  4055dc:	cmp	w0, #0x1
  4055e0:	cset	w0, lt  // lt = tstop
  4055e4:	b	405614 <ferror@plt+0x15e4>
  4055e8:	mov	x0, x1
  4055ec:	mov	x1, x2
  4055f0:	bl	407264 <ferror@plt+0x3234>
  4055f4:	cmp	w0, #0x0
  4055f8:	cset	w0, eq  // eq = none
  4055fc:	b	405614 <ferror@plt+0x15e4>
  405600:	mov	x0, x1
  405604:	mov	x1, x2
  405608:	bl	407264 <ferror@plt+0x3234>
  40560c:	cmp	w0, #0x0
  405610:	cset	w0, ne  // ne = any
  405614:	ldp	x29, x30, [sp], #16
  405618:	ret
  40561c:	adrp	x1, 435000 <ferror@plt+0x30fd0>
  405620:	adrp	x3, 435000 <ferror@plt+0x30fd0>
  405624:	add	x1, x1, #0xfd7
  405628:	add	x3, x3, #0xfdd
  40562c:	mov	w2, #0x45b                 	// #1115
  405630:	mov	x0, xzr
  405634:	mov	x4, xzr
  405638:	bl	421e64 <ferror@plt+0x1de34>
  40563c:	stp	x29, x30, [sp, #-16]!
  405640:	cmp	w0, #0x7
  405644:	mov	x29, sp
  405648:	b.cs	405660 <ferror@plt+0x1630>  // b.hs, b.nlast
  40564c:	adrp	x8, 435000 <ferror@plt+0x30fd0>
  405650:	add	x8, x8, #0xe50
  405654:	ldr	x0, [x8, w0, sxtw #3]
  405658:	ldp	x29, x30, [sp], #16
  40565c:	ret
  405660:	adrp	x1, 435000 <ferror@plt+0x30fd0>
  405664:	adrp	x3, 435000 <ferror@plt+0x30fd0>
  405668:	add	x1, x1, #0xfd7
  40566c:	add	x3, x3, #0xffb
  405670:	mov	w2, #0x484                 	// #1156
  405674:	mov	x0, xzr
  405678:	mov	x4, xzr
  40567c:	bl	421e64 <ferror@plt+0x1de34>
  405680:	stp	x29, x30, [sp, #-32]!
  405684:	str	x19, [sp, #16]
  405688:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  40568c:	ldr	x0, [x19, #2352]
  405690:	mov	x29, sp
  405694:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  405698:	mov	w9, #0x1                   	// #1
  40569c:	adrp	x1, 405000 <ferror@plt+0xfd0>
  4056a0:	str	w9, [x8, #2340]
  4056a4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4056a8:	add	x1, x1, #0x6e0
  4056ac:	add	x2, x29, #0x1c
  4056b0:	str	wzr, [x29, #28]
  4056b4:	str	w9, [x8, #1472]
  4056b8:	bl	40c2e4 <ferror@plt+0x82b4>
  4056bc:	ldrsw	x8, [x29, #28]
  4056c0:	ldr	x0, [x19, #2352]
  4056c4:	adrp	x1, 405000 <ferror@plt+0xfd0>
  4056c8:	add	x1, x1, #0x710
  4056cc:	add	x2, x8, #0x1
  4056d0:	bl	40c2e4 <ferror@plt+0x82b4>
  4056d4:	ldr	x19, [sp, #16]
  4056d8:	ldp	x29, x30, [sp], #32
  4056dc:	ret
  4056e0:	stp	x29, x30, [sp, #-32]!
  4056e4:	stp	x20, x19, [sp, #16]
  4056e8:	ldrsw	x20, [x2]
  4056ec:	mov	x29, sp
  4056f0:	mov	x19, x2
  4056f4:	bl	403550 <strlen@plt>
  4056f8:	cmp	x0, x20
  4056fc:	csel	x8, x20, x0, cc  // cc = lo, ul, last
  405700:	str	w8, [x19]
  405704:	ldp	x20, x19, [sp, #16]
  405708:	ldp	x29, x30, [sp], #32
  40570c:	ret
  405710:	stp	x29, x30, [sp, #-32]!
  405714:	stp	x20, x19, [sp, #16]
  405718:	ldr	x0, [x1]
  40571c:	mov	x29, sp
  405720:	mov	x19, x1
  405724:	sxtw	x20, w2
  405728:	bl	403550 <strlen@plt>
  40572c:	sub	x0, x20, x0
  405730:	mov	w1, #0x20                  	// #32
  405734:	bl	41c104 <ferror@plt+0x180d4>
  405738:	ldp	x1, x3, [x19]
  40573c:	ldr	x4, [x19, #24]
  405740:	mov	x19, x0
  405744:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  405748:	add	x0, x0, #0x686
  40574c:	mov	x2, x19
  405750:	bl	403f10 <printf@plt>
  405754:	mov	x0, x19
  405758:	ldp	x20, x19, [sp, #16]
  40575c:	ldp	x29, x30, [sp], #32
  405760:	b	411d58 <ferror@plt+0xdd28>
  405764:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  405768:	str	wzr, [x8, #1476]
  40576c:	ret
  405770:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  405774:	mov	w9, #0x1                   	// #1
  405778:	str	w9, [x8, #1476]
  40577c:	ret
  405780:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  405784:	str	wzr, [x8, #2340]
  405788:	ret
  40578c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  405790:	mov	w9, #0x1                   	// #1
  405794:	str	w9, [x8, #2340]
  405798:	ret
  40579c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4057a0:	str	wzr, [x8, #1472]
  4057a4:	ret
  4057a8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4057ac:	mov	w9, #0x1                   	// #1
  4057b0:	str	w9, [x8, #1472]
  4057b4:	ret
  4057b8:	stp	x29, x30, [sp, #-64]!
  4057bc:	stp	x22, x21, [sp, #32]
  4057c0:	stp	x20, x19, [sp, #48]
  4057c4:	ldr	x8, [x0]
  4057c8:	mov	x19, x3
  4057cc:	mov	x21, x2
  4057d0:	mov	x20, x0
  4057d4:	mov	w22, w1
  4057d8:	mov	x0, x2
  4057dc:	mov	x1, x8
  4057e0:	mov	x2, xzr
  4057e4:	mov	x3, xzr
  4057e8:	str	x23, [sp, #16]
  4057ec:	mov	x29, sp
  4057f0:	bl	40b9a4 <ferror@plt+0x7974>
  4057f4:	ldr	x1, [x20]
  4057f8:	cbz	w0, 405818 <ferror@plt+0x17e8>
  4057fc:	ldp	x20, x19, [sp, #48]
  405800:	ldp	x22, x21, [sp, #32]
  405804:	ldr	x23, [sp, #16]
  405808:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  40580c:	add	x0, x0, #0x5bc
  405810:	ldp	x29, x30, [sp], #64
  405814:	b	407504 <ferror@plt+0x34d4>
  405818:	mov	x0, x21
  40581c:	mov	x2, x1
  405820:	bl	40bc3c <ferror@plt+0x7c0c>
  405824:	cmp	w22, #0x0
  405828:	mov	w8, #0x48                  	// #72
  40582c:	mov	w9, #0x38                  	// #56
  405830:	csel	x8, x9, x8, eq  // eq = none
  405834:	ldr	x0, [x20, x8]
  405838:	bl	40c848 <ferror@plt+0x8818>
  40583c:	cbz	x0, 405860 <ferror@plt+0x1830>
  405840:	mov	x23, x0
  405844:	ldr	x0, [x23]
  405848:	mov	w1, w22
  40584c:	mov	x2, x21
  405850:	mov	x3, x19
  405854:	bl	4057b8 <ferror@plt+0x1788>
  405858:	ldr	x23, [x23, #16]
  40585c:	cbnz	x23, 405844 <ferror@plt+0x1814>
  405860:	ldr	x0, [x19]
  405864:	mov	x1, x20
  405868:	bl	40c868 <ferror@plt+0x8838>
  40586c:	str	x0, [x19]
  405870:	ldp	x20, x19, [sp, #48]
  405874:	ldp	x22, x21, [sp, #32]
  405878:	ldr	x23, [sp, #16]
  40587c:	ldp	x29, x30, [sp], #64
  405880:	ret
  405884:	stp	x29, x30, [sp, #-48]!
  405888:	mov	x8, x1
  40588c:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  405890:	stp	x20, x19, [sp, #32]
  405894:	mov	x19, x0
  405898:	add	x1, x1, #0xa70
  40589c:	mov	x0, x8
  4058a0:	mov	w2, wzr
  4058a4:	str	x21, [sp, #16]
  4058a8:	mov	x29, sp
  4058ac:	bl	41d4d4 <ferror@plt+0x194a4>
  4058b0:	ldr	x8, [x0]
  4058b4:	mov	x20, x0
  4058b8:	cbz	x8, 4058e0 <ferror@plt+0x18b0>
  4058bc:	add	x21, x20, #0x8
  4058c0:	mov	x0, x8
  4058c4:	bl	41c024 <ferror@plt+0x17ff4>
  4058c8:	mov	x1, x0
  4058cc:	mov	x0, x19
  4058d0:	bl	40c7f0 <ferror@plt+0x87c0>
  4058d4:	ldr	x8, [x21], #8
  4058d8:	mov	x19, x0
  4058dc:	cbnz	x8, 4058c0 <ferror@plt+0x1890>
  4058e0:	mov	x0, x20
  4058e4:	bl	41d828 <ferror@plt+0x197f8>
  4058e8:	mov	x0, x19
  4058ec:	ldp	x20, x19, [sp, #32]
  4058f0:	ldr	x21, [sp, #16]
  4058f4:	ldp	x29, x30, [sp], #48
  4058f8:	ret
  4058fc:	stp	x29, x30, [sp, #-32]!
  405900:	stp	x20, x19, [sp, #16]
  405904:	mov	x19, x1
  405908:	mov	x1, x0
  40590c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  405910:	add	x0, x0, #0x631
  405914:	mov	x29, sp
  405918:	bl	407504 <ferror@plt+0x34d4>
  40591c:	cbz	x19, 405940 <ferror@plt+0x1910>
  405920:	adrp	x20, 43e000 <ferror@plt+0x39fd0>
  405924:	add	x20, x20, #0x9e4
  405928:	ldr	x8, [x19]
  40592c:	mov	x0, x20
  405930:	ldr	x1, [x8]
  405934:	bl	407504 <ferror@plt+0x34d4>
  405938:	ldr	x19, [x19, #8]
  40593c:	cbnz	x19, 405928 <ferror@plt+0x18f8>
  405940:	ldp	x20, x19, [sp, #16]
  405944:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  405948:	add	x0, x0, #0xfe8
  40594c:	ldp	x29, x30, [sp], #32
  405950:	b	407504 <ferror@plt+0x34d4>
  405954:	ldr	w8, [x0, #124]
  405958:	ldr	w9, [x1, #124]
  40595c:	cmp	w8, w9
  405960:	cset	w8, gt
  405964:	csinv	w0, w8, wzr, ge  // ge = tcont
  405968:	ret
  40596c:	sub	sp, sp, #0x70
  405970:	stp	x29, x30, [sp, #16]
  405974:	stp	x28, x27, [sp, #32]
  405978:	stp	x26, x25, [sp, #48]
  40597c:	stp	x24, x23, [sp, #64]
  405980:	stp	x22, x21, [sp, #80]
  405984:	stp	x20, x19, [sp, #96]
  405988:	ldrb	w28, [x1]
  40598c:	mov	x19, x2
  405990:	mov	x20, x0
  405994:	add	x29, sp, #0x10
  405998:	cbz	w28, 405b78 <ferror@plt+0x1b48>
  40599c:	adrp	x24, 436000 <ferror@plt+0x31fd0>
  4059a0:	mov	x26, #0x200000000           	// #8589934592
  4059a4:	mov	x22, x1
  4059a8:	mov	x21, xzr
  4059ac:	mov	w27, wzr
  4059b0:	add	x24, x24, #0x693
  4059b4:	mov	w25, #0x1                   	// #1
  4059b8:	movk	x26, #0x7000, lsl #48
  4059bc:	mov	x23, x1
  4059c0:	cmp	w27, #0x5
  4059c4:	b.hi	405eb8 <ferror@plt+0x1e88>  // b.pmore
  4059c8:	mov	w8, w27
  4059cc:	adr	x9, 4059dc <ferror@plt+0x19ac>
  4059d0:	ldrb	w10, [x24, x8]
  4059d4:	add	x9, x9, x10, lsl #2
  4059d8:	br	x9
  4059dc:	and	w8, w28, #0xff
  4059e0:	cmp	w8, #0x2c
  4059e4:	b.ne	405ab4 <ferror@plt+0x1a84>  // b.any
  4059e8:	mov	w8, wzr
  4059ec:	b	405b48 <ferror@plt+0x1b18>
  4059f0:	bl	403ba0 <__ctype_b_loc@plt>
  4059f4:	ldr	x8, [x0]
  4059f8:	and	x9, x28, #0xff
  4059fc:	ldrh	w8, [x8, x9, lsl #1]
  405a00:	tst	w8, #0x2000
  405a04:	mov	w8, #0x4                   	// #4
  405a08:	cinc	w8, w8, eq  // eq = none
  405a0c:	b	405b48 <ferror@plt+0x1b18>
  405a10:	bl	403ba0 <__ctype_b_loc@plt>
  405a14:	ldr	x8, [x0]
  405a18:	and	x9, x28, #0xff
  405a1c:	ldrh	w8, [x8, x9, lsl #1]
  405a20:	tbnz	w8, #13, 405b3c <ferror@plt+0x1b0c>
  405a24:	and	w9, w28, #0xff
  405a28:	sub	w8, w9, #0x3c
  405a2c:	cmp	w8, #0x3
  405a30:	mov	w8, #0x3                   	// #3
  405a34:	b.cc	405b48 <ferror@plt+0x1b18>  // b.lo, b.ul, b.last
  405a38:	cmp	w9, #0x21
  405a3c:	b.eq	405b48 <ferror@plt+0x1b18>  // b.none
  405a40:	b	405f04 <ferror@plt+0x1ed4>
  405a44:	and	w8, w28, #0xff
  405a48:	cmp	w8, #0x3e
  405a4c:	b.hi	405b44 <ferror@plt+0x1b14>  // b.pmore
  405a50:	and	x8, x28, #0xff
  405a54:	lsl	x8, x25, x8
  405a58:	tst	x8, x26
  405a5c:	b.eq	405b44 <ferror@plt+0x1b14>  // b.none
  405a60:	mov	w8, #0x3                   	// #3
  405a64:	b	405b48 <ferror@plt+0x1b18>
  405a68:	bl	403ba0 <__ctype_b_loc@plt>
  405a6c:	ldr	x8, [x0]
  405a70:	and	x9, x28, #0xff
  405a74:	ldrh	w9, [x8, x9, lsl #1]
  405a78:	tbnz	w9, #13, 405acc <ferror@plt+0x1a9c>
  405a7c:	and	w8, w28, #0xff
  405a80:	cmp	w8, #0x2c
  405a84:	cset	w8, ne  // ne = any
  405a88:	b	405aec <ferror@plt+0x1abc>
  405a8c:	and	w8, w28, #0xff
  405a90:	cmp	w8, #0x2c
  405a94:	b.eq	405ae8 <ferror@plt+0x1ab8>  // b.none
  405a98:	bl	403ba0 <__ctype_b_loc@plt>
  405a9c:	ldr	x8, [x0]
  405aa0:	and	x9, x28, #0xff
  405aa4:	ldrh	w8, [x8, x9, lsl #1]
  405aa8:	tbnz	w8, #13, 405ae8 <ferror@plt+0x1ab8>
  405aac:	mov	w8, #0x5                   	// #5
  405ab0:	b	405b48 <ferror@plt+0x1b18>
  405ab4:	bl	403ba0 <__ctype_b_loc@plt>
  405ab8:	ldr	x8, [x0]
  405abc:	and	x9, x28, #0xff
  405ac0:	ldrh	w8, [x8, x9, lsl #1]
  405ac4:	bic	w8, w25, w8, lsr #13
  405ac8:	b	405b48 <ferror@plt+0x1b18>
  405acc:	mov	w9, #0x1                   	// #1
  405ad0:	and	x10, x28, #0xff
  405ad4:	ldrh	w10, [x8, x10, lsl #1]
  405ad8:	tbz	w10, #13, 405b1c <ferror@plt+0x1aec>
  405adc:	ldrb	w28, [x22, x9]
  405ae0:	add	x9, x9, #0x1
  405ae4:	cbnz	w28, 405ad0 <ferror@plt+0x1aa0>
  405ae8:	mov	w8, wzr
  405aec:	cbz	w27, 405b48 <ferror@plt+0x1b18>
  405af0:	cbnz	w8, 405b48 <ferror@plt+0x1b18>
  405af4:	sub	x1, x22, x23
  405af8:	mov	x0, x23
  405afc:	bl	41c0c8 <ferror@plt+0x18098>
  405b00:	mov	x1, x0
  405b04:	mov	x0, x21
  405b08:	bl	40c868 <ferror@plt+0x8838>
  405b0c:	mov	x21, x0
  405b10:	mov	w8, wzr
  405b14:	mov	x23, x22
  405b18:	b	405b48 <ferror@plt+0x1b18>
  405b1c:	and	w8, w28, #0xff
  405b20:	cmp	w8, #0x3e
  405b24:	mov	w8, wzr
  405b28:	b.hi	405aec <ferror@plt+0x1abc>  // b.pmore
  405b2c:	and	x9, x28, #0xff
  405b30:	lsl	x9, x25, x9
  405b34:	tst	x9, x26
  405b38:	b.eq	405aec <ferror@plt+0x1abc>  // b.none
  405b3c:	mov	w8, #0x2                   	// #2
  405b40:	b	405b48 <ferror@plt+0x1b18>
  405b44:	mov	w8, #0x4                   	// #4
  405b48:	ldrb	w28, [x22, #1]!
  405b4c:	mov	w27, w8
  405b50:	cbnz	w28, 4059c0 <ferror@plt+0x1990>
  405b54:	subs	x1, x22, x23
  405b58:	b.eq	405b7c <ferror@plt+0x1b4c>  // b.none
  405b5c:	mov	x0, x23
  405b60:	bl	41c0c8 <ferror@plt+0x18098>
  405b64:	mov	x1, x0
  405b68:	mov	x0, x21
  405b6c:	bl	40c868 <ferror@plt+0x8838>
  405b70:	mov	x21, x0
  405b74:	b	405b7c <ferror@plt+0x1b4c>
  405b78:	mov	x21, xzr
  405b7c:	mov	x0, x21
  405b80:	bl	40ce04 <ferror@plt+0x8dd4>
  405b84:	mov	x22, xzr
  405b88:	str	x0, [sp, #8]
  405b8c:	cbz	x0, 405e74 <ferror@plt+0x1e44>
  405b90:	mov	w27, #0x6                   	// #6
  405b94:	mov	x21, x0
  405b98:	ldr	x25, [x21]
  405b9c:	mov	w0, #0x20                  	// #32
  405ba0:	bl	411ca8 <ferror@plt+0xdc78>
  405ba4:	mov	x28, x0
  405ba8:	str	w27, [x0, #8]
  405bac:	str	x20, [x0, #24]
  405bb0:	mov	x0, x22
  405bb4:	mov	x1, x28
  405bb8:	bl	40c868 <ferror@plt+0x8838>
  405bbc:	mov	x22, x0
  405bc0:	ldrb	w23, [x25]
  405bc4:	cmp	w23, #0x2c
  405bc8:	b.eq	405be0 <ferror@plt+0x1bb0>  // b.none
  405bcc:	cbz	w23, 405c10 <ferror@plt+0x1be0>
  405bd0:	bl	403ba0 <__ctype_b_loc@plt>
  405bd4:	ldr	x8, [x0]
  405bd8:	ldrh	w8, [x8, x23, lsl #1]
  405bdc:	tbz	w8, #13, 405be8 <ferror@plt+0x1bb8>
  405be0:	add	x25, x25, #0x1
  405be4:	b	405bc0 <ferror@plt+0x1b90>
  405be8:	cbz	w23, 405c10 <ferror@plt+0x1be0>
  405bec:	bl	403ba0 <__ctype_b_loc@plt>
  405bf0:	ldr	x8, [x0]
  405bf4:	mov	x24, x25
  405bf8:	and	x9, x23, #0xff
  405bfc:	ldrh	w9, [x8, x9, lsl #1]
  405c00:	tbnz	w9, #13, 405c14 <ferror@plt+0x1be4>
  405c04:	ldrb	w23, [x24, #1]!
  405c08:	cbnz	w23, 405bf8 <ferror@plt+0x1bc8>
  405c0c:	b	405c14 <ferror@plt+0x1be4>
  405c10:	mov	x24, x25
  405c14:	and	w8, w23, #0xff
  405c18:	cmp	w8, #0x2c
  405c1c:	b.eq	405c38 <ferror@plt+0x1c08>  // b.none
  405c20:	cbz	w8, 405c44 <ferror@plt+0x1c14>
  405c24:	bl	403ba0 <__ctype_b_loc@plt>
  405c28:	ldr	x8, [x0]
  405c2c:	and	x9, x23, #0xff
  405c30:	ldrh	w8, [x8, x9, lsl #1]
  405c34:	tbz	w8, #13, 405c44 <ferror@plt+0x1c14>
  405c38:	strb	wzr, [x24]
  405c3c:	ldrb	w23, [x24, #1]!
  405c40:	b	405c14 <ferror@plt+0x1be4>
  405c44:	ldrb	w8, [x25]
  405c48:	cbz	w8, 405c8c <ferror@plt+0x1c5c>
  405c4c:	mov	x0, x25
  405c50:	bl	41c024 <ferror@plt+0x17ff4>
  405c54:	str	x0, [x28]
  405c58:	ldrb	w23, [x24]
  405c5c:	cbz	w23, 405cac <ferror@plt+0x1c7c>
  405c60:	bl	403ba0 <__ctype_b_loc@plt>
  405c64:	ldr	x8, [x0]
  405c68:	mov	x26, x24
  405c6c:	and	x9, x23, #0xff
  405c70:	ldrh	w9, [x8, x9, lsl #1]
  405c74:	tbnz	w9, #13, 405cb4 <ferror@plt+0x1c84>
  405c78:	ldrb	w23, [x26, #1]!
  405c7c:	cbnz	w23, 405c6c <ferror@plt+0x1c3c>
  405c80:	mov	w8, #0x1                   	// #1
  405c84:	cbnz	w8, 405cdc <ferror@plt+0x1cac>
  405c88:	b	405da0 <ferror@plt+0x1d70>
  405c8c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  405c90:	add	x0, x0, #0x699
  405c94:	mov	x1, x19
  405c98:	bl	4075e8 <ferror@plt+0x35b8>
  405c9c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  405ca0:	ldr	w8, [x8, #1480]
  405ca4:	cbz	w8, 405e34 <ferror@plt+0x1e04>
  405ca8:	b	405efc <ferror@plt+0x1ecc>
  405cac:	mov	x26, x24
  405cb0:	b	405da0 <ferror@plt+0x1d70>
  405cb4:	bl	403ba0 <__ctype_b_loc@plt>
  405cb8:	ldr	x8, [x0]
  405cbc:	and	x9, x23, #0xff
  405cc0:	ldrh	w8, [x8, x9, lsl #1]
  405cc4:	tbz	w8, #13, 405cd4 <ferror@plt+0x1ca4>
  405cc8:	strb	wzr, [x26]
  405ccc:	ldrb	w23, [x26, #1]!
  405cd0:	cbnz	w23, 405cb8 <ferror@plt+0x1c88>
  405cd4:	ldrb	w8, [x24]
  405cd8:	cbz	w8, 405da0 <ferror@plt+0x1d70>
  405cdc:	adrp	x1, 435000 <ferror@plt+0x30fd0>
  405ce0:	mov	x0, x24
  405ce4:	add	x1, x1, #0xff3
  405ce8:	bl	403b70 <strcmp@plt>
  405cec:	cbz	w0, 405d70 <ferror@plt+0x1d40>
  405cf0:	adrp	x1, 435000 <ferror@plt+0x30fd0>
  405cf4:	mov	x0, x24
  405cf8:	add	x1, x1, #0xfef
  405cfc:	bl	403b70 <strcmp@plt>
  405d00:	cbz	w0, 405d78 <ferror@plt+0x1d48>
  405d04:	adrp	x1, 435000 <ferror@plt+0x30fd0>
  405d08:	mov	x0, x24
  405d0c:	add	x1, x1, #0xfec
  405d10:	bl	403b70 <strcmp@plt>
  405d14:	cbz	w0, 405d80 <ferror@plt+0x1d50>
  405d18:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  405d1c:	mov	x0, x24
  405d20:	add	x1, x1, #0x95
  405d24:	bl	403b70 <strcmp@plt>
  405d28:	cbz	w0, 405d88 <ferror@plt+0x1d58>
  405d2c:	adrp	x1, 435000 <ferror@plt+0x30fd0>
  405d30:	mov	x0, x24
  405d34:	add	x1, x1, #0xfea
  405d38:	bl	403b70 <strcmp@plt>
  405d3c:	cbz	w0, 405d90 <ferror@plt+0x1d60>
  405d40:	adrp	x1, 435000 <ferror@plt+0x30fd0>
  405d44:	mov	x0, x24
  405d48:	add	x1, x1, #0xff2
  405d4c:	bl	403b70 <strcmp@plt>
  405d50:	cbz	w0, 405d98 <ferror@plt+0x1d68>
  405d54:	ldr	x2, [x28]
  405d58:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  405d5c:	add	x0, x0, #0x6d3
  405d60:	mov	x1, x24
  405d64:	mov	x3, x19
  405d68:	bl	4075e8 <ferror@plt+0x35b8>
  405d6c:	b	405c9c <ferror@plt+0x1c6c>
  405d70:	mov	w8, #0x4                   	// #4
  405d74:	b	405d9c <ferror@plt+0x1d6c>
  405d78:	mov	w8, #0x3                   	// #3
  405d7c:	b	405d9c <ferror@plt+0x1d6c>
  405d80:	mov	w8, #0x2                   	// #2
  405d84:	b	405d9c <ferror@plt+0x1d6c>
  405d88:	mov	w8, #0x1                   	// #1
  405d8c:	b	405d9c <ferror@plt+0x1d6c>
  405d90:	str	wzr, [x28, #8]
  405d94:	b	405da0 <ferror@plt+0x1d70>
  405d98:	mov	w8, #0x5                   	// #5
  405d9c:	str	w8, [x28, #8]
  405da0:	add	x23, x26, #0x1
  405da4:	mov	x25, x26
  405da8:	ldrb	w24, [x25]
  405dac:	cmp	w24, #0x2c
  405db0:	ccmp	w24, #0x0, #0x4, ne  // ne = any
  405db4:	b.eq	405de0 <ferror@plt+0x1db0>  // b.none
  405db8:	bl	403ba0 <__ctype_b_loc@plt>
  405dbc:	ldr	x8, [x0]
  405dc0:	ldrh	w8, [x8, x24, lsl #1]
  405dc4:	tbnz	w8, #13, 405de0 <ferror@plt+0x1db0>
  405dc8:	add	x25, x25, #0x1
  405dcc:	add	x23, x23, #0x1
  405dd0:	b	405da8 <ferror@plt+0x1d78>
  405dd4:	ldrb	w24, [x23]
  405dd8:	sturb	wzr, [x23, #-1]
  405ddc:	add	x23, x23, #0x1
  405de0:	and	w8, w24, #0xff
  405de4:	cmp	w8, #0x2c
  405de8:	b.eq	405dd4 <ferror@plt+0x1da4>  // b.none
  405dec:	cbz	w8, 405e04 <ferror@plt+0x1dd4>
  405df0:	bl	403ba0 <__ctype_b_loc@plt>
  405df4:	ldr	x8, [x0]
  405df8:	and	x9, x24, #0xff
  405dfc:	ldrh	w8, [x8, x9, lsl #1]
  405e00:	tbnz	w8, #13, 405dd4 <ferror@plt+0x1da4>
  405e04:	ldr	w9, [x28, #8]
  405e08:	ldrb	w8, [x26]
  405e0c:	cmp	w9, #0x6
  405e10:	b.ne	405e1c <ferror@plt+0x1dec>  // b.any
  405e14:	cbnz	w8, 405e20 <ferror@plt+0x1df0>
  405e18:	b	405e2c <ferror@plt+0x1dfc>
  405e1c:	cbz	w8, 405e40 <ferror@plt+0x1e10>
  405e20:	mov	x0, x26
  405e24:	bl	41c024 <ferror@plt+0x17ff4>
  405e28:	str	x0, [x28, #16]
  405e2c:	ldr	x8, [x28]
  405e30:	cbz	x8, 405ed8 <ferror@plt+0x1ea8>
  405e34:	ldr	x21, [x21, #8]
  405e38:	cbnz	x21, 405b98 <ferror@plt+0x1b68>
  405e3c:	b	405e74 <ferror@plt+0x1e44>
  405e40:	ldr	x1, [x28]
  405e44:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  405e48:	add	x0, x0, #0x722
  405e4c:	mov	x2, x19
  405e50:	bl	4075e8 <ferror@plt+0x35b8>
  405e54:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  405e58:	ldr	w8, [x8, #1480]
  405e5c:	cbnz	w8, 405efc <ferror@plt+0x1ecc>
  405e60:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  405e64:	add	x0, x0, #0xcee
  405e68:	bl	41c024 <ferror@plt+0x17ff4>
  405e6c:	str	x0, [x28, #16]
  405e70:	b	405e34 <ferror@plt+0x1e04>
  405e74:	ldr	x19, [sp, #8]
  405e78:	adrp	x1, 411000 <ferror@plt+0xcfd0>
  405e7c:	add	x1, x1, #0xd58
  405e80:	mov	x2, xzr
  405e84:	mov	x0, x19
  405e88:	bl	40c7b0 <ferror@plt+0x8780>
  405e8c:	mov	x0, x19
  405e90:	bl	40c744 <ferror@plt+0x8714>
  405e94:	mov	x0, x22
  405e98:	ldp	x20, x19, [sp, #96]
  405e9c:	ldp	x22, x21, [sp, #80]
  405ea0:	ldp	x24, x23, [sp, #64]
  405ea4:	ldp	x26, x25, [sp, #48]
  405ea8:	ldp	x28, x27, [sp, #32]
  405eac:	ldp	x29, x30, [sp, #16]
  405eb0:	add	sp, sp, #0x70
  405eb4:	b	40ce04 <ferror@plt+0x8dd4>
  405eb8:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  405ebc:	adrp	x3, 436000 <ferror@plt+0x31fd0>
  405ec0:	add	x1, x1, #0x76b
  405ec4:	add	x3, x3, #0x84d
  405ec8:	mov	w2, #0x173                 	// #371
  405ecc:	mov	x0, xzr
  405ed0:	mov	x4, xzr
  405ed4:	bl	421e64 <ferror@plt+0x1de34>
  405ed8:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  405edc:	adrp	x3, 436000 <ferror@plt+0x31fd0>
  405ee0:	adrp	x4, 436000 <ferror@plt+0x31fd0>
  405ee4:	add	x1, x1, #0x76b
  405ee8:	add	x3, x3, #0x773
  405eec:	add	x4, x4, #0x785
  405ef0:	mov	w2, #0x20b                 	// #523
  405ef4:	mov	x0, xzr
  405ef8:	bl	421e64 <ferror@plt+0x1de34>
  405efc:	mov	w0, #0x1                   	// #1
  405f00:	bl	403580 <exit@plt>
  405f04:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  405f08:	adrp	x3, 436000 <ferror@plt+0x31fd0>
  405f0c:	add	x1, x1, #0x76b
  405f10:	add	x3, x3, #0x84d
  405f14:	mov	w2, #0x160                 	// #352
  405f18:	b	405ecc <ferror@plt+0x1e9c>
  405f1c:	sub	sp, sp, #0xb0
  405f20:	stp	x20, x19, [sp, #160]
  405f24:	mov	x19, x1
  405f28:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  405f2c:	stp	x22, x21, [sp, #144]
  405f30:	mov	x22, x0
  405f34:	add	x1, x1, #0x8d3
  405f38:	mov	x0, x19
  405f3c:	stp	x29, x30, [sp, #80]
  405f40:	stp	x28, x27, [sp, #96]
  405f44:	stp	x26, x25, [sp, #112]
  405f48:	stp	x24, x23, [sp, #128]
  405f4c:	add	x29, sp, #0x50
  405f50:	mov	w23, w4
  405f54:	mov	w24, w3
  405f58:	mov	w26, w2
  405f5c:	bl	403800 <fopen@plt>
  405f60:	cbz	x0, 405fa0 <ferror@plt+0x1f70>
  405f64:	mov	x21, x0
  405f68:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  405f6c:	add	x0, x0, #0x7a8
  405f70:	mov	x1, x19
  405f74:	bl	407504 <ferror@plt+0x34d4>
  405f78:	mov	w0, #0x90                  	// #144
  405f7c:	bl	411ca8 <ferror@plt+0xdc78>
  405f80:	mov	x20, x0
  405f84:	mov	x0, x22
  405f88:	bl	41c024 <ferror@plt+0x17ff4>
  405f8c:	str	x0, [x20]
  405f90:	cbz	x19, 405fc8 <ferror@plt+0x1f98>
  405f94:	mov	x0, x19
  405f98:	bl	40abcc <ferror@plt+0x6b9c>
  405f9c:	b	405fe0 <ferror@plt+0x1fb0>
  405fa0:	bl	403f30 <__errno_location@plt>
  405fa4:	ldr	w0, [x0]
  405fa8:	bl	403a40 <strerror@plt>
  405fac:	mov	x2, x0
  405fb0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  405fb4:	add	x0, x0, #0x78f
  405fb8:	mov	x1, x19
  405fbc:	bl	4075e8 <ferror@plt+0x35b8>
  405fc0:	mov	x20, xzr
  405fc4:	b	406bf4 <ferror@plt+0x2bc4>
  405fc8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  405fcc:	add	x0, x0, #0x7c3
  405fd0:	bl	407504 <ferror@plt+0x34d4>
  405fd4:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  405fd8:	add	x0, x0, #0x7e8
  405fdc:	bl	41c024 <ferror@plt+0x17ff4>
  405fe0:	mov	x2, x0
  405fe4:	ldr	x0, [x20, #96]
  405fe8:	str	x2, [x20, #40]
  405fec:	cbnz	x0, 40600c <ferror@plt+0x1fdc>
  405ff0:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  405ff4:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  405ff8:	add	x0, x0, #0x638
  405ffc:	add	x1, x1, #0x61c
  406000:	bl	40b07c <ferror@plt+0x704c>
  406004:	ldr	x2, [x20, #40]
  406008:	str	x0, [x20, #96]
  40600c:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406010:	add	x1, x1, #0x7f0
  406014:	bl	40bafc <ferror@plt+0x7acc>
  406018:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  40601c:	add	x0, x0, #0xecb
  406020:	bl	41e1a8 <ferror@plt+0x1a178>
  406024:	mov	x1, xzr
  406028:	mov	x25, x0
  40602c:	bl	41e518 <ferror@plt+0x1a4e8>
  406030:	mov	x0, x21
  406034:	bl	403a20 <getc@plt>
  406038:	cmn	w0, #0x1
  40603c:	b.eq	406bb4 <ferror@plt+0x2b84>  // b.none
  406040:	str	w26, [sp, #36]
  406044:	adrp	x26, 436000 <ferror@plt+0x31fd0>
  406048:	mov	w22, w0
  40604c:	str	w23, [sp, #40]
  406050:	stur	x19, [x29, #-32]
  406054:	mov	w23, wzr
  406058:	mov	w19, wzr
  40605c:	add	x26, x26, #0x85f
  406060:	stur	w24, [x29, #-36]
  406064:	cmp	w22, #0xa
  406068:	cbz	w23, 4060a8 <ferror@plt+0x2078>
  40606c:	b.eq	4060c8 <ferror@plt+0x2098>  // b.none
  406070:	cmp	w22, #0xd
  406074:	b.eq	4060c8 <ferror@plt+0x2098>  // b.none
  406078:	cmp	w22, #0x23
  40607c:	b.ne	4060fc <ferror@plt+0x20cc>  // b.any
  406080:	ldp	x8, x10, [x25, #8]
  406084:	add	x9, x8, #0x1
  406088:	cmp	x9, x10
  40608c:	b.cs	40616c <ferror@plt+0x213c>  // b.hs, b.nlast
  406090:	ldr	x10, [x25]
  406094:	str	x9, [x25, #8]
  406098:	mov	w9, #0x23                  	// #35
  40609c:	mov	w23, wzr
  4060a0:	strb	w9, [x10, x8]
  4060a4:	b	4061ac <ferror@plt+0x217c>
  4060a8:	b.eq	406134 <ferror@plt+0x2104>  // b.none
  4060ac:	cmp	w22, #0x23
  4060b0:	b.eq	406128 <ferror@plt+0x20f8>  // b.none
  4060b4:	cmp	w22, #0x5c
  4060b8:	b.ne	406150 <ferror@plt+0x2120>  // b.any
  4060bc:	cmp	w19, #0x0
  4060c0:	cset	w23, eq  // eq = none
  4060c4:	b	4061cc <ferror@plt+0x219c>
  4060c8:	mov	x0, x21
  4060cc:	bl	403a20 <getc@plt>
  4060d0:	cmp	w22, #0xd
  4060d4:	b.ne	4060e0 <ferror@plt+0x20b0>  // b.any
  4060d8:	cmp	w0, #0xa
  4060dc:	b.eq	4061c8 <ferror@plt+0x2198>  // b.none
  4060e0:	cmp	w22, #0xa
  4060e4:	b.ne	4060f0 <ferror@plt+0x20c0>  // b.any
  4060e8:	cmp	w0, #0xd
  4060ec:	b.eq	4061c8 <ferror@plt+0x2198>  // b.none
  4060f0:	mov	x1, x21
  4060f4:	bl	403c40 <ungetc@plt>
  4060f8:	b	4061c8 <ferror@plt+0x2198>
  4060fc:	ldp	x8, x10, [x25, #8]
  406100:	add	x9, x8, #0x1
  406104:	cmp	x9, x10
  406108:	b.cs	40617c <ferror@plt+0x214c>  // b.hs, b.nlast
  40610c:	ldr	x10, [x25]
  406110:	str	x9, [x25, #8]
  406114:	mov	w9, #0x5c                  	// #92
  406118:	strb	w9, [x10, x8]
  40611c:	ldp	x8, x9, [x25]
  406120:	strb	wzr, [x8, x9]
  406124:	b	40618c <ferror@plt+0x215c>
  406128:	mov	w23, wzr
  40612c:	mov	w19, #0x1                   	// #1
  406130:	b	4061cc <ferror@plt+0x219c>
  406134:	mov	x0, x21
  406138:	bl	403a20 <getc@plt>
  40613c:	cmp	w0, #0xd
  406140:	b.eq	406220 <ferror@plt+0x21f0>  // b.none
  406144:	mov	x1, x21
  406148:	bl	403c40 <ungetc@plt>
  40614c:	b	406220 <ferror@plt+0x21f0>
  406150:	cbnz	w19, 4061c8 <ferror@plt+0x2198>
  406154:	ldp	x8, x10, [x25, #8]
  406158:	add	x9, x8, #0x1
  40615c:	cmp	x9, x10
  406160:	b.cs	4064b8 <ferror@plt+0x2488>  // b.hs, b.nlast
  406164:	mov	w19, wzr
  406168:	b	40619c <ferror@plt+0x216c>
  40616c:	mov	x1, #0xffffffffffffffff    	// #-1
  406170:	mov	w2, #0x23                  	// #35
  406174:	mov	x0, x25
  406178:	b	4061c4 <ferror@plt+0x2194>
  40617c:	mov	x1, #0xffffffffffffffff    	// #-1
  406180:	mov	w2, #0x5c                  	// #92
  406184:	mov	x0, x25
  406188:	bl	41eaec <ferror@plt+0x1aabc>
  40618c:	ldp	x8, x10, [x25, #8]
  406190:	add	x9, x8, #0x1
  406194:	cmp	x9, x10
  406198:	b.cs	4061b8 <ferror@plt+0x2188>  // b.hs, b.nlast
  40619c:	ldr	x10, [x25]
  4061a0:	mov	w23, wzr
  4061a4:	str	x9, [x25, #8]
  4061a8:	strb	w22, [x10, x8]
  4061ac:	ldp	x8, x9, [x25]
  4061b0:	strb	wzr, [x8, x9]
  4061b4:	b	4061cc <ferror@plt+0x219c>
  4061b8:	mov	x1, #0xffffffffffffffff    	// #-1
  4061bc:	mov	x0, x25
  4061c0:	mov	w2, w22
  4061c4:	bl	41eaec <ferror@plt+0x1aabc>
  4061c8:	mov	w23, wzr
  4061cc:	mov	x0, x21
  4061d0:	bl	403a20 <getc@plt>
  4061d4:	mov	w22, w0
  4061d8:	cmn	w0, #0x1
  4061dc:	b.ne	406064 <ferror@plt+0x2034>  // b.any
  4061e0:	cbz	w23, 406220 <ferror@plt+0x21f0>
  4061e4:	ldp	x8, x10, [x25, #8]
  4061e8:	add	x9, x8, #0x1
  4061ec:	cmp	x9, x10
  4061f0:	b.cs	406210 <ferror@plt+0x21e0>  // b.hs, b.nlast
  4061f4:	ldr	x10, [x25]
  4061f8:	str	x9, [x25, #8]
  4061fc:	mov	w9, #0x5c                  	// #92
  406200:	strb	w9, [x10, x8]
  406204:	ldp	x8, x9, [x25]
  406208:	strb	wzr, [x8, x9]
  40620c:	b	406220 <ferror@plt+0x21f0>
  406210:	mov	x1, #0xffffffffffffffff    	// #-1
  406214:	mov	w2, #0x5c                  	// #92
  406218:	mov	x0, x25
  40621c:	bl	41eaec <ferror@plt+0x1aabc>
  406220:	ldr	x19, [x25]
  406224:	mov	x0, x26
  406228:	mov	x1, x19
  40622c:	bl	407504 <ferror@plt+0x34d4>
  406230:	mov	x0, x19
  406234:	bl	406cc0 <ferror@plt+0x2c90>
  406238:	ldrb	w8, [x0]
  40623c:	mov	x28, x0
  406240:	cbz	w8, 4062d0 <ferror@plt+0x22a0>
  406244:	add	x19, x28, #0x1
  406248:	mov	x22, x28
  40624c:	sub	w10, w8, #0x30
  406250:	and	w9, w8, #0xffffffdf
  406254:	and	w10, w10, #0xff
  406258:	cmp	w10, #0xa
  40625c:	sub	w9, w9, #0x41
  406260:	b.cc	406284 <ferror@plt+0x2254>  // b.lo, b.ul, b.last
  406264:	and	w9, w9, #0xff
  406268:	cmp	w9, #0x1a
  40626c:	b.cc	406284 <ferror@plt+0x2254>  // b.lo, b.ul, b.last
  406270:	and	w8, w8, #0xff
  406274:	cmp	w8, #0x5f
  406278:	b.eq	406284 <ferror@plt+0x2254>  // b.none
  40627c:	cmp	w8, #0x2e
  406280:	b.ne	406290 <ferror@plt+0x2260>  // b.any
  406284:	ldrb	w8, [x22, #1]!
  406288:	add	x19, x19, #0x1
  40628c:	b	40624c <ferror@plt+0x221c>
  406290:	sub	x1, x22, x28
  406294:	mov	x0, x28
  406298:	bl	41c0c8 <ferror@plt+0x18098>
  40629c:	ldrb	w23, [x22]
  4062a0:	mov	x27, x0
  4062a4:	cbz	w23, 406698 <ferror@plt+0x2668>
  4062a8:	bl	403ba0 <__ctype_b_loc@plt>
  4062ac:	ldr	x8, [x0]
  4062b0:	mov	x24, x0
  4062b4:	and	x9, x23, #0xff
  4062b8:	ldrh	w9, [x8, x9, lsl #1]
  4062bc:	tbz	w9, #13, 4062d8 <ferror@plt+0x22a8>
  4062c0:	ldrb	w23, [x22, #1]!
  4062c4:	add	x19, x19, #0x1
  4062c8:	cbnz	w23, 4062b4 <ferror@plt+0x2284>
  4062cc:	b	406698 <ferror@plt+0x2668>
  4062d0:	mov	x27, x28
  4062d4:	b	4066a0 <ferror@plt+0x2670>
  4062d8:	and	w9, w23, #0xff
  4062dc:	cmp	w9, #0x3a
  4062e0:	b.eq	4063a4 <ferror@plt+0x2374>  // b.none
  4062e4:	cmp	w9, #0x3d
  4062e8:	b.ne	406698 <ferror@plt+0x2668>  // b.any
  4062ec:	ldrb	w9, [x19]
  4062f0:	mov	x22, x19
  4062f4:	cbz	x9, 406304 <ferror@plt+0x22d4>
  4062f8:	ldrh	w9, [x8, x9, lsl #1]
  4062fc:	add	x19, x22, #0x1
  406300:	tbnz	w9, #13, 4062ec <ferror@plt+0x22bc>
  406304:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  406308:	ldr	w8, [x8, #2368]
  40630c:	cbz	w8, 40650c <ferror@plt+0x24dc>
  406310:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  406314:	ldr	x23, [x8, #1488]
  406318:	mov	x0, x27
  40631c:	mov	x1, x23
  406320:	bl	403b70 <strcmp@plt>
  406324:	cbz	w0, 4064e4 <ferror@plt+0x24b4>
  406328:	ldr	x24, [x20, #136]
  40632c:	cbz	x24, 40650c <ferror@plt+0x24dc>
  406330:	ldrb	w8, [x24]
  406334:	cbz	w8, 40650c <ferror@plt+0x24dc>
  406338:	mov	x0, x24
  40633c:	bl	403550 <strlen@plt>
  406340:	mov	x19, x0
  406344:	mov	x0, x22
  406348:	mov	x1, x24
  40634c:	mov	x2, x19
  406350:	bl	4038b0 <strncmp@plt>
  406354:	cbnz	w0, 40650c <ferror@plt+0x24dc>
  406358:	ldrb	w8, [x22, x19]
  40635c:	cmp	w8, #0x2f
  406360:	b.ne	40650c <ferror@plt+0x24dc>  // b.any
  406364:	ldr	x0, [x20, #96]
  406368:	mov	x1, x23
  40636c:	bl	40b878 <ferror@plt+0x7848>
  406370:	ldr	x8, [x20, #136]
  406374:	mov	x19, x0
  406378:	mov	x0, x8
  40637c:	bl	403550 <strlen@plt>
  406380:	add	x1, x22, x0
  406384:	mov	x0, x19
  406388:	mov	x2, xzr
  40638c:	bl	41c26c <ferror@plt+0x1823c>
  406390:	mov	x22, x0
  406394:	mov	x0, x28
  406398:	bl	411d58 <ferror@plt+0xdd28>
  40639c:	mov	x28, x22
  4063a0:	b	40650c <ferror@plt+0x24dc>
  4063a4:	ldrb	w9, [x19]
  4063a8:	mov	x22, x19
  4063ac:	cbz	x9, 4063bc <ferror@plt+0x238c>
  4063b0:	ldrh	w9, [x8, x9, lsl #1]
  4063b4:	add	x19, x22, #0x1
  4063b8:	tbnz	w9, #13, 4063a4 <ferror@plt+0x2374>
  4063bc:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4063c0:	mov	x0, x27
  4063c4:	add	x1, x1, #0x86a
  4063c8:	bl	403b70 <strcmp@plt>
  4063cc:	cbz	w0, 4064d0 <ferror@plt+0x24a0>
  4063d0:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4063d4:	mov	x0, x27
  4063d8:	add	x1, x1, #0x86f
  4063dc:	bl	403b70 <strcmp@plt>
  4063e0:	cbz	w0, 406578 <ferror@plt+0x2548>
  4063e4:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4063e8:	mov	x0, x27
  4063ec:	add	x1, x1, #0x87b
  4063f0:	bl	403b70 <strcmp@plt>
  4063f4:	cbz	w0, 40658c <ferror@plt+0x255c>
  4063f8:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4063fc:	mov	x0, x27
  406400:	add	x1, x1, #0x883
  406404:	bl	403b70 <strcmp@plt>
  406408:	cbz	w0, 4065cc <ferror@plt+0x259c>
  40640c:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406410:	mov	x0, x27
  406414:	add	x1, x1, #0x894
  406418:	bl	403b70 <strcmp@plt>
  40641c:	cbz	w0, 4066e0 <ferror@plt+0x26b0>
  406420:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406424:	mov	x0, x27
  406428:	add	x1, x1, #0x89d
  40642c:	bl	403b70 <strcmp@plt>
  406430:	ldur	w8, [x29, #-36]
  406434:	orr	w8, w0, w8
  406438:	cbz	w8, 406714 <ferror@plt+0x26e4>
  40643c:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406440:	mov	x0, x27
  406444:	add	x1, x1, #0x8aa
  406448:	bl	403b70 <strcmp@plt>
  40644c:	cbz	w0, 406758 <ferror@plt+0x2728>
  406450:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406454:	mov	x0, x27
  406458:	add	x1, x1, #0x8af
  40645c:	bl	403b70 <strcmp@plt>
  406460:	cbz	w0, 406738 <ferror@plt+0x2708>
  406464:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406468:	mov	x0, x27
  40646c:	add	x1, x1, #0x8b6
  406470:	bl	403b70 <strcmp@plt>
  406474:	cbz	w0, 406738 <ferror@plt+0x2708>
  406478:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  40647c:	mov	x0, x27
  406480:	add	x1, x1, #0x8bd
  406484:	bl	403b70 <strcmp@plt>
  406488:	cbz	w0, 406a7c <ferror@plt+0x2a4c>
  40648c:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406490:	mov	x0, x27
  406494:	add	x1, x1, #0x8c7
  406498:	bl	403b70 <strcmp@plt>
  40649c:	cbz	w0, 406ac0 <ferror@plt+0x2a90>
  4064a0:	ldur	x2, [x29, #-32]
  4064a4:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4064a8:	add	x0, x0, #0x8cb
  4064ac:	mov	x1, x27
  4064b0:	bl	407504 <ferror@plt+0x34d4>
  4064b4:	b	406698 <ferror@plt+0x2668>
  4064b8:	mov	x1, #0xffffffffffffffff    	// #-1
  4064bc:	mov	x0, x25
  4064c0:	mov	w2, w22
  4064c4:	bl	41eaec <ferror@plt+0x1aabc>
  4064c8:	mov	w19, wzr
  4064cc:	b	4061c8 <ferror@plt+0x2198>
  4064d0:	ldr	x8, [x20, #8]
  4064d4:	cbz	x8, 4065b4 <ferror@plt+0x2584>
  4064d8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4064dc:	add	x0, x0, #0x9a2
  4064e0:	b	40659c <ferror@plt+0x256c>
  4064e4:	ldr	x0, [x20, #40]
  4064e8:	bl	40aac4 <ferror@plt+0x6a94>
  4064ec:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4064f0:	add	x1, x1, #0xf83
  4064f4:	mov	x19, x0
  4064f8:	bl	41cd08 <ferror@plt+0x18cd8>
  4064fc:	mov	w23, w0
  406500:	mov	x0, x19
  406504:	bl	411d58 <ferror@plt+0xdd28>
  406508:	cbz	w23, 4065e8 <ferror@plt+0x25b8>
  40650c:	ldr	x0, [x20, #96]
  406510:	mov	x1, x27
  406514:	bl	40b878 <ferror@plt+0x7848>
  406518:	cbz	x0, 406534 <ferror@plt+0x2504>
  40651c:	ldur	x2, [x29, #-32]
  406520:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406524:	add	x0, x0, #0x91b
  406528:	mov	x1, x27
  40652c:	bl	4075e8 <ferror@plt+0x35b8>
  406530:	b	4065a4 <ferror@plt+0x2574>
  406534:	mov	x0, x27
  406538:	bl	41c024 <ferror@plt+0x17ff4>
  40653c:	ldur	x2, [x29, #-32]
  406540:	mov	x19, x0
  406544:	mov	x0, x20
  406548:	mov	x1, x22
  40654c:	bl	406e80 <ferror@plt+0x2e50>
  406550:	mov	x22, x0
  406554:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406558:	add	x0, x0, #0x94a
  40655c:	mov	x1, x19
  406560:	mov	x2, x22
  406564:	bl	407504 <ferror@plt+0x34d4>
  406568:	ldr	x0, [x20, #96]
  40656c:	mov	x1, x19
  406570:	mov	x2, x22
  406574:	b	406694 <ferror@plt+0x2664>
  406578:	ldr	x8, [x20, #24]
  40657c:	cbz	x8, 40663c <ferror@plt+0x260c>
  406580:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406584:	add	x0, x0, #0x9c3
  406588:	b	40659c <ferror@plt+0x256c>
  40658c:	ldr	x8, [x20, #16]
  406590:	cbz	x8, 4066fc <ferror@plt+0x26cc>
  406594:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406598:	add	x0, x0, #0x9eb
  40659c:	ldur	x1, [x29, #-32]
  4065a0:	bl	4075e8 <ferror@plt+0x35b8>
  4065a4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4065a8:	ldr	w8, [x8, #1480]
  4065ac:	cbz	w8, 406698 <ferror@plt+0x2668>
  4065b0:	b	406c18 <ferror@plt+0x2be8>
  4065b4:	ldur	x2, [x29, #-32]
  4065b8:	mov	x0, x20
  4065bc:	mov	x1, x22
  4065c0:	bl	406e80 <ferror@plt+0x2e50>
  4065c4:	str	x0, [x20, #8]
  4065c8:	b	406698 <ferror@plt+0x2668>
  4065cc:	ldr	w8, [sp, #40]
  4065d0:	cbnz	w8, 406698 <ferror@plt+0x2668>
  4065d4:	ldr	x8, [x20, #72]
  4065d8:	cbz	x8, 4067c0 <ferror@plt+0x2790>
  4065dc:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4065e0:	add	x0, x0, #0xa0f
  4065e4:	b	40659c <ferror@plt+0x256c>
  4065e8:	mov	x0, x22
  4065ec:	bl	41c024 <ferror@plt+0x17ff4>
  4065f0:	ldr	x8, [x20, #40]
  4065f4:	str	x0, [x20, #136]
  4065f8:	mov	x0, x8
  4065fc:	bl	40abcc <ferror@plt+0x6b9c>
  406600:	mov	x19, x0
  406604:	bl	40abcc <ferror@plt+0x6b9c>
  406608:	mov	x22, x0
  40660c:	mov	x0, x19
  406610:	bl	411d58 <ferror@plt+0xdd28>
  406614:	mov	x8, x22
  406618:	mov	w10, #0x2f                  	// #47
  40661c:	ldrb	w9, [x8]
  406620:	cmp	w9, #0x5c
  406624:	b.eq	406630 <ferror@plt+0x2600>  // b.none
  406628:	cbnz	w9, 406634 <ferror@plt+0x2604>
  40662c:	b	406654 <ferror@plt+0x2624>
  406630:	strb	w10, [x8]
  406634:	add	x8, x8, #0x1
  406638:	b	40661c <ferror@plt+0x25ec>
  40663c:	ldur	x2, [x29, #-32]
  406640:	mov	x0, x20
  406644:	mov	x1, x22
  406648:	bl	406e80 <ferror@plt+0x2e50>
  40664c:	str	x0, [x20, #24]
  406650:	b	406698 <ferror@plt+0x2668>
  406654:	mov	x0, x22
  406658:	bl	406d88 <ferror@plt+0x2d58>
  40665c:	mov	x19, x0
  406660:	mov	x0, x22
  406664:	bl	411d58 <ferror@plt+0xdd28>
  406668:	mov	x0, x27
  40666c:	bl	41c024 <ferror@plt+0x17ff4>
  406670:	mov	x22, x0
  406674:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406678:	add	x0, x0, #0x8e9
  40667c:	mov	x1, x27
  406680:	mov	x2, x19
  406684:	bl	407504 <ferror@plt+0x34d4>
  406688:	ldr	x0, [x20, #96]
  40668c:	mov	x1, x22
  406690:	mov	x2, x19
  406694:	bl	40bafc <ferror@plt+0x7acc>
  406698:	mov	x0, x28
  40669c:	bl	411d58 <ferror@plt+0xdd28>
  4066a0:	mov	x0, x27
  4066a4:	bl	411d58 <ferror@plt+0xdd28>
  4066a8:	mov	x0, x25
  4066ac:	mov	x1, xzr
  4066b0:	bl	41e518 <ferror@plt+0x1a4e8>
  4066b4:	mov	x0, x25
  4066b8:	mov	x1, xzr
  4066bc:	bl	41e518 <ferror@plt+0x1a4e8>
  4066c0:	mov	x0, x21
  4066c4:	bl	403a20 <getc@plt>
  4066c8:	mov	w22, w0
  4066cc:	mov	w23, wzr
  4066d0:	cmn	w0, #0x1
  4066d4:	mov	w19, wzr
  4066d8:	b.ne	406064 <ferror@plt+0x2034>  // b.any
  4066dc:	b	406bc4 <ferror@plt+0x2b94>
  4066e0:	ldr	w8, [sp, #36]
  4066e4:	cbnz	w8, 406698 <ferror@plt+0x2668>
  4066e8:	ldr	x8, [x20, #56]
  4066ec:	cbz	x8, 406a4c <ferror@plt+0x2a1c>
  4066f0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4066f4:	add	x0, x0, #0xa3c
  4066f8:	b	40659c <ferror@plt+0x256c>
  4066fc:	ldur	x2, [x29, #-32]
  406700:	mov	x0, x20
  406704:	mov	x1, x22
  406708:	bl	406e80 <ferror@plt+0x2e50>
  40670c:	str	x0, [x20, #16]
  406710:	b	406698 <ferror@plt+0x2668>
  406714:	ldr	w8, [x20, #132]
  406718:	stur	xzr, [x29, #-8]
  40671c:	stur	wzr, [x29, #-12]
  406720:	stur	xzr, [x29, #-24]
  406724:	cmp	w8, #0x1
  406728:	b.lt	40677c <ferror@plt+0x274c>  // b.tstop
  40672c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406730:	add	x0, x0, #0xa61
  406734:	b	40659c <ferror@plt+0x256c>
  406738:	ldr	x8, [x20, #88]
  40673c:	stur	xzr, [x29, #-8]
  406740:	stur	wzr, [x29, #-12]
  406744:	stur	xzr, [x29, #-24]
  406748:	cbz	x8, 4067f0 <ferror@plt+0x27c0>
  40674c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406750:	add	x0, x0, #0xb36
  406754:	b	40659c <ferror@plt+0x256c>
  406758:	ldr	w8, [x20, #128]
  40675c:	stur	xzr, [x29, #-8]
  406760:	stur	wzr, [x29, #-12]
  406764:	stur	xzr, [x29, #-24]
  406768:	cmp	w8, #0x1
  40676c:	b.lt	4069d8 <ferror@plt+0x29a8>  // b.tstop
  406770:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406774:	add	x0, x0, #0xade
  406778:	b	40659c <ferror@plt+0x256c>
  40677c:	ldur	x2, [x29, #-32]
  406780:	mov	x0, x20
  406784:	mov	x1, x22
  406788:	bl	406e80 <ferror@plt+0x2e50>
  40678c:	mov	x22, x0
  406790:	cbz	x0, 406a1c <ferror@plt+0x29ec>
  406794:	ldrb	w8, [x22]
  406798:	cbz	w8, 406a1c <ferror@plt+0x29ec>
  40679c:	sub	x1, x29, #0xc
  4067a0:	sub	x2, x29, #0x8
  4067a4:	sub	x3, x29, #0x18
  4067a8:	mov	x0, x22
  4067ac:	bl	4196bc <ferror@plt+0x1568c>
  4067b0:	cbz	w0, 406b0c <ferror@plt+0x2adc>
  4067b4:	ldur	w1, [x29, #-12]
  4067b8:	ldur	x2, [x29, #-8]
  4067bc:	b	406a24 <ferror@plt+0x29f4>
  4067c0:	mov	x1, x22
  4067c4:	ldur	x22, [x29, #-32]
  4067c8:	mov	x0, x20
  4067cc:	mov	x2, x22
  4067d0:	bl	406e80 <ferror@plt+0x2e50>
  4067d4:	mov	x19, x0
  4067d8:	mov	x0, x20
  4067dc:	mov	x1, x19
  4067e0:	mov	x2, x22
  4067e4:	bl	40596c <ferror@plt+0x193c>
  4067e8:	str	x0, [x20, #64]
  4067ec:	b	406b00 <ferror@plt+0x2ad0>
  4067f0:	ldur	x2, [x29, #-32]
  4067f4:	mov	x0, x20
  4067f8:	mov	x1, x22
  4067fc:	bl	406e80 <ferror@plt+0x2e50>
  406800:	str	x0, [sp, #16]
  406804:	cbz	x0, 4069c8 <ferror@plt+0x2998>
  406808:	ldr	x8, [sp, #16]
  40680c:	ldrb	w8, [x8]
  406810:	cbz	w8, 4069c8 <ferror@plt+0x2998>
  406814:	ldr	x0, [sp, #16]
  406818:	sub	x1, x29, #0xc
  40681c:	sub	x2, x29, #0x8
  406820:	sub	x3, x29, #0x18
  406824:	bl	4196bc <ferror@plt+0x1568c>
  406828:	cbz	w0, 406b34 <ferror@plt+0x2b04>
  40682c:	ldur	w8, [x29, #-12]
  406830:	cmp	w8, #0x1
  406834:	b.lt	4069c8 <ferror@plt+0x2998>  // b.tstop
  406838:	mov	w23, wzr
  40683c:	mov	w0, #0x10                  	// #16
  406840:	bl	411be4 <ferror@plt+0xdbb4>
  406844:	ldur	x8, [x29, #-8]
  406848:	str	x0, [sp, #24]
  40684c:	ldr	x8, [x8, w23, sxtw #3]
  406850:	mov	x0, x8
  406854:	bl	406cc0 <ferror@plt+0x2c90>
  406858:	mov	x19, x0
  40685c:	bl	406d88 <ferror@plt+0x2d58>
  406860:	mov	x22, x0
  406864:	mov	x0, x19
  406868:	bl	411d58 <ferror@plt+0xdd28>
  40686c:	ldrb	w19, [x22]
  406870:	cmp	w19, #0x2d
  406874:	b.ne	4068c8 <ferror@plt+0x2898>  // b.any
  406878:	ldrb	w8, [x22, #1]
  40687c:	cmp	w8, #0x49
  406880:	b.ne	4068c8 <ferror@plt+0x2898>  // b.any
  406884:	mov	x1, x22
  406888:	ldrb	w9, [x1, #2]!
  40688c:	cbz	w9, 4068a8 <ferror@plt+0x2878>
  406890:	ldr	x8, [x24]
  406894:	and	x9, x9, #0xff
  406898:	ldrh	w9, [x8, x9, lsl #1]
  40689c:	tbz	w9, #13, 4068a8 <ferror@plt+0x2878>
  4068a0:	ldrb	w9, [x1, #1]!
  4068a4:	cbnz	w9, 406894 <ferror@plt+0x2864>
  4068a8:	ldr	x19, [sp, #24]
  4068ac:	adrp	x0, 437000 <ferror@plt+0x32fd0>
  4068b0:	mov	w8, #0x8                   	// #8
  4068b4:	add	x0, x0, #0x64a
  4068b8:	mov	x2, xzr
  4068bc:	strb	w8, [x19]
  4068c0:	bl	41c26c <ferror@plt+0x1823c>
  4068c4:	b	40698c <ferror@plt+0x295c>
  4068c8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4068cc:	add	x0, x0, #0xb92
  4068d0:	mov	x1, x22
  4068d4:	bl	403b70 <strcmp@plt>
  4068d8:	cbz	w0, 4068f0 <ferror@plt+0x28c0>
  4068dc:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4068e0:	add	x0, x0, #0xb9d
  4068e4:	mov	x1, x22
  4068e8:	bl	403b70 <strcmp@plt>
  4068ec:	cbnz	w0, 406974 <ferror@plt+0x2944>
  4068f0:	ldur	w8, [x29, #-12]
  4068f4:	sxtw	x9, w23
  4068f8:	add	x9, x9, #0x1
  4068fc:	cmp	w9, w8
  406900:	b.ge	406974 <ferror@plt+0x2944>  // b.tcont
  406904:	ldur	x8, [x29, #-8]
  406908:	str	x9, [sp, #8]
  40690c:	ldr	x0, [x8, x9, lsl #3]
  406910:	bl	406cc0 <ferror@plt+0x2c90>
  406914:	str	x0, [sp]
  406918:	bl	406d88 <ferror@plt+0x2d58>
  40691c:	ldr	x19, [sp, #24]
  406920:	mov	x23, x0
  406924:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  406928:	mov	w8, #0x8                   	// #8
  40692c:	mov	x0, x22
  406930:	add	x1, x1, #0xb7b
  406934:	mov	x2, x23
  406938:	mov	x3, xzr
  40693c:	strb	w8, [x19]
  406940:	bl	41c26c <ferror@plt+0x1823c>
  406944:	ldr	x8, [x20, #88]
  406948:	str	x0, [x19, #8]
  40694c:	mov	x1, x19
  406950:	mov	x0, x8
  406954:	bl	40c868 <ferror@plt+0x8838>
  406958:	str	x0, [x20, #88]
  40695c:	mov	x0, x23
  406960:	bl	411d58 <ferror@plt+0xdd28>
  406964:	ldr	x0, [sp]
  406968:	bl	411d58 <ferror@plt+0xdd28>
  40696c:	ldr	x23, [sp, #8]
  406970:	b	4069b0 <ferror@plt+0x2980>
  406974:	cbz	w19, 4069a8 <ferror@plt+0x2978>
  406978:	ldr	x19, [sp, #24]
  40697c:	mov	w8, #0x10                  	// #16
  406980:	mov	x0, x22
  406984:	strb	w8, [x19]
  406988:	bl	41c024 <ferror@plt+0x17ff4>
  40698c:	ldr	x8, [x20, #88]
  406990:	str	x0, [x19, #8]
  406994:	mov	x1, x19
  406998:	mov	x0, x8
  40699c:	bl	40c868 <ferror@plt+0x8838>
  4069a0:	str	x0, [x20, #88]
  4069a4:	b	4069b0 <ferror@plt+0x2980>
  4069a8:	ldr	x0, [sp, #24]
  4069ac:	bl	411d58 <ferror@plt+0xdd28>
  4069b0:	mov	x0, x22
  4069b4:	bl	411d58 <ferror@plt+0xdd28>
  4069b8:	ldur	w8, [x29, #-12]
  4069bc:	add	w23, w23, #0x1
  4069c0:	cmp	w23, w8
  4069c4:	b.lt	40683c <ferror@plt+0x280c>  // b.tstop
  4069c8:	ldur	x0, [x29, #-8]
  4069cc:	bl	41d828 <ferror@plt+0x197f8>
  4069d0:	ldr	x0, [sp, #16]
  4069d4:	b	406b04 <ferror@plt+0x2ad4>
  4069d8:	ldur	x2, [x29, #-32]
  4069dc:	mov	x0, x20
  4069e0:	mov	x1, x22
  4069e4:	bl	406e80 <ferror@plt+0x2e50>
  4069e8:	mov	x22, x0
  4069ec:	cbz	x0, 406a90 <ferror@plt+0x2a60>
  4069f0:	ldrb	w8, [x22]
  4069f4:	cbz	w8, 406a90 <ferror@plt+0x2a60>
  4069f8:	sub	x1, x29, #0xc
  4069fc:	sub	x2, x29, #0x8
  406a00:	sub	x3, x29, #0x18
  406a04:	mov	x0, x22
  406a08:	bl	4196bc <ferror@plt+0x1568c>
  406a0c:	cbz	w0, 406b44 <ferror@plt+0x2b14>
  406a10:	ldur	w1, [x29, #-12]
  406a14:	ldur	x2, [x29, #-8]
  406a18:	b	406a98 <ferror@plt+0x2a68>
  406a1c:	mov	x2, xzr
  406a20:	mov	w1, wzr
  406a24:	mov	x0, x20
  406a28:	bl	407038 <ferror@plt+0x3008>
  406a2c:	ldur	x0, [x29, #-8]
  406a30:	bl	41d828 <ferror@plt+0x197f8>
  406a34:	mov	x0, x22
  406a38:	bl	411d58 <ferror@plt+0xdd28>
  406a3c:	ldr	w8, [x20, #132]
  406a40:	add	w8, w8, #0x1
  406a44:	str	w8, [x20, #132]
  406a48:	b	406698 <ferror@plt+0x2668>
  406a4c:	mov	x1, x22
  406a50:	ldur	x22, [x29, #-32]
  406a54:	mov	x0, x20
  406a58:	mov	x2, x22
  406a5c:	bl	406e80 <ferror@plt+0x2e50>
  406a60:	mov	x19, x0
  406a64:	mov	x0, x20
  406a68:	mov	x1, x19
  406a6c:	mov	x2, x22
  406a70:	bl	40596c <ferror@plt+0x193c>
  406a74:	str	x0, [x20, #48]
  406a78:	b	406b00 <ferror@plt+0x2ad0>
  406a7c:	ldr	x8, [x20, #112]
  406a80:	cbz	x8, 406ad4 <ferror@plt+0x2aa4>
  406a84:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406a88:	add	x0, x0, #0xba6
  406a8c:	b	40659c <ferror@plt+0x256c>
  406a90:	mov	x2, xzr
  406a94:	mov	w1, wzr
  406a98:	mov	x0, x20
  406a9c:	bl	407038 <ferror@plt+0x3008>
  406aa0:	mov	x0, x22
  406aa4:	bl	411d58 <ferror@plt+0xdd28>
  406aa8:	ldur	x0, [x29, #-8]
  406aac:	bl	41d828 <ferror@plt+0x197f8>
  406ab0:	ldr	w8, [x20, #128]
  406ab4:	add	w8, w8, #0x1
  406ab8:	str	w8, [x20, #128]
  406abc:	b	406698 <ferror@plt+0x2668>
  406ac0:	ldr	x8, [x20, #32]
  406ac4:	cbz	x8, 406b1c <ferror@plt+0x2aec>
  406ac8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406acc:	add	x0, x0, #0xbcc
  406ad0:	b	40659c <ferror@plt+0x256c>
  406ad4:	mov	x1, x22
  406ad8:	ldur	x22, [x29, #-32]
  406adc:	mov	x0, x20
  406ae0:	mov	x2, x22
  406ae4:	bl	406e80 <ferror@plt+0x2e50>
  406ae8:	mov	x19, x0
  406aec:	mov	x0, x20
  406af0:	mov	x1, x19
  406af4:	mov	x2, x22
  406af8:	bl	40596c <ferror@plt+0x193c>
  406afc:	str	x0, [x20, #112]
  406b00:	mov	x0, x19
  406b04:	bl	411d58 <ferror@plt+0xdd28>
  406b08:	b	406698 <ferror@plt+0x2668>
  406b0c:	ldur	x8, [x29, #-24]
  406b10:	cbz	x8, 406b54 <ferror@plt+0x2b24>
  406b14:	ldr	x1, [x8, #8]
  406b18:	b	406b5c <ferror@plt+0x2b2c>
  406b1c:	ldur	x2, [x29, #-32]
  406b20:	mov	x0, x20
  406b24:	mov	x1, x22
  406b28:	bl	406e80 <ferror@plt+0x2e50>
  406b2c:	str	x0, [x20, #32]
  406b30:	b	406698 <ferror@plt+0x2668>
  406b34:	ldur	x8, [x29, #-24]
  406b38:	cbz	x8, 406b68 <ferror@plt+0x2b38>
  406b3c:	ldr	x1, [x8, #8]
  406b40:	b	406b70 <ferror@plt+0x2b40>
  406b44:	ldur	x8, [x29, #-24]
  406b48:	cbz	x8, 406b8c <ferror@plt+0x2b5c>
  406b4c:	ldr	x1, [x8, #8]
  406b50:	b	406b94 <ferror@plt+0x2b64>
  406b54:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406b58:	add	x1, x1, #0x845
  406b5c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406b60:	add	x0, x0, #0xa8a
  406b64:	b	406b9c <ferror@plt+0x2b6c>
  406b68:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406b6c:	add	x1, x1, #0x845
  406b70:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406b74:	add	x0, x0, #0xb59
  406b78:	bl	4075e8 <ferror@plt+0x35b8>
  406b7c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  406b80:	ldr	w8, [x8, #1480]
  406b84:	cbz	w8, 4069d0 <ferror@plt+0x29a0>
  406b88:	b	406c18 <ferror@plt+0x2be8>
  406b8c:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406b90:	add	x1, x1, #0x845
  406b94:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406b98:	add	x0, x0, #0xaff
  406b9c:	bl	4075e8 <ferror@plt+0x35b8>
  406ba0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  406ba4:	ldr	w8, [x8, #1480]
  406ba8:	cbnz	w8, 406c18 <ferror@plt+0x2be8>
  406bac:	mov	x0, x22
  406bb0:	b	406b04 <ferror@plt+0x2ad4>
  406bb4:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406bb8:	add	x0, x0, #0x7fa
  406bbc:	mov	x1, x19
  406bc0:	bl	4075e8 <ferror@plt+0x35b8>
  406bc4:	mov	w1, #0x1                   	// #1
  406bc8:	mov	x0, x25
  406bcc:	bl	41e358 <ferror@plt+0x1a328>
  406bd0:	mov	x0, x21
  406bd4:	bl	4037c0 <fclose@plt>
  406bd8:	ldr	x0, [x20, #88]
  406bdc:	bl	40ce04 <ferror@plt+0x8dd4>
  406be0:	ldr	x8, [x20, #80]
  406be4:	str	x0, [x20, #88]
  406be8:	mov	x0, x8
  406bec:	bl	40ce04 <ferror@plt+0x8dd4>
  406bf0:	str	x0, [x20, #80]
  406bf4:	mov	x0, x20
  406bf8:	ldp	x20, x19, [sp, #160]
  406bfc:	ldp	x22, x21, [sp, #144]
  406c00:	ldp	x24, x23, [sp, #128]
  406c04:	ldp	x26, x25, [sp, #112]
  406c08:	ldp	x28, x27, [sp, #96]
  406c0c:	ldp	x29, x30, [sp, #80]
  406c10:	add	sp, sp, #0xb0
  406c14:	ret
  406c18:	mov	w0, #0x1                   	// #1
  406c1c:	bl	403580 <exit@plt>
  406c20:	stp	x29, x30, [sp, #-48]!
  406c24:	mov	x29, sp
  406c28:	str	x21, [sp, #16]
  406c2c:	stp	x20, x19, [sp, #32]
  406c30:	mov	x20, x1
  406c34:	str	xzr, [x29, #24]
  406c38:	bl	4053d0 <ferror@plt+0x13a0>
  406c3c:	mov	x19, x0
  406c40:	cbz	x0, 406cac <ferror@plt+0x2c7c>
  406c44:	ldrb	w8, [x19]
  406c48:	cmp	w8, #0x27
  406c4c:	b.eq	406c58 <ferror@plt+0x2c28>  // b.none
  406c50:	cmp	w8, #0x22
  406c54:	b.ne	406cac <ferror@plt+0x2c7c>  // b.any
  406c58:	add	x1, x29, #0x18
  406c5c:	mov	x0, x19
  406c60:	bl	4192e0 <ferror@plt+0x152b0>
  406c64:	cbz	x0, 406c7c <ferror@plt+0x2c4c>
  406c68:	mov	x21, x0
  406c6c:	mov	x0, x19
  406c70:	bl	411d58 <ferror@plt+0xdd28>
  406c74:	mov	x19, x21
  406c78:	b	406cac <ferror@plt+0x2c7c>
  406c7c:	ldr	x8, [x29, #24]
  406c80:	cbz	x8, 406c8c <ferror@plt+0x2c5c>
  406c84:	ldr	x2, [x8, #8]
  406c88:	b	406c94 <ferror@plt+0x2c64>
  406c8c:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  406c90:	add	x2, x2, #0x845
  406c94:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  406c98:	add	x0, x0, #0x821
  406c9c:	mov	x1, x20
  406ca0:	bl	407504 <ferror@plt+0x34d4>
  406ca4:	add	x0, x29, #0x18
  406ca8:	bl	409240 <ferror@plt+0x5210>
  406cac:	mov	x0, x19
  406cb0:	ldp	x20, x19, [sp, #32]
  406cb4:	ldr	x21, [sp, #16]
  406cb8:	ldp	x29, x30, [sp], #48
  406cbc:	ret
  406cc0:	stp	x29, x30, [sp, #-64]!
  406cc4:	str	x23, [sp, #16]
  406cc8:	stp	x22, x21, [sp, #32]
  406ccc:	stp	x20, x19, [sp, #48]
  406cd0:	mov	x29, sp
  406cd4:	cbz	x0, 406d5c <ferror@plt+0x2d2c>
  406cd8:	ldrb	w20, [x0]
  406cdc:	mov	x19, x0
  406ce0:	cbz	w20, 406d00 <ferror@plt+0x2cd0>
  406ce4:	bl	403ba0 <__ctype_b_loc@plt>
  406ce8:	ldr	x8, [x0]
  406cec:	and	x9, x20, #0xff
  406cf0:	ldrh	w9, [x8, x9, lsl #1]
  406cf4:	tbz	w9, #13, 406d00 <ferror@plt+0x2cd0>
  406cf8:	ldrb	w20, [x19, #1]!
  406cfc:	cbnz	w20, 406cec <ferror@plt+0x2cbc>
  406d00:	mov	x0, x19
  406d04:	bl	403550 <strlen@plt>
  406d08:	lsl	x8, x0, #32
  406d0c:	sxtw	x21, w0
  406d10:	mov	x20, #0xffffffff00000000    	// #-4294967296
  406d14:	subs	x23, x21, #0x1
  406d18:	mov	x22, x8
  406d1c:	b.lt	406d40 <ferror@plt+0x2d10>  // b.tstop
  406d20:	bl	403ba0 <__ctype_b_loc@plt>
  406d24:	add	x9, x19, x21
  406d28:	ldr	x8, [x0]
  406d2c:	ldurb	w9, [x9, #-1]
  406d30:	mov	x21, x23
  406d34:	ldrh	w9, [x8, x9, lsl #1]
  406d38:	add	x8, x22, x20
  406d3c:	tbnz	w9, #13, 406d14 <ferror@plt+0x2ce4>
  406d40:	asr	x1, x22, #32
  406d44:	mov	x0, x19
  406d48:	ldp	x20, x19, [sp, #48]
  406d4c:	ldp	x22, x21, [sp, #32]
  406d50:	ldr	x23, [sp, #16]
  406d54:	ldp	x29, x30, [sp], #64
  406d58:	b	41c0c8 <ferror@plt+0x18098>
  406d5c:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  406d60:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  406d64:	add	x1, x1, #0x976
  406d68:	add	x2, x2, #0x996
  406d6c:	bl	412a18 <ferror@plt+0xe9e8>
  406d70:	ldp	x20, x19, [sp, #48]
  406d74:	ldp	x22, x21, [sp, #32]
  406d78:	ldr	x23, [sp, #16]
  406d7c:	mov	x0, xzr
  406d80:	ldp	x29, x30, [sp], #64
  406d84:	ret
  406d88:	stp	x29, x30, [sp, #-64]!
  406d8c:	stp	x24, x23, [sp, #16]
  406d90:	stp	x22, x21, [sp, #32]
  406d94:	stp	x20, x19, [sp, #48]
  406d98:	mov	x29, sp
  406d9c:	mov	x20, x0
  406da0:	bl	403550 <strlen@plt>
  406da4:	add	x19, x0, #0xa
  406da8:	mov	x0, x19
  406dac:	bl	411be4 <ferror@plt+0xdbb4>
  406db0:	ldrb	w8, [x20]
  406db4:	cbz	w8, 406e64 <ferror@plt+0x2e34>
  406db8:	mov	x23, #0x1                   	// #1
  406dbc:	movk	x23, #0x36, lsl #16
  406dc0:	mov	x9, xzr
  406dc4:	add	x20, x20, #0x1
  406dc8:	mov	w21, #0x5c                  	// #92
  406dcc:	mov	w22, #0x1                   	// #1
  406dd0:	movk	x23, #0x4e, lsl #48
  406dd4:	and	w10, w8, #0xff
  406dd8:	cmp	w10, #0x24
  406ddc:	b.cc	406e0c <ferror@plt+0x2ddc>  // b.lo, b.ul, b.last
  406de0:	b.eq	406df0 <ferror@plt+0x2dc0>  // b.none
  406de4:	and	w10, w8, #0xff
  406de8:	cmp	w10, #0x28
  406dec:	b.cc	406e0c <ferror@plt+0x2ddc>  // b.lo, b.ul, b.last
  406df0:	and	w10, w8, #0xff
  406df4:	sub	w11, w10, #0x2a
  406df8:	cmp	w11, #0x36
  406dfc:	b.hi	406e48 <ferror@plt+0x2e18>  // b.pmore
  406e00:	lsl	x11, x22, x11
  406e04:	tst	x11, x23
  406e08:	b.eq	406e48 <ferror@plt+0x2e18>  // b.none
  406e0c:	strb	w21, [x0, x9]
  406e10:	ldurb	w8, [x20, #-1]
  406e14:	add	x9, x9, #0x1
  406e18:	strb	w8, [x0, x9]
  406e1c:	add	x8, x9, #0x3
  406e20:	cmp	x8, x19
  406e24:	add	x24, x9, #0x1
  406e28:	b.cc	406e38 <ferror@plt+0x2e08>  // b.lo, b.ul, b.last
  406e2c:	lsl	x19, x19, #1
  406e30:	mov	x1, x19
  406e34:	bl	411cf8 <ferror@plt+0xdcc8>
  406e38:	ldrb	w8, [x20], #1
  406e3c:	mov	x9, x24
  406e40:	cbnz	w8, 406dd4 <ferror@plt+0x2da4>
  406e44:	b	406e68 <ferror@plt+0x2e38>
  406e48:	cmp	w10, #0x7e
  406e4c:	b.hi	406e0c <ferror@plt+0x2ddc>  // b.pmore
  406e50:	sub	w10, w8, #0x7b
  406e54:	and	w10, w10, #0xff
  406e58:	cmp	w10, #0x2
  406e5c:	b.hi	406e18 <ferror@plt+0x2de8>  // b.pmore
  406e60:	b	406e0c <ferror@plt+0x2ddc>
  406e64:	mov	x24, xzr
  406e68:	strb	wzr, [x0, x24]
  406e6c:	ldp	x20, x19, [sp, #48]
  406e70:	ldp	x22, x21, [sp, #32]
  406e74:	ldp	x24, x23, [sp, #16]
  406e78:	ldp	x29, x30, [sp], #64
  406e7c:	ret
  406e80:	stp	x29, x30, [sp, #-96]!
  406e84:	stp	x20, x19, [sp, #80]
  406e88:	mov	x20, x0
  406e8c:	mov	x0, x1
  406e90:	stp	x28, x27, [sp, #16]
  406e94:	stp	x26, x25, [sp, #32]
  406e98:	stp	x24, x23, [sp, #48]
  406e9c:	stp	x22, x21, [sp, #64]
  406ea0:	mov	x29, sp
  406ea4:	mov	x19, x2
  406ea8:	bl	406cc0 <ferror@plt+0x2c90>
  406eac:	mov	x21, x0
  406eb0:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  406eb4:	add	x0, x0, #0xecb
  406eb8:	bl	41e1a8 <ferror@plt+0x1a178>
  406ebc:	adrp	x23, 436000 <ferror@plt+0x31fd0>
  406ec0:	mov	x22, x0
  406ec4:	add	x23, x23, #0xbec
  406ec8:	adrp	x26, 488000 <ferror@plt+0x83fd0>
  406ecc:	mov	w27, #0x24                  	// #36
  406ed0:	mov	x28, x21
  406ed4:	ldrb	w2, [x28]
  406ed8:	cmp	w2, #0x24
  406edc:	b.eq	406ee8 <ferror@plt+0x2eb8>  // b.none
  406ee0:	cbnz	w2, 406f24 <ferror@plt+0x2ef4>
  406ee4:	b	406ff8 <ferror@plt+0x2fc8>
  406ee8:	ldrb	w8, [x28, #1]
  406eec:	cmp	w8, #0x7b
  406ef0:	b.eq	406f60 <ferror@plt+0x2f30>  // b.none
  406ef4:	cmp	w8, #0x24
  406ef8:	b.ne	406f24 <ferror@plt+0x2ef4>  // b.any
  406efc:	ldp	x8, x10, [x22, #8]
  406f00:	add	x9, x8, #0x1
  406f04:	cmp	x9, x10
  406f08:	b.cs	406fe0 <ferror@plt+0x2fb0>  // b.hs, b.nlast
  406f0c:	ldr	x10, [x22]
  406f10:	str	x9, [x22, #8]
  406f14:	strb	w27, [x10, x8]
  406f18:	ldp	x8, x9, [x22]
  406f1c:	strb	wzr, [x8, x9]
  406f20:	b	406ff0 <ferror@plt+0x2fc0>
  406f24:	ldp	x8, x10, [x22, #8]
  406f28:	add	x9, x8, #0x1
  406f2c:	cmp	x9, x10
  406f30:	b.cs	406f4c <ferror@plt+0x2f1c>  // b.hs, b.nlast
  406f34:	ldr	x10, [x22]
  406f38:	str	x9, [x22, #8]
  406f3c:	strb	w2, [x10, x8]
  406f40:	ldp	x8, x9, [x22]
  406f44:	strb	wzr, [x8, x9]
  406f48:	b	406f58 <ferror@plt+0x2f28>
  406f4c:	mov	x1, #0xffffffffffffffff    	// #-1
  406f50:	mov	x0, x22
  406f54:	bl	41eaec <ferror@plt+0x1aabc>
  406f58:	add	x28, x28, #0x1
  406f5c:	b	406ed4 <ferror@plt+0x2ea4>
  406f60:	add	x0, x28, #0x2
  406f64:	add	x28, x28, #0x1
  406f68:	mov	w8, #0x24                  	// #36
  406f6c:	ands	w8, w8, #0xff
  406f70:	b.eq	406f84 <ferror@plt+0x2f54>  // b.none
  406f74:	cmp	w8, #0x7d
  406f78:	b.eq	406f84 <ferror@plt+0x2f54>  // b.none
  406f7c:	ldrb	w8, [x28], #1
  406f80:	b	406f6c <ferror@plt+0x2f3c>
  406f84:	mvn	x8, x0
  406f88:	add	x1, x8, x28
  406f8c:	bl	41c0c8 <ferror@plt+0x18098>
  406f90:	mov	x25, x0
  406f94:	mov	x0, x20
  406f98:	mov	x1, x25
  406f9c:	bl	4053d0 <ferror@plt+0x13a0>
  406fa0:	mov	x24, x0
  406fa4:	cbnz	x0, 406fc0 <ferror@plt+0x2f90>
  406fa8:	mov	x0, x23
  406fac:	mov	x1, x25
  406fb0:	mov	x2, x19
  406fb4:	bl	4075e8 <ferror@plt+0x35b8>
  406fb8:	ldr	w8, [x26, #1480]
  406fbc:	cbnz	w8, 407030 <ferror@plt+0x3000>
  406fc0:	mov	x0, x25
  406fc4:	bl	411d58 <ferror@plt+0xdd28>
  406fc8:	mov	x0, x22
  406fcc:	mov	x1, x24
  406fd0:	bl	41e570 <ferror@plt+0x1a540>
  406fd4:	mov	x0, x24
  406fd8:	bl	411d58 <ferror@plt+0xdd28>
  406fdc:	b	406ed4 <ferror@plt+0x2ea4>
  406fe0:	mov	x1, #0xffffffffffffffff    	// #-1
  406fe4:	mov	w2, #0x24                  	// #36
  406fe8:	mov	x0, x22
  406fec:	bl	41eaec <ferror@plt+0x1aabc>
  406ff0:	add	x28, x28, #0x2
  406ff4:	b	406ed4 <ferror@plt+0x2ea4>
  406ff8:	mov	x0, x21
  406ffc:	bl	411d58 <ferror@plt+0xdd28>
  407000:	ldr	x19, [x22]
  407004:	mov	x0, x22
  407008:	mov	w1, wzr
  40700c:	bl	41e358 <ferror@plt+0x1a328>
  407010:	mov	x0, x19
  407014:	ldp	x20, x19, [sp, #80]
  407018:	ldp	x22, x21, [sp, #64]
  40701c:	ldp	x24, x23, [sp, #48]
  407020:	ldp	x26, x25, [sp, #32]
  407024:	ldp	x28, x27, [sp, #16]
  407028:	ldp	x29, x30, [sp], #96
  40702c:	ret
  407030:	mov	w0, #0x1                   	// #1
  407034:	bl	403580 <exit@plt>
  407038:	stp	x29, x30, [sp, #-96]!
  40703c:	cmp	w1, #0x1
  407040:	stp	x28, x27, [sp, #16]
  407044:	stp	x26, x25, [sp, #32]
  407048:	stp	x24, x23, [sp, #48]
  40704c:	stp	x22, x21, [sp, #64]
  407050:	stp	x20, x19, [sp, #80]
  407054:	mov	x29, sp
  407058:	b.lt	407248 <ferror@plt+0x3218>  // b.tstop
  40705c:	adrp	x26, 436000 <ferror@plt+0x31fd0>
  407060:	mov	x19, x2
  407064:	mov	w20, w1
  407068:	mov	x21, x0
  40706c:	mov	w23, wzr
  407070:	add	x26, x26, #0xad3
  407074:	mov	w27, #0x4                   	// #4
  407078:	mov	w0, #0x10                  	// #16
  40707c:	bl	411be4 <ferror@plt+0xdbb4>
  407080:	ldr	x8, [x19, w23, sxtw #3]
  407084:	mov	x25, x0
  407088:	mov	x0, x8
  40708c:	bl	406cc0 <ferror@plt+0x2c90>
  407090:	mov	x24, x0
  407094:	bl	406d88 <ferror@plt+0x2d58>
  407098:	mov	x22, x0
  40709c:	mov	x0, x24
  4070a0:	bl	411d58 <ferror@plt+0xdd28>
  4070a4:	ldrb	w24, [x22]
  4070a8:	cmp	w24, #0x2d
  4070ac:	b.ne	40712c <ferror@plt+0x30fc>  // b.any
  4070b0:	ldrb	w8, [x22, #1]
  4070b4:	cmp	w8, #0x4c
  4070b8:	b.eq	4071dc <ferror@plt+0x31ac>  // b.none
  4070bc:	cmp	w8, #0x6c
  4070c0:	b.ne	40712c <ferror@plt+0x30fc>  // b.any
  4070c4:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4070c8:	mov	w2, #0x5                   	// #5
  4070cc:	mov	x0, x22
  4070d0:	add	x1, x1, #0xac9
  4070d4:	bl	4038b0 <strncmp@plt>
  4070d8:	cbz	w0, 40712c <ferror@plt+0x30fc>
  4070dc:	mov	x24, x22
  4070e0:	ldrb	w28, [x24, #2]!
  4070e4:	cbz	w28, 407104 <ferror@plt+0x30d4>
  4070e8:	bl	403ba0 <__ctype_b_loc@plt>
  4070ec:	ldr	x8, [x0]
  4070f0:	and	x9, x28, #0xff
  4070f4:	ldrh	w9, [x8, x9, lsl #1]
  4070f8:	tbz	w9, #13, 407104 <ferror@plt+0x30d4>
  4070fc:	ldrb	w28, [x24, #1]!
  407100:	cbnz	w28, 4070f0 <ferror@plt+0x30c0>
  407104:	adrp	x0, 437000 <ferror@plt+0x32fd0>
  407108:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  40710c:	mov	w8, #0x1                   	// #1
  407110:	add	x0, x0, #0x611
  407114:	mov	x1, x24
  407118:	add	x2, x2, #0xecb
  40711c:	mov	x3, xzr
  407120:	strb	w8, [x25]
  407124:	bl	41c26c <ferror@plt+0x1823c>
  407128:	b	407220 <ferror@plt+0x31f0>
  40712c:	mov	x0, x26
  407130:	mov	x1, x22
  407134:	bl	403b70 <strcmp@plt>
  407138:	cbz	w0, 407150 <ferror@plt+0x3120>
  40713c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407140:	add	x0, x0, #0xacf
  407144:	mov	x1, x22
  407148:	bl	403b70 <strcmp@plt>
  40714c:	cbnz	w0, 4071bc <ferror@plt+0x318c>
  407150:	sxtw	x8, w23
  407154:	add	x28, x8, #0x1
  407158:	cmp	w28, w20
  40715c:	b.ge	4071bc <ferror@plt+0x318c>  // b.tcont
  407160:	ldr	x0, [x19, x28, lsl #3]
  407164:	bl	406cc0 <ferror@plt+0x2c90>
  407168:	mov	x24, x0
  40716c:	bl	406d88 <ferror@plt+0x2d58>
  407170:	mov	x23, x0
  407174:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  407178:	mov	x0, x22
  40717c:	add	x1, x1, #0xb7b
  407180:	mov	x2, x23
  407184:	mov	x3, xzr
  407188:	strb	w27, [x25]
  40718c:	bl	41c26c <ferror@plt+0x1823c>
  407190:	str	x0, [x25, #8]
  407194:	ldr	x0, [x21, #80]
  407198:	mov	x1, x25
  40719c:	bl	40c868 <ferror@plt+0x8838>
  4071a0:	str	x0, [x21, #80]
  4071a4:	mov	x0, x23
  4071a8:	bl	411d58 <ferror@plt+0xdd28>
  4071ac:	mov	x0, x24
  4071b0:	bl	411d58 <ferror@plt+0xdd28>
  4071b4:	mov	w23, w28
  4071b8:	b	407234 <ferror@plt+0x3204>
  4071bc:	cbz	w24, 4071d0 <ferror@plt+0x31a0>
  4071c0:	mov	x0, x22
  4071c4:	strb	w27, [x25]
  4071c8:	bl	41c024 <ferror@plt+0x17ff4>
  4071cc:	b	407220 <ferror@plt+0x31f0>
  4071d0:	mov	x0, x25
  4071d4:	bl	411d58 <ferror@plt+0xdd28>
  4071d8:	b	407234 <ferror@plt+0x3204>
  4071dc:	mov	x24, x22
  4071e0:	ldrb	w28, [x24, #2]!
  4071e4:	cbz	w28, 407204 <ferror@plt+0x31d4>
  4071e8:	bl	403ba0 <__ctype_b_loc@plt>
  4071ec:	ldr	x8, [x0]
  4071f0:	and	x9, x28, #0xff
  4071f4:	ldrh	w9, [x8, x9, lsl #1]
  4071f8:	tbz	w9, #13, 407204 <ferror@plt+0x31d4>
  4071fc:	ldrb	w28, [x24, #1]!
  407200:	cbnz	w28, 4071f0 <ferror@plt+0x31c0>
  407204:	adrp	x0, 437000 <ferror@plt+0x32fd0>
  407208:	mov	w8, #0x2                   	// #2
  40720c:	add	x0, x0, #0x631
  407210:	mov	x1, x24
  407214:	mov	x2, xzr
  407218:	strb	w8, [x25]
  40721c:	bl	41c26c <ferror@plt+0x1823c>
  407220:	str	x0, [x25, #8]
  407224:	ldr	x0, [x21, #80]
  407228:	mov	x1, x25
  40722c:	bl	40c868 <ferror@plt+0x8838>
  407230:	str	x0, [x21, #80]
  407234:	mov	x0, x22
  407238:	bl	411d58 <ferror@plt+0xdd28>
  40723c:	add	w23, w23, #0x1
  407240:	cmp	w23, w20
  407244:	b.lt	407078 <ferror@plt+0x3048>  // b.tstop
  407248:	ldp	x20, x19, [sp, #80]
  40724c:	ldp	x22, x21, [sp, #64]
  407250:	ldp	x24, x23, [sp, #48]
  407254:	ldp	x26, x25, [sp, #32]
  407258:	ldp	x28, x27, [sp, #16]
  40725c:	ldp	x29, x30, [sp], #96
  407260:	ret
  407264:	stp	x29, x30, [sp, #-80]!
  407268:	str	x25, [sp, #16]
  40726c:	stp	x24, x23, [sp, #32]
  407270:	stp	x22, x21, [sp, #48]
  407274:	stp	x20, x19, [sp, #64]
  407278:	mov	x29, sp
  40727c:	mov	x21, x1
  407280:	mov	x22, x0
  407284:	bl	403b70 <strcmp@plt>
  407288:	cbz	w0, 4074c8 <ferror@plt+0x3498>
  40728c:	mov	x0, x22
  407290:	bl	403550 <strlen@plt>
  407294:	add	x9, x0, #0x10
  407298:	mov	x8, sp
  40729c:	and	x9, x9, #0xfffffffffffffff0
  4072a0:	sub	x20, x8, x9
  4072a4:	mov	sp, x20
  4072a8:	mov	x0, x21
  4072ac:	bl	403550 <strlen@plt>
  4072b0:	add	x9, x0, #0x10
  4072b4:	mov	x8, sp
  4072b8:	and	x9, x9, #0xfffffffffffffff0
  4072bc:	sub	x19, x8, x9
  4072c0:	mov	sp, x19
  4072c4:	mov	x0, x20
  4072c8:	mov	x1, x22
  4072cc:	bl	403d70 <strcpy@plt>
  4072d0:	mov	x0, x19
  4072d4:	mov	x1, x21
  4072d8:	bl	403d70 <strcpy@plt>
  4072dc:	ldrb	w23, [x20]
  4072e0:	cbz	w23, 4074b4 <ferror@plt+0x3484>
  4072e4:	ldrb	w24, [x19]
  4072e8:	tst	w24, #0xff
  4072ec:	b.eq	4074ac <ferror@plt+0x347c>  // b.none
  4072f0:	bl	403ba0 <__ctype_b_loc@plt>
  4072f4:	ldr	x8, [x0]
  4072f8:	and	x9, x23, #0xff
  4072fc:	ldrh	w9, [x8, x9, lsl #1]
  407300:	tbnz	w9, #3, 407314 <ferror@plt+0x32e4>
  407304:	ldrb	w23, [x20, #1]!
  407308:	cbnz	w23, 4072f8 <ferror@plt+0x32c8>
  40730c:	mov	w25, #0x1                   	// #1
  407310:	b	407318 <ferror@plt+0x32e8>
  407314:	mov	w25, wzr
  407318:	mov	x21, x20
  40731c:	bl	403ba0 <__ctype_b_loc@plt>
  407320:	ldr	x8, [x0]
  407324:	sub	x22, x19, #0x1
  407328:	and	x9, x24, #0xff
  40732c:	ldrh	w9, [x8, x9, lsl #1]
  407330:	tbnz	w9, #3, 407344 <ferror@plt+0x3314>
  407334:	ldrb	w24, [x19, #1]!
  407338:	add	x22, x22, #0x1
  40733c:	cbnz	w24, 407328 <ferror@plt+0x32f8>
  407340:	b	4074a4 <ferror@plt+0x3474>
  407344:	tbnz	w25, #0, 4074a4 <ferror@plt+0x3474>
  407348:	bl	403ba0 <__ctype_b_loc@plt>
  40734c:	ldr	x8, [x0]
  407350:	and	x9, x23, #0xff
  407354:	ldrh	w9, [x8, x9, lsl #1]
  407358:	tbnz	w9, #11, 407380 <ferror@plt+0x3350>
  40735c:	tst	w23, #0xff
  407360:	mov	x20, x21
  407364:	b.eq	4073a4 <ferror@plt+0x3374>  // b.none
  407368:	and	x9, x23, #0xff
  40736c:	ldrh	w9, [x8, x9, lsl #1]
  407370:	tbz	w9, #10, 4073ac <ferror@plt+0x337c>
  407374:	ldrb	w23, [x20, #1]!
  407378:	cbnz	w23, 407368 <ferror@plt+0x3338>
  40737c:	b	4073ac <ferror@plt+0x337c>
  407380:	tst	w23, #0xff
  407384:	mov	x20, x21
  407388:	b.eq	4073d4 <ferror@plt+0x33a4>  // b.none
  40738c:	and	x9, x23, #0xff
  407390:	ldrh	w9, [x8, x9, lsl #1]
  407394:	tbz	w9, #11, 4073dc <ferror@plt+0x33ac>
  407398:	ldrb	w23, [x20, #1]!
  40739c:	cbnz	w23, 40738c <ferror@plt+0x335c>
  4073a0:	b	4073dc <ferror@plt+0x33ac>
  4073a4:	mov	w23, wzr
  4073a8:	mov	x20, x21
  4073ac:	ldrb	w9, [x19]
  4073b0:	cbz	w9, 407404 <ferror@plt+0x33d4>
  4073b4:	mov	x25, x19
  4073b8:	and	x9, x9, #0xff
  4073bc:	ldrh	w9, [x8, x9, lsl #1]
  4073c0:	tbz	w9, #10, 4073cc <ferror@plt+0x339c>
  4073c4:	ldrb	w9, [x25, #1]!
  4073c8:	cbnz	w9, 4073b8 <ferror@plt+0x3388>
  4073cc:	mov	w8, wzr
  4073d0:	b	407414 <ferror@plt+0x33e4>
  4073d4:	mov	w23, wzr
  4073d8:	mov	x20, x21
  4073dc:	ldrb	w9, [x19]
  4073e0:	cbz	w9, 40740c <ferror@plt+0x33dc>
  4073e4:	mov	x25, x19
  4073e8:	and	x9, x9, #0xff
  4073ec:	ldrh	w9, [x8, x9, lsl #1]
  4073f0:	tbz	w9, #11, 4073fc <ferror@plt+0x33cc>
  4073f4:	ldrb	w9, [x25, #1]!
  4073f8:	cbnz	w9, 4073e8 <ferror@plt+0x33b8>
  4073fc:	mov	w8, #0x1                   	// #1
  407400:	b	407414 <ferror@plt+0x33e4>
  407404:	mov	w8, wzr
  407408:	b	407410 <ferror@plt+0x33e0>
  40740c:	mov	w8, #0x1                   	// #1
  407410:	mov	x25, x19
  407414:	ldrb	w24, [x25]
  407418:	cmp	x21, x20
  40741c:	strb	wzr, [x20]
  407420:	strb	wzr, [x25]
  407424:	b.eq	4074bc <ferror@plt+0x348c>  // b.none
  407428:	cmp	x25, x19
  40742c:	b.eq	4074e4 <ferror@plt+0x34b4>  // b.none
  407430:	cbz	w8, 407478 <ferror@plt+0x3448>
  407434:	sub	x21, x21, #0x1
  407438:	ldrb	w8, [x21, #1]!
  40743c:	cmp	w8, #0x30
  407440:	b.eq	407438 <ferror@plt+0x3408>  // b.none
  407444:	ldrb	w8, [x22, #1]!
  407448:	cmp	w8, #0x30
  40744c:	b.eq	407444 <ferror@plt+0x3414>  // b.none
  407450:	mov	x0, x21
  407454:	bl	403550 <strlen@plt>
  407458:	mov	x19, x0
  40745c:	mov	x0, x22
  407460:	bl	403550 <strlen@plt>
  407464:	cmp	x19, x0
  407468:	b.hi	4074ac <ferror@plt+0x347c>  // b.pmore
  40746c:	cmp	x0, x19
  407470:	b.ls	40747c <ferror@plt+0x344c>  // b.plast
  407474:	b	4074bc <ferror@plt+0x348c>
  407478:	mov	x22, x19
  40747c:	mov	x0, x21
  407480:	mov	x1, x22
  407484:	bl	403b70 <strcmp@plt>
  407488:	cbnz	w0, 4074f4 <ferror@plt+0x34c4>
  40748c:	strb	w23, [x20]
  407490:	and	w23, w23, #0xff
  407494:	mov	x19, x25
  407498:	strb	w24, [x25]
  40749c:	cbnz	w23, 4072e8 <ferror@plt+0x32b8>
  4074a0:	b	4074b8 <ferror@plt+0x3488>
  4074a4:	tst	w23, #0xff
  4074a8:	b.eq	4074b4 <ferror@plt+0x3484>  // b.none
  4074ac:	mov	w0, #0x1                   	// #1
  4074b0:	b	4074c8 <ferror@plt+0x3498>
  4074b4:	ldrb	w24, [x19]
  4074b8:	cbz	w24, 4074c4 <ferror@plt+0x3494>
  4074bc:	mov	w0, #0xffffffff            	// #-1
  4074c0:	b	4074c8 <ferror@plt+0x3498>
  4074c4:	mov	w0, wzr
  4074c8:	mov	sp, x29
  4074cc:	ldp	x20, x19, [sp, #64]
  4074d0:	ldp	x22, x21, [sp, #48]
  4074d4:	ldp	x24, x23, [sp, #32]
  4074d8:	ldr	x25, [sp, #16]
  4074dc:	ldp	x29, x30, [sp], #80
  4074e0:	ret
  4074e4:	cmp	w8, #0x0
  4074e8:	mov	w8, #0x1                   	// #1
  4074ec:	cneg	w0, w8, eq  // eq = none
  4074f0:	b	4074c8 <ferror@plt+0x3498>
  4074f4:	cmp	w0, #0x1
  4074f8:	mov	w8, #0xffffffff            	// #-1
  4074fc:	cneg	w0, w8, ge  // ge = tcont
  407500:	b	4074c8 <ferror@plt+0x3498>
  407504:	sub	sp, sp, #0x130
  407508:	stp	x29, x30, [sp, #256]
  40750c:	add	x29, sp, #0x100
  407510:	str	x28, [sp, #272]
  407514:	stp	x20, x19, [sp, #288]
  407518:	stp	x1, x2, [x29, #-120]
  40751c:	stp	x3, x4, [x29, #-104]
  407520:	stp	x5, x6, [x29, #-88]
  407524:	stur	x7, [x29, #-72]
  407528:	stp	q0, q1, [sp]
  40752c:	stp	q2, q3, [sp, #32]
  407530:	stp	q4, q5, [sp, #64]
  407534:	stp	q6, q7, [sp, #96]
  407538:	cbz	x0, 4075d0 <ferror@plt+0x35a0>
  40753c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407540:	ldr	w8, [x8, #2392]
  407544:	cbz	w8, 4075bc <ferror@plt+0x358c>
  407548:	mov	x8, #0xffffffffffffffc8    	// #-56
  40754c:	mov	x10, sp
  407550:	sub	x11, x29, #0x78
  407554:	movk	x8, #0xff80, lsl #32
  407558:	add	x9, x29, #0x30
  40755c:	add	x10, x10, #0x80
  407560:	add	x11, x11, #0x38
  407564:	stp	x10, x8, [x29, #-16]
  407568:	stp	x9, x11, [x29, #-32]
  40756c:	ldp	q0, q1, [x29, #-32]
  407570:	sub	x1, x29, #0x40
  407574:	stp	q0, q1, [x29, #-64]
  407578:	bl	41c1a8 <ferror@plt+0x18178>
  40757c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407580:	ldr	w8, [x8, #2396]
  407584:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  407588:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  40758c:	add	x9, x9, #0x900
  407590:	add	x10, x10, #0x908
  407594:	cmp	w8, #0x0
  407598:	csel	x8, x9, x10, eq  // eq = none
  40759c:	ldr	x19, [x8]
  4075a0:	mov	x20, x0
  4075a4:	mov	x1, x19
  4075a8:	bl	403570 <fputs@plt>
  4075ac:	mov	x0, x19
  4075b0:	bl	403d50 <fflush@plt>
  4075b4:	mov	x0, x20
  4075b8:	bl	411d58 <ferror@plt+0xdd28>
  4075bc:	ldp	x20, x19, [sp, #288]
  4075c0:	ldr	x28, [sp, #272]
  4075c4:	ldp	x29, x30, [sp, #256]
  4075c8:	add	sp, sp, #0x130
  4075cc:	ret
  4075d0:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4075d4:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  4075d8:	add	x1, x1, #0xc0f
  4075dc:	add	x2, x2, #0xc32
  4075e0:	bl	412a18 <ferror@plt+0xe9e8>
  4075e4:	b	4075bc <ferror@plt+0x358c>
  4075e8:	sub	sp, sp, #0x130
  4075ec:	stp	x29, x30, [sp, #256]
  4075f0:	add	x29, sp, #0x100
  4075f4:	str	x28, [sp, #272]
  4075f8:	stp	x20, x19, [sp, #288]
  4075fc:	stp	x1, x2, [x29, #-120]
  407600:	stp	x3, x4, [x29, #-104]
  407604:	stp	x5, x6, [x29, #-88]
  407608:	stur	x7, [x29, #-72]
  40760c:	stp	q0, q1, [sp]
  407610:	stp	q2, q3, [sp, #32]
  407614:	stp	q4, q5, [sp, #64]
  407618:	stp	q6, q7, [sp, #96]
  40761c:	cbz	x0, 4076b4 <ferror@plt+0x3684>
  407620:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407624:	ldr	w8, [x8, #2400]
  407628:	cbz	w8, 4076a0 <ferror@plt+0x3670>
  40762c:	mov	x8, #0xffffffffffffffc8    	// #-56
  407630:	mov	x10, sp
  407634:	sub	x11, x29, #0x78
  407638:	movk	x8, #0xff80, lsl #32
  40763c:	add	x9, x29, #0x30
  407640:	add	x10, x10, #0x80
  407644:	add	x11, x11, #0x38
  407648:	stp	x10, x8, [x29, #-16]
  40764c:	stp	x9, x11, [x29, #-32]
  407650:	ldp	q0, q1, [x29, #-32]
  407654:	sub	x1, x29, #0x40
  407658:	stp	q0, q1, [x29, #-64]
  40765c:	bl	41c1a8 <ferror@plt+0x18178>
  407660:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407664:	ldr	w8, [x8, #2396]
  407668:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  40766c:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  407670:	add	x9, x9, #0x900
  407674:	add	x10, x10, #0x908
  407678:	cmp	w8, #0x0
  40767c:	csel	x8, x9, x10, eq  // eq = none
  407680:	ldr	x19, [x8]
  407684:	mov	x20, x0
  407688:	mov	x1, x19
  40768c:	bl	403570 <fputs@plt>
  407690:	mov	x0, x19
  407694:	bl	403d50 <fflush@plt>
  407698:	mov	x0, x20
  40769c:	bl	411d58 <ferror@plt+0xdd28>
  4076a0:	ldp	x20, x19, [sp, #288]
  4076a4:	ldr	x28, [sp, #272]
  4076a8:	ldp	x29, x30, [sp, #256]
  4076ac:	add	sp, sp, #0x130
  4076b0:	ret
  4076b4:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4076b8:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  4076bc:	add	x1, x1, #0xc41
  4076c0:	add	x2, x2, #0xc32
  4076c4:	bl	412a18 <ferror@plt+0xe9e8>
  4076c8:	b	4076a0 <ferror@plt+0x3670>
  4076cc:	adrp	x8, 43d000 <ferror@plt+0x38fd0>
  4076d0:	add	x8, x8, #0xdb7
  4076d4:	mov	x1, x0
  4076d8:	mov	x0, x8
  4076dc:	b	413b60 <ferror@plt+0xfb30>
  4076e0:	sub	sp, sp, #0x80
  4076e4:	stp	x29, x30, [sp, #32]
  4076e8:	add	x29, sp, #0x20
  4076ec:	stur	w0, [x29, #-4]
  4076f0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4076f4:	add	x0, x0, #0xc67
  4076f8:	stp	x28, x27, [sp, #48]
  4076fc:	stp	x26, x25, [sp, #64]
  407700:	stp	x24, x23, [sp, #80]
  407704:	stp	x22, x21, [sp, #96]
  407708:	stp	x20, x19, [sp, #112]
  40770c:	stp	xzr, x1, [sp, #8]
  407710:	bl	403f40 <getenv@plt>
  407714:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  407718:	cbz	x0, 407740 <ferror@plt+0x3710>
  40771c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407720:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407724:	mov	w9, #0x1                   	// #1
  407728:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  40772c:	add	x0, x0, #0xc7d
  407730:	str	w9, [x8, #2392]
  407734:	str	w9, [x20, #2400]
  407738:	str	wzr, [x10, #2404]
  40773c:	bl	407504 <ferror@plt+0x34d4>
  407740:	adrp	x8, 436000 <ferror@plt+0x31fd0>
  407744:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407748:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  40774c:	add	x8, x8, #0xf65
  407750:	add	x0, x0, #0xcb1
  407754:	str	x8, [x19, #2384]
  407758:	bl	403f40 <getenv@plt>
  40775c:	cbz	x0, 40776c <ferror@plt+0x373c>
  407760:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  407764:	add	x1, x1, #0xa70
  407768:	bl	404180 <ferror@plt+0x150>
  40776c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407770:	add	x0, x0, #0xcc1
  407774:	bl	403f40 <getenv@plt>
  407778:	cbnz	x0, 407780 <ferror@plt+0x3750>
  40777c:	ldr	x0, [x19, #2384]
  407780:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  407784:	add	x1, x1, #0xa70
  407788:	bl	404180 <ferror@plt+0x150>
  40778c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407790:	add	x0, x0, #0xcd3
  407794:	bl	403f40 <getenv@plt>
  407798:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  40779c:	str	x0, [x8, #2376]
  4077a0:	cbz	x0, 4077b4 <ferror@plt+0x3784>
  4077a4:	mov	x1, x0
  4077a8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4077ac:	add	x0, x0, #0xcea
  4077b0:	b	4077c4 <ferror@plt+0x3794>
  4077b4:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4077b8:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  4077bc:	add	x0, x0, #0xcea
  4077c0:	add	x1, x1, #0x954
  4077c4:	bl	405298 <ferror@plt+0x1268>
  4077c8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4077cc:	add	x0, x0, #0xcf8
  4077d0:	bl	403f40 <getenv@plt>
  4077d4:	cbz	x0, 4077e8 <ferror@plt+0x37b8>
  4077d8:	mov	x1, x0
  4077dc:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4077e0:	add	x0, x0, #0xd11
  4077e4:	b	4077f8 <ferror@plt+0x37c8>
  4077e8:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4077ec:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  4077f0:	add	x0, x0, #0xd11
  4077f4:	add	x1, x1, #0xd21
  4077f8:	bl	405298 <ferror@plt+0x1268>
  4077fc:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407800:	add	x0, x0, #0xd31
  407804:	bl	403f40 <getenv@plt>
  407808:	cbz	x0, 407824 <ferror@plt+0x37f4>
  40780c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407810:	add	x0, x0, #0xd50
  407814:	bl	407504 <ferror@plt+0x34d4>
  407818:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  40781c:	mov	w9, #0x1                   	// #1
  407820:	str	w9, [x8, #2336]
  407824:	mov	x0, xzr
  407828:	bl	413e90 <ferror@plt+0xfe60>
  40782c:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  407830:	add	x1, x1, #0x840
  407834:	mov	x2, xzr
  407838:	mov	x19, x0
  40783c:	bl	4144c0 <ferror@plt+0x10490>
  407840:	sub	x1, x29, #0x4
  407844:	add	x2, sp, #0x10
  407848:	add	x3, sp, #0x8
  40784c:	mov	x0, x19
  407850:	bl	415368 <ferror@plt+0x11338>
  407854:	cbz	w0, 4078ec <ferror@plt+0x38bc>
  407858:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  40785c:	ldrb	w8, [x8, #2408]
  407860:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  407864:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  407868:	tbz	w8, #0, 4078b4 <ferror@plt+0x3884>
  40786c:	ldrb	w8, [x23, #2412]
  407870:	tbnz	w8, #0, 4078c8 <ferror@plt+0x3898>
  407874:	ldrb	w8, [x21, #2416]
  407878:	tbnz	w8, #0, 4078c8 <ferror@plt+0x3898>
  40787c:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  407880:	ldr	w1, [x22, #2404]
  407884:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407888:	add	x0, x0, #0xe5d
  40788c:	bl	407504 <ferror@plt+0x34d4>
  407890:	ldr	w8, [x22, #2404]
  407894:	cbz	w8, 4078a8 <ferror@plt+0x3878>
  407898:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  40789c:	add	x0, x0, #0xc67
  4078a0:	bl	403f40 <getenv@plt>
  4078a4:	cbz	x0, 40790c <ferror@plt+0x38dc>
  4078a8:	mov	w8, #0x1                   	// #1
  4078ac:	str	w8, [x20, #2400]
  4078b0:	b	4078e0 <ferror@plt+0x38b0>
  4078b4:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4078b8:	add	x0, x0, #0xd84
  4078bc:	bl	407504 <ferror@plt+0x34d4>
  4078c0:	mov	w8, #0x1                   	// #1
  4078c4:	strb	w8, [x23, #2412]
  4078c8:	ldr	w1, [x20, #2400]
  4078cc:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4078d0:	add	x0, x0, #0xdb2
  4078d4:	bl	407504 <ferror@plt+0x34d4>
  4078d8:	ldr	w8, [x20, #2400]
  4078dc:	cbz	w8, 407910 <ferror@plt+0x38e0>
  4078e0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4078e4:	add	x0, x0, #0xef8
  4078e8:	b	407918 <ferror@plt+0x38e8>
  4078ec:	ldr	x8, [sp, #8]
  4078f0:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  4078f4:	ldr	x0, [x9, #2304]
  4078f8:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4078fc:	ldr	x2, [x8, #8]
  407900:	add	x1, x1, #0xdb7
  407904:	bl	403ff0 <fprintf@plt>
  407908:	b	407d3c <ferror@plt+0x3d0c>
  40790c:	str	wzr, [x20, #2400]
  407910:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407914:	add	x0, x0, #0xf10
  407918:	bl	407504 <ferror@plt+0x34d4>
  40791c:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  407920:	ldr	w8, [x20, #2420]
  407924:	cbz	w8, 407930 <ferror@plt+0x3900>
  407928:	bl	405764 <ferror@plt+0x1734>
  40792c:	b	407934 <ferror@plt+0x3904>
  407930:	bl	405770 <ferror@plt+0x1740>
  407934:	ldrb	w8, [x23, #2412]
  407938:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  40793c:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  407940:	tbnz	w8, #0, 407968 <ferror@plt+0x3938>
  407944:	ldrb	w8, [x9, #2428]
  407948:	tbnz	w8, #0, 407968 <ferror@plt+0x3938>
  40794c:	ldrb	w8, [x22, #2424]
  407950:	and	w9, w8, #0x18
  407954:	cbnz	w9, 407968 <ferror@plt+0x3938>
  407958:	tst	w8, #0x7
  40795c:	b.eq	407974 <ferror@plt+0x3944>  // b.none
  407960:	ldr	w10, [x20, #2420]
  407964:	cbz	w10, 407974 <ferror@plt+0x3944>
  407968:	bl	40579c <ferror@plt+0x176c>
  40796c:	ldrb	w8, [x22, #2424]
  407970:	ldrb	w9, [x23, #2412]
  407974:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  407978:	cbnz	w8, 40798c <ferror@plt+0x395c>
  40797c:	ldrb	w8, [x10, #2432]
  407980:	tbnz	w8, #0, 40798c <ferror@plt+0x395c>
  407984:	tbnz	w9, #0, 40798c <ferror@plt+0x395c>
  407988:	bl	40578c <ferror@plt+0x175c>
  40798c:	ldrb	w0, [x21, #2416]
  407990:	cmp	w0, #0x1
  407994:	b.ne	4079a0 <ferror@plt+0x3970>  // b.any
  407998:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  40799c:	str	wzr, [x8, #1480]
  4079a0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4079a4:	ldrb	w8, [x8, #2436]
  4079a8:	cmp	w8, #0x1
  4079ac:	b.ne	4079c4 <ferror@plt+0x3994>  // b.any
  4079b0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4079b4:	add	x0, x0, #0x5d
  4079b8:	bl	403b20 <puts@plt>
  4079bc:	mov	w20, wzr
  4079c0:	b	407d40 <ferror@plt+0x3d10>
  4079c4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4079c8:	ldr	x1, [x8, #2440]
  4079cc:	cbz	x1, 4079e4 <ferror@plt+0x39b4>
  4079d0:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4079d4:	add	x0, x0, #0x5d
  4079d8:	bl	405558 <ferror@plt+0x1528>
  4079dc:	lsr	w20, w0, #31
  4079e0:	b	407d40 <ferror@plt+0x3d10>
  4079e4:	bl	404248 <ferror@plt+0x218>
  4079e8:	ldrb	w8, [x21, #2416]
  4079ec:	cmp	w8, #0x1
  4079f0:	b.ne	4079fc <ferror@plt+0x39cc>  // b.any
  4079f4:	bl	405680 <ferror@plt+0x1650>
  4079f8:	b	4079bc <ferror@plt+0x398c>
  4079fc:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  407a00:	add	x0, x0, #0xecb
  407a04:	bl	41e1a8 <ferror@plt+0x1a178>
  407a08:	ldur	w8, [x29, #-4]
  407a0c:	mov	x20, x0
  407a10:	cmp	w8, #0x2
  407a14:	b.lt	407a58 <ferror@plt+0x3a28>  // b.tstop
  407a18:	adrp	x21, 43a000 <ferror@plt+0x35fd0>
  407a1c:	add	x21, x21, #0xb7b
  407a20:	ldr	x9, [sp, #16]
  407a24:	sub	w8, w8, #0x1
  407a28:	stur	w8, [x29, #-4]
  407a2c:	mov	x0, x20
  407a30:	add	x8, x9, #0x8
  407a34:	str	x8, [sp, #16]
  407a38:	ldr	x1, [x9, #8]
  407a3c:	bl	41e570 <ferror@plt+0x1a540>
  407a40:	mov	x0, x20
  407a44:	mov	x1, x21
  407a48:	bl	41e570 <ferror@plt+0x1a540>
  407a4c:	ldur	w8, [x29, #-4]
  407a50:	cmp	w8, #0x1
  407a54:	b.gt	407a20 <ferror@plt+0x39f0>
  407a58:	mov	x0, x19
  407a5c:	bl	413ed8 <ferror@plt+0xfea8>
  407a60:	ldr	x0, [x20]
  407a64:	bl	41d3d4 <ferror@plt+0x193a4>
  407a68:	bl	41d45c <ferror@plt+0x1942c>
  407a6c:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407a70:	add	x0, x0, #0xf29
  407a74:	bl	403f40 <getenv@plt>
  407a78:	cbz	x0, 407ac0 <ferror@plt+0x3a90>
  407a7c:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  407a80:	add	x1, x1, #0x9cd
  407a84:	bl	403800 <fopen@plt>
  407a88:	mov	x21, x0
  407a8c:	cbnz	x0, 407ac4 <ferror@plt+0x3a94>
  407a90:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407a94:	ldr	x19, [x8, #2304]
  407a98:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407a9c:	add	x0, x0, #0xf29
  407aa0:	bl	403f40 <getenv@plt>
  407aa4:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  407aa8:	mov	x2, x0
  407aac:	add	x1, x1, #0xf38
  407ab0:	mov	x0, x19
  407ab4:	bl	403ff0 <fprintf@plt>
  407ab8:	mov	w0, #0x1                   	// #1
  407abc:	bl	403580 <exit@plt>
  407ac0:	mov	x21, xzr
  407ac4:	ldr	x1, [x20]
  407ac8:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  407acc:	add	x2, x2, #0x79a
  407ad0:	mov	x0, xzr
  407ad4:	bl	40596c <ferror@plt+0x193c>
  407ad8:	cbz	x0, 407f2c <ferror@plt+0x3efc>
  407adc:	adrp	x28, 488000 <ferror@plt+0x83fd0>
  407ae0:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  407ae4:	add	x28, x28, #0x9b8
  407ae8:	mov	x19, x0
  407aec:	mov	x22, xzr
  407af0:	mov	w26, #0x1                   	// #1
  407af4:	add	x24, x24, #0x9c0
  407af8:	mov	x27, x28
  407afc:	ldr	x8, [x24]
  407b00:	ldr	x23, [x19]
  407b04:	cbz	x8, 407b14 <ferror@plt+0x3ae4>
  407b08:	mov	w25, #0x4                   	// #4
  407b0c:	mov	x28, x24
  407b10:	b	407b40 <ferror@plt+0x3b10>
  407b14:	ldr	x8, [x28]
  407b18:	cbz	x8, 407b24 <ferror@plt+0x3af4>
  407b1c:	mov	w25, #0x3                   	// #3
  407b20:	b	407b40 <ferror@plt+0x3b10>
  407b24:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407b28:	add	x8, x8, #0x9c8
  407b2c:	ldr	x8, [x8]
  407b30:	cbz	x8, 407b58 <ferror@plt+0x3b28>
  407b34:	adrp	x28, 488000 <ferror@plt+0x83fd0>
  407b38:	mov	w25, #0x2                   	// #2
  407b3c:	add	x28, x28, #0x9c8
  407b40:	ldr	x0, [x23, #16]
  407b44:	bl	411d58 <ferror@plt+0xdd28>
  407b48:	str	w25, [x23, #8]
  407b4c:	ldr	x0, [x28]
  407b50:	bl	41c024 <ferror@plt+0x17ff4>
  407b54:	str	x0, [x23, #16]
  407b58:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407b5c:	ldr	w8, [x8, #2480]
  407b60:	ldr	x0, [x23]
  407b64:	cbz	w8, 407b70 <ferror@plt+0x3b40>
  407b68:	bl	404d10 <ferror@plt+0xce0>
  407b6c:	b	407b74 <ferror@plt+0x3b44>
  407b70:	bl	404474 <ferror@plt+0x444>
  407b74:	mov	x28, x0
  407b78:	cbz	x21, 407bbc <ferror@plt+0x3b8c>
  407b7c:	ldr	x25, [x23]
  407b80:	cbz	x28, 407be8 <ferror@plt+0x3bb8>
  407b84:	ldr	w0, [x23, #8]
  407b88:	bl	40563c <ferror@plt+0x160c>
  407b8c:	ldr	x8, [x23, #16]
  407b90:	adrp	x9, 437000 <ferror@plt+0x32fd0>
  407b94:	add	x9, x9, #0x7f1
  407b98:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  407b9c:	cmp	x8, #0x0
  407ba0:	mov	x3, x0
  407ba4:	csel	x4, x9, x8, eq  // eq = none
  407ba8:	mov	x0, x21
  407bac:	add	x1, x1, #0xf5b
  407bb0:	mov	x2, x25
  407bb4:	bl	403ff0 <fprintf@plt>
  407bb8:	b	407bc0 <ferror@plt+0x3b90>
  407bbc:	cbz	x28, 407bfc <ferror@plt+0x3bcc>
  407bc0:	ldr	w0, [x23, #8]
  407bc4:	ldr	x1, [x28, #16]
  407bc8:	ldr	x2, [x23, #16]
  407bcc:	bl	40555c <ferror@plt+0x152c>
  407bd0:	cbz	w0, 407c10 <ferror@plt+0x3be0>
  407bd4:	mov	x0, x22
  407bd8:	mov	x1, x28
  407bdc:	bl	40c868 <ferror@plt+0x8838>
  407be0:	mov	x22, x0
  407be4:	b	407c54 <ferror@plt+0x3c24>
  407be8:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  407bec:	mov	x0, x21
  407bf0:	add	x1, x1, #0x7e3
  407bf4:	mov	x2, x25
  407bf8:	bl	403ff0 <fprintf@plt>
  407bfc:	ldr	x1, [x23]
  407c00:	adrp	x0, 437000 <ferror@plt+0x32fd0>
  407c04:	add	x0, x0, #0x7f8
  407c08:	bl	4075e8 <ferror@plt+0x35b8>
  407c0c:	b	407c50 <ferror@plt+0x3c20>
  407c10:	ldr	w0, [x23, #8]
  407c14:	ldr	x25, [x23]
  407c18:	bl	40563c <ferror@plt+0x160c>
  407c1c:	ldr	x3, [x23, #16]
  407c20:	ldp	x4, x5, [x28, #8]
  407c24:	mov	x2, x0
  407c28:	adrp	x0, 437000 <ferror@plt+0x32fd0>
  407c2c:	add	x0, x0, #0x80f
  407c30:	mov	x1, x25
  407c34:	bl	4075e8 <ferror@plt+0x35b8>
  407c38:	ldr	x2, [x28, #32]
  407c3c:	cbz	x2, 407c50 <ferror@plt+0x3c20>
  407c40:	ldr	x1, [x28, #8]
  407c44:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  407c48:	add	x0, x0, #0x436
  407c4c:	bl	4075e8 <ferror@plt+0x35b8>
  407c50:	mov	w26, wzr
  407c54:	ldr	x19, [x19, #8]
  407c58:	mov	x28, x27
  407c5c:	cbnz	x19, 407afc <ferror@plt+0x3acc>
  407c60:	mov	x0, x22
  407c64:	bl	40ce04 <ferror@plt+0x8dd4>
  407c68:	cbz	w26, 407d3c <ferror@plt+0x3d0c>
  407c6c:	mov	x19, x0
  407c70:	cbz	x21, 407c7c <ferror@plt+0x3c4c>
  407c74:	mov	x0, x21
  407c78:	bl	4037c0 <fclose@plt>
  407c7c:	mov	w1, #0x1                   	// #1
  407c80:	mov	x0, x20
  407c84:	bl	41e358 <ferror@plt+0x1a328>
  407c88:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407c8c:	ldrb	w8, [x8, #2412]
  407c90:	mov	w20, wzr
  407c94:	tbnz	w8, #0, 407d40 <ferror@plt+0x3d10>
  407c98:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407c9c:	ldrb	w8, [x8, #2448]
  407ca0:	tbnz	w8, #0, 407d40 <ferror@plt+0x3d10>
  407ca4:	cbz	x19, 407d0c <ferror@plt+0x3cdc>
  407ca8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407cac:	ldrb	w8, [x8, #2452]
  407cb0:	cbz	w8, 407d0c <ferror@plt+0x3cdc>
  407cb4:	adrp	x20, 421000 <ferror@plt+0x1cfd0>
  407cb8:	adrp	x21, 407000 <ferror@plt+0x2fd0>
  407cbc:	add	x20, x20, #0x39c
  407cc0:	add	x21, x21, #0x6cc
  407cc4:	mov	x23, x19
  407cc8:	ldr	x8, [x23]
  407ccc:	ldr	x0, [x8, #96]
  407cd0:	cbz	x0, 407cf8 <ferror@plt+0x3cc8>
  407cd4:	bl	40c514 <ferror@plt+0x84e4>
  407cd8:	mov	x1, x20
  407cdc:	bl	40d0d4 <ferror@plt+0x90a4>
  407ce0:	mov	x1, x21
  407ce4:	mov	x2, xzr
  407ce8:	mov	x22, x0
  407cec:	bl	40c7b0 <ferror@plt+0x8780>
  407cf0:	mov	x0, x22
  407cf4:	bl	40c744 <ferror@plt+0x8714>
  407cf8:	ldr	x23, [x23, #8]
  407cfc:	cbz	x23, 407d0c <ferror@plt+0x3cdc>
  407d00:	mov	w0, #0xa                   	// #10
  407d04:	bl	403f50 <putchar@plt>
  407d08:	b	407cc8 <ferror@plt+0x3c98>
  407d0c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407d10:	ldrb	w8, [x8, #2456]
  407d14:	cmp	w8, #0x1
  407d18:	b.ne	407d64 <ferror@plt+0x3d34>  // b.any
  407d1c:	cbz	x19, 407d3c <ferror@plt+0x3d0c>
  407d20:	ldr	x0, [x19]
  407d24:	bl	407fa0 <ferror@plt+0x3f70>
  407d28:	cbnz	w0, 4079bc <ferror@plt+0x398c>
  407d2c:	ldr	x19, [x19, #8]
  407d30:	mov	w20, #0x1                   	// #1
  407d34:	cbnz	x19, 407d20 <ferror@plt+0x3cf0>
  407d38:	b	407d40 <ferror@plt+0x3d10>
  407d3c:	mov	w20, #0x1                   	// #1
  407d40:	mov	w0, w20
  407d44:	ldp	x20, x19, [sp, #112]
  407d48:	ldp	x22, x21, [sp, #96]
  407d4c:	ldp	x24, x23, [sp, #80]
  407d50:	ldp	x26, x25, [sp, #64]
  407d54:	ldp	x28, x27, [sp, #48]
  407d58:	ldp	x29, x30, [sp, #32]
  407d5c:	add	sp, sp, #0x80
  407d60:	ret
  407d64:	cbz	x19, 407d8c <ferror@plt+0x3d5c>
  407d68:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407d6c:	ldrb	w8, [x8, #2460]
  407d70:	cbz	w8, 407d8c <ferror@plt+0x3d5c>
  407d74:	mov	x20, x19
  407d78:	ldr	x8, [x20]
  407d7c:	ldr	x0, [x8, #16]
  407d80:	bl	403b20 <puts@plt>
  407d84:	ldr	x20, [x20, #8]
  407d88:	cbnz	x20, 407d78 <ferror@plt+0x3d48>
  407d8c:	cbz	x19, 407ddc <ferror@plt+0x3dac>
  407d90:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407d94:	ldrb	w8, [x8, #2464]
  407d98:	cbz	w8, 407ddc <ferror@plt+0x3dac>
  407d9c:	adrp	x20, 436000 <ferror@plt+0x31fd0>
  407da0:	add	x20, x20, #0xf52
  407da4:	mov	x21, x19
  407da8:	ldr	x8, [x21]
  407dac:	ldr	x1, [x8]
  407db0:	ldrb	w9, [x1]
  407db4:	cmp	w9, #0x2f
  407db8:	b.ne	407dc4 <ferror@plt+0x3d94>  // b.any
  407dbc:	add	x1, x1, #0x1
  407dc0:	b	407db0 <ferror@plt+0x3d80>
  407dc4:	cbz	w9, 407dd4 <ferror@plt+0x3da4>
  407dc8:	ldr	x2, [x8, #16]
  407dcc:	mov	x0, x20
  407dd0:	bl	403f10 <printf@plt>
  407dd4:	ldr	x21, [x21, #8]
  407dd8:	cbnz	x21, 407da8 <ferror@plt+0x3d78>
  407ddc:	cbz	x19, 407e60 <ferror@plt+0x3e30>
  407de0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407de4:	ldrb	w8, [x8, #2432]
  407de8:	cbz	w8, 407e60 <ferror@plt+0x3e30>
  407dec:	adrp	x20, 436000 <ferror@plt+0x31fd0>
  407df0:	add	x20, x20, #0xf5b
  407df4:	mov	x23, x19
  407df8:	ldr	x24, [x23]
  407dfc:	ldr	x25, [x24, #56]
  407e00:	cbz	x25, 407e58 <ferror@plt+0x3e28>
  407e04:	ldr	x22, [x25]
  407e08:	ldr	x0, [x24, #104]
  407e0c:	ldr	x1, [x22]
  407e10:	bl	40b878 <ferror@plt+0x7848>
  407e14:	cbz	x0, 407e28 <ferror@plt+0x3df8>
  407e18:	mov	x21, x0
  407e1c:	ldr	w0, [x0, #8]
  407e20:	cmp	w0, #0x6
  407e24:	b.ne	407e34 <ferror@plt+0x3e04>  // b.any
  407e28:	ldr	x0, [x22]
  407e2c:	bl	403b20 <puts@plt>
  407e30:	b	407e50 <ferror@plt+0x3e20>
  407e34:	ldr	x22, [x22]
  407e38:	bl	40563c <ferror@plt+0x160c>
  407e3c:	ldr	x3, [x21, #16]
  407e40:	mov	x2, x0
  407e44:	mov	x0, x20
  407e48:	mov	x1, x22
  407e4c:	bl	403f10 <printf@plt>
  407e50:	ldr	x25, [x25, #8]
  407e54:	cbnz	x25, 407e04 <ferror@plt+0x3dd4>
  407e58:	ldr	x23, [x23, #8]
  407e5c:	cbnz	x23, 407df8 <ferror@plt+0x3dc8>
  407e60:	cbz	x19, 407ef4 <ferror@plt+0x3ec4>
  407e64:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407e68:	ldrb	w8, [x8, #2428]
  407e6c:	cbz	w8, 407ef4 <ferror@plt+0x3ec4>
  407e70:	adrp	x20, 436000 <ferror@plt+0x31fd0>
  407e74:	add	x20, x20, #0xf5b
  407e78:	mov	x23, x19
  407e7c:	ldr	x24, [x23]
  407e80:	ldr	x25, [x24, #72]
  407e84:	cbz	x25, 407eec <ferror@plt+0x3ebc>
  407e88:	ldr	x21, [x25]
  407e8c:	ldr	x0, [x24, #56]
  407e90:	mov	x1, x21
  407e94:	bl	40ce88 <ferror@plt+0x8e58>
  407e98:	cbnz	x0, 407ee4 <ferror@plt+0x3eb4>
  407e9c:	ldr	x0, [x24, #104]
  407ea0:	ldr	x1, [x21]
  407ea4:	bl	40b878 <ferror@plt+0x7848>
  407ea8:	cbz	x0, 407ebc <ferror@plt+0x3e8c>
  407eac:	mov	x22, x0
  407eb0:	ldr	w0, [x0, #8]
  407eb4:	cmp	w0, #0x6
  407eb8:	b.ne	407ec8 <ferror@plt+0x3e98>  // b.any
  407ebc:	ldr	x0, [x21]
  407ec0:	bl	403b20 <puts@plt>
  407ec4:	b	407ee4 <ferror@plt+0x3eb4>
  407ec8:	ldr	x21, [x21]
  407ecc:	bl	40563c <ferror@plt+0x160c>
  407ed0:	ldr	x3, [x22, #16]
  407ed4:	mov	x2, x0
  407ed8:	mov	x0, x20
  407edc:	mov	x1, x21
  407ee0:	bl	403f10 <printf@plt>
  407ee4:	ldr	x25, [x25, #8]
  407ee8:	cbnz	x25, 407e88 <ferror@plt+0x3e58>
  407eec:	ldr	x23, [x23, #8]
  407ef0:	cbnz	x23, 407e7c <ferror@plt+0x3e4c>
  407ef4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  407ef8:	ldr	x1, [x8, #2472]
  407efc:	cbz	x1, 407f58 <ferror@plt+0x3f28>
  407f00:	mov	x0, x19
  407f04:	bl	40549c <ferror@plt+0x146c>
  407f08:	mov	x20, x0
  407f0c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  407f10:	add	x0, x0, #0x9e5
  407f14:	mov	x1, x20
  407f18:	bl	403f10 <printf@plt>
  407f1c:	mov	x0, x20
  407f20:	bl	411d58 <ferror@plt+0xdd28>
  407f24:	mov	w8, #0x1                   	// #1
  407f28:	b	407f5c <ferror@plt+0x3f2c>
  407f2c:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  407f30:	ldr	x3, [x19, #2304]
  407f34:	adrp	x0, 437000 <ferror@plt+0x32fd0>
  407f38:	add	x0, x0, #0x7b3
  407f3c:	mov	w1, #0x2f                  	// #47
  407f40:	mov	w2, #0x1                   	// #1
  407f44:	mov	w20, #0x1                   	// #1
  407f48:	bl	403d20 <fwrite@plt>
  407f4c:	ldr	x0, [x19, #2304]
  407f50:	bl	403d50 <fflush@plt>
  407f54:	b	407d40 <ferror@plt+0x3d10>
  407f58:	mov	w8, wzr
  407f5c:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  407f60:	ldrb	w1, [x9, #2424]
  407f64:	cbz	w1, 407f90 <ferror@plt+0x3f60>
  407f68:	mov	x0, x19
  407f6c:	bl	404d18 <ferror@plt+0xce8>
  407f70:	mov	x19, x0
  407f74:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  407f78:	add	x0, x0, #0x9e5
  407f7c:	mov	x1, x19
  407f80:	bl	403f10 <printf@plt>
  407f84:	mov	x0, x19
  407f88:	bl	411d58 <ferror@plt+0xdd28>
  407f8c:	b	407f94 <ferror@plt+0x3f64>
  407f90:	cbz	w8, 4079bc <ferror@plt+0x398c>
  407f94:	mov	w0, #0xa                   	// #10
  407f98:	bl	403f50 <putchar@plt>
  407f9c:	b	4079bc <ferror@plt+0x398c>
  407fa0:	stp	x29, x30, [sp, #-32]!
  407fa4:	ldr	w8, [x0, #120]
  407fa8:	str	x19, [sp, #16]
  407fac:	mov	x29, sp
  407fb0:	cbz	w8, 407fbc <ferror@plt+0x3f8c>
  407fb4:	mov	w0, #0x1                   	// #1
  407fb8:	b	407fdc <ferror@plt+0x3fac>
  407fbc:	ldr	x19, [x0, #56]
  407fc0:	cbz	x19, 407fd8 <ferror@plt+0x3fa8>
  407fc4:	ldr	x0, [x19]
  407fc8:	bl	407fa0 <ferror@plt+0x3f70>
  407fcc:	cbnz	w0, 407fb4 <ferror@plt+0x3f84>
  407fd0:	ldr	x19, [x19, #8]
  407fd4:	cbnz	x19, 407fc4 <ferror@plt+0x3f94>
  407fd8:	mov	w0, wzr
  407fdc:	ldr	x19, [sp, #16]
  407fe0:	ldp	x29, x30, [sp], #32
  407fe4:	ret
  407fe8:	stp	x29, x30, [sp, #-48]!
  407fec:	stp	x22, x21, [sp, #16]
  407ff0:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  407ff4:	ldrb	w8, [x21, #2408]
  407ff8:	stp	x20, x19, [sp, #32]
  407ffc:	mov	x20, x1
  408000:	mov	x19, x0
  408004:	cmp	w8, #0x1
  408008:	mov	x29, sp
  40800c:	b.ne	408184 <ferror@plt+0x4154>  // b.any
  408010:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408014:	ldrb	w8, [x8, #2424]
  408018:	cbz	w8, 4080a8 <ferror@plt+0x4078>
  40801c:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408020:	add	x1, x1, #0x5ff
  408024:	mov	x0, x19
  408028:	bl	403b70 <strcmp@plt>
  40802c:	cbz	w0, 4080b0 <ferror@plt+0x4080>
  408030:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408034:	add	x1, x1, #0x606
  408038:	mov	x0, x19
  40803c:	bl	403b70 <strcmp@plt>
  408040:	cbz	w0, 4080b0 <ferror@plt+0x4080>
  408044:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408048:	add	x1, x1, #0x614
  40804c:	mov	x0, x19
  408050:	bl	403b70 <strcmp@plt>
  408054:	cbz	w0, 4080b0 <ferror@plt+0x4080>
  408058:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  40805c:	add	x1, x1, #0x626
  408060:	mov	x0, x19
  408064:	bl	403b70 <strcmp@plt>
  408068:	cbz	w0, 4080b0 <ferror@plt+0x4080>
  40806c:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408070:	add	x1, x1, #0x634
  408074:	mov	x0, x19
  408078:	bl	403b70 <strcmp@plt>
  40807c:	cbz	w0, 4080b0 <ferror@plt+0x4080>
  408080:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408084:	add	x1, x1, #0x63d
  408088:	mov	x0, x19
  40808c:	bl	403b70 <strcmp@plt>
  408090:	cbz	w0, 4080b0 <ferror@plt+0x4080>
  408094:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408098:	add	x1, x1, #0x64d
  40809c:	mov	x0, x19
  4080a0:	bl	403b70 <strcmp@plt>
  4080a4:	cbz	w0, 4080b0 <ferror@plt+0x4080>
  4080a8:	mov	w22, #0x1                   	// #1
  4080ac:	b	4080b4 <ferror@plt+0x4084>
  4080b0:	mov	w22, wzr
  4080b4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4080b8:	ldrb	w8, [x8, #2432]
  4080bc:	cmp	w8, #0x1
  4080c0:	b.ne	4080d8 <ferror@plt+0x40a8>  // b.any
  4080c4:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4080c8:	add	x1, x1, #0x661
  4080cc:	mov	x0, x19
  4080d0:	bl	403b70 <strcmp@plt>
  4080d4:	cbz	w0, 4080fc <ferror@plt+0x40cc>
  4080d8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4080dc:	ldrb	w8, [x8, #2428]
  4080e0:	cmp	w8, #0x1
  4080e4:	b.ne	408100 <ferror@plt+0x40d0>  // b.any
  4080e8:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4080ec:	add	x1, x1, #0x67a
  4080f0:	mov	x0, x19
  4080f4:	bl	403b70 <strcmp@plt>
  4080f8:	cbnz	w0, 408100 <ferror@plt+0x40d0>
  4080fc:	mov	w22, wzr
  408100:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408104:	ldrb	w8, [x8, #2484]
  408108:	tbnz	w8, #0, 408180 <ferror@plt+0x4150>
  40810c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408110:	ldrb	w8, [x8, #2412]
  408114:	cbz	w8, 408180 <ferror@plt+0x4150>
  408118:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  40811c:	add	x1, x1, #0x68b
  408120:	mov	x0, x19
  408124:	bl	403b70 <strcmp@plt>
  408128:	cbz	w0, 408184 <ferror@plt+0x4154>
  40812c:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408130:	add	x1, x1, #0x69d
  408134:	mov	x0, x19
  408138:	bl	403b70 <strcmp@plt>
  40813c:	cbz	w0, 408184 <ferror@plt+0x4154>
  408140:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408144:	add	x1, x1, #0x6ad
  408148:	mov	x0, x19
  40814c:	bl	403b70 <strcmp@plt>
  408150:	cbz	w22, 408184 <ferror@plt+0x4154>
  408154:	cbz	w0, 408184 <ferror@plt+0x4154>
  408158:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  40815c:	ldr	x0, [x20, #2304]
  408160:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408164:	add	x1, x1, #0x6bb
  408168:	mov	x2, x19
  40816c:	bl	403ff0 <fprintf@plt>
  408170:	ldr	x0, [x20, #2304]
  408174:	bl	403d50 <fflush@plt>
  408178:	mov	w0, #0x1                   	// #1
  40817c:	b	4083c8 <ferror@plt+0x4398>
  408180:	cbnz	w22, 408158 <ferror@plt+0x4128>
  408184:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408188:	add	x1, x1, #0x6e5
  40818c:	mov	x0, x19
  408190:	bl	403b70 <strcmp@plt>
  408194:	cbz	w0, 408330 <ferror@plt+0x4300>
  408198:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  40819c:	add	x1, x1, #0x6ef
  4081a0:	mov	x0, x19
  4081a4:	bl	403b70 <strcmp@plt>
  4081a8:	cbz	w0, 408340 <ferror@plt+0x4310>
  4081ac:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4081b0:	add	x1, x1, #0x5ff
  4081b4:	mov	x0, x19
  4081b8:	bl	403b70 <strcmp@plt>
  4081bc:	cbz	w0, 408350 <ferror@plt+0x4320>
  4081c0:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4081c4:	add	x1, x1, #0x606
  4081c8:	mov	x0, x19
  4081cc:	bl	403b70 <strcmp@plt>
  4081d0:	cbz	w0, 408360 <ferror@plt+0x4330>
  4081d4:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4081d8:	add	x1, x1, #0x614
  4081dc:	mov	x0, x19
  4081e0:	bl	403b70 <strcmp@plt>
  4081e4:	cbz	w0, 408370 <ferror@plt+0x4340>
  4081e8:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4081ec:	add	x1, x1, #0x626
  4081f0:	mov	x0, x19
  4081f4:	bl	403b70 <strcmp@plt>
  4081f8:	cbz	w0, 408380 <ferror@plt+0x4350>
  4081fc:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408200:	add	x1, x1, #0x634
  408204:	mov	x0, x19
  408208:	bl	403b70 <strcmp@plt>
  40820c:	cbz	w0, 408390 <ferror@plt+0x4360>
  408210:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408214:	add	x1, x1, #0x63d
  408218:	mov	x0, x19
  40821c:	bl	403b70 <strcmp@plt>
  408220:	cbz	w0, 4083a0 <ferror@plt+0x4370>
  408224:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408228:	add	x1, x1, #0x64d
  40822c:	mov	x0, x19
  408230:	bl	403b70 <strcmp@plt>
  408234:	cbz	w0, 4083b0 <ferror@plt+0x4380>
  408238:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  40823c:	add	x1, x1, #0x6fc
  408240:	mov	x0, x19
  408244:	bl	403b70 <strcmp@plt>
  408248:	cbz	w0, 4083d8 <ferror@plt+0x43a8>
  40824c:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408250:	add	x1, x1, #0x707
  408254:	mov	x0, x19
  408258:	bl	403b70 <strcmp@plt>
  40825c:	cbz	w0, 4083ec <ferror@plt+0x43bc>
  408260:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408264:	add	x1, x1, #0x710
  408268:	mov	x0, x19
  40826c:	bl	403b70 <strcmp@plt>
  408270:	cbz	w0, 4083fc <ferror@plt+0x43cc>
  408274:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408278:	add	x1, x1, #0x722
  40827c:	mov	x0, x19
  408280:	bl	403b70 <strcmp@plt>
  408284:	cbz	w0, 40840c <ferror@plt+0x43dc>
  408288:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  40828c:	add	x1, x1, #0x68b
  408290:	mov	x0, x19
  408294:	bl	403b70 <strcmp@plt>
  408298:	cbz	w0, 40841c <ferror@plt+0x43ec>
  40829c:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4082a0:	add	x1, x1, #0x69d
  4082a4:	mov	x0, x19
  4082a8:	bl	403b70 <strcmp@plt>
  4082ac:	cbz	w0, 40843c <ferror@plt+0x440c>
  4082b0:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4082b4:	add	x1, x1, #0x6ad
  4082b8:	mov	x0, x19
  4082bc:	bl	403b70 <strcmp@plt>
  4082c0:	cbz	w0, 40845c <ferror@plt+0x442c>
  4082c4:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4082c8:	add	x1, x1, #0x730
  4082cc:	mov	x0, x19
  4082d0:	bl	403b70 <strcmp@plt>
  4082d4:	cbz	w0, 408484 <ferror@plt+0x4454>
  4082d8:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4082dc:	add	x1, x1, #0x73b
  4082e0:	mov	x0, x19
  4082e4:	bl	403b70 <strcmp@plt>
  4082e8:	cbz	w0, 408494 <ferror@plt+0x4464>
  4082ec:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4082f0:	add	x1, x1, #0x67a
  4082f4:	mov	x0, x19
  4082f8:	bl	403b70 <strcmp@plt>
  4082fc:	cbz	w0, 4084a4 <ferror@plt+0x4474>
  408300:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408304:	add	x1, x1, #0x661
  408308:	mov	x0, x19
  40830c:	bl	403b70 <strcmp@plt>
  408310:	cbz	w0, 4084b4 <ferror@plt+0x4484>
  408314:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408318:	add	x1, x1, #0x74c
  40831c:	mov	x0, x19
  408320:	bl	403b70 <strcmp@plt>
  408324:	cbz	w0, 4084c4 <ferror@plt+0x4494>
  408328:	mov	w0, wzr
  40832c:	b	4083c8 <ferror@plt+0x4398>
  408330:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408334:	mov	w9, #0x1                   	// #1
  408338:	strb	w9, [x8, #2436]
  40833c:	b	4083c0 <ferror@plt+0x4390>
  408340:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408344:	mov	w9, #0x1                   	// #1
  408348:	strb	w9, [x8, #2460]
  40834c:	b	4083c0 <ferror@plt+0x4390>
  408350:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408354:	ldrb	w9, [x8, #2424]
  408358:	orr	w9, w9, #0x7
  40835c:	b	4083bc <ferror@plt+0x438c>
  408360:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408364:	ldrb	w9, [x8, #2424]
  408368:	orr	w9, w9, #0x1
  40836c:	b	4083bc <ferror@plt+0x438c>
  408370:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408374:	ldrb	w9, [x8, #2424]
  408378:	orr	w9, w9, #0x4
  40837c:	b	4083bc <ferror@plt+0x438c>
  408380:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408384:	ldrb	w9, [x8, #2424]
  408388:	orr	w9, w9, #0x2
  40838c:	b	4083bc <ferror@plt+0x438c>
  408390:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408394:	ldrb	w9, [x8, #2424]
  408398:	orr	w9, w9, #0x18
  40839c:	b	4083bc <ferror@plt+0x438c>
  4083a0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4083a4:	ldrb	w9, [x8, #2424]
  4083a8:	orr	w9, w9, #0x8
  4083ac:	b	4083bc <ferror@plt+0x438c>
  4083b0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4083b4:	ldrb	w9, [x8, #2424]
  4083b8:	orr	w9, w9, #0x10
  4083bc:	strb	w9, [x8, #2424]
  4083c0:	mov	w0, #0x1                   	// #1
  4083c4:	strb	w0, [x21, #2408]
  4083c8:	ldp	x20, x19, [sp, #32]
  4083cc:	ldp	x22, x21, [sp, #16]
  4083d0:	ldp	x29, x30, [sp], #48
  4083d4:	ret
  4083d8:	mov	x0, x20
  4083dc:	bl	41c024 <ferror@plt+0x17ff4>
  4083e0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4083e4:	str	x0, [x8, #2472]
  4083e8:	b	4083c0 <ferror@plt+0x4390>
  4083ec:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4083f0:	mov	w9, #0x1                   	// #1
  4083f4:	strb	w9, [x8, #2412]
  4083f8:	b	4083c0 <ferror@plt+0x4390>
  4083fc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408400:	mov	w9, #0x1                   	// #1
  408404:	strb	w9, [x8, #2452]
  408408:	b	4083c0 <ferror@plt+0x4390>
  40840c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408410:	mov	w9, #0x1                   	// #1
  408414:	strb	w9, [x8, #2456]
  408418:	b	4083c0 <ferror@plt+0x4390>
  40841c:	mov	x0, x20
  408420:	bl	41c024 <ferror@plt+0x17ff4>
  408424:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408428:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  40842c:	mov	w10, #0x1                   	// #1
  408430:	adrp	x11, 488000 <ferror@plt+0x83fd0>
  408434:	str	x0, [x8, #2488]
  408438:	b	408478 <ferror@plt+0x4448>
  40843c:	mov	x0, x20
  408440:	bl	41c024 <ferror@plt+0x17ff4>
  408444:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408448:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  40844c:	mov	w10, #0x1                   	// #1
  408450:	adrp	x11, 488000 <ferror@plt+0x83fd0>
  408454:	str	x0, [x8, #2496]
  408458:	b	408478 <ferror@plt+0x4448>
  40845c:	mov	x0, x20
  408460:	bl	41c024 <ferror@plt+0x17ff4>
  408464:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408468:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  40846c:	mov	w10, #0x1                   	// #1
  408470:	adrp	x11, 488000 <ferror@plt+0x83fd0>
  408474:	str	x0, [x8, #2504]
  408478:	strb	w10, [x9, #2412]
  40847c:	strb	w10, [x11, #2484]
  408480:	b	4083c0 <ferror@plt+0x4390>
  408484:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408488:	mov	w9, #0x1                   	// #1
  40848c:	strb	w9, [x8, #2416]
  408490:	b	4083c0 <ferror@plt+0x4390>
  408494:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408498:	mov	w9, #0x1                   	// #1
  40849c:	strb	w9, [x8, #2464]
  4084a0:	b	4083c0 <ferror@plt+0x4390>
  4084a4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4084a8:	mov	w9, #0x1                   	// #1
  4084ac:	strb	w9, [x8, #2432]
  4084b0:	b	4083c0 <ferror@plt+0x4390>
  4084b4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4084b8:	mov	w9, #0x1                   	// #1
  4084bc:	strb	w9, [x8, #2428]
  4084c0:	b	4083c0 <ferror@plt+0x4390>
  4084c4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4084c8:	mov	w9, #0x1                   	// #1
  4084cc:	strb	w9, [x8, #2448]
  4084d0:	b	4083c0 <ferror@plt+0x4390>
  4084d4:	stp	x29, x30, [sp, #-32]!
  4084d8:	mov	x0, x1
  4084dc:	stp	x20, x19, [sp, #16]
  4084e0:	mov	x29, sp
  4084e4:	bl	41c024 <ferror@plt+0x17ff4>
  4084e8:	ldrb	w20, [x0]
  4084ec:	mov	x19, x0
  4084f0:	cbz	w20, 408518 <ferror@plt+0x44e8>
  4084f4:	bl	403ba0 <__ctype_b_loc@plt>
  4084f8:	ldr	x8, [x0]
  4084fc:	mov	x0, x19
  408500:	and	x9, x20, #0xff
  408504:	ldrh	w9, [x8, x9, lsl #1]
  408508:	tbz	w9, #13, 40851c <ferror@plt+0x44ec>
  40850c:	ldrb	w20, [x0, #1]!
  408510:	cbnz	w20, 408500 <ferror@plt+0x44d0>
  408514:	b	40851c <ferror@plt+0x44ec>
  408518:	mov	x0, x19
  40851c:	mov	x9, #0x100000001           	// #4294967297
  408520:	mov	w8, #0x1                   	// #1
  408524:	movk	x9, #0x2000, lsl #48
  408528:	mov	x1, x0
  40852c:	and	w10, w20, #0xff
  408530:	cmp	w10, #0x3d
  408534:	and	x10, x20, #0xff
  408538:	b.hi	408548 <ferror@plt+0x4518>  // b.pmore
  40853c:	lsl	x10, x8, x10
  408540:	tst	x10, x9
  408544:	b.ne	408558 <ferror@plt+0x4528>  // b.any
  408548:	ldrb	w20, [x1, #1]!
  40854c:	b	40852c <ferror@plt+0x44fc>
  408550:	strb	wzr, [x1]
  408554:	ldrb	w20, [x1, #1]!
  408558:	and	w8, w20, #0xff
  40855c:	cmp	w8, #0x20
  408560:	b.eq	408550 <ferror@plt+0x4520>  // b.none
  408564:	cmp	w8, #0x3d
  408568:	b.eq	408550 <ferror@plt+0x4520>  // b.none
  40856c:	cbz	w8, 40858c <ferror@plt+0x455c>
  408570:	bl	405298 <ferror@plt+0x1268>
  408574:	mov	x0, x19
  408578:	bl	411d58 <ferror@plt+0xdd28>
  40857c:	ldp	x20, x19, [sp, #16]
  408580:	mov	w0, #0x1                   	// #1
  408584:	ldp	x29, x30, [sp], #32
  408588:	ret
  40858c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408590:	ldr	x3, [x8, #2304]
  408594:	adrp	x0, 437000 <ferror@plt+0x32fd0>
  408598:	add	x0, x0, #0x757
  40859c:	mov	w1, #0x42                  	// #66
  4085a0:	mov	w2, #0x1                   	// #1
  4085a4:	bl	403d20 <fwrite@plt>
  4085a8:	mov	w0, #0x1                   	// #1
  4085ac:	bl	403580 <exit@plt>
  4085b0:	sub	sp, sp, #0x20
  4085b4:	stp	x29, x30, [sp, #16]
  4085b8:	add	x29, sp, #0x10
  4085bc:	cbz	x0, 4085e4 <ferror@plt+0x45b4>
  4085c0:	bl	4036a0 <opendir@plt>
  4085c4:	str	x0, [sp, #8]
  4085c8:	cbz	x0, 4085d8 <ferror@plt+0x45a8>
  4085cc:	add	x0, sp, #0x8
  4085d0:	mov	w1, #0x8                   	// #8
  4085d4:	bl	41c078 <ferror@plt+0x18048>
  4085d8:	ldp	x29, x30, [sp, #16]
  4085dc:	add	sp, sp, #0x20
  4085e0:	ret
  4085e4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4085e8:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4085ec:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  4085f0:	add	x0, x0, #0xa7f
  4085f4:	add	x1, x1, #0xe70
  4085f8:	add	x2, x2, #0xa89
  4085fc:	bl	412a18 <ferror@plt+0xe9e8>
  408600:	mov	x0, xzr
  408604:	b	4085d8 <ferror@plt+0x45a8>
  408608:	stp	x29, x30, [sp, #-64]!
  40860c:	stp	x24, x23, [sp, #16]
  408610:	stp	x22, x21, [sp, #32]
  408614:	stp	x20, x19, [sp, #48]
  408618:	mov	x29, sp
  40861c:	mov	x20, x2
  408620:	mov	x21, x0
  408624:	bl	4085b0 <ferror@plt+0x4580>
  408628:	mov	x19, x0
  40862c:	cbnz	x0, 408698 <ferror@plt+0x4668>
  408630:	bl	403f30 <__errno_location@plt>
  408634:	ldr	w22, [x0]
  408638:	mov	x1, #0xffffffffffffffff    	// #-1
  40863c:	mov	x0, x21
  408640:	mov	x2, xzr
  408644:	mov	x3, xzr
  408648:	mov	x4, xzr
  40864c:	bl	430b88 <ferror@plt+0x2cb58>
  408650:	mov	x21, x0
  408654:	bl	4096f4 <ferror@plt+0x56c4>
  408658:	mov	w23, w0
  40865c:	mov	w0, w22
  408660:	bl	40972c <ferror@plt+0x56fc>
  408664:	mov	w24, w0
  408668:	mov	w0, w22
  40866c:	bl	41c680 <ferror@plt+0x18650>
  408670:	adrp	x3, 437000 <ferror@plt+0x32fd0>
  408674:	mov	x5, x0
  408678:	add	x3, x3, #0xea2
  40867c:	mov	x0, x20
  408680:	mov	w1, w23
  408684:	mov	w2, w24
  408688:	mov	x4, x21
  40868c:	bl	409050 <ferror@plt+0x5020>
  408690:	mov	x0, x21
  408694:	bl	411d58 <ferror@plt+0xdd28>
  408698:	mov	x0, x19
  40869c:	ldp	x20, x19, [sp, #48]
  4086a0:	ldp	x22, x21, [sp, #32]
  4086a4:	ldp	x24, x23, [sp, #16]
  4086a8:	ldp	x29, x30, [sp], #64
  4086ac:	ret
  4086b0:	stp	x29, x30, [sp, #-32]!
  4086b4:	str	x19, [sp, #16]
  4086b8:	mov	x29, sp
  4086bc:	cbz	x0, 4086dc <ferror@plt+0x46ac>
  4086c0:	mov	x19, x0
  4086c4:	mov	w0, #0x8                   	// #8
  4086c8:	bl	411be4 <ferror@plt+0xdbb4>
  4086cc:	str	x19, [x0]
  4086d0:	ldr	x19, [sp, #16]
  4086d4:	ldp	x29, x30, [sp], #32
  4086d8:	ret
  4086dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4086e0:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4086e4:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  4086e8:	add	x0, x0, #0xa7f
  4086ec:	add	x1, x1, #0xec3
  4086f0:	add	x2, x2, #0xee7
  4086f4:	bl	412a18 <ferror@plt+0xe9e8>
  4086f8:	mov	x0, xzr
  4086fc:	b	4086d0 <ferror@plt+0x46a0>
  408700:	stp	x29, x30, [sp, #-48]!
  408704:	stp	x22, x21, [sp, #16]
  408708:	stp	x20, x19, [sp, #32]
  40870c:	mov	x29, sp
  408710:	cbz	x0, 40877c <ferror@plt+0x474c>
  408714:	mov	x19, x0
  408718:	ldr	x0, [x0]
  40871c:	bl	4039f0 <readdir@plt>
  408720:	cbz	x0, 408764 <ferror@plt+0x4734>
  408724:	adrp	x20, 474000 <ferror@plt+0x6ffd0>
  408728:	adrp	x21, 437000 <ferror@plt+0x32fd0>
  40872c:	add	x20, x20, #0x100
  408730:	add	x21, x21, #0xf25
  408734:	add	x22, x0, #0x13
  408738:	mov	x0, x22
  40873c:	mov	x1, x20
  408740:	bl	403b70 <strcmp@plt>
  408744:	cbz	w0, 408758 <ferror@plt+0x4728>
  408748:	mov	x0, x22
  40874c:	mov	x1, x21
  408750:	bl	403b70 <strcmp@plt>
  408754:	cbnz	w0, 408768 <ferror@plt+0x4738>
  408758:	ldr	x0, [x19]
  40875c:	bl	4039f0 <readdir@plt>
  408760:	cbnz	x0, 408734 <ferror@plt+0x4704>
  408764:	mov	x22, xzr
  408768:	mov	x0, x22
  40876c:	ldp	x20, x19, [sp, #32]
  408770:	ldp	x22, x21, [sp, #16]
  408774:	ldp	x29, x30, [sp], #48
  408778:	ret
  40877c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408780:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408784:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  408788:	add	x0, x0, #0xa7f
  40878c:	add	x1, x1, #0xef4
  408790:	add	x2, x2, #0xf19
  408794:	bl	412a18 <ferror@plt+0xe9e8>
  408798:	b	408764 <ferror@plt+0x4734>
  40879c:	cbz	x0, 4087a8 <ferror@plt+0x4778>
  4087a0:	ldr	x0, [x0]
  4087a4:	b	403bc0 <rewinddir@plt>
  4087a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4087ac:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4087b0:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  4087b4:	add	x0, x0, #0xa7f
  4087b8:	add	x1, x1, #0xf28
  4087bc:	add	x2, x2, #0xf19
  4087c0:	b	412a18 <ferror@plt+0xe9e8>
  4087c4:	cbz	x0, 4087f0 <ferror@plt+0x47c0>
  4087c8:	stp	x29, x30, [sp, #-32]!
  4087cc:	str	x19, [sp, #16]
  4087d0:	mov	x19, x0
  4087d4:	ldr	x0, [x0]
  4087d8:	mov	x29, sp
  4087dc:	bl	403a30 <closedir@plt>
  4087e0:	mov	x0, x19
  4087e4:	ldr	x19, [sp, #16]
  4087e8:	ldp	x29, x30, [sp], #32
  4087ec:	b	411d58 <ferror@plt+0xdd28>
  4087f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4087f4:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4087f8:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  4087fc:	add	x0, x0, #0xa7f
  408800:	add	x1, x1, #0xf42
  408804:	add	x2, x2, #0xf19
  408808:	b	412a18 <ferror@plt+0xe9e8>
  40880c:	stp	x29, x30, [sp, #-32]!
  408810:	stp	x20, x19, [sp, #16]
  408814:	mov	x29, sp
  408818:	cbz	x1, 408848 <ferror@plt+0x4818>
  40881c:	mov	x19, x1
  408820:	mov	x20, x0
  408824:	bl	408874 <ferror@plt+0x4844>
  408828:	cmn	w0, #0x1
  40882c:	b.eq	408864 <ferror@plt+0x4834>  // b.none
  408830:	ldr	x20, [x20, w0, sxtw #3]
  408834:	mov	x0, x19
  408838:	bl	403550 <strlen@plt>
  40883c:	add	x8, x20, x0
  408840:	add	x0, x8, #0x1
  408844:	b	408868 <ferror@plt+0x4838>
  408848:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40884c:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  408850:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  408854:	add	x0, x0, #0xa7f
  408858:	add	x1, x1, #0xf5b
  40885c:	add	x2, x2, #0xf92
  408860:	bl	412a18 <ferror@plt+0xe9e8>
  408864:	mov	x0, xzr
  408868:	ldp	x20, x19, [sp, #16]
  40886c:	ldp	x29, x30, [sp], #32
  408870:	ret
  408874:	stp	x29, x30, [sp, #-64]!
  408878:	str	x23, [sp, #16]
  40887c:	stp	x22, x21, [sp, #32]
  408880:	stp	x20, x19, [sp, #48]
  408884:	mov	x29, sp
  408888:	cbz	x0, 4088dc <ferror@plt+0x48ac>
  40888c:	ldr	x21, [x0]
  408890:	mov	x23, x0
  408894:	cbz	x21, 4088dc <ferror@plt+0x48ac>
  408898:	mov	x0, x1
  40889c:	mov	x20, x1
  4088a0:	bl	403550 <strlen@plt>
  4088a4:	mov	x19, xzr
  4088a8:	sxtw	x22, w0
  4088ac:	add	x23, x23, #0x8
  4088b0:	mov	x0, x21
  4088b4:	mov	x1, x20
  4088b8:	mov	x2, x22
  4088bc:	bl	4038b0 <strncmp@plt>
  4088c0:	cbnz	w0, 4088d0 <ferror@plt+0x48a0>
  4088c4:	ldrb	w8, [x21, x22]
  4088c8:	cmp	w8, #0x3d
  4088cc:	b.eq	4088e0 <ferror@plt+0x48b0>  // b.none
  4088d0:	ldr	x21, [x23, x19, lsl #3]
  4088d4:	add	x19, x19, #0x1
  4088d8:	cbnz	x21, 4088b0 <ferror@plt+0x4880>
  4088dc:	mov	w19, #0xffffffff            	// #-1
  4088e0:	mov	w0, w19
  4088e4:	ldp	x20, x19, [sp, #48]
  4088e8:	ldp	x22, x21, [sp, #32]
  4088ec:	ldr	x23, [sp, #16]
  4088f0:	ldp	x29, x30, [sp], #64
  4088f4:	ret
  4088f8:	stp	x29, x30, [sp, #-64]!
  4088fc:	str	x23, [sp, #16]
  408900:	stp	x22, x21, [sp, #32]
  408904:	stp	x20, x19, [sp, #48]
  408908:	mov	x29, sp
  40890c:	cbz	x1, 4089d4 <ferror@plt+0x49a4>
  408910:	mov	x21, x1
  408914:	mov	x19, x0
  408918:	mov	w1, #0x3d                  	// #61
  40891c:	mov	x0, x21
  408920:	mov	w22, w3
  408924:	mov	x20, x2
  408928:	bl	403ce0 <strchr@plt>
  40892c:	cbnz	x0, 4089f0 <ferror@plt+0x49c0>
  408930:	mov	x0, x19
  408934:	mov	x1, x21
  408938:	bl	408874 <ferror@plt+0x4844>
  40893c:	cmn	w0, #0x1
  408940:	b.eq	408970 <ferror@plt+0x4940>  // b.none
  408944:	cbz	w22, 4089bc <ferror@plt+0x498c>
  408948:	mov	w23, w0
  40894c:	ldr	x0, [x19, w0, sxtw #3]
  408950:	bl	411d58 <ferror@plt+0xdd28>
  408954:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  408958:	add	x0, x0, #0xd
  40895c:	mov	x1, x21
  408960:	mov	x2, x20
  408964:	bl	41c1e4 <ferror@plt+0x181b4>
  408968:	str	x0, [x19, w23, sxtw #3]
  40896c:	b	4089bc <ferror@plt+0x498c>
  408970:	cbz	x19, 408984 <ferror@plt+0x4954>
  408974:	mov	x0, x19
  408978:	bl	41e0b0 <ferror@plt+0x1a080>
  40897c:	mov	w22, w0
  408980:	b	408988 <ferror@plt+0x4958>
  408984:	mov	w22, wzr
  408988:	add	w8, w22, #0x2
  40898c:	sxtw	x1, w8
  408990:	mov	w2, #0x8                   	// #8
  408994:	mov	x0, x19
  408998:	bl	411ef4 <ferror@plt+0xdec4>
  40899c:	mov	x19, x0
  4089a0:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  4089a4:	add	x0, x0, #0xd
  4089a8:	mov	x1, x21
  4089ac:	mov	x2, x20
  4089b0:	bl	41c1e4 <ferror@plt+0x181b4>
  4089b4:	add	x8, x19, w22, sxtw #3
  4089b8:	stp	x0, xzr, [x8]
  4089bc:	mov	x0, x19
  4089c0:	ldp	x20, x19, [sp, #48]
  4089c4:	ldp	x22, x21, [sp, #32]
  4089c8:	ldr	x23, [sp, #16]
  4089cc:	ldp	x29, x30, [sp], #64
  4089d0:	ret
  4089d4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4089d8:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4089dc:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  4089e0:	add	x0, x0, #0xa7f
  4089e4:	add	x1, x1, #0xfa3
  4089e8:	add	x2, x2, #0xf92
  4089ec:	b	408a08 <ferror@plt+0x49d8>
  4089f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4089f4:	adrp	x1, 437000 <ferror@plt+0x32fd0>
  4089f8:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  4089fc:	add	x0, x0, #0xa7f
  408a00:	add	x1, x1, #0xfa3
  408a04:	add	x2, x2, #0xfee
  408a08:	bl	412a18 <ferror@plt+0xe9e8>
  408a0c:	mov	x19, xzr
  408a10:	b	4089bc <ferror@plt+0x498c>
  408a14:	stp	x29, x30, [sp, #-64]!
  408a18:	stp	x24, x23, [sp, #16]
  408a1c:	stp	x22, x21, [sp, #32]
  408a20:	stp	x20, x19, [sp, #48]
  408a24:	mov	x29, sp
  408a28:	cbz	x1, 408ac0 <ferror@plt+0x4a90>
  408a2c:	mov	x20, x1
  408a30:	mov	x19, x0
  408a34:	mov	w1, #0x3d                  	// #61
  408a38:	mov	x0, x20
  408a3c:	bl	403ce0 <strchr@plt>
  408a40:	cbnz	x0, 408adc <ferror@plt+0x4aac>
  408a44:	cbz	x19, 408aa8 <ferror@plt+0x4a78>
  408a48:	ldr	x22, [x19]
  408a4c:	mov	x23, x19
  408a50:	cbz	x22, 408aa4 <ferror@plt+0x4a74>
  408a54:	mov	x0, x20
  408a58:	bl	403550 <strlen@plt>
  408a5c:	sxtw	x21, w0
  408a60:	add	x24, x19, #0x8
  408a64:	mov	x23, x19
  408a68:	mov	x0, x22
  408a6c:	mov	x1, x20
  408a70:	mov	x2, x21
  408a74:	bl	4038b0 <strncmp@plt>
  408a78:	cbnz	w0, 408a94 <ferror@plt+0x4a64>
  408a7c:	ldrb	w8, [x22, x21]
  408a80:	cmp	w8, #0x3d
  408a84:	b.ne	408a94 <ferror@plt+0x4a64>  // b.any
  408a88:	mov	x0, x22
  408a8c:	bl	411d58 <ferror@plt+0xdd28>
  408a90:	b	408a9c <ferror@plt+0x4a6c>
  408a94:	ldur	x8, [x24, #-8]
  408a98:	str	x8, [x23], #8
  408a9c:	ldr	x22, [x24], #8
  408aa0:	cbnz	x22, 408a68 <ferror@plt+0x4a38>
  408aa4:	str	xzr, [x23]
  408aa8:	mov	x0, x19
  408aac:	ldp	x20, x19, [sp, #48]
  408ab0:	ldp	x22, x21, [sp, #32]
  408ab4:	ldp	x24, x23, [sp, #16]
  408ab8:	ldp	x29, x30, [sp], #64
  408abc:	ret
  408ac0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408ac4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408ac8:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  408acc:	add	x0, x0, #0xa7f
  408ad0:	add	x1, x1, #0x13
  408ad4:	add	x2, x2, #0xf92
  408ad8:	b	408af4 <ferror@plt+0x4ac4>
  408adc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408ae0:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408ae4:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  408ae8:	add	x0, x0, #0xa7f
  408aec:	add	x1, x1, #0x13
  408af0:	add	x2, x2, #0xfee
  408af4:	bl	412a18 <ferror@plt+0xe9e8>
  408af8:	mov	x19, xzr
  408afc:	b	408aa8 <ferror@plt+0x4a78>
  408b00:	cbz	x0, 408b08 <ferror@plt+0x4ad8>
  408b04:	b	403f40 <getenv@plt>
  408b08:	stp	x29, x30, [sp, #-16]!
  408b0c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408b10:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408b14:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  408b18:	add	x0, x0, #0xa7f
  408b1c:	add	x1, x1, #0x47
  408b20:	add	x2, x2, #0xf92
  408b24:	mov	x29, sp
  408b28:	bl	412a18 <ferror@plt+0xe9e8>
  408b2c:	mov	x0, xzr
  408b30:	ldp	x29, x30, [sp], #16
  408b34:	ret
  408b38:	stp	x29, x30, [sp, #-48]!
  408b3c:	str	x21, [sp, #16]
  408b40:	stp	x20, x19, [sp, #32]
  408b44:	mov	x29, sp
  408b48:	cbz	x0, 408b8c <ferror@plt+0x4b5c>
  408b4c:	mov	x20, x1
  408b50:	mov	w1, #0x3d                  	// #61
  408b54:	mov	w19, w2
  408b58:	mov	x21, x0
  408b5c:	bl	403ce0 <strchr@plt>
  408b60:	cbnz	x0, 408ba8 <ferror@plt+0x4b78>
  408b64:	mov	x0, x21
  408b68:	mov	x1, x20
  408b6c:	mov	w2, w19
  408b70:	bl	403630 <setenv@plt>
  408b74:	cmp	w0, #0x0
  408b78:	cset	w0, eq  // eq = none
  408b7c:	ldp	x20, x19, [sp, #32]
  408b80:	ldr	x21, [sp, #16]
  408b84:	ldp	x29, x30, [sp], #48
  408b88:	ret
  408b8c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408b90:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408b94:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  408b98:	add	x0, x0, #0xa7f
  408b9c:	add	x1, x1, #0x6c
  408ba0:	add	x2, x2, #0xf92
  408ba4:	b	408bc0 <ferror@plt+0x4b90>
  408ba8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408bac:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408bb0:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  408bb4:	add	x0, x0, #0xa7f
  408bb8:	add	x1, x1, #0x6c
  408bbc:	add	x2, x2, #0xfee
  408bc0:	bl	412a18 <ferror@plt+0xe9e8>
  408bc4:	mov	w0, wzr
  408bc8:	b	408b7c <ferror@plt+0x4b4c>
  408bcc:	stp	x29, x30, [sp, #-32]!
  408bd0:	str	x19, [sp, #16]
  408bd4:	mov	x29, sp
  408bd8:	cbz	x0, 408bfc <ferror@plt+0x4bcc>
  408bdc:	mov	w1, #0x3d                  	// #61
  408be0:	mov	x19, x0
  408be4:	bl	403ce0 <strchr@plt>
  408be8:	cbnz	x0, 408c18 <ferror@plt+0x4be8>
  408bec:	mov	x0, x19
  408bf0:	ldr	x19, [sp, #16]
  408bf4:	ldp	x29, x30, [sp], #32
  408bf8:	b	403db0 <unsetenv@plt>
  408bfc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408c00:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408c04:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  408c08:	add	x0, x0, #0xa7f
  408c0c:	add	x1, x1, #0xa6
  408c10:	add	x2, x2, #0xf92
  408c14:	b	408c30 <ferror@plt+0x4c00>
  408c18:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408c1c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408c20:	adrp	x2, 437000 <ferror@plt+0x32fd0>
  408c24:	add	x0, x0, #0xa7f
  408c28:	add	x1, x1, #0xa6
  408c2c:	add	x2, x2, #0xfee
  408c30:	ldr	x19, [sp, #16]
  408c34:	ldp	x29, x30, [sp], #32
  408c38:	b	412a18 <ferror@plt+0xe9e8>
  408c3c:	stp	x29, x30, [sp, #-64]!
  408c40:	stp	x22, x21, [sp, #32]
  408c44:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  408c48:	ldr	x0, [x21, #2320]
  408c4c:	stp	x24, x23, [sp, #16]
  408c50:	stp	x20, x19, [sp, #48]
  408c54:	mov	x29, sp
  408c58:	bl	41e0b0 <ferror@plt+0x1a080>
  408c5c:	add	w8, w0, #0x1
  408c60:	mov	w20, w0
  408c64:	sxtw	x0, w8
  408c68:	mov	w1, #0x8                   	// #8
  408c6c:	bl	411ebc <ferror@plt+0xde8c>
  408c70:	cmp	w20, #0x1
  408c74:	mov	x19, x0
  408c78:	b.lt	408ccc <ferror@plt+0x4c9c>  // b.tstop
  408c7c:	mov	w8, w20
  408c80:	mov	x23, xzr
  408c84:	mov	w22, wzr
  408c88:	lsl	x24, x8, #3
  408c8c:	ldr	x8, [x21, #2320]
  408c90:	mov	w1, #0x3d                  	// #61
  408c94:	ldr	x20, [x8, x23]
  408c98:	mov	x0, x20
  408c9c:	bl	403ce0 <strchr@plt>
  408ca0:	cbz	x0, 408cbc <ferror@plt+0x4c8c>
  408ca4:	sub	x1, x0, x20
  408ca8:	mov	x0, x20
  408cac:	bl	41c0c8 <ferror@plt+0x18098>
  408cb0:	add	w8, w22, #0x1
  408cb4:	str	x0, [x19, w22, sxtw #3]
  408cb8:	mov	w22, w8
  408cbc:	add	x23, x23, #0x8
  408cc0:	cmp	x24, x23
  408cc4:	b.ne	408c8c <ferror@plt+0x4c5c>  // b.any
  408cc8:	b	408cd0 <ferror@plt+0x4ca0>
  408ccc:	mov	w22, wzr
  408cd0:	str	xzr, [x19, w22, sxtw #3]
  408cd4:	mov	x0, x19
  408cd8:	ldp	x20, x19, [sp, #48]
  408cdc:	ldp	x22, x21, [sp, #32]
  408ce0:	ldp	x24, x23, [sp, #16]
  408ce4:	ldp	x29, x30, [sp], #64
  408ce8:	ret
  408cec:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  408cf0:	ldr	x0, [x8, #2320]
  408cf4:	b	41d868 <ferror@plt+0x19838>
  408cf8:	sub	sp, sp, #0x60
  408cfc:	stp	x22, x21, [sp, #64]
  408d00:	stp	x20, x19, [sp, #80]
  408d04:	mov	x20, x3
  408d08:	mov	x19, x2
  408d0c:	mov	w21, w1
  408d10:	mov	w22, w0
  408d14:	stp	x29, x30, [sp, #32]
  408d18:	str	x23, [sp, #48]
  408d1c:	add	x29, sp, #0x20
  408d20:	cbz	w0, 408d6c <ferror@plt+0x4d3c>
  408d24:	cbz	x19, 408d98 <ferror@plt+0x4d68>
  408d28:	mov	w0, #0x10                  	// #16
  408d2c:	bl	419ddc <ferror@plt+0x15dac>
  408d30:	stp	w22, w21, [x0]
  408d34:	ldp	q1, q0, [x20]
  408d38:	mov	x23, x0
  408d3c:	mov	x1, sp
  408d40:	mov	x0, x19
  408d44:	stp	q1, q0, [sp]
  408d48:	bl	41c1a8 <ferror@plt+0x18178>
  408d4c:	str	x0, [x23, #8]
  408d50:	mov	x0, x23
  408d54:	ldp	x20, x19, [sp, #80]
  408d58:	ldp	x22, x21, [sp, #64]
  408d5c:	ldr	x23, [sp, #48]
  408d60:	ldp	x29, x30, [sp, #32]
  408d64:	add	sp, sp, #0x60
  408d68:	ret
  408d6c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408d70:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408d74:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  408d78:	adrp	x4, 438000 <ferror@plt+0x33fd0>
  408d7c:	add	x0, x0, #0xa7f
  408d80:	add	x1, x1, #0xc5
  408d84:	add	x3, x3, #0xce
  408d88:	add	x4, x4, #0x1a5
  408d8c:	mov	w2, #0x186                 	// #390
  408d90:	bl	413610 <ferror@plt+0xf5e0>
  408d94:	cbnz	x19, 408d28 <ferror@plt+0x4cf8>
  408d98:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408d9c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408da0:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  408da4:	adrp	x4, 436000 <ferror@plt+0x31fd0>
  408da8:	add	x0, x0, #0xa7f
  408dac:	add	x1, x1, #0xc5
  408db0:	add	x3, x3, #0xce
  408db4:	add	x4, x4, #0xc32
  408db8:	mov	w2, #0x187                 	// #391
  408dbc:	bl	413610 <ferror@plt+0xf5e0>
  408dc0:	b	408d28 <ferror@plt+0x4cf8>
  408dc4:	sub	sp, sp, #0x100
  408dc8:	stp	x29, x30, [sp, #240]
  408dcc:	add	x29, sp, #0xf0
  408dd0:	stp	x3, x4, [x29, #-104]
  408dd4:	stp	x5, x6, [x29, #-88]
  408dd8:	stur	x7, [x29, #-72]
  408ddc:	stp	q1, q2, [sp, #16]
  408de0:	stp	q3, q4, [sp, #48]
  408de4:	str	q0, [sp]
  408de8:	stp	q5, q6, [sp, #80]
  408dec:	str	q7, [sp, #112]
  408df0:	cbz	x2, 408e38 <ferror@plt+0x4e08>
  408df4:	cbz	w0, 408e54 <ferror@plt+0x4e24>
  408df8:	mov	x8, #0xffffffffffffffd8    	// #-40
  408dfc:	mov	x10, sp
  408e00:	sub	x11, x29, #0x68
  408e04:	movk	x8, #0xff80, lsl #32
  408e08:	add	x9, x29, #0x10
  408e0c:	add	x10, x10, #0x80
  408e10:	add	x11, x11, #0x28
  408e14:	stp	x10, x8, [x29, #-16]
  408e18:	stp	x9, x11, [x29, #-32]
  408e1c:	ldp	q0, q1, [x29, #-32]
  408e20:	sub	x3, x29, #0x40
  408e24:	stp	q0, q1, [x29, #-64]
  408e28:	bl	408cf8 <ferror@plt+0x4cc8>
  408e2c:	ldp	x29, x30, [sp, #240]
  408e30:	add	sp, sp, #0x100
  408e34:	ret
  408e38:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408e3c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408e40:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  408e44:	add	x0, x0, #0xa7f
  408e48:	add	x1, x1, #0xe1
  408e4c:	add	x2, x2, #0xc32
  408e50:	b	408e6c <ferror@plt+0x4e3c>
  408e54:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408e58:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408e5c:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  408e60:	add	x0, x0, #0xa7f
  408e64:	add	x1, x1, #0xe1
  408e68:	add	x2, x2, #0x1a5
  408e6c:	bl	412a18 <ferror@plt+0xe9e8>
  408e70:	mov	x0, xzr
  408e74:	b	408e2c <ferror@plt+0x4dfc>
  408e78:	stp	x29, x30, [sp, #-48]!
  408e7c:	stp	x22, x21, [sp, #16]
  408e80:	stp	x20, x19, [sp, #32]
  408e84:	mov	x29, sp
  408e88:	cbz	x2, 408ecc <ferror@plt+0x4e9c>
  408e8c:	mov	w22, w0
  408e90:	cbz	w0, 408ee8 <ferror@plt+0x4eb8>
  408e94:	mov	w0, #0x10                  	// #16
  408e98:	mov	x19, x2
  408e9c:	mov	w20, w1
  408ea0:	bl	419ddc <ferror@plt+0x15dac>
  408ea4:	mov	x21, x0
  408ea8:	stp	w22, w20, [x0]
  408eac:	mov	x0, x19
  408eb0:	bl	41c024 <ferror@plt+0x17ff4>
  408eb4:	str	x0, [x21, #8]
  408eb8:	mov	x0, x21
  408ebc:	ldp	x20, x19, [sp, #32]
  408ec0:	ldp	x22, x21, [sp, #16]
  408ec4:	ldp	x29, x30, [sp], #48
  408ec8:	ret
  408ecc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408ed0:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408ed4:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  408ed8:	add	x0, x0, #0xa7f
  408edc:	add	x1, x1, #0x117
  408ee0:	add	x2, x2, #0x1b8
  408ee4:	b	408f00 <ferror@plt+0x4ed0>
  408ee8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408eec:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408ef0:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  408ef4:	add	x0, x0, #0xa7f
  408ef8:	add	x1, x1, #0x117
  408efc:	add	x2, x2, #0x1a5
  408f00:	bl	412a18 <ferror@plt+0xe9e8>
  408f04:	mov	x21, xzr
  408f08:	b	408eb8 <ferror@plt+0x4e88>
  408f0c:	cbz	x0, 408f3c <ferror@plt+0x4f0c>
  408f10:	stp	x29, x30, [sp, #-32]!
  408f14:	str	x19, [sp, #16]
  408f18:	mov	x19, x0
  408f1c:	ldr	x0, [x0, #8]
  408f20:	mov	x29, sp
  408f24:	bl	411d58 <ferror@plt+0xdd28>
  408f28:	mov	x1, x19
  408f2c:	ldr	x19, [sp, #16]
  408f30:	mov	w0, #0x10                  	// #16
  408f34:	ldp	x29, x30, [sp], #32
  408f38:	b	41a7a0 <ferror@plt+0x16770>
  408f3c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408f40:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408f44:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  408f48:	add	x0, x0, #0xa7f
  408f4c:	add	x1, x1, #0x150
  408f50:	add	x2, x2, #0x305
  408f54:	b	412a18 <ferror@plt+0xe9e8>
  408f58:	stp	x29, x30, [sp, #-32]!
  408f5c:	stp	x20, x19, [sp, #16]
  408f60:	mov	x29, sp
  408f64:	cbz	x0, 408fac <ferror@plt+0x4f7c>
  408f68:	ldr	w8, [x0]
  408f6c:	mov	x19, x0
  408f70:	cbz	w8, 408fd0 <ferror@plt+0x4fa0>
  408f74:	ldr	x8, [x19, #8]
  408f78:	cbz	x8, 408ffc <ferror@plt+0x4fcc>
  408f7c:	mov	w0, #0x10                  	// #16
  408f80:	bl	419ddc <ferror@plt+0x15dac>
  408f84:	ldr	x8, [x19]
  408f88:	mov	x20, x0
  408f8c:	str	x8, [x0]
  408f90:	ldr	x0, [x19, #8]
  408f94:	bl	41c024 <ferror@plt+0x17ff4>
  408f98:	str	x0, [x20, #8]
  408f9c:	mov	x0, x20
  408fa0:	ldp	x20, x19, [sp, #16]
  408fa4:	ldp	x29, x30, [sp], #32
  408fa8:	ret
  408fac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408fb0:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408fb4:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  408fb8:	add	x0, x0, #0xa7f
  408fbc:	add	x1, x1, #0x16c
  408fc0:	add	x2, x2, #0x305
  408fc4:	bl	412a18 <ferror@plt+0xe9e8>
  408fc8:	mov	x20, xzr
  408fcc:	b	408f9c <ferror@plt+0x4f6c>
  408fd0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  408fd4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  408fd8:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  408fdc:	adrp	x4, 438000 <ferror@plt+0x33fd0>
  408fe0:	add	x0, x0, #0xa7f
  408fe4:	add	x1, x1, #0xc5
  408fe8:	add	x3, x3, #0x191
  408fec:	add	x4, x4, #0x19e
  408ff0:	mov	w2, #0x1f0                 	// #496
  408ff4:	bl	413610 <ferror@plt+0xf5e0>
  408ff8:	b	408f74 <ferror@plt+0x4f44>
  408ffc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409000:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  409004:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  409008:	adrp	x4, 438000 <ferror@plt+0x33fd0>
  40900c:	add	x0, x0, #0xa7f
  409010:	add	x1, x1, #0xc5
  409014:	add	x3, x3, #0x191
  409018:	add	x4, x4, #0x1b1
  40901c:	mov	w2, #0x1f1                 	// #497
  409020:	bl	413610 <ferror@plt+0xf5e0>
  409024:	b	408f7c <ferror@plt+0x4f4c>
  409028:	cbz	x0, 409044 <ferror@plt+0x5014>
  40902c:	ldr	w8, [x0]
  409030:	cmp	w8, w1
  409034:	b.ne	409048 <ferror@plt+0x5018>  // b.any
  409038:	ldr	w8, [x0, #4]
  40903c:	cmp	w8, w2
  409040:	cset	w0, eq  // eq = none
  409044:	ret
  409048:	mov	w0, wzr
  40904c:	ret
  409050:	sub	sp, sp, #0x100
  409054:	stp	x29, x30, [sp, #224]
  409058:	add	x29, sp, #0xe0
  40905c:	str	x19, [sp, #240]
  409060:	stp	x4, x5, [x29, #-96]
  409064:	stp	x6, x7, [x29, #-80]
  409068:	stp	q0, q1, [sp]
  40906c:	stp	q2, q3, [sp, #32]
  409070:	stp	q4, q5, [sp, #64]
  409074:	stp	q6, q7, [sp, #96]
  409078:	cbz	x0, 4090dc <ferror@plt+0x50ac>
  40907c:	mov	x9, #0xffffffffffffffe0    	// #-32
  409080:	mov	x11, sp
  409084:	sub	x12, x29, #0x60
  409088:	movk	x9, #0xff80, lsl #32
  40908c:	add	x10, x29, #0x20
  409090:	add	x11, x11, #0x80
  409094:	add	x12, x12, #0x20
  409098:	stp	x11, x9, [x29, #-16]
  40909c:	stp	x10, x12, [x29, #-32]
  4090a0:	ldp	q0, q1, [x29, #-32]
  4090a4:	mov	x8, x3
  4090a8:	mov	x19, x0
  4090ac:	sub	x3, x29, #0x40
  4090b0:	mov	w0, w1
  4090b4:	mov	w1, w2
  4090b8:	mov	x2, x8
  4090bc:	stp	q0, q1, [x29, #-64]
  4090c0:	bl	408cf8 <ferror@plt+0x4cc8>
  4090c4:	ldr	x8, [x19]
  4090c8:	cbz	x8, 4090d8 <ferror@plt+0x50a8>
  4090cc:	ldr	x1, [x0, #8]
  4090d0:	bl	4090ec <ferror@plt+0x50bc>
  4090d4:	b	4090dc <ferror@plt+0x50ac>
  4090d8:	str	x0, [x19]
  4090dc:	ldr	x19, [sp, #240]
  4090e0:	ldp	x29, x30, [sp, #224]
  4090e4:	add	sp, sp, #0x100
  4090e8:	ret
  4090ec:	sub	sp, sp, #0x120
  4090f0:	stp	x29, x30, [sp, #256]
  4090f4:	add	x29, sp, #0x100
  4090f8:	mov	x8, #0xffffffffffffffc8    	// #-56
  4090fc:	mov	x9, sp
  409100:	sub	x10, x29, #0x78
  409104:	movk	x8, #0xff80, lsl #32
  409108:	add	x11, x29, #0x20
  40910c:	add	x9, x9, #0x80
  409110:	add	x10, x10, #0x38
  409114:	stp	x9, x8, [x29, #-16]
  409118:	stp	x11, x10, [x29, #-32]
  40911c:	stp	x1, x2, [x29, #-120]
  409120:	stp	x3, x4, [x29, #-104]
  409124:	stp	x5, x6, [x29, #-88]
  409128:	stur	x7, [x29, #-72]
  40912c:	stp	q0, q1, [sp]
  409130:	ldp	q0, q1, [x29, #-32]
  409134:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409138:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40913c:	add	x0, x0, #0xa7f
  409140:	add	x2, x2, #0x1c8
  409144:	sub	x3, x29, #0x40
  409148:	mov	w1, #0x10                  	// #16
  40914c:	str	x28, [sp, #272]
  409150:	stp	q2, q3, [sp, #32]
  409154:	stp	q4, q5, [sp, #64]
  409158:	stp	q6, q7, [sp, #96]
  40915c:	stp	q0, q1, [x29, #-64]
  409160:	bl	412c74 <ferror@plt+0xec44>
  409164:	ldr	x28, [sp, #272]
  409168:	ldp	x29, x30, [sp, #256]
  40916c:	add	sp, sp, #0x120
  409170:	ret
  409174:	stp	x29, x30, [sp, #-32]!
  409178:	str	x19, [sp, #16]
  40917c:	mov	x29, sp
  409180:	cbz	x0, 4091b4 <ferror@plt+0x5184>
  409184:	mov	x19, x0
  409188:	mov	w0, w1
  40918c:	mov	w1, w2
  409190:	mov	x2, x3
  409194:	bl	408e78 <ferror@plt+0x4e48>
  409198:	ldr	x8, [x19]
  40919c:	cbz	x8, 4091b0 <ferror@plt+0x5180>
  4091a0:	ldr	x1, [x0, #8]
  4091a4:	ldr	x19, [sp, #16]
  4091a8:	ldp	x29, x30, [sp], #32
  4091ac:	b	4090ec <ferror@plt+0x50bc>
  4091b0:	str	x0, [x19]
  4091b4:	ldr	x19, [sp, #16]
  4091b8:	ldp	x29, x30, [sp], #32
  4091bc:	ret
  4091c0:	stp	x29, x30, [sp, #-32]!
  4091c4:	str	x19, [sp, #16]
  4091c8:	mov	x29, sp
  4091cc:	cbz	x1, 40921c <ferror@plt+0x51ec>
  4091d0:	mov	x19, x1
  4091d4:	cbz	x0, 4091f0 <ferror@plt+0x51c0>
  4091d8:	ldr	x8, [x0]
  4091dc:	cbz	x8, 40920c <ferror@plt+0x51dc>
  4091e0:	ldr	x1, [x19, #8]
  4091e4:	ldr	x19, [sp, #16]
  4091e8:	ldp	x29, x30, [sp], #32
  4091ec:	b	4090ec <ferror@plt+0x50bc>
  4091f0:	ldr	x0, [x19, #8]
  4091f4:	bl	411d58 <ferror@plt+0xdd28>
  4091f8:	mov	x1, x19
  4091fc:	ldr	x19, [sp, #16]
  409200:	mov	w0, #0x10                  	// #16
  409204:	ldp	x29, x30, [sp], #32
  409208:	b	41a7a0 <ferror@plt+0x16770>
  40920c:	str	x19, [x0]
  409210:	ldr	x19, [sp, #16]
  409214:	ldp	x29, x30, [sp], #32
  409218:	ret
  40921c:	ldr	x19, [sp, #16]
  409220:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409224:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  409228:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40922c:	add	x0, x0, #0xa7f
  409230:	add	x1, x1, #0x28e
  409234:	add	x2, x2, #0x2ba
  409238:	ldp	x29, x30, [sp], #32
  40923c:	b	412a18 <ferror@plt+0xe9e8>
  409240:	stp	x29, x30, [sp, #-32]!
  409244:	stp	x20, x19, [sp, #16]
  409248:	mov	x29, sp
  40924c:	cbz	x0, 409274 <ferror@plt+0x5244>
  409250:	ldr	x20, [x0]
  409254:	mov	x19, x0
  409258:	cbz	x20, 409274 <ferror@plt+0x5244>
  40925c:	ldr	x0, [x20, #8]
  409260:	bl	411d58 <ferror@plt+0xdd28>
  409264:	mov	w0, #0x10                  	// #16
  409268:	mov	x1, x20
  40926c:	bl	41a7a0 <ferror@plt+0x16770>
  409270:	str	xzr, [x19]
  409274:	ldp	x20, x19, [sp, #16]
  409278:	ldp	x29, x30, [sp], #32
  40927c:	ret
  409280:	sub	sp, sp, #0x100
  409284:	stp	x29, x30, [sp, #240]
  409288:	add	x29, sp, #0xf0
  40928c:	stp	x2, x3, [x29, #-112]
  409290:	stp	x4, x5, [x29, #-96]
  409294:	stp	x6, x7, [x29, #-80]
  409298:	stp	q1, q2, [sp, #16]
  40929c:	stp	q3, q4, [sp, #48]
  4092a0:	str	q0, [sp]
  4092a4:	stp	q5, q6, [sp, #80]
  4092a8:	str	q7, [sp, #112]
  4092ac:	cbz	x0, 4092f4 <ferror@plt+0x52c4>
  4092b0:	ldr	x8, [x0]
  4092b4:	cbz	x8, 4092f4 <ferror@plt+0x52c4>
  4092b8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4092bc:	mov	x10, sp
  4092c0:	movk	x8, #0xff80, lsl #32
  4092c4:	add	x10, x10, #0x80
  4092c8:	stp	x10, x8, [x29, #-16]
  4092cc:	sub	x8, x29, #0x70
  4092d0:	add	x9, x29, #0x10
  4092d4:	add	x8, x8, #0x30
  4092d8:	stp	x9, x8, [x29, #-32]
  4092dc:	ldr	x8, [x0]
  4092e0:	ldp	q0, q1, [x29, #-32]
  4092e4:	sub	x2, x29, #0x40
  4092e8:	add	x0, x8, #0x8
  4092ec:	stp	q0, q1, [x29, #-64]
  4092f0:	bl	409300 <ferror@plt+0x52d0>
  4092f4:	ldp	x29, x30, [sp, #240]
  4092f8:	add	sp, sp, #0x100
  4092fc:	ret
  409300:	sub	sp, sp, #0x50
  409304:	stp	x29, x30, [sp, #32]
  409308:	str	x21, [sp, #48]
  40930c:	stp	x20, x19, [sp, #64]
  409310:	ldp	q1, q0, [x2]
  409314:	mov	x8, x1
  409318:	mov	x19, x0
  40931c:	mov	x1, sp
  409320:	mov	x0, x8
  409324:	add	x29, sp, #0x20
  409328:	stp	q1, q0, [sp]
  40932c:	bl	41c1a8 <ferror@plt+0x18178>
  409330:	ldr	x20, [x19]
  409334:	mov	x2, xzr
  409338:	mov	x21, x0
  40933c:	mov	x1, x20
  409340:	bl	41c26c <ferror@plt+0x1823c>
  409344:	str	x0, [x19]
  409348:	mov	x0, x20
  40934c:	bl	411d58 <ferror@plt+0xdd28>
  409350:	mov	x0, x21
  409354:	bl	411d58 <ferror@plt+0xdd28>
  409358:	ldp	x20, x19, [sp, #64]
  40935c:	ldr	x21, [sp, #48]
  409360:	ldp	x29, x30, [sp, #32]
  409364:	add	sp, sp, #0x50
  409368:	ret
  40936c:	sub	sp, sp, #0x120
  409370:	stp	x29, x30, [sp, #240]
  409374:	add	x29, sp, #0xf0
  409378:	str	x28, [sp, #256]
  40937c:	stp	x20, x19, [sp, #272]
  409380:	mov	x19, x2
  409384:	mov	x20, x0
  409388:	stp	x3, x4, [x29, #-104]
  40938c:	stp	x5, x6, [x29, #-88]
  409390:	stur	x7, [x29, #-72]
  409394:	stp	q1, q2, [sp, #16]
  409398:	stp	q3, q4, [sp, #48]
  40939c:	str	q0, [sp]
  4093a0:	stp	q5, q6, [sp, #80]
  4093a4:	str	q7, [sp, #112]
  4093a8:	bl	4091c0 <ferror@plt+0x5190>
  4093ac:	cbz	x20, 4093f8 <ferror@plt+0x53c8>
  4093b0:	ldr	x8, [x20]
  4093b4:	cbz	x8, 4093f8 <ferror@plt+0x53c8>
  4093b8:	mov	x8, #0xffffffffffffffd8    	// #-40
  4093bc:	mov	x10, sp
  4093c0:	movk	x8, #0xff80, lsl #32
  4093c4:	add	x10, x10, #0x80
  4093c8:	stp	x10, x8, [x29, #-16]
  4093cc:	sub	x8, x29, #0x68
  4093d0:	add	x9, x29, #0x30
  4093d4:	add	x8, x8, #0x28
  4093d8:	stp	x9, x8, [x29, #-32]
  4093dc:	ldr	x8, [x20]
  4093e0:	ldp	q0, q1, [x29, #-32]
  4093e4:	sub	x2, x29, #0x40
  4093e8:	mov	x1, x19
  4093ec:	add	x0, x8, #0x8
  4093f0:	stp	q0, q1, [x29, #-64]
  4093f4:	bl	409300 <ferror@plt+0x52d0>
  4093f8:	ldp	x20, x19, [sp, #272]
  4093fc:	ldr	x28, [sp, #256]
  409400:	ldp	x29, x30, [sp, #240]
  409404:	add	sp, sp, #0x120
  409408:	ret
  40940c:	sub	sp, sp, #0xc0
  409410:	stp	x29, x30, [sp, #128]
  409414:	stp	x24, x23, [sp, #144]
  409418:	stp	x22, x21, [sp, #160]
  40941c:	stp	x20, x19, [sp, #176]
  409420:	add	x29, sp, #0x80
  409424:	cbz	x0, 4094f4 <ferror@plt+0x54c4>
  409428:	ldrb	w8, [x0]
  40942c:	cbz	w8, 4094f4 <ferror@plt+0x54c4>
  409430:	mov	w19, w1
  409434:	bl	41c024 <ferror@plt+0x17ff4>
  409438:	mov	x20, x0
  40943c:	cbz	x0, 409554 <ferror@plt+0x5524>
  409440:	ldrb	w8, [x20]
  409444:	mov	x21, x20
  409448:	cmp	w8, #0x2f
  40944c:	b.ne	40945c <ferror@plt+0x542c>  // b.any
  409450:	mov	x0, x20
  409454:	bl	4095bc <ferror@plt+0x558c>
  409458:	mov	x21, x0
  40945c:	mov	w23, #0x2f                  	// #47
  409460:	ldrb	w8, [x21]
  409464:	cbz	w8, 409478 <ferror@plt+0x5448>
  409468:	cmp	w8, #0x2f
  40946c:	b.ne	4094b4 <ferror@plt+0x5484>  // b.any
  409470:	strb	wzr, [x21]
  409474:	b	40947c <ferror@plt+0x544c>
  409478:	mov	x21, xzr
  40947c:	mov	x0, x20
  409480:	mov	w1, wzr
  409484:	bl	403b00 <access@plt>
  409488:	cbz	w0, 4094bc <ferror@plt+0x548c>
  40948c:	mov	x0, x20
  409490:	mov	w1, w19
  409494:	bl	403fd0 <mkdir@plt>
  409498:	cmn	w0, #0x1
  40949c:	b.ne	4094dc <ferror@plt+0x54ac>  // b.any
  4094a0:	bl	403f30 <__errno_location@plt>
  4094a4:	ldr	w24, [x0]
  4094a8:	cmp	w24, #0x11
  4094ac:	b.eq	4094dc <ferror@plt+0x54ac>  // b.none
  4094b0:	b	409540 <ferror@plt+0x5510>
  4094b4:	add	x21, x21, #0x1
  4094b8:	b	409460 <ferror@plt+0x5430>
  4094bc:	mov	x1, sp
  4094c0:	mov	x0, x20
  4094c4:	bl	435dc8 <ferror@plt+0x31d98>
  4094c8:	cbnz	w0, 40952c <ferror@plt+0x54fc>
  4094cc:	ldr	w8, [sp, #16]
  4094d0:	and	w8, w8, #0xf000
  4094d4:	cmp	w8, #0x4, lsl #12
  4094d8:	b.ne	40952c <ferror@plt+0x54fc>  // b.any
  4094dc:	cbz	x21, 40951c <ferror@plt+0x54ec>
  4094e0:	strb	w23, [x21]
  4094e4:	ldrb	w8, [x21, #1]!
  4094e8:	cmp	w8, #0x2f
  4094ec:	b.eq	4094e4 <ferror@plt+0x54b4>  // b.none
  4094f0:	b	409460 <ferror@plt+0x5430>
  4094f4:	bl	403f30 <__errno_location@plt>
  4094f8:	mov	w8, #0x16                  	// #22
  4094fc:	str	w8, [x0]
  409500:	mov	w0, #0xffffffff            	// #-1
  409504:	ldp	x20, x19, [sp, #176]
  409508:	ldp	x22, x21, [sp, #160]
  40950c:	ldp	x24, x23, [sp, #144]
  409510:	ldp	x29, x30, [sp, #128]
  409514:	add	sp, sp, #0xc0
  409518:	ret
  40951c:	mov	x0, x20
  409520:	bl	411d58 <ferror@plt+0xdd28>
  409524:	mov	w0, wzr
  409528:	b	409504 <ferror@plt+0x54d4>
  40952c:	mov	x0, x20
  409530:	bl	411d58 <ferror@plt+0xdd28>
  409534:	bl	403f30 <__errno_location@plt>
  409538:	mov	w8, #0x14                  	// #20
  40953c:	b	4094fc <ferror@plt+0x54cc>
  409540:	mov	x22, x0
  409544:	mov	x0, x20
  409548:	bl	411d58 <ferror@plt+0xdd28>
  40954c:	str	w24, [x22]
  409550:	b	409500 <ferror@plt+0x54d0>
  409554:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409558:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40955c:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409560:	add	x0, x0, #0xa7f
  409564:	add	x1, x1, #0x453
  409568:	add	x2, x2, #0x47e
  40956c:	bl	412a18 <ferror@plt+0xe9e8>
  409570:	mov	x21, xzr
  409574:	b	40945c <ferror@plt+0x542c>
  409578:	stp	x29, x30, [sp, #-16]!
  40957c:	mov	x29, sp
  409580:	cbz	x0, 409598 <ferror@plt+0x5568>
  409584:	ldrb	w8, [x0]
  409588:	cmp	w8, #0x2f
  40958c:	cset	w0, eq  // eq = none
  409590:	ldp	x29, x30, [sp], #16
  409594:	ret
  409598:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40959c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  4095a0:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  4095a4:	add	x0, x0, #0xa7f
  4095a8:	add	x1, x1, #0x453
  4095ac:	add	x2, x2, #0x47e
  4095b0:	bl	412a18 <ferror@plt+0xe9e8>
  4095b4:	mov	w0, wzr
  4095b8:	b	409590 <ferror@plt+0x5560>
  4095bc:	stp	x29, x30, [sp, #-16]!
  4095c0:	mov	x29, sp
  4095c4:	cbz	x0, 4095e4 <ferror@plt+0x55b4>
  4095c8:	ldrb	w8, [x0]
  4095cc:	cmp	w8, #0x2f
  4095d0:	b.ne	409600 <ferror@plt+0x55d0>  // b.any
  4095d4:	ldrb	w8, [x0, #1]!
  4095d8:	cmp	w8, #0x2f
  4095dc:	b.eq	4095d4 <ferror@plt+0x55a4>  // b.none
  4095e0:	b	409604 <ferror@plt+0x55d4>
  4095e4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4095e8:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  4095ec:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  4095f0:	add	x0, x0, #0xa7f
  4095f4:	add	x1, x1, #0x490
  4095f8:	add	x2, x2, #0x47e
  4095fc:	bl	412a18 <ferror@plt+0xe9e8>
  409600:	mov	x0, xzr
  409604:	ldp	x29, x30, [sp], #16
  409608:	ret
  40960c:	sub	sp, sp, #0xa0
  409610:	stp	x20, x19, [sp, #144]
  409614:	mov	w19, w1
  409618:	mov	x20, x0
  40961c:	stp	x29, x30, [sp, #128]
  409620:	add	x29, sp, #0x80
  409624:	tbz	w1, #4, 409638 <ferror@plt+0x5608>
  409628:	mov	x0, x20
  40962c:	mov	w1, wzr
  409630:	bl	403b00 <access@plt>
  409634:	cbz	w0, 4096e0 <ferror@plt+0x56b0>
  409638:	tbz	w19, #3, 40964c <ferror@plt+0x561c>
  40963c:	mov	w1, #0x1                   	// #1
  409640:	mov	x0, x20
  409644:	bl	403b00 <access@plt>
  409648:	cbz	w0, 409698 <ferror@plt+0x5668>
  40964c:	and	w19, w19, #0xfffffff7
  409650:	tbz	w19, #1, 409674 <ferror@plt+0x5644>
  409654:	mov	x1, sp
  409658:	mov	x0, x20
  40965c:	bl	435de8 <ferror@plt+0x31db8>
  409660:	cbnz	w0, 409674 <ferror@plt+0x5644>
  409664:	ldr	w8, [sp, #16]
  409668:	and	w8, w8, #0xf000
  40966c:	cmp	w8, #0xa, lsl #12
  409670:	b.eq	4096e0 <ferror@plt+0x56b0>  // b.none
  409674:	mov	w8, #0xd                   	// #13
  409678:	tst	w19, w8
  40967c:	b.eq	409690 <ferror@plt+0x5660>  // b.none
  409680:	mov	x1, sp
  409684:	mov	x0, x20
  409688:	bl	435dc8 <ferror@plt+0x31d98>
  40968c:	cbz	w0, 4096a4 <ferror@plt+0x5674>
  409690:	mov	w0, wzr
  409694:	b	4096e4 <ferror@plt+0x56b4>
  409698:	bl	403680 <getuid@plt>
  40969c:	cbnz	w0, 4096e0 <ferror@plt+0x56b0>
  4096a0:	b	409650 <ferror@plt+0x5620>
  4096a4:	tbz	w19, #0, 4096b8 <ferror@plt+0x5688>
  4096a8:	ldr	w8, [sp, #16]
  4096ac:	and	w8, w8, #0xf000
  4096b0:	cmp	w8, #0x8, lsl #12
  4096b4:	b.eq	4096e0 <ferror@plt+0x56b0>  // b.none
  4096b8:	tbz	w19, #2, 4096cc <ferror@plt+0x569c>
  4096bc:	ldr	w8, [sp, #16]
  4096c0:	and	w8, w8, #0xf000
  4096c4:	cmp	w8, #0x4, lsl #12
  4096c8:	b.eq	4096e0 <ferror@plt+0x56b0>  // b.none
  4096cc:	tbz	w19, #3, 409690 <ferror@plt+0x5660>
  4096d0:	ldrb	w8, [sp, #16]
  4096d4:	mov	w9, #0x49                  	// #73
  4096d8:	tst	w8, w9
  4096dc:	b.eq	409690 <ferror@plt+0x5660>  // b.none
  4096e0:	mov	w0, #0x1                   	// #1
  4096e4:	ldp	x20, x19, [sp, #144]
  4096e8:	ldp	x29, x30, [sp, #128]
  4096ec:	add	sp, sp, #0xa0
  4096f0:	ret
  4096f4:	stp	x29, x30, [sp, #-32]!
  4096f8:	str	x19, [sp, #16]
  4096fc:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  409700:	ldr	w0, [x19, #2512]
  409704:	mov	x29, sp
  409708:	cbz	w0, 409718 <ferror@plt+0x56e8>
  40970c:	ldr	x19, [sp, #16]
  409710:	ldp	x29, x30, [sp], #32
  409714:	ret
  409718:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  40971c:	add	x0, x0, #0x2c6
  409720:	bl	417590 <ferror@plt+0x13560>
  409724:	str	w0, [x19, #2512]
  409728:	b	40970c <ferror@plt+0x56dc>
  40972c:	sub	w8, w0, #0x1
  409730:	cmp	w8, #0x27
  409734:	b.hi	409748 <ferror@plt+0x5718>  // b.pmore
  409738:	adrp	x9, 438000 <ferror@plt+0x33fd0>
  40973c:	add	x9, x9, #0x820
  409740:	ldr	w0, [x9, w8, sxtw #2]
  409744:	ret
  409748:	mov	w0, #0x18                  	// #24
  40974c:	ret
  409750:	stp	x29, x30, [sp, #-96]!
  409754:	stp	x28, x27, [sp, #16]
  409758:	stp	x26, x25, [sp, #32]
  40975c:	stp	x24, x23, [sp, #48]
  409760:	stp	x22, x21, [sp, #64]
  409764:	stp	x20, x19, [sp, #80]
  409768:	mov	x29, sp
  40976c:	sub	sp, sp, #0x1, lsl #12
  409770:	sub	sp, sp, #0xa0
  409774:	cbz	x0, 409bcc <ferror@plt+0x5b9c>
  409778:	mov	x21, x1
  40977c:	cbz	x1, 409be8 <ferror@plt+0x5bb8>
  409780:	mov	x20, x3
  409784:	mov	x22, x2
  409788:	mov	x23, x0
  40978c:	str	xzr, [x21]
  409790:	cbz	x2, 409798 <ferror@plt+0x5768>
  409794:	str	xzr, [x22]
  409798:	mov	x0, x23
  40979c:	bl	43149c <ferror@plt+0x2d46c>
  4097a0:	mov	x25, x0
  4097a4:	mov	x0, x23
  4097a8:	mov	w1, wzr
  4097ac:	bl	403830 <open@plt>
  4097b0:	tbnz	w0, #31, 409850 <ferror@plt+0x5820>
  4097b4:	add	x1, sp, #0x18
  4097b8:	mov	w23, w0
  4097bc:	bl	435dd8 <ferror@plt+0x31da8>
  4097c0:	tbnz	w0, #31, 409980 <ferror@plt+0x5950>
  4097c4:	ldr	x26, [sp, #72]
  4097c8:	cmp	x26, #0x1
  4097cc:	b.lt	409888 <ferror@plt+0x5858>  // b.tstop
  4097d0:	ldr	w8, [sp, #40]
  4097d4:	and	w8, w8, #0xf000
  4097d8:	cmp	w8, #0x8, lsl #12
  4097dc:	b.ne	409888 <ferror@plt+0x5858>  // b.any
  4097e0:	mov	x28, x25
  4097e4:	add	x25, x26, #0x1
  4097e8:	mov	x0, x25
  4097ec:	bl	411da4 <ferror@plt+0xdd74>
  4097f0:	cbz	x0, 409aa0 <ferror@plt+0x5a70>
  4097f4:	mov	x24, x0
  4097f8:	mov	x27, xzr
  4097fc:	add	x1, x24, x27
  409800:	sub	x2, x26, x27
  409804:	mov	w0, w23
  409808:	bl	403df0 <read@plt>
  40980c:	tbnz	x0, #63, 40981c <ferror@plt+0x57ec>
  409810:	add	x27, x0, x27
  409814:	cbnz	x0, 40982c <ferror@plt+0x57fc>
  409818:	b	409834 <ferror@plt+0x5804>
  40981c:	bl	403f30 <__errno_location@plt>
  409820:	ldr	w25, [x0]
  409824:	cmp	w25, #0x4
  409828:	b.ne	409aec <ferror@plt+0x5abc>  // b.any
  40982c:	cmp	x26, x27
  409830:	b.hi	4097fc <ferror@plt+0x57cc>  // b.pmore
  409834:	strb	wzr, [x24, x27]
  409838:	cbz	x22, 409840 <ferror@plt+0x5810>
  40983c:	str	x27, [x22]
  409840:	mov	w20, #0x1                   	// #1
  409844:	mov	x25, x28
  409848:	str	x24, [x21]
  40984c:	b	409b3c <ferror@plt+0x5b0c>
  409850:	bl	403f30 <__errno_location@plt>
  409854:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  409858:	ldr	w21, [x19, #2512]
  40985c:	ldr	w22, [x0]
  409860:	cbz	w21, 409c0c <ferror@plt+0x5bdc>
  409864:	mov	w0, w22
  409868:	bl	40972c <ferror@plt+0x56fc>
  40986c:	mov	w23, w0
  409870:	mov	w0, w22
  409874:	bl	41c680 <ferror@plt+0x18650>
  409878:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  40987c:	mov	x5, x0
  409880:	add	x3, x3, #0x537
  409884:	b	409a58 <ferror@plt+0x5a28>
  409888:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  40988c:	add	x1, x1, #0x8d3
  409890:	mov	w0, w23
  409894:	bl	403910 <fdopen@plt>
  409898:	cbz	x0, 409a24 <ferror@plt+0x59f4>
  40989c:	mov	x24, x0
  4098a0:	stp	x25, x20, [sp, #8]
  4098a4:	mov	x25, xzr
  4098a8:	mov	x26, xzr
  4098ac:	mov	x23, xzr
  4098b0:	mov	x0, x24
  4098b4:	bl	403b10 <feof@plt>
  4098b8:	cbnz	w0, 409b48 <ferror@plt+0x5b18>
  4098bc:	add	x0, sp, #0x98
  4098c0:	mov	w1, #0x1                   	// #1
  4098c4:	mov	w2, #0x1000                	// #4096
  4098c8:	mov	x3, x24
  4098cc:	bl	403c00 <fread@plt>
  4098d0:	mov	x27, x0
  4098d4:	bl	403f30 <__errno_location@plt>
  4098d8:	ldr	w8, [x0]
  4098dc:	add	x28, x27, x26
  4098e0:	add	x20, x28, #0x1
  4098e4:	mov	x0, x23
  4098e8:	str	w8, [sp, #4]
  4098ec:	add	x8, x27, #0x1
  4098f0:	cmp	x8, #0x1, lsl #12
  4098f4:	mov	w8, #0x1000                	// #4096
  4098f8:	csinc	x19, x8, x27, cs  // cs = hs, nlast
  4098fc:	cmp	x20, x25
  409900:	mov	x23, x0
  409904:	b.ls	409928 <ferror@plt+0x58f8>  // b.plast
  409908:	lsl	x8, x25, #1
  40990c:	cmp	x23, #0x0
  409910:	csel	x25, x19, x8, eq  // eq = none
  409914:	mov	x0, x23
  409918:	mov	x1, x25
  40991c:	bl	411e08 <ferror@plt+0xddd8>
  409920:	cbnz	x0, 4098fc <ferror@plt+0x58cc>
  409924:	b	4099c8 <ferror@plt+0x5998>
  409928:	mov	x0, x24
  40992c:	bl	404030 <ferror@plt>
  409930:	cbnz	w0, 409b80 <ferror@plt+0x5b50>
  409934:	add	x0, x23, x26
  409938:	add	x1, sp, #0x98
  40993c:	mov	x2, x27
  409940:	bl	4034e0 <memcpy@plt>
  409944:	ldr	x20, [sp, #16]
  409948:	cmp	x28, x26
  40994c:	mov	x26, x28
  409950:	b.cs	4098b0 <ferror@plt+0x5880>  // b.hs, b.nlast
  409954:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  409958:	ldr	w1, [x19, #2512]
  40995c:	cbz	w1, 409c9c <ferror@plt+0x5c6c>
  409960:	ldr	x25, [sp, #8]
  409964:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  409968:	add	x3, x3, #0x66b
  40996c:	mov	w2, #0x18                  	// #24
  409970:	mov	x0, x20
  409974:	mov	x4, x25
  409978:	bl	409050 <ferror@plt+0x5020>
  40997c:	b	409a10 <ferror@plt+0x59e0>
  409980:	bl	403f30 <__errno_location@plt>
  409984:	ldr	w21, [x0]
  409988:	mov	w0, w23
  40998c:	bl	403a60 <close@plt>
  409990:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  409994:	ldr	w22, [x19, #2512]
  409998:	cbz	w22, 409c24 <ferror@plt+0x5bf4>
  40999c:	mov	w0, w21
  4099a0:	bl	40972c <ferror@plt+0x56fc>
  4099a4:	mov	w23, w0
  4099a8:	mov	w0, w21
  4099ac:	bl	41c680 <ferror@plt+0x18650>
  4099b0:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  4099b4:	mov	x5, x0
  4099b8:	add	x3, x3, #0x554
  4099bc:	mov	x0, x20
  4099c0:	mov	w1, w22
  4099c4:	b	409a60 <ferror@plt+0x5a30>
  4099c8:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  4099cc:	ldr	w21, [x19, #2512]
  4099d0:	cbz	w21, 409c3c <ferror@plt+0x5c0c>
  4099d4:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  4099d8:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  4099dc:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  4099e0:	add	x0, x0, #0x5bc
  4099e4:	add	x1, x1, #0x5c3
  4099e8:	add	x2, x2, #0x5f1
  4099ec:	mov	x3, x25
  4099f0:	bl	40b040 <ferror@plt+0x7010>
  4099f4:	mov	x3, x0
  4099f8:	mov	x4, x25
  4099fc:	ldp	x25, x0, [sp, #8]
  409a00:	mov	w2, #0xd                   	// #13
  409a04:	mov	w1, w21
  409a08:	mov	x5, x25
  409a0c:	bl	409050 <ferror@plt+0x5020>
  409a10:	mov	x0, x23
  409a14:	bl	411d58 <ferror@plt+0xdd28>
  409a18:	mov	x0, x24
  409a1c:	bl	4037c0 <fclose@plt>
  409a20:	b	409a6c <ferror@plt+0x5a3c>
  409a24:	bl	403f30 <__errno_location@plt>
  409a28:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  409a2c:	ldr	w21, [x19, #2512]
  409a30:	ldr	w22, [x0]
  409a34:	cbz	w21, 409c54 <ferror@plt+0x5c24>
  409a38:	mov	w0, w22
  409a3c:	bl	40972c <ferror@plt+0x56fc>
  409a40:	mov	w23, w0
  409a44:	mov	w0, w22
  409a48:	bl	41c680 <ferror@plt+0x18650>
  409a4c:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  409a50:	mov	x5, x0
  409a54:	add	x3, x3, #0x58e
  409a58:	mov	x0, x20
  409a5c:	mov	w1, w21
  409a60:	mov	w2, w23
  409a64:	mov	x4, x25
  409a68:	bl	409050 <ferror@plt+0x5020>
  409a6c:	mov	w20, wzr
  409a70:	mov	x0, x25
  409a74:	bl	411d58 <ferror@plt+0xdd28>
  409a78:	mov	w0, w20
  409a7c:	add	sp, sp, #0x1, lsl #12
  409a80:	add	sp, sp, #0xa0
  409a84:	ldp	x20, x19, [sp, #80]
  409a88:	ldp	x22, x21, [sp, #64]
  409a8c:	ldp	x24, x23, [sp, #48]
  409a90:	ldp	x26, x25, [sp, #32]
  409a94:	ldp	x28, x27, [sp, #16]
  409a98:	ldp	x29, x30, [sp], #96
  409a9c:	ret
  409aa0:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  409aa4:	ldr	w21, [x19, #2512]
  409aa8:	cbz	w21, 409c6c <ferror@plt+0x5c3c>
  409aac:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409ab0:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  409ab4:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409ab8:	add	x0, x0, #0x5bc
  409abc:	add	x1, x1, #0x5c3
  409ac0:	add	x2, x2, #0x5f1
  409ac4:	mov	x3, x25
  409ac8:	bl	40b040 <ferror@plt+0x7010>
  409acc:	mov	x3, x0
  409ad0:	mov	w2, #0xd                   	// #13
  409ad4:	mov	x0, x20
  409ad8:	mov	w1, w21
  409adc:	mov	x4, x25
  409ae0:	mov	x25, x28
  409ae4:	mov	x5, x28
  409ae8:	b	409b34 <ferror@plt+0x5b04>
  409aec:	mov	x0, x24
  409af0:	bl	411d58 <ferror@plt+0xdd28>
  409af4:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  409af8:	ldr	w21, [x19, #2512]
  409afc:	cbz	w21, 409c84 <ferror@plt+0x5c54>
  409b00:	mov	w0, w25
  409b04:	bl	40972c <ferror@plt+0x56fc>
  409b08:	mov	w22, w0
  409b0c:	mov	w0, w25
  409b10:	bl	41c680 <ferror@plt+0x18650>
  409b14:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  409b18:	mov	x5, x0
  409b1c:	add	x3, x3, #0x620
  409b20:	mov	x0, x20
  409b24:	mov	w1, w21
  409b28:	mov	w2, w22
  409b2c:	mov	x25, x28
  409b30:	mov	x4, x28
  409b34:	bl	409050 <ferror@plt+0x5020>
  409b38:	mov	w20, wzr
  409b3c:	mov	w0, w23
  409b40:	bl	403a60 <close@plt>
  409b44:	b	409a70 <ferror@plt+0x5a40>
  409b48:	mov	x0, x24
  409b4c:	bl	4037c0 <fclose@plt>
  409b50:	cbnz	x25, 409b64 <ferror@plt+0x5b34>
  409b54:	mov	w0, #0x1                   	// #1
  409b58:	bl	411be4 <ferror@plt+0xdbb4>
  409b5c:	mov	x23, x0
  409b60:	mov	x26, xzr
  409b64:	strb	wzr, [x23, x26]
  409b68:	cbz	x22, 409b70 <ferror@plt+0x5b40>
  409b6c:	str	x26, [x22]
  409b70:	ldr	x25, [sp, #8]
  409b74:	mov	w20, #0x1                   	// #1
  409b78:	str	x23, [x21]
  409b7c:	b	409a70 <ferror@plt+0x5a40>
  409b80:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  409b84:	ldr	w21, [x19, #2512]
  409b88:	ldr	x20, [sp, #16]
  409b8c:	cbz	w21, 409cb4 <ferror@plt+0x5c84>
  409b90:	ldr	w19, [sp, #4]
  409b94:	mov	w0, w19
  409b98:	bl	40972c <ferror@plt+0x56fc>
  409b9c:	mov	w22, w0
  409ba0:	mov	w0, w19
  409ba4:	bl	41c680 <ferror@plt+0x18650>
  409ba8:	ldr	x25, [sp, #8]
  409bac:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  409bb0:	mov	x5, x0
  409bb4:	add	x3, x3, #0x64f
  409bb8:	mov	x0, x20
  409bbc:	mov	w1, w21
  409bc0:	mov	w2, w22
  409bc4:	mov	x4, x25
  409bc8:	b	409a0c <ferror@plt+0x59dc>
  409bcc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409bd0:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  409bd4:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409bd8:	add	x0, x0, #0xa7f
  409bdc:	add	x1, x1, #0x2d9
  409be0:	add	x2, x2, #0x323
  409be4:	b	409c00 <ferror@plt+0x5bd0>
  409be8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409bec:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  409bf0:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409bf4:	add	x0, x0, #0xa7f
  409bf8:	add	x1, x1, #0x2d9
  409bfc:	add	x2, x2, #0x334
  409c00:	bl	412a18 <ferror@plt+0xe9e8>
  409c04:	mov	w20, wzr
  409c08:	b	409a78 <ferror@plt+0x5a48>
  409c0c:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409c10:	add	x0, x0, #0x2c6
  409c14:	bl	417590 <ferror@plt+0x13560>
  409c18:	mov	w21, w0
  409c1c:	str	w0, [x19, #2512]
  409c20:	b	409864 <ferror@plt+0x5834>
  409c24:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409c28:	add	x0, x0, #0x2c6
  409c2c:	bl	417590 <ferror@plt+0x13560>
  409c30:	mov	w22, w0
  409c34:	str	w0, [x19, #2512]
  409c38:	b	40999c <ferror@plt+0x596c>
  409c3c:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409c40:	add	x0, x0, #0x2c6
  409c44:	bl	417590 <ferror@plt+0x13560>
  409c48:	mov	w21, w0
  409c4c:	str	w0, [x19, #2512]
  409c50:	b	4099d4 <ferror@plt+0x59a4>
  409c54:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409c58:	add	x0, x0, #0x2c6
  409c5c:	bl	417590 <ferror@plt+0x13560>
  409c60:	mov	w21, w0
  409c64:	str	w0, [x19, #2512]
  409c68:	b	409a38 <ferror@plt+0x5a08>
  409c6c:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409c70:	add	x0, x0, #0x2c6
  409c74:	bl	417590 <ferror@plt+0x13560>
  409c78:	mov	w21, w0
  409c7c:	str	w0, [x19, #2512]
  409c80:	b	409aac <ferror@plt+0x5a7c>
  409c84:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409c88:	add	x0, x0, #0x2c6
  409c8c:	bl	417590 <ferror@plt+0x13560>
  409c90:	mov	w21, w0
  409c94:	str	w0, [x19, #2512]
  409c98:	b	409b00 <ferror@plt+0x5ad0>
  409c9c:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409ca0:	add	x0, x0, #0x2c6
  409ca4:	bl	417590 <ferror@plt+0x13560>
  409ca8:	mov	w1, w0
  409cac:	str	w0, [x19, #2512]
  409cb0:	b	409960 <ferror@plt+0x5930>
  409cb4:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409cb8:	add	x0, x0, #0x2c6
  409cbc:	bl	417590 <ferror@plt+0x13560>
  409cc0:	mov	w21, w0
  409cc4:	str	w0, [x19, #2512]
  409cc8:	b	409b90 <ferror@plt+0x5b60>
  409ccc:	sub	sp, sp, #0xd0
  409cd0:	stp	x29, x30, [sp, #128]
  409cd4:	add	x29, sp, #0x80
  409cd8:	str	x25, [sp, #144]
  409cdc:	stp	x24, x23, [sp, #160]
  409ce0:	stp	x22, x21, [sp, #176]
  409ce4:	stp	x20, x19, [sp, #192]
  409ce8:	str	xzr, [x29, #24]
  409cec:	cbz	x0, 409f6c <ferror@plt+0x5f3c>
  409cf0:	mov	x19, x3
  409cf4:	mov	x25, x2
  409cf8:	mov	x24, x1
  409cfc:	mov	x20, x0
  409d00:	cbz	x3, 409d0c <ferror@plt+0x5cdc>
  409d04:	ldr	x8, [x19]
  409d08:	cbnz	x8, 409fc0 <ferror@plt+0x5f90>
  409d0c:	cbnz	x24, 409d14 <ferror@plt+0x5ce4>
  409d10:	cbnz	x25, 409f88 <ferror@plt+0x5f58>
  409d14:	cmn	x25, #0x2
  409d18:	b.le	409fa4 <ferror@plt+0x5f74>
  409d1c:	cmn	x25, #0x1
  409d20:	b.ne	409d30 <ferror@plt+0x5d00>  // b.any
  409d24:	mov	x0, x24
  409d28:	bl	403550 <strlen@plt>
  409d2c:	mov	x25, x0
  409d30:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409d34:	add	x0, x0, #0x682
  409d38:	mov	x1, x20
  409d3c:	bl	41c1e4 <ferror@plt+0x181b4>
  409d40:	mov	x21, x0
  409d44:	bl	403f30 <__errno_location@plt>
  409d48:	adrp	x1, 40a000 <ferror@plt+0x5fd0>
  409d4c:	mov	x22, x0
  409d50:	str	wzr, [x0]
  409d54:	add	x1, x1, #0x2e0
  409d58:	mov	w2, #0xc2                  	// #194
  409d5c:	mov	w3, #0x1b6                 	// #438
  409d60:	mov	x0, x21
  409d64:	bl	40a05c <ferror@plt+0x602c>
  409d68:	cmn	w0, #0x1
  409d6c:	b.eq	409e4c <ferror@plt+0x5e1c>  // b.none
  409d70:	mov	w23, w0
  409d74:	cmp	x25, #0x1
  409d78:	b.lt	409dc8 <ferror@plt+0x5d98>  // b.tstop
  409d7c:	mov	w0, w23
  409d80:	mov	w1, wzr
  409d84:	mov	x2, xzr
  409d88:	mov	x3, x25
  409d8c:	bl	403ee0 <fallocate@plt>
  409d90:	mov	w0, w23
  409d94:	mov	x1, x24
  409d98:	mov	x2, x25
  409d9c:	bl	403ac0 <write@plt>
  409da0:	tbnz	x0, #63, 409db4 <ferror@plt+0x5d84>
  409da4:	subs	x25, x25, x0
  409da8:	b.lt	409ffc <ferror@plt+0x5fcc>  // b.tstop
  409dac:	add	x24, x24, x0
  409db0:	b	409dc0 <ferror@plt+0x5d90>
  409db4:	ldr	w8, [x22]
  409db8:	cmp	w8, #0x4
  409dbc:	b.ne	409e88 <ferror@plt+0x5e58>  // b.any
  409dc0:	cmp	x25, #0x0
  409dc4:	b.gt	409d90 <ferror@plt+0x5d60>
  409dc8:	mov	x1, sp
  409dcc:	mov	w0, w23
  409dd0:	bl	4038f0 <fstatfs@plt>
  409dd4:	cbnz	w0, 409dec <ferror@plt+0x5dbc>
  409dd8:	ldr	x8, [sp]
  409ddc:	mov	w9, #0x683e                	// #26686
  409de0:	movk	w9, #0x9123, lsl #16
  409de4:	cmp	x8, x9
  409de8:	b.eq	409e00 <ferror@plt+0x5dd0>  // b.none
  409dec:	mov	x1, sp
  409df0:	mov	x0, x20
  409df4:	str	wzr, [x22]
  409df8:	bl	435de8 <ferror@plt+0x31db8>
  409dfc:	cbz	w0, 409e64 <ferror@plt+0x5e34>
  409e00:	mov	w0, w23
  409e04:	mov	x1, x19
  409e08:	str	wzr, [x22]
  409e0c:	bl	41bf98 <ferror@plt+0x17f68>
  409e10:	cbz	w0, 409ea4 <ferror@plt+0x5e74>
  409e14:	mov	x0, x21
  409e18:	bl	41c024 <ferror@plt+0x17ff4>
  409e1c:	mov	x23, x0
  409e20:	mov	x0, x21
  409e24:	bl	411d58 <ferror@plt+0xdd28>
  409e28:	cbz	x23, 409eb8 <ferror@plt+0x5e88>
  409e2c:	mov	x0, x23
  409e30:	mov	x1, x20
  409e34:	str	wzr, [x22]
  409e38:	bl	403d10 <rename@plt>
  409e3c:	cmn	w0, #0x1
  409e40:	b.eq	409ee4 <ferror@plt+0x5eb4>  // b.none
  409e44:	mov	w19, #0x1                   	// #1
  409e48:	b	409ebc <ferror@plt+0x5e8c>
  409e4c:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409e50:	add	x2, x2, #0x68c
  409e54:	mov	x0, x19
  409e58:	mov	x1, x21
  409e5c:	bl	40ad34 <ferror@plt+0x6d04>
  409e60:	b	409eac <ferror@plt+0x5e7c>
  409e64:	ldr	x8, [sp, #48]
  409e68:	cmp	x8, #0x1
  409e6c:	b.lt	409e00 <ferror@plt+0x5dd0>  // b.tstop
  409e70:	mov	w0, w23
  409e74:	bl	4037d0 <fsync@plt>
  409e78:	cbz	w0, 409e00 <ferror@plt+0x5dd0>
  409e7c:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409e80:	add	x2, x2, #0x6f8
  409e84:	b	409e90 <ferror@plt+0x5e60>
  409e88:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409e8c:	add	x2, x2, #0x6ab
  409e90:	mov	x0, x19
  409e94:	mov	x1, x21
  409e98:	bl	40ad34 <ferror@plt+0x6d04>
  409e9c:	mov	w0, w23
  409ea0:	bl	403a60 <close@plt>
  409ea4:	mov	x0, x21
  409ea8:	bl	41bf80 <ferror@plt+0x17f50>
  409eac:	mov	x0, x21
  409eb0:	bl	411d58 <ferror@plt+0xdd28>
  409eb4:	mov	x23, xzr
  409eb8:	mov	w19, wzr
  409ebc:	mov	x0, x23
  409ec0:	bl	411d58 <ferror@plt+0xdd28>
  409ec4:	mov	w0, w19
  409ec8:	ldp	x20, x19, [sp, #192]
  409ecc:	ldp	x22, x21, [sp, #176]
  409ed0:	ldp	x24, x23, [sp, #160]
  409ed4:	ldr	x25, [sp, #144]
  409ed8:	ldp	x29, x30, [sp, #128]
  409edc:	add	sp, sp, #0xd0
  409ee0:	ret
  409ee4:	ldr	w22, [x22]
  409ee8:	mov	x0, x23
  409eec:	bl	43149c <ferror@plt+0x2d46c>
  409ef0:	mov	x21, x0
  409ef4:	mov	x0, x20
  409ef8:	bl	43149c <ferror@plt+0x2d46c>
  409efc:	adrp	x25, 488000 <ferror@plt+0x83fd0>
  409f00:	ldr	w24, [x25, #2512]
  409f04:	mov	x20, x0
  409f08:	cbz	w24, 409fe4 <ferror@plt+0x5fb4>
  409f0c:	mov	w0, w22
  409f10:	bl	40972c <ferror@plt+0x56fc>
  409f14:	mov	w25, w0
  409f18:	mov	w0, w22
  409f1c:	bl	41c680 <ferror@plt+0x18650>
  409f20:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  409f24:	mov	x6, x0
  409f28:	add	x3, x3, #0x726
  409f2c:	add	x0, x29, #0x18
  409f30:	mov	w1, w24
  409f34:	mov	w2, w25
  409f38:	mov	x4, x21
  409f3c:	mov	x5, x20
  409f40:	bl	409050 <ferror@plt+0x5020>
  409f44:	mov	x0, x21
  409f48:	bl	411d58 <ferror@plt+0xdd28>
  409f4c:	mov	x0, x20
  409f50:	bl	411d58 <ferror@plt+0xdd28>
  409f54:	mov	x0, x23
  409f58:	bl	41bf80 <ferror@plt+0x17f50>
  409f5c:	ldr	x1, [x29, #24]
  409f60:	mov	x0, x19
  409f64:	bl	4091c0 <ferror@plt+0x5190>
  409f68:	b	409eb8 <ferror@plt+0x5e88>
  409f6c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409f70:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  409f74:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409f78:	add	x0, x0, #0xa7f
  409f7c:	add	x1, x1, #0x345
  409f80:	add	x2, x2, #0x323
  409f84:	b	409fd8 <ferror@plt+0x5fa8>
  409f88:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409f8c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  409f90:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409f94:	add	x0, x0, #0xa7f
  409f98:	add	x1, x1, #0x345
  409f9c:	add	x2, x2, #0x3b3
  409fa0:	b	409fd8 <ferror@plt+0x5fa8>
  409fa4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409fa8:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  409fac:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409fb0:	add	x0, x0, #0xa7f
  409fb4:	add	x1, x1, #0x345
  409fb8:	add	x2, x2, #0x3d3
  409fbc:	b	409fd8 <ferror@plt+0x5fa8>
  409fc0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  409fc4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  409fc8:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  409fcc:	add	x0, x0, #0xa7f
  409fd0:	add	x1, x1, #0x345
  409fd4:	add	x2, x2, #0x393
  409fd8:	bl	412a18 <ferror@plt+0xe9e8>
  409fdc:	mov	w19, wzr
  409fe0:	b	409ec4 <ferror@plt+0x5e94>
  409fe4:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  409fe8:	add	x0, x0, #0x2c6
  409fec:	bl	417590 <ferror@plt+0x13560>
  409ff0:	mov	w24, w0
  409ff4:	str	w0, [x25, #2512]
  409ff8:	b	409f0c <ferror@plt+0x5edc>
  409ffc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40a000:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40a004:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  40a008:	adrp	x4, 438000 <ferror@plt+0x33fd0>
  40a00c:	add	x0, x0, #0xa7f
  40a010:	add	x1, x1, #0x642
  40a014:	add	x3, x3, #0x6d9
  40a018:	add	x4, x4, #0x6ec
  40a01c:	mov	w2, #0x44c                 	// #1100
  40a020:	bl	421e64 <ferror@plt+0x1de34>
  40a024:	stp	x29, x30, [sp, #-32]!
  40a028:	mov	w3, w1
  40a02c:	adrp	x1, 40a000 <ferror@plt+0x5fd0>
  40a030:	add	x1, x1, #0x28c
  40a034:	mov	w2, wzr
  40a038:	str	x19, [sp, #16]
  40a03c:	mov	x29, sp
  40a040:	mov	x19, x0
  40a044:	bl	40a05c <ferror@plt+0x602c>
  40a048:	cmn	w0, #0x1
  40a04c:	csel	x0, xzr, x19, eq  // eq = none
  40a050:	ldr	x19, [sp, #16]
  40a054:	ldp	x29, x30, [sp], #32
  40a058:	ret
  40a05c:	sub	sp, sp, #0x70
  40a060:	stp	x29, x30, [sp, #16]
  40a064:	stp	x28, x27, [sp, #32]
  40a068:	stp	x26, x25, [sp, #48]
  40a06c:	stp	x24, x23, [sp, #64]
  40a070:	stp	x22, x21, [sp, #80]
  40a074:	stp	x20, x19, [sp, #96]
  40a078:	add	x29, sp, #0x10
  40a07c:	cbz	x0, 40a26c <ferror@plt+0x623c>
  40a080:	mov	x21, x1
  40a084:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40a088:	add	x1, x1, #0x818
  40a08c:	mov	w19, w3
  40a090:	mov	w20, w2
  40a094:	mov	x22, x0
  40a098:	bl	41dd58 <ferror@plt+0x19d28>
  40a09c:	cbz	x0, 40a0b8 <ferror@plt+0x6088>
  40a0a0:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40a0a4:	add	x1, x1, #0x818
  40a0a8:	mov	w2, #0x6                   	// #6
  40a0ac:	mov	x23, x0
  40a0b0:	bl	4038b0 <strncmp@plt>
  40a0b4:	cbz	w0, 40a0e8 <ferror@plt+0x60b8>
  40a0b8:	bl	403f30 <__errno_location@plt>
  40a0bc:	mov	w8, #0x16                  	// #22
  40a0c0:	str	w8, [x0]
  40a0c4:	mov	w0, #0xffffffff            	// #-1
  40a0c8:	ldp	x20, x19, [sp, #96]
  40a0cc:	ldp	x22, x21, [sp, #80]
  40a0d0:	ldp	x24, x23, [sp, #64]
  40a0d4:	ldp	x26, x25, [sp, #48]
  40a0d8:	ldp	x28, x27, [sp, #32]
  40a0dc:	ldp	x29, x30, [sp, #16]
  40a0e0:	add	sp, sp, #0x70
  40a0e4:	ret
  40a0e8:	mov	x0, sp
  40a0ec:	bl	40f75c <ferror@plt+0xb72c>
  40a0f0:	ldp	x9, x8, [sp]
  40a0f4:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  40a0f8:	ldrsw	x11, [x10, #2528]
  40a0fc:	mov	x25, #0x8e39                	// #36409
  40a100:	movk	x25, #0x38e3, lsl #16
  40a104:	movk	x25, #0xe38e, lsl #32
  40a108:	adrp	x27, 438000 <ferror@plt+0x33fd0>
  40a10c:	eor	x8, x9, x8
  40a110:	mov	w24, #0x64                  	// #100
  40a114:	movk	x25, #0xe38, lsl #48
  40a118:	add	x27, x27, #0x760
  40a11c:	mov	w28, #0x24                  	// #36
  40a120:	add	w12, w11, #0x1
  40a124:	add	x26, x8, x11
  40a128:	str	w12, [x10, #2528]
  40a12c:	mov	x9, #0x8195                	// #33173
  40a130:	movk	x9, #0x5ba7, lsl #16
  40a134:	movk	x9, #0xc3f3, lsl #32
  40a138:	smulh	x8, x26, x25
  40a13c:	movk	x9, #0x6522, lsl #48
  40a140:	mov	x10, #0x8eed                	// #36589
  40a144:	smulh	x9, x26, x9
  40a148:	movk	x10, #0x7e11, lsl #16
  40a14c:	mov	x11, #0x94db                	// #38107
  40a150:	asr	x13, x8, #1
  40a154:	movk	x10, #0x1c1, lsl #32
  40a158:	movk	x11, #0x5479, lsl #16
  40a15c:	mov	x12, #0x8451                	// #33873
  40a160:	asr	x14, x9, #9
  40a164:	add	x8, x13, x8, lsr #63
  40a168:	movk	x10, #0x2cf3, lsl #48
  40a16c:	movk	x11, #0x39ab, lsl #32
  40a170:	movk	x12, #0x6788, lsl #16
  40a174:	add	x9, x14, x9, lsr #63
  40a178:	smulh	x13, x8, x25
  40a17c:	smulh	x10, x26, x10
  40a180:	movk	x11, #0x13fa, lsl #48
  40a184:	movk	x12, #0xfa5f, lsl #32
  40a188:	smulh	x14, x9, x25
  40a18c:	asr	x18, x13, #1
  40a190:	smulh	x11, x26, x11
  40a194:	movk	x12, #0x11c1, lsl #48
  40a198:	asr	x15, x10, #13
  40a19c:	add	x13, x18, x13, lsr #63
  40a1a0:	asr	x18, x14, #1
  40a1a4:	smulh	x12, x26, x12
  40a1a8:	asr	x16, x11, #17
  40a1ac:	add	x10, x15, x10, lsr #63
  40a1b0:	add	x14, x18, x14, lsr #63
  40a1b4:	asr	x17, x12, #22
  40a1b8:	add	x11, x16, x11, lsr #63
  40a1bc:	smulh	x15, x10, x25
  40a1c0:	msub	x9, x14, x28, x9
  40a1c4:	mov	x14, #0xffffffffffffffdc    	// #-36
  40a1c8:	add	x12, x17, x12, lsr #63
  40a1cc:	smulh	x16, x11, x25
  40a1d0:	asr	x18, x15, #1
  40a1d4:	msub	x13, x13, x28, x8
  40a1d8:	madd	x8, x8, x14, x27
  40a1dc:	smulh	x17, x12, x25
  40a1e0:	add	x15, x18, x15, lsr #63
  40a1e4:	asr	x18, x16, #1
  40a1e8:	ldrb	w8, [x8, x26]
  40a1ec:	add	x16, x18, x16, lsr #63
  40a1f0:	asr	x18, x17, #1
  40a1f4:	add	x17, x18, x17, lsr #63
  40a1f8:	msub	x10, x15, x28, x10
  40a1fc:	msub	x11, x16, x28, x11
  40a200:	msub	x12, x17, x28, x12
  40a204:	ldrb	w13, [x27, x13]
  40a208:	strb	w8, [x23]
  40a20c:	ldrb	w8, [x27, x9]
  40a210:	ldrb	w9, [x27, x10]
  40a214:	ldrb	w10, [x27, x11]
  40a218:	ldrb	w11, [x27, x12]
  40a21c:	mov	x0, x22
  40a220:	mov	w1, w20
  40a224:	mov	w2, w19
  40a228:	strb	w13, [x23, #1]
  40a22c:	strb	w8, [x23, #2]
  40a230:	strb	w9, [x23, #3]
  40a234:	strb	w10, [x23, #4]
  40a238:	strb	w11, [x23, #5]
  40a23c:	blr	x21
  40a240:	tbz	w0, #31, 40a0c8 <ferror@plt+0x6098>
  40a244:	bl	403f30 <__errno_location@plt>
  40a248:	ldr	w8, [x0]
  40a24c:	cmp	w8, #0x11
  40a250:	b.ne	40a0c4 <ferror@plt+0x6094>  // b.any
  40a254:	mov	w8, #0x1e61                	// #7777
  40a258:	subs	w24, w24, #0x1
  40a25c:	add	x26, x26, x8
  40a260:	b.ne	40a12c <ferror@plt+0x60fc>  // b.any
  40a264:	mov	w8, #0x11                  	// #17
  40a268:	b	40a0c0 <ferror@plt+0x6090>
  40a26c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40a270:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40a274:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40a278:	add	x0, x0, #0xa7f
  40a27c:	add	x1, x1, #0x785
  40a280:	add	x2, x2, #0x7bc
  40a284:	bl	412a18 <ferror@plt+0xe9e8>
  40a288:	b	40a0c4 <ferror@plt+0x6094>
  40a28c:	mov	w1, w2
  40a290:	b	403fd0 <mkdir@plt>
  40a294:	stp	x29, x30, [sp, #-32]!
  40a298:	adrp	x1, 40a000 <ferror@plt+0x5fd0>
  40a29c:	add	x1, x1, #0x28c
  40a2a0:	mov	w3, #0x1c0                 	// #448
  40a2a4:	mov	w2, wzr
  40a2a8:	str	x19, [sp, #16]
  40a2ac:	mov	x29, sp
  40a2b0:	mov	x19, x0
  40a2b4:	bl	40a05c <ferror@plt+0x602c>
  40a2b8:	cmn	w0, #0x1
  40a2bc:	csel	x0, xzr, x19, eq  // eq = none
  40a2c0:	ldr	x19, [sp, #16]
  40a2c4:	ldp	x29, x30, [sp], #32
  40a2c8:	ret
  40a2cc:	mov	w3, w2
  40a2d0:	orr	w2, w1, #0xc0
  40a2d4:	adrp	x1, 40a000 <ferror@plt+0x5fd0>
  40a2d8:	add	x1, x1, #0x2e0
  40a2dc:	b	40a05c <ferror@plt+0x602c>
  40a2e0:	b	403830 <open@plt>
  40a2e4:	adrp	x1, 40a000 <ferror@plt+0x5fd0>
  40a2e8:	add	x1, x1, #0x2e0
  40a2ec:	mov	w2, #0xc2                  	// #194
  40a2f0:	mov	w3, #0x180                 	// #384
  40a2f4:	b	40a05c <ferror@plt+0x602c>
  40a2f8:	sub	sp, sp, #0x30
  40a2fc:	mov	x5, x2
  40a300:	adrp	x2, 40a000 <ferror@plt+0x5fd0>
  40a304:	stp	x20, x19, [sp, #32]
  40a308:	mov	x19, x1
  40a30c:	add	x2, x2, #0x2e0
  40a310:	add	x1, sp, #0x8
  40a314:	mov	w3, #0xc2                  	// #194
  40a318:	mov	w4, #0x180                 	// #384
  40a31c:	stp	x29, x30, [sp, #16]
  40a320:	add	x29, sp, #0x10
  40a324:	bl	40a35c <ferror@plt+0x632c>
  40a328:	mov	w20, w0
  40a32c:	cmn	w0, #0x1
  40a330:	b.eq	40a348 <ferror@plt+0x6318>  // b.none
  40a334:	ldr	x0, [sp, #8]
  40a338:	cbz	x19, 40a344 <ferror@plt+0x6314>
  40a33c:	str	x0, [x19]
  40a340:	b	40a348 <ferror@plt+0x6318>
  40a344:	bl	411d58 <ferror@plt+0xdd28>
  40a348:	mov	w0, w20
  40a34c:	ldp	x20, x19, [sp, #32]
  40a350:	ldp	x29, x30, [sp, #16]
  40a354:	add	sp, sp, #0x30
  40a358:	ret
  40a35c:	stp	x29, x30, [sp, #-80]!
  40a360:	adrp	x8, 438000 <ferror@plt+0x33fd0>
  40a364:	add	x8, x8, #0x684
  40a368:	cmp	x0, #0x0
  40a36c:	stp	x20, x19, [sp, #64]
  40a370:	csel	x20, x8, x0, eq  // eq = none
  40a374:	stp	x22, x21, [sp, #48]
  40a378:	mov	x21, x1
  40a37c:	mov	w1, #0x2f                  	// #47
  40a380:	mov	x0, x20
  40a384:	str	x25, [sp, #16]
  40a388:	stp	x24, x23, [sp, #32]
  40a38c:	mov	x29, sp
  40a390:	mov	x19, x5
  40a394:	mov	w22, w4
  40a398:	mov	w23, w3
  40a39c:	mov	x24, x2
  40a3a0:	bl	403ce0 <strchr@plt>
  40a3a4:	cbz	x0, 40a410 <ferror@plt+0x63e0>
  40a3a8:	mov	x25, x0
  40a3ac:	mov	x0, x20
  40a3b0:	bl	43149c <ferror@plt+0x2d46c>
  40a3b4:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  40a3b8:	ldrb	w8, [x25]
  40a3bc:	ldr	w1, [x21, #2512]
  40a3c0:	mov	x20, x0
  40a3c4:	strb	wzr, [x29, #29]
  40a3c8:	strb	w8, [x29, #28]
  40a3cc:	cbz	w1, 40a518 <ferror@plt+0x64e8>
  40a3d0:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  40a3d4:	add	x3, x3, #0x7c9
  40a3d8:	add	x5, x29, #0x1c
  40a3dc:	mov	w2, #0x18                  	// #24
  40a3e0:	mov	x0, x19
  40a3e4:	mov	x4, x20
  40a3e8:	bl	409050 <ferror@plt+0x5020>
  40a3ec:	mov	x0, x20
  40a3f0:	bl	411d58 <ferror@plt+0xdd28>
  40a3f4:	mov	w0, #0xffffffff            	// #-1
  40a3f8:	ldp	x20, x19, [sp, #64]
  40a3fc:	ldp	x22, x21, [sp, #48]
  40a400:	ldp	x24, x23, [sp, #32]
  40a404:	ldr	x25, [sp, #16]
  40a408:	ldp	x29, x30, [sp], #80
  40a40c:	ret
  40a410:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40a414:	add	x1, x1, #0x818
  40a418:	mov	x0, x20
  40a41c:	bl	403e80 <strstr@plt>
  40a420:	cbz	x0, 40a484 <ferror@plt+0x6454>
  40a424:	bl	428cf4 <ferror@plt+0x24cc4>
  40a428:	mov	x25, x0
  40a42c:	bl	403550 <strlen@plt>
  40a430:	add	x8, x0, x25
  40a434:	ldurb	w8, [x8, #-1]
  40a438:	adrp	x9, 475000 <ferror@plt+0x70fd0>
  40a43c:	adrp	x10, 476000 <ferror@plt+0x71fd0>
  40a440:	add	x9, x9, #0x954
  40a444:	add	x10, x10, #0xecb
  40a448:	cmp	w8, #0x2f
  40a44c:	csel	x1, x10, x9, eq  // eq = none
  40a450:	mov	x0, x25
  40a454:	mov	x2, x20
  40a458:	mov	x3, xzr
  40a45c:	bl	41c26c <ferror@plt+0x1823c>
  40a460:	mov	x1, x24
  40a464:	mov	w2, w23
  40a468:	mov	w3, w22
  40a46c:	mov	x20, x0
  40a470:	bl	40a05c <ferror@plt+0x602c>
  40a474:	cmn	w0, #0x1
  40a478:	b.eq	40a4b8 <ferror@plt+0x6488>  // b.none
  40a47c:	str	x20, [x21]
  40a480:	b	40a3f8 <ferror@plt+0x63c8>
  40a484:	mov	x0, x20
  40a488:	bl	43149c <ferror@plt+0x2d46c>
  40a48c:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  40a490:	ldr	w1, [x21, #2512]
  40a494:	mov	x20, x0
  40a498:	cbz	w1, 40a530 <ferror@plt+0x6500>
  40a49c:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  40a4a0:	add	x3, x3, #0x7fa
  40a4a4:	mov	w2, #0x18                  	// #24
  40a4a8:	mov	x0, x19
  40a4ac:	mov	x4, x20
  40a4b0:	bl	409050 <ferror@plt+0x5020>
  40a4b4:	b	40a3ec <ferror@plt+0x63bc>
  40a4b8:	bl	403f30 <__errno_location@plt>
  40a4bc:	ldr	w22, [x0]
  40a4c0:	mov	x0, x20
  40a4c4:	bl	43149c <ferror@plt+0x2d46c>
  40a4c8:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  40a4cc:	ldr	w23, [x24, #2512]
  40a4d0:	mov	x21, x0
  40a4d4:	cbz	w23, 40a548 <ferror@plt+0x6518>
  40a4d8:	mov	w0, w22
  40a4dc:	bl	40972c <ferror@plt+0x56fc>
  40a4e0:	mov	w24, w0
  40a4e4:	mov	w0, w22
  40a4e8:	bl	41c680 <ferror@plt+0x18650>
  40a4ec:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  40a4f0:	mov	x5, x0
  40a4f4:	add	x3, x3, #0x68c
  40a4f8:	mov	x0, x19
  40a4fc:	mov	w1, w23
  40a500:	mov	w2, w24
  40a504:	mov	x4, x21
  40a508:	bl	409050 <ferror@plt+0x5020>
  40a50c:	mov	x0, x21
  40a510:	bl	411d58 <ferror@plt+0xdd28>
  40a514:	b	40a3ec <ferror@plt+0x63bc>
  40a518:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  40a51c:	add	x0, x0, #0x2c6
  40a520:	bl	417590 <ferror@plt+0x13560>
  40a524:	mov	w1, w0
  40a528:	str	w0, [x21, #2512]
  40a52c:	b	40a3d0 <ferror@plt+0x63a0>
  40a530:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  40a534:	add	x0, x0, #0x2c6
  40a538:	bl	417590 <ferror@plt+0x13560>
  40a53c:	mov	w1, w0
  40a540:	str	w0, [x21, #2512]
  40a544:	b	40a49c <ferror@plt+0x646c>
  40a548:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  40a54c:	add	x0, x0, #0x2c6
  40a550:	bl	417590 <ferror@plt+0x13560>
  40a554:	mov	w23, w0
  40a558:	str	w0, [x24, #2512]
  40a55c:	b	40a4d8 <ferror@plt+0x64a8>
  40a560:	sub	sp, sp, #0x20
  40a564:	adrp	x2, 40a000 <ferror@plt+0x5fd0>
  40a568:	mov	x5, x1
  40a56c:	add	x2, x2, #0x28c
  40a570:	add	x1, sp, #0x8
  40a574:	mov	w4, #0x1c0                 	// #448
  40a578:	mov	w3, wzr
  40a57c:	stp	x29, x30, [sp, #16]
  40a580:	add	x29, sp, #0x10
  40a584:	bl	40a35c <ferror@plt+0x632c>
  40a588:	ldr	x8, [sp, #8]
  40a58c:	ldp	x29, x30, [sp, #16]
  40a590:	cmn	w0, #0x1
  40a594:	csel	x0, xzr, x8, eq  // eq = none
  40a598:	add	sp, sp, #0x20
  40a59c:	ret
  40a5a0:	cbz	x1, 40a5b4 <ferror@plt+0x6584>
  40a5a4:	mov	x3, x1
  40a5a8:	mov	x1, xzr
  40a5ac:	mov	x2, xzr
  40a5b0:	b	40a5bc <ferror@plt+0x658c>
  40a5b4:	mov	x0, xzr
  40a5b8:	ret
  40a5bc:	sub	sp, sp, #0xa0
  40a5c0:	stp	x29, x30, [sp, #64]
  40a5c4:	stp	x28, x27, [sp, #80]
  40a5c8:	stp	x26, x25, [sp, #96]
  40a5cc:	stp	x24, x23, [sp, #112]
  40a5d0:	stp	x22, x21, [sp, #128]
  40a5d4:	stp	x20, x19, [sp, #144]
  40a5d8:	add	x29, sp, #0x40
  40a5dc:	mov	x27, x3
  40a5e0:	str	x2, [sp, #24]
  40a5e4:	mov	x25, x1
  40a5e8:	mov	x22, x0
  40a5ec:	bl	403550 <strlen@plt>
  40a5f0:	stur	x0, [x29, #-16]
  40a5f4:	mov	x0, xzr
  40a5f8:	bl	41e1a8 <ferror@plt+0x1a178>
  40a5fc:	mov	x19, x0
  40a600:	cbz	x27, 40a614 <ferror@plt+0x65e4>
  40a604:	ldr	x25, [x27]
  40a608:	mov	w11, #0x1                   	// #1
  40a60c:	cbnz	x25, 40a61c <ferror@plt+0x65ec>
  40a610:	b	40a80c <ferror@plt+0x67dc>
  40a614:	mov	w11, wzr
  40a618:	cbz	x25, 40a80c <ferror@plt+0x67dc>
  40a61c:	ldur	x8, [x29, #-16]
  40a620:	mov	x23, xzr
  40a624:	stur	wzr, [x29, #-28]
  40a628:	stur	xzr, [x29, #-24]
  40a62c:	sxtw	x24, w8
  40a630:	sub	x21, x23, w8, sxtw
  40a634:	mov	w8, #0x1                   	// #1
  40a638:	stur	w8, [x29, #-8]
  40a63c:	stp	x27, x19, [sp, #8]
  40a640:	mov	x26, x25
  40a644:	cbz	x27, 40a658 <ferror@plt+0x6628>
  40a648:	add	w9, w11, #0x1
  40a64c:	add	x8, x27, w11, sxtw #3
  40a650:	mov	w11, w9
  40a654:	b	40a68c <ferror@plt+0x665c>
  40a658:	ldr	x10, [sp, #24]
  40a65c:	ldrsw	x8, [x10, #24]
  40a660:	tbz	w8, #31, 40a680 <ferror@plt+0x6650>
  40a664:	add	w9, w8, #0x8
  40a668:	cmn	w8, #0x8
  40a66c:	str	w9, [x10, #24]
  40a670:	b.gt	40a680 <ferror@plt+0x6650>
  40a674:	ldr	x9, [x10, #8]
  40a678:	add	x8, x9, x8
  40a67c:	b	40a68c <ferror@plt+0x665c>
  40a680:	ldr	x8, [x10]
  40a684:	add	x9, x8, #0x8
  40a688:	str	x9, [x10]
  40a68c:	ldrb	w9, [x26]
  40a690:	ldr	x25, [x8]
  40a694:	cbz	w9, 40a7c0 <ferror@plt+0x6790>
  40a698:	ldur	x8, [x29, #-16]
  40a69c:	mov	x0, x26
  40a6a0:	stur	w11, [x29, #-4]
  40a6a4:	cbz	w8, 40a74c <ferror@plt+0x671c>
  40a6a8:	mov	x1, x22
  40a6ac:	mov	x2, x24
  40a6b0:	bl	4038b0 <strncmp@plt>
  40a6b4:	mov	x28, x26
  40a6b8:	cbnz	w0, 40a6d4 <ferror@plt+0x66a4>
  40a6bc:	add	x28, x28, x24
  40a6c0:	mov	x0, x28
  40a6c4:	mov	x1, x22
  40a6c8:	mov	x2, x24
  40a6cc:	bl	4038b0 <strncmp@plt>
  40a6d0:	cbz	w0, 40a6bc <ferror@plt+0x668c>
  40a6d4:	mov	x0, x28
  40a6d8:	bl	403550 <strlen@plt>
  40a6dc:	add	x27, x28, x0
  40a6e0:	add	x23, x28, x24
  40a6e4:	mov	x20, x27
  40a6e8:	cmp	x27, x23
  40a6ec:	b.cc	40a708 <ferror@plt+0x66d8>  // b.lo, b.ul, b.last
  40a6f0:	add	x27, x20, x21
  40a6f4:	mov	x0, x27
  40a6f8:	mov	x1, x22
  40a6fc:	mov	x2, x24
  40a700:	bl	4038b0 <strncmp@plt>
  40a704:	cbz	w0, 40a6e4 <ferror@plt+0x66b4>
  40a708:	add	x19, x26, x24
  40a70c:	mov	x27, x20
  40a710:	mov	x23, x27
  40a714:	cmp	x27, x19
  40a718:	b.cc	40a734 <ferror@plt+0x6704>  // b.lo, b.ul, b.last
  40a71c:	add	x27, x23, x21
  40a720:	mov	x0, x27
  40a724:	mov	x1, x22
  40a728:	mov	x2, x24
  40a72c:	bl	4038b0 <strncmp@plt>
  40a730:	cbz	w0, 40a710 <ferror@plt+0x66e0>
  40a734:	ldur	w8, [x29, #-28]
  40a738:	cbz	w8, 40a758 <ferror@plt+0x6728>
  40a73c:	stur	xzr, [x29, #-24]
  40a740:	ldr	x19, [sp, #16]
  40a744:	mov	x26, x28
  40a748:	b	40a788 <ferror@plt+0x6758>
  40a74c:	bl	403550 <strlen@plt>
  40a750:	add	x20, x26, x0
  40a754:	b	40a78c <ferror@plt+0x675c>
  40a758:	ldur	x8, [x29, #-24]
  40a75c:	cmp	x23, x28
  40a760:	sub	x2, x28, x26
  40a764:	mov	x1, x26
  40a768:	csel	x8, x8, x26, hi  // hi = pmore
  40a76c:	stur	x8, [x29, #-24]
  40a770:	ldr	x19, [sp, #16]
  40a774:	mov	x0, x19
  40a778:	bl	41e254 <ferror@plt+0x1a224>
  40a77c:	mov	w8, #0x1                   	// #1
  40a780:	mov	x26, x28
  40a784:	stur	w8, [x29, #-28]
  40a788:	ldr	x27, [sp, #8]
  40a78c:	subs	x28, x20, x26
  40a790:	b.eq	40a7bc <ferror@plt+0x678c>  // b.none
  40a794:	ldur	w8, [x29, #-8]
  40a798:	cbnz	w8, 40a7a8 <ferror@plt+0x6778>
  40a79c:	mov	x0, x19
  40a7a0:	mov	x1, x22
  40a7a4:	bl	41e570 <ferror@plt+0x1a540>
  40a7a8:	mov	x0, x19
  40a7ac:	mov	x1, x26
  40a7b0:	mov	x2, x28
  40a7b4:	bl	41e254 <ferror@plt+0x1a224>
  40a7b8:	stur	wzr, [x29, #-8]
  40a7bc:	ldur	w11, [x29, #-4]
  40a7c0:	cbnz	x25, 40a640 <ferror@plt+0x6610>
  40a7c4:	ldur	x20, [x29, #-24]
  40a7c8:	cbz	x20, 40a7fc <ferror@plt+0x67cc>
  40a7cc:	mov	w1, #0x1                   	// #1
  40a7d0:	mov	x0, x19
  40a7d4:	bl	41e358 <ferror@plt+0x1a328>
  40a7d8:	mov	x0, x20
  40a7dc:	ldp	x20, x19, [sp, #144]
  40a7e0:	ldp	x22, x21, [sp, #128]
  40a7e4:	ldp	x24, x23, [sp, #112]
  40a7e8:	ldp	x26, x25, [sp, #96]
  40a7ec:	ldp	x28, x27, [sp, #80]
  40a7f0:	ldp	x29, x30, [sp, #64]
  40a7f4:	add	sp, sp, #0xa0
  40a7f8:	b	41c024 <ferror@plt+0x17ff4>
  40a7fc:	cbz	x23, 40a80c <ferror@plt+0x67dc>
  40a800:	mov	x0, x19
  40a804:	mov	x1, x23
  40a808:	bl	41e570 <ferror@plt+0x1a540>
  40a80c:	mov	x0, x19
  40a810:	ldp	x20, x19, [sp, #144]
  40a814:	ldp	x22, x21, [sp, #128]
  40a818:	ldp	x24, x23, [sp, #112]
  40a81c:	ldp	x26, x25, [sp, #96]
  40a820:	ldp	x28, x27, [sp, #80]
  40a824:	ldp	x29, x30, [sp, #64]
  40a828:	mov	w1, wzr
  40a82c:	add	sp, sp, #0xa0
  40a830:	b	41e358 <ferror@plt+0x1a328>
  40a834:	sub	sp, sp, #0xe0
  40a838:	stp	x29, x30, [sp, #208]
  40a83c:	add	x29, sp, #0xd0
  40a840:	stp	x2, x3, [x29, #-80]
  40a844:	stp	x4, x5, [x29, #-64]
  40a848:	stp	x6, x7, [x29, #-48]
  40a84c:	stp	q1, q2, [sp, #16]
  40a850:	stp	q3, q4, [sp, #48]
  40a854:	str	q0, [sp]
  40a858:	stp	q5, q6, [sp, #80]
  40a85c:	str	q7, [sp, #112]
  40a860:	cbz	x0, 40a8a0 <ferror@plt+0x6870>
  40a864:	mov	x8, #0xffffffffffffffd0    	// #-48
  40a868:	mov	x10, sp
  40a86c:	sub	x11, x29, #0x50
  40a870:	movk	x8, #0xff80, lsl #32
  40a874:	add	x9, x29, #0x10
  40a878:	add	x10, x10, #0x80
  40a87c:	add	x11, x11, #0x30
  40a880:	sub	x2, x29, #0x20
  40a884:	mov	x3, xzr
  40a888:	stp	x10, x8, [x29, #-16]
  40a88c:	stp	x9, x11, [x29, #-32]
  40a890:	bl	40a5bc <ferror@plt+0x658c>
  40a894:	ldp	x29, x30, [sp, #208]
  40a898:	add	sp, sp, #0xe0
  40a89c:	ret
  40a8a0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40a8a4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40a8a8:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40a8ac:	add	x0, x0, #0xa7f
  40a8b0:	add	x1, x1, #0x3e0
  40a8b4:	add	x2, x2, #0x417
  40a8b8:	bl	412a18 <ferror@plt+0xe9e8>
  40a8bc:	mov	x0, xzr
  40a8c0:	b	40a894 <ferror@plt+0x6864>
  40a8c4:	adrp	x8, 475000 <ferror@plt+0x70fd0>
  40a8c8:	add	x8, x8, #0x954
  40a8cc:	mov	x3, x0
  40a8d0:	mov	x0, x8
  40a8d4:	mov	x1, xzr
  40a8d8:	mov	x2, xzr
  40a8dc:	b	40a5bc <ferror@plt+0x658c>
  40a8e0:	sub	sp, sp, #0xf0
  40a8e4:	stp	x29, x30, [sp, #224]
  40a8e8:	add	x29, sp, #0xe0
  40a8ec:	mov	x8, x0
  40a8f0:	mov	x9, #0xffffffffffffffc8    	// #-56
  40a8f4:	mov	x10, sp
  40a8f8:	sub	x11, x29, #0x58
  40a8fc:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  40a900:	stp	x1, x2, [x29, #-88]
  40a904:	stp	x3, x4, [x29, #-72]
  40a908:	movk	x9, #0xff80, lsl #32
  40a90c:	add	x12, x29, #0x10
  40a910:	add	x10, x10, #0x80
  40a914:	add	x11, x11, #0x38
  40a918:	add	x0, x0, #0x954
  40a91c:	sub	x2, x29, #0x20
  40a920:	mov	x1, x8
  40a924:	mov	x3, xzr
  40a928:	stp	x5, x6, [x29, #-56]
  40a92c:	stur	x7, [x29, #-40]
  40a930:	stp	q0, q1, [sp]
  40a934:	stp	q2, q3, [sp, #32]
  40a938:	stp	q4, q5, [sp, #64]
  40a93c:	stp	q6, q7, [sp, #96]
  40a940:	stp	x10, x9, [x29, #-16]
  40a944:	stp	x12, x11, [x29, #-32]
  40a948:	bl	40a5bc <ferror@plt+0x658c>
  40a94c:	ldp	x29, x30, [sp, #224]
  40a950:	add	sp, sp, #0xf0
  40a954:	ret
  40a958:	stp	x29, x30, [sp, #-64]!
  40a95c:	stp	x22, x21, [sp, #32]
  40a960:	mov	x21, x0
  40a964:	mov	w0, #0x100                 	// #256
  40a968:	str	x23, [sp, #16]
  40a96c:	stp	x20, x19, [sp, #48]
  40a970:	mov	x29, sp
  40a974:	mov	x19, x1
  40a978:	bl	411be4 <ferror@plt+0xdbb4>
  40a97c:	mov	x20, x0
  40a980:	mov	w2, #0x100                 	// #256
  40a984:	mov	x0, x21
  40a988:	mov	x1, x20
  40a98c:	bl	403640 <readlink@plt>
  40a990:	tbnz	w0, #31, 40a9d8 <ferror@plt+0x69a8>
  40a994:	cmp	w0, #0x100
  40a998:	b.cc	40a9d0 <ferror@plt+0x69a0>  // b.lo, b.ul, b.last
  40a99c:	mov	w22, #0x100                 	// #256
  40a9a0:	lsl	w22, w22, #1
  40a9a4:	mov	x0, x20
  40a9a8:	mov	x1, x22
  40a9ac:	bl	411cf8 <ferror@plt+0xdcc8>
  40a9b0:	mov	x20, x0
  40a9b4:	mov	x0, x21
  40a9b8:	mov	x1, x20
  40a9bc:	mov	x2, x22
  40a9c0:	bl	403640 <readlink@plt>
  40a9c4:	tbnz	w0, #31, 40a9d8 <ferror@plt+0x69a8>
  40a9c8:	cmp	w22, w0
  40a9cc:	b.ls	40a9a0 <ferror@plt+0x6970>  // b.plast
  40a9d0:	strb	wzr, [x20, w0, sxtw]
  40a9d4:	b	40aa40 <ferror@plt+0x6a10>
  40a9d8:	bl	403f30 <__errno_location@plt>
  40a9dc:	ldr	w22, [x0]
  40a9e0:	mov	x0, x21
  40a9e4:	bl	43149c <ferror@plt+0x2d46c>
  40a9e8:	mov	x21, x0
  40a9ec:	mov	x0, x20
  40a9f0:	bl	411d58 <ferror@plt+0xdd28>
  40a9f4:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  40a9f8:	ldr	w20, [x23, #2512]
  40a9fc:	cbz	w20, 40aa58 <ferror@plt+0x6a28>
  40aa00:	mov	w0, w22
  40aa04:	bl	40972c <ferror@plt+0x56fc>
  40aa08:	mov	w23, w0
  40aa0c:	mov	w0, w22
  40aa10:	bl	41c680 <ferror@plt+0x18650>
  40aa14:	adrp	x3, 438000 <ferror@plt+0x33fd0>
  40aa18:	mov	x5, x0
  40aa1c:	add	x3, x3, #0x429
  40aa20:	mov	x0, x19
  40aa24:	mov	w1, w20
  40aa28:	mov	w2, w23
  40aa2c:	mov	x4, x21
  40aa30:	bl	409050 <ferror@plt+0x5020>
  40aa34:	mov	x0, x21
  40aa38:	bl	411d58 <ferror@plt+0xdd28>
  40aa3c:	mov	x20, xzr
  40aa40:	mov	x0, x20
  40aa44:	ldp	x20, x19, [sp, #48]
  40aa48:	ldp	x22, x21, [sp, #32]
  40aa4c:	ldr	x23, [sp, #16]
  40aa50:	ldp	x29, x30, [sp], #64
  40aa54:	ret
  40aa58:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  40aa5c:	add	x0, x0, #0x2c6
  40aa60:	bl	417590 <ferror@plt+0x13560>
  40aa64:	mov	w20, w0
  40aa68:	str	w0, [x23, #2512]
  40aa6c:	b	40aa00 <ferror@plt+0x69d0>
  40aa70:	stp	x29, x30, [sp, #-32]!
  40aa74:	str	x19, [sp, #16]
  40aa78:	mov	x29, sp
  40aa7c:	cbz	x0, 40aaa0 <ferror@plt+0x6a70>
  40aa80:	mov	w1, #0x2f                  	// #47
  40aa84:	mov	x19, x0
  40aa88:	bl	403a80 <strrchr@plt>
  40aa8c:	cmp	x0, #0x0
  40aa90:	csinc	x0, x19, x0, eq  // eq = none
  40aa94:	ldr	x19, [sp, #16]
  40aa98:	ldp	x29, x30, [sp], #32
  40aa9c:	ret
  40aaa0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40aaa4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40aaa8:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40aaac:	add	x0, x0, #0xa7f
  40aab0:	add	x1, x1, #0x4bd
  40aab4:	add	x2, x2, #0x47e
  40aab8:	bl	412a18 <ferror@plt+0xe9e8>
  40aabc:	mov	x0, xzr
  40aac0:	b	40aa94 <ferror@plt+0x6a64>
  40aac4:	stp	x29, x30, [sp, #-64]!
  40aac8:	str	x23, [sp, #16]
  40aacc:	stp	x22, x21, [sp, #32]
  40aad0:	stp	x20, x19, [sp, #48]
  40aad4:	mov	x29, sp
  40aad8:	cbz	x0, 40aba8 <ferror@plt+0x6b78>
  40aadc:	ldrb	w8, [x0]
  40aae0:	mov	x19, x0
  40aae4:	cbz	w8, 40ab34 <ferror@plt+0x6b04>
  40aae8:	mov	x0, x19
  40aaec:	bl	403550 <strlen@plt>
  40aaf0:	sub	x8, x19, #0x1
  40aaf4:	mov	x22, x0
  40aaf8:	subs	x0, x0, #0x1
  40aafc:	b.mi	40ab40 <ferror@plt+0x6b10>  // b.first
  40ab00:	ldrb	w9, [x8, x22]
  40ab04:	cmp	w9, #0x2f
  40ab08:	b.eq	40aaf4 <ferror@plt+0x6ac4>  // b.none
  40ab0c:	b	40ab20 <ferror@plt+0x6af0>
  40ab10:	sub	x23, x0, #0x1
  40ab14:	cmp	x0, #0x0
  40ab18:	mov	x0, x23
  40ab1c:	b.le	40ab48 <ferror@plt+0x6b18>
  40ab20:	ldrb	w8, [x19, x0]
  40ab24:	cmp	w8, #0x2f
  40ab28:	b.ne	40ab10 <ferror@plt+0x6ae0>  // b.any
  40ab2c:	mov	x23, x0
  40ab30:	b	40ab48 <ferror@plt+0x6b18>
  40ab34:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  40ab38:	add	x0, x0, #0x100
  40ab3c:	b	40ab94 <ferror@plt+0x6b64>
  40ab40:	mov	x23, x0
  40ab44:	cbz	x22, 40ab8c <ferror@plt+0x6b5c>
  40ab48:	sub	x0, x22, x23
  40ab4c:	sub	x21, x0, #0x1
  40ab50:	bl	411be4 <ferror@plt+0xdbb4>
  40ab54:	add	x8, x19, x23
  40ab58:	add	x1, x8, #0x1
  40ab5c:	mov	x2, x21
  40ab60:	mov	x20, x0
  40ab64:	bl	4034e0 <memcpy@plt>
  40ab68:	sub	x8, x20, x23
  40ab6c:	add	x8, x8, x22
  40ab70:	sturb	wzr, [x8, #-1]
  40ab74:	mov	x0, x20
  40ab78:	ldp	x20, x19, [sp, #48]
  40ab7c:	ldp	x22, x21, [sp, #32]
  40ab80:	ldr	x23, [sp, #16]
  40ab84:	ldp	x29, x30, [sp], #64
  40ab88:	ret
  40ab8c:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  40ab90:	add	x0, x0, #0x954
  40ab94:	ldp	x20, x19, [sp, #48]
  40ab98:	ldp	x22, x21, [sp, #32]
  40ab9c:	ldr	x23, [sp, #16]
  40aba0:	ldp	x29, x30, [sp], #64
  40aba4:	b	41c024 <ferror@plt+0x17ff4>
  40aba8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40abac:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40abb0:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40abb4:	add	x0, x0, #0xa7f
  40abb8:	add	x1, x1, #0x4e4
  40abbc:	add	x2, x2, #0x47e
  40abc0:	bl	412a18 <ferror@plt+0xe9e8>
  40abc4:	mov	x20, xzr
  40abc8:	b	40ab74 <ferror@plt+0x6b44>
  40abcc:	stp	x29, x30, [sp, #-48]!
  40abd0:	str	x21, [sp, #16]
  40abd4:	stp	x20, x19, [sp, #32]
  40abd8:	mov	x29, sp
  40abdc:	cbz	x0, 40ac5c <ferror@plt+0x6c2c>
  40abe0:	mov	w1, #0x2f                  	// #47
  40abe4:	mov	x19, x0
  40abe8:	bl	403a80 <strrchr@plt>
  40abec:	cbz	x0, 40ac44 <ferror@plt+0x6c14>
  40abf0:	cmp	x0, x19
  40abf4:	b.ls	40ac0c <ferror@plt+0x6bdc>  // b.plast
  40abf8:	ldrb	w8, [x0]
  40abfc:	cmp	w8, #0x2f
  40ac00:	b.ne	40ac0c <ferror@plt+0x6bdc>  // b.any
  40ac04:	sub	x0, x0, #0x1
  40ac08:	b	40abf0 <ferror@plt+0x6bc0>
  40ac0c:	sub	x8, x0, x19
  40ac10:	add	x0, x8, #0x2
  40ac14:	add	x21, x8, #0x1
  40ac18:	bl	411be4 <ferror@plt+0xdbb4>
  40ac1c:	mov	x1, x19
  40ac20:	mov	x2, x21
  40ac24:	mov	x20, x0
  40ac28:	bl	4034e0 <memcpy@plt>
  40ac2c:	strb	wzr, [x20, x21]
  40ac30:	mov	x0, x20
  40ac34:	ldp	x20, x19, [sp, #32]
  40ac38:	ldr	x21, [sp, #16]
  40ac3c:	ldp	x29, x30, [sp], #48
  40ac40:	ret
  40ac44:	ldp	x20, x19, [sp, #32]
  40ac48:	ldr	x21, [sp, #16]
  40ac4c:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  40ac50:	add	x0, x0, #0x100
  40ac54:	ldp	x29, x30, [sp], #48
  40ac58:	b	41c024 <ferror@plt+0x17ff4>
  40ac5c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ac60:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40ac64:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40ac68:	add	x0, x0, #0xa7f
  40ac6c:	add	x1, x1, #0x50e
  40ac70:	add	x2, x2, #0x47e
  40ac74:	bl	412a18 <ferror@plt+0xe9e8>
  40ac78:	mov	x20, xzr
  40ac7c:	b	40ac30 <ferror@plt+0x6c00>
  40ac80:	stp	x29, x30, [sp, #-48]!
  40ac84:	stp	x20, x19, [sp, #32]
  40ac88:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  40ac8c:	ldr	x8, [x20, #2520]
  40ac90:	str	x21, [sp, #16]
  40ac94:	mov	x29, sp
  40ac98:	cbnz	x8, 40aca4 <ferror@plt+0x6c74>
  40ac9c:	mov	w8, #0x1000                	// #4096
  40aca0:	str	x8, [x20, #2520]
  40aca4:	mov	x19, xzr
  40aca8:	mov	x21, #0x7fffffffffffffff    	// #9223372036854775807
  40acac:	mov	x0, x19
  40acb0:	bl	411d58 <ferror@plt+0xdd28>
  40acb4:	ldr	x8, [x20, #2520]
  40acb8:	add	x0, x8, #0x1
  40acbc:	bl	411be4 <ferror@plt+0xdbb4>
  40acc0:	ldr	x1, [x20, #2520]
  40acc4:	mov	x19, x0
  40acc8:	strb	wzr, [x0]
  40accc:	bl	403530 <getcwd@plt>
  40acd0:	cbnz	x0, 40acfc <ferror@plt+0x6ccc>
  40acd4:	bl	403f30 <__errno_location@plt>
  40acd8:	ldr	w8, [x0]
  40acdc:	cmp	w8, #0x22
  40ace0:	b.ne	40ad04 <ferror@plt+0x6cd4>  // b.any
  40ace4:	ldr	x8, [x20, #2520]
  40ace8:	lsl	x8, x8, #1
  40acec:	cmp	x8, x21
  40acf0:	str	x8, [x20, #2520]
  40acf4:	b.cc	40acac <ferror@plt+0x6c7c>  // b.lo, b.ul, b.last
  40acf8:	b	40ad04 <ferror@plt+0x6cd4>
  40acfc:	ldrb	w8, [x19]
  40ad00:	cbnz	w8, 40ad0c <ferror@plt+0x6cdc>
  40ad04:	mov	w8, #0x2f                  	// #47
  40ad08:	strh	w8, [x19]
  40ad0c:	mov	x0, x19
  40ad10:	bl	41c024 <ferror@plt+0x17ff4>
  40ad14:	mov	x20, x0
  40ad18:	mov	x0, x19
  40ad1c:	bl	411d58 <ferror@plt+0xdd28>
  40ad20:	mov	x0, x20
  40ad24:	ldp	x20, x19, [sp, #32]
  40ad28:	ldr	x21, [sp, #16]
  40ad2c:	ldp	x29, x30, [sp], #48
  40ad30:	ret
  40ad34:	stp	x29, x30, [sp, #-64]!
  40ad38:	str	x23, [sp, #16]
  40ad3c:	stp	x22, x21, [sp, #32]
  40ad40:	stp	x20, x19, [sp, #48]
  40ad44:	mov	x29, sp
  40ad48:	mov	x21, x2
  40ad4c:	mov	x22, x1
  40ad50:	mov	x19, x0
  40ad54:	bl	403f30 <__errno_location@plt>
  40ad58:	ldr	w20, [x0]
  40ad5c:	mov	x0, x22
  40ad60:	bl	43149c <ferror@plt+0x2d46c>
  40ad64:	mov	x22, x0
  40ad68:	mov	w0, w20
  40ad6c:	bl	41c680 <ferror@plt+0x18650>
  40ad70:	mov	x2, x0
  40ad74:	mov	x0, x21
  40ad78:	mov	x1, x22
  40ad7c:	bl	41c1e4 <ferror@plt+0x181b4>
  40ad80:	mov	x21, x0
  40ad84:	mov	x0, x22
  40ad88:	bl	411d58 <ferror@plt+0xdd28>
  40ad8c:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  40ad90:	ldr	w22, [x23, #2512]
  40ad94:	cbz	w22, 40adcc <ferror@plt+0x6d9c>
  40ad98:	mov	w0, w20
  40ad9c:	bl	40972c <ferror@plt+0x56fc>
  40ada0:	mov	w2, w0
  40ada4:	mov	x0, x19
  40ada8:	mov	w1, w22
  40adac:	mov	x3, x21
  40adb0:	bl	409174 <ferror@plt+0x5144>
  40adb4:	mov	x0, x21
  40adb8:	ldp	x20, x19, [sp, #48]
  40adbc:	ldp	x22, x21, [sp, #32]
  40adc0:	ldr	x23, [sp, #16]
  40adc4:	ldp	x29, x30, [sp], #64
  40adc8:	b	411d58 <ferror@plt+0xdd28>
  40adcc:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  40add0:	add	x0, x0, #0x2c6
  40add4:	bl	417590 <ferror@plt+0x13560>
  40add8:	mov	w22, w0
  40addc:	str	w0, [x23, #2512]
  40ade0:	b	40ad98 <ferror@plt+0x6d68>
  40ade4:	stp	x29, x30, [sp, #-32]!
  40ade8:	str	x19, [sp, #16]
  40adec:	mov	x29, sp
  40adf0:	mov	x19, x0
  40adf4:	bl	40ae0c <ferror@plt+0x6ddc>
  40adf8:	bl	40afac <ferror@plt+0x6f7c>
  40adfc:	mov	x0, x19
  40ae00:	ldr	x19, [sp, #16]
  40ae04:	ldp	x29, x30, [sp], #32
  40ae08:	ret
  40ae0c:	stp	x29, x30, [sp, #-16]!
  40ae10:	dmb	ish
  40ae14:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  40ae18:	ldr	x8, [x8, #2536]
  40ae1c:	mov	x29, sp
  40ae20:	cbz	x8, 40ae2c <ferror@plt+0x6dfc>
  40ae24:	ldp	x29, x30, [sp], #16
  40ae28:	ret
  40ae2c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40ae30:	add	x0, x0, #0x9e8
  40ae34:	bl	423590 <ferror@plt+0x1f560>
  40ae38:	cbz	w0, 40ae24 <ferror@plt+0x6df4>
  40ae3c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40ae40:	add	x0, x0, #0x9e8
  40ae44:	mov	w1, #0x1                   	// #1
  40ae48:	ldp	x29, x30, [sp], #16
  40ae4c:	b	423638 <ferror@plt+0x1f608>
  40ae50:	stp	x29, x30, [sp, #-32]!
  40ae54:	str	x19, [sp, #16]
  40ae58:	mov	x19, x1
  40ae5c:	mov	x29, sp
  40ae60:	cbz	x0, 40ae68 <ferror@plt+0x6e38>
  40ae64:	bl	40afac <ferror@plt+0x6f7c>
  40ae68:	mov	x0, x19
  40ae6c:	ldr	x19, [sp, #16]
  40ae70:	ldp	x29, x30, [sp], #32
  40ae74:	ret
  40ae78:	stp	x29, x30, [sp, #-32]!
  40ae7c:	stp	x20, x19, [sp, #16]
  40ae80:	mov	x29, sp
  40ae84:	mov	x19, x1
  40ae88:	mov	x20, x0
  40ae8c:	bl	40ae0c <ferror@plt+0x6ddc>
  40ae90:	mov	x1, x20
  40ae94:	mov	x2, x19
  40ae98:	ldp	x20, x19, [sp, #16]
  40ae9c:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  40aea0:	add	x0, x0, #0x5bc
  40aea4:	ldp	x29, x30, [sp], #32
  40aea8:	b	40aeac <ferror@plt+0x6e7c>
  40aeac:	stp	x29, x30, [sp, #-48]!
  40aeb0:	str	x21, [sp, #16]
  40aeb4:	stp	x20, x19, [sp, #32]
  40aeb8:	mov	x21, x2
  40aebc:	mov	x19, x1
  40aec0:	mov	x20, x0
  40aec4:	mov	x29, sp
  40aec8:	cbz	x0, 40aed0 <ferror@plt+0x6ea0>
  40aecc:	bl	40afac <ferror@plt+0x6f7c>
  40aed0:	cbz	x21, 40aedc <ferror@plt+0x6eac>
  40aed4:	add	x19, x19, x21
  40aed8:	b	40af2c <ferror@plt+0x6efc>
  40aedc:	mov	w1, #0x7c                  	// #124
  40aee0:	mov	x0, x19
  40aee4:	bl	403ce0 <strchr@plt>
  40aee8:	cbz	x0, 40af2c <ferror@plt+0x6efc>
  40aeec:	mov	x21, x0
  40aef0:	mov	x0, x19
  40aef4:	bl	403550 <strlen@plt>
  40aef8:	add	x9, x0, #0x10
  40aefc:	mov	x8, sp
  40af00:	and	x9, x9, #0xfffffffffffffff0
  40af04:	sub	x0, x8, x9
  40af08:	mov	sp, x0
  40af0c:	mov	x1, x19
  40af10:	bl	403d70 <strcpy@plt>
  40af14:	sub	x8, x21, x19
  40af18:	mov	w9, #0x4                   	// #4
  40af1c:	strb	w9, [x0, x8]
  40af20:	cbz	x20, 40af28 <ferror@plt+0x6ef8>
  40af24:	bl	40afac <ferror@plt+0x6f7c>
  40af28:	add	x19, x21, #0x1
  40af2c:	mov	x0, x19
  40af30:	mov	sp, x29
  40af34:	ldp	x20, x19, [sp, #32]
  40af38:	ldr	x21, [sp, #16]
  40af3c:	ldp	x29, x30, [sp], #48
  40af40:	ret
  40af44:	stp	x29, x30, [sp, #-32]!
  40af48:	str	x19, [sp, #16]
  40af4c:	mov	x19, x1
  40af50:	cmp	x1, x0
  40af54:	mov	x29, sp
  40af58:	b.ne	40af70 <ferror@plt+0x6f40>  // b.any
  40af5c:	mov	w1, #0x7c                  	// #124
  40af60:	mov	x0, x19
  40af64:	bl	403ce0 <strchr@plt>
  40af68:	cbz	x0, 40af70 <ferror@plt+0x6f40>
  40af6c:	add	x19, x0, #0x1
  40af70:	mov	x0, x19
  40af74:	ldr	x19, [sp, #16]
  40af78:	ldp	x29, x30, [sp], #32
  40af7c:	ret
  40af80:	stp	x29, x30, [sp, #-32]!
  40af84:	str	x19, [sp, #16]
  40af88:	mov	x19, x2
  40af8c:	mov	x29, sp
  40af90:	cbz	x0, 40af9c <ferror@plt+0x6f6c>
  40af94:	bl	40afac <ferror@plt+0x6f7c>
  40af98:	bl	40afac <ferror@plt+0x6f7c>
  40af9c:	mov	x0, x19
  40afa0:	ldr	x19, [sp, #16]
  40afa4:	ldp	x29, x30, [sp], #32
  40afa8:	ret
  40afac:	stp	x29, x30, [sp, #-32]!
  40afb0:	str	x19, [sp, #16]
  40afb4:	dmb	ish
  40afb8:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  40afbc:	ldr	x8, [x19, #2544]
  40afc0:	mov	x29, sp
  40afc4:	cbnz	x8, 40afd8 <ferror@plt+0x6fa8>
  40afc8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40afcc:	add	x0, x0, #0x9f0
  40afd0:	bl	423590 <ferror@plt+0x1f560>
  40afd4:	cbnz	w0, 40aff0 <ferror@plt+0x6fc0>
  40afd8:	ldr	x8, [x19, #2544]
  40afdc:	ldr	x19, [sp, #16]
  40afe0:	cmp	x8, #0x1
  40afe4:	cset	w0, eq  // eq = none
  40afe8:	ldp	x29, x30, [sp], #32
  40afec:	ret
  40aff0:	mov	w0, #0x5                   	// #5
  40aff4:	mov	x1, xzr
  40aff8:	bl	404020 <setlocale@plt>
  40affc:	cmp	x0, #0x0
  40b000:	mov	w8, #0x1                   	// #1
  40b004:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40b008:	cinc	x1, x8, eq  // eq = none
  40b00c:	add	x0, x0, #0x9f0
  40b010:	bl	423638 <ferror@plt+0x1f608>
  40b014:	b	40afd8 <ferror@plt+0x6fa8>
  40b018:	stp	x29, x30, [sp, #-32]!
  40b01c:	str	x19, [sp, #16]
  40b020:	mov	x19, x1
  40b024:	mov	x29, sp
  40b028:	cbz	x0, 40b030 <ferror@plt+0x7000>
  40b02c:	bl	40afac <ferror@plt+0x6f7c>
  40b030:	mov	x0, x19
  40b034:	ldr	x19, [sp, #16]
  40b038:	ldp	x29, x30, [sp], #32
  40b03c:	ret
  40b040:	stp	x29, x30, [sp, #-48]!
  40b044:	str	x21, [sp, #16]
  40b048:	stp	x20, x19, [sp, #32]
  40b04c:	mov	x20, x3
  40b050:	mov	x19, x2
  40b054:	mov	x21, x1
  40b058:	mov	x29, sp
  40b05c:	cbz	x0, 40b064 <ferror@plt+0x7034>
  40b060:	bl	40afac <ferror@plt+0x6f7c>
  40b064:	cmp	x20, #0x1
  40b068:	csel	x0, x21, x19, eq  // eq = none
  40b06c:	ldp	x20, x19, [sp, #32]
  40b070:	ldr	x21, [sp, #16]
  40b074:	ldp	x29, x30, [sp], #48
  40b078:	ret
  40b07c:	mov	x2, xzr
  40b080:	mov	x3, xzr
  40b084:	b	40b088 <ferror@plt+0x7058>
  40b088:	stp	x29, x30, [sp, #-64]!
  40b08c:	stp	x22, x21, [sp, #32]
  40b090:	mov	x22, x0
  40b094:	mov	w0, #0x58                  	// #88
  40b098:	str	x23, [sp, #16]
  40b09c:	stp	x20, x19, [sp, #48]
  40b0a0:	mov	x29, sp
  40b0a4:	mov	x19, x3
  40b0a8:	mov	x20, x2
  40b0ac:	mov	x21, x1
  40b0b0:	bl	419ddc <ferror@plt+0x15dac>
  40b0b4:	adrp	x8, 438000 <ferror@plt+0x33fd0>
  40b0b8:	adrp	x10, 438000 <ferror@plt+0x33fd0>
  40b0bc:	ldr	q0, [x8, #2240]
  40b0c0:	ldr	d1, [x10, #2256]
  40b0c4:	adrp	x9, 40b000 <ferror@plt+0x6fd0>
  40b0c8:	add	x9, x9, #0x120
  40b0cc:	cmp	x22, #0x0
  40b0d0:	csel	x8, x9, x22, eq  // eq = none
  40b0d4:	mov	x23, x0
  40b0d8:	str	wzr, [x0, #16]
  40b0dc:	stp	x8, x21, [x0, #48]
  40b0e0:	str	q0, [x0]
  40b0e4:	str	d1, [x0, #64]
  40b0e8:	stp	x20, x19, [x0, #72]
  40b0ec:	mov	w0, #0x40                  	// #64
  40b0f0:	bl	411ca8 <ferror@plt+0xdc78>
  40b0f4:	str	x0, [x23, #24]
  40b0f8:	str	x0, [x23, #40]
  40b0fc:	mov	w0, #0x20                  	// #32
  40b100:	bl	411ca8 <ferror@plt+0xdc78>
  40b104:	str	x0, [x23, #32]
  40b108:	mov	x0, x23
  40b10c:	ldp	x20, x19, [sp, #48]
  40b110:	ldp	x22, x21, [sp, #32]
  40b114:	ldr	x23, [sp, #16]
  40b118:	ldp	x29, x30, [sp], #64
  40b11c:	ret
  40b120:	ret
  40b124:	cbz	x0, 40b144 <ferror@plt+0x7114>
  40b128:	cbz	x1, 40b160 <ferror@plt+0x7130>
  40b12c:	mov	w8, #0xffffffff            	// #-1
  40b130:	str	x1, [x0]
  40b134:	str	w8, [x0, #24]
  40b138:	ldr	w8, [x1, #68]
  40b13c:	str	w8, [x0, #32]
  40b140:	ret
  40b144:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b148:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b14c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  40b150:	add	x0, x0, #0xa7f
  40b154:	add	x1, x1, #0x8d8
  40b158:	add	x2, x2, #0xebc
  40b15c:	b	412a18 <ferror@plt+0xe9e8>
  40b160:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b164:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b168:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b16c:	add	x0, x0, #0xa7f
  40b170:	add	x1, x1, #0x8d8
  40b174:	add	x2, x2, #0x914
  40b178:	b	412a18 <ferror@plt+0xe9e8>
  40b17c:	stp	x29, x30, [sp, #-16]!
  40b180:	mov	x29, sp
  40b184:	cbz	x0, 40b21c <ferror@plt+0x71ec>
  40b188:	ldr	x8, [x0]
  40b18c:	ldr	w9, [x0, #32]
  40b190:	ldr	w10, [x8, #68]
  40b194:	cmp	w9, w10
  40b198:	b.ne	40b238 <ferror@plt+0x7208>  // b.any
  40b19c:	ldrsw	x10, [x0, #24]
  40b1a0:	ldr	w9, [x8]
  40b1a4:	cmp	w10, w9
  40b1a8:	b.ge	40b254 <ferror@plt+0x7224>  // b.tcont
  40b1ac:	sxtw	x11, w9
  40b1b0:	sub	x12, x11, #0x1
  40b1b4:	cmp	x12, x10
  40b1b8:	b.eq	40b208 <ferror@plt+0x71d8>  // b.none
  40b1bc:	ldr	x11, [x8, #32]
  40b1c0:	add	x11, x11, x10, lsl #2
  40b1c4:	ldr	w13, [x11, #4]
  40b1c8:	add	x11, x10, #0x1
  40b1cc:	mov	x10, x11
  40b1d0:	cmp	w13, #0x2
  40b1d4:	b.cc	40b1b4 <ferror@plt+0x7184>  // b.lo, b.ul, b.last
  40b1d8:	cbz	x1, 40b1e8 <ferror@plt+0x71b8>
  40b1dc:	ldr	x8, [x8, #24]
  40b1e0:	ldr	x8, [x8, x11, lsl #3]
  40b1e4:	str	x8, [x1]
  40b1e8:	cbz	x2, 40b1fc <ferror@plt+0x71cc>
  40b1ec:	ldr	x8, [x0]
  40b1f0:	ldr	x8, [x8, #40]
  40b1f4:	ldr	x8, [x8, x11, lsl #3]
  40b1f8:	str	x8, [x2]
  40b1fc:	mov	w8, #0x1                   	// #1
  40b200:	str	w11, [x0, #24]
  40b204:	b	40b210 <ferror@plt+0x71e0>
  40b208:	mov	w8, wzr
  40b20c:	str	w9, [x0, #24]
  40b210:	mov	w0, w8
  40b214:	ldp	x29, x30, [sp], #16
  40b218:	ret
  40b21c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b220:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b224:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  40b228:	add	x0, x0, #0xa7f
  40b22c:	add	x1, x1, #0x927
  40b230:	add	x2, x2, #0xebc
  40b234:	b	40b26c <ferror@plt+0x723c>
  40b238:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b23c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b240:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b244:	add	x0, x0, #0xa7f
  40b248:	add	x1, x1, #0x927
  40b24c:	add	x2, x2, #0x971
  40b250:	b	40b26c <ferror@plt+0x723c>
  40b254:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b258:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b25c:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b260:	add	x0, x0, #0xa7f
  40b264:	add	x1, x1, #0x927
  40b268:	add	x2, x2, #0x998
  40b26c:	bl	412a18 <ferror@plt+0xe9e8>
  40b270:	mov	w8, wzr
  40b274:	b	40b210 <ferror@plt+0x71e0>
  40b278:	stp	x29, x30, [sp, #-16]!
  40b27c:	mov	x29, sp
  40b280:	cbz	x0, 40b290 <ferror@plt+0x7260>
  40b284:	ldr	x0, [x0]
  40b288:	ldp	x29, x30, [sp], #16
  40b28c:	ret
  40b290:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b294:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b298:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  40b29c:	add	x0, x0, #0xa7f
  40b2a0:	add	x1, x1, #0x9bc
  40b2a4:	add	x2, x2, #0xebc
  40b2a8:	bl	412a18 <ferror@plt+0xe9e8>
  40b2ac:	mov	x0, xzr
  40b2b0:	b	40b288 <ferror@plt+0x7258>
  40b2b4:	mov	w1, #0x1                   	// #1
  40b2b8:	b	40b2bc <ferror@plt+0x728c>
  40b2bc:	stp	x29, x30, [sp, #-32]!
  40b2c0:	str	x19, [sp, #16]
  40b2c4:	mov	x29, sp
  40b2c8:	cbz	x0, 40b328 <ferror@plt+0x72f8>
  40b2cc:	mov	x19, x0
  40b2d0:	ldr	x0, [x0]
  40b2d4:	ldr	w8, [x19, #32]
  40b2d8:	ldr	w9, [x0, #68]
  40b2dc:	cmp	w8, w9
  40b2e0:	b.ne	40b344 <ferror@plt+0x7314>  // b.any
  40b2e4:	mov	w2, w1
  40b2e8:	ldr	w1, [x19, #24]
  40b2ec:	tbnz	w1, #31, 40b360 <ferror@plt+0x7330>
  40b2f0:	ldr	w8, [x0]
  40b2f4:	cmp	w1, w8
  40b2f8:	b.ge	40b37c <ferror@plt+0x734c>  // b.tcont
  40b2fc:	bl	40c6c8 <ferror@plt+0x8698>
  40b300:	ldr	w8, [x19, #32]
  40b304:	ldr	x9, [x19]
  40b308:	add	w8, w8, #0x1
  40b30c:	str	w8, [x19, #32]
  40b310:	ldr	w8, [x9, #68]
  40b314:	ldr	x19, [sp, #16]
  40b318:	add	w8, w8, #0x1
  40b31c:	str	w8, [x9, #68]
  40b320:	ldp	x29, x30, [sp], #32
  40b324:	ret
  40b328:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b32c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b330:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b334:	add	x0, x0, #0xa7f
  40b338:	add	x1, x1, #0xd9c
  40b33c:	add	x2, x2, #0xa36
  40b340:	b	40b394 <ferror@plt+0x7364>
  40b344:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b348:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b34c:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b350:	add	x0, x0, #0xa7f
  40b354:	add	x1, x1, #0xd9c
  40b358:	add	x2, x2, #0x971
  40b35c:	b	40b394 <ferror@plt+0x7364>
  40b360:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b364:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b368:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b36c:	add	x0, x0, #0xa7f
  40b370:	add	x1, x1, #0xd9c
  40b374:	add	x2, x2, #0xa41
  40b378:	b	40b394 <ferror@plt+0x7364>
  40b37c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b380:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b384:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b388:	add	x0, x0, #0xa7f
  40b38c:	add	x1, x1, #0xd9c
  40b390:	add	x2, x2, #0x998
  40b394:	ldr	x19, [sp, #16]
  40b398:	ldp	x29, x30, [sp], #32
  40b39c:	b	412a18 <ferror@plt+0xe9e8>
  40b3a0:	stp	x29, x30, [sp, #-32]!
  40b3a4:	str	x19, [sp, #16]
  40b3a8:	mov	x29, sp
  40b3ac:	cbz	x0, 40b420 <ferror@plt+0x73f0>
  40b3b0:	mov	x19, x0
  40b3b4:	ldr	x0, [x0]
  40b3b8:	ldr	w8, [x19, #32]
  40b3bc:	ldr	w9, [x0, #68]
  40b3c0:	cmp	w8, w9
  40b3c4:	b.ne	40b43c <ferror@plt+0x740c>  // b.any
  40b3c8:	mov	x4, x1
  40b3cc:	ldr	w1, [x19, #24]
  40b3d0:	tbnz	w1, #31, 40b458 <ferror@plt+0x7428>
  40b3d4:	ldr	w8, [x0]
  40b3d8:	cmp	w1, w8
  40b3dc:	b.ge	40b474 <ferror@plt+0x7444>  // b.tcont
  40b3e0:	ldp	x9, x8, [x0, #24]
  40b3e4:	mov	w5, #0x1                   	// #1
  40b3e8:	mov	w6, #0x1                   	// #1
  40b3ec:	ldr	w2, [x8, x1, lsl #2]
  40b3f0:	ldr	x3, [x9, x1, lsl #3]
  40b3f4:	bl	40b498 <ferror@plt+0x7468>
  40b3f8:	ldr	w8, [x19, #32]
  40b3fc:	ldr	x9, [x19]
  40b400:	add	w8, w8, #0x1
  40b404:	str	w8, [x19, #32]
  40b408:	ldr	w8, [x9, #68]
  40b40c:	ldr	x19, [sp, #16]
  40b410:	add	w8, w8, #0x1
  40b414:	str	w8, [x9, #68]
  40b418:	ldp	x29, x30, [sp], #32
  40b41c:	ret
  40b420:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b424:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b428:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b42c:	add	x0, x0, #0xa7f
  40b430:	add	x1, x1, #0x9fb
  40b434:	add	x2, x2, #0xa36
  40b438:	b	40b48c <ferror@plt+0x745c>
  40b43c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b440:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b444:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b448:	add	x0, x0, #0xa7f
  40b44c:	add	x1, x1, #0x9fb
  40b450:	add	x2, x2, #0x971
  40b454:	b	40b48c <ferror@plt+0x745c>
  40b458:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b45c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b460:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b464:	add	x0, x0, #0xa7f
  40b468:	add	x1, x1, #0x9fb
  40b46c:	add	x2, x2, #0xa41
  40b470:	b	40b48c <ferror@plt+0x745c>
  40b474:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b478:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b47c:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b480:	add	x0, x0, #0xa7f
  40b484:	add	x1, x1, #0x9fb
  40b488:	add	x2, x2, #0x998
  40b48c:	ldr	x19, [sp, #16]
  40b490:	ldp	x29, x30, [sp], #32
  40b494:	b	412a18 <ferror@plt+0xe9e8>
  40b498:	stp	x29, x30, [sp, #-80]!
  40b49c:	stp	x24, x23, [sp, #32]
  40b4a0:	stp	x22, x21, [sp, #48]
  40b4a4:	stp	x20, x19, [sp, #64]
  40b4a8:	ldr	x9, [x0, #32]
  40b4ac:	str	x25, [sp, #16]
  40b4b0:	mov	w22, w6
  40b4b4:	mov	x23, x4
  40b4b8:	ldr	w24, [x9, w1, uxtw #2]
  40b4bc:	mov	x20, x3
  40b4c0:	mov	x19, x0
  40b4c4:	mov	w25, w1
  40b4c8:	cmp	w24, #0x2
  40b4cc:	mov	x29, sp
  40b4d0:	b.cc	40b4f0 <ferror@plt+0x74c0>  // b.lo, b.ul, b.last
  40b4d4:	ldr	x8, [x19, #40]
  40b4d8:	ldr	x21, [x8, x25, lsl #3]
  40b4dc:	cbz	w5, 40b50c <ferror@plt+0x74dc>
  40b4e0:	ldr	x8, [x19, #24]
  40b4e4:	add	x9, x8, x25, lsl #3
  40b4e8:	ldr	x8, [x9]
  40b4ec:	b	40b504 <ferror@plt+0x74d4>
  40b4f0:	str	w2, [x9, x25, lsl #2]
  40b4f4:	ldr	x9, [x19, #24]
  40b4f8:	mov	x21, xzr
  40b4fc:	mov	x8, xzr
  40b500:	add	x9, x9, x25, lsl #3
  40b504:	str	x20, [x9]
  40b508:	mov	x20, x8
  40b50c:	ldr	x0, [x19, #24]
  40b510:	ldr	x8, [x19, #40]
  40b514:	cmp	x0, x8
  40b518:	b.ne	40b52c <ferror@plt+0x74fc>  // b.any
  40b51c:	ldr	x8, [x0, x25, lsl #3]
  40b520:	cmp	x8, x23
  40b524:	b.ne	40b5b8 <ferror@plt+0x7588>  // b.any
  40b528:	mov	x8, x0
  40b52c:	cmp	w24, #0x1
  40b530:	str	x23, [x8, x25, lsl #3]
  40b534:	b.ls	40b570 <ferror@plt+0x7540>  // b.plast
  40b538:	cbnz	w22, 40b54c <ferror@plt+0x751c>
  40b53c:	ldr	x8, [x19, #72]
  40b540:	cbz	x8, 40b54c <ferror@plt+0x751c>
  40b544:	mov	x0, x20
  40b548:	blr	x8
  40b54c:	ldr	x1, [x19, #80]
  40b550:	cbz	x1, 40b5a0 <ferror@plt+0x7570>
  40b554:	mov	x0, x21
  40b558:	ldp	x20, x19, [sp, #64]
  40b55c:	ldp	x22, x21, [sp, #48]
  40b560:	ldp	x24, x23, [sp, #32]
  40b564:	ldr	x25, [sp, #16]
  40b568:	ldp	x29, x30, [sp], #80
  40b56c:	br	x1
  40b570:	ldr	w8, [x19, #12]
  40b574:	add	w8, w8, #0x1
  40b578:	str	w8, [x19, #12]
  40b57c:	cbnz	w24, 40b594 <ferror@plt+0x7564>
  40b580:	ldr	w8, [x19, #16]
  40b584:	mov	x0, x19
  40b588:	add	w8, w8, #0x1
  40b58c:	str	w8, [x19, #16]
  40b590:	bl	40becc <ferror@plt+0x7e9c>
  40b594:	ldr	w8, [x19, #68]
  40b598:	add	w8, w8, #0x1
  40b59c:	str	w8, [x19, #68]
  40b5a0:	ldp	x20, x19, [sp, #64]
  40b5a4:	ldp	x22, x21, [sp, #48]
  40b5a8:	ldp	x24, x23, [sp, #32]
  40b5ac:	ldr	x25, [sp, #16]
  40b5b0:	ldp	x29, x30, [sp], #80
  40b5b4:	ret
  40b5b8:	ldr	w8, [x19]
  40b5bc:	lsl	w1, w8, #3
  40b5c0:	bl	41c078 <ferror@plt+0x18048>
  40b5c4:	mov	x8, x0
  40b5c8:	str	x0, [x19, #40]
  40b5cc:	b	40b52c <ferror@plt+0x74fc>
  40b5d0:	mov	w1, wzr
  40b5d4:	b	40b2bc <ferror@plt+0x728c>
  40b5d8:	stp	x29, x30, [sp, #-32]!
  40b5dc:	str	x19, [sp, #16]
  40b5e0:	mov	x19, x0
  40b5e4:	mov	x29, sp
  40b5e8:	cbz	x0, 40b610 <ferror@plt+0x75e0>
  40b5ec:	add	x8, x19, #0x40
  40b5f0:	ldaxr	w9, [x8]
  40b5f4:	add	w9, w9, #0x1
  40b5f8:	stlxr	w10, w9, [x8]
  40b5fc:	cbnz	w10, 40b5f0 <ferror@plt+0x75c0>
  40b600:	mov	x0, x19
  40b604:	ldr	x19, [sp, #16]
  40b608:	ldp	x29, x30, [sp], #32
  40b60c:	ret
  40b610:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b614:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b618:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b61c:	add	x0, x0, #0xa7f
  40b620:	add	x1, x1, #0xa53
  40b624:	add	x2, x2, #0x914
  40b628:	bl	412a18 <ferror@plt+0xe9e8>
  40b62c:	b	40b600 <ferror@plt+0x75d0>
  40b630:	stp	x29, x30, [sp, #-32]!
  40b634:	str	x19, [sp, #16]
  40b638:	mov	x29, sp
  40b63c:	cbz	x0, 40b6b0 <ferror@plt+0x7680>
  40b640:	mov	x19, x0
  40b644:	add	x8, x0, #0x40
  40b648:	ldaxr	w9, [x8]
  40b64c:	subs	w9, w9, #0x1
  40b650:	stlxr	w10, w9, [x8]
  40b654:	cbnz	w10, 40b648 <ferror@plt+0x7618>
  40b658:	b.ne	40b6a4 <ferror@plt+0x7674>  // b.any
  40b65c:	mov	w1, #0x1                   	// #1
  40b660:	mov	x0, x19
  40b664:	bl	40b6d4 <ferror@plt+0x76a4>
  40b668:	ldr	x0, [x19, #24]
  40b66c:	ldr	x8, [x19, #40]
  40b670:	cmp	x0, x8
  40b674:	b.eq	40b684 <ferror@plt+0x7654>  // b.none
  40b678:	mov	x0, x8
  40b67c:	bl	411d58 <ferror@plt+0xdd28>
  40b680:	ldr	x0, [x19, #24]
  40b684:	bl	411d58 <ferror@plt+0xdd28>
  40b688:	ldr	x0, [x19, #32]
  40b68c:	bl	411d58 <ferror@plt+0xdd28>
  40b690:	mov	x1, x19
  40b694:	ldr	x19, [sp, #16]
  40b698:	mov	w0, #0x58                  	// #88
  40b69c:	ldp	x29, x30, [sp], #32
  40b6a0:	b	41a7a0 <ferror@plt+0x16770>
  40b6a4:	ldr	x19, [sp, #16]
  40b6a8:	ldp	x29, x30, [sp], #32
  40b6ac:	ret
  40b6b0:	ldr	x19, [sp, #16]
  40b6b4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b6b8:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b6bc:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b6c0:	add	x0, x0, #0xa7f
  40b6c4:	add	x1, x1, #0xa7e
  40b6c8:	add	x2, x2, #0x914
  40b6cc:	ldp	x29, x30, [sp], #32
  40b6d0:	b	412a18 <ferror@plt+0xe9e8>
  40b6d4:	stp	x29, x30, [sp, #-48]!
  40b6d8:	stp	x20, x19, [sp, #32]
  40b6dc:	mov	x19, x0
  40b6e0:	str	x21, [sp, #16]
  40b6e4:	mov	x29, sp
  40b6e8:	stp	wzr, wzr, [x0, #12]
  40b6ec:	cbz	w1, 40b78c <ferror@plt+0x775c>
  40b6f0:	ldr	x8, [x19, #72]
  40b6f4:	cbnz	x8, 40b700 <ferror@plt+0x76d0>
  40b6f8:	ldr	x8, [x19, #80]
  40b6fc:	cbz	x8, 40b78c <ferror@plt+0x775c>
  40b700:	ldr	w8, [x19]
  40b704:	cmp	w8, #0x1
  40b708:	b.lt	40b77c <ferror@plt+0x774c>  // b.tstop
  40b70c:	mov	x21, xzr
  40b710:	ldr	x8, [x19, #32]
  40b714:	ldr	w9, [x8, x21, lsl #2]
  40b718:	cmp	w9, #0x2
  40b71c:	b.cc	40b760 <ferror@plt+0x7730>  // b.lo, b.ul, b.last
  40b720:	ldr	x9, [x19, #24]
  40b724:	ldr	x10, [x19, #40]
  40b728:	ldr	x0, [x9, x21, lsl #3]
  40b72c:	ldr	x20, [x10, x21, lsl #3]
  40b730:	str	wzr, [x8, x21, lsl #2]
  40b734:	str	xzr, [x9, x21, lsl #3]
  40b738:	ldr	x8, [x19, #40]
  40b73c:	str	xzr, [x8, x21, lsl #3]
  40b740:	ldr	x8, [x19, #72]
  40b744:	cbz	x8, 40b74c <ferror@plt+0x771c>
  40b748:	blr	x8
  40b74c:	ldr	x8, [x19, #80]
  40b750:	cbz	x8, 40b76c <ferror@plt+0x773c>
  40b754:	mov	x0, x20
  40b758:	blr	x8
  40b75c:	b	40b76c <ferror@plt+0x773c>
  40b760:	cmp	w9, #0x1
  40b764:	b.ne	40b76c <ferror@plt+0x773c>  // b.any
  40b768:	str	wzr, [x8, x21, lsl #2]
  40b76c:	ldrsw	x8, [x19]
  40b770:	add	x21, x21, #0x1
  40b774:	cmp	x21, x8
  40b778:	b.lt	40b710 <ferror@plt+0x76e0>  // b.tstop
  40b77c:	ldp	x20, x19, [sp, #32]
  40b780:	ldr	x21, [sp, #16]
  40b784:	ldp	x29, x30, [sp], #48
  40b788:	ret
  40b78c:	ldrsw	x8, [x19]
  40b790:	ldr	x0, [x19, #32]
  40b794:	mov	w1, wzr
  40b798:	lsl	x2, x8, #2
  40b79c:	bl	403900 <memset@plt>
  40b7a0:	ldrsw	x8, [x19]
  40b7a4:	ldr	x0, [x19, #24]
  40b7a8:	mov	w1, wzr
  40b7ac:	lsl	x2, x8, #3
  40b7b0:	bl	403900 <memset@plt>
  40b7b4:	ldrsw	x8, [x19]
  40b7b8:	ldr	x0, [x19, #40]
  40b7bc:	ldp	x20, x19, [sp, #32]
  40b7c0:	ldr	x21, [sp, #16]
  40b7c4:	lsl	x2, x8, #3
  40b7c8:	mov	w1, wzr
  40b7cc:	ldp	x29, x30, [sp], #48
  40b7d0:	b	403900 <memset@plt>
  40b7d4:	cbz	x0, 40b7fc <ferror@plt+0x77cc>
  40b7d8:	stp	x29, x30, [sp, #-32]!
  40b7dc:	str	x19, [sp, #16]
  40b7e0:	mov	x29, sp
  40b7e4:	mov	x19, x0
  40b7e8:	bl	40b818 <ferror@plt+0x77e8>
  40b7ec:	mov	x0, x19
  40b7f0:	ldr	x19, [sp, #16]
  40b7f4:	ldp	x29, x30, [sp], #32
  40b7f8:	b	40b630 <ferror@plt+0x7600>
  40b7fc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b800:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b804:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b808:	add	x0, x0, #0xa7f
  40b80c:	add	x1, x1, #0xaa4
  40b810:	add	x2, x2, #0x914
  40b814:	b	412a18 <ferror@plt+0xe9e8>
  40b818:	cbz	x0, 40b85c <ferror@plt+0x782c>
  40b81c:	stp	x29, x30, [sp, #-32]!
  40b820:	ldr	w8, [x0, #12]
  40b824:	str	x19, [sp, #16]
  40b828:	mov	x19, x0
  40b82c:	mov	x29, sp
  40b830:	cbz	w8, 40b840 <ferror@plt+0x7810>
  40b834:	ldr	w8, [x19, #68]
  40b838:	add	w8, w8, #0x1
  40b83c:	str	w8, [x19, #68]
  40b840:	mov	w1, #0x1                   	// #1
  40b844:	mov	x0, x19
  40b848:	bl	40b6d4 <ferror@plt+0x76a4>
  40b84c:	mov	x0, x19
  40b850:	ldr	x19, [sp, #16]
  40b854:	ldp	x29, x30, [sp], #32
  40b858:	b	40becc <ferror@plt+0x7e9c>
  40b85c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b860:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b864:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b868:	add	x0, x0, #0xa7f
  40b86c:	add	x1, x1, #0xb9d
  40b870:	add	x2, x2, #0x914
  40b874:	b	412a18 <ferror@plt+0xe9e8>
  40b878:	stp	x29, x30, [sp, #-80]!
  40b87c:	str	x25, [sp, #16]
  40b880:	stp	x24, x23, [sp, #32]
  40b884:	stp	x22, x21, [sp, #48]
  40b888:	stp	x20, x19, [sp, #64]
  40b88c:	mov	x29, sp
  40b890:	cbz	x0, 40b96c <ferror@plt+0x793c>
  40b894:	ldr	x8, [x0, #48]
  40b898:	mov	x19, x0
  40b89c:	mov	x0, x1
  40b8a0:	mov	x20, x1
  40b8a4:	blr	x8
  40b8a8:	ldr	w9, [x19, #4]
  40b8ac:	cmp	w0, #0x2
  40b8b0:	mov	w10, #0x2                   	// #2
  40b8b4:	ldr	x8, [x19, #32]
  40b8b8:	csel	w24, w0, w10, hi  // hi = pmore
  40b8bc:	udiv	w10, w24, w9
  40b8c0:	msub	w21, w10, w9, w24
  40b8c4:	ldr	w9, [x8, w21, uxtw #2]
  40b8c8:	cbz	w9, 40b94c <ferror@plt+0x791c>
  40b8cc:	mov	w23, wzr
  40b8d0:	mov	w22, wzr
  40b8d4:	mov	w25, #0x1                   	// #1
  40b8d8:	cmp	w9, w24
  40b8dc:	b.ne	40b904 <ferror@plt+0x78d4>  // b.any
  40b8e0:	ldr	x10, [x19, #24]
  40b8e4:	ldr	x9, [x19, #56]
  40b8e8:	ldr	x0, [x10, w21, uxtw #3]
  40b8ec:	cbz	x9, 40b928 <ferror@plt+0x78f8>
  40b8f0:	mov	x1, x20
  40b8f4:	blr	x9
  40b8f8:	ldr	x8, [x19, #32]
  40b8fc:	cbz	w0, 40b930 <ferror@plt+0x7900>
  40b900:	b	40b94c <ferror@plt+0x791c>
  40b904:	cmp	w9, #0x1
  40b908:	cset	w9, ne  // ne = any
  40b90c:	cmp	w23, #0x0
  40b910:	cset	w10, ne  // ne = any
  40b914:	orr	w9, w9, w10
  40b918:	cmp	w9, #0x0
  40b91c:	csel	w22, w22, w21, ne  // ne = any
  40b920:	csinc	w23, w23, wzr, ne  // ne = any
  40b924:	b	40b930 <ferror@plt+0x7900>
  40b928:	cmp	x0, x20
  40b92c:	b.eq	40b94c <ferror@plt+0x791c>  // b.none
  40b930:	ldr	w9, [x19, #8]
  40b934:	add	w10, w21, w25
  40b938:	add	w25, w25, #0x1
  40b93c:	and	w21, w9, w10
  40b940:	ldr	w9, [x8, w21, uxtw #2]
  40b944:	cbnz	w9, 40b8d8 <ferror@plt+0x78a8>
  40b948:	cbnz	w23, 40b950 <ferror@plt+0x7920>
  40b94c:	mov	w22, w21
  40b950:	ldr	w8, [x8, w22, uxtw #2]
  40b954:	cmp	w8, #0x2
  40b958:	b.cc	40b988 <ferror@plt+0x7958>  // b.lo, b.ul, b.last
  40b95c:	ldr	x8, [x19, #40]
  40b960:	mov	w9, w22
  40b964:	ldr	x0, [x8, x9, lsl #3]
  40b968:	b	40b98c <ferror@plt+0x795c>
  40b96c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40b970:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40b974:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40b978:	add	x0, x0, #0xa7f
  40b97c:	add	x1, x1, #0xacc
  40b980:	add	x2, x2, #0x914
  40b984:	bl	412a18 <ferror@plt+0xe9e8>
  40b988:	mov	x0, xzr
  40b98c:	ldp	x20, x19, [sp, #64]
  40b990:	ldp	x22, x21, [sp, #48]
  40b994:	ldp	x24, x23, [sp, #32]
  40b998:	ldr	x25, [sp, #16]
  40b99c:	ldp	x29, x30, [sp], #80
  40b9a0:	ret
  40b9a4:	stp	x29, x30, [sp, #-96]!
  40b9a8:	str	x27, [sp, #16]
  40b9ac:	stp	x26, x25, [sp, #32]
  40b9b0:	stp	x24, x23, [sp, #48]
  40b9b4:	stp	x22, x21, [sp, #64]
  40b9b8:	stp	x20, x19, [sp, #80]
  40b9bc:	mov	x29, sp
  40b9c0:	cbz	x0, 40bac0 <ferror@plt+0x7a90>
  40b9c4:	ldr	x8, [x0, #48]
  40b9c8:	mov	x20, x0
  40b9cc:	mov	x0, x1
  40b9d0:	mov	x19, x3
  40b9d4:	mov	x21, x2
  40b9d8:	mov	x22, x1
  40b9dc:	blr	x8
  40b9e0:	ldr	w9, [x20, #4]
  40b9e4:	cmp	w0, #0x2
  40b9e8:	mov	w10, #0x2                   	// #2
  40b9ec:	ldr	x8, [x20, #32]
  40b9f0:	csel	w26, w0, w10, hi  // hi = pmore
  40b9f4:	udiv	w10, w26, w9
  40b9f8:	msub	w23, w10, w9, w26
  40b9fc:	ldr	w9, [x8, w23, uxtw #2]
  40ba00:	cbz	w9, 40ba84 <ferror@plt+0x7a54>
  40ba04:	mov	w25, wzr
  40ba08:	mov	w24, wzr
  40ba0c:	mov	w27, #0x1                   	// #1
  40ba10:	cmp	w9, w26
  40ba14:	b.ne	40ba3c <ferror@plt+0x7a0c>  // b.any
  40ba18:	ldr	x10, [x20, #24]
  40ba1c:	ldr	x9, [x20, #56]
  40ba20:	ldr	x0, [x10, w23, uxtw #3]
  40ba24:	cbz	x9, 40ba60 <ferror@plt+0x7a30>
  40ba28:	mov	x1, x22
  40ba2c:	blr	x9
  40ba30:	ldr	x8, [x20, #32]
  40ba34:	cbz	w0, 40ba68 <ferror@plt+0x7a38>
  40ba38:	b	40ba84 <ferror@plt+0x7a54>
  40ba3c:	cmp	w9, #0x1
  40ba40:	cset	w9, ne  // ne = any
  40ba44:	cmp	w25, #0x0
  40ba48:	cset	w10, ne  // ne = any
  40ba4c:	orr	w9, w9, w10
  40ba50:	cmp	w9, #0x0
  40ba54:	csel	w24, w24, w23, ne  // ne = any
  40ba58:	csinc	w25, w25, wzr, ne  // ne = any
  40ba5c:	b	40ba68 <ferror@plt+0x7a38>
  40ba60:	cmp	x0, x22
  40ba64:	b.eq	40ba84 <ferror@plt+0x7a54>  // b.none
  40ba68:	ldr	w9, [x20, #8]
  40ba6c:	add	w10, w23, w27
  40ba70:	add	w27, w27, #0x1
  40ba74:	and	w23, w9, w10
  40ba78:	ldr	w9, [x8, w23, uxtw #2]
  40ba7c:	cbnz	w9, 40ba10 <ferror@plt+0x79e0>
  40ba80:	cbnz	w25, 40ba88 <ferror@plt+0x7a58>
  40ba84:	mov	w24, w23
  40ba88:	ldr	w8, [x8, w24, uxtw #2]
  40ba8c:	cmp	w8, #0x2
  40ba90:	b.cc	40badc <ferror@plt+0x7aac>  // b.lo, b.ul, b.last
  40ba94:	mov	w8, w24
  40ba98:	cbz	x21, 40baa8 <ferror@plt+0x7a78>
  40ba9c:	ldr	x9, [x20, #24]
  40baa0:	ldr	x9, [x9, x8, lsl #3]
  40baa4:	str	x9, [x21]
  40baa8:	cbz	x19, 40bab8 <ferror@plt+0x7a88>
  40baac:	ldr	x9, [x20, #40]
  40bab0:	ldr	x8, [x9, x8, lsl #3]
  40bab4:	str	x8, [x19]
  40bab8:	mov	w0, #0x1                   	// #1
  40babc:	b	40bae0 <ferror@plt+0x7ab0>
  40bac0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40bac4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40bac8:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40bacc:	add	x0, x0, #0xa7f
  40bad0:	add	x1, x1, #0xb06
  40bad4:	add	x2, x2, #0x914
  40bad8:	bl	412a18 <ferror@plt+0xe9e8>
  40badc:	mov	w0, wzr
  40bae0:	ldp	x20, x19, [sp, #80]
  40bae4:	ldp	x22, x21, [sp, #64]
  40bae8:	ldp	x24, x23, [sp, #48]
  40baec:	ldp	x26, x25, [sp, #32]
  40baf0:	ldr	x27, [sp, #16]
  40baf4:	ldp	x29, x30, [sp], #96
  40baf8:	ret
  40bafc:	mov	w3, wzr
  40bb00:	b	40bb04 <ferror@plt+0x7ad4>
  40bb04:	cbz	x0, 40bc20 <ferror@plt+0x7bf0>
  40bb08:	stp	x29, x30, [sp, #-96]!
  40bb0c:	stp	x26, x25, [sp, #32]
  40bb10:	stp	x24, x23, [sp, #48]
  40bb14:	stp	x22, x21, [sp, #64]
  40bb18:	stp	x20, x19, [sp, #80]
  40bb1c:	ldr	x8, [x0, #48]
  40bb20:	mov	x22, x0
  40bb24:	mov	x0, x1
  40bb28:	str	x27, [sp, #16]
  40bb2c:	mov	x29, sp
  40bb30:	mov	w19, w3
  40bb34:	mov	x20, x2
  40bb38:	mov	x21, x1
  40bb3c:	blr	x8
  40bb40:	ldr	w9, [x22, #4]
  40bb44:	cmp	w0, #0x2
  40bb48:	mov	w10, #0x2                   	// #2
  40bb4c:	ldr	x8, [x22, #32]
  40bb50:	csel	w23, w0, w10, hi  // hi = pmore
  40bb54:	udiv	w10, w23, w9
  40bb58:	msub	w25, w10, w9, w23
  40bb5c:	ldr	w9, [x8, w25, uxtw #2]
  40bb60:	cbz	w9, 40bbe4 <ferror@plt+0x7bb4>
  40bb64:	mov	w26, wzr
  40bb68:	mov	w24, wzr
  40bb6c:	mov	w27, #0x1                   	// #1
  40bb70:	cmp	w9, w23
  40bb74:	b.ne	40bb9c <ferror@plt+0x7b6c>  // b.any
  40bb78:	ldr	x10, [x22, #24]
  40bb7c:	ldr	x9, [x22, #56]
  40bb80:	ldr	x0, [x10, w25, uxtw #3]
  40bb84:	cbz	x9, 40bbc0 <ferror@plt+0x7b90>
  40bb88:	mov	x1, x21
  40bb8c:	blr	x9
  40bb90:	cbnz	w0, 40bbe4 <ferror@plt+0x7bb4>
  40bb94:	ldr	x8, [x22, #32]
  40bb98:	b	40bbc8 <ferror@plt+0x7b98>
  40bb9c:	cmp	w9, #0x1
  40bba0:	cset	w9, ne  // ne = any
  40bba4:	cmp	w26, #0x0
  40bba8:	cset	w10, ne  // ne = any
  40bbac:	orr	w9, w9, w10
  40bbb0:	cmp	w9, #0x0
  40bbb4:	csel	w24, w24, w25, ne  // ne = any
  40bbb8:	csinc	w26, w26, wzr, ne  // ne = any
  40bbbc:	b	40bbc8 <ferror@plt+0x7b98>
  40bbc0:	cmp	x0, x21
  40bbc4:	b.eq	40bbe4 <ferror@plt+0x7bb4>  // b.none
  40bbc8:	ldr	w9, [x22, #8]
  40bbcc:	add	w10, w25, w27
  40bbd0:	add	w27, w27, #0x1
  40bbd4:	and	w25, w9, w10
  40bbd8:	ldr	w9, [x8, w25, uxtw #2]
  40bbdc:	cbnz	w9, 40bb70 <ferror@plt+0x7b40>
  40bbe0:	cbnz	w26, 40bbe8 <ferror@plt+0x7bb8>
  40bbe4:	mov	w24, w25
  40bbe8:	mov	x0, x22
  40bbec:	mov	w1, w24
  40bbf0:	mov	w2, w23
  40bbf4:	mov	x3, x21
  40bbf8:	mov	x4, x20
  40bbfc:	mov	w5, w19
  40bc00:	ldp	x20, x19, [sp, #80]
  40bc04:	ldp	x22, x21, [sp, #64]
  40bc08:	ldp	x24, x23, [sp, #48]
  40bc0c:	ldp	x26, x25, [sp, #32]
  40bc10:	ldr	x27, [sp, #16]
  40bc14:	mov	w6, wzr
  40bc18:	ldp	x29, x30, [sp], #96
  40bc1c:	b	40b498 <ferror@plt+0x7468>
  40bc20:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40bc24:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40bc28:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40bc2c:	add	x0, x0, #0xa7f
  40bc30:	add	x1, x1, #0xdcc
  40bc34:	add	x2, x2, #0x914
  40bc38:	b	412a18 <ferror@plt+0xe9e8>
  40bc3c:	mov	w3, #0x1                   	// #1
  40bc40:	b	40bb04 <ferror@plt+0x7ad4>
  40bc44:	mov	w3, #0x1                   	// #1
  40bc48:	mov	x2, x1
  40bc4c:	b	40bb04 <ferror@plt+0x7ad4>
  40bc50:	stp	x29, x30, [sp, #-80]!
  40bc54:	str	x25, [sp, #16]
  40bc58:	stp	x24, x23, [sp, #32]
  40bc5c:	stp	x22, x21, [sp, #48]
  40bc60:	stp	x20, x19, [sp, #64]
  40bc64:	mov	x29, sp
  40bc68:	cbz	x0, 40bd4c <ferror@plt+0x7d1c>
  40bc6c:	ldr	x8, [x0, #48]
  40bc70:	mov	x20, x0
  40bc74:	mov	x0, x1
  40bc78:	mov	x19, x1
  40bc7c:	blr	x8
  40bc80:	ldr	w9, [x20, #4]
  40bc84:	cmp	w0, #0x2
  40bc88:	mov	w10, #0x2                   	// #2
  40bc8c:	ldr	x8, [x20, #32]
  40bc90:	csel	w24, w0, w10, hi  // hi = pmore
  40bc94:	udiv	w10, w24, w9
  40bc98:	msub	w21, w10, w9, w24
  40bc9c:	ldr	w9, [x8, w21, uxtw #2]
  40bca0:	cbz	w9, 40bd24 <ferror@plt+0x7cf4>
  40bca4:	mov	w23, wzr
  40bca8:	mov	w22, wzr
  40bcac:	mov	w25, #0x1                   	// #1
  40bcb0:	cmp	w9, w24
  40bcb4:	b.ne	40bcdc <ferror@plt+0x7cac>  // b.any
  40bcb8:	ldr	x10, [x20, #24]
  40bcbc:	ldr	x9, [x20, #56]
  40bcc0:	ldr	x0, [x10, w21, uxtw #3]
  40bcc4:	cbz	x9, 40bd00 <ferror@plt+0x7cd0>
  40bcc8:	mov	x1, x19
  40bccc:	blr	x9
  40bcd0:	ldr	x8, [x20, #32]
  40bcd4:	cbz	w0, 40bd08 <ferror@plt+0x7cd8>
  40bcd8:	b	40bd24 <ferror@plt+0x7cf4>
  40bcdc:	cmp	w9, #0x1
  40bce0:	cset	w9, ne  // ne = any
  40bce4:	cmp	w23, #0x0
  40bce8:	cset	w10, ne  // ne = any
  40bcec:	orr	w9, w9, w10
  40bcf0:	cmp	w9, #0x0
  40bcf4:	csel	w22, w22, w21, ne  // ne = any
  40bcf8:	csinc	w23, w23, wzr, ne  // ne = any
  40bcfc:	b	40bd08 <ferror@plt+0x7cd8>
  40bd00:	cmp	x0, x19
  40bd04:	b.eq	40bd24 <ferror@plt+0x7cf4>  // b.none
  40bd08:	ldr	w9, [x20, #8]
  40bd0c:	add	w10, w21, w25
  40bd10:	add	w25, w25, #0x1
  40bd14:	and	w21, w9, w10
  40bd18:	ldr	w9, [x8, w21, uxtw #2]
  40bd1c:	cbnz	w9, 40bcb0 <ferror@plt+0x7c80>
  40bd20:	cbnz	w23, 40bd28 <ferror@plt+0x7cf8>
  40bd24:	mov	w22, w21
  40bd28:	ldr	w8, [x8, w22, uxtw #2]
  40bd2c:	cmp	w8, #0x1
  40bd30:	cset	w0, hi  // hi = pmore
  40bd34:	ldp	x20, x19, [sp, #64]
  40bd38:	ldp	x22, x21, [sp, #48]
  40bd3c:	ldp	x24, x23, [sp, #32]
  40bd40:	ldr	x25, [sp, #16]
  40bd44:	ldp	x29, x30, [sp], #80
  40bd48:	ret
  40bd4c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40bd50:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40bd54:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40bd58:	add	x0, x0, #0xa7f
  40bd5c:	add	x1, x1, #0xb61
  40bd60:	add	x2, x2, #0x914
  40bd64:	bl	412a18 <ferror@plt+0xe9e8>
  40bd68:	mov	w0, wzr
  40bd6c:	b	40bd34 <ferror@plt+0x7d04>
  40bd70:	mov	w2, #0x1                   	// #1
  40bd74:	b	40bd78 <ferror@plt+0x7d48>
  40bd78:	stp	x29, x30, [sp, #-80]!
  40bd7c:	stp	x26, x25, [sp, #16]
  40bd80:	stp	x24, x23, [sp, #32]
  40bd84:	stp	x22, x21, [sp, #48]
  40bd88:	stp	x20, x19, [sp, #64]
  40bd8c:	mov	x29, sp
  40bd90:	cbz	x0, 40be8c <ferror@plt+0x7e5c>
  40bd94:	ldr	x8, [x0, #48]
  40bd98:	mov	x19, x0
  40bd9c:	mov	x0, x1
  40bda0:	mov	w20, w2
  40bda4:	mov	x21, x1
  40bda8:	blr	x8
  40bdac:	ldr	w9, [x19, #4]
  40bdb0:	cmp	w0, #0x2
  40bdb4:	mov	w10, #0x2                   	// #2
  40bdb8:	ldr	x8, [x19, #32]
  40bdbc:	csel	w25, w0, w10, hi  // hi = pmore
  40bdc0:	udiv	w10, w25, w9
  40bdc4:	msub	w23, w10, w9, w25
  40bdc8:	ldr	w9, [x8, w23, uxtw #2]
  40bdcc:	cbz	w9, 40be50 <ferror@plt+0x7e20>
  40bdd0:	mov	w24, wzr
  40bdd4:	mov	w22, wzr
  40bdd8:	mov	w26, #0x1                   	// #1
  40bddc:	cmp	w9, w25
  40bde0:	b.ne	40be08 <ferror@plt+0x7dd8>  // b.any
  40bde4:	ldr	x10, [x19, #24]
  40bde8:	ldr	x9, [x19, #56]
  40bdec:	ldr	x0, [x10, w23, uxtw #3]
  40bdf0:	cbz	x9, 40be2c <ferror@plt+0x7dfc>
  40bdf4:	mov	x1, x21
  40bdf8:	blr	x9
  40bdfc:	ldr	x8, [x19, #32]
  40be00:	cbz	w0, 40be34 <ferror@plt+0x7e04>
  40be04:	b	40be50 <ferror@plt+0x7e20>
  40be08:	cmp	w9, #0x1
  40be0c:	cset	w9, ne  // ne = any
  40be10:	cmp	w24, #0x0
  40be14:	cset	w10, ne  // ne = any
  40be18:	orr	w9, w9, w10
  40be1c:	cmp	w9, #0x0
  40be20:	csel	w22, w22, w23, ne  // ne = any
  40be24:	csinc	w24, w24, wzr, ne  // ne = any
  40be28:	b	40be34 <ferror@plt+0x7e04>
  40be2c:	cmp	x0, x21
  40be30:	b.eq	40be50 <ferror@plt+0x7e20>  // b.none
  40be34:	ldr	w9, [x19, #8]
  40be38:	add	w10, w23, w26
  40be3c:	add	w26, w26, #0x1
  40be40:	and	w23, w9, w10
  40be44:	ldr	w9, [x8, w23, uxtw #2]
  40be48:	cbnz	w9, 40bddc <ferror@plt+0x7dac>
  40be4c:	cbnz	w24, 40be54 <ferror@plt+0x7e24>
  40be50:	mov	w22, w23
  40be54:	ldr	w8, [x8, w22, uxtw #2]
  40be58:	cmp	w8, #0x2
  40be5c:	b.cc	40bea8 <ferror@plt+0x7e78>  // b.lo, b.ul, b.last
  40be60:	mov	x0, x19
  40be64:	mov	w1, w22
  40be68:	mov	w2, w20
  40be6c:	bl	40c6c8 <ferror@plt+0x8698>
  40be70:	mov	x0, x19
  40be74:	bl	40becc <ferror@plt+0x7e9c>
  40be78:	ldr	w8, [x19, #68]
  40be7c:	mov	w0, #0x1                   	// #1
  40be80:	add	w8, w8, #0x1
  40be84:	str	w8, [x19, #68]
  40be88:	b	40beac <ferror@plt+0x7e7c>
  40be8c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40be90:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40be94:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40be98:	add	x0, x0, #0xa7f
  40be9c:	add	x1, x1, #0xe1a
  40bea0:	add	x2, x2, #0x914
  40bea4:	bl	412a18 <ferror@plt+0xe9e8>
  40bea8:	mov	w0, wzr
  40beac:	ldp	x20, x19, [sp, #64]
  40beb0:	ldp	x22, x21, [sp, #48]
  40beb4:	ldp	x24, x23, [sp, #32]
  40beb8:	ldp	x26, x25, [sp, #16]
  40bebc:	ldp	x29, x30, [sp], #80
  40bec0:	ret
  40bec4:	mov	w2, wzr
  40bec8:	b	40bd78 <ferror@plt+0x7d48>
  40becc:	stp	x29, x30, [sp, #-64]!
  40bed0:	stp	x22, x21, [sp, #32]
  40bed4:	stp	x20, x19, [sp, #48]
  40bed8:	str	x23, [sp, #16]
  40bedc:	ldr	w23, [x0]
  40bee0:	ldp	w8, w9, [x0, #12]
  40bee4:	mov	x19, x0
  40bee8:	mov	x29, sp
  40beec:	cmp	w23, #0x9
  40bef0:	b.lt	40bf00 <ferror@plt+0x7ed0>  // b.tstop
  40bef4:	lsl	w10, w8, #2
  40bef8:	cmp	w23, w10
  40befc:	b.gt	40bf18 <ferror@plt+0x7ee8>
  40bf00:	add	w10, w9, #0xf
  40bf04:	cmp	w9, #0x0
  40bf08:	csel	w10, w10, w9, lt  // lt = tstop
  40bf0c:	add	w9, w9, w10, asr #4
  40bf10:	cmp	w23, w9
  40bf14:	b.gt	40c07c <ferror@plt+0x804c>
  40bf18:	cbz	w8, 40bf40 <ferror@plt+0x7f10>
  40bf1c:	lsl	w9, w8, #1
  40bf20:	mov	w8, #0xffffffff            	// #-1
  40bf24:	asr	w9, w9, #1
  40bf28:	add	w8, w8, #0x1
  40bf2c:	cbnz	w9, 40bf24 <ferror@plt+0x7ef4>
  40bf30:	cmp	w8, #0x3
  40bf34:	mov	w9, #0x3                   	// #3
  40bf38:	csinc	w8, w9, w8, cc  // cc = lo, ul, last
  40bf3c:	b	40bf44 <ferror@plt+0x7f14>
  40bf40:	mov	w8, #0x3                   	// #3
  40bf44:	adrp	x10, 438000 <ferror@plt+0x33fd0>
  40bf48:	add	x10, x10, #0xec0
  40bf4c:	ldr	w11, [x10, w8, uxtw #2]
  40bf50:	mov	w10, #0x1                   	// #1
  40bf54:	mov	w9, wzr
  40bf58:	lsl	w10, w10, w8
  40bf5c:	stp	w10, w11, [x19]
  40bf60:	mov	w11, w9
  40bf64:	mov	w9, #0x1                   	// #1
  40bf68:	subs	w8, w8, #0x1
  40bf6c:	bfi	w9, w11, #1, #31
  40bf70:	b.ne	40bf60 <ferror@plt+0x7f30>  // b.any
  40bf74:	sxtw	x0, w10
  40bf78:	mov	w1, #0x8                   	// #8
  40bf7c:	str	w9, [x19, #8]
  40bf80:	bl	411ebc <ferror@plt+0xde8c>
  40bf84:	ldr	x8, [x19, #24]
  40bf88:	ldr	x9, [x19, #40]
  40bf8c:	mov	x20, x0
  40bf90:	cmp	x8, x9
  40bf94:	b.eq	40bfac <ferror@plt+0x7f7c>  // b.none
  40bf98:	ldrsw	x0, [x19]
  40bf9c:	mov	w1, #0x8                   	// #8
  40bfa0:	bl	411ebc <ferror@plt+0xde8c>
  40bfa4:	mov	x21, x0
  40bfa8:	b	40bfb0 <ferror@plt+0x7f80>
  40bfac:	mov	x21, x20
  40bfb0:	ldrsw	x0, [x19]
  40bfb4:	mov	w1, #0x4                   	// #4
  40bfb8:	bl	411ebc <ferror@plt+0xde8c>
  40bfbc:	cmp	w23, #0x1
  40bfc0:	mov	x22, x0
  40bfc4:	b.lt	40c044 <ferror@plt+0x8014>  // b.tstop
  40bfc8:	ldr	x8, [x19, #32]
  40bfcc:	mov	x9, xzr
  40bfd0:	ldr	w10, [x8, x9, lsl #2]
  40bfd4:	cmp	w10, #0x2
  40bfd8:	b.cc	40c038 <ferror@plt+0x8008>  // b.lo, b.ul, b.last
  40bfdc:	ldr	w11, [x19, #4]
  40bfe0:	udiv	w12, w10, w11
  40bfe4:	msub	w11, w12, w11, w10
  40bfe8:	add	x12, x22, w11, uxtw #2
  40bfec:	ldr	w13, [x12]
  40bff0:	cbz	w13, 40c01c <ferror@plt+0x7fec>
  40bff4:	ldr	w12, [x19, #8]
  40bff8:	mov	w13, #0x1                   	// #1
  40bffc:	add	w11, w11, w13
  40c000:	and	x11, x11, x12
  40c004:	ldr	w14, [x22, x11, lsl #2]
  40c008:	add	w13, w13, #0x1
  40c00c:	cbnz	w14, 40bffc <ferror@plt+0x7fcc>
  40c010:	mov	w13, w11
  40c014:	add	x12, x22, w11, uxtw #2
  40c018:	mov	x11, x13
  40c01c:	str	w10, [x12]
  40c020:	ldr	x10, [x19, #24]
  40c024:	ldr	x10, [x10, x9, lsl #3]
  40c028:	str	x10, [x20, x11, lsl #3]
  40c02c:	ldr	x10, [x19, #40]
  40c030:	ldr	x10, [x10, x9, lsl #3]
  40c034:	str	x10, [x21, x11, lsl #3]
  40c038:	add	x9, x9, #0x1
  40c03c:	cmp	x9, x23
  40c040:	b.ne	40bfd0 <ferror@plt+0x7fa0>  // b.any
  40c044:	ldr	x0, [x19, #24]
  40c048:	ldr	x8, [x19, #40]
  40c04c:	cmp	x0, x8
  40c050:	b.eq	40c060 <ferror@plt+0x8030>  // b.none
  40c054:	mov	x0, x8
  40c058:	bl	411d58 <ferror@plt+0xdd28>
  40c05c:	ldr	x0, [x19, #24]
  40c060:	bl	411d58 <ferror@plt+0xdd28>
  40c064:	ldr	x0, [x19, #32]
  40c068:	bl	411d58 <ferror@plt+0xdd28>
  40c06c:	ldr	w8, [x19, #12]
  40c070:	stp	x22, x21, [x19, #32]
  40c074:	str	x20, [x19, #24]
  40c078:	str	w8, [x19, #16]
  40c07c:	ldp	x20, x19, [sp, #48]
  40c080:	ldp	x22, x21, [sp, #32]
  40c084:	ldr	x23, [sp, #16]
  40c088:	ldp	x29, x30, [sp], #64
  40c08c:	ret
  40c090:	cbz	x0, 40c108 <ferror@plt+0x80d8>
  40c094:	stp	x29, x30, [sp, #-32]!
  40c098:	ldr	w8, [x0, #12]
  40c09c:	str	x19, [sp, #16]
  40c0a0:	mov	x19, x0
  40c0a4:	mov	x29, sp
  40c0a8:	cbz	w8, 40c0b8 <ferror@plt+0x8088>
  40c0ac:	ldr	w8, [x19, #68]
  40c0b0:	add	w8, w8, #0x1
  40c0b4:	str	w8, [x19, #68]
  40c0b8:	ldrsw	x8, [x19]
  40c0bc:	ldr	x0, [x19, #32]
  40c0c0:	mov	w1, wzr
  40c0c4:	stp	wzr, wzr, [x19, #12]
  40c0c8:	lsl	x2, x8, #2
  40c0cc:	bl	403900 <memset@plt>
  40c0d0:	ldrsw	x8, [x19]
  40c0d4:	ldr	x0, [x19, #24]
  40c0d8:	mov	w1, wzr
  40c0dc:	lsl	x2, x8, #3
  40c0e0:	bl	403900 <memset@plt>
  40c0e4:	ldrsw	x8, [x19]
  40c0e8:	ldr	x0, [x19, #40]
  40c0ec:	mov	w1, wzr
  40c0f0:	lsl	x2, x8, #3
  40c0f4:	bl	403900 <memset@plt>
  40c0f8:	mov	x0, x19
  40c0fc:	ldr	x19, [sp, #16]
  40c100:	ldp	x29, x30, [sp], #32
  40c104:	b	40becc <ferror@plt+0x7e9c>
  40c108:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c10c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c110:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c114:	add	x0, x0, #0xa7f
  40c118:	add	x1, x1, #0xbc8
  40c11c:	add	x2, x2, #0x914
  40c120:	b	412a18 <ferror@plt+0xe9e8>
  40c124:	stp	x29, x30, [sp, #-16]!
  40c128:	mov	x29, sp
  40c12c:	cbz	x0, 40c140 <ferror@plt+0x8110>
  40c130:	cbz	x1, 40c15c <ferror@plt+0x812c>
  40c134:	mov	w3, #0x1                   	// #1
  40c138:	ldp	x29, x30, [sp], #16
  40c13c:	b	40c184 <ferror@plt+0x8154>
  40c140:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c144:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c148:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c14c:	add	x0, x0, #0xa7f
  40c150:	add	x1, x1, #0xbf2
  40c154:	add	x2, x2, #0x914
  40c158:	b	40c174 <ferror@plt+0x8144>
  40c15c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c160:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c164:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  40c168:	add	x0, x0, #0xa7f
  40c16c:	add	x1, x1, #0xbf2
  40c170:	add	x2, x2, #0xb53
  40c174:	bl	412a18 <ferror@plt+0xe9e8>
  40c178:	mov	w0, wzr
  40c17c:	ldp	x29, x30, [sp], #16
  40c180:	ret
  40c184:	stp	x29, x30, [sp, #-80]!
  40c188:	stp	x24, x23, [sp, #32]
  40c18c:	stp	x22, x21, [sp, #48]
  40c190:	stp	x20, x19, [sp, #64]
  40c194:	ldr	w8, [x0]
  40c198:	mov	x19, x0
  40c19c:	str	x25, [sp, #16]
  40c1a0:	mov	x29, sp
  40c1a4:	cmp	w8, #0x0
  40c1a8:	b.le	40c23c <ferror@plt+0x820c>
  40c1ac:	ldr	w25, [x19, #68]
  40c1b0:	mov	w21, w3
  40c1b4:	mov	x22, x2
  40c1b8:	mov	x23, x1
  40c1bc:	mov	x24, xzr
  40c1c0:	mov	w20, wzr
  40c1c4:	ldr	x8, [x19, #32]
  40c1c8:	ldr	w8, [x8, x24, lsl #2]
  40c1cc:	cmp	w8, #0x2
  40c1d0:	b.cc	40c204 <ferror@plt+0x81d4>  // b.lo, b.ul, b.last
  40c1d4:	ldr	x8, [x19, #40]
  40c1d8:	ldr	x9, [x19, #24]
  40c1dc:	mov	x2, x22
  40c1e0:	ldr	x1, [x8, x24, lsl #3]
  40c1e4:	ldr	x0, [x9, x24, lsl #3]
  40c1e8:	blr	x23
  40c1ec:	cbz	w0, 40c204 <ferror@plt+0x81d4>
  40c1f0:	mov	x0, x19
  40c1f4:	mov	w1, w24
  40c1f8:	mov	w2, w21
  40c1fc:	bl	40c6c8 <ferror@plt+0x8698>
  40c200:	add	w20, w20, #0x1
  40c204:	ldr	w8, [x19, #68]
  40c208:	cmp	w25, w8
  40c20c:	b.ne	40c264 <ferror@plt+0x8234>  // b.any
  40c210:	ldrsw	x8, [x19]
  40c214:	add	x24, x24, #0x1
  40c218:	cmp	x24, x8
  40c21c:	b.lt	40c1c4 <ferror@plt+0x8194>  // b.tstop
  40c220:	mov	x0, x19
  40c224:	bl	40becc <ferror@plt+0x7e9c>
  40c228:	cbz	w20, 40c248 <ferror@plt+0x8218>
  40c22c:	ldr	w8, [x19, #68]
  40c230:	add	w8, w8, #0x1
  40c234:	str	w8, [x19, #68]
  40c238:	b	40c248 <ferror@plt+0x8218>
  40c23c:	mov	x0, x19
  40c240:	bl	40becc <ferror@plt+0x7e9c>
  40c244:	mov	w20, wzr
  40c248:	mov	w0, w20
  40c24c:	ldp	x20, x19, [sp, #64]
  40c250:	ldp	x22, x21, [sp, #48]
  40c254:	ldp	x24, x23, [sp, #32]
  40c258:	ldr	x25, [sp, #16]
  40c25c:	ldp	x29, x30, [sp], #80
  40c260:	ret
  40c264:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c268:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c26c:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c270:	add	x0, x0, #0xa7f
  40c274:	add	x1, x1, #0xe67
  40c278:	add	x2, x2, #0xcb1
  40c27c:	bl	412a18 <ferror@plt+0xe9e8>
  40c280:	b	40c244 <ferror@plt+0x8214>
  40c284:	stp	x29, x30, [sp, #-16]!
  40c288:	mov	x29, sp
  40c28c:	cbz	x0, 40c2a0 <ferror@plt+0x8270>
  40c290:	cbz	x1, 40c2bc <ferror@plt+0x828c>
  40c294:	mov	w3, wzr
  40c298:	ldp	x29, x30, [sp], #16
  40c29c:	b	40c184 <ferror@plt+0x8154>
  40c2a0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c2a4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c2a8:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c2ac:	add	x0, x0, #0xa7f
  40c2b0:	add	x1, x1, #0xc35
  40c2b4:	add	x2, x2, #0x914
  40c2b8:	b	40c2d4 <ferror@plt+0x82a4>
  40c2bc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c2c0:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c2c4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  40c2c8:	add	x0, x0, #0xa7f
  40c2cc:	add	x1, x1, #0xc35
  40c2d0:	add	x2, x2, #0xb53
  40c2d4:	bl	412a18 <ferror@plt+0xe9e8>
  40c2d8:	mov	w0, wzr
  40c2dc:	ldp	x29, x30, [sp], #16
  40c2e0:	ret
  40c2e4:	stp	x29, x30, [sp, #-64]!
  40c2e8:	str	x23, [sp, #16]
  40c2ec:	stp	x22, x21, [sp, #32]
  40c2f0:	stp	x20, x19, [sp, #48]
  40c2f4:	mov	x29, sp
  40c2f8:	cbz	x0, 40c3a4 <ferror@plt+0x8374>
  40c2fc:	mov	x20, x1
  40c300:	cbz	x1, 40c3c0 <ferror@plt+0x8390>
  40c304:	ldr	w8, [x0]
  40c308:	mov	x21, x0
  40c30c:	cmp	w8, #0x1
  40c310:	b.lt	40c364 <ferror@plt+0x8334>  // b.tstop
  40c314:	ldr	w22, [x21, #68]
  40c318:	mov	x19, x2
  40c31c:	mov	x23, xzr
  40c320:	ldr	x8, [x21, #32]
  40c324:	ldr	w8, [x8, x23, lsl #2]
  40c328:	cmp	w8, #0x2
  40c32c:	b.cc	40c354 <ferror@plt+0x8324>  // b.lo, b.ul, b.last
  40c330:	ldr	x8, [x21, #40]
  40c334:	ldr	x9, [x21, #24]
  40c338:	mov	x2, x19
  40c33c:	ldr	x1, [x8, x23, lsl #3]
  40c340:	ldr	x0, [x9, x23, lsl #3]
  40c344:	blr	x20
  40c348:	ldr	w8, [x21, #68]
  40c34c:	cmp	w22, w8
  40c350:	b.ne	40c378 <ferror@plt+0x8348>  // b.any
  40c354:	ldrsw	x8, [x21]
  40c358:	add	x23, x23, #0x1
  40c35c:	cmp	x23, x8
  40c360:	b.lt	40c320 <ferror@plt+0x82f0>  // b.tstop
  40c364:	ldp	x20, x19, [sp, #48]
  40c368:	ldp	x22, x21, [sp, #32]
  40c36c:	ldr	x23, [sp, #16]
  40c370:	ldp	x29, x30, [sp], #64
  40c374:	ret
  40c378:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c37c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c380:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c384:	add	x0, x0, #0xa7f
  40c388:	add	x1, x1, #0xc77
  40c38c:	add	x2, x2, #0xcb1
  40c390:	ldp	x20, x19, [sp, #48]
  40c394:	ldp	x22, x21, [sp, #32]
  40c398:	ldr	x23, [sp, #16]
  40c39c:	ldp	x29, x30, [sp], #64
  40c3a0:	b	412a18 <ferror@plt+0xe9e8>
  40c3a4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c3a8:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c3ac:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c3b0:	add	x0, x0, #0xa7f
  40c3b4:	add	x1, x1, #0xc77
  40c3b8:	add	x2, x2, #0x914
  40c3bc:	b	40c390 <ferror@plt+0x8360>
  40c3c0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c3c4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c3c8:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  40c3cc:	add	x0, x0, #0xa7f
  40c3d0:	add	x1, x1, #0xc77
  40c3d4:	add	x2, x2, #0xb53
  40c3d8:	b	40c390 <ferror@plt+0x8360>
  40c3dc:	stp	x29, x30, [sp, #-64]!
  40c3e0:	stp	x24, x23, [sp, #16]
  40c3e4:	stp	x22, x21, [sp, #32]
  40c3e8:	stp	x20, x19, [sp, #48]
  40c3ec:	mov	x29, sp
  40c3f0:	cbz	x0, 40c4a0 <ferror@plt+0x8470>
  40c3f4:	mov	x20, x1
  40c3f8:	cbz	x1, 40c4bc <ferror@plt+0x848c>
  40c3fc:	ldr	w8, [x0]
  40c400:	mov	x21, x0
  40c404:	cmp	w8, #0x1
  40c408:	b.lt	40c464 <ferror@plt+0x8434>  // b.tstop
  40c40c:	ldr	w23, [x21, #68]
  40c410:	mov	x19, x2
  40c414:	mov	x24, xzr
  40c418:	ldr	x8, [x21, #32]
  40c41c:	ldr	w8, [x8, x24, lsl #2]
  40c420:	cmp	w8, #0x2
  40c424:	b.cc	40c454 <ferror@plt+0x8424>  // b.lo, b.ul, b.last
  40c428:	ldr	x8, [x21, #40]
  40c42c:	ldr	x9, [x21, #24]
  40c430:	mov	x2, x19
  40c434:	ldr	x22, [x8, x24, lsl #3]
  40c438:	ldr	x0, [x9, x24, lsl #3]
  40c43c:	mov	x1, x22
  40c440:	blr	x20
  40c444:	ldr	w8, [x21, #68]
  40c448:	cmp	w23, w8
  40c44c:	b.ne	40c480 <ferror@plt+0x8450>  // b.any
  40c450:	cbnz	w0, 40c468 <ferror@plt+0x8438>
  40c454:	ldrsw	x8, [x21]
  40c458:	add	x24, x24, #0x1
  40c45c:	cmp	x24, x8
  40c460:	b.lt	40c418 <ferror@plt+0x83e8>  // b.tstop
  40c464:	mov	x22, xzr
  40c468:	mov	x0, x22
  40c46c:	ldp	x20, x19, [sp, #48]
  40c470:	ldp	x22, x21, [sp, #32]
  40c474:	ldp	x24, x23, [sp, #16]
  40c478:	ldp	x29, x30, [sp], #64
  40c47c:	ret
  40c480:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c484:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c488:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c48c:	add	x0, x0, #0xa7f
  40c490:	add	x1, x1, #0xcd0
  40c494:	add	x2, x2, #0xcb1
  40c498:	bl	412a18 <ferror@plt+0xe9e8>
  40c49c:	b	40c464 <ferror@plt+0x8434>
  40c4a0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c4a4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c4a8:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c4ac:	add	x0, x0, #0xa7f
  40c4b0:	add	x1, x1, #0xcd0
  40c4b4:	add	x2, x2, #0x914
  40c4b8:	b	40c498 <ferror@plt+0x8468>
  40c4bc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c4c0:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c4c4:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c4c8:	add	x0, x0, #0xa7f
  40c4cc:	add	x1, x1, #0xcd0
  40c4d0:	add	x2, x2, #0xd0c
  40c4d4:	b	40c498 <ferror@plt+0x8468>
  40c4d8:	stp	x29, x30, [sp, #-16]!
  40c4dc:	mov	x29, sp
  40c4e0:	cbz	x0, 40c4f0 <ferror@plt+0x84c0>
  40c4e4:	ldr	w0, [x0, #12]
  40c4e8:	ldp	x29, x30, [sp], #16
  40c4ec:	ret
  40c4f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c4f4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c4f8:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c4fc:	add	x0, x0, #0xa7f
  40c500:	add	x1, x1, #0xd1e
  40c504:	add	x2, x2, #0x914
  40c508:	bl	412a18 <ferror@plt+0xe9e8>
  40c50c:	mov	w0, wzr
  40c510:	b	40c4e8 <ferror@plt+0x84b8>
  40c514:	stp	x29, x30, [sp, #-32]!
  40c518:	stp	x20, x19, [sp, #16]
  40c51c:	mov	x29, sp
  40c520:	cbz	x0, 40c56c <ferror@plt+0x853c>
  40c524:	ldr	w8, [x0]
  40c528:	mov	x19, x0
  40c52c:	cmp	w8, #0x1
  40c530:	b.lt	40c588 <ferror@plt+0x8558>  // b.tstop
  40c534:	mov	x20, xzr
  40c538:	mov	x0, xzr
  40c53c:	ldr	x9, [x19, #32]
  40c540:	ldr	w9, [x9, x20, lsl #2]
  40c544:	cmp	w9, #0x2
  40c548:	b.cc	40c55c <ferror@plt+0x852c>  // b.lo, b.ul, b.last
  40c54c:	ldr	x8, [x19, #24]
  40c550:	ldr	x1, [x8, x20, lsl #3]
  40c554:	bl	40c868 <ferror@plt+0x8838>
  40c558:	ldr	w8, [x19]
  40c55c:	add	x20, x20, #0x1
  40c560:	cmp	x20, w8, sxtw
  40c564:	b.lt	40c53c <ferror@plt+0x850c>  // b.tstop
  40c568:	b	40c58c <ferror@plt+0x855c>
  40c56c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c570:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c574:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c578:	add	x0, x0, #0xa7f
  40c57c:	add	x1, x1, #0xd44
  40c580:	add	x2, x2, #0x914
  40c584:	bl	412a18 <ferror@plt+0xe9e8>
  40c588:	mov	x0, xzr
  40c58c:	ldp	x20, x19, [sp, #16]
  40c590:	ldp	x29, x30, [sp], #32
  40c594:	ret
  40c598:	stp	x29, x30, [sp, #-32]!
  40c59c:	stp	x20, x19, [sp, #16]
  40c5a0:	mov	x29, sp
  40c5a4:	cbz	x0, 40c5f0 <ferror@plt+0x85c0>
  40c5a8:	ldr	w8, [x0]
  40c5ac:	mov	x19, x0
  40c5b0:	cmp	w8, #0x1
  40c5b4:	b.lt	40c60c <ferror@plt+0x85dc>  // b.tstop
  40c5b8:	mov	x20, xzr
  40c5bc:	mov	x0, xzr
  40c5c0:	ldr	x9, [x19, #32]
  40c5c4:	ldr	w9, [x9, x20, lsl #2]
  40c5c8:	cmp	w9, #0x2
  40c5cc:	b.cc	40c5e0 <ferror@plt+0x85b0>  // b.lo, b.ul, b.last
  40c5d0:	ldr	x8, [x19, #40]
  40c5d4:	ldr	x1, [x8, x20, lsl #3]
  40c5d8:	bl	40c868 <ferror@plt+0x8838>
  40c5dc:	ldr	w8, [x19]
  40c5e0:	add	x20, x20, #0x1
  40c5e4:	cmp	x20, w8, sxtw
  40c5e8:	b.lt	40c5c0 <ferror@plt+0x8590>  // b.tstop
  40c5ec:	b	40c610 <ferror@plt+0x85e0>
  40c5f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40c5f4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40c5f8:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40c5fc:	add	x0, x0, #0xa7f
  40c600:	add	x1, x1, #0xd6f
  40c604:	add	x2, x2, #0x914
  40c608:	bl	412a18 <ferror@plt+0xe9e8>
  40c60c:	mov	x0, xzr
  40c610:	ldp	x20, x19, [sp, #16]
  40c614:	ldp	x29, x30, [sp], #32
  40c618:	ret
  40c61c:	stp	x29, x30, [sp, #-16]!
  40c620:	mov	x29, sp
  40c624:	bl	403b70 <strcmp@plt>
  40c628:	cmp	w0, #0x0
  40c62c:	cset	w0, eq  // eq = none
  40c630:	ldp	x29, x30, [sp], #16
  40c634:	ret
  40c638:	ldrb	w8, [x0]
  40c63c:	cbz	w8, 40c65c <ferror@plt+0x862c>
  40c640:	add	x9, x0, #0x1
  40c644:	mov	w0, #0x1505                	// #5381
  40c648:	add	w10, w0, w0, lsl #5
  40c64c:	add	w0, w10, w8, sxtb
  40c650:	ldrb	w8, [x9], #1
  40c654:	cbnz	w8, 40c648 <ferror@plt+0x8618>
  40c658:	ret
  40c65c:	mov	w0, #0x1505                	// #5381
  40c660:	ret
  40c664:	cmp	x0, x1
  40c668:	cset	w0, eq  // eq = none
  40c66c:	ret
  40c670:	ldr	w8, [x0]
  40c674:	ldr	w9, [x1]
  40c678:	cmp	w8, w9
  40c67c:	cset	w0, eq  // eq = none
  40c680:	ret
  40c684:	ldr	w0, [x0]
  40c688:	ret
  40c68c:	ldr	x8, [x0]
  40c690:	ldr	x9, [x1]
  40c694:	cmp	x8, x9
  40c698:	cset	w0, eq  // eq = none
  40c69c:	ret
  40c6a0:	ldr	w0, [x0]
  40c6a4:	ret
  40c6a8:	ldr	d0, [x0]
  40c6ac:	ldr	d1, [x1]
  40c6b0:	fcmp	d0, d1
  40c6b4:	cset	w0, eq  // eq = none
  40c6b8:	ret
  40c6bc:	ldr	d0, [x0]
  40c6c0:	fcvtzu	w0, d0
  40c6c4:	ret
  40c6c8:	stp	x29, x30, [sp, #-32]!
  40c6cc:	stp	x20, x19, [sp, #16]
  40c6d0:	ldp	x8, x10, [x0, #24]
  40c6d4:	ldr	x9, [x0, #40]
  40c6d8:	mov	w11, #0x1                   	// #1
  40c6dc:	mov	x19, x0
  40c6e0:	ldr	x0, [x8, w1, sxtw #3]
  40c6e4:	ldr	x20, [x9, w1, sxtw #3]
  40c6e8:	str	w11, [x10, w1, sxtw #2]
  40c6ec:	str	xzr, [x8, w1, sxtw #3]
  40c6f0:	ldr	x8, [x19, #40]
  40c6f4:	mov	x29, sp
  40c6f8:	str	xzr, [x8, w1, sxtw #3]
  40c6fc:	ldr	w8, [x19, #12]
  40c700:	sub	w8, w8, #0x1
  40c704:	str	w8, [x19, #12]
  40c708:	cbz	w2, 40c730 <ferror@plt+0x8700>
  40c70c:	ldr	x8, [x19, #72]
  40c710:	cbz	x8, 40c718 <ferror@plt+0x86e8>
  40c714:	blr	x8
  40c718:	ldr	x1, [x19, #80]
  40c71c:	cbz	x1, 40c730 <ferror@plt+0x8700>
  40c720:	mov	x0, x20
  40c724:	ldp	x20, x19, [sp, #16]
  40c728:	ldp	x29, x30, [sp], #32
  40c72c:	br	x1
  40c730:	ldp	x20, x19, [sp, #16]
  40c734:	ldp	x29, x30, [sp], #32
  40c738:	ret
  40c73c:	mov	w0, #0x18                  	// #24
  40c740:	b	41a71c <ferror@plt+0x166ec>
  40c744:	mov	x1, x0
  40c748:	mov	w0, #0x18                  	// #24
  40c74c:	mov	w2, #0x8                   	// #8
  40c750:	b	41ae10 <ferror@plt+0x16de0>
  40c754:	mov	x1, x0
  40c758:	mov	w0, #0x18                  	// #24
  40c75c:	b	41a7a0 <ferror@plt+0x16770>
  40c760:	stp	x29, x30, [sp, #-48]!
  40c764:	stp	x20, x19, [sp, #32]
  40c768:	mov	x19, x0
  40c76c:	str	x21, [sp, #16]
  40c770:	mov	x29, sp
  40c774:	cbz	x0, 40c794 <ferror@plt+0x8764>
  40c778:	mov	x20, x1
  40c77c:	mov	x8, x19
  40c780:	ldp	x0, x21, [x8]
  40c784:	mov	x1, xzr
  40c788:	blr	x20
  40c78c:	mov	x8, x21
  40c790:	cbnz	x21, 40c780 <ferror@plt+0x8750>
  40c794:	mov	x1, x19
  40c798:	ldp	x20, x19, [sp, #32]
  40c79c:	ldr	x21, [sp, #16]
  40c7a0:	mov	w0, #0x18                  	// #24
  40c7a4:	mov	w2, #0x8                   	// #8
  40c7a8:	ldp	x29, x30, [sp], #48
  40c7ac:	b	41ae10 <ferror@plt+0x16de0>
  40c7b0:	stp	x29, x30, [sp, #-48]!
  40c7b4:	str	x21, [sp, #16]
  40c7b8:	stp	x20, x19, [sp, #32]
  40c7bc:	mov	x29, sp
  40c7c0:	cbz	x0, 40c7e0 <ferror@plt+0x87b0>
  40c7c4:	mov	x19, x2
  40c7c8:	mov	x20, x1
  40c7cc:	ldp	x0, x21, [x0]
  40c7d0:	mov	x1, x19
  40c7d4:	blr	x20
  40c7d8:	mov	x0, x21
  40c7dc:	cbnz	x21, 40c7cc <ferror@plt+0x879c>
  40c7e0:	ldp	x20, x19, [sp, #32]
  40c7e4:	ldr	x21, [sp, #16]
  40c7e8:	ldp	x29, x30, [sp], #48
  40c7ec:	ret
  40c7f0:	stp	x29, x30, [sp, #-32]!
  40c7f4:	stp	x20, x19, [sp, #16]
  40c7f8:	mov	x19, x0
  40c7fc:	mov	w0, #0x18                  	// #24
  40c800:	mov	x29, sp
  40c804:	mov	x20, x1
  40c808:	bl	419ddc <ferror@plt+0x15dac>
  40c80c:	stp	x20, xzr, [x0]
  40c810:	cbz	x19, 40c82c <ferror@plt+0x87fc>
  40c814:	mov	x9, x19
  40c818:	mov	x8, x9
  40c81c:	ldr	x9, [x9, #8]
  40c820:	cbnz	x9, 40c818 <ferror@plt+0x87e8>
  40c824:	str	x0, [x8, #8]
  40c828:	b	40c834 <ferror@plt+0x8804>
  40c82c:	mov	x8, xzr
  40c830:	mov	x19, x0
  40c834:	str	x8, [x0, #16]
  40c838:	mov	x0, x19
  40c83c:	ldp	x20, x19, [sp, #16]
  40c840:	ldp	x29, x30, [sp], #32
  40c844:	ret
  40c848:	cbz	x0, 40c85c <ferror@plt+0x882c>
  40c84c:	mov	x8, x0
  40c850:	ldr	x0, [x0, #8]
  40c854:	cbnz	x0, 40c84c <ferror@plt+0x881c>
  40c858:	b	40c860 <ferror@plt+0x8830>
  40c85c:	mov	x8, xzr
  40c860:	mov	x0, x8
  40c864:	ret
  40c868:	stp	x29, x30, [sp, #-32]!
  40c86c:	stp	x20, x19, [sp, #16]
  40c870:	mov	x19, x0
  40c874:	mov	w0, #0x18                  	// #24
  40c878:	mov	x29, sp
  40c87c:	mov	x20, x1
  40c880:	bl	419ddc <ferror@plt+0x15dac>
  40c884:	stp	x20, x19, [x0]
  40c888:	cbz	x19, 40c8a4 <ferror@plt+0x8874>
  40c88c:	ldr	x8, [x19, #16]
  40c890:	str	x8, [x0, #16]
  40c894:	cbz	x8, 40c89c <ferror@plt+0x886c>
  40c898:	str	x0, [x8, #8]
  40c89c:	str	x0, [x19, #16]
  40c8a0:	b	40c8a8 <ferror@plt+0x8878>
  40c8a4:	str	xzr, [x0, #16]
  40c8a8:	ldp	x20, x19, [sp, #16]
  40c8ac:	ldp	x29, x30, [sp], #32
  40c8b0:	ret
  40c8b4:	stp	x29, x30, [sp, #-48]!
  40c8b8:	stp	x20, x19, [sp, #32]
  40c8bc:	mov	x20, x1
  40c8c0:	mov	x19, x0
  40c8c4:	str	x21, [sp, #16]
  40c8c8:	mov	x29, sp
  40c8cc:	tbnz	w2, #31, 40c91c <ferror@plt+0x88ec>
  40c8d0:	cbz	w2, 40c940 <ferror@plt+0x8910>
  40c8d4:	cbz	x19, 40c958 <ferror@plt+0x8928>
  40c8d8:	sub	w8, w2, #0x1
  40c8dc:	mov	x21, x19
  40c8e0:	ldr	x21, [x21, #8]
  40c8e4:	subs	w8, w8, #0x1
  40c8e8:	b.cc	40c8f0 <ferror@plt+0x88c0>  // b.lo, b.ul, b.last
  40c8ec:	cbnz	x21, 40c8e0 <ferror@plt+0x88b0>
  40c8f0:	cbz	x21, 40c958 <ferror@plt+0x8928>
  40c8f4:	mov	w0, #0x18                  	// #24
  40c8f8:	bl	419ddc <ferror@plt+0x15dac>
  40c8fc:	str	x20, [x0]
  40c900:	ldr	x8, [x21, #16]
  40c904:	str	x8, [x0, #16]
  40c908:	ldr	x8, [x21, #16]
  40c90c:	str	x0, [x8, #8]
  40c910:	str	x21, [x0, #8]
  40c914:	str	x0, [x21, #16]
  40c918:	b	40c98c <ferror@plt+0x895c>
  40c91c:	mov	w0, #0x18                  	// #24
  40c920:	bl	419ddc <ferror@plt+0x15dac>
  40c924:	stp	x20, xzr, [x0]
  40c928:	cbz	x19, 40c984 <ferror@plt+0x8954>
  40c92c:	mov	x9, x19
  40c930:	mov	x8, x9
  40c934:	ldr	x9, [x9, #8]
  40c938:	cbnz	x9, 40c930 <ferror@plt+0x8900>
  40c93c:	b	40c978 <ferror@plt+0x8948>
  40c940:	mov	x0, x19
  40c944:	mov	x1, x20
  40c948:	ldp	x20, x19, [sp, #32]
  40c94c:	ldr	x21, [sp, #16]
  40c950:	ldp	x29, x30, [sp], #48
  40c954:	b	40c868 <ferror@plt+0x8838>
  40c958:	mov	w0, #0x18                  	// #24
  40c95c:	bl	419ddc <ferror@plt+0x15dac>
  40c960:	stp	x20, xzr, [x0]
  40c964:	cbz	x19, 40c984 <ferror@plt+0x8954>
  40c968:	mov	x9, x19
  40c96c:	mov	x8, x9
  40c970:	ldr	x9, [x9, #8]
  40c974:	cbnz	x9, 40c96c <ferror@plt+0x893c>
  40c978:	str	x0, [x8, #8]
  40c97c:	str	x8, [x0, #16]
  40c980:	b	40c98c <ferror@plt+0x895c>
  40c984:	str	xzr, [x0, #16]
  40c988:	mov	x19, x0
  40c98c:	mov	x0, x19
  40c990:	ldp	x20, x19, [sp, #32]
  40c994:	ldr	x21, [sp, #16]
  40c998:	ldp	x29, x30, [sp], #48
  40c99c:	ret
  40c9a0:	cbz	x0, 40c9c0 <ferror@plt+0x8990>
  40c9a4:	cbz	w1, 40c9c0 <ferror@plt+0x8990>
  40c9a8:	sub	w8, w1, #0x1
  40c9ac:	ldr	x0, [x0, #8]
  40c9b0:	subs	w8, w8, #0x1
  40c9b4:	cset	w9, cs  // cs = hs, nlast
  40c9b8:	cbz	x0, 40c9c0 <ferror@plt+0x8990>
  40c9bc:	tbnz	w9, #0, 40c9ac <ferror@plt+0x897c>
  40c9c0:	ret
  40c9c4:	stp	x29, x30, [sp, #-48]!
  40c9c8:	str	x21, [sp, #16]
  40c9cc:	stp	x20, x19, [sp, #32]
  40c9d0:	mov	x20, x2
  40c9d4:	mov	x21, x1
  40c9d8:	mov	x29, sp
  40c9dc:	cbz	x0, 40ca0c <ferror@plt+0x89dc>
  40c9e0:	mov	x19, x0
  40c9e4:	cbz	x21, 40ca3c <ferror@plt+0x8a0c>
  40c9e8:	mov	w0, #0x18                  	// #24
  40c9ec:	bl	419ddc <ferror@plt+0x15dac>
  40c9f0:	stp	x20, x21, [x0]
  40c9f4:	ldr	x8, [x21, #16]
  40c9f8:	str	x8, [x0, #16]
  40c9fc:	str	x0, [x21, #16]
  40ca00:	cbz	x8, 40ca64 <ferror@plt+0x8a34>
  40ca04:	str	x0, [x8, #8]
  40ca08:	b	40ca70 <ferror@plt+0x8a40>
  40ca0c:	mov	w0, #0x18                  	// #24
  40ca10:	bl	41a71c <ferror@plt+0x166ec>
  40ca14:	mov	x19, x0
  40ca18:	str	x20, [x0]
  40ca1c:	cbz	x21, 40ca70 <ferror@plt+0x8a40>
  40ca20:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ca24:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40ca28:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40ca2c:	add	x0, x0, #0xa7f
  40ca30:	add	x1, x1, #0xf40
  40ca34:	add	x2, x2, #0xf78
  40ca38:	b	40caa4 <ferror@plt+0x8a74>
  40ca3c:	mov	x8, x19
  40ca40:	mov	x21, x8
  40ca44:	ldr	x8, [x8, #8]
  40ca48:	cbnz	x8, 40ca40 <ferror@plt+0x8a10>
  40ca4c:	mov	w0, #0x18                  	// #24
  40ca50:	bl	419ddc <ferror@plt+0x15dac>
  40ca54:	str	x0, [x21, #8]
  40ca58:	stp	xzr, x21, [x0, #8]
  40ca5c:	str	x20, [x0]
  40ca60:	b	40ca70 <ferror@plt+0x8a40>
  40ca64:	cmp	x21, x19
  40ca68:	mov	x19, x0
  40ca6c:	b.ne	40ca84 <ferror@plt+0x8a54>  // b.any
  40ca70:	mov	x0, x19
  40ca74:	ldp	x20, x19, [sp, #32]
  40ca78:	ldr	x21, [sp, #16]
  40ca7c:	ldp	x29, x30, [sp], #48
  40ca80:	ret
  40ca84:	adrp	x8, 43e000 <ferror@plt+0x39fd0>
  40ca88:	add	x8, x8, #0xa7f
  40ca8c:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40ca90:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40ca94:	add	x1, x1, #0xf40
  40ca98:	add	x2, x2, #0xf88
  40ca9c:	mov	x19, x0
  40caa0:	mov	x0, x8
  40caa4:	bl	412a18 <ferror@plt+0xe9e8>
  40caa8:	b	40ca70 <ferror@plt+0x8a40>
  40caac:	cbz	x1, 40cad8 <ferror@plt+0x8aa8>
  40cab0:	cbz	x0, 40cacc <ferror@plt+0x8a9c>
  40cab4:	mov	x9, x0
  40cab8:	mov	x8, x9
  40cabc:	ldr	x9, [x9, #8]
  40cac0:	cbnz	x9, 40cab8 <ferror@plt+0x8a88>
  40cac4:	str	x1, [x8, #8]
  40cac8:	b	40cad4 <ferror@plt+0x8aa4>
  40cacc:	mov	x8, xzr
  40cad0:	mov	x0, x1
  40cad4:	str	x8, [x1, #16]
  40cad8:	ret
  40cadc:	stp	x29, x30, [sp, #-48]!
  40cae0:	stp	x20, x19, [sp, #32]
  40cae4:	mov	x19, x0
  40cae8:	str	x21, [sp, #16]
  40caec:	mov	x29, sp
  40caf0:	cbz	x0, 40cb78 <ferror@plt+0x8b48>
  40caf4:	mov	x20, x19
  40caf8:	ldr	x8, [x20]
  40cafc:	cmp	x8, x1
  40cb00:	b.eq	40cb10 <ferror@plt+0x8ae0>  // b.none
  40cb04:	ldr	x20, [x20, #8]
  40cb08:	cbnz	x20, 40caf8 <ferror@plt+0x8ac8>
  40cb0c:	b	40cb78 <ferror@plt+0x8b48>
  40cb10:	ldr	x8, [x20, #16]
  40cb14:	cbz	x8, 40cb34 <ferror@plt+0x8b04>
  40cb18:	ldr	x9, [x8, #8]
  40cb1c:	cmp	x9, x20
  40cb20:	b.eq	40cb2c <ferror@plt+0x8afc>  // b.none
  40cb24:	bl	40d1f8 <ferror@plt+0x91c8>
  40cb28:	b	40cb34 <ferror@plt+0x8b04>
  40cb2c:	ldr	x9, [x20, #8]
  40cb30:	str	x9, [x8, #8]
  40cb34:	mov	x21, x20
  40cb38:	ldr	x8, [x21, #8]!
  40cb3c:	cbz	x8, 40cb5c <ferror@plt+0x8b2c>
  40cb40:	ldr	x9, [x8, #16]
  40cb44:	cmp	x9, x20
  40cb48:	b.eq	40cb54 <ferror@plt+0x8b24>  // b.none
  40cb4c:	bl	40d1f8 <ferror@plt+0x91c8>
  40cb50:	b	40cb5c <ferror@plt+0x8b2c>
  40cb54:	ldr	x9, [x20, #16]
  40cb58:	str	x9, [x8, #16]
  40cb5c:	cmp	x20, x19
  40cb60:	b.ne	40cb68 <ferror@plt+0x8b38>  // b.any
  40cb64:	ldr	x19, [x21]
  40cb68:	mov	w0, #0x18                  	// #24
  40cb6c:	mov	x1, x20
  40cb70:	stp	xzr, xzr, [x21]
  40cb74:	bl	41a7a0 <ferror@plt+0x16770>
  40cb78:	mov	x0, x19
  40cb7c:	ldp	x20, x19, [sp, #32]
  40cb80:	ldr	x21, [sp, #16]
  40cb84:	ldp	x29, x30, [sp], #48
  40cb88:	ret
  40cb8c:	stp	x29, x30, [sp, #-48]!
  40cb90:	str	x21, [sp, #16]
  40cb94:	stp	x20, x19, [sp, #32]
  40cb98:	mov	x29, sp
  40cb9c:	cbz	x0, 40cbf0 <ferror@plt+0x8bc0>
  40cba0:	mov	x19, x1
  40cba4:	mov	x1, x0
  40cba8:	ldp	x8, x21, [x1]
  40cbac:	cmp	x8, x19
  40cbb0:	b.eq	40cbbc <ferror@plt+0x8b8c>  // b.none
  40cbb4:	mov	x20, x0
  40cbb8:	b	40cbe4 <ferror@plt+0x8bb4>
  40cbbc:	ldr	x8, [x1, #16]
  40cbc0:	mov	x20, x21
  40cbc4:	cbz	x8, 40cbd0 <ferror@plt+0x8ba0>
  40cbc8:	mov	x20, x0
  40cbcc:	str	x21, [x8, #8]
  40cbd0:	cbz	x21, 40cbd8 <ferror@plt+0x8ba8>
  40cbd4:	str	x8, [x21, #16]
  40cbd8:	mov	w0, #0x18                  	// #24
  40cbdc:	bl	41a7a0 <ferror@plt+0x16770>
  40cbe0:	mov	x0, x20
  40cbe4:	mov	x1, x21
  40cbe8:	cbnz	x21, 40cba8 <ferror@plt+0x8b78>
  40cbec:	b	40cbf4 <ferror@plt+0x8bc4>
  40cbf0:	mov	x20, xzr
  40cbf4:	mov	x0, x20
  40cbf8:	ldp	x20, x19, [sp, #32]
  40cbfc:	ldr	x21, [sp, #16]
  40cc00:	ldp	x29, x30, [sp], #48
  40cc04:	ret
  40cc08:	stp	x29, x30, [sp, #-48]!
  40cc0c:	stp	x20, x19, [sp, #32]
  40cc10:	mov	x19, x0
  40cc14:	str	x21, [sp, #16]
  40cc18:	mov	x29, sp
  40cc1c:	cbz	x1, 40cc80 <ferror@plt+0x8c50>
  40cc20:	ldr	x8, [x1, #16]
  40cc24:	mov	x20, x1
  40cc28:	cbz	x8, 40cc48 <ferror@plt+0x8c18>
  40cc2c:	ldr	x9, [x8, #8]
  40cc30:	cmp	x9, x20
  40cc34:	b.eq	40cc40 <ferror@plt+0x8c10>  // b.none
  40cc38:	bl	40d1f8 <ferror@plt+0x91c8>
  40cc3c:	b	40cc48 <ferror@plt+0x8c18>
  40cc40:	ldr	x9, [x20, #8]
  40cc44:	str	x9, [x8, #8]
  40cc48:	mov	x21, x20
  40cc4c:	ldr	x8, [x21, #8]!
  40cc50:	cbz	x8, 40cc70 <ferror@plt+0x8c40>
  40cc54:	ldr	x9, [x8, #16]
  40cc58:	cmp	x9, x20
  40cc5c:	b.eq	40cc68 <ferror@plt+0x8c38>  // b.none
  40cc60:	bl	40d1f8 <ferror@plt+0x91c8>
  40cc64:	b	40cc70 <ferror@plt+0x8c40>
  40cc68:	ldr	x9, [x20, #16]
  40cc6c:	str	x9, [x8, #16]
  40cc70:	cmp	x20, x19
  40cc74:	b.ne	40cc7c <ferror@plt+0x8c4c>  // b.any
  40cc78:	ldr	x19, [x21]
  40cc7c:	stp	xzr, xzr, [x21]
  40cc80:	mov	x0, x19
  40cc84:	ldp	x20, x19, [sp, #32]
  40cc88:	ldr	x21, [sp, #16]
  40cc8c:	ldp	x29, x30, [sp], #48
  40cc90:	ret
  40cc94:	stp	x29, x30, [sp, #-48]!
  40cc98:	stp	x20, x19, [sp, #32]
  40cc9c:	mov	x20, x1
  40cca0:	mov	x19, x0
  40cca4:	str	x21, [sp, #16]
  40cca8:	mov	x29, sp
  40ccac:	cbz	x1, 40cd0c <ferror@plt+0x8cdc>
  40ccb0:	ldr	x8, [x20, #16]
  40ccb4:	cbz	x8, 40ccd4 <ferror@plt+0x8ca4>
  40ccb8:	ldr	x9, [x8, #8]
  40ccbc:	cmp	x9, x20
  40ccc0:	b.eq	40cccc <ferror@plt+0x8c9c>  // b.none
  40ccc4:	bl	40d1f8 <ferror@plt+0x91c8>
  40ccc8:	b	40ccd4 <ferror@plt+0x8ca4>
  40cccc:	ldr	x9, [x20, #8]
  40ccd0:	str	x9, [x8, #8]
  40ccd4:	mov	x21, x20
  40ccd8:	ldr	x8, [x21, #8]!
  40ccdc:	cbz	x8, 40ccfc <ferror@plt+0x8ccc>
  40cce0:	ldr	x9, [x8, #16]
  40cce4:	cmp	x9, x20
  40cce8:	b.eq	40ccf4 <ferror@plt+0x8cc4>  // b.none
  40ccec:	bl	40d1f8 <ferror@plt+0x91c8>
  40ccf0:	b	40ccfc <ferror@plt+0x8ccc>
  40ccf4:	ldr	x9, [x20, #16]
  40ccf8:	str	x9, [x8, #16]
  40ccfc:	cmp	x20, x19
  40cd00:	b.ne	40cd08 <ferror@plt+0x8cd8>  // b.any
  40cd04:	ldr	x19, [x21]
  40cd08:	stp	xzr, xzr, [x21]
  40cd0c:	mov	w0, #0x18                  	// #24
  40cd10:	mov	x1, x20
  40cd14:	bl	41a7a0 <ferror@plt+0x16770>
  40cd18:	mov	x0, x19
  40cd1c:	ldp	x20, x19, [sp, #32]
  40cd20:	ldr	x21, [sp, #16]
  40cd24:	ldp	x29, x30, [sp], #48
  40cd28:	ret
  40cd2c:	mov	x1, xzr
  40cd30:	mov	x2, xzr
  40cd34:	b	40cd38 <ferror@plt+0x8d08>
  40cd38:	stp	x29, x30, [sp, #-64]!
  40cd3c:	stp	x24, x23, [sp, #16]
  40cd40:	stp	x22, x21, [sp, #32]
  40cd44:	stp	x20, x19, [sp, #48]
  40cd48:	mov	x29, sp
  40cd4c:	cbz	x0, 40cd80 <ferror@plt+0x8d50>
  40cd50:	mov	x22, x0
  40cd54:	mov	w0, #0x18                  	// #24
  40cd58:	mov	x20, x2
  40cd5c:	mov	x21, x1
  40cd60:	bl	419ddc <ferror@plt+0x15dac>
  40cd64:	mov	x19, x0
  40cd68:	cbz	x21, 40cd88 <ferror@plt+0x8d58>
  40cd6c:	ldr	x0, [x22]
  40cd70:	mov	x1, x20
  40cd74:	blr	x21
  40cd78:	str	x0, [x19]
  40cd7c:	b	40cd90 <ferror@plt+0x8d60>
  40cd80:	mov	x19, xzr
  40cd84:	b	40cdec <ferror@plt+0x8dbc>
  40cd88:	ldr	x8, [x22]
  40cd8c:	str	x8, [x19]
  40cd90:	str	xzr, [x19, #16]
  40cd94:	ldr	x23, [x22, #8]
  40cd98:	cbz	x23, 40cde4 <ferror@plt+0x8db4>
  40cd9c:	mov	x24, x19
  40cda0:	mov	w0, #0x18                  	// #24
  40cda4:	bl	419ddc <ferror@plt+0x15dac>
  40cda8:	mov	x22, x0
  40cdac:	str	x0, [x24, #8]
  40cdb0:	str	x24, [x0, #16]
  40cdb4:	cbz	x21, 40cdcc <ferror@plt+0x8d9c>
  40cdb8:	ldr	x0, [x23]
  40cdbc:	mov	x1, x20
  40cdc0:	blr	x21
  40cdc4:	str	x0, [x22]
  40cdc8:	b	40cdd4 <ferror@plt+0x8da4>
  40cdcc:	ldr	x8, [x23]
  40cdd0:	str	x8, [x22]
  40cdd4:	ldr	x23, [x23, #8]
  40cdd8:	mov	x24, x22
  40cddc:	cbnz	x23, 40cda0 <ferror@plt+0x8d70>
  40cde0:	b	40cde8 <ferror@plt+0x8db8>
  40cde4:	mov	x22, x19
  40cde8:	str	xzr, [x22, #8]
  40cdec:	mov	x0, x19
  40cdf0:	ldp	x20, x19, [sp, #48]
  40cdf4:	ldp	x22, x21, [sp, #32]
  40cdf8:	ldp	x24, x23, [sp, #16]
  40cdfc:	ldp	x29, x30, [sp], #64
  40ce00:	ret
  40ce04:	cbz	x0, 40ce1c <ferror@plt+0x8dec>
  40ce08:	mov	x8, x0
  40ce0c:	mov	x0, x8
  40ce10:	ldp	x8, x9, [x8, #8]
  40ce14:	stp	x9, x8, [x0, #8]
  40ce18:	cbnz	x8, 40ce0c <ferror@plt+0x8ddc>
  40ce1c:	ret
  40ce20:	cbz	x0, 40ce40 <ferror@plt+0x8e10>
  40ce24:	cbz	w1, 40ce40 <ferror@plt+0x8e10>
  40ce28:	sub	w8, w1, #0x1
  40ce2c:	ldr	x0, [x0, #16]
  40ce30:	subs	w8, w8, #0x1
  40ce34:	cset	w9, cs  // cs = hs, nlast
  40ce38:	cbz	x0, 40ce40 <ferror@plt+0x8e10>
  40ce3c:	tbnz	w9, #0, 40ce2c <ferror@plt+0x8dfc>
  40ce40:	ret
  40ce44:	cmp	x0, #0x0
  40ce48:	cset	w8, ne  // ne = any
  40ce4c:	cbz	x0, 40ce74 <ferror@plt+0x8e44>
  40ce50:	cbz	w1, 40ce74 <ferror@plt+0x8e44>
  40ce54:	sub	w9, w1, #0x1
  40ce58:	ldr	x0, [x0, #8]
  40ce5c:	subs	w9, w9, #0x1
  40ce60:	cset	w10, cs  // cs = hs, nlast
  40ce64:	cmp	x0, #0x0
  40ce68:	cset	w8, ne  // ne = any
  40ce6c:	cbz	x0, 40ce74 <ferror@plt+0x8e44>
  40ce70:	tbnz	w10, #0, 40ce58 <ferror@plt+0x8e28>
  40ce74:	cbz	w8, 40ce80 <ferror@plt+0x8e50>
  40ce78:	ldr	x0, [x0]
  40ce7c:	ret
  40ce80:	mov	x0, xzr
  40ce84:	ret
  40ce88:	cbz	x0, 40cea0 <ferror@plt+0x8e70>
  40ce8c:	ldr	x8, [x0]
  40ce90:	cmp	x8, x1
  40ce94:	b.eq	40cea0 <ferror@plt+0x8e70>  // b.none
  40ce98:	ldr	x0, [x0, #8]
  40ce9c:	cbnz	x0, 40ce8c <ferror@plt+0x8e5c>
  40cea0:	ret
  40cea4:	stp	x29, x30, [sp, #-48]!
  40cea8:	stp	x20, x19, [sp, #32]
  40ceac:	mov	x19, x0
  40ceb0:	str	x21, [sp, #16]
  40ceb4:	mov	x29, sp
  40ceb8:	cbz	x2, 40cef4 <ferror@plt+0x8ec4>
  40cebc:	cbz	x19, 40cee0 <ferror@plt+0x8eb0>
  40cec0:	mov	x20, x2
  40cec4:	mov	x21, x1
  40cec8:	ldr	x0, [x19]
  40cecc:	mov	x1, x21
  40ced0:	blr	x20
  40ced4:	cbz	w0, 40cee0 <ferror@plt+0x8eb0>
  40ced8:	ldr	x19, [x19, #8]
  40cedc:	cbnz	x19, 40cec8 <ferror@plt+0x8e98>
  40cee0:	mov	x0, x19
  40cee4:	ldp	x20, x19, [sp, #32]
  40cee8:	ldr	x21, [sp, #16]
  40ceec:	ldp	x29, x30, [sp], #48
  40cef0:	ret
  40cef4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40cef8:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40cefc:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  40cf00:	add	x0, x0, #0xa7f
  40cf04:	add	x1, x1, #0xf98
  40cf08:	add	x2, x2, #0xb53
  40cf0c:	bl	412a18 <ferror@plt+0xe9e8>
  40cf10:	b	40cee0 <ferror@plt+0x8eb0>
  40cf14:	cbz	x0, 40cf34 <ferror@plt+0x8f04>
  40cf18:	mov	x8, x0
  40cf1c:	mov	w0, wzr
  40cf20:	cmp	x8, x1
  40cf24:	b.eq	40cf38 <ferror@plt+0x8f08>  // b.none
  40cf28:	ldr	x8, [x8, #8]
  40cf2c:	add	w0, w0, #0x1
  40cf30:	cbnz	x8, 40cf20 <ferror@plt+0x8ef0>
  40cf34:	mov	w0, #0xffffffff            	// #-1
  40cf38:	ret
  40cf3c:	cbz	x0, 40cf60 <ferror@plt+0x8f30>
  40cf40:	mov	x8, x0
  40cf44:	mov	w0, wzr
  40cf48:	ldr	x9, [x8]
  40cf4c:	cmp	x9, x1
  40cf50:	b.eq	40cf64 <ferror@plt+0x8f34>  // b.none
  40cf54:	ldr	x8, [x8, #8]
  40cf58:	add	w0, w0, #0x1
  40cf5c:	cbnz	x8, 40cf48 <ferror@plt+0x8f18>
  40cf60:	mov	w0, #0xffffffff            	// #-1
  40cf64:	ret
  40cf68:	cbz	x0, 40cf7c <ferror@plt+0x8f4c>
  40cf6c:	mov	x8, x0
  40cf70:	ldr	x0, [x0, #16]
  40cf74:	cbnz	x0, 40cf6c <ferror@plt+0x8f3c>
  40cf78:	b	40cf80 <ferror@plt+0x8f50>
  40cf7c:	mov	x8, xzr
  40cf80:	mov	x0, x8
  40cf84:	ret
  40cf88:	mov	w8, wzr
  40cf8c:	cbz	x0, 40cf9c <ferror@plt+0x8f6c>
  40cf90:	ldr	x0, [x0, #8]
  40cf94:	add	w8, w8, #0x1
  40cf98:	cbnz	x0, 40cf90 <ferror@plt+0x8f60>
  40cf9c:	mov	w0, w8
  40cfa0:	ret
  40cfa4:	mov	x3, xzr
  40cfa8:	b	40cfac <ferror@plt+0x8f7c>
  40cfac:	stp	x29, x30, [sp, #-80]!
  40cfb0:	stp	x20, x19, [sp, #64]
  40cfb4:	mov	x19, x0
  40cfb8:	str	x25, [sp, #16]
  40cfbc:	stp	x24, x23, [sp, #32]
  40cfc0:	stp	x22, x21, [sp, #48]
  40cfc4:	mov	x29, sp
  40cfc8:	cbz	x2, 40d0b0 <ferror@plt+0x9080>
  40cfcc:	mov	x20, x1
  40cfd0:	cbz	x19, 40d060 <ferror@plt+0x9030>
  40cfd4:	ldr	x1, [x19]
  40cfd8:	mov	x22, x2
  40cfdc:	mov	x0, x20
  40cfe0:	mov	x2, x3
  40cfe4:	mov	x21, x3
  40cfe8:	blr	x22
  40cfec:	mov	x24, x19
  40cff0:	ldr	x8, [x24, #8]!
  40cff4:	cmp	w0, #0x0
  40cff8:	cset	w25, gt
  40cffc:	mov	x23, x19
  40d000:	cmp	w0, #0x1
  40d004:	b.lt	40d03c <ferror@plt+0x900c>  // b.tstop
  40d008:	cbz	x8, 40d03c <ferror@plt+0x900c>
  40d00c:	ldr	x1, [x8]
  40d010:	mov	x0, x20
  40d014:	mov	x2, x21
  40d018:	mov	x23, x8
  40d01c:	blr	x22
  40d020:	cmp	w0, #0x0
  40d024:	cset	w25, gt
  40d028:	cmp	w0, #0x1
  40d02c:	b.lt	40d038 <ferror@plt+0x9008>  // b.tstop
  40d030:	ldr	x8, [x23, #8]
  40d034:	cbnz	x8, 40d00c <ferror@plt+0x8fdc>
  40d038:	add	x24, x23, #0x8
  40d03c:	mov	w0, #0x18                  	// #24
  40d040:	bl	41a71c <ferror@plt+0x166ec>
  40d044:	str	x20, [x0]
  40d048:	cbz	w25, 40d074 <ferror@plt+0x9044>
  40d04c:	ldr	x8, [x23, #8]
  40d050:	cbnz	x8, 40d074 <ferror@plt+0x9044>
  40d054:	str	x0, [x24]
  40d058:	str	x23, [x0, #16]
  40d05c:	b	40d094 <ferror@plt+0x9064>
  40d060:	mov	w0, #0x18                  	// #24
  40d064:	bl	41a71c <ferror@plt+0x166ec>
  40d068:	mov	x19, x0
  40d06c:	str	x20, [x0]
  40d070:	b	40d094 <ferror@plt+0x9064>
  40d074:	ldr	x8, [x23, #16]
  40d078:	cbz	x8, 40d084 <ferror@plt+0x9054>
  40d07c:	str	x0, [x8, #8]
  40d080:	str	x8, [x0, #16]
  40d084:	cmp	x23, x19
  40d088:	csel	x19, x0, x19, eq  // eq = none
  40d08c:	str	x23, [x0, #8]
  40d090:	str	x0, [x23, #16]
  40d094:	mov	x0, x19
  40d098:	ldp	x20, x19, [sp, #64]
  40d09c:	ldp	x22, x21, [sp, #48]
  40d0a0:	ldp	x24, x23, [sp, #32]
  40d0a4:	ldr	x25, [sp, #16]
  40d0a8:	ldp	x29, x30, [sp], #80
  40d0ac:	ret
  40d0b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40d0b4:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  40d0b8:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  40d0bc:	add	x0, x0, #0xa7f
  40d0c0:	add	x1, x1, #0xffe
  40d0c4:	add	x2, x2, #0xb53
  40d0c8:	bl	412a18 <ferror@plt+0xe9e8>
  40d0cc:	b	40d094 <ferror@plt+0x9064>
  40d0d0:	b	40cfac <ferror@plt+0x8f7c>
  40d0d4:	mov	x2, xzr
  40d0d8:	b	40d0dc <ferror@plt+0x90ac>
  40d0dc:	sub	sp, sp, #0x60
  40d0e0:	stp	x29, x30, [sp, #32]
  40d0e4:	stp	x24, x23, [sp, #48]
  40d0e8:	stp	x22, x21, [sp, #64]
  40d0ec:	stp	x20, x19, [sp, #80]
  40d0f0:	add	x29, sp, #0x20
  40d0f4:	cbz	x0, 40d1dc <ferror@plt+0x91ac>
  40d0f8:	ldr	x22, [x0, #8]
  40d0fc:	cbz	x22, 40d1dc <ferror@plt+0x91ac>
  40d100:	ldr	x9, [x22, #8]
  40d104:	mov	x19, x2
  40d108:	mov	x20, x1
  40d10c:	mov	x8, x0
  40d110:	cbz	x9, 40d130 <ferror@plt+0x9100>
  40d114:	mov	x8, x0
  40d118:	ldr	x9, [x9, #8]
  40d11c:	cbz	x9, 40d12c <ferror@plt+0x90fc>
  40d120:	ldr	x9, [x9, #8]
  40d124:	ldr	x8, [x8, #8]
  40d128:	cbnz	x9, 40d118 <ferror@plt+0x90e8>
  40d12c:	ldr	x22, [x8, #8]
  40d130:	mov	x1, x20
  40d134:	mov	x2, x19
  40d138:	str	xzr, [x8, #8]
  40d13c:	bl	40d0dc <ferror@plt+0x90ac>
  40d140:	mov	x21, x0
  40d144:	mov	x0, x22
  40d148:	mov	x1, x20
  40d14c:	mov	x2, x19
  40d150:	bl	40d0dc <ferror@plt+0x90ac>
  40d154:	cmp	x21, #0x0
  40d158:	mov	x22, x0
  40d15c:	cset	w8, ne  // ne = any
  40d160:	add	x23, sp, #0x8
  40d164:	cbz	x21, 40d1c8 <ferror@plt+0x9198>
  40d168:	cbz	x22, 40d1c8 <ferror@plt+0x9198>
  40d16c:	mov	x24, xzr
  40d170:	add	x23, sp, #0x8
  40d174:	ldr	x0, [x21]
  40d178:	ldr	x1, [x22]
  40d17c:	mov	x2, x19
  40d180:	blr	x20
  40d184:	cmp	w0, #0x0
  40d188:	b.le	40d1a0 <ferror@plt+0x9170>
  40d18c:	str	x22, [x23, #8]
  40d190:	ldr	x8, [x22, #8]
  40d194:	mov	x23, x22
  40d198:	mov	x22, x8
  40d19c:	b	40d1b0 <ferror@plt+0x9180>
  40d1a0:	str	x21, [x23, #8]
  40d1a4:	ldr	x8, [x21, #8]
  40d1a8:	mov	x23, x21
  40d1ac:	mov	x21, x8
  40d1b0:	cmp	x21, #0x0
  40d1b4:	cset	w8, ne  // ne = any
  40d1b8:	str	x24, [x23, #16]
  40d1bc:	cbz	x22, 40d1c8 <ferror@plt+0x9198>
  40d1c0:	mov	x24, x23
  40d1c4:	cbnz	x21, 40d174 <ferror@plt+0x9144>
  40d1c8:	cmp	w8, #0x0
  40d1cc:	csel	x8, x21, x22, ne  // ne = any
  40d1d0:	str	x8, [x23, #8]
  40d1d4:	str	x23, [x8, #16]
  40d1d8:	ldr	x0, [sp, #16]
  40d1dc:	ldp	x20, x19, [sp, #80]
  40d1e0:	ldp	x22, x21, [sp, #64]
  40d1e4:	ldp	x24, x23, [sp, #48]
  40d1e8:	ldp	x29, x30, [sp, #32]
  40d1ec:	add	sp, sp, #0x60
  40d1f0:	ret
  40d1f4:	b	40d0dc <ferror@plt+0x90ac>
  40d1f8:	sub	sp, sp, #0x120
  40d1fc:	stp	x29, x30, [sp, #256]
  40d200:	add	x29, sp, #0x100
  40d204:	mov	x8, #0xffffffffffffffc8    	// #-56
  40d208:	mov	x9, sp
  40d20c:	sub	x10, x29, #0x78
  40d210:	movk	x8, #0xff80, lsl #32
  40d214:	add	x11, x29, #0x20
  40d218:	add	x9, x9, #0x80
  40d21c:	add	x10, x10, #0x38
  40d220:	stp	x9, x8, [x29, #-16]
  40d224:	stp	x11, x10, [x29, #-32]
  40d228:	stp	x1, x2, [x29, #-120]
  40d22c:	stp	x3, x4, [x29, #-104]
  40d230:	stp	x5, x6, [x29, #-88]
  40d234:	stur	x7, [x29, #-72]
  40d238:	stp	q0, q1, [sp]
  40d23c:	ldp	q0, q1, [x29, #-32]
  40d240:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40d244:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  40d248:	add	x0, x0, #0xa7f
  40d24c:	add	x2, x2, #0xfd8
  40d250:	sub	x3, x29, #0x40
  40d254:	mov	w1, #0x10                  	// #16
  40d258:	str	x28, [sp, #272]
  40d25c:	stp	q2, q3, [sp, #32]
  40d260:	stp	q4, q5, [sp, #64]
  40d264:	stp	q6, q7, [sp, #96]
  40d268:	stp	q0, q1, [x29, #-64]
  40d26c:	bl	412c74 <ferror@plt+0xec44>
  40d270:	ldr	x28, [sp, #272]
  40d274:	ldp	x29, x30, [sp, #256]
  40d278:	add	sp, sp, #0x120
  40d27c:	ret
  40d280:	ldr	w0, [x0, #100]
  40d284:	ret
  40d288:	ldr	w0, [x0, #100]
  40d28c:	ret
  40d290:	stp	x29, x30, [sp, #-32]!
  40d294:	str	x19, [sp, #16]
  40d298:	mov	x29, sp
  40d29c:	cbz	x1, 40d2b4 <ferror@plt+0x9284>
  40d2a0:	mov	x19, x0
  40d2a4:	mov	x0, x2
  40d2a8:	blr	x1
  40d2ac:	str	wzr, [x19, #100]
  40d2b0:	b	40d2c4 <ferror@plt+0x9294>
  40d2b4:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  40d2b8:	add	x0, x0, #0x2ea
  40d2bc:	bl	40fcf4 <ferror@plt+0xbcc4>
  40d2c0:	mov	w0, wzr
  40d2c4:	ldr	x19, [sp, #16]
  40d2c8:	ldp	x29, x30, [sp], #32
  40d2cc:	ret
  40d2d0:	stp	x29, x30, [sp, #-48]!
  40d2d4:	stp	x20, x19, [sp, #32]
  40d2d8:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  40d2dc:	add	x20, x20, #0xa20
  40d2e0:	mov	x19, x0
  40d2e4:	mov	x0, x20
  40d2e8:	str	x21, [sp, #16]
  40d2ec:	mov	x29, sp
  40d2f0:	bl	42a994 <ferror@plt+0x26964>
  40d2f4:	ldr	w0, [x19, #96]
  40d2f8:	bl	411b44 <ferror@plt+0xdb14>
  40d2fc:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  40d300:	ldr	x0, [x21, #2600]
  40d304:	mov	x1, x19
  40d308:	bl	41b8c8 <ferror@plt+0x17898>
  40d30c:	str	x0, [x21, #2600]
  40d310:	mov	x0, x20
  40d314:	ldp	x20, x19, [sp, #32]
  40d318:	ldr	x21, [sp, #16]
  40d31c:	ldp	x29, x30, [sp], #48
  40d320:	b	42aa50 <ferror@plt+0x26a20>
  40d324:	stp	x29, x30, [sp, #-32]!
  40d328:	stp	x20, x19, [sp, #16]
  40d32c:	mov	x29, sp
  40d330:	cbz	x1, 40d360 <ferror@plt+0x9330>
  40d334:	mov	x20, x0
  40d338:	mov	x0, x2
  40d33c:	blr	x1
  40d340:	mov	w19, w0
  40d344:	cbz	w0, 40d370 <ferror@plt+0x9340>
  40d348:	mov	x0, x20
  40d34c:	bl	410ac8 <ferror@plt+0xca98>
  40d350:	mov	x1, x0
  40d354:	mov	x0, x20
  40d358:	bl	410cf8 <ferror@plt+0xccc8>
  40d35c:	b	40d370 <ferror@plt+0x9340>
  40d360:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  40d364:	add	x0, x0, #0x276
  40d368:	bl	40fcf4 <ferror@plt+0xbcc4>
  40d36c:	mov	w19, wzr
  40d370:	mov	w0, w19
  40d374:	ldp	x20, x19, [sp, #16]
  40d378:	ldp	x29, x30, [sp], #32
  40d37c:	ret
  40d380:	ldr	w0, [x0, #104]
  40d384:	ret
  40d388:	ldr	w0, [x0, #104]
  40d38c:	ret
  40d390:	stp	x29, x30, [sp, #-16]!
  40d394:	mov	x29, sp
  40d398:	cbz	x1, 40d3b0 <ferror@plt+0x9380>
  40d39c:	mov	x8, x1
  40d3a0:	ldp	w9, w1, [x0, #96]
  40d3a4:	mov	w0, w9
  40d3a8:	blr	x8
  40d3ac:	b	40d3bc <ferror@plt+0x938c>
  40d3b0:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  40d3b4:	add	x0, x0, #0x340
  40d3b8:	bl	40fcf4 <ferror@plt+0xbcc4>
  40d3bc:	mov	w0, wzr
  40d3c0:	ldp	x29, x30, [sp], #16
  40d3c4:	ret
  40d3c8:	stp	x29, x30, [sp, #-48]!
  40d3cc:	stp	x20, x19, [sp, #32]
  40d3d0:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  40d3d4:	add	x20, x20, #0xa20
  40d3d8:	mov	x19, x0
  40d3dc:	mov	x0, x20
  40d3e0:	str	x21, [sp, #16]
  40d3e4:	mov	x29, sp
  40d3e8:	bl	42a994 <ferror@plt+0x26964>
  40d3ec:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  40d3f0:	ldr	x0, [x21, #2872]
  40d3f4:	mov	x1, x19
  40d3f8:	bl	41b8c8 <ferror@plt+0x17898>
  40d3fc:	str	x0, [x21, #2872]
  40d400:	mov	w0, #0x11                  	// #17
  40d404:	bl	411b44 <ferror@plt+0xdb14>
  40d408:	mov	x0, x20
  40d40c:	ldp	x20, x19, [sp, #32]
  40d410:	ldr	x21, [sp, #16]
  40d414:	ldp	x29, x30, [sp], #48
  40d418:	b	42aa50 <ferror@plt+0x26a20>
  40d41c:	mov	w0, #0x1                   	// #1
  40d420:	str	wzr, [x1]
  40d424:	ret
  40d428:	mov	w0, #0x1                   	// #1
  40d42c:	ret
  40d430:	cbz	x1, 40d43c <ferror@plt+0x940c>
  40d434:	mov	x0, x2
  40d438:	br	x1
  40d43c:	stp	x29, x30, [sp, #-16]!
  40d440:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  40d444:	add	x0, x0, #0x396
  40d448:	mov	x29, sp
  40d44c:	bl	40fcf4 <ferror@plt+0xbcc4>
  40d450:	mov	w0, wzr
  40d454:	ldp	x29, x30, [sp], #16
  40d458:	ret
  40d45c:	stp	x29, x30, [sp, #-16]!
  40d460:	mov	x29, sp
  40d464:	cbz	x0, 40d494 <ferror@plt+0x9464>
  40d468:	dmb	ish
  40d46c:	mov	x8, x0
  40d470:	ldr	w9, [x8, #48]!
  40d474:	cmp	w9, #0x1
  40d478:	b.lt	40d4a0 <ferror@plt+0x9470>  // b.tstop
  40d47c:	ldaxr	w9, [x8]
  40d480:	add	w9, w9, #0x1
  40d484:	stlxr	w10, w9, [x8]
  40d488:	cbnz	w10, 40d47c <ferror@plt+0x944c>
  40d48c:	ldp	x29, x30, [sp], #16
  40d490:	ret
  40d494:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40d498:	add	x2, x2, #0x258
  40d49c:	b	40d4a8 <ferror@plt+0x9478>
  40d4a0:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40d4a4:	add	x2, x2, #0x81
  40d4a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40d4ac:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40d4b0:	add	x0, x0, #0xa7f
  40d4b4:	add	x1, x1, #0x50
  40d4b8:	bl	412a18 <ferror@plt+0xe9e8>
  40d4bc:	mov	x0, xzr
  40d4c0:	b	40d48c <ferror@plt+0x945c>
  40d4c4:	sub	sp, sp, #0x50
  40d4c8:	stp	x29, x30, [sp, #32]
  40d4cc:	str	x21, [sp, #48]
  40d4d0:	stp	x20, x19, [sp, #64]
  40d4d4:	add	x29, sp, #0x20
  40d4d8:	cbz	x0, 40d60c <ferror@plt+0x95dc>
  40d4dc:	dmb	ish
  40d4e0:	mov	x8, x0
  40d4e4:	ldr	w9, [x8, #48]!
  40d4e8:	mov	x19, x0
  40d4ec:	cmp	w9, #0x1
  40d4f0:	b.lt	40d628 <ferror@plt+0x95f8>  // b.tstop
  40d4f4:	ldaxr	w9, [x8]
  40d4f8:	subs	w9, w9, #0x1
  40d4fc:	stlxr	w10, w9, [x8]
  40d500:	cbnz	w10, 40d4f4 <ferror@plt+0x94c4>
  40d504:	b.ne	40d5f8 <ferror@plt+0x95c8>  // b.any
  40d508:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  40d50c:	add	x20, x20, #0x9f8
  40d510:	mov	x0, x20
  40d514:	bl	42a994 <ferror@plt+0x26964>
  40d518:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  40d51c:	ldr	x0, [x21, #2560]
  40d520:	mov	x1, x19
  40d524:	bl	41b8c8 <ferror@plt+0x17898>
  40d528:	str	x0, [x21, #2560]
  40d52c:	mov	x0, x20
  40d530:	bl	42aa50 <ferror@plt+0x26a20>
  40d534:	mov	x0, x19
  40d538:	bl	42a994 <ferror@plt+0x26964>
  40d53c:	mov	w8, #0x1                   	// #1
  40d540:	str	x19, [sp]
  40d544:	stp	xzr, xzr, [sp, #16]
  40d548:	str	w8, [sp, #8]
  40d54c:	mov	x0, sp
  40d550:	add	x1, x29, #0x18
  40d554:	bl	40d648 <ferror@plt+0x9618>
  40d558:	cbz	w0, 40d574 <ferror@plt+0x9544>
  40d55c:	ldr	x0, [x29, #24]
  40d560:	mov	w2, #0x1                   	// #1
  40d564:	mov	x1, x19
  40d568:	str	xzr, [x0, #32]
  40d56c:	bl	40d710 <ferror@plt+0x96e0>
  40d570:	b	40d54c <ferror@plt+0x951c>
  40d574:	mov	x0, x19
  40d578:	bl	42aa50 <ferror@plt+0x26a20>
  40d57c:	ldr	x20, [x19, #80]
  40d580:	cbz	x20, 40d5a0 <ferror@plt+0x9570>
  40d584:	ldr	x1, [x20]
  40d588:	mov	w0, #0x18                  	// #24
  40d58c:	bl	41a7a0 <ferror@plt+0x16770>
  40d590:	ldr	x20, [x20, #8]
  40d594:	cbnz	x20, 40d584 <ferror@plt+0x9554>
  40d598:	ldr	x0, [x19, #80]
  40d59c:	b	40d5a4 <ferror@plt+0x9574>
  40d5a0:	mov	x0, xzr
  40d5a4:	bl	40c744 <ferror@plt+0x8714>
  40d5a8:	ldr	x0, [x19, #72]
  40d5ac:	cbz	x0, 40d5b4 <ferror@plt+0x9584>
  40d5b0:	bl	40b7d4 <ferror@plt+0x77a4>
  40d5b4:	mov	x0, x19
  40d5b8:	bl	42a96c <ferror@plt+0x2693c>
  40d5bc:	ldr	x0, [x19, #56]
  40d5c0:	mov	w1, #0x1                   	// #1
  40d5c4:	bl	42e62c <ferror@plt+0x2a5fc>
  40d5c8:	ldr	x0, [x19, #120]
  40d5cc:	bl	411d58 <ferror@plt+0xdd28>
  40d5d0:	ldr	x1, [x19, #96]
  40d5d4:	mov	w0, #0x20                  	// #32
  40d5d8:	mov	w2, #0x10                  	// #16
  40d5dc:	bl	41ae10 <ferror@plt+0x16de0>
  40d5e0:	ldr	x0, [x19, #136]
  40d5e4:	bl	429f80 <ferror@plt+0x25f50>
  40d5e8:	add	x0, x19, #0x8
  40d5ec:	bl	42ae18 <ferror@plt+0x26de8>
  40d5f0:	mov	x0, x19
  40d5f4:	bl	411d58 <ferror@plt+0xdd28>
  40d5f8:	ldp	x20, x19, [sp, #64]
  40d5fc:	ldr	x21, [sp, #48]
  40d600:	ldp	x29, x30, [sp, #32]
  40d604:	add	sp, sp, #0x50
  40d608:	ret
  40d60c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40d610:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40d614:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40d618:	add	x0, x0, #0xa7f
  40d61c:	add	x1, x1, #0xac
  40d620:	add	x2, x2, #0x258
  40d624:	b	40d640 <ferror@plt+0x9610>
  40d628:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40d62c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40d630:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40d634:	add	x0, x0, #0xa7f
  40d638:	add	x1, x1, #0xac
  40d63c:	add	x2, x2, #0x81
  40d640:	bl	412a18 <ferror@plt+0xe9e8>
  40d644:	b	40d5f8 <ferror@plt+0x95c8>
  40d648:	stp	x29, x30, [sp, #-48]!
  40d64c:	stp	x20, x19, [sp, #32]
  40d650:	mov	x20, x0
  40d654:	ldr	x0, [x0, #24]
  40d658:	mov	x19, x1
  40d65c:	str	x21, [sp, #16]
  40d660:	mov	x29, sp
  40d664:	cbz	x0, 40d670 <ferror@plt+0x9640>
  40d668:	ldr	x21, [x0, #72]
  40d66c:	cbnz	x21, 40d6ac <ferror@plt+0x967c>
  40d670:	ldr	x8, [x20, #16]
  40d674:	cbz	x8, 40d680 <ferror@plt+0x9650>
  40d678:	add	x8, x8, #0x8
  40d67c:	b	40d688 <ferror@plt+0x9658>
  40d680:	ldr	x8, [x20]
  40d684:	add	x8, x8, #0x50
  40d688:	ldr	x8, [x8]
  40d68c:	str	x8, [x20, #16]
  40d690:	cbz	x8, 40d6a4 <ferror@plt+0x9674>
  40d694:	ldr	x8, [x8]
  40d698:	ldr	x21, [x8]
  40d69c:	cbnz	x0, 40d6ac <ferror@plt+0x967c>
  40d6a0:	b	40d6d8 <ferror@plt+0x96a8>
  40d6a4:	mov	x21, xzr
  40d6a8:	cbz	x0, 40d6d8 <ferror@plt+0x96a8>
  40d6ac:	ldr	w8, [x20, #8]
  40d6b0:	cbz	w8, 40d6d8 <ferror@plt+0x96a8>
  40d6b4:	ldr	w8, [x0, #24]
  40d6b8:	cmp	w8, #0x2
  40d6bc:	b.cc	40d6cc <ferror@plt+0x969c>  // b.lo, b.ul, b.last
  40d6c0:	sub	w8, w8, #0x1
  40d6c4:	str	w8, [x0, #24]
  40d6c8:	b	40d6d8 <ferror@plt+0x96a8>
  40d6cc:	ldr	x1, [x20]
  40d6d0:	mov	w2, #0x1                   	// #1
  40d6d4:	bl	40ef4c <ferror@plt+0xaf1c>
  40d6d8:	str	x21, [x20, #24]
  40d6dc:	cbz	x21, 40d6f4 <ferror@plt+0x96c4>
  40d6e0:	ldr	w8, [x20, #8]
  40d6e4:	cbz	w8, 40d6f4 <ferror@plt+0x96c4>
  40d6e8:	ldr	w8, [x21, #24]
  40d6ec:	add	w8, w8, #0x1
  40d6f0:	str	w8, [x21, #24]
  40d6f4:	str	x21, [x19]
  40d6f8:	cmp	x21, #0x0
  40d6fc:	ldp	x20, x19, [sp, #32]
  40d700:	ldr	x21, [sp, #16]
  40d704:	cset	w0, ne  // ne = any
  40d708:	ldp	x29, x30, [sp], #48
  40d70c:	ret
  40d710:	stp	x29, x30, [sp, #-64]!
  40d714:	stp	x22, x21, [sp, #32]
  40d718:	stp	x20, x19, [sp, #48]
  40d71c:	mov	w20, w2
  40d720:	mov	x19, x1
  40d724:	mov	x21, x0
  40d728:	str	x23, [sp, #16]
  40d72c:	mov	x29, sp
  40d730:	cbnz	w2, 40d73c <ferror@plt+0x970c>
  40d734:	mov	x0, x19
  40d738:	bl	42a994 <ferror@plt+0x26964>
  40d73c:	ldr	w8, [x21, #44]
  40d740:	tbz	w8, #0, 40d7f8 <ferror@plt+0x97c8>
  40d744:	ldp	x22, x23, [x21]
  40d748:	and	w8, w8, #0xfffffffe
  40d74c:	str	w8, [x21, #44]
  40d750:	stp	xzr, xzr, [x21]
  40d754:	cbz	x23, 40d778 <ferror@plt+0x9748>
  40d758:	mov	x0, x19
  40d75c:	bl	42aa50 <ferror@plt+0x26a20>
  40d760:	ldr	x8, [x23, #8]
  40d764:	mov	x0, x22
  40d768:	blr	x8
  40d76c:	mov	x0, x19
  40d770:	bl	42a994 <ferror@plt+0x26964>
  40d774:	ldr	w8, [x21, #44]
  40d778:	tbnz	w8, #6, 40d7c8 <ferror@plt+0x9798>
  40d77c:	ldr	x22, [x21, #56]
  40d780:	cbz	x22, 40d798 <ferror@plt+0x9768>
  40d784:	ldr	x1, [x22]
  40d788:	mov	x0, x19
  40d78c:	bl	40e304 <ferror@plt+0xa2d4>
  40d790:	ldr	x22, [x22, #8]
  40d794:	cbnz	x22, 40d784 <ferror@plt+0x9754>
  40d798:	ldr	x8, [x21, #88]
  40d79c:	ldr	x22, [x8, #24]
  40d7a0:	cbz	x22, 40d7c8 <ferror@plt+0x9798>
  40d7a4:	ldr	x1, [x22]
  40d7a8:	mov	x0, x19
  40d7ac:	bl	40e304 <ferror@plt+0xa2d4>
  40d7b0:	ldr	x22, [x22, #8]
  40d7b4:	cbnz	x22, 40d7a4 <ferror@plt+0x9774>
  40d7b8:	b	40d7c8 <ferror@plt+0x9798>
  40d7bc:	ldr	x0, [x9]
  40d7c0:	mov	x1, x19
  40d7c4:	bl	40e878 <ferror@plt+0xa848>
  40d7c8:	ldr	x8, [x21, #88]
  40d7cc:	ldr	x9, [x8]
  40d7d0:	cbnz	x9, 40d7bc <ferror@plt+0x978c>
  40d7d4:	ldr	x8, [x8, #8]
  40d7d8:	cbz	x8, 40d7e8 <ferror@plt+0x97b8>
  40d7dc:	mov	x0, x21
  40d7e0:	mov	x1, x19
  40d7e4:	bl	40e878 <ferror@plt+0xa848>
  40d7e8:	mov	w2, #0x1                   	// #1
  40d7ec:	mov	x0, x21
  40d7f0:	mov	x1, x19
  40d7f4:	bl	40ef4c <ferror@plt+0xaf1c>
  40d7f8:	cbz	w20, 40d810 <ferror@plt+0x97e0>
  40d7fc:	ldp	x20, x19, [sp, #48]
  40d800:	ldp	x22, x21, [sp, #32]
  40d804:	ldr	x23, [sp, #16]
  40d808:	ldp	x29, x30, [sp], #64
  40d80c:	ret
  40d810:	mov	x0, x19
  40d814:	ldp	x20, x19, [sp, #48]
  40d818:	ldp	x22, x21, [sp, #32]
  40d81c:	ldr	x23, [sp, #16]
  40d820:	ldp	x29, x30, [sp], #64
  40d824:	b	42aa50 <ferror@plt+0x26a20>
  40d828:	stp	x29, x30, [sp, #-32]!
  40d82c:	str	x19, [sp, #16]
  40d830:	mov	x29, sp
  40d834:	mov	w19, w0
  40d838:	bl	40d84c <ferror@plt+0x981c>
  40d83c:	str	w19, [x0, #68]
  40d840:	ldr	x19, [sp, #16]
  40d844:	ldp	x29, x30, [sp], #32
  40d848:	ret
  40d84c:	stp	x29, x30, [sp, #-48]!
  40d850:	str	x21, [sp, #16]
  40d854:	stp	x20, x19, [sp, #32]
  40d858:	dmb	ish
  40d85c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  40d860:	ldr	x8, [x8, #2568]
  40d864:	mov	x29, sp
  40d868:	cbnz	x8, 40d88c <ferror@plt+0x985c>
  40d86c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40d870:	add	x0, x0, #0xa08
  40d874:	bl	423590 <ferror@plt+0x1f560>
  40d878:	cbz	w0, 40d88c <ferror@plt+0x985c>
  40d87c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40d880:	add	x0, x0, #0xa08
  40d884:	mov	w1, #0x1                   	// #1
  40d888:	bl	423638 <ferror@plt+0x1f608>
  40d88c:	mov	w0, #0xb8                  	// #184
  40d890:	bl	411ca8 <ferror@plt+0xdc78>
  40d894:	mov	x19, x0
  40d898:	bl	42a8d8 <ferror@plt+0x268a8>
  40d89c:	add	x0, x19, #0x8
  40d8a0:	bl	42ad80 <ferror@plt+0x26d50>
  40d8a4:	adrp	x9, 417000 <ferror@plt+0x12fd0>
  40d8a8:	mov	w8, #0x1                   	// #1
  40d8ac:	add	x9, x9, #0x30c
  40d8b0:	str	xzr, [x19, #24]
  40d8b4:	str	xzr, [x19, #40]
  40d8b8:	str	xzr, [x19, #80]
  40d8bc:	str	xzr, [x19, #120]
  40d8c0:	str	w8, [x19, #48]
  40d8c4:	str	w8, [x19, #68]
  40d8c8:	str	x9, [x19, #160]
  40d8cc:	str	wzr, [x19, #128]
  40d8d0:	bl	42e324 <ferror@plt+0x2a2f4>
  40d8d4:	str	x0, [x19, #56]
  40d8d8:	str	wzr, [x19, #176]
  40d8dc:	bl	429d7c <ferror@plt+0x25d4c>
  40d8e0:	add	x20, x19, #0x90
  40d8e4:	mov	x1, x20
  40d8e8:	str	x0, [x19, #136]
  40d8ec:	bl	429e80 <ferror@plt+0x25e50>
  40d8f0:	mov	x0, x19
  40d8f4:	mov	w1, wzr
  40d8f8:	mov	x2, x20
  40d8fc:	bl	40d940 <ferror@plt+0x9910>
  40d900:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  40d904:	add	x20, x20, #0x9f8
  40d908:	mov	x0, x20
  40d90c:	bl	42a994 <ferror@plt+0x26964>
  40d910:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  40d914:	ldr	x0, [x21, #2560]
  40d918:	mov	x1, x19
  40d91c:	bl	41b6a8 <ferror@plt+0x17678>
  40d920:	str	x0, [x21, #2560]
  40d924:	mov	x0, x20
  40d928:	bl	42aa50 <ferror@plt+0x26a20>
  40d92c:	mov	x0, x19
  40d930:	ldp	x20, x19, [sp, #32]
  40d934:	ldr	x21, [sp, #16]
  40d938:	ldp	x29, x30, [sp], #48
  40d93c:	ret
  40d940:	stp	x29, x30, [sp, #-48]!
  40d944:	stp	x20, x19, [sp, #32]
  40d948:	mov	x19, x0
  40d94c:	mov	w0, #0x20                  	// #32
  40d950:	str	x21, [sp, #16]
  40d954:	mov	x29, sp
  40d958:	mov	x21, x2
  40d95c:	mov	w20, w1
  40d960:	bl	419ddc <ferror@plt+0x15dac>
  40d964:	strh	wzr, [x21, #6]
  40d968:	str	x21, [x0]
  40d96c:	str	w20, [x0, #24]
  40d970:	mov	x8, x19
  40d974:	ldr	x9, [x8, #104]!
  40d978:	cbz	x9, 40d9a4 <ferror@plt+0x9974>
  40d97c:	ldr	w10, [x9, #24]
  40d980:	cmp	w10, w20
  40d984:	b.le	40d9b4 <ferror@plt+0x9984>
  40d988:	mov	x10, x9
  40d98c:	ldr	x9, [x9, #8]
  40d990:	cbz	x9, 40d9a8 <ferror@plt+0x9978>
  40d994:	ldr	w11, [x9, #24]
  40d998:	cmp	w11, w20
  40d99c:	b.gt	40d988 <ferror@plt+0x9958>
  40d9a0:	b	40d9b8 <ferror@plt+0x9988>
  40d9a4:	mov	x10, xzr
  40d9a8:	mov	x9, xzr
  40d9ac:	add	x11, x19, #0x60
  40d9b0:	b	40d9bc <ferror@plt+0x998c>
  40d9b4:	mov	x10, xzr
  40d9b8:	add	x11, x9, #0x10
  40d9bc:	str	x0, [x11]
  40d9c0:	stp	x9, x10, [x0, #8]
  40d9c4:	add	x9, x10, #0x8
  40d9c8:	cmp	x10, #0x0
  40d9cc:	csel	x8, x8, x9, eq  // eq = none
  40d9d0:	str	x0, [x8]
  40d9d4:	ldr	w8, [x19, #112]
  40d9d8:	mov	w9, #0x1                   	// #1
  40d9dc:	str	w9, [x19, #152]
  40d9e0:	ldr	x0, [x19, #136]
  40d9e4:	add	w8, w8, #0x1
  40d9e8:	str	w8, [x19, #112]
  40d9ec:	ldp	x20, x19, [sp, #32]
  40d9f0:	ldr	x21, [sp, #16]
  40d9f4:	ldp	x29, x30, [sp], #48
  40d9f8:	b	429ed0 <ferror@plt+0x25ea0>
  40d9fc:	stp	x29, x30, [sp, #-32]!
  40da00:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40da04:	add	x0, x0, #0xa10
  40da08:	str	x19, [sp, #16]
  40da0c:	mov	x29, sp
  40da10:	bl	42a994 <ferror@plt+0x26964>
  40da14:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  40da18:	ldr	x8, [x19, #2584]
  40da1c:	cbnz	x8, 40da28 <ferror@plt+0x99f8>
  40da20:	bl	40d84c <ferror@plt+0x981c>
  40da24:	str	x0, [x19, #2584]
  40da28:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40da2c:	add	x0, x0, #0xa10
  40da30:	bl	42aa50 <ferror@plt+0x26a20>
  40da34:	ldr	x0, [x19, #2584]
  40da38:	ldr	x19, [sp, #16]
  40da3c:	ldp	x29, x30, [sp], #32
  40da40:	ret
  40da44:	stp	x29, x30, [sp, #-32]!
  40da48:	stp	x20, x19, [sp, #16]
  40da4c:	mov	x29, sp
  40da50:	mov	x19, x0
  40da54:	bl	40db1c <ferror@plt+0x9aec>
  40da58:	cbz	w0, 40dad8 <ferror@plt+0x9aa8>
  40da5c:	bl	40d9fc <ferror@plt+0x99cc>
  40da60:	mov	x20, xzr
  40da64:	cbz	x19, 40da98 <ferror@plt+0x9a68>
  40da68:	cmp	x0, x19
  40da6c:	b.eq	40da98 <ferror@plt+0x9a68>  // b.none
  40da70:	dmb	ish
  40da74:	mov	x8, x19
  40da78:	ldr	w9, [x8, #48]!
  40da7c:	cmp	w9, #0x1
  40da80:	b.lt	40dafc <ferror@plt+0x9acc>  // b.tstop
  40da84:	ldaxr	w9, [x8]
  40da88:	add	w9, w9, #0x1
  40da8c:	stlxr	w10, w9, [x8]
  40da90:	cbnz	w10, 40da84 <ferror@plt+0x9a54>
  40da94:	mov	x20, x19
  40da98:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40da9c:	add	x0, x0, #0x698
  40daa0:	bl	42afd0 <ferror@plt+0x26fa0>
  40daa4:	mov	x19, x0
  40daa8:	cbnz	x0, 40dac4 <ferror@plt+0x9a94>
  40daac:	bl	4176b4 <ferror@plt+0x13684>
  40dab0:	mov	x19, x0
  40dab4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40dab8:	add	x0, x0, #0x698
  40dabc:	mov	x1, x19
  40dac0:	bl	42b09c <ferror@plt+0x2706c>
  40dac4:	mov	x0, x19
  40dac8:	mov	x1, x20
  40dacc:	ldp	x20, x19, [sp, #16]
  40dad0:	ldp	x29, x30, [sp], #32
  40dad4:	b	417ae8 <ferror@plt+0x13ab8>
  40dad8:	ldp	x20, x19, [sp, #16]
  40dadc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40dae0:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40dae4:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40dae8:	add	x0, x0, #0xa7f
  40daec:	add	x1, x1, #0xd6
  40daf0:	add	x2, x2, #0x10e
  40daf4:	ldp	x29, x30, [sp], #32
  40daf8:	b	412a18 <ferror@plt+0xe9e8>
  40dafc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40db00:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40db04:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40db08:	add	x0, x0, #0xa7f
  40db0c:	add	x1, x1, #0x50
  40db10:	add	x2, x2, #0x81
  40db14:	bl	412a18 <ferror@plt+0xe9e8>
  40db18:	b	40da94 <ferror@plt+0x9a64>
  40db1c:	stp	x29, x30, [sp, #-32]!
  40db20:	stp	x20, x19, [sp, #16]
  40db24:	mov	x29, sp
  40db28:	mov	x19, x0
  40db2c:	bl	4239ec <ferror@plt+0x1f9bc>
  40db30:	mov	x20, x0
  40db34:	cbnz	x19, 40db40 <ferror@plt+0x9b10>
  40db38:	bl	40d9fc <ferror@plt+0x99cc>
  40db3c:	mov	x19, x0
  40db40:	mov	x0, x19
  40db44:	bl	42a994 <ferror@plt+0x26964>
  40db48:	ldr	x8, [x19, #24]
  40db4c:	cbz	x8, 40db60 <ferror@plt+0x9b30>
  40db50:	cmp	x8, x20
  40db54:	b.eq	40db6c <ferror@plt+0x9b3c>  // b.none
  40db58:	mov	w20, wzr
  40db5c:	b	40db7c <ferror@plt+0x9b4c>
  40db60:	ldr	w8, [x19, #32]
  40db64:	str	x20, [x19, #24]
  40db68:	cbnz	w8, 40db94 <ferror@plt+0x9b64>
  40db6c:	ldr	w8, [x19, #32]
  40db70:	mov	w20, #0x1                   	// #1
  40db74:	add	w8, w8, #0x1
  40db78:	str	w8, [x19, #32]
  40db7c:	mov	x0, x19
  40db80:	bl	42aa50 <ferror@plt+0x26a20>
  40db84:	mov	w0, w20
  40db88:	ldp	x20, x19, [sp, #16]
  40db8c:	ldp	x29, x30, [sp], #32
  40db90:	ret
  40db94:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40db98:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40db9c:	adrp	x3, 439000 <ferror@plt+0x34fd0>
  40dba0:	adrp	x4, 439000 <ferror@plt+0x34fd0>
  40dba4:	add	x0, x0, #0xa7f
  40dba8:	add	x1, x1, #0x998
  40dbac:	add	x3, x3, #0xa1f
  40dbb0:	add	x4, x4, #0xa36
  40dbb4:	mov	w2, #0xc3c                 	// #3132
  40dbb8:	bl	421e64 <ferror@plt+0x1de34>
  40dbbc:	stp	x29, x30, [sp, #-32]!
  40dbc0:	stp	x20, x19, [sp, #16]
  40dbc4:	mov	x29, sp
  40dbc8:	mov	x19, x0
  40dbcc:	bl	40d9fc <ferror@plt+0x99cc>
  40dbd0:	cmp	x0, x19
  40dbd4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40dbd8:	add	x0, x0, #0x698
  40dbdc:	csel	x19, xzr, x19, eq  // eq = none
  40dbe0:	bl	42afd0 <ferror@plt+0x26fa0>
  40dbe4:	cbz	x0, 40dc28 <ferror@plt+0x9bf8>
  40dbe8:	mov	x20, x0
  40dbec:	bl	4183c0 <ferror@plt+0x14390>
  40dbf0:	cmp	x0, x19
  40dbf4:	b.ne	40dc44 <ferror@plt+0x9c14>  // b.any
  40dbf8:	mov	x0, x20
  40dbfc:	bl	417f60 <ferror@plt+0x13f30>
  40dc00:	mov	x0, x19
  40dc04:	bl	40dc68 <ferror@plt+0x9c38>
  40dc08:	cbz	x19, 40dc1c <ferror@plt+0x9bec>
  40dc0c:	mov	x0, x19
  40dc10:	ldp	x20, x19, [sp, #16]
  40dc14:	ldp	x29, x30, [sp], #32
  40dc18:	b	40d4c4 <ferror@plt+0x9494>
  40dc1c:	ldp	x20, x19, [sp, #16]
  40dc20:	ldp	x29, x30, [sp], #32
  40dc24:	ret
  40dc28:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40dc2c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40dc30:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  40dc34:	add	x0, x0, #0xa7f
  40dc38:	add	x1, x1, #0x11f
  40dc3c:	add	x2, x2, #0xfa6
  40dc40:	b	40dc5c <ferror@plt+0x9c2c>
  40dc44:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40dc48:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40dc4c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40dc50:	add	x0, x0, #0xa7f
  40dc54:	add	x1, x1, #0x11f
  40dc58:	add	x2, x2, #0x156
  40dc5c:	ldp	x20, x19, [sp, #16]
  40dc60:	ldp	x29, x30, [sp], #32
  40dc64:	b	412a18 <ferror@plt+0xe9e8>
  40dc68:	stp	x29, x30, [sp, #-48]!
  40dc6c:	stp	x20, x19, [sp, #32]
  40dc70:	mov	x19, x0
  40dc74:	str	x21, [sp, #16]
  40dc78:	mov	x29, sp
  40dc7c:	cbnz	x0, 40dc88 <ferror@plt+0x9c58>
  40dc80:	bl	40d9fc <ferror@plt+0x99cc>
  40dc84:	mov	x19, x0
  40dc88:	mov	x0, x19
  40dc8c:	bl	42a994 <ferror@plt+0x26964>
  40dc90:	ldr	w8, [x19, #32]
  40dc94:	subs	w8, w8, #0x1
  40dc98:	str	w8, [x19, #32]
  40dc9c:	b.eq	40dcb4 <ferror@plt+0x9c84>  // b.none
  40dca0:	mov	x0, x19
  40dca4:	ldp	x20, x19, [sp, #32]
  40dca8:	ldr	x21, [sp, #16]
  40dcac:	ldp	x29, x30, [sp], #48
  40dcb0:	b	42aa50 <ferror@plt+0x26a20>
  40dcb4:	ldr	x0, [x19, #40]
  40dcb8:	str	xzr, [x19, #24]
  40dcbc:	cbz	x0, 40dca0 <ferror@plt+0x9c70>
  40dcc0:	ldr	x20, [x0]
  40dcc4:	mov	x1, x0
  40dcc8:	ldr	x21, [x20, #8]
  40dccc:	bl	41b9ec <ferror@plt+0x179bc>
  40dcd0:	cmp	x21, x19
  40dcd4:	str	x0, [x19, #40]
  40dcd8:	b.eq	40dcf8 <ferror@plt+0x9cc8>  // b.none
  40dcdc:	ldr	x0, [x20, #8]
  40dce0:	bl	42a994 <ferror@plt+0x26964>
  40dce4:	ldr	x0, [x20]
  40dce8:	bl	42aee4 <ferror@plt+0x26eb4>
  40dcec:	ldr	x0, [x20, #8]
  40dcf0:	bl	42aa50 <ferror@plt+0x26a20>
  40dcf4:	b	40dca0 <ferror@plt+0x9c70>
  40dcf8:	ldr	x0, [x20]
  40dcfc:	bl	42aee4 <ferror@plt+0x26eb4>
  40dd00:	b	40dca0 <ferror@plt+0x9c70>
  40dd04:	stp	x29, x30, [sp, #-16]!
  40dd08:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40dd0c:	add	x0, x0, #0x698
  40dd10:	mov	x29, sp
  40dd14:	bl	42afd0 <ferror@plt+0x26fa0>
  40dd18:	cbz	x0, 40dd24 <ferror@plt+0x9cf4>
  40dd1c:	ldp	x29, x30, [sp], #16
  40dd20:	b	4183c0 <ferror@plt+0x14390>
  40dd24:	ldp	x29, x30, [sp], #16
  40dd28:	ret
  40dd2c:	stp	x29, x30, [sp, #-16]!
  40dd30:	mov	x29, sp
  40dd34:	bl	40dd04 <ferror@plt+0x9cd4>
  40dd38:	cbnz	x0, 40dd40 <ferror@plt+0x9d10>
  40dd3c:	bl	40d9fc <ferror@plt+0x99cc>
  40dd40:	ldp	x29, x30, [sp], #16
  40dd44:	b	40d45c <ferror@plt+0x942c>
  40dd48:	stp	x29, x30, [sp, #-32]!
  40dd4c:	stp	x20, x19, [sp, #16]
  40dd50:	mov	x29, sp
  40dd54:	cbz	x0, 40ddac <ferror@plt+0x9d7c>
  40dd58:	cmp	w1, #0x5f
  40dd5c:	b.ls	40ddc8 <ferror@plt+0x9d98>  // b.plast
  40dd60:	mov	x20, x0
  40dd64:	mov	w0, w1
  40dd68:	bl	411ca8 <ferror@plt+0xdc78>
  40dd6c:	mov	x19, x0
  40dd70:	mov	w0, #0x20                  	// #32
  40dd74:	bl	41a71c <ferror@plt+0x166ec>
  40dd78:	adrp	x8, 439000 <ferror@plt+0x34fd0>
  40dd7c:	ldr	d0, [x8, #72]
  40dd80:	mov	w8, #0x1                   	// #1
  40dd84:	mov	x9, #0xffffffffffffffff    	// #-1
  40dd88:	str	x0, [x19, #88]
  40dd8c:	str	x20, [x19, #16]
  40dd90:	str	w8, [x19, #24]
  40dd94:	str	d0, [x19, #40]
  40dd98:	str	x9, [x0, #16]
  40dd9c:	mov	x0, x19
  40dda0:	ldp	x20, x19, [sp, #16]
  40dda4:	ldp	x29, x30, [sp], #32
  40dda8:	ret
  40ddac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ddb0:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ddb4:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ddb8:	add	x0, x0, #0xa7f
  40ddbc:	add	x1, x1, #0x17b
  40ddc0:	add	x2, x2, #0x1a8
  40ddc4:	b	40dde0 <ferror@plt+0x9db0>
  40ddc8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ddcc:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ddd0:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ddd4:	add	x0, x0, #0xa7f
  40ddd8:	add	x1, x1, #0x17b
  40dddc:	add	x2, x2, #0x1bd
  40dde0:	bl	412a18 <ferror@plt+0xe9e8>
  40dde4:	mov	x19, xzr
  40dde8:	b	40dd9c <ferror@plt+0x9d6c>
  40ddec:	stp	x29, x30, [sp, #-32]!
  40ddf0:	stp	x20, x19, [sp, #16]
  40ddf4:	ldr	x8, [x0, #32]
  40ddf8:	mov	x29, sp
  40ddfc:	cbnz	x8, 40de50 <ferror@plt+0x9e20>
  40de00:	ldrb	w8, [x0, #44]
  40de04:	mov	x19, x0
  40de08:	tbz	w8, #0, 40de6c <ferror@plt+0x9e3c>
  40de0c:	mov	x20, x1
  40de10:	cbnz	x1, 40de1c <ferror@plt+0x9dec>
  40de14:	bl	40d9fc <ferror@plt+0x99cc>
  40de18:	mov	x20, x0
  40de1c:	mov	x0, x20
  40de20:	bl	42a994 <ferror@plt+0x26964>
  40de24:	mov	w2, #0x1                   	// #1
  40de28:	mov	x0, x19
  40de2c:	mov	x1, x20
  40de30:	bl	40de90 <ferror@plt+0x9e60>
  40de34:	mov	w19, w0
  40de38:	mov	x0, x20
  40de3c:	bl	42aa50 <ferror@plt+0x26a20>
  40de40:	mov	w0, w19
  40de44:	ldp	x20, x19, [sp, #16]
  40de48:	ldp	x29, x30, [sp], #32
  40de4c:	ret
  40de50:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40de54:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40de58:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40de5c:	add	x0, x0, #0xa7f
  40de60:	add	x1, x1, #0x1dd
  40de64:	add	x2, x2, #0x3a5
  40de68:	b	40de84 <ferror@plt+0x9e54>
  40de6c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40de70:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40de74:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40de78:	add	x0, x0, #0xa7f
  40de7c:	add	x1, x1, #0x1dd
  40de80:	add	x2, x2, #0x2b1
  40de84:	bl	412a18 <ferror@plt+0xe9e8>
  40de88:	mov	w0, wzr
  40de8c:	b	40de44 <ferror@plt+0x9e14>
  40de90:	sub	sp, sp, #0x60
  40de94:	stp	x29, x30, [sp, #32]
  40de98:	stp	x22, x21, [sp, #64]
  40de9c:	stp	x20, x19, [sp, #80]
  40dea0:	str	x1, [x0, #32]
  40dea4:	ldr	w22, [x1, #68]
  40dea8:	ldr	x8, [x1, #72]
  40deac:	mov	x20, x1
  40deb0:	mov	x19, x0
  40deb4:	cmn	w22, #0x1
  40deb8:	mov	w21, w2
  40debc:	str	x23, [sp, #48]
  40dec0:	add	x29, sp, #0x20
  40dec4:	b.eq	40ded8 <ferror@plt+0x9ea8>  // b.none
  40dec8:	cbnz	x8, 40dedc <ferror@plt+0x9eac>
  40decc:	add	w8, w22, #0x1
  40ded0:	str	w8, [x20, #68]
  40ded4:	b	40df08 <ferror@plt+0x9ed8>
  40ded8:	cbz	x8, 40dfd0 <ferror@plt+0x9fa0>
  40dedc:	bl	418f28 <ferror@plt+0x14ef8>
  40dee0:	cbz	w0, 40dedc <ferror@plt+0x9eac>
  40dee4:	mov	w22, w0
  40dee8:	ldr	x0, [x20, #72]
  40deec:	mov	w23, w22
  40def0:	mov	x1, x23
  40def4:	bl	40bc50 <ferror@plt+0x7c20>
  40def8:	cbnz	w0, 40dedc <ferror@plt+0x9eac>
  40defc:	ldr	x0, [x20, #72]
  40df00:	mov	x1, x23
  40df04:	bl	40bc44 <ferror@plt+0x7c14>
  40df08:	ldr	w8, [x19, #24]
  40df0c:	mov	x0, x19
  40df10:	mov	x1, x20
  40df14:	str	w22, [x19, #48]
  40df18:	add	w8, w8, #0x1
  40df1c:	str	w8, [x19, #24]
  40df20:	bl	4117b0 <ferror@plt+0xd780>
  40df24:	ldrb	w8, [x19, #44]
  40df28:	tbnz	w8, #6, 40df70 <ferror@plt+0x9f40>
  40df2c:	ldr	x22, [x19, #56]
  40df30:	cbz	x22, 40df4c <ferror@plt+0x9f1c>
  40df34:	ldr	w1, [x19, #40]
  40df38:	ldr	x2, [x22]
  40df3c:	mov	x0, x20
  40df40:	bl	40d940 <ferror@plt+0x9910>
  40df44:	ldr	x22, [x22, #8]
  40df48:	cbnz	x22, 40df34 <ferror@plt+0x9f04>
  40df4c:	ldr	x8, [x19, #88]
  40df50:	ldr	x22, [x8, #24]
  40df54:	cbz	x22, 40df70 <ferror@plt+0x9f40>
  40df58:	ldr	w1, [x19, #40]
  40df5c:	ldr	x2, [x22]
  40df60:	mov	x0, x20
  40df64:	bl	40d940 <ferror@plt+0x9910>
  40df68:	ldr	x22, [x22, #8]
  40df6c:	cbnz	x22, 40df58 <ferror@plt+0x9f28>
  40df70:	ldr	x8, [x19, #88]
  40df74:	ldr	x22, [x8]
  40df78:	cbz	x22, 40df94 <ferror@plt+0x9f64>
  40df7c:	ldr	x0, [x22]
  40df80:	mov	x1, x20
  40df84:	mov	w2, wzr
  40df88:	bl	40de90 <ferror@plt+0x9e60>
  40df8c:	ldr	x22, [x22, #8]
  40df90:	cbnz	x22, 40df7c <ferror@plt+0x9f4c>
  40df94:	cbz	w21, 40dfb4 <ferror@plt+0x9f84>
  40df98:	ldr	x21, [x20, #24]
  40df9c:	cbz	x21, 40dfb4 <ferror@plt+0x9f84>
  40dfa0:	bl	4239ec <ferror@plt+0x1f9bc>
  40dfa4:	cmp	x21, x0
  40dfa8:	b.eq	40dfb4 <ferror@plt+0x9f84>  // b.none
  40dfac:	ldr	x0, [x20, #136]
  40dfb0:	bl	429ed0 <ferror@plt+0x25ea0>
  40dfb4:	ldr	w0, [x19, #48]
  40dfb8:	ldp	x20, x19, [sp, #80]
  40dfbc:	ldp	x22, x21, [sp, #64]
  40dfc0:	ldr	x23, [sp, #48]
  40dfc4:	ldp	x29, x30, [sp, #32]
  40dfc8:	add	sp, sp, #0x60
  40dfcc:	ret
  40dfd0:	mov	x0, xzr
  40dfd4:	mov	x1, xzr
  40dfd8:	bl	40b07c <ferror@plt+0x704c>
  40dfdc:	str	x0, [x20, #72]
  40dfe0:	str	x20, [sp]
  40dfe4:	stp	xzr, xzr, [sp, #16]
  40dfe8:	str	wzr, [sp, #8]
  40dfec:	mov	x0, sp
  40dff0:	add	x1, x29, #0x18
  40dff4:	bl	40d648 <ferror@plt+0x9618>
  40dff8:	cbz	w0, 40e010 <ferror@plt+0x9fe0>
  40dffc:	ldr	x8, [x29, #24]
  40e000:	ldr	x0, [x20, #72]
  40e004:	ldr	w1, [x8, #48]
  40e008:	bl	40bc44 <ferror@plt+0x7c14>
  40e00c:	b	40dfec <ferror@plt+0x9fbc>
  40e010:	mov	w22, #0xffffffff            	// #-1
  40e014:	b	40df08 <ferror@plt+0x9ed8>
  40e018:	cbz	x0, 40e03c <ferror@plt+0xa00c>
  40e01c:	ldr	x1, [x0, #32]
  40e020:	cbz	x1, 40e02c <ferror@plt+0x9ffc>
  40e024:	mov	w2, wzr
  40e028:	b	40d710 <ferror@plt+0x96e0>
  40e02c:	ldr	w8, [x0, #44]
  40e030:	and	w8, w8, #0xfffffffe
  40e034:	str	w8, [x0, #44]
  40e038:	ret
  40e03c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e040:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e044:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e048:	add	x0, x0, #0xa7f
  40e04c:	add	x1, x1, #0x20e
  40e050:	add	x2, x2, #0x36f
  40e054:	b	412a18 <ferror@plt+0xe9e8>
  40e058:	stp	x29, x30, [sp, #-32]!
  40e05c:	stp	x20, x19, [sp, #16]
  40e060:	mov	x29, sp
  40e064:	cbz	x0, 40e094 <ferror@plt+0xa064>
  40e068:	mov	x19, x0
  40e06c:	ldr	x0, [x0, #32]
  40e070:	cbz	x0, 40e0b0 <ferror@plt+0xa080>
  40e074:	bl	42a994 <ferror@plt+0x26964>
  40e078:	ldr	x0, [x19, #32]
  40e07c:	ldr	w20, [x19, #48]
  40e080:	bl	42aa50 <ferror@plt+0x26a20>
  40e084:	mov	w0, w20
  40e088:	ldp	x20, x19, [sp, #16]
  40e08c:	ldp	x29, x30, [sp], #32
  40e090:	ret
  40e094:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e098:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e09c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e0a0:	add	x0, x0, #0xa7f
  40e0a4:	add	x1, x1, #0x22f
  40e0a8:	add	x2, x2, #0x36f
  40e0ac:	b	40e0c8 <ferror@plt+0xa098>
  40e0b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e0b4:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e0b8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e0bc:	add	x0, x0, #0xa7f
  40e0c0:	add	x1, x1, #0x22f
  40e0c4:	add	x2, x2, #0x250
  40e0c8:	bl	412a18 <ferror@plt+0xe9e8>
  40e0cc:	mov	w20, wzr
  40e0d0:	b	40e084 <ferror@plt+0xa054>
  40e0d4:	stp	x29, x30, [sp, #-32]!
  40e0d8:	str	x19, [sp, #16]
  40e0dc:	ldr	x19, [x0, #32]
  40e0e0:	mov	x29, sp
  40e0e4:	cbnz	x19, 40e0f0 <ferror@plt+0xa0c0>
  40e0e8:	ldrb	w8, [x0, #44]
  40e0ec:	tbz	w8, #0, 40e100 <ferror@plt+0xa0d0>
  40e0f0:	mov	x0, x19
  40e0f4:	ldr	x19, [sp, #16]
  40e0f8:	ldp	x29, x30, [sp], #32
  40e0fc:	ret
  40e100:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e104:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e108:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e10c:	add	x0, x0, #0xa7f
  40e110:	add	x1, x1, #0x268
  40e114:	add	x2, x2, #0x296
  40e118:	bl	412a18 <ferror@plt+0xe9e8>
  40e11c:	b	40e0f0 <ferror@plt+0xa0c0>
  40e120:	stp	x29, x30, [sp, #-48]!
  40e124:	str	x21, [sp, #16]
  40e128:	stp	x20, x19, [sp, #32]
  40e12c:	mov	x29, sp
  40e130:	cbz	x0, 40e1b4 <ferror@plt+0xa184>
  40e134:	mov	x19, x1
  40e138:	cbz	x1, 40e1d0 <ferror@plt+0xa1a0>
  40e13c:	ldrb	w8, [x0, #44]
  40e140:	mov	x20, x0
  40e144:	tbz	w8, #0, 40e1ec <ferror@plt+0xa1bc>
  40e148:	ldr	x21, [x20, #32]
  40e14c:	cbz	x21, 40e194 <ferror@plt+0xa164>
  40e150:	mov	x0, x21
  40e154:	bl	42a994 <ferror@plt+0x26964>
  40e158:	ldr	x0, [x20, #56]
  40e15c:	mov	x1, x19
  40e160:	bl	41b718 <ferror@plt+0x176e8>
  40e164:	ldrb	w8, [x20, #44]
  40e168:	str	x0, [x20, #56]
  40e16c:	tbnz	w8, #6, 40e180 <ferror@plt+0xa150>
  40e170:	ldr	w1, [x20, #40]
  40e174:	mov	x0, x21
  40e178:	mov	x2, x19
  40e17c:	bl	40d940 <ferror@plt+0x9910>
  40e180:	mov	x0, x21
  40e184:	ldp	x20, x19, [sp, #32]
  40e188:	ldr	x21, [sp, #16]
  40e18c:	ldp	x29, x30, [sp], #48
  40e190:	b	42aa50 <ferror@plt+0x26a20>
  40e194:	ldr	x0, [x20, #56]
  40e198:	mov	x1, x19
  40e19c:	bl	41b718 <ferror@plt+0x176e8>
  40e1a0:	str	x0, [x20, #56]
  40e1a4:	ldp	x20, x19, [sp, #32]
  40e1a8:	ldr	x21, [sp, #16]
  40e1ac:	ldp	x29, x30, [sp], #48
  40e1b0:	ret
  40e1b4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e1b8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e1bc:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e1c0:	add	x0, x0, #0xa7f
  40e1c4:	add	x1, x1, #0x2cc
  40e1c8:	add	x2, x2, #0x36f
  40e1cc:	b	40e204 <ferror@plt+0xa1d4>
  40e1d0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e1d4:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e1d8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e1dc:	add	x0, x0, #0xa7f
  40e1e0:	add	x1, x1, #0x2cc
  40e1e4:	add	x2, x2, #0x2f9
  40e1e8:	b	40e204 <ferror@plt+0xa1d4>
  40e1ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e1f0:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e1f4:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e1f8:	add	x0, x0, #0xa7f
  40e1fc:	add	x1, x1, #0x2cc
  40e200:	add	x2, x2, #0x2b1
  40e204:	ldp	x20, x19, [sp, #32]
  40e208:	ldr	x21, [sp, #16]
  40e20c:	ldp	x29, x30, [sp], #48
  40e210:	b	412a18 <ferror@plt+0xe9e8>
  40e214:	stp	x29, x30, [sp, #-48]!
  40e218:	str	x21, [sp, #16]
  40e21c:	stp	x20, x19, [sp, #32]
  40e220:	mov	x29, sp
  40e224:	cbz	x0, 40e2a4 <ferror@plt+0xa274>
  40e228:	mov	x19, x1
  40e22c:	cbz	x1, 40e2c0 <ferror@plt+0xa290>
  40e230:	ldrb	w8, [x0, #44]
  40e234:	mov	x20, x0
  40e238:	tbz	w8, #0, 40e2dc <ferror@plt+0xa2ac>
  40e23c:	ldr	x21, [x20, #32]
  40e240:	cbz	x21, 40e284 <ferror@plt+0xa254>
  40e244:	mov	x0, x21
  40e248:	bl	42a994 <ferror@plt+0x26964>
  40e24c:	ldr	x0, [x20, #56]
  40e250:	mov	x1, x19
  40e254:	bl	41b8c8 <ferror@plt+0x17898>
  40e258:	ldrb	w8, [x20, #44]
  40e25c:	str	x0, [x20, #56]
  40e260:	tbnz	w8, #6, 40e270 <ferror@plt+0xa240>
  40e264:	mov	x0, x21
  40e268:	mov	x1, x19
  40e26c:	bl	40e304 <ferror@plt+0xa2d4>
  40e270:	mov	x0, x21
  40e274:	ldp	x20, x19, [sp, #32]
  40e278:	ldr	x21, [sp, #16]
  40e27c:	ldp	x29, x30, [sp], #48
  40e280:	b	42aa50 <ferror@plt+0x26a20>
  40e284:	ldr	x0, [x20, #56]
  40e288:	mov	x1, x19
  40e28c:	bl	41b8c8 <ferror@plt+0x17898>
  40e290:	str	x0, [x20, #56]
  40e294:	ldp	x20, x19, [sp, #32]
  40e298:	ldr	x21, [sp, #16]
  40e29c:	ldp	x29, x30, [sp], #48
  40e2a0:	ret
  40e2a4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e2a8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e2ac:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e2b0:	add	x0, x0, #0xa7f
  40e2b4:	add	x1, x1, #0x304
  40e2b8:	add	x2, x2, #0x36f
  40e2bc:	b	40e2f4 <ferror@plt+0xa2c4>
  40e2c0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e2c4:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e2c8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e2cc:	add	x0, x0, #0xa7f
  40e2d0:	add	x1, x1, #0x304
  40e2d4:	add	x2, x2, #0x2f9
  40e2d8:	b	40e2f4 <ferror@plt+0xa2c4>
  40e2dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e2e0:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e2e4:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e2e8:	add	x0, x0, #0xa7f
  40e2ec:	add	x1, x1, #0x304
  40e2f0:	add	x2, x2, #0x2b1
  40e2f4:	ldp	x20, x19, [sp, #32]
  40e2f8:	ldr	x21, [sp, #16]
  40e2fc:	ldp	x29, x30, [sp], #48
  40e300:	b	412a18 <ferror@plt+0xe9e8>
  40e304:	stp	x29, x30, [sp, #-32]!
  40e308:	str	x19, [sp, #16]
  40e30c:	mov	x9, x0
  40e310:	ldr	x11, [x9, #96]!
  40e314:	mov	x8, x1
  40e318:	mov	x19, x0
  40e31c:	mov	x12, xzr
  40e320:	mov	x29, sp
  40e324:	cbz	x11, 40e37c <ferror@plt+0xa34c>
  40e328:	mov	x10, x12
  40e32c:	ldr	x12, [x11]
  40e330:	mov	x1, x11
  40e334:	ldr	x11, [x11, #16]
  40e338:	cmp	x12, x8
  40e33c:	mov	x12, x1
  40e340:	b.ne	40e324 <ferror@plt+0xa2f4>  // b.any
  40e344:	add	x8, x10, #0x10
  40e348:	cmp	x10, #0x0
  40e34c:	add	x12, x11, #0x8
  40e350:	add	x13, x19, #0x68
  40e354:	csel	x8, x9, x8, eq  // eq = none
  40e358:	cmp	x11, #0x0
  40e35c:	str	x11, [x8]
  40e360:	csel	x8, x13, x12, eq  // eq = none
  40e364:	mov	w0, #0x20                  	// #32
  40e368:	str	x10, [x8]
  40e36c:	bl	41a7a0 <ferror@plt+0x16770>
  40e370:	ldr	w8, [x19, #112]
  40e374:	sub	w8, w8, #0x1
  40e378:	str	w8, [x19, #112]
  40e37c:	mov	w8, #0x1                   	// #1
  40e380:	ldr	x0, [x19, #136]
  40e384:	str	w8, [x19, #152]
  40e388:	ldr	x19, [sp, #16]
  40e38c:	ldp	x29, x30, [sp], #32
  40e390:	b	429ed0 <ferror@plt+0x25ea0>
  40e394:	stp	x29, x30, [sp, #-48]!
  40e398:	stp	x22, x21, [sp, #16]
  40e39c:	stp	x20, x19, [sp, #32]
  40e3a0:	mov	x29, sp
  40e3a4:	cbz	x0, 40e46c <ferror@plt+0xa43c>
  40e3a8:	mov	x19, x1
  40e3ac:	cbz	x1, 40e488 <ferror@plt+0xa458>
  40e3b0:	ldrb	w8, [x0, #44]
  40e3b4:	mov	x20, x0
  40e3b8:	tbz	w8, #0, 40e4a4 <ferror@plt+0xa474>
  40e3bc:	ldrb	w8, [x19, #44]
  40e3c0:	tbz	w8, #0, 40e4c0 <ferror@plt+0xa490>
  40e3c4:	ldr	x8, [x19, #32]
  40e3c8:	cbnz	x8, 40e4dc <ferror@plt+0xa4ac>
  40e3cc:	ldr	x8, [x19, #88]
  40e3d0:	ldr	x8, [x8, #8]
  40e3d4:	cbnz	x8, 40e4f8 <ferror@plt+0xa4c8>
  40e3d8:	ldr	x21, [x20, #32]
  40e3dc:	cbz	x21, 40e3e8 <ferror@plt+0xa3b8>
  40e3e0:	mov	x0, x21
  40e3e4:	bl	42a994 <ferror@plt+0x26964>
  40e3e8:	ldr	x8, [x20, #88]
  40e3ec:	mov	x0, x19
  40e3f0:	ldr	x22, [x8]
  40e3f4:	bl	40e520 <ferror@plt+0xa4f0>
  40e3f8:	mov	x1, x0
  40e3fc:	mov	x0, x22
  40e400:	bl	41b718 <ferror@plt+0x176e8>
  40e404:	ldr	x8, [x20, #88]
  40e408:	mov	x1, xzr
  40e40c:	str	x0, [x8]
  40e410:	ldr	x8, [x19, #88]
  40e414:	mov	x0, x19
  40e418:	str	x20, [x8, #8]
  40e41c:	ldr	w2, [x20, #40]
  40e420:	bl	40e598 <ferror@plt+0xa568>
  40e424:	ldrb	w8, [x20, #44]
  40e428:	tbz	w8, #6, 40e434 <ferror@plt+0xa404>
  40e42c:	mov	x0, x19
  40e430:	bl	40e6b4 <ferror@plt+0xa684>
  40e434:	cbz	x21, 40e45c <ferror@plt+0xa42c>
  40e438:	mov	w2, #0x1                   	// #1
  40e43c:	mov	x0, x19
  40e440:	mov	x1, x21
  40e444:	bl	40de90 <ferror@plt+0x9e60>
  40e448:	mov	x0, x21
  40e44c:	ldp	x20, x19, [sp, #32]
  40e450:	ldp	x22, x21, [sp, #16]
  40e454:	ldp	x29, x30, [sp], #48
  40e458:	b	42aa50 <ferror@plt+0x26a20>
  40e45c:	ldp	x20, x19, [sp, #32]
  40e460:	ldp	x22, x21, [sp, #16]
  40e464:	ldp	x29, x30, [sp], #48
  40e468:	ret
  40e46c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e470:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e474:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e478:	add	x0, x0, #0xa7f
  40e47c:	add	x1, x1, #0x334
  40e480:	add	x2, x2, #0x36f
  40e484:	b	40e510 <ferror@plt+0xa4e0>
  40e488:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e48c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e490:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e494:	add	x0, x0, #0xa7f
  40e498:	add	x1, x1, #0x334
  40e49c:	add	x2, x2, #0x369
  40e4a0:	b	40e510 <ferror@plt+0xa4e0>
  40e4a4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e4a8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e4ac:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e4b0:	add	x0, x0, #0xa7f
  40e4b4:	add	x1, x1, #0x334
  40e4b8:	add	x2, x2, #0x2b1
  40e4bc:	b	40e510 <ferror@plt+0xa4e0>
  40e4c0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e4c4:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e4c8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e4cc:	add	x0, x0, #0xa7f
  40e4d0:	add	x1, x1, #0x334
  40e4d4:	add	x2, x2, #0x37e
  40e4d8:	b	40e510 <ferror@plt+0xa4e0>
  40e4dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e4e0:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e4e4:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e4e8:	add	x0, x0, #0xa7f
  40e4ec:	add	x1, x1, #0x334
  40e4f0:	add	x2, x2, #0x39f
  40e4f4:	b	40e510 <ferror@plt+0xa4e0>
  40e4f8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e4fc:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e500:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e504:	add	x0, x0, #0xa7f
  40e508:	add	x1, x1, #0x334
  40e50c:	add	x2, x2, #0x3bd
  40e510:	ldp	x20, x19, [sp, #32]
  40e514:	ldp	x22, x21, [sp, #16]
  40e518:	ldp	x29, x30, [sp], #48
  40e51c:	b	412a18 <ferror@plt+0xe9e8>
  40e520:	stp	x29, x30, [sp, #-32]!
  40e524:	stp	x20, x19, [sp, #16]
  40e528:	mov	x19, x0
  40e52c:	mov	x29, sp
  40e530:	cbz	x0, 40e578 <ferror@plt+0xa548>
  40e534:	ldr	x20, [x19, #32]
  40e538:	cbz	x20, 40e55c <ferror@plt+0xa52c>
  40e53c:	mov	x0, x20
  40e540:	bl	42a994 <ferror@plt+0x26964>
  40e544:	ldr	w8, [x19, #24]
  40e548:	mov	x0, x20
  40e54c:	add	w8, w8, #0x1
  40e550:	str	w8, [x19, #24]
  40e554:	bl	42aa50 <ferror@plt+0x26a20>
  40e558:	b	40e568 <ferror@plt+0xa538>
  40e55c:	ldr	w8, [x19, #24]
  40e560:	add	w8, w8, #0x1
  40e564:	str	w8, [x19, #24]
  40e568:	mov	x0, x19
  40e56c:	ldp	x20, x19, [sp, #16]
  40e570:	ldp	x29, x30, [sp], #32
  40e574:	ret
  40e578:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e57c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e580:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e584:	add	x0, x0, #0xa7f
  40e588:	add	x1, x1, #0x701
  40e58c:	add	x2, x2, #0x36f
  40e590:	bl	412a18 <ferror@plt+0xe9e8>
  40e594:	b	40e568 <ferror@plt+0xa538>
  40e598:	stp	x29, x30, [sp, #-48]!
  40e59c:	stp	x22, x21, [sp, #16]
  40e5a0:	stp	x20, x19, [sp, #32]
  40e5a4:	ldr	x8, [x0, #88]
  40e5a8:	mov	w19, w2
  40e5ac:	mov	x21, x0
  40e5b0:	mov	x20, x1
  40e5b4:	ldr	x8, [x8, #8]
  40e5b8:	mov	x29, sp
  40e5bc:	cbz	x8, 40e5cc <ferror@plt+0xa59c>
  40e5c0:	ldr	w8, [x8, #40]
  40e5c4:	cmp	w8, w19
  40e5c8:	b.ne	40e68c <ferror@plt+0xa65c>  // b.any
  40e5cc:	cbz	x20, 40e654 <ferror@plt+0xa624>
  40e5d0:	ldr	x1, [x21, #32]
  40e5d4:	mov	x0, x21
  40e5d8:	bl	411944 <ferror@plt+0xd914>
  40e5dc:	ldr	x1, [x21, #32]
  40e5e0:	mov	x0, x21
  40e5e4:	str	w19, [x21, #40]
  40e5e8:	bl	4117b0 <ferror@plt+0xd780>
  40e5ec:	ldrb	w8, [x21, #44]
  40e5f0:	tbnz	w8, #6, 40e658 <ferror@plt+0xa628>
  40e5f4:	ldr	x22, [x21, #56]
  40e5f8:	cbz	x22, 40e620 <ferror@plt+0xa5f0>
  40e5fc:	ldr	x1, [x22]
  40e600:	mov	x0, x20
  40e604:	bl	40e304 <ferror@plt+0xa2d4>
  40e608:	ldr	x2, [x22]
  40e60c:	mov	x0, x20
  40e610:	mov	w1, w19
  40e614:	bl	40d940 <ferror@plt+0x9910>
  40e618:	ldr	x22, [x22, #8]
  40e61c:	cbnz	x22, 40e5fc <ferror@plt+0xa5cc>
  40e620:	ldr	x8, [x21, #88]
  40e624:	ldr	x22, [x8, #24]
  40e628:	cbz	x22, 40e658 <ferror@plt+0xa628>
  40e62c:	ldr	x1, [x22]
  40e630:	mov	x0, x20
  40e634:	bl	40e304 <ferror@plt+0xa2d4>
  40e638:	ldr	x2, [x22]
  40e63c:	mov	x0, x20
  40e640:	mov	w1, w19
  40e644:	bl	40d940 <ferror@plt+0x9910>
  40e648:	ldr	x22, [x22, #8]
  40e64c:	cbnz	x22, 40e62c <ferror@plt+0xa5fc>
  40e650:	b	40e658 <ferror@plt+0xa628>
  40e654:	str	w19, [x21, #40]
  40e658:	ldr	x8, [x21, #88]
  40e65c:	ldr	x21, [x8]
  40e660:	cbz	x21, 40e67c <ferror@plt+0xa64c>
  40e664:	ldr	x0, [x21]
  40e668:	mov	x1, x20
  40e66c:	mov	w2, w19
  40e670:	bl	40e598 <ferror@plt+0xa568>
  40e674:	ldr	x21, [x21, #8]
  40e678:	cbnz	x21, 40e664 <ferror@plt+0xa634>
  40e67c:	ldp	x20, x19, [sp, #32]
  40e680:	ldp	x22, x21, [sp, #16]
  40e684:	ldp	x29, x30, [sp], #48
  40e688:	ret
  40e68c:	ldp	x20, x19, [sp, #32]
  40e690:	ldp	x22, x21, [sp, #16]
  40e694:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e698:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  40e69c:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  40e6a0:	add	x0, x0, #0xa7f
  40e6a4:	add	x1, x1, #0x2d
  40e6a8:	add	x2, x2, #0x72
  40e6ac:	ldp	x29, x30, [sp], #48
  40e6b0:	b	412a18 <ferror@plt+0xe9e8>
  40e6b4:	stp	x29, x30, [sp, #-32]!
  40e6b8:	stp	x20, x19, [sp, #16]
  40e6bc:	ldr	w8, [x0, #44]
  40e6c0:	mov	x29, sp
  40e6c4:	tbnz	w8, #6, 40e748 <ferror@plt+0xa718>
  40e6c8:	mov	x19, x0
  40e6cc:	ldr	x0, [x0, #32]
  40e6d0:	orr	w8, w8, #0x40
  40e6d4:	str	w8, [x19, #44]
  40e6d8:	cbz	x0, 40e71c <ferror@plt+0xa6ec>
  40e6dc:	ldr	x20, [x19, #56]
  40e6e0:	cbz	x20, 40e6fc <ferror@plt+0xa6cc>
  40e6e4:	ldr	x1, [x20]
  40e6e8:	bl	40e304 <ferror@plt+0xa2d4>
  40e6ec:	ldr	x20, [x20, #8]
  40e6f0:	cbz	x20, 40e6fc <ferror@plt+0xa6cc>
  40e6f4:	ldr	x0, [x19, #32]
  40e6f8:	b	40e6e4 <ferror@plt+0xa6b4>
  40e6fc:	ldr	x8, [x19, #88]
  40e700:	ldr	x20, [x8, #24]
  40e704:	cbz	x20, 40e71c <ferror@plt+0xa6ec>
  40e708:	ldr	x0, [x19, #32]
  40e70c:	ldr	x1, [x20]
  40e710:	bl	40e304 <ferror@plt+0xa2d4>
  40e714:	ldr	x20, [x20, #8]
  40e718:	cbnz	x20, 40e708 <ferror@plt+0xa6d8>
  40e71c:	ldr	x8, [x19, #88]
  40e720:	cbz	x8, 40e73c <ferror@plt+0xa70c>
  40e724:	ldr	x19, [x8]
  40e728:	cbz	x19, 40e73c <ferror@plt+0xa70c>
  40e72c:	ldr	x0, [x19]
  40e730:	bl	40e6b4 <ferror@plt+0xa684>
  40e734:	ldr	x19, [x19, #8]
  40e738:	cbnz	x19, 40e72c <ferror@plt+0xa6fc>
  40e73c:	ldp	x20, x19, [sp, #16]
  40e740:	ldp	x29, x30, [sp], #32
  40e744:	ret
  40e748:	ldp	x20, x19, [sp, #16]
  40e74c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e750:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  40e754:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  40e758:	add	x0, x0, #0xa7f
  40e75c:	add	x1, x1, #0x1a6
  40e760:	add	x2, x2, #0x1c3
  40e764:	ldp	x29, x30, [sp], #32
  40e768:	b	412a18 <ferror@plt+0xe9e8>
  40e76c:	stp	x29, x30, [sp, #-32]!
  40e770:	stp	x20, x19, [sp, #16]
  40e774:	mov	x29, sp
  40e778:	cbz	x0, 40e7e4 <ferror@plt+0xa7b4>
  40e77c:	mov	x19, x1
  40e780:	cbz	x1, 40e800 <ferror@plt+0xa7d0>
  40e784:	ldr	x8, [x19, #88]
  40e788:	ldr	x8, [x8, #8]
  40e78c:	cmp	x8, x0
  40e790:	b.ne	40e81c <ferror@plt+0xa7ec>  // b.any
  40e794:	ldrb	w8, [x0, #44]
  40e798:	tbz	w8, #0, 40e838 <ferror@plt+0xa808>
  40e79c:	ldrb	w8, [x19, #44]
  40e7a0:	tbz	w8, #0, 40e854 <ferror@plt+0xa824>
  40e7a4:	ldr	x20, [x0, #32]
  40e7a8:	cbz	x20, 40e7d0 <ferror@plt+0xa7a0>
  40e7ac:	mov	x0, x20
  40e7b0:	bl	42a994 <ferror@plt+0x26964>
  40e7b4:	mov	x0, x19
  40e7b8:	mov	x1, x20
  40e7bc:	bl	40e878 <ferror@plt+0xa848>
  40e7c0:	mov	x0, x20
  40e7c4:	ldp	x20, x19, [sp, #16]
  40e7c8:	ldp	x29, x30, [sp], #32
  40e7cc:	b	42aa50 <ferror@plt+0x26a20>
  40e7d0:	mov	x0, x19
  40e7d4:	ldp	x20, x19, [sp, #16]
  40e7d8:	mov	x1, xzr
  40e7dc:	ldp	x29, x30, [sp], #32
  40e7e0:	b	40e878 <ferror@plt+0xa848>
  40e7e4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e7e8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e7ec:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e7f0:	add	x0, x0, #0xa7f
  40e7f4:	add	x1, x1, #0x3e7
  40e7f8:	add	x2, x2, #0x36f
  40e7fc:	b	40e86c <ferror@plt+0xa83c>
  40e800:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e804:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e808:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e80c:	add	x0, x0, #0xa7f
  40e810:	add	x1, x1, #0x3e7
  40e814:	add	x2, x2, #0x369
  40e818:	b	40e86c <ferror@plt+0xa83c>
  40e81c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e820:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e824:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e828:	add	x0, x0, #0xa7f
  40e82c:	add	x1, x1, #0x3e7
  40e830:	add	x2, x2, #0x41f
  40e834:	b	40e86c <ferror@plt+0xa83c>
  40e838:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e83c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e840:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e844:	add	x0, x0, #0xa7f
  40e848:	add	x1, x1, #0x3e7
  40e84c:	add	x2, x2, #0x2b1
  40e850:	b	40e86c <ferror@plt+0xa83c>
  40e854:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e858:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e85c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e860:	add	x0, x0, #0xa7f
  40e864:	add	x1, x1, #0x3e7
  40e868:	add	x2, x2, #0x37e
  40e86c:	ldp	x20, x19, [sp, #16]
  40e870:	ldp	x29, x30, [sp], #32
  40e874:	b	412a18 <ferror@plt+0xe9e8>
  40e878:	stp	x29, x30, [sp, #-48]!
  40e87c:	stp	x20, x19, [sp, #32]
  40e880:	ldr	x8, [x0, #88]
  40e884:	str	x21, [sp, #16]
  40e888:	mov	x19, x0
  40e88c:	mov	x20, x1
  40e890:	ldr	x21, [x8, #8]
  40e894:	mov	x1, x19
  40e898:	mov	x29, sp
  40e89c:	ldr	x8, [x21, #88]
  40e8a0:	ldr	x0, [x8]
  40e8a4:	bl	41b8c8 <ferror@plt+0x17898>
  40e8a8:	ldr	x8, [x21, #88]
  40e8ac:	mov	w2, #0x1                   	// #1
  40e8b0:	mov	x1, x20
  40e8b4:	str	x0, [x8]
  40e8b8:	ldr	x8, [x19, #88]
  40e8bc:	mov	x0, x19
  40e8c0:	str	xzr, [x8, #8]
  40e8c4:	bl	40d710 <ferror@plt+0x96e0>
  40e8c8:	mov	x0, x19
  40e8cc:	mov	x1, x20
  40e8d0:	ldp	x20, x19, [sp, #32]
  40e8d4:	ldr	x21, [sp, #16]
  40e8d8:	mov	w2, #0x1                   	// #1
  40e8dc:	ldp	x29, x30, [sp], #48
  40e8e0:	b	40ef4c <ferror@plt+0xaf1c>
  40e8e4:	stp	x29, x30, [sp, #-64]!
  40e8e8:	stp	x24, x23, [sp, #16]
  40e8ec:	stp	x22, x21, [sp, #32]
  40e8f0:	stp	x20, x19, [sp, #48]
  40e8f4:	mov	x29, sp
  40e8f8:	cbz	x0, 40e970 <ferror@plt+0xa940>
  40e8fc:	mov	x19, x2
  40e900:	mov	x21, x1
  40e904:	mov	x20, x0
  40e908:	cbz	x1, 40e910 <ferror@plt+0xa8e0>
  40e90c:	cbz	x19, 40e98c <ferror@plt+0xa95c>
  40e910:	ldr	x23, [x20, #32]
  40e914:	cbz	x23, 40e950 <ferror@plt+0xa920>
  40e918:	mov	x0, x23
  40e91c:	bl	42a994 <ferror@plt+0x26964>
  40e920:	ldp	x22, x24, [x20]
  40e924:	mov	x0, x23
  40e928:	stp	x21, x19, [x20]
  40e92c:	bl	42aa50 <ferror@plt+0x26a20>
  40e930:	cbz	x24, 40e95c <ferror@plt+0xa92c>
  40e934:	ldr	x1, [x24, #8]
  40e938:	mov	x0, x22
  40e93c:	ldp	x20, x19, [sp, #48]
  40e940:	ldp	x22, x21, [sp, #32]
  40e944:	ldp	x24, x23, [sp, #16]
  40e948:	ldp	x29, x30, [sp], #64
  40e94c:	br	x1
  40e950:	ldp	x22, x24, [x20]
  40e954:	stp	x21, x19, [x20]
  40e958:	cbnz	x24, 40e934 <ferror@plt+0xa904>
  40e95c:	ldp	x20, x19, [sp, #48]
  40e960:	ldp	x22, x21, [sp, #32]
  40e964:	ldp	x24, x23, [sp, #16]
  40e968:	ldp	x29, x30, [sp], #64
  40e96c:	ret
  40e970:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e974:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e978:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e97c:	add	x0, x0, #0xa7f
  40e980:	add	x1, x1, #0x44b
  40e984:	add	x2, x2, #0x36f
  40e988:	b	40e9a4 <ferror@plt+0xa974>
  40e98c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40e990:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40e994:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40e998:	add	x0, x0, #0xa7f
  40e99c:	add	x1, x1, #0x44b
  40e9a0:	add	x2, x2, #0x49c
  40e9a4:	ldp	x20, x19, [sp, #48]
  40e9a8:	ldp	x22, x21, [sp, #32]
  40e9ac:	ldp	x24, x23, [sp, #16]
  40e9b0:	ldp	x29, x30, [sp], #64
  40e9b4:	b	412a18 <ferror@plt+0xe9e8>
  40e9b8:	cbz	x0, 40ea14 <ferror@plt+0xa9e4>
  40e9bc:	stp	x29, x30, [sp, #-48]!
  40e9c0:	stp	x20, x19, [sp, #32]
  40e9c4:	mov	x20, x0
  40e9c8:	mov	w0, #0x20                  	// #32
  40e9cc:	stp	x22, x21, [sp, #16]
  40e9d0:	mov	x29, sp
  40e9d4:	mov	x19, x3
  40e9d8:	mov	x21, x2
  40e9dc:	mov	x22, x1
  40e9e0:	bl	411be4 <ferror@plt+0xdbb4>
  40e9e4:	mov	w8, #0x1                   	// #1
  40e9e8:	stp	x22, x21, [x0, #8]
  40e9ec:	str	w8, [x0]
  40e9f0:	str	x19, [x0, #24]
  40e9f4:	mov	x1, x0
  40e9f8:	mov	x0, x20
  40e9fc:	ldp	x20, x19, [sp, #32]
  40ea00:	ldp	x22, x21, [sp, #16]
  40ea04:	adrp	x2, 488000 <ferror@plt+0x83fd0>
  40ea08:	add	x2, x2, #0x6b8
  40ea0c:	ldp	x29, x30, [sp], #48
  40ea10:	b	40e8e4 <ferror@plt+0xa8b4>
  40ea14:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ea18:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ea1c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ea20:	add	x0, x0, #0xa7f
  40ea24:	add	x1, x1, #0x4cc
  40ea28:	add	x2, x2, #0x36f
  40ea2c:	b	412a18 <ferror@plt+0xe9e8>
  40ea30:	cbz	x0, 40ea50 <ferror@plt+0xaa20>
  40ea34:	ldr	x8, [x0, #32]
  40ea38:	cbnz	x8, 40ea6c <ferror@plt+0xaa3c>
  40ea3c:	ldr	w8, [x0, #24]
  40ea40:	cbz	w8, 40ea88 <ferror@plt+0xaa58>
  40ea44:	cbz	x1, 40eaa4 <ferror@plt+0xaa74>
  40ea48:	str	x1, [x0, #16]
  40ea4c:	ret
  40ea50:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ea54:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ea58:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ea5c:	add	x0, x0, #0xa7f
  40ea60:	add	x1, x1, #0x519
  40ea64:	add	x2, x2, #0x36f
  40ea68:	b	412a18 <ferror@plt+0xe9e8>
  40ea6c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ea70:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ea74:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ea78:	add	x0, x0, #0xa7f
  40ea7c:	add	x1, x1, #0x519
  40ea80:	add	x2, x2, #0x3a5
  40ea84:	b	412a18 <ferror@plt+0xe9e8>
  40ea88:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ea8c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ea90:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ea94:	add	x0, x0, #0xa7f
  40ea98:	add	x1, x1, #0x519
  40ea9c:	add	x2, x2, #0x54c
  40eaa0:	b	412a18 <ferror@plt+0xe9e8>
  40eaa4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40eaa8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40eaac:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40eab0:	add	x0, x0, #0xa7f
  40eab4:	add	x1, x1, #0x519
  40eab8:	add	x2, x2, #0x1af
  40eabc:	b	412a18 <ferror@plt+0xe9e8>
  40eac0:	stp	x29, x30, [sp, #-48]!
  40eac4:	str	x21, [sp, #16]
  40eac8:	stp	x20, x19, [sp, #32]
  40eacc:	mov	x29, sp
  40ead0:	cbz	x0, 40eb2c <ferror@plt+0xaafc>
  40ead4:	ldr	x21, [x0, #32]
  40ead8:	mov	w20, w1
  40eadc:	mov	x19, x0
  40eae0:	cbz	x21, 40eb10 <ferror@plt+0xaae0>
  40eae4:	mov	x0, x21
  40eae8:	bl	42a994 <ferror@plt+0x26964>
  40eaec:	mov	x0, x19
  40eaf0:	mov	x1, x21
  40eaf4:	mov	w2, w20
  40eaf8:	bl	40e598 <ferror@plt+0xa568>
  40eafc:	ldr	x0, [x19, #32]
  40eb00:	ldp	x20, x19, [sp, #32]
  40eb04:	ldr	x21, [sp, #16]
  40eb08:	ldp	x29, x30, [sp], #48
  40eb0c:	b	42aa50 <ferror@plt+0x26a20>
  40eb10:	mov	x0, x19
  40eb14:	mov	w2, w20
  40eb18:	ldp	x20, x19, [sp, #32]
  40eb1c:	ldr	x21, [sp, #16]
  40eb20:	mov	x1, xzr
  40eb24:	ldp	x29, x30, [sp], #48
  40eb28:	b	40e598 <ferror@plt+0xa568>
  40eb2c:	ldp	x20, x19, [sp, #32]
  40eb30:	ldr	x21, [sp, #16]
  40eb34:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40eb38:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40eb3c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40eb40:	add	x0, x0, #0xa7f
  40eb44:	add	x1, x1, #0x562
  40eb48:	add	x2, x2, #0x36f
  40eb4c:	ldp	x29, x30, [sp], #48
  40eb50:	b	412a18 <ferror@plt+0xe9e8>
  40eb54:	stp	x29, x30, [sp, #-16]!
  40eb58:	mov	x29, sp
  40eb5c:	cbz	x0, 40eb6c <ferror@plt+0xab3c>
  40eb60:	ldr	w0, [x0, #40]
  40eb64:	ldp	x29, x30, [sp], #16
  40eb68:	ret
  40eb6c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40eb70:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40eb74:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40eb78:	add	x0, x0, #0xa7f
  40eb7c:	add	x1, x1, #0x58e
  40eb80:	add	x2, x2, #0x36f
  40eb84:	bl	412a18 <ferror@plt+0xe9e8>
  40eb88:	mov	w0, wzr
  40eb8c:	b	40eb64 <ferror@plt+0xab34>
  40eb90:	stp	x29, x30, [sp, #-48]!
  40eb94:	str	x21, [sp, #16]
  40eb98:	stp	x20, x19, [sp, #32]
  40eb9c:	mov	x29, sp
  40eba0:	cbz	x0, 40ec14 <ferror@plt+0xabe4>
  40eba4:	ldr	w8, [x0, #24]
  40eba8:	mov	x20, x0
  40ebac:	cbz	w8, 40ec30 <ferror@plt+0xac00>
  40ebb0:	ldr	x8, [x20, #88]
  40ebb4:	mov	x19, x1
  40ebb8:	ldr	x9, [x8, #16]
  40ebbc:	cmp	x9, x1
  40ebc0:	b.eq	40ec04 <ferror@plt+0xabd4>  // b.none
  40ebc4:	ldr	x21, [x20, #32]
  40ebc8:	cbz	x21, 40ec00 <ferror@plt+0xabd0>
  40ebcc:	mov	x0, x21
  40ebd0:	bl	42a994 <ferror@plt+0x26964>
  40ebd4:	ldr	x8, [x20, #88]
  40ebd8:	str	x19, [x8, #16]
  40ebdc:	ldrb	w8, [x20, #44]
  40ebe0:	tbnz	w8, #6, 40ebec <ferror@plt+0xabbc>
  40ebe4:	ldr	x0, [x21, #136]
  40ebe8:	bl	429ed0 <ferror@plt+0x25ea0>
  40ebec:	mov	x0, x21
  40ebf0:	ldp	x20, x19, [sp, #32]
  40ebf4:	ldr	x21, [sp, #16]
  40ebf8:	ldp	x29, x30, [sp], #48
  40ebfc:	b	42aa50 <ferror@plt+0x26a20>
  40ec00:	str	x19, [x8, #16]
  40ec04:	ldp	x20, x19, [sp, #32]
  40ec08:	ldr	x21, [sp, #16]
  40ec0c:	ldp	x29, x30, [sp], #48
  40ec10:	ret
  40ec14:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ec18:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ec1c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ec20:	add	x0, x0, #0xa7f
  40ec24:	add	x1, x1, #0x5b4
  40ec28:	add	x2, x2, #0x36f
  40ec2c:	b	40ec48 <ferror@plt+0xac18>
  40ec30:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ec34:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ec38:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ec3c:	add	x0, x0, #0xa7f
  40ec40:	add	x1, x1, #0x5b4
  40ec44:	add	x2, x2, #0x54c
  40ec48:	ldp	x20, x19, [sp, #32]
  40ec4c:	ldr	x21, [sp, #16]
  40ec50:	ldp	x29, x30, [sp], #48
  40ec54:	b	412a18 <ferror@plt+0xe9e8>
  40ec58:	stp	x29, x30, [sp, #-16]!
  40ec5c:	mov	x29, sp
  40ec60:	cbz	x0, 40ec74 <ferror@plt+0xac44>
  40ec64:	ldr	x8, [x0, #88]
  40ec68:	ldr	x0, [x8, #16]
  40ec6c:	ldp	x29, x30, [sp], #16
  40ec70:	ret
  40ec74:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ec78:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ec7c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ec80:	add	x0, x0, #0xa7f
  40ec84:	add	x1, x1, #0x5e4
  40ec88:	add	x2, x2, #0x36f
  40ec8c:	bl	412a18 <ferror@plt+0xe9e8>
  40ec90:	mov	x0, #0xffffffffffffffff    	// #-1
  40ec94:	b	40ec6c <ferror@plt+0xac3c>
  40ec98:	stp	x29, x30, [sp, #-48]!
  40ec9c:	str	x21, [sp, #16]
  40eca0:	stp	x20, x19, [sp, #32]
  40eca4:	mov	x29, sp
  40eca8:	cbz	x0, 40ed18 <ferror@plt+0xace8>
  40ecac:	ldr	x21, [x0, #32]
  40ecb0:	mov	w20, w1
  40ecb4:	mov	x19, x0
  40ecb8:	cbz	x21, 40ecf0 <ferror@plt+0xacc0>
  40ecbc:	mov	x0, x21
  40ecc0:	bl	42a994 <ferror@plt+0x26964>
  40ecc4:	ldr	w8, [x19, #44]
  40ecc8:	cmp	w20, #0x0
  40eccc:	mov	x0, x21
  40ecd0:	ldr	x21, [sp, #16]
  40ecd4:	and	w9, w8, #0xffffffdf
  40ecd8:	orr	w8, w8, #0x20
  40ecdc:	csel	w8, w9, w8, eq  // eq = none
  40ece0:	str	w8, [x19, #44]
  40ece4:	ldp	x20, x19, [sp, #32]
  40ece8:	ldp	x29, x30, [sp], #48
  40ecec:	b	42aa50 <ferror@plt+0x26a20>
  40ecf0:	ldr	w8, [x19, #44]
  40ecf4:	cmp	w20, #0x0
  40ecf8:	ldr	x21, [sp, #16]
  40ecfc:	and	w9, w8, #0xffffffdf
  40ed00:	orr	w8, w8, #0x20
  40ed04:	csel	w8, w9, w8, eq  // eq = none
  40ed08:	str	w8, [x19, #44]
  40ed0c:	ldp	x20, x19, [sp, #32]
  40ed10:	ldp	x29, x30, [sp], #48
  40ed14:	ret
  40ed18:	ldp	x20, x19, [sp, #32]
  40ed1c:	ldr	x21, [sp, #16]
  40ed20:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ed24:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ed28:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ed2c:	add	x0, x0, #0xa7f
  40ed30:	add	x1, x1, #0x60e
  40ed34:	add	x2, x2, #0x36f
  40ed38:	ldp	x29, x30, [sp], #48
  40ed3c:	b	412a18 <ferror@plt+0xe9e8>
  40ed40:	stp	x29, x30, [sp, #-16]!
  40ed44:	mov	x29, sp
  40ed48:	cbz	x0, 40ed5c <ferror@plt+0xad2c>
  40ed4c:	ldr	w8, [x0, #44]
  40ed50:	ubfx	w0, w8, #5, #1
  40ed54:	ldp	x29, x30, [sp], #16
  40ed58:	ret
  40ed5c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ed60:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ed64:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ed68:	add	x0, x0, #0xa7f
  40ed6c:	add	x1, x1, #0x641
  40ed70:	add	x2, x2, #0x36f
  40ed74:	bl	412a18 <ferror@plt+0xe9e8>
  40ed78:	mov	w0, wzr
  40ed7c:	b	40ed54 <ferror@plt+0xad24>
  40ed80:	cbz	x0, 40edb8 <ferror@plt+0xad88>
  40ed84:	stp	x29, x30, [sp, #-32]!
  40ed88:	stp	x20, x19, [sp, #16]
  40ed8c:	mov	x19, x0
  40ed90:	ldr	x0, [x0, #80]
  40ed94:	mov	x29, sp
  40ed98:	mov	x20, x1
  40ed9c:	bl	411d58 <ferror@plt+0xdd28>
  40eda0:	mov	x0, x20
  40eda4:	bl	41c024 <ferror@plt+0x17ff4>
  40eda8:	str	x0, [x19, #80]
  40edac:	ldp	x20, x19, [sp, #16]
  40edb0:	ldp	x29, x30, [sp], #32
  40edb4:	ret
  40edb8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40edbc:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40edc0:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40edc4:	add	x0, x0, #0xa7f
  40edc8:	add	x1, x1, #0x66e
  40edcc:	add	x2, x2, #0x36f
  40edd0:	b	412a18 <ferror@plt+0xe9e8>
  40edd4:	stp	x29, x30, [sp, #-16]!
  40edd8:	mov	x29, sp
  40eddc:	cbz	x0, 40edec <ferror@plt+0xadbc>
  40ede0:	ldr	x0, [x0, #80]
  40ede4:	ldp	x29, x30, [sp], #16
  40ede8:	ret
  40edec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40edf0:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40edf4:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40edf8:	add	x0, x0, #0xa7f
  40edfc:	add	x1, x1, #0x69e
  40ee00:	add	x2, x2, #0x36f
  40ee04:	bl	412a18 <ferror@plt+0xe9e8>
  40ee08:	mov	x0, xzr
  40ee0c:	b	40ede4 <ferror@plt+0xadb4>
  40ee10:	cbz	w0, 40ee58 <ferror@plt+0xae28>
  40ee14:	stp	x29, x30, [sp, #-32]!
  40ee18:	stp	x20, x19, [sp, #16]
  40ee1c:	mov	x19, x1
  40ee20:	mov	w1, w0
  40ee24:	mov	x0, xzr
  40ee28:	mov	x29, sp
  40ee2c:	bl	40ee74 <ferror@plt+0xae44>
  40ee30:	cbz	x0, 40ee4c <ferror@plt+0xae1c>
  40ee34:	mov	x20, x0
  40ee38:	ldr	x0, [x0, #80]
  40ee3c:	bl	411d58 <ferror@plt+0xdd28>
  40ee40:	mov	x0, x19
  40ee44:	bl	41c024 <ferror@plt+0x17ff4>
  40ee48:	str	x0, [x20, #80]
  40ee4c:	ldp	x20, x19, [sp, #16]
  40ee50:	ldp	x29, x30, [sp], #32
  40ee54:	ret
  40ee58:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ee5c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ee60:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ee64:	add	x0, x0, #0xa7f
  40ee68:	add	x1, x1, #0x6c7
  40ee6c:	add	x2, x2, #0x6f9
  40ee70:	b	412a18 <ferror@plt+0xe9e8>
  40ee74:	sub	sp, sp, #0x50
  40ee78:	stp	x29, x30, [sp, #48]
  40ee7c:	stp	x20, x19, [sp, #64]
  40ee80:	add	x29, sp, #0x30
  40ee84:	cbz	w1, 40eefc <ferror@plt+0xaecc>
  40ee88:	mov	w20, w1
  40ee8c:	mov	x19, x0
  40ee90:	cbnz	x0, 40ee9c <ferror@plt+0xae6c>
  40ee94:	bl	40d9fc <ferror@plt+0x99cc>
  40ee98:	mov	x19, x0
  40ee9c:	mov	x0, x19
  40eea0:	bl	42a994 <ferror@plt+0x26964>
  40eea4:	str	x19, [sp, #16]
  40eea8:	stp	xzr, xzr, [sp, #32]
  40eeac:	str	wzr, [sp, #24]
  40eeb0:	add	x0, sp, #0x10
  40eeb4:	add	x1, sp, #0x8
  40eeb8:	bl	40d648 <ferror@plt+0x9618>
  40eebc:	cbz	w0, 40eed8 <ferror@plt+0xaea8>
  40eec0:	ldr	x8, [sp, #8]
  40eec4:	ldrb	w9, [x8, #44]
  40eec8:	tbz	w9, #0, 40eeb0 <ferror@plt+0xae80>
  40eecc:	ldr	w8, [x8, #48]
  40eed0:	cmp	w8, w20
  40eed4:	b.ne	40eeb0 <ferror@plt+0xae80>  // b.any
  40eed8:	add	x0, sp, #0x10
  40eedc:	bl	40f114 <ferror@plt+0xb0e4>
  40eee0:	mov	x0, x19
  40eee4:	bl	42aa50 <ferror@plt+0x26a20>
  40eee8:	ldr	x0, [sp, #8]
  40eeec:	ldp	x20, x19, [sp, #64]
  40eef0:	ldp	x29, x30, [sp, #48]
  40eef4:	add	sp, sp, #0x50
  40eef8:	ret
  40eefc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ef00:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ef04:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ef08:	add	x0, x0, #0xa7f
  40ef0c:	add	x1, x1, #0x741
  40ef10:	add	x2, x2, #0x782
  40ef14:	bl	412a18 <ferror@plt+0xe9e8>
  40ef18:	mov	x0, xzr
  40ef1c:	b	40eeec <ferror@plt+0xaebc>
  40ef20:	cbz	x0, 40ef30 <ferror@plt+0xaf00>
  40ef24:	ldr	x1, [x0, #32]
  40ef28:	mov	w2, wzr
  40ef2c:	b	40ef4c <ferror@plt+0xaf1c>
  40ef30:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40ef34:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40ef38:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40ef3c:	add	x0, x0, #0xa7f
  40ef40:	add	x1, x1, #0x722
  40ef44:	add	x2, x2, #0x36f
  40ef48:	b	412a18 <ferror@plt+0xe9e8>
  40ef4c:	stp	x29, x30, [sp, #-80]!
  40ef50:	str	x25, [sp, #16]
  40ef54:	stp	x24, x23, [sp, #32]
  40ef58:	stp	x22, x21, [sp, #48]
  40ef5c:	stp	x20, x19, [sp, #64]
  40ef60:	mov	x29, sp
  40ef64:	cbz	x0, 40f0e4 <ferror@plt+0xb0b4>
  40ef68:	cmp	w2, #0x0
  40ef6c:	cset	w8, eq  // eq = none
  40ef70:	cmp	x1, #0x0
  40ef74:	cset	w9, ne  // ne = any
  40ef78:	and	w24, w9, w8
  40ef7c:	mov	w20, w2
  40ef80:	mov	x19, x1
  40ef84:	mov	x22, x0
  40ef88:	cmp	w24, #0x1
  40ef8c:	b.ne	40ef98 <ferror@plt+0xaf68>  // b.any
  40ef90:	mov	x0, x19
  40ef94:	bl	42a994 <ferror@plt+0x26964>
  40ef98:	ldr	w8, [x22, #24]
  40ef9c:	subs	w8, w8, #0x1
  40efa0:	str	w8, [x22, #24]
  40efa4:	b.eq	40eff4 <ferror@plt+0xafc4>  // b.none
  40efa8:	mov	x25, xzr
  40efac:	mov	x21, xzr
  40efb0:	cbz	w24, 40efbc <ferror@plt+0xaf8c>
  40efb4:	mov	x0, x19
  40efb8:	bl	42aa50 <ferror@plt+0x26a20>
  40efbc:	cbz	x25, 40f054 <ferror@plt+0xb024>
  40efc0:	cbz	w20, 40f06c <ferror@plt+0xb03c>
  40efc4:	mov	x0, x19
  40efc8:	bl	42aa50 <ferror@plt+0x26a20>
  40efcc:	ldr	x8, [x25, #8]
  40efd0:	mov	x0, x21
  40efd4:	blr	x8
  40efd8:	mov	x0, x19
  40efdc:	ldp	x20, x19, [sp, #64]
  40efe0:	ldp	x22, x21, [sp, #48]
  40efe4:	ldp	x24, x23, [sp, #32]
  40efe8:	ldr	x25, [sp, #16]
  40efec:	ldp	x29, x30, [sp], #80
  40eff0:	b	42a994 <ferror@plt+0x26964>
  40eff4:	ldp	x21, x25, [x22]
  40eff8:	stp	xzr, xzr, [x22]
  40effc:	cbz	x19, 40f020 <ferror@plt+0xaff0>
  40f000:	ldrb	w8, [x22, #44]
  40f004:	tbz	w8, #0, 40f014 <ferror@plt+0xafe4>
  40f008:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  40f00c:	add	x0, x0, #0x15c
  40f010:	bl	40fcf4 <ferror@plt+0xbcc4>
  40f014:	mov	x0, x22
  40f018:	mov	x1, x19
  40f01c:	bl	411944 <ferror@plt+0xd914>
  40f020:	ldr	x8, [x22, #16]
  40f024:	ldr	x8, [x8, #24]
  40f028:	cbz	x8, 40f094 <ferror@plt+0xb064>
  40f02c:	cbz	x19, 40f08c <ferror@plt+0xb05c>
  40f030:	mov	x0, x19
  40f034:	bl	42aa50 <ferror@plt+0x26a20>
  40f038:	ldr	x8, [x22, #16]
  40f03c:	mov	x0, x22
  40f040:	ldr	x8, [x8, #24]
  40f044:	blr	x8
  40f048:	mov	x0, x19
  40f04c:	bl	42a994 <ferror@plt+0x26964>
  40f050:	b	40f094 <ferror@plt+0xb064>
  40f054:	ldp	x20, x19, [sp, #64]
  40f058:	ldp	x22, x21, [sp, #48]
  40f05c:	ldp	x24, x23, [sp, #32]
  40f060:	ldr	x25, [sp, #16]
  40f064:	ldp	x29, x30, [sp], #80
  40f068:	ret
  40f06c:	ldr	x1, [x25, #8]
  40f070:	mov	x0, x21
  40f074:	ldp	x20, x19, [sp, #64]
  40f078:	ldp	x22, x21, [sp, #48]
  40f07c:	ldp	x24, x23, [sp, #32]
  40f080:	ldr	x25, [sp, #16]
  40f084:	ldp	x29, x30, [sp], #80
  40f088:	br	x1
  40f08c:	mov	x0, x22
  40f090:	blr	x8
  40f094:	ldr	x0, [x22, #80]
  40f098:	bl	411d58 <ferror@plt+0xdd28>
  40f09c:	ldr	x0, [x22, #56]
  40f0a0:	adrp	x23, 411000 <ferror@plt+0xcfd0>
  40f0a4:	add	x23, x23, #0xd58
  40f0a8:	str	xzr, [x22, #80]
  40f0ac:	bl	41b5fc <ferror@plt+0x175cc>
  40f0b0:	ldr	x8, [x22, #88]
  40f0b4:	str	xzr, [x22, #56]
  40f0b8:	mov	x1, x23
  40f0bc:	ldr	x0, [x8, #24]
  40f0c0:	bl	41b618 <ferror@plt+0x175e8>
  40f0c4:	ldr	x1, [x22, #88]
  40f0c8:	mov	w0, #0x20                  	// #32
  40f0cc:	bl	41a7a0 <ferror@plt+0x16770>
  40f0d0:	mov	x0, x22
  40f0d4:	str	xzr, [x22, #88]
  40f0d8:	bl	411d58 <ferror@plt+0xdd28>
  40f0dc:	cbnz	w24, 40efb4 <ferror@plt+0xaf84>
  40f0e0:	b	40efbc <ferror@plt+0xaf8c>
  40f0e4:	ldp	x20, x19, [sp, #64]
  40f0e8:	ldp	x22, x21, [sp, #48]
  40f0ec:	ldp	x24, x23, [sp, #32]
  40f0f0:	ldr	x25, [sp, #16]
  40f0f4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f0f8:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  40f0fc:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f100:	add	x0, x0, #0xa7f
  40f104:	add	x1, x1, #0x11a
  40f108:	add	x2, x2, #0x36f
  40f10c:	ldp	x29, x30, [sp], #80
  40f110:	b	412a18 <ferror@plt+0xe9e8>
  40f114:	stp	x29, x30, [sp, #-32]!
  40f118:	str	x19, [sp, #16]
  40f11c:	mov	x19, x0
  40f120:	ldr	x0, [x0, #24]
  40f124:	mov	x29, sp
  40f128:	cbz	x0, 40f15c <ferror@plt+0xb12c>
  40f12c:	ldr	w8, [x19, #8]
  40f130:	cbz	w8, 40f15c <ferror@plt+0xb12c>
  40f134:	ldr	w8, [x0, #24]
  40f138:	cmp	w8, #0x2
  40f13c:	b.cc	40f14c <ferror@plt+0xb11c>  // b.lo, b.ul, b.last
  40f140:	sub	w8, w8, #0x1
  40f144:	str	w8, [x0, #24]
  40f148:	b	40f158 <ferror@plt+0xb128>
  40f14c:	ldr	x1, [x19]
  40f150:	mov	w2, #0x1                   	// #1
  40f154:	bl	40ef4c <ferror@plt+0xaf1c>
  40f158:	str	xzr, [x19, #24]
  40f15c:	ldr	x19, [sp, #16]
  40f160:	ldp	x29, x30, [sp], #32
  40f164:	ret
  40f168:	sub	sp, sp, #0x60
  40f16c:	stp	x29, x30, [sp, #48]
  40f170:	str	x21, [sp, #64]
  40f174:	stp	x20, x19, [sp, #80]
  40f178:	add	x29, sp, #0x30
  40f17c:	cbz	x1, 40f224 <ferror@plt+0xb1f4>
  40f180:	mov	x20, x2
  40f184:	mov	x21, x1
  40f188:	mov	x19, x0
  40f18c:	cbnz	x0, 40f198 <ferror@plt+0xb168>
  40f190:	bl	40d9fc <ferror@plt+0x99cc>
  40f194:	mov	x19, x0
  40f198:	mov	x0, x19
  40f19c:	bl	42a994 <ferror@plt+0x26964>
  40f1a0:	str	x19, [sp, #16]
  40f1a4:	stp	xzr, xzr, [sp, #32]
  40f1a8:	str	wzr, [sp, #24]
  40f1ac:	add	x0, sp, #0x10
  40f1b0:	add	x1, x29, #0x18
  40f1b4:	bl	40d648 <ferror@plt+0x9618>
  40f1b8:	cbz	w0, 40f1fc <ferror@plt+0xb1cc>
  40f1bc:	ldr	x1, [x29, #24]
  40f1c0:	ldrb	w8, [x1, #44]
  40f1c4:	tbz	w8, #0, 40f1ac <ferror@plt+0xb17c>
  40f1c8:	ldr	x8, [x1, #16]
  40f1cc:	cmp	x8, x21
  40f1d0:	b.ne	40f1ac <ferror@plt+0xb17c>  // b.any
  40f1d4:	ldr	x8, [x1, #8]
  40f1d8:	cbz	x8, 40f1ac <ferror@plt+0xb17c>
  40f1dc:	ldr	x8, [x8, #16]
  40f1e0:	ldr	x0, [x1]
  40f1e4:	add	x2, sp, #0x8
  40f1e8:	mov	x3, sp
  40f1ec:	blr	x8
  40f1f0:	ldr	x8, [sp]
  40f1f4:	cmp	x8, x20
  40f1f8:	b.ne	40f1ac <ferror@plt+0xb17c>  // b.any
  40f1fc:	add	x0, sp, #0x10
  40f200:	bl	40f114 <ferror@plt+0xb0e4>
  40f204:	mov	x0, x19
  40f208:	bl	42aa50 <ferror@plt+0x26a20>
  40f20c:	ldr	x0, [x29, #24]
  40f210:	ldp	x20, x19, [sp, #80]
  40f214:	ldr	x21, [sp, #64]
  40f218:	ldp	x29, x30, [sp, #48]
  40f21c:	add	sp, sp, #0x60
  40f220:	ret
  40f224:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f228:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f22c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f230:	add	x0, x0, #0xa7f
  40f234:	add	x1, x1, #0x790
  40f238:	add	x2, x2, #0x1af
  40f23c:	bl	412a18 <ferror@plt+0xe9e8>
  40f240:	mov	x0, xzr
  40f244:	b	40f210 <ferror@plt+0xb1e0>
  40f248:	sub	sp, sp, #0x60
  40f24c:	stp	x20, x19, [sp, #80]
  40f250:	mov	x20, x1
  40f254:	mov	x19, x0
  40f258:	stp	x29, x30, [sp, #64]
  40f25c:	add	x29, sp, #0x40
  40f260:	cbnz	x0, 40f26c <ferror@plt+0xb23c>
  40f264:	bl	40d9fc <ferror@plt+0x99cc>
  40f268:	mov	x19, x0
  40f26c:	mov	x0, x19
  40f270:	bl	42a994 <ferror@plt+0x26964>
  40f274:	str	x19, [sp, #32]
  40f278:	stp	xzr, xzr, [sp, #48]
  40f27c:	str	wzr, [sp, #40]
  40f280:	add	x0, sp, #0x20
  40f284:	add	x1, sp, #0x18
  40f288:	bl	40d648 <ferror@plt+0x9618>
  40f28c:	cbz	w0, 40f2c8 <ferror@plt+0xb298>
  40f290:	ldr	x1, [sp, #24]
  40f294:	ldrb	w8, [x1, #44]
  40f298:	tbz	w8, #0, 40f280 <ferror@plt+0xb250>
  40f29c:	ldr	x8, [x1, #8]
  40f2a0:	cbz	x8, 40f280 <ferror@plt+0xb250>
  40f2a4:	str	xzr, [sp, #8]
  40f2a8:	ldr	x8, [x8, #16]
  40f2ac:	ldr	x0, [x1]
  40f2b0:	add	x2, sp, #0x10
  40f2b4:	add	x3, sp, #0x8
  40f2b8:	blr	x8
  40f2bc:	ldr	x8, [sp, #8]
  40f2c0:	cmp	x8, x20
  40f2c4:	b.ne	40f280 <ferror@plt+0xb250>  // b.any
  40f2c8:	add	x0, sp, #0x20
  40f2cc:	bl	40f114 <ferror@plt+0xb0e4>
  40f2d0:	mov	x0, x19
  40f2d4:	bl	42aa50 <ferror@plt+0x26a20>
  40f2d8:	ldr	x0, [sp, #24]
  40f2dc:	ldp	x20, x19, [sp, #80]
  40f2e0:	ldp	x29, x30, [sp, #64]
  40f2e4:	add	sp, sp, #0x60
  40f2e8:	ret
  40f2ec:	stp	x29, x30, [sp, #-32]!
  40f2f0:	str	x19, [sp, #16]
  40f2f4:	mov	x29, sp
  40f2f8:	cbz	w0, 40f348 <ferror@plt+0xb318>
  40f2fc:	mov	w1, w0
  40f300:	mov	x0, xzr
  40f304:	bl	40ee74 <ferror@plt+0xae44>
  40f308:	mov	x19, x0
  40f30c:	cbz	x0, 40f334 <ferror@plt+0xb304>
  40f310:	ldr	x1, [x19, #32]
  40f314:	cbz	x1, 40f328 <ferror@plt+0xb2f8>
  40f318:	mov	x0, x19
  40f31c:	mov	w2, wzr
  40f320:	bl	40d710 <ferror@plt+0x96e0>
  40f324:	b	40f334 <ferror@plt+0xb304>
  40f328:	ldr	w8, [x19, #44]
  40f32c:	and	w8, w8, #0xfffffffe
  40f330:	str	w8, [x19, #44]
  40f334:	cmp	x19, #0x0
  40f338:	cset	w0, ne  // ne = any
  40f33c:	ldr	x19, [sp, #16]
  40f340:	ldp	x29, x30, [sp], #32
  40f344:	ret
  40f348:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f34c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f350:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f354:	add	x0, x0, #0xa7f
  40f358:	add	x1, x1, #0x7f1
  40f35c:	add	x2, x2, #0x6f9
  40f360:	bl	412a18 <ferror@plt+0xe9e8>
  40f364:	mov	w0, wzr
  40f368:	b	40f33c <ferror@plt+0xb30c>
  40f36c:	stp	x29, x30, [sp, #-16]!
  40f370:	mov	x1, x0
  40f374:	mov	x0, xzr
  40f378:	mov	x29, sp
  40f37c:	bl	40f248 <ferror@plt+0xb218>
  40f380:	cbz	x0, 40f3a8 <ferror@plt+0xb378>
  40f384:	ldr	x1, [x0, #32]
  40f388:	cbz	x1, 40f398 <ferror@plt+0xb368>
  40f38c:	mov	w2, wzr
  40f390:	bl	40d710 <ferror@plt+0x96e0>
  40f394:	b	40f3a4 <ferror@plt+0xb374>
  40f398:	ldr	w8, [x0, #44]
  40f39c:	and	w8, w8, #0xfffffffe
  40f3a0:	str	w8, [x0, #44]
  40f3a4:	mov	w0, #0x1                   	// #1
  40f3a8:	ldp	x29, x30, [sp], #16
  40f3ac:	ret
  40f3b0:	stp	x29, x30, [sp, #-16]!
  40f3b4:	mov	x29, sp
  40f3b8:	cbz	x0, 40f3fc <ferror@plt+0xb3cc>
  40f3bc:	mov	x2, x1
  40f3c0:	mov	x1, x0
  40f3c4:	mov	x0, xzr
  40f3c8:	bl	40f168 <ferror@plt+0xb138>
  40f3cc:	cbz	x0, 40f3f4 <ferror@plt+0xb3c4>
  40f3d0:	ldr	x1, [x0, #32]
  40f3d4:	cbz	x1, 40f3e4 <ferror@plt+0xb3b4>
  40f3d8:	mov	w2, wzr
  40f3dc:	bl	40d710 <ferror@plt+0x96e0>
  40f3e0:	b	40f3f0 <ferror@plt+0xb3c0>
  40f3e4:	ldr	w8, [x0, #44]
  40f3e8:	and	w8, w8, #0xfffffffe
  40f3ec:	str	w8, [x0, #44]
  40f3f0:	mov	w0, #0x1                   	// #1
  40f3f4:	ldp	x29, x30, [sp], #16
  40f3f8:	ret
  40f3fc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f400:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f404:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f408:	add	x0, x0, #0xa7f
  40f40c:	add	x1, x1, #0x811
  40f410:	add	x2, x2, #0x1af
  40f414:	bl	412a18 <ferror@plt+0xe9e8>
  40f418:	mov	w0, wzr
  40f41c:	b	40f3f4 <ferror@plt+0xb3c4>
  40f420:	stp	x29, x30, [sp, #-48]!
  40f424:	stp	x22, x21, [sp, #16]
  40f428:	stp	x20, x19, [sp, #32]
  40f42c:	mov	x29, sp
  40f430:	cbz	x0, 40f4d8 <ferror@plt+0xb4a8>
  40f434:	ldrb	w8, [x0, #44]
  40f438:	mov	x20, x0
  40f43c:	tbz	w8, #0, 40f4f4 <ferror@plt+0xb4c4>
  40f440:	mov	w0, #0x8                   	// #8
  40f444:	mov	w21, w2
  40f448:	mov	w22, w1
  40f44c:	bl	411be4 <ferror@plt+0xdbb4>
  40f450:	str	w22, [x0]
  40f454:	strh	w21, [x0, #4]
  40f458:	strh	wzr, [x0, #6]
  40f45c:	ldr	x21, [x20, #32]
  40f460:	mov	x19, x0
  40f464:	cbz	x21, 40f4ac <ferror@plt+0xb47c>
  40f468:	mov	x0, x21
  40f46c:	bl	42a994 <ferror@plt+0x26964>
  40f470:	ldr	x8, [x20, #88]
  40f474:	mov	x1, x19
  40f478:	ldr	x0, [x8, #24]
  40f47c:	bl	41b718 <ferror@plt+0x176e8>
  40f480:	ldr	x8, [x20, #88]
  40f484:	str	x0, [x8, #24]
  40f488:	ldrb	w8, [x20, #44]
  40f48c:	tbnz	w8, #6, 40f4a0 <ferror@plt+0xb470>
  40f490:	ldr	w1, [x20, #40]
  40f494:	mov	x0, x21
  40f498:	mov	x2, x19
  40f49c:	bl	40d940 <ferror@plt+0x9910>
  40f4a0:	mov	x0, x21
  40f4a4:	bl	42aa50 <ferror@plt+0x26a20>
  40f4a8:	b	40f4c4 <ferror@plt+0xb494>
  40f4ac:	ldr	x8, [x20, #88]
  40f4b0:	mov	x1, x19
  40f4b4:	ldr	x0, [x8, #24]
  40f4b8:	bl	41b718 <ferror@plt+0x176e8>
  40f4bc:	ldr	x8, [x20, #88]
  40f4c0:	str	x0, [x8, #24]
  40f4c4:	mov	x0, x19
  40f4c8:	ldp	x20, x19, [sp, #32]
  40f4cc:	ldp	x22, x21, [sp, #16]
  40f4d0:	ldp	x29, x30, [sp], #48
  40f4d4:	ret
  40f4d8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f4dc:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f4e0:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f4e4:	add	x0, x0, #0xa7f
  40f4e8:	add	x1, x1, #0x857
  40f4ec:	add	x2, x2, #0x36f
  40f4f0:	b	40f50c <ferror@plt+0xb4dc>
  40f4f4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f4f8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f4fc:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f500:	add	x0, x0, #0xa7f
  40f504:	add	x1, x1, #0x857
  40f508:	add	x2, x2, #0x2b1
  40f50c:	bl	412a18 <ferror@plt+0xe9e8>
  40f510:	mov	x19, xzr
  40f514:	b	40f4c4 <ferror@plt+0xb494>
  40f518:	stp	x29, x30, [sp, #-48]!
  40f51c:	str	x21, [sp, #16]
  40f520:	stp	x20, x19, [sp, #32]
  40f524:	mov	x29, sp
  40f528:	cbz	x0, 40f574 <ferror@plt+0xb544>
  40f52c:	ldr	x8, [x0, #88]
  40f530:	mov	x21, x0
  40f534:	mov	w19, w2
  40f538:	mov	x20, x1
  40f53c:	ldr	x0, [x8, #24]
  40f540:	bl	41bbb4 <ferror@plt+0x17b84>
  40f544:	cbz	x0, 40f590 <ferror@plt+0xb560>
  40f548:	ldr	x0, [x21, #32]
  40f54c:	strh	w19, [x20, #4]
  40f550:	cbz	x0, 40f564 <ferror@plt+0xb534>
  40f554:	ldp	x20, x19, [sp, #32]
  40f558:	ldr	x21, [sp, #16]
  40f55c:	ldp	x29, x30, [sp], #48
  40f560:	b	40f5b8 <ferror@plt+0xb588>
  40f564:	ldp	x20, x19, [sp, #32]
  40f568:	ldr	x21, [sp, #16]
  40f56c:	ldp	x29, x30, [sp], #48
  40f570:	ret
  40f574:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f578:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f57c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f580:	add	x0, x0, #0xa7f
  40f584:	add	x1, x1, #0x894
  40f588:	add	x2, x2, #0x36f
  40f58c:	b	40f5a8 <ferror@plt+0xb578>
  40f590:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f594:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f598:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f59c:	add	x0, x0, #0xa7f
  40f5a0:	add	x1, x1, #0x894
  40f5a4:	add	x2, x2, #0x8d4
  40f5a8:	ldp	x20, x19, [sp, #32]
  40f5ac:	ldr	x21, [sp, #16]
  40f5b0:	ldp	x29, x30, [sp], #48
  40f5b4:	b	412a18 <ferror@plt+0xe9e8>
  40f5b8:	stp	x29, x30, [sp, #-16]!
  40f5bc:	mov	x29, sp
  40f5c0:	cbnz	x0, 40f5c8 <ferror@plt+0xb598>
  40f5c4:	bl	40d9fc <ferror@plt+0x99cc>
  40f5c8:	dmb	ish
  40f5cc:	ldr	w8, [x0, #48]
  40f5d0:	cmp	w8, #0x0
  40f5d4:	b.le	40f5e4 <ferror@plt+0xb5b4>
  40f5d8:	ldr	x0, [x0, #136]
  40f5dc:	ldp	x29, x30, [sp], #16
  40f5e0:	b	429ed0 <ferror@plt+0x25ea0>
  40f5e4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f5e8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f5ec:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f5f0:	add	x0, x0, #0xa7f
  40f5f4:	add	x1, x1, #0xde9
  40f5f8:	add	x2, x2, #0x81
  40f5fc:	ldp	x29, x30, [sp], #16
  40f600:	b	412a18 <ferror@plt+0xe9e8>
  40f604:	stp	x29, x30, [sp, #-48]!
  40f608:	str	x21, [sp, #16]
  40f60c:	stp	x20, x19, [sp, #32]
  40f610:	mov	x29, sp
  40f614:	cbz	x0, 40f6a4 <ferror@plt+0xb674>
  40f618:	ldr	x8, [x0, #88]
  40f61c:	mov	x20, x0
  40f620:	mov	x19, x1
  40f624:	ldr	x0, [x8, #24]
  40f628:	bl	41bbb4 <ferror@plt+0x17b84>
  40f62c:	cbz	x0, 40f6c0 <ferror@plt+0xb690>
  40f630:	ldr	x21, [x20, #32]
  40f634:	cbz	x21, 40f678 <ferror@plt+0xb648>
  40f638:	mov	x0, x21
  40f63c:	bl	42a994 <ferror@plt+0x26964>
  40f640:	ldr	x8, [x20, #88]
  40f644:	mov	x1, x19
  40f648:	ldr	x0, [x8, #24]
  40f64c:	bl	41b8c8 <ferror@plt+0x17898>
  40f650:	ldr	x8, [x20, #88]
  40f654:	str	x0, [x8, #24]
  40f658:	ldrb	w8, [x20, #44]
  40f65c:	tbnz	w8, #6, 40f66c <ferror@plt+0xb63c>
  40f660:	mov	x0, x21
  40f664:	mov	x1, x19
  40f668:	bl	40e304 <ferror@plt+0xa2d4>
  40f66c:	mov	x0, x21
  40f670:	bl	42aa50 <ferror@plt+0x26a20>
  40f674:	b	40f690 <ferror@plt+0xb660>
  40f678:	ldr	x8, [x20, #88]
  40f67c:	mov	x1, x19
  40f680:	ldr	x0, [x8, #24]
  40f684:	bl	41b8c8 <ferror@plt+0x17898>
  40f688:	ldr	x8, [x20, #88]
  40f68c:	str	x0, [x8, #24]
  40f690:	mov	x0, x19
  40f694:	ldp	x20, x19, [sp, #32]
  40f698:	ldr	x21, [sp, #16]
  40f69c:	ldp	x29, x30, [sp], #48
  40f6a0:	b	411d58 <ferror@plt+0xdd28>
  40f6a4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f6a8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f6ac:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f6b0:	add	x0, x0, #0xa7f
  40f6b4:	add	x1, x1, #0x8fa
  40f6b8:	add	x2, x2, #0x36f
  40f6bc:	b	40f6d8 <ferror@plt+0xb6a8>
  40f6c0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f6c4:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f6c8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f6cc:	add	x0, x0, #0xa7f
  40f6d0:	add	x1, x1, #0x8fa
  40f6d4:	add	x2, x2, #0x8d4
  40f6d8:	ldp	x20, x19, [sp, #32]
  40f6dc:	ldr	x21, [sp, #16]
  40f6e0:	ldp	x29, x30, [sp], #48
  40f6e4:	b	412a18 <ferror@plt+0xe9e8>
  40f6e8:	stp	x29, x30, [sp, #-32]!
  40f6ec:	str	x19, [sp, #16]
  40f6f0:	mov	x29, sp
  40f6f4:	cbz	x0, 40f71c <ferror@plt+0xb6ec>
  40f6f8:	ldr	x8, [x0, #88]
  40f6fc:	mov	x19, x1
  40f700:	ldr	x0, [x8, #24]
  40f704:	bl	41bbb4 <ferror@plt+0x17b84>
  40f708:	cbz	x0, 40f738 <ferror@plt+0xb708>
  40f70c:	ldrh	w0, [x19, #6]
  40f710:	ldr	x19, [sp, #16]
  40f714:	ldp	x29, x30, [sp], #32
  40f718:	ret
  40f71c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f720:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f724:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f728:	add	x0, x0, #0xa7f
  40f72c:	add	x1, x1, #0x92c
  40f730:	add	x2, x2, #0x36f
  40f734:	b	40f750 <ferror@plt+0xb720>
  40f738:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f73c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f740:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f744:	add	x0, x0, #0xa7f
  40f748:	add	x1, x1, #0x92c
  40f74c:	add	x2, x2, #0x8d4
  40f750:	bl	412a18 <ferror@plt+0xe9e8>
  40f754:	mov	w0, wzr
  40f758:	b	40f710 <ferror@plt+0xb6e0>
  40f75c:	sub	sp, sp, #0x30
  40f760:	stp	x29, x30, [sp, #16]
  40f764:	str	x19, [sp, #32]
  40f768:	add	x29, sp, #0x10
  40f76c:	cbz	x0, 40f798 <ferror@plt+0xb768>
  40f770:	mov	x19, x0
  40f774:	mov	x0, sp
  40f778:	mov	x1, xzr
  40f77c:	bl	403930 <gettimeofday@plt>
  40f780:	ldr	q0, [sp]
  40f784:	str	q0, [x19]
  40f788:	ldr	x19, [sp, #32]
  40f78c:	ldp	x29, x30, [sp, #16]
  40f790:	add	sp, sp, #0x30
  40f794:	ret
  40f798:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f79c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f7a0:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  40f7a4:	add	x0, x0, #0xa7f
  40f7a8:	add	x1, x1, #0x965
  40f7ac:	add	x2, x2, #0x989
  40f7b0:	bl	412a18 <ferror@plt+0xe9e8>
  40f7b4:	b	40f788 <ferror@plt+0xb758>
  40f7b8:	sub	sp, sp, #0x20
  40f7bc:	mov	x0, sp
  40f7c0:	mov	x1, xzr
  40f7c4:	stp	x29, x30, [sp, #16]
  40f7c8:	add	x29, sp, #0x10
  40f7cc:	bl	403930 <gettimeofday@plt>
  40f7d0:	ldp	x8, x9, [sp]
  40f7d4:	ldp	x29, x30, [sp, #16]
  40f7d8:	mov	w10, #0x4240                	// #16960
  40f7dc:	movk	w10, #0xf, lsl #16
  40f7e0:	madd	x0, x8, x10, x9
  40f7e4:	add	sp, sp, #0x20
  40f7e8:	ret
  40f7ec:	sub	sp, sp, #0x20
  40f7f0:	mov	x1, sp
  40f7f4:	mov	w0, #0x1                   	// #1
  40f7f8:	stp	x29, x30, [sp, #16]
  40f7fc:	add	x29, sp, #0x10
  40f800:	bl	4036d0 <clock_gettime@plt>
  40f804:	ldr	x8, [sp]
  40f808:	mov	x9, #0x5fff                	// #24575
  40f80c:	movk	x9, #0x758a, lsl #16
  40f810:	mov	x10, #0xbfff                	// #49151
  40f814:	movk	x9, #0x20ce, lsl #32
  40f818:	movk	x10, #0xeb14, lsl #16
  40f81c:	movk	x9, #0x461, lsl #48
  40f820:	movk	x10, #0x419c, lsl #32
  40f824:	add	x9, x8, x9
  40f828:	movk	x10, #0x8c2, lsl #48
  40f82c:	cmp	x9, x10
  40f830:	b.cs	40f86c <ferror@plt+0xb83c>  // b.hs, b.nlast
  40f834:	ldr	x9, [sp, #8]
  40f838:	mov	x11, #0xf7cf                	// #63439
  40f83c:	movk	x11, #0xe353, lsl #16
  40f840:	movk	x11, #0x9ba5, lsl #32
  40f844:	movk	x11, #0x20c4, lsl #48
  40f848:	smulh	x9, x9, x11
  40f84c:	ldp	x29, x30, [sp, #16]
  40f850:	mov	w10, #0x4240                	// #16960
  40f854:	asr	x11, x9, #7
  40f858:	movk	w10, #0xf, lsl #16
  40f85c:	add	x9, x11, x9, lsr #63
  40f860:	madd	x0, x8, x10, x9
  40f864:	add	sp, sp, #0x20
  40f868:	ret
  40f86c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40f870:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40f874:	adrp	x3, 439000 <ferror@plt+0x34fd0>
  40f878:	adrp	x4, 439000 <ferror@plt+0x34fd0>
  40f87c:	add	x0, x0, #0xa7f
  40f880:	add	x1, x1, #0x998
  40f884:	add	x3, x3, #0x9a0
  40f888:	add	x4, x4, #0x9b5
  40f88c:	mov	w2, #0xa0d                 	// #2573
  40f890:	bl	421e64 <ferror@plt+0x1de34>
  40f894:	stp	x29, x30, [sp, #-16]!
  40f898:	mov	x29, sp
  40f89c:	bl	40f8ac <ferror@plt+0xb87c>
  40f8a0:	ldr	w0, [x0]
  40f8a4:	ldp	x29, x30, [sp], #16
  40f8a8:	ret
  40f8ac:	stp	x29, x30, [sp, #-32]!
  40f8b0:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40f8b4:	add	x0, x0, #0x6d0
  40f8b8:	str	x19, [sp, #16]
  40f8bc:	mov	x29, sp
  40f8c0:	bl	42afd0 <ferror@plt+0x26fa0>
  40f8c4:	mov	x19, x0
  40f8c8:	cbnz	x0, 40f8e8 <ferror@plt+0xb8b8>
  40f8cc:	mov	w0, #0x10                  	// #16
  40f8d0:	bl	41a71c <ferror@plt+0x166ec>
  40f8d4:	mov	x19, x0
  40f8d8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  40f8dc:	add	x0, x0, #0x6d0
  40f8e0:	mov	x1, x19
  40f8e4:	bl	42b09c <ferror@plt+0x2706c>
  40f8e8:	mov	x0, x19
  40f8ec:	ldr	x19, [sp, #16]
  40f8f0:	ldp	x29, x30, [sp], #32
  40f8f4:	ret
  40f8f8:	stp	x29, x30, [sp, #-16]!
  40f8fc:	mov	x29, sp
  40f900:	bl	40f8ac <ferror@plt+0xb87c>
  40f904:	ldr	x8, [x0, #8]
  40f908:	cbz	x8, 40f914 <ferror@plt+0xb8e4>
  40f90c:	ldr	x0, [x8]
  40f910:	b	40f918 <ferror@plt+0xb8e8>
  40f914:	mov	x0, xzr
  40f918:	ldp	x29, x30, [sp], #16
  40f91c:	ret
  40f920:	ldr	w8, [x0, #44]
  40f924:	mvn	w8, w8
  40f928:	and	w0, w8, #0x1
  40f92c:	ret
  40f930:	sub	sp, sp, #0x40
  40f934:	stp	x29, x30, [sp, #16]
  40f938:	stp	x22, x21, [sp, #32]
  40f93c:	stp	x20, x19, [sp, #48]
  40f940:	add	x29, sp, #0x10
  40f944:	mov	x19, x2
  40f948:	mov	x22, x1
  40f94c:	mov	x20, x0
  40f950:	bl	4239ec <ferror@plt+0x1f9bc>
  40f954:	mov	x21, x0
  40f958:	cbnz	x20, 40f964 <ferror@plt+0xb934>
  40f95c:	bl	40d9fc <ferror@plt+0x99cc>
  40f960:	mov	x20, x0
  40f964:	cmp	x20, x19
  40f968:	b.eq	40f974 <ferror@plt+0xb944>  // b.none
  40f96c:	mov	x0, x20
  40f970:	bl	42a994 <ferror@plt+0x26964>
  40f974:	ldr	x8, [x20, #24]
  40f978:	cbz	x8, 40f9e0 <ferror@plt+0xb9b0>
  40f97c:	cmp	x8, x21
  40f980:	b.eq	40f9e0 <ferror@plt+0xb9b0>  // b.none
  40f984:	stp	x22, x19, [sp]
  40f988:	ldr	x0, [x20, #40]
  40f98c:	mov	x1, sp
  40f990:	bl	41b6a8 <ferror@plt+0x17678>
  40f994:	cmp	x20, x19
  40f998:	str	x0, [x20, #40]
  40f99c:	b.eq	40f9c0 <ferror@plt+0xb990>  // b.none
  40f9a0:	mov	x0, x20
  40f9a4:	bl	42aa50 <ferror@plt+0x26a20>
  40f9a8:	mov	x0, x22
  40f9ac:	mov	x1, x19
  40f9b0:	bl	42ae40 <ferror@plt+0x26e10>
  40f9b4:	mov	x0, x20
  40f9b8:	bl	42a994 <ferror@plt+0x26964>
  40f9bc:	b	40f9cc <ferror@plt+0xb99c>
  40f9c0:	mov	x0, x22
  40f9c4:	mov	x1, x19
  40f9c8:	bl	42ae40 <ferror@plt+0x26e10>
  40f9cc:	ldr	x0, [x20, #40]
  40f9d0:	mov	x1, sp
  40f9d4:	bl	41b8c8 <ferror@plt+0x17898>
  40f9d8:	ldr	x8, [x20, #24]
  40f9dc:	str	x0, [x20, #40]
  40f9e0:	cbz	x8, 40f9f4 <ferror@plt+0xb9c4>
  40f9e4:	cmp	x8, x21
  40f9e8:	b.eq	40fa00 <ferror@plt+0xb9d0>  // b.none
  40f9ec:	mov	w21, wzr
  40f9f0:	b	40fa10 <ferror@plt+0xb9e0>
  40f9f4:	ldr	w8, [x20, #32]
  40f9f8:	str	x21, [x20, #24]
  40f9fc:	cbnz	w8, 40fa38 <ferror@plt+0xba08>
  40fa00:	ldr	w8, [x20, #32]
  40fa04:	mov	w21, #0x1                   	// #1
  40fa08:	add	w8, w8, #0x1
  40fa0c:	str	w8, [x20, #32]
  40fa10:	cmp	x20, x19
  40fa14:	b.eq	40fa20 <ferror@plt+0xb9f0>  // b.none
  40fa18:	mov	x0, x20
  40fa1c:	bl	42aa50 <ferror@plt+0x26a20>
  40fa20:	mov	w0, w21
  40fa24:	ldp	x20, x19, [sp, #48]
  40fa28:	ldp	x22, x21, [sp, #32]
  40fa2c:	ldp	x29, x30, [sp, #16]
  40fa30:	add	sp, sp, #0x40
  40fa34:	ret
  40fa38:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40fa3c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  40fa40:	adrp	x3, 439000 <ferror@plt+0x34fd0>
  40fa44:	adrp	x4, 439000 <ferror@plt+0x34fd0>
  40fa48:	add	x0, x0, #0xa7f
  40fa4c:	add	x1, x1, #0x998
  40fa50:	add	x3, x3, #0xa50
  40fa54:	add	x4, x4, #0xa36
  40fa58:	mov	w2, #0xca8                 	// #3240
  40fa5c:	bl	421e64 <ferror@plt+0x1de34>
  40fa60:	sub	sp, sp, #0x90
  40fa64:	stp	x20, x19, [sp, #128]
  40fa68:	mov	x19, x1
  40fa6c:	mov	x20, x0
  40fa70:	stp	x29, x30, [sp, #48]
  40fa74:	stp	x28, x27, [sp, #64]
  40fa78:	stp	x26, x25, [sp, #80]
  40fa7c:	stp	x24, x23, [sp, #96]
  40fa80:	stp	x22, x21, [sp, #112]
  40fa84:	add	x29, sp, #0x30
  40fa88:	cbnz	x0, 40fa94 <ferror@plt+0xba64>
  40fa8c:	bl	40d9fc <ferror@plt+0x99cc>
  40fa90:	mov	x20, x0
  40fa94:	mov	x0, x20
  40fa98:	bl	42a994 <ferror@plt+0x26964>
  40fa9c:	ldr	w8, [x20, #88]
  40faa0:	str	wzr, [x20, #176]
  40faa4:	cbz	w8, 40fac4 <ferror@plt+0xba94>
  40faa8:	adrp	x0, 439000 <ferror@plt+0x34fd0>
  40faac:	add	x0, x0, #0xa64
  40fab0:	bl	40fcf4 <ferror@plt+0xbcc4>
  40fab4:	mov	x0, x20
  40fab8:	bl	42aa50 <ferror@plt+0x26a20>
  40fabc:	mov	w0, wzr
  40fac0:	b	40fcd4 <ferror@plt+0xbca4>
  40fac4:	ldr	x0, [x20, #56]
  40fac8:	ldr	w8, [x0, #8]
  40facc:	cbz	w8, 40fb1c <ferror@plt+0xbaec>
  40fad0:	mov	x21, xzr
  40fad4:	ldr	x8, [x0]
  40fad8:	ldr	x8, [x8, x21, lsl #3]
  40fadc:	cbz	x8, 40fb0c <ferror@plt+0xbadc>
  40fae0:	ldr	w9, [x8, #24]
  40fae4:	cmp	w9, #0x2
  40fae8:	b.cc	40faf8 <ferror@plt+0xbac8>  // b.lo, b.ul, b.last
  40faec:	sub	w9, w9, #0x1
  40faf0:	str	w9, [x8, #24]
  40faf4:	b	40fb0c <ferror@plt+0xbadc>
  40faf8:	mov	w2, #0x1                   	// #1
  40fafc:	mov	x0, x8
  40fb00:	mov	x1, x20
  40fb04:	bl	40ef4c <ferror@plt+0xaf1c>
  40fb08:	ldr	x0, [x20, #56]
  40fb0c:	ldr	w8, [x0, #8]
  40fb10:	add	x21, x21, #0x1
  40fb14:	cmp	x21, x8
  40fb18:	b.cc	40fad4 <ferror@plt+0xbaa4>  // b.lo, b.ul, b.last
  40fb1c:	mov	w1, wzr
  40fb20:	bl	42e68c <ferror@plt+0x2a65c>
  40fb24:	mov	w25, #0xffffffff            	// #-1
  40fb28:	mov	w26, #0x1                   	// #1
  40fb2c:	add	x0, sp, #0x8
  40fb30:	sub	x1, x29, #0x8
  40fb34:	str	w25, [x20, #64]
  40fb38:	str	x20, [sp, #8]
  40fb3c:	stp	xzr, xzr, [sp, #24]
  40fb40:	str	w26, [sp, #16]
  40fb44:	bl	40d648 <ferror@plt+0x9618>
  40fb48:	mov	w23, wzr
  40fb4c:	mov	w24, #0x7fffffff            	// #2147483647
  40fb50:	cbz	w0, 40fcb4 <ferror@plt+0xbc84>
  40fb54:	mov	x28, #0xf7cf                	// #63439
  40fb58:	movk	x28, #0xe353, lsl #16
  40fb5c:	movk	x28, #0x9ba5, lsl #32
  40fb60:	mov	w27, #0x41                  	// #65
  40fb64:	movk	x28, #0x20c4, lsl #48
  40fb68:	ldur	x21, [x29, #-8]
  40fb6c:	str	w25, [sp, #4]
  40fb70:	ldr	w8, [x21, #44]
  40fb74:	and	w9, w8, w27
  40fb78:	cmp	w9, #0x1
  40fb7c:	b.ne	40fca4 <ferror@plt+0xbc74>  // b.any
  40fb80:	cmp	w23, #0x1
  40fb84:	b.lt	40fb94 <ferror@plt+0xbb64>  // b.tstop
  40fb88:	ldr	w9, [x21, #40]
  40fb8c:	cmp	w9, w24
  40fb90:	b.gt	40fcb4 <ferror@plt+0xbc84>
  40fb94:	tbnz	w8, #4, 40fc74 <ferror@plt+0xbc44>
  40fb98:	ldr	x8, [x21, #16]
  40fb9c:	ldr	x22, [x8]
  40fba0:	cbz	x22, 40fbe8 <ferror@plt+0xbbb8>
  40fba4:	ldr	w8, [x20, #88]
  40fba8:	mov	x0, x20
  40fbac:	add	w8, w8, #0x1
  40fbb0:	str	w8, [x20, #88]
  40fbb4:	bl	42aa50 <ferror@plt+0x26a20>
  40fbb8:	add	x1, sp, #0x4
  40fbbc:	mov	x0, x21
  40fbc0:	blr	x22
  40fbc4:	mov	w22, w0
  40fbc8:	mov	x0, x20
  40fbcc:	bl	42a994 <ferror@plt+0x26964>
  40fbd0:	ldr	w8, [x20, #88]
  40fbd4:	sub	w8, w8, #0x1
  40fbd8:	str	w8, [x20, #88]
  40fbdc:	mov	x8, x21
  40fbe0:	cbnz	w22, 40fc5c <ferror@plt+0xbc2c>
  40fbe4:	b	40fbec <ferror@plt+0xbbbc>
  40fbe8:	str	w25, [sp, #4]
  40fbec:	ldr	x8, [x21, #88]
  40fbf0:	ldr	x8, [x8, #16]
  40fbf4:	cmn	x8, #0x1
  40fbf8:	b.eq	40fc74 <ferror@plt+0xbc44>  // b.none
  40fbfc:	ldr	w9, [x20, #176]
  40fc00:	cbz	w9, 40fc0c <ferror@plt+0xbbdc>
  40fc04:	ldr	x0, [x20, #168]
  40fc08:	b	40fc20 <ferror@plt+0xbbf0>
  40fc0c:	bl	40f7ec <ferror@plt+0xb7bc>
  40fc10:	str	x0, [x20, #168]
  40fc14:	str	w26, [x20, #176]
  40fc18:	ldr	x8, [x21, #88]
  40fc1c:	ldr	x8, [x8, #16]
  40fc20:	subs	x8, x8, x0
  40fc24:	b.le	40fc54 <ferror@plt+0xbc24>
  40fc28:	add	x8, x8, #0x3e7
  40fc2c:	ldr	w9, [sp, #4]
  40fc30:	smulh	x8, x8, x28
  40fc34:	lsr	x10, x8, #63
  40fc38:	lsr	x8, x8, #7
  40fc3c:	add	w8, w8, w10
  40fc40:	tbnz	w9, #31, 40fc4c <ferror@plt+0xbc1c>
  40fc44:	cmp	w9, w8
  40fc48:	b.le	40fc74 <ferror@plt+0xbc44>
  40fc4c:	str	w8, [sp, #4]
  40fc50:	b	40fc74 <ferror@plt+0xbc44>
  40fc54:	mov	x8, x21
  40fc58:	str	wzr, [sp, #4]
  40fc5c:	ldr	w9, [x8, #44]
  40fc60:	ldr	x10, [x8, #88]
  40fc64:	orr	w9, w9, #0x10
  40fc68:	str	w9, [x8, #44]
  40fc6c:	ldr	x8, [x10, #8]
  40fc70:	cbnz	x8, 40fc5c <ferror@plt+0xbc2c>
  40fc74:	ldrb	w8, [x21, #44]
  40fc78:	tbz	w8, #4, 40fc88 <ferror@plt+0xbc58>
  40fc7c:	ldr	w24, [x21, #40]
  40fc80:	add	w23, w23, #0x1
  40fc84:	str	wzr, [x20, #64]
  40fc88:	ldr	w8, [sp, #4]
  40fc8c:	tbnz	w8, #31, 40fca4 <ferror@plt+0xbc74>
  40fc90:	ldr	w9, [x20, #64]
  40fc94:	tbnz	w9, #31, 40fca0 <ferror@plt+0xbc70>
  40fc98:	cmp	w9, w8
  40fc9c:	csel	w8, w9, w8, lt  // lt = tstop
  40fca0:	str	w8, [x20, #64]
  40fca4:	add	x0, sp, #0x8
  40fca8:	sub	x1, x29, #0x8
  40fcac:	bl	40d648 <ferror@plt+0x9618>
  40fcb0:	cbnz	w0, 40fb68 <ferror@plt+0xbb38>
  40fcb4:	add	x0, sp, #0x8
  40fcb8:	bl	40f114 <ferror@plt+0xb0e4>
  40fcbc:	mov	x0, x20
  40fcc0:	bl	42aa50 <ferror@plt+0x26a20>
  40fcc4:	cbz	x19, 40fccc <ferror@plt+0xbc9c>
  40fcc8:	str	w24, [x19]
  40fccc:	cmp	w23, #0x0
  40fcd0:	cset	w0, gt
  40fcd4:	ldp	x20, x19, [sp, #128]
  40fcd8:	ldp	x22, x21, [sp, #112]
  40fcdc:	ldp	x24, x23, [sp, #96]
  40fce0:	ldp	x26, x25, [sp, #80]
  40fce4:	ldp	x28, x27, [sp, #64]
  40fce8:	ldp	x29, x30, [sp, #48]
  40fcec:	add	sp, sp, #0x90
  40fcf0:	ret
  40fcf4:	sub	sp, sp, #0x120
  40fcf8:	stp	x29, x30, [sp, #256]
  40fcfc:	add	x29, sp, #0x100
  40fd00:	mov	x9, #0xffffffffffffffc8    	// #-56
  40fd04:	mov	x10, sp
  40fd08:	sub	x11, x29, #0x78
  40fd0c:	movk	x9, #0xff80, lsl #32
  40fd10:	add	x12, x29, #0x20
  40fd14:	add	x10, x10, #0x80
  40fd18:	add	x11, x11, #0x38
  40fd1c:	stp	x10, x9, [x29, #-16]
  40fd20:	stp	x12, x11, [x29, #-32]
  40fd24:	stp	x1, x2, [x29, #-120]
  40fd28:	stp	x3, x4, [x29, #-104]
  40fd2c:	stp	x5, x6, [x29, #-88]
  40fd30:	stur	x7, [x29, #-72]
  40fd34:	stp	q0, q1, [sp]
  40fd38:	ldp	q0, q1, [x29, #-32]
  40fd3c:	mov	x8, x0
  40fd40:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  40fd44:	add	x0, x0, #0xa7f
  40fd48:	sub	x3, x29, #0x40
  40fd4c:	mov	w1, #0x10                  	// #16
  40fd50:	mov	x2, x8
  40fd54:	str	x28, [sp, #272]
  40fd58:	stp	q2, q3, [sp, #32]
  40fd5c:	stp	q4, q5, [sp, #64]
  40fd60:	stp	q6, q7, [sp, #96]
  40fd64:	stp	q0, q1, [x29, #-64]
  40fd68:	bl	412c74 <ferror@plt+0xec44>
  40fd6c:	ldr	x28, [sp, #272]
  40fd70:	ldp	x29, x30, [sp, #256]
  40fd74:	add	sp, sp, #0x120
  40fd78:	ret
  40fd7c:	stp	x29, x30, [sp, #-64]!
  40fd80:	stp	x24, x23, [sp, #16]
  40fd84:	stp	x22, x21, [sp, #32]
  40fd88:	stp	x20, x19, [sp, #48]
  40fd8c:	mov	x29, sp
  40fd90:	mov	w24, w4
  40fd94:	mov	x23, x3
  40fd98:	mov	x20, x2
  40fd9c:	mov	w22, w1
  40fda0:	mov	x19, x0
  40fda4:	bl	42a994 <ferror@plt+0x26964>
  40fda8:	ldr	x8, [x19, #96]
  40fdac:	cbz	x8, 40fe00 <ferror@plt+0xbdd0>
  40fdb0:	mov	x21, xzr
  40fdb4:	sxtw	x9, w24
  40fdb8:	add	x10, x23, #0x4
  40fdbc:	ldr	w11, [x8, #24]
  40fdc0:	cmp	w11, w22
  40fdc4:	b.gt	40fe04 <ferror@plt+0xbdd4>
  40fdc8:	cmp	x21, x9
  40fdcc:	b.ge	40fdec <ferror@plt+0xbdbc>  // b.tcont
  40fdd0:	ldr	x11, [x8]
  40fdd4:	ldr	w12, [x11]
  40fdd8:	stur	w12, [x10, #-4]
  40fddc:	ldrh	w11, [x11, #4]
  40fde0:	strh	wzr, [x10, #2]
  40fde4:	and	w11, w11, #0xffffffc7
  40fde8:	strh	w11, [x10]
  40fdec:	ldr	x8, [x8, #16]
  40fdf0:	add	x21, x21, #0x1
  40fdf4:	add	x10, x10, #0x8
  40fdf8:	cbnz	x8, 40fdbc <ferror@plt+0xbd8c>
  40fdfc:	b	40fe04 <ferror@plt+0xbdd4>
  40fe00:	mov	w21, wzr
  40fe04:	str	wzr, [x19, #152]
  40fe08:	cbz	x20, 40fe1c <ferror@plt+0xbdec>
  40fe0c:	ldr	w8, [x19, #64]
  40fe10:	str	w8, [x20]
  40fe14:	cbz	w8, 40fe1c <ferror@plt+0xbdec>
  40fe18:	str	wzr, [x19, #176]
  40fe1c:	mov	x0, x19
  40fe20:	bl	42aa50 <ferror@plt+0x26a20>
  40fe24:	mov	w0, w21
  40fe28:	ldp	x20, x19, [sp, #48]
  40fe2c:	ldp	x22, x21, [sp, #32]
  40fe30:	ldp	x24, x23, [sp, #16]
  40fe34:	ldp	x29, x30, [sp], #64
  40fe38:	ret
  40fe3c:	sub	sp, sp, #0x70
  40fe40:	stp	x29, x30, [sp, #32]
  40fe44:	str	x25, [sp, #48]
  40fe48:	stp	x24, x23, [sp, #64]
  40fe4c:	stp	x22, x21, [sp, #80]
  40fe50:	stp	x20, x19, [sp, #96]
  40fe54:	add	x29, sp, #0x20
  40fe58:	mov	w22, w3
  40fe5c:	mov	x21, x2
  40fe60:	mov	w20, w1
  40fe64:	mov	x19, x0
  40fe68:	bl	42a994 <ferror@plt+0x26964>
  40fe6c:	ldr	w8, [x19, #88]
  40fe70:	cbz	w8, 40fe84 <ferror@plt+0xbe54>
  40fe74:	adrp	x0, 439000 <ferror@plt+0x34fd0>
  40fe78:	add	x0, x0, #0xac4
  40fe7c:	bl	40fcf4 <ferror@plt+0xbcc4>
  40fe80:	b	40fe9c <ferror@plt+0xbe6c>
  40fe84:	ldrh	w8, [x19, #150]
  40fe88:	cbz	w8, 40fe94 <ferror@plt+0xbe64>
  40fe8c:	ldr	x0, [x19, #136]
  40fe90:	bl	429e94 <ferror@plt+0x25e64>
  40fe94:	ldr	w8, [x19, #152]
  40fe98:	cbz	w8, 40fec4 <ferror@plt+0xbe94>
  40fe9c:	mov	x0, x19
  40fea0:	bl	42aa50 <ferror@plt+0x26a20>
  40fea4:	mov	w0, wzr
  40fea8:	ldp	x20, x19, [sp, #96]
  40feac:	ldp	x22, x21, [sp, #80]
  40feb0:	ldp	x24, x23, [sp, #64]
  40feb4:	ldr	x25, [sp, #48]
  40feb8:	ldp	x29, x30, [sp, #32]
  40febc:	add	sp, sp, #0x70
  40fec0:	ret
  40fec4:	cmp	w22, #0x1
  40fec8:	b.lt	40ff00 <ferror@plt+0xbed0>  // b.tstop
  40fecc:	add	x10, x19, #0x60
  40fed0:	mov	w8, w22
  40fed4:	add	x9, x21, #0x6
  40fed8:	ldr	x10, [x10]
  40fedc:	ldr	x11, [x10]
  40fee0:	ldrh	w12, [x11, #4]
  40fee4:	cbz	w12, 40fef0 <ferror@plt+0xbec0>
  40fee8:	ldrh	w12, [x9]
  40feec:	strh	w12, [x11, #6]
  40fef0:	add	x10, x10, #0x10
  40fef4:	subs	x8, x8, #0x1
  40fef8:	add	x9, x9, #0x8
  40fefc:	b.ne	40fed8 <ferror@plt+0xbea8>  // b.any
  40ff00:	mov	w23, wzr
  40ff04:	mov	w24, #0x1                   	// #1
  40ff08:	mov	w25, #0x41                  	// #65
  40ff0c:	str	x19, [sp]
  40ff10:	stp	xzr, xzr, [sp, #16]
  40ff14:	str	w24, [sp, #8]
  40ff18:	mov	x0, sp
  40ff1c:	add	x1, x29, #0x18
  40ff20:	bl	40d648 <ferror@plt+0x9618>
  40ff24:	cbz	w0, 410038 <ferror@plt+0xc008>
  40ff28:	ldr	x21, [x29, #24]
  40ff2c:	ldr	w8, [x21, #44]
  40ff30:	and	w9, w8, w25
  40ff34:	cmp	w9, #0x1
  40ff38:	b.ne	40ff18 <ferror@plt+0xbee8>  // b.any
  40ff3c:	cbz	w23, 40ff4c <ferror@plt+0xbf1c>
  40ff40:	ldr	w9, [x21, #40]
  40ff44:	cmp	w9, w20
  40ff48:	b.gt	410038 <ferror@plt+0xc008>
  40ff4c:	tbnz	w8, #4, 41000c <ferror@plt+0xbfdc>
  40ff50:	ldr	x8, [x21, #16]
  40ff54:	ldr	x22, [x8, #8]
  40ff58:	cbz	x22, 40ff94 <ferror@plt+0xbf64>
  40ff5c:	ldr	w8, [x19, #88]
  40ff60:	mov	x0, x19
  40ff64:	add	w8, w8, #0x1
  40ff68:	str	w8, [x19, #88]
  40ff6c:	bl	42aa50 <ferror@plt+0x26a20>
  40ff70:	mov	x0, x21
  40ff74:	blr	x22
  40ff78:	mov	w22, w0
  40ff7c:	mov	x0, x19
  40ff80:	bl	42a994 <ferror@plt+0x26964>
  40ff84:	ldr	w8, [x19, #88]
  40ff88:	sub	w8, w8, #0x1
  40ff8c:	str	w8, [x19, #88]
  40ff90:	cbnz	w22, 40fff0 <ferror@plt+0xbfc0>
  40ff94:	ldr	x8, [x21, #88]
  40ff98:	ldr	x9, [x8, #24]
  40ff9c:	cbz	x9, 40ffb4 <ferror@plt+0xbf84>
  40ffa0:	ldr	x10, [x9]
  40ffa4:	ldrh	w10, [x10, #6]
  40ffa8:	cbnz	w10, 40ffec <ferror@plt+0xbfbc>
  40ffac:	ldr	x9, [x9, #8]
  40ffb0:	cbnz	x9, 40ffa0 <ferror@plt+0xbf70>
  40ffb4:	ldr	x8, [x8, #16]
  40ffb8:	cmn	x8, #0x1
  40ffbc:	b.eq	41000c <ferror@plt+0xbfdc>  // b.none
  40ffc0:	ldr	w9, [x19, #176]
  40ffc4:	cbz	w9, 40ffd0 <ferror@plt+0xbfa0>
  40ffc8:	ldr	x0, [x19, #168]
  40ffcc:	b	40ffe4 <ferror@plt+0xbfb4>
  40ffd0:	bl	40f7ec <ferror@plt+0xb7bc>
  40ffd4:	str	x0, [x19, #168]
  40ffd8:	str	w24, [x19, #176]
  40ffdc:	ldr	x8, [x21, #88]
  40ffe0:	ldr	x8, [x8, #16]
  40ffe4:	cmp	x8, x0
  40ffe8:	b.gt	41000c <ferror@plt+0xbfdc>
  40ffec:	cbz	x21, 41000c <ferror@plt+0xbfdc>
  40fff0:	mov	x8, x21
  40fff4:	ldr	w9, [x8, #44]
  40fff8:	ldr	x10, [x8, #88]
  40fffc:	orr	w9, w9, #0x10
  410000:	str	w9, [x8, #44]
  410004:	ldr	x8, [x10, #8]
  410008:	cbnz	x8, 40fff4 <ferror@plt+0xbfc4>
  41000c:	ldrb	w8, [x21, #44]
  410010:	tbz	w8, #4, 40ff18 <ferror@plt+0xbee8>
  410014:	ldr	w8, [x21, #24]
  410018:	mov	x1, x21
  41001c:	add	w8, w8, #0x1
  410020:	str	w8, [x21, #24]
  410024:	ldr	x0, [x19, #56]
  410028:	bl	42eb18 <ferror@plt+0x2aae8>
  41002c:	ldr	w20, [x21, #40]
  410030:	add	w23, w23, #0x1
  410034:	b	40ff18 <ferror@plt+0xbee8>
  410038:	mov	x0, sp
  41003c:	bl	40f114 <ferror@plt+0xb0e4>
  410040:	mov	x0, x19
  410044:	bl	42aa50 <ferror@plt+0x26a20>
  410048:	cmp	w23, #0x0
  41004c:	cset	w0, ne  // ne = any
  410050:	b	40fea8 <ferror@plt+0xbe78>
  410054:	sub	sp, sp, #0x80
  410058:	stp	x29, x30, [sp, #32]
  41005c:	stp	x28, x27, [sp, #48]
  410060:	stp	x26, x25, [sp, #64]
  410064:	stp	x24, x23, [sp, #80]
  410068:	stp	x22, x21, [sp, #96]
  41006c:	stp	x20, x19, [sp, #112]
  410070:	add	x29, sp, #0x20
  410074:	mov	x19, x0
  410078:	bl	42a994 <ferror@plt+0x26964>
  41007c:	ldr	x8, [x19, #56]
  410080:	ldr	w8, [x8, #8]
  410084:	cbz	w8, 410220 <ferror@plt+0xc1f0>
  410088:	bl	40f8ac <ferror@plt+0xb87c>
  41008c:	ldr	x8, [x19, #56]
  410090:	ldr	w9, [x8, #8]
  410094:	cbz	w9, 410214 <ferror@plt+0xc1e4>
  410098:	mov	x20, x0
  41009c:	mov	x24, xzr
  4100a0:	mov	x25, sp
  4100a4:	mov	w26, #0x41                  	// #65
  4100a8:	ldr	x8, [x8]
  4100ac:	ldr	x21, [x8, x24, lsl #3]
  4100b0:	str	xzr, [x8, x24, lsl #3]
  4100b4:	cbz	x21, 410248 <ferror@plt+0xc218>
  4100b8:	ldr	w8, [x21, #44]
  4100bc:	and	w27, w8, #0xffffffef
  4100c0:	str	w27, [x21, #44]
  4100c4:	tbz	w8, #0, 4101d8 <ferror@plt+0xc1a8>
  4100c8:	stur	xzr, [x29, #-8]
  4100cc:	str	xzr, [sp, #16]
  4100d0:	ldp	x28, x8, [x21, #8]
  4100d4:	ldr	x22, [x21]
  4100d8:	ldr	x23, [x8, #16]
  4100dc:	cbz	x28, 4100f0 <ferror@plt+0xc0c0>
  4100e0:	ldr	x8, [x28]
  4100e4:	mov	x0, x22
  4100e8:	blr	x8
  4100ec:	ldr	w27, [x21, #44]
  4100f0:	tbnz	w27, #5, 410100 <ferror@plt+0xc0d0>
  4100f4:	mov	x0, x21
  4100f8:	bl	40e6b4 <ferror@plt+0xa684>
  4100fc:	ldr	w27, [x21, #44]
  410100:	orr	w8, w27, #0x2
  410104:	str	w8, [x21, #44]
  410108:	cbz	x28, 410124 <ferror@plt+0xc0f4>
  41010c:	ldr	x8, [x28, #16]
  410110:	add	x2, sp, #0x10
  410114:	sub	x3, x29, #0x8
  410118:	mov	x0, x22
  41011c:	mov	x1, x21
  410120:	blr	x8
  410124:	mov	x0, x19
  410128:	bl	42aa50 <ferror@plt+0x26a20>
  41012c:	ldr	w8, [x20]
  410130:	mov	x0, x21
  410134:	add	w8, w8, #0x1
  410138:	str	w8, [x20]
  41013c:	ldr	x8, [x20, #8]
  410140:	stp	x21, x8, [sp]
  410144:	str	x25, [x20, #8]
  410148:	ldr	x1, [sp, #16]
  41014c:	ldur	x2, [x29, #-8]
  410150:	blr	x23
  410154:	ldr	x8, [x20, #8]
  410158:	cmp	x8, x25
  41015c:	b.ne	410270 <ferror@plt+0xc240>  // b.any
  410160:	ldr	x8, [sp, #8]
  410164:	ldr	w9, [x20]
  410168:	mov	w23, w0
  41016c:	str	x8, [x20, #8]
  410170:	sub	w8, w9, #0x1
  410174:	str	w8, [x20]
  410178:	cbz	x28, 410188 <ferror@plt+0xc158>
  41017c:	ldr	x8, [x28, #8]
  410180:	mov	x0, x22
  410184:	blr	x8
  410188:	mov	x0, x19
  41018c:	bl	42a994 <ferror@plt+0x26964>
  410190:	ldr	w8, [x21, #44]
  410194:	tbnz	w27, #1, 4101a0 <ferror@plt+0xc170>
  410198:	and	w8, w8, #0xfffffffd
  41019c:	str	w8, [x21, #44]
  4101a0:	bics	wzr, w26, w8
  4101a4:	b.ne	4101b0 <ferror@plt+0xc180>  // b.any
  4101a8:	mov	x0, x21
  4101ac:	bl	411a48 <ferror@plt+0xda18>
  4101b0:	cbnz	w23, 4101d8 <ferror@plt+0xc1a8>
  4101b4:	ldrb	w8, [x21, #44]
  4101b8:	tbz	w8, #0, 4101d8 <ferror@plt+0xc1a8>
  4101bc:	ldr	x8, [x21, #32]
  4101c0:	cmp	x8, x19
  4101c4:	b.ne	410298 <ferror@plt+0xc268>  // b.any
  4101c8:	mov	w2, #0x1                   	// #1
  4101cc:	mov	x0, x21
  4101d0:	mov	x1, x19
  4101d4:	bl	40d710 <ferror@plt+0x96e0>
  4101d8:	ldr	w8, [x21, #24]
  4101dc:	cmp	w8, #0x2
  4101e0:	b.cc	4101f0 <ferror@plt+0xc1c0>  // b.lo, b.ul, b.last
  4101e4:	sub	w8, w8, #0x1
  4101e8:	str	w8, [x21, #24]
  4101ec:	b	410200 <ferror@plt+0xc1d0>
  4101f0:	mov	w2, #0x1                   	// #1
  4101f4:	mov	x0, x21
  4101f8:	mov	x1, x19
  4101fc:	bl	40ef4c <ferror@plt+0xaf1c>
  410200:	ldr	x8, [x19, #56]
  410204:	add	x24, x24, #0x1
  410208:	ldr	w9, [x8, #8]
  41020c:	cmp	x24, x9
  410210:	b.cc	4100a8 <ferror@plt+0xc078>  // b.lo, b.ul, b.last
  410214:	mov	x0, x8
  410218:	mov	w1, wzr
  41021c:	bl	42e68c <ferror@plt+0x2a65c>
  410220:	mov	x0, x19
  410224:	bl	42aa50 <ferror@plt+0x26a20>
  410228:	ldp	x20, x19, [sp, #112]
  41022c:	ldp	x22, x21, [sp, #96]
  410230:	ldp	x24, x23, [sp, #80]
  410234:	ldp	x26, x25, [sp, #64]
  410238:	ldp	x28, x27, [sp, #48]
  41023c:	ldp	x29, x30, [sp, #32]
  410240:	add	sp, sp, #0x80
  410244:	ret
  410248:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41024c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410250:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  410254:	adrp	x4, 439000 <ferror@plt+0x34fd0>
  410258:	add	x0, x0, #0xa7f
  41025c:	add	x1, x1, #0x998
  410260:	add	x3, x3, #0x1dc
  410264:	add	x4, x4, #0x444
  410268:	mov	w2, #0xbc9                 	// #3017
  41026c:	bl	421e64 <ferror@plt+0x1de34>
  410270:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410274:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410278:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  41027c:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  410280:	add	x0, x0, #0xa7f
  410284:	add	x1, x1, #0x998
  410288:	add	x3, x3, #0x1dc
  41028c:	add	x4, x4, #0x1ec
  410290:	mov	w2, #0xbfd                 	// #3069
  410294:	bl	421e64 <ferror@plt+0x1de34>
  410298:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41029c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4102a0:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  4102a4:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  4102a8:	add	x0, x0, #0xa7f
  4102ac:	add	x1, x1, #0x998
  4102b0:	add	x3, x3, #0x1dc
  4102b4:	add	x4, x4, #0x221
  4102b8:	mov	w2, #0xc11                 	// #3089
  4102bc:	bl	421e64 <ferror@plt+0x1de34>
  4102c0:	stp	x29, x30, [sp, #-32]!
  4102c4:	stp	x20, x19, [sp, #16]
  4102c8:	mov	x19, x0
  4102cc:	mov	x29, sp
  4102d0:	cbnz	x0, 4102dc <ferror@plt+0xc2ac>
  4102d4:	bl	40d9fc <ferror@plt+0x99cc>
  4102d8:	mov	x19, x0
  4102dc:	mov	x0, x19
  4102e0:	bl	42a994 <ferror@plt+0x26964>
  4102e4:	bl	4239ec <ferror@plt+0x1f9bc>
  4102e8:	mov	x0, x19
  4102ec:	mov	w1, wzr
  4102f0:	mov	w2, wzr
  4102f4:	bl	410314 <ferror@plt+0xc2e4>
  4102f8:	mov	w20, w0
  4102fc:	mov	x0, x19
  410300:	bl	42aa50 <ferror@plt+0x26a20>
  410304:	mov	w0, w20
  410308:	ldp	x20, x19, [sp, #16]
  41030c:	ldp	x29, x30, [sp], #32
  410310:	ret
  410314:	sub	sp, sp, #0x50
  410318:	stp	x29, x30, [sp, #16]
  41031c:	stp	x24, x23, [sp, #32]
  410320:	stp	x22, x21, [sp, #48]
  410324:	stp	x20, x19, [sp, #64]
  410328:	add	x29, sp, #0x10
  41032c:	mov	w20, w2
  410330:	mov	w22, w1
  410334:	mov	x19, x0
  410338:	bl	42aa50 <ferror@plt+0x26a20>
  41033c:	mov	x0, x19
  410340:	bl	40db1c <ferror@plt+0x9aec>
  410344:	mov	w21, w0
  410348:	mov	x0, x19
  41034c:	bl	42a994 <ferror@plt+0x26964>
  410350:	cbz	w21, 410414 <ferror@plt+0xc3e4>
  410354:	ldr	x21, [x19, #120]
  410358:	cbnz	x21, 410374 <ferror@plt+0xc344>
  41035c:	ldr	w0, [x19, #112]
  410360:	mov	w1, #0x8                   	// #8
  410364:	str	w0, [x19, #128]
  410368:	bl	411e40 <ferror@plt+0xde10>
  41036c:	mov	x21, x0
  410370:	str	x0, [x19, #120]
  410374:	ldr	w24, [x19, #128]
  410378:	mov	x0, x19
  41037c:	bl	42aa50 <ferror@plt+0x26a20>
  410380:	sub	x1, x29, #0x4
  410384:	mov	x0, x19
  410388:	bl	40fa60 <ferror@plt+0xba30>
  41038c:	ldur	w1, [x29, #-4]
  410390:	add	x2, sp, #0x8
  410394:	mov	x0, x19
  410398:	mov	x3, x21
  41039c:	mov	w4, w24
  4103a0:	bl	40fd7c <ferror@plt+0xbd4c>
  4103a4:	mov	w23, w0
  4103a8:	cmp	w0, w24
  4103ac:	b.le	410408 <ferror@plt+0xc3d8>
  4103b0:	mov	x0, x19
  4103b4:	mov	w24, w23
  4103b8:	bl	42a994 <ferror@plt+0x26964>
  4103bc:	mov	x0, x21
  4103c0:	bl	411d58 <ferror@plt+0xdd28>
  4103c4:	sxtw	x0, w24
  4103c8:	mov	w1, #0x8                   	// #8
  4103cc:	str	w23, [x19, #128]
  4103d0:	bl	411e40 <ferror@plt+0xde10>
  4103d4:	mov	x21, x0
  4103d8:	str	x0, [x19, #120]
  4103dc:	mov	x0, x19
  4103e0:	bl	42aa50 <ferror@plt+0x26a20>
  4103e4:	ldur	w1, [x29, #-4]
  4103e8:	add	x2, sp, #0x8
  4103ec:	mov	x0, x19
  4103f0:	mov	x3, x21
  4103f4:	mov	w4, w23
  4103f8:	bl	40fd7c <ferror@plt+0xbd4c>
  4103fc:	mov	w23, w0
  410400:	cmp	w0, w24
  410404:	b.gt	4103b0 <ferror@plt+0xc380>
  410408:	cbz	w22, 410434 <ferror@plt+0xc404>
  41040c:	ldr	w22, [sp, #8]
  410410:	b	410438 <ferror@plt+0xc408>
  410414:	cbz	w22, 41042c <ferror@plt+0xc3fc>
  410418:	add	x1, x19, #0x8
  41041c:	mov	x0, x19
  410420:	mov	x2, x19
  410424:	bl	40f930 <ferror@plt+0xb900>
  410428:	cbnz	w0, 410354 <ferror@plt+0xc324>
  41042c:	mov	w21, wzr
  410430:	b	4104c0 <ferror@plt+0xc490>
  410434:	str	wzr, [sp, #8]
  410438:	orr	w8, w22, w23
  41043c:	cbz	w8, 41048c <ferror@plt+0xc45c>
  410440:	mov	x0, x19
  410444:	bl	42a994 <ferror@plt+0x26964>
  410448:	ldr	x24, [x19, #160]
  41044c:	mov	x0, x19
  410450:	bl	42aa50 <ferror@plt+0x26a20>
  410454:	mov	x0, x21
  410458:	mov	w1, w23
  41045c:	mov	w2, w22
  410460:	blr	x24
  410464:	tbz	w0, #31, 41048c <ferror@plt+0xc45c>
  410468:	bl	403f30 <__errno_location@plt>
  41046c:	ldr	w0, [x0]
  410470:	cmp	w0, #0x4
  410474:	b.eq	41048c <ferror@plt+0xc45c>  // b.none
  410478:	bl	41c680 <ferror@plt+0x18650>
  41047c:	mov	x1, x0
  410480:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  410484:	add	x0, x0, #0x25b
  410488:	bl	40fcf4 <ferror@plt+0xbcc4>
  41048c:	ldur	w1, [x29, #-4]
  410490:	mov	x0, x19
  410494:	mov	x2, x21
  410498:	mov	w3, w23
  41049c:	bl	40fe3c <ferror@plt+0xbe0c>
  4104a0:	mov	w21, w0
  4104a4:	cbz	w20, 4104b0 <ferror@plt+0xc480>
  4104a8:	mov	x0, x19
  4104ac:	bl	410054 <ferror@plt+0xc024>
  4104b0:	mov	x0, x19
  4104b4:	bl	40dc68 <ferror@plt+0x9c38>
  4104b8:	mov	x0, x19
  4104bc:	bl	42a994 <ferror@plt+0x26964>
  4104c0:	mov	w0, w21
  4104c4:	ldp	x20, x19, [sp, #64]
  4104c8:	ldp	x22, x21, [sp, #48]
  4104cc:	ldp	x24, x23, [sp, #32]
  4104d0:	ldp	x29, x30, [sp, #16]
  4104d4:	add	sp, sp, #0x50
  4104d8:	ret
  4104dc:	stp	x29, x30, [sp, #-32]!
  4104e0:	stp	x20, x19, [sp, #16]
  4104e4:	mov	w19, w1
  4104e8:	mov	x20, x0
  4104ec:	mov	x29, sp
  4104f0:	cbnz	x0, 4104fc <ferror@plt+0xc4cc>
  4104f4:	bl	40d9fc <ferror@plt+0x99cc>
  4104f8:	mov	x20, x0
  4104fc:	mov	x0, x20
  410500:	bl	42a994 <ferror@plt+0x26964>
  410504:	bl	4239ec <ferror@plt+0x1f9bc>
  410508:	mov	w2, #0x1                   	// #1
  41050c:	mov	x0, x20
  410510:	mov	w1, w19
  410514:	bl	410314 <ferror@plt+0xc2e4>
  410518:	mov	w19, w0
  41051c:	mov	x0, x20
  410520:	bl	42aa50 <ferror@plt+0x26a20>
  410524:	mov	w0, w19
  410528:	ldp	x20, x19, [sp, #16]
  41052c:	ldp	x29, x30, [sp], #32
  410530:	ret
  410534:	stp	x29, x30, [sp, #-32]!
  410538:	stp	x20, x19, [sp, #16]
  41053c:	mov	w19, w1
  410540:	mov	x20, x0
  410544:	mov	x29, sp
  410548:	cbnz	x0, 410554 <ferror@plt+0xc524>
  41054c:	bl	40d9fc <ferror@plt+0x99cc>
  410550:	mov	x20, x0
  410554:	mov	x0, x20
  410558:	bl	40d45c <ferror@plt+0x942c>
  41055c:	mov	w0, #0x10                  	// #16
  410560:	bl	411ca8 <ferror@plt+0xdc78>
  410564:	str	x20, [x0]
  410568:	cmp	w19, #0x0
  41056c:	ldp	x20, x19, [sp, #16]
  410570:	mov	w8, #0x1                   	// #1
  410574:	cset	w9, ne  // ne = any
  410578:	stp	w9, w8, [x0, #8]
  41057c:	ldp	x29, x30, [sp], #32
  410580:	ret
  410584:	stp	x29, x30, [sp, #-16]!
  410588:	mov	x29, sp
  41058c:	cbz	x0, 4105bc <ferror@plt+0xc58c>
  410590:	dmb	ish
  410594:	mov	x8, x0
  410598:	ldr	w9, [x8, #12]!
  41059c:	cmp	w9, #0x1
  4105a0:	b.lt	4105c8 <ferror@plt+0xc598>  // b.tstop
  4105a4:	ldaxr	w9, [x8]
  4105a8:	add	w9, w9, #0x1
  4105ac:	stlxr	w10, w9, [x8]
  4105b0:	cbnz	w10, 4105a4 <ferror@plt+0xc574>
  4105b4:	ldp	x29, x30, [sp], #16
  4105b8:	ret
  4105bc:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4105c0:	add	x2, x2, #0xb4a
  4105c4:	b	4105d0 <ferror@plt+0xc5a0>
  4105c8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4105cc:	add	x2, x2, #0xb57
  4105d0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4105d4:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4105d8:	add	x0, x0, #0xa7f
  4105dc:	add	x1, x1, #0xb22
  4105e0:	bl	412a18 <ferror@plt+0xe9e8>
  4105e4:	mov	x0, xzr
  4105e8:	b	4105b4 <ferror@plt+0xc584>
  4105ec:	stp	x29, x30, [sp, #-32]!
  4105f0:	str	x19, [sp, #16]
  4105f4:	mov	x29, sp
  4105f8:	cbz	x0, 41064c <ferror@plt+0xc61c>
  4105fc:	dmb	ish
  410600:	mov	x8, x0
  410604:	ldr	w9, [x8, #12]!
  410608:	mov	x19, x0
  41060c:	cmp	w9, #0x1
  410610:	b.lt	410668 <ferror@plt+0xc638>  // b.tstop
  410614:	ldaxr	w9, [x8]
  410618:	subs	w9, w9, #0x1
  41061c:	stlxr	w10, w9, [x8]
  410620:	cbnz	w10, 410614 <ferror@plt+0xc5e4>
  410624:	b.ne	410640 <ferror@plt+0xc610>  // b.any
  410628:	ldr	x0, [x19]
  41062c:	bl	40d4c4 <ferror@plt+0x9494>
  410630:	mov	x0, x19
  410634:	ldr	x19, [sp, #16]
  410638:	ldp	x29, x30, [sp], #32
  41063c:	b	411d58 <ferror@plt+0xdd28>
  410640:	ldr	x19, [sp, #16]
  410644:	ldp	x29, x30, [sp], #32
  410648:	ret
  41064c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410650:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410654:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410658:	add	x0, x0, #0xa7f
  41065c:	add	x1, x1, #0xb7f
  410660:	add	x2, x2, #0xb4a
  410664:	b	410680 <ferror@plt+0xc650>
  410668:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41066c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410670:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410674:	add	x0, x0, #0xa7f
  410678:	add	x1, x1, #0xb7f
  41067c:	add	x2, x2, #0xb57
  410680:	ldr	x19, [sp, #16]
  410684:	ldp	x29, x30, [sp], #32
  410688:	b	412a18 <ferror@plt+0xe9e8>
  41068c:	stp	x29, x30, [sp, #-48]!
  410690:	str	x21, [sp, #16]
  410694:	stp	x20, x19, [sp, #32]
  410698:	mov	x29, sp
  41069c:	mov	x19, x0
  4106a0:	bl	4239ec <ferror@plt+0x1f9bc>
  4106a4:	cbz	x19, 4107a8 <ferror@plt+0xc778>
  4106a8:	dmb	ish
  4106ac:	mov	x21, x19
  4106b0:	ldr	w8, [x21, #12]!
  4106b4:	cmp	w8, #0x0
  4106b8:	b.le	4107c4 <ferror@plt+0xc794>
  4106bc:	ldr	x0, [x19]
  4106c0:	bl	40db1c <ferror@plt+0x9aec>
  4106c4:	ldr	x8, [x19]
  4106c8:	mov	w20, w0
  4106cc:	mov	x0, x8
  4106d0:	bl	42a994 <ferror@plt+0x26964>
  4106d4:	cbnz	w20, 410720 <ferror@plt+0xc6f0>
  4106d8:	ldaxr	w8, [x21]
  4106dc:	add	w8, w8, #0x1
  4106e0:	stlxr	w9, w8, [x21]
  4106e4:	cbnz	w9, 4106d8 <ferror@plt+0xc6a8>
  4106e8:	ldr	w8, [x19, #8]
  4106ec:	cbnz	w8, 4106f8 <ferror@plt+0xc6c8>
  4106f0:	mov	w8, #0x1                   	// #1
  4106f4:	str	w8, [x19, #8]
  4106f8:	ldr	x0, [x19]
  4106fc:	add	x1, x0, #0x8
  410700:	mov	x2, x0
  410704:	bl	40f930 <ferror@plt+0xb900>
  410708:	ldr	w8, [x19, #8]
  41070c:	mov	w20, w0
  410710:	cbz	w8, 410718 <ferror@plt+0xc6e8>
  410714:	cbz	w20, 4106f8 <ferror@plt+0xc6c8>
  410718:	cbz	w8, 410780 <ferror@plt+0xc750>
  41071c:	cbz	w20, 4107ec <ferror@plt+0xc7bc>
  410720:	ldr	x8, [x19]
  410724:	ldr	w8, [x8, #88]
  410728:	cbz	w8, 410744 <ferror@plt+0xc714>
  41072c:	ldp	x20, x19, [sp, #32]
  410730:	ldr	x21, [sp, #16]
  410734:	adrp	x0, 439000 <ferror@plt+0x34fd0>
  410738:	add	x0, x0, #0xbe3
  41073c:	ldp	x29, x30, [sp], #48
  410740:	b	40fcf4 <ferror@plt+0xbcc4>
  410744:	ldaxr	w8, [x21]
  410748:	add	w8, w8, #0x1
  41074c:	stlxr	w9, w8, [x21]
  410750:	cbnz	w9, 410744 <ferror@plt+0xc714>
  410754:	ldr	x0, [x19]
  410758:	mov	w8, #0x1                   	// #1
  41075c:	str	w8, [x19, #8]
  410760:	mov	w1, #0x1                   	// #1
  410764:	mov	w2, #0x1                   	// #1
  410768:	bl	410314 <ferror@plt+0xc2e4>
  41076c:	ldr	w8, [x19, #8]
  410770:	ldr	x0, [x19]
  410774:	cbnz	w8, 410760 <ferror@plt+0xc730>
  410778:	bl	42aa50 <ferror@plt+0x26a20>
  41077c:	b	41078c <ferror@plt+0xc75c>
  410780:	ldr	x0, [x19]
  410784:	bl	42aa50 <ferror@plt+0x26a20>
  410788:	cbz	w20, 410794 <ferror@plt+0xc764>
  41078c:	ldr	x0, [x19]
  410790:	bl	40dc68 <ferror@plt+0x9c38>
  410794:	mov	x0, x19
  410798:	ldp	x20, x19, [sp, #32]
  41079c:	ldr	x21, [sp, #16]
  4107a0:	ldp	x29, x30, [sp], #48
  4107a4:	b	4105ec <ferror@plt+0xc5bc>
  4107a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4107ac:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4107b0:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4107b4:	add	x0, x0, #0xa7f
  4107b8:	add	x1, x1, #0xba3
  4107bc:	add	x2, x2, #0xb4a
  4107c0:	b	4107dc <ferror@plt+0xc7ac>
  4107c4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4107c8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4107cc:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4107d0:	add	x0, x0, #0xa7f
  4107d4:	add	x1, x1, #0xba3
  4107d8:	add	x2, x2, #0xb57
  4107dc:	ldp	x20, x19, [sp, #32]
  4107e0:	ldr	x21, [sp, #16]
  4107e4:	ldp	x29, x30, [sp], #48
  4107e8:	b	412a18 <ferror@plt+0xe9e8>
  4107ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4107f0:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4107f4:	adrp	x3, 439000 <ferror@plt+0x34fd0>
  4107f8:	adrp	x4, 439000 <ferror@plt+0x34fd0>
  4107fc:	add	x0, x0, #0xa7f
  410800:	add	x1, x1, #0x998
  410804:	add	x3, x3, #0xbc5
  410808:	add	x4, x4, #0xbd5
  41080c:	mov	w2, #0xf34                 	// #3892
  410810:	bl	421e64 <ferror@plt+0x1de34>
  410814:	stp	x29, x30, [sp, #-32]!
  410818:	str	x19, [sp, #16]
  41081c:	mov	x29, sp
  410820:	cbz	x0, 41086c <ferror@plt+0xc83c>
  410824:	dmb	ish
  410828:	ldr	w8, [x0, #12]
  41082c:	mov	x19, x0
  410830:	cmp	w8, #0x0
  410834:	b.le	410888 <ferror@plt+0xc858>
  410838:	ldr	x0, [x19]
  41083c:	bl	42a994 <ferror@plt+0x26964>
  410840:	ldr	x8, [x19]
  410844:	str	wzr, [x19, #8]
  410848:	ldr	x0, [x8, #136]
  41084c:	bl	429ed0 <ferror@plt+0x25ea0>
  410850:	ldr	x8, [x19]
  410854:	add	x0, x8, #0x8
  410858:	bl	42af0c <ferror@plt+0x26edc>
  41085c:	ldr	x0, [x19]
  410860:	ldr	x19, [sp, #16]
  410864:	ldp	x29, x30, [sp], #32
  410868:	b	42aa50 <ferror@plt+0x26a20>
  41086c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410870:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410874:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410878:	add	x0, x0, #0xa7f
  41087c:	add	x1, x1, #0xc55
  410880:	add	x2, x2, #0xb4a
  410884:	b	4108a0 <ferror@plt+0xc870>
  410888:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41088c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410890:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410894:	add	x0, x0, #0xa7f
  410898:	add	x1, x1, #0xc55
  41089c:	add	x2, x2, #0xb57
  4108a0:	ldr	x19, [sp, #16]
  4108a4:	ldp	x29, x30, [sp], #32
  4108a8:	b	412a18 <ferror@plt+0xe9e8>
  4108ac:	stp	x29, x30, [sp, #-16]!
  4108b0:	mov	x29, sp
  4108b4:	cbz	x0, 4108d4 <ferror@plt+0xc8a4>
  4108b8:	dmb	ish
  4108bc:	ldr	w8, [x0, #12]
  4108c0:	cmp	w8, #0x0
  4108c4:	b.le	4108f0 <ferror@plt+0xc8c0>
  4108c8:	ldr	w0, [x0, #8]
  4108cc:	ldp	x29, x30, [sp], #16
  4108d0:	ret
  4108d4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4108d8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4108dc:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4108e0:	add	x0, x0, #0xa7f
  4108e4:	add	x1, x1, #0xc78
  4108e8:	add	x2, x2, #0xb4a
  4108ec:	b	410908 <ferror@plt+0xc8d8>
  4108f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4108f4:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4108f8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4108fc:	add	x0, x0, #0xa7f
  410900:	add	x1, x1, #0xc78
  410904:	add	x2, x2, #0xb57
  410908:	bl	412a18 <ferror@plt+0xe9e8>
  41090c:	mov	w0, wzr
  410910:	b	4108cc <ferror@plt+0xc89c>
  410914:	stp	x29, x30, [sp, #-16]!
  410918:	mov	x29, sp
  41091c:	cbz	x0, 41093c <ferror@plt+0xc90c>
  410920:	dmb	ish
  410924:	ldr	w8, [x0, #12]
  410928:	cmp	w8, #0x0
  41092c:	b.le	410958 <ferror@plt+0xc928>
  410930:	ldr	x0, [x0]
  410934:	ldp	x29, x30, [sp], #16
  410938:	ret
  41093c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410940:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410944:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410948:	add	x0, x0, #0xa7f
  41094c:	add	x1, x1, #0xca5
  410950:	add	x2, x2, #0xb4a
  410954:	b	410970 <ferror@plt+0xc940>
  410958:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41095c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410960:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410964:	add	x0, x0, #0xa7f
  410968:	add	x1, x1, #0xca5
  41096c:	add	x2, x2, #0xb57
  410970:	bl	412a18 <ferror@plt+0xe9e8>
  410974:	mov	x0, xzr
  410978:	b	410934 <ferror@plt+0xc904>
  41097c:	stp	x29, x30, [sp, #-48]!
  410980:	str	x21, [sp, #16]
  410984:	stp	x20, x19, [sp, #32]
  410988:	mov	w20, w2
  41098c:	mov	x19, x1
  410990:	mov	x21, x0
  410994:	mov	x29, sp
  410998:	cbnz	x0, 4109a4 <ferror@plt+0xc974>
  41099c:	bl	40d9fc <ferror@plt+0x99cc>
  4109a0:	mov	x21, x0
  4109a4:	dmb	ish
  4109a8:	ldr	w8, [x21, #48]
  4109ac:	cmp	w8, #0x0
  4109b0:	b.le	4109e4 <ferror@plt+0xc9b4>
  4109b4:	cbz	x19, 410a00 <ferror@plt+0xc9d0>
  4109b8:	mov	x0, x21
  4109bc:	bl	42a994 <ferror@plt+0x26964>
  4109c0:	mov	x0, x21
  4109c4:	mov	w1, w20
  4109c8:	mov	x2, x19
  4109cc:	bl	40d940 <ferror@plt+0x9910>
  4109d0:	mov	x0, x21
  4109d4:	ldp	x20, x19, [sp, #32]
  4109d8:	ldr	x21, [sp, #16]
  4109dc:	ldp	x29, x30, [sp], #48
  4109e0:	b	42aa50 <ferror@plt+0x26a20>
  4109e4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4109e8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4109ec:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4109f0:	add	x0, x0, #0xa7f
  4109f4:	add	x1, x1, #0xcd8
  4109f8:	add	x2, x2, #0x81
  4109fc:	b	410a18 <ferror@plt+0xc9e8>
  410a00:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410a04:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410a08:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  410a0c:	add	x0, x0, #0xa7f
  410a10:	add	x1, x1, #0xcd8
  410a14:	add	x2, x2, #0xc8e
  410a18:	ldp	x20, x19, [sp, #32]
  410a1c:	ldr	x21, [sp, #16]
  410a20:	ldp	x29, x30, [sp], #48
  410a24:	b	412a18 <ferror@plt+0xe9e8>
  410a28:	stp	x29, x30, [sp, #-32]!
  410a2c:	stp	x20, x19, [sp, #16]
  410a30:	mov	x19, x1
  410a34:	mov	x20, x0
  410a38:	mov	x29, sp
  410a3c:	cbnz	x0, 410a48 <ferror@plt+0xca18>
  410a40:	bl	40d9fc <ferror@plt+0x99cc>
  410a44:	mov	x20, x0
  410a48:	dmb	ish
  410a4c:	ldr	w8, [x20, #48]
  410a50:	cmp	w8, #0x0
  410a54:	b.le	410a80 <ferror@plt+0xca50>
  410a58:	cbz	x19, 410a9c <ferror@plt+0xca6c>
  410a5c:	mov	x0, x20
  410a60:	bl	42a994 <ferror@plt+0x26964>
  410a64:	mov	x0, x20
  410a68:	mov	x1, x19
  410a6c:	bl	40e304 <ferror@plt+0xa2d4>
  410a70:	mov	x0, x20
  410a74:	ldp	x20, x19, [sp, #16]
  410a78:	ldp	x29, x30, [sp], #32
  410a7c:	b	42aa50 <ferror@plt+0x26a20>
  410a80:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410a84:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410a88:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410a8c:	add	x0, x0, #0xa7f
  410a90:	add	x1, x1, #0xd16
  410a94:	add	x2, x2, #0x81
  410a98:	b	410ab4 <ferror@plt+0xca84>
  410a9c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410aa0:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410aa4:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  410aa8:	add	x0, x0, #0xa7f
  410aac:	add	x1, x1, #0xd16
  410ab0:	add	x2, x2, #0xc8e
  410ab4:	ldp	x20, x19, [sp, #16]
  410ab8:	ldp	x29, x30, [sp], #32
  410abc:	b	412a18 <ferror@plt+0xe9e8>
  410ac0:	mov	x0, x1
  410ac4:	b	40f75c <ferror@plt+0xb72c>
  410ac8:	stp	x29, x30, [sp, #-32]!
  410acc:	stp	x20, x19, [sp, #16]
  410ad0:	ldr	x19, [x0, #32]
  410ad4:	mov	x29, sp
  410ad8:	cbz	x19, 410b20 <ferror@plt+0xcaf0>
  410adc:	mov	x0, x19
  410ae0:	bl	42a994 <ferror@plt+0x26964>
  410ae4:	ldr	w8, [x19, #176]
  410ae8:	cbz	w8, 410af4 <ferror@plt+0xcac4>
  410aec:	ldr	x20, [x19, #168]
  410af0:	b	410b08 <ferror@plt+0xcad8>
  410af4:	bl	40f7ec <ferror@plt+0xb7bc>
  410af8:	mov	x20, x0
  410afc:	mov	w8, #0x1                   	// #1
  410b00:	str	x0, [x19, #168]
  410b04:	str	w8, [x19, #176]
  410b08:	mov	x0, x19
  410b0c:	bl	42aa50 <ferror@plt+0x26a20>
  410b10:	mov	x0, x20
  410b14:	ldp	x20, x19, [sp, #16]
  410b18:	ldp	x29, x30, [sp], #32
  410b1c:	ret
  410b20:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410b24:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410b28:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410b2c:	add	x0, x0, #0xa7f
  410b30:	add	x1, x1, #0xd51
  410b34:	add	x2, x2, #0x250
  410b38:	bl	412a18 <ferror@plt+0xe9e8>
  410b3c:	mov	x20, xzr
  410b40:	b	410b10 <ferror@plt+0xcae0>
  410b44:	stp	x29, x30, [sp, #-32]!
  410b48:	stp	x20, x19, [sp, #16]
  410b4c:	mov	x19, x1
  410b50:	mov	x20, x0
  410b54:	mov	x29, sp
  410b58:	cbnz	x0, 410b64 <ferror@plt+0xcb34>
  410b5c:	bl	40d9fc <ferror@plt+0x99cc>
  410b60:	mov	x20, x0
  410b64:	dmb	ish
  410b68:	ldr	w8, [x20, #48]
  410b6c:	cmp	w8, #0x0
  410b70:	b.le	410ba0 <ferror@plt+0xcb70>
  410b74:	mov	x0, x20
  410b78:	bl	42a994 <ferror@plt+0x26964>
  410b7c:	adrp	x8, 417000 <ferror@plt+0x12fd0>
  410b80:	add	x8, x8, #0x30c
  410b84:	cmp	x19, #0x0
  410b88:	csel	x8, x8, x19, eq  // eq = none
  410b8c:	str	x8, [x20, #160]
  410b90:	mov	x0, x20
  410b94:	ldp	x20, x19, [sp, #16]
  410b98:	ldp	x29, x30, [sp], #32
  410b9c:	b	42aa50 <ferror@plt+0x26a20>
  410ba0:	ldp	x20, x19, [sp, #16]
  410ba4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410ba8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410bac:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410bb0:	add	x0, x0, #0xa7f
  410bb4:	add	x1, x1, #0xd75
  410bb8:	add	x2, x2, #0x81
  410bbc:	ldp	x29, x30, [sp], #32
  410bc0:	b	412a18 <ferror@plt+0xe9e8>
  410bc4:	stp	x29, x30, [sp, #-32]!
  410bc8:	stp	x20, x19, [sp, #16]
  410bcc:	mov	x19, x0
  410bd0:	mov	x29, sp
  410bd4:	cbnz	x0, 410be0 <ferror@plt+0xcbb0>
  410bd8:	bl	40d9fc <ferror@plt+0x99cc>
  410bdc:	mov	x19, x0
  410be0:	dmb	ish
  410be4:	ldr	w8, [x19, #48]
  410be8:	cmp	w8, #0x0
  410bec:	b.le	410c14 <ferror@plt+0xcbe4>
  410bf0:	mov	x0, x19
  410bf4:	bl	42a994 <ferror@plt+0x26964>
  410bf8:	ldr	x20, [x19, #160]
  410bfc:	mov	x0, x19
  410c00:	bl	42aa50 <ferror@plt+0x26a20>
  410c04:	mov	x0, x20
  410c08:	ldp	x20, x19, [sp, #16]
  410c0c:	ldp	x29, x30, [sp], #32
  410c10:	ret
  410c14:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410c18:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410c1c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410c20:	add	x0, x0, #0xa7f
  410c24:	add	x1, x1, #0xdb2
  410c28:	add	x2, x2, #0x81
  410c2c:	bl	412a18 <ferror@plt+0xe9e8>
  410c30:	mov	x20, xzr
  410c34:	b	410c04 <ferror@plt+0xcbd4>
  410c38:	stp	x29, x30, [sp, #-32]!
  410c3c:	stp	x20, x19, [sp, #16]
  410c40:	mov	x19, x0
  410c44:	mov	x29, sp
  410c48:	cbnz	x0, 410c54 <ferror@plt+0xcc24>
  410c4c:	bl	40d9fc <ferror@plt+0x99cc>
  410c50:	mov	x19, x0
  410c54:	mov	x0, x19
  410c58:	bl	42a994 <ferror@plt+0x26964>
  410c5c:	ldr	x20, [x19, #24]
  410c60:	bl	4239ec <ferror@plt+0x1f9bc>
  410c64:	cmp	x20, x0
  410c68:	mov	x0, x19
  410c6c:	cset	w20, eq  // eq = none
  410c70:	bl	42aa50 <ferror@plt+0x26a20>
  410c74:	mov	w0, w20
  410c78:	ldp	x20, x19, [sp, #16]
  410c7c:	ldp	x29, x30, [sp], #32
  410c80:	ret
  410c84:	stp	x29, x30, [sp, #-32]!
  410c88:	stp	x20, x19, [sp, #16]
  410c8c:	mov	w19, w0
  410c90:	mov	w0, #0x68                  	// #104
  410c94:	mov	x29, sp
  410c98:	bl	411ca8 <ferror@plt+0xdc78>
  410c9c:	mov	x20, x0
  410ca0:	mov	w0, #0x20                  	// #32
  410ca4:	bl	41a71c <ferror@plt+0x166ec>
  410ca8:	adrp	x10, 439000 <ferror@plt+0x34fd0>
  410cac:	ldr	d0, [x10, #72]
  410cb0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  410cb4:	add	x8, x8, #0x608
  410cb8:	mov	w9, #0x1                   	// #1
  410cbc:	mov	x11, #0xffffffffffffffff    	// #-1
  410cc0:	str	x0, [x20, #88]
  410cc4:	str	x8, [x20, #16]
  410cc8:	str	w9, [x20, #24]
  410ccc:	str	x11, [x0, #16]
  410cd0:	str	d0, [x20, #40]
  410cd4:	str	w19, [x20, #96]
  410cd8:	bl	40f7ec <ferror@plt+0xb7bc>
  410cdc:	mov	x1, x0
  410ce0:	mov	x0, x20
  410ce4:	bl	410cf8 <ferror@plt+0xccc8>
  410ce8:	mov	x0, x20
  410cec:	ldp	x20, x19, [sp, #16]
  410cf0:	ldp	x29, x30, [sp], #32
  410cf4:	ret
  410cf8:	stp	x29, x30, [sp, #-64]!
  410cfc:	str	x23, [sp, #16]
  410d00:	stp	x22, x21, [sp, #32]
  410d04:	stp	x20, x19, [sp, #48]
  410d08:	ldp	w8, w9, [x0, #96]
  410d0c:	mov	w10, #0x3e8                 	// #1000
  410d10:	mov	x19, x0
  410d14:	mov	x29, sp
  410d18:	madd	x20, x8, x10, x1
  410d1c:	cbz	w9, 410de8 <ferror@plt+0xcdb8>
  410d20:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  410d24:	ldr	w8, [x23, #1776]
  410d28:	cmn	w8, #0x1
  410d2c:	b.ne	410d9c <ferror@plt+0xcd6c>  // b.any
  410d30:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  410d34:	add	x0, x0, #0x2c8
  410d38:	bl	408b00 <ferror@plt+0x4ad0>
  410d3c:	mov	x21, x0
  410d40:	cbnz	x0, 410d58 <ferror@plt+0xcd28>
  410d44:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  410d48:	add	x0, x0, #0x2e1
  410d4c:	bl	408b00 <ferror@plt+0x4ad0>
  410d50:	mov	x21, x0
  410d54:	cbz	x0, 410e04 <ferror@plt+0xcdd4>
  410d58:	mov	x0, x21
  410d5c:	bl	40c638 <ferror@plt+0x8608>
  410d60:	mov	w22, w0
  410d64:	mov	x0, x21
  410d68:	bl	40c638 <ferror@plt+0x8608>
  410d6c:	cmp	w22, #0x0
  410d70:	mov	w8, #0xde83                	// #56963
  410d74:	movk	w8, #0x431b, lsl #16
  410d78:	cneg	w9, w0, lt  // lt = tstop
  410d7c:	smull	x8, w9, w8
  410d80:	lsr	x10, x8, #63
  410d84:	asr	x8, x8, #50
  410d88:	add	w8, w8, w10
  410d8c:	mov	w10, #0x4240                	// #16960
  410d90:	movk	w10, #0xf, lsl #16
  410d94:	msub	w8, w8, w10, w9
  410d98:	str	w8, [x23, #1776]
  410d9c:	mov	x10, #0x34db                	// #13531
  410da0:	movk	x10, #0xd7b6, lsl #16
  410da4:	movk	x10, #0xde82, lsl #32
  410da8:	sxtw	x9, w8
  410dac:	sub	x8, x20, w8, sxtw
  410db0:	movk	x10, #0x431b, lsl #48
  410db4:	smulh	x10, x8, x10
  410db8:	mov	w11, #0x4240                	// #16960
  410dbc:	asr	x14, x10, #18
  410dc0:	movk	w11, #0xf, lsl #16
  410dc4:	mov	w12, #0xd08f                	// #53391
  410dc8:	add	x10, x14, x10, lsr #63
  410dcc:	movk	w12, #0x3, lsl #16
  410dd0:	msub	x10, x10, x11, x8
  410dd4:	add	x13, x8, x11
  410dd8:	cmp	x10, x12
  410ddc:	csel	x8, x13, x8, gt
  410de0:	sub	x9, x9, x10
  410de4:	add	x20, x9, x8
  410de8:	mov	x0, x19
  410dec:	mov	x1, x20
  410df0:	ldp	x20, x19, [sp, #48]
  410df4:	ldp	x22, x21, [sp, #32]
  410df8:	ldr	x23, [sp, #16]
  410dfc:	ldp	x29, x30, [sp], #64
  410e00:	b	40eb90 <ferror@plt+0xab60>
  410e04:	mov	w8, wzr
  410e08:	b	410d98 <ferror@plt+0xcd68>
  410e0c:	stp	x29, x30, [sp, #-32]!
  410e10:	stp	x20, x19, [sp, #16]
  410e14:	mov	w19, w0
  410e18:	mov	w0, #0x68                  	// #104
  410e1c:	mov	x29, sp
  410e20:	bl	411ca8 <ferror@plt+0xdc78>
  410e24:	mov	x20, x0
  410e28:	mov	w0, #0x20                  	// #32
  410e2c:	bl	41a71c <ferror@plt+0x166ec>
  410e30:	adrp	x10, 439000 <ferror@plt+0x34fd0>
  410e34:	ldr	d0, [x10, #72]
  410e38:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  410e3c:	add	x8, x8, #0x608
  410e40:	mov	w12, #0x3e8                 	// #1000
  410e44:	mov	w9, #0x1                   	// #1
  410e48:	mov	x11, #0xffffffffffffffff    	// #-1
  410e4c:	str	x8, [x20, #16]
  410e50:	mul	w8, w19, w12
  410e54:	str	x0, [x20, #88]
  410e58:	str	w9, [x20, #24]
  410e5c:	str	x11, [x0, #16]
  410e60:	str	d0, [x20, #40]
  410e64:	stp	w8, w9, [x20, #96]
  410e68:	bl	40f7ec <ferror@plt+0xb7bc>
  410e6c:	mov	x1, x0
  410e70:	mov	x0, x20
  410e74:	bl	410cf8 <ferror@plt+0xccc8>
  410e78:	mov	x0, x20
  410e7c:	ldp	x20, x19, [sp, #16]
  410e80:	ldp	x29, x30, [sp], #32
  410e84:	ret
  410e88:	stp	x29, x30, [sp, #-64]!
  410e8c:	str	x23, [sp, #16]
  410e90:	stp	x22, x21, [sp, #32]
  410e94:	stp	x20, x19, [sp, #48]
  410e98:	mov	x29, sp
  410e9c:	cbz	x2, 410f10 <ferror@plt+0xcee0>
  410ea0:	mov	w23, w0
  410ea4:	mov	w0, w1
  410ea8:	mov	x19, x4
  410eac:	mov	x21, x3
  410eb0:	mov	x22, x2
  410eb4:	bl	410c84 <ferror@plt+0xcc54>
  410eb8:	mov	x20, x0
  410ebc:	cbz	w23, 410ecc <ferror@plt+0xce9c>
  410ec0:	mov	x0, x20
  410ec4:	mov	w1, w23
  410ec8:	bl	40eac0 <ferror@plt+0xaa90>
  410ecc:	mov	x0, x20
  410ed0:	mov	x1, x22
  410ed4:	mov	x2, x21
  410ed8:	mov	x3, x19
  410edc:	bl	40e9b8 <ferror@plt+0xa988>
  410ee0:	mov	x0, x20
  410ee4:	mov	x1, xzr
  410ee8:	bl	40ddec <ferror@plt+0x9dbc>
  410eec:	mov	w19, w0
  410ef0:	mov	x0, x20
  410ef4:	bl	40ef20 <ferror@plt+0xaef0>
  410ef8:	mov	w0, w19
  410efc:	ldp	x20, x19, [sp, #48]
  410f00:	ldp	x22, x21, [sp, #32]
  410f04:	ldr	x23, [sp, #16]
  410f08:	ldp	x29, x30, [sp], #64
  410f0c:	ret
  410f10:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410f14:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410f18:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410f1c:	add	x0, x0, #0xa7f
  410f20:	add	x1, x1, #0xe14
  410f24:	add	x2, x2, #0xe61
  410f28:	bl	412a18 <ferror@plt+0xe9e8>
  410f2c:	mov	w0, wzr
  410f30:	b	410efc <ferror@plt+0xcecc>
  410f34:	mov	x3, x2
  410f38:	mov	x2, x1
  410f3c:	mov	w1, w0
  410f40:	mov	w0, wzr
  410f44:	mov	x4, xzr
  410f48:	b	410e88 <ferror@plt+0xce58>
  410f4c:	stp	x29, x30, [sp, #-64]!
  410f50:	str	x23, [sp, #16]
  410f54:	stp	x22, x21, [sp, #32]
  410f58:	stp	x20, x19, [sp, #48]
  410f5c:	mov	x29, sp
  410f60:	cbz	x2, 410fd4 <ferror@plt+0xcfa4>
  410f64:	mov	w23, w0
  410f68:	mov	w0, w1
  410f6c:	mov	x19, x4
  410f70:	mov	x21, x3
  410f74:	mov	x22, x2
  410f78:	bl	410e0c <ferror@plt+0xcddc>
  410f7c:	mov	x20, x0
  410f80:	cbz	w23, 410f90 <ferror@plt+0xcf60>
  410f84:	mov	x0, x20
  410f88:	mov	w1, w23
  410f8c:	bl	40eac0 <ferror@plt+0xaa90>
  410f90:	mov	x0, x20
  410f94:	mov	x1, x22
  410f98:	mov	x2, x21
  410f9c:	mov	x3, x19
  410fa0:	bl	40e9b8 <ferror@plt+0xa988>
  410fa4:	mov	x0, x20
  410fa8:	mov	x1, xzr
  410fac:	bl	40ddec <ferror@plt+0x9dbc>
  410fb0:	mov	w19, w0
  410fb4:	mov	x0, x20
  410fb8:	bl	40ef20 <ferror@plt+0xaef0>
  410fbc:	mov	w0, w19
  410fc0:	ldp	x20, x19, [sp, #48]
  410fc4:	ldp	x22, x21, [sp, #32]
  410fc8:	ldr	x23, [sp, #16]
  410fcc:	ldp	x29, x30, [sp], #64
  410fd0:	ret
  410fd4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  410fd8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  410fdc:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  410fe0:	add	x0, x0, #0xa7f
  410fe4:	add	x1, x1, #0xe72
  410fe8:	add	x2, x2, #0xe61
  410fec:	bl	412a18 <ferror@plt+0xe9e8>
  410ff0:	mov	w0, wzr
  410ff4:	b	410fc0 <ferror@plt+0xcf90>
  410ff8:	mov	x3, x2
  410ffc:	mov	x2, x1
  411000:	cbz	x1, 411014 <ferror@plt+0xcfe4>
  411004:	mov	w1, w0
  411008:	mov	w0, wzr
  41100c:	mov	x4, xzr
  411010:	b	410f4c <ferror@plt+0xcf1c>
  411014:	stp	x29, x30, [sp, #-16]!
  411018:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41101c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  411020:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  411024:	add	x0, x0, #0xa7f
  411028:	add	x1, x1, #0xec9
  41102c:	add	x2, x2, #0xe61
  411030:	mov	x29, sp
  411034:	bl	412a18 <ferror@plt+0xe9e8>
  411038:	mov	w0, wzr
  41103c:	ldp	x29, x30, [sp], #16
  411040:	ret
  411044:	stp	x29, x30, [sp, #-48]!
  411048:	stp	x20, x19, [sp, #32]
  41104c:	mov	w20, w0
  411050:	mov	w0, #0x68                  	// #104
  411054:	stp	x22, x21, [sp, #16]
  411058:	mov	x29, sp
  41105c:	bl	411ca8 <ferror@plt+0xdc78>
  411060:	mov	x19, x0
  411064:	mov	w0, #0x20                  	// #32
  411068:	bl	41a71c <ferror@plt+0x166ec>
  41106c:	adrp	x9, 439000 <ferror@plt+0x34fd0>
  411070:	ldr	d0, [x9, #72]
  411074:	mov	x10, #0xffffffffffffffff    	// #-1
  411078:	str	x0, [x19, #88]
  41107c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411080:	str	x10, [x0, #16]
  411084:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  411088:	add	x8, x8, #0x5d8
  41108c:	mov	w21, #0x1                   	// #1
  411090:	add	x0, x0, #0xa20
  411094:	str	x8, [x19, #16]
  411098:	str	w21, [x19, #24]
  41109c:	str	d0, [x19, #40]
  4110a0:	stp	w20, wzr, [x19, #96]
  4110a4:	bl	42a994 <ferror@plt+0x26964>
  4110a8:	mov	w0, w20
  4110ac:	bl	4110f8 <ferror@plt+0xd0c8>
  4110b0:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  4110b4:	ldr	x0, [x22, #2600]
  4110b8:	mov	x1, x19
  4110bc:	bl	41b718 <ferror@plt+0x176e8>
  4110c0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4110c4:	str	x0, [x22, #2600]
  4110c8:	add	x8, x8, #0xa30
  4110cc:	ldr	w8, [x8, w20, sxtw #2]
  4110d0:	cbz	w8, 4110d8 <ferror@plt+0xd0a8>
  4110d4:	str	w21, [x19, #100]
  4110d8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4110dc:	add	x0, x0, #0xa20
  4110e0:	bl	42aa50 <ferror@plt+0x26a20>
  4110e4:	mov	x0, x19
  4110e8:	ldp	x20, x19, [sp, #32]
  4110ec:	ldp	x22, x21, [sp, #16]
  4110f0:	ldp	x29, x30, [sp], #48
  4110f4:	ret
  4110f8:	sub	sp, sp, #0xc0
  4110fc:	stp	x29, x30, [sp, #160]
  411100:	str	x19, [sp, #176]
  411104:	add	x29, sp, #0xa0
  411108:	mov	w19, w0
  41110c:	bl	411578 <ferror@plt+0xd548>
  411110:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411114:	add	x8, x8, #0xb50
  411118:	ldr	w9, [x8, w19, sxtw #2]
  41111c:	add	w9, w9, #0x1
  411120:	str	w9, [x8, w19, sxtw #2]
  411124:	ldr	w8, [x8, w19, sxtw #2]
  411128:	cmp	w8, #0x1
  41112c:	b.ne	411164 <ferror@plt+0xd134>  // b.any
  411130:	adrp	x8, 411000 <ferror@plt+0xcfd0>
  411134:	add	x9, sp, #0x8
  411138:	add	x8, x8, #0xb1c
  41113c:	add	x0, x9, #0x8
  411140:	str	x8, [sp, #8]
  411144:	bl	403890 <sigemptyset@plt>
  411148:	mov	w8, #0x1                   	// #1
  41114c:	movk	w8, #0x1000, lsl #16
  411150:	add	x1, sp, #0x8
  411154:	mov	w0, w19
  411158:	mov	x2, xzr
  41115c:	str	w8, [sp, #144]
  411160:	bl	403a70 <sigaction@plt>
  411164:	ldr	x19, [sp, #176]
  411168:	ldp	x29, x30, [sp, #160]
  41116c:	add	sp, sp, #0xc0
  411170:	ret
  411174:	stp	x29, x30, [sp, #-48]!
  411178:	stp	x20, x19, [sp, #32]
  41117c:	mov	w20, w0
  411180:	mov	w0, #0x70                  	// #112
  411184:	stp	x22, x21, [sp, #16]
  411188:	mov	x29, sp
  41118c:	bl	411ca8 <ferror@plt+0xdc78>
  411190:	mov	x19, x0
  411194:	mov	w0, #0x20                  	// #32
  411198:	bl	41a71c <ferror@plt+0x166ec>
  41119c:	adrp	x9, 439000 <ferror@plt+0x34fd0>
  4111a0:	ldr	d0, [x9, #72]
  4111a4:	mov	x10, #0xffffffffffffffff    	// #-1
  4111a8:	str	x0, [x19, #88]
  4111ac:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4111b0:	str	x10, [x0, #16]
  4111b4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4111b8:	add	x8, x8, #0x638
  4111bc:	mov	w21, #0x1                   	// #1
  4111c0:	add	x0, x0, #0xa20
  4111c4:	str	x8, [x19, #16]
  4111c8:	str	w21, [x19, #24]
  4111cc:	str	d0, [x19, #40]
  4111d0:	str	w20, [x19, #96]
  4111d4:	bl	42a994 <ferror@plt+0x26964>
  4111d8:	mov	w0, #0x11                  	// #17
  4111dc:	bl	4110f8 <ferror@plt+0xd0c8>
  4111e0:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  4111e4:	ldr	x0, [x22, #2872]
  4111e8:	mov	x1, x19
  4111ec:	bl	41b718 <ferror@plt+0x176e8>
  4111f0:	str	x0, [x22, #2872]
  4111f4:	add	x1, x19, #0x64
  4111f8:	mov	w2, #0x1                   	// #1
  4111fc:	mov	w0, w20
  411200:	bl	403fb0 <waitpid@plt>
  411204:	cmp	w0, #0x1
  411208:	b.lt	411210 <ferror@plt+0xd1e0>  // b.tstop
  41120c:	str	w21, [x19, #104]
  411210:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  411214:	add	x0, x0, #0xa20
  411218:	bl	42aa50 <ferror@plt+0x26a20>
  41121c:	mov	x0, x19
  411220:	ldp	x20, x19, [sp, #32]
  411224:	ldp	x22, x21, [sp, #16]
  411228:	ldp	x29, x30, [sp], #48
  41122c:	ret
  411230:	stp	x29, x30, [sp, #-64]!
  411234:	str	x23, [sp, #16]
  411238:	stp	x22, x21, [sp, #32]
  41123c:	stp	x20, x19, [sp, #48]
  411240:	mov	x29, sp
  411244:	cbz	x2, 4112b8 <ferror@plt+0xd288>
  411248:	mov	w23, w0
  41124c:	mov	w0, w1
  411250:	mov	x19, x4
  411254:	mov	x21, x3
  411258:	mov	x22, x2
  41125c:	bl	411174 <ferror@plt+0xd144>
  411260:	mov	x20, x0
  411264:	cbz	w23, 411274 <ferror@plt+0xd244>
  411268:	mov	x0, x20
  41126c:	mov	w1, w23
  411270:	bl	40eac0 <ferror@plt+0xaa90>
  411274:	mov	x0, x20
  411278:	mov	x1, x22
  41127c:	mov	x2, x21
  411280:	mov	x3, x19
  411284:	bl	40e9b8 <ferror@plt+0xa988>
  411288:	mov	x0, x20
  41128c:	mov	x1, xzr
  411290:	bl	40ddec <ferror@plt+0x9dbc>
  411294:	mov	w19, w0
  411298:	mov	x0, x20
  41129c:	bl	40ef20 <ferror@plt+0xaef0>
  4112a0:	mov	w0, w19
  4112a4:	ldp	x20, x19, [sp, #48]
  4112a8:	ldp	x22, x21, [sp, #32]
  4112ac:	ldr	x23, [sp, #16]
  4112b0:	ldp	x29, x30, [sp], #64
  4112b4:	ret
  4112b8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4112bc:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4112c0:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4112c4:	add	x0, x0, #0xa7f
  4112c8:	add	x1, x1, #0xf03
  4112cc:	add	x2, x2, #0xe61
  4112d0:	bl	412a18 <ferror@plt+0xe9e8>
  4112d4:	mov	w0, wzr
  4112d8:	b	4112a4 <ferror@plt+0xd274>
  4112dc:	mov	x3, x2
  4112e0:	mov	x2, x1
  4112e4:	mov	w1, w0
  4112e8:	mov	w0, wzr
  4112ec:	mov	x4, xzr
  4112f0:	b	411230 <ferror@plt+0xd200>
  4112f4:	stp	x29, x30, [sp, #-32]!
  4112f8:	mov	w0, #0x60                  	// #96
  4112fc:	str	x19, [sp, #16]
  411300:	mov	x29, sp
  411304:	bl	411ca8 <ferror@plt+0xdc78>
  411308:	mov	x19, x0
  41130c:	mov	w0, #0x20                  	// #32
  411310:	bl	41a71c <ferror@plt+0x166ec>
  411314:	adrp	x10, 439000 <ferror@plt+0x34fd0>
  411318:	ldr	d0, [x10, #72]
  41131c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411320:	mov	x10, #0xffffffffffffffff    	// #-1
  411324:	str	x0, [x19, #88]
  411328:	add	x8, x8, #0x668
  41132c:	mov	w9, #0x1                   	// #1
  411330:	str	x10, [x0, #16]
  411334:	mov	w1, #0xc8                  	// #200
  411338:	mov	x0, x19
  41133c:	str	x8, [x19, #16]
  411340:	str	w9, [x19, #24]
  411344:	str	d0, [x19, #40]
  411348:	bl	40eac0 <ferror@plt+0xaa90>
  41134c:	mov	x0, x19
  411350:	ldr	x19, [sp, #16]
  411354:	ldp	x29, x30, [sp], #32
  411358:	ret
  41135c:	stp	x29, x30, [sp, #-64]!
  411360:	str	x23, [sp, #16]
  411364:	stp	x22, x21, [sp, #32]
  411368:	stp	x20, x19, [sp, #48]
  41136c:	mov	x29, sp
  411370:	cbz	x1, 4113e4 <ferror@plt+0xd3b4>
  411374:	mov	x19, x3
  411378:	mov	x21, x2
  41137c:	mov	x22, x1
  411380:	mov	w23, w0
  411384:	bl	4112f4 <ferror@plt+0xd2c4>
  411388:	cmp	w23, #0xc8
  41138c:	mov	x20, x0
  411390:	b.eq	4113a0 <ferror@plt+0xd370>  // b.none
  411394:	mov	x0, x20
  411398:	mov	w1, w23
  41139c:	bl	40eac0 <ferror@plt+0xaa90>
  4113a0:	mov	x0, x20
  4113a4:	mov	x1, x22
  4113a8:	mov	x2, x21
  4113ac:	mov	x3, x19
  4113b0:	bl	40e9b8 <ferror@plt+0xa988>
  4113b4:	mov	x0, x20
  4113b8:	mov	x1, xzr
  4113bc:	bl	40ddec <ferror@plt+0x9dbc>
  4113c0:	mov	w19, w0
  4113c4:	mov	x0, x20
  4113c8:	bl	40ef20 <ferror@plt+0xaef0>
  4113cc:	mov	w0, w19
  4113d0:	ldp	x20, x19, [sp, #48]
  4113d4:	ldp	x22, x21, [sp, #32]
  4113d8:	ldr	x23, [sp, #16]
  4113dc:	ldp	x29, x30, [sp], #64
  4113e0:	ret
  4113e4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4113e8:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4113ec:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4113f0:	add	x0, x0, #0xa7f
  4113f4:	add	x1, x1, #0xf57
  4113f8:	add	x2, x2, #0xe61
  4113fc:	bl	412a18 <ferror@plt+0xe9e8>
  411400:	mov	w0, wzr
  411404:	b	4113d0 <ferror@plt+0xd3a0>
  411408:	mov	x8, x0
  41140c:	mov	w0, #0xc8                  	// #200
  411410:	mov	x2, x1
  411414:	mov	x1, x8
  411418:	mov	x3, xzr
  41141c:	b	41135c <ferror@plt+0xd32c>
  411420:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411424:	add	x8, x8, #0x668
  411428:	mov	x1, x0
  41142c:	mov	x0, x8
  411430:	b	40f3b0 <ferror@plt+0xb380>
  411434:	mov	x3, x2
  411438:	mov	x2, x1
  41143c:	mov	w1, wzr
  411440:	mov	x4, xzr
  411444:	b	411448 <ferror@plt+0xd418>
  411448:	stp	x29, x30, [sp, #-64]!
  41144c:	str	x23, [sp, #16]
  411450:	stp	x22, x21, [sp, #32]
  411454:	stp	x20, x19, [sp, #48]
  411458:	mov	x29, sp
  41145c:	cbz	x2, 41154c <ferror@plt+0xd51c>
  411460:	mov	x19, x3
  411464:	mov	x20, x2
  411468:	mov	w22, w1
  41146c:	mov	x21, x0
  411470:	str	x4, [x29, #24]
  411474:	cbnz	x0, 411480 <ferror@plt+0xd450>
  411478:	bl	40d9fc <ferror@plt+0x99cc>
  41147c:	mov	x21, x0
  411480:	mov	x0, x21
  411484:	bl	410c38 <ferror@plt+0xcc08>
  411488:	cbz	w0, 4114b8 <ferror@plt+0xd488>
  41148c:	mov	x0, x19
  411490:	blr	x20
  411494:	cbnz	w0, 41148c <ferror@plt+0xd45c>
  411498:	ldr	x1, [x29, #24]
  41149c:	cbz	x1, 411514 <ferror@plt+0xd4e4>
  4114a0:	mov	x0, x19
  4114a4:	ldp	x20, x19, [sp, #48]
  4114a8:	ldp	x22, x21, [sp, #32]
  4114ac:	ldr	x23, [sp, #16]
  4114b0:	ldp	x29, x30, [sp], #64
  4114b4:	br	x1
  4114b8:	bl	40dd04 <ferror@plt+0x9cd4>
  4114bc:	cbnz	x0, 4114c4 <ferror@plt+0xd494>
  4114c0:	bl	40d9fc <ferror@plt+0x99cc>
  4114c4:	cmp	x0, x21
  4114c8:	b.eq	411528 <ferror@plt+0xd4f8>  // b.none
  4114cc:	bl	4112f4 <ferror@plt+0xd2c4>
  4114d0:	mov	w1, w22
  4114d4:	mov	x23, x0
  4114d8:	bl	40eac0 <ferror@plt+0xaa90>
  4114dc:	ldr	x3, [x29, #24]
  4114e0:	mov	x0, x23
  4114e4:	mov	x1, x20
  4114e8:	mov	x2, x19
  4114ec:	bl	40e9b8 <ferror@plt+0xa988>
  4114f0:	mov	x0, x23
  4114f4:	mov	x1, x21
  4114f8:	bl	40ddec <ferror@plt+0x9dbc>
  4114fc:	mov	x0, x23
  411500:	ldp	x20, x19, [sp, #48]
  411504:	ldp	x22, x21, [sp, #32]
  411508:	ldr	x23, [sp, #16]
  41150c:	ldp	x29, x30, [sp], #64
  411510:	b	40ef20 <ferror@plt+0xaef0>
  411514:	ldp	x20, x19, [sp, #48]
  411518:	ldp	x22, x21, [sp, #32]
  41151c:	ldr	x23, [sp, #16]
  411520:	ldp	x29, x30, [sp], #64
  411524:	ret
  411528:	mov	x0, x21
  41152c:	bl	40db1c <ferror@plt+0x9aec>
  411530:	cbz	w0, 4114cc <ferror@plt+0xd49c>
  411534:	mov	x0, x19
  411538:	blr	x20
  41153c:	cbnz	w0, 411534 <ferror@plt+0xd504>
  411540:	mov	x0, x21
  411544:	bl	40dc68 <ferror@plt+0x9c38>
  411548:	b	411498 <ferror@plt+0xd468>
  41154c:	ldp	x20, x19, [sp, #48]
  411550:	ldp	x22, x21, [sp, #32]
  411554:	ldr	x23, [sp, #16]
  411558:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41155c:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  411560:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  411564:	add	x0, x0, #0xa7f
  411568:	add	x1, x1, #0xf9a
  41156c:	add	x2, x2, #0xe61
  411570:	ldp	x29, x30, [sp], #64
  411574:	b	412a18 <ferror@plt+0xe9e8>
  411578:	sub	sp, sp, #0x120
  41157c:	stp	x29, x30, [sp, #256]
  411580:	stp	x28, x19, [sp, #272]
  411584:	dmb	ish
  411588:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41158c:	ldr	x8, [x8, #2880]
  411590:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  411594:	add	x29, sp, #0x100
  411598:	cbnz	x8, 411604 <ferror@plt+0xd5d4>
  41159c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4115a0:	add	x0, x0, #0xb40
  4115a4:	bl	423590 <ferror@plt+0x1f560>
  4115a8:	cbz	w0, 411604 <ferror@plt+0xd5d4>
  4115ac:	mov	x0, sp
  4115b0:	bl	403760 <sigfillset@plt>
  4115b4:	mov	x1, sp
  4115b8:	add	x2, sp, #0x80
  4115bc:	mov	w0, #0x2                   	// #2
  4115c0:	bl	403510 <pthread_sigmask@plt>
  4115c4:	bl	40d84c <ferror@plt+0x981c>
  4115c8:	str	x0, [x19, #2888]
  4115cc:	adrp	x0, 439000 <ferror@plt+0x34fd0>
  4115d0:	adrp	x1, 411000 <ferror@plt+0xcfd0>
  4115d4:	add	x0, x0, #0xff7
  4115d8:	add	x1, x1, #0x618
  4115dc:	mov	x2, xzr
  4115e0:	bl	4237f8 <ferror@plt+0x1f7c8>
  4115e4:	add	x1, sp, #0x80
  4115e8:	mov	w0, #0x2                   	// #2
  4115ec:	mov	x2, xzr
  4115f0:	bl	403510 <pthread_sigmask@plt>
  4115f4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4115f8:	add	x0, x0, #0xb40
  4115fc:	mov	w1, #0x1                   	// #1
  411600:	bl	423638 <ferror@plt+0x1f608>
  411604:	ldr	x0, [x19, #2888]
  411608:	ldp	x28, x19, [sp, #272]
  41160c:	ldp	x29, x30, [sp, #256]
  411610:	add	sp, sp, #0x120
  411614:	ret
  411618:	str	d8, [sp, #-112]!
  41161c:	adrp	x8, 439000 <ferror@plt+0x34fd0>
  411620:	ldr	d8, [x8, #72]
  411624:	stp	x22, x21, [sp, #80]
  411628:	stp	x20, x19, [sp, #96]
  41162c:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  411630:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  411634:	adrp	x21, 43a000 <ferror@plt+0x35fd0>
  411638:	stp	x28, x27, [sp, #32]
  41163c:	stp	x26, x25, [sp, #48]
  411640:	adrp	x25, 488000 <ferror@plt+0x83fd0>
  411644:	mov	w26, #0x1                   	// #1
  411648:	adrp	x27, 488000 <ferror@plt+0x83fd0>
  41164c:	add	x19, x19, #0xa20
  411650:	add	x20, x20, #0xa30
  411654:	add	x21, x21, #0x3e5
  411658:	stp	x29, x30, [sp, #16]
  41165c:	stp	x24, x23, [sp, #64]
  411660:	mov	x29, sp
  411664:	ldr	x0, [x25, #2888]
  411668:	mov	w1, #0x1                   	// #1
  41166c:	bl	4104dc <ferror@plt+0xc4ac>
  411670:	ldr	w8, [x27, #3156]
  411674:	cbz	w8, 411664 <ferror@plt+0xd634>
  411678:	mov	x0, x19
  41167c:	str	wzr, [x27, #3156]
  411680:	bl	42a994 <ferror@plt+0x26964>
  411684:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411688:	ldr	w8, [x8, #2676]
  41168c:	cbz	w8, 411720 <ferror@plt+0xd6f0>
  411690:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411694:	ldr	x28, [x8, #2872]
  411698:	cbz	x28, 411720 <ferror@plt+0xd6f0>
  41169c:	ldr	x22, [x28]
  4116a0:	ldr	w8, [x22, #104]
  4116a4:	cbz	w8, 4116b4 <ferror@plt+0xd684>
  4116a8:	ldr	x28, [x28, #8]
  4116ac:	cbnz	x28, 41169c <ferror@plt+0xd66c>
  4116b0:	b	411720 <ferror@plt+0xd6f0>
  4116b4:	add	x23, x22, #0x64
  4116b8:	ldr	w0, [x22, #96]
  4116bc:	mov	w2, #0x1                   	// #1
  4116c0:	mov	x1, x23
  4116c4:	bl	403fb0 <waitpid@plt>
  4116c8:	cmp	w0, #0x0
  4116cc:	b.gt	411710 <ferror@plt+0xd6e0>
  4116d0:	cmn	w0, #0x1
  4116d4:	b.ne	4116a8 <ferror@plt+0xd678>  // b.any
  4116d8:	bl	403f30 <__errno_location@plt>
  4116dc:	ldr	w8, [x0]
  4116e0:	cmp	w8, #0xa
  4116e4:	b.ne	411704 <ferror@plt+0xd6d4>  // b.any
  4116e8:	mov	x24, x0
  4116ec:	mov	x0, x21
  4116f0:	bl	40fcf4 <ferror@plt+0xbcc4>
  4116f4:	mov	x0, x22
  4116f8:	stur	d8, [x22, #100]
  4116fc:	bl	411ba4 <ferror@plt+0xdb74>
  411700:	ldr	w8, [x24]
  411704:	cmp	w8, #0x4
  411708:	b.eq	4116b8 <ferror@plt+0xd688>  // b.none
  41170c:	b	4116a8 <ferror@plt+0xd678>
  411710:	mov	x0, x22
  411714:	str	w26, [x22, #104]
  411718:	bl	411ba4 <ferror@plt+0xdb74>
  41171c:	b	4116a8 <ferror@plt+0xd678>
  411720:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411724:	ldr	x22, [x8, #2600]
  411728:	cbz	x22, 411754 <ferror@plt+0xd724>
  41172c:	ldr	x0, [x22]
  411730:	ldr	w8, [x0, #100]
  411734:	cbnz	w8, 41174c <ferror@plt+0xd71c>
  411738:	ldrsw	x8, [x0, #96]
  41173c:	ldr	w8, [x20, x8, lsl #2]
  411740:	cbz	w8, 41174c <ferror@plt+0xd71c>
  411744:	str	w26, [x0, #100]
  411748:	bl	411ba4 <ferror@plt+0xdb74>
  41174c:	ldr	x22, [x22, #8]
  411750:	cbnz	x22, 41172c <ferror@plt+0xd6fc>
  411754:	mov	w2, #0x104                 	// #260
  411758:	mov	x0, x20
  41175c:	mov	w1, wzr
  411760:	bl	403900 <memset@plt>
  411764:	mov	x0, x19
  411768:	bl	42aa50 <ferror@plt+0x26a20>
  41176c:	b	411664 <ferror@plt+0xd634>
  411770:	adrp	x1, 411000 <ferror@plt+0xcfd0>
  411774:	add	x1, x1, #0x77c
  411778:	b	417708 <ferror@plt+0x136d8>
  41177c:	stp	x29, x30, [sp, #-32]!
  411780:	str	x19, [sp, #16]
  411784:	mov	x29, sp
  411788:	mov	x19, x0
  41178c:	bl	40dc68 <ferror@plt+0x9c38>
  411790:	cbz	x19, 4117a4 <ferror@plt+0xd774>
  411794:	mov	x0, x19
  411798:	ldr	x19, [sp, #16]
  41179c:	ldp	x29, x30, [sp], #32
  4117a0:	b	40d4c4 <ferror@plt+0x9494>
  4117a4:	ldr	x19, [sp, #16]
  4117a8:	ldp	x29, x30, [sp], #32
  4117ac:	ret
  4117b0:	stp	x29, x30, [sp, #-64]!
  4117b4:	stp	x22, x21, [sp, #32]
  4117b8:	stp	x20, x19, [sp, #48]
  4117bc:	str	x23, [sp, #16]
  4117c0:	ldr	x8, [x1, #80]
  4117c4:	ldr	w23, [x0, #40]
  4117c8:	mov	x21, x1
  4117cc:	mov	x19, x0
  4117d0:	mov	x29, sp
  4117d4:	cbz	x8, 4117fc <ferror@plt+0xd7cc>
  4117d8:	ldr	x20, [x8]
  4117dc:	mov	x22, x8
  4117e0:	ldr	w8, [x20, #16]
  4117e4:	cmp	w8, w23
  4117e8:	b.eq	411858 <ferror@plt+0xd828>  // b.none
  4117ec:	b.gt	411834 <ferror@plt+0xd804>
  4117f0:	ldr	x8, [x22, #8]
  4117f4:	cbnz	x8, 4117d8 <ferror@plt+0xd7a8>
  4117f8:	b	411800 <ferror@plt+0xd7d0>
  4117fc:	mov	x22, xzr
  411800:	mov	w0, #0x18                  	// #24
  411804:	bl	41a71c <ferror@plt+0x166ec>
  411808:	mov	x20, x0
  41180c:	str	w23, [x0, #16]
  411810:	cbz	x22, 411824 <ferror@plt+0xd7f4>
  411814:	mov	x0, x22
  411818:	mov	x1, x20
  41181c:	bl	40c7f0 <ferror@plt+0x87c0>
  411820:	b	411858 <ferror@plt+0xd828>
  411824:	mov	x0, xzr
  411828:	mov	x1, x20
  41182c:	bl	40c7f0 <ferror@plt+0x87c0>
  411830:	b	411854 <ferror@plt+0xd824>
  411834:	mov	w0, #0x18                  	// #24
  411838:	bl	41a71c <ferror@plt+0x166ec>
  41183c:	str	w23, [x0, #16]
  411840:	mov	x20, x0
  411844:	ldr	x0, [x21, #80]
  411848:	mov	x1, x22
  41184c:	mov	x2, x20
  411850:	bl	40c9c4 <ferror@plt+0x8994>
  411854:	str	x0, [x21, #80]
  411858:	ldr	x8, [x19, #88]
  41185c:	ldr	x8, [x8, #8]
  411860:	cbz	x8, 411874 <ferror@plt+0xd844>
  411864:	ldr	x9, [x20]
  411868:	cbz	x9, 4118ac <ferror@plt+0xd87c>
  41186c:	add	x9, x8, #0x40
  411870:	b	411878 <ferror@plt+0xd848>
  411874:	add	x9, x20, #0x8
  411878:	ldr	x10, [x9]
  41187c:	str	x8, [x19, #72]
  411880:	str	x19, [x9]
  411884:	ldr	x23, [sp, #16]
  411888:	add	x8, x10, #0x48
  41188c:	cmp	x10, #0x0
  411890:	csel	x8, x20, x8, eq  // eq = none
  411894:	str	x10, [x19, #64]
  411898:	str	x19, [x8]
  41189c:	ldp	x20, x19, [sp, #48]
  4118a0:	ldp	x22, x21, [sp, #32]
  4118a4:	ldp	x29, x30, [sp], #64
  4118a8:	ret
  4118ac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4118b0:	adrp	x1, 439000 <ferror@plt+0x34fd0>
  4118b4:	adrp	x3, 439000 <ferror@plt+0x34fd0>
  4118b8:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  4118bc:	add	x0, x0, #0xa7f
  4118c0:	add	x1, x1, #0x998
  4118c4:	add	x3, x3, #0xffd
  4118c8:	add	x4, x4, #0x13
  4118cc:	mov	w2, #0x3e9                 	// #1001
  4118d0:	bl	421e64 <ferror@plt+0x1de34>
  4118d4:	ldr	w8, [x0]
  4118d8:	add	w8, w8, #0x1
  4118dc:	str	w8, [x0]
  4118e0:	ret
  4118e4:	stp	x29, x30, [sp, #-32]!
  4118e8:	ldr	w8, [x0]
  4118ec:	str	x19, [sp, #16]
  4118f0:	mov	x29, sp
  4118f4:	subs	w8, w8, #0x1
  4118f8:	str	w8, [x0]
  4118fc:	b.eq	41190c <ferror@plt+0xd8dc>  // b.none
  411900:	ldr	x19, [sp, #16]
  411904:	ldp	x29, x30, [sp], #32
  411908:	ret
  41190c:	ldr	x8, [x0, #24]
  411910:	mov	x19, x0
  411914:	cbz	x8, 411920 <ferror@plt+0xd8f0>
  411918:	ldr	x0, [x19, #16]
  41191c:	blr	x8
  411920:	mov	x0, x19
  411924:	ldr	x19, [sp, #16]
  411928:	ldp	x29, x30, [sp], #32
  41192c:	b	411d58 <ferror@plt+0xdd28>
  411930:	ldr	x8, [x0, #8]
  411934:	str	x8, [x2]
  411938:	ldr	x8, [x0, #16]
  41193c:	str	x8, [x3]
  411940:	ret
  411944:	stp	x29, x30, [sp, #-48]!
  411948:	stp	x20, x19, [sp, #32]
  41194c:	ldr	x8, [x1, #80]
  411950:	str	x21, [sp, #16]
  411954:	mov	x29, sp
  411958:	cbz	x8, 411988 <ferror@plt+0xd958>
  41195c:	ldr	w9, [x0, #40]
  411960:	mov	x20, x1
  411964:	mov	x19, x0
  411968:	mov	x10, x8
  41196c:	ldr	x21, [x10]
  411970:	ldr	w11, [x21, #16]
  411974:	cmp	w11, w9
  411978:	b.eq	4119b0 <ferror@plt+0xd980>  // b.none
  41197c:	b.gt	411988 <ferror@plt+0xd958>
  411980:	ldr	x10, [x10, #8]
  411984:	cbnz	x10, 41196c <ferror@plt+0xd93c>
  411988:	ldp	x20, x19, [sp, #32]
  41198c:	ldr	x21, [sp, #16]
  411990:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  411994:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411998:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  41199c:	add	x0, x0, #0xa7f
  4119a0:	add	x1, x1, #0xcb
  4119a4:	add	x2, x2, #0x106
  4119a8:	ldp	x29, x30, [sp], #48
  4119ac:	b	412a18 <ferror@plt+0xe9e8>
  4119b0:	cbz	x21, 411988 <ferror@plt+0xd958>
  4119b4:	mov	x9, x19
  4119b8:	ldr	x10, [x9, #64]!
  4119bc:	ldr	x11, [x9, #8]
  4119c0:	cbz	x10, 4119d0 <ferror@plt+0xd9a0>
  4119c4:	str	x11, [x10, #72]
  4119c8:	ldr	x11, [x19, #72]
  4119cc:	b	4119d4 <ferror@plt+0xd9a4>
  4119d0:	str	x11, [x21]
  4119d4:	add	x12, x21, #0x8
  4119d8:	add	x13, x11, #0x40
  4119dc:	cmp	x11, #0x0
  4119e0:	csel	x11, x12, x13, eq  // eq = none
  4119e4:	str	x10, [x11]
  4119e8:	stp	xzr, xzr, [x9]
  4119ec:	ldr	x9, [x21]
  4119f0:	cbnz	x9, 411a10 <ferror@plt+0xd9e0>
  4119f4:	mov	x0, x8
  4119f8:	mov	x1, x21
  4119fc:	bl	40cadc <ferror@plt+0x8aac>
  411a00:	str	x0, [x20, #80]
  411a04:	mov	w0, #0x18                  	// #24
  411a08:	mov	x1, x21
  411a0c:	bl	41a7a0 <ferror@plt+0x16770>
  411a10:	ldr	x0, [x20, #72]
  411a14:	cbz	x0, 411a2c <ferror@plt+0xd9fc>
  411a18:	ldr	w1, [x19, #48]
  411a1c:	ldp	x20, x19, [sp, #32]
  411a20:	ldr	x21, [sp, #16]
  411a24:	ldp	x29, x30, [sp], #48
  411a28:	b	40bd70 <ferror@plt+0x7d40>
  411a2c:	ldp	x20, x19, [sp, #32]
  411a30:	ldr	x21, [sp, #16]
  411a34:	ldp	x29, x30, [sp], #48
  411a38:	ret
  411a3c:	mov	x1, x0
  411a40:	mov	w0, #0x10                  	// #16
  411a44:	b	41a7a0 <ferror@plt+0x16770>
  411a48:	stp	x29, x30, [sp, #-32]!
  411a4c:	stp	x20, x19, [sp, #16]
  411a50:	ldr	w8, [x0, #44]
  411a54:	mov	x29, sp
  411a58:	tbz	w8, #6, 411adc <ferror@plt+0xdaac>
  411a5c:	tbz	w8, #0, 411af8 <ferror@plt+0xdac8>
  411a60:	ldr	x20, [x0, #56]
  411a64:	mov	x19, x0
  411a68:	and	w8, w8, #0xffffffbf
  411a6c:	str	w8, [x0, #44]
  411a70:	cbz	x20, 411a8c <ferror@plt+0xda5c>
  411a74:	ldr	x0, [x19, #32]
  411a78:	ldr	w1, [x19, #40]
  411a7c:	ldr	x2, [x20]
  411a80:	bl	40d940 <ferror@plt+0x9910>
  411a84:	ldr	x20, [x20, #8]
  411a88:	cbnz	x20, 411a74 <ferror@plt+0xda44>
  411a8c:	ldr	x8, [x19, #88]
  411a90:	ldr	x20, [x8, #24]
  411a94:	cbz	x20, 411ab4 <ferror@plt+0xda84>
  411a98:	ldr	x0, [x19, #32]
  411a9c:	ldr	w1, [x19, #40]
  411aa0:	ldr	x2, [x20]
  411aa4:	bl	40d940 <ferror@plt+0x9910>
  411aa8:	ldr	x20, [x20, #8]
  411aac:	cbnz	x20, 411a98 <ferror@plt+0xda68>
  411ab0:	ldr	x8, [x19, #88]
  411ab4:	cbz	x8, 411ad0 <ferror@plt+0xdaa0>
  411ab8:	ldr	x19, [x8]
  411abc:	cbz	x19, 411ad0 <ferror@plt+0xdaa0>
  411ac0:	ldr	x0, [x19]
  411ac4:	bl	411a48 <ferror@plt+0xda18>
  411ac8:	ldr	x19, [x19, #8]
  411acc:	cbnz	x19, 411ac0 <ferror@plt+0xda90>
  411ad0:	ldp	x20, x19, [sp, #16]
  411ad4:	ldp	x29, x30, [sp], #32
  411ad8:	ret
  411adc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  411ae0:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411ae4:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  411ae8:	add	x0, x0, #0xa7f
  411aec:	add	x1, x1, #0x23c
  411af0:	add	x2, x2, #0x1c4
  411af4:	b	411b10 <ferror@plt+0xdae0>
  411af8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  411afc:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411b00:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  411b04:	add	x0, x0, #0xa7f
  411b08:	add	x1, x1, #0x23c
  411b0c:	add	x2, x2, #0x2b1
  411b10:	ldp	x20, x19, [sp, #16]
  411b14:	ldp	x29, x30, [sp], #32
  411b18:	b	412a18 <ferror@plt+0xe9e8>
  411b1c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411b20:	add	x8, x8, #0xa30
  411b24:	mov	w9, #0x1                   	// #1
  411b28:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  411b2c:	str	w9, [x8, w0, sxtw #2]
  411b30:	str	w9, [x10, #3156]
  411b34:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411b38:	ldr	x8, [x8, #2888]
  411b3c:	ldr	x0, [x8, #136]
  411b40:	b	429ed0 <ferror@plt+0x25ea0>
  411b44:	sub	sp, sp, #0xc0
  411b48:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411b4c:	stp	x29, x30, [sp, #160]
  411b50:	str	x19, [sp, #176]
  411b54:	add	x8, x8, #0xb50
  411b58:	ldr	w9, [x8, w0, sxtw #2]
  411b5c:	add	x29, sp, #0xa0
  411b60:	sub	w9, w9, #0x1
  411b64:	str	w9, [x8, w0, sxtw #2]
  411b68:	ldr	w8, [x8, w0, sxtw #2]
  411b6c:	cbnz	w8, 411b94 <ferror@plt+0xdb64>
  411b70:	add	x8, sp, #0x8
  411b74:	mov	w19, w0
  411b78:	add	x0, x8, #0x8
  411b7c:	str	xzr, [sp, #8]
  411b80:	bl	403890 <sigemptyset@plt>
  411b84:	add	x1, sp, #0x8
  411b88:	mov	w0, w19
  411b8c:	mov	x2, xzr
  411b90:	bl	403a70 <sigaction@plt>
  411b94:	ldr	x19, [sp, #176]
  411b98:	ldp	x29, x30, [sp, #160]
  411b9c:	add	sp, sp, #0xc0
  411ba0:	ret
  411ba4:	stp	x29, x30, [sp, #-32]!
  411ba8:	str	x19, [sp, #16]
  411bac:	mov	x19, x0
  411bb0:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  411bb4:	add	x0, x0, #0x9f8
  411bb8:	mov	x29, sp
  411bbc:	bl	42a994 <ferror@plt+0x26964>
  411bc0:	ldr	x8, [x19, #32]
  411bc4:	cbz	x8, 411bd0 <ferror@plt+0xdba0>
  411bc8:	ldr	x0, [x8, #136]
  411bcc:	bl	429ed0 <ferror@plt+0x25ea0>
  411bd0:	ldr	x19, [sp, #16]
  411bd4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  411bd8:	add	x0, x0, #0x9f8
  411bdc:	ldp	x29, x30, [sp], #32
  411be0:	b	42aa50 <ferror@plt+0x26a20>
  411be4:	stp	x29, x30, [sp, #-32]!
  411be8:	str	x19, [sp, #16]
  411bec:	mov	x29, sp
  411bf0:	cbz	x0, 411c08 <ferror@plt+0xdbd8>
  411bf4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411bf8:	ldr	x8, [x8, #1840]
  411bfc:	mov	x19, x0
  411c00:	blr	x8
  411c04:	cbz	x0, 411c14 <ferror@plt+0xdbe4>
  411c08:	ldr	x19, [sp, #16]
  411c0c:	ldp	x29, x30, [sp], #32
  411c10:	ret
  411c14:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  411c18:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411c1c:	add	x0, x0, #0x538
  411c20:	add	x1, x1, #0x559
  411c24:	mov	x2, x19
  411c28:	bl	411c2c <ferror@plt+0xdbfc>
  411c2c:	sub	sp, sp, #0x120
  411c30:	stp	x29, x30, [sp, #256]
  411c34:	add	x29, sp, #0x100
  411c38:	mov	x9, #0xffffffffffffffc8    	// #-56
  411c3c:	mov	x10, sp
  411c40:	sub	x11, x29, #0x78
  411c44:	movk	x9, #0xff80, lsl #32
  411c48:	add	x12, x29, #0x20
  411c4c:	add	x10, x10, #0x80
  411c50:	add	x11, x11, #0x38
  411c54:	stp	x10, x9, [x29, #-16]
  411c58:	stp	x12, x11, [x29, #-32]
  411c5c:	stp	x1, x2, [x29, #-120]
  411c60:	stp	x3, x4, [x29, #-104]
  411c64:	stp	x5, x6, [x29, #-88]
  411c68:	stur	x7, [x29, #-72]
  411c6c:	stp	q0, q1, [sp]
  411c70:	ldp	q0, q1, [x29, #-32]
  411c74:	mov	x8, x0
  411c78:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  411c7c:	add	x0, x0, #0xa7f
  411c80:	sub	x3, x29, #0x40
  411c84:	mov	w1, #0x4                   	// #4
  411c88:	mov	x2, x8
  411c8c:	str	x28, [sp, #272]
  411c90:	stp	q2, q3, [sp, #32]
  411c94:	stp	q4, q5, [sp, #64]
  411c98:	stp	q6, q7, [sp, #96]
  411c9c:	stp	q0, q1, [x29, #-64]
  411ca0:	bl	412c74 <ferror@plt+0xec44>
  411ca4:	b	411ca4 <ferror@plt+0xdc74>
  411ca8:	stp	x29, x30, [sp, #-32]!
  411cac:	str	x19, [sp, #16]
  411cb0:	mov	x29, sp
  411cb4:	cbz	x0, 411cd4 <ferror@plt+0xdca4>
  411cb8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411cbc:	ldr	x8, [x8, #1864]
  411cc0:	mov	x19, x0
  411cc4:	mov	w0, #0x1                   	// #1
  411cc8:	mov	x1, x19
  411ccc:	blr	x8
  411cd0:	cbz	x0, 411ce0 <ferror@plt+0xdcb0>
  411cd4:	ldr	x19, [sp, #16]
  411cd8:	ldp	x29, x30, [sp], #32
  411cdc:	ret
  411ce0:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  411ce4:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411ce8:	add	x0, x0, #0x538
  411cec:	add	x1, x1, #0x564
  411cf0:	mov	x2, x19
  411cf4:	bl	411c2c <ferror@plt+0xdbfc>
  411cf8:	stp	x29, x30, [sp, #-32]!
  411cfc:	str	x19, [sp, #16]
  411d00:	mov	x29, sp
  411d04:	cbz	x1, 411d28 <ferror@plt+0xdcf8>
  411d08:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411d0c:	ldr	x8, [x8, #1848]
  411d10:	mov	x19, x1
  411d14:	blr	x8
  411d18:	cbz	x0, 411d40 <ferror@plt+0xdd10>
  411d1c:	ldr	x19, [sp, #16]
  411d20:	ldp	x29, x30, [sp], #32
  411d24:	ret
  411d28:	cbz	x0, 411d1c <ferror@plt+0xdcec>
  411d2c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411d30:	ldr	x8, [x8, #1856]
  411d34:	blr	x8
  411d38:	mov	x0, xzr
  411d3c:	b	411d1c <ferror@plt+0xdcec>
  411d40:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  411d44:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411d48:	add	x0, x0, #0x538
  411d4c:	add	x1, x1, #0x56f
  411d50:	mov	x2, x19
  411d54:	bl	411c2c <ferror@plt+0xdbfc>
  411d58:	cbz	x0, 411d68 <ferror@plt+0xdd38>
  411d5c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411d60:	ldr	x1, [x8, #1856]
  411d64:	br	x1
  411d68:	ret
  411d6c:	dmb	ish
  411d70:	ldr	x8, [x0]
  411d74:	ldaxr	x9, [x0]
  411d78:	cmp	x9, x8
  411d7c:	b.ne	411d8c <ferror@plt+0xdd5c>  // b.any
  411d80:	stlxr	w9, xzr, [x0]
  411d84:	cbnz	w9, 411d74 <ferror@plt+0xdd44>
  411d88:	b	411d94 <ferror@plt+0xdd64>
  411d8c:	clrex
  411d90:	b	411d6c <ferror@plt+0xdd3c>
  411d94:	cbz	x8, 411da0 <ferror@plt+0xdd70>
  411d98:	mov	x0, x8
  411d9c:	br	x1
  411da0:	ret
  411da4:	cbz	x0, 411db4 <ferror@plt+0xdd84>
  411da8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411dac:	ldr	x1, [x8, #1872]
  411db0:	br	x1
  411db4:	ret
  411db8:	stp	x29, x30, [sp, #-32]!
  411dbc:	stp	x20, x19, [sp, #16]
  411dc0:	mov	x29, sp
  411dc4:	cbz	x0, 411e00 <ferror@plt+0xddd0>
  411dc8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411dcc:	ldr	x8, [x8, #1872]
  411dd0:	mov	x20, x0
  411dd4:	blr	x8
  411dd8:	mov	x19, x0
  411ddc:	cbz	x0, 411df0 <ferror@plt+0xddc0>
  411de0:	mov	x0, x19
  411de4:	mov	w1, wzr
  411de8:	mov	x2, x20
  411dec:	bl	403900 <memset@plt>
  411df0:	mov	x0, x19
  411df4:	ldp	x20, x19, [sp, #16]
  411df8:	ldp	x29, x30, [sp], #32
  411dfc:	ret
  411e00:	mov	x19, xzr
  411e04:	b	411df0 <ferror@plt+0xddc0>
  411e08:	stp	x29, x30, [sp, #-16]!
  411e0c:	mov	x29, sp
  411e10:	cbz	x1, 411e24 <ferror@plt+0xddf4>
  411e14:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411e18:	ldr	x2, [x8, #1880]
  411e1c:	ldp	x29, x30, [sp], #16
  411e20:	br	x2
  411e24:	cbz	x0, 411e34 <ferror@plt+0xde04>
  411e28:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411e2c:	ldr	x8, [x8, #1856]
  411e30:	blr	x8
  411e34:	mov	x0, xzr
  411e38:	ldp	x29, x30, [sp], #16
  411e3c:	ret
  411e40:	stp	x29, x30, [sp, #-32]!
  411e44:	mov	x3, x1
  411e48:	mov	x2, x0
  411e4c:	str	x19, [sp, #16]
  411e50:	mov	x29, sp
  411e54:	cbz	x1, 411e60 <ferror@plt+0xde30>
  411e58:	umulh	x8, x3, x2
  411e5c:	cbnz	x8, 411ea8 <ferror@plt+0xde78>
  411e60:	mul	x19, x3, x2
  411e64:	cbz	x19, 411e88 <ferror@plt+0xde58>
  411e68:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411e6c:	ldr	x8, [x8, #1840]
  411e70:	mov	x0, x19
  411e74:	blr	x8
  411e78:	cbz	x0, 411e90 <ferror@plt+0xde60>
  411e7c:	ldr	x19, [sp, #16]
  411e80:	ldp	x29, x30, [sp], #32
  411e84:	ret
  411e88:	mov	x0, xzr
  411e8c:	b	411e7c <ferror@plt+0xde4c>
  411e90:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  411e94:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411e98:	add	x0, x0, #0x538
  411e9c:	add	x1, x1, #0x559
  411ea0:	mov	x2, x19
  411ea4:	bl	411c2c <ferror@plt+0xdbfc>
  411ea8:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  411eac:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411eb0:	add	x0, x0, #0x57a
  411eb4:	add	x1, x1, #0x5a0
  411eb8:	bl	411c2c <ferror@plt+0xdbfc>
  411ebc:	mov	x3, x1
  411ec0:	mov	x2, x0
  411ec4:	cbz	x1, 411ed0 <ferror@plt+0xdea0>
  411ec8:	umulh	x8, x3, x2
  411ecc:	cbnz	x8, 411ed8 <ferror@plt+0xdea8>
  411ed0:	mul	x0, x3, x2
  411ed4:	b	411ca8 <ferror@plt+0xdc78>
  411ed8:	stp	x29, x30, [sp, #-16]!
  411edc:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  411ee0:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411ee4:	add	x0, x0, #0x57a
  411ee8:	add	x1, x1, #0x5ab
  411eec:	mov	x29, sp
  411ef0:	bl	411c2c <ferror@plt+0xdbfc>
  411ef4:	mov	x3, x2
  411ef8:	mov	x2, x1
  411efc:	cbz	x3, 411f08 <ferror@plt+0xded8>
  411f00:	umulh	x8, x3, x2
  411f04:	cbnz	x8, 411f10 <ferror@plt+0xdee0>
  411f08:	mul	x1, x3, x2
  411f0c:	b	411cf8 <ferror@plt+0xdcc8>
  411f10:	stp	x29, x30, [sp, #-16]!
  411f14:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  411f18:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  411f1c:	add	x0, x0, #0x57a
  411f20:	add	x1, x1, #0x5b6
  411f24:	mov	x29, sp
  411f28:	bl	411c2c <ferror@plt+0xdbfc>
  411f2c:	cbz	x1, 411f3c <ferror@plt+0xdf0c>
  411f30:	umulh	x8, x1, x0
  411f34:	cmp	xzr, x8
  411f38:	b.ne	411f50 <ferror@plt+0xdf20>  // b.any
  411f3c:	mul	x0, x1, x0
  411f40:	cbz	x0, 411f50 <ferror@plt+0xdf20>
  411f44:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411f48:	ldr	x1, [x8, #1872]
  411f4c:	br	x1
  411f50:	mov	x0, xzr
  411f54:	ret
  411f58:	stp	x29, x30, [sp, #-32]!
  411f5c:	stp	x20, x19, [sp, #16]
  411f60:	mov	x29, sp
  411f64:	cbz	x1, 411f74 <ferror@plt+0xdf44>
  411f68:	umulh	x8, x1, x0
  411f6c:	cmp	xzr, x8
  411f70:	b.ne	411fb4 <ferror@plt+0xdf84>  // b.any
  411f74:	mul	x20, x1, x0
  411f78:	cbz	x20, 411fb4 <ferror@plt+0xdf84>
  411f7c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411f80:	ldr	x8, [x8, #1872]
  411f84:	mov	x0, x20
  411f88:	blr	x8
  411f8c:	mov	x19, x0
  411f90:	cbz	x0, 411fa4 <ferror@plt+0xdf74>
  411f94:	mov	x0, x19
  411f98:	mov	w1, wzr
  411f9c:	mov	x2, x20
  411fa0:	bl	403900 <memset@plt>
  411fa4:	mov	x0, x19
  411fa8:	ldp	x20, x19, [sp, #16]
  411fac:	ldp	x29, x30, [sp], #32
  411fb0:	ret
  411fb4:	mov	x19, xzr
  411fb8:	b	411fa4 <ferror@plt+0xdf74>
  411fbc:	stp	x29, x30, [sp, #-16]!
  411fc0:	mov	x29, sp
  411fc4:	cbz	x2, 411fd4 <ferror@plt+0xdfa4>
  411fc8:	umulh	x8, x2, x1
  411fcc:	cmp	xzr, x8
  411fd0:	b.ne	411ffc <ferror@plt+0xdfcc>  // b.any
  411fd4:	mul	x1, x2, x1
  411fd8:	cbz	x1, 411fec <ferror@plt+0xdfbc>
  411fdc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411fe0:	ldr	x2, [x8, #1880]
  411fe4:	ldp	x29, x30, [sp], #16
  411fe8:	br	x2
  411fec:	cbz	x0, 411ffc <ferror@plt+0xdfcc>
  411ff0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  411ff4:	ldr	x8, [x8, #1856]
  411ff8:	blr	x8
  411ffc:	mov	x0, xzr
  412000:	ldp	x29, x30, [sp], #16
  412004:	ret
  412008:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41200c:	ldrb	w8, [x8, #3160]
  412010:	mvn	w8, w8
  412014:	and	w0, w8, #0x1
  412018:	ret
  41201c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412020:	ldrb	w9, [x8, #3160]
  412024:	tbz	w9, #0, 412034 <ferror@plt+0xe004>
  412028:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  41202c:	add	x0, x0, #0x611
  412030:	b	412108 <ferror@plt+0xe0d8>
  412034:	ldr	x10, [x0]
  412038:	cbz	x10, 4120b4 <ferror@plt+0xe084>
  41203c:	ldr	x9, [x0, #8]
  412040:	cbz	x9, 4120b4 <ferror@plt+0xe084>
  412044:	ldr	x11, [x0, #16]
  412048:	cbz	x11, 4120b4 <ferror@plt+0xe084>
  41204c:	adrp	x12, 488000 <ferror@plt+0x83fd0>
  412050:	str	x10, [x12, #1840]
  412054:	adrp	x12, 488000 <ferror@plt+0x83fd0>
  412058:	str	x9, [x12, #1848]
  41205c:	adrp	x12, 488000 <ferror@plt+0x83fd0>
  412060:	str	x11, [x12, #1856]
  412064:	ldr	x11, [x0, #24]
  412068:	adrp	x12, 412000 <ferror@plt+0xdfd0>
  41206c:	add	x12, x12, #0xc0
  412070:	cmp	x11, #0x0
  412074:	csel	x11, x12, x11, eq  // eq = none
  412078:	adrp	x12, 488000 <ferror@plt+0x83fd0>
  41207c:	str	x11, [x12, #1864]
  412080:	ldr	x11, [x0, #32]
  412084:	adrp	x12, 488000 <ferror@plt+0x83fd0>
  412088:	cmp	x11, #0x0
  41208c:	csel	x10, x10, x11, eq  // eq = none
  412090:	str	x10, [x12, #1872]
  412094:	ldr	x10, [x0, #40]
  412098:	adrp	x11, 488000 <ferror@plt+0x83fd0>
  41209c:	mov	w12, #0x1                   	// #1
  4120a0:	strb	w12, [x8, #3160]
  4120a4:	cmp	x10, #0x0
  4120a8:	csel	x9, x9, x10, eq  // eq = none
  4120ac:	str	x9, [x11, #1880]
  4120b0:	ret
  4120b4:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  4120b8:	add	x0, x0, #0x5c1
  4120bc:	b	412108 <ferror@plt+0xe0d8>
  4120c0:	stp	x29, x30, [sp, #-32]!
  4120c4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4120c8:	ldr	x8, [x8, #1840]
  4120cc:	stp	x20, x19, [sp, #16]
  4120d0:	mul	x19, x1, x0
  4120d4:	mov	x0, x19
  4120d8:	mov	x29, sp
  4120dc:	blr	x8
  4120e0:	mov	x20, x0
  4120e4:	cbz	x0, 4120f8 <ferror@plt+0xe0c8>
  4120e8:	mov	x0, x20
  4120ec:	mov	w1, wzr
  4120f0:	mov	x2, x19
  4120f4:	bl	403900 <memset@plt>
  4120f8:	mov	x0, x20
  4120fc:	ldp	x20, x19, [sp, #16]
  412100:	ldp	x29, x30, [sp], #32
  412104:	ret
  412108:	sub	sp, sp, #0x120
  41210c:	stp	x29, x30, [sp, #256]
  412110:	add	x29, sp, #0x100
  412114:	mov	x9, #0xffffffffffffffc8    	// #-56
  412118:	mov	x10, sp
  41211c:	sub	x11, x29, #0x78
  412120:	movk	x9, #0xff80, lsl #32
  412124:	add	x12, x29, #0x20
  412128:	add	x10, x10, #0x80
  41212c:	add	x11, x11, #0x38
  412130:	stp	x10, x9, [x29, #-16]
  412134:	stp	x12, x11, [x29, #-32]
  412138:	stp	x1, x2, [x29, #-120]
  41213c:	stp	x3, x4, [x29, #-104]
  412140:	stp	x5, x6, [x29, #-88]
  412144:	stur	x7, [x29, #-72]
  412148:	stp	q0, q1, [sp]
  41214c:	ldp	q0, q1, [x29, #-32]
  412150:	mov	x8, x0
  412154:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  412158:	add	x0, x0, #0xa7f
  41215c:	sub	x3, x29, #0x40
  412160:	mov	w1, #0x10                  	// #16
  412164:	mov	x2, x8
  412168:	str	x28, [sp, #272]
  41216c:	stp	q2, q3, [sp, #32]
  412170:	stp	q4, q5, [sp, #64]
  412174:	stp	q6, q7, [sp, #96]
  412178:	stp	q0, q1, [x29, #-64]
  41217c:	bl	412c74 <ferror@plt+0xec44>
  412180:	ldr	x28, [sp, #272]
  412184:	ldp	x29, x30, [sp, #256]
  412188:	add	sp, sp, #0x120
  41218c:	ret
  412190:	stp	x29, x30, [sp, #-48]!
  412194:	stp	x28, x21, [sp, #16]
  412198:	stp	x20, x19, [sp, #32]
  41219c:	mov	x29, sp
  4121a0:	sub	sp, sp, #0x20, lsl #12
  4121a4:	sub	sp, sp, #0x20
  4121a8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4121ac:	add	x0, x0, #0xc60
  4121b0:	bl	42a994 <ferror@plt+0x26964>
  4121b4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4121b8:	ldr	x1, [x8, #3200]
  4121bc:	cbz	x1, 412268 <ferror@plt+0xe238>
  4121c0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4121c4:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  4121c8:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  4121cc:	ldr	x19, [x8, #3176]
  4121d0:	ldr	x20, [x9, #3184]
  4121d4:	ldr	x21, [x10, #3192]
  4121d8:	mov	w2, #0x20                  	// #32
  4121dc:	mov	x0, sp
  4121e0:	movk	w2, #0x2, lsl #16
  4121e4:	bl	4034e0 <memcpy@plt>
  4121e8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4121ec:	add	x0, x0, #0xc60
  4121f0:	bl	42aa50 <ferror@plt+0x26a20>
  4121f4:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  4121f8:	add	x0, x0, #0x656
  4121fc:	bl	413b60 <ferror@plt+0xfb30>
  412200:	mov	x0, sp
  412204:	mov	w1, #0x1                   	// #1
  412208:	bl	41228c <ferror@plt+0xe25c>
  41220c:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  412210:	add	x0, x0, #0x687
  412214:	bl	413b60 <ferror@plt+0xfb30>
  412218:	mov	x0, sp
  41221c:	mov	w1, wzr
  412220:	bl	41228c <ferror@plt+0xe25c>
  412224:	ucvtf	d0, x20
  412228:	ucvtf	d1, x19
  41222c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  412230:	ucvtf	d2, x21
  412234:	fdiv	d0, d0, d1
  412238:	fmov	d3, x8
  41223c:	fdiv	d1, d2, d1
  412240:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  412244:	fmul	d0, d0, d3
  412248:	fmul	d1, d1, d3
  41224c:	sub	x4, x19, x21
  412250:	add	x0, x0, #0x6b5
  412254:	mov	x1, x19
  412258:	mov	x2, x20
  41225c:	mov	x3, x21
  412260:	bl	413b60 <ferror@plt+0xfb30>
  412264:	b	412274 <ferror@plt+0xe244>
  412268:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41226c:	add	x0, x0, #0xc60
  412270:	bl	42aa50 <ferror@plt+0x26a20>
  412274:	add	sp, sp, #0x20, lsl #12
  412278:	add	sp, sp, #0x20
  41227c:	ldp	x20, x19, [sp, #32]
  412280:	ldp	x28, x21, [sp, #16]
  412284:	ldp	x29, x30, [sp], #48
  412288:	ret
  41228c:	stp	x29, x30, [sp, #-96]!
  412290:	add	w9, w1, w1, lsl #12
  412294:	stp	x24, x23, [sp, #48]
  412298:	lsl	w24, w9, #2
  41229c:	mov	w10, #0x3003                	// #12291
  4122a0:	mov	w11, #0x1001                	// #4097
  4122a4:	add	w9, w24, #0x2, lsl #12
  4122a8:	stp	x26, x25, [sp, #32]
  4122ac:	stp	x20, x19, [sp, #80]
  4122b0:	mov	x19, x0
  4122b4:	mov	x20, xzr
  4122b8:	mov	w8, #0x1                   	// #1
  4122bc:	add	x25, x24, x10
  4122c0:	add	x26, x24, x11
  4122c4:	orr	x23, x9, #0x2
  4122c8:	stp	x28, x27, [sp, #16]
  4122cc:	stp	x22, x21, [sp, #64]
  4122d0:	mov	x29, sp
  4122d4:	add	w9, w26, w20
  4122d8:	add	w10, w25, w20
  4122dc:	add	w11, w24, w20
  4122e0:	ldr	w22, [x19, w9, uxtw #2]
  4122e4:	ldr	w27, [x19, w10, uxtw #2]
  4122e8:	ldr	w28, [x19, w11, uxtw #2]
  4122ec:	add	w9, w23, w20
  4122f0:	ldr	w21, [x19, w9, uxtw #2]
  4122f4:	orr	w9, w27, w22
  4122f8:	orr	w9, w9, w28
  4122fc:	orr	w9, w9, w21
  412300:	cbz	w9, 412398 <ferror@plt+0xe368>
  412304:	cbz	w8, 412338 <ferror@plt+0xe308>
  412308:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  41230c:	add	x0, x0, #0x713
  412310:	bl	413b60 <ferror@plt+0xfb30>
  412314:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  412318:	add	x0, x0, #0x760
  41231c:	bl	413b60 <ferror@plt+0xfb30>
  412320:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  412324:	add	x0, x0, #0x7ad
  412328:	bl	413b60 <ferror@plt+0xfb30>
  41232c:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  412330:	add	x0, x0, #0x7fa
  412334:	bl	413b60 <ferror@plt+0xfb30>
  412338:	cmp	x20, #0xfff
  41233c:	b.hi	412374 <ferror@plt+0xe344>  // b.pmore
  412340:	add	x8, x27, x22
  412344:	sub	x8, x8, x28
  412348:	sub	x8, x8, x21
  41234c:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  412350:	mul	x6, x8, x20
  412354:	add	x0, x0, #0x847
  412358:	mov	w1, w20
  41235c:	mov	x2, x22
  412360:	mov	x3, x28
  412364:	mov	x4, x27
  412368:	mov	x5, x21
  41236c:	bl	413b60 <ferror@plt+0xfb30>
  412370:	b	412394 <ferror@plt+0xe364>
  412374:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  412378:	add	x0, x0, #0x875
  41237c:	mov	w1, w20
  412380:	mov	x2, x22
  412384:	mov	x3, x28
  412388:	mov	x4, x27
  41238c:	mov	x5, x21
  412390:	bl	413b60 <ferror@plt+0xfb30>
  412394:	mov	w8, wzr
  412398:	add	x20, x20, #0x1
  41239c:	mov	w9, #0x1001                	// #4097
  4123a0:	cmp	x20, x9
  4123a4:	b.ne	4122d4 <ferror@plt+0xe2a4>  // b.any
  4123a8:	cbz	w8, 4123d0 <ferror@plt+0xe3a0>
  4123ac:	ldp	x20, x19, [sp, #80]
  4123b0:	ldp	x22, x21, [sp, #64]
  4123b4:	ldp	x24, x23, [sp, #48]
  4123b8:	ldp	x26, x25, [sp, #32]
  4123bc:	ldp	x28, x27, [sp, #16]
  4123c0:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  4123c4:	add	x0, x0, #0x8ab
  4123c8:	ldp	x29, x30, [sp], #96
  4123cc:	b	413b60 <ferror@plt+0xfb30>
  4123d0:	ldp	x20, x19, [sp, #80]
  4123d4:	ldp	x22, x21, [sp, #64]
  4123d8:	ldp	x24, x23, [sp, #48]
  4123dc:	ldp	x26, x25, [sp, #32]
  4123e0:	ldp	x28, x27, [sp, #16]
  4123e4:	ldp	x29, x30, [sp], #96
  4123e8:	ret
  4123ec:	stp	x29, x30, [sp, #-32]!
  4123f0:	str	x19, [sp, #16]
  4123f4:	mov	x29, sp
  4123f8:	bl	41251c <ferror@plt+0xe4ec>
  4123fc:	mov	x19, x0
  412400:	cbnz	x0, 412408 <ferror@plt+0xe3d8>
  412404:	bl	412190 <ferror@plt+0xe160>
  412408:	mov	x0, x19
  41240c:	ldr	x19, [sp, #16]
  412410:	ldp	x29, x30, [sp], #32
  412414:	ret
  412418:	stp	x29, x30, [sp, #-32]!
  41241c:	str	x19, [sp, #16]
  412420:	mov	x29, sp
  412424:	bl	412578 <ferror@plt+0xe548>
  412428:	mov	x19, x0
  41242c:	cbnz	x0, 412434 <ferror@plt+0xe404>
  412430:	bl	412190 <ferror@plt+0xe160>
  412434:	mov	x0, x19
  412438:	ldr	x19, [sp, #16]
  41243c:	ldp	x29, x30, [sp], #32
  412440:	ret
  412444:	stp	x29, x30, [sp, #-32]!
  412448:	ldur	x2, [x0, #-16]
  41244c:	str	x19, [sp, #16]
  412450:	mov	x19, x0
  412454:	mov	x29, sp
  412458:	cbz	x2, 412480 <ferror@plt+0xe450>
  41245c:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  412460:	add	x0, x0, #0x8ba
  412464:	mov	x1, x19
  412468:	bl	412108 <ferror@plt+0xe0d8>
  41246c:	ldur	x1, [x19, #-8]
  412470:	mov	w0, wzr
  412474:	mov	w2, wzr
  412478:	bl	412624 <ferror@plt+0xe5f4>
  41247c:	b	4124a0 <ferror@plt+0xe470>
  412480:	ldur	x1, [x19, #-8]
  412484:	mov	w2, #0x1                   	// #1
  412488:	mov	w0, wzr
  41248c:	bl	412624 <ferror@plt+0xe5f4>
  412490:	ldur	x2, [x19, #-8]
  412494:	mov	w1, #0xaa                  	// #170
  412498:	mov	x0, x19
  41249c:	bl	403900 <memset@plt>
  4124a0:	ldur	x8, [x19, #-16]
  4124a4:	add	x8, x8, #0x1
  4124a8:	stur	x8, [x19, #-16]
  4124ac:	ldr	x19, [sp, #16]
  4124b0:	ldp	x29, x30, [sp], #32
  4124b4:	ret
  4124b8:	stp	x29, x30, [sp, #-32]!
  4124bc:	stp	x20, x19, [sp, #16]
  4124c0:	mul	x19, x1, x0
  4124c4:	add	x1, x19, #0x10
  4124c8:	mov	w0, #0x1                   	// #1
  4124cc:	mov	x29, sp
  4124d0:	bl	403970 <calloc@plt>
  4124d4:	cbz	x0, 4124f8 <ferror@plt+0xe4c8>
  4124d8:	mov	x20, x0
  4124dc:	str	x19, [x0, #8]
  4124e0:	mov	w0, #0x5                   	// #5
  4124e4:	mov	w2, #0x1                   	// #1
  4124e8:	mov	x1, x19
  4124ec:	bl	412624 <ferror@plt+0xe5f4>
  4124f0:	add	x0, x20, #0x10
  4124f4:	b	412510 <ferror@plt+0xe4e0>
  4124f8:	mov	w0, #0x5                   	// #5
  4124fc:	mov	x1, x19
  412500:	mov	w2, wzr
  412504:	bl	412624 <ferror@plt+0xe5f4>
  412508:	bl	412190 <ferror@plt+0xe160>
  41250c:	mov	x0, xzr
  412510:	ldp	x20, x19, [sp, #16]
  412514:	ldp	x29, x30, [sp], #32
  412518:	ret
  41251c:	stp	x29, x30, [sp, #-32]!
  412520:	stp	x20, x19, [sp, #16]
  412524:	mov	x19, x0
  412528:	add	x0, x0, #0x10
  41252c:	mov	x29, sp
  412530:	bl	403810 <malloc@plt>
  412534:	cbz	x0, 412558 <ferror@plt+0xe528>
  412538:	mov	x20, x0
  41253c:	stp	xzr, x19, [x0]
  412540:	mov	w0, #0x1                   	// #1
  412544:	mov	w2, #0x1                   	// #1
  412548:	mov	x1, x19
  41254c:	bl	412624 <ferror@plt+0xe5f4>
  412550:	add	x0, x20, #0x10
  412554:	b	41256c <ferror@plt+0xe53c>
  412558:	mov	w0, #0x1                   	// #1
  41255c:	mov	x1, x19
  412560:	mov	w2, wzr
  412564:	bl	412624 <ferror@plt+0xe5f4>
  412568:	mov	x0, xzr
  41256c:	ldp	x20, x19, [sp, #16]
  412570:	ldp	x29, x30, [sp], #32
  412574:	ret
  412578:	stp	x29, x30, [sp, #-48]!
  41257c:	stp	x20, x19, [sp, #32]
  412580:	mov	x19, x1
  412584:	mov	x20, x0
  412588:	sub	x8, x0, #0x10
  41258c:	str	x21, [sp, #16]
  412590:	mov	x29, sp
  412594:	cbz	x0, 4125b8 <ferror@plt+0xe588>
  412598:	ldr	x3, [x8]
  41259c:	cbz	x3, 4125b8 <ferror@plt+0xe588>
  4125a0:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  4125a4:	add	x0, x0, #0x8ec
  4125a8:	mov	x1, x20
  4125ac:	mov	x2, x19
  4125b0:	bl	412108 <ferror@plt+0xe0d8>
  4125b4:	b	412600 <ferror@plt+0xe5d0>
  4125b8:	cmp	x20, #0x0
  4125bc:	csel	x0, x8, xzr, ne  // ne = any
  4125c0:	add	x1, x19, #0x10
  4125c4:	bl	403a00 <realloc@plt>
  4125c8:	cbz	x0, 412600 <ferror@plt+0xe5d0>
  4125cc:	mov	x21, x0
  4125d0:	cbz	x20, 4125e4 <ferror@plt+0xe5b4>
  4125d4:	ldr	x1, [x21, #8]
  4125d8:	mov	w0, #0x2                   	// #2
  4125dc:	mov	w2, #0x1                   	// #1
  4125e0:	bl	412624 <ferror@plt+0xe5f4>
  4125e4:	mov	w0, #0x3                   	// #3
  4125e8:	mov	w2, #0x1                   	// #1
  4125ec:	mov	x1, x19
  4125f0:	stp	xzr, x19, [x21]
  4125f4:	bl	412624 <ferror@plt+0xe5f4>
  4125f8:	add	x0, x21, #0x10
  4125fc:	b	412614 <ferror@plt+0xe5e4>
  412600:	mov	w0, #0x3                   	// #3
  412604:	mov	x1, x19
  412608:	mov	w2, wzr
  41260c:	bl	412624 <ferror@plt+0xe5f4>
  412610:	mov	x0, xzr
  412614:	ldp	x20, x19, [sp, #32]
  412618:	ldr	x21, [sp, #16]
  41261c:	ldp	x29, x30, [sp], #48
  412620:	ret
  412624:	stp	x29, x30, [sp, #-48]!
  412628:	stp	x20, x19, [sp, #32]
  41262c:	mov	w20, w0
  412630:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412634:	add	x0, x0, #0xc60
  412638:	stp	x22, x21, [sp, #16]
  41263c:	mov	x29, sp
  412640:	mov	w21, w2
  412644:	mov	x19, x1
  412648:	bl	42a994 <ferror@plt+0x26964>
  41264c:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  412650:	ldr	x0, [x22, #3200]
  412654:	cbnz	x0, 41266c <ferror@plt+0xe63c>
  412658:	mov	w0, #0x8008                	// #32776
  41265c:	mov	w1, #0x4                   	// #4
  412660:	bl	403970 <calloc@plt>
  412664:	str	x0, [x22, #3200]
  412668:	cbz	x0, 4126dc <ferror@plt+0xe6ac>
  41266c:	cmp	w21, #0x0
  412670:	and	w8, w20, #0x3
  412674:	cset	w9, ne  // ne = any
  412678:	bfi	w8, w9, #2, #1
  41267c:	bfi	w8, w8, #12, #3
  412680:	add	w9, w8, #0x1, lsl #12
  412684:	add	x8, x8, x19
  412688:	cmp	x19, #0x1, lsl #12
  41268c:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  412690:	ldr	w9, [x0, x8, lsl #2]
  412694:	add	w9, w9, #0x1
  412698:	str	w9, [x0, x8, lsl #2]
  41269c:	cbz	w21, 4126dc <ferror@plt+0xe6ac>
  4126a0:	tbnz	w20, #0, 4126b8 <ferror@plt+0xe688>
  4126a4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4126a8:	ldr	x9, [x8, #3192]
  4126ac:	add	x9, x9, x19
  4126b0:	str	x9, [x8, #3192]
  4126b4:	b	4126dc <ferror@plt+0xe6ac>
  4126b8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4126bc:	ldr	x9, [x8, #3176]
  4126c0:	add	x9, x9, x19
  4126c4:	str	x9, [x8, #3176]
  4126c8:	tbz	w20, #2, 4126dc <ferror@plt+0xe6ac>
  4126cc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4126d0:	ldr	x9, [x8, #3184]
  4126d4:	add	x9, x9, x19
  4126d8:	str	x9, [x8, #3184]
  4126dc:	ldp	x20, x19, [sp, #32]
  4126e0:	ldp	x22, x21, [sp, #16]
  4126e4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4126e8:	add	x0, x0, #0xc60
  4126ec:	ldp	x29, x30, [sp], #48
  4126f0:	b	42aa50 <ferror@plt+0x26a20>
  4126f4:	stp	x29, x30, [sp, #-16]!
  4126f8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4126fc:	ldrb	w8, [x8, #3208]
  412700:	mov	x29, sp
  412704:	cmp	w8, #0x1
  412708:	b.ne	412714 <ferror@plt+0xe6e4>  // b.any
  41270c:	mov	w0, #0x1                   	// #1
  412710:	bl	403520 <_exit@plt>
  412714:	bl	403ae0 <abort@plt>
  412718:	stp	x29, x30, [sp, #-48]!
  41271c:	stp	x20, x19, [sp, #32]
  412720:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  412724:	mov	w8, #0xf9                  	// #249
  412728:	add	x19, x19, #0xc90
  41272c:	and	w8, w0, w8
  412730:	mov	x0, x19
  412734:	str	x21, [sp, #16]
  412738:	mov	x29, sp
  41273c:	orr	w21, w8, #0x4
  412740:	bl	42a994 <ferror@plt+0x26964>
  412744:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412748:	ldr	w20, [x8, #2300]
  41274c:	mov	x0, x19
  412750:	str	w21, [x8, #2300]
  412754:	bl	42aa50 <ferror@plt+0x26a20>
  412758:	mov	w0, w20
  41275c:	ldp	x20, x19, [sp, #32]
  412760:	ldr	x21, [sp, #16]
  412764:	ldp	x29, x30, [sp], #48
  412768:	ret
  41276c:	stp	x29, x30, [sp, #-48]!
  412770:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  412774:	add	x8, x8, #0xecb
  412778:	cmp	x0, #0x0
  41277c:	stp	x20, x19, [sp, #32]
  412780:	csel	x19, x8, x0, eq  // eq = none
  412784:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412788:	and	w9, w1, #0xfffffff9
  41278c:	add	x0, x0, #0xc90
  412790:	str	x21, [sp, #16]
  412794:	mov	x29, sp
  412798:	orr	w21, w9, #0x4
  41279c:	bl	42a994 <ferror@plt+0x26964>
  4127a0:	mov	x0, x19
  4127a4:	bl	412810 <ferror@plt+0xe7e0>
  4127a8:	mov	x20, x0
  4127ac:	cbnz	x0, 4127e0 <ferror@plt+0xe7b0>
  4127b0:	mov	w0, #0x20                  	// #32
  4127b4:	bl	411be4 <ferror@plt+0xdbb4>
  4127b8:	mov	x20, x0
  4127bc:	mov	x0, x19
  4127c0:	bl	41c024 <ferror@plt+0x17ff4>
  4127c4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4127c8:	ldr	x9, [x8, #3312]
  4127cc:	mov	w10, #0x5                   	// #5
  4127d0:	str	x0, [x20]
  4127d4:	str	w10, [x20, #8]
  4127d8:	stp	xzr, x9, [x20, #16]
  4127dc:	str	x20, [x8, #3312]
  4127e0:	ldr	w19, [x20, #8]
  4127e4:	mov	x0, x20
  4127e8:	str	w21, [x20, #8]
  4127ec:	bl	412854 <ferror@plt+0xe824>
  4127f0:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4127f4:	add	x0, x0, #0xc90
  4127f8:	bl	42aa50 <ferror@plt+0x26a20>
  4127fc:	mov	w0, w19
  412800:	ldp	x20, x19, [sp, #32]
  412804:	ldr	x21, [sp, #16]
  412808:	ldp	x29, x30, [sp], #48
  41280c:	ret
  412810:	stp	x29, x30, [sp, #-32]!
  412814:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412818:	stp	x20, x19, [sp, #16]
  41281c:	ldr	x19, [x8, #3312]
  412820:	mov	x29, sp
  412824:	cbz	x19, 412844 <ferror@plt+0xe814>
  412828:	mov	x20, x0
  41282c:	ldr	x0, [x19]
  412830:	mov	x1, x20
  412834:	bl	403b70 <strcmp@plt>
  412838:	cbz	w0, 412844 <ferror@plt+0xe814>
  41283c:	ldr	x19, [x19, #24]
  412840:	cbnz	x19, 41282c <ferror@plt+0xe7fc>
  412844:	mov	x0, x19
  412848:	ldp	x20, x19, [sp, #16]
  41284c:	ldp	x29, x30, [sp], #32
  412850:	ret
  412854:	stp	x29, x30, [sp, #-32]!
  412858:	ldr	w8, [x0, #8]
  41285c:	str	x19, [sp, #16]
  412860:	mov	x29, sp
  412864:	cmp	w8, #0x5
  412868:	b.ne	412878 <ferror@plt+0xe848>  // b.any
  41286c:	ldr	x8, [x0, #16]
  412870:	mov	x19, x0
  412874:	cbz	x8, 412884 <ferror@plt+0xe854>
  412878:	ldr	x19, [sp, #16]
  41287c:	ldp	x29, x30, [sp], #32
  412880:	ret
  412884:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412888:	ldr	x8, [x8, #3312]
  41288c:	cbz	x8, 412878 <ferror@plt+0xe848>
  412890:	cmp	x8, x19
  412894:	b.eq	4128b0 <ferror@plt+0xe880>  // b.none
  412898:	mov	x9, x8
  41289c:	ldr	x8, [x8, #24]
  4128a0:	cbz	x8, 412878 <ferror@plt+0xe848>
  4128a4:	cmp	x8, x19
  4128a8:	b.ne	412898 <ferror@plt+0xe868>  // b.any
  4128ac:	b	4128b4 <ferror@plt+0xe884>
  4128b0:	mov	x9, xzr
  4128b4:	ldr	x8, [x19, #24]
  4128b8:	adrp	x11, 488000 <ferror@plt+0x83fd0>
  4128bc:	add	x10, x9, #0x18
  4128c0:	add	x11, x11, #0xcf0
  4128c4:	cmp	x9, #0x0
  4128c8:	csel	x9, x11, x10, eq  // eq = none
  4128cc:	str	x8, [x9]
  4128d0:	ldr	x0, [x19]
  4128d4:	bl	411d58 <ferror@plt+0xdd28>
  4128d8:	mov	x0, x19
  4128dc:	ldr	x19, [sp, #16]
  4128e0:	ldp	x29, x30, [sp], #32
  4128e4:	b	411d58 <ferror@plt+0xdd28>
  4128e8:	stp	x29, x30, [sp, #-64]!
  4128ec:	cmp	w1, #0x3
  4128f0:	stp	x24, x23, [sp, #16]
  4128f4:	stp	x22, x21, [sp, #32]
  4128f8:	stp	x20, x19, [sp, #48]
  4128fc:	mov	x29, sp
  412900:	b.ls	4129c4 <ferror@plt+0xe994>  // b.plast
  412904:	mov	x21, x2
  412908:	cbz	x2, 4129e8 <ferror@plt+0xe9b8>
  41290c:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  412910:	add	x8, x8, #0xecb
  412914:	cmp	x0, #0x0
  412918:	csel	x23, x8, x0, eq  // eq = none
  41291c:	mov	w0, #0x20                  	// #32
  412920:	mov	x19, x3
  412924:	mov	w20, w1
  412928:	bl	411be4 <ferror@plt+0xdbb4>
  41292c:	mov	x22, x0
  412930:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412934:	add	x0, x0, #0xc90
  412938:	bl	42a994 <ferror@plt+0x26964>
  41293c:	mov	x0, x23
  412940:	bl	412810 <ferror@plt+0xe7e0>
  412944:	mov	x24, x0
  412948:	cbnz	x0, 41297c <ferror@plt+0xe94c>
  41294c:	mov	w0, #0x20                  	// #32
  412950:	bl	411be4 <ferror@plt+0xdbb4>
  412954:	mov	x24, x0
  412958:	mov	x0, x23
  41295c:	bl	41c024 <ferror@plt+0x17ff4>
  412960:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412964:	ldr	x9, [x8, #3312]
  412968:	mov	w10, #0x5                   	// #5
  41296c:	str	x0, [x24]
  412970:	str	w10, [x24, #8]
  412974:	stp	xzr, x9, [x24, #16]
  412978:	str	x24, [x8, #3312]
  41297c:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  412980:	ldr	w8, [x23, #3224]
  412984:	stp	x21, x19, [x22, #8]
  412988:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41298c:	add	x0, x0, #0xc90
  412990:	add	w8, w8, #0x1
  412994:	str	w8, [x23, #3224]
  412998:	stp	w8, w20, [x22]
  41299c:	ldr	x8, [x24, #16]
  4129a0:	str	x8, [x22, #24]
  4129a4:	str	x22, [x24, #16]
  4129a8:	bl	42aa50 <ferror@plt+0x26a20>
  4129ac:	ldr	w0, [x23, #3224]
  4129b0:	ldp	x20, x19, [sp, #48]
  4129b4:	ldp	x22, x21, [sp, #32]
  4129b8:	ldp	x24, x23, [sp, #16]
  4129bc:	ldp	x29, x30, [sp], #64
  4129c0:	ret
  4129c4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4129c8:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  4129cc:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  4129d0:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  4129d4:	add	x0, x0, #0xa7f
  4129d8:	add	x2, x2, #0xa52
  4129dc:	add	x3, x3, #0x926
  4129e0:	add	x4, x4, #0x971
  4129e4:	b	412a08 <ferror@plt+0xe9d8>
  4129e8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4129ec:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  4129f0:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  4129f4:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  4129f8:	add	x0, x0, #0xa7f
  4129fc:	add	x2, x2, #0xa52
  412a00:	add	x3, x3, #0x926
  412a04:	add	x4, x4, #0x996
  412a08:	mov	w1, #0x8                   	// #8
  412a0c:	bl	4135a4 <ferror@plt+0xf574>
  412a10:	mov	w0, wzr
  412a14:	b	4129b0 <ferror@plt+0xe980>
  412a18:	mov	x4, x2
  412a1c:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  412a20:	mov	x3, x1
  412a24:	add	x2, x2, #0xa52
  412a28:	mov	w1, #0x8                   	// #8
  412a2c:	b	4135a4 <ferror@plt+0xf574>
  412a30:	stp	x29, x30, [sp, #-48]!
  412a34:	stp	x22, x21, [sp, #16]
  412a38:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  412a3c:	add	x21, x21, #0xc90
  412a40:	stp	x20, x19, [sp, #32]
  412a44:	mov	x20, x0
  412a48:	mov	x0, x21
  412a4c:	mov	x29, sp
  412a50:	mov	x19, x1
  412a54:	bl	42a994 <ferror@plt+0x26964>
  412a58:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412a5c:	ldr	x22, [x8, #1888]
  412a60:	str	x20, [x8, #1888]
  412a64:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412a68:	mov	x0, x21
  412a6c:	str	x19, [x8, #3232]
  412a70:	bl	42aa50 <ferror@plt+0x26a20>
  412a74:	mov	x0, x22
  412a78:	ldp	x20, x19, [sp, #32]
  412a7c:	ldp	x22, x21, [sp, #16]
  412a80:	ldp	x29, x30, [sp], #48
  412a84:	ret
  412a88:	stp	x29, x30, [sp, #-48]!
  412a8c:	str	x21, [sp, #16]
  412a90:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  412a94:	add	x21, x21, #0xc90
  412a98:	stp	x20, x19, [sp, #32]
  412a9c:	mov	x20, x0
  412aa0:	mov	x0, x21
  412aa4:	mov	x29, sp
  412aa8:	mov	x19, x1
  412aac:	bl	42a994 <ferror@plt+0x26964>
  412ab0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412ab4:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  412ab8:	str	x20, [x8, #3240]
  412abc:	str	x19, [x9, #3248]
  412ac0:	mov	x0, x21
  412ac4:	ldp	x20, x19, [sp, #32]
  412ac8:	ldr	x21, [sp, #16]
  412acc:	ldp	x29, x30, [sp], #48
  412ad0:	b	42aa50 <ferror@plt+0x26a20>
  412ad4:	stp	x29, x30, [sp, #-48]!
  412ad8:	str	x21, [sp, #16]
  412adc:	stp	x20, x19, [sp, #32]
  412ae0:	mov	x29, sp
  412ae4:	cbz	w1, 412bb8 <ferror@plt+0xeb88>
  412ae8:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  412aec:	add	x8, x8, #0xecb
  412af0:	cmp	x0, #0x0
  412af4:	csel	x20, x8, x0, eq  // eq = none
  412af8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412afc:	add	x0, x0, #0xc90
  412b00:	mov	w19, w1
  412b04:	bl	42a994 <ferror@plt+0x26964>
  412b08:	mov	x0, x20
  412b0c:	bl	412810 <ferror@plt+0xe7e0>
  412b10:	cbz	x0, 412b8c <ferror@plt+0xeb5c>
  412b14:	mov	x8, x0
  412b18:	ldr	x21, [x8, #16]!
  412b1c:	cbz	x21, 412b8c <ferror@plt+0xeb5c>
  412b20:	ldr	w9, [x21]
  412b24:	cmp	w9, w19
  412b28:	b.ne	412b34 <ferror@plt+0xeb04>  // b.any
  412b2c:	mov	x10, xzr
  412b30:	b	412b54 <ferror@plt+0xeb24>
  412b34:	mov	x9, x21
  412b38:	ldr	x21, [x9, #24]
  412b3c:	cbz	x21, 412b8c <ferror@plt+0xeb5c>
  412b40:	ldr	w10, [x21]
  412b44:	cmp	w10, w19
  412b48:	mov	x10, x9
  412b4c:	mov	x9, x21
  412b50:	b.ne	412b38 <ferror@plt+0xeb08>  // b.any
  412b54:	ldr	x9, [x21, #24]
  412b58:	add	x11, x10, #0x18
  412b5c:	cmp	x10, #0x0
  412b60:	csel	x8, x8, x11, eq  // eq = none
  412b64:	str	x9, [x8]
  412b68:	bl	412854 <ferror@plt+0xe824>
  412b6c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412b70:	add	x0, x0, #0xc90
  412b74:	bl	42aa50 <ferror@plt+0x26a20>
  412b78:	mov	x0, x21
  412b7c:	ldp	x20, x19, [sp, #32]
  412b80:	ldr	x21, [sp, #16]
  412b84:	ldp	x29, x30, [sp], #48
  412b88:	b	411d58 <ferror@plt+0xdd28>
  412b8c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412b90:	add	x0, x0, #0xc90
  412b94:	bl	42aa50 <ferror@plt+0x26a20>
  412b98:	mov	w2, w19
  412b9c:	mov	x3, x20
  412ba0:	ldp	x20, x19, [sp, #32]
  412ba4:	ldr	x21, [sp, #16]
  412ba8:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  412bac:	add	x1, x1, #0xa1e
  412bb0:	ldp	x29, x30, [sp], #48
  412bb4:	b	412bec <ferror@plt+0xebbc>
  412bb8:	ldp	x20, x19, [sp, #32]
  412bbc:	ldr	x21, [sp, #16]
  412bc0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  412bc4:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  412bc8:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  412bcc:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  412bd0:	add	x0, x0, #0xa7f
  412bd4:	add	x2, x2, #0xa52
  412bd8:	add	x3, x3, #0x9a7
  412bdc:	add	x4, x4, #0x9d7
  412be0:	mov	w1, #0x8                   	// #8
  412be4:	ldp	x29, x30, [sp], #48
  412be8:	b	4135a4 <ferror@plt+0xf574>
  412bec:	sub	sp, sp, #0x120
  412bf0:	stp	x29, x30, [sp, #256]
  412bf4:	add	x29, sp, #0x100
  412bf8:	mov	x8, #0xffffffffffffffc8    	// #-56
  412bfc:	mov	x9, sp
  412c00:	sub	x10, x29, #0x78
  412c04:	movk	x8, #0xff80, lsl #32
  412c08:	add	x11, x29, #0x20
  412c0c:	add	x9, x9, #0x80
  412c10:	add	x10, x10, #0x38
  412c14:	stp	x9, x8, [x29, #-16]
  412c18:	stp	x11, x10, [x29, #-32]
  412c1c:	stp	x1, x2, [x29, #-120]
  412c20:	stp	x3, x4, [x29, #-104]
  412c24:	stp	x5, x6, [x29, #-88]
  412c28:	stur	x7, [x29, #-72]
  412c2c:	stp	q0, q1, [sp]
  412c30:	ldp	q0, q1, [x29, #-32]
  412c34:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  412c38:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  412c3c:	add	x0, x0, #0xa7f
  412c40:	add	x2, x2, #0x9e6
  412c44:	sub	x3, x29, #0x40
  412c48:	mov	w1, #0x10                  	// #16
  412c4c:	str	x28, [sp, #272]
  412c50:	stp	q2, q3, [sp, #32]
  412c54:	stp	q4, q5, [sp, #64]
  412c58:	stp	q6, q7, [sp, #96]
  412c5c:	stp	q0, q1, [x29, #-64]
  412c60:	bl	412c74 <ferror@plt+0xec44>
  412c64:	ldr	x28, [sp, #272]
  412c68:	ldp	x29, x30, [sp, #256]
  412c6c:	add	sp, sp, #0x120
  412c70:	ret
  412c74:	sub	sp, sp, #0xb0
  412c78:	stp	x22, x21, [sp, #144]
  412c7c:	ands	w22, w1, #0xfffffffc
  412c80:	stp	x29, x30, [sp, #80]
  412c84:	stp	x28, x27, [sp, #96]
  412c88:	stp	x26, x25, [sp, #112]
  412c8c:	stp	x24, x23, [sp, #128]
  412c90:	stp	x20, x19, [sp, #160]
  412c94:	add	x29, sp, #0x50
  412c98:	b.eq	412f4c <ferror@plt+0xef1c>  // b.none
  412c9c:	ldp	q1, q0, [x3]
  412ca0:	mov	w21, w1
  412ca4:	mov	x20, x0
  412ca8:	add	x1, sp, #0x10
  412cac:	mov	x0, x2
  412cb0:	stp	q1, q0, [sp, #16]
  412cb4:	bl	41c1a8 <ferror@plt+0x18178>
  412cb8:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  412cbc:	ldr	x1, [x24, #3256]
  412cc0:	mov	x19, x0
  412cc4:	cbz	x1, 412d64 <ferror@plt+0xed34>
  412cc8:	ldr	x23, [x1]
  412ccc:	mov	x0, x1
  412cd0:	bl	41b9ec <ferror@plt+0x179bc>
  412cd4:	str	x0, [x24, #3256]
  412cd8:	ldr	x0, [x23]
  412cdc:	mov	x1, x20
  412ce0:	bl	42139c <ferror@plt+0x1d36c>
  412ce4:	cbnz	w0, 412d20 <ferror@plt+0xecf0>
  412ce8:	ldr	w8, [x23, #8]
  412cec:	bics	wzr, w8, w22
  412cf0:	b.ne	412d20 <ferror@plt+0xecf0>  // b.any
  412cf4:	ldr	x0, [x23, #16]
  412cf8:	mov	x1, x19
  412cfc:	bl	417274 <ferror@plt+0x13244>
  412d00:	cbz	w0, 412d20 <ferror@plt+0xecf0>
  412d04:	ldr	x0, [x23]
  412d08:	bl	411d58 <ferror@plt+0xdd28>
  412d0c:	ldr	x0, [x23, #16]
  412d10:	bl	411d58 <ferror@plt+0xdd28>
  412d14:	mov	x0, x23
  412d18:	bl	411d58 <ferror@plt+0xdd28>
  412d1c:	b	412f44 <ferror@plt+0xef14>
  412d20:	ldr	w1, [x23, #8]
  412d24:	add	x0, sp, #0x10
  412d28:	bl	412f74 <ferror@plt+0xef44>
  412d2c:	ldr	x2, [x23, #16]
  412d30:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  412d34:	add	x0, x0, #0xa2e
  412d38:	add	x1, sp, #0x10
  412d3c:	bl	41c1e4 <ferror@plt+0x181b4>
  412d40:	mov	x23, x0
  412d44:	mov	x0, x20
  412d48:	mov	w1, w22
  412d4c:	mov	x2, x23
  412d50:	mov	x3, xzr
  412d54:	bl	413100 <ferror@plt+0xf0d0>
  412d58:	mov	x0, x23
  412d5c:	bl	411d58 <ferror@plt+0xdd28>
  412d60:	orr	w22, w22, #0x2
  412d64:	and	w9, w21, #0x2
  412d68:	and	w28, w21, #0x1
  412d6c:	sxtw	x21, w22
  412d70:	mov	w23, #0x40                  	// #64
  412d74:	cbz	x23, 412f44 <ferror@plt+0xef14>
  412d78:	sub	x23, x23, #0x1
  412d7c:	lsr	x8, x21, x23
  412d80:	tbz	w8, #0, 412d74 <ferror@plt+0xed44>
  412d84:	tbnz	w23, #31, 412f44 <ferror@plt+0xef14>
  412d88:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  412d8c:	add	x8, x8, #0xecb
  412d90:	cmp	x20, #0x0
  412d94:	mov	w10, #0x1                   	// #1
  412d98:	mov	w11, #0x40                  	// #64
  412d9c:	csel	x8, x8, x20, eq  // eq = none
  412da0:	str	x8, [sp]
  412da4:	str	w9, [sp, #12]
  412da8:	lsl	w8, w10, w23
  412dac:	tst	w8, w21
  412db0:	b.eq	412f18 <ferror@plt+0xeee8>  // b.none
  412db4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412db8:	add	x0, x0, #0xc90
  412dbc:	orr	w22, w8, w9
  412dc0:	bl	42a994 <ferror@plt+0x26964>
  412dc4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412dc8:	add	x0, x0, #0xcc0
  412dcc:	bl	42afd0 <ferror@plt+0x26fa0>
  412dd0:	mov	x24, x0
  412dd4:	ldr	x0, [sp]
  412dd8:	bl	412810 <ferror@plt+0xe7e0>
  412ddc:	cmp	w24, #0x0
  412de0:	csinc	w8, w28, wzr, eq  // eq = none
  412de4:	orr	w8, w22, w8
  412de8:	cbz	x0, 412df4 <ferror@plt+0xedc4>
  412dec:	ldr	w9, [x0, #8]
  412df0:	b	412df8 <ferror@plt+0xedc8>
  412df4:	mov	w9, #0x5                   	// #5
  412df8:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  412dfc:	ldr	w10, [x10, #2300]
  412e00:	add	x22, x24, #0x1
  412e04:	orr	w9, w10, w9
  412e08:	orr	w10, w8, #0x2
  412e0c:	tst	w9, w8
  412e10:	csel	w25, w8, w10, eq  // eq = none
  412e14:	tbz	w25, #0, 412e28 <ferror@plt+0xedf8>
  412e18:	adrp	x27, 413000 <ferror@plt+0xefd0>
  412e1c:	mov	x26, xzr
  412e20:	add	x27, x27, #0x4b4
  412e24:	b	412e60 <ferror@plt+0xee30>
  412e28:	cbz	x0, 412e48 <ferror@plt+0xee18>
  412e2c:	ldr	x8, [x0, #16]
  412e30:	cbz	x8, 412e48 <ferror@plt+0xee18>
  412e34:	ldr	w9, [x8, #4]
  412e38:	bics	wzr, w25, w9
  412e3c:	b.eq	412f38 <ferror@plt+0xef08>  // b.none
  412e40:	ldr	x8, [x8, #24]
  412e44:	cbnz	x8, 412e34 <ferror@plt+0xee04>
  412e48:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  412e4c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412e50:	add	x9, x9, #0xca0
  412e54:	add	x8, x8, #0x760
  412e58:	ldr	x26, [x9]
  412e5c:	ldr	x27, [x8]
  412e60:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412e64:	add	x0, x0, #0xc90
  412e68:	bl	42aa50 <ferror@plt+0x26a20>
  412e6c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412e70:	and	x1, x22, #0xffffffff
  412e74:	add	x0, x0, #0xcc0
  412e78:	bl	42b09c <ferror@plt+0x2706c>
  412e7c:	mov	x0, x20
  412e80:	mov	w1, w25
  412e84:	mov	x2, x19
  412e88:	mov	x3, x26
  412e8c:	blr	x27
  412e90:	and	w8, w25, #0x6
  412e94:	cmp	w8, #0x2
  412e98:	b.ne	412ed0 <ferror@plt+0xeea0>  // b.any
  412e9c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  412ea0:	ldr	x8, [x8, #3240]
  412ea4:	cbz	x8, 412ec8 <ferror@plt+0xee98>
  412ea8:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  412eac:	ldr	x3, [x9, #3248]
  412eb0:	mov	x0, x20
  412eb4:	mov	w1, w25
  412eb8:	mov	x2, x19
  412ebc:	blr	x8
  412ec0:	cmp	w0, #0x0
  412ec4:	cset	w8, eq  // eq = none
  412ec8:	cbz	w8, 412ed8 <ferror@plt+0xeea8>
  412ecc:	b	412ee8 <ferror@plt+0xeeb8>
  412ed0:	mov	w8, wzr
  412ed4:	cbnz	w8, 412ee8 <ferror@plt+0xeeb8>
  412ed8:	tbz	w25, #1, 412ee8 <ferror@plt+0xeeb8>
  412edc:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  412ee0:	ldrb	w9, [x9, #3208]
  412ee4:	cbnz	w9, 412f6c <ferror@plt+0xef3c>
  412ee8:	tbz	w25, #1, 412efc <ferror@plt+0xeecc>
  412eec:	cbnz	w8, 412efc <ferror@plt+0xeecc>
  412ef0:	tbnz	w25, #0, 412f70 <ferror@plt+0xef40>
  412ef4:	mov	w0, #0x5                   	// #5
  412ef8:	bl	403590 <raise@plt>
  412efc:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  412f00:	and	x1, x24, #0xffffffff
  412f04:	add	x0, x0, #0xcc0
  412f08:	bl	42b09c <ferror@plt+0x2706c>
  412f0c:	ldr	w9, [sp, #12]
  412f10:	mov	w10, #0x1                   	// #1
  412f14:	mov	w11, #0x40                  	// #64
  412f18:	cmp	w23, #0x40
  412f1c:	csel	w23, w23, w11, cc  // cc = lo, ul, last
  412f20:	subs	x23, x23, #0x1
  412f24:	b.lt	412f44 <ferror@plt+0xef14>  // b.tstop
  412f28:	lsr	x8, x21, x23
  412f2c:	tbz	w8, #0, 412f20 <ferror@plt+0xeef0>
  412f30:	tbz	w23, #31, 412da8 <ferror@plt+0xed78>
  412f34:	b	412f44 <ferror@plt+0xef14>
  412f38:	add	x9, x8, #0x10
  412f3c:	add	x8, x8, #0x8
  412f40:	b	412e58 <ferror@plt+0xee28>
  412f44:	mov	x0, x19
  412f48:	bl	411d58 <ferror@plt+0xdd28>
  412f4c:	ldp	x20, x19, [sp, #160]
  412f50:	ldp	x22, x21, [sp, #144]
  412f54:	ldp	x24, x23, [sp, #128]
  412f58:	ldp	x26, x25, [sp, #112]
  412f5c:	ldp	x28, x27, [sp, #96]
  412f60:	ldp	x29, x30, [sp, #80]
  412f64:	add	sp, sp, #0xb0
  412f68:	ret
  412f6c:	bl	4126f4 <ferror@plt+0xe6c4>
  412f70:	bl	403ae0 <abort@plt>
  412f74:	stp	x29, x30, [sp, #-48]!
  412f78:	and	w8, w1, #0xfffffffc
  412f7c:	stp	x20, x19, [sp, #32]
  412f80:	mov	w20, w1
  412f84:	cmp	w8, #0x1f
  412f88:	mov	x19, x0
  412f8c:	str	x21, [sp, #16]
  412f90:	mov	x29, sp
  412f94:	b.gt	412fc4 <ferror@plt+0xef94>
  412f98:	cmp	w8, #0x4
  412f9c:	b.eq	412ff4 <ferror@plt+0xefc4>  // b.none
  412fa0:	cmp	w8, #0x8
  412fa4:	b.eq	413014 <ferror@plt+0xefe4>  // b.none
  412fa8:	cmp	w8, #0x10
  412fac:	b.ne	4130bc <ferror@plt+0xf08c>  // b.any
  412fb0:	mov	x8, #0x4157                	// #16727
  412fb4:	movk	x8, #0x4e52, lsl #16
  412fb8:	movk	x8, #0x4e49, lsl #32
  412fbc:	movk	x8, #0x47, lsl #48
  412fc0:	b	41303c <ferror@plt+0xf00c>
  412fc4:	cmp	w8, #0x20
  412fc8:	b.eq	41302c <ferror@plt+0xeffc>  // b.none
  412fcc:	cmp	w8, #0x40
  412fd0:	b.eq	4130a8 <ferror@plt+0xf078>  // b.none
  412fd4:	cmp	w8, #0x80
  412fd8:	b.ne	4130bc <ferror@plt+0xf08c>  // b.any
  412fdc:	mov	w9, #0x4544                	// #17732
  412fe0:	mov	w8, #0x47                  	// #71
  412fe4:	movk	w9, #0x5542, lsl #16
  412fe8:	strh	w8, [x19, #4]
  412fec:	str	w9, [x19]
  412ff0:	b	4130e0 <ferror@plt+0xf0b0>
  412ff4:	mov	w9, #0x5245                	// #21061
  412ff8:	mov	w21, wzr
  412ffc:	mov	w8, #0x52                  	// #82
  413000:	movk	w9, #0x4f52, lsl #16
  413004:	strh	w8, [x19, #4]
  413008:	str	w9, [x19]
  41300c:	tbnz	w20, #0, 413048 <ferror@plt+0xf018>
  413010:	b	413070 <ferror@plt+0xf040>
  413014:	adrp	x8, 43a000 <ferror@plt+0x35fd0>
  413018:	add	x8, x8, #0xbfe
  41301c:	ldr	x8, [x8]
  413020:	mov	w21, wzr
  413024:	strb	wzr, [x19, #8]
  413028:	b	413040 <ferror@plt+0xf010>
  41302c:	mov	x8, #0x654d                	// #25933
  413030:	movk	x8, #0x7373, lsl #16
  413034:	movk	x8, #0x6761, lsl #32
  413038:	movk	x8, #0x65, lsl #48
  41303c:	mov	w21, wzr
  413040:	str	x8, [x19]
  413044:	tbz	w20, #0, 413070 <ferror@plt+0xf040>
  413048:	mov	x0, x19
  41304c:	bl	403550 <strlen@plt>
  413050:	adrp	x8, 43a000 <ferror@plt+0x35fd0>
  413054:	add	x8, x8, #0xc11
  413058:	ldr	x8, [x8]
  41305c:	mov	w10, #0x6465                	// #25701
  413060:	add	x9, x19, x0
  413064:	movk	w10, #0x29, lsl #16
  413068:	str	x8, [x9]
  41306c:	str	w10, [x9, #8]
  413070:	tst	w20, #0x1c
  413074:	b.eq	41308c <ferror@plt+0xf05c>  // b.none
  413078:	mov	x0, x19
  41307c:	bl	403550 <strlen@plt>
  413080:	mov	w8, #0x2a20                	// #10784
  413084:	movk	w8, #0x2a, lsl #16
  413088:	str	w8, [x19, x0]
  41308c:	cmp	w21, #0x0
  413090:	mov	w8, #0x1                   	// #1
  413094:	cinc	w0, w8, eq  // eq = none
  413098:	ldp	x20, x19, [sp, #32]
  41309c:	ldr	x21, [sp, #16]
  4130a0:	ldp	x29, x30, [sp], #48
  4130a4:	ret
  4130a8:	mov	w8, #0x4e49                	// #20041
  4130ac:	movk	w8, #0x4f46, lsl #16
  4130b0:	strb	wzr, [x19, #4]
  4130b4:	str	w8, [x19]
  4130b8:	b	4130e0 <ferror@plt+0xf0b0>
  4130bc:	cbz	w20, 4130ec <ferror@plt+0xf0bc>
  4130c0:	mov	w9, #0x4f4c                	// #20300
  4130c4:	mov	x0, x19
  4130c8:	movk	w9, #0x2d47, lsl #16
  4130cc:	strb	wzr, [x0, #4]!
  4130d0:	sxtw	x1, w8
  4130d4:	mov	w2, #0x10                  	// #16
  4130d8:	str	w9, [x19]
  4130dc:	bl	4138b4 <ferror@plt+0xf884>
  4130e0:	mov	w21, #0x1                   	// #1
  4130e4:	tbz	w20, #0, 413070 <ferror@plt+0xf040>
  4130e8:	b	413048 <ferror@plt+0xf018>
  4130ec:	mov	w8, #0x4f4c                	// #20300
  4130f0:	movk	w8, #0x47, lsl #16
  4130f4:	mov	w0, #0x1                   	// #1
  4130f8:	str	w8, [x19]
  4130fc:	b	413098 <ferror@plt+0xf068>
  413100:	sub	sp, sp, #0xa0
  413104:	mov	w8, #0xffffff3c            	// #-196
  413108:	stp	x24, x23, [sp, #112]
  41310c:	stp	x22, x21, [sp, #128]
  413110:	mov	x21, x2
  413114:	mov	w23, w1
  413118:	tst	w1, w8
  41311c:	mov	x22, x0
  413120:	stp	x29, x30, [sp, #64]
  413124:	str	x27, [sp, #80]
  413128:	stp	x26, x25, [sp, #96]
  41312c:	stp	x20, x19, [sp, #144]
  413130:	add	x29, sp, #0x40
  413134:	b.eq	4131fc <ferror@plt+0xf1cc>  // b.none
  413138:	tbnz	w23, #0, 413244 <ferror@plt+0xf214>
  41313c:	add	x0, sp, #0x4
  413140:	mov	w1, w23
  413144:	bl	412f74 <ferror@plt+0xef44>
  413148:	mov	w19, w0
  41314c:	mov	x0, xzr
  413150:	bl	41e1a8 <ferror@plt+0x1a178>
  413154:	tst	w23, #0x1c
  413158:	mov	x20, x0
  41315c:	b.eq	413170 <ferror@plt+0xf140>  // b.none
  413160:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  413164:	add	x1, x1, #0xfe8
  413168:	mov	x0, x20
  41316c:	bl	41e570 <ferror@plt+0x1a540>
  413170:	cbnz	x22, 413184 <ferror@plt+0xf154>
  413174:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  413178:	add	x1, x1, #0xb79
  41317c:	mov	x0, x20
  413180:	bl	41e570 <ferror@plt+0x1a540>
  413184:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  413188:	ldr	w8, [x8, #2296]
  41318c:	bic	w8, w23, w8
  413190:	tst	w8, #0xfffffffc
  413194:	b.ne	4131c0 <ferror@plt+0xf190>  // b.any
  413198:	bl	428e38 <ferror@plt+0x24e08>
  41319c:	mov	x23, x0
  4131a0:	bl	4037e0 <getpid@plt>
  4131a4:	sxtw	x3, w0
  4131a8:	cbz	x23, 41326c <ferror@plt+0xf23c>
  4131ac:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  4131b0:	add	x1, x1, #0xba8
  4131b4:	mov	x0, x20
  4131b8:	mov	x2, x23
  4131bc:	bl	41f5c4 <ferror@plt+0x1b594>
  4131c0:	cbz	x22, 413284 <ferror@plt+0xf254>
  4131c4:	mov	x0, x20
  4131c8:	mov	x1, x22
  4131cc:	bl	41e570 <ferror@plt+0x1a540>
  4131d0:	ldp	x8, x10, [x20, #8]
  4131d4:	add	x9, x8, #0x1
  4131d8:	cmp	x9, x10
  4131dc:	b.cs	413258 <ferror@plt+0xf228>  // b.hs, b.nlast
  4131e0:	ldr	x10, [x20]
  4131e4:	str	x9, [x20, #8]
  4131e8:	mov	w9, #0x2d                  	// #45
  4131ec:	strb	w9, [x10, x8]
  4131f0:	ldp	x8, x9, [x20]
  4131f4:	strb	wzr, [x8, x9]
  4131f8:	b	413284 <ferror@plt+0xf254>
  4131fc:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  413200:	add	x0, x0, #0xb87
  413204:	bl	408b00 <ferror@plt+0x4ad0>
  413208:	tst	w23, #0xc0
  41320c:	b.eq	413494 <ferror@plt+0xf464>  // b.none
  413210:	mov	x19, x0
  413214:	cbz	x0, 413494 <ferror@plt+0xf464>
  413218:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  41321c:	add	x1, x1, #0x2
  413220:	mov	x0, x19
  413224:	bl	403b70 <strcmp@plt>
  413228:	cbz	w0, 413138 <ferror@plt+0xf108>
  41322c:	cbz	x22, 413494 <ferror@plt+0xf464>
  413230:	mov	x0, x19
  413234:	mov	x1, x22
  413238:	bl	403e80 <strstr@plt>
  41323c:	cbnz	x0, 413138 <ferror@plt+0xf108>
  413240:	b	413494 <ferror@plt+0xf464>
  413244:	mov	x0, x22
  413248:	mov	w1, w23
  41324c:	mov	x2, x21
  413250:	bl	4134b4 <ferror@plt+0xf484>
  413254:	b	413494 <ferror@plt+0xf464>
  413258:	mov	x1, #0xffffffffffffffff    	// #-1
  41325c:	mov	w2, #0x2d                  	// #45
  413260:	mov	x0, x20
  413264:	bl	41eaec <ferror@plt+0x1aabc>
  413268:	b	413284 <ferror@plt+0xf254>
  41326c:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  413270:	add	x1, x1, #0xb98
  413274:	mov	x0, x20
  413278:	mov	x2, x3
  41327c:	bl	41f5c4 <ferror@plt+0x1b594>
  413280:	cbnz	x22, 4131c4 <ferror@plt+0xf194>
  413284:	add	x1, sp, #0x4
  413288:	mov	x0, x20
  41328c:	bl	41e570 <ferror@plt+0x1a540>
  413290:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  413294:	add	x1, x1, #0xe89
  413298:	mov	x0, x20
  41329c:	bl	41e570 <ferror@plt+0x1a540>
  4132a0:	cbz	x21, 413418 <ferror@plt+0xf3e8>
  4132a4:	mov	x0, x21
  4132a8:	bl	41e1a8 <ferror@plt+0x1a178>
  4132ac:	ldr	x8, [x0, #8]
  4132b0:	mov	x21, x0
  4132b4:	cmp	x8, #0x1
  4132b8:	b.lt	4133fc <ferror@plt+0xf3cc>  // b.tstop
  4132bc:	ldr	x25, [x21]
  4132c0:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  4132c4:	ldr	x26, [x8, #2328]
  4132c8:	adrp	x22, 43a000 <ferror@plt+0x35fd0>
  4132cc:	adrp	x23, 43a000 <ferror@plt+0x35fd0>
  4132d0:	add	x22, x22, #0xc1d
  4132d4:	add	x23, x23, #0xc24
  4132d8:	mov	x24, x25
  4132dc:	mov	x1, #0xffffffffffffffff    	// #-1
  4132e0:	mov	x0, x24
  4132e4:	bl	4265cc <ferror@plt+0x2259c>
  4132e8:	cmn	w0, #0x2
  4132ec:	b.cc	413344 <ferror@plt+0xf314>  // b.lo, b.ul, b.last
  4132f0:	ldrb	w1, [x24]
  4132f4:	mov	x0, x22
  4132f8:	sub	x27, x24, x25
  4132fc:	bl	41c1e4 <ferror@plt+0x181b4>
  413300:	and	x24, x27, #0xffffffff
  413304:	mov	x25, x0
  413308:	mov	w2, #0x1                   	// #1
  41330c:	mov	x0, x21
  413310:	mov	x1, x24
  413314:	bl	41f0e4 <ferror@plt+0x1b0b4>
  413318:	mov	x0, x21
  41331c:	mov	x1, x24
  413320:	mov	x2, x25
  413324:	bl	41eed0 <ferror@plt+0x1aea0>
  413328:	ldr	x8, [x21]
  41332c:	add	w9, w27, #0x4
  413330:	mov	x0, x25
  413334:	add	x24, x8, x9
  413338:	bl	411d58 <ferror@plt+0xdd28>
  41333c:	ldr	x25, [x21]
  413340:	b	4133ec <ferror@plt+0xf3bc>
  413344:	mov	w1, w0
  413348:	cmp	w0, #0xd
  41334c:	b.ne	413360 <ferror@plt+0xf330>  // b.any
  413350:	ldrb	w8, [x24, #1]
  413354:	cmp	w8, #0xa
  413358:	b.eq	413390 <ferror@plt+0xf360>  // b.none
  41335c:	b	4133a0 <ferror@plt+0xf370>
  413360:	cmp	w1, #0x20
  413364:	sub	w9, w1, #0x9
  413368:	and	w10, w1, #0xffffffe0
  41336c:	cset	w8, cc  // cc = lo, ul, last
  413370:	cmp	w9, #0x1
  413374:	cset	w9, hi  // hi = pmore
  413378:	cmp	w10, #0x80
  41337c:	b.eq	4133a0 <ferror@plt+0xf370>  // b.none
  413380:	cmp	w1, #0x7f
  413384:	b.eq	4133a0 <ferror@plt+0xf370>  // b.none
  413388:	and	w8, w8, w9
  41338c:	cbnz	w8, 4133a0 <ferror@plt+0xf370>
  413390:	ldrb	w8, [x24]
  413394:	ldrb	w8, [x26, x8]
  413398:	add	x24, x24, x8
  41339c:	b	4133ec <ferror@plt+0xf3bc>
  4133a0:	mov	x0, x23
  4133a4:	sub	x27, x24, x25
  4133a8:	bl	41c1e4 <ferror@plt+0x181b4>
  4133ac:	ldrb	w8, [x24]
  4133b0:	and	x24, x27, #0xffffffff
  4133b4:	mov	x25, x0
  4133b8:	mov	x0, x21
  4133bc:	ldrb	w2, [x26, x8]
  4133c0:	mov	x1, x24
  4133c4:	bl	41f0e4 <ferror@plt+0x1b0b4>
  4133c8:	mov	x0, x21
  4133cc:	mov	x1, x24
  4133d0:	mov	x2, x25
  4133d4:	bl	41eed0 <ferror@plt+0x1aea0>
  4133d8:	mov	x0, x25
  4133dc:	bl	411d58 <ferror@plt+0xdd28>
  4133e0:	ldr	x25, [x21]
  4133e4:	add	w8, w27, #0x6
  4133e8:	add	x24, x25, x8
  4133ec:	ldr	x8, [x21, #8]
  4133f0:	add	x8, x25, x8
  4133f4:	cmp	x24, x8
  4133f8:	b.cc	4132dc <ferror@plt+0xf2ac>  // b.lo, b.ul, b.last
  4133fc:	add	x0, x29, #0x18
  413400:	bl	42f5a0 <ferror@plt+0x2b570>
  413404:	ldr	x1, [x21]
  413408:	cbz	w0, 41342c <ferror@plt+0xf3fc>
  41340c:	mov	x0, x20
  413410:	bl	41e570 <ferror@plt+0x1a540>
  413414:	b	413454 <ferror@plt+0xf424>
  413418:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  41341c:	add	x1, x1, #0xb69
  413420:	mov	x0, x20
  413424:	bl	41e570 <ferror@plt+0x1a540>
  413428:	b	413460 <ferror@plt+0xf430>
  41342c:	ldr	x8, [x29, #24]
  413430:	mov	x0, x1
  413434:	mov	x1, x8
  413438:	bl	4139a0 <ferror@plt+0xf970>
  41343c:	mov	x22, x0
  413440:	mov	x0, x20
  413444:	mov	x1, x22
  413448:	bl	41e570 <ferror@plt+0x1a540>
  41344c:	mov	x0, x22
  413450:	bl	411d58 <ferror@plt+0xdd28>
  413454:	mov	w1, #0x1                   	// #1
  413458:	mov	x0, x21
  41345c:	bl	41e358 <ferror@plt+0x1a328>
  413460:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  413464:	add	x1, x1, #0xfe8
  413468:	mov	x0, x20
  41346c:	bl	41e570 <ferror@plt+0x1a540>
  413470:	mov	x0, x20
  413474:	mov	w1, wzr
  413478:	bl	41e358 <ferror@plt+0x1a328>
  41347c:	mov	x20, x0
  413480:	mov	w0, w19
  413484:	mov	x1, x20
  413488:	bl	413950 <ferror@plt+0xf920>
  41348c:	mov	x0, x20
  413490:	bl	411d58 <ferror@plt+0xdd28>
  413494:	ldp	x20, x19, [sp, #144]
  413498:	ldp	x22, x21, [sp, #128]
  41349c:	ldp	x24, x23, [sp, #112]
  4134a0:	ldp	x26, x25, [sp, #96]
  4134a4:	ldr	x27, [sp, #80]
  4134a8:	ldp	x29, x30, [sp, #64]
  4134ac:	add	sp, sp, #0xa0
  4134b0:	ret
  4134b4:	sub	sp, sp, #0x90
  4134b8:	str	x21, [sp, #112]
  4134bc:	mov	x21, x0
  4134c0:	add	x0, sp, #0x24
  4134c4:	stp	x29, x30, [sp, #96]
  4134c8:	stp	x20, x19, [sp, #128]
  4134cc:	add	x29, sp, #0x60
  4134d0:	mov	x20, x2
  4134d4:	bl	412f74 <ferror@plt+0xef44>
  4134d8:	adrp	x8, 43a000 <ferror@plt+0x35fd0>
  4134dc:	add	x8, x8, #0xb69
  4134e0:	cmp	x20, #0x0
  4134e4:	mov	w19, w0
  4134e8:	csel	x20, x8, x20, eq  // eq = none
  4134ec:	bl	4037e0 <getpid@plt>
  4134f0:	sxtw	x1, w0
  4134f4:	add	x0, sp, #0x8
  4134f8:	mov	w2, #0xa                   	// #10
  4134fc:	bl	4138b4 <ferror@plt+0xf884>
  413500:	adrp	x8, 43a000 <ferror@plt+0x35fd0>
  413504:	adrp	x9, 43a000 <ferror@plt+0x35fd0>
  413508:	add	x8, x8, #0xb78
  41350c:	add	x9, x9, #0xfe8
  413510:	cmp	x21, #0x0
  413514:	csel	x1, x9, x8, ne  // ne = any
  413518:	mov	w0, w19
  41351c:	bl	413950 <ferror@plt+0xf920>
  413520:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  413524:	add	x1, x1, #0xb7d
  413528:	mov	w0, w19
  41352c:	bl	413950 <ferror@plt+0xf920>
  413530:	add	x1, sp, #0x8
  413534:	mov	w0, w19
  413538:	bl	413950 <ferror@plt+0xf920>
  41353c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  413540:	add	x1, x1, #0xe88
  413544:	mov	w0, w19
  413548:	bl	413950 <ferror@plt+0xf920>
  41354c:	cbz	x21, 41356c <ferror@plt+0xf53c>
  413550:	mov	w0, w19
  413554:	mov	x1, x21
  413558:	bl	413950 <ferror@plt+0xf920>
  41355c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  413560:	add	x1, x1, #0x58e
  413564:	mov	w0, w19
  413568:	bl	413950 <ferror@plt+0xf920>
  41356c:	add	x1, sp, #0x24
  413570:	mov	w0, w19
  413574:	bl	413950 <ferror@plt+0xf920>
  413578:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41357c:	add	x1, x1, #0xe89
  413580:	mov	w0, w19
  413584:	bl	413950 <ferror@plt+0xf920>
  413588:	mov	w0, w19
  41358c:	mov	x1, x20
  413590:	ldp	x20, x19, [sp, #128]
  413594:	ldr	x21, [sp, #112]
  413598:	ldp	x29, x30, [sp, #96]
  41359c:	add	sp, sp, #0x90
  4135a0:	b	413950 <ferror@plt+0xf920>
  4135a4:	sub	sp, sp, #0x100
  4135a8:	stp	x29, x30, [sp, #240]
  4135ac:	add	x29, sp, #0xf0
  4135b0:	mov	x8, #0xffffffffffffffd8    	// #-40
  4135b4:	mov	x9, sp
  4135b8:	sub	x10, x29, #0x68
  4135bc:	movk	x8, #0xff80, lsl #32
  4135c0:	add	x11, x29, #0x10
  4135c4:	add	x9, x9, #0x80
  4135c8:	add	x10, x10, #0x28
  4135cc:	stp	x9, x8, [x29, #-16]
  4135d0:	stp	x11, x10, [x29, #-32]
  4135d4:	stp	x3, x4, [x29, #-104]
  4135d8:	stp	x5, x6, [x29, #-88]
  4135dc:	stur	x7, [x29, #-72]
  4135e0:	stp	q1, q2, [sp, #16]
  4135e4:	str	q0, [sp]
  4135e8:	ldp	q0, q1, [x29, #-32]
  4135ec:	sub	x3, x29, #0x40
  4135f0:	stp	q3, q4, [sp, #48]
  4135f4:	stp	q5, q6, [sp, #80]
  4135f8:	str	q7, [sp, #112]
  4135fc:	stp	q0, q1, [x29, #-64]
  413600:	bl	412c74 <ferror@plt+0xec44>
  413604:	ldp	x29, x30, [sp, #240]
  413608:	add	sp, sp, #0x100
  41360c:	ret
  413610:	sub	sp, sp, #0x70
  413614:	stp	x20, x19, [sp, #96]
  413618:	mov	x20, x3
  41361c:	mov	w3, w2
  413620:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  413624:	stp	x22, x21, [sp, #80]
  413628:	mov	x21, x1
  41362c:	mov	x19, x0
  413630:	add	x2, x2, #0xa6c
  413634:	add	x0, sp, #0x20
  413638:	mov	w1, #0x20                  	// #32
  41363c:	stp	x29, x30, [sp, #64]
  413640:	add	x29, sp, #0x40
  413644:	mov	x22, x4
  413648:	bl	42a218 <ferror@plt+0x261e8>
  41364c:	ldrb	w8, [x20]
  413650:	adrp	x9, 43a000 <ferror@plt+0x35fd0>
  413654:	adrp	x10, 476000 <ferror@plt+0x71fd0>
  413658:	add	x9, x9, #0xa70
  41365c:	add	x10, x10, #0xecb
  413660:	cmp	w8, #0x0
  413664:	csel	x6, x10, x9, eq  // eq = none
  413668:	cbz	x22, 4136a4 <ferror@plt+0xf674>
  41366c:	adrp	x8, 43c000 <ferror@plt+0x37fd0>
  413670:	add	x8, x8, #0x4f2
  413674:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  413678:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  41367c:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  413680:	adrp	x7, 43a000 <ferror@plt+0x35fd0>
  413684:	add	x0, x0, #0xa89
  413688:	add	x2, x2, #0xa70
  41368c:	add	x4, x4, #0xa6f
  413690:	add	x7, x7, #0xa72
  413694:	stp	x22, x8, [sp]
  413698:	add	x3, sp, #0x20
  41369c:	str	xzr, [sp, #16]
  4136a0:	b	4136d4 <ferror@plt+0xf6a4>
  4136a4:	adrp	x8, 43a000 <ferror@plt+0x35fd0>
  4136a8:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  4136ac:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  4136b0:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  4136b4:	adrp	x7, 43a000 <ferror@plt+0x35fd0>
  4136b8:	add	x8, x8, #0xa8b
  4136bc:	add	x0, x0, #0xa89
  4136c0:	add	x2, x2, #0xa70
  4136c4:	add	x4, x4, #0xa6f
  4136c8:	add	x7, x7, #0xb7b
  4136cc:	add	x3, sp, #0x20
  4136d0:	stp	x8, xzr, [sp]
  4136d4:	mov	x1, x21
  4136d8:	mov	x5, x20
  4136dc:	bl	41c26c <ferror@plt+0x1823c>
  4136e0:	mov	x20, x0
  4136e4:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  4136e8:	add	x2, x2, #0x9e5
  4136ec:	mov	w1, #0x10                  	// #16
  4136f0:	mov	x0, x19
  4136f4:	mov	x3, x20
  4136f8:	bl	4135a4 <ferror@plt+0xf574>
  4136fc:	mov	x0, x20
  413700:	bl	411d58 <ferror@plt+0xdd28>
  413704:	ldp	x20, x19, [sp, #96]
  413708:	ldp	x22, x21, [sp, #80]
  41370c:	ldp	x29, x30, [sp, #64]
  413710:	add	sp, sp, #0x70
  413714:	ret
  413718:	stp	x29, x30, [sp, #-16]!
  41371c:	mov	x6, x4
  413720:	adrp	x8, 43a000 <ferror@plt+0x35fd0>
  413724:	adrp	x9, 43a000 <ferror@plt+0x35fd0>
  413728:	add	x8, x8, #0xaa6
  41372c:	add	x9, x9, #0xad4
  413730:	cmp	x6, #0x0
  413734:	mov	x5, x3
  413738:	mov	w4, w2
  41373c:	mov	x3, x1
  413740:	csel	x2, x9, x8, eq  // eq = none
  413744:	mov	w1, #0x4                   	// #4
  413748:	mov	x29, sp
  41374c:	bl	4135a4 <ferror@plt+0xf574>
  413750:	bl	4126f4 <ferror@plt+0xe6c4>
  413754:	stp	x29, x30, [sp, #-48]!
  413758:	stp	x22, x21, [sp, #16]
  41375c:	stp	x20, x19, [sp, #32]
  413760:	mov	x29, sp
  413764:	cbz	w1, 4137c8 <ferror@plt+0xf798>
  413768:	mov	x19, x2
  41376c:	cbz	x2, 4137ec <ferror@plt+0xf7bc>
  413770:	mov	x21, x0
  413774:	mov	w0, #0x18                  	// #24
  413778:	mov	w20, w1
  41377c:	bl	411be4 <ferror@plt+0xdbb4>
  413780:	mov	x22, x0
  413784:	mov	x0, x21
  413788:	bl	41c024 <ferror@plt+0x17ff4>
  41378c:	str	x0, [x22]
  413790:	mov	x0, x19
  413794:	str	w20, [x22, #8]
  413798:	bl	41c024 <ferror@plt+0x17ff4>
  41379c:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  4137a0:	ldr	x8, [x19, #3256]
  4137a4:	str	x0, [x22, #16]
  4137a8:	mov	x1, x22
  4137ac:	mov	x0, x8
  4137b0:	bl	41b6a8 <ferror@plt+0x17678>
  4137b4:	str	x0, [x19, #3256]
  4137b8:	ldp	x20, x19, [sp, #32]
  4137bc:	ldp	x22, x21, [sp, #16]
  4137c0:	ldp	x29, x30, [sp], #48
  4137c4:	ret
  4137c8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4137cc:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  4137d0:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  4137d4:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  4137d8:	add	x0, x0, #0xa7f
  4137dc:	add	x2, x2, #0xa52
  4137e0:	add	x3, x3, #0xb01
  4137e4:	add	x4, x4, #0xb4a
  4137e8:	b	41380c <ferror@plt+0xf7dc>
  4137ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4137f0:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  4137f4:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  4137f8:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  4137fc:	add	x0, x0, #0xa7f
  413800:	add	x2, x2, #0xa52
  413804:	add	x3, x3, #0xb01
  413808:	add	x4, x4, #0xb59
  41380c:	ldp	x20, x19, [sp, #32]
  413810:	ldp	x22, x21, [sp, #16]
  413814:	mov	w1, #0x8                   	// #8
  413818:	ldp	x29, x30, [sp], #48
  41381c:	b	4135a4 <ferror@plt+0xf574>
  413820:	sub	sp, sp, #0x80
  413824:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  413828:	ldr	x8, [x8, #3256]
  41382c:	stp	x29, x30, [sp, #64]
  413830:	str	x23, [sp, #80]
  413834:	stp	x22, x21, [sp, #96]
  413838:	stp	x20, x19, [sp, #112]
  41383c:	add	x29, sp, #0x40
  413840:	cbz	x8, 41389c <ferror@plt+0xf86c>
  413844:	ldr	x23, [x8]
  413848:	mov	x21, x1
  41384c:	mov	x22, x0
  413850:	add	x0, sp, #0x4
  413854:	ldr	w1, [x23, #8]
  413858:	mov	x19, x3
  41385c:	mov	w20, w2
  413860:	bl	412f74 <ferror@plt+0xef44>
  413864:	ldr	x2, [x23, #16]
  413868:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  41386c:	add	x0, x0, #0xa2e
  413870:	add	x1, sp, #0x4
  413874:	bl	41c1e4 <ferror@plt+0x181b4>
  413878:	mov	x23, x0
  41387c:	mov	x0, x22
  413880:	mov	x1, x21
  413884:	mov	w2, w20
  413888:	mov	x3, x19
  41388c:	mov	x4, x23
  413890:	bl	421d54 <ferror@plt+0x1dd24>
  413894:	mov	x0, x23
  413898:	bl	411d58 <ferror@plt+0xdd28>
  41389c:	ldp	x20, x19, [sp, #112]
  4138a0:	ldp	x22, x21, [sp, #96]
  4138a4:	ldr	x23, [sp, #80]
  4138a8:	ldp	x29, x30, [sp, #64]
  4138ac:	add	sp, sp, #0x80
  4138b0:	ret
  4138b4:	cmp	w2, #0x10
  4138b8:	b.eq	4138c4 <ferror@plt+0xf894>  // b.none
  4138bc:	cmp	w2, #0xa
  4138c0:	b.ne	413948 <ferror@plt+0xf918>  // b.any
  4138c4:	cbz	x1, 413940 <ferror@plt+0xf910>
  4138c8:	cmp	w2, #0x10
  4138cc:	b.ne	4138d8 <ferror@plt+0xf8a8>  // b.any
  4138d0:	mov	w8, #0x7830                	// #30768
  4138d4:	strh	w8, [x0], #2
  4138d8:	mov	x8, xzr
  4138dc:	mov	w9, w2
  4138e0:	mov	x10, x1
  4138e4:	cmp	x10, x9
  4138e8:	udiv	x10, x10, x9
  4138ec:	add	x8, x8, #0x1
  4138f0:	b.cs	4138e4 <ferror@plt+0xf8b4>  // b.hs, b.nlast
  4138f4:	sub	w10, w8, #0x1
  4138f8:	cmp	w10, #0x17
  4138fc:	b.hi	413948 <ferror@plt+0xf918>  // b.pmore
  413900:	add	x11, x0, x8
  413904:	mov	w10, #0x57                  	// #87
  413908:	sub	x11, x11, #0x1
  41390c:	mov	w12, #0x30                  	// #48
  413910:	udiv	x13, x1, x9
  413914:	msub	x14, x13, x9, x1
  413918:	and	x15, x14, #0xfe
  41391c:	cmp	x15, #0xa
  413920:	csel	w15, w12, w10, cc  // cc = lo, ul, last
  413924:	add	w14, w15, w14
  413928:	cmp	x1, x9
  41392c:	strb	w14, [x11], #-1
  413930:	mov	x1, x13
  413934:	b.cs	413910 <ferror@plt+0xf8e0>  // b.hs, b.nlast
  413938:	add	x0, x0, x8
  41393c:	b	413948 <ferror@plt+0xf918>
  413940:	mov	w8, #0x30                  	// #48
  413944:	strb	w8, [x0], #1
  413948:	strb	wzr, [x0]
  41394c:	ret
  413950:	stp	x29, x30, [sp, #-32]!
  413954:	stp	x20, x19, [sp, #16]
  413958:	mov	x19, x1
  41395c:	mov	w20, w0
  413960:	mov	x29, sp
  413964:	mov	x0, x19
  413968:	bl	403550 <strlen@plt>
  41396c:	mov	x2, x0
  413970:	mov	w0, w20
  413974:	mov	x1, x19
  413978:	bl	403ac0 <write@plt>
  41397c:	cmn	w0, #0x1
  413980:	b.ne	413994 <ferror@plt+0xf964>  // b.any
  413984:	bl	403f30 <__errno_location@plt>
  413988:	ldr	w8, [x0]
  41398c:	cmp	w8, #0x4
  413990:	b.eq	413964 <ferror@plt+0xf934>  // b.none
  413994:	ldp	x20, x19, [sp, #16]
  413998:	ldp	x29, x30, [sp], #32
  41399c:	ret
  4139a0:	stp	x29, x30, [sp, #-48]!
  4139a4:	stp	x20, x19, [sp, #32]
  4139a8:	mov	x19, x1
  4139ac:	mov	x1, #0xffffffffffffffff    	// #-1
  4139b0:	mov	x2, xzr
  4139b4:	str	x21, [sp, #16]
  4139b8:	mov	x29, sp
  4139bc:	mov	x20, x0
  4139c0:	bl	427444 <ferror@plt+0x23414>
  4139c4:	cbz	w0, 413a28 <ferror@plt+0xf9f8>
  4139c8:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  4139cc:	adrp	x4, 43e000 <ferror@plt+0x39fd0>
  4139d0:	add	x3, x3, #0xa0e
  4139d4:	add	x4, x4, #0x3ac
  4139d8:	add	x7, x29, #0x18
  4139dc:	mov	x1, #0xffffffffffffffff    	// #-1
  4139e0:	mov	x0, x20
  4139e4:	mov	x2, x19
  4139e8:	mov	x5, xzr
  4139ec:	mov	x6, xzr
  4139f0:	str	xzr, [x29, #24]
  4139f4:	bl	430344 <ferror@plt+0x2c314>
  4139f8:	cbnz	x0, 413a18 <ferror@plt+0xf9e8>
  4139fc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  413a00:	ldrb	w9, [x8, #3320]
  413a04:	tbz	w9, #0, 413aec <ferror@plt+0xfabc>
  413a08:	ldr	x0, [x29, #24]
  413a0c:	bl	408f0c <ferror@plt+0x4edc>
  413a10:	mov	x0, x20
  413a14:	bl	41c024 <ferror@plt+0x17ff4>
  413a18:	ldp	x20, x19, [sp, #32]
  413a1c:	ldr	x21, [sp, #16]
  413a20:	ldp	x29, x30, [sp], #48
  413a24:	ret
  413a28:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  413a2c:	add	x0, x0, #0xc2b
  413a30:	bl	41e1a8 <ferror@plt+0x1a178>
  413a34:	ldrb	w2, [x20]
  413a38:	mov	x19, x0
  413a3c:	cbz	w2, 413ad4 <ferror@plt+0xfaa4>
  413a40:	add	x21, x20, #0x1
  413a44:	adrp	x20, 43a000 <ferror@plt+0x35fd0>
  413a48:	add	x20, x20, #0xc1d
  413a4c:	and	w8, w2, #0xff
  413a50:	cmp	w8, #0x1f
  413a54:	b.ls	413a64 <ferror@plt+0xfa34>  // b.plast
  413a58:	cmp	w8, #0x7f
  413a5c:	b.cc	413a70 <ferror@plt+0xfa40>  // b.lo, b.ul, b.last
  413a60:	b	413abc <ferror@plt+0xfa8c>
  413a64:	sub	w9, w8, #0x9
  413a68:	cmp	w9, #0x2
  413a6c:	b.cs	413aa8 <ferror@plt+0xfa78>  // b.hs, b.nlast
  413a70:	ldp	x8, x10, [x19, #8]
  413a74:	add	x9, x8, #0x1
  413a78:	cmp	x9, x10
  413a7c:	b.cs	413a98 <ferror@plt+0xfa68>  // b.hs, b.nlast
  413a80:	ldr	x10, [x19]
  413a84:	str	x9, [x19, #8]
  413a88:	strb	w2, [x10, x8]
  413a8c:	ldp	x8, x9, [x19]
  413a90:	strb	wzr, [x8, x9]
  413a94:	b	413acc <ferror@plt+0xfa9c>
  413a98:	mov	x1, #0xffffffffffffffff    	// #-1
  413a9c:	mov	x0, x19
  413aa0:	bl	41eaec <ferror@plt+0x1aabc>
  413aa4:	b	413acc <ferror@plt+0xfa9c>
  413aa8:	cmp	w8, #0xd
  413aac:	b.ne	413abc <ferror@plt+0xfa8c>  // b.any
  413ab0:	ldrb	w8, [x21]
  413ab4:	cmp	w8, #0xa
  413ab8:	b.eq	413a70 <ferror@plt+0xfa40>  // b.none
  413abc:	and	w2, w2, #0xff
  413ac0:	mov	x0, x19
  413ac4:	mov	x1, x20
  413ac8:	bl	41f5c4 <ferror@plt+0x1b594>
  413acc:	ldrb	w2, [x21], #1
  413ad0:	cbnz	w2, 413a4c <ferror@plt+0xfa1c>
  413ad4:	mov	x0, x19
  413ad8:	ldp	x20, x19, [sp, #32]
  413adc:	ldr	x21, [sp, #16]
  413ae0:	mov	w1, wzr
  413ae4:	ldp	x29, x30, [sp], #48
  413ae8:	b	41e358 <ferror@plt+0x1a328>
  413aec:	ldr	x10, [x29, #24]
  413af0:	mov	w9, #0x1                   	// #1
  413af4:	strb	w9, [x8, #3320]
  413af8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  413afc:	ldr	x0, [x8, #2304]
  413b00:	ldr	x2, [x10, #8]
  413b04:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  413b08:	add	x1, x1, #0xc3c
  413b0c:	bl	403ff0 <fprintf@plt>
  413b10:	b	413a08 <ferror@plt+0xf9d8>
  413b14:	stp	x29, x30, [sp, #-48]!
  413b18:	stp	x20, x19, [sp, #32]
  413b1c:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  413b20:	add	x20, x20, #0xc90
  413b24:	mov	x19, x0
  413b28:	mov	x0, x20
  413b2c:	str	x21, [sp, #16]
  413b30:	mov	x29, sp
  413b34:	bl	42a994 <ferror@plt+0x26964>
  413b38:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  413b3c:	ldr	x21, [x8, #3296]
  413b40:	mov	x0, x20
  413b44:	str	x19, [x8, #3296]
  413b48:	bl	42aa50 <ferror@plt+0x26a20>
  413b4c:	mov	x0, x21
  413b50:	ldp	x20, x19, [sp, #32]
  413b54:	ldr	x21, [sp, #16]
  413b58:	ldp	x29, x30, [sp], #48
  413b5c:	ret
  413b60:	sub	sp, sp, #0x130
  413b64:	stp	x29, x30, [sp, #256]
  413b68:	add	x29, sp, #0x100
  413b6c:	stp	x28, x21, [sp, #272]
  413b70:	stp	x20, x19, [sp, #288]
  413b74:	stp	x1, x2, [x29, #-120]
  413b78:	stp	x3, x4, [x29, #-104]
  413b7c:	stp	x5, x6, [x29, #-88]
  413b80:	stur	x7, [x29, #-72]
  413b84:	stp	q0, q1, [sp]
  413b88:	stp	q2, q3, [sp, #32]
  413b8c:	stp	q4, q5, [sp, #64]
  413b90:	stp	q6, q7, [sp, #96]
  413b94:	cbz	x0, 413c64 <ferror@plt+0xfc34>
  413b98:	mov	x8, #0xffffffffffffffc8    	// #-56
  413b9c:	mov	x10, sp
  413ba0:	sub	x11, x29, #0x78
  413ba4:	movk	x8, #0xff80, lsl #32
  413ba8:	add	x9, x29, #0x30
  413bac:	add	x10, x10, #0x80
  413bb0:	add	x11, x11, #0x38
  413bb4:	stp	x10, x8, [x29, #-16]
  413bb8:	stp	x9, x11, [x29, #-32]
  413bbc:	ldp	q0, q1, [x29, #-32]
  413bc0:	sub	x1, x29, #0x40
  413bc4:	stp	q0, q1, [x29, #-64]
  413bc8:	bl	41c1a8 <ferror@plt+0x18178>
  413bcc:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  413bd0:	add	x20, x20, #0xc90
  413bd4:	mov	x19, x0
  413bd8:	mov	x0, x20
  413bdc:	bl	42a994 <ferror@plt+0x26964>
  413be0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  413be4:	ldr	x21, [x8, #3296]
  413be8:	mov	x0, x20
  413bec:	bl	42aa50 <ferror@plt+0x26a20>
  413bf0:	cbz	x21, 413c00 <ferror@plt+0xfbd0>
  413bf4:	mov	x0, x19
  413bf8:	blr	x21
  413bfc:	b	413c48 <ferror@plt+0xfc18>
  413c00:	sub	x0, x29, #0x40
  413c04:	bl	42f5a0 <ferror@plt+0x2b570>
  413c08:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  413c0c:	cbz	w0, 413c20 <ferror@plt+0xfbf0>
  413c10:	ldr	x1, [x21, #2312]
  413c14:	mov	x0, x19
  413c18:	bl	403570 <fputs@plt>
  413c1c:	b	413c40 <ferror@plt+0xfc10>
  413c20:	ldur	x1, [x29, #-64]
  413c24:	mov	x0, x19
  413c28:	bl	4139a0 <ferror@plt+0xf970>
  413c2c:	ldr	x1, [x21, #2312]
  413c30:	mov	x20, x0
  413c34:	bl	403570 <fputs@plt>
  413c38:	mov	x0, x20
  413c3c:	bl	411d58 <ferror@plt+0xdd28>
  413c40:	ldr	x0, [x21, #2312]
  413c44:	bl	403d50 <fflush@plt>
  413c48:	mov	x0, x19
  413c4c:	bl	411d58 <ferror@plt+0xdd28>
  413c50:	ldp	x20, x19, [sp, #288]
  413c54:	ldp	x28, x21, [sp, #272]
  413c58:	ldp	x29, x30, [sp, #256]
  413c5c:	add	sp, sp, #0x130
  413c60:	ret
  413c64:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  413c68:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  413c6c:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  413c70:	adrp	x4, 436000 <ferror@plt+0x31fd0>
  413c74:	add	x0, x0, #0xa7f
  413c78:	add	x2, x2, #0xa52
  413c7c:	add	x3, x3, #0xbb3
  413c80:	add	x4, x4, #0xc32
  413c84:	mov	w1, #0x8                   	// #8
  413c88:	bl	4135a4 <ferror@plt+0xf574>
  413c8c:	b	413c50 <ferror@plt+0xfc20>
  413c90:	stp	x29, x30, [sp, #-48]!
  413c94:	stp	x20, x19, [sp, #32]
  413c98:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  413c9c:	add	x20, x20, #0xc90
  413ca0:	mov	x19, x0
  413ca4:	mov	x0, x20
  413ca8:	str	x21, [sp, #16]
  413cac:	mov	x29, sp
  413cb0:	bl	42a994 <ferror@plt+0x26964>
  413cb4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  413cb8:	ldr	x21, [x8, #3304]
  413cbc:	mov	x0, x20
  413cc0:	str	x19, [x8, #3304]
  413cc4:	bl	42aa50 <ferror@plt+0x26a20>
  413cc8:	mov	x0, x21
  413ccc:	ldp	x20, x19, [sp, #32]
  413cd0:	ldr	x21, [sp, #16]
  413cd4:	ldp	x29, x30, [sp], #48
  413cd8:	ret
  413cdc:	sub	sp, sp, #0x130
  413ce0:	stp	x29, x30, [sp, #256]
  413ce4:	add	x29, sp, #0x100
  413ce8:	stp	x28, x21, [sp, #272]
  413cec:	stp	x20, x19, [sp, #288]
  413cf0:	stp	x1, x2, [x29, #-120]
  413cf4:	stp	x3, x4, [x29, #-104]
  413cf8:	stp	x5, x6, [x29, #-88]
  413cfc:	stur	x7, [x29, #-72]
  413d00:	stp	q0, q1, [sp]
  413d04:	stp	q2, q3, [sp, #32]
  413d08:	stp	q4, q5, [sp, #64]
  413d0c:	stp	q6, q7, [sp, #96]
  413d10:	cbz	x0, 413de0 <ferror@plt+0xfdb0>
  413d14:	mov	x8, #0xffffffffffffffc8    	// #-56
  413d18:	mov	x10, sp
  413d1c:	sub	x11, x29, #0x78
  413d20:	movk	x8, #0xff80, lsl #32
  413d24:	add	x9, x29, #0x30
  413d28:	add	x10, x10, #0x80
  413d2c:	add	x11, x11, #0x38
  413d30:	stp	x10, x8, [x29, #-16]
  413d34:	stp	x9, x11, [x29, #-32]
  413d38:	ldp	q0, q1, [x29, #-32]
  413d3c:	sub	x1, x29, #0x40
  413d40:	stp	q0, q1, [x29, #-64]
  413d44:	bl	41c1a8 <ferror@plt+0x18178>
  413d48:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  413d4c:	add	x20, x20, #0xc90
  413d50:	mov	x19, x0
  413d54:	mov	x0, x20
  413d58:	bl	42a994 <ferror@plt+0x26964>
  413d5c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  413d60:	ldr	x21, [x8, #3304]
  413d64:	mov	x0, x20
  413d68:	bl	42aa50 <ferror@plt+0x26a20>
  413d6c:	cbz	x21, 413d94 <ferror@plt+0xfd64>
  413d70:	mov	x0, x19
  413d74:	blr	x21
  413d78:	mov	x0, x19
  413d7c:	bl	411d58 <ferror@plt+0xdd28>
  413d80:	ldp	x20, x19, [sp, #288]
  413d84:	ldp	x28, x21, [sp, #272]
  413d88:	ldp	x29, x30, [sp, #256]
  413d8c:	add	sp, sp, #0x130
  413d90:	ret
  413d94:	sub	x0, x29, #0x40
  413d98:	bl	42f5a0 <ferror@plt+0x2b570>
  413d9c:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  413da0:	cbnz	w0, 413dc8 <ferror@plt+0xfd98>
  413da4:	ldur	x1, [x29, #-64]
  413da8:	mov	x0, x19
  413dac:	bl	4139a0 <ferror@plt+0xf970>
  413db0:	ldr	x1, [x21, #2304]
  413db4:	mov	x20, x0
  413db8:	bl	403570 <fputs@plt>
  413dbc:	mov	x0, x20
  413dc0:	bl	411d58 <ferror@plt+0xdd28>
  413dc4:	b	413dd4 <ferror@plt+0xfda4>
  413dc8:	ldr	x1, [x21, #2304]
  413dcc:	mov	x0, x19
  413dd0:	bl	403570 <fputs@plt>
  413dd4:	ldr	x0, [x21, #2304]
  413dd8:	bl	403d50 <fflush@plt>
  413ddc:	b	413d78 <ferror@plt+0xfd48>
  413de0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  413de4:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  413de8:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  413dec:	adrp	x4, 436000 <ferror@plt+0x31fd0>
  413df0:	add	x0, x0, #0xa7f
  413df4:	add	x2, x2, #0xa52
  413df8:	add	x3, x3, #0xbd4
  413dfc:	add	x4, x4, #0xc32
  413e00:	mov	w1, #0x8                   	// #8
  413e04:	bl	4135a4 <ferror@plt+0xf574>
  413e08:	b	413d80 <ferror@plt+0xfd50>
  413e0c:	sub	sp, sp, #0x40
  413e10:	stp	x29, x30, [sp, #48]
  413e14:	ldp	q1, q0, [x1]
  413e18:	add	x29, sp, #0x30
  413e1c:	mov	x2, x0
  413e20:	sub	x0, x29, #0x4
  413e24:	mov	x3, sp
  413e28:	mov	w1, #0x1                   	// #1
  413e2c:	stp	q1, q0, [sp]
  413e30:	bl	403ea0 <vsnprintf@plt>
  413e34:	ldp	x29, x30, [sp, #48]
  413e38:	add	w8, w0, #0x1
  413e3c:	sxtw	x0, w8
  413e40:	add	sp, sp, #0x40
  413e44:	ret
  413e48:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  413e4c:	mov	w9, #0x1                   	// #1
  413e50:	strb	w9, [x8, #3208]
  413e54:	ret
  413e58:	stp	x29, x30, [sp, #-32]!
  413e5c:	str	x19, [sp, #16]
  413e60:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  413e64:	ldr	w0, [x19, #3324]
  413e68:	mov	x29, sp
  413e6c:	cbz	w0, 413e7c <ferror@plt+0xfe4c>
  413e70:	ldr	x19, [sp, #16]
  413e74:	ldp	x29, x30, [sp], #32
  413e78:	ret
  413e7c:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  413e80:	add	x0, x0, #0xc70
  413e84:	bl	417590 <ferror@plt+0x13560>
  413e88:	str	w0, [x19, #3324]
  413e8c:	b	413e70 <ferror@plt+0xfe40>
  413e90:	stp	x29, x30, [sp, #-32]!
  413e94:	stp	x20, x19, [sp, #16]
  413e98:	mov	x19, x0
  413e9c:	mov	w0, #0x58                  	// #88
  413ea0:	mov	x29, sp
  413ea4:	bl	411ca8 <ferror@plt+0xdc78>
  413ea8:	mov	x20, x0
  413eac:	mov	x0, x19
  413eb0:	bl	41c024 <ferror@plt+0x17ff4>
  413eb4:	ldrb	w8, [x20, #56]
  413eb8:	str	x0, [x20, #8]
  413ebc:	mov	x0, x20
  413ec0:	and	w8, w8, #0xfc
  413ec4:	orr	w8, w8, #0x1
  413ec8:	strb	w8, [x20, #56]
  413ecc:	ldp	x20, x19, [sp, #16]
  413ed0:	ldp	x29, x30, [sp], #32
  413ed4:	ret
  413ed8:	cbz	x0, 413f58 <ferror@plt+0xff28>
  413edc:	stp	x29, x30, [sp, #-32]!
  413ee0:	str	x19, [sp, #16]
  413ee4:	mov	x19, x0
  413ee8:	ldr	x0, [x0]
  413eec:	adrp	x1, 413000 <ferror@plt+0xefd0>
  413ef0:	add	x1, x1, #0xf74
  413ef4:	mov	x29, sp
  413ef8:	bl	40c760 <ferror@plt+0x8730>
  413efc:	ldr	x0, [x19, #64]
  413f00:	cbz	x0, 413f08 <ferror@plt+0xfed8>
  413f04:	bl	413f74 <ferror@plt+0xff44>
  413f08:	mov	x0, x19
  413f0c:	mov	w1, wzr
  413f10:	bl	413ff4 <ferror@plt+0xffc4>
  413f14:	mov	x0, x19
  413f18:	mov	w1, wzr
  413f1c:	bl	4140cc <ferror@plt+0x1009c>
  413f20:	ldr	x0, [x19, #8]
  413f24:	bl	411d58 <ferror@plt+0xdd28>
  413f28:	ldr	x0, [x19, #16]
  413f2c:	bl	411d58 <ferror@plt+0xdd28>
  413f30:	ldr	x0, [x19, #24]
  413f34:	bl	411d58 <ferror@plt+0xdd28>
  413f38:	ldr	x8, [x19, #40]
  413f3c:	cbz	x8, 413f48 <ferror@plt+0xff18>
  413f40:	ldr	x0, [x19, #48]
  413f44:	blr	x8
  413f48:	mov	x0, x19
  413f4c:	ldr	x19, [sp, #16]
  413f50:	ldp	x29, x30, [sp], #32
  413f54:	b	411d58 <ferror@plt+0xdd28>
  413f58:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  413f5c:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  413f60:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  413f64:	add	x0, x0, #0xa7f
  413f68:	add	x1, x1, #0xc8d
  413f6c:	add	x2, x2, #0x258
  413f70:	b	412a18 <ferror@plt+0xe9e8>
  413f74:	cbz	x0, 413fd8 <ferror@plt+0xffa8>
  413f78:	stp	x29, x30, [sp, #-32]!
  413f7c:	str	x19, [sp, #16]
  413f80:	mov	x19, x0
  413f84:	ldr	x0, [x0]
  413f88:	mov	x29, sp
  413f8c:	bl	411d58 <ferror@plt+0xdd28>
  413f90:	ldr	x0, [x19, #8]
  413f94:	bl	411d58 <ferror@plt+0xdd28>
  413f98:	ldr	x0, [x19, #16]
  413f9c:	bl	411d58 <ferror@plt+0xdd28>
  413fa0:	ldr	x0, [x19, #64]
  413fa4:	bl	411d58 <ferror@plt+0xdd28>
  413fa8:	ldr	x8, [x19, #24]
  413fac:	cbz	x8, 413fb8 <ferror@plt+0xff88>
  413fb0:	ldr	x0, [x19, #32]
  413fb4:	blr	x8
  413fb8:	ldr	x8, [x19, #48]
  413fbc:	cbz	x8, 413fc8 <ferror@plt+0xff98>
  413fc0:	ldr	x0, [x19, #56]
  413fc4:	blr	x8
  413fc8:	mov	x0, x19
  413fcc:	ldr	x19, [sp, #16]
  413fd0:	ldp	x29, x30, [sp], #32
  413fd4:	b	411d58 <ferror@plt+0xdd28>
  413fd8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  413fdc:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  413fe0:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  413fe4:	add	x0, x0, #0xa7f
  413fe8:	add	x1, x1, #0xa9
  413fec:	add	x2, x2, #0xe10
  413ff0:	b	412a18 <ferror@plt+0xe9e8>
  413ff4:	stp	x29, x30, [sp, #-64]!
  413ff8:	stp	x22, x21, [sp, #32]
  413ffc:	stp	x20, x19, [sp, #48]
  414000:	ldr	x22, [x0, #72]
  414004:	mov	x19, x0
  414008:	str	x23, [sp, #16]
  41400c:	mov	x29, sp
  414010:	cbz	x22, 414088 <ferror@plt+0x10058>
  414014:	adrp	x23, 43a000 <ferror@plt+0x35fd0>
  414018:	mov	w20, w1
  41401c:	add	x23, x23, #0xc5e
  414020:	ldr	x21, [x22]
  414024:	cbz	w20, 414070 <ferror@plt+0x10040>
  414028:	ldr	w8, [x21]
  41402c:	cmp	w8, #0x8
  414030:	b.hi	4140a8 <ferror@plt+0x10078>  // b.pmore
  414034:	adr	x9, 414044 <ferror@plt+0x10014>
  414038:	ldrb	w10, [x23, x8]
  41403c:	add	x9, x9, x10, lsl #2
  414040:	br	x9
  414044:	ldr	x0, [x21, #24]
  414048:	bl	411d58 <ferror@plt+0xdd28>
  41404c:	b	414058 <ferror@plt+0x10028>
  414050:	ldr	x0, [x21, #32]
  414054:	bl	41d828 <ferror@plt+0x197f8>
  414058:	ldp	x9, x8, [x21, #8]
  41405c:	str	x8, [x9]
  414060:	b	414070 <ferror@plt+0x10040>
  414064:	ldr	w8, [x21, #16]
  414068:	ldr	x9, [x21, #8]
  41406c:	str	w8, [x9]
  414070:	mov	x0, x21
  414074:	bl	411d58 <ferror@plt+0xdd28>
  414078:	ldr	x22, [x22, #8]
  41407c:	cbnz	x22, 414020 <ferror@plt+0xfff0>
  414080:	ldr	x0, [x19, #72]
  414084:	b	41408c <ferror@plt+0x1005c>
  414088:	mov	x0, xzr
  41408c:	bl	40c744 <ferror@plt+0x8714>
  414090:	str	xzr, [x19, #72]
  414094:	ldp	x20, x19, [sp, #48]
  414098:	ldp	x22, x21, [sp, #32]
  41409c:	ldr	x23, [sp, #16]
  4140a0:	ldp	x29, x30, [sp], #64
  4140a4:	ret
  4140a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4140ac:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4140b0:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  4140b4:	add	x0, x0, #0xa7f
  4140b8:	add	x1, x1, #0x55e
  4140bc:	add	x3, x3, #0x568
  4140c0:	mov	w2, #0x659                 	// #1625
  4140c4:	mov	x4, xzr
  4140c8:	bl	421e64 <ferror@plt+0x1de34>
  4140cc:	stp	x29, x30, [sp, #-64]!
  4140d0:	stp	x22, x21, [sp, #32]
  4140d4:	stp	x20, x19, [sp, #48]
  4140d8:	ldr	x22, [x0, #80]
  4140dc:	mov	x19, x0
  4140e0:	str	x23, [sp, #16]
  4140e4:	mov	x29, sp
  4140e8:	cbz	x22, 414144 <ferror@plt+0x10114>
  4140ec:	mov	w20, w1
  4140f0:	mov	w23, #0x2d                  	// #45
  4140f4:	ldr	x21, [x22]
  4140f8:	cbz	w20, 414124 <ferror@plt+0x100f4>
  4140fc:	ldp	x8, x9, [x21]
  414100:	cbz	x9, 414120 <ferror@plt+0x100f0>
  414104:	ldr	x8, [x8]
  414108:	strb	w23, [x8]
  41410c:	ldp	x8, x1, [x21]
  414110:	ldr	x8, [x8]
  414114:	add	x0, x8, #0x1
  414118:	bl	403d70 <strcpy@plt>
  41411c:	b	414124 <ferror@plt+0x100f4>
  414120:	str	xzr, [x8]
  414124:	ldr	x0, [x21, #8]
  414128:	bl	411d58 <ferror@plt+0xdd28>
  41412c:	mov	x0, x21
  414130:	bl	411d58 <ferror@plt+0xdd28>
  414134:	ldr	x22, [x22, #8]
  414138:	cbnz	x22, 4140f4 <ferror@plt+0x100c4>
  41413c:	ldr	x0, [x19, #80]
  414140:	b	414148 <ferror@plt+0x10118>
  414144:	mov	x0, xzr
  414148:	bl	40c744 <ferror@plt+0x8714>
  41414c:	str	xzr, [x19, #80]
  414150:	ldp	x20, x19, [sp, #48]
  414154:	ldp	x22, x21, [sp, #32]
  414158:	ldr	x23, [sp, #16]
  41415c:	ldp	x29, x30, [sp], #64
  414160:	ret
  414164:	cbz	x0, 414178 <ferror@plt+0x10148>
  414168:	ldrb	w8, [x0, #56]
  41416c:	bfxil	w8, w1, #0, #1
  414170:	strb	w8, [x0, #56]
  414174:	ret
  414178:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41417c:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414180:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  414184:	add	x0, x0, #0xa7f
  414188:	add	x1, x1, #0xcba
  41418c:	add	x2, x2, #0x258
  414190:	b	412a18 <ferror@plt+0xe9e8>
  414194:	stp	x29, x30, [sp, #-16]!
  414198:	mov	x29, sp
  41419c:	cbz	x0, 4141b0 <ferror@plt+0x10180>
  4141a0:	ldrb	w8, [x0, #56]
  4141a4:	and	w0, w8, #0x1
  4141a8:	ldp	x29, x30, [sp], #16
  4141ac:	ret
  4141b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4141b4:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  4141b8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4141bc:	add	x0, x0, #0xa7f
  4141c0:	add	x1, x1, #0xcfd
  4141c4:	add	x2, x2, #0x258
  4141c8:	bl	412a18 <ferror@plt+0xe9e8>
  4141cc:	mov	w0, wzr
  4141d0:	b	4141a8 <ferror@plt+0x10178>
  4141d4:	cbz	x0, 4141f0 <ferror@plt+0x101c0>
  4141d8:	ldrb	w8, [x0, #56]
  4141dc:	ubfiz	w9, w1, #1, #1
  4141e0:	and	w8, w8, #0xfffffffd
  4141e4:	orr	w8, w8, w9
  4141e8:	strb	w8, [x0, #56]
  4141ec:	ret
  4141f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4141f4:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  4141f8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4141fc:	add	x0, x0, #0xa7f
  414200:	add	x1, x1, #0xd3a
  414204:	add	x2, x2, #0x258
  414208:	b	412a18 <ferror@plt+0xe9e8>
  41420c:	stp	x29, x30, [sp, #-16]!
  414210:	mov	x29, sp
  414214:	cbz	x0, 414228 <ferror@plt+0x101f8>
  414218:	ldrb	w8, [x0, #56]
  41421c:	ubfx	w0, w8, #1, #1
  414220:	ldp	x29, x30, [sp], #16
  414224:	ret
  414228:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41422c:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414230:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  414234:	add	x0, x0, #0xa7f
  414238:	add	x1, x1, #0xd87
  41423c:	add	x2, x2, #0x258
  414240:	bl	412a18 <ferror@plt+0xe9e8>
  414244:	mov	w0, wzr
  414248:	b	414220 <ferror@plt+0x101f0>
  41424c:	stp	x29, x30, [sp, #-64]!
  414250:	str	x23, [sp, #16]
  414254:	stp	x22, x21, [sp, #32]
  414258:	stp	x20, x19, [sp, #48]
  41425c:	mov	x29, sp
  414260:	cbz	x0, 414304 <ferror@plt+0x102d4>
  414264:	mov	x20, x1
  414268:	cbz	x1, 414320 <ferror@plt+0x102f0>
  41426c:	ldr	x21, [x20]
  414270:	cbz	x21, 41433c <ferror@plt+0x1030c>
  414274:	ldr	x8, [x20, #8]
  414278:	cbz	x8, 414358 <ferror@plt+0x10328>
  41427c:	ldr	x8, [x20, #16]
  414280:	cbz	x8, 414374 <ferror@plt+0x10344>
  414284:	ldr	x23, [x0]
  414288:	mov	x19, x0
  41428c:	cbz	x23, 4142e0 <ferror@plt+0x102b0>
  414290:	adrp	x22, 43a000 <ferror@plt+0x35fd0>
  414294:	add	x22, x22, #0xe6d
  414298:	ldr	x8, [x23]
  41429c:	ldr	x1, [x8]
  4142a0:	cbz	x21, 4142d0 <ferror@plt+0x102a0>
  4142a4:	cbz	x1, 4142c0 <ferror@plt+0x10290>
  4142a8:	mov	x0, x21
  4142ac:	bl	403b70 <strcmp@plt>
  4142b0:	cbnz	w0, 4142c0 <ferror@plt+0x10290>
  4142b4:	mov	x0, x22
  4142b8:	mov	x1, x21
  4142bc:	bl	4143a0 <ferror@plt+0x10370>
  4142c0:	ldr	x23, [x23, #8]
  4142c4:	cbz	x23, 4142d8 <ferror@plt+0x102a8>
  4142c8:	ldr	x21, [x20]
  4142cc:	b	414298 <ferror@plt+0x10268>
  4142d0:	cbnz	x1, 4142c0 <ferror@plt+0x10290>
  4142d4:	b	4142b4 <ferror@plt+0x10284>
  4142d8:	ldr	x0, [x19]
  4142dc:	b	4142e4 <ferror@plt+0x102b4>
  4142e0:	mov	x0, xzr
  4142e4:	mov	x1, x20
  4142e8:	bl	40c7f0 <ferror@plt+0x87c0>
  4142ec:	str	x0, [x19]
  4142f0:	ldp	x20, x19, [sp, #48]
  4142f4:	ldp	x22, x21, [sp, #32]
  4142f8:	ldr	x23, [sp, #16]
  4142fc:	ldp	x29, x30, [sp], #64
  414300:	ret
  414304:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  414308:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  41430c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  414310:	add	x0, x0, #0xa7f
  414314:	add	x1, x1, #0xdce
  414318:	add	x2, x2, #0x258
  41431c:	b	41438c <ferror@plt+0x1035c>
  414320:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  414324:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414328:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  41432c:	add	x0, x0, #0xa7f
  414330:	add	x1, x1, #0xdce
  414334:	add	x2, x2, #0xe10
  414338:	b	41438c <ferror@plt+0x1035c>
  41433c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  414340:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414344:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  414348:	add	x0, x0, #0xa7f
  41434c:	add	x1, x1, #0xdce
  414350:	add	x2, x2, #0xe1e
  414354:	b	41438c <ferror@plt+0x1035c>
  414358:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41435c:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414360:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  414364:	add	x0, x0, #0xa7f
  414368:	add	x1, x1, #0xdce
  41436c:	add	x2, x2, #0xe32
  414370:	b	41438c <ferror@plt+0x1035c>
  414374:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  414378:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  41437c:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  414380:	add	x0, x0, #0xa7f
  414384:	add	x1, x1, #0xdce
  414388:	add	x2, x2, #0xe4d
  41438c:	ldp	x20, x19, [sp, #48]
  414390:	ldp	x22, x21, [sp, #32]
  414394:	ldr	x23, [sp, #16]
  414398:	ldp	x29, x30, [sp], #64
  41439c:	b	412a18 <ferror@plt+0xe9e8>
  4143a0:	sub	sp, sp, #0x120
  4143a4:	stp	x29, x30, [sp, #256]
  4143a8:	add	x29, sp, #0x100
  4143ac:	mov	x9, #0xffffffffffffffc8    	// #-56
  4143b0:	mov	x10, sp
  4143b4:	sub	x11, x29, #0x78
  4143b8:	movk	x9, #0xff80, lsl #32
  4143bc:	add	x12, x29, #0x20
  4143c0:	add	x10, x10, #0x80
  4143c4:	add	x11, x11, #0x38
  4143c8:	stp	x10, x9, [x29, #-16]
  4143cc:	stp	x12, x11, [x29, #-32]
  4143d0:	stp	x1, x2, [x29, #-120]
  4143d4:	stp	x3, x4, [x29, #-104]
  4143d8:	stp	x5, x6, [x29, #-88]
  4143dc:	stur	x7, [x29, #-72]
  4143e0:	stp	q0, q1, [sp]
  4143e4:	ldp	q0, q1, [x29, #-32]
  4143e8:	mov	x8, x0
  4143ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4143f0:	add	x0, x0, #0xa7f
  4143f4:	sub	x3, x29, #0x40
  4143f8:	mov	w1, #0x10                  	// #16
  4143fc:	mov	x2, x8
  414400:	str	x28, [sp, #272]
  414404:	stp	q2, q3, [sp, #32]
  414408:	stp	q4, q5, [sp, #64]
  41440c:	stp	q6, q7, [sp, #96]
  414410:	stp	q0, q1, [x29, #-64]
  414414:	bl	412c74 <ferror@plt+0xec44>
  414418:	ldr	x28, [sp, #272]
  41441c:	ldp	x29, x30, [sp, #256]
  414420:	add	sp, sp, #0x120
  414424:	ret
  414428:	cbz	x0, 41444c <ferror@plt+0x1041c>
  41442c:	cbz	x1, 414468 <ferror@plt+0x10438>
  414430:	ldr	x8, [x0, #64]
  414434:	cbz	x8, 414444 <ferror@plt+0x10414>
  414438:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  41443c:	add	x0, x0, #0xeee
  414440:	b	4143a0 <ferror@plt+0x10370>
  414444:	str	x1, [x0, #64]
  414448:	ret
  41444c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  414450:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414454:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  414458:	add	x0, x0, #0xa7f
  41445c:	add	x1, x1, #0xea7
  414460:	add	x2, x2, #0x258
  414464:	b	412a18 <ferror@plt+0xe9e8>
  414468:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41446c:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414470:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  414474:	add	x0, x0, #0xa7f
  414478:	add	x1, x1, #0xea7
  41447c:	add	x2, x2, #0xe10
  414480:	b	412a18 <ferror@plt+0xe9e8>
  414484:	stp	x29, x30, [sp, #-16]!
  414488:	mov	x29, sp
  41448c:	cbz	x0, 41449c <ferror@plt+0x1046c>
  414490:	ldr	x0, [x0, #64]
  414494:	ldp	x29, x30, [sp], #16
  414498:	ret
  41449c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4144a0:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  4144a4:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4144a8:	add	x0, x0, #0xa7f
  4144ac:	add	x1, x1, #0xf1b
  4144b0:	add	x2, x2, #0x258
  4144b4:	bl	412a18 <ferror@plt+0xe9e8>
  4144b8:	mov	x0, xzr
  4144bc:	b	414494 <ferror@plt+0x10464>
  4144c0:	cbz	x1, 414520 <ferror@plt+0x104f0>
  4144c4:	stp	x29, x30, [sp, #-48]!
  4144c8:	stp	x20, x19, [sp, #32]
  4144cc:	mov	x20, x0
  4144d0:	ldr	x0, [x0, #64]
  4144d4:	str	x21, [sp, #16]
  4144d8:	mov	x19, x2
  4144dc:	mov	x21, x1
  4144e0:	mov	x29, sp
  4144e4:	cbnz	x0, 414500 <ferror@plt+0x104d0>
  4144e8:	mov	x1, xzr
  4144ec:	mov	x2, xzr
  4144f0:	mov	x3, xzr
  4144f4:	mov	x4, xzr
  4144f8:	bl	41453c <ferror@plt+0x1050c>
  4144fc:	str	x0, [x20, #64]
  414500:	mov	x1, x21
  414504:	bl	4145b0 <ferror@plt+0x10580>
  414508:	ldr	x0, [x20, #64]
  41450c:	mov	x1, x19
  414510:	ldp	x20, x19, [sp, #32]
  414514:	ldr	x21, [sp, #16]
  414518:	ldp	x29, x30, [sp], #48
  41451c:	b	41477c <ferror@plt+0x1074c>
  414520:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  414524:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414528:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  41452c:	add	x0, x0, #0xa7f
  414530:	add	x1, x1, #0xf5b
  414534:	add	x2, x2, #0xfb9
  414538:	b	412a18 <ferror@plt+0xe9e8>
  41453c:	stp	x29, x30, [sp, #-64]!
  414540:	stp	x24, x23, [sp, #16]
  414544:	mov	x23, x0
  414548:	mov	w0, #0x68                  	// #104
  41454c:	stp	x22, x21, [sp, #32]
  414550:	stp	x20, x19, [sp, #48]
  414554:	mov	x29, sp
  414558:	mov	x19, x4
  41455c:	mov	x20, x3
  414560:	mov	x21, x2
  414564:	mov	x22, x1
  414568:	bl	411ca8 <ferror@plt+0xdc78>
  41456c:	mov	x24, x0
  414570:	mov	x0, x23
  414574:	bl	41c024 <ferror@plt+0x17ff4>
  414578:	str	x0, [x24]
  41457c:	mov	x0, x22
  414580:	bl	41c024 <ferror@plt+0x17ff4>
  414584:	str	x0, [x24, #8]
  414588:	mov	x0, x21
  41458c:	bl	41c024 <ferror@plt+0x17ff4>
  414590:	stp	x19, x20, [x24, #24]
  414594:	str	x0, [x24, #16]
  414598:	mov	x0, x24
  41459c:	ldp	x20, x19, [sp, #48]
  4145a0:	ldp	x22, x21, [sp, #32]
  4145a4:	ldp	x24, x23, [sp, #16]
  4145a8:	ldp	x29, x30, [sp], #64
  4145ac:	ret
  4145b0:	cbz	x1, 414760 <ferror@plt+0x10730>
  4145b4:	stp	x29, x30, [sp, #-96]!
  4145b8:	stp	x24, x23, [sp, #48]
  4145bc:	stp	x20, x19, [sp, #80]
  4145c0:	mov	x20, x1
  4145c4:	mov	x19, x0
  4145c8:	mov	w23, #0x1                   	// #1
  4145cc:	mov	x8, x1
  4145d0:	str	x27, [sp, #16]
  4145d4:	stp	x26, x25, [sp, #32]
  4145d8:	stp	x22, x21, [sp, #64]
  4145dc:	mov	x29, sp
  4145e0:	ldr	x9, [x8], #48
  4145e4:	sub	x23, x23, #0x1
  4145e8:	cbnz	x9, 4145e0 <ferror@plt+0x105b0>
  4145ec:	ldr	w8, [x19, #72]
  4145f0:	ldr	x0, [x19, #64]
  4145f4:	mov	w2, #0x30                  	// #48
  4145f8:	neg	w21, w23
  4145fc:	sub	w8, w8, w23
  414600:	sxtw	x1, w8
  414604:	mov	w22, #0x30                  	// #48
  414608:	bl	411ef4 <ferror@plt+0xdec4>
  41460c:	ldrsw	x8, [x19, #72]
  414610:	str	x0, [x19, #64]
  414614:	umull	x2, w21, w22
  414618:	mov	x1, x20
  41461c:	madd	x0, x8, x22, x0
  414620:	bl	4034e0 <memcpy@plt>
  414624:	ldr	w8, [x19, #72]
  414628:	cbz	w23, 41473c <ferror@plt+0x1070c>
  41462c:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  414630:	sxtw	x24, w8
  414634:	ldr	x8, [x19, #64]
  414638:	ldr	x27, [x9, #2272]
  41463c:	mov	w25, #0x8                   	// #8
  414640:	add	x9, x24, x24, lsl #1
  414644:	adrp	x20, 43b000 <ferror@plt+0x36fd0>
  414648:	adrp	x21, 43b000 <ferror@plt+0x36fd0>
  41464c:	adrp	x22, 43b000 <ferror@plt+0x36fd0>
  414650:	neg	x26, x23
  414654:	bfi	x25, x9, #4, #60
  414658:	add	x20, x20, #0x1ad
  41465c:	add	x21, x21, #0x15f
  414660:	add	x22, x22, #0x118
  414664:	ldrb	w1, [x8, x25]
  414668:	cbz	w1, 41469c <ferror@plt+0x1066c>
  41466c:	cmp	w1, #0x2d
  414670:	b.eq	41467c <ferror@plt+0x1064c>  // b.none
  414674:	ldrh	w9, [x27, w1, uxtw #1]
  414678:	tbnz	w9, #6, 41469c <ferror@plt+0x1066c>
  41467c:	add	x8, x8, x25
  414680:	ldr	x3, [x19]
  414684:	ldur	x4, [x8, #-8]
  414688:	mov	x0, x22
  41468c:	mov	w2, w1
  414690:	bl	4143a0 <ferror@plt+0x10370>
  414694:	ldr	x8, [x19, #64]
  414698:	strb	wzr, [x8, x25]
  41469c:	add	x9, x8, x25
  4146a0:	ldr	w1, [x9, #8]
  4146a4:	cbz	w1, 4146d8 <ferror@plt+0x106a8>
  4146a8:	ldrb	w9, [x9, #4]
  4146ac:	tbz	w9, #2, 4146d8 <ferror@plt+0x106a8>
  4146b0:	add	x8, x8, x25
  4146b4:	ldr	x2, [x19]
  4146b8:	ldur	x3, [x8, #-8]
  4146bc:	mov	x0, x21
  4146c0:	bl	4143a0 <ferror@plt+0x10370>
  4146c4:	ldr	x8, [x19, #64]
  4146c8:	add	x9, x8, x25
  4146cc:	ldr	w10, [x9, #4]
  4146d0:	and	w10, w10, #0xfffffffb
  4146d4:	str	w10, [x9, #4]
  4146d8:	add	x9, x8, x25
  4146dc:	ldr	w2, [x9, #8]
  4146e0:	cmp	w2, #0x3
  4146e4:	b.eq	41471c <ferror@plt+0x106ec>  // b.none
  4146e8:	ldr	w1, [x9, #4]
  4146ec:	tst	w1, #0x38
  4146f0:	b.eq	41471c <ferror@plt+0x106ec>  // b.none
  4146f4:	add	x8, x8, x25
  4146f8:	ldr	x3, [x19]
  4146fc:	ldur	x4, [x8, #-8]
  414700:	mov	x0, x20
  414704:	bl	4143a0 <ferror@plt+0x10370>
  414708:	ldr	x8, [x19, #64]
  41470c:	add	x9, x8, x25
  414710:	ldr	w10, [x9, #4]
  414714:	and	w10, w10, #0xffffffc7
  414718:	str	w10, [x9, #4]
  41471c:	ldr	w9, [x19, #72]
  414720:	add	x24, x24, #0x1
  414724:	add	x25, x25, #0x30
  414728:	add	w10, w26, w9
  41472c:	cmp	x24, w10, sxtw
  414730:	b.lt	414664 <ferror@plt+0x10634>  // b.tstop
  414734:	sub	w8, w9, w23
  414738:	b	414740 <ferror@plt+0x10710>
  41473c:	sub	x8, x8, x23
  414740:	str	w8, [x19, #72]
  414744:	ldp	x20, x19, [sp, #80]
  414748:	ldp	x22, x21, [sp, #64]
  41474c:	ldp	x24, x23, [sp, #48]
  414750:	ldp	x26, x25, [sp, #32]
  414754:	ldr	x27, [sp, #16]
  414758:	ldp	x29, x30, [sp], #96
  41475c:	ret
  414760:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  414764:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  414768:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  41476c:	add	x0, x0, #0xa7f
  414770:	add	x1, x1, #0xd2
  414774:	add	x2, x2, #0xfb9
  414778:	b	412a18 <ferror@plt+0xe9e8>
  41477c:	cbz	x0, 4147bc <ferror@plt+0x1078c>
  414780:	stp	x29, x30, [sp, #-32]!
  414784:	str	x19, [sp, #16]
  414788:	mov	x19, x0
  41478c:	mov	x0, x1
  414790:	mov	x29, sp
  414794:	bl	41c024 <ferror@plt+0x17ff4>
  414798:	mov	x2, x0
  41479c:	mov	x0, x19
  4147a0:	ldr	x19, [sp, #16]
  4147a4:	adrp	x1, 416000 <ferror@plt+0x11fd0>
  4147a8:	adrp	x3, 411000 <ferror@plt+0xcfd0>
  4147ac:	add	x1, x1, #0x39c
  4147b0:	add	x3, x3, #0xd58
  4147b4:	ldp	x29, x30, [sp], #32
  4147b8:	b	416334 <ferror@plt+0x12304>
  4147bc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4147c0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4147c4:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  4147c8:	add	x0, x0, #0xa7f
  4147cc:	add	x1, x1, #0x318
  4147d0:	add	x2, x2, #0xe10
  4147d4:	b	412a18 <ferror@plt+0xe9e8>
  4147d8:	stp	x29, x30, [sp, #-96]!
  4147dc:	stp	x28, x27, [sp, #16]
  4147e0:	stp	x26, x25, [sp, #32]
  4147e4:	stp	x24, x23, [sp, #48]
  4147e8:	stp	x22, x21, [sp, #64]
  4147ec:	stp	x20, x19, [sp, #80]
  4147f0:	mov	x29, sp
  4147f4:	sub	sp, sp, #0x430
  4147f8:	mov	x27, x0
  4147fc:	mov	w0, #0x400                 	// #1024
  414800:	mov	x19, x2
  414804:	mov	w28, w1
  414808:	bl	41e0fc <ferror@plt+0x1a0cc>
  41480c:	ldr	x8, [x27, #64]
  414810:	mov	x26, x0
  414814:	cbz	x8, 414848 <ferror@plt+0x10818>
  414818:	ldrsw	x9, [x8, #72]
  41481c:	cmp	w9, #0x1
  414820:	b.lt	414848 <ferror@plt+0x10818>  // b.tstop
  414824:	ldr	x10, [x8, #64]
  414828:	mov	x11, xzr
  41482c:	ldr	x12, [x10]
  414830:	ldrb	w12, [x12]
  414834:	cbz	w12, 414ea4 <ferror@plt+0x10e74>
  414838:	add	x11, x11, #0x1
  41483c:	cmp	x11, x9
  414840:	add	x10, x10, #0x30
  414844:	b.lt	41482c <ferror@plt+0x107fc>  // b.tstop
  414848:	mov	x23, xzr
  41484c:	bl	428e38 <ferror@plt+0x24e08>
  414850:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414854:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  414858:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  41485c:	mov	x3, x0
  414860:	add	x1, x1, #0xfc9
  414864:	add	x2, x2, #0xfd4
  414868:	add	x4, x4, #0xfdb
  41486c:	mov	x0, x26
  414870:	bl	41f5c4 <ferror@plt+0x1b594>
  414874:	cbz	x23, 414894 <ferror@plt+0x10864>
  414878:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  41487c:	add	x1, x1, #0xb7b
  414880:	mov	x0, x26
  414884:	bl	41e570 <ferror@plt+0x1a540>
  414888:	mov	x0, x26
  41488c:	mov	x1, x23
  414890:	bl	41e570 <ferror@plt+0x1a540>
  414894:	ldr	x8, [x27, #8]
  414898:	cbz	x8, 4148d4 <ferror@plt+0x108a4>
  41489c:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  4148a0:	add	x1, x1, #0xb7b
  4148a4:	mov	x0, x26
  4148a8:	bl	41e570 <ferror@plt+0x1a540>
  4148ac:	ldr	x9, [x27, #32]
  4148b0:	ldr	x8, [x27, #8]
  4148b4:	cbz	x9, 4148c8 <ferror@plt+0x10898>
  4148b8:	ldr	x1, [x27, #48]
  4148bc:	mov	x0, x8
  4148c0:	blr	x9
  4148c4:	mov	x8, x0
  4148c8:	mov	x0, x26
  4148cc:	mov	x1, x8
  4148d0:	bl	41e570 <ferror@plt+0x1a540>
  4148d4:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  4148d8:	add	x1, x1, #0xfe7
  4148dc:	mov	x0, x26
  4148e0:	bl	41e570 <ferror@plt+0x1a540>
  4148e4:	ldr	x8, [x27, #16]
  4148e8:	cbz	x8, 414920 <ferror@plt+0x108f0>
  4148ec:	ldr	x9, [x27, #32]
  4148f0:	cbz	x9, 414904 <ferror@plt+0x108d4>
  4148f4:	ldr	x1, [x27, #48]
  4148f8:	mov	x0, x8
  4148fc:	blr	x9
  414900:	mov	x8, x0
  414904:	mov	x0, x26
  414908:	mov	x1, x8
  41490c:	bl	41e570 <ferror@plt+0x1a540>
  414910:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414914:	add	x1, x1, #0xfe7
  414918:	mov	x0, x26
  41491c:	bl	41e570 <ferror@plt+0x1a540>
  414920:	add	x0, sp, #0x28
  414924:	mov	w2, #0x400                 	// #1024
  414928:	mov	w1, wzr
  41492c:	str	x19, [sp, #8]
  414930:	bl	403900 <memset@plt>
  414934:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  414938:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  41493c:	add	x0, x0, #0x638
  414940:	add	x1, x1, #0x61c
  414944:	bl	40b07c <ferror@plt+0x704c>
  414948:	adrp	x3, 411000 <ferror@plt+0xcfd0>
  41494c:	mov	x24, x0
  414950:	add	x3, x3, #0xd58
  414954:	mov	x0, xzr
  414958:	mov	x1, xzr
  41495c:	mov	x2, xzr
  414960:	bl	40b088 <ferror@plt+0x7058>
  414964:	ldr	x8, [x27, #64]
  414968:	str	x0, [sp, #32]
  41496c:	cbz	x8, 4149d4 <ferror@plt+0x109a4>
  414970:	ldr	w9, [x8, #72]
  414974:	cmp	w9, #0x1
  414978:	b.lt	4149d4 <ferror@plt+0x109a4>  // b.tstop
  41497c:	mov	x19, xzr
  414980:	mov	x20, xzr
  414984:	add	x21, sp, #0x28
  414988:	mov	w22, #0x1                   	// #1
  41498c:	ldr	x8, [x8, #64]
  414990:	mov	x0, x24
  414994:	add	x25, x8, x19
  414998:	ldr	x1, [x25]
  41499c:	mov	x2, x25
  4149a0:	bl	40bafc <ferror@plt+0x7acc>
  4149a4:	ldrb	w8, [x25, #8]
  4149a8:	ldr	w9, [x21, x8, lsl #2]
  4149ac:	cbz	w9, 4149b8 <ferror@plt+0x10988>
  4149b0:	strb	wzr, [x25, #8]
  4149b4:	b	4149bc <ferror@plt+0x1098c>
  4149b8:	str	w22, [x21, x8, lsl #2]
  4149bc:	ldr	x8, [x27, #64]
  4149c0:	add	x20, x20, #0x1
  4149c4:	add	x19, x19, #0x30
  4149c8:	ldrsw	x9, [x8, #72]
  4149cc:	cmp	x20, x9
  4149d0:	b.lt	41498c <ferror@plt+0x1095c>  // b.tstop
  4149d4:	stp	x26, x27, [sp, #16]
  4149d8:	ldr	x27, [x27]
  4149dc:	str	w28, [sp, #4]
  4149e0:	cbz	x27, 414a9c <ferror@plt+0x10a6c>
  4149e4:	adrp	x25, 43a000 <ferror@plt+0x35fd0>
  4149e8:	add	x28, sp, #0x28
  4149ec:	mov	w22, #0x1                   	// #1
  4149f0:	add	x25, x25, #0xfea
  4149f4:	ldr	x21, [x27]
  4149f8:	ldr	w8, [x21, #72]
  4149fc:	cmp	w8, #0x1
  414a00:	b.lt	414a94 <ferror@plt+0x10a64>  // b.tstop
  414a04:	mov	x20, xzr
  414a08:	mov	x19, xzr
  414a0c:	ldr	x23, [x21, #64]
  414a10:	mov	x0, x24
  414a14:	ldr	x1, [x23, x20]
  414a18:	bl	40b878 <ferror@plt+0x7848>
  414a1c:	cbz	x0, 414a4c <ferror@plt+0x10a1c>
  414a20:	add	x26, x23, x20
  414a24:	ldrb	w8, [x26, #12]
  414a28:	tbnz	w8, #6, 414a4c <ferror@plt+0x10a1c>
  414a2c:	ldr	x1, [x21]
  414a30:	ldr	x2, [x26]
  414a34:	mov	x0, x25
  414a38:	bl	41c1e4 <ferror@plt+0x181b4>
  414a3c:	mov	x2, x0
  414a40:	ldr	x0, [sp, #32]
  414a44:	mov	x1, x26
  414a48:	b	414a58 <ferror@plt+0x10a28>
  414a4c:	add	x2, x23, x20
  414a50:	ldr	x1, [x2]
  414a54:	mov	x0, x24
  414a58:	bl	40bafc <ferror@plt+0x7acc>
  414a5c:	add	x8, x23, x20
  414a60:	ldrb	w9, [x8, #8]
  414a64:	ldr	w10, [x28, x9, lsl #2]
  414a68:	cbz	w10, 414a7c <ferror@plt+0x10a4c>
  414a6c:	ldrb	w10, [x8, #12]
  414a70:	tbnz	w10, #6, 414a7c <ferror@plt+0x10a4c>
  414a74:	strb	wzr, [x8, #8]
  414a78:	b	414a80 <ferror@plt+0x10a50>
  414a7c:	str	w22, [x28, x9, lsl #2]
  414a80:	ldrsw	x8, [x21, #72]
  414a84:	add	x19, x19, #0x1
  414a88:	add	x20, x20, #0x30
  414a8c:	cmp	x19, x8
  414a90:	b.lt	414a0c <ferror@plt+0x109dc>  // b.tstop
  414a94:	ldr	x27, [x27, #8]
  414a98:	cbnz	x27, 4149f4 <ferror@plt+0x109c4>
  414a9c:	mov	x0, x24
  414aa0:	bl	40b7d4 <ferror@plt+0x77a4>
  414aa4:	ldr	x27, [sp, #24]
  414aa8:	ldr	x21, [sp, #8]
  414aac:	ldrb	w8, [x27, #56]
  414ab0:	ldr	x28, [x27]
  414ab4:	tbnz	w8, #0, 414ac0 <ferror@plt+0x10a90>
  414ab8:	mov	w25, wzr
  414abc:	b	414ae8 <ferror@plt+0x10ab8>
  414ac0:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  414ac4:	add	x0, x0, #0xff0
  414ac8:	bl	414f68 <ferror@plt+0x10f38>
  414acc:	mov	x25, x0
  414ad0:	cbz	x28, 414ae8 <ferror@plt+0x10ab8>
  414ad4:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  414ad8:	add	x0, x0, #0xffb
  414adc:	bl	414f68 <ferror@plt+0x10f38>
  414ae0:	cmp	w25, w0
  414ae4:	csel	w25, w25, w0, gt
  414ae8:	ldr	x0, [x27, #64]
  414aec:	cbz	x0, 414b00 <ferror@plt+0x10ad0>
  414af0:	ldr	x1, [sp, #32]
  414af4:	bl	41501c <ferror@plt+0x10fec>
  414af8:	cmp	w25, w0
  414afc:	csel	w25, w25, w0, gt
  414b00:	cbz	x28, 414b5c <ferror@plt+0x10b2c>
  414b04:	adrp	x24, 43b000 <ferror@plt+0x36fd0>
  414b08:	add	x24, x24, #0x6
  414b0c:	ldrb	w8, [x27, #56]
  414b10:	ldr	x26, [x28]
  414b14:	tbz	w8, #0, 414b40 <ferror@plt+0x10b10>
  414b18:	mov	x0, x24
  414b1c:	bl	414f68 <ferror@plt+0x10f38>
  414b20:	ldr	x8, [x26]
  414b24:	mov	x27, x0
  414b28:	mov	x0, x8
  414b2c:	bl	414f68 <ferror@plt+0x10f38>
  414b30:	add	w8, w0, w27
  414b34:	ldr	x27, [sp, #24]
  414b38:	cmp	w25, w8
  414b3c:	csel	w25, w25, w8, gt
  414b40:	ldr	x1, [sp, #32]
  414b44:	mov	x0, x26
  414b48:	bl	41501c <ferror@plt+0x10fec>
  414b4c:	ldr	x28, [x28, #8]
  414b50:	cmp	w25, w0
  414b54:	csel	w25, w25, w0, gt
  414b58:	cbnz	x28, 414b0c <ferror@plt+0x10adc>
  414b5c:	add	w24, w25, #0x4
  414b60:	cbz	x21, 414c20 <ferror@plt+0x10bf0>
  414b64:	mov	x0, x27
  414b68:	mov	x1, x21
  414b6c:	mov	w2, wzr
  414b70:	bl	41519c <ferror@plt+0x1116c>
  414b74:	ldr	x23, [sp, #16]
  414b78:	ldr	w28, [sp, #4]
  414b7c:	cbz	w0, 414c10 <ferror@plt+0x10be0>
  414b80:	ldr	x9, [x21, #40]
  414b84:	ldr	x8, [x21, #8]
  414b88:	cbz	x9, 414b9c <ferror@plt+0x10b6c>
  414b8c:	ldr	x1, [x21, #56]
  414b90:	mov	x0, x8
  414b94:	blr	x9
  414b98:	mov	x8, x0
  414b9c:	ldr	x22, [sp, #32]
  414ba0:	mov	x0, x23
  414ba4:	mov	x1, x8
  414ba8:	bl	41e570 <ferror@plt+0x1a540>
  414bac:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414bb0:	add	x1, x1, #0xfe8
  414bb4:	mov	x0, x23
  414bb8:	bl	41e570 <ferror@plt+0x1a540>
  414bbc:	ldr	w8, [x21, #72]
  414bc0:	cmp	w8, #0x1
  414bc4:	b.lt	414c00 <ferror@plt+0x10bd0>  // b.tstop
  414bc8:	mov	x19, xzr
  414bcc:	mov	x20, xzr
  414bd0:	ldr	x8, [x21, #64]
  414bd4:	mov	x0, x21
  414bd8:	mov	w1, w24
  414bdc:	mov	x3, x23
  414be0:	add	x2, x8, x19
  414be4:	mov	x4, x22
  414be8:	bl	415218 <ferror@plt+0x111e8>
  414bec:	ldrsw	x8, [x21, #72]
  414bf0:	add	x20, x20, #0x1
  414bf4:	add	x19, x19, #0x30
  414bf8:	cmp	x20, x8
  414bfc:	b.lt	414bd0 <ferror@plt+0x10ba0>  // b.tstop
  414c00:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414c04:	add	x1, x1, #0xfe8
  414c08:	mov	x0, x23
  414c0c:	bl	41e570 <ferror@plt+0x1a540>
  414c10:	ldr	x25, [sp, #32]
  414c14:	cbnz	w28, 414d20 <ferror@plt+0x10cf0>
  414c18:	cbnz	x21, 414e10 <ferror@plt+0x10de0>
  414c1c:	b	414d20 <ferror@plt+0x10cf0>
  414c20:	ldrb	w8, [x27, #56]
  414c24:	ldr	x23, [sp, #16]
  414c28:	tbz	w8, #0, 414d14 <ferror@plt+0x10ce4>
  414c2c:	ldr	x22, [x27]
  414c30:	mov	x0, x27
  414c34:	bl	415110 <ferror@plt+0x110e0>
  414c38:	cmp	w0, #0x0
  414c3c:	mov	w8, #0x3f                  	// #63
  414c40:	mov	w9, #0x68                  	// #104
  414c44:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  414c48:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  414c4c:	adrp	x5, 43a000 <ferror@plt+0x35fd0>
  414c50:	adrp	x6, 43b000 <ferror@plt+0x36fd0>
  414c54:	csel	w3, w9, w8, eq  // eq = none
  414c58:	add	x1, x1, #0xe
  414c5c:	add	x2, x2, #0x23
  414c60:	add	x5, x5, #0xff6
  414c64:	add	x6, x6, #0x31
  414c68:	mov	x0, x23
  414c6c:	mov	w4, w25
  414c70:	bl	41f5c4 <ferror@plt+0x1b594>
  414c74:	cbz	x22, 414d00 <ferror@plt+0x10cd0>
  414c78:	ldr	x0, [sp, #16]
  414c7c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  414c80:	adrp	x3, 43a000 <ferror@plt+0x35fd0>
  414c84:	adrp	x4, 43b000 <ferror@plt+0x36fd0>
  414c88:	add	x1, x1, #0x43
  414c8c:	add	x3, x3, #0xffd
  414c90:	add	x4, x4, #0x50
  414c94:	mov	w2, w24
  414c98:	bl	41f5c4 <ferror@plt+0x1b594>
  414c9c:	adrp	x26, 43b000 <ferror@plt+0x36fd0>
  414ca0:	sub	w25, w25, #0x1
  414ca4:	add	x26, x26, #0x66
  414ca8:	ldr	x28, [x22]
  414cac:	mov	x0, x27
  414cb0:	mov	w2, wzr
  414cb4:	mov	x1, x28
  414cb8:	bl	41519c <ferror@plt+0x1116c>
  414cbc:	cbz	w0, 414cf8 <ferror@plt+0x10cc8>
  414cc0:	ldr	x27, [x28]
  414cc4:	ldr	x8, [x28, #40]
  414cc8:	ldr	x4, [x28, #16]
  414ccc:	cbz	x8, 414ce0 <ferror@plt+0x10cb0>
  414cd0:	ldr	x1, [x28, #56]
  414cd4:	mov	x0, x4
  414cd8:	blr	x8
  414cdc:	mov	x4, x0
  414ce0:	ldr	x0, [sp, #16]
  414ce4:	mov	x1, x26
  414ce8:	mov	w2, w25
  414cec:	mov	x3, x27
  414cf0:	bl	41f5c4 <ferror@plt+0x1b594>
  414cf4:	ldr	x27, [sp, #24]
  414cf8:	ldr	x22, [x22, #8]
  414cfc:	cbnz	x22, 414ca8 <ferror@plt+0x10c78>
  414d00:	ldr	x23, [sp, #16]
  414d04:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414d08:	add	x1, x1, #0xfe8
  414d0c:	mov	x0, x23
  414d10:	bl	41e570 <ferror@plt+0x1a540>
  414d14:	ldr	w28, [sp, #4]
  414d18:	ldr	x25, [sp, #32]
  414d1c:	cbz	w28, 414ec4 <ferror@plt+0x10e94>
  414d20:	ldr	x1, [x27, #64]
  414d24:	mov	w2, #0x1                   	// #1
  414d28:	mov	x0, x27
  414d2c:	bl	41519c <ferror@plt+0x1116c>
  414d30:	ldr	x22, [x27]
  414d34:	cbz	w0, 414e7c <ferror@plt+0x10e4c>
  414d38:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  414d3c:	add	x1, x1, #0x78
  414d40:	mov	x0, x23
  414d44:	bl	41e570 <ferror@plt+0x1a540>
  414d48:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414d4c:	add	x1, x1, #0xfe8
  414d50:	mov	x0, x23
  414d54:	bl	41e570 <ferror@plt+0x1a540>
  414d58:	ldr	x0, [x27, #64]
  414d5c:	cbz	x0, 414da4 <ferror@plt+0x10d74>
  414d60:	ldr	w8, [x0, #72]
  414d64:	cmp	w8, #0x1
  414d68:	b.lt	414da4 <ferror@plt+0x10d74>  // b.tstop
  414d6c:	mov	x19, xzr
  414d70:	mov	x20, xzr
  414d74:	ldr	x8, [x0, #64]
  414d78:	mov	w1, w24
  414d7c:	mov	x3, x23
  414d80:	mov	x4, x25
  414d84:	add	x2, x8, x19
  414d88:	bl	415218 <ferror@plt+0x111e8>
  414d8c:	ldr	x0, [x27, #64]
  414d90:	add	x20, x20, #0x1
  414d94:	add	x19, x19, #0x30
  414d98:	ldrsw	x8, [x0, #72]
  414d9c:	cmp	x20, x8
  414da0:	b.lt	414d74 <ferror@plt+0x10d44>  // b.tstop
  414da4:	cbz	x22, 414e00 <ferror@plt+0x10dd0>
  414da8:	ldr	x21, [x22]
  414dac:	ldr	w8, [x21, #72]
  414db0:	cmp	w8, #0x1
  414db4:	b.lt	414df8 <ferror@plt+0x10dc8>  // b.tstop
  414db8:	mov	x19, xzr
  414dbc:	mov	x20, xzr
  414dc0:	ldr	x9, [x21, #64]
  414dc4:	add	x2, x9, x19
  414dc8:	ldrb	w9, [x2, #12]
  414dcc:	tbz	w9, #1, 414de8 <ferror@plt+0x10db8>
  414dd0:	mov	x0, x21
  414dd4:	mov	w1, w24
  414dd8:	mov	x3, x23
  414ddc:	mov	x4, x25
  414de0:	bl	415218 <ferror@plt+0x111e8>
  414de4:	ldr	w8, [x21, #72]
  414de8:	add	x20, x20, #0x1
  414dec:	cmp	x20, w8, sxtw
  414df0:	add	x19, x19, #0x30
  414df4:	b.lt	414dc0 <ferror@plt+0x10d90>  // b.tstop
  414df8:	ldr	x22, [x22, #8]
  414dfc:	cbnz	x22, 414da8 <ferror@plt+0x10d78>
  414e00:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414e04:	add	x1, x1, #0xfe8
  414e08:	mov	x0, x23
  414e0c:	bl	41e570 <ferror@plt+0x1a540>
  414e10:	ldr	x8, [x27, #24]
  414e14:	cbz	x8, 414e4c <ferror@plt+0x10e1c>
  414e18:	ldr	x9, [x27, #32]
  414e1c:	cbz	x9, 414e30 <ferror@plt+0x10e00>
  414e20:	ldr	x1, [x27, #48]
  414e24:	mov	x0, x8
  414e28:	blr	x9
  414e2c:	mov	x8, x0
  414e30:	mov	x0, x23
  414e34:	mov	x1, x8
  414e38:	bl	41e570 <ferror@plt+0x1a540>
  414e3c:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  414e40:	add	x1, x1, #0xfe8
  414e44:	mov	x0, x23
  414e48:	bl	41e570 <ferror@plt+0x1a540>
  414e4c:	mov	x0, x25
  414e50:	bl	40b7d4 <ferror@plt+0x77a4>
  414e54:	mov	x0, x23
  414e58:	mov	w1, wzr
  414e5c:	add	sp, sp, #0x430
  414e60:	ldp	x20, x19, [sp, #80]
  414e64:	ldp	x22, x21, [sp, #64]
  414e68:	ldp	x24, x23, [sp, #48]
  414e6c:	ldp	x26, x25, [sp, #32]
  414e70:	ldp	x28, x27, [sp, #16]
  414e74:	ldp	x29, x30, [sp], #96
  414e78:	b	41e358 <ferror@plt+0x1a328>
  414e7c:	cbz	x22, 414e10 <ferror@plt+0x10de0>
  414e80:	mov	x19, x22
  414e84:	ldr	x1, [x19]
  414e88:	mov	w2, #0x1                   	// #1
  414e8c:	mov	x0, x27
  414e90:	bl	41519c <ferror@plt+0x1116c>
  414e94:	cbnz	w0, 414d38 <ferror@plt+0x10d08>
  414e98:	ldr	x19, [x19, #8]
  414e9c:	cbnz	x19, 414e84 <ferror@plt+0x10e54>
  414ea0:	b	414e10 <ferror@plt+0x10de0>
  414ea4:	ldr	x9, [x8, #40]
  414ea8:	ldr	x23, [x10, #40]
  414eac:	cbz	x9, 41484c <ferror@plt+0x1081c>
  414eb0:	ldr	x1, [x8, #56]
  414eb4:	mov	x0, x23
  414eb8:	blr	x9
  414ebc:	mov	x23, x0
  414ec0:	b	41484c <ferror@plt+0x1081c>
  414ec4:	ldr	x22, [x27]
  414ec8:	cbz	x22, 414c10 <ferror@plt+0x10be0>
  414ecc:	adrp	x25, 43a000 <ferror@plt+0x35fd0>
  414ed0:	add	x25, x25, #0xfe8
  414ed4:	ldr	x26, [x22]
  414ed8:	mov	x0, x27
  414edc:	mov	w2, wzr
  414ee0:	mov	x1, x26
  414ee4:	bl	41519c <ferror@plt+0x1116c>
  414ee8:	cbz	w0, 414f5c <ferror@plt+0x10f2c>
  414eec:	ldr	x1, [x26, #8]
  414ef0:	mov	x0, x23
  414ef4:	bl	41e570 <ferror@plt+0x1a540>
  414ef8:	mov	x0, x23
  414efc:	mov	x1, x25
  414f00:	bl	41e570 <ferror@plt+0x1a540>
  414f04:	ldr	w8, [x26, #72]
  414f08:	cmp	w8, #0x1
  414f0c:	b.lt	414f50 <ferror@plt+0x10f20>  // b.tstop
  414f10:	mov	x19, xzr
  414f14:	mov	x20, xzr
  414f18:	ldr	x9, [x26, #64]
  414f1c:	add	x2, x9, x19
  414f20:	ldrb	w9, [x2, #12]
  414f24:	tbnz	w9, #1, 414f40 <ferror@plt+0x10f10>
  414f28:	ldr	x4, [sp, #32]
  414f2c:	mov	x0, x26
  414f30:	mov	w1, w24
  414f34:	mov	x3, x23
  414f38:	bl	415218 <ferror@plt+0x111e8>
  414f3c:	ldr	w8, [x26, #72]
  414f40:	add	x20, x20, #0x1
  414f44:	cmp	x20, w8, sxtw
  414f48:	add	x19, x19, #0x30
  414f4c:	b.lt	414f18 <ferror@plt+0x10ee8>  // b.tstop
  414f50:	mov	x0, x23
  414f54:	mov	x1, x25
  414f58:	bl	41e570 <ferror@plt+0x1a540>
  414f5c:	ldr	x22, [x22, #8]
  414f60:	cbnz	x22, 414ed4 <ferror@plt+0x10ea4>
  414f64:	b	414c10 <ferror@plt+0x10be0>
  414f68:	stp	x29, x30, [sp, #-64]!
  414f6c:	stp	x24, x23, [sp, #16]
  414f70:	stp	x22, x21, [sp, #32]
  414f74:	stp	x20, x19, [sp, #48]
  414f78:	mov	x29, sp
  414f7c:	cbz	x0, 414fe4 <ferror@plt+0x10fb4>
  414f80:	ldrb	w23, [x0]
  414f84:	mov	x19, x0
  414f88:	cbz	w23, 415000 <ferror@plt+0x10fd0>
  414f8c:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  414f90:	ldr	x22, [x8, #2328]
  414f94:	mov	x20, xzr
  414f98:	mov	w24, #0x1                   	// #1
  414f9c:	mov	x0, x19
  414fa0:	bl	4262ec <ferror@plt+0x222bc>
  414fa4:	mov	w21, w0
  414fa8:	bl	424acc <ferror@plt+0x20a9c>
  414fac:	cbnz	w0, 414fdc <ferror@plt+0x10fac>
  414fb0:	mov	w0, w21
  414fb4:	bl	424b8c <ferror@plt+0x20b5c>
  414fb8:	cmp	w0, #0x0
  414fbc:	cinc	x8, x24, ne  // ne = any
  414fc0:	and	x9, x23, #0xff
  414fc4:	ldrb	w9, [x22, x9]
  414fc8:	add	x20, x8, x20
  414fcc:	add	x19, x19, x9
  414fd0:	ldrb	w23, [x19]
  414fd4:	cbnz	w23, 414f9c <ferror@plt+0x10f6c>
  414fd8:	b	415004 <ferror@plt+0x10fd4>
  414fdc:	mov	x8, xzr
  414fe0:	b	414fc0 <ferror@plt+0x10f90>
  414fe4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  414fe8:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  414fec:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  414ff0:	add	x0, x0, #0xa7f
  414ff4:	add	x1, x1, #0x51b
  414ff8:	add	x2, x2, #0xb4d
  414ffc:	bl	412a18 <ferror@plt+0xe9e8>
  415000:	mov	x20, xzr
  415004:	mov	x0, x20
  415008:	ldp	x20, x19, [sp, #48]
  41500c:	ldp	x22, x21, [sp, #32]
  415010:	ldp	x24, x23, [sp, #16]
  415014:	ldp	x29, x30, [sp], #64
  415018:	ret
  41501c:	stp	x29, x30, [sp, #-80]!
  415020:	stp	x26, x25, [sp, #16]
  415024:	stp	x24, x23, [sp, #32]
  415028:	stp	x22, x21, [sp, #48]
  41502c:	stp	x20, x19, [sp, #64]
  415030:	ldr	w8, [x0, #72]
  415034:	mov	x29, sp
  415038:	cmp	w8, #0x1
  41503c:	b.lt	4150f0 <ferror@plt+0x110c0>  // b.tstop
  415040:	mov	x19, x0
  415044:	mov	x20, x1
  415048:	mov	x23, xzr
  41504c:	mov	x24, xzr
  415050:	mov	w21, wzr
  415054:	ldr	x26, [x19, #64]
  415058:	add	x22, x26, x23
  41505c:	ldrb	w9, [x22, #12]
  415060:	tbnz	w9, #0, 4150dc <ferror@plt+0x110ac>
  415064:	mov	x0, x20
  415068:	mov	x1, x22
  41506c:	bl	40b878 <ferror@plt+0x7848>
  415070:	cbnz	x0, 415078 <ferror@plt+0x11048>
  415074:	ldr	x0, [x26, x23]
  415078:	bl	414f68 <ferror@plt+0x10f38>
  41507c:	add	x8, x26, x23
  415080:	ldrb	w9, [x8, #8]
  415084:	ldr	w8, [x8, #16]
  415088:	add	w10, w0, #0x4
  41508c:	cmp	w9, #0x0
  415090:	csel	w25, w0, w10, eq  // eq = none
  415094:	cbz	w8, 4150d0 <ferror@plt+0x110a0>
  415098:	cmp	w8, #0x3
  41509c:	b.ne	4150a8 <ferror@plt+0x11078>  // b.any
  4150a0:	ldrb	w8, [x22, #12]
  4150a4:	tbnz	w8, #3, 4150d0 <ferror@plt+0x110a0>
  4150a8:	add	x8, x26, x23
  4150ac:	ldr	x0, [x8, #40]
  4150b0:	cbz	x0, 4150d0 <ferror@plt+0x110a0>
  4150b4:	ldr	x8, [x19, #40]
  4150b8:	cbz	x8, 4150c4 <ferror@plt+0x11094>
  4150bc:	ldr	x1, [x19, #56]
  4150c0:	blr	x8
  4150c4:	bl	414f68 <ferror@plt+0x10f38>
  4150c8:	add	w8, w25, w0
  4150cc:	add	w25, w8, #0x1
  4150d0:	ldr	w8, [x19, #72]
  4150d4:	cmp	w21, w25
  4150d8:	csel	w21, w21, w25, gt
  4150dc:	add	x24, x24, #0x1
  4150e0:	cmp	x24, w8, sxtw
  4150e4:	add	x23, x23, #0x30
  4150e8:	b.lt	415054 <ferror@plt+0x11024>  // b.tstop
  4150ec:	b	4150f4 <ferror@plt+0x110c4>
  4150f0:	mov	w21, wzr
  4150f4:	mov	w0, w21
  4150f8:	ldp	x20, x19, [sp, #64]
  4150fc:	ldp	x22, x21, [sp, #48]
  415100:	ldp	x24, x23, [sp, #32]
  415104:	ldp	x26, x25, [sp, #16]
  415108:	ldp	x29, x30, [sp], #80
  41510c:	ret
  415110:	ldr	x10, [x0, #64]
  415114:	cbz	x10, 415148 <ferror@plt+0x11118>
  415118:	ldrsw	x8, [x10, #72]
  41511c:	cbz	w8, 415148 <ferror@plt+0x11118>
  415120:	ldr	x10, [x10, #64]
  415124:	mov	x9, xzr
  415128:	add	x10, x10, #0x8
  41512c:	ldrb	w11, [x10]
  415130:	cmp	w11, #0x68
  415134:	b.eq	415194 <ferror@plt+0x11164>  // b.none
  415138:	add	x9, x9, #0x1
  41513c:	cmp	x9, x8
  415140:	add	x10, x10, #0x30
  415144:	b.cc	41512c <ferror@plt+0x110fc>  // b.lo, b.ul, b.last
  415148:	ldr	x8, [x0]
  41514c:	cbz	x8, 41518c <ferror@plt+0x1115c>
  415150:	ldr	x11, [x8]
  415154:	ldrsw	x9, [x11, #72]
  415158:	cbz	w9, 415184 <ferror@plt+0x11154>
  41515c:	ldr	x11, [x11, #64]
  415160:	mov	x10, xzr
  415164:	add	x11, x11, #0x8
  415168:	ldrb	w12, [x11]
  41516c:	cmp	w12, #0x68
  415170:	b.eq	415194 <ferror@plt+0x11164>  // b.none
  415174:	add	x10, x10, #0x1
  415178:	cmp	x10, x9
  41517c:	add	x11, x11, #0x30
  415180:	b.cc	415168 <ferror@plt+0x11138>  // b.lo, b.ul, b.last
  415184:	ldr	x8, [x8, #8]
  415188:	cbnz	x8, 415150 <ferror@plt+0x11120>
  41518c:	mov	w0, wzr
  415190:	ret
  415194:	mov	w0, #0x1                   	// #1
  415198:	ret
  41519c:	cmp	w2, #0x0
  4151a0:	mov	w8, #0x3                   	// #3
  4151a4:	csinc	w8, w8, wzr, eq  // eq = none
  4151a8:	cbz	x1, 415208 <ferror@plt+0x111d8>
  4151ac:	ldr	w9, [x1, #72]
  4151b0:	cmp	w9, #0x1
  4151b4:	b.lt	415208 <ferror@plt+0x111d8>  // b.tstop
  4151b8:	ldr	x10, [x0, #64]
  4151bc:	ldr	x11, [x1, #64]
  4151c0:	cmp	w2, #0x0
  4151c4:	cset	w12, eq  // eq = none
  4151c8:	cmp	x10, x1
  4151cc:	cset	w10, eq  // eq = none
  4151d0:	orr	w10, w12, w10
  4151d4:	add	x11, x11, #0xc
  4151d8:	tbnz	w10, #0, 4151e4 <ferror@plt+0x111b4>
  4151dc:	ldrb	w12, [x11]
  4151e0:	tbz	w12, #1, 4151fc <ferror@plt+0x111cc>
  4151e4:	ldur	x12, [x11, #-12]
  4151e8:	ldrb	w12, [x12]
  4151ec:	cbz	w12, 4151fc <ferror@plt+0x111cc>
  4151f0:	ldr	w12, [x11]
  4151f4:	tst	w12, w8
  4151f8:	b.eq	415210 <ferror@plt+0x111e0>  // b.none
  4151fc:	subs	x9, x9, #0x1
  415200:	add	x11, x11, #0x30
  415204:	b.ne	4151d8 <ferror@plt+0x111a8>  // b.any
  415208:	mov	w0, wzr
  41520c:	ret
  415210:	mov	w0, #0x1                   	// #1
  415214:	ret
  415218:	stp	x29, x30, [sp, #-64]!
  41521c:	stp	x24, x23, [sp, #16]
  415220:	stp	x22, x21, [sp, #32]
  415224:	stp	x20, x19, [sp, #48]
  415228:	ldrb	w8, [x2, #12]
  41522c:	mov	x29, sp
  415230:	tbnz	w8, #0, 415294 <ferror@plt+0x11264>
  415234:	ldr	x8, [x2]
  415238:	mov	x23, x2
  41523c:	ldrb	w8, [x8]
  415240:	cbz	w8, 415294 <ferror@plt+0x11264>
  415244:	mov	w22, w1
  415248:	mov	x21, x0
  41524c:	mov	x0, x4
  415250:	mov	x1, x23
  415254:	mov	x19, x3
  415258:	bl	40b878 <ferror@plt+0x7848>
  41525c:	mov	x24, x0
  415260:	cbnz	x0, 415268 <ferror@plt+0x11238>
  415264:	ldr	x24, [x23]
  415268:	mov	x0, xzr
  41526c:	bl	41e1a8 <ferror@plt+0x1a178>
  415270:	ldrb	w2, [x23, #8]
  415274:	mov	x20, x0
  415278:	cbz	w2, 4152a8 <ferror@plt+0x11278>
  41527c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  415280:	add	x1, x1, #0x541
  415284:	mov	x0, x20
  415288:	mov	x3, x24
  41528c:	bl	41f5c4 <ferror@plt+0x1b594>
  415290:	b	4152bc <ferror@plt+0x1128c>
  415294:	ldp	x20, x19, [sp, #48]
  415298:	ldp	x22, x21, [sp, #32]
  41529c:	ldp	x24, x23, [sp, #16]
  4152a0:	ldp	x29, x30, [sp], #64
  4152a4:	ret
  4152a8:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4152ac:	add	x1, x1, #0x54d
  4152b0:	mov	x0, x20
  4152b4:	mov	x2, x24
  4152b8:	bl	41f5c4 <ferror@plt+0x1b594>
  4152bc:	ldr	x2, [x23, #40]
  4152c0:	cbz	x2, 4152ec <ferror@plt+0x112bc>
  4152c4:	ldr	x8, [x21, #40]
  4152c8:	cbz	x8, 4152dc <ferror@plt+0x112ac>
  4152cc:	ldr	x1, [x21, #56]
  4152d0:	mov	x0, x2
  4152d4:	blr	x8
  4152d8:	mov	x2, x0
  4152dc:	adrp	x1, 438000 <ferror@plt+0x33fd0>
  4152e0:	add	x1, x1, #0xf
  4152e4:	mov	x0, x20
  4152e8:	bl	41f5c4 <ferror@plt+0x1b594>
  4152ec:	ldr	x24, [x20]
  4152f0:	mov	x0, x24
  4152f4:	bl	414f68 <ferror@plt+0x10f38>
  4152f8:	ldr	x5, [x23, #32]
  4152fc:	sub	w8, w22, w0
  415300:	add	w22, w8, #0x4
  415304:	cbz	x5, 415324 <ferror@plt+0x112f4>
  415308:	ldr	x8, [x21, #40]
  41530c:	cbz	x8, 41532c <ferror@plt+0x112fc>
  415310:	ldr	x1, [x21, #56]
  415314:	mov	x0, x5
  415318:	blr	x8
  41531c:	mov	x5, x0
  415320:	b	41532c <ferror@plt+0x112fc>
  415324:	adrp	x5, 476000 <ferror@plt+0x71fd0>
  415328:	add	x5, x5, #0xecb
  41532c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  415330:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  415334:	add	x1, x1, #0x554
  415338:	add	x4, x4, #0xecb
  41533c:	mov	x0, x19
  415340:	mov	x2, x24
  415344:	mov	w3, w22
  415348:	bl	41f5c4 <ferror@plt+0x1b594>
  41534c:	mov	x0, x20
  415350:	ldp	x20, x19, [sp, #48]
  415354:	ldp	x22, x21, [sp, #32]
  415358:	ldp	x24, x23, [sp, #16]
  41535c:	mov	w1, #0x1                   	// #1
  415360:	ldp	x29, x30, [sp], #64
  415364:	b	41e358 <ferror@plt+0x1a328>
  415368:	stp	x29, x30, [sp, #-96]!
  41536c:	stp	x28, x27, [sp, #16]
  415370:	stp	x26, x25, [sp, #32]
  415374:	stp	x24, x23, [sp, #48]
  415378:	stp	x22, x21, [sp, #64]
  41537c:	stp	x20, x19, [sp, #80]
  415380:	mov	x29, sp
  415384:	sub	sp, sp, #0x50
  415388:	mov	x22, x3
  41538c:	mov	x19, x2
  415390:	mov	x21, x1
  415394:	mov	x20, x0
  415398:	bl	428e38 <ferror@plt+0x24e08>
  41539c:	cbnz	x0, 415438 <ferror@plt+0x11408>
  4153a0:	cbz	x21, 4153d0 <ferror@plt+0x113a0>
  4153a4:	cbz	x19, 4153d0 <ferror@plt+0x113a0>
  4153a8:	ldr	w8, [x21]
  4153ac:	cbz	w8, 4153d0 <ferror@plt+0x113a0>
  4153b0:	ldr	x8, [x19]
  4153b4:	ldr	x0, [x8]
  4153b8:	bl	40aac4 <ferror@plt+0x6a94>
  4153bc:	mov	x23, x0
  4153c0:	cbnz	x23, 415428 <ferror@plt+0x113f8>
  4153c4:	adrp	x0, 43b000 <ferror@plt+0x36fd0>
  4153c8:	add	x0, x0, #0x8d
  4153cc:	b	41542c <ferror@plt+0x113fc>
  4153d0:	adrp	x0, 43b000 <ferror@plt+0x36fd0>
  4153d4:	add	x0, x0, #0x57a
  4153d8:	sub	x1, x29, #0x8
  4153dc:	sub	x2, x29, #0x10
  4153e0:	mov	x3, xzr
  4153e4:	bl	409750 <ferror@plt+0x5720>
  4153e8:	cbz	w0, 415420 <ferror@plt+0x113f0>
  4153ec:	ldp	x2, x23, [x29, #-16]
  4153f0:	mov	w1, wzr
  4153f4:	mov	x0, x23
  4153f8:	bl	403e00 <memchr@plt>
  4153fc:	cbz	x0, 415420 <ferror@plt+0x113f0>
  415400:	mov	x0, x23
  415404:	bl	40aac4 <ferror@plt+0x6a94>
  415408:	ldur	x8, [x29, #-8]
  41540c:	mov	x23, x0
  415410:	mov	x0, x8
  415414:	bl	411d58 <ferror@plt+0xdd28>
  415418:	cbnz	x23, 415428 <ferror@plt+0x113f8>
  41541c:	b	4153c4 <ferror@plt+0x11394>
  415420:	mov	x23, xzr
  415424:	cbz	x23, 4153c4 <ferror@plt+0x11394>
  415428:	mov	x0, x23
  41542c:	bl	428e74 <ferror@plt+0x24e44>
  415430:	mov	x0, x23
  415434:	bl	411d58 <ferror@plt+0xdd28>
  415438:	ldr	x23, [x20]
  41543c:	cbz	x23, 415468 <ferror@plt+0x11438>
  415440:	ldr	x1, [x23]
  415444:	ldr	x8, [x1, #80]
  415448:	cbz	x8, 415460 <ferror@plt+0x11430>
  41544c:	ldr	x2, [x1, #32]
  415450:	mov	x0, x20
  415454:	mov	x3, x22
  415458:	blr	x8
  41545c:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  415460:	ldr	x23, [x23, #8]
  415464:	cbnz	x23, 415440 <ferror@plt+0x11410>
  415468:	ldr	x1, [x20, #64]
  41546c:	cbz	x1, 41548c <ferror@plt+0x1145c>
  415470:	ldr	x8, [x1, #80]
  415474:	cbz	x8, 41548c <ferror@plt+0x1145c>
  415478:	ldr	x2, [x1, #32]
  41547c:	mov	x0, x20
  415480:	mov	x3, x22
  415484:	blr	x8
  415488:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  41548c:	cmp	x21, #0x0
  415490:	cset	w8, ne  // ne = any
  415494:	cmp	x19, #0x0
  415498:	cset	w9, ne  // ne = any
  41549c:	and	w24, w8, w9
  4154a0:	cmp	w24, #0x1
  4154a4:	b.ne	415a5c <ferror@plt+0x11a2c>  // b.any
  4154a8:	mov	w8, #0x1                   	// #1
  4154ac:	stur	w8, [x29, #-8]
  4154b0:	ldr	w8, [x21]
  4154b4:	cmp	w8, #0x2
  4154b8:	b.lt	415a5c <ferror@plt+0x11a2c>  // b.tstop
  4154bc:	stur	w24, [x29, #-68]
  4154c0:	mov	w24, wzr
  4154c4:	mov	w13, wzr
  4154c8:	mov	w12, wzr
  4154cc:	mov	w23, #0x1                   	// #1
  4154d0:	stur	wzr, [x29, #-16]
  4154d4:	ldr	x8, [x19]
  4154d8:	sxtw	x9, w23
  4154dc:	stur	x9, [x29, #-32]
  4154e0:	add	x26, x8, w23, sxtw #3
  4154e4:	ldr	x28, [x26]
  4154e8:	ldrb	w8, [x28]
  4154ec:	cmp	w8, #0x2d
  4154f0:	b.ne	4155d4 <ferror@plt+0x115a4>  // b.any
  4154f4:	mov	x27, x28
  4154f8:	ldrb	w9, [x27, #1]!
  4154fc:	cbnz	w24, 4155d4 <ferror@plt+0x115a4>
  415500:	cbz	w9, 4155d4 <ferror@plt+0x115a4>
  415504:	cmp	w9, #0x2d
  415508:	b.ne	4156d0 <ferror@plt+0x116a0>  // b.any
  41550c:	mov	x24, x28
  415510:	ldrb	w8, [x24, #2]!
  415514:	cbz	w8, 415918 <ferror@plt+0x118e8>
  415518:	stp	w13, w12, [x29, #-48]
  41551c:	ldrb	w8, [x20, #56]
  415520:	tbz	w8, #0, 41558c <ferror@plt+0x1155c>
  415524:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  415528:	mov	x0, x24
  41552c:	add	x1, x1, #0xff6
  415530:	bl	403b70 <strcmp@plt>
  415534:	cbz	w0, 415c6c <ferror@plt+0x11c3c>
  415538:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  41553c:	mov	x0, x24
  415540:	add	x1, x1, #0xffd
  415544:	bl	403b70 <strcmp@plt>
  415548:	cbz	w0, 415c8c <ferror@plt+0x11c5c>
  41554c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  415550:	mov	w2, #0x5                   	// #5
  415554:	mov	x0, x24
  415558:	add	x1, x1, #0x8
  41555c:	bl	4038b0 <strncmp@plt>
  415560:	cbnz	w0, 41558c <ferror@plt+0x1155c>
  415564:	ldr	x26, [x20]
  415568:	cbz	x26, 41558c <ferror@plt+0x1155c>
  41556c:	add	x23, x28, #0x7
  415570:	ldr	x25, [x26]
  415574:	mov	x0, x23
  415578:	ldr	x1, [x25]
  41557c:	bl	403b70 <strcmp@plt>
  415580:	cbz	w0, 415c7c <ferror@plt+0x11c4c>
  415584:	ldr	x26, [x26, #8]
  415588:	cbnz	x26, 415570 <ferror@plt+0x11540>
  41558c:	ldr	x1, [x20, #64]
  415590:	cbz	x1, 41583c <ferror@plt+0x1180c>
  415594:	sub	x8, x29, #0x10
  415598:	sub	x2, x29, #0x8
  41559c:	str	x8, [sp, #-16]!
  4155a0:	mov	x0, x20
  4155a4:	mov	x3, x24
  4155a8:	mov	w4, wzr
  4155ac:	mov	x5, x21
  4155b0:	mov	x6, x19
  4155b4:	mov	x7, x22
  4155b8:	bl	415ccc <ferror@plt+0x11c9c>
  4155bc:	add	sp, sp, #0x10
  4155c0:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  4155c4:	ldur	w8, [x29, #-16]
  4155c8:	cbz	w8, 41583c <ferror@plt+0x1180c>
  4155cc:	ldp	w13, w12, [x29, #-48]
  4155d0:	b	415a10 <ferror@plt+0x119e0>
  4155d4:	ldr	x23, [x20, #64]
  4155d8:	cbz	x23, 415610 <ferror@plt+0x115e0>
  4155dc:	ldr	w10, [x23, #72]
  4155e0:	cmp	w10, #0x1
  4155e4:	b.lt	415610 <ferror@plt+0x115e0>  // b.tstop
  4155e8:	ldr	x9, [x23, #64]
  4155ec:	add	x10, x10, x10, lsl #1
  4155f0:	mov	x25, xzr
  4155f4:	lsl	x10, x10, #4
  4155f8:	ldr	x11, [x9, x25]
  4155fc:	ldrb	w11, [x11]
  415600:	cbz	w11, 41564c <ferror@plt+0x1161c>
  415604:	add	x25, x25, #0x30
  415608:	cmp	x10, x25
  41560c:	b.ne	4155f8 <ferror@plt+0x115c8>  // b.any
  415610:	cmp	w8, #0x2d
  415614:	cset	w8, eq  // eq = none
  415618:	cmp	w13, #0x0
  41561c:	cset	w9, ne  // ne = any
  415620:	orr	w8, w9, w8
  415624:	cmp	w8, #0x0
  415628:	csel	w12, wzr, w12, ne  // ne = any
  41562c:	csel	w13, w13, wzr, ne  // ne = any
  415630:	ldur	w8, [x29, #-8]
  415634:	add	w23, w8, #0x1
  415638:	stur	w23, [x29, #-8]
  41563c:	ldr	w8, [x21]
  415640:	cmp	w23, w8
  415644:	b.lt	4154d0 <ferror@plt+0x114a0>  // b.tstop
  415648:	b	415a2c <ferror@plt+0x119fc>
  41564c:	add	x8, x9, x25
  415650:	ldr	w8, [x8, #16]
  415654:	mov	w28, w13
  415658:	mov	w27, w12
  41565c:	sub	w9, w8, #0x5
  415660:	cmp	w9, #0x2
  415664:	b.cc	415670 <ferror@plt+0x11640>  // b.lo, b.ul, b.last
  415668:	cmp	w8, #0x3
  41566c:	b.ne	415c34 <ferror@plt+0x11c04>  // b.any
  415670:	mov	w0, #0x10                  	// #16
  415674:	bl	411ca8 <ferror@plt+0xdc78>
  415678:	stp	x26, xzr, [x0]
  41567c:	mov	x1, x0
  415680:	ldr	x0, [x20, #80]
  415684:	bl	40c868 <ferror@plt+0x8838>
  415688:	str	x0, [x20, #80]
  41568c:	ldr	x8, [x19]
  415690:	ldur	x10, [x29, #-32]
  415694:	ldr	x9, [x23, #64]
  415698:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  41569c:	mov	x0, x20
  4156a0:	ldr	x3, [x8, x10, lsl #3]
  4156a4:	add	x2, x9, x25
  4156a8:	mov	x1, x23
  4156ac:	add	x4, x4, #0xecb
  4156b0:	mov	x5, x22
  4156b4:	bl	416590 <ferror@plt+0x12560>
  4156b8:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  4156bc:	mov	w8, #0x1                   	// #1
  4156c0:	stur	w8, [x29, #-16]
  4156c4:	mov	w12, w27
  4156c8:	mov	w13, w28
  4156cc:	b	415630 <ferror@plt+0x11600>
  4156d0:	mov	x0, x20
  4156d4:	stp	w13, w12, [x29, #-48]
  4156d8:	stur	w23, [x29, #-20]
  4156dc:	bl	415110 <ferror@plt+0x110e0>
  4156e0:	stur	w0, [x29, #-52]
  4156e4:	mov	x0, x27
  4156e8:	bl	403550 <strlen@plt>
  4156ec:	sbfiz	x2, x0, #2, #32
  4156f0:	add	x9, x2, #0xf
  4156f4:	mov	x8, sp
  4156f8:	and	x9, x9, #0xfffffffffffffff0
  4156fc:	mov	x25, x0
  415700:	sub	x28, x8, x9
  415704:	mov	sp, x28
  415708:	mov	x0, x28
  41570c:	mov	w1, wzr
  415710:	bl	403900 <memset@plt>
  415714:	cmp	w25, #0x0
  415718:	stur	x25, [x29, #-64]
  41571c:	b.le	415924 <ferror@plt+0x118f4>
  415720:	ldrb	w8, [x20, #56]
  415724:	mov	x24, xzr
  415728:	and	x9, x25, #0xffffffff
  41572c:	stur	x9, [x29, #-40]
  415730:	tbz	w8, #0, 41575c <ferror@plt+0x1172c>
  415734:	ldur	w8, [x29, #-52]
  415738:	ldrb	w10, [x27, x24]
  41573c:	cmp	w8, #0x0
  415740:	cset	w8, ne  // ne = any
  415744:	cmp	w10, #0x68
  415748:	cset	w9, ne  // ne = any
  41574c:	cmp	w10, #0x3f
  415750:	b.eq	415c6c <ferror@plt+0x11c3c>  // b.none
  415754:	orr	w8, w8, w9
  415758:	tbz	w8, #0, 415c6c <ferror@plt+0x11c3c>
  41575c:	stur	wzr, [x29, #-16]
  415760:	ldr	x1, [x20, #64]
  415764:	cbz	x1, 4157c4 <ferror@plt+0x11794>
  415768:	ldrb	w4, [x27, x24]
  41576c:	sub	x8, x29, #0x10
  415770:	sub	x3, x29, #0x14
  415774:	str	x8, [sp, #-16]!
  415778:	mov	x0, x20
  41577c:	mov	w2, w23
  415780:	mov	x5, x21
  415784:	mov	x6, x19
  415788:	mov	x7, x22
  41578c:	bl	416048 <ferror@plt+0x12018>
  415790:	add	sp, sp, #0x10
  415794:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  415798:	ldur	w26, [x29, #-16]
  41579c:	cbz	w26, 4157c4 <ferror@plt+0x11794>
  4157a0:	ldrb	w8, [x20, #56]
  4157a4:	cmp	w26, #0x0
  4157a8:	cset	w9, ne  // ne = any
  4157ac:	ubfx	w10, w8, #1, #1
  4157b0:	tbz	w8, #1, 415820 <ferror@plt+0x117f0>
  4157b4:	cbz	w26, 415820 <ferror@plt+0x117f0>
  4157b8:	mov	w9, #0x1                   	// #1
  4157bc:	str	w9, [x28, x24, lsl #2]
  4157c0:	b	415828 <ferror@plt+0x117f8>
  4157c4:	ldr	x25, [x20]
  4157c8:	cbz	x25, 415810 <ferror@plt+0x117e0>
  4157cc:	ldr	x1, [x25]
  4157d0:	ldrb	w4, [x27, x24]
  4157d4:	sub	x8, x29, #0x10
  4157d8:	sub	x3, x29, #0x14
  4157dc:	str	x8, [sp, #-16]!
  4157e0:	mov	x0, x20
  4157e4:	mov	w2, w23
  4157e8:	mov	x5, x21
  4157ec:	mov	x6, x19
  4157f0:	mov	x7, x22
  4157f4:	bl	416048 <ferror@plt+0x12018>
  4157f8:	add	sp, sp, #0x10
  4157fc:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  415800:	ldur	w26, [x29, #-16]
  415804:	cbnz	w26, 4157a0 <ferror@plt+0x11770>
  415808:	ldr	x25, [x25, #8]
  41580c:	cbnz	x25, 4157cc <ferror@plt+0x1179c>
  415810:	ldrb	w8, [x20, #56]
  415814:	mov	w9, wzr
  415818:	mov	w26, wzr
  41581c:	ubfx	w10, w8, #1, #1
  415820:	tbnz	w10, #0, 415828 <ferror@plt+0x117f8>
  415824:	cbz	w9, 41592c <ferror@plt+0x118fc>
  415828:	ldur	x9, [x29, #-40]
  41582c:	add	x24, x24, #0x1
  415830:	cmp	x24, x9
  415834:	b.ne	415730 <ferror@plt+0x11700>  // b.any
  415838:	b	41592c <ferror@plt+0x118fc>
  41583c:	ldr	x23, [x20]
  415840:	cbz	x23, 415888 <ferror@plt+0x11858>
  415844:	ldr	x1, [x23]
  415848:	sub	x8, x29, #0x10
  41584c:	sub	x2, x29, #0x8
  415850:	str	x8, [sp, #-16]!
  415854:	mov	x0, x20
  415858:	mov	x3, x24
  41585c:	mov	w4, wzr
  415860:	mov	x5, x21
  415864:	mov	x6, x19
  415868:	mov	x7, x22
  41586c:	bl	415ccc <ferror@plt+0x11c9c>
  415870:	add	sp, sp, #0x10
  415874:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  415878:	ldur	w8, [x29, #-16]
  41587c:	cbnz	w8, 4155cc <ferror@plt+0x1159c>
  415880:	ldr	x23, [x23, #8]
  415884:	cbnz	x23, 415844 <ferror@plt+0x11814>
  415888:	mov	w1, #0x2d                  	// #45
  41588c:	mov	x0, x24
  415890:	bl	403ce0 <strchr@plt>
  415894:	cbz	x0, 415904 <ferror@plt+0x118d4>
  415898:	ldr	x28, [x20]
  41589c:	cbz	x28, 415904 <ferror@plt+0x118d4>
  4158a0:	sub	x23, x0, x24
  4158a4:	add	x25, x0, #0x1
  4158a8:	ldr	x27, [x28]
  4158ac:	mov	x1, x24
  4158b0:	mov	x2, x23
  4158b4:	ldr	x0, [x27]
  4158b8:	bl	4038b0 <strncmp@plt>
  4158bc:	cbnz	w0, 4158fc <ferror@plt+0x118cc>
  4158c0:	sub	x8, x29, #0x10
  4158c4:	sub	x2, x29, #0x8
  4158c8:	mov	w4, #0x1                   	// #1
  4158cc:	str	x8, [sp, #-16]!
  4158d0:	mov	x0, x20
  4158d4:	mov	x1, x27
  4158d8:	mov	x3, x25
  4158dc:	mov	x5, x21
  4158e0:	mov	x6, x19
  4158e4:	mov	x7, x22
  4158e8:	bl	415ccc <ferror@plt+0x11c9c>
  4158ec:	add	sp, sp, #0x10
  4158f0:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  4158f4:	ldur	w26, [x29, #-16]
  4158f8:	cbnz	w26, 415908 <ferror@plt+0x118d8>
  4158fc:	ldr	x28, [x28, #8]
  415900:	cbnz	x28, 4158a8 <ferror@plt+0x11878>
  415904:	mov	w26, wzr
  415908:	ldrb	w8, [x20, #56]
  41590c:	ldp	w13, w12, [x29, #-48]
  415910:	tbz	w8, #1, 415a0c <ferror@plt+0x119dc>
  415914:	b	415a10 <ferror@plt+0x119e0>
  415918:	mov	w24, #0x1                   	// #1
  41591c:	mov	w12, w23
  415920:	b	415630 <ferror@plt+0x11600>
  415924:	ldrb	w8, [x20, #56]
  415928:	mov	w26, wzr
  41592c:	tbnz	w8, #1, 415968 <ferror@plt+0x11938>
  415930:	cbz	w26, 415a08 <ferror@plt+0x119d8>
  415934:	ldr	x8, [x19]
  415938:	ldur	x9, [x29, #-32]
  41593c:	mov	w0, #0x10                  	// #16
  415940:	add	x23, x8, x9, lsl #3
  415944:	bl	411ca8 <ferror@plt+0xdc78>
  415948:	stp	x23, xzr, [x0]
  41594c:	mov	x1, x0
  415950:	ldr	x0, [x20, #80]
  415954:	bl	40c868 <ferror@plt+0x8838>
  415958:	str	x0, [x20, #80]
  41595c:	ldur	w8, [x29, #-20]
  415960:	stur	w8, [x29, #-8]
  415964:	b	415a08 <ferror@plt+0x119d8>
  415968:	ldur	x10, [x29, #-64]
  41596c:	cmp	w10, #0x1
  415970:	b.lt	4159dc <ferror@plt+0x119ac>  // b.tstop
  415974:	lsl	x8, x10, #32
  415978:	mov	x9, #0x100000000           	// #4294967296
  41597c:	add	x8, x8, x9
  415980:	mov	w24, wzr
  415984:	mov	x23, xzr
  415988:	asr	x8, x8, #32
  41598c:	and	x25, x10, #0xffffffff
  415990:	stur	x8, [x29, #-40]
  415994:	ldr	w8, [x28]
  415998:	cbnz	w8, 4159bc <ferror@plt+0x1198c>
  41599c:	cbnz	x23, 4159ac <ferror@plt+0x1197c>
  4159a0:	ldur	x0, [x29, #-40]
  4159a4:	bl	411be4 <ferror@plt+0xdbb4>
  4159a8:	mov	x23, x0
  4159ac:	ldrb	w8, [x27]
  4159b0:	add	w9, w24, #0x1
  4159b4:	strb	w8, [x23, w24, sxtw]
  4159b8:	mov	w24, w9
  4159bc:	add	x27, x27, #0x1
  4159c0:	subs	x25, x25, #0x1
  4159c4:	add	x28, x28, #0x4
  4159c8:	b.ne	415994 <ferror@plt+0x11964>  // b.any
  4159cc:	ldur	x9, [x29, #-32]
  4159d0:	cbz	x23, 4159e4 <ferror@plt+0x119b4>
  4159d4:	strb	wzr, [x23, w24, sxtw]
  4159d8:	b	4159e4 <ferror@plt+0x119b4>
  4159dc:	ldur	x9, [x29, #-32]
  4159e0:	mov	x23, xzr
  4159e4:	ldr	x8, [x19]
  4159e8:	mov	w0, #0x10                  	// #16
  4159ec:	add	x24, x8, x9, lsl #3
  4159f0:	bl	411ca8 <ferror@plt+0xdc78>
  4159f4:	stp	x24, x23, [x0]
  4159f8:	mov	x1, x0
  4159fc:	ldr	x0, [x20, #80]
  415a00:	bl	40c868 <ferror@plt+0x8838>
  415a04:	str	x0, [x20, #80]
  415a08:	ldp	w13, w12, [x29, #-48]
  415a0c:	cbz	w26, 415a18 <ferror@plt+0x119e8>
  415a10:	mov	w24, wzr
  415a14:	b	415630 <ferror@plt+0x11600>
  415a18:	ldrb	w8, [x20, #56]
  415a1c:	tbz	w8, #1, 415b7c <ferror@plt+0x11b4c>
  415a20:	mov	w24, wzr
  415a24:	mov	w13, #0x1                   	// #1
  415a28:	b	415630 <ferror@plt+0x11600>
  415a2c:	ldur	w24, [x29, #-68]
  415a30:	cmp	w12, #0x1
  415a34:	b.lt	415a5c <ferror@plt+0x11a2c>  // b.tstop
  415a38:	ldr	x8, [x19]
  415a3c:	mov	w0, #0x10                  	// #16
  415a40:	add	x23, x8, w12, uxtw #3
  415a44:	bl	411ca8 <ferror@plt+0xdc78>
  415a48:	stp	x23, xzr, [x0]
  415a4c:	mov	x1, x0
  415a50:	ldr	x0, [x20, #80]
  415a54:	bl	40c868 <ferror@plt+0x8838>
  415a58:	str	x0, [x20, #80]
  415a5c:	ldr	x23, [x20]
  415a60:	cbz	x23, 415a8c <ferror@plt+0x11a5c>
  415a64:	ldr	x1, [x23]
  415a68:	ldr	x8, [x1, #88]
  415a6c:	cbz	x8, 415a84 <ferror@plt+0x11a54>
  415a70:	ldr	x2, [x1, #32]
  415a74:	mov	x0, x20
  415a78:	mov	x3, x22
  415a7c:	blr	x8
  415a80:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  415a84:	ldr	x23, [x23, #8]
  415a88:	cbnz	x23, 415a64 <ferror@plt+0x11a34>
  415a8c:	ldr	x1, [x20, #64]
  415a90:	cbz	x1, 415ab0 <ferror@plt+0x11a80>
  415a94:	ldr	x8, [x1, #88]
  415a98:	cbz	x8, 415ab0 <ferror@plt+0x11a80>
  415a9c:	ldr	x2, [x1, #32]
  415aa0:	mov	x0, x20
  415aa4:	mov	x3, x22
  415aa8:	blr	x8
  415aac:	cbz	w0, 415ba8 <ferror@plt+0x11b78>
  415ab0:	mov	w22, #0x1                   	// #1
  415ab4:	cbz	w24, 415c10 <ferror@plt+0x11be0>
  415ab8:	mov	w1, #0x1                   	// #1
  415abc:	mov	x0, x20
  415ac0:	bl	4140cc <ferror@plt+0x1009c>
  415ac4:	stur	w22, [x29, #-8]
  415ac8:	ldr	w8, [x21]
  415acc:	cmp	w8, #0x2
  415ad0:	b.lt	415c10 <ferror@plt+0x11be0>  // b.tstop
  415ad4:	mov	w9, #0xffffffff            	// #-1
  415ad8:	mov	w10, #0x1                   	// #1
  415adc:	cmp	w10, w8
  415ae0:	b.ge	415b60 <ferror@plt+0x11b30>  // b.tcont
  415ae4:	ldr	x13, [x19]
  415ae8:	mov	w11, w8
  415aec:	mov	x12, x10
  415af0:	ldr	x14, [x13, x12, lsl #3]
  415af4:	cbnz	x14, 415b08 <ferror@plt+0x11ad8>
  415af8:	add	x12, x12, #0x1
  415afc:	cmp	x11, x12
  415b00:	b.ne	415af0 <ferror@plt+0x11ac0>  // b.any
  415b04:	mov	w12, w11
  415b08:	subs	w11, w12, w10
  415b0c:	b.ls	415b60 <ferror@plt+0x11b30>  // b.plast
  415b10:	cmp	w12, w8
  415b14:	b.ge	415b58 <ferror@plt+0x11b28>  // b.tcont
  415b18:	mov	x13, xzr
  415b1c:	mov	w14, w12
  415b20:	add	w15, w12, w9
  415b24:	sxtw	x12, w12
  415b28:	sub	x13, x13, w15, sxtw #3
  415b2c:	lsl	x14, x14, #3
  415b30:	ldr	x15, [x19]
  415b34:	ldr	x16, [x15, x14]
  415b38:	add	x15, x15, x13
  415b3c:	str	x16, [x15, x12, lsl #3]
  415b40:	ldr	x15, [x19]
  415b44:	add	x12, x12, #0x1
  415b48:	cmp	w8, w12
  415b4c:	str	xzr, [x15, x14]
  415b50:	add	x14, x14, #0x8
  415b54:	b.gt	415b30 <ferror@plt+0x11b00>
  415b58:	sub	w8, w8, w11
  415b5c:	str	w8, [x21]
  415b60:	add	x10, x10, #0x1
  415b64:	cmp	w10, w8
  415b68:	sub	w9, w9, #0x1
  415b6c:	b.lt	415adc <ferror@plt+0x11aac>  // b.tstop
  415b70:	mov	w22, #0x1                   	// #1
  415b74:	stur	w10, [x29, #-8]
  415b78:	b	415c10 <ferror@plt+0x11be0>
  415b7c:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  415b80:	ldr	w1, [x21, #3324]
  415b84:	cbz	w1, 415c54 <ferror@plt+0x11c24>
  415b88:	ldr	x8, [x19]
  415b8c:	ldursw	x9, [x29, #-8]
  415b90:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  415b94:	add	x3, x3, #0x97
  415b98:	mov	x0, x22
  415b9c:	ldr	x4, [x8, x9, lsl #3]
  415ba0:	mov	w2, wzr
  415ba4:	bl	409050 <ferror@plt+0x5020>
  415ba8:	ldr	x19, [x20]
  415bac:	cbz	x19, 415bd4 <ferror@plt+0x11ba4>
  415bb0:	ldr	x1, [x19]
  415bb4:	ldr	x8, [x1, #96]
  415bb8:	cbz	x8, 415bcc <ferror@plt+0x11b9c>
  415bbc:	ldr	x2, [x1, #32]
  415bc0:	mov	x0, x20
  415bc4:	mov	x3, x22
  415bc8:	blr	x8
  415bcc:	ldr	x19, [x19, #8]
  415bd0:	cbnz	x19, 415bb0 <ferror@plt+0x11b80>
  415bd4:	ldr	x1, [x20, #64]
  415bd8:	cbz	x1, 415bf4 <ferror@plt+0x11bc4>
  415bdc:	ldr	x8, [x1, #96]
  415be0:	cbz	x8, 415bf4 <ferror@plt+0x11bc4>
  415be4:	ldr	x2, [x1, #32]
  415be8:	mov	x0, x20
  415bec:	mov	x3, x22
  415bf0:	blr	x8
  415bf4:	mov	w1, #0x1                   	// #1
  415bf8:	mov	x0, x20
  415bfc:	bl	413ff4 <ferror@plt+0xffc4>
  415c00:	mov	x0, x20
  415c04:	mov	w1, wzr
  415c08:	bl	4140cc <ferror@plt+0x1009c>
  415c0c:	mov	w22, wzr
  415c10:	mov	w0, w22
  415c14:	mov	sp, x29
  415c18:	ldp	x20, x19, [sp, #80]
  415c1c:	ldp	x22, x21, [sp, #64]
  415c20:	ldp	x24, x23, [sp, #48]
  415c24:	ldp	x26, x25, [sp, #32]
  415c28:	ldp	x28, x27, [sp, #16]
  415c2c:	ldp	x29, x30, [sp], #96
  415c30:	ret
  415c34:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  415c38:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  415c3c:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  415c40:	add	x0, x0, #0xa7f
  415c44:	add	x1, x1, #0x698
  415c48:	add	x2, x2, #0x709
  415c4c:	bl	412a18 <ferror@plt+0xe9e8>
  415c50:	b	415ba8 <ferror@plt+0x11b78>
  415c54:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  415c58:	add	x0, x0, #0xc70
  415c5c:	bl	417590 <ferror@plt+0x13560>
  415c60:	mov	w1, w0
  415c64:	str	w0, [x21, #3324]
  415c68:	b	415b88 <ferror@plt+0x11b58>
  415c6c:	mov	w1, #0x1                   	// #1
  415c70:	mov	x0, x20
  415c74:	mov	x2, xzr
  415c78:	bl	415c98 <ferror@plt+0x11c68>
  415c7c:	mov	x0, x20
  415c80:	mov	w1, wzr
  415c84:	mov	x2, x25
  415c88:	bl	415c98 <ferror@plt+0x11c68>
  415c8c:	mov	x0, x20
  415c90:	mov	w1, wzr
  415c94:	b	415c74 <ferror@plt+0x11c44>
  415c98:	stp	x29, x30, [sp, #-32]!
  415c9c:	str	x19, [sp, #16]
  415ca0:	mov	x29, sp
  415ca4:	bl	4147d8 <ferror@plt+0x107a8>
  415ca8:	mov	x19, x0
  415cac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  415cb0:	add	x0, x0, #0x9e5
  415cb4:	mov	x1, x19
  415cb8:	bl	413b60 <ferror@plt+0xfb30>
  415cbc:	mov	x0, x19
  415cc0:	bl	411d58 <ferror@plt+0xdd28>
  415cc4:	mov	w0, wzr
  415cc8:	bl	403580 <exit@plt>
  415ccc:	sub	sp, sp, #0x90
  415cd0:	stp	x29, x30, [sp, #48]
  415cd4:	stp	x28, x27, [sp, #64]
  415cd8:	stp	x26, x25, [sp, #80]
  415cdc:	stp	x24, x23, [sp, #96]
  415ce0:	stp	x22, x21, [sp, #112]
  415ce4:	stp	x20, x19, [sp, #128]
  415ce8:	ldr	w20, [x1, #72]
  415cec:	add	x29, sp, #0x30
  415cf0:	mov	w8, #0x1                   	// #1
  415cf4:	str	x7, [sp, #24]
  415cf8:	cmp	w20, #0x1
  415cfc:	stur	x6, [x29, #-16]
  415d00:	stur	w4, [x29, #-4]
  415d04:	b.lt	415f04 <ferror@plt+0x11ed4>  // b.tstop
  415d08:	ldr	x8, [x29, #96]
  415d0c:	mov	x25, x5
  415d10:	mov	x27, x3
  415d14:	mov	x23, x2
  415d18:	mov	x21, x1
  415d1c:	mov	x22, xzr
  415d20:	mov	x24, xzr
  415d24:	str	x0, [sp, #16]
  415d28:	str	x8, [sp, #8]
  415d2c:	ldrsw	x26, [x23]
  415d30:	ldr	w8, [x25]
  415d34:	cmp	w26, w8
  415d38:	b.ge	415f00 <ferror@plt+0x11ed0>  // b.tcont
  415d3c:	ldr	x28, [x21, #64]
  415d40:	ldur	w8, [x29, #-4]
  415d44:	cbz	w8, 415d54 <ferror@plt+0x11d24>
  415d48:	add	x8, x28, x22
  415d4c:	ldrb	w8, [x8, #12]
  415d50:	tbnz	w8, #6, 415ef0 <ferror@plt+0x11ec0>
  415d54:	add	x8, x28, x22
  415d58:	ldr	w8, [x8, #16]
  415d5c:	cbz	w8, 415d74 <ferror@plt+0x11d44>
  415d60:	cmp	w8, #0x3
  415d64:	b.ne	415d88 <ferror@plt+0x11d58>  // b.any
  415d68:	add	x8, x28, x22
  415d6c:	ldrb	w8, [x8, #12]
  415d70:	tbz	w8, #3, 415d88 <ferror@plt+0x11d58>
  415d74:	ldr	x19, [x28, x22]
  415d78:	mov	x0, x27
  415d7c:	mov	x1, x19
  415d80:	bl	403b70 <strcmp@plt>
  415d84:	cbz	w0, 415f28 <ferror@plt+0x11ef8>
  415d88:	ldr	x28, [x28, x22]
  415d8c:	mov	x0, x28
  415d90:	bl	403550 <strlen@plt>
  415d94:	sxtw	x19, w0
  415d98:	mov	x0, x27
  415d9c:	mov	x1, x28
  415da0:	mov	x2, x19
  415da4:	bl	4038b0 <strncmp@plt>
  415da8:	cbnz	w0, 415ef0 <ferror@plt+0x11ec0>
  415dac:	add	x19, x27, x19
  415db0:	ldrb	w8, [x19]
  415db4:	cmp	w8, #0x3d
  415db8:	b.eq	415dc0 <ferror@plt+0x11d90>  // b.none
  415dbc:	cbnz	w8, 415ef0 <ferror@plt+0x11ec0>
  415dc0:	ldur	x8, [x29, #-16]
  415dc4:	mov	w0, #0x10                  	// #16
  415dc8:	ldr	x8, [x8]
  415dcc:	add	x20, x8, x26, lsl #3
  415dd0:	bl	411ca8 <ferror@plt+0xdc78>
  415dd4:	ldr	x26, [sp, #16]
  415dd8:	stp	x20, xzr, [x0]
  415ddc:	mov	x1, x0
  415de0:	ldr	x0, [x26, #80]
  415de4:	bl	40c868 <ferror@plt+0x8838>
  415de8:	str	x0, [x26, #80]
  415dec:	ldr	x8, [x21, #64]
  415df0:	adrp	x0, 43b000 <ferror@plt+0x36fd0>
  415df4:	add	x0, x0, #0x58d
  415df8:	mov	x2, xzr
  415dfc:	ldr	x1, [x8, x22]
  415e00:	bl	41c26c <ferror@plt+0x1823c>
  415e04:	ldrb	w8, [x19]
  415e08:	mov	x28, x0
  415e0c:	cmp	w8, #0x3d
  415e10:	b.ne	415e1c <ferror@plt+0x11dec>  // b.any
  415e14:	add	x19, x19, #0x1
  415e18:	b	415eb0 <ferror@plt+0x11e80>
  415e1c:	ldr	x8, [x21, #64]
  415e20:	ldr	w11, [x25]
  415e24:	ldr	w9, [x23]
  415e28:	add	x2, x8, x22
  415e2c:	ldr	w10, [x2, #16]
  415e30:	sub	w11, w11, #0x1
  415e34:	cmp	w9, w11
  415e38:	b.ge	415fac <ferror@plt+0x11f7c>  // b.tcont
  415e3c:	cmp	w10, #0x3
  415e40:	b.ne	415e50 <ferror@plt+0x11e20>  // b.any
  415e44:	add	x10, x8, x22
  415e48:	ldrb	w10, [x10, #12]
  415e4c:	tbnz	w10, #5, 415e68 <ferror@plt+0x11e38>
  415e50:	ldur	x8, [x29, #-16]
  415e54:	add	w9, w9, #0x1
  415e58:	ldr	x8, [x8]
  415e5c:	add	x20, x8, w9, sxtw #3
  415e60:	ldr	x19, [x20]
  415e64:	b	415e88 <ferror@plt+0x11e58>
  415e68:	ldur	x10, [x29, #-16]
  415e6c:	add	w9, w9, #0x1
  415e70:	ldr	x10, [x10]
  415e74:	add	x20, x10, w9, sxtw #3
  415e78:	ldr	x19, [x20]
  415e7c:	ldrb	w9, [x19]
  415e80:	cmp	w9, #0x2d
  415e84:	b.eq	415ff4 <ferror@plt+0x11fc4>  // b.none
  415e88:	mov	w0, #0x10                  	// #16
  415e8c:	bl	411ca8 <ferror@plt+0xdc78>
  415e90:	stp	x20, xzr, [x0]
  415e94:	mov	x1, x0
  415e98:	ldr	x0, [x26, #80]
  415e9c:	bl	40c868 <ferror@plt+0x8838>
  415ea0:	str	x0, [x26, #80]
  415ea4:	ldr	w8, [x23]
  415ea8:	add	w8, w8, #0x1
  415eac:	str	w8, [x23]
  415eb0:	ldr	x8, [x21, #64]
  415eb4:	ldr	x5, [sp, #24]
  415eb8:	mov	x0, x26
  415ebc:	mov	x1, x21
  415ec0:	add	x2, x8, x22
  415ec4:	mov	x3, x19
  415ec8:	mov	x4, x28
  415ecc:	bl	416590 <ferror@plt+0x12560>
  415ed0:	mov	w19, w0
  415ed4:	mov	x0, x28
  415ed8:	bl	411d58 <ferror@plt+0xdd28>
  415edc:	cbz	w19, 415fec <ferror@plt+0x11fbc>
  415ee0:	ldr	x8, [sp, #8]
  415ee4:	mov	w9, #0x1                   	// #1
  415ee8:	str	w9, [x8]
  415eec:	ldr	w20, [x21, #72]
  415ef0:	add	x24, x24, #0x1
  415ef4:	cmp	x24, w20, sxtw
  415ef8:	add	x22, x22, #0x30
  415efc:	b.lt	415d2c <ferror@plt+0x11cfc>  // b.tstop
  415f00:	mov	w8, #0x1                   	// #1
  415f04:	mov	w0, w8
  415f08:	ldp	x20, x19, [sp, #128]
  415f0c:	ldp	x22, x21, [sp, #112]
  415f10:	ldp	x24, x23, [sp, #96]
  415f14:	ldp	x26, x25, [sp, #80]
  415f18:	ldp	x28, x27, [sp, #64]
  415f1c:	ldp	x29, x30, [sp, #48]
  415f20:	add	sp, sp, #0x90
  415f24:	ret
  415f28:	adrp	x0, 43b000 <ferror@plt+0x36fd0>
  415f2c:	add	x0, x0, #0x58d
  415f30:	mov	x1, x19
  415f34:	mov	x2, xzr
  415f38:	bl	41c26c <ferror@plt+0x1823c>
  415f3c:	ldr	x8, [x21, #64]
  415f40:	ldp	x20, x5, [sp, #16]
  415f44:	mov	x19, x0
  415f48:	mov	x1, x21
  415f4c:	add	x2, x8, x22
  415f50:	mov	x0, x20
  415f54:	mov	x3, xzr
  415f58:	mov	x4, x19
  415f5c:	bl	416590 <ferror@plt+0x12560>
  415f60:	mov	w21, w0
  415f64:	mov	x0, x19
  415f68:	bl	411d58 <ferror@plt+0xdd28>
  415f6c:	ldur	x8, [x29, #-16]
  415f70:	ldrsw	x9, [x23]
  415f74:	mov	w0, #0x10                  	// #16
  415f78:	ldr	x8, [x8]
  415f7c:	add	x19, x8, x9, lsl #3
  415f80:	bl	411ca8 <ferror@plt+0xdc78>
  415f84:	stp	x19, xzr, [x0]
  415f88:	mov	x1, x0
  415f8c:	ldr	x0, [x20, #80]
  415f90:	bl	40c868 <ferror@plt+0x8838>
  415f94:	ldr	x9, [sp, #8]
  415f98:	mov	w8, #0x1                   	// #1
  415f9c:	str	x0, [x20, #80]
  415fa0:	mov	w0, w21
  415fa4:	str	w8, [x9]
  415fa8:	b	415f08 <ferror@plt+0x11ed8>
  415fac:	cmp	w10, #0x3
  415fb0:	b.ne	415fc0 <ferror@plt+0x11f90>  // b.any
  415fb4:	add	x8, x8, x22
  415fb8:	ldrb	w8, [x8, #12]
  415fbc:	tbnz	w8, #5, 415ff8 <ferror@plt+0x11fc8>
  415fc0:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  415fc4:	ldr	w1, [x19, #3324]
  415fc8:	cbz	w1, 416030 <ferror@plt+0x12000>
  415fcc:	ldr	x0, [sp, #24]
  415fd0:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  415fd4:	add	x3, x3, #0x590
  415fd8:	mov	w2, #0x1                   	// #1
  415fdc:	mov	x4, x28
  415fe0:	bl	409050 <ferror@plt+0x5020>
  415fe4:	mov	x0, x28
  415fe8:	bl	411d58 <ferror@plt+0xdd28>
  415fec:	mov	w8, wzr
  415ff0:	b	415f04 <ferror@plt+0x11ed4>
  415ff4:	add	x2, x8, x22
  415ff8:	ldr	x5, [sp, #24]
  415ffc:	mov	x0, x26
  416000:	mov	x1, x21
  416004:	mov	x3, xzr
  416008:	mov	x4, x28
  41600c:	bl	416590 <ferror@plt+0x12560>
  416010:	ldr	x9, [sp, #8]
  416014:	mov	w19, w0
  416018:	mov	w8, #0x1                   	// #1
  41601c:	mov	x0, x28
  416020:	str	w8, [x9]
  416024:	bl	411d58 <ferror@plt+0xdd28>
  416028:	mov	w0, w19
  41602c:	b	415f08 <ferror@plt+0x11ed8>
  416030:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  416034:	add	x0, x0, #0xc70
  416038:	bl	417590 <ferror@plt+0x13560>
  41603c:	mov	w1, w0
  416040:	str	w0, [x19, #3324]
  416044:	b	415fcc <ferror@plt+0x11f9c>
  416048:	sub	sp, sp, #0xa0
  41604c:	stp	x29, x30, [sp, #64]
  416050:	stp	x28, x27, [sp, #80]
  416054:	stp	x26, x25, [sp, #96]
  416058:	stp	x24, x23, [sp, #112]
  41605c:	stp	x22, x21, [sp, #128]
  416060:	stp	x20, x19, [sp, #144]
  416064:	ldr	w8, [x1, #72]
  416068:	add	x29, sp, #0x40
  41606c:	mov	w20, #0x1                   	// #1
  416070:	str	x5, [sp, #32]
  416074:	cmp	w8, #0x1
  416078:	stur	x3, [x29, #-24]
  41607c:	b.lt	416290 <ferror@plt+0x12260>  // b.tstop
  416080:	ldr	x9, [x29, #96]
  416084:	mov	x21, x7
  416088:	mov	x25, x6
  41608c:	mov	w23, w4
  416090:	stur	x9, [x29, #-16]
  416094:	add	w9, w2, #0x1
  416098:	str	x9, [sp, #16]
  41609c:	sxtw	x9, w9
  4160a0:	mov	w22, w2
  4160a4:	mov	x26, x1
  4160a8:	mov	x27, x0
  4160ac:	mov	x24, xzr
  4160b0:	mov	x19, xzr
  4160b4:	str	x9, [sp, #24]
  4160b8:	and	w9, w4, #0xff
  4160bc:	stp	w2, w9, [x29, #-8]
  4160c0:	ldr	x9, [x26, #64]
  4160c4:	add	x9, x9, x24
  4160c8:	ldrb	w9, [x9, #8]
  4160cc:	cmp	w9, w23, uxtb
  4160d0:	b.ne	4161f0 <ferror@plt+0x121c0>  // b.any
  4160d4:	ldur	w1, [x29, #-4]
  4160d8:	adrp	x0, 43b000 <ferror@plt+0x36fd0>
  4160dc:	add	x0, x0, #0x694
  4160e0:	bl	41c1e4 <ferror@plt+0x181b4>
  4160e4:	ldr	x8, [x26, #64]
  4160e8:	mov	x28, x0
  4160ec:	add	x9, x8, x24
  4160f0:	ldr	w9, [x9, #16]
  4160f4:	cbz	w9, 4161ac <ferror@plt+0x1217c>
  4160f8:	cmp	w9, #0x3
  4160fc:	b.ne	41610c <ferror@plt+0x120dc>  // b.any
  416100:	add	x10, x8, x24
  416104:	ldrb	w10, [x10, #12]
  416108:	tbnz	w10, #3, 4161ac <ferror@plt+0x1217c>
  41610c:	ldur	x10, [x29, #-24]
  416110:	ldr	w10, [x10]
  416114:	cmp	w10, w22
  416118:	b.gt	416244 <ferror@plt+0x12214>
  41611c:	ldr	x10, [sp, #32]
  416120:	ldr	w10, [x10]
  416124:	sub	w10, w10, #0x1
  416128:	cmp	w10, w22
  41612c:	b.le	416198 <ferror@plt+0x12168>
  416130:	cmp	w9, #0x3
  416134:	b.ne	416144 <ferror@plt+0x12114>  // b.any
  416138:	add	x8, x8, x24
  41613c:	ldrb	w8, [x8, #12]
  416140:	tbnz	w8, #5, 416204 <ferror@plt+0x121d4>
  416144:	ldr	x8, [x25]
  416148:	ldr	x9, [sp, #24]
  41614c:	mov	x20, x25
  416150:	mov	x25, x21
  416154:	mov	w0, #0x10                  	// #16
  416158:	add	x21, x8, x9, lsl #3
  41615c:	ldr	x22, [x21]
  416160:	bl	411ca8 <ferror@plt+0xdc78>
  416164:	mov	x1, x0
  416168:	str	x21, [x0]
  41616c:	mov	x21, x25
  416170:	mov	x25, x20
  416174:	mov	w20, #0x1                   	// #1
  416178:	str	xzr, [x0, #8]
  41617c:	ldr	x0, [x27, #80]
  416180:	bl	40c868 <ferror@plt+0x8838>
  416184:	str	x0, [x27, #80]
  416188:	ldur	x8, [x29, #-24]
  41618c:	ldr	x9, [sp, #16]
  416190:	str	w9, [x8]
  416194:	b	4161b0 <ferror@plt+0x12180>
  416198:	cmp	w9, #0x3
  41619c:	b.ne	416260 <ferror@plt+0x12230>  // b.any
  4161a0:	add	x8, x8, x24
  4161a4:	ldrb	w8, [x8, #12]
  4161a8:	tbz	w8, #5, 416260 <ferror@plt+0x12230>
  4161ac:	mov	x22, xzr
  4161b0:	ldr	x8, [x26, #64]
  4161b4:	mov	x0, x27
  4161b8:	mov	x1, x26
  4161bc:	mov	x3, x22
  4161c0:	add	x2, x8, x24
  4161c4:	mov	x4, x28
  4161c8:	mov	x5, x21
  4161cc:	bl	416590 <ferror@plt+0x12560>
  4161d0:	mov	w22, w0
  4161d4:	mov	x0, x28
  4161d8:	bl	411d58 <ferror@plt+0xdd28>
  4161dc:	cbz	w22, 41628c <ferror@plt+0x1225c>
  4161e0:	ldur	x8, [x29, #-16]
  4161e4:	ldur	w22, [x29, #-8]
  4161e8:	str	w20, [x8]
  4161ec:	ldr	w8, [x26, #72]
  4161f0:	add	x19, x19, #0x1
  4161f4:	cmp	x19, w8, sxtw
  4161f8:	add	x24, x24, #0x30
  4161fc:	b.lt	4160c0 <ferror@plt+0x12090>  // b.tstop
  416200:	b	41623c <ferror@plt+0x1220c>
  416204:	ldr	x8, [x25]
  416208:	ldr	x9, [sp, #24]
  41620c:	add	x9, x8, x9, lsl #3
  416210:	ldr	x22, [x9]
  416214:	ldrb	w8, [x22]
  416218:	cmp	w8, #0x2d
  41621c:	b.eq	4161ac <ferror@plt+0x1217c>  // b.none
  416220:	mov	w0, #0x10                  	// #16
  416224:	str	x9, [sp, #8]
  416228:	bl	411ca8 <ferror@plt+0xdc78>
  41622c:	ldr	x8, [sp, #8]
  416230:	mov	x1, x0
  416234:	str	x8, [x0]
  416238:	b	416178 <ferror@plt+0x12148>
  41623c:	mov	w20, #0x1                   	// #1
  416240:	b	416290 <ferror@plt+0x12260>
  416244:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  416248:	ldr	w1, [x19, #3324]
  41624c:	cbz	w1, 4162b4 <ferror@plt+0x12284>
  416250:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  416254:	add	x3, x3, #0x5e2
  416258:	mov	w2, #0x2                   	// #2
  41625c:	b	416278 <ferror@plt+0x12248>
  416260:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  416264:	ldr	w1, [x19, #3324]
  416268:	cbz	w1, 4162cc <ferror@plt+0x1229c>
  41626c:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  416270:	add	x3, x3, #0x590
  416274:	mov	w2, #0x1                   	// #1
  416278:	mov	x0, x21
  41627c:	mov	x4, x28
  416280:	bl	409050 <ferror@plt+0x5020>
  416284:	mov	x0, x28
  416288:	bl	411d58 <ferror@plt+0xdd28>
  41628c:	mov	w20, wzr
  416290:	mov	w0, w20
  416294:	ldp	x20, x19, [sp, #144]
  416298:	ldp	x22, x21, [sp, #128]
  41629c:	ldp	x24, x23, [sp, #112]
  4162a0:	ldp	x26, x25, [sp, #96]
  4162a4:	ldp	x28, x27, [sp, #80]
  4162a8:	ldp	x29, x30, [sp, #64]
  4162ac:	add	sp, sp, #0xa0
  4162b0:	ret
  4162b4:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  4162b8:	add	x0, x0, #0xc70
  4162bc:	bl	417590 <ferror@plt+0x13560>
  4162c0:	mov	w1, w0
  4162c4:	str	w0, [x19, #3324]
  4162c8:	b	416250 <ferror@plt+0x12220>
  4162cc:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  4162d0:	add	x0, x0, #0xc70
  4162d4:	bl	417590 <ferror@plt+0x13560>
  4162d8:	mov	w1, w0
  4162dc:	str	w0, [x19, #3324]
  4162e0:	b	41626c <ferror@plt+0x1223c>
  4162e4:	cbz	x0, 4162f0 <ferror@plt+0x122c0>
  4162e8:	stp	x1, x2, [x0, #80]
  4162ec:	ret
  4162f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4162f4:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4162f8:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  4162fc:	add	x0, x0, #0xa7f
  416300:	add	x1, x1, #0x21a
  416304:	add	x2, x2, #0xe10
  416308:	b	412a18 <ferror@plt+0xe9e8>
  41630c:	cbz	x0, 416318 <ferror@plt+0x122e8>
  416310:	str	x1, [x0, #96]
  416314:	ret
  416318:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41631c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416320:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  416324:	add	x0, x0, #0xa7f
  416328:	add	x1, x1, #0x272
  41632c:	add	x2, x2, #0xe10
  416330:	b	412a18 <ferror@plt+0xe9e8>
  416334:	cbz	x0, 416380 <ferror@plt+0x12350>
  416338:	stp	x29, x30, [sp, #-48]!
  41633c:	stp	x22, x21, [sp, #16]
  416340:	stp	x20, x19, [sp, #32]
  416344:	ldr	x8, [x0, #48]
  416348:	mov	x19, x3
  41634c:	mov	x20, x2
  416350:	mov	x21, x1
  416354:	mov	x22, x0
  416358:	mov	x29, sp
  41635c:	cbz	x8, 416368 <ferror@plt+0x12338>
  416360:	ldr	x0, [x22, #56]
  416364:	blr	x8
  416368:	stp	x19, x20, [x22, #48]
  41636c:	str	x21, [x22, #40]
  416370:	ldp	x20, x19, [sp, #32]
  416374:	ldp	x22, x21, [sp, #16]
  416378:	ldp	x29, x30, [sp], #48
  41637c:	ret
  416380:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  416384:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416388:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  41638c:	add	x0, x0, #0xa7f
  416390:	add	x1, x1, #0x2b7
  416394:	add	x2, x2, #0xe10
  416398:	b	412a18 <ferror@plt+0xe9e8>
  41639c:	mov	x8, x0
  4163a0:	mov	x0, x1
  4163a4:	mov	x1, x8
  4163a8:	b	40ae50 <ferror@plt+0x6e20>
  4163ac:	cbz	x0, 4163f8 <ferror@plt+0x123c8>
  4163b0:	stp	x29, x30, [sp, #-48]!
  4163b4:	stp	x22, x21, [sp, #16]
  4163b8:	stp	x20, x19, [sp, #32]
  4163bc:	ldr	x8, [x0, #40]
  4163c0:	mov	x19, x3
  4163c4:	mov	x20, x2
  4163c8:	mov	x21, x1
  4163cc:	mov	x22, x0
  4163d0:	mov	x29, sp
  4163d4:	cbz	x8, 4163e0 <ferror@plt+0x123b0>
  4163d8:	ldr	x0, [x22, #48]
  4163dc:	blr	x8
  4163e0:	stp	x19, x20, [x22, #40]
  4163e4:	str	x21, [x22, #32]
  4163e8:	ldp	x20, x19, [sp, #32]
  4163ec:	ldp	x22, x21, [sp, #16]
  4163f0:	ldp	x29, x30, [sp], #48
  4163f4:	ret
  4163f8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4163fc:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416400:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  416404:	add	x0, x0, #0xa7f
  416408:	add	x1, x1, #0x362
  41640c:	add	x2, x2, #0x258
  416410:	b	412a18 <ferror@plt+0xe9e8>
  416414:	cbz	x0, 416454 <ferror@plt+0x12424>
  416418:	stp	x29, x30, [sp, #-32]!
  41641c:	str	x19, [sp, #16]
  416420:	mov	x19, x0
  416424:	mov	x0, x1
  416428:	mov	x29, sp
  41642c:	bl	41c024 <ferror@plt+0x17ff4>
  416430:	mov	x2, x0
  416434:	mov	x0, x19
  416438:	ldr	x19, [sp, #16]
  41643c:	adrp	x1, 416000 <ferror@plt+0x11fd0>
  416440:	adrp	x3, 411000 <ferror@plt+0xcfd0>
  416444:	add	x1, x1, #0x39c
  416448:	add	x3, x3, #0xd58
  41644c:	ldp	x29, x30, [sp], #32
  416450:	b	4163ac <ferror@plt+0x1237c>
  416454:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  416458:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  41645c:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  416460:	add	x0, x0, #0xa7f
  416464:	add	x1, x1, #0x3c7
  416468:	add	x2, x2, #0x258
  41646c:	b	412a18 <ferror@plt+0xe9e8>
  416470:	cbz	x0, 4164a8 <ferror@plt+0x12478>
  416474:	stp	x29, x30, [sp, #-32]!
  416478:	stp	x20, x19, [sp, #16]
  41647c:	mov	x19, x0
  416480:	ldr	x0, [x0, #16]
  416484:	mov	x29, sp
  416488:	mov	x20, x1
  41648c:	bl	411d58 <ferror@plt+0xdd28>
  416490:	mov	x0, x20
  416494:	bl	41c024 <ferror@plt+0x17ff4>
  416498:	str	x0, [x19, #16]
  41649c:	ldp	x20, x19, [sp, #16]
  4164a0:	ldp	x29, x30, [sp], #32
  4164a4:	ret
  4164a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4164ac:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4164b0:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4164b4:	add	x0, x0, #0xa7f
  4164b8:	add	x1, x1, #0x415
  4164bc:	add	x2, x2, #0x258
  4164c0:	b	412a18 <ferror@plt+0xe9e8>
  4164c4:	stp	x29, x30, [sp, #-16]!
  4164c8:	mov	x29, sp
  4164cc:	cbz	x0, 4164dc <ferror@plt+0x124ac>
  4164d0:	ldr	x0, [x0, #16]
  4164d4:	ldp	x29, x30, [sp], #16
  4164d8:	ret
  4164dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4164e0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4164e4:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  4164e8:	add	x0, x0, #0xa7f
  4164ec:	add	x1, x1, #0x458
  4164f0:	add	x2, x2, #0x258
  4164f4:	bl	412a18 <ferror@plt+0xe9e8>
  4164f8:	mov	x0, xzr
  4164fc:	b	4164d4 <ferror@plt+0x124a4>
  416500:	cbz	x0, 416538 <ferror@plt+0x12508>
  416504:	stp	x29, x30, [sp, #-32]!
  416508:	stp	x20, x19, [sp, #16]
  41650c:	mov	x19, x0
  416510:	ldr	x0, [x0, #24]
  416514:	mov	x29, sp
  416518:	mov	x20, x1
  41651c:	bl	411d58 <ferror@plt+0xdd28>
  416520:	mov	x0, x20
  416524:	bl	41c024 <ferror@plt+0x17ff4>
  416528:	str	x0, [x19, #24]
  41652c:	ldp	x20, x19, [sp, #16]
  416530:	ldp	x29, x30, [sp], #32
  416534:	ret
  416538:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41653c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416540:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  416544:	add	x0, x0, #0xa7f
  416548:	add	x1, x1, #0x494
  41654c:	add	x2, x2, #0x258
  416550:	b	412a18 <ferror@plt+0xe9e8>
  416554:	stp	x29, x30, [sp, #-16]!
  416558:	mov	x29, sp
  41655c:	cbz	x0, 41656c <ferror@plt+0x1253c>
  416560:	ldr	x0, [x0, #24]
  416564:	ldp	x29, x30, [sp], #16
  416568:	ret
  41656c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  416570:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416574:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  416578:	add	x0, x0, #0xa7f
  41657c:	add	x1, x1, #0x4db
  416580:	add	x2, x2, #0x258
  416584:	bl	412a18 <ferror@plt+0xe9e8>
  416588:	mov	x0, xzr
  41658c:	b	416564 <ferror@plt+0x12534>
  416590:	sub	sp, sp, #0x60
  416594:	stp	x29, x30, [sp, #24]
  416598:	stp	x24, x23, [sp, #48]
  41659c:	stp	x22, x21, [sp, #64]
  4165a0:	stp	x20, x19, [sp, #80]
  4165a4:	ldr	w8, [x2, #16]
  4165a8:	mov	x21, x5
  4165ac:	mov	x20, x4
  4165b0:	mov	x22, x3
  4165b4:	mov	x19, x2
  4165b8:	mov	x24, x1
  4165bc:	mov	x23, x0
  4165c0:	str	d8, [sp, #16]
  4165c4:	str	x25, [sp, #40]
  4165c8:	add	x29, sp, #0x10
  4165cc:	cbz	x3, 41663c <ferror@plt+0x1260c>
  4165d0:	cmp	w8, #0x8
  4165d4:	b.hi	416afc <ferror@plt+0x12acc>  // b.pmore
  4165d8:	adrp	x9, 43a000 <ferror@plt+0x35fd0>
  4165dc:	mov	w8, w8
  4165e0:	add	x9, x9, #0xc67
  4165e4:	adr	x10, 4165f4 <ferror@plt+0x125c4>
  4165e8:	ldrb	w11, [x9, x8]
  4165ec:	add	x10, x10, x11, lsl #2
  4165f0:	br	x10
  4165f4:	mov	x1, #0xffffffffffffffff    	// #-1
  4165f8:	mov	x0, x22
  4165fc:	mov	x2, xzr
  416600:	mov	x3, xzr
  416604:	mov	x4, x21
  416608:	bl	43077c <ferror@plt+0x2c74c>
  41660c:	cbz	x0, 4168c4 <ferror@plt+0x12894>
  416610:	ldr	x2, [x19, #24]
  416614:	mov	x20, x0
  416618:	mov	w1, #0x1                   	// #1
  41661c:	mov	x0, x23
  416620:	mov	w22, #0x1                   	// #1
  416624:	bl	416b48 <ferror@plt+0x12b18>
  416628:	mov	x21, x0
  41662c:	ldr	x0, [x0, #24]
  416630:	bl	411d58 <ferror@plt+0xdd28>
  416634:	ldr	x8, [x19, #24]
  416638:	b	4166dc <ferror@plt+0x126ac>
  41663c:	cbz	w8, 416684 <ferror@plt+0x12654>
  416640:	cmp	w8, #0x3
  416644:	b.ne	416b20 <ferror@plt+0x12af0>  // b.any
  416648:	ldrb	w8, [x19, #12]
  41664c:	mov	w9, #0x28                  	// #40
  416650:	tst	w8, w9
  416654:	b.eq	416b20 <ferror@plt+0x12af0>  // b.none
  416658:	ldr	w8, [x19, #12]
  41665c:	tbnz	w8, #5, 41676c <ferror@plt+0x1273c>
  416660:	tbnz	w8, #3, 41676c <ferror@plt+0x1273c>
  416664:	tbnz	w8, #4, 4168a4 <ferror@plt+0x12874>
  416668:	mov	x1, #0xffffffffffffffff    	// #-1
  41666c:	mov	x0, x22
  416670:	mov	x2, xzr
  416674:	mov	x3, xzr
  416678:	mov	x4, x21
  41667c:	bl	43077c <ferror@plt+0x2c74c>
  416680:	b	4168ac <ferror@plt+0x1287c>
  416684:	ldr	x2, [x19, #24]
  416688:	mov	x0, x23
  41668c:	mov	w1, wzr
  416690:	bl	416b48 <ferror@plt+0x12b18>
  416694:	ldr	w8, [x19, #12]
  416698:	ldr	x9, [x19, #24]
  41669c:	mov	w22, #0x1                   	// #1
  4166a0:	bic	w8, w22, w8, lsr #2
  4166a4:	str	w8, [x9]
  4166a8:	b	4169dc <ferror@plt+0x129ac>
  4166ac:	mov	x0, x22
  4166b0:	bl	41c024 <ferror@plt+0x17ff4>
  4166b4:	ldr	x2, [x19, #24]
  4166b8:	mov	x20, x0
  4166bc:	mov	w1, #0x4                   	// #4
  4166c0:	mov	x0, x23
  4166c4:	bl	416b48 <ferror@plt+0x12b18>
  4166c8:	mov	x21, x0
  4166cc:	ldr	x0, [x0, #24]
  4166d0:	bl	411d58 <ferror@plt+0xdd28>
  4166d4:	ldr	x8, [x19, #24]
  4166d8:	mov	w22, #0x1                   	// #1
  4166dc:	ldr	x8, [x8]
  4166e0:	stp	x8, x20, [x21, #16]
  4166e4:	ldr	x8, [x19, #24]
  4166e8:	str	x20, [x8]
  4166ec:	b	4169dc <ferror@plt+0x129ac>
  4166f0:	bl	403f30 <__errno_location@plt>
  4166f4:	mov	x25, x0
  4166f8:	str	wzr, [x0]
  4166fc:	add	x1, sp, #0x8
  416700:	mov	x0, x22
  416704:	mov	w2, wzr
  416708:	bl	403be0 <strtol@plt>
  41670c:	ldrb	w8, [x22]
  416710:	cbz	w8, 416878 <ferror@plt+0x12848>
  416714:	ldr	x8, [sp, #8]
  416718:	ldrb	w8, [x8]
  41671c:	cbnz	w8, 416878 <ferror@plt+0x12848>
  416720:	mov	x24, x0
  416724:	cmp	x0, w24, sxtw
  416728:	b.ne	416a0c <ferror@plt+0x129dc>  // b.any
  41672c:	ldr	w8, [x25]
  416730:	cmp	w8, #0x22
  416734:	b.eq	416a0c <ferror@plt+0x129dc>  // b.none
  416738:	ldr	x2, [x19, #24]
  41673c:	mov	w1, #0x2                   	// #2
  416740:	mov	x0, x23
  416744:	bl	416b48 <ferror@plt+0x12b18>
  416748:	ldr	x8, [x19, #24]
  41674c:	mov	w22, #0x1                   	// #1
  416750:	ldr	w8, [x8]
  416754:	str	w8, [x0, #16]
  416758:	ldr	x8, [x19, #24]
  41675c:	str	w24, [x8]
  416760:	b	4169dc <ferror@plt+0x129ac>
  416764:	ldr	w8, [x19, #12]
  416768:	tbz	w8, #3, 416664 <ferror@plt+0x12634>
  41676c:	mov	x23, xzr
  416770:	cbz	x23, 4168b4 <ferror@plt+0x12884>
  416774:	b	4168cc <ferror@plt+0x1289c>
  416778:	bl	403f30 <__errno_location@plt>
  41677c:	mov	x24, x0
  416780:	str	wzr, [x0]
  416784:	add	x1, sp, #0x8
  416788:	mov	x0, x22
  41678c:	bl	41c404 <ferror@plt+0x183d4>
  416790:	ldrb	w8, [x22]
  416794:	cbz	w8, 4167a4 <ferror@plt+0x12774>
  416798:	ldr	x8, [sp, #8]
  41679c:	ldrb	w8, [x8]
  4167a0:	cbz	w8, 41696c <ferror@plt+0x1293c>
  4167a4:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  4167a8:	ldr	w1, [x19, #3324]
  4167ac:	cbz	w1, 416a9c <ferror@plt+0x12a6c>
  4167b0:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  4167b4:	add	x3, x3, #0x648
  4167b8:	b	41688c <ferror@plt+0x1285c>
  4167bc:	mov	x1, #0xffffffffffffffff    	// #-1
  4167c0:	mov	x0, x22
  4167c4:	mov	x2, xzr
  4167c8:	mov	x3, xzr
  4167cc:	mov	x4, x21
  4167d0:	bl	43077c <ferror@plt+0x2c74c>
  4167d4:	cbz	x0, 4168c4 <ferror@plt+0x12894>
  4167d8:	ldr	x2, [x19, #24]!
  4167dc:	mov	x20, x0
  4167e0:	mov	w1, #0x5                   	// #5
  4167e4:	mov	x0, x23
  4167e8:	bl	416b48 <ferror@plt+0x12b18>
  4167ec:	ldrsw	x8, [x0, #24]
  4167f0:	mov	x21, x0
  4167f4:	cbz	w8, 416990 <ferror@plt+0x12960>
  4167f8:	ldr	x0, [x21, #32]
  4167fc:	add	x1, x8, #0x2
  416800:	mov	w2, #0x8                   	// #8
  416804:	bl	411ef4 <ferror@plt+0xdec4>
  416808:	b	4169a4 <ferror@plt+0x12974>
  41680c:	mov	x0, x22
  416810:	bl	41c024 <ferror@plt+0x17ff4>
  416814:	ldr	x2, [x19, #24]!
  416818:	mov	x21, x0
  41681c:	mov	w1, #0x5                   	// #5
  416820:	mov	x0, x23
  416824:	bl	416b48 <ferror@plt+0x12b18>
  416828:	ldrsw	x8, [x0, #24]
  41682c:	mov	x20, x0
  416830:	cbz	w8, 416928 <ferror@plt+0x128f8>
  416834:	ldr	x0, [x20, #32]
  416838:	add	x1, x8, #0x2
  41683c:	mov	w2, #0x8                   	// #8
  416840:	bl	411ef4 <ferror@plt+0xdec4>
  416844:	b	41693c <ferror@plt+0x1290c>
  416848:	bl	403f30 <__errno_location@plt>
  41684c:	mov	x25, x0
  416850:	str	wzr, [x0]
  416854:	add	x1, sp, #0x8
  416858:	mov	x0, x22
  41685c:	mov	w2, wzr
  416860:	bl	41c640 <ferror@plt+0x18610>
  416864:	ldrb	w8, [x22]
  416868:	cbz	w8, 416878 <ferror@plt+0x12848>
  41686c:	ldr	x8, [sp, #8]
  416870:	ldrb	w8, [x8]
  416874:	cbz	w8, 416a00 <ferror@plt+0x129d0>
  416878:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  41687c:	ldr	w1, [x19, #3324]
  416880:	cbz	w1, 416a84 <ferror@plt+0x12a54>
  416884:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  416888:	add	x3, x3, #0x5fa
  41688c:	mov	w2, #0x1                   	// #1
  416890:	mov	x0, x21
  416894:	mov	x4, x22
  416898:	mov	x5, x20
  41689c:	bl	409050 <ferror@plt+0x5020>
  4168a0:	b	4168c4 <ferror@plt+0x12894>
  4168a4:	mov	x0, x22
  4168a8:	bl	41c024 <ferror@plt+0x17ff4>
  4168ac:	mov	x23, x0
  4168b0:	cbnz	x23, 4168cc <ferror@plt+0x1289c>
  4168b4:	ldr	w8, [x19, #12]
  4168b8:	mov	w9, #0x28                  	// #40
  4168bc:	and	w8, w8, w9
  4168c0:	cbnz	w8, 4168cc <ferror@plt+0x1289c>
  4168c4:	mov	w22, wzr
  4168c8:	b	4169dc <ferror@plt+0x129ac>
  4168cc:	ldr	x8, [x19, #24]
  4168d0:	ldr	x2, [x24, #32]
  4168d4:	mov	x0, x20
  4168d8:	mov	x1, x23
  4168dc:	mov	x3, x21
  4168e0:	blr	x8
  4168e4:	mov	w22, w0
  4168e8:	cbz	x21, 41691c <ferror@plt+0x128ec>
  4168ec:	cbnz	w22, 41691c <ferror@plt+0x128ec>
  4168f0:	ldr	x8, [x21]
  4168f4:	cbnz	x8, 41691c <ferror@plt+0x128ec>
  4168f8:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  4168fc:	ldr	w1, [x19, #3324]
  416900:	cbz	w1, 416ab4 <ferror@plt+0x12a84>
  416904:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  416908:	add	x3, x3, #0x5e2
  41690c:	mov	w2, #0x2                   	// #2
  416910:	mov	x0, x21
  416914:	mov	x4, x20
  416918:	bl	409050 <ferror@plt+0x5020>
  41691c:	mov	x0, x23
  416920:	bl	411d58 <ferror@plt+0xdd28>
  416924:	b	4169dc <ferror@plt+0x129ac>
  416928:	ldr	x8, [x19]
  41692c:	mov	w0, #0x10                  	// #16
  416930:	ldr	x8, [x8]
  416934:	str	x8, [x20, #16]
  416938:	bl	411be4 <ferror@plt+0xdbb4>
  41693c:	ldrsw	x8, [x20, #24]
  416940:	str	x0, [x20, #32]
  416944:	str	x21, [x0, x8, lsl #3]
  416948:	ldr	x8, [x20, #32]
  41694c:	ldrsw	x9, [x20, #24]
  416950:	add	x8, x8, x9, lsl #3
  416954:	str	xzr, [x8, #8]
  416958:	ldr	w8, [x20, #24]
  41695c:	ldr	x9, [x20, #32]
  416960:	add	w8, w8, #0x1
  416964:	str	w8, [x20, #24]
  416968:	b	4169d0 <ferror@plt+0x129a0>
  41696c:	ldr	w8, [x24]
  416970:	cmp	w8, #0x22
  416974:	b.ne	416a24 <ferror@plt+0x129f4>  // b.any
  416978:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  41697c:	ldr	w1, [x19, #3324]
  416980:	cbz	w1, 416ae4 <ferror@plt+0x12ab4>
  416984:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  416988:	add	x3, x3, #0x66e
  41698c:	b	41688c <ferror@plt+0x1285c>
  416990:	ldr	x8, [x19]
  416994:	mov	w0, #0x10                  	// #16
  416998:	ldr	x8, [x8]
  41699c:	str	x8, [x21, #16]
  4169a0:	bl	411be4 <ferror@plt+0xdbb4>
  4169a4:	ldrsw	x8, [x21, #24]
  4169a8:	str	x0, [x21, #32]
  4169ac:	str	x20, [x0, x8, lsl #3]
  4169b0:	ldr	x8, [x21, #32]
  4169b4:	ldrsw	x9, [x21, #24]
  4169b8:	add	x8, x8, x9, lsl #3
  4169bc:	str	xzr, [x8, #8]
  4169c0:	ldr	w8, [x21, #24]
  4169c4:	ldr	x9, [x21, #32]
  4169c8:	add	w8, w8, #0x1
  4169cc:	str	w8, [x21, #24]
  4169d0:	ldr	x8, [x19]
  4169d4:	mov	w22, #0x1                   	// #1
  4169d8:	str	x9, [x8]
  4169dc:	mov	w0, w22
  4169e0:	ldp	x20, x19, [sp, #80]
  4169e4:	ldp	x22, x21, [sp, #64]
  4169e8:	ldp	x24, x23, [sp, #48]
  4169ec:	ldr	x25, [sp, #40]
  4169f0:	ldp	x29, x30, [sp, #24]
  4169f4:	ldr	d8, [sp, #16]
  4169f8:	add	sp, sp, #0x60
  4169fc:	ret
  416a00:	ldr	w8, [x25]
  416a04:	cmp	w8, #0x22
  416a08:	b.ne	416a54 <ferror@plt+0x12a24>  // b.any
  416a0c:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  416a10:	ldr	w1, [x19, #3324]
  416a14:	cbz	w1, 416acc <ferror@plt+0x12a9c>
  416a18:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  416a1c:	add	x3, x3, #0x621
  416a20:	b	41688c <ferror@plt+0x1285c>
  416a24:	ldr	x2, [x19, #24]
  416a28:	mov	w1, #0x7                   	// #7
  416a2c:	mov	x0, x23
  416a30:	mov	v8.16b, v0.16b
  416a34:	bl	416b48 <ferror@plt+0x12b18>
  416a38:	ldr	x8, [x19, #24]
  416a3c:	mov	w22, #0x1                   	// #1
  416a40:	ldr	x8, [x8]
  416a44:	str	x8, [x0, #16]
  416a48:	ldr	x8, [x19, #24]
  416a4c:	str	d8, [x8]
  416a50:	b	4169dc <ferror@plt+0x129ac>
  416a54:	ldr	x2, [x19, #24]
  416a58:	mov	x24, x0
  416a5c:	mov	w1, #0x8                   	// #8
  416a60:	mov	x0, x23
  416a64:	bl	416b48 <ferror@plt+0x12b18>
  416a68:	ldr	x8, [x19, #24]
  416a6c:	mov	w22, #0x1                   	// #1
  416a70:	ldr	x8, [x8]
  416a74:	str	x8, [x0, #16]
  416a78:	ldr	x8, [x19, #24]
  416a7c:	str	x24, [x8]
  416a80:	b	4169dc <ferror@plt+0x129ac>
  416a84:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  416a88:	add	x0, x0, #0xc70
  416a8c:	bl	417590 <ferror@plt+0x13560>
  416a90:	mov	w1, w0
  416a94:	str	w0, [x19, #3324]
  416a98:	b	416884 <ferror@plt+0x12854>
  416a9c:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  416aa0:	add	x0, x0, #0xc70
  416aa4:	bl	417590 <ferror@plt+0x13560>
  416aa8:	mov	w1, w0
  416aac:	str	w0, [x19, #3324]
  416ab0:	b	4167b0 <ferror@plt+0x12780>
  416ab4:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  416ab8:	add	x0, x0, #0xc70
  416abc:	bl	417590 <ferror@plt+0x13560>
  416ac0:	mov	w1, w0
  416ac4:	str	w0, [x19, #3324]
  416ac8:	b	416904 <ferror@plt+0x128d4>
  416acc:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  416ad0:	add	x0, x0, #0xc70
  416ad4:	bl	417590 <ferror@plt+0x13560>
  416ad8:	mov	w1, w0
  416adc:	str	w0, [x19, #3324]
  416ae0:	b	416a18 <ferror@plt+0x129e8>
  416ae4:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  416ae8:	add	x0, x0, #0xc70
  416aec:	bl	417590 <ferror@plt+0x13560>
  416af0:	mov	w1, w0
  416af4:	str	w0, [x19, #3324]
  416af8:	b	416984 <ferror@plt+0x12954>
  416afc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  416b00:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416b04:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  416b08:	add	x0, x0, #0xa7f
  416b0c:	add	x1, x1, #0x55e
  416b10:	add	x3, x3, #0x5a8
  416b14:	mov	w2, #0x548                 	// #1352
  416b18:	mov	x4, xzr
  416b1c:	bl	421e64 <ferror@plt+0x1de34>
  416b20:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  416b24:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416b28:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  416b2c:	adrp	x4, 43b000 <ferror@plt+0x36fd0>
  416b30:	add	x0, x0, #0xa7f
  416b34:	add	x1, x1, #0x55e
  416b38:	add	x3, x3, #0x5a8
  416b3c:	add	x4, x4, #0x5b2
  416b40:	mov	w2, #0x478                 	// #1144
  416b44:	bl	421e64 <ferror@plt+0x1de34>
  416b48:	stp	x29, x30, [sp, #-48]!
  416b4c:	stp	x22, x21, [sp, #16]
  416b50:	stp	x20, x19, [sp, #32]
  416b54:	ldr	x8, [x0, #72]
  416b58:	mov	x20, x2
  416b5c:	mov	x19, x0
  416b60:	mov	w21, w1
  416b64:	mov	x29, sp
  416b68:	cbz	x8, 416b84 <ferror@plt+0x12b54>
  416b6c:	ldr	x22, [x8]
  416b70:	ldr	x9, [x22, #8]
  416b74:	cmp	x9, x20
  416b78:	b.eq	416ba8 <ferror@plt+0x12b78>  // b.none
  416b7c:	ldr	x8, [x8, #8]
  416b80:	cbnz	x8, 416b6c <ferror@plt+0x12b3c>
  416b84:	mov	w0, #0x28                  	// #40
  416b88:	bl	411ca8 <ferror@plt+0xdc78>
  416b8c:	str	w21, [x0]
  416b90:	str	x20, [x0, #8]
  416b94:	mov	x22, x0
  416b98:	ldr	x0, [x19, #72]
  416b9c:	mov	x1, x22
  416ba0:	bl	40c868 <ferror@plt+0x8838>
  416ba4:	str	x0, [x19, #72]
  416ba8:	mov	x0, x22
  416bac:	ldp	x20, x19, [sp, #32]
  416bb0:	ldp	x22, x21, [sp, #16]
  416bb4:	ldp	x29, x30, [sp], #48
  416bb8:	ret
  416bbc:	sub	sp, sp, #0x30
  416bc0:	stp	x20, x19, [sp, #32]
  416bc4:	mov	x19, x0
  416bc8:	stp	x29, x30, [sp, #16]
  416bcc:	add	x29, sp, #0x10
  416bd0:	cbz	x0, 416d14 <ferror@plt+0x12ce4>
  416bd4:	mov	x8, x2
  416bd8:	cbz	x2, 416d34 <ferror@plt+0x12d04>
  416bdc:	ldr	w9, [x19, #8]
  416be0:	cmp	w9, w1
  416be4:	b.hi	416bf4 <ferror@plt+0x12bc4>  // b.pmore
  416be8:	ldr	w9, [x19, #12]
  416bec:	cmp	w9, w1
  416bf0:	b.cs	416c0c <ferror@plt+0x12bdc>  // b.hs, b.nlast
  416bf4:	mov	w19, wzr
  416bf8:	mov	w0, w19
  416bfc:	ldp	x20, x19, [sp, #32]
  416c00:	ldp	x29, x30, [sp, #16]
  416c04:	add	sp, sp, #0x30
  416c08:	ret
  416c0c:	ldr	w9, [x19]
  416c10:	cmp	w9, #0x4
  416c14:	b.hi	416c40 <ferror@plt+0x12c10>  // b.pmore
  416c18:	adrp	x10, 43b000 <ferror@plt+0x36fd0>
  416c1c:	add	x10, x10, #0x7a6
  416c20:	adr	x11, 416c30 <ferror@plt+0x12c00>
  416c24:	ldrb	w12, [x10, x9]
  416c28:	add	x11, x11, x12, lsl #2
  416c2c:	br	x11
  416c30:	ldr	x0, [x19, #16]
  416c34:	sub	x2, x29, #0x4
  416c38:	mov	x1, x8
  416c3c:	b	416c70 <ferror@plt+0x12c40>
  416c40:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  416c44:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416c48:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  416c4c:	add	x0, x0, #0xa7f
  416c50:	add	x1, x1, #0x7b8
  416c54:	add	x2, x2, #0x814
  416c58:	bl	412a18 <ferror@plt+0xe9e8>
  416c5c:	b	416bf4 <ferror@plt+0x12bc4>
  416c60:	cbz	x3, 416ce0 <ferror@plt+0x12cb0>
  416c64:	ldr	x0, [x19, #16]
  416c68:	sub	x2, x29, #0x4
  416c6c:	mov	x1, x3
  416c70:	bl	416d50 <ferror@plt+0x12d20>
  416c74:	mov	w19, w0
  416c78:	b	416bf8 <ferror@plt+0x12bc8>
  416c7c:	ldr	w2, [x19, #4]
  416c80:	cmp	w2, w1
  416c84:	b.eq	416cc0 <ferror@plt+0x12c90>  // b.none
  416c88:	cbz	w2, 416cd8 <ferror@plt+0x12ca8>
  416c8c:	ldr	x0, [x19, #16]
  416c90:	mov	x1, x8
  416c94:	bl	4038b0 <strncmp@plt>
  416c98:	b	416ccc <ferror@plt+0x12c9c>
  416c9c:	ldr	w9, [x19, #4]
  416ca0:	cbz	w9, 416cd8 <ferror@plt+0x12ca8>
  416ca4:	ldr	x0, [x19, #16]
  416ca8:	sub	w9, w1, w9
  416cac:	add	x1, x8, x9
  416cb0:	b	416cc8 <ferror@plt+0x12c98>
  416cb4:	ldr	w9, [x19, #4]
  416cb8:	cmp	w9, w1
  416cbc:	b.ne	416bf4 <ferror@plt+0x12bc4>  // b.any
  416cc0:	ldr	x0, [x19, #16]
  416cc4:	mov	x1, x8
  416cc8:	bl	403b70 <strcmp@plt>
  416ccc:	cmp	w0, #0x0
  416cd0:	cset	w19, eq  // eq = none
  416cd4:	b	416bf8 <ferror@plt+0x12bc8>
  416cd8:	mov	w19, #0x1                   	// #1
  416cdc:	b	416bf8 <ferror@plt+0x12bc8>
  416ce0:	mov	w1, w1
  416ce4:	mov	x0, x8
  416ce8:	bl	4276b4 <ferror@plt+0x23684>
  416cec:	ldr	x8, [x19, #16]
  416cf0:	mov	x20, x0
  416cf4:	sub	x2, x29, #0x4
  416cf8:	mov	x1, x20
  416cfc:	mov	x0, x8
  416d00:	bl	416d50 <ferror@plt+0x12d20>
  416d04:	mov	w19, w0
  416d08:	mov	x0, x20
  416d0c:	bl	411d58 <ferror@plt+0xdd28>
  416d10:	b	416bf8 <ferror@plt+0x12bc8>
  416d14:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  416d18:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416d1c:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  416d20:	add	x0, x0, #0xa7f
  416d24:	add	x1, x1, #0x7b8
  416d28:	add	x2, x2, #0x806
  416d2c:	bl	412a18 <ferror@plt+0xe9e8>
  416d30:	b	416bf8 <ferror@plt+0x12bc8>
  416d34:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  416d38:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  416d3c:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  416d40:	add	x0, x0, #0xa7f
  416d44:	add	x1, x1, #0x7b8
  416d48:	add	x2, x2, #0xf20
  416d4c:	b	416c58 <ferror@plt+0x12c28>
  416d50:	sub	sp, sp, #0x50
  416d54:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  416d58:	stp	x22, x21, [sp, #48]
  416d5c:	ldr	x22, [x8, #2328]
  416d60:	stp	x24, x23, [sp, #32]
  416d64:	stp	x20, x19, [sp, #64]
  416d68:	mov	x20, x2
  416d6c:	mov	x19, x1
  416d70:	mov	x21, x0
  416d74:	mov	w23, #0x1                   	// #1
  416d78:	stp	x29, x30, [sp, #16]
  416d7c:	add	x29, sp, #0x10
  416d80:	ldrb	w8, [x21], #1
  416d84:	cmp	w8, #0x2a
  416d88:	b.eq	416dac <ferror@plt+0x12d7c>  // b.none
  416d8c:	cmp	w8, #0x3f
  416d90:	b.eq	416e30 <ferror@plt+0x12e00>  // b.none
  416d94:	cbz	w8, 416e68 <ferror@plt+0x12e38>
  416d98:	ldrb	w9, [x19]
  416d9c:	cmp	w8, w9
  416da0:	b.ne	416e4c <ferror@plt+0x12e1c>  // b.any
  416da4:	add	x19, x19, #0x1
  416da8:	b	416d80 <ferror@plt+0x12d50>
  416dac:	str	w23, [x20]
  416db0:	ldrb	w24, [x21], #1
  416db4:	cmp	w24, #0x2a
  416db8:	b.eq	416db0 <ferror@plt+0x12d80>  // b.none
  416dbc:	cbz	w24, 416e44 <ferror@plt+0x12e14>
  416dc0:	cmp	w24, #0x3f
  416dc4:	b.ne	416ddc <ferror@plt+0x12dac>  // b.any
  416dc8:	ldrb	w8, [x19]
  416dcc:	cbz	x8, 416e4c <ferror@plt+0x12e1c>
  416dd0:	ldrb	w8, [x22, x8]
  416dd4:	add	x19, x19, x8
  416dd8:	b	416db0 <ferror@plt+0x12d80>
  416ddc:	stur	wzr, [x29, #-4]
  416de0:	ldrb	w8, [x19]
  416de4:	cmp	w24, w8
  416de8:	b.eq	416e04 <ferror@plt+0x12dd4>  // b.none
  416dec:	tst	w8, #0xff
  416df0:	b.eq	416e4c <ferror@plt+0x12e1c>  // b.none
  416df4:	and	x8, x8, #0xff
  416df8:	ldrb	w8, [x22, x8]
  416dfc:	add	x19, x19, x8
  416e00:	b	416de0 <ferror@plt+0x12db0>
  416e04:	add	x19, x19, #0x1
  416e08:	sub	x2, x29, #0x4
  416e0c:	mov	x0, x21
  416e10:	mov	x1, x19
  416e14:	bl	416d50 <ferror@plt+0x12d20>
  416e18:	cbnz	w0, 416e44 <ferror@plt+0x12e14>
  416e1c:	ldur	w8, [x29, #-4]
  416e20:	cbnz	w8, 416e4c <ferror@plt+0x12e1c>
  416e24:	ldrb	w8, [x19]
  416e28:	cbnz	w8, 416ddc <ferror@plt+0x12dac>
  416e2c:	b	416d80 <ferror@plt+0x12d50>
  416e30:	ldrb	w8, [x19]
  416e34:	cbz	x8, 416e4c <ferror@plt+0x12e1c>
  416e38:	ldrb	w8, [x22, x8]
  416e3c:	add	x19, x19, x8
  416e40:	b	416d80 <ferror@plt+0x12d50>
  416e44:	mov	w0, #0x1                   	// #1
  416e48:	b	416e50 <ferror@plt+0x12e20>
  416e4c:	mov	w0, wzr
  416e50:	ldp	x20, x19, [sp, #64]
  416e54:	ldp	x22, x21, [sp, #48]
  416e58:	ldp	x24, x23, [sp, #32]
  416e5c:	ldp	x29, x30, [sp, #16]
  416e60:	add	sp, sp, #0x50
  416e64:	ret
  416e68:	ldrb	w8, [x19]
  416e6c:	cmp	w8, #0x0
  416e70:	cset	w0, eq  // eq = none
  416e74:	b	416e50 <ferror@plt+0x12e20>
  416e78:	stp	d9, d8, [sp, #-112]!
  416e7c:	stp	x29, x30, [sp, #16]
  416e80:	str	x27, [sp, #32]
  416e84:	stp	x26, x25, [sp, #48]
  416e88:	stp	x24, x23, [sp, #64]
  416e8c:	stp	x22, x21, [sp, #80]
  416e90:	stp	x20, x19, [sp, #96]
  416e94:	mov	x29, sp
  416e98:	cbz	x0, 4170f4 <ferror@plt+0x130c4>
  416e9c:	mov	x21, x0
  416ea0:	mov	w0, #0x18                  	// #24
  416ea4:	bl	411be4 <ferror@plt+0xdbb4>
  416ea8:	mov	x19, x0
  416eac:	mov	x0, x21
  416eb0:	bl	403550 <strlen@plt>
  416eb4:	str	w0, [x19, #4]
  416eb8:	add	w0, w0, #0x1
  416ebc:	str	xzr, [x19, #8]
  416ec0:	bl	411be4 <ferror@plt+0xdbb4>
  416ec4:	adrp	x9, 43b000 <ferror@plt+0x36fd0>
  416ec8:	ldr	d8, [x9, #1968]
  416ecc:	mov	x20, x0
  416ed0:	mov	w8, wzr
  416ed4:	mov	w27, wzr
  416ed8:	mov	w26, wzr
  416edc:	mov	w25, #0xffffffff            	// #-1
  416ee0:	movi	v9.2s, #0x1
  416ee4:	mov	w24, #0xffffffff            	// #-1
  416ee8:	mov	w23, #0xffffffff            	// #-1
  416eec:	mov	w22, #0xffffffff            	// #-1
  416ef0:	str	x0, [x19, #16]
  416ef4:	ldrb	w9, [x21]
  416ef8:	cmp	w9, #0x2a
  416efc:	b.eq	416f68 <ferror@plt+0x12f38>  // b.none
  416f00:	cmp	w9, #0x3f
  416f04:	b.eq	416f7c <ferror@plt+0x12f4c>  // b.none
  416f08:	cbz	w9, 416fb4 <ferror@plt+0x12f84>
  416f0c:	cbz	w27, 416f4c <ferror@plt+0x12f1c>
  416f10:	add	w8, w27, w26
  416f14:	mov	w2, w27
  416f18:	mov	w1, #0x3f                  	// #63
  416f1c:	mov	x0, x20
  416f20:	sub	w25, w8, #0x1
  416f24:	bl	403900 <memset@plt>
  416f28:	mov	w8, w26
  416f2c:	mov	w9, w27
  416f30:	cmp	w24, #0x0
  416f34:	add	x20, x20, #0x1
  416f38:	csel	w24, w8, w24, lt  // lt = tstop
  416f3c:	subs	w9, w9, #0x1
  416f40:	add	w8, w8, #0x1
  416f44:	b.ne	416f30 <ferror@plt+0x12f00>  // b.any
  416f48:	add	w26, w27, w26
  416f4c:	ldr	d0, [x19, #8]
  416f50:	mov	w8, wzr
  416f54:	mov	w27, wzr
  416f58:	add	v0.2s, v0.2s, v9.2s
  416f5c:	str	d0, [x19, #8]
  416f60:	ldrb	w9, [x21]
  416f64:	b	416fa4 <ferror@plt+0x12f74>
  416f68:	cbz	w8, 416f90 <ferror@plt+0x12f60>
  416f6c:	ldr	w9, [x19, #4]
  416f70:	sub	w9, w9, #0x1
  416f74:	str	w9, [x19, #4]
  416f78:	b	416fac <ferror@plt+0x12f7c>
  416f7c:	ldr	d0, [x19, #8]
  416f80:	add	w27, w27, #0x1
  416f84:	add	v0.2s, v0.2s, v8.2s
  416f88:	str	d0, [x19, #8]
  416f8c:	b	416fac <ferror@plt+0x12f7c>
  416f90:	cmp	w22, #0x0
  416f94:	mov	w8, #0x1                   	// #1
  416f98:	csel	w22, w26, w22, lt  // lt = tstop
  416f9c:	mov	w9, #0x2a                  	// #42
  416fa0:	mov	w23, w26
  416fa4:	strb	w9, [x20], #1
  416fa8:	add	w26, w26, #0x1
  416fac:	add	x21, x21, #0x1
  416fb0:	b	416ef4 <ferror@plt+0x12ec4>
  416fb4:	cbz	w27, 416fe0 <ferror@plt+0x12fb0>
  416fb8:	mov	w2, w27
  416fbc:	mov	w1, #0x3f                  	// #63
  416fc0:	mov	x0, x20
  416fc4:	bl	403900 <memset@plt>
  416fc8:	cmp	w24, #0x0
  416fcc:	csel	w24, w26, w24, lt  // lt = tstop
  416fd0:	subs	w27, w27, #0x1
  416fd4:	add	x20, x20, #0x1
  416fd8:	b.ne	416fc8 <ferror@plt+0x12f98>  // b.any
  416fdc:	mov	w25, w26
  416fe0:	cmp	w22, #0x0
  416fe4:	cset	w8, ge  // ge = tcont
  416fe8:	cmp	w22, w23
  416fec:	cset	w9, ne  // ne = any
  416ff0:	and	w8, w8, w9
  416ff4:	strb	wzr, [x20]
  416ff8:	tbnz	w22, #31, 417004 <ferror@plt+0x12fd4>
  416ffc:	mov	w9, #0xffffffff            	// #-1
  417000:	str	w9, [x19, #12]
  417004:	cmp	w24, #0x0
  417008:	cset	w9, ge  // ge = tcont
  41700c:	orr	w8, w8, w9
  417010:	tbz	w8, #0, 41702c <ferror@plt+0x12ffc>
  417014:	ldr	w8, [x19, #4]
  417018:	sub	w9, w8, #0x1
  41701c:	tbz	w22, #31, 417094 <ferror@plt+0x13064>
  417020:	sub	w9, w9, w25
  417024:	mov	w22, w24
  417028:	b	417098 <ferror@plt+0x13068>
  41702c:	ldr	x20, [x19, #16]
  417030:	ldrb	w8, [x20]
  417034:	cmp	w8, #0x2a
  417038:	b.ne	417064 <ferror@plt+0x13034>  // b.any
  41703c:	ldr	w8, [x19, #4]
  417040:	mov	w9, #0x3                   	// #3
  417044:	add	x1, x20, #0x1
  417048:	mov	x0, x20
  41704c:	sub	w21, w8, #0x1
  417050:	mov	x2, x21
  417054:	stp	w9, w21, [x19]
  417058:	bl	403500 <memmove@plt>
  41705c:	strb	wzr, [x20, w21, uxtw]
  417060:	b	4170c4 <ferror@plt+0x13094>
  417064:	ldr	w8, [x19, #4]
  417068:	cbz	w8, 41708c <ferror@plt+0x1305c>
  41706c:	sub	w9, w8, #0x1
  417070:	ldrb	w10, [x20, w9, uxtw]
  417074:	cmp	w10, #0x2a
  417078:	b.ne	41708c <ferror@plt+0x1305c>  // b.any
  41707c:	mov	w8, #0x2                   	// #2
  417080:	stp	w8, w9, [x19]
  417084:	strb	wzr, [x20, x9]
  417088:	b	4170c4 <ferror@plt+0x13094>
  41708c:	tbnz	w22, #31, 4170e8 <ferror@plt+0x130b8>
  417090:	sub	w9, w8, #0x1
  417094:	sub	w9, w9, w23
  417098:	cmp	w9, w22
  41709c:	cset	w9, gt
  4170a0:	str	w9, [x19]
  4170a4:	b.le	4170c4 <ferror@plt+0x13094>
  4170a8:	ldr	x20, [x19, #16]
  4170ac:	mov	w1, w8
  4170b0:	mov	x0, x20
  4170b4:	bl	4276b4 <ferror@plt+0x23684>
  4170b8:	str	x0, [x19, #16]
  4170bc:	mov	x0, x20
  4170c0:	bl	411d58 <ferror@plt+0xdd28>
  4170c4:	mov	x0, x19
  4170c8:	ldp	x20, x19, [sp, #96]
  4170cc:	ldp	x22, x21, [sp, #80]
  4170d0:	ldp	x24, x23, [sp, #64]
  4170d4:	ldp	x26, x25, [sp, #48]
  4170d8:	ldr	x27, [sp, #32]
  4170dc:	ldp	x29, x30, [sp, #16]
  4170e0:	ldp	d9, d8, [sp], #112
  4170e4:	ret
  4170e8:	mov	w8, #0x4                   	// #4
  4170ec:	str	w8, [x19]
  4170f0:	b	4170c4 <ferror@plt+0x13094>
  4170f4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4170f8:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4170fc:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  417100:	add	x0, x0, #0xa7f
  417104:	add	x1, x1, #0x835
  417108:	add	x2, x2, #0xb59
  41710c:	bl	412a18 <ferror@plt+0xe9e8>
  417110:	mov	x19, xzr
  417114:	b	4170c4 <ferror@plt+0x13094>
  417118:	cbz	x0, 417144 <ferror@plt+0x13114>
  41711c:	stp	x29, x30, [sp, #-32]!
  417120:	str	x19, [sp, #16]
  417124:	mov	x19, x0
  417128:	ldr	x0, [x0, #16]
  41712c:	mov	x29, sp
  417130:	bl	411d58 <ferror@plt+0xdd28>
  417134:	mov	x0, x19
  417138:	ldr	x19, [sp, #16]
  41713c:	ldp	x29, x30, [sp], #32
  417140:	b	411d58 <ferror@plt+0xdd28>
  417144:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417148:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  41714c:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417150:	add	x0, x0, #0xa7f
  417154:	add	x1, x1, #0x865
  417158:	add	x2, x2, #0x806
  41715c:	b	412a18 <ferror@plt+0xe9e8>
  417160:	stp	x29, x30, [sp, #-16]!
  417164:	mov	x29, sp
  417168:	cbz	x0, 4171a8 <ferror@plt+0x13178>
  41716c:	cbz	x1, 4171c4 <ferror@plt+0x13194>
  417170:	ldr	w8, [x0, #4]
  417174:	ldr	w9, [x1, #4]
  417178:	cmp	w8, w9
  41717c:	b.ne	4171e0 <ferror@plt+0x131b0>  // b.any
  417180:	ldr	w8, [x0]
  417184:	ldr	w9, [x1]
  417188:	cmp	w8, w9
  41718c:	b.ne	4171e0 <ferror@plt+0x131b0>  // b.any
  417190:	ldr	x0, [x0, #16]
  417194:	ldr	x1, [x1, #16]
  417198:	bl	403b70 <strcmp@plt>
  41719c:	cmp	w0, #0x0
  4171a0:	cset	w0, eq  // eq = none
  4171a4:	b	4171e4 <ferror@plt+0x131b4>
  4171a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4171ac:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4171b0:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4171b4:	add	x0, x0, #0xa7f
  4171b8:	add	x1, x1, #0x88e
  4171bc:	add	x2, x2, #0x8cc
  4171c0:	b	4171dc <ferror@plt+0x131ac>
  4171c4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4171c8:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4171cc:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4171d0:	add	x0, x0, #0xa7f
  4171d4:	add	x1, x1, #0x88e
  4171d8:	add	x2, x2, #0x8db
  4171dc:	bl	412a18 <ferror@plt+0xe9e8>
  4171e0:	mov	w0, wzr
  4171e4:	ldp	x29, x30, [sp], #16
  4171e8:	ret
  4171ec:	stp	x29, x30, [sp, #-32]!
  4171f0:	stp	x20, x19, [sp, #16]
  4171f4:	mov	x29, sp
  4171f8:	cbz	x0, 41722c <ferror@plt+0x131fc>
  4171fc:	mov	x19, x1
  417200:	cbz	x1, 417248 <ferror@plt+0x13218>
  417204:	mov	x20, x0
  417208:	mov	x0, x19
  41720c:	bl	403550 <strlen@plt>
  417210:	mov	x1, x0
  417214:	mov	x0, x20
  417218:	mov	x2, x19
  41721c:	ldp	x20, x19, [sp, #16]
  417220:	mov	x3, xzr
  417224:	ldp	x29, x30, [sp], #32
  417228:	b	416bbc <ferror@plt+0x12b8c>
  41722c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417230:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417234:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417238:	add	x0, x0, #0xa7f
  41723c:	add	x1, x1, #0x8ea
  417240:	add	x2, x2, #0x806
  417244:	b	417260 <ferror@plt+0x13230>
  417248:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41724c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417250:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  417254:	add	x0, x0, #0xa7f
  417258:	add	x1, x1, #0x8ea
  41725c:	add	x2, x2, #0xf20
  417260:	bl	412a18 <ferror@plt+0xe9e8>
  417264:	ldp	x20, x19, [sp, #16]
  417268:	mov	w0, wzr
  41726c:	ldp	x29, x30, [sp], #32
  417270:	ret
  417274:	stp	x29, x30, [sp, #-32]!
  417278:	stp	x20, x19, [sp, #16]
  41727c:	mov	x29, sp
  417280:	cbz	x0, 4172cc <ferror@plt+0x1329c>
  417284:	mov	x19, x1
  417288:	cbz	x1, 4172e8 <ferror@plt+0x132b8>
  41728c:	bl	416e78 <ferror@plt+0x12e48>
  417290:	mov	x20, x0
  417294:	mov	x0, x19
  417298:	bl	403550 <strlen@plt>
  41729c:	mov	x1, x0
  4172a0:	mov	x0, x20
  4172a4:	mov	x2, x19
  4172a8:	mov	x3, xzr
  4172ac:	bl	416bbc <ferror@plt+0x12b8c>
  4172b0:	mov	w19, w0
  4172b4:	mov	x0, x20
  4172b8:	bl	417118 <ferror@plt+0x130e8>
  4172bc:	mov	w0, w19
  4172c0:	ldp	x20, x19, [sp, #16]
  4172c4:	ldp	x29, x30, [sp], #32
  4172c8:	ret
  4172cc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4172d0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4172d4:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  4172d8:	add	x0, x0, #0xa7f
  4172dc:	add	x1, x1, #0x929
  4172e0:	add	x2, x2, #0xb59
  4172e4:	b	417300 <ferror@plt+0x132d0>
  4172e8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4172ec:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4172f0:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  4172f4:	add	x0, x0, #0xa7f
  4172f8:	add	x1, x1, #0x929
  4172fc:	add	x2, x2, #0xf20
  417300:	bl	412a18 <ferror@plt+0xe9e8>
  417304:	mov	w0, wzr
  417308:	b	4172c0 <ferror@plt+0x13290>
  41730c:	mov	w1, w1
  417310:	b	403850 <poll@plt>
  417314:	stp	x29, x30, [sp, #-32]!
  417318:	str	x19, [sp, #16]
  41731c:	mov	x19, x0
  417320:	mov	x29, sp
  417324:	cbz	x0, 417360 <ferror@plt+0x13330>
  417328:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41732c:	add	x0, x0, #0xd00
  417330:	bl	42a994 <ferror@plt+0x26964>
  417334:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  417338:	ldr	x0, [x8, #3336]
  41733c:	cbz	x0, 417350 <ferror@plt+0x13320>
  417340:	mov	x1, x19
  417344:	bl	40b878 <ferror@plt+0x7848>
  417348:	mov	x19, x0
  41734c:	b	417354 <ferror@plt+0x13324>
  417350:	mov	w19, wzr
  417354:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  417358:	add	x0, x0, #0xd00
  41735c:	bl	42aa50 <ferror@plt+0x26a20>
  417360:	mov	w0, w19
  417364:	ldr	x19, [sp, #16]
  417368:	ldp	x29, x30, [sp], #32
  41736c:	ret
  417370:	cbz	x0, 4173b8 <ferror@plt+0x13388>
  417374:	stp	x29, x30, [sp, #-32]!
  417378:	stp	x20, x19, [sp, #16]
  41737c:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  417380:	add	x20, x20, #0xd00
  417384:	mov	x19, x0
  417388:	mov	x0, x20
  41738c:	mov	x29, sp
  417390:	bl	42a994 <ferror@plt+0x26964>
  417394:	mov	w1, #0x1                   	// #1
  417398:	mov	x0, x19
  41739c:	bl	4173bc <ferror@plt+0x1338c>
  4173a0:	mov	w19, w0
  4173a4:	mov	x0, x20
  4173a8:	bl	42aa50 <ferror@plt+0x26a20>
  4173ac:	mov	w0, w19
  4173b0:	ldp	x20, x19, [sp, #16]
  4173b4:	ldp	x29, x30, [sp], #32
  4173b8:	ret
  4173bc:	stp	x29, x30, [sp, #-64]!
  4173c0:	stp	x22, x21, [sp, #32]
  4173c4:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  4173c8:	ldr	x8, [x22, #3336]
  4173cc:	stp	x20, x19, [sp, #48]
  4173d0:	mov	w21, w1
  4173d4:	mov	x19, x0
  4173d8:	stp	x24, x23, [sp, #16]
  4173dc:	mov	x29, sp
  4173e0:	cbz	x8, 4173f8 <ferror@plt+0x133c8>
  4173e4:	mov	x0, x8
  4173e8:	mov	x1, x19
  4173ec:	bl	40b878 <ferror@plt+0x7848>
  4173f0:	mov	x20, x0
  4173f4:	cbnz	w20, 417550 <ferror@plt+0x13520>
  4173f8:	cbz	w21, 417478 <ferror@plt+0x13448>
  4173fc:	mov	x0, x19
  417400:	bl	403550 <strlen@plt>
  417404:	add	x20, x0, #0x1
  417408:	cmp	x20, #0x7fd
  41740c:	b.cc	417420 <ferror@plt+0x133f0>  // b.lo, b.ul, b.last
  417410:	mov	x0, x19
  417414:	bl	41c024 <ferror@plt+0x17ff4>
  417418:	mov	x19, x0
  41741c:	b	417478 <ferror@plt+0x13448>
  417420:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  417424:	ldr	x0, [x21, #3360]
  417428:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  41742c:	cbz	x0, 417444 <ferror@plt+0x13414>
  417430:	ldrsw	x24, [x23, #3368]
  417434:	mov	w8, #0xff8                 	// #4088
  417438:	sub	x8, x8, x24
  41743c:	cmp	x8, x20
  417440:	b.cs	417458 <ferror@plt+0x13428>  // b.hs, b.nlast
  417444:	mov	w0, #0xff8                 	// #4088
  417448:	bl	411be4 <ferror@plt+0xdbb4>
  41744c:	mov	w24, wzr
  417450:	str	x0, [x21, #3360]
  417454:	str	wzr, [x23, #3368]
  417458:	add	x21, x0, w24, sxtw
  41745c:	mov	x0, x21
  417460:	mov	x1, x19
  417464:	mov	x2, x20
  417468:	bl	4034e0 <memcpy@plt>
  41746c:	add	w8, w24, w20
  417470:	mov	x19, x21
  417474:	str	w8, [x23, #3368]
  417478:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  41747c:	ldrsw	x8, [x21, #3344]
  417480:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  417484:	tst	w8, #0x7ff
  417488:	b.ne	4174d4 <ferror@plt+0x134a4>  // b.any
  41748c:	add	x0, x8, #0x800
  417490:	mov	w1, #0x8                   	// #8
  417494:	bl	411e40 <ferror@plt+0xde10>
  417498:	ldrsw	x24, [x21, #3344]
  41749c:	mov	x20, x0
  4174a0:	cbz	w24, 4174b8 <ferror@plt+0x13488>
  4174a4:	ldr	x1, [x23, #3352]
  4174a8:	lsl	x2, x24, #3
  4174ac:	mov	x0, x20
  4174b0:	bl	4034e0 <memcpy@plt>
  4174b4:	b	4174bc <ferror@plt+0x1348c>
  4174b8:	mov	x24, xzr
  4174bc:	add	x0, x20, x24, lsl #3
  4174c0:	mov	w2, #0x4000                	// #16384
  4174c4:	mov	w1, wzr
  4174c8:	bl	403900 <memset@plt>
  4174cc:	str	x20, [x23, #3352]
  4174d0:	dmb	ish
  4174d4:	ldr	x8, [x22, #3336]
  4174d8:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  4174dc:	add	x24, x24, #0xd10
  4174e0:	cbnz	x8, 417520 <ferror@plt+0x134f0>
  4174e4:	ldr	w8, [x21, #3344]
  4174e8:	cbnz	w8, 417568 <ferror@plt+0x13538>
  4174ec:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  4174f0:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  4174f4:	add	x0, x0, #0x638
  4174f8:	add	x1, x1, #0x61c
  4174fc:	bl	40b07c <ferror@plt+0x704c>
  417500:	ldr	x8, [x23, #3352]
  417504:	ldrsw	x9, [x21, #3344]
  417508:	str	x0, [x22, #3336]
  41750c:	str	xzr, [x8, x9, lsl #3]
  417510:	ldaxr	w8, [x24]
  417514:	add	w8, w8, #0x1
  417518:	stlxr	w9, w8, [x24]
  41751c:	cbnz	w9, 417510 <ferror@plt+0x134e0>
  417520:	ldr	w20, [x21, #3344]
  417524:	ldr	x8, [x23, #3352]
  417528:	mov	x1, x19
  41752c:	mov	x2, x20
  417530:	str	x19, [x8, w20, uxtw #3]
  417534:	dmb	ish
  417538:	ldr	x0, [x22, #3336]
  41753c:	bl	40bafc <ferror@plt+0x7acc>
  417540:	ldaxr	w8, [x24]
  417544:	add	w8, w8, #0x1
  417548:	stlxr	w9, w8, [x24]
  41754c:	cbnz	w9, 417540 <ferror@plt+0x13510>
  417550:	mov	w0, w20
  417554:	ldp	x20, x19, [sp, #48]
  417558:	ldp	x22, x21, [sp, #32]
  41755c:	ldp	x24, x23, [sp, #16]
  417560:	ldp	x29, x30, [sp], #64
  417564:	ret
  417568:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41756c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417570:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  417574:	adrp	x4, 43b000 <ferror@plt+0x36fd0>
  417578:	add	x0, x0, #0xa7f
  41757c:	add	x1, x1, #0x967
  417580:	add	x3, x3, #0x970
  417584:	add	x4, x4, #0x97a
  417588:	mov	w2, #0x122                 	// #290
  41758c:	bl	421e64 <ferror@plt+0x1de34>
  417590:	cbz	x0, 4175d8 <ferror@plt+0x135a8>
  417594:	stp	x29, x30, [sp, #-32]!
  417598:	stp	x20, x19, [sp, #16]
  41759c:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  4175a0:	add	x20, x20, #0xd00
  4175a4:	mov	x19, x0
  4175a8:	mov	x0, x20
  4175ac:	mov	x29, sp
  4175b0:	bl	42a994 <ferror@plt+0x26964>
  4175b4:	mov	x0, x19
  4175b8:	mov	w1, wzr
  4175bc:	bl	4173bc <ferror@plt+0x1338c>
  4175c0:	mov	w19, w0
  4175c4:	mov	x0, x20
  4175c8:	bl	42aa50 <ferror@plt+0x26a20>
  4175cc:	mov	w0, w19
  4175d0:	ldp	x20, x19, [sp, #16]
  4175d4:	ldp	x29, x30, [sp], #32
  4175d8:	ret
  4175dc:	dmb	ish
  4175e0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4175e4:	ldr	w8, [x8, #3344]
  4175e8:	dmb	ish
  4175ec:	cmp	w8, w0
  4175f0:	b.ls	417604 <ferror@plt+0x135d4>  // b.plast
  4175f4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4175f8:	ldr	x8, [x8, #3352]
  4175fc:	ldr	x0, [x8, w0, uxtw #3]
  417600:	ret
  417604:	mov	x0, xzr
  417608:	ret
  41760c:	stp	x29, x30, [sp, #-32]!
  417610:	stp	x20, x19, [sp, #16]
  417614:	mov	x19, x0
  417618:	mov	x29, sp
  41761c:	cbz	x0, 417650 <ferror@plt+0x13620>
  417620:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  417624:	add	x20, x20, #0xd00
  417628:	mov	x0, x20
  41762c:	bl	42a994 <ferror@plt+0x26964>
  417630:	mov	w1, #0x1                   	// #1
  417634:	mov	x0, x19
  417638:	bl	4173bc <ferror@plt+0x1338c>
  41763c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  417640:	ldr	x8, [x8, #3352]
  417644:	ldr	x19, [x8, w0, uxtw #3]
  417648:	mov	x0, x20
  41764c:	bl	42aa50 <ferror@plt+0x26a20>
  417650:	mov	x0, x19
  417654:	ldp	x20, x19, [sp, #16]
  417658:	ldp	x29, x30, [sp], #32
  41765c:	ret
  417660:	stp	x29, x30, [sp, #-32]!
  417664:	stp	x20, x19, [sp, #16]
  417668:	mov	x19, x0
  41766c:	mov	x29, sp
  417670:	cbz	x0, 4176a4 <ferror@plt+0x13674>
  417674:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  417678:	add	x20, x20, #0xd00
  41767c:	mov	x0, x20
  417680:	bl	42a994 <ferror@plt+0x26964>
  417684:	mov	x0, x19
  417688:	mov	w1, wzr
  41768c:	bl	4173bc <ferror@plt+0x1338c>
  417690:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  417694:	ldr	x8, [x8, #3352]
  417698:	ldr	x19, [x8, w0, uxtw #3]
  41769c:	mov	x0, x20
  4176a0:	bl	42aa50 <ferror@plt+0x26a20>
  4176a4:	mov	x0, x19
  4176a8:	ldp	x20, x19, [sp, #16]
  4176ac:	ldp	x29, x30, [sp], #32
  4176b0:	ret
  4176b4:	mov	w0, #0x18                  	// #24
  4176b8:	b	41a71c <ferror@plt+0x166ec>
  4176bc:	cbz	x0, 4176ec <ferror@plt+0x136bc>
  4176c0:	stp	x29, x30, [sp, #-32]!
  4176c4:	str	x19, [sp, #16]
  4176c8:	mov	x19, x0
  4176cc:	ldr	x0, [x0]
  4176d0:	mov	x29, sp
  4176d4:	bl	40c744 <ferror@plt+0x8714>
  4176d8:	mov	x1, x19
  4176dc:	ldr	x19, [sp, #16]
  4176e0:	mov	w0, #0x18                  	// #24
  4176e4:	ldp	x29, x30, [sp], #32
  4176e8:	b	41a7a0 <ferror@plt+0x16770>
  4176ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4176f0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4176f4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4176f8:	add	x0, x0, #0xa7f
  4176fc:	add	x1, x1, #0x98c
  417700:	add	x2, x2, #0x9a8
  417704:	b	412a18 <ferror@plt+0xe9e8>
  417708:	stp	x29, x30, [sp, #-32]!
  41770c:	mov	x2, xzr
  417710:	str	x19, [sp, #16]
  417714:	mov	x29, sp
  417718:	mov	x19, x0
  41771c:	bl	417730 <ferror@plt+0x13700>
  417720:	mov	x0, x19
  417724:	ldr	x19, [sp, #16]
  417728:	ldp	x29, x30, [sp], #32
  41772c:	b	4176bc <ferror@plt+0x1368c>
  417730:	stp	x29, x30, [sp, #-48]!
  417734:	str	x21, [sp, #16]
  417738:	stp	x20, x19, [sp, #32]
  41773c:	mov	x29, sp
  417740:	cbz	x0, 41777c <ferror@plt+0x1374c>
  417744:	mov	x20, x1
  417748:	cbz	x1, 417798 <ferror@plt+0x13768>
  41774c:	ldr	x8, [x0]
  417750:	cbz	x8, 41776c <ferror@plt+0x1373c>
  417754:	mov	x19, x2
  417758:	ldp	x0, x21, [x8]
  41775c:	mov	x1, x19
  417760:	blr	x20
  417764:	mov	x8, x21
  417768:	cbnz	x21, 417758 <ferror@plt+0x13728>
  41776c:	ldp	x20, x19, [sp, #32]
  417770:	ldr	x21, [sp, #16]
  417774:	ldp	x29, x30, [sp], #48
  417778:	ret
  41777c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417780:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417784:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417788:	add	x0, x0, #0xa7f
  41778c:	add	x1, x1, #0xa74
  417790:	add	x2, x2, #0x9a8
  417794:	b	4177b0 <ferror@plt+0x13780>
  417798:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41779c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4177a0:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4177a4:	add	x0, x0, #0xa7f
  4177a8:	add	x1, x1, #0xa74
  4177ac:	add	x2, x2, #0xb53
  4177b0:	ldp	x20, x19, [sp, #32]
  4177b4:	ldr	x21, [sp, #16]
  4177b8:	ldp	x29, x30, [sp], #48
  4177bc:	b	412a18 <ferror@plt+0xe9e8>
  4177c0:	cbz	x0, 4177d0 <ferror@plt+0x137a0>
  4177c4:	stp	xzr, xzr, [x0]
  4177c8:	str	wzr, [x0, #16]
  4177cc:	ret
  4177d0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4177d4:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4177d8:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4177dc:	add	x0, x0, #0xa7f
  4177e0:	add	x1, x1, #0x9b6
  4177e4:	add	x2, x2, #0x9a8
  4177e8:	b	412a18 <ferror@plt+0xe9e8>
  4177ec:	cbz	x0, 41781c <ferror@plt+0x137ec>
  4177f0:	stp	x29, x30, [sp, #-32]!
  4177f4:	str	x19, [sp, #16]
  4177f8:	mov	x19, x0
  4177fc:	ldr	x0, [x0]
  417800:	mov	x29, sp
  417804:	bl	40c744 <ferror@plt+0x8714>
  417808:	stp	xzr, xzr, [x19]
  41780c:	str	wzr, [x19, #16]
  417810:	ldr	x19, [sp, #16]
  417814:	ldp	x29, x30, [sp], #32
  417818:	ret
  41781c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417820:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417824:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417828:	add	x0, x0, #0xa7f
  41782c:	add	x1, x1, #0x9d2
  417830:	add	x2, x2, #0x9a8
  417834:	b	412a18 <ferror@plt+0xe9e8>
  417838:	stp	x29, x30, [sp, #-16]!
  41783c:	mov	x29, sp
  417840:	cbz	x0, 417858 <ferror@plt+0x13828>
  417844:	ldr	x8, [x0]
  417848:	cmp	x8, #0x0
  41784c:	cset	w0, eq  // eq = none
  417850:	ldp	x29, x30, [sp], #16
  417854:	ret
  417858:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41785c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417860:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417864:	add	x0, x0, #0xa7f
  417868:	add	x1, x1, #0x9ef
  41786c:	add	x2, x2, #0x9a8
  417870:	bl	412a18 <ferror@plt+0xe9e8>
  417874:	mov	w0, #0x1                   	// #1
  417878:	b	417850 <ferror@plt+0x13820>
  41787c:	stp	x29, x30, [sp, #-16]!
  417880:	mov	x29, sp
  417884:	cbz	x0, 417894 <ferror@plt+0x13864>
  417888:	ldr	w0, [x0, #16]
  41788c:	ldp	x29, x30, [sp], #16
  417890:	ret
  417894:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417898:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  41789c:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4178a0:	add	x0, x0, #0xa7f
  4178a4:	add	x1, x1, #0xa13
  4178a8:	add	x2, x2, #0x9a8
  4178ac:	bl	412a18 <ferror@plt+0xe9e8>
  4178b0:	mov	w0, wzr
  4178b4:	b	41788c <ferror@plt+0x1385c>
  4178b8:	cbz	x0, 4178e8 <ferror@plt+0x138b8>
  4178bc:	stp	x29, x30, [sp, #-32]!
  4178c0:	str	x19, [sp, #16]
  4178c4:	mov	x19, x0
  4178c8:	ldr	x0, [x0]
  4178cc:	mov	x29, sp
  4178d0:	str	x0, [x19, #8]
  4178d4:	bl	40ce04 <ferror@plt+0x8dd4>
  4178d8:	str	x0, [x19]
  4178dc:	ldr	x19, [sp, #16]
  4178e0:	ldp	x29, x30, [sp], #32
  4178e4:	ret
  4178e8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4178ec:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4178f0:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4178f4:	add	x0, x0, #0xa7f
  4178f8:	add	x1, x1, #0xa36
  4178fc:	add	x2, x2, #0x9a8
  417900:	b	412a18 <ferror@plt+0xe9e8>
  417904:	stp	x29, x30, [sp, #-32]!
  417908:	stp	x20, x19, [sp, #16]
  41790c:	mov	x19, x0
  417910:	mov	x29, sp
  417914:	cbz	x0, 417950 <ferror@plt+0x13920>
  417918:	mov	w0, #0x18                  	// #24
  41791c:	bl	41a71c <ferror@plt+0x166ec>
  417920:	ldr	x20, [x19]
  417924:	mov	x19, x0
  417928:	cbz	x20, 417940 <ferror@plt+0x13910>
  41792c:	ldr	x1, [x20]
  417930:	mov	x0, x19
  417934:	bl	417970 <ferror@plt+0x13940>
  417938:	ldr	x20, [x20, #8]
  41793c:	cbnz	x20, 41792c <ferror@plt+0x138fc>
  417940:	mov	x0, x19
  417944:	ldp	x20, x19, [sp, #16]
  417948:	ldp	x29, x30, [sp], #32
  41794c:	ret
  417950:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417954:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417958:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  41795c:	add	x0, x0, #0xa7f
  417960:	add	x1, x1, #0xa55
  417964:	add	x2, x2, #0x9a8
  417968:	bl	412a18 <ferror@plt+0xe9e8>
  41796c:	b	417940 <ferror@plt+0x13910>
  417970:	cbz	x0, 4179bc <ferror@plt+0x1398c>
  417974:	stp	x29, x30, [sp, #-32]!
  417978:	str	x19, [sp, #16]
  41797c:	mov	x19, x0
  417980:	ldr	x0, [x0, #8]
  417984:	mov	x29, sp
  417988:	bl	40c7f0 <ferror@plt+0x87c0>
  41798c:	str	x0, [x19, #8]
  417990:	ldr	x8, [x0, #8]
  417994:	cbz	x8, 4179a0 <ferror@plt+0x13970>
  417998:	str	x8, [x19, #8]
  41799c:	b	4179a4 <ferror@plt+0x13974>
  4179a0:	str	x0, [x19]
  4179a4:	ldr	w8, [x19, #16]
  4179a8:	add	w8, w8, #0x1
  4179ac:	str	w8, [x19, #16]
  4179b0:	ldr	x19, [sp, #16]
  4179b4:	ldp	x29, x30, [sp], #32
  4179b8:	ret
  4179bc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4179c0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4179c4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4179c8:	add	x0, x0, #0xa7f
  4179cc:	add	x1, x1, #0xc1d
  4179d0:	add	x2, x2, #0x9a8
  4179d4:	b	412a18 <ferror@plt+0xe9e8>
  4179d8:	stp	x29, x30, [sp, #-16]!
  4179dc:	mov	x29, sp
  4179e0:	cbz	x0, 4179f0 <ferror@plt+0x139c0>
  4179e4:	ldr	x0, [x0]
  4179e8:	ldp	x29, x30, [sp], #16
  4179ec:	b	40ce88 <ferror@plt+0x8e58>
  4179f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4179f4:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4179f8:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4179fc:	add	x0, x0, #0xa7f
  417a00:	add	x1, x1, #0xaa4
  417a04:	add	x2, x2, #0x9a8
  417a08:	bl	412a18 <ferror@plt+0xe9e8>
  417a0c:	mov	x0, xzr
  417a10:	ldp	x29, x30, [sp], #16
  417a14:	ret
  417a18:	stp	x29, x30, [sp, #-16]!
  417a1c:	mov	x29, sp
  417a20:	cbz	x0, 417a34 <ferror@plt+0x13a04>
  417a24:	cbz	x2, 417a50 <ferror@plt+0x13a20>
  417a28:	ldr	x0, [x0]
  417a2c:	ldp	x29, x30, [sp], #16
  417a30:	b	40cea4 <ferror@plt+0x8e74>
  417a34:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417a38:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417a3c:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417a40:	add	x0, x0, #0xa7f
  417a44:	add	x1, x1, #0xad1
  417a48:	add	x2, x2, #0x9a8
  417a4c:	b	417a68 <ferror@plt+0x13a38>
  417a50:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417a54:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417a58:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417a5c:	add	x0, x0, #0xa7f
  417a60:	add	x1, x1, #0xad1
  417a64:	add	x2, x2, #0xb53
  417a68:	bl	412a18 <ferror@plt+0xe9e8>
  417a6c:	mov	x0, xzr
  417a70:	ldp	x29, x30, [sp], #16
  417a74:	ret
  417a78:	cbz	x0, 417ab0 <ferror@plt+0x13a80>
  417a7c:	cbz	x1, 417acc <ferror@plt+0x13a9c>
  417a80:	stp	x29, x30, [sp, #-32]!
  417a84:	str	x19, [sp, #16]
  417a88:	mov	x19, x0
  417a8c:	ldr	x0, [x0]
  417a90:	mov	x29, sp
  417a94:	bl	40d1f4 <ferror@plt+0x91c4>
  417a98:	str	x0, [x19]
  417a9c:	bl	40c848 <ferror@plt+0x8818>
  417aa0:	str	x0, [x19, #8]
  417aa4:	ldr	x19, [sp, #16]
  417aa8:	ldp	x29, x30, [sp], #32
  417aac:	ret
  417ab0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417ab4:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417ab8:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417abc:	add	x0, x0, #0xa7f
  417ac0:	add	x1, x1, #0xb13
  417ac4:	add	x2, x2, #0x9a8
  417ac8:	b	412a18 <ferror@plt+0xe9e8>
  417acc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417ad0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417ad4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417ad8:	add	x0, x0, #0xa7f
  417adc:	add	x1, x1, #0xb13
  417ae0:	add	x2, x2, #0xb4b
  417ae4:	b	412a18 <ferror@plt+0xe9e8>
  417ae8:	cbz	x0, 417b2c <ferror@plt+0x13afc>
  417aec:	stp	x29, x30, [sp, #-32]!
  417af0:	str	x19, [sp, #16]
  417af4:	mov	x19, x0
  417af8:	ldr	x0, [x0]
  417afc:	mov	x29, sp
  417b00:	bl	40c868 <ferror@plt+0x8838>
  417b04:	ldr	x8, [x19, #8]
  417b08:	str	x0, [x19]
  417b0c:	cbnz	x8, 417b14 <ferror@plt+0x13ae4>
  417b10:	str	x0, [x19, #8]
  417b14:	ldr	w8, [x19, #16]
  417b18:	add	w8, w8, #0x1
  417b1c:	str	w8, [x19, #16]
  417b20:	ldr	x19, [sp, #16]
  417b24:	ldp	x29, x30, [sp], #32
  417b28:	ret
  417b2c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417b30:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417b34:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417b38:	add	x0, x0, #0xa7f
  417b3c:	add	x1, x1, #0xb60
  417b40:	add	x2, x2, #0x9a8
  417b44:	b	412a18 <ferror@plt+0xe9e8>
  417b48:	stp	x29, x30, [sp, #-32]!
  417b4c:	stp	x20, x19, [sp, #16]
  417b50:	mov	x29, sp
  417b54:	cbz	x0, 417ba8 <ferror@plt+0x13b78>
  417b58:	mov	x19, x1
  417b5c:	mov	x20, x0
  417b60:	tbnz	w2, #31, 417b94 <ferror@plt+0x13b64>
  417b64:	ldr	w8, [x20, #16]
  417b68:	cmp	w8, w2
  417b6c:	b.ls	417b94 <ferror@plt+0x13b64>  // b.plast
  417b70:	mov	x0, x20
  417b74:	mov	w1, w2
  417b78:	bl	417c40 <ferror@plt+0x13c10>
  417b7c:	mov	x1, x0
  417b80:	mov	x0, x20
  417b84:	mov	x2, x19
  417b88:	ldp	x20, x19, [sp, #16]
  417b8c:	ldp	x29, x30, [sp], #32
  417b90:	b	417bcc <ferror@plt+0x13b9c>
  417b94:	mov	x0, x20
  417b98:	mov	x1, x19
  417b9c:	ldp	x20, x19, [sp, #16]
  417ba0:	ldp	x29, x30, [sp], #32
  417ba4:	b	417970 <ferror@plt+0x13940>
  417ba8:	ldp	x20, x19, [sp, #16]
  417bac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417bb0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417bb4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417bb8:	add	x0, x0, #0xa7f
  417bbc:	add	x1, x1, #0xb8b
  417bc0:	add	x2, x2, #0x9a8
  417bc4:	ldp	x29, x30, [sp], #32
  417bc8:	b	412a18 <ferror@plt+0xe9e8>
  417bcc:	cbz	x0, 417c08 <ferror@plt+0x13bd8>
  417bd0:	cbz	x1, 417c24 <ferror@plt+0x13bf4>
  417bd4:	stp	x29, x30, [sp, #-32]!
  417bd8:	str	x19, [sp, #16]
  417bdc:	mov	x19, x0
  417be0:	ldr	x0, [x0]
  417be4:	mov	x29, sp
  417be8:	bl	40c9c4 <ferror@plt+0x8994>
  417bec:	ldr	w8, [x19, #16]
  417bf0:	str	x0, [x19]
  417bf4:	add	w8, w8, #0x1
  417bf8:	str	w8, [x19, #16]
  417bfc:	ldr	x19, [sp, #16]
  417c00:	ldp	x29, x30, [sp], #32
  417c04:	ret
  417c08:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417c0c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417c10:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417c14:	add	x0, x0, #0xa7f
  417c18:	add	x1, x1, #0xfdd
  417c1c:	add	x2, x2, #0x9a8
  417c20:	b	412a18 <ferror@plt+0xe9e8>
  417c24:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417c28:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417c2c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  417c30:	add	x0, x0, #0xa7f
  417c34:	add	x1, x1, #0xfdd
  417c38:	add	x2, x2, #0x15
  417c3c:	b	412a18 <ferror@plt+0xe9e8>
  417c40:	stp	x29, x30, [sp, #-16]!
  417c44:	mov	x29, sp
  417c48:	cbz	x0, 417c98 <ferror@plt+0x13c68>
  417c4c:	ldr	w8, [x0, #16]
  417c50:	cmp	w8, w1
  417c54:	b.ls	417cb4 <ferror@plt+0x13c84>  // b.plast
  417c58:	cmp	w1, w8, lsr #1
  417c5c:	b.ls	417c80 <ferror@plt+0x13c50>  // b.plast
  417c60:	ldr	x0, [x0, #8]
  417c64:	mvn	w9, w1
  417c68:	adds	w8, w8, w9
  417c6c:	b.eq	417cb8 <ferror@plt+0x13c88>  // b.none
  417c70:	ldr	x0, [x0, #16]
  417c74:	subs	w8, w8, #0x1
  417c78:	b.ne	417c70 <ferror@plt+0x13c40>  // b.any
  417c7c:	b	417cb8 <ferror@plt+0x13c88>
  417c80:	ldr	x0, [x0]
  417c84:	cbz	w1, 417cb8 <ferror@plt+0x13c88>
  417c88:	ldr	x0, [x0, #8]
  417c8c:	subs	w1, w1, #0x1
  417c90:	b.ne	417c88 <ferror@plt+0x13c58>  // b.any
  417c94:	b	417cb8 <ferror@plt+0x13c88>
  417c98:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417c9c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417ca0:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417ca4:	add	x0, x0, #0xa7f
  417ca8:	add	x1, x1, #0xe2d
  417cac:	add	x2, x2, #0x9a8
  417cb0:	bl	412a18 <ferror@plt+0xe9e8>
  417cb4:	mov	x0, xzr
  417cb8:	ldp	x29, x30, [sp], #16
  417cbc:	ret
  417cc0:	cbz	x0, 417d08 <ferror@plt+0x13cd8>
  417cc4:	cbz	x1, 417d24 <ferror@plt+0x13cf4>
  417cc8:	ldr	x8, [x1, #16]
  417ccc:	cbnz	x8, 417d40 <ferror@plt+0x13d10>
  417cd0:	ldr	x8, [x1, #8]
  417cd4:	cbnz	x8, 417d5c <ferror@plt+0x13d2c>
  417cd8:	ldr	x8, [x0]
  417cdc:	add	x9, x0, #0x8
  417ce0:	add	x10, x8, #0x10
  417ce4:	cmp	x8, #0x0
  417ce8:	str	x8, [x1, #8]
  417cec:	csel	x8, x9, x10, eq  // eq = none
  417cf0:	str	x1, [x8]
  417cf4:	ldr	w8, [x0, #16]
  417cf8:	str	x1, [x0]
  417cfc:	add	w8, w8, #0x1
  417d00:	str	w8, [x0, #16]
  417d04:	ret
  417d08:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417d0c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417d10:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417d14:	add	x0, x0, #0xa7f
  417d18:	add	x1, x1, #0xbbb
  417d1c:	add	x2, x2, #0x9a8
  417d20:	b	412a18 <ferror@plt+0xe9e8>
  417d24:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417d28:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417d2c:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417d30:	add	x0, x0, #0xa7f
  417d34:	add	x1, x1, #0xbbb
  417d38:	add	x2, x2, #0xbea
  417d3c:	b	412a18 <ferror@plt+0xe9e8>
  417d40:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417d44:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417d48:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417d4c:	add	x0, x0, #0xa7f
  417d50:	add	x1, x1, #0xbbb
  417d54:	add	x2, x2, #0xbf7
  417d58:	b	412a18 <ferror@plt+0xe9e8>
  417d5c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417d60:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417d64:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417d68:	add	x0, x0, #0xa7f
  417d6c:	add	x1, x1, #0xbbb
  417d70:	add	x2, x2, #0xc0a
  417d74:	b	412a18 <ferror@plt+0xe9e8>
  417d78:	cbz	x0, 417dbc <ferror@plt+0x13d8c>
  417d7c:	cbz	x1, 417dd8 <ferror@plt+0x13da8>
  417d80:	ldr	x8, [x1, #16]
  417d84:	cbnz	x8, 417df4 <ferror@plt+0x13dc4>
  417d88:	ldr	x8, [x1, #8]
  417d8c:	cbnz	x8, 417e10 <ferror@plt+0x13de0>
  417d90:	ldr	x8, [x0, #8]
  417d94:	add	x9, x8, #0x8
  417d98:	cmp	x8, #0x0
  417d9c:	str	x8, [x1, #16]
  417da0:	csel	x8, x0, x9, eq  // eq = none
  417da4:	str	x1, [x8]
  417da8:	ldr	w8, [x0, #16]
  417dac:	str	x1, [x0, #8]
  417db0:	add	w8, w8, #0x1
  417db4:	str	w8, [x0, #16]
  417db8:	ret
  417dbc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417dc0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417dc4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417dc8:	add	x0, x0, #0xa7f
  417dcc:	add	x1, x1, #0xc48
  417dd0:	add	x2, x2, #0x9a8
  417dd4:	b	412a18 <ferror@plt+0xe9e8>
  417dd8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417ddc:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417de0:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417de4:	add	x0, x0, #0xa7f
  417de8:	add	x1, x1, #0xc48
  417dec:	add	x2, x2, #0xbea
  417df0:	b	412a18 <ferror@plt+0xe9e8>
  417df4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417df8:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417dfc:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417e00:	add	x0, x0, #0xa7f
  417e04:	add	x1, x1, #0xc48
  417e08:	add	x2, x2, #0xbf7
  417e0c:	b	412a18 <ferror@plt+0xe9e8>
  417e10:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417e14:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417e18:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417e1c:	add	x0, x0, #0xa7f
  417e20:	add	x1, x1, #0xc48
  417e24:	add	x2, x2, #0xc0a
  417e28:	b	412a18 <ferror@plt+0xe9e8>
  417e2c:	stp	x29, x30, [sp, #-32]!
  417e30:	stp	x20, x19, [sp, #16]
  417e34:	mov	x29, sp
  417e38:	cbz	x0, 417ed0 <ferror@plt+0x13ea0>
  417e3c:	mov	x20, x2
  417e40:	cbz	x2, 417eec <ferror@plt+0x13ebc>
  417e44:	mov	x19, x0
  417e48:	tbnz	w1, #31, 417ebc <ferror@plt+0x13e8c>
  417e4c:	ldr	w8, [x19, #16]
  417e50:	cmp	w8, w1
  417e54:	b.ls	417ebc <ferror@plt+0x13e8c>  // b.plast
  417e58:	ldr	x8, [x19]
  417e5c:	cbz	x8, 417f10 <ferror@plt+0x13ee0>
  417e60:	ldr	x8, [x19, #8]
  417e64:	cbz	x8, 417f38 <ferror@plt+0x13f08>
  417e68:	mov	x0, x19
  417e6c:	bl	417c40 <ferror@plt+0x13c10>
  417e70:	ldr	x8, [x0, #16]
  417e74:	cbz	x8, 417e7c <ferror@plt+0x13e4c>
  417e78:	str	x20, [x8, #8]
  417e7c:	str	x20, [x0, #16]
  417e80:	stp	x0, x8, [x20, #8]
  417e84:	ldr	x8, [x19]
  417e88:	ldr	x8, [x8, #16]
  417e8c:	cbz	x8, 417e94 <ferror@plt+0x13e64>
  417e90:	str	x8, [x19]
  417e94:	ldr	x8, [x19, #8]
  417e98:	ldr	x8, [x8, #8]
  417e9c:	cbz	x8, 417ea4 <ferror@plt+0x13e74>
  417ea0:	str	x8, [x19, #8]
  417ea4:	ldr	w8, [x19, #16]
  417ea8:	add	w8, w8, #0x1
  417eac:	str	w8, [x19, #16]
  417eb0:	ldp	x20, x19, [sp, #16]
  417eb4:	ldp	x29, x30, [sp], #32
  417eb8:	ret
  417ebc:	mov	x0, x19
  417ec0:	mov	x1, x20
  417ec4:	ldp	x20, x19, [sp, #16]
  417ec8:	ldp	x29, x30, [sp], #32
  417ecc:	b	417d78 <ferror@plt+0x13d48>
  417ed0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417ed4:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417ed8:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417edc:	add	x0, x0, #0xa7f
  417ee0:	add	x1, x1, #0xc77
  417ee4:	add	x2, x2, #0x9a8
  417ee8:	b	417f04 <ferror@plt+0x13ed4>
  417eec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417ef0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417ef4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417ef8:	add	x0, x0, #0xa7f
  417efc:	add	x1, x1, #0xc77
  417f00:	add	x2, x2, #0xcab
  417f04:	ldp	x20, x19, [sp, #16]
  417f08:	ldp	x29, x30, [sp], #32
  417f0c:	b	412a18 <ferror@plt+0xe9e8>
  417f10:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417f14:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417f18:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  417f1c:	adrp	x4, 43b000 <ferror@plt+0x36fd0>
  417f20:	add	x0, x0, #0xa7f
  417f24:	add	x1, x1, #0xcb9
  417f28:	add	x3, x3, #0xcc2
  417f2c:	add	x4, x4, #0xcd8
  417f30:	mov	w2, #0x1e2                 	// #482
  417f34:	bl	421e64 <ferror@plt+0x1de34>
  417f38:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417f3c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417f40:	adrp	x3, 43b000 <ferror@plt+0x36fd0>
  417f44:	adrp	x4, 43b000 <ferror@plt+0x36fd0>
  417f48:	add	x0, x0, #0xa7f
  417f4c:	add	x1, x1, #0xcb9
  417f50:	add	x3, x3, #0xcc2
  417f54:	add	x4, x4, #0xce4
  417f58:	mov	w2, #0x1e3                 	// #483
  417f5c:	bl	421e64 <ferror@plt+0x1de34>
  417f60:	stp	x29, x30, [sp, #-32]!
  417f64:	stp	x20, x19, [sp, #16]
  417f68:	mov	x29, sp
  417f6c:	cbz	x0, 417fac <ferror@plt+0x13f7c>
  417f70:	mov	x19, x0
  417f74:	ldr	x0, [x0]
  417f78:	cbz	x0, 417fc8 <ferror@plt+0x13f98>
  417f7c:	ldp	x20, x8, [x0]
  417f80:	add	x9, x19, #0x8
  417f84:	add	x10, x8, #0x10
  417f88:	cmp	x8, #0x0
  417f8c:	str	x8, [x19]
  417f90:	csel	x8, x9, x10, eq  // eq = none
  417f94:	str	xzr, [x8]
  417f98:	bl	40c754 <ferror@plt+0x8724>
  417f9c:	ldr	w8, [x19, #16]
  417fa0:	sub	w8, w8, #0x1
  417fa4:	str	w8, [x19, #16]
  417fa8:	b	417fcc <ferror@plt+0x13f9c>
  417fac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  417fb0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  417fb4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  417fb8:	add	x0, x0, #0xa7f
  417fbc:	add	x1, x1, #0xcf0
  417fc0:	add	x2, x2, #0x9a8
  417fc4:	bl	412a18 <ferror@plt+0xe9e8>
  417fc8:	mov	x20, xzr
  417fcc:	mov	x0, x20
  417fd0:	ldp	x20, x19, [sp, #16]
  417fd4:	ldp	x29, x30, [sp], #32
  417fd8:	ret
  417fdc:	stp	x29, x30, [sp, #-16]!
  417fe0:	mov	x29, sp
  417fe4:	cbz	x0, 418028 <ferror@plt+0x13ff8>
  417fe8:	mov	x8, x0
  417fec:	ldr	x0, [x0]
  417ff0:	cbz	x0, 418020 <ferror@plt+0x13ff0>
  417ff4:	mov	x9, x0
  417ff8:	ldr	x10, [x9, #8]!
  417ffc:	str	x10, [x8]
  418000:	cbz	x10, 41800c <ferror@plt+0x13fdc>
  418004:	str	xzr, [x10, #16]
  418008:	b	418010 <ferror@plt+0x13fe0>
  41800c:	add	x9, x8, #0x8
  418010:	str	xzr, [x9]
  418014:	ldr	w9, [x8, #16]
  418018:	sub	w9, w9, #0x1
  41801c:	str	w9, [x8, #16]
  418020:	ldp	x29, x30, [sp], #16
  418024:	ret
  418028:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41802c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  418030:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  418034:	add	x0, x0, #0xa7f
  418038:	add	x1, x1, #0xd14
  41803c:	add	x2, x2, #0x9a8
  418040:	bl	412a18 <ferror@plt+0xe9e8>
  418044:	mov	x0, xzr
  418048:	b	418020 <ferror@plt+0x13ff0>
  41804c:	stp	x29, x30, [sp, #-16]!
  418050:	mov	x29, sp
  418054:	cbz	x0, 418064 <ferror@plt+0x14034>
  418058:	ldr	x0, [x0]
  41805c:	ldp	x29, x30, [sp], #16
  418060:	ret
  418064:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418068:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  41806c:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  418070:	add	x0, x0, #0xa7f
  418074:	add	x1, x1, #0xd3b
  418078:	add	x2, x2, #0x9a8
  41807c:	bl	412a18 <ferror@plt+0xe9e8>
  418080:	mov	x0, xzr
  418084:	b	41805c <ferror@plt+0x1402c>
  418088:	stp	x29, x30, [sp, #-16]!
  41808c:	mov	x29, sp
  418090:	cbz	x0, 4180a0 <ferror@plt+0x14070>
  418094:	ldr	x0, [x0, #8]
  418098:	ldp	x29, x30, [sp], #16
  41809c:	ret
  4180a0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4180a4:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4180a8:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4180ac:	add	x0, x0, #0xa7f
  4180b0:	add	x1, x1, #0xd63
  4180b4:	add	x2, x2, #0x9a8
  4180b8:	bl	412a18 <ferror@plt+0xe9e8>
  4180bc:	mov	x0, xzr
  4180c0:	b	418098 <ferror@plt+0x14068>
  4180c4:	stp	x29, x30, [sp, #-32]!
  4180c8:	str	x19, [sp, #16]
  4180cc:	mov	x29, sp
  4180d0:	cbz	x0, 418110 <ferror@plt+0x140e0>
  4180d4:	ldr	x8, [x0, #8]
  4180d8:	cbz	x8, 41812c <ferror@plt+0x140fc>
  4180dc:	ldr	x9, [x8, #16]
  4180e0:	ldr	x19, [x8]
  4180e4:	add	x10, x9, #0x8
  4180e8:	cmp	x9, #0x0
  4180ec:	str	x9, [x0, #8]
  4180f0:	csel	x9, x0, x10, eq  // eq = none
  4180f4:	str	xzr, [x9]
  4180f8:	ldr	w9, [x0, #16]
  4180fc:	sub	w9, w9, #0x1
  418100:	str	w9, [x0, #16]
  418104:	mov	x0, x8
  418108:	bl	40c754 <ferror@plt+0x8724>
  41810c:	b	418130 <ferror@plt+0x14100>
  418110:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418114:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  418118:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  41811c:	add	x0, x0, #0xa7f
  418120:	add	x1, x1, #0xd8b
  418124:	add	x2, x2, #0x9a8
  418128:	bl	412a18 <ferror@plt+0xe9e8>
  41812c:	mov	x19, xzr
  418130:	mov	x0, x19
  418134:	ldr	x19, [sp, #16]
  418138:	ldp	x29, x30, [sp], #32
  41813c:	ret
  418140:	stp	x29, x30, [sp, #-32]!
  418144:	stp	x20, x19, [sp, #16]
  418148:	mov	x29, sp
  41814c:	cbz	x0, 41817c <ferror@plt+0x1414c>
  418150:	ldr	w8, [x0, #16]
  418154:	mov	x19, x0
  418158:	cmp	w8, w1
  41815c:	b.ls	418198 <ferror@plt+0x14168>  // b.plast
  418160:	mov	x0, x19
  418164:	bl	417c40 <ferror@plt+0x13c10>
  418168:	ldr	x20, [x0]
  41816c:	mov	x1, x0
  418170:	mov	x0, x19
  418174:	bl	4181ac <ferror@plt+0x1417c>
  418178:	b	41819c <ferror@plt+0x1416c>
  41817c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418180:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  418184:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  418188:	add	x0, x0, #0xa7f
  41818c:	add	x1, x1, #0xdaf
  418190:	add	x2, x2, #0x9a8
  418194:	bl	412a18 <ferror@plt+0xe9e8>
  418198:	mov	x20, xzr
  41819c:	mov	x0, x20
  4181a0:	ldp	x20, x19, [sp, #16]
  4181a4:	ldp	x29, x30, [sp], #32
  4181a8:	ret
  4181ac:	stp	x29, x30, [sp, #-32]!
  4181b0:	str	x19, [sp, #16]
  4181b4:	mov	x29, sp
  4181b8:	cbz	x0, 4181dc <ferror@plt+0x141ac>
  4181bc:	mov	x19, x1
  4181c0:	cbz	x1, 4181f8 <ferror@plt+0x141c8>
  4181c4:	mov	x1, x19
  4181c8:	bl	4182f8 <ferror@plt+0x142c8>
  4181cc:	mov	x0, x19
  4181d0:	ldr	x19, [sp, #16]
  4181d4:	ldp	x29, x30, [sp], #32
  4181d8:	b	40c744 <ferror@plt+0x8714>
  4181dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4181e0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4181e4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4181e8:	add	x0, x0, #0xa7f
  4181ec:	add	x1, x1, #0xead
  4181f0:	add	x2, x2, #0x9a8
  4181f4:	b	418210 <ferror@plt+0x141e0>
  4181f8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4181fc:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  418200:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  418204:	add	x0, x0, #0xa7f
  418208:	add	x1, x1, #0xead
  41820c:	add	x2, x2, #0xcab
  418210:	ldr	x19, [sp, #16]
  418214:	ldp	x29, x30, [sp], #32
  418218:	b	412a18 <ferror@plt+0xe9e8>
  41821c:	stp	x29, x30, [sp, #-16]!
  418220:	mov	x29, sp
  418224:	cbz	x0, 418268 <ferror@plt+0x14238>
  418228:	mov	x8, x0
  41822c:	ldr	x0, [x0, #8]
  418230:	cbz	x0, 418260 <ferror@plt+0x14230>
  418234:	mov	x9, x0
  418238:	ldr	x10, [x9, #16]!
  41823c:	str	x10, [x8, #8]
  418240:	cbz	x10, 41824c <ferror@plt+0x1421c>
  418244:	str	xzr, [x10, #8]
  418248:	b	418250 <ferror@plt+0x14220>
  41824c:	mov	x9, x8
  418250:	str	xzr, [x9]
  418254:	ldr	w9, [x8, #16]
  418258:	sub	w9, w9, #0x1
  41825c:	str	w9, [x8, #16]
  418260:	ldp	x29, x30, [sp], #16
  418264:	ret
  418268:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41826c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  418270:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  418274:	add	x0, x0, #0xa7f
  418278:	add	x1, x1, #0xdd9
  41827c:	add	x2, x2, #0x9a8
  418280:	bl	412a18 <ferror@plt+0xe9e8>
  418284:	mov	x0, xzr
  418288:	b	418260 <ferror@plt+0x14230>
  41828c:	stp	x29, x30, [sp, #-32]!
  418290:	stp	x20, x19, [sp, #16]
  418294:	mov	x29, sp
  418298:	cbz	x0, 4182c8 <ferror@plt+0x14298>
  41829c:	ldr	w8, [x0, #16]
  4182a0:	mov	x19, x0
  4182a4:	cmp	w8, w1
  4182a8:	b.ls	4182e4 <ferror@plt+0x142b4>  // b.plast
  4182ac:	mov	x0, x19
  4182b0:	bl	417c40 <ferror@plt+0x13c10>
  4182b4:	mov	x20, x0
  4182b8:	mov	x0, x19
  4182bc:	mov	x1, x20
  4182c0:	bl	4182f8 <ferror@plt+0x142c8>
  4182c4:	b	4182e8 <ferror@plt+0x142b8>
  4182c8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4182cc:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4182d0:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4182d4:	add	x0, x0, #0xa7f
  4182d8:	add	x1, x1, #0xe00
  4182dc:	add	x2, x2, #0x9a8
  4182e0:	bl	412a18 <ferror@plt+0xe9e8>
  4182e4:	mov	x20, xzr
  4182e8:	mov	x0, x20
  4182ec:	ldp	x20, x19, [sp, #16]
  4182f0:	ldp	x29, x30, [sp], #32
  4182f4:	ret
  4182f8:	cbz	x0, 418348 <ferror@plt+0x14318>
  4182fc:	cbz	x1, 418364 <ferror@plt+0x14334>
  418300:	stp	x29, x30, [sp, #-32]!
  418304:	ldr	x8, [x0, #8]
  418308:	str	x19, [sp, #16]
  41830c:	mov	x19, x0
  418310:	mov	x29, sp
  418314:	cmp	x8, x1
  418318:	b.ne	418324 <ferror@plt+0x142f4>  // b.any
  41831c:	ldr	x8, [x1, #16]
  418320:	str	x8, [x19, #8]
  418324:	ldr	x0, [x19]
  418328:	bl	40cc08 <ferror@plt+0x8bd8>
  41832c:	ldr	w8, [x19, #16]
  418330:	str	x0, [x19]
  418334:	sub	w8, w8, #0x1
  418338:	str	w8, [x19, #16]
  41833c:	ldr	x19, [sp, #16]
  418340:	ldp	x29, x30, [sp], #32
  418344:	ret
  418348:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41834c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  418350:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  418354:	add	x0, x0, #0xa7f
  418358:	add	x1, x1, #0xe86
  41835c:	add	x2, x2, #0x9a8
  418360:	b	412a18 <ferror@plt+0xe9e8>
  418364:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418368:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  41836c:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  418370:	add	x0, x0, #0xa7f
  418374:	add	x1, x1, #0xe86
  418378:	add	x2, x2, #0xcab
  41837c:	b	412a18 <ferror@plt+0xe9e8>
  418380:	stp	x29, x30, [sp, #-16]!
  418384:	mov	x29, sp
  418388:	cbz	x0, 418398 <ferror@plt+0x14368>
  41838c:	ldr	x0, [x0]
  418390:	ldp	x29, x30, [sp], #16
  418394:	b	40cf14 <ferror@plt+0x8ee4>
  418398:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41839c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4183a0:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4183a4:	add	x0, x0, #0xa7f
  4183a8:	add	x1, x1, #0xe5b
  4183ac:	add	x2, x2, #0x9a8
  4183b0:	bl	412a18 <ferror@plt+0xe9e8>
  4183b4:	mov	w0, #0xffffffff            	// #-1
  4183b8:	ldp	x29, x30, [sp], #16
  4183bc:	ret
  4183c0:	stp	x29, x30, [sp, #-16]!
  4183c4:	mov	x29, sp
  4183c8:	cbz	x0, 4183dc <ferror@plt+0x143ac>
  4183cc:	ldr	x8, [x0]
  4183d0:	cbz	x8, 4183f8 <ferror@plt+0x143c8>
  4183d4:	ldr	x0, [x8]
  4183d8:	b	4183fc <ferror@plt+0x143cc>
  4183dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4183e0:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4183e4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4183e8:	add	x0, x0, #0xa7f
  4183ec:	add	x1, x1, #0xed9
  4183f0:	add	x2, x2, #0x9a8
  4183f4:	bl	412a18 <ferror@plt+0xe9e8>
  4183f8:	mov	x0, xzr
  4183fc:	ldp	x29, x30, [sp], #16
  418400:	ret
  418404:	stp	x29, x30, [sp, #-16]!
  418408:	mov	x29, sp
  41840c:	cbz	x0, 418420 <ferror@plt+0x143f0>
  418410:	ldr	x8, [x0, #8]
  418414:	cbz	x8, 41843c <ferror@plt+0x1440c>
  418418:	ldr	x0, [x8]
  41841c:	b	418440 <ferror@plt+0x14410>
  418420:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418424:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  418428:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  41842c:	add	x0, x0, #0xa7f
  418430:	add	x1, x1, #0xefe
  418434:	add	x2, x2, #0x9a8
  418438:	bl	412a18 <ferror@plt+0xe9e8>
  41843c:	mov	x0, xzr
  418440:	ldp	x29, x30, [sp], #16
  418444:	ret
  418448:	stp	x29, x30, [sp, #-16]!
  41844c:	mov	x29, sp
  418450:	cbz	x0, 418468 <ferror@plt+0x14438>
  418454:	bl	417c40 <ferror@plt+0x13c10>
  418458:	cbz	x0, 418460 <ferror@plt+0x14430>
  41845c:	ldr	x0, [x0]
  418460:	ldp	x29, x30, [sp], #16
  418464:	ret
  418468:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41846c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  418470:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  418474:	add	x0, x0, #0xa7f
  418478:	add	x1, x1, #0xf23
  41847c:	add	x2, x2, #0x9a8
  418480:	bl	412a18 <ferror@plt+0xe9e8>
  418484:	mov	x0, xzr
  418488:	b	418460 <ferror@plt+0x14430>
  41848c:	stp	x29, x30, [sp, #-16]!
  418490:	mov	x29, sp
  418494:	cbz	x0, 4184a4 <ferror@plt+0x14474>
  418498:	ldr	x0, [x0]
  41849c:	ldp	x29, x30, [sp], #16
  4184a0:	b	40cf3c <ferror@plt+0x8f0c>
  4184a4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4184a8:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4184ac:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4184b0:	add	x0, x0, #0xa7f
  4184b4:	add	x1, x1, #0xf4e
  4184b8:	add	x2, x2, #0x9a8
  4184bc:	bl	412a18 <ferror@plt+0xe9e8>
  4184c0:	mov	w0, #0xffffffff            	// #-1
  4184c4:	ldp	x29, x30, [sp], #16
  4184c8:	ret
  4184cc:	stp	x29, x30, [sp, #-32]!
  4184d0:	stp	x20, x19, [sp, #16]
  4184d4:	mov	x29, sp
  4184d8:	cbz	x0, 418510 <ferror@plt+0x144e0>
  4184dc:	mov	x19, x0
  4184e0:	ldr	x0, [x0]
  4184e4:	bl	40ce88 <ferror@plt+0x8e58>
  4184e8:	mov	x20, x0
  4184ec:	cbz	x0, 4184fc <ferror@plt+0x144cc>
  4184f0:	mov	x0, x19
  4184f4:	mov	x1, x20
  4184f8:	bl	4181ac <ferror@plt+0x1417c>
  4184fc:	cmp	x20, #0x0
  418500:	cset	w0, ne  // ne = any
  418504:	ldp	x20, x19, [sp, #16]
  418508:	ldp	x29, x30, [sp], #32
  41850c:	ret
  418510:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418514:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  418518:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  41851c:	add	x0, x0, #0xa7f
  418520:	add	x1, x1, #0xf7a
  418524:	add	x2, x2, #0x9a8
  418528:	bl	412a18 <ferror@plt+0xe9e8>
  41852c:	mov	w0, wzr
  418530:	b	418504 <ferror@plt+0x144d4>
  418534:	stp	x29, x30, [sp, #-48]!
  418538:	stp	x22, x21, [sp, #16]
  41853c:	stp	x20, x19, [sp, #32]
  418540:	mov	x29, sp
  418544:	cbz	x0, 418598 <ferror@plt+0x14568>
  418548:	mov	x20, x1
  41854c:	ldr	x1, [x0]
  418550:	ldr	w21, [x0, #16]
  418554:	mov	x19, x0
  418558:	cbz	x1, 418580 <ferror@plt+0x14550>
  41855c:	ldp	x8, x22, [x1]
  418560:	cmp	x8, x20
  418564:	b.ne	418570 <ferror@plt+0x14540>  // b.any
  418568:	mov	x0, x19
  41856c:	bl	4181ac <ferror@plt+0x1417c>
  418570:	mov	x1, x22
  418574:	cbnz	x22, 41855c <ferror@plt+0x1452c>
  418578:	ldr	w8, [x19, #16]
  41857c:	b	418584 <ferror@plt+0x14554>
  418580:	mov	w8, w21
  418584:	sub	w0, w21, w8
  418588:	ldp	x20, x19, [sp, #32]
  41858c:	ldp	x22, x21, [sp, #16]
  418590:	ldp	x29, x30, [sp], #48
  418594:	ret
  418598:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41859c:	adrp	x1, 43b000 <ferror@plt+0x36fd0>
  4185a0:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4185a4:	add	x0, x0, #0xa7f
  4185a8:	add	x1, x1, #0xfab
  4185ac:	add	x2, x2, #0x9a8
  4185b0:	bl	412a18 <ferror@plt+0xe9e8>
  4185b4:	mov	w0, wzr
  4185b8:	b	418588 <ferror@plt+0x14558>
  4185bc:	cbz	x0, 4185e0 <ferror@plt+0x145b0>
  4185c0:	cbz	x1, 4185fc <ferror@plt+0x145cc>
  4185c4:	ldr	x8, [x0, #8]
  4185c8:	cmp	x8, x1
  4185cc:	b.eq	4185d8 <ferror@plt+0x145a8>  // b.none
  4185d0:	ldr	x1, [x1, #8]
  4185d4:	b	417bcc <ferror@plt+0x13b9c>
  4185d8:	mov	x1, x2
  4185dc:	b	417970 <ferror@plt+0x13940>
  4185e0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4185e4:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  4185e8:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4185ec:	add	x0, x0, #0xa7f
  4185f0:	add	x1, x1, #0x25
  4185f4:	add	x2, x2, #0x9a8
  4185f8:	b	412a18 <ferror@plt+0xe9e8>
  4185fc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418600:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418604:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  418608:	add	x0, x0, #0xa7f
  41860c:	add	x1, x1, #0x25
  418610:	add	x2, x2, #0x15
  418614:	b	412a18 <ferror@plt+0xe9e8>
  418618:	stp	x29, x30, [sp, #-64]!
  41861c:	str	x23, [sp, #16]
  418620:	stp	x22, x21, [sp, #32]
  418624:	stp	x20, x19, [sp, #48]
  418628:	mov	x29, sp
  41862c:	cbz	x0, 4186a0 <ferror@plt+0x14670>
  418630:	ldr	x23, [x0]
  418634:	mov	x19, x1
  418638:	mov	x21, x0
  41863c:	cbz	x23, 418664 <ferror@plt+0x14634>
  418640:	mov	x20, x3
  418644:	mov	x22, x2
  418648:	ldr	x0, [x23]
  41864c:	mov	x1, x19
  418650:	mov	x2, x20
  418654:	blr	x22
  418658:	tbz	w0, #31, 418680 <ferror@plt+0x14650>
  41865c:	ldr	x23, [x23, #8]
  418660:	cbnz	x23, 418648 <ferror@plt+0x14618>
  418664:	mov	x0, x21
  418668:	mov	x1, x19
  41866c:	ldp	x20, x19, [sp, #48]
  418670:	ldp	x22, x21, [sp, #32]
  418674:	ldr	x23, [sp, #16]
  418678:	ldp	x29, x30, [sp], #64
  41867c:	b	417970 <ferror@plt+0x13940>
  418680:	mov	x0, x21
  418684:	mov	x1, x23
  418688:	mov	x2, x19
  41868c:	ldp	x20, x19, [sp, #48]
  418690:	ldp	x22, x21, [sp, #32]
  418694:	ldr	x23, [sp, #16]
  418698:	ldp	x29, x30, [sp], #64
  41869c:	b	417bcc <ferror@plt+0x13b9c>
  4186a0:	ldp	x20, x19, [sp, #48]
  4186a4:	ldp	x22, x21, [sp, #32]
  4186a8:	ldr	x23, [sp, #16]
  4186ac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4186b0:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  4186b4:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  4186b8:	add	x0, x0, #0xa7f
  4186bc:	add	x1, x1, #0x5c
  4186c0:	add	x2, x2, #0x9a8
  4186c4:	ldp	x29, x30, [sp], #64
  4186c8:	b	412a18 <ferror@plt+0xe9e8>
  4186cc:	stp	x29, x30, [sp, #-32]!
  4186d0:	stp	x20, x19, [sp, #16]
  4186d4:	mov	w19, w0
  4186d8:	mov	w0, #0x9c4                 	// #2500
  4186dc:	mov	x29, sp
  4186e0:	bl	411ca8 <ferror@plt+0xdc78>
  4186e4:	mov	w1, w19
  4186e8:	mov	x20, x0
  4186ec:	bl	418700 <ferror@plt+0x146d0>
  4186f0:	mov	x0, x20
  4186f4:	ldp	x20, x19, [sp, #16]
  4186f8:	ldp	x29, x30, [sp], #32
  4186fc:	ret
  418700:	stp	x29, x30, [sp, #-32]!
  418704:	stp	x20, x19, [sp, #16]
  418708:	mov	x29, sp
  41870c:	cbz	x0, 4187d8 <ferror@plt+0x147a8>
  418710:	mov	w20, w1
  418714:	mov	x19, x0
  418718:	bl	418b44 <ferror@plt+0x14b14>
  41871c:	cmp	w0, #0x16
  418720:	b.eq	41877c <ferror@plt+0x1474c>  // b.none
  418724:	cmp	w0, #0x14
  418728:	b.ne	4187fc <ferror@plt+0x147cc>  // b.any
  41872c:	mov	w10, #0x2128                	// #8488
  418730:	mov	w8, #0xdcd                 	// #3533
  418734:	cmp	w20, #0x0
  418738:	movk	w10, #0x6b84, lsl #16
  41873c:	movk	w8, #0x1, lsl #16
  418740:	csel	w10, w10, w20, eq  // eq = none
  418744:	mul	w11, w10, w8
  418748:	mov	w9, #0x2                   	// #2
  41874c:	stp	w10, w11, [x19]
  418750:	mov	w10, #0x1                   	// #1
  418754:	str	w9, [x19, #2496]
  418758:	ldr	w10, [x19, w10, uxtw #2]
  41875c:	mul	w10, w10, w8
  418760:	str	w10, [x19, w9, uxtw #2]
  418764:	ldr	w10, [x19, #2496]
  418768:	add	w9, w10, #0x1
  41876c:	cmp	w9, #0x270
  418770:	str	w9, [x19, #2496]
  418774:	b.cc	418758 <ferror@plt+0x14728>  // b.lo, b.ul, b.last
  418778:	b	4187cc <ferror@plt+0x1479c>
  41877c:	mov	w8, #0x8965                	// #35173
  418780:	movk	w8, #0x6c07, lsl #16
  418784:	eor	w10, w20, w20, lsr #30
  418788:	orr	w11, wzr, #0x1
  41878c:	mov	w9, #0x2                   	// #2
  418790:	madd	w10, w10, w8, w11
  418794:	cmp	w9, #0x26f
  418798:	stp	w20, w10, [x19]
  41879c:	str	w9, [x19, #2496]
  4187a0:	b.hi	4187cc <ferror@plt+0x1479c>  // b.pmore
  4187a4:	mov	w10, #0x1                   	// #1
  4187a8:	ldr	w10, [x19, w10, uxtw #2]
  4187ac:	eor	w10, w10, w10, lsr #30
  4187b0:	madd	w10, w10, w8, w9
  4187b4:	str	w10, [x19, w9, uxtw #2]
  4187b8:	ldr	w10, [x19, #2496]
  4187bc:	add	w9, w10, #0x1
  4187c0:	cmp	w9, #0x270
  4187c4:	str	w9, [x19, #2496]
  4187c8:	b.cc	4187a8 <ferror@plt+0x14778>  // b.lo, b.ul, b.last
  4187cc:	ldp	x20, x19, [sp, #16]
  4187d0:	ldp	x29, x30, [sp], #32
  4187d4:	ret
  4187d8:	ldp	x20, x19, [sp, #16]
  4187dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4187e0:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  4187e4:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  4187e8:	add	x0, x0, #0xa7f
  4187ec:	add	x1, x1, #0x10b
  4187f0:	add	x2, x2, #0xe2
  4187f4:	ldp	x29, x30, [sp], #32
  4187f8:	b	412a18 <ferror@plt+0xe9e8>
  4187fc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418800:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418804:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  418808:	add	x0, x0, #0xa7f
  41880c:	add	x1, x1, #0x132
  418810:	add	x3, x3, #0x13a
  418814:	mov	w2, #0x156                 	// #342
  418818:	mov	x4, xzr
  41881c:	bl	421e64 <ferror@plt+0x1de34>
  418820:	stp	x29, x30, [sp, #-48]!
  418824:	stp	x20, x19, [sp, #32]
  418828:	mov	x20, x0
  41882c:	mov	w0, #0x9c4                 	// #2500
  418830:	str	x21, [sp, #16]
  418834:	mov	x29, sp
  418838:	mov	w19, w1
  41883c:	bl	411ca8 <ferror@plt+0xdc78>
  418840:	mov	x1, x20
  418844:	mov	w2, w19
  418848:	mov	x21, x0
  41884c:	bl	418864 <ferror@plt+0x14834>
  418850:	mov	x0, x21
  418854:	ldp	x20, x19, [sp, #32]
  418858:	ldr	x21, [sp, #16]
  41885c:	ldp	x29, x30, [sp], #48
  418860:	ret
  418864:	stp	x29, x30, [sp, #-48]!
  418868:	str	x21, [sp, #16]
  41886c:	stp	x20, x19, [sp, #32]
  418870:	mov	x29, sp
  418874:	cbz	x0, 418968 <ferror@plt+0x14938>
  418878:	mov	w20, w2
  41887c:	cbz	w2, 418984 <ferror@plt+0x14954>
  418880:	mov	x21, x1
  418884:	mov	w1, #0xd6aa                	// #54954
  418888:	movk	w1, #0x12b, lsl #16
  41888c:	mov	x19, x0
  418890:	bl	418700 <ferror@plt+0x146d0>
  418894:	cmp	w20, #0x270
  418898:	mov	w9, #0x270                 	// #624
  41889c:	mov	w10, #0x660d                	// #26125
  4188a0:	mov	w11, wzr
  4188a4:	mov	w8, #0x1                   	// #1
  4188a8:	csel	w9, w20, w9, hi  // hi = pmore
  4188ac:	movk	w10, #0x19, lsl #16
  4188b0:	add	x12, x19, w8, sxtw #2
  4188b4:	ldp	w14, w15, [x12, #-4]
  4188b8:	ldr	w13, [x21, w11, sxtw #2]
  4188bc:	cmp	w8, #0x26f
  4188c0:	eor	w14, w14, w14, lsr #30
  4188c4:	mul	w14, w14, w10
  4188c8:	add	w13, w13, w11
  4188cc:	eor	w14, w14, w15
  4188d0:	add	w13, w13, w14
  4188d4:	add	w11, w11, #0x1
  4188d8:	str	w13, [x12]
  4188dc:	b.ge	4188e8 <ferror@plt+0x148b8>  // b.tcont
  4188e0:	add	w8, w8, #0x1
  4188e4:	b	4188f4 <ferror@plt+0x148c4>
  4188e8:	ldr	w8, [x19, #2492]
  4188ec:	str	w8, [x19]
  4188f0:	mov	w8, #0x1                   	// #1
  4188f4:	cmp	w11, w20
  4188f8:	csel	w11, w11, wzr, cc  // cc = lo, ul, last
  4188fc:	subs	w9, w9, #0x1
  418900:	b.ne	4188b0 <ferror@plt+0x14880>  // b.any
  418904:	mov	w10, #0x8b65                	// #35685
  418908:	mov	w9, #0xfffffd91            	// #-623
  41890c:	movk	w10, #0x5d58, lsl #16
  418910:	add	x11, x19, w8, sxtw #2
  418914:	ldp	w12, w13, [x11, #-4]
  418918:	cmp	w8, #0x26f
  41891c:	eor	w12, w12, w12, lsr #30
  418920:	mul	w12, w12, w10
  418924:	eor	w12, w12, w13
  418928:	sub	w12, w12, w8
  41892c:	str	w12, [x11]
  418930:	b.ge	41893c <ferror@plt+0x1490c>  // b.tcont
  418934:	add	w8, w8, #0x1
  418938:	b	418948 <ferror@plt+0x14918>
  41893c:	ldr	w8, [x19, #2492]
  418940:	str	w8, [x19]
  418944:	mov	w8, #0x1                   	// #1
  418948:	adds	w9, w9, #0x1
  41894c:	b.cc	418910 <ferror@plt+0x148e0>  // b.lo, b.ul, b.last
  418950:	mov	w8, #0x80000000            	// #-2147483648
  418954:	str	w8, [x19]
  418958:	ldp	x20, x19, [sp, #32]
  41895c:	ldr	x21, [sp, #16]
  418960:	ldp	x29, x30, [sp], #48
  418964:	ret
  418968:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41896c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418970:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  418974:	add	x0, x0, #0xa7f
  418978:	add	x1, x1, #0x14a
  41897c:	add	x2, x2, #0xe2
  418980:	b	41899c <ferror@plt+0x1496c>
  418984:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418988:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41898c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  418990:	add	x0, x0, #0xa7f
  418994:	add	x1, x1, #0x14a
  418998:	add	x2, x2, #0x186
  41899c:	ldp	x20, x19, [sp, #32]
  4189a0:	ldr	x21, [sp, #16]
  4189a4:	ldp	x29, x30, [sp], #48
  4189a8:	b	412a18 <ferror@plt+0xe9e8>
  4189ac:	sub	sp, sp, #0x50
  4189b0:	stp	x22, x21, [sp, #48]
  4189b4:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  4189b8:	ldrb	w8, [x22, #3376]
  4189bc:	stp	x29, x30, [sp, #32]
  4189c0:	stp	x20, x19, [sp, #64]
  4189c4:	add	x29, sp, #0x20
  4189c8:	tbnz	w8, #0, 418a04 <ferror@plt+0x149d4>
  4189cc:	adrp	x20, 43c000 <ferror@plt+0x37fd0>
  4189d0:	adrp	x21, 43c000 <ferror@plt+0x37fd0>
  4189d4:	add	x20, x20, #0xb8
  4189d8:	add	x21, x21, #0xc5
  4189dc:	mov	x0, x20
  4189e0:	mov	x1, x21
  4189e4:	bl	403800 <fopen@plt>
  4189e8:	cbnz	x0, 418a58 <ferror@plt+0x14a28>
  4189ec:	bl	403f30 <__errno_location@plt>
  4189f0:	ldr	w8, [x0]
  4189f4:	cmp	w8, #0x4
  4189f8:	b.eq	4189dc <ferror@plt+0x149ac>  // b.none
  4189fc:	mov	w8, #0x1                   	// #1
  418a00:	strb	w8, [x22, #3376]
  418a04:	mov	x0, sp
  418a08:	bl	40f75c <ferror@plt+0xb72c>
  418a0c:	ldr	q0, [sp]
  418a10:	xtn	v0.2s, v0.2d
  418a14:	str	d0, [sp, #16]
  418a18:	bl	4037e0 <getpid@plt>
  418a1c:	str	w0, [sp, #24]
  418a20:	bl	403880 <getppid@plt>
  418a24:	str	w0, [sp, #28]
  418a28:	mov	w0, #0x9c4                 	// #2500
  418a2c:	bl	411ca8 <ferror@plt+0xdc78>
  418a30:	add	x1, sp, #0x10
  418a34:	mov	w2, #0x4                   	// #4
  418a38:	mov	x19, x0
  418a3c:	bl	418864 <ferror@plt+0x14834>
  418a40:	mov	x0, x19
  418a44:	ldp	x20, x19, [sp, #64]
  418a48:	ldp	x22, x21, [sp, #48]
  418a4c:	ldp	x29, x30, [sp, #32]
  418a50:	add	sp, sp, #0x50
  418a54:	ret
  418a58:	mov	w2, #0x2                   	// #2
  418a5c:	mov	x1, xzr
  418a60:	mov	x3, xzr
  418a64:	mov	x19, x0
  418a68:	bl	4036f0 <setvbuf@plt>
  418a6c:	bl	403f30 <__errno_location@plt>
  418a70:	mov	x20, x0
  418a74:	add	x0, sp, #0x10
  418a78:	mov	w1, #0x10                  	// #16
  418a7c:	mov	w2, #0x1                   	// #1
  418a80:	mov	x3, x19
  418a84:	str	wzr, [x20]
  418a88:	bl	403b40 <fread_unlocked@plt>
  418a8c:	ldr	w8, [x20]
  418a90:	cmp	w8, #0x4
  418a94:	b.eq	418a74 <ferror@plt+0x14a44>  // b.none
  418a98:	cmp	w0, #0x1
  418a9c:	b.eq	418aa8 <ferror@plt+0x14a78>  // b.none
  418aa0:	mov	w8, #0x1                   	// #1
  418aa4:	strb	w8, [x22, #3376]
  418aa8:	mov	x0, x19
  418aac:	bl	4037c0 <fclose@plt>
  418ab0:	ldrb	w8, [x22, #3376]
  418ab4:	cmp	w8, #0x1
  418ab8:	b.eq	418a04 <ferror@plt+0x149d4>  // b.none
  418abc:	b	418a28 <ferror@plt+0x149f8>
  418ac0:	cbz	x0, 418ac8 <ferror@plt+0x14a98>
  418ac4:	b	411d58 <ferror@plt+0xdd28>
  418ac8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418acc:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418ad0:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  418ad4:	add	x0, x0, #0xa7f
  418ad8:	add	x1, x1, #0xc8
  418adc:	add	x2, x2, #0xe2
  418ae0:	b	412a18 <ferror@plt+0xe9e8>
  418ae4:	stp	x29, x30, [sp, #-32]!
  418ae8:	stp	x20, x19, [sp, #16]
  418aec:	mov	x29, sp
  418af0:	cbz	x0, 418b20 <ferror@plt+0x14af0>
  418af4:	mov	x19, x0
  418af8:	mov	w0, #0x9c4                 	// #2500
  418afc:	bl	411ca8 <ferror@plt+0xdc78>
  418b00:	mov	w2, #0x9c4                 	// #2500
  418b04:	mov	x1, x19
  418b08:	mov	x20, x0
  418b0c:	bl	4034e0 <memcpy@plt>
  418b10:	mov	x0, x20
  418b14:	ldp	x20, x19, [sp, #16]
  418b18:	ldp	x29, x30, [sp], #32
  418b1c:	ret
  418b20:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418b24:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418b28:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  418b2c:	add	x0, x0, #0xa7f
  418b30:	add	x1, x1, #0xef
  418b34:	add	x2, x2, #0xe2
  418b38:	bl	412a18 <ferror@plt+0xe9e8>
  418b3c:	mov	x20, xzr
  418b40:	b	418b10 <ferror@plt+0x14ae0>
  418b44:	stp	x29, x30, [sp, #-32]!
  418b48:	stp	x20, x19, [sp, #16]
  418b4c:	dmb	ish
  418b50:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  418b54:	ldr	x8, [x8, #3400]
  418b58:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  418b5c:	mov	x29, sp
  418b60:	cbnz	x8, 418bd8 <ferror@plt+0x14ba8>
  418b64:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  418b68:	add	x0, x0, #0xd48
  418b6c:	bl	423590 <ferror@plt+0x1f560>
  418b70:	cbz	w0, 418bd8 <ferror@plt+0x14ba8>
  418b74:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  418b78:	add	x0, x0, #0x201
  418b7c:	bl	408b00 <ferror@plt+0x4ad0>
  418b80:	cbz	x0, 418bc0 <ferror@plt+0x14b90>
  418b84:	ldrb	w8, [x0]
  418b88:	mov	x19, x0
  418b8c:	cbz	w8, 418bc0 <ferror@plt+0x14b90>
  418b90:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418b94:	add	x1, x1, #0x212
  418b98:	mov	x0, x19
  418b9c:	bl	403b70 <strcmp@plt>
  418ba0:	cbz	w0, 418bc0 <ferror@plt+0x14b90>
  418ba4:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418ba8:	add	x1, x1, #0x216
  418bac:	mov	x0, x19
  418bb0:	bl	403b70 <strcmp@plt>
  418bb4:	cbz	w0, 418be8 <ferror@plt+0x14bb8>
  418bb8:	mov	x1, x19
  418bbc:	bl	419110 <ferror@plt+0x150e0>
  418bc0:	mov	w8, #0x16                  	// #22
  418bc4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  418bc8:	add	x0, x0, #0xd48
  418bcc:	mov	w1, #0x1                   	// #1
  418bd0:	str	w8, [x20, #3408]
  418bd4:	bl	423638 <ferror@plt+0x1f608>
  418bd8:	ldr	w0, [x20, #3408]
  418bdc:	ldp	x20, x19, [sp, #16]
  418be0:	ldp	x29, x30, [sp], #32
  418be4:	ret
  418be8:	mov	w8, #0x14                  	// #20
  418bec:	b	418bc4 <ferror@plt+0x14b94>
  418bf0:	stp	x29, x30, [sp, #-16]!
  418bf4:	mov	x29, sp
  418bf8:	cbz	x0, 418cfc <ferror@plt+0x14ccc>
  418bfc:	ldr	w9, [x0, #2496]
  418c00:	cmp	w9, #0x270
  418c04:	b.cc	418cc4 <ferror@plt+0x14c94>  // b.lo, b.ul, b.last
  418c08:	ldr	w10, [x0]
  418c0c:	adrp	x8, 43c000 <ferror@plt+0x37fd0>
  418c10:	mov	x9, xzr
  418c14:	add	x8, x8, #0xb0
  418c18:	add	x11, x0, x9
  418c1c:	and	w12, w10, #0x80000000
  418c20:	ldr	w10, [x11, #4]
  418c24:	ldr	w13, [x11, #1588]
  418c28:	add	x9, x9, #0x4
  418c2c:	cmp	x9, #0x38c
  418c30:	and	x14, x10, #0x1
  418c34:	ldr	w14, [x8, x14, lsl #2]
  418c38:	and	w15, w10, #0x7ffffffe
  418c3c:	orr	w12, w15, w12
  418c40:	eor	w13, w14, w13
  418c44:	eor	w12, w13, w12, lsr #1
  418c48:	str	w12, [x11]
  418c4c:	b.ne	418c18 <ferror@plt+0x14be8>  // b.any
  418c50:	ldr	w9, [x0, #908]
  418c54:	mov	x10, xzr
  418c58:	add	x11, x0, x10
  418c5c:	and	w12, w9, #0x80000000
  418c60:	ldr	w9, [x11, #912]
  418c64:	ldr	w13, [x11]
  418c68:	add	x10, x10, #0x4
  418c6c:	cmp	x10, #0x630
  418c70:	and	x14, x9, #0x1
  418c74:	ldr	w14, [x8, x14, lsl #2]
  418c78:	and	w15, w9, #0x7ffffffe
  418c7c:	orr	w12, w15, w12
  418c80:	eor	w13, w14, w13
  418c84:	eor	w12, w13, w12, lsr #1
  418c88:	str	w12, [x11, #908]
  418c8c:	b.ne	418c58 <ferror@plt+0x14c28>  // b.any
  418c90:	ldr	w10, [x0]
  418c94:	ldr	w11, [x0, #2492]
  418c98:	ldr	w12, [x0, #1584]
  418c9c:	mov	w9, wzr
  418ca0:	and	x13, x10, #0x1
  418ca4:	ldr	w8, [x8, x13, lsl #2]
  418ca8:	and	w11, w11, #0x80000000
  418cac:	and	w10, w10, #0x7ffffffe
  418cb0:	orr	w10, w10, w11
  418cb4:	eor	w8, w8, w12
  418cb8:	eor	w8, w8, w10, lsr #1
  418cbc:	str	w8, [x0, #2492]
  418cc0:	str	wzr, [x0, #2496]
  418cc4:	add	w8, w9, #0x1
  418cc8:	str	w8, [x0, #2496]
  418ccc:	ldr	w8, [x0, w9, uxtw #2]
  418cd0:	mov	w9, #0x5680                	// #22144
  418cd4:	movk	w9, #0x9d2c, lsl #16
  418cd8:	eor	w8, w8, w8, lsr #11
  418cdc:	and	w9, w9, w8, lsl #7
  418ce0:	eor	w8, w9, w8
  418ce4:	mov	w9, #0xefc60000            	// #-272236544
  418ce8:	and	w9, w9, w8, lsl #15
  418cec:	eor	w8, w9, w8
  418cf0:	eor	w0, w8, w8, lsr #18
  418cf4:	ldp	x29, x30, [sp], #16
  418cf8:	ret
  418cfc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418d00:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418d04:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  418d08:	add	x0, x0, #0xa7f
  418d0c:	add	x1, x1, #0x197
  418d10:	add	x2, x2, #0xe2
  418d14:	bl	412a18 <ferror@plt+0xe9e8>
  418d18:	mov	w0, wzr
  418d1c:	b	418cf4 <ferror@plt+0x14cc4>
  418d20:	str	d8, [sp, #-64]!
  418d24:	stp	x22, x21, [sp, #32]
  418d28:	stp	x20, x19, [sp, #48]
  418d2c:	mov	w19, w1
  418d30:	subs	w21, w2, w1
  418d34:	stp	x29, x30, [sp, #16]
  418d38:	mov	x29, sp
  418d3c:	cbz	x0, 418e2c <ferror@plt+0x14dfc>
  418d40:	b.le	418e48 <ferror@plt+0x14e18>
  418d44:	mov	x20, x0
  418d48:	bl	418b44 <ferror@plt+0x14b14>
  418d4c:	cmp	w0, #0x16
  418d50:	b.eq	418d88 <ferror@plt+0x14d58>  // b.none
  418d54:	cmp	w0, #0x14
  418d58:	b.ne	418e68 <ferror@plt+0x14e38>  // b.any
  418d5c:	cmp	w21, #0x10, lsl #12
  418d60:	b.hi	418dbc <ferror@plt+0x14d8c>  // b.pmore
  418d64:	mov	x0, x20
  418d68:	bl	418bf0 <ferror@plt+0x14bc0>
  418d6c:	adrp	x8, 43c000 <ferror@plt+0x37fd0>
  418d70:	ldr	d0, [x8, #168]
  418d74:	ucvtf	d1, w0
  418d78:	fmul	d0, d1, d0
  418d7c:	ucvtf	d1, w21
  418d80:	fmul	d0, d0, d1
  418d84:	b	418de4 <ferror@plt+0x14db4>
  418d88:	cbz	w21, 418dec <ferror@plt+0x14dbc>
  418d8c:	mov	w8, #0x80000000            	// #-2147483648
  418d90:	cmp	w21, w8
  418d94:	b.hi	418df4 <ferror@plt+0x14dc4>  // b.pmore
  418d98:	udiv	w9, w8, w21
  418d9c:	msub	w8, w9, w21, w8
  418da0:	lsl	w9, w8, #1
  418da4:	mov	w10, #0xffffffff            	// #-1
  418da8:	cmp	w9, w21
  418dac:	csel	w9, wzr, w21, cc  // cc = lo, ul, last
  418db0:	eor	w8, w10, w8, lsl #1
  418db4:	add	w22, w9, w8
  418db8:	b	418df8 <ferror@plt+0x14dc8>
  418dbc:	mov	x0, x20
  418dc0:	ucvtf	d8, w21
  418dc4:	bl	418ec4 <ferror@plt+0x14e94>
  418dc8:	fmov	d2, #-1.000000000000000000e+00
  418dcc:	mov	x8, #0x8000000000000000    	// #-9223372036854775808
  418dd0:	fmul	d1, d0, d8
  418dd4:	fadd	d0, d0, d2
  418dd8:	fmov	d2, x8
  418ddc:	fmul	d0, d0, d2
  418de0:	fadd	d0, d1, d0
  418de4:	fcvtzs	w8, d0
  418de8:	b	418e10 <ferror@plt+0x14de0>
  418dec:	mov	w8, wzr
  418df0:	b	418e10 <ferror@plt+0x14de0>
  418df4:	sub	w22, w21, #0x1
  418df8:	mov	x0, x20
  418dfc:	bl	418bf0 <ferror@plt+0x14bc0>
  418e00:	cmp	w0, w22
  418e04:	b.hi	418df8 <ferror@plt+0x14dc8>  // b.pmore
  418e08:	udiv	w8, w0, w21
  418e0c:	msub	w8, w8, w21, w0
  418e10:	add	w19, w8, w19
  418e14:	mov	w0, w19
  418e18:	ldp	x20, x19, [sp, #48]
  418e1c:	ldp	x22, x21, [sp, #32]
  418e20:	ldp	x29, x30, [sp, #16]
  418e24:	ldr	d8, [sp], #64
  418e28:	ret
  418e2c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418e30:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418e34:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  418e38:	add	x0, x0, #0xa7f
  418e3c:	add	x1, x1, #0x1b3
  418e40:	add	x2, x2, #0xe2
  418e44:	b	418e60 <ferror@plt+0x14e30>
  418e48:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418e4c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418e50:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  418e54:	add	x0, x0, #0xa7f
  418e58:	add	x1, x1, #0x1b3
  418e5c:	add	x2, x2, #0x1e4
  418e60:	bl	412a18 <ferror@plt+0xe9e8>
  418e64:	b	418e14 <ferror@plt+0x14de4>
  418e68:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  418e6c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  418e70:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  418e74:	add	x0, x0, #0xa7f
  418e78:	add	x1, x1, #0x132
  418e7c:	add	x3, x3, #0x1f0
  418e80:	mov	w2, #0x217                 	// #535
  418e84:	mov	x4, xzr
  418e88:	bl	421e64 <ferror@plt+0x1de34>
  418e8c:	stp	d9, d8, [sp, #-32]!
  418e90:	stp	x29, x30, [sp, #16]
  418e94:	mov	x29, sp
  418e98:	mov	v8.16b, v1.16b
  418e9c:	mov	v9.16b, v0.16b
  418ea0:	bl	418ec4 <ferror@plt+0x14e94>
  418ea4:	fmov	d2, #-1.000000000000000000e+00
  418ea8:	ldp	x29, x30, [sp, #16]
  418eac:	fmul	d1, d0, d8
  418eb0:	fadd	d0, d0, d2
  418eb4:	fmul	d0, d0, d9
  418eb8:	fsub	d0, d1, d0
  418ebc:	ldp	d9, d8, [sp], #32
  418ec0:	ret
  418ec4:	str	d10, [sp, #-64]!
  418ec8:	stp	d9, d8, [sp, #16]
  418ecc:	stp	x20, x19, [sp, #48]
  418ed0:	mov	x19, x0
  418ed4:	mov	x20, #0x3df0000000000000    	// #4463067230724161536
  418ed8:	fmov	d8, #1.000000000000000000e+00
  418edc:	stp	x29, x30, [sp, #32]
  418ee0:	mov	x29, sp
  418ee4:	mov	x0, x19
  418ee8:	bl	418bf0 <ferror@plt+0x14bc0>
  418eec:	ucvtf	d0, w0
  418ef0:	fmov	d9, x20
  418ef4:	mov	x0, x19
  418ef8:	fmul	d10, d0, d9
  418efc:	bl	418bf0 <ferror@plt+0x14bc0>
  418f00:	ucvtf	d0, w0
  418f04:	fadd	d0, d10, d0
  418f08:	fmul	d0, d0, d9
  418f0c:	fcmp	d0, d8
  418f10:	b.ge	418ee4 <ferror@plt+0x14eb4>  // b.tcont
  418f14:	ldp	x20, x19, [sp, #48]
  418f18:	ldp	x29, x30, [sp, #32]
  418f1c:	ldp	d9, d8, [sp, #16]
  418f20:	ldr	d10, [sp], #64
  418f24:	ret
  418f28:	stp	x29, x30, [sp, #-32]!
  418f2c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  418f30:	add	x0, x0, #0xd38
  418f34:	str	x19, [sp, #16]
  418f38:	mov	x29, sp
  418f3c:	bl	42a994 <ferror@plt+0x26964>
  418f40:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  418f44:	ldr	x0, [x19, #3392]
  418f48:	cbnz	x0, 418f54 <ferror@plt+0x14f24>
  418f4c:	bl	4189ac <ferror@plt+0x1497c>
  418f50:	str	x0, [x19, #3392]
  418f54:	bl	418bf0 <ferror@plt+0x14bc0>
  418f58:	mov	w19, w0
  418f5c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  418f60:	add	x0, x0, #0xd38
  418f64:	bl	42aa50 <ferror@plt+0x26a20>
  418f68:	mov	w0, w19
  418f6c:	ldr	x19, [sp, #16]
  418f70:	ldp	x29, x30, [sp], #32
  418f74:	ret
  418f78:	stp	x29, x30, [sp, #-48]!
  418f7c:	stp	x20, x19, [sp, #32]
  418f80:	mov	w20, w0
  418f84:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  418f88:	add	x0, x0, #0xd38
  418f8c:	str	x21, [sp, #16]
  418f90:	mov	x29, sp
  418f94:	mov	w19, w1
  418f98:	bl	42a994 <ferror@plt+0x26964>
  418f9c:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  418fa0:	ldr	x0, [x21, #3392]
  418fa4:	cbnz	x0, 418fb0 <ferror@plt+0x14f80>
  418fa8:	bl	4189ac <ferror@plt+0x1497c>
  418fac:	str	x0, [x21, #3392]
  418fb0:	mov	w1, w20
  418fb4:	mov	w2, w19
  418fb8:	bl	418d20 <ferror@plt+0x14cf0>
  418fbc:	mov	w19, w0
  418fc0:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  418fc4:	add	x0, x0, #0xd38
  418fc8:	bl	42aa50 <ferror@plt+0x26a20>
  418fcc:	mov	w0, w19
  418fd0:	ldp	x20, x19, [sp, #32]
  418fd4:	ldr	x21, [sp, #16]
  418fd8:	ldp	x29, x30, [sp], #48
  418fdc:	ret
  418fe0:	str	d8, [sp, #-32]!
  418fe4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  418fe8:	add	x0, x0, #0xd38
  418fec:	stp	x29, x30, [sp, #8]
  418ff0:	str	x19, [sp, #24]
  418ff4:	mov	x29, sp
  418ff8:	bl	42a994 <ferror@plt+0x26964>
  418ffc:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  419000:	ldr	x0, [x19, #3392]
  419004:	cbnz	x0, 419010 <ferror@plt+0x14fe0>
  419008:	bl	4189ac <ferror@plt+0x1497c>
  41900c:	str	x0, [x19, #3392]
  419010:	bl	418ec4 <ferror@plt+0x14e94>
  419014:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  419018:	add	x0, x0, #0xd38
  41901c:	mov	v8.16b, v0.16b
  419020:	bl	42aa50 <ferror@plt+0x26a20>
  419024:	ldr	x19, [sp, #24]
  419028:	ldp	x29, x30, [sp, #8]
  41902c:	mov	v0.16b, v8.16b
  419030:	ldr	d8, [sp], #32
  419034:	ret
  419038:	stp	d9, d8, [sp, #-48]!
  41903c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  419040:	add	x0, x0, #0xd38
  419044:	stp	x29, x30, [sp, #16]
  419048:	str	x19, [sp, #32]
  41904c:	mov	x29, sp
  419050:	mov	v9.16b, v1.16b
  419054:	mov	v8.16b, v0.16b
  419058:	bl	42a994 <ferror@plt+0x26964>
  41905c:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  419060:	ldr	x0, [x19, #3392]
  419064:	cbnz	x0, 419070 <ferror@plt+0x15040>
  419068:	bl	4189ac <ferror@plt+0x1497c>
  41906c:	str	x0, [x19, #3392]
  419070:	bl	418ec4 <ferror@plt+0x14e94>
  419074:	fmov	d2, #-1.000000000000000000e+00
  419078:	fmul	d1, d0, d9
  41907c:	fadd	d0, d0, d2
  419080:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  419084:	fmul	d0, d0, d8
  419088:	add	x0, x0, #0xd38
  41908c:	fsub	d8, d1, d0
  419090:	bl	42aa50 <ferror@plt+0x26a20>
  419094:	ldr	x19, [sp, #32]
  419098:	ldp	x29, x30, [sp, #16]
  41909c:	mov	v0.16b, v8.16b
  4190a0:	ldp	d9, d8, [sp], #48
  4190a4:	ret
  4190a8:	stp	x29, x30, [sp, #-48]!
  4190ac:	stp	x20, x19, [sp, #32]
  4190b0:	mov	w19, w0
  4190b4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4190b8:	add	x0, x0, #0xd38
  4190bc:	str	x21, [sp, #16]
  4190c0:	mov	x29, sp
  4190c4:	bl	42a994 <ferror@plt+0x26964>
  4190c8:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  4190cc:	ldr	x0, [x21, #3392]
  4190d0:	cbz	x0, 4190e0 <ferror@plt+0x150b0>
  4190d4:	mov	w1, w19
  4190d8:	bl	418700 <ferror@plt+0x146d0>
  4190dc:	b	4190f8 <ferror@plt+0x150c8>
  4190e0:	mov	w0, #0x9c4                 	// #2500
  4190e4:	bl	411ca8 <ferror@plt+0xdc78>
  4190e8:	mov	w1, w19
  4190ec:	mov	x20, x0
  4190f0:	bl	418700 <ferror@plt+0x146d0>
  4190f4:	str	x20, [x21, #3392]
  4190f8:	ldp	x20, x19, [sp, #32]
  4190fc:	ldr	x21, [sp, #16]
  419100:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  419104:	add	x0, x0, #0xd38
  419108:	ldp	x29, x30, [sp], #48
  41910c:	b	42aa50 <ferror@plt+0x26a20>
  419110:	sub	sp, sp, #0x120
  419114:	stp	x29, x30, [sp, #256]
  419118:	add	x29, sp, #0x100
  41911c:	mov	x8, #0xffffffffffffffc8    	// #-56
  419120:	mov	x9, sp
  419124:	sub	x10, x29, #0x78
  419128:	movk	x8, #0xff80, lsl #32
  41912c:	add	x11, x29, #0x20
  419130:	add	x9, x9, #0x80
  419134:	add	x10, x10, #0x38
  419138:	stp	x9, x8, [x29, #-16]
  41913c:	stp	x11, x10, [x29, #-32]
  419140:	stp	x1, x2, [x29, #-120]
  419144:	stp	x3, x4, [x29, #-104]
  419148:	stp	x5, x6, [x29, #-88]
  41914c:	stur	x7, [x29, #-72]
  419150:	stp	q0, q1, [sp]
  419154:	ldp	q0, q1, [x29, #-32]
  419158:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41915c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  419160:	add	x0, x0, #0xa7f
  419164:	add	x2, x2, #0x21a
  419168:	sub	x3, x29, #0x40
  41916c:	mov	w1, #0x10                  	// #16
  419170:	str	x28, [sp, #272]
  419174:	stp	q2, q3, [sp, #32]
  419178:	stp	q4, q5, [sp, #64]
  41917c:	stp	q6, q7, [sp, #96]
  419180:	stp	q0, q1, [x29, #-64]
  419184:	bl	412c74 <ferror@plt+0xec44>
  419188:	ldr	x28, [sp, #272]
  41918c:	ldp	x29, x30, [sp, #256]
  419190:	add	sp, sp, #0x120
  419194:	ret
  419198:	stp	x29, x30, [sp, #-32]!
  41919c:	str	x19, [sp, #16]
  4191a0:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  4191a4:	ldr	w0, [x19, #3412]
  4191a8:	mov	x29, sp
  4191ac:	cbz	w0, 4191bc <ferror@plt+0x1518c>
  4191b0:	ldr	x19, [sp, #16]
  4191b4:	ldp	x29, x30, [sp], #32
  4191b8:	ret
  4191bc:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  4191c0:	add	x0, x0, #0x254
  4191c4:	bl	417590 <ferror@plt+0x13560>
  4191c8:	str	w0, [x19, #3412]
  4191cc:	b	4191b0 <ferror@plt+0x15180>
  4191d0:	stp	x29, x30, [sp, #-48]!
  4191d4:	str	x21, [sp, #16]
  4191d8:	stp	x20, x19, [sp, #32]
  4191dc:	mov	x29, sp
  4191e0:	cbz	x0, 4192b0 <ferror@plt+0x15280>
  4191e4:	mov	x20, x0
  4191e8:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  4191ec:	add	x0, x0, #0x950
  4191f0:	bl	41e1a8 <ferror@plt+0x1a178>
  4191f4:	adrp	x21, 43c000 <ferror@plt+0x37fd0>
  4191f8:	mov	x19, x0
  4191fc:	add	x21, x21, #0x2a4
  419200:	ldrb	w2, [x20]
  419204:	cmp	w2, #0x27
  419208:	b.eq	419238 <ferror@plt+0x15208>  // b.none
  41920c:	cbz	w2, 41925c <ferror@plt+0x1522c>
  419210:	ldp	x8, x10, [x19, #8]
  419214:	add	x9, x8, #0x1
  419218:	cmp	x9, x10
  41921c:	b.cs	419248 <ferror@plt+0x15218>  // b.hs, b.nlast
  419220:	ldr	x10, [x19]
  419224:	str	x9, [x19, #8]
  419228:	strb	w2, [x10, x8]
  41922c:	ldp	x8, x9, [x19]
  419230:	strb	wzr, [x8, x9]
  419234:	b	419254 <ferror@plt+0x15224>
  419238:	mov	x0, x19
  41923c:	mov	x1, x21
  419240:	bl	41e570 <ferror@plt+0x1a540>
  419244:	b	419254 <ferror@plt+0x15224>
  419248:	mov	x1, #0xffffffffffffffff    	// #-1
  41924c:	mov	x0, x19
  419250:	bl	41eaec <ferror@plt+0x1aabc>
  419254:	add	x20, x20, #0x1
  419258:	b	419200 <ferror@plt+0x151d0>
  41925c:	ldp	x8, x10, [x19, #8]
  419260:	add	x9, x8, #0x1
  419264:	cmp	x9, x10
  419268:	b.cs	419288 <ferror@plt+0x15258>  // b.hs, b.nlast
  41926c:	ldr	x10, [x19]
  419270:	str	x9, [x19, #8]
  419274:	mov	w9, #0x27                  	// #39
  419278:	strb	w9, [x10, x8]
  41927c:	ldp	x8, x9, [x19]
  419280:	strb	wzr, [x8, x9]
  419284:	b	419298 <ferror@plt+0x15268>
  419288:	mov	x1, #0xffffffffffffffff    	// #-1
  41928c:	mov	w2, #0x27                  	// #39
  419290:	mov	x0, x19
  419294:	bl	41eaec <ferror@plt+0x1aabc>
  419298:	mov	x0, x19
  41929c:	ldp	x20, x19, [sp, #32]
  4192a0:	ldr	x21, [sp, #16]
  4192a4:	mov	w1, wzr
  4192a8:	ldp	x29, x30, [sp], #48
  4192ac:	b	41e358 <ferror@plt+0x1a328>
  4192b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4192b4:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  4192b8:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  4192bc:	add	x0, x0, #0xa7f
  4192c0:	add	x1, x1, #0x268
  4192c4:	add	x2, x2, #0x28c
  4192c8:	bl	412a18 <ferror@plt+0xe9e8>
  4192cc:	ldp	x20, x19, [sp, #32]
  4192d0:	ldr	x21, [sp, #16]
  4192d4:	mov	x0, xzr
  4192d8:	ldp	x29, x30, [sp], #48
  4192dc:	ret
  4192e0:	stp	x29, x30, [sp, #-80]!
  4192e4:	stp	x26, x25, [sp, #16]
  4192e8:	stp	x24, x23, [sp, #32]
  4192ec:	stp	x22, x21, [sp, #48]
  4192f0:	stp	x20, x19, [sp, #64]
  4192f4:	mov	x29, sp
  4192f8:	cbz	x0, 4195ac <ferror@plt+0x1557c>
  4192fc:	mov	x19, x1
  419300:	bl	41c024 <ferror@plt+0x17ff4>
  419304:	mov	x21, x0
  419308:	mov	x0, xzr
  41930c:	bl	41e1a8 <ferror@plt+0x1a178>
  419310:	ldrb	w2, [x21]
  419314:	mov	x20, x0
  419318:	cbz	w2, 419500 <ferror@plt+0x154d0>
  41931c:	mov	x25, #0x5                   	// #5
  419320:	mov	w23, #0x5c                  	// #92
  419324:	mov	w24, #0x1                   	// #1
  419328:	movk	x25, #0x4400, lsl #48
  41932c:	mov	x22, x21
  419330:	and	w8, w2, #0xff
  419334:	cmp	w8, #0x26
  419338:	b.gt	41934c <ferror@plt+0x1531c>
  41933c:	cbz	w8, 4194d4 <ferror@plt+0x154a4>
  419340:	cmp	w8, #0x22
  419344:	b.eq	419398 <ferror@plt+0x15368>  // b.none
  419348:	b	419440 <ferror@plt+0x15410>
  41934c:	cmp	w8, #0x27
  419350:	b.eq	419398 <ferror@plt+0x15368>  // b.none
  419354:	cmp	w8, #0x5c
  419358:	b.ne	419440 <ferror@plt+0x15410>  // b.any
  41935c:	mov	x8, x22
  419360:	ldrb	w2, [x8, #1]!
  419364:	cbz	w2, 4194e0 <ferror@plt+0x154b0>
  419368:	cmp	w2, #0xa
  41936c:	b.eq	4194f4 <ferror@plt+0x154c4>  // b.none
  419370:	ldp	x8, x10, [x20, #8]
  419374:	add	x9, x8, #0x1
  419378:	cmp	x9, x10
  41937c:	b.cs	4194e8 <ferror@plt+0x154b8>  // b.hs, b.nlast
  419380:	ldr	x10, [x20]
  419384:	str	x9, [x20, #8]
  419388:	strb	w2, [x10, x8]
  41938c:	ldp	x8, x9, [x20]
  419390:	strb	wzr, [x8, x9]
  419394:	b	4194f4 <ferror@plt+0x154c4>
  419398:	cbz	x19, 4193a4 <ferror@plt+0x15374>
  41939c:	ldr	x8, [x19]
  4193a0:	cbnz	x8, 4195cc <ferror@plt+0x1559c>
  4193a4:	and	w8, w2, #0xff
  4193a8:	cmp	w8, #0x22
  4193ac:	b.eq	4193b8 <ferror@plt+0x15388>  // b.none
  4193b0:	cmp	w8, #0x27
  4193b4:	b.ne	41958c <ferror@plt+0x1555c>  // b.any
  4193b8:	cmp	w8, #0x22
  4193bc:	add	x26, x22, #0x1
  4193c0:	b.ne	419468 <ferror@plt+0x15438>  // b.any
  4193c4:	mov	x8, x22
  4193c8:	ldrb	w9, [x26]
  4193cc:	cbz	w9, 419528 <ferror@plt+0x154f8>
  4193d0:	cmp	x26, x8
  4193d4:	b.ls	41961c <ferror@plt+0x155ec>  // b.plast
  4193d8:	cmp	w9, #0x5c
  4193dc:	b.eq	4193f4 <ferror@plt+0x153c4>  // b.none
  4193e0:	cmp	w9, #0x22
  4193e4:	b.eq	4194bc <ferror@plt+0x1548c>  // b.none
  4193e8:	strb	w9, [x8]
  4193ec:	add	x26, x26, #0x1
  4193f0:	b	419424 <ferror@plt+0x153f4>
  4193f4:	mov	x9, x26
  4193f8:	ldrb	w10, [x9, #1]!
  4193fc:	sub	w11, w10, #0x22
  419400:	cmp	w11, #0x3e
  419404:	b.hi	419414 <ferror@plt+0x153e4>  // b.pmore
  419408:	lsl	x11, x24, x11
  41940c:	tst	x11, x25
  419410:	b.ne	41941c <ferror@plt+0x153ec>  // b.any
  419414:	cmp	w10, #0xa
  419418:	b.ne	419434 <ferror@plt+0x15404>  // b.any
  41941c:	add	x26, x26, #0x2
  419420:	strb	w10, [x8]
  419424:	add	x8, x8, #0x1
  419428:	cmp	x26, x8
  41942c:	b.hi	4193c8 <ferror@plt+0x15398>  // b.pmore
  419430:	b	419644 <ferror@plt+0x15614>
  419434:	strb	w23, [x8]
  419438:	mov	x26, x9
  41943c:	b	419424 <ferror@plt+0x153f4>
  419440:	ldp	x8, x10, [x20, #8]
  419444:	add	x9, x8, #0x1
  419448:	cmp	x9, x10
  41944c:	b.cs	4194a4 <ferror@plt+0x15474>  // b.hs, b.nlast
  419450:	ldr	x10, [x20]
  419454:	str	x9, [x20, #8]
  419458:	strb	w2, [x10, x8]
  41945c:	ldp	x8, x9, [x20]
  419460:	strb	wzr, [x8, x9]
  419464:	b	4194b0 <ferror@plt+0x15480>
  419468:	ldrb	w9, [x26]
  41946c:	mov	x8, x22
  419470:	cbz	w9, 4195a4 <ferror@plt+0x15574>
  419474:	add	x10, x8, #0x1
  419478:	cmp	x10, x8
  41947c:	b.ls	41966c <ferror@plt+0x1563c>  // b.plast
  419480:	and	w10, w9, #0xff
  419484:	cmp	w10, #0x27
  419488:	b.eq	4194b8 <ferror@plt+0x15488>  // b.none
  41948c:	strb	w9, [x8]
  419490:	ldrb	w9, [x8, #2]
  419494:	add	x10, x8, #0x1
  419498:	mov	x8, x10
  41949c:	cbnz	w9, 419474 <ferror@plt+0x15444>
  4194a0:	b	41952c <ferror@plt+0x154fc>
  4194a4:	mov	x1, #0xffffffffffffffff    	// #-1
  4194a8:	mov	x0, x20
  4194ac:	bl	41eaec <ferror@plt+0x1aabc>
  4194b0:	add	x22, x22, #0x1
  4194b4:	b	4194f8 <ferror@plt+0x154c8>
  4194b8:	add	x26, x8, #0x1
  4194bc:	mov	x0, x20
  4194c0:	mov	x1, x22
  4194c4:	strb	wzr, [x8]
  4194c8:	bl	41e570 <ferror@plt+0x1a540>
  4194cc:	ldrb	w2, [x26, #1]!
  4194d0:	mov	x22, x26
  4194d4:	tst	w2, #0xff
  4194d8:	b.ne	419330 <ferror@plt+0x15300>  // b.any
  4194dc:	b	419500 <ferror@plt+0x154d0>
  4194e0:	mov	x22, x8
  4194e4:	b	4194f8 <ferror@plt+0x154c8>
  4194e8:	mov	x1, #0xffffffffffffffff    	// #-1
  4194ec:	mov	x0, x20
  4194f0:	bl	41eaec <ferror@plt+0x1aabc>
  4194f4:	add	x22, x22, #0x2
  4194f8:	ldrb	w2, [x22]
  4194fc:	b	419330 <ferror@plt+0x15300>
  419500:	mov	x0, x21
  419504:	bl	411d58 <ferror@plt+0xdd28>
  419508:	mov	x0, x20
  41950c:	ldp	x20, x19, [sp, #64]
  419510:	ldp	x22, x21, [sp, #48]
  419514:	ldp	x24, x23, [sp, #32]
  419518:	ldp	x26, x25, [sp, #16]
  41951c:	mov	w1, wzr
  419520:	ldp	x29, x30, [sp], #80
  419524:	b	41e358 <ferror@plt+0x1a328>
  419528:	mov	x10, x8
  41952c:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  419530:	ldr	w1, [x22, #3412]
  419534:	strb	wzr, [x10]
  419538:	cbz	w1, 4195ec <ferror@plt+0x155bc>
  41953c:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  419540:	add	x3, x3, #0x42e
  419544:	mov	x0, x19
  419548:	mov	w2, wzr
  41954c:	bl	409174 <ferror@plt+0x5144>
  419550:	cbz	x19, 41955c <ferror@plt+0x1552c>
  419554:	ldr	x8, [x19]
  419558:	cbz	x8, 419694 <ferror@plt+0x15664>
  41955c:	mov	x0, x21
  419560:	bl	411d58 <ferror@plt+0xdd28>
  419564:	mov	w1, #0x1                   	// #1
  419568:	mov	x0, x20
  41956c:	bl	41e358 <ferror@plt+0x1a328>
  419570:	ldp	x20, x19, [sp, #64]
  419574:	ldp	x22, x21, [sp, #48]
  419578:	ldp	x24, x23, [sp, #32]
  41957c:	ldp	x26, x25, [sp, #16]
  419580:	mov	x0, xzr
  419584:	ldp	x29, x30, [sp], #80
  419588:	ret
  41958c:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  419590:	ldr	w1, [x22, #3412]
  419594:	cbz	w1, 419604 <ferror@plt+0x155d4>
  419598:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  41959c:	add	x3, x3, #0x3de
  4195a0:	b	419544 <ferror@plt+0x15514>
  4195a4:	mov	x10, x22
  4195a8:	b	41952c <ferror@plt+0x154fc>
  4195ac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4195b0:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  4195b4:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  4195b8:	add	x0, x0, #0xa7f
  4195bc:	add	x1, x1, #0x2a9
  4195c0:	add	x2, x2, #0x28e
  4195c4:	bl	412a18 <ferror@plt+0xe9e8>
  4195c8:	b	419570 <ferror@plt+0x15540>
  4195cc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4195d0:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  4195d4:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  4195d8:	add	x0, x0, #0xa7f
  4195dc:	add	x1, x1, #0x384
  4195e0:	add	x2, x2, #0x3c2
  4195e4:	bl	412a18 <ferror@plt+0xe9e8>
  4195e8:	b	419554 <ferror@plt+0x15524>
  4195ec:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  4195f0:	add	x0, x0, #0x254
  4195f4:	bl	417590 <ferror@plt+0x13560>
  4195f8:	mov	w1, w0
  4195fc:	str	w0, [x22, #3412]
  419600:	b	41953c <ferror@plt+0x1550c>
  419604:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  419608:	add	x0, x0, #0x254
  41960c:	bl	417590 <ferror@plt+0x13560>
  419610:	mov	w1, w0
  419614:	str	w0, [x22, #3412]
  419618:	b	419598 <ferror@plt+0x15568>
  41961c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  419620:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  419624:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  419628:	adrp	x4, 43c000 <ferror@plt+0x37fd0>
  41962c:	add	x0, x0, #0xa7f
  419630:	add	x1, x1, #0x2da
  419634:	add	x3, x3, #0x40e
  419638:	add	x4, x4, #0x425
  41963c:	mov	w2, #0x64                  	// #100
  419640:	bl	421e64 <ferror@plt+0x1de34>
  419644:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  419648:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41964c:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  419650:	adrp	x4, 43c000 <ferror@plt+0x37fd0>
  419654:	add	x0, x0, #0xa7f
  419658:	add	x1, x1, #0x2da
  41965c:	add	x3, x3, #0x40e
  419660:	add	x4, x4, #0x425
  419664:	mov	w2, #0x8f                  	// #143
  419668:	bl	421e64 <ferror@plt+0x1de34>
  41966c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  419670:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  419674:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  419678:	adrp	x4, 43c000 <ferror@plt+0x37fd0>
  41967c:	add	x0, x0, #0xa7f
  419680:	add	x1, x1, #0x2da
  419684:	add	x3, x3, #0x40e
  419688:	add	x4, x4, #0x425
  41968c:	mov	w2, #0x96                  	// #150
  419690:	bl	421e64 <ferror@plt+0x1de34>
  419694:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  419698:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41969c:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  4196a0:	adrp	x4, 43c000 <ferror@plt+0x37fd0>
  4196a4:	add	x0, x0, #0xa7f
  4196a8:	add	x1, x1, #0x2da
  4196ac:	add	x3, x3, #0x2e3
  4196b0:	add	x4, x4, #0x2f3
  4196b4:	mov	w2, #0x149                 	// #329
  4196b8:	bl	421e64 <ferror@plt+0x1de34>
  4196bc:	sub	sp, sp, #0x70
  4196c0:	stp	x29, x30, [sp, #16]
  4196c4:	stp	x28, x27, [sp, #32]
  4196c8:	stp	x26, x25, [sp, #48]
  4196cc:	stp	x24, x23, [sp, #64]
  4196d0:	stp	x22, x21, [sp, #80]
  4196d4:	stp	x20, x19, [sp, #96]
  4196d8:	add	x29, sp, #0x10
  4196dc:	cbz	x0, 419b14 <ferror@plt+0x15ae4>
  4196e0:	stp	xzr, xzr, [sp]
  4196e4:	mov	x20, x2
  4196e8:	ldrb	w2, [x0]
  4196ec:	mov	x19, x3
  4196f0:	mov	x21, x1
  4196f4:	mov	x26, x0
  4196f8:	cbz	w2, 419994 <ferror@plt+0x15964>
  4196fc:	adrp	x25, 43c000 <ferror@plt+0x37fd0>
  419700:	mov	w24, wzr
  419704:	mov	w27, wzr
  419708:	add	x25, x25, #0x24c
  41970c:	mov	w28, #0x5c                  	// #92
  419710:	mov	x22, x26
  419714:	ands	w8, w27, #0xff
  419718:	b.eq	419790 <ferror@plt+0x15760>  // b.none
  41971c:	cmp	w8, #0x5c
  419720:	b.eq	419744 <ferror@plt+0x15714>  // b.none
  419724:	cmp	w8, #0x23
  419728:	b.ne	4197f4 <ferror@plt+0x157c4>  // b.any
  41972c:	ands	w8, w2, #0xff
  419730:	b.eq	419994 <ferror@plt+0x15964>  // b.none
  419734:	cmp	w8, #0xa
  419738:	b.eq	419950 <ferror@plt+0x15920>  // b.none
  41973c:	ldrb	w2, [x22, #1]!
  419740:	b	41972c <ferror@plt+0x156fc>
  419744:	and	w8, w2, #0xff
  419748:	cmp	w8, #0xa
  41974c:	b.eq	419950 <ferror@plt+0x15920>  // b.none
  419750:	ldr	x23, [sp, #8]
  419754:	cbnz	x23, 419768 <ferror@plt+0x15738>
  419758:	mov	x0, xzr
  41975c:	bl	41e1a8 <ferror@plt+0x1a178>
  419760:	mov	x23, x0
  419764:	str	x0, [sp, #8]
  419768:	ldp	x8, x10, [x23, #8]
  41976c:	add	x9, x8, #0x1
  419770:	cmp	x9, x10
  419774:	b.cs	419884 <ferror@plt+0x15854>  // b.hs, b.nlast
  419778:	ldr	x10, [x23]
  41977c:	str	x9, [x23, #8]
  419780:	strb	w28, [x10, x8]
  419784:	ldp	x8, x9, [x23]
  419788:	strb	wzr, [x8, x9]
  41978c:	b	419894 <ferror@plt+0x15864>
  419790:	and	w8, w2, #0xff
  419794:	cmp	w8, #0x1f
  419798:	b.le	419850 <ferror@plt+0x15820>
  41979c:	sub	w9, w8, #0x20
  4197a0:	cmp	w9, #0x7
  4197a4:	b.hi	4198d0 <ferror@plt+0x158a0>  // b.pmore
  4197a8:	adr	x8, 4197b8 <ferror@plt+0x15788>
  4197ac:	ldrb	w10, [x25, x9]
  4197b0:	add	x8, x8, x10, lsl #2
  4197b4:	br	x8
  4197b8:	ldr	x0, [sp, #8]
  4197bc:	cbnz	x0, 4197cc <ferror@plt+0x1579c>
  4197c0:	bl	41e1a8 <ferror@plt+0x1a178>
  4197c4:	str	x0, [sp, #8]
  4197c8:	ldrb	w2, [x22]
  4197cc:	ldp	x8, x10, [x0, #8]
  4197d0:	add	x9, x8, #0x1
  4197d4:	cmp	x9, x10
  4197d8:	b.cs	419938 <ferror@plt+0x15908>  // b.hs, b.nlast
  4197dc:	ldr	x10, [x0]
  4197e0:	str	x9, [x0, #8]
  4197e4:	strb	w2, [x10, x8]
  4197e8:	ldp	x8, x9, [x0]
  4197ec:	strb	wzr, [x8, x9]
  4197f0:	b	419940 <ferror@plt+0x15910>
  4197f4:	and	w8, w27, #0xff
  4197f8:	ldr	x0, [sp, #8]
  4197fc:	cmp	w8, #0x22
  419800:	ccmp	w24, #0x0, #0x4, eq  // eq = none
  419804:	csel	w9, w27, wzr, ne  // ne = any
  419808:	cmp	w8, w2, uxtb
  41980c:	csel	w27, w9, w27, eq  // eq = none
  419810:	cbnz	x0, 419820 <ferror@plt+0x157f0>
  419814:	bl	41e1a8 <ferror@plt+0x1a178>
  419818:	str	x0, [sp, #8]
  41981c:	ldrb	w2, [x22]
  419820:	ldp	x8, x10, [x0, #8]
  419824:	add	x9, x8, #0x1
  419828:	cmp	x9, x10
  41982c:	b.cs	419844 <ferror@plt+0x15814>  // b.hs, b.nlast
  419830:	ldr	x10, [x0]
  419834:	str	x9, [x0, #8]
  419838:	strb	w2, [x10, x8]
  41983c:	ldp	x8, x9, [x0]
  419840:	b	4198bc <ferror@plt+0x1588c>
  419844:	mov	x1, #0xffffffffffffffff    	// #-1
  419848:	bl	41eaec <ferror@plt+0x1aabc>
  41984c:	b	419954 <ferror@plt+0x15924>
  419850:	cmp	w8, #0x9
  419854:	b.eq	419864 <ferror@plt+0x15834>  // b.none
  419858:	cmp	w8, #0xa
  41985c:	b.eq	419874 <ferror@plt+0x15844>  // b.none
  419860:	b	4198d8 <ferror@plt+0x158a8>
  419864:	ldr	x8, [sp, #8]
  419868:	cbz	x8, 419950 <ferror@plt+0x15920>
  41986c:	ldr	x8, [x8, #8]
  419870:	cbz	x8, 419950 <ferror@plt+0x15920>
  419874:	add	x0, sp, #0x8
  419878:	mov	x1, sp
  41987c:	bl	419bb4 <ferror@plt+0x15b84>
  419880:	b	419950 <ferror@plt+0x15920>
  419884:	mov	x1, #0xffffffffffffffff    	// #-1
  419888:	mov	w2, #0x5c                  	// #92
  41988c:	mov	x0, x23
  419890:	bl	41eaec <ferror@plt+0x1aabc>
  419894:	ldp	x8, x10, [x23, #8]
  419898:	ldrb	w2, [x22]
  41989c:	add	x9, x8, #0x1
  4198a0:	cmp	x9, x10
  4198a4:	b.cs	4198c4 <ferror@plt+0x15894>  // b.hs, b.nlast
  4198a8:	ldr	x10, [x23]
  4198ac:	str	x9, [x23, #8]
  4198b0:	mov	w27, wzr
  4198b4:	strb	w2, [x10, x8]
  4198b8:	ldp	x8, x9, [x23]
  4198bc:	strb	wzr, [x8, x9]
  4198c0:	b	419954 <ferror@plt+0x15924>
  4198c4:	mov	x1, #0xffffffffffffffff    	// #-1
  4198c8:	mov	x0, x23
  4198cc:	b	41994c <ferror@plt+0x1591c>
  4198d0:	cmp	w8, #0x5c
  4198d4:	b.eq	419940 <ferror@plt+0x15910>  // b.none
  4198d8:	ldr	x0, [sp, #8]
  4198dc:	cbnz	x0, 4198ec <ferror@plt+0x158bc>
  4198e0:	bl	41e1a8 <ferror@plt+0x1a178>
  4198e4:	str	x0, [sp, #8]
  4198e8:	ldrb	w2, [x22]
  4198ec:	ldp	x8, x10, [x0, #8]
  4198f0:	add	x9, x8, #0x1
  4198f4:	cmp	x9, x10
  4198f8:	b.cs	419948 <ferror@plt+0x15918>  // b.hs, b.nlast
  4198fc:	mov	w27, wzr
  419900:	b	419830 <ferror@plt+0x15800>
  419904:	cmp	x22, x26
  419908:	b.eq	419978 <ferror@plt+0x15948>  // b.none
  41990c:	ldurb	w8, [x22, #-1]
  419910:	cmp	w8, #0x20
  419914:	b.hi	419984 <ferror@plt+0x15954>  // b.pmore
  419918:	mov	w9, #0x1                   	// #1
  41991c:	lsl	x8, x9, x8
  419920:	mov	x9, #0x401                 	// #1025
  419924:	movk	x9, #0x1, lsl #32
  419928:	tst	x8, x9
  41992c:	b.eq	419984 <ferror@plt+0x15954>  // b.none
  419930:	mov	w27, #0x23                  	// #35
  419934:	b	419954 <ferror@plt+0x15924>
  419938:	mov	x1, #0xffffffffffffffff    	// #-1
  41993c:	bl	41eaec <ferror@plt+0x1aabc>
  419940:	ldrb	w27, [x22]
  419944:	b	419954 <ferror@plt+0x15924>
  419948:	mov	x1, #0xffffffffffffffff    	// #-1
  41994c:	bl	41eaec <ferror@plt+0x1aabc>
  419950:	mov	w27, wzr
  419954:	ldrb	w8, [x22]
  419958:	ldrb	w2, [x22, #1]!
  41995c:	cmp	w8, #0x5c
  419960:	cset	w8, eq  // eq = none
  419964:	cmp	w24, #0x0
  419968:	cset	w9, eq  // eq = none
  41996c:	and	w24, w9, w8
  419970:	cbnz	w2, 419714 <ferror@plt+0x156e4>
  419974:	b	419a84 <ferror@plt+0x15a54>
  419978:	mov	w27, #0x23                  	// #35
  41997c:	mov	x22, x26
  419980:	b	419954 <ferror@plt+0x15924>
  419984:	ldr	x0, [sp, #8]
  419988:	cbz	x0, 4198e0 <ferror@plt+0x158b0>
  41998c:	mov	w2, #0x23                  	// #35
  419990:	b	4198ec <ferror@plt+0x158bc>
  419994:	add	x0, sp, #0x8
  419998:	mov	x1, sp
  41999c:	bl	419bb4 <ferror@plt+0x15b84>
  4199a0:	ldr	x0, [sp]
  4199a4:	cbz	x0, 419a1c <ferror@plt+0x159ec>
  4199a8:	bl	41bb20 <ferror@plt+0x17af0>
  4199ac:	cbz	x0, 419ad8 <ferror@plt+0x15aa8>
  4199b0:	mov	x22, x0
  4199b4:	bl	41bc94 <ferror@plt+0x17c64>
  4199b8:	add	w8, w0, #0x1
  4199bc:	mov	w24, w0
  4199c0:	sxtw	x0, w8
  4199c4:	mov	w1, #0x8                   	// #8
  4199c8:	bl	411ebc <ferror@plt+0xde8c>
  4199cc:	mov	x23, x0
  4199d0:	mov	x25, x0
  4199d4:	mov	x26, x22
  4199d8:	ldr	x0, [x26]
  4199dc:	mov	x1, x19
  4199e0:	bl	4192e0 <ferror@plt+0x152b0>
  4199e4:	str	x0, [x25]
  4199e8:	cbz	x0, 419a58 <ferror@plt+0x15a28>
  4199ec:	ldr	x26, [x26, #8]
  4199f0:	add	x25, x25, #0x8
  4199f4:	cbnz	x26, 4199d8 <ferror@plt+0x159a8>
  4199f8:	adrp	x1, 411000 <ferror@plt+0xcfd0>
  4199fc:	add	x1, x1, #0xd58
  419a00:	mov	x0, x22
  419a04:	bl	41b618 <ferror@plt+0x175e8>
  419a08:	cbz	x21, 419a10 <ferror@plt+0x159e0>
  419a0c:	str	w24, [x21]
  419a10:	cbz	x20, 419acc <ferror@plt+0x15a9c>
  419a14:	str	x23, [x20]
  419a18:	b	419ad4 <ferror@plt+0x15aa4>
  419a1c:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  419a20:	ldr	w1, [x20, #3412]
  419a24:	cbz	w1, 419b34 <ferror@plt+0x15b04>
  419a28:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  419a2c:	add	x3, x3, #0x4f4
  419a30:	mov	w2, #0x1                   	// #1
  419a34:	mov	x0, x19
  419a38:	bl	409174 <ferror@plt+0x5144>
  419a3c:	cbz	x19, 419a48 <ferror@plt+0x15a18>
  419a40:	ldr	x8, [x19]
  419a44:	cbz	x8, 419b64 <ferror@plt+0x15b34>
  419a48:	ldr	x0, [sp]
  419a4c:	adrp	x1, 411000 <ferror@plt+0xcfd0>
  419a50:	add	x1, x1, #0xd58
  419a54:	b	419a78 <ferror@plt+0x15a48>
  419a58:	cbz	x19, 419a64 <ferror@plt+0x15a34>
  419a5c:	ldr	x8, [x19]
  419a60:	cbz	x8, 419b8c <ferror@plt+0x15b5c>
  419a64:	mov	x0, x23
  419a68:	bl	41d828 <ferror@plt+0x197f8>
  419a6c:	adrp	x1, 411000 <ferror@plt+0xcfd0>
  419a70:	add	x1, x1, #0xd58
  419a74:	mov	x0, x22
  419a78:	bl	41b618 <ferror@plt+0x175e8>
  419a7c:	mov	w0, wzr
  419a80:	b	419ad8 <ferror@plt+0x15aa8>
  419a84:	add	x0, sp, #0x8
  419a88:	mov	x1, sp
  419a8c:	bl	419bb4 <ferror@plt+0x15b84>
  419a90:	tst	w27, #0xff
  419a94:	b.eq	4199a0 <ferror@plt+0x15970>  // b.none
  419a98:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  419a9c:	ldr	w1, [x20, #3412]
  419aa0:	cbz	w1, 419b4c <ferror@plt+0x15b1c>
  419aa4:	and	w4, w27, #0xff
  419aa8:	cmp	w4, #0x5c
  419aac:	b.ne	419af8 <ferror@plt+0x15ac8>  // b.any
  419ab0:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  419ab4:	add	x3, x3, #0x472
  419ab8:	mov	x0, x19
  419abc:	mov	w2, wzr
  419ac0:	mov	x4, x26
  419ac4:	bl	409050 <ferror@plt+0x5020>
  419ac8:	b	419a3c <ferror@plt+0x15a0c>
  419acc:	mov	x0, x23
  419ad0:	bl	41d828 <ferror@plt+0x197f8>
  419ad4:	mov	w0, #0x1                   	// #1
  419ad8:	ldp	x20, x19, [sp, #96]
  419adc:	ldp	x22, x21, [sp, #80]
  419ae0:	ldp	x24, x23, [sp, #64]
  419ae4:	ldp	x26, x25, [sp, #48]
  419ae8:	ldp	x28, x27, [sp, #32]
  419aec:	ldp	x29, x30, [sp, #16]
  419af0:	add	sp, sp, #0x70
  419af4:	ret
  419af8:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  419afc:	add	x3, x3, #0x4ad
  419b00:	mov	x0, x19
  419b04:	mov	w2, wzr
  419b08:	mov	x5, x26
  419b0c:	bl	409050 <ferror@plt+0x5020>
  419b10:	b	419a3c <ferror@plt+0x15a0c>
  419b14:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  419b18:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  419b1c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  419b20:	add	x0, x0, #0xa7f
  419b24:	add	x1, x1, #0x313
  419b28:	add	x2, x2, #0x35c
  419b2c:	bl	412a18 <ferror@plt+0xe9e8>
  419b30:	b	419a7c <ferror@plt+0x15a4c>
  419b34:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  419b38:	add	x0, x0, #0x254
  419b3c:	bl	417590 <ferror@plt+0x13560>
  419b40:	mov	w1, w0
  419b44:	str	w0, [x20, #3412]
  419b48:	b	419a28 <ferror@plt+0x159f8>
  419b4c:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  419b50:	add	x0, x0, #0x254
  419b54:	bl	417590 <ferror@plt+0x13560>
  419b58:	mov	w1, w0
  419b5c:	str	w0, [x20, #3412]
  419b60:	b	419aa4 <ferror@plt+0x15a74>
  419b64:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  419b68:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  419b6c:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  419b70:	adrp	x4, 43c000 <ferror@plt+0x37fd0>
  419b74:	add	x0, x0, #0xa7f
  419b78:	add	x1, x1, #0x2da
  419b7c:	add	x3, x3, #0x522
  419b80:	add	x4, x4, #0x2f3
  419b84:	mov	w2, #0x25c                 	// #604
  419b88:	bl	421e64 <ferror@plt+0x1de34>
  419b8c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  419b90:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  419b94:	adrp	x3, 43c000 <ferror@plt+0x37fd0>
  419b98:	adrp	x4, 43c000 <ferror@plt+0x37fd0>
  419b9c:	add	x0, x0, #0xa7f
  419ba0:	add	x1, x1, #0x2da
  419ba4:	add	x3, x3, #0x371
  419ba8:	add	x4, x4, #0x2f3
  419bac:	mov	w2, #0x2b7                 	// #695
  419bb0:	bl	421e64 <ferror@plt+0x1de34>
  419bb4:	stp	x29, x30, [sp, #-48]!
  419bb8:	stp	x20, x19, [sp, #32]
  419bbc:	mov	x19, x0
  419bc0:	ldr	x0, [x0]
  419bc4:	str	x21, [sp, #16]
  419bc8:	mov	x29, sp
  419bcc:	cbz	x0, 419bf4 <ferror@plt+0x15bc4>
  419bd0:	ldr	x21, [x1]
  419bd4:	mov	x20, x1
  419bd8:	mov	w1, wzr
  419bdc:	bl	41e358 <ferror@plt+0x1a328>
  419be0:	mov	x1, x0
  419be4:	mov	x0, x21
  419be8:	bl	41b718 <ferror@plt+0x176e8>
  419bec:	str	x0, [x20]
  419bf0:	str	xzr, [x19]
  419bf4:	ldp	x20, x19, [sp, #32]
  419bf8:	ldr	x21, [sp, #16]
  419bfc:	ldp	x29, x30, [sp], #48
  419c00:	ret
  419c04:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419c08:	ldr	x8, [x8, #3416]
  419c0c:	cbnz	x8, 419c74 <ferror@plt+0x15c44>
  419c10:	sub	w8, w0, #0x1
  419c14:	cmp	w8, #0x3
  419c18:	b.hi	419c70 <ferror@plt+0x15c40>  // b.pmore
  419c1c:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  419c20:	add	x9, x9, #0x538
  419c24:	adr	x10, 419c34 <ferror@plt+0x15c04>
  419c28:	ldrb	w11, [x9, x8]
  419c2c:	add	x10, x10, x11, lsl #2
  419c30:	br	x10
  419c34:	cmp	x1, #0x0
  419c38:	cset	w8, ne  // ne = any
  419c3c:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  419c40:	str	w8, [x9, #1896]
  419c44:	ret
  419c48:	cmp	x1, #0x0
  419c4c:	cset	w8, ne  // ne = any
  419c50:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  419c54:	str	w8, [x9, #1900]
  419c58:	ret
  419c5c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419c60:	str	x1, [x8, #1912]
  419c64:	ret
  419c68:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419c6c:	str	w1, [x8, #1920]
  419c70:	ret
  419c74:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  419c78:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  419c7c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  419c80:	add	x0, x0, #0xa7f
  419c84:	add	x1, x1, #0x570
  419c88:	add	x2, x2, #0x59e
  419c8c:	b	412a18 <ferror@plt+0xe9e8>
  419c90:	sub	w8, w0, #0x1
  419c94:	cmp	w8, #0x4
  419c98:	b.hi	419cc0 <ferror@plt+0x15c90>  // b.pmore
  419c9c:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  419ca0:	add	x9, x9, #0x53c
  419ca4:	adr	x10, 419cb4 <ferror@plt+0x15c84>
  419ca8:	ldrb	w11, [x9, x8]
  419cac:	add	x10, x10, x11, lsl #2
  419cb0:	br	x10
  419cb4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419cb8:	ldrsw	x0, [x8, #1896]
  419cbc:	ret
  419cc0:	mov	x0, xzr
  419cc4:	ret
  419cc8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419ccc:	ldrsw	x0, [x8, #1900]
  419cd0:	ret
  419cd4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419cd8:	ldr	x0, [x8, #1912]
  419cdc:	ret
  419ce0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419ce4:	ldr	w0, [x8, #1920]
  419ce8:	ret
  419cec:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419cf0:	ldr	x8, [x8, #3432]
  419cf4:	sub	x8, x8, #0x30
  419cf8:	lsr	x0, x8, #7
  419cfc:	ret
  419d00:	stp	x29, x30, [sp, #-32]!
  419d04:	str	x28, [sp, #16]
  419d08:	mov	x29, sp
  419d0c:	sub	sp, sp, #0x200
  419d10:	cbz	x2, 419d94 <ferror@plt+0x15d64>
  419d14:	cmp	w0, #0x6
  419d18:	str	wzr, [x2]
  419d1c:	b.ne	419db0 <ferror@plt+0x15d80>  // b.any
  419d20:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  419d24:	add	x9, x9, #0xd68
  419d28:	ldr	x10, [x9, #64]
  419d2c:	lsl	x8, x1, #4
  419d30:	add	x8, x8, #0x10
  419d34:	str	x8, [sp]
  419d38:	ldr	w11, [x10, x1, lsl #2]
  419d3c:	add	w8, w1, #0x1
  419d40:	ldr	x9, [x9]
  419d44:	mov	w12, #0xa0                  	// #160
  419d48:	str	x11, [sp, #8]
  419d4c:	add	x11, x8, w8, uxtw #2
  419d50:	lsl	x11, x11, #4
  419d54:	cmp	x11, #0xa0
  419d58:	csel	x11, x11, x12, hi  // hi = pmore
  419d5c:	ldr	w10, [x10, w1, uxtw #2]
  419d60:	udiv	x9, x9, x11
  419d64:	cmp	x9, #0x4
  419d68:	mov	w11, #0x4                   	// #4
  419d6c:	csel	x9, x9, x11, hi  // hi = pmore
  419d70:	cbnz	w10, 419dc4 <ferror@plt+0x15d94>
  419d74:	and	x8, x9, #0xffffffff
  419d78:	mov	w9, #0x3                   	// #3
  419d7c:	mov	x0, sp
  419d80:	mov	w1, #0x18                  	// #24
  419d84:	str	x8, [sp, #16]
  419d88:	str	w9, [x2]
  419d8c:	bl	41c078 <ferror@plt+0x18048>
  419d90:	b	419db4 <ferror@plt+0x15d84>
  419d94:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  419d98:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  419d9c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  419da0:	add	x0, x0, #0xa7f
  419da4:	add	x1, x1, #0x5b1
  419da8:	add	x2, x2, #0x5f1
  419dac:	bl	412a18 <ferror@plt+0xe9e8>
  419db0:	mov	x0, xzr
  419db4:	add	sp, sp, #0x200
  419db8:	ldr	x28, [sp, #16]
  419dbc:	ldp	x29, x30, [sp], #32
  419dc0:	ret
  419dc4:	lsl	x8, x8, #4
  419dc8:	lsl	w10, w10, #6
  419dcc:	udiv	x8, x10, x8
  419dd0:	cmp	w9, w8
  419dd4:	csel	x9, x9, x8, hi  // hi = pmore
  419dd8:	b	419d74 <ferror@plt+0x15d44>
  419ddc:	sub	sp, sp, #0x80
  419de0:	stp	x29, x30, [sp, #48]
  419de4:	stp	x26, x25, [sp, #64]
  419de8:	stp	x24, x23, [sp, #80]
  419dec:	stp	x22, x21, [sp, #96]
  419df0:	stp	x20, x19, [sp, #112]
  419df4:	add	x29, sp, #0x30
  419df8:	mov	x19, x0
  419dfc:	bl	41a2d0 <ferror@plt+0x162a0>
  419e00:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419e04:	ldr	x8, [x8, #3472]
  419e08:	add	x22, x19, #0xf
  419e0c:	and	x20, x22, #0xfffffffffffffff0
  419e10:	cmp	x8, x20
  419e14:	b.cc	419e6c <ferror@plt+0x15e3c>  // b.lo, b.ul, b.last
  419e18:	cbz	x20, 419e6c <ferror@plt+0x15e3c>
  419e1c:	ldr	x8, [x0]
  419e20:	lsr	x11, x22, #4
  419e24:	sub	w9, w11, #0x1
  419e28:	lsl	x12, x9, #4
  419e2c:	ldr	x10, [x8, x12]
  419e30:	cbz	x10, 419f04 <ferror@plt+0x15ed4>
  419e34:	mov	x11, x10
  419e38:	ldr	x12, [x11, #8]!
  419e3c:	add	x8, x8, x9, lsl #4
  419e40:	cmp	x12, #0x0
  419e44:	csel	x20, x10, x12, eq  // eq = none
  419e48:	ldr	x10, [x20]
  419e4c:	csel	x9, x8, x11, eq  // eq = none
  419e50:	str	x10, [x9]
  419e54:	ldr	x9, [x8, #8]!
  419e58:	cbz	x9, 419e9c <ferror@plt+0x15e6c>
  419e5c:	sub	x9, x9, #0x1
  419e60:	str	x9, [x8]
  419e64:	cbnz	x20, 419ea0 <ferror@plt+0x15e70>
  419e68:	b	419eac <ferror@plt+0x15e7c>
  419e6c:	cbz	x20, 419e90 <ferror@plt+0x15e60>
  419e70:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419e74:	ldr	w8, [x8, #3440]
  419e78:	cbnz	w8, 419e90 <ferror@plt+0x15e60>
  419e7c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419e80:	ldr	x8, [x8, #3432]
  419e84:	sub	x8, x8, #0x30
  419e88:	cmp	x20, x8, lsr #3
  419e8c:	b.ls	419ecc <ferror@plt+0x15e9c>  // b.plast
  419e90:	mov	x0, x19
  419e94:	bl	411be4 <ferror@plt+0xdbb4>
  419e98:	mov	x20, x0
  419e9c:	cbz	x20, 419eac <ferror@plt+0x15e7c>
  419ea0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419ea4:	ldr	w8, [x8, #3448]
  419ea8:	cbnz	w8, 419f8c <ferror@plt+0x15f5c>
  419eac:	mov	x0, x20
  419eb0:	ldp	x20, x19, [sp, #112]
  419eb4:	ldp	x22, x21, [sp, #96]
  419eb8:	ldp	x24, x23, [sp, #80]
  419ebc:	ldp	x26, x25, [sp, #64]
  419ec0:	ldp	x29, x30, [sp, #48]
  419ec4:	add	sp, sp, #0x80
  419ec8:	ret
  419ecc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419ed0:	ldr	w8, [x8, #3444]
  419ed4:	cbz	w8, 419e1c <ferror@plt+0x15dec>
  419ed8:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  419edc:	add	x21, x21, #0xdc0
  419ee0:	mov	x0, x21
  419ee4:	bl	42a994 <ferror@plt+0x26964>
  419ee8:	mov	x0, x20
  419eec:	bl	41a560 <ferror@plt+0x16530>
  419ef0:	mov	x20, x0
  419ef4:	mov	x0, x21
  419ef8:	bl	42aa50 <ferror@plt+0x26a20>
  419efc:	cbnz	x20, 419ea0 <ferror@plt+0x15e70>
  419f00:	b	419eac <ferror@plt+0x15e7c>
  419f04:	ldr	q0, [x8, x9, lsl #4]
  419f08:	stur	q0, [x29, #-16]
  419f0c:	ldr	x10, [x0, #8]
  419f10:	ldr	q0, [x10, x9, lsl #4]
  419f14:	str	q0, [x8, x9, lsl #4]
  419f18:	ldr	x8, [x0, #8]
  419f1c:	ldur	q0, [x29, #-16]
  419f20:	str	q0, [x8, x9, lsl #4]
  419f24:	ldr	x8, [x0]
  419f28:	add	x24, x8, x9, lsl #4
  419f2c:	ldr	x10, [x24]
  419f30:	cbnz	x10, 419e34 <ferror@plt+0x15e04>
  419f34:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  419f38:	stp	x11, x24, [sp]
  419f3c:	stp	x0, x12, [sp, #16]
  419f40:	str	xzr, [x24, #8]!
  419f44:	add	x23, x23, #0xd98
  419f48:	ldr	x21, [x23, #16]
  419f4c:	mov	x0, x23
  419f50:	mov	x20, x9
  419f54:	bl	42aa78 <ferror@plt+0x26a48>
  419f58:	cbz	w0, 41a11c <ferror@plt+0x160ec>
  419f5c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  419f60:	ldr	w9, [x8, #3504]
  419f64:	sub	w10, w9, #0x1
  419f68:	cmn	w9, #0xb
  419f6c:	str	w10, [x8, #3504]
  419f70:	b.gt	41a158 <ferror@plt+0x16128>
  419f74:	str	wzr, [x8, #3504]
  419f78:	ldr	w9, [x21, x20, lsl #2]
  419f7c:	mov	x8, x20
  419f80:	subs	w9, w9, #0x1
  419f84:	csel	w9, wzr, w9, cc  // cc = lo, ul, last
  419f88:	b	41a154 <ferror@plt+0x16124>
  419f8c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  419f90:	add	x0, x0, #0xde0
  419f94:	bl	42a994 <ferror@plt+0x26964>
  419f98:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  419f9c:	ldr	x21, [x22, #3560]
  419fa0:	cbnz	x21, 419fbc <ferror@plt+0x15f8c>
  419fa4:	mov	w0, #0xffd                 	// #4093
  419fa8:	mov	w1, #0x8                   	// #8
  419fac:	bl	403970 <calloc@plt>
  419fb0:	mov	x21, x0
  419fb4:	str	x0, [x22, #3560]
  419fb8:	cbz	x0, 41a2b0 <ferror@plt+0x16280>
  419fbc:	mov	x8, #0x7423                	// #29731
  419fc0:	movk	x8, #0x2b11, lsl #16
  419fc4:	movk	x8, #0x42cf, lsl #32
  419fc8:	mov	x9, #0xf33                 	// #3891
  419fcc:	movk	x8, #0x2034, lsl #48
  419fd0:	movk	x9, #0xb051, lsl #16
  419fd4:	movk	x9, #0x901, lsl #32
  419fd8:	umulh	x8, x20, x8
  419fdc:	movk	x9, #0x30, lsl #48
  419fe0:	lsr	x8, x8, #17
  419fe4:	umulh	x9, x8, x9
  419fe8:	sub	x10, x8, x9
  419fec:	add	x9, x9, x10, lsr #1
  419ff0:	lsr	x9, x9, #11
  419ff4:	mov	w10, #0xffd                 	// #4093
  419ff8:	msub	x22, x9, x10, x8
  419ffc:	ldr	x0, [x21, x22, lsl #3]
  41a000:	cbnz	x0, 41a018 <ferror@plt+0x15fe8>
  41a004:	mov	w0, #0x1ff                 	// #511
  41a008:	mov	w1, #0x10                  	// #16
  41a00c:	bl	403970 <calloc@plt>
  41a010:	str	x0, [x21, x22, lsl #3]
  41a014:	cbz	x0, 41a2b0 <ferror@plt+0x16280>
  41a018:	mov	x8, #0x403                 	// #1027
  41a01c:	movk	x8, #0x1008, lsl #16
  41a020:	movk	x8, #0x4020, lsl #32
  41a024:	movk	x8, #0x80, lsl #48
  41a028:	umulh	x8, x20, x8
  41a02c:	sub	x9, x20, x8
  41a030:	add	x8, x8, x9, lsr #1
  41a034:	lsr	x8, x8, #8
  41a038:	sub	x8, x8, x8, lsl #9
  41a03c:	add	x8, x20, x8
  41a040:	add	x23, x0, x8, lsl #4
  41a044:	mov	x22, x23
  41a048:	ldr	w8, [x22, #8]!
  41a04c:	ldr	x0, [x23]
  41a050:	mov	x21, x0
  41a054:	cbz	w8, 41a0a4 <ferror@plt+0x16074>
  41a058:	mov	w9, wzr
  41a05c:	mov	w10, w8
  41a060:	add	w11, w10, w9
  41a064:	lsr	w12, w11, #1
  41a068:	add	x21, x0, w12, uxtw #4
  41a06c:	ldr	x13, [x21]
  41a070:	cmp	x13, x20
  41a074:	cset	w11, ne  // ne = any
  41a078:	csinv	w11, w11, wzr, ls  // ls = plast
  41a07c:	cbz	w11, 41a0a4 <ferror@plt+0x16074>
  41a080:	cmp	x13, x20
  41a084:	csel	w10, w12, w10, hi  // hi = pmore
  41a088:	csinc	w9, w9, w12, hi  // hi = pmore
  41a08c:	cmp	w9, w10
  41a090:	b.cc	41a060 <ferror@plt+0x16030>  // b.lo, b.ul, b.last
  41a094:	cmp	w11, #0x0
  41a098:	b.le	41a0a4 <ferror@plt+0x16074>
  41a09c:	add	x21, x21, #0x10
  41a0a0:	b	41a0a8 <ferror@plt+0x16078>
  41a0a4:	cbz	x21, 41a0c0 <ferror@plt+0x16090>
  41a0a8:	add	x9, x0, x8, lsl #4
  41a0ac:	cmp	x21, x9
  41a0b0:	b.cs	41a0c0 <ferror@plt+0x16090>  // b.hs, b.nlast
  41a0b4:	ldr	x9, [x21]
  41a0b8:	cmp	x9, x20
  41a0bc:	b.eq	41a108 <ferror@plt+0x160d8>  // b.none
  41a0c0:	sub	x9, x21, x0
  41a0c4:	lsr	x24, x9, #4
  41a0c8:	cmp	w8, w24
  41a0cc:	b.cc	41a2bc <ferror@plt+0x1628c>  // b.lo, b.ul, b.last
  41a0d0:	lsl	w8, w8, #4
  41a0d4:	add	w1, w8, #0x10
  41a0d8:	bl	403a00 <realloc@plt>
  41a0dc:	str	x0, [x23]
  41a0e0:	cbz	x0, 41a2b0 <ferror@plt+0x16280>
  41a0e4:	ldr	w23, [x22]
  41a0e8:	add	x21, x0, w24, uxtw #4
  41a0ec:	add	x0, x21, #0x10
  41a0f0:	mov	x1, x21
  41a0f4:	sub	w8, w23, w24
  41a0f8:	lsl	x2, x8, #4
  41a0fc:	bl	403500 <memmove@plt>
  41a100:	add	w8, w23, #0x1
  41a104:	str	w8, [x22]
  41a108:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41a10c:	add	x0, x0, #0xde0
  41a110:	stp	x20, x19, [x21]
  41a114:	bl	42aa50 <ferror@plt+0x26a20>
  41a118:	b	419eac <ferror@plt+0x15e7c>
  41a11c:	mov	x0, x23
  41a120:	bl	42a994 <ferror@plt+0x26964>
  41a124:	ldr	w8, [x23, #24]
  41a128:	add	w9, w8, #0x1
  41a12c:	str	w9, [x23, #24]
  41a130:	tbnz	w8, #31, 41a158 <ferror@plt+0x16128>
  41a134:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a138:	str	wzr, [x8, #3504]
  41a13c:	ldr	w9, [x21, x20, lsl #2]
  41a140:	mov	x8, x20
  41a144:	add	w10, w9, #0x1
  41a148:	cmp	w10, #0x100
  41a14c:	mov	w10, #0x100                 	// #256
  41a150:	csinc	w9, w10, w9, cs  // cs = hs, nlast
  41a154:	str	w9, [x21, x20, lsl #2]
  41a158:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a15c:	ldr	x8, [x8, #3488]
  41a160:	ldr	x21, [x8, x20, lsl #3]
  41a164:	cbz	x21, 41a1c4 <ferror@plt+0x16194>
  41a168:	ldp	x9, x10, [x21]
  41a16c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41a170:	add	x0, x0, #0xd98
  41a174:	ldr	x9, [x9]
  41a178:	ldr	x11, [x10]
  41a17c:	ldr	x9, [x9, #8]
  41a180:	ldr	x11, [x11]
  41a184:	cmp	x9, x21
  41a188:	str	x9, [x11, #8]
  41a18c:	str	x10, [x9, #8]
  41a190:	csel	x9, xzr, x9, eq  // eq = none
  41a194:	str	x9, [x8, x20, lsl #3]
  41a198:	bl	42aa50 <ferror@plt+0x26a20>
  41a19c:	ldr	x8, [x21]
  41a1a0:	ldr	x9, [x8]
  41a1a4:	ldr	x10, [x9]
  41a1a8:	ldr	x11, [x10, #8]
  41a1ac:	str	x11, [x24]
  41a1b0:	str	xzr, [x21, #8]
  41a1b4:	str	xzr, [x9, #8]
  41a1b8:	str	xzr, [x10, #8]
  41a1bc:	str	xzr, [x8, #8]
  41a1c0:	b	41a280 <ferror@plt+0x16250>
  41a1c4:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  41a1c8:	add	x9, x9, #0xd68
  41a1cc:	ldr	x11, [x9]
  41a1d0:	ldr	x13, [x9, #64]
  41a1d4:	ldr	x9, [sp]
  41a1d8:	ubfx	x8, x22, #4, #32
  41a1dc:	lsl	x12, x8, #2
  41a1e0:	mov	w10, #0xa0                  	// #160
  41a1e4:	add	x9, x12, w9, uxtw
  41a1e8:	lsl	x9, x9, #4
  41a1ec:	cmp	x9, #0xa0
  41a1f0:	csel	x9, x9, x10, hi  // hi = pmore
  41a1f4:	ldr	w10, [x13, x20, lsl #2]
  41a1f8:	udiv	x9, x11, x9
  41a1fc:	cmp	x9, #0x4
  41a200:	mov	w11, #0x4                   	// #4
  41a204:	csel	x9, x9, x11, hi  // hi = pmore
  41a208:	lsl	x22, x8, #4
  41a20c:	cbnz	w10, 41a29c <ferror@plt+0x1626c>
  41a210:	mov	x0, x23
  41a214:	and	x25, x9, #0xffffffff
  41a218:	bl	42aa50 <ferror@plt+0x26a20>
  41a21c:	add	x0, x23, #0x28
  41a220:	bl	42a994 <ferror@plt+0x26964>
  41a224:	mov	x0, x22
  41a228:	bl	41a560 <ferror@plt+0x16530>
  41a22c:	mov	x21, x0
  41a230:	cmp	x25, #0x2
  41a234:	str	xzr, [x0, #8]
  41a238:	b.cc	41a264 <ferror@plt+0x16234>  // b.lo, b.ul, b.last
  41a23c:	sub	x23, x25, #0x1
  41a240:	mov	x26, x21
  41a244:	mov	x0, x22
  41a248:	bl	41a560 <ferror@plt+0x16530>
  41a24c:	str	x0, [x26]
  41a250:	subs	x23, x23, #0x1
  41a254:	mov	x26, x0
  41a258:	str	xzr, [x0, #8]
  41a25c:	b.ne	41a244 <ferror@plt+0x16214>  // b.any
  41a260:	b	41a26c <ferror@plt+0x1623c>
  41a264:	mov	w25, #0x1                   	// #1
  41a268:	mov	x0, x21
  41a26c:	str	xzr, [x0]
  41a270:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41a274:	add	x0, x0, #0xdc0
  41a278:	bl	42aa50 <ferror@plt+0x26a20>
  41a27c:	str	x25, [x24]
  41a280:	ldr	x8, [sp, #8]
  41a284:	str	x21, [x8]
  41a288:	ldp	x8, x9, [sp, #16]
  41a28c:	ldr	x8, [x8]
  41a290:	ldr	x10, [x8, x9]
  41a294:	mov	x9, x20
  41a298:	b	419e34 <ferror@plt+0x15e04>
  41a29c:	lsl	w8, w10, #6
  41a2a0:	udiv	x8, x8, x22
  41a2a4:	cmp	w9, w8
  41a2a8:	csel	x9, x9, x8, hi  // hi = pmore
  41a2ac:	b	41a210 <ferror@plt+0x161e0>
  41a2b0:	bl	403f30 <__errno_location@plt>
  41a2b4:	ldr	w0, [x0]
  41a2b8:	bl	41b5d8 <ferror@plt+0x175a8>
  41a2bc:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41a2c0:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41a2c4:	add	x0, x0, #0x602
  41a2c8:	add	x1, x1, #0x745
  41a2cc:	bl	41b504 <ferror@plt+0x174d4>
  41a2d0:	sub	sp, sp, #0x40
  41a2d4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41a2d8:	add	x0, x0, #0x788
  41a2dc:	stp	x29, x30, [sp, #32]
  41a2e0:	stp	x20, x19, [sp, #48]
  41a2e4:	add	x29, sp, #0x20
  41a2e8:	bl	42afd0 <ferror@plt+0x26fa0>
  41a2ec:	mov	x19, x0
  41a2f0:	cbz	x0, 41a308 <ferror@plt+0x162d8>
  41a2f4:	mov	x0, x19
  41a2f8:	ldp	x20, x19, [sp, #48]
  41a2fc:	ldp	x29, x30, [sp, #32]
  41a300:	add	sp, sp, #0x40
  41a304:	ret
  41a308:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41a30c:	add	x0, x0, #0xdd8
  41a310:	bl	42a994 <ferror@plt+0x26964>
  41a314:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  41a318:	ldr	x8, [x20, #3416]
  41a31c:	cbz	x8, 41a378 <ferror@plt+0x16348>
  41a320:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41a324:	add	x0, x0, #0xdd8
  41a328:	bl	42aa50 <ferror@plt+0x26a20>
  41a32c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a330:	ldr	x8, [x8, #3432]
  41a334:	mov	x9, #0x7fffff0000          	// #549755748352
  41a338:	movk	x9, #0xffd0
  41a33c:	mov	w0, #0x10                  	// #16
  41a340:	add	x8, x8, x9
  41a344:	lsr	x20, x8, #7
  41a348:	ubfx	x8, x8, #7, #32
  41a34c:	bfi	x0, x8, #5, #32
  41a350:	bl	411ca8 <ferror@plt+0xdc78>
  41a354:	add	x8, x0, #0x10
  41a358:	add	x9, x8, w20, uxtw #4
  41a35c:	mov	x19, x0
  41a360:	stp	x8, x9, [x0]
  41a364:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41a368:	add	x0, x0, #0x788
  41a36c:	mov	x1, x19
  41a370:	bl	42b09c <ferror@plt+0x2706c>
  41a374:	b	41a2f4 <ferror@plt+0x162c4>
  41a378:	mov	w0, #0x1e                  	// #30
  41a37c:	bl	403e20 <sysconf@plt>
  41a380:	cmp	x0, #0x1ff
  41a384:	str	x0, [x20, #3416]
  41a388:	b.ls	41a538 <ferror@plt+0x16508>  // b.plast
  41a38c:	sub	x8, x0, #0x1
  41a390:	mov	x19, x0
  41a394:	tst	x0, x8
  41a398:	b.ne	41a54c <ferror@plt+0x1651c>  // b.any
  41a39c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a3a0:	add	x8, x8, #0x768
  41a3a4:	ldp	q0, q1, [x8]
  41a3a8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a3ac:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41a3b0:	add	x8, x8, #0xd70
  41a3b4:	add	x0, x0, #0x68e
  41a3b8:	stp	q0, q1, [x8]
  41a3bc:	bl	403f40 <getenv@plt>
  41a3c0:	cbz	x0, 41a404 <ferror@plt+0x163d4>
  41a3c4:	adrp	x8, 43c000 <ferror@plt+0x37fd0>
  41a3c8:	add	x8, x8, #0x548
  41a3cc:	ldp	q0, q1, [x8]
  41a3d0:	mov	x1, sp
  41a3d4:	mov	w2, #0x2                   	// #2
  41a3d8:	stp	q0, q1, [sp]
  41a3dc:	bl	43482c <ferror@plt+0x307fc>
  41a3e0:	tbz	w0, #0, 41a3f0 <ferror@plt+0x163c0>
  41a3e4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a3e8:	mov	w9, #0x1                   	// #1
  41a3ec:	str	w9, [x8, #3440]
  41a3f0:	tbz	w0, #1, 41a400 <ferror@plt+0x163d0>
  41a3f4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a3f8:	mov	w9, #0x1                   	// #1
  41a3fc:	str	w9, [x8, #3448]
  41a400:	ldr	x19, [x20, #3416]
  41a404:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  41a408:	add	x9, x9, #0xd60
  41a40c:	ldr	w10, [x9, #16]
  41a410:	cmp	x19, #0x2, lsl #12
  41a414:	mov	w8, #0x2000                	// #8192
  41a418:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  41a41c:	csel	x8, x19, x8, hi  // hi = pmore
  41a420:	mov	w11, #0x80                  	// #128
  41a424:	add	x20, x20, #0xd68
  41a428:	stp	x11, x8, [x9]
  41a42c:	cbz	w10, 41a444 <ferror@plt+0x16414>
  41a430:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a434:	add	x8, x8, #0xda0
  41a438:	str	xzr, [x8, #40]
  41a43c:	stp	xzr, xzr, [x8]
  41a440:	b	41a488 <ferror@plt+0x16458>
  41a444:	sub	x8, x8, #0x30
  41a448:	lsr	x0, x8, #7
  41a44c:	mov	w1, #0x4                   	// #4
  41a450:	bl	411ebc <ferror@plt+0xde8c>
  41a454:	ldr	x8, [x20]
  41a458:	str	x0, [x20, #64]
  41a45c:	mov	w1, #0x8                   	// #8
  41a460:	sub	x8, x8, #0x30
  41a464:	lsr	x0, x8, #7
  41a468:	bl	411ebc <ferror@plt+0xde8c>
  41a46c:	ldr	x8, [x20]
  41a470:	str	x0, [x20, #56]
  41a474:	mov	w1, #0x8                   	// #8
  41a478:	sub	x8, x8, #0x30
  41a47c:	lsr	x0, x8, #7
  41a480:	bl	411ebc <ferror@plt+0xde8c>
  41a484:	str	x0, [x20, #96]
  41a488:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  41a48c:	add	x19, x19, #0xd98
  41a490:	mov	x0, x19
  41a494:	bl	42a8d8 <ferror@plt+0x268a8>
  41a498:	adrp	x8, 43c000 <ferror@plt+0x37fd0>
  41a49c:	ldr	d0, [x8, #1384]
  41a4a0:	add	x0, x19, #0x28
  41a4a4:	str	wzr, [x19, #32]
  41a4a8:	str	d0, [x19, #24]
  41a4ac:	bl	42a8d8 <ferror@plt+0x268a8>
  41a4b0:	ldr	w8, [x19, #28]
  41a4b4:	str	wzr, [x19, #56]
  41a4b8:	cmp	w8, #0x7
  41a4bc:	b.cc	41a508 <ferror@plt+0x164d8>  // b.lo, b.ul, b.last
  41a4c0:	mov	x0, sp
  41a4c4:	bl	40f75c <ferror@plt+0xb72c>
  41a4c8:	ldr	x9, [sp, #8]
  41a4cc:	mov	x11, #0xf7cf                	// #63439
  41a4d0:	movk	x11, #0xe353, lsl #16
  41a4d4:	movk	x11, #0x9ba5, lsl #32
  41a4d8:	ldr	w8, [sp]
  41a4dc:	movk	x11, #0x20c4, lsl #48
  41a4e0:	smulh	x9, x9, x11
  41a4e4:	lsr	x11, x9, #63
  41a4e8:	lsr	x9, x9, #7
  41a4ec:	mov	w10, #0x3e8                 	// #1000
  41a4f0:	adrp	x12, 488000 <ferror@plt+0x83fd0>
  41a4f4:	add	w9, w9, w11
  41a4f8:	add	x12, x12, #0xdb4
  41a4fc:	madd	w8, w8, w10, w9
  41a500:	stp	wzr, w8, [x12]
  41a504:	b	41a514 <ferror@plt+0x164e4>
  41a508:	add	w8, w8, #0x1
  41a50c:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  41a510:	str	w8, [x9, #3508]
  41a514:	ldr	x8, [x20]
  41a518:	ldp	w9, w10, [x20, #8]
  41a51c:	sub	x8, x8, #0x30
  41a520:	orr	w9, w10, w9
  41a524:	lsr	x8, x8, #3
  41a528:	cmp	w9, #0x0
  41a52c:	csel	x8, x8, xzr, eq  // eq = none
  41a530:	str	x8, [x20, #40]
  41a534:	b	41a320 <ferror@plt+0x162f0>
  41a538:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41a53c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41a540:	add	x0, x0, #0x602
  41a544:	add	x1, x1, #0x617
  41a548:	bl	41b504 <ferror@plt+0x174d4>
  41a54c:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41a550:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41a554:	add	x0, x0, #0x602
  41a558:	add	x1, x1, #0x63b
  41a55c:	bl	41b504 <ferror@plt+0x174d4>
  41a560:	stp	x29, x30, [sp, #-64]!
  41a564:	str	x23, [sp, #16]
  41a568:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  41a56c:	ldr	x8, [x23, #3528]
  41a570:	lsr	x9, x0, #4
  41a574:	stp	x22, x21, [sp, #32]
  41a578:	stp	x20, x19, [sp, #48]
  41a57c:	sub	w22, w9, #0x1
  41a580:	ldr	x9, [x8, w22, uxtw #3]
  41a584:	mov	x19, x0
  41a588:	mov	x29, sp
  41a58c:	cbz	x9, 41a598 <ferror@plt+0x16568>
  41a590:	ldr	x0, [x9]
  41a594:	cbnz	x0, 41a6a0 <ferror@plt+0x16670>
  41a598:	lsl	x8, x19, #3
  41a59c:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  41a5a0:	add	x8, x8, #0x2f
  41a5a4:	ldr	x10, [x10, #3424]
  41a5a8:	clz	x8, x8
  41a5ac:	mov	w9, #0x2                   	// #2
  41a5b0:	eor	w8, w8, #0x3f
  41a5b4:	lsl	w8, w9, w8
  41a5b8:	sxtw	x9, w8
  41a5bc:	cmp	x10, w8, sxtw
  41a5c0:	csel	x20, x9, x10, cc  // cc = lo, ul, last
  41a5c4:	sub	x21, x20, #0x10
  41a5c8:	add	x0, x29, #0x18
  41a5cc:	mov	x1, x20
  41a5d0:	mov	x2, x21
  41a5d4:	str	xzr, [x29, #24]
  41a5d8:	bl	403950 <posix_memalign@plt>
  41a5dc:	ldr	x9, [x29, #24]
  41a5e0:	cbz	x9, 41a6dc <ferror@plt+0x166ac>
  41a5e4:	udiv	x8, x9, x20
  41a5e8:	msub	x8, x8, x20, x9
  41a5ec:	cbnz	x8, 41a708 <ferror@plt+0x166d8>
  41a5f0:	add	x8, x9, x20
  41a5f4:	str	xzr, [x8, #-48]!
  41a5f8:	sub	x11, x8, x9
  41a5fc:	udiv	x10, x11, x19
  41a600:	msub	x11, x10, x19, x11
  41a604:	str	wzr, [x8, #8]
  41a608:	cbz	x11, 41a630 <ferror@plt+0x16600>
  41a60c:	adrp	x12, 488000 <ferror@plt+0x83fd0>
  41a610:	add	x12, x12, #0xd88
  41a614:	ldr	w13, [x12, #72]
  41a618:	ldr	w14, [x12]
  41a61c:	lsl	x15, x13, #4
  41a620:	add	w13, w14, w13
  41a624:	udiv	x14, x15, x11
  41a628:	msub	x11, x14, x11, x15
  41a62c:	str	w13, [x12, #72]
  41a630:	add	x9, x9, x11
  41a634:	subs	x10, x10, #0x1
  41a638:	str	x9, [x8]
  41a63c:	b.eq	41a660 <ferror@plt+0x16630>  // b.none
  41a640:	mov	w11, #0x1                   	// #1
  41a644:	add	x12, x9, x19
  41a648:	cmp	x10, w11, uxtw
  41a64c:	add	w11, w11, #0x1
  41a650:	str	x12, [x9]
  41a654:	mov	x9, x12
  41a658:	b.hi	41a644 <ferror@plt+0x16614>  // b.pmore
  41a65c:	b	41a664 <ferror@plt+0x16634>
  41a660:	mov	x12, x9
  41a664:	str	xzr, [x12]
  41a668:	ldr	x9, [x23, #3528]
  41a66c:	ldr	x10, [x9, x22, lsl #3]
  41a670:	cbz	x10, 41a684 <ferror@plt+0x16654>
  41a674:	ldr	x11, [x10, #24]
  41a678:	str	x8, [x10, #24]
  41a67c:	str	x8, [x11, #16]
  41a680:	b	41a68c <ferror@plt+0x1665c>
  41a684:	mov	x10, x8
  41a688:	mov	x11, x8
  41a68c:	stp	x10, x11, [x8, #16]
  41a690:	str	x8, [x9, x22, lsl #3]
  41a694:	ldr	x8, [x23, #3528]
  41a698:	ldr	x9, [x8, x22, lsl #3]
  41a69c:	ldr	x0, [x9]
  41a6a0:	ldr	x10, [x0]
  41a6a4:	str	x10, [x9]
  41a6a8:	ldr	x9, [x8, x22, lsl #3]
  41a6ac:	ldr	w10, [x9, #8]
  41a6b0:	ldr	x11, [x9]
  41a6b4:	add	w10, w10, #0x1
  41a6b8:	str	w10, [x9, #8]
  41a6bc:	cbnz	x11, 41a6c8 <ferror@plt+0x16698>
  41a6c0:	ldr	x9, [x9, #16]
  41a6c4:	str	x9, [x8, x22, lsl #3]
  41a6c8:	ldp	x20, x19, [sp, #48]
  41a6cc:	ldp	x22, x21, [sp, #32]
  41a6d0:	ldr	x23, [sp, #16]
  41a6d4:	ldp	x29, x30, [sp], #64
  41a6d8:	ret
  41a6dc:	mov	w19, w0
  41a6e0:	bl	403f30 <__errno_location@plt>
  41a6e4:	str	w19, [x0]
  41a6e8:	mov	w0, w19
  41a6ec:	bl	403a40 <strerror@plt>
  41a6f0:	mov	x3, x0
  41a6f4:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41a6f8:	add	x0, x0, #0x6b1
  41a6fc:	mov	w1, w21
  41a700:	mov	w2, w20
  41a704:	bl	41b504 <ferror@plt+0x174d4>
  41a708:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41a70c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41a710:	add	x0, x0, #0x602
  41a714:	add	x1, x1, #0x6e2
  41a718:	bl	41b504 <ferror@plt+0x174d4>
  41a71c:	stp	x29, x30, [sp, #-32]!
  41a720:	stp	x20, x19, [sp, #16]
  41a724:	mov	x29, sp
  41a728:	mov	x19, x0
  41a72c:	bl	419ddc <ferror@plt+0x15dac>
  41a730:	mov	x20, x0
  41a734:	cbz	x0, 41a748 <ferror@plt+0x16718>
  41a738:	mov	x0, x20
  41a73c:	mov	w1, wzr
  41a740:	mov	x2, x19
  41a744:	bl	403900 <memset@plt>
  41a748:	mov	x0, x20
  41a74c:	ldp	x20, x19, [sp, #16]
  41a750:	ldp	x29, x30, [sp], #32
  41a754:	ret
  41a758:	stp	x29, x30, [sp, #-48]!
  41a75c:	str	x21, [sp, #16]
  41a760:	stp	x20, x19, [sp, #32]
  41a764:	mov	x29, sp
  41a768:	mov	x20, x1
  41a76c:	mov	x19, x0
  41a770:	bl	419ddc <ferror@plt+0x15dac>
  41a774:	mov	x21, x0
  41a778:	cbz	x0, 41a78c <ferror@plt+0x1675c>
  41a77c:	mov	x0, x21
  41a780:	mov	x1, x20
  41a784:	mov	x2, x19
  41a788:	bl	4034e0 <memcpy@plt>
  41a78c:	mov	x0, x21
  41a790:	ldp	x20, x19, [sp, #32]
  41a794:	ldr	x21, [sp, #16]
  41a798:	ldp	x29, x30, [sp], #48
  41a79c:	ret
  41a7a0:	sub	sp, sp, #0x50
  41a7a4:	stp	x29, x30, [sp, #16]
  41a7a8:	stp	x22, x21, [sp, #48]
  41a7ac:	stp	x20, x19, [sp, #64]
  41a7b0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a7b4:	ldr	x8, [x8, #3472]
  41a7b8:	add	x22, x0, #0xf
  41a7bc:	and	x20, x22, #0xfffffffffffffff0
  41a7c0:	mov	x21, x0
  41a7c4:	cmp	x8, x20
  41a7c8:	mov	x19, x1
  41a7cc:	str	x23, [sp, #32]
  41a7d0:	add	x29, sp, #0x10
  41a7d4:	b.cc	41a8a4 <ferror@plt+0x16874>  // b.lo, b.ul, b.last
  41a7d8:	cbz	x20, 41a8a4 <ferror@plt+0x16874>
  41a7dc:	mov	w23, #0x1                   	// #1
  41a7e0:	cbz	x19, 41a88c <ferror@plt+0x1685c>
  41a7e4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a7e8:	ldr	w8, [x8, #3448]
  41a7ec:	cbnz	w8, 41a8ec <ferror@plt+0x168bc>
  41a7f0:	cmp	w23, #0x1
  41a7f4:	b.ne	41a900 <ferror@plt+0x168d0>  // b.any
  41a7f8:	bl	41a2d0 <ferror@plt+0x162a0>
  41a7fc:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  41a800:	ldr	x10, [x0, #8]
  41a804:	ubfx	x8, x22, #4, #32
  41a808:	add	x9, x9, #0xd68
  41a80c:	lsr	x11, x22, #4
  41a810:	lsl	x12, x8, #2
  41a814:	ldr	x14, [x9, #64]
  41a818:	sub	w22, w11, #0x1
  41a81c:	ldr	x15, [x9]
  41a820:	add	x11, x12, w11, uxtw
  41a824:	lsl	x11, x11, #4
  41a828:	mov	w13, #0xa0                  	// #160
  41a82c:	add	x12, x10, w22, uxtw #4
  41a830:	cmp	x11, #0xa0
  41a834:	ldr	x12, [x12, #8]
  41a838:	csel	x11, x11, x13, hi  // hi = pmore
  41a83c:	ldr	w14, [x14, w22, uxtw #2]
  41a840:	udiv	x13, x15, x11
  41a844:	cmp	x13, #0x4
  41a848:	mov	w15, #0x4                   	// #4
  41a84c:	mov	x21, x0
  41a850:	csel	x13, x13, x15, hi  // hi = pmore
  41a854:	cbnz	w14, 41a94c <ferror@plt+0x1691c>
  41a858:	cmp	x12, w13, uxtw
  41a85c:	b.cs	41a964 <ferror@plt+0x16934>  // b.hs, b.nlast
  41a860:	adrp	x8, 489000 <__environ@@GLIBC_2.17+0x6f0>
  41a864:	ldr	w8, [x8, #12]
  41a868:	cbnz	w8, 41a9d0 <ferror@plt+0x169a0>
  41a86c:	ldr	x8, [x21, #8]
  41a870:	str	xzr, [x19, #8]
  41a874:	add	x8, x8, x22, lsl #4
  41a878:	ldr	x9, [x8]
  41a87c:	str	x9, [x19]
  41a880:	ldr	x9, [x8, #8]
  41a884:	add	x9, x9, #0x1
  41a888:	stp	x19, x9, [x8]
  41a88c:	ldp	x20, x19, [sp, #64]
  41a890:	ldp	x22, x21, [sp, #48]
  41a894:	ldr	x23, [sp, #32]
  41a898:	ldp	x29, x30, [sp, #16]
  41a89c:	add	sp, sp, #0x50
  41a8a0:	ret
  41a8a4:	mov	w23, wzr
  41a8a8:	cbz	x20, 41a7e0 <ferror@plt+0x167b0>
  41a8ac:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a8b0:	ldr	w8, [x8, #3440]
  41a8b4:	cbnz	w8, 41a7e0 <ferror@plt+0x167b0>
  41a8b8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a8bc:	ldr	x8, [x8, #3432]
  41a8c0:	sub	x8, x8, #0x30
  41a8c4:	cmp	x20, x8, lsr #3
  41a8c8:	b.ls	41a8d4 <ferror@plt+0x168a4>  // b.plast
  41a8cc:	mov	w23, wzr
  41a8d0:	b	41a7e0 <ferror@plt+0x167b0>
  41a8d4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41a8d8:	ldr	w8, [x8, #3444]
  41a8dc:	cmp	w8, #0x0
  41a8e0:	mov	w8, #0x1                   	// #1
  41a8e4:	cinc	w23, w8, ne  // ne = any
  41a8e8:	b	41a7e0 <ferror@plt+0x167b0>
  41a8ec:	mov	x0, x19
  41a8f0:	mov	x1, x21
  41a8f4:	bl	41aa44 <ferror@plt+0x16a14>
  41a8f8:	cbnz	w0, 41a7f0 <ferror@plt+0x167c0>
  41a8fc:	bl	403ae0 <abort@plt>
  41a900:	adrp	x8, 489000 <__environ@@GLIBC_2.17+0x6f0>
  41a904:	ldr	w8, [x8, #12]
  41a908:	cmp	w23, #0x2
  41a90c:	b.ne	41a9e4 <ferror@plt+0x169b4>  // b.any
  41a910:	cbnz	w8, 41aa1c <ferror@plt+0x169ec>
  41a914:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  41a918:	add	x21, x21, #0xdc0
  41a91c:	mov	x0, x21
  41a920:	bl	42a994 <ferror@plt+0x26964>
  41a924:	mov	x0, x20
  41a928:	mov	x1, x19
  41a92c:	bl	41ace8 <ferror@plt+0x16cb8>
  41a930:	mov	x0, x21
  41a934:	ldp	x20, x19, [sp, #64]
  41a938:	ldp	x22, x21, [sp, #48]
  41a93c:	ldr	x23, [sp, #32]
  41a940:	ldp	x29, x30, [sp, #16]
  41a944:	add	sp, sp, #0x50
  41a948:	b	42aa50 <ferror@plt+0x26a20>
  41a94c:	lsl	x15, x8, #4
  41a950:	lsl	w14, w14, #6
  41a954:	udiv	x14, x14, x15
  41a958:	cmp	w13, w14
  41a95c:	csel	x13, x13, x14, hi  // hi = pmore
  41a960:	b	41a858 <ferror@plt+0x16828>
  41a964:	ldr	x12, [x21]
  41a968:	ldr	q0, [x12, x22, lsl #4]
  41a96c:	str	q0, [sp]
  41a970:	ldr	q0, [x10, x22, lsl #4]
  41a974:	str	q0, [x12, x22, lsl #4]
  41a978:	ldr	x10, [x21, #8]
  41a97c:	ldr	q0, [sp]
  41a980:	str	q0, [x10, x22, lsl #4]
  41a984:	ldr	x10, [x21, #8]
  41a988:	ldr	x12, [x9, #64]
  41a98c:	ldr	x9, [x9]
  41a990:	add	x13, x10, x22, lsl #4
  41a994:	ldr	w12, [x12, x22, lsl #2]
  41a998:	ldr	x2, [x13, #8]
  41a99c:	udiv	x9, x9, x11
  41a9a0:	cmp	x9, #0x4
  41a9a4:	mov	w11, #0x4                   	// #4
  41a9a8:	csel	x9, x9, x11, hi  // hi = pmore
  41a9ac:	cbnz	w12, 41aa04 <ferror@plt+0x169d4>
  41a9b0:	cmp	x2, w9, uxtw
  41a9b4:	b.cc	41a860 <ferror@plt+0x16830>  // b.lo, b.ul, b.last
  41a9b8:	add	x23, x10, x22, lsl #4
  41a9bc:	ldr	x1, [x23]
  41a9c0:	mov	w0, w22
  41a9c4:	bl	41b25c <ferror@plt+0x1722c>
  41a9c8:	stp	xzr, xzr, [x23]
  41a9cc:	b	41a860 <ferror@plt+0x16830>
  41a9d0:	mov	x0, x19
  41a9d4:	mov	w1, wzr
  41a9d8:	mov	x2, x20
  41a9dc:	bl	403900 <memset@plt>
  41a9e0:	b	41a86c <ferror@plt+0x1683c>
  41a9e4:	cbnz	w8, 41aa30 <ferror@plt+0x16a00>
  41a9e8:	mov	x0, x19
  41a9ec:	ldp	x20, x19, [sp, #64]
  41a9f0:	ldp	x22, x21, [sp, #48]
  41a9f4:	ldr	x23, [sp, #32]
  41a9f8:	ldp	x29, x30, [sp, #16]
  41a9fc:	add	sp, sp, #0x50
  41aa00:	b	411d58 <ferror@plt+0xdd28>
  41aa04:	lsl	x8, x8, #4
  41aa08:	lsl	w11, w12, #6
  41aa0c:	udiv	x8, x11, x8
  41aa10:	cmp	w9, w8
  41aa14:	csel	x9, x9, x8, hi  // hi = pmore
  41aa18:	b	41a9b0 <ferror@plt+0x16980>
  41aa1c:	mov	x0, x19
  41aa20:	mov	w1, wzr
  41aa24:	mov	x2, x20
  41aa28:	bl	403900 <memset@plt>
  41aa2c:	b	41a914 <ferror@plt+0x168e4>
  41aa30:	mov	x0, x19
  41aa34:	mov	w1, wzr
  41aa38:	mov	x2, x21
  41aa3c:	bl	403900 <memset@plt>
  41aa40:	b	41a9e8 <ferror@plt+0x169b8>
  41aa44:	stp	x29, x30, [sp, #-80]!
  41aa48:	str	x25, [sp, #16]
  41aa4c:	stp	x24, x23, [sp, #32]
  41aa50:	stp	x22, x21, [sp, #48]
  41aa54:	stp	x20, x19, [sp, #64]
  41aa58:	mov	x29, sp
  41aa5c:	cbz	x0, 41ac78 <ferror@plt+0x16c48>
  41aa60:	mov	x20, x0
  41aa64:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41aa68:	add	x0, x0, #0xde0
  41aa6c:	mov	x19, x1
  41aa70:	bl	42a994 <ferror@plt+0x26964>
  41aa74:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  41aa78:	ldr	x8, [x22, #3560]
  41aa7c:	cbz	x8, 41ac80 <ferror@plt+0x16c50>
  41aa80:	mov	x9, #0x7423                	// #29731
  41aa84:	movk	x9, #0x2b11, lsl #16
  41aa88:	movk	x9, #0x42cf, lsl #32
  41aa8c:	mov	x10, #0xf33                 	// #3891
  41aa90:	movk	x9, #0x2034, lsl #48
  41aa94:	movk	x10, #0xb051, lsl #16
  41aa98:	movk	x10, #0x901, lsl #32
  41aa9c:	umulh	x9, x20, x9
  41aaa0:	movk	x10, #0x30, lsl #48
  41aaa4:	lsr	x9, x9, #17
  41aaa8:	umulh	x10, x9, x10
  41aaac:	sub	x11, x9, x10
  41aab0:	add	x10, x10, x11, lsr #1
  41aab4:	lsr	x10, x10, #11
  41aab8:	mov	w11, #0xffd                 	// #4093
  41aabc:	msub	x23, x10, x11, x9
  41aac0:	ldr	x8, [x8, x23, lsl #3]
  41aac4:	cbz	x8, 41ac80 <ferror@plt+0x16c50>
  41aac8:	mov	x9, #0x403                 	// #1027
  41aacc:	movk	x9, #0x1008, lsl #16
  41aad0:	movk	x9, #0x4020, lsl #32
  41aad4:	movk	x9, #0x80, lsl #48
  41aad8:	umulh	x9, x20, x9
  41aadc:	sub	x10, x20, x9
  41aae0:	add	x9, x9, x10, lsr #1
  41aae4:	lsr	x9, x9, #8
  41aae8:	sub	x9, x9, x9, lsl #9
  41aaec:	add	x24, x20, x9
  41aaf0:	add	x9, x8, x24, lsl #4
  41aaf4:	ldr	w8, [x9, #8]
  41aaf8:	ldr	x9, [x9]
  41aafc:	cbz	w8, 41ab4c <ferror@plt+0x16b1c>
  41ab00:	mov	w11, wzr
  41ab04:	mov	w12, w8
  41ab08:	add	w10, w12, w11
  41ab0c:	lsr	w14, w10, #1
  41ab10:	add	x10, x9, w14, uxtw #4
  41ab14:	ldr	x15, [x10]
  41ab18:	cmp	x15, x20
  41ab1c:	cset	w13, ne  // ne = any
  41ab20:	csinv	w13, w13, wzr, ls  // ls = plast
  41ab24:	cbz	w13, 41ab50 <ferror@plt+0x16b20>
  41ab28:	cmp	x15, x20
  41ab2c:	csel	w12, w14, w12, hi  // hi = pmore
  41ab30:	csinc	w11, w11, w14, hi  // hi = pmore
  41ab34:	cmp	w11, w12
  41ab38:	b.cc	41ab08 <ferror@plt+0x16ad8>  // b.lo, b.ul, b.last
  41ab3c:	cmp	w13, #0x0
  41ab40:	b.le	41ab50 <ferror@plt+0x16b20>
  41ab44:	add	x10, x10, #0x10
  41ab48:	b	41ab54 <ferror@plt+0x16b24>
  41ab4c:	mov	x10, x9
  41ab50:	cbz	x10, 41ac80 <ferror@plt+0x16c50>
  41ab54:	add	x8, x9, x8, lsl #4
  41ab58:	cmp	x10, x8
  41ab5c:	b.cs	41ac80 <ferror@plt+0x16c50>  // b.hs, b.nlast
  41ab60:	ldr	x8, [x10]
  41ab64:	cmp	x8, x20
  41ab68:	b.ne	41ac80 <ferror@plt+0x16c50>  // b.any
  41ab6c:	ldr	x21, [x10, #8]
  41ab70:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41ab74:	add	x0, x0, #0xde0
  41ab78:	bl	42aa50 <ferror@plt+0x26a20>
  41ab7c:	cmp	x21, x19
  41ab80:	b.eq	41ab8c <ferror@plt+0x16b5c>  // b.none
  41ab84:	orr	x8, x21, x19
  41ab88:	cbnz	x8, 41acc4 <ferror@plt+0x16c94>
  41ab8c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41ab90:	add	x0, x0, #0xde0
  41ab94:	bl	42a994 <ferror@plt+0x26964>
  41ab98:	ldr	x25, [x22, #3560]
  41ab9c:	cbz	x25, 41ac80 <ferror@plt+0x16c50>
  41aba0:	ldr	x10, [x25, x23, lsl #3]
  41aba4:	cbz	x10, 41ac80 <ferror@plt+0x16c50>
  41aba8:	add	x8, x10, x24, lsl #4
  41abac:	lsl	x21, x24, #4
  41abb0:	ldr	w9, [x8, #8]!
  41abb4:	ldr	x10, [x10, x21]
  41abb8:	cbz	w9, 41ac08 <ferror@plt+0x16bd8>
  41abbc:	mov	w11, wzr
  41abc0:	mov	w12, w9
  41abc4:	add	w13, w12, w11
  41abc8:	lsr	w14, w13, #1
  41abcc:	add	x0, x10, w14, uxtw #4
  41abd0:	ldr	x15, [x0]
  41abd4:	cmp	x15, x20
  41abd8:	cset	w13, ne  // ne = any
  41abdc:	csinv	w13, w13, wzr, ls  // ls = plast
  41abe0:	cbz	w13, 41ac0c <ferror@plt+0x16bdc>
  41abe4:	cmp	x15, x20
  41abe8:	csel	w12, w14, w12, hi  // hi = pmore
  41abec:	csinc	w11, w11, w14, hi  // hi = pmore
  41abf0:	cmp	w11, w12
  41abf4:	b.cc	41abc4 <ferror@plt+0x16b94>  // b.lo, b.ul, b.last
  41abf8:	cmp	w13, #0x0
  41abfc:	b.le	41ac0c <ferror@plt+0x16bdc>
  41ac00:	add	x0, x0, #0x10
  41ac04:	b	41ac10 <ferror@plt+0x16be0>
  41ac08:	mov	x0, x10
  41ac0c:	cbz	x0, 41ac80 <ferror@plt+0x16c50>
  41ac10:	add	x11, x10, x9, lsl #4
  41ac14:	cmp	x0, x11
  41ac18:	b.cs	41ac80 <ferror@plt+0x16c50>  // b.hs, b.nlast
  41ac1c:	ldr	x11, [x0]
  41ac20:	cmp	x11, x20
  41ac24:	b.ne	41ac80 <ferror@plt+0x16c50>  // b.any
  41ac28:	sub	x10, x0, x10
  41ac2c:	sub	w9, w9, #0x1
  41ac30:	lsr	x10, x10, #4
  41ac34:	str	w9, [x8]
  41ac38:	sub	w8, w9, w10
  41ac3c:	add	x1, x0, #0x10
  41ac40:	lsl	x2, x8, #4
  41ac44:	bl	403500 <memmove@plt>
  41ac48:	ldr	x8, [x25, x23, lsl #3]
  41ac4c:	add	x9, x8, x24, lsl #4
  41ac50:	ldr	w9, [x9, #8]
  41ac54:	cbnz	w9, 41ac6c <ferror@plt+0x16c3c>
  41ac58:	ldr	x0, [x8, x21]
  41ac5c:	bl	403c30 <free@plt>
  41ac60:	ldr	x8, [x22, #3560]
  41ac64:	ldr	x8, [x8, x23, lsl #3]
  41ac68:	str	xzr, [x8, x21]
  41ac6c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41ac70:	add	x0, x0, #0xde0
  41ac74:	bl	42aa50 <ferror@plt+0x26a20>
  41ac78:	mov	w0, #0x1                   	// #1
  41ac7c:	b	41acac <ferror@plt+0x16c7c>
  41ac80:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41ac84:	add	x0, x0, #0xde0
  41ac88:	bl	42aa50 <ferror@plt+0x26a20>
  41ac8c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41ac90:	ldr	x0, [x8, #2304]
  41ac94:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41ac98:	add	x1, x1, #0x760
  41ac9c:	mov	x2, x20
  41aca0:	mov	x3, x19
  41aca4:	bl	403ff0 <fprintf@plt>
  41aca8:	mov	w0, wzr
  41acac:	ldp	x20, x19, [sp, #64]
  41acb0:	ldp	x22, x21, [sp, #48]
  41acb4:	ldp	x24, x23, [sp, #32]
  41acb8:	ldr	x25, [sp, #16]
  41acbc:	ldp	x29, x30, [sp], #80
  41acc0:	ret
  41acc4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41acc8:	ldr	x0, [x8, #2304]
  41accc:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41acd0:	add	x1, x1, #0x7a9
  41acd4:	mov	x2, x20
  41acd8:	mov	x3, x21
  41acdc:	mov	x4, x19
  41ace0:	bl	403ff0 <fprintf@plt>
  41ace4:	b	41aca8 <ferror@plt+0x16c78>
  41ace8:	stp	x29, x30, [sp, #-16]!
  41acec:	lsl	x9, x0, #3
  41acf0:	adrp	x11, 488000 <ferror@plt+0x83fd0>
  41acf4:	add	x9, x9, #0x2f
  41acf8:	ldr	x11, [x11, #3424]
  41acfc:	clz	x9, x9
  41ad00:	mov	w10, #0x2                   	// #2
  41ad04:	eor	w9, w9, #0x3f
  41ad08:	lsl	w9, w10, w9
  41ad0c:	sxtw	x10, w9
  41ad10:	cmp	x11, w9, sxtw
  41ad14:	csel	x9, x10, x11, cc  // cc = lo, ul, last
  41ad18:	udiv	x10, x1, x9
  41ad1c:	mov	x8, x0
  41ad20:	mul	x0, x10, x9
  41ad24:	add	x9, x0, x9
  41ad28:	ldur	w10, [x9, #-40]
  41ad2c:	mov	x29, sp
  41ad30:	cbz	w10, 41adfc <ferror@plt+0x16dcc>
  41ad34:	ldr	x11, [x9, #-48]!
  41ad38:	lsr	x8, x8, #4
  41ad3c:	sub	w10, w10, #0x1
  41ad40:	sub	w8, w8, #0x1
  41ad44:	str	x11, [x1]
  41ad48:	str	x1, [x9]
  41ad4c:	str	w10, [x9, #8]
  41ad50:	cbz	x11, 41ad60 <ferror@plt+0x16d30>
  41ad54:	cbz	w10, 41adc4 <ferror@plt+0x16d94>
  41ad58:	ldp	x29, x30, [sp], #16
  41ad5c:	ret
  41ad60:	ldp	x14, x11, [x9, #16]
  41ad64:	adrp	x15, 488000 <ferror@plt+0x83fd0>
  41ad68:	mov	w12, w8
  41ad6c:	str	x11, [x14, #24]
  41ad70:	str	x14, [x11, #16]
  41ad74:	ldr	x11, [x15, #3528]
  41ad78:	ldr	x13, [x11, w8, uxtw #3]
  41ad7c:	cmp	x13, x9
  41ad80:	b.eq	41ad98 <ferror@plt+0x16d68>  // b.none
  41ad84:	cbz	x13, 41adb0 <ferror@plt+0x16d80>
  41ad88:	ldr	x14, [x13, #24]
  41ad8c:	str	x9, [x13, #24]
  41ad90:	str	x9, [x14, #16]
  41ad94:	b	41adb8 <ferror@plt+0x16d88>
  41ad98:	cmp	x14, x9
  41ad9c:	csel	x13, xzr, x14, eq  // eq = none
  41ada0:	str	x13, [x11, x12, lsl #3]
  41ada4:	ldr	x11, [x15, #3528]
  41ada8:	ldr	x13, [x11, x12, lsl #3]
  41adac:	cbnz	x13, 41ad88 <ferror@plt+0x16d58>
  41adb0:	mov	x13, x9
  41adb4:	mov	x14, x9
  41adb8:	stp	x13, x14, [x9, #16]
  41adbc:	str	x9, [x11, x12, lsl #3]
  41adc0:	cbnz	w10, 41ad58 <ferror@plt+0x16d28>
  41adc4:	ldp	x10, x11, [x9, #16]
  41adc8:	str	x11, [x10, #24]
  41adcc:	str	x10, [x11, #16]
  41add0:	adrp	x11, 488000 <ferror@plt+0x83fd0>
  41add4:	ldr	x11, [x11, #3528]
  41add8:	ldr	x12, [x11, w8, uxtw #3]
  41addc:	cmp	x12, x9
  41ade0:	b.ne	41adf4 <ferror@plt+0x16dc4>  // b.any
  41ade4:	cmp	x10, x9
  41ade8:	mov	w8, w8
  41adec:	csel	x9, xzr, x10, eq  // eq = none
  41adf0:	str	x9, [x11, x8, lsl #3]
  41adf4:	ldp	x29, x30, [sp], #16
  41adf8:	b	403c30 <free@plt>
  41adfc:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41ae00:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41ae04:	add	x0, x0, #0x602
  41ae08:	add	x1, x1, #0x704
  41ae0c:	bl	41b504 <ferror@plt+0x174d4>
  41ae10:	sub	sp, sp, #0xa0
  41ae14:	stp	x29, x30, [sp, #64]
  41ae18:	stp	x28, x27, [sp, #80]
  41ae1c:	stp	x26, x25, [sp, #96]
  41ae20:	stp	x24, x23, [sp, #112]
  41ae24:	stp	x22, x21, [sp, #128]
  41ae28:	stp	x20, x19, [sp, #144]
  41ae2c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41ae30:	ldr	x8, [x8, #3472]
  41ae34:	add	x20, x0, #0xf
  41ae38:	and	x24, x20, #0xfffffffffffffff0
  41ae3c:	add	x29, sp, #0x40
  41ae40:	mov	x19, x2
  41ae44:	cmp	x8, x24
  41ae48:	mov	x21, x1
  41ae4c:	stur	x0, [x29, #-24]
  41ae50:	b.cc	41b000 <ferror@plt+0x16fd0>  // b.lo, b.ul, b.last
  41ae54:	cbz	x24, 41b000 <ferror@plt+0x16fd0>
  41ae58:	str	x24, [sp, #32]
  41ae5c:	bl	41a2d0 <ferror@plt+0x162a0>
  41ae60:	cbz	x21, 41b080 <ferror@plt+0x17050>
  41ae64:	ubfx	x9, x20, #4, #32
  41ae68:	lsr	x8, x20, #4
  41ae6c:	lsl	x11, x9, #2
  41ae70:	sub	w13, w8, #0x1
  41ae74:	add	x8, x11, w8, uxtw
  41ae78:	lsl	x8, x8, #4
  41ae7c:	mov	w10, #0xa0                  	// #160
  41ae80:	adrp	x26, 488000 <ferror@plt+0x83fd0>
  41ae84:	cmp	x8, #0xa0
  41ae88:	mov	x23, x0
  41ae8c:	adrp	x25, 488000 <ferror@plt+0x83fd0>
  41ae90:	add	x26, x26, #0xd68
  41ae94:	mov	w27, #0x4                   	// #4
  41ae98:	lsl	x14, x9, #4
  41ae9c:	mov	w28, w13
  41aea0:	csel	x24, x8, x10, hi  // hi = pmore
  41aea4:	adrp	x20, 489000 <__environ@@GLIBC_2.17+0x6f0>
  41aea8:	ldr	w8, [x25, #3448]
  41aeac:	ldr	x22, [x21, x19]
  41aeb0:	cbnz	w8, 41af18 <ferror@plt+0x16ee8>
  41aeb4:	ldr	x8, [x23, #8]
  41aeb8:	ldr	x9, [x26, #64]
  41aebc:	ldr	x10, [x26]
  41aec0:	add	x12, x8, x28, lsl #4
  41aec4:	ldr	w11, [x9, x28, lsl #2]
  41aec8:	ldr	x9, [x12, #8]
  41aecc:	udiv	x10, x10, x24
  41aed0:	cmp	x10, #0x4
  41aed4:	csel	x10, x10, x27, hi  // hi = pmore
  41aed8:	cbnz	w11, 41af3c <ferror@plt+0x16f0c>
  41aedc:	cmp	x9, w10, uxtw
  41aee0:	b.cs	41af50 <ferror@plt+0x16f20>  // b.hs, b.nlast
  41aee4:	ldr	w8, [x20, #12]
  41aee8:	cbnz	w8, 41afc8 <ferror@plt+0x16f98>
  41aeec:	ldr	x8, [x23, #8]
  41aef0:	str	xzr, [x21, #8]
  41aef4:	add	x8, x8, x28, lsl #4
  41aef8:	ldr	x9, [x8]
  41aefc:	str	x9, [x21]
  41af00:	ldr	x9, [x8, #8]
  41af04:	add	x9, x9, #0x1
  41af08:	stp	x21, x9, [x8]
  41af0c:	mov	x21, x22
  41af10:	cbnz	x22, 41aea8 <ferror@plt+0x16e78>
  41af14:	b	41b080 <ferror@plt+0x17050>
  41af18:	ldur	x1, [x29, #-24]
  41af1c:	mov	x0, x21
  41af20:	str	w13, [sp, #28]
  41af24:	str	x14, [sp, #16]
  41af28:	bl	41aa44 <ferror@plt+0x16a14>
  41af2c:	ldr	x14, [sp, #16]
  41af30:	ldr	w13, [sp, #28]
  41af34:	cbnz	w0, 41aeb4 <ferror@plt+0x16e84>
  41af38:	b	41b140 <ferror@plt+0x17110>
  41af3c:	lsl	w11, w11, #6
  41af40:	udiv	x11, x11, x14
  41af44:	cmp	w10, w11
  41af48:	csel	x10, x10, x11, hi  // hi = pmore
  41af4c:	b	41aedc <ferror@plt+0x16eac>
  41af50:	ldr	x9, [x23]
  41af54:	ldr	q0, [x9, x28, lsl #4]
  41af58:	stur	q0, [x29, #-16]
  41af5c:	ldr	q0, [x8, x28, lsl #4]
  41af60:	str	q0, [x9, x28, lsl #4]
  41af64:	ldr	x8, [x23, #8]
  41af68:	ldur	q0, [x29, #-16]
  41af6c:	str	q0, [x8, x28, lsl #4]
  41af70:	ldr	x8, [x23, #8]
  41af74:	ldr	x9, [x26, #64]
  41af78:	ldr	x11, [x26]
  41af7c:	add	x12, x8, x28, lsl #4
  41af80:	ldr	w10, [x9, x28, lsl #2]
  41af84:	ldr	x2, [x12, #8]
  41af88:	udiv	x9, x11, x24
  41af8c:	cmp	x9, #0x4
  41af90:	csel	x9, x9, x27, hi  // hi = pmore
  41af94:	cbnz	w10, 41afec <ferror@plt+0x16fbc>
  41af98:	cmp	x2, w9, uxtw
  41af9c:	b.cc	41aee4 <ferror@plt+0x16eb4>  // b.lo, b.ul, b.last
  41afa0:	add	x8, x8, x28, lsl #4
  41afa4:	stp	x8, x14, [sp, #8]
  41afa8:	ldr	x1, [x8]
  41afac:	mov	w0, w13
  41afb0:	str	w13, [sp, #28]
  41afb4:	bl	41b25c <ferror@plt+0x1722c>
  41afb8:	ldp	x8, x14, [sp, #8]
  41afbc:	ldr	w13, [sp, #28]
  41afc0:	stp	xzr, xzr, [x8]
  41afc4:	b	41aee4 <ferror@plt+0x16eb4>
  41afc8:	ldr	x2, [sp, #32]
  41afcc:	mov	x0, x21
  41afd0:	mov	w1, wzr
  41afd4:	str	w13, [sp, #28]
  41afd8:	str	x14, [sp, #16]
  41afdc:	bl	403900 <memset@plt>
  41afe0:	ldr	x14, [sp, #16]
  41afe4:	ldr	w13, [sp, #28]
  41afe8:	b	41aeec <ferror@plt+0x16ebc>
  41afec:	lsl	w10, w10, #6
  41aff0:	udiv	x10, x10, x14
  41aff4:	cmp	w9, w10
  41aff8:	csel	x9, x9, x10, hi  // hi = pmore
  41affc:	b	41af98 <ferror@plt+0x16f68>
  41b000:	cbz	x24, 41b024 <ferror@plt+0x16ff4>
  41b004:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41b008:	ldr	w8, [x8, #3440]
  41b00c:	cbnz	w8, 41b024 <ferror@plt+0x16ff4>
  41b010:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41b014:	ldr	x8, [x8, #3432]
  41b018:	sub	x8, x8, #0x30
  41b01c:	cmp	x24, x8, lsr #3
  41b020:	b.ls	41b0a0 <ferror@plt+0x17070>  // b.plast
  41b024:	cbz	x21, 41b080 <ferror@plt+0x17050>
  41b028:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  41b02c:	adrp	x22, 489000 <__environ@@GLIBC_2.17+0x6f0>
  41b030:	ldr	w8, [x20, #3448]
  41b034:	ldr	x23, [x21, x19]
  41b038:	cbnz	w8, 41b058 <ferror@plt+0x17028>
  41b03c:	ldr	w8, [x22, #12]
  41b040:	cbnz	w8, 41b06c <ferror@plt+0x1703c>
  41b044:	mov	x0, x21
  41b048:	bl	411d58 <ferror@plt+0xdd28>
  41b04c:	mov	x21, x23
  41b050:	cbnz	x23, 41b030 <ferror@plt+0x17000>
  41b054:	b	41b080 <ferror@plt+0x17050>
  41b058:	ldur	x1, [x29, #-24]
  41b05c:	mov	x0, x21
  41b060:	bl	41aa44 <ferror@plt+0x16a14>
  41b064:	cbnz	w0, 41b03c <ferror@plt+0x1700c>
  41b068:	b	41b140 <ferror@plt+0x17110>
  41b06c:	ldur	x2, [x29, #-24]
  41b070:	mov	x0, x21
  41b074:	mov	w1, wzr
  41b078:	bl	403900 <memset@plt>
  41b07c:	b	41b044 <ferror@plt+0x17014>
  41b080:	ldp	x20, x19, [sp, #144]
  41b084:	ldp	x22, x21, [sp, #128]
  41b088:	ldp	x24, x23, [sp, #112]
  41b08c:	ldp	x26, x25, [sp, #96]
  41b090:	ldp	x28, x27, [sp, #80]
  41b094:	ldp	x29, x30, [sp, #64]
  41b098:	add	sp, sp, #0xa0
  41b09c:	ret
  41b0a0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41b0a4:	ldr	w8, [x8, #3444]
  41b0a8:	cbz	w8, 41ae58 <ferror@plt+0x16e28>
  41b0ac:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41b0b0:	add	x0, x0, #0xdc0
  41b0b4:	bl	42a994 <ferror@plt+0x26964>
  41b0b8:	cbz	x21, 41b118 <ferror@plt+0x170e8>
  41b0bc:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  41b0c0:	adrp	x22, 489000 <__environ@@GLIBC_2.17+0x6f0>
  41b0c4:	ldr	w8, [x20, #3448]
  41b0c8:	ldr	x23, [x21, x19]
  41b0cc:	cbnz	w8, 41b0f0 <ferror@plt+0x170c0>
  41b0d0:	ldr	w8, [x22, #12]
  41b0d4:	cbnz	w8, 41b104 <ferror@plt+0x170d4>
  41b0d8:	mov	x0, x24
  41b0dc:	mov	x1, x21
  41b0e0:	bl	41ace8 <ferror@plt+0x16cb8>
  41b0e4:	mov	x21, x23
  41b0e8:	cbnz	x23, 41b0c4 <ferror@plt+0x17094>
  41b0ec:	b	41b118 <ferror@plt+0x170e8>
  41b0f0:	ldur	x1, [x29, #-24]
  41b0f4:	mov	x0, x21
  41b0f8:	bl	41aa44 <ferror@plt+0x16a14>
  41b0fc:	cbnz	w0, 41b0d0 <ferror@plt+0x170a0>
  41b100:	b	41b140 <ferror@plt+0x17110>
  41b104:	mov	x0, x21
  41b108:	mov	w1, wzr
  41b10c:	mov	x2, x24
  41b110:	bl	403900 <memset@plt>
  41b114:	b	41b0d8 <ferror@plt+0x170a8>
  41b118:	ldp	x20, x19, [sp, #144]
  41b11c:	ldp	x22, x21, [sp, #128]
  41b120:	ldp	x24, x23, [sp, #112]
  41b124:	ldp	x26, x25, [sp, #96]
  41b128:	ldp	x28, x27, [sp, #80]
  41b12c:	ldp	x29, x30, [sp, #64]
  41b130:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41b134:	add	x0, x0, #0xdc0
  41b138:	add	sp, sp, #0xa0
  41b13c:	b	42aa50 <ferror@plt+0x26a20>
  41b140:	bl	403ae0 <abort@plt>
  41b144:	sub	sp, sp, #0x70
  41b148:	stp	x29, x30, [sp, #16]
  41b14c:	stp	x26, x25, [sp, #48]
  41b150:	stp	x24, x23, [sp, #64]
  41b154:	stp	x22, x21, [sp, #80]
  41b158:	stp	x20, x19, [sp, #96]
  41b15c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41b160:	ldr	x8, [x8, #3432]
  41b164:	mov	x9, #0x7fffff0000          	// #549755748352
  41b168:	movk	x9, #0xffd0
  41b16c:	mov	x19, x0
  41b170:	add	x8, x8, x9
  41b174:	lsr	x9, x8, #7
  41b178:	str	x27, [sp, #32]
  41b17c:	add	x29, sp, #0x10
  41b180:	cbz	w9, 41b238 <ferror@plt+0x17208>
  41b184:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  41b188:	mov	x25, xzr
  41b18c:	ubfx	x23, x8, #7, #32
  41b190:	mov	x24, sp
  41b194:	add	x20, x20, #0xdc0
  41b198:	ldr	x8, [x19]
  41b19c:	mov	x21, x25
  41b1a0:	mov	x26, xzr
  41b1a4:	add	x27, x8, x25, lsl #4
  41b1a8:	ldr	x8, [x19, #8]
  41b1ac:	add	x25, x25, #0x1
  41b1b0:	lsl	x22, x25, #4
  41b1b4:	add	x8, x8, x21, lsl #4
  41b1b8:	stp	x27, x8, [sp]
  41b1bc:	ldr	x2, [x27, #8]
  41b1c0:	cmp	x2, #0x4
  41b1c4:	b.cc	41b1d8 <ferror@plt+0x171a8>  // b.lo, b.ul, b.last
  41b1c8:	ldr	x1, [x27]
  41b1cc:	mov	w0, w21
  41b1d0:	bl	41b25c <ferror@plt+0x1722c>
  41b1d4:	b	41b21c <ferror@plt+0x171ec>
  41b1d8:	mov	x0, x20
  41b1dc:	bl	42a994 <ferror@plt+0x26964>
  41b1e0:	ldr	x1, [x27]
  41b1e4:	cbz	x1, 41b214 <ferror@plt+0x171e4>
  41b1e8:	ldr	x8, [x1, #8]
  41b1ec:	cbnz	x8, 41b204 <ferror@plt+0x171d4>
  41b1f0:	ldr	x8, [x1]
  41b1f4:	str	x8, [x27]
  41b1f8:	mov	x0, x22
  41b1fc:	bl	41ace8 <ferror@plt+0x16cb8>
  41b200:	b	41b1e0 <ferror@plt+0x171b0>
  41b204:	ldr	x9, [x8]
  41b208:	str	x9, [x1, #8]
  41b20c:	mov	x1, x8
  41b210:	b	41b1f8 <ferror@plt+0x171c8>
  41b214:	mov	x0, x20
  41b218:	bl	42aa50 <ferror@plt+0x26a20>
  41b21c:	add	x26, x26, #0x1
  41b220:	cmp	x26, #0x2
  41b224:	b.eq	41b230 <ferror@plt+0x17200>  // b.none
  41b228:	ldr	x27, [x24, x26, lsl #3]
  41b22c:	b	41b1bc <ferror@plt+0x1718c>
  41b230:	cmp	x25, x23
  41b234:	b.ne	41b198 <ferror@plt+0x17168>  // b.any
  41b238:	mov	x0, x19
  41b23c:	ldp	x20, x19, [sp, #96]
  41b240:	ldp	x22, x21, [sp, #80]
  41b244:	ldp	x24, x23, [sp, #64]
  41b248:	ldp	x26, x25, [sp, #48]
  41b24c:	ldr	x27, [sp, #32]
  41b250:	ldp	x29, x30, [sp, #16]
  41b254:	add	sp, sp, #0x70
  41b258:	b	411d58 <ferror@plt+0xdd28>
  41b25c:	sub	sp, sp, #0x40
  41b260:	stp	x29, x30, [sp, #16]
  41b264:	stp	x22, x21, [sp, #32]
  41b268:	stp	x20, x19, [sp, #48]
  41b26c:	ldr	x9, [x1, #8]
  41b270:	mov	x21, x2
  41b274:	mov	x20, x1
  41b278:	mov	w19, w0
  41b27c:	add	x29, sp, #0x10
  41b280:	cbnz	x9, 41b4c4 <ferror@plt+0x17494>
  41b284:	ldr	x8, [x20]
  41b288:	ldr	x9, [x8, #8]
  41b28c:	cbnz	x9, 41b4d8 <ferror@plt+0x174a8>
  41b290:	ldr	x12, [x8]
  41b294:	mov	x9, x8
  41b298:	ldr	x10, [x12, #8]
  41b29c:	mov	x8, x12
  41b2a0:	cbnz	x10, 41b4e8 <ferror@plt+0x174b8>
  41b2a4:	ldr	x13, [x8]
  41b2a8:	mov	x10, x12
  41b2ac:	ldr	x11, [x13, #8]
  41b2b0:	mov	x8, x13
  41b2b4:	cbnz	x11, 41b4f8 <ferror@plt+0x174c8>
  41b2b8:	ldr	x8, [x8]
  41b2bc:	mov	x11, x13
  41b2c0:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  41b2c4:	add	x22, x22, #0xd98
  41b2c8:	mov	x0, x22
  41b2cc:	str	x8, [x11]
  41b2d0:	str	x11, [x10]
  41b2d4:	str	x10, [x9]
  41b2d8:	str	x9, [x20]
  41b2dc:	bl	42a994 <ferror@plt+0x26964>
  41b2e0:	ldr	x9, [x22, #8]
  41b2e4:	mov	w22, w19
  41b2e8:	mov	x8, x20
  41b2ec:	mov	x11, x20
  41b2f0:	ldr	x10, [x9, w19, uxtw #3]
  41b2f4:	cbz	x10, 41b300 <ferror@plt+0x172d0>
  41b2f8:	ldr	x11, [x10, #8]
  41b2fc:	mov	x8, x10
  41b300:	ldr	x10, [x11]
  41b304:	ldr	x10, [x10]
  41b308:	str	x20, [x10, #8]
  41b30c:	str	x20, [x8, #8]
  41b310:	ldr	x10, [x20]
  41b314:	str	x11, [x20, #8]
  41b318:	ldr	x11, [x10]
  41b31c:	ldr	x12, [x11]
  41b320:	str	x8, [x11, #8]
  41b324:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41b328:	str	x21, [x12, #8]
  41b32c:	ldr	w11, [x8, #3508]
  41b330:	cmp	w11, #0x7
  41b334:	b.cc	41b388 <ferror@plt+0x17358>  // b.lo, b.ul, b.last
  41b338:	mov	x0, sp
  41b33c:	bl	40f75c <ferror@plt+0xb72c>
  41b340:	ldr	x9, [sp, #8]
  41b344:	mov	x11, #0xf7cf                	// #63439
  41b348:	movk	x11, #0xe353, lsl #16
  41b34c:	movk	x11, #0x9ba5, lsl #32
  41b350:	ldr	w8, [sp]
  41b354:	movk	x11, #0x20c4, lsl #48
  41b358:	smulh	x9, x9, x11
  41b35c:	lsr	x11, x9, #63
  41b360:	lsr	x9, x9, #7
  41b364:	mov	w10, #0x3e8                 	// #1000
  41b368:	adrp	x12, 488000 <ferror@plt+0x83fd0>
  41b36c:	add	w9, w9, w11
  41b370:	add	x12, x12, #0xda0
  41b374:	madd	w8, w8, w10, w9
  41b378:	stp	wzr, w8, [x12, #20]
  41b37c:	ldr	x10, [x20]
  41b380:	ldr	x9, [x12]
  41b384:	b	41b39c <ferror@plt+0x1736c>
  41b388:	adrp	x12, 488000 <ferror@plt+0x83fd0>
  41b38c:	add	x12, x12, #0xdb4
  41b390:	ldr	w8, [x12, #4]
  41b394:	add	w11, w11, #0x1
  41b398:	str	w11, [x12]
  41b39c:	mov	w11, w8
  41b3a0:	str	x11, [x10, #8]
  41b3a4:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  41b3a8:	str	x20, [x9, x22, lsl #3]
  41b3ac:	add	x10, x10, #0xd80
  41b3b0:	ldr	x9, [x10, #32]
  41b3b4:	ldr	x10, [x10]
  41b3b8:	mov	x20, xzr
  41b3bc:	ldr	x11, [x9, x22, lsl #3]
  41b3c0:	ldr	x11, [x11, #8]
  41b3c4:	ldr	x12, [x11]
  41b3c8:	ldr	w13, [x12, #8]
  41b3cc:	sub	w13, w8, w13
  41b3d0:	cmp	x10, x13
  41b3d4:	b.hi	41b438 <ferror@plt+0x17408>  // b.pmore
  41b3d8:	mov	x21, x11
  41b3dc:	ldr	x11, [x11, #8]
  41b3e0:	ldr	x13, [x12]
  41b3e4:	ldr	x14, [x11]
  41b3e8:	ldr	x15, [x13, #8]
  41b3ec:	ldr	x16, [x14]
  41b3f0:	str	x15, [x16, #8]
  41b3f4:	str	x11, [x15, #8]
  41b3f8:	ldr	x15, [x13]
  41b3fc:	str	xzr, [x13, #8]
  41b400:	str	xzr, [x15, #8]
  41b404:	str	xzr, [x12, #8]
  41b408:	str	x20, [x21, #8]
  41b40c:	ldr	x12, [x9, x22, lsl #3]
  41b410:	mov	x20, x21
  41b414:	cmp	x21, x12
  41b418:	mov	x12, x14
  41b41c:	b.ne	41b3c8 <ferror@plt+0x17398>  // b.any
  41b420:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41b424:	add	x0, x0, #0xd98
  41b428:	str	xzr, [x9, x22, lsl #3]
  41b42c:	bl	42aa50 <ferror@plt+0x26a20>
  41b430:	mov	x20, x21
  41b434:	b	41b448 <ferror@plt+0x17418>
  41b438:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41b43c:	add	x0, x0, #0xd98
  41b440:	bl	42aa50 <ferror@plt+0x26a20>
  41b444:	cbz	x20, 41b4b0 <ferror@plt+0x17480>
  41b448:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41b44c:	add	w8, w19, #0x1
  41b450:	add	x0, x0, #0xdc0
  41b454:	lsl	x19, x8, #4
  41b458:	bl	42a994 <ferror@plt+0x26964>
  41b45c:	mov	x8, x20
  41b460:	ldr	x20, [x20, #8]
  41b464:	mov	x1, xzr
  41b468:	mov	x21, x8
  41b46c:	str	xzr, [x8, #8]
  41b470:	cbnz	x1, 41b494 <ferror@plt+0x17464>
  41b474:	ldr	x21, [x21]
  41b478:	mov	x1, x8
  41b47c:	mov	x0, x19
  41b480:	bl	41ace8 <ferror@plt+0x16cb8>
  41b484:	cbz	x21, 41b4a0 <ferror@plt+0x17470>
  41b488:	ldr	x1, [x21, #8]
  41b48c:	mov	x8, x21
  41b490:	cbz	x1, 41b474 <ferror@plt+0x17444>
  41b494:	ldr	x9, [x1]
  41b498:	str	x9, [x8, #8]
  41b49c:	b	41b47c <ferror@plt+0x1744c>
  41b4a0:	cbnz	x20, 41b45c <ferror@plt+0x1742c>
  41b4a4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41b4a8:	add	x0, x0, #0xdc0
  41b4ac:	bl	42aa50 <ferror@plt+0x26a20>
  41b4b0:	ldp	x20, x19, [sp, #48]
  41b4b4:	ldp	x22, x21, [sp, #32]
  41b4b8:	ldp	x29, x30, [sp, #16]
  41b4bc:	add	sp, sp, #0x40
  41b4c0:	ret
  41b4c4:	ldr	x8, [x9]
  41b4c8:	str	x8, [x20, #8]
  41b4cc:	mov	x8, x20
  41b4d0:	mov	x20, x9
  41b4d4:	b	41b288 <ferror@plt+0x17258>
  41b4d8:	ldr	x10, [x9]
  41b4dc:	mov	x12, x8
  41b4e0:	str	x10, [x8, #8]
  41b4e4:	cbz	x10, 41b2a4 <ferror@plt+0x17274>
  41b4e8:	ldr	x11, [x10]
  41b4ec:	mov	x13, x12
  41b4f0:	str	x11, [x12, #8]
  41b4f4:	cbz	x11, 41b2b8 <ferror@plt+0x17288>
  41b4f8:	ldr	x12, [x11]
  41b4fc:	str	x12, [x13, #8]
  41b500:	b	41b2c0 <ferror@plt+0x17290>
  41b504:	sub	sp, sp, #0x140
  41b508:	stp	x29, x30, [sp, #256]
  41b50c:	stp	x22, x21, [sp, #288]
  41b510:	add	x29, sp, #0x100
  41b514:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  41b518:	stp	x1, x2, [x29, #-120]
  41b51c:	ldr	x1, [x22, #2304]
  41b520:	stp	x20, x19, [sp, #304]
  41b524:	mov	x19, x0
  41b528:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41b52c:	add	x0, x0, #0x666
  41b530:	str	x28, [sp, #272]
  41b534:	stp	x3, x4, [x29, #-104]
  41b538:	stp	x5, x6, [x29, #-88]
  41b53c:	stur	x7, [x29, #-72]
  41b540:	stp	q0, q1, [sp]
  41b544:	stp	q2, q3, [sp, #32]
  41b548:	stp	q4, q5, [sp, #64]
  41b54c:	stp	q6, q7, [sp, #96]
  41b550:	bl	403570 <fputs@plt>
  41b554:	bl	428e38 <ferror@plt+0x24e08>
  41b558:	ldr	x20, [x22, #2304]
  41b55c:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  41b560:	add	x8, x8, #0xecb
  41b564:	cmp	x0, #0x0
  41b568:	csel	x21, x8, x0, eq  // eq = none
  41b56c:	bl	4037e0 <getpid@plt>
  41b570:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41b574:	sxtw	x3, w0
  41b578:	add	x1, x1, #0x67c
  41b57c:	mov	x0, x20
  41b580:	mov	x2, x21
  41b584:	bl	403ff0 <fprintf@plt>
  41b588:	sub	x9, x29, #0x78
  41b58c:	mov	x10, sp
  41b590:	mov	x11, #0xffffffffffffffc8    	// #-56
  41b594:	add	x8, x29, #0x40
  41b598:	movk	x11, #0xff80, lsl #32
  41b59c:	add	x9, x9, #0x38
  41b5a0:	add	x10, x10, #0x80
  41b5a4:	stp	x8, x9, [x29, #-32]
  41b5a8:	stp	x10, x11, [x29, #-16]
  41b5ac:	ldp	q0, q1, [x29, #-32]
  41b5b0:	ldr	x0, [x22, #2304]
  41b5b4:	sub	x2, x29, #0x40
  41b5b8:	mov	x1, x19
  41b5bc:	stp	q0, q1, [x29, #-64]
  41b5c0:	bl	403f00 <vfprintf@plt>
  41b5c4:	ldr	x1, [x22, #2304]
  41b5c8:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  41b5cc:	add	x0, x0, #0xfe8
  41b5d0:	bl	403570 <fputs@plt>
  41b5d4:	bl	403ae0 <abort@plt>
  41b5d8:	stp	x29, x30, [sp, #-16]!
  41b5dc:	mov	x29, sp
  41b5e0:	bl	403a40 <strerror@plt>
  41b5e4:	mov	x1, x0
  41b5e8:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41b5ec:	add	x0, x0, #0x71b
  41b5f0:	bl	41b504 <ferror@plt+0x174d4>
  41b5f4:	mov	w0, #0x10                  	// #16
  41b5f8:	b	41a71c <ferror@plt+0x166ec>
  41b5fc:	mov	x1, x0
  41b600:	mov	w0, #0x10                  	// #16
  41b604:	mov	w2, #0x8                   	// #8
  41b608:	b	41ae10 <ferror@plt+0x16de0>
  41b60c:	mov	x1, x0
  41b610:	mov	w0, #0x10                  	// #16
  41b614:	b	41a7a0 <ferror@plt+0x16770>
  41b618:	stp	x29, x30, [sp, #-48]!
  41b61c:	stp	x20, x19, [sp, #32]
  41b620:	mov	x19, x0
  41b624:	str	x21, [sp, #16]
  41b628:	mov	x29, sp
  41b62c:	cbz	x0, 41b64c <ferror@plt+0x1761c>
  41b630:	mov	x20, x1
  41b634:	mov	x8, x19
  41b638:	ldp	x0, x21, [x8]
  41b63c:	mov	x1, xzr
  41b640:	blr	x20
  41b644:	mov	x8, x21
  41b648:	cbnz	x21, 41b638 <ferror@plt+0x17608>
  41b64c:	mov	x1, x19
  41b650:	ldp	x20, x19, [sp, #32]
  41b654:	ldr	x21, [sp, #16]
  41b658:	mov	w0, #0x10                  	// #16
  41b65c:	mov	w2, #0x8                   	// #8
  41b660:	ldp	x29, x30, [sp], #48
  41b664:	b	41ae10 <ferror@plt+0x16de0>
  41b668:	stp	x29, x30, [sp, #-48]!
  41b66c:	str	x21, [sp, #16]
  41b670:	stp	x20, x19, [sp, #32]
  41b674:	mov	x29, sp
  41b678:	cbz	x0, 41b698 <ferror@plt+0x17668>
  41b67c:	mov	x19, x2
  41b680:	mov	x20, x1
  41b684:	ldp	x0, x21, [x0]
  41b688:	mov	x1, x19
  41b68c:	blr	x20
  41b690:	mov	x0, x21
  41b694:	cbnz	x21, 41b684 <ferror@plt+0x17654>
  41b698:	ldp	x20, x19, [sp, #32]
  41b69c:	ldr	x21, [sp, #16]
  41b6a0:	ldp	x29, x30, [sp], #48
  41b6a4:	ret
  41b6a8:	stp	x29, x30, [sp, #-32]!
  41b6ac:	stp	x20, x19, [sp, #16]
  41b6b0:	mov	x19, x0
  41b6b4:	mov	w0, #0x10                  	// #16
  41b6b8:	mov	x29, sp
  41b6bc:	mov	x20, x1
  41b6c0:	bl	419ddc <ferror@plt+0x15dac>
  41b6c4:	stp	x20, xzr, [x0]
  41b6c8:	cbz	x19, 41b6e4 <ferror@plt+0x176b4>
  41b6cc:	mov	x9, x19
  41b6d0:	mov	x8, x9
  41b6d4:	ldr	x9, [x9, #8]
  41b6d8:	cbnz	x9, 41b6d0 <ferror@plt+0x176a0>
  41b6dc:	str	x0, [x8, #8]
  41b6e0:	b	41b6e8 <ferror@plt+0x176b8>
  41b6e4:	mov	x19, x0
  41b6e8:	mov	x0, x19
  41b6ec:	ldp	x20, x19, [sp, #16]
  41b6f0:	ldp	x29, x30, [sp], #32
  41b6f4:	ret
  41b6f8:	cbz	x0, 41b70c <ferror@plt+0x176dc>
  41b6fc:	mov	x8, x0
  41b700:	ldr	x0, [x0, #8]
  41b704:	cbnz	x0, 41b6fc <ferror@plt+0x176cc>
  41b708:	b	41b710 <ferror@plt+0x176e0>
  41b70c:	mov	x8, xzr
  41b710:	mov	x0, x8
  41b714:	ret
  41b718:	stp	x29, x30, [sp, #-32]!
  41b71c:	stp	x20, x19, [sp, #16]
  41b720:	mov	x20, x0
  41b724:	mov	w0, #0x10                  	// #16
  41b728:	mov	x29, sp
  41b72c:	mov	x19, x1
  41b730:	bl	419ddc <ferror@plt+0x15dac>
  41b734:	stp	x19, x20, [x0]
  41b738:	ldp	x20, x19, [sp, #16]
  41b73c:	ldp	x29, x30, [sp], #32
  41b740:	ret
  41b744:	stp	x29, x30, [sp, #-48]!
  41b748:	str	x21, [sp, #16]
  41b74c:	stp	x20, x19, [sp, #32]
  41b750:	mov	x21, x1
  41b754:	mov	x19, x0
  41b758:	mov	x29, sp
  41b75c:	tbnz	w2, #31, 41b7a0 <ferror@plt+0x17770>
  41b760:	mov	w0, #0x10                  	// #16
  41b764:	mov	w20, w2
  41b768:	bl	419ddc <ferror@plt+0x15dac>
  41b76c:	cbz	w20, 41b7c8 <ferror@plt+0x17798>
  41b770:	str	x21, [x0]
  41b774:	cbz	x19, 41b7d0 <ferror@plt+0x177a0>
  41b778:	mov	x9, x19
  41b77c:	cmp	w20, #0x2
  41b780:	mov	x8, x9
  41b784:	b.lt	41b794 <ferror@plt+0x17764>  // b.tstop
  41b788:	ldr	x9, [x8, #8]
  41b78c:	sub	w20, w20, #0x1
  41b790:	cbnz	x9, 41b77c <ferror@plt+0x1774c>
  41b794:	ldr	x9, [x8, #8]
  41b798:	str	x9, [x0, #8]
  41b79c:	b	41b7c0 <ferror@plt+0x17790>
  41b7a0:	mov	w0, #0x10                  	// #16
  41b7a4:	bl	419ddc <ferror@plt+0x15dac>
  41b7a8:	stp	x21, xzr, [x0]
  41b7ac:	cbz	x19, 41b7d4 <ferror@plt+0x177a4>
  41b7b0:	mov	x9, x19
  41b7b4:	mov	x8, x9
  41b7b8:	ldr	x9, [x9, #8]
  41b7bc:	cbnz	x9, 41b7b4 <ferror@plt+0x17784>
  41b7c0:	str	x0, [x8, #8]
  41b7c4:	b	41b7d8 <ferror@plt+0x177a8>
  41b7c8:	stp	x21, x19, [x0]
  41b7cc:	b	41b7d4 <ferror@plt+0x177a4>
  41b7d0:	str	xzr, [x0, #8]
  41b7d4:	mov	x19, x0
  41b7d8:	mov	x0, x19
  41b7dc:	ldp	x20, x19, [sp, #32]
  41b7e0:	ldr	x21, [sp, #16]
  41b7e4:	ldp	x29, x30, [sp], #48
  41b7e8:	ret
  41b7ec:	stp	x29, x30, [sp, #-48]!
  41b7f0:	stp	x22, x21, [sp, #16]
  41b7f4:	stp	x20, x19, [sp, #32]
  41b7f8:	mov	x20, x2
  41b7fc:	mov	x21, x1
  41b800:	mov	x29, sp
  41b804:	cbz	x0, 41b848 <ferror@plt+0x17818>
  41b808:	mov	x19, x0
  41b80c:	cmp	x0, x21
  41b810:	b.eq	41b87c <ferror@plt+0x1784c>  // b.none
  41b814:	mov	x8, x19
  41b818:	mov	x22, x8
  41b81c:	ldr	x8, [x8, #8]
  41b820:	cbz	x8, 41b82c <ferror@plt+0x177fc>
  41b824:	cmp	x8, x21
  41b828:	b.ne	41b818 <ferror@plt+0x177e8>  // b.any
  41b82c:	mov	w0, #0x10                  	// #16
  41b830:	bl	419ddc <ferror@plt+0x15dac>
  41b834:	str	x20, [x0]
  41b838:	ldr	x8, [x22, #8]
  41b83c:	str	x8, [x0, #8]
  41b840:	str	x0, [x22, #8]
  41b844:	b	41b88c <ferror@plt+0x1785c>
  41b848:	mov	w0, #0x10                  	// #16
  41b84c:	bl	419ddc <ferror@plt+0x15dac>
  41b850:	mov	x19, x0
  41b854:	stp	x20, xzr, [x0]
  41b858:	cbz	x21, 41b88c <ferror@plt+0x1785c>
  41b85c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41b860:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41b864:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  41b868:	add	x0, x0, #0xa7f
  41b86c:	add	x1, x1, #0x807
  41b870:	add	x2, x2, #0xf78
  41b874:	bl	412a18 <ferror@plt+0xe9e8>
  41b878:	b	41b88c <ferror@plt+0x1785c>
  41b87c:	mov	w0, #0x10                  	// #16
  41b880:	bl	419ddc <ferror@plt+0x15dac>
  41b884:	stp	x20, x19, [x0]
  41b888:	mov	x19, x0
  41b88c:	mov	x0, x19
  41b890:	ldp	x20, x19, [sp, #32]
  41b894:	ldp	x22, x21, [sp, #16]
  41b898:	ldp	x29, x30, [sp], #48
  41b89c:	ret
  41b8a0:	cbz	x1, 41b8bc <ferror@plt+0x1788c>
  41b8a4:	cbz	x0, 41b8c0 <ferror@plt+0x17890>
  41b8a8:	mov	x9, x0
  41b8ac:	mov	x8, x9
  41b8b0:	ldr	x9, [x9, #8]
  41b8b4:	cbnz	x9, 41b8ac <ferror@plt+0x1787c>
  41b8b8:	str	x1, [x8, #8]
  41b8bc:	ret
  41b8c0:	mov	x0, x1
  41b8c4:	ret
  41b8c8:	stp	x29, x30, [sp, #-32]!
  41b8cc:	str	x19, [sp, #16]
  41b8d0:	mov	x19, x0
  41b8d4:	mov	x29, sp
  41b8d8:	cbz	x0, 41b934 <ferror@plt+0x17904>
  41b8dc:	ldr	x9, [x19]
  41b8e0:	mov	x8, x1
  41b8e4:	cmp	x9, x1
  41b8e8:	b.eq	41b910 <ferror@plt+0x178e0>  // b.none
  41b8ec:	mov	x10, x19
  41b8f0:	ldr	x1, [x10, #8]
  41b8f4:	cbz	x1, 41b934 <ferror@plt+0x17904>
  41b8f8:	ldr	x9, [x1]
  41b8fc:	cmp	x9, x8
  41b900:	mov	x9, x10
  41b904:	mov	x10, x1
  41b908:	b.ne	41b8f0 <ferror@plt+0x178c0>  // b.any
  41b90c:	b	41b918 <ferror@plt+0x178e8>
  41b910:	mov	x9, xzr
  41b914:	mov	x1, x19
  41b918:	ldr	x8, [x1, #8]
  41b91c:	cbz	x9, 41b928 <ferror@plt+0x178f8>
  41b920:	str	x8, [x9, #8]
  41b924:	b	41b92c <ferror@plt+0x178fc>
  41b928:	mov	x19, x8
  41b92c:	mov	w0, #0x10                  	// #16
  41b930:	bl	41a7a0 <ferror@plt+0x16770>
  41b934:	mov	x0, x19
  41b938:	ldr	x19, [sp, #16]
  41b93c:	ldp	x29, x30, [sp], #32
  41b940:	ret
  41b944:	stp	x29, x30, [sp, #-48]!
  41b948:	stp	x22, x21, [sp, #16]
  41b94c:	stp	x20, x19, [sp, #32]
  41b950:	mov	x29, sp
  41b954:	cbz	x0, 41b99c <ferror@plt+0x1796c>
  41b958:	mov	x19, x1
  41b95c:	mov	x20, xzr
  41b960:	mov	x1, x0
  41b964:	ldp	x8, x21, [x1]
  41b968:	cmp	x8, x19
  41b96c:	b.eq	41b978 <ferror@plt+0x17948>  // b.none
  41b970:	mov	x20, x1
  41b974:	b	41b994 <ferror@plt+0x17964>
  41b978:	mov	x22, x21
  41b97c:	cbz	x20, 41b988 <ferror@plt+0x17958>
  41b980:	mov	x22, x0
  41b984:	str	x21, [x20, #8]
  41b988:	mov	w0, #0x10                  	// #16
  41b98c:	bl	41a7a0 <ferror@plt+0x16770>
  41b990:	mov	x0, x22
  41b994:	mov	x1, x21
  41b998:	cbnz	x21, 41b964 <ferror@plt+0x17934>
  41b99c:	ldp	x20, x19, [sp, #32]
  41b9a0:	ldp	x22, x21, [sp, #16]
  41b9a4:	ldp	x29, x30, [sp], #48
  41b9a8:	ret
  41b9ac:	cbz	x0, 41b9e8 <ferror@plt+0x179b8>
  41b9b0:	cmp	x0, x1
  41b9b4:	b.eq	41b9e0 <ferror@plt+0x179b0>  // b.none
  41b9b8:	mov	x9, x0
  41b9bc:	mov	x8, x9
  41b9c0:	ldr	x9, [x9, #8]
  41b9c4:	cbz	x9, 41b9e8 <ferror@plt+0x179b8>
  41b9c8:	cmp	x9, x1
  41b9cc:	b.ne	41b9bc <ferror@plt+0x1798c>  // b.any
  41b9d0:	ldr	x9, [x1, #8]
  41b9d4:	cmp	x0, x1
  41b9d8:	str	x9, [x8, #8]
  41b9dc:	b.ne	41b9e4 <ferror@plt+0x179b4>  // b.any
  41b9e0:	ldr	x0, [x0, #8]
  41b9e4:	str	xzr, [x1, #8]
  41b9e8:	ret
  41b9ec:	stp	x29, x30, [sp, #-32]!
  41b9f0:	str	x19, [sp, #16]
  41b9f4:	mov	x19, x0
  41b9f8:	mov	x29, sp
  41b9fc:	cbz	x0, 41ba38 <ferror@plt+0x17a08>
  41ba00:	cmp	x19, x1
  41ba04:	b.eq	41ba30 <ferror@plt+0x17a00>  // b.none
  41ba08:	mov	x9, x19
  41ba0c:	mov	x8, x9
  41ba10:	ldr	x9, [x9, #8]
  41ba14:	cbz	x9, 41ba38 <ferror@plt+0x17a08>
  41ba18:	cmp	x9, x1
  41ba1c:	b.ne	41ba0c <ferror@plt+0x179dc>  // b.any
  41ba20:	ldr	x9, [x1, #8]
  41ba24:	cmp	x19, x1
  41ba28:	str	x9, [x8, #8]
  41ba2c:	b.ne	41ba34 <ferror@plt+0x17a04>  // b.any
  41ba30:	ldr	x19, [x19, #8]
  41ba34:	str	xzr, [x1, #8]
  41ba38:	mov	w0, #0x10                  	// #16
  41ba3c:	bl	41a7a0 <ferror@plt+0x16770>
  41ba40:	mov	x0, x19
  41ba44:	ldr	x19, [sp, #16]
  41ba48:	ldp	x29, x30, [sp], #32
  41ba4c:	ret
  41ba50:	mov	x1, xzr
  41ba54:	mov	x2, xzr
  41ba58:	b	41ba5c <ferror@plt+0x17a2c>
  41ba5c:	stp	x29, x30, [sp, #-64]!
  41ba60:	stp	x24, x23, [sp, #16]
  41ba64:	stp	x22, x21, [sp, #32]
  41ba68:	stp	x20, x19, [sp, #48]
  41ba6c:	mov	x29, sp
  41ba70:	cbz	x0, 41baa4 <ferror@plt+0x17a74>
  41ba74:	mov	x22, x0
  41ba78:	mov	w0, #0x10                  	// #16
  41ba7c:	mov	x20, x2
  41ba80:	mov	x21, x1
  41ba84:	bl	419ddc <ferror@plt+0x15dac>
  41ba88:	mov	x19, x0
  41ba8c:	cbz	x21, 41baac <ferror@plt+0x17a7c>
  41ba90:	ldr	x0, [x22]
  41ba94:	mov	x1, x20
  41ba98:	blr	x21
  41ba9c:	str	x0, [x19]
  41baa0:	b	41bab4 <ferror@plt+0x17a84>
  41baa4:	mov	x19, xzr
  41baa8:	b	41bb08 <ferror@plt+0x17ad8>
  41baac:	ldr	x8, [x22]
  41bab0:	str	x8, [x19]
  41bab4:	ldr	x23, [x22, #8]
  41bab8:	cbz	x23, 41bb00 <ferror@plt+0x17ad0>
  41babc:	mov	x24, x19
  41bac0:	mov	w0, #0x10                  	// #16
  41bac4:	bl	419ddc <ferror@plt+0x15dac>
  41bac8:	mov	x22, x0
  41bacc:	str	x0, [x24, #8]
  41bad0:	cbz	x21, 41bae8 <ferror@plt+0x17ab8>
  41bad4:	ldr	x0, [x23]
  41bad8:	mov	x1, x20
  41badc:	blr	x21
  41bae0:	str	x0, [x22]
  41bae4:	b	41baf0 <ferror@plt+0x17ac0>
  41bae8:	ldr	x8, [x23]
  41baec:	str	x8, [x22]
  41baf0:	ldr	x23, [x23, #8]
  41baf4:	mov	x24, x22
  41baf8:	cbnz	x23, 41bac0 <ferror@plt+0x17a90>
  41bafc:	b	41bb04 <ferror@plt+0x17ad4>
  41bb00:	mov	x22, x19
  41bb04:	str	xzr, [x22, #8]
  41bb08:	mov	x0, x19
  41bb0c:	ldp	x20, x19, [sp, #48]
  41bb10:	ldp	x22, x21, [sp, #32]
  41bb14:	ldp	x24, x23, [sp, #16]
  41bb18:	ldp	x29, x30, [sp], #64
  41bb1c:	ret
  41bb20:	cbz	x0, 41bb40 <ferror@plt+0x17b10>
  41bb24:	mov	x9, xzr
  41bb28:	mov	x8, x0
  41bb2c:	ldr	x0, [x0, #8]
  41bb30:	str	x9, [x8, #8]
  41bb34:	mov	x9, x8
  41bb38:	cbnz	x0, 41bb28 <ferror@plt+0x17af8>
  41bb3c:	b	41bb44 <ferror@plt+0x17b14>
  41bb40:	mov	x8, xzr
  41bb44:	mov	x0, x8
  41bb48:	ret
  41bb4c:	cbz	x0, 41bb6c <ferror@plt+0x17b3c>
  41bb50:	cbz	w1, 41bb6c <ferror@plt+0x17b3c>
  41bb54:	sub	w8, w1, #0x1
  41bb58:	ldr	x0, [x0, #8]
  41bb5c:	subs	w8, w8, #0x1
  41bb60:	cset	w9, cs  // cs = hs, nlast
  41bb64:	cbz	x0, 41bb6c <ferror@plt+0x17b3c>
  41bb68:	tbnz	w9, #0, 41bb58 <ferror@plt+0x17b28>
  41bb6c:	ret
  41bb70:	cmp	x0, #0x0
  41bb74:	cset	w8, ne  // ne = any
  41bb78:	cbz	x0, 41bba0 <ferror@plt+0x17b70>
  41bb7c:	cbz	w1, 41bba0 <ferror@plt+0x17b70>
  41bb80:	sub	w9, w1, #0x1
  41bb84:	ldr	x0, [x0, #8]
  41bb88:	subs	w9, w9, #0x1
  41bb8c:	cset	w10, cs  // cs = hs, nlast
  41bb90:	cmp	x0, #0x0
  41bb94:	cset	w8, ne  // ne = any
  41bb98:	cbz	x0, 41bba0 <ferror@plt+0x17b70>
  41bb9c:	tbnz	w10, #0, 41bb84 <ferror@plt+0x17b54>
  41bba0:	cbz	w8, 41bbac <ferror@plt+0x17b7c>
  41bba4:	ldr	x0, [x0]
  41bba8:	ret
  41bbac:	mov	x0, xzr
  41bbb0:	ret
  41bbb4:	cbz	x0, 41bbcc <ferror@plt+0x17b9c>
  41bbb8:	ldr	x8, [x0]
  41bbbc:	cmp	x8, x1
  41bbc0:	b.eq	41bbcc <ferror@plt+0x17b9c>  // b.none
  41bbc4:	ldr	x0, [x0, #8]
  41bbc8:	cbnz	x0, 41bbb8 <ferror@plt+0x17b88>
  41bbcc:	ret
  41bbd0:	stp	x29, x30, [sp, #-48]!
  41bbd4:	stp	x20, x19, [sp, #32]
  41bbd8:	mov	x19, x0
  41bbdc:	str	x21, [sp, #16]
  41bbe0:	mov	x29, sp
  41bbe4:	cbz	x2, 41bc20 <ferror@plt+0x17bf0>
  41bbe8:	cbz	x19, 41bc0c <ferror@plt+0x17bdc>
  41bbec:	mov	x20, x2
  41bbf0:	mov	x21, x1
  41bbf4:	ldr	x0, [x19]
  41bbf8:	mov	x1, x21
  41bbfc:	blr	x20
  41bc00:	cbz	w0, 41bc0c <ferror@plt+0x17bdc>
  41bc04:	ldr	x19, [x19, #8]
  41bc08:	cbnz	x19, 41bbf4 <ferror@plt+0x17bc4>
  41bc0c:	mov	x0, x19
  41bc10:	ldp	x20, x19, [sp, #32]
  41bc14:	ldr	x21, [sp, #16]
  41bc18:	ldp	x29, x30, [sp], #48
  41bc1c:	ret
  41bc20:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41bc24:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41bc28:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  41bc2c:	add	x0, x0, #0xa7f
  41bc30:	add	x1, x1, #0x843
  41bc34:	add	x2, x2, #0xb53
  41bc38:	bl	412a18 <ferror@plt+0xe9e8>
  41bc3c:	b	41bc0c <ferror@plt+0x17bdc>
  41bc40:	cbz	x0, 41bc60 <ferror@plt+0x17c30>
  41bc44:	mov	x8, x0
  41bc48:	mov	w0, wzr
  41bc4c:	cmp	x8, x1
  41bc50:	b.eq	41bc64 <ferror@plt+0x17c34>  // b.none
  41bc54:	ldr	x8, [x8, #8]
  41bc58:	add	w0, w0, #0x1
  41bc5c:	cbnz	x8, 41bc4c <ferror@plt+0x17c1c>
  41bc60:	mov	w0, #0xffffffff            	// #-1
  41bc64:	ret
  41bc68:	cbz	x0, 41bc8c <ferror@plt+0x17c5c>
  41bc6c:	mov	x8, x0
  41bc70:	mov	w0, wzr
  41bc74:	ldr	x9, [x8]
  41bc78:	cmp	x9, x1
  41bc7c:	b.eq	41bc90 <ferror@plt+0x17c60>  // b.none
  41bc80:	ldr	x8, [x8, #8]
  41bc84:	add	w0, w0, #0x1
  41bc88:	cbnz	x8, 41bc74 <ferror@plt+0x17c44>
  41bc8c:	mov	w0, #0xffffffff            	// #-1
  41bc90:	ret
  41bc94:	mov	w8, wzr
  41bc98:	cbz	x0, 41bca8 <ferror@plt+0x17c78>
  41bc9c:	ldr	x0, [x0, #8]
  41bca0:	add	w8, w8, #0x1
  41bca4:	cbnz	x0, 41bc9c <ferror@plt+0x17c6c>
  41bca8:	mov	w0, w8
  41bcac:	ret
  41bcb0:	mov	x3, xzr
  41bcb4:	b	41bcb8 <ferror@plt+0x17c88>
  41bcb8:	stp	x29, x30, [sp, #-80]!
  41bcbc:	stp	x20, x19, [sp, #64]
  41bcc0:	mov	x19, x0
  41bcc4:	stp	x26, x25, [sp, #16]
  41bcc8:	stp	x24, x23, [sp, #32]
  41bccc:	stp	x22, x21, [sp, #48]
  41bcd0:	mov	x29, sp
  41bcd4:	cbz	x2, 41bdc0 <ferror@plt+0x17d90>
  41bcd8:	mov	x20, x1
  41bcdc:	cbz	x19, 41bd78 <ferror@plt+0x17d48>
  41bce0:	ldr	x1, [x19]
  41bce4:	mov	x22, x2
  41bce8:	mov	x0, x20
  41bcec:	mov	x2, x3
  41bcf0:	mov	x21, x3
  41bcf4:	blr	x22
  41bcf8:	mov	x26, x19
  41bcfc:	ldr	x8, [x26, #8]!
  41bd00:	cmp	w0, #0x0
  41bd04:	cset	w25, gt
  41bd08:	cmp	w0, #0x1
  41bd0c:	mov	x23, xzr
  41bd10:	mov	x24, x19
  41bd14:	b.lt	41bd54 <ferror@plt+0x17d24>  // b.tstop
  41bd18:	cbz	x8, 41bd54 <ferror@plt+0x17d24>
  41bd1c:	mov	x24, x19
  41bd20:	ldr	x1, [x8]
  41bd24:	mov	x0, x20
  41bd28:	mov	x2, x21
  41bd2c:	mov	x23, x24
  41bd30:	mov	x24, x8
  41bd34:	blr	x22
  41bd38:	cmp	w0, #0x0
  41bd3c:	cset	w25, gt
  41bd40:	cmp	w0, #0x1
  41bd44:	b.lt	41bd50 <ferror@plt+0x17d20>  // b.tstop
  41bd48:	ldr	x8, [x24, #8]
  41bd4c:	cbnz	x8, 41bd20 <ferror@plt+0x17cf0>
  41bd50:	add	x26, x24, #0x8
  41bd54:	mov	w0, #0x10                  	// #16
  41bd58:	bl	419ddc <ferror@plt+0x15dac>
  41bd5c:	str	x20, [x0]
  41bd60:	cbz	w25, 41bd8c <ferror@plt+0x17d5c>
  41bd64:	ldr	x8, [x24, #8]
  41bd68:	cbnz	x8, 41bd8c <ferror@plt+0x17d5c>
  41bd6c:	str	x0, [x26]
  41bd70:	str	xzr, [x0, #8]
  41bd74:	b	41bda4 <ferror@plt+0x17d74>
  41bd78:	mov	w0, #0x10                  	// #16
  41bd7c:	bl	419ddc <ferror@plt+0x15dac>
  41bd80:	mov	x19, x0
  41bd84:	stp	x20, xzr, [x0]
  41bd88:	b	41bda4 <ferror@plt+0x17d74>
  41bd8c:	cbz	x23, 41bd9c <ferror@plt+0x17d6c>
  41bd90:	str	x0, [x23, #8]
  41bd94:	str	x24, [x0, #8]
  41bd98:	b	41bda4 <ferror@plt+0x17d74>
  41bd9c:	str	x19, [x0, #8]
  41bda0:	mov	x19, x0
  41bda4:	mov	x0, x19
  41bda8:	ldp	x20, x19, [sp, #64]
  41bdac:	ldp	x22, x21, [sp, #48]
  41bdb0:	ldp	x24, x23, [sp, #32]
  41bdb4:	ldp	x26, x25, [sp, #16]
  41bdb8:	ldp	x29, x30, [sp], #80
  41bdbc:	ret
  41bdc0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41bdc4:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41bdc8:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  41bdcc:	add	x0, x0, #0xa7f
  41bdd0:	add	x1, x1, #0x886
  41bdd4:	add	x2, x2, #0xb53
  41bdd8:	bl	412a18 <ferror@plt+0xe9e8>
  41bddc:	b	41bda4 <ferror@plt+0x17d74>
  41bde0:	b	41bcb8 <ferror@plt+0x17c88>
  41bde4:	mov	x2, xzr
  41bde8:	b	41bdec <ferror@plt+0x17dbc>
  41bdec:	sub	sp, sp, #0x50
  41bdf0:	stp	x29, x30, [sp, #16]
  41bdf4:	str	x23, [sp, #32]
  41bdf8:	stp	x22, x21, [sp, #48]
  41bdfc:	stp	x20, x19, [sp, #64]
  41be00:	add	x29, sp, #0x10
  41be04:	cbz	x0, 41bee8 <ferror@plt+0x17eb8>
  41be08:	ldr	x22, [x0, #8]
  41be0c:	cbz	x22, 41bee8 <ferror@plt+0x17eb8>
  41be10:	ldr	x9, [x22, #8]
  41be14:	mov	x19, x2
  41be18:	mov	x20, x1
  41be1c:	mov	x8, x0
  41be20:	cbz	x9, 41be40 <ferror@plt+0x17e10>
  41be24:	mov	x8, x0
  41be28:	ldr	x9, [x9, #8]
  41be2c:	cbz	x9, 41be3c <ferror@plt+0x17e0c>
  41be30:	ldr	x9, [x9, #8]
  41be34:	ldr	x8, [x8, #8]
  41be38:	cbnz	x9, 41be28 <ferror@plt+0x17df8>
  41be3c:	ldr	x22, [x8, #8]
  41be40:	mov	x1, x20
  41be44:	mov	x2, x19
  41be48:	str	xzr, [x8, #8]
  41be4c:	bl	41bdec <ferror@plt+0x17dbc>
  41be50:	mov	x21, x0
  41be54:	mov	x0, x22
  41be58:	mov	x1, x20
  41be5c:	mov	x2, x19
  41be60:	bl	41bdec <ferror@plt+0x17dbc>
  41be64:	cmp	x21, #0x0
  41be68:	mov	x22, x0
  41be6c:	cset	w9, ne  // ne = any
  41be70:	mov	x23, sp
  41be74:	cbz	x21, 41bed4 <ferror@plt+0x17ea4>
  41be78:	cbz	x22, 41bed4 <ferror@plt+0x17ea4>
  41be7c:	mov	x23, sp
  41be80:	ldr	x0, [x21]
  41be84:	ldr	x1, [x22]
  41be88:	mov	x2, x19
  41be8c:	blr	x20
  41be90:	cmp	w0, #0x0
  41be94:	b.le	41bea8 <ferror@plt+0x17e78>
  41be98:	str	x22, [x23, #8]
  41be9c:	ldr	x8, [x22, #8]
  41bea0:	mov	x23, x22
  41bea4:	b	41bebc <ferror@plt+0x17e8c>
  41bea8:	str	x21, [x23, #8]
  41beac:	ldr	x9, [x21, #8]
  41beb0:	mov	x23, x21
  41beb4:	mov	x8, x22
  41beb8:	mov	x21, x9
  41bebc:	cmp	x21, #0x0
  41bec0:	cset	w9, ne  // ne = any
  41bec4:	cbz	x8, 41bed8 <ferror@plt+0x17ea8>
  41bec8:	mov	x22, x8
  41becc:	cbnz	x21, 41be80 <ferror@plt+0x17e50>
  41bed0:	b	41bed8 <ferror@plt+0x17ea8>
  41bed4:	mov	x8, x22
  41bed8:	cmp	w9, #0x0
  41bedc:	csel	x8, x21, x8, ne  // ne = any
  41bee0:	str	x8, [x23, #8]
  41bee4:	ldr	x0, [sp, #8]
  41bee8:	ldp	x20, x19, [sp, #64]
  41beec:	ldp	x22, x21, [sp, #48]
  41bef0:	ldr	x23, [sp, #32]
  41bef4:	ldp	x29, x30, [sp, #16]
  41bef8:	add	sp, sp, #0x50
  41befc:	ret
  41bf00:	b	41bdec <ferror@plt+0x17dbc>
  41bf04:	b	403b00 <access@plt>
  41bf08:	b	403820 <chmod@plt>
  41bf0c:	stp	x29, x30, [sp, #-48]!
  41bf10:	stp	x22, x21, [sp, #16]
  41bf14:	stp	x20, x19, [sp, #32]
  41bf18:	mov	w19, w2
  41bf1c:	mov	w20, w1
  41bf20:	mov	x21, x0
  41bf24:	mov	x29, sp
  41bf28:	mov	x0, x21
  41bf2c:	mov	w1, w20
  41bf30:	mov	w2, w19
  41bf34:	bl	403830 <open@plt>
  41bf38:	mov	w22, w0
  41bf3c:	cmn	w0, #0x1
  41bf40:	b.ne	41bf54 <ferror@plt+0x17f24>  // b.any
  41bf44:	bl	403f30 <__errno_location@plt>
  41bf48:	ldr	w8, [x0]
  41bf4c:	cmp	w8, #0x4
  41bf50:	b.eq	41bf28 <ferror@plt+0x17ef8>  // b.none
  41bf54:	mov	w0, w22
  41bf58:	ldp	x20, x19, [sp, #32]
  41bf5c:	ldp	x22, x21, [sp, #16]
  41bf60:	ldp	x29, x30, [sp], #48
  41bf64:	ret
  41bf68:	b	404010 <creat@plt>
  41bf6c:	b	403d10 <rename@plt>
  41bf70:	b	403fd0 <mkdir@plt>
  41bf74:	b	403c20 <chdir@plt>
  41bf78:	b	435dc8 <ferror@plt+0x31d98>
  41bf7c:	b	435de8 <ferror@plt+0x31db8>
  41bf80:	b	403fc0 <unlink@plt>
  41bf84:	b	4035f0 <remove@plt>
  41bf88:	b	403bd0 <rmdir@plt>
  41bf8c:	b	403800 <fopen@plt>
  41bf90:	b	403cc0 <freopen@plt>
  41bf94:	b	403d30 <utime@plt>
  41bf98:	stp	x29, x30, [sp, #-64]!
  41bf9c:	str	x23, [sp, #16]
  41bfa0:	stp	x22, x21, [sp, #32]
  41bfa4:	stp	x20, x19, [sp, #48]
  41bfa8:	mov	x29, sp
  41bfac:	mov	x19, x1
  41bfb0:	bl	403a60 <close@plt>
  41bfb4:	cmn	w0, #0x1
  41bfb8:	b.ne	41bfcc <ferror@plt+0x17f9c>  // b.any
  41bfbc:	bl	403f30 <__errno_location@plt>
  41bfc0:	ldr	w21, [x0]
  41bfc4:	cmp	w21, #0x4
  41bfc8:	b.ne	41bfd4 <ferror@plt+0x17fa4>  // b.any
  41bfcc:	mov	w0, #0x1                   	// #1
  41bfd0:	b	41c010 <ferror@plt+0x17fe0>
  41bfd4:	mov	x20, x0
  41bfd8:	bl	4096f4 <ferror@plt+0x56c4>
  41bfdc:	mov	w22, w0
  41bfe0:	mov	w0, w21
  41bfe4:	bl	40972c <ferror@plt+0x56fc>
  41bfe8:	mov	w23, w0
  41bfec:	mov	w0, w21
  41bff0:	bl	41c680 <ferror@plt+0x18650>
  41bff4:	mov	x3, x0
  41bff8:	mov	x0, x19
  41bffc:	mov	w1, w22
  41c000:	mov	w2, w23
  41c004:	bl	409174 <ferror@plt+0x5144>
  41c008:	mov	w0, wzr
  41c00c:	str	w21, [x20]
  41c010:	ldp	x20, x19, [sp, #48]
  41c014:	ldp	x22, x21, [sp, #32]
  41c018:	ldr	x23, [sp, #16]
  41c01c:	ldp	x29, x30, [sp], #64
  41c020:	ret
  41c024:	stp	x29, x30, [sp, #-48]!
  41c028:	str	x21, [sp, #16]
  41c02c:	stp	x20, x19, [sp, #32]
  41c030:	mov	x29, sp
  41c034:	cbz	x0, 41c060 <ferror@plt+0x18030>
  41c038:	mov	x19, x0
  41c03c:	bl	403550 <strlen@plt>
  41c040:	add	x21, x0, #0x1
  41c044:	mov	x0, x21
  41c048:	bl	411be4 <ferror@plt+0xdbb4>
  41c04c:	mov	x1, x19
  41c050:	mov	x2, x21
  41c054:	mov	x20, x0
  41c058:	bl	4034e0 <memcpy@plt>
  41c05c:	b	41c064 <ferror@plt+0x18034>
  41c060:	mov	x20, xzr
  41c064:	mov	x0, x20
  41c068:	ldp	x20, x19, [sp, #32]
  41c06c:	ldr	x21, [sp, #16]
  41c070:	ldp	x29, x30, [sp], #48
  41c074:	ret
  41c078:	stp	x29, x30, [sp, #-48]!
  41c07c:	str	x21, [sp, #16]
  41c080:	stp	x20, x19, [sp, #32]
  41c084:	mov	x29, sp
  41c088:	cbz	x0, 41c0b0 <ferror@plt+0x18080>
  41c08c:	mov	w21, w1
  41c090:	mov	x19, x0
  41c094:	mov	x0, x21
  41c098:	bl	411be4 <ferror@plt+0xdbb4>
  41c09c:	mov	x1, x19
  41c0a0:	mov	x2, x21
  41c0a4:	mov	x20, x0
  41c0a8:	bl	4034e0 <memcpy@plt>
  41c0ac:	b	41c0b4 <ferror@plt+0x18084>
  41c0b0:	mov	x20, xzr
  41c0b4:	mov	x0, x20
  41c0b8:	ldp	x20, x19, [sp, #32]
  41c0bc:	ldr	x21, [sp, #16]
  41c0c0:	ldp	x29, x30, [sp], #48
  41c0c4:	ret
  41c0c8:	cbz	x0, 41c100 <ferror@plt+0x180d0>
  41c0cc:	stp	x29, x30, [sp, #-32]!
  41c0d0:	stp	x20, x19, [sp, #16]
  41c0d4:	mov	x20, x0
  41c0d8:	add	x0, x1, #0x1
  41c0dc:	mov	x29, sp
  41c0e0:	mov	x19, x1
  41c0e4:	bl	411be4 <ferror@plt+0xdbb4>
  41c0e8:	mov	x1, x20
  41c0ec:	mov	x2, x19
  41c0f0:	bl	403ec0 <strncpy@plt>
  41c0f4:	strb	wzr, [x0, x19]
  41c0f8:	ldp	x20, x19, [sp, #16]
  41c0fc:	ldp	x29, x30, [sp], #32
  41c100:	ret
  41c104:	stp	x29, x30, [sp, #-48]!
  41c108:	stp	x20, x19, [sp, #32]
  41c10c:	mov	x20, x0
  41c110:	add	x0, x0, #0x1
  41c114:	str	x21, [sp, #16]
  41c118:	mov	x29, sp
  41c11c:	mov	w19, w1
  41c120:	bl	411be4 <ferror@plt+0xdbb4>
  41c124:	mov	w1, w19
  41c128:	mov	x2, x20
  41c12c:	mov	x21, x0
  41c130:	bl	403900 <memset@plt>
  41c134:	strb	wzr, [x21, x20]
  41c138:	mov	x0, x21
  41c13c:	ldp	x20, x19, [sp, #32]
  41c140:	ldr	x21, [sp, #16]
  41c144:	ldp	x29, x30, [sp], #48
  41c148:	ret
  41c14c:	stp	x29, x30, [sp, #-16]!
  41c150:	mov	x29, sp
  41c154:	cbz	x0, 41c164 <ferror@plt+0x18134>
  41c158:	cbz	x1, 41c180 <ferror@plt+0x18150>
  41c15c:	ldp	x29, x30, [sp], #16
  41c160:	b	4037a0 <stpcpy@plt>
  41c164:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41c168:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c16c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41c170:	add	x0, x0, #0xa7f
  41c174:	add	x1, x1, #0xae8
  41c178:	add	x2, x2, #0xb10
  41c17c:	b	41c198 <ferror@plt+0x18168>
  41c180:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41c184:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c188:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  41c18c:	add	x0, x0, #0xa7f
  41c190:	add	x1, x1, #0xae8
  41c194:	add	x2, x2, #0x2ba
  41c198:	bl	412a18 <ferror@plt+0xe9e8>
  41c19c:	mov	x0, xzr
  41c1a0:	ldp	x29, x30, [sp], #16
  41c1a4:	ret
  41c1a8:	sub	sp, sp, #0x40
  41c1ac:	stp	x29, x30, [sp, #48]
  41c1b0:	add	x29, sp, #0x30
  41c1b4:	stur	xzr, [x29, #-8]
  41c1b8:	ldp	q1, q0, [x1]
  41c1bc:	mov	x8, x0
  41c1c0:	sub	x0, x29, #0x8
  41c1c4:	mov	x2, sp
  41c1c8:	mov	x1, x8
  41c1cc:	stp	q1, q0, [sp]
  41c1d0:	bl	42a2f8 <ferror@plt+0x262c8>
  41c1d4:	ldur	x0, [x29, #-8]
  41c1d8:	ldp	x29, x30, [sp, #48]
  41c1dc:	add	sp, sp, #0x40
  41c1e0:	ret
  41c1e4:	sub	sp, sp, #0x120
  41c1e8:	stp	x29, x30, [sp, #256]
  41c1ec:	add	x29, sp, #0x100
  41c1f0:	mov	x9, #0xffffffffffffffc8    	// #-56
  41c1f4:	mov	x10, sp
  41c1f8:	sub	x11, x29, #0x78
  41c1fc:	movk	x9, #0xff80, lsl #32
  41c200:	add	x12, x29, #0x20
  41c204:	add	x10, x10, #0x80
  41c208:	add	x11, x11, #0x38
  41c20c:	stp	x10, x9, [x29, #-48]
  41c210:	stp	x12, x11, [x29, #-64]
  41c214:	stp	x1, x2, [x29, #-120]
  41c218:	stp	x3, x4, [x29, #-104]
  41c21c:	stp	x5, x6, [x29, #-88]
  41c220:	stur	x7, [x29, #-72]
  41c224:	stp	q0, q1, [sp]
  41c228:	ldp	q0, q1, [x29, #-64]
  41c22c:	mov	x8, x0
  41c230:	add	x0, x29, #0x18
  41c234:	sub	x2, x29, #0x20
  41c238:	mov	x1, x8
  41c23c:	str	x28, [sp, #272]
  41c240:	stp	q2, q3, [sp, #32]
  41c244:	stp	q4, q5, [sp, #64]
  41c248:	stp	q6, q7, [sp, #96]
  41c24c:	str	xzr, [x29, #24]
  41c250:	stp	q0, q1, [x29, #-32]
  41c254:	bl	42a2f8 <ferror@plt+0x262c8>
  41c258:	ldr	x0, [x29, #24]
  41c25c:	ldr	x28, [sp, #272]
  41c260:	ldp	x29, x30, [sp, #256]
  41c264:	add	sp, sp, #0x120
  41c268:	ret
  41c26c:	sub	sp, sp, #0x120
  41c270:	stp	x29, x30, [sp, #224]
  41c274:	add	x29, sp, #0xe0
  41c278:	str	x28, [sp, #240]
  41c27c:	stp	x22, x21, [sp, #256]
  41c280:	stp	x20, x19, [sp, #272]
  41c284:	stp	x1, x2, [x29, #-88]
  41c288:	stp	x3, x4, [x29, #-72]
  41c28c:	stp	x5, x6, [x29, #-56]
  41c290:	stur	x7, [x29, #-40]
  41c294:	stp	q0, q1, [sp]
  41c298:	stp	q2, q3, [sp, #32]
  41c29c:	stp	q4, q5, [sp, #64]
  41c2a0:	stp	q6, q7, [sp, #96]
  41c2a4:	cbz	x0, 41c3a4 <ferror@plt+0x18374>
  41c2a8:	mov	x19, x0
  41c2ac:	bl	403550 <strlen@plt>
  41c2b0:	sub	x10, x29, #0x58
  41c2b4:	mov	x11, sp
  41c2b8:	mov	x12, #0xffffffffffffffc8    	// #-56
  41c2bc:	add	x20, x0, #0x1
  41c2c0:	add	x9, x29, #0x40
  41c2c4:	movk	x12, #0xff80, lsl #32
  41c2c8:	mov	w8, #0xffffffc8            	// #-56
  41c2cc:	add	x10, x10, #0x38
  41c2d0:	add	x11, x11, #0x80
  41c2d4:	mov	w21, #0xffffffc8            	// #-56
  41c2d8:	stp	x9, x10, [x29, #-32]
  41c2dc:	stp	x11, x12, [x29, #-16]
  41c2e0:	tbz	w8, #31, 41c304 <ferror@plt+0x182d4>
  41c2e4:	add	w21, w8, #0x8
  41c2e8:	cmn	w8, #0x8
  41c2ec:	stur	w21, [x29, #-8]
  41c2f0:	b.gt	41c304 <ferror@plt+0x182d4>
  41c2f4:	ldur	x8, [x29, #-24]
  41c2f8:	mov	x9, #0xffffffffffffffc8    	// #-56
  41c2fc:	add	x8, x8, x9
  41c300:	b	41c310 <ferror@plt+0x182e0>
  41c304:	ldur	x8, [x29, #-32]
  41c308:	add	x9, x8, #0x8
  41c30c:	stur	x9, [x29, #-32]
  41c310:	ldr	x0, [x8]
  41c314:	cbz	x0, 41c360 <ferror@plt+0x18330>
  41c318:	ldur	x22, [x29, #-24]
  41c31c:	bl	403550 <strlen@plt>
  41c320:	add	x20, x0, x20
  41c324:	tbnz	w21, #31, 41c330 <ferror@plt+0x18300>
  41c328:	mov	w8, w21
  41c32c:	b	41c348 <ferror@plt+0x18318>
  41c330:	add	w8, w21, #0x8
  41c334:	cmn	w21, #0x8
  41c338:	stur	w8, [x29, #-8]
  41c33c:	b.gt	41c348 <ferror@plt+0x18318>
  41c340:	add	x9, x22, w21, sxtw
  41c344:	b	41c354 <ferror@plt+0x18324>
  41c348:	ldur	x9, [x29, #-32]
  41c34c:	add	x10, x9, #0x8
  41c350:	stur	x10, [x29, #-32]
  41c354:	ldr	x0, [x9]
  41c358:	mov	w21, w8
  41c35c:	cbnz	x0, 41c31c <ferror@plt+0x182ec>
  41c360:	mov	x0, x20
  41c364:	bl	411be4 <ferror@plt+0xdbb4>
  41c368:	mov	x1, x19
  41c36c:	mov	x20, x0
  41c370:	bl	41c14c <ferror@plt+0x1811c>
  41c374:	sub	x10, x29, #0x58
  41c378:	mov	x11, sp
  41c37c:	mov	x12, #0xffffffffffffffc8    	// #-56
  41c380:	add	x9, x29, #0x40
  41c384:	movk	x12, #0xff80, lsl #32
  41c388:	mov	x8, #0xffffffffffffffc8    	// #-56
  41c38c:	add	x10, x10, #0x38
  41c390:	add	x11, x11, #0x80
  41c394:	stp	x9, x10, [x29, #-32]
  41c398:	stp	x11, x12, [x29, #-16]
  41c39c:	tbz	w8, #31, 41c3e0 <ferror@plt+0x183b0>
  41c3a0:	b	41c3c4 <ferror@plt+0x18394>
  41c3a4:	mov	x20, xzr
  41c3a8:	mov	x0, x20
  41c3ac:	ldp	x20, x19, [sp, #272]
  41c3b0:	ldp	x22, x21, [sp, #256]
  41c3b4:	ldr	x28, [sp, #240]
  41c3b8:	ldp	x29, x30, [sp, #224]
  41c3bc:	add	sp, sp, #0x120
  41c3c0:	ret
  41c3c4:	add	w9, w8, #0x8
  41c3c8:	cmn	w8, #0x8
  41c3cc:	stur	w9, [x29, #-8]
  41c3d0:	b.gt	41c3e0 <ferror@plt+0x183b0>
  41c3d4:	ldur	x9, [x29, #-24]
  41c3d8:	add	x8, x9, x8
  41c3dc:	b	41c3ec <ferror@plt+0x183bc>
  41c3e0:	ldur	x8, [x29, #-32]
  41c3e4:	add	x9, x8, #0x8
  41c3e8:	stur	x9, [x29, #-32]
  41c3ec:	ldr	x1, [x8]
  41c3f0:	cbz	x1, 41c3a8 <ferror@plt+0x18378>
  41c3f4:	bl	41c14c <ferror@plt+0x1811c>
  41c3f8:	ldursw	x8, [x29, #-8]
  41c3fc:	tbz	w8, #31, 41c3e0 <ferror@plt+0x183b0>
  41c400:	b	41c3c4 <ferror@plt+0x18394>
  41c404:	sub	sp, sp, #0x40
  41c408:	str	d8, [sp, #16]
  41c40c:	stp	x29, x30, [sp, #24]
  41c410:	str	x21, [sp, #40]
  41c414:	stp	x20, x19, [sp, #48]
  41c418:	add	x29, sp, #0x10
  41c41c:	cbz	x0, 41c49c <ferror@plt+0x1846c>
  41c420:	mov	x19, x1
  41c424:	add	x1, sp, #0x8
  41c428:	mov	x20, x0
  41c42c:	stp	xzr, xzr, [sp]
  41c430:	bl	4035c0 <strtod@plt>
  41c434:	ldr	x21, [sp, #8]
  41c438:	mov	v8.16b, v0.16b
  41c43c:	cbz	x21, 41c478 <ferror@plt+0x18448>
  41c440:	ldrb	w8, [x21]
  41c444:	cbz	w8, 41c478 <ferror@plt+0x18448>
  41c448:	mov	x1, sp
  41c44c:	mov	x0, x20
  41c450:	bl	41c4c0 <ferror@plt+0x18490>
  41c454:	ldrb	w8, [x21]
  41c458:	cbz	w8, 41c478 <ferror@plt+0x18448>
  41c45c:	ldr	x8, [sp]
  41c460:	cmp	x21, x8
  41c464:	b.cs	41c478 <ferror@plt+0x18448>  // b.hs, b.nlast
  41c468:	cbz	x19, 41c470 <ferror@plt+0x18440>
  41c46c:	str	x8, [x19]
  41c470:	mov	v8.16b, v0.16b
  41c474:	b	41c480 <ferror@plt+0x18450>
  41c478:	cbz	x19, 41c480 <ferror@plt+0x18450>
  41c47c:	str	x21, [x19]
  41c480:	mov	v0.16b, v8.16b
  41c484:	ldp	x20, x19, [sp, #48]
  41c488:	ldr	x21, [sp, #40]
  41c48c:	ldp	x29, x30, [sp, #24]
  41c490:	ldr	d8, [sp, #16]
  41c494:	add	sp, sp, #0x40
  41c498:	ret
  41c49c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41c4a0:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c4a4:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41c4a8:	add	x0, x0, #0xa7f
  41c4ac:	add	x1, x1, #0xb1d
  41c4b0:	add	x2, x2, #0xb47
  41c4b4:	bl	412a18 <ferror@plt+0xe9e8>
  41c4b8:	fmov	d8, xzr
  41c4bc:	b	41c480 <ferror@plt+0x18450>
  41c4c0:	stp	x29, x30, [sp, #-32]!
  41c4c4:	stp	x20, x19, [sp, #16]
  41c4c8:	mov	x29, sp
  41c4cc:	cbz	x0, 41c4fc <ferror@plt+0x184cc>
  41c4d0:	mov	x19, x1
  41c4d4:	mov	x20, x0
  41c4d8:	bl	403f30 <__errno_location@plt>
  41c4dc:	str	wzr, [x0]
  41c4e0:	bl	41c528 <ferror@plt+0x184f8>
  41c4e4:	mov	x2, x0
  41c4e8:	mov	x0, x20
  41c4ec:	mov	x1, x19
  41c4f0:	ldp	x20, x19, [sp, #16]
  41c4f4:	ldp	x29, x30, [sp], #32
  41c4f8:	b	4038d0 <strtod_l@plt>
  41c4fc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41c500:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c504:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41c508:	add	x0, x0, #0xa7f
  41c50c:	add	x1, x1, #0xb54
  41c510:	add	x2, x2, #0xb47
  41c514:	bl	412a18 <ferror@plt+0xe9e8>
  41c518:	ldp	x20, x19, [sp, #16]
  41c51c:	fmov	d0, xzr
  41c520:	ldp	x29, x30, [sp], #32
  41c524:	ret
  41c528:	stp	x29, x30, [sp, #-32]!
  41c52c:	str	x19, [sp, #16]
  41c530:	dmb	ish
  41c534:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41c538:	ldr	x8, [x8, #3568]
  41c53c:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  41c540:	mov	x29, sp
  41c544:	cbnz	x8, 41c580 <ferror@plt+0x18550>
  41c548:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41c54c:	add	x0, x0, #0xdf0
  41c550:	bl	423590 <ferror@plt+0x1f560>
  41c554:	cbz	w0, 41c580 <ferror@plt+0x18550>
  41c558:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  41c55c:	add	x1, x1, #0xc02
  41c560:	mov	w0, #0x1fbf                	// #8127
  41c564:	mov	x2, xzr
  41c568:	bl	403fe0 <newlocale@plt>
  41c56c:	str	x0, [x19, #3576]
  41c570:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  41c574:	add	x0, x0, #0xdf0
  41c578:	mov	w1, #0x1                   	// #1
  41c57c:	bl	423638 <ferror@plt+0x1f608>
  41c580:	ldr	x0, [x19, #3576]
  41c584:	ldr	x19, [sp, #16]
  41c588:	ldp	x29, x30, [sp], #32
  41c58c:	ret
  41c590:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41c594:	add	x2, x2, #0xb84
  41c598:	b	41c59c <ferror@plt+0x1856c>
  41c59c:	str	d8, [sp, #-64]!
  41c5a0:	stp	x29, x30, [sp, #16]
  41c5a4:	stp	x22, x21, [sp, #32]
  41c5a8:	stp	x20, x19, [sp, #48]
  41c5ac:	mov	x29, sp
  41c5b0:	mov	v8.16b, v0.16b
  41c5b4:	mov	x19, x2
  41c5b8:	mov	w20, w1
  41c5bc:	mov	x21, x0
  41c5c0:	bl	41c528 <ferror@plt+0x184f8>
  41c5c4:	bl	403bb0 <uselocale@plt>
  41c5c8:	mov	x22, x0
  41c5cc:	sxtw	x1, w20
  41c5d0:	mov	x0, x21
  41c5d4:	mov	x2, x19
  41c5d8:	mov	v0.16b, v8.16b
  41c5dc:	bl	403790 <snprintf@plt>
  41c5e0:	mov	x0, x22
  41c5e4:	bl	403bb0 <uselocale@plt>
  41c5e8:	mov	x0, x21
  41c5ec:	ldp	x20, x19, [sp, #48]
  41c5f0:	ldp	x22, x21, [sp, #32]
  41c5f4:	ldp	x29, x30, [sp, #16]
  41c5f8:	ldr	d8, [sp], #64
  41c5fc:	ret
  41c600:	stp	x29, x30, [sp, #-48]!
  41c604:	str	x21, [sp, #16]
  41c608:	stp	x20, x19, [sp, #32]
  41c60c:	mov	x29, sp
  41c610:	mov	w19, w2
  41c614:	mov	x20, x1
  41c618:	mov	x21, x0
  41c61c:	bl	41c528 <ferror@plt+0x184f8>
  41c620:	mov	x3, x0
  41c624:	mov	x0, x21
  41c628:	mov	x1, x20
  41c62c:	mov	w2, w19
  41c630:	ldp	x20, x19, [sp, #32]
  41c634:	ldr	x21, [sp, #16]
  41c638:	ldp	x29, x30, [sp], #48
  41c63c:	b	403770 <strtoull_l@plt>
  41c640:	stp	x29, x30, [sp, #-48]!
  41c644:	str	x21, [sp, #16]
  41c648:	stp	x20, x19, [sp, #32]
  41c64c:	mov	x29, sp
  41c650:	mov	w19, w2
  41c654:	mov	x20, x1
  41c658:	mov	x21, x0
  41c65c:	bl	41c528 <ferror@plt+0x184f8>
  41c660:	mov	x3, x0
  41c664:	mov	x0, x21
  41c668:	mov	x1, x20
  41c66c:	mov	w2, w19
  41c670:	ldp	x20, x19, [sp, #32]
  41c674:	ldr	x21, [sp, #16]
  41c678:	ldp	x29, x30, [sp], #48
  41c67c:	b	4035a0 <strtoll_l@plt>
  41c680:	sub	sp, sp, #0x80
  41c684:	stp	x29, x30, [sp, #64]
  41c688:	str	x23, [sp, #80]
  41c68c:	stp	x22, x21, [sp, #96]
  41c690:	stp	x20, x19, [sp, #112]
  41c694:	add	x29, sp, #0x40
  41c698:	mov	w20, w0
  41c69c:	bl	403f30 <__errno_location@plt>
  41c6a0:	ldr	w23, [x0]
  41c6a4:	mov	x19, x0
  41c6a8:	mov	w0, w20
  41c6ac:	bl	403a40 <strerror@plt>
  41c6b0:	mov	x21, x0
  41c6b4:	mov	x0, xzr
  41c6b8:	bl	42f5a0 <ferror@plt+0x2b570>
  41c6bc:	cbz	w0, 41c714 <ferror@plt+0x186e4>
  41c6c0:	mov	x22, xzr
  41c6c4:	cbnz	x21, 41c6e0 <ferror@plt+0x186b0>
  41c6c8:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c6cc:	add	x1, x1, #0xb8a
  41c6d0:	mov	x0, sp
  41c6d4:	mov	w2, w20
  41c6d8:	mov	x21, sp
  41c6dc:	bl	403670 <sprintf@plt>
  41c6e0:	mov	x0, x21
  41c6e4:	bl	41760c <ferror@plt+0x135dc>
  41c6e8:	mov	x20, x0
  41c6ec:	mov	x0, x22
  41c6f0:	bl	411d58 <ferror@plt+0xdd28>
  41c6f4:	str	w23, [x19]
  41c6f8:	mov	x0, x20
  41c6fc:	ldp	x20, x19, [sp, #112]
  41c700:	ldp	x22, x21, [sp, #96]
  41c704:	ldr	x23, [sp, #80]
  41c708:	ldp	x29, x30, [sp, #64]
  41c70c:	add	sp, sp, #0x80
  41c710:	ret
  41c714:	mov	x1, #0xffffffffffffffff    	// #-1
  41c718:	mov	x0, x21
  41c71c:	mov	x2, xzr
  41c720:	mov	x3, xzr
  41c724:	mov	x4, xzr
  41c728:	bl	43077c <ferror@plt+0x2c74c>
  41c72c:	mov	x22, x0
  41c730:	mov	x21, x0
  41c734:	cbnz	x21, 41c6e0 <ferror@plt+0x186b0>
  41c738:	b	41c6c8 <ferror@plt+0x18698>
  41c73c:	stp	x29, x30, [sp, #-48]!
  41c740:	str	x21, [sp, #16]
  41c744:	stp	x20, x19, [sp, #32]
  41c748:	mov	x29, sp
  41c74c:	mov	w19, w0
  41c750:	bl	403ed0 <strsignal@plt>
  41c754:	mov	x20, x0
  41c758:	mov	x0, xzr
  41c75c:	bl	42f5a0 <ferror@plt+0x2b570>
  41c760:	cbz	w0, 41c7ac <ferror@plt+0x1877c>
  41c764:	mov	x21, xzr
  41c768:	cbnz	x20, 41c784 <ferror@plt+0x18754>
  41c76c:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  41c770:	add	x0, x0, #0xb9d
  41c774:	mov	w1, w19
  41c778:	bl	41c1e4 <ferror@plt+0x181b4>
  41c77c:	mov	x21, x0
  41c780:	mov	x20, x0
  41c784:	mov	x0, x20
  41c788:	bl	41760c <ferror@plt+0x135dc>
  41c78c:	mov	x19, x0
  41c790:	mov	x0, x21
  41c794:	bl	411d58 <ferror@plt+0xdd28>
  41c798:	mov	x0, x19
  41c79c:	ldp	x20, x19, [sp, #32]
  41c7a0:	ldr	x21, [sp, #16]
  41c7a4:	ldp	x29, x30, [sp], #48
  41c7a8:	ret
  41c7ac:	mov	x1, #0xffffffffffffffff    	// #-1
  41c7b0:	mov	x0, x20
  41c7b4:	mov	x2, xzr
  41c7b8:	mov	x3, xzr
  41c7bc:	mov	x4, xzr
  41c7c0:	bl	43077c <ferror@plt+0x2c74c>
  41c7c4:	mov	x21, x0
  41c7c8:	mov	x20, x0
  41c7cc:	cbnz	x20, 41c784 <ferror@plt+0x18754>
  41c7d0:	b	41c76c <ferror@plt+0x1873c>
  41c7d4:	stp	x29, x30, [sp, #-16]!
  41c7d8:	mov	x29, sp
  41c7dc:	cbz	x0, 41c840 <ferror@plt+0x18810>
  41c7e0:	cbz	x1, 41c85c <ferror@plt+0x1882c>
  41c7e4:	mov	x8, x1
  41c7e8:	cbz	x2, 41c820 <ferror@plt+0x187f0>
  41c7ec:	subs	x9, x2, #0x1
  41c7f0:	b.eq	41c818 <ferror@plt+0x187e8>  // b.none
  41c7f4:	mov	x10, x1
  41c7f8:	mov	x8, x1
  41c7fc:	ldrb	w11, [x8], #1
  41c800:	strb	w11, [x0], #1
  41c804:	cbz	w11, 41c838 <ferror@plt+0x18808>
  41c808:	subs	x9, x9, #0x1
  41c80c:	mov	x10, x8
  41c810:	b.ne	41c7fc <ferror@plt+0x187cc>  // b.any
  41c814:	b	41c81c <ferror@plt+0x187ec>
  41c818:	mov	x8, x1
  41c81c:	strb	wzr, [x0]
  41c820:	ldrb	w9, [x8], #1
  41c824:	cbnz	w9, 41c820 <ferror@plt+0x187f0>
  41c828:	mvn	x9, x1
  41c82c:	add	x0, x8, x9
  41c830:	ldp	x29, x30, [sp], #16
  41c834:	ret
  41c838:	add	x8, x10, #0x1
  41c83c:	b	41c828 <ferror@plt+0x187f8>
  41c840:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41c844:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c848:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41c84c:	add	x0, x0, #0xa7f
  41c850:	add	x1, x1, #0xbb1
  41c854:	add	x2, x2, #0xb10
  41c858:	b	41c874 <ferror@plt+0x18844>
  41c85c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41c860:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c864:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  41c868:	add	x0, x0, #0xa7f
  41c86c:	add	x1, x1, #0xbb1
  41c870:	add	x2, x2, #0x2ba
  41c874:	bl	412a18 <ferror@plt+0xe9e8>
  41c878:	mov	x0, xzr
  41c87c:	b	41c830 <ferror@plt+0x18800>
  41c880:	stp	x29, x30, [sp, #-32]!
  41c884:	str	x19, [sp, #16]
  41c888:	mov	x29, sp
  41c88c:	cbz	x0, 41c93c <ferror@plt+0x1890c>
  41c890:	cbz	x1, 41c958 <ferror@plt+0x18928>
  41c894:	ldrb	w10, [x0]
  41c898:	mov	x8, x0
  41c89c:	cmp	w10, #0x0
  41c8a0:	cset	w9, eq  // eq = none
  41c8a4:	cbz	x2, 41c8d8 <ferror@plt+0x188a8>
  41c8a8:	mov	x8, x0
  41c8ac:	cbz	w10, 41c8d8 <ferror@plt+0x188a8>
  41c8b0:	mov	x8, x0
  41c8b4:	mov	x10, x2
  41c8b8:	ldrb	w11, [x8, #1]!
  41c8bc:	mvn	w9, w9
  41c8c0:	and	x9, x9, #0x1
  41c8c4:	sub	x10, x10, x9
  41c8c8:	cmp	w11, #0x0
  41c8cc:	cset	w9, eq  // eq = none
  41c8d0:	cbz	x10, 41c8d8 <ferror@plt+0x188a8>
  41c8d4:	cbnz	w11, 41c8b8 <ferror@plt+0x18888>
  41c8d8:	sub	x19, x8, x0
  41c8dc:	subs	x9, x2, x19
  41c8e0:	b.eq	41c910 <ferror@plt+0x188e0>  // b.none
  41c8e4:	ldrb	w11, [x1]
  41c8e8:	cbz	w11, 41c920 <ferror@plt+0x188f0>
  41c8ec:	mov	x10, x1
  41c8f0:	subs	x9, x9, #0x1
  41c8f4:	b.ne	41c900 <ferror@plt+0x188d0>  // b.any
  41c8f8:	mov	w9, #0x1                   	// #1
  41c8fc:	b	41c904 <ferror@plt+0x188d4>
  41c900:	strb	w11, [x8], #1
  41c904:	ldrb	w11, [x10, #1]!
  41c908:	cbnz	w11, 41c8f0 <ferror@plt+0x188c0>
  41c90c:	b	41c924 <ferror@plt+0x188f4>
  41c910:	mov	x0, x1
  41c914:	bl	403550 <strlen@plt>
  41c918:	add	x0, x0, x19
  41c91c:	b	41c930 <ferror@plt+0x18900>
  41c920:	mov	x10, x1
  41c924:	strb	wzr, [x8]
  41c928:	sub	x8, x19, x1
  41c92c:	add	x0, x8, x10
  41c930:	ldr	x19, [sp, #16]
  41c934:	ldp	x29, x30, [sp], #32
  41c938:	ret
  41c93c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41c940:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c944:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41c948:	add	x0, x0, #0xa7f
  41c94c:	add	x1, x1, #0xbe0
  41c950:	add	x2, x2, #0xb10
  41c954:	b	41c970 <ferror@plt+0x18940>
  41c958:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41c95c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c960:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  41c964:	add	x0, x0, #0xa7f
  41c968:	add	x1, x1, #0xbe0
  41c96c:	add	x2, x2, #0x2ba
  41c970:	bl	412a18 <ferror@plt+0xe9e8>
  41c974:	mov	x0, xzr
  41c978:	b	41c930 <ferror@plt+0x18900>
  41c97c:	stp	x29, x30, [sp, #-32]!
  41c980:	str	x19, [sp, #16]
  41c984:	mov	x29, sp
  41c988:	cbz	x0, 41c9ec <ferror@plt+0x189bc>
  41c98c:	mov	x19, x0
  41c990:	tbz	x1, #63, 41c9a0 <ferror@plt+0x18970>
  41c994:	mov	x0, x19
  41c998:	bl	403550 <strlen@plt>
  41c99c:	mov	x1, x0
  41c9a0:	mov	x0, x19
  41c9a4:	bl	41c0c8 <ferror@plt+0x18098>
  41c9a8:	ldrb	w8, [x0]
  41c9ac:	cbz	w8, 41c9e0 <ferror@plt+0x189b0>
  41c9b0:	adrp	x10, 43c000 <ferror@plt+0x37fd0>
  41c9b4:	add	x9, x0, #0x1
  41c9b8:	add	x10, x10, #0x8e8
  41c9bc:	and	x11, x8, #0xff
  41c9c0:	ldrh	w11, [x10, x11, lsl #1]
  41c9c4:	add	w12, w8, #0x20
  41c9c8:	tst	w11, #0x200
  41c9cc:	csel	w11, w8, w12, eq  // eq = none
  41c9d0:	ldrb	w8, [x9]
  41c9d4:	sturb	w11, [x9, #-1]
  41c9d8:	add	x9, x9, #0x1
  41c9dc:	cbnz	w8, 41c9bc <ferror@plt+0x1898c>
  41c9e0:	ldr	x19, [sp, #16]
  41c9e4:	ldp	x29, x30, [sp], #32
  41c9e8:	ret
  41c9ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41c9f0:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41c9f4:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  41c9f8:	add	x0, x0, #0xa7f
  41c9fc:	add	x1, x1, #0xc0f
  41ca00:	add	x2, x2, #0x996
  41ca04:	bl	412a18 <ferror@plt+0xe9e8>
  41ca08:	mov	x0, xzr
  41ca0c:	b	41c9e0 <ferror@plt+0x189b0>
  41ca10:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  41ca14:	and	x8, x0, #0xff
  41ca18:	add	x9, x9, #0x8e8
  41ca1c:	ldrh	w8, [x9, x8, lsl #1]
  41ca20:	add	w9, w0, #0x20
  41ca24:	tst	w8, #0x200
  41ca28:	csel	w0, w0, w9, eq  // eq = none
  41ca2c:	ret
  41ca30:	stp	x29, x30, [sp, #-32]!
  41ca34:	str	x19, [sp, #16]
  41ca38:	mov	x29, sp
  41ca3c:	cbz	x0, 41caa0 <ferror@plt+0x18a70>
  41ca40:	mov	x19, x0
  41ca44:	tbz	x1, #63, 41ca54 <ferror@plt+0x18a24>
  41ca48:	mov	x0, x19
  41ca4c:	bl	403550 <strlen@plt>
  41ca50:	mov	x1, x0
  41ca54:	mov	x0, x19
  41ca58:	bl	41c0c8 <ferror@plt+0x18098>
  41ca5c:	ldrb	w8, [x0]
  41ca60:	cbz	w8, 41ca94 <ferror@plt+0x18a64>
  41ca64:	adrp	x10, 43c000 <ferror@plt+0x37fd0>
  41ca68:	add	x9, x0, #0x1
  41ca6c:	add	x10, x10, #0x8e8
  41ca70:	and	x11, x8, #0xff
  41ca74:	ldrh	w11, [x10, x11, lsl #1]
  41ca78:	sub	w12, w8, #0x20
  41ca7c:	tst	w11, #0x20
  41ca80:	csel	w11, w8, w12, eq  // eq = none
  41ca84:	ldrb	w8, [x9]
  41ca88:	sturb	w11, [x9, #-1]
  41ca8c:	add	x9, x9, #0x1
  41ca90:	cbnz	w8, 41ca70 <ferror@plt+0x18a40>
  41ca94:	ldr	x19, [sp, #16]
  41ca98:	ldp	x29, x30, [sp], #32
  41ca9c:	ret
  41caa0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41caa4:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41caa8:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  41caac:	add	x0, x0, #0xa7f
  41cab0:	add	x1, x1, #0xc3d
  41cab4:	add	x2, x2, #0x996
  41cab8:	bl	412a18 <ferror@plt+0xe9e8>
  41cabc:	mov	x0, xzr
  41cac0:	b	41ca94 <ferror@plt+0x18a64>
  41cac4:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  41cac8:	and	x8, x0, #0xff
  41cacc:	add	x9, x9, #0x8e8
  41cad0:	ldrh	w8, [x9, x8, lsl #1]
  41cad4:	sub	w9, w0, #0x20
  41cad8:	tst	w8, #0x20
  41cadc:	csel	w0, w0, w9, eq  // eq = none
  41cae0:	ret
  41cae4:	stp	x29, x30, [sp, #-48]!
  41cae8:	stp	x20, x19, [sp, #32]
  41caec:	mov	x19, x0
  41caf0:	stp	x22, x21, [sp, #16]
  41caf4:	mov	x29, sp
  41caf8:	cbz	x0, 41cb4c <ferror@plt+0x18b1c>
  41cafc:	ldrb	w22, [x19]
  41cb00:	cbz	w22, 41cb38 <ferror@plt+0x18b08>
  41cb04:	bl	403ba0 <__ctype_b_loc@plt>
  41cb08:	mov	x20, x0
  41cb0c:	add	x21, x19, #0x1
  41cb10:	ldr	x8, [x20]
  41cb14:	and	x22, x22, #0xff
  41cb18:	ldrh	w8, [x8, x22, lsl #1]
  41cb1c:	tbz	w8, #8, 41cb30 <ferror@plt+0x18b00>
  41cb20:	bl	403780 <__ctype_tolower_loc@plt>
  41cb24:	ldr	x8, [x0]
  41cb28:	ldr	w8, [x8, x22, lsl #2]
  41cb2c:	sturb	w8, [x21, #-1]
  41cb30:	ldrb	w22, [x21], #1
  41cb34:	cbnz	w22, 41cb10 <ferror@plt+0x18ae0>
  41cb38:	mov	x0, x19
  41cb3c:	ldp	x20, x19, [sp, #32]
  41cb40:	ldp	x22, x21, [sp, #16]
  41cb44:	ldp	x29, x30, [sp], #48
  41cb48:	ret
  41cb4c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41cb50:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41cb54:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41cb58:	add	x0, x0, #0xa7f
  41cb5c:	add	x1, x1, #0xc69
  41cb60:	add	x2, x2, #0xf20
  41cb64:	bl	412a18 <ferror@plt+0xe9e8>
  41cb68:	b	41cb38 <ferror@plt+0x18b08>
  41cb6c:	stp	x29, x30, [sp, #-48]!
  41cb70:	stp	x20, x19, [sp, #32]
  41cb74:	mov	x19, x0
  41cb78:	stp	x22, x21, [sp, #16]
  41cb7c:	mov	x29, sp
  41cb80:	cbz	x0, 41cbd4 <ferror@plt+0x18ba4>
  41cb84:	ldrb	w22, [x19]
  41cb88:	cbz	w22, 41cbc0 <ferror@plt+0x18b90>
  41cb8c:	bl	403ba0 <__ctype_b_loc@plt>
  41cb90:	mov	x20, x0
  41cb94:	add	x21, x19, #0x1
  41cb98:	ldr	x8, [x20]
  41cb9c:	and	x22, x22, #0xff
  41cba0:	ldrh	w8, [x8, x22, lsl #1]
  41cba4:	tbz	w8, #9, 41cbb8 <ferror@plt+0x18b88>
  41cba8:	bl	403a10 <__ctype_toupper_loc@plt>
  41cbac:	ldr	x8, [x0]
  41cbb0:	ldr	w8, [x8, x22, lsl #2]
  41cbb4:	sturb	w8, [x21, #-1]
  41cbb8:	ldrb	w22, [x21], #1
  41cbbc:	cbnz	w22, 41cb98 <ferror@plt+0x18b68>
  41cbc0:	mov	x0, x19
  41cbc4:	ldp	x20, x19, [sp, #32]
  41cbc8:	ldp	x22, x21, [sp, #16]
  41cbcc:	ldp	x29, x30, [sp], #48
  41cbd0:	ret
  41cbd4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41cbd8:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41cbdc:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41cbe0:	add	x0, x0, #0xa7f
  41cbe4:	add	x1, x1, #0xc83
  41cbe8:	add	x2, x2, #0xf20
  41cbec:	bl	412a18 <ferror@plt+0xe9e8>
  41cbf0:	b	41cbc0 <ferror@plt+0x18b90>
  41cbf4:	stp	x29, x30, [sp, #-32]!
  41cbf8:	stp	x20, x19, [sp, #16]
  41cbfc:	mov	x19, x0
  41cc00:	mov	x29, sp
  41cc04:	cbz	x0, 41cc70 <ferror@plt+0x18c40>
  41cc08:	ldrb	w20, [x19]
  41cc0c:	cbz	w20, 41cc60 <ferror@plt+0x18c30>
  41cc10:	mov	x0, x19
  41cc14:	bl	403550 <strlen@plt>
  41cc18:	cmp	x0, #0x2
  41cc1c:	b.lt	41cc60 <ferror@plt+0x18c30>  // b.tstop
  41cc20:	sub	x8, x0, #0x1
  41cc24:	ldrb	w9, [x19, x8]
  41cc28:	cmp	x0, #0x4
  41cc2c:	strb	w9, [x19]
  41cc30:	strb	w20, [x19, x8]
  41cc34:	b.lt	41cc60 <ferror@plt+0x18c30>  // b.tstop
  41cc38:	add	x8, x0, x19
  41cc3c:	sub	x8, x8, #0x2
  41cc40:	add	x9, x19, #0x2
  41cc44:	ldrb	w10, [x8]
  41cc48:	ldurb	w11, [x9, #-1]
  41cc4c:	sturb	w10, [x9, #-1]
  41cc50:	strb	w11, [x8], #-1
  41cc54:	cmp	x9, x8
  41cc58:	add	x9, x9, #0x1
  41cc5c:	b.cc	41cc44 <ferror@plt+0x18c14>  // b.lo, b.ul, b.last
  41cc60:	mov	x0, x19
  41cc64:	ldp	x20, x19, [sp, #16]
  41cc68:	ldp	x29, x30, [sp], #32
  41cc6c:	ret
  41cc70:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41cc74:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41cc78:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41cc7c:	add	x0, x0, #0xa7f
  41cc80:	add	x1, x1, #0xc9b
  41cc84:	add	x2, x2, #0xf20
  41cc88:	bl	412a18 <ferror@plt+0xe9e8>
  41cc8c:	b	41cc60 <ferror@plt+0x18c30>
  41cc90:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  41cc94:	and	x8, x0, #0xff
  41cc98:	add	x9, x9, #0x8e8
  41cc9c:	ldrh	w8, [x9, x8, lsl #1]
  41cca0:	and	w9, w0, #0xff
  41cca4:	sub	w9, w9, #0x30
  41cca8:	tst	w8, #0x8
  41ccac:	csinv	w0, w9, wzr, ne  // ne = any
  41ccb0:	ret
  41ccb4:	sub	w8, w0, #0x41
  41ccb8:	and	w8, w8, #0xff
  41ccbc:	cmp	w8, #0x5
  41ccc0:	and	w8, w0, #0xff
  41ccc4:	b.hi	41ccd0 <ferror@plt+0x18ca0>  // b.pmore
  41ccc8:	sub	w0, w8, #0x37
  41cccc:	ret
  41ccd0:	sub	w9, w0, #0x61
  41ccd4:	and	w9, w9, #0xff
  41ccd8:	cmp	w9, #0x5
  41ccdc:	b.hi	41cce8 <ferror@plt+0x18cb8>  // b.pmore
  41cce0:	sub	w0, w8, #0x57
  41cce4:	ret
  41cce8:	adrp	x10, 43c000 <ferror@plt+0x37fd0>
  41ccec:	and	x9, x0, #0xff
  41ccf0:	add	x10, x10, #0x8e8
  41ccf4:	ldrh	w9, [x10, x9, lsl #1]
  41ccf8:	sub	w8, w8, #0x30
  41ccfc:	tst	w9, #0x8
  41cd00:	csinv	w0, w8, wzr, ne  // ne = any
  41cd04:	ret
  41cd08:	stp	x29, x30, [sp, #-16]!
  41cd0c:	mov	x29, sp
  41cd10:	cbz	x0, 41cd7c <ferror@plt+0x18d4c>
  41cd14:	cbz	x1, 41cd98 <ferror@plt+0x18d68>
  41cd18:	ldrb	w8, [x0]
  41cd1c:	cbz	w8, 41cd68 <ferror@plt+0x18d38>
  41cd20:	add	x9, x0, #0x1
  41cd24:	ldrb	w10, [x1]
  41cd28:	cbz	w10, 41cd68 <ferror@plt+0x18d38>
  41cd2c:	sub	w11, w8, #0x41
  41cd30:	and	w11, w11, #0xff
  41cd34:	add	w12, w8, #0x20
  41cd38:	sub	w13, w10, #0x41
  41cd3c:	cmp	w11, #0x1a
  41cd40:	add	w14, w10, #0x20
  41cd44:	csel	w8, w12, w8, cc  // cc = lo, ul, last
  41cd48:	cmp	w13, #0x1a
  41cd4c:	and	w8, w8, #0xff
  41cd50:	csel	w10, w14, w10, cc  // cc = lo, ul, last
  41cd54:	subs	w0, w8, w10, uxtb
  41cd58:	b.ne	41cd74 <ferror@plt+0x18d44>  // b.any
  41cd5c:	ldrb	w8, [x9], #1
  41cd60:	add	x1, x1, #0x1
  41cd64:	cbnz	w8, 41cd24 <ferror@plt+0x18cf4>
  41cd68:	ldrb	w9, [x1]
  41cd6c:	and	w8, w8, #0xff
  41cd70:	sub	w0, w8, w9
  41cd74:	ldp	x29, x30, [sp], #16
  41cd78:	ret
  41cd7c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41cd80:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41cd84:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  41cd88:	add	x0, x0, #0xa7f
  41cd8c:	add	x1, x1, #0xcb8
  41cd90:	add	x2, x2, #0x479
  41cd94:	b	41cdb0 <ferror@plt+0x18d80>
  41cd98:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41cd9c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41cda0:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  41cda4:	add	x0, x0, #0xa7f
  41cda8:	add	x1, x1, #0xcb8
  41cdac:	add	x2, x2, #0x488
  41cdb0:	bl	412a18 <ferror@plt+0xe9e8>
  41cdb4:	mov	w0, wzr
  41cdb8:	b	41cd74 <ferror@plt+0x18d44>
  41cdbc:	stp	x29, x30, [sp, #-16]!
  41cdc0:	mov	x29, sp
  41cdc4:	cbz	x0, 41ce34 <ferror@plt+0x18e04>
  41cdc8:	cbz	x1, 41ce50 <ferror@plt+0x18e20>
  41cdcc:	cbz	x2, 41ce1c <ferror@plt+0x18dec>
  41cdd0:	ldrb	w9, [x0]
  41cdd4:	ldrb	w8, [x1]
  41cdd8:	cbz	w9, 41ce24 <ferror@plt+0x18df4>
  41cddc:	cbz	w8, 41ce24 <ferror@plt+0x18df4>
  41cde0:	sub	w10, w9, #0x41
  41cde4:	add	w11, w9, #0x20
  41cde8:	sub	w12, w8, #0x41
  41cdec:	cmp	w10, #0x1a
  41cdf0:	add	w13, w8, #0x20
  41cdf4:	csel	w9, w11, w9, cc  // cc = lo, ul, last
  41cdf8:	cmp	w12, #0x1a
  41cdfc:	and	w9, w9, #0xff
  41ce00:	csel	w8, w13, w8, cc  // cc = lo, ul, last
  41ce04:	subs	w8, w9, w8, uxtb
  41ce08:	b.ne	41ce28 <ferror@plt+0x18df8>  // b.any
  41ce0c:	subs	x2, x2, #0x1
  41ce10:	add	x0, x0, #0x1
  41ce14:	add	x1, x1, #0x1
  41ce18:	b.ne	41cdd0 <ferror@plt+0x18da0>  // b.any
  41ce1c:	mov	w8, wzr
  41ce20:	b	41ce28 <ferror@plt+0x18df8>
  41ce24:	sub	w8, w9, w8
  41ce28:	mov	w0, w8
  41ce2c:	ldp	x29, x30, [sp], #16
  41ce30:	ret
  41ce34:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ce38:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41ce3c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  41ce40:	add	x0, x0, #0xa7f
  41ce44:	add	x1, x1, #0xcee
  41ce48:	add	x2, x2, #0x479
  41ce4c:	b	41ce68 <ferror@plt+0x18e38>
  41ce50:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ce54:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41ce58:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  41ce5c:	add	x0, x0, #0xa7f
  41ce60:	add	x1, x1, #0xcee
  41ce64:	add	x2, x2, #0x488
  41ce68:	bl	412a18 <ferror@plt+0xe9e8>
  41ce6c:	b	41ce1c <ferror@plt+0x18dec>
  41ce70:	stp	x29, x30, [sp, #-16]!
  41ce74:	mov	x29, sp
  41ce78:	cbz	x0, 41ce88 <ferror@plt+0x18e58>
  41ce7c:	cbz	x1, 41cea4 <ferror@plt+0x18e74>
  41ce80:	ldp	x29, x30, [sp], #16
  41ce84:	b	4039d0 <strcasecmp@plt>
  41ce88:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ce8c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41ce90:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  41ce94:	add	x0, x0, #0xa7f
  41ce98:	add	x1, x1, #0xd2c
  41ce9c:	add	x2, x2, #0x479
  41cea0:	b	41cebc <ferror@plt+0x18e8c>
  41cea4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41cea8:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41ceac:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  41ceb0:	add	x0, x0, #0xa7f
  41ceb4:	add	x1, x1, #0xd2c
  41ceb8:	add	x2, x2, #0x488
  41cebc:	bl	412a18 <ferror@plt+0xe9e8>
  41cec0:	mov	w0, wzr
  41cec4:	ldp	x29, x30, [sp], #16
  41cec8:	ret
  41cecc:	mov	w2, w2
  41ced0:	b	403c90 <strncasecmp@plt>
  41ced4:	stp	x29, x30, [sp, #-48]!
  41ced8:	stp	x20, x19, [sp, #32]
  41cedc:	mov	x19, x0
  41cee0:	stp	x22, x21, [sp, #16]
  41cee4:	mov	x29, sp
  41cee8:	cbz	x0, 41cf3c <ferror@plt+0x18f0c>
  41ceec:	ldrb	w8, [x19]
  41cef0:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  41cef4:	add	x9, x9, #0xd8f
  41cef8:	cmp	x1, #0x0
  41cefc:	csel	x21, x9, x1, eq  // eq = none
  41cf00:	cbz	w8, 41cf28 <ferror@plt+0x18ef8>
  41cf04:	mov	w20, w2
  41cf08:	add	x22, x19, #0x1
  41cf0c:	and	w1, w8, #0xff
  41cf10:	mov	x0, x21
  41cf14:	bl	403ce0 <strchr@plt>
  41cf18:	cbz	x0, 41cf20 <ferror@plt+0x18ef0>
  41cf1c:	sturb	w20, [x22, #-1]
  41cf20:	ldrb	w8, [x22], #1
  41cf24:	cbnz	w8, 41cf0c <ferror@plt+0x18edc>
  41cf28:	mov	x0, x19
  41cf2c:	ldp	x20, x19, [sp, #32]
  41cf30:	ldp	x22, x21, [sp, #16]
  41cf34:	ldp	x29, x30, [sp], #48
  41cf38:	ret
  41cf3c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41cf40:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41cf44:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41cf48:	add	x0, x0, #0xa7f
  41cf4c:	add	x1, x1, #0xd5c
  41cf50:	add	x2, x2, #0xf20
  41cf54:	bl	412a18 <ferror@plt+0xe9e8>
  41cf58:	b	41cf28 <ferror@plt+0x18ef8>
  41cf5c:	stp	x29, x30, [sp, #-48]!
  41cf60:	stp	x20, x19, [sp, #32]
  41cf64:	mov	x19, x0
  41cf68:	stp	x22, x21, [sp, #16]
  41cf6c:	mov	x29, sp
  41cf70:	cbz	x0, 41cfbc <ferror@plt+0x18f8c>
  41cf74:	mov	x21, x1
  41cf78:	cbz	x1, 41cfdc <ferror@plt+0x18fac>
  41cf7c:	ldrb	w8, [x19]
  41cf80:	cbz	w8, 41cfa8 <ferror@plt+0x18f78>
  41cf84:	mov	w20, w2
  41cf88:	add	x22, x19, #0x1
  41cf8c:	and	w1, w8, #0xff
  41cf90:	mov	x0, x21
  41cf94:	bl	403ce0 <strchr@plt>
  41cf98:	cbnz	x0, 41cfa0 <ferror@plt+0x18f70>
  41cf9c:	sturb	w20, [x22, #-1]
  41cfa0:	ldrb	w8, [x22], #1
  41cfa4:	cbnz	w8, 41cf8c <ferror@plt+0x18f5c>
  41cfa8:	mov	x0, x19
  41cfac:	ldp	x20, x19, [sp, #32]
  41cfb0:	ldp	x22, x21, [sp, #16]
  41cfb4:	ldp	x29, x30, [sp], #48
  41cfb8:	ret
  41cfbc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41cfc0:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41cfc4:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41cfc8:	add	x0, x0, #0xa7f
  41cfcc:	add	x1, x1, #0xd97
  41cfd0:	add	x2, x2, #0xf20
  41cfd4:	bl	412a18 <ferror@plt+0xe9e8>
  41cfd8:	b	41cfa8 <ferror@plt+0x18f78>
  41cfdc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41cfe0:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41cfe4:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41cfe8:	add	x0, x0, #0xa7f
  41cfec:	add	x1, x1, #0xd97
  41cff0:	add	x2, x2, #0xdc8
  41cff4:	bl	412a18 <ferror@plt+0xe9e8>
  41cff8:	mov	x19, xzr
  41cffc:	b	41cfa8 <ferror@plt+0x18f78>
  41d000:	stp	x29, x30, [sp, #-48]!
  41d004:	str	x21, [sp, #16]
  41d008:	stp	x20, x19, [sp, #32]
  41d00c:	mov	x29, sp
  41d010:	cbz	x0, 41d150 <ferror@plt+0x19120>
  41d014:	mov	x20, x0
  41d018:	bl	403550 <strlen@plt>
  41d01c:	add	x0, x0, #0x1
  41d020:	bl	411be4 <ferror@plt+0xdbb4>
  41d024:	adrp	x10, 43c000 <ferror@plt+0x37fd0>
  41d028:	mov	x19, x0
  41d02c:	mov	w8, #0x8                   	// #8
  41d030:	mov	w9, #0xc                   	// #12
  41d034:	add	x10, x10, #0x8d0
  41d038:	mov	w11, #0xa                   	// #10
  41d03c:	mov	w12, #0xd                   	// #13
  41d040:	mov	w13, #0x9                   	// #9
  41d044:	mov	w14, #0xb                   	// #11
  41d048:	mov	x21, x0
  41d04c:	ldrb	w15, [x20]
  41d050:	cmp	w15, #0x5c
  41d054:	b.eq	41d068 <ferror@plt+0x19038>  // b.none
  41d058:	cbz	w15, 41d138 <ferror@plt+0x19108>
  41d05c:	strb	w15, [x21]
  41d060:	mov	x15, x20
  41d064:	b	41d0c0 <ferror@plt+0x19090>
  41d068:	mov	x15, x20
  41d06c:	ldrb	w16, [x15, #1]!
  41d070:	cmp	w16, #0x61
  41d074:	b.gt	41d0cc <ferror@plt+0x1909c>
  41d078:	sub	w17, w16, #0x30
  41d07c:	cmp	w17, #0x8
  41d080:	b.cs	41d120 <ferror@plt+0x190f0>  // b.hs, b.nlast
  41d084:	mov	w16, wzr
  41d088:	mov	w15, #0x1                   	// #1
  41d08c:	strb	wzr, [x21]
  41d090:	ldrb	w17, [x20, x15]
  41d094:	and	w18, w17, #0xf8
  41d098:	cmp	w18, #0x30
  41d09c:	b.ne	41d0b8 <ferror@plt+0x19088>  // b.any
  41d0a0:	add	w16, w17, w16, lsl #3
  41d0a4:	add	x15, x15, #0x1
  41d0a8:	sub	w16, w16, #0x30
  41d0ac:	cmp	x15, #0x4
  41d0b0:	strb	w16, [x21]
  41d0b4:	b.ne	41d090 <ferror@plt+0x19060>  // b.any
  41d0b8:	add	x15, x20, x15
  41d0bc:	sub	x15, x15, #0x1
  41d0c0:	add	x21, x21, #0x1
  41d0c4:	add	x20, x15, #0x1
  41d0c8:	b	41d04c <ferror@plt+0x1901c>
  41d0cc:	sub	w17, w16, #0x6e
  41d0d0:	cmp	w17, #0x8
  41d0d4:	b.hi	41d0f0 <ferror@plt+0x190c0>  // b.pmore
  41d0d8:	adr	x18, 41d0e8 <ferror@plt+0x190b8>
  41d0dc:	ldrb	w0, [x10, x17]
  41d0e0:	add	x18, x18, x0, lsl #2
  41d0e4:	br	x18
  41d0e8:	strb	w11, [x21]
  41d0ec:	b	41d0c0 <ferror@plt+0x19090>
  41d0f0:	cmp	w16, #0x62
  41d0f4:	b.eq	41d12c <ferror@plt+0x190fc>  // b.none
  41d0f8:	cmp	w16, #0x66
  41d0fc:	b.ne	41d124 <ferror@plt+0x190f4>  // b.any
  41d100:	strb	w9, [x21]
  41d104:	b	41d0c0 <ferror@plt+0x19090>
  41d108:	strb	w12, [x21]
  41d10c:	b	41d0c0 <ferror@plt+0x19090>
  41d110:	strb	w13, [x21]
  41d114:	b	41d0c0 <ferror@plt+0x19090>
  41d118:	strb	w14, [x21]
  41d11c:	b	41d0c0 <ferror@plt+0x19090>
  41d120:	cbz	w16, 41d134 <ferror@plt+0x19104>
  41d124:	strb	w16, [x21]
  41d128:	b	41d0c0 <ferror@plt+0x19090>
  41d12c:	strb	w8, [x21]
  41d130:	b	41d0c0 <ferror@plt+0x19090>
  41d134:	bl	41d174 <ferror@plt+0x19144>
  41d138:	strb	wzr, [x21]
  41d13c:	mov	x0, x19
  41d140:	ldp	x20, x19, [sp, #32]
  41d144:	ldr	x21, [sp, #16]
  41d148:	ldp	x29, x30, [sp], #48
  41d14c:	ret
  41d150:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d154:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41d158:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  41d15c:	add	x0, x0, #0xa7f
  41d160:	add	x1, x1, #0xddc
  41d164:	add	x2, x2, #0x36f
  41d168:	bl	412a18 <ferror@plt+0xe9e8>
  41d16c:	mov	x19, xzr
  41d170:	b	41d13c <ferror@plt+0x1910c>
  41d174:	sub	sp, sp, #0x120
  41d178:	stp	x29, x30, [sp, #256]
  41d17c:	add	x29, sp, #0x100
  41d180:	mov	x8, #0xffffffffffffffc8    	// #-56
  41d184:	mov	x9, sp
  41d188:	sub	x10, x29, #0x78
  41d18c:	movk	x8, #0xff80, lsl #32
  41d190:	add	x11, x29, #0x20
  41d194:	add	x9, x9, #0x80
  41d198:	add	x10, x10, #0x38
  41d19c:	stp	x9, x8, [x29, #-16]
  41d1a0:	stp	x11, x10, [x29, #-32]
  41d1a4:	stp	x1, x2, [x29, #-120]
  41d1a8:	stp	x3, x4, [x29, #-104]
  41d1ac:	stp	x5, x6, [x29, #-88]
  41d1b0:	stur	x7, [x29, #-72]
  41d1b4:	stp	q0, q1, [sp]
  41d1b8:	ldp	q0, q1, [x29, #-32]
  41d1bc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d1c0:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41d1c4:	add	x0, x0, #0xa7f
  41d1c8:	add	x2, x2, #0xe00
  41d1cc:	sub	x3, x29, #0x40
  41d1d0:	mov	w1, #0x10                  	// #16
  41d1d4:	str	x28, [sp, #272]
  41d1d8:	stp	q2, q3, [sp, #32]
  41d1dc:	stp	q4, q5, [sp, #64]
  41d1e0:	stp	q6, q7, [sp, #96]
  41d1e4:	stp	q0, q1, [x29, #-64]
  41d1e8:	bl	412c74 <ferror@plt+0xec44>
  41d1ec:	ldr	x28, [sp, #272]
  41d1f0:	ldp	x29, x30, [sp, #256]
  41d1f4:	add	sp, sp, #0x120
  41d1f8:	ret
  41d1fc:	sub	sp, sp, #0x130
  41d200:	stp	x29, x30, [sp, #256]
  41d204:	stp	x28, x21, [sp, #272]
  41d208:	stp	x20, x19, [sp, #288]
  41d20c:	add	x29, sp, #0x100
  41d210:	cbz	x0, 41d3b0 <ferror@plt+0x19380>
  41d214:	mov	x21, x1
  41d218:	mov	x20, x0
  41d21c:	bl	403550 <strlen@plt>
  41d220:	mov	w8, #0x1                   	// #1
  41d224:	bfi	x8, x0, #2, #62
  41d228:	mov	x0, x8
  41d22c:	bl	411be4 <ferror@plt+0xdbb4>
  41d230:	mov	x19, x0
  41d234:	mov	x0, sp
  41d238:	mov	w2, #0x100                 	// #256
  41d23c:	mov	w1, wzr
  41d240:	bl	403900 <memset@plt>
  41d244:	cbz	x21, 41d26c <ferror@plt+0x1923c>
  41d248:	ldrb	w8, [x21]
  41d24c:	cbz	w8, 41d26c <ferror@plt+0x1923c>
  41d250:	add	x9, x21, #0x1
  41d254:	mov	x10, sp
  41d258:	mov	w11, #0x1                   	// #1
  41d25c:	and	x8, x8, #0xff
  41d260:	strb	w11, [x10, x8]
  41d264:	ldrb	w8, [x9], #1
  41d268:	cbnz	w8, 41d25c <ferror@plt+0x1922c>
  41d26c:	ldrb	w2, [x20]
  41d270:	mov	x18, x19
  41d274:	cbz	w2, 41d394 <ferror@plt+0x19364>
  41d278:	adrp	x13, 43c000 <ferror@plt+0x37fd0>
  41d27c:	add	x8, x20, #0x1
  41d280:	mov	x9, sp
  41d284:	mov	w10, #0x225c                	// #8796
  41d288:	mov	w11, #0x5c5c                	// #23644
  41d28c:	mov	w12, #0x5c                  	// #92
  41d290:	add	x13, x13, #0x8d9
  41d294:	mov	w14, #0x625c                	// #25180
  41d298:	mov	w15, #0x745c                	// #29788
  41d29c:	mov	w16, #0x6e5c                	// #28252
  41d2a0:	mov	w17, #0x765c                	// #30300
  41d2a4:	mov	w0, #0x665c                	// #26204
  41d2a8:	mov	w1, #0x725c                	// #29276
  41d2ac:	mov	x18, x19
  41d2b0:	and	x3, x2, #0xff
  41d2b4:	ldrb	w3, [x9, x3]
  41d2b8:	cbz	w3, 41d2cc <ferror@plt+0x1929c>
  41d2bc:	strb	w2, [x18], #1
  41d2c0:	ldrb	w2, [x8], #1
  41d2c4:	cbnz	w2, 41d2b0 <ferror@plt+0x19280>
  41d2c8:	b	41d394 <ferror@plt+0x19364>
  41d2cc:	and	w3, w2, #0xff
  41d2d0:	sub	w4, w3, #0x8
  41d2d4:	cmp	w4, #0x5
  41d2d8:	b.hi	41d2f4 <ferror@plt+0x192c4>  // b.pmore
  41d2dc:	adr	x2, 41d2ec <ferror@plt+0x192bc>
  41d2e0:	ldrb	w3, [x13, x4]
  41d2e4:	add	x2, x2, x3, lsl #2
  41d2e8:	br	x2
  41d2ec:	strh	w14, [x18], #2
  41d2f0:	b	41d2c0 <ferror@plt+0x19290>
  41d2f4:	cmp	w3, #0x22
  41d2f8:	b.eq	41d334 <ferror@plt+0x19304>  // b.none
  41d2fc:	cmp	w3, #0x5c
  41d300:	b.ne	41d33c <ferror@plt+0x1930c>  // b.any
  41d304:	strh	w11, [x18], #2
  41d308:	b	41d2c0 <ferror@plt+0x19290>
  41d30c:	strh	w15, [x18], #2
  41d310:	b	41d2c0 <ferror@plt+0x19290>
  41d314:	strh	w16, [x18], #2
  41d318:	b	41d2c0 <ferror@plt+0x19290>
  41d31c:	strh	w17, [x18], #2
  41d320:	b	41d2c0 <ferror@plt+0x19290>
  41d324:	strh	w0, [x18], #2
  41d328:	b	41d2c0 <ferror@plt+0x19290>
  41d32c:	strh	w1, [x18], #2
  41d330:	b	41d2c0 <ferror@plt+0x19290>
  41d334:	strh	w10, [x18], #2
  41d338:	b	41d2c0 <ferror@plt+0x19290>
  41d33c:	sub	w3, w2, #0x20
  41d340:	and	w3, w3, #0xff
  41d344:	cmp	w3, #0x5f
  41d348:	b.cc	41d384 <ferror@plt+0x19354>  // b.lo, b.ul, b.last
  41d34c:	and	w3, w2, #0xff
  41d350:	mov	w4, #0x30                  	// #48
  41d354:	mov	w5, #0x30                  	// #48
  41d358:	mov	w6, #0x30                  	// #48
  41d35c:	bfxil	w4, w2, #6, #2
  41d360:	bfxil	w5, w3, #3, #3
  41d364:	bfxil	w6, w2, #0, #3
  41d368:	add	x2, x18, #0x4
  41d36c:	strb	w12, [x18]
  41d370:	strb	w4, [x18, #1]
  41d374:	strb	w5, [x18, #2]
  41d378:	strb	w6, [x18, #3]
  41d37c:	mov	x18, x2
  41d380:	b	41d2c0 <ferror@plt+0x19290>
  41d384:	add	x3, x18, #0x1
  41d388:	strb	w2, [x18]
  41d38c:	mov	x18, x3
  41d390:	b	41d2c0 <ferror@plt+0x19290>
  41d394:	strb	wzr, [x18]
  41d398:	mov	x0, x19
  41d39c:	ldp	x20, x19, [sp, #288]
  41d3a0:	ldp	x28, x21, [sp, #272]
  41d3a4:	ldp	x29, x30, [sp, #256]
  41d3a8:	add	sp, sp, #0x130
  41d3ac:	ret
  41d3b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d3b4:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41d3b8:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  41d3bc:	add	x0, x0, #0xa7f
  41d3c0:	add	x1, x1, #0xe1a
  41d3c4:	add	x2, x2, #0x36f
  41d3c8:	bl	412a18 <ferror@plt+0xe9e8>
  41d3cc:	mov	x19, xzr
  41d3d0:	b	41d398 <ferror@plt+0x19368>
  41d3d4:	stp	x29, x30, [sp, #-32]!
  41d3d8:	stp	x20, x19, [sp, #16]
  41d3dc:	mov	x19, x0
  41d3e0:	mov	x29, sp
  41d3e4:	cbz	x0, 41d43c <ferror@plt+0x1940c>
  41d3e8:	ldrb	w8, [x19]
  41d3ec:	mov	x20, x19
  41d3f0:	cbz	w8, 41d414 <ferror@plt+0x193e4>
  41d3f4:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  41d3f8:	add	x9, x9, #0x8e8
  41d3fc:	mov	x20, x19
  41d400:	and	x8, x8, #0xff
  41d404:	ldrh	w8, [x9, x8, lsl #1]
  41d408:	tbz	w8, #8, 41d414 <ferror@plt+0x193e4>
  41d40c:	ldrb	w8, [x20, #1]!
  41d410:	cbnz	w8, 41d400 <ferror@plt+0x193d0>
  41d414:	mov	x0, x20
  41d418:	bl	403550 <strlen@plt>
  41d41c:	add	x2, x0, #0x1
  41d420:	mov	x0, x19
  41d424:	mov	x1, x20
  41d428:	bl	403500 <memmove@plt>
  41d42c:	mov	x0, x19
  41d430:	ldp	x20, x19, [sp, #16]
  41d434:	ldp	x29, x30, [sp], #32
  41d438:	ret
  41d43c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d440:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41d444:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41d448:	add	x0, x0, #0xa7f
  41d44c:	add	x1, x1, #0xe4b
  41d450:	add	x2, x2, #0xf20
  41d454:	bl	412a18 <ferror@plt+0xe9e8>
  41d458:	b	41d42c <ferror@plt+0x193fc>
  41d45c:	stp	x29, x30, [sp, #-32]!
  41d460:	str	x19, [sp, #16]
  41d464:	mov	x19, x0
  41d468:	mov	x29, sp
  41d46c:	cbz	x0, 41d4b4 <ferror@plt+0x19484>
  41d470:	mov	x0, x19
  41d474:	bl	403550 <strlen@plt>
  41d478:	cbz	x0, 41d4a4 <ferror@plt+0x19474>
  41d47c:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  41d480:	sub	x8, x19, #0x1
  41d484:	add	x9, x9, #0x8e8
  41d488:	ldrb	w10, [x8, x0]
  41d48c:	ldrh	w10, [x9, x10, lsl #1]
  41d490:	tbz	w10, #8, 41d4a4 <ferror@plt+0x19474>
  41d494:	sub	x10, x0, #0x1
  41d498:	strb	wzr, [x8, x0]
  41d49c:	mov	x0, x10
  41d4a0:	cbnz	x10, 41d488 <ferror@plt+0x19458>
  41d4a4:	mov	x0, x19
  41d4a8:	ldr	x19, [sp, #16]
  41d4ac:	ldp	x29, x30, [sp], #32
  41d4b0:	ret
  41d4b4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d4b8:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41d4bc:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41d4c0:	add	x0, x0, #0xa7f
  41d4c4:	add	x1, x1, #0xe65
  41d4c8:	add	x2, x2, #0xf20
  41d4cc:	bl	412a18 <ferror@plt+0xe9e8>
  41d4d0:	b	41d4a4 <ferror@plt+0x19474>
  41d4d4:	stp	x29, x30, [sp, #-96]!
  41d4d8:	stp	x20, x19, [sp, #80]
  41d4dc:	mov	x20, x0
  41d4e0:	str	x27, [sp, #16]
  41d4e4:	stp	x26, x25, [sp, #32]
  41d4e8:	stp	x24, x23, [sp, #48]
  41d4ec:	stp	x22, x21, [sp, #64]
  41d4f0:	mov	x29, sp
  41d4f4:	cbz	x0, 41d620 <ferror@plt+0x195f0>
  41d4f8:	mov	x21, x1
  41d4fc:	cbz	x1, 41d640 <ferror@plt+0x19610>
  41d500:	ldrb	w8, [x21]
  41d504:	cbz	w8, 41d65c <ferror@plt+0x1962c>
  41d508:	mov	x0, x20
  41d50c:	mov	x1, x21
  41d510:	mov	w19, w2
  41d514:	bl	403e80 <strstr@plt>
  41d518:	cbz	x0, 41d594 <ferror@plt+0x19564>
  41d51c:	mov	x22, x0
  41d520:	mov	x0, x21
  41d524:	bl	403550 <strlen@plt>
  41d528:	subs	w8, w19, #0x1
  41d52c:	mov	w9, #0x7ffffffe            	// #2147483646
  41d530:	csel	w8, w9, w8, lt  // lt = tstop
  41d534:	cbz	w8, 41d594 <ferror@plt+0x19564>
  41d538:	mov	x23, x0
  41d53c:	mov	x19, xzr
  41d540:	mov	w27, wzr
  41d544:	sub	w26, w8, #0x1
  41d548:	mov	x24, x20
  41d54c:	sub	x1, x22, x24
  41d550:	mov	x0, x24
  41d554:	bl	41c0c8 <ferror@plt+0x18098>
  41d558:	mov	x1, x0
  41d55c:	mov	x0, x19
  41d560:	bl	41b718 <ferror@plt+0x176e8>
  41d564:	add	x24, x22, x23
  41d568:	mov	x19, x0
  41d56c:	mov	x0, x24
  41d570:	mov	x1, x21
  41d574:	add	w25, w27, #0x1
  41d578:	bl	403e80 <strstr@plt>
  41d57c:	cbz	x0, 41d5a0 <ferror@plt+0x19570>
  41d580:	mov	x22, x0
  41d584:	cmp	w26, w27
  41d588:	mov	w27, w25
  41d58c:	b.ne	41d54c <ferror@plt+0x1951c>  // b.any
  41d590:	b	41d5a0 <ferror@plt+0x19570>
  41d594:	mov	w25, wzr
  41d598:	mov	x19, xzr
  41d59c:	mov	x24, x20
  41d5a0:	ldrb	w8, [x20]
  41d5a4:	cbz	w8, 41d5c4 <ferror@plt+0x19594>
  41d5a8:	mov	x0, x24
  41d5ac:	add	w25, w25, #0x1
  41d5b0:	bl	41c024 <ferror@plt+0x17ff4>
  41d5b4:	mov	x1, x0
  41d5b8:	mov	x0, x19
  41d5bc:	bl	41b718 <ferror@plt+0x176e8>
  41d5c0:	mov	x19, x0
  41d5c4:	add	w0, w25, #0x1
  41d5c8:	mov	w1, #0x8                   	// #8
  41d5cc:	bl	411e40 <ferror@plt+0xde10>
  41d5d0:	mov	x20, x0
  41d5d4:	str	xzr, [x0, w25, uxtw #3]
  41d5d8:	cbz	x19, 41d5f8 <ferror@plt+0x195c8>
  41d5dc:	sub	w8, w25, #0x1
  41d5e0:	mov	x9, x19
  41d5e4:	ldr	x10, [x9]
  41d5e8:	str	x10, [x20, w8, uxtw #3]
  41d5ec:	ldr	x9, [x9, #8]
  41d5f0:	sub	w8, w8, #0x1
  41d5f4:	cbnz	x9, 41d5e4 <ferror@plt+0x195b4>
  41d5f8:	mov	x0, x19
  41d5fc:	bl	41b5fc <ferror@plt+0x175cc>
  41d600:	mov	x0, x20
  41d604:	ldp	x20, x19, [sp, #80]
  41d608:	ldp	x22, x21, [sp, #64]
  41d60c:	ldp	x24, x23, [sp, #48]
  41d610:	ldp	x26, x25, [sp, #32]
  41d614:	ldr	x27, [sp, #16]
  41d618:	ldp	x29, x30, [sp], #96
  41d61c:	ret
  41d620:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d624:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41d628:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41d62c:	add	x0, x0, #0xa7f
  41d630:	add	x1, x1, #0xe80
  41d634:	add	x2, x2, #0xf20
  41d638:	bl	412a18 <ferror@plt+0xe9e8>
  41d63c:	b	41d600 <ferror@plt+0x195d0>
  41d640:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d644:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41d648:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41d64c:	add	x0, x0, #0xa7f
  41d650:	add	x1, x1, #0xe80
  41d654:	add	x2, x2, #0xeb7
  41d658:	b	41d674 <ferror@plt+0x19644>
  41d65c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d660:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41d664:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41d668:	add	x0, x0, #0xa7f
  41d66c:	add	x1, x1, #0xe80
  41d670:	add	x2, x2, #0xec9
  41d674:	bl	412a18 <ferror@plt+0xe9e8>
  41d678:	mov	x20, xzr
  41d67c:	b	41d600 <ferror@plt+0x195d0>
  41d680:	stp	x29, x30, [sp, #-80]!
  41d684:	stp	x28, x25, [sp, #16]
  41d688:	stp	x24, x23, [sp, #32]
  41d68c:	stp	x22, x21, [sp, #48]
  41d690:	stp	x20, x19, [sp, #64]
  41d694:	mov	x29, sp
  41d698:	sub	sp, sp, #0x400
  41d69c:	mov	x19, x0
  41d6a0:	cbz	x0, 41d7e4 <ferror@plt+0x197b4>
  41d6a4:	mov	x20, x1
  41d6a8:	cbz	x1, 41d804 <ferror@plt+0x197d4>
  41d6ac:	ldrb	w25, [x19]
  41d6b0:	cmp	w2, #0x1
  41d6b4:	mov	w8, #0x7fffffff            	// #2147483647
  41d6b8:	csel	w21, w8, w2, lt  // lt = tstop
  41d6bc:	cbz	w25, 41d7b4 <ferror@plt+0x19784>
  41d6c0:	mov	x0, sp
  41d6c4:	mov	w2, #0x400                 	// #1024
  41d6c8:	mov	w1, wzr
  41d6cc:	mov	x22, sp
  41d6d0:	bl	403900 <memset@plt>
  41d6d4:	ldrb	w8, [x20]
  41d6d8:	cbz	w8, 41d6f4 <ferror@plt+0x196c4>
  41d6dc:	add	x9, x20, #0x1
  41d6e0:	mov	w10, #0x1                   	// #1
  41d6e4:	and	x8, x8, #0xff
  41d6e8:	str	w10, [x22, x8, lsl #2]
  41d6ec:	ldrb	w8, [x9], #1
  41d6f0:	cbnz	w8, 41d6e4 <ferror@plt+0x196b4>
  41d6f4:	mov	x20, xzr
  41d6f8:	mov	w24, wzr
  41d6fc:	add	x23, x19, #0x1
  41d700:	and	x8, x25, #0xff
  41d704:	ldr	w8, [x22, x8, lsl #2]
  41d708:	cbz	w8, 41d740 <ferror@plt+0x19710>
  41d70c:	add	w25, w24, #0x1
  41d710:	cmp	w25, w21
  41d714:	b.ge	41d740 <ferror@plt+0x19710>  // b.tcont
  41d718:	sub	x8, x23, #0x1
  41d71c:	sub	x1, x8, x19
  41d720:	mov	x0, x19
  41d724:	bl	41c0c8 <ferror@plt+0x18098>
  41d728:	mov	x1, x0
  41d72c:	mov	x0, x20
  41d730:	bl	41b718 <ferror@plt+0x176e8>
  41d734:	mov	x20, x0
  41d738:	mov	x19, x23
  41d73c:	mov	w24, w25
  41d740:	ldrb	w25, [x23], #1
  41d744:	cbnz	w25, 41d700 <ferror@plt+0x196d0>
  41d748:	mvn	x8, x19
  41d74c:	add	x1, x8, x23
  41d750:	mov	x0, x19
  41d754:	bl	41c0c8 <ferror@plt+0x18098>
  41d758:	mov	x1, x0
  41d75c:	mov	x0, x20
  41d760:	bl	41b718 <ferror@plt+0x176e8>
  41d764:	add	w8, w24, #0x2
  41d768:	mov	x20, x0
  41d76c:	sxtw	x0, w8
  41d770:	mov	w1, #0x8                   	// #8
  41d774:	add	w21, w24, #0x1
  41d778:	bl	411e40 <ferror@plt+0xde10>
  41d77c:	mov	x19, x0
  41d780:	str	xzr, [x0, w21, sxtw #3]
  41d784:	cbz	x20, 41d7a8 <ferror@plt+0x19778>
  41d788:	sxtw	x8, w21
  41d78c:	add	x8, x19, x8, lsl #3
  41d790:	sub	x8, x8, #0x8
  41d794:	mov	x9, x20
  41d798:	ldr	x10, [x9]
  41d79c:	str	x10, [x8], #-8
  41d7a0:	ldr	x9, [x9, #8]
  41d7a4:	cbnz	x9, 41d798 <ferror@plt+0x19768>
  41d7a8:	mov	x0, x20
  41d7ac:	bl	41b5fc <ferror@plt+0x175cc>
  41d7b0:	b	41d7c4 <ferror@plt+0x19794>
  41d7b4:	mov	w0, #0x8                   	// #8
  41d7b8:	bl	411be4 <ferror@plt+0xdbb4>
  41d7bc:	mov	x19, x0
  41d7c0:	str	xzr, [x0]
  41d7c4:	mov	x0, x19
  41d7c8:	add	sp, sp, #0x400
  41d7cc:	ldp	x20, x19, [sp, #64]
  41d7d0:	ldp	x22, x21, [sp, #48]
  41d7d4:	ldp	x24, x23, [sp, #32]
  41d7d8:	ldp	x28, x25, [sp, #16]
  41d7dc:	ldp	x29, x30, [sp], #80
  41d7e0:	ret
  41d7e4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d7e8:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41d7ec:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41d7f0:	add	x0, x0, #0xa7f
  41d7f4:	add	x1, x1, #0xede
  41d7f8:	add	x2, x2, #0xf20
  41d7fc:	bl	412a18 <ferror@plt+0xe9e8>
  41d800:	b	41d7c4 <ferror@plt+0x19794>
  41d804:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41d808:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41d80c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41d810:	add	x0, x0, #0xa7f
  41d814:	add	x1, x1, #0xede
  41d818:	add	x2, x2, #0xf19
  41d81c:	bl	412a18 <ferror@plt+0xe9e8>
  41d820:	mov	x19, xzr
  41d824:	b	41d7c4 <ferror@plt+0x19794>
  41d828:	cbz	x0, 41d864 <ferror@plt+0x19834>
  41d82c:	stp	x29, x30, [sp, #-32]!
  41d830:	stp	x20, x19, [sp, #16]
  41d834:	mov	x19, x0
  41d838:	ldr	x0, [x0]
  41d83c:	mov	x29, sp
  41d840:	cbz	x0, 41d854 <ferror@plt+0x19824>
  41d844:	add	x20, x19, #0x8
  41d848:	bl	411d58 <ferror@plt+0xdd28>
  41d84c:	ldr	x0, [x20], #8
  41d850:	cbnz	x0, 41d848 <ferror@plt+0x19818>
  41d854:	mov	x0, x19
  41d858:	ldp	x20, x19, [sp, #16]
  41d85c:	ldp	x29, x30, [sp], #32
  41d860:	b	411d58 <ferror@plt+0xdd28>
  41d864:	ret
  41d868:	stp	x29, x30, [sp, #-64]!
  41d86c:	stp	x24, x23, [sp, #16]
  41d870:	stp	x22, x21, [sp, #32]
  41d874:	stp	x20, x19, [sp, #48]
  41d878:	mov	x29, sp
  41d87c:	cbz	x0, 41d8f4 <ferror@plt+0x198c4>
  41d880:	mov	x21, x0
  41d884:	mov	x8, xzr
  41d888:	ldr	x9, [x21, x8, lsl #3]
  41d88c:	add	x8, x8, #0x1
  41d890:	cbnz	x9, 41d888 <ferror@plt+0x19858>
  41d894:	and	x0, x8, #0xffffffff
  41d898:	mov	w1, #0x8                   	// #8
  41d89c:	bl	411e40 <ferror@plt+0xde10>
  41d8a0:	ldr	x20, [x21]
  41d8a4:	mov	x19, x0
  41d8a8:	cbz	x20, 41d8fc <ferror@plt+0x198cc>
  41d8ac:	mov	x24, xzr
  41d8b0:	add	x23, x21, #0x8
  41d8b4:	mov	x0, x20
  41d8b8:	bl	403550 <strlen@plt>
  41d8bc:	add	x21, x0, #0x1
  41d8c0:	mov	x0, x21
  41d8c4:	bl	411be4 <ferror@plt+0xdbb4>
  41d8c8:	mov	x1, x20
  41d8cc:	mov	x2, x21
  41d8d0:	mov	x22, x0
  41d8d4:	bl	4034e0 <memcpy@plt>
  41d8d8:	str	x22, [x19, x24, lsl #3]
  41d8dc:	ldr	x20, [x23, x24, lsl #3]
  41d8e0:	add	x8, x24, #0x1
  41d8e4:	mov	x24, x8
  41d8e8:	cbnz	x20, 41d8b4 <ferror@plt+0x19884>
  41d8ec:	and	x8, x8, #0xffffffff
  41d8f0:	b	41d900 <ferror@plt+0x198d0>
  41d8f4:	mov	x19, xzr
  41d8f8:	b	41d904 <ferror@plt+0x198d4>
  41d8fc:	mov	x8, xzr
  41d900:	str	xzr, [x19, x8, lsl #3]
  41d904:	mov	x0, x19
  41d908:	ldp	x20, x19, [sp, #48]
  41d90c:	ldp	x22, x21, [sp, #32]
  41d910:	ldp	x24, x23, [sp, #16]
  41d914:	ldp	x29, x30, [sp], #64
  41d918:	ret
  41d91c:	stp	x29, x30, [sp, #-80]!
  41d920:	str	x25, [sp, #16]
  41d924:	stp	x24, x23, [sp, #32]
  41d928:	stp	x22, x21, [sp, #48]
  41d92c:	stp	x20, x19, [sp, #64]
  41d930:	mov	x29, sp
  41d934:	cbz	x1, 41da04 <ferror@plt+0x199d4>
  41d938:	ldr	x22, [x1]
  41d93c:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  41d940:	add	x8, x8, #0xecb
  41d944:	cmp	x0, #0x0
  41d948:	mov	x20, x1
  41d94c:	csel	x19, x8, x0, eq  // eq = none
  41d950:	cbz	x22, 41d9d8 <ferror@plt+0x199a8>
  41d954:	mov	x0, x19
  41d958:	bl	403550 <strlen@plt>
  41d95c:	mov	x21, x0
  41d960:	mov	x0, x22
  41d964:	bl	403550 <strlen@plt>
  41d968:	ldr	x8, [x20, #8]
  41d96c:	add	x22, x0, #0x1
  41d970:	cbz	x8, 41d99c <ferror@plt+0x1996c>
  41d974:	mov	x23, xzr
  41d978:	add	x24, x20, #0x10
  41d97c:	mov	x25, #0x100000000           	// #4294967296
  41d980:	mov	x0, x8
  41d984:	bl	403550 <strlen@plt>
  41d988:	ldr	x8, [x24], #8
  41d98c:	add	x22, x0, x22
  41d990:	add	x23, x23, x25
  41d994:	cbnz	x8, 41d980 <ferror@plt+0x19950>
  41d998:	asr	x8, x23, #32
  41d99c:	madd	x0, x21, x8, x22
  41d9a0:	bl	411be4 <ferror@plt+0xdbb4>
  41d9a4:	ldr	x1, [x20]
  41d9a8:	mov	x21, x0
  41d9ac:	bl	41c14c <ferror@plt+0x1811c>
  41d9b0:	ldr	x8, [x20, #8]
  41d9b4:	cbz	x8, 41d9e8 <ferror@plt+0x199b8>
  41d9b8:	add	x20, x20, #0x10
  41d9bc:	mov	x1, x19
  41d9c0:	bl	41c14c <ferror@plt+0x1811c>
  41d9c4:	ldur	x1, [x20, #-8]
  41d9c8:	bl	41c14c <ferror@plt+0x1811c>
  41d9cc:	ldr	x8, [x20], #8
  41d9d0:	cbnz	x8, 41d9bc <ferror@plt+0x1998c>
  41d9d4:	b	41d9e8 <ferror@plt+0x199b8>
  41d9d8:	mov	w0, #0x1                   	// #1
  41d9dc:	bl	411be4 <ferror@plt+0xdbb4>
  41d9e0:	mov	x21, x0
  41d9e4:	strb	wzr, [x0]
  41d9e8:	mov	x0, x21
  41d9ec:	ldp	x20, x19, [sp, #64]
  41d9f0:	ldp	x22, x21, [sp, #48]
  41d9f4:	ldp	x24, x23, [sp, #32]
  41d9f8:	ldr	x25, [sp, #16]
  41d9fc:	ldp	x29, x30, [sp], #80
  41da00:	ret
  41da04:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41da08:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41da0c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41da10:	add	x0, x0, #0xa7f
  41da14:	add	x1, x1, #0xf2c
  41da18:	add	x2, x2, #0xf57
  41da1c:	bl	412a18 <ferror@plt+0xe9e8>
  41da20:	mov	x21, xzr
  41da24:	b	41d9e8 <ferror@plt+0x199b8>
  41da28:	sub	sp, sp, #0x120
  41da2c:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  41da30:	add	x8, x8, #0xecb
  41da34:	cmp	x0, #0x0
  41da38:	stp	x20, x19, [sp, #272]
  41da3c:	csel	x19, x8, x0, eq  // eq = none
  41da40:	stp	x29, x30, [sp, #224]
  41da44:	add	x29, sp, #0xe0
  41da48:	mov	x0, x19
  41da4c:	stp	x28, x23, [sp, #240]
  41da50:	stp	x22, x21, [sp, #256]
  41da54:	stp	x1, x2, [x29, #-88]
  41da58:	stp	x3, x4, [x29, #-72]
  41da5c:	stp	x5, x6, [x29, #-56]
  41da60:	stur	x7, [x29, #-40]
  41da64:	stp	q0, q1, [sp]
  41da68:	stp	q2, q3, [sp, #32]
  41da6c:	stp	q4, q5, [sp, #64]
  41da70:	stp	q6, q7, [sp, #96]
  41da74:	bl	403550 <strlen@plt>
  41da78:	sub	x10, x29, #0x58
  41da7c:	mov	x11, sp
  41da80:	mov	x12, #0xffffffffffffffc8    	// #-56
  41da84:	mov	x20, x0
  41da88:	add	x9, x29, #0x40
  41da8c:	movk	x12, #0xff80, lsl #32
  41da90:	mov	w8, #0xffffffc8            	// #-56
  41da94:	add	x10, x10, #0x38
  41da98:	add	x11, x11, #0x80
  41da9c:	mov	w23, #0xffffffc8            	// #-56
  41daa0:	stp	x9, x10, [x29, #-32]
  41daa4:	stp	x11, x12, [x29, #-16]
  41daa8:	tbz	w8, #31, 41dacc <ferror@plt+0x19a9c>
  41daac:	add	w23, w8, #0x8
  41dab0:	cmn	w8, #0x8
  41dab4:	stur	w23, [x29, #-8]
  41dab8:	b.gt	41dacc <ferror@plt+0x19a9c>
  41dabc:	ldur	x8, [x29, #-24]
  41dac0:	mov	x9, #0xffffffffffffffc8    	// #-56
  41dac4:	add	x8, x8, x9
  41dac8:	b	41dad8 <ferror@plt+0x19aa8>
  41dacc:	ldur	x8, [x29, #-32]
  41dad0:	add	x9, x8, #0x8
  41dad4:	stur	x9, [x29, #-32]
  41dad8:	ldr	x0, [x8]
  41dadc:	cbz	x0, 41daf4 <ferror@plt+0x19ac4>
  41dae0:	bl	403550 <strlen@plt>
  41dae4:	add	x21, x0, #0x1
  41dae8:	tbnz	w23, #31, 41db20 <ferror@plt+0x19af0>
  41daec:	mov	w22, w23
  41daf0:	b	41db3c <ferror@plt+0x19b0c>
  41daf4:	mov	w0, #0x1                   	// #1
  41daf8:	bl	411be4 <ferror@plt+0xdbb4>
  41dafc:	mov	x20, x0
  41db00:	strb	wzr, [x0]
  41db04:	mov	x0, x20
  41db08:	ldp	x20, x19, [sp, #272]
  41db0c:	ldp	x22, x21, [sp, #256]
  41db10:	ldp	x28, x23, [sp, #240]
  41db14:	ldp	x29, x30, [sp, #224]
  41db18:	add	sp, sp, #0x120
  41db1c:	ret
  41db20:	add	w22, w23, #0x8
  41db24:	cmn	w23, #0x8
  41db28:	stur	w22, [x29, #-8]
  41db2c:	b.gt	41db3c <ferror@plt+0x19b0c>
  41db30:	ldur	x8, [x29, #-24]
  41db34:	add	x8, x8, w23, sxtw
  41db38:	b	41db48 <ferror@plt+0x19b18>
  41db3c:	ldur	x8, [x29, #-32]
  41db40:	add	x9, x8, #0x8
  41db44:	stur	x9, [x29, #-32]
  41db48:	ldr	x0, [x8]
  41db4c:	cbz	x0, 41db9c <ferror@plt+0x19b6c>
  41db50:	ldur	x23, [x29, #-24]
  41db54:	bl	403550 <strlen@plt>
  41db58:	add	x8, x21, x20
  41db5c:	add	x21, x8, x0
  41db60:	tbnz	w22, #31, 41db6c <ferror@plt+0x19b3c>
  41db64:	mov	w8, w22
  41db68:	b	41db84 <ferror@plt+0x19b54>
  41db6c:	add	w8, w22, #0x8
  41db70:	cmn	w22, #0x8
  41db74:	stur	w8, [x29, #-8]
  41db78:	b.gt	41db84 <ferror@plt+0x19b54>
  41db7c:	add	x9, x23, w22, sxtw
  41db80:	b	41db90 <ferror@plt+0x19b60>
  41db84:	ldur	x9, [x29, #-32]
  41db88:	add	x10, x9, #0x8
  41db8c:	stur	x10, [x29, #-32]
  41db90:	ldr	x0, [x9]
  41db94:	mov	w22, w8
  41db98:	cbnz	x0, 41db54 <ferror@plt+0x19b24>
  41db9c:	mov	x0, x21
  41dba0:	bl	411be4 <ferror@plt+0xdbb4>
  41dba4:	sub	x10, x29, #0x58
  41dba8:	mov	x11, sp
  41dbac:	mov	x12, #0xffffffffffffffc8    	// #-56
  41dbb0:	mov	x20, x0
  41dbb4:	add	x9, x29, #0x40
  41dbb8:	movk	x12, #0xff80, lsl #32
  41dbbc:	mov	x8, #0xffffffffffffffc8    	// #-56
  41dbc0:	add	x10, x10, #0x38
  41dbc4:	add	x11, x11, #0x80
  41dbc8:	stp	x9, x10, [x29, #-32]
  41dbcc:	stp	x11, x12, [x29, #-16]
  41dbd0:	tbz	w8, #31, 41dbf0 <ferror@plt+0x19bc0>
  41dbd4:	add	w9, w8, #0x8
  41dbd8:	cmn	w8, #0x8
  41dbdc:	stur	w9, [x29, #-8]
  41dbe0:	b.gt	41dbf0 <ferror@plt+0x19bc0>
  41dbe4:	ldur	x9, [x29, #-24]
  41dbe8:	add	x8, x9, x8
  41dbec:	b	41dbfc <ferror@plt+0x19bcc>
  41dbf0:	ldur	x8, [x29, #-32]
  41dbf4:	add	x9, x8, #0x8
  41dbf8:	stur	x9, [x29, #-32]
  41dbfc:	ldr	x1, [x8]
  41dc00:	mov	x0, x20
  41dc04:	bl	41c14c <ferror@plt+0x1811c>
  41dc08:	ldursw	x8, [x29, #-8]
  41dc0c:	tbz	w8, #31, 41dc2c <ferror@plt+0x19bfc>
  41dc10:	add	w9, w8, #0x8
  41dc14:	cmn	w8, #0x8
  41dc18:	stur	w9, [x29, #-8]
  41dc1c:	b.gt	41dc2c <ferror@plt+0x19bfc>
  41dc20:	ldur	x9, [x29, #-24]
  41dc24:	add	x8, x9, x8
  41dc28:	b	41dc38 <ferror@plt+0x19c08>
  41dc2c:	ldur	x8, [x29, #-32]
  41dc30:	add	x9, x8, #0x8
  41dc34:	stur	x9, [x29, #-32]
  41dc38:	ldr	x21, [x8]
  41dc3c:	cbz	x21, 41db04 <ferror@plt+0x19ad4>
  41dc40:	mov	x1, x19
  41dc44:	bl	41c14c <ferror@plt+0x1811c>
  41dc48:	mov	x1, x21
  41dc4c:	b	41dc04 <ferror@plt+0x19bd4>
  41dc50:	stp	x29, x30, [sp, #-48]!
  41dc54:	str	x21, [sp, #16]
  41dc58:	stp	x20, x19, [sp, #32]
  41dc5c:	mov	x29, sp
  41dc60:	cbz	x0, 41dd1c <ferror@plt+0x19cec>
  41dc64:	mov	x19, x2
  41dc68:	cbz	x2, 41dd38 <ferror@plt+0x19d08>
  41dc6c:	mov	x21, x1
  41dc70:	mov	x20, x0
  41dc74:	tbnz	x1, #63, 41dca4 <ferror@plt+0x19c74>
  41dc78:	mov	x0, x19
  41dc7c:	bl	403550 <strlen@plt>
  41dc80:	cbz	x0, 41dd04 <ferror@plt+0x19cd4>
  41dc84:	cmp	x0, x21
  41dc88:	b.hi	41dc9c <ferror@plt+0x19c6c>  // b.pmore
  41dc8c:	add	x8, x20, x21
  41dc90:	sub	x8, x8, x0
  41dc94:	cmp	x8, x20
  41dc98:	b.cs	41dcbc <ferror@plt+0x19c8c>  // b.hs, b.nlast
  41dc9c:	mov	x1, xzr
  41dca0:	b	41dd08 <ferror@plt+0x19cd8>
  41dca4:	mov	x0, x20
  41dca8:	mov	x1, x19
  41dcac:	ldp	x20, x19, [sp, #32]
  41dcb0:	ldr	x21, [sp, #16]
  41dcb4:	ldp	x29, x30, [sp], #48
  41dcb8:	b	403e80 <strstr@plt>
  41dcbc:	ldrb	w9, [x20]
  41dcc0:	cbz	w9, 41dc9c <ferror@plt+0x19c6c>
  41dcc4:	ldrb	w10, [x19]
  41dcc8:	cmp	w9, w10
  41dccc:	b.ne	41dcf0 <ferror@plt+0x19cc0>  // b.any
  41dcd0:	mov	w9, #0x1                   	// #1
  41dcd4:	cmp	x0, x9
  41dcd8:	b.eq	41dd04 <ferror@plt+0x19cd4>  // b.none
  41dcdc:	ldrb	w10, [x20, x9]
  41dce0:	ldrb	w11, [x19, x9]
  41dce4:	add	x9, x9, #0x1
  41dce8:	cmp	w10, w11
  41dcec:	b.eq	41dcd4 <ferror@plt+0x19ca4>  // b.none
  41dcf0:	add	x20, x20, #0x1
  41dcf4:	cmp	x20, x8
  41dcf8:	mov	x1, xzr
  41dcfc:	b.ls	41dcbc <ferror@plt+0x19c8c>  // b.plast
  41dd00:	b	41dd08 <ferror@plt+0x19cd8>
  41dd04:	mov	x1, x20
  41dd08:	ldp	x20, x19, [sp, #32]
  41dd0c:	ldr	x21, [sp, #16]
  41dd10:	mov	x0, x1
  41dd14:	ldp	x29, x30, [sp], #48
  41dd18:	ret
  41dd1c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41dd20:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41dd24:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41dd28:	add	x0, x0, #0xa7f
  41dd2c:	add	x1, x1, #0xf69
  41dd30:	add	x2, x2, #0xfa3
  41dd34:	b	41dd50 <ferror@plt+0x19d20>
  41dd38:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41dd3c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41dd40:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41dd44:	add	x0, x0, #0xa7f
  41dd48:	add	x1, x1, #0xf69
  41dd4c:	add	x2, x2, #0xfb4
  41dd50:	bl	412a18 <ferror@plt+0xe9e8>
  41dd54:	b	41dc9c <ferror@plt+0x19c6c>
  41dd58:	stp	x29, x30, [sp, #-48]!
  41dd5c:	str	x21, [sp, #16]
  41dd60:	stp	x20, x19, [sp, #32]
  41dd64:	mov	x29, sp
  41dd68:	cbz	x0, 41de04 <ferror@plt+0x19dd4>
  41dd6c:	mov	x20, x1
  41dd70:	cbz	x1, 41de20 <ferror@plt+0x19df0>
  41dd74:	mov	x19, x0
  41dd78:	mov	x0, x20
  41dd7c:	bl	403550 <strlen@plt>
  41dd80:	mov	x21, x0
  41dd84:	mov	x0, x19
  41dd88:	bl	403550 <strlen@plt>
  41dd8c:	cbz	x21, 41ddb0 <ferror@plt+0x19d80>
  41dd90:	cmp	x0, x21
  41dd94:	b.cc	41dda8 <ferror@plt+0x19d78>  // b.lo, b.ul, b.last
  41dd98:	add	x8, x19, x0
  41dd9c:	sub	x8, x8, x21
  41dda0:	cmp	x8, x19
  41dda4:	b.cs	41ddb8 <ferror@plt+0x19d88>  // b.hs, b.nlast
  41dda8:	mov	x0, xzr
  41ddac:	b	41ddf4 <ferror@plt+0x19dc4>
  41ddb0:	mov	x0, x19
  41ddb4:	b	41ddf4 <ferror@plt+0x19dc4>
  41ddb8:	mov	x9, xzr
  41ddbc:	ldrb	w10, [x8, x9]
  41ddc0:	ldrb	w11, [x20, x9]
  41ddc4:	cmp	w10, w11
  41ddc8:	b.ne	41dddc <ferror@plt+0x19dac>  // b.any
  41ddcc:	add	x9, x9, #0x1
  41ddd0:	cmp	x21, x9
  41ddd4:	b.ne	41ddbc <ferror@plt+0x19d8c>  // b.any
  41ddd8:	b	41ddf0 <ferror@plt+0x19dc0>
  41dddc:	sub	x8, x8, #0x1
  41dde0:	cmp	x8, x19
  41dde4:	mov	x0, xzr
  41dde8:	b.cs	41ddb8 <ferror@plt+0x19d88>  // b.hs, b.nlast
  41ddec:	b	41ddf4 <ferror@plt+0x19dc4>
  41ddf0:	mov	x0, x8
  41ddf4:	ldp	x20, x19, [sp, #32]
  41ddf8:	ldr	x21, [sp, #16]
  41ddfc:	ldp	x29, x30, [sp], #48
  41de00:	ret
  41de04:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41de08:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41de0c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41de10:	add	x0, x0, #0xa7f
  41de14:	add	x1, x1, #0xfc3
  41de18:	add	x2, x2, #0xfa3
  41de1c:	b	41de38 <ferror@plt+0x19e08>
  41de20:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41de24:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41de28:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41de2c:	add	x0, x0, #0xa7f
  41de30:	add	x1, x1, #0xfc3
  41de34:	add	x2, x2, #0xfb4
  41de38:	bl	412a18 <ferror@plt+0xe9e8>
  41de3c:	b	41dda8 <ferror@plt+0x19d78>
  41de40:	stp	x29, x30, [sp, #-48]!
  41de44:	str	x21, [sp, #16]
  41de48:	stp	x20, x19, [sp, #32]
  41de4c:	mov	x29, sp
  41de50:	cbz	x0, 41df2c <ferror@plt+0x19efc>
  41de54:	mov	x19, x2
  41de58:	cbz	x2, 41df48 <ferror@plt+0x19f18>
  41de5c:	mov	x21, x1
  41de60:	mov	x20, x0
  41de64:	tbnz	x1, #63, 41deb4 <ferror@plt+0x19e84>
  41de68:	mov	x0, x19
  41de6c:	bl	403550 <strlen@plt>
  41de70:	mov	x8, x20
  41de74:	cbz	x21, 41de94 <ferror@plt+0x19e64>
  41de78:	add	x9, x20, x21
  41de7c:	mov	x8, x20
  41de80:	ldrb	w10, [x8]
  41de84:	cbz	w10, 41de94 <ferror@plt+0x19e64>
  41de88:	add	x8, x8, #0x1
  41de8c:	cmp	x8, x9
  41de90:	b.cc	41de80 <ferror@plt+0x19e50>  // b.lo, b.ul, b.last
  41de94:	add	x9, x20, x0
  41de98:	cmp	x8, x9
  41de9c:	b.cc	41deac <ferror@plt+0x19e7c>  // b.lo, b.ul, b.last
  41dea0:	sub	x8, x8, x0
  41dea4:	cmp	x8, x20
  41dea8:	b.cs	41decc <ferror@plt+0x19e9c>  // b.hs, b.nlast
  41deac:	mov	x1, xzr
  41deb0:	b	41df10 <ferror@plt+0x19ee0>
  41deb4:	mov	x0, x20
  41deb8:	mov	x1, x19
  41debc:	ldp	x20, x19, [sp, #32]
  41dec0:	ldr	x21, [sp, #16]
  41dec4:	ldp	x29, x30, [sp], #48
  41dec8:	b	41dd58 <ferror@plt+0x19d28>
  41decc:	mov	x9, x8
  41ded0:	cbz	x0, 41df24 <ferror@plt+0x19ef4>
  41ded4:	mov	x10, xzr
  41ded8:	ldrb	w11, [x9, x10]
  41dedc:	ldrb	w12, [x19, x10]
  41dee0:	cmp	w11, w12
  41dee4:	b.ne	41def8 <ferror@plt+0x19ec8>  // b.any
  41dee8:	add	x10, x10, #0x1
  41deec:	cmp	x0, x10
  41def0:	b.ne	41ded8 <ferror@plt+0x19ea8>  // b.any
  41def4:	b	41df0c <ferror@plt+0x19edc>
  41def8:	sub	x9, x9, #0x1
  41defc:	cmp	x9, x20
  41df00:	mov	x1, xzr
  41df04:	b.cs	41ded0 <ferror@plt+0x19ea0>  // b.hs, b.nlast
  41df08:	b	41df10 <ferror@plt+0x19ee0>
  41df0c:	mov	x1, x9
  41df10:	ldp	x20, x19, [sp, #32]
  41df14:	ldr	x21, [sp, #16]
  41df18:	mov	x0, x1
  41df1c:	ldp	x29, x30, [sp], #48
  41df20:	ret
  41df24:	mov	x1, x8
  41df28:	b	41df10 <ferror@plt+0x19ee0>
  41df2c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41df30:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41df34:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41df38:	add	x0, x0, #0xa7f
  41df3c:	add	x1, x1, #0xff2
  41df40:	add	x2, x2, #0xfa3
  41df44:	b	41df60 <ferror@plt+0x19f30>
  41df48:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41df4c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  41df50:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41df54:	add	x0, x0, #0xa7f
  41df58:	add	x1, x1, #0xff2
  41df5c:	add	x2, x2, #0xfb4
  41df60:	bl	412a18 <ferror@plt+0xe9e8>
  41df64:	b	41deac <ferror@plt+0x19e7c>
  41df68:	stp	x29, x30, [sp, #-48]!
  41df6c:	str	x21, [sp, #16]
  41df70:	stp	x20, x19, [sp, #32]
  41df74:	mov	x29, sp
  41df78:	cbz	x0, 41dfd0 <ferror@plt+0x19fa0>
  41df7c:	mov	x19, x1
  41df80:	cbz	x1, 41dfec <ferror@plt+0x19fbc>
  41df84:	mov	x20, x0
  41df88:	bl	403550 <strlen@plt>
  41df8c:	mov	x21, x0
  41df90:	mov	x0, x19
  41df94:	bl	403550 <strlen@plt>
  41df98:	cmp	w21, w0
  41df9c:	b.ge	41dfa8 <ferror@plt+0x19f78>  // b.tcont
  41dfa0:	mov	w0, wzr
  41dfa4:	b	41dfc0 <ferror@plt+0x19f90>
  41dfa8:	add	x8, x20, w21, sxtw
  41dfac:	sub	x0, x8, w0, sxtw
  41dfb0:	mov	x1, x19
  41dfb4:	bl	403b70 <strcmp@plt>
  41dfb8:	cmp	w0, #0x0
  41dfbc:	cset	w0, eq  // eq = none
  41dfc0:	ldp	x20, x19, [sp, #32]
  41dfc4:	ldr	x21, [sp, #16]
  41dfc8:	ldp	x29, x30, [sp], #48
  41dfcc:	ret
  41dfd0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41dfd4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41dfd8:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  41dfdc:	add	x0, x0, #0xa7f
  41dfe0:	add	x1, x1, #0x2d
  41dfe4:	add	x2, x2, #0x996
  41dfe8:	b	41e004 <ferror@plt+0x19fd4>
  41dfec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41dff0:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41dff4:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41dff8:	add	x0, x0, #0xa7f
  41dffc:	add	x1, x1, #0x2d
  41e000:	add	x2, x2, #0x65
  41e004:	bl	412a18 <ferror@plt+0xe9e8>
  41e008:	b	41dfa0 <ferror@plt+0x19f70>
  41e00c:	stp	x29, x30, [sp, #-48]!
  41e010:	str	x21, [sp, #16]
  41e014:	stp	x20, x19, [sp, #32]
  41e018:	mov	x29, sp
  41e01c:	cbz	x0, 41e074 <ferror@plt+0x1a044>
  41e020:	mov	x19, x1
  41e024:	cbz	x1, 41e090 <ferror@plt+0x1a060>
  41e028:	mov	x20, x0
  41e02c:	bl	403550 <strlen@plt>
  41e030:	mov	x21, x0
  41e034:	mov	x0, x19
  41e038:	bl	403550 <strlen@plt>
  41e03c:	cmp	w21, w0
  41e040:	b.ge	41e04c <ferror@plt+0x1a01c>  // b.tcont
  41e044:	mov	w0, wzr
  41e048:	b	41e064 <ferror@plt+0x1a034>
  41e04c:	sxtw	x2, w0
  41e050:	mov	x0, x20
  41e054:	mov	x1, x19
  41e058:	bl	4038b0 <strncmp@plt>
  41e05c:	cmp	w0, #0x0
  41e060:	cset	w0, eq  // eq = none
  41e064:	ldp	x20, x19, [sp, #32]
  41e068:	ldr	x21, [sp, #16]
  41e06c:	ldp	x29, x30, [sp], #48
  41e070:	ret
  41e074:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e078:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e07c:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  41e080:	add	x0, x0, #0xa7f
  41e084:	add	x1, x1, #0x74
  41e088:	add	x2, x2, #0x996
  41e08c:	b	41e0a8 <ferror@plt+0x1a078>
  41e090:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e094:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e098:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41e09c:	add	x0, x0, #0xa7f
  41e0a0:	add	x1, x1, #0x74
  41e0a4:	add	x2, x2, #0xac
  41e0a8:	bl	412a18 <ferror@plt+0xe9e8>
  41e0ac:	b	41e044 <ferror@plt+0x1a014>
  41e0b0:	stp	x29, x30, [sp, #-16]!
  41e0b4:	mov	x29, sp
  41e0b8:	cbz	x0, 41e0d8 <ferror@plt+0x1a0a8>
  41e0bc:	mov	w8, #0xffffffff            	// #-1
  41e0c0:	add	w8, w8, #0x1
  41e0c4:	ldr	x9, [x0, w8, uxtw #3]
  41e0c8:	cbnz	x9, 41e0c0 <ferror@plt+0x1a090>
  41e0cc:	mov	w0, w8
  41e0d0:	ldp	x29, x30, [sp], #16
  41e0d4:	ret
  41e0d8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e0dc:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e0e0:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  41e0e4:	add	x0, x0, #0xa7f
  41e0e8:	add	x1, x1, #0xbb
  41e0ec:	add	x2, x2, #0xf57
  41e0f0:	bl	412a18 <ferror@plt+0xe9e8>
  41e0f4:	mov	w8, wzr
  41e0f8:	b	41e0cc <ferror@plt+0x1a09c>
  41e0fc:	stp	x29, x30, [sp, #-32]!
  41e100:	stp	x20, x19, [sp, #16]
  41e104:	mov	x19, x0
  41e108:	mov	w0, #0x18                  	// #24
  41e10c:	mov	x29, sp
  41e110:	bl	419ddc <ferror@plt+0x15dac>
  41e114:	cmp	x19, #0x2
  41e118:	mov	w8, #0x2                   	// #2
  41e11c:	csel	x1, x19, x8, hi  // hi = pmore
  41e120:	mov	x20, x0
  41e124:	stp	xzr, xzr, [x0, #8]
  41e128:	str	xzr, [x0]
  41e12c:	bl	41e148 <ferror@plt+0x1a118>
  41e130:	ldr	x8, [x20]
  41e134:	mov	x0, x20
  41e138:	strb	wzr, [x8]
  41e13c:	ldp	x20, x19, [sp, #16]
  41e140:	ldp	x29, x30, [sp], #32
  41e144:	ret
  41e148:	stp	x29, x30, [sp, #-32]!
  41e14c:	str	x19, [sp, #16]
  41e150:	ldp	x8, x9, [x0, #8]
  41e154:	mov	x29, sp
  41e158:	add	x8, x8, x1
  41e15c:	cmp	x8, x9
  41e160:	b.cc	41e19c <ferror@plt+0x1a16c>  // b.lo, b.ul, b.last
  41e164:	mov	x19, x0
  41e168:	adds	x8, x8, #0x1
  41e16c:	b.mi	41e188 <ferror@plt+0x1a158>  // b.first
  41e170:	mov	w9, #0x1                   	// #1
  41e174:	mov	x1, x9
  41e178:	cmp	x9, x8
  41e17c:	lsl	x9, x9, #1
  41e180:	b.cc	41e174 <ferror@plt+0x1a144>  // b.lo, b.ul, b.last
  41e184:	b	41e18c <ferror@plt+0x1a15c>
  41e188:	mov	x1, #0xffffffffffffffff    	// #-1
  41e18c:	ldr	x0, [x19]
  41e190:	str	x1, [x19, #16]
  41e194:	bl	411cf8 <ferror@plt+0xdcc8>
  41e198:	str	x0, [x19]
  41e19c:	ldr	x19, [sp, #16]
  41e1a0:	ldp	x29, x30, [sp], #32
  41e1a4:	ret
  41e1a8:	stp	x29, x30, [sp, #-48]!
  41e1ac:	stp	x22, x21, [sp, #16]
  41e1b0:	stp	x20, x19, [sp, #32]
  41e1b4:	mov	x29, sp
  41e1b8:	cbz	x0, 41e21c <ferror@plt+0x1a1ec>
  41e1bc:	ldrb	w8, [x0]
  41e1c0:	mov	x20, x0
  41e1c4:	cbz	w8, 41e21c <ferror@plt+0x1a1ec>
  41e1c8:	mov	x0, x20
  41e1cc:	bl	403550 <strlen@plt>
  41e1d0:	mov	x21, x0
  41e1d4:	add	w8, w21, #0x2
  41e1d8:	mov	w0, #0x18                  	// #24
  41e1dc:	sxtw	x22, w8
  41e1e0:	bl	419ddc <ferror@plt+0x15dac>
  41e1e4:	cmp	x22, #0x2
  41e1e8:	mov	w8, #0x2                   	// #2
  41e1ec:	csel	x1, x22, x8, hi  // hi = pmore
  41e1f0:	mov	x19, x0
  41e1f4:	stp	xzr, xzr, [x0, #8]
  41e1f8:	str	xzr, [x0]
  41e1fc:	bl	41e148 <ferror@plt+0x1a118>
  41e200:	ldr	x8, [x19]
  41e204:	sxtw	x2, w21
  41e208:	mov	x0, x19
  41e20c:	mov	x1, x20
  41e210:	strb	wzr, [x8]
  41e214:	bl	41e254 <ferror@plt+0x1a224>
  41e218:	b	41e240 <ferror@plt+0x1a210>
  41e21c:	mov	w0, #0x18                  	// #24
  41e220:	bl	419ddc <ferror@plt+0x15dac>
  41e224:	mov	w1, #0x2                   	// #2
  41e228:	mov	x19, x0
  41e22c:	stp	xzr, xzr, [x0, #8]
  41e230:	str	xzr, [x0]
  41e234:	bl	41e148 <ferror@plt+0x1a118>
  41e238:	ldr	x8, [x19]
  41e23c:	strb	wzr, [x8]
  41e240:	mov	x0, x19
  41e244:	ldp	x20, x19, [sp, #32]
  41e248:	ldp	x22, x21, [sp, #16]
  41e24c:	ldp	x29, x30, [sp], #48
  41e250:	ret
  41e254:	stp	x29, x30, [sp, #-32]!
  41e258:	str	x19, [sp, #16]
  41e25c:	mov	x19, x0
  41e260:	mov	x29, sp
  41e264:	cbz	x0, 41e28c <ferror@plt+0x1a25c>
  41e268:	mov	x3, x2
  41e26c:	mov	x2, x1
  41e270:	cbnz	x1, 41e278 <ferror@plt+0x1a248>
  41e274:	cbnz	x3, 41e2a8 <ferror@plt+0x1a278>
  41e278:	mov	x0, x19
  41e27c:	ldr	x19, [sp, #16]
  41e280:	mov	x1, #0xffffffffffffffff    	// #-1
  41e284:	ldp	x29, x30, [sp], #32
  41e288:	b	41e65c <ferror@plt+0x1a62c>
  41e28c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e290:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e294:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41e298:	add	x0, x0, #0xa7f
  41e29c:	add	x1, x1, #0x2d6
  41e2a0:	add	x2, x2, #0xf20
  41e2a4:	b	41e2c0 <ferror@plt+0x1a290>
  41e2a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e2ac:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e2b0:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41e2b4:	add	x0, x0, #0xa7f
  41e2b8:	add	x1, x1, #0x2d6
  41e2bc:	add	x2, x2, #0x20e
  41e2c0:	bl	412a18 <ferror@plt+0xe9e8>
  41e2c4:	mov	x0, x19
  41e2c8:	ldr	x19, [sp, #16]
  41e2cc:	ldp	x29, x30, [sp], #32
  41e2d0:	ret
  41e2d4:	stp	x29, x30, [sp, #-48]!
  41e2d8:	stp	x20, x19, [sp, #32]
  41e2dc:	mov	x20, x0
  41e2e0:	str	x21, [sp, #16]
  41e2e4:	mov	x29, sp
  41e2e8:	tbnz	x1, #63, 41e344 <ferror@plt+0x1a314>
  41e2ec:	mov	w0, #0x18                  	// #24
  41e2f0:	mov	x19, x1
  41e2f4:	bl	419ddc <ferror@plt+0x15dac>
  41e2f8:	cmp	x19, #0x2
  41e2fc:	mov	w8, #0x2                   	// #2
  41e300:	csel	x1, x19, x8, hi  // hi = pmore
  41e304:	mov	x21, x0
  41e308:	stp	xzr, xzr, [x0, #8]
  41e30c:	str	xzr, [x0]
  41e310:	bl	41e148 <ferror@plt+0x1a118>
  41e314:	ldr	x8, [x21]
  41e318:	strb	wzr, [x8]
  41e31c:	cbz	x20, 41e330 <ferror@plt+0x1a300>
  41e320:	mov	x0, x21
  41e324:	mov	x1, x20
  41e328:	mov	x2, x19
  41e32c:	bl	41e254 <ferror@plt+0x1a224>
  41e330:	mov	x0, x21
  41e334:	ldp	x20, x19, [sp, #32]
  41e338:	ldr	x21, [sp, #16]
  41e33c:	ldp	x29, x30, [sp], #48
  41e340:	ret
  41e344:	mov	x0, x20
  41e348:	ldp	x20, x19, [sp, #32]
  41e34c:	ldr	x21, [sp, #16]
  41e350:	ldp	x29, x30, [sp], #48
  41e354:	b	41e1a8 <ferror@plt+0x1a178>
  41e358:	stp	x29, x30, [sp, #-32]!
  41e35c:	stp	x20, x19, [sp, #16]
  41e360:	mov	x29, sp
  41e364:	cbz	x0, 41e39c <ferror@plt+0x1a36c>
  41e368:	ldr	x20, [x0]
  41e36c:	mov	x19, x0
  41e370:	cbz	w1, 41e380 <ferror@plt+0x1a350>
  41e374:	mov	x0, x20
  41e378:	bl	411d58 <ferror@plt+0xdd28>
  41e37c:	mov	x20, xzr
  41e380:	mov	w0, #0x18                  	// #24
  41e384:	mov	x1, x19
  41e388:	bl	41a7a0 <ferror@plt+0x16770>
  41e38c:	mov	x0, x20
  41e390:	ldp	x20, x19, [sp, #16]
  41e394:	ldp	x29, x30, [sp], #32
  41e398:	ret
  41e39c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e3a0:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e3a4:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41e3a8:	add	x0, x0, #0xa7f
  41e3ac:	add	x1, x1, #0xd9
  41e3b0:	add	x2, x2, #0xf20
  41e3b4:	bl	412a18 <ferror@plt+0xe9e8>
  41e3b8:	mov	x20, xzr
  41e3bc:	b	41e38c <ferror@plt+0x1a35c>
  41e3c0:	stp	x29, x30, [sp, #-32]!
  41e3c4:	str	x19, [sp, #16]
  41e3c8:	mov	x29, sp
  41e3cc:	cbz	x0, 41e3ec <ferror@plt+0x1a3bc>
  41e3d0:	ldr	x19, [x0, #8]
  41e3d4:	mov	w1, wzr
  41e3d8:	bl	41e358 <ferror@plt+0x1a328>
  41e3dc:	mov	x1, x19
  41e3e0:	ldr	x19, [sp, #16]
  41e3e4:	ldp	x29, x30, [sp], #32
  41e3e8:	b	42ef40 <ferror@plt+0x2af10>
  41e3ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e3f0:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e3f4:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41e3f8:	add	x0, x0, #0xa7f
  41e3fc:	add	x1, x1, #0x103
  41e400:	add	x2, x2, #0xf20
  41e404:	bl	412a18 <ferror@plt+0xe9e8>
  41e408:	ldr	x19, [sp, #16]
  41e40c:	mov	x0, xzr
  41e410:	ldp	x29, x30, [sp], #32
  41e414:	ret
  41e418:	ldr	x8, [x0, #8]
  41e41c:	ldr	x9, [x1, #8]
  41e420:	cmp	x8, x9
  41e424:	b.ne	41e45c <ferror@plt+0x1a42c>  // b.any
  41e428:	cbz	x8, 41e454 <ferror@plt+0x1a424>
  41e42c:	ldr	x9, [x1]
  41e430:	ldr	x10, [x0]
  41e434:	ldrb	w11, [x10]
  41e438:	ldrb	w12, [x9]
  41e43c:	cmp	w11, w12
  41e440:	b.ne	41e45c <ferror@plt+0x1a42c>  // b.any
  41e444:	add	x10, x10, #0x1
  41e448:	subs	x8, x8, #0x1
  41e44c:	add	x9, x9, #0x1
  41e450:	b.ne	41e434 <ferror@plt+0x1a404>  // b.any
  41e454:	mov	w0, #0x1                   	// #1
  41e458:	ret
  41e45c:	mov	w0, wzr
  41e460:	ret
  41e464:	ldr	x8, [x0, #8]
  41e468:	cbz	x8, 41e490 <ferror@plt+0x1a460>
  41e46c:	ldr	x9, [x0]
  41e470:	mov	w0, wzr
  41e474:	ldrb	w10, [x9], #1
  41e478:	lsl	w11, w0, #5
  41e47c:	sub	w11, w11, w0
  41e480:	sub	x8, x8, #0x1
  41e484:	add	w0, w11, w10
  41e488:	cbnz	x8, 41e474 <ferror@plt+0x1a444>
  41e48c:	ret
  41e490:	mov	w0, wzr
  41e494:	ret
  41e498:	stp	x29, x30, [sp, #-32]!
  41e49c:	str	x19, [sp, #16]
  41e4a0:	mov	x19, x0
  41e4a4:	mov	x29, sp
  41e4a8:	cbz	x0, 41e4dc <ferror@plt+0x1a4ac>
  41e4ac:	cbz	x1, 41e4f8 <ferror@plt+0x1a4c8>
  41e4b0:	ldr	x8, [x19]
  41e4b4:	cmp	x8, x1
  41e4b8:	b.eq	41e4cc <ferror@plt+0x1a49c>  // b.none
  41e4bc:	mov	x0, x19
  41e4c0:	str	xzr, [x19, #8]
  41e4c4:	strb	wzr, [x8]
  41e4c8:	bl	41e570 <ferror@plt+0x1a540>
  41e4cc:	mov	x0, x19
  41e4d0:	ldr	x19, [sp, #16]
  41e4d4:	ldp	x29, x30, [sp], #32
  41e4d8:	ret
  41e4dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e4e0:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e4e4:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41e4e8:	add	x0, x0, #0xa7f
  41e4ec:	add	x1, x1, #0x12d
  41e4f0:	add	x2, x2, #0xf20
  41e4f4:	b	41e510 <ferror@plt+0x1a4e0>
  41e4f8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e4fc:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e500:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41e504:	add	x0, x0, #0xa7f
  41e508:	add	x1, x1, #0x12d
  41e50c:	add	x2, x2, #0x160
  41e510:	bl	412a18 <ferror@plt+0xe9e8>
  41e514:	b	41e4cc <ferror@plt+0x1a49c>
  41e518:	stp	x29, x30, [sp, #-32]!
  41e51c:	str	x19, [sp, #16]
  41e520:	mov	x19, x0
  41e524:	mov	x29, sp
  41e528:	cbz	x0, 41e550 <ferror@plt+0x1a520>
  41e52c:	ldp	x9, x8, [x19]
  41e530:	cmp	x8, x1
  41e534:	csel	x8, x1, x8, hi  // hi = pmore
  41e538:	str	x8, [x19, #8]
  41e53c:	strb	wzr, [x9, x8]
  41e540:	mov	x0, x19
  41e544:	ldr	x19, [sp, #16]
  41e548:	ldp	x29, x30, [sp], #32
  41e54c:	ret
  41e550:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e554:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e558:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41e55c:	add	x0, x0, #0xa7f
  41e560:	add	x1, x1, #0x16d
  41e564:	add	x2, x2, #0xf20
  41e568:	bl	412a18 <ferror@plt+0xe9e8>
  41e56c:	b	41e540 <ferror@plt+0x1a510>
  41e570:	stp	x29, x30, [sp, #-32]!
  41e574:	str	x19, [sp, #16]
  41e578:	mov	x19, x0
  41e57c:	mov	x29, sp
  41e580:	cbz	x0, 41e5a4 <ferror@plt+0x1a574>
  41e584:	mov	x2, x1
  41e588:	cbz	x1, 41e5c0 <ferror@plt+0x1a590>
  41e58c:	mov	x0, x19
  41e590:	ldr	x19, [sp, #16]
  41e594:	mov	x1, #0xffffffffffffffff    	// #-1
  41e598:	mov	x3, #0xffffffffffffffff    	// #-1
  41e59c:	ldp	x29, x30, [sp], #32
  41e5a0:	b	41e65c <ferror@plt+0x1a62c>
  41e5a4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e5a8:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e5ac:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41e5b0:	add	x0, x0, #0xa7f
  41e5b4:	add	x1, x1, #0x2a3
  41e5b8:	add	x2, x2, #0xf20
  41e5bc:	b	41e5d8 <ferror@plt+0x1a5a8>
  41e5c0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e5c4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e5c8:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41e5cc:	add	x0, x0, #0xa7f
  41e5d0:	add	x1, x1, #0x2a3
  41e5d4:	add	x2, x2, #0x21a
  41e5d8:	bl	412a18 <ferror@plt+0xe9e8>
  41e5dc:	mov	x0, x19
  41e5e0:	ldr	x19, [sp, #16]
  41e5e4:	ldp	x29, x30, [sp], #32
  41e5e8:	ret
  41e5ec:	stp	x29, x30, [sp, #-32]!
  41e5f0:	stp	x20, x19, [sp, #16]
  41e5f4:	mov	x19, x0
  41e5f8:	mov	x29, sp
  41e5fc:	cbz	x0, 41e63c <ferror@plt+0x1a60c>
  41e600:	ldr	x8, [x19, #16]
  41e604:	mov	x20, x1
  41e608:	cmp	x8, x1
  41e60c:	b.hi	41e620 <ferror@plt+0x1a5f0>  // b.pmore
  41e610:	ldr	x8, [x19, #8]
  41e614:	mov	x0, x19
  41e618:	sub	x1, x20, x8
  41e61c:	bl	41e148 <ferror@plt+0x1a118>
  41e620:	ldr	x8, [x19]
  41e624:	str	x20, [x19, #8]
  41e628:	strb	wzr, [x8, x20]
  41e62c:	mov	x0, x19
  41e630:	ldp	x20, x19, [sp, #16]
  41e634:	ldp	x29, x30, [sp], #32
  41e638:	ret
  41e63c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e640:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e644:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41e648:	add	x0, x0, #0xa7f
  41e64c:	add	x1, x1, #0x19a
  41e650:	add	x2, x2, #0xf20
  41e654:	bl	412a18 <ferror@plt+0xe9e8>
  41e658:	b	41e62c <ferror@plt+0x1a5fc>
  41e65c:	stp	x29, x30, [sp, #-64]!
  41e660:	stp	x20, x19, [sp, #48]
  41e664:	mov	x19, x0
  41e668:	str	x23, [sp, #16]
  41e66c:	stp	x22, x21, [sp, #32]
  41e670:	mov	x29, sp
  41e674:	cbz	x0, 41e7dc <ferror@plt+0x1a7ac>
  41e678:	mov	x20, x3
  41e67c:	mov	x22, x2
  41e680:	mov	x21, x1
  41e684:	cbnz	x2, 41e68c <ferror@plt+0x1a65c>
  41e688:	cbnz	x20, 41e7f8 <ferror@plt+0x1a7c8>
  41e68c:	cbz	x20, 41e7c4 <ferror@plt+0x1a794>
  41e690:	tbz	x20, #63, 41e6a0 <ferror@plt+0x1a670>
  41e694:	mov	x0, x22
  41e698:	bl	403550 <strlen@plt>
  41e69c:	mov	x20, x0
  41e6a0:	ldr	x8, [x19, #8]
  41e6a4:	tbnz	x21, #63, 41e6cc <ferror@plt+0x1a69c>
  41e6a8:	cmp	x8, x21
  41e6ac:	b.cs	41e6d0 <ferror@plt+0x1a6a0>  // b.hs, b.nlast
  41e6b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e6b4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e6b8:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41e6bc:	add	x0, x0, #0xa7f
  41e6c0:	add	x1, x1, #0x1c7
  41e6c4:	add	x2, x2, #0x226
  41e6c8:	b	41e810 <ferror@plt+0x1a7e0>
  41e6cc:	mov	x21, x8
  41e6d0:	ldr	x9, [x19]
  41e6d4:	cmp	x9, x22
  41e6d8:	b.hi	41e73c <ferror@plt+0x1a70c>  // b.pmore
  41e6dc:	add	x8, x9, x8
  41e6e0:	cmp	x8, x22
  41e6e4:	b.cc	41e73c <ferror@plt+0x1a70c>  // b.lo, b.ul, b.last
  41e6e8:	mov	x0, x19
  41e6ec:	mov	x1, x20
  41e6f0:	sub	x22, x22, x9
  41e6f4:	bl	41e148 <ferror@plt+0x1a118>
  41e6f8:	ldp	x23, x8, [x19]
  41e6fc:	subs	x2, x8, x21
  41e700:	b.ls	41e710 <ferror@plt+0x1a6e0>  // b.plast
  41e704:	add	x1, x23, x21
  41e708:	add	x0, x1, x20
  41e70c:	bl	403500 <memmove@plt>
  41e710:	subs	x8, x21, x22
  41e714:	add	x22, x23, x22
  41e718:	b.ls	41e77c <ferror@plt+0x1a74c>  // b.plast
  41e71c:	ldr	x9, [x19]
  41e720:	cmp	x20, x8
  41e724:	csel	x23, x20, x8, cc  // cc = lo, ul, last
  41e728:	mov	x1, x22
  41e72c:	add	x0, x9, x21
  41e730:	mov	x2, x23
  41e734:	bl	4034e0 <memcpy@plt>
  41e738:	b	41e780 <ferror@plt+0x1a750>
  41e73c:	mov	x0, x19
  41e740:	mov	x1, x20
  41e744:	bl	41e148 <ferror@plt+0x1a118>
  41e748:	ldr	x8, [x19, #8]
  41e74c:	subs	x2, x8, x21
  41e750:	b.ls	41e764 <ferror@plt+0x1a734>  // b.plast
  41e754:	ldr	x8, [x19]
  41e758:	add	x1, x8, x21
  41e75c:	add	x0, x1, x20
  41e760:	bl	403500 <memmove@plt>
  41e764:	cmp	x20, #0x1
  41e768:	b.ne	41e7a0 <ferror@plt+0x1a770>  // b.any
  41e76c:	ldrb	w8, [x22]
  41e770:	ldr	x9, [x19]
  41e774:	strb	w8, [x9, x21]
  41e778:	b	41e7b4 <ferror@plt+0x1a784>
  41e77c:	mov	x23, xzr
  41e780:	subs	x2, x20, x23
  41e784:	b.ls	41e7b4 <ferror@plt+0x1a784>  // b.plast
  41e788:	ldr	x8, [x19]
  41e78c:	add	x9, x22, x23
  41e790:	add	x1, x9, x20
  41e794:	add	x8, x8, x21
  41e798:	add	x0, x8, x23
  41e79c:	b	41e7b0 <ferror@plt+0x1a780>
  41e7a0:	ldr	x8, [x19]
  41e7a4:	mov	x1, x22
  41e7a8:	mov	x2, x20
  41e7ac:	add	x0, x8, x21
  41e7b0:	bl	4034e0 <memcpy@plt>
  41e7b4:	ldp	x9, x8, [x19]
  41e7b8:	add	x8, x8, x20
  41e7bc:	str	x8, [x19, #8]
  41e7c0:	strb	wzr, [x9, x8]
  41e7c4:	mov	x0, x19
  41e7c8:	ldp	x20, x19, [sp, #48]
  41e7cc:	ldp	x22, x21, [sp, #32]
  41e7d0:	ldr	x23, [sp, #16]
  41e7d4:	ldp	x29, x30, [sp], #64
  41e7d8:	ret
  41e7dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e7e0:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e7e4:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41e7e8:	add	x0, x0, #0xa7f
  41e7ec:	add	x1, x1, #0x1c7
  41e7f0:	add	x2, x2, #0xf20
  41e7f4:	b	41e810 <ferror@plt+0x1a7e0>
  41e7f8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41e7fc:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41e800:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41e804:	add	x0, x0, #0xa7f
  41e808:	add	x1, x1, #0x1c7
  41e80c:	add	x2, x2, #0x20e
  41e810:	bl	412a18 <ferror@plt+0xe9e8>
  41e814:	b	41e7c4 <ferror@plt+0x1a794>
  41e818:	stp	x29, x30, [sp, #-96]!
  41e81c:	stp	x20, x19, [sp, #80]
  41e820:	mov	x19, x0
  41e824:	stp	x28, x27, [sp, #16]
  41e828:	stp	x26, x25, [sp, #32]
  41e82c:	stp	x24, x23, [sp, #48]
  41e830:	stp	x22, x21, [sp, #64]
  41e834:	mov	x29, sp
  41e838:	cbz	x0, 41ea4c <ferror@plt+0x1aa1c>
  41e83c:	mov	x22, x1
  41e840:	cbz	x1, 41ea6c <ferror@plt+0x1aa3c>
  41e844:	ldrb	w27, [x22]
  41e848:	cbz	w27, 41ea8c <ferror@plt+0x1aa5c>
  41e84c:	mov	x0, x22
  41e850:	mov	w20, w3
  41e854:	mov	x21, x2
  41e858:	bl	403550 <strlen@plt>
  41e85c:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  41e860:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  41e864:	ldr	x24, [x8, #2328]
  41e868:	ldr	x25, [x9, #2272]
  41e86c:	adrp	x28, 43d000 <ferror@plt+0x38fd0>
  41e870:	add	x26, x22, x0
  41e874:	add	x28, x28, #0x6aa
  41e878:	cbz	w20, 41e898 <ferror@plt+0x1a868>
  41e87c:	sxtb	w8, w27
  41e880:	tbz	w8, #31, 41e898 <ferror@plt+0x1a868>
  41e884:	sub	x1, x26, x22
  41e888:	mov	x0, x22
  41e88c:	bl	4265cc <ferror@plt+0x2259c>
  41e890:	cmn	w0, #0x3
  41e894:	b.ls	41e934 <ferror@plt+0x1a904>  // b.plast
  41e898:	and	x8, x27, #0xff
  41e89c:	ldrh	w8, [x25, x8, lsl #1]
  41e8a0:	tbnz	w8, #0, 41e8dc <ferror@plt+0x1a8ac>
  41e8a4:	and	w8, w27, #0xff
  41e8a8:	sub	w9, w8, #0x2d
  41e8ac:	cmp	w9, #0x2
  41e8b0:	b.cc	41e8dc <ferror@plt+0x1a8ac>  // b.lo, b.ul, b.last
  41e8b4:	cmp	w8, #0x5f
  41e8b8:	b.eq	41e8dc <ferror@plt+0x1a8ac>  // b.none
  41e8bc:	cmp	w8, #0x7e
  41e8c0:	b.eq	41e8dc <ferror@plt+0x1a8ac>  // b.none
  41e8c4:	and	w23, w27, #0xff
  41e8c8:	cbz	x21, 41e95c <ferror@plt+0x1a92c>
  41e8cc:	mov	x0, x21
  41e8d0:	mov	w1, w23
  41e8d4:	bl	403ce0 <strchr@plt>
  41e8d8:	cbz	x0, 41e95c <ferror@plt+0x1a92c>
  41e8dc:	ldp	x8, x10, [x19, #8]
  41e8e0:	add	x9, x8, #0x1
  41e8e4:	cmp	x9, x10
  41e8e8:	b.cs	41e904 <ferror@plt+0x1a8d4>  // b.hs, b.nlast
  41e8ec:	ldr	x10, [x19]
  41e8f0:	str	x9, [x19, #8]
  41e8f4:	strb	w27, [x10, x8]
  41e8f8:	ldp	x8, x9, [x19]
  41e8fc:	add	x8, x8, x9
  41e900:	b	41e928 <ferror@plt+0x1a8f8>
  41e904:	mov	w1, #0x1                   	// #1
  41e908:	mov	x0, x19
  41e90c:	bl	41e148 <ferror@plt+0x1a118>
  41e910:	ldp	x9, x8, [x19]
  41e914:	strb	w27, [x9, x8]
  41e918:	ldp	x9, x8, [x19]
  41e91c:	add	x8, x8, #0x1
  41e920:	str	x8, [x19, #8]
  41e924:	add	x8, x9, x8
  41e928:	mov	w23, #0x1                   	// #1
  41e92c:	strb	wzr, [x8]
  41e930:	b	41e94c <ferror@plt+0x1a91c>
  41e934:	and	x8, x27, #0xff
  41e938:	ldrb	w23, [x24, x8]
  41e93c:	mov	x0, x19
  41e940:	mov	x1, x22
  41e944:	mov	x2, x23
  41e948:	bl	41e254 <ferror@plt+0x1a224>
  41e94c:	add	x22, x22, x23
  41e950:	ldrb	w27, [x22]
  41e954:	cbnz	w27, 41e878 <ferror@plt+0x1a848>
  41e958:	b	41ea8c <ferror@plt+0x1aa5c>
  41e95c:	ldp	x8, x10, [x19, #8]
  41e960:	add	x9, x8, #0x1
  41e964:	cmp	x9, x10
  41e968:	b.cs	41e988 <ferror@plt+0x1a958>  // b.hs, b.nlast
  41e96c:	ldr	x10, [x19]
  41e970:	str	x9, [x19, #8]
  41e974:	mov	w9, #0x25                  	// #37
  41e978:	strb	w9, [x10, x8]
  41e97c:	ldp	x8, x9, [x19]
  41e980:	add	x8, x8, x9
  41e984:	b	41e9b0 <ferror@plt+0x1a980>
  41e988:	mov	w1, #0x1                   	// #1
  41e98c:	mov	x0, x19
  41e990:	bl	41e148 <ferror@plt+0x1a118>
  41e994:	ldp	x9, x8, [x19]
  41e998:	mov	w10, #0x25                  	// #37
  41e99c:	strb	w10, [x9, x8]
  41e9a0:	ldp	x9, x8, [x19]
  41e9a4:	add	x8, x8, #0x1
  41e9a8:	str	x8, [x19, #8]
  41e9ac:	add	x8, x9, x8
  41e9b0:	strb	wzr, [x8]
  41e9b4:	ldp	x8, x10, [x19, #8]
  41e9b8:	lsr	x9, x23, #4
  41e9bc:	ldrb	w27, [x28, x9]
  41e9c0:	add	x9, x8, #0x1
  41e9c4:	cmp	x9, x10
  41e9c8:	b.cs	41e9e4 <ferror@plt+0x1a9b4>  // b.hs, b.nlast
  41e9cc:	ldr	x10, [x19]
  41e9d0:	str	x9, [x19, #8]
  41e9d4:	strb	w27, [x10, x8]
  41e9d8:	ldp	x8, x9, [x19]
  41e9dc:	add	x8, x8, x9
  41e9e0:	b	41ea08 <ferror@plt+0x1a9d8>
  41e9e4:	mov	w1, #0x1                   	// #1
  41e9e8:	mov	x0, x19
  41e9ec:	bl	41e148 <ferror@plt+0x1a118>
  41e9f0:	ldp	x9, x8, [x19]
  41e9f4:	strb	w27, [x9, x8]
  41e9f8:	ldp	x9, x8, [x19]
  41e9fc:	add	x8, x8, #0x1
  41ea00:	str	x8, [x19, #8]
  41ea04:	add	x8, x9, x8
  41ea08:	strb	wzr, [x8]
  41ea0c:	ldp	x8, x10, [x19, #8]
  41ea10:	and	x9, x23, #0xf
  41ea14:	ldrb	w23, [x28, x9]
  41ea18:	add	x9, x8, #0x1
  41ea1c:	cmp	x9, x10
  41ea20:	b.cs	41ea34 <ferror@plt+0x1aa04>  // b.hs, b.nlast
  41ea24:	ldr	x10, [x19]
  41ea28:	str	x9, [x19, #8]
  41ea2c:	strb	w23, [x10, x8]
  41ea30:	b	41e8f8 <ferror@plt+0x1a8c8>
  41ea34:	mov	w1, #0x1                   	// #1
  41ea38:	mov	x0, x19
  41ea3c:	bl	41e148 <ferror@plt+0x1a118>
  41ea40:	ldp	x9, x8, [x19]
  41ea44:	strb	w23, [x9, x8]
  41ea48:	b	41e918 <ferror@plt+0x1a8e8>
  41ea4c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ea50:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ea54:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41ea58:	add	x0, x0, #0xa7f
  41ea5c:	add	x1, x1, #0x239
  41ea60:	add	x2, x2, #0xf20
  41ea64:	bl	412a18 <ferror@plt+0xe9e8>
  41ea68:	b	41ea8c <ferror@plt+0x1aa5c>
  41ea6c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ea70:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ea74:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41ea78:	add	x0, x0, #0xa7f
  41ea7c:	add	x1, x1, #0x239
  41ea80:	add	x2, x2, #0x291
  41ea84:	bl	412a18 <ferror@plt+0xe9e8>
  41ea88:	mov	x19, xzr
  41ea8c:	mov	x0, x19
  41ea90:	ldp	x20, x19, [sp, #80]
  41ea94:	ldp	x22, x21, [sp, #64]
  41ea98:	ldp	x24, x23, [sp, #48]
  41ea9c:	ldp	x26, x25, [sp, #32]
  41eaa0:	ldp	x28, x27, [sp, #16]
  41eaa4:	ldp	x29, x30, [sp], #96
  41eaa8:	ret
  41eaac:	cbz	x0, 41eabc <ferror@plt+0x1aa8c>
  41eab0:	mov	w2, w1
  41eab4:	mov	x1, #0xffffffffffffffff    	// #-1
  41eab8:	b	41eaec <ferror@plt+0x1aabc>
  41eabc:	stp	x29, x30, [sp, #-16]!
  41eac0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41eac4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41eac8:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41eacc:	add	x0, x0, #0xa7f
  41ead0:	add	x1, x1, #0x315
  41ead4:	add	x2, x2, #0xf20
  41ead8:	mov	x29, sp
  41eadc:	bl	412a18 <ferror@plt+0xe9e8>
  41eae0:	mov	x0, xzr
  41eae4:	ldp	x29, x30, [sp], #16
  41eae8:	ret
  41eaec:	stp	x29, x30, [sp, #-48]!
  41eaf0:	stp	x20, x19, [sp, #32]
  41eaf4:	mov	x19, x0
  41eaf8:	str	x21, [sp, #16]
  41eafc:	mov	x29, sp
  41eb00:	cbz	x0, 41eb70 <ferror@plt+0x1ab40>
  41eb04:	mov	x21, x1
  41eb08:	mov	w1, #0x1                   	// #1
  41eb0c:	mov	x0, x19
  41eb10:	mov	w20, w2
  41eb14:	bl	41e148 <ferror@plt+0x1a118>
  41eb18:	ldr	x8, [x19, #8]
  41eb1c:	tbnz	x21, #63, 41eb40 <ferror@plt+0x1ab10>
  41eb20:	subs	x2, x8, x21
  41eb24:	b.cc	41eb8c <ferror@plt+0x1ab5c>  // b.lo, b.ul, b.last
  41eb28:	b.ls	41eb44 <ferror@plt+0x1ab14>  // b.plast
  41eb2c:	ldr	x8, [x19]
  41eb30:	add	x1, x8, x21
  41eb34:	add	x0, x1, #0x1
  41eb38:	bl	403500 <memmove@plt>
  41eb3c:	b	41eb44 <ferror@plt+0x1ab14>
  41eb40:	mov	x21, x8
  41eb44:	ldr	x8, [x19]
  41eb48:	strb	w20, [x8, x21]
  41eb4c:	ldp	x9, x8, [x19]
  41eb50:	add	x8, x8, #0x1
  41eb54:	str	x8, [x19, #8]
  41eb58:	strb	wzr, [x9, x8]
  41eb5c:	mov	x0, x19
  41eb60:	ldp	x20, x19, [sp, #32]
  41eb64:	ldr	x21, [sp, #16]
  41eb68:	ldp	x29, x30, [sp], #48
  41eb6c:	ret
  41eb70:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41eb74:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41eb78:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41eb7c:	add	x0, x0, #0xa7f
  41eb80:	add	x1, x1, #0x48c
  41eb84:	add	x2, x2, #0xf20
  41eb88:	b	41eba4 <ferror@plt+0x1ab74>
  41eb8c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41eb90:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41eb94:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41eb98:	add	x0, x0, #0xa7f
  41eb9c:	add	x1, x1, #0x48c
  41eba0:	add	x2, x2, #0x226
  41eba4:	bl	412a18 <ferror@plt+0xe9e8>
  41eba8:	b	41eb5c <ferror@plt+0x1ab2c>
  41ebac:	cbz	x0, 41ebbc <ferror@plt+0x1ab8c>
  41ebb0:	mov	w2, w1
  41ebb4:	mov	x1, #0xffffffffffffffff    	// #-1
  41ebb8:	b	41ebec <ferror@plt+0x1abbc>
  41ebbc:	stp	x29, x30, [sp, #-16]!
  41ebc0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ebc4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ebc8:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41ebcc:	add	x0, x0, #0xa7f
  41ebd0:	add	x1, x1, #0x342
  41ebd4:	add	x2, x2, #0xf20
  41ebd8:	mov	x29, sp
  41ebdc:	bl	412a18 <ferror@plt+0xe9e8>
  41ebe0:	mov	x0, xzr
  41ebe4:	ldp	x29, x30, [sp], #16
  41ebe8:	ret
  41ebec:	stp	x29, x30, [sp, #-64]!
  41ebf0:	stp	x20, x19, [sp, #48]
  41ebf4:	mov	x19, x0
  41ebf8:	str	x23, [sp, #16]
  41ebfc:	stp	x22, x21, [sp, #32]
  41ec00:	mov	x29, sp
  41ec04:	cbz	x0, 41ed1c <ferror@plt+0x1acec>
  41ec08:	mov	w20, w2
  41ec0c:	mov	x21, x1
  41ec10:	cmp	w2, #0x80
  41ec14:	b.cs	41ec24 <ferror@plt+0x1abf4>  // b.hs, b.nlast
  41ec18:	mov	w23, wzr
  41ec1c:	mov	w8, #0x1                   	// #1
  41ec20:	b	41ec7c <ferror@plt+0x1ac4c>
  41ec24:	cmp	w20, #0x800
  41ec28:	b.cs	41ec38 <ferror@plt+0x1ac08>  // b.hs, b.nlast
  41ec2c:	mov	w23, #0xc0                  	// #192
  41ec30:	mov	w8, #0x2                   	// #2
  41ec34:	b	41ec7c <ferror@plt+0x1ac4c>
  41ec38:	cmp	w20, #0x10, lsl #12
  41ec3c:	b.cs	41ec4c <ferror@plt+0x1ac1c>  // b.hs, b.nlast
  41ec40:	mov	w23, #0xe0                  	// #224
  41ec44:	mov	w8, #0x3                   	// #3
  41ec48:	b	41ec7c <ferror@plt+0x1ac4c>
  41ec4c:	cmp	w20, #0x200, lsl #12
  41ec50:	b.cs	41ec60 <ferror@plt+0x1ac30>  // b.hs, b.nlast
  41ec54:	mov	w23, #0xf0                  	// #240
  41ec58:	mov	w8, #0x4                   	// #4
  41ec5c:	b	41ec7c <ferror@plt+0x1ac4c>
  41ec60:	lsr	w8, w20, #26
  41ec64:	mov	w9, #0x5                   	// #5
  41ec68:	mov	w10, #0xfc                  	// #252
  41ec6c:	mov	w11, #0xf8                  	// #248
  41ec70:	cmp	w8, #0x0
  41ec74:	cinc	w8, w9, ne  // ne = any
  41ec78:	csel	w23, w11, w10, eq  // eq = none
  41ec7c:	mov	w22, w8
  41ec80:	mov	x0, x19
  41ec84:	mov	x1, x22
  41ec88:	bl	41e148 <ferror@plt+0x1a118>
  41ec8c:	ldr	x8, [x19, #8]
  41ec90:	tbnz	x21, #63, 41ecb4 <ferror@plt+0x1ac84>
  41ec94:	subs	x2, x8, x21
  41ec98:	b.cc	41ed38 <ferror@plt+0x1ad08>  // b.lo, b.ul, b.last
  41ec9c:	b.ls	41ecb8 <ferror@plt+0x1ac88>  // b.plast
  41eca0:	ldr	x8, [x19]
  41eca4:	add	x1, x8, x21
  41eca8:	add	x0, x1, x22
  41ecac:	bl	403500 <memmove@plt>
  41ecb0:	b	41ecb8 <ferror@plt+0x1ac88>
  41ecb4:	mov	x21, x8
  41ecb8:	ldr	x8, [x19]
  41ecbc:	cmp	w22, #0x2
  41ecc0:	b.cc	41ecec <ferror@plt+0x1acbc>  // b.lo, b.ul, b.last
  41ecc4:	add	x9, x21, x8
  41ecc8:	sub	x9, x9, #0x1
  41eccc:	mov	x10, x22
  41ecd0:	mov	w11, #0x80                  	// #128
  41ecd4:	bfxil	w11, w20, #0, #6
  41ecd8:	cmp	x10, #0x2
  41ecdc:	strb	w11, [x9, x10]
  41ece0:	sub	x10, x10, #0x1
  41ece4:	lsr	w20, w20, #6
  41ece8:	b.gt	41ecd0 <ferror@plt+0x1aca0>
  41ecec:	orr	w9, w20, w23
  41ecf0:	strb	w9, [x8, x21]
  41ecf4:	ldp	x9, x8, [x19]
  41ecf8:	add	x8, x8, x22
  41ecfc:	str	x8, [x19, #8]
  41ed00:	strb	wzr, [x9, x8]
  41ed04:	mov	x0, x19
  41ed08:	ldp	x20, x19, [sp, #48]
  41ed0c:	ldp	x22, x21, [sp, #32]
  41ed10:	ldr	x23, [sp, #16]
  41ed14:	ldp	x29, x30, [sp], #64
  41ed18:	ret
  41ed1c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ed20:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ed24:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41ed28:	add	x0, x0, #0xa7f
  41ed2c:	add	x1, x1, #0x4c1
  41ed30:	add	x2, x2, #0xf20
  41ed34:	b	41ed50 <ferror@plt+0x1ad20>
  41ed38:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ed3c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ed40:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41ed44:	add	x0, x0, #0xa7f
  41ed48:	add	x1, x1, #0x4c1
  41ed4c:	add	x2, x2, #0x226
  41ed50:	bl	412a18 <ferror@plt+0xe9e8>
  41ed54:	b	41ed04 <ferror@plt+0x1acd4>
  41ed58:	stp	x29, x30, [sp, #-32]!
  41ed5c:	str	x19, [sp, #16]
  41ed60:	mov	x19, x0
  41ed64:	mov	x29, sp
  41ed68:	cbz	x0, 41ed8c <ferror@plt+0x1ad5c>
  41ed6c:	mov	x2, x1
  41ed70:	cbz	x1, 41eda8 <ferror@plt+0x1ad78>
  41ed74:	mov	x0, x19
  41ed78:	ldr	x19, [sp, #16]
  41ed7c:	mov	x3, #0xffffffffffffffff    	// #-1
  41ed80:	mov	x1, xzr
  41ed84:	ldp	x29, x30, [sp], #32
  41ed88:	b	41e65c <ferror@plt+0x1a62c>
  41ed8c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ed90:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ed94:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41ed98:	add	x0, x0, #0xa7f
  41ed9c:	add	x1, x1, #0x378
  41eda0:	add	x2, x2, #0xf20
  41eda4:	b	41edc0 <ferror@plt+0x1ad90>
  41eda8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41edac:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41edb0:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41edb4:	add	x0, x0, #0xa7f
  41edb8:	add	x1, x1, #0x378
  41edbc:	add	x2, x2, #0x21a
  41edc0:	bl	412a18 <ferror@plt+0xe9e8>
  41edc4:	mov	x0, x19
  41edc8:	ldr	x19, [sp, #16]
  41edcc:	ldp	x29, x30, [sp], #32
  41edd0:	ret
  41edd4:	stp	x29, x30, [sp, #-32]!
  41edd8:	str	x19, [sp, #16]
  41eddc:	mov	x19, x0
  41ede0:	mov	x29, sp
  41ede4:	cbz	x0, 41ee08 <ferror@plt+0x1add8>
  41ede8:	mov	x3, x2
  41edec:	mov	x2, x1
  41edf0:	cbz	x1, 41ee24 <ferror@plt+0x1adf4>
  41edf4:	mov	x0, x19
  41edf8:	ldr	x19, [sp, #16]
  41edfc:	mov	x1, xzr
  41ee00:	ldp	x29, x30, [sp], #32
  41ee04:	b	41e65c <ferror@plt+0x1a62c>
  41ee08:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ee0c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ee10:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41ee14:	add	x0, x0, #0xa7f
  41ee18:	add	x1, x1, #0x3ac
  41ee1c:	add	x2, x2, #0xf20
  41ee20:	b	41ee3c <ferror@plt+0x1ae0c>
  41ee24:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ee28:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ee2c:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41ee30:	add	x0, x0, #0xa7f
  41ee34:	add	x1, x1, #0x3ac
  41ee38:	add	x2, x2, #0x21a
  41ee3c:	bl	412a18 <ferror@plt+0xe9e8>
  41ee40:	mov	x0, x19
  41ee44:	ldr	x19, [sp, #16]
  41ee48:	ldp	x29, x30, [sp], #32
  41ee4c:	ret
  41ee50:	cbz	x0, 41ee60 <ferror@plt+0x1ae30>
  41ee54:	mov	w2, w1
  41ee58:	mov	x1, xzr
  41ee5c:	b	41eaec <ferror@plt+0x1aabc>
  41ee60:	stp	x29, x30, [sp, #-16]!
  41ee64:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ee68:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ee6c:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41ee70:	add	x0, x0, #0xa7f
  41ee74:	add	x1, x1, #0x3ec
  41ee78:	add	x2, x2, #0xf20
  41ee7c:	mov	x29, sp
  41ee80:	bl	412a18 <ferror@plt+0xe9e8>
  41ee84:	mov	x0, xzr
  41ee88:	ldp	x29, x30, [sp], #16
  41ee8c:	ret
  41ee90:	cbz	x0, 41eea0 <ferror@plt+0x1ae70>
  41ee94:	mov	w2, w1
  41ee98:	mov	x1, xzr
  41ee9c:	b	41ebec <ferror@plt+0x1abbc>
  41eea0:	stp	x29, x30, [sp, #-16]!
  41eea4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41eea8:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41eeac:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41eeb0:	add	x0, x0, #0xa7f
  41eeb4:	add	x1, x1, #0x41a
  41eeb8:	add	x2, x2, #0xf20
  41eebc:	mov	x29, sp
  41eec0:	bl	412a18 <ferror@plt+0xe9e8>
  41eec4:	mov	x0, xzr
  41eec8:	ldp	x29, x30, [sp], #16
  41eecc:	ret
  41eed0:	stp	x29, x30, [sp, #-32]!
  41eed4:	str	x19, [sp, #16]
  41eed8:	mov	x19, x0
  41eedc:	mov	x29, sp
  41eee0:	cbz	x0, 41ef0c <ferror@plt+0x1aedc>
  41eee4:	cbz	x2, 41ef28 <ferror@plt+0x1aef8>
  41eee8:	tbnz	x1, #63, 41eef8 <ferror@plt+0x1aec8>
  41eeec:	ldr	x8, [x19, #8]
  41eef0:	cmp	x8, x1
  41eef4:	b.cc	41ef44 <ferror@plt+0x1af14>  // b.lo, b.ul, b.last
  41eef8:	mov	x0, x19
  41eefc:	ldr	x19, [sp, #16]
  41ef00:	mov	x3, #0xffffffffffffffff    	// #-1
  41ef04:	ldp	x29, x30, [sp], #32
  41ef08:	b	41e65c <ferror@plt+0x1a62c>
  41ef0c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ef10:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ef14:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41ef18:	add	x0, x0, #0xa7f
  41ef1c:	add	x1, x1, #0x451
  41ef20:	add	x2, x2, #0xf20
  41ef24:	b	41ef5c <ferror@plt+0x1af2c>
  41ef28:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ef2c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ef30:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41ef34:	add	x0, x0, #0xa7f
  41ef38:	add	x1, x1, #0x451
  41ef3c:	add	x2, x2, #0x21a
  41ef40:	b	41ef5c <ferror@plt+0x1af2c>
  41ef44:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ef48:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ef4c:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41ef50:	add	x0, x0, #0xa7f
  41ef54:	add	x1, x1, #0x451
  41ef58:	add	x2, x2, #0x226
  41ef5c:	bl	412a18 <ferror@plt+0xe9e8>
  41ef60:	mov	x0, x19
  41ef64:	ldr	x19, [sp, #16]
  41ef68:	ldp	x29, x30, [sp], #32
  41ef6c:	ret
  41ef70:	stp	x29, x30, [sp, #-48]!
  41ef74:	stp	x20, x19, [sp, #32]
  41ef78:	mov	x19, x0
  41ef7c:	str	x21, [sp, #16]
  41ef80:	mov	x29, sp
  41ef84:	cbz	x2, 41efb8 <ferror@plt+0x1af88>
  41ef88:	mov	x0, x2
  41ef8c:	mov	x20, x2
  41ef90:	mov	x21, x1
  41ef94:	bl	403550 <strlen@plt>
  41ef98:	mov	x3, x0
  41ef9c:	mov	x0, x19
  41efa0:	mov	x1, x21
  41efa4:	mov	x2, x20
  41efa8:	ldp	x20, x19, [sp, #32]
  41efac:	ldr	x21, [sp, #16]
  41efb0:	ldp	x29, x30, [sp], #48
  41efb4:	b	41efe8 <ferror@plt+0x1afb8>
  41efb8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41efbc:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41efc0:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41efc4:	add	x0, x0, #0xa7f
  41efc8:	add	x1, x1, #0x4ff
  41efcc:	add	x2, x2, #0x21a
  41efd0:	bl	412a18 <ferror@plt+0xe9e8>
  41efd4:	mov	x0, x19
  41efd8:	ldp	x20, x19, [sp, #32]
  41efdc:	ldr	x21, [sp, #16]
  41efe0:	ldp	x29, x30, [sp], #48
  41efe4:	ret
  41efe8:	stp	x29, x30, [sp, #-64]!
  41efec:	stp	x20, x19, [sp, #48]
  41eff0:	mov	x19, x0
  41eff4:	stp	x24, x23, [sp, #16]
  41eff8:	stp	x22, x21, [sp, #32]
  41effc:	mov	x29, sp
  41f000:	cbz	x0, 41f08c <ferror@plt+0x1b05c>
  41f004:	mov	x21, x3
  41f008:	cbz	x3, 41f074 <ferror@plt+0x1b044>
  41f00c:	mov	x20, x2
  41f010:	cbz	x2, 41f0a8 <ferror@plt+0x1b078>
  41f014:	ldr	x24, [x19, #8]
  41f018:	mov	x22, x1
  41f01c:	cmp	x24, x1
  41f020:	b.cc	41f0c4 <ferror@plt+0x1b094>  // b.lo, b.ul, b.last
  41f024:	tbz	x21, #63, 41f034 <ferror@plt+0x1b004>
  41f028:	mov	x0, x20
  41f02c:	bl	403550 <strlen@plt>
  41f030:	mov	x21, x0
  41f034:	add	x23, x21, x22
  41f038:	subs	x1, x23, x24
  41f03c:	b.ls	41f048 <ferror@plt+0x1b018>  // b.plast
  41f040:	mov	x0, x19
  41f044:	bl	41e148 <ferror@plt+0x1a118>
  41f048:	ldr	x8, [x19]
  41f04c:	mov	x1, x20
  41f050:	mov	x2, x21
  41f054:	add	x0, x8, x22
  41f058:	bl	4034e0 <memcpy@plt>
  41f05c:	ldr	x8, [x19, #8]
  41f060:	cmp	x23, x8
  41f064:	b.ls	41f074 <ferror@plt+0x1b044>  // b.plast
  41f068:	ldr	x8, [x19]
  41f06c:	strb	wzr, [x8, x23]
  41f070:	str	x23, [x19, #8]
  41f074:	mov	x0, x19
  41f078:	ldp	x20, x19, [sp, #48]
  41f07c:	ldp	x22, x21, [sp, #32]
  41f080:	ldp	x24, x23, [sp, #16]
  41f084:	ldp	x29, x30, [sp], #64
  41f088:	ret
  41f08c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f090:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f094:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41f098:	add	x0, x0, #0xa7f
  41f09c:	add	x1, x1, #0x53c
  41f0a0:	add	x2, x2, #0xf20
  41f0a4:	b	41f0dc <ferror@plt+0x1b0ac>
  41f0a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f0ac:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f0b0:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41f0b4:	add	x0, x0, #0xa7f
  41f0b8:	add	x1, x1, #0x53c
  41f0bc:	add	x2, x2, #0x21a
  41f0c0:	b	41f0dc <ferror@plt+0x1b0ac>
  41f0c4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f0c8:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f0cc:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41f0d0:	add	x0, x0, #0xa7f
  41f0d4:	add	x1, x1, #0x53c
  41f0d8:	add	x2, x2, #0x226
  41f0dc:	bl	412a18 <ferror@plt+0xe9e8>
  41f0e0:	b	41f074 <ferror@plt+0x1b044>
  41f0e4:	stp	x29, x30, [sp, #-32]!
  41f0e8:	stp	x20, x19, [sp, #16]
  41f0ec:	mov	x19, x0
  41f0f0:	mov	x29, sp
  41f0f4:	cbz	x0, 41f15c <ferror@plt+0x1b12c>
  41f0f8:	tbnz	x1, #63, 41f178 <ferror@plt+0x1b148>
  41f0fc:	ldr	x8, [x19, #8]
  41f100:	subs	x9, x8, x1
  41f104:	b.cc	41f194 <ferror@plt+0x1b164>  // b.lo, b.ul, b.last
  41f108:	mov	x20, x2
  41f10c:	tbnz	x2, #63, 41f138 <ferror@plt+0x1b108>
  41f110:	add	x9, x20, x1
  41f114:	subs	x2, x8, x9
  41f118:	b.cc	41f1b0 <ferror@plt+0x1b180>  // b.lo, b.ul, b.last
  41f11c:	b.ls	41f13c <ferror@plt+0x1b10c>  // b.plast
  41f120:	ldr	x8, [x19]
  41f124:	add	x0, x8, x1
  41f128:	add	x1, x0, x20
  41f12c:	bl	403500 <memmove@plt>
  41f130:	ldr	x8, [x19, #8]
  41f134:	b	41f13c <ferror@plt+0x1b10c>
  41f138:	mov	x20, x9
  41f13c:	ldr	x9, [x19]
  41f140:	sub	x8, x8, x20
  41f144:	str	x8, [x19, #8]
  41f148:	strb	wzr, [x9, x8]
  41f14c:	mov	x0, x19
  41f150:	ldp	x20, x19, [sp, #16]
  41f154:	ldp	x29, x30, [sp], #32
  41f158:	ret
  41f15c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f160:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f164:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41f168:	add	x0, x0, #0xa7f
  41f16c:	add	x1, x1, #0x585
  41f170:	add	x2, x2, #0xf20
  41f174:	b	41f1c8 <ferror@plt+0x1b198>
  41f178:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f17c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f180:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41f184:	add	x0, x0, #0xa7f
  41f188:	add	x1, x1, #0x585
  41f18c:	add	x2, x2, #0x5b8
  41f190:	b	41f1c8 <ferror@plt+0x1b198>
  41f194:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f198:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f19c:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41f1a0:	add	x0, x0, #0xa7f
  41f1a4:	add	x1, x1, #0x585
  41f1a8:	add	x2, x2, #0x226
  41f1ac:	b	41f1c8 <ferror@plt+0x1b198>
  41f1b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f1b4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f1b8:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41f1bc:	add	x0, x0, #0xa7f
  41f1c0:	add	x1, x1, #0x585
  41f1c4:	add	x2, x2, #0x5c1
  41f1c8:	bl	412a18 <ferror@plt+0xe9e8>
  41f1cc:	b	41f14c <ferror@plt+0x1b11c>
  41f1d0:	stp	x29, x30, [sp, #-48]!
  41f1d4:	stp	x20, x19, [sp, #32]
  41f1d8:	mov	x19, x0
  41f1dc:	str	x21, [sp, #16]
  41f1e0:	mov	x29, sp
  41f1e4:	cbz	x0, 41f21c <ferror@plt+0x1b1ec>
  41f1e8:	ldr	w20, [x19, #8]
  41f1ec:	cbz	w20, 41f208 <ferror@plt+0x1b1d8>
  41f1f0:	ldr	x21, [x19]
  41f1f4:	ldrb	w0, [x21]
  41f1f8:	bl	41ca10 <ferror@plt+0x189e0>
  41f1fc:	subs	w20, w20, #0x1
  41f200:	strb	w0, [x21], #1
  41f204:	b.ne	41f1f4 <ferror@plt+0x1b1c4>  // b.any
  41f208:	mov	x0, x19
  41f20c:	ldp	x20, x19, [sp, #32]
  41f210:	ldr	x21, [sp, #16]
  41f214:	ldp	x29, x30, [sp], #48
  41f218:	ret
  41f21c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f220:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f224:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41f228:	add	x0, x0, #0xa7f
  41f22c:	add	x1, x1, #0x5da
  41f230:	add	x2, x2, #0xf20
  41f234:	bl	412a18 <ferror@plt+0xe9e8>
  41f238:	b	41f208 <ferror@plt+0x1b1d8>
  41f23c:	stp	x29, x30, [sp, #-48]!
  41f240:	stp	x20, x19, [sp, #32]
  41f244:	mov	x19, x0
  41f248:	str	x21, [sp, #16]
  41f24c:	mov	x29, sp
  41f250:	cbz	x0, 41f288 <ferror@plt+0x1b258>
  41f254:	ldr	w20, [x19, #8]
  41f258:	cbz	w20, 41f274 <ferror@plt+0x1b244>
  41f25c:	ldr	x21, [x19]
  41f260:	ldrb	w0, [x21]
  41f264:	bl	41cac4 <ferror@plt+0x18a94>
  41f268:	subs	w20, w20, #0x1
  41f26c:	strb	w0, [x21], #1
  41f270:	b.ne	41f260 <ferror@plt+0x1b230>  // b.any
  41f274:	mov	x0, x19
  41f278:	ldp	x20, x19, [sp, #32]
  41f27c:	ldr	x21, [sp, #16]
  41f280:	ldp	x29, x30, [sp], #48
  41f284:	ret
  41f288:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f28c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f290:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41f294:	add	x0, x0, #0xa7f
  41f298:	add	x1, x1, #0x602
  41f29c:	add	x2, x2, #0xf20
  41f2a0:	bl	412a18 <ferror@plt+0xe9e8>
  41f2a4:	b	41f274 <ferror@plt+0x1b244>
  41f2a8:	stp	x29, x30, [sp, #-64]!
  41f2ac:	stp	x20, x19, [sp, #48]
  41f2b0:	mov	x19, x0
  41f2b4:	str	x23, [sp, #16]
  41f2b8:	stp	x22, x21, [sp, #32]
  41f2bc:	mov	x29, sp
  41f2c0:	cbz	x0, 41f31c <ferror@plt+0x1b2ec>
  41f2c4:	ldr	x21, [x19, #8]
  41f2c8:	cbz	x21, 41f304 <ferror@plt+0x1b2d4>
  41f2cc:	ldr	x22, [x19]
  41f2d0:	bl	403ba0 <__ctype_b_loc@plt>
  41f2d4:	mov	x20, x0
  41f2d8:	ldr	x8, [x20]
  41f2dc:	ldrb	w23, [x22]
  41f2e0:	ldrh	w8, [x8, x23, lsl #1]
  41f2e4:	tbz	w8, #8, 41f2f8 <ferror@plt+0x1b2c8>
  41f2e8:	bl	403780 <__ctype_tolower_loc@plt>
  41f2ec:	ldr	x8, [x0]
  41f2f0:	ldr	w8, [x8, x23, lsl #2]
  41f2f4:	strb	w8, [x22]
  41f2f8:	subs	x21, x21, #0x1
  41f2fc:	add	x22, x22, #0x1
  41f300:	b.ne	41f2d8 <ferror@plt+0x1b2a8>  // b.any
  41f304:	mov	x0, x19
  41f308:	ldp	x20, x19, [sp, #48]
  41f30c:	ldp	x22, x21, [sp, #32]
  41f310:	ldr	x23, [sp, #16]
  41f314:	ldp	x29, x30, [sp], #64
  41f318:	ret
  41f31c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f320:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f324:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41f328:	add	x0, x0, #0xa7f
  41f32c:	add	x1, x1, #0x628
  41f330:	add	x2, x2, #0xf20
  41f334:	bl	412a18 <ferror@plt+0xe9e8>
  41f338:	b	41f304 <ferror@plt+0x1b2d4>
  41f33c:	stp	x29, x30, [sp, #-64]!
  41f340:	stp	x20, x19, [sp, #48]
  41f344:	mov	x19, x0
  41f348:	str	x23, [sp, #16]
  41f34c:	stp	x22, x21, [sp, #32]
  41f350:	mov	x29, sp
  41f354:	cbz	x0, 41f3b0 <ferror@plt+0x1b380>
  41f358:	ldr	x21, [x19, #8]
  41f35c:	cbz	x21, 41f398 <ferror@plt+0x1b368>
  41f360:	ldr	x22, [x19]
  41f364:	bl	403ba0 <__ctype_b_loc@plt>
  41f368:	mov	x20, x0
  41f36c:	ldr	x8, [x20]
  41f370:	ldrb	w23, [x22]
  41f374:	ldrh	w8, [x8, x23, lsl #1]
  41f378:	tbz	w8, #9, 41f38c <ferror@plt+0x1b35c>
  41f37c:	bl	403a10 <__ctype_toupper_loc@plt>
  41f380:	ldr	x8, [x0]
  41f384:	ldr	w8, [x8, x23, lsl #2]
  41f388:	strb	w8, [x22]
  41f38c:	subs	x21, x21, #0x1
  41f390:	add	x22, x22, #0x1
  41f394:	b.ne	41f36c <ferror@plt+0x1b33c>  // b.any
  41f398:	mov	x0, x19
  41f39c:	ldp	x20, x19, [sp, #48]
  41f3a0:	ldp	x22, x21, [sp, #32]
  41f3a4:	ldr	x23, [sp, #16]
  41f3a8:	ldp	x29, x30, [sp], #64
  41f3ac:	ret
  41f3b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f3b4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f3b8:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41f3bc:	add	x0, x0, #0xa7f
  41f3c0:	add	x1, x1, #0x64a
  41f3c4:	add	x2, x2, #0xf20
  41f3c8:	bl	412a18 <ferror@plt+0xe9e8>
  41f3cc:	b	41f398 <ferror@plt+0x1b368>
  41f3d0:	sub	sp, sp, #0x50
  41f3d4:	stp	x29, x30, [sp, #48]
  41f3d8:	stp	x20, x19, [sp, #64]
  41f3dc:	add	x29, sp, #0x30
  41f3e0:	cbz	x0, 41f450 <ferror@plt+0x1b420>
  41f3e4:	cbz	x1, 41f46c <ferror@plt+0x1b43c>
  41f3e8:	ldp	q1, q0, [x2]
  41f3ec:	mov	x19, x0
  41f3f0:	sub	x0, x29, #0x8
  41f3f4:	mov	x2, sp
  41f3f8:	stp	q1, q0, [sp]
  41f3fc:	bl	42a2f8 <ferror@plt+0x262c8>
  41f400:	tbnz	w0, #31, 41f440 <ferror@plt+0x1b410>
  41f404:	mov	w20, w0
  41f408:	mov	w1, w0
  41f40c:	mov	x0, x19
  41f410:	bl	41e148 <ferror@plt+0x1a118>
  41f414:	ldp	x8, x9, [x19]
  41f418:	ldur	x1, [x29, #-8]
  41f41c:	add	w10, w20, #0x1
  41f420:	sxtw	x2, w10
  41f424:	add	x0, x8, x9
  41f428:	bl	4034e0 <memcpy@plt>
  41f42c:	ldr	x8, [x19, #8]
  41f430:	add	x8, x8, w20, uxtw
  41f434:	str	x8, [x19, #8]
  41f438:	ldur	x0, [x29, #-8]
  41f43c:	bl	411d58 <ferror@plt+0xdd28>
  41f440:	ldp	x20, x19, [sp, #64]
  41f444:	ldp	x29, x30, [sp, #48]
  41f448:	add	sp, sp, #0x50
  41f44c:	ret
  41f450:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f454:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f458:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41f45c:	add	x0, x0, #0xa7f
  41f460:	add	x1, x1, #0x66a
  41f464:	add	x2, x2, #0xf20
  41f468:	b	41f484 <ferror@plt+0x1b454>
  41f46c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f470:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f474:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  41f478:	add	x0, x0, #0xa7f
  41f47c:	add	x1, x1, #0x66a
  41f480:	add	x2, x2, #0xc32
  41f484:	bl	412a18 <ferror@plt+0xe9e8>
  41f488:	b	41f440 <ferror@plt+0x1b410>
  41f48c:	sub	sp, sp, #0x50
  41f490:	str	x21, [sp, #48]
  41f494:	stp	x20, x19, [sp, #64]
  41f498:	mov	x21, x2
  41f49c:	mov	x19, x1
  41f4a0:	mov	x20, x0
  41f4a4:	stp	x29, x30, [sp, #32]
  41f4a8:	add	x29, sp, #0x20
  41f4ac:	cbz	x0, 41f4e8 <ferror@plt+0x1b4b8>
  41f4b0:	ldr	x8, [x20]
  41f4b4:	str	xzr, [x20, #8]
  41f4b8:	strb	wzr, [x8]
  41f4bc:	ldp	q1, q0, [x21]
  41f4c0:	mov	x2, sp
  41f4c4:	mov	x0, x20
  41f4c8:	mov	x1, x19
  41f4cc:	stp	q1, q0, [sp]
  41f4d0:	bl	41f3d0 <ferror@plt+0x1b3a0>
  41f4d4:	ldp	x20, x19, [sp, #64]
  41f4d8:	ldr	x21, [sp, #48]
  41f4dc:	ldp	x29, x30, [sp, #32]
  41f4e0:	add	sp, sp, #0x50
  41f4e4:	ret
  41f4e8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f4ec:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f4f0:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41f4f4:	add	x0, x0, #0xa7f
  41f4f8:	add	x1, x1, #0x16d
  41f4fc:	add	x2, x2, #0xf20
  41f500:	bl	412a18 <ferror@plt+0xe9e8>
  41f504:	b	41f4bc <ferror@plt+0x1b48c>
  41f508:	sub	sp, sp, #0x120
  41f50c:	stp	x29, x30, [sp, #240]
  41f510:	stp	x20, x19, [sp, #272]
  41f514:	add	x29, sp, #0xf0
  41f518:	mov	x19, x1
  41f51c:	mov	x20, x0
  41f520:	str	x28, [sp, #256]
  41f524:	stp	x2, x3, [x29, #-112]
  41f528:	stp	x4, x5, [x29, #-96]
  41f52c:	stp	x6, x7, [x29, #-80]
  41f530:	stp	q1, q2, [sp, #16]
  41f534:	stp	q3, q4, [sp, #48]
  41f538:	str	q0, [sp]
  41f53c:	stp	q5, q6, [sp, #80]
  41f540:	str	q7, [sp, #112]
  41f544:	cbz	x0, 41f5a4 <ferror@plt+0x1b574>
  41f548:	ldr	x8, [x20]
  41f54c:	str	xzr, [x20, #8]
  41f550:	strb	wzr, [x8]
  41f554:	mov	x8, #0xffffffffffffffd0    	// #-48
  41f558:	mov	x10, sp
  41f55c:	sub	x11, x29, #0x70
  41f560:	movk	x8, #0xff80, lsl #32
  41f564:	add	x9, x29, #0x30
  41f568:	add	x10, x10, #0x80
  41f56c:	add	x11, x11, #0x30
  41f570:	stp	x10, x8, [x29, #-16]
  41f574:	stp	x9, x11, [x29, #-32]
  41f578:	ldp	q0, q1, [x29, #-32]
  41f57c:	sub	x2, x29, #0x40
  41f580:	mov	x0, x20
  41f584:	mov	x1, x19
  41f588:	stp	q0, q1, [x29, #-64]
  41f58c:	bl	41f3d0 <ferror@plt+0x1b3a0>
  41f590:	ldp	x20, x19, [sp, #272]
  41f594:	ldr	x28, [sp, #256]
  41f598:	ldp	x29, x30, [sp, #240]
  41f59c:	add	sp, sp, #0x120
  41f5a0:	ret
  41f5a4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f5a8:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41f5ac:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  41f5b0:	add	x0, x0, #0xa7f
  41f5b4:	add	x1, x1, #0x16d
  41f5b8:	add	x2, x2, #0xf20
  41f5bc:	bl	412a18 <ferror@plt+0xe9e8>
  41f5c0:	b	41f554 <ferror@plt+0x1b524>
  41f5c4:	sub	sp, sp, #0x100
  41f5c8:	stp	x29, x30, [sp, #240]
  41f5cc:	add	x29, sp, #0xf0
  41f5d0:	mov	x8, #0xffffffffffffffd0    	// #-48
  41f5d4:	mov	x9, sp
  41f5d8:	sub	x10, x29, #0x70
  41f5dc:	movk	x8, #0xff80, lsl #32
  41f5e0:	add	x11, x29, #0x10
  41f5e4:	add	x9, x9, #0x80
  41f5e8:	add	x10, x10, #0x30
  41f5ec:	stp	x9, x8, [x29, #-16]
  41f5f0:	stp	x11, x10, [x29, #-32]
  41f5f4:	stp	x2, x3, [x29, #-112]
  41f5f8:	stp	x4, x5, [x29, #-96]
  41f5fc:	stp	x6, x7, [x29, #-80]
  41f600:	stp	q1, q2, [sp, #16]
  41f604:	str	q0, [sp]
  41f608:	ldp	q0, q1, [x29, #-32]
  41f60c:	sub	x2, x29, #0x40
  41f610:	stp	q3, q4, [sp, #48]
  41f614:	stp	q5, q6, [sp, #80]
  41f618:	str	q7, [sp, #112]
  41f61c:	stp	q0, q1, [x29, #-64]
  41f620:	bl	41f3d0 <ferror@plt+0x1b3a0>
  41f624:	ldp	x29, x30, [sp, #240]
  41f628:	add	sp, sp, #0x100
  41f62c:	ret
  41f630:	cmp	w0, #0xb
  41f634:	b.hi	41f648 <ferror@plt+0x1b618>  // b.pmore
  41f638:	adrp	x8, 43d000 <ferror@plt+0x38fd0>
  41f63c:	add	x8, x8, #0x718
  41f640:	ldr	x0, [x8, w0, sxtw #3]
  41f644:	ret
  41f648:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  41f64c:	add	x0, x0, #0x7ec
  41f650:	ret
  41f654:	sub	sp, sp, #0x170
  41f658:	stp	x29, x30, [sp, #272]
  41f65c:	stp	x20, x19, [sp, #352]
  41f660:	add	x29, sp, #0x100
  41f664:	mov	x20, x0
  41f668:	mov	w0, #0x5                   	// #5
  41f66c:	stp	d9, d8, [sp, #256]
  41f670:	stp	x28, x27, [sp, #288]
  41f674:	stp	x26, x25, [sp, #304]
  41f678:	stp	x24, x23, [sp, #320]
  41f67c:	stp	x22, x21, [sp, #336]
  41f680:	mov	x19, x1
  41f684:	stp	x2, x3, [x29, #-104]
  41f688:	stp	x4, x5, [x29, #-88]
  41f68c:	stp	x6, x7, [x29, #-72]
  41f690:	stp	q1, q2, [sp, #32]
  41f694:	stp	q3, q4, [sp, #64]
  41f698:	str	q0, [sp, #16]
  41f69c:	stp	q5, q6, [sp, #96]
  41f6a0:	str	q7, [sp, #128]
  41f6a4:	bl	412718 <ferror@plt+0xe6e8>
  41f6a8:	orr	w0, w0, #0x18
  41f6ac:	bl	412718 <ferror@plt+0xe6e8>
  41f6b0:	cbz	x20, 41fed0 <ferror@plt+0x1bea0>
  41f6b4:	cbz	x19, 41feec <ferror@plt+0x1bebc>
  41f6b8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41f6bc:	ldr	w9, [x8, #1960]
  41f6c0:	cbnz	w9, 41ff08 <ferror@plt+0x1bed8>
  41f6c4:	mov	w10, #0x1                   	// #1
  41f6c8:	mov	x11, #0xffffffffffffffd0    	// #-48
  41f6cc:	add	x12, sp, #0x10
  41f6d0:	sub	x13, x29, #0x68
  41f6d4:	movk	x11, #0xff80, lsl #32
  41f6d8:	add	x14, x29, #0x70
  41f6dc:	mov	x9, #0xffffffffffffffd0    	// #-48
  41f6e0:	str	w10, [x8, #1960]
  41f6e4:	add	x8, x12, #0x80
  41f6e8:	add	x10, x13, #0x30
  41f6ec:	stp	x8, x11, [x29, #-40]
  41f6f0:	stp	x14, x10, [x29, #-56]
  41f6f4:	tbz	w9, #31, 41f714 <ferror@plt+0x1b6e4>
  41f6f8:	add	w8, w9, #0x8
  41f6fc:	cmn	w9, #0x8
  41f700:	stur	w8, [x29, #-32]
  41f704:	b.gt	41f714 <ferror@plt+0x1b6e4>
  41f708:	ldur	x8, [x29, #-48]
  41f70c:	add	x8, x8, x9
  41f710:	b	41f720 <ferror@plt+0x1b6f0>
  41f714:	ldur	x8, [x29, #-56]
  41f718:	add	x9, x8, #0x8
  41f71c:	stur	x9, [x29, #-56]
  41f720:	ldr	x8, [x8]
  41f724:	cbnz	x8, 41ff24 <ferror@plt+0x1bef4>
  41f728:	bl	418f28 <ferror@plt+0x14ef8>
  41f72c:	mov	w21, w0
  41f730:	bl	418f28 <ferror@plt+0x14ef8>
  41f734:	mov	w22, w0
  41f738:	bl	418f28 <ferror@plt+0x14ef8>
  41f73c:	mov	w23, w0
  41f740:	bl	418f28 <ferror@plt+0x14ef8>
  41f744:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  41f748:	add	x24, x24, #0xe08
  41f74c:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41f750:	mov	w6, w0
  41f754:	add	x2, x2, #0x83a
  41f758:	mov	w1, #0x25                  	// #37
  41f75c:	mov	x0, x24
  41f760:	mov	w3, w21
  41f764:	mov	w4, w22
  41f768:	mov	w5, w23
  41f76c:	bl	42a218 <ferror@plt+0x261e8>
  41f770:	adrp	x28, 488000 <ferror@plt+0x83fd0>
  41f774:	str	x24, [x28, #3632]
  41f778:	ldr	x27, [x19]
  41f77c:	ldr	w25, [x20]
  41f780:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  41f784:	ldr	x8, [x27]
  41f788:	str	x8, [x23, #3640]
  41f78c:	bl	40ac80 <ferror@plt+0x6c50>
  41f790:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41f794:	cmp	w25, #0x2
  41f798:	mov	w26, #0x1                   	// #1
  41f79c:	str	x0, [x8, #3768]
  41f7a0:	b.cc	41fd60 <ferror@plt+0x1bd30>  // b.lo, b.ul, b.last
  41f7a4:	adrp	x8, 438000 <ferror@plt+0x33fd0>
  41f7a8:	ldr	d8, [x8, #2256]
  41f7ac:	adrp	x8, 439000 <ferror@plt+0x34fd0>
  41f7b0:	ldr	d9, [x8, #72]
  41f7b4:	stp	x20, x19, [sp]
  41f7b8:	adrp	x21, 43e000 <ferror@plt+0x39fd0>
  41f7bc:	adrp	x22, 43e000 <ferror@plt+0x39fd0>
  41f7c0:	adrp	x20, 43e000 <ferror@plt+0x39fd0>
  41f7c4:	add	x21, x21, #0x2d8
  41f7c8:	add	x22, x22, #0x2eb
  41f7cc:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  41f7d0:	add	x20, x20, #0x2fb
  41f7d4:	mov	w19, #0x1                   	// #1
  41f7d8:	add	x24, x27, w19, uxtw #3
  41f7dc:	ldr	x28, [x24]
  41f7e0:	mov	x1, x21
  41f7e4:	mov	x0, x28
  41f7e8:	bl	403b70 <strcmp@plt>
  41f7ec:	cbz	w0, 41f9f8 <ferror@plt+0x1b9c8>
  41f7f0:	mov	x0, x28
  41f7f4:	mov	x1, x22
  41f7f8:	bl	403b70 <strcmp@plt>
  41f7fc:	cbz	w0, 41f9f0 <ferror@plt+0x1b9c0>
  41f800:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  41f804:	mov	x0, x28
  41f808:	add	x1, x1, #0x2f8
  41f80c:	bl	403b70 <strcmp@plt>
  41f810:	cbz	w0, 41f9f0 <ferror@plt+0x1b9c0>
  41f814:	mov	x0, x28
  41f818:	mov	x1, x20
  41f81c:	bl	403b70 <strcmp@plt>
  41f820:	cbz	w0, 41fa0c <ferror@plt+0x1b9dc>
  41f824:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  41f828:	mov	x0, x28
  41f82c:	add	x1, x1, #0x307
  41f830:	bl	403b70 <strcmp@plt>
  41f834:	cbz	w0, 41fa38 <ferror@plt+0x1ba08>
  41f838:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f83c:	add	x0, x0, #0x25
  41f840:	mov	x1, x28
  41f844:	mov	w20, w19
  41f848:	bl	403b70 <strcmp@plt>
  41f84c:	cbz	w0, 41fa18 <ferror@plt+0x1b9e8>
  41f850:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f854:	mov	w2, #0xd                   	// #13
  41f858:	add	x0, x0, #0x30d
  41f85c:	mov	x1, x28
  41f860:	bl	4038b0 <strncmp@plt>
  41f864:	cbz	w0, 41fa18 <ferror@plt+0x1b9e8>
  41f868:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f86c:	add	x0, x0, #0x31b
  41f870:	mov	x1, x28
  41f874:	bl	403b70 <strcmp@plt>
  41f878:	cbz	w0, 41fa78 <ferror@plt+0x1ba48>
  41f87c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f880:	mov	w2, #0x11                  	// #17
  41f884:	add	x0, x0, #0x32c
  41f888:	mov	x1, x28
  41f88c:	bl	4038b0 <strncmp@plt>
  41f890:	cbz	w0, 41fa78 <ferror@plt+0x1ba48>
  41f894:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f898:	add	x0, x0, #0x13
  41f89c:	mov	x1, x28
  41f8a0:	bl	403b70 <strcmp@plt>
  41f8a4:	cbz	w0, 41fb08 <ferror@plt+0x1bad8>
  41f8a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f8ac:	add	x0, x0, #0x10
  41f8b0:	mov	x1, x28
  41f8b4:	bl	403b70 <strcmp@plt>
  41f8b8:	cbz	w0, 41fae8 <ferror@plt+0x1bab8>
  41f8bc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f8c0:	mov	w2, #0x3                   	// #3
  41f8c4:	add	x0, x0, #0x33e
  41f8c8:	mov	x1, x28
  41f8cc:	bl	4038b0 <strncmp@plt>
  41f8d0:	cbz	w0, 41fae8 <ferror@plt+0x1bab8>
  41f8d4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f8d8:	add	x0, x0, #0x342
  41f8dc:	mov	x1, x28
  41f8e0:	bl	403b70 <strcmp@plt>
  41f8e4:	cbz	w0, 41fb58 <ferror@plt+0x1bb28>
  41f8e8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f8ec:	mov	w2, #0x3                   	// #3
  41f8f0:	add	x0, x0, #0x345
  41f8f4:	mov	x1, x28
  41f8f8:	bl	4038b0 <strncmp@plt>
  41f8fc:	cbz	w0, 41fb58 <ferror@plt+0x1bb28>
  41f900:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f904:	add	x0, x0, #0x349
  41f908:	mov	x1, x28
  41f90c:	bl	403b70 <strcmp@plt>
  41f910:	cbz	w0, 41fba8 <ferror@plt+0x1bb78>
  41f914:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f918:	mov	w2, #0x3                   	// #3
  41f91c:	add	x0, x0, #0x34c
  41f920:	mov	x1, x28
  41f924:	bl	4038b0 <strncmp@plt>
  41f928:	cbz	w0, 41fba8 <ferror@plt+0x1bb78>
  41f92c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f930:	add	x0, x0, #0xd
  41f934:	mov	x1, x28
  41f938:	bl	403b70 <strcmp@plt>
  41f93c:	cbz	w0, 41fc70 <ferror@plt+0x1bc40>
  41f940:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f944:	add	x0, x0, #0x38a
  41f948:	mov	x1, x28
  41f94c:	bl	403b70 <strcmp@plt>
  41f950:	cbz	w0, 41fc70 <ferror@plt+0x1bc40>
  41f954:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f958:	add	x0, x0, #0x392
  41f95c:	mov	x1, x28
  41f960:	bl	403b70 <strcmp@plt>
  41f964:	cbz	w0, 41fc9c <ferror@plt+0x1bc6c>
  41f968:	adrp	x0, 437000 <ferror@plt+0x32fd0>
  41f96c:	add	x0, x0, #0x611
  41f970:	mov	x1, x28
  41f974:	bl	403b70 <strcmp@plt>
  41f978:	cbz	w0, 41fcd8 <ferror@plt+0x1bca8>
  41f97c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f980:	add	x0, x0, #0x39c
  41f984:	mov	x1, x28
  41f988:	bl	403b70 <strcmp@plt>
  41f98c:	cbz	w0, 41fcbc <ferror@plt+0x1bc8c>
  41f990:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f994:	mov	w2, #0x7                   	// #7
  41f998:	add	x0, x0, #0x3a3
  41f99c:	mov	x1, x28
  41f9a0:	bl	4038b0 <strncmp@plt>
  41f9a4:	cbz	w0, 41fcbc <ferror@plt+0x1bc8c>
  41f9a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f9ac:	add	x0, x0, #0x3ab
  41f9b0:	mov	x1, x28
  41f9b4:	bl	403b70 <strcmp@plt>
  41f9b8:	adrp	x20, 43e000 <ferror@plt+0x39fd0>
  41f9bc:	add	x20, x20, #0x2fb
  41f9c0:	cbz	w0, 41ff44 <ferror@plt+0x1bf14>
  41f9c4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41f9c8:	add	x0, x0, #0x3ae
  41f9cc:	mov	x1, x28
  41f9d0:	bl	403b70 <strcmp@plt>
  41f9d4:	cbz	w0, 41ff44 <ferror@plt+0x1bf14>
  41f9d8:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  41f9dc:	add	x0, x0, #0xff4
  41f9e0:	mov	x1, x28
  41f9e4:	bl	403b70 <strcmp@plt>
  41f9e8:	cbnz	w0, 41fad8 <ferror@plt+0x1baa8>
  41f9ec:	b	41ff44 <ferror@plt+0x1bf14>
  41f9f0:	strb	w26, [x23, #3808]
  41f9f4:	b	41fad4 <ferror@plt+0x1baa4>
  41f9f8:	mov	w0, #0x5                   	// #5
  41f9fc:	bl	412718 <ferror@plt+0xe6e8>
  41fa00:	orr	w0, w0, #0x18
  41fa04:	bl	412718 <ferror@plt+0xe6e8>
  41fa08:	b	41fad4 <ferror@plt+0x1baa4>
  41fa0c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fa10:	strb	w26, [x8, #3812]
  41fa14:	b	41fad4 <ferror@plt+0x1baa4>
  41fa18:	ldrb	w8, [x28, #12]
  41fa1c:	cmp	w8, #0x3d
  41fa20:	b.ne	41fa44 <ferror@plt+0x1ba14>  // b.any
  41fa24:	add	x0, x28, #0xd
  41fa28:	mov	x1, xzr
  41fa2c:	mov	w2, wzr
  41fa30:	bl	41c600 <ferror@plt+0x185d0>
  41fa34:	b	41fa6c <ferror@plt+0x1ba3c>
  41fa38:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fa3c:	strb	w26, [x8, #3816]
  41fa40:	b	41fad4 <ferror@plt+0x1baa4>
  41fa44:	add	w28, w19, #0x1
  41fa48:	cmp	w28, w25
  41fa4c:	b.cs	41fac8 <ferror@plt+0x1ba98>  // b.hs, b.nlast
  41fa50:	str	xzr, [x24]
  41fa54:	ldr	x0, [x27, w28, uxtw #3]
  41fa58:	mov	x1, xzr
  41fa5c:	mov	w2, wzr
  41fa60:	mov	w20, w28
  41fa64:	bl	41c600 <ferror@plt+0x185d0>
  41fa68:	mov	w19, w28
  41fa6c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fa70:	str	w0, [x8, #1988]
  41fa74:	b	41fac8 <ferror@plt+0x1ba98>
  41fa78:	ldrb	w8, [x28, #16]
  41fa7c:	cmp	w8, #0x3d
  41fa80:	b.ne	41fa98 <ferror@plt+0x1ba68>  // b.any
  41fa84:	add	x0, x28, #0x11
  41fa88:	mov	x1, xzr
  41fa8c:	mov	w2, wzr
  41fa90:	bl	41c600 <ferror@plt+0x185d0>
  41fa94:	b	41fac0 <ferror@plt+0x1ba90>
  41fa98:	add	w28, w19, #0x1
  41fa9c:	cmp	w28, w25
  41faa0:	b.cs	41fac8 <ferror@plt+0x1ba98>  // b.hs, b.nlast
  41faa4:	str	xzr, [x24]
  41faa8:	ldr	x0, [x27, w28, uxtw #3]
  41faac:	mov	x1, xzr
  41fab0:	mov	w2, wzr
  41fab4:	mov	w20, w28
  41fab8:	bl	41c600 <ferror@plt+0x185d0>
  41fabc:	mov	w19, w28
  41fac0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fac4:	str	w0, [x8, #3820]
  41fac8:	add	x24, x27, x20, lsl #3
  41facc:	adrp	x20, 43e000 <ferror@plt+0x39fd0>
  41fad0:	add	x20, x20, #0x2fb
  41fad4:	str	xzr, [x24]
  41fad8:	add	w19, w19, #0x1
  41fadc:	cmp	w19, w25
  41fae0:	b.cc	41f7d8 <ferror@plt+0x1b7a8>  // b.lo, b.ul, b.last
  41fae4:	b	41fd18 <ferror@plt+0x1bce8>
  41fae8:	ldrb	w8, [x28, #2]
  41faec:	cmp	w8, #0x3d
  41faf0:	b.ne	41fb28 <ferror@plt+0x1baf8>  // b.any
  41faf4:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  41faf8:	ldr	x0, [x24, #3744]
  41fafc:	add	x1, x28, #0x3
  41fb00:	bl	41b718 <ferror@plt+0x176e8>
  41fb04:	b	41fb50 <ferror@plt+0x1bb20>
  41fb08:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fb0c:	sub	x1, x29, #0x18
  41fb10:	mov	w0, #0x4                   	// #4
  41fb14:	strb	w26, [x8, #3776]
  41fb18:	stp	xzr, xzr, [x29, #-24]
  41fb1c:	bl	4036e0 <setrlimit@plt>
  41fb20:	bl	413e48 <ferror@plt+0xfe18>
  41fb24:	b	41facc <ferror@plt+0x1ba9c>
  41fb28:	add	w28, w19, #0x1
  41fb2c:	cmp	w28, w25
  41fb30:	b.cs	41fac8 <ferror@plt+0x1ba98>  // b.hs, b.nlast
  41fb34:	str	xzr, [x24]
  41fb38:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  41fb3c:	ldr	x0, [x24, #3744]
  41fb40:	ldr	x1, [x27, w28, uxtw #3]
  41fb44:	mov	w20, w28
  41fb48:	bl	41b718 <ferror@plt+0x176e8>
  41fb4c:	mov	w19, w28
  41fb50:	str	x0, [x24, #3744]
  41fb54:	b	41fac8 <ferror@plt+0x1ba98>
  41fb58:	ldrb	w8, [x28, #2]
  41fb5c:	cmp	w8, #0x3d
  41fb60:	b.ne	41fb78 <ferror@plt+0x1bb48>  // b.any
  41fb64:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  41fb68:	ldr	x0, [x24, #3712]
  41fb6c:	add	x1, x28, #0x3
  41fb70:	bl	41b718 <ferror@plt+0x176e8>
  41fb74:	b	41fba0 <ferror@plt+0x1bb70>
  41fb78:	add	w28, w19, #0x1
  41fb7c:	cmp	w28, w25
  41fb80:	b.cs	41fac8 <ferror@plt+0x1ba98>  // b.hs, b.nlast
  41fb84:	str	xzr, [x24]
  41fb88:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  41fb8c:	ldr	x0, [x24, #3712]
  41fb90:	ldr	x1, [x27, w28, uxtw #3]
  41fb94:	mov	w20, w28
  41fb98:	bl	41b718 <ferror@plt+0x176e8>
  41fb9c:	mov	w19, w28
  41fba0:	str	x0, [x24, #3712]
  41fba4:	b	41fac8 <ferror@plt+0x1ba98>
  41fba8:	ldrb	w8, [x28, #2]
  41fbac:	cmp	w8, #0x3d
  41fbb0:	b.ne	41fbc4 <ferror@plt+0x1bb94>  // b.any
  41fbb4:	adrp	x20, 43e000 <ferror@plt+0x39fd0>
  41fbb8:	add	x28, x28, #0x3
  41fbbc:	add	x20, x20, #0x2fb
  41fbc0:	b	41fbec <ferror@plt+0x1bbbc>
  41fbc4:	add	w8, w19, #0x1
  41fbc8:	adrp	x28, 476000 <ferror@plt+0x71fd0>
  41fbcc:	adrp	x20, 43e000 <ferror@plt+0x39fd0>
  41fbd0:	cmp	w8, w25
  41fbd4:	add	x28, x28, #0xecb
  41fbd8:	add	x20, x20, #0x2fb
  41fbdc:	b.cs	41fbec <ferror@plt+0x1bbbc>  // b.hs, b.nlast
  41fbe0:	str	xzr, [x24]
  41fbe4:	ldr	x28, [x27, w8, uxtw #3]
  41fbe8:	mov	w19, w8
  41fbec:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41fbf0:	mov	x0, x28
  41fbf4:	add	x1, x1, #0x797
  41fbf8:	bl	403b70 <strcmp@plt>
  41fbfc:	cbz	w0, 41fc8c <ferror@plt+0x1bc5c>
  41fc00:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  41fc04:	mov	x0, x28
  41fc08:	add	x1, x1, #0x350
  41fc0c:	bl	403b70 <strcmp@plt>
  41fc10:	cbz	w0, 41fc80 <ferror@plt+0x1bc50>
  41fc14:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  41fc18:	mov	x0, x28
  41fc1c:	add	x1, x1, #0x355
  41fc20:	bl	403b70 <strcmp@plt>
  41fc24:	cbz	w0, 41fc80 <ferror@plt+0x1bc50>
  41fc28:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  41fc2c:	mov	x0, x28
  41fc30:	add	x1, x1, #0x35e
  41fc34:	bl	403b70 <strcmp@plt>
  41fc38:	cbz	w0, 41fcac <ferror@plt+0x1bc7c>
  41fc3c:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  41fc40:	mov	x0, x28
  41fc44:	add	x1, x1, #0x367
  41fc48:	bl	403b70 <strcmp@plt>
  41fc4c:	cbz	w0, 41fce4 <ferror@plt+0x1bcb4>
  41fc50:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  41fc54:	mov	x0, x28
  41fc58:	add	x1, x1, #0x364
  41fc5c:	bl	403b70 <strcmp@plt>
  41fc60:	cbnz	w0, 41ff5c <ferror@plt+0x1bf2c>
  41fc64:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fc68:	str	wzr, [x8, #1980]
  41fc6c:	b	41fc94 <ferror@plt+0x1bc64>
  41fc70:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fc74:	add	x8, x8, #0x7b4
  41fc78:	str	d9, [x8]
  41fc7c:	b	41facc <ferror@plt+0x1ba9c>
  41fc80:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fc84:	str	wzr, [x8, #1964]
  41fc88:	b	41fc94 <ferror@plt+0x1bc64>
  41fc8c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fc90:	str	w26, [x8, #1968]
  41fc94:	add	x24, x27, w19, uxtw #3
  41fc98:	b	41fad4 <ferror@plt+0x1baa4>
  41fc9c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fca0:	add	x8, x8, #0x7b4
  41fca4:	str	d8, [x8]
  41fca8:	b	41facc <ferror@plt+0x1ba9c>
  41fcac:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fcb0:	add	x8, x8, #0x7ac
  41fcb4:	str	d8, [x8]
  41fcb8:	b	41fc94 <ferror@plt+0x1bc64>
  41fcbc:	ldrb	w8, [x28, #6]
  41fcc0:	cmp	w8, #0x3d
  41fcc4:	b.ne	41fcf0 <ferror@plt+0x1bcc0>  // b.any
  41fcc8:	add	x8, x28, #0x7
  41fccc:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  41fcd0:	str	x8, [x9, #3632]
  41fcd4:	b	41fac8 <ferror@plt+0x1ba98>
  41fcd8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fcdc:	strb	w26, [x8, #3824]
  41fce0:	b	41facc <ferror@plt+0x1ba9c>
  41fce4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fce8:	str	w26, [x8, #1980]
  41fcec:	b	41fc94 <ferror@plt+0x1bc64>
  41fcf0:	add	w8, w19, #0x1
  41fcf4:	cmp	w8, w25
  41fcf8:	b.cs	41fac8 <ferror@plt+0x1ba98>  // b.hs, b.nlast
  41fcfc:	str	xzr, [x24]
  41fd00:	ldr	x9, [x27, w8, uxtw #3]
  41fd04:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  41fd08:	mov	w20, w8
  41fd0c:	mov	w19, w8
  41fd10:	str	x9, [x10, #3632]
  41fd14:	b	41fac8 <ferror@plt+0x1ba98>
  41fd18:	ldp	x20, x19, [sp]
  41fd1c:	mov	w8, #0x1                   	// #1
  41fd20:	mov	w9, #0x1                   	// #1
  41fd24:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  41fd28:	adrp	x28, 488000 <ferror@plt+0x83fd0>
  41fd2c:	ldr	x10, [x27, x8, lsl #3]
  41fd30:	cbz	x10, 41fd4c <ferror@plt+0x1bd1c>
  41fd34:	add	w26, w9, #0x1
  41fd38:	cmp	x8, x26
  41fd3c:	str	x10, [x27, w9, uxtw #3]
  41fd40:	b.cc	41fd50 <ferror@plt+0x1bd20>  // b.lo, b.ul, b.last
  41fd44:	str	xzr, [x27, x8, lsl #3]
  41fd48:	b	41fd50 <ferror@plt+0x1bd20>
  41fd4c:	mov	w26, w9
  41fd50:	add	x8, x8, #0x1
  41fd54:	cmp	x25, x8
  41fd58:	mov	w9, w26
  41fd5c:	b.ne	41fd2c <ferror@plt+0x1bcfc>  // b.any
  41fd60:	str	w26, [x20]
  41fd64:	bl	428e38 <ferror@plt+0x24e08>
  41fd68:	cbnz	x0, 41fd78 <ferror@plt+0x1bd48>
  41fd6c:	ldr	x8, [x19]
  41fd70:	ldr	x0, [x8]
  41fd74:	bl	428e74 <ferror@plt+0x24e44>
  41fd78:	mov	w0, #0x9fb6                	// #40886
  41fd7c:	movk	w0, #0xc8c4, lsl #16
  41fd80:	bl	4186cc <ferror@plt+0x1469c>
  41fd84:	mov	x19, x0
  41fd88:	bl	418bf0 <ferror@plt+0x14bc0>
  41fd8c:	mov	w22, w0
  41fd90:	mov	x0, x19
  41fd94:	bl	418bf0 <ferror@plt+0x14bc0>
  41fd98:	mov	w20, w0
  41fd9c:	mov	x0, x19
  41fda0:	bl	418bf0 <ferror@plt+0x14bc0>
  41fda4:	mov	w21, w0
  41fda8:	mov	x0, x19
  41fdac:	bl	418bf0 <ferror@plt+0x14bc0>
  41fdb0:	mov	w8, #0x9f9b                	// #40859
  41fdb4:	movk	w8, #0xfab3, lsl #16
  41fdb8:	cmp	w22, w8
  41fdbc:	b.ne	41fdf0 <ferror@plt+0x1bdc0>  // b.any
  41fdc0:	mov	w8, #0xfb0e                	// #64270
  41fdc4:	movk	w8, #0xb948, lsl #16
  41fdc8:	cmp	w20, w8
  41fdcc:	b.ne	41fdf0 <ferror@plt+0x1bdc0>  // b.any
  41fdd0:	mov	w8, #0xbe26                	// #48678
  41fdd4:	movk	w8, #0x3d31, lsl #16
  41fdd8:	cmp	w21, w8
  41fddc:	b.ne	41fdf0 <ferror@plt+0x1bdc0>  // b.any
  41fde0:	mov	w8, #0x9d66                	// #40294
  41fde4:	movk	w8, #0x43a1, lsl #16
  41fde8:	cmp	w0, w8
  41fdec:	b.eq	41fdf4 <ferror@plt+0x1bdc4>  // b.none
  41fdf0:	bl	41ff6c <ferror@plt+0x1bf3c>
  41fdf4:	mov	x0, x19
  41fdf8:	bl	418ac0 <ferror@plt+0x14a90>
  41fdfc:	ldr	x0, [x28, #3632]
  41fe00:	bl	41fff4 <ferror@plt+0x1bfc4>
  41fe04:	adrp	x0, 420000 <ferror@plt+0x1bfd0>
  41fe08:	add	x0, x0, #0x188
  41fe0c:	mov	x1, xzr
  41fe10:	bl	412a30 <ferror@plt+0xea00>
  41fe14:	bl	428e38 <ferror@plt+0x24e08>
  41fe18:	ldr	x2, [x28, #3632]
  41fe1c:	mov	x1, x0
  41fe20:	mov	w0, #0x2                   	// #2
  41fe24:	mov	w3, wzr
  41fe28:	mov	x4, xzr
  41fe2c:	bl	420358 <ferror@plt+0x1c328>
  41fe30:	ldr	x0, [x23, #3640]
  41fe34:	bl	40abcc <ferror@plt+0x6b9c>
  41fe38:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41fe3c:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  41fe40:	add	x1, x1, #0x8aa
  41fe44:	str	x0, [x20, #3648]
  41fe48:	bl	41df68 <ferror@plt+0x19f38>
  41fe4c:	cbz	w0, 41fe6c <ferror@plt+0x1be3c>
  41fe50:	ldr	x0, [x20, #3648]
  41fe54:	bl	40abcc <ferror@plt+0x6b9c>
  41fe58:	ldr	x8, [x20, #3648]
  41fe5c:	mov	x19, x0
  41fe60:	mov	x0, x8
  41fe64:	bl	411d58 <ferror@plt+0xdd28>
  41fe68:	str	x19, [x20, #3648]
  41fe6c:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  41fe70:	add	x0, x0, #0x8b1
  41fe74:	bl	408b00 <ferror@plt+0x4ad0>
  41fe78:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fe7c:	str	x0, [x8, #3656]
  41fe80:	cbnz	x0, 41fe8c <ferror@plt+0x1be5c>
  41fe84:	ldr	x9, [x20, #3648]
  41fe88:	str	x9, [x8, #3656]
  41fe8c:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  41fe90:	add	x0, x0, #0x8bf
  41fe94:	bl	408b00 <ferror@plt+0x4ad0>
  41fe98:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  41fe9c:	str	x0, [x8, #3664]
  41fea0:	cbnz	x0, 41feac <ferror@plt+0x1be7c>
  41fea4:	ldr	x9, [x20, #3648]
  41fea8:	str	x9, [x8, #3664]
  41feac:	ldp	x20, x19, [sp, #352]
  41feb0:	ldp	x22, x21, [sp, #336]
  41feb4:	ldp	x24, x23, [sp, #320]
  41feb8:	ldp	x26, x25, [sp, #304]
  41febc:	ldp	x28, x27, [sp, #288]
  41fec0:	ldp	x29, x30, [sp, #272]
  41fec4:	ldp	d9, d8, [sp, #256]
  41fec8:	add	sp, sp, #0x170
  41fecc:	ret
  41fed0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41fed4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41fed8:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41fedc:	add	x0, x0, #0xa7f
  41fee0:	add	x1, x1, #0x7bb
  41fee4:	add	x2, x2, #0x7e2
  41fee8:	b	41ff3c <ferror@plt+0x1bf0c>
  41feec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41fef0:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41fef4:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41fef8:	add	x0, x0, #0xa7f
  41fefc:	add	x1, x1, #0x7bb
  41ff00:	add	x2, x2, #0x7ef
  41ff04:	b	41ff3c <ferror@plt+0x1bf0c>
  41ff08:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ff0c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ff10:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41ff14:	add	x0, x0, #0xa7f
  41ff18:	add	x1, x1, #0x7bb
  41ff1c:	add	x2, x2, #0x7fc
  41ff20:	b	41ff3c <ferror@plt+0x1bf0c>
  41ff24:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ff28:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  41ff2c:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41ff30:	add	x0, x0, #0xa7f
  41ff34:	add	x1, x1, #0x7bb
  41ff38:	add	x2, x2, #0x82a
  41ff3c:	bl	412a18 <ferror@plt+0xe9e8>
  41ff40:	b	41feac <ferror@plt+0x1be7c>
  41ff44:	ldr	x1, [x27]
  41ff48:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ff4c:	add	x0, x0, #0x3b1
  41ff50:	bl	403f10 <printf@plt>
  41ff54:	mov	w0, wzr
  41ff58:	bl	403580 <exit@plt>
  41ff5c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ff60:	add	x0, x0, #0x371
  41ff64:	mov	x1, x28
  41ff68:	bl	4213bc <ferror@plt+0x1d38c>
  41ff6c:	sub	sp, sp, #0x120
  41ff70:	stp	x29, x30, [sp, #256]
  41ff74:	add	x29, sp, #0x100
  41ff78:	mov	x8, #0xffffffffffffffc8    	// #-56
  41ff7c:	mov	x9, sp
  41ff80:	sub	x10, x29, #0x78
  41ff84:	movk	x8, #0xff80, lsl #32
  41ff88:	add	x11, x29, #0x20
  41ff8c:	add	x9, x9, #0x80
  41ff90:	add	x10, x10, #0x38
  41ff94:	stp	x9, x8, [x29, #-16]
  41ff98:	stp	x11, x10, [x29, #-32]
  41ff9c:	stp	x1, x2, [x29, #-120]
  41ffa0:	stp	x3, x4, [x29, #-104]
  41ffa4:	stp	x5, x6, [x29, #-88]
  41ffa8:	stur	x7, [x29, #-72]
  41ffac:	stp	q0, q1, [sp]
  41ffb0:	ldp	q0, q1, [x29, #-32]
  41ffb4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  41ffb8:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  41ffbc:	add	x0, x0, #0xa7f
  41ffc0:	add	x2, x2, #0x84f
  41ffc4:	sub	x3, x29, #0x40
  41ffc8:	mov	w1, #0x10                  	// #16
  41ffcc:	str	x28, [sp, #272]
  41ffd0:	stp	q2, q3, [sp, #32]
  41ffd4:	stp	q4, q5, [sp, #64]
  41ffd8:	stp	q6, q7, [sp, #96]
  41ffdc:	stp	q0, q1, [x29, #-64]
  41ffe0:	bl	412c74 <ferror@plt+0xec44>
  41ffe4:	ldr	x28, [sp, #272]
  41ffe8:	ldp	x29, x30, [sp, #256]
  41ffec:	add	sp, sp, #0x120
  41fff0:	ret
  41fff4:	sub	sp, sp, #0x50
  41fff8:	stp	x20, x19, [sp, #64]
  41fffc:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  420000:	ldr	x8, [x20, #3672]
  420004:	mov	x19, x0
  420008:	stp	x29, x30, [sp, #32]
  42000c:	str	x21, [sp, #48]
  420010:	add	x29, sp, #0x20
  420014:	cbz	x8, 420020 <ferror@plt+0x1bff0>
  420018:	mov	x0, x8
  42001c:	bl	418ac0 <ferror@plt+0x14a90>
  420020:	mov	x9, #0x3e01                	// #15873
  420024:	sub	x19, x19, #0x1
  420028:	mov	w8, #0x1                   	// #1
  42002c:	movk	x9, #0x1, lsl #32
  420030:	str	xzr, [x20, #3672]
  420034:	ldrb	w10, [x19, #1]!
  420038:	cmp	x10, #0x3f
  42003c:	b.hi	42004c <ferror@plt+0x1c01c>  // b.pmore
  420040:	lsl	x10, x8, x10
  420044:	and	x10, x10, x9
  420048:	cbnz	x10, 420034 <ferror@plt+0x1c004>
  42004c:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  420050:	add	x1, x1, #0x7fa
  420054:	mov	w2, #0x4                   	// #4
  420058:	mov	x0, x19
  42005c:	bl	4038b0 <strncmp@plt>
  420060:	cbnz	w0, 420178 <ferror@plt+0x1c148>
  420064:	add	x0, x19, #0x4
  420068:	bl	403550 <strlen@plt>
  42006c:	cmp	x0, #0x20
  420070:	b.cc	420178 <ferror@plt+0x1c148>  // b.lo, b.ul, b.last
  420074:	strb	wzr, [sp, #8]
  420078:	str	xzr, [sp]
  42007c:	ldur	x8, [x19, #4]
  420080:	mov	x0, sp
  420084:	add	x1, x29, #0x18
  420088:	mov	w2, #0x10                  	// #16
  42008c:	str	x8, [sp]
  420090:	bl	41c600 <ferror@plt+0x185d0>
  420094:	ldr	x8, [x29, #24]
  420098:	str	w0, [sp, #16]
  42009c:	cbz	x8, 4200b0 <ferror@plt+0x1c080>
  4200a0:	ldrb	w8, [x8]
  4200a4:	cmp	w8, #0x0
  4200a8:	cset	w21, ne  // ne = any
  4200ac:	b	4200b4 <ferror@plt+0x1c084>
  4200b0:	mov	w21, wzr
  4200b4:	ldur	x8, [x19, #12]
  4200b8:	mov	x0, sp
  4200bc:	add	x1, x29, #0x18
  4200c0:	mov	w2, #0x10                  	// #16
  4200c4:	str	x8, [sp]
  4200c8:	bl	41c600 <ferror@plt+0x185d0>
  4200cc:	ldr	x8, [x29, #24]
  4200d0:	str	w0, [sp, #20]
  4200d4:	cbz	x8, 4200e4 <ferror@plt+0x1c0b4>
  4200d8:	ldrb	w8, [x8]
  4200dc:	cmp	w8, #0x0
  4200e0:	cset	w8, ne  // ne = any
  4200e4:	ldur	x9, [x19, #20]
  4200e8:	mov	x0, sp
  4200ec:	add	x1, x29, #0x18
  4200f0:	mov	w2, #0x10                  	// #16
  4200f4:	add	w21, w8, w21
  4200f8:	str	x9, [sp]
  4200fc:	bl	41c600 <ferror@plt+0x185d0>
  420100:	ldr	x8, [x29, #24]
  420104:	str	w0, [sp, #24]
  420108:	cbz	x8, 420118 <ferror@plt+0x1c0e8>
  42010c:	ldrb	w8, [x8]
  420110:	cmp	w8, #0x0
  420114:	cset	w8, ne  // ne = any
  420118:	ldur	x9, [x19, #28]
  42011c:	mov	x0, sp
  420120:	add	x1, x29, #0x18
  420124:	mov	w2, #0x10                  	// #16
  420128:	add	w21, w21, w8
  42012c:	str	x9, [sp]
  420130:	bl	41c600 <ferror@plt+0x185d0>
  420134:	ldr	x8, [x29, #24]
  420138:	str	w0, [sp, #28]
  42013c:	cbz	x8, 42014c <ferror@plt+0x1c11c>
  420140:	ldrb	w8, [x8]
  420144:	cmp	w8, #0x0
  420148:	csetm	w8, ne  // ne = any
  42014c:	cmp	w21, w8
  420150:	b.ne	420178 <ferror@plt+0x1c148>  // b.any
  420154:	add	x0, sp, #0x10
  420158:	mov	w1, #0x4                   	// #4
  42015c:	bl	418820 <ferror@plt+0x147f0>
  420160:	str	x0, [x20, #3672]
  420164:	ldp	x20, x19, [sp, #64]
  420168:	ldr	x21, [sp, #48]
  42016c:	ldp	x29, x30, [sp, #32]
  420170:	add	sp, sp, #0x50
  420174:	ret
  420178:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42017c:	add	x0, x0, #0x7ff
  420180:	mov	x1, x19
  420184:	bl	4213bc <ferror@plt+0x1d38c>
  420188:	sub	sp, sp, #0xc0
  42018c:	stp	x22, x21, [sp, #160]
  420190:	stp	x20, x19, [sp, #176]
  420194:	mov	x19, x3
  420198:	mov	x20, x2
  42019c:	mov	w21, w1
  4201a0:	mov	x22, x0
  4201a4:	stp	x29, x30, [sp, #128]
  4201a8:	stp	x24, x23, [sp, #144]
  4201ac:	add	x29, sp, #0x80
  4201b0:	cbz	x0, 4201d4 <ferror@plt+0x1c1a4>
  4201b4:	adrp	x8, 43b000 <ferror@plt+0x36fd0>
  4201b8:	add	x8, x8, #0x58e
  4201bc:	stp	x22, x8, [sp]
  4201c0:	mov	w8, #0x2                   	// #2
  4201c4:	tbnz	w21, #1, 4201dc <ferror@plt+0x1c1ac>
  4201c8:	mov	w24, wzr
  4201cc:	tbnz	w21, #0, 4201f8 <ferror@plt+0x1c1c8>
  4201d0:	b	420210 <ferror@plt+0x1c1e0>
  4201d4:	mov	w8, wzr
  4201d8:	tbz	w21, #1, 4201c8 <ferror@plt+0x1c198>
  4201dc:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4201e0:	add	x9, x9, #0x87d
  4201e4:	mov	x10, sp
  4201e8:	str	x9, [x10, w8, uxtw #3]
  4201ec:	orr	w8, w8, #0x1
  4201f0:	mov	w24, #0x1                   	// #1
  4201f4:	tbz	w21, #0, 420210 <ferror@plt+0x1c1e0>
  4201f8:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4201fc:	add	x9, x9, #0x884
  420200:	add	w10, w8, #0x1
  420204:	mov	x11, sp
  420208:	str	x9, [x11, w8, uxtw #3]
  42020c:	mov	w8, w10
  420210:	tbnz	w21, #2, 4202c8 <ferror@plt+0x1c298>
  420214:	tbnz	w21, #3, 4202e4 <ferror@plt+0x1c2b4>
  420218:	tbnz	w21, #4, 420300 <ferror@plt+0x1c2d0>
  42021c:	tbnz	w21, #5, 42031c <ferror@plt+0x1c2ec>
  420220:	tbnz	w21, #6, 420338 <ferror@plt+0x1c308>
  420224:	tbz	w21, #7, 420240 <ferror@plt+0x1c210>
  420228:	adrp	x9, 476000 <ferror@plt+0x71fd0>
  42022c:	add	x9, x9, #0xf14
  420230:	add	w10, w8, #0x1
  420234:	mov	x11, sp
  420238:	str	x9, [x11, w8, uxtw #3]
  42023c:	mov	w8, w10
  420240:	adrp	x10, 43d000 <ferror@plt+0x38fd0>
  420244:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  420248:	add	w9, w8, #0x1
  42024c:	add	x10, x10, #0xe89
  420250:	mov	x11, sp
  420254:	add	w12, w8, #0x2
  420258:	add	x0, x0, #0xecb
  42025c:	mov	x1, sp
  420260:	str	x10, [x11, w8, uxtw #3]
  420264:	str	x20, [x11, w9, uxtw #3]
  420268:	str	xzr, [x11, w12, uxtw #3]
  42026c:	bl	41d91c <ferror@plt+0x198ec>
  420270:	mov	x23, x0
  420274:	cmp	w24, #0x0
  420278:	mov	w8, #0x9                   	// #9
  42027c:	csinc	w0, w8, wzr, eq  // eq = none
  420280:	mov	x1, x23
  420284:	mov	x2, xzr
  420288:	mov	w3, wzr
  42028c:	mov	x4, xzr
  420290:	bl	420358 <ferror@plt+0x1c328>
  420294:	mov	x0, x22
  420298:	mov	w1, w21
  42029c:	mov	x2, x20
  4202a0:	mov	x3, x19
  4202a4:	bl	413100 <ferror@plt+0xf0d0>
  4202a8:	mov	x0, x23
  4202ac:	bl	411d58 <ferror@plt+0xdd28>
  4202b0:	ldp	x20, x19, [sp, #176]
  4202b4:	ldp	x22, x21, [sp, #160]
  4202b8:	ldp	x24, x23, [sp, #144]
  4202bc:	ldp	x29, x30, [sp, #128]
  4202c0:	add	sp, sp, #0xc0
  4202c4:	ret
  4202c8:	adrp	x9, 43a000 <ferror@plt+0x35fd0>
  4202cc:	add	x9, x9, #0xbf8
  4202d0:	add	w10, w8, #0x1
  4202d4:	mov	x11, sp
  4202d8:	str	x9, [x11, w8, uxtw #3]
  4202dc:	mov	w8, w10
  4202e0:	tbz	w21, #3, 420218 <ferror@plt+0x1c1e8>
  4202e4:	adrp	x9, 43a000 <ferror@plt+0x35fd0>
  4202e8:	add	x9, x9, #0xbfe
  4202ec:	add	w10, w8, #0x1
  4202f0:	mov	x11, sp
  4202f4:	str	x9, [x11, w8, uxtw #3]
  4202f8:	mov	w8, w10
  4202fc:	tbz	w21, #4, 42021c <ferror@plt+0x1c1ec>
  420300:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  420304:	add	x9, x9, #0x88f
  420308:	add	w10, w8, #0x1
  42030c:	mov	x11, sp
  420310:	str	x9, [x11, w8, uxtw #3]
  420314:	mov	w8, w10
  420318:	tbz	w21, #5, 420220 <ferror@plt+0x1c1f0>
  42031c:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  420320:	add	x9, x9, #0x897
  420324:	add	w10, w8, #0x1
  420328:	mov	x11, sp
  42032c:	str	x9, [x11, w8, uxtw #3]
  420330:	mov	w8, w10
  420334:	tbz	w21, #6, 420224 <ferror@plt+0x1c1f4>
  420338:	adrp	x9, 43a000 <ferror@plt+0x35fd0>
  42033c:	add	x9, x9, #0xc07
  420340:	add	w10, w8, #0x1
  420344:	mov	x11, sp
  420348:	str	x9, [x11, w8, uxtw #3]
  42034c:	mov	w8, w10
  420350:	tbnz	w21, #7, 420228 <ferror@plt+0x1c1f8>
  420354:	b	420240 <ferror@plt+0x1c210>
  420358:	sub	sp, sp, #0xa0
  42035c:	sub	w8, w0, #0x1
  420360:	stp	x28, x27, [sp, #80]
  420364:	stp	x24, x23, [sp, #112]
  420368:	stp	x22, x21, [sp, #128]
  42036c:	stp	x20, x19, [sp, #144]
  420370:	mov	x21, x4
  420374:	mov	w22, w3
  420378:	mov	x23, x2
  42037c:	mov	x19, x1
  420380:	mov	w27, w0
  420384:	cmp	w8, #0xa
  420388:	adrp	x28, 488000 <ferror@plt+0x83fd0>
  42038c:	stp	x29, x30, [sp, #64]
  420390:	stp	x26, x25, [sp, #96]
  420394:	add	x29, sp, #0x40
  420398:	stp	xzr, xzr, [sp, #32]
  42039c:	str	xzr, [sp, #48]
  4203a0:	b.hi	4205a0 <ferror@plt+0x1c570>  // b.pmore
  4203a4:	adrp	x9, 43d000 <ferror@plt+0x38fd0>
  4203a8:	add	x9, x9, #0x700
  4203ac:	adr	x10, 4203bc <ferror@plt+0x1c38c>
  4203b0:	ldrb	w11, [x9, x8]
  4203b4:	add	x10, x10, x11, lsl #2
  4203b8:	br	x10
  4203bc:	ldrb	w8, [x28, #3816]
  4203c0:	cmp	w8, #0x1
  4203c4:	b.ne	4203ec <ferror@plt+0x1c3bc>  // b.any
  4203c8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4203cc:	add	x0, x0, #0x781
  4203d0:	b	420598 <ferror@plt+0x1c568>
  4203d4:	ldrb	w8, [x28, #3816]
  4203d8:	cmp	w8, #0x1
  4203dc:	b.ne	420520 <ferror@plt+0x1c4f0>  // b.any
  4203e0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4203e4:	add	x0, x0, #0x763
  4203e8:	b	420598 <ferror@plt+0x1c568>
  4203ec:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4203f0:	ldr	w8, [x8, #1972]
  4203f4:	cbz	w8, 4205a0 <ferror@plt+0x1c570>
  4203f8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4203fc:	add	x0, x0, #0x787
  420400:	b	420598 <ferror@plt+0x1c568>
  420404:	ldrb	w8, [x28, #3816]
  420408:	cmp	w8, #0x1
  42040c:	b.ne	4205a0 <ferror@plt+0x1c570>  // b.any
  420410:	ldrb	w8, [x19]
  420414:	cbz	w8, 4205a0 <ferror@plt+0x1c570>
  420418:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42041c:	add	x0, x0, #0x6c8
  420420:	b	420598 <ferror@plt+0x1c568>
  420424:	ldrb	w8, [x28, #3816]
  420428:	cmp	w8, #0x1
  42042c:	b.ne	4205a0 <ferror@plt+0x1c570>  // b.any
  420430:	ldrb	w8, [x19]
  420434:	cbz	w8, 420960 <ferror@plt+0x1c930>
  420438:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42043c:	add	x0, x0, #0x6dd
  420440:	b	420598 <ferror@plt+0x1c568>
  420444:	ldrb	w8, [x28, #3816]
  420448:	cmp	w8, #0x1
  42044c:	b.ne	420538 <ferror@plt+0x1c508>  // b.any
  420450:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420454:	add	x0, x0, #0x69d
  420458:	b	42054c <ferror@plt+0x1c51c>
  42045c:	adrp	x8, 43d000 <ferror@plt+0x38fd0>
  420460:	ldr	q0, [x21]
  420464:	ldr	q1, [x8, #1728]
  420468:	str	q0, [sp, #16]
  42046c:	bl	435350 <ferror@plt+0x31320>
  420470:	adrp	x8, 43d000 <ferror@plt+0x38fd0>
  420474:	ldr	q1, [x8, #1744]
  420478:	ldr	q0, [sp, #16]
  42047c:	cmp	w0, #0x0
  420480:	cset	w20, ne  // ne = any
  420484:	str	q1, [sp, #16]
  420488:	bl	435350 <ferror@plt+0x31320>
  42048c:	ldrb	w8, [x28, #3816]
  420490:	cmp	w0, #0x0
  420494:	cset	w9, ne  // ne = any
  420498:	and	w24, w20, w9
  42049c:	cmp	w8, #0x1
  4204a0:	b.ne	420554 <ferror@plt+0x1c524>  // b.any
  4204a4:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  4204a8:	ldr	w2, [x9, #3828]
  4204ac:	adrp	x8, 43e000 <ferror@plt+0x39fd0>
  4204b0:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4204b4:	add	x8, x8, #0x704
  4204b8:	add	x9, x9, #0x700
  4204bc:	cmp	w24, #0x0
  4204c0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4204c4:	csel	x1, x9, x8, ne  // ne = any
  4204c8:	add	x0, x0, #0x6f7
  4204cc:	mov	x3, x19
  4204d0:	bl	413b60 <ferror@plt+0xfb30>
  4204d4:	adrp	x8, 43d000 <ferror@plt+0x38fd0>
  4204d8:	ldr	q0, [x21]
  4204dc:	ldr	q1, [x8, #1760]
  4204e0:	str	q0, [sp]
  4204e4:	bl	435350 <ferror@plt+0x31320>
  4204e8:	cbnz	w0, 420978 <ferror@plt+0x1c948>
  4204ec:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  4204f0:	add	x8, x8, #0xecb
  4204f4:	cmp	x23, #0x0
  4204f8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4204fc:	csel	x1, x8, x23, eq  // eq = none
  420500:	add	x0, x0, #0x707
  420504:	b	4209cc <ferror@plt+0x1c99c>
  420508:	ldrb	w8, [x28, #3816]
  42050c:	cmp	w8, #0x1
  420510:	b.ne	420584 <ferror@plt+0x1c554>  // b.any
  420514:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420518:	add	x0, x0, #0x745
  42051c:	b	420598 <ferror@plt+0x1c568>
  420520:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420524:	ldr	w8, [x8, #1972]
  420528:	cbz	w8, 4205a0 <ferror@plt+0x1c570>
  42052c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420530:	add	x0, x0, #0x773
  420534:	b	420598 <ferror@plt+0x1c568>
  420538:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42053c:	ldr	w8, [x8, #1972]
  420540:	cbz	w8, 4205a0 <ferror@plt+0x1c570>
  420544:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420548:	add	x0, x0, #0x6b0
  42054c:	mov	x1, x23
  420550:	b	42059c <ferror@plt+0x1c56c>
  420554:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420558:	ldr	w8, [x8, #1972]
  42055c:	cbz	w8, 4209a0 <ferror@plt+0x1c970>
  420560:	adrp	x8, 43e000 <ferror@plt+0x39fd0>
  420564:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  420568:	add	x8, x8, #0x737
  42056c:	add	x9, x9, #0x732
  420570:	cmp	w24, #0x0
  420574:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420578:	csel	x1, x9, x8, ne  // ne = any
  42057c:	add	x0, x0, #0x71f
  420580:	b	4209cc <ferror@plt+0x1c99c>
  420584:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420588:	ldr	w8, [x8, #1972]
  42058c:	cbz	w8, 4205a0 <ferror@plt+0x1c570>
  420590:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420594:	add	x0, x0, #0x755
  420598:	mov	x1, x19
  42059c:	bl	413b60 <ferror@plt+0xfb30>
  4205a0:	cmp	x23, #0x0
  4205a4:	cset	w8, ne  // ne = any
  4205a8:	cmp	x19, #0x0
  4205ac:	cset	w9, ne  // ne = any
  4205b0:	csel	x10, x23, xzr, ne  // ne = any
  4205b4:	and	w8, w9, w8
  4205b8:	mov	w0, #0x400                 	// #1024
  4205bc:	cinc	w25, w8, ne  // ne = any
  4205c0:	stp	x19, x10, [sp, #32]
  4205c4:	bl	41e0fc <ferror@plt+0x1a0cc>
  4205c8:	sub	x1, x29, #0x8
  4205cc:	mov	w2, #0x4                   	// #4
  4205d0:	mov	x23, x0
  4205d4:	stur	wzr, [x29, #-8]
  4205d8:	bl	41e254 <ferror@plt+0x1a224>
  4205dc:	rev	w8, w27
  4205e0:	sub	x1, x29, #0x8
  4205e4:	mov	w2, #0x4                   	// #4
  4205e8:	mov	x0, x23
  4205ec:	stur	w8, [x29, #-8]
  4205f0:	bl	41e254 <ferror@plt+0x1a224>
  4205f4:	rev	w8, w25
  4205f8:	sub	x1, x29, #0x8
  4205fc:	mov	w2, #0x4                   	// #4
  420600:	mov	x0, x23
  420604:	stur	w8, [x29, #-8]
  420608:	bl	41e254 <ferror@plt+0x1a224>
  42060c:	rev	w8, w22
  420610:	sub	x1, x29, #0x8
  420614:	mov	w2, #0x4                   	// #4
  420618:	mov	x0, x23
  42061c:	stur	w8, [x29, #-8]
  420620:	bl	41e254 <ferror@plt+0x1a224>
  420624:	sub	x1, x29, #0x8
  420628:	mov	w2, #0x4                   	// #4
  42062c:	mov	x0, x23
  420630:	stur	wzr, [x29, #-8]
  420634:	bl	41e254 <ferror@plt+0x1a224>
  420638:	cbz	w25, 4206c4 <ferror@plt+0x1c694>
  42063c:	mov	x0, x19
  420640:	bl	403550 <strlen@plt>
  420644:	mov	x24, x0
  420648:	rev	w8, w24
  42064c:	sub	x1, x29, #0x8
  420650:	mov	w2, #0x4                   	// #4
  420654:	mov	x0, x23
  420658:	stur	w8, [x29, #-8]
  42065c:	bl	41e254 <ferror@plt+0x1a224>
  420660:	and	x2, x24, #0xffffffff
  420664:	mov	x0, x23
  420668:	mov	x1, x19
  42066c:	bl	41e254 <ferror@plt+0x1a224>
  420670:	cmp	w25, #0x1
  420674:	b.eq	4206c4 <ferror@plt+0x1c694>  // b.none
  420678:	add	x8, sp, #0x20
  42067c:	sub	x20, x25, #0x1
  420680:	add	x26, x8, #0x8
  420684:	ldr	x24, [x26], #8
  420688:	mov	x0, x24
  42068c:	bl	403550 <strlen@plt>
  420690:	mov	x25, x0
  420694:	rev	w8, w25
  420698:	sub	x1, x29, #0x8
  42069c:	mov	w2, #0x4                   	// #4
  4206a0:	mov	x0, x23
  4206a4:	stur	w8, [x29, #-8]
  4206a8:	bl	41e254 <ferror@plt+0x1a224>
  4206ac:	and	x2, x25, #0xffffffff
  4206b0:	mov	x0, x23
  4206b4:	mov	x1, x24
  4206b8:	bl	41e254 <ferror@plt+0x1a224>
  4206bc:	subs	x20, x20, #0x1
  4206c0:	b.ne	420684 <ferror@plt+0x1c654>  // b.any
  4206c4:	cbz	w22, 4206f8 <ferror@plt+0x1c6c8>
  4206c8:	mov	w20, w22
  4206cc:	ldr	q0, [x21], #16
  4206d0:	bl	4359b0 <ferror@plt+0x31980>
  4206d4:	fmov	x8, d0
  4206d8:	rev	x8, x8
  4206dc:	sub	x1, x29, #0x8
  4206e0:	mov	w2, #0x8                   	// #8
  4206e4:	mov	x0, x23
  4206e8:	stur	x8, [x29, #-8]
  4206ec:	bl	41e254 <ferror@plt+0x1a224>
  4206f0:	subs	x20, x20, #0x1
  4206f4:	b.ne	4206cc <ferror@plt+0x1c69c>  // b.any
  4206f8:	ldr	x22, [x23, #8]
  4206fc:	sub	x2, x29, #0x8
  420700:	mov	w3, #0x4                   	// #4
  420704:	mov	x0, x23
  420708:	rev	w8, w22
  42070c:	mov	x1, xzr
  420710:	stur	w8, [x29, #-8]
  420714:	bl	41efe8 <ferror@plt+0x1afb8>
  420718:	mov	x0, x23
  42071c:	mov	w1, wzr
  420720:	bl	41e358 <ferror@plt+0x1a328>
  420724:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  420728:	ldr	w8, [x20, #1988]
  42072c:	mov	x21, x0
  420730:	tbnz	w8, #31, 420774 <ferror@plt+0x1c744>
  420734:	and	x23, x22, #0xffffffff
  420738:	mov	w0, w8
  42073c:	mov	x1, x21
  420740:	mov	x2, x23
  420744:	bl	403ac0 <write@plt>
  420748:	tbz	w0, #31, 420774 <ferror@plt+0x1c744>
  42074c:	bl	403f30 <__errno_location@plt>
  420750:	mov	x24, x0
  420754:	ldr	w8, [x24]
  420758:	cmp	w8, #0x4
  42075c:	b.ne	420774 <ferror@plt+0x1c744>  // b.any
  420760:	ldr	w0, [x20, #1988]
  420764:	mov	x1, x21
  420768:	mov	x2, x23
  42076c:	bl	403ac0 <write@plt>
  420770:	tbnz	w0, #31, 420754 <ferror@plt+0x1c724>
  420774:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420778:	ldrb	w8, [x8, #3812]
  42077c:	cmp	w8, #0x1
  420780:	b.ne	4208f0 <ferror@plt+0x1c8c0>  // b.any
  420784:	mov	w0, #0x10                  	// #16
  420788:	bl	411ca8 <ferror@plt+0xdc78>
  42078c:	mov	x23, x0
  420790:	mov	w0, #0x400                 	// #1024
  420794:	bl	41e0fc <ferror@plt+0x1a0cc>
  420798:	str	x0, [x23]
  42079c:	mov	x0, x23
  4207a0:	mov	w1, w22
  4207a4:	mov	x2, x21
  4207a8:	bl	422cfc <ferror@plt+0x1eccc>
  4207ac:	mov	x0, x23
  4207b0:	bl	422c94 <ferror@plt+0x1ec64>
  4207b4:	mov	x22, x0
  4207b8:	cbz	x0, 420a14 <ferror@plt+0x1c9e4>
  4207bc:	ldr	x8, [x23]
  4207c0:	ldr	x8, [x8, #8]
  4207c4:	cbnz	x8, 420a40 <ferror@plt+0x1ca10>
  4207c8:	mov	x0, x23
  4207cc:	bl	422be0 <ferror@plt+0x1ebb0>
  4207d0:	ldr	w0, [x22]
  4207d4:	bl	41f630 <ferror@plt+0x1b600>
  4207d8:	mov	x1, x0
  4207dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4207e0:	add	x0, x0, #0x7cf
  4207e4:	bl	413cdc <ferror@plt+0xfcac>
  4207e8:	ldr	w8, [x22, #4]
  4207ec:	cbz	w8, 42081c <ferror@plt+0x1c7ec>
  4207f0:	adrp	x23, 43e000 <ferror@plt+0x39fd0>
  4207f4:	mov	x20, xzr
  4207f8:	add	x23, x23, #0x7d9
  4207fc:	ldr	x8, [x22, #8]
  420800:	mov	x0, x23
  420804:	ldr	x1, [x8, x20, lsl #3]
  420808:	bl	413cdc <ferror@plt+0xfcac>
  42080c:	ldr	w8, [x22, #4]
  420810:	add	x20, x20, #0x1
  420814:	cmp	x20, x8
  420818:	b.cc	4207fc <ferror@plt+0x1c7cc>  // b.lo, b.ul, b.last
  42081c:	ldr	w8, [x22, #16]
  420820:	cbz	w8, 4208dc <ferror@plt+0x1c8ac>
  420824:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420828:	add	x0, x0, #0x7df
  42082c:	str	w27, [sp]
  420830:	bl	413cdc <ferror@plt+0xfcac>
  420834:	ldr	w8, [x22, #16]
  420838:	cbz	w8, 4208c8 <ferror@plt+0x1c898>
  42083c:	adrp	x27, 43e000 <ferror@plt+0x39fd0>
  420840:	adrp	x20, 476000 <ferror@plt+0x71fd0>
  420844:	adrp	x23, 43e000 <ferror@plt+0x39fd0>
  420848:	adrp	x24, 43e000 <ferror@plt+0x39fd0>
  42084c:	mov	x28, xzr
  420850:	add	x27, x27, #0x7e8
  420854:	add	x20, x20, #0xecb
  420858:	add	x23, x23, #0x7e2
  42085c:	add	x24, x24, #0x7ea
  420860:	ldr	x8, [x22, #24]
  420864:	ldr	q0, [x8, x28, lsl #4]
  420868:	str	q0, [sp, #16]
  42086c:	bl	435540 <ferror@plt+0x31510>
  420870:	mov	x26, x0
  420874:	bl	435798 <ferror@plt+0x31768>
  420878:	mov	v1.16b, v0.16b
  42087c:	ldr	q0, [sp, #16]
  420880:	cmp	x28, #0x0
  420884:	csel	x25, x20, x27, eq  // eq = none
  420888:	bl	435350 <ferror@plt+0x31320>
  42088c:	cbnz	w0, 4208a4 <ferror@plt+0x1c874>
  420890:	mov	x0, x23
  420894:	mov	x1, x25
  420898:	mov	x2, x26
  42089c:	bl	413cdc <ferror@plt+0xfcac>
  4208a0:	b	4208b8 <ferror@plt+0x1c888>
  4208a4:	ldr	q0, [sp, #16]
  4208a8:	bl	4359b0 <ferror@plt+0x31980>
  4208ac:	mov	x0, x24
  4208b0:	mov	x1, x25
  4208b4:	bl	413cdc <ferror@plt+0xfcac>
  4208b8:	ldr	w8, [x22, #16]
  4208bc:	add	x28, x28, #0x1
  4208c0:	cmp	x28, x8
  4208c4:	b.cc	420860 <ferror@plt+0x1c830>  // b.lo, b.ul, b.last
  4208c8:	adrp	x0, 43c000 <ferror@plt+0x37fd0>
  4208cc:	add	x0, x0, #0x4f2
  4208d0:	bl	413cdc <ferror@plt+0xfcac>
  4208d4:	ldr	w27, [sp]
  4208d8:	adrp	x28, 488000 <ferror@plt+0x83fd0>
  4208dc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4208e0:	add	x0, x0, #0x7f2
  4208e4:	bl	413cdc <ferror@plt+0xfcac>
  4208e8:	mov	x0, x22
  4208ec:	bl	422c44 <ferror@plt+0x1ec14>
  4208f0:	mov	x0, x21
  4208f4:	bl	411d58 <ferror@plt+0xdd28>
  4208f8:	cmp	w27, #0x5
  4208fc:	b.ne	420934 <ferror@plt+0x1c904>  // b.any
  420900:	ldrb	w8, [x28, #3816]
  420904:	tbnz	w8, #0, 420934 <ferror@plt+0x1c904>
  420908:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42090c:	ldr	w8, [x8, #1972]
  420910:	cbz	w8, 420928 <ferror@plt+0x1c8f8>
  420914:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420918:	add	x0, x0, #0x792
  42091c:	mov	x1, x19
  420920:	bl	413b60 <ferror@plt+0xfb30>
  420924:	b	420934 <ferror@plt+0x1c904>
  420928:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42092c:	ldr	w8, [x8, #1976]
  420930:	cbz	w8, 420954 <ferror@plt+0x1c924>
  420934:	ldp	x20, x19, [sp, #144]
  420938:	ldp	x22, x21, [sp, #128]
  42093c:	ldp	x24, x23, [sp, #112]
  420940:	ldp	x26, x25, [sp, #96]
  420944:	ldp	x28, x27, [sp, #80]
  420948:	ldp	x29, x30, [sp, #64]
  42094c:	add	sp, sp, #0xa0
  420950:	ret
  420954:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420958:	add	x0, x0, #0x7a2
  42095c:	b	42091c <ferror@plt+0x1c8ec>
  420960:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420964:	ldr	w1, [x8, #3828]
  420968:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42096c:	add	x0, x0, #0x6f0
  420970:	bl	413b60 <ferror@plt+0xfb30>
  420974:	b	4205a0 <ferror@plt+0x1c570>
  420978:	ldp	q0, q1, [sp]
  42097c:	bl	435350 <ferror@plt+0x31320>
  420980:	cbnz	w0, 420a04 <ferror@plt+0x1c9d4>
  420984:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  420988:	add	x8, x8, #0xecb
  42098c:	cmp	x23, #0x0
  420990:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420994:	csel	x1, x8, x23, eq  // eq = none
  420998:	add	x0, x0, #0x713
  42099c:	b	4209cc <ferror@plt+0x1c99c>
  4209a0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4209a4:	ldr	w8, [x8, #1976]
  4209a8:	cbnz	w8, 4209d0 <ferror@plt+0x1c9a0>
  4209ac:	adrp	x8, 43e000 <ferror@plt+0x39fd0>
  4209b0:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4209b4:	add	x8, x8, #0x737
  4209b8:	add	x9, x9, #0x732
  4209bc:	cmp	w24, #0x0
  4209c0:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  4209c4:	csel	x1, x9, x8, ne  // ne = any
  4209c8:	add	x0, x0, #0xdb7
  4209cc:	bl	413b60 <ferror@plt+0xfb30>
  4209d0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4209d4:	ldrb	w8, [x8, #3808]
  4209d8:	eor	w8, w8, #0x1
  4209dc:	and	w8, w24, w8
  4209e0:	cmp	w8, #0x1
  4209e4:	b.ne	4205a0 <ferror@plt+0x1c570>  // b.any
  4209e8:	ldrb	w8, [x28, #3816]
  4209ec:	cmp	w8, #0x1
  4209f0:	b.ne	420a00 <ferror@plt+0x1c9d0>  // b.any
  4209f4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4209f8:	add	x0, x0, #0x73a
  4209fc:	bl	413b60 <ferror@plt+0xfb30>
  420a00:	bl	403ae0 <abort@plt>
  420a04:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  420a08:	add	x0, x0, #0xfe8
  420a0c:	bl	413b60 <ferror@plt+0xfb30>
  420a10:	b	4209d0 <ferror@plt+0x1c9a0>
  420a14:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420a18:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  420a1c:	adrp	x3, 43e000 <ferror@plt+0x39fd0>
  420a20:	adrp	x4, 43e000 <ferror@plt+0x39fd0>
  420a24:	add	x0, x0, #0xa7f
  420a28:	add	x1, x1, #0xf38
  420a2c:	add	x3, x3, #0x7a7
  420a30:	add	x4, x4, #0x23c
  420a34:	mov	w2, #0x2a1                 	// #673
  420a38:	bl	413610 <ferror@plt+0xf5e0>
  420a3c:	b	4207bc <ferror@plt+0x1c78c>
  420a40:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420a44:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  420a48:	adrp	x3, 43e000 <ferror@plt+0x39fd0>
  420a4c:	adrp	x4, 43e000 <ferror@plt+0x39fd0>
  420a50:	add	x0, x0, #0xa7f
  420a54:	add	x1, x1, #0xf38
  420a58:	add	x3, x3, #0x7a7
  420a5c:	add	x4, x4, #0x7b7
  420a60:	mov	w2, #0x2a2                 	// #674
  420a64:	bl	413610 <ferror@plt+0xf5e0>
  420a68:	b	4207c8 <ferror@plt+0x1c798>
  420a6c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420a70:	ldr	x0, [x8, #3672]
  420a74:	b	418bf0 <ferror@plt+0x14bc0>
  420a78:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420a7c:	ldr	x8, [x8, #3672]
  420a80:	mov	w2, w1
  420a84:	mov	w1, w0
  420a88:	mov	x0, x8
  420a8c:	b	418d20 <ferror@plt+0x14cf0>
  420a90:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420a94:	ldr	x0, [x8, #3672]
  420a98:	b	418ec4 <ferror@plt+0x14e94>
  420a9c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420aa0:	ldr	x0, [x8, #3672]
  420aa4:	b	418e8c <ferror@plt+0x14e5c>
  420aa8:	stp	x29, x30, [sp, #-32]!
  420aac:	str	x19, [sp, #16]
  420ab0:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  420ab4:	ldr	x0, [x19, #3680]
  420ab8:	mov	x29, sp
  420abc:	cbnz	x0, 420ac8 <ferror@plt+0x1ca98>
  420ac0:	bl	423ae8 <ferror@plt+0x1fab8>
  420ac4:	str	x0, [x19, #3680]
  420ac8:	ldr	x19, [sp, #16]
  420acc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420ad0:	str	xzr, [x8, #3688]
  420ad4:	ldp	x29, x30, [sp], #32
  420ad8:	b	423b48 <ferror@plt+0x1fb18>
  420adc:	stp	x29, x30, [sp, #-16]!
  420ae0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420ae4:	ldr	x0, [x8, #3680]
  420ae8:	mov	x29, sp
  420aec:	cbz	x0, 420afc <ferror@plt+0x1cacc>
  420af0:	mov	x1, xzr
  420af4:	bl	423cc0 <ferror@plt+0x1fc90>
  420af8:	b	420b00 <ferror@plt+0x1cad0>
  420afc:	fmov	d0, xzr
  420b00:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420b04:	str	d0, [x8, #3688]
  420b08:	ldp	x29, x30, [sp], #16
  420b0c:	ret
  420b10:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420b14:	ldr	d0, [x8, #3688]
  420b18:	ret
  420b1c:	sub	sp, sp, #0x120
  420b20:	stp	x29, x30, [sp, #256]
  420b24:	stp	x28, x19, [sp, #272]
  420b28:	add	x29, sp, #0x100
  420b2c:	mov	x19, x0
  420b30:	stp	x1, x2, [sp, #120]
  420b34:	stp	x3, x4, [sp, #136]
  420b38:	stp	x5, x6, [sp, #152]
  420b3c:	str	x7, [sp, #168]
  420b40:	stp	q1, q2, [sp]
  420b44:	stp	q3, q4, [sp, #32]
  420b48:	stp	q5, q6, [sp, #64]
  420b4c:	str	q7, [sp, #96]
  420b50:	bl	435860 <ferror@plt+0x31830>
  420b54:	mov	x8, #0xffffffffffffffc8    	// #-56
  420b58:	mov	x9, sp
  420b5c:	movk	x8, #0xff90, lsl #32
  420b60:	add	x10, sp, #0x78
  420b64:	add	x9, x9, #0x70
  420b68:	stp	x9, x8, [x29, #-32]
  420b6c:	add	x8, x29, #0x20
  420b70:	add	x9, x10, #0x38
  420b74:	stp	x8, x9, [x29, #-48]
  420b78:	ldp	q1, q2, [x29, #-48]
  420b7c:	sub	x1, x29, #0x50
  420b80:	mov	x0, x19
  420b84:	stur	q0, [x29, #-16]
  420b88:	stp	q1, q2, [x29, #-80]
  420b8c:	bl	41c1a8 <ferror@plt+0x18178>
  420b90:	mov	x19, x0
  420b94:	sub	x4, x29, #0x10
  420b98:	mov	w0, #0x7                   	// #7
  420b9c:	mov	w3, #0x1                   	// #1
  420ba0:	mov	x1, x19
  420ba4:	mov	x2, xzr
  420ba8:	bl	420358 <ferror@plt+0x1c328>
  420bac:	mov	x0, x19
  420bb0:	bl	411d58 <ferror@plt+0xdd28>
  420bb4:	ldp	x28, x19, [sp, #272]
  420bb8:	ldp	x29, x30, [sp, #256]
  420bbc:	add	sp, sp, #0x120
  420bc0:	ret
  420bc4:	sub	sp, sp, #0x120
  420bc8:	stp	x29, x30, [sp, #256]
  420bcc:	stp	x28, x19, [sp, #272]
  420bd0:	add	x29, sp, #0x100
  420bd4:	mov	x19, x0
  420bd8:	stp	x1, x2, [sp, #120]
  420bdc:	stp	x3, x4, [sp, #136]
  420be0:	stp	x5, x6, [sp, #152]
  420be4:	str	x7, [sp, #168]
  420be8:	stp	q1, q2, [sp]
  420bec:	stp	q3, q4, [sp, #32]
  420bf0:	stp	q5, q6, [sp, #64]
  420bf4:	str	q7, [sp, #96]
  420bf8:	bl	435860 <ferror@plt+0x31830>
  420bfc:	mov	x8, #0xffffffffffffffc8    	// #-56
  420c00:	mov	x9, sp
  420c04:	movk	x8, #0xff90, lsl #32
  420c08:	add	x10, sp, #0x78
  420c0c:	add	x9, x9, #0x70
  420c10:	stp	x9, x8, [x29, #-32]
  420c14:	add	x8, x29, #0x20
  420c18:	add	x9, x10, #0x38
  420c1c:	stp	x8, x9, [x29, #-48]
  420c20:	ldp	q1, q2, [x29, #-48]
  420c24:	sub	x1, x29, #0x50
  420c28:	mov	x0, x19
  420c2c:	stur	q0, [x29, #-16]
  420c30:	stp	q1, q2, [x29, #-80]
  420c34:	bl	41c1a8 <ferror@plt+0x18178>
  420c38:	mov	x19, x0
  420c3c:	sub	x4, x29, #0x10
  420c40:	mov	w0, #0x8                   	// #8
  420c44:	mov	w3, #0x1                   	// #1
  420c48:	mov	x1, x19
  420c4c:	mov	x2, xzr
  420c50:	bl	420358 <ferror@plt+0x1c328>
  420c54:	mov	x0, x19
  420c58:	bl	411d58 <ferror@plt+0xdd28>
  420c5c:	ldp	x28, x19, [sp, #272]
  420c60:	ldp	x29, x30, [sp, #256]
  420c64:	add	sp, sp, #0x120
  420c68:	ret
  420c6c:	sub	sp, sp, #0x120
  420c70:	stp	x29, x30, [sp, #256]
  420c74:	add	x29, sp, #0x100
  420c78:	mov	x8, #0xffffffffffffffc8    	// #-56
  420c7c:	mov	x9, sp
  420c80:	sub	x10, x29, #0x78
  420c84:	movk	x8, #0xff80, lsl #32
  420c88:	add	x11, x29, #0x20
  420c8c:	add	x9, x9, #0x80
  420c90:	add	x10, x10, #0x38
  420c94:	stp	x9, x8, [x29, #-16]
  420c98:	stp	x11, x10, [x29, #-32]
  420c9c:	stp	x1, x2, [x29, #-120]
  420ca0:	stp	x3, x4, [x29, #-104]
  420ca4:	stp	x5, x6, [x29, #-88]
  420ca8:	stur	x7, [x29, #-72]
  420cac:	stp	q0, q1, [sp]
  420cb0:	ldp	q0, q1, [x29, #-32]
  420cb4:	sub	x1, x29, #0x40
  420cb8:	stp	x28, x19, [sp, #272]
  420cbc:	stp	q2, q3, [sp, #32]
  420cc0:	stp	q4, q5, [sp, #64]
  420cc4:	stp	q6, q7, [sp, #96]
  420cc8:	stp	q0, q1, [x29, #-64]
  420ccc:	bl	41c1a8 <ferror@plt+0x18178>
  420cd0:	mov	x19, x0
  420cd4:	mov	w0, #0x9                   	// #9
  420cd8:	mov	x1, x19
  420cdc:	mov	x2, xzr
  420ce0:	mov	w3, wzr
  420ce4:	mov	x4, xzr
  420ce8:	bl	420358 <ferror@plt+0x1c328>
  420cec:	mov	x0, x19
  420cf0:	bl	411d58 <ferror@plt+0xdd28>
  420cf4:	ldp	x28, x19, [sp, #272]
  420cf8:	ldp	x29, x30, [sp, #256]
  420cfc:	add	sp, sp, #0x120
  420d00:	ret
  420d04:	stp	x29, x30, [sp, #-32]!
  420d08:	stp	x20, x19, [sp, #16]
  420d0c:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  420d10:	ldr	x8, [x20, #3696]
  420d14:	mov	x19, x0
  420d18:	mov	x29, sp
  420d1c:	mov	x0, x8
  420d20:	bl	411d58 <ferror@plt+0xdd28>
  420d24:	mov	x0, x19
  420d28:	bl	41c024 <ferror@plt+0x17ff4>
  420d2c:	str	x0, [x20, #3696]
  420d30:	ldp	x20, x19, [sp, #16]
  420d34:	ldp	x29, x30, [sp], #32
  420d38:	ret
  420d3c:	stp	x29, x30, [sp, #-48]!
  420d40:	stp	x20, x19, [sp, #32]
  420d44:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420d48:	ldr	x20, [x8, #3696]
  420d4c:	str	x21, [sp, #16]
  420d50:	mov	x29, sp
  420d54:	cbz	x20, 420de8 <ferror@plt+0x1cdb8>
  420d58:	mov	x19, x0
  420d5c:	cbz	x0, 420e04 <ferror@plt+0x1cdd4>
  420d60:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  420d64:	add	x1, x1, #0x9e5
  420d68:	mov	x0, x20
  420d6c:	bl	403e80 <strstr@plt>
  420d70:	cbz	x0, 420dc8 <ferror@plt+0x1cd98>
  420d74:	mov	x21, x0
  420d78:	sub	x1, x0, x20
  420d7c:	mov	x0, x20
  420d80:	bl	41c0c8 <ferror@plt+0x18098>
  420d84:	add	x2, x21, #0x2
  420d88:	mov	x1, x19
  420d8c:	mov	x3, xzr
  420d90:	mov	x20, x0
  420d94:	bl	41c26c <ferror@plt+0x1823c>
  420d98:	mov	x19, x0
  420d9c:	mov	x0, x20
  420da0:	bl	411d58 <ferror@plt+0xdd28>
  420da4:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  420da8:	add	x0, x0, #0x91b
  420dac:	mov	x1, x19
  420db0:	bl	420c6c <ferror@plt+0x1cc3c>
  420db4:	mov	x0, x19
  420db8:	ldp	x20, x19, [sp, #32]
  420dbc:	ldr	x21, [sp, #16]
  420dc0:	ldp	x29, x30, [sp], #48
  420dc4:	b	411d58 <ferror@plt+0xdd28>
  420dc8:	mov	x1, x20
  420dcc:	mov	x2, x19
  420dd0:	ldp	x20, x19, [sp, #32]
  420dd4:	ldr	x21, [sp, #16]
  420dd8:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  420ddc:	add	x0, x0, #0x92d
  420de0:	ldp	x29, x30, [sp], #48
  420de4:	b	420c6c <ferror@plt+0x1cc3c>
  420de8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420dec:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  420df0:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  420df4:	add	x0, x0, #0xa7f
  420df8:	add	x1, x1, #0x8cf
  420dfc:	add	x2, x2, #0x8ed
  420e00:	b	420e1c <ferror@plt+0x1cdec>
  420e04:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420e08:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  420e0c:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  420e10:	add	x0, x0, #0xa7f
  420e14:	add	x1, x1, #0x8cf
  420e18:	add	x2, x2, #0x903
  420e1c:	ldp	x20, x19, [sp, #32]
  420e20:	ldr	x21, [sp, #16]
  420e24:	ldp	x29, x30, [sp], #48
  420e28:	b	412a18 <ferror@plt+0xe9e8>
  420e2c:	stp	x29, x30, [sp, #-32]!
  420e30:	str	x19, [sp, #16]
  420e34:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  420e38:	ldr	x8, [x19, #3704]
  420e3c:	mov	x29, sp
  420e40:	cbnz	x8, 420e74 <ferror@plt+0x1ce44>
  420e44:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  420e48:	add	x0, x0, #0x941
  420e4c:	bl	420e84 <ferror@plt+0x1ce54>
  420e50:	ldr	x8, [x0]
  420e54:	str	x0, [x19, #3704]
  420e58:	mov	x0, x8
  420e5c:	bl	411d58 <ferror@plt+0xdd28>
  420e60:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  420e64:	add	x0, x0, #0xecb
  420e68:	bl	41c024 <ferror@plt+0x17ff4>
  420e6c:	ldr	x8, [x19, #3704]
  420e70:	str	x0, [x8]
  420e74:	ldr	x19, [sp, #16]
  420e78:	mov	x0, x8
  420e7c:	ldp	x29, x30, [sp], #32
  420e80:	ret
  420e84:	stp	x29, x30, [sp, #-32]!
  420e88:	stp	x20, x19, [sp, #16]
  420e8c:	mov	x29, sp
  420e90:	cbz	x0, 420ed4 <ferror@plt+0x1cea4>
  420e94:	mov	w1, #0x2f                  	// #47
  420e98:	mov	x19, x0
  420e9c:	bl	403ce0 <strchr@plt>
  420ea0:	cbnz	x0, 420ef0 <ferror@plt+0x1cec0>
  420ea4:	ldrb	w8, [x19]
  420ea8:	cbz	w8, 420f0c <ferror@plt+0x1cedc>
  420eac:	mov	w0, #0x18                  	// #24
  420eb0:	bl	41a71c <ferror@plt+0x166ec>
  420eb4:	mov	x20, x0
  420eb8:	mov	x0, x19
  420ebc:	bl	41c024 <ferror@plt+0x17ff4>
  420ec0:	str	x0, [x20]
  420ec4:	mov	x0, x20
  420ec8:	ldp	x20, x19, [sp, #16]
  420ecc:	ldp	x29, x30, [sp], #32
  420ed0:	ret
  420ed4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420ed8:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  420edc:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  420ee0:	add	x0, x0, #0xa7f
  420ee4:	add	x1, x1, #0xc00
  420ee8:	add	x2, x2, #0xc2e
  420eec:	b	420f24 <ferror@plt+0x1cef4>
  420ef0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420ef4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  420ef8:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  420efc:	add	x0, x0, #0xa7f
  420f00:	add	x1, x1, #0xc00
  420f04:	add	x2, x2, #0xc41
  420f08:	b	420f24 <ferror@plt+0x1cef4>
  420f0c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  420f10:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  420f14:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  420f18:	add	x0, x0, #0xa7f
  420f1c:	add	x1, x1, #0xc00
  420f20:	add	x2, x2, #0xc62
  420f24:	bl	412a18 <ferror@plt+0xe9e8>
  420f28:	mov	x20, xzr
  420f2c:	b	420ec4 <ferror@plt+0x1ce94>
  420f30:	stp	x29, x30, [sp, #-16]!
  420f34:	mov	x29, sp
  420f38:	bl	420e2c <ferror@plt+0x1cdfc>
  420f3c:	ldp	x29, x30, [sp], #16
  420f40:	b	420f44 <ferror@plt+0x1cf14>
  420f44:	stp	x29, x30, [sp, #-80]!
  420f48:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420f4c:	ldr	w8, [x8, #1960]
  420f50:	str	x25, [sp, #16]
  420f54:	stp	x24, x23, [sp, #32]
  420f58:	stp	x22, x21, [sp, #48]
  420f5c:	stp	x20, x19, [sp, #64]
  420f60:	mov	x29, sp
  420f64:	cbz	w8, 421080 <ferror@plt+0x1d050>
  420f68:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  420f6c:	ldrb	w9, [x8, #3736]
  420f70:	cmp	w9, #0x1
  420f74:	b.eq	42109c <ferror@plt+0x1d06c>  // b.none
  420f78:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  420f7c:	mov	x19, x0
  420f80:	ldr	x0, [x9, #3744]
  420f84:	mov	w9, #0x1                   	// #1
  420f88:	strb	w9, [x8, #3736]
  420f8c:	cbz	x0, 420f98 <ferror@plt+0x1cf68>
  420f90:	bl	41ba50 <ferror@plt+0x17a20>
  420f94:	b	420fa4 <ferror@plt+0x1cf74>
  420f98:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  420f9c:	add	x1, x1, #0xecb
  420fa0:	bl	41b718 <ferror@plt+0x176e8>
  420fa4:	mov	w20, wzr
  420fa8:	mov	x21, x0
  420fac:	cbz	x0, 421064 <ferror@plt+0x1d034>
  420fb0:	adrp	x25, 476000 <ferror@plt+0x71fd0>
  420fb4:	add	x25, x25, #0xecb
  420fb8:	ldr	x0, [x19]
  420fbc:	ldr	x23, [x21]
  420fc0:	bl	403550 <strlen@plt>
  420fc4:	mov	x22, x0
  420fc8:	mov	x0, x21
  420fcc:	mov	x1, x21
  420fd0:	bl	41b9ec <ferror@plt+0x179bc>
  420fd4:	mov	x21, x0
  420fd8:	sub	x23, x23, #0x1
  420fdc:	ldrb	w8, [x23, #1]!
  420fe0:	cmp	w8, #0x2f
  420fe4:	b.eq	420fdc <ferror@plt+0x1cfac>  // b.none
  420fe8:	cbz	w22, 421040 <ferror@plt+0x1d010>
  420fec:	mov	w1, #0x2f                  	// #47
  420ff0:	mov	x0, x23
  420ff4:	bl	403ce0 <strchr@plt>
  420ff8:	mov	x24, x0
  420ffc:	mov	x0, x23
  421000:	bl	403550 <strlen@plt>
  421004:	sub	x8, x24, x23
  421008:	cmp	x8, w0, uxtw
  42100c:	csel	w8, w0, w8, gt
  421010:	cmp	x24, #0x0
  421014:	csel	w8, w8, w0, ne  // ne = any
  421018:	cbz	w8, 421024 <ferror@plt+0x1cff4>
  42101c:	cmp	w8, w22
  421020:	b.ne	421038 <ferror@plt+0x1d008>  // b.any
  421024:	ldr	x1, [x19]
  421028:	and	x2, x22, #0xffffffff
  42102c:	mov	x0, x23
  421030:	bl	4038b0 <strncmp@plt>
  421034:	cbz	w0, 42104c <ferror@plt+0x1d01c>
  421038:	cbnz	x21, 420fb8 <ferror@plt+0x1cf88>
  42103c:	b	421064 <ferror@plt+0x1d034>
  421040:	mov	x0, x19
  421044:	mov	x1, x23
  421048:	b	421058 <ferror@plt+0x1d028>
  42104c:	cmp	x24, #0x0
  421050:	csel	x1, x24, x25, ne  // ne = any
  421054:	mov	x0, x19
  421058:	bl	4217fc <ferror@plt+0x1d7cc>
  42105c:	add	w20, w0, w20
  421060:	cbnz	x21, 420fb8 <ferror@plt+0x1cf88>
  421064:	mov	w0, w20
  421068:	ldp	x20, x19, [sp, #64]
  42106c:	ldp	x22, x21, [sp, #48]
  421070:	ldp	x24, x23, [sp, #32]
  421074:	ldr	x25, [sp, #16]
  421078:	ldp	x29, x30, [sp], #80
  42107c:	ret
  421080:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421084:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421088:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  42108c:	add	x0, x0, #0xa7f
  421090:	add	x1, x1, #0xd4d
  421094:	add	x2, x2, #0xd70
  421098:	b	4210b4 <ferror@plt+0x1d084>
  42109c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4210a0:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4210a4:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  4210a8:	add	x0, x0, #0xa7f
  4210ac:	add	x1, x1, #0xd4d
  4210b0:	add	x2, x2, #0xd95
  4210b4:	bl	412a18 <ferror@plt+0xe9e8>
  4210b8:	mov	w20, #0xffffffff            	// #-1
  4210bc:	b	421064 <ferror@plt+0x1d034>
  4210c0:	stp	x29, x30, [sp, #-80]!
  4210c4:	str	x25, [sp, #16]
  4210c8:	stp	x24, x23, [sp, #32]
  4210cc:	stp	x22, x21, [sp, #48]
  4210d0:	stp	x20, x19, [sp, #64]
  4210d4:	mov	x29, sp
  4210d8:	cbz	x0, 42114c <ferror@plt+0x1d11c>
  4210dc:	mov	x23, x1
  4210e0:	mov	w1, #0x2f                  	// #47
  4210e4:	mov	x19, x5
  4210e8:	mov	x20, x4
  4210ec:	mov	x22, x3
  4210f0:	mov	x21, x2
  4210f4:	mov	x24, x0
  4210f8:	bl	403ce0 <strchr@plt>
  4210fc:	cbnz	x0, 421168 <ferror@plt+0x1d138>
  421100:	ldrb	w8, [x24]
  421104:	cbz	w8, 421184 <ferror@plt+0x1d154>
  421108:	cbz	x20, 4211a0 <ferror@plt+0x1d170>
  42110c:	mov	w0, #0x30                  	// #48
  421110:	bl	41a71c <ferror@plt+0x166ec>
  421114:	mov	x25, x0
  421118:	mov	x0, x24
  42111c:	bl	41c024 <ferror@plt+0x17ff4>
  421120:	str	x0, [x25]
  421124:	str	w23, [x25, #8]
  421128:	stp	x22, x20, [x25, #16]
  42112c:	stp	x19, x21, [x25, #32]
  421130:	mov	x0, x25
  421134:	ldp	x20, x19, [sp, #64]
  421138:	ldp	x22, x21, [sp, #48]
  42113c:	ldp	x24, x23, [sp, #32]
  421140:	ldr	x25, [sp, #16]
  421144:	ldp	x29, x30, [sp], #80
  421148:	ret
  42114c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421150:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421154:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421158:	add	x0, x0, #0xa7f
  42115c:	add	x1, x1, #0x946
  421160:	add	x2, x2, #0x9be
  421164:	b	4211b8 <ferror@plt+0x1d188>
  421168:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42116c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421170:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421174:	add	x0, x0, #0xa7f
  421178:	add	x1, x1, #0x946
  42117c:	add	x2, x2, #0x9d0
  421180:	b	4211b8 <ferror@plt+0x1d188>
  421184:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421188:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  42118c:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421190:	add	x0, x0, #0xa7f
  421194:	add	x1, x1, #0x946
  421198:	add	x2, x2, #0x9f0
  42119c:	b	4211b8 <ferror@plt+0x1d188>
  4211a0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4211a4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4211a8:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  4211ac:	add	x0, x0, #0xa7f
  4211b0:	add	x1, x1, #0x946
  4211b4:	add	x2, x2, #0xa02
  4211b8:	bl	412a18 <ferror@plt+0xe9e8>
  4211bc:	mov	x25, xzr
  4211c0:	b	421130 <ferror@plt+0x1d100>
  4211c4:	stp	x29, x30, [sp, #-96]!
  4211c8:	stp	x28, x27, [sp, #16]
  4211cc:	stp	x26, x25, [sp, #32]
  4211d0:	stp	x24, x23, [sp, #48]
  4211d4:	stp	x22, x21, [sp, #64]
  4211d8:	stp	x20, x19, [sp, #80]
  4211dc:	mov	x29, sp
  4211e0:	cbz	x0, 421320 <ferror@plt+0x1d2f0>
  4211e4:	mov	x19, x5
  4211e8:	mov	x21, x4
  4211ec:	mov	x22, x3
  4211f0:	mov	x23, x2
  4211f4:	mov	x24, x1
  4211f8:	mov	x20, x0
  4211fc:	bl	409578 <ferror@plt+0x5548>
  421200:	cbz	w0, 42133c <ferror@plt+0x1d30c>
  421204:	cbz	x21, 421358 <ferror@plt+0x1d328>
  421208:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42120c:	ldr	x0, [x8, #3712]
  421210:	adrp	x2, 421000 <ferror@plt+0x1cfd0>
  421214:	add	x2, x2, #0x39c
  421218:	mov	x1, x20
  42121c:	bl	41bbd0 <ferror@plt+0x17ba0>
  421220:	cbz	x0, 421240 <ferror@plt+0x1d210>
  421224:	ldp	x20, x19, [sp, #80]
  421228:	ldp	x22, x21, [sp, #64]
  42122c:	ldp	x24, x23, [sp, #48]
  421230:	ldp	x26, x25, [sp, #32]
  421234:	ldp	x28, x27, [sp, #16]
  421238:	ldp	x29, x30, [sp], #96
  42123c:	ret
  421240:	bl	420e2c <ferror@plt+0x1cdfc>
  421244:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  421248:	mov	x25, x0
  42124c:	add	x1, x1, #0x954
  421250:	mov	w2, #0xffffffff            	// #-1
  421254:	mov	x0, x20
  421258:	bl	41d4d4 <ferror@plt+0x194a4>
  42125c:	ldr	x28, [x0]
  421260:	mov	x26, x0
  421264:	cbz	x28, 421300 <ferror@plt+0x1d2d0>
  421268:	mov	w8, #0x1                   	// #1
  42126c:	ldr	x9, [x26, w8, uxtw #3]
  421270:	ldrb	w10, [x28]
  421274:	mov	w27, w8
  421278:	cbz	x9, 4212a0 <ferror@plt+0x1d270>
  42127c:	cbz	w10, 4212d0 <ferror@plt+0x1d2a0>
  421280:	ldr	x0, [x25, #8]
  421284:	adrp	x2, 421000 <ferror@plt+0x1cfd0>
  421288:	mov	x1, x28
  42128c:	add	x2, x2, #0x438
  421290:	bl	41bbd0 <ferror@plt+0x17ba0>
  421294:	cbz	x0, 4212d8 <ferror@plt+0x1d2a8>
  421298:	ldr	x25, [x0]
  42129c:	b	4212f4 <ferror@plt+0x1d2c4>
  4212a0:	cbz	w10, 42138c <ferror@plt+0x1d35c>
  4212a4:	mov	x0, x28
  4212a8:	mov	x1, x24
  4212ac:	mov	x2, x23
  4212b0:	mov	x3, x22
  4212b4:	mov	x4, x21
  4212b8:	mov	x5, x19
  4212bc:	bl	4210c0 <ferror@plt+0x1d090>
  4212c0:	mov	x1, x0
  4212c4:	mov	x0, x25
  4212c8:	bl	4214a8 <ferror@plt+0x1d478>
  4212cc:	b	4212f4 <ferror@plt+0x1d2c4>
  4212d0:	mov	x28, x9
  4212d4:	b	4212f8 <ferror@plt+0x1d2c8>
  4212d8:	mov	x0, x28
  4212dc:	bl	420e84 <ferror@plt+0x1ce54>
  4212e0:	mov	x28, x0
  4212e4:	mov	x0, x25
  4212e8:	mov	x1, x28
  4212ec:	bl	421440 <ferror@plt+0x1d410>
  4212f0:	mov	x25, x28
  4212f4:	ldr	x28, [x26, x27, lsl #3]
  4212f8:	add	w8, w27, #0x1
  4212fc:	cbnz	x28, 42126c <ferror@plt+0x1d23c>
  421300:	mov	x0, x26
  421304:	ldp	x20, x19, [sp, #80]
  421308:	ldp	x22, x21, [sp, #64]
  42130c:	ldp	x24, x23, [sp, #48]
  421310:	ldp	x26, x25, [sp, #32]
  421314:	ldp	x28, x27, [sp, #16]
  421318:	ldp	x29, x30, [sp], #96
  42131c:	b	41d828 <ferror@plt+0x197f8>
  421320:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421324:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421328:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  42132c:	add	x0, x0, #0xa7f
  421330:	add	x1, x1, #0xa14
  421334:	add	x2, x2, #0xa85
  421338:	b	421370 <ferror@plt+0x1d340>
  42133c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421340:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421344:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421348:	add	x0, x0, #0xa7f
  42134c:	add	x1, x1, #0xa14
  421350:	add	x2, x2, #0xa96
  421354:	b	421370 <ferror@plt+0x1d340>
  421358:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42135c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421360:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421364:	add	x0, x0, #0xa7f
  421368:	add	x1, x1, #0xa14
  42136c:	add	x2, x2, #0xab4
  421370:	ldp	x20, x19, [sp, #80]
  421374:	ldp	x22, x21, [sp, #64]
  421378:	ldp	x24, x23, [sp, #48]
  42137c:	ldp	x26, x25, [sp, #32]
  421380:	ldp	x28, x27, [sp, #16]
  421384:	ldp	x29, x30, [sp], #96
  421388:	b	412a18 <ferror@plt+0xe9e8>
  42138c:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  421390:	add	x0, x0, #0xace
  421394:	mov	x1, x20
  421398:	bl	4213bc <ferror@plt+0x1d38c>
  42139c:	cbz	x0, 4213a8 <ferror@plt+0x1d378>
  4213a0:	cbz	x1, 4213b4 <ferror@plt+0x1d384>
  4213a4:	b	403b70 <strcmp@plt>
  4213a8:	cmp	x1, #0x0
  4213ac:	csetm	w0, ne  // ne = any
  4213b0:	ret
  4213b4:	mov	w0, #0x1                   	// #1
  4213b8:	ret
  4213bc:	sub	sp, sp, #0x120
  4213c0:	stp	x29, x30, [sp, #256]
  4213c4:	add	x29, sp, #0x100
  4213c8:	mov	x9, #0xffffffffffffffc8    	// #-56
  4213cc:	mov	x10, sp
  4213d0:	sub	x11, x29, #0x78
  4213d4:	movk	x9, #0xff80, lsl #32
  4213d8:	add	x12, x29, #0x20
  4213dc:	add	x10, x10, #0x80
  4213e0:	add	x11, x11, #0x38
  4213e4:	stp	x10, x9, [x29, #-16]
  4213e8:	stp	x12, x11, [x29, #-32]
  4213ec:	stp	x1, x2, [x29, #-120]
  4213f0:	stp	x3, x4, [x29, #-104]
  4213f4:	stp	x5, x6, [x29, #-88]
  4213f8:	stur	x7, [x29, #-72]
  4213fc:	stp	q0, q1, [sp]
  421400:	ldp	q0, q1, [x29, #-32]
  421404:	mov	x8, x0
  421408:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42140c:	add	x0, x0, #0xa7f
  421410:	sub	x3, x29, #0x40
  421414:	mov	w1, #0x4                   	// #4
  421418:	mov	x2, x8
  42141c:	str	x28, [sp, #272]
  421420:	stp	q2, q3, [sp, #32]
  421424:	stp	q4, q5, [sp, #64]
  421428:	stp	q6, q7, [sp, #96]
  42142c:	stp	q0, q1, [x29, #-64]
  421430:	bl	412c74 <ferror@plt+0xec44>
  421434:	b	421434 <ferror@plt+0x1d404>
  421438:	ldr	x0, [x0]
  42143c:	b	403b70 <strcmp@plt>
  421440:	cbz	x0, 421470 <ferror@plt+0x1d440>
  421444:	cbz	x1, 42148c <ferror@plt+0x1d45c>
  421448:	stp	x29, x30, [sp, #-32]!
  42144c:	str	x19, [sp, #16]
  421450:	mov	x19, x0
  421454:	ldr	x0, [x0, #8]
  421458:	mov	x29, sp
  42145c:	bl	41b718 <ferror@plt+0x176e8>
  421460:	str	x0, [x19, #8]
  421464:	ldr	x19, [sp, #16]
  421468:	ldp	x29, x30, [sp], #32
  42146c:	ret
  421470:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421474:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421478:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  42147c:	add	x0, x0, #0xa7f
  421480:	add	x1, x1, #0xcb8
  421484:	add	x2, x2, #0xcf6
  421488:	b	412a18 <ferror@plt+0xe9e8>
  42148c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421490:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421494:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421498:	add	x0, x0, #0xa7f
  42149c:	add	x1, x1, #0xcb8
  4214a0:	add	x2, x2, #0xcf0
  4214a4:	b	412a18 <ferror@plt+0xe9e8>
  4214a8:	cbz	x0, 4214d8 <ferror@plt+0x1d4a8>
  4214ac:	cbz	x1, 4214f4 <ferror@plt+0x1d4c4>
  4214b0:	stp	x29, x30, [sp, #-32]!
  4214b4:	str	x19, [sp, #16]
  4214b8:	mov	x19, x0
  4214bc:	ldr	x0, [x0, #16]
  4214c0:	mov	x29, sp
  4214c4:	bl	41b718 <ferror@plt+0x176e8>
  4214c8:	str	x0, [x19, #16]
  4214cc:	ldr	x19, [sp, #16]
  4214d0:	ldp	x29, x30, [sp], #32
  4214d4:	ret
  4214d8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4214dc:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4214e0:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  4214e4:	add	x0, x0, #0xa7f
  4214e8:	add	x1, x1, #0xc75
  4214ec:	add	x2, x2, #0xcf6
  4214f0:	b	412a18 <ferror@plt+0xe9e8>
  4214f4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4214f8:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4214fc:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421500:	add	x0, x0, #0xa7f
  421504:	add	x1, x1, #0xc75
  421508:	add	x2, x2, #0xca6
  42150c:	b	412a18 <ferror@plt+0xe9e8>
  421510:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421514:	mov	w9, #0x2                   	// #2
  421518:	str	w9, [x8, #1984]
  42151c:	ret
  421520:	stp	x29, x30, [sp, #-32]!
  421524:	stp	x20, x19, [sp, #16]
  421528:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  42152c:	mov	x19, x0
  421530:	ldr	x0, [x20, #3720]
  421534:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421538:	mov	w9, #0x3                   	// #3
  42153c:	mov	x29, sp
  421540:	str	w9, [x8, #1984]
  421544:	bl	411d58 <ferror@plt+0xdd28>
  421548:	mov	x0, x19
  42154c:	bl	41c024 <ferror@plt+0x17ff4>
  421550:	str	x0, [x20, #3720]
  421554:	ldp	x20, x19, [sp, #16]
  421558:	ldp	x29, x30, [sp], #32
  42155c:	ret
  421560:	stp	x29, x30, [sp, #-32]!
  421564:	stp	x20, x19, [sp, #16]
  421568:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  42156c:	mov	x19, x0
  421570:	ldr	x0, [x20, #3720]
  421574:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421578:	mov	w9, #0x1                   	// #1
  42157c:	mov	x29, sp
  421580:	str	w9, [x8, #1984]
  421584:	bl	411d58 <ferror@plt+0xdd28>
  421588:	mov	x0, x19
  42158c:	bl	41c024 <ferror@plt+0x17ff4>
  421590:	str	x0, [x20, #3720]
  421594:	ldp	x20, x19, [sp, #16]
  421598:	ldp	x29, x30, [sp], #32
  42159c:	ret
  4215a0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4215a4:	ldr	w8, [x8, #1984]
  4215a8:	cmp	w8, #0x0
  4215ac:	cset	w0, ne  // ne = any
  4215b0:	ret
  4215b4:	stp	x29, x30, [sp, #-16]!
  4215b8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4215bc:	ldr	w8, [x8, #1960]
  4215c0:	mov	x29, sp
  4215c4:	cbz	w8, 4215d0 <ferror@plt+0x1d5a0>
  4215c8:	ldp	x29, x30, [sp], #16
  4215cc:	ret
  4215d0:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  4215d4:	add	x0, x0, #0xae9
  4215d8:	bl	4213bc <ferror@plt+0x1d38c>
  4215dc:	cbz	x0, 421608 <ferror@plt+0x1d5d8>
  4215e0:	ldrb	w8, [x0]
  4215e4:	cmp	w8, #0x2f
  4215e8:	b.ne	421624 <ferror@plt+0x1d5f4>  // b.any
  4215ec:	mov	x4, x1
  4215f0:	cbz	x1, 421640 <ferror@plt+0x1d610>
  4215f4:	mov	x1, xzr
  4215f8:	mov	x2, xzr
  4215fc:	mov	x3, xzr
  421600:	mov	x5, xzr
  421604:	b	4211c4 <ferror@plt+0x1d194>
  421608:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42160c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421610:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421614:	add	x0, x0, #0xa7f
  421618:	add	x1, x1, #0xb23
  42161c:	add	x2, x2, #0xa85
  421620:	b	412a18 <ferror@plt+0xe9e8>
  421624:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421628:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  42162c:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421630:	add	x0, x0, #0xa7f
  421634:	add	x1, x1, #0xb23
  421638:	add	x2, x2, #0xb51
  42163c:	b	412a18 <ferror@plt+0xe9e8>
  421640:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421644:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421648:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  42164c:	add	x0, x0, #0xa7f
  421650:	add	x1, x1, #0xb23
  421654:	add	x2, x2, #0xabc
  421658:	b	412a18 <ferror@plt+0xe9e8>
  42165c:	cbz	x0, 421688 <ferror@plt+0x1d658>
  421660:	ldrb	w8, [x0]
  421664:	cmp	w8, #0x2f
  421668:	b.ne	4216a4 <ferror@plt+0x1d674>  // b.any
  42166c:	mov	x4, x2
  421670:	cbz	x2, 4216c0 <ferror@plt+0x1d690>
  421674:	mov	x2, x1
  421678:	mov	x1, xzr
  42167c:	mov	x3, xzr
  421680:	mov	x5, xzr
  421684:	b	4211c4 <ferror@plt+0x1d194>
  421688:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42168c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421690:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421694:	add	x0, x0, #0xa7f
  421698:	add	x1, x1, #0xb64
  42169c:	add	x2, x2, #0xa85
  4216a0:	b	412a18 <ferror@plt+0xe9e8>
  4216a4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4216a8:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4216ac:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  4216b0:	add	x0, x0, #0xa7f
  4216b4:	add	x1, x1, #0xb64
  4216b8:	add	x2, x2, #0xb51
  4216bc:	b	412a18 <ferror@plt+0xe9e8>
  4216c0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4216c4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4216c8:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  4216cc:	add	x0, x0, #0xa7f
  4216d0:	add	x1, x1, #0xb64
  4216d4:	add	x2, x2, #0xabc
  4216d8:	b	412a18 <ferror@plt+0xe9e8>
  4216dc:	cbz	x0, 421708 <ferror@plt+0x1d6d8>
  4216e0:	ldrb	w8, [x0]
  4216e4:	cmp	w8, #0x2f
  4216e8:	b.ne	421724 <ferror@plt+0x1d6f4>  // b.any
  4216ec:	mov	x4, x2
  4216f0:	cbz	x2, 421740 <ferror@plt+0x1d710>
  4216f4:	mov	x5, x3
  4216f8:	mov	x2, x1
  4216fc:	mov	x1, xzr
  421700:	mov	x3, xzr
  421704:	b	4211c4 <ferror@plt+0x1d194>
  421708:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42170c:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421710:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421714:	add	x0, x0, #0xa7f
  421718:	add	x1, x1, #0xbaa
  42171c:	add	x2, x2, #0xa85
  421720:	b	412a18 <ferror@plt+0xe9e8>
  421724:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421728:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  42172c:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421730:	add	x0, x0, #0xa7f
  421734:	add	x1, x1, #0xbaa
  421738:	add	x2, x2, #0xb51
  42173c:	b	412a18 <ferror@plt+0xe9e8>
  421740:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421744:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  421748:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  42174c:	add	x0, x0, #0xa7f
  421750:	add	x1, x1, #0xbaa
  421754:	add	x2, x2, #0xabc
  421758:	b	412a18 <ferror@plt+0xe9e8>
  42175c:	cbz	x0, 42179c <ferror@plt+0x1d76c>
  421760:	stp	x29, x30, [sp, #-32]!
  421764:	str	x19, [sp, #16]
  421768:	mov	x19, x0
  42176c:	mov	w0, #0x18                  	// #24
  421770:	mov	x29, sp
  421774:	bl	41a71c <ferror@plt+0x166ec>
  421778:	adrp	x10, 411000 <ferror@plt+0xcfd0>
  42177c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421780:	add	x10, x10, #0xd58
  421784:	ldr	x9, [x8, #3728]
  421788:	stp	x10, x19, [x0, #8]
  42178c:	ldr	x19, [sp, #16]
  421790:	str	x0, [x8, #3728]
  421794:	str	x9, [x0]
  421798:	ldp	x29, x30, [sp], #32
  42179c:	ret
  4217a0:	cbz	x0, 4217e0 <ferror@plt+0x1d7b0>
  4217a4:	stp	x29, x30, [sp, #-32]!
  4217a8:	stp	x20, x19, [sp, #16]
  4217ac:	mov	x20, x0
  4217b0:	mov	w0, #0x18                  	// #24
  4217b4:	mov	x29, sp
  4217b8:	mov	x19, x1
  4217bc:	bl	41a71c <ferror@plt+0x166ec>
  4217c0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4217c4:	ldr	x9, [x8, #3728]
  4217c8:	stp	x20, x19, [x0, #8]
  4217cc:	str	x0, [x8, #3728]
  4217d0:	str	x9, [x0]
  4217d4:	ldp	x20, x19, [sp, #16]
  4217d8:	ldp	x29, x30, [sp], #32
  4217dc:	ret
  4217e0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4217e4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4217e8:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  4217ec:	add	x0, x0, #0xa7f
  4217f0:	add	x1, x1, #0xd04
  4217f4:	add	x2, x2, #0xd38
  4217f8:	b	412a18 <ferror@plt+0xe9e8>
  4217fc:	sub	sp, sp, #0xe0
  421800:	stp	x29, x30, [sp, #128]
  421804:	stp	x28, x27, [sp, #144]
  421808:	stp	x26, x25, [sp, #160]
  42180c:	stp	x24, x23, [sp, #176]
  421810:	stp	x22, x21, [sp, #192]
  421814:	stp	x20, x19, [sp, #208]
  421818:	add	x29, sp, #0x80
  42181c:	cbz	x0, 421d30 <ferror@plt+0x1dd00>
  421820:	mov	x20, x1
  421824:	adrp	x28, 488000 <ferror@plt+0x83fd0>
  421828:	ldr	x1, [x0]
  42182c:	ldr	x24, [x28, #1992]
  421830:	mov	x22, x0
  421834:	mov	w0, #0xa                   	// #10
  421838:	mov	x2, xzr
  42183c:	mov	w3, wzr
  421840:	mov	x4, xzr
  421844:	bl	420358 <ferror@plt+0x1c328>
  421848:	sub	x21, x20, #0x1
  42184c:	ldrb	w8, [x21, #1]!
  421850:	cmp	w8, #0x2f
  421854:	b.eq	42184c <ferror@plt+0x1d81c>  // b.none
  421858:	mov	x0, x21
  42185c:	bl	403550 <strlen@plt>
  421860:	mov	x20, x0
  421864:	mov	w1, #0x2f                  	// #47
  421868:	mov	x0, x21
  42186c:	bl	403ce0 <strchr@plt>
  421870:	ldr	x2, [x22]
  421874:	sub	x8, x0, x21
  421878:	cmp	x8, w20, uxtw
  42187c:	csel	w8, w20, w8, gt
  421880:	ldrb	w9, [x2]
  421884:	cmp	x0, #0x0
  421888:	mov	x23, x0
  42188c:	csel	w19, w8, w20, ne  // ne = any
  421890:	cbz	w9, 4218ac <ferror@plt+0x1d87c>
  421894:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  421898:	add	x1, x1, #0x954
  42189c:	mov	x0, x24
  4218a0:	mov	x3, xzr
  4218a4:	bl	41c26c <ferror@plt+0x1823c>
  4218a8:	b	4218b4 <ferror@plt+0x1d884>
  4218ac:	ldr	x0, [x28, #1992]
  4218b0:	bl	41c024 <ferror@plt+0x17ff4>
  4218b4:	stp	x24, x22, [sp, #16]
  4218b8:	str	x0, [x28, #1992]
  4218bc:	ldr	x0, [x22, #16]
  4218c0:	bl	41ba50 <ferror@plt+0x17a20>
  4218c4:	bl	41bb20 <ferror@plt+0x17af0>
  4218c8:	mov	w22, wzr
  4218cc:	str	x0, [sp, #8]
  4218d0:	cbz	x0, 421c5c <ferror@plt+0x1dc2c>
  4218d4:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  4218d8:	adrp	x25, 488000 <ferror@plt+0x83fd0>
  4218dc:	add	x24, x24, #0xe88
  4218e0:	mov	x26, x0
  4218e4:	ldr	x20, [x26]
  4218e8:	cbz	w19, 4218fc <ferror@plt+0x1d8cc>
  4218ec:	ldr	x0, [x20]
  4218f0:	bl	403550 <strlen@plt>
  4218f4:	cbz	x23, 421904 <ferror@plt+0x1d8d4>
  4218f8:	b	421a88 <ferror@plt+0x1da58>
  4218fc:	mov	x0, xzr
  421900:	cbnz	x23, 421a88 <ferror@plt+0x1da58>
  421904:	cmp	w19, w0
  421908:	b.ne	421a88 <ferror@plt+0x1da58>  // b.any
  42190c:	ldr	x1, [x20]
  421910:	and	x2, x0, #0xffffffff
  421914:	mov	x0, x21
  421918:	bl	4038b0 <strncmp@plt>
  42191c:	cbnz	w0, 421a88 <ferror@plt+0x1da58>
  421920:	ldr	x0, [x25, #3696]
  421924:	ldr	x27, [x28, #1992]
  421928:	str	w22, [sp, #44]
  42192c:	bl	41c024 <ferror@plt+0x17ff4>
  421930:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421934:	ldr	x9, [x8, #3800]
  421938:	stur	xzr, [x29, #-8]
  42193c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  421940:	add	x1, x1, #0x954
  421944:	stp	x9, x0, [sp, #48]
  421948:	sub	x9, x29, #0x8
  42194c:	str	x9, [x8, #3800]
  421950:	ldr	x2, [x20]
  421954:	mov	x0, x27
  421958:	mov	x3, xzr
  42195c:	bl	41c26c <ferror@plt+0x1823c>
  421960:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  421964:	add	x1, x1, #0x85c
  421968:	mov	x25, x0
  42196c:	mov	x22, x28
  421970:	str	x0, [x28, #1992]
  421974:	bl	403e80 <strstr@plt>
  421978:	cbz	x0, 4219c0 <ferror@plt+0x1d990>
  42197c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421980:	ldr	x28, [x8, #3744]
  421984:	cbz	x28, 4219a0 <ferror@plt+0x1d970>
  421988:	ldr	x1, [x28]
  42198c:	mov	x0, x25
  421990:	bl	403b70 <strcmp@plt>
  421994:	cbz	w0, 4219c0 <ferror@plt+0x1d990>
  421998:	ldr	x28, [x28, #8]
  42199c:	cbnz	x28, 421988 <ferror@plt+0x1d958>
  4219a0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4219a4:	ldr	w8, [x8, #1972]
  4219a8:	cbz	w8, 421a38 <ferror@plt+0x1da08>
  4219ac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4219b0:	add	x0, x0, #0x868
  4219b4:	mov	x1, x25
  4219b8:	bl	413b60 <ferror@plt+0xfb30>
  4219bc:	b	421a38 <ferror@plt+0x1da08>
  4219c0:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  4219c4:	ldr	w8, [x10, #3828]
  4219c8:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  4219cc:	ldr	w9, [x9, #3820]
  4219d0:	add	w8, w8, #0x1
  4219d4:	str	w8, [x10, #3828]
  4219d8:	cmp	w8, w9
  4219dc:	b.ls	421a20 <ferror@plt+0x1d9f0>  // b.plast
  4219e0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4219e4:	ldrb	w8, [x8, #3824]
  4219e8:	mov	x28, x22
  4219ec:	cmp	w8, #0x1
  4219f0:	b.ne	421a94 <ferror@plt+0x1da64>  // b.any
  4219f4:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  4219f8:	add	x0, x0, #0xdb7
  4219fc:	mov	x1, x25
  421a00:	bl	413b60 <ferror@plt+0xfb30>
  421a04:	ldr	x1, [x28, #1992]
  421a08:	mov	w0, #0x3                   	// #3
  421a0c:	mov	x2, xzr
  421a10:	mov	w3, wzr
  421a14:	mov	x4, xzr
  421a18:	bl	420358 <ferror@plt+0x1c328>
  421a1c:	b	421a3c <ferror@plt+0x1da0c>
  421a20:	mov	w0, #0x4                   	// #4
  421a24:	mov	x1, x25
  421a28:	mov	x2, xzr
  421a2c:	mov	w3, wzr
  421a30:	mov	x4, xzr
  421a34:	bl	420358 <ferror@plt+0x1c328>
  421a38:	mov	x28, x22
  421a3c:	ldr	w22, [sp, #44]
  421a40:	mov	w20, #0x1                   	// #1
  421a44:	ldur	x0, [x29, #-8]
  421a48:	adrp	x1, 411000 <ferror@plt+0xcfd0>
  421a4c:	add	x1, x1, #0xd58
  421a50:	bl	41b618 <ferror@plt+0x175e8>
  421a54:	ldr	x0, [x28, #1992]
  421a58:	ldr	x9, [sp, #48]
  421a5c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421a60:	str	x9, [x8, #3800]
  421a64:	bl	411d58 <ferror@plt+0xdd28>
  421a68:	adrp	x25, 488000 <ferror@plt+0x83fd0>
  421a6c:	ldr	x0, [x25, #3696]
  421a70:	str	x27, [x28, #1992]
  421a74:	bl	411d58 <ferror@plt+0xdd28>
  421a78:	ldr	x8, [sp, #56]
  421a7c:	str	x8, [x25, #3696]
  421a80:	eor	w8, w20, #0x1
  421a84:	add	w22, w8, w22
  421a88:	ldr	x26, [x26, #8]
  421a8c:	cbnz	x26, 4218e4 <ferror@plt+0x1d8b4>
  421a90:	b	421c5c <ferror@plt+0x1dc2c>
  421a94:	bl	423ae8 <ferror@plt+0x1fab8>
  421a98:	ldr	x1, [x28, #1992]
  421a9c:	str	x0, [sp, #32]
  421aa0:	mov	w0, #0x5                   	// #5
  421aa4:	mov	x2, xzr
  421aa8:	mov	w3, wzr
  421aac:	mov	x4, xzr
  421ab0:	bl	420358 <ferror@plt+0x1c328>
  421ab4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421ab8:	str	wzr, [x8, #3756]
  421abc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421ac0:	str	wzr, [x8, #1984]
  421ac4:	dmb	ish
  421ac8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421acc:	ldr	x0, [x8, #3720]
  421ad0:	ldaxr	x8, [x24]
  421ad4:	cmp	x8, x0
  421ad8:	b.ne	421ae8 <ferror@plt+0x1dab8>  // b.any
  421adc:	stlxr	w8, xzr, [x24]
  421ae0:	cbnz	w8, 421ad0 <ferror@plt+0x1daa0>
  421ae4:	b	421af0 <ferror@plt+0x1dac0>
  421ae8:	clrex
  421aec:	b	421ac4 <ferror@plt+0x1da94>
  421af0:	cbz	x0, 421af8 <ferror@plt+0x1dac8>
  421af4:	bl	411d58 <ferror@plt+0xdd28>
  421af8:	mov	x0, xzr
  421afc:	mov	x1, xzr
  421b00:	bl	412a88 <ferror@plt+0xea58>
  421b04:	ldr	x0, [sp, #32]
  421b08:	bl	423b48 <ferror@plt+0x1fb18>
  421b0c:	ldr	w0, [x20, #8]
  421b10:	cbz	w0, 421b20 <ferror@plt+0x1daf0>
  421b14:	bl	411ca8 <ferror@plt+0xdc78>
  421b18:	mov	x25, x0
  421b1c:	b	421b24 <ferror@plt+0x1daf4>
  421b20:	ldr	x25, [x20, #40]
  421b24:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421b28:	ldr	x0, [x8, #3632]
  421b2c:	bl	41fff4 <ferror@plt+0x1bfc4>
  421b30:	ldr	x8, [x20, #16]
  421b34:	cbz	x8, 421b44 <ferror@plt+0x1db14>
  421b38:	ldr	x1, [x20, #40]
  421b3c:	mov	x0, x25
  421b40:	blr	x8
  421b44:	ldr	x8, [x20, #24]
  421b48:	ldr	x1, [x20, #40]
  421b4c:	mov	x0, x25
  421b50:	blr	x8
  421b54:	bl	422374 <ferror@plt+0x1e344>
  421b58:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  421b5c:	ldr	x28, [x9, #3728]
  421b60:	cbz	x28, 421b84 <ferror@plt+0x1db54>
  421b64:	ldr	x8, [x28]
  421b68:	str	x8, [x9, #3728]
  421b6c:	ldp	x8, x0, [x28, #8]
  421b70:	blr	x8
  421b74:	mov	w0, #0x18                  	// #24
  421b78:	mov	x1, x28
  421b7c:	bl	41a7a0 <ferror@plt+0x16770>
  421b80:	b	421b58 <ferror@plt+0x1db28>
  421b84:	ldr	x8, [x20, #32]
  421b88:	cbz	x8, 421b98 <ferror@plt+0x1db68>
  421b8c:	ldr	x1, [x20, #40]
  421b90:	mov	x0, x25
  421b94:	blr	x8
  421b98:	ldr	w8, [x20, #8]
  421b9c:	mov	x28, x22
  421ba0:	cbz	w8, 421bac <ferror@plt+0x1db7c>
  421ba4:	mov	x0, x25
  421ba8:	bl	411d58 <ferror@plt+0xdd28>
  421bac:	ldr	x20, [sp, #32]
  421bb0:	mov	x0, x20
  421bb4:	bl	423b98 <ferror@plt+0x1fb68>
  421bb8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421bbc:	ldr	w25, [x8, #1984]
  421bc0:	mov	w9, #0x2                   	// #2
  421bc4:	str	w9, [x8, #1984]
  421bc8:	mov	w0, w25
  421bcc:	bl	435458 <ferror@plt+0x31428>
  421bd0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  421bd4:	ldr	w0, [x8, #3756]
  421bd8:	str	q0, [sp, #64]
  421bdc:	bl	4354d8 <ferror@plt+0x314a8>
  421be0:	mov	x0, x20
  421be4:	mov	x1, xzr
  421be8:	str	q0, [sp, #80]
  421bec:	bl	423cc0 <ferror@plt+0x1fc90>
  421bf0:	bl	435860 <ferror@plt+0x31830>
  421bf4:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  421bf8:	ldr	x1, [x28, #1992]
  421bfc:	ldr	x2, [x20, #3720]
  421c00:	add	x4, sp, #0x40
  421c04:	mov	w0, #0x6                   	// #6
  421c08:	mov	w3, #0x3                   	// #3
  421c0c:	str	q0, [sp, #96]
  421c10:	bl	420358 <ferror@plt+0x1c328>
  421c14:	ldr	w22, [sp, #44]
  421c18:	dmb	ish
  421c1c:	ldr	x0, [x20, #3720]
  421c20:	ldaxr	x8, [x24]
  421c24:	cmp	x8, x0
  421c28:	b.ne	421c38 <ferror@plt+0x1dc08>  // b.any
  421c2c:	stlxr	w8, xzr, [x24]
  421c30:	cbnz	w8, 421c20 <ferror@plt+0x1dbf0>
  421c34:	b	421c40 <ferror@plt+0x1dc10>
  421c38:	clrex
  421c3c:	b	421c18 <ferror@plt+0x1dbe8>
  421c40:	cbz	x0, 421c48 <ferror@plt+0x1dc18>
  421c44:	bl	411d58 <ferror@plt+0xdd28>
  421c48:	ldr	x0, [sp, #32]
  421c4c:	bl	423b24 <ferror@plt+0x1faf4>
  421c50:	cmp	w25, #0x0
  421c54:	cset	w20, eq  // eq = none
  421c58:	b	421a44 <ferror@plt+0x1da14>
  421c5c:	ldr	x0, [sp, #8]
  421c60:	bl	41b5fc <ferror@plt+0x175cc>
  421c64:	ldr	x26, [sp, #24]
  421c68:	ldr	x0, [x26, #8]
  421c6c:	bl	41ba50 <ferror@plt+0x17a20>
  421c70:	bl	41bb20 <ferror@plt+0x17af0>
  421c74:	mov	x20, x0
  421c78:	cbz	x0, 421cdc <ferror@plt+0x1dcac>
  421c7c:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  421c80:	add	x8, x8, #0xecb
  421c84:	cmp	x23, #0x0
  421c88:	csel	x23, x23, x8, ne  // ne = any
  421c8c:	mov	x25, x20
  421c90:	ldr	x24, [x25]
  421c94:	cbz	w19, 421ca4 <ferror@plt+0x1dc74>
  421c98:	ldr	x0, [x24]
  421c9c:	bl	403550 <strlen@plt>
  421ca0:	b	421ca8 <ferror@plt+0x1dc78>
  421ca4:	mov	x0, xzr
  421ca8:	cmp	w19, w0
  421cac:	b.ne	421cd4 <ferror@plt+0x1dca4>  // b.any
  421cb0:	ldr	x1, [x24]
  421cb4:	and	x2, x0, #0xffffffff
  421cb8:	mov	x0, x21
  421cbc:	bl	4038b0 <strncmp@plt>
  421cc0:	cbnz	w0, 421cd4 <ferror@plt+0x1dca4>
  421cc4:	mov	x0, x24
  421cc8:	mov	x1, x23
  421ccc:	bl	4217fc <ferror@plt+0x1d7cc>
  421cd0:	add	w22, w0, w22
  421cd4:	ldr	x25, [x25, #8]
  421cd8:	cbnz	x25, 421c90 <ferror@plt+0x1dc60>
  421cdc:	mov	x0, x20
  421ce0:	bl	41b5fc <ferror@plt+0x175cc>
  421ce4:	ldr	x0, [x28, #1992]
  421ce8:	bl	411d58 <ferror@plt+0xdd28>
  421cec:	ldr	x8, [sp, #16]
  421cf0:	mov	w0, #0xb                   	// #11
  421cf4:	mov	x2, xzr
  421cf8:	mov	w3, wzr
  421cfc:	str	x8, [x28, #1992]
  421d00:	ldr	x1, [x26]
  421d04:	mov	x4, xzr
  421d08:	bl	420358 <ferror@plt+0x1c328>
  421d0c:	mov	w0, w22
  421d10:	ldp	x20, x19, [sp, #208]
  421d14:	ldp	x22, x21, [sp, #192]
  421d18:	ldp	x24, x23, [sp, #176]
  421d1c:	ldp	x26, x25, [sp, #160]
  421d20:	ldp	x28, x27, [sp, #144]
  421d24:	ldp	x29, x30, [sp, #128]
  421d28:	add	sp, sp, #0xe0
  421d2c:	ret
  421d30:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  421d34:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  421d38:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421d3c:	add	x0, x0, #0xa7f
  421d40:	add	x1, x1, #0x822
  421d44:	add	x2, x2, #0xcf6
  421d48:	bl	412a18 <ferror@plt+0xe9e8>
  421d4c:	mov	w22, #0xffffffff            	// #-1
  421d50:	b	421d0c <ferror@plt+0x1dcdc>
  421d54:	sub	sp, sp, #0x70
  421d58:	stp	x20, x19, [sp, #96]
  421d5c:	mov	x19, x3
  421d60:	mov	w3, w2
  421d64:	adrp	x8, 43a000 <ferror@plt+0x35fd0>
  421d68:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  421d6c:	stp	x22, x21, [sp, #80]
  421d70:	mov	x20, x1
  421d74:	mov	x21, x0
  421d78:	add	x8, x8, #0xa8b
  421d7c:	cmp	x4, #0x0
  421d80:	add	x2, x2, #0xa6c
  421d84:	add	x0, sp, #0x20
  421d88:	mov	w1, #0x20                  	// #32
  421d8c:	stp	x29, x30, [sp, #64]
  421d90:	add	x29, sp, #0x40
  421d94:	csel	x22, x8, x4, eq  // eq = none
  421d98:	bl	42a218 <ferror@plt+0x261e8>
  421d9c:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  421da0:	add	x8, x8, #0xecb
  421da4:	cmp	x21, #0x0
  421da8:	adrp	x4, 43a000 <ferror@plt+0x35fd0>
  421dac:	csel	x0, x21, x8, ne  // ne = any
  421db0:	add	x4, x4, #0xa70
  421db4:	mov	x1, x8
  421db8:	cbz	x21, 421dc8 <ferror@plt+0x1dd98>
  421dbc:	ldrb	w9, [x21]
  421dc0:	cmp	w9, #0x0
  421dc4:	csel	x1, x8, x4, eq  // eq = none
  421dc8:	ldrb	w9, [x19]
  421dcc:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  421dd0:	add	x2, x2, #0xdad
  421dd4:	add	x5, sp, #0x20
  421dd8:	cmp	w9, #0x0
  421ddc:	adrp	x9, 43a000 <ferror@plt+0x35fd0>
  421de0:	csel	x8, x8, x4, eq  // eq = none
  421de4:	add	x9, x9, #0xb7b
  421de8:	mov	x3, x20
  421dec:	mov	x6, x4
  421df0:	mov	x7, x19
  421df4:	stp	x22, xzr, [sp, #16]
  421df8:	stp	x8, x9, [sp]
  421dfc:	bl	41c26c <ferror@plt+0x1823c>
  421e00:	mov	x19, x0
  421e04:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  421e08:	add	x0, x0, #0xdb4
  421e0c:	mov	x1, x19
  421e10:	bl	413cdc <ferror@plt+0xfcac>
  421e14:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  421e18:	ldr	x0, [x20, #3584]
  421e1c:	cbz	x0, 421e24 <ferror@plt+0x1ddf4>
  421e20:	bl	403c30 <free@plt>
  421e24:	mov	x0, x19
  421e28:	bl	403550 <strlen@plt>
  421e2c:	add	x0, x0, #0x1
  421e30:	bl	403810 <malloc@plt>
  421e34:	mov	x1, x19
  421e38:	str	x0, [x20, #3584]
  421e3c:	bl	403d70 <strcpy@plt>
  421e40:	mov	w0, #0x1                   	// #1
  421e44:	mov	x1, x19
  421e48:	mov	x2, xzr
  421e4c:	mov	w3, wzr
  421e50:	mov	x4, xzr
  421e54:	bl	420358 <ferror@plt+0x1c328>
  421e58:	mov	x0, x19
  421e5c:	bl	411d58 <ferror@plt+0xdd28>
  421e60:	bl	4126f4 <ferror@plt+0xe6c4>
  421e64:	stp	x29, x30, [sp, #-48]!
  421e68:	stp	x22, x21, [sp, #16]
  421e6c:	stp	x20, x19, [sp, #32]
  421e70:	mov	x19, x3
  421e74:	mov	w20, w2
  421e78:	mov	x21, x1
  421e7c:	mov	x22, x0
  421e80:	mov	x29, sp
  421e84:	cbnz	x4, 421e98 <ferror@plt+0x1de68>
  421e88:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  421e8c:	add	x0, x0, #0xa8b
  421e90:	bl	41c024 <ferror@plt+0x17ff4>
  421e94:	b	421eb4 <ferror@plt+0x1de84>
  421e98:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  421e9c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  421ea0:	add	x0, x0, #0xdbb
  421ea4:	add	x2, x2, #0x4f2
  421ea8:	mov	x1, x4
  421eac:	mov	x3, xzr
  421eb0:	bl	41c26c <ferror@plt+0x1823c>
  421eb4:	mov	x4, x0
  421eb8:	mov	x0, x22
  421ebc:	mov	x1, x21
  421ec0:	mov	w2, w20
  421ec4:	mov	x3, x19
  421ec8:	bl	421d54 <ferror@plt+0x1dd24>
  421ecc:	sub	sp, sp, #0x60
  421ed0:	and	w8, w6, #0xff
  421ed4:	stp	x24, x23, [sp, #48]
  421ed8:	stp	x22, x21, [sp, #64]
  421edc:	stp	x20, x19, [sp, #80]
  421ee0:	mov	x23, x5
  421ee4:	mov	x24, x4
  421ee8:	mov	x19, x3
  421eec:	mov	w20, w2
  421ef0:	mov	x21, x1
  421ef4:	cmp	w8, #0x66
  421ef8:	mov	x22, x0
  421efc:	str	d8, [sp, #16]
  421f00:	stp	x29, x30, [sp, #24]
  421f04:	str	x25, [sp, #40]
  421f08:	add	x29, sp, #0x10
  421f0c:	b.eq	421f44 <ferror@plt+0x1df14>  // b.none
  421f10:	cmp	w8, #0x78
  421f14:	b.eq	421f78 <ferror@plt+0x1df48>  // b.none
  421f18:	cmp	w8, #0x69
  421f1c:	b.ne	421fb0 <ferror@plt+0x1df80>  // b.any
  421f20:	str	q1, [sp]
  421f24:	bl	435540 <ferror@plt+0x31510>
  421f28:	ldr	q0, [sp]
  421f2c:	mov	x25, x0
  421f30:	bl	435540 <ferror@plt+0x31510>
  421f34:	mov	x4, x0
  421f38:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  421f3c:	add	x0, x0, #0xdcf
  421f40:	b	421f98 <ferror@plt+0x1df68>
  421f44:	str	q1, [sp]
  421f48:	bl	4359b0 <ferror@plt+0x31980>
  421f4c:	mov	v8.16b, v0.16b
  421f50:	ldr	q0, [sp]
  421f54:	bl	4359b0 <ferror@plt+0x31980>
  421f58:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  421f5c:	mov	v1.16b, v0.16b
  421f60:	add	x0, x0, #0xe1f
  421f64:	mov	x1, x24
  421f68:	mov	v0.16b, v8.16b
  421f6c:	mov	x2, x23
  421f70:	bl	41c1e4 <ferror@plt+0x181b4>
  421f74:	b	421fa8 <ferror@plt+0x1df78>
  421f78:	str	q1, [sp]
  421f7c:	bl	435678 <ferror@plt+0x31648>
  421f80:	ldr	q0, [sp]
  421f84:	mov	x25, x0
  421f88:	bl	435678 <ferror@plt+0x31648>
  421f8c:	mov	x4, x0
  421f90:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  421f94:	add	x0, x0, #0xdf3
  421f98:	mov	x1, x24
  421f9c:	mov	x2, x25
  421fa0:	mov	x3, x23
  421fa4:	bl	41c1e4 <ferror@plt+0x181b4>
  421fa8:	mov	x4, x0
  421fac:	b	421fb4 <ferror@plt+0x1df84>
  421fb0:	mov	x4, xzr
  421fb4:	mov	x0, x22
  421fb8:	mov	x1, x21
  421fbc:	mov	w2, w20
  421fc0:	mov	x3, x19
  421fc4:	bl	421d54 <ferror@plt+0x1dd24>
  421fc8:	stp	x29, x30, [sp, #-96]!
  421fcc:	stp	x28, x27, [sp, #16]
  421fd0:	stp	x24, x23, [sp, #48]
  421fd4:	stp	x22, x21, [sp, #64]
  421fd8:	stp	x20, x19, [sp, #80]
  421fdc:	mov	x27, x7
  421fe0:	mov	x23, x6
  421fe4:	mov	x24, x4
  421fe8:	mov	x19, x3
  421fec:	mov	w20, w2
  421ff0:	mov	x21, x1
  421ff4:	mov	x22, x0
  421ff8:	stp	x26, x25, [sp, #32]
  421ffc:	mov	x29, sp
  422000:	cbnz	x5, 42204c <ferror@plt+0x1e01c>
  422004:	adrp	x0, 43b000 <ferror@plt+0x36fd0>
  422008:	add	x0, x0, #0x8d6
  42200c:	bl	41c024 <ferror@plt+0x17ff4>
  422010:	mov	x25, x0
  422014:	mov	x26, xzr
  422018:	cbz	x27, 42207c <ferror@plt+0x1e04c>
  42201c:	mov	x0, x27
  422020:	mov	x1, xzr
  422024:	bl	41d1fc <ferror@plt+0x191cc>
  422028:	mov	x28, x0
  42202c:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  422030:	add	x0, x0, #0x5ef
  422034:	mov	x1, x28
  422038:	mov	x2, x0
  42203c:	mov	x3, xzr
  422040:	bl	41c26c <ferror@plt+0x1823c>
  422044:	mov	x27, x0
  422048:	b	422090 <ferror@plt+0x1e060>
  42204c:	mov	x0, x5
  422050:	mov	x1, xzr
  422054:	bl	41d1fc <ferror@plt+0x191cc>
  422058:	mov	x26, x0
  42205c:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  422060:	add	x0, x0, #0x5ef
  422064:	mov	x1, x26
  422068:	mov	x2, x0
  42206c:	mov	x3, xzr
  422070:	bl	41c26c <ferror@plt+0x1823c>
  422074:	mov	x25, x0
  422078:	cbnz	x27, 42201c <ferror@plt+0x1dfec>
  42207c:	adrp	x0, 43b000 <ferror@plt+0x36fd0>
  422080:	add	x0, x0, #0x8d6
  422084:	bl	41c024 <ferror@plt+0x17ff4>
  422088:	mov	x27, x0
  42208c:	mov	x28, xzr
  422090:	mov	x0, x26
  422094:	bl	411d58 <ferror@plt+0xdd28>
  422098:	mov	x0, x28
  42209c:	bl	411d58 <ferror@plt+0xdd28>
  4220a0:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  4220a4:	add	x0, x0, #0xe45
  4220a8:	mov	x1, x24
  4220ac:	mov	x2, x25
  4220b0:	mov	x3, x23
  4220b4:	mov	x4, x27
  4220b8:	bl	41c1e4 <ferror@plt+0x181b4>
  4220bc:	mov	x23, x0
  4220c0:	mov	x0, x25
  4220c4:	bl	411d58 <ferror@plt+0xdd28>
  4220c8:	mov	x0, x27
  4220cc:	bl	411d58 <ferror@plt+0xdd28>
  4220d0:	mov	x0, x22
  4220d4:	mov	x1, x21
  4220d8:	mov	w2, w20
  4220dc:	mov	x3, x19
  4220e0:	mov	x4, x23
  4220e4:	bl	421d54 <ferror@plt+0x1dd24>
  4220e8:	stp	x29, x30, [sp, #-96]!
  4220ec:	stp	x22, x21, [sp, #64]
  4220f0:	mov	x22, x0
  4220f4:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  4220f8:	add	x0, x0, #0xe67
  4220fc:	str	x27, [sp, #16]
  422100:	stp	x26, x25, [sp, #32]
  422104:	stp	x24, x23, [sp, #48]
  422108:	stp	x20, x19, [sp, #80]
  42210c:	mov	x29, sp
  422110:	mov	w26, w7
  422114:	mov	w27, w6
  422118:	mov	x24, x5
  42211c:	mov	x25, x4
  422120:	mov	x19, x3
  422124:	mov	w20, w2
  422128:	mov	x21, x1
  42212c:	bl	41e1a8 <ferror@plt+0x1a178>
  422130:	mov	x23, x0
  422134:	cbnz	w27, 42217c <ferror@plt+0x1e14c>
  422138:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  42213c:	add	x1, x1, #0xe8c
  422140:	mov	x0, x23
  422144:	mov	x2, x25
  422148:	bl	41f5c4 <ferror@plt+0x1b594>
  42214c:	cbz	x24, 4221a4 <ferror@plt+0x1e174>
  422150:	ldr	w0, [x24]
  422154:	ldr	x25, [x24, #8]
  422158:	bl	4175dc <ferror@plt+0x135ac>
  42215c:	ldr	w4, [x24, #4]
  422160:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  422164:	mov	x3, x0
  422168:	add	x1, x1, #0xe9b
  42216c:	mov	x0, x23
  422170:	mov	x2, x25
  422174:	bl	41f5c4 <ferror@plt+0x1b594>
  422178:	b	4221b8 <ferror@plt+0x1e188>
  42217c:	mov	w0, w27
  422180:	bl	4175dc <ferror@plt+0x135ac>
  422184:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  422188:	mov	x3, x0
  42218c:	add	x1, x1, #0xe79
  422190:	mov	x0, x23
  422194:	mov	x2, x25
  422198:	mov	w4, w26
  42219c:	bl	41f5c4 <ferror@plt+0x1b594>
  4221a0:	cbnz	x24, 422150 <ferror@plt+0x1e120>
  4221a4:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4221a8:	add	x1, x1, #0xea7
  4221ac:	mov	x0, x23
  4221b0:	mov	x2, x25
  4221b4:	bl	41f5c4 <ferror@plt+0x1b594>
  4221b8:	ldr	x4, [x23]
  4221bc:	mov	x0, x22
  4221c0:	mov	x1, x21
  4221c4:	mov	w2, w20
  4221c8:	mov	x3, x19
  4221cc:	bl	421d54 <ferror@plt+0x1dd24>
  4221d0:	sub	sp, sp, #0x40
  4221d4:	stp	x29, x30, [sp, #16]
  4221d8:	add	x29, sp, #0x10
  4221dc:	mov	x8, #0xffffffffffffffff    	// #-1
  4221e0:	str	x21, [sp, #32]
  4221e4:	stp	x20, x19, [sp, #48]
  4221e8:	mov	w19, w1
  4221ec:	mov	x20, x0
  4221f0:	str	x8, [x29, #24]
  4221f4:	str	x8, [sp, #8]
  4221f8:	bl	422374 <ferror@plt+0x1e344>
  4221fc:	add	x0, x29, #0x18
  422200:	bl	403690 <pipe@plt>
  422204:	tbnz	w0, #31, 422320 <ferror@plt+0x1e2f0>
  422208:	add	x0, sp, #0x8
  42220c:	bl	403690 <pipe@plt>
  422210:	tbnz	w0, #31, 422320 <ferror@plt+0x1e2f0>
  422214:	bl	403720 <fork@plt>
  422218:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  42221c:	str	w0, [x21, #3752]
  422220:	tbnz	w0, #31, 42233c <ferror@plt+0x1e30c>
  422224:	cbz	w0, 422270 <ferror@plt+0x1e240>
  422228:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42222c:	ldr	w9, [x8, #3756]
  422230:	ldr	w0, [x29, #28]
  422234:	add	w9, w9, #0x1
  422238:	str	w9, [x8, #3756]
  42223c:	bl	403a60 <close@plt>
  422240:	ldr	w0, [sp, #12]
  422244:	bl	403a60 <close@plt>
  422248:	ldr	w0, [x21, #3752]
  42224c:	ldr	w1, [x29, #24]
  422250:	ldr	w3, [sp, #8]
  422254:	mov	w8, #0x1                   	// #1
  422258:	bic	w2, w8, w19, lsr #7
  42225c:	bic	w4, w8, w19, lsr #8
  422260:	mov	x5, x20
  422264:	bl	42249c <ferror@plt+0x1e46c>
  422268:	mov	w0, wzr
  42226c:	b	42230c <ferror@plt+0x1e2dc>
  422270:	ldr	w0, [x29, #24]
  422274:	bl	403a60 <close@plt>
  422278:	ldr	w0, [sp, #8]
  42227c:	bl	403a60 <close@plt>
  422280:	tbnz	w19, #9, 4222a0 <ferror@plt+0x1e270>
  422284:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  422288:	add	x0, x0, #0xf02
  42228c:	mov	w1, wzr
  422290:	mov	w2, wzr
  422294:	bl	403830 <open@plt>
  422298:	mov	w19, w0
  42229c:	b	4222a4 <ferror@plt+0x1e274>
  4222a0:	mov	w19, #0xffffffff            	// #-1
  4222a4:	ldr	w0, [x29, #28]
  4222a8:	mov	w1, #0x1                   	// #1
  4222ac:	bl	42244c <ferror@plt+0x1e41c>
  4222b0:	tbnz	w0, #31, 422358 <ferror@plt+0x1e328>
  4222b4:	ldr	w0, [sp, #12]
  4222b8:	mov	w1, #0x2                   	// #2
  4222bc:	bl	42244c <ferror@plt+0x1e41c>
  4222c0:	tbnz	w0, #31, 422358 <ferror@plt+0x1e328>
  4222c4:	tbnz	w19, #31, 4222e8 <ferror@plt+0x1e2b8>
  4222c8:	mov	w0, w19
  4222cc:	mov	w1, wzr
  4222d0:	bl	42244c <ferror@plt+0x1e41c>
  4222d4:	tbnz	w0, #31, 422358 <ferror@plt+0x1e328>
  4222d8:	cmp	w19, #0x3
  4222dc:	b.lt	4222e8 <ferror@plt+0x1e2b8>  // b.tstop
  4222e0:	mov	w0, w19
  4222e4:	bl	403a60 <close@plt>
  4222e8:	ldr	w0, [x29, #28]
  4222ec:	cmp	w0, #0x3
  4222f0:	b.lt	4222f8 <ferror@plt+0x1e2c8>  // b.tstop
  4222f4:	bl	403a60 <close@plt>
  4222f8:	ldr	w0, [sp, #12]
  4222fc:	cmp	w0, #0x3
  422300:	b.lt	422308 <ferror@plt+0x1e2d8>  // b.tstop
  422304:	bl	403a60 <close@plt>
  422308:	mov	w0, #0x1                   	// #1
  42230c:	ldp	x20, x19, [sp, #48]
  422310:	ldr	x21, [sp, #32]
  422314:	ldp	x29, x30, [sp, #16]
  422318:	add	sp, sp, #0x40
  42231c:	ret
  422320:	bl	403f30 <__errno_location@plt>
  422324:	ldr	w0, [x0]
  422328:	bl	41c680 <ferror@plt+0x18650>
  42232c:	mov	x1, x0
  422330:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  422334:	add	x0, x0, #0xeb2
  422338:	bl	4213bc <ferror@plt+0x1d38c>
  42233c:	bl	403f30 <__errno_location@plt>
  422340:	ldr	w0, [x0]
  422344:	bl	41c680 <ferror@plt+0x18650>
  422348:	mov	x1, x0
  42234c:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  422350:	add	x0, x0, #0xee2
  422354:	bl	4213bc <ferror@plt+0x1d38c>
  422358:	bl	403f30 <__errno_location@plt>
  42235c:	ldr	w0, [x0]
  422360:	bl	41c680 <ferror@plt+0x18650>
  422364:	mov	x1, x0
  422368:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  42236c:	add	x0, x0, #0xf0c
  422370:	bl	4213bc <ferror@plt+0x1d38c>
  422374:	stp	x29, x30, [sp, #-16]!
  422378:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  42237c:	str	wzr, [x9, #3780]
  422380:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  422384:	adrp	x10, 488000 <ferror@plt+0x83fd0>
  422388:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42238c:	add	x9, x9, #0xeb0
  422390:	mov	x29, sp
  422394:	str	wzr, [x10, #3752]
  422398:	dmb	ish
  42239c:	ldr	x0, [x8, #3760]
  4223a0:	ldaxr	x10, [x9]
  4223a4:	cmp	x10, x0
  4223a8:	b.ne	4223b8 <ferror@plt+0x1e388>  // b.any
  4223ac:	stlxr	w10, xzr, [x9]
  4223b0:	cbnz	w10, 4223a0 <ferror@plt+0x1e370>
  4223b4:	b	4223c0 <ferror@plt+0x1e390>
  4223b8:	clrex
  4223bc:	b	422398 <ferror@plt+0x1e368>
  4223c0:	cbz	x0, 4223c8 <ferror@plt+0x1e398>
  4223c4:	bl	411d58 <ferror@plt+0xdd28>
  4223c8:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  4223cc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4223d0:	add	x9, x9, #0xec8
  4223d4:	dmb	ish
  4223d8:	ldr	x0, [x8, #3784]
  4223dc:	ldaxr	x10, [x9]
  4223e0:	cmp	x10, x0
  4223e4:	b.ne	4223f4 <ferror@plt+0x1e3c4>  // b.any
  4223e8:	stlxr	w10, xzr, [x9]
  4223ec:	cbnz	w10, 4223dc <ferror@plt+0x1e3ac>
  4223f0:	b	4223fc <ferror@plt+0x1e3cc>
  4223f4:	clrex
  4223f8:	b	4223d4 <ferror@plt+0x1e3a4>
  4223fc:	cbz	x0, 422404 <ferror@plt+0x1e3d4>
  422400:	bl	411d58 <ferror@plt+0xdd28>
  422404:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  422408:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42240c:	add	x9, x9, #0xed0
  422410:	dmb	ish
  422414:	ldr	x0, [x8, #3792]
  422418:	ldaxr	x10, [x9]
  42241c:	cmp	x10, x0
  422420:	b.ne	422430 <ferror@plt+0x1e400>  // b.any
  422424:	stlxr	w10, xzr, [x9]
  422428:	cbnz	w10, 422418 <ferror@plt+0x1e3e8>
  42242c:	b	422438 <ferror@plt+0x1e408>
  422430:	clrex
  422434:	b	422410 <ferror@plt+0x1e3e0>
  422438:	cbz	x0, 422444 <ferror@plt+0x1e414>
  42243c:	ldp	x29, x30, [sp], #16
  422440:	b	411d58 <ferror@plt+0xdd28>
  422444:	ldp	x29, x30, [sp], #16
  422448:	ret
  42244c:	stp	x29, x30, [sp, #-48]!
  422450:	stp	x20, x19, [sp, #32]
  422454:	mov	w19, w1
  422458:	mov	w20, w0
  42245c:	str	x21, [sp, #16]
  422460:	mov	x29, sp
  422464:	mov	w0, w20
  422468:	mov	w1, w19
  42246c:	bl	403eb0 <dup2@plt>
  422470:	mov	w21, w0
  422474:	tbz	w0, #31, 422488 <ferror@plt+0x1e458>
  422478:	bl	403f30 <__errno_location@plt>
  42247c:	ldr	w8, [x0]
  422480:	cmp	w8, #0x4
  422484:	b.eq	422464 <ferror@plt+0x1e434>  // b.none
  422488:	mov	w0, w21
  42248c:	ldp	x20, x19, [sp, #32]
  422490:	ldr	x21, [sp, #16]
  422494:	ldp	x29, x30, [sp], #48
  422498:	ret
  42249c:	sub	sp, sp, #0xb0
  4224a0:	mov	w8, #0xffffffff            	// #-1
  4224a4:	stp	x29, x30, [sp, #80]
  4224a8:	str	x27, [sp, #96]
  4224ac:	stp	x26, x25, [sp, #112]
  4224b0:	stp	x24, x23, [sp, #128]
  4224b4:	stp	x22, x21, [sp, #144]
  4224b8:	stp	x20, x19, [sp, #160]
  4224bc:	add	x29, sp, #0x50
  4224c0:	mov	x21, x5
  4224c4:	mov	w23, w4
  4224c8:	mov	w22, w3
  4224cc:	mov	w24, w2
  4224d0:	mov	w25, w1
  4224d4:	mov	w19, w0
  4224d8:	str	w0, [sp, #8]
  4224dc:	str	w8, [sp, #24]
  4224e0:	bl	40d84c <ferror@plt+0x981c>
  4224e4:	mov	w1, wzr
  4224e8:	mov	x20, x0
  4224ec:	bl	410534 <ferror@plt+0xc504>
  4224f0:	str	x0, [sp, #16]
  4224f4:	mov	w0, w19
  4224f8:	bl	411174 <ferror@plt+0xd144>
  4224fc:	adrp	x1, 423000 <ferror@plt+0x1efd0>
  422500:	add	x1, x1, #0x260
  422504:	add	x2, sp, #0x8
  422508:	mov	x3, xzr
  42250c:	mov	x26, x0
  422510:	add	x27, sp, #0x8
  422514:	bl	40e9b8 <ferror@plt+0xa988>
  422518:	mov	x0, x26
  42251c:	mov	x1, x20
  422520:	bl	40ddec <ferror@plt+0x9dbc>
  422524:	mov	x0, x26
  422528:	bl	40ef20 <ferror@plt+0xaef0>
  42252c:	mov	x0, xzr
  422530:	str	w24, [sp, #40]
  422534:	bl	41e1a8 <ferror@plt+0x1a178>
  422538:	str	x0, [sp, #48]
  42253c:	mov	w0, w25
  422540:	bl	42b83c <ferror@plt+0x2780c>
  422544:	mov	w1, #0x1                   	// #1
  422548:	str	x0, [sp, #32]
  42254c:	bl	432424 <ferror@plt+0x2e3f4>
  422550:	ldr	x0, [sp, #32]
  422554:	mov	x1, xzr
  422558:	mov	x2, xzr
  42255c:	bl	4327ac <ferror@plt+0x2e77c>
  422560:	ldr	x0, [sp, #32]
  422564:	mov	w1, wzr
  422568:	bl	4326d0 <ferror@plt+0x2e6a0>
  42256c:	ldr	x0, [sp, #32]
  422570:	mov	w1, #0x19                  	// #25
  422574:	bl	432084 <ferror@plt+0x2e054>
  422578:	adrp	x25, 423000 <ferror@plt+0x1efd0>
  42257c:	add	x25, x25, #0x2b4
  422580:	add	x2, sp, #0x8
  422584:	mov	x1, x25
  422588:	mov	x3, xzr
  42258c:	mov	x24, x0
  422590:	bl	40e9b8 <ferror@plt+0xa988>
  422594:	mov	x0, x24
  422598:	mov	x1, x20
  42259c:	bl	40ddec <ferror@plt+0x9dbc>
  4225a0:	mov	x0, x24
  4225a4:	bl	40ef20 <ferror@plt+0xaef0>
  4225a8:	mov	x0, xzr
  4225ac:	str	w23, [sp, #64]
  4225b0:	bl	41e1a8 <ferror@plt+0x1a178>
  4225b4:	str	x0, [sp, #72]
  4225b8:	mov	w0, w22
  4225bc:	bl	42b83c <ferror@plt+0x2780c>
  4225c0:	mov	w1, #0x1                   	// #1
  4225c4:	str	x0, [sp, #56]
  4225c8:	bl	432424 <ferror@plt+0x2e3f4>
  4225cc:	ldr	x0, [sp, #56]
  4225d0:	mov	x1, xzr
  4225d4:	mov	x2, xzr
  4225d8:	bl	4327ac <ferror@plt+0x2e77c>
  4225dc:	ldr	x0, [sp, #56]
  4225e0:	mov	w1, wzr
  4225e4:	bl	4326d0 <ferror@plt+0x2e6a0>
  4225e8:	ldr	x0, [sp, #56]
  4225ec:	mov	w1, #0x19                  	// #25
  4225f0:	bl	432084 <ferror@plt+0x2e054>
  4225f4:	add	x2, sp, #0x8
  4225f8:	mov	x1, x25
  4225fc:	mov	x3, xzr
  422600:	mov	x22, x0
  422604:	bl	40e9b8 <ferror@plt+0xa988>
  422608:	mov	x0, x22
  42260c:	mov	x1, x20
  422610:	bl	40ddec <ferror@plt+0x9dbc>
  422614:	mov	x0, x22
  422618:	bl	40ef20 <ferror@plt+0xaef0>
  42261c:	cbz	x21, 422668 <ferror@plt+0x1e638>
  422620:	mov	w0, wzr
  422624:	bl	410c84 <ferror@plt+0xcc54>
  422628:	mov	x22, x0
  42262c:	bl	40f7ec <ferror@plt+0xb7bc>
  422630:	add	x1, x0, x21
  422634:	mov	x0, x22
  422638:	bl	40eb90 <ferror@plt+0xab60>
  42263c:	adrp	x1, 423000 <ferror@plt+0x1efd0>
  422640:	add	x1, x1, #0x440
  422644:	add	x2, sp, #0x8
  422648:	mov	x0, x22
  42264c:	mov	x3, xzr
  422650:	bl	40e9b8 <ferror@plt+0xa988>
  422654:	mov	x0, x22
  422658:	mov	x1, x20
  42265c:	bl	40ddec <ferror@plt+0x9dbc>
  422660:	mov	x0, x22
  422664:	bl	40ef20 <ferror@plt+0xaef0>
  422668:	ldr	x0, [sp, #16]
  42266c:	add	x22, x27, #0x18
  422670:	add	x21, x27, #0x30
  422674:	bl	41068c <ferror@plt+0xc65c>
  422678:	ldr	x0, [sp, #16]
  42267c:	bl	4105ec <ferror@plt+0xc5bc>
  422680:	mov	x0, x20
  422684:	bl	40d4c4 <ferror@plt+0x9494>
  422688:	ldr	w9, [sp, #24]
  42268c:	ldr	x0, [sp, #48]
  422690:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422694:	str	w19, [x8, #3752]
  422698:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42269c:	mov	w1, wzr
  4226a0:	str	w9, [x8, #3780]
  4226a4:	bl	41e358 <ferror@plt+0x1a328>
  4226a8:	ldr	x8, [sp, #72]
  4226ac:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  4226b0:	str	x0, [x9, #3784]
  4226b4:	mov	w1, wzr
  4226b8:	mov	x0, x8
  4226bc:	bl	41e358 <ferror@plt+0x1a328>
  4226c0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4226c4:	str	x0, [x8, #3792]
  4226c8:	dmb	ish
  4226cc:	ldr	x0, [sp, #32]
  4226d0:	ldaxr	x8, [x22]
  4226d4:	cmp	x8, x0
  4226d8:	b.ne	4226e8 <ferror@plt+0x1e6b8>  // b.any
  4226dc:	stlxr	w8, xzr, [x22]
  4226e0:	cbnz	w8, 4226d0 <ferror@plt+0x1e6a0>
  4226e4:	b	4226f0 <ferror@plt+0x1e6c0>
  4226e8:	clrex
  4226ec:	b	4226c8 <ferror@plt+0x1e698>
  4226f0:	cbz	x0, 4226f8 <ferror@plt+0x1e6c8>
  4226f4:	bl	431738 <ferror@plt+0x2d708>
  4226f8:	dmb	ish
  4226fc:	ldr	x0, [sp, #56]
  422700:	ldaxr	x8, [x21]
  422704:	cmp	x8, x0
  422708:	b.ne	422718 <ferror@plt+0x1e6e8>  // b.any
  42270c:	stlxr	w8, xzr, [x21]
  422710:	cbnz	w8, 422700 <ferror@plt+0x1e6d0>
  422714:	b	422720 <ferror@plt+0x1e6f0>
  422718:	clrex
  42271c:	b	4226f8 <ferror@plt+0x1e6c8>
  422720:	cbz	x0, 422728 <ferror@plt+0x1e6f8>
  422724:	bl	431738 <ferror@plt+0x2d708>
  422728:	ldp	x20, x19, [sp, #160]
  42272c:	ldp	x22, x21, [sp, #144]
  422730:	ldp	x24, x23, [sp, #128]
  422734:	ldp	x26, x25, [sp, #112]
  422738:	ldr	x27, [sp, #96]
  42273c:	ldp	x29, x30, [sp, #80]
  422740:	add	sp, sp, #0xb0
  422744:	ret
  422748:	sub	sp, sp, #0xe0
  42274c:	stp	x29, x30, [sp, #176]
  422750:	add	x29, sp, #0xb0
  422754:	tst	w2, #0x380
  422758:	stp	x22, x21, [sp, #192]
  42275c:	stp	x20, x19, [sp, #208]
  422760:	stur	xzr, [x29, #-8]
  422764:	b.ne	4228d8 <ferror@plt+0x1e8a8>  // b.any
  422768:	mov	w20, w2
  42276c:	mov	x19, x1
  422770:	mov	x22, x0
  422774:	bl	420e2c <ferror@plt+0x1cdfc>
  422778:	mov	x1, x22
  42277c:	bl	422924 <ferror@plt+0x1e8f4>
  422780:	cbz	w0, 422900 <ferror@plt+0x1e8d0>
  422784:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422788:	ldr	w8, [x8, #1972]
  42278c:	cbz	w8, 4227a0 <ferror@plt+0x1e770>
  422790:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  422794:	add	x0, x0, #0xff6
  422798:	mov	x1, x22
  42279c:	bl	413b60 <ferror@plt+0xfb30>
  4227a0:	bl	422374 <ferror@plt+0x1e344>
  4227a4:	mov	x0, x22
  4227a8:	bl	41c024 <ferror@plt+0x17ff4>
  4227ac:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4227b0:	str	x0, [x8, #3760]
  4227b4:	bl	42e324 <ferror@plt+0x2a2f4>
  4227b8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4227bc:	ldr	x1, [x8, #3640]
  4227c0:	mov	x21, x0
  4227c4:	bl	42eb18 <ferror@plt+0x2aae8>
  4227c8:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  4227cc:	add	x1, x1, #0xd
  4227d0:	mov	x0, x21
  4227d4:	bl	42eb18 <ferror@plt+0x2aae8>
  4227d8:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  4227dc:	add	x1, x1, #0x10
  4227e0:	mov	x0, x21
  4227e4:	bl	42eb18 <ferror@plt+0x2aae8>
  4227e8:	mov	x0, x21
  4227ec:	mov	x1, x22
  4227f0:	bl	42eb18 <ferror@plt+0x2aae8>
  4227f4:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  4227f8:	add	x1, x1, #0x13
  4227fc:	mov	x0, x21
  422800:	bl	42eb18 <ferror@plt+0x2aae8>
  422804:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  422808:	ldr	w8, [x22, #1988]
  42280c:	cmn	w8, #0x1
  422810:	b.eq	422848 <ferror@plt+0x1e818>  // b.none
  422814:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  422818:	add	x1, x1, #0x25
  42281c:	mov	x0, x21
  422820:	bl	42eb18 <ferror@plt+0x2aae8>
  422824:	ldr	w3, [x22, #1988]
  422828:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  42282c:	add	x2, x2, #0xa6c
  422830:	add	x0, sp, #0x20
  422834:	mov	w1, #0x80                  	// #128
  422838:	bl	42a218 <ferror@plt+0x261e8>
  42283c:	add	x1, sp, #0x20
  422840:	mov	x0, x21
  422844:	bl	42eb18 <ferror@plt+0x2aae8>
  422848:	mov	x0, x21
  42284c:	mov	x1, xzr
  422850:	bl	42eb18 <ferror@plt+0x2aae8>
  422854:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422858:	ldr	x0, [x8, #3768]
  42285c:	ldr	x1, [x21]
  422860:	tst	w20, #0x200
  422864:	mov	w8, #0x22                  	// #34
  422868:	mov	w9, #0x2                   	// #2
  42286c:	csel	w3, w9, w8, eq  // eq = none
  422870:	sub	x8, x29, #0x8
  422874:	sub	x9, x29, #0xc
  422878:	add	x10, sp, #0x20
  42287c:	sub	x6, x29, #0x10
  422880:	mov	x2, xzr
  422884:	mov	x4, xzr
  422888:	mov	x5, xzr
  42288c:	mov	x7, xzr
  422890:	stp	x9, x8, [sp, #8]
  422894:	str	x10, [sp]
  422898:	bl	42be00 <ferror@plt+0x27dd0>
  42289c:	cbz	w0, 422910 <ferror@plt+0x1e8e0>
  4228a0:	mov	w1, #0x1                   	// #1
  4228a4:	mov	x0, x21
  4228a8:	bl	42e62c <ferror@plt+0x2a5fc>
  4228ac:	ldp	w0, w3, [x29, #-16]
  4228b0:	ldr	w1, [sp, #32]
  4228b4:	ubfx	w2, w20, #1, #1
  4228b8:	ubfx	w4, w20, #2, #1
  4228bc:	mov	x5, x19
  4228c0:	bl	42249c <ferror@plt+0x1e46c>
  4228c4:	ldp	x20, x19, [sp, #208]
  4228c8:	ldp	x22, x21, [sp, #192]
  4228cc:	ldp	x29, x30, [sp, #176]
  4228d0:	add	sp, sp, #0xe0
  4228d4:	ret
  4228d8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4228dc:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4228e0:	adrp	x3, 43d000 <ferror@plt+0x38fd0>
  4228e4:	adrp	x4, 43d000 <ferror@plt+0x38fd0>
  4228e8:	add	x0, x0, #0xa7f
  4228ec:	add	x1, x1, #0xf38
  4228f0:	add	x3, x3, #0xf45
  4228f4:	add	x4, x4, #0xf5c
  4228f8:	mov	w2, #0xad6                 	// #2774
  4228fc:	bl	421e64 <ferror@plt+0x1de34>
  422900:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  422904:	add	x0, x0, #0xfc6
  422908:	mov	x1, x22
  42290c:	bl	4213bc <ferror@plt+0x1d38c>
  422910:	ldur	x8, [x29, #-8]
  422914:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422918:	add	x0, x0, #0x32
  42291c:	ldr	x1, [x8, #8]
  422920:	bl	4213bc <ferror@plt+0x1d38c>
  422924:	stp	x29, x30, [sp, #-64]!
  422928:	stp	x20, x19, [sp, #48]
  42292c:	add	x19, x1, #0x1
  422930:	stp	x22, x21, [sp, #32]
  422934:	mov	x21, x0
  422938:	mov	w1, #0x2f                  	// #47
  42293c:	mov	x0, x19
  422940:	str	x23, [sp, #16]
  422944:	mov	x29, sp
  422948:	bl	403ce0 <strchr@plt>
  42294c:	cbz	x0, 422994 <ferror@plt+0x1e964>
  422950:	ldr	x23, [x21, #8]
  422954:	cbz	x23, 4229b8 <ferror@plt+0x1e988>
  422958:	mov	x20, x0
  42295c:	sub	x21, x0, x19
  422960:	ldr	x22, [x23]
  422964:	mov	x1, x19
  422968:	mov	x2, x21
  42296c:	ldr	x0, [x22]
  422970:	bl	4038b0 <strncmp@plt>
  422974:	cbnz	w0, 422988 <ferror@plt+0x1e958>
  422978:	mov	x0, x22
  42297c:	mov	x1, x20
  422980:	bl	422924 <ferror@plt+0x1e8f4>
  422984:	cbnz	w0, 4229c0 <ferror@plt+0x1e990>
  422988:	ldr	x23, [x23, #8]
  42298c:	cbnz	x23, 422960 <ferror@plt+0x1e930>
  422990:	b	4229b8 <ferror@plt+0x1e988>
  422994:	ldr	x20, [x21, #16]
  422998:	cbz	x20, 4229b8 <ferror@plt+0x1e988>
  42299c:	ldr	x8, [x20]
  4229a0:	mov	x1, x19
  4229a4:	ldr	x0, [x8]
  4229a8:	bl	403b70 <strcmp@plt>
  4229ac:	cbz	w0, 4229c0 <ferror@plt+0x1e990>
  4229b0:	ldr	x20, [x20, #8]
  4229b4:	cbnz	x20, 42299c <ferror@plt+0x1e96c>
  4229b8:	mov	w0, wzr
  4229bc:	b	4229c4 <ferror@plt+0x1e994>
  4229c0:	mov	w0, #0x1                   	// #1
  4229c4:	ldp	x20, x19, [sp, #48]
  4229c8:	ldp	x22, x21, [sp, #32]
  4229cc:	ldr	x23, [sp, #16]
  4229d0:	ldp	x29, x30, [sp], #64
  4229d4:	ret
  4229d8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4229dc:	ldrb	w0, [x8, #3776]
  4229e0:	ret
  4229e4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4229e8:	ldr	w8, [x8, #3780]
  4229ec:	cmp	w8, #0x0
  4229f0:	cset	w0, eq  // eq = none
  4229f4:	ret
  4229f8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4229fc:	ldr	w8, [x8, #3780]
  422a00:	cmp	w8, #0x400
  422a04:	cset	w0, ne  // ne = any
  422a08:	ret
  422a0c:	stp	x29, x30, [sp, #-96]!
  422a10:	stp	x28, x27, [sp, #16]
  422a14:	stp	x26, x25, [sp, #32]
  422a18:	stp	x24, x23, [sp, #48]
  422a1c:	stp	x22, x21, [sp, #64]
  422a20:	stp	x20, x19, [sp, #80]
  422a24:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  422a28:	mov	x21, x1
  422a2c:	ldr	x1, [x9, #3760]
  422a30:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  422a34:	mov	w20, w2
  422a38:	ldr	w2, [x9, #3752]
  422a3c:	adrp	x8, 43e000 <ferror@plt+0x39fd0>
  422a40:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  422a44:	add	x8, x8, #0x67
  422a48:	add	x9, x9, #0x57
  422a4c:	tst	x4, #0x1
  422a50:	mov	x24, x5
  422a54:	mov	x26, x4
  422a58:	mov	x19, x3
  422a5c:	mov	x22, x0
  422a60:	csel	x23, x9, x8, eq  // eq = none
  422a64:	mov	x29, sp
  422a68:	cbz	x1, 422a7c <ferror@plt+0x1ea4c>
  422a6c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422a70:	add	x0, x0, #0x7e
  422a74:	bl	41c1e4 <ferror@plt+0x181b4>
  422a78:	b	422a90 <ferror@plt+0x1ea60>
  422a7c:	cbz	w2, 422b78 <ferror@plt+0x1eb48>
  422a80:	adrp	x0, 43a000 <ferror@plt+0x35fd0>
  422a84:	add	x0, x0, #0xa6c
  422a88:	mov	w1, w2
  422a8c:	bl	41c1e4 <ferror@plt+0x181b4>
  422a90:	mov	x25, x0
  422a94:	cmp	x26, #0x1
  422a98:	b.eq	422ab8 <ferror@plt+0x1ea88>  // b.none
  422a9c:	cbnz	x26, 422ac4 <ferror@plt+0x1ea94>
  422aa0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422aa4:	ldr	w8, [x8, #3780]
  422aa8:	cbz	w8, 422ac4 <ferror@plt+0x1ea94>
  422aac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422ab0:	add	x0, x0, #0xb2
  422ab4:	b	422b8c <ferror@plt+0x1eb5c>
  422ab8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422abc:	ldr	w8, [x8, #3780]
  422ac0:	cbz	w8, 422b84 <ferror@plt+0x1eb54>
  422ac4:	mvn	w8, w26
  422ac8:	lsl	x9, x26, #62
  422acc:	and	x27, x24, x9, asr #63
  422ad0:	and	w28, w8, #0x1
  422ad4:	cbz	x27, 422af8 <ferror@plt+0x1eac8>
  422ad8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422adc:	ldr	x1, [x8, #3784]
  422ae0:	mov	x0, x27
  422ae4:	bl	417274 <ferror@plt+0x13244>
  422ae8:	cmp	w0, #0x0
  422aec:	cset	w8, eq  // eq = none
  422af0:	cmp	w28, w8
  422af4:	b.eq	422b44 <ferror@plt+0x1eb14>  // b.none
  422af8:	lsl	x8, x26, #61
  422afc:	and	x24, x24, x8, asr #63
  422b00:	cbz	x24, 422b24 <ferror@plt+0x1eaf4>
  422b04:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422b08:	ldr	x1, [x8, #3792]
  422b0c:	mov	x0, x24
  422b10:	bl	417274 <ferror@plt+0x13244>
  422b14:	cmp	w0, #0x0
  422b18:	cset	w8, eq  // eq = none
  422b1c:	cmp	w28, w8
  422b20:	b.eq	422b5c <ferror@plt+0x1eb2c>  // b.none
  422b24:	mov	x0, x25
  422b28:	ldp	x20, x19, [sp, #80]
  422b2c:	ldp	x22, x21, [sp, #64]
  422b30:	ldp	x24, x23, [sp, #48]
  422b34:	ldp	x26, x25, [sp, #32]
  422b38:	ldp	x28, x27, [sp, #16]
  422b3c:	ldp	x29, x30, [sp], #96
  422b40:	b	411d58 <ferror@plt+0xdd28>
  422b44:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422b48:	add	x0, x0, #0x105
  422b4c:	mov	x1, x25
  422b50:	mov	x2, x23
  422b54:	mov	x3, x27
  422b58:	b	422b70 <ferror@plt+0x1eb40>
  422b5c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422b60:	add	x0, x0, #0x129
  422b64:	mov	x1, x25
  422b68:	mov	x2, x23
  422b6c:	mov	x3, x24
  422b70:	bl	41c1e4 <ferror@plt+0x181b4>
  422b74:	b	422b94 <ferror@plt+0x1eb64>
  422b78:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422b7c:	add	x0, x0, #0x86
  422b80:	bl	4213bc <ferror@plt+0x1d38c>
  422b84:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422b88:	add	x0, x0, #0xd9
  422b8c:	mov	x1, x25
  422b90:	bl	41c1e4 <ferror@plt+0x181b4>
  422b94:	mov	x4, x0
  422b98:	mov	x0, x22
  422b9c:	mov	x1, x21
  422ba0:	mov	w2, w20
  422ba4:	mov	x3, x19
  422ba8:	bl	421d54 <ferror@plt+0x1dd24>
  422bac:	stp	x29, x30, [sp, #-32]!
  422bb0:	mov	w0, #0x10                  	// #16
  422bb4:	str	x19, [sp, #16]
  422bb8:	mov	x29, sp
  422bbc:	bl	411ca8 <ferror@plt+0xdc78>
  422bc0:	mov	x19, x0
  422bc4:	mov	w0, #0x400                 	// #1024
  422bc8:	bl	41e0fc <ferror@plt+0x1a0cc>
  422bcc:	str	x0, [x19]
  422bd0:	mov	x0, x19
  422bd4:	ldr	x19, [sp, #16]
  422bd8:	ldp	x29, x30, [sp], #32
  422bdc:	ret
  422be0:	cbz	x0, 422c28 <ferror@plt+0x1ebf8>
  422be4:	stp	x29, x30, [sp, #-32]!
  422be8:	str	x19, [sp, #16]
  422bec:	mov	x29, sp
  422bf0:	mov	x19, x0
  422bf4:	ldr	x8, [x19, #8]
  422bf8:	cbz	x8, 422c0c <ferror@plt+0x1ebdc>
  422bfc:	mov	x0, x19
  422c00:	bl	422c94 <ferror@plt+0x1ec64>
  422c04:	bl	422c44 <ferror@plt+0x1ec14>
  422c08:	b	422bf4 <ferror@plt+0x1ebc4>
  422c0c:	ldr	x0, [x19]
  422c10:	mov	w1, #0x1                   	// #1
  422c14:	bl	41e358 <ferror@plt+0x1a328>
  422c18:	mov	x0, x19
  422c1c:	ldr	x19, [sp, #16]
  422c20:	ldp	x29, x30, [sp], #32
  422c24:	b	411d58 <ferror@plt+0xdd28>
  422c28:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422c2c:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  422c30:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  422c34:	add	x0, x0, #0xa7f
  422c38:	add	x1, x1, #0x14d
  422c3c:	add	x2, x2, #0x17b
  422c40:	b	412a18 <ferror@plt+0xe9e8>
  422c44:	cbz	x0, 422c78 <ferror@plt+0x1ec48>
  422c48:	stp	x29, x30, [sp, #-32]!
  422c4c:	str	x19, [sp, #16]
  422c50:	mov	x19, x0
  422c54:	ldr	x0, [x0, #8]
  422c58:	mov	x29, sp
  422c5c:	bl	41d828 <ferror@plt+0x197f8>
  422c60:	ldr	x0, [x19, #24]
  422c64:	bl	411d58 <ferror@plt+0xdd28>
  422c68:	mov	x0, x19
  422c6c:	ldr	x19, [sp, #16]
  422c70:	ldp	x29, x30, [sp], #32
  422c74:	b	411d58 <ferror@plt+0xdd28>
  422c78:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422c7c:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  422c80:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  422c84:	add	x0, x0, #0xa7f
  422c88:	add	x1, x1, #0x213
  422c8c:	add	x2, x2, #0x23b
  422c90:	b	412a18 <ferror@plt+0xe9e8>
  422c94:	stp	x29, x30, [sp, #-32]!
  422c98:	stp	x20, x19, [sp, #16]
  422c9c:	mov	x29, sp
  422ca0:	cbz	x0, 422ccc <ferror@plt+0x1ec9c>
  422ca4:	mov	x19, x0
  422ca8:	ldr	x0, [x0, #8]
  422cac:	cbz	x0, 422ce8 <ferror@plt+0x1ecb8>
  422cb0:	bl	41b6f8 <ferror@plt+0x176c8>
  422cb4:	mov	x1, x0
  422cb8:	ldr	x20, [x0]
  422cbc:	ldr	x0, [x19, #8]
  422cc0:	bl	41b9ec <ferror@plt+0x179bc>
  422cc4:	str	x0, [x19, #8]
  422cc8:	b	422cec <ferror@plt+0x1ecbc>
  422ccc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422cd0:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  422cd4:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  422cd8:	add	x0, x0, #0xa7f
  422cdc:	add	x1, x1, #0x1de
  422ce0:	add	x2, x2, #0x17b
  422ce4:	bl	412a18 <ferror@plt+0xe9e8>
  422ce8:	mov	x20, xzr
  422cec:	mov	x0, x20
  422cf0:	ldp	x20, x19, [sp, #16]
  422cf4:	ldp	x29, x30, [sp], #32
  422cf8:	ret
  422cfc:	sub	sp, sp, #0x80
  422d00:	stp	x29, x30, [sp, #32]
  422d04:	str	x27, [sp, #48]
  422d08:	stp	x26, x25, [sp, #64]
  422d0c:	stp	x24, x23, [sp, #80]
  422d10:	stp	x22, x21, [sp, #96]
  422d14:	stp	x20, x19, [sp, #112]
  422d18:	add	x29, sp, #0x20
  422d1c:	cbz	x0, 422eb8 <ferror@plt+0x1ee88>
  422d20:	cbz	w1, 422e98 <ferror@plt+0x1ee68>
  422d24:	cbz	x2, 422ed4 <ferror@plt+0x1eea4>
  422d28:	mov	x19, x0
  422d2c:	ldr	x0, [x0]
  422d30:	mov	w8, w1
  422d34:	mov	x1, x2
  422d38:	mov	x2, x8
  422d3c:	bl	41e254 <ferror@plt+0x1a224>
  422d40:	ldr	x9, [x19]
  422d44:	ldr	x8, [x9, #8]
  422d48:	cmp	x8, #0x14
  422d4c:	b.cc	422e98 <ferror@plt+0x1ee68>  // b.lo, b.ul, b.last
  422d50:	ldr	x23, [x9]
  422d54:	ldr	w9, [x23]
  422d58:	rev	w20, w9
  422d5c:	cmp	x8, x20
  422d60:	b.cc	422e98 <ferror@plt+0x1ee68>  // b.lo, b.ul, b.last
  422d64:	ldp	w8, w24, [x23, #4]
  422d68:	rev	w8, w8
  422d6c:	rev	w26, w24
  422d70:	stp	w8, w26, [sp]
  422d74:	ldr	w25, [x23, #12]
  422d78:	rev	w27, w25
  422d7c:	str	w27, [sp, #16]
  422d80:	ldr	w8, [x23, #16]
  422d84:	cbnz	w8, 422f14 <ferror@plt+0x1eee4>
  422d88:	add	w0, w26, #0x1
  422d8c:	mov	w1, #0x8                   	// #8
  422d90:	bl	411ebc <ferror@plt+0xde8c>
  422d94:	mov	w21, w27
  422d98:	mov	x22, x0
  422d9c:	str	x0, [sp, #8]
  422da0:	mov	w1, #0x10                  	// #16
  422da4:	mov	x0, x21
  422da8:	bl	411ebc <ferror@plt+0xde8c>
  422dac:	str	x0, [sp, #24]
  422db0:	cbz	w24, 422e18 <ferror@plt+0x1ede8>
  422db4:	ldr	w8, [x23, #20]
  422db8:	add	x23, x23, #0x18
  422dbc:	mov	x0, x23
  422dc0:	rev	w24, w8
  422dc4:	mov	x1, x24
  422dc8:	bl	41c0c8 <ferror@plt+0x18098>
  422dcc:	str	x0, [x22]
  422dd0:	cmp	w26, #0x2
  422dd4:	add	x22, x23, x24
  422dd8:	b.cc	422e10 <ferror@plt+0x1ede0>  // b.lo, b.ul, b.last
  422ddc:	mov	w24, w26
  422de0:	mov	w26, #0x1                   	// #1
  422de4:	ldr	x27, [sp, #8]
  422de8:	ldr	w8, [x22], #4
  422dec:	rev	w23, w8
  422df0:	mov	x0, x22
  422df4:	mov	x1, x23
  422df8:	bl	41c0c8 <ferror@plt+0x18098>
  422dfc:	str	x0, [x27, x26, lsl #3]
  422e00:	add	x26, x26, #0x1
  422e04:	cmp	x24, x26
  422e08:	add	x22, x22, x23
  422e0c:	b.ne	422de4 <ferror@plt+0x1edb4>  // b.any
  422e10:	cbnz	w25, 422e20 <ferror@plt+0x1edf0>
  422e14:	b	422e48 <ferror@plt+0x1ee18>
  422e18:	add	x22, x23, #0x14
  422e1c:	cbz	w25, 422e48 <ferror@plt+0x1ee18>
  422e20:	ldr	x23, [sp, #24]
  422e24:	mov	x24, xzr
  422e28:	ldr	x8, [x22], #8
  422e2c:	rev	x8, x8
  422e30:	fmov	d0, x8
  422e34:	bl	435860 <ferror@plt+0x31830>
  422e38:	str	q0, [x23, x24, lsl #4]
  422e3c:	add	x24, x24, #0x1
  422e40:	cmp	x24, x21
  422e44:	b.cc	422e28 <ferror@plt+0x1edf8>  // b.lo, b.ul, b.last
  422e48:	ldr	x0, [x19]
  422e4c:	ldr	x8, [x0]
  422e50:	add	x8, x8, x20
  422e54:	cmp	x22, x8
  422e58:	b.hi	422f0c <ferror@plt+0x1eedc>  // b.pmore
  422e5c:	mov	x1, xzr
  422e60:	mov	x2, x20
  422e64:	bl	41f0e4 <ferror@plt+0x1b0b4>
  422e68:	ldr	x20, [x19, #8]
  422e6c:	mov	x0, sp
  422e70:	mov	w1, #0x20                  	// #32
  422e74:	bl	41c078 <ferror@plt+0x18048>
  422e78:	mov	x1, x0
  422e7c:	mov	x0, x20
  422e80:	bl	41b718 <ferror@plt+0x176e8>
  422e84:	ldr	x9, [x19]
  422e88:	str	x0, [x19, #8]
  422e8c:	ldp	x23, x8, [x9]
  422e90:	cmp	x8, #0x14
  422e94:	b.cs	422d54 <ferror@plt+0x1ed24>  // b.hs, b.nlast
  422e98:	ldp	x20, x19, [sp, #112]
  422e9c:	ldp	x22, x21, [sp, #96]
  422ea0:	ldp	x24, x23, [sp, #80]
  422ea4:	ldp	x26, x25, [sp, #64]
  422ea8:	ldr	x27, [sp, #48]
  422eac:	ldp	x29, x30, [sp, #32]
  422eb0:	add	sp, sp, #0x80
  422eb4:	ret
  422eb8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422ebc:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  422ec0:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  422ec4:	add	x0, x0, #0xa7f
  422ec8:	add	x1, x1, #0x18b
  422ecc:	add	x2, x2, #0x17b
  422ed0:	b	422eec <ferror@plt+0x1eebc>
  422ed4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422ed8:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  422edc:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  422ee0:	add	x0, x0, #0xa7f
  422ee4:	add	x1, x1, #0x18b
  422ee8:	add	x2, x2, #0x1d0
  422eec:	ldp	x20, x19, [sp, #112]
  422ef0:	ldp	x22, x21, [sp, #96]
  422ef4:	ldp	x24, x23, [sp, #80]
  422ef8:	ldp	x26, x25, [sp, #64]
  422efc:	ldr	x27, [sp, #48]
  422f00:	ldp	x29, x30, [sp, #32]
  422f04:	add	sp, sp, #0x80
  422f08:	b	412a18 <ferror@plt+0xe9e8>
  422f0c:	ldr	x0, [sp, #24]
  422f10:	ldr	x21, [sp, #8]
  422f14:	bl	411d58 <ferror@plt+0xdd28>
  422f18:	mov	x0, x21
  422f1c:	bl	41d828 <ferror@plt+0x197f8>
  422f20:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422f24:	add	x0, x0, #0x8b0
  422f28:	bl	4213bc <ferror@plt+0x1d38c>
  422f2c:	sub	sp, sp, #0x100
  422f30:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422f34:	ldr	w8, [x8, #1960]
  422f38:	stp	x29, x30, [sp, #240]
  422f3c:	add	x29, sp, #0xf0
  422f40:	stp	x2, x3, [x29, #-112]
  422f44:	stp	x4, x5, [x29, #-96]
  422f48:	stp	x6, x7, [x29, #-80]
  422f4c:	stp	q1, q2, [sp, #16]
  422f50:	str	q3, [sp, #48]
  422f54:	str	q0, [sp]
  422f58:	stp	q4, q5, [sp, #64]
  422f5c:	stp	q6, q7, [sp, #96]
  422f60:	cbz	w8, 422fa4 <ferror@plt+0x1ef74>
  422f64:	mov	x8, #0xffffffffffffffd0    	// #-48
  422f68:	mov	x10, sp
  422f6c:	sub	x11, x29, #0x70
  422f70:	movk	x8, #0xff80, lsl #32
  422f74:	add	x9, x29, #0x10
  422f78:	add	x10, x10, #0x80
  422f7c:	add	x11, x11, #0x30
  422f80:	stp	x10, x8, [x29, #-16]
  422f84:	stp	x9, x11, [x29, #-32]
  422f88:	ldp	q0, q1, [x29, #-32]
  422f8c:	sub	x2, x29, #0x40
  422f90:	stp	q0, q1, [x29, #-64]
  422f94:	bl	422fcc <ferror@plt+0x1ef9c>
  422f98:	ldp	x29, x30, [sp, #240]
  422f9c:	add	sp, sp, #0x100
  422fa0:	ret
  422fa4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  422fa8:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  422fac:	adrp	x3, 43e000 <ferror@plt+0x39fd0>
  422fb0:	adrp	x4, 43e000 <ferror@plt+0x39fd0>
  422fb4:	add	x0, x0, #0xa7f
  422fb8:	add	x1, x1, #0xf38
  422fbc:	add	x3, x3, #0x248
  422fc0:	add	x4, x4, #0x25e
  422fc4:	mov	w2, #0xc90                 	// #3216
  422fc8:	bl	421e64 <ferror@plt+0x1de34>
  422fcc:	sub	sp, sp, #0x90
  422fd0:	cmp	w0, #0x1
  422fd4:	stp	x29, x30, [sp, #128]
  422fd8:	add	x29, sp, #0x80
  422fdc:	b.eq	422ff0 <ferror@plt+0x1efc0>  // b.none
  422fe0:	cbnz	w0, 4230a8 <ferror@plt+0x1f078>
  422fe4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422fe8:	ldr	x8, [x8, #3656]
  422fec:	b	422ff8 <ferror@plt+0x1efc8>
  422ff0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  422ff4:	ldr	x8, [x8, #3664]
  422ff8:	stp	x8, x1, [sp]
  422ffc:	ldr	w9, [x2, #24]
  423000:	mov	w8, #0x10                  	// #16
  423004:	mov	x10, sp
  423008:	tbz	w9, #31, 423030 <ferror@plt+0x1f000>
  42300c:	add	w12, w9, #0x8
  423010:	cmn	w9, #0x8
  423014:	str	w12, [x2, #24]
  423018:	b.gt	42302c <ferror@plt+0x1effc>
  42301c:	ldr	x11, [x2, #8]
  423020:	add	x11, x11, w9, sxtw
  423024:	mov	w9, w12
  423028:	b	42303c <ferror@plt+0x1f00c>
  42302c:	mov	w9, w12
  423030:	ldr	x11, [x2]
  423034:	add	x12, x11, #0x8
  423038:	str	x12, [x2]
  42303c:	ldr	x11, [x11]
  423040:	str	x11, [x10, x8]
  423044:	cbz	x11, 423094 <ferror@plt+0x1f064>
  423048:	add	x8, x8, #0x8
  42304c:	cmp	x8, #0x80
  423050:	b.ne	423008 <ferror@plt+0x1efd8>  // b.any
  423054:	adrp	x8, 43d000 <ferror@plt+0x38fd0>
  423058:	ldr	q0, [x8, #1776]
  42305c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423060:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  423064:	adrp	x3, 43e000 <ferror@plt+0x39fd0>
  423068:	adrp	x4, 43e000 <ferror@plt+0x39fd0>
  42306c:	adrp	x5, 435000 <ferror@plt+0x30fd0>
  423070:	add	x0, x0, #0xa7f
  423074:	add	x1, x1, #0xf38
  423078:	add	x3, x3, #0x8d5
  42307c:	add	x4, x4, #0x8ee
  423080:	add	x5, x5, #0xfea
  423084:	mov	w2, #0xc4a                 	// #3146
  423088:	mov	w6, #0x69                  	// #105
  42308c:	mov	v1.16b, v0.16b
  423090:	bl	421ecc <ferror@plt+0x1de9c>
  423094:	mov	x0, sp
  423098:	bl	40a8c4 <ferror@plt+0x6894>
  42309c:	ldp	x29, x30, [sp, #128]
  4230a0:	add	sp, sp, #0x90
  4230a4:	ret
  4230a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4230ac:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  4230b0:	adrp	x3, 43e000 <ferror@plt+0x39fd0>
  4230b4:	add	x0, x0, #0xa7f
  4230b8:	add	x1, x1, #0xf38
  4230bc:	add	x3, x3, #0x8d5
  4230c0:	mov	w2, #0xc3f                 	// #3135
  4230c4:	mov	x4, xzr
  4230c8:	bl	421e64 <ferror@plt+0x1de34>
  4230cc:	stp	x29, x30, [sp, #-16]!
  4230d0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4230d4:	ldr	w8, [x8, #1960]
  4230d8:	mov	x29, sp
  4230dc:	cbz	w8, 42310c <ferror@plt+0x1f0dc>
  4230e0:	cbz	w0, 4230f8 <ferror@plt+0x1f0c8>
  4230e4:	cmp	w0, #0x1
  4230e8:	b.ne	423134 <ferror@plt+0x1f104>  // b.any
  4230ec:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4230f0:	add	x8, x8, #0xe50
  4230f4:	b	423100 <ferror@plt+0x1f0d0>
  4230f8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4230fc:	add	x8, x8, #0xe48
  423100:	ldr	x0, [x8]
  423104:	ldp	x29, x30, [sp], #16
  423108:	ret
  42310c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423110:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  423114:	adrp	x3, 43e000 <ferror@plt+0x39fd0>
  423118:	adrp	x4, 43e000 <ferror@plt+0x39fd0>
  42311c:	add	x0, x0, #0xa7f
  423120:	add	x1, x1, #0xf38
  423124:	add	x3, x3, #0x274
  423128:	add	x4, x4, #0x25e
  42312c:	mov	w2, #0xcaa                 	// #3242
  423130:	bl	421e64 <ferror@plt+0x1de34>
  423134:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423138:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  42313c:	adrp	x3, 43e000 <ferror@plt+0x39fd0>
  423140:	add	x0, x0, #0xa7f
  423144:	add	x1, x1, #0xf38
  423148:	add	x3, x3, #0x274
  42314c:	mov	w2, #0xcb1                 	// #3249
  423150:	mov	x4, xzr
  423154:	bl	421e64 <ferror@plt+0x1de34>
  423158:	sub	sp, sp, #0x120
  42315c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  423160:	ldr	w8, [x8, #1960]
  423164:	stp	x29, x30, [sp, #240]
  423168:	add	x29, sp, #0xf0
  42316c:	str	x28, [sp, #256]
  423170:	stp	x20, x19, [sp, #272]
  423174:	stp	x2, x3, [x29, #-112]
  423178:	stp	x4, x5, [x29, #-96]
  42317c:	stp	x6, x7, [x29, #-80]
  423180:	stp	q1, q2, [sp, #16]
  423184:	str	q3, [sp, #48]
  423188:	str	q0, [sp]
  42318c:	stp	q4, q5, [sp, #64]
  423190:	stp	q6, q7, [sp, #96]
  423194:	cbz	w8, 42322c <ferror@plt+0x1f1fc>
  423198:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  42319c:	ldr	x8, [x20, #3800]
  4231a0:	cbz	x8, 423254 <ferror@plt+0x1f224>
  4231a4:	mov	x8, #0xffffffffffffffd0    	// #-48
  4231a8:	mov	x10, sp
  4231ac:	sub	x11, x29, #0x70
  4231b0:	movk	x8, #0xff80, lsl #32
  4231b4:	add	x9, x29, #0x30
  4231b8:	add	x10, x10, #0x80
  4231bc:	add	x11, x11, #0x30
  4231c0:	stp	x10, x8, [x29, #-16]
  4231c4:	stp	x9, x11, [x29, #-32]
  4231c8:	ldp	q0, q1, [x29, #-32]
  4231cc:	sub	x2, x29, #0x40
  4231d0:	stp	q0, q1, [x29, #-64]
  4231d4:	bl	422fcc <ferror@plt+0x1ef9c>
  4231d8:	mov	x19, x0
  4231dc:	mov	x0, xzr
  4231e0:	mov	x1, x19
  4231e4:	bl	41b718 <ferror@plt+0x176e8>
  4231e8:	ldr	x8, [x20, #3800]
  4231ec:	ldr	x9, [x8]
  4231f0:	str	x9, [x0, #8]
  4231f4:	ldaxr	x10, [x8]
  4231f8:	cmp	x10, x9
  4231fc:	b.ne	42320c <ferror@plt+0x1f1dc>  // b.any
  423200:	stlxr	w10, x0, [x8]
  423204:	cbnz	w10, 4231f4 <ferror@plt+0x1f1c4>
  423208:	b	423214 <ferror@plt+0x1f1e4>
  42320c:	clrex
  423210:	b	4231e8 <ferror@plt+0x1f1b8>
  423214:	mov	x0, x19
  423218:	ldp	x20, x19, [sp, #272]
  42321c:	ldr	x28, [sp, #256]
  423220:	ldp	x29, x30, [sp, #240]
  423224:	add	sp, sp, #0x120
  423228:	ret
  42322c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423230:	adrp	x1, 43d000 <ferror@plt+0x38fd0>
  423234:	adrp	x3, 43e000 <ferror@plt+0x39fd0>
  423238:	adrp	x4, 43e000 <ferror@plt+0x39fd0>
  42323c:	add	x0, x0, #0xa7f
  423240:	add	x1, x1, #0xf38
  423244:	add	x3, x3, #0x283
  423248:	add	x4, x4, #0x25e
  42324c:	mov	w2, #0xcd4                 	// #3284
  423250:	bl	421e64 <ferror@plt+0x1de34>
  423254:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423258:	add	x0, x0, #0x297
  42325c:	bl	4213bc <ferror@plt+0x1d38c>
  423260:	ands	w8, w1, #0x7f
  423264:	mov	x0, x2
  423268:	b.eq	423290 <ferror@plt+0x1f260>  // b.none
  42326c:	mov	w9, #0x1000000             	// #16777216
  423270:	cmp	w8, #0xe
  423274:	add	w9, w9, w8, lsl #24
  423278:	b.ne	423298 <ferror@plt+0x1f268>  // b.any
  42327c:	mov	w10, #0x1ffffff             	// #33554431
  423280:	cmp	w9, w10
  423284:	b.le	423298 <ferror@plt+0x1f268>
  423288:	mov	w8, #0x400                 	// #1024
  42328c:	b	4232ac <ferror@plt+0x1f27c>
  423290:	ubfx	w8, w1, #8, #8
  423294:	b	4232ac <ferror@plt+0x1f27c>
  423298:	mov	w10, #0x1ffffff             	// #33554431
  42329c:	lsl	w8, w8, #12
  4232a0:	cmp	w9, w10
  4232a4:	mov	w9, #0x200                 	// #512
  4232a8:	csel	w8, w8, w9, gt
  4232ac:	str	w8, [x0, #16]
  4232b0:	b	423460 <ferror@plt+0x1f430>
  4232b4:	stp	x29, x30, [sp, #-48]!
  4232b8:	stp	x28, x21, [sp, #16]
  4232bc:	stp	x20, x19, [sp, #32]
  4232c0:	mov	x29, sp
  4232c4:	sub	sp, sp, #0x1, lsl #12
  4232c8:	sub	sp, sp, #0x10
  4232cc:	mov	x19, x2
  4232d0:	add	x1, sp, #0x8
  4232d4:	sub	x3, x29, #0x8
  4232d8:	mov	w2, #0x1000                	// #4096
  4232dc:	mov	x4, xzr
  4232e0:	mov	x20, x0
  4232e4:	bl	433924 <ferror@plt+0x2f8f4>
  4232e8:	tst	w0, #0xfffffffd
  4232ec:	b.eq	423300 <ferror@plt+0x1f2d0>  // b.none
  4232f0:	cmp	w0, #0x3
  4232f4:	b.ne	42333c <ferror@plt+0x1f30c>  // b.any
  4232f8:	mov	w0, #0x1                   	// #1
  4232fc:	b	4233a8 <ferror@plt+0x1f378>
  423300:	mov	x8, x19
  423304:	ldr	x9, [x8, #24]!
  423308:	cmp	x9, x20
  42330c:	b.eq	42336c <ferror@plt+0x1f33c>  // b.none
  423310:	add	x8, x19, #0x30
  423314:	dmb	ish
  423318:	ldr	x0, [x8]
  42331c:	ldaxr	x9, [x8]
  423320:	cmp	x9, x0
  423324:	b.ne	423334 <ferror@plt+0x1f304>  // b.any
  423328:	stlxr	w9, xzr, [x8]
  42332c:	cbnz	w9, 42331c <ferror@plt+0x1f2ec>
  423330:	b	423394 <ferror@plt+0x1f364>
  423334:	clrex
  423338:	b	423314 <ferror@plt+0x1f2e4>
  42333c:	ldr	x8, [x19, #24]
  423340:	cmp	x8, x20
  423344:	b.eq	4233c0 <ferror@plt+0x1f390>  // b.none
  423348:	ldr	x0, [x19, #64]
  42334c:	ldur	x2, [x29, #-8]
  423350:	add	x1, sp, #0x8
  423354:	bl	41e254 <ferror@plt+0x1a224>
  423358:	ldr	w8, [x19, #56]
  42335c:	cbz	w8, 4232f8 <ferror@plt+0x1f2c8>
  423360:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  423364:	add	x8, x8, #0x900
  423368:	b	4233e0 <ferror@plt+0x1f3b0>
  42336c:	dmb	ish
  423370:	ldr	x0, [x8]
  423374:	ldaxr	x9, [x8]
  423378:	cmp	x9, x0
  42337c:	b.ne	42338c <ferror@plt+0x1f35c>  // b.any
  423380:	stlxr	w9, xzr, [x8]
  423384:	cbnz	w9, 423374 <ferror@plt+0x1f344>
  423388:	b	423394 <ferror@plt+0x1f364>
  42338c:	clrex
  423390:	b	42336c <ferror@plt+0x1f33c>
  423394:	cbz	x0, 42339c <ferror@plt+0x1f36c>
  423398:	bl	431738 <ferror@plt+0x2d708>
  42339c:	mov	x0, x19
  4233a0:	bl	423460 <ferror@plt+0x1f430>
  4233a4:	mov	w0, wzr
  4233a8:	add	sp, sp, #0x1, lsl #12
  4233ac:	add	sp, sp, #0x10
  4233b0:	ldp	x20, x19, [sp, #32]
  4233b4:	ldp	x28, x21, [sp, #16]
  4233b8:	ldp	x29, x30, [sp], #48
  4233bc:	ret
  4233c0:	ldr	x0, [x19, #40]
  4233c4:	ldur	x2, [x29, #-8]
  4233c8:	add	x1, sp, #0x8
  4233cc:	bl	41e254 <ferror@plt+0x1a224>
  4233d0:	ldr	w8, [x19, #32]
  4233d4:	cbz	w8, 4232f8 <ferror@plt+0x1f2c8>
  4233d8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  4233dc:	add	x8, x8, #0x908
  4233e0:	ldr	x19, [x8]
  4233e4:	cbz	x19, 4232f8 <ferror@plt+0x1f2c8>
  4233e8:	ldur	x8, [x29, #-8]
  4233ec:	cbz	x8, 4232f8 <ferror@plt+0x1f2c8>
  4233f0:	mov	x20, xzr
  4233f4:	add	x21, sp, #0x8
  4233f8:	add	x0, x21, x20
  4233fc:	sub	x2, x8, x20
  423400:	mov	w1, #0x1                   	// #1
  423404:	mov	x3, x19
  423408:	bl	403d20 <fwrite@plt>
  42340c:	cbz	x0, 423424 <ferror@plt+0x1f3f4>
  423410:	ldur	x8, [x29, #-8]
  423414:	add	x20, x0, x20
  423418:	cmp	x8, x20
  42341c:	b.hi	4233f8 <ferror@plt+0x1f3c8>  // b.pmore
  423420:	b	4232f8 <ferror@plt+0x1f2c8>
  423424:	bl	403f30 <__errno_location@plt>
  423428:	ldr	w0, [x0]
  42342c:	bl	41c680 <ferror@plt+0x18650>
  423430:	mov	x1, x0
  423434:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423438:	add	x0, x0, #0x89f
  42343c:	bl	4213bc <ferror@plt+0x1d38c>
  423440:	stp	x29, x30, [sp, #-16]!
  423444:	ldr	w0, [x0]
  423448:	mov	w1, #0xe                   	// #14
  42344c:	mov	x29, sp
  423450:	bl	403700 <kill@plt>
  423454:	mov	w0, wzr
  423458:	ldp	x29, x30, [sp], #16
  42345c:	ret
  423460:	ldr	w8, [x0, #16]
  423464:	cmn	w8, #0x1
  423468:	b.eq	42347c <ferror@plt+0x1f44c>  // b.none
  42346c:	ldr	x8, [x0, #24]
  423470:	cbnz	x8, 42347c <ferror@plt+0x1f44c>
  423474:	ldr	x8, [x0, #48]
  423478:	cbz	x8, 423480 <ferror@plt+0x1f450>
  42347c:	ret
  423480:	ldr	x0, [x0, #8]
  423484:	b	410814 <ferror@plt+0xc7e4>
  423488:	stp	x29, x30, [sp, #-32]!
  42348c:	str	x19, [sp, #16]
  423490:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  423494:	ldr	w0, [x19, #3832]
  423498:	mov	x29, sp
  42349c:	cbz	w0, 4234ac <ferror@plt+0x1f47c>
  4234a0:	ldr	x19, [sp, #16]
  4234a4:	ldp	x29, x30, [sp], #32
  4234a8:	ret
  4234ac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4234b0:	add	x0, x0, #0x920
  4234b4:	bl	417590 <ferror@plt+0x13560>
  4234b8:	str	w0, [x19, #3832]
  4234bc:	b	4234a0 <ferror@plt+0x1f470>
  4234c0:	stp	x29, x30, [sp, #-64]!
  4234c4:	stp	x20, x19, [sp, #48]
  4234c8:	mov	x19, x0
  4234cc:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4234d0:	add	x0, x0, #0xf00
  4234d4:	str	x23, [sp, #16]
  4234d8:	stp	x22, x21, [sp, #32]
  4234dc:	mov	x29, sp
  4234e0:	mov	x21, x2
  4234e4:	mov	x20, x1
  4234e8:	bl	42a994 <ferror@plt+0x26964>
  4234ec:	ldr	w8, [x19]
  4234f0:	cmp	w8, #0x1
  4234f4:	b.ne	423520 <ferror@plt+0x1f4f0>  // b.any
  4234f8:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  4234fc:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  423500:	add	x22, x22, #0xf08
  423504:	add	x23, x23, #0xf00
  423508:	mov	x0, x22
  42350c:	mov	x1, x23
  423510:	bl	42ae40 <ferror@plt+0x26e10>
  423514:	ldr	w8, [x19]
  423518:	cmp	w8, #0x1
  42351c:	b.eq	423508 <ferror@plt+0x1f4d8>  // b.none
  423520:	ldr	w8, [x19]
  423524:	cmp	w8, #0x2
  423528:	b.eq	42356c <ferror@plt+0x1f53c>  // b.none
  42352c:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  423530:	add	x22, x22, #0xf00
  423534:	mov	w8, #0x1                   	// #1
  423538:	mov	x0, x22
  42353c:	str	w8, [x19]
  423540:	bl	42aa50 <ferror@plt+0x26a20>
  423544:	mov	x0, x21
  423548:	blr	x20
  42354c:	str	x0, [x19, #8]
  423550:	mov	x0, x22
  423554:	bl	42a994 <ferror@plt+0x26964>
  423558:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42355c:	mov	w8, #0x2                   	// #2
  423560:	add	x0, x0, #0xf08
  423564:	str	w8, [x19]
  423568:	bl	42af0c <ferror@plt+0x26edc>
  42356c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  423570:	add	x0, x0, #0xf00
  423574:	bl	42aa50 <ferror@plt+0x26a20>
  423578:	ldr	x0, [x19, #8]
  42357c:	ldp	x20, x19, [sp, #48]
  423580:	ldp	x22, x21, [sp, #32]
  423584:	ldr	x23, [sp, #16]
  423588:	ldp	x29, x30, [sp], #64
  42358c:	ret
  423590:	stp	x29, x30, [sp, #-48]!
  423594:	stp	x20, x19, [sp, #32]
  423598:	mov	x19, x0
  42359c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4235a0:	add	x0, x0, #0xf00
  4235a4:	stp	x22, x21, [sp, #16]
  4235a8:	mov	x29, sp
  4235ac:	bl	42a994 <ferror@plt+0x26964>
  4235b0:	dmb	ish
  4235b4:	ldr	x8, [x19]
  4235b8:	cbnz	x8, 4235fc <ferror@plt+0x1f5cc>
  4235bc:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  4235c0:	ldr	x0, [x22, #3864]
  4235c4:	mov	x1, x19
  4235c8:	bl	41bbb4 <ferror@plt+0x17b84>
  4235cc:	cbz	x0, 423620 <ferror@plt+0x1f5f0>
  4235d0:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  4235d4:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  4235d8:	add	x20, x20, #0xf08
  4235dc:	add	x21, x21, #0xf00
  4235e0:	mov	x0, x20
  4235e4:	mov	x1, x21
  4235e8:	bl	42ae40 <ferror@plt+0x26e10>
  4235ec:	ldr	x0, [x22, #3864]
  4235f0:	mov	x1, x19
  4235f4:	bl	41bbb4 <ferror@plt+0x17b84>
  4235f8:	cbnz	x0, 4235e0 <ferror@plt+0x1f5b0>
  4235fc:	mov	w19, wzr
  423600:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  423604:	add	x0, x0, #0xf00
  423608:	bl	42aa50 <ferror@plt+0x26a20>
  42360c:	mov	w0, w19
  423610:	ldp	x20, x19, [sp, #32]
  423614:	ldp	x22, x21, [sp, #16]
  423618:	ldp	x29, x30, [sp], #48
  42361c:	ret
  423620:	ldr	x0, [x22, #3864]
  423624:	mov	x1, x19
  423628:	bl	41b718 <ferror@plt+0x176e8>
  42362c:	str	x0, [x22, #3864]
  423630:	mov	w19, #0x1                   	// #1
  423634:	b	423600 <ferror@plt+0x1f5d0>
  423638:	stp	x29, x30, [sp, #-48]!
  42363c:	str	x21, [sp, #16]
  423640:	stp	x20, x19, [sp, #32]
  423644:	dmb	ish
  423648:	ldr	x8, [x0]
  42364c:	mov	x29, sp
  423650:	cbnz	x8, 4236b0 <ferror@plt+0x1f680>
  423654:	cbz	x1, 4236cc <ferror@plt+0x1f69c>
  423658:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  42365c:	ldr	x8, [x21, #3864]
  423660:	cbz	x8, 4236e8 <ferror@plt+0x1f6b8>
  423664:	str	x1, [x0]
  423668:	dmb	ish
  42366c:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  423670:	add	x20, x20, #0xf00
  423674:	mov	x19, x0
  423678:	mov	x0, x20
  42367c:	bl	42a994 <ferror@plt+0x26964>
  423680:	ldr	x0, [x21, #3864]
  423684:	mov	x1, x19
  423688:	bl	41b8c8 <ferror@plt+0x17898>
  42368c:	str	x0, [x21, #3864]
  423690:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  423694:	add	x0, x0, #0xf08
  423698:	bl	42af0c <ferror@plt+0x26edc>
  42369c:	mov	x0, x20
  4236a0:	ldp	x20, x19, [sp, #32]
  4236a4:	ldr	x21, [sp, #16]
  4236a8:	ldp	x29, x30, [sp], #48
  4236ac:	b	42aa50 <ferror@plt+0x26a20>
  4236b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4236b4:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  4236b8:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  4236bc:	add	x0, x0, #0xa7f
  4236c0:	add	x1, x1, #0x92f
  4236c4:	add	x2, x2, #0x95e
  4236c8:	b	423700 <ferror@plt+0x1f6d0>
  4236cc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4236d0:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  4236d4:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  4236d8:	add	x0, x0, #0xa7f
  4236dc:	add	x1, x1, #0x92f
  4236e0:	add	x2, x2, #0x98c
  4236e4:	b	423700 <ferror@plt+0x1f6d0>
  4236e8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4236ec:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  4236f0:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  4236f4:	add	x0, x0, #0xa7f
  4236f8:	add	x1, x1, #0x92f
  4236fc:	add	x2, x2, #0x998
  423700:	ldp	x20, x19, [sp, #32]
  423704:	ldr	x21, [sp, #16]
  423708:	ldp	x29, x30, [sp], #48
  42370c:	b	412a18 <ferror@plt+0xe9e8>
  423710:	add	x8, x0, #0x18
  423714:	ldaxr	w9, [x8]
  423718:	add	w9, w9, #0x1
  42371c:	stlxr	w10, w9, [x8]
  423720:	cbnz	w10, 423714 <ferror@plt+0x1f6e4>
  423724:	ret
  423728:	mov	x1, x0
  42372c:	add	x8, x0, #0x18
  423730:	ldaxr	w9, [x8]
  423734:	subs	w9, w9, #0x1
  423738:	stlxr	w10, w9, [x8]
  42373c:	cbnz	w10, 423730 <ferror@plt+0x1f700>
  423740:	b.ne	423754 <ferror@plt+0x1f724>  // b.any
  423744:	ldr	w8, [x1, #28]
  423748:	cbz	w8, 423758 <ferror@plt+0x1f728>
  42374c:	mov	x0, x1
  423750:	b	42b13c <ferror@plt+0x2710c>
  423754:	ret
  423758:	mov	w0, #0x30                  	// #48
  42375c:	b	41a7a0 <ferror@plt+0x16770>
  423760:	stp	x29, x30, [sp, #-32]!
  423764:	stp	x20, x19, [sp, #16]
  423768:	mov	x29, sp
  42376c:	cbz	x0, 4237d0 <ferror@plt+0x1f7a0>
  423770:	mov	x19, x0
  423774:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  423778:	add	x0, x0, #0x7d0
  42377c:	mov	x1, x19
  423780:	bl	42b09c <ferror@plt+0x2706c>
  423784:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  423788:	add	x20, x20, #0xf20
  42378c:	mov	x0, x20
  423790:	bl	42a994 <ferror@plt+0x26964>
  423794:	mov	x0, x20
  423798:	bl	42aa50 <ferror@plt+0x26a20>
  42379c:	ldr	x0, [x19, #32]
  4237a0:	cbz	x0, 4237b4 <ferror@plt+0x1f784>
  4237a4:	bl	42b3f0 <ferror@plt+0x273c0>
  4237a8:	ldr	x0, [x19, #32]
  4237ac:	bl	411d58 <ferror@plt+0xdd28>
  4237b0:	str	xzr, [x19, #32]
  4237b4:	ldp	x8, x0, [x19]
  4237b8:	blr	x8
  4237bc:	str	x0, [x19, #40]
  4237c0:	ldp	x20, x19, [sp, #16]
  4237c4:	mov	x0, xzr
  4237c8:	ldp	x29, x30, [sp], #32
  4237cc:	ret
  4237d0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4237d4:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  4237d8:	adrp	x3, 43e000 <ferror@plt+0x39fd0>
  4237dc:	adrp	x4, 43e000 <ferror@plt+0x39fd0>
  4237e0:	add	x0, x0, #0xa7f
  4237e4:	add	x1, x1, #0x9b1
  4237e8:	add	x3, x3, #0x9bb
  4237ec:	add	x4, x4, #0x9ca
  4237f0:	mov	w2, #0x30c                 	// #780
  4237f4:	bl	421e64 <ferror@plt+0x1de34>
  4237f8:	stp	x29, x30, [sp, #-32]!
  4237fc:	mov	x29, sp
  423800:	mov	x3, x2
  423804:	mov	x2, x1
  423808:	adrp	x1, 423000 <ferror@plt+0x1efd0>
  42380c:	add	x1, x1, #0x760
  423810:	add	x5, x29, #0x18
  423814:	mov	x4, xzr
  423818:	str	x19, [sp, #16]
  42381c:	mov	x19, x0
  423820:	str	xzr, [x29, #24]
  423824:	bl	42385c <ferror@plt+0x1f82c>
  423828:	cbz	x0, 423838 <ferror@plt+0x1f808>
  42382c:	ldr	x19, [sp, #16]
  423830:	ldp	x29, x30, [sp], #32
  423834:	ret
  423838:	ldr	x8, [x29, #24]
  42383c:	cmp	x19, #0x0
  423840:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423844:	add	x0, x0, #0x9cf
  423848:	ldr	x2, [x8, #8]
  42384c:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  423850:	add	x8, x8, #0xecb
  423854:	csel	x1, x8, x19, eq  // eq = none
  423858:	bl	42391c <ferror@plt+0x1f8ec>
  42385c:	stp	x29, x30, [sp, #-64]!
  423860:	stp	x24, x23, [sp, #16]
  423864:	stp	x22, x21, [sp, #32]
  423868:	stp	x20, x19, [sp, #48]
  42386c:	mov	x29, sp
  423870:	cbz	x2, 4238f8 <ferror@plt+0x1f8c8>
  423874:	mov	x21, x0
  423878:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42387c:	add	x0, x0, #0xf20
  423880:	mov	x19, x5
  423884:	mov	x23, x4
  423888:	mov	x20, x3
  42388c:	mov	x22, x2
  423890:	mov	x24, x1
  423894:	bl	42a994 <ferror@plt+0x26964>
  423898:	mov	x0, x24
  42389c:	mov	x1, x23
  4238a0:	mov	x2, x19
  4238a4:	bl	42b184 <ferror@plt+0x27154>
  4238a8:	mov	x19, x0
  4238ac:	cbz	x0, 4238d4 <ferror@plt+0x1f8a4>
  4238b0:	adrp	x8, 43e000 <ferror@plt+0x39fd0>
  4238b4:	ldr	d0, [x8, #2328]
  4238b8:	mov	w8, #0x1                   	// #1
  4238bc:	mov	x0, x21
  4238c0:	str	w8, [x19, #16]
  4238c4:	str	d0, [x19, #24]
  4238c8:	stp	x22, x20, [x19]
  4238cc:	bl	41c024 <ferror@plt+0x17ff4>
  4238d0:	str	x0, [x19, #32]
  4238d4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4238d8:	add	x0, x0, #0xf20
  4238dc:	bl	42aa50 <ferror@plt+0x26a20>
  4238e0:	mov	x0, x19
  4238e4:	ldp	x20, x19, [sp, #48]
  4238e8:	ldp	x22, x21, [sp, #32]
  4238ec:	ldp	x24, x23, [sp, #16]
  4238f0:	ldp	x29, x30, [sp], #64
  4238f4:	ret
  4238f8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4238fc:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423900:	adrp	x2, 43b000 <ferror@plt+0x36fd0>
  423904:	add	x0, x0, #0xa7f
  423908:	add	x1, x1, #0x9e8
  42390c:	add	x2, x2, #0xb53
  423910:	bl	412a18 <ferror@plt+0xe9e8>
  423914:	mov	x19, xzr
  423918:	b	4238e0 <ferror@plt+0x1f8b0>
  42391c:	sub	sp, sp, #0x120
  423920:	stp	x29, x30, [sp, #256]
  423924:	add	x29, sp, #0x100
  423928:	mov	x9, #0xffffffffffffffc8    	// #-56
  42392c:	mov	x10, sp
  423930:	sub	x11, x29, #0x78
  423934:	movk	x9, #0xff80, lsl #32
  423938:	add	x12, x29, #0x20
  42393c:	add	x10, x10, #0x80
  423940:	add	x11, x11, #0x38
  423944:	stp	x10, x9, [x29, #-16]
  423948:	stp	x12, x11, [x29, #-32]
  42394c:	stp	x1, x2, [x29, #-120]
  423950:	stp	x3, x4, [x29, #-104]
  423954:	stp	x5, x6, [x29, #-88]
  423958:	stur	x7, [x29, #-72]
  42395c:	stp	q0, q1, [sp]
  423960:	ldp	q0, q1, [x29, #-32]
  423964:	mov	x8, x0
  423968:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42396c:	add	x0, x0, #0xa7f
  423970:	sub	x3, x29, #0x40
  423974:	mov	w1, #0x4                   	// #4
  423978:	mov	x2, x8
  42397c:	str	x28, [sp, #272]
  423980:	stp	q2, q3, [sp, #32]
  423984:	stp	q4, q5, [sp, #64]
  423988:	stp	q6, q7, [sp, #96]
  42398c:	stp	q0, q1, [x29, #-64]
  423990:	bl	412c74 <ferror@plt+0xec44>
  423994:	b	423994 <ferror@plt+0x1f964>
  423998:	mov	x5, x3
  42399c:	mov	x3, x2
  4239a0:	mov	x2, x1
  4239a4:	adrp	x1, 423000 <ferror@plt+0x1efd0>
  4239a8:	add	x1, x1, #0x760
  4239ac:	mov	x4, xzr
  4239b0:	b	42385c <ferror@plt+0x1f82c>
  4239b4:	stp	x29, x30, [sp, #-32]!
  4239b8:	str	x19, [sp, #16]
  4239bc:	mov	x29, sp
  4239c0:	mov	x19, x0
  4239c4:	bl	4239ec <ferror@plt+0x1f9bc>
  4239c8:	ldr	w8, [x0, #28]
  4239cc:	cbz	w8, 4239e0 <ferror@plt+0x1f9b0>
  4239d0:	str	x19, [x0, #40]
  4239d4:	ldr	x19, [sp, #16]
  4239d8:	ldp	x29, x30, [sp], #32
  4239dc:	b	42b3e0 <ferror@plt+0x273b0>
  4239e0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4239e4:	add	x0, x0, #0xa4c
  4239e8:	bl	42391c <ferror@plt+0x1f8ec>
  4239ec:	stp	x29, x30, [sp, #-32]!
  4239f0:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4239f4:	add	x0, x0, #0x7d0
  4239f8:	str	x19, [sp, #16]
  4239fc:	mov	x29, sp
  423a00:	bl	42afd0 <ferror@plt+0x26fa0>
  423a04:	mov	x19, x0
  423a08:	cbnz	x0, 423a30 <ferror@plt+0x1fa00>
  423a0c:	mov	w0, #0x30                  	// #48
  423a10:	bl	41a71c <ferror@plt+0x166ec>
  423a14:	mov	w8, #0x1                   	// #1
  423a18:	mov	x19, x0
  423a1c:	str	w8, [x0, #24]
  423a20:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  423a24:	add	x0, x0, #0x7d0
  423a28:	mov	x1, x19
  423a2c:	bl	42b09c <ferror@plt+0x2706c>
  423a30:	mov	x0, x19
  423a34:	ldr	x19, [sp, #16]
  423a38:	ldp	x29, x30, [sp], #32
  423a3c:	ret
  423a40:	stp	x29, x30, [sp, #-32]!
  423a44:	stp	x20, x19, [sp, #16]
  423a48:	mov	x29, sp
  423a4c:	cbz	x0, 423a84 <ferror@plt+0x1fa54>
  423a50:	ldr	w8, [x0, #28]
  423a54:	mov	x19, x0
  423a58:	cbz	w8, 423aa0 <ferror@plt+0x1fa70>
  423a5c:	mov	x0, x19
  423a60:	bl	42b36c <ferror@plt+0x2733c>
  423a64:	ldr	x20, [x19, #40]
  423a68:	mov	x0, x19
  423a6c:	str	wzr, [x19, #16]
  423a70:	bl	423728 <ferror@plt+0x1f6f8>
  423a74:	mov	x0, x20
  423a78:	ldp	x20, x19, [sp, #16]
  423a7c:	ldp	x29, x30, [sp], #32
  423a80:	ret
  423a84:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423a88:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423a8c:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423a90:	add	x0, x0, #0xa7f
  423a94:	add	x1, x1, #0xa84
  423a98:	add	x2, x2, #0xaa6
  423a9c:	b	423ab8 <ferror@plt+0x1fa88>
  423aa0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423aa4:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423aa8:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423aac:	add	x0, x0, #0xa7f
  423ab0:	add	x1, x1, #0xa84
  423ab4:	add	x2, x2, #0xaad
  423ab8:	bl	412a18 <ferror@plt+0xe9e8>
  423abc:	mov	x20, xzr
  423ac0:	b	423a74 <ferror@plt+0x1fa44>
  423ac4:	stp	x29, x30, [sp, #-16]!
  423ac8:	mov	w0, #0x54                  	// #84
  423acc:	mov	x29, sp
  423ad0:	bl	403e20 <sysconf@plt>
  423ad4:	cmp	w0, #0x1
  423ad8:	csinc	w0, w0, wzr, gt
  423adc:	ldp	x29, x30, [sp], #16
  423ae0:	ret
  423ae4:	b	423728 <ferror@plt+0x1f6f8>
  423ae8:	stp	x29, x30, [sp, #-32]!
  423aec:	mov	w0, #0x18                  	// #24
  423af0:	str	x19, [sp, #16]
  423af4:	mov	x29, sp
  423af8:	bl	411be4 <ferror@plt+0xdbb4>
  423afc:	ldrb	w8, [x0, #16]
  423b00:	mov	x19, x0
  423b04:	orr	w8, w8, #0x1
  423b08:	strb	w8, [x0, #16]
  423b0c:	bl	40f7ec <ferror@plt+0xb7bc>
  423b10:	str	x0, [x19]
  423b14:	mov	x0, x19
  423b18:	ldr	x19, [sp, #16]
  423b1c:	ldp	x29, x30, [sp], #32
  423b20:	ret
  423b24:	cbz	x0, 423b2c <ferror@plt+0x1fafc>
  423b28:	b	411d58 <ferror@plt+0xdd28>
  423b2c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423b30:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423b34:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423b38:	add	x0, x0, #0xa7f
  423b3c:	add	x1, x1, #0xac0
  423b40:	add	x2, x2, #0xadf
  423b44:	b	412a18 <ferror@plt+0xe9e8>
  423b48:	cbz	x0, 423b7c <ferror@plt+0x1fb4c>
  423b4c:	stp	x29, x30, [sp, #-32]!
  423b50:	ldrb	w8, [x0, #16]
  423b54:	str	x19, [sp, #16]
  423b58:	mov	x29, sp
  423b5c:	mov	x19, x0
  423b60:	orr	w8, w8, #0x1
  423b64:	strb	w8, [x0, #16]
  423b68:	bl	40f7ec <ferror@plt+0xb7bc>
  423b6c:	str	x0, [x19]
  423b70:	ldr	x19, [sp, #16]
  423b74:	ldp	x29, x30, [sp], #32
  423b78:	ret
  423b7c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423b80:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423b84:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423b88:	add	x0, x0, #0xa7f
  423b8c:	add	x1, x1, #0xaed
  423b90:	add	x2, x2, #0xadf
  423b94:	b	412a18 <ferror@plt+0xe9e8>
  423b98:	cbz	x0, 423bcc <ferror@plt+0x1fb9c>
  423b9c:	stp	x29, x30, [sp, #-32]!
  423ba0:	ldrb	w8, [x0, #16]
  423ba4:	str	x19, [sp, #16]
  423ba8:	mov	x29, sp
  423bac:	mov	x19, x0
  423bb0:	and	w8, w8, #0xfe
  423bb4:	strb	w8, [x0, #16]
  423bb8:	bl	40f7ec <ferror@plt+0xb7bc>
  423bbc:	str	x0, [x19, #8]
  423bc0:	ldr	x19, [sp, #16]
  423bc4:	ldp	x29, x30, [sp], #32
  423bc8:	ret
  423bcc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423bd0:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423bd4:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423bd8:	add	x0, x0, #0xa7f
  423bdc:	add	x1, x1, #0xb0a
  423be0:	add	x2, x2, #0xadf
  423be4:	b	412a18 <ferror@plt+0xe9e8>
  423be8:	cbz	x0, 423c10 <ferror@plt+0x1fbe0>
  423bec:	stp	x29, x30, [sp, #-32]!
  423bf0:	str	x19, [sp, #16]
  423bf4:	mov	x29, sp
  423bf8:	mov	x19, x0
  423bfc:	bl	40f7ec <ferror@plt+0xb7bc>
  423c00:	str	x0, [x19]
  423c04:	ldr	x19, [sp, #16]
  423c08:	ldp	x29, x30, [sp], #32
  423c0c:	ret
  423c10:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423c14:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423c18:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423c1c:	add	x0, x0, #0xa7f
  423c20:	add	x1, x1, #0xb26
  423c24:	add	x2, x2, #0xadf
  423c28:	b	412a18 <ferror@plt+0xe9e8>
  423c2c:	stp	x29, x30, [sp, #-48]!
  423c30:	str	x21, [sp, #16]
  423c34:	stp	x20, x19, [sp, #32]
  423c38:	mov	x29, sp
  423c3c:	cbz	x0, 423c7c <ferror@plt+0x1fc4c>
  423c40:	ldrb	w8, [x0, #16]
  423c44:	mov	x19, x0
  423c48:	tbnz	w8, #0, 423c98 <ferror@plt+0x1fc68>
  423c4c:	ldp	x21, x20, [x19]
  423c50:	bl	40f7ec <ferror@plt+0xb7bc>
  423c54:	ldrb	w8, [x19, #16]
  423c58:	sub	x9, x21, x20
  423c5c:	add	x9, x9, x0
  423c60:	str	x9, [x19]
  423c64:	orr	w8, w8, #0x1
  423c68:	strb	w8, [x19, #16]
  423c6c:	ldp	x20, x19, [sp, #32]
  423c70:	ldr	x21, [sp, #16]
  423c74:	ldp	x29, x30, [sp], #48
  423c78:	ret
  423c7c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423c80:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423c84:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423c88:	add	x0, x0, #0xa7f
  423c8c:	add	x1, x1, #0xb43
  423c90:	add	x2, x2, #0xadf
  423c94:	b	423cb0 <ferror@plt+0x1fc80>
  423c98:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423c9c:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423ca0:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423ca4:	add	x0, x0, #0xa7f
  423ca8:	add	x1, x1, #0xb43
  423cac:	add	x2, x2, #0xb63
  423cb0:	ldp	x20, x19, [sp, #32]
  423cb4:	ldr	x21, [sp, #16]
  423cb8:	ldp	x29, x30, [sp], #48
  423cbc:	b	412a18 <ferror@plt+0xe9e8>
  423cc0:	stp	x29, x30, [sp, #-32]!
  423cc4:	stp	x20, x19, [sp, #16]
  423cc8:	mov	x29, sp
  423ccc:	cbz	x0, 423d44 <ferror@plt+0x1fd14>
  423cd0:	ldrb	w8, [x0, #16]
  423cd4:	mov	x19, x1
  423cd8:	mov	x20, x0
  423cdc:	tbnz	w8, #0, 423ce8 <ferror@plt+0x1fcb8>
  423ce0:	ldr	x0, [x20, #8]
  423ce4:	b	423cf0 <ferror@plt+0x1fcc0>
  423ce8:	bl	40f7ec <ferror@plt+0xb7bc>
  423cec:	str	x0, [x20, #8]
  423cf0:	ldr	x8, [x20]
  423cf4:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  423cf8:	ldr	d0, [x9, #2744]
  423cfc:	sub	x8, x0, x8
  423d00:	scvtf	d1, x8
  423d04:	fdiv	d0, d1, d0
  423d08:	cbz	x19, 423d38 <ferror@plt+0x1fd08>
  423d0c:	mov	x9, #0x34db                	// #13531
  423d10:	movk	x9, #0xd7b6, lsl #16
  423d14:	movk	x9, #0xde82, lsl #32
  423d18:	movk	x9, #0x431b, lsl #48
  423d1c:	smulh	x9, x8, x9
  423d20:	asr	x10, x9, #18
  423d24:	add	x9, x10, x9, lsr #63
  423d28:	mov	w10, #0x4240                	// #16960
  423d2c:	movk	w10, #0xf, lsl #16
  423d30:	msub	x8, x9, x10, x8
  423d34:	str	x8, [x19]
  423d38:	ldp	x20, x19, [sp, #16]
  423d3c:	ldp	x29, x30, [sp], #32
  423d40:	ret
  423d44:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423d48:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423d4c:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423d50:	add	x0, x0, #0xa7f
  423d54:	add	x1, x1, #0xb7a
  423d58:	add	x2, x2, #0xadf
  423d5c:	bl	412a18 <ferror@plt+0xe9e8>
  423d60:	fmov	d0, xzr
  423d64:	b	423d38 <ferror@plt+0x1fd08>
  423d68:	sub	sp, sp, #0x40
  423d6c:	mov	x8, #0x34db                	// #13531
  423d70:	movk	x8, #0xd7b6, lsl #16
  423d74:	movk	x8, #0xde82, lsl #32
  423d78:	movk	x8, #0x431b, lsl #48
  423d7c:	mov	w9, #0x4240                	// #16960
  423d80:	umulh	x8, x0, x8
  423d84:	movk	w9, #0xf, lsl #16
  423d88:	lsr	x8, x8, #18
  423d8c:	mov	w10, #0x3e8                 	// #1000
  423d90:	msub	x9, x8, x9, x0
  423d94:	mul	x9, x9, x10
  423d98:	add	x0, sp, #0x10
  423d9c:	mov	x1, sp
  423da0:	stp	x29, x30, [sp, #32]
  423da4:	str	x19, [sp, #48]
  423da8:	add	x29, sp, #0x20
  423dac:	stp	x8, x9, [sp, #16]
  423db0:	bl	403ca0 <nanosleep@plt>
  423db4:	cmn	w0, #0x1
  423db8:	b.ne	423dec <ferror@plt+0x1fdbc>  // b.any
  423dbc:	bl	403f30 <__errno_location@plt>
  423dc0:	mov	x19, x0
  423dc4:	ldr	w8, [x19]
  423dc8:	cmp	w8, #0x4
  423dcc:	b.ne	423dec <ferror@plt+0x1fdbc>  // b.any
  423dd0:	ldr	q0, [sp]
  423dd4:	add	x0, sp, #0x10
  423dd8:	mov	x1, sp
  423ddc:	str	q0, [sp, #16]
  423de0:	bl	403ca0 <nanosleep@plt>
  423de4:	cmn	w0, #0x1
  423de8:	b.eq	423dc4 <ferror@plt+0x1fd94>  // b.none
  423dec:	ldr	x19, [sp, #48]
  423df0:	ldp	x29, x30, [sp, #32]
  423df4:	add	sp, sp, #0x40
  423df8:	ret
  423dfc:	ldr	x8, [x0, #8]
  423e00:	mov	w9, #0x4240                	// #16960
  423e04:	movk	w9, #0xf, lsl #16
  423e08:	cmp	x8, x9
  423e0c:	b.cs	423e54 <ferror@plt+0x1fe24>  // b.hs, b.nlast
  423e10:	sdiv	x10, x1, x9
  423e14:	msub	x10, x10, x9, x1
  423e18:	add	x8, x8, x10
  423e1c:	str	x8, [x0, #8]
  423e20:	tbnz	x1, #63, 423e70 <ferror@plt+0x1fe40>
  423e24:	ldr	x10, [x0]
  423e28:	udiv	x11, x1, x9
  423e2c:	sub	x12, x9, #0x1
  423e30:	cmp	x8, x12
  423e34:	add	x9, x10, x11
  423e38:	str	x9, [x0]
  423e3c:	b.le	423e9c <ferror@plt+0x1fe6c>
  423e40:	mov	x10, #0xffffffffffffbdc0    	// #-16960
  423e44:	movk	x10, #0xfff0, lsl #16
  423e48:	add	x9, x9, #0x1
  423e4c:	add	x8, x8, x10
  423e50:	b	423ea8 <ferror@plt+0x1fe78>
  423e54:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  423e58:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  423e5c:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  423e60:	add	x0, x0, #0xa7f
  423e64:	add	x1, x1, #0xba6
  423e68:	add	x2, x2, #0xbcd
  423e6c:	b	412a18 <ferror@plt+0xe9e8>
  423e70:	mov	x10, #0xcb25                	// #52005
  423e74:	movk	x10, #0x2849, lsl #16
  423e78:	movk	x10, #0x217d, lsl #32
  423e7c:	movk	x10, #0xbce4, lsl #48
  423e80:	ldr	x11, [x0]
  423e84:	smulh	x10, x1, x10
  423e88:	asr	x12, x10, #18
  423e8c:	add	x10, x12, x10, lsr #63
  423e90:	sub	x10, x11, x10
  423e94:	str	x10, [x0]
  423e98:	tbnz	x8, #63, 423ea0 <ferror@plt+0x1fe70>
  423e9c:	ret
  423ea0:	add	x8, x8, x9
  423ea4:	sub	x9, x10, #0x1
  423ea8:	stp	x9, x8, [x0]
  423eac:	ret
  423eb0:	sub	sp, sp, #0x80
  423eb4:	stp	x29, x30, [sp, #64]
  423eb8:	add	x29, sp, #0x40
  423ebc:	movi	v0.2d, #0x0
  423ec0:	str	x23, [sp, #80]
  423ec4:	stp	x22, x21, [sp, #96]
  423ec8:	stp	x20, x19, [sp, #112]
  423ecc:	str	x0, [x29, #24]
  423ed0:	str	xzr, [sp, #48]
  423ed4:	stp	q0, q0, [sp, #16]
  423ed8:	str	q0, [sp]
  423edc:	cbz	x0, 4242a0 <ferror@plt+0x20270>
  423ee0:	mov	x19, x1
  423ee4:	cbz	x1, 4242bc <ferror@plt+0x2028c>
  423ee8:	adrp	x8, 43c000 <ferror@plt+0x37fd0>
  423eec:	ldr	x21, [x8, #2272]
  423ef0:	ldrb	w8, [x0]
  423ef4:	ldrh	w9, [x21, x8, lsl #1]
  423ef8:	tbz	w9, #8, 423f14 <ferror@plt+0x1fee4>
  423efc:	add	x10, x0, #0x1
  423f00:	str	x10, [x29, #24]
  423f04:	ldrb	w8, [x10], #1
  423f08:	ldrh	w9, [x21, x8, lsl #1]
  423f0c:	tbnz	w9, #8, 423f00 <ferror@plt+0x1fed0>
  423f10:	sub	x0, x10, #0x1
  423f14:	cbz	w8, 424034 <ferror@plt+0x20004>
  423f18:	tbnz	w9, #3, 423f2c <ferror@plt+0x1fefc>
  423f1c:	cmp	w8, #0x2d
  423f20:	b.eq	423f2c <ferror@plt+0x1fefc>  // b.none
  423f24:	cmp	w8, #0x2b
  423f28:	b.ne	424034 <ferror@plt+0x20004>  // b.any
  423f2c:	add	x1, x29, #0x18
  423f30:	mov	w2, #0xa                   	// #10
  423f34:	bl	403540 <strtoul@plt>
  423f38:	ldr	x8, [x29, #24]
  423f3c:	ldrb	w9, [x8]
  423f40:	cmp	w9, #0x2d
  423f44:	b.ne	423f9c <ferror@plt+0x1ff6c>  // b.any
  423f48:	sub	w9, w0, #0x76c
  423f4c:	add	x0, x8, #0x1
  423f50:	add	x1, x29, #0x18
  423f54:	mov	w2, #0xa                   	// #10
  423f58:	str	w9, [sp, #20]
  423f5c:	str	x0, [x29, #24]
  423f60:	bl	403540 <strtoul@plt>
  423f64:	ldr	x8, [x29, #24]
  423f68:	sub	w9, w0, #0x1
  423f6c:	str	w9, [sp, #16]
  423f70:	add	x0, x8, #0x1
  423f74:	str	x0, [x29, #24]
  423f78:	ldrb	w8, [x8]
  423f7c:	cmp	w8, #0x2d
  423f80:	b.ne	424034 <ferror@plt+0x20004>  // b.any
  423f84:	add	x1, x29, #0x18
  423f88:	mov	w2, #0xa                   	// #10
  423f8c:	bl	403540 <strtoul@plt>
  423f90:	ldr	x8, [x29, #24]
  423f94:	str	w0, [sp, #12]
  423f98:	b	424010 <ferror@plt+0x1ffe0>
  423f9c:	mov	x9, #0xd70b                	// #55051
  423fa0:	mov	x10, #0x594b                	// #22859
  423fa4:	movk	x9, #0x70a3, lsl #16
  423fa8:	movk	x10, #0x3886, lsl #16
  423fac:	movk	x9, #0xa3d, lsl #32
  423fb0:	movk	x10, #0xc5d6, lsl #32
  423fb4:	movk	x9, #0xa3d7, lsl #48
  423fb8:	movk	x10, #0x346d, lsl #48
  423fbc:	smulh	x11, x0, x9
  423fc0:	smulh	x10, x0, x10
  423fc4:	add	x11, x11, x0
  423fc8:	asr	x12, x10, #11
  423fcc:	add	x10, x12, x10, lsr #63
  423fd0:	lsr	x12, x11, #63
  423fd4:	lsr	x11, x11, #6
  423fd8:	add	w11, w11, w12
  423fdc:	mov	w12, #0x64                  	// #100
  423fe0:	msub	w11, w11, w12, w0
  423fe4:	mov	w12, #0x2710                	// #10000
  423fe8:	msub	x12, x10, x12, x0
  423fec:	smulh	x9, x12, x9
  423ff0:	add	x9, x9, x12
  423ff4:	lsr	x12, x9, #63
  423ff8:	lsr	x9, x9, #6
  423ffc:	add	w9, w9, w12
  424000:	sub	w10, w10, #0x76c
  424004:	sub	w9, w9, #0x1
  424008:	stp	w11, w9, [sp, #12]
  42400c:	str	w10, [sp, #20]
  424010:	ldrb	w9, [x8]
  424014:	cbz	w9, 424050 <ferror@plt+0x20020>
  424018:	cmp	w9, #0x54
  42401c:	b.ne	424034 <ferror@plt+0x20004>  // b.any
  424020:	add	x0, x8, #0x1
  424024:	str	x0, [x29, #24]
  424028:	ldrb	w8, [x8, #1]
  42402c:	ldrh	w8, [x21, x8, lsl #1]
  424030:	tbnz	w8, #3, 424058 <ferror@plt+0x20028>
  424034:	mov	w0, wzr
  424038:	ldp	x20, x19, [sp, #112]
  42403c:	ldp	x22, x21, [sp, #96]
  424040:	ldr	x23, [sp, #80]
  424044:	ldp	x29, x30, [sp, #64]
  424048:	add	sp, sp, #0x80
  42404c:	ret
  424050:	mov	w0, #0x1                   	// #1
  424054:	b	424038 <ferror@plt+0x20008>
  424058:	add	x1, x29, #0x18
  42405c:	mov	w2, #0xa                   	// #10
  424060:	bl	403540 <strtoul@plt>
  424064:	ldr	x8, [x29, #24]
  424068:	ldrb	w9, [x8]
  42406c:	cmp	w9, #0x3a
  424070:	b.ne	4240c0 <ferror@plt+0x20090>  // b.any
  424074:	str	w0, [sp, #8]
  424078:	add	x0, x8, #0x1
  42407c:	add	x1, x29, #0x18
  424080:	mov	w2, #0xa                   	// #10
  424084:	str	x0, [x29, #24]
  424088:	bl	403540 <strtoul@plt>
  42408c:	ldr	x8, [x29, #24]
  424090:	str	w0, [sp, #4]
  424094:	add	x0, x8, #0x1
  424098:	str	x0, [x29, #24]
  42409c:	ldrb	w8, [x8]
  4240a0:	cmp	w8, #0x3a
  4240a4:	b.ne	424034 <ferror@plt+0x20004>  // b.any
  4240a8:	add	x1, x29, #0x18
  4240ac:	mov	w2, #0xa                   	// #10
  4240b0:	bl	403540 <strtoul@plt>
  4240b4:	ldr	x8, [x29, #24]
  4240b8:	str	w0, [sp]
  4240bc:	b	42412c <ferror@plt+0x200fc>
  4240c0:	mov	x9, #0xd70b                	// #55051
  4240c4:	mov	x10, #0x594b                	// #22859
  4240c8:	movk	x9, #0x70a3, lsl #16
  4240cc:	movk	x10, #0x3886, lsl #16
  4240d0:	movk	x9, #0xa3d, lsl #32
  4240d4:	movk	x10, #0xc5d6, lsl #32
  4240d8:	movk	x9, #0xa3d7, lsl #48
  4240dc:	movk	x10, #0x346d, lsl #48
  4240e0:	smulh	x11, x0, x9
  4240e4:	smulh	x10, x0, x10
  4240e8:	add	x11, x11, x0
  4240ec:	asr	x12, x10, #11
  4240f0:	add	x10, x12, x10, lsr #63
  4240f4:	lsr	x12, x11, #63
  4240f8:	lsr	x11, x11, #6
  4240fc:	add	w11, w11, w12
  424100:	mov	w12, #0x64                  	// #100
  424104:	msub	w11, w11, w12, w0
  424108:	mov	w12, #0x2710                	// #10000
  42410c:	msub	x12, x10, x12, x0
  424110:	smulh	x9, x12, x9
  424114:	add	x9, x9, x12
  424118:	lsr	x12, x9, #63
  42411c:	lsr	x9, x9, #6
  424120:	add	w9, w9, w12
  424124:	stp	w11, w9, [sp]
  424128:	str	w10, [sp, #8]
  42412c:	str	xzr, [x19, #8]
  424130:	ldrb	w22, [x8]
  424134:	orr	w9, w22, #0x2
  424138:	cmp	w9, #0x2e
  42413c:	b.ne	4241a0 <ferror@plt+0x20170>  // b.any
  424140:	add	x9, x8, #0x1
  424144:	str	x9, [x29, #24]
  424148:	ldrb	w22, [x8, #1]
  42414c:	ldrh	w10, [x21, x22, lsl #1]
  424150:	tbnz	w10, #3, 42415c <ferror@plt+0x2012c>
  424154:	mov	x8, x9
  424158:	b	4241a0 <ferror@plt+0x20170>
  42415c:	mov	w10, #0x86a0                	// #34464
  424160:	mov	x11, #0x6666666666666666    	// #7378697629483820646
  424164:	mov	x9, xzr
  424168:	add	x8, x8, #0x2
  42416c:	movk	w10, #0x1, lsl #16
  424170:	movk	x11, #0x6667
  424174:	sub	x12, x22, #0x30
  424178:	madd	x9, x12, x10, x9
  42417c:	str	x9, [x19, #8]
  424180:	str	x8, [x29, #24]
  424184:	ldrb	w22, [x8], #1
  424188:	smulh	x10, x10, x11
  42418c:	asr	x13, x10, #2
  424190:	add	x10, x13, x10, lsr #63
  424194:	ldrh	w12, [x21, x22, lsl #1]
  424198:	tbnz	w12, #3, 424174 <ferror@plt+0x20144>
  42419c:	sub	x8, x8, #0x1
  4241a0:	cmp	w22, #0x2b
  4241a4:	b.eq	4241cc <ferror@plt+0x2019c>  // b.none
  4241a8:	cmp	w22, #0x2d
  4241ac:	b.eq	4241cc <ferror@plt+0x2019c>  // b.none
  4241b0:	cmp	w22, #0x5a
  4241b4:	b.ne	42420c <ferror@plt+0x201dc>  // b.any
  4241b8:	add	x8, x8, #0x1
  4241bc:	mov	x0, sp
  4241c0:	str	x8, [x29, #24]
  4241c4:	bl	403f90 <timegm@plt>
  4241c8:	b	42426c <ferror@plt+0x2023c>
  4241cc:	add	x0, x8, #0x1
  4241d0:	add	x1, x29, #0x18
  4241d4:	mov	w2, #0xa                   	// #10
  4241d8:	bl	403540 <strtoul@plt>
  4241dc:	ldr	x8, [x29, #24]
  4241e0:	mov	x20, x0
  4241e4:	ldrb	w9, [x8]
  4241e8:	cmp	w9, #0x3a
  4241ec:	b.ne	424220 <ferror@plt+0x201f0>  // b.any
  4241f0:	add	x0, x8, #0x1
  4241f4:	add	x1, x29, #0x18
  4241f8:	mov	w2, #0xa                   	// #10
  4241fc:	mov	w23, #0x3c                  	// #60
  424200:	bl	403540 <strtoul@plt>
  424204:	madd	x20, x20, x23, x0
  424208:	b	424250 <ferror@plt+0x20220>
  42420c:	mov	w8, #0xffffffff            	// #-1
  424210:	mov	x0, sp
  424214:	str	w8, [sp, #32]
  424218:	bl	403ab0 <mktime@plt>
  42421c:	b	42426c <ferror@plt+0x2023c>
  424220:	mov	x8, #0xd70b                	// #55051
  424224:	movk	x8, #0x70a3, lsl #16
  424228:	movk	x8, #0xa3d, lsl #32
  42422c:	movk	x8, #0xa3d7, lsl #48
  424230:	smulh	x8, x20, x8
  424234:	add	x8, x8, x20
  424238:	asr	x10, x8, #6
  42423c:	add	x8, x10, x8, lsr #63
  424240:	mov	w10, #0x64                  	// #100
  424244:	mov	w9, #0x3c                  	// #60
  424248:	msub	x10, x8, x10, x20
  42424c:	madd	x20, x8, x9, x10
  424250:	mov	x0, sp
  424254:	bl	403f90 <timegm@plt>
  424258:	mov	w8, #0x3c                  	// #60
  42425c:	mul	x8, x20, x8
  424260:	cmp	w22, #0x2b
  424264:	cneg	x8, x8, eq  // eq = none
  424268:	add	x0, x8, x0
  42426c:	str	x0, [x19]
  424270:	ldr	x9, [x29, #24]
  424274:	ldrb	w8, [x9]
  424278:	ldrh	w10, [x21, x8, lsl #1]
  42427c:	tbz	w10, #8, 424294 <ferror@plt+0x20264>
  424280:	add	x9, x9, #0x1
  424284:	str	x9, [x29, #24]
  424288:	ldrb	w8, [x9], #1
  42428c:	ldrh	w10, [x21, x8, lsl #1]
  424290:	tbnz	w10, #8, 424284 <ferror@plt+0x20254>
  424294:	cmp	w8, #0x0
  424298:	cset	w0, eq  // eq = none
  42429c:	b	424038 <ferror@plt+0x20008>
  4242a0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4242a4:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  4242a8:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  4242ac:	add	x0, x0, #0xa7f
  4242b0:	add	x1, x1, #0xc04
  4242b4:	add	x2, x2, #0xc40
  4242b8:	b	4242d4 <ferror@plt+0x202a4>
  4242bc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4242c0:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  4242c4:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  4242c8:	add	x0, x0, #0xa7f
  4242cc:	add	x1, x1, #0xc04
  4242d0:	add	x2, x2, #0xc51
  4242d4:	bl	412a18 <ferror@plt+0xe9e8>
  4242d8:	b	424034 <ferror@plt+0x20004>
  4242dc:	sub	sp, sp, #0x60
  4242e0:	stp	x29, x30, [sp, #64]
  4242e4:	ldr	x8, [x0, #8]
  4242e8:	mov	w9, #0x4240                	// #16960
  4242ec:	movk	w9, #0xf, lsl #16
  4242f0:	str	x19, [sp, #80]
  4242f4:	cmp	x8, x9
  4242f8:	add	x29, sp, #0x40
  4242fc:	b.cs	424344 <ferror@plt+0x20314>  // b.hs, b.nlast
  424300:	ldr	x8, [x0]
  424304:	mov	x19, x0
  424308:	add	x0, x29, #0x18
  42430c:	add	x1, sp, #0x8
  424310:	str	x8, [x29, #24]
  424314:	bl	403940 <gmtime_r@plt>
  424318:	ldp	w9, w8, [x0, #16]
  42431c:	ldr	x7, [x19, #8]
  424320:	ldp	w4, w3, [x0, #8]
  424324:	ldp	w6, w5, [x0]
  424328:	add	w1, w8, #0x76c
  42432c:	add	w2, w9, #0x1
  424330:	cbz	x7, 424368 <ferror@plt+0x20338>
  424334:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  424338:	add	x0, x0, #0xc88
  42433c:	bl	41c1e4 <ferror@plt+0x181b4>
  424340:	b	424374 <ferror@plt+0x20344>
  424344:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  424348:	adrp	x1, 43e000 <ferror@plt+0x39fd0>
  42434c:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  424350:	add	x0, x0, #0xa7f
  424354:	add	x1, x1, #0xc5f
  424358:	add	x2, x2, #0xbcd
  42435c:	bl	412a18 <ferror@plt+0xe9e8>
  424360:	mov	x0, xzr
  424364:	b	424374 <ferror@plt+0x20344>
  424368:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42436c:	add	x0, x0, #0xcac
  424370:	bl	41c1e4 <ferror@plt+0x181b4>
  424374:	ldr	x19, [sp, #80]
  424378:	ldp	x29, x30, [sp, #64]
  42437c:	add	sp, sp, #0x60
  424380:	ret
  424384:	lsr	w8, w0, #8
  424388:	cmp	w8, #0x2fa
  42438c:	b.hi	42439c <ferror@plt+0x2036c>  // b.pmore
  424390:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424394:	add	x9, x9, #0xccc
  424398:	b	4243b8 <ferror@plt+0x20388>
  42439c:	sub	w8, w0, #0xe0, lsl #12
  4243a0:	lsr	w9, w8, #16
  4243a4:	cmp	w9, #0x2
  4243a8:	b.hi	4243f4 <ferror@plt+0x203c4>  // b.pmore
  4243ac:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  4243b0:	lsr	w8, w8, #8
  4243b4:	add	x9, x9, #0xdc2
  4243b8:	ldrsh	w8, [x9, w8, uxtw #1]
  4243bc:	mov	w9, #0x2710                	// #10000
  4243c0:	cmp	w8, w9
  4243c4:	and	w8, w8, #0xffff
  4243c8:	b.lt	4243d8 <ferror@plt+0x203a8>  // b.tstop
  4243cc:	mov	w9, #0xffffd8f0            	// #-10000
  4243d0:	add	w8, w8, w9
  4243d4:	b	4243f8 <ferror@plt+0x203c8>
  4243d8:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  4243dc:	sxth	x8, w8
  4243e0:	add	x10, x10, #0x2c2
  4243e4:	and	w9, w0, #0xff
  4243e8:	add	x8, x10, x8, lsl #8
  4243ec:	ldrb	w8, [x8, w9, uxtw]
  4243f0:	b	4243f8 <ferror@plt+0x203c8>
  4243f4:	mov	w8, #0x2                   	// #2
  4243f8:	mov	w9, #0x1                   	// #1
  4243fc:	lsl	w8, w9, w8
  424400:	mov	w9, #0xe3e0                	// #58336
  424404:	tst	w8, w9
  424408:	cset	w0, ne  // ne = any
  42440c:	ret
  424410:	lsr	w8, w0, #8
  424414:	cmp	w8, #0x2fa
  424418:	b.hi	424428 <ferror@plt+0x203f8>  // b.pmore
  42441c:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424420:	add	x9, x9, #0xccc
  424424:	b	424444 <ferror@plt+0x20414>
  424428:	sub	w8, w0, #0xe0, lsl #12
  42442c:	lsr	w9, w8, #16
  424430:	cmp	w9, #0x2
  424434:	b.hi	424480 <ferror@plt+0x20450>  // b.pmore
  424438:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  42443c:	lsr	w8, w8, #8
  424440:	add	x9, x9, #0xdc2
  424444:	ldrsh	w8, [x9, w8, uxtw #1]
  424448:	mov	w9, #0x2710                	// #10000
  42444c:	cmp	w8, w9
  424450:	and	w8, w8, #0xffff
  424454:	b.lt	424464 <ferror@plt+0x20434>  // b.tstop
  424458:	mov	w9, #0xffffd8f0            	// #-10000
  42445c:	add	w8, w8, w9
  424460:	b	424484 <ferror@plt+0x20454>
  424464:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  424468:	sxth	x8, w8
  42446c:	add	x10, x10, #0x2c2
  424470:	and	w9, w0, #0xff
  424474:	add	x8, x10, x8, lsl #8
  424478:	ldrb	w8, [x8, w9, uxtw]
  42447c:	b	424484 <ferror@plt+0x20454>
  424480:	mov	w8, #0x2                   	// #2
  424484:	mov	w9, #0x1                   	// #1
  424488:	lsl	w8, w9, w8
  42448c:	tst	w8, #0x3e0
  424490:	cset	w0, ne  // ne = any
  424494:	ret
  424498:	lsr	w8, w0, #8
  42449c:	cmp	w8, #0x2fa
  4244a0:	b.hi	4244b0 <ferror@plt+0x20480>  // b.pmore
  4244a4:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4244a8:	add	x9, x9, #0xccc
  4244ac:	b	4244cc <ferror@plt+0x2049c>
  4244b0:	sub	w8, w0, #0xe0, lsl #12
  4244b4:	lsr	w9, w8, #16
  4244b8:	cmp	w9, #0x2
  4244bc:	b.hi	424508 <ferror@plt+0x204d8>  // b.pmore
  4244c0:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  4244c4:	lsr	w8, w8, #8
  4244c8:	add	x9, x9, #0xdc2
  4244cc:	ldrsh	w8, [x9, w8, uxtw #1]
  4244d0:	mov	w9, #0x2710                	// #10000
  4244d4:	cmp	w8, w9
  4244d8:	and	w8, w8, #0xffff
  4244dc:	b.lt	4244ec <ferror@plt+0x204bc>  // b.tstop
  4244e0:	mov	w9, #0xffffd8f0            	// #-10000
  4244e4:	add	w8, w8, w9
  4244e8:	b	42450c <ferror@plt+0x204dc>
  4244ec:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  4244f0:	sxth	x8, w8
  4244f4:	add	x10, x10, #0x2c2
  4244f8:	and	w9, w0, #0xff
  4244fc:	add	x8, x10, x8, lsl #8
  424500:	ldrb	w8, [x8, w9, uxtw]
  424504:	b	42450c <ferror@plt+0x204dc>
  424508:	mov	w8, #0x2                   	// #2
  42450c:	cmp	w8, #0x0
  424510:	cset	w0, eq  // eq = none
  424514:	ret
  424518:	lsr	w8, w0, #8
  42451c:	cmp	w8, #0x2fa
  424520:	b.hi	424530 <ferror@plt+0x20500>  // b.pmore
  424524:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424528:	add	x9, x9, #0xccc
  42452c:	b	42454c <ferror@plt+0x2051c>
  424530:	sub	w8, w0, #0xe0, lsl #12
  424534:	lsr	w9, w8, #16
  424538:	cmp	w9, #0x2
  42453c:	b.hi	424588 <ferror@plt+0x20558>  // b.pmore
  424540:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  424544:	lsr	w8, w8, #8
  424548:	add	x9, x9, #0xdc2
  42454c:	ldrsh	w8, [x9, w8, uxtw #1]
  424550:	mov	w9, #0x2710                	// #10000
  424554:	cmp	w8, w9
  424558:	and	w8, w8, #0xffff
  42455c:	b.lt	42456c <ferror@plt+0x2053c>  // b.tstop
  424560:	mov	w9, #0xffffd8f0            	// #-10000
  424564:	add	w8, w8, w9
  424568:	b	42458c <ferror@plt+0x2055c>
  42456c:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  424570:	sxth	x8, w8
  424574:	add	x10, x10, #0x2c2
  424578:	and	w9, w0, #0xff
  42457c:	add	x8, x10, x8, lsl #8
  424580:	ldrb	w8, [x8, w9, uxtw]
  424584:	b	42458c <ferror@plt+0x2055c>
  424588:	mov	w8, #0x2                   	// #2
  42458c:	cmp	w8, #0xd
  424590:	cset	w0, eq  // eq = none
  424594:	ret
  424598:	lsr	w8, w0, #8
  42459c:	cmp	w8, #0x2fa
  4245a0:	b.hi	4245b0 <ferror@plt+0x20580>  // b.pmore
  4245a4:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4245a8:	add	x9, x9, #0xccc
  4245ac:	b	4245cc <ferror@plt+0x2059c>
  4245b0:	sub	w8, w0, #0xe0, lsl #12
  4245b4:	lsr	w9, w8, #16
  4245b8:	cmp	w9, #0x2
  4245bc:	b.hi	424608 <ferror@plt+0x205d8>  // b.pmore
  4245c0:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  4245c4:	lsr	w8, w8, #8
  4245c8:	add	x9, x9, #0xdc2
  4245cc:	ldrsh	w8, [x9, w8, uxtw #1]
  4245d0:	mov	w9, #0x2710                	// #10000
  4245d4:	cmp	w8, w9
  4245d8:	and	w8, w8, #0xffff
  4245dc:	b.lt	4245ec <ferror@plt+0x205bc>  // b.tstop
  4245e0:	mov	w9, #0xffffd8f0            	// #-10000
  4245e4:	add	w8, w8, w9
  4245e8:	b	42460c <ferror@plt+0x205dc>
  4245ec:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  4245f0:	sxth	x8, w8
  4245f4:	add	x10, x10, #0x2c2
  4245f8:	and	w9, w0, #0xff
  4245fc:	add	x8, x10, x8, lsl #8
  424600:	ldrb	w8, [x8, w9, uxtw]
  424604:	b	42460c <ferror@plt+0x205dc>
  424608:	mov	w8, #0x2                   	// #2
  42460c:	mov	w9, #0x1                   	// #1
  424610:	lsl	w8, w9, w8
  424614:	mov	w9, #0x17                  	// #23
  424618:	movk	w9, #0x2000, lsl #16
  42461c:	tst	w8, w9
  424620:	cset	w0, eq  // eq = none
  424624:	ret
  424628:	lsr	w8, w0, #8
  42462c:	cmp	w8, #0x2fa
  424630:	b.hi	424640 <ferror@plt+0x20610>  // b.pmore
  424634:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424638:	add	x9, x9, #0xccc
  42463c:	b	42465c <ferror@plt+0x2062c>
  424640:	sub	w8, w0, #0xe0, lsl #12
  424644:	lsr	w9, w8, #16
  424648:	cmp	w9, #0x2
  42464c:	b.hi	424698 <ferror@plt+0x20668>  // b.pmore
  424650:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  424654:	lsr	w8, w8, #8
  424658:	add	x9, x9, #0xdc2
  42465c:	ldrsh	w8, [x9, w8, uxtw #1]
  424660:	mov	w9, #0x2710                	// #10000
  424664:	cmp	w8, w9
  424668:	and	w8, w8, #0xffff
  42466c:	b.lt	42467c <ferror@plt+0x2064c>  // b.tstop
  424670:	mov	w9, #0xffffd8f0            	// #-10000
  424674:	add	w8, w8, w9
  424678:	b	42469c <ferror@plt+0x2066c>
  42467c:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  424680:	sxth	x8, w8
  424684:	add	x10, x10, #0x2c2
  424688:	and	w9, w0, #0xff
  42468c:	add	x8, x10, x8, lsl #8
  424690:	ldrb	w8, [x8, w9, uxtw]
  424694:	b	42469c <ferror@plt+0x2066c>
  424698:	mov	w8, #0x2                   	// #2
  42469c:	cmp	w8, #0x5
  4246a0:	cset	w0, eq  // eq = none
  4246a4:	ret
  4246a8:	lsr	w8, w0, #8
  4246ac:	cmp	w8, #0x2fa
  4246b0:	b.hi	4246c0 <ferror@plt+0x20690>  // b.pmore
  4246b4:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4246b8:	add	x9, x9, #0xccc
  4246bc:	b	4246dc <ferror@plt+0x206ac>
  4246c0:	sub	w8, w0, #0xe0, lsl #12
  4246c4:	lsr	w9, w8, #16
  4246c8:	cmp	w9, #0x2
  4246cc:	b.hi	424718 <ferror@plt+0x206e8>  // b.pmore
  4246d0:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  4246d4:	lsr	w8, w8, #8
  4246d8:	add	x9, x9, #0xdc2
  4246dc:	ldrsh	w8, [x9, w8, uxtw #1]
  4246e0:	mov	w9, #0x2710                	// #10000
  4246e4:	cmp	w8, w9
  4246e8:	and	w8, w8, #0xffff
  4246ec:	b.lt	4246fc <ferror@plt+0x206cc>  // b.tstop
  4246f0:	mov	w9, #0xffffd8f0            	// #-10000
  4246f4:	add	w8, w8, w9
  4246f8:	b	42471c <ferror@plt+0x206ec>
  4246fc:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  424700:	sxth	x8, w8
  424704:	add	x10, x10, #0x2c2
  424708:	and	w9, w0, #0xff
  42470c:	add	x8, x10, x8, lsl #8
  424710:	ldrb	w8, [x8, w9, uxtw]
  424714:	b	42471c <ferror@plt+0x206ec>
  424718:	mov	w8, #0x2                   	// #2
  42471c:	mov	w9, #0x1                   	// #1
  424720:	lsl	w8, w9, w8
  424724:	mov	w9, #0x17                  	// #23
  424728:	tst	w8, w9
  42472c:	cset	w0, eq  // eq = none
  424730:	ret
  424734:	lsr	w8, w0, #8
  424738:	cmp	w8, #0x2fa
  42473c:	b.hi	42474c <ferror@plt+0x2071c>  // b.pmore
  424740:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424744:	add	x9, x9, #0xccc
  424748:	b	424768 <ferror@plt+0x20738>
  42474c:	sub	w8, w0, #0xe0, lsl #12
  424750:	lsr	w9, w8, #16
  424754:	cmp	w9, #0x2
  424758:	b.hi	4247a4 <ferror@plt+0x20774>  // b.pmore
  42475c:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  424760:	lsr	w8, w8, #8
  424764:	add	x9, x9, #0xdc2
  424768:	ldrsh	w8, [x9, w8, uxtw #1]
  42476c:	mov	w9, #0x2710                	// #10000
  424770:	cmp	w8, w9
  424774:	and	w8, w8, #0xffff
  424778:	b.lt	424788 <ferror@plt+0x20758>  // b.tstop
  42477c:	mov	w9, #0xffffd8f0            	// #-10000
  424780:	add	w8, w8, w9
  424784:	b	4247a8 <ferror@plt+0x20778>
  424788:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  42478c:	sxth	x8, w8
  424790:	add	x10, x10, #0x2c2
  424794:	and	w9, w0, #0xff
  424798:	add	x8, x10, x8, lsl #8
  42479c:	ldrb	w8, [x8, w9, uxtw]
  4247a0:	b	4247a8 <ferror@plt+0x20778>
  4247a4:	mov	w8, #0x2                   	// #2
  4247a8:	mov	w9, #0x1                   	// #1
  4247ac:	lsl	w8, w9, w8
  4247b0:	tst	w8, #0x7ff0000
  4247b4:	cset	w0, ne  // ne = any
  4247b8:	ret
  4247bc:	sub	w8, w0, #0x9
  4247c0:	cmp	w8, #0x5
  4247c4:	b.cs	4247d4 <ferror@plt+0x207a4>  // b.hs, b.nlast
  4247c8:	mov	w9, #0x1b                  	// #27
  4247cc:	lsr	w8, w9, w8
  4247d0:	tbnz	w8, #0, 424844 <ferror@plt+0x20814>
  4247d4:	lsr	w8, w0, #8
  4247d8:	cmp	w8, #0x2fa
  4247dc:	b.hi	4247ec <ferror@plt+0x207bc>  // b.pmore
  4247e0:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4247e4:	add	x9, x9, #0xccc
  4247e8:	b	424808 <ferror@plt+0x207d8>
  4247ec:	sub	w8, w0, #0xe0, lsl #12
  4247f0:	lsr	w9, w8, #16
  4247f4:	cmp	w9, #0x2
  4247f8:	b.hi	42484c <ferror@plt+0x2081c>  // b.pmore
  4247fc:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  424800:	lsr	w8, w8, #8
  424804:	add	x9, x9, #0xdc2
  424808:	ldrsh	w8, [x9, w8, uxtw #1]
  42480c:	mov	w9, #0x2710                	// #10000
  424810:	cmp	w8, w9
  424814:	and	w8, w8, #0xffff
  424818:	b.lt	424828 <ferror@plt+0x207f8>  // b.tstop
  42481c:	mov	w9, #0xffffd8f0            	// #-10000
  424820:	add	w8, w8, w9
  424824:	b	424850 <ferror@plt+0x20820>
  424828:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  42482c:	sxth	x8, w8
  424830:	add	x10, x10, #0x2c2
  424834:	and	w9, w0, #0xff
  424838:	add	x8, x10, x8, lsl #8
  42483c:	ldrb	w8, [x8, w9, uxtw]
  424840:	b	424850 <ferror@plt+0x20820>
  424844:	mov	w0, #0x1                   	// #1
  424848:	ret
  42484c:	mov	w8, #0x2                   	// #2
  424850:	mov	w9, #0x1                   	// #1
  424854:	lsl	w8, w9, w8
  424858:	tst	w8, #0x38000000
  42485c:	cset	w0, ne  // ne = any
  424860:	ret
  424864:	lsr	w8, w0, #8
  424868:	cmp	w8, #0x2fa
  42486c:	b.hi	42487c <ferror@plt+0x2084c>  // b.pmore
  424870:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424874:	add	x9, x9, #0xccc
  424878:	b	424898 <ferror@plt+0x20868>
  42487c:	sub	w8, w0, #0xe0, lsl #12
  424880:	lsr	w9, w8, #16
  424884:	cmp	w9, #0x2
  424888:	b.hi	4248d4 <ferror@plt+0x208a4>  // b.pmore
  42488c:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  424890:	lsr	w8, w8, #8
  424894:	add	x9, x9, #0xdc2
  424898:	ldrsh	w8, [x9, w8, uxtw #1]
  42489c:	mov	w9, #0x2710                	// #10000
  4248a0:	cmp	w8, w9
  4248a4:	and	w8, w8, #0xffff
  4248a8:	b.lt	4248b8 <ferror@plt+0x20888>  // b.tstop
  4248ac:	mov	w9, #0xffffd8f0            	// #-10000
  4248b0:	add	w8, w8, w9
  4248b4:	b	4248d8 <ferror@plt+0x208a8>
  4248b8:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  4248bc:	sxth	x8, w8
  4248c0:	add	x10, x10, #0x2c2
  4248c4:	and	w9, w0, #0xff
  4248c8:	add	x8, x10, x8, lsl #8
  4248cc:	ldrb	w8, [x8, w9, uxtw]
  4248d0:	b	4248d8 <ferror@plt+0x208a8>
  4248d4:	mov	w8, #0x2                   	// #2
  4248d8:	mov	w9, #0x1                   	// #1
  4248dc:	lsl	w8, w9, w8
  4248e0:	and	w0, w8, #0x1c00
  4248e4:	ret
  4248e8:	lsr	w8, w0, #8
  4248ec:	cmp	w8, #0x2fa
  4248f0:	b.hi	424900 <ferror@plt+0x208d0>  // b.pmore
  4248f4:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4248f8:	add	x9, x9, #0xccc
  4248fc:	b	42491c <ferror@plt+0x208ec>
  424900:	sub	w8, w0, #0xe0, lsl #12
  424904:	lsr	w9, w8, #16
  424908:	cmp	w9, #0x2
  42490c:	b.hi	424958 <ferror@plt+0x20928>  // b.pmore
  424910:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  424914:	lsr	w8, w8, #8
  424918:	add	x9, x9, #0xdc2
  42491c:	ldrsh	w8, [x9, w8, uxtw #1]
  424920:	mov	w9, #0x2710                	// #10000
  424924:	cmp	w8, w9
  424928:	and	w8, w8, #0xffff
  42492c:	b.lt	42493c <ferror@plt+0x2090c>  // b.tstop
  424930:	mov	w9, #0xffffd8f0            	// #-10000
  424934:	add	w8, w8, w9
  424938:	b	42495c <ferror@plt+0x2092c>
  42493c:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  424940:	sxth	x8, w8
  424944:	add	x10, x10, #0x2c2
  424948:	and	w9, w0, #0xff
  42494c:	add	x8, x10, x8, lsl #8
  424950:	ldrb	w8, [x8, w9, uxtw]
  424954:	b	42495c <ferror@plt+0x2092c>
  424958:	mov	w8, #0x2                   	// #2
  42495c:	cmp	w8, #0x9
  424960:	cset	w0, eq  // eq = none
  424964:	ret
  424968:	adrp	x9, 446000 <ferror@plt+0x41fd0>
  42496c:	mov	x8, xzr
  424970:	add	x9, x9, #0x3c4
  424974:	ldr	w10, [x9, x8]
  424978:	cmp	w10, w0
  42497c:	b.eq	424994 <ferror@plt+0x20964>  // b.none
  424980:	add	x8, x8, #0xc
  424984:	cmp	x8, #0x174
  424988:	b.ne	424974 <ferror@plt+0x20944>  // b.any
  42498c:	mov	w0, wzr
  424990:	ret
  424994:	mov	w0, #0x1                   	// #1
  424998:	ret
  42499c:	sub	w8, w0, #0x41
  4249a0:	cmp	w8, #0x25
  4249a4:	b.hi	4249c0 <ferror@plt+0x20990>  // b.pmore
  4249a8:	mov	w9, #0x1                   	// #1
  4249ac:	lsl	x8, x9, x8
  4249b0:	tst	x8, #0x3f0000003f
  4249b4:	b.eq	4249c0 <ferror@plt+0x20990>  // b.none
  4249b8:	mov	w0, #0x1                   	// #1
  4249bc:	ret
  4249c0:	lsr	w8, w0, #8
  4249c4:	cmp	w8, #0x2fa
  4249c8:	b.hi	4249d8 <ferror@plt+0x209a8>  // b.pmore
  4249cc:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4249d0:	add	x9, x9, #0xccc
  4249d4:	b	4249f4 <ferror@plt+0x209c4>
  4249d8:	sub	w8, w0, #0xe0, lsl #12
  4249dc:	lsr	w9, w8, #16
  4249e0:	cmp	w9, #0x2
  4249e4:	b.hi	424a30 <ferror@plt+0x20a00>  // b.pmore
  4249e8:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  4249ec:	lsr	w8, w8, #8
  4249f0:	add	x9, x9, #0xdc2
  4249f4:	ldrsh	w8, [x9, w8, uxtw #1]
  4249f8:	mov	w9, #0x2710                	// #10000
  4249fc:	cmp	w8, w9
  424a00:	and	w8, w8, #0xffff
  424a04:	b.lt	424a14 <ferror@plt+0x209e4>  // b.tstop
  424a08:	mov	w9, #0xffffd8f0            	// #-10000
  424a0c:	add	w8, w8, w9
  424a10:	b	424a34 <ferror@plt+0x20a04>
  424a14:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  424a18:	sxth	x8, w8
  424a1c:	add	x10, x10, #0x2c2
  424a20:	and	w9, w0, #0xff
  424a24:	add	x8, x10, x8, lsl #8
  424a28:	ldrb	w8, [x8, w9, uxtw]
  424a2c:	b	424a34 <ferror@plt+0x20a04>
  424a30:	mov	w8, #0x2                   	// #2
  424a34:	cmp	w8, #0xd
  424a38:	cset	w0, eq  // eq = none
  424a3c:	ret
  424a40:	lsr	w8, w0, #8
  424a44:	cmp	w8, #0x2fa
  424a48:	b.hi	424a58 <ferror@plt+0x20a28>  // b.pmore
  424a4c:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424a50:	add	x9, x9, #0xccc
  424a54:	b	424a74 <ferror@plt+0x20a44>
  424a58:	sub	w8, w0, #0xe0, lsl #12
  424a5c:	lsr	w9, w8, #16
  424a60:	cmp	w9, #0x2
  424a64:	b.hi	424ab0 <ferror@plt+0x20a80>  // b.pmore
  424a68:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  424a6c:	lsr	w8, w8, #8
  424a70:	add	x9, x9, #0xdc2
  424a74:	ldrsh	w8, [x9, w8, uxtw #1]
  424a78:	mov	w9, #0x2710                	// #10000
  424a7c:	cmp	w8, w9
  424a80:	and	w8, w8, #0xffff
  424a84:	b.lt	424a94 <ferror@plt+0x20a64>  // b.tstop
  424a88:	mov	w9, #0xffffd8f0            	// #-10000
  424a8c:	add	w8, w8, w9
  424a90:	b	424ab4 <ferror@plt+0x20a84>
  424a94:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  424a98:	sxth	x8, w8
  424a9c:	add	x10, x10, #0x2c2
  424aa0:	and	w9, w0, #0xff
  424aa4:	add	x8, x10, x8, lsl #8
  424aa8:	ldrb	w8, [x8, w9, uxtw]
  424aac:	b	424ab4 <ferror@plt+0x20a84>
  424ab0:	mov	w8, #0x2                   	// #2
  424ab4:	mov	w9, #0x1                   	// #1
  424ab8:	lsl	w8, w9, w8
  424abc:	mov	w9, #0x14                  	// #20
  424ac0:	tst	w8, w9
  424ac4:	cset	w0, eq  // eq = none
  424ac8:	ret
  424acc:	cmp	w0, #0xad
  424ad0:	b.eq	424b80 <ferror@plt+0x20b50>  // b.none
  424ad4:	lsr	w8, w0, #8
  424ad8:	cmp	w8, #0x2fa
  424adc:	b.hi	424aec <ferror@plt+0x20abc>  // b.pmore
  424ae0:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424ae4:	add	x9, x9, #0xccc
  424ae8:	b	424b08 <ferror@plt+0x20ad8>
  424aec:	sub	w8, w0, #0xe0, lsl #12
  424af0:	lsr	w9, w8, #16
  424af4:	cmp	w9, #0x2
  424af8:	b.hi	424b44 <ferror@plt+0x20b14>  // b.pmore
  424afc:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  424b00:	lsr	w8, w8, #8
  424b04:	add	x9, x9, #0xdc2
  424b08:	ldrsh	w8, [x9, w8, uxtw #1]
  424b0c:	mov	w9, #0x2710                	// #10000
  424b10:	cmp	w8, w9
  424b14:	and	w8, w8, #0xffff
  424b18:	b.lt	424b28 <ferror@plt+0x20af8>  // b.tstop
  424b1c:	mov	w9, #0xffffd8f0            	// #-10000
  424b20:	add	w9, w8, w9
  424b24:	b	424b48 <ferror@plt+0x20b18>
  424b28:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  424b2c:	sxth	x8, w8
  424b30:	add	x10, x10, #0x2c2
  424b34:	and	w9, w0, #0xff
  424b38:	add	x8, x10, x8, lsl #8
  424b3c:	ldrb	w9, [x8, w9, uxtw]
  424b40:	b	424b48 <ferror@plt+0x20b18>
  424b44:	mov	w9, #0x2                   	// #2
  424b48:	mov	w8, #0x1                   	// #1
  424b4c:	lsl	w9, w8, w9
  424b50:	mov	w10, #0x1802                	// #6146
  424b54:	tst	w9, w10
  424b58:	b.ne	424b84 <ferror@plt+0x20b54>  // b.any
  424b5c:	mov	w8, #0xffffeea0            	// #-4448
  424b60:	add	w8, w0, w8
  424b64:	mov	w9, #0x200b                	// #8203
  424b68:	cmp	w8, #0xa0
  424b6c:	cset	w8, cc  // cc = lo, ul, last
  424b70:	cmp	w0, w9
  424b74:	cset	w9, eq  // eq = none
  424b78:	orr	w0, w9, w8
  424b7c:	ret
  424b80:	mov	w8, wzr
  424b84:	mov	w0, w8
  424b88:	ret
  424b8c:	stp	x29, x30, [sp, #-16]!
  424b90:	adrp	x1, 446000 <ferror@plt+0x41fd0>
  424b94:	adrp	x4, 424000 <ferror@plt+0x1ffd0>
  424b98:	mov	w0, w0
  424b9c:	add	x1, x1, #0x538
  424ba0:	add	x4, x4, #0xbc4
  424ba4:	mov	w2, #0x23                  	// #35
  424ba8:	mov	w3, #0x8                   	// #8
  424bac:	mov	x29, sp
  424bb0:	bl	4039b0 <bsearch@plt>
  424bb4:	cmp	x0, #0x0
  424bb8:	cset	w0, ne  // ne = any
  424bbc:	ldp	x29, x30, [sp], #16
  424bc0:	ret
  424bc4:	ldr	w8, [x1]
  424bc8:	cmp	w8, w0
  424bcc:	b.ls	424bd8 <ferror@plt+0x20ba8>  // b.plast
  424bd0:	mov	w0, #0xffffffff            	// #-1
  424bd4:	ret
  424bd8:	ldr	w8, [x1, #4]
  424bdc:	cmp	w8, w0
  424be0:	cset	w0, cc  // cc = lo, ul, last
  424be4:	ret
  424be8:	stp	x29, x30, [sp, #-32]!
  424bec:	str	x19, [sp, #16]
  424bf0:	mov	w19, w0
  424bf4:	adrp	x1, 446000 <ferror@plt+0x41fd0>
  424bf8:	adrp	x4, 424000 <ferror@plt+0x1ffd0>
  424bfc:	add	x1, x1, #0x538
  424c00:	add	x4, x4, #0xbc4
  424c04:	mov	w2, #0x23                  	// #35
  424c08:	mov	w3, #0x8                   	// #8
  424c0c:	mov	x0, x19
  424c10:	mov	x29, sp
  424c14:	bl	4039b0 <bsearch@plt>
  424c18:	cbz	x0, 424c24 <ferror@plt+0x20bf4>
  424c1c:	mov	w0, #0x1                   	// #1
  424c20:	b	424c4c <ferror@plt+0x20c1c>
  424c24:	adrp	x1, 446000 <ferror@plt+0x41fd0>
  424c28:	adrp	x4, 424000 <ferror@plt+0x1ffd0>
  424c2c:	add	x1, x1, #0x650
  424c30:	add	x4, x4, #0xbc4
  424c34:	mov	w2, #0xad                  	// #173
  424c38:	mov	w3, #0x8                   	// #8
  424c3c:	mov	x0, x19
  424c40:	bl	4039b0 <bsearch@plt>
  424c44:	cmp	x0, #0x0
  424c48:	cset	w0, ne  // ne = any
  424c4c:	ldr	x19, [sp, #16]
  424c50:	ldp	x29, x30, [sp], #32
  424c54:	ret
  424c58:	stp	x29, x30, [sp, #-32]!
  424c5c:	lsr	w8, w0, #8
  424c60:	str	x19, [sp, #16]
  424c64:	mov	w19, w0
  424c68:	cmp	w8, #0x2fa
  424c6c:	mov	x29, sp
  424c70:	b.hi	424c84 <ferror@plt+0x20c54>  // b.pmore
  424c74:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424c78:	add	x9, x9, #0xccc
  424c7c:	ldrsh	w9, [x9, w8, uxtw #1]
  424c80:	b	424ca4 <ferror@plt+0x20c74>
  424c84:	sub	w9, w19, #0xe0, lsl #12
  424c88:	lsr	w10, w9, #16
  424c8c:	cmp	w10, #0x2
  424c90:	b.hi	424d80 <ferror@plt+0x20d50>  // b.pmore
  424c94:	adrp	x10, 445000 <ferror@plt+0x40fd0>
  424c98:	lsr	w9, w9, #8
  424c9c:	add	x10, x10, #0xdc2
  424ca0:	ldrsh	w9, [x10, w9, uxtw #1]
  424ca4:	mov	w10, #0x2710                	// #10000
  424ca8:	cmp	w9, w10
  424cac:	and	w9, w9, #0xffff
  424cb0:	b.lt	424cc0 <ferror@plt+0x20c90>  // b.tstop
  424cb4:	mov	w10, #0xffffd8f0            	// #-10000
  424cb8:	add	w9, w9, w10
  424cbc:	b	424cd8 <ferror@plt+0x20ca8>
  424cc0:	adrp	x11, 43f000 <ferror@plt+0x3afd0>
  424cc4:	sxth	x9, w9
  424cc8:	add	x11, x11, #0x2c2
  424ccc:	and	w10, w19, #0xff
  424cd0:	add	x9, x11, x9, lsl #8
  424cd4:	ldrb	w9, [x9, w10, uxtw]
  424cd8:	cmp	w9, #0x5
  424cdc:	b.eq	424d14 <ferror@plt+0x20ce4>  // b.none
  424ce0:	cmp	w9, #0x8
  424ce4:	b.ne	424d80 <ferror@plt+0x20d50>  // b.any
  424ce8:	adrp	x8, 446000 <ferror@plt+0x41fd0>
  424cec:	mov	x9, xzr
  424cf0:	add	x8, x8, #0x3c8
  424cf4:	ldur	w10, [x8, #-4]
  424cf8:	cmp	w10, w19
  424cfc:	b.eq	424d90 <ferror@plt+0x20d60>  // b.none
  424d00:	add	x9, x9, #0x1
  424d04:	cmp	x9, #0x1f
  424d08:	add	x8, x8, #0xc
  424d0c:	b.ne	424cf4 <ferror@plt+0x20cc4>  // b.any
  424d10:	b	424d80 <ferror@plt+0x20d50>
  424d14:	adrp	x9, 446000 <ferror@plt+0x41fd0>
  424d18:	adrp	x11, 447000 <ferror@plt+0x42fd0>
  424d1c:	add	x9, x9, #0xbb8
  424d20:	sub	w10, w8, #0xe00
  424d24:	add	x11, x11, #0x1ae
  424d28:	add	x9, x9, w8, uxtw #1
  424d2c:	add	x10, x11, w10, uxtw #1
  424d30:	cmp	w8, #0x2fb
  424d34:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  424d38:	ldrsh	x8, [x8]
  424d3c:	mov	w9, #0x2710                	// #10000
  424d40:	cmp	x8, x9
  424d44:	b.eq	424d80 <ferror@plt+0x20d50>  // b.none
  424d48:	adrp	x10, 44a000 <ferror@plt+0x45fd0>
  424d4c:	add	x10, x10, #0x724
  424d50:	and	w9, w19, #0xff
  424d54:	add	x8, x10, x8, lsl #10
  424d58:	ldr	w0, [x8, w9, uxtw #2]
  424d5c:	lsr	w8, w0, #24
  424d60:	cbz	w8, 424d7c <ferror@plt+0x20d4c>
  424d64:	adrp	x8, 447000 <ferror@plt+0x42fd0>
  424d68:	add	x8, x8, #0x7ae
  424d6c:	add	x8, x8, x0
  424d70:	mov	x9, #0xffffffffff000000    	// #-16777216
  424d74:	add	x0, x8, x9
  424d78:	bl	4262ec <ferror@plt+0x222bc>
  424d7c:	cbnz	w0, 424d84 <ferror@plt+0x20d54>
  424d80:	mov	w0, w19
  424d84:	ldr	x19, [sp, #16]
  424d88:	ldp	x29, x30, [sp], #32
  424d8c:	ret
  424d90:	cmp	w9, #0x3
  424d94:	mov	w0, w19
  424d98:	b.hi	424d84 <ferror@plt+0x20d54>  // b.pmore
  424d9c:	ldr	w0, [x8]
  424da0:	b	424d84 <ferror@plt+0x20d54>
  424da4:	lsr	w8, w0, #8
  424da8:	cmp	w8, #0x2fa
  424dac:	b.hi	424dc0 <ferror@plt+0x20d90>  // b.pmore
  424db0:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424db4:	add	x9, x9, #0xccc
  424db8:	ldrsh	w9, [x9, w8, uxtw #1]
  424dbc:	b	424de0 <ferror@plt+0x20db0>
  424dc0:	sub	w9, w0, #0xe0, lsl #12
  424dc4:	lsr	w10, w9, #16
  424dc8:	cmp	w10, #0x2
  424dcc:	b.hi	424e80 <ferror@plt+0x20e50>  // b.pmore
  424dd0:	adrp	x10, 445000 <ferror@plt+0x40fd0>
  424dd4:	lsr	w9, w9, #8
  424dd8:	add	x10, x10, #0xdc2
  424ddc:	ldrsh	w9, [x10, w9, uxtw #1]
  424de0:	mov	w10, #0x2710                	// #10000
  424de4:	cmp	w9, w10
  424de8:	and	w9, w9, #0xffff
  424dec:	b.lt	424dfc <ferror@plt+0x20dcc>  // b.tstop
  424df0:	mov	w10, #0xffffd8f0            	// #-10000
  424df4:	add	w9, w9, w10
  424df8:	b	424e14 <ferror@plt+0x20de4>
  424dfc:	adrp	x11, 43f000 <ferror@plt+0x3afd0>
  424e00:	sxth	x9, w9
  424e04:	add	x11, x11, #0x2c2
  424e08:	and	w10, w0, #0xff
  424e0c:	add	x9, x11, x9, lsl #8
  424e10:	ldrb	w9, [x9, w10, uxtw]
  424e14:	cmp	w9, #0x9
  424e18:	b.eq	424e4c <ferror@plt+0x20e1c>  // b.none
  424e1c:	cmp	w9, #0x8
  424e20:	b.ne	424e80 <ferror@plt+0x20e50>  // b.any
  424e24:	adrp	x9, 446000 <ferror@plt+0x41fd0>
  424e28:	mov	x8, xzr
  424e2c:	add	x9, x9, #0x3c4
  424e30:	ldr	w10, [x9, x8]
  424e34:	cmp	w10, w0
  424e38:	b.eq	424e8c <ferror@plt+0x20e5c>  // b.none
  424e3c:	add	x8, x8, #0xc
  424e40:	cmp	x8, #0x174
  424e44:	b.ne	424e30 <ferror@plt+0x20e00>  // b.any
  424e48:	b	424e80 <ferror@plt+0x20e50>
  424e4c:	adrp	x9, 446000 <ferror@plt+0x41fd0>
  424e50:	adrp	x11, 447000 <ferror@plt+0x42fd0>
  424e54:	add	x9, x9, #0xbb8
  424e58:	sub	w10, w8, #0xe00
  424e5c:	add	x11, x11, #0x1ae
  424e60:	add	x9, x9, w8, uxtw #1
  424e64:	add	x10, x11, w10, uxtw #1
  424e68:	cmp	w8, #0x2fb
  424e6c:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  424e70:	ldrsh	x8, [x8]
  424e74:	mov	w9, #0x2710                	// #10000
  424e78:	cmp	x8, x9
  424e7c:	b.ne	424e98 <ferror@plt+0x20e68>  // b.any
  424e80:	mov	w8, w0
  424e84:	mov	w0, w8
  424e88:	ret
  424e8c:	add	x8, x9, x8
  424e90:	ldr	w8, [x8, #8]
  424e94:	b	424e84 <ferror@plt+0x20e54>
  424e98:	adrp	x10, 44a000 <ferror@plt+0x45fd0>
  424e9c:	add	x10, x10, #0x724
  424ea0:	and	w9, w0, #0xff
  424ea4:	add	x8, x10, x8, lsl #10
  424ea8:	ldr	w8, [x8, w9, uxtw #2]
  424eac:	lsr	w9, w8, #24
  424eb0:	cbz	w9, 424ecc <ferror@plt+0x20e9c>
  424eb4:	adrp	x9, 447000 <ferror@plt+0x42fd0>
  424eb8:	add	x9, x9, #0x7ae
  424ebc:	add	x8, x9, x8
  424ec0:	mov	x9, #0xffffffffff000000    	// #-16777216
  424ec4:	add	x0, x8, x9
  424ec8:	b	4262ec <ferror@plt+0x222bc>
  424ecc:	cbnz	w8, 424e84 <ferror@plt+0x20e54>
  424ed0:	b	424e80 <ferror@plt+0x20e50>
  424ed4:	adrp	x10, 446000 <ferror@plt+0x41fd0>
  424ed8:	mov	x9, xzr
  424edc:	add	x10, x10, #0x3c4
  424ee0:	ldr	w8, [x10, x9]
  424ee4:	cmp	w8, w0
  424ee8:	b.eq	424f8c <ferror@plt+0x20f5c>  // b.none
  424eec:	add	x11, x10, x9
  424ef0:	ldr	w12, [x11, #4]
  424ef4:	cmp	w12, w0
  424ef8:	b.eq	424f90 <ferror@plt+0x20f60>  // b.none
  424efc:	ldr	w11, [x11, #8]
  424f00:	cmp	w11, w0
  424f04:	b.eq	424f90 <ferror@plt+0x20f60>  // b.none
  424f08:	add	x9, x9, #0xc
  424f0c:	cmp	x9, #0x174
  424f10:	b.ne	424ee0 <ferror@plt+0x20eb0>  // b.any
  424f14:	lsr	w8, w0, #8
  424f18:	cmp	w8, #0x2fa
  424f1c:	b.hi	424f2c <ferror@plt+0x20efc>  // b.pmore
  424f20:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424f24:	add	x9, x9, #0xccc
  424f28:	b	424f48 <ferror@plt+0x20f18>
  424f2c:	sub	w8, w0, #0xe0, lsl #12
  424f30:	lsr	w9, w8, #16
  424f34:	cmp	w9, #0x2
  424f38:	b.hi	424f8c <ferror@plt+0x20f5c>  // b.pmore
  424f3c:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  424f40:	lsr	w8, w8, #8
  424f44:	add	x9, x9, #0xdc2
  424f48:	ldrsh	w8, [x9, w8, uxtw #1]
  424f4c:	mov	w9, #0x2710                	// #10000
  424f50:	cmp	w8, w9
  424f54:	and	w8, w8, #0xffff
  424f58:	b.lt	424f68 <ferror@plt+0x20f38>  // b.tstop
  424f5c:	mov	w9, #0xffffd8f0            	// #-10000
  424f60:	add	w8, w8, w9
  424f64:	b	424f80 <ferror@plt+0x20f50>
  424f68:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  424f6c:	sxth	x8, w8
  424f70:	add	x10, x10, #0x2c2
  424f74:	and	w9, w0, #0xff
  424f78:	add	x8, x10, x8, lsl #8
  424f7c:	ldrb	w8, [x8, w9, uxtw]
  424f80:	cmp	w8, #0x5
  424f84:	b.ne	424f8c <ferror@plt+0x20f5c>  // b.any
  424f88:	b	424c58 <ferror@plt+0x20c28>
  424f8c:	mov	w8, w0
  424f90:	mov	w0, w8
  424f94:	ret
  424f98:	lsr	w8, w0, #8
  424f9c:	cmp	w8, #0x2fa
  424fa0:	b.hi	424fb4 <ferror@plt+0x20f84>  // b.pmore
  424fa4:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  424fa8:	add	x9, x9, #0xccc
  424fac:	ldrsh	w9, [x9, w8, uxtw #1]
  424fb0:	b	424fd4 <ferror@plt+0x20fa4>
  424fb4:	sub	w9, w0, #0xe0, lsl #12
  424fb8:	lsr	w10, w9, #16
  424fbc:	cmp	w10, #0x2
  424fc0:	b.hi	42504c <ferror@plt+0x2101c>  // b.pmore
  424fc4:	adrp	x10, 445000 <ferror@plt+0x40fd0>
  424fc8:	lsr	w9, w9, #8
  424fcc:	add	x10, x10, #0xdc2
  424fd0:	ldrsh	w9, [x10, w9, uxtw #1]
  424fd4:	mov	w10, #0x2710                	// #10000
  424fd8:	cmp	w9, w10
  424fdc:	and	w9, w9, #0xffff
  424fe0:	b.lt	424ff0 <ferror@plt+0x20fc0>  // b.tstop
  424fe4:	mov	w10, #0xffffd8f0            	// #-10000
  424fe8:	add	w9, w9, w10
  424fec:	b	425008 <ferror@plt+0x20fd8>
  424ff0:	adrp	x11, 43f000 <ferror@plt+0x3afd0>
  424ff4:	sxth	x9, w9
  424ff8:	add	x11, x11, #0x2c2
  424ffc:	and	w10, w0, #0xff
  425000:	add	x9, x11, x9, lsl #8
  425004:	ldrb	w9, [x9, w10, uxtw]
  425008:	cmp	w9, #0xd
  42500c:	b.ne	42504c <ferror@plt+0x2101c>  // b.any
  425010:	adrp	x9, 446000 <ferror@plt+0x41fd0>
  425014:	adrp	x11, 447000 <ferror@plt+0x42fd0>
  425018:	add	x9, x9, #0xbb8
  42501c:	sub	w10, w8, #0xe00
  425020:	add	x11, x11, #0x1ae
  425024:	add	x9, x9, w8, uxtw #1
  425028:	add	x10, x11, w10, uxtw #1
  42502c:	cmp	w8, #0x2fb
  425030:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  425034:	ldrsh	x8, [x8]
  425038:	mov	w9, #0x2710                	// #10000
  42503c:	cmp	x8, x9
  425040:	b.ne	425054 <ferror@plt+0x21024>  // b.any
  425044:	mov	w0, wzr
  425048:	ret
  42504c:	mov	w0, #0xffffffff            	// #-1
  425050:	ret
  425054:	adrp	x10, 44a000 <ferror@plt+0x45fd0>
  425058:	add	x10, x10, #0x724
  42505c:	and	w9, w0, #0xff
  425060:	add	x8, x10, x8, lsl #10
  425064:	ldr	w0, [x8, w9, uxtw #2]
  425068:	ret
  42506c:	sub	w8, w0, #0x41
  425070:	cmp	w8, #0x5
  425074:	b.hi	425080 <ferror@plt+0x21050>  // b.pmore
  425078:	sub	w0, w0, #0x37
  42507c:	ret
  425080:	sub	w8, w0, #0x61
  425084:	cmp	w8, #0x5
  425088:	b.hi	425094 <ferror@plt+0x21064>  // b.pmore
  42508c:	sub	w0, w0, #0x57
  425090:	ret
  425094:	lsr	w8, w0, #8
  425098:	cmp	w8, #0x2fa
  42509c:	b.hi	4250b0 <ferror@plt+0x21080>  // b.pmore
  4250a0:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  4250a4:	add	x9, x9, #0xccc
  4250a8:	ldrsh	w9, [x9, w8, uxtw #1]
  4250ac:	b	4250d0 <ferror@plt+0x210a0>
  4250b0:	sub	w9, w0, #0xe0, lsl #12
  4250b4:	lsr	w10, w9, #16
  4250b8:	cmp	w10, #0x2
  4250bc:	b.hi	425148 <ferror@plt+0x21118>  // b.pmore
  4250c0:	adrp	x10, 445000 <ferror@plt+0x40fd0>
  4250c4:	lsr	w9, w9, #8
  4250c8:	add	x10, x10, #0xdc2
  4250cc:	ldrsh	w9, [x10, w9, uxtw #1]
  4250d0:	mov	w10, #0x2710                	// #10000
  4250d4:	cmp	w9, w10
  4250d8:	and	w9, w9, #0xffff
  4250dc:	b.lt	4250ec <ferror@plt+0x210bc>  // b.tstop
  4250e0:	mov	w10, #0xffffd8f0            	// #-10000
  4250e4:	add	w9, w9, w10
  4250e8:	b	425104 <ferror@plt+0x210d4>
  4250ec:	adrp	x11, 43f000 <ferror@plt+0x3afd0>
  4250f0:	sxth	x9, w9
  4250f4:	add	x11, x11, #0x2c2
  4250f8:	and	w10, w0, #0xff
  4250fc:	add	x9, x11, x9, lsl #8
  425100:	ldrb	w9, [x9, w10, uxtw]
  425104:	cmp	w9, #0xd
  425108:	b.ne	425148 <ferror@plt+0x21118>  // b.any
  42510c:	adrp	x9, 446000 <ferror@plt+0x41fd0>
  425110:	adrp	x11, 447000 <ferror@plt+0x42fd0>
  425114:	add	x9, x9, #0xbb8
  425118:	sub	w10, w8, #0xe00
  42511c:	add	x11, x11, #0x1ae
  425120:	add	x9, x9, w8, uxtw #1
  425124:	add	x10, x11, w10, uxtw #1
  425128:	cmp	w8, #0x2fb
  42512c:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  425130:	ldrsh	x8, [x8]
  425134:	mov	w9, #0x2710                	// #10000
  425138:	cmp	x8, x9
  42513c:	b.ne	425150 <ferror@plt+0x21120>  // b.any
  425140:	mov	w0, wzr
  425144:	ret
  425148:	mov	w0, #0xffffffff            	// #-1
  42514c:	ret
  425150:	adrp	x10, 44a000 <ferror@plt+0x45fd0>
  425154:	add	x10, x10, #0x724
  425158:	and	w9, w0, #0xff
  42515c:	add	x8, x10, x8, lsl #10
  425160:	ldr	w0, [x8, w9, uxtw #2]
  425164:	ret
  425168:	lsr	w8, w0, #8
  42516c:	cmp	w8, #0x2fa
  425170:	b.hi	425180 <ferror@plt+0x21150>  // b.pmore
  425174:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  425178:	add	x9, x9, #0xccc
  42517c:	b	42519c <ferror@plt+0x2116c>
  425180:	sub	w8, w0, #0xe0, lsl #12
  425184:	lsr	w9, w8, #16
  425188:	cmp	w9, #0x2
  42518c:	b.hi	4251d8 <ferror@plt+0x211a8>  // b.pmore
  425190:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  425194:	lsr	w8, w8, #8
  425198:	add	x9, x9, #0xdc2
  42519c:	ldrsh	w8, [x9, w8, uxtw #1]
  4251a0:	mov	w9, #0x2710                	// #10000
  4251a4:	cmp	w8, w9
  4251a8:	and	w8, w8, #0xffff
  4251ac:	b.lt	4251bc <ferror@plt+0x2118c>  // b.tstop
  4251b0:	mov	w9, #0xffffd8f0            	// #-10000
  4251b4:	add	w0, w8, w9
  4251b8:	ret
  4251bc:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  4251c0:	sxth	x8, w8
  4251c4:	add	x10, x10, #0x2c2
  4251c8:	and	w9, w0, #0xff
  4251cc:	add	x8, x10, x8, lsl #8
  4251d0:	ldrb	w0, [x8, w9, uxtw]
  4251d4:	ret
  4251d8:	mov	w0, #0x2                   	// #2
  4251dc:	ret
  4251e0:	stp	x29, x30, [sp, #-64]!
  4251e4:	str	x23, [sp, #16]
  4251e8:	stp	x22, x21, [sp, #32]
  4251ec:	stp	x20, x19, [sp, #48]
  4251f0:	mov	x29, sp
  4251f4:	cbz	x0, 42525c <ferror@plt+0x2122c>
  4251f8:	mov	x19, x1
  4251fc:	mov	x20, x0
  425200:	bl	425280 <ferror@plt+0x21250>
  425204:	mov	w22, w0
  425208:	mov	x0, x20
  42520c:	mov	x1, x19
  425210:	mov	x2, xzr
  425214:	mov	w3, w22
  425218:	bl	4252f8 <ferror@plt+0x212c8>
  42521c:	mov	x23, x0
  425220:	add	x0, x0, #0x1
  425224:	bl	411be4 <ferror@plt+0xdbb4>
  425228:	mov	x21, x0
  42522c:	mov	x0, x20
  425230:	mov	x1, x19
  425234:	mov	x2, x21
  425238:	mov	w3, w22
  42523c:	bl	4252f8 <ferror@plt+0x212c8>
  425240:	strb	wzr, [x21, x23]
  425244:	mov	x0, x21
  425248:	ldp	x20, x19, [sp, #48]
  42524c:	ldp	x22, x21, [sp, #32]
  425250:	ldr	x23, [sp, #16]
  425254:	ldp	x29, x30, [sp], #64
  425258:	ret
  42525c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  425260:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  425264:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  425268:	add	x0, x0, #0xa7f
  42526c:	add	x1, x1, #0x78c
  425270:	add	x2, x2, #0x996
  425274:	bl	412a18 <ferror@plt+0xe9e8>
  425278:	mov	x21, xzr
  42527c:	b	425244 <ferror@plt+0x21214>
  425280:	stp	x29, x30, [sp, #-16]!
  425284:	mov	w0, wzr
  425288:	mov	x1, xzr
  42528c:	mov	x29, sp
  425290:	bl	404020 <setlocale@plt>
  425294:	cbz	x0, 4252f0 <ferror@plt+0x212c0>
  425298:	ldrb	w8, [x0]
  42529c:	cmp	w8, #0x74
  4252a0:	b.eq	4252c4 <ferror@plt+0x21294>  // b.none
  4252a4:	cmp	w8, #0x6c
  4252a8:	b.eq	4252d8 <ferror@plt+0x212a8>  // b.none
  4252ac:	cmp	w8, #0x61
  4252b0:	b.ne	4252ec <ferror@plt+0x212bc>  // b.any
  4252b4:	ldrb	w8, [x0, #1]
  4252b8:	cmp	w8, #0x7a
  4252bc:	b.eq	4252d0 <ferror@plt+0x212a0>  // b.none
  4252c0:	b	4252ec <ferror@plt+0x212bc>
  4252c4:	ldrb	w8, [x0, #1]
  4252c8:	cmp	w8, #0x72
  4252cc:	b.ne	4252ec <ferror@plt+0x212bc>  // b.any
  4252d0:	mov	w0, #0x1                   	// #1
  4252d4:	b	4252f0 <ferror@plt+0x212c0>
  4252d8:	ldrb	w8, [x0, #1]
  4252dc:	cmp	w8, #0x74
  4252e0:	b.ne	4252ec <ferror@plt+0x212bc>  // b.any
  4252e4:	mov	w0, #0x2                   	// #2
  4252e8:	b	4252f0 <ferror@plt+0x212c0>
  4252ec:	mov	w0, wzr
  4252f0:	ldp	x29, x30, [sp], #16
  4252f4:	ret
  4252f8:	sub	sp, sp, #0xb0
  4252fc:	stp	x29, x30, [sp, #80]
  425300:	add	x29, sp, #0x50
  425304:	stp	x28, x27, [sp, #96]
  425308:	stp	x26, x25, [sp, #112]
  42530c:	stp	x24, x23, [sp, #128]
  425310:	stp	x22, x21, [sp, #144]
  425314:	stp	x20, x19, [sp, #160]
  425318:	stur	x0, [x29, #-8]
  42531c:	cbz	x1, 4255cc <ferror@plt+0x2159c>
  425320:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  425324:	ldr	x27, [x8, #2328]
  425328:	adrp	x28, 446000 <ferror@plt+0x41fd0>
  42532c:	mov	w19, w3
  425330:	mov	x20, x2
  425334:	mov	x21, x1
  425338:	mov	x23, x0
  42533c:	mov	x22, xzr
  425340:	mov	w26, wzr
  425344:	add	x25, x0, x1
  425348:	add	x28, x28, #0x3c4
  42534c:	ldrb	w24, [x23]
  425350:	cbz	x24, 4255d0 <ferror@plt+0x215a0>
  425354:	mov	x0, x23
  425358:	bl	4262ec <ferror@plt+0x222bc>
  42535c:	lsr	w8, w0, #8
  425360:	cmp	w8, #0x2fa
  425364:	b.hi	425378 <ferror@plt+0x21348>  // b.pmore
  425368:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  42536c:	add	x9, x9, #0xccc
  425370:	ldrsh	w9, [x9, w8, uxtw #1]
  425374:	b	425398 <ferror@plt+0x21368>
  425378:	sub	w9, w0, #0xe0, lsl #12
  42537c:	lsr	w10, w9, #16
  425380:	cmp	w10, #0x2
  425384:	b.hi	4253d0 <ferror@plt+0x213a0>  // b.pmore
  425388:	adrp	x10, 445000 <ferror@plt+0x40fd0>
  42538c:	lsr	w9, w9, #8
  425390:	add	x10, x10, #0xdc2
  425394:	ldrsh	w9, [x10, w9, uxtw #1]
  425398:	mov	w10, #0x2710                	// #10000
  42539c:	cmp	w9, w10
  4253a0:	and	w9, w9, #0xffff
  4253a4:	b.lt	4253b4 <ferror@plt+0x21384>  // b.tstop
  4253a8:	mov	w10, #0xffffd8f0            	// #-10000
  4253ac:	add	w2, w9, w10
  4253b0:	b	4253d4 <ferror@plt+0x213a4>
  4253b4:	adrp	x11, 43f000 <ferror@plt+0x3afd0>
  4253b8:	sxth	x9, w9
  4253bc:	add	x11, x11, #0x2c2
  4253c0:	and	w10, w0, #0xff
  4253c4:	add	x9, x11, x9, lsl #8
  4253c8:	ldrb	w2, [x9, w10, uxtw]
  4253cc:	b	4253d4 <ferror@plt+0x213a4>
  4253d0:	mov	w2, #0x2                   	// #2
  4253d4:	ldrb	w24, [x27, x24]
  4253d8:	cmp	w19, #0x2
  4253dc:	add	x9, x23, x24
  4253e0:	stur	x9, [x29, #-8]
  4253e4:	b.ne	4253f8 <ferror@plt+0x213c8>  // b.any
  4253e8:	cmp	w0, #0x69
  4253ec:	b.ne	42541c <ferror@plt+0x213ec>  // b.any
  4253f0:	mov	w26, #0x1                   	// #1
  4253f4:	b	4254c0 <ferror@plt+0x21490>
  4253f8:	cmp	w19, #0x1
  4253fc:	b.ne	425488 <ferror@plt+0x21458>  // b.any
  425400:	cmp	w0, #0x69
  425404:	b.ne	425488 <ferror@plt+0x21458>  // b.any
  425408:	add	x8, x20, x22
  42540c:	cmp	x20, #0x0
  425410:	csel	x1, xzr, x8, eq  // eq = none
  425414:	mov	w0, #0x130                 	// #304
  425418:	b	4255b0 <ferror@plt+0x21580>
  42541c:	cbz	w26, 425488 <ferror@plt+0x21458>
  425420:	mov	x2, sp
  425424:	mov	w3, #0x12                  	// #18
  425428:	mov	w1, wzr
  42542c:	bl	4285b0 <ferror@plt+0x24580>
  425430:	cbz	x0, 42546c <ferror@plt+0x2143c>
  425434:	mov	x23, x0
  425438:	mov	x24, sp
  42543c:	ldr	w0, [x24]
  425440:	cmp	w0, #0x307
  425444:	b.eq	425460 <ferror@plt+0x21430>  // b.none
  425448:	bl	424c58 <ferror@plt+0x20c28>
  42544c:	add	x8, x20, x22
  425450:	cmp	x20, #0x0
  425454:	csel	x1, xzr, x8, eq  // eq = none
  425458:	bl	426468 <ferror@plt+0x22438>
  42545c:	add	x22, x22, w0, sxtw
  425460:	subs	x23, x23, #0x1
  425464:	add	x24, x24, #0x4
  425468:	b.ne	42543c <ferror@plt+0x2140c>  // b.any
  42546c:	add	x8, x20, x22
  425470:	cmp	x20, #0x0
  425474:	csel	x1, xzr, x8, eq  // eq = none
  425478:	sub	x0, x29, #0x8
  42547c:	mov	w2, #0x1                   	// #1
  425480:	bl	425ee0 <ferror@plt+0x21eb0>
  425484:	b	4255b4 <ferror@plt+0x21584>
  425488:	cmp	w0, #0x345
  42548c:	b.ne	4254c0 <ferror@plt+0x21490>  // b.any
  425490:	add	x8, x20, x22
  425494:	cmp	x20, #0x0
  425498:	csel	x1, x8, xzr, ne  // ne = any
  42549c:	sub	x0, x29, #0x8
  4254a0:	mov	w2, wzr
  4254a4:	bl	425ee0 <ferror@plt+0x21eb0>
  4254a8:	add	x22, x22, w0, sxtw
  4254ac:	cmp	x20, #0x0
  4254b0:	add	x8, x20, x22
  4254b4:	csel	x1, x8, xzr, ne  // ne = any
  4254b8:	mov	w0, #0x399                 	// #921
  4254bc:	b	4255b0 <ferror@plt+0x21580>
  4254c0:	mov	w9, #0x1                   	// #1
  4254c4:	lsl	w9, w9, w2
  4254c8:	mov	w10, #0x120                 	// #288
  4254cc:	tst	w9, w10
  4254d0:	b.eq	425510 <ferror@plt+0x214e0>  // b.none
  4254d4:	adrp	x9, 446000 <ferror@plt+0x41fd0>
  4254d8:	adrp	x11, 447000 <ferror@plt+0x42fd0>
  4254dc:	add	x9, x9, #0xbb8
  4254e0:	sub	w10, w8, #0xe00
  4254e4:	add	x11, x11, #0x1ae
  4254e8:	add	x9, x9, w8, uxtw #1
  4254ec:	add	x10, x11, w10, uxtw #1
  4254f0:	cmp	w8, #0x2fb
  4254f4:	csel	x8, x9, x10, cc  // cc = lo, ul, last
  4254f8:	ldrsh	x8, [x8]
  4254fc:	mov	w9, #0x2710                	// #10000
  425500:	cmp	x8, x9
  425504:	b.ne	42552c <ferror@plt+0x214fc>  // b.any
  425508:	mov	w8, wzr
  42550c:	b	42556c <ferror@plt+0x2153c>
  425510:	cbz	x20, 425524 <ferror@plt+0x214f4>
  425514:	add	x0, x20, x22
  425518:	mov	x1, x23
  42551c:	mov	x2, x24
  425520:	bl	4034e0 <memcpy@plt>
  425524:	add	x22, x22, x24
  425528:	b	4255b8 <ferror@plt+0x21588>
  42552c:	adrp	x10, 44a000 <ferror@plt+0x45fd0>
  425530:	add	x10, x10, #0x724
  425534:	and	w9, w0, #0xff
  425538:	add	x8, x10, x8, lsl #10
  42553c:	ldr	w8, [x8, w9, uxtw #2]
  425540:	lsr	w9, w8, #24
  425544:	cbz	w9, 42556c <ferror@plt+0x2153c>
  425548:	add	x9, x20, x22
  42554c:	cmp	x20, #0x0
  425550:	mov	w10, #0xff000000            	// #-16777216
  425554:	csel	x0, xzr, x9, eq  // eq = none
  425558:	cmp	w2, #0x5
  42555c:	add	w1, w8, w10
  425560:	cset	w3, ne  // ne = any
  425564:	bl	426014 <ferror@plt+0x21fe4>
  425568:	b	4255b4 <ferror@plt+0x21584>
  42556c:	cmp	w2, #0x8
  425570:	b.ne	42559c <ferror@plt+0x2156c>  // b.any
  425574:	mov	x9, xzr
  425578:	ldr	w10, [x28, x9]
  42557c:	cmp	w10, w0
  425580:	b.eq	425594 <ferror@plt+0x21564>  // b.none
  425584:	add	x9, x9, #0xc
  425588:	cmp	x9, #0x174
  42558c:	b.ne	425578 <ferror@plt+0x21548>  // b.any
  425590:	b	42559c <ferror@plt+0x2156c>
  425594:	add	x8, x28, x9
  425598:	ldr	w8, [x8, #4]
  42559c:	cmp	w8, #0x0
  4255a0:	add	x9, x20, x22
  4255a4:	csel	w0, w0, w8, eq  // eq = none
  4255a8:	cmp	x20, #0x0
  4255ac:	csel	x1, xzr, x9, eq  // eq = none
  4255b0:	bl	426468 <ferror@plt+0x22438>
  4255b4:	add	x22, x22, w0, sxtw
  4255b8:	ldur	x23, [x29, #-8]
  4255bc:	tbnz	x21, #63, 42534c <ferror@plt+0x2131c>
  4255c0:	cmp	x23, x25
  4255c4:	b.cc	42534c <ferror@plt+0x2131c>  // b.lo, b.ul, b.last
  4255c8:	b	4255d0 <ferror@plt+0x215a0>
  4255cc:	mov	x22, xzr
  4255d0:	mov	x0, x22
  4255d4:	ldp	x20, x19, [sp, #160]
  4255d8:	ldp	x22, x21, [sp, #144]
  4255dc:	ldp	x24, x23, [sp, #128]
  4255e0:	ldp	x26, x25, [sp, #112]
  4255e4:	ldp	x28, x27, [sp, #96]
  4255e8:	ldp	x29, x30, [sp, #80]
  4255ec:	add	sp, sp, #0xb0
  4255f0:	ret
  4255f4:	stp	x29, x30, [sp, #-64]!
  4255f8:	str	x23, [sp, #16]
  4255fc:	stp	x22, x21, [sp, #32]
  425600:	stp	x20, x19, [sp, #48]
  425604:	mov	x29, sp
  425608:	cbz	x0, 425670 <ferror@plt+0x21640>
  42560c:	mov	x19, x1
  425610:	mov	x20, x0
  425614:	bl	425280 <ferror@plt+0x21250>
  425618:	mov	w22, w0
  42561c:	mov	x0, x20
  425620:	mov	x1, x19
  425624:	mov	x2, xzr
  425628:	mov	w3, w22
  42562c:	bl	425694 <ferror@plt+0x21664>
  425630:	mov	x23, x0
  425634:	add	x0, x0, #0x1
  425638:	bl	411be4 <ferror@plt+0xdbb4>
  42563c:	mov	x21, x0
  425640:	mov	x0, x20
  425644:	mov	x1, x19
  425648:	mov	x2, x21
  42564c:	mov	w3, w22
  425650:	bl	425694 <ferror@plt+0x21664>
  425654:	strb	wzr, [x21, x23]
  425658:	mov	x0, x21
  42565c:	ldp	x20, x19, [sp, #48]
  425660:	ldp	x22, x21, [sp, #32]
  425664:	ldr	x23, [sp, #16]
  425668:	ldp	x29, x30, [sp], #64
  42566c:	ret
  425670:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  425674:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  425678:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  42567c:	add	x0, x0, #0xa7f
  425680:	add	x1, x1, #0x7b7
  425684:	add	x2, x2, #0x996
  425688:	bl	412a18 <ferror@plt+0xe9e8>
  42568c:	mov	x21, xzr
  425690:	b	425658 <ferror@plt+0x21628>
  425694:	sub	sp, sp, #0x80
  425698:	stp	x29, x30, [sp, #32]
  42569c:	stp	x28, x27, [sp, #48]
  4256a0:	stp	x26, x25, [sp, #64]
  4256a4:	stp	x24, x23, [sp, #80]
  4256a8:	stp	x22, x21, [sp, #96]
  4256ac:	stp	x20, x19, [sp, #112]
  4256b0:	add	x29, sp, #0x20
  4256b4:	cbz	x1, 425bd4 <ferror@plt+0x21ba4>
  4256b8:	add	x8, x0, x1
  4256bc:	str	x8, [sp, #16]
  4256c0:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  4256c4:	ldr	x8, [x8, #2328]
  4256c8:	mov	w28, #0xfb00                	// #64256
  4256cc:	mov	w19, w3
  4256d0:	mov	x20, x2
  4256d4:	mov	x27, x1
  4256d8:	mov	x25, x0
  4256dc:	mov	x22, xzr
  4256e0:	movk	w28, #0x2, lsl #16
  4256e4:	stur	x8, [x29, #-8]
  4256e8:	str	w3, [sp, #12]
  4256ec:	ldrb	w23, [x25]
  4256f0:	cbz	x23, 425bd8 <ferror@plt+0x21ba8>
  4256f4:	mov	x0, x25
  4256f8:	bl	4262ec <ferror@plt+0x222bc>
  4256fc:	mov	w24, w0
  425700:	cmp	w0, w28
  425704:	b.cs	425718 <ferror@plt+0x216e8>  // b.hs, b.nlast
  425708:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  42570c:	lsr	w8, w24, #8
  425710:	add	x9, x9, #0xccc
  425714:	b	425738 <ferror@plt+0x21708>
  425718:	mov	w8, #0xfff20000            	// #-917504
  42571c:	add	w8, w24, w8
  425720:	lsr	w9, w8, #16
  425724:	cmp	w9, #0x2
  425728:	b.hi	425774 <ferror@plt+0x21744>  // b.pmore
  42572c:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  425730:	lsr	w8, w8, #8
  425734:	add	x9, x9, #0xdc2
  425738:	ldrsh	w8, [x9, w8, uxtw #1]
  42573c:	mov	w9, #0x2710                	// #10000
  425740:	cmp	w8, w9
  425744:	and	w8, w8, #0xffff
  425748:	b.lt	425758 <ferror@plt+0x21728>  // b.tstop
  42574c:	mov	w9, #0xffffd8f0            	// #-10000
  425750:	add	w21, w8, w9
  425754:	b	425778 <ferror@plt+0x21748>
  425758:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  42575c:	sxth	x8, w8
  425760:	add	x10, x10, #0x2c2
  425764:	and	w9, w24, #0xff
  425768:	add	x8, x10, x8, lsl #8
  42576c:	ldrb	w21, [x8, w9, uxtw]
  425770:	b	425778 <ferror@plt+0x21748>
  425774:	mov	w21, #0x2                   	// #2
  425778:	ldur	x8, [x29, #-8]
  42577c:	cmp	w19, #0x1
  425780:	ldrb	w26, [x8, x23]
  425784:	add	x23, x25, x26
  425788:	b.ne	4257d0 <ferror@plt+0x217a0>  // b.any
  42578c:	cmp	w24, #0x49
  425790:	b.ne	4257d0 <ferror@plt+0x217a0>  // b.any
  425794:	mov	x0, x23
  425798:	bl	4262ec <ferror@plt+0x222bc>
  42579c:	add	x8, x20, x22
  4257a0:	cmp	x20, #0x0
  4257a4:	csel	x1, xzr, x8, eq  // eq = none
  4257a8:	cmp	w0, #0x307
  4257ac:	b.ne	425804 <ferror@plt+0x217d4>  // b.any
  4257b0:	mov	w0, #0x69                  	// #105
  4257b4:	bl	426468 <ferror@plt+0x22438>
  4257b8:	ldrb	w8, [x23]
  4257bc:	ldur	x9, [x29, #-8]
  4257c0:	add	x22, x22, w0, sxtw
  4257c4:	ldrb	w8, [x9, x8]
  4257c8:	add	x25, x23, x8
  4257cc:	b	425bc0 <ferror@plt+0x21b90>
  4257d0:	mov	x28, x27
  4257d4:	cmp	w19, #0x2
  4257d8:	b.ne	4258c0 <ferror@plt+0x21890>  // b.any
  4257dc:	cmp	w24, #0x127
  4257e0:	b.gt	42580c <ferror@plt+0x217dc>
  4257e4:	sub	w8, w24, #0x49
  4257e8:	cmp	w8, #0x2
  4257ec:	mov	x27, x28
  4257f0:	b.cc	425884 <ferror@plt+0x21854>  // b.lo, b.ul, b.last
  4257f4:	sub	w8, w24, #0xcc
  4257f8:	cmp	w8, #0x2
  4257fc:	b.cc	425828 <ferror@plt+0x217f8>  // b.lo, b.ul, b.last
  425800:	b	4258f0 <ferror@plt+0x218c0>
  425804:	mov	w0, #0x131                 	// #305
  425808:	b	425bb4 <ferror@plt+0x21b84>
  42580c:	cmp	w24, #0x3a3
  425810:	mov	x27, x28
  425814:	b.eq	4258cc <ferror@plt+0x2189c>  // b.none
  425818:	cmp	w24, #0x12e
  42581c:	b.eq	425884 <ferror@plt+0x21854>  // b.none
  425820:	cmp	w24, #0x128
  425824:	b.ne	4258f0 <ferror@plt+0x218c0>  // b.any
  425828:	add	x8, x20, x22
  42582c:	cmp	x20, #0x0
  425830:	csel	x1, x8, xzr, ne  // ne = any
  425834:	mov	w0, #0x69                  	// #105
  425838:	bl	426468 <ferror@plt+0x22438>
  42583c:	add	x19, x22, w0, sxtw
  425840:	cmp	x20, #0x0
  425844:	add	x8, x20, x19
  425848:	csel	x1, x8, xzr, ne  // ne = any
  42584c:	mov	w0, #0x307                 	// #775
  425850:	bl	426468 <ferror@plt+0x22438>
  425854:	cmp	w24, #0x128
  425858:	add	x22, x19, w0, sxtw
  42585c:	b.eq	425ad0 <ferror@plt+0x21aa0>  // b.none
  425860:	cmp	w24, #0xcd
  425864:	b.eq	425ae4 <ferror@plt+0x21ab4>  // b.none
  425868:	cmp	w24, #0xcc
  42586c:	b.ne	425afc <ferror@plt+0x21acc>  // b.any
  425870:	add	x8, x20, x22
  425874:	cmp	x20, #0x0
  425878:	csel	x1, x8, xzr, ne  // ne = any
  42587c:	mov	w0, #0x300                 	// #768
  425880:	b	425af4 <ferror@plt+0x21ac4>
  425884:	ldrb	w19, [x23]
  425888:	cbz	w19, 4258f0 <ferror@plt+0x218c0>
  42588c:	mov	x27, x23
  425890:	mov	x0, x27
  425894:	bl	4262ec <ferror@plt+0x222bc>
  425898:	bl	427888 <ferror@plt+0x23858>
  42589c:	cbz	w0, 4258c0 <ferror@plt+0x21890>
  4258a0:	cmp	w0, #0xe6
  4258a4:	b.eq	425b10 <ferror@plt+0x21ae0>  // b.none
  4258a8:	ldur	x9, [x29, #-8]
  4258ac:	and	x8, x19, #0xff
  4258b0:	ldrb	w8, [x9, x8]
  4258b4:	add	x27, x27, x8
  4258b8:	ldrb	w19, [x27]
  4258bc:	cbnz	w19, 425890 <ferror@plt+0x21860>
  4258c0:	cmp	w24, #0x3a3
  4258c4:	mov	x27, x28
  4258c8:	b.ne	4258f0 <ferror@plt+0x218c0>  // b.any
  4258cc:	tbnz	x27, #63, 425948 <ferror@plt+0x21918>
  4258d0:	ldr	x8, [sp, #16]
  4258d4:	cmp	x23, x8
  4258d8:	b.cc	425948 <ferror@plt+0x21918>  // b.lo, b.ul, b.last
  4258dc:	ldr	w19, [sp, #12]
  4258e0:	mov	w28, #0xfb00                	// #64256
  4258e4:	mov	w0, #0x3c2                 	// #962
  4258e8:	movk	w28, #0x2, lsl #16
  4258ec:	b	425ba8 <ferror@plt+0x21b78>
  4258f0:	mov	w8, #0x1                   	// #1
  4258f4:	lsl	w8, w8, w21
  4258f8:	tst	w8, #0x300
  4258fc:	b.eq	425990 <ferror@plt+0x21960>  // b.none
  425900:	adrp	x9, 446000 <ferror@plt+0x41fd0>
  425904:	lsr	w8, w24, #8
  425908:	add	x9, x9, #0xbb8
  42590c:	adrp	x10, 447000 <ferror@plt+0x42fd0>
  425910:	mov	w28, #0xfb00                	// #64256
  425914:	add	x9, x9, w8, uxtw #1
  425918:	sub	w8, w8, #0xe00
  42591c:	add	x10, x10, #0x1ae
  425920:	movk	w28, #0x2, lsl #16
  425924:	add	x8, x10, w8, uxtw #1
  425928:	cmp	w24, w28
  42592c:	csel	x8, x9, x8, cc  // cc = lo, ul, last
  425930:	ldrsh	x8, [x8]
  425934:	mov	w9, #0x2710                	// #10000
  425938:	cmp	x8, x9
  42593c:	b.ne	4259ac <ferror@plt+0x2197c>  // b.any
  425940:	mov	w8, wzr
  425944:	b	425a2c <ferror@plt+0x219fc>
  425948:	ldrb	w8, [x23]
  42594c:	mov	w28, #0xfb00                	// #64256
  425950:	movk	w28, #0x2, lsl #16
  425954:	cbz	w8, 425a60 <ferror@plt+0x21a30>
  425958:	mov	x0, x23
  42595c:	bl	4262ec <ferror@plt+0x222bc>
  425960:	cmp	w0, w28
  425964:	b.cs	425a6c <ferror@plt+0x21a3c>  // b.hs, b.nlast
  425968:	adrp	x9, 43e000 <ferror@plt+0x39fd0>
  42596c:	lsr	w8, w0, #8
  425970:	add	x9, x9, #0xccc
  425974:	ldrsh	w8, [x9, w8, uxtw #1]
  425978:	mov	w9, #0x2710                	// #10000
  42597c:	cmp	w8, w9
  425980:	and	w8, w8, #0xffff
  425984:	b.lt	425b54 <ferror@plt+0x21b24>  // b.tstop
  425988:	ldr	w19, [sp, #12]
  42598c:	b	425aa4 <ferror@plt+0x21a74>
  425990:	cbz	x20, 4259a4 <ferror@plt+0x21974>
  425994:	add	x0, x20, x22
  425998:	mov	x1, x25
  42599c:	mov	x2, x26
  4259a0:	bl	4034e0 <memcpy@plt>
  4259a4:	add	x22, x22, x26
  4259a8:	b	425afc <ferror@plt+0x21acc>
  4259ac:	adrp	x10, 44a000 <ferror@plt+0x45fd0>
  4259b0:	add	x10, x10, #0x724
  4259b4:	and	w9, w24, #0xff
  4259b8:	add	x8, x10, x8, lsl #10
  4259bc:	ldr	w8, [x8, w9, uxtw #2]
  4259c0:	lsr	w9, w8, #24
  4259c4:	cbz	w9, 425a2c <ferror@plt+0x219fc>
  4259c8:	add	x9, x20, x22
  4259cc:	cmp	x20, #0x0
  4259d0:	ldr	w19, [sp, #12]
  4259d4:	mov	w10, #0xff000000            	// #-16777216
  4259d8:	csel	x24, xzr, x9, eq  // eq = none
  4259dc:	adrp	x9, 447000 <ferror@plt+0x42fd0>
  4259e0:	add	w8, w8, w10
  4259e4:	add	x9, x9, #0x7ae
  4259e8:	cmp	w21, #0x8
  4259ec:	add	x25, x9, w8, sxtw
  4259f0:	b.eq	425a04 <ferror@plt+0x219d4>  // b.none
  4259f4:	ldrb	w8, [x25]
  4259f8:	ldur	x9, [x29, #-8]
  4259fc:	ldrb	w8, [x9, x8]
  425a00:	add	x25, x25, x8
  425a04:	mov	x0, x25
  425a08:	bl	403550 <strlen@plt>
  425a0c:	sxtw	x26, w0
  425a10:	cbz	x24, 425a24 <ferror@plt+0x219f4>
  425a14:	mov	x0, x24
  425a18:	mov	x1, x25
  425a1c:	mov	x2, x26
  425a20:	bl	4034e0 <memcpy@plt>
  425a24:	add	x22, x26, x22
  425a28:	b	425bbc <ferror@plt+0x21b8c>
  425a2c:	ldr	w19, [sp, #12]
  425a30:	cmp	w21, #0x8
  425a34:	b.ne	425ab8 <ferror@plt+0x21a88>  // b.any
  425a38:	adrp	x11, 446000 <ferror@plt+0x41fd0>
  425a3c:	mov	x9, xzr
  425a40:	add	x11, x11, #0x3c4
  425a44:	ldr	w10, [x11, x9]
  425a48:	cmp	w10, w24
  425a4c:	b.eq	425ab0 <ferror@plt+0x21a80>  // b.none
  425a50:	add	x9, x9, #0xc
  425a54:	cmp	x9, #0x174
  425a58:	b.ne	425a44 <ferror@plt+0x21a14>  // b.any
  425a5c:	b	425ab8 <ferror@plt+0x21a88>
  425a60:	ldr	w19, [sp, #12]
  425a64:	mov	w0, #0x3c2                 	// #962
  425a68:	b	425ba8 <ferror@plt+0x21b78>
  425a6c:	mov	w8, #0xfff20000            	// #-917504
  425a70:	ldr	w19, [sp, #12]
  425a74:	add	w8, w0, w8
  425a78:	lsr	w9, w8, #16
  425a7c:	cmp	w9, #0x2
  425a80:	b.hi	425b74 <ferror@plt+0x21b44>  // b.pmore
  425a84:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  425a88:	lsr	w8, w8, #8
  425a8c:	add	x9, x9, #0xdc2
  425a90:	ldrsh	w8, [x9, w8, uxtw #1]
  425a94:	mov	w9, #0x2710                	// #10000
  425a98:	cmp	w8, w9
  425a9c:	and	w8, w8, #0xffff
  425aa0:	b.lt	425b7c <ferror@plt+0x21b4c>  // b.tstop
  425aa4:	mov	w9, #0xffffd8f0            	// #-10000
  425aa8:	add	w8, w8, w9
  425aac:	b	425b94 <ferror@plt+0x21b64>
  425ab0:	add	x8, x11, x9
  425ab4:	ldr	w8, [x8, #8]
  425ab8:	cmp	w8, #0x0
  425abc:	add	x9, x20, x22
  425ac0:	csel	w0, w24, w8, eq  // eq = none
  425ac4:	cmp	x20, #0x0
  425ac8:	csel	x1, xzr, x9, eq  // eq = none
  425acc:	b	425bb4 <ferror@plt+0x21b84>
  425ad0:	add	x8, x20, x22
  425ad4:	cmp	x20, #0x0
  425ad8:	csel	x1, x8, xzr, ne  // ne = any
  425adc:	mov	w0, #0x303                 	// #771
  425ae0:	b	425af4 <ferror@plt+0x21ac4>
  425ae4:	add	x8, x20, x22
  425ae8:	cmp	x20, #0x0
  425aec:	csel	x1, x8, xzr, ne  // ne = any
  425af0:	mov	w0, #0x301                 	// #769
  425af4:	bl	426468 <ferror@plt+0x22438>
  425af8:	add	x22, x22, w0, sxtw
  425afc:	ldr	w19, [sp, #12]
  425b00:	mov	x25, x23
  425b04:	mov	w28, #0xfb00                	// #64256
  425b08:	movk	w28, #0x2, lsl #16
  425b0c:	b	425bc0 <ferror@plt+0x21b90>
  425b10:	mov	w0, w24
  425b14:	bl	424da4 <ferror@plt+0x20d74>
  425b18:	add	x8, x20, x22
  425b1c:	cmp	x20, #0x0
  425b20:	csel	x1, x8, xzr, ne  // ne = any
  425b24:	bl	426468 <ferror@plt+0x22438>
  425b28:	add	x19, x22, w0, sxtw
  425b2c:	cmp	x20, #0x0
  425b30:	add	x8, x20, x19
  425b34:	csel	x1, x8, xzr, ne  // ne = any
  425b38:	mov	w0, #0x307                 	// #775
  425b3c:	bl	426468 <ferror@plt+0x22438>
  425b40:	add	x22, x19, w0, sxtw
  425b44:	ldr	w19, [sp, #12]
  425b48:	mov	x25, x23
  425b4c:	mov	x27, x28
  425b50:	b	425b04 <ferror@plt+0x21ad4>
  425b54:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  425b58:	sxth	x8, w8
  425b5c:	add	x10, x10, #0x2c2
  425b60:	and	w9, w0, #0xff
  425b64:	add	x8, x10, x8, lsl #8
  425b68:	ldrb	w8, [x8, w9, uxtw]
  425b6c:	ldr	w19, [sp, #12]
  425b70:	b	425b94 <ferror@plt+0x21b64>
  425b74:	mov	w8, #0x2                   	// #2
  425b78:	b	425b94 <ferror@plt+0x21b64>
  425b7c:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  425b80:	sxth	x8, w8
  425b84:	add	x10, x10, #0x2c2
  425b88:	and	w9, w0, #0xff
  425b8c:	add	x8, x10, x8, lsl #8
  425b90:	ldrb	w8, [x8, w9, uxtw]
  425b94:	mov	w9, #0x1                   	// #1
  425b98:	lsl	w8, w9, w8
  425b9c:	tst	w8, #0x3e0
  425ba0:	mov	w8, #0x3c2                 	// #962
  425ba4:	cinc	w0, w8, ne  // ne = any
  425ba8:	add	x8, x20, x22
  425bac:	cmp	x20, #0x0
  425bb0:	csel	x1, xzr, x8, eq  // eq = none
  425bb4:	bl	426468 <ferror@plt+0x22438>
  425bb8:	add	x22, x22, w0, sxtw
  425bbc:	mov	x25, x23
  425bc0:	tbnz	x27, #63, 4256ec <ferror@plt+0x216bc>
  425bc4:	ldr	x8, [sp, #16]
  425bc8:	cmp	x25, x8
  425bcc:	b.cc	4256ec <ferror@plt+0x216bc>  // b.lo, b.ul, b.last
  425bd0:	b	425bd8 <ferror@plt+0x21ba8>
  425bd4:	mov	x22, xzr
  425bd8:	mov	x0, x22
  425bdc:	ldp	x20, x19, [sp, #112]
  425be0:	ldp	x22, x21, [sp, #96]
  425be4:	ldp	x24, x23, [sp, #80]
  425be8:	ldp	x26, x25, [sp, #64]
  425bec:	ldp	x28, x27, [sp, #48]
  425bf0:	ldp	x29, x30, [sp, #32]
  425bf4:	add	sp, sp, #0x80
  425bf8:	ret
  425bfc:	stp	x29, x30, [sp, #-96]!
  425c00:	str	x27, [sp, #16]
  425c04:	stp	x26, x25, [sp, #32]
  425c08:	stp	x24, x23, [sp, #48]
  425c0c:	stp	x22, x21, [sp, #64]
  425c10:	stp	x20, x19, [sp, #80]
  425c14:	mov	x29, sp
  425c18:	cbz	x0, 425d28 <ferror@plt+0x21cf8>
  425c1c:	mov	x20, x0
  425c20:	mov	x0, xzr
  425c24:	mov	x19, x1
  425c28:	bl	41e1a8 <ferror@plt+0x1a178>
  425c2c:	mov	x21, x0
  425c30:	cbz	x19, 425d04 <ferror@plt+0x21cd4>
  425c34:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  425c38:	ldr	x23, [x8, #2328]
  425c3c:	adrp	x27, 447000 <ferror@plt+0x42fd0>
  425c40:	add	x22, x20, x19
  425c44:	mov	w24, #0xfa62                	// #64098
  425c48:	mov	w25, #0x1fb4                	// #8116
  425c4c:	mov	w26, #0xa                   	// #10
  425c50:	add	x27, x27, #0xc42
  425c54:	ldrb	w8, [x20]
  425c58:	cbz	w8, 425d04 <ferror@plt+0x21cd4>
  425c5c:	mov	x0, x20
  425c60:	bl	4262ec <ferror@plt+0x222bc>
  425c64:	sub	w8, w0, #0xb5
  425c68:	cmp	w8, w24
  425c6c:	b.hi	425cdc <ferror@plt+0x21cac>  // b.pmore
  425c70:	cmp	w0, w25
  425c74:	b.ne	425c80 <ferror@plt+0x21c50>  // b.any
  425c78:	mov	w8, #0x4f                  	// #79
  425c7c:	b	425cc8 <ferror@plt+0x21c98>
  425c80:	mov	w8, wzr
  425c84:	mov	w9, #0x9f                  	// #159
  425c88:	mov	w10, #0x4f                  	// #79
  425c8c:	mov	w11, #0x1fb4                	// #8116
  425c90:	cmp	w10, w8
  425c94:	b.eq	425cdc <ferror@plt+0x21cac>  // b.none
  425c98:	cmp	w0, w11
  425c9c:	csel	w8, w10, w8, hi  // hi = pmore
  425ca0:	csel	w9, w9, w10, hi  // hi = pmore
  425ca4:	add	w10, w9, w8
  425ca8:	cmp	w10, #0x0
  425cac:	cinc	w12, w10, lt  // lt = tstop
  425cb0:	asr	w10, w12, #1
  425cb4:	smull	x11, w10, w26
  425cb8:	ldrh	w11, [x27, x11]
  425cbc:	cmp	w0, w11
  425cc0:	b.ne	425c90 <ferror@plt+0x21c60>  // b.any
  425cc4:	sbfx	x8, x12, #1, #31
  425cc8:	madd	x8, x8, x26, x27
  425ccc:	add	x1, x8, #0x2
  425cd0:	mov	x0, x21
  425cd4:	bl	41e570 <ferror@plt+0x1a540>
  425cd8:	b	425cec <ferror@plt+0x21cbc>
  425cdc:	bl	424da4 <ferror@plt+0x20d74>
  425ce0:	mov	w1, w0
  425ce4:	mov	x0, x21
  425ce8:	bl	41ebac <ferror@plt+0x1ab7c>
  425cec:	ldrb	w8, [x20]
  425cf0:	ldrb	w8, [x23, x8]
  425cf4:	add	x20, x20, x8
  425cf8:	tbnz	x19, #63, 425c54 <ferror@plt+0x21c24>
  425cfc:	cmp	x20, x22
  425d00:	b.cc	425c54 <ferror@plt+0x21c24>  // b.lo, b.ul, b.last
  425d04:	mov	x0, x21
  425d08:	ldp	x20, x19, [sp, #80]
  425d0c:	ldp	x22, x21, [sp, #64]
  425d10:	ldp	x24, x23, [sp, #48]
  425d14:	ldp	x26, x25, [sp, #32]
  425d18:	ldr	x27, [sp, #16]
  425d1c:	mov	w1, wzr
  425d20:	ldp	x29, x30, [sp], #96
  425d24:	b	41e358 <ferror@plt+0x1a328>
  425d28:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  425d2c:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  425d30:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  425d34:	add	x0, x0, #0xa7f
  425d38:	add	x1, x1, #0x7e4
  425d3c:	add	x2, x2, #0x996
  425d40:	bl	412a18 <ferror@plt+0xe9e8>
  425d44:	ldp	x20, x19, [sp, #80]
  425d48:	ldp	x22, x21, [sp, #64]
  425d4c:	ldp	x24, x23, [sp, #48]
  425d50:	ldp	x26, x25, [sp, #32]
  425d54:	ldr	x27, [sp, #16]
  425d58:	mov	x0, xzr
  425d5c:	ldp	x29, x30, [sp], #96
  425d60:	ret
  425d64:	lsr	w8, w0, #16
  425d68:	cbz	w8, 425d74 <ferror@plt+0x21d44>
  425d6c:	mov	w9, wzr
  425d70:	b	425dc4 <ferror@plt+0x21d94>
  425d74:	mov	w8, w0
  425d78:	adrp	x9, 448000 <ferror@plt+0x43fd0>
  425d7c:	add	x9, x9, #0x488
  425d80:	lsr	x10, x8, #8
  425d84:	ldrb	w9, [x9, x10]
  425d88:	adrp	x10, 454000 <ferror@plt+0x4ffd0>
  425d8c:	ubfx	x11, x8, #4, #4
  425d90:	add	x10, x10, #0xb24
  425d94:	add	x9, x11, x9
  425d98:	ldrb	w9, [x10, x9]
  425d9c:	adrp	x10, 448000 <ferror@plt+0x43fd0>
  425da0:	ubfx	x11, x8, #2, #2
  425da4:	add	x10, x10, #0x3a8
  425da8:	add	x9, x11, x9
  425dac:	ldrb	w9, [x10, x9]
  425db0:	and	x8, x8, #0x3
  425db4:	add	x8, x8, x9
  425db8:	adrp	x9, 448000 <ferror@plt+0x43fd0>
  425dbc:	add	x9, x9, #0x278
  425dc0:	ldrsh	w9, [x9, x8, lsl #1]
  425dc4:	cmp	w9, #0x0
  425dc8:	cset	w8, ne  // ne = any
  425dcc:	cbz	x1, 425dd8 <ferror@plt+0x21da8>
  425dd0:	add	w9, w9, w0
  425dd4:	str	w9, [x1]
  425dd8:	mov	w0, w8
  425ddc:	ret
  425de0:	lsr	w8, w0, #13
  425de4:	cbnz	w8, 425df8 <ferror@plt+0x21dc8>
  425de8:	adrp	x8, 448000 <ferror@plt+0x43fd0>
  425dec:	add	x8, x8, #0x588
  425df0:	ldrb	w0, [x8, w0, uxtw]
  425df4:	ret
  425df8:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  425dfc:	ldr	w12, [x8, #2032]
  425e00:	adrp	x10, 454000 <ferror@plt+0x4ffd0>
  425e04:	mov	w11, wzr
  425e08:	mov	w9, #0x170                 	// #368
  425e0c:	add	x10, x10, #0xc04
  425e10:	sbfiz	x13, x12, #3, #32
  425e14:	ldr	w13, [x10, x13]
  425e18:	cmp	w13, w0
  425e1c:	b.ls	425e28 <ferror@plt+0x21df8>  // b.plast
  425e20:	sub	w9, w12, #0x1
  425e24:	b	425e44 <ferror@plt+0x21e14>
  425e28:	sxtw	x11, w12
  425e2c:	add	x11, x10, x11, lsl #3
  425e30:	ldrh	w14, [x11, #4]
  425e34:	add	w13, w13, w14
  425e38:	cmp	w13, w0
  425e3c:	b.hi	425e64 <ferror@plt+0x21e34>  // b.pmore
  425e40:	add	w11, w12, #0x1
  425e44:	add	w12, w9, w11
  425e48:	cmp	w12, #0x0
  425e4c:	cinc	w12, w12, lt  // lt = tstop
  425e50:	cmp	w11, w9
  425e54:	asr	w12, w12, #1
  425e58:	b.le	425e10 <ferror@plt+0x21de0>
  425e5c:	mov	w0, #0x3d                  	// #61
  425e60:	ret
  425e64:	ldrh	w0, [x11, #6]
  425e68:	str	w12, [x8, #2032]
  425e6c:	ret
  425e70:	cmn	w0, #0x1
  425e74:	b.eq	425e90 <ferror@plt+0x21e60>  // b.none
  425e78:	cmp	w0, #0x66
  425e7c:	b.hi	425e98 <ferror@plt+0x21e68>  // b.pmore
  425e80:	adrp	x8, 44a000 <ferror@plt+0x45fd0>
  425e84:	add	x8, x8, #0x588
  425e88:	ldr	w0, [x8, w0, uxtw #2]
  425e8c:	ret
  425e90:	mov	w0, wzr
  425e94:	ret
  425e98:	mov	w0, #0x7a7a                	// #31354
  425e9c:	movk	w0, #0x5a7a, lsl #16
  425ea0:	ret
  425ea4:	cbz	w0, 425ed8 <ferror@plt+0x21ea8>
  425ea8:	adrp	x9, 44a000 <ferror@plt+0x45fd0>
  425eac:	mov	w8, w0
  425eb0:	mov	x0, xzr
  425eb4:	add	x9, x9, #0x588
  425eb8:	ldr	w10, [x9, x0, lsl #2]
  425ebc:	cmp	w10, w8
  425ec0:	b.eq	425ed4 <ferror@plt+0x21ea4>  // b.none
  425ec4:	add	x0, x0, #0x1
  425ec8:	cmp	x0, #0x67
  425ecc:	b.ne	425eb8 <ferror@plt+0x21e88>  // b.any
  425ed0:	mov	w0, #0x3d                  	// #61
  425ed4:	ret
  425ed8:	mov	w0, #0xffffffff            	// #-1
  425edc:	ret
  425ee0:	stp	x29, x30, [sp, #-96]!
  425ee4:	stp	x28, x27, [sp, #16]
  425ee8:	stp	x26, x25, [sp, #32]
  425eec:	stp	x24, x23, [sp, #48]
  425ef0:	stp	x22, x21, [sp, #64]
  425ef4:	stp	x20, x19, [sp, #80]
  425ef8:	ldr	x20, [x0]
  425efc:	mov	x19, x0
  425f00:	mov	x29, sp
  425f04:	ldrb	w28, [x20]
  425f08:	cbz	w28, 425fec <ferror@plt+0x21fbc>
  425f0c:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  425f10:	ldr	x26, [x8, #2328]
  425f14:	adrp	x24, 43e000 <ferror@plt+0x39fd0>
  425f18:	mov	w22, w2
  425f1c:	mov	x23, x1
  425f20:	mov	w21, wzr
  425f24:	add	x24, x24, #0xccc
  425f28:	mov	w25, #0x2710                	// #10000
  425f2c:	mov	w27, #0x1                   	// #1
  425f30:	mov	x0, x20
  425f34:	bl	4262ec <ferror@plt+0x222bc>
  425f38:	lsr	w8, w0, #8
  425f3c:	cmp	w8, #0x2fa
  425f40:	b.hi	425f4c <ferror@plt+0x21f1c>  // b.pmore
  425f44:	ldrsh	w8, [x24, w8, uxtw #1]
  425f48:	b	425f6c <ferror@plt+0x21f3c>
  425f4c:	sub	w8, w0, #0xe0, lsl #12
  425f50:	lsr	w9, w8, #16
  425f54:	cmp	w9, #0x2
  425f58:	b.hi	425fa0 <ferror@plt+0x21f70>  // b.pmore
  425f5c:	adrp	x9, 445000 <ferror@plt+0x40fd0>
  425f60:	lsr	w8, w8, #8
  425f64:	add	x9, x9, #0xdc2
  425f68:	ldrsh	w8, [x9, w8, uxtw #1]
  425f6c:	cmp	w8, w25
  425f70:	and	w8, w8, #0xffff
  425f74:	b.lt	425f84 <ferror@plt+0x21f54>  // b.tstop
  425f78:	mov	w9, #0xffffd8f0            	// #-10000
  425f7c:	add	w8, w8, w9
  425f80:	b	425fa4 <ferror@plt+0x21f74>
  425f84:	adrp	x10, 43f000 <ferror@plt+0x3afd0>
  425f88:	sxth	x8, w8
  425f8c:	add	x10, x10, #0x2c2
  425f90:	and	w9, w0, #0xff
  425f94:	add	x8, x10, x8, lsl #8
  425f98:	ldrb	w8, [x8, w9, uxtw]
  425f9c:	b	425fa4 <ferror@plt+0x21f74>
  425fa0:	mov	w8, #0x2                   	// #2
  425fa4:	lsl	w8, w27, w8
  425fa8:	tst	w8, #0x1c00
  425fac:	b.eq	425ff0 <ferror@plt+0x21fc0>  // b.none
  425fb0:	cbz	w22, 425fbc <ferror@plt+0x21f8c>
  425fb4:	cmp	w0, #0x307
  425fb8:	b.eq	425fd4 <ferror@plt+0x21fa4>  // b.none
  425fbc:	add	x8, x23, w21, sxtw
  425fc0:	cmp	x23, #0x0
  425fc4:	csel	x1, xzr, x8, eq  // eq = none
  425fc8:	bl	426468 <ferror@plt+0x22438>
  425fcc:	ldrb	w28, [x20]
  425fd0:	add	w21, w0, w21
  425fd4:	and	x8, x28, #0xff
  425fd8:	ldrb	w8, [x26, x8]
  425fdc:	add	x20, x20, x8
  425fe0:	ldrb	w28, [x20]
  425fe4:	cbnz	w28, 425f30 <ferror@plt+0x21f00>
  425fe8:	b	425ff0 <ferror@plt+0x21fc0>
  425fec:	mov	w21, wzr
  425ff0:	str	x20, [x19]
  425ff4:	mov	w0, w21
  425ff8:	ldp	x20, x19, [sp, #80]
  425ffc:	ldp	x22, x21, [sp, #64]
  426000:	ldp	x24, x23, [sp, #48]
  426004:	ldp	x26, x25, [sp, #32]
  426008:	ldp	x28, x27, [sp, #16]
  42600c:	ldp	x29, x30, [sp], #96
  426010:	ret
  426014:	stp	x29, x30, [sp, #-48]!
  426018:	adrp	x8, 447000 <ferror@plt+0x42fd0>
  42601c:	add	x8, x8, #0x7ae
  426020:	stp	x20, x19, [sp, #32]
  426024:	mov	x19, x0
  426028:	cmp	w2, #0x8
  42602c:	add	x20, x8, w1, sxtw
  426030:	str	x21, [sp, #16]
  426034:	mov	x29, sp
  426038:	b.eq	426050 <ferror@plt+0x22020>  // b.none
  42603c:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  426040:	ldr	x8, [x8, #2328]
  426044:	ldrb	w9, [x20]
  426048:	ldrb	w8, [x8, x9]
  42604c:	add	x20, x20, x8
  426050:	cmp	w3, #0x1
  426054:	b.ne	426068 <ferror@plt+0x22038>  // b.any
  426058:	mov	x0, x20
  42605c:	bl	403550 <strlen@plt>
  426060:	add	x8, x0, x20
  426064:	add	x20, x8, #0x1
  426068:	mov	x0, x20
  42606c:	bl	403550 <strlen@plt>
  426070:	mov	x21, x0
  426074:	cbz	x19, 426088 <ferror@plt+0x22058>
  426078:	sxtw	x2, w21
  42607c:	mov	x0, x19
  426080:	mov	x1, x20
  426084:	bl	4034e0 <memcpy@plt>
  426088:	mov	w0, w21
  42608c:	ldp	x20, x19, [sp, #32]
  426090:	ldr	x21, [sp, #16]
  426094:	ldp	x29, x30, [sp], #48
  426098:	ret
  42609c:	sub	x8, x1, #0x1
  4260a0:	cmp	x8, x0
  4260a4:	b.cc	4260c0 <ferror@plt+0x22090>  // b.lo, b.ul, b.last
  4260a8:	ldrb	w9, [x8], #-1
  4260ac:	and	w9, w9, #0xc0
  4260b0:	cmp	w9, #0x80
  4260b4:	b.eq	4260a0 <ferror@plt+0x22070>  // b.none
  4260b8:	add	x0, x8, #0x1
  4260bc:	ret
  4260c0:	mov	x0, xzr
  4260c4:	ret
  4260c8:	ldrb	w8, [x0]
  4260cc:	cbz	w8, 426114 <ferror@plt+0x220e4>
  4260d0:	cbz	x1, 426104 <ferror@plt+0x220d4>
  4260d4:	add	x0, x0, #0x1
  4260d8:	cmp	x0, x1
  4260dc:	b.cs	426114 <ferror@plt+0x220e4>  // b.hs, b.nlast
  4260e0:	ldrb	w8, [x0]
  4260e4:	and	w8, w8, #0xc0
  4260e8:	cmp	w8, #0x80
  4260ec:	b.ne	426114 <ferror@plt+0x220e4>  // b.any
  4260f0:	add	x0, x0, #0x1
  4260f4:	cmp	x1, x0
  4260f8:	b.ne	4260e0 <ferror@plt+0x220b0>  // b.any
  4260fc:	mov	x0, x1
  426100:	b	426114 <ferror@plt+0x220e4>
  426104:	ldrb	w8, [x0, #1]!
  426108:	and	w8, w8, #0xc0
  42610c:	cmp	w8, #0x80
  426110:	b.eq	426104 <ferror@plt+0x220d4>  // b.none
  426114:	cmp	x0, x1
  426118:	csel	x0, xzr, x0, eq  // eq = none
  42611c:	ret
  426120:	ldrb	w8, [x0, #-1]!
  426124:	and	w8, w8, #0xc0
  426128:	cmp	w8, #0x80
  42612c:	b.eq	426120 <ferror@plt+0x220f0>  // b.none
  426130:	ret
  426134:	stp	x29, x30, [sp, #-16]!
  426138:	mov	x29, sp
  42613c:	cbnz	x0, 426144 <ferror@plt+0x22114>
  426140:	cbnz	x1, 4261e4 <ferror@plt+0x221b4>
  426144:	tbnz	x1, #63, 4261a4 <ferror@plt+0x22174>
  426148:	cbz	x1, 426200 <ferror@plt+0x221d0>
  42614c:	ldrb	w9, [x0]
  426150:	cbz	x9, 426200 <ferror@plt+0x221d0>
  426154:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  426158:	add	x8, x8, #0x818
  42615c:	ldrb	w9, [x8, x9]
  426160:	cmp	x9, x1
  426164:	b.ge	4261d4 <ferror@plt+0x221a4>  // b.tcont
  426168:	add	x10, x0, x9
  42616c:	ldrb	w12, [x10]
  426170:	cbz	w12, 4261d4 <ferror@plt+0x221a4>
  426174:	mov	w13, #0x1                   	// #1
  426178:	and	x9, x12, #0xff
  42617c:	ldrb	w9, [x8, x9]
  426180:	mov	x11, x13
  426184:	add	x10, x10, x9
  426188:	sub	x9, x10, x0
  42618c:	cmp	x9, x1
  426190:	b.ge	4261d8 <ferror@plt+0x221a8>  // b.tcont
  426194:	ldrb	w12, [x10]
  426198:	add	x13, x11, #0x1
  42619c:	cbnz	w12, 426178 <ferror@plt+0x22148>
  4261a0:	b	4261d8 <ferror@plt+0x221a8>
  4261a4:	ldrb	w10, [x0]
  4261a8:	cbz	w10, 426200 <ferror@plt+0x221d0>
  4261ac:	adrp	x9, 455000 <ferror@plt+0x50fd0>
  4261b0:	mov	x8, xzr
  4261b4:	add	x9, x9, #0x818
  4261b8:	and	x10, x10, #0xff
  4261bc:	ldrb	w10, [x9, x10]
  4261c0:	add	x8, x8, #0x1
  4261c4:	add	x0, x0, x10
  4261c8:	ldrb	w10, [x0]
  4261cc:	cbnz	w10, 4261b8 <ferror@plt+0x22188>
  4261d0:	b	426204 <ferror@plt+0x221d4>
  4261d4:	mov	x11, xzr
  4261d8:	cmp	x9, x1
  4261dc:	cinc	x0, x11, le
  4261e0:	b	426208 <ferror@plt+0x221d8>
  4261e4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4261e8:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  4261ec:	adrp	x2, 455000 <ferror@plt+0x50fd0>
  4261f0:	add	x0, x0, #0xa7f
  4261f4:	add	x1, x1, #0x920
  4261f8:	add	x2, x2, #0x94b
  4261fc:	bl	412a18 <ferror@plt+0xe9e8>
  426200:	mov	x8, xzr
  426204:	mov	x0, x8
  426208:	ldp	x29, x30, [sp], #16
  42620c:	ret
  426210:	stp	x29, x30, [sp, #-48]!
  426214:	str	x21, [sp, #16]
  426218:	stp	x20, x19, [sp, #32]
  42621c:	mov	x29, sp
  426220:	mov	x19, x2
  426224:	mov	x20, x1
  426228:	bl	42626c <ferror@plt+0x2223c>
  42622c:	sub	x1, x19, x20
  426230:	mov	x21, x0
  426234:	bl	42626c <ferror@plt+0x2223c>
  426238:	sub	x19, x0, x21
  42623c:	add	x0, x19, #0x1
  426240:	bl	411be4 <ferror@plt+0xdbb4>
  426244:	mov	x1, x21
  426248:	mov	x2, x19
  42624c:	mov	x20, x0
  426250:	bl	4034e0 <memcpy@plt>
  426254:	strb	wzr, [x20, x19]
  426258:	mov	x0, x20
  42625c:	ldp	x20, x19, [sp, #32]
  426260:	ldr	x21, [sp, #16]
  426264:	ldp	x29, x30, [sp], #48
  426268:	ret
  42626c:	stp	x29, x30, [sp, #-32]!
  426270:	stp	x20, x19, [sp, #16]
  426274:	mov	x19, x1
  426278:	cmp	x1, #0x1
  42627c:	mov	x20, x0
  426280:	mov	x29, sp
  426284:	b.lt	4262a8 <ferror@plt+0x22278>  // b.tstop
  426288:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  42628c:	add	x8, x8, #0x818
  426290:	ldrb	w9, [x20]
  426294:	subs	x19, x19, #0x1
  426298:	ldrb	w9, [x8, x9]
  42629c:	add	x20, x20, x9
  4262a0:	b.ne	426290 <ferror@plt+0x22260>  // b.any
  4262a4:	b	4262dc <ferror@plt+0x222ac>
  4262a8:	cbz	x19, 4262dc <ferror@plt+0x222ac>
  4262ac:	mov	x1, x20
  4262b0:	add	x8, x1, x19
  4262b4:	add	x20, x8, #0x1
  4262b8:	ldrb	w8, [x20, #-1]!
  4262bc:	and	w8, w8, #0xc0
  4262c0:	cmp	w8, #0x80
  4262c4:	b.eq	4262b8 <ferror@plt+0x22288>  // b.none
  4262c8:	mov	x0, x20
  4262cc:	bl	4263b0 <ferror@plt+0x22380>
  4262d0:	adds	x19, x0, x19
  4262d4:	mov	x1, x20
  4262d8:	b.ne	4262b0 <ferror@plt+0x22280>  // b.any
  4262dc:	mov	x0, x20
  4262e0:	ldp	x20, x19, [sp, #16]
  4262e4:	ldp	x29, x30, [sp], #32
  4262e8:	ret
  4262ec:	ldrsb	w9, [x0]
  4262f0:	and	w8, w9, #0xff
  4262f4:	tbnz	w9, #31, 426300 <ferror@plt+0x222d0>
  4262f8:	and	w0, w8, #0x7f
  4262fc:	ret
  426300:	and	w9, w8, #0xe0
  426304:	cmp	w9, #0xc0
  426308:	b.ne	426318 <ferror@plt+0x222e8>  // b.any
  42630c:	mov	w9, #0x1f                  	// #31
  426310:	mov	w10, #0x2                   	// #2
  426314:	b	426374 <ferror@plt+0x22344>
  426318:	and	w9, w8, #0xf0
  42631c:	cmp	w9, #0xe0
  426320:	b.ne	426330 <ferror@plt+0x22300>  // b.any
  426324:	mov	w9, #0xf                   	// #15
  426328:	mov	w10, #0x3                   	// #3
  42632c:	b	426374 <ferror@plt+0x22344>
  426330:	and	w9, w8, #0xf8
  426334:	cmp	w9, #0xf0
  426338:	b.ne	426348 <ferror@plt+0x22318>  // b.any
  42633c:	mov	w9, #0x7                   	// #7
  426340:	mov	w10, #0x4                   	// #4
  426344:	b	426374 <ferror@plt+0x22344>
  426348:	and	w9, w8, #0xfc
  42634c:	cmp	w9, #0xf8
  426350:	b.ne	426360 <ferror@plt+0x22330>  // b.any
  426354:	mov	w9, #0x3                   	// #3
  426358:	mov	w10, #0x5                   	// #5
  42635c:	b	426374 <ferror@plt+0x22344>
  426360:	and	w9, w8, #0xfe
  426364:	cmp	w9, #0xfc
  426368:	b.ne	4263a8 <ferror@plt+0x22378>  // b.any
  42636c:	mov	w9, #0x1                   	// #1
  426370:	mov	w10, #0x6                   	// #6
  426374:	and	w11, w9, w8
  426378:	add	x8, x0, #0x1
  42637c:	sub	x9, x10, #0x1
  426380:	ldrb	w0, [x8]
  426384:	and	w10, w0, #0xc0
  426388:	cmp	w10, #0x80
  42638c:	b.ne	4263a8 <ferror@plt+0x22378>  // b.any
  426390:	bfi	w0, w11, #6, #26
  426394:	subs	x9, x9, #0x1
  426398:	add	x8, x8, #0x1
  42639c:	mov	w11, w0
  4263a0:	b.ne	426380 <ferror@plt+0x22350>  // b.any
  4263a4:	ret
  4263a8:	mov	w0, #0xffffffff            	// #-1
  4263ac:	ret
  4263b0:	stp	x29, x30, [sp, #-16]!
  4263b4:	mov	x8, x0
  4263b8:	cmp	x1, x0
  4263bc:	mov	x29, sp
  4263c0:	b.cs	4263d8 <ferror@plt+0x223a8>  // b.hs, b.nlast
  4263c4:	mov	x0, x1
  4263c8:	mov	x1, x8
  4263cc:	bl	4263b0 <ferror@plt+0x22380>
  4263d0:	neg	x0, x0
  4263d4:	b	42640c <ferror@plt+0x223dc>
  4263d8:	cmp	x8, x1
  4263dc:	b.cs	426408 <ferror@plt+0x223d8>  // b.hs, b.nlast
  4263e0:	adrp	x9, 455000 <ferror@plt+0x50fd0>
  4263e4:	mov	x0, xzr
  4263e8:	add	x9, x9, #0x818
  4263ec:	ldrb	w10, [x8]
  4263f0:	add	x0, x0, #0x1
  4263f4:	ldrb	w10, [x9, x10]
  4263f8:	add	x8, x8, x10
  4263fc:	cmp	x8, x1
  426400:	b.cc	4263ec <ferror@plt+0x223bc>  // b.lo, b.ul, b.last
  426404:	b	42640c <ferror@plt+0x223dc>
  426408:	mov	x0, xzr
  42640c:	ldp	x29, x30, [sp], #16
  426410:	ret
  426414:	stp	x29, x30, [sp, #-32]!
  426418:	mov	x8, x1
  42641c:	str	x19, [sp, #16]
  426420:	mov	x29, sp
  426424:	cbz	x2, 42644c <ferror@plt+0x2241c>
  426428:	adrp	x9, 455000 <ferror@plt+0x50fd0>
  42642c:	add	x9, x9, #0x818
  426430:	mov	x8, x1
  426434:	ldrb	w10, [x8]
  426438:	cbz	x10, 42644c <ferror@plt+0x2241c>
  42643c:	ldrb	w10, [x9, x10]
  426440:	subs	x2, x2, #0x1
  426444:	add	x8, x8, x10
  426448:	b.ne	426434 <ferror@plt+0x22404>  // b.any
  42644c:	sub	x19, x8, x1
  426450:	mov	x2, x19
  426454:	bl	403ec0 <strncpy@plt>
  426458:	strb	wzr, [x0, x19]
  42645c:	ldr	x19, [sp, #16]
  426460:	ldp	x29, x30, [sp], #32
  426464:	ret
  426468:	cmp	w0, #0x80
  42646c:	b.cs	426480 <ferror@plt+0x22450>  // b.hs, b.nlast
  426470:	mov	w9, wzr
  426474:	mov	w8, #0x1                   	// #1
  426478:	cbnz	x1, 4264e8 <ferror@plt+0x224b8>
  42647c:	b	42651c <ferror@plt+0x224ec>
  426480:	cmp	w0, #0x800
  426484:	b.cs	426498 <ferror@plt+0x22468>  // b.hs, b.nlast
  426488:	mov	w9, #0xc0                  	// #192
  42648c:	mov	w8, #0x2                   	// #2
  426490:	cbnz	x1, 4264e8 <ferror@plt+0x224b8>
  426494:	b	42651c <ferror@plt+0x224ec>
  426498:	cmp	w0, #0x10, lsl #12
  42649c:	b.cs	4264b0 <ferror@plt+0x22480>  // b.hs, b.nlast
  4264a0:	mov	w9, #0xe0                  	// #224
  4264a4:	mov	w8, #0x3                   	// #3
  4264a8:	cbnz	x1, 4264e8 <ferror@plt+0x224b8>
  4264ac:	b	42651c <ferror@plt+0x224ec>
  4264b0:	cmp	w0, #0x200, lsl #12
  4264b4:	b.cs	4264c8 <ferror@plt+0x22498>  // b.hs, b.nlast
  4264b8:	mov	w9, #0xf0                  	// #240
  4264bc:	mov	w8, #0x4                   	// #4
  4264c0:	cbnz	x1, 4264e8 <ferror@plt+0x224b8>
  4264c4:	b	42651c <ferror@plt+0x224ec>
  4264c8:	lsr	w8, w0, #26
  4264cc:	mov	w9, #0x5                   	// #5
  4264d0:	mov	w10, #0xfc                  	// #252
  4264d4:	mov	w11, #0xf8                  	// #248
  4264d8:	cmp	w8, #0x0
  4264dc:	cinc	w8, w9, ne  // ne = any
  4264e0:	csel	w9, w11, w10, eq  // eq = none
  4264e4:	cbz	x1, 42651c <ferror@plt+0x224ec>
  4264e8:	cmp	w8, #0x2
  4264ec:	b.cc	426514 <ferror@plt+0x224e4>  // b.lo, b.ul, b.last
  4264f0:	mov	w10, w8
  4264f4:	sub	x11, x1, #0x1
  4264f8:	mov	w12, #0x80                  	// #128
  4264fc:	bfxil	w12, w0, #0, #6
  426500:	cmp	x10, #0x2
  426504:	strb	w12, [x11, x10]
  426508:	sub	x10, x10, #0x1
  42650c:	lsr	w0, w0, #6
  426510:	b.gt	4264f8 <ferror@plt+0x224c8>
  426514:	orr	w9, w0, w9
  426518:	strb	w9, [x1]
  42651c:	mov	w0, w8
  426520:	ret
  426524:	sub	sp, sp, #0x40
  426528:	stp	x20, x19, [sp, #48]
  42652c:	mov	x19, x1
  426530:	mov	x20, x0
  426534:	add	x1, sp, #0x4
  426538:	mov	w0, w2
  42653c:	stp	x29, x30, [sp, #16]
  426540:	str	x21, [sp, #32]
  426544:	add	x29, sp, #0x10
  426548:	add	x21, sp, #0x4
  42654c:	bl	426468 <ferror@plt+0x22438>
  426550:	strb	wzr, [x21, w0, sxtw]
  426554:	add	x2, sp, #0x4
  426558:	mov	x0, x20
  42655c:	mov	x1, x19
  426560:	bl	41dc50 <ferror@plt+0x19c20>
  426564:	ldp	x20, x19, [sp, #48]
  426568:	ldr	x21, [sp, #32]
  42656c:	ldp	x29, x30, [sp, #16]
  426570:	add	sp, sp, #0x40
  426574:	ret
  426578:	sub	sp, sp, #0x40
  42657c:	stp	x20, x19, [sp, #48]
  426580:	mov	x19, x1
  426584:	mov	x20, x0
  426588:	add	x1, sp, #0x4
  42658c:	mov	w0, w2
  426590:	stp	x29, x30, [sp, #16]
  426594:	str	x21, [sp, #32]
  426598:	add	x29, sp, #0x10
  42659c:	add	x21, sp, #0x4
  4265a0:	bl	426468 <ferror@plt+0x22438>
  4265a4:	strb	wzr, [x21, w0, sxtw]
  4265a8:	add	x2, sp, #0x4
  4265ac:	mov	x0, x20
  4265b0:	mov	x1, x19
  4265b4:	bl	41de40 <ferror@plt+0x19e10>
  4265b8:	ldp	x20, x19, [sp, #48]
  4265bc:	ldr	x21, [sp, #32]
  4265c0:	ldp	x29, x30, [sp, #16]
  4265c4:	add	sp, sp, #0x40
  4265c8:	ret
  4265cc:	cbz	x1, 42670c <ferror@plt+0x226dc>
  4265d0:	ldrsb	w9, [x0]
  4265d4:	mov	x8, x0
  4265d8:	and	w0, w9, #0xff
  4265dc:	tbnz	w9, #31, 4265f8 <ferror@plt+0x225c8>
  4265e0:	lsr	w9, w0, #11
  4265e4:	lsr	w8, w0, #16
  4265e8:	cmp	w9, #0x1b
  4265ec:	ccmp	w8, #0x10, #0x2, ne  // ne = any
  4265f0:	csinv	w0, w0, wzr, ls  // ls = plast
  4265f4:	ret
  4265f8:	cmp	w0, #0xc0
  4265fc:	b.cc	4266b4 <ferror@plt+0x22684>  // b.lo, b.ul, b.last
  426600:	cmp	w0, #0xe0
  426604:	b.cs	426618 <ferror@plt+0x225e8>  // b.hs, b.nlast
  426608:	mov	w9, #0x80                  	// #128
  42660c:	mov	w10, #0x1f                  	// #31
  426610:	mov	w11, #0x2                   	// #2
  426614:	b	426674 <ferror@plt+0x22644>
  426618:	cmp	w0, #0xf0
  42661c:	b.cs	426630 <ferror@plt+0x22600>  // b.hs, b.nlast
  426620:	mov	w9, #0x800                 	// #2048
  426624:	mov	w10, #0xf                   	// #15
  426628:	mov	w11, #0x3                   	// #3
  42662c:	b	426674 <ferror@plt+0x22644>
  426630:	cmp	w0, #0xf8
  426634:	b.cs	426648 <ferror@plt+0x22618>  // b.hs, b.nlast
  426638:	mov	w9, #0x10000               	// #65536
  42663c:	mov	w10, #0x7                   	// #7
  426640:	mov	w11, #0x4                   	// #4
  426644:	b	426674 <ferror@plt+0x22644>
  426648:	cmp	w0, #0xfc
  42664c:	b.cs	426660 <ferror@plt+0x22630>  // b.hs, b.nlast
  426650:	mov	w9, #0x200000              	// #2097152
  426654:	mov	w10, #0x3                   	// #3
  426658:	mov	w11, #0x5                   	// #5
  42665c:	b	426674 <ferror@plt+0x22644>
  426660:	cmp	w0, #0xfd
  426664:	b.hi	4266b4 <ferror@plt+0x22684>  // b.pmore
  426668:	mov	w9, #0x4000000             	// #67108864
  42666c:	mov	w10, #0x1                   	// #1
  426670:	mov	w11, #0x6                   	// #6
  426674:	cmp	x11, x1
  426678:	b.hi	4266d4 <ferror@plt+0x226a4>  // b.pmore
  42667c:	and	w12, w10, w0
  426680:	sub	x10, x11, #0x1
  426684:	add	x8, x8, #0x1
  426688:	ldrb	w0, [x8]
  42668c:	and	w11, w0, #0xc0
  426690:	cmp	w11, #0x80
  426694:	b.ne	4266c4 <ferror@plt+0x22694>  // b.any
  426698:	bfi	w0, w12, #6, #26
  42669c:	subs	x10, x10, #0x1
  4266a0:	add	x8, x8, #0x1
  4266a4:	mov	w12, w0
  4266a8:	b.ne	426688 <ferror@plt+0x22658>  // b.any
  4266ac:	cmp	w0, w9
  4266b0:	b.cs	4266bc <ferror@plt+0x2268c>  // b.hs, b.nlast
  4266b4:	mov	w0, #0xffffffff            	// #-1
  4266b8:	ret
  4266bc:	tbz	w0, #31, 4265e0 <ferror@plt+0x225b0>
  4266c0:	b	4265f4 <ferror@plt+0x225c4>
  4266c4:	cmp	w0, #0x0
  4266c8:	mov	w8, #0xfffffffe            	// #-2
  4266cc:	cinc	w0, w8, ne  // ne = any
  4266d0:	ret
  4266d4:	cmp	x1, #0x2
  4266d8:	b.lt	42670c <ferror@plt+0x226dc>  // b.tstop
  4266dc:	mov	w9, #0x2                   	// #2
  4266e0:	mov	w10, #0x1                   	// #1
  4266e4:	mov	w0, #0xfffffffe            	// #-2
  4266e8:	ldrb	w10, [x8, x10]
  4266ec:	and	w10, w10, #0xc0
  4266f0:	cmp	w10, #0x80
  4266f4:	b.ne	4266b4 <ferror@plt+0x22684>  // b.any
  4266f8:	mov	w10, w9
  4266fc:	add	w9, w9, #0x1
  426700:	cmp	x10, x1
  426704:	b.lt	4266e8 <ferror@plt+0x226b8>  // b.tstop
  426708:	b	4265f4 <ferror@plt+0x225c4>
  42670c:	mov	w0, #0xfffffffe            	// #-2
  426710:	ret
  426714:	stp	x29, x30, [sp, #-48]!
  426718:	str	x21, [sp, #16]
  42671c:	stp	x20, x19, [sp, #32]
  426720:	mov	x29, sp
  426724:	cbz	x0, 42682c <ferror@plt+0x227fc>
  426728:	mov	x19, x2
  42672c:	mov	x20, x0
  426730:	tbnz	x1, #63, 42676c <ferror@plt+0x2273c>
  426734:	cbz	x1, 4267a0 <ferror@plt+0x22770>
  426738:	adrp	x9, 455000 <ferror@plt+0x50fd0>
  42673c:	mov	w21, wzr
  426740:	add	x8, x20, x1
  426744:	add	x9, x9, #0x818
  426748:	mov	x10, x20
  42674c:	ldrb	w11, [x10]
  426750:	cbz	x11, 4267a4 <ferror@plt+0x22774>
  426754:	ldrb	w11, [x9, x11]
  426758:	add	w21, w21, #0x1
  42675c:	add	x10, x10, x11
  426760:	cmp	x10, x8
  426764:	b.cc	42674c <ferror@plt+0x2271c>  // b.lo, b.ul, b.last
  426768:	b	4267a4 <ferror@plt+0x22774>
  42676c:	ldrb	w9, [x20]
  426770:	cbz	w9, 4267a0 <ferror@plt+0x22770>
  426774:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  426778:	mov	w21, wzr
  42677c:	add	x8, x8, #0x818
  426780:	mov	x10, x20
  426784:	and	x9, x9, #0xff
  426788:	ldrb	w9, [x8, x9]
  42678c:	add	w21, w21, #0x1
  426790:	add	x10, x10, x9
  426794:	ldrb	w9, [x10]
  426798:	cbnz	w9, 426784 <ferror@plt+0x22754>
  42679c:	b	4267a4 <ferror@plt+0x22774>
  4267a0:	mov	w21, wzr
  4267a4:	add	w0, w21, #0x1
  4267a8:	mov	w1, #0x4                   	// #4
  4267ac:	bl	411e40 <ferror@plt+0xde10>
  4267b0:	cbz	w21, 42680c <ferror@plt+0x227dc>
  4267b4:	mov	x8, xzr
  4267b8:	mov	w9, w21
  4267bc:	ldrsb	w11, [x20], #1
  4267c0:	and	w10, w11, #0xff
  4267c4:	tbz	w11, #31, 4267f0 <ferror@plt+0x227c0>
  4267c8:	tbz	w10, #6, 426804 <ferror@plt+0x227d4>
  4267cc:	mov	w11, #0x40                  	// #64
  4267d0:	ldrb	w12, [x20], #1
  4267d4:	lsl	w11, w11, #5
  4267d8:	tst	w11, w10, lsl #6
  4267dc:	bfi	w12, w10, #6, #26
  4267e0:	mov	w10, w12
  4267e4:	b.ne	4267d0 <ferror@plt+0x227a0>  // b.any
  4267e8:	sub	w10, w11, #0x1
  4267ec:	and	w10, w12, w10
  4267f0:	str	w10, [x0, x8, lsl #2]
  4267f4:	add	x8, x8, #0x1
  4267f8:	cmp	x8, x9
  4267fc:	b.ne	4267bc <ferror@plt+0x2278c>  // b.any
  426800:	b	42680c <ferror@plt+0x227dc>
  426804:	mov	w10, #0xfffd                	// #65533
  426808:	b	4267f0 <ferror@plt+0x227c0>
  42680c:	str	wzr, [x0, w21, uxtw #2]
  426810:	cbz	x19, 42681c <ferror@plt+0x227ec>
  426814:	mov	w8, w21
  426818:	str	x8, [x19]
  42681c:	ldp	x20, x19, [sp, #32]
  426820:	ldr	x21, [sp, #16]
  426824:	ldp	x29, x30, [sp], #48
  426828:	ret
  42682c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  426830:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  426834:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  426838:	add	x0, x0, #0xa7f
  42683c:	add	x1, x1, #0x961
  426840:	add	x2, x2, #0x996
  426844:	bl	412a18 <ferror@plt+0xe9e8>
  426848:	mov	x0, xzr
  42684c:	b	42681c <ferror@plt+0x227ec>
  426850:	stp	x29, x30, [sp, #-96]!
  426854:	stp	x26, x25, [sp, #32]
  426858:	adrp	x25, 455000 <ferror@plt+0x50fd0>
  42685c:	stp	x24, x23, [sp, #48]
  426860:	stp	x22, x21, [sp, #64]
  426864:	stp	x20, x19, [sp, #80]
  426868:	mov	x23, x4
  42686c:	mov	x21, x3
  426870:	mov	x19, x2
  426874:	mov	x20, x0
  426878:	mov	x24, xzr
  42687c:	add	x8, x0, x1
  426880:	mov	w9, #0x6                   	// #6
  426884:	add	x25, x25, #0x818
  426888:	mov	x22, x0
  42688c:	str	x27, [sp, #16]
  426890:	mov	x29, sp
  426894:	tbnz	x1, #63, 4268a4 <ferror@plt+0x22874>
  426898:	sub	x10, x8, x22
  42689c:	cmp	x10, #0x1
  4268a0:	b.lt	426a00 <ferror@plt+0x229d0>  // b.tstop
  4268a4:	ldrb	w10, [x22]
  4268a8:	cbz	w10, 426a00 <ferror@plt+0x229d0>
  4268ac:	sub	x11, x8, x22
  4268b0:	cmp	x1, #0x0
  4268b4:	sxtb	w12, w10
  4268b8:	csel	x11, x9, x11, lt  // lt = tstop
  4268bc:	tbz	w12, #31, 426980 <ferror@plt+0x22950>
  4268c0:	cmp	w10, #0xc0
  4268c4:	b.cc	4269a4 <ferror@plt+0x22974>  // b.lo, b.ul, b.last
  4268c8:	cmp	w10, #0xe0
  4268cc:	b.cs	4268e0 <ferror@plt+0x228b0>  // b.hs, b.nlast
  4268d0:	mov	w12, #0x80                  	// #128
  4268d4:	mov	w13, #0x1f                  	// #31
  4268d8:	mov	w14, #0x2                   	// #2
  4268dc:	b	42693c <ferror@plt+0x2290c>
  4268e0:	cmp	w10, #0xf0
  4268e4:	b.cs	4268f8 <ferror@plt+0x228c8>  // b.hs, b.nlast
  4268e8:	mov	w12, #0x800                 	// #2048
  4268ec:	mov	w13, #0xf                   	// #15
  4268f0:	mov	w14, #0x3                   	// #3
  4268f4:	b	42693c <ferror@plt+0x2290c>
  4268f8:	cmp	w10, #0xf8
  4268fc:	b.cs	426910 <ferror@plt+0x228e0>  // b.hs, b.nlast
  426900:	mov	w12, #0x10000               	// #65536
  426904:	mov	w13, #0x7                   	// #7
  426908:	mov	w14, #0x4                   	// #4
  42690c:	b	42693c <ferror@plt+0x2290c>
  426910:	cmp	w10, #0xfc
  426914:	b.cs	426928 <ferror@plt+0x228f8>  // b.hs, b.nlast
  426918:	mov	w12, #0x200000              	// #2097152
  42691c:	mov	w13, #0x3                   	// #3
  426920:	mov	w14, #0x5                   	// #5
  426924:	b	42693c <ferror@plt+0x2290c>
  426928:	cmp	w10, #0xfd
  42692c:	b.hi	4269a4 <ferror@plt+0x22974>  // b.pmore
  426930:	mov	w12, #0x4000000             	// #67108864
  426934:	mov	w13, #0x1                   	// #1
  426938:	mov	w14, #0x6                   	// #6
  42693c:	cmp	x14, x11
  426940:	b.hi	4269c8 <ferror@plt+0x22998>  // b.pmore
  426944:	and	w15, w13, w10
  426948:	sub	x11, x14, #0x1
  42694c:	add	x14, x22, #0x1
  426950:	ldrb	w13, [x14]
  426954:	and	w16, w13, #0xc0
  426958:	cmp	w16, #0x80
  42695c:	b.ne	4269a0 <ferror@plt+0x22970>  // b.any
  426960:	bfi	w13, w15, #6, #26
  426964:	subs	x11, x11, #0x1
  426968:	add	x14, x14, #0x1
  42696c:	mov	w15, w13
  426970:	b.ne	426950 <ferror@plt+0x22920>  // b.any
  426974:	cmp	w13, w12
  426978:	b.cc	4269a4 <ferror@plt+0x22974>  // b.lo, b.ul, b.last
  42697c:	tbnz	w13, #31, 426994 <ferror@plt+0x22964>
  426980:	ldrb	w10, [x25, w10, uxtw]
  426984:	add	x24, x24, #0x1
  426988:	add	x22, x22, x10
  42698c:	tbz	x1, #63, 426898 <ferror@plt+0x22868>
  426990:	b	4268a4 <ferror@plt+0x22874>
  426994:	cmn	w13, #0x2
  426998:	b.ne	4269a4 <ferror@plt+0x22974>  // b.any
  42699c:	b	4269fc <ferror@plt+0x229cc>
  4269a0:	cbz	w13, 4269fc <ferror@plt+0x229cc>
  4269a4:	bl	42fd9c <ferror@plt+0x2bd6c>
  4269a8:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  4269ac:	mov	w1, w0
  4269b0:	add	x3, x3, #0x9c9
  4269b4:	mov	w2, #0x1                   	// #1
  4269b8:	mov	x0, x23
  4269bc:	bl	409174 <ferror@plt+0x5144>
  4269c0:	mov	x23, xzr
  4269c4:	b	426a54 <ferror@plt+0x22a24>
  4269c8:	cmp	x11, #0x2
  4269cc:	b.lt	4269fc <ferror@plt+0x229cc>  // b.tstop
  4269d0:	mov	w8, #0x2                   	// #2
  4269d4:	mov	w9, #0x1                   	// #1
  4269d8:	ldrb	w9, [x22, x9]
  4269dc:	and	w9, w9, #0xc0
  4269e0:	cmp	w9, #0x80
  4269e4:	b.ne	4269a4 <ferror@plt+0x22974>  // b.any
  4269e8:	add	w10, w8, #0x1
  4269ec:	cmp	x11, w8, uxtw
  4269f0:	mov	w9, w8
  4269f4:	mov	w8, w10
  4269f8:	b.gt	4269d8 <ferror@plt+0x229a8>
  4269fc:	cbz	x19, 426a80 <ferror@plt+0x22a50>
  426a00:	add	w0, w24, #0x1
  426a04:	mov	w1, #0x4                   	// #4
  426a08:	bl	411e40 <ferror@plt+0xde10>
  426a0c:	mov	x23, x0
  426a10:	mov	x22, x20
  426a14:	cbz	w24, 426a44 <ferror@plt+0x22a14>
  426a18:	mov	x26, x24
  426a1c:	mov	x27, x23
  426a20:	mov	x22, x20
  426a24:	mov	x0, x22
  426a28:	bl	4262ec <ferror@plt+0x222bc>
  426a2c:	str	w0, [x27], #4
  426a30:	ldrb	w8, [x22]
  426a34:	subs	x26, x26, #0x1
  426a38:	ldrb	w8, [x25, x8]
  426a3c:	add	x22, x22, x8
  426a40:	b.ne	426a24 <ferror@plt+0x229f4>  // b.any
  426a44:	str	wzr, [x23, w24, uxtw #2]
  426a48:	cbz	x21, 426a54 <ferror@plt+0x22a24>
  426a4c:	mov	w8, w24
  426a50:	str	x8, [x21]
  426a54:	cbz	x19, 426a60 <ferror@plt+0x22a30>
  426a58:	sub	x8, x22, x20
  426a5c:	str	x8, [x19]
  426a60:	mov	x0, x23
  426a64:	ldp	x20, x19, [sp, #80]
  426a68:	ldp	x22, x21, [sp, #64]
  426a6c:	ldp	x24, x23, [sp, #48]
  426a70:	ldp	x26, x25, [sp, #32]
  426a74:	ldr	x27, [sp, #16]
  426a78:	ldp	x29, x30, [sp], #96
  426a7c:	ret
  426a80:	bl	42fd9c <ferror@plt+0x2bd6c>
  426a84:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  426a88:	mov	w1, w0
  426a8c:	add	x3, x3, #0x99e
  426a90:	mov	w2, #0x3                   	// #3
  426a94:	mov	x0, x23
  426a98:	bl	409174 <ferror@plt+0x5144>
  426a9c:	mov	x23, xzr
  426aa0:	b	426a60 <ferror@plt+0x22a30>
  426aa4:	stp	x29, x30, [sp, #-80]!
  426aa8:	stp	x22, x21, [sp, #48]
  426aac:	stp	x20, x19, [sp, #64]
  426ab0:	mov	x20, x3
  426ab4:	mov	x19, x2
  426ab8:	mov	x21, x0
  426abc:	str	x25, [sp, #16]
  426ac0:	stp	x24, x23, [sp, #32]
  426ac4:	mov	x29, sp
  426ac8:	cbz	x1, 426b48 <ferror@plt+0x22b18>
  426acc:	mov	x22, x4
  426ad0:	mov	x24, xzr
  426ad4:	mov	w23, wzr
  426ad8:	mov	w8, #0x5                   	// #5
  426adc:	ldr	w9, [x21, x24, lsl #2]
  426ae0:	cbz	w9, 426b4c <ferror@plt+0x22b1c>
  426ae4:	tbnz	w9, #31, 426bc8 <ferror@plt+0x22b98>
  426ae8:	cmp	w9, #0x80
  426aec:	b.cs	426af8 <ferror@plt+0x22ac8>  // b.hs, b.nlast
  426af0:	mov	w9, #0x1                   	// #1
  426af4:	b	426b34 <ferror@plt+0x22b04>
  426af8:	cmp	w9, #0x800
  426afc:	b.cs	426b08 <ferror@plt+0x22ad8>  // b.hs, b.nlast
  426b00:	mov	w9, #0x2                   	// #2
  426b04:	b	426b34 <ferror@plt+0x22b04>
  426b08:	cmp	w9, #0x10, lsl #12
  426b0c:	b.cs	426b18 <ferror@plt+0x22ae8>  // b.hs, b.nlast
  426b10:	mov	w9, #0x3                   	// #3
  426b14:	b	426b34 <ferror@plt+0x22b04>
  426b18:	cmp	w9, #0x200, lsl #12
  426b1c:	b.cs	426b28 <ferror@plt+0x22af8>  // b.hs, b.nlast
  426b20:	mov	w9, #0x4                   	// #4
  426b24:	b	426b34 <ferror@plt+0x22b04>
  426b28:	lsr	w9, w9, #26
  426b2c:	cmp	w9, #0x0
  426b30:	cinc	w9, w8, ne  // ne = any
  426b34:	add	x24, x24, #0x1
  426b38:	cmp	x1, x24
  426b3c:	add	w23, w9, w23
  426b40:	b.ne	426adc <ferror@plt+0x22aac>  // b.any
  426b44:	b	426b4c <ferror@plt+0x22b1c>
  426b48:	mov	w23, wzr
  426b4c:	add	w0, w23, #0x1
  426b50:	bl	411be4 <ferror@plt+0xdbb4>
  426b54:	mov	x22, x0
  426b58:	cbz	w23, 426b88 <ferror@plt+0x22b58>
  426b5c:	mov	x24, xzr
  426b60:	add	x25, x22, w23, uxtw
  426b64:	mov	x23, x22
  426b68:	ldr	w0, [x21, x24, lsl #2]
  426b6c:	mov	x1, x23
  426b70:	add	x24, x24, #0x1
  426b74:	bl	426468 <ferror@plt+0x22438>
  426b78:	add	x23, x23, w0, sxtw
  426b7c:	cmp	x23, x25
  426b80:	b.cc	426b68 <ferror@plt+0x22b38>  // b.lo, b.ul, b.last
  426b84:	b	426b90 <ferror@plt+0x22b60>
  426b88:	mov	w24, wzr
  426b8c:	mov	x23, x22
  426b90:	strb	wzr, [x23]
  426b94:	cbz	x20, 426ba0 <ferror@plt+0x22b70>
  426b98:	sub	x8, x23, x22
  426b9c:	str	x8, [x20]
  426ba0:	cbz	x19, 426bac <ferror@plt+0x22b7c>
  426ba4:	mov	w8, w24
  426ba8:	str	x8, [x19]
  426bac:	mov	x0, x22
  426bb0:	ldp	x20, x19, [sp, #64]
  426bb4:	ldp	x22, x21, [sp, #48]
  426bb8:	ldp	x24, x23, [sp, #32]
  426bbc:	ldr	x25, [sp, #16]
  426bc0:	ldp	x29, x30, [sp], #80
  426bc4:	ret
  426bc8:	bl	42fd9c <ferror@plt+0x2bd6c>
  426bcc:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  426bd0:	mov	w1, w0
  426bd4:	add	x3, x3, #0x9f3
  426bd8:	mov	w2, #0x1                   	// #1
  426bdc:	mov	x0, x22
  426be0:	bl	409174 <ferror@plt+0x5144>
  426be4:	mov	x22, xzr
  426be8:	cbnz	x19, 426ba4 <ferror@plt+0x22b74>
  426bec:	b	426bac <ferror@plt+0x22b7c>
  426bf0:	sub	sp, sp, #0x70
  426bf4:	stp	x29, x30, [sp, #16]
  426bf8:	stp	x28, x27, [sp, #32]
  426bfc:	stp	x26, x25, [sp, #48]
  426c00:	stp	x24, x23, [sp, #64]
  426c04:	stp	x22, x21, [sp, #80]
  426c08:	stp	x20, x19, [sp, #96]
  426c0c:	add	x29, sp, #0x10
  426c10:	cbz	x0, 426dfc <ferror@plt+0x22dcc>
  426c14:	mov	w25, #0x2400                	// #9216
  426c18:	mov	x22, x4
  426c1c:	mov	x19, x2
  426c20:	mov	x20, x0
  426c24:	mov	w26, wzr
  426c28:	mov	w12, wzr
  426c2c:	movk	w25, #0xfca0, lsl #16
  426c30:	mov	w8, #0xdc00                	// #56320
  426c34:	mov	w9, #0x5                   	// #5
  426c38:	mov	w10, #0xd800                	// #55296
  426c3c:	mov	x24, x0
  426c40:	tbnz	x1, #63, 426c50 <ferror@plt+0x22c20>
  426c44:	sub	x11, x24, x20
  426c48:	cmp	x1, x11, asr #1
  426c4c:	b.le	426ce4 <ferror@plt+0x22cb4>
  426c50:	ldrh	w11, [x24]
  426c54:	cbz	w11, 426ce4 <ferror@plt+0x22cb4>
  426c58:	and	w13, w11, #0xfc00
  426c5c:	cmp	w13, w8
  426c60:	b.ne	426c74 <ferror@plt+0x22c44>  // b.any
  426c64:	cbz	w12, 426d10 <ferror@plt+0x22ce0>
  426c68:	add	w12, w25, w12, lsl #10
  426c6c:	add	w11, w12, w11
  426c70:	b	426c80 <ferror@plt+0x22c50>
  426c74:	cbnz	w12, 426d10 <ferror@plt+0x22ce0>
  426c78:	cmp	w13, w10
  426c7c:	b.eq	426cd4 <ferror@plt+0x22ca4>  // b.none
  426c80:	cmp	w11, #0x80
  426c84:	b.cs	426c90 <ferror@plt+0x22c60>  // b.hs, b.nlast
  426c88:	mov	w12, #0x1                   	// #1
  426c8c:	b	426ccc <ferror@plt+0x22c9c>
  426c90:	cmp	w11, #0x800
  426c94:	b.cs	426ca0 <ferror@plt+0x22c70>  // b.hs, b.nlast
  426c98:	mov	w12, #0x2                   	// #2
  426c9c:	b	426ccc <ferror@plt+0x22c9c>
  426ca0:	cmp	w11, #0x10, lsl #12
  426ca4:	b.cs	426cb0 <ferror@plt+0x22c80>  // b.hs, b.nlast
  426ca8:	mov	w12, #0x3                   	// #3
  426cac:	b	426ccc <ferror@plt+0x22c9c>
  426cb0:	cmp	w11, #0x200, lsl #12
  426cb4:	b.cs	426cc0 <ferror@plt+0x22c90>  // b.hs, b.nlast
  426cb8:	mov	w12, #0x4                   	// #4
  426cbc:	b	426ccc <ferror@plt+0x22c9c>
  426cc0:	lsr	w11, w11, #26
  426cc4:	cmp	w11, #0x0
  426cc8:	cinc	w12, w9, ne  // ne = any
  426ccc:	mov	w11, wzr
  426cd0:	add	w26, w12, w26
  426cd4:	add	x24, x24, #0x2
  426cd8:	mov	w12, w11
  426cdc:	tbz	x1, #63, 426c44 <ferror@plt+0x22c14>
  426ce0:	b	426c50 <ferror@plt+0x22c20>
  426ce4:	cbnz	x19, 426d34 <ferror@plt+0x22d04>
  426ce8:	cbz	w12, 426d34 <ferror@plt+0x22d04>
  426cec:	bl	42fd9c <ferror@plt+0x2bd6c>
  426cf0:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  426cf4:	mov	w1, w0
  426cf8:	add	x3, x3, #0x99e
  426cfc:	mov	w2, #0x3                   	// #3
  426d00:	mov	x0, x22
  426d04:	bl	409174 <ferror@plt+0x5144>
  426d08:	mov	x22, xzr
  426d0c:	b	426dd8 <ferror@plt+0x22da8>
  426d10:	bl	42fd9c <ferror@plt+0x2bd6c>
  426d14:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  426d18:	mov	w1, w0
  426d1c:	add	x3, x3, #0xa62
  426d20:	mov	w2, #0x1                   	// #1
  426d24:	mov	x0, x22
  426d28:	bl	409174 <ferror@plt+0x5144>
  426d2c:	mov	x22, xzr
  426d30:	b	426dc8 <ferror@plt+0x22d98>
  426d34:	add	w8, w26, #0x1
  426d38:	sxtw	x0, w8
  426d3c:	str	x3, [sp, #8]
  426d40:	bl	411be4 <ferror@plt+0xdbb4>
  426d44:	mov	x22, x0
  426d48:	cmp	w26, #0x1
  426d4c:	mov	x23, x0
  426d50:	mov	x24, x20
  426d54:	b.lt	426db4 <ferror@plt+0x22d84>  // b.tstop
  426d58:	mov	w27, wzr
  426d5c:	add	x26, x22, w26, sxtw
  426d60:	mov	w28, #0xd800                	// #55296
  426d64:	mov	w21, #0xdc00                	// #56320
  426d68:	mov	x24, x20
  426d6c:	mov	x23, x22
  426d70:	ldrh	w0, [x24]
  426d74:	and	w8, w0, #0xfc00
  426d78:	cmp	w8, w28
  426d7c:	b.eq	426da4 <ferror@plt+0x22d74>  // b.none
  426d80:	cmp	w8, w21
  426d84:	b.ne	426d94 <ferror@plt+0x22d64>  // b.any
  426d88:	add	w8, w25, w27, lsl #10
  426d8c:	mov	w27, wzr
  426d90:	add	w0, w8, w0
  426d94:	mov	x1, x23
  426d98:	bl	426468 <ferror@plt+0x22438>
  426d9c:	add	x23, x23, w0, sxtw
  426da0:	b	426da8 <ferror@plt+0x22d78>
  426da4:	mov	w27, w0
  426da8:	cmp	x23, x26
  426dac:	add	x24, x24, #0x2
  426db0:	b.cc	426d70 <ferror@plt+0x22d40>  // b.lo, b.ul, b.last
  426db4:	ldr	x9, [sp, #8]
  426db8:	strb	wzr, [x23]
  426dbc:	cbz	x9, 426dc8 <ferror@plt+0x22d98>
  426dc0:	sub	x8, x23, x22
  426dc4:	str	x8, [x9]
  426dc8:	cbz	x19, 426dd8 <ferror@plt+0x22da8>
  426dcc:	sub	x8, x24, x20
  426dd0:	asr	x8, x8, #1
  426dd4:	str	x8, [x19]
  426dd8:	mov	x0, x22
  426ddc:	ldp	x20, x19, [sp, #96]
  426de0:	ldp	x22, x21, [sp, #80]
  426de4:	ldp	x24, x23, [sp, #64]
  426de8:	ldp	x26, x25, [sp, #48]
  426dec:	ldp	x28, x27, [sp, #32]
  426df0:	ldp	x29, x30, [sp, #16]
  426df4:	add	sp, sp, #0x70
  426df8:	ret
  426dfc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  426e00:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  426e04:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  426e08:	add	x0, x0, #0xa7f
  426e0c:	add	x1, x1, #0xa14
  426e10:	add	x2, x2, #0x996
  426e14:	bl	412a18 <ferror@plt+0xe9e8>
  426e18:	b	426d08 <ferror@plt+0x22cd8>
  426e1c:	stp	x29, x30, [sp, #-64]!
  426e20:	stp	x24, x23, [sp, #16]
  426e24:	stp	x22, x21, [sp, #32]
  426e28:	stp	x20, x19, [sp, #48]
  426e2c:	mov	x29, sp
  426e30:	cbz	x0, 426fa8 <ferror@plt+0x22f78>
  426e34:	mov	x22, x4
  426e38:	mov	x21, x3
  426e3c:	mov	x19, x2
  426e40:	mov	x20, x0
  426e44:	mov	w24, wzr
  426e48:	mov	w10, wzr
  426e4c:	mov	w8, #0xdc00                	// #56320
  426e50:	mov	w9, #0xd800                	// #55296
  426e54:	mov	x23, x0
  426e58:	tbnz	x1, #63, 426e68 <ferror@plt+0x22e38>
  426e5c:	sub	x11, x23, x20
  426e60:	cmp	x1, x11, asr #1
  426e64:	b.le	426ea8 <ferror@plt+0x22e78>
  426e68:	ldrh	w11, [x23]
  426e6c:	cbz	w11, 426ea8 <ferror@plt+0x22e78>
  426e70:	and	w12, w11, #0xfc00
  426e74:	cmp	w12, w8
  426e78:	b.ne	426e84 <ferror@plt+0x22e54>  // b.any
  426e7c:	cbnz	w10, 426e90 <ferror@plt+0x22e60>
  426e80:	b	426ed4 <ferror@plt+0x22ea4>
  426e84:	cbnz	w10, 426ed4 <ferror@plt+0x22ea4>
  426e88:	cmp	w12, w9
  426e8c:	b.eq	426e98 <ferror@plt+0x22e68>  // b.none
  426e90:	mov	w11, wzr
  426e94:	add	w24, w24, #0x4
  426e98:	add	x23, x23, #0x2
  426e9c:	mov	w10, w11
  426ea0:	tbz	x1, #63, 426e5c <ferror@plt+0x22e2c>
  426ea4:	b	426e68 <ferror@plt+0x22e38>
  426ea8:	cbnz	x19, 426ef8 <ferror@plt+0x22ec8>
  426eac:	cbz	w10, 426ef8 <ferror@plt+0x22ec8>
  426eb0:	bl	42fd9c <ferror@plt+0x2bd6c>
  426eb4:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  426eb8:	mov	w1, w0
  426ebc:	add	x3, x3, #0x99e
  426ec0:	mov	w2, #0x3                   	// #3
  426ec4:	mov	x0, x22
  426ec8:	bl	409174 <ferror@plt+0x5144>
  426ecc:	mov	x0, xzr
  426ed0:	b	426f94 <ferror@plt+0x22f64>
  426ed4:	bl	42fd9c <ferror@plt+0x2bd6c>
  426ed8:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  426edc:	mov	w1, w0
  426ee0:	add	x3, x3, #0xa62
  426ee4:	mov	w2, #0x1                   	// #1
  426ee8:	mov	x0, x22
  426eec:	bl	409174 <ferror@plt+0x5144>
  426ef0:	mov	x0, xzr
  426ef4:	b	426f84 <ferror@plt+0x22f54>
  426ef8:	add	w8, w24, #0x4
  426efc:	sxtw	x0, w8
  426f00:	bl	411be4 <ferror@plt+0xdbb4>
  426f04:	cmp	w24, #0x1
  426f08:	mov	x8, x0
  426f0c:	mov	x23, x20
  426f10:	b.lt	426f70 <ferror@plt+0x22f40>  // b.tstop
  426f14:	mov	w13, #0x2400                	// #9216
  426f18:	mov	w10, wzr
  426f1c:	add	x9, x0, w24, sxtw
  426f20:	mov	w11, #0xd800                	// #55296
  426f24:	mov	w12, #0xdc00                	// #56320
  426f28:	movk	w13, #0xfca0, lsl #16
  426f2c:	mov	x23, x20
  426f30:	mov	x8, x0
  426f34:	ldrh	w14, [x23]
  426f38:	and	w15, w14, #0xfc00
  426f3c:	cmp	w15, w11
  426f40:	b.eq	426f60 <ferror@plt+0x22f30>  // b.none
  426f44:	cmp	w15, w12
  426f48:	b.ne	426f58 <ferror@plt+0x22f28>  // b.any
  426f4c:	add	w14, w14, w10, lsl #10
  426f50:	mov	w10, wzr
  426f54:	add	w14, w14, w13
  426f58:	str	w14, [x8], #4
  426f5c:	b	426f64 <ferror@plt+0x22f34>
  426f60:	mov	w10, w14
  426f64:	cmp	x8, x9
  426f68:	add	x23, x23, #0x2
  426f6c:	b.cc	426f34 <ferror@plt+0x22f04>  // b.lo, b.ul, b.last
  426f70:	str	wzr, [x8]
  426f74:	cbz	x21, 426f84 <ferror@plt+0x22f54>
  426f78:	sub	x8, x8, x0
  426f7c:	lsr	x8, x8, #2
  426f80:	str	x8, [x21]
  426f84:	cbz	x19, 426f94 <ferror@plt+0x22f64>
  426f88:	sub	x8, x23, x20
  426f8c:	asr	x8, x8, #1
  426f90:	str	x8, [x19]
  426f94:	ldp	x20, x19, [sp, #48]
  426f98:	ldp	x22, x21, [sp, #32]
  426f9c:	ldp	x24, x23, [sp, #16]
  426fa0:	ldp	x29, x30, [sp], #64
  426fa4:	ret
  426fa8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  426fac:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  426fb0:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  426fb4:	add	x0, x0, #0xa7f
  426fb8:	add	x1, x1, #0xa87
  426fbc:	add	x2, x2, #0x996
  426fc0:	bl	412a18 <ferror@plt+0xe9e8>
  426fc4:	b	426ecc <ferror@plt+0x22e9c>
  426fc8:	stp	x29, x30, [sp, #-96]!
  426fcc:	str	x27, [sp, #16]
  426fd0:	stp	x26, x25, [sp, #32]
  426fd4:	stp	x24, x23, [sp, #48]
  426fd8:	stp	x22, x21, [sp, #64]
  426fdc:	stp	x20, x19, [sp, #80]
  426fe0:	mov	x29, sp
  426fe4:	cbz	x0, 4272b8 <ferror@plt+0x23288>
  426fe8:	adrp	x25, 455000 <ferror@plt+0x50fd0>
  426fec:	mov	x23, x4
  426ff0:	mov	x22, x3
  426ff4:	mov	x19, x2
  426ff8:	mov	x20, x0
  426ffc:	mov	w24, wzr
  427000:	add	x8, x0, x1
  427004:	mov	w9, #0x6                   	// #6
  427008:	add	x25, x25, #0x818
  42700c:	mov	x21, x0
  427010:	tbnz	x1, #63, 427020 <ferror@plt+0x22ff0>
  427014:	sub	x10, x8, x21
  427018:	cmp	x10, #0x1
  42701c:	b.lt	4271d4 <ferror@plt+0x231a4>  // b.tstop
  427020:	ldrb	w10, [x21]
  427024:	cbz	w10, 4271d4 <ferror@plt+0x231a4>
  427028:	sub	x11, x8, x21
  42702c:	cmp	x1, #0x0
  427030:	sxtb	w12, w10
  427034:	csel	x11, x9, x11, lt  // lt = tstop
  427038:	tbz	w12, #31, 427118 <ferror@plt+0x230e8>
  42703c:	cmp	w10, #0xc0
  427040:	b.cc	427150 <ferror@plt+0x23120>  // b.lo, b.ul, b.last
  427044:	cmp	w10, #0xe0
  427048:	b.cs	42705c <ferror@plt+0x2302c>  // b.hs, b.nlast
  42704c:	mov	w12, #0x80                  	// #128
  427050:	mov	w13, #0x1f                  	// #31
  427054:	mov	w14, #0x2                   	// #2
  427058:	b	4270b8 <ferror@plt+0x23088>
  42705c:	cmp	w10, #0xf0
  427060:	b.cs	427074 <ferror@plt+0x23044>  // b.hs, b.nlast
  427064:	mov	w12, #0x800                 	// #2048
  427068:	mov	w13, #0xf                   	// #15
  42706c:	mov	w14, #0x3                   	// #3
  427070:	b	4270b8 <ferror@plt+0x23088>
  427074:	cmp	w10, #0xf8
  427078:	b.cs	42708c <ferror@plt+0x2305c>  // b.hs, b.nlast
  42707c:	mov	w12, #0x10000               	// #65536
  427080:	mov	w13, #0x7                   	// #7
  427084:	mov	w14, #0x4                   	// #4
  427088:	b	4270b8 <ferror@plt+0x23088>
  42708c:	cmp	w10, #0xfc
  427090:	b.cs	4270a4 <ferror@plt+0x23074>  // b.hs, b.nlast
  427094:	mov	w12, #0x200000              	// #2097152
  427098:	mov	w13, #0x3                   	// #3
  42709c:	mov	w14, #0x5                   	// #5
  4270a0:	b	4270b8 <ferror@plt+0x23088>
  4270a4:	cmp	w10, #0xfd
  4270a8:	b.hi	427150 <ferror@plt+0x23120>  // b.pmore
  4270ac:	mov	w12, #0x4000000             	// #67108864
  4270b0:	mov	w13, #0x1                   	// #1
  4270b4:	mov	w14, #0x6                   	// #6
  4270b8:	cmp	x14, x11
  4270bc:	b.hi	42719c <ferror@plt+0x2316c>  // b.pmore
  4270c0:	and	w15, w13, w10
  4270c4:	mov	w13, #0x1                   	// #1
  4270c8:	ldrb	w11, [x21, x13]
  4270cc:	and	w16, w11, #0xc0
  4270d0:	cmp	w16, #0x80
  4270d4:	b.ne	42714c <ferror@plt+0x2311c>  // b.any
  4270d8:	bfi	w11, w15, #6, #26
  4270dc:	add	x13, x13, #0x1
  4270e0:	cmp	x14, x13
  4270e4:	mov	w15, w11
  4270e8:	b.ne	4270c8 <ferror@plt+0x23098>  // b.any
  4270ec:	cmp	w11, w12
  4270f0:	b.cc	427150 <ferror@plt+0x23120>  // b.lo, b.ul, b.last
  4270f4:	tbnz	w11, #31, 427140 <ferror@plt+0x23110>
  4270f8:	lsr	w12, w11, #11
  4270fc:	cmp	w12, #0x1b
  427100:	b.cc	427118 <ferror@plt+0x230e8>  // b.lo, b.ul, b.last
  427104:	lsr	w12, w11, #13
  427108:	cmp	w12, #0x6
  42710c:	b.ls	427174 <ferror@plt+0x23144>  // b.plast
  427110:	cmp	w11, #0x10, lsl #12
  427114:	b.cs	427130 <ferror@plt+0x23100>  // b.hs, b.nlast
  427118:	mov	w11, #0x1                   	// #1
  42711c:	ldrb	w10, [x25, w10, uxtw]
  427120:	add	w24, w24, w11
  427124:	add	x21, x21, x10
  427128:	tbz	x1, #63, 427014 <ferror@plt+0x22fe4>
  42712c:	b	427020 <ferror@plt+0x22ff0>
  427130:	cmp	w11, #0x110, lsl #12
  427134:	b.cs	427188 <ferror@plt+0x23158>  // b.hs, b.nlast
  427138:	mov	w11, #0x2                   	// #2
  42713c:	b	42711c <ferror@plt+0x230ec>
  427140:	cmn	w11, #0x2
  427144:	b.ne	427150 <ferror@plt+0x23120>  // b.any
  427148:	b	4271d0 <ferror@plt+0x231a0>
  42714c:	cbz	w11, 4271d0 <ferror@plt+0x231a0>
  427150:	bl	42fd9c <ferror@plt+0x2bd6c>
  427154:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  427158:	mov	w1, w0
  42715c:	add	x3, x3, #0x9c9
  427160:	mov	w2, #0x1                   	// #1
  427164:	mov	x0, x23
  427168:	bl	409174 <ferror@plt+0x5144>
  42716c:	mov	x23, xzr
  427170:	b	427268 <ferror@plt+0x23238>
  427174:	bl	42fd9c <ferror@plt+0x2bd6c>
  427178:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  42717c:	mov	w1, w0
  427180:	add	x3, x3, #0xa62
  427184:	b	427160 <ferror@plt+0x23130>
  427188:	bl	42fd9c <ferror@plt+0x2bd6c>
  42718c:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  427190:	mov	w1, w0
  427194:	add	x3, x3, #0xb26
  427198:	b	427160 <ferror@plt+0x23130>
  42719c:	cmp	x11, #0x2
  4271a0:	b.lt	4271d0 <ferror@plt+0x231a0>  // b.tstop
  4271a4:	mov	w8, #0x2                   	// #2
  4271a8:	mov	w9, #0x1                   	// #1
  4271ac:	ldrb	w9, [x21, x9]
  4271b0:	and	w9, w9, #0xc0
  4271b4:	cmp	w9, #0x80
  4271b8:	b.ne	427150 <ferror@plt+0x23120>  // b.any
  4271bc:	add	w10, w8, #0x1
  4271c0:	cmp	x11, w8, uxtw
  4271c4:	mov	w9, w8
  4271c8:	mov	w8, w10
  4271cc:	b.gt	4271ac <ferror@plt+0x2317c>
  4271d0:	cbz	x19, 427294 <ferror@plt+0x23264>
  4271d4:	add	w0, w24, #0x1
  4271d8:	mov	w1, #0x2                   	// #2
  4271dc:	bl	411e40 <ferror@plt+0xde10>
  4271e0:	mov	x23, x0
  4271e4:	cbz	w24, 427250 <ferror@plt+0x23220>
  4271e8:	mov	w26, wzr
  4271ec:	mov	w27, #0xffffd800            	// #-10240
  4271f0:	mov	x21, x20
  4271f4:	mov	x0, x21
  4271f8:	bl	4262ec <ferror@plt+0x222bc>
  4271fc:	lsr	w8, w0, #16
  427200:	cbnz	w8, 427210 <ferror@plt+0x231e0>
  427204:	mov	w8, #0x1                   	// #1
  427208:	mov	w9, w26
  42720c:	b	42722c <ferror@plt+0x231fc>
  427210:	sub	w8, w0, #0x10, lsl #12
  427214:	mov	w0, #0xffffdc00            	// #-9216
  427218:	add	w9, w26, #0x1
  42721c:	add	w10, w27, w8, lsr #10
  427220:	bfxil	w0, w8, #0, #10
  427224:	mov	w8, #0x2                   	// #2
  427228:	strh	w10, [x23, w26, uxtw #1]
  42722c:	strh	w0, [x23, w9, sxtw #1]
  427230:	ldrb	w9, [x21]
  427234:	add	w26, w26, w8
  427238:	cmp	w26, w24
  42723c:	ldrb	w9, [x25, x9]
  427240:	add	x21, x21, x9
  427244:	b.cc	4271f4 <ferror@plt+0x231c4>  // b.lo, b.ul, b.last
  427248:	mov	w8, w26
  42724c:	b	427258 <ferror@plt+0x23228>
  427250:	mov	x8, xzr
  427254:	mov	x21, x20
  427258:	strh	wzr, [x23, x8, lsl #1]
  42725c:	cbz	x22, 427268 <ferror@plt+0x23238>
  427260:	mov	w8, w24
  427264:	str	x8, [x22]
  427268:	cbz	x19, 427274 <ferror@plt+0x23244>
  42726c:	sub	x8, x21, x20
  427270:	str	x8, [x19]
  427274:	mov	x0, x23
  427278:	ldp	x20, x19, [sp, #80]
  42727c:	ldp	x22, x21, [sp, #64]
  427280:	ldp	x24, x23, [sp, #48]
  427284:	ldp	x26, x25, [sp, #32]
  427288:	ldr	x27, [sp, #16]
  42728c:	ldp	x29, x30, [sp], #96
  427290:	ret
  427294:	bl	42fd9c <ferror@plt+0x2bd6c>
  427298:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  42729c:	mov	w1, w0
  4272a0:	add	x3, x3, #0x99e
  4272a4:	mov	w2, #0x3                   	// #3
  4272a8:	mov	x0, x23
  4272ac:	bl	409174 <ferror@plt+0x5144>
  4272b0:	mov	x23, xzr
  4272b4:	b	427274 <ferror@plt+0x23244>
  4272b8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4272bc:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  4272c0:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  4272c4:	add	x0, x0, #0xa7f
  4272c8:	add	x1, x1, #0xad8
  4272cc:	add	x2, x2, #0x996
  4272d0:	bl	412a18 <ferror@plt+0xe9e8>
  4272d4:	b	4272b0 <ferror@plt+0x23280>
  4272d8:	stp	x29, x30, [sp, #-64]!
  4272dc:	stp	x22, x21, [sp, #32]
  4272e0:	stp	x20, x19, [sp, #48]
  4272e4:	mov	x20, x3
  4272e8:	mov	x19, x2
  4272ec:	mov	x21, x0
  4272f0:	stp	x24, x23, [sp, #16]
  4272f4:	mov	x29, sp
  4272f8:	cbz	x1, 427358 <ferror@plt+0x23328>
  4272fc:	mov	x22, x4
  427300:	mov	x23, xzr
  427304:	mov	w24, wzr
  427308:	ldr	w8, [x21, x23, lsl #2]
  42730c:	cbz	w8, 42735c <ferror@plt+0x2332c>
  427310:	lsr	w9, w8, #11
  427314:	cmp	w9, #0x1b
  427318:	b.cc	427330 <ferror@plt+0x23300>  // b.lo, b.ul, b.last
  42731c:	lsr	w9, w8, #13
  427320:	cmp	w9, #0x6
  427324:	b.ls	427408 <ferror@plt+0x233d8>  // b.plast
  427328:	cmp	w8, #0x10, lsl #12
  42732c:	b.cs	427338 <ferror@plt+0x23308>  // b.hs, b.nlast
  427330:	mov	w8, #0x1                   	// #1
  427334:	b	427344 <ferror@plt+0x23314>
  427338:	cmp	w8, #0x110, lsl #12
  42733c:	b.cs	42741c <ferror@plt+0x233ec>  // b.hs, b.nlast
  427340:	mov	w8, #0x2                   	// #2
  427344:	add	x23, x23, #0x1
  427348:	cmp	x1, x23
  42734c:	add	w24, w24, w8
  427350:	b.ne	427308 <ferror@plt+0x232d8>  // b.any
  427354:	b	42735c <ferror@plt+0x2332c>
  427358:	mov	w24, wzr
  42735c:	add	w8, w24, #0x1
  427360:	sxtw	x0, w8
  427364:	mov	w1, #0x2                   	// #2
  427368:	bl	411e40 <ferror@plt+0xde10>
  42736c:	cmp	w24, #0x1
  427370:	b.lt	4273d0 <ferror@plt+0x233a0>  // b.tstop
  427374:	mov	x23, xzr
  427378:	mov	w8, wzr
  42737c:	mov	w9, #0xffffd800            	// #-10240
  427380:	ldr	w10, [x21, x23, lsl #2]
  427384:	lsr	w11, w10, #16
  427388:	cbnz	w11, 427398 <ferror@plt+0x23368>
  42738c:	mov	w12, #0x1                   	// #1
  427390:	mov	w11, w8
  427394:	b	4273b4 <ferror@plt+0x23384>
  427398:	sub	w12, w10, #0x10, lsl #12
  42739c:	mov	w10, #0xffffdc00            	// #-9216
  4273a0:	add	w11, w8, #0x1
  4273a4:	add	w13, w9, w12, lsr #10
  4273a8:	bfxil	w10, w12, #0, #10
  4273ac:	mov	w12, #0x2                   	// #2
  4273b0:	strh	w13, [x0, w8, uxtw #1]
  4273b4:	add	w8, w8, w12
  4273b8:	cmp	w8, w24
  4273bc:	add	x23, x23, #0x1
  4273c0:	strh	w10, [x0, w11, sxtw #1]
  4273c4:	b.lt	427380 <ferror@plt+0x23350>  // b.tstop
  4273c8:	mov	w8, w8
  4273cc:	b	4273d8 <ferror@plt+0x233a8>
  4273d0:	mov	x8, xzr
  4273d4:	mov	w23, wzr
  4273d8:	strh	wzr, [x0, x8, lsl #1]
  4273dc:	cbz	x20, 4273e8 <ferror@plt+0x233b8>
  4273e0:	sxtw	x8, w24
  4273e4:	str	x8, [x20]
  4273e8:	cbz	x19, 4273f4 <ferror@plt+0x233c4>
  4273ec:	mov	w8, w23
  4273f0:	str	x8, [x19]
  4273f4:	ldp	x20, x19, [sp, #48]
  4273f8:	ldp	x22, x21, [sp, #32]
  4273fc:	ldp	x24, x23, [sp, #16]
  427400:	ldp	x29, x30, [sp], #64
  427404:	ret
  427408:	bl	42fd9c <ferror@plt+0x2bd6c>
  42740c:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  427410:	mov	w1, w0
  427414:	add	x3, x3, #0xa62
  427418:	b	42742c <ferror@plt+0x233fc>
  42741c:	bl	42fd9c <ferror@plt+0x2bd6c>
  427420:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  427424:	mov	w1, w0
  427428:	add	x3, x3, #0xb26
  42742c:	mov	w2, #0x1                   	// #1
  427430:	mov	x0, x22
  427434:	bl	409174 <ferror@plt+0x5144>
  427438:	mov	x0, xzr
  42743c:	cbnz	x19, 4273ec <ferror@plt+0x233bc>
  427440:	b	4273f4 <ferror@plt+0x233c4>
  427444:	tbnz	x1, #63, 42756c <ferror@plt+0x2353c>
  427448:	mov	x8, x0
  42744c:	cbz	x1, 427660 <ferror@plt+0x23630>
  427450:	mov	x10, xzr
  427454:	mov	w9, #0x10ffff              	// #1114111
  427458:	mov	x8, x0
  42745c:	ldrb	w11, [x8]
  427460:	cbz	w11, 427660 <ferror@plt+0x23630>
  427464:	sxtb	w12, w11
  427468:	tbnz	w12, #31, 427474 <ferror@plt+0x23444>
  42746c:	mov	x10, x8
  427470:	b	427558 <ferror@plt+0x23528>
  427474:	and	w12, w11, #0xe0
  427478:	cmp	w12, #0xc0
  42747c:	b.ne	4274ac <ferror@plt+0x2347c>  // b.any
  427480:	sub	x10, x1, x10
  427484:	cmp	x10, #0x2
  427488:	b.lt	427660 <ferror@plt+0x23630>  // b.tstop
  42748c:	and	w10, w11, #0x1e
  427490:	cbz	w10, 427660 <ferror@plt+0x23630>
  427494:	mov	x10, x8
  427498:	ldrb	w11, [x10, #1]!
  42749c:	and	w11, w11, #0xc0
  4274a0:	cmp	w11, #0x80
  4274a4:	b.eq	427558 <ferror@plt+0x23528>  // b.none
  4274a8:	b	427660 <ferror@plt+0x23630>
  4274ac:	and	w12, w11, #0xf0
  4274b0:	sub	x10, x1, x10
  4274b4:	cmp	w12, #0xe0
  4274b8:	b.ne	4274d4 <ferror@plt+0x234a4>  // b.any
  4274bc:	cmp	x10, #0x3
  4274c0:	b.lt	427660 <ferror@plt+0x23630>  // b.tstop
  4274c4:	and	w12, w11, #0xf
  4274c8:	mov	w11, #0x800                 	// #2048
  4274cc:	mov	x10, x8
  4274d0:	b	42750c <ferror@plt+0x234dc>
  4274d4:	cmp	x10, #0x4
  4274d8:	b.lt	427660 <ferror@plt+0x23630>  // b.tstop
  4274dc:	and	w10, w11, #0xf8
  4274e0:	cmp	w10, #0xf0
  4274e4:	b.ne	427660 <ferror@plt+0x23630>  // b.any
  4274e8:	mov	x10, x8
  4274ec:	ldrb	w12, [x10, #1]!
  4274f0:	and	w13, w12, #0xc0
  4274f4:	cmp	w13, #0x80
  4274f8:	b.ne	427660 <ferror@plt+0x23630>  // b.any
  4274fc:	and	w11, w11, #0x7
  427500:	and	w12, w12, #0x3f
  427504:	bfi	w12, w11, #6, #3
  427508:	mov	w11, #0x10000               	// #65536
  42750c:	ldrb	w13, [x10, #1]
  427510:	and	w14, w13, #0xc0
  427514:	cmp	w14, #0x80
  427518:	b.ne	427660 <ferror@plt+0x23630>  // b.any
  42751c:	ldrb	w14, [x10, #2]!
  427520:	and	w15, w14, #0xc0
  427524:	cmp	w15, #0x80
  427528:	b.ne	427660 <ferror@plt+0x23630>  // b.any
  42752c:	lsl	w15, w12, #12
  427530:	bfi	w15, w13, #6, #6
  427534:	mov	w12, w15
  427538:	bfxil	w12, w14, #0, #6
  42753c:	cmp	w12, w11
  427540:	b.cc	427660 <ferror@plt+0x23630>  // b.lo, b.ul, b.last
  427544:	lsr	w11, w15, #11
  427548:	cmp	w11, #0x1b
  42754c:	b.eq	427660 <ferror@plt+0x23630>  // b.none
  427550:	cmp	w12, w9
  427554:	b.hi	427660 <ferror@plt+0x23630>  // b.pmore
  427558:	add	x8, x10, #0x1
  42755c:	sub	x10, x8, x0
  427560:	cmp	x10, x1
  427564:	b.lt	42745c <ferror@plt+0x2342c>  // b.tstop
  427568:	b	427660 <ferror@plt+0x23630>
  42756c:	ldrb	w11, [x0]
  427570:	mov	x8, x0
  427574:	cbz	w11, 427660 <ferror@plt+0x23630>
  427578:	mov	w9, #0x10ffff              	// #1114111
  42757c:	mov	x8, x0
  427580:	sxtb	w10, w11
  427584:	tbnz	w10, #31, 427590 <ferror@plt+0x23560>
  427588:	mov	x10, x8
  42758c:	b	427654 <ferror@plt+0x23624>
  427590:	and	w11, w11, #0xff
  427594:	and	w10, w11, #0xe0
  427598:	cmp	w10, #0xc0
  42759c:	b.ne	4275c0 <ferror@plt+0x23590>  // b.any
  4275a0:	tst	w11, #0x1e
  4275a4:	b.eq	427660 <ferror@plt+0x23630>  // b.none
  4275a8:	mov	x10, x8
  4275ac:	ldrb	w11, [x10, #1]!
  4275b0:	and	w11, w11, #0xc0
  4275b4:	cmp	w11, #0x80
  4275b8:	b.eq	427654 <ferror@plt+0x23624>  // b.none
  4275bc:	b	427660 <ferror@plt+0x23630>
  4275c0:	and	w10, w11, #0xf0
  4275c4:	cmp	w10, #0xe0
  4275c8:	b.ne	4275dc <ferror@plt+0x235ac>  // b.any
  4275cc:	and	w12, w11, #0xf
  4275d0:	mov	w11, #0x800                 	// #2048
  4275d4:	mov	x10, x8
  4275d8:	b	427608 <ferror@plt+0x235d8>
  4275dc:	and	w10, w11, #0xf8
  4275e0:	cmp	w10, #0xf0
  4275e4:	b.ne	427660 <ferror@plt+0x23630>  // b.any
  4275e8:	mov	x10, x8
  4275ec:	ldrb	w12, [x10, #1]!
  4275f0:	and	w13, w12, #0xc0
  4275f4:	cmp	w13, #0x80
  4275f8:	b.ne	427660 <ferror@plt+0x23630>  // b.any
  4275fc:	and	w12, w12, #0x3f
  427600:	bfi	w12, w11, #6, #3
  427604:	mov	w11, #0x10000               	// #65536
  427608:	ldrb	w13, [x10, #1]
  42760c:	and	w14, w13, #0xc0
  427610:	cmp	w14, #0x80
  427614:	b.ne	427660 <ferror@plt+0x23630>  // b.any
  427618:	ldrb	w14, [x10, #2]!
  42761c:	and	w15, w14, #0xc0
  427620:	cmp	w15, #0x80
  427624:	b.ne	427660 <ferror@plt+0x23630>  // b.any
  427628:	lsl	w15, w12, #12
  42762c:	bfi	w15, w13, #6, #6
  427630:	mov	w12, w15
  427634:	bfxil	w12, w14, #0, #6
  427638:	cmp	w12, w11
  42763c:	b.cc	427660 <ferror@plt+0x23630>  // b.lo, b.ul, b.last
  427640:	lsr	w11, w15, #11
  427644:	cmp	w11, #0x1b
  427648:	b.eq	427660 <ferror@plt+0x23630>  // b.none
  42764c:	cmp	w12, w9
  427650:	b.hi	427660 <ferror@plt+0x23630>  // b.pmore
  427654:	ldrb	w11, [x10, #1]!
  427658:	mov	x8, x10
  42765c:	cbnz	w11, 427580 <ferror@plt+0x23550>
  427660:	cbz	x2, 427668 <ferror@plt+0x23638>
  427664:	str	x8, [x2]
  427668:	tbnz	x1, #63, 427680 <ferror@plt+0x23650>
  42766c:	add	x9, x0, x1
  427670:	cmp	x8, x9
  427674:	b.eq	427680 <ferror@plt+0x23650>  // b.none
  427678:	mov	w0, wzr
  42767c:	ret
  427680:	tbnz	x1, #63, 42768c <ferror@plt+0x2365c>
  427684:	mov	w0, #0x1                   	// #1
  427688:	ret
  42768c:	ldrb	w8, [x8]
  427690:	cbnz	w8, 427678 <ferror@plt+0x23648>
  427694:	b	427684 <ferror@plt+0x23654>
  427698:	cmp	w0, #0x110, lsl #12
  42769c:	lsr	w8, w0, #11
  4276a0:	cset	w9, cc  // cc = lo, ul, last
  4276a4:	cmp	w8, #0x1b
  4276a8:	cset	w8, ne  // ne = any
  4276ac:	and	w0, w9, w8
  4276b0:	ret
  4276b4:	stp	x29, x30, [sp, #-32]!
  4276b8:	stp	x20, x19, [sp, #16]
  4276bc:	mov	x20, x1
  4276c0:	mov	x19, x0
  4276c4:	mov	x29, sp
  4276c8:	tbz	x1, #63, 4276d8 <ferror@plt+0x236a8>
  4276cc:	mov	x0, x19
  4276d0:	bl	403550 <strlen@plt>
  4276d4:	mov	x20, x0
  4276d8:	add	x0, x20, #0x1
  4276dc:	bl	411be4 <ferror@plt+0xdbb4>
  4276e0:	cmp	x20, #0x1
  4276e4:	add	x8, x0, x20
  4276e8:	b.lt	427740 <ferror@plt+0x23710>  // b.tstop
  4276ec:	adrp	x9, 455000 <ferror@plt+0x50fd0>
  4276f0:	add	x9, x9, #0x818
  4276f4:	mov	x12, x8
  4276f8:	ldrb	w14, [x19], #1
  4276fc:	ldrb	w13, [x9, x14]
  427700:	sub	w11, w13, #0x1
  427704:	sub	x10, x12, x13
  427708:	tst	w11, #0xff
  42770c:	strb	w14, [x10]
  427710:	b.eq	427734 <ferror@plt+0x23704>  // b.none
  427714:	neg	x13, x13
  427718:	add	x12, x12, x13
  42771c:	add	x12, x12, #0x1
  427720:	ldrb	w13, [x19], #1
  427724:	sub	w11, w11, #0x1
  427728:	tst	w11, #0xff
  42772c:	strb	w13, [x12], #1
  427730:	b.ne	427720 <ferror@plt+0x236f0>  // b.any
  427734:	cmp	x10, x0
  427738:	mov	x12, x10
  42773c:	b.hi	4276f8 <ferror@plt+0x236c8>  // b.pmore
  427740:	ldp	x20, x19, [sp, #16]
  427744:	strb	wzr, [x8]
  427748:	ldp	x29, x30, [sp], #32
  42774c:	ret
  427750:	sub	sp, sp, #0x50
  427754:	stp	x29, x30, [sp, #16]
  427758:	stp	x24, x23, [sp, #32]
  42775c:	stp	x22, x21, [sp, #48]
  427760:	stp	x20, x19, [sp, #64]
  427764:	add	x29, sp, #0x10
  427768:	cbz	x0, 42783c <ferror@plt+0x2380c>
  42776c:	mov	x20, x0
  427770:	bl	403550 <strlen@plt>
  427774:	cbz	w0, 42781c <ferror@plt+0x237ec>
  427778:	adrp	x21, 455000 <ferror@plt+0x50fd0>
  42777c:	mov	x19, xzr
  427780:	add	x21, x21, #0xb71
  427784:	mov	x22, x20
  427788:	sxtw	x23, w0
  42778c:	add	x2, sp, #0x8
  427790:	mov	x0, x22
  427794:	mov	x1, x23
  427798:	bl	427444 <ferror@plt+0x23414>
  42779c:	cbnz	w0, 4277e8 <ferror@plt+0x237b8>
  4277a0:	ldr	x8, [sp, #8]
  4277a4:	sub	x24, x8, x22
  4277a8:	cbnz	x19, 4277b8 <ferror@plt+0x23788>
  4277ac:	mov	x0, x23
  4277b0:	bl	41e0fc <ferror@plt+0x1a0cc>
  4277b4:	mov	x19, x0
  4277b8:	sxtw	x2, w24
  4277bc:	mov	x0, x19
  4277c0:	mov	x1, x22
  4277c4:	bl	41e254 <ferror@plt+0x1a224>
  4277c8:	mov	x0, x19
  4277cc:	mov	x1, x21
  4277d0:	bl	41e570 <ferror@plt+0x1a540>
  4277d4:	ldr	x8, [sp, #8]
  4277d8:	mvn	w9, w24
  4277dc:	adds	w0, w23, w9
  4277e0:	add	x22, x8, #0x1
  4277e4:	b.ne	427788 <ferror@plt+0x23758>  // b.any
  4277e8:	cbz	x19, 42781c <ferror@plt+0x237ec>
  4277ec:	mov	x0, x19
  4277f0:	mov	x1, x22
  4277f4:	bl	41e570 <ferror@plt+0x1a540>
  4277f8:	ldr	x0, [x19]
  4277fc:	mov	x1, #0xffffffffffffffff    	// #-1
  427800:	mov	x2, xzr
  427804:	bl	427444 <ferror@plt+0x23414>
  427808:	cbz	w0, 427860 <ferror@plt+0x23830>
  42780c:	mov	x0, x19
  427810:	mov	w1, wzr
  427814:	bl	41e358 <ferror@plt+0x1a328>
  427818:	b	427824 <ferror@plt+0x237f4>
  42781c:	mov	x0, x20
  427820:	bl	41c024 <ferror@plt+0x17ff4>
  427824:	ldp	x20, x19, [sp, #64]
  427828:	ldp	x22, x21, [sp, #48]
  42782c:	ldp	x24, x23, [sp, #32]
  427830:	ldp	x29, x30, [sp, #16]
  427834:	add	sp, sp, #0x50
  427838:	ret
  42783c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  427840:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  427844:	adrp	x2, 43a000 <ferror@plt+0x35fd0>
  427848:	add	x0, x0, #0xa7f
  42784c:	add	x1, x1, #0xb48
  427850:	add	x2, x2, #0xe25
  427854:	bl	412a18 <ferror@plt+0xe9e8>
  427858:	mov	x0, xzr
  42785c:	b	427824 <ferror@plt+0x237f4>
  427860:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  427864:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  427868:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  42786c:	adrp	x4, 455000 <ferror@plt+0x50fd0>
  427870:	add	x0, x0, #0xa7f
  427874:	add	x1, x1, #0xb75
  427878:	add	x3, x3, #0xb7d
  42787c:	add	x4, x4, #0xb90
  427880:	mov	w2, #0x6c8                 	// #1736
  427884:	bl	421e64 <ferror@plt+0x1de34>
  427888:	lsr	w8, w0, #8
  42788c:	cmp	w8, #0x2fa
  427890:	b.hi	4278bc <ferror@plt+0x2388c>  // b.pmore
  427894:	adrp	x9, 455000 <ferror@plt+0x50fd0>
  427898:	add	x9, x9, #0xbb8
  42789c:	ldrsh	w8, [x9, w8, uxtw #1]
  4278a0:	mov	w9, #0x1100                	// #4352
  4278a4:	cmp	w8, w9
  4278a8:	and	w8, w8, #0xffff
  4278ac:	b.lt	4278e8 <ferror@plt+0x238b8>  // b.tstop
  4278b0:	mov	w9, #0xffffef00            	// #-4352
  4278b4:	add	w0, w8, w9
  4278b8:	ret
  4278bc:	sub	w8, w0, #0xe0, lsl #12
  4278c0:	lsr	w9, w8, #16
  4278c4:	cmp	w9, #0x2
  4278c8:	b.hi	427904 <ferror@plt+0x238d4>  // b.pmore
  4278cc:	adrp	x9, 456000 <ferror@plt+0x51fd0>
  4278d0:	lsr	w8, w8, #8
  4278d4:	add	x9, x9, #0x1ae
  4278d8:	ldrsh	w8, [x9, w8, uxtw #1]
  4278dc:	mov	w9, #0xffffef00            	// #-4352
  4278e0:	add	w0, w8, w9
  4278e4:	ret
  4278e8:	adrp	x10, 45c000 <ferror@plt+0x57fd0>
  4278ec:	sxth	x8, w8
  4278f0:	add	x10, x10, #0x7ec
  4278f4:	and	w9, w0, #0xff
  4278f8:	add	x8, x10, x8, lsl #8
  4278fc:	ldrb	w0, [x8, w9, uxtw]
  427900:	ret
  427904:	mov	w0, wzr
  427908:	ret
  42790c:	mov	w9, #0xfb00                	// #64256
  427910:	adrp	x11, 455000 <ferror@plt+0x50fd0>
  427914:	adrp	x14, 45c000 <ferror@plt+0x57fd0>
  427918:	adrp	x15, 456000 <ferror@plt+0x51fd0>
  42791c:	mov	w8, #0xfff20000            	// #-917504
  427920:	movk	w9, #0x2, lsl #16
  427924:	sub	x10, x1, #0x1
  427928:	add	x11, x11, #0xbb8
  42792c:	mov	w12, #0x1100                	// #4352
  427930:	mov	w13, #0xffffef00            	// #-4352
  427934:	add	x14, x14, #0x7ec
  427938:	add	x15, x15, #0x1ae
  42793c:	ldr	w16, [x0]
  427940:	cmp	w16, w9
  427944:	b.cs	42796c <ferror@plt+0x2393c>  // b.hs, b.nlast
  427948:	lsr	x17, x16, #7
  42794c:	and	x17, x17, #0x1fffffe
  427950:	ldrsh	w17, [x11, x17]
  427954:	cmp	w17, w12
  427958:	and	w17, w17, #0xffff
  42795c:	b.lt	427990 <ferror@plt+0x23960>  // b.tstop
  427960:	add	w16, w17, w13
  427964:	cbnz	x10, 4279b0 <ferror@plt+0x23980>
  427968:	b	427ad0 <ferror@plt+0x23aa0>
  42796c:	add	w16, w16, w8
  427970:	lsr	w17, w16, #16
  427974:	cmp	w17, #0x2
  427978:	b.hi	4279a8 <ferror@plt+0x23978>  // b.pmore
  42797c:	lsr	w16, w16, #8
  427980:	ldrsh	w16, [x15, w16, uxtw #1]
  427984:	add	w16, w16, w13
  427988:	cbnz	x10, 4279b0 <ferror@plt+0x23980>
  42798c:	b	427ad0 <ferror@plt+0x23aa0>
  427990:	sxth	x17, w17
  427994:	and	x16, x16, #0xff
  427998:	add	x17, x14, x17, lsl #8
  42799c:	ldrb	w16, [x17, x16]
  4279a0:	cbnz	x10, 4279b0 <ferror@plt+0x23980>
  4279a4:	b	427ad0 <ferror@plt+0x23aa0>
  4279a8:	mov	w16, wzr
  4279ac:	cbz	x10, 427ad0 <ferror@plt+0x23aa0>
  4279b0:	mov	x1, xzr
  4279b4:	mov	w17, wzr
  4279b8:	add	x18, x1, #0x1
  4279bc:	ldr	w2, [x0, x18, lsl #2]
  4279c0:	cmp	w2, w9
  4279c4:	b.cs	4279ec <ferror@plt+0x239bc>  // b.hs, b.nlast
  4279c8:	lsr	x3, x2, #7
  4279cc:	and	x3, x3, #0x1fffffe
  4279d0:	ldrsh	w3, [x11, x3]
  4279d4:	cmp	w3, w12
  4279d8:	and	w3, w3, #0xffff
  4279dc:	b.lt	427a10 <ferror@plt+0x239e0>  // b.tstop
  4279e0:	add	w3, w3, w13
  4279e4:	cbnz	w3, 427a24 <ferror@plt+0x239f4>
  4279e8:	b	427abc <ferror@plt+0x23a8c>
  4279ec:	add	w3, w2, w8
  4279f0:	lsr	w4, w3, #16
  4279f4:	cmp	w4, #0x2
  4279f8:	b.hi	427ab8 <ferror@plt+0x23a88>  // b.pmore
  4279fc:	lsr	w3, w3, #8
  427a00:	ldrsh	w3, [x15, w3, uxtw #1]
  427a04:	add	w3, w3, w13
  427a08:	cbnz	w3, 427a24 <ferror@plt+0x239f4>
  427a0c:	b	427abc <ferror@plt+0x23a8c>
  427a10:	sxth	x3, w3
  427a14:	and	x4, x2, #0xff
  427a18:	add	x3, x14, x3, lsl #8
  427a1c:	ldrb	w3, [x3, x4]
  427a20:	cbz	w3, 427abc <ferror@plt+0x23a8c>
  427a24:	cmp	w16, w3
  427a28:	b.le	427abc <ferror@plt+0x23a8c>
  427a2c:	ldr	w4, [x0, x1, lsl #2]
  427a30:	cmp	w4, w9
  427a34:	b.cs	427a58 <ferror@plt+0x23a28>  // b.hs, b.nlast
  427a38:	lsr	x5, x4, #7
  427a3c:	and	x5, x5, #0x1fffffe
  427a40:	ldrsh	w5, [x11, x5]
  427a44:	cmp	w5, w12
  427a48:	and	w5, w5, #0xffff
  427a4c:	b.lt	427a78 <ferror@plt+0x23a48>  // b.tstop
  427a50:	add	w5, w5, w13
  427a54:	b	427a90 <ferror@plt+0x23a60>
  427a58:	add	w5, w4, w8
  427a5c:	lsr	w6, w5, #16
  427a60:	cmp	w6, #0x2
  427a64:	b.hi	427a8c <ferror@plt+0x23a5c>  // b.pmore
  427a68:	lsr	w5, w5, #8
  427a6c:	ldrsh	w5, [x15, w5, uxtw #1]
  427a70:	add	w5, w5, w13
  427a74:	b	427a90 <ferror@plt+0x23a60>
  427a78:	sxth	x5, w5
  427a7c:	and	x6, x4, #0xff
  427a80:	add	x5, x14, x5, lsl #8
  427a84:	ldrb	w5, [x5, x6]
  427a88:	b	427a90 <ferror@plt+0x23a60>
  427a8c:	mov	w5, wzr
  427a90:	cmp	w5, w3
  427a94:	b.le	427ab0 <ferror@plt+0x23a80>
  427a98:	add	x17, x0, x1, lsl #2
  427a9c:	sub	x1, x1, #0x1
  427aa0:	stp	w2, w4, [x17]
  427aa4:	cmn	x1, #0x1
  427aa8:	mov	w17, #0x1                   	// #1
  427aac:	b.ne	427a2c <ferror@plt+0x239fc>  // b.any
  427ab0:	mov	w3, w16
  427ab4:	b	427abc <ferror@plt+0x23a8c>
  427ab8:	mov	w3, wzr
  427abc:	cmp	x18, x10
  427ac0:	mov	x1, x18
  427ac4:	mov	w16, w3
  427ac8:	b.ne	4279b8 <ferror@plt+0x23988>  // b.any
  427acc:	cbnz	w17, 42793c <ferror@plt+0x2390c>
  427ad0:	ret
  427ad4:	stp	x29, x30, [sp, #-80]!
  427ad8:	mov	w8, #0xffff5400            	// #-44032
  427adc:	stp	x22, x21, [sp, #48]
  427ae0:	add	w21, w0, w8
  427ae4:	lsr	w8, w21, #2
  427ae8:	stp	x20, x19, [sp, #64]
  427aec:	cmp	w8, #0xae8
  427af0:	mov	x19, x1
  427af4:	str	x25, [sp, #16]
  427af8:	stp	x24, x23, [sp, #32]
  427afc:	mov	x29, sp
  427b00:	b.hi	427b9c <ferror@plt+0x23b6c>  // b.pmore
  427b04:	mov	w22, #0x4925                	// #18725
  427b08:	ubfx	w8, w21, #2, #14
  427b0c:	movk	w22, #0x2492, lsl #16
  427b10:	umull	x8, w8, w22
  427b14:	and	w23, w21, #0xffff
  427b18:	mov	w9, #0x1c                  	// #28
  427b1c:	lsr	x8, x8, #32
  427b20:	msub	w24, w8, w9, w23
  427b24:	mov	w10, #0x2                   	// #2
  427b28:	cmp	w24, #0x0
  427b2c:	cinc	x25, x10, ne  // ne = any
  427b30:	lsl	x0, x25, #2
  427b34:	str	x25, [x19]
  427b38:	bl	411be4 <ferror@plt+0xdbb4>
  427b3c:	mov	x20, x0
  427b40:	cbz	x0, 427c1c <ferror@plt+0x23bec>
  427b44:	mov	w8, #0x5c4d                	// #23629
  427b48:	movk	w8, #0xdee9, lsl #16
  427b4c:	umull	x8, w23, w8
  427b50:	mov	w9, #0x1100                	// #4352
  427b54:	mov	w10, #0x24c                 	// #588
  427b58:	lsr	x8, x8, #41
  427b5c:	orr	w9, w8, w9
  427b60:	msub	w8, w8, w10, w21
  427b64:	ubfx	w8, w8, #2, #14
  427b68:	umull	x8, w8, w22
  427b6c:	mov	w11, #0x1161                	// #4449
  427b70:	lsr	x8, x8, #32
  427b74:	tst	w24, #0xffff
  427b78:	add	w8, w8, w11
  427b7c:	stp	w9, w8, [x20]
  427b80:	b.eq	427c18 <ferror@plt+0x23be8>  // b.none
  427b84:	mov	w8, #0x11a7                	// #4519
  427b88:	add	w8, w24, w8
  427b8c:	and	w8, w8, #0xffff
  427b90:	mov	w25, #0x3                   	// #3
  427b94:	str	w8, [x20, #8]
  427b98:	b	427c1c <ferror@plt+0x23bec>
  427b9c:	mov	w1, wzr
  427ba0:	mov	w20, w0
  427ba4:	bl	427c3c <ferror@plt+0x23c0c>
  427ba8:	cbz	x0, 427c00 <ferror@plt+0x23bd0>
  427bac:	mov	x1, #0xffffffffffffffff    	// #-1
  427bb0:	mov	x21, x0
  427bb4:	bl	426134 <ferror@plt+0x22104>
  427bb8:	str	x0, [x19]
  427bbc:	lsl	x0, x0, #2
  427bc0:	bl	411be4 <ferror@plt+0xdbb4>
  427bc4:	ldrb	w8, [x21]
  427bc8:	mov	x20, x0
  427bcc:	cbz	w8, 427c20 <ferror@plt+0x23bf0>
  427bd0:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  427bd4:	ldr	x19, [x8, #2328]
  427bd8:	mov	x22, x20
  427bdc:	mov	x0, x21
  427be0:	bl	4262ec <ferror@plt+0x222bc>
  427be4:	str	w0, [x22], #4
  427be8:	ldrb	w8, [x21]
  427bec:	ldrb	w8, [x19, x8]
  427bf0:	add	x21, x21, x8
  427bf4:	ldrb	w8, [x21]
  427bf8:	cbnz	w8, 427bdc <ferror@plt+0x23bac>
  427bfc:	b	427c20 <ferror@plt+0x23bf0>
  427c00:	mov	w0, #0x4                   	// #4
  427c04:	bl	411be4 <ferror@plt+0xdbb4>
  427c08:	mov	w8, #0x1                   	// #1
  427c0c:	str	w20, [x0]
  427c10:	str	x8, [x19]
  427c14:	b	427c24 <ferror@plt+0x23bf4>
  427c18:	mov	w25, #0x2                   	// #2
  427c1c:	str	x25, [x19]
  427c20:	mov	x0, x20
  427c24:	ldp	x20, x19, [sp, #64]
  427c28:	ldp	x22, x21, [sp, #48]
  427c2c:	ldp	x24, x23, [sp, #32]
  427c30:	ldr	x25, [sp, #16]
  427c34:	ldp	x29, x30, [sp], #80
  427c38:	ret
  427c3c:	mov	w9, #0xf97d                	// #63869
  427c40:	sub	w8, w0, #0xa0
  427c44:	movk	w9, #0x2, lsl #16
  427c48:	cmp	w8, w9
  427c4c:	b.hi	427d00 <ferror@plt+0x23cd0>  // b.pmore
  427c50:	mov	w8, #0xfb4f                	// #64335
  427c54:	cmp	w0, w8
  427c58:	b.ne	427c64 <ferror@plt+0x23c34>  // b.any
  427c5c:	mov	w8, #0xb26                 	// #2854
  427c60:	b	427cb4 <ferror@plt+0x23c84>
  427c64:	adrp	x10, 45e000 <ferror@plt+0x59fd0>
  427c68:	mov	w8, wzr
  427c6c:	mov	w9, #0x164c                	// #5708
  427c70:	mov	w11, #0xb26                 	// #2854
  427c74:	mov	w12, #0xfb4f                	// #64335
  427c78:	add	x10, x10, #0xfec
  427c7c:	cmp	w11, w8
  427c80:	b.eq	427d00 <ferror@plt+0x23cd0>  // b.none
  427c84:	cmp	w12, w0
  427c88:	csel	w8, w11, w8, cc  // cc = lo, ul, last
  427c8c:	csel	w9, w9, w11, cc  // cc = lo, ul, last
  427c90:	add	w11, w9, w8
  427c94:	cmp	w11, #0x0
  427c98:	cinc	w13, w11, lt  // lt = tstop
  427c9c:	asr	w11, w13, #1
  427ca0:	sbfiz	x12, x11, #3, #32
  427ca4:	ldr	w12, [x10, x12]
  427ca8:	cmp	w12, w0
  427cac:	b.ne	427c7c <ferror@plt+0x23c4c>  // b.any
  427cb0:	sbfx	x8, x13, #1, #31
  427cb4:	adrp	x9, 45e000 <ferror@plt+0x59fd0>
  427cb8:	add	x9, x9, #0xfec
  427cbc:	cbz	w1, 427cdc <ferror@plt+0x23cac>
  427cc0:	add	x9, x9, x8, lsl #3
  427cc4:	ldrh	w8, [x9, #6]
  427cc8:	mov	w10, #0xffff                	// #65535
  427ccc:	cmp	w8, w10
  427cd0:	b.ne	427cf0 <ferror@plt+0x23cc0>  // b.any
  427cd4:	ldrh	w8, [x9, #4]
  427cd8:	b	427cf0 <ferror@plt+0x23cc0>
  427cdc:	add	x8, x9, x8, lsl #3
  427ce0:	ldrh	w8, [x8, #4]
  427ce4:	mov	w9, #0xffff                	// #65535
  427ce8:	cmp	w8, w9
  427cec:	b.eq	427d00 <ferror@plt+0x23cd0>  // b.none
  427cf0:	adrp	x9, 46a000 <ferror@plt+0x65fd0>
  427cf4:	add	x9, x9, #0x24c
  427cf8:	add	x0, x9, x8
  427cfc:	ret
  427d00:	mov	x0, xzr
  427d04:	ret
  427d08:	sub	sp, sp, #0x70
  427d0c:	orr	w8, w2, #0x1
  427d10:	cmp	w8, #0x3
  427d14:	stp	x29, x30, [sp, #16]
  427d18:	add	x29, sp, #0x10
  427d1c:	cset	w8, eq  // eq = none
  427d20:	stp	x26, x25, [sp, #48]
  427d24:	stp	x22, x21, [sp, #80]
  427d28:	stp	x20, x19, [sp, #96]
  427d2c:	mov	x20, x1
  427d30:	mov	x21, x0
  427d34:	add	x25, x0, x1
  427d38:	stur	w8, [x29, #-4]
  427d3c:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  427d40:	mov	x22, xzr
  427d44:	stp	x28, x27, [sp, #32]
  427d48:	stp	x24, x23, [sp, #64]
  427d4c:	str	w2, [sp, #8]
  427d50:	cbz	x1, 427de4 <ferror@plt+0x23db4>
  427d54:	ldr	x26, [x8, #2328]
  427d58:	mov	w27, #0xffff5400            	// #-44032
  427d5c:	mov	w24, #0x1c                  	// #28
  427d60:	mov	w23, #0x2                   	// #2
  427d64:	mov	x19, x21
  427d68:	ldrb	w28, [x19]
  427d6c:	cbz	x28, 427de4 <ferror@plt+0x23db4>
  427d70:	mov	x0, x19
  427d74:	bl	4262ec <ferror@plt+0x222bc>
  427d78:	add	w8, w0, w27
  427d7c:	lsr	w9, w8, #2
  427d80:	cmp	w9, #0xae8
  427d84:	b.hi	427db0 <ferror@plt+0x23d80>  // b.pmore
  427d88:	mov	w10, #0x4925                	// #18725
  427d8c:	and	w9, w8, #0xffff
  427d90:	ubfx	w8, w8, #2, #14
  427d94:	movk	w10, #0x2492, lsl #16
  427d98:	umull	x8, w8, w10
  427d9c:	lsr	x8, x8, #32
  427da0:	msub	w8, w8, w24, w9
  427da4:	cmp	w8, #0x0
  427da8:	cinc	x0, x23, ne  // ne = any
  427dac:	b	427dcc <ferror@plt+0x23d9c>
  427db0:	ldur	w1, [x29, #-4]
  427db4:	bl	427c3c <ferror@plt+0x23c0c>
  427db8:	cbz	x0, 427dc8 <ferror@plt+0x23d98>
  427dbc:	mov	x1, #0xffffffffffffffff    	// #-1
  427dc0:	bl	426134 <ferror@plt+0x22104>
  427dc4:	b	427dcc <ferror@plt+0x23d9c>
  427dc8:	mov	w0, #0x1                   	// #1
  427dcc:	ldrb	w8, [x26, x28]
  427dd0:	add	x22, x0, x22
  427dd4:	add	x19, x19, x8
  427dd8:	tbnz	x20, #63, 427d68 <ferror@plt+0x23d38>
  427ddc:	cmp	x19, x25
  427de0:	b.cc	427d68 <ferror@plt+0x23d38>  // b.lo, b.ul, b.last
  427de4:	add	x0, x22, #0x1
  427de8:	mov	w1, #0x4                   	// #4
  427dec:	bl	411e40 <ferror@plt+0xde10>
  427df0:	mov	x19, x0
  427df4:	cbz	x20, 4281dc <ferror@plt+0x241ac>
  427df8:	ldr	w8, [sp, #8]
  427dfc:	mov	x27, xzr
  427e00:	mov	x22, xzr
  427e04:	orr	w8, w8, #0x2
  427e08:	str	w8, [sp, #8]
  427e0c:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  427e10:	ldr	x26, [x8, #2328]
  427e14:	ldrb	w8, [x21]
  427e18:	cbz	w8, 4281d4 <ferror@plt+0x241a4>
  427e1c:	mov	x0, x21
  427e20:	bl	4262ec <ferror@plt+0x222bc>
  427e24:	mov	w8, #0xffff5400            	// #-44032
  427e28:	add	w8, w0, w8
  427e2c:	lsr	w9, w8, #2
  427e30:	cmp	w9, #0xae8
  427e34:	b.hi	427eb8 <ferror@plt+0x23e88>  // b.pmore
  427e38:	mov	w13, #0x4925                	// #18725
  427e3c:	ubfx	w9, w8, #2, #14
  427e40:	movk	w13, #0x2492, lsl #16
  427e44:	umull	x9, w9, w13
  427e48:	and	w11, w8, #0xffff
  427e4c:	lsr	x9, x9, #32
  427e50:	mov	w10, #0x1c                  	// #28
  427e54:	msub	w9, w9, w10, w11
  427e58:	cbz	x19, 427f08 <ferror@plt+0x23ed8>
  427e5c:	mov	w12, #0x5c4d                	// #23629
  427e60:	movk	w12, #0xdee9, lsl #16
  427e64:	umull	x11, w11, w12
  427e68:	lsr	x11, x11, #41
  427e6c:	mov	w14, #0x24c                 	// #588
  427e70:	msub	w8, w11, w14, w8
  427e74:	ubfx	w8, w8, #2, #14
  427e78:	mov	w12, #0x1100                	// #4352
  427e7c:	umull	x8, w8, w13
  427e80:	orr	w12, w11, w12
  427e84:	lsr	x8, x8, #32
  427e88:	mov	w11, #0x1161                	// #4449
  427e8c:	add	x10, x19, x27, lsl #2
  427e90:	tst	w9, #0xffff
  427e94:	add	w8, w8, w11
  427e98:	stp	w12, w8, [x10]
  427e9c:	b.eq	427f24 <ferror@plt+0x23ef4>  // b.none
  427ea0:	mov	w8, #0x11a7                	// #4519
  427ea4:	add	w8, w9, w8
  427ea8:	and	w8, w8, #0xffff
  427eac:	str	w8, [x10, #8]
  427eb0:	mov	w8, #0x3                   	// #3
  427eb4:	b	427f28 <ferror@plt+0x23ef8>
  427eb8:	ldur	w1, [x29, #-4]
  427ebc:	mov	w24, w0
  427ec0:	bl	427c3c <ferror@plt+0x23c0c>
  427ec4:	cbz	x0, 427f18 <ferror@plt+0x23ee8>
  427ec8:	ldrb	w8, [x0]
  427ecc:	mov	x23, x0
  427ed0:	mov	x28, x27
  427ed4:	cbz	w8, 427f2c <ferror@plt+0x23efc>
  427ed8:	mov	x24, x27
  427edc:	mov	x0, x23
  427ee0:	bl	4262ec <ferror@plt+0x222bc>
  427ee4:	str	w0, [x19, x24, lsl #2]
  427ee8:	ldrb	w8, [x23]
  427eec:	add	x28, x24, #0x1
  427ef0:	mov	x24, x28
  427ef4:	ldrb	w8, [x26, x8]
  427ef8:	add	x23, x23, x8
  427efc:	ldrb	w8, [x23]
  427f00:	cbnz	w8, 427edc <ferror@plt+0x23eac>
  427f04:	b	427f2c <ferror@plt+0x23efc>
  427f08:	tst	w9, #0xffff
  427f0c:	mov	w8, #0x2                   	// #2
  427f10:	cinc	x8, x8, ne  // ne = any
  427f14:	b	427f28 <ferror@plt+0x23ef8>
  427f18:	add	x28, x27, #0x1
  427f1c:	str	w24, [x19, x27, lsl #2]
  427f20:	b	427f2c <ferror@plt+0x23efc>
  427f24:	mov	w8, #0x2                   	// #2
  427f28:	add	x28, x8, x27
  427f2c:	cbz	x28, 427fd8 <ferror@plt+0x23fa8>
  427f30:	ldr	w8, [x19, x27, lsl #2]
  427f34:	mov	w9, #0xfb00                	// #64256
  427f38:	movk	w9, #0x2, lsl #16
  427f3c:	cmp	w8, w9
  427f40:	b.cs	427f78 <ferror@plt+0x23f48>  // b.hs, b.nlast
  427f44:	lsr	x9, x8, #7
  427f48:	adrp	x10, 455000 <ferror@plt+0x50fd0>
  427f4c:	and	x9, x9, #0x1fffffe
  427f50:	add	x10, x10, #0xbb8
  427f54:	ldrsh	w9, [x10, x9]
  427f58:	mov	w10, #0x1100                	// #4352
  427f5c:	cmp	w9, w10
  427f60:	and	w9, w9, #0xffff
  427f64:	b.lt	427fac <ferror@plt+0x23f7c>  // b.tstop
  427f68:	mov	w8, #0xffffef00            	// #-4352
  427f6c:	add	w8, w9, w8
  427f70:	cbnz	w8, 427fd8 <ferror@plt+0x23fa8>
  427f74:	b	427fc8 <ferror@plt+0x23f98>
  427f78:	mov	w9, #0xfff20000            	// #-917504
  427f7c:	add	w8, w8, w9
  427f80:	lsr	w9, w8, #16
  427f84:	cmp	w9, #0x2
  427f88:	b.hi	427fc8 <ferror@plt+0x23f98>  // b.pmore
  427f8c:	adrp	x9, 456000 <ferror@plt+0x51fd0>
  427f90:	lsr	w8, w8, #8
  427f94:	add	x9, x9, #0x1ae
  427f98:	ldrsh	w8, [x9, w8, uxtw #1]
  427f9c:	mov	w9, #0xffffef00            	// #-4352
  427fa0:	add	w8, w8, w9
  427fa4:	cbnz	w8, 427fd8 <ferror@plt+0x23fa8>
  427fa8:	b	427fc8 <ferror@plt+0x23f98>
  427fac:	adrp	x10, 45c000 <ferror@plt+0x57fd0>
  427fb0:	sxth	x9, w9
  427fb4:	add	x10, x10, #0x7ec
  427fb8:	and	x8, x8, #0xff
  427fbc:	add	x9, x10, x9, lsl #8
  427fc0:	ldrb	w8, [x9, x8]
  427fc4:	cbnz	w8, 427fd8 <ferror@plt+0x23fa8>
  427fc8:	add	x0, x19, x22, lsl #2
  427fcc:	sub	x1, x28, x22
  427fd0:	bl	42790c <ferror@plt+0x238dc>
  427fd4:	mov	x22, x27
  427fd8:	ldrb	w8, [x21]
  427fdc:	mov	x27, x28
  427fe0:	ldrb	w8, [x26, x8]
  427fe4:	add	x21, x21, x8
  427fe8:	tbnz	x20, #63, 427e14 <ferror@plt+0x23de4>
  427fec:	cmp	x21, x25
  427ff0:	mov	x27, x28
  427ff4:	b.cc	427e14 <ferror@plt+0x23de4>  // b.lo, b.ul, b.last
  427ff8:	cbz	x28, 4281dc <ferror@plt+0x241ac>
  427ffc:	add	x0, x19, x22, lsl #2
  428000:	sub	x1, x28, x22
  428004:	bl	42790c <ferror@plt+0x238dc>
  428008:	ldr	w8, [sp, #8]
  42800c:	str	wzr, [x19, x28, lsl #2]
  428010:	cmp	w8, #0x3
  428014:	b.ne	4281e4 <ferror@plt+0x241b4>  // b.any
  428018:	mov	w27, #0xfb00                	// #64256
  42801c:	mov	w8, wzr
  428020:	mov	x24, xzr
  428024:	mov	x20, xzr
  428028:	add	x21, x19, #0x4
  42802c:	mov	w22, #0x1100                	// #4352
  428030:	mov	w23, #0xffffef00            	// #-4352
  428034:	mov	w26, #0xfff20000            	// #-917504
  428038:	movk	w27, #0x2, lsl #16
  42803c:	ldr	w1, [x19, x24, lsl #2]
  428040:	cmp	w1, w27
  428044:	b.cs	428074 <ferror@plt+0x24044>  // b.hs, b.nlast
  428048:	lsr	x9, x1, #7
  42804c:	adrp	x10, 455000 <ferror@plt+0x50fd0>
  428050:	and	x9, x9, #0x1fffffe
  428054:	add	x10, x10, #0xbb8
  428058:	ldrsh	w9, [x10, x9]
  42805c:	cmp	w9, w22
  428060:	and	w9, w9, #0xffff
  428064:	b.lt	4280a0 <ferror@plt+0x24070>  // b.tstop
  428068:	add	w25, w9, w23
  42806c:	cbnz	x24, 4280c8 <ferror@plt+0x24098>
  428070:	b	42812c <ferror@plt+0x240fc>
  428074:	add	w9, w1, w26
  428078:	lsr	w10, w9, #16
  42807c:	cmp	w10, #0x2
  428080:	b.hi	4280c0 <ferror@plt+0x24090>  // b.pmore
  428084:	adrp	x10, 456000 <ferror@plt+0x51fd0>
  428088:	lsr	w9, w9, #8
  42808c:	add	x10, x10, #0x1ae
  428090:	ldrsh	w9, [x10, w9, uxtw #1]
  428094:	add	w25, w9, w23
  428098:	cbnz	x24, 4280c8 <ferror@plt+0x24098>
  42809c:	b	42812c <ferror@plt+0x240fc>
  4280a0:	adrp	x11, 45c000 <ferror@plt+0x57fd0>
  4280a4:	sxth	x9, w9
  4280a8:	add	x11, x11, #0x7ec
  4280ac:	and	x10, x1, #0xff
  4280b0:	add	x9, x11, x9, lsl #8
  4280b4:	ldrb	w25, [x9, x10]
  4280b8:	cbnz	x24, 4280c8 <ferror@plt+0x24098>
  4280bc:	b	42812c <ferror@plt+0x240fc>
  4280c0:	mov	w25, wzr
  4280c4:	cbz	x24, 42812c <ferror@plt+0x240fc>
  4280c8:	cbz	w8, 4280d4 <ferror@plt+0x240a4>
  4280cc:	cmp	w8, w25
  4280d0:	b.ge	42812c <ferror@plt+0x240fc>  // b.tcont
  4280d4:	add	x2, x19, x20, lsl #2
  4280d8:	ldr	w0, [x2]
  4280dc:	bl	42820c <ferror@plt+0x241dc>
  4280e0:	cbz	w0, 42812c <ferror@plt+0x240fc>
  4280e4:	add	x8, x24, #0x1
  4280e8:	cmp	x8, x28
  4280ec:	b.cs	428110 <ferror@plt+0x240e0>  // b.hs, b.nlast
  4280f0:	mvn	x9, x24
  4280f4:	add	x8, x21, x24, lsl #2
  4280f8:	add	x9, x9, x28
  4280fc:	ldr	w10, [x8]
  428100:	subs	x9, x9, #0x1
  428104:	stur	w10, [x8, #-4]
  428108:	add	x8, x8, #0x4
  42810c:	b.ne	4280fc <ferror@plt+0x240cc>  // b.any
  428110:	sub	x8, x24, #0x1
  428114:	cmp	x8, x20
  428118:	sub	x28, x28, #0x1
  42811c:	b.ne	428148 <ferror@plt+0x24118>  // b.any
  428120:	mov	w25, wzr
  428124:	mov	x24, x20
  428128:	b	428134 <ferror@plt+0x24104>
  42812c:	cmp	w25, #0x0
  428130:	csel	x20, x24, x20, eq  // eq = none
  428134:	add	x24, x24, #0x1
  428138:	cmp	x24, x28
  42813c:	mov	w8, w25
  428140:	b.cc	42803c <ferror@plt+0x2400c>  // b.lo, b.ul, b.last
  428144:	b	4281e4 <ferror@plt+0x241b4>
  428148:	add	x9, x19, x24, lsl #2
  42814c:	ldur	w9, [x9, #-8]
  428150:	cmp	w9, w27
  428154:	b.cs	428180 <ferror@plt+0x24150>  // b.hs, b.nlast
  428158:	lsr	x10, x9, #7
  42815c:	adrp	x11, 455000 <ferror@plt+0x50fd0>
  428160:	and	x10, x10, #0x1fffffe
  428164:	add	x11, x11, #0xbb8
  428168:	ldrsh	w10, [x11, x10]
  42816c:	cmp	w10, w22
  428170:	and	w10, w10, #0xffff
  428174:	b.lt	4281ac <ferror@plt+0x2417c>  // b.tstop
  428178:	add	w25, w10, w23
  42817c:	b	4281cc <ferror@plt+0x2419c>
  428180:	add	w9, w9, w26
  428184:	lsr	w10, w9, #16
  428188:	cmp	w10, #0x2
  42818c:	b.hi	4281c8 <ferror@plt+0x24198>  // b.pmore
  428190:	adrp	x10, 456000 <ferror@plt+0x51fd0>
  428194:	lsr	w9, w9, #8
  428198:	add	x10, x10, #0x1ae
  42819c:	ldrsh	w9, [x10, w9, uxtw #1]
  4281a0:	mov	x24, x8
  4281a4:	add	w25, w9, w23
  4281a8:	b	428134 <ferror@plt+0x24104>
  4281ac:	adrp	x11, 45c000 <ferror@plt+0x57fd0>
  4281b0:	sxth	x10, w10
  4281b4:	add	x11, x11, #0x7ec
  4281b8:	and	x9, x9, #0xff
  4281bc:	add	x10, x11, x10, lsl #8
  4281c0:	ldrb	w25, [x10, x9]
  4281c4:	b	4281cc <ferror@plt+0x2419c>
  4281c8:	mov	w25, wzr
  4281cc:	mov	x24, x8
  4281d0:	b	428134 <ferror@plt+0x24104>
  4281d4:	mov	x28, x27
  4281d8:	cbnz	x28, 427ffc <ferror@plt+0x23fcc>
  4281dc:	mov	x28, xzr
  4281e0:	str	wzr, [x19]
  4281e4:	str	wzr, [x19, x28, lsl #2]
  4281e8:	mov	x0, x19
  4281ec:	ldp	x20, x19, [sp, #96]
  4281f0:	ldp	x22, x21, [sp, #80]
  4281f4:	ldp	x24, x23, [sp, #64]
  4281f8:	ldp	x26, x25, [sp, #48]
  4281fc:	ldp	x28, x27, [sp, #32]
  428200:	ldp	x29, x30, [sp, #16]
  428204:	add	sp, sp, #0x70
  428208:	ret
  42820c:	mov	w8, #0xffffef00            	// #-4352
  428210:	add	w8, w0, w8
  428214:	cmp	w8, #0x12
  428218:	b.hi	42824c <ferror@plt+0x2421c>  // b.pmore
  42821c:	mov	w9, #0xffffee9f            	// #-4449
  428220:	add	w9, w1, w9
  428224:	cmp	w9, #0x14
  428228:	b.hi	42824c <ferror@plt+0x2421c>  // b.pmore
  42822c:	mov	w10, #0x15                  	// #21
  428230:	mov	w11, #0x1c                  	// #28
  428234:	mov	w12, #0xac00                	// #44032
  428238:	madd	w8, w8, w10, w9
  42823c:	madd	w8, w8, w11, w12
  428240:	mov	w0, #0x1                   	// #1
  428244:	str	w8, [x2]
  428248:	ret
  42824c:	mov	w8, #0xffff5400            	// #-44032
  428250:	add	w9, w0, w8
  428254:	lsr	w8, w9, #2
  428258:	cmp	w8, #0xae8
  42825c:	mov	w8, #0x11ff                	// #4607
  428260:	movk	w8, #0x1, lsl #16
  428264:	b.hi	4282b0 <ferror@plt+0x24280>  // b.pmore
  428268:	mov	w10, #0xffffee58            	// #-4520
  42826c:	add	w10, w1, w10
  428270:	cmp	w10, #0x1a
  428274:	b.hi	4282c4 <ferror@plt+0x24294>  // b.pmore
  428278:	mov	w11, #0x4925                	// #18725
  42827c:	and	w10, w9, #0xffff
  428280:	ubfx	w9, w9, #2, #14
  428284:	movk	w11, #0x2492, lsl #16
  428288:	umull	x9, w9, w11
  42828c:	lsr	x9, x9, #32
  428290:	mov	w11, #0x1c                  	// #28
  428294:	msub	w9, w9, w11, w10
  428298:	tst	w9, #0xffff
  42829c:	b.ne	4282c4 <ferror@plt+0x24294>  // b.any
  4282a0:	add	w8, w0, w1
  4282a4:	mov	w9, #0xffffee59            	// #-4519
  4282a8:	add	w8, w8, w9
  4282ac:	b	428240 <ferror@plt+0x24210>
  4282b0:	cmp	w0, w8
  4282b4:	b.ls	4282c4 <ferror@plt+0x24294>  // b.plast
  4282b8:	mov	w9, wzr
  4282bc:	mov	w10, wzr
  4282c0:	b	428340 <ferror@plt+0x24310>
  4282c4:	adrp	x10, 46e000 <ferror@plt+0x69fd0>
  4282c8:	lsr	w9, w0, #8
  4282cc:	add	x10, x10, #0x74e
  4282d0:	ldrsh	x9, [x10, w9, uxtw #1]
  4282d4:	mov	w10, #0x1100                	// #4352
  4282d8:	cmp	x9, x10
  4282dc:	b.lt	4282ec <ferror@plt+0x242bc>  // b.tstop
  4282e0:	mov	w10, #0xffffef00            	// #-4352
  4282e4:	add	w10, w9, w10
  4282e8:	b	428300 <ferror@plt+0x242d0>
  4282ec:	adrp	x11, 46f000 <ferror@plt+0x6afd0>
  4282f0:	add	x11, x11, #0xcc
  4282f4:	and	w10, w0, #0xff
  4282f8:	add	x9, x11, x9, lsl #9
  4282fc:	ldrh	w10, [x9, w10, uxtw #1]
  428300:	sub	w9, w10, #0x93
  428304:	and	w9, w9, #0xffff
  428308:	cmp	w9, #0xe1
  42830c:	b.hi	42833c <ferror@plt+0x2430c>  // b.pmore
  428310:	and	x8, x10, #0xffff
  428314:	sub	x8, x8, #0x93
  428318:	adrp	x9, 46e000 <ferror@plt+0x69fd0>
  42831c:	lsl	x10, x8, #3
  428320:	add	x9, x9, #0x974
  428324:	ldr	w10, [x9, x10]
  428328:	cmp	w10, w1
  42832c:	b.ne	4283fc <ferror@plt+0x243cc>  // b.any
  428330:	add	x8, x9, x8, lsl #3
  428334:	ldr	w8, [x8, #4]
  428338:	b	428240 <ferror@plt+0x24210>
  42833c:	and	w9, w10, #0xffff
  428340:	cmp	w1, w8
  428344:	b.hi	4283fc <ferror@plt+0x243cc>  // b.pmore
  428348:	adrp	x11, 46e000 <ferror@plt+0x69fd0>
  42834c:	lsr	w8, w1, #8
  428350:	add	x11, x11, #0x74e
  428354:	ldrsh	x8, [x11, w8, uxtw #1]
  428358:	mov	w11, #0x1100                	// #4352
  42835c:	cmp	x8, x11
  428360:	b.lt	428370 <ferror@plt+0x24340>  // b.tstop
  428364:	mov	w11, #0xffffef00            	// #-4352
  428368:	add	w8, w8, w11
  42836c:	b	428384 <ferror@plt+0x24354>
  428370:	adrp	x12, 46f000 <ferror@plt+0x6afd0>
  428374:	add	x12, x12, #0xcc
  428378:	and	w11, w1, #0xff
  42837c:	add	x8, x12, x8, lsl #9
  428380:	ldrh	w8, [x8, w11, uxtw #1]
  428384:	and	w8, w8, #0xffff
  428388:	cmp	w8, #0x194
  42838c:	b.cc	4283b8 <ferror@plt+0x24388>  // b.lo, b.ul, b.last
  428390:	sub	x8, x8, #0x194
  428394:	adrp	x9, 46f000 <ferror@plt+0x6afd0>
  428398:	lsl	x10, x8, #2
  42839c:	add	x9, x9, #0x84
  4283a0:	ldrh	w10, [x9, x10]
  4283a4:	cmp	w10, w0
  4283a8:	b.ne	4283fc <ferror@plt+0x243cc>  // b.any
  4283ac:	add	x8, x9, x8, lsl #2
  4283b0:	ldrh	w8, [x8, #2]
  4283b4:	b	428240 <ferror@plt+0x24210>
  4283b8:	sub	w10, w10, #0x1
  4283bc:	and	w10, w10, #0xffff
  4283c0:	cmp	w10, #0x91
  4283c4:	mov	w0, wzr
  4283c8:	b.hi	428248 <ferror@plt+0x24218>  // b.pmore
  4283cc:	sub	w10, w8, #0x175
  4283d0:	and	w10, w10, #0xffff
  4283d4:	cmp	w10, #0x1e
  4283d8:	b.hi	428248 <ferror@plt+0x24218>  // b.pmore
  4283dc:	adrp	x10, 471000 <ferror@plt+0x6cfd0>
  4283e0:	add	x10, x10, #0x6cc
  4283e4:	mov	w11, #0x3e                  	// #62
  4283e8:	umaddl	x9, w9, w11, x10
  4283ec:	add	x8, x9, w8, uxtw #1
  4283f0:	sub	x8, x8, #0x328
  4283f4:	ldrh	w8, [x8]
  4283f8:	cbnz	w8, 428240 <ferror@plt+0x24210>
  4283fc:	mov	w0, wzr
  428400:	ret
  428404:	stp	x29, x30, [sp, #-32]!
  428408:	stp	x20, x19, [sp, #16]
  42840c:	mov	x29, sp
  428410:	bl	427d08 <ferror@plt+0x23cd8>
  428414:	mov	x1, #0xffffffffffffffff    	// #-1
  428418:	mov	x2, xzr
  42841c:	mov	x3, xzr
  428420:	mov	x4, xzr
  428424:	mov	x19, x0
  428428:	bl	426aa4 <ferror@plt+0x22a74>
  42842c:	mov	x20, x0
  428430:	mov	x0, x19
  428434:	bl	411d58 <ferror@plt+0xdd28>
  428438:	mov	x0, x20
  42843c:	ldp	x20, x19, [sp, #16]
  428440:	ldp	x29, x30, [sp], #32
  428444:	ret
  428448:	mov	w8, #0xffff5400            	// #-44032
  42844c:	add	w8, w0, w8
  428450:	lsr	w9, w8, #2
  428454:	cmp	w9, #0xae8
  428458:	b.ls	42848c <ferror@plt+0x2445c>  // b.plast
  42845c:	mov	w9, #0xf95d                	// #63837
  428460:	sub	w8, w0, #0xc0
  428464:	movk	w9, #0x2, lsl #16
  428468:	cmp	w8, w9
  42846c:	b.hi	428568 <ferror@plt+0x24538>  // b.pmore
  428470:	mov	w8, #0xf91b                	// #63771
  428474:	cmp	w0, w8
  428478:	adrp	x8, 456000 <ferror@plt+0x51fd0>
  42847c:	add	x8, x8, #0x7b0
  428480:	b.ne	428504 <ferror@plt+0x244d4>  // b.any
  428484:	mov	w9, #0x402                 	// #1026
  428488:	b	428550 <ferror@plt+0x24520>
  42848c:	mov	w9, #0x4925                	// #18725
  428490:	ubfx	w11, w8, #2, #14
  428494:	movk	w9, #0x2492, lsl #16
  428498:	umull	x11, w11, w9
  42849c:	and	w10, w8, #0xffff
  4284a0:	lsr	x11, x11, #32
  4284a4:	mov	w12, #0x1c                  	// #28
  4284a8:	msub	w11, w11, w12, w10
  4284ac:	cbz	w11, 4284c4 <ferror@plt+0x24494>
  4284b0:	sub	w8, w0, w11
  4284b4:	mov	w9, #0x11a7                	// #4519
  4284b8:	str	w8, [x1]
  4284bc:	add	w9, w11, w9
  4284c0:	b	4284fc <ferror@plt+0x244cc>
  4284c4:	mov	w11, #0x5c4d                	// #23629
  4284c8:	movk	w11, #0xdee9, lsl #16
  4284cc:	umull	x10, w10, w11
  4284d0:	mov	w13, #0x24c                 	// #588
  4284d4:	lsr	x10, x10, #41
  4284d8:	msub	w8, w10, w13, w8
  4284dc:	ubfx	w8, w8, #2, #14
  4284e0:	mov	w12, #0x1100                	// #4352
  4284e4:	umull	x8, w8, w9
  4284e8:	mov	w14, #0x1161                	// #4449
  4284ec:	orr	w11, w10, w12
  4284f0:	lsr	x8, x8, #32
  4284f4:	str	w11, [x1]
  4284f8:	add	w9, w8, w14
  4284fc:	mov	w8, #0x1                   	// #1
  428500:	b	428574 <ferror@plt+0x24544>
  428504:	mov	w9, wzr
  428508:	mov	w10, #0x805                 	// #2053
  42850c:	mov	w12, #0x402                 	// #1026
  428510:	mov	w13, #0xf91b                	// #63771
  428514:	mov	w11, #0xc                   	// #12
  428518:	cmp	w12, w9
  42851c:	b.eq	428568 <ferror@plt+0x24538>  // b.none
  428520:	cmp	w13, w0
  428524:	csel	w10, w10, w12, cc  // cc = lo, ul, last
  428528:	csel	w9, w12, w9, cc  // cc = lo, ul, last
  42852c:	add	w12, w9, w10
  428530:	cmp	w12, #0x0
  428534:	cinc	w14, w12, lt  // lt = tstop
  428538:	asr	w12, w14, #1
  42853c:	smull	x13, w12, w11
  428540:	ldr	w13, [x8, x13]
  428544:	cmp	w13, w0
  428548:	b.ne	428518 <ferror@plt+0x244e8>  // b.any
  42854c:	sbfx	x9, x14, #1, #31
  428550:	mov	w10, #0xc                   	// #12
  428554:	madd	x8, x9, x10, x8
  428558:	ldp	w10, w9, [x8, #4]
  42855c:	mov	w8, #0x1                   	// #1
  428560:	str	w10, [x1]
  428564:	b	428574 <ferror@plt+0x24544>
  428568:	mov	w9, wzr
  42856c:	mov	w8, wzr
  428570:	str	w0, [x1]
  428574:	mov	w0, w8
  428578:	str	w9, [x2]
  42857c:	ret
  428580:	stp	x29, x30, [sp, #-32]!
  428584:	str	x19, [sp, #16]
  428588:	mov	x29, sp
  42858c:	mov	x19, x2
  428590:	bl	42820c <ferror@plt+0x241dc>
  428594:	cbz	w0, 4285a0 <ferror@plt+0x24570>
  428598:	mov	w0, #0x1                   	// #1
  42859c:	b	4285a4 <ferror@plt+0x24574>
  4285a0:	str	wzr, [x19]
  4285a4:	ldr	x19, [sp, #16]
  4285a8:	ldp	x29, x30, [sp], #32
  4285ac:	ret
  4285b0:	sub	sp, sp, #0x50
  4285b4:	mov	w8, #0xffff5400            	// #-44032
  4285b8:	add	w8, w0, w8
  4285bc:	lsr	w9, w8, #2
  4285c0:	stp	x20, x19, [sp, #64]
  4285c4:	mov	x20, x3
  4285c8:	mov	x19, x2
  4285cc:	cmp	w9, #0xae8
  4285d0:	stp	x29, x30, [sp, #16]
  4285d4:	stp	x24, x23, [sp, #32]
  4285d8:	stp	x22, x21, [sp, #48]
  4285dc:	add	x29, sp, #0x10
  4285e0:	b.hi	428664 <ferror@plt+0x24634>  // b.pmore
  4285e4:	mov	w10, #0x4925                	// #18725
  4285e8:	ubfx	w9, w8, #2, #14
  4285ec:	movk	w10, #0x2492, lsl #16
  4285f0:	umull	x9, w9, w10
  4285f4:	and	w11, w8, #0xffff
  4285f8:	lsr	x9, x9, #32
  4285fc:	mov	w12, #0x1c                  	// #28
  428600:	msub	w9, w9, w12, w11
  428604:	cbz	x19, 4286c4 <ferror@plt+0x24694>
  428608:	mov	w12, #0x5c4d                	// #23629
  42860c:	movk	w12, #0xdee9, lsl #16
  428610:	umull	x11, w11, w12
  428614:	mov	w14, #0x24c                 	// #588
  428618:	lsr	x11, x11, #41
  42861c:	msub	w8, w11, w14, w8
  428620:	ubfx	w8, w8, #2, #14
  428624:	umull	x8, w8, w10
  428628:	mov	w13, #0x1100                	// #4352
  42862c:	mov	w15, #0x1161                	// #4449
  428630:	lsr	x8, x8, #32
  428634:	tst	w9, #0xffff
  428638:	orr	w12, w11, w13
  42863c:	add	w8, w8, w15
  428640:	stp	w12, w8, [sp, #4]
  428644:	b.eq	4286ec <ferror@plt+0x246bc>  // b.none
  428648:	mov	w8, #0x11a7                	// #4519
  42864c:	add	w8, w9, w8
  428650:	and	w8, w8, #0xffff
  428654:	mov	w21, #0x3                   	// #3
  428658:	str	w8, [sp, #12]
  42865c:	cbnz	x19, 4286f4 <ferror@plt+0x246c4>
  428660:	b	42871c <ferror@plt+0x246ec>
  428664:	mov	w23, w0
  428668:	bl	427c3c <ferror@plt+0x23c0c>
  42866c:	cbz	x0, 4286d4 <ferror@plt+0x246a4>
  428670:	mov	x1, #0xffffffffffffffff    	// #-1
  428674:	mov	x22, x0
  428678:	bl	426134 <ferror@plt+0x22104>
  42867c:	mov	x21, x0
  428680:	cbz	x0, 42871c <ferror@plt+0x246ec>
  428684:	cbz	x20, 42871c <ferror@plt+0x246ec>
  428688:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  42868c:	ldr	x23, [x8, #2328]
  428690:	mov	x24, xzr
  428694:	mov	x0, x22
  428698:	bl	4262ec <ferror@plt+0x222bc>
  42869c:	str	w0, [x19, x24, lsl #2]
  4286a0:	add	x24, x24, #0x1
  4286a4:	cmp	x24, x21
  4286a8:	b.cs	42871c <ferror@plt+0x246ec>  // b.hs, b.nlast
  4286ac:	ldrb	w8, [x22]
  4286b0:	cmp	x24, x20
  4286b4:	ldrb	w8, [x23, x8]
  4286b8:	add	x22, x22, x8
  4286bc:	b.cc	428694 <ferror@plt+0x24664>  // b.lo, b.ul, b.last
  4286c0:	b	42871c <ferror@plt+0x246ec>
  4286c4:	tst	w9, #0xffff
  4286c8:	mov	w8, #0x2                   	// #2
  4286cc:	cinc	x21, x8, ne  // ne = any
  4286d0:	b	42871c <ferror@plt+0x246ec>
  4286d4:	mov	w21, #0x1                   	// #1
  4286d8:	cbz	x19, 42871c <ferror@plt+0x246ec>
  4286dc:	cbz	x20, 42871c <ferror@plt+0x246ec>
  4286e0:	mov	w21, #0x1                   	// #1
  4286e4:	str	w23, [x19]
  4286e8:	b	42871c <ferror@plt+0x246ec>
  4286ec:	mov	w21, #0x2                   	// #2
  4286f0:	cbz	x19, 42871c <ferror@plt+0x246ec>
  4286f4:	cbz	x20, 42871c <ferror@plt+0x246ec>
  4286f8:	sub	x8, x21, #0x1
  4286fc:	sub	x9, x20, #0x1
  428700:	cmp	x8, x9
  428704:	csel	x8, x8, x9, cc  // cc = lo, ul, last
  428708:	lsl	x8, x8, #2
  42870c:	add	x2, x8, #0x4
  428710:	add	x1, sp, #0x4
  428714:	mov	x0, x19
  428718:	bl	4034e0 <memcpy@plt>
  42871c:	mov	x0, x21
  428720:	ldp	x20, x19, [sp, #64]
  428724:	ldp	x22, x21, [sp, #48]
  428728:	ldp	x24, x23, [sp, #32]
  42872c:	ldp	x29, x30, [sp, #16]
  428730:	add	sp, sp, #0x50
  428734:	ret
  428738:	cmp	w1, #0x0
  42873c:	mov	x8, x0
  428740:	csinv	w0, w1, wzr, ge  // ge = tcont
  428744:	cmp	w0, #0x3e
  428748:	b.gt	42875c <ferror@plt+0x2472c>
  42874c:	add	w0, w0, #0x1
  428750:	lsr	x9, x8, x0
  428754:	tbz	w9, #0, 428744 <ferror@plt+0x24714>
  428758:	ret
  42875c:	mov	w0, #0xffffffff            	// #-1
  428760:	ret
  428764:	cmp	w1, #0x40
  428768:	mov	w9, #0x40                  	// #64
  42876c:	mov	x8, x0
  428770:	csel	w0, w1, w9, cc  // cc = lo, ul, last
  428774:	subs	x0, x0, #0x1
  428778:	b.lt	428788 <ferror@plt+0x24758>  // b.tstop
  42877c:	lsr	x9, x8, x0
  428780:	tbz	w9, #0, 428774 <ferror@plt+0x24744>
  428784:	ret
  428788:	mov	w0, #0xffffffff            	// #-1
  42878c:	ret
  428790:	clz	x8, x0
  428794:	cmp	x0, #0x0
  428798:	eor	w8, w8, #0x3f
  42879c:	mov	w9, #0x1                   	// #1
  4287a0:	csinc	w0, w9, w8, eq  // eq = none
  4287a4:	ret
  4287a8:	stp	x29, x30, [sp, #-16]!
  4287ac:	mov	x29, sp
  4287b0:	bl	435db8 <ferror@plt+0x31d88>
  4287b4:	cbz	w0, 4287c8 <ferror@plt+0x24798>
  4287b8:	bl	403f30 <__errno_location@plt>
  4287bc:	ldr	w0, [x0]
  4287c0:	bl	41c680 <ferror@plt+0x18650>
  4287c4:	cbnz	x0, 4287d0 <ferror@plt+0x247a0>
  4287c8:	ldp	x29, x30, [sp], #16
  4287cc:	ret
  4287d0:	mov	x1, x0
  4287d4:	bl	4287d8 <ferror@plt+0x247a8>
  4287d8:	sub	sp, sp, #0x120
  4287dc:	stp	x29, x30, [sp, #256]
  4287e0:	add	x29, sp, #0x100
  4287e4:	mov	x8, #0xffffffffffffffc8    	// #-56
  4287e8:	mov	x9, sp
  4287ec:	sub	x10, x29, #0x78
  4287f0:	movk	x8, #0xff80, lsl #32
  4287f4:	add	x11, x29, #0x20
  4287f8:	add	x9, x9, #0x80
  4287fc:	add	x10, x10, #0x38
  428800:	stp	x9, x8, [x29, #-16]
  428804:	stp	x11, x10, [x29, #-32]
  428808:	stp	x1, x2, [x29, #-120]
  42880c:	stp	x3, x4, [x29, #-104]
  428810:	stp	x5, x6, [x29, #-88]
  428814:	stur	x7, [x29, #-72]
  428818:	stp	q0, q1, [sp]
  42881c:	ldp	q0, q1, [x29, #-32]
  428820:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  428824:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  428828:	add	x0, x0, #0xa7f
  42882c:	add	x2, x2, #0xa50
  428830:	sub	x3, x29, #0x40
  428834:	mov	w1, #0x4                   	// #4
  428838:	str	x28, [sp, #272]
  42883c:	stp	q2, q3, [sp, #32]
  428840:	stp	q4, q5, [sp, #64]
  428844:	stp	q6, q7, [sp, #96]
  428848:	stp	q0, q1, [x29, #-64]
  42884c:	bl	412c74 <ferror@plt+0xec44>
  428850:	b	428850 <ferror@plt+0x24820>
  428854:	stp	x29, x30, [sp, #-80]!
  428858:	str	x25, [sp, #16]
  42885c:	stp	x24, x23, [sp, #32]
  428860:	stp	x22, x21, [sp, #48]
  428864:	stp	x20, x19, [sp, #64]
  428868:	mov	x29, sp
  42886c:	cbz	x0, 4289d8 <ferror@plt+0x249a8>
  428870:	mov	x21, x0
  428874:	bl	409578 <ferror@plt+0x5548>
  428878:	cbnz	w0, 428890 <ferror@plt+0x24860>
  42887c:	mov	w1, #0x2f                  	// #47
  428880:	mov	x0, x21
  428884:	mov	w25, #0x2f                  	// #47
  428888:	bl	403ce0 <strchr@plt>
  42888c:	cbz	x0, 4288cc <ferror@plt+0x2489c>
  428890:	mov	w1, #0x8                   	// #8
  428894:	mov	x0, x21
  428898:	bl	40960c <ferror@plt+0x55dc>
  42889c:	cbz	w0, 4289a0 <ferror@plt+0x24970>
  4288a0:	mov	w1, #0x4                   	// #4
  4288a4:	mov	x0, x21
  4288a8:	bl	40960c <ferror@plt+0x55dc>
  4288ac:	cbnz	w0, 4289a0 <ferror@plt+0x24970>
  4288b0:	mov	x0, x21
  4288b4:	ldp	x20, x19, [sp, #64]
  4288b8:	ldp	x22, x21, [sp, #48]
  4288bc:	ldp	x24, x23, [sp, #32]
  4288c0:	ldr	x25, [sp, #16]
  4288c4:	ldp	x29, x30, [sp], #80
  4288c8:	b	41c024 <ferror@plt+0x17ff4>
  4288cc:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  4288d0:	add	x0, x0, #0x5ed
  4288d4:	bl	408b00 <ferror@plt+0x4ad0>
  4288d8:	adrp	x8, 473000 <ferror@plt+0x6efd0>
  4288dc:	add	x8, x8, #0xab6
  4288e0:	cmp	x0, #0x0
  4288e4:	csel	x19, x8, x0, eq  // eq = none
  4288e8:	mov	x0, x21
  4288ec:	bl	403550 <strlen@plt>
  4288f0:	mov	x20, x0
  4288f4:	add	x23, x0, #0x1
  4288f8:	mov	x0, x19
  4288fc:	bl	403550 <strlen@plt>
  428900:	add	x8, x20, x0
  428904:	mov	x22, x0
  428908:	add	x0, x8, #0x2
  42890c:	bl	411be4 <ferror@plt+0xdbb4>
  428910:	add	x24, x0, x22
  428914:	add	x22, x24, #0x1
  428918:	mov	x20, x0
  42891c:	mov	x0, x22
  428920:	mov	x1, x21
  428924:	mov	x2, x23
  428928:	bl	4034e0 <memcpy@plt>
  42892c:	strb	w25, [x24]
  428930:	mov	x23, xzr
  428934:	ldrb	w8, [x19, x23]
  428938:	cbz	w8, 42894c <ferror@plt+0x2491c>
  42893c:	cmp	w8, #0x3a
  428940:	b.eq	42894c <ferror@plt+0x2491c>  // b.none
  428944:	add	x23, x23, #0x1
  428948:	b	428934 <ferror@plt+0x24904>
  42894c:	mov	x21, x22
  428950:	cbz	x23, 42896c <ferror@plt+0x2493c>
  428954:	add	x8, x19, x23
  428958:	sub	x2, x8, x19
  42895c:	sub	x21, x24, x2
  428960:	mov	x0, x21
  428964:	mov	x1, x19
  428968:	bl	4034e0 <memcpy@plt>
  42896c:	mov	w1, #0x8                   	// #8
  428970:	mov	x0, x21
  428974:	bl	40960c <ferror@plt+0x55dc>
  428978:	cbz	w0, 42898c <ferror@plt+0x2495c>
  42897c:	mov	w1, #0x4                   	// #4
  428980:	mov	x0, x21
  428984:	bl	40960c <ferror@plt+0x55dc>
  428988:	cbz	w0, 4289bc <ferror@plt+0x2498c>
  42898c:	add	x19, x19, x23
  428990:	ldrb	w8, [x19], #1
  428994:	cbnz	w8, 428930 <ferror@plt+0x24900>
  428998:	mov	x0, x20
  42899c:	bl	411d58 <ferror@plt+0xdd28>
  4289a0:	mov	x0, xzr
  4289a4:	ldp	x20, x19, [sp, #64]
  4289a8:	ldp	x22, x21, [sp, #48]
  4289ac:	ldp	x24, x23, [sp, #32]
  4289b0:	ldr	x25, [sp, #16]
  4289b4:	ldp	x29, x30, [sp], #80
  4289b8:	ret
  4289bc:	mov	x0, x21
  4289c0:	bl	41c024 <ferror@plt+0x17ff4>
  4289c4:	mov	x19, x0
  4289c8:	mov	x0, x20
  4289cc:	bl	411d58 <ferror@plt+0xdd28>
  4289d0:	mov	x0, x19
  4289d4:	b	4289a4 <ferror@plt+0x24974>
  4289d8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4289dc:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4289e0:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  4289e4:	add	x0, x0, #0xa7f
  4289e8:	add	x1, x1, #0xa79
  4289ec:	add	x2, x2, #0xaa6
  4289f0:	bl	412a18 <ferror@plt+0xe9e8>
  4289f4:	b	4289a0 <ferror@plt+0x24970>
  4289f8:	stp	x29, x30, [sp, #-16]!
  4289fc:	mov	x29, sp
  428a00:	bl	428a10 <ferror@plt+0x249e0>
  428a04:	ldr	x0, [x0]
  428a08:	ldp	x29, x30, [sp], #16
  428a0c:	ret
  428a10:	sub	sp, sp, #0x80
  428a14:	stp	x29, x30, [sp, #48]
  428a18:	str	x25, [sp, #64]
  428a1c:	stp	x24, x23, [sp, #80]
  428a20:	stp	x22, x21, [sp, #96]
  428a24:	stp	x20, x19, [sp, #112]
  428a28:	dmb	ish
  428a2c:	adrp	x24, 488000 <ferror@plt+0x83fd0>
  428a30:	ldr	x8, [x24, #4024]
  428a34:	add	x29, sp, #0x30
  428a38:	cbnz	x8, 428c54 <ferror@plt+0x24c24>
  428a3c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428a40:	add	x0, x0, #0xfb8
  428a44:	bl	423590 <ferror@plt+0x1f560>
  428a48:	cbz	w0, 428c54 <ferror@plt+0x24c24>
  428a4c:	mov	w0, #0x46                  	// #70
  428a50:	str	xzr, [x29, #24]
  428a54:	bl	403e20 <sysconf@plt>
  428a58:	cmp	x0, #0x0
  428a5c:	mov	w8, #0x40                  	// #64
  428a60:	csel	x20, x8, x0, lt  // lt = tstop
  428a64:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428a68:	add	x0, x0, #0xce8
  428a6c:	bl	408b00 <ferror@plt+0x4ad0>
  428a70:	mov	x21, x0
  428a74:	mov	x19, xzr
  428a78:	mov	x0, x19
  428a7c:	bl	411d58 <ferror@plt+0xdd28>
  428a80:	add	x0, x20, #0x6
  428a84:	bl	411be4 <ferror@plt+0xdbb4>
  428a88:	mov	x19, x0
  428a8c:	bl	403f30 <__errno_location@plt>
  428a90:	mov	x22, x0
  428a94:	str	wzr, [x0]
  428a98:	cbz	x21, 428ad0 <ferror@plt+0x24aa0>
  428a9c:	mov	x1, sp
  428aa0:	add	x4, x29, #0x18
  428aa4:	mov	x0, x21
  428aa8:	mov	x2, x19
  428aac:	mov	x3, x20
  428ab0:	bl	4034f0 <getpwnam_r@plt>
  428ab4:	ldr	x8, [x29, #24]
  428ab8:	cbz	x8, 428ad0 <ferror@plt+0x24aa0>
  428abc:	ldr	w25, [x8, #16]
  428ac0:	mov	w23, w0
  428ac4:	bl	403680 <getuid@plt>
  428ac8:	cmp	w25, w0
  428acc:	b.eq	428aec <ferror@plt+0x24abc>  // b.none
  428ad0:	bl	403680 <getuid@plt>
  428ad4:	mov	x1, sp
  428ad8:	add	x4, x29, #0x18
  428adc:	mov	x2, x19
  428ae0:	mov	x3, x20
  428ae4:	bl	403710 <getpwuid_r@plt>
  428ae8:	mov	w23, w0
  428aec:	tbz	w23, #31, 428af4 <ferror@plt+0x24ac4>
  428af0:	ldr	w23, [x22]
  428af4:	ldr	x0, [x29, #24]
  428af8:	cbnz	x0, 428b54 <ferror@plt+0x24b24>
  428afc:	tst	w23, #0xfffffffd
  428b00:	b.eq	428b28 <ferror@plt+0x24af8>  // b.none
  428b04:	cmp	x20, #0x8, lsl #12
  428b08:	lsl	x20, x20, #1
  428b0c:	b.le	428a78 <ferror@plt+0x24a48>
  428b10:	mov	w0, w23
  428b14:	bl	41c680 <ferror@plt+0x18650>
  428b18:	mov	x1, x0
  428b1c:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428b20:	add	x0, x0, #0xd22
  428b24:	b	428b38 <ferror@plt+0x24b08>
  428b28:	bl	403680 <getuid@plt>
  428b2c:	mov	w1, w0
  428b30:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428b34:	add	x0, x0, #0xcf0
  428b38:	bl	428f90 <ferror@plt+0x24f60>
  428b3c:	ldr	x0, [x29, #24]
  428b40:	cbnz	x0, 428b54 <ferror@plt+0x24b24>
  428b44:	bl	403680 <getuid@plt>
  428b48:	bl	403b80 <getpwuid@plt>
  428b4c:	str	x0, [x29, #24]
  428b50:	cbz	x0, 428c00 <ferror@plt+0x24bd0>
  428b54:	ldr	x0, [x0]
  428b58:	bl	41c024 <ferror@plt+0x17ff4>
  428b5c:	ldr	x8, [x29, #24]
  428b60:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  428b64:	str	x0, [x9, #4032]
  428b68:	ldr	x0, [x8, #24]
  428b6c:	cbz	x0, 428be4 <ferror@plt+0x24bb4>
  428b70:	ldrb	w8, [x0]
  428b74:	cbz	w8, 428be4 <ferror@plt+0x24bb4>
  428b78:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  428b7c:	add	x1, x1, #0xd43
  428b80:	mov	w2, wzr
  428b84:	bl	41d4d4 <ferror@plt+0x194a4>
  428b88:	mov	x20, x0
  428b8c:	ldr	x0, [x0]
  428b90:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  428b94:	add	x1, x1, #0xd45
  428b98:	mov	w2, wzr
  428b9c:	bl	41d4d4 <ferror@plt+0x194a4>
  428ba0:	ldr	x8, [x29, #24]
  428ba4:	mov	x21, x0
  428ba8:	ldr	x22, [x8]
  428bac:	ldrb	w8, [x22]
  428bb0:	mov	w0, w8
  428bb4:	bl	41cac4 <ferror@plt+0x18a94>
  428bb8:	strb	w0, [x22]
  428bbc:	ldr	x8, [x29, #24]
  428bc0:	mov	x1, x21
  428bc4:	ldr	x0, [x8]
  428bc8:	bl	41d91c <ferror@plt+0x198ec>
  428bcc:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  428bd0:	str	x0, [x8, #4040]
  428bd4:	mov	x0, x20
  428bd8:	bl	41d828 <ferror@plt+0x197f8>
  428bdc:	mov	x0, x21
  428be0:	bl	41d828 <ferror@plt+0x197f8>
  428be4:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  428be8:	ldr	x8, [x20, #4048]
  428bec:	cbnz	x8, 428c00 <ferror@plt+0x24bd0>
  428bf0:	ldr	x8, [x29, #24]
  428bf4:	ldr	x0, [x8, #32]
  428bf8:	bl	41c024 <ferror@plt+0x17ff4>
  428bfc:	str	x0, [x20, #4048]
  428c00:	mov	x0, x19
  428c04:	bl	411d58 <ferror@plt+0xdd28>
  428c08:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  428c0c:	ldr	x8, [x19, #4032]
  428c10:	cbnz	x8, 428c24 <ferror@plt+0x24bf4>
  428c14:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428c18:	add	x0, x0, #0xd47
  428c1c:	bl	41c024 <ferror@plt+0x17ff4>
  428c20:	str	x0, [x19, #4032]
  428c24:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  428c28:	ldr	x8, [x19, #4040]
  428c2c:	cbnz	x8, 428c40 <ferror@plt+0x24c10>
  428c30:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428c34:	add	x0, x0, #0xd50
  428c38:	bl	41c024 <ferror@plt+0x17ff4>
  428c3c:	str	x0, [x19, #4040]
  428c40:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428c44:	adrp	x1, 488000 <ferror@plt+0x83fd0>
  428c48:	add	x0, x0, #0xfb8
  428c4c:	add	x1, x1, #0xfc0
  428c50:	bl	423638 <ferror@plt+0x1f608>
  428c54:	ldr	x0, [x24, #4024]
  428c58:	ldp	x20, x19, [sp, #112]
  428c5c:	ldp	x22, x21, [sp, #96]
  428c60:	ldp	x24, x23, [sp, #80]
  428c64:	ldr	x25, [sp, #64]
  428c68:	ldp	x29, x30, [sp, #48]
  428c6c:	add	sp, sp, #0x80
  428c70:	ret
  428c74:	stp	x29, x30, [sp, #-16]!
  428c78:	mov	x29, sp
  428c7c:	bl	428a10 <ferror@plt+0x249e0>
  428c80:	ldr	x0, [x0, #8]
  428c84:	ldp	x29, x30, [sp], #16
  428c88:	ret
  428c8c:	stp	x29, x30, [sp, #-32]!
  428c90:	str	x19, [sp, #16]
  428c94:	dmb	ish
  428c98:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  428c9c:	ldr	x8, [x19, #3880]
  428ca0:	mov	x29, sp
  428ca4:	cbnz	x8, 428ce4 <ferror@plt+0x24cb4>
  428ca8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428cac:	add	x0, x0, #0xf28
  428cb0:	bl	423590 <ferror@plt+0x1f560>
  428cb4:	cbz	w0, 428ce4 <ferror@plt+0x24cb4>
  428cb8:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428cbc:	add	x0, x0, #0xe07
  428cc0:	bl	408b00 <ferror@plt+0x4ad0>
  428cc4:	bl	41c024 <ferror@plt+0x17ff4>
  428cc8:	mov	x1, x0
  428ccc:	cbnz	x0, 428cd8 <ferror@plt+0x24ca8>
  428cd0:	bl	428a10 <ferror@plt+0x249e0>
  428cd4:	ldr	x1, [x0, #16]
  428cd8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428cdc:	add	x0, x0, #0xf28
  428ce0:	bl	423638 <ferror@plt+0x1f608>
  428ce4:	ldr	x0, [x19, #3880]
  428ce8:	ldr	x19, [sp, #16]
  428cec:	ldp	x29, x30, [sp], #32
  428cf0:	ret
  428cf4:	stp	x29, x30, [sp, #-32]!
  428cf8:	stp	x20, x19, [sp, #16]
  428cfc:	dmb	ish
  428d00:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  428d04:	ldr	x8, [x20, #3888]
  428d08:	mov	x29, sp
  428d0c:	cbnz	x8, 428db0 <ferror@plt+0x24d80>
  428d10:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428d14:	add	x0, x0, #0xf30
  428d18:	bl	423590 <ferror@plt+0x1f560>
  428d1c:	cbz	w0, 428db0 <ferror@plt+0x24d80>
  428d20:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428d24:	add	x0, x0, #0xac6
  428d28:	bl	408b00 <ferror@plt+0x4ad0>
  428d2c:	bl	41c024 <ferror@plt+0x17ff4>
  428d30:	mov	x19, x0
  428d34:	cbz	x0, 428d40 <ferror@plt+0x24d10>
  428d38:	ldrb	w8, [x19]
  428d3c:	cbnz	w8, 428da0 <ferror@plt+0x24d70>
  428d40:	mov	x0, x19
  428d44:	bl	411d58 <ferror@plt+0xdd28>
  428d48:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428d4c:	add	x0, x0, #0xacd
  428d50:	bl	41c024 <ferror@plt+0x17ff4>
  428d54:	mov	x19, x0
  428d58:	bl	403550 <strlen@plt>
  428d5c:	cmp	x0, #0x2
  428d60:	b.cc	428d7c <ferror@plt+0x24d4c>  // b.lo, b.ul, b.last
  428d64:	sub	x8, x0, #0x1
  428d68:	ldrb	w9, [x19, x8]
  428d6c:	cmp	w9, #0x2f
  428d70:	b.ne	428d80 <ferror@plt+0x24d50>  // b.any
  428d74:	strb	wzr, [x19, x8]
  428d78:	b	428d80 <ferror@plt+0x24d50>
  428d7c:	cbz	x19, 428d88 <ferror@plt+0x24d58>
  428d80:	ldrb	w8, [x19]
  428d84:	cbnz	w8, 428da0 <ferror@plt+0x24d70>
  428d88:	mov	x0, x19
  428d8c:	bl	411d58 <ferror@plt+0xdd28>
  428d90:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428d94:	add	x0, x0, #0xacd
  428d98:	bl	41c024 <ferror@plt+0x17ff4>
  428d9c:	mov	x19, x0
  428da0:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428da4:	add	x0, x0, #0xf30
  428da8:	mov	x1, x19
  428dac:	bl	423638 <ferror@plt+0x1f608>
  428db0:	ldr	x0, [x20, #3888]
  428db4:	ldp	x20, x19, [sp, #16]
  428db8:	ldp	x29, x30, [sp], #32
  428dbc:	ret
  428dc0:	sub	sp, sp, #0x90
  428dc4:	stp	x29, x30, [sp, #112]
  428dc8:	stp	x20, x19, [sp, #128]
  428dcc:	dmb	ish
  428dd0:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  428dd4:	ldr	x8, [x19, #3896]
  428dd8:	add	x29, sp, #0x70
  428ddc:	cbnz	x8, 428e24 <ferror@plt+0x24df4>
  428de0:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428de4:	add	x0, x0, #0xf38
  428de8:	bl	423590 <ferror@plt+0x1f560>
  428dec:	cbz	w0, 428e24 <ferror@plt+0x24df4>
  428df0:	add	x0, sp, #0xc
  428df4:	mov	w1, #0x64                  	// #100
  428df8:	add	x20, sp, #0xc
  428dfc:	bl	403e30 <gethostname@plt>
  428e00:	adrp	x8, 473000 <ferror@plt+0x6efd0>
  428e04:	add	x8, x8, #0xad2
  428e08:	cmn	w0, #0x1
  428e0c:	csel	x0, x8, x20, eq  // eq = none
  428e10:	bl	41c024 <ferror@plt+0x17ff4>
  428e14:	mov	x1, x0
  428e18:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428e1c:	add	x0, x0, #0xf38
  428e20:	bl	423638 <ferror@plt+0x1f608>
  428e24:	ldr	x0, [x19, #3896]
  428e28:	ldp	x20, x19, [sp, #128]
  428e2c:	ldp	x29, x30, [sp, #112]
  428e30:	add	sp, sp, #0x90
  428e34:	ret
  428e38:	stp	x29, x30, [sp, #-32]!
  428e3c:	stp	x20, x19, [sp, #16]
  428e40:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  428e44:	add	x19, x19, #0xf40
  428e48:	mov	x0, x19
  428e4c:	mov	x29, sp
  428e50:	bl	42a994 <ferror@plt+0x26964>
  428e54:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  428e58:	ldr	x20, [x8, #3912]
  428e5c:	mov	x0, x19
  428e60:	bl	42aa50 <ferror@plt+0x26a20>
  428e64:	mov	x0, x20
  428e68:	ldp	x20, x19, [sp, #16]
  428e6c:	ldp	x29, x30, [sp], #32
  428e70:	ret
  428e74:	stp	x29, x30, [sp, #-48]!
  428e78:	stp	x20, x19, [sp, #32]
  428e7c:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  428e80:	add	x20, x20, #0xf40
  428e84:	mov	x19, x0
  428e88:	mov	x0, x20
  428e8c:	str	x21, [sp, #16]
  428e90:	mov	x29, sp
  428e94:	bl	42a994 <ferror@plt+0x26964>
  428e98:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  428e9c:	ldr	x0, [x21, #3912]
  428ea0:	bl	411d58 <ferror@plt+0xdd28>
  428ea4:	mov	x0, x19
  428ea8:	bl	41c024 <ferror@plt+0x17ff4>
  428eac:	str	x0, [x21, #3912]
  428eb0:	mov	x0, x20
  428eb4:	ldp	x20, x19, [sp, #32]
  428eb8:	ldr	x21, [sp, #16]
  428ebc:	ldp	x29, x30, [sp], #48
  428ec0:	b	42aa50 <ferror@plt+0x26a20>
  428ec4:	stp	x29, x30, [sp, #-32]!
  428ec8:	stp	x20, x19, [sp, #16]
  428ecc:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  428ed0:	add	x20, x20, #0xf50
  428ed4:	mov	x0, x20
  428ed8:	mov	x29, sp
  428edc:	bl	42a994 <ferror@plt+0x26964>
  428ee0:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  428ee4:	ldr	x19, [x8, #3928]
  428ee8:	mov	x0, x20
  428eec:	bl	42aa50 <ferror@plt+0x26a20>
  428ef0:	cbnz	x19, 428f14 <ferror@plt+0x24ee4>
  428ef4:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  428ef8:	add	x20, x20, #0xf40
  428efc:	mov	x0, x20
  428f00:	bl	42a994 <ferror@plt+0x26964>
  428f04:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  428f08:	ldr	x19, [x8, #3912]
  428f0c:	mov	x0, x20
  428f10:	bl	42aa50 <ferror@plt+0x26a20>
  428f14:	mov	x0, x19
  428f18:	ldp	x20, x19, [sp, #16]
  428f1c:	ldp	x29, x30, [sp], #32
  428f20:	ret
  428f24:	stp	x29, x30, [sp, #-32]!
  428f28:	stp	x20, x19, [sp, #16]
  428f2c:	mov	x19, x0
  428f30:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428f34:	add	x0, x0, #0xf50
  428f38:	mov	x29, sp
  428f3c:	bl	42a994 <ferror@plt+0x26964>
  428f40:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  428f44:	ldr	x8, [x20, #3928]
  428f48:	cbz	x8, 428f6c <ferror@plt+0x24f3c>
  428f4c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  428f50:	add	x0, x0, #0xf50
  428f54:	bl	42aa50 <ferror@plt+0x26a20>
  428f58:	ldp	x20, x19, [sp, #16]
  428f5c:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  428f60:	add	x0, x0, #0xadc
  428f64:	ldp	x29, x30, [sp], #32
  428f68:	b	428f90 <ferror@plt+0x24f60>
  428f6c:	mov	x0, x19
  428f70:	bl	41c024 <ferror@plt+0x17ff4>
  428f74:	str	x0, [x20, #3928]
  428f78:	ldp	x20, x19, [sp, #16]
  428f7c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  428f80:	add	x8, x8, #0xf50
  428f84:	mov	x0, x8
  428f88:	ldp	x29, x30, [sp], #32
  428f8c:	b	42aa50 <ferror@plt+0x26a20>
  428f90:	sub	sp, sp, #0x120
  428f94:	stp	x29, x30, [sp, #256]
  428f98:	add	x29, sp, #0x100
  428f9c:	mov	x9, #0xffffffffffffffc8    	// #-56
  428fa0:	mov	x10, sp
  428fa4:	sub	x11, x29, #0x78
  428fa8:	movk	x9, #0xff80, lsl #32
  428fac:	add	x12, x29, #0x20
  428fb0:	add	x10, x10, #0x80
  428fb4:	add	x11, x11, #0x38
  428fb8:	stp	x10, x9, [x29, #-16]
  428fbc:	stp	x12, x11, [x29, #-32]
  428fc0:	stp	x1, x2, [x29, #-120]
  428fc4:	stp	x3, x4, [x29, #-104]
  428fc8:	stp	x5, x6, [x29, #-88]
  428fcc:	stur	x7, [x29, #-72]
  428fd0:	stp	q0, q1, [sp]
  428fd4:	ldp	q0, q1, [x29, #-32]
  428fd8:	mov	x8, x0
  428fdc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  428fe0:	add	x0, x0, #0xa7f
  428fe4:	sub	x3, x29, #0x40
  428fe8:	mov	w1, #0x10                  	// #16
  428fec:	mov	x2, x8
  428ff0:	str	x28, [sp, #272]
  428ff4:	stp	q2, q3, [sp, #32]
  428ff8:	stp	q4, q5, [sp, #64]
  428ffc:	stp	q6, q7, [sp, #96]
  429000:	stp	q0, q1, [x29, #-64]
  429004:	bl	412c74 <ferror@plt+0xec44>
  429008:	ldr	x28, [sp, #272]
  42900c:	ldp	x29, x30, [sp, #256]
  429010:	add	sp, sp, #0x120
  429014:	ret
  429018:	stp	x29, x30, [sp, #-32]!
  42901c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  429020:	add	x0, x0, #0xf60
  429024:	stp	x20, x19, [sp, #16]
  429028:	mov	x29, sp
  42902c:	bl	42a994 <ferror@plt+0x26964>
  429030:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  429034:	ldr	x19, [x20, #3944]
  429038:	cbnz	x19, 4290c0 <ferror@plt+0x25090>
  42903c:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429040:	add	x0, x0, #0xb0b
  429044:	bl	408b00 <ferror@plt+0x4ad0>
  429048:	cbz	x0, 429068 <ferror@plt+0x25038>
  42904c:	ldrb	w8, [x0]
  429050:	cbz	w8, 429068 <ferror@plt+0x25038>
  429054:	bl	41c024 <ferror@plt+0x17ff4>
  429058:	cbz	x0, 429068 <ferror@plt+0x25038>
  42905c:	ldrb	w8, [x0]
  429060:	mov	x19, x0
  429064:	cbnz	w8, 4290bc <ferror@plt+0x2508c>
  429068:	bl	428c8c <ferror@plt+0x24c5c>
  42906c:	cbz	x0, 42908c <ferror@plt+0x2505c>
  429070:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429074:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  429078:	add	x1, x1, #0xb19
  42907c:	add	x2, x2, #0xb20
  429080:	mov	x3, xzr
  429084:	bl	40a8e0 <ferror@plt+0x68b0>
  429088:	b	4290b8 <ferror@plt+0x25088>
  42908c:	bl	428cf4 <ferror@plt+0x24cc4>
  429090:	mov	x19, x0
  429094:	bl	428a10 <ferror@plt+0x249e0>
  429098:	ldr	x1, [x0]
  42909c:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  4290a0:	adrp	x3, 473000 <ferror@plt+0x6efd0>
  4290a4:	add	x2, x2, #0xb19
  4290a8:	add	x3, x3, #0xb20
  4290ac:	mov	x0, x19
  4290b0:	mov	x4, xzr
  4290b4:	bl	40a8e0 <ferror@plt+0x68b0>
  4290b8:	mov	x19, x0
  4290bc:	str	x19, [x20, #3944]
  4290c0:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4290c4:	add	x0, x0, #0xf60
  4290c8:	bl	42aa50 <ferror@plt+0x26a20>
  4290cc:	mov	x0, x19
  4290d0:	ldp	x20, x19, [sp, #16]
  4290d4:	ldp	x29, x30, [sp], #32
  4290d8:	ret
  4290dc:	stp	x29, x30, [sp, #-32]!
  4290e0:	str	x19, [sp, #16]
  4290e4:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  4290e8:	add	x19, x19, #0xf60
  4290ec:	mov	x0, x19
  4290f0:	mov	x29, sp
  4290f4:	bl	42a994 <ferror@plt+0x26964>
  4290f8:	bl	429118 <ferror@plt+0x250e8>
  4290fc:	mov	x0, x19
  429100:	bl	42aa50 <ferror@plt+0x26a20>
  429104:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  429108:	ldr	x0, [x8, #3952]
  42910c:	ldr	x19, [sp, #16]
  429110:	ldp	x29, x30, [sp], #32
  429114:	ret
  429118:	stp	x29, x30, [sp, #-32]!
  42911c:	stp	x20, x19, [sp, #16]
  429120:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  429124:	ldr	x8, [x20, #3952]
  429128:	mov	x29, sp
  42912c:	cbnz	x8, 42919c <ferror@plt+0x2516c>
  429130:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429134:	add	x0, x0, #0xd58
  429138:	bl	408b00 <ferror@plt+0x4ad0>
  42913c:	cbz	x0, 429158 <ferror@plt+0x25128>
  429140:	ldrb	w8, [x0]
  429144:	cbz	w8, 429158 <ferror@plt+0x25128>
  429148:	bl	41c024 <ferror@plt+0x17ff4>
  42914c:	cbz	x0, 429158 <ferror@plt+0x25128>
  429150:	ldrb	w8, [x0]
  429154:	cbnz	w8, 429198 <ferror@plt+0x25168>
  429158:	bl	428c8c <ferror@plt+0x24c5c>
  42915c:	cbz	x0, 429174 <ferror@plt+0x25144>
  429160:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429164:	add	x1, x1, #0xd68
  429168:	mov	x2, xzr
  42916c:	bl	40a8e0 <ferror@plt+0x68b0>
  429170:	b	429198 <ferror@plt+0x25168>
  429174:	bl	428cf4 <ferror@plt+0x24cc4>
  429178:	mov	x19, x0
  42917c:	bl	428a10 <ferror@plt+0x249e0>
  429180:	ldr	x1, [x0]
  429184:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  429188:	add	x2, x2, #0xd68
  42918c:	mov	x0, x19
  429190:	mov	x3, xzr
  429194:	bl	40a8e0 <ferror@plt+0x68b0>
  429198:	str	x0, [x20, #3952]
  42919c:	ldp	x20, x19, [sp, #16]
  4291a0:	ldp	x29, x30, [sp], #32
  4291a4:	ret
  4291a8:	stp	x29, x30, [sp, #-32]!
  4291ac:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4291b0:	add	x0, x0, #0xf60
  4291b4:	stp	x20, x19, [sp, #16]
  4291b8:	mov	x29, sp
  4291bc:	bl	42a994 <ferror@plt+0x26964>
  4291c0:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  4291c4:	ldr	x19, [x20, #3960]
  4291c8:	cbnz	x19, 429240 <ferror@plt+0x25210>
  4291cc:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  4291d0:	add	x0, x0, #0xb26
  4291d4:	bl	408b00 <ferror@plt+0x4ad0>
  4291d8:	cbz	x0, 4291f8 <ferror@plt+0x251c8>
  4291dc:	ldrb	w8, [x0]
  4291e0:	cbz	w8, 4291f8 <ferror@plt+0x251c8>
  4291e4:	bl	41c024 <ferror@plt+0x17ff4>
  4291e8:	cbz	x0, 4291f8 <ferror@plt+0x251c8>
  4291ec:	ldrb	w8, [x0]
  4291f0:	mov	x19, x0
  4291f4:	cbnz	w8, 42923c <ferror@plt+0x2520c>
  4291f8:	bl	428c8c <ferror@plt+0x24c5c>
  4291fc:	cbz	x0, 429214 <ferror@plt+0x251e4>
  429200:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429204:	add	x1, x1, #0xb35
  429208:	mov	x2, xzr
  42920c:	bl	40a8e0 <ferror@plt+0x68b0>
  429210:	b	429238 <ferror@plt+0x25208>
  429214:	bl	428cf4 <ferror@plt+0x24cc4>
  429218:	mov	x19, x0
  42921c:	bl	428a10 <ferror@plt+0x249e0>
  429220:	ldr	x1, [x0]
  429224:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  429228:	add	x2, x2, #0xb35
  42922c:	mov	x0, x19
  429230:	mov	x3, xzr
  429234:	bl	40a8e0 <ferror@plt+0x68b0>
  429238:	mov	x19, x0
  42923c:	str	x19, [x20, #3960]
  429240:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  429244:	add	x0, x0, #0xf60
  429248:	bl	42aa50 <ferror@plt+0x26a20>
  42924c:	mov	x0, x19
  429250:	ldp	x20, x19, [sp, #16]
  429254:	ldp	x29, x30, [sp], #32
  429258:	ret
  42925c:	stp	x29, x30, [sp, #-32]!
  429260:	str	x19, [sp, #16]
  429264:	dmb	ish
  429268:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42926c:	ldr	x8, [x8, #3976]
  429270:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  429274:	mov	x29, sp
  429278:	cbnz	x8, 4292b0 <ferror@plt+0x25280>
  42927c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  429280:	add	x0, x0, #0xf88
  429284:	bl	423590 <ferror@plt+0x1f560>
  429288:	cbz	w0, 4292b0 <ferror@plt+0x25280>
  42928c:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429290:	add	x0, x0, #0xb3c
  429294:	bl	403f40 <getenv@plt>
  429298:	bl	41c024 <ferror@plt+0x17ff4>
  42929c:	str	x0, [x19, #3968]
  4292a0:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4292a4:	add	x0, x0, #0xf88
  4292a8:	mov	w1, #0x1                   	// #1
  4292ac:	bl	423638 <ferror@plt+0x1f608>
  4292b0:	ldr	x0, [x19, #3968]
  4292b4:	cbz	x0, 4292c4 <ferror@plt+0x25294>
  4292b8:	ldr	x19, [sp, #16]
  4292bc:	ldp	x29, x30, [sp], #32
  4292c0:	ret
  4292c4:	ldr	x19, [sp, #16]
  4292c8:	ldp	x29, x30, [sp], #32
  4292cc:	b	4291a8 <ferror@plt+0x25178>
  4292d0:	stp	x29, x30, [sp, #-48]!
  4292d4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4292d8:	add	x0, x0, #0xf60
  4292dc:	stp	x22, x21, [sp, #16]
  4292e0:	stp	x20, x19, [sp, #32]
  4292e4:	mov	x29, sp
  4292e8:	bl	42a994 <ferror@plt+0x26964>
  4292ec:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  4292f0:	ldr	x19, [x21, #3984]
  4292f4:	cbz	x19, 42935c <ferror@plt+0x2532c>
  4292f8:	mov	w0, #0x40                  	// #64
  4292fc:	bl	411ca8 <ferror@plt+0xdc78>
  429300:	str	x0, [x21, #3984]
  429304:	bl	429374 <ferror@plt+0x25344>
  429308:	mov	x22, xzr
  42930c:	ldr	x8, [x21, #3984]
  429310:	ldr	x20, [x19, x22]
  429314:	ldr	x1, [x8, x22]
  429318:	cbz	x1, 429344 <ferror@plt+0x25314>
  42931c:	mov	x0, x20
  429320:	bl	42139c <ferror@plt+0x1d36c>
  429324:	cbz	w0, 429334 <ferror@plt+0x25304>
  429328:	mov	x0, x20
  42932c:	bl	411d58 <ferror@plt+0xdd28>
  429330:	b	429348 <ferror@plt+0x25318>
  429334:	ldr	x8, [x21, #3984]
  429338:	ldr	x0, [x8, x22]
  42933c:	bl	411d58 <ferror@plt+0xdd28>
  429340:	ldr	x8, [x21, #3984]
  429344:	str	x20, [x8, x22]
  429348:	add	x22, x22, #0x8
  42934c:	cmp	x22, #0x40
  429350:	b.ne	42930c <ferror@plt+0x252dc>  // b.any
  429354:	mov	x0, x19
  429358:	bl	411d58 <ferror@plt+0xdd28>
  42935c:	ldp	x20, x19, [sp, #32]
  429360:	ldp	x22, x21, [sp, #16]
  429364:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  429368:	add	x0, x0, #0xf60
  42936c:	ldp	x29, x30, [sp], #48
  429370:	b	42aa50 <ferror@plt+0x26a20>
  429374:	sub	sp, sp, #0x70
  429378:	stp	x29, x30, [sp, #16]
  42937c:	stp	x28, x27, [sp, #32]
  429380:	stp	x26, x25, [sp, #48]
  429384:	stp	x24, x23, [sp, #64]
  429388:	stp	x22, x21, [sp, #80]
  42938c:	stp	x20, x19, [sp, #96]
  429390:	add	x29, sp, #0x10
  429394:	bl	429118 <ferror@plt+0x250e8>
  429398:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42939c:	ldr	x0, [x8, #3952]
  4293a0:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4293a4:	add	x1, x1, #0xd70
  4293a8:	mov	x2, xzr
  4293ac:	bl	40a8e0 <ferror@plt+0x68b0>
  4293b0:	add	x1, sp, #0x8
  4293b4:	mov	x2, xzr
  4293b8:	mov	x3, xzr
  4293bc:	mov	x19, x0
  4293c0:	bl	409750 <ferror@plt+0x5720>
  4293c4:	cbz	w0, 429684 <ferror@plt+0x25654>
  4293c8:	ldr	x0, [sp, #8]
  4293cc:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  4293d0:	add	x1, x1, #0xfe8
  4293d4:	mov	w2, #0xffffffff            	// #-1
  4293d8:	str	x19, [sp]
  4293dc:	bl	41d4d4 <ferror@plt+0x194a4>
  4293e0:	mov	x20, x0
  4293e4:	bl	41e0b0 <ferror@plt+0x1a080>
  4293e8:	ldr	x8, [sp, #8]
  4293ec:	mov	w21, w0
  4293f0:	mov	x0, x8
  4293f4:	bl	411d58 <ferror@plt+0xdd28>
  4293f8:	cmp	w21, #0x1
  4293fc:	b.lt	429678 <ferror@plt+0x25648>  // b.tstop
  429400:	mov	w26, w21
  429404:	adrp	x21, 473000 <ferror@plt+0x6efd0>
  429408:	adrp	x23, 473000 <ferror@plt+0x6efd0>
  42940c:	adrp	x24, 473000 <ferror@plt+0x6efd0>
  429410:	mov	x27, xzr
  429414:	add	x21, x21, #0xd7f
  429418:	add	x23, x23, #0xd8f
  42941c:	add	x24, x24, #0xda1
  429420:	ldr	x28, [x20, x27, lsl #3]
  429424:	mov	x0, x28
  429428:	bl	403550 <strlen@plt>
  42942c:	cmp	w0, #0x1
  429430:	b.lt	42944c <ferror@plt+0x2541c>  // b.tstop
  429434:	sub	w8, w0, #0x1
  429438:	ldrb	w9, [x28, w8, sxtw]
  42943c:	cmp	w9, #0xa
  429440:	b.ne	42944c <ferror@plt+0x2541c>  // b.any
  429444:	sxtw	x8, w8
  429448:	strb	wzr, [x28, x8]
  42944c:	add	x25, x28, #0x7
  429450:	ldrb	w8, [x28]
  429454:	cmp	w8, #0x20
  429458:	b.eq	429464 <ferror@plt+0x25434>  // b.none
  42945c:	cmp	w8, #0x9
  429460:	b.ne	429470 <ferror@plt+0x25440>  // b.any
  429464:	add	x28, x28, #0x1
  429468:	add	x25, x25, #0x1
  42946c:	b	429450 <ferror@plt+0x25420>
  429470:	mov	w2, #0xf                   	// #15
  429474:	mov	x0, x28
  429478:	mov	x1, x21
  42947c:	bl	4038b0 <strncmp@plt>
  429480:	cbz	w0, 429530 <ferror@plt+0x25500>
  429484:	mov	w2, #0x11                  	// #17
  429488:	mov	x0, x28
  42948c:	mov	x1, x23
  429490:	bl	4038b0 <strncmp@plt>
  429494:	cbz	w0, 42953c <ferror@plt+0x2550c>
  429498:	mov	w2, #0x10                  	// #16
  42949c:	mov	x0, x28
  4294a0:	mov	x1, x24
  4294a4:	bl	4038b0 <strncmp@plt>
  4294a8:	cbz	w0, 429548 <ferror@plt+0x25518>
  4294ac:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4294b0:	mov	w2, #0xd                   	// #13
  4294b4:	mov	x0, x28
  4294b8:	add	x1, x1, #0xdb2
  4294bc:	bl	4038b0 <strncmp@plt>
  4294c0:	cbz	w0, 429554 <ferror@plt+0x25524>
  4294c4:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4294c8:	mov	w2, #0x10                  	// #16
  4294cc:	mov	x0, x28
  4294d0:	add	x1, x1, #0xdc0
  4294d4:	bl	4038b0 <strncmp@plt>
  4294d8:	cbz	w0, 429560 <ferror@plt+0x25530>
  4294dc:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4294e0:	mov	w2, #0x13                  	// #19
  4294e4:	mov	x0, x28
  4294e8:	add	x1, x1, #0xdd1
  4294ec:	bl	4038b0 <strncmp@plt>
  4294f0:	cbz	w0, 42956c <ferror@plt+0x2553c>
  4294f4:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4294f8:	mov	w2, #0x11                  	// #17
  4294fc:	mov	x0, x28
  429500:	add	x1, x1, #0xde5
  429504:	bl	4038b0 <strncmp@plt>
  429508:	cbz	w0, 429578 <ferror@plt+0x25548>
  42950c:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429510:	mov	w2, #0xe                   	// #14
  429514:	mov	x0, x28
  429518:	add	x1, x1, #0xdf7
  42951c:	bl	4038b0 <strncmp@plt>
  429520:	cbnz	w0, 42966c <ferror@plt+0x2563c>
  429524:	mov	w8, #0xe                   	// #14
  429528:	mov	w22, #0x7                   	// #7
  42952c:	b	429580 <ferror@plt+0x25550>
  429530:	mov	x22, xzr
  429534:	mov	w8, #0xf                   	// #15
  429538:	b	429580 <ferror@plt+0x25550>
  42953c:	mov	w8, #0x11                  	// #17
  429540:	mov	w22, #0x1                   	// #1
  429544:	b	429580 <ferror@plt+0x25550>
  429548:	mov	w8, #0x10                  	// #16
  42954c:	mov	w22, #0x2                   	// #2
  429550:	b	429580 <ferror@plt+0x25550>
  429554:	mov	w8, #0xd                   	// #13
  429558:	mov	w22, #0x3                   	// #3
  42955c:	b	429580 <ferror@plt+0x25550>
  429560:	mov	w8, #0x10                  	// #16
  429564:	mov	w22, #0x4                   	// #4
  429568:	b	429580 <ferror@plt+0x25550>
  42956c:	mov	w8, #0x13                  	// #19
  429570:	mov	w22, #0x5                   	// #5
  429574:	b	429580 <ferror@plt+0x25550>
  429578:	mov	w8, #0x11                  	// #17
  42957c:	mov	w22, #0x6                   	// #6
  429580:	add	x9, x28, x8
  429584:	add	x25, x25, x8
  429588:	ldrb	w8, [x9]
  42958c:	cmp	w8, #0x9
  429590:	b.eq	42959c <ferror@plt+0x2556c>  // b.none
  429594:	cmp	w8, #0x20
  429598:	b.ne	4295a8 <ferror@plt+0x25578>  // b.any
  42959c:	add	x9, x9, #0x1
  4295a0:	add	x25, x25, #0x1
  4295a4:	b	429588 <ferror@plt+0x25558>
  4295a8:	cmp	w8, #0x3d
  4295ac:	b.ne	42966c <ferror@plt+0x2563c>  // b.any
  4295b0:	ldurb	w8, [x25, #-6]
  4295b4:	cmp	w8, #0x9
  4295b8:	b.eq	4295c4 <ferror@plt+0x25594>  // b.none
  4295bc:	cmp	w8, #0x20
  4295c0:	b.ne	4295cc <ferror@plt+0x2559c>  // b.any
  4295c4:	add	x25, x25, #0x1
  4295c8:	b	4295b0 <ferror@plt+0x25580>
  4295cc:	cmp	w8, #0x22
  4295d0:	b.ne	42966c <ferror@plt+0x2563c>  // b.any
  4295d4:	sub	x28, x25, #0x5
  4295d8:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4295dc:	mov	w2, #0x5                   	// #5
  4295e0:	mov	x0, x28
  4295e4:	add	x1, x1, #0xe06
  4295e8:	bl	4038b0 <strncmp@plt>
  4295ec:	cbz	w0, 429604 <ferror@plt+0x255d4>
  4295f0:	ldrb	w8, [x28]
  4295f4:	cmp	w8, #0x2f
  4295f8:	b.ne	42966c <ferror@plt+0x2563c>  // b.any
  4295fc:	mov	w19, wzr
  429600:	b	42960c <ferror@plt+0x255dc>
  429604:	mov	w19, #0x1                   	// #1
  429608:	mov	x28, x25
  42960c:	mov	w1, #0x22                  	// #34
  429610:	mov	x0, x28
  429614:	bl	403a80 <strrchr@plt>
  429618:	cbz	x0, 42966c <ferror@plt+0x2563c>
  42961c:	strb	wzr, [x0]
  429620:	mov	x0, x28
  429624:	bl	403550 <strlen@plt>
  429628:	sub	w8, w0, #0x1
  42962c:	ldrb	w9, [x28, w8, sxtw]
  429630:	cmp	w9, #0x2f
  429634:	b.ne	429640 <ferror@plt+0x25610>  // b.any
  429638:	sxtw	x8, w8
  42963c:	strb	wzr, [x28, x8]
  429640:	cbz	w19, 429658 <ferror@plt+0x25628>
  429644:	bl	428c8c <ferror@plt+0x24c5c>
  429648:	mov	x1, x28
  42964c:	mov	x2, xzr
  429650:	bl	40a8e0 <ferror@plt+0x68b0>
  429654:	b	429660 <ferror@plt+0x25630>
  429658:	mov	x0, x28
  42965c:	bl	41c024 <ferror@plt+0x17ff4>
  429660:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  429664:	ldr	x8, [x8, #3984]
  429668:	str	x0, [x8, x22, lsl #3]
  42966c:	add	x27, x27, #0x1
  429670:	cmp	x27, x26
  429674:	b.ne	429420 <ferror@plt+0x253f0>  // b.any
  429678:	mov	x0, x20
  42967c:	bl	41d828 <ferror@plt+0x197f8>
  429680:	ldr	x19, [sp]
  429684:	mov	x0, x19
  429688:	bl	411d58 <ferror@plt+0xdd28>
  42968c:	ldp	x20, x19, [sp, #96]
  429690:	ldp	x22, x21, [sp, #80]
  429694:	ldp	x24, x23, [sp, #64]
  429698:	ldp	x26, x25, [sp, #48]
  42969c:	ldp	x28, x27, [sp, #32]
  4296a0:	ldp	x29, x30, [sp, #16]
  4296a4:	add	sp, sp, #0x70
  4296a8:	ret
  4296ac:	stp	x29, x30, [sp, #-32]!
  4296b0:	cmp	w0, #0x8
  4296b4:	stp	x20, x19, [sp, #16]
  4296b8:	mov	x29, sp
  4296bc:	b.cs	4296fc <ferror@plt+0x256cc>  // b.hs, b.nlast
  4296c0:	mov	w19, w0
  4296c4:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4296c8:	add	x0, x0, #0xf60
  4296cc:	bl	42a994 <ferror@plt+0x26964>
  4296d0:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  4296d4:	ldr	x8, [x20, #3984]
  4296d8:	cbz	x8, 429720 <ferror@plt+0x256f0>
  4296dc:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4296e0:	add	x0, x0, #0xf60
  4296e4:	bl	42aa50 <ferror@plt+0x26a20>
  4296e8:	ldr	x8, [x20, #3984]
  4296ec:	ldr	x0, [x8, w19, uxtw #3]
  4296f0:	ldp	x20, x19, [sp, #16]
  4296f4:	ldp	x29, x30, [sp], #32
  4296f8:	ret
  4296fc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  429700:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429704:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  429708:	add	x0, x0, #0xa7f
  42970c:	add	x1, x1, #0xb4c
  429710:	add	x2, x2, #0xb80
  429714:	bl	412a18 <ferror@plt+0xe9e8>
  429718:	mov	x0, xzr
  42971c:	b	4296f0 <ferror@plt+0x256c0>
  429720:	mov	w0, #0x40                  	// #64
  429724:	bl	411ca8 <ferror@plt+0xdc78>
  429728:	str	x0, [x20, #3984]
  42972c:	bl	429374 <ferror@plt+0x25344>
  429730:	ldr	x8, [x20, #3984]
  429734:	ldr	x8, [x8]
  429738:	cbnz	x8, 4296dc <ferror@plt+0x256ac>
  42973c:	bl	428c8c <ferror@plt+0x24c5c>
  429740:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429744:	add	x1, x1, #0xbca
  429748:	mov	x2, xzr
  42974c:	bl	40a8e0 <ferror@plt+0x68b0>
  429750:	ldr	x8, [x20, #3984]
  429754:	str	x0, [x8]
  429758:	b	4296dc <ferror@plt+0x256ac>
  42975c:	stp	x29, x30, [sp, #-32]!
  429760:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  429764:	add	x0, x0, #0xf60
  429768:	stp	x20, x19, [sp, #16]
  42976c:	mov	x29, sp
  429770:	bl	42a994 <ferror@plt+0x26964>
  429774:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  429778:	ldr	x19, [x20, #3992]
  42977c:	cbnz	x19, 4297b8 <ferror@plt+0x25788>
  429780:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429784:	add	x0, x0, #0xbd2
  429788:	bl	408b00 <ferror@plt+0x4ad0>
  42978c:	cbz	x0, 429798 <ferror@plt+0x25768>
  429790:	ldrb	w8, [x0]
  429794:	cbnz	w8, 4297a0 <ferror@plt+0x25770>
  429798:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  42979c:	add	x0, x0, #0xbe0
  4297a0:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  4297a4:	add	x1, x1, #0xa70
  4297a8:	mov	w2, wzr
  4297ac:	bl	41d4d4 <ferror@plt+0x194a4>
  4297b0:	mov	x19, x0
  4297b4:	str	x0, [x20, #3992]
  4297b8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4297bc:	add	x0, x0, #0xf60
  4297c0:	bl	42aa50 <ferror@plt+0x26a20>
  4297c4:	mov	x0, x19
  4297c8:	ldp	x20, x19, [sp, #16]
  4297cc:	ldp	x29, x30, [sp], #32
  4297d0:	ret
  4297d4:	stp	x29, x30, [sp, #-32]!
  4297d8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4297dc:	add	x0, x0, #0xf60
  4297e0:	stp	x20, x19, [sp, #16]
  4297e4:	mov	x29, sp
  4297e8:	bl	42a994 <ferror@plt+0x26964>
  4297ec:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  4297f0:	ldr	x19, [x20, #4000]
  4297f4:	cbnz	x19, 429830 <ferror@plt+0x25800>
  4297f8:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  4297fc:	add	x0, x0, #0xbfe
  429800:	bl	408b00 <ferror@plt+0x4ad0>
  429804:	cbz	x0, 429810 <ferror@plt+0x257e0>
  429808:	ldrb	w8, [x0]
  42980c:	cbnz	w8, 429818 <ferror@plt+0x257e8>
  429810:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429814:	add	x0, x0, #0xc0e
  429818:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  42981c:	add	x1, x1, #0xa70
  429820:	mov	w2, wzr
  429824:	bl	41d4d4 <ferror@plt+0x194a4>
  429828:	mov	x19, x0
  42982c:	str	x0, [x20, #4000]
  429830:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  429834:	add	x0, x0, #0xf60
  429838:	bl	42aa50 <ferror@plt+0x26a20>
  42983c:	mov	x0, x19
  429840:	ldp	x20, x19, [sp, #16]
  429844:	ldp	x29, x30, [sp], #32
  429848:	ret
  42984c:	cbz	x0, 429858 <ferror@plt+0x25828>
  429850:	str	xzr, [x0]
  429854:	ret
  429858:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42985c:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429860:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  429864:	add	x0, x0, #0xa7f
  429868:	add	x1, x1, #0xc17
  42986c:	add	x2, x2, #0xc3a
  429870:	b	412a18 <ferror@plt+0xe9e8>
  429874:	mov	w1, wzr
  429878:	b	42987c <ferror@plt+0x2584c>
  42987c:	stp	x29, x30, [sp, #-48]!
  429880:	stp	x20, x19, [sp, #32]
  429884:	mov	x20, x0
  429888:	mov	x0, xzr
  42988c:	str	x21, [sp, #16]
  429890:	mov	x29, sp
  429894:	mov	w21, w1
  429898:	bl	41e1a8 <ferror@plt+0x1a178>
  42989c:	mov	x19, x0
  4298a0:	tbnz	w21, #1, 4298d4 <ferror@plt+0x258a4>
  4298a4:	cmp	x20, #0x3e7
  4298a8:	b.ls	4298dc <ferror@plt+0x258ac>  // b.plast
  4298ac:	mov	w8, #0x423f                	// #16959
  4298b0:	movk	w8, #0xf, lsl #16
  4298b4:	cmp	x20, x8
  4298b8:	b.hi	429934 <ferror@plt+0x25904>  // b.pmore
  4298bc:	adrp	x8, 473000 <ferror@plt+0x6efd0>
  4298c0:	ldr	d0, [x8, #2632]
  4298c4:	ucvtf	d1, x20
  4298c8:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4298cc:	add	x1, x1, #0xc9a
  4298d0:	b	4299fc <ferror@plt+0x259cc>
  4298d4:	cmp	x20, #0x3ff
  4298d8:	b.hi	429910 <ferror@plt+0x258e0>  // b.pmore
  4298dc:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  4298e0:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4298e4:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  4298e8:	add	x0, x0, #0x5bc
  4298ec:	add	x1, x1, #0xc53
  4298f0:	add	x2, x2, #0xc5b
  4298f4:	mov	x3, x20
  4298f8:	bl	40b040 <ferror@plt+0x7010>
  4298fc:	mov	x1, x0
  429900:	mov	x0, x19
  429904:	mov	w2, w20
  429908:	bl	41f508 <ferror@plt+0x1b4d8>
  42990c:	b	429aac <ferror@plt+0x25a7c>
  429910:	lsr	x8, x20, #20
  429914:	cbnz	x8, 42995c <ferror@plt+0x2592c>
  429918:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  42991c:	ucvtf	d0, x20
  429920:	fmov	d1, x8
  429924:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429928:	fmul	d0, d0, d1
  42992c:	add	x1, x1, #0xc64
  429930:	b	429a00 <ferror@plt+0x259d0>
  429934:	mov	w8, #0xc9ff                	// #51711
  429938:	movk	w8, #0x3b9a, lsl #16
  42993c:	cmp	x20, x8
  429940:	b.hi	429980 <ferror@plt+0x25950>  // b.pmore
  429944:	adrp	x8, 43e000 <ferror@plt+0x39fd0>
  429948:	ldr	d0, [x8, #2744]
  42994c:	ucvtf	d1, x20
  429950:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429954:	add	x1, x1, #0xca2
  429958:	b	4299fc <ferror@plt+0x259cc>
  42995c:	lsr	x8, x20, #30
  429960:	cbnz	x8, 4299ac <ferror@plt+0x2597c>
  429964:	mov	x8, #0x3eb0000000000000    	// #4517110426252607488
  429968:	ucvtf	d0, x20
  42996c:	fmov	d1, x8
  429970:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429974:	fmul	d0, d0, d1
  429978:	add	x1, x1, #0xc6d
  42997c:	b	429a00 <ferror@plt+0x259d0>
  429980:	mov	x8, #0xfff                 	// #4095
  429984:	movk	x8, #0xd4a5, lsl #16
  429988:	movk	x8, #0xe8, lsl #32
  42998c:	cmp	x20, x8
  429990:	b.hi	4299d0 <ferror@plt+0x259a0>  // b.pmore
  429994:	adrp	x8, 473000 <ferror@plt+0x6efd0>
  429998:	ldr	d0, [x8, #2624]
  42999c:	ucvtf	d1, x20
  4299a0:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4299a4:	add	x1, x1, #0xcaa
  4299a8:	b	4299fc <ferror@plt+0x259cc>
  4299ac:	lsr	x8, x20, #40
  4299b0:	cbnz	x8, 429ac4 <ferror@plt+0x25a94>
  4299b4:	mov	x8, #0x3e10000000000000    	// #4472074429978902528
  4299b8:	ucvtf	d0, x20
  4299bc:	fmov	d1, x8
  4299c0:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4299c4:	fmul	d0, d0, d1
  4299c8:	add	x1, x1, #0xc76
  4299cc:	b	429a00 <ferror@plt+0x259d0>
  4299d0:	mov	x8, #0x7fff                	// #32767
  4299d4:	movk	x8, #0xa4c6, lsl #16
  4299d8:	movk	x8, #0x8d7e, lsl #32
  4299dc:	movk	x8, #0x3, lsl #48
  4299e0:	cmp	x20, x8
  4299e4:	b.hi	429ae8 <ferror@plt+0x25ab8>  // b.pmore
  4299e8:	adrp	x8, 473000 <ferror@plt+0x6efd0>
  4299ec:	ldr	d0, [x8, #2616]
  4299f0:	ucvtf	d1, x20
  4299f4:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  4299f8:	add	x1, x1, #0xcb2
  4299fc:	fdiv	d0, d1, d0
  429a00:	mov	x0, x19
  429a04:	bl	41f508 <ferror@plt+0x1b4d8>
  429a08:	tbz	w21, #0, 429aac <ferror@plt+0x25a7c>
  429a0c:	cmp	x20, #0x3e8
  429a10:	mov	x3, x20
  429a14:	b.cc	429a40 <ferror@plt+0x25a10>  // b.lo, b.ul, b.last
  429a18:	mov	x9, #0xf7cf                	// #63439
  429a1c:	movk	x9, #0xe353, lsl #16
  429a20:	movk	x9, #0x9ba5, lsl #32
  429a24:	lsr	x8, x20, #3
  429a28:	movk	x9, #0x20c4, lsl #48
  429a2c:	umulh	x8, x8, x9
  429a30:	lsr	x8, x8, #4
  429a34:	mov	w9, #0x3e8                 	// #1000
  429a38:	msub	x8, x8, x9, x20
  429a3c:	add	x3, x8, #0x3e8
  429a40:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  429a44:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429a48:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  429a4c:	add	x0, x0, #0x5bc
  429a50:	add	x1, x1, #0xcca
  429a54:	add	x2, x2, #0xcd2
  429a58:	bl	40b040 <ferror@plt+0x7010>
  429a5c:	mov	x21, x0
  429a60:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429a64:	add	x0, x0, #0xcdb
  429a68:	mov	x1, x20
  429a6c:	bl	41c1e4 <ferror@plt+0x181b4>
  429a70:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  429a74:	mov	x20, x0
  429a78:	add	x1, x1, #0xa88
  429a7c:	mov	x0, x19
  429a80:	bl	41e570 <ferror@plt+0x1a540>
  429a84:	mov	x0, x19
  429a88:	mov	x1, x21
  429a8c:	mov	x2, x20
  429a90:	bl	41f5c4 <ferror@plt+0x1b594>
  429a94:	mov	x0, x20
  429a98:	bl	411d58 <ferror@plt+0xdd28>
  429a9c:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  429aa0:	add	x1, x1, #0x4f2
  429aa4:	mov	x0, x19
  429aa8:	bl	41e570 <ferror@plt+0x1a540>
  429aac:	mov	x0, x19
  429ab0:	ldp	x20, x19, [sp, #32]
  429ab4:	ldr	x21, [sp, #16]
  429ab8:	mov	w1, wzr
  429abc:	ldp	x29, x30, [sp], #48
  429ac0:	b	41e358 <ferror@plt+0x1a328>
  429ac4:	lsr	x8, x20, #50
  429ac8:	cbnz	x8, 429b14 <ferror@plt+0x25ae4>
  429acc:	mov	x8, #0x3d70000000000000    	// #4427038433705197568
  429ad0:	ucvtf	d0, x20
  429ad4:	fmov	d1, x8
  429ad8:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429adc:	fmul	d0, d0, d1
  429ae0:	add	x1, x1, #0xc7f
  429ae4:	b	429a00 <ferror@plt+0x259d0>
  429ae8:	mov	x8, #0xffffffffa763ffff    	// #-1486618625
  429aec:	movk	x8, #0xb6b3, lsl #32
  429af0:	movk	x8, #0xde0, lsl #48
  429af4:	cmp	x20, x8
  429af8:	ucvtf	d0, x20
  429afc:	b.hi	429b38 <ferror@plt+0x25b08>  // b.pmore
  429b00:	adrp	x8, 473000 <ferror@plt+0x6efd0>
  429b04:	ldr	d1, [x8, #2608]
  429b08:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429b0c:	add	x1, x1, #0xcba
  429b10:	b	429b48 <ferror@plt+0x25b18>
  429b14:	lsr	x8, x20, #60
  429b18:	ucvtf	d0, x20
  429b1c:	cbnz	x8, 429b50 <ferror@plt+0x25b20>
  429b20:	mov	x8, #0x3cd0000000000000    	// #4382002437431492608
  429b24:	fmov	d1, x8
  429b28:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429b2c:	fmul	d0, d0, d1
  429b30:	add	x1, x1, #0xc88
  429b34:	b	429a00 <ferror@plt+0x259d0>
  429b38:	adrp	x8, 473000 <ferror@plt+0x6efd0>
  429b3c:	ldr	d1, [x8, #2600]
  429b40:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429b44:	add	x1, x1, #0xcc2
  429b48:	fdiv	d0, d0, d1
  429b4c:	b	429a00 <ferror@plt+0x259d0>
  429b50:	mov	x8, #0x3c30000000000000    	// #4336966441157787648
  429b54:	fmov	d1, x8
  429b58:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429b5c:	fmul	d0, d0, d1
  429b60:	add	x1, x1, #0xc91
  429b64:	b	429a00 <ferror@plt+0x259d0>
  429b68:	stp	x29, x30, [sp, #-32]!
  429b6c:	str	x19, [sp, #16]
  429b70:	mov	x19, x0
  429b74:	cmp	x0, #0x3ff
  429b78:	mov	x29, sp
  429b7c:	b.gt	429bb0 <ferror@plt+0x25b80>
  429b80:	adrp	x0, 438000 <ferror@plt+0x33fd0>
  429b84:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  429b88:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  429b8c:	and	x3, x19, #0xffffffff
  429b90:	add	x0, x0, #0x5bc
  429b94:	add	x1, x1, #0xc53
  429b98:	add	x2, x2, #0xc5b
  429b9c:	bl	40b040 <ferror@plt+0x7010>
  429ba0:	mov	w1, w19
  429ba4:	ldr	x19, [sp, #16]
  429ba8:	ldp	x29, x30, [sp], #32
  429bac:	b	41c1e4 <ferror@plt+0x181b4>
  429bb0:	cmp	x19, #0x100, lsl #12
  429bb4:	b.ge	429bd4 <ferror@plt+0x25ba4>  // b.tcont
  429bb8:	mov	x8, #0x3f50000000000000    	// #4562146422526312448
  429bbc:	scvtf	d0, x19
  429bc0:	fmov	d1, x8
  429bc4:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429bc8:	fmul	d0, d0, d1
  429bcc:	add	x0, x0, #0xce0
  429bd0:	b	429c88 <ferror@plt+0x25c58>
  429bd4:	mov	w8, #0x3fffffff            	// #1073741823
  429bd8:	cmp	x19, x8
  429bdc:	b.gt	429bfc <ferror@plt+0x25bcc>
  429be0:	mov	x8, #0x3eb0000000000000    	// #4517110426252607488
  429be4:	scvtf	d0, x19
  429be8:	fmov	d1, x8
  429bec:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429bf0:	fmul	d0, d0, d1
  429bf4:	add	x0, x0, #0xca2
  429bf8:	b	429c88 <ferror@plt+0x25c58>
  429bfc:	mov	x8, #0xffffffffff          	// #1099511627775
  429c00:	cmp	x19, x8
  429c04:	b.gt	429c24 <ferror@plt+0x25bf4>
  429c08:	mov	x8, #0x3e10000000000000    	// #4472074429978902528
  429c0c:	scvtf	d0, x19
  429c10:	fmov	d1, x8
  429c14:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429c18:	fmul	d0, d0, d1
  429c1c:	add	x0, x0, #0xcaa
  429c20:	b	429c88 <ferror@plt+0x25c58>
  429c24:	mov	x8, #0x3ffffffffffff       	// #1125899906842623
  429c28:	cmp	x19, x8
  429c2c:	b.gt	429c4c <ferror@plt+0x25c1c>
  429c30:	mov	x8, #0x3d70000000000000    	// #4427038433705197568
  429c34:	scvtf	d0, x19
  429c38:	fmov	d1, x8
  429c3c:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429c40:	fmul	d0, d0, d1
  429c44:	add	x0, x0, #0xcb2
  429c48:	b	429c88 <ferror@plt+0x25c58>
  429c4c:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  429c50:	cmp	x19, x8
  429c54:	scvtf	d0, x19
  429c58:	b.gt	429c74 <ferror@plt+0x25c44>
  429c5c:	mov	x8, #0x3cd0000000000000    	// #4382002437431492608
  429c60:	fmov	d1, x8
  429c64:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429c68:	fmul	d0, d0, d1
  429c6c:	add	x0, x0, #0xcba
  429c70:	b	429c88 <ferror@plt+0x25c58>
  429c74:	mov	x8, #0x3c30000000000000    	// #4336966441157787648
  429c78:	fmov	d1, x8
  429c7c:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429c80:	fmul	d0, d0, d1
  429c84:	add	x0, x0, #0xcc2
  429c88:	ldr	x19, [sp, #16]
  429c8c:	ldp	x29, x30, [sp], #32
  429c90:	b	41c1e4 <ferror@plt+0x181b4>
  429c94:	sub	sp, sp, #0x30
  429c98:	stp	x29, x30, [sp, #16]
  429c9c:	str	x19, [sp, #32]
  429ca0:	dmb	ish
  429ca4:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  429ca8:	ldr	x8, [x8, #4008]
  429cac:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  429cb0:	add	x29, sp, #0x10
  429cb4:	cbnz	x8, 429d68 <ferror@plt+0x25d38>
  429cb8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  429cbc:	add	x0, x0, #0xfa8
  429cc0:	bl	423590 <ferror@plt+0x1f560>
  429cc4:	cbz	w0, 429d68 <ferror@plt+0x25d38>
  429cc8:	add	x0, x29, #0x1c
  429ccc:	add	x1, x29, #0x18
  429cd0:	sub	x2, x29, #0x4
  429cd4:	bl	403600 <getresuid@plt>
  429cd8:	cbnz	w0, 429cf0 <ferror@plt+0x25cc0>
  429cdc:	add	x0, sp, #0x8
  429ce0:	add	x1, sp, #0x4
  429ce4:	mov	x2, sp
  429ce8:	bl	403e10 <getresgid@plt>
  429cec:	cbz	w0, 429d18 <ferror@plt+0x25ce8>
  429cf0:	bl	403680 <getuid@plt>
  429cf4:	str	w0, [x29, #28]
  429cf8:	stur	w0, [x29, #-4]
  429cfc:	bl	403c50 <getgid@plt>
  429d00:	str	w0, [sp, #8]
  429d04:	str	w0, [sp]
  429d08:	bl	4035d0 <geteuid@plt>
  429d0c:	str	w0, [x29, #24]
  429d10:	bl	4035b0 <getegid@plt>
  429d14:	str	w0, [sp, #4]
  429d18:	ldp	w8, w9, [x29, #24]
  429d1c:	cmp	w9, w8
  429d20:	mov	w8, #0x1                   	// #1
  429d24:	b.ne	429d54 <ferror@plt+0x25d24>  // b.any
  429d28:	ldur	w10, [x29, #-4]
  429d2c:	cmp	w9, w10
  429d30:	b.ne	429d54 <ferror@plt+0x25d24>  // b.any
  429d34:	ldp	w9, w8, [sp, #4]
  429d38:	cmp	w8, w9
  429d3c:	b.ne	429d50 <ferror@plt+0x25d20>  // b.any
  429d40:	ldr	w9, [sp]
  429d44:	cmp	w8, w9
  429d48:	cset	w8, ne  // ne = any
  429d4c:	b	429d54 <ferror@plt+0x25d24>
  429d50:	mov	w8, #0x1                   	// #1
  429d54:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  429d58:	add	x0, x0, #0xfa8
  429d5c:	mov	w1, #0x1                   	// #1
  429d60:	str	w8, [x19, #4016]
  429d64:	bl	423638 <ferror@plt+0x1f608>
  429d68:	ldr	w0, [x19, #4016]
  429d6c:	ldr	x19, [sp, #32]
  429d70:	ldp	x29, x30, [sp, #16]
  429d74:	add	sp, sp, #0x30
  429d78:	ret
  429d7c:	stp	x29, x30, [sp, #-32]!
  429d80:	mov	x29, sp
  429d84:	mov	w0, #0x8                   	// #8
  429d88:	str	x19, [sp, #16]
  429d8c:	str	xzr, [x29, #24]
  429d90:	bl	419ddc <ferror@plt+0x15dac>
  429d94:	add	x2, x29, #0x18
  429d98:	mov	w1, #0x1                   	// #1
  429d9c:	mov	x19, x0
  429da0:	bl	42a3d0 <ferror@plt+0x263a0>
  429da4:	cbz	w0, 429df0 <ferror@plt+0x25dc0>
  429da8:	ldr	w0, [x19]
  429dac:	add	x2, x29, #0x18
  429db0:	mov	w1, #0x1                   	// #1
  429db4:	bl	42a53c <ferror@plt+0x2650c>
  429db8:	cbz	w0, 429de0 <ferror@plt+0x25db0>
  429dbc:	ldr	w0, [x19, #4]
  429dc0:	add	x2, x29, #0x18
  429dc4:	mov	w1, #0x1                   	// #1
  429dc8:	bl	42a53c <ferror@plt+0x2650c>
  429dcc:	cbz	w0, 429de0 <ferror@plt+0x25db0>
  429dd0:	mov	x0, x19
  429dd4:	ldr	x19, [sp, #16]
  429dd8:	ldp	x29, x30, [sp], #32
  429ddc:	ret
  429de0:	ldr	x8, [x29, #24]
  429de4:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429de8:	add	x0, x0, #0xe2c
  429dec:	b	429dfc <ferror@plt+0x25dcc>
  429df0:	ldr	x8, [x29, #24]
  429df4:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  429df8:	add	x0, x0, #0xe0c
  429dfc:	ldr	x1, [x8, #8]
  429e00:	bl	429e04 <ferror@plt+0x25dd4>
  429e04:	sub	sp, sp, #0x120
  429e08:	stp	x29, x30, [sp, #256]
  429e0c:	add	x29, sp, #0x100
  429e10:	mov	x9, #0xffffffffffffffc8    	// #-56
  429e14:	mov	x10, sp
  429e18:	sub	x11, x29, #0x78
  429e1c:	movk	x9, #0xff80, lsl #32
  429e20:	add	x12, x29, #0x20
  429e24:	add	x10, x10, #0x80
  429e28:	add	x11, x11, #0x38
  429e2c:	stp	x10, x9, [x29, #-16]
  429e30:	stp	x12, x11, [x29, #-32]
  429e34:	stp	x1, x2, [x29, #-120]
  429e38:	stp	x3, x4, [x29, #-104]
  429e3c:	stp	x5, x6, [x29, #-88]
  429e40:	stur	x7, [x29, #-72]
  429e44:	stp	q0, q1, [sp]
  429e48:	ldp	q0, q1, [x29, #-32]
  429e4c:	mov	x8, x0
  429e50:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  429e54:	add	x0, x0, #0xa7f
  429e58:	sub	x3, x29, #0x40
  429e5c:	mov	w1, #0x4                   	// #4
  429e60:	mov	x2, x8
  429e64:	str	x28, [sp, #272]
  429e68:	stp	q2, q3, [sp, #32]
  429e6c:	stp	q4, q5, [sp, #64]
  429e70:	stp	q6, q7, [sp, #96]
  429e74:	stp	q0, q1, [x29, #-64]
  429e78:	bl	412c74 <ferror@plt+0xec44>
  429e7c:	b	429e7c <ferror@plt+0x25e4c>
  429e80:	ldr	w8, [x0]
  429e84:	mov	w9, #0x1                   	// #1
  429e88:	strh	w9, [x1, #4]
  429e8c:	str	w8, [x1]
  429e90:	ret
  429e94:	sub	sp, sp, #0x30
  429e98:	str	x19, [sp, #32]
  429e9c:	mov	x19, x0
  429ea0:	stp	x29, x30, [sp, #16]
  429ea4:	add	x29, sp, #0x10
  429ea8:	ldr	w0, [x19]
  429eac:	mov	x1, sp
  429eb0:	mov	w2, #0x10                  	// #16
  429eb4:	bl	403df0 <read@plt>
  429eb8:	cmp	x0, #0x10
  429ebc:	b.eq	429ea8 <ferror@plt+0x25e78>  // b.none
  429ec0:	ldr	x19, [sp, #32]
  429ec4:	ldp	x29, x30, [sp, #16]
  429ec8:	add	sp, sp, #0x30
  429ecc:	ret
  429ed0:	sub	sp, sp, #0x30
  429ed4:	stp	x29, x30, [sp, #16]
  429ed8:	add	x29, sp, #0x10
  429edc:	mov	w8, #0x1                   	// #1
  429ee0:	str	x8, [x29, #24]
  429ee4:	str	x19, [sp, #32]
  429ee8:	mov	x19, x0
  429eec:	ldr	w0, [x0, #4]
  429ef0:	cmn	w0, #0x1
  429ef4:	b.eq	429f48 <ferror@plt+0x25f18>  // b.none
  429ef8:	add	x1, x29, #0x18
  429efc:	mov	w2, #0x1                   	// #1
  429f00:	bl	403ac0 <write@plt>
  429f04:	cmn	w0, #0x1
  429f08:	b.ne	429f70 <ferror@plt+0x25f40>  // b.any
  429f0c:	bl	403f30 <__errno_location@plt>
  429f10:	ldr	w8, [x0]
  429f14:	cmp	w8, #0x4
  429f18:	b.ne	429f70 <ferror@plt+0x25f40>  // b.any
  429f1c:	ldr	w8, [x19, #4]
  429f20:	add	x1, x29, #0x18
  429f24:	mov	w2, #0x1                   	// #1
  429f28:	str	x0, [sp, #8]
  429f2c:	mov	w0, w8
  429f30:	bl	403ac0 <write@plt>
  429f34:	mov	x8, x0
  429f38:	ldr	x0, [sp, #8]
  429f3c:	cmn	w8, #0x1
  429f40:	b.eq	429f10 <ferror@plt+0x25ee0>  // b.none
  429f44:	b	429f70 <ferror@plt+0x25f40>
  429f48:	ldr	w0, [x19]
  429f4c:	add	x1, x29, #0x18
  429f50:	mov	w2, #0x8                   	// #8
  429f54:	bl	403ac0 <write@plt>
  429f58:	cmn	w0, #0x1
  429f5c:	b.ne	429f70 <ferror@plt+0x25f40>  // b.any
  429f60:	bl	403f30 <__errno_location@plt>
  429f64:	ldr	w8, [x0]
  429f68:	cmp	w8, #0x4
  429f6c:	b.eq	429f48 <ferror@plt+0x25f18>  // b.none
  429f70:	ldr	x19, [sp, #32]
  429f74:	ldp	x29, x30, [sp, #16]
  429f78:	add	sp, sp, #0x30
  429f7c:	ret
  429f80:	stp	x29, x30, [sp, #-32]!
  429f84:	str	x19, [sp, #16]
  429f88:	mov	x19, x0
  429f8c:	ldr	w0, [x0]
  429f90:	mov	x29, sp
  429f94:	bl	403a60 <close@plt>
  429f98:	ldr	w0, [x19, #4]
  429f9c:	cmn	w0, #0x1
  429fa0:	b.eq	429fa8 <ferror@plt+0x25f78>  // b.none
  429fa4:	bl	403a60 <close@plt>
  429fa8:	mov	x1, x19
  429fac:	ldr	x19, [sp, #16]
  429fb0:	mov	w0, #0x8                   	// #8
  429fb4:	ldp	x29, x30, [sp], #32
  429fb8:	b	41a7a0 <ferror@plt+0x16770>
  429fbc:	sub	sp, sp, #0x120
  429fc0:	stp	x29, x30, [sp, #256]
  429fc4:	add	x29, sp, #0x100
  429fc8:	mov	x8, #0xffffffffffffffc8    	// #-56
  429fcc:	mov	x9, sp
  429fd0:	sub	x10, x29, #0x78
  429fd4:	movk	x8, #0xff80, lsl #32
  429fd8:	add	x11, x29, #0x20
  429fdc:	add	x9, x9, #0x80
  429fe0:	add	x10, x10, #0x38
  429fe4:	stp	x9, x8, [x29, #-16]
  429fe8:	stp	x11, x10, [x29, #-32]
  429fec:	stp	x1, x2, [x29, #-120]
  429ff0:	stp	x3, x4, [x29, #-104]
  429ff4:	stp	x5, x6, [x29, #-88]
  429ff8:	stur	x7, [x29, #-72]
  429ffc:	stp	q0, q1, [sp]
  42a000:	ldp	q0, q1, [x29, #-32]
  42a004:	sub	x1, x29, #0x40
  42a008:	str	x28, [sp, #272]
  42a00c:	stp	q2, q3, [sp, #32]
  42a010:	stp	q4, q5, [sp, #64]
  42a014:	stp	q6, q7, [sp, #96]
  42a018:	stp	q0, q1, [x29, #-64]
  42a01c:	bl	42a030 <ferror@plt+0x26000>
  42a020:	ldr	x28, [sp, #272]
  42a024:	ldp	x29, x30, [sp, #256]
  42a028:	add	sp, sp, #0x120
  42a02c:	ret
  42a030:	sub	sp, sp, #0x30
  42a034:	stp	x29, x30, [sp, #32]
  42a038:	add	x29, sp, #0x20
  42a03c:	cbz	x0, 42a05c <ferror@plt+0x2602c>
  42a040:	ldp	q1, q0, [x1]
  42a044:	mov	x1, sp
  42a048:	stp	q1, q0, [sp]
  42a04c:	bl	403e60 <vprintf@plt>
  42a050:	ldp	x29, x30, [sp, #32]
  42a054:	add	sp, sp, #0x30
  42a058:	ret
  42a05c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a060:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  42a064:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  42a068:	add	x0, x0, #0xa7f
  42a06c:	add	x1, x1, #0xe54
  42a070:	add	x2, x2, #0xc32
  42a074:	bl	412a18 <ferror@plt+0xe9e8>
  42a078:	mov	w0, #0xffffffff            	// #-1
  42a07c:	b	42a050 <ferror@plt+0x26020>
  42a080:	sub	sp, sp, #0x100
  42a084:	stp	x29, x30, [sp, #240]
  42a088:	add	x29, sp, #0xf0
  42a08c:	mov	x8, #0xffffffffffffffd0    	// #-48
  42a090:	mov	x9, sp
  42a094:	sub	x10, x29, #0x70
  42a098:	movk	x8, #0xff80, lsl #32
  42a09c:	add	x11, x29, #0x10
  42a0a0:	add	x9, x9, #0x80
  42a0a4:	add	x10, x10, #0x30
  42a0a8:	stp	x9, x8, [x29, #-16]
  42a0ac:	stp	x11, x10, [x29, #-32]
  42a0b0:	stp	x2, x3, [x29, #-112]
  42a0b4:	stp	x4, x5, [x29, #-96]
  42a0b8:	stp	x6, x7, [x29, #-80]
  42a0bc:	stp	q1, q2, [sp, #16]
  42a0c0:	str	q0, [sp]
  42a0c4:	ldp	q0, q1, [x29, #-32]
  42a0c8:	sub	x2, x29, #0x40
  42a0cc:	stp	q3, q4, [sp, #48]
  42a0d0:	stp	q5, q6, [sp, #80]
  42a0d4:	str	q7, [sp, #112]
  42a0d8:	stp	q0, q1, [x29, #-64]
  42a0dc:	bl	42a0ec <ferror@plt+0x260bc>
  42a0e0:	ldp	x29, x30, [sp, #240]
  42a0e4:	add	sp, sp, #0x100
  42a0e8:	ret
  42a0ec:	sub	sp, sp, #0x30
  42a0f0:	stp	x29, x30, [sp, #32]
  42a0f4:	add	x29, sp, #0x20
  42a0f8:	cbz	x1, 42a118 <ferror@plt+0x260e8>
  42a0fc:	ldp	q1, q0, [x2]
  42a100:	mov	x2, sp
  42a104:	stp	q1, q0, [sp]
  42a108:	bl	403f00 <vfprintf@plt>
  42a10c:	ldp	x29, x30, [sp, #32]
  42a110:	add	sp, sp, #0x30
  42a114:	ret
  42a118:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a11c:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  42a120:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  42a124:	add	x0, x0, #0xa7f
  42a128:	add	x1, x1, #0xe7b
  42a12c:	add	x2, x2, #0xc32
  42a130:	bl	412a18 <ferror@plt+0xe9e8>
  42a134:	mov	w0, #0xffffffff            	// #-1
  42a138:	b	42a10c <ferror@plt+0x260dc>
  42a13c:	sub	sp, sp, #0x100
  42a140:	stp	x29, x30, [sp, #240]
  42a144:	add	x29, sp, #0xf0
  42a148:	mov	x8, #0xffffffffffffffd0    	// #-48
  42a14c:	mov	x9, sp
  42a150:	sub	x10, x29, #0x70
  42a154:	movk	x8, #0xff80, lsl #32
  42a158:	add	x11, x29, #0x10
  42a15c:	add	x9, x9, #0x80
  42a160:	add	x10, x10, #0x30
  42a164:	stp	x9, x8, [x29, #-16]
  42a168:	stp	x11, x10, [x29, #-32]
  42a16c:	stp	x2, x3, [x29, #-112]
  42a170:	stp	x4, x5, [x29, #-96]
  42a174:	stp	x6, x7, [x29, #-80]
  42a178:	stp	q1, q2, [sp, #16]
  42a17c:	str	q0, [sp]
  42a180:	ldp	q0, q1, [x29, #-32]
  42a184:	sub	x2, x29, #0x40
  42a188:	stp	q3, q4, [sp, #48]
  42a18c:	stp	q5, q6, [sp, #80]
  42a190:	str	q7, [sp, #112]
  42a194:	stp	q0, q1, [x29, #-64]
  42a198:	bl	42a1a8 <ferror@plt+0x26178>
  42a19c:	ldp	x29, x30, [sp, #240]
  42a1a0:	add	sp, sp, #0x100
  42a1a4:	ret
  42a1a8:	sub	sp, sp, #0x30
  42a1ac:	stp	x29, x30, [sp, #32]
  42a1b0:	add	x29, sp, #0x20
  42a1b4:	cbz	x0, 42a1d8 <ferror@plt+0x261a8>
  42a1b8:	cbz	x1, 42a1f4 <ferror@plt+0x261c4>
  42a1bc:	ldp	q1, q0, [x2]
  42a1c0:	mov	x2, sp
  42a1c4:	stp	q1, q0, [sp]
  42a1c8:	bl	403dd0 <vsprintf@plt>
  42a1cc:	ldp	x29, x30, [sp, #32]
  42a1d0:	add	sp, sp, #0x30
  42a1d4:	ret
  42a1d8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a1dc:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  42a1e0:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  42a1e4:	add	x0, x0, #0xa7f
  42a1e8:	add	x1, x1, #0xeab
  42a1ec:	add	x2, x2, #0xf20
  42a1f0:	b	42a20c <ferror@plt+0x261dc>
  42a1f4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a1f8:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  42a1fc:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  42a200:	add	x0, x0, #0xa7f
  42a204:	add	x1, x1, #0xeab
  42a208:	add	x2, x2, #0xc32
  42a20c:	bl	412a18 <ferror@plt+0xe9e8>
  42a210:	mov	w0, #0xffffffff            	// #-1
  42a214:	b	42a1cc <ferror@plt+0x2619c>
  42a218:	sub	sp, sp, #0x100
  42a21c:	stp	x29, x30, [sp, #240]
  42a220:	add	x29, sp, #0xf0
  42a224:	mov	x8, #0xffffffffffffffd8    	// #-40
  42a228:	mov	x9, sp
  42a22c:	sub	x10, x29, #0x68
  42a230:	movk	x8, #0xff80, lsl #32
  42a234:	add	x11, x29, #0x10
  42a238:	add	x9, x9, #0x80
  42a23c:	add	x10, x10, #0x28
  42a240:	stp	x9, x8, [x29, #-16]
  42a244:	stp	x11, x10, [x29, #-32]
  42a248:	stp	x3, x4, [x29, #-104]
  42a24c:	stp	x5, x6, [x29, #-88]
  42a250:	stur	x7, [x29, #-72]
  42a254:	stp	q1, q2, [sp, #16]
  42a258:	str	q0, [sp]
  42a25c:	ldp	q0, q1, [x29, #-32]
  42a260:	sub	x3, x29, #0x40
  42a264:	stp	q3, q4, [sp, #48]
  42a268:	stp	q5, q6, [sp, #80]
  42a26c:	str	q7, [sp, #112]
  42a270:	stp	q0, q1, [x29, #-64]
  42a274:	bl	42a284 <ferror@plt+0x26254>
  42a278:	ldp	x29, x30, [sp, #240]
  42a27c:	add	sp, sp, #0x100
  42a280:	ret
  42a284:	sub	sp, sp, #0x30
  42a288:	stp	x29, x30, [sp, #32]
  42a28c:	add	x29, sp, #0x20
  42a290:	cbnz	x0, 42a298 <ferror@plt+0x26268>
  42a294:	cbnz	x1, 42a2b8 <ferror@plt+0x26288>
  42a298:	cbz	x2, 42a2d4 <ferror@plt+0x262a4>
  42a29c:	ldp	q1, q0, [x3]
  42a2a0:	mov	x3, sp
  42a2a4:	stp	q1, q0, [sp]
  42a2a8:	bl	403ea0 <vsnprintf@plt>
  42a2ac:	ldp	x29, x30, [sp, #32]
  42a2b0:	add	sp, sp, #0x30
  42a2b4:	ret
  42a2b8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a2bc:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  42a2c0:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  42a2c4:	add	x0, x0, #0xa7f
  42a2c8:	add	x1, x1, #0xedc
  42a2cc:	add	x2, x2, #0xf16
  42a2d0:	b	42a2ec <ferror@plt+0x262bc>
  42a2d4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a2d8:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  42a2dc:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  42a2e0:	add	x0, x0, #0xa7f
  42a2e4:	add	x1, x1, #0xedc
  42a2e8:	add	x2, x2, #0xc32
  42a2ec:	bl	412a18 <ferror@plt+0xe9e8>
  42a2f0:	mov	w0, #0xffffffff            	// #-1
  42a2f4:	b	42a2ac <ferror@plt+0x2627c>
  42a2f8:	sub	sp, sp, #0x50
  42a2fc:	stp	x29, x30, [sp, #32]
  42a300:	str	x21, [sp, #48]
  42a304:	stp	x20, x19, [sp, #64]
  42a308:	add	x29, sp, #0x20
  42a30c:	cbz	x0, 42a374 <ferror@plt+0x26344>
  42a310:	ldp	q1, q0, [x2]
  42a314:	mov	x2, sp
  42a318:	mov	x19, x0
  42a31c:	stp	q1, q0, [sp]
  42a320:	bl	403cb0 <vasprintf@plt>
  42a324:	mov	w20, w0
  42a328:	tbnz	w0, #31, 42a358 <ferror@plt+0x26328>
  42a32c:	bl	412008 <ferror@plt+0xdfd8>
  42a330:	cbnz	w0, 42a35c <ferror@plt+0x2632c>
  42a334:	ldr	x0, [x19]
  42a338:	mov	w1, w20
  42a33c:	bl	41c0c8 <ferror@plt+0x18098>
  42a340:	ldr	x8, [x19]
  42a344:	mov	x21, x0
  42a348:	mov	x0, x8
  42a34c:	bl	403c30 <free@plt>
  42a350:	str	x21, [x19]
  42a354:	b	42a35c <ferror@plt+0x2632c>
  42a358:	str	xzr, [x19]
  42a35c:	mov	w0, w20
  42a360:	ldp	x20, x19, [sp, #64]
  42a364:	ldr	x21, [sp, #48]
  42a368:	ldp	x29, x30, [sp, #32]
  42a36c:	add	sp, sp, #0x50
  42a370:	ret
  42a374:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a378:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  42a37c:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  42a380:	add	x0, x0, #0xa7f
  42a384:	add	x1, x1, #0xf2f
  42a388:	add	x2, x2, #0xf20
  42a38c:	bl	412a18 <ferror@plt+0xe9e8>
  42a390:	mov	w20, #0xffffffff            	// #-1
  42a394:	b	42a35c <ferror@plt+0x2632c>
  42a398:	stp	x29, x30, [sp, #-32]!
  42a39c:	str	x19, [sp, #16]
  42a3a0:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  42a3a4:	ldr	w0, [x19, #4056]
  42a3a8:	mov	x29, sp
  42a3ac:	cbz	w0, 42a3bc <ferror@plt+0x2638c>
  42a3b0:	ldr	x19, [sp, #16]
  42a3b4:	ldp	x29, x30, [sp], #32
  42a3b8:	ret
  42a3bc:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  42a3c0:	add	x0, x0, #0xf62
  42a3c4:	bl	417590 <ferror@plt+0x13560>
  42a3c8:	str	w0, [x19, #4056]
  42a3cc:	b	42a3b0 <ferror@plt+0x26380>
  42a3d0:	stp	x29, x30, [sp, #-48]!
  42a3d4:	cmp	w1, #0x2
  42a3d8:	str	x21, [sp, #16]
  42a3dc:	stp	x20, x19, [sp, #32]
  42a3e0:	mov	x29, sp
  42a3e4:	b.cs	42a4ac <ferror@plt+0x2647c>  // b.hs, b.nlast
  42a3e8:	mov	w21, w1
  42a3ec:	ubfiz	w1, w1, #19, #1
  42a3f0:	mov	x19, x2
  42a3f4:	mov	x20, x0
  42a3f8:	bl	403b30 <pipe2@plt>
  42a3fc:	cbz	w0, 42a45c <ferror@plt+0x2642c>
  42a400:	cmn	w0, #0x1
  42a404:	b.ne	42a418 <ferror@plt+0x263e8>  // b.any
  42a408:	bl	403f30 <__errno_location@plt>
  42a40c:	ldr	w1, [x0]
  42a410:	cmp	w1, #0x26
  42a414:	b.ne	42a46c <ferror@plt+0x2643c>  // b.any
  42a418:	mov	x0, x20
  42a41c:	bl	403690 <pipe@plt>
  42a420:	cmn	w0, #0x1
  42a424:	b.eq	42a464 <ferror@plt+0x26434>  // b.none
  42a428:	cbz	w21, 42a45c <ferror@plt+0x2642c>
  42a42c:	ldr	w0, [x20]
  42a430:	mov	w1, #0x2                   	// #2
  42a434:	mov	w2, w21
  42a438:	bl	403d40 <fcntl@plt>
  42a43c:	cmn	w0, #0x1
  42a440:	b.eq	42a474 <ferror@plt+0x26444>  // b.none
  42a444:	ldr	w0, [x20, #4]
  42a448:	mov	w1, #0x2                   	// #2
  42a44c:	mov	w2, w21
  42a450:	bl	403d40 <fcntl@plt>
  42a454:	cmn	w0, #0x1
  42a458:	b.eq	42a474 <ferror@plt+0x26444>  // b.none
  42a45c:	mov	w0, #0x1                   	// #1
  42a460:	b	42a49c <ferror@plt+0x2646c>
  42a464:	bl	403f30 <__errno_location@plt>
  42a468:	ldr	w1, [x0]
  42a46c:	mov	x0, x19
  42a470:	b	42a494 <ferror@plt+0x26464>
  42a474:	bl	403f30 <__errno_location@plt>
  42a478:	ldr	w21, [x0]
  42a47c:	ldr	w0, [x20]
  42a480:	bl	403a60 <close@plt>
  42a484:	ldr	w0, [x20, #4]
  42a488:	bl	403a60 <close@plt>
  42a48c:	mov	x0, x19
  42a490:	mov	w1, w21
  42a494:	bl	42a4cc <ferror@plt+0x2649c>
  42a498:	mov	w0, wzr
  42a49c:	ldp	x20, x19, [sp, #32]
  42a4a0:	ldr	x21, [sp, #16]
  42a4a4:	ldp	x29, x30, [sp], #48
  42a4a8:	ret
  42a4ac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a4b0:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  42a4b4:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  42a4b8:	add	x0, x0, #0xa7f
  42a4bc:	add	x1, x1, #0xf75
  42a4c0:	add	x2, x2, #0xfa6
  42a4c4:	bl	412a18 <ferror@plt+0xe9e8>
  42a4c8:	b	42a498 <ferror@plt+0x26468>
  42a4cc:	stp	x29, x30, [sp, #-48]!
  42a4d0:	stp	x22, x21, [sp, #16]
  42a4d4:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  42a4d8:	ldr	w21, [x22, #4056]
  42a4dc:	stp	x20, x19, [sp, #32]
  42a4e0:	mov	w19, w1
  42a4e4:	mov	x20, x0
  42a4e8:	mov	x29, sp
  42a4ec:	cbz	w21, 42a524 <ferror@plt+0x264f4>
  42a4f0:	mov	w0, w19
  42a4f4:	bl	41c680 <ferror@plt+0x18650>
  42a4f8:	mov	x3, x0
  42a4fc:	mov	x0, x20
  42a500:	mov	w1, w21
  42a504:	mov	w2, wzr
  42a508:	bl	409174 <ferror@plt+0x5144>
  42a50c:	bl	403f30 <__errno_location@plt>
  42a510:	str	w19, [x0]
  42a514:	ldp	x20, x19, [sp, #32]
  42a518:	ldp	x22, x21, [sp, #16]
  42a51c:	ldp	x29, x30, [sp], #48
  42a520:	ret
  42a524:	adrp	x0, 473000 <ferror@plt+0x6efd0>
  42a528:	add	x0, x0, #0xf62
  42a52c:	bl	417590 <ferror@plt+0x13560>
  42a530:	mov	w21, w0
  42a534:	str	w0, [x22, #4056]
  42a538:	b	42a4f0 <ferror@plt+0x264c0>
  42a53c:	stp	x29, x30, [sp, #-48]!
  42a540:	str	x21, [sp, #16]
  42a544:	mov	w21, w1
  42a548:	mov	w1, #0x3                   	// #3
  42a54c:	stp	x20, x19, [sp, #32]
  42a550:	mov	x29, sp
  42a554:	mov	x19, x2
  42a558:	mov	w20, w0
  42a55c:	bl	403d40 <fcntl@plt>
  42a560:	cmn	w0, #0x1
  42a564:	b.eq	42a598 <ferror@plt+0x26568>  // b.none
  42a568:	sxtw	x8, w0
  42a56c:	orr	x9, x8, #0x800
  42a570:	and	x8, x8, #0xfffffffffffff7ff
  42a574:	cmp	w21, #0x0
  42a578:	csel	x2, x8, x9, eq  // eq = none
  42a57c:	mov	w1, #0x4                   	// #4
  42a580:	mov	w0, w20
  42a584:	bl	403d40 <fcntl@plt>
  42a588:	cmn	w0, #0x1
  42a58c:	b.eq	42a598 <ferror@plt+0x26568>  // b.none
  42a590:	mov	w0, #0x1                   	// #1
  42a594:	b	42a5ac <ferror@plt+0x2657c>
  42a598:	bl	403f30 <__errno_location@plt>
  42a59c:	ldr	w1, [x0]
  42a5a0:	mov	x0, x19
  42a5a4:	bl	42a4cc <ferror@plt+0x2649c>
  42a5a8:	mov	w0, wzr
  42a5ac:	ldp	x20, x19, [sp, #32]
  42a5b0:	ldr	x21, [sp, #16]
  42a5b4:	ldp	x29, x30, [sp], #48
  42a5b8:	ret
  42a5bc:	cmp	w0, #0xf
  42a5c0:	b.hi	42a5dc <ferror@plt+0x265ac>  // b.pmore
  42a5c4:	mov	w8, #0x1                   	// #1
  42a5c8:	lsl	w8, w8, w0
  42a5cc:	mov	w9, #0x9406                	// #37894
  42a5d0:	tst	w8, w9
  42a5d4:	b.eq	42a5dc <ferror@plt+0x265ac>  // b.none
  42a5d8:	b	411044 <ferror@plt+0xd014>
  42a5dc:	stp	x29, x30, [sp, #-16]!
  42a5e0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a5e4:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  42a5e8:	adrp	x2, 473000 <ferror@plt+0x6efd0>
  42a5ec:	add	x0, x0, #0xa7f
  42a5f0:	add	x1, x1, #0xfc6
  42a5f4:	add	x2, x2, #0xfed
  42a5f8:	mov	x29, sp
  42a5fc:	bl	412a18 <ferror@plt+0xe9e8>
  42a600:	mov	x0, xzr
  42a604:	ldp	x29, x30, [sp], #16
  42a608:	ret
  42a60c:	stp	x29, x30, [sp, #-64]!
  42a610:	str	x23, [sp, #16]
  42a614:	mov	w23, w0
  42a618:	mov	w0, w1
  42a61c:	stp	x22, x21, [sp, #32]
  42a620:	stp	x20, x19, [sp, #48]
  42a624:	mov	x29, sp
  42a628:	mov	x20, x4
  42a62c:	mov	x21, x3
  42a630:	mov	x22, x2
  42a634:	bl	42a5bc <ferror@plt+0x2658c>
  42a638:	mov	x19, x0
  42a63c:	cbz	w23, 42a64c <ferror@plt+0x2661c>
  42a640:	mov	x0, x19
  42a644:	mov	w1, w23
  42a648:	bl	40eac0 <ferror@plt+0xaa90>
  42a64c:	mov	x0, x19
  42a650:	mov	x1, x22
  42a654:	mov	x2, x21
  42a658:	mov	x3, x20
  42a65c:	bl	40e9b8 <ferror@plt+0xa988>
  42a660:	mov	x0, x19
  42a664:	mov	x1, xzr
  42a668:	bl	40ddec <ferror@plt+0x9dbc>
  42a66c:	mov	w20, w0
  42a670:	mov	x0, x19
  42a674:	bl	40ef20 <ferror@plt+0xaef0>
  42a678:	mov	w0, w20
  42a67c:	ldp	x20, x19, [sp, #48]
  42a680:	ldp	x22, x21, [sp, #32]
  42a684:	ldr	x23, [sp, #16]
  42a688:	ldp	x29, x30, [sp], #64
  42a68c:	ret
  42a690:	mov	x3, x2
  42a694:	mov	x2, x1
  42a698:	mov	w1, w0
  42a69c:	mov	w0, wzr
  42a6a0:	mov	x4, xzr
  42a6a4:	b	42a60c <ferror@plt+0x265dc>
  42a6a8:	sub	sp, sp, #0x30
  42a6ac:	stp	x29, x30, [sp, #16]
  42a6b0:	stp	x20, x19, [sp, #32]
  42a6b4:	add	x29, sp, #0x10
  42a6b8:	cbz	x1, 42a6f0 <ferror@plt+0x266c0>
  42a6bc:	str	x1, [sp, #8]
  42a6c0:	ldr	x1, [x0, #104]
  42a6c4:	ldr	w20, [x0, #96]
  42a6c8:	mov	x19, x2
  42a6cc:	bl	40f6e8 <ferror@plt+0xb6b8>
  42a6d0:	mov	w1, w0
  42a6d4:	mov	w0, w20
  42a6d8:	mov	x2, x19
  42a6dc:	ldr	x3, [sp, #8]
  42a6e0:	ldp	x20, x19, [sp, #32]
  42a6e4:	ldp	x29, x30, [sp, #16]
  42a6e8:	add	sp, sp, #0x30
  42a6ec:	br	x3
  42a6f0:	bl	42a850 <ferror@plt+0x26820>
  42a6f4:	ldp	x20, x19, [sp, #32]
  42a6f8:	ldp	x29, x30, [sp, #16]
  42a6fc:	mov	w0, wzr
  42a700:	add	sp, sp, #0x30
  42a704:	ret
  42a708:	stp	x29, x30, [sp, #-48]!
  42a70c:	stp	x20, x19, [sp, #32]
  42a710:	mov	w20, w0
  42a714:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42a718:	mov	w19, w1
  42a71c:	add	x0, x0, #0x7f8
  42a720:	mov	w1, #0x70                  	// #112
  42a724:	str	x21, [sp, #16]
  42a728:	mov	x29, sp
  42a72c:	bl	40dd48 <ferror@plt+0x9d18>
  42a730:	mov	w1, w20
  42a734:	mov	w2, w19
  42a738:	mov	x21, x0
  42a73c:	str	w20, [x0, #96]
  42a740:	bl	40f420 <ferror@plt+0xb3f0>
  42a744:	str	x0, [x21, #104]
  42a748:	mov	x0, x21
  42a74c:	ldp	x20, x19, [sp, #32]
  42a750:	ldr	x21, [sp, #16]
  42a754:	ldp	x29, x30, [sp], #48
  42a758:	ret
  42a75c:	stp	x29, x30, [sp, #-80]!
  42a760:	str	x25, [sp, #16]
  42a764:	stp	x24, x23, [sp, #32]
  42a768:	stp	x22, x21, [sp, #48]
  42a76c:	stp	x20, x19, [sp, #64]
  42a770:	mov	x29, sp
  42a774:	cbz	x3, 42a810 <ferror@plt+0x267e0>
  42a778:	mov	w23, w0
  42a77c:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42a780:	mov	w25, w1
  42a784:	add	x0, x0, #0x7f8
  42a788:	mov	w1, #0x70                  	// #112
  42a78c:	mov	x19, x5
  42a790:	mov	x20, x4
  42a794:	mov	x21, x3
  42a798:	mov	w24, w2
  42a79c:	bl	40dd48 <ferror@plt+0x9d18>
  42a7a0:	mov	w1, w25
  42a7a4:	mov	w2, w24
  42a7a8:	mov	x22, x0
  42a7ac:	str	w25, [x0, #96]
  42a7b0:	bl	40f420 <ferror@plt+0xb3f0>
  42a7b4:	str	x0, [x22, #104]
  42a7b8:	cbz	w23, 42a7c8 <ferror@plt+0x26798>
  42a7bc:	mov	x0, x22
  42a7c0:	mov	w1, w23
  42a7c4:	bl	40eac0 <ferror@plt+0xaa90>
  42a7c8:	mov	x0, x22
  42a7cc:	mov	x1, x21
  42a7d0:	mov	x2, x20
  42a7d4:	mov	x3, x19
  42a7d8:	bl	40e9b8 <ferror@plt+0xa988>
  42a7dc:	mov	x0, x22
  42a7e0:	mov	x1, xzr
  42a7e4:	bl	40ddec <ferror@plt+0x9dbc>
  42a7e8:	mov	w19, w0
  42a7ec:	mov	x0, x22
  42a7f0:	bl	40ef20 <ferror@plt+0xaef0>
  42a7f4:	mov	w0, w19
  42a7f8:	ldp	x20, x19, [sp, #64]
  42a7fc:	ldp	x22, x21, [sp, #48]
  42a800:	ldp	x24, x23, [sp, #32]
  42a804:	ldr	x25, [sp, #16]
  42a808:	ldp	x29, x30, [sp], #80
  42a80c:	ret
  42a810:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a814:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42a818:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  42a81c:	add	x0, x0, #0xa7f
  42a820:	add	x1, x1, #0x51
  42a824:	add	x2, x2, #0xe61
  42a828:	bl	412a18 <ferror@plt+0xe9e8>
  42a82c:	mov	w0, wzr
  42a830:	b	42a7f8 <ferror@plt+0x267c8>
  42a834:	mov	x4, x3
  42a838:	mov	x3, x2
  42a83c:	mov	w2, w1
  42a840:	mov	w1, w0
  42a844:	mov	w0, wzr
  42a848:	mov	x5, xzr
  42a84c:	b	42a75c <ferror@plt+0x2672c>
  42a850:	sub	sp, sp, #0x120
  42a854:	stp	x29, x30, [sp, #256]
  42a858:	add	x29, sp, #0x100
  42a85c:	mov	x8, #0xffffffffffffffc8    	// #-56
  42a860:	mov	x9, sp
  42a864:	sub	x10, x29, #0x78
  42a868:	movk	x8, #0xff80, lsl #32
  42a86c:	add	x11, x29, #0x20
  42a870:	add	x9, x9, #0x80
  42a874:	add	x10, x10, #0x38
  42a878:	stp	x9, x8, [x29, #-16]
  42a87c:	stp	x11, x10, [x29, #-32]
  42a880:	stp	x1, x2, [x29, #-120]
  42a884:	stp	x3, x4, [x29, #-104]
  42a888:	stp	x5, x6, [x29, #-88]
  42a88c:	stur	x7, [x29, #-72]
  42a890:	stp	q0, q1, [sp]
  42a894:	ldp	q0, q1, [x29, #-32]
  42a898:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42a89c:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42a8a0:	add	x0, x0, #0xa7f
  42a8a4:	add	x2, x2, #0xb1
  42a8a8:	sub	x3, x29, #0x40
  42a8ac:	mov	w1, #0x10                  	// #16
  42a8b0:	str	x28, [sp, #272]
  42a8b4:	stp	q2, q3, [sp, #32]
  42a8b8:	stp	q4, q5, [sp, #64]
  42a8bc:	stp	q6, q7, [sp, #96]
  42a8c0:	stp	q0, q1, [x29, #-64]
  42a8c4:	bl	412c74 <ferror@plt+0xec44>
  42a8c8:	ldr	x28, [sp, #272]
  42a8cc:	ldp	x29, x30, [sp, #256]
  42a8d0:	add	sp, sp, #0x120
  42a8d4:	ret
  42a8d8:	stp	x29, x30, [sp, #-32]!
  42a8dc:	str	x19, [sp, #16]
  42a8e0:	mov	x29, sp
  42a8e4:	mov	x19, x0
  42a8e8:	bl	42a8fc <ferror@plt+0x268cc>
  42a8ec:	str	x0, [x19]
  42a8f0:	ldr	x19, [sp, #16]
  42a8f4:	ldp	x29, x30, [sp], #32
  42a8f8:	ret
  42a8fc:	stp	x29, x30, [sp, #-32]!
  42a900:	mov	w0, #0x30                  	// #48
  42a904:	str	x19, [sp, #16]
  42a908:	mov	x29, sp
  42a90c:	bl	403810 <malloc@plt>
  42a910:	cbz	x0, 42a94c <ferror@plt+0x2691c>
  42a914:	mov	x19, x0
  42a918:	add	x0, x29, #0x18
  42a91c:	bl	403650 <pthread_mutexattr_init@plt>
  42a920:	add	x0, x29, #0x18
  42a924:	mov	w1, #0x3                   	// #3
  42a928:	bl	403560 <pthread_mutexattr_settype@plt>
  42a92c:	add	x1, x29, #0x18
  42a930:	mov	x0, x19
  42a934:	bl	403a50 <pthread_mutex_init@plt>
  42a938:	cbnz	w0, 42a960 <ferror@plt+0x26930>
  42a93c:	mov	x0, x19
  42a940:	ldr	x19, [sp, #16]
  42a944:	ldp	x29, x30, [sp], #32
  42a948:	ret
  42a94c:	bl	403f30 <__errno_location@plt>
  42a950:	ldr	w0, [x0]
  42a954:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  42a958:	add	x1, x1, #0x69d
  42a95c:	bl	42aa18 <ferror@plt+0x269e8>
  42a960:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42a964:	add	x1, x1, #0x296
  42a968:	bl	42aa18 <ferror@plt+0x269e8>
  42a96c:	stp	x29, x30, [sp, #-32]!
  42a970:	str	x19, [sp, #16]
  42a974:	ldr	x19, [x0]
  42a978:	mov	x29, sp
  42a97c:	mov	x0, x19
  42a980:	bl	403d60 <pthread_mutex_destroy@plt>
  42a984:	mov	x0, x19
  42a988:	ldr	x19, [sp, #16]
  42a98c:	ldp	x29, x30, [sp], #32
  42a990:	b	403c30 <free@plt>
  42a994:	stp	x29, x30, [sp, #-16]!
  42a998:	mov	x29, sp
  42a99c:	bl	42a9bc <ferror@plt+0x2698c>
  42a9a0:	bl	403f80 <pthread_mutex_lock@plt>
  42a9a4:	cbnz	w0, 42a9b0 <ferror@plt+0x26980>
  42a9a8:	ldp	x29, x30, [sp], #16
  42a9ac:	ret
  42a9b0:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42a9b4:	add	x1, x1, #0x102
  42a9b8:	bl	42aa18 <ferror@plt+0x269e8>
  42a9bc:	stp	x29, x30, [sp, #-32]!
  42a9c0:	stp	x20, x19, [sp, #16]
  42a9c4:	dmb	ish
  42a9c8:	mov	x19, x0
  42a9cc:	ldr	x0, [x0]
  42a9d0:	mov	x29, sp
  42a9d4:	cbz	x0, 42a9e4 <ferror@plt+0x269b4>
  42a9d8:	ldp	x20, x19, [sp, #16]
  42a9dc:	ldp	x29, x30, [sp], #32
  42a9e0:	ret
  42a9e4:	bl	42a8fc <ferror@plt+0x268cc>
  42a9e8:	ldaxr	x8, [x19]
  42a9ec:	cbnz	x8, 42a9fc <ferror@plt+0x269cc>
  42a9f0:	stlxr	w8, x0, [x19]
  42a9f4:	cbnz	w8, 42a9e8 <ferror@plt+0x269b8>
  42a9f8:	b	42aa10 <ferror@plt+0x269e0>
  42a9fc:	clrex
  42aa00:	mov	x20, x0
  42aa04:	bl	403d60 <pthread_mutex_destroy@plt>
  42aa08:	mov	x0, x20
  42aa0c:	bl	403c30 <free@plt>
  42aa10:	ldr	x0, [x19]
  42aa14:	b	42a9d8 <ferror@plt+0x269a8>
  42aa18:	stp	x29, x30, [sp, #-32]!
  42aa1c:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42aa20:	stp	x20, x19, [sp, #16]
  42aa24:	ldr	x20, [x8, #2304]
  42aa28:	mov	x29, sp
  42aa2c:	mov	x19, x1
  42aa30:	bl	403a40 <strerror@plt>
  42aa34:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42aa38:	mov	x3, x0
  42aa3c:	add	x1, x1, #0x2a9
  42aa40:	mov	x0, x20
  42aa44:	mov	x2, x19
  42aa48:	bl	403ff0 <fprintf@plt>
  42aa4c:	bl	403ae0 <abort@plt>
  42aa50:	stp	x29, x30, [sp, #-16]!
  42aa54:	mov	x29, sp
  42aa58:	bl	42a9bc <ferror@plt+0x2698c>
  42aa5c:	bl	403fa0 <pthread_mutex_unlock@plt>
  42aa60:	cbnz	w0, 42aa6c <ferror@plt+0x26a3c>
  42aa64:	ldp	x29, x30, [sp], #16
  42aa68:	ret
  42aa6c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42aa70:	add	x1, x1, #0x115
  42aa74:	bl	42aa18 <ferror@plt+0x269e8>
  42aa78:	stp	x29, x30, [sp, #-16]!
  42aa7c:	mov	x29, sp
  42aa80:	bl	42a9bc <ferror@plt+0x2698c>
  42aa84:	bl	403610 <pthread_mutex_trylock@plt>
  42aa88:	cbnz	w0, 42aa98 <ferror@plt+0x26a68>
  42aa8c:	mov	w0, #0x1                   	// #1
  42aa90:	ldp	x29, x30, [sp], #16
  42aa94:	ret
  42aa98:	cmp	w0, #0x10
  42aa9c:	b.ne	42aaa8 <ferror@plt+0x26a78>  // b.any
  42aaa0:	mov	w0, wzr
  42aaa4:	b	42aa90 <ferror@plt+0x26a60>
  42aaa8:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42aaac:	add	x1, x1, #0x12a
  42aab0:	bl	42aa18 <ferror@plt+0x269e8>
  42aab4:	stp	x29, x30, [sp, #-32]!
  42aab8:	str	x19, [sp, #16]
  42aabc:	mov	x29, sp
  42aac0:	mov	x19, x0
  42aac4:	bl	42aad8 <ferror@plt+0x26aa8>
  42aac8:	str	x0, [x19]
  42aacc:	ldr	x19, [sp, #16]
  42aad0:	ldp	x29, x30, [sp], #32
  42aad4:	ret
  42aad8:	stp	x29, x30, [sp, #-32]!
  42aadc:	mov	w0, #0x30                  	// #48
  42aae0:	str	x19, [sp, #16]
  42aae4:	mov	x29, sp
  42aae8:	bl	419ddc <ferror@plt+0x15dac>
  42aaec:	mov	x19, x0
  42aaf0:	add	x0, x29, #0x18
  42aaf4:	bl	403650 <pthread_mutexattr_init@plt>
  42aaf8:	add	x0, x29, #0x18
  42aafc:	mov	w1, #0x1                   	// #1
  42ab00:	bl	403560 <pthread_mutexattr_settype@plt>
  42ab04:	add	x1, x29, #0x18
  42ab08:	mov	x0, x19
  42ab0c:	bl	403a50 <pthread_mutex_init@plt>
  42ab10:	add	x0, x29, #0x18
  42ab14:	bl	403750 <pthread_mutexattr_destroy@plt>
  42ab18:	mov	x0, x19
  42ab1c:	ldr	x19, [sp, #16]
  42ab20:	ldp	x29, x30, [sp], #32
  42ab24:	ret
  42ab28:	stp	x29, x30, [sp, #-32]!
  42ab2c:	str	x19, [sp, #16]
  42ab30:	ldr	x19, [x0]
  42ab34:	mov	x29, sp
  42ab38:	mov	x0, x19
  42ab3c:	bl	403d60 <pthread_mutex_destroy@plt>
  42ab40:	mov	x1, x19
  42ab44:	ldr	x19, [sp, #16]
  42ab48:	mov	w0, #0x30                  	// #48
  42ab4c:	ldp	x29, x30, [sp], #32
  42ab50:	b	41a7a0 <ferror@plt+0x16770>
  42ab54:	stp	x29, x30, [sp, #-16]!
  42ab58:	mov	x29, sp
  42ab5c:	bl	42ab68 <ferror@plt+0x26b38>
  42ab60:	ldp	x29, x30, [sp], #16
  42ab64:	b	403f80 <pthread_mutex_lock@plt>
  42ab68:	stp	x29, x30, [sp, #-32]!
  42ab6c:	stp	x20, x19, [sp, #16]
  42ab70:	dmb	ish
  42ab74:	mov	x19, x0
  42ab78:	ldr	x0, [x0]
  42ab7c:	mov	x29, sp
  42ab80:	cbz	x0, 42ab90 <ferror@plt+0x26b60>
  42ab84:	ldp	x20, x19, [sp, #16]
  42ab88:	ldp	x29, x30, [sp], #32
  42ab8c:	ret
  42ab90:	bl	42aad8 <ferror@plt+0x26aa8>
  42ab94:	ldaxr	x8, [x19]
  42ab98:	cbnz	x8, 42aba8 <ferror@plt+0x26b78>
  42ab9c:	stlxr	w8, x0, [x19]
  42aba0:	cbnz	w8, 42ab94 <ferror@plt+0x26b64>
  42aba4:	b	42abc0 <ferror@plt+0x26b90>
  42aba8:	clrex
  42abac:	mov	x20, x0
  42abb0:	bl	403d60 <pthread_mutex_destroy@plt>
  42abb4:	mov	w0, #0x30                  	// #48
  42abb8:	mov	x1, x20
  42abbc:	bl	41a7a0 <ferror@plt+0x16770>
  42abc0:	ldr	x0, [x19]
  42abc4:	b	42ab84 <ferror@plt+0x26b54>
  42abc8:	ldr	x0, [x0]
  42abcc:	b	403fa0 <pthread_mutex_unlock@plt>
  42abd0:	stp	x29, x30, [sp, #-16]!
  42abd4:	mov	x29, sp
  42abd8:	bl	42ab68 <ferror@plt+0x26b38>
  42abdc:	bl	403610 <pthread_mutex_trylock@plt>
  42abe0:	cmp	w0, #0x0
  42abe4:	cset	w0, eq  // eq = none
  42abe8:	ldp	x29, x30, [sp], #16
  42abec:	ret
  42abf0:	stp	x29, x30, [sp, #-32]!
  42abf4:	str	x19, [sp, #16]
  42abf8:	mov	x29, sp
  42abfc:	mov	x19, x0
  42ac00:	bl	42ac14 <ferror@plt+0x26be4>
  42ac04:	str	x0, [x19]
  42ac08:	ldr	x19, [sp, #16]
  42ac0c:	ldp	x29, x30, [sp], #32
  42ac10:	ret
  42ac14:	stp	x29, x30, [sp, #-32]!
  42ac18:	mov	w0, #0x38                  	// #56
  42ac1c:	str	x19, [sp, #16]
  42ac20:	mov	x29, sp
  42ac24:	bl	403810 <malloc@plt>
  42ac28:	cbz	x0, 42ac4c <ferror@plt+0x26c1c>
  42ac2c:	mov	x1, xzr
  42ac30:	mov	x19, x0
  42ac34:	bl	403e90 <pthread_rwlock_init@plt>
  42ac38:	cbnz	w0, 42ac60 <ferror@plt+0x26c30>
  42ac3c:	mov	x0, x19
  42ac40:	ldr	x19, [sp, #16]
  42ac44:	ldp	x29, x30, [sp], #32
  42ac48:	ret
  42ac4c:	bl	403f30 <__errno_location@plt>
  42ac50:	ldr	w0, [x0]
  42ac54:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  42ac58:	add	x1, x1, #0x69d
  42ac5c:	bl	42aa18 <ferror@plt+0x269e8>
  42ac60:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42ac64:	add	x1, x1, #0x2fe
  42ac68:	bl	42aa18 <ferror@plt+0x269e8>
  42ac6c:	stp	x29, x30, [sp, #-32]!
  42ac70:	str	x19, [sp, #16]
  42ac74:	ldr	x19, [x0]
  42ac78:	mov	x29, sp
  42ac7c:	mov	x0, x19
  42ac80:	bl	403980 <pthread_rwlock_destroy@plt>
  42ac84:	mov	x0, x19
  42ac88:	ldr	x19, [sp, #16]
  42ac8c:	ldp	x29, x30, [sp], #32
  42ac90:	b	403c30 <free@plt>
  42ac94:	stp	x29, x30, [sp, #-16]!
  42ac98:	mov	x29, sp
  42ac9c:	bl	42aca8 <ferror@plt+0x26c78>
  42aca0:	ldp	x29, x30, [sp], #16
  42aca4:	b	403c60 <pthread_rwlock_wrlock@plt>
  42aca8:	stp	x29, x30, [sp, #-32]!
  42acac:	stp	x20, x19, [sp, #16]
  42acb0:	dmb	ish
  42acb4:	mov	x19, x0
  42acb8:	ldr	x0, [x0]
  42acbc:	mov	x29, sp
  42acc0:	cbz	x0, 42acd0 <ferror@plt+0x26ca0>
  42acc4:	ldp	x20, x19, [sp, #16]
  42acc8:	ldp	x29, x30, [sp], #32
  42accc:	ret
  42acd0:	bl	42ac14 <ferror@plt+0x26be4>
  42acd4:	ldaxr	x8, [x19]
  42acd8:	cbnz	x8, 42ace8 <ferror@plt+0x26cb8>
  42acdc:	stlxr	w8, x0, [x19]
  42ace0:	cbnz	w8, 42acd4 <ferror@plt+0x26ca4>
  42ace4:	b	42acfc <ferror@plt+0x26ccc>
  42ace8:	clrex
  42acec:	mov	x20, x0
  42acf0:	bl	403980 <pthread_rwlock_destroy@plt>
  42acf4:	mov	x0, x20
  42acf8:	bl	403c30 <free@plt>
  42acfc:	ldr	x0, [x19]
  42ad00:	b	42acc4 <ferror@plt+0x26c94>
  42ad04:	stp	x29, x30, [sp, #-16]!
  42ad08:	mov	x29, sp
  42ad0c:	bl	42aca8 <ferror@plt+0x26c78>
  42ad10:	bl	403730 <pthread_rwlock_trywrlock@plt>
  42ad14:	cmp	w0, #0x0
  42ad18:	cset	w0, eq  // eq = none
  42ad1c:	ldp	x29, x30, [sp], #16
  42ad20:	ret
  42ad24:	stp	x29, x30, [sp, #-16]!
  42ad28:	mov	x29, sp
  42ad2c:	bl	42aca8 <ferror@plt+0x26c78>
  42ad30:	ldp	x29, x30, [sp], #16
  42ad34:	b	403f20 <pthread_rwlock_unlock@plt>
  42ad38:	stp	x29, x30, [sp, #-16]!
  42ad3c:	mov	x29, sp
  42ad40:	bl	42aca8 <ferror@plt+0x26c78>
  42ad44:	ldp	x29, x30, [sp], #16
  42ad48:	b	403c10 <pthread_rwlock_rdlock@plt>
  42ad4c:	stp	x29, x30, [sp, #-16]!
  42ad50:	mov	x29, sp
  42ad54:	bl	42aca8 <ferror@plt+0x26c78>
  42ad58:	bl	403b60 <pthread_rwlock_tryrdlock@plt>
  42ad5c:	cmp	w0, #0x0
  42ad60:	cset	w0, eq  // eq = none
  42ad64:	ldp	x29, x30, [sp], #16
  42ad68:	ret
  42ad6c:	stp	x29, x30, [sp, #-16]!
  42ad70:	mov	x29, sp
  42ad74:	bl	42aca8 <ferror@plt+0x26c78>
  42ad78:	ldp	x29, x30, [sp], #16
  42ad7c:	b	403f20 <pthread_rwlock_unlock@plt>
  42ad80:	stp	x29, x30, [sp, #-32]!
  42ad84:	str	x19, [sp, #16]
  42ad88:	mov	x29, sp
  42ad8c:	mov	x19, x0
  42ad90:	bl	42ada4 <ferror@plt+0x26d74>
  42ad94:	str	x0, [x19]
  42ad98:	ldr	x19, [sp, #16]
  42ad9c:	ldp	x29, x30, [sp], #32
  42ada0:	ret
  42ada4:	stp	x29, x30, [sp, #-32]!
  42ada8:	mov	x29, sp
  42adac:	add	x0, x29, #0x18
  42adb0:	str	x19, [sp, #16]
  42adb4:	bl	403cd0 <pthread_condattr_init@plt>
  42adb8:	add	x0, x29, #0x18
  42adbc:	mov	w1, #0x1                   	// #1
  42adc0:	bl	403e40 <pthread_condattr_setclock@plt>
  42adc4:	mov	w0, #0x30                  	// #48
  42adc8:	bl	403810 <malloc@plt>
  42adcc:	cbz	x0, 42adf8 <ferror@plt+0x26dc8>
  42add0:	add	x1, x29, #0x18
  42add4:	mov	x19, x0
  42add8:	bl	403d90 <pthread_cond_init@plt>
  42addc:	cbnz	w0, 42ae0c <ferror@plt+0x26ddc>
  42ade0:	add	x0, x29, #0x18
  42ade4:	bl	403840 <pthread_condattr_destroy@plt>
  42ade8:	mov	x0, x19
  42adec:	ldr	x19, [sp, #16]
  42adf0:	ldp	x29, x30, [sp], #32
  42adf4:	ret
  42adf8:	bl	403f30 <__errno_location@plt>
  42adfc:	ldr	w0, [x0]
  42ae00:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  42ae04:	add	x1, x1, #0x69d
  42ae08:	bl	42aa18 <ferror@plt+0x269e8>
  42ae0c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42ae10:	add	x1, x1, #0x312
  42ae14:	bl	42aa18 <ferror@plt+0x269e8>
  42ae18:	stp	x29, x30, [sp, #-32]!
  42ae1c:	str	x19, [sp, #16]
  42ae20:	ldr	x19, [x0]
  42ae24:	mov	x29, sp
  42ae28:	mov	x0, x19
  42ae2c:	bl	403ef0 <pthread_cond_destroy@plt>
  42ae30:	mov	x0, x19
  42ae34:	ldr	x19, [sp, #16]
  42ae38:	ldp	x29, x30, [sp], #32
  42ae3c:	b	403c30 <free@plt>
  42ae40:	stp	x29, x30, [sp, #-32]!
  42ae44:	stp	x20, x19, [sp, #16]
  42ae48:	mov	x29, sp
  42ae4c:	mov	x19, x1
  42ae50:	bl	42ae88 <ferror@plt+0x26e58>
  42ae54:	mov	x20, x0
  42ae58:	mov	x0, x19
  42ae5c:	bl	42a9bc <ferror@plt+0x2698c>
  42ae60:	mov	x1, x0
  42ae64:	mov	x0, x20
  42ae68:	bl	403c70 <pthread_cond_wait@plt>
  42ae6c:	cbnz	w0, 42ae7c <ferror@plt+0x26e4c>
  42ae70:	ldp	x20, x19, [sp, #16]
  42ae74:	ldp	x29, x30, [sp], #32
  42ae78:	ret
  42ae7c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42ae80:	add	x1, x1, #0x140
  42ae84:	bl	42aa18 <ferror@plt+0x269e8>
  42ae88:	stp	x29, x30, [sp, #-32]!
  42ae8c:	stp	x20, x19, [sp, #16]
  42ae90:	dmb	ish
  42ae94:	mov	x19, x0
  42ae98:	ldr	x0, [x0]
  42ae9c:	mov	x29, sp
  42aea0:	cbz	x0, 42aeb0 <ferror@plt+0x26e80>
  42aea4:	ldp	x20, x19, [sp, #16]
  42aea8:	ldp	x29, x30, [sp], #32
  42aeac:	ret
  42aeb0:	bl	42ada4 <ferror@plt+0x26d74>
  42aeb4:	ldaxr	x8, [x19]
  42aeb8:	cbnz	x8, 42aec8 <ferror@plt+0x26e98>
  42aebc:	stlxr	w8, x0, [x19]
  42aec0:	cbnz	w8, 42aeb4 <ferror@plt+0x26e84>
  42aec4:	b	42aedc <ferror@plt+0x26eac>
  42aec8:	clrex
  42aecc:	mov	x20, x0
  42aed0:	bl	403ef0 <pthread_cond_destroy@plt>
  42aed4:	mov	x0, x20
  42aed8:	bl	403c30 <free@plt>
  42aedc:	ldr	x0, [x19]
  42aee0:	b	42aea4 <ferror@plt+0x26e74>
  42aee4:	stp	x29, x30, [sp, #-16]!
  42aee8:	mov	x29, sp
  42aeec:	bl	42ae88 <ferror@plt+0x26e58>
  42aef0:	bl	4038a0 <pthread_cond_signal@plt>
  42aef4:	cbnz	w0, 42af00 <ferror@plt+0x26ed0>
  42aef8:	ldp	x29, x30, [sp], #16
  42aefc:	ret
  42af00:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42af04:	add	x1, x1, #0x152
  42af08:	bl	42aa18 <ferror@plt+0x269e8>
  42af0c:	stp	x29, x30, [sp, #-16]!
  42af10:	mov	x29, sp
  42af14:	bl	42ae88 <ferror@plt+0x26e58>
  42af18:	bl	403990 <pthread_cond_broadcast@plt>
  42af1c:	cbnz	w0, 42af28 <ferror@plt+0x26ef8>
  42af20:	ldp	x29, x30, [sp], #16
  42af24:	ret
  42af28:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42af2c:	add	x1, x1, #0x166
  42af30:	bl	42aa18 <ferror@plt+0x269e8>
  42af34:	sub	sp, sp, #0x30
  42af38:	mov	x8, #0x34db                	// #13531
  42af3c:	movk	x8, #0xd7b6, lsl #16
  42af40:	movk	x8, #0xde82, lsl #32
  42af44:	movk	x8, #0x431b, lsl #48
  42af48:	smulh	x8, x2, x8
  42af4c:	mov	w9, #0x4240                	// #16960
  42af50:	asr	x11, x8, #18
  42af54:	movk	w9, #0xf, lsl #16
  42af58:	add	x8, x11, x8, lsr #63
  42af5c:	mov	w10, #0x3e8                 	// #1000
  42af60:	msub	x9, x8, x9, x2
  42af64:	mul	x9, x9, x10
  42af68:	stp	x29, x30, [sp, #16]
  42af6c:	stp	x20, x19, [sp, #32]
  42af70:	add	x29, sp, #0x10
  42af74:	mov	x19, x1
  42af78:	stp	x8, x9, [sp]
  42af7c:	bl	42ae88 <ferror@plt+0x26e58>
  42af80:	mov	x20, x0
  42af84:	mov	x0, x19
  42af88:	bl	42a9bc <ferror@plt+0x2698c>
  42af8c:	mov	x1, x0
  42af90:	mov	x2, sp
  42af94:	mov	x0, x20
  42af98:	bl	404000 <pthread_cond_timedwait@plt>
  42af9c:	cbnz	w0, 42afa8 <ferror@plt+0x26f78>
  42afa0:	mov	w0, #0x1                   	// #1
  42afa4:	b	42afb4 <ferror@plt+0x26f84>
  42afa8:	cmp	w0, #0x6e
  42afac:	b.ne	42afc4 <ferror@plt+0x26f94>  // b.any
  42afb0:	mov	w0, wzr
  42afb4:	ldp	x20, x19, [sp, #32]
  42afb8:	ldp	x29, x30, [sp, #16]
  42afbc:	add	sp, sp, #0x30
  42afc0:	ret
  42afc4:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42afc8:	add	x1, x1, #0x17d
  42afcc:	bl	42aa18 <ferror@plt+0x269e8>
  42afd0:	stp	x29, x30, [sp, #-16]!
  42afd4:	mov	x29, sp
  42afd8:	bl	42afe8 <ferror@plt+0x26fb8>
  42afdc:	ldr	w0, [x0]
  42afe0:	ldp	x29, x30, [sp], #16
  42afe4:	b	4039e0 <pthread_getspecific@plt>
  42afe8:	stp	x29, x30, [sp, #-48]!
  42afec:	str	x21, [sp, #16]
  42aff0:	stp	x20, x19, [sp, #32]
  42aff4:	dmb	ish
  42aff8:	ldr	x20, [x0]
  42affc:	mov	x29, sp
  42b000:	cbz	x20, 42b018 <ferror@plt+0x26fe8>
  42b004:	mov	x0, x20
  42b008:	ldp	x20, x19, [sp, #32]
  42b00c:	ldr	x21, [sp, #16]
  42b010:	ldp	x29, x30, [sp], #48
  42b014:	ret
  42b018:	ldr	x21, [x0, #8]
  42b01c:	mov	x19, x0
  42b020:	mov	w0, #0x4                   	// #4
  42b024:	bl	403810 <malloc@plt>
  42b028:	cbz	x0, 42b070 <ferror@plt+0x27040>
  42b02c:	mov	x1, x21
  42b030:	mov	x20, x0
  42b034:	bl	403620 <pthread_key_create@plt>
  42b038:	cbnz	w0, 42b084 <ferror@plt+0x27054>
  42b03c:	ldaxr	x8, [x19]
  42b040:	cbnz	x8, 42b050 <ferror@plt+0x27020>
  42b044:	stlxr	w8, x20, [x19]
  42b048:	cbnz	w8, 42b03c <ferror@plt+0x2700c>
  42b04c:	b	42b004 <ferror@plt+0x26fd4>
  42b050:	clrex
  42b054:	ldr	w0, [x20]
  42b058:	bl	403c80 <pthread_key_delete@plt>
  42b05c:	cbnz	w0, 42b090 <ferror@plt+0x27060>
  42b060:	mov	x0, x20
  42b064:	bl	403c30 <free@plt>
  42b068:	ldr	x20, [x19]
  42b06c:	b	42b004 <ferror@plt+0x26fd4>
  42b070:	bl	403f30 <__errno_location@plt>
  42b074:	ldr	w0, [x0]
  42b078:	adrp	x1, 43c000 <ferror@plt+0x37fd0>
  42b07c:	add	x1, x1, #0x69d
  42b080:	bl	42aa18 <ferror@plt+0x269e8>
  42b084:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b088:	add	x1, x1, #0x324
  42b08c:	bl	42aa18 <ferror@plt+0x269e8>
  42b090:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b094:	add	x1, x1, #0x337
  42b098:	bl	42aa18 <ferror@plt+0x269e8>
  42b09c:	stp	x29, x30, [sp, #-32]!
  42b0a0:	str	x19, [sp, #16]
  42b0a4:	mov	x29, sp
  42b0a8:	mov	x19, x1
  42b0ac:	bl	42afe8 <ferror@plt+0x26fb8>
  42b0b0:	ldr	w0, [x0]
  42b0b4:	mov	x1, x19
  42b0b8:	bl	403cf0 <pthread_setspecific@plt>
  42b0bc:	cbnz	w0, 42b0cc <ferror@plt+0x2709c>
  42b0c0:	ldr	x19, [sp, #16]
  42b0c4:	ldp	x29, x30, [sp], #32
  42b0c8:	ret
  42b0cc:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b0d0:	add	x1, x1, #0x194
  42b0d4:	bl	42aa18 <ferror@plt+0x269e8>
  42b0d8:	stp	x29, x30, [sp, #-48]!
  42b0dc:	str	x21, [sp, #16]
  42b0e0:	stp	x20, x19, [sp, #32]
  42b0e4:	mov	x29, sp
  42b0e8:	mov	x19, x1
  42b0ec:	mov	x21, x0
  42b0f0:	bl	42afe8 <ferror@plt+0x26fb8>
  42b0f4:	mov	x20, x0
  42b0f8:	ldr	w0, [x0]
  42b0fc:	bl	4039e0 <pthread_getspecific@plt>
  42b100:	cbz	x0, 42b110 <ferror@plt+0x270e0>
  42b104:	ldr	x8, [x21, #8]
  42b108:	cbz	x8, 42b110 <ferror@plt+0x270e0>
  42b10c:	blr	x8
  42b110:	ldr	w0, [x20]
  42b114:	mov	x1, x19
  42b118:	bl	403cf0 <pthread_setspecific@plt>
  42b11c:	cbnz	w0, 42b130 <ferror@plt+0x27100>
  42b120:	ldp	x20, x19, [sp, #32]
  42b124:	ldr	x21, [sp, #16]
  42b128:	ldp	x29, x30, [sp], #48
  42b12c:	ret
  42b130:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b134:	add	x1, x1, #0x194
  42b138:	bl	42aa18 <ferror@plt+0x269e8>
  42b13c:	stp	x29, x30, [sp, #-32]!
  42b140:	stp	x20, x19, [sp, #16]
  42b144:	ldr	w8, [x0, #56]
  42b148:	mov	x19, x0
  42b14c:	mov	x29, sp
  42b150:	cbnz	w8, 42b15c <ferror@plt+0x2712c>
  42b154:	ldr	x0, [x19, #48]
  42b158:	bl	4038e0 <pthread_detach@plt>
  42b15c:	ldr	x20, [x19, #64]
  42b160:	mov	x0, x20
  42b164:	bl	403d60 <pthread_mutex_destroy@plt>
  42b168:	mov	x0, x20
  42b16c:	bl	403c30 <free@plt>
  42b170:	mov	x1, x19
  42b174:	ldp	x20, x19, [sp, #16]
  42b178:	mov	w0, #0x48                  	// #72
  42b17c:	ldp	x29, x30, [sp], #32
  42b180:	b	41a7a0 <ferror@plt+0x16770>
  42b184:	sub	sp, sp, #0x70
  42b188:	stp	x22, x21, [sp, #80]
  42b18c:	mov	x21, x0
  42b190:	mov	w0, #0x48                  	// #72
  42b194:	stp	x29, x30, [sp, #64]
  42b198:	stp	x20, x19, [sp, #96]
  42b19c:	add	x29, sp, #0x40
  42b1a0:	mov	x20, x2
  42b1a4:	mov	x22, x1
  42b1a8:	bl	41a71c <ferror@plt+0x166ec>
  42b1ac:	mov	x19, x0
  42b1b0:	mov	x0, sp
  42b1b4:	bl	4036c0 <pthread_attr_init@plt>
  42b1b8:	cbnz	w0, 42b278 <ferror@plt+0x27248>
  42b1bc:	cbz	x22, 42b1e8 <ferror@plt+0x271b8>
  42b1c0:	mov	w0, #0x4b                  	// #75
  42b1c4:	bl	403e20 <sysconf@plt>
  42b1c8:	cmp	x0, x22
  42b1cc:	b.ls	42b1dc <ferror@plt+0x271ac>  // b.plast
  42b1d0:	mov	w0, #0x4b                  	// #75
  42b1d4:	bl	403e20 <sysconf@plt>
  42b1d8:	mov	x22, x0
  42b1dc:	mov	x0, sp
  42b1e0:	mov	x1, x22
  42b1e4:	bl	403960 <pthread_attr_setstacksize@plt>
  42b1e8:	add	x0, x19, #0x30
  42b1ec:	mov	x1, sp
  42b1f0:	mov	x2, x21
  42b1f4:	mov	x3, x19
  42b1f8:	bl	403a90 <pthread_create@plt>
  42b1fc:	mov	w21, w0
  42b200:	mov	x0, sp
  42b204:	bl	403860 <pthread_attr_destroy@plt>
  42b208:	cbnz	w0, 42b29c <ferror@plt+0x2726c>
  42b20c:	cbz	w21, 42b258 <ferror@plt+0x27228>
  42b210:	cmp	w21, #0xb
  42b214:	b.ne	42b2c0 <ferror@plt+0x27290>  // b.any
  42b218:	bl	423488 <ferror@plt+0x1f458>
  42b21c:	mov	w21, w0
  42b220:	mov	w0, #0xb                   	// #11
  42b224:	bl	41c680 <ferror@plt+0x18650>
  42b228:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42b22c:	mov	x4, x0
  42b230:	add	x3, x3, #0x231
  42b234:	mov	x0, x20
  42b238:	mov	w1, w21
  42b23c:	mov	w2, wzr
  42b240:	bl	409050 <ferror@plt+0x5020>
  42b244:	mov	w0, #0x48                  	// #72
  42b248:	mov	x1, x19
  42b24c:	bl	41a7a0 <ferror@plt+0x16770>
  42b250:	mov	x19, xzr
  42b254:	b	42b260 <ferror@plt+0x27230>
  42b258:	bl	42a8fc <ferror@plt+0x268cc>
  42b25c:	str	x0, [x19, #64]
  42b260:	mov	x0, x19
  42b264:	ldp	x20, x19, [sp, #96]
  42b268:	ldp	x22, x21, [sp, #80]
  42b26c:	ldp	x29, x30, [sp, #64]
  42b270:	add	sp, sp, #0x70
  42b274:	ret
  42b278:	bl	41c680 <ferror@plt+0x18650>
  42b27c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b280:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42b284:	adrp	x5, 474000 <ferror@plt+0x6ffd0>
  42b288:	add	x1, x1, #0x1d6
  42b28c:	add	x3, x3, #0x1e6
  42b290:	add	x5, x5, #0x1fa
  42b294:	mov	w2, #0x45e                 	// #1118
  42b298:	b	42b2e4 <ferror@plt+0x272b4>
  42b29c:	bl	41c680 <ferror@plt+0x18650>
  42b2a0:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b2a4:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42b2a8:	adrp	x5, 474000 <ferror@plt+0x6ffd0>
  42b2ac:	add	x1, x1, #0x1d6
  42b2b0:	add	x3, x3, #0x1e6
  42b2b4:	add	x5, x5, #0x214
  42b2b8:	mov	w2, #0x46e                 	// #1134
  42b2bc:	b	42b2e4 <ferror@plt+0x272b4>
  42b2c0:	mov	w0, w21
  42b2c4:	bl	41c680 <ferror@plt+0x18650>
  42b2c8:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b2cc:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42b2d0:	adrp	x5, 474000 <ferror@plt+0x6ffd0>
  42b2d4:	add	x1, x1, #0x1d6
  42b2d8:	add	x3, x3, #0x1e6
  42b2dc:	add	x5, x5, #0x24b
  42b2e0:	mov	w2, #0x478                 	// #1144
  42b2e4:	mov	x4, x0
  42b2e8:	bl	42b2ec <ferror@plt+0x272bc>
  42b2ec:	sub	sp, sp, #0x120
  42b2f0:	stp	x29, x30, [sp, #256]
  42b2f4:	add	x29, sp, #0x100
  42b2f8:	mov	x8, #0xffffffffffffffc8    	// #-56
  42b2fc:	mov	x9, sp
  42b300:	sub	x10, x29, #0x78
  42b304:	movk	x8, #0xff80, lsl #32
  42b308:	add	x11, x29, #0x20
  42b30c:	add	x9, x9, #0x80
  42b310:	add	x10, x10, #0x38
  42b314:	stp	x9, x8, [x29, #-16]
  42b318:	stp	x11, x10, [x29, #-32]
  42b31c:	stp	x1, x2, [x29, #-120]
  42b320:	stp	x3, x4, [x29, #-104]
  42b324:	stp	x5, x6, [x29, #-88]
  42b328:	stur	x7, [x29, #-72]
  42b32c:	stp	q0, q1, [sp]
  42b330:	ldp	q0, q1, [x29, #-32]
  42b334:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42b338:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42b33c:	add	x0, x0, #0xa7f
  42b340:	add	x2, x2, #0x1a8
  42b344:	sub	x3, x29, #0x40
  42b348:	mov	w1, #0x4                   	// #4
  42b34c:	str	x28, [sp, #272]
  42b350:	stp	q2, q3, [sp, #32]
  42b354:	stp	q4, q5, [sp, #64]
  42b358:	stp	q6, q7, [sp, #96]
  42b35c:	stp	q0, q1, [x29, #-64]
  42b360:	bl	412c74 <ferror@plt+0xec44>
  42b364:	b	42b364 <ferror@plt+0x27334>
  42b368:	b	403bf0 <sched_yield@plt>
  42b36c:	stp	x29, x30, [sp, #-32]!
  42b370:	stp	x20, x19, [sp, #16]
  42b374:	add	x19, x0, #0x40
  42b378:	mov	x20, x0
  42b37c:	mov	x0, x19
  42b380:	mov	x29, sp
  42b384:	bl	42a994 <ferror@plt+0x26964>
  42b388:	ldr	w8, [x20, #56]
  42b38c:	cbnz	w8, 42b3a8 <ferror@plt+0x27378>
  42b390:	ldr	x0, [x20, #48]
  42b394:	mov	x1, xzr
  42b398:	bl	403ad0 <pthread_join@plt>
  42b39c:	cbnz	w0, 42b3b8 <ferror@plt+0x27388>
  42b3a0:	mov	w8, #0x1                   	// #1
  42b3a4:	str	w8, [x20, #56]
  42b3a8:	mov	x0, x19
  42b3ac:	ldp	x20, x19, [sp, #16]
  42b3b0:	ldp	x29, x30, [sp], #32
  42b3b4:	b	42aa50 <ferror@plt+0x26a20>
  42b3b8:	bl	41c680 <ferror@plt+0x18650>
  42b3bc:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b3c0:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42b3c4:	adrp	x5, 474000 <ferror@plt+0x6ffd0>
  42b3c8:	add	x1, x1, #0x1d6
  42b3cc:	add	x3, x3, #0x25a
  42b3d0:	add	x5, x5, #0x26f
  42b3d4:	mov	w2, #0x496                 	// #1174
  42b3d8:	mov	x4, x0
  42b3dc:	bl	42b2ec <ferror@plt+0x272bc>
  42b3e0:	stp	x29, x30, [sp, #-16]!
  42b3e4:	mov	x0, xzr
  42b3e8:	mov	x29, sp
  42b3ec:	bl	403af0 <pthread_exit@plt>
  42b3f0:	mov	x1, x0
  42b3f4:	mov	w0, #0xf                   	// #15
  42b3f8:	mov	w2, wzr
  42b3fc:	mov	w3, wzr
  42b400:	mov	w4, wzr
  42b404:	mov	w5, wzr
  42b408:	b	403f70 <prctl@plt>
  42b40c:	stp	x29, x30, [sp, #-32]!
  42b410:	stp	x20, x19, [sp, #16]
  42b414:	mov	x19, x0
  42b418:	ldr	x0, [x0, #104]
  42b41c:	mov	x29, sp
  42b420:	mov	x20, x1
  42b424:	bl	432194 <ferror@plt+0x2e164>
  42b428:	mov	w8, #0xffffffff            	// #-1
  42b42c:	str	w8, [x20]
  42b430:	ldr	w8, [x19, #112]
  42b434:	ldp	x20, x19, [sp, #16]
  42b438:	bics	wzr, w8, w0
  42b43c:	cset	w0, eq  // eq = none
  42b440:	ldp	x29, x30, [sp], #32
  42b444:	ret
  42b448:	stp	x29, x30, [sp, #-32]!
  42b44c:	str	x19, [sp, #16]
  42b450:	mov	x19, x0
  42b454:	ldr	x0, [x0, #104]
  42b458:	mov	x29, sp
  42b45c:	bl	432194 <ferror@plt+0x2e164>
  42b460:	ldrh	w8, [x19, #102]
  42b464:	ldr	w9, [x19, #112]
  42b468:	ldr	x19, [sp, #16]
  42b46c:	orr	w8, w0, w8
  42b470:	and	w0, w8, w9
  42b474:	ldp	x29, x30, [sp], #32
  42b478:	ret
  42b47c:	sub	sp, sp, #0x30
  42b480:	stp	x29, x30, [sp, #16]
  42b484:	stp	x20, x19, [sp, #32]
  42b488:	mov	x20, x0
  42b48c:	ldr	x0, [x0, #104]
  42b490:	add	x29, sp, #0x10
  42b494:	mov	x19, x2
  42b498:	str	x1, [sp, #8]
  42b49c:	bl	432194 <ferror@plt+0x2e164>
  42b4a0:	ldr	x3, [sp, #8]
  42b4a4:	cbz	x3, 42b4d4 <ferror@plt+0x274a4>
  42b4a8:	ldrh	w9, [x20, #102]
  42b4ac:	ldr	w10, [x20, #112]
  42b4b0:	ldr	x8, [x20, #104]
  42b4b4:	mov	x2, x19
  42b4b8:	ldp	x20, x19, [sp, #32]
  42b4bc:	ldp	x29, x30, [sp, #16]
  42b4c0:	orr	w9, w0, w9
  42b4c4:	and	w1, w9, w10
  42b4c8:	mov	x0, x8
  42b4cc:	add	sp, sp, #0x30
  42b4d0:	br	x3
  42b4d4:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42b4d8:	add	x0, x0, #0x3ff
  42b4dc:	bl	42b7b4 <ferror@plt+0x27784>
  42b4e0:	ldp	x20, x19, [sp, #32]
  42b4e4:	ldp	x29, x30, [sp, #16]
  42b4e8:	mov	w0, wzr
  42b4ec:	add	sp, sp, #0x30
  42b4f0:	ret
  42b4f4:	ldr	x0, [x0, #104]
  42b4f8:	b	431738 <ferror@plt+0x2d708>
  42b4fc:	sub	sp, sp, #0xb0
  42b500:	stp	x29, x30, [sp, #128]
  42b504:	stp	x22, x21, [sp, #144]
  42b508:	stp	x20, x19, [sp, #160]
  42b50c:	add	x29, sp, #0x80
  42b510:	cbz	x0, 42b718 <ferror@plt+0x276e8>
  42b514:	cbz	x1, 42b734 <ferror@plt+0x27704>
  42b518:	mov	x19, x2
  42b51c:	cbz	x2, 42b528 <ferror@plt+0x274f8>
  42b520:	ldr	x8, [x19]
  42b524:	cbnz	x8, 42b750 <ferror@plt+0x27720>
  42b528:	ldrb	w8, [x1]
  42b52c:	cmp	w8, #0x61
  42b530:	b.eq	42b554 <ferror@plt+0x27524>  // b.none
  42b534:	cmp	w8, #0x72
  42b538:	b.eq	42b54c <ferror@plt+0x2751c>  // b.none
  42b53c:	cmp	w8, #0x77
  42b540:	b.ne	42b570 <ferror@plt+0x27540>  // b.any
  42b544:	mov	w21, #0x2                   	// #2
  42b548:	b	42b558 <ferror@plt+0x27528>
  42b54c:	mov	w21, #0x1                   	// #1
  42b550:	b	42b558 <ferror@plt+0x27528>
  42b554:	mov	w21, #0x4                   	// #4
  42b558:	ldrb	w8, [x1, #1]
  42b55c:	cbz	w8, 42b584 <ferror@plt+0x27554>
  42b560:	cmp	w8, #0x2b
  42b564:	b.ne	42b570 <ferror@plt+0x27540>  // b.any
  42b568:	ldrb	w8, [x1, #2]
  42b56c:	cbz	w8, 42b580 <ferror@plt+0x27550>
  42b570:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42b574:	add	x0, x0, #0x3c6
  42b578:	bl	42b7b4 <ferror@plt+0x27784>
  42b57c:	b	42b6a8 <ferror@plt+0x27678>
  42b580:	orr	w21, w21, #0x8
  42b584:	sub	x8, x21, #0x1
  42b588:	cmp	w8, #0xc
  42b58c:	b.cs	42b770 <ferror@plt+0x27740>  // b.hs, b.nlast
  42b590:	mov	w9, #0xb0b                 	// #2827
  42b594:	lsr	w9, w9, w8
  42b598:	tbz	w9, #0, 42b770 <ferror@plt+0x27740>
  42b59c:	adrp	x9, 474000 <ferror@plt+0x6ffd0>
  42b5a0:	add	x9, x9, #0x4b4
  42b5a4:	ldr	w1, [x9, x8, lsl #2]
  42b5a8:	mov	w2, #0x1b6                 	// #438
  42b5ac:	bl	403830 <open@plt>
  42b5b0:	cmn	w0, #0x1
  42b5b4:	b.eq	42b634 <ferror@plt+0x27604>  // b.none
  42b5b8:	mov	x1, sp
  42b5bc:	mov	w20, w0
  42b5c0:	bl	435dd8 <ferror@plt+0x31da8>
  42b5c4:	cmn	w0, #0x1
  42b5c8:	b.eq	42b668 <ferror@plt+0x27638>  // b.none
  42b5cc:	mov	w0, #0x78                  	// #120
  42b5d0:	bl	411be4 <ferror@plt+0xdbb4>
  42b5d4:	ldr	w8, [sp, #16]
  42b5d8:	mov	x19, x0
  42b5dc:	and	w9, w8, #0xf000
  42b5e0:	cmp	w9, #0x2, lsl #12
  42b5e4:	mov	w8, #0x20                  	// #32
  42b5e8:	b.eq	42b600 <ferror@plt+0x275d0>  // b.none
  42b5ec:	cmp	w9, #0x8, lsl #12
  42b5f0:	b.eq	42b600 <ferror@plt+0x275d0>  // b.none
  42b5f4:	cmp	w9, #0x6, lsl #12
  42b5f8:	cset	w8, eq  // eq = none
  42b5fc:	lsl	w8, w8, #5
  42b600:	ldrb	w9, [x19, #94]
  42b604:	cmp	w21, #0xc
  42b608:	and	w9, w9, #0xffffffdf
  42b60c:	orr	w8, w9, w8
  42b610:	strb	w8, [x19, #94]
  42b614:	b.hi	42b794 <ferror@plt+0x27764>  // b.pmore
  42b618:	mov	w9, #0x1                   	// #1
  42b61c:	lsl	w9, w9, w21
  42b620:	mov	w10, #0x1600                	// #5632
  42b624:	tst	w9, w10
  42b628:	b.eq	42b6c4 <ferror@plt+0x27694>  // b.none
  42b62c:	orr	w8, w8, #0x18
  42b630:	b	42b6ec <ferror@plt+0x276bc>
  42b634:	bl	403f30 <__errno_location@plt>
  42b638:	ldr	w20, [x0]
  42b63c:	bl	4096f4 <ferror@plt+0x56c4>
  42b640:	mov	w21, w0
  42b644:	mov	w0, w20
  42b648:	bl	40972c <ferror@plt+0x56fc>
  42b64c:	mov	w22, w0
  42b650:	mov	w0, w20
  42b654:	bl	41c680 <ferror@plt+0x18650>
  42b658:	mov	x3, x0
  42b65c:	mov	x0, x19
  42b660:	mov	w1, w21
  42b664:	b	42b6a0 <ferror@plt+0x27670>
  42b668:	bl	403f30 <__errno_location@plt>
  42b66c:	ldr	w21, [x0]
  42b670:	mov	w0, w20
  42b674:	bl	403a60 <close@plt>
  42b678:	bl	4096f4 <ferror@plt+0x56c4>
  42b67c:	mov	w20, w0
  42b680:	mov	w0, w21
  42b684:	bl	40972c <ferror@plt+0x56fc>
  42b688:	mov	w22, w0
  42b68c:	mov	w0, w21
  42b690:	bl	41c680 <ferror@plt+0x18650>
  42b694:	mov	x3, x0
  42b698:	mov	x0, x19
  42b69c:	mov	w1, w20
  42b6a0:	mov	w2, w22
  42b6a4:	bl	409174 <ferror@plt+0x5144>
  42b6a8:	mov	x19, xzr
  42b6ac:	mov	x0, x19
  42b6b0:	ldp	x20, x19, [sp, #160]
  42b6b4:	ldp	x22, x21, [sp, #144]
  42b6b8:	ldp	x29, x30, [sp, #128]
  42b6bc:	add	sp, sp, #0xb0
  42b6c0:	ret
  42b6c4:	mov	w10, #0x14                  	// #20
  42b6c8:	tst	w9, w10
  42b6cc:	b.eq	42b6dc <ferror@plt+0x276ac>  // b.none
  42b6d0:	and	w8, w8, #0xffffffe7
  42b6d4:	orr	w8, w8, #0x10
  42b6d8:	b	42b6ec <ferror@plt+0x276bc>
  42b6dc:	cmp	w21, #0x1
  42b6e0:	b.ne	42b794 <ferror@plt+0x27764>  // b.any
  42b6e4:	and	w8, w8, #0xffffffe7
  42b6e8:	orr	w8, w8, #0x8
  42b6ec:	mov	x0, x19
  42b6f0:	strb	w8, [x19, #94]
  42b6f4:	bl	431684 <ferror@plt+0x2d654>
  42b6f8:	ldrb	w8, [x19, #94]
  42b6fc:	adrp	x9, 488000 <ferror@plt+0x83fd0>
  42b700:	add	x9, x9, #0x858
  42b704:	str	x9, [x19, #8]
  42b708:	orr	w8, w8, #0x4
  42b70c:	strb	w8, [x19, #94]
  42b710:	str	w20, [x19, #112]
  42b714:	b	42b6ac <ferror@plt+0x2767c>
  42b718:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42b71c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b720:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  42b724:	add	x0, x0, #0xa7f
  42b728:	add	x1, x1, #0x34a
  42b72c:	add	x2, x2, #0x323
  42b730:	b	42b768 <ferror@plt+0x27738>
  42b734:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42b738:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b73c:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42b740:	add	x0, x0, #0xa7f
  42b744:	add	x1, x1, #0x34a
  42b748:	add	x2, x2, #0x395
  42b74c:	b	42b768 <ferror@plt+0x27738>
  42b750:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42b754:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b758:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42b75c:	add	x0, x0, #0xa7f
  42b760:	add	x1, x1, #0x34a
  42b764:	add	x2, x2, #0x3a2
  42b768:	bl	412a18 <ferror@plt+0xe9e8>
  42b76c:	b	42b6a8 <ferror@plt+0x27678>
  42b770:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42b774:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b778:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42b77c:	add	x0, x0, #0xa7f
  42b780:	add	x1, x1, #0x3df
  42b784:	add	x3, x3, #0x3e9
  42b788:	mov	w2, #0x20b                 	// #523
  42b78c:	mov	x4, xzr
  42b790:	bl	421e64 <ferror@plt+0x1de34>
  42b794:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42b798:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b79c:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42b7a0:	add	x0, x0, #0xa7f
  42b7a4:	add	x1, x1, #0x3df
  42b7a8:	add	x3, x3, #0x3e9
  42b7ac:	mov	w2, #0x23d                 	// #573
  42b7b0:	b	42b78c <ferror@plt+0x2775c>
  42b7b4:	sub	sp, sp, #0x120
  42b7b8:	stp	x29, x30, [sp, #256]
  42b7bc:	add	x29, sp, #0x100
  42b7c0:	mov	x9, #0xffffffffffffffc8    	// #-56
  42b7c4:	mov	x10, sp
  42b7c8:	sub	x11, x29, #0x78
  42b7cc:	movk	x9, #0xff80, lsl #32
  42b7d0:	add	x12, x29, #0x20
  42b7d4:	add	x10, x10, #0x80
  42b7d8:	add	x11, x11, #0x38
  42b7dc:	stp	x10, x9, [x29, #-16]
  42b7e0:	stp	x12, x11, [x29, #-32]
  42b7e4:	stp	x1, x2, [x29, #-120]
  42b7e8:	stp	x3, x4, [x29, #-104]
  42b7ec:	stp	x5, x6, [x29, #-88]
  42b7f0:	stur	x7, [x29, #-72]
  42b7f4:	stp	q0, q1, [sp]
  42b7f8:	ldp	q0, q1, [x29, #-32]
  42b7fc:	mov	x8, x0
  42b800:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42b804:	add	x0, x0, #0xa7f
  42b808:	sub	x3, x29, #0x40
  42b80c:	mov	w1, #0x10                  	// #16
  42b810:	mov	x2, x8
  42b814:	str	x28, [sp, #272]
  42b818:	stp	q2, q3, [sp, #32]
  42b81c:	stp	q4, q5, [sp, #64]
  42b820:	stp	q6, q7, [sp, #96]
  42b824:	stp	q0, q1, [x29, #-64]
  42b828:	bl	412c74 <ferror@plt+0xec44>
  42b82c:	ldr	x28, [sp, #272]
  42b830:	ldp	x29, x30, [sp, #256]
  42b834:	add	sp, sp, #0x120
  42b838:	ret
  42b83c:	sub	sp, sp, #0xa0
  42b840:	stp	x20, x19, [sp, #144]
  42b844:	mov	w20, w0
  42b848:	mov	w0, #0x78                  	// #120
  42b84c:	stp	x29, x30, [sp, #128]
  42b850:	add	x29, sp, #0x80
  42b854:	bl	411be4 <ferror@plt+0xdbb4>
  42b858:	mov	x19, x0
  42b85c:	bl	431684 <ferror@plt+0x2d654>
  42b860:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  42b864:	add	x8, x8, #0x858
  42b868:	mov	x1, sp
  42b86c:	mov	w0, w20
  42b870:	str	x8, [x19, #8]
  42b874:	str	w20, [x19, #112]
  42b878:	bl	435dd8 <ferror@plt+0x31da8>
  42b87c:	cbz	w0, 42b88c <ferror@plt+0x2785c>
  42b880:	ldrb	w8, [x19, #94]
  42b884:	and	w8, w8, #0xffffffdf
  42b888:	b	42b8c0 <ferror@plt+0x27890>
  42b88c:	ldr	w8, [sp, #16]
  42b890:	and	w9, w8, #0xf000
  42b894:	cmp	w9, #0x2, lsl #12
  42b898:	mov	w8, #0x20                  	// #32
  42b89c:	b.eq	42b8b4 <ferror@plt+0x27884>  // b.none
  42b8a0:	cmp	w9, #0x8, lsl #12
  42b8a4:	b.eq	42b8b4 <ferror@plt+0x27884>  // b.none
  42b8a8:	cmp	w9, #0x6, lsl #12
  42b8ac:	cset	w8, eq  // eq = none
  42b8b0:	lsl	w8, w8, #5
  42b8b4:	ldrb	w9, [x19, #94]
  42b8b8:	and	w9, w9, #0xffffffdf
  42b8bc:	orr	w8, w9, w8
  42b8c0:	mov	x0, x19
  42b8c4:	strb	w8, [x19, #94]
  42b8c8:	bl	42b8e0 <ferror@plt+0x278b0>
  42b8cc:	mov	x0, x19
  42b8d0:	ldp	x20, x19, [sp, #144]
  42b8d4:	ldp	x29, x30, [sp, #128]
  42b8d8:	add	sp, sp, #0xa0
  42b8dc:	ret
  42b8e0:	stp	x29, x30, [sp, #-32]!
  42b8e4:	str	x19, [sp, #16]
  42b8e8:	mov	x19, x0
  42b8ec:	ldr	w0, [x0, #112]
  42b8f0:	mov	w1, #0x3                   	// #3
  42b8f4:	mov	x29, sp
  42b8f8:	bl	403d40 <fcntl@plt>
  42b8fc:	cmn	w0, #0x1
  42b900:	b.eq	42b930 <ferror@plt+0x27900>  // b.none
  42b904:	and	w8, w0, #0x3
  42b908:	cmp	w8, #0x2
  42b90c:	ubfx	w0, w0, #10, #2
  42b910:	b.eq	42b96c <ferror@plt+0x2793c>  // b.none
  42b914:	cmp	x8, #0x1
  42b918:	b.eq	42b95c <ferror@plt+0x2792c>  // b.none
  42b91c:	cbnz	x8, 42b984 <ferror@plt+0x27954>
  42b920:	ldrb	w8, [x19, #94]
  42b924:	and	w8, w8, #0xffffffef
  42b928:	orr	w8, w8, #0x8
  42b92c:	b	42b974 <ferror@plt+0x27944>
  42b930:	bl	403f30 <__errno_location@plt>
  42b934:	ldr	w19, [x0]
  42b938:	mov	w0, w19
  42b93c:	bl	41c680 <ferror@plt+0x18650>
  42b940:	mov	x1, x0
  42b944:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42b948:	add	x0, x0, #0x467
  42b94c:	mov	w2, w19
  42b950:	bl	42b7b4 <ferror@plt+0x27784>
  42b954:	mov	w0, wzr
  42b958:	b	42b978 <ferror@plt+0x27948>
  42b95c:	ldrb	w8, [x19, #94]
  42b960:	and	w8, w8, #0xffffffe7
  42b964:	orr	w8, w8, #0x10
  42b968:	b	42b974 <ferror@plt+0x27944>
  42b96c:	ldrb	w8, [x19, #94]
  42b970:	orr	w8, w8, #0x18
  42b974:	strb	w8, [x19, #94]
  42b978:	ldr	x19, [sp, #16]
  42b97c:	ldp	x29, x30, [sp], #32
  42b980:	ret
  42b984:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42b988:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42b98c:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42b990:	add	x0, x0, #0xa7f
  42b994:	add	x1, x1, #0x3df
  42b998:	add	x3, x3, #0x49f
  42b99c:	mov	w2, #0x1b8                 	// #440
  42b9a0:	mov	x4, xzr
  42b9a4:	bl	421e64 <ferror@plt+0x1de34>
  42b9a8:	ldr	w0, [x0, #112]
  42b9ac:	ret
  42b9b0:	stp	x29, x30, [sp, #-64]!
  42b9b4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  42b9b8:	cmp	x2, x8
  42b9bc:	stp	x24, x23, [sp, #16]
  42b9c0:	stp	x22, x21, [sp, #32]
  42b9c4:	stp	x20, x19, [sp, #48]
  42b9c8:	mov	x19, x4
  42b9cc:	mov	x20, x3
  42b9d0:	mov	x21, x1
  42b9d4:	mov	x22, x0
  42b9d8:	csel	x23, x2, x8, cc  // cc = lo, ul, last
  42b9dc:	mov	x29, sp
  42b9e0:	ldr	w0, [x22, #112]
  42b9e4:	mov	x1, x21
  42b9e8:	mov	x2, x23
  42b9ec:	bl	403df0 <read@plt>
  42b9f0:	tbz	x0, #63, 42ba18 <ferror@plt+0x279e8>
  42b9f4:	bl	403f30 <__errno_location@plt>
  42b9f8:	ldr	w24, [x0]
  42b9fc:	str	xzr, [x20]
  42ba00:	cmp	w24, #0x4
  42ba04:	b.eq	42b9e0 <ferror@plt+0x279b0>  // b.none
  42ba08:	cmp	w24, #0xb
  42ba0c:	b.ne	42ba2c <ferror@plt+0x279fc>  // b.any
  42ba10:	mov	w0, #0x3                   	// #3
  42ba14:	b	42ba60 <ferror@plt+0x27a30>
  42ba18:	cmp	x0, #0x0
  42ba1c:	mov	w8, #0x1                   	// #1
  42ba20:	str	x0, [x20]
  42ba24:	cinc	w0, w8, eq  // eq = none
  42ba28:	b	42ba60 <ferror@plt+0x27a30>
  42ba2c:	bl	4347f4 <ferror@plt+0x307c4>
  42ba30:	mov	w20, w0
  42ba34:	mov	w0, w24
  42ba38:	bl	4321e4 <ferror@plt+0x2e1b4>
  42ba3c:	mov	w21, w0
  42ba40:	mov	w0, w24
  42ba44:	bl	41c680 <ferror@plt+0x18650>
  42ba48:	mov	x3, x0
  42ba4c:	mov	x0, x19
  42ba50:	mov	w1, w20
  42ba54:	mov	w2, w21
  42ba58:	bl	409174 <ferror@plt+0x5144>
  42ba5c:	mov	w0, wzr
  42ba60:	ldp	x20, x19, [sp, #48]
  42ba64:	ldp	x22, x21, [sp, #32]
  42ba68:	ldp	x24, x23, [sp, #16]
  42ba6c:	ldp	x29, x30, [sp], #64
  42ba70:	ret
  42ba74:	stp	x29, x30, [sp, #-64]!
  42ba78:	stp	x24, x23, [sp, #16]
  42ba7c:	stp	x22, x21, [sp, #32]
  42ba80:	stp	x20, x19, [sp, #48]
  42ba84:	mov	x19, x4
  42ba88:	mov	x20, x3
  42ba8c:	mov	x21, x2
  42ba90:	mov	x22, x1
  42ba94:	mov	x23, x0
  42ba98:	mov	x29, sp
  42ba9c:	ldr	w0, [x23, #112]
  42baa0:	mov	x1, x22
  42baa4:	mov	x2, x21
  42baa8:	bl	403ac0 <write@plt>
  42baac:	tbz	x0, #63, 42bad4 <ferror@plt+0x27aa4>
  42bab0:	bl	403f30 <__errno_location@plt>
  42bab4:	ldr	w24, [x0]
  42bab8:	str	xzr, [x20]
  42babc:	cmp	w24, #0x4
  42bac0:	b.eq	42ba9c <ferror@plt+0x27a6c>  // b.none
  42bac4:	cmp	w24, #0xb
  42bac8:	b.ne	42bae0 <ferror@plt+0x27ab0>  // b.any
  42bacc:	mov	w0, #0x3                   	// #3
  42bad0:	b	42bb14 <ferror@plt+0x27ae4>
  42bad4:	str	x0, [x20]
  42bad8:	mov	w0, #0x1                   	// #1
  42badc:	b	42bb14 <ferror@plt+0x27ae4>
  42bae0:	bl	4347f4 <ferror@plt+0x307c4>
  42bae4:	mov	w20, w0
  42bae8:	mov	w0, w24
  42baec:	bl	4321e4 <ferror@plt+0x2e1b4>
  42baf0:	mov	w21, w0
  42baf4:	mov	w0, w24
  42baf8:	bl	41c680 <ferror@plt+0x18650>
  42bafc:	mov	x3, x0
  42bb00:	mov	x0, x19
  42bb04:	mov	w1, w20
  42bb08:	mov	w2, w21
  42bb0c:	bl	409174 <ferror@plt+0x5144>
  42bb10:	mov	w0, wzr
  42bb14:	ldp	x20, x19, [sp, #48]
  42bb18:	ldp	x22, x21, [sp, #32]
  42bb1c:	ldp	x24, x23, [sp, #16]
  42bb20:	ldp	x29, x30, [sp], #64
  42bb24:	ret
  42bb28:	stp	x29, x30, [sp, #-48]!
  42bb2c:	cmp	w2, #0x3
  42bb30:	stp	x22, x21, [sp, #16]
  42bb34:	stp	x20, x19, [sp, #32]
  42bb38:	mov	x29, sp
  42bb3c:	b.cs	42bbb0 <ferror@plt+0x27b80>  // b.hs, b.nlast
  42bb40:	adrp	x8, 474000 <ferror@plt+0x6ffd0>
  42bb44:	add	x8, x8, #0x4e4
  42bb48:	ldr	w2, [x8, w2, sxtw #2]
  42bb4c:	ldr	w0, [x0, #112]
  42bb50:	mov	x19, x3
  42bb54:	bl	403740 <lseek@plt>
  42bb58:	tbnz	x0, #63, 42bb64 <ferror@plt+0x27b34>
  42bb5c:	mov	w0, #0x1                   	// #1
  42bb60:	b	42bba0 <ferror@plt+0x27b70>
  42bb64:	bl	403f30 <__errno_location@plt>
  42bb68:	ldr	w20, [x0]
  42bb6c:	bl	4347f4 <ferror@plt+0x307c4>
  42bb70:	mov	w21, w0
  42bb74:	mov	w0, w20
  42bb78:	bl	4321e4 <ferror@plt+0x2e1b4>
  42bb7c:	mov	w22, w0
  42bb80:	mov	w0, w20
  42bb84:	bl	41c680 <ferror@plt+0x18650>
  42bb88:	mov	x3, x0
  42bb8c:	mov	x0, x19
  42bb90:	mov	w1, w21
  42bb94:	mov	w2, w22
  42bb98:	bl	409174 <ferror@plt+0x5144>
  42bb9c:	mov	w0, wzr
  42bba0:	ldp	x20, x19, [sp, #32]
  42bba4:	ldp	x22, x21, [sp, #16]
  42bba8:	ldp	x29, x30, [sp], #48
  42bbac:	ret
  42bbb0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42bbb4:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42bbb8:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42bbbc:	add	x0, x0, #0xa7f
  42bbc0:	add	x1, x1, #0x3df
  42bbc4:	add	x3, x3, #0x446
  42bbc8:	mov	w2, #0x121                 	// #289
  42bbcc:	mov	x4, xzr
  42bbd0:	bl	421e64 <ferror@plt+0x1de34>
  42bbd4:	stp	x29, x30, [sp, #-48]!
  42bbd8:	stp	x22, x21, [sp, #16]
  42bbdc:	stp	x20, x19, [sp, #32]
  42bbe0:	ldr	w0, [x0, #112]
  42bbe4:	mov	x29, sp
  42bbe8:	mov	x19, x1
  42bbec:	bl	403a60 <close@plt>
  42bbf0:	tbnz	w0, #31, 42bbfc <ferror@plt+0x27bcc>
  42bbf4:	mov	w0, #0x1                   	// #1
  42bbf8:	b	42bc38 <ferror@plt+0x27c08>
  42bbfc:	bl	403f30 <__errno_location@plt>
  42bc00:	ldr	w20, [x0]
  42bc04:	bl	4347f4 <ferror@plt+0x307c4>
  42bc08:	mov	w21, w0
  42bc0c:	mov	w0, w20
  42bc10:	bl	4321e4 <ferror@plt+0x2e1b4>
  42bc14:	mov	w22, w0
  42bc18:	mov	w0, w20
  42bc1c:	bl	41c680 <ferror@plt+0x18650>
  42bc20:	mov	x3, x0
  42bc24:	mov	x0, x19
  42bc28:	mov	w1, w21
  42bc2c:	mov	w2, w22
  42bc30:	bl	409174 <ferror@plt+0x5144>
  42bc34:	mov	w0, wzr
  42bc38:	ldp	x20, x19, [sp, #32]
  42bc3c:	ldp	x22, x21, [sp, #16]
  42bc40:	ldp	x29, x30, [sp], #48
  42bc44:	ret
  42bc48:	stp	x29, x30, [sp, #-48]!
  42bc4c:	stp	x20, x19, [sp, #32]
  42bc50:	mov	x20, x0
  42bc54:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42bc58:	mov	w19, w1
  42bc5c:	add	x0, x0, #0x828
  42bc60:	mov	w1, #0x78                  	// #120
  42bc64:	str	x21, [sp, #16]
  42bc68:	mov	x29, sp
  42bc6c:	bl	40dd48 <ferror@plt+0x9d18>
  42bc70:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42bc74:	add	x1, x1, #0x455
  42bc78:	mov	x21, x0
  42bc7c:	bl	40ed80 <ferror@plt+0xad50>
  42bc80:	mov	x0, x20
  42bc84:	str	x20, [x21, #104]
  42bc88:	bl	4316e4 <ferror@plt+0x2d6b4>
  42bc8c:	str	w19, [x21, #112]
  42bc90:	ldr	w8, [x20, #112]
  42bc94:	mov	x1, x21
  42bc98:	mov	x0, x21
  42bc9c:	str	w8, [x1, #96]!
  42bca0:	strh	w19, [x21, #100]
  42bca4:	bl	40e120 <ferror@plt+0xa0f0>
  42bca8:	mov	x0, x21
  42bcac:	ldp	x20, x19, [sp, #32]
  42bcb0:	ldr	x21, [sp, #16]
  42bcb4:	ldp	x29, x30, [sp], #48
  42bcb8:	ret
  42bcbc:	b	411d58 <ferror@plt+0xdd28>
  42bcc0:	stp	x29, x30, [sp, #-48]!
  42bcc4:	stp	x22, x21, [sp, #16]
  42bcc8:	stp	x20, x19, [sp, #32]
  42bccc:	ldr	w0, [x0, #112]
  42bcd0:	mov	x19, x2
  42bcd4:	ubfiz	w2, w1, #10, #2
  42bcd8:	mov	w1, #0x4                   	// #4
  42bcdc:	mov	x29, sp
  42bce0:	bl	403d40 <fcntl@plt>
  42bce4:	cmn	w0, #0x1
  42bce8:	b.eq	42bcf4 <ferror@plt+0x27cc4>  // b.none
  42bcec:	mov	w0, #0x1                   	// #1
  42bcf0:	b	42bd30 <ferror@plt+0x27d00>
  42bcf4:	bl	403f30 <__errno_location@plt>
  42bcf8:	ldr	w20, [x0]
  42bcfc:	bl	4347f4 <ferror@plt+0x307c4>
  42bd00:	mov	w21, w0
  42bd04:	mov	w0, w20
  42bd08:	bl	4321e4 <ferror@plt+0x2e1b4>
  42bd0c:	mov	w22, w0
  42bd10:	mov	w0, w20
  42bd14:	bl	41c680 <ferror@plt+0x18650>
  42bd18:	mov	x3, x0
  42bd1c:	mov	x0, x19
  42bd20:	mov	w1, w21
  42bd24:	mov	w2, w22
  42bd28:	bl	409174 <ferror@plt+0x5144>
  42bd2c:	mov	w0, wzr
  42bd30:	ldp	x20, x19, [sp, #32]
  42bd34:	ldp	x22, x21, [sp, #16]
  42bd38:	ldp	x29, x30, [sp], #48
  42bd3c:	ret
  42bd40:	stp	x29, x30, [sp, #-32]!
  42bd44:	str	x19, [sp, #16]
  42bd48:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  42bd4c:	ldr	w0, [x19, #4060]
  42bd50:	mov	x29, sp
  42bd54:	cbz	w0, 42bd64 <ferror@plt+0x27d34>
  42bd58:	ldr	x19, [sp, #16]
  42bd5c:	ldp	x29, x30, [sp], #32
  42bd60:	ret
  42bd64:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42bd68:	add	x0, x0, #0x50c
  42bd6c:	bl	417590 <ferror@plt+0x13560>
  42bd70:	str	w0, [x19, #4060]
  42bd74:	b	42bd58 <ferror@plt+0x27d28>
  42bd78:	stp	x29, x30, [sp, #-32]!
  42bd7c:	str	x19, [sp, #16]
  42bd80:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  42bd84:	ldr	w0, [x19, #4064]
  42bd88:	mov	x29, sp
  42bd8c:	cbz	w0, 42bd9c <ferror@plt+0x27d6c>
  42bd90:	ldr	x19, [sp, #16]
  42bd94:	ldp	x29, x30, [sp], #32
  42bd98:	ret
  42bd9c:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42bda0:	add	x0, x0, #0x51f
  42bda4:	bl	417590 <ferror@plt+0x13560>
  42bda8:	str	w0, [x19, #4064]
  42bdac:	b	42bd90 <ferror@plt+0x27d60>
  42bdb0:	sub	sp, sp, #0x30
  42bdb4:	stp	x29, x30, [sp, #32]
  42bdb8:	add	x29, sp, #0x20
  42bdbc:	cbz	x1, 42bddc <ferror@plt+0x27dac>
  42bdc0:	str	x7, [sp, #16]
  42bdc4:	mov	x7, xzr
  42bdc8:	stp	xzr, xzr, [sp]
  42bdcc:	bl	42be00 <ferror@plt+0x27dd0>
  42bdd0:	ldp	x29, x30, [sp, #32]
  42bdd4:	add	sp, sp, #0x30
  42bdd8:	ret
  42bddc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42bde0:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42bde4:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  42bde8:	add	x0, x0, #0xa7f
  42bdec:	add	x1, x1, #0x538
  42bdf0:	add	x2, x2, #0x7ef
  42bdf4:	bl	412a18 <ferror@plt+0xe9e8>
  42bdf8:	mov	w0, wzr
  42bdfc:	b	42bdd0 <ferror@plt+0x27da0>
  42be00:	sub	sp, sp, #0x60
  42be04:	mov	x8, x2
  42be08:	mov	x2, x1
  42be0c:	stp	x29, x30, [sp, #80]
  42be10:	add	x29, sp, #0x50
  42be14:	cbz	x1, 42bea8 <ferror@plt+0x27e78>
  42be18:	ldr	x13, [x29, #16]
  42be1c:	mov	x1, x0
  42be20:	tbz	w3, #3, 42be28 <ferror@plt+0x27df8>
  42be24:	cbnz	x13, 42bec4 <ferror@plt+0x27e94>
  42be28:	ldr	x14, [x29, #24]
  42be2c:	tbz	w3, #4, 42be34 <ferror@plt+0x27e04>
  42be30:	cbnz	x14, 42bee0 <ferror@plt+0x27eb0>
  42be34:	tbz	w3, #5, 42be3c <ferror@plt+0x27e0c>
  42be38:	cbnz	x7, 42befc <ferror@plt+0x27ecc>
  42be3c:	ldr	x15, [x29, #32]
  42be40:	mvn	w12, w3
  42be44:	mov	w16, #0x1                   	// #1
  42be48:	ubfx	w9, w3, #2, #1
  42be4c:	ubfx	w10, w3, #7, #1
  42be50:	ubfx	w11, w3, #3, #1
  42be54:	and	w12, w12, #0x1
  42be58:	bic	w0, w16, w3, lsr #1
  42be5c:	ubfx	w16, w3, #4, #1
  42be60:	ubfx	w17, w3, #5, #1
  42be64:	ubfx	w18, w3, #6, #1
  42be68:	stp	x7, x13, [sp, #48]
  42be6c:	stp	x5, x6, [sp, #32]
  42be70:	str	x4, [sp, #24]
  42be74:	mov	x3, x8
  42be78:	mov	w4, w12
  42be7c:	mov	w5, w9
  42be80:	mov	w6, w10
  42be84:	mov	w7, w11
  42be88:	stp	x14, x15, [sp, #64]
  42be8c:	str	w18, [sp, #16]
  42be90:	str	w17, [sp, #8]
  42be94:	str	w16, [sp]
  42be98:	bl	42c390 <ferror@plt+0x28360>
  42be9c:	ldp	x29, x30, [sp, #80]
  42bea0:	add	sp, sp, #0x60
  42bea4:	ret
  42bea8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42beac:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42beb0:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  42beb4:	add	x0, x0, #0xa7f
  42beb8:	add	x1, x1, #0x891
  42bebc:	add	x2, x2, #0x7ef
  42bec0:	b	42bf14 <ferror@plt+0x27ee4>
  42bec4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42bec8:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42becc:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42bed0:	add	x0, x0, #0xa7f
  42bed4:	add	x1, x1, #0x891
  42bed8:	add	x2, x2, #0x664
  42bedc:	b	42bf14 <ferror@plt+0x27ee4>
  42bee0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42bee4:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42bee8:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42beec:	add	x0, x0, #0xa7f
  42bef0:	add	x1, x1, #0x891
  42bef4:	add	x2, x2, #0x6a5
  42bef8:	b	42bf14 <ferror@plt+0x27ee4>
  42befc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42bf00:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42bf04:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42bf08:	add	x0, x0, #0xa7f
  42bf0c:	add	x1, x1, #0x891
  42bf10:	add	x2, x2, #0x92e
  42bf14:	bl	412a18 <ferror@plt+0xe9e8>
  42bf18:	mov	w0, wzr
  42bf1c:	b	42be9c <ferror@plt+0x27e6c>
  42bf20:	sub	sp, sp, #0x150
  42bf24:	stp	x29, x30, [sp, #240]
  42bf28:	add	x29, sp, #0xf0
  42bf2c:	mov	x8, x2
  42bf30:	mov	x2, x1
  42bf34:	mov	w9, #0xffffffff            	// #-1
  42bf38:	str	x28, [sp, #256]
  42bf3c:	stp	x26, x25, [sp, #272]
  42bf40:	stp	x24, x23, [sp, #288]
  42bf44:	stp	x22, x21, [sp, #304]
  42bf48:	stp	x20, x19, [sp, #320]
  42bf4c:	stp	w9, w9, [x29, #24]
  42bf50:	cbz	x1, 42c2d4 <ferror@plt+0x282a4>
  42bf54:	tbnz	w3, #1, 42c2f0 <ferror@plt+0x282c0>
  42bf58:	mov	x19, x7
  42bf5c:	mov	x20, x6
  42bf60:	mov	x1, x0
  42bf64:	tbz	w3, #3, 42bf6c <ferror@plt+0x27f3c>
  42bf68:	cbnz	x20, 42c30c <ferror@plt+0x282dc>
  42bf6c:	tbz	w3, #4, 42bf74 <ferror@plt+0x27f44>
  42bf70:	cbnz	x19, 42c328 <ferror@plt+0x282f8>
  42bf74:	cbz	x20, 42bf7c <ferror@plt+0x27f4c>
  42bf78:	str	xzr, [x20]
  42bf7c:	ldr	x21, [x29, #104]
  42bf80:	cbz	x19, 42bf88 <ferror@plt+0x27f58>
  42bf84:	str	xzr, [x19]
  42bf88:	mvn	w10, w3
  42bf8c:	cmp	x20, #0x0
  42bf90:	add	x14, x29, #0x1c
  42bf94:	ubfx	w9, w3, #2, #1
  42bf98:	and	w10, w10, #0x1
  42bf9c:	csel	x14, x14, xzr, ne  // ne = any
  42bfa0:	cmp	x19, #0x0
  42bfa4:	add	x15, x29, #0x18
  42bfa8:	ubfx	w6, w3, #7, #1
  42bfac:	ubfx	w7, w3, #3, #1
  42bfb0:	ubfx	w11, w3, #4, #1
  42bfb4:	ubfx	w12, w3, #5, #1
  42bfb8:	ubfx	w13, w3, #6, #1
  42bfbc:	csel	x15, x15, xzr, ne  // ne = any
  42bfc0:	sub	x16, x29, #0x4
  42bfc4:	stp	x4, x5, [sp, #24]
  42bfc8:	mov	w0, wzr
  42bfcc:	mov	x3, x8
  42bfd0:	mov	w4, w10
  42bfd4:	mov	w5, w9
  42bfd8:	stp	x15, x21, [sp, #64]
  42bfdc:	str	w13, [sp, #16]
  42bfe0:	str	w12, [sp, #8]
  42bfe4:	str	w11, [sp]
  42bfe8:	stp	x16, xzr, [sp, #40]
  42bfec:	str	x14, [sp, #56]
  42bff0:	bl	42c390 <ferror@plt+0x28360>
  42bff4:	cbz	w0, 42c278 <ferror@plt+0x28248>
  42bff8:	ldr	w8, [x29, #28]
  42bffc:	tbnz	w8, #31, 42c010 <ferror@plt+0x27fe0>
  42c000:	mov	x0, xzr
  42c004:	bl	41e1a8 <ferror@plt+0x1a178>
  42c008:	mov	x22, x0
  42c00c:	b	42c014 <ferror@plt+0x27fe4>
  42c010:	mov	x22, xzr
  42c014:	ldr	w8, [x29, #24]
  42c018:	tbnz	w8, #31, 42c030 <ferror@plt+0x28000>
  42c01c:	mov	x0, xzr
  42c020:	bl	41e1a8 <ferror@plt+0x1a178>
  42c024:	ldr	w8, [x29, #24]
  42c028:	mov	x23, x0
  42c02c:	b	42c034 <ferror@plt+0x28004>
  42c030:	mov	x23, xzr
  42c034:	ldr	w0, [x29, #28]
  42c038:	tst	w8, w0
  42c03c:	b.lt	42c174 <ferror@plt+0x28144>  // b.tstop
  42c040:	mov	w24, #0x1                   	// #1
  42c044:	add	x25, sp, #0x60
  42c048:	mov	w26, #0xffffffff            	// #-1
  42c04c:	movi	v0.2d, #0x0
  42c050:	stp	q0, q0, [sp, #192]
  42c054:	stp	q0, q0, [sp, #160]
  42c058:	stp	q0, q0, [sp, #128]
  42c05c:	stp	q0, q0, [sp, #96]
  42c060:	tbnz	w0, #31, 42c078 <ferror@plt+0x28048>
  42c064:	lsr	w9, w0, #6
  42c068:	ldr	x10, [x25, w9, uxtw #3]
  42c06c:	lsl	x11, x24, x0
  42c070:	orr	x10, x10, x11
  42c074:	str	x10, [x25, w9, uxtw #3]
  42c078:	tbnz	w8, #31, 42c090 <ferror@plt+0x28060>
  42c07c:	lsr	w9, w8, #6
  42c080:	ldr	x10, [x25, w9, uxtw #3]
  42c084:	lsl	x11, x24, x8
  42c088:	orr	x10, x10, x11
  42c08c:	str	x10, [x25, w9, uxtw #3]
  42c090:	cmp	w0, w8
  42c094:	csel	w8, w0, w8, gt
  42c098:	add	w0, w8, #0x1
  42c09c:	add	x1, sp, #0x60
  42c0a0:	mov	x2, xzr
  42c0a4:	mov	x3, xzr
  42c0a8:	mov	x4, xzr
  42c0ac:	bl	403e50 <select@plt>
  42c0b0:	tbnz	w0, #31, 42c0ec <ferror@plt+0x280bc>
  42c0b4:	ldr	w1, [x29, #28]
  42c0b8:	tbnz	w1, #31, 42c118 <ferror@plt+0x280e8>
  42c0bc:	lsr	x8, x1, #3
  42c0c0:	and	x8, x8, #0x1ffffff8
  42c0c4:	ldr	x8, [x25, x8]
  42c0c8:	lsr	x8, x8, x1
  42c0cc:	tbz	w8, #0, 42c118 <ferror@plt+0x280e8>
  42c0d0:	mov	x0, x22
  42c0d4:	mov	x2, x21
  42c0d8:	bl	42cb94 <ferror@plt+0x28b64>
  42c0dc:	cmp	w0, #0x2
  42c0e0:	b.eq	42c100 <ferror@plt+0x280d0>  // b.none
  42c0e4:	cbnz	w0, 42c118 <ferror@plt+0x280e8>
  42c0e8:	b	42c2c4 <ferror@plt+0x28294>
  42c0ec:	bl	403f30 <__errno_location@plt>
  42c0f0:	ldr	w0, [x0]
  42c0f4:	cmp	w0, #0x4
  42c0f8:	b.eq	42c168 <ferror@plt+0x28138>  // b.none
  42c0fc:	b	42c298 <ferror@plt+0x28268>
  42c100:	ldr	w0, [x29, #28]
  42c104:	tbnz	w0, #31, 42c114 <ferror@plt+0x280e4>
  42c108:	mov	x1, xzr
  42c10c:	bl	41bf98 <ferror@plt+0x17f68>
  42c110:	str	w26, [x29, #28]
  42c114:	str	w26, [x29, #28]
  42c118:	ldr	w1, [x29, #24]
  42c11c:	tbnz	w1, #31, 42c168 <ferror@plt+0x28138>
  42c120:	lsr	x8, x1, #3
  42c124:	and	x8, x8, #0x1ffffff8
  42c128:	ldr	x8, [x25, x8]
  42c12c:	lsr	x8, x8, x1
  42c130:	tbz	w8, #0, 42c168 <ferror@plt+0x28138>
  42c134:	mov	x0, x23
  42c138:	mov	x2, x21
  42c13c:	bl	42cb94 <ferror@plt+0x28b64>
  42c140:	cmp	w0, #0x2
  42c144:	b.eq	42c150 <ferror@plt+0x28120>  // b.none
  42c148:	cbnz	w0, 42c168 <ferror@plt+0x28138>
  42c14c:	b	42c2c4 <ferror@plt+0x28294>
  42c150:	ldr	w0, [x29, #24]
  42c154:	tbnz	w0, #31, 42c164 <ferror@plt+0x28134>
  42c158:	mov	x1, xzr
  42c15c:	bl	41bf98 <ferror@plt+0x17f68>
  42c160:	str	w26, [x29, #24]
  42c164:	str	w26, [x29, #24]
  42c168:	ldp	w8, w0, [x29, #24]
  42c16c:	tst	w8, w0
  42c170:	b.ge	42c04c <ferror@plt+0x2801c>  // b.tcont
  42c174:	mov	w24, wzr
  42c178:	tbnz	w0, #31, 42c18c <ferror@plt+0x2815c>
  42c17c:	mov	x1, xzr
  42c180:	bl	41bf98 <ferror@plt+0x17f68>
  42c184:	mov	w8, #0xffffffff            	// #-1
  42c188:	str	w8, [x29, #28]
  42c18c:	ldr	w0, [x29, #24]
  42c190:	ldr	x25, [x29, #96]
  42c194:	tbnz	w0, #31, 42c1a8 <ferror@plt+0x28178>
  42c198:	mov	x1, xzr
  42c19c:	bl	41bf98 <ferror@plt+0x17f68>
  42c1a0:	mov	w8, #0xffffffff            	// #-1
  42c1a4:	str	w8, [x29, #24]
  42c1a8:	ldur	w0, [x29, #-4]
  42c1ac:	add	x1, sp, #0x5c
  42c1b0:	mov	w2, wzr
  42c1b4:	bl	403fb0 <waitpid@plt>
  42c1b8:	tbz	w0, #31, 42c1e4 <ferror@plt+0x281b4>
  42c1bc:	bl	403f30 <__errno_location@plt>
  42c1c0:	ldr	w0, [x0]
  42c1c4:	cmp	w0, #0x4
  42c1c8:	b.eq	42c1a8 <ferror@plt+0x28178>  // b.none
  42c1cc:	cmp	w0, #0xa
  42c1d0:	b.ne	42c224 <ferror@plt+0x281f4>  // b.any
  42c1d4:	cbz	x25, 42c1e4 <ferror@plt+0x281b4>
  42c1d8:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42c1dc:	add	x0, x0, #0x729
  42c1e0:	bl	42cc9c <ferror@plt+0x28c6c>
  42c1e4:	cbnz	w24, 42c254 <ferror@plt+0x28224>
  42c1e8:	cbz	x25, 42c1f4 <ferror@plt+0x281c4>
  42c1ec:	ldr	w8, [sp, #92]
  42c1f0:	str	w8, [x25]
  42c1f4:	cbz	x20, 42c208 <ferror@plt+0x281d8>
  42c1f8:	mov	x0, x22
  42c1fc:	mov	w1, wzr
  42c200:	bl	41e358 <ferror@plt+0x1a328>
  42c204:	str	x0, [x20]
  42c208:	cbz	x19, 42c21c <ferror@plt+0x281ec>
  42c20c:	mov	x0, x23
  42c210:	mov	w1, wzr
  42c214:	bl	41e358 <ferror@plt+0x1a328>
  42c218:	str	x0, [x19]
  42c21c:	mov	w0, #0x1                   	// #1
  42c220:	b	42c278 <ferror@plt+0x28248>
  42c224:	cbnz	w24, 42c254 <ferror@plt+0x28224>
  42c228:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  42c22c:	ldr	w19, [x20, #4060]
  42c230:	cbz	w19, 42c36c <ferror@plt+0x2833c>
  42c234:	bl	41c680 <ferror@plt+0x18650>
  42c238:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42c23c:	mov	x4, x0
  42c240:	add	x3, x3, #0x86e
  42c244:	mov	w2, #0x1                   	// #1
  42c248:	mov	x0, x21
  42c24c:	mov	w1, w19
  42c250:	bl	409050 <ferror@plt+0x5020>
  42c254:	cbz	x22, 42c264 <ferror@plt+0x28234>
  42c258:	mov	w1, #0x1                   	// #1
  42c25c:	mov	x0, x22
  42c260:	bl	41e358 <ferror@plt+0x1a328>
  42c264:	cbz	x23, 42c274 <ferror@plt+0x28244>
  42c268:	mov	w1, #0x1                   	// #1
  42c26c:	mov	x0, x23
  42c270:	bl	41e358 <ferror@plt+0x1a328>
  42c274:	mov	w0, wzr
  42c278:	ldp	x20, x19, [sp, #320]
  42c27c:	ldp	x22, x21, [sp, #304]
  42c280:	ldp	x24, x23, [sp, #288]
  42c284:	ldp	x26, x25, [sp, #272]
  42c288:	ldr	x28, [sp, #256]
  42c28c:	ldp	x29, x30, [sp, #240]
  42c290:	add	sp, sp, #0x150
  42c294:	ret
  42c298:	adrp	x25, 488000 <ferror@plt+0x83fd0>
  42c29c:	ldr	w24, [x25, #4060]
  42c2a0:	cbz	w24, 42c348 <ferror@plt+0x28318>
  42c2a4:	bl	41c680 <ferror@plt+0x18650>
  42c2a8:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42c2ac:	mov	x4, x0
  42c2b0:	add	x3, x3, #0x6e5
  42c2b4:	mov	w2, #0x1                   	// #1
  42c2b8:	mov	x0, x21
  42c2bc:	mov	w1, w24
  42c2c0:	bl	409050 <ferror@plt+0x5020>
  42c2c4:	ldr	w0, [x29, #28]
  42c2c8:	mov	w24, #0x1                   	// #1
  42c2cc:	tbz	w0, #31, 42c17c <ferror@plt+0x2814c>
  42c2d0:	b	42c18c <ferror@plt+0x2815c>
  42c2d4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42c2d8:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42c2dc:	adrp	x2, 43d000 <ferror@plt+0x38fd0>
  42c2e0:	add	x0, x0, #0xa7f
  42c2e4:	add	x1, x1, #0x5b2
  42c2e8:	add	x2, x2, #0x7ef
  42c2ec:	b	42c340 <ferror@plt+0x28310>
  42c2f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42c2f4:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42c2f8:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42c2fc:	add	x0, x0, #0xa7f
  42c300:	add	x1, x1, #0x5b2
  42c304:	add	x2, x2, #0x63f
  42c308:	b	42c340 <ferror@plt+0x28310>
  42c30c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42c310:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42c314:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42c318:	add	x0, x0, #0xa7f
  42c31c:	add	x1, x1, #0x5b2
  42c320:	add	x2, x2, #0x664
  42c324:	b	42c340 <ferror@plt+0x28310>
  42c328:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42c32c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42c330:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42c334:	add	x0, x0, #0xa7f
  42c338:	add	x1, x1, #0x5b2
  42c33c:	add	x2, x2, #0x6a5
  42c340:	bl	412a18 <ferror@plt+0xe9e8>
  42c344:	b	42c274 <ferror@plt+0x28244>
  42c348:	adrp	x8, 474000 <ferror@plt+0x6ffd0>
  42c34c:	add	x8, x8, #0x50c
  42c350:	mov	w26, w0
  42c354:	mov	x0, x8
  42c358:	bl	417590 <ferror@plt+0x13560>
  42c35c:	mov	w24, w0
  42c360:	mov	w0, w26
  42c364:	str	w24, [x25, #4060]
  42c368:	b	42c2a4 <ferror@plt+0x28274>
  42c36c:	adrp	x8, 474000 <ferror@plt+0x6ffd0>
  42c370:	add	x8, x8, #0x50c
  42c374:	mov	w24, w0
  42c378:	mov	x0, x8
  42c37c:	bl	417590 <ferror@plt+0x13560>
  42c380:	mov	w19, w0
  42c384:	mov	w0, w24
  42c388:	str	w19, [x20, #4060]
  42c38c:	b	42c234 <ferror@plt+0x28204>
  42c390:	sub	sp, sp, #0xf0
  42c394:	stp	x29, x30, [sp, #144]
  42c398:	add	x29, sp, #0x90
  42c39c:	stp	x20, x19, [sp, #224]
  42c3a0:	ldr	x19, [x29, #168]
  42c3a4:	stp	x24, x23, [sp, #192]
  42c3a8:	stp	x22, x21, [sp, #208]
  42c3ac:	mov	x21, x1
  42c3b0:	mov	w23, w0
  42c3b4:	mov	x8, #0xffffffffffffffff    	// #-1
  42c3b8:	sub	x0, x29, #0x20
  42c3bc:	mov	x1, x19
  42c3c0:	stp	x28, x27, [sp, #160]
  42c3c4:	stp	x26, x25, [sp, #176]
  42c3c8:	mov	w28, w7
  42c3cc:	mov	w27, w6
  42c3d0:	mov	w26, w5
  42c3d4:	mov	w24, w4
  42c3d8:	mov	x25, x3
  42c3dc:	mov	x20, x2
  42c3e0:	stp	x8, x8, [x29, #-16]
  42c3e4:	stp	x8, x8, [x29, #-32]
  42c3e8:	stur	x8, [x29, #-40]
  42c3ec:	bl	42cf9c <ferror@plt+0x28f6c>
  42c3f0:	cbz	w0, 42c96c <ferror@plt+0x2893c>
  42c3f4:	stur	x21, [x29, #-64]
  42c3f8:	cbz	w23, 42c40c <ferror@plt+0x283dc>
  42c3fc:	sub	x0, x29, #0x28
  42c400:	mov	x1, x19
  42c404:	bl	42cf9c <ferror@plt+0x28f6c>
  42c408:	cbz	w0, 42c870 <ferror@plt+0x28840>
  42c40c:	ldr	x21, [x29, #144]
  42c410:	cbz	x21, 42c424 <ferror@plt+0x283f4>
  42c414:	sub	x0, x29, #0x8
  42c418:	mov	x1, x19
  42c41c:	bl	42cf9c <ferror@plt+0x28f6c>
  42c420:	cbz	w0, 42c870 <ferror@plt+0x28840>
  42c424:	ldr	x22, [x29, #152]
  42c428:	cbz	x22, 42c43c <ferror@plt+0x2840c>
  42c42c:	sub	x0, x29, #0x10
  42c430:	mov	x1, x19
  42c434:	bl	42cf9c <ferror@plt+0x28f6c>
  42c438:	cbz	w0, 42c870 <ferror@plt+0x28840>
  42c43c:	ldr	x8, [x29, #160]
  42c440:	str	x8, [sp, #72]
  42c444:	cbz	x8, 42c458 <ferror@plt+0x28428>
  42c448:	sub	x0, x29, #0x18
  42c44c:	mov	x1, x19
  42c450:	bl	42cf9c <ferror@plt+0x28f6c>
  42c454:	cbz	w0, 42c870 <ferror@plt+0x28840>
  42c458:	str	x20, [sp, #64]
  42c45c:	bl	403720 <fork@plt>
  42c460:	tbnz	w0, #31, 42c5a4 <ferror@plt+0x28574>
  42c464:	mov	w20, w0
  42c468:	cbz	w0, 42ca34 <ferror@plt+0x28a04>
  42c46c:	ldur	w0, [x29, #-28]
  42c470:	stur	wzr, [x29, #-56]
  42c474:	tbnz	w0, #31, 42c488 <ferror@plt+0x28458>
  42c478:	mov	x1, xzr
  42c47c:	bl	41bf98 <ferror@plt+0x17f68>
  42c480:	mov	w8, #0xffffffff            	// #-1
  42c484:	stur	w8, [x29, #-28]
  42c488:	ldur	w0, [x29, #-36]
  42c48c:	tbnz	w0, #31, 42c4a0 <ferror@plt+0x28470>
  42c490:	mov	x1, xzr
  42c494:	bl	41bf98 <ferror@plt+0x17f68>
  42c498:	mov	w8, #0xffffffff            	// #-1
  42c49c:	stur	w8, [x29, #-36]
  42c4a0:	ldur	w0, [x29, #-8]
  42c4a4:	tbnz	w0, #31, 42c4b8 <ferror@plt+0x28488>
  42c4a8:	mov	x1, xzr
  42c4ac:	bl	41bf98 <ferror@plt+0x17f68>
  42c4b0:	mov	w8, #0xffffffff            	// #-1
  42c4b4:	stur	w8, [x29, #-8]
  42c4b8:	ldur	w0, [x29, #-12]
  42c4bc:	tbnz	w0, #31, 42c4d0 <ferror@plt+0x284a0>
  42c4c0:	mov	x1, xzr
  42c4c4:	bl	41bf98 <ferror@plt+0x17f68>
  42c4c8:	mov	w8, #0xffffffff            	// #-1
  42c4cc:	stur	w8, [x29, #-12]
  42c4d0:	ldur	w0, [x29, #-20]
  42c4d4:	tbnz	w0, #31, 42c4e8 <ferror@plt+0x284b8>
  42c4d8:	mov	x1, xzr
  42c4dc:	bl	41bf98 <ferror@plt+0x17f68>
  42c4e0:	mov	w8, #0xffffffff            	// #-1
  42c4e4:	stur	w8, [x29, #-20]
  42c4e8:	cbz	w23, 42c524 <ferror@plt+0x284f4>
  42c4ec:	sub	x1, x29, #0x2c
  42c4f0:	mov	w0, w20
  42c4f4:	mov	w2, wzr
  42c4f8:	bl	403fb0 <waitpid@plt>
  42c4fc:	tbz	w0, #31, 42c524 <ferror@plt+0x284f4>
  42c500:	bl	403f30 <__errno_location@plt>
  42c504:	ldr	w8, [x0]
  42c508:	cmp	w8, #0x4
  42c50c:	b.eq	42c4ec <ferror@plt+0x284bc>  // b.none
  42c510:	cmp	w8, #0xa
  42c514:	b.eq	42c524 <ferror@plt+0x284f4>  // b.none
  42c518:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42c51c:	add	x0, x0, #0xad1
  42c520:	bl	42cc9c <ferror@plt+0x28c6c>
  42c524:	ldur	w0, [x29, #-32]
  42c528:	sub	x1, x29, #0x34
  42c52c:	sub	x3, x29, #0x38
  42c530:	mov	w2, #0x2                   	// #2
  42c534:	mov	x4, x19
  42c538:	bl	42d3c4 <ferror@plt+0x29394>
  42c53c:	cbz	w0, 42c830 <ferror@plt+0x28800>
  42c540:	ldur	w8, [x29, #-56]
  42c544:	cmp	w8, #0x2
  42c548:	b.lt	42c5e0 <ferror@plt+0x285b0>  // b.tstop
  42c54c:	ldur	w8, [x29, #-52]
  42c550:	cmp	w8, #0x3
  42c554:	b.hi	42c71c <ferror@plt+0x286ec>  // b.pmore
  42c558:	adrp	x9, 474000 <ferror@plt+0x6ffd0>
  42c55c:	add	x9, x9, #0x4f0
  42c560:	adr	x10, 42c570 <ferror@plt+0x28540>
  42c564:	ldrb	w11, [x9, x8]
  42c568:	add	x10, x10, x11, lsl #2
  42c56c:	br	x10
  42c570:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  42c574:	ldr	w21, [x22, #4060]
  42c578:	cbz	w21, 42c9a4 <ferror@plt+0x28974>
  42c57c:	ldur	w0, [x29, #-48]
  42c580:	bl	41c680 <ferror@plt+0x18650>
  42c584:	ldur	x4, [x29, #-64]
  42c588:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42c58c:	mov	x5, x0
  42c590:	add	x3, x3, #0xb05
  42c594:	mov	w2, #0x2                   	// #2
  42c598:	mov	x0, x19
  42c59c:	mov	w1, w21
  42c5a0:	b	42c82c <ferror@plt+0x287fc>
  42c5a4:	bl	403f30 <__errno_location@plt>
  42c5a8:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  42c5ac:	ldr	w20, [x22, #4060]
  42c5b0:	ldr	w21, [x0]
  42c5b4:	cbz	w20, 42c98c <ferror@plt+0x2895c>
  42c5b8:	mov	w0, w21
  42c5bc:	bl	41c680 <ferror@plt+0x18650>
  42c5c0:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42c5c4:	mov	x4, x0
  42c5c8:	add	x3, x3, #0xabd
  42c5cc:	mov	x0, x19
  42c5d0:	mov	w1, w20
  42c5d4:	mov	w2, wzr
  42c5d8:	bl	409050 <ferror@plt+0x5020>
  42c5dc:	b	42c870 <ferror@plt+0x28840>
  42c5e0:	cbz	w23, 42c614 <ferror@plt+0x285e4>
  42c5e4:	ldur	w0, [x29, #-40]
  42c5e8:	sub	x1, x29, #0x34
  42c5ec:	sub	x3, x29, #0x38
  42c5f0:	mov	w2, #0x1                   	// #1
  42c5f4:	mov	x4, x19
  42c5f8:	stur	wzr, [x29, #-56]
  42c5fc:	bl	42d3c4 <ferror@plt+0x29394>
  42c600:	cbz	w0, 42c830 <ferror@plt+0x28800>
  42c604:	ldur	w8, [x29, #-56]
  42c608:	cmp	w8, #0x0
  42c60c:	b.le	42c744 <ferror@plt+0x28714>
  42c610:	ldur	w20, [x29, #-52]
  42c614:	ldur	w0, [x29, #-32]
  42c618:	ldr	x19, [x29, #136]
  42c61c:	tbnz	w0, #31, 42c630 <ferror@plt+0x28600>
  42c620:	mov	x1, xzr
  42c624:	bl	41bf98 <ferror@plt+0x17f68>
  42c628:	mov	w8, #0xffffffff            	// #-1
  42c62c:	stur	w8, [x29, #-32]
  42c630:	ldur	w0, [x29, #-40]
  42c634:	tbnz	w0, #31, 42c648 <ferror@plt+0x28618>
  42c638:	mov	x1, xzr
  42c63c:	bl	41bf98 <ferror@plt+0x17f68>
  42c640:	mov	w8, #0xffffffff            	// #-1
  42c644:	stur	w8, [x29, #-40]
  42c648:	cbz	x19, 42c650 <ferror@plt+0x28620>
  42c64c:	str	w20, [x19]
  42c650:	ldr	x9, [sp, #72]
  42c654:	cbz	x21, 42c660 <ferror@plt+0x28630>
  42c658:	ldur	w8, [x29, #-4]
  42c65c:	str	w8, [x21]
  42c660:	cbz	x22, 42c66c <ferror@plt+0x2863c>
  42c664:	ldur	w8, [x29, #-16]
  42c668:	str	w8, [x22]
  42c66c:	cbz	x9, 42c678 <ferror@plt+0x28648>
  42c670:	ldur	w8, [x29, #-24]
  42c674:	str	w8, [x9]
  42c678:	mov	w0, #0x1                   	// #1
  42c67c:	b	42c96c <ferror@plt+0x2893c>
  42c680:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  42c684:	ldr	w21, [x22, #4060]
  42c688:	cbz	w21, 42c9bc <ferror@plt+0x2898c>
  42c68c:	ldur	w0, [x29, #-48]
  42c690:	bl	41c680 <ferror@plt+0x18650>
  42c694:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42c698:	mov	x4, x0
  42c69c:	add	x3, x3, #0xb57
  42c6a0:	b	42c76c <ferror@plt+0x2873c>
  42c6a4:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  42c6a8:	ldr	w21, [x22, #4060]
  42c6ac:	cbz	w21, 42c9d4 <ferror@plt+0x289a4>
  42c6b0:	ldur	w0, [x29, #-48]
  42c6b4:	bl	41c680 <ferror@plt+0x18650>
  42c6b8:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42c6bc:	mov	x4, x0
  42c6c0:	add	x3, x3, #0xb90
  42c6c4:	mov	x0, x19
  42c6c8:	mov	w1, w21
  42c6cc:	mov	w2, wzr
  42c6d0:	b	42c778 <ferror@plt+0x28748>
  42c6d4:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  42c6d8:	ldr	w22, [x21, #4060]
  42c6dc:	cbz	w22, 42c9ec <ferror@plt+0x289bc>
  42c6e0:	ldur	w0, [x29, #-48]
  42c6e4:	cmp	w0, #0x23
  42c6e8:	b.gt	42c780 <ferror@plt+0x28750>
  42c6ec:	sub	w8, w0, #0x1
  42c6f0:	cmp	w8, #0x17
  42c6f4:	b.hi	42c800 <ferror@plt+0x287d0>  // b.pmore
  42c6f8:	adrp	x9, 474000 <ferror@plt+0x6ffd0>
  42c6fc:	add	x9, x9, #0x4f4
  42c700:	adr	x10, 42c714 <ferror@plt+0x286e4>
  42c704:	ldrb	w11, [x9, x8]
  42c708:	add	x10, x10, x11, lsl #2
  42c70c:	mov	w23, #0x3                   	// #3
  42c710:	br	x10
  42c714:	mov	w23, #0x4                   	// #4
  42c718:	b	42c804 <ferror@plt+0x287d4>
  42c71c:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  42c720:	ldr	w1, [x21, #4060]
  42c724:	cbz	w1, 42ca04 <ferror@plt+0x289d4>
  42c728:	ldr	x8, [sp, #64]
  42c72c:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42c730:	add	x3, x3, #0xbb2
  42c734:	mov	w2, #0x13                  	// #19
  42c738:	ldr	x4, [x8]
  42c73c:	mov	x0, x19
  42c740:	b	42c778 <ferror@plt+0x28748>
  42c744:	bl	403f30 <__errno_location@plt>
  42c748:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  42c74c:	ldr	w21, [x23, #4060]
  42c750:	ldr	w22, [x0]
  42c754:	cbz	w21, 42ca1c <ferror@plt+0x289ec>
  42c758:	mov	w0, w22
  42c75c:	bl	41c680 <ferror@plt+0x18650>
  42c760:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42c764:	mov	x4, x0
  42c768:	add	x3, x3, #0xbdd
  42c76c:	mov	w2, #0x13                  	// #19
  42c770:	mov	x0, x19
  42c774:	mov	w1, w21
  42c778:	bl	409050 <ferror@plt+0x5020>
  42c77c:	b	42c830 <ferror@plt+0x28800>
  42c780:	cmp	w0, #0x24
  42c784:	b.eq	42c7f0 <ferror@plt+0x287c0>  // b.none
  42c788:	cmp	w0, #0x28
  42c78c:	b.eq	42c7f8 <ferror@plt+0x287c8>  // b.none
  42c790:	cmp	w0, #0x50
  42c794:	b.ne	42c800 <ferror@plt+0x287d0>  // b.any
  42c798:	mov	w23, #0x12                  	// #18
  42c79c:	b	42c804 <ferror@plt+0x287d4>
  42c7a0:	mov	w23, #0xd                   	// #13
  42c7a4:	b	42c804 <ferror@plt+0x287d4>
  42c7a8:	mov	w23, #0x6                   	// #6
  42c7ac:	b	42c804 <ferror@plt+0x287d4>
  42c7b0:	mov	w23, #0xa                   	// #10
  42c7b4:	b	42c804 <ferror@plt+0x287d4>
  42c7b8:	mov	w23, #0xe                   	// #14
  42c7bc:	b	42c804 <ferror@plt+0x287d4>
  42c7c0:	mov	w23, #0x8                   	// #8
  42c7c4:	b	42c804 <ferror@plt+0x287d4>
  42c7c8:	mov	w23, #0x5                   	// #5
  42c7cc:	b	42c804 <ferror@plt+0x287d4>
  42c7d0:	mov	w23, #0x9                   	// #9
  42c7d4:	b	42c804 <ferror@plt+0x287d4>
  42c7d8:	mov	w23, #0x11                  	// #17
  42c7dc:	b	42c804 <ferror@plt+0x287d4>
  42c7e0:	mov	w23, #0x10                  	// #16
  42c7e4:	b	42c804 <ferror@plt+0x287d4>
  42c7e8:	mov	w23, #0xf                   	// #15
  42c7ec:	b	42c804 <ferror@plt+0x287d4>
  42c7f0:	mov	w23, #0x7                   	// #7
  42c7f4:	b	42c804 <ferror@plt+0x287d4>
  42c7f8:	mov	w23, #0xb                   	// #11
  42c7fc:	b	42c804 <ferror@plt+0x287d4>
  42c800:	mov	w23, #0x13                  	// #19
  42c804:	ldr	x8, [sp, #64]
  42c808:	ldr	x21, [x8]
  42c80c:	bl	41c680 <ferror@plt+0x18650>
  42c810:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42c814:	mov	x5, x0
  42c818:	add	x3, x3, #0xb2d
  42c81c:	mov	x0, x19
  42c820:	mov	w1, w22
  42c824:	mov	w2, w23
  42c828:	mov	x4, x21
  42c82c:	bl	409050 <ferror@plt+0x5020>
  42c830:	cmp	w20, #0x1
  42c834:	b.lt	42c870 <ferror@plt+0x28840>  // b.tstop
  42c838:	mov	w0, w20
  42c83c:	mov	x1, xzr
  42c840:	mov	w2, wzr
  42c844:	bl	403fb0 <waitpid@plt>
  42c848:	tbz	w0, #31, 42c870 <ferror@plt+0x28840>
  42c84c:	bl	403f30 <__errno_location@plt>
  42c850:	ldr	w8, [x0]
  42c854:	cmp	w8, #0x4
  42c858:	b.eq	42c838 <ferror@plt+0x28808>  // b.none
  42c85c:	cmp	w8, #0xa
  42c860:	b.eq	42c870 <ferror@plt+0x28840>  // b.none
  42c864:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42c868:	add	x0, x0, #0xad1
  42c86c:	bl	42cc9c <ferror@plt+0x28c6c>
  42c870:	ldur	w0, [x29, #-32]
  42c874:	tbnz	w0, #31, 42c888 <ferror@plt+0x28858>
  42c878:	mov	x1, xzr
  42c87c:	bl	41bf98 <ferror@plt+0x17f68>
  42c880:	mov	w8, #0xffffffff            	// #-1
  42c884:	stur	w8, [x29, #-32]
  42c888:	ldur	w0, [x29, #-28]
  42c88c:	tbnz	w0, #31, 42c8a0 <ferror@plt+0x28870>
  42c890:	mov	x1, xzr
  42c894:	bl	41bf98 <ferror@plt+0x17f68>
  42c898:	mov	w8, #0xffffffff            	// #-1
  42c89c:	stur	w8, [x29, #-28]
  42c8a0:	ldur	w0, [x29, #-40]
  42c8a4:	tbnz	w0, #31, 42c8b8 <ferror@plt+0x28888>
  42c8a8:	mov	x1, xzr
  42c8ac:	bl	41bf98 <ferror@plt+0x17f68>
  42c8b0:	mov	w8, #0xffffffff            	// #-1
  42c8b4:	stur	w8, [x29, #-40]
  42c8b8:	ldur	w0, [x29, #-36]
  42c8bc:	tbnz	w0, #31, 42c8d0 <ferror@plt+0x288a0>
  42c8c0:	mov	x1, xzr
  42c8c4:	bl	41bf98 <ferror@plt+0x17f68>
  42c8c8:	mov	w8, #0xffffffff            	// #-1
  42c8cc:	stur	w8, [x29, #-36]
  42c8d0:	ldur	w0, [x29, #-8]
  42c8d4:	tbnz	w0, #31, 42c8e8 <ferror@plt+0x288b8>
  42c8d8:	mov	x1, xzr
  42c8dc:	bl	41bf98 <ferror@plt+0x17f68>
  42c8e0:	mov	w8, #0xffffffff            	// #-1
  42c8e4:	stur	w8, [x29, #-8]
  42c8e8:	ldur	w0, [x29, #-4]
  42c8ec:	tbnz	w0, #31, 42c900 <ferror@plt+0x288d0>
  42c8f0:	mov	x1, xzr
  42c8f4:	bl	41bf98 <ferror@plt+0x17f68>
  42c8f8:	mov	w8, #0xffffffff            	// #-1
  42c8fc:	stur	w8, [x29, #-4]
  42c900:	ldur	w0, [x29, #-16]
  42c904:	tbnz	w0, #31, 42c918 <ferror@plt+0x288e8>
  42c908:	mov	x1, xzr
  42c90c:	bl	41bf98 <ferror@plt+0x17f68>
  42c910:	mov	w8, #0xffffffff            	// #-1
  42c914:	stur	w8, [x29, #-16]
  42c918:	ldur	w0, [x29, #-12]
  42c91c:	tbnz	w0, #31, 42c930 <ferror@plt+0x28900>
  42c920:	mov	x1, xzr
  42c924:	bl	41bf98 <ferror@plt+0x17f68>
  42c928:	mov	w8, #0xffffffff            	// #-1
  42c92c:	stur	w8, [x29, #-12]
  42c930:	ldur	w0, [x29, #-24]
  42c934:	tbnz	w0, #31, 42c948 <ferror@plt+0x28918>
  42c938:	mov	x1, xzr
  42c93c:	bl	41bf98 <ferror@plt+0x17f68>
  42c940:	mov	w8, #0xffffffff            	// #-1
  42c944:	stur	w8, [x29, #-24]
  42c948:	ldur	w0, [x29, #-20]
  42c94c:	tbnz	w0, #31, 42c968 <ferror@plt+0x28938>
  42c950:	mov	x1, xzr
  42c954:	bl	41bf98 <ferror@plt+0x17f68>
  42c958:	mov	w0, wzr
  42c95c:	mov	w8, #0xffffffff            	// #-1
  42c960:	stur	w8, [x29, #-20]
  42c964:	b	42c96c <ferror@plt+0x2893c>
  42c968:	mov	w0, wzr
  42c96c:	ldp	x20, x19, [sp, #224]
  42c970:	ldp	x22, x21, [sp, #208]
  42c974:	ldp	x24, x23, [sp, #192]
  42c978:	ldp	x26, x25, [sp, #176]
  42c97c:	ldp	x28, x27, [sp, #160]
  42c980:	ldp	x29, x30, [sp, #144]
  42c984:	add	sp, sp, #0xf0
  42c988:	ret
  42c98c:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42c990:	add	x0, x0, #0x50c
  42c994:	bl	417590 <ferror@plt+0x13560>
  42c998:	mov	w20, w0
  42c99c:	str	w0, [x22, #4060]
  42c9a0:	b	42c5b8 <ferror@plt+0x28588>
  42c9a4:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42c9a8:	add	x0, x0, #0x50c
  42c9ac:	bl	417590 <ferror@plt+0x13560>
  42c9b0:	mov	w21, w0
  42c9b4:	str	w0, [x22, #4060]
  42c9b8:	b	42c57c <ferror@plt+0x2854c>
  42c9bc:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42c9c0:	add	x0, x0, #0x50c
  42c9c4:	bl	417590 <ferror@plt+0x13560>
  42c9c8:	mov	w21, w0
  42c9cc:	str	w0, [x22, #4060]
  42c9d0:	b	42c68c <ferror@plt+0x2865c>
  42c9d4:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42c9d8:	add	x0, x0, #0x50c
  42c9dc:	bl	417590 <ferror@plt+0x13560>
  42c9e0:	mov	w21, w0
  42c9e4:	str	w0, [x22, #4060]
  42c9e8:	b	42c6b0 <ferror@plt+0x28680>
  42c9ec:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42c9f0:	add	x0, x0, #0x50c
  42c9f4:	bl	417590 <ferror@plt+0x13560>
  42c9f8:	mov	w22, w0
  42c9fc:	str	w0, [x21, #4060]
  42ca00:	b	42c6e0 <ferror@plt+0x286b0>
  42ca04:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42ca08:	add	x0, x0, #0x50c
  42ca0c:	bl	417590 <ferror@plt+0x13560>
  42ca10:	mov	w1, w0
  42ca14:	str	w0, [x21, #4060]
  42ca18:	b	42c728 <ferror@plt+0x286f8>
  42ca1c:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42ca20:	add	x0, x0, #0x50c
  42ca24:	bl	417590 <ferror@plt+0x13560>
  42ca28:	mov	w21, w0
  42ca2c:	str	w0, [x23, #4060]
  42ca30:	b	42c758 <ferror@plt+0x28728>
  42ca34:	mov	w0, #0x11                  	// #17
  42ca38:	mov	x1, xzr
  42ca3c:	bl	4037b0 <signal@plt>
  42ca40:	mov	w0, #0x2                   	// #2
  42ca44:	mov	x1, xzr
  42ca48:	bl	4037b0 <signal@plt>
  42ca4c:	mov	w0, #0xf                   	// #15
  42ca50:	mov	x1, xzr
  42ca54:	bl	4037b0 <signal@plt>
  42ca58:	mov	w0, #0x1                   	// #1
  42ca5c:	mov	x1, xzr
  42ca60:	bl	4037b0 <signal@plt>
  42ca64:	mov	w0, #0xd                   	// #13
  42ca68:	mov	x1, xzr
  42ca6c:	bl	4037b0 <signal@plt>
  42ca70:	ldur	w0, [x29, #-32]
  42ca74:	tbnz	w0, #31, 42ca88 <ferror@plt+0x28a58>
  42ca78:	mov	x1, xzr
  42ca7c:	bl	41bf98 <ferror@plt+0x17f68>
  42ca80:	mov	w8, #0xffffffff            	// #-1
  42ca84:	stur	w8, [x29, #-32]
  42ca88:	ldur	w0, [x29, #-40]
  42ca8c:	tbnz	w0, #31, 42caa0 <ferror@plt+0x28a70>
  42ca90:	mov	x1, xzr
  42ca94:	bl	41bf98 <ferror@plt+0x17f68>
  42ca98:	mov	w8, #0xffffffff            	// #-1
  42ca9c:	stur	w8, [x29, #-40]
  42caa0:	ldur	w0, [x29, #-4]
  42caa4:	tbnz	w0, #31, 42cab8 <ferror@plt+0x28a88>
  42caa8:	mov	x1, xzr
  42caac:	bl	41bf98 <ferror@plt+0x17f68>
  42cab0:	mov	w8, #0xffffffff            	// #-1
  42cab4:	stur	w8, [x29, #-4]
  42cab8:	ldur	w0, [x29, #-16]
  42cabc:	tbnz	w0, #31, 42cad0 <ferror@plt+0x28aa0>
  42cac0:	mov	x1, xzr
  42cac4:	bl	41bf98 <ferror@plt+0x17f68>
  42cac8:	mov	w8, #0xffffffff            	// #-1
  42cacc:	stur	w8, [x29, #-16]
  42cad0:	ldur	w0, [x29, #-24]
  42cad4:	tbnz	w0, #31, 42cae8 <ferror@plt+0x28ab8>
  42cad8:	mov	x1, xzr
  42cadc:	bl	41bf98 <ferror@plt+0x17f68>
  42cae0:	mov	w8, #0xffffffff            	// #-1
  42cae4:	stur	w8, [x29, #-24]
  42cae8:	ldp	x19, x20, [x29, #120]
  42caec:	ldr	w22, [x29, #112]
  42caf0:	ldr	w21, [x29, #104]
  42caf4:	ldr	w8, [x29, #96]
  42caf8:	str	w8, [sp, #72]
  42cafc:	cbz	w23, 42cb38 <ferror@plt+0x28b08>
  42cb00:	bl	403720 <fork@plt>
  42cb04:	stur	w0, [x29, #-52]
  42cb08:	tbz	w0, #31, 42cb24 <ferror@plt+0x28af4>
  42cb0c:	ldur	w0, [x29, #-36]
  42cb10:	sub	x1, x29, #0x34
  42cb14:	bl	42d024 <ferror@plt+0x28ff4>
  42cb18:	ldur	w0, [x29, #-28]
  42cb1c:	mov	w1, #0x3                   	// #3
  42cb20:	bl	42d084 <ferror@plt+0x29054>
  42cb24:	sub	x8, x29, #0x28
  42cb28:	orr	x23, x8, #0x4
  42cb2c:	cbnz	w0, 42cb78 <ferror@plt+0x28b48>
  42cb30:	mov	x0, x23
  42cb34:	bl	42cc68 <ferror@plt+0x28c38>
  42cb38:	ldur	w0, [x29, #-28]
  42cb3c:	ldp	w2, w1, [x29, #-12]
  42cb40:	ldur	w3, [x29, #-20]
  42cb44:	ldr	w8, [sp, #72]
  42cb48:	ldur	x4, [x29, #-64]
  42cb4c:	ldr	x5, [sp, #64]
  42cb50:	mov	x6, x25
  42cb54:	mov	w7, w24
  42cb58:	stp	x19, x20, [sp, #48]
  42cb5c:	str	w22, [sp, #40]
  42cb60:	str	w21, [sp, #32]
  42cb64:	str	w8, [sp, #24]
  42cb68:	str	w28, [sp, #16]
  42cb6c:	str	w27, [sp, #8]
  42cb70:	str	w26, [sp]
  42cb74:	bl	42d0c4 <ferror@plt+0x29094>
  42cb78:	ldur	w0, [x29, #-36]
  42cb7c:	sub	x1, x29, #0x34
  42cb80:	bl	42d024 <ferror@plt+0x28ff4>
  42cb84:	mov	x0, x23
  42cb88:	bl	42cc68 <ferror@plt+0x28c38>
  42cb8c:	mov	w0, wzr
  42cb90:	bl	403520 <_exit@plt>
  42cb94:	stp	x29, x30, [sp, #-64]!
  42cb98:	str	x28, [sp, #16]
  42cb9c:	stp	x22, x21, [sp, #32]
  42cba0:	stp	x20, x19, [sp, #48]
  42cba4:	mov	x29, sp
  42cba8:	sub	sp, sp, #0x1, lsl #12
  42cbac:	mov	x19, x2
  42cbb0:	mov	w21, w1
  42cbb4:	mov	x20, x0
  42cbb8:	mov	x1, sp
  42cbbc:	mov	w2, #0x1000                	// #4096
  42cbc0:	mov	w0, w21
  42cbc4:	bl	403df0 <read@plt>
  42cbc8:	cbz	x0, 42cc20 <ferror@plt+0x28bf0>
  42cbcc:	mov	x2, x0
  42cbd0:	cmp	x0, #0x1
  42cbd4:	b.ge	42cc28 <ferror@plt+0x28bf8>  // b.tcont
  42cbd8:	bl	403f30 <__errno_location@plt>
  42cbdc:	ldr	w22, [x0]
  42cbe0:	cmp	w22, #0x4
  42cbe4:	b.eq	42cbb8 <ferror@plt+0x28b88>  // b.none
  42cbe8:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  42cbec:	ldr	w20, [x21, #4060]
  42cbf0:	cbz	w20, 42cc50 <ferror@plt+0x28c20>
  42cbf4:	mov	w0, w22
  42cbf8:	bl	41c680 <ferror@plt+0x18650>
  42cbfc:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42cc00:	mov	x4, x0
  42cc04:	add	x3, x3, #0xa91
  42cc08:	mov	w2, #0x1                   	// #1
  42cc0c:	mov	x0, x19
  42cc10:	mov	w1, w20
  42cc14:	bl	409050 <ferror@plt+0x5020>
  42cc18:	mov	w0, wzr
  42cc1c:	b	42cc38 <ferror@plt+0x28c08>
  42cc20:	mov	w0, #0x2                   	// #2
  42cc24:	b	42cc38 <ferror@plt+0x28c08>
  42cc28:	mov	x1, sp
  42cc2c:	mov	x0, x20
  42cc30:	bl	41e254 <ferror@plt+0x1a224>
  42cc34:	mov	w0, #0x1                   	// #1
  42cc38:	add	sp, sp, #0x1, lsl #12
  42cc3c:	ldp	x20, x19, [sp, #48]
  42cc40:	ldp	x22, x21, [sp, #32]
  42cc44:	ldr	x28, [sp, #16]
  42cc48:	ldp	x29, x30, [sp], #64
  42cc4c:	ret
  42cc50:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42cc54:	add	x0, x0, #0x50c
  42cc58:	bl	417590 <ferror@plt+0x13560>
  42cc5c:	mov	w20, w0
  42cc60:	str	w0, [x21, #4060]
  42cc64:	b	42cbf4 <ferror@plt+0x28bc4>
  42cc68:	stp	x29, x30, [sp, #-32]!
  42cc6c:	str	x19, [sp, #16]
  42cc70:	mov	x19, x0
  42cc74:	ldr	w0, [x0]
  42cc78:	mov	x29, sp
  42cc7c:	tbnz	w0, #31, 42cc90 <ferror@plt+0x28c60>
  42cc80:	mov	x1, xzr
  42cc84:	bl	41bf98 <ferror@plt+0x17f68>
  42cc88:	mov	w8, #0xffffffff            	// #-1
  42cc8c:	str	w8, [x19]
  42cc90:	ldr	x19, [sp, #16]
  42cc94:	ldp	x29, x30, [sp], #32
  42cc98:	ret
  42cc9c:	sub	sp, sp, #0x120
  42cca0:	stp	x29, x30, [sp, #256]
  42cca4:	add	x29, sp, #0x100
  42cca8:	mov	x9, #0xffffffffffffffc8    	// #-56
  42ccac:	mov	x10, sp
  42ccb0:	sub	x11, x29, #0x78
  42ccb4:	movk	x9, #0xff80, lsl #32
  42ccb8:	add	x12, x29, #0x20
  42ccbc:	add	x10, x10, #0x80
  42ccc0:	add	x11, x11, #0x38
  42ccc4:	stp	x10, x9, [x29, #-16]
  42ccc8:	stp	x12, x11, [x29, #-32]
  42cccc:	stp	x1, x2, [x29, #-120]
  42ccd0:	stp	x3, x4, [x29, #-104]
  42ccd4:	stp	x5, x6, [x29, #-88]
  42ccd8:	stur	x7, [x29, #-72]
  42ccdc:	stp	q0, q1, [sp]
  42cce0:	ldp	q0, q1, [x29, #-32]
  42cce4:	mov	x8, x0
  42cce8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42ccec:	add	x0, x0, #0xa7f
  42ccf0:	sub	x3, x29, #0x40
  42ccf4:	mov	w1, #0x10                  	// #16
  42ccf8:	mov	x2, x8
  42ccfc:	str	x28, [sp, #272]
  42cd00:	stp	q2, q3, [sp, #32]
  42cd04:	stp	q4, q5, [sp, #64]
  42cd08:	stp	q6, q7, [sp, #96]
  42cd0c:	stp	q0, q1, [x29, #-64]
  42cd10:	bl	412c74 <ferror@plt+0xec44>
  42cd14:	ldr	x28, [sp, #272]
  42cd18:	ldp	x29, x30, [sp, #256]
  42cd1c:	add	sp, sp, #0x120
  42cd20:	ret
  42cd24:	sub	sp, sp, #0x50
  42cd28:	stp	x29, x30, [sp, #32]
  42cd2c:	add	x29, sp, #0x20
  42cd30:	stp	x22, x21, [sp, #48]
  42cd34:	stp	x20, x19, [sp, #64]
  42cd38:	stur	xzr, [x29, #-8]
  42cd3c:	cbz	x0, 42cda0 <ferror@plt+0x28d70>
  42cd40:	mov	x21, x3
  42cd44:	mov	x19, x2
  42cd48:	mov	x20, x1
  42cd4c:	sub	x2, x29, #0x8
  42cd50:	mov	x1, xzr
  42cd54:	mov	x3, x4
  42cd58:	mov	x22, x4
  42cd5c:	bl	4196bc <ferror@plt+0x1568c>
  42cd60:	cbz	w0, 42cdbc <ferror@plt+0x28d8c>
  42cd64:	ldur	x1, [x29, #-8]
  42cd68:	mov	w3, #0x4                   	// #4
  42cd6c:	mov	x0, xzr
  42cd70:	mov	x2, xzr
  42cd74:	mov	x4, xzr
  42cd78:	mov	x5, xzr
  42cd7c:	mov	x6, x20
  42cd80:	mov	x7, x19
  42cd84:	stp	x21, x22, [sp]
  42cd88:	bl	42bf20 <ferror@plt+0x27ef0>
  42cd8c:	ldur	x8, [x29, #-8]
  42cd90:	mov	w19, w0
  42cd94:	mov	x0, x8
  42cd98:	bl	41d828 <ferror@plt+0x197f8>
  42cd9c:	b	42cdc0 <ferror@plt+0x28d90>
  42cda0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42cda4:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42cda8:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  42cdac:	add	x0, x0, #0xa7f
  42cdb0:	add	x1, x1, #0x970
  42cdb4:	add	x2, x2, #0x35c
  42cdb8:	bl	412a18 <ferror@plt+0xe9e8>
  42cdbc:	mov	w19, wzr
  42cdc0:	mov	w0, w19
  42cdc4:	ldp	x20, x19, [sp, #64]
  42cdc8:	ldp	x22, x21, [sp, #48]
  42cdcc:	ldp	x29, x30, [sp, #32]
  42cdd0:	add	sp, sp, #0x50
  42cdd4:	ret
  42cdd8:	stp	x29, x30, [sp, #-32]!
  42cddc:	mov	x29, sp
  42cde0:	str	x19, [sp, #16]
  42cde4:	str	xzr, [x29, #24]
  42cde8:	cbz	x0, 42ce3c <ferror@plt+0x28e0c>
  42cdec:	mov	x19, x1
  42cdf0:	add	x2, x29, #0x18
  42cdf4:	mov	x1, xzr
  42cdf8:	mov	x3, x19
  42cdfc:	bl	4196bc <ferror@plt+0x1568c>
  42ce00:	cbz	w0, 42ce58 <ferror@plt+0x28e28>
  42ce04:	ldr	x1, [x29, #24]
  42ce08:	mov	w3, #0x4                   	// #4
  42ce0c:	mov	x0, xzr
  42ce10:	mov	x2, xzr
  42ce14:	mov	x4, xzr
  42ce18:	mov	x5, xzr
  42ce1c:	mov	x6, xzr
  42ce20:	mov	x7, x19
  42ce24:	bl	42bdb0 <ferror@plt+0x27d80>
  42ce28:	ldr	x8, [x29, #24]
  42ce2c:	mov	w19, w0
  42ce30:	mov	x0, x8
  42ce34:	bl	41d828 <ferror@plt+0x197f8>
  42ce38:	b	42ce5c <ferror@plt+0x28e2c>
  42ce3c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42ce40:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42ce44:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  42ce48:	add	x0, x0, #0xa7f
  42ce4c:	add	x1, x1, #0x9c9
  42ce50:	add	x2, x2, #0x35c
  42ce54:	bl	412a18 <ferror@plt+0xe9e8>
  42ce58:	mov	w19, wzr
  42ce5c:	mov	w0, w19
  42ce60:	ldr	x19, [sp, #16]
  42ce64:	ldp	x29, x30, [sp], #32
  42ce68:	ret
  42ce6c:	stp	x29, x30, [sp, #-48]!
  42ce70:	stp	x22, x21, [sp, #16]
  42ce74:	stp	x20, x19, [sp, #32]
  42ce78:	mov	w21, w0
  42ce7c:	ands	w20, w0, #0x7f
  42ce80:	mov	x19, x1
  42ce84:	mov	x29, sp
  42ce88:	b.eq	42cec0 <ferror@plt+0x28e90>  // b.none
  42ce8c:	mov	w8, #0x1000000             	// #16777216
  42ce90:	add	w8, w8, w20, lsl #24
  42ce94:	mov	w9, #0x2000000             	// #33554432
  42ce98:	cmp	w8, w9
  42ce9c:	b.lt	42ceec <ferror@plt+0x28ebc>  // b.tstop
  42cea0:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  42cea4:	ldr	w1, [x21, #4060]
  42cea8:	cbz	w1, 42cf50 <ferror@plt+0x28f20>
  42ceac:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42ceb0:	add	x3, x3, #0xa2a
  42ceb4:	mov	w2, #0x13                  	// #19
  42ceb8:	mov	x0, x19
  42cebc:	b	42cee4 <ferror@plt+0x28eb4>
  42cec0:	ubfx	w20, w21, #8, #8
  42cec4:	cbz	w20, 42cf48 <ferror@plt+0x28f18>
  42cec8:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  42cecc:	ldr	w1, [x21, #4064]
  42ced0:	cbz	w1, 42cf80 <ferror@plt+0x28f50>
  42ced4:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42ced8:	add	x3, x3, #0xa07
  42cedc:	mov	x0, x19
  42cee0:	mov	w2, w20
  42cee4:	mov	x4, x20
  42cee8:	b	42cf18 <ferror@plt+0x28ee8>
  42ceec:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  42cef0:	ldr	w1, [x22, #4060]
  42cef4:	and	w20, w21, #0xff
  42cef8:	cbz	w1, 42cf68 <ferror@plt+0x28f38>
  42cefc:	cmp	w20, #0x7f
  42cf00:	b.ne	42cf30 <ferror@plt+0x28f00>  // b.any
  42cf04:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42cf08:	ubfx	w4, w21, #8, #8
  42cf0c:	add	x3, x3, #0xa4d
  42cf10:	mov	w2, #0x13                  	// #19
  42cf14:	mov	x0, x19
  42cf18:	bl	409050 <ferror@plt+0x5020>
  42cf1c:	mov	w0, wzr
  42cf20:	ldp	x20, x19, [sp, #32]
  42cf24:	ldp	x22, x21, [sp, #16]
  42cf28:	ldp	x29, x30, [sp], #48
  42cf2c:	ret
  42cf30:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42cf34:	add	x3, x3, #0xa71
  42cf38:	mov	w2, #0x13                  	// #19
  42cf3c:	mov	x0, x19
  42cf40:	bl	409050 <ferror@plt+0x5020>
  42cf44:	b	42cf1c <ferror@plt+0x28eec>
  42cf48:	mov	w0, #0x1                   	// #1
  42cf4c:	b	42cf20 <ferror@plt+0x28ef0>
  42cf50:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42cf54:	add	x0, x0, #0x50c
  42cf58:	bl	417590 <ferror@plt+0x13560>
  42cf5c:	mov	w1, w0
  42cf60:	str	w0, [x21, #4060]
  42cf64:	b	42ceac <ferror@plt+0x28e7c>
  42cf68:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42cf6c:	add	x0, x0, #0x50c
  42cf70:	bl	417590 <ferror@plt+0x13560>
  42cf74:	mov	w1, w0
  42cf78:	str	w0, [x22, #4060]
  42cf7c:	b	42cefc <ferror@plt+0x28ecc>
  42cf80:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42cf84:	add	x0, x0, #0x51f
  42cf88:	bl	417590 <ferror@plt+0x13560>
  42cf8c:	mov	w1, w0
  42cf90:	str	w0, [x21, #4064]
  42cf94:	b	42ced4 <ferror@plt+0x28ea4>
  42cf98:	ret
  42cf9c:	stp	x29, x30, [sp, #-48]!
  42cfa0:	stp	x22, x21, [sp, #16]
  42cfa4:	stp	x20, x19, [sp, #32]
  42cfa8:	mov	x29, sp
  42cfac:	mov	x19, x1
  42cfb0:	bl	403690 <pipe@plt>
  42cfb4:	tbnz	w0, #31, 42cfc0 <ferror@plt+0x28f90>
  42cfb8:	mov	w0, #0x1                   	// #1
  42cfbc:	b	42cffc <ferror@plt+0x28fcc>
  42cfc0:	bl	403f30 <__errno_location@plt>
  42cfc4:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  42cfc8:	ldr	w20, [x22, #4060]
  42cfcc:	ldr	w21, [x0]
  42cfd0:	cbz	w20, 42d00c <ferror@plt+0x28fdc>
  42cfd4:	mov	w0, w21
  42cfd8:	bl	41c680 <ferror@plt+0x18650>
  42cfdc:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42cfe0:	mov	x4, x0
  42cfe4:	add	x3, x3, #0xc11
  42cfe8:	mov	w2, #0x13                  	// #19
  42cfec:	mov	x0, x19
  42cff0:	mov	w1, w20
  42cff4:	bl	409050 <ferror@plt+0x5020>
  42cff8:	mov	w0, wzr
  42cffc:	ldp	x20, x19, [sp, #32]
  42d000:	ldp	x22, x21, [sp, #16]
  42d004:	ldp	x29, x30, [sp], #48
  42d008:	ret
  42d00c:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42d010:	add	x0, x0, #0x50c
  42d014:	bl	417590 <ferror@plt+0x13560>
  42d018:	mov	w20, w0
  42d01c:	str	w0, [x22, #4060]
  42d020:	b	42cfd4 <ferror@plt+0x28fa4>
  42d024:	stp	x29, x30, [sp, #-48]!
  42d028:	str	x21, [sp, #16]
  42d02c:	stp	x20, x19, [sp, #32]
  42d030:	mov	x19, x1
  42d034:	mov	w20, w0
  42d038:	mov	w21, #0x4                   	// #4
  42d03c:	mov	x29, sp
  42d040:	mov	w0, w20
  42d044:	mov	x1, x19
  42d048:	mov	x2, x21
  42d04c:	bl	403ac0 <write@plt>
  42d050:	tbnz	x0, #63, 42d060 <ferror@plt+0x29030>
  42d054:	sub	x21, x21, x0
  42d058:	add	x19, x19, x0
  42d05c:	b	42d070 <ferror@plt+0x29040>
  42d060:	bl	403f30 <__errno_location@plt>
  42d064:	ldr	w8, [x0]
  42d068:	cmp	w8, #0x4
  42d06c:	b.ne	42d074 <ferror@plt+0x29044>  // b.any
  42d070:	cbnz	x21, 42d040 <ferror@plt+0x29010>
  42d074:	ldp	x20, x19, [sp, #32]
  42d078:	ldr	x21, [sp, #16]
  42d07c:	ldp	x29, x30, [sp], #48
  42d080:	ret
  42d084:	stp	x29, x30, [sp, #-32]!
  42d088:	mov	x29, sp
  42d08c:	str	x19, [sp, #16]
  42d090:	mov	w19, w0
  42d094:	str	w1, [x29, #28]
  42d098:	bl	403f30 <__errno_location@plt>
  42d09c:	ldr	w8, [x0]
  42d0a0:	add	x1, x29, #0x1c
  42d0a4:	mov	w0, w19
  42d0a8:	str	w8, [x29, #24]
  42d0ac:	bl	42d024 <ferror@plt+0x28ff4>
  42d0b0:	add	x1, x29, #0x18
  42d0b4:	mov	w0, w19
  42d0b8:	bl	42d024 <ferror@plt+0x28ff4>
  42d0bc:	mov	w0, #0x1                   	// #1
  42d0c0:	bl	403520 <_exit@plt>
  42d0c4:	sub	sp, sp, #0x70
  42d0c8:	stp	x26, x25, [sp, #48]
  42d0cc:	stp	x24, x23, [sp, #64]
  42d0d0:	stp	x22, x21, [sp, #80]
  42d0d4:	stp	x20, x19, [sp, #96]
  42d0d8:	mov	w25, w7
  42d0dc:	mov	x20, x6
  42d0e0:	mov	x21, x5
  42d0e4:	mov	w22, w3
  42d0e8:	mov	w23, w2
  42d0ec:	mov	w24, w1
  42d0f0:	mov	w19, w0
  42d0f4:	stp	x29, x30, [sp, #16]
  42d0f8:	str	x27, [sp, #32]
  42d0fc:	add	x29, sp, #0x10
  42d100:	cbz	x4, 42d11c <ferror@plt+0x290ec>
  42d104:	mov	x0, x4
  42d108:	bl	403c20 <chdir@plt>
  42d10c:	tbz	w0, #31, 42d11c <ferror@plt+0x290ec>
  42d110:	mov	w0, w19
  42d114:	mov	w1, wzr
  42d118:	bl	42d084 <ferror@plt+0x29054>
  42d11c:	cbnz	w25, 42d180 <ferror@plt+0x29150>
  42d120:	tbnz	w19, #31, 42d1e8 <ferror@plt+0x291b8>
  42d124:	mov	w1, #0x2                   	// #2
  42d128:	mov	w2, #0x1                   	// #1
  42d12c:	mov	w0, w19
  42d130:	bl	403d40 <fcntl@plt>
  42d134:	tbz	w24, #31, 42d1ec <ferror@plt+0x291bc>
  42d138:	ldr	w8, [x29, #128]
  42d13c:	cbnz	w8, 42d2c4 <ferror@plt+0x29294>
  42d140:	adrp	x0, 43d000 <ferror@plt+0x38fd0>
  42d144:	add	x0, x0, #0xf02
  42d148:	mov	w1, wzr
  42d14c:	bl	403830 <open@plt>
  42d150:	cmn	w0, #0x1
  42d154:	b.ne	42d2a8 <ferror@plt+0x29278>  // b.any
  42d158:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42d15c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42d160:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42d164:	adrp	x4, 474000 <ferror@plt+0x6ffd0>
  42d168:	add	x0, x0, #0xa7f
  42d16c:	add	x1, x1, #0xc51
  42d170:	add	x3, x3, #0xc5a
  42d174:	add	x4, x4, #0xc62
  42d178:	mov	w2, #0x4a2                 	// #1186
  42d17c:	bl	421e64 <ferror@plt+0x1de34>
  42d180:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42d184:	add	x0, x0, #0xc83
  42d188:	bl	4036a0 <opendir@plt>
  42d18c:	cbnz	x0, 42d200 <ferror@plt+0x291d0>
  42d190:	mov	x1, sp
  42d194:	mov	w0, #0x7                   	// #7
  42d198:	bl	403da0 <getrlimit@plt>
  42d19c:	cbnz	w0, 42d1ac <ferror@plt+0x2917c>
  42d1a0:	ldr	x25, [sp, #8]
  42d1a4:	cmn	x25, #0x1
  42d1a8:	b.ne	42d1b8 <ferror@plt+0x29188>  // b.any
  42d1ac:	mov	w0, #0x4                   	// #4
  42d1b0:	bl	403e20 <sysconf@plt>
  42d1b4:	mov	x25, x0
  42d1b8:	cmp	w25, #0x1
  42d1bc:	b.lt	42d1e8 <ferror@plt+0x291b8>  // b.tstop
  42d1c0:	mov	w26, wzr
  42d1c4:	cmp	w26, #0x3
  42d1c8:	b.cc	42d1dc <ferror@plt+0x291ac>  // b.lo, b.ul, b.last
  42d1cc:	mov	w1, #0x2                   	// #2
  42d1d0:	mov	w2, #0x1                   	// #1
  42d1d4:	mov	w0, w26
  42d1d8:	bl	403d40 <fcntl@plt>
  42d1dc:	add	w26, w26, #0x1
  42d1e0:	cmp	w25, w26
  42d1e4:	b.ne	42d1c4 <ferror@plt+0x29194>  // b.any
  42d1e8:	tbnz	w24, #31, 42d138 <ferror@plt+0x29108>
  42d1ec:	mov	w0, w24
  42d1f0:	mov	w1, wzr
  42d1f4:	bl	42d4b0 <ferror@plt+0x29480>
  42d1f8:	tbz	w0, #31, 42d2b8 <ferror@plt+0x29288>
  42d1fc:	b	42d304 <ferror@plt+0x292d4>
  42d200:	mov	x25, x0
  42d204:	bl	4039f0 <readdir@plt>
  42d208:	cbz	x0, 42d298 <ferror@plt+0x29268>
  42d20c:	mov	x26, x0
  42d210:	str	xzr, [sp]
  42d214:	ldrb	w8, [x26, #19]!
  42d218:	cmp	w8, #0x2e
  42d21c:	b.eq	42d288 <ferror@plt+0x29258>  // b.none
  42d220:	bl	403f30 <__errno_location@plt>
  42d224:	mov	x27, x0
  42d228:	str	wzr, [x0]
  42d22c:	mov	x1, sp
  42d230:	mov	w2, #0xa                   	// #10
  42d234:	mov	x0, x26
  42d238:	bl	403be0 <strtol@plt>
  42d23c:	ldr	w8, [x27]
  42d240:	cbnz	w8, 42d288 <ferror@plt+0x29258>
  42d244:	ldr	x8, [sp]
  42d248:	cbz	x8, 42d288 <ferror@plt+0x29258>
  42d24c:	ldrb	w8, [x8]
  42d250:	cbnz	w8, 42d288 <ferror@plt+0x29258>
  42d254:	mov	x26, x0
  42d258:	cmp	x0, w26, sxtw
  42d25c:	b.ne	42d288 <ferror@plt+0x29258>  // b.any
  42d260:	mov	x0, x25
  42d264:	bl	403d80 <dirfd@plt>
  42d268:	cmp	w26, #0x3
  42d26c:	b.lt	42d288 <ferror@plt+0x29258>  // b.tstop
  42d270:	cmp	w0, w26
  42d274:	b.eq	42d288 <ferror@plt+0x29258>  // b.none
  42d278:	mov	w1, #0x2                   	// #2
  42d27c:	mov	w2, #0x1                   	// #1
  42d280:	mov	w0, w26
  42d284:	bl	403d40 <fcntl@plt>
  42d288:	mov	x0, x25
  42d28c:	bl	4039f0 <readdir@plt>
  42d290:	mov	x26, x0
  42d294:	cbnz	x0, 42d210 <ferror@plt+0x291e0>
  42d298:	mov	x0, x25
  42d29c:	bl	403a30 <closedir@plt>
  42d2a0:	tbz	w24, #31, 42d1ec <ferror@plt+0x291bc>
  42d2a4:	b	42d138 <ferror@plt+0x29108>
  42d2a8:	mov	w1, wzr
  42d2ac:	mov	w24, w0
  42d2b0:	bl	42d4b0 <ferror@plt+0x29480>
  42d2b4:	tbnz	w24, #31, 42d2c4 <ferror@plt+0x29294>
  42d2b8:	mov	w0, w24
  42d2bc:	mov	x1, xzr
  42d2c0:	bl	41bf98 <ferror@plt+0x17f68>
  42d2c4:	tbnz	w23, #31, 42d2e8 <ferror@plt+0x292b8>
  42d2c8:	mov	w1, #0x1                   	// #1
  42d2cc:	mov	w0, w23
  42d2d0:	bl	42d4b0 <ferror@plt+0x29480>
  42d2d4:	tbnz	w0, #31, 42d304 <ferror@plt+0x292d4>
  42d2d8:	mov	w0, w23
  42d2dc:	mov	x1, xzr
  42d2e0:	bl	41bf98 <ferror@plt+0x17f68>
  42d2e4:	b	42d2f0 <ferror@plt+0x292c0>
  42d2e8:	ldr	w8, [x29, #112]
  42d2ec:	cbnz	w8, 42d37c <ferror@plt+0x2934c>
  42d2f0:	tbnz	w22, #31, 42d30c <ferror@plt+0x292dc>
  42d2f4:	mov	w1, #0x2                   	// #2
  42d2f8:	mov	w0, w22
  42d2fc:	bl	42d4b0 <ferror@plt+0x29480>
  42d300:	tbz	w0, #31, 42d328 <ferror@plt+0x292f8>
  42d304:	mov	w1, #0x2                   	// #2
  42d308:	b	42d374 <ferror@plt+0x29344>
  42d30c:	ldr	w8, [x29, #120]
  42d310:	cbz	w8, 42d334 <ferror@plt+0x29304>
  42d314:	bl	42d500 <ferror@plt+0x294d0>
  42d318:	mov	w1, #0x2                   	// #2
  42d31c:	mov	w22, w0
  42d320:	bl	42d4b0 <ferror@plt+0x29480>
  42d324:	tbnz	w22, #31, 42d334 <ferror@plt+0x29304>
  42d328:	mov	w0, w22
  42d32c:	mov	x1, xzr
  42d330:	bl	41bf98 <ferror@plt+0x17f68>
  42d334:	ldr	w22, [x29, #104]
  42d338:	ldr	w23, [x29, #96]
  42d33c:	ldr	x8, [x29, #144]
  42d340:	ldr	w24, [x29, #136]
  42d344:	cbz	x8, 42d350 <ferror@plt+0x29320>
  42d348:	ldr	x0, [x29, #152]
  42d34c:	blr	x8
  42d350:	mov	x8, x21
  42d354:	ldr	x0, [x8], #8
  42d358:	cmp	w24, #0x0
  42d35c:	mov	x2, x20
  42d360:	mov	w3, w23
  42d364:	csel	x1, x21, x8, eq  // eq = none
  42d368:	mov	w4, w22
  42d36c:	bl	42d548 <ferror@plt+0x29518>
  42d370:	mov	w1, #0x1                   	// #1
  42d374:	mov	w0, w19
  42d378:	bl	42d084 <ferror@plt+0x29054>
  42d37c:	bl	42d500 <ferror@plt+0x294d0>
  42d380:	cmn	w0, #0x1
  42d384:	b.ne	42d3b0 <ferror@plt+0x29380>  // b.any
  42d388:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42d38c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42d390:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42d394:	adrp	x4, 474000 <ferror@plt+0x6ffd0>
  42d398:	add	x0, x0, #0xa7f
  42d39c:	add	x1, x1, #0xc51
  42d3a0:	add	x3, x3, #0xc5a
  42d3a4:	add	x4, x4, #0xc72
  42d3a8:	mov	w2, #0x4b5                 	// #1205
  42d3ac:	bl	421e64 <ferror@plt+0x1de34>
  42d3b0:	mov	w1, #0x1                   	// #1
  42d3b4:	mov	w23, w0
  42d3b8:	bl	42d4b0 <ferror@plt+0x29480>
  42d3bc:	tbz	w23, #31, 42d2d8 <ferror@plt+0x292a8>
  42d3c0:	b	42d2f0 <ferror@plt+0x292c0>
  42d3c4:	stp	x29, x30, [sp, #-96]!
  42d3c8:	str	x27, [sp, #16]
  42d3cc:	stp	x26, x25, [sp, #32]
  42d3d0:	stp	x22, x21, [sp, #64]
  42d3d4:	stp	x20, x19, [sp, #80]
  42d3d8:	mov	x19, x4
  42d3dc:	mov	x20, x3
  42d3e0:	mov	x21, x1
  42d3e4:	mov	w22, w0
  42d3e8:	mov	x26, xzr
  42d3ec:	sbfiz	x27, x2, #2, #32
  42d3f0:	stp	x24, x23, [sp, #48]
  42d3f4:	mov	x29, sp
  42d3f8:	cmp	x26, #0x7
  42d3fc:	b.hi	42d438 <ferror@plt+0x29408>  // b.pmore
  42d400:	add	x24, x21, x26
  42d404:	sub	x25, x27, x26
  42d408:	mov	w0, w22
  42d40c:	mov	x1, x24
  42d410:	mov	x2, x25
  42d414:	bl	403df0 <read@plt>
  42d418:	tbz	x0, #63, 42d430 <ferror@plt+0x29400>
  42d41c:	bl	403f30 <__errno_location@plt>
  42d420:	ldr	w23, [x0]
  42d424:	cmp	w23, #0x4
  42d428:	b.eq	42d408 <ferror@plt+0x293d8>  // b.none
  42d42c:	b	42d448 <ferror@plt+0x29418>
  42d430:	add	x26, x0, x26
  42d434:	cbnz	x0, 42d3f8 <ferror@plt+0x293c8>
  42d438:	lsr	x8, x26, #2
  42d43c:	mov	w0, #0x1                   	// #1
  42d440:	str	w8, [x20]
  42d444:	b	42d47c <ferror@plt+0x2944c>
  42d448:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  42d44c:	ldr	w20, [x21, #4060]
  42d450:	cbz	w20, 42d498 <ferror@plt+0x29468>
  42d454:	mov	w0, w23
  42d458:	bl	41c680 <ferror@plt+0x18650>
  42d45c:	adrp	x3, 474000 <ferror@plt+0x6ffd0>
  42d460:	mov	x4, x0
  42d464:	add	x3, x3, #0xc99
  42d468:	mov	w2, #0x13                  	// #19
  42d46c:	mov	x0, x19
  42d470:	mov	w1, w20
  42d474:	bl	409050 <ferror@plt+0x5020>
  42d478:	mov	w0, wzr
  42d47c:	ldp	x20, x19, [sp, #80]
  42d480:	ldp	x22, x21, [sp, #64]
  42d484:	ldp	x24, x23, [sp, #48]
  42d488:	ldp	x26, x25, [sp, #32]
  42d48c:	ldr	x27, [sp, #16]
  42d490:	ldp	x29, x30, [sp], #96
  42d494:	ret
  42d498:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42d49c:	add	x0, x0, #0x50c
  42d4a0:	bl	417590 <ferror@plt+0x13560>
  42d4a4:	mov	w20, w0
  42d4a8:	str	w0, [x21, #4060]
  42d4ac:	b	42d454 <ferror@plt+0x29424>
  42d4b0:	stp	x29, x30, [sp, #-48]!
  42d4b4:	stp	x20, x19, [sp, #32]
  42d4b8:	mov	w19, w1
  42d4bc:	mov	w20, w0
  42d4c0:	str	x21, [sp, #16]
  42d4c4:	mov	x29, sp
  42d4c8:	mov	w0, w20
  42d4cc:	mov	w1, w19
  42d4d0:	bl	403eb0 <dup2@plt>
  42d4d4:	mov	w21, w0
  42d4d8:	tbz	w0, #31, 42d4ec <ferror@plt+0x294bc>
  42d4dc:	bl	403f30 <__errno_location@plt>
  42d4e0:	ldr	w8, [x0]
  42d4e4:	cmp	w8, #0x4
  42d4e8:	b.eq	42d4c8 <ferror@plt+0x29498>  // b.none
  42d4ec:	mov	w0, w21
  42d4f0:	ldp	x20, x19, [sp, #32]
  42d4f4:	ldr	x21, [sp, #16]
  42d4f8:	ldp	x29, x30, [sp], #48
  42d4fc:	ret
  42d500:	stp	x29, x30, [sp, #-32]!
  42d504:	stp	x20, x19, [sp, #16]
  42d508:	adrp	x19, 43d000 <ferror@plt+0x38fd0>
  42d50c:	add	x19, x19, #0xf02
  42d510:	mov	x29, sp
  42d514:	mov	w1, #0x1                   	// #1
  42d518:	mov	x0, x19
  42d51c:	bl	403830 <open@plt>
  42d520:	mov	w20, w0
  42d524:	tbz	w0, #31, 42d538 <ferror@plt+0x29508>
  42d528:	bl	403f30 <__errno_location@plt>
  42d52c:	ldr	w8, [x0]
  42d530:	cmp	w8, #0x4
  42d534:	b.eq	42d514 <ferror@plt+0x294e4>  // b.none
  42d538:	mov	w0, w20
  42d53c:	ldp	x20, x19, [sp, #16]
  42d540:	ldp	x29, x30, [sp], #32
  42d544:	ret
  42d548:	stp	x29, x30, [sp, #-96]!
  42d54c:	stp	x28, x27, [sp, #16]
  42d550:	stp	x26, x25, [sp, #32]
  42d554:	stp	x24, x23, [sp, #48]
  42d558:	stp	x22, x21, [sp, #64]
  42d55c:	stp	x20, x19, [sp, #80]
  42d560:	ldrb	w8, [x0]
  42d564:	mov	x29, sp
  42d568:	cbz	w8, 42d5b0 <ferror@plt+0x29580>
  42d56c:	mov	w22, w4
  42d570:	mov	w21, w3
  42d574:	mov	x19, x2
  42d578:	mov	x24, x0
  42d57c:	mov	x20, x1
  42d580:	orr	w8, w4, w3
  42d584:	cbz	w8, 42d598 <ferror@plt+0x29568>
  42d588:	mov	w1, #0x2f                  	// #47
  42d58c:	mov	x0, x24
  42d590:	bl	403ce0 <strchr@plt>
  42d594:	cbz	x0, 42d618 <ferror@plt+0x295e8>
  42d598:	mov	x0, x24
  42d59c:	mov	x1, x20
  42d5a0:	cbz	x19, 42d5c0 <ferror@plt+0x29590>
  42d5a4:	mov	x2, x19
  42d5a8:	bl	403d00 <execve@plt>
  42d5ac:	b	42d5c4 <ferror@plt+0x29594>
  42d5b0:	bl	403f30 <__errno_location@plt>
  42d5b4:	mov	w8, #0x2                   	// #2
  42d5b8:	str	w8, [x0]
  42d5bc:	b	42d5fc <ferror@plt+0x295cc>
  42d5c0:	bl	4039c0 <execv@plt>
  42d5c4:	bl	403f30 <__errno_location@plt>
  42d5c8:	ldr	w8, [x0]
  42d5cc:	cmp	w8, #0x8
  42d5d0:	b.ne	42d5fc <ferror@plt+0x295cc>  // b.any
  42d5d4:	mov	x0, x24
  42d5d8:	mov	x1, x20
  42d5dc:	mov	x2, x19
  42d5e0:	ldp	x20, x19, [sp, #80]
  42d5e4:	ldp	x22, x21, [sp, #64]
  42d5e8:	ldp	x24, x23, [sp, #48]
  42d5ec:	ldp	x26, x25, [sp, #32]
  42d5f0:	ldp	x28, x27, [sp, #16]
  42d5f4:	ldp	x29, x30, [sp], #96
  42d5f8:	b	42d7a0 <ferror@plt+0x29770>
  42d5fc:	ldp	x20, x19, [sp, #80]
  42d600:	ldp	x22, x21, [sp, #64]
  42d604:	ldp	x24, x23, [sp, #48]
  42d608:	ldp	x26, x25, [sp, #32]
  42d60c:	ldp	x28, x27, [sp, #16]
  42d610:	ldp	x29, x30, [sp], #96
  42d614:	ret
  42d618:	cbz	w22, 42d634 <ferror@plt+0x29604>
  42d61c:	adrp	x1, 436000 <ferror@plt+0x31fd0>
  42d620:	add	x1, x1, #0x5ed
  42d624:	mov	x0, x19
  42d628:	bl	40880c <ferror@plt+0x47dc>
  42d62c:	cbnz	w21, 42d63c <ferror@plt+0x2960c>
  42d630:	b	42d64c <ferror@plt+0x2961c>
  42d634:	mov	x0, xzr
  42d638:	cbz	w21, 42d64c <ferror@plt+0x2961c>
  42d63c:	cbnz	x0, 42d64c <ferror@plt+0x2961c>
  42d640:	adrp	x0, 436000 <ferror@plt+0x31fd0>
  42d644:	add	x0, x0, #0x5ed
  42d648:	bl	408b00 <ferror@plt+0x4ad0>
  42d64c:	adrp	x8, 473000 <ferror@plt+0x6efd0>
  42d650:	add	x8, x8, #0xab6
  42d654:	cmp	x0, #0x0
  42d658:	csel	x21, x8, x0, eq  // eq = none
  42d65c:	mov	x0, x24
  42d660:	bl	403550 <strlen@plt>
  42d664:	mov	x22, x0
  42d668:	add	x25, x0, #0x1
  42d66c:	mov	x0, x21
  42d670:	bl	403550 <strlen@plt>
  42d674:	add	x8, x22, x0
  42d678:	mov	x23, x0
  42d67c:	add	x0, x8, #0x2
  42d680:	bl	411be4 <ferror@plt+0xdbb4>
  42d684:	add	x26, x0, x23
  42d688:	add	x23, x26, #0x1
  42d68c:	mov	x22, x0
  42d690:	mov	x0, x23
  42d694:	mov	x1, x24
  42d698:	mov	x2, x25
  42d69c:	bl	4034e0 <memcpy@plt>
  42d6a0:	mov	w27, wzr
  42d6a4:	mov	w8, #0x2f                  	// #47
  42d6a8:	strb	w8, [x26]
  42d6ac:	mov	x28, xzr
  42d6b0:	ldrb	w8, [x21, x28]
  42d6b4:	cbz	w8, 42d6c8 <ferror@plt+0x29698>
  42d6b8:	cmp	w8, #0x3a
  42d6bc:	b.eq	42d6c8 <ferror@plt+0x29698>  // b.none
  42d6c0:	add	x28, x28, #0x1
  42d6c4:	b	42d6b0 <ferror@plt+0x29680>
  42d6c8:	mov	x25, x23
  42d6cc:	cbz	x28, 42d6e8 <ferror@plt+0x296b8>
  42d6d0:	add	x8, x21, x28
  42d6d4:	sub	x2, x8, x21
  42d6d8:	sub	x25, x26, x2
  42d6dc:	mov	x0, x25
  42d6e0:	mov	x1, x21
  42d6e4:	bl	4034e0 <memcpy@plt>
  42d6e8:	mov	x0, x25
  42d6ec:	mov	x1, x20
  42d6f0:	cbz	x19, 42d700 <ferror@plt+0x296d0>
  42d6f4:	mov	x2, x19
  42d6f8:	bl	403d00 <execve@plt>
  42d6fc:	b	42d704 <ferror@plt+0x296d4>
  42d700:	bl	4039c0 <execv@plt>
  42d704:	bl	403f30 <__errno_location@plt>
  42d708:	ldr	w8, [x0]
  42d70c:	mov	x24, x0
  42d710:	cmp	w8, #0x8
  42d714:	b.ne	42d72c <ferror@plt+0x296fc>  // b.any
  42d718:	mov	x0, x25
  42d71c:	mov	x1, x20
  42d720:	mov	x2, x19
  42d724:	bl	42d7a0 <ferror@plt+0x29770>
  42d728:	ldr	w8, [x24]
  42d72c:	cmp	w8, #0x12
  42d730:	b.le	42d754 <ferror@plt+0x29724>
  42d734:	sub	w9, w8, #0x13
  42d738:	cmp	w9, #0x2
  42d73c:	b.cc	42d768 <ferror@plt+0x29738>  // b.lo, b.ul, b.last
  42d740:	cmp	w8, #0x6e
  42d744:	b.eq	42d768 <ferror@plt+0x29738>  // b.none
  42d748:	cmp	w8, #0x74
  42d74c:	b.eq	42d768 <ferror@plt+0x29738>  // b.none
  42d750:	b	42d780 <ferror@plt+0x29750>
  42d754:	cmp	w8, #0x2
  42d758:	b.eq	42d768 <ferror@plt+0x29738>  // b.none
  42d75c:	cmp	w8, #0xd
  42d760:	b.ne	42d780 <ferror@plt+0x29750>  // b.any
  42d764:	mov	w27, #0x1                   	// #1
  42d768:	add	x21, x21, x28
  42d76c:	ldrb	w8, [x21], #1
  42d770:	cbnz	w8, 42d6ac <ferror@plt+0x2967c>
  42d774:	cbz	w27, 42d780 <ferror@plt+0x29750>
  42d778:	mov	w8, #0xd                   	// #13
  42d77c:	str	w8, [x24]
  42d780:	mov	x0, x22
  42d784:	ldp	x20, x19, [sp, #80]
  42d788:	ldp	x22, x21, [sp, #64]
  42d78c:	ldp	x24, x23, [sp, #48]
  42d790:	ldp	x26, x25, [sp, #32]
  42d794:	ldp	x28, x27, [sp, #16]
  42d798:	ldp	x29, x30, [sp], #96
  42d79c:	b	411d58 <ferror@plt+0xdd28>
  42d7a0:	stp	x29, x30, [sp, #-64]!
  42d7a4:	str	x23, [sp, #16]
  42d7a8:	stp	x22, x21, [sp, #32]
  42d7ac:	stp	x20, x19, [sp, #48]
  42d7b0:	mov	x19, x2
  42d7b4:	mov	x21, x1
  42d7b8:	mov	x22, x0
  42d7bc:	mov	x23, #0xffffffffffffffff    	// #-1
  42d7c0:	mov	x8, x1
  42d7c4:	mov	x29, sp
  42d7c8:	ldr	x9, [x8], #8
  42d7cc:	add	x23, x23, #0x1
  42d7d0:	cbnz	x9, 42d7c8 <ferror@plt+0x29798>
  42d7d4:	add	w0, w23, #0x2
  42d7d8:	mov	w1, #0x8                   	// #8
  42d7dc:	bl	411ebc <ferror@plt+0xde8c>
  42d7e0:	mov	x20, x0
  42d7e4:	adrp	x0, 474000 <ferror@plt+0x6ffd0>
  42d7e8:	add	x0, x0, #0xc91
  42d7ec:	stp	x0, x22, [x20]
  42d7f0:	cbz	w23, 42d82c <ferror@plt+0x297fc>
  42d7f4:	and	x8, x23, #0xffffffff
  42d7f8:	sub	w9, w23, #0x1
  42d7fc:	cmp	w23, #0x0
  42d800:	lsl	x10, x8, #3
  42d804:	csel	x9, x9, xzr, gt
  42d808:	sub	x10, x10, x9, lsl #3
  42d80c:	lsl	x11, x9, #3
  42d810:	sub	x8, x8, x9
  42d814:	add	x9, x10, x20
  42d818:	add	x1, x21, x8, lsl #3
  42d81c:	add	x0, x9, #0x8
  42d820:	add	x2, x11, #0x8
  42d824:	bl	4034e0 <memcpy@plt>
  42d828:	ldr	x0, [x20]
  42d82c:	mov	x1, x20
  42d830:	cbz	x19, 42d840 <ferror@plt+0x29810>
  42d834:	mov	x2, x19
  42d838:	bl	403d00 <execve@plt>
  42d83c:	b	42d844 <ferror@plt+0x29814>
  42d840:	bl	4039c0 <execv@plt>
  42d844:	mov	x0, x20
  42d848:	ldp	x20, x19, [sp, #48]
  42d84c:	ldp	x22, x21, [sp, #32]
  42d850:	ldr	x23, [sp, #16]
  42d854:	ldp	x29, x30, [sp], #64
  42d858:	b	411d58 <ferror@plt+0xdd28>
  42d85c:	cbz	w2, 42d868 <ferror@plt+0x29838>
  42d860:	mov	w3, wzr
  42d864:	b	42d898 <ferror@plt+0x29868>
  42d868:	stp	x29, x30, [sp, #-16]!
  42d86c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42d870:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42d874:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42d878:	add	x0, x0, #0xa7f
  42d87c:	add	x1, x1, #0xcbd
  42d880:	add	x2, x2, #0xcec
  42d884:	mov	x29, sp
  42d888:	bl	412a18 <ferror@plt+0xe9e8>
  42d88c:	mov	x0, xzr
  42d890:	ldp	x29, x30, [sp], #16
  42d894:	ret
  42d898:	stp	x29, x30, [sp, #-64]!
  42d89c:	str	x23, [sp, #16]
  42d8a0:	stp	x22, x21, [sp, #32]
  42d8a4:	stp	x20, x19, [sp, #48]
  42d8a8:	mov	x29, sp
  42d8ac:	cbz	w2, 42d954 <ferror@plt+0x29924>
  42d8b0:	mov	w22, w0
  42d8b4:	mov	w0, #0x28                  	// #40
  42d8b8:	mov	w20, w3
  42d8bc:	mov	w23, w2
  42d8c0:	mov	w21, w1
  42d8c4:	bl	419ddc <ferror@plt+0x15dac>
  42d8c8:	ldrb	w8, [x0, #20]
  42d8cc:	cmp	w22, #0x0
  42d8d0:	mov	w9, #0x1                   	// #1
  42d8d4:	cset	w11, ne  // ne = any
  42d8d8:	cmp	w21, #0x0
  42d8dc:	str	w9, [x0, #24]
  42d8e0:	cset	w9, ne  // ne = any
  42d8e4:	bfi	w11, w9, #1, #1
  42d8e8:	and	w8, w8, #0xfc
  42d8ec:	mov	x19, x0
  42d8f0:	orr	w10, w20, w22
  42d8f4:	orr	w8, w11, w8
  42d8f8:	stp	xzr, xzr, [x0]
  42d8fc:	str	w23, [x0, #16]
  42d900:	strb	w8, [x0, #20]
  42d904:	str	xzr, [x0, #32]
  42d908:	cbz	w10, 42d93c <ferror@plt+0x2990c>
  42d90c:	mov	x0, x19
  42d910:	mov	w1, w20
  42d914:	bl	42d978 <ferror@plt+0x29948>
  42d918:	ldrb	w8, [x19, #20]
  42d91c:	tbz	w8, #0, 42d93c <ferror@plt+0x2990c>
  42d920:	ldr	w2, [x19, #16]
  42d924:	ldr	w8, [x19, #8]
  42d928:	ldr	x9, [x19]
  42d92c:	mov	w1, wzr
  42d930:	mul	w8, w8, w2
  42d934:	add	x0, x9, x8
  42d938:	bl	403900 <memset@plt>
  42d93c:	mov	x0, x19
  42d940:	ldp	x20, x19, [sp, #48]
  42d944:	ldp	x22, x21, [sp, #32]
  42d948:	ldr	x23, [sp, #16]
  42d94c:	ldp	x29, x30, [sp], #64
  42d950:	ret
  42d954:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42d958:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42d95c:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42d960:	add	x0, x0, #0xa7f
  42d964:	add	x1, x1, #0xcf9
  42d968:	add	x2, x2, #0xcec
  42d96c:	bl	412a18 <ferror@plt+0xe9e8>
  42d970:	mov	x19, xzr
  42d974:	b	42d93c <ferror@plt+0x2990c>
  42d978:	stp	x29, x30, [sp, #-32]!
  42d97c:	stp	x20, x19, [sp, #16]
  42d980:	ldp	w8, w11, [x0, #8]
  42d984:	ldrb	w9, [x0, #20]
  42d988:	ldr	w10, [x0, #16]
  42d98c:	mov	x29, sp
  42d990:	add	w8, w8, w1
  42d994:	and	w9, w9, #0x1
  42d998:	add	w8, w8, w9
  42d99c:	mul	w8, w8, w10
  42d9a0:	cmp	w8, w11
  42d9a4:	b.ls	42d9f8 <ferror@plt+0x299c8>  // b.plast
  42d9a8:	mov	x19, x0
  42d9ac:	mov	w10, #0x1                   	// #1
  42d9b0:	mov	w9, w10
  42d9b4:	cmp	w10, w8
  42d9b8:	b.cs	42d9c4 <ferror@plt+0x29994>  // b.hs, b.nlast
  42d9bc:	lsl	w10, w9, #1
  42d9c0:	cbnz	w9, 42d9b0 <ferror@plt+0x29980>
  42d9c4:	cmp	w9, #0x0
  42d9c8:	ldr	x0, [x19]
  42d9cc:	csel	w8, w8, w9, eq  // eq = none
  42d9d0:	cmp	w8, #0x10
  42d9d4:	mov	w9, #0x10                  	// #16
  42d9d8:	csel	w20, w8, w9, hi  // hi = pmore
  42d9dc:	mov	x1, x20
  42d9e0:	bl	411cf8 <ferror@plt+0xdcc8>
  42d9e4:	str	x0, [x19]
  42d9e8:	adrp	x8, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42d9ec:	ldr	w8, [x8, #12]
  42d9f0:	cbnz	w8, 42da04 <ferror@plt+0x299d4>
  42d9f4:	str	w20, [x19, #12]
  42d9f8:	ldp	x20, x19, [sp, #16]
  42d9fc:	ldp	x29, x30, [sp], #32
  42da00:	ret
  42da04:	ldr	w8, [x19, #12]
  42da08:	mov	w1, wzr
  42da0c:	add	x0, x0, x8
  42da10:	sub	w2, w20, w8
  42da14:	bl	403900 <memset@plt>
  42da18:	b	42d9f4 <ferror@plt+0x299c4>
  42da1c:	cbz	x0, 42da28 <ferror@plt+0x299f8>
  42da20:	str	x1, [x0, #32]
  42da24:	ret
  42da28:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42da2c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42da30:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  42da34:	add	x0, x0, #0xa7f
  42da38:	add	x1, x1, #0xd35
  42da3c:	add	x2, x2, #0xf5b
  42da40:	b	412a18 <ferror@plt+0xe9e8>
  42da44:	stp	x29, x30, [sp, #-32]!
  42da48:	str	x19, [sp, #16]
  42da4c:	mov	x19, x0
  42da50:	mov	x29, sp
  42da54:	cbz	x0, 42da7c <ferror@plt+0x29a4c>
  42da58:	add	x8, x19, #0x18
  42da5c:	ldaxr	w9, [x8]
  42da60:	add	w9, w9, #0x1
  42da64:	stlxr	w10, w9, [x8]
  42da68:	cbnz	w10, 42da5c <ferror@plt+0x29a2c>
  42da6c:	mov	x0, x19
  42da70:	ldr	x19, [sp, #16]
  42da74:	ldp	x29, x30, [sp], #32
  42da78:	ret
  42da7c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42da80:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42da84:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42da88:	add	x0, x0, #0xa7f
  42da8c:	add	x1, x1, #0xd6b
  42da90:	add	x2, x2, #0xd89
  42da94:	bl	412a18 <ferror@plt+0xe9e8>
  42da98:	b	42da6c <ferror@plt+0x29a3c>
  42da9c:	cbz	x0, 42dac4 <ferror@plt+0x29a94>
  42daa0:	add	x8, x0, #0x18
  42daa4:	ldaxr	w9, [x8]
  42daa8:	subs	w9, w9, #0x1
  42daac:	stlxr	w10, w9, [x8]
  42dab0:	cbnz	w10, 42daa4 <ferror@plt+0x29a74>
  42dab4:	b.ne	42dac0 <ferror@plt+0x29a90>  // b.any
  42dab8:	mov	w1, #0x1                   	// #1
  42dabc:	b	42dae0 <ferror@plt+0x29ab0>
  42dac0:	ret
  42dac4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42dac8:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42dacc:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42dad0:	add	x0, x0, #0xa7f
  42dad4:	add	x1, x1, #0xd8f
  42dad8:	add	x2, x2, #0xd89
  42dadc:	b	412a18 <ferror@plt+0xe9e8>
  42dae0:	stp	x29, x30, [sp, #-48]!
  42dae4:	stp	x20, x19, [sp, #32]
  42dae8:	mov	w20, w1
  42daec:	mov	x19, x0
  42daf0:	str	x21, [sp, #16]
  42daf4:	mov	x29, sp
  42daf8:	tbnz	w1, #0, 42db0c <ferror@plt+0x29adc>
  42dafc:	ldr	x21, [x19]
  42db00:	tbz	w20, #1, 42db6c <ferror@plt+0x29b3c>
  42db04:	stp	xzr, xzr, [x19]
  42db08:	b	42db78 <ferror@plt+0x29b48>
  42db0c:	ldr	x8, [x19, #32]
  42db10:	cbz	x8, 42db5c <ferror@plt+0x29b2c>
  42db14:	ldr	w9, [x19, #8]
  42db18:	cbz	w9, 42db5c <ferror@plt+0x29b2c>
  42db1c:	ldr	x0, [x19]
  42db20:	blr	x8
  42db24:	ldr	w8, [x19, #8]
  42db28:	cmp	w8, #0x2
  42db2c:	b.cc	42db5c <ferror@plt+0x29b2c>  // b.lo, b.ul, b.last
  42db30:	mov	w21, #0x1                   	// #1
  42db34:	ldr	w8, [x19, #16]
  42db38:	ldr	x9, [x19]
  42db3c:	ldr	x10, [x19, #32]
  42db40:	mul	w8, w8, w21
  42db44:	add	x0, x9, x8
  42db48:	blr	x10
  42db4c:	ldr	w8, [x19, #8]
  42db50:	add	w21, w21, #0x1
  42db54:	cmp	w21, w8
  42db58:	b.cc	42db34 <ferror@plt+0x29b04>  // b.lo, b.ul, b.last
  42db5c:	ldr	x0, [x19]
  42db60:	bl	411d58 <ferror@plt+0xdd28>
  42db64:	mov	x21, xzr
  42db68:	tbnz	w20, #1, 42db04 <ferror@plt+0x29ad4>
  42db6c:	mov	w0, #0x28                  	// #40
  42db70:	mov	x1, x19
  42db74:	bl	41a7a0 <ferror@plt+0x16770>
  42db78:	mov	x0, x21
  42db7c:	ldp	x20, x19, [sp, #32]
  42db80:	ldr	x21, [sp, #16]
  42db84:	ldp	x29, x30, [sp], #48
  42db88:	ret
  42db8c:	stp	x29, x30, [sp, #-16]!
  42db90:	mov	x29, sp
  42db94:	cbz	x0, 42dba4 <ferror@plt+0x29b74>
  42db98:	ldr	w0, [x0, #16]
  42db9c:	ldp	x29, x30, [sp], #16
  42dba0:	ret
  42dba4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42dba8:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42dbac:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42dbb0:	add	x0, x0, #0xa7f
  42dbb4:	add	x1, x1, #0xdac
  42dbb8:	add	x2, x2, #0xd89
  42dbbc:	bl	412a18 <ferror@plt+0xe9e8>
  42dbc0:	mov	w0, wzr
  42dbc4:	b	42db9c <ferror@plt+0x29b6c>
  42dbc8:	stp	x29, x30, [sp, #-16]!
  42dbcc:	mov	x29, sp
  42dbd0:	cbz	x0, 42dc00 <ferror@plt+0x29bd0>
  42dbd4:	cmp	w1, #0x0
  42dbd8:	cset	w8, ne  // ne = any
  42dbdc:	add	x9, x0, #0x18
  42dbe0:	ldaxr	w10, [x9]
  42dbe4:	subs	w10, w10, #0x1
  42dbe8:	stlxr	w11, w10, [x9]
  42dbec:	cbnz	w11, 42dbe0 <ferror@plt+0x29bb0>
  42dbf0:	orr	w9, w8, #0x2
  42dbf4:	csel	w1, w8, w9, eq  // eq = none
  42dbf8:	ldp	x29, x30, [sp], #16
  42dbfc:	b	42dae0 <ferror@plt+0x29ab0>
  42dc00:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42dc04:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42dc08:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42dc0c:	add	x0, x0, #0xa7f
  42dc10:	add	x1, x1, #0xdd5
  42dc14:	add	x2, x2, #0xd89
  42dc18:	bl	412a18 <ferror@plt+0xe9e8>
  42dc1c:	mov	x0, xzr
  42dc20:	ldp	x29, x30, [sp], #16
  42dc24:	ret
  42dc28:	stp	x29, x30, [sp, #-48]!
  42dc2c:	stp	x20, x19, [sp, #32]
  42dc30:	mov	x19, x0
  42dc34:	str	x21, [sp, #16]
  42dc38:	mov	x29, sp
  42dc3c:	cbz	x0, 42dcb4 <ferror@plt+0x29c84>
  42dc40:	mov	x21, x1
  42dc44:	mov	x0, x19
  42dc48:	mov	w1, w2
  42dc4c:	mov	w20, w2
  42dc50:	bl	42d978 <ferror@plt+0x29948>
  42dc54:	ldr	w8, [x19, #16]
  42dc58:	ldr	w9, [x19, #8]
  42dc5c:	ldr	x10, [x19]
  42dc60:	mov	x1, x21
  42dc64:	mul	w2, w8, w20
  42dc68:	mul	w9, w9, w8
  42dc6c:	add	x0, x10, x9
  42dc70:	bl	4034e0 <memcpy@plt>
  42dc74:	ldr	w8, [x19, #8]
  42dc78:	ldrb	w9, [x19, #20]
  42dc7c:	add	w8, w8, w20
  42dc80:	str	w8, [x19, #8]
  42dc84:	tbz	w9, #0, 42dca0 <ferror@plt+0x29c70>
  42dc88:	ldr	w2, [x19, #16]
  42dc8c:	ldr	x9, [x19]
  42dc90:	mov	w1, wzr
  42dc94:	mul	w8, w2, w8
  42dc98:	add	x0, x9, x8
  42dc9c:	bl	403900 <memset@plt>
  42dca0:	mov	x0, x19
  42dca4:	ldp	x20, x19, [sp, #32]
  42dca8:	ldr	x21, [sp, #16]
  42dcac:	ldp	x29, x30, [sp], #48
  42dcb0:	ret
  42dcb4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42dcb8:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42dcbc:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42dcc0:	add	x0, x0, #0xa7f
  42dcc4:	add	x1, x1, #0xdfd
  42dcc8:	add	x2, x2, #0xd89
  42dccc:	bl	412a18 <ferror@plt+0xe9e8>
  42dcd0:	b	42dca0 <ferror@plt+0x29c70>
  42dcd4:	stp	x29, x30, [sp, #-48]!
  42dcd8:	stp	x20, x19, [sp, #32]
  42dcdc:	mov	x19, x0
  42dce0:	str	x21, [sp, #16]
  42dce4:	mov	x29, sp
  42dce8:	cbz	x0, 42dd70 <ferror@plt+0x29d40>
  42dcec:	mov	x21, x1
  42dcf0:	mov	x0, x19
  42dcf4:	mov	w1, w2
  42dcf8:	mov	w20, w2
  42dcfc:	bl	42d978 <ferror@plt+0x29948>
  42dd00:	ldr	w8, [x19, #16]
  42dd04:	ldr	x1, [x19]
  42dd08:	ldr	w9, [x19, #8]
  42dd0c:	mul	w10, w8, w20
  42dd10:	add	x0, x1, x10
  42dd14:	mul	w2, w9, w8
  42dd18:	bl	403500 <memmove@plt>
  42dd1c:	ldr	w8, [x19, #16]
  42dd20:	ldr	x0, [x19]
  42dd24:	mov	x1, x21
  42dd28:	mul	w2, w8, w20
  42dd2c:	bl	4034e0 <memcpy@plt>
  42dd30:	ldr	w8, [x19, #8]
  42dd34:	ldrb	w9, [x19, #20]
  42dd38:	add	w8, w8, w20
  42dd3c:	str	w8, [x19, #8]
  42dd40:	tbz	w9, #0, 42dd5c <ferror@plt+0x29d2c>
  42dd44:	ldr	w2, [x19, #16]
  42dd48:	ldr	x9, [x19]
  42dd4c:	mov	w1, wzr
  42dd50:	mul	w8, w2, w8
  42dd54:	add	x0, x9, x8
  42dd58:	bl	403900 <memset@plt>
  42dd5c:	mov	x0, x19
  42dd60:	ldp	x20, x19, [sp, #32]
  42dd64:	ldr	x21, [sp, #16]
  42dd68:	ldp	x29, x30, [sp], #48
  42dd6c:	ret
  42dd70:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42dd74:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42dd78:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42dd7c:	add	x0, x0, #0xa7f
  42dd80:	add	x1, x1, #0xe39
  42dd84:	add	x2, x2, #0xd89
  42dd88:	bl	412a18 <ferror@plt+0xe9e8>
  42dd8c:	b	42dd5c <ferror@plt+0x29d2c>
  42dd90:	stp	x29, x30, [sp, #-48]!
  42dd94:	stp	x20, x19, [sp, #32]
  42dd98:	mov	x19, x0
  42dd9c:	stp	x22, x21, [sp, #16]
  42dda0:	mov	x29, sp
  42dda4:	cbz	x0, 42de48 <ferror@plt+0x29e18>
  42dda8:	mov	w22, w1
  42ddac:	mov	x0, x19
  42ddb0:	mov	w1, w3
  42ddb4:	mov	w20, w3
  42ddb8:	mov	x21, x2
  42ddbc:	bl	42d978 <ferror@plt+0x29948>
  42ddc0:	ldr	w8, [x19, #16]
  42ddc4:	ldr	w10, [x19, #8]
  42ddc8:	ldr	x9, [x19]
  42ddcc:	add	w11, w20, w22
  42ddd0:	mul	w11, w8, w11
  42ddd4:	mul	w12, w8, w22
  42ddd8:	sub	w10, w10, w22
  42dddc:	add	x0, x9, x11
  42dde0:	add	x1, x9, x12
  42dde4:	mul	w2, w10, w8
  42dde8:	bl	403500 <memmove@plt>
  42ddec:	ldr	w8, [x19, #16]
  42ddf0:	ldr	x9, [x19]
  42ddf4:	mov	x1, x21
  42ddf8:	mul	w10, w8, w22
  42ddfc:	add	x0, x9, x10
  42de00:	mul	w2, w8, w20
  42de04:	bl	4034e0 <memcpy@plt>
  42de08:	ldr	w8, [x19, #8]
  42de0c:	ldrb	w9, [x19, #20]
  42de10:	add	w8, w8, w20
  42de14:	str	w8, [x19, #8]
  42de18:	tbz	w9, #0, 42de34 <ferror@plt+0x29e04>
  42de1c:	ldr	w2, [x19, #16]
  42de20:	ldr	x9, [x19]
  42de24:	mov	w1, wzr
  42de28:	mul	w8, w2, w8
  42de2c:	add	x0, x9, x8
  42de30:	bl	403900 <memset@plt>
  42de34:	mov	x0, x19
  42de38:	ldp	x20, x19, [sp, #32]
  42de3c:	ldp	x22, x21, [sp, #16]
  42de40:	ldp	x29, x30, [sp], #48
  42de44:	ret
  42de48:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42de4c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42de50:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42de54:	add	x0, x0, #0xa7f
  42de58:	add	x1, x1, #0xe76
  42de5c:	add	x2, x2, #0xd89
  42de60:	bl	412a18 <ferror@plt+0xe9e8>
  42de64:	b	42de34 <ferror@plt+0x29e04>
  42de68:	stp	x29, x30, [sp, #-32]!
  42de6c:	stp	x20, x19, [sp, #16]
  42de70:	mov	x19, x0
  42de74:	mov	x29, sp
  42de78:	cbz	x0, 42df0c <ferror@plt+0x29edc>
  42de7c:	ldr	w8, [x19, #8]
  42de80:	mov	w20, w1
  42de84:	subs	w2, w8, w1
  42de88:	b.cs	42dec8 <ferror@plt+0x29e98>  // b.hs, b.nlast
  42de8c:	sub	w1, w20, w8
  42de90:	mov	x0, x19
  42de94:	bl	42d978 <ferror@plt+0x29948>
  42de98:	ldrb	w8, [x19, #20]
  42de9c:	tbz	w8, #1, 42ded8 <ferror@plt+0x29ea8>
  42dea0:	ldr	w8, [x19, #16]
  42dea4:	ldr	w9, [x19, #8]
  42dea8:	ldr	x10, [x19]
  42deac:	mov	w1, wzr
  42deb0:	mul	w11, w9, w8
  42deb4:	sub	w9, w20, w9
  42deb8:	add	x0, x10, x11
  42debc:	mul	w2, w9, w8
  42dec0:	bl	403900 <memset@plt>
  42dec4:	b	42ded8 <ferror@plt+0x29ea8>
  42dec8:	b.ls	42ded8 <ferror@plt+0x29ea8>  // b.plast
  42decc:	mov	x0, x19
  42ded0:	mov	w1, w20
  42ded4:	bl	42df2c <ferror@plt+0x29efc>
  42ded8:	ldrb	w8, [x19, #20]
  42dedc:	str	w20, [x19, #8]
  42dee0:	tbz	w8, #0, 42defc <ferror@plt+0x29ecc>
  42dee4:	ldr	w2, [x19, #16]
  42dee8:	ldr	x8, [x19]
  42deec:	mov	w1, wzr
  42def0:	mul	w9, w2, w20
  42def4:	add	x0, x8, x9
  42def8:	bl	403900 <memset@plt>
  42defc:	mov	x0, x19
  42df00:	ldp	x20, x19, [sp, #16]
  42df04:	ldp	x29, x30, [sp], #32
  42df08:	ret
  42df0c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42df10:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42df14:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42df18:	add	x0, x0, #0xa7f
  42df1c:	add	x1, x1, #0xeb9
  42df20:	add	x2, x2, #0xd89
  42df24:	bl	412a18 <ferror@plt+0xe9e8>
  42df28:	b	42defc <ferror@plt+0x29ecc>
  42df2c:	stp	x29, x30, [sp, #-64]!
  42df30:	stp	x20, x19, [sp, #48]
  42df34:	mov	x19, x0
  42df38:	stp	x24, x23, [sp, #16]
  42df3c:	stp	x22, x21, [sp, #32]
  42df40:	mov	x29, sp
  42df44:	cbz	x0, 42e034 <ferror@plt+0x2a004>
  42df48:	ldr	w8, [x19, #8]
  42df4c:	mov	w21, w1
  42df50:	cmp	w8, w1
  42df54:	b.ls	42e054 <ferror@plt+0x2a024>  // b.plast
  42df58:	add	w22, w2, w21
  42df5c:	mov	w20, w2
  42df60:	cmp	w22, w8
  42df64:	b.hi	42e070 <ferror@plt+0x2a040>  // b.pmore
  42df68:	ldr	x9, [x19, #32]
  42df6c:	cbz	x9, 42dfbc <ferror@plt+0x29f8c>
  42df70:	cbz	w20, 42dfbc <ferror@plt+0x29f8c>
  42df74:	ldr	w8, [x19, #16]
  42df78:	ldr	x10, [x19]
  42df7c:	mul	w8, w8, w21
  42df80:	add	x0, x10, x8
  42df84:	blr	x9
  42df88:	subs	w23, w20, #0x1
  42df8c:	b.eq	42dfb8 <ferror@plt+0x29f88>  // b.none
  42df90:	add	w24, w21, #0x1
  42df94:	ldr	w8, [x19, #16]
  42df98:	ldr	x9, [x19]
  42df9c:	ldr	x10, [x19, #32]
  42dfa0:	mul	w8, w8, w24
  42dfa4:	add	x0, x9, x8
  42dfa8:	blr	x10
  42dfac:	subs	w23, w23, #0x1
  42dfb0:	add	w24, w24, #0x1
  42dfb4:	b.ne	42df94 <ferror@plt+0x29f64>  // b.any
  42dfb8:	ldr	w8, [x19, #8]
  42dfbc:	subs	w8, w8, w22
  42dfc0:	b.eq	42dfe8 <ferror@plt+0x29fb8>  // b.none
  42dfc4:	ldr	w9, [x19, #16]
  42dfc8:	ldr	x10, [x19]
  42dfcc:	mul	w11, w9, w21
  42dfd0:	mul	w12, w9, w22
  42dfd4:	add	x0, x10, x11
  42dfd8:	add	x1, x10, x12
  42dfdc:	mul	w2, w9, w8
  42dfe0:	bl	403500 <memmove@plt>
  42dfe4:	ldr	w22, [x19, #8]
  42dfe8:	sub	w8, w22, w20
  42dfec:	str	w8, [x19, #8]
  42dff0:	adrp	x9, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42dff4:	ldr	w9, [x9, #12]
  42dff8:	cbnz	w9, 42e094 <ferror@plt+0x2a064>
  42dffc:	ldrb	w9, [x19, #20]
  42e000:	tbz	w9, #0, 42e01c <ferror@plt+0x29fec>
  42e004:	ldr	w2, [x19, #16]
  42e008:	ldr	x9, [x19]
  42e00c:	mul	w8, w2, w8
  42e010:	add	x0, x9, x8
  42e014:	mov	w1, wzr
  42e018:	bl	403900 <memset@plt>
  42e01c:	mov	x0, x19
  42e020:	ldp	x20, x19, [sp, #48]
  42e024:	ldp	x22, x21, [sp, #32]
  42e028:	ldp	x24, x23, [sp, #16]
  42e02c:	ldp	x29, x30, [sp], #64
  42e030:	ret
  42e034:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e038:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42e03c:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e040:	add	x0, x0, #0xa7f
  42e044:	add	x1, x1, #0xf58
  42e048:	add	x2, x2, #0xd89
  42e04c:	bl	412a18 <ferror@plt+0xe9e8>
  42e050:	b	42e01c <ferror@plt+0x29fec>
  42e054:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e058:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42e05c:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e060:	add	x0, x0, #0xa7f
  42e064:	add	x1, x1, #0xf58
  42e068:	add	x2, x2, #0xf11
  42e06c:	b	42e088 <ferror@plt+0x2a058>
  42e070:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e074:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42e078:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e07c:	add	x0, x0, #0xa7f
  42e080:	add	x1, x1, #0xf58
  42e084:	add	x2, x2, #0xf8d
  42e088:	bl	412a18 <ferror@plt+0xe9e8>
  42e08c:	mov	x19, xzr
  42e090:	b	42e01c <ferror@plt+0x29fec>
  42e094:	ldr	w9, [x19, #16]
  42e098:	ldr	x10, [x19]
  42e09c:	mul	w8, w9, w8
  42e0a0:	add	x0, x10, x8
  42e0a4:	mul	w2, w9, w20
  42e0a8:	b	42e014 <ferror@plt+0x29fe4>
  42e0ac:	stp	x29, x30, [sp, #-32]!
  42e0b0:	stp	x20, x19, [sp, #16]
  42e0b4:	mov	x19, x0
  42e0b8:	mov	x29, sp
  42e0bc:	cbz	x0, 42e170 <ferror@plt+0x2a140>
  42e0c0:	ldr	w8, [x19, #8]
  42e0c4:	mov	w20, w1
  42e0c8:	cmp	w8, w1
  42e0cc:	b.ls	42e190 <ferror@plt+0x2a160>  // b.plast
  42e0d0:	ldr	x9, [x19, #32]
  42e0d4:	cbz	x9, 42e0f0 <ferror@plt+0x2a0c0>
  42e0d8:	ldr	w8, [x19, #16]
  42e0dc:	ldr	x10, [x19]
  42e0e0:	mul	w8, w8, w20
  42e0e4:	add	x0, x10, x8
  42e0e8:	blr	x9
  42e0ec:	ldr	w8, [x19, #8]
  42e0f0:	sub	w9, w8, #0x1
  42e0f4:	cmp	w9, w20
  42e0f8:	b.eq	42e130 <ferror@plt+0x2a100>  // b.none
  42e0fc:	ldr	w10, [x19, #16]
  42e100:	ldr	x9, [x19]
  42e104:	add	w11, w20, #0x1
  42e108:	mvn	w12, w20
  42e10c:	add	w8, w8, w12
  42e110:	mul	w12, w10, w20
  42e114:	mul	w11, w10, w11
  42e118:	add	x0, x9, x12
  42e11c:	add	x1, x9, x11
  42e120:	mul	w2, w10, w8
  42e124:	bl	403500 <memmove@plt>
  42e128:	ldr	w8, [x19, #8]
  42e12c:	sub	w9, w8, #0x1
  42e130:	str	w9, [x19, #8]
  42e134:	adrp	x8, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42e138:	ldr	w8, [x8, #12]
  42e13c:	cbnz	w8, 42e148 <ferror@plt+0x2a118>
  42e140:	ldrb	w8, [x19, #20]
  42e144:	tbz	w8, #0, 42e160 <ferror@plt+0x2a130>
  42e148:	ldr	w2, [x19, #16]
  42e14c:	ldr	x8, [x19]
  42e150:	mov	w1, wzr
  42e154:	mul	w9, w2, w9
  42e158:	add	x0, x8, x9
  42e15c:	bl	403900 <memset@plt>
  42e160:	mov	x0, x19
  42e164:	ldp	x20, x19, [sp, #16]
  42e168:	ldp	x29, x30, [sp], #32
  42e16c:	ret
  42e170:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e174:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42e178:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e17c:	add	x0, x0, #0xa7f
  42e180:	add	x1, x1, #0xee3
  42e184:	add	x2, x2, #0xd89
  42e188:	bl	412a18 <ferror@plt+0xe9e8>
  42e18c:	b	42e160 <ferror@plt+0x2a130>
  42e190:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e194:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42e198:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e19c:	add	x0, x0, #0xa7f
  42e1a0:	add	x1, x1, #0xee3
  42e1a4:	add	x2, x2, #0xf11
  42e1a8:	bl	412a18 <ferror@plt+0xe9e8>
  42e1ac:	mov	x19, xzr
  42e1b0:	b	42e160 <ferror@plt+0x2a130>
  42e1b4:	stp	x29, x30, [sp, #-32]!
  42e1b8:	stp	x20, x19, [sp, #16]
  42e1bc:	mov	x19, x0
  42e1c0:	mov	x29, sp
  42e1c4:	cbz	x0, 42e268 <ferror@plt+0x2a238>
  42e1c8:	ldr	w8, [x19, #8]
  42e1cc:	mov	w20, w1
  42e1d0:	cmp	w8, w1
  42e1d4:	b.ls	42e288 <ferror@plt+0x2a258>  // b.plast
  42e1d8:	ldr	x9, [x19, #32]
  42e1dc:	cbz	x9, 42e1f8 <ferror@plt+0x2a1c8>
  42e1e0:	ldr	w8, [x19, #16]
  42e1e4:	ldr	x10, [x19]
  42e1e8:	mul	w8, w8, w20
  42e1ec:	add	x0, x10, x8
  42e1f0:	blr	x9
  42e1f4:	ldr	w8, [x19, #8]
  42e1f8:	sub	w8, w8, #0x1
  42e1fc:	cmp	w8, w20
  42e200:	b.eq	42e228 <ferror@plt+0x2a1f8>  // b.none
  42e204:	ldr	w2, [x19, #16]
  42e208:	ldr	x9, [x19]
  42e20c:	mul	w10, w2, w20
  42e210:	mul	w8, w2, w8
  42e214:	add	x0, x9, x10
  42e218:	add	x1, x9, x8
  42e21c:	bl	4034e0 <memcpy@plt>
  42e220:	ldr	w8, [x19, #8]
  42e224:	sub	w8, w8, #0x1
  42e228:	str	w8, [x19, #8]
  42e22c:	adrp	x9, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42e230:	ldr	w9, [x9, #12]
  42e234:	cbnz	w9, 42e240 <ferror@plt+0x2a210>
  42e238:	ldrb	w9, [x19, #20]
  42e23c:	tbz	w9, #0, 42e258 <ferror@plt+0x2a228>
  42e240:	ldr	w2, [x19, #16]
  42e244:	ldr	x9, [x19]
  42e248:	mov	w1, wzr
  42e24c:	mul	w8, w2, w8
  42e250:	add	x0, x9, x8
  42e254:	bl	403900 <memset@plt>
  42e258:	mov	x0, x19
  42e25c:	ldp	x20, x19, [sp, #16]
  42e260:	ldp	x29, x30, [sp], #32
  42e264:	ret
  42e268:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e26c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42e270:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e274:	add	x0, x0, #0xa7f
  42e278:	add	x1, x1, #0xf25
  42e27c:	add	x2, x2, #0xd89
  42e280:	bl	412a18 <ferror@plt+0xe9e8>
  42e284:	b	42e258 <ferror@plt+0x2a228>
  42e288:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e28c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42e290:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e294:	add	x0, x0, #0xa7f
  42e298:	add	x1, x1, #0xf25
  42e29c:	add	x2, x2, #0xf11
  42e2a0:	bl	412a18 <ferror@plt+0xe9e8>
  42e2a4:	mov	x19, xzr
  42e2a8:	b	42e258 <ferror@plt+0x2a228>
  42e2ac:	cbz	x0, 42e2cc <ferror@plt+0x2a29c>
  42e2b0:	ldr	x8, [x0]
  42e2b4:	mov	x3, x1
  42e2b8:	ldr	w1, [x0, #8]
  42e2bc:	ldr	w2, [x0, #16]
  42e2c0:	mov	x0, x8
  42e2c4:	mov	x4, xzr
  42e2c8:	b	434b90 <ferror@plt+0x30b60>
  42e2cc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e2d0:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42e2d4:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  42e2d8:	add	x0, x0, #0xa7f
  42e2dc:	add	x1, x1, #0xfab
  42e2e0:	add	x2, x2, #0xf5b
  42e2e4:	b	412a18 <ferror@plt+0xe9e8>
  42e2e8:	cbz	x0, 42e308 <ferror@plt+0x2a2d8>
  42e2ec:	ldr	x8, [x0]
  42e2f0:	mov	x4, x2
  42e2f4:	mov	x3, x1
  42e2f8:	ldr	w1, [x0, #8]
  42e2fc:	ldr	w2, [x0, #16]
  42e300:	mov	x0, x8
  42e304:	b	434b90 <ferror@plt+0x30b60>
  42e308:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e30c:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42e310:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  42e314:	add	x0, x0, #0xa7f
  42e318:	add	x1, x1, #0xfd5
  42e31c:	add	x2, x2, #0xf5b
  42e320:	b	412a18 <ferror@plt+0xe9e8>
  42e324:	stp	x29, x30, [sp, #-16]!
  42e328:	mov	w0, #0x20                  	// #32
  42e32c:	mov	x29, sp
  42e330:	bl	419ddc <ferror@plt+0x15dac>
  42e334:	mov	w8, #0x1                   	// #1
  42e338:	stp	xzr, xzr, [x0]
  42e33c:	str	w8, [x0, #16]
  42e340:	str	xzr, [x0, #24]
  42e344:	ldp	x29, x30, [sp], #16
  42e348:	ret
  42e34c:	stp	x29, x30, [sp, #-32]!
  42e350:	stp	x20, x19, [sp, #16]
  42e354:	mov	w19, w0
  42e358:	mov	w0, #0x20                  	// #32
  42e35c:	mov	x29, sp
  42e360:	bl	419ddc <ferror@plt+0x15dac>
  42e364:	mov	x20, x0
  42e368:	mov	w8, #0x1                   	// #1
  42e36c:	stp	xzr, xzr, [x0]
  42e370:	str	w8, [x0, #16]
  42e374:	str	xzr, [x0, #24]
  42e378:	cbz	w19, 42e388 <ferror@plt+0x2a358>
  42e37c:	mov	x0, x20
  42e380:	mov	w1, w19
  42e384:	bl	42e398 <ferror@plt+0x2a368>
  42e388:	mov	x0, x20
  42e38c:	ldp	x20, x19, [sp, #16]
  42e390:	ldp	x29, x30, [sp], #32
  42e394:	ret
  42e398:	stp	x29, x30, [sp, #-32]!
  42e39c:	stp	x20, x19, [sp, #16]
  42e3a0:	ldp	w8, w20, [x0, #8]
  42e3a4:	mov	x29, sp
  42e3a8:	add	w8, w8, w1
  42e3ac:	cmp	w8, w20
  42e3b0:	b.ls	42e404 <ferror@plt+0x2a3d4>  // b.plast
  42e3b4:	mov	x19, x0
  42e3b8:	mov	w10, #0x1                   	// #1
  42e3bc:	mov	w9, w10
  42e3c0:	cmp	w10, w8
  42e3c4:	b.cs	42e3d0 <ferror@plt+0x2a3a0>  // b.hs, b.nlast
  42e3c8:	lsl	w10, w9, #1
  42e3cc:	cbnz	w9, 42e3bc <ferror@plt+0x2a38c>
  42e3d0:	cmp	w9, #0x0
  42e3d4:	ldr	x0, [x19]
  42e3d8:	csel	w8, w8, w9, eq  // eq = none
  42e3dc:	mov	w10, #0x10                  	// #16
  42e3e0:	cmp	w8, #0x10
  42e3e4:	csel	w8, w8, w10, hi  // hi = pmore
  42e3e8:	lsl	x1, x8, #3
  42e3ec:	str	w8, [x19, #12]
  42e3f0:	bl	411cf8 <ferror@plt+0xdcc8>
  42e3f4:	str	x0, [x19]
  42e3f8:	adrp	x8, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42e3fc:	ldr	w8, [x8, #12]
  42e400:	cbnz	w8, 42e410 <ferror@plt+0x2a3e0>
  42e404:	ldp	x20, x19, [sp, #16]
  42e408:	ldp	x29, x30, [sp], #32
  42e40c:	ret
  42e410:	ldr	w8, [x19, #12]
  42e414:	cmp	w20, w8
  42e418:	b.cs	42e404 <ferror@plt+0x2a3d4>  // b.hs, b.nlast
  42e41c:	add	x9, x20, #0x1
  42e420:	cmp	x9, x8
  42e424:	str	xzr, [x0, x20, lsl #3]
  42e428:	b.cs	42e404 <ferror@plt+0x2a3d4>  // b.hs, b.nlast
  42e42c:	ldr	x10, [x19]
  42e430:	str	xzr, [x10, x9, lsl #3]
  42e434:	add	x9, x9, #0x1
  42e438:	cmp	x9, x8
  42e43c:	b.cc	42e42c <ferror@plt+0x2a3fc>  // b.lo, b.ul, b.last
  42e440:	b	42e404 <ferror@plt+0x2a3d4>
  42e444:	stp	x29, x30, [sp, #-32]!
  42e448:	stp	x20, x19, [sp, #16]
  42e44c:	mov	x20, x0
  42e450:	mov	w0, #0x20                  	// #32
  42e454:	mov	x29, sp
  42e458:	bl	419ddc <ferror@plt+0x15dac>
  42e45c:	mov	x19, x0
  42e460:	mov	w8, #0x1                   	// #1
  42e464:	stp	xzr, xzr, [x0]
  42e468:	str	w8, [x0, #16]
  42e46c:	str	xzr, [x0, #24]
  42e470:	cbz	x0, 42e488 <ferror@plt+0x2a458>
  42e474:	str	x20, [x19, #24]
  42e478:	mov	x0, x19
  42e47c:	ldp	x20, x19, [sp, #16]
  42e480:	ldp	x29, x30, [sp], #32
  42e484:	ret
  42e488:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e48c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e490:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e494:	add	x0, x0, #0xa7f
  42e498:	add	x1, x1, #0x17
  42e49c:	add	x2, x2, #0xd89
  42e4a0:	bl	412a18 <ferror@plt+0xe9e8>
  42e4a4:	b	42e478 <ferror@plt+0x2a448>
  42e4a8:	cbz	x0, 42e4b4 <ferror@plt+0x2a484>
  42e4ac:	str	x1, [x0, #24]
  42e4b0:	ret
  42e4b4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e4b8:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e4bc:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e4c0:	add	x0, x0, #0xa7f
  42e4c4:	add	x1, x1, #0x17
  42e4c8:	add	x2, x2, #0xd89
  42e4cc:	b	412a18 <ferror@plt+0xe9e8>
  42e4d0:	stp	x29, x30, [sp, #-32]!
  42e4d4:	stp	x20, x19, [sp, #16]
  42e4d8:	mov	x29, sp
  42e4dc:	mov	x20, x1
  42e4e0:	bl	42e34c <ferror@plt+0x2a31c>
  42e4e4:	mov	x19, x0
  42e4e8:	cbz	x0, 42e500 <ferror@plt+0x2a4d0>
  42e4ec:	str	x20, [x19, #24]
  42e4f0:	mov	x0, x19
  42e4f4:	ldp	x20, x19, [sp, #16]
  42e4f8:	ldp	x29, x30, [sp], #32
  42e4fc:	ret
  42e500:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e504:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e508:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e50c:	add	x0, x0, #0xa7f
  42e510:	add	x1, x1, #0x17
  42e514:	add	x2, x2, #0xd89
  42e518:	bl	412a18 <ferror@plt+0xe9e8>
  42e51c:	b	42e4f0 <ferror@plt+0x2a4c0>
  42e520:	stp	x29, x30, [sp, #-32]!
  42e524:	str	x19, [sp, #16]
  42e528:	mov	x19, x0
  42e52c:	mov	x29, sp
  42e530:	cbz	x0, 42e558 <ferror@plt+0x2a528>
  42e534:	add	x8, x19, #0x10
  42e538:	ldaxr	w9, [x8]
  42e53c:	add	w9, w9, #0x1
  42e540:	stlxr	w10, w9, [x8]
  42e544:	cbnz	w10, 42e538 <ferror@plt+0x2a508>
  42e548:	mov	x0, x19
  42e54c:	ldr	x19, [sp, #16]
  42e550:	ldp	x29, x30, [sp], #32
  42e554:	ret
  42e558:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e55c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e560:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e564:	add	x0, x0, #0xa7f
  42e568:	add	x1, x1, #0x53
  42e56c:	add	x2, x2, #0xd89
  42e570:	bl	412a18 <ferror@plt+0xe9e8>
  42e574:	b	42e548 <ferror@plt+0x2a518>
  42e578:	cbz	x0, 42e5a0 <ferror@plt+0x2a570>
  42e57c:	add	x8, x0, #0x10
  42e580:	ldaxr	w9, [x8]
  42e584:	subs	w9, w9, #0x1
  42e588:	stlxr	w10, w9, [x8]
  42e58c:	cbnz	w10, 42e580 <ferror@plt+0x2a550>
  42e590:	b.ne	42e59c <ferror@plt+0x2a56c>  // b.any
  42e594:	mov	w1, #0x1                   	// #1
  42e598:	b	42e5bc <ferror@plt+0x2a58c>
  42e59c:	ret
  42e5a0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e5a4:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e5a8:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e5ac:	add	x0, x0, #0xa7f
  42e5b0:	add	x1, x1, #0x7b
  42e5b4:	add	x2, x2, #0xd89
  42e5b8:	b	412a18 <ferror@plt+0xe9e8>
  42e5bc:	stp	x29, x30, [sp, #-48]!
  42e5c0:	stp	x20, x19, [sp, #32]
  42e5c4:	mov	w20, w1
  42e5c8:	mov	x19, x0
  42e5cc:	str	x21, [sp, #16]
  42e5d0:	mov	x29, sp
  42e5d4:	tbnz	w1, #0, 42e5e8 <ferror@plt+0x2a5b8>
  42e5d8:	ldr	x21, [x19]
  42e5dc:	tbz	w20, #1, 42e60c <ferror@plt+0x2a5dc>
  42e5e0:	stp	xzr, xzr, [x19]
  42e5e4:	b	42e618 <ferror@plt+0x2a5e8>
  42e5e8:	ldr	x1, [x19, #24]
  42e5ec:	cbz	x1, 42e5fc <ferror@plt+0x2a5cc>
  42e5f0:	mov	x0, x19
  42e5f4:	mov	x2, xzr
  42e5f8:	bl	42ebec <ferror@plt+0x2abbc>
  42e5fc:	ldr	x0, [x19]
  42e600:	bl	411d58 <ferror@plt+0xdd28>
  42e604:	mov	x21, xzr
  42e608:	tbnz	w20, #1, 42e5e0 <ferror@plt+0x2a5b0>
  42e60c:	mov	w0, #0x20                  	// #32
  42e610:	mov	x1, x19
  42e614:	bl	41a7a0 <ferror@plt+0x16770>
  42e618:	mov	x0, x21
  42e61c:	ldp	x20, x19, [sp, #32]
  42e620:	ldr	x21, [sp, #16]
  42e624:	ldp	x29, x30, [sp], #48
  42e628:	ret
  42e62c:	stp	x29, x30, [sp, #-16]!
  42e630:	mov	x29, sp
  42e634:	cbz	x0, 42e664 <ferror@plt+0x2a634>
  42e638:	cmp	w1, #0x0
  42e63c:	cset	w8, ne  // ne = any
  42e640:	add	x9, x0, #0x10
  42e644:	ldaxr	w10, [x9]
  42e648:	subs	w10, w10, #0x1
  42e64c:	stlxr	w11, w10, [x9]
  42e650:	cbnz	w11, 42e644 <ferror@plt+0x2a614>
  42e654:	orr	w9, w8, #0x2
  42e658:	csel	w1, w8, w9, eq  // eq = none
  42e65c:	ldp	x29, x30, [sp], #16
  42e660:	b	42e5bc <ferror@plt+0x2a58c>
  42e664:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e668:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e66c:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e670:	add	x0, x0, #0xa7f
  42e674:	add	x1, x1, #0x9f
  42e678:	add	x2, x2, #0xd89
  42e67c:	bl	412a18 <ferror@plt+0xe9e8>
  42e680:	mov	x0, xzr
  42e684:	ldp	x29, x30, [sp], #16
  42e688:	ret
  42e68c:	cbz	x0, 42e704 <ferror@plt+0x2a6d4>
  42e690:	stp	x29, x30, [sp, #-32]!
  42e694:	stp	x20, x19, [sp, #16]
  42e698:	ldr	w8, [x0, #8]
  42e69c:	mov	w19, w1
  42e6a0:	mov	x20, x0
  42e6a4:	mov	x29, sp
  42e6a8:	subs	w2, w8, w1
  42e6ac:	b.cs	42e6e4 <ferror@plt+0x2a6b4>  // b.hs, b.nlast
  42e6b0:	sub	w1, w19, w8
  42e6b4:	mov	x0, x20
  42e6b8:	bl	42e398 <ferror@plt+0x2a368>
  42e6bc:	ldrsw	x8, [x20, #8]
  42e6c0:	cmp	w8, w19
  42e6c4:	b.ge	42e6f4 <ferror@plt+0x2a6c4>  // b.tcont
  42e6c8:	sxtw	x9, w19
  42e6cc:	ldr	x10, [x20]
  42e6d0:	str	xzr, [x10, x8, lsl #3]
  42e6d4:	add	x8, x8, #0x1
  42e6d8:	cmp	x9, x8
  42e6dc:	b.ne	42e6cc <ferror@plt+0x2a69c>  // b.any
  42e6e0:	b	42e6f4 <ferror@plt+0x2a6c4>
  42e6e4:	b.ls	42e6f4 <ferror@plt+0x2a6c4>  // b.plast
  42e6e8:	mov	x0, x20
  42e6ec:	mov	w1, w19
  42e6f0:	bl	42e720 <ferror@plt+0x2a6f0>
  42e6f4:	str	w19, [x20, #8]
  42e6f8:	ldp	x20, x19, [sp, #16]
  42e6fc:	ldp	x29, x30, [sp], #32
  42e700:	ret
  42e704:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e708:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e70c:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e710:	add	x0, x0, #0xa7f
  42e714:	add	x1, x1, #0xd1
  42e718:	add	x2, x2, #0xd89
  42e71c:	b	412a18 <ferror@plt+0xe9e8>
  42e720:	stp	x29, x30, [sp, #-64]!
  42e724:	stp	x24, x23, [sp, #16]
  42e728:	stp	x22, x21, [sp, #32]
  42e72c:	stp	x20, x19, [sp, #48]
  42e730:	mov	x29, sp
  42e734:	cbz	x0, 42e800 <ferror@plt+0x2a7d0>
  42e738:	ldr	w8, [x0, #8]
  42e73c:	mov	w21, w1
  42e740:	mov	x19, x0
  42e744:	cmp	w8, w1
  42e748:	b.ls	42e81c <ferror@plt+0x2a7ec>  // b.plast
  42e74c:	add	w22, w2, w21
  42e750:	mov	w20, w2
  42e754:	cmp	w22, w8
  42e758:	b.hi	42e838 <ferror@plt+0x2a808>  // b.pmore
  42e75c:	ldr	x9, [x19, #24]
  42e760:	cbz	x9, 42e7b4 <ferror@plt+0x2a784>
  42e764:	cmp	w22, w21
  42e768:	b.ls	42e7b4 <ferror@plt+0x2a784>  // b.plast
  42e76c:	ldr	x8, [x19]
  42e770:	ldr	x0, [x8, w21, uxtw #3]
  42e774:	blr	x9
  42e778:	add	w8, w21, #0x1
  42e77c:	cmp	w22, w8
  42e780:	b.eq	42e7b0 <ferror@plt+0x2a780>  // b.none
  42e784:	mov	w8, w21
  42e788:	lsl	x8, x8, #3
  42e78c:	sub	w23, w20, #0x1
  42e790:	add	x24, x8, #0x8
  42e794:	ldr	x8, [x19]
  42e798:	ldr	x9, [x19, #24]
  42e79c:	ldr	x0, [x8, x24]
  42e7a0:	blr	x9
  42e7a4:	subs	w23, w23, #0x1
  42e7a8:	add	x24, x24, #0x8
  42e7ac:	b.ne	42e794 <ferror@plt+0x2a764>  // b.any
  42e7b0:	ldr	w8, [x19, #8]
  42e7b4:	subs	w8, w8, w22
  42e7b8:	b.eq	42e7d4 <ferror@plt+0x2a7a4>  // b.none
  42e7bc:	ldr	x9, [x19]
  42e7c0:	lsl	x2, x8, #3
  42e7c4:	add	x0, x9, w21, uxtw #3
  42e7c8:	add	x1, x9, w22, uxtw #3
  42e7cc:	bl	403500 <memmove@plt>
  42e7d0:	ldr	w22, [x19, #8]
  42e7d4:	sub	w8, w22, w20
  42e7d8:	str	w8, [x19, #8]
  42e7dc:	adrp	x9, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42e7e0:	ldr	w9, [x9, #12]
  42e7e4:	cbz	w9, 42e7ec <ferror@plt+0x2a7bc>
  42e7e8:	cbnz	w20, 42e864 <ferror@plt+0x2a834>
  42e7ec:	ldp	x20, x19, [sp, #48]
  42e7f0:	ldp	x22, x21, [sp, #32]
  42e7f4:	ldp	x24, x23, [sp, #16]
  42e7f8:	ldp	x29, x30, [sp], #64
  42e7fc:	ret
  42e800:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e804:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e808:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e80c:	add	x0, x0, #0xa7f
  42e810:	add	x1, x1, #0x16f
  42e814:	add	x2, x2, #0xd89
  42e818:	b	42e850 <ferror@plt+0x2a820>
  42e81c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e820:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e824:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e828:	add	x0, x0, #0xa7f
  42e82c:	add	x1, x1, #0x16f
  42e830:	add	x2, x2, #0xf11
  42e834:	b	42e850 <ferror@plt+0x2a820>
  42e838:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e83c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e840:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e844:	add	x0, x0, #0xa7f
  42e848:	add	x1, x1, #0x16f
  42e84c:	add	x2, x2, #0xf8d
  42e850:	ldp	x20, x19, [sp, #48]
  42e854:	ldp	x22, x21, [sp, #32]
  42e858:	ldp	x24, x23, [sp, #16]
  42e85c:	ldp	x29, x30, [sp], #64
  42e860:	b	412a18 <ferror@plt+0xe9e8>
  42e864:	mov	w9, w20
  42e868:	ldr	x10, [x19]
  42e86c:	subs	x9, x9, #0x1
  42e870:	str	xzr, [x10, w8, uxtw #3]
  42e874:	add	w8, w8, #0x1
  42e878:	b.ne	42e868 <ferror@plt+0x2a838>  // b.any
  42e87c:	b	42e7ec <ferror@plt+0x2a7bc>
  42e880:	stp	x29, x30, [sp, #-48]!
  42e884:	str	x21, [sp, #16]
  42e888:	stp	x20, x19, [sp, #32]
  42e88c:	mov	x29, sp
  42e890:	cbz	x0, 42e91c <ferror@plt+0x2a8ec>
  42e894:	ldr	w8, [x0, #8]
  42e898:	mov	w21, w1
  42e89c:	mov	x20, x0
  42e8a0:	cmp	w8, w1
  42e8a4:	b.ls	42e938 <ferror@plt+0x2a908>  // b.plast
  42e8a8:	ldr	x10, [x20]
  42e8ac:	ldr	x9, [x20, #24]
  42e8b0:	ldr	x19, [x10, w21, uxtw #3]
  42e8b4:	cbz	x9, 42e8c4 <ferror@plt+0x2a894>
  42e8b8:	mov	x0, x19
  42e8bc:	blr	x9
  42e8c0:	ldr	w8, [x20, #8]
  42e8c4:	sub	w9, w8, #0x1
  42e8c8:	cmp	w9, w21
  42e8cc:	b.eq	42e8f8 <ferror@plt+0x2a8c8>  // b.none
  42e8d0:	ldr	x9, [x20]
  42e8d4:	mov	w10, w21
  42e8d8:	mvn	w11, w21
  42e8dc:	add	w8, w8, w11
  42e8e0:	add	x0, x9, x10, lsl #3
  42e8e4:	add	x1, x0, #0x8
  42e8e8:	lsl	x2, x8, #3
  42e8ec:	bl	403500 <memmove@plt>
  42e8f0:	ldr	w8, [x20, #8]
  42e8f4:	sub	w9, w8, #0x1
  42e8f8:	str	w9, [x20, #8]
  42e8fc:	adrp	x8, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42e900:	ldr	w8, [x8, #12]
  42e904:	cbnz	w8, 42e95c <ferror@plt+0x2a92c>
  42e908:	mov	x0, x19
  42e90c:	ldp	x20, x19, [sp, #32]
  42e910:	ldr	x21, [sp, #16]
  42e914:	ldp	x29, x30, [sp], #48
  42e918:	ret
  42e91c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e920:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e924:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e928:	add	x0, x0, #0xa7f
  42e92c:	add	x1, x1, #0xfe
  42e930:	add	x2, x2, #0xd89
  42e934:	b	42e950 <ferror@plt+0x2a920>
  42e938:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e93c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e940:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e944:	add	x0, x0, #0xa7f
  42e948:	add	x1, x1, #0xfe
  42e94c:	add	x2, x2, #0xf11
  42e950:	bl	412a18 <ferror@plt+0xe9e8>
  42e954:	mov	x19, xzr
  42e958:	b	42e908 <ferror@plt+0x2a8d8>
  42e95c:	ldr	x8, [x20]
  42e960:	str	xzr, [x8, w9, uxtw #3]
  42e964:	b	42e908 <ferror@plt+0x2a8d8>
  42e968:	stp	x29, x30, [sp, #-48]!
  42e96c:	str	x21, [sp, #16]
  42e970:	stp	x20, x19, [sp, #32]
  42e974:	mov	x29, sp
  42e978:	cbz	x0, 42e9ec <ferror@plt+0x2a9bc>
  42e97c:	ldr	w8, [x0, #8]
  42e980:	mov	w21, w1
  42e984:	mov	x20, x0
  42e988:	cmp	w8, w1
  42e98c:	b.ls	42ea08 <ferror@plt+0x2a9d8>  // b.plast
  42e990:	ldr	x10, [x20]
  42e994:	ldr	x9, [x20, #24]
  42e998:	ldr	x19, [x10, w21, uxtw #3]
  42e99c:	cbz	x9, 42e9ac <ferror@plt+0x2a97c>
  42e9a0:	mov	x0, x19
  42e9a4:	blr	x9
  42e9a8:	ldr	w8, [x20, #8]
  42e9ac:	sub	w8, w8, #0x1
  42e9b0:	cmp	w8, w21
  42e9b4:	b.eq	42e9c8 <ferror@plt+0x2a998>  // b.none
  42e9b8:	ldr	x9, [x20]
  42e9bc:	mov	w11, w21
  42e9c0:	ldr	x10, [x9, w8, uxtw #3]
  42e9c4:	str	x10, [x9, x11, lsl #3]
  42e9c8:	str	w8, [x20, #8]
  42e9cc:	adrp	x9, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42e9d0:	ldr	w9, [x9, #12]
  42e9d4:	cbnz	w9, 42ea2c <ferror@plt+0x2a9fc>
  42e9d8:	mov	x0, x19
  42e9dc:	ldp	x20, x19, [sp, #32]
  42e9e0:	ldr	x21, [sp, #16]
  42e9e4:	ldp	x29, x30, [sp], #48
  42e9e8:	ret
  42e9ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42e9f0:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42e9f4:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42e9f8:	add	x0, x0, #0xa7f
  42e9fc:	add	x1, x1, #0x134
  42ea00:	add	x2, x2, #0xd89
  42ea04:	b	42ea20 <ferror@plt+0x2a9f0>
  42ea08:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42ea0c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42ea10:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42ea14:	add	x0, x0, #0xa7f
  42ea18:	add	x1, x1, #0x134
  42ea1c:	add	x2, x2, #0xf11
  42ea20:	bl	412a18 <ferror@plt+0xe9e8>
  42ea24:	mov	x19, xzr
  42ea28:	b	42e9d8 <ferror@plt+0x2a9a8>
  42ea2c:	ldr	x9, [x20]
  42ea30:	str	xzr, [x9, w8, uxtw #3]
  42ea34:	b	42e9d8 <ferror@plt+0x2a9a8>
  42ea38:	stp	x29, x30, [sp, #-16]!
  42ea3c:	mov	x29, sp
  42ea40:	cbz	x0, 42ea88 <ferror@plt+0x2aa58>
  42ea44:	ldr	w9, [x0, #8]
  42ea48:	cbz	w9, 42ea6c <ferror@plt+0x2aa3c>
  42ea4c:	ldr	x10, [x0]
  42ea50:	mov	x8, xzr
  42ea54:	ldr	x11, [x10, x8, lsl #3]
  42ea58:	cmp	x11, x1
  42ea5c:	b.eq	42ea74 <ferror@plt+0x2aa44>  // b.none
  42ea60:	add	x8, x8, #0x1
  42ea64:	cmp	x8, x9
  42ea68:	b.cc	42ea54 <ferror@plt+0x2aa24>  // b.lo, b.ul, b.last
  42ea6c:	mov	w0, wzr
  42ea70:	b	42ea80 <ferror@plt+0x2aa50>
  42ea74:	mov	w1, w8
  42ea78:	bl	42e880 <ferror@plt+0x2a850>
  42ea7c:	mov	w0, #0x1                   	// #1
  42ea80:	ldp	x29, x30, [sp], #16
  42ea84:	ret
  42ea88:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42ea8c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42ea90:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42ea94:	add	x0, x0, #0xa7f
  42ea98:	add	x1, x1, #0x1a8
  42ea9c:	add	x2, x2, #0xd89
  42eaa0:	bl	412a18 <ferror@plt+0xe9e8>
  42eaa4:	b	42ea6c <ferror@plt+0x2aa3c>
  42eaa8:	stp	x29, x30, [sp, #-16]!
  42eaac:	mov	x29, sp
  42eab0:	cbz	x0, 42eaf8 <ferror@plt+0x2aac8>
  42eab4:	ldr	w9, [x0, #8]
  42eab8:	cbz	w9, 42eadc <ferror@plt+0x2aaac>
  42eabc:	ldr	x10, [x0]
  42eac0:	mov	x8, xzr
  42eac4:	ldr	x11, [x10, x8, lsl #3]
  42eac8:	cmp	x11, x1
  42eacc:	b.eq	42eae4 <ferror@plt+0x2aab4>  // b.none
  42ead0:	add	x8, x8, #0x1
  42ead4:	cmp	x8, x9
  42ead8:	b.cc	42eac4 <ferror@plt+0x2aa94>  // b.lo, b.ul, b.last
  42eadc:	mov	w0, wzr
  42eae0:	b	42eaf0 <ferror@plt+0x2aac0>
  42eae4:	mov	w1, w8
  42eae8:	bl	42e968 <ferror@plt+0x2a938>
  42eaec:	mov	w0, #0x1                   	// #1
  42eaf0:	ldp	x29, x30, [sp], #16
  42eaf4:	ret
  42eaf8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42eafc:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42eb00:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42eb04:	add	x0, x0, #0xa7f
  42eb08:	add	x1, x1, #0x1db
  42eb0c:	add	x2, x2, #0xd89
  42eb10:	bl	412a18 <ferror@plt+0xe9e8>
  42eb14:	b	42eadc <ferror@plt+0x2aaac>
  42eb18:	cbz	x0, 42eb58 <ferror@plt+0x2ab28>
  42eb1c:	stp	x29, x30, [sp, #-32]!
  42eb20:	stp	x20, x19, [sp, #16]
  42eb24:	mov	x19, x1
  42eb28:	mov	w1, #0x1                   	// #1
  42eb2c:	mov	x29, sp
  42eb30:	mov	x20, x0
  42eb34:	bl	42e398 <ferror@plt+0x2a368>
  42eb38:	ldr	w8, [x20, #8]
  42eb3c:	ldr	x9, [x20]
  42eb40:	add	w10, w8, #0x1
  42eb44:	str	w10, [x20, #8]
  42eb48:	str	x19, [x9, x8, lsl #3]
  42eb4c:	ldp	x20, x19, [sp, #16]
  42eb50:	ldp	x29, x30, [sp], #32
  42eb54:	ret
  42eb58:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42eb5c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42eb60:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42eb64:	add	x0, x0, #0xa7f
  42eb68:	add	x1, x1, #0x213
  42eb6c:	add	x2, x2, #0xd89
  42eb70:	b	412a18 <ferror@plt+0xe9e8>
  42eb74:	cbz	x0, 42eb94 <ferror@plt+0x2ab64>
  42eb78:	ldr	x8, [x0]
  42eb7c:	mov	x3, x1
  42eb80:	ldr	w1, [x0, #8]
  42eb84:	mov	w2, #0x8                   	// #8
  42eb88:	mov	x0, x8
  42eb8c:	mov	x4, xzr
  42eb90:	b	434b90 <ferror@plt+0x30b60>
  42eb94:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42eb98:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42eb9c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  42eba0:	add	x0, x0, #0xa7f
  42eba4:	add	x1, x1, #0x23f
  42eba8:	add	x2, x2, #0xf5b
  42ebac:	b	412a18 <ferror@plt+0xe9e8>
  42ebb0:	cbz	x0, 42ebd0 <ferror@plt+0x2aba0>
  42ebb4:	ldr	x8, [x0]
  42ebb8:	mov	x3, x1
  42ebbc:	ldr	w1, [x0, #8]
  42ebc0:	mov	x4, x2
  42ebc4:	mov	w2, #0x8                   	// #8
  42ebc8:	mov	x0, x8
  42ebcc:	b	434b90 <ferror@plt+0x30b60>
  42ebd0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42ebd4:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42ebd8:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  42ebdc:	add	x0, x0, #0xa7f
  42ebe0:	add	x1, x1, #0x270
  42ebe4:	add	x2, x2, #0xf5b
  42ebe8:	b	412a18 <ferror@plt+0xe9e8>
  42ebec:	cbz	x0, 42ec48 <ferror@plt+0x2ac18>
  42ebf0:	stp	x29, x30, [sp, #-48]!
  42ebf4:	stp	x22, x21, [sp, #16]
  42ebf8:	stp	x20, x19, [sp, #32]
  42ebfc:	ldr	w8, [x0, #8]
  42ec00:	mov	x21, x0
  42ec04:	mov	x29, sp
  42ec08:	cbz	w8, 42ec38 <ferror@plt+0x2ac08>
  42ec0c:	mov	x19, x2
  42ec10:	mov	x20, x1
  42ec14:	mov	x22, xzr
  42ec18:	ldr	x8, [x21]
  42ec1c:	mov	x1, x19
  42ec20:	ldr	x0, [x8, x22, lsl #3]
  42ec24:	blr	x20
  42ec28:	ldr	w8, [x21, #8]
  42ec2c:	add	x22, x22, #0x1
  42ec30:	cmp	x22, x8
  42ec34:	b.cc	42ec18 <ferror@plt+0x2abe8>  // b.lo, b.ul, b.last
  42ec38:	ldp	x20, x19, [sp, #32]
  42ec3c:	ldp	x22, x21, [sp, #16]
  42ec40:	ldp	x29, x30, [sp], #48
  42ec44:	ret
  42ec48:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42ec4c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42ec50:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42ec54:	add	x0, x0, #0xa7f
  42ec58:	add	x1, x1, #0x2b9
  42ec5c:	add	x2, x2, #0xd89
  42ec60:	b	412a18 <ferror@plt+0xe9e8>
  42ec64:	stp	x29, x30, [sp, #-16]!
  42ec68:	mov	w0, #0x28                  	// #40
  42ec6c:	mov	x29, sp
  42ec70:	bl	419ddc <ferror@plt+0x15dac>
  42ec74:	ldrb	w8, [x0, #20]
  42ec78:	mov	w9, #0x1                   	// #1
  42ec7c:	stp	xzr, xzr, [x0]
  42ec80:	str	w9, [x0, #16]
  42ec84:	and	w8, w8, #0xfc
  42ec88:	str	w9, [x0, #24]
  42ec8c:	strb	w8, [x0, #20]
  42ec90:	str	xzr, [x0, #32]
  42ec94:	ldp	x29, x30, [sp], #16
  42ec98:	ret
  42ec9c:	stp	x29, x30, [sp, #-32]!
  42eca0:	stp	x20, x19, [sp, #16]
  42eca4:	mov	x20, x0
  42eca8:	mov	w0, #0x28                  	// #40
  42ecac:	mov	x29, sp
  42ecb0:	mov	x19, x1
  42ecb4:	bl	419ddc <ferror@plt+0x15dac>
  42ecb8:	ldrb	w8, [x0, #20]
  42ecbc:	stp	x20, xzr, [x0]
  42ecc0:	str	w19, [x0, #8]
  42ecc4:	ldp	x20, x19, [sp, #16]
  42ecc8:	mov	w9, #0x1                   	// #1
  42eccc:	and	w8, w8, #0xfc
  42ecd0:	str	xzr, [x0, #32]
  42ecd4:	str	w9, [x0, #16]
  42ecd8:	str	w9, [x0, #24]
  42ecdc:	strb	w8, [x0, #20]
  42ece0:	ldp	x29, x30, [sp], #32
  42ece4:	ret
  42ece8:	mov	w2, #0x1                   	// #1
  42ecec:	mov	w3, w0
  42ecf0:	mov	w0, wzr
  42ecf4:	mov	w1, wzr
  42ecf8:	b	42d898 <ferror@plt+0x29868>
  42ecfc:	b	42dbc8 <ferror@plt+0x29b98>
  42ed00:	stp	x29, x30, [sp, #-32]!
  42ed04:	str	x19, [sp, #16]
  42ed08:	mov	x29, sp
  42ed0c:	cbz	x0, 42ed2c <ferror@plt+0x2acfc>
  42ed10:	ldr	w19, [x0, #8]
  42ed14:	mov	w1, wzr
  42ed18:	bl	42dbc8 <ferror@plt+0x29b98>
  42ed1c:	mov	x1, x19
  42ed20:	ldr	x19, [sp, #16]
  42ed24:	ldp	x29, x30, [sp], #32
  42ed28:	b	42ef40 <ferror@plt+0x2af10>
  42ed2c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42ed30:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42ed34:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  42ed38:	add	x0, x0, #0xa7f
  42ed3c:	add	x1, x1, #0x2f0
  42ed40:	add	x2, x2, #0xf5b
  42ed44:	bl	412a18 <ferror@plt+0xe9e8>
  42ed48:	ldr	x19, [sp, #16]
  42ed4c:	mov	x0, xzr
  42ed50:	ldp	x29, x30, [sp], #32
  42ed54:	ret
  42ed58:	stp	x29, x30, [sp, #-32]!
  42ed5c:	str	x19, [sp, #16]
  42ed60:	mov	x19, x0
  42ed64:	mov	x29, sp
  42ed68:	cbz	x0, 42ed90 <ferror@plt+0x2ad60>
  42ed6c:	add	x8, x19, #0x18
  42ed70:	ldaxr	w9, [x8]
  42ed74:	add	w9, w9, #0x1
  42ed78:	stlxr	w10, w9, [x8]
  42ed7c:	cbnz	w10, 42ed70 <ferror@plt+0x2ad40>
  42ed80:	mov	x0, x19
  42ed84:	ldr	x19, [sp, #16]
  42ed88:	ldp	x29, x30, [sp], #32
  42ed8c:	ret
  42ed90:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42ed94:	adrp	x1, 474000 <ferror@plt+0x6ffd0>
  42ed98:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42ed9c:	add	x0, x0, #0xa7f
  42eda0:	add	x1, x1, #0xd6b
  42eda4:	add	x2, x2, #0xd89
  42eda8:	bl	412a18 <ferror@plt+0xe9e8>
  42edac:	b	42ed80 <ferror@plt+0x2ad50>
  42edb0:	b	42da9c <ferror@plt+0x29a6c>
  42edb4:	stp	x29, x30, [sp, #-32]!
  42edb8:	str	x19, [sp, #16]
  42edbc:	mov	x29, sp
  42edc0:	mov	x19, x0
  42edc4:	bl	42dc28 <ferror@plt+0x29bf8>
  42edc8:	mov	x0, x19
  42edcc:	ldr	x19, [sp, #16]
  42edd0:	ldp	x29, x30, [sp], #32
  42edd4:	ret
  42edd8:	stp	x29, x30, [sp, #-32]!
  42eddc:	str	x19, [sp, #16]
  42ede0:	mov	x29, sp
  42ede4:	mov	x19, x0
  42ede8:	bl	42dcd4 <ferror@plt+0x29ca4>
  42edec:	mov	x0, x19
  42edf0:	ldr	x19, [sp, #16]
  42edf4:	ldp	x29, x30, [sp], #32
  42edf8:	ret
  42edfc:	stp	x29, x30, [sp, #-32]!
  42ee00:	str	x19, [sp, #16]
  42ee04:	mov	x29, sp
  42ee08:	mov	x19, x0
  42ee0c:	bl	42de68 <ferror@plt+0x29e38>
  42ee10:	mov	x0, x19
  42ee14:	ldr	x19, [sp, #16]
  42ee18:	ldp	x29, x30, [sp], #32
  42ee1c:	ret
  42ee20:	stp	x29, x30, [sp, #-32]!
  42ee24:	str	x19, [sp, #16]
  42ee28:	mov	x29, sp
  42ee2c:	mov	x19, x0
  42ee30:	bl	42e0ac <ferror@plt+0x2a07c>
  42ee34:	mov	x0, x19
  42ee38:	ldr	x19, [sp, #16]
  42ee3c:	ldp	x29, x30, [sp], #32
  42ee40:	ret
  42ee44:	stp	x29, x30, [sp, #-32]!
  42ee48:	str	x19, [sp, #16]
  42ee4c:	mov	x29, sp
  42ee50:	mov	x19, x0
  42ee54:	bl	42e1b4 <ferror@plt+0x2a184>
  42ee58:	mov	x0, x19
  42ee5c:	ldr	x19, [sp, #16]
  42ee60:	ldp	x29, x30, [sp], #32
  42ee64:	ret
  42ee68:	stp	x29, x30, [sp, #-16]!
  42ee6c:	mov	x29, sp
  42ee70:	cbz	x0, 42ee94 <ferror@plt+0x2ae64>
  42ee74:	ldr	w8, [x0, #8]
  42ee78:	cmp	w8, w1
  42ee7c:	b.ls	42eeb0 <ferror@plt+0x2ae80>  // b.plast
  42ee80:	add	w9, w2, w1
  42ee84:	cmp	w9, w8
  42ee88:	b.hi	42eecc <ferror@plt+0x2ae9c>  // b.pmore
  42ee8c:	ldp	x29, x30, [sp], #16
  42ee90:	b	42df2c <ferror@plt+0x29efc>
  42ee94:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42ee98:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42ee9c:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42eea0:	add	x0, x0, #0xa7f
  42eea4:	add	x1, x1, #0x321
  42eea8:	add	x2, x2, #0xd89
  42eeac:	b	42eee4 <ferror@plt+0x2aeb4>
  42eeb0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42eeb4:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42eeb8:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42eebc:	add	x0, x0, #0xa7f
  42eec0:	add	x1, x1, #0x321
  42eec4:	add	x2, x2, #0xf11
  42eec8:	b	42eee4 <ferror@plt+0x2aeb4>
  42eecc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42eed0:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42eed4:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  42eed8:	add	x0, x0, #0xa7f
  42eedc:	add	x1, x1, #0x321
  42eee0:	add	x2, x2, #0xf8d
  42eee4:	bl	412a18 <ferror@plt+0xe9e8>
  42eee8:	mov	x0, xzr
  42eeec:	ldp	x29, x30, [sp], #16
  42eef0:	ret
  42eef4:	b	42e2ac <ferror@plt+0x2a27c>
  42eef8:	b	42e2e8 <ferror@plt+0x2a2b8>
  42eefc:	stp	x29, x30, [sp, #-32]!
  42ef00:	stp	x20, x19, [sp, #16]
  42ef04:	mov	x29, sp
  42ef08:	mov	x19, x1
  42ef0c:	bl	41c078 <ferror@plt+0x18048>
  42ef10:	mov	x20, x0
  42ef14:	mov	w0, #0x28                  	// #40
  42ef18:	bl	419ddc <ferror@plt+0x15dac>
  42ef1c:	adrp	x8, 411000 <ferror@plt+0xcfd0>
  42ef20:	add	x8, x8, #0xd58
  42ef24:	stp	x20, x19, [x0]
  42ef28:	stp	x8, x20, [x0, #24]
  42ef2c:	ldp	x20, x19, [sp, #16]
  42ef30:	mov	w9, #0x1                   	// #1
  42ef34:	str	w9, [x0, #16]
  42ef38:	ldp	x29, x30, [sp], #32
  42ef3c:	ret
  42ef40:	stp	x29, x30, [sp, #-32]!
  42ef44:	stp	x20, x19, [sp, #16]
  42ef48:	mov	x20, x0
  42ef4c:	mov	w0, #0x28                  	// #40
  42ef50:	mov	x29, sp
  42ef54:	mov	x19, x1
  42ef58:	bl	419ddc <ferror@plt+0x15dac>
  42ef5c:	adrp	x8, 411000 <ferror@plt+0xcfd0>
  42ef60:	add	x8, x8, #0xd58
  42ef64:	stp	x20, x19, [x0]
  42ef68:	stp	x8, x20, [x0, #24]
  42ef6c:	ldp	x20, x19, [sp, #16]
  42ef70:	mov	w9, #0x1                   	// #1
  42ef74:	str	w9, [x0, #16]
  42ef78:	ldp	x29, x30, [sp], #32
  42ef7c:	ret
  42ef80:	stp	x29, x30, [sp, #-48]!
  42ef84:	stp	x22, x21, [sp, #16]
  42ef88:	mov	x22, x0
  42ef8c:	mov	w0, #0x28                  	// #40
  42ef90:	stp	x20, x19, [sp, #32]
  42ef94:	mov	x29, sp
  42ef98:	mov	x19, x3
  42ef9c:	mov	x20, x2
  42efa0:	mov	x21, x1
  42efa4:	bl	419ddc <ferror@plt+0x15dac>
  42efa8:	stp	x22, x21, [x0]
  42efac:	stp	x20, x19, [x0, #24]
  42efb0:	ldp	x20, x19, [sp, #32]
  42efb4:	ldp	x22, x21, [sp, #16]
  42efb8:	mov	w8, #0x1                   	// #1
  42efbc:	str	w8, [x0, #16]
  42efc0:	ldp	x29, x30, [sp], #48
  42efc4:	ret
  42efc8:	stp	x29, x30, [sp, #-32]!
  42efcc:	stp	x20, x19, [sp, #16]
  42efd0:	mov	x20, x0
  42efd4:	mov	w0, #0x28                  	// #40
  42efd8:	mov	x29, sp
  42efdc:	mov	x19, x1
  42efe0:	bl	419ddc <ferror@plt+0x15dac>
  42efe4:	stp	x20, x19, [x0]
  42efe8:	ldp	x20, x19, [sp, #16]
  42efec:	mov	w8, #0x1                   	// #1
  42eff0:	stp	xzr, xzr, [x0, #24]
  42eff4:	str	w8, [x0, #16]
  42eff8:	ldp	x29, x30, [sp], #32
  42effc:	ret
  42f000:	stp	x29, x30, [sp, #-48]!
  42f004:	str	x21, [sp, #16]
  42f008:	stp	x20, x19, [sp, #32]
  42f00c:	mov	x29, sp
  42f010:	cbz	x0, 42f080 <ferror@plt+0x2b050>
  42f014:	ldr	x8, [x0, #8]
  42f018:	mov	x19, x0
  42f01c:	cmp	x8, x1
  42f020:	b.cc	42f09c <ferror@plt+0x2b06c>  // b.lo, b.ul, b.last
  42f024:	add	x9, x2, x1
  42f028:	mov	x20, x2
  42f02c:	cmp	x9, x8
  42f030:	b.hi	42f0b8 <ferror@plt+0x2b088>  // b.pmore
  42f034:	mov	x8, x19
  42f038:	ldr	x9, [x8], #16
  42f03c:	add	x21, x9, x1
  42f040:	ldaxr	w9, [x8]
  42f044:	add	w9, w9, #0x1
  42f048:	stlxr	w10, w9, [x8]
  42f04c:	cbnz	w10, 42f040 <ferror@plt+0x2b010>
  42f050:	mov	w0, #0x28                  	// #40
  42f054:	bl	419ddc <ferror@plt+0x15dac>
  42f058:	adrp	x8, 42f000 <ferror@plt+0x2afd0>
  42f05c:	add	x8, x8, #0xdc
  42f060:	mov	w9, #0x1                   	// #1
  42f064:	stp	x21, x20, [x0]
  42f068:	stp	x8, x19, [x0, #24]
  42f06c:	str	w9, [x0, #16]
  42f070:	ldp	x20, x19, [sp, #32]
  42f074:	ldr	x21, [sp, #16]
  42f078:	ldp	x29, x30, [sp], #48
  42f07c:	ret
  42f080:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f084:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f088:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  42f08c:	add	x0, x0, #0xa7f
  42f090:	add	x1, x1, #0x363
  42f094:	add	x2, x2, #0x1d0
  42f098:	b	42f0d0 <ferror@plt+0x2b0a0>
  42f09c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f0a0:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f0a4:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42f0a8:	add	x0, x0, #0xa7f
  42f0ac:	add	x1, x1, #0x363
  42f0b0:	add	x2, x2, #0x39a
  42f0b4:	b	42f0d0 <ferror@plt+0x2b0a0>
  42f0b8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f0bc:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f0c0:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42f0c4:	add	x0, x0, #0xa7f
  42f0c8:	add	x1, x1, #0x363
  42f0cc:	add	x2, x2, #0x3b0
  42f0d0:	bl	412a18 <ferror@plt+0xe9e8>
  42f0d4:	mov	x0, xzr
  42f0d8:	b	42f070 <ferror@plt+0x2b040>
  42f0dc:	stp	x29, x30, [sp, #-32]!
  42f0e0:	str	x19, [sp, #16]
  42f0e4:	mov	x29, sp
  42f0e8:	cbz	x0, 42f12c <ferror@plt+0x2b0fc>
  42f0ec:	mov	x19, x0
  42f0f0:	add	x8, x0, #0x10
  42f0f4:	ldaxr	w9, [x8]
  42f0f8:	subs	w9, w9, #0x1
  42f0fc:	stlxr	w10, w9, [x8]
  42f100:	cbnz	w10, 42f0f4 <ferror@plt+0x2b0c4>
  42f104:	b.ne	42f12c <ferror@plt+0x2b0fc>  // b.any
  42f108:	ldr	x8, [x19, #24]
  42f10c:	cbz	x8, 42f118 <ferror@plt+0x2b0e8>
  42f110:	ldr	x0, [x19, #32]
  42f114:	blr	x8
  42f118:	mov	x1, x19
  42f11c:	ldr	x19, [sp, #16]
  42f120:	mov	w0, #0x28                  	// #40
  42f124:	ldp	x29, x30, [sp], #32
  42f128:	b	41a7a0 <ferror@plt+0x16770>
  42f12c:	ldr	x19, [sp, #16]
  42f130:	ldp	x29, x30, [sp], #32
  42f134:	ret
  42f138:	stp	x29, x30, [sp, #-32]!
  42f13c:	str	x19, [sp, #16]
  42f140:	mov	x19, x0
  42f144:	mov	x29, sp
  42f148:	cbz	x0, 42f170 <ferror@plt+0x2b140>
  42f14c:	add	x8, x19, #0x10
  42f150:	ldaxr	w9, [x8]
  42f154:	add	w9, w9, #0x1
  42f158:	stlxr	w10, w9, [x8]
  42f15c:	cbnz	w10, 42f150 <ferror@plt+0x2b120>
  42f160:	mov	x0, x19
  42f164:	ldr	x19, [sp, #16]
  42f168:	ldp	x29, x30, [sp], #32
  42f16c:	ret
  42f170:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f174:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f178:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  42f17c:	add	x0, x0, #0xa7f
  42f180:	add	x1, x1, #0x422
  42f184:	add	x2, x2, #0x1d0
  42f188:	bl	412a18 <ferror@plt+0xe9e8>
  42f18c:	b	42f160 <ferror@plt+0x2b130>
  42f190:	stp	x29, x30, [sp, #-16]!
  42f194:	mov	x29, sp
  42f198:	cbz	x0, 42f1b4 <ferror@plt+0x2b184>
  42f19c:	cbz	x1, 42f1a8 <ferror@plt+0x2b178>
  42f1a0:	ldr	x8, [x0, #8]
  42f1a4:	str	x8, [x1]
  42f1a8:	ldr	x0, [x0]
  42f1ac:	ldp	x29, x30, [sp], #16
  42f1b0:	ret
  42f1b4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f1b8:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f1bc:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  42f1c0:	add	x0, x0, #0xa7f
  42f1c4:	add	x1, x1, #0x3cf
  42f1c8:	add	x2, x2, #0x1d0
  42f1cc:	bl	412a18 <ferror@plt+0xe9e8>
  42f1d0:	mov	x0, xzr
  42f1d4:	b	42f1ac <ferror@plt+0x2b17c>
  42f1d8:	stp	x29, x30, [sp, #-16]!
  42f1dc:	mov	x29, sp
  42f1e0:	cbz	x0, 42f1f0 <ferror@plt+0x2b1c0>
  42f1e4:	ldr	x0, [x0, #8]
  42f1e8:	ldp	x29, x30, [sp], #16
  42f1ec:	ret
  42f1f0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f1f4:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f1f8:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  42f1fc:	add	x0, x0, #0xa7f
  42f200:	add	x1, x1, #0x401
  42f204:	add	x2, x2, #0x1d0
  42f208:	bl	412a18 <ferror@plt+0xe9e8>
  42f20c:	mov	x0, xzr
  42f210:	b	42f1e8 <ferror@plt+0x2b1b8>
  42f214:	stp	x29, x30, [sp, #-16]!
  42f218:	mov	x29, sp
  42f21c:	cbz	x0, 42f24c <ferror@plt+0x2b21c>
  42f220:	cbz	x1, 42f268 <ferror@plt+0x2b238>
  42f224:	ldr	x2, [x0, #8]
  42f228:	ldr	x8, [x1, #8]
  42f22c:	cmp	x2, x8
  42f230:	b.ne	42f284 <ferror@plt+0x2b254>  // b.any
  42f234:	ldr	x0, [x0]
  42f238:	ldr	x1, [x1]
  42f23c:	bl	4039a0 <bcmp@plt>
  42f240:	cmp	w0, #0x0
  42f244:	cset	w0, eq  // eq = none
  42f248:	b	42f288 <ferror@plt+0x2b258>
  42f24c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f250:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f254:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42f258:	add	x0, x0, #0xa7f
  42f25c:	add	x1, x1, #0x440
  42f260:	add	x2, x2, #0x475
  42f264:	b	42f280 <ferror@plt+0x2b250>
  42f268:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f26c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f270:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42f274:	add	x0, x0, #0xa7f
  42f278:	add	x1, x1, #0x440
  42f27c:	add	x2, x2, #0x484
  42f280:	bl	412a18 <ferror@plt+0xe9e8>
  42f284:	mov	w0, wzr
  42f288:	ldp	x29, x30, [sp], #16
  42f28c:	ret
  42f290:	stp	x29, x30, [sp, #-16]!
  42f294:	mov	x29, sp
  42f298:	cbz	x0, 42f2d0 <ferror@plt+0x2b2a0>
  42f29c:	ldr	x8, [x0, #8]
  42f2a0:	cbz	x8, 42f2c4 <ferror@plt+0x2b294>
  42f2a4:	ldr	x9, [x0]
  42f2a8:	mov	w0, #0x1505                	// #5381
  42f2ac:	ldrsb	w10, [x9], #1
  42f2b0:	add	w11, w0, w0, lsl #5
  42f2b4:	subs	x8, x8, #0x1
  42f2b8:	add	w0, w11, w10
  42f2bc:	b.ne	42f2ac <ferror@plt+0x2b27c>  // b.any
  42f2c0:	b	42f2c8 <ferror@plt+0x2b298>
  42f2c4:	mov	w0, #0x1505                	// #5381
  42f2c8:	ldp	x29, x30, [sp], #16
  42f2cc:	ret
  42f2d0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f2d4:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f2d8:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  42f2dc:	add	x0, x0, #0xa7f
  42f2e0:	add	x1, x1, #0x493
  42f2e4:	add	x2, x2, #0x1d0
  42f2e8:	bl	412a18 <ferror@plt+0xe9e8>
  42f2ec:	mov	w0, wzr
  42f2f0:	b	42f2c8 <ferror@plt+0x2b298>
  42f2f4:	stp	x29, x30, [sp, #-32]!
  42f2f8:	stp	x20, x19, [sp, #16]
  42f2fc:	mov	x29, sp
  42f300:	cbz	x0, 42f33c <ferror@plt+0x2b30c>
  42f304:	cbz	x1, 42f348 <ferror@plt+0x2b318>
  42f308:	ldp	x0, x19, [x0]
  42f30c:	ldp	x1, x20, [x1]
  42f310:	cmp	x19, x20
  42f314:	csel	x2, x19, x20, cc  // cc = lo, ul, last
  42f318:	bl	403b50 <memcmp@plt>
  42f31c:	cbnz	w0, 42f330 <ferror@plt+0x2b300>
  42f320:	cmp	x19, x20
  42f324:	mov	w8, #0xffffffff            	// #-1
  42f328:	cneg	w8, w8, cs  // cs = hs, nlast
  42f32c:	csel	w0, wzr, w8, eq  // eq = none
  42f330:	ldp	x20, x19, [sp, #16]
  42f334:	ldp	x29, x30, [sp], #32
  42f338:	ret
  42f33c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42f340:	add	x2, x2, #0x475
  42f344:	b	42f350 <ferror@plt+0x2b320>
  42f348:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42f34c:	add	x2, x2, #0x484
  42f350:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f354:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f358:	add	x0, x0, #0xa7f
  42f35c:	add	x1, x1, #0x4b5
  42f360:	bl	412a18 <ferror@plt+0xe9e8>
  42f364:	mov	w0, wzr
  42f368:	b	42f330 <ferror@plt+0x2b300>
  42f36c:	stp	x29, x30, [sp, #-48]!
  42f370:	str	x21, [sp, #16]
  42f374:	stp	x20, x19, [sp, #32]
  42f378:	mov	x29, sp
  42f37c:	cbz	x0, 42f40c <ferror@plt+0x2b3dc>
  42f380:	mov	x20, x1
  42f384:	cbz	x1, 42f428 <ferror@plt+0x2b3f8>
  42f388:	ldr	x8, [x0, #24]
  42f38c:	adrp	x9, 411000 <ferror@plt+0xcfd0>
  42f390:	add	x9, x9, #0xd58
  42f394:	mov	x19, x0
  42f398:	cmp	x8, x9
  42f39c:	b.eq	42f3d4 <ferror@plt+0x2b3a4>  // b.none
  42f3a0:	ldr	x0, [x19]
  42f3a4:	ldr	w1, [x19, #8]
  42f3a8:	bl	41c078 <ferror@plt+0x18048>
  42f3ac:	ldr	x8, [x19, #8]
  42f3b0:	mov	x21, x0
  42f3b4:	mov	x0, x19
  42f3b8:	str	x8, [x20]
  42f3bc:	bl	42f0dc <ferror@plt+0x2b0ac>
  42f3c0:	mov	x0, x21
  42f3c4:	ldp	x20, x19, [sp, #32]
  42f3c8:	ldr	x21, [sp, #16]
  42f3cc:	ldp	x29, x30, [sp], #48
  42f3d0:	ret
  42f3d4:	ldr	x8, [x19]
  42f3d8:	cbz	x8, 42f3a0 <ferror@plt+0x2b370>
  42f3dc:	dmb	ish
  42f3e0:	ldr	w8, [x19, #16]
  42f3e4:	cmp	w8, #0x1
  42f3e8:	b.ne	42f3a0 <ferror@plt+0x2b370>  // b.any
  42f3ec:	ldr	x8, [x19, #8]
  42f3f0:	mov	w0, #0x28                  	// #40
  42f3f4:	mov	x1, x19
  42f3f8:	str	x8, [x20]
  42f3fc:	ldr	x21, [x19]
  42f400:	bl	41a7a0 <ferror@plt+0x16770>
  42f404:	cbnz	x21, 42f3c0 <ferror@plt+0x2b390>
  42f408:	b	42f3a0 <ferror@plt+0x2b370>
  42f40c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f410:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f414:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  42f418:	add	x0, x0, #0xa7f
  42f41c:	add	x1, x1, #0x4e8
  42f420:	add	x2, x2, #0x1d0
  42f424:	b	42f440 <ferror@plt+0x2b410>
  42f428:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f42c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f430:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42f434:	add	x0, x0, #0xa7f
  42f438:	add	x1, x1, #0x4e8
  42f43c:	add	x2, x2, #0x51a
  42f440:	bl	412a18 <ferror@plt+0xe9e8>
  42f444:	mov	x21, xzr
  42f448:	b	42f3c0 <ferror@plt+0x2b390>
  42f44c:	sub	sp, sp, #0x20
  42f450:	stp	x29, x30, [sp, #16]
  42f454:	add	x29, sp, #0x10
  42f458:	cbz	x0, 42f478 <ferror@plt+0x2b448>
  42f45c:	add	x1, sp, #0x8
  42f460:	bl	42f36c <ferror@plt+0x2b33c>
  42f464:	ldr	x1, [sp, #8]
  42f468:	bl	42ec9c <ferror@plt+0x2ac6c>
  42f46c:	ldp	x29, x30, [sp, #16]
  42f470:	add	sp, sp, #0x20
  42f474:	ret
  42f478:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f47c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f480:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  42f484:	add	x0, x0, #0xa7f
  42f488:	add	x1, x1, #0x527
  42f48c:	add	x2, x2, #0x1d0
  42f490:	bl	412a18 <ferror@plt+0xe9e8>
  42f494:	mov	x0, xzr
  42f498:	b	42f46c <ferror@plt+0x2b43c>
  42f49c:	stp	x29, x30, [sp, #-64]!
  42f4a0:	stp	x20, x19, [sp, #48]
  42f4a4:	mov	x19, x0
  42f4a8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42f4ac:	add	x0, x0, #0xfe8
  42f4b0:	stp	x24, x23, [sp, #16]
  42f4b4:	stp	x22, x21, [sp, #32]
  42f4b8:	mov	x29, sp
  42f4bc:	bl	42a994 <ferror@plt+0x26964>
  42f4c0:	adrp	x22, 488000 <ferror@plt+0x83fd0>
  42f4c4:	ldr	x8, [x22, #4080]
  42f4c8:	cbnz	x8, 42f578 <ferror@plt+0x2b548>
  42f4cc:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  42f4d0:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  42f4d4:	add	x0, x0, #0x638
  42f4d8:	add	x1, x1, #0x61c
  42f4dc:	bl	40b07c <ferror@plt+0x704c>
  42f4e0:	str	x0, [x22, #4080]
  42f4e4:	bl	435030 <ferror@plt+0x31000>
  42f4e8:	ldrb	w8, [x0]
  42f4ec:	cbz	w8, 42f578 <ferror@plt+0x2b548>
  42f4f0:	mov	x20, x0
  42f4f4:	mov	x0, x20
  42f4f8:	bl	403550 <strlen@plt>
  42f4fc:	add	x8, x0, x20
  42f500:	add	x21, x8, #0x1
  42f504:	mov	x0, x21
  42f508:	bl	403550 <strlen@plt>
  42f50c:	ldr	x8, [x22, #4080]
  42f510:	add	x9, x0, x21
  42f514:	mov	x1, x21
  42f518:	add	x23, x9, #0x1
  42f51c:	mov	x0, x8
  42f520:	bl	40b878 <ferror@plt+0x7848>
  42f524:	cbz	x0, 42f540 <ferror@plt+0x2b510>
  42f528:	mov	w24, #0xffffffff            	// #-1
  42f52c:	mov	x8, x0
  42f530:	ldr	x9, [x8], #8
  42f534:	add	w24, w24, #0x1
  42f538:	cbnz	x9, 42f530 <ferror@plt+0x2b500>
  42f53c:	b	42f544 <ferror@plt+0x2b514>
  42f540:	mov	w24, wzr
  42f544:	add	w1, w24, #0x2
  42f548:	mov	w2, #0x8                   	// #8
  42f54c:	bl	411ef4 <ferror@plt+0xdec4>
  42f550:	add	w8, w24, #0x1
  42f554:	str	x20, [x0, w24, uxtw #3]
  42f558:	str	xzr, [x0, w8, uxtw #3]
  42f55c:	mov	x2, x0
  42f560:	ldr	x0, [x22, #4080]
  42f564:	mov	x1, x21
  42f568:	bl	40bafc <ferror@plt+0x7acc>
  42f56c:	ldrb	w8, [x23]
  42f570:	mov	x20, x23
  42f574:	cbnz	w8, 42f4f4 <ferror@plt+0x2b4c4>
  42f578:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42f57c:	add	x0, x0, #0xfe8
  42f580:	bl	42aa50 <ferror@plt+0x26a20>
  42f584:	ldr	x0, [x22, #4080]
  42f588:	mov	x1, x19
  42f58c:	ldp	x20, x19, [sp, #48]
  42f590:	ldp	x22, x21, [sp, #32]
  42f594:	ldp	x24, x23, [sp, #16]
  42f598:	ldp	x29, x30, [sp], #64
  42f59c:	b	40b878 <ferror@plt+0x7848>
  42f5a0:	stp	x29, x30, [sp, #-64]!
  42f5a4:	stp	x20, x19, [sp, #48]
  42f5a8:	mov	x19, x0
  42f5ac:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42f5b0:	add	x0, x0, #0x898
  42f5b4:	str	x23, [sp, #16]
  42f5b8:	stp	x22, x21, [sp, #32]
  42f5bc:	mov	x29, sp
  42f5c0:	bl	42afd0 <ferror@plt+0x26fa0>
  42f5c4:	mov	x20, x0
  42f5c8:	cbnz	x0, 42f5e8 <ferror@plt+0x2b5b8>
  42f5cc:	mov	w0, #0x18                  	// #24
  42f5d0:	bl	411ca8 <ferror@plt+0xdc78>
  42f5d4:	mov	x20, x0
  42f5d8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42f5dc:	add	x0, x0, #0x898
  42f5e0:	mov	x1, x20
  42f5e4:	bl	42b09c <ferror@plt+0x2706c>
  42f5e8:	adrp	x21, 488000 <ferror@plt+0x83fd0>
  42f5ec:	add	x21, x21, #0xfe8
  42f5f0:	mov	x0, x21
  42f5f4:	bl	42a994 <ferror@plt+0x26964>
  42f5f8:	bl	435294 <ferror@plt+0x31264>
  42f5fc:	mov	x22, x0
  42f600:	mov	x0, x21
  42f604:	bl	42aa50 <ferror@plt+0x26a20>
  42f608:	ldr	x21, [x20, #8]
  42f60c:	cbz	x21, 42f620 <ferror@plt+0x2b5f0>
  42f610:	mov	x0, x21
  42f614:	mov	x1, x22
  42f618:	bl	403b70 <strcmp@plt>
  42f61c:	cbz	w0, 42f6c0 <ferror@plt+0x2b690>
  42f620:	mov	x0, x21
  42f624:	bl	411d58 <ferror@plt+0xdd28>
  42f628:	ldr	x0, [x20, #16]
  42f62c:	bl	411d58 <ferror@plt+0xdd28>
  42f630:	mov	x0, x22
  42f634:	bl	41c024 <ferror@plt+0x17ff4>
  42f638:	str	x0, [x20, #8]
  42f63c:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  42f640:	add	x0, x0, #0x59c
  42f644:	bl	408b00 <ferror@plt+0x4ad0>
  42f648:	cbz	x0, 42f658 <ferror@plt+0x2b628>
  42f64c:	ldrb	w8, [x0]
  42f650:	mov	x21, x0
  42f654:	cbnz	w8, 42f688 <ferror@plt+0x2b658>
  42f658:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  42f65c:	add	x23, x23, #0xfe8
  42f660:	mov	x0, x23
  42f664:	bl	42a994 <ferror@plt+0x26964>
  42f668:	mov	x0, x22
  42f66c:	bl	43529c <ferror@plt+0x3126c>
  42f670:	mov	x21, x0
  42f674:	mov	x0, x23
  42f678:	bl	42aa50 <ferror@plt+0x26a20>
  42f67c:	cbz	x21, 42f6a4 <ferror@plt+0x2b674>
  42f680:	ldrb	w8, [x21]
  42f684:	cbz	w8, 42f6a8 <ferror@plt+0x2b678>
  42f688:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  42f68c:	add	x1, x1, #0xa0e
  42f690:	mov	x0, x21
  42f694:	bl	403e80 <strstr@plt>
  42f698:	cmp	x0, #0x0
  42f69c:	cset	w8, ne  // ne = any
  42f6a0:	b	42f6b0 <ferror@plt+0x2b680>
  42f6a4:	mov	w8, wzr
  42f6a8:	adrp	x21, 475000 <ferror@plt+0x70fd0>
  42f6ac:	add	x21, x21, #0x5a4
  42f6b0:	mov	x0, x21
  42f6b4:	str	w8, [x20]
  42f6b8:	bl	41c024 <ferror@plt+0x17ff4>
  42f6bc:	str	x0, [x20, #16]
  42f6c0:	cbz	x19, 42f6cc <ferror@plt+0x2b69c>
  42f6c4:	ldr	x8, [x20, #16]
  42f6c8:	str	x8, [x19]
  42f6cc:	ldr	w0, [x20]
  42f6d0:	ldp	x20, x19, [sp, #48]
  42f6d4:	ldp	x22, x21, [sp, #32]
  42f6d8:	ldr	x23, [sp, #16]
  42f6dc:	ldp	x29, x30, [sp], #64
  42f6e0:	ret
  42f6e4:	stp	x29, x30, [sp, #-32]!
  42f6e8:	str	x19, [sp, #16]
  42f6ec:	mov	x19, x0
  42f6f0:	ldr	x0, [x0, #8]
  42f6f4:	mov	x29, sp
  42f6f8:	bl	411d58 <ferror@plt+0xdd28>
  42f6fc:	ldr	x0, [x19, #16]
  42f700:	bl	411d58 <ferror@plt+0xdd28>
  42f704:	mov	x0, x19
  42f708:	ldr	x19, [sp, #16]
  42f70c:	ldp	x29, x30, [sp], #32
  42f710:	b	411d58 <ferror@plt+0xdd28>
  42f714:	sub	sp, sp, #0x20
  42f718:	add	x0, sp, #0x8
  42f71c:	stp	x29, x30, [sp, #16]
  42f720:	add	x29, sp, #0x10
  42f724:	bl	42f5a0 <ferror@plt+0x2b570>
  42f728:	ldr	x0, [sp, #8]
  42f72c:	bl	41c024 <ferror@plt+0x17ff4>
  42f730:	ldp	x29, x30, [sp, #16]
  42f734:	add	sp, sp, #0x20
  42f738:	ret
  42f73c:	stp	x29, x30, [sp, #-32]!
  42f740:	stp	x20, x19, [sp, #16]
  42f744:	mov	x29, sp
  42f748:	cbz	x0, 42f784 <ferror@plt+0x2b754>
  42f74c:	mov	x19, x0
  42f750:	mov	w0, #0x8                   	// #8
  42f754:	bl	42e34c <ferror@plt+0x2a31c>
  42f758:	mov	x1, x19
  42f75c:	mov	x20, x0
  42f760:	bl	42f7b0 <ferror@plt+0x2b780>
  42f764:	mov	x0, x20
  42f768:	mov	x1, xzr
  42f76c:	bl	42eb18 <ferror@plt+0x2aae8>
  42f770:	mov	x0, x20
  42f774:	ldp	x20, x19, [sp, #16]
  42f778:	mov	w1, wzr
  42f77c:	ldp	x29, x30, [sp], #32
  42f780:	b	42e62c <ferror@plt+0x2a5fc>
  42f784:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f788:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f78c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42f790:	add	x0, x0, #0xa7f
  42f794:	add	x1, x1, #0x554
  42f798:	add	x2, x2, #0x581
  42f79c:	bl	412a18 <ferror@plt+0xe9e8>
  42f7a0:	ldp	x20, x19, [sp, #16]
  42f7a4:	mov	x0, xzr
  42f7a8:	ldp	x29, x30, [sp], #32
  42f7ac:	ret
  42f7b0:	stp	x29, x30, [sp, #-96]!
  42f7b4:	stp	x28, x27, [sp, #16]
  42f7b8:	stp	x26, x25, [sp, #32]
  42f7bc:	stp	x24, x23, [sp, #48]
  42f7c0:	stp	x22, x21, [sp, #64]
  42f7c4:	stp	x20, x19, [sp, #80]
  42f7c8:	mov	x29, sp
  42f7cc:	cbz	x1, 42f958 <ferror@plt+0x2b928>
  42f7d0:	mov	x21, x1
  42f7d4:	mov	x19, x0
  42f7d8:	mov	w1, #0x5f                  	// #95
  42f7dc:	mov	x0, x21
  42f7e0:	bl	403ce0 <strchr@plt>
  42f7e4:	cmp	x0, #0x0
  42f7e8:	csel	x20, x0, x21, ne  // ne = any
  42f7ec:	mov	x23, x0
  42f7f0:	mov	w1, #0x2e                  	// #46
  42f7f4:	mov	x0, x20
  42f7f8:	bl	403ce0 <strchr@plt>
  42f7fc:	cmp	x0, #0x0
  42f800:	mov	x24, x0
  42f804:	csel	x0, x0, x20, ne  // ne = any
  42f808:	mov	w1, #0x40                  	// #64
  42f80c:	bl	403ce0 <strchr@plt>
  42f810:	cbz	x0, 42f860 <ferror@plt+0x2b830>
  42f814:	mov	x25, x0
  42f818:	bl	41c024 <ferror@plt+0x17ff4>
  42f81c:	mov	x20, x0
  42f820:	mov	w26, #0x4                   	// #4
  42f824:	cbz	x24, 42f878 <ferror@plt+0x2b848>
  42f828:	sub	x1, x25, x24
  42f82c:	mov	x0, x24
  42f830:	orr	w26, w26, #0x1
  42f834:	bl	41c0c8 <ferror@plt+0x18098>
  42f838:	mov	x22, x0
  42f83c:	mov	x25, x24
  42f840:	cbz	x23, 42f880 <ferror@plt+0x2b850>
  42f844:	sub	x1, x25, x23
  42f848:	mov	x0, x23
  42f84c:	orr	w26, w26, #0x2
  42f850:	bl	41c0c8 <ferror@plt+0x18098>
  42f854:	mov	x24, x0
  42f858:	mov	x25, x23
  42f85c:	b	42f884 <ferror@plt+0x2b854>
  42f860:	mov	x0, x21
  42f864:	bl	403550 <strlen@plt>
  42f868:	mov	x20, xzr
  42f86c:	mov	w26, wzr
  42f870:	add	x25, x21, x0
  42f874:	cbnz	x24, 42f828 <ferror@plt+0x2b7f8>
  42f878:	mov	x22, xzr
  42f87c:	cbnz	x23, 42f844 <ferror@plt+0x2b814>
  42f880:	mov	x24, xzr
  42f884:	sub	x1, x25, x21
  42f888:	mov	x0, x21
  42f88c:	bl	41c0c8 <ferror@plt+0x18098>
  42f890:	adrp	x27, 476000 <ferror@plt+0x71fd0>
  42f894:	mov	x21, x0
  42f898:	mov	w23, wzr
  42f89c:	mvn	w25, w26
  42f8a0:	add	x27, x27, #0xecb
  42f8a4:	mov	w28, w26
  42f8a8:	tst	w28, w25
  42f8ac:	b.ne	42f8e0 <ferror@plt+0x2b8b0>  // b.any
  42f8b0:	tst	w28, #0x2
  42f8b4:	csel	x1, x27, x24, eq  // eq = none
  42f8b8:	tst	w28, #0x1
  42f8bc:	csel	x2, x27, x22, eq  // eq = none
  42f8c0:	tst	w28, #0x4
  42f8c4:	csel	x3, x27, x20, eq  // eq = none
  42f8c8:	mov	x0, x21
  42f8cc:	mov	x4, xzr
  42f8d0:	bl	41c26c <ferror@plt+0x1823c>
  42f8d4:	mov	x1, x0
  42f8d8:	mov	x0, x19
  42f8dc:	bl	42eb18 <ferror@plt+0x2aae8>
  42f8e0:	add	w23, w23, #0x1
  42f8e4:	cmp	w26, w23
  42f8e8:	sub	w28, w28, #0x1
  42f8ec:	b.cs	42f8a8 <ferror@plt+0x2b878>  // b.hs, b.nlast
  42f8f0:	mov	x0, x21
  42f8f4:	bl	411d58 <ferror@plt+0xdd28>
  42f8f8:	tbnz	w26, #0, 42f920 <ferror@plt+0x2b8f0>
  42f8fc:	tbnz	w26, #1, 42f92c <ferror@plt+0x2b8fc>
  42f900:	tbnz	w26, #2, 42f938 <ferror@plt+0x2b908>
  42f904:	ldp	x20, x19, [sp, #80]
  42f908:	ldp	x22, x21, [sp, #64]
  42f90c:	ldp	x24, x23, [sp, #48]
  42f910:	ldp	x26, x25, [sp, #32]
  42f914:	ldp	x28, x27, [sp, #16]
  42f918:	ldp	x29, x30, [sp], #96
  42f91c:	ret
  42f920:	mov	x0, x22
  42f924:	bl	411d58 <ferror@plt+0xdd28>
  42f928:	tbz	w26, #1, 42f900 <ferror@plt+0x2b8d0>
  42f92c:	mov	x0, x24
  42f930:	bl	411d58 <ferror@plt+0xdd28>
  42f934:	tbz	w26, #2, 42f904 <ferror@plt+0x2b8d4>
  42f938:	mov	x0, x20
  42f93c:	ldp	x20, x19, [sp, #80]
  42f940:	ldp	x22, x21, [sp, #64]
  42f944:	ldp	x24, x23, [sp, #48]
  42f948:	ldp	x26, x25, [sp, #32]
  42f94c:	ldp	x28, x27, [sp, #16]
  42f950:	ldp	x29, x30, [sp], #96
  42f954:	b	411d58 <ferror@plt+0xdd28>
  42f958:	ldp	x20, x19, [sp, #80]
  42f95c:	ldp	x22, x21, [sp, #64]
  42f960:	ldp	x24, x23, [sp, #48]
  42f964:	ldp	x26, x25, [sp, #32]
  42f968:	ldp	x28, x27, [sp, #16]
  42f96c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42f970:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  42f974:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42f978:	add	x0, x0, #0xa7f
  42f97c:	add	x1, x1, #0x5ad
  42f980:	add	x2, x2, #0x581
  42f984:	ldp	x29, x30, [sp], #96
  42f988:	b	412a18 <ferror@plt+0xe9e8>
  42f98c:	sub	sp, sp, #0x180
  42f990:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42f994:	add	x0, x0, #0x8b8
  42f998:	stp	x29, x30, [sp, #288]
  42f99c:	stp	x28, x27, [sp, #304]
  42f9a0:	stp	x26, x25, [sp, #320]
  42f9a4:	stp	x24, x23, [sp, #336]
  42f9a8:	stp	x22, x21, [sp, #352]
  42f9ac:	stp	x20, x19, [sp, #368]
  42f9b0:	add	x29, sp, #0x120
  42f9b4:	bl	42afd0 <ferror@plt+0x26fa0>
  42f9b8:	mov	x19, x0
  42f9bc:	cbnz	x0, 42f9dc <ferror@plt+0x2b9ac>
  42f9c0:	mov	w0, #0x10                  	// #16
  42f9c4:	bl	411ca8 <ferror@plt+0xdc78>
  42f9c8:	mov	x19, x0
  42f9cc:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  42f9d0:	add	x0, x0, #0x8b8
  42f9d4:	mov	x1, x19
  42f9d8:	bl	42b09c <ferror@plt+0x2706c>
  42f9dc:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  42f9e0:	add	x0, x0, #0x5e5
  42f9e4:	bl	408b00 <ferror@plt+0x4ad0>
  42f9e8:	cbz	x0, 42f9f4 <ferror@plt+0x2b9c4>
  42f9ec:	ldrb	w8, [x0]
  42f9f0:	cbnz	w8, 42fa40 <ferror@plt+0x2ba10>
  42f9f4:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  42f9f8:	add	x0, x0, #0x5ee
  42f9fc:	bl	408b00 <ferror@plt+0x4ad0>
  42fa00:	cbz	x0, 42fa0c <ferror@plt+0x2b9dc>
  42fa04:	ldrb	w8, [x0]
  42fa08:	cbnz	w8, 42fa40 <ferror@plt+0x2ba10>
  42fa0c:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  42fa10:	add	x0, x0, #0x590
  42fa14:	bl	408b00 <ferror@plt+0x4ad0>
  42fa18:	cbz	x0, 42fa24 <ferror@plt+0x2b9f4>
  42fa1c:	ldrb	w8, [x0]
  42fa20:	cbnz	w8, 42fa40 <ferror@plt+0x2ba10>
  42fa24:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  42fa28:	add	x0, x0, #0x5f5
  42fa2c:	bl	408b00 <ferror@plt+0x4ad0>
  42fa30:	cbz	x0, 42fa3c <ferror@plt+0x2ba0c>
  42fa34:	ldrb	w8, [x0]
  42fa38:	cbnz	w8, 42fa40 <ferror@plt+0x2ba10>
  42fa3c:	mov	x0, xzr
  42fa40:	ldr	x20, [x19]
  42fa44:	adrp	x8, 43e000 <ferror@plt+0x39fd0>
  42fa48:	add	x8, x8, #0xc02
  42fa4c:	cmp	x0, #0x0
  42fa50:	csel	x21, x8, x0, eq  // eq = none
  42fa54:	cbz	x20, 42fa68 <ferror@plt+0x2ba38>
  42fa58:	mov	x0, x20
  42fa5c:	mov	x1, x21
  42fa60:	bl	403b70 <strcmp@plt>
  42fa64:	cbz	w0, 42fcc0 <ferror@plt+0x2bc90>
  42fa68:	mov	x0, x20
  42fa6c:	bl	411d58 <ferror@plt+0xdd28>
  42fa70:	ldr	x0, [x19, #8]
  42fa74:	bl	41d828 <ferror@plt+0x197f8>
  42fa78:	mov	x0, x21
  42fa7c:	bl	41c024 <ferror@plt+0x17ff4>
  42fa80:	str	x0, [x19]
  42fa84:	mov	w0, #0x8                   	// #8
  42fa88:	str	x19, [sp]
  42fa8c:	bl	42e34c <ferror@plt+0x2a31c>
  42fa90:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  42fa94:	mov	x20, x0
  42fa98:	add	x1, x1, #0xa70
  42fa9c:	mov	x0, x21
  42faa0:	mov	w2, wzr
  42faa4:	bl	41d4d4 <ferror@plt+0x194a4>
  42faa8:	ldr	x26, [x0]
  42faac:	str	x0, [sp, #8]
  42fab0:	cbz	x26, 42fc7c <ferror@plt+0x2bc4c>
  42fab4:	ldr	x24, [sp, #8]
  42fab8:	add	x8, sp, #0x18
  42fabc:	adrp	x23, 488000 <ferror@plt+0x83fd0>
  42fac0:	adrp	x22, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42fac4:	orr	x25, x8, #0x1
  42fac8:	orr	x19, x8, #0x2
  42facc:	str	x20, [sp, #16]
  42fad0:	ldr	x8, [x23, #4088]
  42fad4:	cbnz	x8, 42fc20 <ferror@plt+0x2bbf0>
  42fad8:	adrp	x0, 40c000 <ferror@plt+0x7fd0>
  42fadc:	adrp	x1, 40c000 <ferror@plt+0x7fd0>
  42fae0:	add	x0, x0, #0x638
  42fae4:	add	x1, x1, #0x61c
  42fae8:	bl	40b07c <ferror@plt+0x704c>
  42faec:	str	x0, [x23, #4088]
  42faf0:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  42faf4:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  42faf8:	add	x0, x0, #0x5fa
  42fafc:	add	x1, x1, #0x8d3
  42fb00:	bl	403800 <fopen@plt>
  42fb04:	cbz	x0, 42fc20 <ferror@plt+0x2bbf0>
  42fb08:	mov	x27, x0
  42fb0c:	add	x0, sp, #0x18
  42fb10:	mov	w1, #0x100                 	// #256
  42fb14:	mov	x2, x27
  42fb18:	bl	403660 <fgets_unlocked@plt>
  42fb1c:	cbz	x0, 42fc14 <ferror@plt+0x2bbe4>
  42fb20:	add	x0, sp, #0x18
  42fb24:	bl	41d3d4 <ferror@plt+0x193a4>
  42fb28:	bl	41d45c <ferror@plt+0x1942c>
  42fb2c:	ldrb	w10, [sp, #24]
  42fb30:	cbz	w10, 42fb0c <ferror@plt+0x2badc>
  42fb34:	cmp	w10, #0x23
  42fb38:	b.eq	42fb0c <ferror@plt+0x2badc>  // b.none
  42fb3c:	add	x9, sp, #0x18
  42fb40:	mov	x8, x19
  42fb44:	mov	x28, x25
  42fb48:	and	w10, w10, #0xff
  42fb4c:	cmp	w10, #0x1f
  42fb50:	b.gt	42fb64 <ferror@plt+0x2bb34>
  42fb54:	cbz	w10, 42fb0c <ferror@plt+0x2badc>
  42fb58:	cmp	w10, #0x9
  42fb5c:	b.ne	42fb74 <ferror@plt+0x2bb44>  // b.any
  42fb60:	b	42fb84 <ferror@plt+0x2bb54>
  42fb64:	cmp	w10, #0x3a
  42fb68:	b.eq	42fb84 <ferror@plt+0x2bb54>  // b.none
  42fb6c:	cmp	w10, #0x20
  42fb70:	b.eq	42fb84 <ferror@plt+0x2bb54>  // b.none
  42fb74:	ldrb	w10, [x9, #1]!
  42fb78:	add	x28, x28, #0x1
  42fb7c:	add	x8, x8, #0x1
  42fb80:	b	42fb48 <ferror@plt+0x2bb18>
  42fb84:	strb	wzr, [x9]
  42fb88:	ldrb	w9, [x28]
  42fb8c:	cmp	w9, #0x9
  42fb90:	b.eq	42fb9c <ferror@plt+0x2bb6c>  // b.none
  42fb94:	cmp	w9, #0x20
  42fb98:	b.ne	42fba8 <ferror@plt+0x2bb78>  // b.any
  42fb9c:	add	x28, x28, #0x1
  42fba0:	add	x8, x8, #0x1
  42fba4:	b	42fb88 <ferror@plt+0x2bb58>
  42fba8:	cbz	w9, 42fb0c <ferror@plt+0x2badc>
  42fbac:	ands	w9, w9, #0xff
  42fbb0:	b.eq	42fbd0 <ferror@plt+0x2bba0>  // b.none
  42fbb4:	cmp	w9, #0x20
  42fbb8:	b.eq	42fbcc <ferror@plt+0x2bb9c>  // b.none
  42fbbc:	cmp	w9, #0x9
  42fbc0:	b.eq	42fbcc <ferror@plt+0x2bb9c>  // b.none
  42fbc4:	ldrb	w9, [x8], #1
  42fbc8:	b	42fbac <ferror@plt+0x2bb7c>
  42fbcc:	sturb	wzr, [x8, #-1]
  42fbd0:	ldr	x0, [x23, #4088]
  42fbd4:	add	x1, sp, #0x18
  42fbd8:	bl	40b878 <ferror@plt+0x7848>
  42fbdc:	cbnz	x0, 42fb0c <ferror@plt+0x2badc>
  42fbe0:	ldr	x21, [x23, #4088]
  42fbe4:	add	x0, sp, #0x18
  42fbe8:	bl	41c024 <ferror@plt+0x17ff4>
  42fbec:	mov	x20, x22
  42fbf0:	mov	x22, x0
  42fbf4:	mov	x0, x28
  42fbf8:	bl	41c024 <ferror@plt+0x17ff4>
  42fbfc:	mov	x2, x0
  42fc00:	mov	x0, x21
  42fc04:	mov	x1, x22
  42fc08:	mov	x22, x20
  42fc0c:	bl	40bafc <ferror@plt+0x7acc>
  42fc10:	b	42fb0c <ferror@plt+0x2badc>
  42fc14:	mov	x0, x27
  42fc18:	bl	4037c0 <fclose@plt>
  42fc1c:	ldr	x20, [sp, #16]
  42fc20:	mov	w21, #0x1f                  	// #31
  42fc24:	ldr	x0, [x23, #4088]
  42fc28:	mov	x1, x26
  42fc2c:	bl	40b878 <ferror@plt+0x7848>
  42fc30:	cbz	x0, 42fc68 <ferror@plt+0x2bc38>
  42fc34:	mov	x1, x26
  42fc38:	mov	x27, x0
  42fc3c:	bl	403b70 <strcmp@plt>
  42fc40:	cbz	w0, 42fc68 <ferror@plt+0x2bc38>
  42fc44:	subs	w21, w21, #0x1
  42fc48:	mov	x26, x27
  42fc4c:	b.ne	42fc24 <ferror@plt+0x2bbf4>  // b.any
  42fc50:	ldrb	w8, [x22]
  42fc54:	tbnz	w8, #0, 42fc5c <ferror@plt+0x2bc2c>
  42fc58:	bl	42fd14 <ferror@plt+0x2bce4>
  42fc5c:	mov	w8, #0x1                   	// #1
  42fc60:	mov	x26, x27
  42fc64:	strb	w8, [x22]
  42fc68:	mov	x0, x20
  42fc6c:	mov	x1, x26
  42fc70:	bl	42f7b0 <ferror@plt+0x2b780>
  42fc74:	ldr	x26, [x24, #8]!
  42fc78:	cbnz	x26, 42fad0 <ferror@plt+0x2baa0>
  42fc7c:	ldr	x0, [sp, #8]
  42fc80:	bl	41d828 <ferror@plt+0x197f8>
  42fc84:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42fc88:	add	x0, x0, #0xc02
  42fc8c:	bl	41c024 <ferror@plt+0x17ff4>
  42fc90:	mov	x1, x0
  42fc94:	mov	x0, x20
  42fc98:	bl	42eb18 <ferror@plt+0x2aae8>
  42fc9c:	mov	x0, x20
  42fca0:	mov	x1, xzr
  42fca4:	bl	42eb18 <ferror@plt+0x2aae8>
  42fca8:	mov	x0, x20
  42fcac:	mov	w1, wzr
  42fcb0:	bl	42e62c <ferror@plt+0x2a5fc>
  42fcb4:	ldr	x8, [sp]
  42fcb8:	str	x0, [x8, #8]
  42fcbc:	b	42fcc4 <ferror@plt+0x2bc94>
  42fcc0:	ldr	x0, [x19, #8]
  42fcc4:	ldp	x20, x19, [sp, #368]
  42fcc8:	ldp	x22, x21, [sp, #352]
  42fccc:	ldp	x24, x23, [sp, #336]
  42fcd0:	ldp	x26, x25, [sp, #320]
  42fcd4:	ldp	x28, x27, [sp, #304]
  42fcd8:	ldp	x29, x30, [sp, #288]
  42fcdc:	add	sp, sp, #0x180
  42fce0:	ret
  42fce4:	stp	x29, x30, [sp, #-32]!
  42fce8:	str	x19, [sp, #16]
  42fcec:	mov	x19, x0
  42fcf0:	ldr	x0, [x0]
  42fcf4:	mov	x29, sp
  42fcf8:	bl	411d58 <ferror@plt+0xdd28>
  42fcfc:	ldr	x0, [x19, #8]
  42fd00:	bl	41d828 <ferror@plt+0x197f8>
  42fd04:	mov	x0, x19
  42fd08:	ldr	x19, [sp, #16]
  42fd0c:	ldp	x29, x30, [sp], #32
  42fd10:	b	411d58 <ferror@plt+0xdd28>
  42fd14:	sub	sp, sp, #0x120
  42fd18:	stp	x29, x30, [sp, #256]
  42fd1c:	add	x29, sp, #0x100
  42fd20:	mov	x8, #0xffffffffffffffc8    	// #-56
  42fd24:	mov	x9, sp
  42fd28:	sub	x10, x29, #0x78
  42fd2c:	movk	x8, #0xff80, lsl #32
  42fd30:	add	x11, x29, #0x20
  42fd34:	add	x9, x9, #0x80
  42fd38:	add	x10, x10, #0x38
  42fd3c:	stp	x9, x8, [x29, #-16]
  42fd40:	stp	x11, x10, [x29, #-32]
  42fd44:	stp	x1, x2, [x29, #-120]
  42fd48:	stp	x3, x4, [x29, #-104]
  42fd4c:	stp	x5, x6, [x29, #-88]
  42fd50:	stur	x7, [x29, #-72]
  42fd54:	stp	q0, q1, [sp]
  42fd58:	ldp	q0, q1, [x29, #-32]
  42fd5c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  42fd60:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  42fd64:	add	x0, x0, #0xa7f
  42fd68:	add	x2, x2, #0x619
  42fd6c:	sub	x3, x29, #0x40
  42fd70:	mov	w1, #0x10                  	// #16
  42fd74:	str	x28, [sp, #272]
  42fd78:	stp	q2, q3, [sp, #32]
  42fd7c:	stp	q4, q5, [sp, #64]
  42fd80:	stp	q6, q7, [sp, #96]
  42fd84:	stp	q0, q1, [x29, #-64]
  42fd88:	bl	412c74 <ferror@plt+0xec44>
  42fd8c:	ldr	x28, [sp, #272]
  42fd90:	ldp	x29, x30, [sp, #256]
  42fd94:	add	sp, sp, #0x120
  42fd98:	ret
  42fd9c:	stp	x29, x30, [sp, #-32]!
  42fda0:	str	x19, [sp, #16]
  42fda4:	adrp	x19, 489000 <__environ@@GLIBC_2.17+0x6f0>
  42fda8:	ldr	w0, [x19, #4]
  42fdac:	mov	x29, sp
  42fdb0:	cbz	w0, 42fdc0 <ferror@plt+0x2bd90>
  42fdb4:	ldr	x19, [sp, #16]
  42fdb8:	ldp	x29, x30, [sp], #32
  42fdbc:	ret
  42fdc0:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  42fdc4:	add	x0, x0, #0x651
  42fdc8:	bl	417590 <ferror@plt+0x13560>
  42fdcc:	str	w0, [x19, #4]
  42fdd0:	b	42fdb4 <ferror@plt+0x2bd84>
  42fdd4:	sub	sp, sp, #0x40
  42fdd8:	add	x2, sp, #0x8
  42fddc:	stp	x29, x30, [sp, #16]
  42fde0:	stp	x22, x21, [sp, #32]
  42fde4:	stp	x20, x19, [sp, #48]
  42fde8:	add	x29, sp, #0x10
  42fdec:	mov	x19, x1
  42fdf0:	mov	x20, x0
  42fdf4:	bl	42fe74 <ferror@plt+0x2be44>
  42fdf8:	cbnz	w0, 42fe5c <ferror@plt+0x2be2c>
  42fdfc:	mov	x0, x20
  42fe00:	bl	42f49c <ferror@plt+0x2b46c>
  42fe04:	mov	x21, x0
  42fe08:	mov	x0, x19
  42fe0c:	bl	42f49c <ferror@plt+0x2b46c>
  42fe10:	cbz	x0, 42fe4c <ferror@plt+0x2be1c>
  42fe14:	ldr	x1, [x0]
  42fe18:	cbz	x1, 42fe4c <ferror@plt+0x2be1c>
  42fe1c:	add	x22, x0, #0x8
  42fe20:	add	x2, sp, #0x8
  42fe24:	mov	x0, x20
  42fe28:	bl	42fe74 <ferror@plt+0x2be44>
  42fe2c:	cbnz	w0, 42fe5c <ferror@plt+0x2be2c>
  42fe30:	ldur	x1, [x22, #-8]
  42fe34:	add	x2, sp, #0x8
  42fe38:	mov	x0, x21
  42fe3c:	bl	42febc <ferror@plt+0x2be8c>
  42fe40:	cbnz	w0, 42fe5c <ferror@plt+0x2be2c>
  42fe44:	ldr	x1, [x22], #8
  42fe48:	cbnz	x1, 42fe20 <ferror@plt+0x2bdf0>
  42fe4c:	add	x2, sp, #0x8
  42fe50:	mov	x0, x21
  42fe54:	mov	x1, x19
  42fe58:	bl	42febc <ferror@plt+0x2be8c>
  42fe5c:	ldr	x0, [sp, #8]
  42fe60:	ldp	x20, x19, [sp, #48]
  42fe64:	ldp	x22, x21, [sp, #32]
  42fe68:	ldp	x29, x30, [sp, #16]
  42fe6c:	add	sp, sp, #0x40
  42fe70:	ret
  42fe74:	stp	x29, x30, [sp, #-32]!
  42fe78:	str	x19, [sp, #16]
  42fe7c:	mov	x29, sp
  42fe80:	mov	x19, x2
  42fe84:	bl	403dc0 <iconv_open@plt>
  42fe88:	cmn	x0, #0x1
  42fe8c:	str	x0, [x19]
  42fe90:	b.ne	42feac <ferror@plt+0x2be7c>  // b.any
  42fe94:	bl	403f30 <__errno_location@plt>
  42fe98:	ldr	w8, [x0]
  42fe9c:	cmp	w8, #0x16
  42fea0:	b.ne	42feac <ferror@plt+0x2be7c>  // b.any
  42fea4:	mov	w0, wzr
  42fea8:	b	42feb0 <ferror@plt+0x2be80>
  42feac:	mov	w0, #0x1                   	// #1
  42feb0:	ldr	x19, [sp, #16]
  42feb4:	ldp	x29, x30, [sp], #32
  42feb8:	ret
  42febc:	stp	x29, x30, [sp, #-48]!
  42fec0:	str	x21, [sp, #16]
  42fec4:	stp	x20, x19, [sp, #32]
  42fec8:	mov	x29, sp
  42fecc:	cbz	x0, 42ff08 <ferror@plt+0x2bed8>
  42fed0:	mov	x8, x0
  42fed4:	ldr	x0, [x0]
  42fed8:	cbz	x0, 42ff08 <ferror@plt+0x2bed8>
  42fedc:	mov	x19, x2
  42fee0:	mov	x20, x1
  42fee4:	add	x21, x8, #0x8
  42fee8:	mov	x1, x20
  42feec:	mov	x2, x19
  42fef0:	bl	42fe74 <ferror@plt+0x2be44>
  42fef4:	cbnz	w0, 42ff04 <ferror@plt+0x2bed4>
  42fef8:	ldr	x0, [x21], #8
  42fefc:	cbnz	x0, 42fee8 <ferror@plt+0x2beb8>
  42ff00:	b	42ff08 <ferror@plt+0x2bed8>
  42ff04:	mov	w0, #0x1                   	// #1
  42ff08:	ldp	x20, x19, [sp, #32]
  42ff0c:	ldr	x21, [sp, #16]
  42ff10:	ldp	x29, x30, [sp], #48
  42ff14:	ret
  42ff18:	b	403b90 <iconv@plt>
  42ff1c:	b	4035e0 <iconv_close@plt>
  42ff20:	sub	sp, sp, #0x80
  42ff24:	cmn	x2, #0x1
  42ff28:	stp	x29, x30, [sp, #32]
  42ff2c:	stp	x28, x27, [sp, #48]
  42ff30:	stp	x26, x25, [sp, #64]
  42ff34:	stp	x24, x23, [sp, #80]
  42ff38:	stp	x22, x21, [sp, #96]
  42ff3c:	stp	x20, x19, [sp, #112]
  42ff40:	add	x29, sp, #0x20
  42ff44:	b.eq	430120 <ferror@plt+0x2c0f0>  // b.none
  42ff48:	mov	x20, x5
  42ff4c:	mov	x19, x4
  42ff50:	mov	x22, x3
  42ff54:	mov	x25, x2
  42ff58:	mov	x23, x1
  42ff5c:	mov	x24, x0
  42ff60:	tbz	x1, #63, 42ff70 <ferror@plt+0x2bf40>
  42ff64:	mov	x0, x24
  42ff68:	bl	403550 <strlen@plt>
  42ff6c:	mov	x23, x0
  42ff70:	add	x26, x23, #0x4
  42ff74:	mov	x0, x26
  42ff78:	stp	x23, x24, [sp, #8]
  42ff7c:	str	x23, [sp]
  42ff80:	bl	411be4 <ferror@plt+0xdbb4>
  42ff84:	mov	x21, x0
  42ff88:	mov	w27, wzr
  42ff8c:	stur	x0, [x29, #-8]
  42ff90:	cbz	w27, 42ffac <ferror@plt+0x2bf7c>
  42ff94:	add	x2, sp, #0x8
  42ff98:	sub	x3, x29, #0x8
  42ff9c:	mov	x4, sp
  42ffa0:	mov	x0, x25
  42ffa4:	mov	x1, xzr
  42ffa8:	b	42ffc0 <ferror@plt+0x2bf90>
  42ffac:	add	x1, sp, #0x10
  42ffb0:	add	x2, sp, #0x8
  42ffb4:	sub	x3, x29, #0x8
  42ffb8:	mov	x4, sp
  42ffbc:	mov	x0, x25
  42ffc0:	bl	403b90 <iconv@plt>
  42ffc4:	cmn	x0, #0x1
  42ffc8:	b.eq	42ffdc <ferror@plt+0x2bfac>  // b.none
  42ffcc:	cbnz	w27, 430058 <ferror@plt+0x2c028>
  42ffd0:	str	xzr, [sp, #8]
  42ffd4:	mov	w27, #0x1                   	// #1
  42ffd8:	b	42ff90 <ferror@plt+0x2bf60>
  42ffdc:	bl	403f30 <__errno_location@plt>
  42ffe0:	ldr	w0, [x0]
  42ffe4:	cmp	w0, #0x7
  42ffe8:	b.ne	430020 <ferror@plt+0x2bff0>  // b.any
  42ffec:	ldur	x8, [x29, #-8]
  42fff0:	lsl	x26, x26, #1
  42fff4:	mov	x0, x21
  42fff8:	mov	x1, x26
  42fffc:	sub	x28, x8, x21
  430000:	bl	411cf8 <ferror@plt+0xdcc8>
  430004:	add	x8, x0, x28
  430008:	sub	x9, x26, x28
  43000c:	stur	x8, [x29, #-8]
  430010:	sub	x8, x9, #0x4
  430014:	mov	x21, x0
  430018:	str	x8, [sp]
  43001c:	b	42ff90 <ferror@plt+0x2bf60>
  430020:	cmp	w0, #0x16
  430024:	b.eq	430058 <ferror@plt+0x2c028>  // b.none
  430028:	cmp	w0, #0x54
  43002c:	b.ne	4300ec <ferror@plt+0x2c0bc>  // b.any
  430030:	adrp	x25, 489000 <__environ@@GLIBC_2.17+0x6f0>
  430034:	ldr	w1, [x25, #4]
  430038:	cbz	w1, 430158 <ferror@plt+0x2c128>
  43003c:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  430040:	add	x3, x3, #0x9c9
  430044:	mov	w2, #0x1                   	// #1
  430048:	mov	x0, x20
  43004c:	mov	w25, #0x1                   	// #1
  430050:	bl	409174 <ferror@plt+0x5144>
  430054:	b	43005c <ferror@plt+0x2c02c>
  430058:	mov	w25, wzr
  43005c:	ldur	x8, [x29, #-8]
  430060:	str	wzr, [x8]
  430064:	ldr	x8, [sp, #16]
  430068:	sub	x8, x8, x24
  43006c:	cbz	x22, 430078 <ferror@plt+0x2c048>
  430070:	str	x8, [x22]
  430074:	b	4300a8 <ferror@plt+0x2c078>
  430078:	cbnz	w25, 4300a8 <ferror@plt+0x2c078>
  43007c:	cmp	x8, x23
  430080:	b.eq	4300a8 <ferror@plt+0x2c078>  // b.none
  430084:	adrp	x22, 489000 <__environ@@GLIBC_2.17+0x6f0>
  430088:	ldr	w1, [x22, #4]
  43008c:	cbz	w1, 430140 <ferror@plt+0x2c110>
  430090:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  430094:	add	x3, x3, #0x99e
  430098:	mov	w2, #0x3                   	// #3
  43009c:	mov	x0, x20
  4300a0:	bl	409174 <ferror@plt+0x5144>
  4300a4:	mov	w25, #0x1                   	// #1
  4300a8:	cbz	x19, 4300b8 <ferror@plt+0x2c088>
  4300ac:	ldur	x8, [x29, #-8]
  4300b0:	sub	x8, x8, x21
  4300b4:	str	x8, [x19]
  4300b8:	cbz	w25, 4300c8 <ferror@plt+0x2c098>
  4300bc:	mov	x0, x21
  4300c0:	bl	411d58 <ferror@plt+0xdd28>
  4300c4:	mov	x21, xzr
  4300c8:	mov	x0, x21
  4300cc:	ldp	x20, x19, [sp, #112]
  4300d0:	ldp	x22, x21, [sp, #96]
  4300d4:	ldp	x24, x23, [sp, #80]
  4300d8:	ldp	x26, x25, [sp, #64]
  4300dc:	ldp	x28, x27, [sp, #48]
  4300e0:	ldp	x29, x30, [sp, #32]
  4300e4:	add	sp, sp, #0x80
  4300e8:	ret
  4300ec:	adrp	x26, 489000 <__environ@@GLIBC_2.17+0x6f0>
  4300f0:	ldr	w25, [x26, #4]
  4300f4:	cbz	w25, 430170 <ferror@plt+0x2c140>
  4300f8:	bl	41c680 <ferror@plt+0x18650>
  4300fc:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  430100:	mov	x4, x0
  430104:	add	x3, x3, #0x6d2
  430108:	mov	w2, #0x2                   	// #2
  43010c:	mov	x0, x20
  430110:	mov	w1, w25
  430114:	bl	409050 <ferror@plt+0x5020>
  430118:	mov	w25, #0x1                   	// #1
  43011c:	b	43005c <ferror@plt+0x2c02c>
  430120:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  430124:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  430128:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  43012c:	add	x0, x0, #0xa7f
  430130:	add	x1, x1, #0x661
  430134:	add	x2, x2, #0x6b9
  430138:	bl	412a18 <ferror@plt+0xe9e8>
  43013c:	b	4300c4 <ferror@plt+0x2c094>
  430140:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430144:	add	x0, x0, #0x651
  430148:	bl	417590 <ferror@plt+0x13560>
  43014c:	mov	w1, w0
  430150:	str	w0, [x22, #4]
  430154:	b	430090 <ferror@plt+0x2c060>
  430158:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  43015c:	add	x0, x0, #0x651
  430160:	bl	417590 <ferror@plt+0x13560>
  430164:	mov	w1, w0
  430168:	str	w0, [x25, #4]
  43016c:	b	43003c <ferror@plt+0x2c00c>
  430170:	adrp	x8, 475000 <ferror@plt+0x70fd0>
  430174:	add	x8, x8, #0x651
  430178:	mov	w27, w0
  43017c:	mov	x0, x8
  430180:	bl	417590 <ferror@plt+0x13560>
  430184:	mov	w25, w0
  430188:	mov	w0, w27
  43018c:	str	w25, [x26, #4]
  430190:	b	4300f8 <ferror@plt+0x2c0c8>
  430194:	stp	x29, x30, [sp, #-64]!
  430198:	stp	x24, x23, [sp, #16]
  43019c:	stp	x22, x21, [sp, #32]
  4301a0:	stp	x20, x19, [sp, #48]
  4301a4:	mov	x29, sp
  4301a8:	cbz	x0, 43023c <ferror@plt+0x2c20c>
  4301ac:	cbz	x2, 430258 <ferror@plt+0x2c228>
  4301b0:	cbz	x3, 430274 <ferror@plt+0x2c244>
  4301b4:	mov	x22, x1
  4301b8:	mov	x23, x0
  4301bc:	mov	x0, x2
  4301c0:	mov	x1, x3
  4301c4:	mov	x2, x6
  4301c8:	mov	x21, x6
  4301cc:	mov	x19, x5
  4301d0:	mov	x20, x4
  4301d4:	bl	430294 <ferror@plt+0x2c264>
  4301d8:	cmn	x0, #0x1
  4301dc:	b.eq	430214 <ferror@plt+0x2c1e4>  // b.none
  4301e0:	mov	x24, x0
  4301e4:	mov	x0, x23
  4301e8:	mov	x1, x22
  4301ec:	mov	x2, x24
  4301f0:	mov	x3, x20
  4301f4:	mov	x4, x19
  4301f8:	mov	x5, x21
  4301fc:	bl	42ff20 <ferror@plt+0x2bef0>
  430200:	mov	x19, x0
  430204:	mov	x0, x24
  430208:	bl	4035e0 <iconv_close@plt>
  43020c:	mov	x0, x19
  430210:	b	430228 <ferror@plt+0x2c1f8>
  430214:	cbz	x20, 43021c <ferror@plt+0x2c1ec>
  430218:	str	xzr, [x20]
  43021c:	cbz	x19, 430224 <ferror@plt+0x2c1f4>
  430220:	str	xzr, [x19]
  430224:	mov	x0, xzr
  430228:	ldp	x20, x19, [sp, #48]
  43022c:	ldp	x22, x21, [sp, #32]
  430230:	ldp	x24, x23, [sp, #16]
  430234:	ldp	x29, x30, [sp], #64
  430238:	ret
  43023c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  430240:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  430244:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  430248:	add	x0, x0, #0xa7f
  43024c:	add	x1, x1, #0x6ee
  430250:	add	x2, x2, #0x996
  430254:	b	43028c <ferror@plt+0x2c25c>
  430258:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43025c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  430260:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  430264:	add	x0, x0, #0xa7f
  430268:	add	x1, x1, #0x6ee
  43026c:	add	x2, x2, #0x751
  430270:	b	43028c <ferror@plt+0x2c25c>
  430274:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  430278:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  43027c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  430280:	add	x0, x0, #0xa7f
  430284:	add	x1, x1, #0x6ee
  430288:	add	x2, x2, #0x764
  43028c:	bl	412a18 <ferror@plt+0xe9e8>
  430290:	b	430224 <ferror@plt+0x2c1f4>
  430294:	stp	x29, x30, [sp, #-64]!
  430298:	stp	x24, x23, [sp, #16]
  43029c:	stp	x22, x21, [sp, #32]
  4302a0:	stp	x20, x19, [sp, #48]
  4302a4:	mov	x29, sp
  4302a8:	mov	x22, x2
  4302ac:	mov	x21, x1
  4302b0:	mov	x20, x0
  4302b4:	bl	42fdd4 <ferror@plt+0x2bda4>
  4302b8:	mov	x19, x0
  4302bc:	cbz	x22, 430314 <ferror@plt+0x2c2e4>
  4302c0:	cmn	x19, #0x1
  4302c4:	b.ne	430314 <ferror@plt+0x2c2e4>  // b.any
  4302c8:	bl	403f30 <__errno_location@plt>
  4302cc:	adrp	x24, 489000 <__environ@@GLIBC_2.17+0x6f0>
  4302d0:	ldr	w1, [x24, #4]
  4302d4:	ldr	w23, [x0]
  4302d8:	cbz	w1, 43032c <ferror@plt+0x2c2fc>
  4302dc:	cmp	w23, #0x16
  4302e0:	b.ne	4302f8 <ferror@plt+0x2c2c8>  // b.any
  4302e4:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  4302e8:	add	x3, x3, #0xa78
  4302ec:	mov	x0, x22
  4302f0:	mov	w2, wzr
  4302f4:	b	430308 <ferror@plt+0x2c2d8>
  4302f8:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  4302fc:	add	x3, x3, #0xab4
  430300:	mov	w2, #0x2                   	// #2
  430304:	mov	x0, x22
  430308:	mov	x4, x21
  43030c:	mov	x5, x20
  430310:	bl	409050 <ferror@plt+0x5020>
  430314:	mov	x0, x19
  430318:	ldp	x20, x19, [sp, #48]
  43031c:	ldp	x22, x21, [sp, #32]
  430320:	ldp	x24, x23, [sp, #16]
  430324:	ldp	x29, x30, [sp], #64
  430328:	ret
  43032c:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430330:	add	x0, x0, #0x651
  430334:	bl	417590 <ferror@plt+0x13560>
  430338:	mov	w1, w0
  43033c:	str	w0, [x24, #4]
  430340:	b	4302dc <ferror@plt+0x2c2ac>
  430344:	sub	sp, sp, #0xb0
  430348:	stp	x29, x30, [sp, #80]
  43034c:	stp	x28, x27, [sp, #96]
  430350:	stp	x26, x25, [sp, #112]
  430354:	stp	x24, x23, [sp, #128]
  430358:	stp	x22, x21, [sp, #144]
  43035c:	stp	x20, x19, [sp, #160]
  430360:	add	x29, sp, #0x50
  430364:	str	xzr, [sp, #40]
  430368:	cbz	x0, 430694 <ferror@plt+0x2c664>
  43036c:	mov	x22, x2
  430370:	cbz	x2, 4306b0 <ferror@plt+0x2c680>
  430374:	mov	x27, x3
  430378:	cbz	x3, 4306cc <ferror@plt+0x2c69c>
  43037c:	mov	x21, x7
  430380:	mov	x19, x6
  430384:	mov	x25, x5
  430388:	mov	x20, x4
  43038c:	mov	x26, x1
  430390:	mov	x28, x0
  430394:	tbz	x1, #63, 4303a4 <ferror@plt+0x2c374>
  430398:	mov	x0, x28
  43039c:	bl	403550 <strlen@plt>
  4303a0:	mov	x26, x0
  4303a4:	add	x6, sp, #0x28
  4303a8:	mov	x0, x28
  4303ac:	mov	x1, x26
  4303b0:	mov	x2, x22
  4303b4:	mov	x3, x27
  4303b8:	mov	x4, x25
  4303bc:	mov	x5, x19
  4303c0:	bl	430194 <ferror@plt+0x2c164>
  4303c4:	ldr	x24, [sp, #40]
  4303c8:	cbz	x24, 430598 <ferror@plt+0x2c568>
  4303cc:	adrp	x23, 489000 <__environ@@GLIBC_2.17+0x6f0>
  4303d0:	ldr	w1, [x23, #4]
  4303d4:	cbz	w1, 430710 <ferror@plt+0x2c6e0>
  4303d8:	mov	w2, #0x1                   	// #1
  4303dc:	mov	x0, x24
  4303e0:	bl	409028 <ferror@plt+0x4ff8>
  4303e4:	ldr	x1, [sp, #40]
  4303e8:	cbz	w0, 4305a0 <ferror@plt+0x2c570>
  4303ec:	mov	x0, x1
  4303f0:	bl	408f0c <ferror@plt+0x4edc>
  4303f4:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  4303f8:	add	x1, x1, #0xa0e
  4303fc:	mov	x0, x22
  430400:	mov	x2, x21
  430404:	str	xzr, [sp, #40]
  430408:	bl	430294 <ferror@plt+0x2c264>
  43040c:	cmn	x0, #0x1
  430410:	b.eq	4305ac <ferror@plt+0x2c57c>  // b.none
  430414:	adrp	x2, 455000 <ferror@plt+0x50fd0>
  430418:	mov	x24, x0
  43041c:	add	x2, x2, #0xa0e
  430420:	sub	x5, x29, #0x18
  430424:	mov	x0, x28
  430428:	mov	x1, x26
  43042c:	mov	x3, x27
  430430:	mov	x4, x25
  430434:	mov	x6, x21
  430438:	bl	430194 <ferror@plt+0x2c164>
  43043c:	cbz	x0, 430644 <ferror@plt+0x2c614>
  430440:	str	x0, [sp, #8]
  430444:	stur	x0, [x29, #-16]
  430448:	add	x0, x26, #0x4
  43044c:	stur	x26, [x29, #-32]
  430450:	str	x0, [sp, #16]
  430454:	bl	411be4 <ferror@plt+0xdbb4>
  430458:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  43045c:	ldr	x8, [x8, #2328]
  430460:	mov	x23, x0
  430464:	mov	x25, xzr
  430468:	mov	x26, xzr
  43046c:	str	xzr, [sp, #24]
  430470:	str	x8, [sp]
  430474:	stur	x0, [x29, #-8]
  430478:	ldur	x8, [x29, #-24]
  43047c:	sub	x1, x29, #0x10
  430480:	add	x2, sp, #0x20
  430484:	sub	x3, x29, #0x8
  430488:	sub	x4, x29, #0x20
  43048c:	mov	x0, x24
  430490:	str	x8, [sp, #32]
  430494:	bl	403b90 <iconv@plt>
  430498:	ldr	x27, [sp, #32]
  43049c:	cmn	x0, #0x1
  4304a0:	stur	x27, [x29, #-24]
  4304a4:	b.eq	4304c4 <ferror@plt+0x2c494>  // b.none
  4304a8:	cbz	x25, 4304f4 <ferror@plt+0x2c4c4>
  4304ac:	cbnz	x20, 4304b8 <ferror@plt+0x2c488>
  4304b0:	ldr	x0, [sp, #24]
  4304b4:	bl	411d58 <ferror@plt+0xdd28>
  4304b8:	stp	x26, x25, [x29, #-24]
  4304bc:	mov	x25, xzr
  4304c0:	b	430478 <ferror@plt+0x2c448>
  4304c4:	bl	403f30 <__errno_location@plt>
  4304c8:	ldr	w28, [x0]
  4304cc:	cmp	w28, #0x7
  4304d0:	b.eq	430508 <ferror@plt+0x2c4d8>  // b.none
  4304d4:	cmp	w28, #0x54
  4304d8:	b.ne	4305bc <ferror@plt+0x2c58c>  // b.any
  4304dc:	cbnz	x25, 430664 <ferror@plt+0x2c634>
  4304e0:	ldur	x8, [x29, #-16]
  4304e4:	cbz	x8, 4305c4 <ferror@plt+0x2c594>
  4304e8:	cbz	x20, 430544 <ferror@plt+0x2c514>
  4304ec:	mov	x0, x20
  4304f0:	b	430570 <ferror@plt+0x2c540>
  4304f4:	ldur	x8, [x29, #-16]
  4304f8:	cbz	x8, 43065c <ferror@plt+0x2c62c>
  4304fc:	mov	x25, xzr
  430500:	stp	xzr, xzr, [x29, #-24]
  430504:	b	430478 <ferror@plt+0x2c448>
  430508:	ldr	x28, [sp, #16]
  43050c:	ldur	x8, [x29, #-8]
  430510:	mov	x0, x23
  430514:	lsl	x28, x28, #1
  430518:	mov	x1, x28
  43051c:	sub	x27, x8, x23
  430520:	bl	411cf8 <ferror@plt+0xdcc8>
  430524:	add	x8, x0, x27
  430528:	sub	x9, x28, x27
  43052c:	stur	x8, [x29, #-8]
  430530:	sub	x8, x9, #0x4
  430534:	mov	x23, x0
  430538:	str	x28, [sp, #16]
  43053c:	stur	x8, [x29, #-32]
  430540:	b	430478 <ferror@plt+0x2c448>
  430544:	mov	x0, x8
  430548:	bl	4262ec <ferror@plt+0x222bc>
  43054c:	adrp	x8, 475000 <ferror@plt+0x70fd0>
  430550:	adrp	x9, 43a000 <ferror@plt+0x35fd0>
  430554:	cmp	w0, #0x10, lsl #12
  430558:	add	x8, x8, #0x849
  43055c:	add	x9, x9, #0xc24
  430560:	mov	w1, w0
  430564:	csel	x0, x9, x8, cc  // cc = lo, ul, last
  430568:	bl	41c1e4 <ferror@plt+0x181b4>
  43056c:	ldp	x27, x8, [x29, #-24]
  430570:	ldrb	w9, [x8]
  430574:	ldr	x10, [sp]
  430578:	str	x0, [sp, #24]
  43057c:	ldrb	w9, [x10, x9]
  430580:	stur	x0, [x29, #-16]
  430584:	add	x25, x8, x9
  430588:	sub	x26, x27, x9
  43058c:	bl	403550 <strlen@plt>
  430590:	stur	x0, [x29, #-24]
  430594:	b	430478 <ferror@plt+0x2c448>
  430598:	mov	x23, x0
  43059c:	b	4306ec <ferror@plt+0x2c6bc>
  4305a0:	mov	x0, x21
  4305a4:	bl	4091c0 <ferror@plt+0x5190>
  4305a8:	b	4306e8 <ferror@plt+0x2c6b8>
  4305ac:	cbz	x25, 4305b4 <ferror@plt+0x2c584>
  4305b0:	str	xzr, [x25]
  4305b4:	cbnz	x19, 430650 <ferror@plt+0x2c620>
  4305b8:	b	4306e8 <ferror@plt+0x2c6b8>
  4305bc:	cmp	w28, #0x16
  4305c0:	b.eq	430758 <ferror@plt+0x2c728>  // b.none
  4305c4:	adrp	x26, 489000 <__environ@@GLIBC_2.17+0x6f0>
  4305c8:	ldr	w22, [x26, #4]
  4305cc:	cbz	w22, 430728 <ferror@plt+0x2c6f8>
  4305d0:	mov	w0, w28
  4305d4:	bl	41c680 <ferror@plt+0x18650>
  4305d8:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  4305dc:	mov	x4, x0
  4305e0:	add	x3, x3, #0x6d2
  4305e4:	mov	w2, #0x2                   	// #2
  4305e8:	mov	x0, x21
  4305ec:	mov	w1, w22
  4305f0:	bl	409050 <ferror@plt+0x5020>
  4305f4:	mov	w26, #0x1                   	// #1
  4305f8:	ldur	x8, [x29, #-8]
  4305fc:	ldr	x21, [sp, #8]
  430600:	mov	x0, x24
  430604:	str	wzr, [x8]
  430608:	bl	4035e0 <iconv_close@plt>
  43060c:	cbz	x19, 43061c <ferror@plt+0x2c5ec>
  430610:	ldur	x8, [x29, #-8]
  430614:	sub	x8, x8, x23
  430618:	str	x8, [x19]
  43061c:	mov	x0, x21
  430620:	bl	411d58 <ferror@plt+0xdd28>
  430624:	cbz	w26, 4306ec <ferror@plt+0x2c6bc>
  430628:	cbnz	x20, 430638 <ferror@plt+0x2c608>
  43062c:	cbz	x25, 430638 <ferror@plt+0x2c608>
  430630:	ldr	x0, [sp, #24]
  430634:	bl	411d58 <ferror@plt+0xdd28>
  430638:	mov	x0, x23
  43063c:	bl	411d58 <ferror@plt+0xdd28>
  430640:	b	4306e8 <ferror@plt+0x2c6b8>
  430644:	mov	x0, x24
  430648:	bl	4035e0 <iconv_close@plt>
  43064c:	cbz	x19, 4306e8 <ferror@plt+0x2c6b8>
  430650:	mov	x23, xzr
  430654:	str	xzr, [x19]
  430658:	b	4306ec <ferror@plt+0x2c6bc>
  43065c:	mov	w26, wzr
  430660:	b	4305f8 <ferror@plt+0x2c5c8>
  430664:	adrp	x26, 489000 <__environ@@GLIBC_2.17+0x6f0>
  430668:	ldr	w1, [x26, #4]
  43066c:	cbz	w1, 430740 <ferror@plt+0x2c710>
  430670:	ldr	x4, [sp, #24]
  430674:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  430678:	add	x3, x3, #0x81c
  43067c:	mov	w2, #0x1                   	// #1
  430680:	mov	x0, x21
  430684:	mov	x5, x22
  430688:	mov	w26, #0x1                   	// #1
  43068c:	bl	409050 <ferror@plt+0x5020>
  430690:	b	4305f8 <ferror@plt+0x2c5c8>
  430694:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  430698:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  43069c:	adrp	x2, 436000 <ferror@plt+0x31fd0>
  4306a0:	add	x0, x0, #0xa7f
  4306a4:	add	x1, x1, #0x779
  4306a8:	add	x2, x2, #0x996
  4306ac:	b	4306e4 <ferror@plt+0x2c6b4>
  4306b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4306b4:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  4306b8:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  4306bc:	add	x0, x0, #0xa7f
  4306c0:	add	x1, x1, #0x779
  4306c4:	add	x2, x2, #0x751
  4306c8:	b	4306e4 <ferror@plt+0x2c6b4>
  4306cc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4306d0:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  4306d4:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  4306d8:	add	x0, x0, #0xa7f
  4306dc:	add	x1, x1, #0x779
  4306e0:	add	x2, x2, #0x764
  4306e4:	bl	412a18 <ferror@plt+0xe9e8>
  4306e8:	mov	x23, xzr
  4306ec:	mov	x0, x23
  4306f0:	ldp	x20, x19, [sp, #160]
  4306f4:	ldp	x22, x21, [sp, #144]
  4306f8:	ldp	x24, x23, [sp, #128]
  4306fc:	ldp	x26, x25, [sp, #112]
  430700:	ldp	x28, x27, [sp, #96]
  430704:	ldp	x29, x30, [sp, #80]
  430708:	add	sp, sp, #0xb0
  43070c:	ret
  430710:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430714:	add	x0, x0, #0x651
  430718:	bl	417590 <ferror@plt+0x13560>
  43071c:	mov	w1, w0
  430720:	str	w0, [x23, #4]
  430724:	b	4303d8 <ferror@plt+0x2c3a8>
  430728:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  43072c:	add	x0, x0, #0x651
  430730:	bl	417590 <ferror@plt+0x13560>
  430734:	mov	w22, w0
  430738:	str	w0, [x26, #4]
  43073c:	b	4305d0 <ferror@plt+0x2c5a0>
  430740:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430744:	add	x0, x0, #0x651
  430748:	bl	417590 <ferror@plt+0x13560>
  43074c:	mov	w1, w0
  430750:	str	w0, [x26, #4]
  430754:	b	430670 <ferror@plt+0x2c640>
  430758:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43075c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  430760:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  430764:	add	x0, x0, #0xa7f
  430768:	add	x1, x1, #0x7f9
  43076c:	add	x3, x3, #0x804
  430770:	mov	w2, #0x2e0                 	// #736
  430774:	mov	x4, xzr
  430778:	bl	421e64 <ferror@plt+0x1de34>
  43077c:	stp	x29, x30, [sp, #-64]!
  430780:	mov	x29, sp
  430784:	str	x23, [sp, #16]
  430788:	mov	x23, x0
  43078c:	add	x0, x29, #0x18
  430790:	stp	x22, x21, [sp, #32]
  430794:	stp	x20, x19, [sp, #48]
  430798:	mov	x19, x4
  43079c:	mov	x20, x3
  4307a0:	mov	x21, x2
  4307a4:	mov	x22, x1
  4307a8:	bl	42f5a0 <ferror@plt+0x2b570>
  4307ac:	cbz	w0, 4307cc <ferror@plt+0x2c79c>
  4307b0:	mov	x0, x23
  4307b4:	mov	x1, x22
  4307b8:	mov	x2, x21
  4307bc:	mov	x3, x20
  4307c0:	mov	x4, x19
  4307c4:	bl	430804 <ferror@plt+0x2c7d4>
  4307c8:	b	4307f0 <ferror@plt+0x2c7c0>
  4307cc:	ldr	x3, [x29, #24]
  4307d0:	adrp	x2, 455000 <ferror@plt+0x50fd0>
  4307d4:	add	x2, x2, #0xa0e
  4307d8:	mov	x0, x23
  4307dc:	mov	x1, x22
  4307e0:	mov	x4, x21
  4307e4:	mov	x5, x20
  4307e8:	mov	x6, x19
  4307ec:	bl	430194 <ferror@plt+0x2c164>
  4307f0:	ldp	x20, x19, [sp, #48]
  4307f4:	ldp	x22, x21, [sp, #32]
  4307f8:	ldr	x23, [sp, #16]
  4307fc:	ldp	x29, x30, [sp], #64
  430800:	ret
  430804:	stp	x29, x30, [sp, #-64]!
  430808:	stp	x20, x19, [sp, #48]
  43080c:	mov	x19, x2
  430810:	mov	x2, xzr
  430814:	str	x23, [sp, #16]
  430818:	stp	x22, x21, [sp, #32]
  43081c:	mov	x29, sp
  430820:	mov	x22, x4
  430824:	mov	x20, x3
  430828:	mov	x23, x1
  43082c:	mov	x21, x0
  430830:	bl	427444 <ferror@plt+0x23414>
  430834:	cbz	w0, 430860 <ferror@plt+0x2c830>
  430838:	tbnz	x23, #63, 4308a8 <ferror@plt+0x2c878>
  43083c:	mov	x1, xzr
  430840:	cbz	x23, 4308b4 <ferror@plt+0x2c884>
  430844:	ldrb	w8, [x21, x1]
  430848:	cbz	w8, 4308b4 <ferror@plt+0x2c884>
  43084c:	add	x1, x1, #0x1
  430850:	cmp	x23, x1
  430854:	b.ne	430844 <ferror@plt+0x2c814>  // b.any
  430858:	mov	x1, x23
  43085c:	b	4308b4 <ferror@plt+0x2c884>
  430860:	cbz	x20, 430868 <ferror@plt+0x2c838>
  430864:	str	xzr, [x20]
  430868:	cbz	x19, 430870 <ferror@plt+0x2c840>
  43086c:	str	xzr, [x19]
  430870:	adrp	x19, 489000 <__environ@@GLIBC_2.17+0x6f0>
  430874:	ldr	w1, [x19, #4]
  430878:	cbz	w1, 4308dc <ferror@plt+0x2c8ac>
  43087c:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  430880:	add	x3, x3, #0x9c9
  430884:	mov	w2, #0x1                   	// #1
  430888:	mov	x0, x22
  43088c:	bl	409174 <ferror@plt+0x5144>
  430890:	ldp	x20, x19, [sp, #48]
  430894:	ldp	x22, x21, [sp, #32]
  430898:	ldr	x23, [sp, #16]
  43089c:	mov	x0, xzr
  4308a0:	ldp	x29, x30, [sp], #64
  4308a4:	ret
  4308a8:	mov	x0, x21
  4308ac:	bl	403550 <strlen@plt>
  4308b0:	mov	x1, x0
  4308b4:	cbz	x20, 4308bc <ferror@plt+0x2c88c>
  4308b8:	str	x1, [x20]
  4308bc:	cbz	x19, 4308c4 <ferror@plt+0x2c894>
  4308c0:	str	x1, [x19]
  4308c4:	mov	x0, x21
  4308c8:	ldp	x20, x19, [sp, #48]
  4308cc:	ldp	x22, x21, [sp, #32]
  4308d0:	ldr	x23, [sp, #16]
  4308d4:	ldp	x29, x30, [sp], #64
  4308d8:	b	41c0c8 <ferror@plt+0x18098>
  4308dc:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  4308e0:	add	x0, x0, #0x651
  4308e4:	bl	417590 <ferror@plt+0x13560>
  4308e8:	mov	w1, w0
  4308ec:	str	w0, [x19, #4]
  4308f0:	b	43087c <ferror@plt+0x2c84c>
  4308f4:	stp	x29, x30, [sp, #-64]!
  4308f8:	mov	x29, sp
  4308fc:	str	x23, [sp, #16]
  430900:	mov	x23, x0
  430904:	add	x0, x29, #0x18
  430908:	stp	x22, x21, [sp, #32]
  43090c:	stp	x20, x19, [sp, #48]
  430910:	mov	x19, x4
  430914:	mov	x20, x3
  430918:	mov	x21, x2
  43091c:	mov	x22, x1
  430920:	bl	42f5a0 <ferror@plt+0x2b570>
  430924:	cbz	w0, 430944 <ferror@plt+0x2c914>
  430928:	mov	x0, x23
  43092c:	mov	x1, x22
  430930:	mov	x2, x21
  430934:	mov	x3, x20
  430938:	mov	x4, x19
  43093c:	bl	430804 <ferror@plt+0x2c7d4>
  430940:	b	430968 <ferror@plt+0x2c938>
  430944:	ldr	x2, [x29, #24]
  430948:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  43094c:	add	x3, x3, #0xa0e
  430950:	mov	x0, x23
  430954:	mov	x1, x22
  430958:	mov	x4, x21
  43095c:	mov	x5, x20
  430960:	mov	x6, x19
  430964:	bl	430194 <ferror@plt+0x2c164>
  430968:	ldp	x20, x19, [sp, #48]
  43096c:	ldp	x22, x21, [sp, #32]
  430970:	ldr	x23, [sp, #16]
  430974:	ldp	x29, x30, [sp], #64
  430978:	ret
  43097c:	sub	sp, sp, #0x50
  430980:	stp	x20, x19, [sp, #64]
  430984:	mov	x19, x0
  430988:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  43098c:	add	x0, x0, #0x8d8
  430990:	stp	x29, x30, [sp, #16]
  430994:	stp	x24, x23, [sp, #32]
  430998:	stp	x22, x21, [sp, #48]
  43099c:	add	x29, sp, #0x10
  4309a0:	bl	42afd0 <ferror@plt+0x26fa0>
  4309a4:	mov	x20, x0
  4309a8:	cbnz	x0, 4309c8 <ferror@plt+0x2c998>
  4309ac:	mov	w0, #0x18                  	// #24
  4309b0:	bl	411ca8 <ferror@plt+0xdc78>
  4309b4:	mov	x20, x0
  4309b8:	adrp	x0, 488000 <ferror@plt+0x83fd0>
  4309bc:	add	x0, x0, #0x8d8
  4309c0:	mov	x1, x20
  4309c4:	bl	42b09c <ferror@plt+0x2706c>
  4309c8:	add	x0, sp, #0x8
  4309cc:	bl	42f5a0 <ferror@plt+0x2b570>
  4309d0:	ldr	x21, [x20, #8]
  4309d4:	cbz	x21, 4309e8 <ferror@plt+0x2c9b8>
  4309d8:	ldr	x1, [sp, #8]
  4309dc:	mov	x0, x21
  4309e0:	bl	403b70 <strcmp@plt>
  4309e4:	cbz	w0, 430b30 <ferror@plt+0x2cb00>
  4309e8:	mov	x0, x21
  4309ec:	bl	411d58 <ferror@plt+0xdd28>
  4309f0:	ldr	x0, [x20, #16]
  4309f4:	bl	41d828 <ferror@plt+0x197f8>
  4309f8:	ldr	x0, [sp, #8]
  4309fc:	bl	41c024 <ferror@plt+0x17ff4>
  430a00:	str	x0, [x20, #8]
  430a04:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430a08:	add	x0, x0, #0x850
  430a0c:	bl	403f40 <getenv@plt>
  430a10:	cbz	x0, 430ab0 <ferror@plt+0x2ca80>
  430a14:	ldrb	w8, [x0]
  430a18:	cbz	w8, 430ab0 <ferror@plt+0x2ca80>
  430a1c:	adrp	x1, 473000 <ferror@plt+0x6efd0>
  430a20:	add	x1, x1, #0xd43
  430a24:	mov	w2, wzr
  430a28:	bl	41d4d4 <ferror@plt+0x194a4>
  430a2c:	str	x0, [x20, #16]
  430a30:	ldr	x23, [x0]
  430a34:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  430a38:	mov	x21, x0
  430a3c:	add	x1, x1, #0xa0e
  430a40:	mov	x0, x23
  430a44:	bl	403b70 <strcmp@plt>
  430a48:	cmp	w0, #0x0
  430a4c:	cset	w8, eq  // eq = none
  430a50:	str	w8, [x20]
  430a54:	cbz	x23, 430b30 <ferror@plt+0x2cb00>
  430a58:	adrp	x22, 475000 <ferror@plt+0x70fd0>
  430a5c:	mov	x24, xzr
  430a60:	add	x22, x22, #0x864
  430a64:	mov	x0, x22
  430a68:	mov	x1, x23
  430a6c:	bl	403b70 <strcmp@plt>
  430a70:	cbnz	w0, 430a9c <ferror@plt+0x2ca6c>
  430a74:	mov	x0, sp
  430a78:	bl	42f5a0 <ferror@plt+0x2b570>
  430a7c:	ldr	x8, [x20, #16]
  430a80:	ldr	x0, [x8, x24]
  430a84:	bl	411d58 <ferror@plt+0xdd28>
  430a88:	ldr	x0, [sp]
  430a8c:	bl	41c024 <ferror@plt+0x17ff4>
  430a90:	ldr	x8, [x20, #16]
  430a94:	str	x0, [x8, x24]
  430a98:	ldr	x21, [x20, #16]
  430a9c:	add	x8, x21, x24
  430aa0:	ldr	x23, [x8, #8]
  430aa4:	add	x24, x24, #0x8
  430aa8:	cbnz	x23, 430a64 <ferror@plt+0x2ca34>
  430aac:	b	430b30 <ferror@plt+0x2cb00>
  430ab0:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430ab4:	add	x0, x0, #0x86c
  430ab8:	bl	403f40 <getenv@plt>
  430abc:	cbz	x0, 430aec <ferror@plt+0x2cabc>
  430ac0:	mov	w0, #0x10                  	// #16
  430ac4:	bl	411ca8 <ferror@plt+0xdc78>
  430ac8:	str	x0, [x20, #16]
  430acc:	mov	x0, sp
  430ad0:	bl	42f5a0 <ferror@plt+0x2b570>
  430ad4:	str	w0, [x20]
  430ad8:	ldr	x0, [sp]
  430adc:	bl	41c024 <ferror@plt+0x17ff4>
  430ae0:	ldr	x8, [x20, #16]
  430ae4:	str	x0, [x8]
  430ae8:	b	430b30 <ferror@plt+0x2cb00>
  430aec:	mov	w0, #0x18                  	// #24
  430af0:	bl	411ca8 <ferror@plt+0xdc78>
  430af4:	str	x0, [x20, #16]
  430af8:	adrp	x0, 455000 <ferror@plt+0x50fd0>
  430afc:	mov	w8, #0x1                   	// #1
  430b00:	add	x0, x0, #0xa0e
  430b04:	str	w8, [x20]
  430b08:	bl	41c024 <ferror@plt+0x17ff4>
  430b0c:	ldr	x8, [x20, #16]
  430b10:	str	x0, [x8]
  430b14:	mov	x0, sp
  430b18:	bl	42f5a0 <ferror@plt+0x2b570>
  430b1c:	cbnz	w0, 430b30 <ferror@plt+0x2cb00>
  430b20:	ldr	x0, [sp]
  430b24:	bl	41c024 <ferror@plt+0x17ff4>
  430b28:	ldr	x8, [x20, #16]
  430b2c:	str	x0, [x8, #8]
  430b30:	cbz	x19, 430b3c <ferror@plt+0x2cb0c>
  430b34:	ldr	x8, [x20, #16]
  430b38:	str	x8, [x19]
  430b3c:	ldr	w0, [x20]
  430b40:	ldp	x20, x19, [sp, #64]
  430b44:	ldp	x22, x21, [sp, #48]
  430b48:	ldp	x24, x23, [sp, #32]
  430b4c:	ldp	x29, x30, [sp, #16]
  430b50:	add	sp, sp, #0x50
  430b54:	ret
  430b58:	stp	x29, x30, [sp, #-32]!
  430b5c:	str	x19, [sp, #16]
  430b60:	mov	x19, x0
  430b64:	ldr	x0, [x0, #8]
  430b68:	mov	x29, sp
  430b6c:	bl	411d58 <ferror@plt+0xdd28>
  430b70:	ldr	x0, [x19, #16]
  430b74:	bl	41d828 <ferror@plt+0x197f8>
  430b78:	mov	x0, x19
  430b7c:	ldr	x19, [sp, #16]
  430b80:	ldp	x29, x30, [sp], #32
  430b84:	b	411d58 <ferror@plt+0xdd28>
  430b88:	stp	x29, x30, [sp, #-64]!
  430b8c:	str	x23, [sp, #16]
  430b90:	stp	x22, x21, [sp, #32]
  430b94:	stp	x20, x19, [sp, #48]
  430b98:	mov	x29, sp
  430b9c:	cbz	x0, 430c18 <ferror@plt+0x2cbe8>
  430ba0:	mov	x23, x0
  430ba4:	add	x0, x29, #0x18
  430ba8:	mov	x19, x4
  430bac:	mov	x20, x3
  430bb0:	mov	x21, x2
  430bb4:	mov	x22, x1
  430bb8:	bl	43097c <ferror@plt+0x2c94c>
  430bbc:	cbz	w0, 430bdc <ferror@plt+0x2cbac>
  430bc0:	mov	x0, x23
  430bc4:	mov	x1, x22
  430bc8:	mov	x2, x21
  430bcc:	mov	x3, x20
  430bd0:	mov	x4, x19
  430bd4:	bl	430804 <ferror@plt+0x2c7d4>
  430bd8:	b	430c04 <ferror@plt+0x2cbd4>
  430bdc:	ldr	x8, [x29, #24]
  430be0:	adrp	x2, 455000 <ferror@plt+0x50fd0>
  430be4:	add	x2, x2, #0xa0e
  430be8:	mov	x0, x23
  430bec:	ldr	x3, [x8]
  430bf0:	mov	x1, x22
  430bf4:	mov	x4, x21
  430bf8:	mov	x5, x20
  430bfc:	mov	x6, x19
  430c00:	bl	430194 <ferror@plt+0x2c164>
  430c04:	ldp	x20, x19, [sp, #48]
  430c08:	ldp	x22, x21, [sp, #32]
  430c0c:	ldr	x23, [sp, #16]
  430c10:	ldp	x29, x30, [sp], #64
  430c14:	ret
  430c18:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  430c1c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  430c20:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  430c24:	add	x0, x0, #0xa7f
  430c28:	add	x1, x1, #0x87f
  430c2c:	add	x2, x2, #0x8cd
  430c30:	bl	412a18 <ferror@plt+0xe9e8>
  430c34:	mov	x0, xzr
  430c38:	b	430c04 <ferror@plt+0x2cbd4>
  430c3c:	stp	x29, x30, [sp, #-64]!
  430c40:	mov	x29, sp
  430c44:	str	x23, [sp, #16]
  430c48:	mov	x23, x0
  430c4c:	add	x0, x29, #0x18
  430c50:	stp	x22, x21, [sp, #32]
  430c54:	stp	x20, x19, [sp, #48]
  430c58:	mov	x19, x4
  430c5c:	mov	x20, x3
  430c60:	mov	x21, x2
  430c64:	mov	x22, x1
  430c68:	bl	43097c <ferror@plt+0x2c94c>
  430c6c:	cbz	w0, 430c8c <ferror@plt+0x2cc5c>
  430c70:	mov	x0, x23
  430c74:	mov	x1, x22
  430c78:	mov	x2, x21
  430c7c:	mov	x3, x20
  430c80:	mov	x4, x19
  430c84:	bl	430804 <ferror@plt+0x2c7d4>
  430c88:	b	430cb4 <ferror@plt+0x2cc84>
  430c8c:	ldr	x8, [x29, #24]
  430c90:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  430c94:	add	x3, x3, #0xa0e
  430c98:	mov	x0, x23
  430c9c:	ldr	x2, [x8]
  430ca0:	mov	x1, x22
  430ca4:	mov	x4, x21
  430ca8:	mov	x5, x20
  430cac:	mov	x6, x19
  430cb0:	bl	430194 <ferror@plt+0x2c164>
  430cb4:	ldp	x20, x19, [sp, #48]
  430cb8:	ldp	x22, x21, [sp, #32]
  430cbc:	ldr	x23, [sp, #16]
  430cc0:	ldp	x29, x30, [sp], #64
  430cc4:	ret
  430cc8:	stp	x29, x30, [sp, #-64]!
  430ccc:	stp	x22, x21, [sp, #32]
  430cd0:	stp	x20, x19, [sp, #48]
  430cd4:	mov	x20, x2
  430cd8:	mov	x21, x1
  430cdc:	mov	x19, x0
  430ce0:	str	x23, [sp, #16]
  430ce4:	mov	x29, sp
  430ce8:	cbz	x1, 430cf0 <ferror@plt+0x2ccc0>
  430cec:	str	xzr, [x21]
  430cf0:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  430cf4:	add	x1, x1, #0x8e1
  430cf8:	mov	x0, x19
  430cfc:	bl	430ef4 <ferror@plt+0x2cec4>
  430d00:	cbz	w0, 430d30 <ferror@plt+0x2cd00>
  430d04:	add	x22, x19, #0x5
  430d08:	mov	w1, #0x23                  	// #35
  430d0c:	mov	x0, x22
  430d10:	bl	403ce0 <strchr@plt>
  430d14:	cbz	x0, 430d6c <ferror@plt+0x2cd3c>
  430d18:	adrp	x21, 489000 <__environ@@GLIBC_2.17+0x6f0>
  430d1c:	ldr	w1, [x21, #4]
  430d20:	cbz	w1, 430e7c <ferror@plt+0x2ce4c>
  430d24:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  430d28:	add	x3, x3, #0x924
  430d2c:	b	430d44 <ferror@plt+0x2cd14>
  430d30:	adrp	x21, 489000 <__environ@@GLIBC_2.17+0x6f0>
  430d34:	ldr	w1, [x21, #4]
  430d38:	cbz	w1, 430e94 <ferror@plt+0x2ce64>
  430d3c:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  430d40:	add	x3, x3, #0x8e8
  430d44:	mov	w2, #0x4                   	// #4
  430d48:	mov	x0, x20
  430d4c:	mov	x4, x19
  430d50:	bl	409050 <ferror@plt+0x5020>
  430d54:	mov	x0, xzr
  430d58:	ldp	x20, x19, [sp, #48]
  430d5c:	ldp	x22, x21, [sp, #32]
  430d60:	ldr	x23, [sp, #16]
  430d64:	ldp	x29, x30, [sp], #64
  430d68:	ret
  430d6c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  430d70:	add	x1, x1, #0x952
  430d74:	mov	x0, x22
  430d78:	bl	430ef4 <ferror@plt+0x2cec4>
  430d7c:	cbz	w0, 430dbc <ferror@plt+0x2cd8c>
  430d80:	add	x22, x19, #0x7
  430d84:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  430d88:	add	x2, x2, #0x954
  430d8c:	mov	w1, #0xffffffff            	// #-1
  430d90:	mov	x0, x22
  430d94:	mov	w3, wzr
  430d98:	bl	430f60 <ferror@plt+0x2cf30>
  430d9c:	cbz	x0, 430e20 <ferror@plt+0x2cdf0>
  430da0:	mov	x21, x0
  430da4:	bl	41c024 <ferror@plt+0x17ff4>
  430da8:	mov	x19, x0
  430dac:	mov	x0, x21
  430db0:	bl	411d58 <ferror@plt+0xdd28>
  430db4:	mov	x0, x19
  430db8:	b	430d58 <ferror@plt+0x2cd28>
  430dbc:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  430dc0:	add	x1, x1, #0x953
  430dc4:	mov	x0, x22
  430dc8:	bl	430ef4 <ferror@plt+0x2cec4>
  430dcc:	cbz	w0, 430d84 <ferror@plt+0x2cd54>
  430dd0:	add	x23, x19, #0x7
  430dd4:	mov	w1, #0x2f                  	// #47
  430dd8:	mov	x0, x23
  430ddc:	bl	403ce0 <strchr@plt>
  430de0:	cbz	x0, 430e58 <ferror@plt+0x2ce28>
  430de4:	mov	x22, x0
  430de8:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  430dec:	sub	w1, w22, w23
  430df0:	add	x2, x2, #0xecb
  430df4:	mov	w3, #0x1                   	// #1
  430df8:	mov	x0, x23
  430dfc:	bl	430f60 <ferror@plt+0x2cf30>
  430e00:	mov	x23, x0
  430e04:	cbz	x0, 430e38 <ferror@plt+0x2ce08>
  430e08:	mov	x0, x23
  430e0c:	bl	4310b4 <ferror@plt+0x2d084>
  430e10:	cbz	w0, 430e38 <ferror@plt+0x2ce08>
  430e14:	cbz	x21, 430e70 <ferror@plt+0x2ce40>
  430e18:	str	x23, [x21]
  430e1c:	b	430d84 <ferror@plt+0x2cd54>
  430e20:	adrp	x21, 489000 <__environ@@GLIBC_2.17+0x6f0>
  430e24:	ldr	w1, [x21, #4]
  430e28:	cbz	w1, 430eac <ferror@plt+0x2ce7c>
  430e2c:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  430e30:	add	x3, x3, #0x996
  430e34:	b	430d44 <ferror@plt+0x2cd14>
  430e38:	mov	x0, x23
  430e3c:	bl	411d58 <ferror@plt+0xdd28>
  430e40:	adrp	x21, 489000 <__environ@@GLIBC_2.17+0x6f0>
  430e44:	ldr	w1, [x21, #4]
  430e48:	cbz	w1, 430ec4 <ferror@plt+0x2ce94>
  430e4c:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  430e50:	add	x3, x3, #0x96e
  430e54:	b	430d44 <ferror@plt+0x2cd14>
  430e58:	adrp	x21, 489000 <__environ@@GLIBC_2.17+0x6f0>
  430e5c:	ldr	w1, [x21, #4]
  430e60:	cbz	w1, 430edc <ferror@plt+0x2ceac>
  430e64:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  430e68:	add	x3, x3, #0x956
  430e6c:	b	430d44 <ferror@plt+0x2cd14>
  430e70:	mov	x0, x23
  430e74:	bl	411d58 <ferror@plt+0xdd28>
  430e78:	b	430d84 <ferror@plt+0x2cd54>
  430e7c:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430e80:	add	x0, x0, #0x651
  430e84:	bl	417590 <ferror@plt+0x13560>
  430e88:	mov	w1, w0
  430e8c:	str	w0, [x21, #4]
  430e90:	b	430d24 <ferror@plt+0x2ccf4>
  430e94:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430e98:	add	x0, x0, #0x651
  430e9c:	bl	417590 <ferror@plt+0x13560>
  430ea0:	mov	w1, w0
  430ea4:	str	w0, [x21, #4]
  430ea8:	b	430d3c <ferror@plt+0x2cd0c>
  430eac:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430eb0:	add	x0, x0, #0x651
  430eb4:	bl	417590 <ferror@plt+0x13560>
  430eb8:	mov	w1, w0
  430ebc:	str	w0, [x21, #4]
  430ec0:	b	430e2c <ferror@plt+0x2cdfc>
  430ec4:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430ec8:	add	x0, x0, #0x651
  430ecc:	bl	417590 <ferror@plt+0x13560>
  430ed0:	mov	w1, w0
  430ed4:	str	w0, [x21, #4]
  430ed8:	b	430e4c <ferror@plt+0x2ce1c>
  430edc:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  430ee0:	add	x0, x0, #0x651
  430ee4:	bl	417590 <ferror@plt+0x13560>
  430ee8:	mov	w1, w0
  430eec:	str	w0, [x21, #4]
  430ef0:	b	430e64 <ferror@plt+0x2ce34>
  430ef4:	stp	x29, x30, [sp, #-48]!
  430ef8:	stp	x22, x21, [sp, #16]
  430efc:	stp	x20, x19, [sp, #32]
  430f00:	ldrb	w8, [x1]
  430f04:	mov	x29, sp
  430f08:	cbz	w8, 430f44 <ferror@plt+0x2cf14>
  430f0c:	mov	x19, x0
  430f10:	add	x21, x1, #0x1
  430f14:	ldrb	w20, [x19]
  430f18:	cbz	w20, 430f4c <ferror@plt+0x2cf1c>
  430f1c:	mov	w0, w8
  430f20:	bl	41ca10 <ferror@plt+0x189e0>
  430f24:	and	w22, w0, #0xff
  430f28:	mov	w0, w20
  430f2c:	bl	41ca10 <ferror@plt+0x189e0>
  430f30:	cmp	w22, w0, uxtb
  430f34:	b.ne	430f4c <ferror@plt+0x2cf1c>  // b.any
  430f38:	ldrb	w8, [x21], #1
  430f3c:	add	x19, x19, #0x1
  430f40:	cbnz	w8, 430f14 <ferror@plt+0x2cee4>
  430f44:	mov	w0, #0x1                   	// #1
  430f48:	b	430f50 <ferror@plt+0x2cf20>
  430f4c:	mov	w0, wzr
  430f50:	ldp	x20, x19, [sp, #32]
  430f54:	ldp	x22, x21, [sp, #16]
  430f58:	ldp	x29, x30, [sp], #48
  430f5c:	ret
  430f60:	stp	x29, x30, [sp, #-96]!
  430f64:	str	x27, [sp, #16]
  430f68:	stp	x26, x25, [sp, #32]
  430f6c:	stp	x24, x23, [sp, #48]
  430f70:	stp	x22, x21, [sp, #64]
  430f74:	stp	x20, x19, [sp, #80]
  430f78:	mov	x29, sp
  430f7c:	cbz	x0, 431068 <ferror@plt+0x2d038>
  430f80:	mov	w21, w3
  430f84:	mov	x22, x2
  430f88:	mov	w23, w1
  430f8c:	mov	x19, x0
  430f90:	tbz	w1, #31, 430fa0 <ferror@plt+0x2cf70>
  430f94:	mov	x0, x19
  430f98:	bl	403550 <strlen@plt>
  430f9c:	mov	x23, x0
  430fa0:	add	w8, w23, #0x1
  430fa4:	sxtw	x0, w8
  430fa8:	bl	411be4 <ferror@plt+0xdbb4>
  430fac:	mov	x20, x0
  430fb0:	sxtw	x25, w23
  430fb4:	cmp	w23, #0x1
  430fb8:	add	x24, x19, w23, sxtw
  430fbc:	mov	x26, x0
  430fc0:	b.lt	431048 <ferror@plt+0x2d018>  // b.tstop
  430fc4:	ldrb	w23, [x19]
  430fc8:	cmp	w23, #0x25
  430fcc:	b.ne	431034 <ferror@plt+0x2d004>  // b.any
  430fd0:	add	x8, x19, #0x3
  430fd4:	cmp	x8, x24
  430fd8:	b.hi	431048 <ferror@plt+0x2d018>  // b.pmore
  430fdc:	ldrb	w0, [x19, #1]
  430fe0:	bl	41ccb4 <ferror@plt+0x18c84>
  430fe4:	tbnz	w0, #31, 431048 <ferror@plt+0x2d018>
  430fe8:	mov	x27, x19
  430fec:	mov	w23, w0
  430ff0:	ldrb	w0, [x27, #2]!
  430ff4:	bl	41ccb4 <ferror@plt+0x18c84>
  430ff8:	tbnz	w0, #31, 431048 <ferror@plt+0x2d018>
  430ffc:	cmp	w21, #0x0
  431000:	orr	w23, w0, w23, lsl #4
  431004:	cset	w8, ne  // ne = any
  431008:	cmp	w23, #0x80
  43100c:	cset	w9, lt  // lt = tstop
  431010:	cmp	w23, #0x1
  431014:	b.lt	431048 <ferror@plt+0x2d018>  // b.tstop
  431018:	and	w8, w8, w9
  43101c:	tbnz	w8, #0, 431048 <ferror@plt+0x2d018>
  431020:	mov	x0, x22
  431024:	mov	w1, w23
  431028:	bl	403ce0 <strchr@plt>
  43102c:	cbz	x0, 431038 <ferror@plt+0x2d008>
  431030:	b	431048 <ferror@plt+0x2d018>
  431034:	mov	x27, x19
  431038:	add	x19, x27, #0x1
  43103c:	cmp	x19, x24
  431040:	strb	w23, [x26], #1
  431044:	b.cc	430fc4 <ferror@plt+0x2cf94>  // b.lo, b.ul, b.last
  431048:	sub	x8, x26, x20
  43104c:	cmp	x8, x25
  431050:	b.gt	43108c <ferror@plt+0x2d05c>
  431054:	cmp	x19, x24
  431058:	strb	wzr, [x26]
  43105c:	b.eq	43106c <ferror@plt+0x2d03c>  // b.none
  431060:	mov	x0, x20
  431064:	bl	411d58 <ferror@plt+0xdd28>
  431068:	mov	x20, xzr
  43106c:	mov	x0, x20
  431070:	ldp	x20, x19, [sp, #80]
  431074:	ldp	x22, x21, [sp, #64]
  431078:	ldp	x24, x23, [sp, #48]
  43107c:	ldp	x26, x25, [sp, #32]
  431080:	ldr	x27, [sp, #16]
  431084:	ldp	x29, x30, [sp], #96
  431088:	ret
  43108c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431090:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431094:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  431098:	adrp	x4, 475000 <ferror@plt+0x70fd0>
  43109c:	add	x0, x0, #0xa7f
  4310a0:	add	x1, x1, #0x7f9
  4310a4:	add	x3, x3, #0xadf
  4310a8:	add	x4, x4, #0xaf5
  4310ac:	mov	w2, #0x5c6                 	// #1478
  4310b0:	bl	421e64 <ferror@plt+0x1de34>
  4310b4:	stp	x29, x30, [sp, #-64]!
  4310b8:	stp	x22, x21, [sp, #32]
  4310bc:	stp	x20, x19, [sp, #48]
  4310c0:	str	x23, [sp, #16]
  4310c4:	ldrb	w23, [x0]
  4310c8:	mov	x29, sp
  4310cc:	cbz	w23, 431160 <ferror@plt+0x2d130>
  4310d0:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  4310d4:	adrp	x9, 43c000 <ferror@plt+0x37fd0>
  4310d8:	ldr	x20, [x8, #2328]
  4310dc:	ldr	x21, [x9, #2272]
  4310e0:	mov	x19, x0
  4310e4:	mov	x0, x19
  4310e8:	bl	4262ec <ferror@plt+0x222bc>
  4310ec:	cmp	w0, #0x7f
  4310f0:	b.hi	431174 <ferror@plt+0x2d144>  // b.pmore
  4310f4:	ldrh	w22, [x21, w0, uxtw #1]
  4310f8:	tbz	w22, #0, 431174 <ferror@plt+0x2d144>
  4310fc:	and	x8, x23, #0xff
  431100:	ldrb	w8, [x20, x8]
  431104:	add	x19, x19, x8
  431108:	mov	w23, w0
  43110c:	mov	x0, x19
  431110:	bl	4262ec <ferror@plt+0x222bc>
  431114:	ldrb	w8, [x19]
  431118:	cmp	w0, #0x7f
  43111c:	ldrb	w8, [x20, x8]
  431120:	add	x19, x19, x8
  431124:	b.hi	431134 <ferror@plt+0x2d104>  // b.pmore
  431128:	ldrh	w8, [x21, w0, uxtw #1]
  43112c:	and	w8, w8, #0x1
  431130:	b	431138 <ferror@plt+0x2d108>
  431134:	mov	w8, wzr
  431138:	cmp	w0, #0x2d
  43113c:	b.eq	431108 <ferror@plt+0x2d0d8>  // b.none
  431140:	cbnz	w8, 431108 <ferror@plt+0x2d0d8>
  431144:	cmp	w23, #0x2d
  431148:	b.eq	431174 <ferror@plt+0x2d144>  // b.none
  43114c:	cmp	w0, #0x2e
  431150:	b.ne	431168 <ferror@plt+0x2d138>  // b.any
  431154:	ldrb	w23, [x19]
  431158:	cbnz	w23, 4310e4 <ferror@plt+0x2d0b4>
  43115c:	b	43116c <ferror@plt+0x2d13c>
  431160:	mov	w0, #0x1                   	// #1
  431164:	b	431178 <ferror@plt+0x2d148>
  431168:	cbnz	w0, 431174 <ferror@plt+0x2d144>
  43116c:	ubfx	w0, w22, #1, #1
  431170:	b	431178 <ferror@plt+0x2d148>
  431174:	mov	w0, wzr
  431178:	ldp	x20, x19, [sp, #48]
  43117c:	ldp	x22, x21, [sp, #32]
  431180:	ldr	x23, [sp, #16]
  431184:	ldp	x29, x30, [sp], #64
  431188:	ret
  43118c:	stp	x29, x30, [sp, #-48]!
  431190:	str	x21, [sp, #16]
  431194:	stp	x20, x19, [sp, #32]
  431198:	mov	x29, sp
  43119c:	cbz	x0, 4312b8 <ferror@plt+0x2d288>
  4311a0:	mov	x20, x2
  4311a4:	mov	x21, x1
  4311a8:	mov	x19, x0
  4311ac:	bl	409578 <ferror@plt+0x5548>
  4311b0:	cbz	w0, 4311f4 <ferror@plt+0x2d1c4>
  4311b4:	cbz	x21, 43121c <ferror@plt+0x2d1ec>
  4311b8:	mov	x1, #0xffffffffffffffff    	// #-1
  4311bc:	mov	x0, x21
  4311c0:	mov	x2, xzr
  4311c4:	bl	427444 <ferror@plt+0x23414>
  4311c8:	cbz	w0, 431284 <ferror@plt+0x2d254>
  4311cc:	mov	x0, x21
  4311d0:	bl	4310b4 <ferror@plt+0x2d084>
  4311d4:	cbz	w0, 431284 <ferror@plt+0x2d254>
  4311d8:	ldrb	w8, [x21]
  4311dc:	cbz	w8, 43121c <ferror@plt+0x2d1ec>
  4311e0:	mov	w1, #0x10                  	// #16
  4311e4:	mov	x0, x21
  4311e8:	bl	43154c <ferror@plt+0x2d51c>
  4311ec:	mov	x20, x0
  4311f0:	b	431220 <ferror@plt+0x2d1f0>
  4311f4:	adrp	x21, 489000 <__environ@@GLIBC_2.17+0x6f0>
  4311f8:	ldr	w1, [x21, #4]
  4311fc:	cbz	w1, 4312d8 <ferror@plt+0x2d2a8>
  431200:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  431204:	add	x3, x3, #0xa0b
  431208:	mov	w2, #0x5                   	// #5
  43120c:	mov	x0, x20
  431210:	mov	x4, x19
  431214:	bl	409050 <ferror@plt+0x5020>
  431218:	b	4312a4 <ferror@plt+0x2d274>
  43121c:	mov	x20, xzr
  431220:	mov	w1, #0x8                   	// #8
  431224:	mov	x0, x19
  431228:	bl	43154c <ferror@plt+0x2d51c>
  43122c:	ldrb	w9, [x0]
  431230:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  431234:	add	x8, x8, #0xecb
  431238:	cmp	x20, #0x0
  43123c:	adrp	x10, 475000 <ferror@plt+0x70fd0>
  431240:	mov	x19, x0
  431244:	csel	x1, x8, x20, eq  // eq = none
  431248:	add	x10, x10, #0x954
  43124c:	cmp	w9, #0x2f
  431250:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  431254:	csel	x2, x8, x10, eq  // eq = none
  431258:	add	x0, x0, #0xb09
  43125c:	mov	x3, x19
  431260:	mov	x4, xzr
  431264:	bl	41c26c <ferror@plt+0x1823c>
  431268:	mov	x21, x0
  43126c:	mov	x0, x20
  431270:	bl	411d58 <ferror@plt+0xdd28>
  431274:	mov	x0, x19
  431278:	bl	411d58 <ferror@plt+0xdd28>
  43127c:	mov	x0, x21
  431280:	b	4312a8 <ferror@plt+0x2d278>
  431284:	adrp	x19, 489000 <__environ@@GLIBC_2.17+0x6f0>
  431288:	ldr	w1, [x19, #4]
  43128c:	cbz	w1, 4312f0 <ferror@plt+0x2d2c0>
  431290:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  431294:	add	x3, x3, #0xa35
  431298:	mov	w2, #0x1                   	// #1
  43129c:	mov	x0, x20
  4312a0:	bl	409174 <ferror@plt+0x5144>
  4312a4:	mov	x0, xzr
  4312a8:	ldp	x20, x19, [sp, #32]
  4312ac:	ldr	x21, [sp, #16]
  4312b0:	ldp	x29, x30, [sp], #48
  4312b4:	ret
  4312b8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4312bc:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  4312c0:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  4312c4:	add	x0, x0, #0xa7f
  4312c8:	add	x1, x1, #0x9c9
  4312cc:	add	x2, x2, #0x323
  4312d0:	bl	412a18 <ferror@plt+0xe9e8>
  4312d4:	b	4312a4 <ferror@plt+0x2d274>
  4312d8:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  4312dc:	add	x0, x0, #0x651
  4312e0:	bl	417590 <ferror@plt+0x13560>
  4312e4:	mov	w1, w0
  4312e8:	str	w0, [x21, #4]
  4312ec:	b	431200 <ferror@plt+0x2d1d0>
  4312f0:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  4312f4:	add	x0, x0, #0x651
  4312f8:	bl	417590 <ferror@plt+0x13560>
  4312fc:	mov	w1, w0
  431300:	str	w0, [x19, #4]
  431304:	b	431290 <ferror@plt+0x2d260>
  431308:	stp	x29, x30, [sp, #-64]!
  43130c:	stp	x24, x23, [sp, #16]
  431310:	stp	x22, x21, [sp, #32]
  431314:	stp	x20, x19, [sp, #48]
  431318:	mov	x29, sp
  43131c:	cbz	x0, 4313dc <ferror@plt+0x2d3ac>
  431320:	adrp	x8, 43c000 <ferror@plt+0x37fd0>
  431324:	ldr	x22, [x8, #2272]
  431328:	mov	x20, x0
  43132c:	mov	x19, xzr
  431330:	mov	w21, wzr
  431334:	mov	w23, #0x1                   	// #1
  431338:	mov	w24, #0x2401                	// #9217
  43133c:	ldrb	w9, [x20]
  431340:	cmp	x9, #0x23
  431344:	b.eq	4313c4 <ferror@plt+0x2d394>  // b.none
  431348:	ldrh	w8, [x22, x9, lsl #1]
  43134c:	tbz	w8, #8, 431358 <ferror@plt+0x2d328>
  431350:	ldrb	w9, [x20, #1]!
  431354:	b	431348 <ferror@plt+0x2d318>
  431358:	sub	x8, x20, #0x1
  43135c:	mov	x10, x20
  431360:	and	w9, w9, #0xff
  431364:	cmp	w9, #0xd
  431368:	b.hi	431378 <ferror@plt+0x2d348>  // b.pmore
  43136c:	lsl	w9, w23, w9
  431370:	tst	w9, w24
  431374:	b.ne	431384 <ferror@plt+0x2d354>  // b.any
  431378:	ldrb	w9, [x10, #1]!
  43137c:	add	x8, x8, #0x1
  431380:	b	431360 <ferror@plt+0x2d330>
  431384:	cmp	x10, x20
  431388:	b.ls	4313c4 <ferror@plt+0x2d394>  // b.plast
  43138c:	cmp	x8, x20
  431390:	b.ls	4313c4 <ferror@plt+0x2d394>  // b.plast
  431394:	ldrb	w9, [x8], #-1
  431398:	ldrh	w9, [x22, x9, lsl #1]
  43139c:	tbnz	w9, #8, 43138c <ferror@plt+0x2d35c>
  4313a0:	sub	x8, x8, x20
  4313a4:	add	x1, x8, #0x2
  4313a8:	mov	x0, x20
  4313ac:	bl	41c0c8 <ferror@plt+0x18098>
  4313b0:	mov	x1, x0
  4313b4:	mov	x0, x19
  4313b8:	bl	41b718 <ferror@plt+0x176e8>
  4313bc:	mov	x19, x0
  4313c0:	add	w21, w21, #0x1
  4313c4:	mov	w1, #0xa                   	// #10
  4313c8:	mov	x0, x20
  4313cc:	bl	403ce0 <strchr@plt>
  4313d0:	add	x20, x0, #0x1
  4313d4:	cbnz	x0, 43133c <ferror@plt+0x2d30c>
  4313d8:	b	4313e4 <ferror@plt+0x2d3b4>
  4313dc:	mov	w21, wzr
  4313e0:	mov	x19, xzr
  4313e4:	add	w8, w21, #0x1
  4313e8:	sxtw	x0, w8
  4313ec:	mov	w1, #0x8                   	// #8
  4313f0:	bl	411e40 <ferror@plt+0xde10>
  4313f4:	mov	x20, x0
  4313f8:	str	xzr, [x0, w21, sxtw #3]
  4313fc:	cbz	x19, 431420 <ferror@plt+0x2d3f0>
  431400:	sxtw	x8, w21
  431404:	add	x8, x20, x8, lsl #3
  431408:	sub	x8, x8, #0x8
  43140c:	mov	x9, x19
  431410:	ldr	x10, [x9]
  431414:	str	x10, [x8], #-8
  431418:	ldr	x9, [x9, #8]
  43141c:	cbnz	x9, 431410 <ferror@plt+0x2d3e0>
  431420:	mov	x0, x19
  431424:	bl	41b5fc <ferror@plt+0x175cc>
  431428:	mov	x0, x20
  43142c:	ldp	x20, x19, [sp, #48]
  431430:	ldp	x22, x21, [sp, #32]
  431434:	ldp	x24, x23, [sp, #16]
  431438:	ldp	x29, x30, [sp], #64
  43143c:	ret
  431440:	stp	x29, x30, [sp, #-32]!
  431444:	stp	x20, x19, [sp, #16]
  431448:	mov	x29, sp
  43144c:	cbz	x0, 431478 <ferror@plt+0x2d448>
  431450:	bl	40aac4 <ferror@plt+0x6a94>
  431454:	mov	x19, x0
  431458:	bl	43149c <ferror@plt+0x2d46c>
  43145c:	mov	x20, x0
  431460:	mov	x0, x19
  431464:	bl	411d58 <ferror@plt+0xdd28>
  431468:	mov	x0, x20
  43146c:	ldp	x20, x19, [sp, #16]
  431470:	ldp	x29, x30, [sp], #32
  431474:	ret
  431478:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43147c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431480:	adrp	x2, 438000 <ferror@plt+0x33fd0>
  431484:	add	x0, x0, #0xa7f
  431488:	add	x1, x1, #0xa46
  43148c:	add	x2, x2, #0x323
  431490:	bl	412a18 <ferror@plt+0xe9e8>
  431494:	mov	x0, xzr
  431498:	b	43146c <ferror@plt+0x2d43c>
  43149c:	stp	x29, x30, [sp, #-48]!
  4314a0:	mov	x29, sp
  4314a4:	stp	x20, x19, [sp, #32]
  4314a8:	mov	x19, x0
  4314ac:	add	x0, x29, #0x18
  4314b0:	str	x21, [sp, #16]
  4314b4:	bl	43097c <ferror@plt+0x2c94c>
  4314b8:	mov	w20, w0
  4314bc:	cbz	w0, 4314e0 <ferror@plt+0x2d4b0>
  4314c0:	mov	x1, #0xffffffffffffffff    	// #-1
  4314c4:	mov	x0, x19
  4314c8:	mov	x2, xzr
  4314cc:	bl	427444 <ferror@plt+0x23414>
  4314d0:	cbz	w0, 4314e0 <ferror@plt+0x2d4b0>
  4314d4:	mov	x0, x19
  4314d8:	bl	41c024 <ferror@plt+0x17ff4>
  4314dc:	cbnz	x0, 43153c <ferror@plt+0x2d50c>
  4314e0:	ldr	x9, [x29, #24]
  4314e4:	cmp	w20, #0x0
  4314e8:	cset	w8, ne  // ne = any
  4314ec:	ldr	x3, [x9, w8, uxtw #3]
  4314f0:	cbz	x3, 431534 <ferror@plt+0x2d504>
  4314f4:	lsl	x8, x8, #3
  4314f8:	adrp	x20, 455000 <ferror@plt+0x50fd0>
  4314fc:	add	x21, x8, #0x8
  431500:	add	x20, x20, #0xa0e
  431504:	mov	x1, #0xffffffffffffffff    	// #-1
  431508:	mov	x0, x19
  43150c:	mov	x2, x20
  431510:	mov	x4, xzr
  431514:	mov	x5, xzr
  431518:	mov	x6, xzr
  43151c:	bl	430194 <ferror@plt+0x2c164>
  431520:	cbnz	x0, 43153c <ferror@plt+0x2d50c>
  431524:	ldr	x8, [x29, #24]
  431528:	ldr	x3, [x8, x21]
  43152c:	add	x21, x21, #0x8
  431530:	cbnz	x3, 431504 <ferror@plt+0x2d4d4>
  431534:	mov	x0, x19
  431538:	bl	427750 <ferror@plt+0x23720>
  43153c:	ldp	x20, x19, [sp, #32]
  431540:	ldr	x21, [sp, #16]
  431544:	ldp	x29, x30, [sp], #48
  431548:	ret
  43154c:	stp	x29, x30, [sp, #-48]!
  431550:	stp	x20, x19, [sp, #32]
  431554:	mov	w19, w1
  431558:	cmp	w1, #0x8
  43155c:	mov	x20, x0
  431560:	str	x21, [sp, #16]
  431564:	mov	x29, sp
  431568:	b.eq	431574 <ferror@plt+0x2d544>  // b.none
  43156c:	cmp	w19, #0x10
  431570:	b.ne	431654 <ferror@plt+0x2d624>  // b.any
  431574:	ldrb	w10, [x20]
  431578:	adrp	x21, 475000 <ferror@plt+0x70fd0>
  43157c:	add	x21, x21, #0xbc7
  431580:	mov	w8, wzr
  431584:	mov	x9, x20
  431588:	cbz	w10, 4315bc <ferror@plt+0x2d58c>
  43158c:	and	w11, w10, #0xff
  431590:	cmp	w11, #0x20
  431594:	b.cc	4315b0 <ferror@plt+0x2d580>  // b.lo, b.ul, b.last
  431598:	sxtb	w11, w10
  43159c:	tbnz	w11, #31, 4315b0 <ferror@plt+0x2d580>
  4315a0:	add	x10, x21, w10, uxtb
  4315a4:	ldurb	w10, [x10, #-32]
  4315a8:	tst	w10, w19
  4315ac:	b.ne	4315b4 <ferror@plt+0x2d584>  // b.any
  4315b0:	add	w8, w8, #0x1
  4315b4:	ldrb	w10, [x9, #1]!
  4315b8:	cbnz	w10, 43158c <ferror@plt+0x2d55c>
  4315bc:	lsl	w8, w8, #1
  4315c0:	sub	x9, x9, x20
  4315c4:	add	x8, x9, w8, sxtw
  4315c8:	add	x0, x8, #0x1
  4315cc:	bl	411be4 <ferror@plt+0xdbb4>
  4315d0:	ldrb	w12, [x20]
  4315d4:	mov	x13, x0
  4315d8:	cbz	w12, 43164c <ferror@plt+0x2d61c>
  4315dc:	adrp	x10, 43d000 <ferror@plt+0x38fd0>
  4315e0:	add	x8, x20, #0x1
  4315e4:	mov	w9, #0x25                  	// #37
  4315e8:	add	x10, x10, #0x6aa
  4315ec:	mov	x11, x0
  4315f0:	and	w13, w12, #0xff
  4315f4:	cmp	w13, #0x20
  4315f8:	b.cc	431620 <ferror@plt+0x2d5f0>  // b.lo, b.ul, b.last
  4315fc:	sxtb	w14, w12
  431600:	tbnz	w14, #31, 431620 <ferror@plt+0x2d5f0>
  431604:	add	x14, x21, w12, uxtb
  431608:	ldurb	w14, [x14, #-32]
  43160c:	tst	w14, w19
  431610:	b.eq	431620 <ferror@plt+0x2d5f0>  // b.none
  431614:	strb	w12, [x11], #1
  431618:	mov	x13, x11
  43161c:	b	431644 <ferror@plt+0x2d614>
  431620:	lsr	x12, x13, #4
  431624:	and	x13, x13, #0xf
  431628:	ldrb	w12, [x10, x12]
  43162c:	ldrb	w14, [x10, x13]
  431630:	add	x13, x11, #0x3
  431634:	strb	w9, [x11]
  431638:	strb	w12, [x11, #1]
  43163c:	strb	w14, [x11, #2]
  431640:	mov	x11, x13
  431644:	ldrb	w12, [x8], #1
  431648:	cbnz	w12, 4315f0 <ferror@plt+0x2d5c0>
  43164c:	strb	wzr, [x13]
  431650:	b	431674 <ferror@plt+0x2d644>
  431654:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431658:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  43165c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431660:	add	x0, x0, #0xa7f
  431664:	add	x1, x1, #0xb11
  431668:	add	x2, x2, #0xb4f
  43166c:	bl	412a18 <ferror@plt+0xe9e8>
  431670:	mov	x0, xzr
  431674:	ldp	x20, x19, [sp, #32]
  431678:	ldr	x21, [sp, #16]
  43167c:	ldp	x29, x30, [sp], #48
  431680:	ret
  431684:	stp	x29, x30, [sp, #-32]!
  431688:	mov	w8, #0x1                   	// #1
  43168c:	str	x19, [sp, #16]
  431690:	mov	x19, x0
  431694:	str	w8, [x0]
  431698:	adrp	x0, 455000 <ferror@plt+0x50fd0>
  43169c:	add	x0, x0, #0xa0e
  4316a0:	mov	x29, sp
  4316a4:	bl	41c024 <ferror@plt+0x17ff4>
  4316a8:	mov	x9, #0xffffffffffffffff    	// #-1
  4316ac:	stp	x0, x9, [x19, #16]
  4316b0:	stp	x9, xzr, [x19, #32]
  4316b4:	ldrb	w9, [x19, #94]
  4316b8:	mov	w8, #0x400                 	// #1024
  4316bc:	stp	x8, xzr, [x19, #56]
  4316c0:	stp	xzr, xzr, [x19, #72]
  4316c4:	and	w8, w9, #0xf8
  4316c8:	orr	w8, w8, #0x1
  4316cc:	str	wzr, [x19, #48]
  4316d0:	strb	wzr, [x19, #88]
  4316d4:	strb	w8, [x19, #94]
  4316d8:	ldr	x19, [sp, #16]
  4316dc:	ldp	x29, x30, [sp], #32
  4316e0:	ret
  4316e4:	stp	x29, x30, [sp, #-32]!
  4316e8:	str	x19, [sp, #16]
  4316ec:	mov	x19, x0
  4316f0:	mov	x29, sp
  4316f4:	cbz	x0, 431718 <ferror@plt+0x2d6e8>
  4316f8:	ldaxr	w8, [x19]
  4316fc:	add	w8, w8, #0x1
  431700:	stlxr	w9, w8, [x19]
  431704:	cbnz	w9, 4316f8 <ferror@plt+0x2d6c8>
  431708:	mov	x0, x19
  43170c:	ldr	x19, [sp, #16]
  431710:	ldp	x29, x30, [sp], #32
  431714:	ret
  431718:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43171c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431720:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431724:	add	x0, x0, #0xa7f
  431728:	add	x1, x1, #0xc40
  43172c:	add	x2, x2, #0xc6b
  431730:	bl	412a18 <ferror@plt+0xe9e8>
  431734:	b	431708 <ferror@plt+0x2d6d8>
  431738:	stp	x29, x30, [sp, #-32]!
  43173c:	str	x19, [sp, #16]
  431740:	mov	x29, sp
  431744:	cbz	x0, 43176c <ferror@plt+0x2d73c>
  431748:	mov	x19, x0
  43174c:	ldaxr	w8, [x19]
  431750:	subs	w8, w8, #0x1
  431754:	stlxr	w9, w8, [x19]
  431758:	cbnz	w9, 43174c <ferror@plt+0x2d71c>
  43175c:	b.eq	431790 <ferror@plt+0x2d760>  // b.none
  431760:	ldr	x19, [sp, #16]
  431764:	ldp	x29, x30, [sp], #32
  431768:	ret
  43176c:	ldr	x19, [sp, #16]
  431770:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431774:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431778:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  43177c:	add	x0, x0, #0xa7f
  431780:	add	x1, x1, #0xc7b
  431784:	add	x2, x2, #0xc6b
  431788:	ldp	x29, x30, [sp], #32
  43178c:	b	412a18 <ferror@plt+0xe9e8>
  431790:	ldrb	w8, [x19, #94]
  431794:	tbnz	w8, #2, 4317a4 <ferror@plt+0x2d774>
  431798:	mov	x0, x19
  43179c:	bl	431988 <ferror@plt+0x2d958>
  4317a0:	b	4317b4 <ferror@plt+0x2d784>
  4317a4:	mov	w1, #0x1                   	// #1
  4317a8:	mov	x0, x19
  4317ac:	mov	x2, xzr
  4317b0:	bl	43182c <ferror@plt+0x2d7fc>
  4317b4:	ldr	x0, [x19, #16]
  4317b8:	bl	411d58 <ferror@plt+0xdd28>
  4317bc:	ldr	x0, [x19, #24]
  4317c0:	cmn	x0, #0x1
  4317c4:	b.eq	4317cc <ferror@plt+0x2d79c>  // b.none
  4317c8:	bl	42ff1c <ferror@plt+0x2beec>
  4317cc:	ldr	x0, [x19, #32]
  4317d0:	cmn	x0, #0x1
  4317d4:	b.eq	4317dc <ferror@plt+0x2d7ac>  // b.none
  4317d8:	bl	42ff1c <ferror@plt+0x2beec>
  4317dc:	ldr	x0, [x19, #40]
  4317e0:	bl	411d58 <ferror@plt+0xdd28>
  4317e4:	ldr	x0, [x19, #64]
  4317e8:	cbz	x0, 4317f4 <ferror@plt+0x2d7c4>
  4317ec:	mov	w1, #0x1                   	// #1
  4317f0:	bl	41e358 <ferror@plt+0x1a328>
  4317f4:	ldr	x0, [x19, #80]
  4317f8:	cbz	x0, 431804 <ferror@plt+0x2d7d4>
  4317fc:	mov	w1, #0x1                   	// #1
  431800:	bl	41e358 <ferror@plt+0x1a328>
  431804:	ldr	x0, [x19, #72]
  431808:	cbz	x0, 431814 <ferror@plt+0x2d7e4>
  43180c:	mov	w1, #0x1                   	// #1
  431810:	bl	41e358 <ferror@plt+0x1a328>
  431814:	ldr	x8, [x19, #8]
  431818:	mov	x0, x19
  43181c:	ldr	x19, [sp, #16]
  431820:	ldr	x1, [x8, #40]
  431824:	ldp	x29, x30, [sp], #32
  431828:	br	x1
  43182c:	sub	sp, sp, #0x40
  431830:	stp	x29, x30, [sp, #16]
  431834:	stp	x22, x21, [sp, #32]
  431838:	stp	x20, x19, [sp, #48]
  43183c:	add	x29, sp, #0x10
  431840:	str	xzr, [sp, #8]
  431844:	cbz	x0, 431948 <ferror@plt+0x2d918>
  431848:	mov	x19, x2
  43184c:	mov	w21, w1
  431850:	mov	x20, x0
  431854:	cbz	x2, 431860 <ferror@plt+0x2d830>
  431858:	ldr	x8, [x19]
  43185c:	cbnz	x8, 431964 <ferror@plt+0x2d934>
  431860:	ldr	x8, [x20, #80]
  431864:	cbz	x8, 4318ac <ferror@plt+0x2d87c>
  431868:	ldr	x9, [x8, #8]
  43186c:	cbz	x9, 4318ac <ferror@plt+0x2d87c>
  431870:	cbz	w21, 4318b4 <ferror@plt+0x2d884>
  431874:	mov	x0, x20
  431878:	bl	431e74 <ferror@plt+0x2de44>
  43187c:	ldr	x8, [x20, #8]
  431880:	and	w1, w0, #0x1
  431884:	mov	x0, x20
  431888:	mov	x2, xzr
  43188c:	ldr	x8, [x8, #48]
  431890:	blr	x8
  431894:	add	x1, sp, #0x8
  431898:	mov	x0, x20
  43189c:	bl	431f54 <ferror@plt+0x2df24>
  4318a0:	ldr	x8, [x20, #80]
  4318a4:	mov	w22, w0
  4318a8:	b	4318b8 <ferror@plt+0x2d888>
  4318ac:	mov	w22, #0x1                   	// #1
  4318b0:	b	4318c4 <ferror@plt+0x2d894>
  4318b4:	mov	w22, #0x1                   	// #1
  4318b8:	mov	x0, x8
  4318bc:	mov	x1, xzr
  4318c0:	bl	41e518 <ferror@plt+0x1a4e8>
  4318c4:	ldrb	w8, [x20, #88]
  4318c8:	cbz	w8, 4318e0 <ferror@plt+0x2d8b0>
  4318cc:	cbz	w21, 4318dc <ferror@plt+0x2d8ac>
  4318d0:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  4318d4:	add	x0, x0, #0xe5a
  4318d8:	bl	431d64 <ferror@plt+0x2dd34>
  4318dc:	strb	wzr, [x20, #88]
  4318e0:	ldr	x8, [x20, #8]
  4318e4:	mov	x0, x20
  4318e8:	mov	x1, x19
  4318ec:	ldr	x8, [x8, #24]
  4318f0:	blr	x8
  4318f4:	ldrb	w8, [x20, #94]
  4318f8:	cmp	w0, #0x1
  4318fc:	and	w8, w8, #0xffffffc3
  431900:	strb	w8, [x20, #94]
  431904:	b.ne	431920 <ferror@plt+0x2d8f0>  // b.any
  431908:	cmp	w22, #0x1
  43190c:	b.eq	431930 <ferror@plt+0x2d900>  // b.none
  431910:	ldr	x1, [sp, #8]
  431914:	mov	x0, x19
  431918:	bl	4091c0 <ferror@plt+0x5190>
  43191c:	b	431930 <ferror@plt+0x2d900>
  431920:	mov	w21, w0
  431924:	add	x0, sp, #0x8
  431928:	bl	409240 <ferror@plt+0x5210>
  43192c:	mov	w22, w21
  431930:	mov	w0, w22
  431934:	ldp	x20, x19, [sp, #48]
  431938:	ldp	x22, x21, [sp, #32]
  43193c:	ldp	x29, x30, [sp, #16]
  431940:	add	sp, sp, #0x40
  431944:	ret
  431948:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43194c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431950:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431954:	add	x0, x0, #0xa7f
  431958:	add	x1, x1, #0xe17
  43195c:	add	x2, x2, #0xc6b
  431960:	b	43197c <ferror@plt+0x2d94c>
  431964:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431968:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  43196c:	adrp	x2, 43c000 <ferror@plt+0x37fd0>
  431970:	add	x0, x0, #0xa7f
  431974:	add	x1, x1, #0xe17
  431978:	add	x2, x2, #0x3c2
  43197c:	bl	412a18 <ferror@plt+0xe9e8>
  431980:	mov	w22, wzr
  431984:	b	431930 <ferror@plt+0x2d900>
  431988:	stp	x29, x30, [sp, #-32]!
  43198c:	mov	x29, sp
  431990:	str	x19, [sp, #16]
  431994:	str	xzr, [x29, #24]
  431998:	cbz	x0, 431a58 <ferror@plt+0x2da28>
  43199c:	ldr	x8, [x0, #80]
  4319a0:	mov	x19, x0
  4319a4:	cbz	x8, 4319fc <ferror@plt+0x2d9cc>
  4319a8:	ldr	x8, [x8, #8]
  4319ac:	cbz	x8, 4319fc <ferror@plt+0x2d9cc>
  4319b0:	mov	x0, x19
  4319b4:	bl	431e74 <ferror@plt+0x2de44>
  4319b8:	ldr	x8, [x19, #8]
  4319bc:	and	w1, w0, #0x1
  4319c0:	mov	x0, x19
  4319c4:	mov	x2, xzr
  4319c8:	ldr	x8, [x8, #48]
  4319cc:	blr	x8
  4319d0:	add	x1, x29, #0x18
  4319d4:	mov	x0, x19
  4319d8:	bl	431f54 <ferror@plt+0x2df24>
  4319dc:	ldr	x8, [x29, #24]
  4319e0:	cbz	x8, 4319fc <ferror@plt+0x2d9cc>
  4319e4:	ldr	x1, [x8, #8]
  4319e8:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  4319ec:	add	x0, x0, #0xc61
  4319f0:	bl	431d64 <ferror@plt+0x2dd34>
  4319f4:	ldr	x0, [x29, #24]
  4319f8:	bl	408f0c <ferror@plt+0x4edc>
  4319fc:	ldr	x0, [x19, #64]
  431a00:	cbz	x0, 431a0c <ferror@plt+0x2d9dc>
  431a04:	mov	x1, xzr
  431a08:	bl	41e518 <ferror@plt+0x1a4e8>
  431a0c:	ldr	x0, [x19, #80]
  431a10:	cbz	x0, 431a1c <ferror@plt+0x2d9ec>
  431a14:	mov	x1, xzr
  431a18:	bl	41e518 <ferror@plt+0x1a4e8>
  431a1c:	ldr	x8, [x19, #16]
  431a20:	cbz	x8, 431a4c <ferror@plt+0x2da1c>
  431a24:	ldr	x0, [x19, #72]
  431a28:	cbz	x0, 431a34 <ferror@plt+0x2da04>
  431a2c:	mov	x1, xzr
  431a30:	bl	41e518 <ferror@plt+0x1a4e8>
  431a34:	ldrb	w8, [x19, #88]
  431a38:	cbz	w8, 431a4c <ferror@plt+0x2da1c>
  431a3c:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  431a40:	add	x0, x0, #0xe5a
  431a44:	bl	431d64 <ferror@plt+0x2dd34>
  431a48:	strb	wzr, [x19, #88]
  431a4c:	ldr	x19, [sp, #16]
  431a50:	ldp	x29, x30, [sp], #32
  431a54:	ret
  431a58:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431a5c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  431a60:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431a64:	add	x0, x0, #0xa7f
  431a68:	add	x1, x1, #0xc3b
  431a6c:	add	x2, x2, #0xc6b
  431a70:	bl	412a18 <ferror@plt+0xe9e8>
  431a74:	b	431a4c <ferror@plt+0x2da1c>
  431a78:	stp	x29, x30, [sp, #-32]!
  431a7c:	mov	x29, sp
  431a80:	str	x19, [sp, #16]
  431a84:	str	xzr, [x29, #24]
  431a88:	cbz	x0, 431ae0 <ferror@plt+0x2dab0>
  431a8c:	cbz	x3, 431afc <ferror@plt+0x2dacc>
  431a90:	cbz	x2, 431ac8 <ferror@plt+0x2da98>
  431a94:	cbz	x1, 431b18 <ferror@plt+0x2dae8>
  431a98:	ldr	x8, [x0, #8]
  431a9c:	add	x4, x29, #0x18
  431aa0:	ldr	x8, [x8]
  431aa4:	blr	x8
  431aa8:	ldr	x1, [x29, #24]
  431aac:	bl	431b3c <ferror@plt+0x2db0c>
  431ab0:	ldr	x8, [x29, #24]
  431ab4:	mov	w19, w0
  431ab8:	cbz	x8, 431ad0 <ferror@plt+0x2daa0>
  431abc:	mov	x0, x8
  431ac0:	bl	408f0c <ferror@plt+0x4edc>
  431ac4:	b	431ad0 <ferror@plt+0x2daa0>
  431ac8:	mov	w19, wzr
  431acc:	str	xzr, [x3]
  431ad0:	mov	w0, w19
  431ad4:	ldr	x19, [sp, #16]
  431ad8:	ldp	x29, x30, [sp], #32
  431adc:	ret
  431ae0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431ae4:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431ae8:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431aec:	add	x0, x0, #0xa7f
  431af0:	add	x1, x1, #0xca1
  431af4:	add	x2, x2, #0xc6b
  431af8:	b	431b30 <ferror@plt+0x2db00>
  431afc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431b00:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431b04:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431b08:	add	x0, x0, #0xa7f
  431b0c:	add	x1, x1, #0xca1
  431b10:	add	x2, x2, #0xce3
  431b14:	b	431b30 <ferror@plt+0x2db00>
  431b18:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431b1c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431b20:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431b24:	add	x0, x0, #0xa7f
  431b28:	add	x1, x1, #0xca1
  431b2c:	add	x2, x2, #0xcf6
  431b30:	bl	412a18 <ferror@plt+0xe9e8>
  431b34:	mov	w19, #0x3                   	// #3
  431b38:	b	431ad0 <ferror@plt+0x2daa0>
  431b3c:	sub	sp, sp, #0x30
  431b40:	sub	w8, w0, #0x1
  431b44:	cmp	w8, #0x2
  431b48:	stp	x29, x30, [sp, #16]
  431b4c:	str	x19, [sp, #32]
  431b50:	add	x29, sp, #0x10
  431b54:	b.cc	431b6c <ferror@plt+0x2db3c>  // b.lo, b.ul, b.last
  431b58:	cbz	w0, 431b74 <ferror@plt+0x2db44>
  431b5c:	cmp	w0, #0x3
  431b60:	b.ne	431bfc <ferror@plt+0x2dbcc>  // b.any
  431b64:	mov	w0, #0x1                   	// #1
  431b68:	b	431bc4 <ferror@plt+0x2db94>
  431b6c:	mov	w0, wzr
  431b70:	b	431bc4 <ferror@plt+0x2db94>
  431b74:	cbz	x1, 431ba4 <ferror@plt+0x2db74>
  431b78:	adrp	x9, 489000 <__environ@@GLIBC_2.17+0x6f0>
  431b7c:	ldr	w0, [x9, #8]
  431b80:	ldr	w8, [x1]
  431b84:	cbz	w0, 431bd4 <ferror@plt+0x2dba4>
  431b88:	cmp	w8, w0
  431b8c:	b.ne	431bc0 <ferror@plt+0x2db90>  // b.any
  431b90:	ldr	w8, [x1, #4]
  431b94:	cmp	w8, #0x1
  431b98:	mov	w8, #0x2                   	// #2
  431b9c:	cinc	w0, w8, ne  // ne = any
  431ba0:	b	431bc4 <ferror@plt+0x2db94>
  431ba4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431ba8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  431bac:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  431bb0:	add	x0, x0, #0xa7f
  431bb4:	add	x1, x1, #0xbd9
  431bb8:	add	x2, x2, #0xc13
  431bbc:	bl	412a18 <ferror@plt+0xe9e8>
  431bc0:	mov	w0, #0x3                   	// #3
  431bc4:	ldr	x19, [sp, #32]
  431bc8:	ldp	x29, x30, [sp, #16]
  431bcc:	add	sp, sp, #0x30
  431bd0:	ret
  431bd4:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  431bd8:	add	x0, x0, #0xbc0
  431bdc:	str	x1, [x29, #24]
  431be0:	stur	w8, [x29, #-4]
  431be4:	mov	x19, x9
  431be8:	bl	417590 <ferror@plt+0x13560>
  431bec:	ldur	w8, [x29, #-4]
  431bf0:	ldr	x1, [x29, #24]
  431bf4:	str	w0, [x19, #8]
  431bf8:	b	431b88 <ferror@plt+0x2db58>
  431bfc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431c00:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  431c04:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  431c08:	add	x0, x0, #0xa7f
  431c0c:	add	x1, x1, #0x227
  431c10:	add	x3, x3, #0xc1f
  431c14:	mov	w2, #0x128                 	// #296
  431c18:	mov	x4, xzr
  431c1c:	bl	421e64 <ferror@plt+0x1de34>
  431c20:	stp	x29, x30, [sp, #-32]!
  431c24:	mov	x29, sp
  431c28:	str	x19, [sp, #16]
  431c2c:	str	xzr, [x29, #24]
  431c30:	cbz	x0, 431c74 <ferror@plt+0x2dc44>
  431c34:	cbz	x3, 431c90 <ferror@plt+0x2dc60>
  431c38:	ldr	x8, [x0, #8]
  431c3c:	add	x4, x29, #0x18
  431c40:	ldr	x8, [x8, #8]
  431c44:	blr	x8
  431c48:	ldr	x1, [x29, #24]
  431c4c:	bl	431b3c <ferror@plt+0x2db0c>
  431c50:	ldr	x8, [x29, #24]
  431c54:	mov	w19, w0
  431c58:	cbz	x8, 431c64 <ferror@plt+0x2dc34>
  431c5c:	mov	x0, x8
  431c60:	bl	408f0c <ferror@plt+0x4edc>
  431c64:	mov	w0, w19
  431c68:	ldr	x19, [sp, #16]
  431c6c:	ldp	x29, x30, [sp], #32
  431c70:	ret
  431c74:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431c78:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431c7c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431c80:	add	x0, x0, #0xa7f
  431c84:	add	x1, x1, #0xd02
  431c88:	add	x2, x2, #0xc6b
  431c8c:	b	431ca8 <ferror@plt+0x2dc78>
  431c90:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431c94:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431c98:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431c9c:	add	x0, x0, #0xa7f
  431ca0:	add	x1, x1, #0xd02
  431ca4:	add	x2, x2, #0xd4b
  431ca8:	bl	412a18 <ferror@plt+0xe9e8>
  431cac:	mov	w19, #0x3                   	// #3
  431cb0:	b	431c64 <ferror@plt+0x2dc34>
  431cb4:	stp	x29, x30, [sp, #-32]!
  431cb8:	mov	x29, sp
  431cbc:	str	x19, [sp, #16]
  431cc0:	str	xzr, [x29, #24]
  431cc4:	cbz	x0, 431d28 <ferror@plt+0x2dcf8>
  431cc8:	ldrb	w8, [x0, #94]
  431ccc:	tbz	w8, #5, 431d44 <ferror@plt+0x2dd14>
  431cd0:	cmp	w2, #0x3
  431cd4:	b.cs	431d08 <ferror@plt+0x2dcd8>  // b.hs, b.nlast
  431cd8:	ldr	x8, [x0, #8]
  431cdc:	add	x3, x29, #0x18
  431ce0:	ldr	x8, [x8, #16]
  431ce4:	blr	x8
  431ce8:	ldr	x1, [x29, #24]
  431cec:	bl	431b3c <ferror@plt+0x2db0c>
  431cf0:	ldr	x8, [x29, #24]
  431cf4:	mov	w19, w0
  431cf8:	cbz	x8, 431d18 <ferror@plt+0x2dce8>
  431cfc:	mov	x0, x8
  431d00:	bl	408f0c <ferror@plt+0x4edc>
  431d04:	b	431d18 <ferror@plt+0x2dce8>
  431d08:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  431d0c:	add	x0, x0, #0xdb2
  431d10:	bl	431d64 <ferror@plt+0x2dd34>
  431d14:	mov	w19, #0x3                   	// #3
  431d18:	mov	w0, w19
  431d1c:	ldr	x19, [sp, #16]
  431d20:	ldp	x29, x30, [sp], #32
  431d24:	ret
  431d28:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431d2c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431d30:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431d34:	add	x0, x0, #0xa7f
  431d38:	add	x1, x1, #0xd61
  431d3c:	add	x2, x2, #0xc6b
  431d40:	b	431d5c <ferror@plt+0x2dd2c>
  431d44:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431d48:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431d4c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431d50:	add	x0, x0, #0xa7f
  431d54:	add	x1, x1, #0xd61
  431d58:	add	x2, x2, #0xd9d
  431d5c:	bl	412a18 <ferror@plt+0xe9e8>
  431d60:	b	431d14 <ferror@plt+0x2dce4>
  431d64:	sub	sp, sp, #0x120
  431d68:	stp	x29, x30, [sp, #256]
  431d6c:	add	x29, sp, #0x100
  431d70:	mov	x9, #0xffffffffffffffc8    	// #-56
  431d74:	mov	x10, sp
  431d78:	sub	x11, x29, #0x78
  431d7c:	movk	x9, #0xff80, lsl #32
  431d80:	add	x12, x29, #0x20
  431d84:	add	x10, x10, #0x80
  431d88:	add	x11, x11, #0x38
  431d8c:	stp	x10, x9, [x29, #-16]
  431d90:	stp	x12, x11, [x29, #-32]
  431d94:	stp	x1, x2, [x29, #-120]
  431d98:	stp	x3, x4, [x29, #-104]
  431d9c:	stp	x5, x6, [x29, #-88]
  431da0:	stur	x7, [x29, #-72]
  431da4:	stp	q0, q1, [sp]
  431da8:	ldp	q0, q1, [x29, #-32]
  431dac:	mov	x8, x0
  431db0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431db4:	add	x0, x0, #0xa7f
  431db8:	sub	x3, x29, #0x40
  431dbc:	mov	w1, #0x10                  	// #16
  431dc0:	mov	x2, x8
  431dc4:	str	x28, [sp, #272]
  431dc8:	stp	q2, q3, [sp, #32]
  431dcc:	stp	q4, q5, [sp, #64]
  431dd0:	stp	q6, q7, [sp, #96]
  431dd4:	stp	q0, q1, [x29, #-64]
  431dd8:	bl	412c74 <ferror@plt+0xec44>
  431ddc:	ldr	x28, [sp, #272]
  431de0:	ldp	x29, x30, [sp, #256]
  431de4:	add	sp, sp, #0x120
  431de8:	ret
  431dec:	stp	x29, x30, [sp, #-32]!
  431df0:	mov	x29, sp
  431df4:	str	x19, [sp, #16]
  431df8:	str	xzr, [x29, #24]
  431dfc:	cbz	x0, 431e54 <ferror@plt+0x2de24>
  431e00:	mov	x19, x0
  431e04:	bl	431988 <ferror@plt+0x2d958>
  431e08:	ldr	x8, [x19, #8]
  431e0c:	add	x1, x29, #0x18
  431e10:	mov	x0, x19
  431e14:	ldr	x8, [x8, #24]
  431e18:	blr	x8
  431e1c:	ldr	x8, [x29, #24]
  431e20:	cbz	x8, 431e3c <ferror@plt+0x2de0c>
  431e24:	ldr	x1, [x8, #8]
  431e28:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  431e2c:	add	x0, x0, #0xdfd
  431e30:	bl	431d64 <ferror@plt+0x2dd34>
  431e34:	ldr	x0, [x29, #24]
  431e38:	bl	408f0c <ferror@plt+0x4edc>
  431e3c:	ldrb	w8, [x19, #94]
  431e40:	and	w8, w8, #0xffffffc3
  431e44:	strb	w8, [x19, #94]
  431e48:	ldr	x19, [sp, #16]
  431e4c:	ldp	x29, x30, [sp], #32
  431e50:	ret
  431e54:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431e58:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  431e5c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431e60:	add	x0, x0, #0xa7f
  431e64:	add	x1, x1, #0xdd7
  431e68:	add	x2, x2, #0xc6b
  431e6c:	bl	412a18 <ferror@plt+0xe9e8>
  431e70:	b	431e48 <ferror@plt+0x2de18>
  431e74:	stp	x29, x30, [sp, #-32]!
  431e78:	str	x19, [sp, #16]
  431e7c:	mov	x29, sp
  431e80:	cbz	x0, 431ec0 <ferror@plt+0x2de90>
  431e84:	ldr	x8, [x0, #8]
  431e88:	mov	x19, x0
  431e8c:	ldr	x8, [x8, #56]
  431e90:	blr	x8
  431e94:	ldrb	w8, [x19, #94]
  431e98:	lsr	w8, w8, #1
  431e9c:	and	w9, w8, #0x10
  431ea0:	and	w10, w8, #0x4
  431ea4:	orr	w9, w0, w9
  431ea8:	orr	w9, w9, w10
  431eac:	and	w8, w8, #0x8
  431eb0:	orr	w0, w9, w8
  431eb4:	ldr	x19, [sp, #16]
  431eb8:	ldp	x29, x30, [sp], #32
  431ebc:	ret
  431ec0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431ec4:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  431ec8:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431ecc:	add	x0, x0, #0xa7f
  431ed0:	add	x1, x1, #0xf5
  431ed4:	add	x2, x2, #0xc6b
  431ed8:	bl	412a18 <ferror@plt+0xe9e8>
  431edc:	mov	w0, wzr
  431ee0:	b	431eb4 <ferror@plt+0x2de84>
  431ee4:	stp	x29, x30, [sp, #-16]!
  431ee8:	mov	x29, sp
  431eec:	cbz	x0, 431f10 <ferror@plt+0x2dee0>
  431ef0:	cbz	x2, 431efc <ferror@plt+0x2decc>
  431ef4:	ldr	x8, [x2]
  431ef8:	cbnz	x8, 431f2c <ferror@plt+0x2defc>
  431efc:	ldr	x8, [x0, #8]
  431f00:	and	w1, w1, #0x3
  431f04:	ldr	x3, [x8, #48]
  431f08:	ldp	x29, x30, [sp], #16
  431f0c:	br	x3
  431f10:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431f14:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  431f18:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  431f1c:	add	x0, x0, #0xa7f
  431f20:	add	x1, x1, #0xb1
  431f24:	add	x2, x2, #0xc6b
  431f28:	b	431f44 <ferror@plt+0x2df14>
  431f2c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  431f30:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  431f34:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  431f38:	add	x0, x0, #0xa7f
  431f3c:	add	x1, x1, #0xb1
  431f40:	add	x2, x2, #0x3a2
  431f44:	bl	412a18 <ferror@plt+0xe9e8>
  431f48:	mov	w0, wzr
  431f4c:	ldp	x29, x30, [sp], #16
  431f50:	ret
  431f54:	sub	sp, sp, #0x40
  431f58:	mov	w8, #0x1                   	// #1
  431f5c:	stp	x29, x30, [sp, #16]
  431f60:	stp	x22, x21, [sp, #32]
  431f64:	stp	x20, x19, [sp, #48]
  431f68:	add	x29, sp, #0x10
  431f6c:	str	x8, [sp, #8]
  431f70:	cbz	x0, 43201c <ferror@plt+0x2dfec>
  431f74:	mov	x19, x1
  431f78:	mov	x20, x0
  431f7c:	cbz	x1, 431f88 <ferror@plt+0x2df58>
  431f80:	ldr	x8, [x19]
  431f84:	cbnz	x8, 432038 <ferror@plt+0x2e008>
  431f88:	ldr	x8, [x20, #80]
  431f8c:	cbz	x8, 432000 <ferror@plt+0x2dfd0>
  431f90:	ldr	x9, [x8, #8]
  431f94:	cbz	x9, 432000 <ferror@plt+0x2dfd0>
  431f98:	mov	x21, xzr
  431f9c:	mov	w10, #0x1                   	// #1
  431fa0:	cbz	x10, 43205c <ferror@plt+0x2e02c>
  431fa4:	ldr	x10, [x20, #8]
  431fa8:	ldr	x8, [x8]
  431fac:	sub	x2, x9, x21
  431fb0:	add	x3, sp, #0x8
  431fb4:	ldr	x10, [x10, #8]
  431fb8:	add	x1, x8, x21
  431fbc:	mov	x0, x20
  431fc0:	mov	x4, x19
  431fc4:	blr	x10
  431fc8:	ldr	x10, [sp, #8]
  431fcc:	ldr	x8, [x20, #80]
  431fd0:	mov	w22, w0
  431fd4:	cmp	w0, #0x1
  431fd8:	add	x21, x10, x21
  431fdc:	b.ne	431fec <ferror@plt+0x2dfbc>  // b.any
  431fe0:	ldr	x9, [x8, #8]
  431fe4:	cmp	x21, x9
  431fe8:	b.cc	431fa0 <ferror@plt+0x2df70>  // b.lo, b.ul, b.last
  431fec:	mov	x0, x8
  431ff0:	mov	x1, xzr
  431ff4:	mov	x2, x21
  431ff8:	bl	41f0e4 <ferror@plt+0x1b0b4>
  431ffc:	b	432004 <ferror@plt+0x2dfd4>
  432000:	mov	w22, #0x1                   	// #1
  432004:	mov	w0, w22
  432008:	ldp	x20, x19, [sp, #48]
  43200c:	ldp	x22, x21, [sp, #32]
  432010:	ldp	x29, x30, [sp, #16]
  432014:	add	sp, sp, #0x40
  432018:	ret
  43201c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432020:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432024:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432028:	add	x0, x0, #0xa7f
  43202c:	add	x1, x1, #0x2b8
  432030:	add	x2, x2, #0xc6b
  432034:	b	432050 <ferror@plt+0x2e020>
  432038:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43203c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432040:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  432044:	add	x0, x0, #0xa7f
  432048:	add	x1, x1, #0x2b8
  43204c:	add	x2, x2, #0x3a2
  432050:	bl	412a18 <ferror@plt+0xe9e8>
  432054:	mov	w22, wzr
  432058:	b	432004 <ferror@plt+0x2dfd4>
  43205c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432060:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432064:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  432068:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  43206c:	add	x0, x0, #0xa7f
  432070:	add	x1, x1, #0x227
  432074:	add	x3, x3, #0x2ee
  432078:	add	x4, x4, #0x301
  43207c:	mov	w2, #0x4b9                 	// #1209
  432080:	bl	421e64 <ferror@plt+0x1de34>
  432084:	stp	x29, x30, [sp, #-16]!
  432088:	mov	x29, sp
  43208c:	cbz	x0, 4320a0 <ferror@plt+0x2e070>
  432090:	ldr	x8, [x0, #8]
  432094:	ldr	x2, [x8, #32]
  432098:	ldp	x29, x30, [sp], #16
  43209c:	br	x2
  4320a0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4320a4:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  4320a8:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  4320ac:	add	x0, x0, #0xa7f
  4320b0:	add	x1, x1, #0xe91
  4320b4:	add	x2, x2, #0xc6b
  4320b8:	bl	412a18 <ferror@plt+0xe9e8>
  4320bc:	mov	x0, xzr
  4320c0:	ldp	x29, x30, [sp], #16
  4320c4:	ret
  4320c8:	stp	x29, x30, [sp, #-64]!
  4320cc:	str	x23, [sp, #16]
  4320d0:	stp	x22, x21, [sp, #32]
  4320d4:	stp	x20, x19, [sp, #48]
  4320d8:	mov	x29, sp
  4320dc:	cbz	x0, 432158 <ferror@plt+0x2e128>
  4320e0:	ldr	x8, [x0, #8]
  4320e4:	mov	w23, w1
  4320e8:	mov	w1, w2
  4320ec:	mov	x19, x5
  4320f0:	ldr	x8, [x8, #32]
  4320f4:	mov	x20, x4
  4320f8:	mov	x21, x3
  4320fc:	blr	x8
  432100:	mov	x22, x0
  432104:	cbz	w23, 432114 <ferror@plt+0x2e0e4>
  432108:	mov	x0, x22
  43210c:	mov	w1, w23
  432110:	bl	40eac0 <ferror@plt+0xaa90>
  432114:	mov	x0, x22
  432118:	mov	x1, x21
  43211c:	mov	x2, x20
  432120:	mov	x3, x19
  432124:	bl	40e9b8 <ferror@plt+0xa988>
  432128:	mov	x0, x22
  43212c:	mov	x1, xzr
  432130:	bl	40ddec <ferror@plt+0x9dbc>
  432134:	mov	w19, w0
  432138:	mov	x0, x22
  43213c:	bl	40ef20 <ferror@plt+0xaef0>
  432140:	mov	w0, w19
  432144:	ldp	x20, x19, [sp, #48]
  432148:	ldp	x22, x21, [sp, #32]
  43214c:	ldr	x23, [sp, #16]
  432150:	ldp	x29, x30, [sp], #64
  432154:	ret
  432158:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43215c:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  432160:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432164:	add	x0, x0, #0xa7f
  432168:	add	x1, x1, #0xec8
  43216c:	add	x2, x2, #0xc6b
  432170:	bl	412a18 <ferror@plt+0xe9e8>
  432174:	mov	w0, wzr
  432178:	b	432144 <ferror@plt+0x2e114>
  43217c:	mov	x4, x3
  432180:	mov	x3, x2
  432184:	mov	w2, w1
  432188:	mov	w1, wzr
  43218c:	mov	x5, xzr
  432190:	b	4320c8 <ferror@plt+0x2e098>
  432194:	ldr	x8, [x0, #16]
  432198:	cbz	x8, 4321d0 <ferror@plt+0x2e1a0>
  43219c:	ldr	x8, [x0, #72]
  4321a0:	cbz	x8, 4321b0 <ferror@plt+0x2e180>
  4321a4:	ldr	x8, [x8, #8]
  4321a8:	cmp	x8, #0x0
  4321ac:	cset	w8, ne  // ne = any
  4321b0:	ldr	x9, [x0, #80]
  4321b4:	cbz	x9, 4321dc <ferror@plt+0x2e1ac>
  4321b8:	ldr	x9, [x9, #8]
  4321bc:	ldr	x10, [x0, #56]
  4321c0:	orr	w11, w8, #0x4
  4321c4:	cmp	x9, x10
  4321c8:	csel	w0, w11, w8, cc  // cc = lo, ul, last
  4321cc:	ret
  4321d0:	ldr	x8, [x0, #64]
  4321d4:	cbnz	x8, 4321a4 <ferror@plt+0x2e174>
  4321d8:	b	4321b0 <ferror@plt+0x2e180>
  4321dc:	mov	w0, w8
  4321e0:	ret
  4321e4:	stp	x29, x30, [sp, #-16]!
  4321e8:	sub	w8, w0, #0x4
  4321ec:	cmp	w8, #0x18
  4321f0:	mov	x29, sp
  4321f4:	b.hi	43221c <ferror@plt+0x2e1ec>  // b.pmore
  4321f8:	adrp	x9, 475000 <ferror@plt+0x70fd0>
  4321fc:	add	x9, x9, #0xc27
  432200:	adr	x10, 432214 <ferror@plt+0x2e1e4>
  432204:	ldrb	w11, [x9, x8]
  432208:	add	x10, x10, x11, lsl #2
  43220c:	mov	w0, wzr
  432210:	br	x10
  432214:	mov	w0, #0x2                   	// #2
  432218:	b	432258 <ferror@plt+0x2e228>
  43221c:	cmp	w0, #0x20
  432220:	b.eq	432278 <ferror@plt+0x2e248>  // b.none
  432224:	cmp	w0, #0x4b
  432228:	b.ne	432254 <ferror@plt+0x2e224>  // b.any
  43222c:	mov	w0, #0x6                   	// #6
  432230:	b	432258 <ferror@plt+0x2e228>
  432234:	mov	w0, #0x5                   	// #5
  432238:	b	432258 <ferror@plt+0x2e228>
  43223c:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  432240:	add	x0, x0, #0xf68
  432244:	b	432250 <ferror@plt+0x2e220>
  432248:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  43224c:	add	x0, x0, #0xf82
  432250:	bl	431d64 <ferror@plt+0x2dd34>
  432254:	mov	w0, #0x8                   	// #8
  432258:	ldp	x29, x30, [sp], #16
  43225c:	ret
  432260:	mov	w0, #0x3                   	// #3
  432264:	b	432258 <ferror@plt+0x2e228>
  432268:	mov	w0, #0x1                   	// #1
  43226c:	b	432258 <ferror@plt+0x2e228>
  432270:	mov	w0, #0x4                   	// #4
  432274:	b	432258 <ferror@plt+0x2e228>
  432278:	mov	w0, #0x7                   	// #7
  43227c:	b	432258 <ferror@plt+0x2e228>
  432280:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432284:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  432288:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  43228c:	add	x0, x0, #0xa7f
  432290:	add	x1, x1, #0xf27
  432294:	add	x2, x2, #0xf5b
  432298:	bl	412a18 <ferror@plt+0xe9e8>
  43229c:	b	432254 <ferror@plt+0x2e224>
  4322a0:	cbz	x0, 4322c4 <ferror@plt+0x2e294>
  4322a4:	cmp	x1, #0x0
  4322a8:	mov	w8, #0x400                 	// #1024
  4322ac:	csel	x8, x8, x1, eq  // eq = none
  4322b0:	cmp	x8, #0xa
  4322b4:	mov	w9, #0xa                   	// #10
  4322b8:	csel	x8, x8, x9, hi  // hi = pmore
  4322bc:	str	x8, [x0, #56]
  4322c0:	ret
  4322c4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4322c8:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  4322cc:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  4322d0:	add	x0, x0, #0xa7f
  4322d4:	add	x1, x1, #0xfa7
  4322d8:	add	x2, x2, #0xc6b
  4322dc:	b	412a18 <ferror@plt+0xe9e8>
  4322e0:	stp	x29, x30, [sp, #-16]!
  4322e4:	mov	x29, sp
  4322e8:	cbz	x0, 4322f8 <ferror@plt+0x2e2c8>
  4322ec:	ldr	x0, [x0, #56]
  4322f0:	ldp	x29, x30, [sp], #16
  4322f4:	ret
  4322f8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4322fc:	adrp	x1, 475000 <ferror@plt+0x70fd0>
  432300:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432304:	add	x0, x0, #0xa7f
  432308:	add	x1, x1, #0xfde
  43230c:	add	x2, x2, #0xc6b
  432310:	bl	412a18 <ferror@plt+0xe9e8>
  432314:	mov	x0, xzr
  432318:	b	4322f0 <ferror@plt+0x2e2c0>
  43231c:	stp	x29, x30, [sp, #-48]!
  432320:	str	x21, [sp, #16]
  432324:	stp	x20, x19, [sp, #32]
  432328:	mov	x29, sp
  43232c:	cbz	x0, 432398 <ferror@plt+0x2e368>
  432330:	mov	w20, w2
  432334:	mov	x21, x1
  432338:	mov	x19, x0
  43233c:	cbz	x1, 432344 <ferror@plt+0x2e314>
  432340:	cbz	w20, 4323b4 <ferror@plt+0x2e384>
  432344:	cbz	x21, 432370 <ferror@plt+0x2e340>
  432348:	tbz	w20, #31, 432358 <ferror@plt+0x2e328>
  43234c:	mov	x0, x21
  432350:	bl	403550 <strlen@plt>
  432354:	mov	x20, x0
  432358:	ldr	x0, [x19, #40]
  43235c:	bl	411d58 <ferror@plt+0xdd28>
  432360:	mov	x0, x21
  432364:	mov	w1, w20
  432368:	bl	41c078 <ferror@plt+0x18048>
  43236c:	b	432380 <ferror@plt+0x2e350>
  432370:	ldr	x0, [x19, #40]
  432374:	bl	411d58 <ferror@plt+0xdd28>
  432378:	mov	w20, wzr
  43237c:	mov	x0, xzr
  432380:	str	x0, [x19, #40]
  432384:	str	w20, [x19, #48]
  432388:	ldp	x20, x19, [sp, #32]
  43238c:	ldr	x21, [sp, #16]
  432390:	ldp	x29, x30, [sp], #48
  432394:	ret
  432398:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43239c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4323a0:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  4323a4:	add	x0, x0, #0xa7f
  4323a8:	add	x1, x1, #0xf
  4323ac:	add	x2, x2, #0xc6b
  4323b0:	b	4323cc <ferror@plt+0x2e39c>
  4323b4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4323b8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4323bc:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  4323c0:	add	x0, x0, #0xa7f
  4323c4:	add	x1, x1, #0xf
  4323c8:	add	x2, x2, #0x52
  4323cc:	ldp	x20, x19, [sp, #32]
  4323d0:	ldr	x21, [sp, #16]
  4323d4:	ldp	x29, x30, [sp], #48
  4323d8:	b	412a18 <ferror@plt+0xe9e8>
  4323dc:	stp	x29, x30, [sp, #-16]!
  4323e0:	mov	x29, sp
  4323e4:	cbz	x0, 432400 <ferror@plt+0x2e3d0>
  4323e8:	cbz	x1, 4323f4 <ferror@plt+0x2e3c4>
  4323ec:	ldr	w8, [x0, #48]
  4323f0:	str	w8, [x1]
  4323f4:	ldr	x0, [x0, #40]
  4323f8:	ldp	x29, x30, [sp], #16
  4323fc:	ret
  432400:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432404:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432408:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  43240c:	add	x0, x0, #0xa7f
  432410:	add	x1, x1, #0x73
  432414:	add	x2, x2, #0xc6b
  432418:	bl	412a18 <ferror@plt+0xe9e8>
  43241c:	mov	x0, xzr
  432420:	b	4323f8 <ferror@plt+0x2e3c8>
  432424:	cbz	x0, 432440 <ferror@plt+0x2e410>
  432428:	ldrb	w8, [x0, #94]
  43242c:	ubfiz	w9, w1, #2, #1
  432430:	and	w8, w8, #0xfffffffb
  432434:	orr	w8, w8, w9
  432438:	strb	w8, [x0, #94]
  43243c:	ret
  432440:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432444:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432448:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  43244c:	add	x0, x0, #0xa7f
  432450:	add	x1, x1, #0x123
  432454:	add	x2, x2, #0xc6b
  432458:	b	412a18 <ferror@plt+0xe9e8>
  43245c:	stp	x29, x30, [sp, #-16]!
  432460:	mov	x29, sp
  432464:	cbz	x0, 432478 <ferror@plt+0x2e448>
  432468:	ldrb	w8, [x0, #94]
  43246c:	ubfx	w0, w8, #2, #1
  432470:	ldp	x29, x30, [sp], #16
  432474:	ret
  432478:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43247c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432480:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432484:	add	x0, x0, #0xa7f
  432488:	add	x1, x1, #0x160
  43248c:	add	x2, x2, #0xc6b
  432490:	bl	412a18 <ferror@plt+0xe9e8>
  432494:	mov	w0, wzr
  432498:	b	432470 <ferror@plt+0x2e440>
  43249c:	stp	x29, x30, [sp, #-48]!
  4324a0:	stp	x22, x21, [sp, #16]
  4324a4:	stp	x20, x19, [sp, #32]
  4324a8:	mov	x29, sp
  4324ac:	cbz	x0, 432628 <ferror@plt+0x2e5f8>
  4324b0:	mov	x20, x3
  4324b4:	mov	w21, w2
  4324b8:	mov	x22, x1
  4324bc:	mov	x19, x0
  4324c0:	cbz	x3, 4324cc <ferror@plt+0x2e49c>
  4324c4:	ldr	x8, [x20]
  4324c8:	cbnz	x8, 432660 <ferror@plt+0x2e630>
  4324cc:	ldrb	w8, [x19, #94]
  4324d0:	tbz	w8, #5, 432644 <ferror@plt+0x2e614>
  4324d4:	sub	w9, w21, #0x1
  4324d8:	cmp	w9, #0x2
  4324dc:	b.cs	4325b4 <ferror@plt+0x2e584>  // b.hs, b.nlast
  4324e0:	tbz	w8, #0, 4324f8 <ferror@plt+0x2e4c8>
  4324e4:	mov	x0, x19
  4324e8:	mov	x1, x20
  4324ec:	bl	431f54 <ferror@plt+0x2df24>
  4324f0:	cmp	w0, #0x1
  4324f4:	b.ne	4325ec <ferror@plt+0x2e5bc>  // b.any
  4324f8:	ldr	x8, [x19, #8]
  4324fc:	mov	x0, x19
  432500:	mov	x1, x22
  432504:	mov	w2, w21
  432508:	ldr	x8, [x8, #16]
  43250c:	mov	x3, x20
  432510:	blr	x8
  432514:	cmp	w0, #0x1
  432518:	b.ne	4325ec <ferror@plt+0x2e5bc>  // b.any
  43251c:	ldrb	w8, [x19, #94]
  432520:	tbz	w8, #0, 4325ac <ferror@plt+0x2e57c>
  432524:	ldr	x0, [x19, #64]
  432528:	cbz	x0, 432534 <ferror@plt+0x2e504>
  43252c:	mov	x1, xzr
  432530:	bl	41e518 <ferror@plt+0x1a4e8>
  432534:	ldr	x0, [x19, #24]
  432538:	cmn	x0, #0x1
  43253c:	b.eq	432554 <ferror@plt+0x2e524>  // b.none
  432540:	mov	x1, xzr
  432544:	mov	x2, xzr
  432548:	mov	x3, xzr
  43254c:	mov	x4, xzr
  432550:	bl	42ff18 <ferror@plt+0x2bee8>
  432554:	ldr	x0, [x19, #32]
  432558:	cmn	x0, #0x1
  43255c:	b.eq	432574 <ferror@plt+0x2e544>  // b.none
  432560:	mov	x1, xzr
  432564:	mov	x2, xzr
  432568:	mov	x3, xzr
  43256c:	mov	x4, xzr
  432570:	bl	42ff18 <ferror@plt+0x2bee8>
  432574:	ldr	x0, [x19, #72]
  432578:	cbz	x0, 432594 <ferror@plt+0x2e564>
  43257c:	ldr	x8, [x0, #8]
  432580:	cbz	x8, 43258c <ferror@plt+0x2e55c>
  432584:	ldrb	w8, [x19, #94]
  432588:	tbnz	w8, #1, 4326a8 <ferror@plt+0x2e678>
  43258c:	mov	x1, xzr
  432590:	bl	41e518 <ferror@plt+0x1a4e8>
  432594:	ldrb	w8, [x19, #88]
  432598:	cbz	w8, 4325ac <ferror@plt+0x2e57c>
  43259c:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  4325a0:	add	x0, x0, #0xe5a
  4325a4:	bl	431d64 <ferror@plt+0x2dd34>
  4325a8:	strb	wzr, [x19, #88]
  4325ac:	mov	w0, #0x1                   	// #1
  4325b0:	b	4325ec <ferror@plt+0x2e5bc>
  4325b4:	cbnz	w21, 4325dc <ferror@plt+0x2e5ac>
  4325b8:	tbz	w8, #0, 4324e0 <ferror@plt+0x2e4b0>
  4325bc:	tbz	w8, #1, 4325fc <ferror@plt+0x2e5cc>
  4325c0:	ldr	x9, [x19, #72]
  4325c4:	cbz	x9, 4325fc <ferror@plt+0x2e5cc>
  4325c8:	ldr	x9, [x9, #8]
  4325cc:	cbz	x9, 4325fc <ferror@plt+0x2e5cc>
  4325d0:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  4325d4:	add	x0, x0, #0x1e8
  4325d8:	b	4325e4 <ferror@plt+0x2e5b4>
  4325dc:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  4325e0:	add	x0, x0, #0x28a
  4325e4:	bl	431d64 <ferror@plt+0x2dd34>
  4325e8:	mov	w0, wzr
  4325ec:	ldp	x20, x19, [sp, #32]
  4325f0:	ldp	x22, x21, [sp, #16]
  4325f4:	ldp	x29, x30, [sp], #48
  4325f8:	ret
  4325fc:	ldr	x9, [x19, #64]
  432600:	cbz	x9, 43260c <ferror@plt+0x2e5dc>
  432604:	ldr	x9, [x9, #8]
  432608:	sub	x22, x22, x9
  43260c:	ldr	x9, [x19, #72]
  432610:	cbz	x9, 4324e0 <ferror@plt+0x2e4b0>
  432614:	ldr	x9, [x9, #8]
  432618:	tbz	w8, #1, 432620 <ferror@plt+0x2e5f0>
  43261c:	cbnz	x9, 432680 <ferror@plt+0x2e650>
  432620:	sub	x22, x22, x9
  432624:	b	4324e0 <ferror@plt+0x2e4b0>
  432628:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43262c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432630:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432634:	add	x0, x0, #0xa7f
  432638:	add	x1, x1, #0x197
  43263c:	add	x2, x2, #0xc6b
  432640:	b	432678 <ferror@plt+0x2e648>
  432644:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432648:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  43264c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432650:	add	x0, x0, #0xa7f
  432654:	add	x1, x1, #0x197
  432658:	add	x2, x2, #0xd9d
  43265c:	b	432678 <ferror@plt+0x2e648>
  432660:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432664:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432668:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  43266c:	add	x0, x0, #0xa7f
  432670:	add	x1, x1, #0x197
  432674:	add	x2, x2, #0x3a2
  432678:	bl	412a18 <ferror@plt+0xe9e8>
  43267c:	b	4325e8 <ferror@plt+0x2e5b8>
  432680:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432684:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432688:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  43268c:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  432690:	add	x0, x0, #0xa7f
  432694:	add	x1, x1, #0x227
  432698:	add	x3, x3, #0x234
  43269c:	add	x4, x4, #0x24f
  4326a0:	mov	w2, #0x468                 	// #1128
  4326a4:	bl	421e64 <ferror@plt+0x1de34>
  4326a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4326ac:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4326b0:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4326b4:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4326b8:	add	x0, x0, #0xa7f
  4326bc:	add	x1, x1, #0x227
  4326c0:	add	x3, x3, #0x234
  4326c4:	add	x4, x4, #0x24f
  4326c8:	mov	w2, #0x491                 	// #1169
  4326cc:	bl	421e64 <ferror@plt+0x1de34>
  4326d0:	cbz	x0, 432718 <ferror@plt+0x2e6e8>
  4326d4:	ldr	x8, [x0, #16]
  4326d8:	cbz	x8, 4326e8 <ferror@plt+0x2e6b8>
  4326dc:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  4326e0:	add	x0, x0, #0x346
  4326e4:	b	431d64 <ferror@plt+0x2dd34>
  4326e8:	ldr	x8, [x0, #64]
  4326ec:	cbz	x8, 4326f8 <ferror@plt+0x2e6c8>
  4326f0:	ldr	x8, [x8, #8]
  4326f4:	cbnz	x8, 432734 <ferror@plt+0x2e704>
  4326f8:	ldr	x8, [x0, #80]
  4326fc:	cbz	x8, 432708 <ferror@plt+0x2e6d8>
  432700:	ldr	x8, [x8, #8]
  432704:	cbnz	x8, 432750 <ferror@plt+0x2e720>
  432708:	ldrb	w8, [x0, #94]
  43270c:	bfxil	w8, w1, #0, #1
  432710:	strb	w8, [x0, #94]
  432714:	ret
  432718:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43271c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432720:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432724:	add	x0, x0, #0xa7f
  432728:	add	x1, x1, #0x30f
  43272c:	add	x2, x2, #0xc6b
  432730:	b	412a18 <ferror@plt+0xe9e8>
  432734:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432738:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  43273c:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  432740:	add	x0, x0, #0xa7f
  432744:	add	x1, x1, #0x30f
  432748:	add	x2, x2, #0x38d
  43274c:	b	412a18 <ferror@plt+0xe9e8>
  432750:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432754:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432758:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  43275c:	add	x0, x0, #0xa7f
  432760:	add	x1, x1, #0x30f
  432764:	add	x2, x2, #0x3bf
  432768:	b	412a18 <ferror@plt+0xe9e8>
  43276c:	stp	x29, x30, [sp, #-16]!
  432770:	mov	x29, sp
  432774:	cbz	x0, 432788 <ferror@plt+0x2e758>
  432778:	ldrb	w8, [x0, #94]
  43277c:	and	w0, w8, #0x1
  432780:	ldp	x29, x30, [sp], #16
  432784:	ret
  432788:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43278c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432790:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432794:	add	x0, x0, #0xa7f
  432798:	add	x1, x1, #0x3f3
  43279c:	add	x2, x2, #0xc6b
  4327a0:	bl	412a18 <ferror@plt+0xe9e8>
  4327a4:	mov	w0, wzr
  4327a8:	b	432780 <ferror@plt+0x2e750>
  4327ac:	stp	x29, x30, [sp, #-80]!
  4327b0:	stp	x26, x25, [sp, #16]
  4327b4:	stp	x24, x23, [sp, #32]
  4327b8:	stp	x22, x21, [sp, #48]
  4327bc:	stp	x20, x19, [sp, #64]
  4327c0:	mov	x29, sp
  4327c4:	cbz	x0, 432a28 <ferror@plt+0x2e9f8>
  4327c8:	mov	x21, x2
  4327cc:	mov	x20, x1
  4327d0:	mov	x19, x0
  4327d4:	cbz	x2, 4327e0 <ferror@plt+0x2e7b0>
  4327d8:	ldr	x8, [x21]
  4327dc:	cbnz	x8, 432a44 <ferror@plt+0x2ea14>
  4327e0:	ldrb	w26, [x19, #94]
  4327e4:	tbz	w26, #1, 4327f8 <ferror@plt+0x2e7c8>
  4327e8:	ldr	x8, [x19, #72]
  4327ec:	cbz	x8, 4327f8 <ferror@plt+0x2e7c8>
  4327f0:	ldr	x8, [x8, #8]
  4327f4:	cbnz	x8, 432a60 <ferror@plt+0x2ea30>
  4327f8:	tbnz	w26, #0, 432820 <ferror@plt+0x2e7f0>
  4327fc:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  432800:	add	x0, x0, #0x4c9
  432804:	bl	431d64 <ferror@plt+0x2dd34>
  432808:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  43280c:	add	x0, x0, #0x508
  432810:	bl	431d64 <ferror@plt+0x2dd34>
  432814:	ldrb	w8, [x19, #94]
  432818:	orr	w26, w8, #0x1
  43281c:	strb	w26, [x19, #94]
  432820:	ldrb	w8, [x19, #88]
  432824:	cbz	w8, 43283c <ferror@plt+0x2e80c>
  432828:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  43282c:	add	x0, x0, #0xe5a
  432830:	bl	431d64 <ferror@plt+0x2dd34>
  432834:	ldrb	w26, [x19, #94]
  432838:	strb	wzr, [x19, #88]
  43283c:	cbz	x20, 432884 <ferror@plt+0x2e854>
  432840:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432844:	add	x1, x1, #0x541
  432848:	mov	x0, x20
  43284c:	bl	403b70 <strcmp@plt>
  432850:	cbz	w0, 432884 <ferror@plt+0x2e854>
  432854:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  432858:	add	x1, x1, #0xa0e
  43285c:	mov	x0, x20
  432860:	bl	403b70 <strcmp@plt>
  432864:	cbz	w0, 432884 <ferror@plt+0x2e854>
  432868:	tbnz	w26, #3, 432914 <ferror@plt+0x2e8e4>
  43286c:	mov	w25, wzr
  432870:	mov	x23, xzr
  432874:	mov	x24, xzr
  432878:	mov	x22, #0xffffffffffffffff    	// #-1
  43287c:	cbz	w25, 43295c <ferror@plt+0x2e92c>
  432880:	b	432994 <ferror@plt+0x2e964>
  432884:	and	w8, w26, #0xfffffffd
  432888:	mov	x23, #0xffffffffffffffff    	// #-1
  43288c:	mov	x22, #0xffffffffffffffff    	// #-1
  432890:	ldr	x0, [x19, #24]
  432894:	strb	w8, [x19, #94]
  432898:	cmn	x0, #0x1
  43289c:	b.eq	4328a4 <ferror@plt+0x2e874>  // b.none
  4328a0:	bl	42ff1c <ferror@plt+0x2beec>
  4328a4:	ldr	x0, [x19, #32]
  4328a8:	cmn	x0, #0x1
  4328ac:	b.eq	4328b4 <ferror@plt+0x2e884>  // b.none
  4328b0:	bl	42ff1c <ferror@plt+0x2beec>
  4328b4:	ldr	x8, [x19, #72]
  4328b8:	cbz	x8, 4328e0 <ferror@plt+0x2e8b0>
  4328bc:	ldr	x2, [x8, #8]
  4328c0:	cbz	x2, 4328e0 <ferror@plt+0x2e8b0>
  4328c4:	tbnz	w26, #1, 432a80 <ferror@plt+0x2ea50>
  4328c8:	ldr	x0, [x19, #64]
  4328cc:	ldr	x1, [x8]
  4328d0:	bl	41edd4 <ferror@plt+0x1ada4>
  4328d4:	ldr	x0, [x19, #72]
  4328d8:	mov	x1, xzr
  4328dc:	bl	41e518 <ferror@plt+0x1a4e8>
  4328e0:	ldr	x0, [x19, #16]
  4328e4:	stp	x22, x23, [x19, #24]
  4328e8:	bl	411d58 <ferror@plt+0xdd28>
  4328ec:	mov	x0, x20
  4328f0:	bl	41c024 <ferror@plt+0x17ff4>
  4328f4:	str	x0, [x19, #16]
  4328f8:	mov	w0, #0x1                   	// #1
  4328fc:	ldp	x20, x19, [sp, #64]
  432900:	ldp	x22, x21, [sp, #48]
  432904:	ldp	x24, x23, [sp, #32]
  432908:	ldp	x26, x25, [sp, #16]
  43290c:	ldp	x29, x30, [sp], #80
  432910:	ret
  432914:	adrp	x0, 455000 <ferror@plt+0x50fd0>
  432918:	add	x0, x0, #0xa0e
  43291c:	mov	x1, x20
  432920:	bl	42fdd4 <ferror@plt+0x2bda4>
  432924:	mov	x22, x0
  432928:	cmn	x0, #0x1
  43292c:	b.eq	432944 <ferror@plt+0x2e914>  // b.none
  432930:	mov	w25, wzr
  432934:	mov	x23, xzr
  432938:	mov	x24, xzr
  43293c:	cbz	w25, 43295c <ferror@plt+0x2e92c>
  432940:	b	432994 <ferror@plt+0x2e964>
  432944:	bl	403f30 <__errno_location@plt>
  432948:	ldr	w25, [x0]
  43294c:	adrp	x24, 455000 <ferror@plt+0x50fd0>
  432950:	add	x24, x24, #0xa0e
  432954:	mov	x23, x20
  432958:	cbnz	w25, 432994 <ferror@plt+0x2e964>
  43295c:	ldrb	w8, [x19, #94]
  432960:	tbz	w8, #4, 432994 <ferror@plt+0x2e964>
  432964:	adrp	x1, 455000 <ferror@plt+0x50fd0>
  432968:	add	x1, x1, #0xa0e
  43296c:	mov	x0, x20
  432970:	bl	42fdd4 <ferror@plt+0x2bda4>
  432974:	mov	x23, x0
  432978:	cmn	x0, #0x1
  43297c:	b.ne	4329d8 <ferror@plt+0x2e9a8>  // b.any
  432980:	bl	403f30 <__errno_location@plt>
  432984:	ldr	w25, [x0]
  432988:	adrp	x23, 455000 <ferror@plt+0x50fd0>
  43298c:	add	x23, x23, #0xa0e
  432990:	mov	x24, x20
  432994:	cbz	w25, 4329d4 <ferror@plt+0x2e9a4>
  432998:	cbz	x23, 432aa8 <ferror@plt+0x2ea78>
  43299c:	cbz	x24, 432ad0 <ferror@plt+0x2eaa0>
  4329a0:	bl	42fd9c <ferror@plt+0x2bd6c>
  4329a4:	cmp	w25, #0x16
  4329a8:	mov	w19, w0
  4329ac:	b.ne	4329e4 <ferror@plt+0x2e9b4>  // b.any
  4329b0:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  4329b4:	add	x3, x3, #0xa78
  4329b8:	mov	x0, x21
  4329bc:	mov	w1, w19
  4329c0:	mov	w2, wzr
  4329c4:	mov	x4, x23
  4329c8:	mov	x5, x24
  4329cc:	bl	409050 <ferror@plt+0x5020>
  4329d0:	b	432a10 <ferror@plt+0x2e9e0>
  4329d4:	mov	x23, #0xffffffffffffffff    	// #-1
  4329d8:	ldrb	w8, [x19, #94]
  4329dc:	orr	w8, w8, #0x2
  4329e0:	b	432890 <ferror@plt+0x2e860>
  4329e4:	mov	w0, w25
  4329e8:	bl	41c680 <ferror@plt+0x18650>
  4329ec:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4329f0:	mov	x6, x0
  4329f4:	add	x3, x3, #0x570
  4329f8:	mov	w2, #0x2                   	// #2
  4329fc:	mov	x0, x21
  432a00:	mov	w1, w19
  432a04:	mov	x4, x23
  432a08:	mov	x5, x24
  432a0c:	bl	409050 <ferror@plt+0x5020>
  432a10:	cmn	x22, #0x1
  432a14:	b.eq	432a20 <ferror@plt+0x2e9f0>  // b.none
  432a18:	mov	x0, x22
  432a1c:	bl	42ff1c <ferror@plt+0x2beec>
  432a20:	mov	w0, wzr
  432a24:	b	4328fc <ferror@plt+0x2e8cc>
  432a28:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432a2c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432a30:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432a34:	add	x0, x0, #0xa7f
  432a38:	add	x1, x1, #0x424
  432a3c:	add	x2, x2, #0xc6b
  432a40:	b	432a78 <ferror@plt+0x2ea48>
  432a44:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432a48:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432a4c:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  432a50:	add	x0, x0, #0xa7f
  432a54:	add	x1, x1, #0x424
  432a58:	add	x2, x2, #0x3a2
  432a5c:	b	432a78 <ferror@plt+0x2ea48>
  432a60:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432a64:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432a68:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  432a6c:	add	x0, x0, #0xa7f
  432a70:	add	x1, x1, #0x424
  432a74:	add	x2, x2, #0x470
  432a78:	bl	412a18 <ferror@plt+0xe9e8>
  432a7c:	b	432a20 <ferror@plt+0x2e9f0>
  432a80:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432a84:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432a88:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  432a8c:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  432a90:	add	x0, x0, #0xa7f
  432a94:	add	x1, x1, #0x227
  432a98:	add	x3, x3, #0x546
  432a9c:	add	x4, x4, #0x59f
  432aa0:	mov	w2, #0x5a1                 	// #1441
  432aa4:	bl	421e64 <ferror@plt+0x1de34>
  432aa8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432aac:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432ab0:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  432ab4:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  432ab8:	add	x0, x0, #0xa7f
  432abc:	add	x1, x1, #0x227
  432ac0:	add	x3, x3, #0x546
  432ac4:	add	x4, x4, #0x560
  432ac8:	mov	w2, #0x581                 	// #1409
  432acc:	bl	421e64 <ferror@plt+0x1de34>
  432ad0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432ad4:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432ad8:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  432adc:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  432ae0:	add	x0, x0, #0xa7f
  432ae4:	add	x1, x1, #0x227
  432ae8:	add	x3, x3, #0x546
  432aec:	add	x4, x4, #0x569
  432af0:	mov	w2, #0x582                 	// #1410
  432af4:	bl	421e64 <ferror@plt+0x1de34>
  432af8:	stp	x29, x30, [sp, #-16]!
  432afc:	mov	x29, sp
  432b00:	cbz	x0, 432b10 <ferror@plt+0x2eae0>
  432b04:	ldr	x0, [x0, #16]
  432b08:	ldp	x29, x30, [sp], #16
  432b0c:	ret
  432b10:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432b14:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432b18:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432b1c:	add	x0, x0, #0xa7f
  432b20:	add	x1, x1, #0x5ab
  432b24:	add	x2, x2, #0xc6b
  432b28:	bl	412a18 <ferror@plt+0xe9e8>
  432b2c:	mov	x0, xzr
  432b30:	b	432b08 <ferror@plt+0x2ead8>
  432b34:	sub	sp, sp, #0x40
  432b38:	stp	x29, x30, [sp, #16]
  432b3c:	stp	x22, x21, [sp, #32]
  432b40:	stp	x20, x19, [sp, #48]
  432b44:	add	x29, sp, #0x10
  432b48:	cbz	x0, 432c38 <ferror@plt+0x2ec08>
  432b4c:	mov	x19, x1
  432b50:	cbz	x1, 432c54 <ferror@plt+0x2ec24>
  432b54:	mov	x21, x2
  432b58:	mov	x20, x0
  432b5c:	cbz	x4, 432b68 <ferror@plt+0x2eb38>
  432b60:	ldr	x8, [x4]
  432b64:	cbnz	x8, 432c8c <ferror@plt+0x2ec5c>
  432b68:	ldrb	w8, [x20, #94]
  432b6c:	tbz	w8, #3, 432c70 <ferror@plt+0x2ec40>
  432b70:	add	x1, sp, #0x8
  432b74:	mov	x0, x20
  432b78:	mov	x2, x3
  432b7c:	mov	x3, x4
  432b80:	bl	432cb0 <ferror@plt+0x2ec80>
  432b84:	cbz	x21, 432b90 <ferror@plt+0x2eb60>
  432b88:	ldr	x8, [sp, #8]
  432b8c:	str	x8, [x21]
  432b90:	cmp	w0, #0x1
  432b94:	b.ne	432bf0 <ferror@plt+0x2ebc0>  // b.any
  432b98:	ldr	x8, [x20, #16]
  432b9c:	cbz	x8, 432c08 <ferror@plt+0x2ebd8>
  432ba0:	ldr	x9, [x20, #72]
  432ba4:	cbz	x9, 432c10 <ferror@plt+0x2ebe0>
  432ba8:	cmp	x8, #0x0
  432bac:	mov	w21, #0x48                  	// #72
  432bb0:	mov	w22, #0x40                  	// #64
  432bb4:	csel	x8, x22, x21, eq  // eq = none
  432bb8:	ldr	x8, [x20, x8]
  432bbc:	ldr	x1, [sp, #8]
  432bc0:	ldr	x0, [x8]
  432bc4:	bl	41c0c8 <ferror@plt+0x18098>
  432bc8:	str	x0, [x19]
  432bcc:	ldr	x8, [x20, #16]
  432bd0:	ldr	x2, [sp, #8]
  432bd4:	mov	x1, xzr
  432bd8:	cmp	x8, #0x0
  432bdc:	csel	x8, x22, x21, eq  // eq = none
  432be0:	ldr	x0, [x20, x8]
  432be4:	bl	41f0e4 <ferror@plt+0x1b0b4>
  432be8:	mov	w0, #0x1                   	// #1
  432bec:	b	432bf4 <ferror@plt+0x2ebc4>
  432bf0:	str	xzr, [x19]
  432bf4:	ldp	x20, x19, [sp, #48]
  432bf8:	ldp	x22, x21, [sp, #32]
  432bfc:	ldp	x29, x30, [sp, #16]
  432c00:	add	sp, sp, #0x40
  432c04:	ret
  432c08:	ldr	x9, [x20, #64]
  432c0c:	cbnz	x9, 432ba8 <ferror@plt+0x2eb78>
  432c10:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432c14:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432c18:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  432c1c:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  432c20:	add	x0, x0, #0xa7f
  432c24:	add	x1, x1, #0x227
  432c28:	add	x3, x3, #0x65e
  432c2c:	add	x4, x4, #0x675
  432c30:	mov	w2, #0x69e                 	// #1694
  432c34:	bl	421e64 <ferror@plt+0x1de34>
  432c38:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432c3c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432c40:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  432c44:	add	x0, x0, #0xa7f
  432c48:	add	x1, x1, #0x5e0
  432c4c:	add	x2, x2, #0xc6b
  432c50:	b	432ca4 <ferror@plt+0x2ec74>
  432c54:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432c58:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432c5c:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  432c60:	add	x0, x0, #0xa7f
  432c64:	add	x1, x1, #0x5e0
  432c68:	add	x2, x2, #0x636
  432c6c:	b	432ca4 <ferror@plt+0x2ec74>
  432c70:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432c74:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432c78:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  432c7c:	add	x0, x0, #0xa7f
  432c80:	add	x1, x1, #0x5e0
  432c84:	add	x2, x2, #0x649
  432c88:	b	432ca4 <ferror@plt+0x2ec74>
  432c8c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  432c90:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  432c94:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  432c98:	add	x0, x0, #0xa7f
  432c9c:	add	x1, x1, #0x5e0
  432ca0:	add	x2, x2, #0x3a2
  432ca4:	bl	412a18 <ferror@plt+0xe9e8>
  432ca8:	mov	w0, wzr
  432cac:	b	432bf4 <ferror@plt+0x2ebc4>
  432cb0:	sub	sp, sp, #0xa0
  432cb4:	stp	x29, x30, [sp, #64]
  432cb8:	stp	x28, x27, [sp, #80]
  432cbc:	stp	x26, x25, [sp, #96]
  432cc0:	stp	x24, x23, [sp, #112]
  432cc4:	stp	x22, x21, [sp, #128]
  432cc8:	stp	x20, x19, [sp, #144]
  432ccc:	ldrb	w8, [x0, #94]
  432cd0:	mov	x19, x3
  432cd4:	add	x29, sp, #0x40
  432cd8:	tbnz	w8, #0, 432d00 <ferror@plt+0x2ecd0>
  432cdc:	bl	42fd9c <ferror@plt+0x2bd6c>
  432ce0:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  432ce4:	mov	w1, w0
  432ce8:	add	x3, x3, #0xc7b
  432cec:	mov	w2, #0x2                   	// #2
  432cf0:	mov	x0, x19
  432cf4:	bl	409174 <ferror@plt+0x5144>
  432cf8:	mov	w0, wzr
  432cfc:	b	432f84 <ferror@plt+0x2ef54>
  432d00:	ldr	x8, [x0, #40]
  432d04:	mov	x23, x0
  432d08:	stur	x1, [x29, #-24]
  432d0c:	str	x2, [sp, #24]
  432d10:	str	x19, [sp, #8]
  432d14:	cbz	x8, 432d20 <ferror@plt+0x2ecf0>
  432d18:	ldr	w22, [x23, #48]
  432d1c:	b	432d24 <ferror@plt+0x2ecf4>
  432d20:	mov	w22, #0x3                   	// #3
  432d24:	adrp	x9, 455000 <ferror@plt+0x50fd0>
  432d28:	ldr	x20, [x9, #2328]
  432d2c:	mov	w8, wzr
  432d30:	add	x27, x23, #0x48
  432d34:	add	x28, x23, #0x40
  432d38:	sub	x9, x22, #0x1
  432d3c:	mov	w10, #0x1                   	// #1
  432d40:	stur	xzr, [x29, #-8]
  432d44:	str	x9, [sp, #16]
  432d48:	str	x27, [sp, #32]
  432d4c:	tbz	w8, #0, 432d7c <ferror@plt+0x2ed4c>
  432d50:	ldr	x1, [sp, #8]
  432d54:	mov	x0, x23
  432d58:	bl	433398 <ferror@plt+0x2f368>
  432d5c:	cmp	w0, #0x2
  432d60:	b.eq	432d90 <ferror@plt+0x2ed60>  // b.none
  432d64:	cmp	w0, #0x1
  432d68:	b.ne	432fa4 <ferror@plt+0x2ef74>  // b.any
  432d6c:	ldr	x21, [x23, #16]
  432d70:	cbz	x21, 432dc4 <ferror@plt+0x2ed94>
  432d74:	ldr	x9, [x27]
  432d78:	b	432dc8 <ferror@plt+0x2ed98>
  432d7c:	ldr	x21, [x23, #16]
  432d80:	cbz	x21, 432da4 <ferror@plt+0x2ed74>
  432d84:	ldr	x8, [x27]
  432d88:	cbnz	x8, 432dac <ferror@plt+0x2ed7c>
  432d8c:	b	432d50 <ferror@plt+0x2ed20>
  432d90:	ldr	x21, [x23, #16]
  432d94:	cbz	x21, 432df4 <ferror@plt+0x2edc4>
  432d98:	ldr	x8, [x27]
  432d9c:	cbnz	x8, 432dfc <ferror@plt+0x2edcc>
  432da0:	b	432fb4 <ferror@plt+0x2ef84>
  432da4:	ldr	x8, [x28]
  432da8:	cbz	x8, 432d50 <ferror@plt+0x2ed20>
  432dac:	cmp	x21, #0x0
  432db0:	csel	x8, x28, x27, eq  // eq = none
  432db4:	ldr	x8, [x8]
  432db8:	ldr	x8, [x8, #8]
  432dbc:	cbnz	x8, 432e14 <ferror@plt+0x2ede4>
  432dc0:	b	432d50 <ferror@plt+0x2ed20>
  432dc4:	ldr	x9, [x28]
  432dc8:	mov	w8, #0x1                   	// #1
  432dcc:	mov	w10, #0x1                   	// #1
  432dd0:	cbz	x9, 432d4c <ferror@plt+0x2ed1c>
  432dd4:	cmp	x21, #0x0
  432dd8:	csel	x8, x28, x27, eq  // eq = none
  432ddc:	ldr	x8, [x8]
  432de0:	mov	w10, #0x1                   	// #1
  432de4:	ldr	x9, [x8, #8]
  432de8:	mov	w8, #0x1                   	// #1
  432dec:	cbz	x9, 432d4c <ferror@plt+0x2ed1c>
  432df0:	b	432e14 <ferror@plt+0x2ede4>
  432df4:	ldr	x8, [x28]
  432df8:	cbz	x8, 432fb4 <ferror@plt+0x2ef84>
  432dfc:	cmp	x21, #0x0
  432e00:	csel	x8, x28, x27, eq  // eq = none
  432e04:	ldr	x8, [x8]
  432e08:	ldr	x8, [x8, #8]
  432e0c:	cbz	x8, 432fb4 <ferror@plt+0x2ef84>
  432e10:	mov	w10, #0x2                   	// #2
  432e14:	cbz	x21, 432e20 <ferror@plt+0x2edf0>
  432e18:	ldr	x8, [x27]
  432e1c:	b	432e24 <ferror@plt+0x2edf4>
  432e20:	ldr	x8, [x28]
  432e24:	stur	x10, [x29, #-16]
  432e28:	cbz	x8, 433034 <ferror@plt+0x2f004>
  432e2c:	cmp	x21, #0x0
  432e30:	csel	x8, x28, x27, eq  // eq = none
  432e34:	ldr	x8, [x8]
  432e38:	ldr	x24, [x8, #8]
  432e3c:	cbz	x24, 433034 <ferror@plt+0x2f004>
  432e40:	ldr	x19, [x8]
  432e44:	ldur	x8, [x29, #-8]
  432e48:	add	x27, x19, x24
  432e4c:	cmp	x8, x24
  432e50:	add	x25, x19, x8
  432e54:	b.ge	432edc <ferror@plt+0x2eeac>  // b.tcont
  432e58:	ldr	x26, [x23, #40]
  432e5c:	cbz	x26, 432e78 <ferror@plt+0x2ee48>
  432e60:	mov	x0, x26
  432e64:	mov	x1, x25
  432e68:	mov	x2, x22
  432e6c:	bl	4039a0 <bcmp@plt>
  432e70:	cbnz	w0, 432ebc <ferror@plt+0x2ee8c>
  432e74:	b	432f48 <ferror@plt+0x2ef18>
  432e78:	ldrb	w8, [x25]
  432e7c:	cmp	w8, #0xe1
  432e80:	b.le	432ea8 <ferror@plt+0x2ee78>
  432e84:	cmp	w8, #0xe2
  432e88:	b.ne	432ebc <ferror@plt+0x2ee8c>  // b.any
  432e8c:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  432e90:	mov	w2, #0x3                   	// #3
  432e94:	add	x0, x0, #0xcf0
  432e98:	mov	x1, x25
  432e9c:	bl	4038b0 <strncmp@plt>
  432ea0:	cbnz	w0, 432ebc <ferror@plt+0x2ee8c>
  432ea4:	b	432f5c <ferror@plt+0x2ef2c>
  432ea8:	cbz	w8, 432f50 <ferror@plt+0x2ef20>
  432eac:	cmp	w8, #0xa
  432eb0:	b.eq	432f50 <ferror@plt+0x2ef20>  // b.none
  432eb4:	cmp	w8, #0xd
  432eb8:	b.eq	432f0c <ferror@plt+0x2eedc>  // b.none
  432ebc:	cbz	x21, 432ecc <ferror@plt+0x2ee9c>
  432ec0:	ldrb	w8, [x25]
  432ec4:	ldrb	w8, [x20, x8]
  432ec8:	b	432ed0 <ferror@plt+0x2eea0>
  432ecc:	mov	w8, #0x1                   	// #1
  432ed0:	add	x25, x25, x8
  432ed4:	cmp	x25, x27
  432ed8:	b.cc	432e5c <ferror@plt+0x2ee2c>  // b.lo, b.ul, b.last
  432edc:	cmp	x25, x27
  432ee0:	b.ne	43305c <ferror@plt+0x2f02c>  // b.any
  432ee4:	ldur	x10, [x29, #-16]
  432ee8:	cmp	w10, #0x2
  432eec:	b.eq	432ff4 <ferror@plt+0x2efc4>  // b.none
  432ef0:	ldr	x8, [sp, #16]
  432ef4:	ldr	x27, [sp, #32]
  432ef8:	subs	x8, x24, x8
  432efc:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  432f00:	stur	x8, [x29, #-8]
  432f04:	mov	w8, #0x1                   	// #1
  432f08:	b	432d4c <ferror@plt+0x2ed1c>
  432f0c:	ldur	x8, [x29, #-16]
  432f10:	cmp	w8, #0x2
  432f14:	sub	x8, x27, #0x1
  432f18:	ldr	x27, [sp, #32]
  432f1c:	b.eq	432f28 <ferror@plt+0x2eef8>  // b.none
  432f20:	cmp	x25, x8
  432f24:	b.eq	432d50 <ferror@plt+0x2ed20>  // b.none
  432f28:	cmp	x25, x8
  432f2c:	sub	x24, x25, x19
  432f30:	b.cs	432f54 <ferror@plt+0x2ef24>  // b.hs, b.nlast
  432f34:	ldrb	w8, [x25, #1]
  432f38:	cmp	w8, #0xa
  432f3c:	b.ne	432f54 <ferror@plt+0x2ef24>  // b.any
  432f40:	mov	w22, #0x2                   	// #2
  432f44:	b	432f64 <ferror@plt+0x2ef34>
  432f48:	sub	x24, x25, x19
  432f4c:	b	432f64 <ferror@plt+0x2ef34>
  432f50:	sub	x24, x25, x19
  432f54:	mov	w22, #0x1                   	// #1
  432f58:	b	432f64 <ferror@plt+0x2ef34>
  432f5c:	sub	x24, x25, x19
  432f60:	mov	w22, #0x3                   	// #3
  432f64:	ldur	x9, [x29, #-24]
  432f68:	ldr	x8, [sp, #24]
  432f6c:	cbz	x8, 432f74 <ferror@plt+0x2ef44>
  432f70:	str	x24, [x8]
  432f74:	cbz	x9, 432f80 <ferror@plt+0x2ef50>
  432f78:	add	x8, x22, x24
  432f7c:	str	x8, [x9]
  432f80:	mov	w0, #0x1                   	// #1
  432f84:	ldp	x20, x19, [sp, #144]
  432f88:	ldp	x22, x21, [sp, #128]
  432f8c:	ldp	x24, x23, [sp, #112]
  432f90:	ldp	x26, x25, [sp, #96]
  432f94:	ldp	x28, x27, [sp, #80]
  432f98:	ldp	x29, x30, [sp, #64]
  432f9c:	add	sp, sp, #0xa0
  432fa0:	ret
  432fa4:	ldur	x8, [x29, #-24]
  432fa8:	cbz	x8, 432f84 <ferror@plt+0x2ef54>
  432fac:	str	xzr, [x8]
  432fb0:	b	432f84 <ferror@plt+0x2ef54>
  432fb4:	ldur	x8, [x29, #-24]
  432fb8:	cbz	x8, 432fc0 <ferror@plt+0x2ef90>
  432fbc:	str	xzr, [x8]
  432fc0:	ldr	x19, [sp, #8]
  432fc4:	cbz	x21, 432fec <ferror@plt+0x2efbc>
  432fc8:	ldr	x8, [x28]
  432fcc:	ldr	x8, [x8, #8]
  432fd0:	cbz	x8, 432fec <ferror@plt+0x2efbc>
  432fd4:	bl	42fd9c <ferror@plt+0x2bd6c>
  432fd8:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  432fdc:	mov	w1, w0
  432fe0:	add	x3, x3, #0x7f1
  432fe4:	mov	w2, #0x3                   	// #3
  432fe8:	b	432cf0 <ferror@plt+0x2ecc0>
  432fec:	mov	w0, #0x2                   	// #2
  432ff0:	b	432f84 <ferror@plt+0x2ef54>
  432ff4:	cbz	x21, 433024 <ferror@plt+0x2eff4>
  432ff8:	ldr	x8, [x28]
  432ffc:	ldur	x9, [x29, #-24]
  433000:	ldr	x8, [x8, #8]
  433004:	cbz	x8, 43302c <ferror@plt+0x2effc>
  433008:	bl	42fd9c <ferror@plt+0x2bd6c>
  43300c:	mov	w1, w0
  433010:	ldr	x0, [sp, #8]
  433014:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433018:	add	x3, x3, #0x75b
  43301c:	mov	w2, #0x3                   	// #3
  433020:	b	432cf4 <ferror@plt+0x2ecc4>
  433024:	mov	x22, xzr
  433028:	b	432f64 <ferror@plt+0x2ef34>
  43302c:	mov	x22, xzr
  433030:	b	432f68 <ferror@plt+0x2ef38>
  433034:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433038:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  43303c:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433040:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433044:	add	x0, x0, #0xa7f
  433048:	add	x1, x1, #0x227
  43304c:	add	x3, x3, #0xcb0
  433050:	add	x4, x4, #0xccf
  433054:	mov	w2, #0x721                 	// #1825
  433058:	bl	421e64 <ferror@plt+0x1de34>
  43305c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433060:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433064:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433068:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  43306c:	add	x0, x0, #0xa7f
  433070:	add	x1, x1, #0x227
  433074:	add	x3, x3, #0xcb0
  433078:	add	x4, x4, #0xcf4
  43307c:	mov	w2, #0x75a                 	// #1882
  433080:	bl	421e64 <ferror@plt+0x1de34>
  433084:	sub	sp, sp, #0x40
  433088:	stp	x29, x30, [sp, #16]
  43308c:	stp	x22, x21, [sp, #32]
  433090:	stp	x20, x19, [sp, #48]
  433094:	add	x29, sp, #0x10
  433098:	cbz	x0, 43318c <ferror@plt+0x2f15c>
  43309c:	mov	x20, x1
  4330a0:	cbz	x1, 4331a8 <ferror@plt+0x2f178>
  4330a4:	mov	x21, x3
  4330a8:	mov	x22, x2
  4330ac:	mov	x19, x0
  4330b0:	cbz	x3, 4330bc <ferror@plt+0x2f08c>
  4330b4:	ldr	x8, [x21]
  4330b8:	cbnz	x8, 4331e0 <ferror@plt+0x2f1b0>
  4330bc:	ldrb	w8, [x19, #94]
  4330c0:	tbz	w8, #3, 4331c4 <ferror@plt+0x2f194>
  4330c4:	ldr	x8, [x20, #8]
  4330c8:	cbz	x8, 4330d8 <ferror@plt+0x2f0a8>
  4330cc:	mov	x0, x20
  4330d0:	mov	x1, xzr
  4330d4:	bl	41e518 <ferror@plt+0x1a4e8>
  4330d8:	add	x1, sp, #0x8
  4330dc:	mov	x0, x19
  4330e0:	mov	x2, x22
  4330e4:	mov	x3, x21
  4330e8:	bl	432cb0 <ferror@plt+0x2ec80>
  4330ec:	cmp	w0, #0x1
  4330f0:	b.ne	433148 <ferror@plt+0x2f118>  // b.any
  4330f4:	ldr	x8, [x19, #16]
  4330f8:	cbz	x8, 43315c <ferror@plt+0x2f12c>
  4330fc:	ldr	x9, [x19, #72]
  433100:	cbz	x9, 433164 <ferror@plt+0x2f134>
  433104:	cmp	x8, #0x0
  433108:	mov	w21, #0x48                  	// #72
  43310c:	mov	w22, #0x40                  	// #64
  433110:	csel	x8, x22, x21, eq  // eq = none
  433114:	ldr	x8, [x19, x8]
  433118:	ldr	x2, [sp, #8]
  43311c:	mov	x0, x20
  433120:	ldr	x1, [x8]
  433124:	bl	41e254 <ferror@plt+0x1a224>
  433128:	ldr	x8, [x19, #16]
  43312c:	ldr	x2, [sp, #8]
  433130:	mov	x1, xzr
  433134:	cmp	x8, #0x0
  433138:	csel	x8, x22, x21, eq  // eq = none
  43313c:	ldr	x0, [x19, x8]
  433140:	bl	41f0e4 <ferror@plt+0x1b0b4>
  433144:	mov	w0, #0x1                   	// #1
  433148:	ldp	x20, x19, [sp, #48]
  43314c:	ldp	x22, x21, [sp, #32]
  433150:	ldp	x29, x30, [sp, #16]
  433154:	add	sp, sp, #0x40
  433158:	ret
  43315c:	ldr	x9, [x19, #64]
  433160:	cbnz	x9, 433104 <ferror@plt+0x2f0d4>
  433164:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433168:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  43316c:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433170:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433174:	add	x0, x0, #0xa7f
  433178:	add	x1, x1, #0x227
  43317c:	add	x3, x3, #0xc92
  433180:	add	x4, x4, #0x675
  433184:	mov	w2, #0x6cc                 	// #1740
  433188:	bl	421e64 <ferror@plt+0x1de34>
  43318c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433190:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433194:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  433198:	add	x0, x0, #0xa7f
  43319c:	add	x1, x1, #0x687
  4331a0:	add	x2, x2, #0xc6b
  4331a4:	b	4331f8 <ferror@plt+0x2f1c8>
  4331a8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4331ac:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4331b0:	adrp	x2, 43e000 <ferror@plt+0x39fd0>
  4331b4:	add	x0, x0, #0xa7f
  4331b8:	add	x1, x1, #0x687
  4331bc:	add	x2, x2, #0x17c
  4331c0:	b	4331f8 <ferror@plt+0x2f1c8>
  4331c4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4331c8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4331cc:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  4331d0:	add	x0, x0, #0xa7f
  4331d4:	add	x1, x1, #0x687
  4331d8:	add	x2, x2, #0x649
  4331dc:	b	4331f8 <ferror@plt+0x2f1c8>
  4331e0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4331e4:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4331e8:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  4331ec:	add	x0, x0, #0xa7f
  4331f0:	add	x1, x1, #0x687
  4331f4:	add	x2, x2, #0x3a2
  4331f8:	bl	412a18 <ferror@plt+0xe9e8>
  4331fc:	mov	w0, wzr
  433200:	b	433148 <ferror@plt+0x2f118>
  433204:	stp	x29, x30, [sp, #-48]!
  433208:	stp	x22, x21, [sp, #16]
  43320c:	stp	x20, x19, [sp, #32]
  433210:	mov	x29, sp
  433214:	cbz	x0, 433340 <ferror@plt+0x2f310>
  433218:	mov	x21, x3
  43321c:	mov	x22, x2
  433220:	mov	x20, x1
  433224:	mov	x19, x0
  433228:	cbz	x3, 433234 <ferror@plt+0x2f204>
  43322c:	ldr	x8, [x21]
  433230:	cbnz	x8, 433378 <ferror@plt+0x2f348>
  433234:	ldrb	w8, [x19, #94]
  433238:	tbz	w8, #3, 43335c <ferror@plt+0x2f32c>
  43323c:	cbz	x20, 433244 <ferror@plt+0x2f214>
  433240:	str	xzr, [x20]
  433244:	cbz	x22, 43324c <ferror@plt+0x2f21c>
  433248:	str	xzr, [x22]
  43324c:	ldrb	w8, [x19, #94]
  433250:	tbnz	w8, #0, 433278 <ferror@plt+0x2f248>
  433254:	bl	42fd9c <ferror@plt+0x2bd6c>
  433258:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  43325c:	mov	w1, w0
  433260:	add	x3, x3, #0x72b
  433264:	mov	w2, #0x2                   	// #2
  433268:	mov	x0, x21
  43326c:	bl	409174 <ferror@plt+0x5144>
  433270:	mov	w0, wzr
  433274:	b	433330 <ferror@plt+0x2f300>
  433278:	mov	x0, x19
  43327c:	mov	x1, x21
  433280:	bl	433398 <ferror@plt+0x2f368>
  433284:	cmp	w0, #0x1
  433288:	b.eq	433278 <ferror@plt+0x2f248>  // b.none
  43328c:	cmp	w0, #0x2
  433290:	b.ne	433330 <ferror@plt+0x2f300>  // b.any
  433294:	ldr	x8, [x19, #16]
  433298:	cbz	x8, 4332c0 <ferror@plt+0x2f290>
  43329c:	ldr	x9, [x19, #64]
  4332a0:	ldr	x9, [x9, #8]
  4332a4:	cbz	x9, 4332c0 <ferror@plt+0x2f290>
  4332a8:	bl	42fd9c <ferror@plt+0x2bd6c>
  4332ac:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4332b0:	mov	w1, w0
  4332b4:	add	x3, x3, #0x75b
  4332b8:	mov	w2, #0x3                   	// #3
  4332bc:	b	433268 <ferror@plt+0x2f238>
  4332c0:	cmp	x8, #0x0
  4332c4:	mov	w8, #0x48                  	// #72
  4332c8:	mov	w9, #0x40                  	// #64
  4332cc:	csel	x8, x9, x8, eq  // eq = none
  4332d0:	ldr	x0, [x19, x8]
  4332d4:	cbz	x0, 4332f8 <ferror@plt+0x2f2c8>
  4332d8:	cbz	x22, 4332e4 <ferror@plt+0x2f2b4>
  4332dc:	ldr	x8, [x0, #8]
  4332e0:	str	x8, [x22]
  4332e4:	cbz	x20, 433310 <ferror@plt+0x2f2e0>
  4332e8:	mov	w1, wzr
  4332ec:	bl	41e358 <ferror@plt+0x1a328>
  4332f0:	str	x0, [x20]
  4332f4:	b	433318 <ferror@plt+0x2f2e8>
  4332f8:	cbz	x20, 43332c <ferror@plt+0x2f2fc>
  4332fc:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  433300:	add	x0, x0, #0xecb
  433304:	bl	41c024 <ferror@plt+0x17ff4>
  433308:	str	x0, [x20]
  43330c:	b	43332c <ferror@plt+0x2f2fc>
  433310:	mov	w1, #0x1                   	// #1
  433314:	bl	41e358 <ferror@plt+0x1a328>
  433318:	ldr	x8, [x19, #16]
  43331c:	cbz	x8, 433328 <ferror@plt+0x2f2f8>
  433320:	str	xzr, [x19, #72]
  433324:	b	43332c <ferror@plt+0x2f2fc>
  433328:	str	xzr, [x19, #64]
  43332c:	mov	w0, #0x1                   	// #1
  433330:	ldp	x20, x19, [sp, #32]
  433334:	ldp	x22, x21, [sp, #16]
  433338:	ldp	x29, x30, [sp], #48
  43333c:	ret
  433340:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433344:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433348:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  43334c:	add	x0, x0, #0xa7f
  433350:	add	x1, x1, #0x6dc
  433354:	add	x2, x2, #0xc6b
  433358:	b	433390 <ferror@plt+0x2f360>
  43335c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433360:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433364:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  433368:	add	x0, x0, #0xa7f
  43336c:	add	x1, x1, #0x6dc
  433370:	add	x2, x2, #0x649
  433374:	b	433390 <ferror@plt+0x2f360>
  433378:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43337c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433380:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  433384:	add	x0, x0, #0xa7f
  433388:	add	x1, x1, #0x6dc
  43338c:	add	x2, x2, #0x3a2
  433390:	bl	412a18 <ferror@plt+0xe9e8>
  433394:	b	433270 <ferror@plt+0x2f240>
  433398:	sub	sp, sp, #0x70
  43339c:	stp	x29, x30, [sp, #32]
  4333a0:	stp	x24, x23, [sp, #64]
  4333a4:	stp	x22, x21, [sp, #80]
  4333a8:	stp	x20, x19, [sp, #96]
  4333ac:	ldrb	w8, [x0, #94]
  4333b0:	mov	x20, x0
  4333b4:	mov	x21, x1
  4333b8:	str	x25, [sp, #48]
  4333bc:	add	x29, sp, #0x20
  4333c0:	tbz	w8, #5, 43340c <ferror@plt+0x2f3dc>
  4333c4:	ldr	x8, [x20, #80]
  4333c8:	cbz	x8, 4333f4 <ferror@plt+0x2f3c4>
  4333cc:	ldr	x8, [x8, #8]
  4333d0:	cbz	x8, 4333f4 <ferror@plt+0x2f3c4>
  4333d4:	mov	x0, x20
  4333d8:	mov	x1, x21
  4333dc:	bl	431f54 <ferror@plt+0x2df24>
  4333e0:	mov	w19, w0
  4333e4:	cmp	w0, #0x1
  4333e8:	b.ne	43379c <ferror@plt+0x2f76c>  // b.any
  4333ec:	ldrb	w8, [x20, #94]
  4333f0:	tbz	w8, #5, 43340c <ferror@plt+0x2f3dc>
  4333f4:	ldrb	w8, [x20, #88]
  4333f8:	cbz	w8, 43340c <ferror@plt+0x2f3dc>
  4333fc:	adrp	x0, 475000 <ferror@plt+0x70fd0>
  433400:	add	x0, x0, #0xe5a
  433404:	bl	431d64 <ferror@plt+0x2dd34>
  433408:	strb	wzr, [x20, #88]
  43340c:	ldr	x0, [x20, #64]
  433410:	cbnz	x0, 433420 <ferror@plt+0x2f3f0>
  433414:	ldr	x0, [x20, #56]
  433418:	bl	41e0fc <ferror@plt+0x1a0cc>
  43341c:	str	x0, [x20, #64]
  433420:	ldr	x22, [x0, #8]
  433424:	ldr	x8, [x20, #56]
  433428:	add	x1, x8, x22
  43342c:	bl	41e5ec <ferror@plt+0x1a5bc>
  433430:	ldp	x2, x8, [x20, #56]
  433434:	ldr	x9, [x20, #8]
  433438:	add	x3, x29, #0x18
  43343c:	mov	x0, x20
  433440:	ldr	x8, [x8]
  433444:	ldr	x9, [x9]
  433448:	mov	x4, x21
  43344c:	add	x1, x8, x22
  433450:	blr	x9
  433454:	ldr	x8, [x29, #24]
  433458:	mov	w19, w0
  43345c:	cmp	w0, #0x1
  433460:	b.eq	433468 <ferror@plt+0x2f438>  // b.none
  433464:	cbnz	x8, 4337bc <ferror@plt+0x2f78c>
  433468:	ldr	x0, [x20, #64]
  43346c:	add	x1, x8, x22
  433470:	bl	41e518 <ferror@plt+0x1a4e8>
  433474:	cmp	w19, #0x1
  433478:	b.eq	433498 <ferror@plt+0x2f468>  // b.none
  43347c:	cmp	w19, #0x2
  433480:	b.ne	43379c <ferror@plt+0x2f76c>  // b.any
  433484:	ldr	x8, [x20, #64]
  433488:	ldr	x8, [x8, #8]
  43348c:	cbnz	x8, 4334a4 <ferror@plt+0x2f474>
  433490:	mov	w19, #0x2                   	// #2
  433494:	b	43379c <ferror@plt+0x2f76c>
  433498:	ldr	x8, [x20, #64]
  43349c:	ldr	x8, [x8, #8]
  4334a0:	cbz	x8, 433834 <ferror@plt+0x2f804>
  4334a4:	ldr	x0, [x20, #72]
  4334a8:	cbz	x0, 4334b4 <ferror@plt+0x2f484>
  4334ac:	ldr	x24, [x0, #8]
  4334b0:	b	4334d8 <ferror@plt+0x2f4a8>
  4334b4:	ldr	x8, [x20, #16]
  4334b8:	cbz	x8, 4334d0 <ferror@plt+0x2f4a0>
  4334bc:	ldr	x0, [x20, #56]
  4334c0:	bl	41e0fc <ferror@plt+0x1a0cc>
  4334c4:	mov	x24, xzr
  4334c8:	str	x0, [x20, #72]
  4334cc:	b	4334d8 <ferror@plt+0x2f4a8>
  4334d0:	mov	x0, xzr
  4334d4:	mov	x24, xzr
  4334d8:	ldrb	w8, [x20, #94]
  4334dc:	tbnz	w8, #1, 433540 <ferror@plt+0x2f510>
  4334e0:	ldr	x8, [x20, #16]
  4334e4:	cbz	x8, 43379c <ferror@plt+0x2f76c>
  4334e8:	cbz	x0, 4338d4 <ferror@plt+0x2f8a4>
  4334ec:	ldr	x8, [x20, #64]
  4334f0:	ldp	x22, x9, [x8]
  4334f4:	cmp	x9, #0x1
  4334f8:	add	x23, x22, x9
  4334fc:	b.lt	433744 <ferror@plt+0x2f714>  // b.tstop
  433500:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  433504:	ldr	x25, [x8, #2328]
  433508:	sub	x1, x23, x22
  43350c:	mov	x0, x22
  433510:	bl	4265cc <ferror@plt+0x2259c>
  433514:	cmn	w0, #0x2
  433518:	b.eq	433738 <ferror@plt+0x2f708>  // b.none
  43351c:	cmn	w0, #0x1
  433520:	b.eq	433700 <ferror@plt+0x2f6d0>  // b.none
  433524:	ldrb	w8, [x22]
  433528:	ldrb	w8, [x25, x8]
  43352c:	add	x22, x22, x8
  433530:	cmp	x22, x23
  433534:	b.cc	433508 <ferror@plt+0x2f4d8>  // b.lo, b.ul, b.last
  433538:	mov	x22, x23
  43353c:	b	433738 <ferror@plt+0x2f708>
  433540:	cbz	x0, 43385c <ferror@plt+0x2f82c>
  433544:	ldr	x9, [x20, #64]
  433548:	mov	w25, #0x6                   	// #6
  43354c:	ldr	x8, [x9]
  433550:	ldr	x9, [x9, #8]
  433554:	stur	x9, [x29, #-8]
  433558:	ldp	x10, x11, [x0, #8]
  43355c:	str	x8, [sp, #8]
  433560:	mvn	x8, x10
  433564:	add	x8, x11, x8
  433568:	cmp	x9, x8
  43356c:	csel	x8, x9, x8, hi  // hi = pmore
  433570:	cmp	x8, #0x6
  433574:	csel	x8, x8, x25, hi  // hi = pmore
  433578:	add	x1, x8, x10
  43357c:	str	x8, [sp, #16]
  433580:	bl	41e5ec <ferror@plt+0x1a5bc>
  433584:	ldr	x8, [x20, #72]
  433588:	ldr	x10, [sp, #16]
  43358c:	add	x1, sp, #0x8
  433590:	sub	x2, x29, #0x8
  433594:	ldp	x9, x8, [x8]
  433598:	mov	x3, sp
  43359c:	add	x4, sp, #0x10
  4335a0:	add	x8, x9, x8
  4335a4:	sub	x8, x8, x10
  4335a8:	str	x8, [sp]
  4335ac:	ldr	x0, [x20, #24]
  4335b0:	bl	42ff18 <ferror@plt+0x2bee8>
  4335b4:	mov	x23, x0
  4335b8:	bl	403f30 <__errno_location@plt>
  4335bc:	ldr	x8, [x20, #64]
  4335c0:	ldr	x11, [sp, #8]
  4335c4:	ldur	x9, [x29, #-8]
  4335c8:	ldp	x12, x10, [x8]
  4335cc:	add	x11, x11, x9
  4335d0:	add	x12, x12, x10
  4335d4:	cmp	x11, x12
  4335d8:	b.ne	433884 <ferror@plt+0x2f854>  // b.any
  4335dc:	ldr	x11, [x20, #72]
  4335e0:	ldr	x12, [sp]
  4335e4:	ldr	x13, [sp, #16]
  4335e8:	ldp	x14, x11, [x11]
  4335ec:	add	x12, x12, x13
  4335f0:	add	x11, x14, x11
  4335f4:	cmp	x12, x11
  4335f8:	b.ne	4338ac <ferror@plt+0x2f87c>  // b.any
  4335fc:	ldr	w22, [x0]
  433600:	sub	x2, x10, x9
  433604:	mov	x0, x8
  433608:	mov	x1, xzr
  43360c:	bl	41f0e4 <ferror@plt+0x1b0b4>
  433610:	ldr	x0, [x20, #72]
  433614:	ldr	x9, [sp, #16]
  433618:	ldr	x8, [x0, #8]
  43361c:	sub	x1, x8, x9
  433620:	bl	41e518 <ferror@plt+0x1a4e8>
  433624:	cmn	x23, #0x1
  433628:	b.ne	433778 <ferror@plt+0x2f748>  // b.any
  43362c:	cmp	w22, #0x15
  433630:	b.gt	433658 <ferror@plt+0x2f628>
  433634:	cmp	w22, #0x7
  433638:	b.ne	4336c0 <ferror@plt+0x2f690>  // b.any
  43363c:	ldr	x9, [x20, #64]
  433640:	ldr	x10, [sp, #8]
  433644:	ldr	x8, [x9]
  433648:	cmp	x10, x8
  43364c:	b.eq	4337e4 <ferror@plt+0x2f7b4>  // b.none
  433650:	ldr	x0, [x20, #72]
  433654:	b	433550 <ferror@plt+0x2f520>
  433658:	cmp	w22, #0x54
  43365c:	b.eq	433690 <ferror@plt+0x2f660>  // b.none
  433660:	cmp	w22, #0x16
  433664:	b.ne	4336c8 <ferror@plt+0x2f698>  // b.any
  433668:	ldr	x8, [x20, #72]
  43366c:	cmp	w19, #0x2
  433670:	ldr	x8, [x8, #8]
  433674:	b.ne	433788 <ferror@plt+0x2f758>  // b.any
  433678:	cmp	x24, x8
  43367c:	b.ne	433788 <ferror@plt+0x2f758>  // b.any
  433680:	mov	w19, #0x2                   	// #2
  433684:	mov	w8, #0x1                   	// #1
  433688:	tbz	w8, #0, 433798 <ferror@plt+0x2f768>
  43368c:	b	43379c <ferror@plt+0x2f76c>
  433690:	ldr	x8, [x20, #72]
  433694:	ldr	x8, [x8, #8]
  433698:	cmp	x24, x8
  43369c:	b.cc	43378c <ferror@plt+0x2f75c>  // b.lo, b.ul, b.last
  4336a0:	bl	42fd9c <ferror@plt+0x2bd6c>
  4336a4:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  4336a8:	mov	w1, w0
  4336ac:	add	x3, x3, #0x9c9
  4336b0:	mov	w2, #0x1                   	// #1
  4336b4:	mov	x0, x21
  4336b8:	bl	409174 <ferror@plt+0x5144>
  4336bc:	b	4336f4 <ferror@plt+0x2f6c4>
  4336c0:	cmp	w22, #0x9
  4336c4:	b.eq	43380c <ferror@plt+0x2f7dc>  // b.none
  4336c8:	bl	42fd9c <ferror@plt+0x2bd6c>
  4336cc:	mov	w20, w0
  4336d0:	mov	w0, w22
  4336d4:	bl	41c680 <ferror@plt+0x18650>
  4336d8:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  4336dc:	mov	x4, x0
  4336e0:	add	x3, x3, #0x6d2
  4336e4:	mov	w2, #0x2                   	// #2
  4336e8:	mov	x0, x21
  4336ec:	mov	w1, w20
  4336f0:	bl	409050 <ferror@plt+0x5020>
  4336f4:	mov	w8, wzr
  4336f8:	tbz	w8, #0, 433798 <ferror@plt+0x2f768>
  4336fc:	b	43379c <ferror@plt+0x2f76c>
  433700:	ldr	x8, [x20, #72]
  433704:	ldr	x8, [x8, #8]
  433708:	cmp	x24, x8
  43370c:	b.cs	433718 <ferror@plt+0x2f6e8>  // b.hs, b.nlast
  433710:	mov	w19, #0x1                   	// #1
  433714:	b	433738 <ferror@plt+0x2f708>
  433718:	bl	42fd9c <ferror@plt+0x2bd6c>
  43371c:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  433720:	mov	w1, w0
  433724:	add	x3, x3, #0x9c9
  433728:	mov	w2, #0x1                   	// #1
  43372c:	mov	x0, x21
  433730:	bl	409174 <ferror@plt+0x5144>
  433734:	mov	w19, wzr
  433738:	ldr	x8, [x20, #64]
  43373c:	mov	x23, x22
  433740:	ldr	x22, [x8]
  433744:	cmp	x23, x22
  433748:	b.ls	43379c <ferror@plt+0x2f76c>  // b.plast
  43374c:	ldr	x0, [x20, #72]
  433750:	sub	w8, w23, w22
  433754:	sxtw	x21, w8
  433758:	mov	x1, x22
  43375c:	mov	x2, x21
  433760:	bl	41e254 <ferror@plt+0x1a224>
  433764:	ldr	x0, [x20, #64]
  433768:	mov	x1, xzr
  43376c:	mov	x2, x21
  433770:	bl	41f0e4 <ferror@plt+0x1b0b4>
  433774:	b	43379c <ferror@plt+0x2f76c>
  433778:	cmp	w19, #0x1
  43377c:	b.ne	433684 <ferror@plt+0x2f654>  // b.any
  433780:	ldr	x8, [x20, #72]
  433784:	ldr	x8, [x8, #8]
  433788:	cbz	x8, 4338fc <ferror@plt+0x2f8cc>
  43378c:	mov	w8, #0x1                   	// #1
  433790:	mov	w19, #0x1                   	// #1
  433794:	tbnz	w8, #0, 43379c <ferror@plt+0x2f76c>
  433798:	mov	w19, wzr
  43379c:	mov	w0, w19
  4337a0:	ldp	x20, x19, [sp, #96]
  4337a4:	ldp	x22, x21, [sp, #80]
  4337a8:	ldp	x24, x23, [sp, #64]
  4337ac:	ldr	x25, [sp, #48]
  4337b0:	ldp	x29, x30, [sp, #32]
  4337b4:	add	sp, sp, #0x70
  4337b8:	ret
  4337bc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4337c0:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4337c4:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4337c8:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4337cc:	add	x0, x0, #0xa7f
  4337d0:	add	x1, x1, #0x227
  4337d4:	add	x3, x3, #0xd09
  4337d8:	add	x4, x4, #0xd22
  4337dc:	mov	w2, #0x5e5                 	// #1509
  4337e0:	bl	421e64 <ferror@plt+0x1de34>
  4337e4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4337e8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4337ec:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4337f0:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4337f4:	add	x0, x0, #0xa7f
  4337f8:	add	x1, x1, #0x227
  4337fc:	add	x3, x3, #0xd09
  433800:	add	x4, x4, #0xe2c
  433804:	mov	w2, #0x629                 	// #1577
  433808:	bl	421e64 <ferror@plt+0x1de34>
  43380c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433810:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433814:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433818:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  43381c:	add	x0, x0, #0xa7f
  433820:	add	x1, x1, #0x227
  433824:	add	x3, x3, #0xd09
  433828:	add	x4, x4, #0xe4c
  43382c:	mov	w2, #0x637                 	// #1591
  433830:	bl	421e64 <ferror@plt+0x1de34>
  433834:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433838:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  43383c:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433840:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433844:	add	x0, x0, #0xa7f
  433848:	add	x1, x1, #0x227
  43384c:	add	x3, x3, #0xd09
  433850:	add	x4, x4, #0xd55
  433854:	mov	w2, #0x5ed                 	// #1517
  433858:	bl	421e64 <ferror@plt+0x1de34>
  43385c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433860:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433864:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433868:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  43386c:	add	x0, x0, #0xa7f
  433870:	add	x1, x1, #0x227
  433874:	add	x3, x3, #0xd09
  433878:	add	x4, x4, #0xd70
  43387c:	mov	w2, #0x5fe                 	// #1534
  433880:	bl	421e64 <ferror@plt+0x1de34>
  433884:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433888:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  43388c:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433890:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433894:	add	x0, x0, #0xa7f
  433898:	add	x1, x1, #0x227
  43389c:	add	x3, x3, #0xd09
  4338a0:	add	x4, x4, #0xd8a
  4338a4:	mov	w2, #0x613                 	// #1555
  4338a8:	bl	421e64 <ferror@plt+0x1de34>
  4338ac:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4338b0:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4338b4:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4338b8:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4338bc:	add	x0, x0, #0xa7f
  4338c0:	add	x1, x1, #0x227
  4338c4:	add	x3, x3, #0xd09
  4338c8:	add	x4, x4, #0xdd2
  4338cc:	mov	w2, #0x615                 	// #1557
  4338d0:	bl	421e64 <ferror@plt+0x1de34>
  4338d4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4338d8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4338dc:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4338e0:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4338e4:	add	x0, x0, #0xa7f
  4338e8:	add	x1, x1, #0x227
  4338ec:	add	x3, x3, #0xd09
  4338f0:	add	x4, x4, #0xd70
  4338f4:	mov	w2, #0x644                 	// #1604
  4338f8:	bl	421e64 <ferror@plt+0x1de34>
  4338fc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433900:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433904:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433908:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  43390c:	add	x0, x0, #0xa7f
  433910:	add	x1, x1, #0x227
  433914:	add	x3, x3, #0xd09
  433918:	add	x4, x4, #0xe5c
  43391c:	mov	w2, #0x63e                 	// #1598
  433920:	bl	421e64 <ferror@plt+0x1de34>
  433924:	stp	x29, x30, [sp, #-80]!
  433928:	str	x25, [sp, #16]
  43392c:	stp	x24, x23, [sp, #32]
  433930:	stp	x22, x21, [sp, #48]
  433934:	stp	x20, x19, [sp, #64]
  433938:	mov	x29, sp
  43393c:	cbz	x0, 433bc0 <ferror@plt+0x2fb90>
  433940:	mov	x23, x4
  433944:	mov	x19, x3
  433948:	mov	x22, x2
  43394c:	mov	x21, x1
  433950:	mov	x20, x0
  433954:	cbz	x4, 433960 <ferror@plt+0x2f930>
  433958:	ldr	x8, [x23]
  43395c:	cbnz	x8, 433bf8 <ferror@plt+0x2fbc8>
  433960:	ldrb	w8, [x20, #94]
  433964:	tbz	w8, #3, 433bdc <ferror@plt+0x2fbac>
  433968:	cbz	x22, 4339b4 <ferror@plt+0x2f984>
  43396c:	cbz	x21, 433c14 <ferror@plt+0x2fbe4>
  433970:	tbnz	w8, #0, 4339c0 <ferror@plt+0x2f990>
  433974:	ldr	x8, [x20, #64]
  433978:	cbz	x8, 433984 <ferror@plt+0x2f954>
  43397c:	ldr	x8, [x8, #8]
  433980:	cbnz	x8, 433c88 <ferror@plt+0x2fc58>
  433984:	ldr	x8, [x20, #8]
  433988:	add	x3, x29, #0x18
  43398c:	mov	x0, x20
  433990:	mov	x1, x21
  433994:	ldr	x8, [x8]
  433998:	mov	x2, x22
  43399c:	mov	x4, x23
  4339a0:	blr	x8
  4339a4:	cbz	x19, 433ba8 <ferror@plt+0x2fb78>
  4339a8:	ldr	x8, [x29, #24]
  4339ac:	str	x8, [x19]
  4339b0:	b	433ba8 <ferror@plt+0x2fb78>
  4339b4:	cbz	x19, 433ba4 <ferror@plt+0x2fb74>
  4339b8:	str	xzr, [x19]
  4339bc:	b	433ba4 <ferror@plt+0x2fb74>
  4339c0:	add	x24, x20, #0x48
  4339c4:	add	x25, x20, #0x40
  4339c8:	mov	w0, #0x1                   	// #1
  4339cc:	ldr	x8, [x20, #16]
  4339d0:	cbz	x8, 433a0c <ferror@plt+0x2f9dc>
  4339d4:	ldr	x9, [x24]
  4339d8:	cbz	x9, 4339ec <ferror@plt+0x2f9bc>
  4339dc:	cmp	x8, #0x0
  4339e0:	csel	x9, x25, x24, eq  // eq = none
  4339e4:	ldr	x9, [x9]
  4339e8:	ldr	x9, [x9, #8]
  4339ec:	cmp	w0, #0x1
  4339f0:	b.ne	433a18 <ferror@plt+0x2f9e8>  // b.any
  4339f4:	cmp	x9, x22
  4339f8:	b.cs	433a18 <ferror@plt+0x2f9e8>  // b.hs, b.nlast
  4339fc:	mov	x0, x20
  433a00:	mov	x1, x23
  433a04:	bl	433398 <ferror@plt+0x2f368>
  433a08:	b	4339cc <ferror@plt+0x2f99c>
  433a0c:	ldr	x9, [x25]
  433a10:	cbnz	x9, 4339dc <ferror@plt+0x2f9ac>
  433a14:	b	4339ec <ferror@plt+0x2f9bc>
  433a18:	cbz	x8, 433a28 <ferror@plt+0x2f9f8>
  433a1c:	ldr	x9, [x24]
  433a20:	cbnz	x9, 433a30 <ferror@plt+0x2fa00>
  433a24:	b	433a64 <ferror@plt+0x2fa34>
  433a28:	ldr	x9, [x25]
  433a2c:	cbz	x9, 433a64 <ferror@plt+0x2fa34>
  433a30:	cmp	x8, #0x0
  433a34:	csel	x9, x25, x24, eq  // eq = none
  433a38:	ldr	x9, [x9]
  433a3c:	ldr	x9, [x9, #8]
  433a40:	cbz	x9, 433a64 <ferror@plt+0x2fa34>
  433a44:	cbnz	w0, 433a54 <ferror@plt+0x2fa24>
  433a48:	mov	x0, x23
  433a4c:	bl	409240 <ferror@plt+0x5210>
  433a50:	ldr	x8, [x20, #16]
  433a54:	cbz	x8, 433abc <ferror@plt+0x2fa8c>
  433a58:	ldr	x9, [x24]
  433a5c:	cbnz	x9, 433ac4 <ferror@plt+0x2fa94>
  433a60:	b	433c60 <ferror@plt+0x2fc30>
  433a64:	cmp	w0, #0x1
  433a68:	b.eq	433cb0 <ferror@plt+0x2fc80>  // b.none
  433a6c:	cmp	w0, #0x2
  433a70:	b.ne	433ab0 <ferror@plt+0x2fa80>  // b.any
  433a74:	cbz	x8, 433ab0 <ferror@plt+0x2fa80>
  433a78:	ldr	x8, [x25]
  433a7c:	cbz	x8, 433aac <ferror@plt+0x2fa7c>
  433a80:	ldr	x8, [x8, #8]
  433a84:	cbz	x8, 433aac <ferror@plt+0x2fa7c>
  433a88:	bl	42fd9c <ferror@plt+0x2bd6c>
  433a8c:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433a90:	mov	w1, w0
  433a94:	add	x3, x3, #0x7f1
  433a98:	mov	w2, #0x3                   	// #3
  433a9c:	mov	x0, x23
  433aa0:	bl	409174 <ferror@plt+0x5144>
  433aa4:	mov	w0, wzr
  433aa8:	b	433ab0 <ferror@plt+0x2fa80>
  433aac:	mov	w0, #0x2                   	// #2
  433ab0:	cbz	x19, 433ba8 <ferror@plt+0x2fb78>
  433ab4:	str	xzr, [x19]
  433ab8:	b	433ba8 <ferror@plt+0x2fb78>
  433abc:	ldr	x9, [x25]
  433ac0:	cbz	x9, 433c60 <ferror@plt+0x2fc30>
  433ac4:	cmp	x8, #0x0
  433ac8:	csel	x9, x25, x24, eq  // eq = none
  433acc:	ldr	x9, [x9]
  433ad0:	mov	x23, x22
  433ad4:	ldr	x9, [x9, #8]
  433ad8:	cmp	x9, x22
  433adc:	b.hi	433b0c <ferror@plt+0x2fadc>  // b.pmore
  433ae0:	cbz	x8, 433af0 <ferror@plt+0x2fac0>
  433ae4:	ldr	x9, [x24]
  433ae8:	cbnz	x9, 433af8 <ferror@plt+0x2fac8>
  433aec:	b	433c60 <ferror@plt+0x2fc30>
  433af0:	ldr	x9, [x25]
  433af4:	cbz	x9, 433c60 <ferror@plt+0x2fc30>
  433af8:	cmp	x8, #0x0
  433afc:	csel	x9, x25, x24, eq  // eq = none
  433b00:	ldr	x9, [x9]
  433b04:	ldr	x23, [x9, #8]
  433b08:	cbz	x23, 433c60 <ferror@plt+0x2fc30>
  433b0c:	cbz	x8, 433b5c <ferror@plt+0x2fb2c>
  433b10:	ldr	x9, [x24]
  433b14:	adrp	x10, 455000 <ferror@plt+0x50fd0>
  433b18:	ldr	x11, [x10, #2328]
  433b1c:	ldr	x9, [x9]
  433b20:	add	x10, x9, x23
  433b24:	mov	x13, x9
  433b28:	mov	x12, x13
  433b2c:	ldrb	w13, [x13]
  433b30:	ldrb	w13, [x11, x13]
  433b34:	cbz	x13, 433c38 <ferror@plt+0x2fc08>
  433b38:	add	x13, x12, x13
  433b3c:	cmp	x13, x10
  433b40:	b.cc	433b28 <ferror@plt+0x2faf8>  // b.lo, b.ul, b.last
  433b44:	sub	x9, x12, x9
  433b48:	cmp	x13, x10
  433b4c:	csel	x23, x9, x23, hi  // hi = pmore
  433b50:	cmp	x22, #0x6
  433b54:	b.cc	433b5c <ferror@plt+0x2fb2c>  // b.lo, b.ul, b.last
  433b58:	cbz	x23, 433cd8 <ferror@plt+0x2fca8>
  433b5c:	cmp	x8, #0x0
  433b60:	mov	w22, #0x48                  	// #72
  433b64:	mov	w24, #0x40                  	// #64
  433b68:	csel	x8, x24, x22, eq  // eq = none
  433b6c:	ldr	x8, [x20, x8]
  433b70:	mov	x0, x21
  433b74:	mov	x2, x23
  433b78:	ldr	x1, [x8]
  433b7c:	bl	4034e0 <memcpy@plt>
  433b80:	ldr	x8, [x20, #16]
  433b84:	mov	x1, xzr
  433b88:	mov	x2, x23
  433b8c:	cmp	x8, #0x0
  433b90:	csel	x8, x24, x22, eq  // eq = none
  433b94:	ldr	x0, [x20, x8]
  433b98:	bl	41f0e4 <ferror@plt+0x1b0b4>
  433b9c:	cbz	x19, 433ba4 <ferror@plt+0x2fb74>
  433ba0:	str	x23, [x19]
  433ba4:	mov	w0, #0x1                   	// #1
  433ba8:	ldp	x20, x19, [sp, #64]
  433bac:	ldp	x22, x21, [sp, #48]
  433bb0:	ldp	x24, x23, [sp, #32]
  433bb4:	ldr	x25, [sp, #16]
  433bb8:	ldp	x29, x30, [sp], #80
  433bbc:	ret
  433bc0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433bc4:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433bc8:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  433bcc:	add	x0, x0, #0xa7f
  433bd0:	add	x1, x1, #0x785
  433bd4:	add	x2, x2, #0xc6b
  433bd8:	b	433c2c <ferror@plt+0x2fbfc>
  433bdc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433be0:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433be4:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  433be8:	add	x0, x0, #0xa7f
  433bec:	add	x1, x1, #0x785
  433bf0:	add	x2, x2, #0x649
  433bf4:	b	433c2c <ferror@plt+0x2fbfc>
  433bf8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433bfc:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433c00:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  433c04:	add	x0, x0, #0xa7f
  433c08:	add	x1, x1, #0x785
  433c0c:	add	x2, x2, #0x3a2
  433c10:	b	433c2c <ferror@plt+0x2fbfc>
  433c14:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433c18:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433c1c:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  433c20:	add	x0, x0, #0xa7f
  433c24:	add	x1, x1, #0x785
  433c28:	add	x2, x2, #0xcf6
  433c2c:	bl	412a18 <ferror@plt+0xe9e8>
  433c30:	mov	w0, wzr
  433c34:	b	433ba8 <ferror@plt+0x2fb78>
  433c38:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433c3c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433c40:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433c44:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433c48:	add	x0, x0, #0xa7f
  433c4c:	add	x1, x1, #0x227
  433c50:	add	x3, x3, #0x7d9
  433c54:	add	x4, x4, #0x828
  433c58:	mov	w2, #0x832                 	// #2098
  433c5c:	bl	421e64 <ferror@plt+0x1de34>
  433c60:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433c64:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433c68:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433c6c:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433c70:	add	x0, x0, #0xa7f
  433c74:	add	x1, x1, #0x227
  433c78:	add	x3, x3, #0x7d9
  433c7c:	add	x4, x4, #0x81a
  433c80:	mov	w2, #0x823                 	// #2083
  433c84:	bl	421e64 <ferror@plt+0x1de34>
  433c88:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433c8c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433c90:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433c94:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433c98:	add	x0, x0, #0xa7f
  433c9c:	add	x1, x1, #0x227
  433ca0:	add	x3, x3, #0x7d9
  433ca4:	add	x4, x4, #0x38d
  433ca8:	mov	w2, #0x7fa                 	// #2042
  433cac:	bl	421e64 <ferror@plt+0x1de34>
  433cb0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433cb4:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433cb8:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433cbc:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433cc0:	add	x0, x0, #0xa7f
  433cc4:	add	x1, x1, #0x227
  433cc8:	add	x3, x3, #0x7d9
  433ccc:	add	x4, x4, #0xba3
  433cd0:	mov	w2, #0x80d                 	// #2061
  433cd4:	bl	421e64 <ferror@plt+0x1de34>
  433cd8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433cdc:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433ce0:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433ce4:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433ce8:	add	x0, x0, #0xa7f
  433cec:	add	x1, x1, #0x227
  433cf0:	add	x3, x3, #0x7d9
  433cf4:	add	x4, x4, #0x83d
  433cf8:	mov	w2, #0x839                 	// #2105
  433cfc:	bl	421e64 <ferror@plt+0x1de34>
  433d00:	stp	x29, x30, [sp, #-48]!
  433d04:	str	x21, [sp, #16]
  433d08:	stp	x20, x19, [sp, #32]
  433d0c:	mov	x29, sp
  433d10:	cbz	x0, 433e50 <ferror@plt+0x2fe20>
  433d14:	ldr	x8, [x0, #16]
  433d18:	mov	x21, x0
  433d1c:	cbz	x8, 433e6c <ferror@plt+0x2fe3c>
  433d20:	mov	x20, x2
  433d24:	mov	x19, x1
  433d28:	cbz	x2, 433d34 <ferror@plt+0x2fd04>
  433d2c:	ldr	x8, [x20]
  433d30:	cbnz	x8, 433ea4 <ferror@plt+0x2fe74>
  433d34:	ldrb	w8, [x21, #94]
  433d38:	tbz	w8, #3, 433e88 <ferror@plt+0x2fe58>
  433d3c:	mov	w0, #0x1                   	// #1
  433d40:	ldr	x8, [x21, #72]
  433d44:	cbz	x8, 433d50 <ferror@plt+0x2fd20>
  433d48:	ldr	x9, [x8, #8]
  433d4c:	b	433d54 <ferror@plt+0x2fd24>
  433d50:	mov	x9, xzr
  433d54:	cmp	w0, #0x1
  433d58:	b.ne	433d70 <ferror@plt+0x2fd40>  // b.any
  433d5c:	cbnz	x9, 433d70 <ferror@plt+0x2fd40>
  433d60:	mov	x0, x21
  433d64:	mov	x1, x20
  433d68:	bl	433398 <ferror@plt+0x2f368>
  433d6c:	b	433d40 <ferror@plt+0x2fd10>
  433d70:	ldr	x9, [x21, #16]
  433d74:	cbz	x9, 433d80 <ferror@plt+0x2fd50>
  433d78:	cbnz	x8, 433d88 <ferror@plt+0x2fd58>
  433d7c:	b	433dec <ferror@plt+0x2fdbc>
  433d80:	ldr	x8, [x21, #64]
  433d84:	cbz	x8, 433dec <ferror@plt+0x2fdbc>
  433d88:	cmp	x9, #0x0
  433d8c:	mov	w8, #0x48                  	// #72
  433d90:	mov	w9, #0x40                  	// #64
  433d94:	csel	x8, x9, x8, eq  // eq = none
  433d98:	ldr	x8, [x21, x8]
  433d9c:	ldr	x8, [x8, #8]
  433da0:	cbz	x8, 433dec <ferror@plt+0x2fdbc>
  433da4:	cbnz	w0, 433db0 <ferror@plt+0x2fd80>
  433da8:	mov	x0, x20
  433dac:	bl	409240 <ferror@plt+0x5210>
  433db0:	ldr	x20, [x21, #72]
  433db4:	ldr	x21, [x20]
  433db8:	cbz	x19, 433dc8 <ferror@plt+0x2fd98>
  433dbc:	mov	x0, x21
  433dc0:	bl	4262ec <ferror@plt+0x222bc>
  433dc4:	str	w0, [x19]
  433dc8:	adrp	x8, 455000 <ferror@plt+0x50fd0>
  433dcc:	ldr	x8, [x8, #2328]
  433dd0:	ldrb	w9, [x21]
  433dd4:	mov	x0, x20
  433dd8:	mov	x1, xzr
  433ddc:	ldrb	w2, [x8, x9]
  433de0:	bl	41f0e4 <ferror@plt+0x1b0b4>
  433de4:	mov	w0, #0x1                   	// #1
  433de8:	b	433e40 <ferror@plt+0x2fe10>
  433dec:	cmp	w0, #0x1
  433df0:	b.eq	433ec8 <ferror@plt+0x2fe98>  // b.none
  433df4:	cmp	w0, #0x2
  433df8:	b.ne	433e34 <ferror@plt+0x2fe04>  // b.any
  433dfc:	ldr	x8, [x21, #64]
  433e00:	cbz	x8, 433e30 <ferror@plt+0x2fe00>
  433e04:	ldr	x8, [x8, #8]
  433e08:	cbz	x8, 433e30 <ferror@plt+0x2fe00>
  433e0c:	bl	42fd9c <ferror@plt+0x2bd6c>
  433e10:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433e14:	mov	w1, w0
  433e18:	add	x3, x3, #0x7f1
  433e1c:	mov	w2, #0x3                   	// #3
  433e20:	mov	x0, x20
  433e24:	bl	409174 <ferror@plt+0x5144>
  433e28:	mov	w0, wzr
  433e2c:	b	433e34 <ferror@plt+0x2fe04>
  433e30:	mov	w0, #0x2                   	// #2
  433e34:	cbz	x19, 433e40 <ferror@plt+0x2fe10>
  433e38:	mov	w8, #0xffffffff            	// #-1
  433e3c:	str	w8, [x19]
  433e40:	ldp	x20, x19, [sp, #32]
  433e44:	ldr	x21, [sp, #16]
  433e48:	ldp	x29, x30, [sp], #48
  433e4c:	ret
  433e50:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433e54:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433e58:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  433e5c:	add	x0, x0, #0xa7f
  433e60:	add	x1, x1, #0x858
  433e64:	add	x2, x2, #0xc6b
  433e68:	b	433ebc <ferror@plt+0x2fe8c>
  433e6c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433e70:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433e74:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  433e78:	add	x0, x0, #0xa7f
  433e7c:	add	x1, x1, #0x858
  433e80:	add	x2, x2, #0x8a1
  433e84:	b	433ebc <ferror@plt+0x2fe8c>
  433e88:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433e8c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433e90:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  433e94:	add	x0, x0, #0xa7f
  433e98:	add	x1, x1, #0x858
  433e9c:	add	x2, x2, #0x649
  433ea0:	b	433ebc <ferror@plt+0x2fe8c>
  433ea4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433ea8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433eac:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  433eb0:	add	x0, x0, #0xa7f
  433eb4:	add	x1, x1, #0x858
  433eb8:	add	x2, x2, #0x3a2
  433ebc:	bl	412a18 <ferror@plt+0xe9e8>
  433ec0:	mov	w0, wzr
  433ec4:	b	433e40 <ferror@plt+0x2fe10>
  433ec8:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  433ecc:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  433ed0:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  433ed4:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  433ed8:	add	x0, x0, #0xa7f
  433edc:	add	x1, x1, #0x227
  433ee0:	add	x3, x3, #0x8bb
  433ee4:	add	x4, x4, #0xba3
  433ee8:	mov	w2, #0x865                 	// #2149
  433eec:	bl	421e64 <ferror@plt+0x1de34>
  433ef0:	sub	sp, sp, #0x90
  433ef4:	stp	x29, x30, [sp, #48]
  433ef8:	stp	x28, x27, [sp, #64]
  433efc:	stp	x26, x25, [sp, #80]
  433f00:	stp	x24, x23, [sp, #96]
  433f04:	stp	x22, x21, [sp, #112]
  433f08:	stp	x20, x19, [sp, #128]
  433f0c:	add	x29, sp, #0x30
  433f10:	cbz	x0, 434498 <ferror@plt+0x30468>
  433f14:	mov	x20, x4
  433f18:	mov	x24, x3
  433f1c:	mov	x21, x2
  433f20:	mov	x23, x1
  433f24:	mov	x22, x0
  433f28:	cbz	x4, 433f34 <ferror@plt+0x2ff04>
  433f2c:	ldr	x8, [x20]
  433f30:	cbnz	x8, 4344d0 <ferror@plt+0x304a0>
  433f34:	ldrb	w19, [x22, #94]
  433f38:	tbz	w19, #4, 4344b4 <ferror@plt+0x30484>
  433f3c:	cbz	x23, 433f50 <ferror@plt+0x2ff20>
  433f40:	tbz	x21, #63, 433f50 <ferror@plt+0x2ff20>
  433f44:	mov	x0, x23
  433f48:	bl	403550 <strlen@plt>
  433f4c:	mov	x21, x0
  433f50:	cbz	x21, 433fac <ferror@plt+0x2ff7c>
  433f54:	cbz	x23, 4344ec <ferror@plt+0x304bc>
  433f58:	cmp	x21, #0x0
  433f5c:	b.le	434508 <ferror@plt+0x304d8>
  433f60:	tbnz	w19, #0, 433fbc <ferror@plt+0x2ff8c>
  433f64:	ldr	x8, [x22, #80]
  433f68:	cbz	x8, 433f74 <ferror@plt+0x2ff44>
  433f6c:	ldr	x8, [x8, #8]
  433f70:	cbnz	x8, 43468c <ferror@plt+0x3065c>
  433f74:	ldrb	w8, [x22, #88]
  433f78:	cbnz	w8, 434664 <ferror@plt+0x30634>
  433f7c:	ldr	x8, [x22, #8]
  433f80:	sub	x3, x29, #0x8
  433f84:	mov	x0, x22
  433f88:	mov	x1, x23
  433f8c:	ldr	x8, [x8, #8]
  433f90:	mov	x2, x21
  433f94:	mov	x4, x20
  433f98:	blr	x8
  433f9c:	cbz	x24, 43443c <ferror@plt+0x3040c>
  433fa0:	ldur	x8, [x29, #-8]
  433fa4:	str	x8, [x24]
  433fa8:	b	43443c <ferror@plt+0x3040c>
  433fac:	cbz	x24, 433fb4 <ferror@plt+0x2ff84>
  433fb0:	str	xzr, [x24]
  433fb4:	mov	w0, #0x1                   	// #1
  433fb8:	b	43443c <ferror@plt+0x3040c>
  433fbc:	tbz	w19, #5, 434024 <ferror@plt+0x2fff4>
  433fc0:	ldr	x8, [x22, #64]
  433fc4:	cbz	x8, 433fd0 <ferror@plt+0x2ffa0>
  433fc8:	ldr	x8, [x8, #8]
  433fcc:	cbnz	x8, 433fe0 <ferror@plt+0x2ffb0>
  433fd0:	ldr	x8, [x22, #72]
  433fd4:	cbz	x8, 434024 <ferror@plt+0x2fff4>
  433fd8:	ldr	x8, [x8, #8]
  433fdc:	cbz	x8, 434024 <ferror@plt+0x2fff4>
  433fe0:	tbz	w19, #1, 434008 <ferror@plt+0x2ffd8>
  433fe4:	ldr	x8, [x22, #72]
  433fe8:	cbz	x8, 434008 <ferror@plt+0x2ffd8>
  433fec:	ldr	x8, [x8, #8]
  433ff0:	cbz	x8, 434008 <ferror@plt+0x2ffd8>
  433ff4:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  433ff8:	add	x0, x0, #0x986
  433ffc:	bl	431d64 <ferror@plt+0x2dd34>
  434000:	mov	w0, wzr
  434004:	b	43443c <ferror@plt+0x3040c>
  434008:	mov	x0, x22
  43400c:	mov	x1, xzr
  434010:	mov	w2, wzr
  434014:	mov	x3, x20
  434018:	bl	43249c <ferror@plt+0x2e46c>
  43401c:	cmp	w0, #0x1
  434020:	b.ne	434370 <ferror@plt+0x30340>  // b.any
  434024:	ldr	x8, [x22, #80]
  434028:	str	x24, [sp]
  43402c:	cbnz	x8, 434040 <ferror@plt+0x30010>
  434030:	ldr	x0, [x22, #56]
  434034:	bl	41e0fc <ferror@plt+0x1a0cc>
  434038:	mov	x8, x0
  43403c:	str	x0, [x22, #80]
  434040:	mov	x24, xzr
  434044:	add	x19, x22, #0x58
  434048:	mov	w25, #0xa                   	// #10
  43404c:	str	x19, [sp, #8]
  434050:	ldr	x10, [x22, #56]
  434054:	ldr	x9, [x8, #8]
  434058:	sub	x11, x10, #0xa
  43405c:	cmp	x9, x11
  434060:	b.cc	4340d0 <ferror@plt+0x300a0>  // b.lo, b.ul, b.last
  434064:	mov	x26, xzr
  434068:	ldr	x10, [x22, #8]
  43406c:	ldr	x8, [x8]
  434070:	sub	x2, x9, x26
  434074:	sub	x3, x29, #0x10
  434078:	ldr	x10, [x10, #8]
  43407c:	add	x1, x8, x26
  434080:	mov	x0, x22
  434084:	mov	x4, x20
  434088:	blr	x10
  43408c:	ldur	x9, [x29, #-16]
  434090:	ldr	x8, [x22, #80]
  434094:	cmp	w0, #0x1
  434098:	add	x26, x9, x26
  43409c:	b.ne	434340 <ferror@plt+0x30310>  // b.any
  4340a0:	ldr	x9, [x8, #8]
  4340a4:	cmp	x9, #0xa
  4340a8:	csel	x10, x9, x25, cc  // cc = lo, ul, last
  4340ac:	cmp	x26, x10
  4340b0:	b.cc	434068 <ferror@plt+0x30038>  // b.lo, b.ul, b.last
  4340b4:	mov	x0, x8
  4340b8:	mov	x1, xzr
  4340bc:	mov	x2, x26
  4340c0:	bl	41f0e4 <ferror@plt+0x1b0b4>
  4340c4:	ldr	x8, [x22, #80]
  4340c8:	ldr	x10, [x22, #56]
  4340cc:	ldr	x9, [x8, #8]
  4340d0:	ldr	x11, [x8, #16]
  4340d4:	sub	x11, x11, #0x1
  4340d8:	cmp	x10, x11
  4340dc:	csel	x10, x10, x11, hi  // hi = pmore
  4340e0:	sub	x28, x10, x9
  4340e4:	cmp	x28, #0x9
  4340e8:	stur	x28, [x29, #-8]
  4340ec:	b.ls	43459c <ferror@plt+0x3056c>  // b.plast
  4340f0:	ldr	x9, [x22, #16]
  4340f4:	cbz	x9, 434140 <ferror@plt+0x30110>
  4340f8:	ldrb	w8, [x19]
  4340fc:	cbz	w8, 434164 <ferror@plt+0x30134>
  434100:	cbnz	x24, 4345c4 <ferror@plt+0x30594>
  434104:	mov	x0, x19
  434108:	stur	x19, [x29, #-16]
  43410c:	bl	403550 <strlen@plt>
  434110:	cbz	x0, 4345ec <ferror@plt+0x305bc>
  434114:	add	x8, x0, x21
  434118:	cmp	x8, #0x6
  43411c:	mov	w10, #0x6                   	// #6
  434120:	mov	x26, x0
  434124:	add	x9, x22, x0
  434128:	csel	x19, x8, x10, cc  // cc = lo, ul, last
  43412c:	add	x0, x9, #0x58
  434130:	sub	x2, x19, x26
  434134:	mov	x1, x23
  434138:	bl	4034e0 <memcpy@plt>
  43413c:	b	434170 <ferror@plt+0x30140>
  434140:	sub	x9, x21, x24
  434144:	cmp	x28, x9
  434148:	csel	x27, x28, x9, cc  // cc = lo, ul, last
  43414c:	mov	x0, x8
  434150:	mov	x1, x23
  434154:	mov	x2, x27
  434158:	bl	41e254 <ferror@plt+0x1a224>
  43415c:	add	x23, x23, x27
  434160:	b	43432c <ferror@plt+0x302fc>
  434164:	mov	x26, xzr
  434168:	sub	x19, x21, x24
  43416c:	stur	x23, [x29, #-16]
  434170:	ldrb	w8, [x22, #94]
  434174:	tbnz	w8, #1, 4341a8 <ferror@plt+0x30178>
  434178:	ldur	x0, [x29, #-16]
  43417c:	cmp	x19, x28
  434180:	csel	x25, x19, x28, cc  // cc = lo, ul, last
  434184:	add	x2, sp, #0x10
  434188:	mov	x1, x25
  43418c:	bl	427444 <ferror@plt+0x23414>
  434190:	cbz	w0, 434214 <ferror@plt+0x301e4>
  434194:	mov	x28, xzr
  434198:	mov	w27, wzr
  43419c:	sub	x25, x19, x25
  4341a0:	str	x25, [sp, #24]
  4341a4:	b	43427c <ferror@plt+0x3024c>
  4341a8:	str	x19, [sp, #24]
  4341ac:	ldr	x0, [x22, #80]
  4341b0:	ldr	x8, [x0, #8]
  4341b4:	add	x1, x28, x8
  4341b8:	bl	41e5ec <ferror@plt+0x1a5bc>
  4341bc:	ldr	x8, [x22, #80]
  4341c0:	ldur	x10, [x29, #-8]
  4341c4:	sub	x1, x29, #0x10
  4341c8:	add	x2, sp, #0x18
  4341cc:	ldp	x9, x8, [x8]
  4341d0:	add	x3, sp, #0x10
  4341d4:	sub	x4, x29, #0x8
  4341d8:	add	x8, x9, x8
  4341dc:	sub	x8, x8, x10
  4341e0:	str	x8, [sp, #16]
  4341e4:	ldr	x0, [x22, #32]
  4341e8:	bl	42ff18 <ferror@plt+0x2bee8>
  4341ec:	mov	x28, x0
  4341f0:	bl	403f30 <__errno_location@plt>
  4341f4:	ldr	x8, [x22, #80]
  4341f8:	ldur	x10, [x29, #-8]
  4341fc:	ldr	w27, [x0]
  434200:	ldr	x9, [x8, #8]
  434204:	mov	x0, x8
  434208:	sub	x1, x9, x10
  43420c:	bl	41e518 <ferror@plt+0x1a4e8>
  434210:	b	4342a4 <ferror@plt+0x30274>
  434214:	ldur	x8, [x29, #-16]
  434218:	ldr	x0, [sp, #16]
  43421c:	add	x9, x8, x25
  434220:	add	x8, x8, x19
  434224:	sub	x27, x9, x0
  434228:	sub	x25, x8, x0
  43422c:	mov	x1, x27
  434230:	str	x25, [sp, #24]
  434234:	bl	4265cc <ferror@plt+0x2259c>
  434238:	cmn	w0, #0x1
  43423c:	b.eq	434264 <ferror@plt+0x30234>  // b.none
  434240:	cmn	w0, #0x2
  434244:	b.ne	434528 <ferror@plt+0x304f8>  // b.any
  434248:	cmp	x27, #0x6
  43424c:	b.cs	434614 <ferror@plt+0x305e4>  // b.hs, b.nlast
  434250:	cmp	x19, x28
  434254:	mov	w8, #0x16                  	// #22
  434258:	csetm	x28, ls  // ls = plast
  43425c:	csel	w27, wzr, w8, hi  // hi = pmore
  434260:	b	43427c <ferror@plt+0x3024c>
  434264:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  434268:	add	x0, x0, #0xa14
  43426c:	bl	431d64 <ferror@plt+0x2dd34>
  434270:	ldr	x25, [sp, #24]
  434274:	mov	w27, #0x54                  	// #84
  434278:	mov	x28, #0xffffffffffffffff    	// #-1
  43427c:	ldr	x0, [x22, #80]
  434280:	ldur	x1, [x29, #-16]
  434284:	sub	x2, x19, x25
  434288:	bl	41e254 <ferror@plt+0x1a224>
  43428c:	ldr	x8, [sp, #24]
  434290:	ldur	x9, [x29, #-16]
  434294:	mov	w25, #0xa                   	// #10
  434298:	sub	x8, x19, x8
  43429c:	add	x8, x9, x8
  4342a0:	stur	x8, [x29, #-16]
  4342a4:	cmn	x28, #0x1
  4342a8:	b.ne	4342d0 <ferror@plt+0x302a0>  // b.any
  4342ac:	cmp	w27, #0x7
  4342b0:	b.ne	4342f4 <ferror@plt+0x302c4>  // b.any
  4342b4:	ldr	x8, [sp, #24]
  4342b8:	cmp	x19, x8
  4342bc:	b.ne	4342d4 <ferror@plt+0x302a4>  // b.any
  4342c0:	ldur	x8, [x29, #-8]
  4342c4:	add	x28, x8, #0xa
  4342c8:	stur	x28, [x29, #-8]
  4342cc:	b	434170 <ferror@plt+0x30140>
  4342d0:	ldr	x8, [sp, #24]
  4342d4:	sub	x8, x19, x8
  4342d8:	ldr	x19, [sp, #8]
  4342dc:	subs	x27, x8, x26
  4342e0:	b.cc	43463c <ferror@plt+0x3060c>  // b.lo, b.ul, b.last
  4342e4:	cbz	x26, 434328 <ferror@plt+0x302f8>
  4342e8:	add	x23, x23, x27
  4342ec:	strb	wzr, [x19]
  4342f0:	b	43432c <ferror@plt+0x302fc>
  4342f4:	cmp	w27, #0x54
  4342f8:	b.eq	4343e0 <ferror@plt+0x303b0>  // b.none
  4342fc:	cmp	w27, #0x16
  434300:	b.ne	43437c <ferror@plt+0x3034c>  // b.any
  434304:	ldr	x27, [sp, #24]
  434308:	cmp	x27, #0x6
  43430c:	b.cs	43454c <ferror@plt+0x3051c>  // b.hs, b.nlast
  434310:	cbz	x26, 43445c <ferror@plt+0x3042c>
  434314:	subs	x8, x19, x27
  434318:	b.eq	434474 <ferror@plt+0x30444>  // b.none
  43431c:	cmp	x8, x26
  434320:	b.cs	4342d8 <ferror@plt+0x302a8>  // b.hs, b.nlast
  434324:	b	434574 <ferror@plt+0x30544>
  434328:	ldur	x23, [x29, #-16]
  43432c:	add	x24, x27, x24
  434330:	cmp	x21, x24
  434334:	b.le	434488 <ferror@plt+0x30458>
  434338:	ldr	x8, [x22, #80]
  43433c:	b	434050 <ferror@plt+0x30020>
  434340:	mov	w27, w0
  434344:	mov	x0, x8
  434348:	mov	x1, xzr
  43434c:	mov	x2, x26
  434350:	bl	41f0e4 <ferror@plt+0x1b0b4>
  434354:	ldr	x8, [sp]
  434358:	cmp	w27, #0x3
  43435c:	ccmp	x24, #0x0, #0x4, eq  // eq = none
  434360:	csinc	w0, w27, wzr, le
  434364:	cbz	x8, 43443c <ferror@plt+0x3040c>
  434368:	str	x24, [x8]
  43436c:	b	43443c <ferror@plt+0x3040c>
  434370:	cbz	x24, 43443c <ferror@plt+0x3040c>
  434374:	str	xzr, [x24]
  434378:	b	43443c <ferror@plt+0x3040c>
  43437c:	bl	42fd9c <ferror@plt+0x2bd6c>
  434380:	mov	w21, w0
  434384:	mov	w0, w27
  434388:	bl	41c680 <ferror@plt+0x18650>
  43438c:	adrp	x3, 475000 <ferror@plt+0x70fd0>
  434390:	mov	x4, x0
  434394:	add	x3, x3, #0x6d2
  434398:	mov	w2, #0x2                   	// #2
  43439c:	mov	x0, x20
  4343a0:	mov	w1, w21
  4343a4:	bl	409050 <ferror@plt+0x5020>
  4343a8:	ldr	x11, [sp]
  4343ac:	cbz	x11, 4343d0 <ferror@plt+0x303a0>
  4343b0:	ldr	x8, [sp, #24]
  4343b4:	sub	x9, x19, x26
  4343b8:	add	x10, x8, x26
  4343bc:	sub	x8, x9, x8
  4343c0:	cmp	x19, x10
  4343c4:	csel	x8, xzr, x8, cc  // cc = lo, ul, last
  4343c8:	add	x8, x8, x24
  4343cc:	str	x8, [x11]
  4343d0:	ldr	x8, [sp, #8]
  4343d4:	mov	w0, wzr
  4343d8:	strb	wzr, [x8]
  4343dc:	b	43443c <ferror@plt+0x3040c>
  4343e0:	bl	42fd9c <ferror@plt+0x2bd6c>
  4343e4:	adrp	x3, 455000 <ferror@plt+0x50fd0>
  4343e8:	mov	w1, w0
  4343ec:	add	x3, x3, #0x9c9
  4343f0:	mov	w2, #0x1                   	// #1
  4343f4:	mov	x0, x20
  4343f8:	bl	409174 <ferror@plt+0x5144>
  4343fc:	ldr	x8, [sp, #24]
  434400:	cbz	x26, 43441c <ferror@plt+0x303ec>
  434404:	cmp	x19, x8
  434408:	b.ne	43441c <ferror@plt+0x303ec>  // b.any
  43440c:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  434410:	add	x0, x0, #0xaaa
  434414:	bl	431d64 <ferror@plt+0x2dd34>
  434418:	b	434428 <ferror@plt+0x303f8>
  43441c:	add	x9, x19, x24
  434420:	sub	x9, x9, x26
  434424:	sub	x24, x9, x8
  434428:	ldp	x8, x9, [sp]
  43442c:	cbz	x8, 434434 <ferror@plt+0x30404>
  434430:	str	x24, [x8]
  434434:	mov	w0, wzr
  434438:	strb	wzr, [x9]
  43443c:	ldp	x20, x19, [sp, #128]
  434440:	ldp	x22, x21, [sp, #112]
  434444:	ldp	x24, x23, [sp, #96]
  434448:	ldp	x26, x25, [sp, #80]
  43444c:	ldp	x28, x27, [sp, #64]
  434450:	ldp	x29, x30, [sp, #48]
  434454:	add	sp, sp, #0x90
  434458:	ret
  43445c:	ldur	x1, [x29, #-16]
  434460:	ldr	x0, [sp, #8]
  434464:	mov	x2, x27
  434468:	bl	4034e0 <memcpy@plt>
  43446c:	add	x8, x22, x27
  434470:	b	434484 <ferror@plt+0x30454>
  434474:	sub	x8, x19, x26
  434478:	cmp	x21, x8
  43447c:	b.ne	4346b4 <ferror@plt+0x30684>  // b.any
  434480:	add	x8, x22, x19
  434484:	strb	wzr, [x8, #88]
  434488:	ldr	x8, [sp]
  43448c:	cbz	x8, 433fb4 <ferror@plt+0x2ff84>
  434490:	str	x21, [x8]
  434494:	b	433fb4 <ferror@plt+0x2ff84>
  434498:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43449c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4344a0:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  4344a4:	add	x0, x0, #0xa7f
  4344a8:	add	x1, x1, #0x8d5
  4344ac:	add	x2, x2, #0xc6b
  4344b0:	b	434520 <ferror@plt+0x304f0>
  4344b4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4344b8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4344bc:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  4344c0:	add	x0, x0, #0xa7f
  4344c4:	add	x1, x1, #0x8d5
  4344c8:	add	x2, x2, #0x931
  4344cc:	b	434520 <ferror@plt+0x304f0>
  4344d0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4344d4:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4344d8:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  4344dc:	add	x0, x0, #0xa7f
  4344e0:	add	x1, x1, #0x8d5
  4344e4:	add	x2, x2, #0x3a2
  4344e8:	b	434520 <ferror@plt+0x304f0>
  4344ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4344f0:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4344f4:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  4344f8:	add	x0, x0, #0xa7f
  4344fc:	add	x1, x1, #0x8d5
  434500:	add	x2, x2, #0xcf6
  434504:	b	434520 <ferror@plt+0x304f0>
  434508:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43450c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  434510:	adrp	x2, 439000 <ferror@plt+0x34fd0>
  434514:	add	x0, x0, #0xa7f
  434518:	add	x1, x1, #0x8d5
  43451c:	add	x2, x2, #0x558
  434520:	bl	412a18 <ferror@plt+0xe9e8>
  434524:	b	434000 <ferror@plt+0x2ffd0>
  434528:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  43452c:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  434530:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  434534:	add	x0, x0, #0xa7f
  434538:	add	x1, x1, #0x227
  43453c:	add	x3, x3, #0x947
  434540:	mov	w2, #0x952                 	// #2386
  434544:	mov	x4, xzr
  434548:	bl	421e64 <ferror@plt+0x1de34>
  43454c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  434550:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  434554:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  434558:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  43455c:	add	x0, x0, #0xa7f
  434560:	add	x1, x1, #0x227
  434564:	add	x3, x3, #0x947
  434568:	add	x4, x4, #0xa48
  43456c:	mov	w2, #0x977                 	// #2423
  434570:	bl	421e64 <ferror@plt+0x1de34>
  434574:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  434578:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  43457c:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  434580:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  434584:	add	x0, x0, #0xa7f
  434588:	add	x1, x1, #0x227
  43458c:	add	x3, x3, #0x947
  434590:	add	x4, x4, #0xa7e
  434594:	mov	w2, #0x996                 	// #2454
  434598:	bl	421e64 <ferror@plt+0x1de34>
  43459c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4345a0:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4345a4:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4345a8:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4345ac:	add	x0, x0, #0xa7f
  4345b0:	add	x1, x1, #0x227
  4345b4:	add	x3, x3, #0x947
  4345b8:	add	x4, x4, #0x9bd
  4345bc:	mov	w2, #0x906                 	// #2310
  4345c0:	bl	421e64 <ferror@plt+0x1de34>
  4345c4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4345c8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4345cc:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4345d0:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4345d4:	add	x0, x0, #0xa7f
  4345d8:	add	x1, x1, #0x227
  4345dc:	add	x3, x3, #0x947
  4345e0:	add	x4, x4, #0x9db
  4345e4:	mov	w2, #0x919                 	// #2329
  4345e8:	bl	421e64 <ferror@plt+0x1de34>
  4345ec:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4345f0:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4345f4:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4345f8:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4345fc:	add	x0, x0, #0xa7f
  434600:	add	x1, x1, #0x227
  434604:	add	x3, x3, #0x947
  434608:	add	x4, x4, #0x9ec
  43460c:	mov	w2, #0x91d                 	// #2333
  434610:	bl	421e64 <ferror@plt+0x1de34>
  434614:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  434618:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  43461c:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  434620:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  434624:	add	x0, x0, #0xa7f
  434628:	add	x1, x1, #0x227
  43462c:	add	x3, x3, #0x947
  434630:	add	x4, x4, #0xa01
  434634:	mov	w2, #0x93f                 	// #2367
  434638:	bl	421e64 <ferror@plt+0x1de34>
  43463c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  434640:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  434644:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  434648:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  43464c:	add	x0, x0, #0xa7f
  434650:	add	x1, x1, #0x227
  434654:	add	x3, x3, #0x947
  434658:	add	x4, x4, #0xa7e
  43465c:	mov	w2, #0x9be                 	// #2494
  434660:	bl	421e64 <ferror@plt+0x1de34>
  434664:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  434668:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  43466c:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  434670:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  434674:	add	x0, x0, #0xa7f
  434678:	add	x1, x1, #0x227
  43467c:	add	x3, x3, #0x947
  434680:	add	x4, x4, #0x960
  434684:	mov	w2, #0x8bc                 	// #2236
  434688:	bl	421e64 <ferror@plt+0x1de34>
  43468c:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  434690:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  434694:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  434698:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  43469c:	add	x0, x0, #0xa7f
  4346a0:	add	x1, x1, #0x227
  4346a4:	add	x3, x3, #0x947
  4346a8:	add	x4, x4, #0x3bf
  4346ac:	mov	w2, #0x8bb                 	// #2235
  4346b0:	bl	421e64 <ferror@plt+0x1de34>
  4346b4:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4346b8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4346bc:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4346c0:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4346c4:	add	x0, x0, #0xa7f
  4346c8:	add	x1, x1, #0x227
  4346cc:	add	x3, x3, #0x947
  4346d0:	add	x4, x4, #0xa55
  4346d4:	mov	w2, #0x98c                 	// #2444
  4346d8:	bl	421e64 <ferror@plt+0x1de34>
  4346dc:	sub	sp, sp, #0x40
  4346e0:	stp	x29, x30, [sp, #16]
  4346e4:	str	x21, [sp, #32]
  4346e8:	stp	x20, x19, [sp, #48]
  4346ec:	add	x29, sp, #0x10
  4346f0:	cbz	x0, 434784 <ferror@plt+0x30754>
  4346f4:	ldr	x9, [x0, #16]
  4346f8:	mov	x20, x0
  4346fc:	cbz	x9, 434790 <ferror@plt+0x30760>
  434700:	mov	x19, x2
  434704:	mov	w8, w1
  434708:	cbz	x2, 434714 <ferror@plt+0x306e4>
  43470c:	ldr	x9, [x19]
  434710:	cbnz	x9, 4347a8 <ferror@plt+0x30778>
  434714:	ldrb	w9, [x20, #94]
  434718:	tbz	w9, #4, 43479c <ferror@plt+0x3076c>
  43471c:	add	x1, x29, #0x18
  434720:	mov	w0, w8
  434724:	bl	426468 <ferror@plt+0x22438>
  434728:	ldrb	w8, [x20, #88]
  43472c:	sxtw	x21, w0
  434730:	cbz	w8, 434744 <ferror@plt+0x30714>
  434734:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  434738:	add	x0, x0, #0xb3d
  43473c:	bl	431d64 <ferror@plt+0x2dd34>
  434740:	strb	wzr, [x20, #88]
  434744:	add	x1, x29, #0x18
  434748:	add	x3, sp, #0x8
  43474c:	mov	x0, x20
  434750:	mov	x2, x21
  434754:	mov	x4, x19
  434758:	bl	433ef0 <ferror@plt+0x2fec0>
  43475c:	cmp	w0, #0x1
  434760:	b.ne	434770 <ferror@plt+0x30740>  // b.any
  434764:	ldr	x8, [sp, #8]
  434768:	cmp	x8, x21
  43476c:	b.ne	4347cc <ferror@plt+0x3079c>  // b.any
  434770:	ldp	x20, x19, [sp, #48]
  434774:	ldr	x21, [sp, #32]
  434778:	ldp	x29, x30, [sp, #16]
  43477c:	add	sp, sp, #0x40
  434780:	ret
  434784:	adrp	x2, 475000 <ferror@plt+0x70fd0>
  434788:	add	x2, x2, #0xc6b
  43478c:	b	4347b0 <ferror@plt+0x30780>
  434790:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  434794:	add	x2, x2, #0x8a1
  434798:	b	4347b0 <ferror@plt+0x30780>
  43479c:	adrp	x2, 476000 <ferror@plt+0x71fd0>
  4347a0:	add	x2, x2, #0x931
  4347a4:	b	4347b0 <ferror@plt+0x30780>
  4347a8:	adrp	x2, 474000 <ferror@plt+0x6ffd0>
  4347ac:	add	x2, x2, #0x3a2
  4347b0:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4347b4:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4347b8:	add	x0, x0, #0xa7f
  4347bc:	add	x1, x1, #0xaf5
  4347c0:	bl	412a18 <ferror@plt+0xe9e8>
  4347c4:	mov	w0, wzr
  4347c8:	b	434770 <ferror@plt+0x30740>
  4347cc:	adrp	x0, 43e000 <ferror@plt+0x39fd0>
  4347d0:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4347d4:	adrp	x3, 476000 <ferror@plt+0x71fd0>
  4347d8:	adrp	x4, 476000 <ferror@plt+0x71fd0>
  4347dc:	add	x0, x0, #0xa7f
  4347e0:	add	x1, x1, #0x227
  4347e4:	add	x3, x3, #0xb6f
  4347e8:	add	x4, x4, #0xb8a
  4347ec:	mov	w2, #0x9fc                 	// #2556
  4347f0:	bl	421e64 <ferror@plt+0x1de34>
  4347f4:	stp	x29, x30, [sp, #-32]!
  4347f8:	str	x19, [sp, #16]
  4347fc:	adrp	x19, 489000 <__environ@@GLIBC_2.17+0x6f0>
  434800:	ldr	w0, [x19, #8]
  434804:	mov	x29, sp
  434808:	cbz	w0, 434818 <ferror@plt+0x307e8>
  43480c:	ldr	x19, [sp, #16]
  434810:	ldp	x29, x30, [sp], #32
  434814:	ret
  434818:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  43481c:	add	x0, x0, #0xbc0
  434820:	bl	417590 <ferror@plt+0x13560>
  434824:	str	w0, [x19, #8]
  434828:	b	43480c <ferror@plt+0x307dc>
  43482c:	sub	sp, sp, #0x80
  434830:	stp	x29, x30, [sp, #32]
  434834:	stp	x28, x27, [sp, #48]
  434838:	stp	x26, x25, [sp, #64]
  43483c:	stp	x24, x23, [sp, #80]
  434840:	stp	x22, x21, [sp, #96]
  434844:	stp	x20, x19, [sp, #112]
  434848:	add	x29, sp, #0x20
  43484c:	cbz	x0, 4349d8 <ferror@plt+0x309a8>
  434850:	mov	x24, x1
  434854:	adrp	x1, 43a000 <ferror@plt+0x35fd0>
  434858:	add	x1, x1, #0xff6
  43485c:	mov	w21, w2
  434860:	mov	x22, x0
  434864:	bl	4039d0 <strcasecmp@plt>
  434868:	cbz	w0, 434978 <ferror@plt+0x30948>
  43486c:	ldrb	w8, [x22]
  434870:	cbz	w8, 4349d8 <ferror@plt+0x309a8>
  434874:	add	x8, x24, #0x8
  434878:	stp	x24, x8, [sp, #8]
  43487c:	adrp	x27, 476000 <ferror@plt+0x71fd0>
  434880:	adrp	x24, 43b000 <ferror@plt+0x36fd0>
  434884:	mov	w19, wzr
  434888:	mov	w20, wzr
  43488c:	mov	w23, w21
  434890:	add	x27, x27, #0xec6
  434894:	add	x24, x24, #0x2
  434898:	mov	x0, x22
  43489c:	mov	x1, x27
  4348a0:	bl	403920 <strpbrk@plt>
  4348a4:	mov	x25, x0
  4348a8:	cbnz	x0, 4348b8 <ferror@plt+0x30888>
  4348ac:	mov	x0, x22
  4348b0:	bl	403550 <strlen@plt>
  4348b4:	add	x25, x22, x0
  4348b8:	sub	w26, w25, w22
  4348bc:	mov	x0, x24
  4348c0:	mov	x1, x22
  4348c4:	mov	w2, w26
  4348c8:	bl	434a00 <ferror@plt+0x309d0>
  4348cc:	cmp	w0, #0x0
  4348d0:	csinc	w8, w19, wzr, eq  // eq = none
  4348d4:	cbnz	w0, 434930 <ferror@plt+0x30900>
  4348d8:	cbz	w21, 434930 <ferror@plt+0x30900>
  4348dc:	ldr	x28, [sp, #16]
  4348e0:	stur	w19, [x29, #-4]
  4348e4:	mov	w19, w21
  4348e8:	mov	x21, x24
  4348ec:	mov	x24, x27
  4348f0:	mov	x27, x23
  4348f4:	ldur	x0, [x28, #-8]
  4348f8:	mov	x1, x22
  4348fc:	mov	w2, w26
  434900:	bl	434a00 <ferror@plt+0x309d0>
  434904:	cbz	w0, 434910 <ferror@plt+0x308e0>
  434908:	ldr	w8, [x28]
  43490c:	orr	w20, w8, w20
  434910:	subs	x27, x27, #0x1
  434914:	add	x28, x28, #0x10
  434918:	b.ne	4348f4 <ferror@plt+0x308c4>  // b.any
  43491c:	mov	x27, x24
  434920:	mov	x24, x21
  434924:	mov	w21, w19
  434928:	ldur	w19, [x29, #-4]
  43492c:	b	434934 <ferror@plt+0x30904>
  434930:	mov	w19, w8
  434934:	mov	x8, x25
  434938:	ldrb	w9, [x8], #1
  43493c:	cmp	w9, #0x0
  434940:	csel	x22, x25, x8, eq  // eq = none
  434944:	ldrb	w8, [x22]
  434948:	cbnz	w8, 434898 <ferror@plt+0x30868>
  43494c:	cbz	w19, 4349dc <ferror@plt+0x309ac>
  434950:	mov	w8, wzr
  434954:	cbz	w21, 434970 <ferror@plt+0x30940>
  434958:	ldr	x9, [sp, #8]
  43495c:	add	x9, x9, #0x8
  434960:	ldr	w10, [x9], #16
  434964:	subs	x23, x23, #0x1
  434968:	orr	w8, w10, w8
  43496c:	b.ne	434960 <ferror@plt+0x30930>  // b.any
  434970:	bic	w20, w8, w20
  434974:	b	4349dc <ferror@plt+0x309ac>
  434978:	adrp	x19, 488000 <ferror@plt+0x83fd0>
  43497c:	ldr	x3, [x19, #2304]
  434980:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  434984:	add	x0, x0, #0xea3
  434988:	mov	w1, #0x17                  	// #23
  43498c:	mov	w2, #0x1                   	// #1
  434990:	bl	403d20 <fwrite@plt>
  434994:	ldr	x3, [x19, #2304]
  434998:	cbz	w21, 4349c4 <ferror@plt+0x30994>
  43499c:	adrp	x20, 43e000 <ferror@plt+0x39fd0>
  4349a0:	mov	w21, w21
  4349a4:	add	x20, x20, #0x9e4
  4349a8:	ldr	x2, [x24], #16
  4349ac:	mov	x0, x3
  4349b0:	mov	x1, x20
  4349b4:	bl	403ff0 <fprintf@plt>
  4349b8:	ldr	x3, [x19, #2304]
  4349bc:	subs	x21, x21, #0x1
  4349c0:	b.ne	4349a8 <ferror@plt+0x30978>  // b.any
  4349c4:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  4349c8:	add	x0, x0, #0xebb
  4349cc:	mov	w1, #0xa                   	// #10
  4349d0:	mov	w2, #0x1                   	// #1
  4349d4:	bl	403d20 <fwrite@plt>
  4349d8:	mov	w20, wzr
  4349dc:	mov	w0, w20
  4349e0:	ldp	x20, x19, [sp, #112]
  4349e4:	ldp	x22, x21, [sp, #96]
  4349e8:	ldp	x24, x23, [sp, #80]
  4349ec:	ldp	x26, x25, [sp, #64]
  4349f0:	ldp	x28, x27, [sp, #48]
  4349f4:	ldp	x29, x30, [sp, #32]
  4349f8:	add	sp, sp, #0x80
  4349fc:	ret
  434a00:	stp	x29, x30, [sp, #-64]!
  434a04:	stp	x22, x21, [sp, #32]
  434a08:	stp	x20, x19, [sp, #48]
  434a0c:	ldrb	w22, [x0]
  434a10:	str	x23, [sp, #16]
  434a14:	mov	x29, sp
  434a18:	cbz	w2, 434a88 <ferror@plt+0x30a58>
  434a1c:	mov	w19, w2
  434a20:	mov	x20, x1
  434a24:	add	x21, x0, #0x1
  434a28:	and	w8, w22, #0xff
  434a2c:	cmp	w8, #0x5f
  434a30:	b.ne	434a3c <ferror@plt+0x30a0c>  // b.any
  434a34:	mov	w22, #0x2d                  	// #45
  434a38:	b	434a4c <ferror@plt+0x30a1c>
  434a3c:	bl	403780 <__ctype_tolower_loc@plt>
  434a40:	ldr	x8, [x0]
  434a44:	and	x9, x22, #0xff
  434a48:	ldr	w22, [x8, x9, lsl #2]
  434a4c:	ldrb	w23, [x20]
  434a50:	cmp	x23, #0x5f
  434a54:	b.ne	434a60 <ferror@plt+0x30a30>  // b.any
  434a58:	mov	w8, #0x2d                  	// #45
  434a5c:	b	434a6c <ferror@plt+0x30a3c>
  434a60:	bl	403780 <__ctype_tolower_loc@plt>
  434a64:	ldr	x8, [x0]
  434a68:	ldr	w8, [x8, x23, lsl #2]
  434a6c:	eor	w8, w8, w22
  434a70:	tst	w8, #0xff
  434a74:	b.ne	434a94 <ferror@plt+0x30a64>  // b.any
  434a78:	ldrb	w22, [x21], #1
  434a7c:	subs	w19, w19, #0x1
  434a80:	add	x20, x20, #0x1
  434a84:	b.ne	434a28 <ferror@plt+0x309f8>  // b.any
  434a88:	cmp	w22, #0x0
  434a8c:	cset	w0, eq  // eq = none
  434a90:	b	434a98 <ferror@plt+0x30a68>
  434a94:	mov	w0, wzr
  434a98:	ldp	x20, x19, [sp, #48]
  434a9c:	ldp	x22, x21, [sp, #32]
  434aa0:	ldr	x23, [sp, #16]
  434aa4:	ldp	x29, x30, [sp], #64
  434aa8:	ret
  434aac:	sub	sp, sp, #0x80
  434ab0:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  434ab4:	add	x1, x1, #0xf20
  434ab8:	mov	x0, sp
  434abc:	mov	w2, #0x60                  	// #96
  434ac0:	stp	x29, x30, [sp, #96]
  434ac4:	stp	x20, x19, [sp, #112]
  434ac8:	add	x29, sp, #0x60
  434acc:	bl	4034e0 <memcpy@plt>
  434ad0:	adrp	x20, 488000 <ferror@plt+0x83fd0>
  434ad4:	ldr	w19, [x20, #2296]
  434ad8:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  434adc:	add	x0, x0, #0xee2
  434ae0:	bl	403f40 <getenv@plt>
  434ae4:	cbz	x0, 434af8 <ferror@plt+0x30ac8>
  434ae8:	mov	x1, sp
  434aec:	mov	w2, #0x6                   	// #6
  434af0:	bl	43482c <ferror@plt+0x307fc>
  434af4:	mov	w19, w0
  434af8:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  434afc:	movi	v0.2d, #0x0
  434b00:	add	x8, x8, #0xef6
  434b04:	stp	q0, q0, [sp]
  434b08:	str	x8, [sp]
  434b0c:	adrp	x8, 43e000 <ferror@plt+0x39fd0>
  434b10:	mov	w9, #0x1                   	// #1
  434b14:	add	x8, x8, #0x2dc
  434b18:	str	w9, [sp, #8]
  434b1c:	mov	w9, #0x18                  	// #24
  434b20:	str	x8, [sp, #16]
  434b24:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  434b28:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  434b2c:	add	x8, x8, #0xf02
  434b30:	str	w9, [sp, #24]
  434b34:	mov	w9, #0x8                   	// #8
  434b38:	add	x0, x0, #0xf12
  434b3c:	str	w19, [x20, #2296]
  434b40:	str	q0, [sp, #32]
  434b44:	str	x8, [sp, #32]
  434b48:	str	w9, [sp, #40]
  434b4c:	bl	403f40 <getenv@plt>
  434b50:	cbz	x0, 434b60 <ferror@plt+0x30b30>
  434b54:	mov	x1, sp
  434b58:	mov	w2, #0x3                   	// #3
  434b5c:	bl	43482c <ferror@plt+0x307fc>
  434b60:	adrp	x8, 488000 <ferror@plt+0x83fd0>
  434b64:	ldr	w9, [x8, #2300]
  434b68:	ldp	x20, x19, [sp, #112]
  434b6c:	ldp	x29, x30, [sp, #96]
  434b70:	and	w10, w0, #0xfffffffc
  434b74:	and	w11, w0, #0x1
  434b78:	adrp	x12, 489000 <__environ@@GLIBC_2.17+0x6f0>
  434b7c:	orr	w9, w9, w10
  434b80:	str	w9, [x8, #2300]
  434b84:	str	w11, [x12, #12]
  434b88:	add	sp, sp, #0x80
  434b8c:	ret
  434b90:	sxtw	x1, w1
  434b94:	b	434b98 <ferror@plt+0x30b68>
  434b98:	stp	x29, x30, [sp, #-96]!
  434b9c:	stp	x28, x27, [sp, #16]
  434ba0:	stp	x26, x25, [sp, #32]
  434ba4:	stp	x24, x23, [sp, #48]
  434ba8:	stp	x22, x21, [sp, #64]
  434bac:	stp	x20, x19, [sp, #80]
  434bb0:	mov	x29, sp
  434bb4:	sub	sp, sp, #0x40
  434bb8:	mul	x8, x2, x1
  434bbc:	add	x9, x2, x1, lsl #4
  434bc0:	cmp	x2, #0x20
  434bc4:	csel	x8, x9, x8, hi  // hi = pmore
  434bc8:	mov	x23, x4
  434bcc:	mov	x24, x3
  434bd0:	mov	x21, x2
  434bd4:	mov	x19, x1
  434bd8:	cmp	x8, #0x3ff
  434bdc:	mov	x20, x0
  434be0:	b.hi	434c00 <ferror@plt+0x30bd0>  // b.pmore
  434be4:	add	x8, x8, #0xf
  434be8:	mov	x9, sp
  434bec:	and	x8, x8, #0xfffffffffffffff0
  434bf0:	sub	x0, x9, x8
  434bf4:	mov	sp, x0
  434bf8:	stur	xzr, [x29, #-56]
  434bfc:	b	434c0c <ferror@plt+0x30bdc>
  434c00:	mov	x0, x8
  434c04:	bl	411be4 <ferror@plt+0xdbb4>
  434c08:	stur	x0, [x29, #-56]
  434c0c:	mov	w8, #0x4                   	// #4
  434c10:	cmp	x21, #0x21
  434c14:	stp	x23, x0, [x29, #-24]
  434c18:	stp	x21, x8, [x29, #-48]
  434c1c:	stur	x24, [x29, #-32]
  434c20:	b.cc	434cf4 <ferror@plt+0x30cc4>  // b.lo, b.ul, b.last
  434c24:	add	x26, x0, x19, lsl #3
  434c28:	add	x23, x26, x19, lsl #3
  434c2c:	cmp	x23, x26
  434c30:	lsl	x8, x19, #3
  434c34:	b.ls	434c54 <ferror@plt+0x30c24>  // b.plast
  434c38:	mov	x9, x26
  434c3c:	mov	x10, x20
  434c40:	str	x10, [x9], #8
  434c44:	cmp	x9, x23
  434c48:	add	x10, x10, x21
  434c4c:	b.cc	434c40 <ferror@plt+0x30c10>  // b.lo, b.ul, b.last
  434c50:	ldur	x0, [x29, #-16]
  434c54:	adrp	x9, 476000 <ferror@plt+0x71fd0>
  434c58:	ldr	q0, [x9, #3968]
  434c5c:	add	x1, x0, x8
  434c60:	sub	x0, x29, #0x30
  434c64:	mov	x2, x19
  434c68:	stur	q0, [x29, #-48]
  434c6c:	bl	434d7c <ferror@plt+0x30d4c>
  434c70:	cbz	x19, 434d14 <ferror@plt+0x30ce4>
  434c74:	mov	x22, xzr
  434c78:	mov	x24, x20
  434c7c:	ldr	x28, [x26, x22, lsl #3]
  434c80:	cmp	x28, x24
  434c84:	b.eq	434ce0 <ferror@plt+0x30cb0>  // b.none
  434c88:	mov	x0, x23
  434c8c:	mov	x1, x24
  434c90:	mov	x2, x21
  434c94:	bl	4034e0 <memcpy@plt>
  434c98:	mov	x27, x22
  434c9c:	mov	x25, x24
  434ca0:	mov	x0, x25
  434ca4:	sub	x8, x28, x20
  434ca8:	mov	x1, x28
  434cac:	mov	x2, x21
  434cb0:	mov	x25, x28
  434cb4:	str	x0, [x26, x27, lsl #3]
  434cb8:	udiv	x27, x8, x21
  434cbc:	bl	4034e0 <memcpy@plt>
  434cc0:	ldr	x28, [x26, x27, lsl #3]
  434cc4:	cmp	x28, x24
  434cc8:	b.ne	434ca0 <ferror@plt+0x30c70>  // b.any
  434ccc:	mov	x0, x25
  434cd0:	mov	x1, x23
  434cd4:	mov	x2, x21
  434cd8:	str	x25, [x26, x27, lsl #3]
  434cdc:	bl	4034e0 <memcpy@plt>
  434ce0:	add	x22, x22, #0x1
  434ce4:	cmp	x22, x19
  434ce8:	add	x24, x24, x21
  434cec:	b.ne	434c7c <ferror@plt+0x30c4c>  // b.any
  434cf0:	b	434d14 <ferror@plt+0x30ce4>
  434cf4:	tst	x21, #0x3
  434cf8:	b.ne	434d04 <ferror@plt+0x30cd4>  // b.any
  434cfc:	tst	x20, #0x3
  434d00:	b.eq	434d3c <ferror@plt+0x30d0c>  // b.none
  434d04:	sub	x0, x29, #0x30
  434d08:	mov	x1, x20
  434d0c:	mov	x2, x19
  434d10:	bl	434d7c <ferror@plt+0x30d4c>
  434d14:	ldur	x0, [x29, #-56]
  434d18:	bl	411d58 <ferror@plt+0xdd28>
  434d1c:	mov	sp, x29
  434d20:	ldp	x20, x19, [sp, #80]
  434d24:	ldp	x22, x21, [sp, #64]
  434d28:	ldp	x24, x23, [sp, #48]
  434d2c:	ldp	x26, x25, [sp, #32]
  434d30:	ldp	x28, x27, [sp, #16]
  434d34:	ldp	x29, x30, [sp], #96
  434d38:	ret
  434d3c:	cmp	x21, #0x8
  434d40:	b.eq	434d54 <ferror@plt+0x30d24>  // b.none
  434d44:	cmp	x21, #0x4
  434d48:	b.ne	434d5c <ferror@plt+0x30d2c>  // b.any
  434d4c:	stur	xzr, [x29, #-40]
  434d50:	b	434d04 <ferror@plt+0x30cd4>
  434d54:	tst	x20, #0x7
  434d58:	b.eq	434d70 <ferror@plt+0x30d40>  // b.none
  434d5c:	orr	w8, w20, w21
  434d60:	tst	x8, #0x7
  434d64:	b.ne	434d04 <ferror@plt+0x30cd4>  // b.any
  434d68:	mov	w8, #0x2                   	// #2
  434d6c:	b	434d74 <ferror@plt+0x30d44>
  434d70:	mov	w8, #0x1                   	// #1
  434d74:	stur	x8, [x29, #-40]
  434d78:	b	434d04 <ferror@plt+0x30cd4>
  434d7c:	cmp	x2, #0x2
  434d80:	b.cs	434d88 <ferror@plt+0x30d58>  // b.hs, b.nlast
  434d84:	ret
  434d88:	sub	sp, sp, #0x80
  434d8c:	stp	x29, x30, [sp, #32]
  434d90:	stp	x28, x27, [sp, #48]
  434d94:	stp	x26, x25, [sp, #64]
  434d98:	stp	x24, x23, [sp, #80]
  434d9c:	stp	x22, x21, [sp, #96]
  434da0:	stp	x20, x19, [sp, #112]
  434da4:	ldr	x22, [x0]
  434da8:	ldp	x26, x21, [x0, #24]
  434dac:	ldr	x20, [x0, #16]
  434db0:	lsr	x24, x2, #1
  434db4:	mov	x19, x2
  434db8:	sub	x23, x2, x2, lsr #1
  434dbc:	mov	x2, x24
  434dc0:	add	x29, sp, #0x20
  434dc4:	mov	x27, x1
  434dc8:	mov	x25, x0
  434dcc:	madd	x28, x22, x24, x1
  434dd0:	bl	434d7c <ferror@plt+0x30d4c>
  434dd4:	mov	x0, x25
  434dd8:	mov	x1, x28
  434ddc:	mov	x2, x23
  434de0:	bl	434d7c <ferror@plt+0x30d4c>
  434de4:	ldr	x8, [x25, #8]
  434de8:	stur	x27, [x29, #-8]
  434dec:	stp	x25, x19, [sp, #8]
  434df0:	cmp	x8, #0x3
  434df4:	b.hi	434e5c <ferror@plt+0x30e2c>  // b.pmore
  434df8:	adrp	x9, 476000 <ferror@plt+0x71fd0>
  434dfc:	add	x9, x9, #0xf90
  434e00:	adr	x10, 434e10 <ferror@plt+0x30de0>
  434e04:	ldrb	w11, [x9, x8]
  434e08:	add	x10, x10, x11, lsl #2
  434e0c:	br	x10
  434e10:	cbz	x23, 434fe0 <ferror@plt+0x30fb0>
  434e14:	cbz	x24, 434fe0 <ferror@plt+0x30fb0>
  434e18:	mov	x19, x27
  434e1c:	mov	x0, x19
  434e20:	mov	x1, x28
  434e24:	mov	x2, x26
  434e28:	blr	x20
  434e2c:	cmp	w0, #0x0
  434e30:	b.le	434e40 <ferror@plt+0x30e10>
  434e34:	ldr	w8, [x28], #4
  434e38:	sub	x23, x23, #0x1
  434e3c:	b	434e48 <ferror@plt+0x30e18>
  434e40:	ldr	w8, [x19], #4
  434e44:	sub	x24, x24, #0x1
  434e48:	str	w8, [x21]
  434e4c:	add	x21, x21, #0x4
  434e50:	cbz	x23, 434fe4 <ferror@plt+0x30fb4>
  434e54:	cbnz	x24, 434e1c <ferror@plt+0x30dec>
  434e58:	b	434fe4 <ferror@plt+0x30fb4>
  434e5c:	cbz	x23, 434fe0 <ferror@plt+0x30fb0>
  434e60:	cbz	x24, 434fe0 <ferror@plt+0x30fb0>
  434e64:	mov	x19, x27
  434e68:	mov	x0, x19
  434e6c:	mov	x1, x28
  434e70:	mov	x2, x26
  434e74:	blr	x20
  434e78:	cmp	w0, #0x0
  434e7c:	b.le	434e9c <ferror@plt+0x30e6c>
  434e80:	mov	x0, x21
  434e84:	mov	x1, x28
  434e88:	mov	x2, x22
  434e8c:	bl	4034e0 <memcpy@plt>
  434e90:	add	x28, x28, x22
  434e94:	sub	x23, x23, #0x1
  434e98:	b	434eb4 <ferror@plt+0x30e84>
  434e9c:	mov	x0, x21
  434ea0:	mov	x1, x19
  434ea4:	mov	x2, x22
  434ea8:	bl	4034e0 <memcpy@plt>
  434eac:	add	x19, x19, x22
  434eb0:	sub	x24, x24, #0x1
  434eb4:	add	x21, x21, x22
  434eb8:	cbz	x23, 434fe4 <ferror@plt+0x30fb4>
  434ebc:	cbnz	x24, 434e68 <ferror@plt+0x30e38>
  434ec0:	b	434fe4 <ferror@plt+0x30fb4>
  434ec4:	cbz	x23, 434fe0 <ferror@plt+0x30fb0>
  434ec8:	cbz	x24, 434fe0 <ferror@plt+0x30fb0>
  434ecc:	mov	x19, x27
  434ed0:	mov	x0, x19
  434ed4:	mov	x1, x28
  434ed8:	mov	x2, x26
  434edc:	blr	x20
  434ee0:	cmp	w0, #0x0
  434ee4:	b.le	434ef4 <ferror@plt+0x30ec4>
  434ee8:	ldr	x8, [x28], #8
  434eec:	sub	x23, x23, #0x1
  434ef0:	b	434efc <ferror@plt+0x30ecc>
  434ef4:	ldr	x8, [x19], #8
  434ef8:	sub	x24, x24, #0x1
  434efc:	str	x8, [x21]
  434f00:	add	x21, x21, #0x8
  434f04:	cbz	x23, 434fe4 <ferror@plt+0x30fb4>
  434f08:	cbnz	x24, 434ed0 <ferror@plt+0x30ea0>
  434f0c:	b	434fe4 <ferror@plt+0x30fb4>
  434f10:	cbz	x23, 434fe0 <ferror@plt+0x30fb0>
  434f14:	cbz	x24, 434fe0 <ferror@plt+0x30fb0>
  434f18:	mov	x25, x21
  434f1c:	mov	x0, x27
  434f20:	mov	x1, x28
  434f24:	mov	x2, x26
  434f28:	blr	x20
  434f2c:	cmp	w0, #0x0
  434f30:	b.le	434f48 <ferror@plt+0x30f18>
  434f34:	add	x8, x28, x22
  434f38:	sub	x23, x23, #0x1
  434f3c:	mov	x19, x27
  434f40:	mov	x27, x28
  434f44:	b	434f54 <ferror@plt+0x30f24>
  434f48:	add	x19, x27, x22
  434f4c:	sub	x24, x24, #0x1
  434f50:	mov	x8, x28
  434f54:	cmp	x22, #0x1
  434f58:	add	x21, x25, x22
  434f5c:	b.lt	434f7c <ferror@plt+0x30f4c>  // b.tstop
  434f60:	mov	x9, xzr
  434f64:	ldr	x10, [x27, x9]
  434f68:	str	x10, [x25, x9]
  434f6c:	add	x9, x9, #0x8
  434f70:	add	x10, x25, x9
  434f74:	cmp	x10, x21
  434f78:	b.cc	434f64 <ferror@plt+0x30f34>  // b.lo, b.ul, b.last
  434f7c:	cbz	x23, 434fe4 <ferror@plt+0x30fb4>
  434f80:	mov	x27, x19
  434f84:	mov	x28, x8
  434f88:	mov	x25, x21
  434f8c:	cbnz	x24, 434f1c <ferror@plt+0x30eec>
  434f90:	b	434fe4 <ferror@plt+0x30fb4>
  434f94:	cbz	x23, 434fe0 <ferror@plt+0x30fb0>
  434f98:	cbz	x24, 434fe0 <ferror@plt+0x30fb0>
  434f9c:	mov	x19, x27
  434fa0:	ldr	x0, [x19]
  434fa4:	ldr	x1, [x28]
  434fa8:	mov	x2, x26
  434fac:	blr	x20
  434fb0:	cmp	w0, #0x0
  434fb4:	b.le	434fc4 <ferror@plt+0x30f94>
  434fb8:	ldr	x8, [x28], #8
  434fbc:	sub	x23, x23, #0x1
  434fc0:	b	434fcc <ferror@plt+0x30f9c>
  434fc4:	ldr	x8, [x19], #8
  434fc8:	sub	x24, x24, #0x1
  434fcc:	str	x8, [x21]
  434fd0:	add	x21, x21, #0x8
  434fd4:	cbz	x23, 434fe4 <ferror@plt+0x30fb4>
  434fd8:	cbnz	x24, 434fa0 <ferror@plt+0x30f70>
  434fdc:	b	434fe4 <ferror@plt+0x30fb4>
  434fe0:	mov	x19, x27
  434fe4:	cbz	x24, 434ff8 <ferror@plt+0x30fc8>
  434fe8:	mul	x2, x24, x22
  434fec:	mov	x0, x21
  434ff0:	mov	x1, x19
  434ff4:	bl	4034e0 <memcpy@plt>
  434ff8:	ldr	x8, [sp, #8]
  434ffc:	ldur	x0, [x29, #-8]
  435000:	ldp	x20, x19, [sp, #112]
  435004:	ldp	x26, x25, [sp, #64]
  435008:	ldr	x1, [x8, #32]
  43500c:	ldr	x8, [sp, #16]
  435010:	ldp	x28, x27, [sp, #48]
  435014:	ldp	x29, x30, [sp, #32]
  435018:	sub	x8, x8, x23
  43501c:	mul	x2, x8, x22
  435020:	ldp	x22, x21, [sp, #96]
  435024:	ldp	x24, x23, [sp, #80]
  435028:	add	sp, sp, #0x80
  43502c:	b	4034e0 <memcpy@plt>
  435030:	sub	sp, sp, #0xd0
  435034:	stp	x29, x30, [sp, #112]
  435038:	stp	x28, x27, [sp, #128]
  43503c:	stp	x26, x25, [sp, #144]
  435040:	stp	x24, x23, [sp, #160]
  435044:	stp	x22, x21, [sp, #176]
  435048:	stp	x20, x19, [sp, #192]
  43504c:	adrp	x26, 489000 <__environ@@GLIBC_2.17+0x6f0>
  435050:	ldr	x21, [x26, #16]
  435054:	add	x29, sp, #0x70
  435058:	cbnz	x21, 435270 <ferror@plt+0x31240>
  43505c:	adrp	x0, 476000 <ferror@plt+0x71fd0>
  435060:	add	x0, x0, #0xfa2
  435064:	bl	403f40 <getenv@plt>
  435068:	cbz	x0, 435078 <ferror@plt+0x31048>
  43506c:	ldrb	w8, [x0]
  435070:	mov	x20, x0
  435074:	cbnz	w8, 435080 <ferror@plt+0x31050>
  435078:	adrp	x20, 476000 <ferror@plt+0x71fd0>
  43507c:	add	x20, x20, #0xfb2
  435080:	mov	x0, x20
  435084:	bl	403550 <strlen@plt>
  435088:	mov	x21, x0
  43508c:	cbz	x0, 4350a4 <ferror@plt+0x31074>
  435090:	add	x8, x21, x20
  435094:	ldurb	w8, [x8, #-1]
  435098:	cmp	w8, #0x2f
  43509c:	cset	w22, ne  // ne = any
  4350a0:	b	4350a8 <ferror@plt+0x31078>
  4350a4:	mov	w22, wzr
  4350a8:	add	x8, x21, x22
  4350ac:	add	x0, x8, #0xe
  4350b0:	bl	403810 <malloc@plt>
  4350b4:	cbz	x0, 435220 <ferror@plt+0x311f0>
  4350b8:	mov	x1, x20
  4350bc:	mov	x2, x21
  4350c0:	mov	x19, x0
  4350c4:	bl	4034e0 <memcpy@plt>
  4350c8:	cbz	x22, 4350d4 <ferror@plt+0x310a4>
  4350cc:	mov	w8, #0x2f                  	// #47
  4350d0:	strb	w8, [x19, x21]
  4350d4:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  4350d8:	add	x8, x8, #0xf94
  4350dc:	ldur	x9, [x8, #6]
  4350e0:	ldr	x8, [x8]
  4350e4:	add	x10, x19, x21
  4350e8:	adrp	x1, 476000 <ferror@plt+0x71fd0>
  4350ec:	add	x10, x10, x22
  4350f0:	add	x1, x1, #0x8d3
  4350f4:	mov	x0, x19
  4350f8:	stur	x9, [x10, #6]
  4350fc:	str	x8, [x10]
  435100:	bl	403800 <fopen@plt>
  435104:	cbz	x0, 43525c <ferror@plt+0x3122c>
  435108:	adrp	x22, 476000 <ferror@plt+0x71fd0>
  43510c:	mov	x20, x0
  435110:	mov	x27, xzr
  435114:	mov	x21, xzr
  435118:	add	x22, x22, #0xfbb
  43511c:	mov	x0, x20
  435120:	bl	403a20 <getc@plt>
  435124:	cmp	w0, #0x1f
  435128:	b.gt	435144 <ferror@plt+0x31114>
  43512c:	sub	w8, w0, #0x9
  435130:	cmp	w8, #0x2
  435134:	b.cc	43516c <ferror@plt+0x3113c>  // b.lo, b.ul, b.last
  435138:	cmn	w0, #0x1
  43513c:	b.ne	435174 <ferror@plt+0x31144>  // b.any
  435140:	b	435248 <ferror@plt+0x31218>
  435144:	cmp	w0, #0x20
  435148:	b.eq	43516c <ferror@plt+0x3113c>  // b.none
  43514c:	cmp	w0, #0x23
  435150:	b.ne	435174 <ferror@plt+0x31144>  // b.any
  435154:	mov	x0, x20
  435158:	bl	403a20 <getc@plt>
  43515c:	cmn	w0, #0x1
  435160:	b.eq	435248 <ferror@plt+0x31218>  // b.none
  435164:	cmp	w0, #0xa
  435168:	b.ne	435154 <ferror@plt+0x31124>  // b.any
  43516c:	mov	x24, x21
  435170:	b	435218 <ferror@plt+0x311e8>
  435174:	mov	x1, x20
  435178:	bl	403c40 <ungetc@plt>
  43517c:	sub	x2, x29, #0x34
  435180:	add	x3, sp, #0x8
  435184:	mov	x0, x20
  435188:	mov	x1, x22
  43518c:	bl	403870 <__isoc99_fscanf@plt>
  435190:	cmp	w0, #0x2
  435194:	b.lt	435248 <ferror@plt+0x31218>  // b.tstop
  435198:	sub	x0, x29, #0x34
  43519c:	bl	403550 <strlen@plt>
  4351a0:	mov	x23, x0
  4351a4:	add	x0, sp, #0x8
  4351a8:	bl	403550 <strlen@plt>
  4351ac:	add	x8, x23, x0
  4351b0:	mov	x25, x0
  4351b4:	add	x28, x8, #0x2
  4351b8:	cbz	x27, 4351d8 <ferror@plt+0x311a8>
  4351bc:	add	x27, x28, x27
  4351c0:	add	x1, x27, #0x1
  4351c4:	mov	x0, x21
  4351c8:	bl	403a00 <realloc@plt>
  4351cc:	mov	x24, x0
  4351d0:	cbnz	x24, 4351f0 <ferror@plt+0x311c0>
  4351d4:	b	43522c <ferror@plt+0x311fc>
  4351d8:	add	x8, x8, #0x1
  4351dc:	add	x0, x8, #0x2
  4351e0:	bl	403810 <malloc@plt>
  4351e4:	mov	x24, x0
  4351e8:	mov	x27, x28
  4351ec:	cbz	x24, 43522c <ferror@plt+0x311fc>
  4351f0:	add	x8, x24, x27
  4351f4:	mvn	x9, x25
  4351f8:	add	x21, x8, x9
  4351fc:	mvn	x8, x23
  435200:	add	x0, x21, x8
  435204:	sub	x1, x29, #0x34
  435208:	bl	403d70 <strcpy@plt>
  43520c:	add	x1, sp, #0x8
  435210:	mov	x0, x21
  435214:	bl	403d70 <strcpy@plt>
  435218:	mov	x21, x24
  43521c:	b	43511c <ferror@plt+0x310ec>
  435220:	adrp	x21, 476000 <ferror@plt+0x71fd0>
  435224:	add	x21, x21, #0xecb
  435228:	b	43526c <ferror@plt+0x3123c>
  43522c:	cbz	x21, 435244 <ferror@plt+0x31214>
  435230:	mov	x0, x21
  435234:	bl	403c30 <free@plt>
  435238:	mov	x27, xzr
  43523c:	mov	x21, xzr
  435240:	b	435248 <ferror@plt+0x31218>
  435244:	mov	x27, xzr
  435248:	mov	x0, x20
  43524c:	bl	4037c0 <fclose@plt>
  435250:	cbz	x27, 43525c <ferror@plt+0x3122c>
  435254:	strb	wzr, [x21, x27]
  435258:	b	435264 <ferror@plt+0x31234>
  43525c:	adrp	x21, 476000 <ferror@plt+0x71fd0>
  435260:	add	x21, x21, #0xecb
  435264:	mov	x0, x19
  435268:	bl	403c30 <free@plt>
  43526c:	str	x21, [x26, #16]
  435270:	mov	x0, x21
  435274:	ldp	x20, x19, [sp, #192]
  435278:	ldp	x22, x21, [sp, #176]
  43527c:	ldp	x24, x23, [sp, #160]
  435280:	ldp	x26, x25, [sp, #144]
  435284:	ldp	x28, x27, [sp, #128]
  435288:	ldp	x29, x30, [sp, #112]
  43528c:	add	sp, sp, #0xd0
  435290:	ret
  435294:	mov	w0, #0xe                   	// #14
  435298:	b	4037f0 <nl_langinfo@plt>
  43529c:	stp	x29, x30, [sp, #-48]!
  4352a0:	adrp	x8, 476000 <ferror@plt+0x71fd0>
  4352a4:	add	x8, x8, #0xecb
  4352a8:	cmp	x0, #0x0
  4352ac:	str	x21, [sp, #16]
  4352b0:	stp	x20, x19, [sp, #32]
  4352b4:	mov	x29, sp
  4352b8:	csel	x19, x8, x0, eq  // eq = none
  4352bc:	bl	435030 <ferror@plt+0x31000>
  4352c0:	ldrb	w21, [x0]
  4352c4:	cbz	w21, 435328 <ferror@plt+0x312f8>
  4352c8:	mov	x20, x0
  4352cc:	mov	x0, x19
  4352d0:	mov	x1, x20
  4352d4:	bl	403b70 <strcmp@plt>
  4352d8:	cbz	w0, 435318 <ferror@plt+0x312e8>
  4352dc:	and	w8, w21, #0xff
  4352e0:	cmp	w8, #0x2a
  4352e4:	b.ne	4352f0 <ferror@plt+0x312c0>  // b.any
  4352e8:	ldrb	w8, [x20, #1]
  4352ec:	cbz	w8, 435318 <ferror@plt+0x312e8>
  4352f0:	mov	x0, x20
  4352f4:	bl	403550 <strlen@plt>
  4352f8:	add	x8, x0, x20
  4352fc:	add	x20, x8, #0x1
  435300:	mov	x0, x20
  435304:	bl	403550 <strlen@plt>
  435308:	add	x20, x0, x20
  43530c:	ldrb	w21, [x20, #1]!
  435310:	cbnz	w21, 4352cc <ferror@plt+0x3129c>
  435314:	b	435328 <ferror@plt+0x312f8>
  435318:	mov	x0, x20
  43531c:	bl	403550 <strlen@plt>
  435320:	add	x8, x20, x0
  435324:	add	x19, x8, #0x1
  435328:	ldrb	w8, [x19]
  43532c:	adrp	x9, 475000 <ferror@plt+0x70fd0>
  435330:	add	x9, x9, #0x5a7
  435334:	ldr	x21, [sp, #16]
  435338:	cmp	w8, #0x0
  43533c:	csel	x0, x9, x19, eq  // eq = none
  435340:	ldp	x20, x19, [sp, #32]
  435344:	ldp	x29, x30, [sp], #48
  435348:	ret
  43534c:	nop
  435350:	stp	x29, x30, [sp, #-48]!
  435354:	mov	x29, sp
  435358:	str	q0, [sp, #16]
  43535c:	str	q1, [sp, #32]
  435360:	ldp	x6, x1, [sp, #16]
  435364:	ldp	x7, x0, [sp, #32]
  435368:	mrs	x2, fpcr
  43536c:	ubfx	x4, x1, #48, #15
  435370:	lsr	x2, x1, #63
  435374:	lsr	x3, x0, #63
  435378:	ubfx	x9, x0, #0, #48
  43537c:	mov	x5, #0x7fff                	// #32767
  435380:	mov	x10, x6
  435384:	cmp	x4, x5
  435388:	and	w2, w2, #0xff
  43538c:	ubfx	x1, x1, #0, #48
  435390:	and	w3, w3, #0xff
  435394:	ubfx	x0, x0, #48, #15
  435398:	b.eq	4353cc <ferror@plt+0x3139c>  // b.none
  43539c:	cmp	x0, x5
  4353a0:	b.eq	4353b8 <ferror@plt+0x31388>  // b.none
  4353a4:	cmp	x4, x0
  4353a8:	mov	w0, #0x1                   	// #1
  4353ac:	b.eq	4353e4 <ferror@plt+0x313b4>  // b.none
  4353b0:	ldp	x29, x30, [sp], #48
  4353b4:	ret
  4353b8:	orr	x8, x9, x7
  4353bc:	cbnz	x8, 435448 <ferror@plt+0x31418>
  4353c0:	mov	w0, #0x1                   	// #1
  4353c4:	ldp	x29, x30, [sp], #48
  4353c8:	ret
  4353cc:	orr	x5, x1, x6
  4353d0:	cbnz	x5, 435418 <ferror@plt+0x313e8>
  4353d4:	cmp	x0, x4
  4353d8:	b.ne	4353c0 <ferror@plt+0x31390>  // b.any
  4353dc:	orr	x8, x9, x7
  4353e0:	cbnz	x8, 435448 <ferror@plt+0x31418>
  4353e4:	cmp	x1, x9
  4353e8:	mov	w0, #0x1                   	// #1
  4353ec:	ccmp	x6, x7, #0x0, eq  // eq = none
  4353f0:	b.ne	4353b0 <ferror@plt+0x31380>  // b.any
  4353f4:	cmp	w2, w3
  4353f8:	mov	w0, #0x0                   	// #0
  4353fc:	b.eq	4353b0 <ferror@plt+0x31380>  // b.none
  435400:	mov	w0, #0x1                   	// #1
  435404:	cbnz	x4, 4353b0 <ferror@plt+0x31380>
  435408:	orr	x1, x1, x10
  43540c:	cmp	x1, #0x0
  435410:	cset	w0, ne  // ne = any
  435414:	b	4353b0 <ferror@plt+0x31380>
  435418:	tst	x1, #0x800000000000
  43541c:	b.ne	435434 <ferror@plt+0x31404>  // b.any
  435420:	mov	w0, #0x1                   	// #1
  435424:	bl	435cc0 <ferror@plt+0x31c90>
  435428:	mov	w0, #0x1                   	// #1
  43542c:	ldp	x29, x30, [sp], #48
  435430:	ret
  435434:	cmp	x0, x4
  435438:	mov	w0, #0x1                   	// #1
  43543c:	b.ne	4353b0 <ferror@plt+0x31380>  // b.any
  435440:	orr	x8, x9, x7
  435444:	cbz	x8, 4353b0 <ferror@plt+0x31380>
  435448:	tst	x9, #0x800000000000
  43544c:	b.eq	435420 <ferror@plt+0x313f0>  // b.none
  435450:	b	4353c0 <ferror@plt+0x31390>
  435454:	nop
  435458:	cmp	w0, #0x0
  43545c:	cbz	w0, 4354a8 <ferror@plt+0x31478>
  435460:	cneg	w1, w0, lt  // lt = tstop
  435464:	mov	w4, #0x403e                	// #16446
  435468:	clz	x3, x1
  43546c:	mov	w2, #0x402f                	// #16431
  435470:	sub	w4, w4, w3
  435474:	lsr	w0, w0, #31
  435478:	sub	w2, w2, w4
  43547c:	mov	x3, #0x0                   	// #0
  435480:	and	w4, w4, #0x7fff
  435484:	lsl	x1, x1, x2
  435488:	and	x1, x1, #0xffffffffffff
  43548c:	orr	w0, w4, w0, lsl #15
  435490:	mov	x2, #0x0                   	// #0
  435494:	bfxil	x3, x1, #0, #48
  435498:	fmov	d0, x2
  43549c:	bfi	x3, x0, #48, #16
  4354a0:	fmov	v0.d[1], x3
  4354a4:	ret
  4354a8:	mov	w4, #0x0                   	// #0
  4354ac:	mov	x1, #0x0                   	// #0
  4354b0:	mov	w0, #0x0                   	// #0
  4354b4:	mov	x3, #0x0                   	// #0
  4354b8:	orr	w0, w4, w0, lsl #15
  4354bc:	bfxil	x3, x1, #0, #48
  4354c0:	mov	x2, #0x0                   	// #0
  4354c4:	fmov	d0, x2
  4354c8:	bfi	x3, x0, #48, #16
  4354cc:	fmov	v0.d[1], x3
  4354d0:	ret
  4354d4:	nop
  4354d8:	cbz	w0, 43551c <ferror@plt+0x314ec>
  4354dc:	mov	w0, w0
  4354e0:	mov	w1, #0x403e                	// #16446
  4354e4:	clz	x3, x0
  4354e8:	mov	w2, #0x402f                	// #16431
  4354ec:	sub	w1, w1, w3
  4354f0:	mov	x3, #0x0                   	// #0
  4354f4:	sub	w2, w2, w1
  4354f8:	and	w1, w1, #0x7fff
  4354fc:	lsl	x0, x0, x2
  435500:	and	x0, x0, #0xffffffffffff
  435504:	mov	x2, #0x0                   	// #0
  435508:	fmov	d0, x2
  43550c:	bfxil	x3, x0, #0, #48
  435510:	bfi	x3, x1, #48, #16
  435514:	fmov	v0.d[1], x3
  435518:	ret
  43551c:	mov	x0, #0x0                   	// #0
  435520:	mov	x3, #0x0                   	// #0
  435524:	bfxil	x3, x0, #0, #48
  435528:	mov	x2, #0x0                   	// #0
  43552c:	fmov	d0, x2
  435530:	mov	w1, #0x0                   	// #0
  435534:	bfi	x3, x1, #48, #16
  435538:	fmov	v0.d[1], x3
  43553c:	ret
  435540:	stp	x29, x30, [sp, #-48]!
  435544:	mov	x29, sp
  435548:	str	x19, [sp, #16]
  43554c:	str	q0, [sp, #32]
  435550:	ldp	x2, x0, [sp, #32]
  435554:	mrs	x1, fpcr
  435558:	ubfx	x19, x0, #48, #15
  43555c:	mov	x3, #0x3ffe                	// #16382
  435560:	ubfx	x4, x0, #0, #48
  435564:	cmp	x19, x3
  435568:	b.gt	435590 <ferror@plt+0x31560>
  43556c:	cbnz	x19, 435630 <ferror@plt+0x31600>
  435570:	orr	x2, x4, x2
  435574:	cbz	x2, 435580 <ferror@plt+0x31550>
  435578:	mov	w0, #0x10                  	// #16
  43557c:	bl	435cc0 <ferror@plt+0x31c90>
  435580:	mov	x0, x19
  435584:	ldr	x19, [sp, #16]
  435588:	ldp	x29, x30, [sp], #48
  43558c:	ret
  435590:	lsr	x1, x0, #63
  435594:	and	w3, w1, #0xff
  435598:	mov	x1, #0x403d                	// #16445
  43559c:	cmp	x19, x1
  4355a0:	b.le	4355d8 <ferror@plt+0x315a8>
  4355a4:	mov	x0, #0x403e                	// #16446
  4355a8:	and	x5, x3, #0xff
  4355ac:	cmp	x19, x0
  4355b0:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4355b4:	csel	w1, w3, wzr, eq  // eq = none
  4355b8:	add	x19, x5, x0
  4355bc:	cbz	w1, 435640 <ferror@plt+0x31610>
  4355c0:	extr	x4, x4, x2, #49
  4355c4:	cbnz	x4, 435640 <ferror@plt+0x31610>
  4355c8:	cmp	xzr, x2, lsl #15
  4355cc:	b.eq	435580 <ferror@plt+0x31550>  // b.none
  4355d0:	mov	w0, #0x10                  	// #16
  4355d4:	b	43557c <ferror@plt+0x3154c>
  4355d8:	mov	x5, #0x406f                	// #16495
  4355dc:	sub	x1, x5, x19
  4355e0:	mov	x0, x19
  4355e4:	cmp	x1, #0x3f
  4355e8:	orr	x19, x4, #0x1000000000000
  4355ec:	b.le	43564c <ferror@plt+0x3161c>
  4355f0:	mov	w4, #0xffffc011            	// #-16367
  4355f4:	add	w4, w0, w4
  4355f8:	cmp	x1, #0x40
  4355fc:	mov	w1, #0x402f                	// #16431
  435600:	sub	w0, w1, w0
  435604:	lsl	x1, x19, x4
  435608:	orr	x1, x2, x1
  43560c:	csel	x2, x1, x2, ne  // ne = any
  435610:	lsr	x19, x19, x0
  435614:	cmp	x2, #0x0
  435618:	cset	w0, ne  // ne = any
  43561c:	cmp	w3, #0x0
  435620:	cneg	x19, x19, ne  // ne = any
  435624:	cbz	w0, 435580 <ferror@plt+0x31550>
  435628:	mov	w0, #0x10                  	// #16
  43562c:	b	43557c <ferror@plt+0x3154c>
  435630:	mov	x19, #0x0                   	// #0
  435634:	mov	w0, #0x10                  	// #16
  435638:	bl	435cc0 <ferror@plt+0x31c90>
  43563c:	b	435580 <ferror@plt+0x31550>
  435640:	mov	w0, #0x1                   	// #1
  435644:	bl	435cc0 <ferror@plt+0x31c90>
  435648:	b	435580 <ferror@plt+0x31550>
  43564c:	mov	w6, #0xffffbfd1            	// #-16431
  435650:	add	w4, w0, w6
  435654:	sub	w0, w5, w0
  435658:	lsl	x1, x2, x4
  43565c:	cmp	x1, #0x0
  435660:	lsr	x2, x2, x0
  435664:	cset	w0, ne  // ne = any
  435668:	lsl	x19, x19, x4
  43566c:	orr	x19, x2, x19
  435670:	b	43561c <ferror@plt+0x315ec>
  435674:	nop
  435678:	stp	x29, x30, [sp, #-48]!
  43567c:	mov	x29, sp
  435680:	str	x19, [sp, #16]
  435684:	str	q0, [sp, #32]
  435688:	ldr	x19, [sp, #32]
  43568c:	ldr	x1, [sp, #40]
  435690:	mrs	x0, fpcr
  435694:	ubfx	x3, x1, #48, #15
  435698:	mov	x2, x19
  43569c:	mov	x4, #0x3ffe                	// #16382
  4356a0:	ubfx	x19, x1, #0, #48
  4356a4:	cmp	x3, x4
  4356a8:	b.gt	4356d4 <ferror@plt+0x316a4>
  4356ac:	cbnz	x3, 4356b8 <ferror@plt+0x31688>
  4356b0:	orr	x19, x2, x19
  4356b4:	cbz	x19, 4356c4 <ferror@plt+0x31694>
  4356b8:	mov	w0, #0x10                  	// #16
  4356bc:	mov	x19, #0x0                   	// #0
  4356c0:	bl	435cc0 <ferror@plt+0x31c90>
  4356c4:	mov	x0, x19
  4356c8:	ldr	x19, [sp, #16]
  4356cc:	ldp	x29, x30, [sp], #48
  4356d0:	ret
  4356d4:	lsr	x0, x1, #63
  4356d8:	mov	x4, #0x403f                	// #16447
  4356dc:	and	w0, w0, #0xff
  4356e0:	and	x5, x0, #0xff
  4356e4:	sub	x4, x4, x5
  4356e8:	cmp	x4, x3
  4356ec:	b.le	435740 <ferror@plt+0x31710>
  4356f0:	cbnz	x5, 435754 <ferror@plt+0x31724>
  4356f4:	mov	x1, x3
  4356f8:	mov	x0, #0x406f                	// #16495
  4356fc:	sub	x3, x0, x3
  435700:	orr	x4, x19, #0x1000000000000
  435704:	cmp	x3, #0x3f
  435708:	b.gt	435764 <ferror@plt+0x31734>
  43570c:	mov	w3, #0xffffbfd1            	// #-16431
  435710:	add	w3, w1, w3
  435714:	sub	w1, w0, w1
  435718:	lsl	x0, x2, x3
  43571c:	cmp	x0, #0x0
  435720:	lsr	x19, x2, x1
  435724:	cset	w0, ne  // ne = any
  435728:	lsl	x4, x4, x3
  43572c:	orr	x19, x19, x4
  435730:	cbz	w0, 4356c4 <ferror@plt+0x31694>
  435734:	mov	w0, #0x10                  	// #16
  435738:	bl	435cc0 <ferror@plt+0x31c90>
  43573c:	b	4356c4 <ferror@plt+0x31694>
  435740:	eor	w19, w0, #0x1
  435744:	mov	w0, #0x1                   	// #1
  435748:	sbfx	x19, x19, #0, #1
  43574c:	bl	435cc0 <ferror@plt+0x31c90>
  435750:	b	4356c4 <ferror@plt+0x31694>
  435754:	mov	w0, #0x1                   	// #1
  435758:	mov	x19, #0x0                   	// #0
  43575c:	bl	435cc0 <ferror@plt+0x31c90>
  435760:	b	4356c4 <ferror@plt+0x31694>
  435764:	mov	w0, #0xffffc011            	// #-16367
  435768:	add	w5, w1, w0
  43576c:	mov	w0, #0x402f                	// #16431
  435770:	cmp	x3, #0x40
  435774:	sub	w1, w0, w1
  435778:	lsl	x0, x4, x5
  43577c:	orr	x0, x2, x0
  435780:	csel	x2, x0, x2, ne  // ne = any
  435784:	lsr	x19, x4, x1
  435788:	cmp	x2, #0x0
  43578c:	cset	w0, ne  // ne = any
  435790:	b	435730 <ferror@plt+0x31700>
  435794:	nop
  435798:	cmp	x0, #0x0
  43579c:	cbz	x0, 435800 <ferror@plt+0x317d0>
  4357a0:	cneg	x1, x0, lt  // lt = tstop
  4357a4:	mov	w2, #0x403e                	// #16446
  4357a8:	clz	x3, x1
  4357ac:	mov	x4, #0x406f                	// #16495
  4357b0:	sub	w2, w2, w3
  4357b4:	lsr	x0, x0, #63
  4357b8:	and	w0, w0, #0xff
  4357bc:	and	w5, w2, #0x7fff
  4357c0:	sub	x3, x4, w2, sxtw
  4357c4:	cmp	x3, #0x3f
  4357c8:	b.gt	43582c <ferror@plt+0x317fc>
  4357cc:	sub	w4, w4, w2
  4357d0:	mov	w3, #0xffffbfd1            	// #-16431
  4357d4:	add	w2, w2, w3
  4357d8:	mov	x3, #0x0                   	// #0
  4357dc:	lsl	x4, x1, x4
  4357e0:	orr	w0, w5, w0, lsl #15
  4357e4:	lsr	x1, x1, x2
  4357e8:	and	x1, x1, #0xffffffffffff
  4357ec:	fmov	d0, x4
  4357f0:	bfxil	x3, x1, #0, #48
  4357f4:	bfi	x3, x0, #48, #16
  4357f8:	fmov	v0.d[1], x3
  4357fc:	ret
  435800:	mov	w5, #0x0                   	// #0
  435804:	mov	x1, #0x0                   	// #0
  435808:	mov	w0, #0x0                   	// #0
  43580c:	mov	x3, #0x0                   	// #0
  435810:	orr	w0, w5, w0, lsl #15
  435814:	bfxil	x3, x1, #0, #48
  435818:	mov	x4, #0x0                   	// #0
  43581c:	fmov	d0, x4
  435820:	bfi	x3, x0, #48, #16
  435824:	fmov	v0.d[1], x3
  435828:	ret
  43582c:	mov	w3, #0x402f                	// #16431
  435830:	sub	w2, w3, w2
  435834:	mov	x3, #0x0                   	// #0
  435838:	orr	w0, w5, w0, lsl #15
  43583c:	lsl	x1, x1, x2
  435840:	and	x1, x1, #0xffffffffffff
  435844:	mov	x4, #0x0                   	// #0
  435848:	fmov	d0, x4
  43584c:	bfxil	x3, x1, #0, #48
  435850:	bfi	x3, x0, #48, #16
  435854:	fmov	v0.d[1], x3
  435858:	ret
  43585c:	nop
  435860:	mrs	x0, fpcr
  435864:	fmov	x0, d0
  435868:	ubfx	x1, x0, #52, #11
  43586c:	lsr	x4, x0, #63
  435870:	add	x2, x1, #0x1
  435874:	and	w4, w4, #0xff
  435878:	tst	x2, #0x7fe
  43587c:	ubfx	x0, x0, #0, #52
  435880:	b.eq	4358b4 <ferror@plt+0x31884>  // b.none
  435884:	lsr	x5, x0, #4
  435888:	mov	x3, #0x0                   	// #0
  43588c:	and	x5, x5, #0xffffffffffff
  435890:	mov	w2, #0x3c00                	// #15360
  435894:	add	w1, w1, w2
  435898:	lsl	x0, x0, #60
  43589c:	bfxil	x3, x5, #0, #48
  4358a0:	fmov	d0, x0
  4358a4:	bfi	x3, x1, #48, #15
  4358a8:	bfi	x3, x4, #63, #1
  4358ac:	fmov	v0.d[1], x3
  4358b0:	ret
  4358b4:	cbnz	x1, 435908 <ferror@plt+0x318d8>
  4358b8:	cbz	x0, 435954 <ferror@plt+0x31924>
  4358bc:	clz	x2, x0
  4358c0:	cmp	w2, #0xe
  4358c4:	b.gt	4359a0 <ferror@plt+0x31970>
  4358c8:	add	w1, w2, #0x31
  4358cc:	mov	w5, #0xf                   	// #15
  4358d0:	sub	w5, w5, w2
  4358d4:	lsr	x5, x0, x5
  4358d8:	lsl	x0, x0, x1
  4358dc:	and	x5, x5, #0xffffffffffff
  4358e0:	mov	w1, #0x3c0c                	// #15372
  4358e4:	mov	x3, #0x0                   	// #0
  4358e8:	sub	w1, w1, w2
  4358ec:	and	w1, w1, #0x7fff
  4358f0:	bfxil	x3, x5, #0, #48
  4358f4:	fmov	d0, x0
  4358f8:	bfi	x3, x1, #48, #15
  4358fc:	bfi	x3, x4, #63, #1
  435900:	fmov	v0.d[1], x3
  435904:	ret
  435908:	cbz	x0, 435978 <ferror@plt+0x31948>
  43590c:	lsr	x1, x0, #4
  435910:	mov	x3, #0x0                   	// #0
  435914:	orr	x1, x1, #0x800000000000
  435918:	lsl	x2, x0, #60
  43591c:	fmov	d0, x2
  435920:	bfxil	x3, x1, #0, #48
  435924:	orr	x3, x3, #0x7fff000000000000
  435928:	bfi	x3, x4, #63, #1
  43592c:	fmov	v0.d[1], x3
  435930:	tbnz	x0, #51, 43599c <ferror@plt+0x3196c>
  435934:	stp	x29, x30, [sp, #-32]!
  435938:	mov	w0, #0x1                   	// #1
  43593c:	mov	x29, sp
  435940:	str	q0, [sp, #16]
  435944:	bl	435cc0 <ferror@plt+0x31c90>
  435948:	ldr	q0, [sp, #16]
  43594c:	ldp	x29, x30, [sp], #32
  435950:	ret
  435954:	mov	x5, #0x0                   	// #0
  435958:	mov	x3, #0x0                   	// #0
  43595c:	bfxil	x3, x5, #0, #48
  435960:	mov	w1, #0x0                   	// #0
  435964:	fmov	d0, x0
  435968:	bfi	x3, x1, #48, #15
  43596c:	bfi	x3, x4, #63, #1
  435970:	fmov	v0.d[1], x3
  435974:	ret
  435978:	mov	x5, #0x0                   	// #0
  43597c:	mov	x3, #0x0                   	// #0
  435980:	bfxil	x3, x5, #0, #48
  435984:	mov	w1, #0x7fff                	// #32767
  435988:	fmov	d0, x0
  43598c:	bfi	x3, x1, #48, #15
  435990:	bfi	x3, x4, #63, #1
  435994:	fmov	v0.d[1], x3
  435998:	ret
  43599c:	ret
  4359a0:	sub	w5, w2, #0xf
  4359a4:	lsl	x5, x0, x5
  4359a8:	mov	x0, #0x0                   	// #0
  4359ac:	b	4358dc <ferror@plt+0x318ac>
  4359b0:	stp	x29, x30, [sp, #-48]!
  4359b4:	mov	x29, sp
  4359b8:	str	x19, [sp, #16]
  4359bc:	str	q0, [sp, #32]
  4359c0:	ldp	x3, x0, [sp, #32]
  4359c4:	mrs	x6, fpcr
  4359c8:	ubfx	x2, x0, #48, #15
  4359cc:	lsr	x4, x0, #63
  4359d0:	add	x1, x2, #0x1
  4359d4:	ubfiz	x0, x0, #3, #48
  4359d8:	tst	x1, #0x7ffe
  4359dc:	and	w4, w4, #0xff
  4359e0:	orr	x0, x0, x3, lsr #61
  4359e4:	lsl	x5, x3, #3
  4359e8:	b.eq	435a68 <ferror@plt+0x31a38>  // b.none
  4359ec:	mov	x1, #0xffffffffffffc400    	// #-15360
  4359f0:	add	x2, x2, x1
  4359f4:	cmp	x2, #0x7fe
  4359f8:	b.le	435aac <ferror@plt+0x31a7c>
  4359fc:	ands	x0, x6, #0xc00000
  435a00:	b.eq	435b44 <ferror@plt+0x31b14>  // b.none
  435a04:	cmp	x0, #0x400, lsl #12
  435a08:	b.eq	435c78 <ferror@plt+0x31c48>  // b.none
  435a0c:	cmp	x0, #0x800, lsl #12
  435a10:	csel	w7, w4, wzr, eq  // eq = none
  435a14:	cbnz	w7, 435b44 <ferror@plt+0x31b14>
  435a18:	mov	x1, #0xffffffffffffffff    	// #-1
  435a1c:	mov	x2, #0x7fe                 	// #2046
  435a20:	mov	w0, #0x14                  	// #20
  435a24:	b.ne	435af0 <ferror@plt+0x31ac0>  // b.any
  435a28:	cmp	w4, #0x0
  435a2c:	add	x3, x1, #0x8
  435a30:	csel	x1, x3, x1, ne  // ne = any
  435a34:	and	x3, x1, #0x80000000000000
  435a38:	cbnz	w7, 435af8 <ferror@plt+0x31ac8>
  435a3c:	cbnz	x3, 435b00 <ferror@plt+0x31ad0>
  435a40:	lsr	x1, x1, #3
  435a44:	and	w3, w2, #0x7ff
  435a48:	and	x4, x4, #0xff
  435a4c:	bfi	x1, x3, #52, #12
  435a50:	orr	x19, x1, x4, lsl #63
  435a54:	bl	435cc0 <ferror@plt+0x31c90>
  435a58:	fmov	d0, x19
  435a5c:	ldr	x19, [sp, #16]
  435a60:	ldp	x29, x30, [sp], #48
  435a64:	ret
  435a68:	orr	x1, x0, x5
  435a6c:	cbnz	x2, 435aa0 <ferror@plt+0x31a70>
  435a70:	cbnz	x1, 435b1c <ferror@plt+0x31aec>
  435a74:	mov	w0, #0x0                   	// #0
  435a78:	and	w2, w2, #0x7ff
  435a7c:	mov	x1, #0x0                   	// #0
  435a80:	and	x4, x4, #0xff
  435a84:	bfi	x1, x2, #52, #12
  435a88:	orr	x19, x1, x4, lsl #63
  435a8c:	cbnz	w0, 435a54 <ferror@plt+0x31a24>
  435a90:	fmov	d0, x19
  435a94:	ldr	x19, [sp, #16]
  435a98:	ldp	x29, x30, [sp], #48
  435a9c:	ret
  435aa0:	cbnz	x1, 435b50 <ferror@plt+0x31b20>
  435aa4:	mov	x2, #0x7ff                 	// #2047
  435aa8:	b	435a74 <ferror@plt+0x31a44>
  435aac:	cmp	x2, #0x0
  435ab0:	b.le	435b78 <ferror@plt+0x31b48>
  435ab4:	cmp	xzr, x3, lsl #7
  435ab8:	mov	w7, #0x0                   	// #0
  435abc:	cset	x1, ne  // ne = any
  435ac0:	orr	x5, x1, x5, lsr #60
  435ac4:	orr	x1, x5, x0, lsl #4
  435ac8:	mov	w0, #0x0                   	// #0
  435acc:	tst	x5, #0x7
  435ad0:	b.eq	435c30 <ferror@plt+0x31c00>  // b.none
  435ad4:	and	x3, x6, #0xc00000
  435ad8:	cmp	x3, #0x400, lsl #12
  435adc:	b.eq	435b34 <ferror@plt+0x31b04>  // b.none
  435ae0:	cmp	x3, #0x800, lsl #12
  435ae4:	mov	w0, #0x10                  	// #16
  435ae8:	b.eq	435a28 <ferror@plt+0x319f8>  // b.none
  435aec:	cbz	x3, 435c3c <ferror@plt+0x31c0c>
  435af0:	and	x3, x1, #0x80000000000000
  435af4:	cbz	w7, 435afc <ferror@plt+0x31acc>
  435af8:	orr	w0, w0, #0x8
  435afc:	cbz	x3, 435c30 <ferror@plt+0x31c00>
  435b00:	cmp	x2, #0x7fe
  435b04:	add	x2, x2, #0x1
  435b08:	b.eq	435bd8 <ferror@plt+0x31ba8>  // b.none
  435b0c:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  435b10:	and	w2, w2, #0x7ff
  435b14:	and	x1, x3, x1, lsr #3
  435b18:	b	435a80 <ferror@plt+0x31a50>
  435b1c:	and	x3, x6, #0xc00000
  435b20:	mov	w7, #0x1                   	// #1
  435b24:	cmp	x3, #0x400, lsl #12
  435b28:	mov	x2, #0x0                   	// #0
  435b2c:	mov	x1, #0x1                   	// #1
  435b30:	b.ne	435ae0 <ferror@plt+0x31ab0>  // b.any
  435b34:	cbnz	w4, 435b3c <ferror@plt+0x31b0c>
  435b38:	add	x1, x1, #0x8
  435b3c:	mov	w0, #0x10                  	// #16
  435b40:	b	435a34 <ferror@plt+0x31a04>
  435b44:	mov	x2, #0x7ff                 	// #2047
  435b48:	mov	w0, #0x14                  	// #20
  435b4c:	b	435a78 <ferror@plt+0x31a48>
  435b50:	mov	x3, #0x7fff                	// #32767
  435b54:	extr	x1, x0, x5, #60
  435b58:	lsr	x0, x0, #50
  435b5c:	cmp	x2, x3
  435b60:	lsr	x1, x1, #3
  435b64:	eor	w0, w0, #0x1
  435b68:	orr	x1, x1, #0x8000000000000
  435b6c:	csel	w0, w0, wzr, eq  // eq = none
  435b70:	mov	w2, #0x7ff                 	// #2047
  435b74:	b	435a80 <ferror@plt+0x31a50>
  435b78:	cmn	x2, #0x34
  435b7c:	b.lt	435b1c <ferror@plt+0x31aec>  // b.tstop
  435b80:	mov	x3, #0x3d                  	// #61
  435b84:	sub	x7, x3, x2
  435b88:	orr	x0, x0, #0x8000000000000
  435b8c:	cmp	x7, #0x3f
  435b90:	b.le	435c50 <ferror@plt+0x31c20>
  435b94:	add	w1, w2, #0x43
  435b98:	cmp	x7, #0x40
  435b9c:	mov	w3, #0xfffffffd            	// #-3
  435ba0:	sub	w2, w3, w2
  435ba4:	lsl	x1, x0, x1
  435ba8:	orr	x1, x5, x1
  435bac:	csel	x5, x1, x5, ne  // ne = any
  435bb0:	lsr	x0, x0, x2
  435bb4:	cmp	x5, #0x0
  435bb8:	cset	x1, ne  // ne = any
  435bbc:	orr	x1, x1, x0
  435bc0:	cmp	x1, #0x0
  435bc4:	cset	w7, ne  // ne = any
  435bc8:	tst	x1, #0x7
  435bcc:	b.eq	435c14 <ferror@plt+0x31be4>  // b.none
  435bd0:	mov	x2, #0x0                   	// #0
  435bd4:	b	435ad4 <ferror@plt+0x31aa4>
  435bd8:	mov	w3, w2
  435bdc:	ands	x1, x6, #0xc00000
  435be0:	b.eq	435c08 <ferror@plt+0x31bd8>  // b.none
  435be4:	cmp	x1, #0x400, lsl #12
  435be8:	b.eq	435c90 <ferror@plt+0x31c60>  // b.none
  435bec:	cmp	x1, #0x800, lsl #12
  435bf0:	mov	w5, #0x7fe                 	// #2046
  435bf4:	csel	w1, w4, wzr, eq  // eq = none
  435bf8:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  435bfc:	cmp	w1, #0x0
  435c00:	csel	w3, w3, w5, ne  // ne = any
  435c04:	csel	x1, xzr, x2, ne  // ne = any
  435c08:	mov	w2, #0x14                  	// #20
  435c0c:	orr	w0, w0, w2
  435c10:	b	435a48 <ferror@plt+0x31a18>
  435c14:	and	x3, x1, #0x80000000000000
  435c18:	cbnz	x1, 435ca8 <ferror@plt+0x31c78>
  435c1c:	nop
  435c20:	mov	w0, #0x0                   	// #0
  435c24:	mov	x2, #0x1                   	// #1
  435c28:	cbnz	x3, 435b0c <ferror@plt+0x31adc>
  435c2c:	mov	x2, #0x0                   	// #0
  435c30:	lsr	x1, x1, #3
  435c34:	and	w2, w2, #0x7ff
  435c38:	b	435a80 <ferror@plt+0x31a50>
  435c3c:	and	x3, x1, #0xf
  435c40:	cmp	x3, #0x4
  435c44:	add	x3, x1, #0x4
  435c48:	csel	x1, x3, x1, ne  // ne = any
  435c4c:	b	435a34 <ferror@plt+0x31a04>
  435c50:	add	w1, w2, #0x3
  435c54:	sub	w2, w3, w2
  435c58:	lsl	x3, x5, x1
  435c5c:	cmp	x3, #0x0
  435c60:	cset	x3, ne  // ne = any
  435c64:	lsr	x2, x5, x2
  435c68:	orr	x2, x2, x3
  435c6c:	lsl	x0, x0, x1
  435c70:	orr	x1, x0, x2
  435c74:	b	435bc0 <ferror@plt+0x31b90>
  435c78:	cbz	w4, 435b44 <ferror@plt+0x31b14>
  435c7c:	mov	x1, #0xffffffffffffffff    	// #-1
  435c80:	mov	x2, #0x7fe                 	// #2046
  435c84:	mov	w7, #0x0                   	// #0
  435c88:	mov	w0, #0x14                  	// #20
  435c8c:	b	435a34 <ferror@plt+0x31a04>
  435c90:	cmp	w4, #0x0
  435c94:	mov	w1, #0x7fe                 	// #2046
  435c98:	csel	w3, w2, w1, eq  // eq = none
  435c9c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  435ca0:	csel	x1, xzr, x2, eq  // eq = none
  435ca4:	b	435c08 <ferror@plt+0x31bd8>
  435ca8:	tbz	w6, #11, 435c20 <ferror@plt+0x31bf0>
  435cac:	mov	w0, #0x0                   	// #0
  435cb0:	mov	x2, #0x0                   	// #0
  435cb4:	orr	w0, w0, #0x8
  435cb8:	b	435afc <ferror@plt+0x31acc>
  435cbc:	nop
  435cc0:	tbz	w0, #0, 435cd0 <ferror@plt+0x31ca0>
  435cc4:	movi	v1.2s, #0x0
  435cc8:	fdiv	s0, s1, s1
  435ccc:	mrs	x1, fpsr
  435cd0:	tbz	w0, #1, 435ce4 <ferror@plt+0x31cb4>
  435cd4:	fmov	s1, #1.000000000000000000e+00
  435cd8:	movi	v2.2s, #0x0
  435cdc:	fdiv	s0, s1, s2
  435ce0:	mrs	x1, fpsr
  435ce4:	tbz	w0, #2, 435d04 <ferror@plt+0x31cd4>
  435ce8:	mov	w2, #0xc5ae                	// #50606
  435cec:	mov	w1, #0x7f7fffff            	// #2139095039
  435cf0:	movk	w2, #0x749d, lsl #16
  435cf4:	fmov	s1, w1
  435cf8:	fmov	s2, w2
  435cfc:	fadd	s0, s1, s2
  435d00:	mrs	x1, fpsr
  435d04:	tbz	w0, #3, 435d14 <ferror@plt+0x31ce4>
  435d08:	movi	v1.2s, #0x80, lsl #16
  435d0c:	fmul	s0, s1, s1
  435d10:	mrs	x1, fpsr
  435d14:	tbz	w0, #4, 435d2c <ferror@plt+0x31cfc>
  435d18:	mov	w0, #0x7f7fffff            	// #2139095039
  435d1c:	fmov	s2, #1.000000000000000000e+00
  435d20:	fmov	s1, w0
  435d24:	fsub	s0, s1, s2
  435d28:	mrs	x0, fpsr
  435d2c:	ret
  435d30:	stp	x29, x30, [sp, #-64]!
  435d34:	mov	x29, sp
  435d38:	stp	x19, x20, [sp, #16]
  435d3c:	adrp	x20, 487000 <ferror@plt+0x82fd0>
  435d40:	add	x20, x20, #0xde0
  435d44:	stp	x21, x22, [sp, #32]
  435d48:	adrp	x21, 487000 <ferror@plt+0x82fd0>
  435d4c:	add	x21, x21, #0xdd0
  435d50:	sub	x20, x20, x21
  435d54:	mov	w22, w0
  435d58:	stp	x23, x24, [sp, #48]
  435d5c:	mov	x23, x1
  435d60:	mov	x24, x2
  435d64:	bl	4034a8 <memcpy@plt-0x38>
  435d68:	cmp	xzr, x20, asr #3
  435d6c:	b.eq	435d98 <ferror@plt+0x31d68>  // b.none
  435d70:	asr	x20, x20, #3
  435d74:	mov	x19, #0x0                   	// #0
  435d78:	ldr	x3, [x21, x19, lsl #3]
  435d7c:	mov	x2, x24
  435d80:	add	x19, x19, #0x1
  435d84:	mov	x1, x23
  435d88:	mov	w0, w22
  435d8c:	blr	x3
  435d90:	cmp	x20, x19
  435d94:	b.ne	435d78 <ferror@plt+0x31d48>  // b.any
  435d98:	ldp	x19, x20, [sp, #16]
  435d9c:	ldp	x21, x22, [sp, #32]
  435da0:	ldp	x23, x24, [sp, #48]
  435da4:	ldp	x29, x30, [sp], #64
  435da8:	ret
  435dac:	nop
  435db0:	ret
  435db4:	nop
  435db8:	adrp	x2, 488000 <ferror@plt+0x83fd0>
  435dbc:	mov	x1, #0x0                   	// #0
  435dc0:	ldr	x2, [x2, #1464]
  435dc4:	b	4036b0 <__cxa_atexit@plt>
  435dc8:	mov	x2, x1
  435dcc:	mov	x1, x0
  435dd0:	mov	w0, #0x0                   	// #0
  435dd4:	b	403f60 <__xstat@plt>
  435dd8:	mov	x2, x1
  435ddc:	mov	w1, w0
  435de0:	mov	w0, #0x0                   	// #0
  435de4:	b	403e70 <__fxstat@plt>
  435de8:	mov	x2, x1
  435dec:	mov	x1, x0
  435df0:	mov	w0, #0x0                   	// #0
  435df4:	b	403de0 <__lxstat@plt>

Disassembly of section .fini:

0000000000435df8 <.fini>:
  435df8:	stp	x29, x30, [sp, #-16]!
  435dfc:	mov	x29, sp
  435e00:	ldp	x29, x30, [sp], #16
  435e04:	ret
