# WallaceTreeAdder
Generates Verilog implementations of a Wallace tree of 3-2 carry save adders. Two configuration parameters are the number of operands and their bit-length.
Generated Verilog is in resulting .txt files. Generating program is written in Python.
Validation of the generated tree is two-fold. First validation is done in Python code itself
