Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
<<<<<<< HEAD
| Date         : Wed Apr 10 23:40:38 2019
| Host         : 1004-9020-1819-031 running 64-bit Service Pack 1  (build 7601)
=======
| Date         : Tue Apr 09 23:45:26 2019
| Host         : 1004-9020-1819-030 running 64-bit Service Pack 1  (build 7601)
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
| Command      : report_clock_utilization -file main_clock_utilization_routed.rpt
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions: Key Resource Utilization
6. Clock Regions : Global Clock Summary
<<<<<<< HEAD
7. Cell Type Counts per Global Clock: Region X0Y0
8. Cell Type Counts per Global Clock: Region X1Y0
9. Cell Type Counts per Global Clock: Region X0Y1
10. Load Cell Placement Summary for Global Clock g0
11. Load Cell Placement Summary for Global Clock g1
=======
7. Cell Type Counts per Global Clock: Region X1Y0
8. Load Cell Placement Summary for Global Clock g0
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2

1. Clock Primitive Utilization
------------------------------

+----------+------+-----------+-----+--------------+--------+
| Type     | Used | Available | LOC | Clock Region | Pblock |
+----------+------+-----------+-----+--------------+--------+
<<<<<<< HEAD
| BUFGCTRL |    2 |        32 |   0 |            0 |      0 |
=======
| BUFGCTRL |    1 |        32 |   0 |            0 |      0 |
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
| BUFH     |    0 |        72 |   0 |            0 |      0 |
| BUFIO    |    0 |        16 |   0 |            0 |      0 |
| BUFMR    |    0 |         8 |   0 |            0 |      0 |
| BUFR     |    0 |        16 |   0 |            0 |      0 |
| MMCM     |    0 |         4 |   0 |            0 |      0 |
| PLL      |    0 |         4 |   0 |            0 |      0 |
+----------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------+----------------------------+---------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock     | Driver Pin                 | Net                 |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------+----------------------------+---------------------+
<<<<<<< HEAD
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |      |                   |                 1 |          52 |               0 |              |           | clk1Hz_reg_n_0_BUFG_inst/O | clk1Hz_reg_n_0_BUFG |
| g1        | src1      | BUFG/O          | None       | BUFGCTRL_X0Y1 | n/a          |      |                   |                 3 |          34 |               0 |       10.000 | clk100MHz | clk100MHz_IBUF_BUFG_inst/O | clk100MHz_IBUF_BUFG |
=======
| g0        | src0      | BUFG/O          | None       | BUFGCTRL_X0Y0 | n/a          |      |                   |                 1 |           1 |               0 |       10.000 | clk100MHz | clk100MHz_IBUF_BUFG_inst/O | clk100MHz_IBUF_BUFG |
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------+----------------------------+---------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

<<<<<<< HEAD
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------+------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin            | Net                          |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------+------------------------------+
| src0      | g0        | FDRE/Q          | None       | SLICE_X48Y46 | X0Y0         |           1 |               1 |                     |              | clk1Hz_reg/Q          | clk1Hz_reg_n_0_BUFG_inst_n_0 |
| src1      | g1        | IBUF/O          | IOB_X0Y26  | IOB_X0Y26    | X0Y0         |           1 |               0 |              10.000 | clk100MHz    | clk100MHz_IBUF_inst/O | clk100MHz_IBUF               |
+-----------+-----------+-----------------+------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------+------------------------------+
=======
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------+----------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site      | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin            | Net            |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------+----------------+
| src0      | g0        | IBUF/O          | IOB_X0Y26  | IOB_X0Y26 | X0Y0         |           1 |               0 |              10.000 | clk100MHz    | clk100MHz_IBUF_inst/O | clk100MHz_IBUF |
+-----------+-----------+-----------------+------------+-----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------+----------------+
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Local Clock Details
----------------------

<<<<<<< HEAD
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+----------------------+----------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin           | Net            |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+----------------------+----------------+
| 0        | FDRE/Q          | None       | SLICE_X108Y29/AFF | X1Y0         |          24 |               1 |              |       | PRINT/clk25MHz_reg/Q | PRINT/clk      |
| 1        | FDRE/Q          | None       | SLICE_X109Y29/AFF | X1Y0         |           1 |               1 |              |       | PRINT/clk50MHz_reg/Q | PRINT/clk50MHz |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+----------------------+----------------+
=======
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+------------------------+------------------+
| Local Id | Driver Type/Pin | Constraint | Site/BEL          | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin             | Net              |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+------------------------+------------------+
| 0        | FDRE/Q          | None       | SLICE_X109Y20/AFF | X1Y0         |          24 |               1 |              |       | DISPLAY/clk25MHz_reg/Q | DISPLAY/clk      |
| 1        | FDRE/Q          | None       | SLICE_X108Y20/AFF | X1Y0         |           1 |               1 |              |       | DISPLAY/clk50MHz_reg/Q | DISPLAY/clk50MHz |
+----------+-----------------+------------+-------------------+--------------+-------------+-----------------+--------------+-------+------------------------+------------------+
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents the clock pin loads (pin count)
*** Non-Clock Loads column represents the non-clock pin loads (pin count)


5. Clock Regions: Key Resource Utilization
------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E2   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
<<<<<<< HEAD
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   30 |  2500 |    0 |  1000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   78 |  3200 |   57 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    1 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    3 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
=======
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2500 |    0 |  1000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   26 |  3200 |    2 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  1200 |    0 |   400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 |  2600 |    0 |   850 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
<<<<<<< HEAD
| Y1 |  1 |  0 |
| Y0 |  1 |  2 |
+----+----+----+


7. Cell Type Counts per Global Clock: Region X0Y0
=======
| Y1 |  0 |  0 |
| Y0 |  0 |  1 |
+----+----+----+


7. Cell Type Counts per Global Clock: Region X1Y0
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
<<<<<<< HEAD
| g1        | n/a   | BUFG/O          | None       |          30 |               0 | 30 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk100MHz_IBUF_BUFG |
=======
| g0        | n/a   | BUFG/O          | None       |           1 |               0 |  1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk100MHz_IBUF_BUFG |
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


<<<<<<< HEAD
8. Cell Type Counts per Global Clock: Region X1Y0
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
| g0        | n/a   | BUFG/O          | None       |          52 |               0 | 52 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk1Hz_reg_n_0_BUFG |
| g1        | n/a   | BUFG/O          | None       |           1 |               0 |  1 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk100MHz_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


9. Cell Type Counts per Global Clock: Region X0Y1
-------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                 |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
| g1        | n/a   | BUFG/O          | None       |           3 |               0 |  3 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | clk100MHz_IBUF_BUFG |
+-----------+-------+-----------------+------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+---------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Load Cell Placement Summary for Global Clock g0
---------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                 |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| g0        | BUFG/O          | n/a               |       |             |               |          |          52 |        0 |              0 |        0 | clk1Hz_reg_n_0_BUFG |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-----+
|    | X0 | X1  |
+----+----+-----+
| Y2 |  0 |   0 |
| Y1 |  0 |   0 |
| Y0 |  0 |  52 |
+----+----+-----+


11. Load Cell Placement Summary for Global Clock g1
---------------------------------------------------
=======
8. Load Cell Placement Summary for Global Clock g0
--------------------------------------------------
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                 |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
<<<<<<< HEAD
| g1        | BUFG/O          | n/a               | clk100MHz |      10.000 | {0.000 5.000} |          |          34 |        0 |              0 |        0 | clk100MHz_IBUF_BUFG |
=======
| g0        | BUFG/O          | n/a               | clk100MHz |      10.000 | {0.000 5.000} |          |           1 |        0 |              0 |        0 | clk100MHz_IBUF_BUFG |
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


<<<<<<< HEAD
+----+-----+----+
|    | X0  | X1 |
+----+-----+----+
| Y2 |   0 |  0 |
| Y1 |   3 |  0 |
| Y0 |  30 |  1 |
+----+-----+----+
=======
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  1 |
+----+----+----+
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2



# Location of BUFG Primitives 
<<<<<<< HEAD
set_property LOC BUFGCTRL_X0Y0 [get_cells clk1Hz_reg_n_0_BUFG_inst]
set_property LOC BUFGCTRL_X0Y1 [get_cells clk100MHz_IBUF_BUFG_inst]
=======
set_property LOC BUFGCTRL_X0Y0 [get_cells clk100MHz_IBUF_BUFG_inst]
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X0Y26 [get_ports clk100MHz]

<<<<<<< HEAD
# Clock net "clk1Hz_reg_n_0_BUFG" driven by instance "clk1Hz_reg_n_0_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk1Hz_reg_n_0_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk1Hz_reg_n_0_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk1Hz_reg_n_0_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk1Hz_reg_n_0_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
#endgroup

# Clock net "clk100MHz_IBUF_BUFG" driven by instance "clk100MHz_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y1"
#startgroup
create_pblock {CLKAG_clk100MHz_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk100MHz_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk100MHz_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk100MHz_IBUF_BUFG}] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
=======
# Clock net "clk100MHz_IBUF_BUFG" driven by instance "clk100MHz_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock {CLKAG_clk100MHz_IBUF_BUFG}
add_cells_to_pblock [get_pblocks  {CLKAG_clk100MHz_IBUF_BUFG}] [get_cells -filter { PRIMITIVE_GROUP != I/O && IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk100MHz_IBUF_BUFG"}]]]
resize_pblock [get_pblocks {CLKAG_clk100MHz_IBUF_BUFG}] -add {CLOCKREGION_X1Y0:CLOCKREGION_X1Y0}
>>>>>>> 2b594a68ac1bee27820485b6cb0feb0896ff1ad2
#endgroup
