// Seed: 2740994315
`define pp_5 0
`define pp_6 0
`define pp_7 0
`timescale 1ps / 1 ps
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
`timescale 1ps / 1 ps
`define pp_14 0
`default_nettype wire
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output id_4
);
  reg id_5;
  assign id_5 = 1;
  logic id_6;
  reg   id_7;
  initial begin
    id_7 = id_5;
    id_5 <= id_3;
  end
endmodule
