{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/home/arken/the-book/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid86165.json",
   "__class__": "Path"
  },
  1720886500.8261306,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/sequencer.sv",
     "__class__": "Path"
    },
    "mtime": 1720373930.7250311,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/sequencer.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_sequencer",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/top.sv",
     "__class__": "Path"
    },
    "mtime": 1720790733.3440819,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "uvm_macros.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "uvm_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        2,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/top.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        7
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/sequence_item.sv",
     "__class__": "Path"
    },
    "mtime": 1720373786.7750304,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/sequence_item.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_packet",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/interface.sv",
     "__class__": "Path"
    },
    "mtime": 1720374716.1950288,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/74181.sv",
     "__class__": "Path"
    },
    "mtime": 1720526613.6696434,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/adder.sv",
     "__class__": "Path"
    },
    "mtime": 1720340750.5450313,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/arithmetic.sv",
     "__class__": "Path"
    },
    "mtime": 1720345780.975033,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/monitor.sv",
     "__class__": "Path"
    },
    "mtime": 1720374534.685031,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/monitor.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_packet",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        8
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/monitor.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_monitor",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/logic.sv",
     "__class__": "Path"
    },
    "mtime": 1720341222.5550327,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/adder16.sv",
     "__class__": "Path"
    },
    "mtime": 1720340844.005024,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level3/verilator1/alu.sv",
     "__class__": "Path"
    },
    "mtime": 1719427082.4304302,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/sequence.sv",
     "__class__": "Path"
    },
    "mtime": 1720373804.9550307,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/sequence.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_sequence",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/sequence.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_packet",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        10,
        8
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/driver.sv",
     "__class__": "Path"
    },
    "mtime": 1720801223.1040788,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/driver.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_packet",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        12,
        8
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/driver.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "uvm_config_db",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        15,
        18
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/driver.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_driver",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/alu_pkg.sv",
     "__class__": "Path"
    },
    "mtime": 1720787687.1140828,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/alu_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_test",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        9
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/alu_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_env",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        4,
        19
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/alu_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "uvm_macros.svh",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "locations": [
       [
        0,
        8
       ]
      ],
      "__class__": "IncludedPath"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/alu_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "uvm_pkg",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        2,
        8
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/alu_pkg.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_env",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        21,
        11
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/arken/the-book/level4/alu/agent.sv",
     "__class__": "Path"
    },
    "mtime": 1720374545.2850313,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/agent.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_driver",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        14,
        9
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/agent.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_sequencer",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        12,
        9
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/agent.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_monitor",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        13,
        9
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/arken/the-book/level4/alu/agent.sv",
       "__class__": "Path"
      },
      "name": {
       "name": "alu_agent",
       "case_sensitive": true,
       "__class__": "VerilogIdentifier"
      },
      "library": null,
      "locations": [
       [
        0,
        0
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/home/arken/the-book/level4/alu/top.sv",
    "__class__": "Path"
   },
   {
    "name": "/home/arken/the-book/level4/alu/alu_pkg.sv",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/arken/the-book/level4/alu/alu_pkg.sv",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "alu_pkg",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      1,
      8
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/arken/the-book/level4/alu/74181.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu_module",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/arken/the-book/level4/alu/top.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "top",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      5,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/arken/the-book/level4/alu/adder16.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "adder16",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/arken/the-book/level4/alu/adder.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "adder",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/arken/the-book/level3/verilator1/alu.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "alu",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      7,
      7
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/arken/the-book/level4/alu/arithmetic.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "arithmetic",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   },
   {
    "owner": {
     "name": "/home/arken/the-book/level4/alu/logic.sv",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "logic",
     "case_sensitive": true,
     "__class__": "VerilogIdentifier"
    },
    "locations": [
     [
      0,
      6
     ]
    ],
    "__class__": "VerilogDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}