From 311fe6520886d95c6d4a34b5a41d207ffe679830 Mon Sep 17 00:00:00 2001
From: Christophe Parant <c.parant@phytec.fr>
Date: Thu, 4 Feb 2021 16:27:04 +0100
Subject: [PATCH] v2.2 stm32mp ssp phy1

---
 fdts/phycore-stm32mp15-som.dtsi | 12 ++++++++++--
 1 file changed, 10 insertions(+), 2 deletions(-)

diff --git a/fdts/phycore-stm32mp15-som.dtsi b/fdts/phycore-stm32mp15-som.dtsi
index 3b1ddf3aa..1901cc731 100644
--- a/fdts/phycore-stm32mp15-som.dtsi
+++ b/fdts/phycore-stm32mp15-som.dtsi
@@ -314,7 +314,11 @@
 		      <&package_otp>,
 		      <&hw2_otp>,
 		      <&pkh_otp>,
-		      <&board_id>;
+                      <&board_id>,
+                      <&cfg2_otp>,
+                      <&ssp_otp>,
+                      <&chip_otp>,
+                      <&rma_otp>;
 
 	nvmem-cell-names = "cfg0_otp",
 			   "part_number_otp",
@@ -324,7 +328,11 @@
 			   "package_otp",
 			   "hw2_otp",
 			   "pkh_otp",
-			   "board_id";
+			   "board_id",
+			   "cfg2_otp",
+			   "ssp_otp",
+			   "chip_otp",
+			   "rma_otp";
 };
 
 &pwr_regulators {
-- 
2.17.1

