m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/simulation/modelsim
Esumador_4bits
Z1 w1692850619
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z6 8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/sumador_4bits.vhd
Z7 FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/sumador_4bits.vhd
l0
L6 1
VnHILc]QWMY>@FJm<TQZiA3
!s100 PohXdX:JLO^4?kGdhafGA2
Z8 OV;C;2020.1;71
31
Z9 !s110 1692850911
!i10b 1
Z10 !s108 1692850911.000000
Z11 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/sumador_4bits.vhd|
Z12 !s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/sumador_4bits.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
R4
R5
DEx4 work 13 sumador_4bits 0 22 nHILc]QWMY>@FJm<TQZiA3
!i122 0
l27
L12 35
Vz[8:o@BA2P@<6fBG<HJV32
!s100 3jo?CeHzODgi2[Mb=Il=N0
R8
31
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Esumador_4bits_tb
Z15 w1692845877
R4
R5
!i122 1
R0
Z16 8C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/sumador_4bits_tb.vhd
Z17 FC:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/sumador_4bits_tb.vhd
l0
L4 1
VF[^>:iAzo9U^khVgf4e6T0
!s100 H`IIJHKCIS7^f;Mzfm6FM1
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/sumador_4bits_tb.vhd|
!s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/sumador_4bits_tb.vhd|
!i113 1
R13
R14
Abehavioral
R4
R5
DEx4 work 16 sumador_4bits_tb 0 22 F[^>:iAzo9U^khVgf4e6T0
!i122 1
l16
L7 38
V]E[EO@5FD`7YRdX>0F03z0
!s100 jZA<b48^kl51VZgCS4V9=3
R8
31
R9
!i10b 1
R10
R18
Z19 !s107 C:/intelFPGA_lite/galpizar_digital_design_lab_2023/Exp2/sumador_4bits_tb.vhd|
!i113 1
R13
R14
