Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 18 15:29:07 2021
| Host         : DellvanZander running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calculator_board_timing_summary_routed.rpt -pb calculator_board_timing_summary_routed.pb -rpx calculator_board_timing_summary_routed.rpx -warn_on_violation
| Design       : calculator_board
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.938        0.000                      0                  116        0.138        0.000                      0                  116        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.938        0.000                      0                  116        0.138        0.000                      0                  116        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.938ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.938ns  (required time - arrival time)
  Source:                 DATAPATH/REG1/internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.952ns (23.695%)  route 3.066ns (76.305%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    DATAPATH/REG1/CLK
    SLICE_X63Y28         FDCE                                         r  DATAPATH/REG1/internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  DATAPATH/REG1/internal_value_reg[0]/Q
                         net (fo=5, routed)           0.998     6.599    DATAPATH/REG2/Q[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.723 r  DATAPATH/REG2/internal_value[5]_i_10/O
                         net (fo=6, routed)           0.986     7.709    DATAPATH/REG2/internal_value[5]_i_10_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.833 r  DATAPATH/REG2/internal_value[5]_i_7/O
                         net (fo=1, routed)           0.675     8.508    DATAPATH/REG2/internal_value[5]_i_7_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.632 r  DATAPATH/REG2/internal_value[5]_i_3/O
                         net (fo=2, routed)           0.407     9.039    DATAPATH/REG2/internal_value[5]_i_3_n_0
    SLICE_X61Y27         LUT4 (Prop_lut4_I0_O)        0.124     9.163 r  DATAPATH/REG2/internal_value[4]_i_1/O
                         net (fo=1, routed)           0.000     9.163    DATAPATH/REG3/D[4]
    SLICE_X61Y27         FDCE                                         r  DATAPATH/REG3/internal_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    DATAPATH/REG3/CLK
    SLICE_X61Y27         FDCE                                         r  DATAPATH/REG3/internal_value_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.031    15.101    DATAPATH/REG3/internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.938    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 2.064ns (51.075%)  route 1.977ns (48.925%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.618     5.139    DRV/CLK
    SLICE_X63Y24         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.685     6.281    DRV/data_selector_reg[7]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.303     6.707    DRV/data_selector[0]_i_10_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.831 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.477     7.308    DRV/data_selector[0]_i_9_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.432 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.503     7.935    DRV/load
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.059 r  DRV/data_selector[0]_i_5/O
                         net (fo=1, routed)           0.000     8.059    DRV/data_selector[0]_i_5_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.609 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.609    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.732    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.180 r  DRV/data_selector_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.180    DRV/data_selector_reg[12]_i_1_n_6
    SLICE_X63Y26         FDCE                                         r  DRV/data_selector_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    DRV/CLK
    SLICE_X63Y26         FDCE                                         r  DRV/data_selector_reg[13]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.062    15.132    DRV/data_selector_reg[13]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 2.043ns (50.819%)  route 1.977ns (49.181%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.618     5.139    DRV/CLK
    SLICE_X63Y24         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.685     6.281    DRV/data_selector_reg[7]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.303     6.707    DRV/data_selector[0]_i_10_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.831 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.477     7.308    DRV/data_selector[0]_i_9_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.432 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.503     7.935    DRV/load
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.059 r  DRV/data_selector[0]_i_5/O
                         net (fo=1, routed)           0.000     8.059    DRV/data_selector[0]_i_5_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.609 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.609    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.732    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.159 r  DRV/data_selector_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.159    DRV/data_selector_reg[12]_i_1_n_4
    SLICE_X63Y26         FDCE                                         r  DRV/data_selector_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    DRV/CLK
    SLICE_X63Y26         FDCE                                         r  DRV/data_selector_reg[15]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.062    15.132    DRV/data_selector_reg[15]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.159    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 DATAPATH/REG1/internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATAPATH/REG3/internal_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.947ns (23.600%)  route 3.066ns (76.400%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    DATAPATH/REG1/CLK
    SLICE_X63Y28         FDCE                                         r  DATAPATH/REG1/internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDCE (Prop_fdce_C_Q)         0.456     5.601 f  DATAPATH/REG1/internal_value_reg[0]/Q
                         net (fo=5, routed)           0.998     6.599    DATAPATH/REG2/Q[0]
    SLICE_X62Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.723 r  DATAPATH/REG2/internal_value[5]_i_10/O
                         net (fo=6, routed)           0.986     7.709    DATAPATH/REG2/internal_value[5]_i_10_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.833 r  DATAPATH/REG2/internal_value[5]_i_7/O
                         net (fo=1, routed)           0.675     8.508    DATAPATH/REG2/internal_value[5]_i_7_n_0
    SLICE_X60Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.632 r  DATAPATH/REG2/internal_value[5]_i_3/O
                         net (fo=2, routed)           0.407     9.039    DATAPATH/REG2/internal_value[5]_i_3_n_0
    SLICE_X61Y27         LUT5 (Prop_lut5_I0_O)        0.119     9.158 r  DATAPATH/REG2/internal_value[5]_i_2/O
                         net (fo=1, routed)           0.000     9.158    DATAPATH/REG3/D[5]
    SLICE_X61Y27         FDCE                                         r  DATAPATH/REG3/internal_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    DATAPATH/REG3/CLK
    SLICE_X61Y27         FDCE                                         r  DATAPATH/REG3/internal_value_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDCE (Setup_fdce_C_D)        0.075    15.145    DATAPATH/REG3/internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 1.969ns (49.897%)  route 1.977ns (50.103%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.618     5.139    DRV/CLK
    SLICE_X63Y24         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.685     6.281    DRV/data_selector_reg[7]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.303     6.707    DRV/data_selector[0]_i_10_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.831 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.477     7.308    DRV/data_selector[0]_i_9_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.432 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.503     7.935    DRV/load
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.059 r  DRV/data_selector[0]_i_5/O
                         net (fo=1, routed)           0.000     8.059    DRV/data_selector[0]_i_5_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.609 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.609    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.732    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.085 r  DRV/data_selector_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.085    DRV/data_selector_reg[12]_i_1_n_5
    SLICE_X63Y26         FDCE                                         r  DRV/data_selector_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    DRV/CLK
    SLICE_X63Y26         FDCE                                         r  DRV/data_selector_reg[14]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.062    15.132    DRV/data_selector_reg[14]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 1.953ns (49.693%)  route 1.977ns (50.307%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.618     5.139    DRV/CLK
    SLICE_X63Y24         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.685     6.281    DRV/data_selector_reg[7]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.303     6.707    DRV/data_selector[0]_i_10_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.831 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.477     7.308    DRV/data_selector[0]_i_9_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.432 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.503     7.935    DRV/load
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.059 r  DRV/data_selector[0]_i_5/O
                         net (fo=1, routed)           0.000     8.059    DRV/data_selector[0]_i_5_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.609 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.609    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.732    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.846 r  DRV/data_selector_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.846    DRV/data_selector_reg[8]_i_1_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.069 r  DRV/data_selector_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.069    DRV/data_selector_reg[12]_i_1_n_7
    SLICE_X63Y26         FDCE                                         r  DRV/data_selector_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    DRV/CLK
    SLICE_X63Y26         FDCE                                         r  DRV/data_selector_reg[12]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X63Y26         FDCE (Setup_fdce_C_D)        0.062    15.132    DRV/data_selector_reg[12]
  -------------------------------------------------------------------
                         required time                         15.132    
                         arrival time                          -9.069    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.950ns (49.655%)  route 1.977ns (50.345%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.618     5.139    DRV/CLK
    SLICE_X63Y24         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.685     6.281    DRV/data_selector_reg[7]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.303     6.707    DRV/data_selector[0]_i_10_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.831 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.477     7.308    DRV/data_selector[0]_i_9_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.432 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.503     7.935    DRV/load
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.059 r  DRV/data_selector[0]_i_5/O
                         net (fo=1, routed)           0.000     8.059    DRV/data_selector[0]_i_5_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.609 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.609    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.732    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.066 r  DRV/data_selector_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.066    DRV/data_selector_reg[8]_i_1_n_6
    SLICE_X63Y25         FDCE                                         r  DRV/data_selector_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.502    14.843    DRV/CLK
    SLICE_X63Y25         FDCE                                         r  DRV/data_selector_reg[9]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    DRV/data_selector_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.906ns  (logic 1.929ns (49.384%)  route 1.977ns (50.616%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.618     5.139    DRV/CLK
    SLICE_X63Y24         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.685     6.281    DRV/data_selector_reg[7]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.303     6.707    DRV/data_selector[0]_i_10_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.831 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.477     7.308    DRV/data_selector[0]_i_9_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.432 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.503     7.935    DRV/load
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.059 r  DRV/data_selector[0]_i_5/O
                         net (fo=1, routed)           0.000     8.059    DRV/data_selector[0]_i_5_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.609 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.609    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.732    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.045 r  DRV/data_selector_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.045    DRV/data_selector_reg[8]_i_1_n_4
    SLICE_X63Y25         FDCE                                         r  DRV/data_selector_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.502    14.843    DRV/CLK
    SLICE_X63Y25         FDCE                                         r  DRV/data_selector_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    DRV/data_selector_reg[11]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -9.045    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.159ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 1.855ns (48.407%)  route 1.977ns (51.593%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.618     5.139    DRV/CLK
    SLICE_X63Y24         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.685     6.281    DRV/data_selector_reg[7]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.303     6.707    DRV/data_selector[0]_i_10_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.831 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.477     7.308    DRV/data_selector[0]_i_9_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.432 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.503     7.935    DRV/load
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.059 r  DRV/data_selector[0]_i_5/O
                         net (fo=1, routed)           0.000     8.059    DRV/data_selector[0]_i_5_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.609 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.609    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.732    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.971 r  DRV/data_selector_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.971    DRV/data_selector_reg[8]_i_1_n_5
    SLICE_X63Y25         FDCE                                         r  DRV/data_selector_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.502    14.843    DRV/CLK
    SLICE_X63Y25         FDCE                                         r  DRV/data_selector_reg[10]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    DRV/data_selector_reg[10]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.159    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 DRV/data_selector_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRV/data_selector_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 1.839ns (48.190%)  route 1.977ns (51.810%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.618     5.139    DRV/CLK
    SLICE_X63Y24         FDCE                                         r  DRV/data_selector_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  DRV/data_selector_reg[7]/Q
                         net (fo=2, routed)           0.685     6.281    DRV/data_selector_reg[7]
    SLICE_X62Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.405 f  DRV/data_selector[0]_i_10/O
                         net (fo=1, routed)           0.303     6.707    DRV/data_selector[0]_i_10_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.124     6.831 r  DRV/data_selector[0]_i_9/O
                         net (fo=1, routed)           0.477     7.308    DRV/data_selector[0]_i_9_n_0
    SLICE_X62Y25         LUT6 (Prop_lut6_I5_O)        0.124     7.432 f  DRV/data_selector[0]_i_7/O
                         net (fo=17, routed)          0.503     7.935    DRV/load
    SLICE_X63Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.059 r  DRV/data_selector[0]_i_5/O
                         net (fo=1, routed)           0.000     8.059    DRV/data_selector[0]_i_5_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.609 r  DRV/data_selector_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.609    DRV/data_selector_reg[0]_i_1_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.723 r  DRV/data_selector_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     8.732    DRV/data_selector_reg[4]_i_1_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.955 r  DRV/data_selector_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.955    DRV/data_selector_reg[8]_i_1_n_7
    SLICE_X63Y25         FDCE                                         r  DRV/data_selector_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.502    14.843    DRV/CLK
    SLICE_X63Y25         FDCE                                         r  DRV/data_selector_reg[8]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X63Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    DRV/data_selector_reg[8]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  6.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 UP/STICKY_CNT/internal_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UP/CONTROLLER/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.583     1.466    UP/STICKY_CNT/CLK
    SLICE_X65Y23         FDCE                                         r  UP/STICKY_CNT/internal_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 f  UP/STICKY_CNT/internal_counter_reg[3]/Q
                         net (fo=6, routed)           0.086     1.694    UP/STICKY_CNT/state[3]
    SLICE_X64Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.739 r  UP/STICKY_CNT/state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.739    UP/CONTROLLER/D[2]
    SLICE_X64Y23         FDCE                                         r  UP/CONTROLLER/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.851     1.978    UP/CONTROLLER/CLK
    SLICE_X64Y23         FDCE                                         r  UP/CONTROLLER/state_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         FDCE (Hold_fdce_C_D)         0.121     1.600    UP/CONTROLLER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DOWN/CONTROLLER/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOWN/STICKY_CNT/internal_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    DOWN/CONTROLLER/CLK
    SLICE_X57Y26         FDCE                                         r  DOWN/CONTROLLER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  DOWN/CONTROLLER/state_reg[0]/Q
                         net (fo=4, routed)           0.113     1.693    DOWN/STICKY_CNT/Q[0]
    SLICE_X56Y26         LUT5 (Prop_lut5_I1_O)        0.048     1.741 r  DOWN/STICKY_CNT/internal_counter[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.741    DOWN/STICKY_CNT/internal_counter[2]_i_1__1_n_0
    SLICE_X56Y26         FDCE                                         r  DOWN/STICKY_CNT/internal_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.949    DOWN/STICKY_CNT/CLK
    SLICE_X56Y26         FDCE                                         r  DOWN/STICKY_CNT/internal_counter_reg[2]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.131     1.583    DOWN/STICKY_CNT/internal_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 DOWN/CONTROLLER/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOWN/STICKY_CNT/internal_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    DOWN/CONTROLLER/CLK
    SLICE_X57Y26         FDCE                                         r  DOWN/CONTROLLER/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  DOWN/CONTROLLER/state_reg[0]/Q
                         net (fo=4, routed)           0.113     1.693    DOWN/STICKY_CNT/Q[0]
    SLICE_X56Y26         LUT4 (Prop_lut4_I1_O)        0.045     1.738 r  DOWN/STICKY_CNT/internal_counter[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.738    DOWN/STICKY_CNT/internal_counter[1]_i_1__2_n_0
    SLICE_X56Y26         FDCE                                         r  DOWN/STICKY_CNT/internal_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.949    DOWN/STICKY_CNT/CLK
    SLICE_X56Y26         FDCE                                         r  DOWN/STICKY_CNT/internal_counter_reg[1]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.121     1.573    DOWN/STICKY_CNT/internal_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 LEFT/FF_0/internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEFT/FF_1/internal_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.582     1.465    LEFT/FF_0/CLK
    SLICE_X58Y26         FDCE                                         r  LEFT/FF_0/internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  LEFT/FF_0/internal_value_reg[0]/Q
                         net (fo=1, routed)           0.116     1.722    LEFT/FF_1/internal_value_reg[0]_0
    SLICE_X59Y26         FDCE                                         r  LEFT/FF_1/internal_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.849     1.976    LEFT/FF_1/CLK
    SLICE_X59Y26         FDCE                                         r  LEFT/FF_1/internal_value_reg[0]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X59Y26         FDCE (Hold_fdce_C_D)         0.070     1.548    LEFT/FF_1/internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 DOWN/STICKY_CNT/internal_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOWN/CONTROLLER/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.770%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    DOWN/STICKY_CNT/CLK
    SLICE_X56Y26         FDCE                                         r  DOWN/STICKY_CNT/internal_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164     1.603 f  DOWN/STICKY_CNT/internal_counter_reg[1]/Q
                         net (fo=8, routed)           0.082     1.685    DOWN/STICKY_CNT/state[1]
    SLICE_X57Y26         LUT6 (Prop_lut6_I2_O)        0.045     1.730 r  DOWN/STICKY_CNT/state[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.730    DOWN/CONTROLLER/D[2]
    SLICE_X57Y26         FDCE                                         r  DOWN/CONTROLLER/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.949    DOWN/CONTROLLER/CLK
    SLICE_X57Y26         FDCE                                         r  DOWN/CONTROLLER/state_reg[2]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X57Y26         FDCE (Hold_fdce_C_D)         0.092     1.544    DOWN/CONTROLLER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 DOWN/CONTROLLER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOWN/CONTROLLER/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    DOWN/CONTROLLER/CLK
    SLICE_X57Y26         FDCE                                         r  DOWN/CONTROLLER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y26         FDCE (Prop_fdce_C_Q)         0.128     1.567 f  DOWN/CONTROLLER/state_reg[1]/Q
                         net (fo=7, routed)           0.069     1.636    DOWN/STICKY_CNT/Q[1]
    SLICE_X57Y26         LUT5 (Prop_lut5_I1_O)        0.099     1.735 r  DOWN/STICKY_CNT/state[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.735    DOWN/CONTROLLER/D[0]
    SLICE_X57Y26         FDCE                                         r  DOWN/CONTROLLER/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.949    DOWN/CONTROLLER/CLK
    SLICE_X57Y26         FDCE                                         r  DOWN/CONTROLLER/state_reg[0]/C
                         clock pessimism             -0.510     1.439    
    SLICE_X57Y26         FDCE (Hold_fdce_C_D)         0.091     1.530    DOWN/CONTROLLER/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 UP/CONTROLLER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UP/STICKY_CNT/internal_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.583     1.466    UP/CONTROLLER/CLK
    SLICE_X64Y23         FDCE                                         r  UP/CONTROLLER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  UP/CONTROLLER/state_reg[1]/Q
                         net (fo=7, routed)           0.128     1.758    UP/STICKY_CNT/Q[1]
    SLICE_X65Y23         LUT5 (Prop_lut5_I2_O)        0.048     1.806 r  UP/STICKY_CNT/internal_counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.806    UP/STICKY_CNT/internal_counter[2]_i_1__0_n_0
    SLICE_X65Y23         FDCE                                         r  UP/STICKY_CNT/internal_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.851     1.978    UP/STICKY_CNT/CLK
    SLICE_X65Y23         FDCE                                         r  UP/STICKY_CNT/internal_counter_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.107     1.586    UP/STICKY_CNT/internal_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 LEFT/STICKY_CNT/internal_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEFT/CONTROLLER/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.333%)  route 0.144ns (43.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.584     1.467    LEFT/STICKY_CNT/CLK
    SLICE_X61Y28         FDCE                                         r  LEFT/STICKY_CNT/internal_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  LEFT/STICKY_CNT/internal_counter_reg[1]/Q
                         net (fo=8, routed)           0.144     1.752    LEFT/STICKY_CNT/state[1]
    SLICE_X59Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.797 r  LEFT/STICKY_CNT/state[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.797    LEFT/CONTROLLER/D[2]
    SLICE_X59Y28         FDCE                                         r  LEFT/CONTROLLER/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.852     1.979    LEFT/CONTROLLER/CLK
    SLICE_X59Y28         FDCE                                         r  LEFT/CONTROLLER/state_reg[2]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y28         FDCE (Hold_fdce_C_D)         0.092     1.573    LEFT/CONTROLLER/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 UP/CONTROLLER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UP/STICKY_CNT/internal_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.583     1.466    UP/CONTROLLER/CLK
    SLICE_X64Y23         FDCE                                         r  UP/CONTROLLER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  UP/CONTROLLER/state_reg[1]/Q
                         net (fo=7, routed)           0.128     1.758    UP/STICKY_CNT/Q[1]
    SLICE_X65Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  UP/STICKY_CNT/internal_counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.803    UP/STICKY_CNT/internal_counter[1]_i_1__1_n_0
    SLICE_X65Y23         FDCE                                         r  UP/STICKY_CNT/internal_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.851     1.978    UP/STICKY_CNT/CLK
    SLICE_X65Y23         FDCE                                         r  UP/STICKY_CNT/internal_counter_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.091     1.570    UP/STICKY_CNT/internal_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 UP/CONTROLLER/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UP/STICKY_CNT/internal_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.583     1.466    UP/CONTROLLER/CLK
    SLICE_X64Y23         FDCE                                         r  UP/CONTROLLER/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  UP/CONTROLLER/state_reg[1]/Q
                         net (fo=7, routed)           0.129     1.759    UP/STICKY_CNT/Q[1]
    SLICE_X65Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  UP/STICKY_CNT/internal_counter[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.804    UP/STICKY_CNT/internal_counter[3]_i_2__0_n_0
    SLICE_X65Y23         FDCE                                         r  UP/STICKY_CNT/internal_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.851     1.978    UP/STICKY_CNT/CLK
    SLICE_X65Y23         FDCE                                         r  UP/STICKY_CNT/internal_counter_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDCE (Hold_fdce_C_D)         0.092     1.571    UP/STICKY_CNT/internal_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y26   CENTRAL/CONTROLLER/state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   CENTRAL/CONTROLLER/state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y28   CENTRAL/CONTROLLER/state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   CENTRAL/FF_0/internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y25   CENTRAL/FF_1/internal_value_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CENTRAL/CONTROLLER/state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   CENTRAL/CONTROLLER/state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   CENTRAL/CONTROLLER/state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y28   CENTRAL/CONTROLLER/state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   CENTRAL/FF_0/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   CENTRAL/FF_1/internal_value_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CENTRAL/CONTROLLER/state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y26   CENTRAL/CONTROLLER/state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   CENTRAL/FF_0/internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y25   CENTRAL/FF_1/internal_value_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   CENTRAL/STICKY_CNT/internal_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CONTROLLER/state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y26   CONTROLLER/state_reg[2]/C



