digraph "CFG for '_Z28SampleConcentrationSlicedDevPfjPK15HIP_vector_typeIjLj2EE' function" {
	label="CFG for '_Z28SampleConcentrationSlicedDevPfjPK15HIP_vector_typeIjLj2EE' function";

	Node0x4f97d70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %5 = getelementptr inbounds i8, i8 addrspace(4)* %4, i64 12\l  %6 = bitcast i8 addrspace(4)* %5 to i32 addrspace(4)*\l  %7 = load i32, i32 addrspace(4)* %6, align 4, !tbaa !4\l  %8 = getelementptr i8, i8 addrspace(4)* %4, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !13, !invariant.load\l... !14\l  %11 = zext i16 %10 to i32\l  %12 = udiv i32 %7, %11\l  %13 = mul i32 %12, %11\l  %14 = icmp ugt i32 %7, %13\l  %15 = zext i1 %14 to i32\l  %16 = add i32 %12, %15\l  %17 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %18 = mul i32 %11, %1\l  %19 = mul i32 %18, %16\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %21 = mul i32 %16, %20\l  %22 = add i32 %21, %17\l  %23 = add i32 %22, %19\l  %24 = zext i32 %23 to i64\l  %25 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %24, i32 0, i32 0, i32 0, i64 0\l  %26 = load i32, i32 addrspace(1)* %25, align 8, !amdgpu.noclobber !14\l  %27 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %2, i64 %24, i32 0, i32 0, i32 0, i64 1\l  %28 = load i32, i32 addrspace(1)* %27, align 4, !amdgpu.noclobber !14\l  %29 = sub i32 %28, %26\l  %30 = uitofp i32 %29 to float\l  %31 = zext i32 %22 to i64\l  %32 = getelementptr inbounds float, float addrspace(1)* %0, i64 %31\l  store float %30, float addrspace(1)* %32, align 4, !tbaa !16\l  ret void\l}"];
}
