{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510088264873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510088264877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 07 15:57:44 2017 " "Processing started: Tue Nov 07 15:57:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510088264877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510088264877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sh_pingpong -c sh_pingpong " "Command: quartus_map --read_settings_files=on --write_settings_files=off sh_pingpong -c sh_pingpong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510088264878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510088265373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510088265373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-behaviour " "Found design unit 1: seven_seg_decoder-behaviour" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/seven_seg_decoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276974 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/seven_seg_decoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510088276974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_keeper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_keeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_keeper-behaviour " "Found design unit 1: score_keeper-behaviour" {  } { { "score_keeper.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/score_keeper.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276974 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_keeper " "Found entity 1: score_keeper" {  } { { "score_keeper.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/score_keeper.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510088276974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behaviour " "Found design unit 1: counter-behaviour" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/counter.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276974 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510088276974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-behaviour " "Found design unit 1: clock_divider-behaviour" {  } { { "clock_divider.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/clock_divider.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276989 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/clock_divider.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510088276989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_decoder-behaviour " "Found design unit 1: led_decoder-behaviour" {  } { { "led_decoder.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/led_decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276989 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_decoder " "Found entity 1: led_decoder" {  } { { "led_decoder.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/led_decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510088276989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledpong.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ledpong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ledPong-behaviour " "Found design unit 1: ledPong-behaviour" {  } { { "ledPong.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/ledPong.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ledPong " "Found entity 1: ledPong" {  } { { "ledPong.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/ledPong.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510088276989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510088276989 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ledPong " "Elaborating entity \"ledPong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510088277021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:clock_div " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:clock_div\"" {  } { { "ledPong.vhd" "clock_div" { Text "C:/intelFPGA_lite/17.0/lab2/ledPong.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510088277021 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clock_divider.vhd(30) " "VHDL Process Statement warning at clock_divider.vhd(30): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divider.vhd" "" { Text "C:/intelFPGA_lite/17.0/lab2/clock_divider.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1510088277021 "|ledPong|clock_divider:clock_div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:spec_counter " "Elaborating entity \"counter\" for hierarchy \"counter:spec_counter\"" {  } { { "ledPong.vhd" "spec_counter" { Text "C:/intelFPGA_lite/17.0/lab2/ledPong.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510088277062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_decoder led_decoder:led_dec_inst " "Elaborating entity \"led_decoder\" for hierarchy \"led_decoder:led_dec_inst\"" {  } { { "ledPong.vhd" "led_dec_inst" { Text "C:/intelFPGA_lite/17.0/lab2/ledPong.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510088277063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:score_left " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:score_left\"" {  } { { "ledPong.vhd" "score_left" { Text "C:/intelFPGA_lite/17.0/lab2/ledPong.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510088277064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_keeper score_keeper:score_keeper_module " "Elaborating entity \"score_keeper\" for hierarchy \"score_keeper:score_keeper_module\"" {  } { { "ledPong.vhd" "score_keeper_module" { Text "C:/intelFPGA_lite/17.0/lab2/ledPong.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510088277065 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510088277553 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510088277706 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510088278007 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510088278007 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "160 " "Implemented 160 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510088278056 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510088278056 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510088278056 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510088278056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "750 " "Peak virtual memory: 750 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510088278066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 07 15:57:58 2017 " "Processing ended: Tue Nov 07 15:57:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510088278066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510088278066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510088278066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510088278066 ""}
