#include <dt-bindings/interrupt-controller/arm-gic.h>

/ {
	model = "Qualcomm Technologies, Inc. Waipio";
	compatible = "qcom,waipio";
	qcom,msm-id = <457 0x10000>;
	interrupt-parent = <&intc>;

	#address-cells = <2>;
	#size-cells = <2>;
	memory { device_type = "memory"; reg = <0 0 0 0>; };


	chosen: chosen { };

	aliases { };

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		CPU0: cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x400>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <&L2_4>;
			L2_4: l2-cache {
			      compatible = "arm,arch-cache";
			      cache-level = <2>;
			      next-level-cache = <&L3_0>;

				L3_0: l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <3>;
				};
			};
		};

		CPU1: cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x500>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <&L2_5>;
			L2_5: l2-cache {
			      compatible = "arm,arch-cache";
			      cache-level = <2>;
			      next-level-cache = <&L3_0>;
			};
		};

		CPU2: cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x600>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <&L2_6>;
			L2_6: l2-cache {
			      compatible = "arm,arch-cache";
			      cache-level = <2>;
			      next-level-cache = <&L3_0>;
			};
		};

		CPU3: cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x700>;
			enable-method = "spin-table";
			cpu-release-addr = <0x0 0x90000000>;
			next-level-cache = <&L2_7>;
			L2_7: l2-cache {
			      compatible = "arm,arch-cache";
			      cache-level = <2>;
			      next-level-cache = <&L3_0>;
			};
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&CPU0>;
				};

				core1 {
					cpu = <&CPU1>;
				};

				core2 {
					cpu = <&CPU2>;
				};

			};

			cluster1 {
				core0 {
					cpu = <&CPU3>;
				};

			};
		};
	};

	soc: soc { };

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		hyp_mem: hyp_region@0x80000000 {
			no-map;
			reg = <0x0 0x80000000 0x0 0x600000>;
		};

		xbl_mem: xbl_region@0x80700000 {
			no-map;
			reg = <0x0 0x80700000 0x0 0x100000>;
		};

		aop_image_mem: aop_image_region@0x80800000 {
			no-map;
			reg = <0x0 0x80800000 0x0 0x60000>;
		};

		aop_cmd_db_mem: aop_cmd_db_region@0x80860000 {
			no-map;
			reg = <0x0 0x80860000 0x0 0x20000>;
		};

		tme_log_mem: tme_log_region@0x80880000 {
			no-map;
			reg = <0x0 0x80880000 0x0 0x4000>;
		};

		secdata_mem: secdata_region@0x808ff000 {
			no-map;
			reg = <0x0 0x808ff000 0x0 0x1000>;
		};

		smem_mem: smem_region@0x80900000 {
			no-map;
			reg = <0x0 0x80900000 0x0 0x200000>;
		};

		cpucp_fw_mem: cpucp_fw_region@0x80b00000 {
			no-map;
			reg = <0x0 0x80b00000 0x0 0x100000>;
		};

		cdsp_secure_heap_mem: cdsp_secure_heap_region@0x80c00000 {
			no-map;
			reg = <0x0 0x80c00000 0x0 0x4600000>;
		};

		camera_mem: camera_region@0x85200000 {
			no-map;
			reg = <0x0 0x85200000 0x0 0x500000>;
		};

		video_mem: video_region@0x85700000 {
			no-map;
			reg = <0x0 0x85700000 0x0 0x700000>;
		};

		cvp_mem: cvp_region@0x85e00000 {
			no-map;
			reg = <0x0 0x85e00000 0x0 0x500000>;
		};

		adsp_mem: adsp_region@0x86300000 {
			no-map;
			reg = <0x0 0x86300000 0x0 0x2100000>;
		};

		slpi_mem: slpi_region@0x88400000 {
			no-map;
			reg = <0x0 0x88400000 0x0 0x1500000>;
		};

		cdsp_mem: cdsp_region@0x89900000 {
			no-map;
			reg = <0x0 0x89900000 0x0 0x1e00000>;
		};

		ipa_fw_mem: ipa_fw_region@0x8b700000 {
			no-map;
			reg = <0x0 0x8b700000 0x0 0x10000>;
		};

		ipa_gsi_mem: ipa_gsi_region@0x8b710000 {
			no-map;
			reg = <0x0 0x8b710000 0x0 0xa000>;
		};

		gpu_micro_code_mem: gpu_micro_code_region@0x8b71a000 {
			no-map;
			reg = <0x0 0x8b71a000 0x0 0x2000>;
		};

		spss_region_mem: spss_region_region@0x8b800000 {
			no-map;
			reg = <0x0 0x8b800000 0x0 0x100000>;
		};

		mpss_mem: mpss_region@0x8bc00000 {
			no-map;
			reg = <0x0 0x8bc00000 0x0 0x13200000>;
		};

		/* uefi region can be reused by HLOS */

		qheebsp_reserved_mem: qheebsp_reserved_region@0xe0000000 {
			no-map;
			reg = <0x0 0xe0000000 0x0 0x600000>;
		};

		debug_vm_mem: debug_vm_region@0xe0600000 {
			no-map;
			reg = <0x0 0xe0600000 0x0 0x100000>;
		};

		hyp_reserved_mem: hyp_reserved_region@0xe0700000 {
			no-map;
			reg = <0x0 0xe0700000 0x0 0x100000>;
		};

		trust_ui_vm_mem: trust_ui_vm_region@0xe0800000 {
			no-map;
			reg = <0x0 0xe0800000 0x0 0x8000000>;
		};

		tz_stat_mem: tz_stat_region@0xe8800000 {
			no-map;
			reg = <0x0 0xe8800000 0x0 0x100000>;
		};

		tags_mem: tags_region@0xe8900000 {
			no-map;
			reg = <0x0 0xe8900000 0x0 0x1200000>;
		};

		qtee_mem: qtee_region@0xe9b00000 {
			no-map;
			reg = <0x0 0xe9b00000 0x0 0x500000>;
		};

		trusted_apps_mem: trusted_apps_region@0xea000000 {
			no-map;
			reg = <0x0 0xea000000 0x0 0x3900000>;
		};

		trusted_apps_ext_mem: trusted_apps_ext_region@0xed900000 {
			no-map;
			reg = <0x0 0xed900000 0x0 0x1700000>;
		};
	};
};

&soc {
	#address-cells = <1>;
	#size-cells = <1>;
	ranges = <0 0 0 0xffffffff>;
	compatible = "simple-bus";

	intc: interrupt-controller@17100000 {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		interrupt-controller;
		#redistributor-regions = <1>;
		redistributor-stride = <0x0 0x40000>;
		reg = <0x17100000 0x10000>,     /* GICD */
		      <0x17180000 0x200000>;    /* GICR * 8 */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	arch_timer: timer {
		compatible = "arm,armv8-timer";
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 12 (GIC_CPU_MASK_SIMPLE(8) | IRQ_TYPE_LEVEL_LOW)>;
		clock-frequency = <19200000>;
	};

	memtimer: timer@17420000 {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		compatible = "arm,armv7-timer-mem";
		reg = <0x17420000 0x1000>;
		clock-frequency = <19200000>;

		frame@17421000 {
			frame-number = <0>;
			interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17421000 0x1000>,
			      <0x17422000 0x1000>;
		};

		frame@17423000 {
			frame-number = <1>;
			interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17423000 0x1000>;
			status = "disabled";
		};

		frame@17425000 {
			frame-number = <2>;
			interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17425000 0x1000>;
			status = "disabled";
		};

		frame@17427000 {
			frame-number = <3>;
			interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17427000 0x1000>;
			status = "disabled";
		};

		frame@17429000 {
			frame-number = <4>;
			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x17429000 0x1000>;
			status = "disabled";
		};

		frame@1742b000 {
			frame-number = <5>;
			interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x1742b000 0x1000>;
			status = "disabled";
		};

		frame@1742d000 {
			frame-number = <6>;
			interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
			reg = <0x1742d000 0x1000>;
			status = "disabled";
		};
	};

	tlmm: pinctrl@f000000 {
		compatible = "qcom,waipio-pinctrl";
		reg = <0x0F000000 0x1000000>;
		interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
		gpio-controller;
		#gpio-cells = <2>;
		interrupt-controller;
		#interrupt-cells = <2>;
	};
};

#include "waipio-pinctrl.dtsi"
