#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002481c7f6180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002481c7f6310 .scope module, "check_extrema" "check_extrema" 3 20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 4 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 4 "second_address";
    .port_info 6 /INPUT 1 "enable";
    .port_info 7 /OUTPUT 2 "x";
    .port_info 8 /OUTPUT 2 "y";
    .port_info 9 /OUTPUT 1 "first_is_extremum";
    .port_info 10 /OUTPUT 1 "second_is_extremum";
    .port_info 11 /OUTPUT 1 "done_checking";
P_000002481c867ca0 .param/l "ABS_CONTRAST_THRESHOLD" 0 3 22, +C4<00000000000000000000000000000100>;
P_000002481c867cd8 .param/l "BIT_DEPTH" 0 3 21, +C4<00000000000000000000000000001001>;
P_000002481c867d10 .param/l "DIMENSION" 0 3 23, +C4<00000000000000000000000000000100>;
enum000002481c834a30 .enum2/s (32)
   "TOP" 0,
   "TOPR" 1,
   "TOPL" 2,
   "BOT" 3,
   "BOTR" 4,
   "BOTL" 5,
   "RIGHT" 6,
   "LEFT" 7,
   "MIDDLE" 8,
   "NULL" 9
 ;
enum000002481c844ae0 .enum2/s (32)
   "IDLE" 0,
   "START_ROW" 1,
   "CHECK" 2,
   "INCREMENT" 3,
   "SHIFT_RIGHT" 4
 ;
o000002481c920238 .functor BUFZ 1, C4<z>; HiZ drive
v000002481c895dd0_0 .net "clk", 0 0, o000002481c920238;  0 drivers
v000002481c8953d0_0 .var "done_checking", 0 0;
o000002481c9206b8 .functor BUFZ 1, C4<z>; HiZ drive
v000002481c895470_0 .net "enable", 0 0, o000002481c9206b8;  0 drivers
v000002481c8955b0_0 .net "first_address", 3 0, v000002481c866cb0_0;  1 drivers
v000002481c895970_0 .var/s "first_bottom", 8 0;
v000002481c894070_0 .var/s "first_bottom_left", 8 0;
v000002481c895ab0_0 .var/s "first_bottom_right", 8 0;
o000002481c9202f8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000002481c895a10_0 .net/s "first_data", 8 0, o000002481c9202f8;  0 drivers
v000002481c895650_0 .var "first_is_extremum", 0 0;
v000002481c895510_0 .var "first_is_max", 0 0;
v000002481c894b10_0 .var "first_is_min", 0 0;
v000002481c8956f0_0 .var/s "first_left", 8 0;
v000002481c894110_0 .var/s "first_middle", 8 0;
v000002481c895790_0 .var/s "first_right", 8 0;
v000002481c895c90_0 .var/s "first_top", 8 0;
v000002481c894bb0_0 .var/s "first_top_left", 8 0;
v000002481c894c50_0 .var/s "first_top_right", 8 0;
v000002481c8941b0_0 .var/2s "pixel_pos", 31 0;
v000002481c895bf0_0 .var "read", 0 0;
v000002481c894250_0 .var "read_x", 1 0;
v000002481c8942f0_0 .var "read_y", 1 0;
v000002481c894e30_0 .net "reader_busy", 0 0, v000002481c866b70_0;  1 drivers
v000002481c894a70_0 .net "reader_done", 0 0, v000002481c866c10_0;  1 drivers
o000002481c920358 .functor BUFZ 1, C4<z>; HiZ drive
v000002481c894cf0_0 .net "rst_in", 0 0, o000002481c920358;  0 drivers
v000002481c8947f0_0 .net "second_address", 3 0, v000002481c894750_0;  1 drivers
v000002481c895150_0 .var/s "second_bottom", 8 0;
v000002481c8951f0_0 .var/s "second_bottom_left", 8 0;
v000002481c894d90_0 .var/s "second_bottom_right", 8 0;
o000002481c9203b8 .functor BUFZ 9, C4<zzzzzzzzz>; HiZ drive
v000002481c894ed0_0 .net/s "second_data", 8 0, o000002481c9203b8;  0 drivers
v000002481c894890_0 .var "second_is_extremum", 0 0;
v000002481c8946b0_0 .var "second_is_max", 0 0;
v000002481c895e70_0 .var "second_is_min", 0 0;
v000002481c895290_0 .var/s "second_left", 8 0;
v000002481c8949d0_0 .var/s "second_middle", 8 0;
v000002481c894f70_0 .var/s "second_right", 8 0;
v000002481c894390_0 .var/s "second_top", 8 0;
v000002481c895830_0 .var/s "second_top_left", 8 0;
v000002481c894430_0 .var/s "second_top_right", 8 0;
v000002481c895f10_0 .var/2s "state", 31 0;
v000002481c8958d0_0 .var "x", 1 0;
v000002481c895b50_0 .var "y", 1 0;
E_000002481c850760/0 .event anyedge, v000002481c8941b0_0, v000002481c8958d0_0, v000002481c895b50_0, v000002481c894110_0;
E_000002481c850760/1 .event anyedge, v000002481c8956f0_0, v000002481c895790_0, v000002481c895c90_0, v000002481c894c50_0;
E_000002481c850760/2 .event anyedge, v000002481c894bb0_0, v000002481c895970_0, v000002481c895ab0_0, v000002481c894070_0;
E_000002481c850760/3 .event anyedge, v000002481c8949d0_0, v000002481c895290_0, v000002481c894f70_0, v000002481c894390_0;
E_000002481c850760/4 .event anyedge, v000002481c894430_0, v000002481c895830_0, v000002481c895150_0, v000002481c894d90_0;
E_000002481c850760/5 .event anyedge, v000002481c8951f0_0;
E_000002481c850760 .event/or E_000002481c850760/0, E_000002481c850760/1, E_000002481c850760/2, E_000002481c850760/3, E_000002481c850760/4, E_000002481c850760/5;
S_000002481c7eccc0 .scope module, "reader" "read_pixel" 3 158, 4 5 0, S_000002481c7f6310;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 4 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 4 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 2 "x";
    .port_info 8 /INPUT 2 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000002481c845ad0 .param/l "BIT_DEPTH" 0 4 6, +C4<00000000000000000000000000001001>;
P_000002481c845b08 .param/l "DIMENSION" 0 4 7, +C4<00000000000000000000000000000100>;
enum000002481c845fc0 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v000002481c867110_0 .net *"_ivl_0", 31 0, L_000002481c898130;  1 drivers
L_000002481c951fb8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481c866850_0 .net *"_ivl_11", 29 0, L_000002481c951fb8;  1 drivers
v000002481c867570_0 .net *"_ivl_12", 31 0, L_000002481c899ad0;  1 drivers
L_000002481c951f28 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481c866710_0 .net *"_ivl_3", 29 0, L_000002481c951f28;  1 drivers
L_000002481c951f70 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002481c8671b0_0 .net/2u *"_ivl_4", 31 0, L_000002481c951f70;  1 drivers
v000002481c8668f0_0 .net *"_ivl_7", 31 0, L_000002481c8993f0;  1 drivers
v000002481c866670_0 .net *"_ivl_8", 31 0, L_000002481c898810;  1 drivers
v000002481c867250_0 .net "address", 3 0, L_000002481c898310;  1 drivers
v000002481c866b70_0 .var "busy", 0 0;
v000002481c867430_0 .net "clk", 0 0, o000002481c920238;  alias, 0 drivers
v000002481c866ad0_0 .var "counter", 1 0;
v000002481c866c10_0 .var "done", 0 0;
v000002481c866cb0_0 .var "first_address", 3 0;
v000002481c867390_0 .net/s "first_data", 8 0, o000002481c9202f8;  alias, 0 drivers
v000002481c8674d0_0 .net "input_ready", 0 0, v000002481c895bf0_0;  1 drivers
v000002481c894930_0 .net "rst_in", 0 0, o000002481c920358;  alias, 0 drivers
v000002481c894750_0 .var "second_address", 3 0;
v000002481c895010_0 .net/s "second_data", 8 0, o000002481c9203b8;  alias, 0 drivers
v000002481c8950b0_0 .var/2s "state", 31 0;
v000002481c895330_0 .net "x", 1 0, v000002481c894250_0;  1 drivers
v000002481c895d30_0 .net "y", 1 0, v000002481c8942f0_0;  1 drivers
E_000002481c851360 .event posedge, v000002481c867430_0;
L_000002481c898130 .concat [ 2 30 0 0], v000002481c8942f0_0, L_000002481c951f28;
L_000002481c8993f0 .arith/mult 32, L_000002481c898130, L_000002481c951f70;
L_000002481c898810 .concat [ 2 30 0 0], v000002481c894250_0, L_000002481c951fb8;
L_000002481c899ad0 .arith/sum 32, L_000002481c8993f0, L_000002481c898810;
L_000002481c898310 .part L_000002481c899ad0, 0, 4;
S_000002481c7ecb30 .scope module, "check_extrema_tb" "check_extrema_tb" 5 10;
 .timescale -9 -12;
P_000002481c845750 .param/l "BIT_DEPTH" 0 5 11, +C4<00000000000000000000000000001001>;
P_000002481c845788 .param/l "DIMENSION" 0 5 12, +C4<00000000000000000000000000000100>;
v000002481c896620_0 .net "busy", 0 0, v000002481c896b20_0;  1 drivers
v000002481c896800_0 .var "clk_in", 0 0;
v000002481c896940_0 .net "first_address", 3 0, v000002481c896ee0_0;  1 drivers
v000002481c896a80_0 .net/s "first_data", 8 0, L_000002481c828e60;  1 drivers
v000002481c899850_0 .var "read", 0 0;
v000002481c899670_0 .net "reader_done", 0 0, v000002481c897520_0;  1 drivers
v000002481c898db0_0 .var "rst_in", 0 0;
v000002481c899f30_0 .net "second_address", 3 0, v000002481c897660_0;  1 drivers
v000002481c899df0_0 .net/s "second_data", 8 0, L_000002481c828ed0;  1 drivers
v000002481c899490_0 .var "x", 1 0;
v000002481c898770_0 .var "y", 1 0;
S_000002481c7b2830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 82, 5 82 0, S_000002481c7ecb30;
 .timescale -9 -12;
v000002481c894570_0 .var/2s "i", 31 0;
S_000002481c7b29c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 83, 5 83 0, S_000002481c7b2830;
 .timescale -9 -12;
v000002481c8944d0_0 .var/2s "j", 31 0;
S_000002481c7b2b50 .scope module, "first_bram" "xilinx_single_port_ram_read_first" 5 40, 6 12 0, S_000002481c7ecb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addra";
    .port_info 1 /INPUT 9 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 9 "douta";
P_000002481c801520 .param/str "INIT_FILE" 0 6 16, "first_test_bram.mem";
P_000002481c801558 .param/l "RAM_DEPTH" 0 6 14, +C4<00000000000000000000000000010000>;
P_000002481c801590 .param/str "RAM_PERFORMANCE" 0 6 15, "HIGH_PERFORMANCE";
P_000002481c8015c8 .param/l "RAM_WIDTH" 0 6 13, +C4<00000000000000000000000000001001>;
v000002481c897020 .array "BRAM", 0 15, 8 0;
v000002481c896080_0 .net "addra", 3 0, v000002481c896ee0_0;  alias, 1 drivers
v000002481c8968a0_0 .net "clka", 0 0, v000002481c896800_0;  1 drivers
L_000002481c952288 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000002481c897e80_0 .net "dina", 8 0, L_000002481c952288;  1 drivers
v000002481c8972a0_0 .net "douta", 8 0, L_000002481c828e60;  alias, 1 drivers
L_000002481c952120 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002481c8969e0_0 .net "ena", 0 0, L_000002481c952120;  1 drivers
v000002481c896d00_0 .var "ram_data", 8 0;
L_000002481c952168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002481c896bc0_0 .net "regcea", 0 0, L_000002481c952168;  1 drivers
v000002481c8973e0_0 .net "rsta", 0 0, v000002481c898db0_0;  1 drivers
L_000002481c9520d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002481c896da0_0 .net "wea", 0 0, L_000002481c9520d8;  1 drivers
S_000002481c9510a0 .scope function.vec4.u32, "clogb2" "clogb2" 6 76, 6 76 0, S_000002481c7b2b50;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002481c9510a0
v000002481c897160_0 .var/i "depth", 31 0;
TD_check_extrema_tb.first_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000002481c897160_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002481c897160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002481c897160_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000002481c951230 .scope generate, "output_register" "output_register" 6 53, 6 53 0, S_000002481c7b2b50;
 .timescale -9 -12;
L_000002481c828e60 .functor BUFZ 9, v000002481c897340_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000002481c897340_0 .var "douta_reg", 8 0;
E_000002481c8509e0 .event posedge, v000002481c8968a0_0;
S_000002481c9513c0 .scope generate, "use_init_file" "use_init_file" 6 33, 6 33 0, S_000002481c7b2b50;
 .timescale -9 -12;
S_000002481c951550 .scope module, "reader" "read_pixel" 5 19, 4 5 0, S_000002481c7ecb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 9 "first_data";
    .port_info 3 /OUTPUT 4 "first_address";
    .port_info 4 /INPUT 9 "second_data";
    .port_info 5 /OUTPUT 4 "second_address";
    .port_info 6 /INPUT 1 "input_ready";
    .port_info 7 /INPUT 2 "x";
    .port_info 8 /INPUT 2 "y";
    .port_info 9 /OUTPUT 1 "busy";
    .port_info 10 /OUTPUT 1 "done";
P_000002481c844cd0 .param/l "BIT_DEPTH" 0 4 6, +C4<00000000000000000000000000001001>;
P_000002481c844d08 .param/l "DIMENSION" 0 4 7, +C4<00000000000000000000000000000100>;
enum000002481c846490 .enum2/s (32)
   "IDLE" 0,
   "BUSY" 1
 ;
v000002481c896580_0 .net *"_ivl_0", 31 0, L_000002481c898090;  1 drivers
L_000002481c952090 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481c897840_0 .net *"_ivl_11", 29 0, L_000002481c952090;  1 drivers
v000002481c897c00_0 .net *"_ivl_12", 31 0, L_000002481c899990;  1 drivers
L_000002481c952000 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002481c897480_0 .net *"_ivl_3", 29 0, L_000002481c952000;  1 drivers
L_000002481c952048 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002481c897f20_0 .net/2u *"_ivl_4", 31 0, L_000002481c952048;  1 drivers
v000002481c897de0_0 .net *"_ivl_7", 31 0, L_000002481c898bd0;  1 drivers
v000002481c896120_0 .net *"_ivl_8", 31 0, L_000002481c898d10;  1 drivers
v000002481c8961c0_0 .net "address", 3 0, L_000002481c8998f0;  1 drivers
v000002481c896b20_0 .var "busy", 0 0;
v000002481c8963a0_0 .net "clk", 0 0, v000002481c896800_0;  alias, 1 drivers
v000002481c897200_0 .var "counter", 1 0;
v000002481c897520_0 .var "done", 0 0;
v000002481c896ee0_0 .var "first_address", 3 0;
v000002481c896260_0 .net/s "first_data", 8 0, L_000002481c828e60;  alias, 1 drivers
v000002481c896c60_0 .net "input_ready", 0 0, v000002481c899850_0;  1 drivers
v000002481c8975c0_0 .net "rst_in", 0 0, v000002481c898db0_0;  alias, 1 drivers
v000002481c897660_0 .var "second_address", 3 0;
v000002481c896e40_0 .net/s "second_data", 8 0, L_000002481c828ed0;  alias, 1 drivers
v000002481c897700_0 .var/2s "state", 31 0;
v000002481c896300_0 .net "x", 1 0, v000002481c899490_0;  1 drivers
v000002481c8977a0_0 .net "y", 1 0, v000002481c898770_0;  1 drivers
L_000002481c898090 .concat [ 2 30 0 0], v000002481c898770_0, L_000002481c952000;
L_000002481c898bd0 .arith/mult 32, L_000002481c898090, L_000002481c952048;
L_000002481c898d10 .concat [ 2 30 0 0], v000002481c899490_0, L_000002481c952090;
L_000002481c899990 .arith/sum 32, L_000002481c898bd0, L_000002481c898d10;
L_000002481c8998f0 .part L_000002481c899990, 0, 4;
S_000002481c9517f0 .scope module, "second_bram" "xilinx_single_port_ram_read_first" 5 56, 6 12 0, S_000002481c7ecb30;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "addra";
    .port_info 1 /INPUT 9 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 9 "douta";
P_000002481c951980 .param/str "INIT_FILE" 0 6 16, "second_test_bram.mem";
P_000002481c9519b8 .param/l "RAM_DEPTH" 0 6 14, +C4<00000000000000000000000000010000>;
P_000002481c9519f0 .param/str "RAM_PERFORMANCE" 0 6 15, "HIGH_PERFORMANCE";
P_000002481c951a28 .param/l "RAM_WIDTH" 0 6 13, +C4<00000000000000000000000000001001>;
v000002481c897ca0 .array "BRAM", 0 15, 8 0;
v000002481c8978e0_0 .net "addra", 3 0, v000002481c897660_0;  alias, 1 drivers
v000002481c896f80_0 .net "clka", 0 0, v000002481c896800_0;  alias, 1 drivers
L_000002481c9522d0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v000002481c896760_0 .net "dina", 8 0, L_000002481c9522d0;  1 drivers
v000002481c897980_0 .net "douta", 8 0, L_000002481c828ed0;  alias, 1 drivers
L_000002481c9521f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002481c897a20_0 .net "ena", 0 0, L_000002481c9521f8;  1 drivers
v000002481c897b60_0 .var "ram_data", 8 0;
L_000002481c952240 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002481c8970c0_0 .net "regcea", 0 0, L_000002481c952240;  1 drivers
v000002481c897ac0_0 .net "rsta", 0 0, v000002481c898db0_0;  alias, 1 drivers
L_000002481c9521b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002481c897d40_0 .net "wea", 0 0, L_000002481c9521b0;  1 drivers
S_000002481c951a70 .scope function.vec4.u32, "clogb2" "clogb2" 6 76, 6 76 0, S_000002481c9517f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000002481c951a70
v000002481c8966c0_0 .var/i "depth", 31 0;
TD_check_extrema_tb.second_bram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000002481c8966c0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000002481c8966c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000002481c8966c0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000002481c951c00 .scope generate, "output_register" "output_register" 6 53, 6 53 0, S_000002481c9517f0;
 .timescale -9 -12;
L_000002481c828ed0 .functor BUFZ 9, v000002481c8964e0_0, C4<000000000>, C4<000000000>, C4<000000000>;
v000002481c8964e0_0 .var "douta_reg", 8 0;
S_000002481c951d90 .scope generate, "use_init_file" "use_init_file" 6 33, 6 33 0, S_000002481c9517f0;
 .timescale -9 -12;
    .scope S_000002481c7eccc0;
T_2 ;
    %wait E_000002481c851360;
    %load/vec4 v000002481c894930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002481c866ad0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002481c8950b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v000002481c8674d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002481c8950b0_0, 0;
    %load/vec4 v000002481c867250_0;
    %assign/vec4 v000002481c866cb0_0, 0;
    %load/vec4 v000002481c867250_0;
    %assign/vec4 v000002481c894750_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002481c866ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c866b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c866c10_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002481c8950b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c866c10_0, 0;
T_2.6 ;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v000002481c866ad0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002481c8950b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c866c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c866b70_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000002481c866ad0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002481c866ad0_0, 0;
T_2.8 ;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002481c7f6310;
T_3 ;
Ewait_0 .event/or E_000002481c850760, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002481c8941b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %load/vec4 v000002481c8958d0_0;
    %store/vec4 v000002481c894250_0, 0, 2;
    %load/vec4 v000002481c895b50_0;
    %store/vec4 v000002481c8942f0_0, 0, 2;
    %jmp T_3.9;
T_3.0 ;
    %load/vec4 v000002481c8958d0_0;
    %store/vec4 v000002481c894250_0, 0, 2;
    %load/vec4 v000002481c895b50_0;
    %subi 1, 0, 2;
    %store/vec4 v000002481c8942f0_0, 0, 2;
    %jmp T_3.9;
T_3.1 ;
    %load/vec4 v000002481c8958d0_0;
    %addi 1, 0, 2;
    %store/vec4 v000002481c894250_0, 0, 2;
    %load/vec4 v000002481c895b50_0;
    %subi 1, 0, 2;
    %store/vec4 v000002481c8942f0_0, 0, 2;
    %jmp T_3.9;
T_3.2 ;
    %load/vec4 v000002481c8958d0_0;
    %subi 1, 0, 2;
    %store/vec4 v000002481c894250_0, 0, 2;
    %load/vec4 v000002481c895b50_0;
    %subi 1, 0, 2;
    %store/vec4 v000002481c8942f0_0, 0, 2;
    %jmp T_3.9;
T_3.3 ;
    %load/vec4 v000002481c8958d0_0;
    %store/vec4 v000002481c894250_0, 0, 2;
    %load/vec4 v000002481c895b50_0;
    %addi 1, 0, 2;
    %store/vec4 v000002481c8942f0_0, 0, 2;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v000002481c8958d0_0;
    %addi 1, 0, 2;
    %store/vec4 v000002481c894250_0, 0, 2;
    %load/vec4 v000002481c895b50_0;
    %addi 1, 0, 2;
    %store/vec4 v000002481c8942f0_0, 0, 2;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000002481c8958d0_0;
    %subi 1, 0, 2;
    %store/vec4 v000002481c894250_0, 0, 2;
    %load/vec4 v000002481c895b50_0;
    %addi 1, 0, 2;
    %store/vec4 v000002481c8942f0_0, 0, 2;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v000002481c8958d0_0;
    %addi 1, 0, 2;
    %store/vec4 v000002481c894250_0, 0, 2;
    %load/vec4 v000002481c895b50_0;
    %store/vec4 v000002481c8942f0_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v000002481c8958d0_0;
    %subi 1, 0, 2;
    %store/vec4 v000002481c894250_0, 0, 2;
    %load/vec4 v000002481c895b50_0;
    %store/vec4 v000002481c8942f0_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c8956f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_3.25, 5;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c895790_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.25;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_3.24, 22;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c895c90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.24;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_3.23, 21;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c894c50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.23;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_3.22, 20;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c894bb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.22;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_3.21, 19;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c895970_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.21;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_3.20, 18;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c895ab0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.20;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_3.19, 17;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c894070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.19;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_3.18, 16;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.18;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_3.17, 15;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c895290_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.17;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_3.16, 14;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c894f70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.16;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_3.15, 13;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c894390_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.15;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_3.14, 12;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c894430_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.14;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.13, 11;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c895830_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.13;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.12, 10;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c895150_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.12;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.11, 9;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c894d90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.11;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.10, 8;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c8951f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.10;
    %store/vec4 v000002481c894b10_0, 0, 1;
    %load/vec4 v000002481c8956f0_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_3.41, 5;
    %load/vec4 v000002481c895790_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.41;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_3.40, 22;
    %load/vec4 v000002481c895c90_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.40;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_3.39, 21;
    %load/vec4 v000002481c894c50_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.39;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_3.38, 20;
    %load/vec4 v000002481c894bb0_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.38;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_3.37, 19;
    %load/vec4 v000002481c895970_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.37;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_3.36, 18;
    %load/vec4 v000002481c895ab0_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.36;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_3.35, 17;
    %load/vec4 v000002481c894070_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.35;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_3.34, 16;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.34;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_3.33, 15;
    %load/vec4 v000002481c895290_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.33;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_3.32, 14;
    %load/vec4 v000002481c894f70_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.32;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_3.31, 13;
    %load/vec4 v000002481c894390_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.31;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_3.30, 12;
    %load/vec4 v000002481c894430_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.30;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.29, 11;
    %load/vec4 v000002481c895830_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.29;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.28, 10;
    %load/vec4 v000002481c895150_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.28;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.27, 9;
    %load/vec4 v000002481c894d90_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.27;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.26, 8;
    %load/vec4 v000002481c8951f0_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.26;
    %store/vec4 v000002481c895510_0, 0, 1;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c895290_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_3.57, 5;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c894f70_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.57;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_3.56, 22;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c894390_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.56;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_3.55, 21;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c894430_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.55;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_3.54, 20;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c895830_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.54;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_3.53, 19;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c895150_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.53;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_3.52, 18;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c894d90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.52;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_3.51, 17;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c8951f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.51;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_3.50, 16;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c894110_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.50;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_3.49, 15;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c8956f0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.49;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_3.48, 14;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c895790_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.48;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_3.47, 13;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c895c90_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.47;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_3.46, 12;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c894c50_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.46;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.45, 11;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c894bb0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.45;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.44, 10;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c895970_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.44;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.43, 9;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c895ab0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.43;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.42, 8;
    %load/vec4 v000002481c8949d0_0;
    %load/vec4 v000002481c894070_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.42;
    %store/vec4 v000002481c895e70_0, 0, 1;
    %load/vec4 v000002481c895290_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_3.73, 5;
    %load/vec4 v000002481c894f70_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.73;
    %flag_set/vec4 22;
    %flag_get/vec4 22;
    %jmp/0 T_3.72, 22;
    %load/vec4 v000002481c894390_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.72;
    %flag_set/vec4 21;
    %flag_get/vec4 21;
    %jmp/0 T_3.71, 21;
    %load/vec4 v000002481c894430_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.71;
    %flag_set/vec4 20;
    %flag_get/vec4 20;
    %jmp/0 T_3.70, 20;
    %load/vec4 v000002481c895830_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.70;
    %flag_set/vec4 19;
    %flag_get/vec4 19;
    %jmp/0 T_3.69, 19;
    %load/vec4 v000002481c895150_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.69;
    %flag_set/vec4 18;
    %flag_get/vec4 18;
    %jmp/0 T_3.68, 18;
    %load/vec4 v000002481c894d90_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.68;
    %flag_set/vec4 17;
    %flag_get/vec4 17;
    %jmp/0 T_3.67, 17;
    %load/vec4 v000002481c8951f0_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.67;
    %flag_set/vec4 16;
    %flag_get/vec4 16;
    %jmp/0 T_3.66, 16;
    %load/vec4 v000002481c894110_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.66;
    %flag_set/vec4 15;
    %flag_get/vec4 15;
    %jmp/0 T_3.65, 15;
    %load/vec4 v000002481c8956f0_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.65;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_3.64, 14;
    %load/vec4 v000002481c895790_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.64;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_3.63, 13;
    %load/vec4 v000002481c895c90_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.63;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_3.62, 12;
    %load/vec4 v000002481c894c50_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.62;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_3.61, 11;
    %load/vec4 v000002481c894bb0_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.61;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.60, 10;
    %load/vec4 v000002481c895970_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.60;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.59, 9;
    %load/vec4 v000002481c895ab0_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.59;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_3.58, 8;
    %load/vec4 v000002481c894070_0;
    %load/vec4 v000002481c8949d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_3.58;
    %store/vec4 v000002481c8946b0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002481c7f6310;
T_4 ;
    %wait E_000002481c851360;
    %load/vec4 v000002481c894cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002481c895f10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c894890_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002481c8958d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002481c895b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c8953d0_0, 0;
T_4.0 ;
    %load/vec4 v000002481c895f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v000002481c895470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002481c8958d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002481c895b50_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002481c895f10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c8953d0_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002481c895f10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c8953d0_0, 0;
T_4.9 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v000002481c8941b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.10 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c895c90_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c894390_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.23;
T_4.22 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.23 ;
    %jmp T_4.21;
T_4.11 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.24, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c894c50_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c894430_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.25 ;
    %jmp T_4.21;
T_4.12 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c895790_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c894f70_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.27 ;
    %jmp T_4.21;
T_4.13 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.28, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c895ab0_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c894d90_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.29;
T_4.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.29 ;
    %jmp T_4.21;
T_4.14 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.30, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c895970_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c895150_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.31 ;
    %jmp T_4.21;
T_4.15 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.32, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c894070_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c8951f0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.33;
T_4.32 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.33 ;
    %jmp T_4.21;
T_4.16 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.34, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c8956f0_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c895290_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.35;
T_4.34 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.35 ;
    %jmp T_4.21;
T_4.17 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.36, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c894bb0_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c895830_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.37;
T_4.36 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.37 ;
    %jmp T_4.21;
T_4.18 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.38, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c894bb0_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c895830_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.39;
T_4.38 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.39 ;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.40, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c894110_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c8949d0_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002481c895f10_0, 0;
    %jmp T_4.41;
T_4.40 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.41 ;
    %jmp T_4.21;
T_4.20 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v000002481c894b10_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.44, 8;
    %load/vec4 v000002481c895510_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.44;
    %jmp/0xz  T_4.42, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895650_0, 0;
    %jmp T_4.43;
T_4.42 ;
    %load/vec4 v000002481c895e70_0;
    %flag_set/vec4 8;
    %jmp/1 T_4.47, 8;
    %load/vec4 v000002481c8946b0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_4.47;
    %jmp/0xz  T_4.45, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c894890_0, 0;
T_4.45 ;
T_4.43 ;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000002481c895f10_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c894890_0, 0;
    %load/vec4 v000002481c8958d0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_4.48, 5;
    %load/vec4 v000002481c8958d0_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002481c8958d0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002481c895f10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %jmp T_4.49;
T_4.48 ;
    %load/vec4 v000002481c895b50_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_4.50, 5;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002481c8958d0_0, 0;
    %load/vec4 v000002481c895b50_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002481c895b50_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002481c895f10_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %jmp T_4.51;
T_4.50 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002481c895f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c8953d0_0, 0;
T_4.51 ;
T_4.49 ;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v000002481c8941b0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 32;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_4.53, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_4.54, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_4.55, 6;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %jmp T_4.57;
T_4.52 ;
    %load/vec4 v000002481c895c90_0;
    %assign/vec4 v000002481c894bb0_0, 0;
    %load/vec4 v000002481c895970_0;
    %assign/vec4 v000002481c894070_0, 0;
    %load/vec4 v000002481c894110_0;
    %assign/vec4 v000002481c8956f0_0, 0;
    %load/vec4 v000002481c894c50_0;
    %assign/vec4 v000002481c895c90_0, 0;
    %load/vec4 v000002481c895ab0_0;
    %assign/vec4 v000002481c895970_0, 0;
    %load/vec4 v000002481c895790_0;
    %assign/vec4 v000002481c894110_0, 0;
    %load/vec4 v000002481c894390_0;
    %assign/vec4 v000002481c895830_0, 0;
    %load/vec4 v000002481c895150_0;
    %assign/vec4 v000002481c8951f0_0, 0;
    %load/vec4 v000002481c8949d0_0;
    %assign/vec4 v000002481c895290_0, 0;
    %load/vec4 v000002481c894430_0;
    %assign/vec4 v000002481c894390_0, 0;
    %load/vec4 v000002481c894d90_0;
    %assign/vec4 v000002481c895150_0, 0;
    %load/vec4 v000002481c894f70_0;
    %assign/vec4 v000002481c8949d0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.57;
T_4.53 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.58, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c894c50_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c894430_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.59 ;
    %jmp T_4.57;
T_4.54 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.60, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c895790_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c894f70_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.61 ;
    %jmp T_4.57;
T_4.55 ;
    %load/vec4 v000002481c894a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.62, 8;
    %load/vec4 v000002481c895a10_0;
    %assign/vec4 v000002481c895ab0_0, 0;
    %load/vec4 v000002481c894ed0_0;
    %assign/vec4 v000002481c894d90_0, 0;
    %pushi/vec4 9, 0, 32;
    %assign/vec4 v000002481c8941b0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000002481c895f10_0, 0;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c895bf0_0, 0;
T_4.63 ;
    %jmp T_4.57;
T_4.57 ;
    %pop/vec4 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002481c951550;
T_5 ;
    %wait E_000002481c8509e0;
    %load/vec4 v000002481c8975c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002481c897200_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002481c897700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000002481c896c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000002481c897700_0, 0;
    %load/vec4 v000002481c8961c0_0;
    %assign/vec4 v000002481c896ee0_0, 0;
    %load/vec4 v000002481c8961c0_0;
    %assign/vec4 v000002481c897660_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002481c897200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c896b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c897520_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002481c897700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c897520_0, 0;
T_5.6 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000002481c897200_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002481c897700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002481c897520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002481c896b20_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v000002481c897200_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002481c897200_0, 0;
T_5.8 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002481c9513c0;
T_6 ;
    %vpi_call/w 6 35 "$readmemb", P_000002481c801520, v000002481c897020, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002481c951230;
T_7 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002481c897340_0, 0, 9;
    %end;
    .thread T_7, $init;
    .scope S_000002481c951230;
T_8 ;
    %wait E_000002481c8509e0;
    %load/vec4 v000002481c8973e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002481c897340_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002481c896bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002481c896d00_0;
    %assign/vec4 v000002481c897340_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002481c7b2b50;
T_9 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002481c896d00_0, 0, 9;
    %end;
    .thread T_9, $init;
    .scope S_000002481c7b2b50;
T_10 ;
    %wait E_000002481c8509e0;
    %load/vec4 v000002481c8969e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002481c896da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000002481c897e80_0;
    %load/vec4 v000002481c896080_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481c897020, 0, 4;
T_10.2 ;
    %load/vec4 v000002481c896080_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002481c897020, 4;
    %assign/vec4 v000002481c896d00_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002481c951d90;
T_11 ;
    %vpi_call/w 6 35 "$readmemb", P_000002481c951980, v000002481c897ca0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000001111 {0 0 0};
    %end;
    .thread T_11;
    .scope S_000002481c951c00;
T_12 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002481c8964e0_0, 0, 9;
    %end;
    .thread T_12, $init;
    .scope S_000002481c951c00;
T_13 ;
    %wait E_000002481c8509e0;
    %load/vec4 v000002481c897ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002481c8964e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000002481c8970c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000002481c897b60_0;
    %assign/vec4 v000002481c8964e0_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000002481c9517f0;
T_14 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v000002481c897b60_0, 0, 9;
    %end;
    .thread T_14, $init;
    .scope S_000002481c9517f0;
T_15 ;
    %wait E_000002481c8509e0;
    %load/vec4 v000002481c897a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v000002481c897d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000002481c896760_0;
    %load/vec4 v000002481c8978e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002481c897ca0, 0, 4;
T_15.2 ;
    %load/vec4 v000002481c8978e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000002481c897ca0, 4;
    %assign/vec4 v000002481c897b60_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000002481c7ecb30;
T_16 ;
    %delay 5000, 0;
    %load/vec4 v000002481c896800_0;
    %nor/r;
    %store/vec4 v000002481c896800_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_000002481c7ecb30;
T_17 ;
    %vpi_call/w 5 72 "$dumpfile", "check_extrema.vcd" {0 0 0};
    %vpi_call/w 5 73 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002481c7ecb30 {0 0 0};
    %vpi_call/w 5 74 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002481c896800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002481c898db0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002481c898db0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002481c898db0_0, 0, 1;
    %fork t_1, S_000002481c7b2830;
    %jmp t_0;
    .scope S_000002481c7b2830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002481c894570_0, 0, 32;
T_17.0 ;
    %load/vec4 v000002481c894570_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.1, 5;
    %fork t_3, S_000002481c7b29c0;
    %jmp t_2;
    .scope S_000002481c7b29c0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002481c8944d0_0, 0, 32;
T_17.2 ;
    %load/vec4 v000002481c8944d0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_17.3, 5;
    %load/vec4 v000002481c8944d0_0;
    %pad/s 2;
    %store/vec4 v000002481c899490_0, 0, 2;
    %load/vec4 v000002481c894570_0;
    %pad/s 2;
    %store/vec4 v000002481c898770_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002481c899850_0, 0, 1;
T_17.4 ;
    %load/vec4 v000002481c899670_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_17.5, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002481c899850_0, 0, 1;
    %jmp T_17.4;
T_17.5 ;
    %vpi_call/w 5 92 "$display", "Pixel position  (", v000002481c899490_0, ", ", v000002481c898770_0, ")" {0 0 0};
    %vpi_call/w 5 93 "$display", "Values:", v000002481c896a80_0, ", ", v000002481c899df0_0 {0 0 0};
    %load/vec4 v000002481c8944d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000002481c8944d0_0, 0, 32;
    %jmp T_17.2;
T_17.3 ;
    %end;
    .scope S_000002481c7b2830;
t_2 %join;
    %load/vec4 v000002481c894570_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v000002481c894570_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %end;
    .scope S_000002481c7ecb30;
t_0 %join;
    %vpi_call/w 5 96 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "hdl\check_extrema.sv";
    "hdl\extrema_debugger.sv";
    "sim\check_extrema_tb.sv";
    "hdl\xilinx_single_port_ram_read_first_bram_tester.v";
