GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v'
Analyzing Verilog file 'D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v'
Analyzing Verilog file 'D:\File_Tmp\VEXRSICV\fpga_project\src\gowin_pll_DDR3\gowin_pll_DDR3.v'
Analyzing Verilog file 'D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v'
Analyzing Verilog file 'D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v'
Undeclared symbol 'io_ddr3_O_ddr_adrr', assumed default net type 'wire'("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":67)
Undeclared symbol 'io_flash_IO_flash_hold', assumed default net type 'wire'("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":86)
Undeclared symbol 'spi_resetn', assumed default net type 'wire'("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":90)
Undeclared symbol 'spi_clk', assumed default net type 'wire'("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":91)
WARN  (EX3073) : Port 'clkout0' remains unconnected for this instance("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":59)
WARN  (EX3073) : Port 'io_jtag_tdo' remains unconnected for this instance("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
Compiling module 'toplevel'("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":3)
Compiling module 'Gowin_PLL_DDR3'("D:\File_Tmp\VEXRSICV\fpga_project\src\gowin_pll_DDR3\gowin_pll_DDR3.v":10)
Compiling module 'Briey'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":7)
Compiling module 'BufferCC'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12180)
Compiling module 'Axi4SharedOnChipRam'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11818)
Extracting RAM for identifier 'ram_symbol0'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11919)
Extracting RAM for identifier 'ram_symbol1'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11920)
Extracting RAM for identifier 'ram_symbol2'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11921)
Extracting RAM for identifier 'ram_symbol3'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11922)
Compiling module 'Paski_GowinDDR_AXI4'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11578)
Compiling module 'DDR3_Memory_Interface_Top'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":21222)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\ddr3_memory_interface\ddr3_memory_interface.v":0)
Compiling module 'Paski_GowinDDR_AXI4WithCache'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":15406)
Compiling module 'Paski_GowinDDR14_Controller'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":15191)
Compiling module 'StreamFifoCC_1'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17140)
Extracting RAM for identifier 'ram'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17235)
Compiling module 'BufferCC_17'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17644)
Compiling module 'BufferCC_18'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17620)
Compiling module 'BufferCC_19'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17596)
Compiling module 'StreamFifoCC_2'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16940)
Extracting RAM for identifier 'ram'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17006)
Compiling module 'BufferCC_14'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17572)
Compiling module 'BufferCC_15'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17548)
Compiling module 'BufferCC_16'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17524)
Compiling module 'Axi4SharedToApb3Bridge'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11352)
Compiling module 'Apb3Gpio'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11260)
Compiling module 'BufferCC_5'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":15172)
Compiling module 'Paski_GowinFlash'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11205)
Compiling module 'SPI_Flash_Interface_Top'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":4088)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module '**'("D:\File_Tmp\VEXRSICV\fpga_project\src\spi_flash_interface\spi_flash_interface.v":0)
Compiling module 'PinsecTimerCtrl'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":10736)
Compiling module 'BufferCC_4'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":15146)
Compiling module 'Prescaler'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":15123)
Compiling module 'Timer'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":15077)
Compiling module 'Timer_1'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":15031)
Compiling module 'InterruptCtrl'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":15004)
Compiling module 'Apb3UartCtrl'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":10317)
Compiling module 'UartCtrl'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":14875)
Compiling module 'UartCtrlTx'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16700)
Compiling module 'UartCtrlRx'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16406)
Compiling module 'BufferCC_13'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17500)
Compiling module 'StreamFifo'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":14721)
Extracting RAM for identifier 'logic_ram'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":14769)
Compiling module 'Axi4VgaCtrl'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":9967)
Compiling module 'VideoDma'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":14237)
Compiling module 'StreamFifoCC'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16174)
Extracting RAM for identifier 'ram'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16256)
Compiling module 'BufferCC_10'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17476)
Compiling module 'BufferCC_11'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17452)
Compiling module 'BufferCC_12'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":17428)
Compiling module 'BufferCC_9'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16155)
Compiling module 'BufferCC_3'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":14218)
Compiling module 'VgaCtrl'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":14092)
Compiling module 'PulseCCByToggle'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":14039)
Compiling module 'BufferCC_7'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16131)
Compiling module 'BufferCC_8'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16107)
Compiling module 'VexRiscv'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4822)
Extracting RAM for identifier 'RegFilePlugin_regFile'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":6092)
Compiling module 'InstructionCache'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":13740)
Extracting RAM for identifier 'banks_0'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":13847)
Extracting RAM for identifier 'ways_0_tags'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":13848)
Compiling module 'DataCache'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12886)
Extracting RAM for identifier 'ways_0_tags'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":13100)
Extracting RAM for identifier 'ways_0_data_symbol0'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":13101)
Extracting RAM for identifier 'ways_0_data_symbol1'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":13102)
Extracting RAM for identifier 'ways_0_data_symbol2'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":13103)
Extracting RAM for identifier 'ways_0_data_symbol3'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":13104)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4886)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4900)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4901)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4902)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4903)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4904)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4905)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4906)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4907)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4908)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":5422)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":5437)
Compiling module 'BufferCC_2'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4803)
Compiling module 'JtagBridge'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4075)
Compiling module 'FlowCCUnsafeByToggle'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12814)
Compiling module 'BufferCC_6'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16081)
Compiling module 'SystemDebugger'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":3988)
Compiling module 'Axi4ReadOnlyDecoder'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":3805)
Compiling module 'Axi4ReadOnlyErrorSlave_1'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12755)
Compiling module 'Axi4SharedDecoder'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":3437)
Compiling module 'Axi4SharedErrorSlave'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12666)
Compiling module 'Axi4ReadOnlyDecoder_1'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":3266)
Compiling module 'Axi4ReadOnlyErrorSlave'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12609)
Compiling module 'Axi4SharedArbiter'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":2889)
Compiling module 'StreamArbiter_2'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12460)
Compiling module 'StreamFifoLowLatency_2'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12425)
Compiling module 'StreamFifo_4'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":15987)
Compiling module 'Axi4SharedArbiter_1'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":2512)
Compiling module 'StreamArbiter_1'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12276)
Compiling module 'Axi4SharedArbiter_2'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":2250)
Compiling module 'StreamArbiter'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12200)
Compiling module 'Apb3Decoder'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":2198)
Compiling module 'Apb3Router'("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":2067)
WARN  (EX1998) : Net 'axi_core_cpu_dBus_rsp_payload_last' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":64)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 13 for port 'io_ddr3_O_ddr_addr'("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":67)
WARN  (EX1998) : Net 'spi_resetn' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":90)
WARN  (EX1998) : Net 'spi_clk' does not have a driver("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":91)
WARN  (EX2565) : Input 'enclk0' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":59)
WARN  (EX2565) : Input 'io_jtag_tms' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_jtag_tdi' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_jtag_tck' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_gpioA_read[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_uart_rxd' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_timerExternal_clear' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_timerExternal_tick' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
WARN  (EX2565) : Input 'io_coreInterrupt' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":101)
NOTE  (EX0101) : Current top module is "toplevel"
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12929)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12935)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4ReadOnlyErrorSlave_1" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12765)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4SharedErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12685)
WARN  (EX0211) : The output port "io_axi_r_payload_data[31]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[30]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[29]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[28]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[27]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[26]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[25]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[24]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[23]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[22]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[21]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[20]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[19]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[18]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[17]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[16]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[15]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[14]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[13]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[12]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[11]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[10]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[9]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[8]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[7]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[6]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[5]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[4]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[3]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[2]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[1]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_axi_r_payload_data[0]" of module "Axi4ReadOnlyErrorSlave" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12619)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[12]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[11]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[10]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[9]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[8]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[7]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[6]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[5]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[4]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[3]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[2]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[1]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "io_ddr3_O_ddr_addr[0]" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":7)
WARN  (EX0211) : The output port "led0" of module "toplevel" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":40)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input spi_clock_resetn is unused("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":29)
WARN  (CV0016) : Input spi_clock_clk is unused("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":30)
WARN  (CV0017) : Inout io_flash_IO_flash_hold_n is unused("D:\File_Tmp\VEXRSICV\fpga_project\src\toplevel.v":25)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "BufferCC_5" instantiated to "io_gpio_read_buffercc" is swept in optimizing("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":11292)
WARN  (NL0002) : The module "BufferCC_4" instantiated to "io_external_buffercc" is swept in optimizing("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":10817)
WARN  (NL0002) : The module "BufferCC_13" instantiated to "io_rxd_buffercc" is swept in optimizing("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":16490)
WARN  (NL0002) : The module "BufferCC_2" instantiated to "io_coreInterrupt_buffercc" is swept in optimizing("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":964)
WARN  (NL0002) : The module "JtagBridge" instantiated to "jtagBridge_1" is swept in optimizing("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":980)
WARN  (NL0002) : The module "FlowCCUnsafeByToggle" instantiated to "flowCCUnsafeByToggle_1" is swept in optimizing("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":4213)
WARN  (NL0002) : The module "BufferCC_6" instantiated to "inputArea_target_buffercc" is swept in optimizing("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":12844)
WARN  (NL0002) : The module "SystemDebugger" instantiated to "systemDebugger_1" is swept in optimizing("D:\File_Tmp\VEXRSICV\fpga_project\src\Briey.v":1000)
[95%] Generate netlist file "D:\File_Tmp\VEXRSICV\fpga_project\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "D:\File_Tmp\VEXRSICV\fpga_project\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
