<profile>

<section name = "Vitis HLS Report for 'fir_Pipeline_loop'" level="0">
<item name = "Date">Wed Sep  6 15:54:28 2023
</item>
<item name = "Version">2021.2.1 (Build 3414424 on Sun Dec 19 10:57:14 MST 2021)</item>
<item name = "Project">fir</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.673 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">62, 62, 0.620 us, 0.620 us, 62, 62, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop">60, 60, 5, 1, 1, 57, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 25, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 16, 15, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 123, 32, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_37s_37_4_1_U1">mac_muladd_16s_16s_37s_37_4_1, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="c_U">fir_Pipeline_loop_c_ROM_AUTO_1R, 0, 16, 15, 0, 59, 16, 1, 944</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln48_fu_126_p2">+, 0, 0, 13, 6, 2</column>
<column name="icmp_ln48_fu_115_p2">icmp, 0, 0, 10, 6, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="acc_fu_38">9, 2, 37, 74</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_acc_1">9, 2, 37, 74</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 6, 12</column>
<column name="i_fu_42">9, 2, 6, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_fu_38">37, 0, 37, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i_cast_reg_189">6, 0, 64, 58</column>
<column name="i_fu_42">6, 0, 6, 0</column>
<column name="icmp_ln48_reg_185">1, 0, 1, 0</column>
<column name="icmp_ln48_reg_185">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_Pipeline_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_Pipeline_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_Pipeline_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_Pipeline_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_Pipeline_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_Pipeline_loop, return value</column>
<column name="sext_ln44">in, 25, ap_none, sext_ln44, scalar</column>
<column name="acc_01_out">out, 31, ap_vld, acc_01_out, pointer</column>
<column name="acc_01_out_ap_vld">out, 1, ap_vld, acc_01_out, pointer</column>
<column name="shift_reg_address0">out, 6, ap_memory, shift_reg, array</column>
<column name="shift_reg_ce0">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_we0">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_d0">out, 16, ap_memory, shift_reg, array</column>
<column name="shift_reg_address1">out, 6, ap_memory, shift_reg, array</column>
<column name="shift_reg_ce1">out, 1, ap_memory, shift_reg, array</column>
<column name="shift_reg_q1">in, 16, ap_memory, shift_reg, array</column>
</table>
</item>
</section>
</profile>
