============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 16 2025  11:28:22 am
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                        Type               Fanout Load Slew Delay Arrival   
                                   (Domain)                   (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------------
(clock clk)              launch                                                     0 R 
(fp.sdc_line_33_106_1)   ext delay                                       +500     500 R 
write_if_we              in port                            2 21.1    0    +0     500 R 
g279/I                                                                     +0     500   
g279/ZN                  INVSKND16BWP16P90LVT(timing)       1  3.9    2    +3     503 F 
g2/A3                                                                      +0     503   
g2/ZN                    NR3SKPBD6BWP16P90LVT(timing)       2  1.8   11   +12     515 R 
write_if_gnt             interconnect                                11    +0     515 R 
                         out port                                          +0     515 R 
(fp.sdc_line_36_325_1)   ext delay                                       +500    1015 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                                  560 R 
----------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -455ps (TIMING VIOLATION)
Start-point  : write_if_we
End-point    : write_if_gnt

