{"Source Block": ["oh/xilibs/hdl/ODDR.v@36:47@HdlStmProcess", "     if (R)\n       Q2 <= 1'b0;\n     else\n       Q2 <= D2;\n  \n   always @ (negedge C)\n     Q2_reg <= Q2;\n      \n   assign Q = C ? Q1 : Q2_reg;\n      \nendmodule // ODDR\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[41, "   always @ (negedge C)\n"], [42, "     Q2_reg <= Q2;\n"]], "Add": [[42, "   always @ (negedge C or posedge R)\n"], [42, "     if (R)\n"], [42, "       Q2_reg <= 1'b0;\n"], [42, "     else\n"], [42, "       Q2_reg <= Q2;\n"]]}}