Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sat May 19 01:37:26 2018
| Host             : DESKTOP-O713GGV running 64-bit major release  (build 9200)
| Command          : report_power -file xillydemo_power_routed.rpt -pb xillydemo_power_summary_routed.pb -rpx xillydemo_power_routed.rpx
| Design           : xillydemo
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.096        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.962        |
| Device Static (W)        | 0.134        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.8         |
| Junction Temperature (C) | 49.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.025 |       11 |       --- |             --- |
| Slice Logic              |     0.025 |    18786 |       --- |             --- |
|   LUT as Logic           |     0.023 |     8391 |     17600 |           47.68 |
|   CARRY4                 |     0.001 |      616 |      4400 |           14.00 |
|   F7/F8 Muxes            |     0.001 |      517 |     17600 |            2.94 |
|   Register               |    <0.001 |     7022 |     35200 |           19.95 |
|   LUT as Distributed RAM |    <0.001 |      302 |      6000 |            5.03 |
|   LUT as Shift Register  |    <0.001 |       72 |      6000 |            1.20 |
|   Others                 |     0.000 |      801 |       --- |             --- |
| Signals                  |     0.032 |    14891 |       --- |             --- |
| Block RAM                |     0.007 |       17 |        60 |           28.33 |
| MMCM                     |     0.105 |        1 |         2 |           50.00 |
| PLL                      |     0.102 |        1 |         2 |           50.00 |
| DSPs                     |     0.006 |       25 |        80 |           31.25 |
| I/O                      |     0.143 |       98 |       100 |           98.00 |
| PS7                      |     1.516 |        1 |       --- |             --- |
| Static Power             |     0.134 |          |           |                 |
| Total                    |     2.096 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.118 |       0.109 |      0.009 |
| Vccaux    |       1.800 |     0.123 |       0.114 |      0.009 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.743 |       0.707 |      0.035 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| Clock               | Domain                                                                                      | Constraint (ns) |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+
| audio_mclk_OBUF     | audio/audio_mclk_OBUF                                                                       |            83.3 |
| clk_fb              | audio/clk_fb                                                                                |            40.0 |
| clk_fpga_1          | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK1                   |            10.0 |
| clk_fpga_1          | xillybus_ins/system_i/vivado_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]      |            10.0 |
| gclk                | clk_100                                                                                     |             8.0 |
| vga_clk_ins/clk_fb  | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clk_fb  |            40.0 |
| vga_clk_ins/clkout0 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout0 |             3.1 |
| vga_clk_ins/clkout1 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout1 |            15.4 |
| vga_clk_ins/clkout2 | xillybus_ins/system_i/vivado_system_i/xillyvga_0/inst/xillyvga_core_ins/vga_clk_ins/clkout2 |            15.4 |
+---------------------+---------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                             | Power (W) |
+--------------------------------------------------------------------------------------------------+-----------+
| xillydemo                                                                                        |     1.962 |
|   HLS_wrapper                                                                                    |     0.046 |
|     Loop_1_proc_U0                                                                               |    <0.001 |
|     cells_bin_V_U                                                                                |    <0.001 |
|       gen_buffer[0].xillybus_wrapper_ibs_memcore_U                                               |    <0.001 |
|         xillybus_wrapper_ibs_memcore_ram_U                                                       |    <0.001 |
|       gen_buffer[1].xillybus_wrapper_ibs_memcore_U                                               |    <0.001 |
|         xillybus_wrapper_ibs_memcore_ram_U                                                       |    <0.001 |
|     cells_mag_sq_V_U                                                                             |    <0.001 |
|       gen_buffer[0].xillybus_wrapper_jbC_memcore_U                                               |    <0.001 |
|         xillybus_wrapper_jbC_memcore_ram_U                                                       |    <0.001 |
|       gen_buffer[1].xillybus_wrapper_jbC_memcore_U                                               |    <0.001 |
|         xillybus_wrapper_jbC_memcore_ram_U                                                       |    <0.001 |
|     compute_cells_U0                                                                             |     0.001 |
|       bin_vote_V_U                                                                               |    <0.001 |
|         compute_cells_binbkb_ram_U                                                               |    <0.001 |
|           ram_reg_0_15_10_10                                                                     |    <0.001 |
|           ram_reg_0_15_11_11                                                                     |    <0.001 |
|           ram_reg_0_15_12_12                                                                     |    <0.001 |
|           ram_reg_0_15_13_13                                                                     |    <0.001 |
|           ram_reg_0_15_14_14                                                                     |    <0.001 |
|           ram_reg_0_15_15_15                                                                     |    <0.001 |
|           ram_reg_0_15_16_16                                                                     |    <0.001 |
|           ram_reg_0_15_17_17                                                                     |    <0.001 |
|           ram_reg_0_15_18_18                                                                     |    <0.001 |
|           ram_reg_0_15_19_19                                                                     |    <0.001 |
|           ram_reg_0_15_1_1                                                                       |    <0.001 |
|           ram_reg_0_15_20_20                                                                     |    <0.001 |
|           ram_reg_0_15_21_21                                                                     |    <0.001 |
|           ram_reg_0_15_22_22                                                                     |    <0.001 |
|           ram_reg_0_15_23_23                                                                     |    <0.001 |
|           ram_reg_0_15_24_24                                                                     |    <0.001 |
|           ram_reg_0_15_25_25                                                                     |    <0.001 |
|           ram_reg_0_15_26_26                                                                     |    <0.001 |
|           ram_reg_0_15_27_27                                                                     |    <0.001 |
|           ram_reg_0_15_28_28                                                                     |    <0.001 |
|           ram_reg_0_15_29_29                                                                     |    <0.001 |
|           ram_reg_0_15_2_2                                                                       |    <0.001 |
|           ram_reg_0_15_30_30                                                                     |    <0.001 |
|           ram_reg_0_15_31_31                                                                     |    <0.001 |
|           ram_reg_0_15_3_3                                                                       |    <0.001 |
|           ram_reg_0_15_4_4                                                                       |    <0.001 |
|           ram_reg_0_15_5_5                                                                       |    <0.001 |
|           ram_reg_0_15_6_6                                                                       |    <0.001 |
|           ram_reg_0_15_7_7                                                                       |    <0.001 |
|           ram_reg_0_15_8_8                                                                       |    <0.001 |
|           ram_reg_0_15_9_9                                                                       |    <0.001 |
|     compute_gradients_U0                                                                         |     0.001 |
|     grad_vote_bin_V_U                                                                            |    <0.001 |
|       xillybus_wrapper_lbW_memcore_U                                                             |    <0.001 |
|         xillybus_wrapper_lbW_memcore_ram_U                                                       |    <0.001 |
|     grad_vote_magnitude_s_U                                                                      |    <0.001 |
|       xillybus_wrapper_kbM_memcore_U                                                             |    <0.001 |
|         xillybus_wrapper_kbM_memcore_ram_U                                                       |    <0.001 |
|     image_V_U                                                                                    |    <0.001 |
|       gen_buffer[0].xillybus_wrapper_hbi_memcore_U                                               |    <0.001 |
|         xillybus_wrapper_hbi_memcore_ram_U                                                       |    <0.001 |
|       gen_buffer[1].xillybus_wrapper_hbi_memcore_U                                               |    <0.001 |
|         xillybus_wrapper_hbi_memcore_ram_U                                                       |    <0.001 |
|     svm_detect_U0                                                                                |     0.042 |
|       SVM_detector_V_U                                                                           |     0.025 |
|         svm_detect_SVM_decud_rom_U                                                               |     0.025 |
|       xillybus_wrapper_dEe_U11                                                                   |     0.003 |
|         xillybus_wrapper_ap_fsub_3_full_dsp_32_u                                                 |     0.003 |
|           U0                                                                                     |     0.003 |
|             i_synth                                                                              |     0.003 |
|               ADDSUB_OP.ADDSUB                                                                   |     0.003 |
|                 SPEED_OP.DSP.OP                                                                  |     0.003 |
|                   A_IP_DELAY                                                                     |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   B_IP_DELAY                                                                     |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   DSP48E1_BODY.ALIGN_ADD                                                         |     0.001 |
|                     DSP2                                                                         |     0.001 |
|                     ZERO_14_DET.CARRY_MUX                                                        |     0.000 |
|                     ZERO_14_DET.ZERO_DET                                                         |     0.000 |
|                       CARRY_ZERO_DET                                                             |     0.000 |
|                     Z_14_LZD_DELAY                                                               |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                   DSP48E1_BODY.EXP                                                               |    <0.001 |
|                     A_EXP_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     BMA_EXP_DELAY                                                                |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     B_EXP_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     B_SIGN_DELAY                                                                 |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     CANCELLATION_DELAY                                                           |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     COND_DET_A                                                                   |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                |    <0.001 |
|                         i_pipe                                                                   |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                               |     0.000 |
|                         i_pipe                                                                   |     0.000 |
|                     COND_DET_B                                                                   |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ONE_DEL                                                |    <0.001 |
|                         i_pipe                                                                   |    <0.001 |
|                       EXP_DET_LUT.EXP_ALL_ZERO_DEL                                               |    <0.001 |
|                         i_pipe                                                                   |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                               |    <0.001 |
|                         CARRY_ZERO_DET                                                           |    <0.001 |
|                     DET_SIGN_DELAY                                                               |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     EXP_OFF.LRG_EXP_DELAY                                                        |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     EXP_OFF.STRUCT_ADD                                                           |    <0.001 |
|                     NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                                     |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     NUMB_CMP                                                                     |    <0.001 |
|                       NOT_FAST.CMP                                                               |    <0.001 |
|                         C_CHAIN                                                                  |    <0.001 |
|                     STATE_DELAY                                                                  |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     SUB_DELAY                                                                    |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     merged_sub_mux.STRUCT_ADD                                                    |    <0.001 |
|                   DSP48E1_BODY.NORM_RND                                                          |     0.001 |
|                     FULL_USAGE_DSP.LOD                                                           |    <0.001 |
|                     FULL_USAGE_DSP.MSBS_DELAY                                                    |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     FULL_USAGE_DSP.ROUND_BIT_DELAY                                               |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                     FULL_USAGE_DSP.SHIFT_RND                                                     |    <0.001 |
|       xillybus_wrapper_eOg_U12                                                                   |     0.004 |
|         xillybus_wrapper_ap_fmul_2_max_dsp_32_u                                                  |     0.004 |
|           U0                                                                                     |     0.004 |
|             i_synth                                                                              |     0.004 |
|               MULT.OP                                                                            |     0.004 |
|                 EXP                                                                              |    <0.001 |
|                   COND_DET_A                                                                     |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                 |    <0.001 |
|                       CARRY_ZERO_DET                                                             |    <0.001 |
|                   COND_DET_B                                                                     |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                 |    <0.001 |
|                       CARRY_ZERO_DET                                                             |    <0.001 |
|                   EXP_ADD.C_CHAIN                                                                |    <0.001 |
|                   EXP_PRE_RND_DEL                                                                |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   IP_SIGN_DELAY                                                                  |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   SIG_DELAY                                                                      |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   STATE_DELAY                                                                    |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                 MULT                                                                             |     0.002 |
|                   DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                               |     0.002 |
|                     DSP1                                                                         |    <0.001 |
|                     DSP2                                                                         |     0.002 |
|                 OP                                                                               |    <0.001 |
|                 R_AND_R                                                                          |    <0.001 |
|                   LAT_OPT.FULL.R_AND_R                                                           |    <0.001 |
|                     DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                               |    <0.001 |
|       xillybus_wrapper_fYi_U13                                                                   |    <0.001 |
|         xillybus_wrapper_ap_uitofp_4_no_dsp_32_u                                                 |    <0.001 |
|           U0                                                                                     |    <0.001 |
|             i_synth                                                                              |    <0.001 |
|               FIX_TO_FLT_OP.SPD.OP                                                               |    <0.001 |
|                 EXP                                                                              |    <0.001 |
|                   ZERO_DELAY                                                                     |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                 FIXED_DATA_SIGNED.M_ABS                                                          |     0.000 |
|                 LZE                                                                              |    <0.001 |
|                   ENCODE[0].DIST_DEL                                                             |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   ENCODE[1].DIST_DEL                                                             |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   ENCODE[1].MUX_0                                                                |    <0.001 |
|                     OP_DEL                                                                       |    <0.001 |
|                       i_pipe                                                                     |    <0.001 |
|                   TWO.DIST_DEL                                                                   |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   ZERO_DET_CC_1                                                                  |    <0.001 |
|                   ZERO_DET_CC_2.CC                                                               |    <0.001 |
|                 NEED_Z_DET.Z_DET                                                                 |    <0.001 |
|                   ENCODE[1].Z_DET_DEL                                                            |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   ENCODE[2].Z_DET_DEL                                                            |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   Z_C_DEL                                                                        |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                 NORM_SHIFT                                                                       |    <0.001 |
|                   MUX_LOOP[1].DEL_SHIFT                                                          |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                   MUX_LOOP[2].DEL_SHIFT                                                          |    <0.001 |
|                     i_pipe                                                                       |    <0.001 |
|                 OP                                                                               |    <0.001 |
|                 ROUND                                                                            |     0.000 |
|                   LOGIC.RND1                                                                     |     0.000 |
|                   LOGIC.RND2                                                                     |     0.000 |
|                   RND_BIT_GEN                                                                    |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                          |     0.000 |
|                 Z_C_DEL                                                                          |    <0.001 |
|                   i_pipe                                                                         |    <0.001 |
|       xillybus_wrapper_g8j_U14                                                                   |     0.000 |
|         xillybus_wrapper_ap_fpext_0_no_dsp_32_u                                                  |     0.000 |
|           U0                                                                                     |     0.000 |
|             i_synth                                                                              |     0.000 |
|               FLT_TO_FLT_OP.SPD.OP                                                               |     0.000 |
|                 EXP                                                                              |     0.000 |
|                   COND_DET                                                                       |     0.000 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET                                                 |     0.000 |
|                       CARRY_ZERO_DET                                                             |     0.000 |
|     tmp_channel_U                                                                                |    <0.001 |
|       U_fifo_w32_d2_A_ram                                                                        |    <0.001 |
|   PS_GPIO_IOBUF[0]_inst                                                                          |     0.002 |
|   PS_GPIO_IOBUF[10]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[11]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[12]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[13]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[14]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[15]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[16]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[17]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[18]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[19]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[1]_inst                                                                          |     0.002 |
|   PS_GPIO_IOBUF[20]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[21]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[22]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[23]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[24]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[25]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[26]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[27]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[28]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[29]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[2]_inst                                                                          |     0.002 |
|   PS_GPIO_IOBUF[30]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[31]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[32]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[33]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[34]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[35]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[36]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[37]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[38]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[39]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[3]_inst                                                                          |     0.002 |
|   PS_GPIO_IOBUF[40]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[41]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[42]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[43]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[44]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[45]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[46]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[47]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[48]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[49]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[4]_inst                                                                          |     0.002 |
|   PS_GPIO_IOBUF[50]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[51]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[52]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[53]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[54]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[55]_inst                                                                         |     0.002 |
|   PS_GPIO_IOBUF[5]_inst                                                                          |     0.002 |
|   PS_GPIO_IOBUF[6]_inst                                                                          |     0.002 |
|   PS_GPIO_IOBUF[7]_inst                                                                          |     0.002 |
|   PS_GPIO_IOBUF[8]_inst                                                                          |     0.002 |
|   PS_GPIO_IOBUF[9]_inst                                                                          |     0.002 |
|   audio                                                                                          |     0.105 |
|     playback_fifo                                                                                |     0.002 |
|       U0                                                                                         |     0.002 |
|         inst_fifo_gen                                                                            |     0.002 |
|           gconvfifo.rf                                                                           |     0.002 |
|             grf.rf                                                                               |     0.002 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 grss.rsts                                                                        |    <0.001 |
|                   c1                                                                             |     0.000 |
|                   c2                                                                             |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwss.wsts                                                                        |    <0.001 |
|                   c0                                                                             |     0.000 |
|                   c1                                                                             |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |     0.002 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |     0.002 |
|                   inst_blk_mem_gen                                                               |     0.002 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                         |     0.002 |
|                       valid.cstr                                                                 |     0.002 |
|                         ramloop[0].ram.r                                                         |     0.002 |
|                           prim_noinit.ram                                                        |     0.002 |
|     record_fifo                                                                                  |     0.001 |
|       U0                                                                                         |     0.001 |
|         inst_fifo_gen                                                                            |     0.001 |
|           gconvfifo.rf                                                                           |     0.001 |
|             grf.rf                                                                               |     0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 grss.rsts                                                                        |    <0.001 |
|                   c1                                                                             |    <0.001 |
|                   c2                                                                             |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwss.wsts                                                                        |    <0.001 |
|                   c0                                                                             |    <0.001 |
|                   c1                                                                             |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                         |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|   demoarray_reg_0_31_0_0                                                                         |    <0.001 |
|   demoarray_reg_0_31_1_1                                                                         |    <0.001 |
|   demoarray_reg_0_31_2_2                                                                         |    <0.001 |
|   demoarray_reg_0_31_3_3                                                                         |    <0.001 |
|   demoarray_reg_0_31_4_4                                                                         |    <0.001 |
|   demoarray_reg_0_31_5_5                                                                         |    <0.001 |
|   demoarray_reg_0_31_6_6                                                                         |    <0.001 |
|   demoarray_reg_0_31_7_7                                                                         |    <0.001 |
|   fifo_from_function                                                                             |     0.001 |
|     U0                                                                                           |     0.001 |
|       inst_fifo_gen                                                                              |     0.001 |
|         gconvfifo.rf                                                                             |     0.001 |
|           grf.rf                                                                                 |     0.001 |
|             gntv_or_sync_fifo.gl0.rd                                                             |    <0.001 |
|               grss.rsts                                                                          |    <0.001 |
|                 c1                                                                               |    <0.001 |
|                 c2                                                                               |    <0.001 |
|               rpntr                                                                              |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                                             |    <0.001 |
|               gwss.wsts                                                                          |    <0.001 |
|                 c0                                                                               |    <0.001 |
|                 c1                                                                               |    <0.001 |
|               wpntr                                                                              |    <0.001 |
|             gntv_or_sync_fifo.mem                                                                |     0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                                                           |     0.001 |
|                 inst_blk_mem_gen                                                                 |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                           |     0.001 |
|                     valid.cstr                                                                   |     0.001 |
|                       ramloop[0].ram.r                                                           |     0.001 |
|                         prim_noinit.ram                                                          |     0.001 |
|   fifo_to_function                                                                               |     0.001 |
|     U0                                                                                           |     0.001 |
|       inst_fifo_gen                                                                              |     0.001 |
|         gconvfifo.rf                                                                             |     0.001 |
|           grf.rf                                                                                 |     0.001 |
|             gntv_or_sync_fifo.gl0.rd                                                             |    <0.001 |
|               grss.rsts                                                                          |    <0.001 |
|                 c1                                                                               |     0.000 |
|                 c2                                                                               |    <0.001 |
|               rpntr                                                                              |    <0.001 |
|             gntv_or_sync_fifo.gl0.wr                                                             |    <0.001 |
|               gwss.wsts                                                                          |    <0.001 |
|                 c0                                                                               |     0.000 |
|                 c1                                                                               |    <0.001 |
|               wpntr                                                                              |    <0.001 |
|             gntv_or_sync_fifo.mem                                                                |     0.001 |
|               gbm.gbmg.gbmga.ngecc.bmg                                                           |     0.001 |
|                 inst_blk_mem_gen                                                                 |     0.001 |
|                   gnbram.gnativebmg.native_blk_mem_gen                                           |     0.001 |
|                     valid.cstr                                                                   |     0.001 |
|                       ramloop[0].ram.r                                                           |     0.001 |
|                         prim_noinit.ram                                                          |     0.001 |
|   litearray0_reg_0_31_0_0                                                                        |    <0.001 |
|   litearray0_reg_0_31_1_1                                                                        |    <0.001 |
|   litearray0_reg_0_31_2_2                                                                        |    <0.001 |
|   litearray0_reg_0_31_3_3                                                                        |    <0.001 |
|   litearray0_reg_0_31_4_4                                                                        |    <0.001 |
|   litearray0_reg_0_31_5_5                                                                        |    <0.001 |
|   litearray0_reg_0_31_6_6                                                                        |    <0.001 |
|   litearray0_reg_0_31_7_7                                                                        |    <0.001 |
|   litearray1_reg_0_31_0_0                                                                        |    <0.001 |
|   litearray1_reg_0_31_1_1                                                                        |    <0.001 |
|   litearray1_reg_0_31_2_2                                                                        |    <0.001 |
|   litearray1_reg_0_31_3_3                                                                        |    <0.001 |
|   litearray1_reg_0_31_4_4                                                                        |    <0.001 |
|   litearray1_reg_0_31_5_5                                                                        |    <0.001 |
|   litearray1_reg_0_31_6_6                                                                        |    <0.001 |
|   litearray1_reg_0_31_7_7                                                                        |    <0.001 |
|   litearray2_reg_0_31_0_0                                                                        |    <0.001 |
|   litearray2_reg_0_31_1_1                                                                        |    <0.001 |
|   litearray2_reg_0_31_2_2                                                                        |    <0.001 |
|   litearray2_reg_0_31_3_3                                                                        |    <0.001 |
|   litearray2_reg_0_31_4_4                                                                        |    <0.001 |
|   litearray2_reg_0_31_5_5                                                                        |    <0.001 |
|   litearray2_reg_0_31_6_6                                                                        |    <0.001 |
|   litearray2_reg_0_31_7_7                                                                        |    <0.001 |
|   litearray3_reg_0_31_0_0                                                                        |    <0.001 |
|   litearray3_reg_0_31_1_1                                                                        |    <0.001 |
|   litearray3_reg_0_31_2_2                                                                        |    <0.001 |
|   litearray3_reg_0_31_3_3                                                                        |    <0.001 |
|   litearray3_reg_0_31_4_4                                                                        |    <0.001 |
|   litearray3_reg_0_31_5_5                                                                        |    <0.001 |
|   litearray3_reg_0_31_6_6                                                                        |    <0.001 |
|   litearray3_reg_0_31_7_7                                                                        |    <0.001 |
|   smb_sdata_IOBUF_inst                                                                           |     0.000 |
|   smbus                                                                                          |    <0.001 |
|     fifo                                                                                         |    <0.001 |
|       U0                                                                                         |    <0.001 |
|         inst_fifo_gen                                                                            |    <0.001 |
|           gconvfifo.rf                                                                           |    <0.001 |
|             grf.rf                                                                               |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                           |    <0.001 |
|                 grss.rsts                                                                        |    <0.001 |
|                   c1                                                                             |    <0.001 |
|                   c2                                                                             |    <0.001 |
|                 rpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                           |    <0.001 |
|                 gwss.wsts                                                                        |    <0.001 |
|                   c0                                                                             |    <0.001 |
|                   c1                                                                             |    <0.001 |
|                 wpntr                                                                            |    <0.001 |
|               gntv_or_sync_fifo.mem                                                              |    <0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                                                         |    <0.001 |
|                   inst_blk_mem_gen                                                               |    <0.001 |
|                     gnbram.gnativebmg.native_blk_mem_gen                                         |    <0.001 |
|                       valid.cstr                                                                 |    <0.001 |
|                         ramloop[0].ram.r                                                         |    <0.001 |
|                           prim_noinit.ram                                                        |    <0.001 |
|   xillybus_ins                                                                                   |     1.666 |
|     system_i                                                                                     |     1.645 |
|       vivado_system_i                                                                            |     1.645 |
|         processing_system7_0                                                                     |     1.521 |
|           inst                                                                                   |     1.521 |
|         ps7_0_axi_periph                                                                         |     0.005 |
|           s00_couplers                                                                           |     0.004 |
|             auto_pc                                                                              |     0.004 |
|               inst                                                                               |     0.004 |
|                 gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.004 |
|                   RD.ar_channel_0                                                                |    <0.001 |
|                     ar_cmd_fsm_0                                                                 |    <0.001 |
|                     cmd_translator_0                                                             |    <0.001 |
|                       incr_cmd_0                                                                 |    <0.001 |
|                       wrap_cmd_0                                                                 |    <0.001 |
|                   RD.r_channel_0                                                                 |    <0.001 |
|                     rd_data_fifo_0                                                               |    <0.001 |
|                     transaction_fifo_0                                                           |    <0.001 |
|                   SI_REG                                                                         |     0.002 |
|                     ar.ar_pipe                                                                   |    <0.001 |
|                     aw.aw_pipe                                                                   |    <0.001 |
|                     b.b_pipe                                                                     |    <0.001 |
|                     r.r_pipe                                                                     |    <0.001 |
|                   WR.aw_channel_0                                                                |    <0.001 |
|                     aw_cmd_fsm_0                                                                 |    <0.001 |
|                     cmd_translator_0                                                             |    <0.001 |
|                       incr_cmd_0                                                                 |    <0.001 |
|                       wrap_cmd_0                                                                 |    <0.001 |
|                   WR.b_channel_0                                                                 |    <0.001 |
|                     bid_fifo_0                                                                   |    <0.001 |
|                     bresp_fifo_0                                                                 |    <0.001 |
|           xbar                                                                                   |    <0.001 |
|             inst                                                                                 |    <0.001 |
|               gen_sasd.crossbar_sasd_0                                                           |    <0.001 |
|                 addr_arbiter_inst                                                                |    <0.001 |
|                 gen_decerr.decerr_slave_inst                                                     |    <0.001 |
|                 reg_slice_r                                                                      |    <0.001 |
|                 splitter_ar                                                                      |    <0.001 |
|                 splitter_aw                                                                      |    <0.001 |
|         rst_processing_system7_0_100M                                                            |    <0.001 |
|           U0                                                                                     |    <0.001 |
|             EXT_LPF                                                                              |    <0.001 |
|               ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|             SEQ                                                                                  |    <0.001 |
|               SEQ_COUNTER                                                                        |    <0.001 |
|         xillybus_ip_0                                                                            |    <0.001 |
|           inst                                                                                   |    <0.001 |
|         xillybus_lite_0                                                                          |    <0.001 |
|           inst                                                                                   |    <0.001 |
|         xillyvga_0                                                                               |     0.118 |
|           inst                                                                                   |     0.118 |
|             xillyvga_core_ins                                                                    |     0.118 |
|               vga_fifo_wrapper_ins/vga_fifo                                                      |     0.001 |
|                 U0                                                                               |     0.001 |
|                   inst_fifo_gen                                                                  |     0.001 |
|                     gconvfifo.rf                                                                 |     0.001 |
|                       grf.rf                                                                     |     0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                           rd_pntr_cdc_inst                                                       |    <0.001 |
|                           wr_pntr_cdc_inst                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                           gras.rsts                                                              |    <0.001 |
|                             c0                                                                   |    <0.001 |
|                             c1                                                                   |    <0.001 |
|                           rpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                           gwas.gpf.wrpf                                                          |    <0.001 |
|                           gwas.wsts                                                              |    <0.001 |
|                             c1                                                                   |    <0.001 |
|                             c2                                                                   |    <0.001 |
|                           wpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                           gbm.gbmg.gbmga.ngecc.bmg                                               |    <0.001 |
|                             inst_blk_mem_gen                                                     |    <0.001 |
|                               gnbram.gnativebmg.native_blk_mem_gen                               |    <0.001 |
|                                 valid.cstr                                                       |    <0.001 |
|                                   ramloop[0].ram.r                                               |    <0.001 |
|                                     prim_noinit.ram                                              |    <0.001 |
|                         rstblk                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|         xlconcat_0                                                                               |     0.000 |
|     xillybus_core_ins                                                                            |     0.021 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram1                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram2                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram3                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram4                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram51                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram52                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram61                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram0/Mram_fifo_ram62                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram1                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram2                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram3                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram4                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram51                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram52                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram61                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram1/Mram_fifo_ram62                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram1                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram2                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram3                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram4                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram51                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram52                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram61                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram2/Mram_fifo_ram62                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram1                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram2                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram3                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram4                                     |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram51                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram52                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram61                                    |    <0.001 |
|       axi4_send_dma_ins/xillybus_wr_fifo/ram3/Mram_fifo_ram62                                    |    <0.001 |
|       msg_buf_ins                                                                                |    <0.001 |
|         Mram_mem1                                                                                |    <0.001 |
|         Mram_mem2                                                                                |    <0.001 |
|         Mram_mem3                                                                                |    <0.001 |
|         Mram_mem4                                                                                |    <0.001 |
|         Mram_mem5                                                                                |    <0.001 |
|         Mram_mem61                                                                               |    <0.001 |
|         Mram_mem62                                                                               |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets1                                                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets10                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets11                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets12                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets13                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets14                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets15                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets16                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets17                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets18                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets19                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets2                                                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets20                                                         |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets3                                                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets4                                                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets5                                                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets6                                                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets7                                                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets8                                                          |    <0.001 |
|       unitr_2_ins/Mram_unitr_2_offsets9                                                          |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets1                                                          |    <0.001 |
|       unitr_4_ins/Mram_unitr_4_offsets2                                                          |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets1                                                          |    <0.001 |
|       unitr_5_ins/Mram_unitr_5_offsets2                                                          |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets1                                                          |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets21                                                         |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets22                                                         |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets23                                                         |    <0.001 |
|       unitr_6_ins/Mram_unitr_6_offsets24                                                         |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets1                                                          |    <0.001 |
|       unitr_7_ins/Mram_unitr_7_offsets2                                                          |    <0.001 |
+--------------------------------------------------------------------------------------------------+-----------+


