Use IRAM for Rasterization.|1998|ICIP (3)|conf/icip/KangTH98
Defining a high-level programming model for emerging NVRAM technologies.|2018|ManLang|conf/pppj/ShullHT18
Design Trade-Offs in High-Throughput Coherence Controllers.|2003|IEEE PACT|conf/IEEEpact/NguyenT03
Sthira: A Formal Approach to Minimize Voltage Guardbands under Variation in Networks-on-Chip for Energy Efficiency.|2017|PACT|conf/IEEEpact/PothukuchiAGT17
Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking.|2007|PACT|conf/IEEEpact/GreskampT07
Using Software Logging to Support Multi-Version Buffering in Thread-Level Speculation.|2003|IEEE PACT|conf/IEEEpact/GarzaranPVLRT03
An Direct-Execution Framework for Fast and Accurate Simulation of Superscalar Processors.|1998|IEEE PACT|conf/IEEEpact/KrishnanT98
Architectural Support for Parallel Reductions in Scalable Shared-Memory Multiprocessors.|2001|IEEE PACT|conf/IEEEpact/GarzaranPZTJYR01
Multilayer Compute Resource Management with Robust Control Theory.|2017|PACT|conf/IEEEpact/PothukuchiPVT17
The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors.|1999|IEEE PACT|conf/IEEEpact/KrishnanT99
WearCore: A Core for Wearable Workloads.|2016|PACT|conf/IEEEpact/MehtaT16
Biased reference counting: minimizing atomic operations in garbage collection.|2018|PACT|conf/IEEEpact/ChoiST18
VARIUS-NTV: A microarchitectural model to capture the increased sensitivity of manycores to process variations at near-threshold voltages.|2012|DSN|conf/dsn/KarpuzcuKKT12
CADRE: Cycle-Accurate Deterministic Replay for Hardware Debugging.|2006|DSN|conf/dsn/SarangiGT06
Using Register Lifetime Predictions to Protect Register Files against Soft Errors.|2007|DSN|conf/dsn/MontesinosLT07
Estimating design time for system circuits.|2007|VLSI-SoC|conf/vlsi/BazeghiMGTR07
Adaptively Mapping Code in an Intelligent Memory Architecture.|2000|Intelligent Memory Systems|conf/ims/SolihinLT00
Energy/Performance Design of Memory Hierarchies for Processor-in-Memory Chips.|2000|Intelligent Memory Systems|conf/ims/HuangRYT00
Extreme-scale computer architecture: Energy efficiency from the ground upâ€¡.|2014|DATE|conf/date/Torrellas14
Light64: lightweight hardware support for data race detection during systematic testing of parallel programs.|2009|MICRO|conf/micro/NistorMT09
BulkCommit: scalable and fast commit of atomic blocks in a lazy multiprocessor environment.|2013|MICRO|conf/micro/QianTSQ13
ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment.|2010|MICRO|conf/micro/QianAT10
Uncorq: Unconstrained Snoop Request Delivery in Embedded-Ring Multiprocessors.|2007|MICRO|conf/micro/StraussST07
The BubbleWrap many-core: popping cores for sequential acceleration.|2009|MICRO|conf/micro/KarpuzcuGT09
ReplayConfusion: Detecting cache-based covert channel attacks using record and replay.|2016|MICRO|conf/micro/YanST16
Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing.|2007|MICRO|conf/micro/TeodorescuNTT07
Vulcan: Hardware Support for Detecting Sequential Consistency Violations Dynamically.|2012|MICRO|conf/micro/MuzahidQT12
Scalable Cache Miss Handling for High Memory-Level Parallelism.|2006|MICRO|conf/micro/TuckCT06
InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing.|2010|MICRO|conf/micro/NistorMT10
InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy.|2018|MICRO|conf/micro/YanCS0FT18
Cherry: checkpointed early resource recycling in out-of-order microprocessors.|2002|MICRO|conf/micro/MartinezRHPT02
Phoenix: Detecting and Recovering from Permanent Processor Design Bugs with Programmable Hardware.|2006|MICRO|conf/micro/SarangiTT06
AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection.|2010|MICRO|conf/micro/MuzahidOT10
BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support.|2009|MICRO|conf/micro/AhnQNTLFMW09
Pageforge: a near-memory content-aware page-merging architecture.|2017|MICRO|conf/micro/SkarlatosKT17
Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks.|2016|MICRO|conf/micro/SkarlatosTAQPKT16
EVAL: Utilizing processors with variation-induced timing errors.|2008|MICRO|conf/micro/SarangiGTT08
AccMon: Automatically Detecting Memory-Related Bugs via Program Counter-Based Invariants.|2004|MICRO|conf/micro/ZhouLFLQZMT04
Facelift: Hiding and slowing down aging in multicores.|2008|MICRO|conf/micro/TiwariT08
PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection.|2006|MICRO|conf/micro/LuZLZT06
A MAC protocol for Reliable Broadcast Communications in Wireless Network-on-Chip.|2016|NoCArc@MICRO|conf/micro/MestresATAC16
Xylem: enhancing vertical thermal conduction in 3D processor-memory stacks.|2017|MICRO|conf/micro/AgrawalTI17
A framework for dynamic energy efficiency and temperature management.|2000|MICRO|conf/micro/HuangRYT00
BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks.|2012|HPCA|conf/hpca/DuanZAT12
Blueshift: Designing processors for timing speculation from the ground up.|2009|HPCA|conf/hpca/GreskampWKCTCZ09
Hardware for Speculative Run-Time Parallelization in Distributed Shared-Memory Multiprocessors.|1998|HPCA|conf/hpca/ZhangRT98
Illusionist: Transforming lightweight cores into aggressive cores on demand.|2013|HPCA|conf/hpca/AnsariFGTM13
ReViveI/O: efficient handling of I/O in highly-available rollback-recovery servers.|2006|HPCA|conf/hpca/NakanoMGT06
Colorama: Architectural Support for Data-Centric Synchronization.|2007|HPCA|conf/hpca/CezeMPT07
PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems.|2019|HPCA|conf/hpca/KokolisST19
Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors.|2003|HPCA|conf/hpca/GarzaranPLVRT03
Extreme scale computing: Challenges and opportunities.|2010|HPCA|conf/hpca/TorrellasGSMO10
Reducing Remote Conflict Misses: NUMA with Remote Cache versus COMA.|1997|HPCA|conf/hpca/ZhangT97
ScalCore: Designing a core for voltage scalability.|2016|HPCA|conf/hpca/GopireddySTKAM16
Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies.|2013|HPCA|conf/hpca/AgrawalJAT13
Optimizing Instruction Cache Performance for Operating System Intensive Workloads.|1995|HPCA|conf/hpca/TorrellasXD95
LeadOut: Composing low-overhead frequency-enhancing techniques for single-thread performance in configurable multicores.|2010|HPCA|conf/hpca/GreskampKT10
Enhancing Memory Use in Simple Coma: Multiplexed Simple Coma.|1998|HPCA|conf/hpca/BasuT98
Automatically Mapping Code on an Intelligent Memory Architecture.|2001|HPCA|conf/hpca/LeeST01
NoMap: Speeding-Up JavaScript Using Hardware Transactional Memory.|2019|HPCA|conf/hpca/ShullCGT19
Second Workshop on Computer Architecture Evaluation Using Commercial Workloads.|1999|HPCA|conf/hpca/ClappNT99
Distance-Adaptive Update Protocols for Scalable Shared-Memory Multiprocessors.|1996|HPCA|conf/hpca/RaynaudZT96
EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing.|2013|HPCA|conf/hpca/KarpuzcuSKT13
SCsafe: Logging sequential consistency violations continuously and precisely.|2016|HPCA|conf/hpca/DuanKT16
Speculative Multithreading Eliminating Squashes through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors.|2002|HPCA|conf/hpca/CintraT02
Improving the Data Cache Performance of Multiprocessor Operating Systems.|1996|HPCA|conf/hpca/XiaT96
Hardware for Speculative Parallelization of Partially-Parallel Loops in DSM Multiprocessors.|1999|HPCA|conf/hpca/ZhangRT99
Speeding up the Memory Hierarchy in Flat COMA Multiprocessors.|1997|HPCA|conf/hpca/YangT97
Dynamically detecting and tolerating IF-Condition Data Races.|2014|HPCA|conf/hpca/QiMAT14
Tangle: Route-oriented dynamic voltage minimization for variation-afflicted, energy-efficient on-chip networks.|2014|HPCA|conf/hpca/AnsariMXT14
Pacman: Tolerating asymmetric data races with unintrusive hardware.|2012|HPCA|conf/hpca/QiONMT12
Runnemede: An architecture for Ubiquitous High-Performance Computing.|2013|HPCA|conf/hpca/CarterABCDDFGGKLMMPTTVVX13
Toward a Cost-Effective DSM Organization That Exploits Processor-Memory Integration.|2000|HPCA|conf/hpca/TorrellasYN00
Record-Replay Architecture as a General Security Framework.|2018|HPCA|conf/hpca/ShalabiYHLT18
Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules.|2014|HPCA|conf/hpca/AgrawalAT14
The Memory Performance of DSS Commercial Workloads in Shared-Memory Multiprocessors.|1997|HPCA|conf/hpca/TrancosoLZT97
BulkSMT: Designing SMT processors for atomic-block execution.|2012|HPCA|conf/hpca/QianST12
Compiler Support for Software Cache Coherence.|2016|HiPC|conf/hipc/TavarageriKTS16
Toward Extreme-Scale Processor Chips.|2016|HiPC|conf/hipc/Torrellas16
An IRAM architecture for image analysis and pattern recognition.|1998|ICPR|conf/icpr/KangTH98
Structured Singular Value Control for Modular Resource Management in Multilayer Computers.|2018|CDC|conf/cdc/PothukuchiPVT18
Comparing the power and performance of Intel's SCC to state-of-the-art CPUs and GPUs.|2012|ISPASS|conf/ispass/TotoniBGT12
Benefits of Cache-Affinity Scheduling in Shared-Memory Multiprocessors: A Summary.|1993|SIGMETRICS|conf/sigmetrics/TorrellasTG93
Analysis of Critical Architectural and Program Parameters in a Hierarchical Shared Memory Multiprocessor.|1990|SIGMETRICS|conf/sigmetrics/TorrellasHW90
Architecting and Programming a Hardware-Incoherent Multiprocessor Cache Hierarchy.|2016|IPDPS|conf/ipps/KimTST16
A Clustered Approach to Multithreaded Processors.|1998|IPPS/SPDP|conf/ipps/KrishnanT98
SmartApps: An Application Centric Approach to High Performance Computing: Compiler-Assisted Software and Hardware Support for Reduction Operations.|2002|IPDPS|conf/ipps/DangGPZJYART02
How to build a useful thousand-core manycore system?|2009|IPDPS|conf/ipps/Torrellas09
An efficient implementation of tree-based multicast routing for distributed shared-memory multiprocessors.|1996|SPDP|conf/spdp/MalumbresDT96
Prototyping Architectural Support for Program Rollback Using FPGAs.|2005|FCCM|conf/fccm/TeodorescuT05
Reusable inline caching for JavaScript performance.|2019|PLDI|conf/pldi/ChoiST19
AutoPersist: an easy-to-use Java NVM framework based on reachability.|2019|PLDI|conf/pldi/ShullHT19
Improving JavaScript performance by deconstructing the type system.|2014|PLDI|conf/pldi/AhnCSGT14
Improving the performance of bristled CC-NUMA systems using virtual channels and adaptivity.|1999|International Conference on Supercomputing|conf/ics/MartinezTD99
Hardware and Software Support for Speculative Execution of Sequential Binaries on a Chip-multiprocessor.|1998|International Conference on Supercomputing|conf/ics/KrishnanT98
Tasking with out-of-order spawn in TLS chip multiprocessors: microarchitecture and compilation.|2005|ICS|conf/ics/RenauTLCST05
Software trace cache.|1999|International Conference on Supercomputing|conf/ics/RamirezLNTV99
Comparing Data Forwarding and Prefetching for Communication-induced Misses in Shared-memory MPs.|1998|International Conference on Supercomputing|conf/ics/KoufatyT98
Optimizing Primary Data Caches for Parallel Scientific Applications: The Pool Buffer Approach.|1996|International Conference on Supercomputing|conf/ics/YangT96
Thread-Level Speculation on a CMP can be energy efficient.|2005|ICS|conf/ics/RenauSCLSTT05
Data Forwarding in Scalable Shared-Memory Multiprocessors.|1995|International Conference on Supercomputing|conf/ics/KoufatyCPT95
Upcoming Architectural Advances in DSM Machines and Their Impact on Programmability.|1999|PPSC|conf/ppsc/Torrellas99
Energy-efficient hybrid wakeup logic.|2002|ISLPED|conf/islped/HuangRT02
L1 data cache decomposition for energy efficiency.|2001|ISLPED|conf/islped/HuangRYT01
Detailed Characterization of a Quad Pentium Pro Server Running TPC-D.|1999|ICCD|conf/iccd/CaoTTLKW99
The Augmint multiprocessor simulation toolkit for Intel x86 architectures.|1996|ICCD|conf/iccd/NguyenMST96
Cache Optimization for Memory-Resident Decision Support Commercial Workloads.|1999|ICCD|conf/iccd/TrancosoT99
Unified Fine-Granularity Buffering of Index and Data: Approach and Implementation.|2000|ICCD|conf/iccd/CaoTJ00
CAP: Criticality analysis for power-efficient speculative multithreading.|2007|ICCD|conf/iccd/TuckLT07
FlexRAM: Toward an advanced Intelligent Memory system: A retrospective paper.|2012|ICCD|conf/iccd/Torrellas12
FlexRAM: Toward an advanced Intelligent Memory system.|2012|ICCD|conf/iccd/KangHYKGLPT12
FlexRAM: Toward an Advanced Intelligent Memory System.|1999|ICCD|conf/iccd/KangHYKGLTP99
SmartApps: An Application Centric Approach to High Performance Computing.|2000|LCPC|conf/lcpc/RauchwergerAT00
Millimeter-Wave Propagation within a Computer Chip Package.|2018|ISCAS|conf/iscas/TimonedaACMZFTA18
Threshold Voltage Variation Effects on Aging-Related Hard Failure Rates.|2007|ISCAS|conf/iscas/GreskampST07
Opportunistic Beamforming in Wireless Network-on-Chip.|2019|ISCAS|conf/iscas/AbadalMFTCZTA19
LORE: A loop repository for the evaluation of compilers.|2017|IISWC|conf/iiswc/ChenGSWPNVWSMTD17
Extreme scale computer architecture: Energy efficiency from the ground up.|2013|ASAP|conf/asap/Torrellas13
A Model for Timing Errors in Processors with Parameter Variation.|2007|ISQED|conf/isqed/SarangiGT07
Compiler Support for Data Forwarding in Scalable Shared-Memory Multiprocessors.|1999|ICPP|conf/icpp/KoufatyT99
Optimization of Instruction Fetch for Decision Support Workloads.|1999|ICPP|conf/icpp/RamirezLNSVT99
The Impact of Speeding up Critical Sections with Data Prefetching and Forwarding.|1996|ICPP, Vol. 3|conf/icpp/TrancosoT96
Comparing the Performance of the DASH and CEDAR Multiprocessors.|1994|ICPP (2)|conf/icpp/TorrellasKP94
Share Data Placement Optimizations to Reduce Multiprocessor Cache Miss Rates.|1990|ICPP (2)|conf/icpp/TorrellasLH90
Estimating the Performance Advantages of Relaxing Consistency in a Shared Memory Multiprocessor.|1990|ICPP (1)|conf/icpp/TorrelasH90
The performance of the Cedar multistage switching network.|1994|SC|conf/sc/TorrellasZ94
Using an Adaptive HPC Runtime System to Reconfigure the Cache Hierarchy.|2014|SC|conf/sc/TotoniTK14
An efficient algorithm for the run-time parallelization of DOACROSS loops.|1994|SC|conf/sc/ChenTY94
Scal-Tool: Pinpointing and Quantifying Scalability Bottlenecks in DSM Multiprocessors.|1999|SC|conf/sc/TorrellasSL99
Computer architecture education at the University of Illinois: current status and some thoughts.|1996|WCAE@HPCA|conf/wcae/Torrellas96
Computer architecture education at the University of Illinois.|1998|WCAE@ISCA|conf/wcae/Torrellas98
POSH: a TLS compiler that exploits program structure.|2006|PPOPP|conf/ppopp/LiuTCASRT06
Extreme scale computing: challenges and opportunities.|2010|PPOPP|conf/ppopp/TorrellasGMOS10
Programming the FlexRAM parallel intelligent memory system.|2003|PPOPP|conf/ppopp/FraguelaRFPT03
SecDir: a secure directory to defeat directory side-channel attacks.|2019|ISCA|conf/isca/YanWFT19
Using a User-Level Memory Thread for Correlation Prefetching.|2002|ISCA|conf/isca/SolihinTL02
ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors.|2002|ISCA|conf/isca/PrvulovicTZ02
ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded Codes.|2003|ISCA|conf/isca/PrvulovicT03
Bulk Disambiguation of Speculative Threads in Multiprocessors.|2006|ISCA|conf/isca/CezeTTC06
OmniOrder: Directory-based conflict serialization of transactions.|2014|ISCA|conf/isca/QianST14
ReCycle: : pipeline adaptation to tolerate process variation.|2007|ISCA|conf/isca/TiwariST07
Speeding Up Irregular Applications in Shared-Memory Multiprocessors: Memory Binding and Group Prefetching.|1995|ISCA|conf/isca/ZhangT95
iWatcher: Efficient Architectural Support for Software Debugging.|2004|ISCA|conf/isca/ZhouQLZT04
Architectural support for scalable speculative parallelization in shared-memory multiprocessors.|2000|ISCA|conf/isca/CintraMT00
WeeFence: toward making fences free in TSO.|2013|ISCA|conf/isca/DuanMT13
DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Effciently.|2008|ISCA|conf/isca/MontesinosCT08
Instruction Prefetching of Systems Codes with Layout Optimized for Reduced Cache Misses.|1996|ISCA|conf/isca/XiaT96
Yukta: Multilayer Resource Controllers to Maximize Efficiency.|2018|ISCA|conf/isca/PothukuchiPVT18
Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors.|2008|ISCA|conf/isca/TeodorescuT08
Removing architectural bottlenecks to the scalability of speculative parallelization.|2001|ISCA|conf/isca/PrvulovicGRT01
Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures.|2016|ISCA|conf/isca/PothukuchiAVT16
SigRace: signature-based data race detection.|2009|ISCA|conf/isca/MuzahidSQT09
Secure Hierarchy-Aware Cache Replacement Policy (SHARP): Defending Against Cache-Based Side Channel Atacks.|2017|ISCA|conf/isca/YanGST17
MicroScope: enabling microarchitectural replay attacks.|2019|ISCA|conf/isca/SkarlatosYGSTF19
Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors.|2006|ISCA|conf/isca/StraussST06
QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs.|2013|ISCA|conf/isca/PokamDPKKHGHDKT13
Rebound: scalable checkpointing for coherent shared memory.|2011|ISCA|conf/isca/AgarwalGT11
BulkSC: bulk enforcement of sequential consistency.|2007|ISCA|conf/isca/CezeTMT07
Designing vertical processors in monolithic 3D.|2019|ISCA|conf/isca/GopireddyT19
FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes.|2011|ISCA|conf/isca/AgarwalT11
Replay debugging: Leveraging record and replay for program debugging.|2014|ISCA|conf/isca/HonarmandT14
HetCore: TFET-CMOS Hetero-Device Architecture for CPUs and GPUs.|2018|ISCA|conf/isca/GopireddySZT18
Positional Adaptation of Processors: Application to Energy Reduction.|2003|ISCA|conf/isca/HuangRT03
ShortCut: Architectural Support for Fast Object Access in Scripting Languages.|2017|ISCA|conf/isca/ChoiSGT17
Cyrus: unintrusive application-level record-replay for replay parallelism.|2013|ASPLOS|conf/asplos/HonarmandDTKPP13
Accurate and efficient filtering for the Intel thread checker race detector.|2006|ASID|conf/asplos/SackBMPT06
SoftSig: software-exposed hardware signatures for code analysis and optimization.|2008|ASPLOS|conf/asplos/TuckACT08
Volition: scalable and precise sequential consistency violation detection.|2013|ASPLOS|conf/asplos/QianTSQ13
Characterizing the Caching and Synchronization Performance of a Multiprocessor Operating System.|1992|ASPLOS|conf/asplos/TorrellasGH92
WiSync: An Architecture for Fast Synchronization through On-Chip Wireless Communication.|2016|ASPLOS|conf/asplos/AbadalCAT16
Replica: A Wireless Manycore for Communication-Intensive and Approximate Data.|2019|ASPLOS|conf/asplos/FernandoFAMT19
CASPAR: Breaking Serialization in Lock-Free Multicore Synchronization.|2016|ASPLOS|conf/asplos/GangwaniMT16
Concurrency control with data coloring.|2008|MSPC|conf/asplos/CezePCMT08
Capo: a software-hardware interface for practical deterministic multiprocessor replay.|2009|ASPLOS|conf/asplos/MontesinosHKT09
Speculative synchronization: applying thread-level speculation to explicitly parallel applications.|2002|ASPLOS|conf/asplos/MartinezT02
RelaxReplay: record and replay for relaxed-consistency multiprocessors.|2014|ASPLOS|conf/asplos/HonarmandT14
Asymmetric Memory Fences: Optimizing Both Performance and Implementability.|2015|ASPLOS|conf/asplos/DuanHT15
DeAliaser: alias speculation using atomic region support.|2013|ASPLOS|conf/asplos/AhnDT13
QuickCheck: using speculation to reduce the overhead of checks in NVM frameworks.|2019|VEE|conf/vee/ShullHT19
