# Compile of testbench.v was successful.
# Compile of topLevelCircuit.v was successful.
# Compile of conditionChecker.v was successful.
# Compile of controller.v was successful.
# Compile of forwarding.v was successful.
# Compile of hazardDetection.v was successful.
# Compile of dataMem.v was successful.
# Compile of instructionMem.v was successful.
# Compile of regFile.v was successful.
# Compile of EXE2MEM.v was successful.
# Compile of ID2EXE.v was successful.
# Compile of IF2ID.v was successful.
# Compile of MEM2WB.v was successful.
# Compile of EXEStage.v was successful.
# Compile of IDStage.v was successful.
# Compile of IFStage.v was successful.
# Compile of MEMStage.v was successful.
# Compile of WBStage.v was successful.
# Compile of adder.v was successful.
# Compile of ALU.v was successful.
# Compile of mux.v was successful.
# Compile of register.v was successful.
# Compile of signExtend.v was successful.
# Compile of defines.v was successful.
# 24 compiles, 0 failed with no errors.
vsim -gui work.testbench -voptargs=+acc
# vsim -gui work.testbench -voptargs="+acc" 
# Start time: 13:14:51 on May 13,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.testbench(fast)
# Loading work.MIPS_Processor(fast)
# Loading work.regFile(fast)
# Loading work.hazard_detection(fast)
# Loading work.forwarding_EXE(fast)
# Loading work.IFStage(fast)
# Loading work.mux(fast)
# Loading work.adder(fast)
# Loading work.register(fast)
# Loading work.instructionMem(fast)
# Loading work.IDStage(fast)
# Loading work.controller(fast)
# Loading work.mux(fast__1)
# Loading work.signExtend(fast)
# Loading work.conditionChecker(fast)
# Loading work.EXEStage(fast)
# Loading work.mux_3input(fast)
# Loading work.ALU(fast)
# Loading work.MEMStage(fast)
# Loading work.dataMem(fast)
# Loading work.WBStage(fast)
# Loading work.IF2ID(fast)
# Loading work.ID2EXE(fast)
# Loading work.EXE2MEM(fast)
# Loading work.MEM2WB(fast)
add wave -position end  sim:/testbench/top_module/regFile/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ritvik2  Hostname: TROI  ProcessID: 12136
#           Attempting to use alternate WLF file "./wlftynr4jg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftynr4jg
add wave -position end  sim:/testbench/top_module/regFile/rst
add wave -position end  sim:/testbench/top_module/regFile/src1
add wave -position end  sim:/testbench/top_module/regFile/src2
add wave -position end  sim:/testbench/top_module/regFile/dest
add wave -position end  sim:/testbench/top_module/regFile/writeVal
add wave -position 2  sim:/testbench/top_module/hazard/forward_EN
add wave -position 3  sim:/testbench/top_module/hazard/hazard_detected
add wave -position 2  sim:/testbench/top_module/IFStage/instruction
add wave -position 3  sim:/testbench/top_module/IFStage/PC
add wave -position end  sim:/testbench/top_module/IDStage/is_imm_out
add wave -position end  sim:/testbench/top_module/IDStage/val1
add wave -position end  sim:/testbench/top_module/IDStage/val2
add wave -position end  sim:/testbench/top_module/EXEStage/EXE_CMD
add wave -position end  sim:/testbench/top_module/EXEStage/ALUResult
add wave -position 12  sim:/testbench/top_module/EXEStage/ALU_val1
add wave -position 13  sim:/testbench/top_module/EXEStage/ALU_val2
add wave -position end  sim:/testbench/top_module/WBStage/WB_res
run -step
run -step
run -all
