<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
<title></title>
<style type="text/css">
.ansi2html-content { display: inline; white-space: pre-wrap; word-wrap: break-word; }
.body_foreground { color: #AAAAAA; }
.body_background { background-color: #000000; }
.body_foreground > .bold,.bold > .body_foreground, body.body_foreground > pre > .bold { color: #FFFFFF; font-weight: normal; }
.inv_foreground { color: #000000; }
.inv_background { background-color: #AAAAAA; }
.ansi1 { font-weight: bold; }
.ansi2 { font-weight: lighter; }
.ansi3 { font-style: italic; }
.ansi4 { text-decoration: underline; }
.ansi5 { text-decoration: blink; }
.ansi6 { text-decoration: blink; }
.ansi8 { visibility: hidden; }
.ansi9 { text-decoration: line-through; }
.ansi30 { color: #000316; }
.inv30 { background-color: #000316; }
.ansi31 { color: #aa0000; }
.inv31 { background-color: #aa0000; }
.ansi32 { color: #00aa00; }
.inv32 { background-color: #00aa00; }
.ansi33 { color: #aa5500; }
.inv33 { background-color: #aa5500; }
.ansi34 { color: #0000aa; }
.inv34 { background-color: #0000aa; }
.ansi35 { color: #E850A8; }
.inv35 { background-color: #E850A8; }
.ansi36 { color: #00aaaa; }
.inv36 { background-color: #00aaaa; }
.ansi37 { color: #F5F1DE; }
.inv37 { background-color: #F5F1DE; }
.ansi40 { background-color: #000316; }
.inv40 { color: #000316; }
.ansi41 { background-color: #aa0000; }
.inv41 { color: #aa0000; }
.ansi42 { background-color: #00aa00; }
.inv42 { color: #00aa00; }
.ansi43 { background-color: #aa5500; }
.inv43 { color: #aa5500; }
.ansi44 { background-color: #0000aa; }
.inv44 { color: #0000aa; }
.ansi45 { background-color: #E850A8; }
.inv45 { color: #E850A8; }
.ansi46 { background-color: #00aaaa; }
.inv46 { color: #00aaaa; }
.ansi47 { background-color: #F5F1DE; }
.inv47 { color: #F5F1DE; }
.ansi38-0 { color: #000316; }
.inv38-0 { background-color: #000316; }
.ansi38-1 { color: #aa0000; }
.inv38-1 { background-color: #aa0000; }
.ansi38-2 { color: #00aa00; }
.inv38-2 { background-color: #00aa00; }
.ansi38-3 { color: #aa5500; }
.inv38-3 { background-color: #aa5500; }
.ansi38-4 { color: #0000aa; }
.inv38-4 { background-color: #0000aa; }
.ansi38-5 { color: #E850A8; }
.inv38-5 { background-color: #E850A8; }
.ansi38-6 { color: #00aaaa; }
.inv38-6 { background-color: #00aaaa; }
.ansi38-7 { color: #F5F1DE; }
.inv38-7 { background-color: #F5F1DE; }
.ansi38-8 { color: #7f7f7f; }
.inv38-8 { background-color: #7f7f7f; }
.ansi38-9 { color: #ff0000; }
.inv38-9 { background-color: #ff0000; }
.ansi38-10 { color: #00ff00; }
.inv38-10 { background-color: #00ff00; }
.ansi38-11 { color: #ffff00; }
.inv38-11 { background-color: #ffff00; }
.ansi38-12 { color: #5c5cff; }
.inv38-12 { background-color: #5c5cff; }
.ansi38-13 { color: #ff00ff; }
.inv38-13 { background-color: #ff00ff; }
.ansi38-14 { color: #00ffff; }
.inv38-14 { background-color: #00ffff; }
.ansi38-15 { color: #ffffff; }
.inv38-15 { background-color: #ffffff; }
.ansi48-0 { background-color: #000316; }
.inv48-0 { color: #000316; }
.ansi48-1 { background-color: #aa0000; }
.inv48-1 { color: #aa0000; }
.ansi48-2 { background-color: #00aa00; }
.inv48-2 { color: #00aa00; }
.ansi48-3 { background-color: #aa5500; }
.inv48-3 { color: #aa5500; }
.ansi48-4 { background-color: #0000aa; }
.inv48-4 { color: #0000aa; }
.ansi48-5 { background-color: #E850A8; }
.inv48-5 { color: #E850A8; }
.ansi48-6 { background-color: #00aaaa; }
.inv48-6 { color: #00aaaa; }
.ansi48-7 { background-color: #F5F1DE; }
.inv48-7 { color: #F5F1DE; }
.ansi48-8 { background-color: #7f7f7f; }
.inv48-8 { color: #7f7f7f; }
.ansi48-9 { background-color: #ff0000; }
.inv48-9 { color: #ff0000; }
.ansi48-10 { background-color: #00ff00; }
.inv48-10 { color: #00ff00; }
.ansi48-11 { background-color: #ffff00; }
.inv48-11 { color: #ffff00; }
.ansi48-12 { background-color: #5c5cff; }
.inv48-12 { color: #5c5cff; }
.ansi48-13 { background-color: #ff00ff; }
.inv48-13 { color: #ff00ff; }
.ansi48-14 { background-color: #00ffff; }
.inv48-14 { color: #00ffff; }
.ansi48-15 { background-color: #ffffff; }
.inv48-15 { color: #ffffff; }
.ansi38-16 { color: #000000; }
.inv38-16 { background: #000000; }
.ansi48-16 { background: #000000; }
.inv48-16 { color: #000000; }
.ansi38-17 { color: #00002a; }
.inv38-17 { background: #00002a; }
.ansi48-17 { background: #00002a; }
.inv48-17 { color: #00002a; }
.ansi38-18 { color: #000054; }
.inv38-18 { background: #000054; }
.ansi48-18 { background: #000054; }
.inv48-18 { color: #000054; }
.ansi38-19 { color: #00007e; }
.inv38-19 { background: #00007e; }
.ansi48-19 { background: #00007e; }
.inv48-19 { color: #00007e; }
.ansi38-20 { color: #0000a8; }
.inv38-20 { background: #0000a8; }
.ansi48-20 { background: #0000a8; }
.inv48-20 { color: #0000a8; }
.ansi38-21 { color: #0000d2; }
.inv38-21 { background: #0000d2; }
.ansi48-21 { background: #0000d2; }
.inv48-21 { color: #0000d2; }
.ansi38-52 { color: #2a0000; }
.inv38-52 { background: #2a0000; }
.ansi48-52 { background: #2a0000; }
.inv48-52 { color: #2a0000; }
.ansi38-53 { color: #2a002a; }
.inv38-53 { background: #2a002a; }
.ansi48-53 { background: #2a002a; }
.inv48-53 { color: #2a002a; }
.ansi38-54 { color: #2a0054; }
.inv38-54 { background: #2a0054; }
.ansi48-54 { background: #2a0054; }
.inv48-54 { color: #2a0054; }
.ansi38-55 { color: #2a007e; }
.inv38-55 { background: #2a007e; }
.ansi48-55 { background: #2a007e; }
.inv48-55 { color: #2a007e; }
.ansi38-56 { color: #2a00a8; }
.inv38-56 { background: #2a00a8; }
.ansi48-56 { background: #2a00a8; }
.inv48-56 { color: #2a00a8; }
.ansi38-57 { color: #2a00d2; }
.inv38-57 { background: #2a00d2; }
.ansi48-57 { background: #2a00d2; }
.inv48-57 { color: #2a00d2; }
.ansi38-88 { color: #540000; }
.inv38-88 { background: #540000; }
.ansi48-88 { background: #540000; }
.inv48-88 { color: #540000; }
.ansi38-89 { color: #54002a; }
.inv38-89 { background: #54002a; }
.ansi48-89 { background: #54002a; }
.inv48-89 { color: #54002a; }
.ansi38-90 { color: #540054; }
.inv38-90 { background: #540054; }
.ansi48-90 { background: #540054; }
.inv48-90 { color: #540054; }
.ansi38-91 { color: #54007e; }
.inv38-91 { background: #54007e; }
.ansi48-91 { background: #54007e; }
.inv48-91 { color: #54007e; }
.ansi38-92 { color: #5400a8; }
.inv38-92 { background: #5400a8; }
.ansi48-92 { background: #5400a8; }
.inv48-92 { color: #5400a8; }
.ansi38-93 { color: #5400d2; }
.inv38-93 { background: #5400d2; }
.ansi48-93 { background: #5400d2; }
.inv48-93 { color: #5400d2; }
.ansi38-124 { color: #7e0000; }
.inv38-124 { background: #7e0000; }
.ansi48-124 { background: #7e0000; }
.inv48-124 { color: #7e0000; }
.ansi38-125 { color: #7e002a; }
.inv38-125 { background: #7e002a; }
.ansi48-125 { background: #7e002a; }
.inv48-125 { color: #7e002a; }
.ansi38-126 { color: #7e0054; }
.inv38-126 { background: #7e0054; }
.ansi48-126 { background: #7e0054; }
.inv48-126 { color: #7e0054; }
.ansi38-127 { color: #7e007e; }
.inv38-127 { background: #7e007e; }
.ansi48-127 { background: #7e007e; }
.inv48-127 { color: #7e007e; }
.ansi38-128 { color: #7e00a8; }
.inv38-128 { background: #7e00a8; }
.ansi48-128 { background: #7e00a8; }
.inv48-128 { color: #7e00a8; }
.ansi38-129 { color: #7e00d2; }
.inv38-129 { background: #7e00d2; }
.ansi48-129 { background: #7e00d2; }
.inv48-129 { color: #7e00d2; }
.ansi38-160 { color: #a80000; }
.inv38-160 { background: #a80000; }
.ansi48-160 { background: #a80000; }
.inv48-160 { color: #a80000; }
.ansi38-161 { color: #a8002a; }
.inv38-161 { background: #a8002a; }
.ansi48-161 { background: #a8002a; }
.inv48-161 { color: #a8002a; }
.ansi38-162 { color: #a80054; }
.inv38-162 { background: #a80054; }
.ansi48-162 { background: #a80054; }
.inv48-162 { color: #a80054; }
.ansi38-163 { color: #a8007e; }
.inv38-163 { background: #a8007e; }
.ansi48-163 { background: #a8007e; }
.inv48-163 { color: #a8007e; }
.ansi38-164 { color: #a800a8; }
.inv38-164 { background: #a800a8; }
.ansi48-164 { background: #a800a8; }
.inv48-164 { color: #a800a8; }
.ansi38-165 { color: #a800d2; }
.inv38-165 { background: #a800d2; }
.ansi48-165 { background: #a800d2; }
.inv48-165 { color: #a800d2; }
.ansi38-196 { color: #d20000; }
.inv38-196 { background: #d20000; }
.ansi48-196 { background: #d20000; }
.inv48-196 { color: #d20000; }
.ansi38-197 { color: #d2002a; }
.inv38-197 { background: #d2002a; }
.ansi48-197 { background: #d2002a; }
.inv48-197 { color: #d2002a; }
.ansi38-198 { color: #d20054; }
.inv38-198 { background: #d20054; }
.ansi48-198 { background: #d20054; }
.inv48-198 { color: #d20054; }
.ansi38-199 { color: #d2007e; }
.inv38-199 { background: #d2007e; }
.ansi48-199 { background: #d2007e; }
.inv48-199 { color: #d2007e; }
.ansi38-200 { color: #d200a8; }
.inv38-200 { background: #d200a8; }
.ansi48-200 { background: #d200a8; }
.inv48-200 { color: #d200a8; }
.ansi38-201 { color: #d200d2; }
.inv38-201 { background: #d200d2; }
.ansi48-201 { background: #d200d2; }
.inv48-201 { color: #d200d2; }
.ansi38-22 { color: #002a00; }
.inv38-22 { background: #002a00; }
.ansi48-22 { background: #002a00; }
.inv48-22 { color: #002a00; }
.ansi38-23 { color: #002a2a; }
.inv38-23 { background: #002a2a; }
.ansi48-23 { background: #002a2a; }
.inv48-23 { color: #002a2a; }
.ansi38-24 { color: #002a54; }
.inv38-24 { background: #002a54; }
.ansi48-24 { background: #002a54; }
.inv48-24 { color: #002a54; }
.ansi38-25 { color: #002a7e; }
.inv38-25 { background: #002a7e; }
.ansi48-25 { background: #002a7e; }
.inv48-25 { color: #002a7e; }
.ansi38-26 { color: #002aa8; }
.inv38-26 { background: #002aa8; }
.ansi48-26 { background: #002aa8; }
.inv48-26 { color: #002aa8; }
.ansi38-27 { color: #002ad2; }
.inv38-27 { background: #002ad2; }
.ansi48-27 { background: #002ad2; }
.inv48-27 { color: #002ad2; }
.ansi38-58 { color: #2a2a00; }
.inv38-58 { background: #2a2a00; }
.ansi48-58 { background: #2a2a00; }
.inv48-58 { color: #2a2a00; }
.ansi38-59 { color: #2a2a2a; }
.inv38-59 { background: #2a2a2a; }
.ansi48-59 { background: #2a2a2a; }
.inv48-59 { color: #2a2a2a; }
.ansi38-60 { color: #2a2a54; }
.inv38-60 { background: #2a2a54; }
.ansi48-60 { background: #2a2a54; }
.inv48-60 { color: #2a2a54; }
.ansi38-61 { color: #2a2a7e; }
.inv38-61 { background: #2a2a7e; }
.ansi48-61 { background: #2a2a7e; }
.inv48-61 { color: #2a2a7e; }
.ansi38-62 { color: #2a2aa8; }
.inv38-62 { background: #2a2aa8; }
.ansi48-62 { background: #2a2aa8; }
.inv48-62 { color: #2a2aa8; }
.ansi38-63 { color: #2a2ad2; }
.inv38-63 { background: #2a2ad2; }
.ansi48-63 { background: #2a2ad2; }
.inv48-63 { color: #2a2ad2; }
.ansi38-94 { color: #542a00; }
.inv38-94 { background: #542a00; }
.ansi48-94 { background: #542a00; }
.inv48-94 { color: #542a00; }
.ansi38-95 { color: #542a2a; }
.inv38-95 { background: #542a2a; }
.ansi48-95 { background: #542a2a; }
.inv48-95 { color: #542a2a; }
.ansi38-96 { color: #542a54; }
.inv38-96 { background: #542a54; }
.ansi48-96 { background: #542a54; }
.inv48-96 { color: #542a54; }
.ansi38-97 { color: #542a7e; }
.inv38-97 { background: #542a7e; }
.ansi48-97 { background: #542a7e; }
.inv48-97 { color: #542a7e; }
.ansi38-98 { color: #542aa8; }
.inv38-98 { background: #542aa8; }
.ansi48-98 { background: #542aa8; }
.inv48-98 { color: #542aa8; }
.ansi38-99 { color: #542ad2; }
.inv38-99 { background: #542ad2; }
.ansi48-99 { background: #542ad2; }
.inv48-99 { color: #542ad2; }
.ansi38-130 { color: #7e2a00; }
.inv38-130 { background: #7e2a00; }
.ansi48-130 { background: #7e2a00; }
.inv48-130 { color: #7e2a00; }
.ansi38-131 { color: #7e2a2a; }
.inv38-131 { background: #7e2a2a; }
.ansi48-131 { background: #7e2a2a; }
.inv48-131 { color: #7e2a2a; }
.ansi38-132 { color: #7e2a54; }
.inv38-132 { background: #7e2a54; }
.ansi48-132 { background: #7e2a54; }
.inv48-132 { color: #7e2a54; }
.ansi38-133 { color: #7e2a7e; }
.inv38-133 { background: #7e2a7e; }
.ansi48-133 { background: #7e2a7e; }
.inv48-133 { color: #7e2a7e; }
.ansi38-134 { color: #7e2aa8; }
.inv38-134 { background: #7e2aa8; }
.ansi48-134 { background: #7e2aa8; }
.inv48-134 { color: #7e2aa8; }
.ansi38-135 { color: #7e2ad2; }
.inv38-135 { background: #7e2ad2; }
.ansi48-135 { background: #7e2ad2; }
.inv48-135 { color: #7e2ad2; }
.ansi38-166 { color: #a82a00; }
.inv38-166 { background: #a82a00; }
.ansi48-166 { background: #a82a00; }
.inv48-166 { color: #a82a00; }
.ansi38-167 { color: #a82a2a; }
.inv38-167 { background: #a82a2a; }
.ansi48-167 { background: #a82a2a; }
.inv48-167 { color: #a82a2a; }
.ansi38-168 { color: #a82a54; }
.inv38-168 { background: #a82a54; }
.ansi48-168 { background: #a82a54; }
.inv48-168 { color: #a82a54; }
.ansi38-169 { color: #a82a7e; }
.inv38-169 { background: #a82a7e; }
.ansi48-169 { background: #a82a7e; }
.inv48-169 { color: #a82a7e; }
.ansi38-170 { color: #a82aa8; }
.inv38-170 { background: #a82aa8; }
.ansi48-170 { background: #a82aa8; }
.inv48-170 { color: #a82aa8; }
.ansi38-171 { color: #a82ad2; }
.inv38-171 { background: #a82ad2; }
.ansi48-171 { background: #a82ad2; }
.inv48-171 { color: #a82ad2; }
.ansi38-202 { color: #d22a00; }
.inv38-202 { background: #d22a00; }
.ansi48-202 { background: #d22a00; }
.inv48-202 { color: #d22a00; }
.ansi38-203 { color: #d22a2a; }
.inv38-203 { background: #d22a2a; }
.ansi48-203 { background: #d22a2a; }
.inv48-203 { color: #d22a2a; }
.ansi38-204 { color: #d22a54; }
.inv38-204 { background: #d22a54; }
.ansi48-204 { background: #d22a54; }
.inv48-204 { color: #d22a54; }
.ansi38-205 { color: #d22a7e; }
.inv38-205 { background: #d22a7e; }
.ansi48-205 { background: #d22a7e; }
.inv48-205 { color: #d22a7e; }
.ansi38-206 { color: #d22aa8; }
.inv38-206 { background: #d22aa8; }
.ansi48-206 { background: #d22aa8; }
.inv48-206 { color: #d22aa8; }
.ansi38-207 { color: #d22ad2; }
.inv38-207 { background: #d22ad2; }
.ansi48-207 { background: #d22ad2; }
.inv48-207 { color: #d22ad2; }
.ansi38-28 { color: #005400; }
.inv38-28 { background: #005400; }
.ansi48-28 { background: #005400; }
.inv48-28 { color: #005400; }
.ansi38-29 { color: #00542a; }
.inv38-29 { background: #00542a; }
.ansi48-29 { background: #00542a; }
.inv48-29 { color: #00542a; }
.ansi38-30 { color: #005454; }
.inv38-30 { background: #005454; }
.ansi48-30 { background: #005454; }
.inv48-30 { color: #005454; }
.ansi38-31 { color: #00547e; }
.inv38-31 { background: #00547e; }
.ansi48-31 { background: #00547e; }
.inv48-31 { color: #00547e; }
.ansi38-32 { color: #0054a8; }
.inv38-32 { background: #0054a8; }
.ansi48-32 { background: #0054a8; }
.inv48-32 { color: #0054a8; }
.ansi38-33 { color: #0054d2; }
.inv38-33 { background: #0054d2; }
.ansi48-33 { background: #0054d2; }
.inv48-33 { color: #0054d2; }
.ansi38-64 { color: #2a5400; }
.inv38-64 { background: #2a5400; }
.ansi48-64 { background: #2a5400; }
.inv48-64 { color: #2a5400; }
.ansi38-65 { color: #2a542a; }
.inv38-65 { background: #2a542a; }
.ansi48-65 { background: #2a542a; }
.inv48-65 { color: #2a542a; }
.ansi38-66 { color: #2a5454; }
.inv38-66 { background: #2a5454; }
.ansi48-66 { background: #2a5454; }
.inv48-66 { color: #2a5454; }
.ansi38-67 { color: #2a547e; }
.inv38-67 { background: #2a547e; }
.ansi48-67 { background: #2a547e; }
.inv48-67 { color: #2a547e; }
.ansi38-68 { color: #2a54a8; }
.inv38-68 { background: #2a54a8; }
.ansi48-68 { background: #2a54a8; }
.inv48-68 { color: #2a54a8; }
.ansi38-69 { color: #2a54d2; }
.inv38-69 { background: #2a54d2; }
.ansi48-69 { background: #2a54d2; }
.inv48-69 { color: #2a54d2; }
.ansi38-100 { color: #545400; }
.inv38-100 { background: #545400; }
.ansi48-100 { background: #545400; }
.inv48-100 { color: #545400; }
.ansi38-101 { color: #54542a; }
.inv38-101 { background: #54542a; }
.ansi48-101 { background: #54542a; }
.inv48-101 { color: #54542a; }
.ansi38-102 { color: #545454; }
.inv38-102 { background: #545454; }
.ansi48-102 { background: #545454; }
.inv48-102 { color: #545454; }
.ansi38-103 { color: #54547e; }
.inv38-103 { background: #54547e; }
.ansi48-103 { background: #54547e; }
.inv48-103 { color: #54547e; }
.ansi38-104 { color: #5454a8; }
.inv38-104 { background: #5454a8; }
.ansi48-104 { background: #5454a8; }
.inv48-104 { color: #5454a8; }
.ansi38-105 { color: #5454d2; }
.inv38-105 { background: #5454d2; }
.ansi48-105 { background: #5454d2; }
.inv48-105 { color: #5454d2; }
.ansi38-136 { color: #7e5400; }
.inv38-136 { background: #7e5400; }
.ansi48-136 { background: #7e5400; }
.inv48-136 { color: #7e5400; }
.ansi38-137 { color: #7e542a; }
.inv38-137 { background: #7e542a; }
.ansi48-137 { background: #7e542a; }
.inv48-137 { color: #7e542a; }
.ansi38-138 { color: #7e5454; }
.inv38-138 { background: #7e5454; }
.ansi48-138 { background: #7e5454; }
.inv48-138 { color: #7e5454; }
.ansi38-139 { color: #7e547e; }
.inv38-139 { background: #7e547e; }
.ansi48-139 { background: #7e547e; }
.inv48-139 { color: #7e547e; }
.ansi38-140 { color: #7e54a8; }
.inv38-140 { background: #7e54a8; }
.ansi48-140 { background: #7e54a8; }
.inv48-140 { color: #7e54a8; }
.ansi38-141 { color: #7e54d2; }
.inv38-141 { background: #7e54d2; }
.ansi48-141 { background: #7e54d2; }
.inv48-141 { color: #7e54d2; }
.ansi38-172 { color: #a85400; }
.inv38-172 { background: #a85400; }
.ansi48-172 { background: #a85400; }
.inv48-172 { color: #a85400; }
.ansi38-173 { color: #a8542a; }
.inv38-173 { background: #a8542a; }
.ansi48-173 { background: #a8542a; }
.inv48-173 { color: #a8542a; }
.ansi38-174 { color: #a85454; }
.inv38-174 { background: #a85454; }
.ansi48-174 { background: #a85454; }
.inv48-174 { color: #a85454; }
.ansi38-175 { color: #a8547e; }
.inv38-175 { background: #a8547e; }
.ansi48-175 { background: #a8547e; }
.inv48-175 { color: #a8547e; }
.ansi38-176 { color: #a854a8; }
.inv38-176 { background: #a854a8; }
.ansi48-176 { background: #a854a8; }
.inv48-176 { color: #a854a8; }
.ansi38-177 { color: #a854d2; }
.inv38-177 { background: #a854d2; }
.ansi48-177 { background: #a854d2; }
.inv48-177 { color: #a854d2; }
.ansi38-208 { color: #d25400; }
.inv38-208 { background: #d25400; }
.ansi48-208 { background: #d25400; }
.inv48-208 { color: #d25400; }
.ansi38-209 { color: #d2542a; }
.inv38-209 { background: #d2542a; }
.ansi48-209 { background: #d2542a; }
.inv48-209 { color: #d2542a; }
.ansi38-210 { color: #d25454; }
.inv38-210 { background: #d25454; }
.ansi48-210 { background: #d25454; }
.inv48-210 { color: #d25454; }
.ansi38-211 { color: #d2547e; }
.inv38-211 { background: #d2547e; }
.ansi48-211 { background: #d2547e; }
.inv48-211 { color: #d2547e; }
.ansi38-212 { color: #d254a8; }
.inv38-212 { background: #d254a8; }
.ansi48-212 { background: #d254a8; }
.inv48-212 { color: #d254a8; }
.ansi38-213 { color: #d254d2; }
.inv38-213 { background: #d254d2; }
.ansi48-213 { background: #d254d2; }
.inv48-213 { color: #d254d2; }
.ansi38-34 { color: #007e00; }
.inv38-34 { background: #007e00; }
.ansi48-34 { background: #007e00; }
.inv48-34 { color: #007e00; }
.ansi38-35 { color: #007e2a; }
.inv38-35 { background: #007e2a; }
.ansi48-35 { background: #007e2a; }
.inv48-35 { color: #007e2a; }
.ansi38-36 { color: #007e54; }
.inv38-36 { background: #007e54; }
.ansi48-36 { background: #007e54; }
.inv48-36 { color: #007e54; }
.ansi38-37 { color: #007e7e; }
.inv38-37 { background: #007e7e; }
.ansi48-37 { background: #007e7e; }
.inv48-37 { color: #007e7e; }
.ansi38-38 { color: #007ea8; }
.inv38-38 { background: #007ea8; }
.ansi48-38 { background: #007ea8; }
.inv48-38 { color: #007ea8; }
.ansi38-39 { color: #007ed2; }
.inv38-39 { background: #007ed2; }
.ansi48-39 { background: #007ed2; }
.inv48-39 { color: #007ed2; }
.ansi38-70 { color: #2a7e00; }
.inv38-70 { background: #2a7e00; }
.ansi48-70 { background: #2a7e00; }
.inv48-70 { color: #2a7e00; }
.ansi38-71 { color: #2a7e2a; }
.inv38-71 { background: #2a7e2a; }
.ansi48-71 { background: #2a7e2a; }
.inv48-71 { color: #2a7e2a; }
.ansi38-72 { color: #2a7e54; }
.inv38-72 { background: #2a7e54; }
.ansi48-72 { background: #2a7e54; }
.inv48-72 { color: #2a7e54; }
.ansi38-73 { color: #2a7e7e; }
.inv38-73 { background: #2a7e7e; }
.ansi48-73 { background: #2a7e7e; }
.inv48-73 { color: #2a7e7e; }
.ansi38-74 { color: #2a7ea8; }
.inv38-74 { background: #2a7ea8; }
.ansi48-74 { background: #2a7ea8; }
.inv48-74 { color: #2a7ea8; }
.ansi38-75 { color: #2a7ed2; }
.inv38-75 { background: #2a7ed2; }
.ansi48-75 { background: #2a7ed2; }
.inv48-75 { color: #2a7ed2; }
.ansi38-106 { color: #547e00; }
.inv38-106 { background: #547e00; }
.ansi48-106 { background: #547e00; }
.inv48-106 { color: #547e00; }
.ansi38-107 { color: #547e2a; }
.inv38-107 { background: #547e2a; }
.ansi48-107 { background: #547e2a; }
.inv48-107 { color: #547e2a; }
.ansi38-108 { color: #547e54; }
.inv38-108 { background: #547e54; }
.ansi48-108 { background: #547e54; }
.inv48-108 { color: #547e54; }
.ansi38-109 { color: #547e7e; }
.inv38-109 { background: #547e7e; }
.ansi48-109 { background: #547e7e; }
.inv48-109 { color: #547e7e; }
.ansi38-110 { color: #547ea8; }
.inv38-110 { background: #547ea8; }
.ansi48-110 { background: #547ea8; }
.inv48-110 { color: #547ea8; }
.ansi38-111 { color: #547ed2; }
.inv38-111 { background: #547ed2; }
.ansi48-111 { background: #547ed2; }
.inv48-111 { color: #547ed2; }
.ansi38-142 { color: #7e7e00; }
.inv38-142 { background: #7e7e00; }
.ansi48-142 { background: #7e7e00; }
.inv48-142 { color: #7e7e00; }
.ansi38-143 { color: #7e7e2a; }
.inv38-143 { background: #7e7e2a; }
.ansi48-143 { background: #7e7e2a; }
.inv48-143 { color: #7e7e2a; }
.ansi38-144 { color: #7e7e54; }
.inv38-144 { background: #7e7e54; }
.ansi48-144 { background: #7e7e54; }
.inv48-144 { color: #7e7e54; }
.ansi38-145 { color: #7e7e7e; }
.inv38-145 { background: #7e7e7e; }
.ansi48-145 { background: #7e7e7e; }
.inv48-145 { color: #7e7e7e; }
.ansi38-146 { color: #7e7ea8; }
.inv38-146 { background: #7e7ea8; }
.ansi48-146 { background: #7e7ea8; }
.inv48-146 { color: #7e7ea8; }
.ansi38-147 { color: #7e7ed2; }
.inv38-147 { background: #7e7ed2; }
.ansi48-147 { background: #7e7ed2; }
.inv48-147 { color: #7e7ed2; }
.ansi38-178 { color: #a87e00; }
.inv38-178 { background: #a87e00; }
.ansi48-178 { background: #a87e00; }
.inv48-178 { color: #a87e00; }
.ansi38-179 { color: #a87e2a; }
.inv38-179 { background: #a87e2a; }
.ansi48-179 { background: #a87e2a; }
.inv48-179 { color: #a87e2a; }
.ansi38-180 { color: #a87e54; }
.inv38-180 { background: #a87e54; }
.ansi48-180 { background: #a87e54; }
.inv48-180 { color: #a87e54; }
.ansi38-181 { color: #a87e7e; }
.inv38-181 { background: #a87e7e; }
.ansi48-181 { background: #a87e7e; }
.inv48-181 { color: #a87e7e; }
.ansi38-182 { color: #a87ea8; }
.inv38-182 { background: #a87ea8; }
.ansi48-182 { background: #a87ea8; }
.inv48-182 { color: #a87ea8; }
.ansi38-183 { color: #a87ed2; }
.inv38-183 { background: #a87ed2; }
.ansi48-183 { background: #a87ed2; }
.inv48-183 { color: #a87ed2; }
.ansi38-214 { color: #d27e00; }
.inv38-214 { background: #d27e00; }
.ansi48-214 { background: #d27e00; }
.inv48-214 { color: #d27e00; }
.ansi38-215 { color: #d27e2a; }
.inv38-215 { background: #d27e2a; }
.ansi48-215 { background: #d27e2a; }
.inv48-215 { color: #d27e2a; }
.ansi38-216 { color: #d27e54; }
.inv38-216 { background: #d27e54; }
.ansi48-216 { background: #d27e54; }
.inv48-216 { color: #d27e54; }
.ansi38-217 { color: #d27e7e; }
.inv38-217 { background: #d27e7e; }
.ansi48-217 { background: #d27e7e; }
.inv48-217 { color: #d27e7e; }
.ansi38-218 { color: #d27ea8; }
.inv38-218 { background: #d27ea8; }
.ansi48-218 { background: #d27ea8; }
.inv48-218 { color: #d27ea8; }
.ansi38-219 { color: #d27ed2; }
.inv38-219 { background: #d27ed2; }
.ansi48-219 { background: #d27ed2; }
.inv48-219 { color: #d27ed2; }
.ansi38-40 { color: #00a800; }
.inv38-40 { background: #00a800; }
.ansi48-40 { background: #00a800; }
.inv48-40 { color: #00a800; }
.ansi38-41 { color: #00a82a; }
.inv38-41 { background: #00a82a; }
.ansi48-41 { background: #00a82a; }
.inv48-41 { color: #00a82a; }
.ansi38-42 { color: #00a854; }
.inv38-42 { background: #00a854; }
.ansi48-42 { background: #00a854; }
.inv48-42 { color: #00a854; }
.ansi38-43 { color: #00a87e; }
.inv38-43 { background: #00a87e; }
.ansi48-43 { background: #00a87e; }
.inv48-43 { color: #00a87e; }
.ansi38-44 { color: #00a8a8; }
.inv38-44 { background: #00a8a8; }
.ansi48-44 { background: #00a8a8; }
.inv48-44 { color: #00a8a8; }
.ansi38-45 { color: #00a8d2; }
.inv38-45 { background: #00a8d2; }
.ansi48-45 { background: #00a8d2; }
.inv48-45 { color: #00a8d2; }
.ansi38-76 { color: #2aa800; }
.inv38-76 { background: #2aa800; }
.ansi48-76 { background: #2aa800; }
.inv48-76 { color: #2aa800; }
.ansi38-77 { color: #2aa82a; }
.inv38-77 { background: #2aa82a; }
.ansi48-77 { background: #2aa82a; }
.inv48-77 { color: #2aa82a; }
.ansi38-78 { color: #2aa854; }
.inv38-78 { background: #2aa854; }
.ansi48-78 { background: #2aa854; }
.inv48-78 { color: #2aa854; }
.ansi38-79 { color: #2aa87e; }
.inv38-79 { background: #2aa87e; }
.ansi48-79 { background: #2aa87e; }
.inv48-79 { color: #2aa87e; }
.ansi38-80 { color: #2aa8a8; }
.inv38-80 { background: #2aa8a8; }
.ansi48-80 { background: #2aa8a8; }
.inv48-80 { color: #2aa8a8; }
.ansi38-81 { color: #2aa8d2; }
.inv38-81 { background: #2aa8d2; }
.ansi48-81 { background: #2aa8d2; }
.inv48-81 { color: #2aa8d2; }
.ansi38-112 { color: #54a800; }
.inv38-112 { background: #54a800; }
.ansi48-112 { background: #54a800; }
.inv48-112 { color: #54a800; }
.ansi38-113 { color: #54a82a; }
.inv38-113 { background: #54a82a; }
.ansi48-113 { background: #54a82a; }
.inv48-113 { color: #54a82a; }
.ansi38-114 { color: #54a854; }
.inv38-114 { background: #54a854; }
.ansi48-114 { background: #54a854; }
.inv48-114 { color: #54a854; }
.ansi38-115 { color: #54a87e; }
.inv38-115 { background: #54a87e; }
.ansi48-115 { background: #54a87e; }
.inv48-115 { color: #54a87e; }
.ansi38-116 { color: #54a8a8; }
.inv38-116 { background: #54a8a8; }
.ansi48-116 { background: #54a8a8; }
.inv48-116 { color: #54a8a8; }
.ansi38-117 { color: #54a8d2; }
.inv38-117 { background: #54a8d2; }
.ansi48-117 { background: #54a8d2; }
.inv48-117 { color: #54a8d2; }
.ansi38-148 { color: #7ea800; }
.inv38-148 { background: #7ea800; }
.ansi48-148 { background: #7ea800; }
.inv48-148 { color: #7ea800; }
.ansi38-149 { color: #7ea82a; }
.inv38-149 { background: #7ea82a; }
.ansi48-149 { background: #7ea82a; }
.inv48-149 { color: #7ea82a; }
.ansi38-150 { color: #7ea854; }
.inv38-150 { background: #7ea854; }
.ansi48-150 { background: #7ea854; }
.inv48-150 { color: #7ea854; }
.ansi38-151 { color: #7ea87e; }
.inv38-151 { background: #7ea87e; }
.ansi48-151 { background: #7ea87e; }
.inv48-151 { color: #7ea87e; }
.ansi38-152 { color: #7ea8a8; }
.inv38-152 { background: #7ea8a8; }
.ansi48-152 { background: #7ea8a8; }
.inv48-152 { color: #7ea8a8; }
.ansi38-153 { color: #7ea8d2; }
.inv38-153 { background: #7ea8d2; }
.ansi48-153 { background: #7ea8d2; }
.inv48-153 { color: #7ea8d2; }
.ansi38-184 { color: #a8a800; }
.inv38-184 { background: #a8a800; }
.ansi48-184 { background: #a8a800; }
.inv48-184 { color: #a8a800; }
.ansi38-185 { color: #a8a82a; }
.inv38-185 { background: #a8a82a; }
.ansi48-185 { background: #a8a82a; }
.inv48-185 { color: #a8a82a; }
.ansi38-186 { color: #a8a854; }
.inv38-186 { background: #a8a854; }
.ansi48-186 { background: #a8a854; }
.inv48-186 { color: #a8a854; }
.ansi38-187 { color: #a8a87e; }
.inv38-187 { background: #a8a87e; }
.ansi48-187 { background: #a8a87e; }
.inv48-187 { color: #a8a87e; }
.ansi38-188 { color: #a8a8a8; }
.inv38-188 { background: #a8a8a8; }
.ansi48-188 { background: #a8a8a8; }
.inv48-188 { color: #a8a8a8; }
.ansi38-189 { color: #a8a8d2; }
.inv38-189 { background: #a8a8d2; }
.ansi48-189 { background: #a8a8d2; }
.inv48-189 { color: #a8a8d2; }
.ansi38-220 { color: #d2a800; }
.inv38-220 { background: #d2a800; }
.ansi48-220 { background: #d2a800; }
.inv48-220 { color: #d2a800; }
.ansi38-221 { color: #d2a82a; }
.inv38-221 { background: #d2a82a; }
.ansi48-221 { background: #d2a82a; }
.inv48-221 { color: #d2a82a; }
.ansi38-222 { color: #d2a854; }
.inv38-222 { background: #d2a854; }
.ansi48-222 { background: #d2a854; }
.inv48-222 { color: #d2a854; }
.ansi38-223 { color: #d2a87e; }
.inv38-223 { background: #d2a87e; }
.ansi48-223 { background: #d2a87e; }
.inv48-223 { color: #d2a87e; }
.ansi38-224 { color: #d2a8a8; }
.inv38-224 { background: #d2a8a8; }
.ansi48-224 { background: #d2a8a8; }
.inv48-224 { color: #d2a8a8; }
.ansi38-225 { color: #d2a8d2; }
.inv38-225 { background: #d2a8d2; }
.ansi48-225 { background: #d2a8d2; }
.inv48-225 { color: #d2a8d2; }
.ansi38-46 { color: #00d200; }
.inv38-46 { background: #00d200; }
.ansi48-46 { background: #00d200; }
.inv48-46 { color: #00d200; }
.ansi38-47 { color: #00d22a; }
.inv38-47 { background: #00d22a; }
.ansi48-47 { background: #00d22a; }
.inv48-47 { color: #00d22a; }
.ansi38-48 { color: #00d254; }
.inv38-48 { background: #00d254; }
.ansi48-48 { background: #00d254; }
.inv48-48 { color: #00d254; }
.ansi38-49 { color: #00d27e; }
.inv38-49 { background: #00d27e; }
.ansi48-49 { background: #00d27e; }
.inv48-49 { color: #00d27e; }
.ansi38-50 { color: #00d2a8; }
.inv38-50 { background: #00d2a8; }
.ansi48-50 { background: #00d2a8; }
.inv48-50 { color: #00d2a8; }
.ansi38-51 { color: #00d2d2; }
.inv38-51 { background: #00d2d2; }
.ansi48-51 { background: #00d2d2; }
.inv48-51 { color: #00d2d2; }
.ansi38-82 { color: #2ad200; }
.inv38-82 { background: #2ad200; }
.ansi48-82 { background: #2ad200; }
.inv48-82 { color: #2ad200; }
.ansi38-83 { color: #2ad22a; }
.inv38-83 { background: #2ad22a; }
.ansi48-83 { background: #2ad22a; }
.inv48-83 { color: #2ad22a; }
.ansi38-84 { color: #2ad254; }
.inv38-84 { background: #2ad254; }
.ansi48-84 { background: #2ad254; }
.inv48-84 { color: #2ad254; }
.ansi38-85 { color: #2ad27e; }
.inv38-85 { background: #2ad27e; }
.ansi48-85 { background: #2ad27e; }
.inv48-85 { color: #2ad27e; }
.ansi38-86 { color: #2ad2a8; }
.inv38-86 { background: #2ad2a8; }
.ansi48-86 { background: #2ad2a8; }
.inv48-86 { color: #2ad2a8; }
.ansi38-87 { color: #2ad2d2; }
.inv38-87 { background: #2ad2d2; }
.ansi48-87 { background: #2ad2d2; }
.inv48-87 { color: #2ad2d2; }
.ansi38-118 { color: #54d200; }
.inv38-118 { background: #54d200; }
.ansi48-118 { background: #54d200; }
.inv48-118 { color: #54d200; }
.ansi38-119 { color: #54d22a; }
.inv38-119 { background: #54d22a; }
.ansi48-119 { background: #54d22a; }
.inv48-119 { color: #54d22a; }
.ansi38-120 { color: #54d254; }
.inv38-120 { background: #54d254; }
.ansi48-120 { background: #54d254; }
.inv48-120 { color: #54d254; }
.ansi38-121 { color: #54d27e; }
.inv38-121 { background: #54d27e; }
.ansi48-121 { background: #54d27e; }
.inv48-121 { color: #54d27e; }
.ansi38-122 { color: #54d2a8; }
.inv38-122 { background: #54d2a8; }
.ansi48-122 { background: #54d2a8; }
.inv48-122 { color: #54d2a8; }
.ansi38-123 { color: #54d2d2; }
.inv38-123 { background: #54d2d2; }
.ansi48-123 { background: #54d2d2; }
.inv48-123 { color: #54d2d2; }
.ansi38-154 { color: #7ed200; }
.inv38-154 { background: #7ed200; }
.ansi48-154 { background: #7ed200; }
.inv48-154 { color: #7ed200; }
.ansi38-155 { color: #7ed22a; }
.inv38-155 { background: #7ed22a; }
.ansi48-155 { background: #7ed22a; }
.inv48-155 { color: #7ed22a; }
.ansi38-156 { color: #7ed254; }
.inv38-156 { background: #7ed254; }
.ansi48-156 { background: #7ed254; }
.inv48-156 { color: #7ed254; }
.ansi38-157 { color: #7ed27e; }
.inv38-157 { background: #7ed27e; }
.ansi48-157 { background: #7ed27e; }
.inv48-157 { color: #7ed27e; }
.ansi38-158 { color: #7ed2a8; }
.inv38-158 { background: #7ed2a8; }
.ansi48-158 { background: #7ed2a8; }
.inv48-158 { color: #7ed2a8; }
.ansi38-159 { color: #7ed2d2; }
.inv38-159 { background: #7ed2d2; }
.ansi48-159 { background: #7ed2d2; }
.inv48-159 { color: #7ed2d2; }
.ansi38-190 { color: #a8d200; }
.inv38-190 { background: #a8d200; }
.ansi48-190 { background: #a8d200; }
.inv48-190 { color: #a8d200; }
.ansi38-191 { color: #a8d22a; }
.inv38-191 { background: #a8d22a; }
.ansi48-191 { background: #a8d22a; }
.inv48-191 { color: #a8d22a; }
.ansi38-192 { color: #a8d254; }
.inv38-192 { background: #a8d254; }
.ansi48-192 { background: #a8d254; }
.inv48-192 { color: #a8d254; }
.ansi38-193 { color: #a8d27e; }
.inv38-193 { background: #a8d27e; }
.ansi48-193 { background: #a8d27e; }
.inv48-193 { color: #a8d27e; }
.ansi38-194 { color: #a8d2a8; }
.inv38-194 { background: #a8d2a8; }
.ansi48-194 { background: #a8d2a8; }
.inv48-194 { color: #a8d2a8; }
.ansi38-195 { color: #a8d2d2; }
.inv38-195 { background: #a8d2d2; }
.ansi48-195 { background: #a8d2d2; }
.inv48-195 { color: #a8d2d2; }
.ansi38-226 { color: #d2d200; }
.inv38-226 { background: #d2d200; }
.ansi48-226 { background: #d2d200; }
.inv48-226 { color: #d2d200; }
.ansi38-227 { color: #d2d22a; }
.inv38-227 { background: #d2d22a; }
.ansi48-227 { background: #d2d22a; }
.inv48-227 { color: #d2d22a; }
.ansi38-228 { color: #d2d254; }
.inv38-228 { background: #d2d254; }
.ansi48-228 { background: #d2d254; }
.inv48-228 { color: #d2d254; }
.ansi38-229 { color: #d2d27e; }
.inv38-229 { background: #d2d27e; }
.ansi48-229 { background: #d2d27e; }
.inv48-229 { color: #d2d27e; }
.ansi38-230 { color: #d2d2a8; }
.inv38-230 { background: #d2d2a8; }
.ansi48-230 { background: #d2d2a8; }
.inv48-230 { color: #d2d2a8; }
.ansi38-231 { color: #d2d2d2; }
.inv38-231 { background: #d2d2d2; }
.ansi48-231 { background: #d2d2d2; }
.inv48-231 { color: #d2d2d2; }
.ansi38-232 { color: #080808; }
.inv38-232 { background: #080808; }
.ansi48-232 { background: #080808; }
.inv48-232 { color: #080808; }
.ansi38-233 { color: #121212; }
.inv38-233 { background: #121212; }
.ansi48-233 { background: #121212; }
.inv48-233 { color: #121212; }
.ansi38-234 { color: #1c1c1c; }
.inv38-234 { background: #1c1c1c; }
.ansi48-234 { background: #1c1c1c; }
.inv48-234 { color: #1c1c1c; }
.ansi38-235 { color: #262626; }
.inv38-235 { background: #262626; }
.ansi48-235 { background: #262626; }
.inv48-235 { color: #262626; }
.ansi38-236 { color: #303030; }
.inv38-236 { background: #303030; }
.ansi48-236 { background: #303030; }
.inv48-236 { color: #303030; }
.ansi38-237 { color: #3a3a3a; }
.inv38-237 { background: #3a3a3a; }
.ansi48-237 { background: #3a3a3a; }
.inv48-237 { color: #3a3a3a; }
.ansi38-238 { color: #444444; }
.inv38-238 { background: #444444; }
.ansi48-238 { background: #444444; }
.inv48-238 { color: #444444; }
.ansi38-239 { color: #4e4e4e; }
.inv38-239 { background: #4e4e4e; }
.ansi48-239 { background: #4e4e4e; }
.inv48-239 { color: #4e4e4e; }
.ansi38-240 { color: #585858; }
.inv38-240 { background: #585858; }
.ansi48-240 { background: #585858; }
.inv48-240 { color: #585858; }
.ansi38-241 { color: #626262; }
.inv38-241 { background: #626262; }
.ansi48-241 { background: #626262; }
.inv48-241 { color: #626262; }
.ansi38-242 { color: #6c6c6c; }
.inv38-242 { background: #6c6c6c; }
.ansi48-242 { background: #6c6c6c; }
.inv48-242 { color: #6c6c6c; }
.ansi38-243 { color: #767676; }
.inv38-243 { background: #767676; }
.ansi48-243 { background: #767676; }
.inv48-243 { color: #767676; }
.ansi38-244 { color: #808080; }
.inv38-244 { background: #808080; }
.ansi48-244 { background: #808080; }
.inv48-244 { color: #808080; }
.ansi38-245 { color: #8a8a8a; }
.inv38-245 { background: #8a8a8a; }
.ansi48-245 { background: #8a8a8a; }
.inv48-245 { color: #8a8a8a; }
.ansi38-246 { color: #949494; }
.inv38-246 { background: #949494; }
.ansi48-246 { background: #949494; }
.inv48-246 { color: #949494; }
.ansi38-247 { color: #9e9e9e; }
.inv38-247 { background: #9e9e9e; }
.ansi48-247 { background: #9e9e9e; }
.inv48-247 { color: #9e9e9e; }
.ansi38-248 { color: #a8a8a8; }
.inv38-248 { background: #a8a8a8; }
.ansi48-248 { background: #a8a8a8; }
.inv48-248 { color: #a8a8a8; }
.ansi38-249 { color: #b2b2b2; }
.inv38-249 { background: #b2b2b2; }
.ansi48-249 { background: #b2b2b2; }
.inv48-249 { color: #b2b2b2; }
.ansi38-250 { color: #bcbcbc; }
.inv38-250 { background: #bcbcbc; }
.ansi48-250 { background: #bcbcbc; }
.inv48-250 { color: #bcbcbc; }
.ansi38-251 { color: #c6c6c6; }
.inv38-251 { background: #c6c6c6; }
.ansi48-251 { background: #c6c6c6; }
.inv48-251 { color: #c6c6c6; }
.ansi38-252 { color: #d0d0d0; }
.inv38-252 { background: #d0d0d0; }
.ansi48-252 { background: #d0d0d0; }
.inv48-252 { color: #d0d0d0; }
.ansi38-253 { color: #dadada; }
.inv38-253 { background: #dadada; }
.ansi48-253 { background: #dadada; }
.inv48-253 { color: #dadada; }
.ansi38-254 { color: #e4e4e4; }
.inv38-254 { background: #e4e4e4; }
.ansi48-254 { background: #e4e4e4; }
.inv48-254 { color: #e4e4e4; }
.ansi38-255 { color: #eeeeee; }
.inv38-255 { background: #eeeeee; }
.ansi48-255 { background: #eeeeee; }
.inv48-255 { color: #eeeeee; }
</style>
</head>
<body class="body_foreground body_background" style="font-size: normal;" >
<pre class="ansi2html-content">
Script started on Thu 04 Feb 2016 12:29:08 PM PST
PR:  SAMD21_LPM
We are processing PR:  samd21_lpm_4cf9261b
Configuring repo
HEAD is now at 4cf9261 FIXUP: add email address
Fetching origin
From https://github.com/PowerProfiler/RIOT
 * [new ref]         refs/pull/2/head -&gt; T8e8873f8-54d5-44b4-8c1e-1eae5e7e9d94
Switched to branch 'T8e8873f8-54d5-44b4-8c1e-1eae5e7e9d94'
Removing tests/vtimer_msg_diff/main.c
Removing tests/vtimer_msg_diff/Makefile
Removing tests/vtimer_msg/main.c
Removing tests/vtimer_msg/Makefile
Removing tests/unittests/tests-pkt/Makefile.include
Removing tests/unittests/tests-nomac/tests-nomac.h
Removing tests/unittests/tests-nomac/tests-nomac.c
Removing tests/unittests/tests-nomac/Makefile.include
Removing tests/unittests/tests-netdev_dummy/tests-netdev_dummy.h
Removing tests/unittests/tests-netdev_dummy/tests-netdev_dummy.c
Removing tests/unittests/tests-netdev_dummy/Makefile.include
Removing tests/unittests/tests-netdev_dummy/Makefile
Removing tests/unittests/netdev_dummy/netdev_dummy.c
Removing tests/unittests/netdev_dummy/include/netdev_dummy.h
Removing tests/unittests/doc.txt
Removing tests/queue_fairness/tests/01-test
Removing tests/queue_fairness/main.c
Removing tests/queue_fairness/Makefile
Removing tests/pnet/main.c
Removing tests/pnet/Makefile
Removing tests/periph_uart_int/main.c
Removing tests/periph_uart_int/Makefile
Removing tests/periph_uart_blocking/main.c
Removing tests/periph_uart_blocking/Makefile
Removing tests/periph_gpio_exti/main.c
Removing tests/periph_gpio_exti/Makefile
Removing tests/netdev/tests/01-interaction.py
Removing tests/netdev/main.c
Removing tests/netdev/README.md
Removing tests/netdev/Makefile
Removing tests/net_if/main.c
Removing tests/net_if/Makefile
Removing tests/nativenet/tests/01-tests.py
Removing tests/nativenet/main.c
Removing tests/nativenet/README.md
Removing tests/nativenet/Makefile
Removing tests/ipc_pingpong/tests/01-test
Removing tests/ipc_pingpong/main.c
Removing tests/ipc_pingpong/Makefile
Removing tests/hwtimer_wait/main.c
Removing tests/hwtimer_wait/Makefile
Removing tests/hwtimer_spin/main.c
Removing tests/hwtimer_spin/Makefile
Removing tests/hwtimer/tests/test_hwtimer.py
Removing tests/hwtimer/main.c
Removing tests/hwtimer/Makefile
Removing tests/disable_module/main.c
Removing tests/disable_module/Makefile
Removing sys/vtimer/vtimer.c
Removing sys/uart0/uart0.c
Removing sys/transceiver/transceiver.c
Removing sys/transceiver/Makefile
Removing sys/shell/commands/sc_transceiver.c
Removing sys/shell/commands/sc_rpl.c
Removing sys/shell/commands/sc_net_if.c
Removing sys/shell/commands/sc_mersenne.c
Removing sys/shell/commands/sc_lsm303dlhc.c
Removing sys/shell/commands/sc_lps331ap.c
Removing sys/shell/commands/sc_l3g4200d.c
Removing sys/shell/commands/sc_l2_ping.c
Removing sys/shell/commands/sc_isl29020.c
Removing sys/shell/commands/sc_cc110x_legacy_csma.c
Removing sys/posix/strings.c
Removing sys/posix/semaphore.c
Removing sys/posix/posix_io.c
Removing sys/posix/pnet/sys_socket.c
Removing sys/posix/pnet/netinet_in.c
Removing sys/posix/pnet/include/sys/socket.h
Removing sys/posix/pnet/include/netinet/in.h
Removing sys/posix/pnet/include/arpa/inet.h
Removing sys/posix/pnet/doc.txt
Removing sys/posix/include/unistd.h
Removing sys/net/transport_layer/udp/udp.h
Removing sys/net/transport_layer/udp/udp.c
Removing sys/net/transport_layer/tcp/tcp_timer.h
Removing sys/net/transport_layer/tcp/tcp_timer.c
Removing sys/net/transport_layer/tcp/tcp_hc.h
Removing sys/net/transport_layer/tcp/tcp_hc.c
Removing sys/net/transport_layer/tcp/tcp.h
Removing sys/net/transport_layer/tcp/tcp.c
Removing sys/net/transport_layer/tcp/Makefile
Removing sys/net/transport_layer/socket_base/socket.h
Removing sys/net/transport_layer/socket_base/socket.c
Removing sys/net/transport_layer/socket_base/msg_help.h
Removing sys/net/transport_layer/socket_base/msg_help.c
Removing sys/net/routing/rpl/rpl_storing/rpl_storing.c
Removing sys/net/routing/rpl/rpl_storing/Makefile
Removing sys/net/routing/rpl/rpl_of_manager.c
Removing sys/net/routing/rpl/rpl_nonstoring/rpl_nonstoring.c
Removing sys/net/routing/rpl/rpl_nonstoring/Makefile
Removing sys/net/routing/rpl/rpl_dodag.c
Removing sys/net/routing/rpl/rpl.c
Removing sys/net/routing/rpl/of_mrhof.h
Removing sys/net/routing/rpl/of_mrhof.c
Removing sys/net/routing/rpl/of0.h
Removing sys/net/routing/rpl/of0.c
Removing sys/net/routing/rpl/Makefile
Removing sys/net/routing/etx_beaconing.c
Removing sys/net/routing/aodvv2/writer.h
Removing sys/net/routing/aodvv2/writer.c
Removing sys/net/routing/aodvv2/utils.h
Removing sys/net/routing/aodvv2/utils.c
Removing sys/net/routing/aodvv2/seqnum.h
Removing sys/net/routing/aodvv2/seqnum.c
Removing sys/net/routing/aodvv2/routingtable.h
Removing sys/net/routing/aodvv2/routingtable.c
Removing sys/net/routing/aodvv2/reader.h
Removing sys/net/routing/aodvv2/reader.c
Removing sys/net/routing/aodvv2/constants.h
Removing sys/net/routing/aodvv2/aodv_debug.h
Removing sys/net/routing/aodvv2/aodv.h
Removing sys/net/routing/aodvv2/aodv.c
Removing sys/net/network_layer/sixlowpan/serialnumber.h
Removing sys/net/network_layer/sixlowpan/serialnumber.c
Removing sys/net/network_layer/sixlowpan/mac.c
Removing sys/net/network_layer/sixlowpan/lowpan.h
Removing sys/net/network_layer/sixlowpan/lowpan.c
Removing sys/net/network_layer/sixlowpan/ip.h
Removing sys/net/network_layer/sixlowpan/ip.c
Removing sys/net/network_layer/sixlowpan/icmp.h
Removing sys/net/network_layer/sixlowpan/icmp.c
Removing sys/net/network_layer/sixlowpan/border/flowcontrol.h
Removing sys/net/network_layer/sixlowpan/border/flowcontrol.c
Removing sys/net/network_layer/sixlowpan/border/bordermultiplex.h
Removing sys/net/network_layer/sixlowpan/border/bordermultiplex.c
Removing sys/net/network_layer/sixlowpan/border/border.h
Removing sys/net/network_layer/sixlowpan/border/border.c
Removing sys/net/link_layer/protocol-multiplex/protocol-multiplex.c
Removing sys/net/link_layer/protocol-multiplex/Makefile
Removing sys/net/link_layer/ping/ping.c
Removing sys/net/link_layer/ping/Makefile
Removing sys/net/link_layer/nomac/nomac.c
Removing sys/net/link_layer/net_if/net_if.c
Removing sys/net/link_layer/net_if/Makefile
Removing sys/net/link_layer/ieee802154/ieee802154_frame.c
Removing sys/net/include/udp.h
Removing sys/net/include/tcp.h
Removing sys/net/include/socket_base/types.h
Removing sys/net/include/socket_base/socket.h
Removing sys/net/include/socket_base/in.h
Removing sys/net/include/socket_base.h
Removing sys/net/include/sixlowpan/types.h
Removing sys/net/include/sixlowpan/ndp.h
Removing sys/net/include/sixlowpan/mac.h
Removing sys/net/include/sixlowpan/lowpan.h
Removing sys/net/include/sixlowpan/ip.h
Removing sys/net/include/sixlowpan/icmp.h
Removing sys/net/include/sixlowpan/error.h
Removing sys/net/include/sixlowpan.h
Removing sys/net/include/rpl/rpl_structs.h
Removing sys/net/include/rpl/rpl_storing.h
Removing sys/net/include/rpl/rpl_of_manager.h
Removing sys/net/include/rpl/rpl_nonstoring.h
Removing sys/net/include/rpl/rpl_dodag.h
Removing sys/net/include/rpl/rpl_config.h
Removing sys/net/include/rpl.h
Removing sys/net/include/protocol-multiplex.h
Removing sys/net/include/pktqueue.h
Removing sys/net/include/pktbuf.h
Removing sys/net/include/nomac.h
Removing sys/net/include/netapi.h
Removing sys/net/include/net_if.h
Removing sys/net/include/net_help.h
Removing sys/net/include/l2_ping.h
Removing sys/net/include/ipv6.h
Removing sys/net/include/inet_pton.h
Removing sys/net/include/inet_ntop.h
Removing sys/net/include/ieee802154_frame.h
Removing sys/net/include/etx_beaconing.h
Removing sys/net/include/ccn_lite/util/ccnl-riot-client.h
Removing sys/net/include/ccn_lite/test_data/text.txt.ccnb.h
Removing sys/net/include/ccn_lite/ccnl-riot.h
Removing sys/net/include/aodvv2/types.h
Removing sys/net/include/aodvv2/aodvv2.h
Removing sys/net/crosslayer/pktbuf/pktbuf.c
Removing sys/net/crosslayer/pkt/pkt.c
Removing sys/net/crosslayer/netapi/netapi.c
Removing sys/net/crosslayer/net_help/net_help.c
Removing sys/net/crosslayer/net_help/inet_pton.c
Removing sys/net/crosslayer/net_help/inet_ntop.c
Removing sys/net/ccn_lite/util/ccnl-riot-client.c
Removing sys/net/ccn_lite/util/ccn-lite-ctrl.h
Removing sys/net/ccn_lite/util/ccn-lite-ctrl.c
Removing sys/net/ccn_lite/util/Makefile
Removing sys/net/ccn_lite/ccnx.h
Removing sys/net/ccn_lite/ccnl.h
Removing sys/net/ccn_lite/ccnl-riot-compat.h
Removing sys/net/ccn_lite/ccnl-riot-compat.c
Removing sys/net/ccn_lite/ccnl-platform.h
Removing sys/net/ccn_lite/ccnl-platform.c
Removing sys/net/ccn_lite/ccnl-pdu.h
Removing sys/net/ccn_lite/ccnl-pdu.c
Removing sys/net/ccn_lite/ccnl-includes.h
Removing sys/net/ccn_lite/ccnl-ext.h
Removing sys/net/ccn_lite/ccnl-ext-mgmt.c
Removing sys/net/ccn_lite/ccnl-ext-frag.c
Removing sys/net/ccn_lite/ccnl-ext-debug.c
Removing sys/net/ccn_lite/ccnl-ext-appserver.c
Removing sys/net/ccn_lite/ccnl-core.h
Removing sys/net/ccn_lite/ccnl-core.c
Removing sys/net/ccn_lite/ccn-lite-relay.c
Removing sys/net/ccn_lite/README.md
Removing sys/include/transceiver.h
Removing sys/include/radio/types.h
Removing sys/include/radio/radio.h
Removing sys/include/posix_io.h
Removing sys/include/pkt.h
Removing sys/include/hash_string.h
Removing sys/include/crypto/skipjack.h
Removing sys/include/chardev_thread.h
Removing sys/include/board_uart0.h
Removing sys/hash_string/hash_string.c
Removing sys/crypto/skipjack.c
Removing sys/chardev_thread.c
Removing pkg/USING
Removing pkg/PORTING
Removing keyword_space.sed
Removing examples/rpl_udp/udp.c
Removing examples/rpl_udp/rpl_udp.h
Removing examples/rpl_udp/rpl.c
Removing examples/rpl_udp/main.c
Removing examples/rpl_udp/helper.c
Removing examples/rpl_udp/README.md
Removing examples/rpl_udp/Makefile
Removing examples/ccn-lite-client/main.c
Removing examples/ccn-lite-client/README.md
Removing examples/ccn-lite-client/Makefile
Removing examples/ccn-lite-client/HOWTO
Removing drivers/netdev/base/base.c
Removing drivers/netdev/base/Makefile
Removing drivers/netdev/802154/Makefile
Removing drivers/netdev/802154/802154.c
Removing drivers/include/radio_driver.h
Removing drivers/include/netdev/doc.txt
Removing drivers/include/netdev/default.h
Removing drivers/include/netdev/base.h
Removing drivers/include/netdev/802154.h
Removing drivers/include/cc2420.h
Removing drivers/include/cc110x_legacy_csma/cc1100-interface.h
Removing drivers/include/cc110x_legacy_csma.h
Removing drivers/include/cc110x_legacy/cc110x_spi.h
Removing drivers/include/cc110x_legacy/cc110x-reg.h
Removing drivers/include/cc110x_legacy/cc110x-interface.h
Removing drivers/include/cc110x_legacy/cc110x-defaultSettings.h
Removing drivers/include/cc110x_legacy/cc110x-config.h
Removing drivers/include/cc110x_legacy/cc110x-arch.h
Removing drivers/include/cc110x_legacy.h
Removing drivers/include/cc110x/cc110x-reg.h
Removing drivers/include/cc110x/cc110x-netdev.h
Removing drivers/include/cc110x/cc110x-interface.h
Removing drivers/include/cc110x/cc110x-defaultsettings.h
Removing drivers/include/cc110x/cc110x-config.h
Removing drivers/include/at86rf231/at86rf231_settings.h
Removing drivers/include/at86rf231.h
Removing drivers/cc2420/include/cc2420_spi.h
Removing drivers/cc2420/include/cc2420_settings.h
Removing drivers/cc2420/include/cc2420_arch.h
Removing drivers/cc2420/cc2420_tx.c
Removing drivers/cc2420/cc2420_spi.c
Removing drivers/cc2420/cc2420_rx.c
Removing drivers/cc2420/cc2420.c
Removing drivers/cc110x_legacy_csma/cc1100_spi.h
Removing drivers/cc110x_legacy_csma/cc1100_spi.c
Removing drivers/cc110x_legacy_csma/cc1100_phy.h
Removing drivers/cc110x_legacy_csma/cc1100_phy.c
Removing drivers/cc110x_legacy_csma/cc1100.h
Removing drivers/cc110x_legacy_csma/cc1100.c
Removing drivers/cc110x_legacy_csma/cc1100-internal.h
Removing drivers/cc110x_legacy_csma/cc1100-defaultSettings.h
Removing drivers/cc110x_legacy_csma/cc1100-defaultSettings.c
Removing drivers/cc110x_legacy_csma/cc1100-csmaca-mac.h
Removing drivers/cc110x_legacy_csma/cc1100-csmaca-mac.c
Removing drivers/cc110x_legacy_csma/arch_cc1100.h
Removing drivers/cc110x_legacy/spi/cc110x_spi.c
Removing drivers/cc110x_legacy/spi/Makefile
Removing drivers/cc110x_legacy/cc110x.c
Removing drivers/cc110x_legacy/cc110x-tx.c
Removing drivers/cc110x_legacy/cc110x-rx.c
Removing drivers/cc110x_legacy/cc110x-internal.h
Removing drivers/cc110x_legacy/cc110x-defaultSettings.c
Removing drivers/cc110x_legacy/Makefile
Removing drivers/cc110x/cc110x-netdev.c
Removing drivers/cc110x/cc110x-internal.h
Removing drivers/at86rf231/include/at86rf231_spi.h
Removing drivers/at86rf231/at86rf231_tx.c
Removing drivers/at86rf231/at86rf231_spi.c
Removing drivers/at86rf231/at86rf231_rx.c
Removing drivers/at86rf231/at86rf231.c
Removing doc/doxygen/src/mainpage.txt
Removing dist/tools/wireshark_dissector/riot.lua
Removing dist/tools/wireshark_dissector/README.md
Removing dist/tools/sniffer/rftestrx2pcap.py
Removing dist/tools/linux-border_router/testing.h
Removing dist/tools/linux-border_router/testing.c
Removing dist/tools/linux-border_router/sixlowdriver.h
Removing dist/tools/linux-border_router/sixlowdriver.c
Removing dist/tools/linux-border_router/serialnumber.h
Removing dist/tools/linux-border_router/serialnumber.c
Removing dist/tools/linux-border_router/serial.h
Removing dist/tools/linux-border_router/serial.c
Removing dist/tools/linux-border_router/multiplex.h
Removing dist/tools/linux-border_router/multiplex.c
Removing dist/tools/linux-border_router/main.c
Removing dist/tools/linux-border_router/flowcontrol.h
Removing dist/tools/linux-border_router/flowcontrol.c
Removing dist/tools/linux-border_router/control_2xxx.h
Removing dist/tools/linux-border_router/control_2xxx.c
Removing dist/tools/linux-border_router/Makefile
Removing dist/tools/linux-border_router/Doxyfile
Removing cpu/x86/x86_hwtimer.c
Removing cpu/x86/include/x86_hwtimer.h
Removing cpu/x86/include/hwtimer_cpu.h
Removing cpu/stm32l1/syscalls.c
Removing cpu/stm32l1/stm32l152ret6_linkerscript.ld
Removing cpu/stm32l1/startup.c
Removing cpu/stm32l1/include/hwtimer_cpu.h
Removing cpu/stm32l1/include/cpu-conf.h
Removing cpu/stm32l1/hwtimer_arch.c
Removing cpu/stm32f4/syscalls.c
Removing cpu/stm32f4/stm32f415rg_linkerscript.ld
Removing cpu/stm32f4/stm32f407vg_linkerscript.ld
Removing cpu/stm32f4/startup.c
Removing cpu/stm32f4/include/hwtimer_cpu.h
Removing cpu/stm32f4/include/cpu-conf.h
Removing cpu/stm32f4/hwtimer_arch.c
Removing cpu/stm32f3/syscalls.c
Removing cpu/stm32f3/stm32f303vc_linkerscript.ld
Removing cpu/stm32f3/startup.c
Removing cpu/stm32f3/include/hwtimer_cpu.h
Removing cpu/stm32f3/include/cpu-conf.h
Removing cpu/stm32f3/hwtimer_arch.c
Removing cpu/stm32f1/syscalls.c
Removing cpu/stm32f1/stm32f103re_linkerscript.ld
Removing cpu/stm32f1/stm32f103cb_linkerscript.ld
Removing cpu/stm32f1/startup.c
Removing cpu/stm32f1/include/stm32f10x.h
Removing cpu/stm32f1/include/hwtimer_cpu.h
Removing cpu/stm32f1/include/cpu-conf.h
Removing cpu/stm32f1/hwtimer_arch.c
Removing cpu/stm32f0/syscalls.c
Removing cpu/stm32f0/stm32f051r8_linkerscript.ld
Removing cpu/stm32f0/startup.c
Removing cpu/stm32f0/include/hwtimer_cpu.h
Removing cpu/stm32f0/include/cpu-conf.h
Removing cpu/stm32f0/hwtimer_arch.c
Removing cpu/samd21/syscalls.c
Removing cpu/samd21/startup.c
Removing cpu/samd21/samd21_linkerscript.ld
Auto-merging cpu/samd21/lpm_arch.c
Removing cpu/samd21/include/hwtimer_cpu.h
Removing cpu/samd21/include/cpu-conf.h
Removing cpu/samd21/hwtimer_arch.c
Removing cpu/sam3x8e/syscalls.c
Removing cpu/sam3x8e/startup.c
Removing cpu/sam3x8e/sam3x8e_linkerscript.ld
Removing cpu/sam3x8e/periph/uart.c
Removing cpu/sam3x8e/periph/timer.c
Removing cpu/sam3x8e/periph/spi.c
Removing cpu/sam3x8e/periph/random.c
Removing cpu/sam3x8e/periph/gpio.c
Removing cpu/sam3x8e/lpm_arch.c
Removing cpu/sam3x8e/include/sam3x8e.h
Removing cpu/sam3x8e/include/hwtimer_cpu.h
Removing cpu/sam3x8e/include/cpu-conf.h
Removing cpu/sam3x8e/include/component/doc.txt
Removing cpu/sam3x8e/hwtimer_arch.c
Removing cpu/sam3x8e/doc.txt
Removing cpu/sam3x8e/cpu.c
Removing cpu/sam3x8e/Makefile.include
Removing cpu/sam3x8e/Makefile
Removing cpu/nrf51822/syscalls.c
Removing cpu/nrf51822/startup.c
Removing cpu/nrf51822/periph/uart.c
Removing cpu/nrf51822/periph/timer.c
Removing cpu/nrf51822/periph/rtt.c
Removing cpu/nrf51822/periph/random.c
Removing cpu/nrf51822/periph/gpio.c
Removing cpu/nrf51822/periph/cpuid.c
Removing cpu/nrf51822/nrf51822qfaa_linkerscript.ld
Removing cpu/nrf51822/lpm_arch.c
Removing cpu/nrf51822/include/nrf51_bitfields.h
Removing cpu/nrf51822/include/nrf51.h
Removing cpu/nrf51822/include/hwtimer_cpu.h
Removing cpu/nrf51822/include/cpu-conf.h
Removing cpu/nrf51822/hwtimer_arch.c
Removing cpu/nrf51822/cpu.c
Removing cpu/nrf51822/Makefile.include
Removing cpu/nrf51822/Makefile
Removing cpu/native/tapsetup.sh
Removing cpu/native/tapsetup-osx.sh
Removing cpu/native/tapsetup-freebsd.sh
Removing cpu/native/net/tap.c
Removing cpu/native/net/interface.c
Removing cpu/native/net/Makefile
Removing cpu/native/include/tap.h
Removing cpu/native/include/nativenet_internal.h
Removing cpu/native/include/nativenet.h
Removing cpu/native/include/hwtimer_cpu.h
Removing cpu/native/include/cpu-conf.h
Removing cpu/native/hwtimer_cpu.c
Removing cpu/native/crash.c
Removing cpu/native/atomic_cpu.c
Removing cpu/msp430fxyz/hwtimer_msp430.c
Removing cpu/msp430-common/include/hwtimer_cpu.h
Removing cpu/msp430-common/include/cpu-conf.h
Removing cpu/msp430-common/hwtimer_cpu.c
Removing cpu/msp430-common/crash.c
Removing cpu/msp430-common/atomic.c
Removing cpu/mc1322x/startup.s
Removing cpu/mc1322x/mc1322x_syscalls.c
Removing cpu/mc1322x/mc1322x.lds
Removing cpu/mc1322x/maca/maca.c
Removing cpu/mc1322x/maca/include/maca_packet.h
Removing cpu/mc1322x/maca/include/maca.h
Removing cpu/mc1322x/maca/Makefile
Removing cpu/mc1322x/isr.c
Removing cpu/mc1322x/include/mc1322x.h
Removing cpu/mc1322x/include/gpio.h
Removing cpu/mc1322x/include/cpu.h
Removing cpu/mc1322x/include/cpu-conf.h
Removing cpu/mc1322x/hwtimer_cpu.c
Removing cpu/mc1322x/gpio.c
Removing cpu/mc1322x/cpu.c
Removing cpu/mc1322x/asm/include/asm.h
Removing cpu/mc1322x/asm/asm.c
Removing cpu/mc1322x/asm/Makefile
Removing cpu/mc1322x/adc/include/mc1322x-adc.h
Removing cpu/mc1322x/adc/adc.c
Removing cpu/mc1322x/adc/Makefile
Removing cpu/mc1322x/Makefile.include
Removing cpu/mc1322x/Makefile
Removing cpu/lpc2387/lpc_syscalls.c
Removing cpu/lpc2387/linkerscript.x
Removing cpu/lpc2387/include/cpu-conf.h
Removing cpu/lpc2387/hwtimer_cpu.c
Removing cpu/lpc2387/gpioint/lpc2387-gpioint.c
Removing cpu/lpc1768/syscalls.c
Removing cpu/lpc1768/startup.c
Removing cpu/lpc1768/lpc1768_linkerscript.ld
Removing cpu/lpc1768/include/hwtimer_cpu.h
Removing cpu/lpc1768/include/cpu-conf.h
Removing cpu/lpc1768/hwtimer_arch.c
Removing cpu/cortex-m4_common/thread_arch.c
Removing cpu/cortex-m4_common/reboot_arch.c
Removing cpu/cortex-m4_common/irq_arch.c
Removing cpu/cortex-m4_common/include/cpu.h
Removing cpu/cortex-m4_common/include/core_cmInstr.h
Removing cpu/cortex-m4_common/include/core_cmFunc.h
Removing cpu/cortex-m4_common/include/core_cm4_simd.h
Removing cpu/cortex-m4_common/include/core_cm4.h
Removing cpu/cortex-m4_common/atomic_arch.c
Removing cpu/cortex-m4_common/Makefile.include
Removing cpu/cortex-m4_common/Makefile
Removing cpu/cortex-m3_common/thread_arch.c
Removing cpu/cortex-m3_common/reboot_arch.c
Removing cpu/cortex-m3_common/irq_arch.c
Removing cpu/cortex-m3_common/include/cpu.h
Removing cpu/cortex-m3_common/include/core_cmInstr.h
Removing cpu/cortex-m3_common/include/core_cmFunc.h
Removing cpu/cortex-m3_common/include/core_cm3.h
Removing cpu/cortex-m3_common/doc.txt
Removing cpu/cortex-m3_common/crash.c
Removing cpu/cortex-m3_common/atomic_arch.c
Removing cpu/cortex-m3_common/Makefile.include
Removing cpu/cortex-m0_common/thread_arch.c
Removing cpu/cortex-m0_common/reboot_arch.c
Removing cpu/cortex-m0_common/irq_arch.c
Removing cpu/cortex-m0_common/include/cpu.h
Removing cpu/cortex-m0_common/include/core_cmInstr.h
Removing cpu/cortex-m0_common/include/core_cmFunc.h
Removing cpu/cortex-m0_common/include/core_cm0plus.h
Removing cpu/cortex-m0_common/include/core_cm0.h
Removing cpu/cortex-m0_common/atomic_arch.c
Removing cpu/cortex-m0_common/Makefile.include
Removing cpu/cortex-m0_common/Makefile
Removing cpu/cc430/hwtimer_cc430.c
Removing cpu/cc430/cc110x_cc430.c
Removing cpu/cc2538/syscalls.c
Removing cpu/cc2538/startup.c
Removing cpu/cc2538/include/sys-ctrl.h
Removing cpu/cc2538/include/soc-adc.h
Removing cpu/cc2538/include/rfcore.h
Removing cpu/cc2538/include/ioc.h
Removing cpu/cc2538/include/hwtimer_cpu.h
Removing cpu/cc2538/include/gptimer.h
Removing cpu/cc2538/include/cpu-conf.h
Removing cpu/cc2538/include/cc2538-uart.h
Removing cpu/cc2538/include/cc2538-gpio.h
Removing cpu/cc2538/hwtimer_arch.c
Removing cpu/cc2538/cc2538sf53_linkerscript.ld
Removing cpu/cc2538/cc2538nf53_linkerscript.ld
Removing cpu/cc2538/cc2538nf23_linkerscript.ld
Removing cpu/cc2538/cc2538nf11_linkerscript.ld
Removing cpu/cc2538/cc2538_linkerscript.ld
Removing cpu/atmega_common/atomic_arch.c
Removing cpu/atmega2560/include/hwtimer_cpu.h
Removing cpu/atmega2560/include/cpu-conf.h
Removing cpu/atmega2560/hwtimer_arch.c
Removing cpu/arm7_common/syscalls.c
Removing cpu/arm7_common/include/hwtimer_cpu.h
Removing cpu/arm7_common/crash.c
Removing cpu/arm7_common/atomic.s
Removing core/reboot.c
Removing core/include/hwtimer.h
Removing core/include/flags.h
Removing core/include/crash.h
Removing core/include/arch/reboot_arch.h
Removing core/include/arch/hwtimer_arch.h
Removing core/include/arch/atomic_arch.h
Removing core/hwtimer.c
Removing boards/z1/uart.c
Removing boards/z1/driver_cc2420.c
Removing boards/z1/Makefile.dep
Removing boards/yunjia-nrf51822/dist/reset.sh
Removing boards/yunjia-nrf51822/dist/gdb.cfg
Removing boards/yunjia-nrf51822/dist/flash.sh
Removing boards/yunjia-nrf51822/dist/debug.sh
Removing boards/yunjia-nrf51822/dist/debug-server.sh
Removing boards/wsn430-v1_4/driver_cc2420.c
Removing boards/wsn430-v1_4/Makefile.dep
Removing boards/wsn430-v1_3b/driver_cc110x.c
Removing boards/wsn430-v1_3b/Makefile.dep
Removing boards/wsn430-common/wsn430-uart0.c
Removing boards/telosb/uart.c
Removing boards/telosb/driver_cc2420.c
Removing boards/telosb/Makefile.dep
Removing boards/stm32f4discovery/dist/gdb.conf
Removing boards/stm32f4discovery/dist/debug.sh
Removing boards/stm32f3discovery/dist/gdb.conf
Removing boards/stm32f3discovery/dist/debug.sh
Removing boards/stm32f0discovery/dist/gdb.conf
Removing boards/stm32f0discovery/dist/debug.sh
Removing boards/spark-core/system_stm32f1.c
Removing boards/samr21-xpro/dist/flash.sh
Removing boards/samr21-xpro/dist/debug.sh
Removing boards/redbee-econotag/tools/mc1322x-load.pl
Removing boards/redbee-econotag/tools/mc1322x-load.c
Removing boards/redbee-econotag/tools/ftditools/bbmc.c
Removing boards/redbee-econotag/tools/ftditools/Makefile
Removing boards/redbee-econotag/include/periph_conf.h
Removing boards/redbee-econotag/include/board.h
Removing boards/redbee-econotag/drivers/redbee_uart2.c
Removing boards/redbee-econotag/drivers/redbee_uart1.c
Removing boards/redbee-econotag/drivers/redbee_uart.c
Removing boards/redbee-econotag/drivers/nvm.c
Removing boards/redbee-econotag/drivers/include/uart.h
Removing boards/redbee-econotag/drivers/include/nvm.h
Removing boards/redbee-econotag/drivers/Makefile
Removing boards/redbee-econotag/board_init.c
Removing boards/redbee-econotag/README
Removing boards/redbee-econotag/Makefile.include
Removing boards/redbee-econotag/Makefile.features
Removing boards/redbee-econotag/Makefile
Removing boards/qemu-i386/include/cpu-conf.h
Removing boards/openmote/include/periph_conf.h
Removing boards/openmote/include/board.h
Removing boards/openmote/board.c
Removing boards/openmote/Makefile.include
Removing boards/openmote/Makefile.features
Removing boards/openmote/Makefile
Removing boards/nucleo-l1/dist/reset.sh
Removing boards/nucleo-l1/dist/gdb.conf
Removing boards/nucleo-l1/dist/flash.sh
Removing boards/nucleo-l1/dist/debug.sh
Removing boards/nucleo-l1/dist/debug-server.sh
Removing boards/native/drivers/native-uart0.c
Removing boards/native/drivers/native-ltc4150.c
Removing boards/msbiot/dist/gdb.conf
Removing boards/msbiot/dist/debug.sh
Removing boards/msba2/msba2-cc110x.c
Removing boards/msba2-common/lpc2387-timer3.c
Removing boards/msba2-common/drivers/msba2-uart0.c
Removing boards/msba2-common/drivers/msba2-ltc4150.c
Removing boards/msba2-common/drivers/include/uart0.h
Removing boards/msb-430h/driver_cc110x.c
Removing boards/msb-430h/Makefile.dep
Removing boards/msb-430-common/uart1.c
Removing boards/iot-lab_M3/include/periph_conf.h
Removing boards/iot-lab_M3/include/board.h
Removing boards/iot-lab_M3/dist/reset.sh
Removing boards/iot-lab_M3/dist/iot-lab_M3_jtag.cfg
Removing boards/iot-lab_M3/dist/gdb.conf
Removing boards/iot-lab_M3/dist/flash.sh
Removing boards/iot-lab_M3/dist/debug.sh
Removing boards/iot-lab_M3/board.c
Removing boards/iot-lab_M3/Makefile.include
Removing boards/iot-lab_M3/Makefile.features
Removing boards/iot-lab_M3/Makefile.dep
Removing boards/iot-lab_M3/Makefile
Removing boards/fox/dist/reset.sh
Removing boards/fox/dist/gdb.conf
Removing boards/fox/dist/fox_jtag.cfg
Removing boards/fox/dist/flash.sh
Removing boards/fox/dist/debug.sh
Removing boards/chronos/putchar.c
Removing boards/chronos/drivers/cc430-cc110x.c
Removing boards/chronos/Makefile.dep
Removing boards/avsextrem/drivers/avsextrem-cc1100.c
Removing boards/airfy-beacon/dist/reset.sh
Removing boards/airfy-beacon/dist/gdb.cfg
Removing boards/airfy-beacon/dist/flash.sh
Removing boards/airfy-beacon/dist/debug.sh
Removing boards/airfy-beacon/dist/debug-server.sh
Removing .astylerc
warning: inexact rename detection was skipped due to too many files.
warning: you may want to set your merge.renamelimit variable to at least 1428 and retry the command.
Automatic merge went well; stopped before committing as requested
Building apps
HEAD is now at 541e0cb Change to re-enter sleep modes (in case of spurious wakeups)
Removing explicit_lpm_on/bin/
Removing explicit_lpm_powerdown/bin/
Removing explicit_lpm_sleep/bin/
Fetching origin
Already up-to-date.
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_powerdown</span>
Found app:  explicit_lpm_powerdown
<span class="ansi1 ansi32">Building application "explicit_lpm_powerdown" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/tsrb
"make" -C /srv/riot/sys/uart_stdio
   text	   data	    bss	    dec	    hex	filename
   6932	    128	   2616	   9676	   25cc	/srv/apps/explicit_lpm_powerdown/bin/hamilton/explicit_lpm_powerdown.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_powerdown/bin/hamilton/ /srv/apps/explicit_lpm_powerdown/bin/hamilton/explicit_lpm_powerdown.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_powerdown/bin/hamilton/explicit_lpm_powerdown.bin]...
**************************
WARNING: CPU is running at very low speed (1328 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]025%]025%]050%]050%]065%]065%]090%]090%]095%]100%] Done.
Erasing flash     [000%]000%]050%]050%]100%] Done.
Programming flash [000%]000%]050%]050%]100%] Done.
Verifying flash   [000%]000%]050%]050%]100%] Done.
J-Link: Flash download: Flash programming performed for 2 ranges (512 bytes)
J-Link: Flash download: Total time needed: 0.413s (Prepare: 0.105s, Compare: 0.274s, Erase: 0.011s, Program: 0.011s, Verify: 0.003s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 59
<span class="ansi1 ansi36"> T=0.420 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=7.00% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.412 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=6.87% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.412 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=6.87% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.435 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=7.24% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=1.971 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=4.000mA frac=7.08% res=LOW v=1.97 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 3.600 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.428 V=1.791 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.600mA frac=7.13% res=LOW v=1.79 </span>
<span class="ansi1 ansi36"> T=0.428 V=2.358 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=4.900mA frac=7.13% res=LOW v=2.36 </span>

<span class="ansi1 ansi36"> T=0.429 V=2.925 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=6.200mA frac=7.15% res=LOW v=2.93 </span>
<span class="ansi1 ansi36"> T=0.465 V=3.379 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=7.500mA frac=7.75% res=HIGH v=3.38 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 4.900 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.850 V=1.684 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.900mA frac=14.16% res=LOW v=1.68 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.786 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=5.875mA frac=7.08% res=LOW v=2.79 </span>
<span class="ansi1 ansi36"> T=0.408 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=0.737 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=1.063 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=1.392 V=3.246 FL=[]
</span><span class="ansi1 ansi36"> T=1.719 V=3.258 FL=[]
</span><span class="ansi1 ansi36"> T=2.045 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=2.372 V=3.280 FL=[]
</span><span class="ansi1 ansi36"> T=2.700 V=3.292 FL=[]
</span><span class="ansi1 ansi36"> T=3.027 V=3.302 FL=[]
</span><span class="ansi1 ansi36"> T=3.354 V=3.313 FL=[]
</span><span class="ansi1 ansi36"> T=3.682 V=3.324 FL=[]
</span><span class="ansi1 ansi36"> T=4.009 V=3.334 FL=[]
</span><span class="ansi1 ansi36"> T=4.336 V=3.344 FL=[]
</span><span class="ansi1 ansi36"> T=4.663 V=3.354 FL=[]
</span><span class="ansi1 ansi36"> T=4.988 V=3.363 FL=[]
</span><span class="ansi1 ansi36"> T=5.316 V=3.373 FL=[]
</span><span class="ansi1 ansi36"> T=5.644 V=3.382 FL=[]
</span><span class="ansi1 ansi36"> T=5.970 V=3.391 FL=[]
</span><span class="ansi1 ansi36"> T=6.299 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=6.850mA frac=100.00% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=7.825mA frac=7.10% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 4.900 &lt; C &lt; 7.825 </span>
<span class="ansi1 ansi36"> T=0.430 V=2.916 FL=[]
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=6.180mA frac=0.72% res=LOW v=2.92 </span>
<span class="ansi1 ansi36"> T=0.434 V=2.591 FL=[]
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=5.448mA frac=0.72% res=LOW v=2.59 </span>
<span class="ansi1 ansi36"> T=0.418 V=3.387 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=7.642mA frac=0.70% res=HIGH v=3.39 </span>
<span class="ansi1 ansi36"> T=0.410 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=0.738 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=7.277mA frac=1.23% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.352 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=7.459mA frac=1.26% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.519 FL=[]
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=5.266mA frac=0.71% res=LOW v=2.52 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.757 FL=[]
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=5.814mA frac=0.71% res=LOW v=2.76 </span>
<span class="ansi1 ansi36"> T=0.432 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=2.988 FL=[]
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=6.545mA frac=1.27% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.416 V=2.455 FL=[]
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=5.083mA frac=0.69% res=LOW v=2.46 </span>
<span class="ansi1 ansi36"> T=0.411 V=3.223 FL=[]
</span><span class="ansi1 ansi36"> T=0.739 V=3.256 FL=[]
</span><span class="ansi1 ansi36"> T=1.066 V=3.288 FL=[]
</span><span class="ansi1 ansi36"> T=1.394 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=1.721 V=3.350 FL=[]
</span><span class="ansi1 ansi36"> T=2.048 V=3.381 FL=[]
</span><span class="ansi1 ansi36"> T=2.377 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=6.911mA frac=3.96% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.998 FL=[]
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=6.362mA frac=0.71% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.428 V=2.834 FL=[]
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=5.997mA frac=0.71% res=LOW v=2.83 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.361 FL=[]
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=4.900mA frac=0.71% res=LOW v=2.36 </span>
<span class="ansi1 ansi36"> T=0.441 V=3.153 FL=[]
</span><span class="ansi1 ansi36"> T=0.768 V=3.126 FL=[]
</span><span class="ansi1 ansi36"> T=1.093 V=3.100 FL=[]
</span><span class="ansi1 ansi36"> T=1.429 V=3.074 FL=[]
</span><span class="ansi1 ansi36"> T=1.765 V=3.049 FL=[]
</span><span class="ansi1 ansi36"> T=2.092 V=3.025 FL=[]
</span><span class="ansi1 ansi36"> T=2.428 V=3.000 FL=[]
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=6.728mA frac=4.05% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.416 V=3.264 FL=[]
</span><span class="ansi1 ansi36"> T=0.743 V=3.358 FL=[]
</span><span class="ansi1 ansi36"> T=1.071 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=7.094mA frac=1.79% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.428 V=2.678 FL=[]
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=5.631mA frac=0.71% res=LOW v=2.68 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 59
/usr/lib/pymodules/python2.7/matplotlib/font_manager.py:1236: UserWarning: findfont: Font family ['Arial'] not found. Falling back to Bitstream Vera Sans
  (prop.get_family(), self.defaultFamily[fontext]))
/usr/lib/pymodules/python2.7/matplotlib/font_manager.py:1246: UserWarning: findfont: Could not match :family=Bitstream Vera Sans:style=normal:variant=normal:weight=normal:stretch=normal:size=18.0. Returning /usr/share/matplotlib/mpl-data/fonts/ttf/cmb10.ttf
  UserWarning)
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   396  100   129  100   267    258    535 --:--:-- --:--:-- --:--:--   535100   396  100   129  100   267    258    535 --:--:-- --:--:-- --:--:--   535
<span class="ansi1 ansi33 ansi43">Running application: LICENSE</span>
skipping LICENSE
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_sleep</span>
Found app:  explicit_lpm_sleep
<span class="ansi1 ansi32">Building application "explicit_lpm_sleep" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/tsrb
"make" -C /srv/riot/sys/uart_stdio
   text	   data	    bss	    dec	    hex	filename
   6932	    128	   2616	   9676	   25cc	/srv/apps/explicit_lpm_sleep/bin/hamilton/explicit_lpm_sleep.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_sleep/bin/hamilton/ /srv/apps/explicit_lpm_sleep/bin/hamilton/explicit_lpm_sleep.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_sleep/bin/hamilton/explicit_lpm_sleep.bin]...
**************************
WARNING: CPU is running at very low speed (1331 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]025%]025%]050%]050%]065%]065%]090%]090%]095%]100%] Done.
Erasing flash     [000%]000%]100%] Done.
Programming flash [000%]000%]100%] Done.
Verifying flash   [000%]000%]100%] Done.
J-Link: Flash download: Flash programming performed for 1 range (256 bytes)
J-Link: Flash download: Total time needed: 0.403s (Prepare: 0.105s, Compare: 0.277s, Erase: 0.009s, Program: 0.002s, Verify: 0.000s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 60
<span class="ansi1 ansi36"> T=0.424 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=7.06% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.404 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=6.74% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=1.031 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=17.19% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.414 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=6.90% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.417 V=1.993 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=4.000mA frac=6.95% res=LOW v=1.99 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 3.600 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.430 V=1.778 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.600mA frac=7.16% res=LOW v=1.78 </span>
<span class="ansi1 ansi36"> T=0.422 V=2.366 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=4.900mA frac=7.03% res=LOW v=2.37 </span>
<span class="ansi1 ansi36"> T=0.430 V=2.923 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=6.200mA frac=7.16% res=LOW v=2.92 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.361 FL=[]
</span><span class="ansi1 ansi36"> T=0.761 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=7.500mA frac=12.68% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 4.900 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.362 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.900mA frac=7.08% res=LOW v=2.36 </span>
<span class="ansi1 ansi36"> T=0.421 V=2.790 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=5.875mA frac=7.01% res=LOW v=2.79 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=0.755 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=1.083 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=1.416 V=3.246 FL=[]
</span><span class="ansi1 ansi36"> T=1.753 V=3.258 FL=[]
</span><span class="ansi1 ansi36"> T=2.080 V=3.271 FL=[]
</span><span class="ansi1 ansi36"> T=2.406 V=3.282 FL=[]
</span><span class="ansi1 ansi36"> T=2.734 V=3.293 FL=[]
</span><span class="ansi1 ansi36"> T=3.061 V=3.304 FL=[]
</span><span class="ansi1 ansi36"> T=3.388 V=3.315 FL=[]
</span><span class="ansi1 ansi36"> T=3.715 V=3.326 FL=[]
</span><span class="ansi1 ansi36"> T=4.040 V=3.336 FL=[]
</span><span class="ansi1 ansi36"> T=4.368 V=3.346 FL=[]
</span><span class="ansi1 ansi36"> T=4.694 V=3.356 FL=[]
</span><span class="ansi1 ansi36"> T=5.021 V=3.365 FL=[]
</span><span class="ansi1 ansi36"> T=5.349 V=3.374 FL=[]
</span><span class="ansi1 ansi36"> T=5.674 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=6.002 V=3.392 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=6.850mA frac=100.00% res=INS v=3.39 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=7.825mA frac=7.11% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 3.925 &lt; C &lt; 9.775 </span>
<span class="ansi1 ansi36"> T=0.431 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=8.312mA frac=0.72% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.408 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=7.947mA frac=0.68% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.428 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=0.756 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=1.084 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=1.411 V=3.245 FL=[]
</span><span class="ansi1 ansi36"> T=1.738 V=3.257 FL=[]
</span><span class="ansi1 ansi36"> T=2.064 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.280 FL=[]
</span><span class="ansi1 ansi36"> T=2.718 V=3.291 FL=[]
</span><span class="ansi1 ansi36"> T=3.045 V=3.302 FL=[]
</span><span class="ansi1 ansi36"> T=3.373 V=3.312 FL=[]
</span><span class="ansi1 ansi36"> T=3.700 V=3.322 FL=[]
</span><span class="ansi1 ansi36"> T=4.026 V=3.333 FL=[]
</span><span class="ansi1 ansi36"> T=4.354 V=3.342 FL=[]
</span><span class="ansi1 ansi36"> T=4.681 V=3.351 FL=[]
</span><span class="ansi1 ansi36"> T=5.007 V=3.361 FL=[]
</span><span class="ansi1 ansi36"> T=5.335 V=3.369 FL=[]
</span><span class="ansi1 ansi36"> T=5.670 V=3.379 FL=[]
</span><span class="ansi1 ansi36"> T=5.997 V=3.387 FL=[]
</span><span class="ansi1 ansi36"> T=6.323 V=3.395 FL=[]
</span><span class="ansi1 ansi36"> T=6.650 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=6.978 V=3.400 FL=[]
</span><span class="ansi1 ansi36"> T=7.304 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=6.850mA frac=12.17% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.294 FL=[]
</span><span class="ansi1 ansi36"> T=0.757 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=7.216mA frac=1.26% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.415 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=9.044mA frac=0.69% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.411 FL=[]
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=5.022mA frac=0.71% res=LOW v=2.41 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.097 FL=[]
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=4.291mA frac=0.71% res=LOW v=2.10 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.050 FL=[]
</span><span class="ansi1 ansi36"> T=0.750 V=2.944 FL=[]
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=6.484mA frac=1.25% res=LOW v=2.94 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.380 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=7.581mA frac=0.71% res=HIGH v=3.38 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.892 FL=[]
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=6.119mA frac=0.71% res=LOW v=2.89 </span>
<span class="ansi1 ansi36"> T=0.437 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=9.409mA frac=0.73% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.442 V=2.218 FL=[]
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=4.656mA frac=0.74% res=LOW v=2.22 </span>
<span class="ansi1 ansi36"> T=0.430 V=1.927 FL=[]
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=3.925mA frac=0.72% res=LOW v=1.93 </span>
<span class="ansi1 ansi36"> T=0.420 V=2.580 FL=[]
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=5.388mA frac=0.70% res=LOW v=2.58 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.730 FL=[]
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=5.753mA frac=0.71% res=LOW v=2.73 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=8.678mA frac=0.71% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 60
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   388  100   125  100   263    249    525 --:--:-- --:--:-- --:--:--   524
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_on</span>
Found app:  explicit_lpm_on
<span class="ansi1 ansi32">Building application "explicit_lpm_on" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/tsrb
"make" -C /srv/riot/sys/uart_stdio
   text	   data	    bss	    dec	    hex	filename
   6932	    128	   2616	   9676	   25cc	/srv/apps/explicit_lpm_on/bin/hamilton/explicit_lpm_on.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_on/bin/hamilton/ /srv/apps/explicit_lpm_on/bin/hamilton/explicit_lpm_on.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_on/bin/hamilton/explicit_lpm_on.bin]...
**************************
WARNING: CPU is running at very low speed (1329 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]025%]025%]050%]050%]065%]065%]090%]090%]095%]100%] Done.
Erasing flash     [000%]000%]100%] Done.
Programming flash [000%]000%]100%] Done.
Verifying flash   [000%]000%]100%] Done.
J-Link: Flash download: Flash programming performed for 1 range (256 bytes)
J-Link: Flash download: Total time needed: 0.407s (Prepare: 0.106s, Compare: 0.279s, Erase: 0.009s, Program: 0.003s, Verify: 0.000s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 61
<span class="ansi1 ansi36"> T=0.418 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=6.97% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=7.05% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.411 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=6.85% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.421 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=7.01% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.428 V=1.966 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=4.000mA frac=7.13% res=LOW v=1.97 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 3.600 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.416 V=1.826 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.600mA frac=6.93% res=LOW v=1.83 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.363 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=4.900mA frac=7.06% res=LOW v=2.36 </span>
<span class="ansi1 ansi36"> T=0.426 V=2.925 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=6.200mA frac=7.10% res=LOW v=2.93 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.361 FL=[]
</span><span class="ansi1 ansi36"> T=0.764 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=7.500mA frac=12.73% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 4.900 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.421 V=2.366 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.900mA frac=7.01% res=LOW v=2.37 </span>
<span class="ansi1 ansi36"> T=0.423 V=2.787 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=5.875mA frac=7.05% res=LOW v=2.79 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.208 FL=[]
</span><span class="ansi1 ansi36"> T=0.754 V=3.221 FL=[]
</span><span class="ansi1 ansi36"> T=1.081 V=3.234 FL=[]
</span><span class="ansi1 ansi36"> T=1.408 V=3.246 FL=[]
</span><span class="ansi1 ansi36"> T=1.734 V=3.259 FL=[]
</span><span class="ansi1 ansi36"> T=2.062 V=3.271 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.283 FL=[]
</span><span class="ansi1 ansi36"> T=2.715 V=3.294 FL=[]
</span><span class="ansi1 ansi36"> T=3.042 V=3.306 FL=[]
</span><span class="ansi1 ansi36"> T=3.370 V=3.316 FL=[]
</span><span class="ansi1 ansi36"> T=3.698 V=3.327 FL=[]
</span><span class="ansi1 ansi36"> T=4.024 V=3.337 FL=[]
</span><span class="ansi1 ansi36"> T=4.352 V=3.347 FL=[]
</span><span class="ansi1 ansi36"> T=4.678 V=3.357 FL=[]
</span><span class="ansi1 ansi36"> T=5.006 V=3.366 FL=[]
</span><span class="ansi1 ansi36"> T=5.333 V=3.375 FL=[]
</span><span class="ansi1 ansi36"> T=5.660 V=3.384 FL=[]
</span><span class="ansi1 ansi36"> T=5.988 V=3.393 FL=[]
</span><span class="ansi1 ansi36"> T=6.315 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=6.850mA frac=100.00% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=7.825mA frac=7.16% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 4.900 &lt; C &lt; 7.825 </span>
<span class="ansi1 ansi36"> T=0.440 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=7.642mA frac=0.73% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.352 FL=[]
</span><span class="ansi1 ansi36"> T=0.751 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=7.459mA frac=1.25% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.420 V=2.606 FL=[]
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=5.448mA frac=0.70% res=LOW v=2.61 </span>
<span class="ansi1 ansi36"> T=0.418 V=3.078 FL=[]
</span><span class="ansi1 ansi36"> T=0.746 V=2.993 FL=[]
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=6.545mA frac=1.24% res=LOW v=2.99 </span>
<span class="ansi1 ansi36"> T=0.441 V=2.744 FL=[]
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=5.814mA frac=0.74% res=LOW v=2.74 </span>
<span class="ansi1 ansi36"> T=0.422 V=2.919 FL=[]
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=6.180mA frac=0.70% res=LOW v=2.92 </span>
<span class="ansi1 ansi36"> T=0.724 V=3.313 FL=[]
</span><span class="ansi1 ansi36"> T=1.060 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=7.277mA frac=1.77% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=2.447 FL=[]
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=5.083mA frac=0.70% res=LOW v=2.45 </span>
<span class="ansi1 ansi36"> T=0.428 V=2.836 FL=[]
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=5.997mA frac=0.71% res=LOW v=2.84 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.155 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.128 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.102 FL=[]
</span><span class="ansi1 ansi36"> T=1.407 V=3.077 FL=[]
</span><span class="ansi1 ansi36"> T=1.742 V=3.052 FL=[]
</span><span class="ansi1 ansi36"> T=2.077 V=3.027 FL=[]
</span><span class="ansi1 ansi36"> T=2.413 V=3.003 FL=[]
</span><span class="ansi1 ansi36"> T=2.740 V=2.979 FL=[]
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=6.728mA frac=4.57% res=LOW v=2.98 </span>
<span class="ansi1 ansi36"> T=0.409 V=2.699 FL=[]
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=5.631mA frac=0.68% res=LOW v=2.70 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.361 FL=[]
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=4.900mA frac=0.71% res=LOW v=2.36 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.223 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.256 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.288 FL=[]
</span><span class="ansi1 ansi36"> T=1.405 V=3.318 FL=[]
</span><span class="ansi1 ansi36"> T=1.733 V=3.349 FL=[]
</span><span class="ansi1 ansi36"> T=2.060 V=3.378 FL=[]
</span><span class="ansi1 ansi36"> T=2.386 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=6.911mA frac=3.98% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.518 FL=[]
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=5.266mA frac=0.71% res=LOW v=2.52 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.997 FL=[]
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=6.362mA frac=0.71% res=LOW v=3.00 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.266 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=3.361 FL=[]
</span><span class="ansi1 ansi36"> T=1.094 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=7.094mA frac=1.82% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 61
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   382  100   122  100   260    248    528 --:--:-- --:--:-- --:--:--   528
<span class="ansi1 ansi33 ansi43">Running application: README.md</span>
skipping README.md
<span class="ansi1 ansi33 ansi43">Running application: .git</span>
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_idle</span>
Found app:  explicit_lpm_idle
<span class="ansi1 ansi32">Building application "explicit_lpm_idle" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/tsrb
"make" -C /srv/riot/sys/uart_stdio
   text	   data	    bss	    dec	    hex	filename
   6932	    128	   2616	   9676	   25cc	/srv/apps/explicit_lpm_idle/bin/hamilton/explicit_lpm_idle.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_idle/bin/hamilton/ /srv/apps/explicit_lpm_idle/bin/hamilton/explicit_lpm_idle.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_idle/bin/hamilton/explicit_lpm_idle.bin]...
**************************
WARNING: CPU is running at very low speed (1329 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]025%]025%]050%]050%]065%]065%]090%]090%]095%]100%] Done.
Erasing flash     [000%]000%]100%] Done.
Programming flash [000%]000%]100%] Done.
Verifying flash   [000%]000%]100%] Done.
J-Link: Flash download: Flash programming performed for 1 range (256 bytes)
J-Link: Flash download: Total time needed: 0.405s (Prepare: 0.106s, Compare: 0.278s, Erase: 0.009s, Program: 0.002s, Verify: 0.000s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 62
<span class="ansi1 ansi36"> T=0.411 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=6.85% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.414 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=6.90% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.414 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=6.90% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=7.15% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=1.967 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=4.000mA frac=7.11% res=LOW v=1.97 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 3.600 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.417 V=1.824 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.600mA frac=6.95% res=LOW v=1.82 </span>
<span class="ansi1 ansi36"> T=0.418 V=2.377 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=4.900mA frac=6.97% res=LOW v=2.38 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.928 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=6.200mA frac=7.06% res=LOW v=2.93 </span>
<span class="ansi1 ansi36"> T=0.446 V=3.367 FL=[]
</span><span class="ansi1 ansi36"> T=0.774 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=7.500mA frac=12.91% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 4.900 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.440 V=2.334 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.900mA frac=7.34% res=LOW v=2.33 </span>
<span class="ansi1 ansi36"> T=0.429 V=2.782 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=5.875mA frac=7.15% res=LOW v=2.78 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=0.757 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=1.409 V=3.245 FL=[]
</span><span class="ansi1 ansi36"> T=1.736 V=3.257 FL=[]
</span><span class="ansi1 ansi36"> T=2.063 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=2.390 V=3.281 FL=[]
</span><span class="ansi1 ansi36"> T=2.715 V=3.292 FL=[]
</span><span class="ansi1 ansi36"> T=3.043 V=3.303 FL=[]
</span><span class="ansi1 ansi36"> T=3.370 V=3.314 FL=[]
</span><span class="ansi1 ansi36"> T=3.698 V=3.325 FL=[]
</span><span class="ansi1 ansi36"> T=4.025 V=3.334 FL=[]
</span><span class="ansi1 ansi36"> T=4.353 V=3.344 FL=[]
</span><span class="ansi1 ansi36"> T=4.680 V=3.354 FL=[]
</span><span class="ansi1 ansi36"> T=5.007 V=3.363 FL=[]
</span><span class="ansi1 ansi36"> T=5.334 V=3.372 FL=[]
</span><span class="ansi1 ansi36"> T=5.661 V=3.382 FL=[]
</span><span class="ansi1 ansi36"> T=5.989 V=3.390 FL=[]
</span><span class="ansi1 ansi36"> T=6.315 V=3.399 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=6.850mA frac=100.00% res=INS v=3.40 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=7.825mA frac=7.10% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 3.925 &lt; C &lt; 9.775 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.295 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=7.216mA frac=1.27% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.254 FL=[]
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=4.656mA frac=0.71% res=LOW v=2.25 </span>
<span class="ansi1 ansi36"> T=0.422 V=3.380 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=7.581mA frac=0.70% res=HIGH v=3.38 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.050 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=2.945 FL=[]
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=6.484mA frac=1.25% res=LOW v=2.95 </span>
<span class="ansi1 ansi36"> T=0.427 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=8.678mA frac=0.71% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=0.757 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=1.082 V=3.233 FL=[]
</span><span class="ansi1 ansi36"> T=1.410 V=3.245 FL=[]
</span><span class="ansi1 ansi36"> T=1.737 V=3.257 FL=[]
</span><span class="ansi1 ansi36"> T=2.073 V=3.269 FL=[]
</span><span class="ansi1 ansi36"> T=2.400 V=3.280 FL=[]
</span><span class="ansi1 ansi36"> T=2.736 V=3.291 FL=[]
</span><span class="ansi1 ansi36"> T=3.070 V=3.302 FL=[]
</span><span class="ansi1 ansi36"> T=3.397 V=3.312 FL=[]
</span><span class="ansi1 ansi36"> T=3.733 V=3.322 FL=[]
</span><span class="ansi1 ansi36"> T=4.068 V=3.332 FL=[]
</span><span class="ansi1 ansi36"> T=4.403 V=3.342 FL=[]
</span><span class="ansi1 ansi36"> T=4.738 V=3.352 FL=[]
</span><span class="ansi1 ansi36"> T=5.065 V=3.361 FL=[]
</span><span class="ansi1 ansi36"> T=5.393 V=3.370 FL=[]
</span><span class="ansi1 ansi36"> T=5.729 V=3.379 FL=[]
</span><span class="ansi1 ansi36"> T=6.164 V=3.391 FL=[]
</span><span class="ansi1 ansi36"> T=6.491 V=3.399 FL=[]
</span><span class="ansi1 ansi36"> T=6.831 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=6.850mA frac=11.39% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.413 V=2.121 FL=[]
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=4.291mA frac=0.69% res=LOW v=2.12 </span>
<span class="ansi1 ansi36"> T=0.420 V=2.423 FL=[]
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=5.022mA frac=0.70% res=LOW v=2.42 </span>
<span class="ansi1 ansi36"> T=0.419 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=9.409mA frac=0.70% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.430 V=2.729 FL=[]
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=5.753mA frac=0.72% res=LOW v=2.73 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.890 FL=[]
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=6.119mA frac=0.71% res=LOW v=2.89 </span>
<span class="ansi1 ansi36"> T=0.432 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=7.947mA frac=0.72% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.413 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=8.312mA frac=0.69% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.438 V=1.904 FL=[]
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=3.925mA frac=0.73% res=LOW v=1.90 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.576 FL=[]
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=5.388mA frac=0.71% res=LOW v=2.58 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=9.044mA frac=0.71% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 62
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   386  100   124  100   262    243    514 --:--:-- --:--:-- --:--:--   514
<span class="ansi1 ansi33 ansi43">Running application: .gitignore</span>
skipping .gitignore
<span class="ansi1 ansi33 ansi43">Running application: explicit_lpm_off</span>
Found app:  explicit_lpm_off
<span class="ansi1 ansi32">Building application "explicit_lpm_off" for "hamilton" with MCU "samd21".</span>

"make" -C /srv/riot/boards/hamilton
"make" -C /srv/riot/core
"make" -C /srv/riot/cpu/samd21
"make" -C /srv/riot/cpu/cortexm_common
"make" -C /srv/riot/cpu/samd21/periph
"make" -C /srv/riot/drivers
"make" -C /srv/riot/drivers/periph_common
"make" -C /srv/riot/sys
"make" -C /srv/riot/sys/auto_init
"make" -C /srv/riot/sys/newlib
"make" -C /srv/riot/sys/tsrb
"make" -C /srv/riot/sys/uart_stdio
   text	   data	    bss	    dec	    hex	filename
   6932	    128	   2616	   9676	   25cc	/srv/apps/explicit_lpm_off/bin/hamilton/explicit_lpm_off.elf
/srv/riot/boards/hamilton/dist/flash.sh /srv/apps/explicit_lpm_off/bin/hamilton/ /srv/apps/explicit_lpm_off/bin/hamilton/explicit_lpm_off.bin
SEGGER J-Link Commander V5.10j (Compiled Feb  2 2016 19:32:28)
DLL version V5.10j, compiled Feb  2 2016 19:32:23

Connecting to J-Link via USB...O.K.
Firmware: J-Link ARM V8 compiled Aug 26 2015 15:08:21
Hardware version: V8.00
S/N: 28015570
License(s): RDI, GDB
OEM: SAM-ICE
Emulator has Trace capability
VTref = 3.319V


Type "connect" to establish a target connection, '?' for help
Target interface speed: 1000 kHz
Target connection not established yet but required for command.
Device "ATSAMR21E18" selected.


Found SWD-DP with ID 0x0BC11477
Found SWD-DP with ID 0x0BC11477
Found Cortex-M0 r0p1, Little endian.
FPUnit: 4 code (BP) slots and 0 literal slots
CoreSight components:
ROMTbl 0 @ 41003000
ROMTbl 0 [0]: 9F0FC000, CID: B105100D, PID: 000BB4C0 ROM Table
ROMTbl 1 @ E00FF000
ROMTbl 1 [0]: FFF0F000, CID: B105E00D, PID: 000BB008 SCS
ROMTbl 1 [1]: FFF02000, CID: B105E00D, PID: 000BB00A DWT
ROMTbl 1 [2]: FFF03000, CID: B105E00D, PID: 000BB00B FPB
ROMTbl 0 [1]: 00003000, CID: B105900D, PID: 001BB932 MTB-M0+
Cortex-M0 identified.
Downloading file [/srv/apps/explicit_lpm_off/bin/hamilton/explicit_lpm_off.bin]...
**************************
WARNING: CPU is running at very low speed (1330 kHz). Readback will be performed instead of CRC calculation.
**************************

Comparing flash   [000%]000%]025%]025%]050%]050%]065%]065%]090%]090%]095%]100%] Done.
Erasing flash     [000%]000%]100%] Done.
Programming flash [000%]000%]100%] Done.
Verifying flash   [000%]000%]100%] Done.
J-Link: Flash download: Flash programming performed for 1 range (256 bytes)
J-Link: Flash download: Total time needed: 0.404s (Prepare: 0.105s, Compare: 0.278s, Erase: 0.009s, Program: 0.003s, Verify: 0.000s, Restore: 0.007s)
O.K.
Reset delay: 0 ms
Reset type NORMAL: Resets core &amp; peripherals via SYSRESETREQ &amp; VECTRESET bit.

IDENTIFIERS: 8 63
<span class="ansi1 ansi36"> T=0.423 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=64.000mA frac=7.05% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=32.000mA frac=7.05% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.874 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=16.000mA frac=14.57% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [C]&gt; i=8.000mA frac=7.10% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=1.974 FL=[]
</span><span class="ansi1 ansi34"> [C]&gt; i=4.000mA frac=7.08% res=LOW v=1.97 </span>
<span class="ansi1 ansi33">COMPLETED COARSE: 3.600 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.428 V=1.790 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=3.600mA frac=7.13% res=LOW v=1.79 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.358 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=4.900mA frac=7.08% res=LOW v=2.36 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.927 FL=[]
</span><span class="ansi1 ansi34"> [S]&gt; i=6.200mA frac=7.08% res=LOW v=2.93 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.356 FL=[]
</span><span class="ansi1 ansi36"> T=0.752 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [S]&gt; i=7.500mA frac=12.53% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED SUB-COARSE: 4.900 &lt; C &lt; 8.800 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.364 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=4.900mA frac=7.08% res=LOW v=2.36 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.786 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=5.875mA frac=7.08% res=LOW v=2.79 </span>
<span class="ansi1 ansi36"> T=0.422 V=3.207 FL=[]
</span><span class="ansi1 ansi36"> T=0.750 V=3.220 FL=[]
</span><span class="ansi1 ansi36"> T=1.077 V=3.232 FL=[]
</span><span class="ansi1 ansi36"> T=1.404 V=3.244 FL=[]
</span><span class="ansi1 ansi36"> T=1.729 V=3.256 FL=[]
</span><span class="ansi1 ansi36"> T=2.058 V=3.268 FL=[]
</span><span class="ansi1 ansi36"> T=2.385 V=3.279 FL=[]
</span><span class="ansi1 ansi36"> T=2.712 V=3.290 FL=[]
</span><span class="ansi1 ansi36"> T=3.039 V=3.301 FL=[]
</span><span class="ansi1 ansi36"> T=3.366 V=3.311 FL=[]
</span><span class="ansi1 ansi36"> T=3.692 V=3.322 FL=[]
</span><span class="ansi1 ansi36"> T=4.021 V=3.332 FL=[]
</span><span class="ansi1 ansi36"> T=4.348 V=3.342 FL=[]
</span><span class="ansi1 ansi36"> T=4.675 V=3.352 FL=[]
</span><span class="ansi1 ansi36"> T=5.002 V=3.361 FL=[]
</span><span class="ansi1 ansi36"> T=5.328 V=3.370 FL=[]
</span><span class="ansi1 ansi36"> T=5.655 V=3.379 FL=[]
</span><span class="ansi1 ansi36"> T=5.983 V=3.388 FL=[]
</span><span class="ansi1 ansi36"> T=6.311 V=3.397 FL=[]
</span><span class="ansi1 ansi34"> [M]&gt; i=6.850mA frac=100.00% res=INS v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [M]&gt; i=7.825mA frac=7.08% res=HIGH v=3.40 </span>
<span class="ansi1 ansi33">COMPLETED MEDIUM: 3.925 &lt; C &lt; 9.775 </span>
<span class="ansi1 ansi36"> T=0.417 V=3.374 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 1/16]&gt; i=7.581mA frac=0.69% res=HIGH v=3.37 </span>
<span class="ansi1 ansi36"> T=0.408 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 2/16]&gt; i=8.312mA frac=0.68% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.208 FL=[]
</span><span class="ansi1 ansi36"> T=0.753 V=3.222 FL=[]
</span><span class="ansi1 ansi36"> T=1.079 V=3.235 FL=[]
</span><span class="ansi1 ansi36"> T=1.404 V=3.247 FL=[]
</span><span class="ansi1 ansi36"> T=1.732 V=3.260 FL=[]
</span><span class="ansi1 ansi36"> T=2.060 V=3.272 FL=[]
</span><span class="ansi1 ansi36"> T=2.387 V=3.284 FL=[]
</span><span class="ansi1 ansi36"> T=2.714 V=3.297 FL=[]
</span><span class="ansi1 ansi36"> T=3.042 V=3.308 FL=[]
</span><span class="ansi1 ansi36"> T=3.368 V=3.320 FL=[]
</span><span class="ansi1 ansi36"> T=3.703 V=3.332 FL=[]
</span><span class="ansi1 ansi36"> T=4.031 V=3.342 FL=[]
</span><span class="ansi1 ansi36"> T=4.358 V=3.353 FL=[]
</span><span class="ansi1 ansi36"> T=4.685 V=3.364 FL=[]
</span><span class="ansi1 ansi36"> T=5.013 V=3.373 FL=[]
</span><span class="ansi1 ansi36"> T=5.339 V=3.383 FL=[]
</span><span class="ansi1 ansi36"> T=5.665 V=3.393 FL=[]
</span><span class="ansi1 ansi36"> T=5.991 V=3.399 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 3/16]&gt; i=6.850mA frac=9.99% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.424 V=2.575 FL=[]
</span><span class="ansi1 ansi34"> [F 4/16]&gt; i=5.388mA frac=0.71% res=LOW v=2.57 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.253 FL=[]
</span><span class="ansi1 ansi34"> [F 5/16]&gt; i=4.656mA frac=0.71% res=LOW v=2.25 </span>
<span class="ansi1 ansi36"> T=0.438 V=1.904 FL=[]
</span><span class="ansi1 ansi34"> [F 6/16]&gt; i=3.925mA frac=0.73% res=LOW v=1.90 </span>
<span class="ansi1 ansi36"> T=0.425 V=2.416 FL=[]
</span><span class="ansi1 ansi34"> [F 7/16]&gt; i=5.022mA frac=0.71% res=LOW v=2.42 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 8/16]&gt; i=8.678mA frac=0.71% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.415 V=2.743 FL=[]
</span><span class="ansi1 ansi34"> [F 9/16]&gt; i=5.753mA frac=0.69% res=LOW v=2.74 </span>
<span class="ansi1 ansi36"> T=0.426 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 10/16]&gt; i=9.409mA frac=0.71% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.423 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 11/16]&gt; i=9.044mA frac=0.70% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.424 V=3.050 FL=[]
</span><span class="ansi1 ansi36"> T=0.760 V=2.943 FL=[]
</span><span class="ansi1 ansi34"> [F 12/16]&gt; i=6.484mA frac=1.27% res=LOW v=2.94 </span>
<span class="ansi1 ansi36"> T=0.425 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 13/16]&gt; i=7.947mA frac=0.71% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.429 V=3.298 FL=[]
</span><span class="ansi1 ansi36"> T=0.764 V=3.400 FL=['CMPL']
</span><span class="ansi1 ansi34"> [F 14/16]&gt; i=7.216mA frac=1.27% res=HIGH v=3.40 </span>
<span class="ansi1 ansi36"> T=0.417 V=2.115 FL=[]
</span><span class="ansi1 ansi34"> [F 15/16]&gt; i=4.291mA frac=0.69% res=LOW v=2.12 </span>
<span class="ansi1 ansi36"> T=0.427 V=2.891 FL=[]
</span><span class="ansi1 ansi34"> [F 16/16]&gt; i=6.119mA frac=0.71% res=LOW v=2.89 </span>
<span class="ansi1 ansi33">COMPLETED FINE</span>
done:  8 63
  % Total    % Received % Xferd  Average Speed   Time    Time     Time  Current
                                 Dload  Upload   Total   Spent    Left  Speed
  0     0    0     0    0     0      0      0 --:--:-- --:--:-- --:--:--     0100   384  100   123  100   261    222    472 --:--:-- --:--:-- --:--:--   472

</pre>
</body>

</html>
