// Seed: 2714383523
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = id_3;
  assign id_1 = 1;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input wand id_2,
    output supply1 id_3,
    input supply1 id_4,
    output supply1 id_5,
    output wand id_6,
    input uwire id_7
    , id_9
);
  always_ff @(*) id_6 -= 1;
  tri0 id_10 = id_0;
  wor  id_11 = id_4 == 1;
  wire id_12;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_9,
      id_11
  );
  wire id_13;
endmodule
