<root><simulation><result_generated_time />2023-05-16 18:36:31<layer><layer_spec />{'B': 1, 'K': 128, 'C': 64, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />46080000<total_data_size_element />{'W': 8192, 'I': 360000, 'O': 720000}<total_data_reuse />{'W': 5625, 'I': 128.0, 'O': 64}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />20/45</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />3360</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [320, 1, 1], 'O': [10, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('C', 2), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('OY', 5), ('C', 2)], [('C', 32)]], [], []]<O />[[[('C', 2)], [('C', 32)]], [[('OY', 5), ('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('K', 4), ('OY', 3), ('OX', 3), ('OX', 5)], [('K', 4), ('OX', 5), ('OY', 5)], []]<I />[[('K', 4), ('K', 4), ('OY', 3), ('OX', 3), ('OX', 5), ('K', 4)], [('OX', 5), ('OY', 5)], []]<O />[[('K', 4), ('K', 4)], [('OY', 3), ('OX', 3), ('OX', 5), ('K', 4), ('OX', 5), ('OY', 5)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [5.0, 45, 25, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [64.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 65536, 65536], 'I': [360, 2880000, 2880000], 'O': [128, 5760000, 5760000], 'O_partial': [0, 0, 0], 'O_final': [128, 5760000, 5760000]}<actual_mem_utilization_individual />{'W': [0.25, 0.0, 0.0], 'I': [0.7, 0.09, 0.0], 'O': [0.25, 0.17, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.26, 0.0], 'I': [0.7, 0.26, 0.0], 'O': [0.25, 0.26, 0.0]}<effective_mem_size_bit />{'W': [128, 65536, 65536], 'I': [360, 2880000, 2880000], 'O': [32, 1920000, 5760000], 'O_partial': [0, 0, 0], 'O_final': [32, 1920000, 5760000]}<total_unit_count />{'W': [640, 128, 1, 1], 'I': [640, 320, 1, 1], 'O': [640, 10, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [320, 320, 1, 1], 'O': [10, 10, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [64.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[9216000, 204800], [204800, 8192], [8192, 0]]<I />[[1440000, 360000], [360000, 360000], [360000, 0]]<O />[[(0, 720000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 720000), (720000, 0)], [(0, 720000), (720000, 0)], [(0, 720000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1152000, 25600], [3200, 128], [32, 0]]<I />[[180000, 45000], [5625, 5625], [1406, 0]]<O />[[(0, 90000), (90000, 0)], [(0, 11250), (11250, 0)], [(0, 2812), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 90000], [90000, 0]), ([0, 11250], [11250, 0]), ([0, 2812], [0, 0])]</mem_access_count_word><mac_count><active />46080000<idle />27648000</mac_count></basic_info><energy><total_energy />102123170.9<mem_energy_breakdown><W />[396.4, 348.8, 42.6]<I />[76.9, 1114.8, 1872.9]<O />[63.1, 2229.6, 3745.8]</mem_energy_breakdown><MAC_energy><active_MAC />100730880.0<idle_MAC />1382400.0<total />102113280.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5785<utilization_without_data_loading />0.625<utilization_spatial />0.625<utilization_temporal_with_data_loading />0.9256<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />77785<latency_cycle_without_data_loading />72000<ideal_computing_cycle />72000<data_loading><load_cycle_total />5785<load_cycle_individual />{'W': [32, 128, 0], 'I': [225, 5625, 0]}<load_cycle_combined />{'W': 128, 'I': 5625}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-71999], [-71082, -68112], [-72000, -72000]], 'I': [[-71999], [-17136, -11880], [-72000, -72000]], 'O': [[-72000], [-63000, -63000], [-60750, -69188]]}<mem_stall_cycle_shared />{'W': [[-71999], [-71082, 0], [0, 0]], 'I': [[-71999], [-17136, 0], [0, 0]], 'O': [[-72000], [-63000, -63000], [-60750, -69188]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 65536, 65536], 'I': [360, 2880000, 2880000], 'O': [128, 5760000, 5760000], 'O_partial': [0, 0, 0], 'O_final': [128, 5760000, 5760000]}<data_size_each_level_total />{'W': [16384, 65536, 65536], 'I': [115200, 2880000, 2880000], 'O': [1280, 5760000, 5760000]}<loop_cycles_each_level />{'W': [720, 72000, 72000], 'I': [2880, 72000, 72000], 'O': [16, 72000, 72000]}<top_ir_loop_size />{'W': [45, 25, 1], 'I': [4, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [22.8, 0.9], [0.9, 0.9]], 'I': [[8.0, 0.1], [40.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 8.0], [80.0, 80.0], [80.0, 80.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 22.8], [22.8, 0.9]], 'I': [[8.0, 0.5], [160.0, 40.0], [40.0, 40.0]], 'O': [[8.0, 8.0], [80.0, 80.0], [80.0, 80.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [22.8, 0.9], [0.9, 0]], 'I': [[8.0, 0.5], [160.0, 40.0], [40.0, 0]], 'O': [[8.0, 8.0], [80.0, 80.0], [80.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [262.8, 120.9], [40.9, 80.0]], 'I': [[8.0, 0.5], [262.8, 120.9], [40.9, 80.0]], 'O': [[8.0, 8.0], [262.8, 120.9], [40.9, 80.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 72000], [720, 720, 100], [72000, 72000, 1]], 'I': [[1, 1, 72000], [720, 2880, 25], [72000, 72000, 1]], 'O': [[1, 1, 72000], [16, 16, 4500], [72000, 72000, 1]]}<trans_time_real />{'W': [[0, 1, 72000], [[2, 720, 100], [32, 720, 100]], [[128, 72000, 1], [32, 72000, 1]]], 'I': [[0, 1, 72000], [[6, 2880, 25], [225, 2880, 25]], [[5625, 72000, 1], [1406, 72000, 1]]], 'O': [[0, 1, 72000], [[2, 16, 4500], [2, 16, 4500]], [[11250, 72000, 1], [2812, 72000, 1]]]}<single_stall_cycle />{'W': [[-1], [-718, -688], [-71872, -71968]], 'I': [[-1], [-714, -495], [-66375, -70594]], 'O': [[-1], [-14, -14], [-60750, -69188]]}<single_stall_count />{'W': [71999, 99, 0], 'I': [71999, 24, 0], 'O': [72000, 4500, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [11250, 0]}, 1: {'W': [3168, 0], 'I': [5400, 0], 'O': [9000, 11250]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-72000, -72000], [-60750, -72000]], 1: [[-63432, -72000], [-63000, -60750]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.8<mem_area />120.6<mem_area_percentage />99.8 %</area></results><elapsed_time_second />0</simulation></root>