// Seed: 483300977
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout uwire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = -1;
  localparam id_7 = 1;
  assign id_5 = id_4;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input tri id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9
);
  logic [-1 : -1 'b0 !=?  1] id_11;
  ;
  parameter id_12 = -1'd0;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13,
      id_13,
      id_12,
      id_13
  );
  always force id_1 = -1;
  xor primCall (id_1, id_11, id_3, id_6);
endmodule : SymbolIdentifier
