============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 08 2025  01:15:09 am
  Module:                 square_root_pipe
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Setup Check with Pin DATA_PATH_PIPELINE_STAGE1_root_reg_reg[7].dffn_sig_q_reg/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[0]/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_PIPELINE_STAGE1_root_reg_reg[7].dffn_sig_q_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1270            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    1370          100     
                                              
             Setup:-      98                  
       Uncertainty:-      50                  
     Required Time:=    1222                  
      Launch Clock:-     100                  
         Data Path:-    1121                  
             Slack:=       1                  

#-----------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[0]/CK                        -       -     R     (arrival)     11    -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[0]/Q                         -       CK->Q R     DFFRHQX8      10 30.1   109   333     433    (-,-) 
  g5467/Y                                                    -       A->Y  F     CLKINVX12      8 23.5    83    89     521    (-,-) 
  g5440__7482/Y                                              -       B1->Y R     AOI22X4        3  9.2   151   126     647    (-,-) 
  g5435/Y                                                    -       A->Y  F     CLKINVX6       1  5.8    60    95     742    (-,-) 
  g5419__2883/Y                                              -       B->Y  R     NOR3X8         2  6.4   107   113     855    (-,-) 
  g5405__6131/Y                                              -       B->Y  R     CLKAND2X6      2  8.4    48   135     990    (-,-) 
  g5403/Y                                                    -       A->Y  F     CLKINVX8       1  4.4    33    41    1031    (-,-) 
  g5395__4319/Y                                              -       A1->Y R     AOI21X4        1  4.5    89    77    1108    (-,-) 
  g5389__2398/Y                                              -       B0->Y F     OAI21X4        1  3.2   100   113    1221    (-,-) 
  DATA_PATH_PIPELINE_STAGE1_root_reg_reg[7].dffn_sig_q_reg/D <<<     -     F     DFFRHQX2       1    -     -     0    1221    (-,-) 
#-----------------------------------------------------------------------------------------------------------------------------------

