Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fp_multiplier
Version: S-2021.06-SP1
Date   : Thu Nov 16 11:28:10 2023
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:               9.00
  Critical Path Length:          0.48
  Critical Path Slack:          -0.48
  Critical Path Clk Period:      0.00
  Total Negative Slack:        -13.77
  No. of Violating Paths:       31.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                374
  Buf/Inv Cell Count:              82
  Buf Cell Count:                  15
  Inv Cell Count:                  67
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       374
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      356.174000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             47.880000
  Total Buffer Area:            12.24
  Total Inverter Area:          35.64
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               356.174000
  Design Area:             356.174000


  Design Rules
  -----------------------------------
  Total Number of Nets:           425
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: i80r7node7

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.13
  Logic Optimization:                  2.02
  Mapping Optimization:                6.05
  -----------------------------------------
  Overall Compile Time:               10.23
  Overall Compile Wall Clock Time:    10.54

  --------------------------------------------------------------------

  Design  WNS: 0.48  TNS: 13.77  Number of Violating Paths: 31


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
