--------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000000000000000000010000011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000000
EX.Rs1: 0
EX.Rs2: 0
EX.Rd: 1
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 1
EX.MemtoReg: 1
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 0
MEM.Rs2: 0
MEM.Rd: 1
MEM.MemtoReg: 1
MEM.MemRead: 1
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 0

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000001000
WB.Rs1: 0
WB.Rs2: 0
WB.Rd: 1
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 11111111111111111111111111111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 11111111111111111111111111111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 5
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 6
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 7
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 8
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 9
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 10
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 11
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 12
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 13
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 14
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 15
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 16
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 17
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 18
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 19
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 20
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 21
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 22
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 23
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 24
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 25
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 26
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 27
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 28
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 29
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 30
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 31
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000000111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 32
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 33
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 34
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000000111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 35
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 36
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 37
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 38
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 39
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 40
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 41
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 42
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 43
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 44
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 45
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 46
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 47
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 48
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 49
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 50
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 51
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 52
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 53
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 54
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 55
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 56
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 57
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 58
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 59
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 60
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 61
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 62
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 63
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000001111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 64
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 65
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 66
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000001111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 67
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 68
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 69
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 70
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 71
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 72
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 73
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 74
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 75
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 76
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 77
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 78
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 79
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 80
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 81
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 82
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 83
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 84
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 85
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 86
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 87
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 88
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 89
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 90
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 91
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 92
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 93
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 94
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 95
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000010111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 96
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 97
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 98
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000010111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 99
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 100
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 101
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 102
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 103
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 104
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 105
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 106
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 107
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 108
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 109
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 110
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 111
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 112
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 113
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 114
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 115
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 116
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 117
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 118
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 119
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 120
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 121
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 122
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 123
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 124
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 125
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 126
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 127
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000011111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 128
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 129
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 130
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000011111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 131
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 132
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 133
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 134
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 135
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 136
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 137
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 138
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 139
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 140
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 141
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 142
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 143
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 144
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 145
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 146
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 147
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 148
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 149
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 150
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 151
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 152
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 153
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 154
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 155
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 156
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 157
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 158
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 159
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000100111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 160
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 161
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 162
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000100111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000100111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 163
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 164
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 165
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 166
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 167
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 168
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 169
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 170
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 171
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 172
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 173
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 174
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 175
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 176
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 177
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 178
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 179
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 180
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 181
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 182
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 183
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 184
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 185
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 186
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 187
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 188
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 189
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 190
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 191
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000101111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 192
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 193
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 194
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000101111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000101111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 195
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 196
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 197
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 198
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 199
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 200
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 201
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 202
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 203
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 204
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 205
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 206
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 207
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 208
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 209
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 210
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 211
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 212
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 213
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 214
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 215
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 216
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 217
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 218
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 219
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 220
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 221
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 222
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 223
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000110111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 224
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 225
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 226
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000110111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000110111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 227
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 228
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 229
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 230
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 231
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 232
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 233
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 234
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 235
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 236
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 237
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 238
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 239
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 240
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 241
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 242
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 243
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 244
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 245
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 246
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 247
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 248
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 249
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 250
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 251
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 252
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 253
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 254
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 255
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000000111111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 256
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 257
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 258
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000000111111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000000111111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 259
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 260
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 261
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 262
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 263
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 264
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 265
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 266
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 267
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 268
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 269
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 270
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 271
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 272
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 273
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 274
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 275
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 276
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 277
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 278
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 279
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 280
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 281
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 282
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 283
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 284
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 285
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 286
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 287
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001000111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 288
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 289
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 290
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001000111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 291
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 292
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 293
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 294
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 295
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 296
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 297
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 298
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 299
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 300
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 301
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 302
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 303
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 304
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 305
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 306
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 307
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 308
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 309
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 310
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 311
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 312
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 313
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 314
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 315
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 316
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 317
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 318
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 319
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001001111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 320
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 321
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 322
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001001111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 323
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 324
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 325
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 326
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 327
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 328
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 329
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 330
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 331
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 332
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 333
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 334
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 335
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 336
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 337
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 338
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 339
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 340
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 341
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 342
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 343
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 344
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 345
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 346
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 347
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 348
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 349
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 350
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 351
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001010111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 352
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 353
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 354
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001010111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 355
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 356
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 357
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 358
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 359
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 360
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 361
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 362
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 363
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 364
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 365
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 366
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 367
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 368
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 369
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 370
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 371
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 372
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 373
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 374
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 375
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 376
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 377
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 378
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 379
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 380
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 381
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 382
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 383
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001011111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 384
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 385
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 386
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001011111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 387
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 388
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 389
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 390
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 391
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 392
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 393
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 394
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 395
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 396
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 397
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 398
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 399
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 400
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 401
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 402
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 403
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 404
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 405
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 406
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 407
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 408
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 409
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 410
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 411
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 412
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 413
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 414
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 415
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001100111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 416
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 417
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 418
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001100111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001100111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 419
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 420
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 421
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 422
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 423
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 424
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 425
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 426
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 427
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 428
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 429
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 430
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 431
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 432
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 433
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 434
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 435
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 436
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 437
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 438
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 439
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 440
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 441
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 442
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 443
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 444
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 445
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 446
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 447
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001101111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 448
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 449
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 450
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001101111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001101111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 451
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 452
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 453
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 454
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 455
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 456
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 457
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 458
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 459
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 460
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 461
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 462
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 463
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 464
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 465
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 466
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 467
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 468
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 469
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 470
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 471
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 472
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 473
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 474
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 475
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 476
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 477
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 478
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 479
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001110111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 480
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 481
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 482
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001110111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001110111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 483
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 484
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 485
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 486
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 487
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 488
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 489
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 490
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 491
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 492
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 493
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 494
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 495
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 496
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 497
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 498
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 499
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 500
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 501
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 502
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 503
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 504
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 505
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 506
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 507
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 508
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 509
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 510
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 511
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000001111111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 512
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 513
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 514
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000001111111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000001111111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 515
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 516
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 517
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 518
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 519
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 520
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 521
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 522
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 523
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 524
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 525
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 526
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 527
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 528
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 529
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 530
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 531
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 532
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 533
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 534
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 535
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 536
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 537
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 538
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 539
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 540
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 541
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 542
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 543
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010000111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 544
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 545
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 546
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010000111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 547
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 548
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 549
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 550
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 551
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 552
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 553
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 554
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 555
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 556
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 557
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 558
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 559
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 560
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 561
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 562
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 563
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 564
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 565
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 566
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 567
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 568
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 569
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 570
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 571
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 572
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 573
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 574
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 575
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010001111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 576
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 577
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 578
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010001111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 579
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 580
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 581
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 582
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 583
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 584
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 585
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 586
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 587
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 588
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 589
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 590
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 591
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 592
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 593
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 594
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 595
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 596
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 597
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 598
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 599
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 600
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 601
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 602
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 603
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 604
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 605
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 606
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 607
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010010111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 608
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 609
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 610
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010010111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 611
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 612
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 613
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 614
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 615
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 616
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 617
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 618
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 619
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 620
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 621
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 622
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 623
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 624
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 625
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 626
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 627
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 628
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 629
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 630
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 631
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 632
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 633
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 634
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 635
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 636
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 637
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 638
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 639
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010011111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 640
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 641
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 642
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010011111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 643
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 644
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 645
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 646
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 647
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 648
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 649
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 650
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 651
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 652
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 653
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 654
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 655
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 656
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 657
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 658
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 659
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 660
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 661
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 662
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 663
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 664
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 665
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 666
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 667
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 668
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 669
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 670
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 671
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010100111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 672
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 673
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 674
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010100111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010100111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 675
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 676
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 677
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 678
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 679
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 680
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 681
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 682
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 683
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 684
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 685
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 686
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 687
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 688
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 689
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 690
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 691
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 692
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 693
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 694
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 695
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 696
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 697
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 698
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 699
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 700
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 701
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 702
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 703
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010101111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 704
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 705
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 706
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010101111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010101111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 707
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 708
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 709
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 710
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 711
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 712
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 713
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 714
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 715
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 716
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 717
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 718
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 719
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 720
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 721
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 722
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 723
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 724
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 725
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 726
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 727
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 728
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 729
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 730
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 731
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 732
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 733
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 734
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 735
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010110111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 736
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 737
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 738
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010110111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010110111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 739
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 740
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 741
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 742
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 743
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 744
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 745
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 746
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 747
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 748
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 749
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 750
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 751
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 752
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 753
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 754
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 755
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 756
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 757
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 758
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 759
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 760
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 761
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 762
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 763
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 764
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 765
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 766
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 767
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000010111111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 768
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 769
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 770
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000010111111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000010111111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 771
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 772
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 773
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 774
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 775
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 776
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 777
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 778
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 779
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 780
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 781
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 782
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 783
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 784
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 785
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 786
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 787
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 788
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 789
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 790
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 791
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 792
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 793
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 794
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 795
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 796
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 797
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 798
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 799
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011000111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 800
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 801
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 802
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011000111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 803
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 804
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 805
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 806
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 807
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 808
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 809
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 810
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 811
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 812
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 813
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 814
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 815
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 816
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 817
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 818
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 819
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 820
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 821
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 822
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 823
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 824
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 825
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 826
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 827
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 828
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 829
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 830
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 831
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011001111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 832
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 833
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 834
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011001111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 835
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 836
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 837
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 838
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 839
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 840
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 841
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 842
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 843
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 844
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 845
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 846
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 847
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 848
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 849
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 850
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 851
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 852
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 853
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 854
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 855
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 856
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 857
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 858
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 859
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 860
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 861
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 862
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 863
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011010111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 864
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 865
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 866
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011010111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 867
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 868
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 869
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 870
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 871
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 872
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 873
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 874
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 875
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 876
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 877
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 878
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 879
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 880
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 881
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 882
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 883
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 884
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 885
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 886
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 887
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 888
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 889
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 890
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 891
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 892
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 893
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 894
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 895
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011011111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 896
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 897
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 898
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011011111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 899
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 900
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 901
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 902
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 903
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 904
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 905
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 906
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 907
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 908
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 909
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 910
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 911
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 912
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 913
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 914
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 915
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 916
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 917
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 918
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 919
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 920
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 921
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 922
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 923
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 924
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 925
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 926
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 927
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011100111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 928
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 929
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 930
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011100111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011100111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 931
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 932
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 933
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 934
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 935
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 936
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 937
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 938
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 939
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 940
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 941
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 942
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 943
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 944
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 945
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 946
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 947
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 948
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 949
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 950
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 951
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 952
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 953
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 954
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 955
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 956
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 957
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 958
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 959
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011101111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 960
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 961
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 962
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011101111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011101111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 963
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 964
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 965
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 966
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 967
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 968
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 969
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 970
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 971
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 972
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 973
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 974
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 975
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 976
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 977
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 978
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 979
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 980
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 981
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 982
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 983
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 984
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 985
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 986
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 987
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 988
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 989
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 990
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 991
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011110111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 992
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 993
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 994
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011110111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011110111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 995
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 996
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 997
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 998
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 999
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1000
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1001
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1002
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1003
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1004
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1005
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1006
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1007
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1008
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1009
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1010
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1011
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1012
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1013
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1014
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1015
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1016
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1017
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1018
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1019
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1020
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1021
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1022
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1023
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000011111111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1024
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1025
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1026
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000011111111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000011111111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1027
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1028
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1029
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1030
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1031
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1032
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1033
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1034
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1035
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1036
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1037
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1038
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1039
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1040
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1041
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1042
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1043
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1044
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1045
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1046
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1047
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1048
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1049
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1050
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1051
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1052
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1053
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1054
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1055
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100000111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1056
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1057
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1058
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100000111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100000111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1059
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1060
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1061
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1062
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1063
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1064
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1065
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1066
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1067
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1068
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1069
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1070
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1071
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1072
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1073
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1074
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1075
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1076
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1077
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1078
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1079
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1080
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1081
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1082
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1083
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1084
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1085
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1086
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1087
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100001111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1088
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1089
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1090
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100001111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100001111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1091
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1092
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1093
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1094
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1095
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1096
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1097
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1098
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1099
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1100
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1101
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1102
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1103
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1104
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1105
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1106
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1107
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1108
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1109
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1110
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1111
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1112
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1113
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1114
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1115
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1116
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1117
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1118
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1119
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100010111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1120
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1121
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1122
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100010111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100010111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1123
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1124
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1125
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1126
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1127
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1128
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1129
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1130
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1131
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1132
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1133
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1134
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1135
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1136
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1137
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1138
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1139
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1140
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1141
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1142
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1143
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1144
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1145
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1146
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1147
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1148
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1149
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1150
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011111100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011110100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1151
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100011111100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100000000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1152
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100000000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011111000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1153
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100000100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1154
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100011111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100011111100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1155
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100001000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1156
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100000000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100000000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1157
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100001000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100001100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1158
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100001100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100000100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100000100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1159
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100001100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100010000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1160
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100010000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100001000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100001000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1161
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100010000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100010100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1162
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100010100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100001100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100001100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1163
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100010100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100011000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1164
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100011000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100010000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100010000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1165
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100011000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100011100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1166
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100011100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100010100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100010100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1167
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100011100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100100000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1168
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100100000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100011000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100011000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1169
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100100000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100100100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1170
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100100100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100011100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100011100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1171
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100100100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100101000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1172
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100101000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100100000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100100000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1173
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100101000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100101100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1174
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100101100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100100100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100100100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1175
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100101100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100110000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1176
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100110000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100101000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100101000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1177
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100110000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100110100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100110100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1178
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100110100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100101100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100101100
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1179
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100110100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100111000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100111000
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1180
IF.nop: False
IF.PC: 4
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 11111110000100010001111011100011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100111000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: 11111111111111111111111111111100
EX.Rs1: 2
EX.Rs2: 1
EX.Rd: 29
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 1
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 1
EX.MemWrite: 0
EX.ALUSrc: 0
EX.RegWrite: 0

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100110000
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 1
MEM.Rd: 29
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 0
MEM.Store_data: 1

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100110000
WB.Rs1: 2
WB.Rs2: 1
WB.Rd: 29
WB.RegWrite: 0
WB.MemtoReg: 0
--------------------------------------------------
State after executing cycle: 1181
IF.nop: False
IF.PC: 8
IF.PCSrc: 0
IF.PCWrite: 1
IF.Flush: False

ID.nop: False
ID.PC: 0
ID.Instr: 00000000010000010000000100010011
ID.Rs1: 0
ID.Rs2: 0
ID.Rd: 0

EX.nop: False
EX.Ins: 
EX.Read_data1: 00000000000000000000100100111000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 00000000000000000000000000000100
EX.Rs1: 2
EX.Rs2: 4
EX.Rd: 2
EX.funct7: 
EX.funct3: 
EX.opcode: 
EX.Branch: 0
EX.MemRead: 0
EX.MemtoReg: 0
EX.ALUOp: 2
EX.MemWrite: 0
EX.ALUSrc: 1
EX.RegWrite: 1

MEM.nop: False
MEM.ALUoutput: 00000000000000000000100100111100
MEM.Read_data2: 0
MEM.Load_data: 0
MEM.Rs1: 2
MEM.Rs2: 4
MEM.Rd: 2
MEM.MemtoReg: 0
MEM.MemRead: 0
MEM.MemWrite: 0
MEM.RegWrite: 1
MEM.Store_data: 4

WB.nop: False
WB.ALUoutput: 0
WB.Write_data: 00000000000000000000100100111100
WB.Rs1: 2
WB.Rs2: 4
WB.Rd: 2
WB.RegWrite: 1
WB.MemtoReg: 0
