// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
// Date        : Fri Apr 19 12:16:07 2024
// Host        : LAPTOP-B4KII2QQ running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               d:/Pynq_CV_OV5640_master/boards/Pynq_Z2/ov5640/bitstream/cv_ov5640/cv_ov5640.srcs/sources_1/bd/cv_ov5640/ip/cv_ov5640_canny_edge_0_0/cv_ov5640_canny_edge_0_0_sim_netlist.v
// Design      : cv_ov5640_canny_edge_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "cv_ov5640_canny_edge_0_0,canny_edge,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "canny_edge,Vivado 2018.3" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module cv_ov5640_canny_edge_0_0
   (s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_BRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_r_TVALID,
    in_r_TREADY,
    in_r_TDATA,
    in_r_TKEEP,
    in_r_TSTRB,
    in_r_TUSER,
    in_r_TLAST,
    in_r_TID,
    in_r_TDEST,
    out_r_TVALID,
    out_r_TREADY,
    out_r_TDATA,
    out_r_TKEEP,
    out_r_TSTRB,
    out_r_TUSER,
    out_r_TLAST,
    out_r_TID,
    out_r_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWADDR" *) input [5:0]s_axi_AXILiteS_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWVALID" *) input s_axi_AXILiteS_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS AWREADY" *) output s_axi_AXILiteS_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WDATA" *) input [31:0]s_axi_AXILiteS_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WSTRB" *) input [3:0]s_axi_AXILiteS_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WVALID" *) input s_axi_AXILiteS_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS WREADY" *) output s_axi_AXILiteS_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BRESP" *) output [1:0]s_axi_AXILiteS_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BVALID" *) output s_axi_AXILiteS_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS BREADY" *) input s_axi_AXILiteS_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARADDR" *) input [5:0]s_axi_AXILiteS_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARVALID" *) input s_axi_AXILiteS_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS ARREADY" *) output s_axi_AXILiteS_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RDATA" *) output [31:0]s_axi_AXILiteS_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RRESP" *) output [1:0]s_axi_AXILiteS_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RVALID" *) output s_axi_AXILiteS_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_AXILiteS RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_AXILiteS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_AXILiteS_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_AXILiteS:in_r:out_r, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TVALID" *) input in_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TREADY" *) output in_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TDATA" *) input [23:0]in_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TKEEP" *) input [2:0]in_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TSTRB" *) input [2:0]in_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TUSER" *) input [0:0]in_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TLAST" *) input [0:0]in_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TID" *) input [0:0]in_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 in_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME in_r, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA undef, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]in_r_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TVALID" *) output out_r_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TREADY" *) input out_r_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TDATA" *) output [23:0]out_r_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TKEEP" *) output [2:0]out_r_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TSTRB" *) output [2:0]out_r_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TUSER" *) output [0:0]out_r_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TLAST" *) output [0:0]out_r_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TID" *) output [0:0]out_r_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 out_r TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME out_r, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 24} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 24 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN cv_ov5640_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]out_r_TDEST;

  wire ap_clk;
  wire ap_rst_n;
  wire [23:0]in_r_TDATA;
  wire [0:0]in_r_TDEST;
  wire [0:0]in_r_TID;
  wire [2:0]in_r_TKEEP;
  wire [0:0]in_r_TLAST;
  wire in_r_TREADY;
  wire [2:0]in_r_TSTRB;
  wire [0:0]in_r_TUSER;
  wire in_r_TVALID;
  wire interrupt;
  wire [23:0]out_r_TDATA;
  wire [0:0]out_r_TDEST;
  wire [0:0]out_r_TID;
  wire [2:0]out_r_TKEEP;
  wire [0:0]out_r_TLAST;
  wire out_r_TREADY;
  wire [2:0]out_r_TSTRB;
  wire [0:0]out_r_TUSER;
  wire out_r_TVALID;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire [1:0]s_axi_AXILiteS_BRESP;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire [1:0]s_axi_AXILiteS_RRESP;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;

  (* C_S_AXI_ADDR_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
  (* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  cv_ov5640_canny_edge_0_0_canny_edge inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TDEST(in_r_TDEST),
        .in_r_TID(in_r_TID),
        .in_r_TKEEP(in_r_TKEEP),
        .in_r_TLAST(in_r_TLAST),
        .in_r_TREADY(in_r_TREADY),
        .in_r_TSTRB(in_r_TSTRB),
        .in_r_TUSER(in_r_TUSER),
        .in_r_TVALID(in_r_TVALID),
        .interrupt(interrupt),
        .out_r_TDATA(out_r_TDATA),
        .out_r_TDEST(out_r_TDEST),
        .out_r_TID(out_r_TID),
        .out_r_TKEEP(out_r_TKEEP),
        .out_r_TLAST(out_r_TLAST),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TSTRB(out_r_TSTRB),
        .out_r_TUSER(out_r_TUSER),
        .out_r_TVALID(out_r_TVALID),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARREADY(s_axi_AXILiteS_ARREADY),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWREADY(s_axi_AXILiteS_AWREADY),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BRESP(s_axi_AXILiteS_BRESP),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RRESP(s_axi_AXILiteS_RRESP),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WREADY(s_axi_AXILiteS_WREADY),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID));
endmodule

(* ORIG_REF_NAME = "AXIvideo2Mat" *) 
module cv_ov5640_canny_edge_0_0_AXIvideo2Mat
   (in_r_TREADY,
    start_once_reg,
    \ap_CS_fsm_reg[4]_0 ,
    Q,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_full_n_reg,
    internal_full_n_reg_0,
    ap_sync_ready,
    start_once_reg_reg_0,
    ap_rst_n_0,
    \ap_CS_fsm_reg[3]_0 ,
    \tmp_reg_509_reg[7]_0 ,
    \tmp_23_reg_514_reg[7]_0 ,
    \tmp_24_reg_519_reg[7]_0 ,
    SS,
    ap_clk,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    src_rows_V_c_empty_n,
    src_rows_V_c43_full_n,
    src_cols_V_c44_full_n,
    src_cols_V_c_empty_n,
    \rows_V_reg_457_reg[0]_0 ,
    in_r_TVALID,
    src_data_stream_1_V_full_n,
    src_data_stream_0_V_full_n,
    src_data_stream_2_V_full_n,
    start_for_CvtColor_U0_full_n,
    ap_start,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    in_r_TLAST,
    in_r_TUSER,
    ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg,
    ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_0,
    D,
    \rows_V_reg_457_reg[31]_0 ,
    in_r_TDATA);
  output in_r_TREADY;
  output start_once_reg;
  output \ap_CS_fsm_reg[4]_0 ;
  output [0:0]Q;
  output AXIvideo2Mat_U0_img_cols_V_read;
  output internal_full_n_reg;
  output internal_full_n_reg_0;
  output ap_sync_ready;
  output start_once_reg_reg_0;
  output ap_rst_n_0;
  output \ap_CS_fsm_reg[3]_0 ;
  output [7:0]\tmp_reg_509_reg[7]_0 ;
  output [7:0]\tmp_23_reg_514_reg[7]_0 ;
  output [7:0]\tmp_24_reg_519_reg[7]_0 ;
  input [0:0]SS;
  input ap_clk;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input src_rows_V_c_empty_n;
  input src_rows_V_c43_full_n;
  input src_cols_V_c44_full_n;
  input src_cols_V_c_empty_n;
  input \rows_V_reg_457_reg[0]_0 ;
  input in_r_TVALID;
  input src_data_stream_1_V_full_n;
  input src_data_stream_0_V_full_n;
  input src_data_stream_2_V_full_n;
  input start_for_CvtColor_U0_full_n;
  input ap_start;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input [0:0]in_r_TLAST;
  input [0:0]in_r_TUSER;
  input ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg;
  input ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_0;
  input [31:0]D;
  input [31:0]\rows_V_reg_457_reg[31]_0 ;
  input [23:0]in_r_TDATA;

  wire AXI_video_strm_V_data_V_0_ack_in;
  wire [23:0]AXI_video_strm_V_data_V_0_data_out;
  wire AXI_video_strm_V_data_V_0_load_A;
  wire AXI_video_strm_V_data_V_0_load_B;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_A;
  wire [23:0]AXI_video_strm_V_data_V_0_payload_B;
  wire AXI_video_strm_V_data_V_0_sel;
  wire AXI_video_strm_V_data_V_0_sel2;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_0_sel_rd_i_2_n_0;
  wire AXI_video_strm_V_data_V_0_sel_wr;
  wire AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_0_state;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state[0]_i_2_n_0 ;
  wire \AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_0_state;
  wire \AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ;
  wire \AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_last_V_0_ack_in;
  wire AXI_video_strm_V_last_V_0_data_out;
  wire AXI_video_strm_V_last_V_0_payload_A;
  wire \AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_payload_B;
  wire \AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_0_sel;
  wire AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_0_sel_wr;
  wire AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_0_state;
  wire \AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ;
  wire AXI_video_strm_V_user_V_0_ack_in;
  wire AXI_video_strm_V_user_V_0_payload_A;
  wire \AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_payload_B;
  wire \AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_0_sel;
  wire AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_0_sel_wr;
  wire AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_0_state;
  wire \AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ;
  wire AXIvideo2Mat_U0_ap_ready;
  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[4]_i_2_n_0 ;
  wire \ap_CS_fsm[4]_i_3_n_0 ;
  wire \ap_CS_fsm[5]_i_10_n_0 ;
  wire \ap_CS_fsm[5]_i_11_n_0 ;
  wire \ap_CS_fsm[5]_i_12_n_0 ;
  wire \ap_CS_fsm[5]_i_13_n_0 ;
  wire \ap_CS_fsm[5]_i_14_n_0 ;
  wire \ap_CS_fsm[5]_i_15_n_0 ;
  wire \ap_CS_fsm[5]_i_16_n_0 ;
  wire \ap_CS_fsm[5]_i_3_n_0 ;
  wire \ap_CS_fsm[5]_i_5_n_0 ;
  wire \ap_CS_fsm[5]_i_6_n_0 ;
  wire \ap_CS_fsm[5]_i_7_n_0 ;
  wire \ap_CS_fsm[5]_i_9_n_0 ;
  wire ap_CS_fsm_pp1_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire \ap_CS_fsm_reg[4]_0 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[5]_i_8_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire ap_CS_fsm_state8;
  wire ap_CS_fsm_state9;
  wire [7:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp1_exit_iter0_state5;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_0;
  wire [23:0]axi_data_V1_i_reg_253;
  wire \axi_data_V1_i_reg_253[0]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[10]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[11]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[12]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[13]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[14]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[15]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[16]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[17]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[18]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[19]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[1]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[20]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[21]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[22]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[23]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[2]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[3]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[4]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[5]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[6]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[7]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[8]_i_1_n_0 ;
  wire \axi_data_V1_i_reg_253[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_1_i_reg_285;
  wire \axi_data_V_1_i_reg_285[0]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[10]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[11]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[12]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[13]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[14]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[15]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[16]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[17]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[18]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[19]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[1]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[20]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[21]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[22]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[23]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[23]_i_2_n_0 ;
  wire \axi_data_V_1_i_reg_285[2]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[3]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[4]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[5]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[6]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[7]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[8]_i_1_n_0 ;
  wire \axi_data_V_1_i_reg_285[9]_i_1_n_0 ;
  wire [23:0]axi_data_V_3_i_reg_356;
  wire \axi_data_V_3_i_reg_356[0]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[10]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[11]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[12]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[13]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[14]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[15]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[16]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[17]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[18]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[19]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[1]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[20]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[21]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[22]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[23]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[2]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[3]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[4]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[5]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[6]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[7]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[8]_i_1_n_0 ;
  wire \axi_data_V_3_i_reg_356[9]_i_1_n_0 ;
  wire axi_last_V1_i_reg_243;
  wire \axi_last_V1_i_reg_243[0]_i_1_n_0 ;
  wire \axi_last_V_2_i_reg_319[0]_i_1_n_0 ;
  wire \axi_last_V_2_i_reg_319[0]_i_2_n_0 ;
  wire \axi_last_V_2_i_reg_319_reg_n_0_[0] ;
  wire axi_last_V_3_i_reg_344;
  wire \axi_last_V_3_i_reg_344[0]_i_1_n_0 ;
  wire [31:0]cols_V_reg_462;
  wire eol_2_i_reg_368;
  wire \eol_2_i_reg_368[0]_i_2_n_0 ;
  wire \eol_2_i_reg_368_reg_n_0_[0] ;
  wire \eol_i_reg_307[0]_i_1_n_0 ;
  wire \eol_i_reg_307_reg_n_0_[0] ;
  wire eol_reg_274;
  wire \eol_reg_274[0]_i_1_n_0 ;
  wire exitcond9_i_fu_397_p2;
  wire \exitcond_i_reg_496[0]_i_1_n_0 ;
  wire \exitcond_i_reg_496_reg_n_0_[0] ;
  wire [31:0]i_V_fu_402_p2;
  wire [31:0]i_V_reg_491;
  wire \i_V_reg_491_reg[12]_i_1_n_0 ;
  wire \i_V_reg_491_reg[12]_i_1_n_1 ;
  wire \i_V_reg_491_reg[12]_i_1_n_2 ;
  wire \i_V_reg_491_reg[12]_i_1_n_3 ;
  wire \i_V_reg_491_reg[16]_i_1_n_0 ;
  wire \i_V_reg_491_reg[16]_i_1_n_1 ;
  wire \i_V_reg_491_reg[16]_i_1_n_2 ;
  wire \i_V_reg_491_reg[16]_i_1_n_3 ;
  wire \i_V_reg_491_reg[20]_i_1_n_0 ;
  wire \i_V_reg_491_reg[20]_i_1_n_1 ;
  wire \i_V_reg_491_reg[20]_i_1_n_2 ;
  wire \i_V_reg_491_reg[20]_i_1_n_3 ;
  wire \i_V_reg_491_reg[24]_i_1_n_0 ;
  wire \i_V_reg_491_reg[24]_i_1_n_1 ;
  wire \i_V_reg_491_reg[24]_i_1_n_2 ;
  wire \i_V_reg_491_reg[24]_i_1_n_3 ;
  wire \i_V_reg_491_reg[28]_i_1_n_0 ;
  wire \i_V_reg_491_reg[28]_i_1_n_1 ;
  wire \i_V_reg_491_reg[28]_i_1_n_2 ;
  wire \i_V_reg_491_reg[28]_i_1_n_3 ;
  wire \i_V_reg_491_reg[31]_i_1_n_2 ;
  wire \i_V_reg_491_reg[31]_i_1_n_3 ;
  wire \i_V_reg_491_reg[4]_i_1_n_0 ;
  wire \i_V_reg_491_reg[4]_i_1_n_1 ;
  wire \i_V_reg_491_reg[4]_i_1_n_2 ;
  wire \i_V_reg_491_reg[4]_i_1_n_3 ;
  wire \i_V_reg_491_reg[8]_i_1_n_0 ;
  wire \i_V_reg_491_reg[8]_i_1_n_1 ;
  wire \i_V_reg_491_reg[8]_i_1_n_2 ;
  wire \i_V_reg_491_reg[8]_i_1_n_3 ;
  wire [23:0]in_r_TDATA;
  wire [0:0]in_r_TLAST;
  wire in_r_TREADY;
  wire [0:0]in_r_TUSER;
  wire in_r_TVALID;
  wire int_ap_ready_i_10_n_0;
  wire int_ap_ready_i_11_n_0;
  wire int_ap_ready_i_14_n_0;
  wire int_ap_ready_i_15_n_0;
  wire int_ap_ready_i_16_n_0;
  wire int_ap_ready_i_17_n_0;
  wire int_ap_ready_i_18_n_0;
  wire int_ap_ready_i_19_n_0;
  wire int_ap_ready_i_20_n_0;
  wire int_ap_ready_i_21_n_0;
  wire int_ap_ready_i_9_n_0;
  wire int_ap_ready_reg_i_13_n_0;
  wire int_ap_ready_reg_i_13_n_1;
  wire int_ap_ready_reg_i_13_n_2;
  wire int_ap_ready_reg_i_13_n_3;
  wire int_ap_ready_reg_i_3_n_2;
  wire int_ap_ready_reg_i_3_n_3;
  wire int_ap_ready_reg_i_8_n_0;
  wire int_ap_ready_reg_i_8_n_1;
  wire int_ap_ready_reg_i_8_n_2;
  wire int_ap_ready_reg_i_8_n_3;
  wire internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire [7:0]p_0_in;
  wire p_1_in;
  wire p_31_in;
  wire [23:0]p_Val2_s_reg_332;
  wire \p_Val2_s_reg_332[0]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[10]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[11]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[12]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[13]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[14]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[15]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[16]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[17]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[18]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[19]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[1]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[20]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[21]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[22]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[23]_i_2_n_0 ;
  wire \p_Val2_s_reg_332[23]_i_3_n_0 ;
  wire \p_Val2_s_reg_332[23]_i_4_n_0 ;
  wire \p_Val2_s_reg_332[2]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[3]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[4]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[5]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[6]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[7]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[8]_i_1_n_0 ;
  wire \p_Val2_s_reg_332[9]_i_1_n_0 ;
  wire [31:0]rows_V_reg_457;
  wire \rows_V_reg_457_reg[0]_0 ;
  wire [31:0]\rows_V_reg_457_reg[31]_0 ;
  wire sof_1_i_fu_172;
  wire sof_1_i_fu_1720;
  wire \sof_1_i_fu_172[0]_i_1_n_0 ;
  wire src_cols_V_c44_full_n;
  wire src_cols_V_c_empty_n;
  wire src_data_stream_0_V_full_n;
  wire src_data_stream_1_V_full_n;
  wire src_data_stream_2_V_full_n;
  wire src_rows_V_c43_full_n;
  wire src_rows_V_c_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_i_1__0_n_0;
  wire start_once_reg_reg_0;
  wire t_V_6_reg_296;
  wire \t_V_6_reg_296[0]_i_4_n_0 ;
  wire [31:0]t_V_6_reg_296_reg;
  wire \t_V_6_reg_296_reg[0]_i_3_n_0 ;
  wire \t_V_6_reg_296_reg[0]_i_3_n_1 ;
  wire \t_V_6_reg_296_reg[0]_i_3_n_2 ;
  wire \t_V_6_reg_296_reg[0]_i_3_n_3 ;
  wire \t_V_6_reg_296_reg[0]_i_3_n_4 ;
  wire \t_V_6_reg_296_reg[0]_i_3_n_5 ;
  wire \t_V_6_reg_296_reg[0]_i_3_n_6 ;
  wire \t_V_6_reg_296_reg[0]_i_3_n_7 ;
  wire \t_V_6_reg_296_reg[12]_i_1_n_0 ;
  wire \t_V_6_reg_296_reg[12]_i_1_n_1 ;
  wire \t_V_6_reg_296_reg[12]_i_1_n_2 ;
  wire \t_V_6_reg_296_reg[12]_i_1_n_3 ;
  wire \t_V_6_reg_296_reg[12]_i_1_n_4 ;
  wire \t_V_6_reg_296_reg[12]_i_1_n_5 ;
  wire \t_V_6_reg_296_reg[12]_i_1_n_6 ;
  wire \t_V_6_reg_296_reg[12]_i_1_n_7 ;
  wire \t_V_6_reg_296_reg[16]_i_1_n_0 ;
  wire \t_V_6_reg_296_reg[16]_i_1_n_1 ;
  wire \t_V_6_reg_296_reg[16]_i_1_n_2 ;
  wire \t_V_6_reg_296_reg[16]_i_1_n_3 ;
  wire \t_V_6_reg_296_reg[16]_i_1_n_4 ;
  wire \t_V_6_reg_296_reg[16]_i_1_n_5 ;
  wire \t_V_6_reg_296_reg[16]_i_1_n_6 ;
  wire \t_V_6_reg_296_reg[16]_i_1_n_7 ;
  wire \t_V_6_reg_296_reg[20]_i_1_n_0 ;
  wire \t_V_6_reg_296_reg[20]_i_1_n_1 ;
  wire \t_V_6_reg_296_reg[20]_i_1_n_2 ;
  wire \t_V_6_reg_296_reg[20]_i_1_n_3 ;
  wire \t_V_6_reg_296_reg[20]_i_1_n_4 ;
  wire \t_V_6_reg_296_reg[20]_i_1_n_5 ;
  wire \t_V_6_reg_296_reg[20]_i_1_n_6 ;
  wire \t_V_6_reg_296_reg[20]_i_1_n_7 ;
  wire \t_V_6_reg_296_reg[24]_i_1_n_0 ;
  wire \t_V_6_reg_296_reg[24]_i_1_n_1 ;
  wire \t_V_6_reg_296_reg[24]_i_1_n_2 ;
  wire \t_V_6_reg_296_reg[24]_i_1_n_3 ;
  wire \t_V_6_reg_296_reg[24]_i_1_n_4 ;
  wire \t_V_6_reg_296_reg[24]_i_1_n_5 ;
  wire \t_V_6_reg_296_reg[24]_i_1_n_6 ;
  wire \t_V_6_reg_296_reg[24]_i_1_n_7 ;
  wire \t_V_6_reg_296_reg[28]_i_1_n_1 ;
  wire \t_V_6_reg_296_reg[28]_i_1_n_2 ;
  wire \t_V_6_reg_296_reg[28]_i_1_n_3 ;
  wire \t_V_6_reg_296_reg[28]_i_1_n_4 ;
  wire \t_V_6_reg_296_reg[28]_i_1_n_5 ;
  wire \t_V_6_reg_296_reg[28]_i_1_n_6 ;
  wire \t_V_6_reg_296_reg[28]_i_1_n_7 ;
  wire \t_V_6_reg_296_reg[4]_i_1_n_0 ;
  wire \t_V_6_reg_296_reg[4]_i_1_n_1 ;
  wire \t_V_6_reg_296_reg[4]_i_1_n_2 ;
  wire \t_V_6_reg_296_reg[4]_i_1_n_3 ;
  wire \t_V_6_reg_296_reg[4]_i_1_n_4 ;
  wire \t_V_6_reg_296_reg[4]_i_1_n_5 ;
  wire \t_V_6_reg_296_reg[4]_i_1_n_6 ;
  wire \t_V_6_reg_296_reg[4]_i_1_n_7 ;
  wire \t_V_6_reg_296_reg[8]_i_1_n_0 ;
  wire \t_V_6_reg_296_reg[8]_i_1_n_1 ;
  wire \t_V_6_reg_296_reg[8]_i_1_n_2 ;
  wire \t_V_6_reg_296_reg[8]_i_1_n_3 ;
  wire \t_V_6_reg_296_reg[8]_i_1_n_4 ;
  wire \t_V_6_reg_296_reg[8]_i_1_n_5 ;
  wire \t_V_6_reg_296_reg[8]_i_1_n_6 ;
  wire \t_V_6_reg_296_reg[8]_i_1_n_7 ;
  wire [31:0]t_V_reg_263;
  wire [7:0]\tmp_23_reg_514_reg[7]_0 ;
  wire \tmp_24_reg_519[0]_i_1_n_0 ;
  wire \tmp_24_reg_519[1]_i_1_n_0 ;
  wire \tmp_24_reg_519[2]_i_1_n_0 ;
  wire \tmp_24_reg_519[3]_i_1_n_0 ;
  wire \tmp_24_reg_519[4]_i_1_n_0 ;
  wire \tmp_24_reg_519[5]_i_1_n_0 ;
  wire \tmp_24_reg_519[6]_i_1_n_0 ;
  wire \tmp_24_reg_519[7]_i_1_n_0 ;
  wire [7:0]\tmp_24_reg_519_reg[7]_0 ;
  wire [23:0]tmp_data_V_reg_467;
  wire tmp_last_V_reg_475;
  wire \tmp_reg_509[0]_i_1_n_0 ;
  wire \tmp_reg_509[1]_i_1_n_0 ;
  wire \tmp_reg_509[2]_i_1_n_0 ;
  wire \tmp_reg_509[3]_i_1_n_0 ;
  wire \tmp_reg_509[4]_i_1_n_0 ;
  wire \tmp_reg_509[5]_i_1_n_0 ;
  wire \tmp_reg_509[6]_i_1_n_0 ;
  wire \tmp_reg_509[7]_i_1_n_0 ;
  wire \tmp_reg_509[7]_i_2_n_0 ;
  wire [7:0]\tmp_reg_509_reg[7]_0 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[5]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_491_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_491_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_int_ap_ready_reg_i_13_O_UNCONNECTED;
  wire [3:3]NLW_int_ap_ready_reg_i_3_CO_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_3_O_UNCONNECTED;
  wire [3:0]NLW_int_ap_ready_reg_i_8_O_UNCONNECTED;
  wire [3:3]\NLW_t_V_6_reg_296_reg[28]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h45)) 
    \AXI_video_strm_V_data_V_0_payload_A[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_A));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_A),
        .D(in_r_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \AXI_video_strm_V_data_V_0_payload_B[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_sel_wr),
        .I1(AXI_video_strm_V_data_V_0_ack_in),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_load_B));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[0]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[0]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[10]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[10]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[11]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[11]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[12]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[12]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[13]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[13]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[14]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[14]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[15]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[15]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[16]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[16]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[17]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[17]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[18]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[18]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[19]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[19]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[1]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[20]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[20]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[21]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[21]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[22]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[22]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[23]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[23]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[2]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[3]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[3]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[4]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[4]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[5]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[5]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[6]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[6]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[7]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[7]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[8]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[8]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_0_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_load_B),
        .D(in_r_TDATA[9]),
        .Q(AXI_video_strm_V_data_V_0_payload_B[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h11101111EEEFEEEE)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_1
       (.I0(AXI_video_strm_V_data_V_0_sel_rd_i_2_n_0),
        .I1(AXI_video_strm_V_data_V_0_sel2),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I3(ap_condition_pp1_exit_iter0_state5),
        .I4(p_31_in),
        .I5(AXI_video_strm_V_data_V_0_sel),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'h40)) 
    AXI_video_strm_V_data_V_0_sel_rd_i_2
       (.I0(\eol_2_i_reg_368_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state8),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_data_V_0_sel_rd_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_data_V_0_sel_wr),
        .O(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_0_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'h8A80AA808A808A80)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_data_V_0_ack_in),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I5(\AXI_video_strm_V_data_V_0_state[0]_i_2_n_0 ),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hFEFFFFFF)) 
    \AXI_video_strm_V_data_V_0_state[0]_i_2 
       (.I0(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\ap_CS_fsm[4]_i_2_n_0 ),
        .I3(ap_CS_fsm_pp1_stage0),
        .I4(ap_enable_reg_pp1_iter0),
        .O(\AXI_video_strm_V_data_V_0_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8FFF8FF)) 
    \AXI_video_strm_V_data_V_0_state[1]_i_1 
       (.I0(p_31_in),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I4(in_r_TVALID),
        .I5(AXI_video_strm_V_data_V_0_ack_in),
        .O(AXI_video_strm_V_data_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_0_state),
        .Q(AXI_video_strm_V_data_V_0_ack_in),
        .R(SS));
  LUT6 #(
    .INIT(64'hF400FF00F0000000)) 
    \AXI_video_strm_V_dest_V_0_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I1(\AXI_video_strm_V_data_V_0_state[0]_i_2_n_0 ),
        .I2(in_r_TVALID),
        .I3(ap_rst_n),
        .I4(in_r_TREADY),
        .I5(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF444FFFFFFFF)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_1 
       (.I0(in_r_TVALID),
        .I1(in_r_TREADY),
        .I2(p_31_in),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I5(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .O(AXI_video_strm_V_dest_V_0_state));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00001015)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_2 
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(\eol_i_reg_307_reg_n_0_[0] ),
        .I2(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I3(\axi_last_V_2_i_reg_319_reg_n_0_[0] ),
        .I4(sof_1_i_fu_172),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hF200)) 
    \AXI_video_strm_V_dest_V_0_state[1]_i_3 
       (.I0(ap_CS_fsm_state8),
        .I1(\eol_2_i_reg_368_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state2),
        .I3(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .O(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_dest_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_0_state),
        .Q(in_r_TREADY),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_last_V_0_payload_A[0]_i_1 
       (.I0(in_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_last_V_0_payload_B[0]_i_1 
       (.I0(in_r_TLAST),
        .I1(AXI_video_strm_V_last_V_0_sel_wr),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_last_V_0_payload_B),
        .O(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_0_payload_B),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FDFFFFFF020000)) 
    AXI_video_strm_V_last_V_0_sel_rd_i_1
       (.I0(p_31_in),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I4(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I5(AXI_video_strm_V_last_V_0_sel),
        .O(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_sel_wr),
        .O(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_0_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'h8A80AA808A808A80)) 
    \AXI_video_strm_V_last_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_last_V_0_ack_in),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I5(\AXI_video_strm_V_data_V_0_state[0]_i_2_n_0 ),
        .O(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8FFF8FF)) 
    \AXI_video_strm_V_last_V_0_state[1]_i_1 
       (.I0(p_31_in),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .I4(in_r_TVALID),
        .I5(AXI_video_strm_V_last_V_0_ack_in),
        .O(AXI_video_strm_V_last_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_0_state),
        .Q(AXI_video_strm_V_last_V_0_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hEFEE2022)) 
    \AXI_video_strm_V_user_V_0_payload_A[0]_i_1 
       (.I0(in_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_A),
        .O(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBFBB8088)) 
    \AXI_video_strm_V_user_V_0_payload_B[0]_i_1 
       (.I0(in_r_TUSER),
        .I1(AXI_video_strm_V_user_V_0_sel_wr),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_0_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_0_payload_B),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00FDFFFFFF020000)) 
    AXI_video_strm_V_user_V_0_sel_rd_i_1
       (.I0(p_31_in),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I3(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I4(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I5(AXI_video_strm_V_user_V_0_sel),
        .O(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel),
        .R(SS));
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_0_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_0_ack_in),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_sel_wr),
        .O(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_0_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_0_sel_wr),
        .R(SS));
  LUT6 #(
    .INIT(64'h8A80AA808A808A80)) 
    \AXI_video_strm_V_user_V_0_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(in_r_TVALID),
        .I2(AXI_video_strm_V_user_V_0_ack_in),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I5(\AXI_video_strm_V_data_V_0_state[0]_i_2_n_0 ),
        .O(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF8FFFFFFF8FFF8FF)) 
    \AXI_video_strm_V_user_V_0_state[1]_i_1 
       (.I0(p_31_in),
        .I1(\AXI_video_strm_V_dest_V_0_state[1]_i_2_n_0 ),
        .I2(\AXI_video_strm_V_dest_V_0_state[1]_i_3_n_0 ),
        .I3(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .I4(in_r_TVALID),
        .I5(AXI_video_strm_V_user_V_0_ack_in),
        .O(AXI_video_strm_V_user_V_0_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_0_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_0_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_0_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_0_state),
        .Q(AXI_video_strm_V_user_V_0_ack_in),
        .R(SS));
  LUT4 #(
    .INIT(16'hF888)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond9_i_fu_397_p2),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q),
        .O(ap_NS_fsm[0]));
  LUT6 #(
    .INIT(64'hAEAEAEEEEEEEAEEE)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(ap_CS_fsm_state2),
        .I2(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I3(AXI_video_strm_V_user_V_0_payload_A),
        .I4(AXI_video_strm_V_user_V_0_sel),
        .I5(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[1]));
  LUT5 #(
    .INIT(32'h88800080)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_state2),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_0_payload_A),
        .I3(AXI_video_strm_V_user_V_0_sel),
        .I4(AXI_video_strm_V_user_V_0_payload_B),
        .O(ap_NS_fsm[2]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_state3),
        .I1(ap_CS_fsm_state9),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'hFFFF4FFF44444444)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(exitcond9_i_fu_397_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_condition_pp1_exit_iter0_state5),
        .I4(\ap_CS_fsm[4]_i_2_n_0 ),
        .I5(ap_CS_fsm_pp1_stage0),
        .O(ap_NS_fsm[4]));
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    \ap_CS_fsm[4]_i_2 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(ap_condition_pp1_exit_iter0_state5),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(\ap_CS_fsm[4]_i_3_n_0 ),
        .O(\ap_CS_fsm[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00007F00)) 
    \ap_CS_fsm[4]_i_3 
       (.I0(src_data_stream_1_V_full_n),
        .I1(src_data_stream_0_V_full_n),
        .I2(src_data_stream_2_V_full_n),
        .I3(ap_enable_reg_pp1_iter1_reg_n_0),
        .I4(\exitcond_i_reg_496_reg_n_0_[0] ),
        .O(\ap_CS_fsm[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_condition_pp1_exit_iter0_state5),
        .I2(\ap_CS_fsm[5]_i_3_n_0 ),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_10 
       (.I0(t_V_6_reg_296_reg[19]),
        .I1(cols_V_reg_462[19]),
        .I2(t_V_6_reg_296_reg[18]),
        .I3(cols_V_reg_462[18]),
        .I4(cols_V_reg_462[20]),
        .I5(t_V_6_reg_296_reg[20]),
        .O(\ap_CS_fsm[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_11 
       (.I0(t_V_6_reg_296_reg[16]),
        .I1(cols_V_reg_462[16]),
        .I2(t_V_6_reg_296_reg[15]),
        .I3(cols_V_reg_462[15]),
        .I4(cols_V_reg_462[17]),
        .I5(t_V_6_reg_296_reg[17]),
        .O(\ap_CS_fsm[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_12 
       (.I0(t_V_6_reg_296_reg[12]),
        .I1(cols_V_reg_462[12]),
        .I2(t_V_6_reg_296_reg[13]),
        .I3(cols_V_reg_462[13]),
        .I4(cols_V_reg_462[14]),
        .I5(t_V_6_reg_296_reg[14]),
        .O(\ap_CS_fsm[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_13 
       (.I0(t_V_6_reg_296_reg[9]),
        .I1(cols_V_reg_462[9]),
        .I2(t_V_6_reg_296_reg[10]),
        .I3(cols_V_reg_462[10]),
        .I4(cols_V_reg_462[11]),
        .I5(t_V_6_reg_296_reg[11]),
        .O(\ap_CS_fsm[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_14 
       (.I0(t_V_6_reg_296_reg[6]),
        .I1(cols_V_reg_462[6]),
        .I2(t_V_6_reg_296_reg[7]),
        .I3(cols_V_reg_462[7]),
        .I4(cols_V_reg_462[8]),
        .I5(t_V_6_reg_296_reg[8]),
        .O(\ap_CS_fsm[5]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_15 
       (.I0(t_V_6_reg_296_reg[4]),
        .I1(cols_V_reg_462[4]),
        .I2(t_V_6_reg_296_reg[3]),
        .I3(cols_V_reg_462[3]),
        .I4(cols_V_reg_462[5]),
        .I5(t_V_6_reg_296_reg[5]),
        .O(\ap_CS_fsm[5]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_16 
       (.I0(t_V_6_reg_296_reg[0]),
        .I1(cols_V_reg_462[0]),
        .I2(t_V_6_reg_296_reg[1]),
        .I3(cols_V_reg_462[1]),
        .I4(cols_V_reg_462[2]),
        .I5(t_V_6_reg_296_reg[2]),
        .O(\ap_CS_fsm[5]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[5]_i_3 
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .O(\ap_CS_fsm[5]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[5]_i_5 
       (.I0(cols_V_reg_462[31]),
        .I1(t_V_6_reg_296_reg[31]),
        .I2(cols_V_reg_462[30]),
        .I3(t_V_6_reg_296_reg[30]),
        .O(\ap_CS_fsm[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_6 
       (.I0(t_V_6_reg_296_reg[28]),
        .I1(cols_V_reg_462[28]),
        .I2(t_V_6_reg_296_reg[27]),
        .I3(cols_V_reg_462[27]),
        .I4(cols_V_reg_462[29]),
        .I5(t_V_6_reg_296_reg[29]),
        .O(\ap_CS_fsm[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_7 
       (.I0(t_V_6_reg_296_reg[26]),
        .I1(cols_V_reg_462[26]),
        .I2(t_V_6_reg_296_reg[24]),
        .I3(cols_V_reg_462[24]),
        .I4(cols_V_reg_462[25]),
        .I5(t_V_6_reg_296_reg[25]),
        .O(\ap_CS_fsm[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[5]_i_9 
       (.I0(t_V_6_reg_296_reg[22]),
        .I1(cols_V_reg_462[22]),
        .I2(t_V_6_reg_296_reg[21]),
        .I3(cols_V_reg_462[21]),
        .I4(cols_V_reg_462[23]),
        .I5(t_V_6_reg_296_reg[23]),
        .O(\ap_CS_fsm[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\eol_2_i_reg_368_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state8),
        .O(ap_NS_fsm[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\eol_2_i_reg_368_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state8),
        .O(ap_NS_fsm[7]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[5]_i_2 
       (.CI(\ap_CS_fsm_reg[5]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[5]_i_2_CO_UNCONNECTED [3],ap_condition_pp1_exit_iter0_state5,\ap_CS_fsm_reg[5]_i_2_n_2 ,\ap_CS_fsm_reg[5]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[5]_i_5_n_0 ,\ap_CS_fsm[5]_i_6_n_0 ,\ap_CS_fsm[5]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_4 
       (.CI(\ap_CS_fsm_reg[5]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[5]_i_4_n_0 ,\ap_CS_fsm_reg[5]_i_4_n_1 ,\ap_CS_fsm_reg[5]_i_4_n_2 ,\ap_CS_fsm_reg[5]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_9_n_0 ,\ap_CS_fsm[5]_i_10_n_0 ,\ap_CS_fsm[5]_i_11_n_0 ,\ap_CS_fsm[5]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[5]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[5]_i_8_n_0 ,\ap_CS_fsm_reg[5]_i_8_n_1 ,\ap_CS_fsm_reg[5]_i_8_n_2 ,\ap_CS_fsm_reg[5]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[5]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[5]_i_13_n_0 ,\ap_CS_fsm[5]_i_14_n_0 ,\ap_CS_fsm[5]_i_15_n_0 ,\ap_CS_fsm[5]_i_16_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state9),
        .R(SS));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(\ap_CS_fsm[5]_i_3_n_0 ),
        .I2(exitcond9_i_fu_397_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(p_1_in),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(\ap_CS_fsm[4]_i_2_n_0 ),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp1_iter1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp1_iter1_i_2
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond9_i_fu_397_p2),
        .O(p_1_in));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000F800F800F800)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_i_1
       (.I0(exitcond9_i_fu_397_p2),
        .I1(ap_CS_fsm_state4),
        .I2(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I3(ap_rst_n),
        .I4(ap_sync_ready),
        .I5(ap_start),
        .O(\ap_CS_fsm_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h02000202AA00AAAA)) 
    ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(AXIvideo2Mat_U0_ap_ready),
        .I3(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_0),
        .I4(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg),
        .I5(ap_start),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_i_2
       (.I0(exitcond9_i_fu_397_p2),
        .I1(ap_CS_fsm_state4),
        .O(AXIvideo2Mat_U0_ap_ready));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[0]_i_1 
       (.I0(tmp_data_V_reg_467[0]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[0]),
        .O(\axi_data_V1_i_reg_253[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[10]_i_1 
       (.I0(tmp_data_V_reg_467[10]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[10]),
        .O(\axi_data_V1_i_reg_253[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[11]_i_1 
       (.I0(tmp_data_V_reg_467[11]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[11]),
        .O(\axi_data_V1_i_reg_253[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[12]_i_1 
       (.I0(tmp_data_V_reg_467[12]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[12]),
        .O(\axi_data_V1_i_reg_253[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[13]_i_1 
       (.I0(tmp_data_V_reg_467[13]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[13]),
        .O(\axi_data_V1_i_reg_253[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[14]_i_1 
       (.I0(tmp_data_V_reg_467[14]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[14]),
        .O(\axi_data_V1_i_reg_253[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[15]_i_1 
       (.I0(tmp_data_V_reg_467[15]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[15]),
        .O(\axi_data_V1_i_reg_253[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[16]_i_1 
       (.I0(tmp_data_V_reg_467[16]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[16]),
        .O(\axi_data_V1_i_reg_253[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[17]_i_1 
       (.I0(tmp_data_V_reg_467[17]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[17]),
        .O(\axi_data_V1_i_reg_253[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[18]_i_1 
       (.I0(tmp_data_V_reg_467[18]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[18]),
        .O(\axi_data_V1_i_reg_253[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[19]_i_1 
       (.I0(tmp_data_V_reg_467[19]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[19]),
        .O(\axi_data_V1_i_reg_253[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[1]_i_1 
       (.I0(tmp_data_V_reg_467[1]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[1]),
        .O(\axi_data_V1_i_reg_253[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[20]_i_1 
       (.I0(tmp_data_V_reg_467[20]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[20]),
        .O(\axi_data_V1_i_reg_253[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[21]_i_1 
       (.I0(tmp_data_V_reg_467[21]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[21]),
        .O(\axi_data_V1_i_reg_253[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[22]_i_1 
       (.I0(tmp_data_V_reg_467[22]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[22]),
        .O(\axi_data_V1_i_reg_253[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[23]_i_1 
       (.I0(tmp_data_V_reg_467[23]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[23]),
        .O(\axi_data_V1_i_reg_253[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[2]_i_1 
       (.I0(tmp_data_V_reg_467[2]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[2]),
        .O(\axi_data_V1_i_reg_253[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[3]_i_1 
       (.I0(tmp_data_V_reg_467[3]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[3]),
        .O(\axi_data_V1_i_reg_253[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[4]_i_1 
       (.I0(tmp_data_V_reg_467[4]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[4]),
        .O(\axi_data_V1_i_reg_253[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[5]_i_1 
       (.I0(tmp_data_V_reg_467[5]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[5]),
        .O(\axi_data_V1_i_reg_253[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[6]_i_1 
       (.I0(tmp_data_V_reg_467[6]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[6]),
        .O(\axi_data_V1_i_reg_253[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[7]_i_1 
       (.I0(tmp_data_V_reg_467[7]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[7]),
        .O(\axi_data_V1_i_reg_253[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[8]_i_1 
       (.I0(tmp_data_V_reg_467[8]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[8]),
        .O(\axi_data_V1_i_reg_253[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V1_i_reg_253[9]_i_1 
       (.I0(tmp_data_V_reg_467[9]),
        .I1(ap_CS_fsm_state3),
        .I2(axi_data_V_3_i_reg_356[9]),
        .O(\axi_data_V1_i_reg_253[9]_i_1_n_0 ));
  FDRE \axi_data_V1_i_reg_253_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[0]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[0]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[10]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[10]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[11]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[11]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[12]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[12]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[13]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[13]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[14]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[14]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[15]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[15]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[16]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[16]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[17]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[17]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[18]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[18]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[19]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[19]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[1]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[1]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[20]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[20]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[21]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[21]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[22]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[22]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[23]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[23]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[2]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[2]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[3]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[3]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[4]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[4]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[5]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[5]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[6]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[6]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[7]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[7]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[8]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[8]),
        .R(1'b0));
  FDRE \axi_data_V1_i_reg_253_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_data_V1_i_reg_253[9]_i_1_n_0 ),
        .Q(axi_data_V1_i_reg_253[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[0]_i_1 
       (.I0(axi_data_V1_i_reg_253[0]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[0]),
        .O(\axi_data_V_1_i_reg_285[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[10]_i_1 
       (.I0(axi_data_V1_i_reg_253[10]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[10]),
        .O(\axi_data_V_1_i_reg_285[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[11]_i_1 
       (.I0(axi_data_V1_i_reg_253[11]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[11]),
        .O(\axi_data_V_1_i_reg_285[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[12]_i_1 
       (.I0(axi_data_V1_i_reg_253[12]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[12]),
        .O(\axi_data_V_1_i_reg_285[12]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[13]_i_1 
       (.I0(axi_data_V1_i_reg_253[13]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[13]),
        .O(\axi_data_V_1_i_reg_285[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[14]_i_1 
       (.I0(axi_data_V1_i_reg_253[14]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[14]),
        .O(\axi_data_V_1_i_reg_285[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[15]_i_1 
       (.I0(axi_data_V1_i_reg_253[15]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[15]),
        .O(\axi_data_V_1_i_reg_285[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[16]_i_1 
       (.I0(axi_data_V1_i_reg_253[16]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[16]),
        .O(\axi_data_V_1_i_reg_285[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[17]_i_1 
       (.I0(axi_data_V1_i_reg_253[17]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[17]),
        .O(\axi_data_V_1_i_reg_285[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[18]_i_1 
       (.I0(axi_data_V1_i_reg_253[18]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[18]),
        .O(\axi_data_V_1_i_reg_285[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[19]_i_1 
       (.I0(axi_data_V1_i_reg_253[19]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[19]),
        .O(\axi_data_V_1_i_reg_285[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[1]_i_1 
       (.I0(axi_data_V1_i_reg_253[1]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[1]),
        .O(\axi_data_V_1_i_reg_285[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[20]_i_1 
       (.I0(axi_data_V1_i_reg_253[20]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[20]),
        .O(\axi_data_V_1_i_reg_285[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[21]_i_1 
       (.I0(axi_data_V1_i_reg_253[21]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[21]),
        .O(\axi_data_V_1_i_reg_285[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[22]_i_1 
       (.I0(axi_data_V1_i_reg_253[22]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[22]),
        .O(\axi_data_V_1_i_reg_285[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \axi_data_V_1_i_reg_285[23]_i_1 
       (.I0(exitcond9_i_fu_397_p2),
        .I1(ap_CS_fsm_state4),
        .I2(\ap_CS_fsm_reg[4]_0 ),
        .O(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[23]_i_2 
       (.I0(axi_data_V1_i_reg_253[23]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[23]),
        .O(\axi_data_V_1_i_reg_285[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \axi_data_V_1_i_reg_285[23]_i_3 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(\exitcond_i_reg_496_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(\ap_CS_fsm_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[2]_i_1 
       (.I0(axi_data_V1_i_reg_253[2]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[2]),
        .O(\axi_data_V_1_i_reg_285[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[3]_i_1 
       (.I0(axi_data_V1_i_reg_253[3]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[3]),
        .O(\axi_data_V_1_i_reg_285[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[4]_i_1 
       (.I0(axi_data_V1_i_reg_253[4]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[4]),
        .O(\axi_data_V_1_i_reg_285[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[5]_i_1 
       (.I0(axi_data_V1_i_reg_253[5]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[5]),
        .O(\axi_data_V_1_i_reg_285[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[6]_i_1 
       (.I0(axi_data_V1_i_reg_253[6]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[6]),
        .O(\axi_data_V_1_i_reg_285[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[7]_i_1 
       (.I0(axi_data_V1_i_reg_253[7]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[7]),
        .O(\axi_data_V_1_i_reg_285[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[8]_i_1 
       (.I0(axi_data_V1_i_reg_253[8]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[8]),
        .O(\axi_data_V_1_i_reg_285[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_data_V_1_i_reg_285[9]_i_1 
       (.I0(axi_data_V1_i_reg_253[9]),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(p_Val2_s_reg_332[9]),
        .O(\axi_data_V_1_i_reg_285[9]_i_1_n_0 ));
  FDRE \axi_data_V_1_i_reg_285_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[0]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[0]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[10]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[10]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[11]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[11]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[12]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[12]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[13]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[13]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[14]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[14]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[15]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[15]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[16]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[16]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[17]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[17]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[18]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[18]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[19]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[19]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[1]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[1]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[20]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[20]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[21]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[21]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[22]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[22]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[23]_i_2_n_0 ),
        .Q(axi_data_V_1_i_reg_285[23]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[2]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[2]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[3]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[3]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[4]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[4]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[5]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[5]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[6]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[6]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[7]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[7]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[8]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[8]),
        .R(1'b0));
  FDRE \axi_data_V_1_i_reg_285_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\axi_data_V_1_i_reg_285[9]_i_1_n_0 ),
        .Q(axi_data_V_1_i_reg_285[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[0]_i_1 
       (.I0(axi_data_V_1_i_reg_285[0]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(\axi_data_V_3_i_reg_356[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[10]_i_1 
       (.I0(axi_data_V_1_i_reg_285[10]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(\axi_data_V_3_i_reg_356[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[11]_i_1 
       (.I0(axi_data_V_1_i_reg_285[11]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(\axi_data_V_3_i_reg_356[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[12]_i_1 
       (.I0(axi_data_V_1_i_reg_285[12]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(\axi_data_V_3_i_reg_356[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[13]_i_1 
       (.I0(axi_data_V_1_i_reg_285[13]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(\axi_data_V_3_i_reg_356[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[14]_i_1 
       (.I0(axi_data_V_1_i_reg_285[14]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(\axi_data_V_3_i_reg_356[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[15]_i_1 
       (.I0(axi_data_V_1_i_reg_285[15]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(\axi_data_V_3_i_reg_356[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[16]_i_1 
       (.I0(axi_data_V_1_i_reg_285[16]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(\axi_data_V_3_i_reg_356[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[17]_i_1 
       (.I0(axi_data_V_1_i_reg_285[17]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(\axi_data_V_3_i_reg_356[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[18]_i_1 
       (.I0(axi_data_V_1_i_reg_285[18]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(\axi_data_V_3_i_reg_356[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[19]_i_1 
       (.I0(axi_data_V_1_i_reg_285[19]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(\axi_data_V_3_i_reg_356[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[1]_i_1 
       (.I0(axi_data_V_1_i_reg_285[1]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(\axi_data_V_3_i_reg_356[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[20]_i_1 
       (.I0(axi_data_V_1_i_reg_285[20]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(\axi_data_V_3_i_reg_356[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[21]_i_1 
       (.I0(axi_data_V_1_i_reg_285[21]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(\axi_data_V_3_i_reg_356[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[22]_i_1 
       (.I0(axi_data_V_1_i_reg_285[22]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(\axi_data_V_3_i_reg_356[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[23]_i_1 
       (.I0(axi_data_V_1_i_reg_285[23]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(\axi_data_V_3_i_reg_356[23]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[2]_i_1 
       (.I0(axi_data_V_1_i_reg_285[2]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(\axi_data_V_3_i_reg_356[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[3]_i_1 
       (.I0(axi_data_V_1_i_reg_285[3]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(\axi_data_V_3_i_reg_356[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[4]_i_1 
       (.I0(axi_data_V_1_i_reg_285[4]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(\axi_data_V_3_i_reg_356[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[5]_i_1 
       (.I0(axi_data_V_1_i_reg_285[5]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(\axi_data_V_3_i_reg_356[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[6]_i_1 
       (.I0(axi_data_V_1_i_reg_285[6]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(\axi_data_V_3_i_reg_356[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[7]_i_1 
       (.I0(axi_data_V_1_i_reg_285[7]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(\axi_data_V_3_i_reg_356[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[8]_i_1 
       (.I0(axi_data_V_1_i_reg_285[8]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(\axi_data_V_3_i_reg_356[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_data_V_3_i_reg_356[9]_i_1 
       (.I0(axi_data_V_1_i_reg_285[9]),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I3(AXI_video_strm_V_data_V_0_sel),
        .I4(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(\axi_data_V_3_i_reg_356[9]_i_1_n_0 ));
  FDRE \axi_data_V_3_i_reg_356_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[0]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[0]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[10] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[10]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[10]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[11] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[11]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[11]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[12] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[12]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[12]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[13] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[13]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[13]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[14] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[14]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[14]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[15] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[15]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[15]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[16] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[16]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[16]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[17] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[17]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[17]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[18] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[18]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[18]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[19] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[19]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[19]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[1] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[1]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[1]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[20] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[20]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[20]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[21] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[21]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[21]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[22] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[22]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[22]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[23] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[23]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[23]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[2] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[2]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[2]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[3] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[3]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[3]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[4] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[4]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[4]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[5] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[5]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[5]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[6] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[6]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[6]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[7] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[7]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[7]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[8] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[8]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[8]),
        .R(1'b0));
  FDRE \axi_data_V_3_i_reg_356_reg[9] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_data_V_3_i_reg_356[9]_i_1_n_0 ),
        .Q(axi_data_V_3_i_reg_356[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \axi_last_V1_i_reg_243[0]_i_1 
       (.I0(tmp_last_V_reg_475),
        .I1(ap_CS_fsm_state3),
        .I2(axi_last_V_3_i_reg_344),
        .O(\axi_last_V1_i_reg_243[0]_i_1_n_0 ));
  FDRE \axi_last_V1_i_reg_243_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[3]),
        .D(\axi_last_V1_i_reg_243[0]_i_1_n_0 ),
        .Q(axi_last_V1_i_reg_243),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAFFFCFCFA000C0C0)) 
    \axi_last_V_2_i_reg_319[0]_i_1 
       (.I0(eol_reg_274),
        .I1(AXI_video_strm_V_last_V_0_data_out),
        .I2(p_31_in),
        .I3(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I4(\axi_last_V_2_i_reg_319[0]_i_2_n_0 ),
        .I5(\axi_last_V_2_i_reg_319_reg_n_0_[0] ),
        .O(\axi_last_V_2_i_reg_319[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0000FFB8)) 
    \axi_last_V_2_i_reg_319[0]_i_2 
       (.I0(\eol_i_reg_307_reg_n_0_[0] ),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(\axi_last_V_2_i_reg_319_reg_n_0_[0] ),
        .I3(sof_1_i_fu_172),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .O(\axi_last_V_2_i_reg_319[0]_i_2_n_0 ));
  FDRE \axi_last_V_2_i_reg_319_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_2_i_reg_319[0]_i_1_n_0 ),
        .Q(\axi_last_V_2_i_reg_319_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \axi_last_V_3_i_reg_344[0]_i_1 
       (.I0(eol_reg_274),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\axi_last_V_3_i_reg_344[0]_i_1_n_0 ));
  FDRE \axi_last_V_3_i_reg_344_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\axi_last_V_3_i_reg_344[0]_i_1_n_0 ),
        .Q(axi_last_V_3_i_reg_344),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \cols_V_reg_462[31]_i_1 
       (.I0(Q),
        .I1(src_rows_V_c_empty_n),
        .I2(src_rows_V_c43_full_n),
        .I3(src_cols_V_c44_full_n),
        .I4(src_cols_V_c_empty_n),
        .I5(\rows_V_reg_457_reg[0]_0 ),
        .O(AXIvideo2Mat_U0_img_cols_V_read));
  FDRE \cols_V_reg_462_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[0]),
        .Q(cols_V_reg_462[0]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[10]),
        .Q(cols_V_reg_462[10]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[11]),
        .Q(cols_V_reg_462[11]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[12]),
        .Q(cols_V_reg_462[12]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[13]),
        .Q(cols_V_reg_462[13]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[14]),
        .Q(cols_V_reg_462[14]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[15]),
        .Q(cols_V_reg_462[15]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[16]),
        .Q(cols_V_reg_462[16]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[17]),
        .Q(cols_V_reg_462[17]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[18]),
        .Q(cols_V_reg_462[18]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[19]),
        .Q(cols_V_reg_462[19]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[1]),
        .Q(cols_V_reg_462[1]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[20]),
        .Q(cols_V_reg_462[20]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[21]),
        .Q(cols_V_reg_462[21]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[22]),
        .Q(cols_V_reg_462[22]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[23]),
        .Q(cols_V_reg_462[23]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[24]),
        .Q(cols_V_reg_462[24]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[25]),
        .Q(cols_V_reg_462[25]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[26]),
        .Q(cols_V_reg_462[26]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[27]),
        .Q(cols_V_reg_462[27]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[28]),
        .Q(cols_V_reg_462[28]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[29]),
        .Q(cols_V_reg_462[29]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[2]),
        .Q(cols_V_reg_462[2]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[30]),
        .Q(cols_V_reg_462[30]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[31]),
        .Q(cols_V_reg_462[31]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[3]),
        .Q(cols_V_reg_462[3]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[4]),
        .Q(cols_V_reg_462[4]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[5]),
        .Q(cols_V_reg_462[5]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[6]),
        .Q(cols_V_reg_462[6]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[7]),
        .Q(cols_V_reg_462[7]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[8]),
        .Q(cols_V_reg_462[8]),
        .R(1'b0));
  FDRE \cols_V_reg_462_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D[9]),
        .Q(cols_V_reg_462[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hAAEA)) 
    \eol_2_i_reg_368[0]_i_1 
       (.I0(ap_CS_fsm_state7),
        .I1(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state8),
        .I3(\eol_2_i_reg_368_reg_n_0_[0] ),
        .O(eol_2_i_reg_368));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \eol_2_i_reg_368[0]_i_2 
       (.I0(\eol_i_reg_307_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state7),
        .I2(AXI_video_strm_V_last_V_0_payload_B),
        .I3(AXI_video_strm_V_last_V_0_sel),
        .I4(AXI_video_strm_V_last_V_0_payload_A),
        .O(\eol_2_i_reg_368[0]_i_2_n_0 ));
  FDRE \eol_2_i_reg_368_reg[0] 
       (.C(ap_clk),
        .CE(eol_2_i_reg_368),
        .D(\eol_2_i_reg_368[0]_i_2_n_0 ),
        .Q(\eol_2_i_reg_368_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hCC0CAAAA)) 
    \eol_i_reg_307[0]_i_1 
       (.I0(\axi_last_V_2_i_reg_319_reg_n_0_[0] ),
        .I1(\eol_i_reg_307_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state4),
        .I3(exitcond9_i_fu_397_p2),
        .I4(\ap_CS_fsm_reg[4]_0 ),
        .O(\eol_i_reg_307[0]_i_1_n_0 ));
  FDRE \eol_i_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\eol_i_reg_307[0]_i_1_n_0 ),
        .Q(\eol_i_reg_307_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \eol_reg_274[0]_i_1 
       (.I0(axi_last_V1_i_reg_243),
        .I1(\ap_CS_fsm_reg[4]_0 ),
        .I2(\axi_last_V_2_i_reg_319_reg_n_0_[0] ),
        .O(\eol_reg_274[0]_i_1_n_0 ));
  FDRE \eol_reg_274_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_V_1_i_reg_285[23]_i_1_n_0 ),
        .D(\eol_reg_274[0]_i_1_n_0 ),
        .Q(eol_reg_274),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \exitcond_i_reg_496[0]_i_1 
       (.I0(\exitcond_i_reg_496_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[5]_i_3_n_0 ),
        .I2(ap_condition_pp1_exit_iter0_state5),
        .O(\exitcond_i_reg_496[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_496_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_496[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_496_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_491[0]_i_1 
       (.I0(t_V_reg_263[0]),
        .O(i_V_fu_402_p2[0]));
  FDRE \i_V_reg_491_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[0]),
        .Q(i_V_reg_491[0]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[10]),
        .Q(i_V_reg_491[10]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[11]),
        .Q(i_V_reg_491[11]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[12]),
        .Q(i_V_reg_491[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_491_reg[12]_i_1 
       (.CI(\i_V_reg_491_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_491_reg[12]_i_1_n_0 ,\i_V_reg_491_reg[12]_i_1_n_1 ,\i_V_reg_491_reg[12]_i_1_n_2 ,\i_V_reg_491_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[12:9]),
        .S(t_V_reg_263[12:9]));
  FDRE \i_V_reg_491_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[13]),
        .Q(i_V_reg_491[13]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[14]),
        .Q(i_V_reg_491[14]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[15]),
        .Q(i_V_reg_491[15]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[16]),
        .Q(i_V_reg_491[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_491_reg[16]_i_1 
       (.CI(\i_V_reg_491_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_491_reg[16]_i_1_n_0 ,\i_V_reg_491_reg[16]_i_1_n_1 ,\i_V_reg_491_reg[16]_i_1_n_2 ,\i_V_reg_491_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[16:13]),
        .S(t_V_reg_263[16:13]));
  FDRE \i_V_reg_491_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[17]),
        .Q(i_V_reg_491[17]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[18]),
        .Q(i_V_reg_491[18]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[19]),
        .Q(i_V_reg_491[19]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[1]),
        .Q(i_V_reg_491[1]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[20]),
        .Q(i_V_reg_491[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_491_reg[20]_i_1 
       (.CI(\i_V_reg_491_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_491_reg[20]_i_1_n_0 ,\i_V_reg_491_reg[20]_i_1_n_1 ,\i_V_reg_491_reg[20]_i_1_n_2 ,\i_V_reg_491_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[20:17]),
        .S(t_V_reg_263[20:17]));
  FDRE \i_V_reg_491_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[21]),
        .Q(i_V_reg_491[21]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[22]),
        .Q(i_V_reg_491[22]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[23]),
        .Q(i_V_reg_491[23]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[24]),
        .Q(i_V_reg_491[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_491_reg[24]_i_1 
       (.CI(\i_V_reg_491_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_491_reg[24]_i_1_n_0 ,\i_V_reg_491_reg[24]_i_1_n_1 ,\i_V_reg_491_reg[24]_i_1_n_2 ,\i_V_reg_491_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[24:21]),
        .S(t_V_reg_263[24:21]));
  FDRE \i_V_reg_491_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[25]),
        .Q(i_V_reg_491[25]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[26]),
        .Q(i_V_reg_491[26]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[27]),
        .Q(i_V_reg_491[27]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[28]),
        .Q(i_V_reg_491[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_491_reg[28]_i_1 
       (.CI(\i_V_reg_491_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_491_reg[28]_i_1_n_0 ,\i_V_reg_491_reg[28]_i_1_n_1 ,\i_V_reg_491_reg[28]_i_1_n_2 ,\i_V_reg_491_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[28:25]),
        .S(t_V_reg_263[28:25]));
  FDRE \i_V_reg_491_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[29]),
        .Q(i_V_reg_491[29]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[2]),
        .Q(i_V_reg_491[2]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[30]),
        .Q(i_V_reg_491[30]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[31]),
        .Q(i_V_reg_491[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_491_reg[31]_i_1 
       (.CI(\i_V_reg_491_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_491_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_491_reg[31]_i_1_n_2 ,\i_V_reg_491_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_491_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_402_p2[31:29]}),
        .S({1'b0,t_V_reg_263[31:29]}));
  FDRE \i_V_reg_491_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[3]),
        .Q(i_V_reg_491[3]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[4]),
        .Q(i_V_reg_491[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_491_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_491_reg[4]_i_1_n_0 ,\i_V_reg_491_reg[4]_i_1_n_1 ,\i_V_reg_491_reg[4]_i_1_n_2 ,\i_V_reg_491_reg[4]_i_1_n_3 }),
        .CYINIT(t_V_reg_263[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[4:1]),
        .S(t_V_reg_263[4:1]));
  FDRE \i_V_reg_491_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[5]),
        .Q(i_V_reg_491[5]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[6]),
        .Q(i_V_reg_491[6]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[7]),
        .Q(i_V_reg_491[7]),
        .R(1'b0));
  FDRE \i_V_reg_491_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[8]),
        .Q(i_V_reg_491[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_491_reg[8]_i_1 
       (.CI(\i_V_reg_491_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_491_reg[8]_i_1_n_0 ,\i_V_reg_491_reg[8]_i_1_n_1 ,\i_V_reg_491_reg[8]_i_1_n_2 ,\i_V_reg_491_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_402_p2[8:5]),
        .S(t_V_reg_263[8:5]));
  FDRE \i_V_reg_491_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(i_V_fu_402_p2[9]),
        .Q(i_V_reg_491[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hDDDDD000)) 
    int_ap_ready_i_1
       (.I0(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg),
        .I1(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_0),
        .I2(exitcond9_i_fu_397_p2),
        .I3(ap_CS_fsm_state4),
        .I4(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(ap_sync_ready));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_10
       (.I0(t_V_reg_263[28]),
        .I1(rows_V_reg_457[28]),
        .I2(t_V_reg_263[27]),
        .I3(rows_V_reg_457[27]),
        .I4(rows_V_reg_457[29]),
        .I5(t_V_reg_263[29]),
        .O(int_ap_ready_i_10_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_11
       (.I0(t_V_reg_263[26]),
        .I1(rows_V_reg_457[26]),
        .I2(t_V_reg_263[24]),
        .I3(rows_V_reg_457[24]),
        .I4(rows_V_reg_457[25]),
        .I5(t_V_reg_263[25]),
        .O(int_ap_ready_i_11_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_14
       (.I0(t_V_reg_263[23]),
        .I1(rows_V_reg_457[23]),
        .I2(t_V_reg_263[21]),
        .I3(rows_V_reg_457[21]),
        .I4(rows_V_reg_457[22]),
        .I5(t_V_reg_263[22]),
        .O(int_ap_ready_i_14_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_15
       (.I0(t_V_reg_263[20]),
        .I1(rows_V_reg_457[20]),
        .I2(t_V_reg_263[18]),
        .I3(rows_V_reg_457[18]),
        .I4(rows_V_reg_457[19]),
        .I5(t_V_reg_263[19]),
        .O(int_ap_ready_i_15_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_16
       (.I0(t_V_reg_263[15]),
        .I1(rows_V_reg_457[15]),
        .I2(t_V_reg_263[16]),
        .I3(rows_V_reg_457[16]),
        .I4(rows_V_reg_457[17]),
        .I5(t_V_reg_263[17]),
        .O(int_ap_ready_i_16_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_17
       (.I0(t_V_reg_263[12]),
        .I1(rows_V_reg_457[12]),
        .I2(t_V_reg_263[13]),
        .I3(rows_V_reg_457[13]),
        .I4(rows_V_reg_457[14]),
        .I5(t_V_reg_263[14]),
        .O(int_ap_ready_i_17_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_18
       (.I0(t_V_reg_263[9]),
        .I1(rows_V_reg_457[9]),
        .I2(t_V_reg_263[10]),
        .I3(rows_V_reg_457[10]),
        .I4(rows_V_reg_457[11]),
        .I5(t_V_reg_263[11]),
        .O(int_ap_ready_i_18_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_19
       (.I0(t_V_reg_263[7]),
        .I1(rows_V_reg_457[7]),
        .I2(t_V_reg_263[6]),
        .I3(rows_V_reg_457[6]),
        .I4(rows_V_reg_457[8]),
        .I5(t_V_reg_263[8]),
        .O(int_ap_ready_i_19_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_20
       (.I0(t_V_reg_263[3]),
        .I1(rows_V_reg_457[3]),
        .I2(t_V_reg_263[4]),
        .I3(rows_V_reg_457[4]),
        .I4(rows_V_reg_457[5]),
        .I5(t_V_reg_263[5]),
        .O(int_ap_ready_i_20_n_0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    int_ap_ready_i_21
       (.I0(t_V_reg_263[0]),
        .I1(rows_V_reg_457[0]),
        .I2(t_V_reg_263[1]),
        .I3(rows_V_reg_457[1]),
        .I4(rows_V_reg_457[2]),
        .I5(t_V_reg_263[2]),
        .O(int_ap_ready_i_21_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    int_ap_ready_i_9
       (.I0(rows_V_reg_457[31]),
        .I1(t_V_reg_263[31]),
        .I2(rows_V_reg_457[30]),
        .I3(t_V_reg_263[30]),
        .O(int_ap_ready_i_9_n_0));
  CARRY4 int_ap_ready_reg_i_13
       (.CI(1'b0),
        .CO({int_ap_ready_reg_i_13_n_0,int_ap_ready_reg_i_13_n_1,int_ap_ready_reg_i_13_n_2,int_ap_ready_reg_i_13_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_13_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_18_n_0,int_ap_ready_i_19_n_0,int_ap_ready_i_20_n_0,int_ap_ready_i_21_n_0}));
  CARRY4 int_ap_ready_reg_i_3
       (.CI(int_ap_ready_reg_i_8_n_0),
        .CO({NLW_int_ap_ready_reg_i_3_CO_UNCONNECTED[3],exitcond9_i_fu_397_p2,int_ap_ready_reg_i_3_n_2,int_ap_ready_reg_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_3_O_UNCONNECTED[3:0]),
        .S({1'b0,int_ap_ready_i_9_n_0,int_ap_ready_i_10_n_0,int_ap_ready_i_11_n_0}));
  CARRY4 int_ap_ready_reg_i_8
       (.CI(int_ap_ready_reg_i_13_n_0),
        .CO({int_ap_ready_reg_i_8_n_0,int_ap_ready_reg_i_8_n_1,int_ap_ready_reg_i_8_n_2,int_ap_ready_reg_i_8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_int_ap_ready_reg_i_8_O_UNCONNECTED[3:0]),
        .S({int_ap_ready_i_14_n_0,int_ap_ready_i_15_n_0,int_ap_ready_i_16_n_0,int_ap_ready_i_17_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__14
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(src_rows_V_c43_full_n),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_2__15
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(src_cols_V_c44_full_n),
        .O(internal_full_n_reg_0));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \mOutPtr[1]_i_2__9 
       (.I0(start_once_reg),
        .I1(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I2(ap_start),
        .I3(start_for_CvtColor_U0_full_n),
        .O(start_once_reg_reg_0));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[0]_i_1 
       (.I0(axi_data_V_1_i_reg_285[0]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[0]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[0]),
        .O(\p_Val2_s_reg_332[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[10]_i_1 
       (.I0(axi_data_V_1_i_reg_285[10]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[10]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[10]),
        .O(\p_Val2_s_reg_332[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[11]_i_1 
       (.I0(axi_data_V_1_i_reg_285[11]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[11]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[11]),
        .O(\p_Val2_s_reg_332[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[12]_i_1 
       (.I0(axi_data_V_1_i_reg_285[12]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[12]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[12]),
        .O(\p_Val2_s_reg_332[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[13]_i_1 
       (.I0(axi_data_V_1_i_reg_285[13]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[13]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[13]),
        .O(\p_Val2_s_reg_332[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[14]_i_1 
       (.I0(axi_data_V_1_i_reg_285[14]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[14]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[14]),
        .O(\p_Val2_s_reg_332[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[15]_i_1 
       (.I0(axi_data_V_1_i_reg_285[15]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[15]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[15]),
        .O(\p_Val2_s_reg_332[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[16]_i_1 
       (.I0(axi_data_V_1_i_reg_285[16]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[16]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[16]),
        .O(\p_Val2_s_reg_332[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[17]_i_1 
       (.I0(axi_data_V_1_i_reg_285[17]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[17]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[17]),
        .O(\p_Val2_s_reg_332[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[18]_i_1 
       (.I0(axi_data_V_1_i_reg_285[18]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[18]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[18]),
        .O(\p_Val2_s_reg_332[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[19]_i_1 
       (.I0(axi_data_V_1_i_reg_285[19]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[19]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[19]),
        .O(\p_Val2_s_reg_332[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[1]_i_1 
       (.I0(axi_data_V_1_i_reg_285[1]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[1]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[1]),
        .O(\p_Val2_s_reg_332[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[20]_i_1 
       (.I0(axi_data_V_1_i_reg_285[20]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[20]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[20]),
        .O(\p_Val2_s_reg_332[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[21]_i_1 
       (.I0(axi_data_V_1_i_reg_285[21]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[21]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[21]),
        .O(\p_Val2_s_reg_332[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[22]_i_1 
       (.I0(axi_data_V_1_i_reg_285[22]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[22]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[22]),
        .O(\p_Val2_s_reg_332[22]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \p_Val2_s_reg_332[23]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(\ap_CS_fsm[4]_i_2_n_0 ),
        .O(p_31_in));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[23]_i_2 
       (.I0(axi_data_V_1_i_reg_285[23]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[23]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[23]),
        .O(\p_Val2_s_reg_332[23]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \p_Val2_s_reg_332[23]_i_3 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(\exitcond_i_reg_496_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .O(\p_Val2_s_reg_332[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFFAAEAAAAA)) 
    \p_Val2_s_reg_332[23]_i_4 
       (.I0(sof_1_i_fu_172),
        .I1(\axi_last_V_2_i_reg_319_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(\exitcond_i_reg_496_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp1_iter1_reg_n_0),
        .I5(\eol_i_reg_307_reg_n_0_[0] ),
        .O(\p_Val2_s_reg_332[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[2]_i_1 
       (.I0(axi_data_V_1_i_reg_285[2]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[2]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[2]),
        .O(\p_Val2_s_reg_332[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[3]_i_1 
       (.I0(axi_data_V_1_i_reg_285[3]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[3]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[3]),
        .O(\p_Val2_s_reg_332[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[4]_i_1 
       (.I0(axi_data_V_1_i_reg_285[4]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[4]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[4]),
        .O(\p_Val2_s_reg_332[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[5]_i_1 
       (.I0(axi_data_V_1_i_reg_285[5]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[5]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[5]),
        .O(\p_Val2_s_reg_332[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[6]_i_1 
       (.I0(axi_data_V_1_i_reg_285[6]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[6]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[6]),
        .O(\p_Val2_s_reg_332[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[7]_i_1 
       (.I0(axi_data_V_1_i_reg_285[7]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[7]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[7]),
        .O(\p_Val2_s_reg_332[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[8]_i_1 
       (.I0(axi_data_V_1_i_reg_285[8]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[8]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[8]),
        .O(\p_Val2_s_reg_332[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \p_Val2_s_reg_332[9]_i_1 
       (.I0(axi_data_V_1_i_reg_285[9]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[9]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(ap_condition_pp1_exit_iter0_state5),
        .I5(AXI_video_strm_V_data_V_0_data_out[9]),
        .O(\p_Val2_s_reg_332[9]_i_1_n_0 ));
  FDRE \p_Val2_s_reg_332_reg[0] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[0]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[0]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[10] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[10]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[10]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[11] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[11]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[11]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[12] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[12]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[12]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[13] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[13]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[13]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[14] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[14]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[14]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[15] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[15]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[15]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[16] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[16]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[16]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[17] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[17]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[17]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[18] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[18]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[18]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[19] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[19]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[19]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[1] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[1]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[1]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[20] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[20]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[20]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[21] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[21]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[21]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[22] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[22]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[22]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[23] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[23]_i_2_n_0 ),
        .Q(p_Val2_s_reg_332[23]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[2] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[2]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[2]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[3] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[3]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[3]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[4] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[4]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[4]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[5] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[5]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[5]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[6] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[6]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[6]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[7] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[7]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[7]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[8] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[8]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[8]),
        .R(1'b0));
  FDRE \p_Val2_s_reg_332_reg[9] 
       (.C(ap_clk),
        .CE(p_31_in),
        .D(\p_Val2_s_reg_332[9]_i_1_n_0 ),
        .Q(p_Val2_s_reg_332[9]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[0] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [0]),
        .Q(rows_V_reg_457[0]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[10] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [10]),
        .Q(rows_V_reg_457[10]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[11] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [11]),
        .Q(rows_V_reg_457[11]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[12] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [12]),
        .Q(rows_V_reg_457[12]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[13] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [13]),
        .Q(rows_V_reg_457[13]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[14] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [14]),
        .Q(rows_V_reg_457[14]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[15] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [15]),
        .Q(rows_V_reg_457[15]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[16] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [16]),
        .Q(rows_V_reg_457[16]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[17] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [17]),
        .Q(rows_V_reg_457[17]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[18] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [18]),
        .Q(rows_V_reg_457[18]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[19] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [19]),
        .Q(rows_V_reg_457[19]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[1] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [1]),
        .Q(rows_V_reg_457[1]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[20] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [20]),
        .Q(rows_V_reg_457[20]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[21] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [21]),
        .Q(rows_V_reg_457[21]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[22] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [22]),
        .Q(rows_V_reg_457[22]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[23] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [23]),
        .Q(rows_V_reg_457[23]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[24] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [24]),
        .Q(rows_V_reg_457[24]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[25] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [25]),
        .Q(rows_V_reg_457[25]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[26] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [26]),
        .Q(rows_V_reg_457[26]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[27] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [27]),
        .Q(rows_V_reg_457[27]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[28] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [28]),
        .Q(rows_V_reg_457[28]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[29] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [29]),
        .Q(rows_V_reg_457[29]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[2] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [2]),
        .Q(rows_V_reg_457[2]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[30] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [30]),
        .Q(rows_V_reg_457[30]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[31] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [31]),
        .Q(rows_V_reg_457[31]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[3] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [3]),
        .Q(rows_V_reg_457[3]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[4] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [4]),
        .Q(rows_V_reg_457[4]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[5] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [5]),
        .Q(rows_V_reg_457[5]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[6] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [6]),
        .Q(rows_V_reg_457[6]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[7] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [7]),
        .Q(rows_V_reg_457[7]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[8] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [8]),
        .Q(rows_V_reg_457[8]),
        .R(1'b0));
  FDRE \rows_V_reg_457_reg[9] 
       (.C(ap_clk),
        .CE(AXIvideo2Mat_U0_img_cols_V_read),
        .D(\rows_V_reg_457_reg[31]_0 [9]),
        .Q(rows_V_reg_457[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFBFFFBFFFBF0000)) 
    \sof_1_i_fu_172[0]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_condition_pp1_exit_iter0_state5),
        .I4(sof_1_i_fu_172),
        .I5(ap_CS_fsm_state3),
        .O(\sof_1_i_fu_172[0]_i_1_n_0 ));
  FDRE \sof_1_i_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\sof_1_i_fu_172[0]_i_1_n_0 ),
        .Q(sof_1_i_fu_172),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7070707077707070)) 
    start_once_reg_i_1__0
       (.I0(ap_CS_fsm_state4),
        .I1(exitcond9_i_fu_397_p2),
        .I2(start_once_reg),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(ap_start),
        .I5(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .O(start_once_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_i_1__0_n_0),
        .Q(start_once_reg),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000FFBF00000000)) 
    \t_V_6_reg_296[0]_i_1 
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_condition_pp1_exit_iter0_state5),
        .I4(exitcond9_i_fu_397_p2),
        .I5(ap_CS_fsm_state4),
        .O(t_V_6_reg_296));
  LUT4 #(
    .INIT(16'h0040)) 
    \t_V_6_reg_296[0]_i_2 
       (.I0(\ap_CS_fsm[4]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_condition_pp1_exit_iter0_state5),
        .O(sof_1_i_fu_1720));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_6_reg_296[0]_i_4 
       (.I0(t_V_6_reg_296_reg[0]),
        .O(\t_V_6_reg_296[0]_i_4_n_0 ));
  FDRE \t_V_6_reg_296_reg[0] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[0]_i_3_n_7 ),
        .Q(t_V_6_reg_296_reg[0]),
        .R(t_V_6_reg_296));
  CARRY4 \t_V_6_reg_296_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_6_reg_296_reg[0]_i_3_n_0 ,\t_V_6_reg_296_reg[0]_i_3_n_1 ,\t_V_6_reg_296_reg[0]_i_3_n_2 ,\t_V_6_reg_296_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_6_reg_296_reg[0]_i_3_n_4 ,\t_V_6_reg_296_reg[0]_i_3_n_5 ,\t_V_6_reg_296_reg[0]_i_3_n_6 ,\t_V_6_reg_296_reg[0]_i_3_n_7 }),
        .S({t_V_6_reg_296_reg[3:1],\t_V_6_reg_296[0]_i_4_n_0 }));
  FDRE \t_V_6_reg_296_reg[10] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[8]_i_1_n_5 ),
        .Q(t_V_6_reg_296_reg[10]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[11] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[8]_i_1_n_4 ),
        .Q(t_V_6_reg_296_reg[11]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[12] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[12]_i_1_n_7 ),
        .Q(t_V_6_reg_296_reg[12]),
        .R(t_V_6_reg_296));
  CARRY4 \t_V_6_reg_296_reg[12]_i_1 
       (.CI(\t_V_6_reg_296_reg[8]_i_1_n_0 ),
        .CO({\t_V_6_reg_296_reg[12]_i_1_n_0 ,\t_V_6_reg_296_reg[12]_i_1_n_1 ,\t_V_6_reg_296_reg[12]_i_1_n_2 ,\t_V_6_reg_296_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_296_reg[12]_i_1_n_4 ,\t_V_6_reg_296_reg[12]_i_1_n_5 ,\t_V_6_reg_296_reg[12]_i_1_n_6 ,\t_V_6_reg_296_reg[12]_i_1_n_7 }),
        .S(t_V_6_reg_296_reg[15:12]));
  FDRE \t_V_6_reg_296_reg[13] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[12]_i_1_n_6 ),
        .Q(t_V_6_reg_296_reg[13]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[14] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[12]_i_1_n_5 ),
        .Q(t_V_6_reg_296_reg[14]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[15] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[12]_i_1_n_4 ),
        .Q(t_V_6_reg_296_reg[15]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[16] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[16]_i_1_n_7 ),
        .Q(t_V_6_reg_296_reg[16]),
        .R(t_V_6_reg_296));
  CARRY4 \t_V_6_reg_296_reg[16]_i_1 
       (.CI(\t_V_6_reg_296_reg[12]_i_1_n_0 ),
        .CO({\t_V_6_reg_296_reg[16]_i_1_n_0 ,\t_V_6_reg_296_reg[16]_i_1_n_1 ,\t_V_6_reg_296_reg[16]_i_1_n_2 ,\t_V_6_reg_296_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_296_reg[16]_i_1_n_4 ,\t_V_6_reg_296_reg[16]_i_1_n_5 ,\t_V_6_reg_296_reg[16]_i_1_n_6 ,\t_V_6_reg_296_reg[16]_i_1_n_7 }),
        .S(t_V_6_reg_296_reg[19:16]));
  FDRE \t_V_6_reg_296_reg[17] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[16]_i_1_n_6 ),
        .Q(t_V_6_reg_296_reg[17]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[18] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[16]_i_1_n_5 ),
        .Q(t_V_6_reg_296_reg[18]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[19] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[16]_i_1_n_4 ),
        .Q(t_V_6_reg_296_reg[19]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[1] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[0]_i_3_n_6 ),
        .Q(t_V_6_reg_296_reg[1]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[20] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[20]_i_1_n_7 ),
        .Q(t_V_6_reg_296_reg[20]),
        .R(t_V_6_reg_296));
  CARRY4 \t_V_6_reg_296_reg[20]_i_1 
       (.CI(\t_V_6_reg_296_reg[16]_i_1_n_0 ),
        .CO({\t_V_6_reg_296_reg[20]_i_1_n_0 ,\t_V_6_reg_296_reg[20]_i_1_n_1 ,\t_V_6_reg_296_reg[20]_i_1_n_2 ,\t_V_6_reg_296_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_296_reg[20]_i_1_n_4 ,\t_V_6_reg_296_reg[20]_i_1_n_5 ,\t_V_6_reg_296_reg[20]_i_1_n_6 ,\t_V_6_reg_296_reg[20]_i_1_n_7 }),
        .S(t_V_6_reg_296_reg[23:20]));
  FDRE \t_V_6_reg_296_reg[21] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[20]_i_1_n_6 ),
        .Q(t_V_6_reg_296_reg[21]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[22] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[20]_i_1_n_5 ),
        .Q(t_V_6_reg_296_reg[22]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[23] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[20]_i_1_n_4 ),
        .Q(t_V_6_reg_296_reg[23]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[24] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[24]_i_1_n_7 ),
        .Q(t_V_6_reg_296_reg[24]),
        .R(t_V_6_reg_296));
  CARRY4 \t_V_6_reg_296_reg[24]_i_1 
       (.CI(\t_V_6_reg_296_reg[20]_i_1_n_0 ),
        .CO({\t_V_6_reg_296_reg[24]_i_1_n_0 ,\t_V_6_reg_296_reg[24]_i_1_n_1 ,\t_V_6_reg_296_reg[24]_i_1_n_2 ,\t_V_6_reg_296_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_296_reg[24]_i_1_n_4 ,\t_V_6_reg_296_reg[24]_i_1_n_5 ,\t_V_6_reg_296_reg[24]_i_1_n_6 ,\t_V_6_reg_296_reg[24]_i_1_n_7 }),
        .S(t_V_6_reg_296_reg[27:24]));
  FDRE \t_V_6_reg_296_reg[25] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[24]_i_1_n_6 ),
        .Q(t_V_6_reg_296_reg[25]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[26] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[24]_i_1_n_5 ),
        .Q(t_V_6_reg_296_reg[26]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[27] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[24]_i_1_n_4 ),
        .Q(t_V_6_reg_296_reg[27]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[28] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[28]_i_1_n_7 ),
        .Q(t_V_6_reg_296_reg[28]),
        .R(t_V_6_reg_296));
  CARRY4 \t_V_6_reg_296_reg[28]_i_1 
       (.CI(\t_V_6_reg_296_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_6_reg_296_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_6_reg_296_reg[28]_i_1_n_1 ,\t_V_6_reg_296_reg[28]_i_1_n_2 ,\t_V_6_reg_296_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_296_reg[28]_i_1_n_4 ,\t_V_6_reg_296_reg[28]_i_1_n_5 ,\t_V_6_reg_296_reg[28]_i_1_n_6 ,\t_V_6_reg_296_reg[28]_i_1_n_7 }),
        .S(t_V_6_reg_296_reg[31:28]));
  FDRE \t_V_6_reg_296_reg[29] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[28]_i_1_n_6 ),
        .Q(t_V_6_reg_296_reg[29]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[2] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[0]_i_3_n_5 ),
        .Q(t_V_6_reg_296_reg[2]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[30] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[28]_i_1_n_5 ),
        .Q(t_V_6_reg_296_reg[30]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[31] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[28]_i_1_n_4 ),
        .Q(t_V_6_reg_296_reg[31]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[3] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[0]_i_3_n_4 ),
        .Q(t_V_6_reg_296_reg[3]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[4] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[4]_i_1_n_7 ),
        .Q(t_V_6_reg_296_reg[4]),
        .R(t_V_6_reg_296));
  CARRY4 \t_V_6_reg_296_reg[4]_i_1 
       (.CI(\t_V_6_reg_296_reg[0]_i_3_n_0 ),
        .CO({\t_V_6_reg_296_reg[4]_i_1_n_0 ,\t_V_6_reg_296_reg[4]_i_1_n_1 ,\t_V_6_reg_296_reg[4]_i_1_n_2 ,\t_V_6_reg_296_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_296_reg[4]_i_1_n_4 ,\t_V_6_reg_296_reg[4]_i_1_n_5 ,\t_V_6_reg_296_reg[4]_i_1_n_6 ,\t_V_6_reg_296_reg[4]_i_1_n_7 }),
        .S(t_V_6_reg_296_reg[7:4]));
  FDRE \t_V_6_reg_296_reg[5] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[4]_i_1_n_6 ),
        .Q(t_V_6_reg_296_reg[5]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[6] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[4]_i_1_n_5 ),
        .Q(t_V_6_reg_296_reg[6]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[7] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[4]_i_1_n_4 ),
        .Q(t_V_6_reg_296_reg[7]),
        .R(t_V_6_reg_296));
  FDRE \t_V_6_reg_296_reg[8] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[8]_i_1_n_7 ),
        .Q(t_V_6_reg_296_reg[8]),
        .R(t_V_6_reg_296));
  CARRY4 \t_V_6_reg_296_reg[8]_i_1 
       (.CI(\t_V_6_reg_296_reg[4]_i_1_n_0 ),
        .CO({\t_V_6_reg_296_reg[8]_i_1_n_0 ,\t_V_6_reg_296_reg[8]_i_1_n_1 ,\t_V_6_reg_296_reg[8]_i_1_n_2 ,\t_V_6_reg_296_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_6_reg_296_reg[8]_i_1_n_4 ,\t_V_6_reg_296_reg[8]_i_1_n_5 ,\t_V_6_reg_296_reg[8]_i_1_n_6 ,\t_V_6_reg_296_reg[8]_i_1_n_7 }),
        .S(t_V_6_reg_296_reg[11:8]));
  FDRE \t_V_6_reg_296_reg[9] 
       (.C(ap_clk),
        .CE(sof_1_i_fu_1720),
        .D(\t_V_6_reg_296_reg[8]_i_1_n_6 ),
        .Q(t_V_6_reg_296_reg[9]),
        .R(t_V_6_reg_296));
  FDRE \t_V_reg_263_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[0]),
        .Q(t_V_reg_263[0]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[10]),
        .Q(t_V_reg_263[10]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[11]),
        .Q(t_V_reg_263[11]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[12]),
        .Q(t_V_reg_263[12]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[13]),
        .Q(t_V_reg_263[13]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[14]),
        .Q(t_V_reg_263[14]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[15]),
        .Q(t_V_reg_263[15]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[16]),
        .Q(t_V_reg_263[16]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[17]),
        .Q(t_V_reg_263[17]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[18]),
        .Q(t_V_reg_263[18]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[19]),
        .Q(t_V_reg_263[19]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[1]),
        .Q(t_V_reg_263[1]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[20]),
        .Q(t_V_reg_263[20]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[21]),
        .Q(t_V_reg_263[21]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[22]),
        .Q(t_V_reg_263[22]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[23]),
        .Q(t_V_reg_263[23]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[24]),
        .Q(t_V_reg_263[24]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[25]),
        .Q(t_V_reg_263[25]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[26]),
        .Q(t_V_reg_263[26]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[27]),
        .Q(t_V_reg_263[27]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[28]),
        .Q(t_V_reg_263[28]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[29]),
        .Q(t_V_reg_263[29]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[2]),
        .Q(t_V_reg_263[2]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[30]),
        .Q(t_V_reg_263[30]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[31]),
        .Q(t_V_reg_263[31]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[3]),
        .Q(t_V_reg_263[3]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[4]),
        .Q(t_V_reg_263[4]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[5]),
        .Q(t_V_reg_263[5]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[6]),
        .Q(t_V_reg_263[6]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[7]),
        .Q(t_V_reg_263[7]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[8]),
        .Q(t_V_reg_263[8]),
        .R(ap_CS_fsm_state3));
  FDRE \t_V_reg_263_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state9),
        .D(i_V_reg_491[9]),
        .Q(t_V_reg_263[9]),
        .R(ap_CS_fsm_state3));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_23_reg_514[0]_i_1 
       (.I0(axi_data_V_1_i_reg_285[8]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[8]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[8]),
        .O(p_0_in[0]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_23_reg_514[1]_i_1 
       (.I0(axi_data_V_1_i_reg_285[9]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[9]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[9]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_23_reg_514[2]_i_1 
       (.I0(axi_data_V_1_i_reg_285[10]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[10]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[10]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_23_reg_514[3]_i_1 
       (.I0(axi_data_V_1_i_reg_285[11]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[11]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[11]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_23_reg_514[4]_i_1 
       (.I0(axi_data_V_1_i_reg_285[12]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[12]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[12]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_23_reg_514[5]_i_1 
       (.I0(axi_data_V_1_i_reg_285[13]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[13]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[13]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_23_reg_514[6]_i_1 
       (.I0(axi_data_V_1_i_reg_285[14]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[14]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[14]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_23_reg_514[7]_i_1 
       (.I0(axi_data_V_1_i_reg_285[15]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[15]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[15]),
        .O(p_0_in[7]));
  FDRE \tmp_23_reg_514_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(p_0_in[0]),
        .Q(\tmp_23_reg_514_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_23_reg_514_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(p_0_in[1]),
        .Q(\tmp_23_reg_514_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_23_reg_514_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(p_0_in[2]),
        .Q(\tmp_23_reg_514_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_23_reg_514_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(p_0_in[3]),
        .Q(\tmp_23_reg_514_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_23_reg_514_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(p_0_in[4]),
        .Q(\tmp_23_reg_514_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_23_reg_514_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(p_0_in[5]),
        .Q(\tmp_23_reg_514_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_23_reg_514_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(p_0_in[6]),
        .Q(\tmp_23_reg_514_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_23_reg_514_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(p_0_in[7]),
        .Q(\tmp_23_reg_514_reg[7]_0 [7]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_24_reg_519[0]_i_1 
       (.I0(axi_data_V_1_i_reg_285[16]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[16]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[16]),
        .O(\tmp_24_reg_519[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_24_reg_519[1]_i_1 
       (.I0(axi_data_V_1_i_reg_285[17]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[17]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[17]),
        .O(\tmp_24_reg_519[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_24_reg_519[2]_i_1 
       (.I0(axi_data_V_1_i_reg_285[18]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[18]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[18]),
        .O(\tmp_24_reg_519[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_24_reg_519[3]_i_1 
       (.I0(axi_data_V_1_i_reg_285[19]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[19]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[19]),
        .O(\tmp_24_reg_519[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_24_reg_519[4]_i_1 
       (.I0(axi_data_V_1_i_reg_285[20]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[20]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[20]),
        .O(\tmp_24_reg_519[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_24_reg_519[5]_i_1 
       (.I0(axi_data_V_1_i_reg_285[21]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[21]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[21]),
        .O(\tmp_24_reg_519[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_24_reg_519[6]_i_1 
       (.I0(axi_data_V_1_i_reg_285[22]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[22]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[22]),
        .O(\tmp_24_reg_519[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_24_reg_519[7]_i_1 
       (.I0(axi_data_V_1_i_reg_285[23]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[23]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[23]),
        .O(\tmp_24_reg_519[7]_i_1_n_0 ));
  FDRE \tmp_24_reg_519_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_24_reg_519[0]_i_1_n_0 ),
        .Q(\tmp_24_reg_519_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_24_reg_519_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_24_reg_519[1]_i_1_n_0 ),
        .Q(\tmp_24_reg_519_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_24_reg_519_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_24_reg_519[2]_i_1_n_0 ),
        .Q(\tmp_24_reg_519_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_24_reg_519_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_24_reg_519[3]_i_1_n_0 ),
        .Q(\tmp_24_reg_519_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_24_reg_519_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_24_reg_519[4]_i_1_n_0 ),
        .Q(\tmp_24_reg_519_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_24_reg_519_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_24_reg_519[5]_i_1_n_0 ),
        .Q(\tmp_24_reg_519_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_24_reg_519_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_24_reg_519[6]_i_1_n_0 ),
        .Q(\tmp_24_reg_519_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_24_reg_519_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_24_reg_519[7]_i_1_n_0 ),
        .Q(\tmp_24_reg_519_reg[7]_0 [7]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[0]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[0]),
        .O(AXI_video_strm_V_data_V_0_data_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[10]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[10]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[10]),
        .O(AXI_video_strm_V_data_V_0_data_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[11]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[11]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[11]),
        .O(AXI_video_strm_V_data_V_0_data_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[12]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[12]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[12]),
        .O(AXI_video_strm_V_data_V_0_data_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[13]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[13]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[13]),
        .O(AXI_video_strm_V_data_V_0_data_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[14]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[14]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[14]),
        .O(AXI_video_strm_V_data_V_0_data_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[15]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[15]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[15]),
        .O(AXI_video_strm_V_data_V_0_data_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[16]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[16]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[16]),
        .O(AXI_video_strm_V_data_V_0_data_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[17]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[17]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[17]),
        .O(AXI_video_strm_V_data_V_0_data_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[18]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[18]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[18]),
        .O(AXI_video_strm_V_data_V_0_data_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[19]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[19]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[19]),
        .O(AXI_video_strm_V_data_V_0_data_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[1]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[1]),
        .O(AXI_video_strm_V_data_V_0_data_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[20]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[20]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[20]),
        .O(AXI_video_strm_V_data_V_0_data_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[21]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[21]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[21]),
        .O(AXI_video_strm_V_data_V_0_data_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[22]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[22]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[22]),
        .O(AXI_video_strm_V_data_V_0_data_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[23]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[23]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[23]),
        .O(AXI_video_strm_V_data_V_0_data_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[2]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[2]),
        .O(AXI_video_strm_V_data_V_0_data_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[3]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[3]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[3]),
        .O(AXI_video_strm_V_data_V_0_data_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[4]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[4]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[4]),
        .O(AXI_video_strm_V_data_V_0_data_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[5]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[5]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[5]),
        .O(AXI_video_strm_V_data_V_0_data_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[6]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[6]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[6]),
        .O(AXI_video_strm_V_data_V_0_data_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[7]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[7]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[7]),
        .O(AXI_video_strm_V_data_V_0_data_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[8]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[8]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[8]),
        .O(AXI_video_strm_V_data_V_0_data_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_data_V_reg_467[9]_i_1 
       (.I0(AXI_video_strm_V_data_V_0_payload_B[9]),
        .I1(AXI_video_strm_V_data_V_0_sel),
        .I2(AXI_video_strm_V_data_V_0_payload_A[9]),
        .O(AXI_video_strm_V_data_V_0_data_out[9]));
  FDRE \tmp_data_V_reg_467_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[0]),
        .Q(tmp_data_V_reg_467[0]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[10] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[10]),
        .Q(tmp_data_V_reg_467[10]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[11] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[11]),
        .Q(tmp_data_V_reg_467[11]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[12] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[12]),
        .Q(tmp_data_V_reg_467[12]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[13] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[13]),
        .Q(tmp_data_V_reg_467[13]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[14] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[14]),
        .Q(tmp_data_V_reg_467[14]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[15] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[15]),
        .Q(tmp_data_V_reg_467[15]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[16] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[16]),
        .Q(tmp_data_V_reg_467[16]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[17] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[17]),
        .Q(tmp_data_V_reg_467[17]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[18] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[18]),
        .Q(tmp_data_V_reg_467[18]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[19] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[19]),
        .Q(tmp_data_V_reg_467[19]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[1] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[1]),
        .Q(tmp_data_V_reg_467[1]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[20] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[20]),
        .Q(tmp_data_V_reg_467[20]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[21] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[21]),
        .Q(tmp_data_V_reg_467[21]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[22] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[22]),
        .Q(tmp_data_V_reg_467[22]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[23] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[23]),
        .Q(tmp_data_V_reg_467[23]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[2] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[2]),
        .Q(tmp_data_V_reg_467[2]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[3] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[3]),
        .Q(tmp_data_V_reg_467[3]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[4] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[4]),
        .Q(tmp_data_V_reg_467[4]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[5] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[5]),
        .Q(tmp_data_V_reg_467[5]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[6] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[6]),
        .Q(tmp_data_V_reg_467[6]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[7] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[7]),
        .Q(tmp_data_V_reg_467[7]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[8] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[8]),
        .Q(tmp_data_V_reg_467[8]),
        .R(1'b0));
  FDRE \tmp_data_V_reg_467_reg[9] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_data_V_0_data_out[9]),
        .Q(tmp_data_V_reg_467[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_last_V_reg_475[0]_i_1 
       (.I0(\AXI_video_strm_V_data_V_0_state_reg_n_0_[0] ),
        .I1(ap_CS_fsm_state2),
        .O(AXI_video_strm_V_data_V_0_sel2));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_last_V_reg_475[0]_i_2 
       (.I0(AXI_video_strm_V_last_V_0_payload_B),
        .I1(AXI_video_strm_V_last_V_0_sel),
        .I2(AXI_video_strm_V_last_V_0_payload_A),
        .O(AXI_video_strm_V_last_V_0_data_out));
  FDRE \tmp_last_V_reg_475_reg[0] 
       (.C(ap_clk),
        .CE(AXI_video_strm_V_data_V_0_sel2),
        .D(AXI_video_strm_V_last_V_0_data_out),
        .Q(tmp_last_V_reg_475),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[0]_i_1 
       (.I0(axi_data_V_1_i_reg_285[0]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[0]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[0]),
        .O(\tmp_reg_509[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[1]_i_1 
       (.I0(axi_data_V_1_i_reg_285[1]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[1]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[1]),
        .O(\tmp_reg_509[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[2]_i_1 
       (.I0(axi_data_V_1_i_reg_285[2]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[2]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[2]),
        .O(\tmp_reg_509[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[3]_i_1 
       (.I0(axi_data_V_1_i_reg_285[3]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[3]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[3]),
        .O(\tmp_reg_509[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[4]_i_1 
       (.I0(axi_data_V_1_i_reg_285[4]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[4]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[4]),
        .O(\tmp_reg_509[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[5]_i_1 
       (.I0(axi_data_V_1_i_reg_285[5]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[5]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[5]),
        .O(\tmp_reg_509[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[6]_i_1 
       (.I0(axi_data_V_1_i_reg_285[6]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[6]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[6]),
        .O(\tmp_reg_509[6]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_reg_509[7]_i_1 
       (.I0(ap_condition_pp1_exit_iter0_state5),
        .I1(\ap_CS_fsm[5]_i_3_n_0 ),
        .O(\tmp_reg_509[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_509[7]_i_2 
       (.I0(axi_data_V_1_i_reg_285[7]),
        .I1(\p_Val2_s_reg_332[23]_i_3_n_0 ),
        .I2(p_Val2_s_reg_332[7]),
        .I3(\p_Val2_s_reg_332[23]_i_4_n_0 ),
        .I4(AXI_video_strm_V_data_V_0_data_out[7]),
        .O(\tmp_reg_509[7]_i_2_n_0 ));
  FDRE \tmp_reg_509_reg[0] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_reg_509[0]_i_1_n_0 ),
        .Q(\tmp_reg_509_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \tmp_reg_509_reg[1] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_reg_509[1]_i_1_n_0 ),
        .Q(\tmp_reg_509_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \tmp_reg_509_reg[2] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_reg_509[2]_i_1_n_0 ),
        .Q(\tmp_reg_509_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \tmp_reg_509_reg[3] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_reg_509[3]_i_1_n_0 ),
        .Q(\tmp_reg_509_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \tmp_reg_509_reg[4] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_reg_509[4]_i_1_n_0 ),
        .Q(\tmp_reg_509_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \tmp_reg_509_reg[5] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_reg_509[5]_i_1_n_0 ),
        .Q(\tmp_reg_509_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \tmp_reg_509_reg[6] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_reg_509[6]_i_1_n_0 ),
        .Q(\tmp_reg_509_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \tmp_reg_509_reg[7] 
       (.C(ap_clk),
        .CE(\tmp_reg_509[7]_i_1_n_0 ),
        .D(\tmp_reg_509[7]_i_2_n_0 ),
        .Q(\tmp_reg_509_reg[7]_0 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Block_Mat_exit421_pr" *) 
module cv_ov5640_canny_edge_0_0_Block_Mat_exit421_pr
   (start_once_reg,
    SS,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input [0:0]SS;
  input start_once_reg_reg_0;
  input ap_clk;

  wire [0:0]SS;
  wire ap_clk;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(SS));
endmodule

(* ORIG_REF_NAME = "CvtColor" *) 
module cv_ov5640_canny_edge_0_0_CvtColor
   (Q,
    CO,
    CvtColor_U0_ap_ready,
    CvtColor_U0_p_src_data_stream_1_V_read,
    E,
    mOutPtr110_out,
    \tmp_88_i_reg_362_pp0_iter3_reg_reg[0]_0 ,
    mOutPtr110_out_0,
    internal_empty_n_reg,
    \p_Val2_6_reg_396_reg[7]_0 ,
    ap_clk,
    B,
    p,
    p_0,
    SS,
    ap_rst_n,
    src_rows_V_c43_empty_n,
    src_cols_V_c44_empty_n,
    CvtColor_U0_ap_start,
    src_bw_data_stream_0_full_n,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    internal_full_n_reg,
    src_bw_data_stream_0_empty_n,
    start_once_reg,
    internal_full_n_reg_0,
    start_for_CvtColor_U0_full_n,
    CvtColor_U0_p_src_rows_V_read,
    D,
    \rows_reg_348_reg[31]_0 );
  output [1:0]Q;
  output [0:0]CO;
  output CvtColor_U0_ap_ready;
  output CvtColor_U0_p_src_data_stream_1_V_read;
  output [0:0]E;
  output mOutPtr110_out;
  output \tmp_88_i_reg_362_pp0_iter3_reg_reg[0]_0 ;
  output mOutPtr110_out_0;
  output internal_empty_n_reg;
  output [7:0]\p_Val2_6_reg_396_reg[7]_0 ;
  input ap_clk;
  input [7:0]B;
  input [7:0]p;
  input [7:0]p_0;
  input [0:0]SS;
  input ap_rst_n;
  input src_rows_V_c43_empty_n;
  input src_cols_V_c44_empty_n;
  input CvtColor_U0_ap_start;
  input src_bw_data_stream_0_full_n;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input [0:0]internal_full_n_reg;
  input src_bw_data_stream_0_empty_n;
  input start_once_reg;
  input internal_full_n_reg_0;
  input start_for_CvtColor_U0_full_n;
  input CvtColor_U0_p_src_rows_V_read;
  input [31:0]D;
  input [31:0]\rows_reg_348_reg[31]_0 ;

  wire [7:0]B;
  wire [0:0]CO;
  wire CvtColor_U0_ap_ready;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire \SRL_SIG[0][1]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_2_n_0 ;
  wire \SRL_SIG[0][3]_i_3_n_0 ;
  wire \SRL_SIG[0][7]_i_3_n_0 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_10_n_0 ;
  wire \ap_CS_fsm[2]_i_11_n_0 ;
  wire \ap_CS_fsm[2]_i_13_n_0 ;
  wire \ap_CS_fsm[2]_i_14_n_0 ;
  wire \ap_CS_fsm[2]_i_15_n_0 ;
  wire \ap_CS_fsm[2]_i_16_n_0 ;
  wire \ap_CS_fsm[2]_i_17_n_0 ;
  wire \ap_CS_fsm[2]_i_18_n_0 ;
  wire \ap_CS_fsm[2]_i_19_n_0 ;
  wire \ap_CS_fsm[2]_i_20_n_0 ;
  wire \ap_CS_fsm[2]_i_22_n_0 ;
  wire \ap_CS_fsm[2]_i_23_n_0 ;
  wire \ap_CS_fsm[2]_i_24_n_0 ;
  wire \ap_CS_fsm[2]_i_25_n_0 ;
  wire \ap_CS_fsm[2]_i_26_n_0 ;
  wire \ap_CS_fsm[2]_i_27_n_0 ;
  wire \ap_CS_fsm[2]_i_28_n_0 ;
  wire \ap_CS_fsm[2]_i_29_n_0 ;
  wire \ap_CS_fsm[2]_i_30_n_0 ;
  wire \ap_CS_fsm[2]_i_31_n_0 ;
  wire \ap_CS_fsm[2]_i_32_n_0 ;
  wire \ap_CS_fsm[2]_i_33_n_0 ;
  wire \ap_CS_fsm[2]_i_34_n_0 ;
  wire \ap_CS_fsm[2]_i_35_n_0 ;
  wire \ap_CS_fsm[2]_i_36_n_0 ;
  wire \ap_CS_fsm[2]_i_37_n_0 ;
  wire \ap_CS_fsm[2]_i_4_n_0 ;
  wire \ap_CS_fsm[2]_i_5_n_0 ;
  wire \ap_CS_fsm[2]_i_6_n_0 ;
  wire \ap_CS_fsm[2]_i_7_n_0 ;
  wire \ap_CS_fsm[2]_i_8_n_0 ;
  wire \ap_CS_fsm[2]_i_9_n_0 ;
  wire \ap_CS_fsm[3]_i_2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_12_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_12_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_21_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3_n_3 ;
  wire ap_CS_fsm_state8;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1_n_0;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_i_1_n_0;
  wire ap_enable_reg_pp0_iter4_reg_n_0;
  wire ap_rst_n;
  wire canny_edge_mac_mucud_U40_n_12;
  wire canny_edge_mac_mucud_U40_n_8;
  wire canny_edge_mac_mudEe_U41_n_0;
  wire canny_edge_mac_mudEe_U41_n_1;
  wire canny_edge_mac_mudEe_U41_n_10;
  wire canny_edge_mac_mudEe_U41_n_11;
  wire canny_edge_mac_mudEe_U41_n_12;
  wire canny_edge_mac_mudEe_U41_n_13;
  wire canny_edge_mac_mudEe_U41_n_14;
  wire canny_edge_mac_mudEe_U41_n_15;
  wire canny_edge_mac_mudEe_U41_n_16;
  wire canny_edge_mac_mudEe_U41_n_17;
  wire canny_edge_mac_mudEe_U41_n_18;
  wire canny_edge_mac_mudEe_U41_n_19;
  wire canny_edge_mac_mudEe_U41_n_2;
  wire canny_edge_mac_mudEe_U41_n_20;
  wire canny_edge_mac_mudEe_U41_n_21;
  wire canny_edge_mac_mudEe_U41_n_22;
  wire canny_edge_mac_mudEe_U41_n_23;
  wire canny_edge_mac_mudEe_U41_n_24;
  wire canny_edge_mac_mudEe_U41_n_25;
  wire canny_edge_mac_mudEe_U41_n_26;
  wire canny_edge_mac_mudEe_U41_n_27;
  wire canny_edge_mac_mudEe_U41_n_28;
  wire canny_edge_mac_mudEe_U41_n_3;
  wire canny_edge_mac_mudEe_U41_n_4;
  wire canny_edge_mac_mudEe_U41_n_5;
  wire canny_edge_mac_mudEe_U41_n_6;
  wire canny_edge_mac_mudEe_U41_n_7;
  wire canny_edge_mac_mudEe_U41_n_8;
  wire canny_edge_mac_mudEe_U41_n_9;
  wire [31:0]cols_reg_343;
  wire [30:0]i_fu_226_p2;
  wire i_i_reg_195;
  wire \i_i_reg_195_reg_n_0_[0] ;
  wire \i_i_reg_195_reg_n_0_[10] ;
  wire \i_i_reg_195_reg_n_0_[11] ;
  wire \i_i_reg_195_reg_n_0_[12] ;
  wire \i_i_reg_195_reg_n_0_[13] ;
  wire \i_i_reg_195_reg_n_0_[14] ;
  wire \i_i_reg_195_reg_n_0_[15] ;
  wire \i_i_reg_195_reg_n_0_[16] ;
  wire \i_i_reg_195_reg_n_0_[17] ;
  wire \i_i_reg_195_reg_n_0_[18] ;
  wire \i_i_reg_195_reg_n_0_[19] ;
  wire \i_i_reg_195_reg_n_0_[1] ;
  wire \i_i_reg_195_reg_n_0_[20] ;
  wire \i_i_reg_195_reg_n_0_[21] ;
  wire \i_i_reg_195_reg_n_0_[22] ;
  wire \i_i_reg_195_reg_n_0_[23] ;
  wire \i_i_reg_195_reg_n_0_[24] ;
  wire \i_i_reg_195_reg_n_0_[25] ;
  wire \i_i_reg_195_reg_n_0_[26] ;
  wire \i_i_reg_195_reg_n_0_[27] ;
  wire \i_i_reg_195_reg_n_0_[28] ;
  wire \i_i_reg_195_reg_n_0_[29] ;
  wire \i_i_reg_195_reg_n_0_[2] ;
  wire \i_i_reg_195_reg_n_0_[30] ;
  wire \i_i_reg_195_reg_n_0_[3] ;
  wire \i_i_reg_195_reg_n_0_[4] ;
  wire \i_i_reg_195_reg_n_0_[5] ;
  wire \i_i_reg_195_reg_n_0_[6] ;
  wire \i_i_reg_195_reg_n_0_[7] ;
  wire \i_i_reg_195_reg_n_0_[8] ;
  wire \i_i_reg_195_reg_n_0_[9] ;
  wire [30:0]i_reg_357;
  wire \i_reg_357_reg[12]_i_1_n_0 ;
  wire \i_reg_357_reg[12]_i_1_n_1 ;
  wire \i_reg_357_reg[12]_i_1_n_2 ;
  wire \i_reg_357_reg[12]_i_1_n_3 ;
  wire \i_reg_357_reg[16]_i_1_n_0 ;
  wire \i_reg_357_reg[16]_i_1_n_1 ;
  wire \i_reg_357_reg[16]_i_1_n_2 ;
  wire \i_reg_357_reg[16]_i_1_n_3 ;
  wire \i_reg_357_reg[20]_i_1_n_0 ;
  wire \i_reg_357_reg[20]_i_1_n_1 ;
  wire \i_reg_357_reg[20]_i_1_n_2 ;
  wire \i_reg_357_reg[20]_i_1_n_3 ;
  wire \i_reg_357_reg[24]_i_1_n_0 ;
  wire \i_reg_357_reg[24]_i_1_n_1 ;
  wire \i_reg_357_reg[24]_i_1_n_2 ;
  wire \i_reg_357_reg[24]_i_1_n_3 ;
  wire \i_reg_357_reg[28]_i_1_n_0 ;
  wire \i_reg_357_reg[28]_i_1_n_1 ;
  wire \i_reg_357_reg[28]_i_1_n_2 ;
  wire \i_reg_357_reg[28]_i_1_n_3 ;
  wire \i_reg_357_reg[30]_i_1_n_3 ;
  wire \i_reg_357_reg[4]_i_1_n_0 ;
  wire \i_reg_357_reg[4]_i_1_n_1 ;
  wire \i_reg_357_reg[4]_i_1_n_2 ;
  wire \i_reg_357_reg[4]_i_1_n_3 ;
  wire \i_reg_357_reg[8]_i_1_n_0 ;
  wire \i_reg_357_reg[8]_i_1_n_1 ;
  wire \i_reg_357_reg[8]_i_1_n_2 ;
  wire \i_reg_357_reg[8]_i_1_n_3 ;
  wire internal_empty_n_reg;
  wire [0:0]internal_full_n_reg;
  wire internal_full_n_reg_0;
  wire j_i_reg_206;
  wire j_i_reg_2060;
  wire \j_i_reg_206[0]_i_10_n_0 ;
  wire \j_i_reg_206[0]_i_11_n_0 ;
  wire \j_i_reg_206[0]_i_12_n_0 ;
  wire \j_i_reg_206[0]_i_13_n_0 ;
  wire \j_i_reg_206[0]_i_14_n_0 ;
  wire \j_i_reg_206[0]_i_16_n_0 ;
  wire \j_i_reg_206[0]_i_17_n_0 ;
  wire \j_i_reg_206[0]_i_18_n_0 ;
  wire \j_i_reg_206[0]_i_19_n_0 ;
  wire \j_i_reg_206[0]_i_20_n_0 ;
  wire \j_i_reg_206[0]_i_21_n_0 ;
  wire \j_i_reg_206[0]_i_22_n_0 ;
  wire \j_i_reg_206[0]_i_23_n_0 ;
  wire \j_i_reg_206[0]_i_25_n_0 ;
  wire \j_i_reg_206[0]_i_26_n_0 ;
  wire \j_i_reg_206[0]_i_27_n_0 ;
  wire \j_i_reg_206[0]_i_28_n_0 ;
  wire \j_i_reg_206[0]_i_29_n_0 ;
  wire \j_i_reg_206[0]_i_30_n_0 ;
  wire \j_i_reg_206[0]_i_31_n_0 ;
  wire \j_i_reg_206[0]_i_32_n_0 ;
  wire \j_i_reg_206[0]_i_33_n_0 ;
  wire \j_i_reg_206[0]_i_34_n_0 ;
  wire \j_i_reg_206[0]_i_35_n_0 ;
  wire \j_i_reg_206[0]_i_36_n_0 ;
  wire \j_i_reg_206[0]_i_37_n_0 ;
  wire \j_i_reg_206[0]_i_38_n_0 ;
  wire \j_i_reg_206[0]_i_39_n_0 ;
  wire \j_i_reg_206[0]_i_40_n_0 ;
  wire \j_i_reg_206[0]_i_5_n_0 ;
  wire \j_i_reg_206[0]_i_7_n_0 ;
  wire \j_i_reg_206[0]_i_8_n_0 ;
  wire \j_i_reg_206[0]_i_9_n_0 ;
  wire [30:0]j_i_reg_206_reg;
  wire \j_i_reg_206_reg[0]_i_15_n_0 ;
  wire \j_i_reg_206_reg[0]_i_15_n_1 ;
  wire \j_i_reg_206_reg[0]_i_15_n_2 ;
  wire \j_i_reg_206_reg[0]_i_15_n_3 ;
  wire \j_i_reg_206_reg[0]_i_24_n_0 ;
  wire \j_i_reg_206_reg[0]_i_24_n_1 ;
  wire \j_i_reg_206_reg[0]_i_24_n_2 ;
  wire \j_i_reg_206_reg[0]_i_24_n_3 ;
  wire \j_i_reg_206_reg[0]_i_3_n_0 ;
  wire \j_i_reg_206_reg[0]_i_3_n_1 ;
  wire \j_i_reg_206_reg[0]_i_3_n_2 ;
  wire \j_i_reg_206_reg[0]_i_3_n_3 ;
  wire \j_i_reg_206_reg[0]_i_3_n_4 ;
  wire \j_i_reg_206_reg[0]_i_3_n_5 ;
  wire \j_i_reg_206_reg[0]_i_3_n_6 ;
  wire \j_i_reg_206_reg[0]_i_3_n_7 ;
  wire \j_i_reg_206_reg[0]_i_4_n_1 ;
  wire \j_i_reg_206_reg[0]_i_4_n_2 ;
  wire \j_i_reg_206_reg[0]_i_4_n_3 ;
  wire \j_i_reg_206_reg[0]_i_6_n_0 ;
  wire \j_i_reg_206_reg[0]_i_6_n_1 ;
  wire \j_i_reg_206_reg[0]_i_6_n_2 ;
  wire \j_i_reg_206_reg[0]_i_6_n_3 ;
  wire \j_i_reg_206_reg[12]_i_1_n_0 ;
  wire \j_i_reg_206_reg[12]_i_1_n_1 ;
  wire \j_i_reg_206_reg[12]_i_1_n_2 ;
  wire \j_i_reg_206_reg[12]_i_1_n_3 ;
  wire \j_i_reg_206_reg[12]_i_1_n_4 ;
  wire \j_i_reg_206_reg[12]_i_1_n_5 ;
  wire \j_i_reg_206_reg[12]_i_1_n_6 ;
  wire \j_i_reg_206_reg[12]_i_1_n_7 ;
  wire \j_i_reg_206_reg[16]_i_1_n_0 ;
  wire \j_i_reg_206_reg[16]_i_1_n_1 ;
  wire \j_i_reg_206_reg[16]_i_1_n_2 ;
  wire \j_i_reg_206_reg[16]_i_1_n_3 ;
  wire \j_i_reg_206_reg[16]_i_1_n_4 ;
  wire \j_i_reg_206_reg[16]_i_1_n_5 ;
  wire \j_i_reg_206_reg[16]_i_1_n_6 ;
  wire \j_i_reg_206_reg[16]_i_1_n_7 ;
  wire \j_i_reg_206_reg[20]_i_1_n_0 ;
  wire \j_i_reg_206_reg[20]_i_1_n_1 ;
  wire \j_i_reg_206_reg[20]_i_1_n_2 ;
  wire \j_i_reg_206_reg[20]_i_1_n_3 ;
  wire \j_i_reg_206_reg[20]_i_1_n_4 ;
  wire \j_i_reg_206_reg[20]_i_1_n_5 ;
  wire \j_i_reg_206_reg[20]_i_1_n_6 ;
  wire \j_i_reg_206_reg[20]_i_1_n_7 ;
  wire \j_i_reg_206_reg[24]_i_1_n_0 ;
  wire \j_i_reg_206_reg[24]_i_1_n_1 ;
  wire \j_i_reg_206_reg[24]_i_1_n_2 ;
  wire \j_i_reg_206_reg[24]_i_1_n_3 ;
  wire \j_i_reg_206_reg[24]_i_1_n_4 ;
  wire \j_i_reg_206_reg[24]_i_1_n_5 ;
  wire \j_i_reg_206_reg[24]_i_1_n_6 ;
  wire \j_i_reg_206_reg[24]_i_1_n_7 ;
  wire \j_i_reg_206_reg[28]_i_1_n_2 ;
  wire \j_i_reg_206_reg[28]_i_1_n_3 ;
  wire \j_i_reg_206_reg[28]_i_1_n_5 ;
  wire \j_i_reg_206_reg[28]_i_1_n_6 ;
  wire \j_i_reg_206_reg[28]_i_1_n_7 ;
  wire \j_i_reg_206_reg[4]_i_1_n_0 ;
  wire \j_i_reg_206_reg[4]_i_1_n_1 ;
  wire \j_i_reg_206_reg[4]_i_1_n_2 ;
  wire \j_i_reg_206_reg[4]_i_1_n_3 ;
  wire \j_i_reg_206_reg[4]_i_1_n_4 ;
  wire \j_i_reg_206_reg[4]_i_1_n_5 ;
  wire \j_i_reg_206_reg[4]_i_1_n_6 ;
  wire \j_i_reg_206_reg[4]_i_1_n_7 ;
  wire \j_i_reg_206_reg[8]_i_1_n_0 ;
  wire \j_i_reg_206_reg[8]_i_1_n_1 ;
  wire \j_i_reg_206_reg[8]_i_1_n_2 ;
  wire \j_i_reg_206_reg[8]_i_1_n_3 ;
  wire \j_i_reg_206_reg[8]_i_1_n_4 ;
  wire \j_i_reg_206_reg[8]_i_1_n_5 ;
  wire \j_i_reg_206_reg[8]_i_1_n_6 ;
  wire \j_i_reg_206_reg[8]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire [7:0]p;
  wire [7:0]p_0;
  wire [7:0]p_0_in;
  wire [7:0]p_Val2_6_reg_396;
  wire p_Val2_6_reg_3960;
  wire [7:0]\p_Val2_6_reg_396_reg[7]_0 ;
  wire r_V_i_i_reg_3860;
  wire r_V_i_i_reg_386_reg_n_106;
  wire r_V_i_i_reg_386_reg_n_107;
  wire r_V_i_i_reg_386_reg_n_108;
  wire r_V_i_i_reg_386_reg_n_109;
  wire r_V_i_i_reg_386_reg_n_110;
  wire r_V_i_i_reg_386_reg_n_111;
  wire r_V_i_i_reg_386_reg_n_112;
  wire r_V_i_i_reg_386_reg_n_113;
  wire r_V_i_i_reg_386_reg_n_114;
  wire r_V_i_i_reg_386_reg_n_115;
  wire r_V_i_i_reg_386_reg_n_116;
  wire r_V_i_i_reg_386_reg_n_117;
  wire r_V_i_i_reg_386_reg_n_118;
  wire r_V_i_i_reg_386_reg_n_119;
  wire r_V_i_i_reg_386_reg_n_120;
  wire r_V_i_i_reg_386_reg_n_121;
  wire r_V_i_i_reg_386_reg_n_122;
  wire r_V_i_i_reg_386_reg_n_123;
  wire r_V_i_i_reg_386_reg_n_124;
  wire r_V_i_i_reg_386_reg_n_125;
  wire r_V_i_i_reg_386_reg_n_126;
  wire r_V_i_i_reg_386_reg_n_127;
  wire r_V_i_i_reg_386_reg_n_128;
  wire r_V_i_i_reg_386_reg_n_129;
  wire r_V_i_i_reg_386_reg_n_130;
  wire r_V_i_i_reg_386_reg_n_131;
  wire r_V_i_i_reg_386_reg_n_132;
  wire r_V_i_i_reg_386_reg_n_133;
  wire r_V_i_i_reg_386_reg_n_134;
  wire r_V_i_i_reg_386_reg_n_135;
  wire r_V_i_i_reg_386_reg_n_136;
  wire r_V_i_i_reg_386_reg_n_137;
  wire r_V_i_i_reg_386_reg_n_138;
  wire r_V_i_i_reg_386_reg_n_139;
  wire r_V_i_i_reg_386_reg_n_140;
  wire r_V_i_i_reg_386_reg_n_141;
  wire r_V_i_i_reg_386_reg_n_142;
  wire r_V_i_i_reg_386_reg_n_143;
  wire r_V_i_i_reg_386_reg_n_144;
  wire r_V_i_i_reg_386_reg_n_145;
  wire r_V_i_i_reg_386_reg_n_146;
  wire r_V_i_i_reg_386_reg_n_147;
  wire r_V_i_i_reg_386_reg_n_148;
  wire r_V_i_i_reg_386_reg_n_149;
  wire r_V_i_i_reg_386_reg_n_150;
  wire r_V_i_i_reg_386_reg_n_151;
  wire r_V_i_i_reg_386_reg_n_152;
  wire r_V_i_i_reg_386_reg_n_153;
  wire [31:0]rows_reg_348;
  wire [31:0]\rows_reg_348_reg[31]_0 ;
  wire src_bw_data_stream_0_empty_n;
  wire src_bw_data_stream_0_full_n;
  wire src_cols_V_c44_empty_n;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire src_rows_V_c43_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire tmp_55_fu_283_p3;
  wire tmp_58_reg_3710;
  wire tmp_88_i_fu_236_p2;
  wire tmp_88_i_reg_362;
  wire tmp_88_i_reg_3620;
  wire \tmp_88_i_reg_362[0]_i_1_n_0 ;
  wire tmp_88_i_reg_362_pp0_iter1_reg;
  wire \tmp_88_i_reg_362_pp0_iter1_reg[0]_i_1_n_0 ;
  wire tmp_88_i_reg_362_pp0_iter2_reg;
  wire \tmp_88_i_reg_362_pp0_iter2_reg[0]_i_1_n_0 ;
  wire tmp_88_i_reg_362_pp0_iter3_reg;
  wire \tmp_88_i_reg_362_pp0_iter3_reg[0]_i_1_n_0 ;
  wire \tmp_88_i_reg_362_pp0_iter3_reg_reg[0]_0 ;
  wire tmp_reg_401;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_357_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_357_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_206_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_206_reg[0]_i_24_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_206_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_j_i_reg_206_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_j_i_reg_206_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_i_reg_206_reg[28]_i_1_O_UNCONNECTED ;
  wire NLW_r_V_i_i_reg_386_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_r_V_i_i_reg_386_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_r_V_i_i_reg_386_reg_OVERFLOW_UNCONNECTED;
  wire NLW_r_V_i_i_reg_386_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_r_V_i_i_reg_386_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_r_V_i_i_reg_386_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_r_V_i_i_reg_386_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_r_V_i_i_reg_386_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_r_V_i_i_reg_386_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_r_V_i_i_reg_386_reg_P_UNCONNECTED;

  LUT6 #(
    .INIT(64'h4B00FFFFFFFF0F00)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG[0][1]_i_2_n_0 ),
        .I1(p_Val2_6_reg_396[1]),
        .I2(p_Val2_6_reg_396[7]),
        .I3(tmp_55_fu_283_p3),
        .I4(p_Val2_6_reg_396[0]),
        .I5(tmp_reg_401),
        .O(\p_Val2_6_reg_396_reg[7]_0 [0]));
  LUT6 #(
    .INIT(64'h60FFFF30FF30FF30)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG[0][1]_i_2_n_0 ),
        .I1(p_Val2_6_reg_396[7]),
        .I2(tmp_55_fu_283_p3),
        .I3(p_Val2_6_reg_396[1]),
        .I4(tmp_reg_401),
        .I5(p_Val2_6_reg_396[0]),
        .O(\p_Val2_6_reg_396_reg[7]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][1]_i_2 
       (.I0(p_Val2_6_reg_396[6]),
        .I1(p_Val2_6_reg_396[4]),
        .I2(p_Val2_6_reg_396[5]),
        .I3(p_Val2_6_reg_396[3]),
        .I4(p_Val2_6_reg_396[2]),
        .O(\SRL_SIG[0][1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F004B00FFFF)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG[0][3]_i_2_n_0 ),
        .I1(p_Val2_6_reg_396[3]),
        .I2(p_Val2_6_reg_396[7]),
        .I3(tmp_55_fu_283_p3),
        .I4(p_Val2_6_reg_396[2]),
        .I5(\SRL_SIG[0][3]_i_3_n_0 ),
        .O(\p_Val2_6_reg_396_reg[7]_0 [2]));
  LUT6 #(
    .INIT(64'hFF3060FFFF30FF30)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG[0][3]_i_2_n_0 ),
        .I1(p_Val2_6_reg_396[7]),
        .I2(tmp_55_fu_283_p3),
        .I3(p_Val2_6_reg_396[3]),
        .I4(\SRL_SIG[0][3]_i_3_n_0 ),
        .I5(p_Val2_6_reg_396[2]),
        .O(\p_Val2_6_reg_396_reg[7]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_2 
       (.I0(p_Val2_6_reg_396[5]),
        .I1(p_Val2_6_reg_396[4]),
        .I2(p_Val2_6_reg_396[6]),
        .O(\SRL_SIG[0][3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \SRL_SIG[0][3]_i_3 
       (.I0(p_Val2_6_reg_396[0]),
        .I1(tmp_reg_401),
        .I2(p_Val2_6_reg_396[1]),
        .O(\SRL_SIG[0][3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0F008700FFFF)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(p_Val2_6_reg_396[5]),
        .I1(p_Val2_6_reg_396[6]),
        .I2(p_Val2_6_reg_396[7]),
        .I3(tmp_55_fu_283_p3),
        .I4(p_Val2_6_reg_396[4]),
        .I5(\SRL_SIG[0][7]_i_3_n_0 ),
        .O(\p_Val2_6_reg_396_reg[7]_0 [4]));
  LUT6 #(
    .INIT(64'hFF3090FFFF30FF30)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(p_Val2_6_reg_396[6]),
        .I1(p_Val2_6_reg_396[7]),
        .I2(tmp_55_fu_283_p3),
        .I3(p_Val2_6_reg_396[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_0 ),
        .I5(p_Val2_6_reg_396[4]),
        .O(\p_Val2_6_reg_396_reg[7]_0 [5]));
  LUT6 #(
    .INIT(64'hF48FF4F4F4F4F4F4)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(p_Val2_6_reg_396[7]),
        .I1(tmp_55_fu_283_p3),
        .I2(p_Val2_6_reg_396[6]),
        .I3(\SRL_SIG[0][7]_i_3_n_0 ),
        .I4(p_Val2_6_reg_396[5]),
        .I5(p_Val2_6_reg_396[4]),
        .O(\p_Val2_6_reg_396_reg[7]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \SRL_SIG[0][7]_i_1__2 
       (.I0(src_bw_data_stream_0_full_n),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(tmp_88_i_reg_362_pp0_iter3_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAA6AAA)) 
    \SRL_SIG[0][7]_i_2 
       (.I0(p_Val2_6_reg_396[7]),
        .I1(p_Val2_6_reg_396[6]),
        .I2(p_Val2_6_reg_396[4]),
        .I3(p_Val2_6_reg_396[5]),
        .I4(\SRL_SIG[0][7]_i_3_n_0 ),
        .I5(tmp_55_fu_283_p3),
        .O(\p_Val2_6_reg_396_reg[7]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \SRL_SIG[0][7]_i_3 
       (.I0(p_Val2_6_reg_396[3]),
        .I1(p_Val2_6_reg_396[2]),
        .I2(p_Val2_6_reg_396[1]),
        .I3(tmp_reg_401),
        .I4(p_Val2_6_reg_396[0]),
        .O(\SRL_SIG[0][7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h2F22FF22FF22FF22)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(Q[1]),
        .I1(CO),
        .I2(CvtColor_U0_ap_start),
        .I3(Q[0]),
        .I4(src_cols_V_c44_empty_n),
        .I5(src_rows_V_c43_empty_n),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(CvtColor_U0_ap_start),
        .I1(Q[0]),
        .I2(src_cols_V_c44_empty_n),
        .I3(src_rows_V_c43_empty_n),
        .I4(ap_CS_fsm_state8),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\i_i_reg_195_reg_n_0_[27] ),
        .I1(rows_reg_348[27]),
        .I2(\i_i_reg_195_reg_n_0_[26] ),
        .I3(rows_reg_348[26]),
        .O(\ap_CS_fsm[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\i_i_reg_195_reg_n_0_[25] ),
        .I1(rows_reg_348[25]),
        .I2(\i_i_reg_195_reg_n_0_[24] ),
        .I3(rows_reg_348[24]),
        .O(\ap_CS_fsm[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13 
       (.I0(rows_reg_348[22]),
        .I1(\i_i_reg_195_reg_n_0_[22] ),
        .I2(\i_i_reg_195_reg_n_0_[23] ),
        .I3(rows_reg_348[23]),
        .O(\ap_CS_fsm[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(rows_reg_348[20]),
        .I1(\i_i_reg_195_reg_n_0_[20] ),
        .I2(\i_i_reg_195_reg_n_0_[21] ),
        .I3(rows_reg_348[21]),
        .O(\ap_CS_fsm[2]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(rows_reg_348[18]),
        .I1(\i_i_reg_195_reg_n_0_[18] ),
        .I2(\i_i_reg_195_reg_n_0_[19] ),
        .I3(rows_reg_348[19]),
        .O(\ap_CS_fsm[2]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(rows_reg_348[16]),
        .I1(\i_i_reg_195_reg_n_0_[16] ),
        .I2(\i_i_reg_195_reg_n_0_[17] ),
        .I3(rows_reg_348[17]),
        .O(\ap_CS_fsm[2]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\i_i_reg_195_reg_n_0_[23] ),
        .I1(rows_reg_348[23]),
        .I2(\i_i_reg_195_reg_n_0_[22] ),
        .I3(rows_reg_348[22]),
        .O(\ap_CS_fsm[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\i_i_reg_195_reg_n_0_[21] ),
        .I1(rows_reg_348[21]),
        .I2(\i_i_reg_195_reg_n_0_[20] ),
        .I3(rows_reg_348[20]),
        .O(\ap_CS_fsm[2]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\i_i_reg_195_reg_n_0_[19] ),
        .I1(rows_reg_348[19]),
        .I2(\i_i_reg_195_reg_n_0_[18] ),
        .I3(rows_reg_348[18]),
        .O(\ap_CS_fsm[2]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\i_i_reg_195_reg_n_0_[17] ),
        .I1(rows_reg_348[17]),
        .I2(\i_i_reg_195_reg_n_0_[16] ),
        .I3(rows_reg_348[16]),
        .O(\ap_CS_fsm[2]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_22 
       (.I0(rows_reg_348[14]),
        .I1(\i_i_reg_195_reg_n_0_[14] ),
        .I2(\i_i_reg_195_reg_n_0_[15] ),
        .I3(rows_reg_348[15]),
        .O(\ap_CS_fsm[2]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(rows_reg_348[12]),
        .I1(\i_i_reg_195_reg_n_0_[12] ),
        .I2(\i_i_reg_195_reg_n_0_[13] ),
        .I3(rows_reg_348[13]),
        .O(\ap_CS_fsm[2]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(rows_reg_348[10]),
        .I1(\i_i_reg_195_reg_n_0_[10] ),
        .I2(\i_i_reg_195_reg_n_0_[11] ),
        .I3(rows_reg_348[11]),
        .O(\ap_CS_fsm[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(rows_reg_348[8]),
        .I1(\i_i_reg_195_reg_n_0_[8] ),
        .I2(\i_i_reg_195_reg_n_0_[9] ),
        .I3(rows_reg_348[9]),
        .O(\ap_CS_fsm[2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(\i_i_reg_195_reg_n_0_[15] ),
        .I1(rows_reg_348[15]),
        .I2(\i_i_reg_195_reg_n_0_[14] ),
        .I3(rows_reg_348[14]),
        .O(\ap_CS_fsm[2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(\i_i_reg_195_reg_n_0_[13] ),
        .I1(rows_reg_348[13]),
        .I2(\i_i_reg_195_reg_n_0_[12] ),
        .I3(rows_reg_348[12]),
        .O(\ap_CS_fsm[2]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(\i_i_reg_195_reg_n_0_[11] ),
        .I1(rows_reg_348[11]),
        .I2(\i_i_reg_195_reg_n_0_[10] ),
        .I3(rows_reg_348[10]),
        .O(\ap_CS_fsm[2]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(\i_i_reg_195_reg_n_0_[9] ),
        .I1(rows_reg_348[9]),
        .I2(\i_i_reg_195_reg_n_0_[8] ),
        .I3(rows_reg_348[8]),
        .O(\ap_CS_fsm[2]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(rows_reg_348[6]),
        .I1(\i_i_reg_195_reg_n_0_[6] ),
        .I2(\i_i_reg_195_reg_n_0_[7] ),
        .I3(rows_reg_348[7]),
        .O(\ap_CS_fsm[2]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(rows_reg_348[4]),
        .I1(\i_i_reg_195_reg_n_0_[4] ),
        .I2(\i_i_reg_195_reg_n_0_[5] ),
        .I3(rows_reg_348[5]),
        .O(\ap_CS_fsm[2]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(rows_reg_348[2]),
        .I1(\i_i_reg_195_reg_n_0_[2] ),
        .I2(\i_i_reg_195_reg_n_0_[3] ),
        .I3(rows_reg_348[3]),
        .O(\ap_CS_fsm[2]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(rows_reg_348[0]),
        .I1(\i_i_reg_195_reg_n_0_[0] ),
        .I2(\i_i_reg_195_reg_n_0_[1] ),
        .I3(rows_reg_348[1]),
        .O(\ap_CS_fsm[2]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(\i_i_reg_195_reg_n_0_[7] ),
        .I1(rows_reg_348[7]),
        .I2(\i_i_reg_195_reg_n_0_[6] ),
        .I3(rows_reg_348[6]),
        .O(\ap_CS_fsm[2]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(\i_i_reg_195_reg_n_0_[5] ),
        .I1(rows_reg_348[5]),
        .I2(\i_i_reg_195_reg_n_0_[4] ),
        .I3(rows_reg_348[4]),
        .O(\ap_CS_fsm[2]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(\i_i_reg_195_reg_n_0_[3] ),
        .I1(rows_reg_348[3]),
        .I2(\i_i_reg_195_reg_n_0_[2] ),
        .I3(rows_reg_348[2]),
        .O(\ap_CS_fsm[2]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(\i_i_reg_195_reg_n_0_[1] ),
        .I1(rows_reg_348[1]),
        .I2(\i_i_reg_195_reg_n_0_[0] ),
        .I3(rows_reg_348[0]),
        .O(\ap_CS_fsm[2]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_4 
       (.I0(rows_reg_348[31]),
        .I1(rows_reg_348[30]),
        .I2(\i_i_reg_195_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(rows_reg_348[28]),
        .I1(\i_i_reg_195_reg_n_0_[28] ),
        .I2(\i_i_reg_195_reg_n_0_[29] ),
        .I3(rows_reg_348[29]),
        .O(\ap_CS_fsm[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(rows_reg_348[26]),
        .I1(\i_i_reg_195_reg_n_0_[26] ),
        .I2(\i_i_reg_195_reg_n_0_[27] ),
        .I3(rows_reg_348[27]),
        .O(\ap_CS_fsm[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(rows_reg_348[24]),
        .I1(\i_i_reg_195_reg_n_0_[24] ),
        .I2(\i_i_reg_195_reg_n_0_[25] ),
        .I3(rows_reg_348[25]),
        .O(\ap_CS_fsm[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\i_i_reg_195_reg_n_0_[30] ),
        .I1(rows_reg_348[30]),
        .I2(rows_reg_348[31]),
        .O(\ap_CS_fsm[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\i_i_reg_195_reg_n_0_[29] ),
        .I1(rows_reg_348[29]),
        .I2(\i_i_reg_195_reg_n_0_[28] ),
        .I3(rows_reg_348[28]),
        .O(\ap_CS_fsm[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\ap_CS_fsm[3]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0004000400FF0004)) 
    \ap_CS_fsm[3]_i_2 
       (.I0(tmp_88_i_fu_236_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\ap_CS_fsm[3]_i_2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_12 
       (.CI(\ap_CS_fsm_reg[2]_i_21_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_12_n_0 ,\ap_CS_fsm_reg[2]_i_12_n_1 ,\ap_CS_fsm_reg[2]_i_12_n_2 ,\ap_CS_fsm_reg[2]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_22_n_0 ,\ap_CS_fsm[2]_i_23_n_0 ,\ap_CS_fsm[2]_i_24_n_0 ,\ap_CS_fsm[2]_i_25_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_26_n_0 ,\ap_CS_fsm[2]_i_27_n_0 ,\ap_CS_fsm[2]_i_28_n_0 ,\ap_CS_fsm[2]_i_29_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_3_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_1 ,\ap_CS_fsm_reg[2]_i_2_n_2 ,\ap_CS_fsm_reg[2]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_4_n_0 ,\ap_CS_fsm[2]_i_5_n_0 ,\ap_CS_fsm[2]_i_6_n_0 ,\ap_CS_fsm[2]_i_7_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8_n_0 ,\ap_CS_fsm[2]_i_9_n_0 ,\ap_CS_fsm[2]_i_10_n_0 ,\ap_CS_fsm[2]_i_11_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_21_n_0 ,\ap_CS_fsm_reg[2]_i_21_n_1 ,\ap_CS_fsm_reg[2]_i_21_n_2 ,\ap_CS_fsm_reg[2]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_30_n_0 ,\ap_CS_fsm[2]_i_31_n_0 ,\ap_CS_fsm[2]_i_32_n_0 ,\ap_CS_fsm[2]_i_33_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_34_n_0 ,\ap_CS_fsm[2]_i_35_n_0 ,\ap_CS_fsm[2]_i_36_n_0 ,\ap_CS_fsm[2]_i_37_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3 
       (.CI(\ap_CS_fsm_reg[2]_i_12_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3_n_0 ,\ap_CS_fsm_reg[2]_i_3_n_1 ,\ap_CS_fsm_reg[2]_i_3_n_2 ,\ap_CS_fsm_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13_n_0 ,\ap_CS_fsm[2]_i_14_n_0 ,\ap_CS_fsm[2]_i_15_n_0 ,\ap_CS_fsm[2]_i_16_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17_n_0 ,\ap_CS_fsm[2]_i_18_n_0 ,\ap_CS_fsm[2]_i_19_n_0 ,\ap_CS_fsm[2]_i_20_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state8),
        .R(SS));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(CO),
        .I2(Q[1]),
        .I3(ap_rst_n),
        .I4(tmp_88_i_reg_3620),
        .I5(tmp_88_i_fu_236_p2),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(tmp_88_i_reg_3620));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0A0C000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(tmp_88_i_fu_236_p2),
        .O(ap_enable_reg_pp0_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter3_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter3),
        .O(ap_enable_reg_pp0_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  LUT6 #(
    .INIT(64'h00A0C0A0C0A0C0A0)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(ap_enable_reg_pp0_iter4_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_enable_reg_pp0_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter4_reg_n_0),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_canny_edge_mac_mucud canny_edge_mac_mucud_U40
       (.P({p_0_in,canny_edge_mac_mucud_U40_n_8}),
        .Q(ap_CS_fsm_pp0_stage0),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .p(canny_edge_mac_mucud_U40_n_12),
        .p_0(p_0),
        .p_1({canny_edge_mac_mudEe_U41_n_0,canny_edge_mac_mudEe_U41_n_1,canny_edge_mac_mudEe_U41_n_2,canny_edge_mac_mudEe_U41_n_3,canny_edge_mac_mudEe_U41_n_4,canny_edge_mac_mudEe_U41_n_5,canny_edge_mac_mudEe_U41_n_6,canny_edge_mac_mudEe_U41_n_7,canny_edge_mac_mudEe_U41_n_8,canny_edge_mac_mudEe_U41_n_9,canny_edge_mac_mudEe_U41_n_10,canny_edge_mac_mudEe_U41_n_11,canny_edge_mac_mudEe_U41_n_12,canny_edge_mac_mudEe_U41_n_13,canny_edge_mac_mudEe_U41_n_14,canny_edge_mac_mudEe_U41_n_15,canny_edge_mac_mudEe_U41_n_16,canny_edge_mac_mudEe_U41_n_17,canny_edge_mac_mudEe_U41_n_18,canny_edge_mac_mudEe_U41_n_19,canny_edge_mac_mudEe_U41_n_20,canny_edge_mac_mudEe_U41_n_21,canny_edge_mac_mudEe_U41_n_22,canny_edge_mac_mudEe_U41_n_23,canny_edge_mac_mudEe_U41_n_24,canny_edge_mac_mudEe_U41_n_25,canny_edge_mac_mudEe_U41_n_26,canny_edge_mac_mudEe_U41_n_27,canny_edge_mac_mudEe_U41_n_28}),
        .p_2(ap_enable_reg_pp0_iter4_reg_n_0),
        .r_V_i_i_reg_386_reg_i_11(ap_enable_reg_pp0_iter1_reg_n_0),
        .src_bw_data_stream_0_full_n(src_bw_data_stream_0_full_n),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .tmp_55_fu_283_p3(tmp_55_fu_283_p3),
        .tmp_58_reg_3710(tmp_58_reg_3710),
        .tmp_88_i_reg_362(tmp_88_i_reg_362),
        .tmp_88_i_reg_362_pp0_iter2_reg(tmp_88_i_reg_362_pp0_iter2_reg),
        .tmp_88_i_reg_362_pp0_iter3_reg(tmp_88_i_reg_362_pp0_iter3_reg));
  cv_ov5640_canny_edge_0_0_canny_edge_mac_mudEe canny_edge_mac_mudEe_U41
       (.PCOUT({r_V_i_i_reg_386_reg_n_106,r_V_i_i_reg_386_reg_n_107,r_V_i_i_reg_386_reg_n_108,r_V_i_i_reg_386_reg_n_109,r_V_i_i_reg_386_reg_n_110,r_V_i_i_reg_386_reg_n_111,r_V_i_i_reg_386_reg_n_112,r_V_i_i_reg_386_reg_n_113,r_V_i_i_reg_386_reg_n_114,r_V_i_i_reg_386_reg_n_115,r_V_i_i_reg_386_reg_n_116,r_V_i_i_reg_386_reg_n_117,r_V_i_i_reg_386_reg_n_118,r_V_i_i_reg_386_reg_n_119,r_V_i_i_reg_386_reg_n_120,r_V_i_i_reg_386_reg_n_121,r_V_i_i_reg_386_reg_n_122,r_V_i_i_reg_386_reg_n_123,r_V_i_i_reg_386_reg_n_124,r_V_i_i_reg_386_reg_n_125,r_V_i_i_reg_386_reg_n_126,r_V_i_i_reg_386_reg_n_127,r_V_i_i_reg_386_reg_n_128,r_V_i_i_reg_386_reg_n_129,r_V_i_i_reg_386_reg_n_130,r_V_i_i_reg_386_reg_n_131,r_V_i_i_reg_386_reg_n_132,r_V_i_i_reg_386_reg_n_133,r_V_i_i_reg_386_reg_n_134,r_V_i_i_reg_386_reg_n_135,r_V_i_i_reg_386_reg_n_136,r_V_i_i_reg_386_reg_n_137,r_V_i_i_reg_386_reg_n_138,r_V_i_i_reg_386_reg_n_139,r_V_i_i_reg_386_reg_n_140,r_V_i_i_reg_386_reg_n_141,r_V_i_i_reg_386_reg_n_142,r_V_i_i_reg_386_reg_n_143,r_V_i_i_reg_386_reg_n_144,r_V_i_i_reg_386_reg_n_145,r_V_i_i_reg_386_reg_n_146,r_V_i_i_reg_386_reg_n_147,r_V_i_i_reg_386_reg_n_148,r_V_i_i_reg_386_reg_n_149,r_V_i_i_reg_386_reg_n_150,r_V_i_i_reg_386_reg_n_151,r_V_i_i_reg_386_reg_n_152,r_V_i_i_reg_386_reg_n_153}),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p({canny_edge_mac_mudEe_U41_n_0,canny_edge_mac_mudEe_U41_n_1,canny_edge_mac_mudEe_U41_n_2,canny_edge_mac_mudEe_U41_n_3,canny_edge_mac_mudEe_U41_n_4,canny_edge_mac_mudEe_U41_n_5,canny_edge_mac_mudEe_U41_n_6,canny_edge_mac_mudEe_U41_n_7,canny_edge_mac_mudEe_U41_n_8,canny_edge_mac_mudEe_U41_n_9,canny_edge_mac_mudEe_U41_n_10,canny_edge_mac_mudEe_U41_n_11,canny_edge_mac_mudEe_U41_n_12,canny_edge_mac_mudEe_U41_n_13,canny_edge_mac_mudEe_U41_n_14,canny_edge_mac_mudEe_U41_n_15,canny_edge_mac_mudEe_U41_n_16,canny_edge_mac_mudEe_U41_n_17,canny_edge_mac_mudEe_U41_n_18,canny_edge_mac_mudEe_U41_n_19,canny_edge_mac_mudEe_U41_n_20,canny_edge_mac_mudEe_U41_n_21,canny_edge_mac_mudEe_U41_n_22,canny_edge_mac_mudEe_U41_n_23,canny_edge_mac_mudEe_U41_n_24,canny_edge_mac_mudEe_U41_n_25,canny_edge_mac_mudEe_U41_n_26,canny_edge_mac_mudEe_U41_n_27,canny_edge_mac_mudEe_U41_n_28}),
        .p_0(p),
        .tmp_58_reg_3710(tmp_58_reg_3710));
  FDRE \cols_reg_343_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[0]),
        .Q(cols_reg_343[0]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[10]),
        .Q(cols_reg_343[10]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[11]),
        .Q(cols_reg_343[11]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[12]),
        .Q(cols_reg_343[12]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[13]),
        .Q(cols_reg_343[13]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[14]),
        .Q(cols_reg_343[14]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[15]),
        .Q(cols_reg_343[15]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[16]),
        .Q(cols_reg_343[16]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[17]),
        .Q(cols_reg_343[17]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[18]),
        .Q(cols_reg_343[18]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[19]),
        .Q(cols_reg_343[19]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[1]),
        .Q(cols_reg_343[1]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[20]),
        .Q(cols_reg_343[20]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[21]),
        .Q(cols_reg_343[21]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[22]),
        .Q(cols_reg_343[22]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[23]),
        .Q(cols_reg_343[23]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[24]),
        .Q(cols_reg_343[24]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[25]),
        .Q(cols_reg_343[25]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[26]),
        .Q(cols_reg_343[26]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[27]),
        .Q(cols_reg_343[27]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[28]),
        .Q(cols_reg_343[28]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[29]),
        .Q(cols_reg_343[29]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[2]),
        .Q(cols_reg_343[2]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[30]),
        .Q(cols_reg_343[30]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[31]),
        .Q(cols_reg_343[31]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[3]),
        .Q(cols_reg_343[3]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[4]),
        .Q(cols_reg_343[4]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[5]),
        .Q(cols_reg_343[5]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[6]),
        .Q(cols_reg_343[6]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[7]),
        .Q(cols_reg_343[7]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[8]),
        .Q(cols_reg_343[8]),
        .R(1'b0));
  FDRE \cols_reg_343_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(D[9]),
        .Q(cols_reg_343[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_i_reg_195[30]_i_1 
       (.I0(src_rows_V_c43_empty_n),
        .I1(src_cols_V_c44_empty_n),
        .I2(Q[0]),
        .I3(CvtColor_U0_ap_start),
        .I4(ap_CS_fsm_state8),
        .O(i_i_reg_195));
  FDRE \i_i_reg_195_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[0]),
        .Q(\i_i_reg_195_reg_n_0_[0] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[10]),
        .Q(\i_i_reg_195_reg_n_0_[10] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[11]),
        .Q(\i_i_reg_195_reg_n_0_[11] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[12]),
        .Q(\i_i_reg_195_reg_n_0_[12] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[13]),
        .Q(\i_i_reg_195_reg_n_0_[13] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[14]),
        .Q(\i_i_reg_195_reg_n_0_[14] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[15]),
        .Q(\i_i_reg_195_reg_n_0_[15] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[16]),
        .Q(\i_i_reg_195_reg_n_0_[16] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[17]),
        .Q(\i_i_reg_195_reg_n_0_[17] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[18]),
        .Q(\i_i_reg_195_reg_n_0_[18] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[19]),
        .Q(\i_i_reg_195_reg_n_0_[19] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[1]),
        .Q(\i_i_reg_195_reg_n_0_[1] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[20]),
        .Q(\i_i_reg_195_reg_n_0_[20] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[21]),
        .Q(\i_i_reg_195_reg_n_0_[21] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[22]),
        .Q(\i_i_reg_195_reg_n_0_[22] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[23]),
        .Q(\i_i_reg_195_reg_n_0_[23] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[24]),
        .Q(\i_i_reg_195_reg_n_0_[24] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[25]),
        .Q(\i_i_reg_195_reg_n_0_[25] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[26]),
        .Q(\i_i_reg_195_reg_n_0_[26] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[27]),
        .Q(\i_i_reg_195_reg_n_0_[27] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[28]),
        .Q(\i_i_reg_195_reg_n_0_[28] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[29]),
        .Q(\i_i_reg_195_reg_n_0_[29] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[2]),
        .Q(\i_i_reg_195_reg_n_0_[2] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[30]),
        .Q(\i_i_reg_195_reg_n_0_[30] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[3]),
        .Q(\i_i_reg_195_reg_n_0_[3] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[4]),
        .Q(\i_i_reg_195_reg_n_0_[4] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[5]),
        .Q(\i_i_reg_195_reg_n_0_[5] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[6]),
        .Q(\i_i_reg_195_reg_n_0_[6] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[7]),
        .Q(\i_i_reg_195_reg_n_0_[7] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[8]),
        .Q(\i_i_reg_195_reg_n_0_[8] ),
        .R(i_i_reg_195));
  FDRE \i_i_reg_195_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state8),
        .D(i_reg_357[9]),
        .Q(\i_i_reg_195_reg_n_0_[9] ),
        .R(i_i_reg_195));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_357[0]_i_1 
       (.I0(\i_i_reg_195_reg_n_0_[0] ),
        .O(i_fu_226_p2[0]));
  FDRE \i_reg_357_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[0]),
        .Q(i_reg_357[0]),
        .R(1'b0));
  FDRE \i_reg_357_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[10]),
        .Q(i_reg_357[10]),
        .R(1'b0));
  FDRE \i_reg_357_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[11]),
        .Q(i_reg_357[11]),
        .R(1'b0));
  FDRE \i_reg_357_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[12]),
        .Q(i_reg_357[12]),
        .R(1'b0));
  CARRY4 \i_reg_357_reg[12]_i_1 
       (.CI(\i_reg_357_reg[8]_i_1_n_0 ),
        .CO({\i_reg_357_reg[12]_i_1_n_0 ,\i_reg_357_reg[12]_i_1_n_1 ,\i_reg_357_reg[12]_i_1_n_2 ,\i_reg_357_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_226_p2[12:9]),
        .S({\i_i_reg_195_reg_n_0_[12] ,\i_i_reg_195_reg_n_0_[11] ,\i_i_reg_195_reg_n_0_[10] ,\i_i_reg_195_reg_n_0_[9] }));
  FDRE \i_reg_357_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[13]),
        .Q(i_reg_357[13]),
        .R(1'b0));
  FDRE \i_reg_357_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[14]),
        .Q(i_reg_357[14]),
        .R(1'b0));
  FDRE \i_reg_357_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[15]),
        .Q(i_reg_357[15]),
        .R(1'b0));
  FDRE \i_reg_357_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[16]),
        .Q(i_reg_357[16]),
        .R(1'b0));
  CARRY4 \i_reg_357_reg[16]_i_1 
       (.CI(\i_reg_357_reg[12]_i_1_n_0 ),
        .CO({\i_reg_357_reg[16]_i_1_n_0 ,\i_reg_357_reg[16]_i_1_n_1 ,\i_reg_357_reg[16]_i_1_n_2 ,\i_reg_357_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_226_p2[16:13]),
        .S({\i_i_reg_195_reg_n_0_[16] ,\i_i_reg_195_reg_n_0_[15] ,\i_i_reg_195_reg_n_0_[14] ,\i_i_reg_195_reg_n_0_[13] }));
  FDRE \i_reg_357_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[17]),
        .Q(i_reg_357[17]),
        .R(1'b0));
  FDRE \i_reg_357_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[18]),
        .Q(i_reg_357[18]),
        .R(1'b0));
  FDRE \i_reg_357_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[19]),
        .Q(i_reg_357[19]),
        .R(1'b0));
  FDRE \i_reg_357_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[1]),
        .Q(i_reg_357[1]),
        .R(1'b0));
  FDRE \i_reg_357_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[20]),
        .Q(i_reg_357[20]),
        .R(1'b0));
  CARRY4 \i_reg_357_reg[20]_i_1 
       (.CI(\i_reg_357_reg[16]_i_1_n_0 ),
        .CO({\i_reg_357_reg[20]_i_1_n_0 ,\i_reg_357_reg[20]_i_1_n_1 ,\i_reg_357_reg[20]_i_1_n_2 ,\i_reg_357_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_226_p2[20:17]),
        .S({\i_i_reg_195_reg_n_0_[20] ,\i_i_reg_195_reg_n_0_[19] ,\i_i_reg_195_reg_n_0_[18] ,\i_i_reg_195_reg_n_0_[17] }));
  FDRE \i_reg_357_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[21]),
        .Q(i_reg_357[21]),
        .R(1'b0));
  FDRE \i_reg_357_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[22]),
        .Q(i_reg_357[22]),
        .R(1'b0));
  FDRE \i_reg_357_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[23]),
        .Q(i_reg_357[23]),
        .R(1'b0));
  FDRE \i_reg_357_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[24]),
        .Q(i_reg_357[24]),
        .R(1'b0));
  CARRY4 \i_reg_357_reg[24]_i_1 
       (.CI(\i_reg_357_reg[20]_i_1_n_0 ),
        .CO({\i_reg_357_reg[24]_i_1_n_0 ,\i_reg_357_reg[24]_i_1_n_1 ,\i_reg_357_reg[24]_i_1_n_2 ,\i_reg_357_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_226_p2[24:21]),
        .S({\i_i_reg_195_reg_n_0_[24] ,\i_i_reg_195_reg_n_0_[23] ,\i_i_reg_195_reg_n_0_[22] ,\i_i_reg_195_reg_n_0_[21] }));
  FDRE \i_reg_357_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[25]),
        .Q(i_reg_357[25]),
        .R(1'b0));
  FDRE \i_reg_357_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[26]),
        .Q(i_reg_357[26]),
        .R(1'b0));
  FDRE \i_reg_357_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[27]),
        .Q(i_reg_357[27]),
        .R(1'b0));
  FDRE \i_reg_357_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[28]),
        .Q(i_reg_357[28]),
        .R(1'b0));
  CARRY4 \i_reg_357_reg[28]_i_1 
       (.CI(\i_reg_357_reg[24]_i_1_n_0 ),
        .CO({\i_reg_357_reg[28]_i_1_n_0 ,\i_reg_357_reg[28]_i_1_n_1 ,\i_reg_357_reg[28]_i_1_n_2 ,\i_reg_357_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_226_p2[28:25]),
        .S({\i_i_reg_195_reg_n_0_[28] ,\i_i_reg_195_reg_n_0_[27] ,\i_i_reg_195_reg_n_0_[26] ,\i_i_reg_195_reg_n_0_[25] }));
  FDRE \i_reg_357_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[29]),
        .Q(i_reg_357[29]),
        .R(1'b0));
  FDRE \i_reg_357_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[2]),
        .Q(i_reg_357[2]),
        .R(1'b0));
  FDRE \i_reg_357_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[30]),
        .Q(i_reg_357[30]),
        .R(1'b0));
  CARRY4 \i_reg_357_reg[30]_i_1 
       (.CI(\i_reg_357_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_reg_357_reg[30]_i_1_CO_UNCONNECTED [3:1],\i_reg_357_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_357_reg[30]_i_1_O_UNCONNECTED [3:2],i_fu_226_p2[30:29]}),
        .S({1'b0,1'b0,\i_i_reg_195_reg_n_0_[30] ,\i_i_reg_195_reg_n_0_[29] }));
  FDRE \i_reg_357_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[3]),
        .Q(i_reg_357[3]),
        .R(1'b0));
  FDRE \i_reg_357_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[4]),
        .Q(i_reg_357[4]),
        .R(1'b0));
  CARRY4 \i_reg_357_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_357_reg[4]_i_1_n_0 ,\i_reg_357_reg[4]_i_1_n_1 ,\i_reg_357_reg[4]_i_1_n_2 ,\i_reg_357_reg[4]_i_1_n_3 }),
        .CYINIT(\i_i_reg_195_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_226_p2[4:1]),
        .S({\i_i_reg_195_reg_n_0_[4] ,\i_i_reg_195_reg_n_0_[3] ,\i_i_reg_195_reg_n_0_[2] ,\i_i_reg_195_reg_n_0_[1] }));
  FDRE \i_reg_357_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[5]),
        .Q(i_reg_357[5]),
        .R(1'b0));
  FDRE \i_reg_357_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[6]),
        .Q(i_reg_357[6]),
        .R(1'b0));
  FDRE \i_reg_357_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[7]),
        .Q(i_reg_357[7]),
        .R(1'b0));
  FDRE \i_reg_357_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[8]),
        .Q(i_reg_357[8]),
        .R(1'b0));
  CARRY4 \i_reg_357_reg[8]_i_1 
       (.CI(\i_reg_357_reg[4]_i_1_n_0 ),
        .CO({\i_reg_357_reg[8]_i_1_n_0 ,\i_reg_357_reg[8]_i_1_n_1 ,\i_reg_357_reg[8]_i_1_n_2 ,\i_reg_357_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_226_p2[8:5]),
        .S({\i_i_reg_195_reg_n_0_[8] ,\i_i_reg_195_reg_n_0_[7] ,\i_i_reg_195_reg_n_0_[6] ,\i_i_reg_195_reg_n_0_[5] }));
  FDRE \i_reg_357_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_226_p2[9]),
        .Q(i_reg_357[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000070000000)) 
    internal_full_n_i_2__36
       (.I0(src_bw_data_stream_0_empty_n),
        .I1(internal_full_n_reg),
        .I2(src_bw_data_stream_0_full_n),
        .I3(ap_enable_reg_pp0_iter4_reg_n_0),
        .I4(tmp_88_i_reg_362_pp0_iter3_reg),
        .I5(ap_block_pp0_stage0_subdone),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h4000404040404040)) 
    internal_full_n_i_3__11
       (.I0(CO),
        .I1(Q[1]),
        .I2(CvtColor_U0_ap_start),
        .I3(start_once_reg),
        .I4(internal_full_n_reg_0),
        .I5(start_for_CvtColor_U0_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'h8088888888888888)) 
    internal_full_n_i_3__4
       (.I0(internal_full_n_reg),
        .I1(src_bw_data_stream_0_empty_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_88_i_reg_362_pp0_iter3_reg),
        .I4(ap_enable_reg_pp0_iter4_reg_n_0),
        .I5(src_bw_data_stream_0_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'hFF7F000000000000)) 
    \j_i_reg_206[0]_i_1 
       (.I0(tmp_88_i_fu_236_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(Q[1]),
        .I5(CO),
        .O(j_i_reg_206));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_10 
       (.I0(cols_reg_343[24]),
        .I1(j_i_reg_206_reg[24]),
        .I2(j_i_reg_206_reg[25]),
        .I3(cols_reg_343[25]),
        .O(\j_i_reg_206[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \j_i_reg_206[0]_i_11 
       (.I0(j_i_reg_206_reg[30]),
        .I1(cols_reg_343[30]),
        .I2(cols_reg_343[31]),
        .O(\j_i_reg_206[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_12 
       (.I0(j_i_reg_206_reg[29]),
        .I1(cols_reg_343[29]),
        .I2(j_i_reg_206_reg[28]),
        .I3(cols_reg_343[28]),
        .O(\j_i_reg_206[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_13 
       (.I0(j_i_reg_206_reg[27]),
        .I1(cols_reg_343[27]),
        .I2(j_i_reg_206_reg[26]),
        .I3(cols_reg_343[26]),
        .O(\j_i_reg_206[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_14 
       (.I0(j_i_reg_206_reg[25]),
        .I1(cols_reg_343[25]),
        .I2(j_i_reg_206_reg[24]),
        .I3(cols_reg_343[24]),
        .O(\j_i_reg_206[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_16 
       (.I0(cols_reg_343[22]),
        .I1(j_i_reg_206_reg[22]),
        .I2(j_i_reg_206_reg[23]),
        .I3(cols_reg_343[23]),
        .O(\j_i_reg_206[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_17 
       (.I0(cols_reg_343[20]),
        .I1(j_i_reg_206_reg[20]),
        .I2(j_i_reg_206_reg[21]),
        .I3(cols_reg_343[21]),
        .O(\j_i_reg_206[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_18 
       (.I0(cols_reg_343[18]),
        .I1(j_i_reg_206_reg[18]),
        .I2(j_i_reg_206_reg[19]),
        .I3(cols_reg_343[19]),
        .O(\j_i_reg_206[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_19 
       (.I0(cols_reg_343[16]),
        .I1(j_i_reg_206_reg[16]),
        .I2(j_i_reg_206_reg[17]),
        .I3(cols_reg_343[17]),
        .O(\j_i_reg_206[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    \j_i_reg_206[0]_i_2 
       (.I0(tmp_88_i_fu_236_p2),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(j_i_reg_2060));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_20 
       (.I0(j_i_reg_206_reg[23]),
        .I1(cols_reg_343[23]),
        .I2(j_i_reg_206_reg[22]),
        .I3(cols_reg_343[22]),
        .O(\j_i_reg_206[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_21 
       (.I0(j_i_reg_206_reg[21]),
        .I1(cols_reg_343[21]),
        .I2(j_i_reg_206_reg[20]),
        .I3(cols_reg_343[20]),
        .O(\j_i_reg_206[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_22 
       (.I0(j_i_reg_206_reg[19]),
        .I1(cols_reg_343[19]),
        .I2(j_i_reg_206_reg[18]),
        .I3(cols_reg_343[18]),
        .O(\j_i_reg_206[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_23 
       (.I0(j_i_reg_206_reg[17]),
        .I1(cols_reg_343[17]),
        .I2(j_i_reg_206_reg[16]),
        .I3(cols_reg_343[16]),
        .O(\j_i_reg_206[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_25 
       (.I0(cols_reg_343[14]),
        .I1(j_i_reg_206_reg[14]),
        .I2(j_i_reg_206_reg[15]),
        .I3(cols_reg_343[15]),
        .O(\j_i_reg_206[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_26 
       (.I0(cols_reg_343[12]),
        .I1(j_i_reg_206_reg[12]),
        .I2(j_i_reg_206_reg[13]),
        .I3(cols_reg_343[13]),
        .O(\j_i_reg_206[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_27 
       (.I0(cols_reg_343[10]),
        .I1(j_i_reg_206_reg[10]),
        .I2(j_i_reg_206_reg[11]),
        .I3(cols_reg_343[11]),
        .O(\j_i_reg_206[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_28 
       (.I0(cols_reg_343[8]),
        .I1(j_i_reg_206_reg[8]),
        .I2(j_i_reg_206_reg[9]),
        .I3(cols_reg_343[9]),
        .O(\j_i_reg_206[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_29 
       (.I0(j_i_reg_206_reg[15]),
        .I1(cols_reg_343[15]),
        .I2(j_i_reg_206_reg[14]),
        .I3(cols_reg_343[14]),
        .O(\j_i_reg_206[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_30 
       (.I0(j_i_reg_206_reg[13]),
        .I1(cols_reg_343[13]),
        .I2(j_i_reg_206_reg[12]),
        .I3(cols_reg_343[12]),
        .O(\j_i_reg_206[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_31 
       (.I0(j_i_reg_206_reg[11]),
        .I1(cols_reg_343[11]),
        .I2(j_i_reg_206_reg[10]),
        .I3(cols_reg_343[10]),
        .O(\j_i_reg_206[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_32 
       (.I0(j_i_reg_206_reg[9]),
        .I1(cols_reg_343[9]),
        .I2(j_i_reg_206_reg[8]),
        .I3(cols_reg_343[8]),
        .O(\j_i_reg_206[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_33 
       (.I0(cols_reg_343[6]),
        .I1(j_i_reg_206_reg[6]),
        .I2(j_i_reg_206_reg[7]),
        .I3(cols_reg_343[7]),
        .O(\j_i_reg_206[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_34 
       (.I0(cols_reg_343[4]),
        .I1(j_i_reg_206_reg[4]),
        .I2(j_i_reg_206_reg[5]),
        .I3(cols_reg_343[5]),
        .O(\j_i_reg_206[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_35 
       (.I0(cols_reg_343[2]),
        .I1(j_i_reg_206_reg[2]),
        .I2(j_i_reg_206_reg[3]),
        .I3(cols_reg_343[3]),
        .O(\j_i_reg_206[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_36 
       (.I0(cols_reg_343[0]),
        .I1(j_i_reg_206_reg[0]),
        .I2(j_i_reg_206_reg[1]),
        .I3(cols_reg_343[1]),
        .O(\j_i_reg_206[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_37 
       (.I0(j_i_reg_206_reg[7]),
        .I1(cols_reg_343[7]),
        .I2(j_i_reg_206_reg[6]),
        .I3(cols_reg_343[6]),
        .O(\j_i_reg_206[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_38 
       (.I0(j_i_reg_206_reg[5]),
        .I1(cols_reg_343[5]),
        .I2(j_i_reg_206_reg[4]),
        .I3(cols_reg_343[4]),
        .O(\j_i_reg_206[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_39 
       (.I0(j_i_reg_206_reg[3]),
        .I1(cols_reg_343[3]),
        .I2(j_i_reg_206_reg[2]),
        .I3(cols_reg_343[2]),
        .O(\j_i_reg_206[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \j_i_reg_206[0]_i_40 
       (.I0(j_i_reg_206_reg[1]),
        .I1(cols_reg_343[1]),
        .I2(j_i_reg_206_reg[0]),
        .I3(cols_reg_343[0]),
        .O(\j_i_reg_206[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_206[0]_i_5 
       (.I0(j_i_reg_206_reg[0]),
        .O(\j_i_reg_206[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \j_i_reg_206[0]_i_7 
       (.I0(cols_reg_343[31]),
        .I1(cols_reg_343[30]),
        .I2(j_i_reg_206_reg[30]),
        .O(\j_i_reg_206[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_8 
       (.I0(cols_reg_343[28]),
        .I1(j_i_reg_206_reg[28]),
        .I2(j_i_reg_206_reg[29]),
        .I3(cols_reg_343[29]),
        .O(\j_i_reg_206[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \j_i_reg_206[0]_i_9 
       (.I0(cols_reg_343[26]),
        .I1(j_i_reg_206_reg[26]),
        .I2(j_i_reg_206_reg[27]),
        .I3(cols_reg_343[27]),
        .O(\j_i_reg_206[0]_i_9_n_0 ));
  FDRE \j_i_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[0]_i_3_n_7 ),
        .Q(j_i_reg_206_reg[0]),
        .R(j_i_reg_206));
  CARRY4 \j_i_reg_206_reg[0]_i_15 
       (.CI(\j_i_reg_206_reg[0]_i_24_n_0 ),
        .CO({\j_i_reg_206_reg[0]_i_15_n_0 ,\j_i_reg_206_reg[0]_i_15_n_1 ,\j_i_reg_206_reg[0]_i_15_n_2 ,\j_i_reg_206_reg[0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_206[0]_i_25_n_0 ,\j_i_reg_206[0]_i_26_n_0 ,\j_i_reg_206[0]_i_27_n_0 ,\j_i_reg_206[0]_i_28_n_0 }),
        .O(\NLW_j_i_reg_206_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_206[0]_i_29_n_0 ,\j_i_reg_206[0]_i_30_n_0 ,\j_i_reg_206[0]_i_31_n_0 ,\j_i_reg_206[0]_i_32_n_0 }));
  CARRY4 \j_i_reg_206_reg[0]_i_24 
       (.CI(1'b0),
        .CO({\j_i_reg_206_reg[0]_i_24_n_0 ,\j_i_reg_206_reg[0]_i_24_n_1 ,\j_i_reg_206_reg[0]_i_24_n_2 ,\j_i_reg_206_reg[0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_206[0]_i_33_n_0 ,\j_i_reg_206[0]_i_34_n_0 ,\j_i_reg_206[0]_i_35_n_0 ,\j_i_reg_206[0]_i_36_n_0 }),
        .O(\NLW_j_i_reg_206_reg[0]_i_24_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_206[0]_i_37_n_0 ,\j_i_reg_206[0]_i_38_n_0 ,\j_i_reg_206[0]_i_39_n_0 ,\j_i_reg_206[0]_i_40_n_0 }));
  CARRY4 \j_i_reg_206_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_i_reg_206_reg[0]_i_3_n_0 ,\j_i_reg_206_reg[0]_i_3_n_1 ,\j_i_reg_206_reg[0]_i_3_n_2 ,\j_i_reg_206_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_i_reg_206_reg[0]_i_3_n_4 ,\j_i_reg_206_reg[0]_i_3_n_5 ,\j_i_reg_206_reg[0]_i_3_n_6 ,\j_i_reg_206_reg[0]_i_3_n_7 }),
        .S({j_i_reg_206_reg[3:1],\j_i_reg_206[0]_i_5_n_0 }));
  CARRY4 \j_i_reg_206_reg[0]_i_4 
       (.CI(\j_i_reg_206_reg[0]_i_6_n_0 ),
        .CO({tmp_88_i_fu_236_p2,\j_i_reg_206_reg[0]_i_4_n_1 ,\j_i_reg_206_reg[0]_i_4_n_2 ,\j_i_reg_206_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_206[0]_i_7_n_0 ,\j_i_reg_206[0]_i_8_n_0 ,\j_i_reg_206[0]_i_9_n_0 ,\j_i_reg_206[0]_i_10_n_0 }),
        .O(\NLW_j_i_reg_206_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_206[0]_i_11_n_0 ,\j_i_reg_206[0]_i_12_n_0 ,\j_i_reg_206[0]_i_13_n_0 ,\j_i_reg_206[0]_i_14_n_0 }));
  CARRY4 \j_i_reg_206_reg[0]_i_6 
       (.CI(\j_i_reg_206_reg[0]_i_15_n_0 ),
        .CO({\j_i_reg_206_reg[0]_i_6_n_0 ,\j_i_reg_206_reg[0]_i_6_n_1 ,\j_i_reg_206_reg[0]_i_6_n_2 ,\j_i_reg_206_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\j_i_reg_206[0]_i_16_n_0 ,\j_i_reg_206[0]_i_17_n_0 ,\j_i_reg_206[0]_i_18_n_0 ,\j_i_reg_206[0]_i_19_n_0 }),
        .O(\NLW_j_i_reg_206_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\j_i_reg_206[0]_i_20_n_0 ,\j_i_reg_206[0]_i_21_n_0 ,\j_i_reg_206[0]_i_22_n_0 ,\j_i_reg_206[0]_i_23_n_0 }));
  FDRE \j_i_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[8]_i_1_n_5 ),
        .Q(j_i_reg_206_reg[10]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[11] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[8]_i_1_n_4 ),
        .Q(j_i_reg_206_reg[11]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[12] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[12]_i_1_n_7 ),
        .Q(j_i_reg_206_reg[12]),
        .R(j_i_reg_206));
  CARRY4 \j_i_reg_206_reg[12]_i_1 
       (.CI(\j_i_reg_206_reg[8]_i_1_n_0 ),
        .CO({\j_i_reg_206_reg[12]_i_1_n_0 ,\j_i_reg_206_reg[12]_i_1_n_1 ,\j_i_reg_206_reg[12]_i_1_n_2 ,\j_i_reg_206_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_206_reg[12]_i_1_n_4 ,\j_i_reg_206_reg[12]_i_1_n_5 ,\j_i_reg_206_reg[12]_i_1_n_6 ,\j_i_reg_206_reg[12]_i_1_n_7 }),
        .S(j_i_reg_206_reg[15:12]));
  FDRE \j_i_reg_206_reg[13] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[12]_i_1_n_6 ),
        .Q(j_i_reg_206_reg[13]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[14] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[12]_i_1_n_5 ),
        .Q(j_i_reg_206_reg[14]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[15] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[12]_i_1_n_4 ),
        .Q(j_i_reg_206_reg[15]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[16] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[16]_i_1_n_7 ),
        .Q(j_i_reg_206_reg[16]),
        .R(j_i_reg_206));
  CARRY4 \j_i_reg_206_reg[16]_i_1 
       (.CI(\j_i_reg_206_reg[12]_i_1_n_0 ),
        .CO({\j_i_reg_206_reg[16]_i_1_n_0 ,\j_i_reg_206_reg[16]_i_1_n_1 ,\j_i_reg_206_reg[16]_i_1_n_2 ,\j_i_reg_206_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_206_reg[16]_i_1_n_4 ,\j_i_reg_206_reg[16]_i_1_n_5 ,\j_i_reg_206_reg[16]_i_1_n_6 ,\j_i_reg_206_reg[16]_i_1_n_7 }),
        .S(j_i_reg_206_reg[19:16]));
  FDRE \j_i_reg_206_reg[17] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[16]_i_1_n_6 ),
        .Q(j_i_reg_206_reg[17]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[18] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[16]_i_1_n_5 ),
        .Q(j_i_reg_206_reg[18]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[19] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[16]_i_1_n_4 ),
        .Q(j_i_reg_206_reg[19]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[0]_i_3_n_6 ),
        .Q(j_i_reg_206_reg[1]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[20] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[20]_i_1_n_7 ),
        .Q(j_i_reg_206_reg[20]),
        .R(j_i_reg_206));
  CARRY4 \j_i_reg_206_reg[20]_i_1 
       (.CI(\j_i_reg_206_reg[16]_i_1_n_0 ),
        .CO({\j_i_reg_206_reg[20]_i_1_n_0 ,\j_i_reg_206_reg[20]_i_1_n_1 ,\j_i_reg_206_reg[20]_i_1_n_2 ,\j_i_reg_206_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_206_reg[20]_i_1_n_4 ,\j_i_reg_206_reg[20]_i_1_n_5 ,\j_i_reg_206_reg[20]_i_1_n_6 ,\j_i_reg_206_reg[20]_i_1_n_7 }),
        .S(j_i_reg_206_reg[23:20]));
  FDRE \j_i_reg_206_reg[21] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[20]_i_1_n_6 ),
        .Q(j_i_reg_206_reg[21]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[22] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[20]_i_1_n_5 ),
        .Q(j_i_reg_206_reg[22]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[23] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[20]_i_1_n_4 ),
        .Q(j_i_reg_206_reg[23]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[24] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[24]_i_1_n_7 ),
        .Q(j_i_reg_206_reg[24]),
        .R(j_i_reg_206));
  CARRY4 \j_i_reg_206_reg[24]_i_1 
       (.CI(\j_i_reg_206_reg[20]_i_1_n_0 ),
        .CO({\j_i_reg_206_reg[24]_i_1_n_0 ,\j_i_reg_206_reg[24]_i_1_n_1 ,\j_i_reg_206_reg[24]_i_1_n_2 ,\j_i_reg_206_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_206_reg[24]_i_1_n_4 ,\j_i_reg_206_reg[24]_i_1_n_5 ,\j_i_reg_206_reg[24]_i_1_n_6 ,\j_i_reg_206_reg[24]_i_1_n_7 }),
        .S(j_i_reg_206_reg[27:24]));
  FDRE \j_i_reg_206_reg[25] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[24]_i_1_n_6 ),
        .Q(j_i_reg_206_reg[25]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[26] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[24]_i_1_n_5 ),
        .Q(j_i_reg_206_reg[26]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[27] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[24]_i_1_n_4 ),
        .Q(j_i_reg_206_reg[27]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[28] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[28]_i_1_n_7 ),
        .Q(j_i_reg_206_reg[28]),
        .R(j_i_reg_206));
  CARRY4 \j_i_reg_206_reg[28]_i_1 
       (.CI(\j_i_reg_206_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_i_reg_206_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_i_reg_206_reg[28]_i_1_n_2 ,\j_i_reg_206_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_i_reg_206_reg[28]_i_1_O_UNCONNECTED [3],\j_i_reg_206_reg[28]_i_1_n_5 ,\j_i_reg_206_reg[28]_i_1_n_6 ,\j_i_reg_206_reg[28]_i_1_n_7 }),
        .S({1'b0,j_i_reg_206_reg[30:28]}));
  FDRE \j_i_reg_206_reg[29] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[28]_i_1_n_6 ),
        .Q(j_i_reg_206_reg[29]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[0]_i_3_n_5 ),
        .Q(j_i_reg_206_reg[2]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[30] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[28]_i_1_n_5 ),
        .Q(j_i_reg_206_reg[30]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[0]_i_3_n_4 ),
        .Q(j_i_reg_206_reg[3]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[4]_i_1_n_7 ),
        .Q(j_i_reg_206_reg[4]),
        .R(j_i_reg_206));
  CARRY4 \j_i_reg_206_reg[4]_i_1 
       (.CI(\j_i_reg_206_reg[0]_i_3_n_0 ),
        .CO({\j_i_reg_206_reg[4]_i_1_n_0 ,\j_i_reg_206_reg[4]_i_1_n_1 ,\j_i_reg_206_reg[4]_i_1_n_2 ,\j_i_reg_206_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_206_reg[4]_i_1_n_4 ,\j_i_reg_206_reg[4]_i_1_n_5 ,\j_i_reg_206_reg[4]_i_1_n_6 ,\j_i_reg_206_reg[4]_i_1_n_7 }),
        .S(j_i_reg_206_reg[7:4]));
  FDRE \j_i_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[4]_i_1_n_6 ),
        .Q(j_i_reg_206_reg[5]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[4]_i_1_n_5 ),
        .Q(j_i_reg_206_reg[6]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[4]_i_1_n_4 ),
        .Q(j_i_reg_206_reg[7]),
        .R(j_i_reg_206));
  FDRE \j_i_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[8]_i_1_n_7 ),
        .Q(j_i_reg_206_reg[8]),
        .R(j_i_reg_206));
  CARRY4 \j_i_reg_206_reg[8]_i_1 
       (.CI(\j_i_reg_206_reg[4]_i_1_n_0 ),
        .CO({\j_i_reg_206_reg[8]_i_1_n_0 ,\j_i_reg_206_reg[8]_i_1_n_1 ,\j_i_reg_206_reg[8]_i_1_n_2 ,\j_i_reg_206_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_206_reg[8]_i_1_n_4 ,\j_i_reg_206_reg[8]_i_1_n_5 ,\j_i_reg_206_reg[8]_i_1_n_6 ,\j_i_reg_206_reg[8]_i_1_n_7 }),
        .S(j_i_reg_206_reg[11:8]));
  FDRE \j_i_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_2060),
        .D(\j_i_reg_206_reg[8]_i_1_n_6 ),
        .Q(j_i_reg_206_reg[9]),
        .R(j_i_reg_206));
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2 
       (.I0(Q[1]),
        .I1(CO),
        .O(CvtColor_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \mOutPtr[1]_i_2 
       (.I0(tmp_88_i_reg_362),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(CvtColor_U0_p_src_data_stream_1_V_read));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \mOutPtr[1]_i_2__1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(tmp_88_i_reg_362_pp0_iter3_reg),
        .I2(ap_enable_reg_pp0_iter4_reg_n_0),
        .I3(src_bw_data_stream_0_full_n),
        .O(\tmp_88_i_reg_362_pp0_iter3_reg_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \p_Val2_6_reg_396[7]_i_1 
       (.I0(tmp_88_i_reg_362_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(p_Val2_6_reg_3960));
  FDRE \p_Val2_6_reg_396_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_6_reg_3960),
        .D(p_0_in[0]),
        .Q(p_Val2_6_reg_396[0]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_396_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_6_reg_3960),
        .D(p_0_in[1]),
        .Q(p_Val2_6_reg_396[1]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_396_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_6_reg_3960),
        .D(p_0_in[2]),
        .Q(p_Val2_6_reg_396[2]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_396_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_6_reg_3960),
        .D(p_0_in[3]),
        .Q(p_Val2_6_reg_396[3]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_396_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_6_reg_3960),
        .D(p_0_in[4]),
        .Q(p_Val2_6_reg_396[4]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_396_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_6_reg_3960),
        .D(p_0_in[5]),
        .Q(p_Val2_6_reg_396[5]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_396_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_6_reg_3960),
        .D(p_0_in[6]),
        .Q(p_Val2_6_reg_396[6]),
        .R(1'b0));
  FDRE \p_Val2_6_reg_396_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_6_reg_3960),
        .D(p_0_in[7]),
        .Q(p_Val2_6_reg_396[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    r_V_i_i_reg_386_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_r_V_i_i_reg_386_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_r_V_i_i_reg_386_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_r_V_i_i_reg_386_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_r_V_i_i_reg_386_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(tmp_58_reg_3710),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(r_V_i_i_reg_3860),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_r_V_i_i_reg_386_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_r_V_i_i_reg_386_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_r_V_i_i_reg_386_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_r_V_i_i_reg_386_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_r_V_i_i_reg_386_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({r_V_i_i_reg_386_reg_n_106,r_V_i_i_reg_386_reg_n_107,r_V_i_i_reg_386_reg_n_108,r_V_i_i_reg_386_reg_n_109,r_V_i_i_reg_386_reg_n_110,r_V_i_i_reg_386_reg_n_111,r_V_i_i_reg_386_reg_n_112,r_V_i_i_reg_386_reg_n_113,r_V_i_i_reg_386_reg_n_114,r_V_i_i_reg_386_reg_n_115,r_V_i_i_reg_386_reg_n_116,r_V_i_i_reg_386_reg_n_117,r_V_i_i_reg_386_reg_n_118,r_V_i_i_reg_386_reg_n_119,r_V_i_i_reg_386_reg_n_120,r_V_i_i_reg_386_reg_n_121,r_V_i_i_reg_386_reg_n_122,r_V_i_i_reg_386_reg_n_123,r_V_i_i_reg_386_reg_n_124,r_V_i_i_reg_386_reg_n_125,r_V_i_i_reg_386_reg_n_126,r_V_i_i_reg_386_reg_n_127,r_V_i_i_reg_386_reg_n_128,r_V_i_i_reg_386_reg_n_129,r_V_i_i_reg_386_reg_n_130,r_V_i_i_reg_386_reg_n_131,r_V_i_i_reg_386_reg_n_132,r_V_i_i_reg_386_reg_n_133,r_V_i_i_reg_386_reg_n_134,r_V_i_i_reg_386_reg_n_135,r_V_i_i_reg_386_reg_n_136,r_V_i_i_reg_386_reg_n_137,r_V_i_i_reg_386_reg_n_138,r_V_i_i_reg_386_reg_n_139,r_V_i_i_reg_386_reg_n_140,r_V_i_i_reg_386_reg_n_141,r_V_i_i_reg_386_reg_n_142,r_V_i_i_reg_386_reg_n_143,r_V_i_i_reg_386_reg_n_144,r_V_i_i_reg_386_reg_n_145,r_V_i_i_reg_386_reg_n_146,r_V_i_i_reg_386_reg_n_147,r_V_i_i_reg_386_reg_n_148,r_V_i_i_reg_386_reg_n_149,r_V_i_i_reg_386_reg_n_150,r_V_i_i_reg_386_reg_n_151,r_V_i_i_reg_386_reg_n_152,r_V_i_i_reg_386_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_r_V_i_i_reg_386_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    r_V_i_i_reg_386_reg_i_2
       (.I0(tmp_88_i_reg_362_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(r_V_i_i_reg_3860));
  FDRE \ret_V_5_reg_391_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(canny_edge_mac_mucud_U40_n_12),
        .Q(tmp_55_fu_283_p3),
        .R(1'b0));
  FDRE \rows_reg_348_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [0]),
        .Q(rows_reg_348[0]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [10]),
        .Q(rows_reg_348[10]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [11]),
        .Q(rows_reg_348[11]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [12]),
        .Q(rows_reg_348[12]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [13]),
        .Q(rows_reg_348[13]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [14]),
        .Q(rows_reg_348[14]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [15]),
        .Q(rows_reg_348[15]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [16]),
        .Q(rows_reg_348[16]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [17]),
        .Q(rows_reg_348[17]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [18]),
        .Q(rows_reg_348[18]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [19]),
        .Q(rows_reg_348[19]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [1]),
        .Q(rows_reg_348[1]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [20]),
        .Q(rows_reg_348[20]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [21]),
        .Q(rows_reg_348[21]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [22]),
        .Q(rows_reg_348[22]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [23]),
        .Q(rows_reg_348[23]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [24]),
        .Q(rows_reg_348[24]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [25]),
        .Q(rows_reg_348[25]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [26]),
        .Q(rows_reg_348[26]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [27]),
        .Q(rows_reg_348[27]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [28]),
        .Q(rows_reg_348[28]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [29]),
        .Q(rows_reg_348[29]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [2]),
        .Q(rows_reg_348[2]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [30]),
        .Q(rows_reg_348[30]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [31]),
        .Q(rows_reg_348[31]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [3]),
        .Q(rows_reg_348[3]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [4]),
        .Q(rows_reg_348[4]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [5]),
        .Q(rows_reg_348[5]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [6]),
        .Q(rows_reg_348[6]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [7]),
        .Q(rows_reg_348[7]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [8]),
        .Q(rows_reg_348[8]),
        .R(1'b0));
  FDRE \rows_reg_348_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_U0_p_src_rows_V_read),
        .D(\rows_reg_348_reg[31]_0 [9]),
        .Q(rows_reg_348[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_88_i_reg_362[0]_i_1 
       (.I0(tmp_88_i_fu_236_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_88_i_reg_362),
        .O(\tmp_88_i_reg_362[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_88_i_reg_362_pp0_iter1_reg[0]_i_1 
       (.I0(tmp_88_i_reg_362),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(tmp_88_i_reg_362_pp0_iter1_reg),
        .O(\tmp_88_i_reg_362_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \tmp_88_i_reg_362_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_88_i_reg_362_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(tmp_88_i_reg_362_pp0_iter1_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \tmp_88_i_reg_362_pp0_iter2_reg[0]_i_1 
       (.I0(tmp_88_i_reg_362_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_88_i_reg_362_pp0_iter2_reg),
        .O(\tmp_88_i_reg_362_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \tmp_88_i_reg_362_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_88_i_reg_362_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(tmp_88_i_reg_362_pp0_iter2_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \tmp_88_i_reg_362_pp0_iter3_reg[0]_i_1 
       (.I0(tmp_88_i_reg_362_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(tmp_88_i_reg_362_pp0_iter3_reg),
        .O(\tmp_88_i_reg_362_pp0_iter3_reg[0]_i_1_n_0 ));
  FDRE \tmp_88_i_reg_362_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_88_i_reg_362_pp0_iter3_reg[0]_i_1_n_0 ),
        .Q(tmp_88_i_reg_362_pp0_iter3_reg),
        .R(1'b0));
  FDRE \tmp_88_i_reg_362_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_88_i_reg_362[0]_i_1_n_0 ),
        .Q(tmp_88_i_reg_362),
        .R(1'b0));
  FDRE \tmp_reg_401_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_6_reg_3960),
        .D(canny_edge_mac_mucud_U40_n_8),
        .Q(tmp_reg_401),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "CvtColor_1" *) 
module cv_ov5640_canny_edge_0_0_CvtColor_1
   (shiftReg_ce,
    shiftReg_ce_0,
    shiftReg_ce_1,
    mOutPtr110_out,
    CO,
    Q,
    \ap_CS_fsm_reg[1]_0 ,
    CvtColor_1_U0_p_src_cols_V_read,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    dst_data_stream_0_V_full_n,
    dst_data_stream_1_V_full_n,
    dst_data_stream_2_V_full_n,
    CvtColor_1_U0_ap_start,
    \mOutPtr_reg[4] ,
    start_for_CvtColor_1_U0_full_n,
    if_dout,
    ap_clk,
    SS,
    \rows_reg_233_reg[31]_0 ,
    ap_rst_n,
    canny_edges_rows_V_c_empty_n,
    canny_edges_cols_V_c_empty_n,
    canny_edges_data_str_empty_n);
  output shiftReg_ce;
  output shiftReg_ce_0;
  output shiftReg_ce_1;
  output mOutPtr110_out;
  output [0:0]CO;
  output [1:0]Q;
  output \ap_CS_fsm_reg[1]_0 ;
  output CvtColor_1_U0_p_src_cols_V_read;
  output CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input dst_data_stream_0_V_full_n;
  input dst_data_stream_1_V_full_n;
  input dst_data_stream_2_V_full_n;
  input CvtColor_1_U0_ap_start;
  input \mOutPtr_reg[4] ;
  input start_for_CvtColor_1_U0_full_n;
  input [31:0]if_dout;
  input ap_clk;
  input [0:0]SS;
  input [31:0]\rows_reg_233_reg[31]_0 ;
  input ap_rst_n;
  input canny_edges_rows_V_c_empty_n;
  input canny_edges_cols_V_c_empty_n;
  input canny_edges_data_str_empty_n;

  wire [0:0]CO;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_10__5_n_0 ;
  wire \ap_CS_fsm[2]_i_11__5_n_0 ;
  wire \ap_CS_fsm[2]_i_13__5_n_0 ;
  wire \ap_CS_fsm[2]_i_14__4_n_0 ;
  wire \ap_CS_fsm[2]_i_15__5_n_0 ;
  wire \ap_CS_fsm[2]_i_16__1_n_0 ;
  wire \ap_CS_fsm[2]_i_17__1_n_0 ;
  wire \ap_CS_fsm[2]_i_18__1_n_0 ;
  wire \ap_CS_fsm[2]_i_19__1_n_0 ;
  wire \ap_CS_fsm[2]_i_20__1_n_0 ;
  wire \ap_CS_fsm[2]_i_22__1_n_0 ;
  wire \ap_CS_fsm[2]_i_23__0_n_0 ;
  wire \ap_CS_fsm[2]_i_24__1_n_0 ;
  wire \ap_CS_fsm[2]_i_25__1_n_0 ;
  wire \ap_CS_fsm[2]_i_26__1_n_0 ;
  wire \ap_CS_fsm[2]_i_27__1_n_0 ;
  wire \ap_CS_fsm[2]_i_28__1_n_0 ;
  wire \ap_CS_fsm[2]_i_29__1_n_0 ;
  wire \ap_CS_fsm[2]_i_30__1_n_0 ;
  wire \ap_CS_fsm[2]_i_31__1_n_0 ;
  wire \ap_CS_fsm[2]_i_32__1_n_0 ;
  wire \ap_CS_fsm[2]_i_33__1_n_0 ;
  wire \ap_CS_fsm[2]_i_34__1_n_0 ;
  wire \ap_CS_fsm[2]_i_35__1_n_0 ;
  wire \ap_CS_fsm[2]_i_36__1_n_0 ;
  wire \ap_CS_fsm[2]_i_37__1_n_0 ;
  wire \ap_CS_fsm[2]_i_4__6_n_0 ;
  wire \ap_CS_fsm[2]_i_5__4_n_0 ;
  wire \ap_CS_fsm[2]_i_6__5_n_0 ;
  wire \ap_CS_fsm[2]_i_7__1_n_0 ;
  wire \ap_CS_fsm[2]_i_8__5_n_0 ;
  wire \ap_CS_fsm[2]_i_9__5_n_0 ;
  wire \ap_CS_fsm[3]_i_10__1_n_0 ;
  wire \ap_CS_fsm[3]_i_11__1_n_0 ;
  wire \ap_CS_fsm[3]_i_12__1_n_0 ;
  wire \ap_CS_fsm[3]_i_14__0_n_0 ;
  wire \ap_CS_fsm[3]_i_15__0_n_0 ;
  wire \ap_CS_fsm[3]_i_16__0_n_0 ;
  wire \ap_CS_fsm[3]_i_17_n_0 ;
  wire \ap_CS_fsm[3]_i_18_n_0 ;
  wire \ap_CS_fsm[3]_i_19_n_0 ;
  wire \ap_CS_fsm[3]_i_20_n_0 ;
  wire \ap_CS_fsm[3]_i_21_n_0 ;
  wire \ap_CS_fsm[3]_i_23_n_0 ;
  wire \ap_CS_fsm[3]_i_24_n_0 ;
  wire \ap_CS_fsm[3]_i_25_n_0 ;
  wire \ap_CS_fsm[3]_i_26_n_0 ;
  wire \ap_CS_fsm[3]_i_27_n_0 ;
  wire \ap_CS_fsm[3]_i_28_n_0 ;
  wire \ap_CS_fsm[3]_i_29_n_0 ;
  wire \ap_CS_fsm[3]_i_30_n_0 ;
  wire \ap_CS_fsm[3]_i_31_n_0 ;
  wire \ap_CS_fsm[3]_i_32_n_0 ;
  wire \ap_CS_fsm[3]_i_33_n_0 ;
  wire \ap_CS_fsm[3]_i_34_n_0 ;
  wire \ap_CS_fsm[3]_i_35_n_0 ;
  wire \ap_CS_fsm[3]_i_36_n_0 ;
  wire \ap_CS_fsm[3]_i_37_n_0 ;
  wire \ap_CS_fsm[3]_i_38_n_0 ;
  wire \ap_CS_fsm[3]_i_5__1_n_0 ;
  wire \ap_CS_fsm[3]_i_6__0_n_0 ;
  wire \ap_CS_fsm[3]_i_7__0_n_0 ;
  wire \ap_CS_fsm[3]_i_8_n_0 ;
  wire \ap_CS_fsm[3]_i_9__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_12__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_21__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__5_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__5_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_13_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_22_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__0_n_3 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone9_out;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__6_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire canny_edges_cols_V_c_empty_n;
  wire canny_edges_data_str_empty_n;
  wire canny_edges_rows_V_c_empty_n;
  wire [31:0]cols_reg_228;
  wire dst_data_stream_0_V_full_n;
  wire dst_data_stream_1_V_full_n;
  wire dst_data_stream_2_V_full_n;
  wire [30:0]i_fu_207_p2;
  wire i_i_reg_176;
  wire \i_i_reg_176_reg_n_0_[0] ;
  wire \i_i_reg_176_reg_n_0_[10] ;
  wire \i_i_reg_176_reg_n_0_[11] ;
  wire \i_i_reg_176_reg_n_0_[12] ;
  wire \i_i_reg_176_reg_n_0_[13] ;
  wire \i_i_reg_176_reg_n_0_[14] ;
  wire \i_i_reg_176_reg_n_0_[15] ;
  wire \i_i_reg_176_reg_n_0_[16] ;
  wire \i_i_reg_176_reg_n_0_[17] ;
  wire \i_i_reg_176_reg_n_0_[18] ;
  wire \i_i_reg_176_reg_n_0_[19] ;
  wire \i_i_reg_176_reg_n_0_[1] ;
  wire \i_i_reg_176_reg_n_0_[20] ;
  wire \i_i_reg_176_reg_n_0_[21] ;
  wire \i_i_reg_176_reg_n_0_[22] ;
  wire \i_i_reg_176_reg_n_0_[23] ;
  wire \i_i_reg_176_reg_n_0_[24] ;
  wire \i_i_reg_176_reg_n_0_[25] ;
  wire \i_i_reg_176_reg_n_0_[26] ;
  wire \i_i_reg_176_reg_n_0_[27] ;
  wire \i_i_reg_176_reg_n_0_[28] ;
  wire \i_i_reg_176_reg_n_0_[29] ;
  wire \i_i_reg_176_reg_n_0_[2] ;
  wire \i_i_reg_176_reg_n_0_[30] ;
  wire \i_i_reg_176_reg_n_0_[3] ;
  wire \i_i_reg_176_reg_n_0_[4] ;
  wire \i_i_reg_176_reg_n_0_[5] ;
  wire \i_i_reg_176_reg_n_0_[6] ;
  wire \i_i_reg_176_reg_n_0_[7] ;
  wire \i_i_reg_176_reg_n_0_[8] ;
  wire \i_i_reg_176_reg_n_0_[9] ;
  wire [30:0]i_reg_242;
  wire \i_reg_242_reg[12]_i_1_n_0 ;
  wire \i_reg_242_reg[12]_i_1_n_1 ;
  wire \i_reg_242_reg[12]_i_1_n_2 ;
  wire \i_reg_242_reg[12]_i_1_n_3 ;
  wire \i_reg_242_reg[16]_i_1_n_0 ;
  wire \i_reg_242_reg[16]_i_1_n_1 ;
  wire \i_reg_242_reg[16]_i_1_n_2 ;
  wire \i_reg_242_reg[16]_i_1_n_3 ;
  wire \i_reg_242_reg[20]_i_1_n_0 ;
  wire \i_reg_242_reg[20]_i_1_n_1 ;
  wire \i_reg_242_reg[20]_i_1_n_2 ;
  wire \i_reg_242_reg[20]_i_1_n_3 ;
  wire \i_reg_242_reg[24]_i_1_n_0 ;
  wire \i_reg_242_reg[24]_i_1_n_1 ;
  wire \i_reg_242_reg[24]_i_1_n_2 ;
  wire \i_reg_242_reg[24]_i_1_n_3 ;
  wire \i_reg_242_reg[28]_i_1_n_0 ;
  wire \i_reg_242_reg[28]_i_1_n_1 ;
  wire \i_reg_242_reg[28]_i_1_n_2 ;
  wire \i_reg_242_reg[28]_i_1_n_3 ;
  wire \i_reg_242_reg[30]_i_1_n_3 ;
  wire \i_reg_242_reg[4]_i_1_n_0 ;
  wire \i_reg_242_reg[4]_i_1_n_1 ;
  wire \i_reg_242_reg[4]_i_1_n_2 ;
  wire \i_reg_242_reg[4]_i_1_n_3 ;
  wire \i_reg_242_reg[8]_i_1_n_0 ;
  wire \i_reg_242_reg[8]_i_1_n_1 ;
  wire \i_reg_242_reg[8]_i_1_n_2 ;
  wire \i_reg_242_reg[8]_i_1_n_3 ;
  wire [31:0]if_dout;
  wire j_i_reg_187;
  wire j_i_reg_1870;
  wire \j_i_reg_187[0]_i_4_n_0 ;
  wire [30:0]j_i_reg_187_reg;
  wire \j_i_reg_187_reg[0]_i_3_n_0 ;
  wire \j_i_reg_187_reg[0]_i_3_n_1 ;
  wire \j_i_reg_187_reg[0]_i_3_n_2 ;
  wire \j_i_reg_187_reg[0]_i_3_n_3 ;
  wire \j_i_reg_187_reg[0]_i_3_n_4 ;
  wire \j_i_reg_187_reg[0]_i_3_n_5 ;
  wire \j_i_reg_187_reg[0]_i_3_n_6 ;
  wire \j_i_reg_187_reg[0]_i_3_n_7 ;
  wire \j_i_reg_187_reg[12]_i_1_n_0 ;
  wire \j_i_reg_187_reg[12]_i_1_n_1 ;
  wire \j_i_reg_187_reg[12]_i_1_n_2 ;
  wire \j_i_reg_187_reg[12]_i_1_n_3 ;
  wire \j_i_reg_187_reg[12]_i_1_n_4 ;
  wire \j_i_reg_187_reg[12]_i_1_n_5 ;
  wire \j_i_reg_187_reg[12]_i_1_n_6 ;
  wire \j_i_reg_187_reg[12]_i_1_n_7 ;
  wire \j_i_reg_187_reg[16]_i_1_n_0 ;
  wire \j_i_reg_187_reg[16]_i_1_n_1 ;
  wire \j_i_reg_187_reg[16]_i_1_n_2 ;
  wire \j_i_reg_187_reg[16]_i_1_n_3 ;
  wire \j_i_reg_187_reg[16]_i_1_n_4 ;
  wire \j_i_reg_187_reg[16]_i_1_n_5 ;
  wire \j_i_reg_187_reg[16]_i_1_n_6 ;
  wire \j_i_reg_187_reg[16]_i_1_n_7 ;
  wire \j_i_reg_187_reg[20]_i_1_n_0 ;
  wire \j_i_reg_187_reg[20]_i_1_n_1 ;
  wire \j_i_reg_187_reg[20]_i_1_n_2 ;
  wire \j_i_reg_187_reg[20]_i_1_n_3 ;
  wire \j_i_reg_187_reg[20]_i_1_n_4 ;
  wire \j_i_reg_187_reg[20]_i_1_n_5 ;
  wire \j_i_reg_187_reg[20]_i_1_n_6 ;
  wire \j_i_reg_187_reg[20]_i_1_n_7 ;
  wire \j_i_reg_187_reg[24]_i_1_n_0 ;
  wire \j_i_reg_187_reg[24]_i_1_n_1 ;
  wire \j_i_reg_187_reg[24]_i_1_n_2 ;
  wire \j_i_reg_187_reg[24]_i_1_n_3 ;
  wire \j_i_reg_187_reg[24]_i_1_n_4 ;
  wire \j_i_reg_187_reg[24]_i_1_n_5 ;
  wire \j_i_reg_187_reg[24]_i_1_n_6 ;
  wire \j_i_reg_187_reg[24]_i_1_n_7 ;
  wire \j_i_reg_187_reg[28]_i_1_n_2 ;
  wire \j_i_reg_187_reg[28]_i_1_n_3 ;
  wire \j_i_reg_187_reg[28]_i_1_n_5 ;
  wire \j_i_reg_187_reg[28]_i_1_n_6 ;
  wire \j_i_reg_187_reg[28]_i_1_n_7 ;
  wire \j_i_reg_187_reg[4]_i_1_n_0 ;
  wire \j_i_reg_187_reg[4]_i_1_n_1 ;
  wire \j_i_reg_187_reg[4]_i_1_n_2 ;
  wire \j_i_reg_187_reg[4]_i_1_n_3 ;
  wire \j_i_reg_187_reg[4]_i_1_n_4 ;
  wire \j_i_reg_187_reg[4]_i_1_n_5 ;
  wire \j_i_reg_187_reg[4]_i_1_n_6 ;
  wire \j_i_reg_187_reg[4]_i_1_n_7 ;
  wire \j_i_reg_187_reg[8]_i_1_n_0 ;
  wire \j_i_reg_187_reg[8]_i_1_n_1 ;
  wire \j_i_reg_187_reg[8]_i_1_n_2 ;
  wire \j_i_reg_187_reg[8]_i_1_n_3 ;
  wire \j_i_reg_187_reg[8]_i_1_n_4 ;
  wire \j_i_reg_187_reg[8]_i_1_n_5 ;
  wire \j_i_reg_187_reg[8]_i_1_n_6 ;
  wire \j_i_reg_187_reg[8]_i_1_n_7 ;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[4] ;
  wire [31:0]rows_reg_233;
  wire [31:0]\rows_reg_233_reg[31]_0 ;
  wire shiftReg_ce;
  wire shiftReg_ce_0;
  wire shiftReg_ce_1;
  wire start_for_CvtColor_1_U0_full_n;
  wire tmp_90_i_fu_217_p2;
  wire tmp_90_i_reg_247;
  wire \tmp_90_i_reg_247[0]_i_1_n_0 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_12__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_21__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__5_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED ;
  wire [3:1]\NLW_i_reg_242_reg[30]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_i_reg_242_reg[30]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j_i_reg_187_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_i_reg_187_reg[28]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h2AAA2AAAFFFF2AAA)) 
    \ap_CS_fsm[0]_i_1__7 
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(canny_edges_rows_V_c_empty_n),
        .I3(canny_edges_cols_V_c_empty_n),
        .I4(Q[1]),
        .I5(CO),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__7 
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(canny_edges_rows_V_c_empty_n),
        .I3(canny_edges_cols_V_c_empty_n),
        .I4(ap_CS_fsm_state5),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_10__5 
       (.I0(rows_reg_233[26]),
        .I1(\i_i_reg_176_reg_n_0_[26] ),
        .I2(rows_reg_233[27]),
        .I3(\i_i_reg_176_reg_n_0_[27] ),
        .O(\ap_CS_fsm[2]_i_10__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11__5 
       (.I0(rows_reg_233[24]),
        .I1(\i_i_reg_176_reg_n_0_[24] ),
        .I2(rows_reg_233[25]),
        .I3(\i_i_reg_176_reg_n_0_[25] ),
        .O(\ap_CS_fsm[2]_i_11__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_13__5 
       (.I0(rows_reg_233[22]),
        .I1(\i_i_reg_176_reg_n_0_[22] ),
        .I2(\i_i_reg_176_reg_n_0_[23] ),
        .I3(rows_reg_233[23]),
        .O(\ap_CS_fsm[2]_i_13__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_14__4 
       (.I0(rows_reg_233[20]),
        .I1(\i_i_reg_176_reg_n_0_[20] ),
        .I2(\i_i_reg_176_reg_n_0_[21] ),
        .I3(rows_reg_233[21]),
        .O(\ap_CS_fsm[2]_i_14__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_15__5 
       (.I0(rows_reg_233[18]),
        .I1(\i_i_reg_176_reg_n_0_[18] ),
        .I2(\i_i_reg_176_reg_n_0_[19] ),
        .I3(rows_reg_233[19]),
        .O(\ap_CS_fsm[2]_i_15__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_16__1 
       (.I0(rows_reg_233[16]),
        .I1(\i_i_reg_176_reg_n_0_[16] ),
        .I2(\i_i_reg_176_reg_n_0_[17] ),
        .I3(rows_reg_233[17]),
        .O(\ap_CS_fsm[2]_i_16__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_17__1 
       (.I0(rows_reg_233[22]),
        .I1(\i_i_reg_176_reg_n_0_[22] ),
        .I2(rows_reg_233[23]),
        .I3(\i_i_reg_176_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_17__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_18__1 
       (.I0(rows_reg_233[20]),
        .I1(\i_i_reg_176_reg_n_0_[20] ),
        .I2(rows_reg_233[21]),
        .I3(\i_i_reg_176_reg_n_0_[21] ),
        .O(\ap_CS_fsm[2]_i_18__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19__1 
       (.I0(rows_reg_233[18]),
        .I1(\i_i_reg_176_reg_n_0_[18] ),
        .I2(rows_reg_233[19]),
        .I3(\i_i_reg_176_reg_n_0_[19] ),
        .O(\ap_CS_fsm[2]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF8FF88888888)) 
    \ap_CS_fsm[2]_i_1__6 
       (.I0(Q[1]),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone9_out),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(tmp_90_i_fu_217_p2),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20__1 
       (.I0(rows_reg_233[16]),
        .I1(\i_i_reg_176_reg_n_0_[16] ),
        .I2(rows_reg_233[17]),
        .I3(\i_i_reg_176_reg_n_0_[17] ),
        .O(\ap_CS_fsm[2]_i_20__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_22__1 
       (.I0(rows_reg_233[14]),
        .I1(\i_i_reg_176_reg_n_0_[14] ),
        .I2(\i_i_reg_176_reg_n_0_[15] ),
        .I3(rows_reg_233[15]),
        .O(\ap_CS_fsm[2]_i_22__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_23__0 
       (.I0(rows_reg_233[12]),
        .I1(\i_i_reg_176_reg_n_0_[12] ),
        .I2(\i_i_reg_176_reg_n_0_[13] ),
        .I3(rows_reg_233[13]),
        .O(\ap_CS_fsm[2]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_24__1 
       (.I0(rows_reg_233[10]),
        .I1(\i_i_reg_176_reg_n_0_[10] ),
        .I2(\i_i_reg_176_reg_n_0_[11] ),
        .I3(rows_reg_233[11]),
        .O(\ap_CS_fsm[2]_i_24__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_25__1 
       (.I0(rows_reg_233[8]),
        .I1(\i_i_reg_176_reg_n_0_[8] ),
        .I2(\i_i_reg_176_reg_n_0_[9] ),
        .I3(rows_reg_233[9]),
        .O(\ap_CS_fsm[2]_i_25__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_26__1 
       (.I0(rows_reg_233[14]),
        .I1(\i_i_reg_176_reg_n_0_[14] ),
        .I2(rows_reg_233[15]),
        .I3(\i_i_reg_176_reg_n_0_[15] ),
        .O(\ap_CS_fsm[2]_i_26__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_27__1 
       (.I0(rows_reg_233[12]),
        .I1(\i_i_reg_176_reg_n_0_[12] ),
        .I2(rows_reg_233[13]),
        .I3(\i_i_reg_176_reg_n_0_[13] ),
        .O(\ap_CS_fsm[2]_i_27__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_28__1 
       (.I0(rows_reg_233[10]),
        .I1(\i_i_reg_176_reg_n_0_[10] ),
        .I2(rows_reg_233[11]),
        .I3(\i_i_reg_176_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_28__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_29__1 
       (.I0(rows_reg_233[8]),
        .I1(\i_i_reg_176_reg_n_0_[8] ),
        .I2(rows_reg_233[9]),
        .I3(\i_i_reg_176_reg_n_0_[9] ),
        .O(\ap_CS_fsm[2]_i_29__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_30__1 
       (.I0(rows_reg_233[6]),
        .I1(\i_i_reg_176_reg_n_0_[6] ),
        .I2(\i_i_reg_176_reg_n_0_[7] ),
        .I3(rows_reg_233[7]),
        .O(\ap_CS_fsm[2]_i_30__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_31__1 
       (.I0(rows_reg_233[4]),
        .I1(\i_i_reg_176_reg_n_0_[4] ),
        .I2(\i_i_reg_176_reg_n_0_[5] ),
        .I3(rows_reg_233[5]),
        .O(\ap_CS_fsm[2]_i_31__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_32__1 
       (.I0(rows_reg_233[2]),
        .I1(\i_i_reg_176_reg_n_0_[2] ),
        .I2(\i_i_reg_176_reg_n_0_[3] ),
        .I3(rows_reg_233[3]),
        .O(\ap_CS_fsm[2]_i_32__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_33__1 
       (.I0(rows_reg_233[0]),
        .I1(\i_i_reg_176_reg_n_0_[0] ),
        .I2(\i_i_reg_176_reg_n_0_[1] ),
        .I3(rows_reg_233[1]),
        .O(\ap_CS_fsm[2]_i_33__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_34__1 
       (.I0(rows_reg_233[6]),
        .I1(\i_i_reg_176_reg_n_0_[6] ),
        .I2(rows_reg_233[7]),
        .I3(\i_i_reg_176_reg_n_0_[7] ),
        .O(\ap_CS_fsm[2]_i_34__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_35__1 
       (.I0(rows_reg_233[4]),
        .I1(\i_i_reg_176_reg_n_0_[4] ),
        .I2(rows_reg_233[5]),
        .I3(\i_i_reg_176_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_35__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36__1 
       (.I0(rows_reg_233[2]),
        .I1(\i_i_reg_176_reg_n_0_[2] ),
        .I2(rows_reg_233[3]),
        .I3(\i_i_reg_176_reg_n_0_[3] ),
        .O(\ap_CS_fsm[2]_i_36__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37__1 
       (.I0(rows_reg_233[0]),
        .I1(\i_i_reg_176_reg_n_0_[0] ),
        .I2(rows_reg_233[1]),
        .I3(\i_i_reg_176_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_37__1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[2]_i_4__6 
       (.I0(\i_i_reg_176_reg_n_0_[30] ),
        .I1(rows_reg_233[30]),
        .I2(rows_reg_233[31]),
        .O(\ap_CS_fsm[2]_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_5__4 
       (.I0(rows_reg_233[28]),
        .I1(\i_i_reg_176_reg_n_0_[28] ),
        .I2(\i_i_reg_176_reg_n_0_[29] ),
        .I3(rows_reg_233[29]),
        .O(\ap_CS_fsm[2]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_6__5 
       (.I0(rows_reg_233[26]),
        .I1(\i_i_reg_176_reg_n_0_[26] ),
        .I2(\i_i_reg_176_reg_n_0_[27] ),
        .I3(rows_reg_233[27]),
        .O(\ap_CS_fsm[2]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[2]_i_7__1 
       (.I0(rows_reg_233[24]),
        .I1(\i_i_reg_176_reg_n_0_[24] ),
        .I2(\i_i_reg_176_reg_n_0_[25] ),
        .I3(rows_reg_233[25]),
        .O(\ap_CS_fsm[2]_i_7__1_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[2]_i_8__5 
       (.I0(rows_reg_233[30]),
        .I1(\i_i_reg_176_reg_n_0_[30] ),
        .I2(rows_reg_233[31]),
        .O(\ap_CS_fsm[2]_i_8__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_9__5 
       (.I0(rows_reg_233[28]),
        .I1(\i_i_reg_176_reg_n_0_[28] ),
        .I2(rows_reg_233[29]),
        .I3(\i_i_reg_176_reg_n_0_[29] ),
        .O(\ap_CS_fsm[2]_i_9__5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_10__1 
       (.I0(cols_reg_228[28]),
        .I1(j_i_reg_187_reg[28]),
        .I2(cols_reg_228[29]),
        .I3(j_i_reg_187_reg[29]),
        .O(\ap_CS_fsm[3]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_11__1 
       (.I0(cols_reg_228[26]),
        .I1(j_i_reg_187_reg[26]),
        .I2(cols_reg_228[27]),
        .I3(j_i_reg_187_reg[27]),
        .O(\ap_CS_fsm[3]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_12__1 
       (.I0(cols_reg_228[24]),
        .I1(j_i_reg_187_reg[24]),
        .I2(cols_reg_228[25]),
        .I3(j_i_reg_187_reg[25]),
        .O(\ap_CS_fsm[3]_i_12__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_14__0 
       (.I0(cols_reg_228[22]),
        .I1(j_i_reg_187_reg[22]),
        .I2(j_i_reg_187_reg[23]),
        .I3(cols_reg_228[23]),
        .O(\ap_CS_fsm[3]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_15__0 
       (.I0(cols_reg_228[20]),
        .I1(j_i_reg_187_reg[20]),
        .I2(j_i_reg_187_reg[21]),
        .I3(cols_reg_228[21]),
        .O(\ap_CS_fsm[3]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_16__0 
       (.I0(cols_reg_228[18]),
        .I1(j_i_reg_187_reg[18]),
        .I2(j_i_reg_187_reg[19]),
        .I3(cols_reg_228[19]),
        .O(\ap_CS_fsm[3]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(cols_reg_228[16]),
        .I1(j_i_reg_187_reg[16]),
        .I2(j_i_reg_187_reg[17]),
        .I3(cols_reg_228[17]),
        .O(\ap_CS_fsm[3]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(cols_reg_228[22]),
        .I1(j_i_reg_187_reg[22]),
        .I2(cols_reg_228[23]),
        .I3(j_i_reg_187_reg[23]),
        .O(\ap_CS_fsm[3]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(cols_reg_228[20]),
        .I1(j_i_reg_187_reg[20]),
        .I2(cols_reg_228[21]),
        .I3(j_i_reg_187_reg[21]),
        .O(\ap_CS_fsm[3]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \ap_CS_fsm[3]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(tmp_90_i_fu_217_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_block_pp0_stage0_subdone9_out),
        .O(ap_NS_fsm[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(cols_reg_228[18]),
        .I1(j_i_reg_187_reg[18]),
        .I2(cols_reg_228[19]),
        .I3(j_i_reg_187_reg[19]),
        .O(\ap_CS_fsm[3]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_21 
       (.I0(cols_reg_228[16]),
        .I1(j_i_reg_187_reg[16]),
        .I2(cols_reg_228[17]),
        .I3(j_i_reg_187_reg[17]),
        .O(\ap_CS_fsm[3]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(cols_reg_228[14]),
        .I1(j_i_reg_187_reg[14]),
        .I2(j_i_reg_187_reg[15]),
        .I3(cols_reg_228[15]),
        .O(\ap_CS_fsm[3]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(cols_reg_228[12]),
        .I1(j_i_reg_187_reg[12]),
        .I2(j_i_reg_187_reg[13]),
        .I3(cols_reg_228[13]),
        .O(\ap_CS_fsm[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(cols_reg_228[10]),
        .I1(j_i_reg_187_reg[10]),
        .I2(j_i_reg_187_reg[11]),
        .I3(cols_reg_228[11]),
        .O(\ap_CS_fsm[3]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(cols_reg_228[8]),
        .I1(j_i_reg_187_reg[8]),
        .I2(j_i_reg_187_reg[9]),
        .I3(cols_reg_228[9]),
        .O(\ap_CS_fsm[3]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(cols_reg_228[14]),
        .I1(j_i_reg_187_reg[14]),
        .I2(cols_reg_228[15]),
        .I3(j_i_reg_187_reg[15]),
        .O(\ap_CS_fsm[3]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(cols_reg_228[12]),
        .I1(j_i_reg_187_reg[12]),
        .I2(cols_reg_228[13]),
        .I3(j_i_reg_187_reg[13]),
        .O(\ap_CS_fsm[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(cols_reg_228[10]),
        .I1(j_i_reg_187_reg[10]),
        .I2(cols_reg_228[11]),
        .I3(j_i_reg_187_reg[11]),
        .O(\ap_CS_fsm[3]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(cols_reg_228[8]),
        .I1(j_i_reg_187_reg[8]),
        .I2(cols_reg_228[9]),
        .I3(j_i_reg_187_reg[9]),
        .O(\ap_CS_fsm[3]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(cols_reg_228[6]),
        .I1(j_i_reg_187_reg[6]),
        .I2(j_i_reg_187_reg[7]),
        .I3(cols_reg_228[7]),
        .O(\ap_CS_fsm[3]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(cols_reg_228[4]),
        .I1(j_i_reg_187_reg[4]),
        .I2(j_i_reg_187_reg[5]),
        .I3(cols_reg_228[5]),
        .O(\ap_CS_fsm[3]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(cols_reg_228[2]),
        .I1(j_i_reg_187_reg[2]),
        .I2(j_i_reg_187_reg[3]),
        .I3(cols_reg_228[3]),
        .O(\ap_CS_fsm[3]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(cols_reg_228[0]),
        .I1(j_i_reg_187_reg[0]),
        .I2(j_i_reg_187_reg[1]),
        .I3(cols_reg_228[1]),
        .O(\ap_CS_fsm[3]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(cols_reg_228[6]),
        .I1(j_i_reg_187_reg[6]),
        .I2(cols_reg_228[7]),
        .I3(j_i_reg_187_reg[7]),
        .O(\ap_CS_fsm[3]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(cols_reg_228[4]),
        .I1(j_i_reg_187_reg[4]),
        .I2(cols_reg_228[5]),
        .I3(j_i_reg_187_reg[5]),
        .O(\ap_CS_fsm[3]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(cols_reg_228[2]),
        .I1(j_i_reg_187_reg[2]),
        .I2(cols_reg_228[3]),
        .I3(j_i_reg_187_reg[3]),
        .O(\ap_CS_fsm[3]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_38 
       (.I0(cols_reg_228[0]),
        .I1(j_i_reg_187_reg[0]),
        .I2(cols_reg_228[1]),
        .I3(j_i_reg_187_reg[1]),
        .O(\ap_CS_fsm[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h2A00AA00AA00AA00)) 
    \ap_CS_fsm[3]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(dst_data_stream_0_V_full_n),
        .I2(dst_data_stream_1_V_full_n),
        .I3(tmp_90_i_reg_247),
        .I4(dst_data_stream_2_V_full_n),
        .I5(canny_edges_data_str_empty_n),
        .O(ap_block_pp0_stage0_subdone9_out));
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[3]_i_5__1 
       (.I0(j_i_reg_187_reg[30]),
        .I1(cols_reg_228[30]),
        .I2(cols_reg_228[31]),
        .O(\ap_CS_fsm[3]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_6__0 
       (.I0(cols_reg_228[28]),
        .I1(j_i_reg_187_reg[28]),
        .I2(j_i_reg_187_reg[29]),
        .I3(cols_reg_228[29]),
        .O(\ap_CS_fsm[3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_7__0 
       (.I0(cols_reg_228[26]),
        .I1(j_i_reg_187_reg[26]),
        .I2(j_i_reg_187_reg[27]),
        .I3(cols_reg_228[27]),
        .O(\ap_CS_fsm[3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(cols_reg_228[24]),
        .I1(j_i_reg_187_reg[24]),
        .I2(j_i_reg_187_reg[25]),
        .I3(cols_reg_228[25]),
        .O(\ap_CS_fsm[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h09)) 
    \ap_CS_fsm[3]_i_9__1 
       (.I0(cols_reg_228[30]),
        .I1(j_i_reg_187_reg[30]),
        .I2(cols_reg_228[31]),
        .O(\ap_CS_fsm[3]_i_9__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_12__0 
       (.CI(\ap_CS_fsm_reg[2]_i_21__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_12__0_n_0 ,\ap_CS_fsm_reg[2]_i_12__0_n_1 ,\ap_CS_fsm_reg[2]_i_12__0_n_2 ,\ap_CS_fsm_reg[2]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_22__1_n_0 ,\ap_CS_fsm[2]_i_23__0_n_0 ,\ap_CS_fsm[2]_i_24__1_n_0 ,\ap_CS_fsm[2]_i_25__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_12__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_26__1_n_0 ,\ap_CS_fsm[2]_i_27__1_n_0 ,\ap_CS_fsm[2]_i_28__1_n_0 ,\ap_CS_fsm[2]_i_29__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_21__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_21__0_n_0 ,\ap_CS_fsm_reg[2]_i_21__0_n_1 ,\ap_CS_fsm_reg[2]_i_21__0_n_2 ,\ap_CS_fsm_reg[2]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_30__1_n_0 ,\ap_CS_fsm[2]_i_31__1_n_0 ,\ap_CS_fsm[2]_i_32__1_n_0 ,\ap_CS_fsm[2]_i_33__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_21__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_34__1_n_0 ,\ap_CS_fsm[2]_i_35__1_n_0 ,\ap_CS_fsm[2]_i_36__1_n_0 ,\ap_CS_fsm[2]_i_37__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__5 
       (.CI(\ap_CS_fsm_reg[2]_i_3__5_n_0 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2__5_n_1 ,\ap_CS_fsm_reg[2]_i_2__5_n_2 ,\ap_CS_fsm_reg[2]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_4__6_n_0 ,\ap_CS_fsm[2]_i_5__4_n_0 ,\ap_CS_fsm[2]_i_6__5_n_0 ,\ap_CS_fsm[2]_i_7__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__5_n_0 ,\ap_CS_fsm[2]_i_9__5_n_0 ,\ap_CS_fsm[2]_i_10__5_n_0 ,\ap_CS_fsm[2]_i_11__5_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__5 
       (.CI(\ap_CS_fsm_reg[2]_i_12__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3__5_n_0 ,\ap_CS_fsm_reg[2]_i_3__5_n_1 ,\ap_CS_fsm_reg[2]_i_3__5_n_2 ,\ap_CS_fsm_reg[2]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_13__5_n_0 ,\ap_CS_fsm[2]_i_14__4_n_0 ,\ap_CS_fsm[2]_i_15__5_n_0 ,\ap_CS_fsm[2]_i_16__1_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_17__1_n_0 ,\ap_CS_fsm[2]_i_18__1_n_0 ,\ap_CS_fsm[2]_i_19__1_n_0 ,\ap_CS_fsm[2]_i_20__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_13 
       (.CI(\ap_CS_fsm_reg[3]_i_22_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_13_n_0 ,\ap_CS_fsm_reg[3]_i_13_n_1 ,\ap_CS_fsm_reg[3]_i_13_n_2 ,\ap_CS_fsm_reg[3]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_23_n_0 ,\ap_CS_fsm[3]_i_24_n_0 ,\ap_CS_fsm[3]_i_25_n_0 ,\ap_CS_fsm[3]_i_26_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_27_n_0 ,\ap_CS_fsm[3]_i_28_n_0 ,\ap_CS_fsm[3]_i_29_n_0 ,\ap_CS_fsm[3]_i_30_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_22_n_0 ,\ap_CS_fsm_reg[3]_i_22_n_1 ,\ap_CS_fsm_reg[3]_i_22_n_2 ,\ap_CS_fsm_reg[3]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_31_n_0 ,\ap_CS_fsm[3]_i_32_n_0 ,\ap_CS_fsm[3]_i_33_n_0 ,\ap_CS_fsm[3]_i_34_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_35_n_0 ,\ap_CS_fsm[3]_i_36_n_0 ,\ap_CS_fsm[3]_i_37_n_0 ,\ap_CS_fsm[3]_i_38_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__0 
       (.CI(\ap_CS_fsm_reg[3]_i_4__0_n_0 ),
        .CO({tmp_90_i_fu_217_p2,\ap_CS_fsm_reg[3]_i_2__0_n_1 ,\ap_CS_fsm_reg[3]_i_2__0_n_2 ,\ap_CS_fsm_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_5__1_n_0 ,\ap_CS_fsm[3]_i_6__0_n_0 ,\ap_CS_fsm[3]_i_7__0_n_0 ,\ap_CS_fsm[3]_i_8_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__1_n_0 ,\ap_CS_fsm[3]_i_10__1_n_0 ,\ap_CS_fsm[3]_i_11__1_n_0 ,\ap_CS_fsm[3]_i_12__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__0 
       (.CI(\ap_CS_fsm_reg[3]_i_13_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__0_n_0 ,\ap_CS_fsm_reg[3]_i_4__0_n_1 ,\ap_CS_fsm_reg[3]_i_4__0_n_2 ,\ap_CS_fsm_reg[3]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_14__0_n_0 ,\ap_CS_fsm[3]_i_15__0_n_0 ,\ap_CS_fsm[3]_i_16__0_n_0 ,\ap_CS_fsm[3]_i_17_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_18_n_0 ,\ap_CS_fsm[3]_i_19_n_0 ,\ap_CS_fsm[3]_i_20_n_0 ,\ap_CS_fsm[3]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hEA00EA000000EA00)) 
    ap_enable_reg_pp0_iter0_i_1__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(Q[1]),
        .I2(CO),
        .I3(ap_rst_n),
        .I4(ap_enable_reg_pp0_iter0_i_2__3_n_0),
        .I5(tmp_90_i_fu_217_p2),
        .O(ap_enable_reg_pp0_iter0_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter0_i_2__3
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone9_out),
        .O(ap_enable_reg_pp0_iter0_i_2__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00A0C0C000A00000)) 
    ap_enable_reg_pp0_iter1_i_1__6
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_rst_n),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_block_pp0_stage0_subdone9_out),
        .I5(tmp_90_i_fu_217_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2__2
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__6_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_reg_228[31]_i_1 
       (.I0(Q[0]),
        .I1(CvtColor_1_U0_ap_start),
        .I2(canny_edges_rows_V_c_empty_n),
        .I3(canny_edges_cols_V_c_empty_n),
        .O(CvtColor_1_U0_p_src_cols_V_read));
  FDRE \cols_reg_228_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[0]),
        .Q(cols_reg_228[0]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[10]),
        .Q(cols_reg_228[10]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[11]),
        .Q(cols_reg_228[11]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[12]),
        .Q(cols_reg_228[12]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[13]),
        .Q(cols_reg_228[13]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[14]),
        .Q(cols_reg_228[14]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[15]),
        .Q(cols_reg_228[15]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[16]),
        .Q(cols_reg_228[16]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[17]),
        .Q(cols_reg_228[17]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[18]),
        .Q(cols_reg_228[18]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[19]),
        .Q(cols_reg_228[19]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[1]),
        .Q(cols_reg_228[1]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[20]),
        .Q(cols_reg_228[20]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[21]),
        .Q(cols_reg_228[21]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[22]),
        .Q(cols_reg_228[22]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[23]),
        .Q(cols_reg_228[23]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[24]),
        .Q(cols_reg_228[24]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[25]),
        .Q(cols_reg_228[25]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[26]),
        .Q(cols_reg_228[26]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[27]),
        .Q(cols_reg_228[27]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[28]),
        .Q(cols_reg_228[28]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[29]),
        .Q(cols_reg_228[29]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[2]),
        .Q(cols_reg_228[2]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[30]),
        .Q(cols_reg_228[30]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[31]),
        .Q(cols_reg_228[31]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[3]),
        .Q(cols_reg_228[3]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[4]),
        .Q(cols_reg_228[4]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[5]),
        .Q(cols_reg_228[5]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[6]),
        .Q(cols_reg_228[6]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[7]),
        .Q(cols_reg_228[7]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[8]),
        .Q(cols_reg_228[8]),
        .R(1'b0));
  FDRE \cols_reg_228_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(if_dout[9]),
        .Q(cols_reg_228[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00008000)) 
    \i_i_reg_176[30]_i_1 
       (.I0(canny_edges_cols_V_c_empty_n),
        .I1(canny_edges_rows_V_c_empty_n),
        .I2(CvtColor_1_U0_ap_start),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(i_i_reg_176));
  FDRE \i_i_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[0]),
        .Q(\i_i_reg_176_reg_n_0_[0] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[10]),
        .Q(\i_i_reg_176_reg_n_0_[10] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[11]),
        .Q(\i_i_reg_176_reg_n_0_[11] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[12]),
        .Q(\i_i_reg_176_reg_n_0_[12] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[13]),
        .Q(\i_i_reg_176_reg_n_0_[13] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[14]),
        .Q(\i_i_reg_176_reg_n_0_[14] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[15]),
        .Q(\i_i_reg_176_reg_n_0_[15] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[16]),
        .Q(\i_i_reg_176_reg_n_0_[16] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[17]),
        .Q(\i_i_reg_176_reg_n_0_[17] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[18]),
        .Q(\i_i_reg_176_reg_n_0_[18] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[19]),
        .Q(\i_i_reg_176_reg_n_0_[19] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[1]),
        .Q(\i_i_reg_176_reg_n_0_[1] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[20]),
        .Q(\i_i_reg_176_reg_n_0_[20] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[21]),
        .Q(\i_i_reg_176_reg_n_0_[21] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[22]),
        .Q(\i_i_reg_176_reg_n_0_[22] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[23]),
        .Q(\i_i_reg_176_reg_n_0_[23] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[24]),
        .Q(\i_i_reg_176_reg_n_0_[24] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[25]),
        .Q(\i_i_reg_176_reg_n_0_[25] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[26]),
        .Q(\i_i_reg_176_reg_n_0_[26] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[27]),
        .Q(\i_i_reg_176_reg_n_0_[27] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[28]),
        .Q(\i_i_reg_176_reg_n_0_[28] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[29]),
        .Q(\i_i_reg_176_reg_n_0_[29] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[2]),
        .Q(\i_i_reg_176_reg_n_0_[2] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[30]),
        .Q(\i_i_reg_176_reg_n_0_[30] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[3]),
        .Q(\i_i_reg_176_reg_n_0_[3] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[4]),
        .Q(\i_i_reg_176_reg_n_0_[4] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[5]),
        .Q(\i_i_reg_176_reg_n_0_[5] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[6]),
        .Q(\i_i_reg_176_reg_n_0_[6] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[7]),
        .Q(\i_i_reg_176_reg_n_0_[7] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[8]),
        .Q(\i_i_reg_176_reg_n_0_[8] ),
        .R(i_i_reg_176));
  FDRE \i_i_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_reg_242[9]),
        .Q(\i_i_reg_176_reg_n_0_[9] ),
        .R(i_i_reg_176));
  LUT1 #(
    .INIT(2'h1)) 
    \i_reg_242[0]_i_1 
       (.I0(\i_i_reg_176_reg_n_0_[0] ),
        .O(i_fu_207_p2[0]));
  FDRE \i_reg_242_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[0]),
        .Q(i_reg_242[0]),
        .R(1'b0));
  FDRE \i_reg_242_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[10]),
        .Q(i_reg_242[10]),
        .R(1'b0));
  FDRE \i_reg_242_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[11]),
        .Q(i_reg_242[11]),
        .R(1'b0));
  FDRE \i_reg_242_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[12]),
        .Q(i_reg_242[12]),
        .R(1'b0));
  CARRY4 \i_reg_242_reg[12]_i_1 
       (.CI(\i_reg_242_reg[8]_i_1_n_0 ),
        .CO({\i_reg_242_reg[12]_i_1_n_0 ,\i_reg_242_reg[12]_i_1_n_1 ,\i_reg_242_reg[12]_i_1_n_2 ,\i_reg_242_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_207_p2[12:9]),
        .S({\i_i_reg_176_reg_n_0_[12] ,\i_i_reg_176_reg_n_0_[11] ,\i_i_reg_176_reg_n_0_[10] ,\i_i_reg_176_reg_n_0_[9] }));
  FDRE \i_reg_242_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[13]),
        .Q(i_reg_242[13]),
        .R(1'b0));
  FDRE \i_reg_242_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[14]),
        .Q(i_reg_242[14]),
        .R(1'b0));
  FDRE \i_reg_242_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[15]),
        .Q(i_reg_242[15]),
        .R(1'b0));
  FDRE \i_reg_242_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[16]),
        .Q(i_reg_242[16]),
        .R(1'b0));
  CARRY4 \i_reg_242_reg[16]_i_1 
       (.CI(\i_reg_242_reg[12]_i_1_n_0 ),
        .CO({\i_reg_242_reg[16]_i_1_n_0 ,\i_reg_242_reg[16]_i_1_n_1 ,\i_reg_242_reg[16]_i_1_n_2 ,\i_reg_242_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_207_p2[16:13]),
        .S({\i_i_reg_176_reg_n_0_[16] ,\i_i_reg_176_reg_n_0_[15] ,\i_i_reg_176_reg_n_0_[14] ,\i_i_reg_176_reg_n_0_[13] }));
  FDRE \i_reg_242_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[17]),
        .Q(i_reg_242[17]),
        .R(1'b0));
  FDRE \i_reg_242_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[18]),
        .Q(i_reg_242[18]),
        .R(1'b0));
  FDRE \i_reg_242_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[19]),
        .Q(i_reg_242[19]),
        .R(1'b0));
  FDRE \i_reg_242_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[1]),
        .Q(i_reg_242[1]),
        .R(1'b0));
  FDRE \i_reg_242_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[20]),
        .Q(i_reg_242[20]),
        .R(1'b0));
  CARRY4 \i_reg_242_reg[20]_i_1 
       (.CI(\i_reg_242_reg[16]_i_1_n_0 ),
        .CO({\i_reg_242_reg[20]_i_1_n_0 ,\i_reg_242_reg[20]_i_1_n_1 ,\i_reg_242_reg[20]_i_1_n_2 ,\i_reg_242_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_207_p2[20:17]),
        .S({\i_i_reg_176_reg_n_0_[20] ,\i_i_reg_176_reg_n_0_[19] ,\i_i_reg_176_reg_n_0_[18] ,\i_i_reg_176_reg_n_0_[17] }));
  FDRE \i_reg_242_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[21]),
        .Q(i_reg_242[21]),
        .R(1'b0));
  FDRE \i_reg_242_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[22]),
        .Q(i_reg_242[22]),
        .R(1'b0));
  FDRE \i_reg_242_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[23]),
        .Q(i_reg_242[23]),
        .R(1'b0));
  FDRE \i_reg_242_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[24]),
        .Q(i_reg_242[24]),
        .R(1'b0));
  CARRY4 \i_reg_242_reg[24]_i_1 
       (.CI(\i_reg_242_reg[20]_i_1_n_0 ),
        .CO({\i_reg_242_reg[24]_i_1_n_0 ,\i_reg_242_reg[24]_i_1_n_1 ,\i_reg_242_reg[24]_i_1_n_2 ,\i_reg_242_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_207_p2[24:21]),
        .S({\i_i_reg_176_reg_n_0_[24] ,\i_i_reg_176_reg_n_0_[23] ,\i_i_reg_176_reg_n_0_[22] ,\i_i_reg_176_reg_n_0_[21] }));
  FDRE \i_reg_242_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[25]),
        .Q(i_reg_242[25]),
        .R(1'b0));
  FDRE \i_reg_242_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[26]),
        .Q(i_reg_242[26]),
        .R(1'b0));
  FDRE \i_reg_242_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[27]),
        .Q(i_reg_242[27]),
        .R(1'b0));
  FDRE \i_reg_242_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[28]),
        .Q(i_reg_242[28]),
        .R(1'b0));
  CARRY4 \i_reg_242_reg[28]_i_1 
       (.CI(\i_reg_242_reg[24]_i_1_n_0 ),
        .CO({\i_reg_242_reg[28]_i_1_n_0 ,\i_reg_242_reg[28]_i_1_n_1 ,\i_reg_242_reg[28]_i_1_n_2 ,\i_reg_242_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_207_p2[28:25]),
        .S({\i_i_reg_176_reg_n_0_[28] ,\i_i_reg_176_reg_n_0_[27] ,\i_i_reg_176_reg_n_0_[26] ,\i_i_reg_176_reg_n_0_[25] }));
  FDRE \i_reg_242_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[29]),
        .Q(i_reg_242[29]),
        .R(1'b0));
  FDRE \i_reg_242_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[2]),
        .Q(i_reg_242[2]),
        .R(1'b0));
  FDRE \i_reg_242_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[30]),
        .Q(i_reg_242[30]),
        .R(1'b0));
  CARRY4 \i_reg_242_reg[30]_i_1 
       (.CI(\i_reg_242_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_reg_242_reg[30]_i_1_CO_UNCONNECTED [3:1],\i_reg_242_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_reg_242_reg[30]_i_1_O_UNCONNECTED [3:2],i_fu_207_p2[30:29]}),
        .S({1'b0,1'b0,\i_i_reg_176_reg_n_0_[30] ,\i_i_reg_176_reg_n_0_[29] }));
  FDRE \i_reg_242_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[3]),
        .Q(i_reg_242[3]),
        .R(1'b0));
  FDRE \i_reg_242_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[4]),
        .Q(i_reg_242[4]),
        .R(1'b0));
  CARRY4 \i_reg_242_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_reg_242_reg[4]_i_1_n_0 ,\i_reg_242_reg[4]_i_1_n_1 ,\i_reg_242_reg[4]_i_1_n_2 ,\i_reg_242_reg[4]_i_1_n_3 }),
        .CYINIT(\i_i_reg_176_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_207_p2[4:1]),
        .S({\i_i_reg_176_reg_n_0_[4] ,\i_i_reg_176_reg_n_0_[3] ,\i_i_reg_176_reg_n_0_[2] ,\i_i_reg_176_reg_n_0_[1] }));
  FDRE \i_reg_242_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[5]),
        .Q(i_reg_242[5]),
        .R(1'b0));
  FDRE \i_reg_242_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[6]),
        .Q(i_reg_242[6]),
        .R(1'b0));
  FDRE \i_reg_242_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[7]),
        .Q(i_reg_242[7]),
        .R(1'b0));
  FDRE \i_reg_242_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[8]),
        .Q(i_reg_242[8]),
        .R(1'b0));
  CARRY4 \i_reg_242_reg[8]_i_1 
       (.CI(\i_reg_242_reg[4]_i_1_n_0 ),
        .CO({\i_reg_242_reg[8]_i_1_n_0 ,\i_reg_242_reg[8]_i_1_n_1 ,\i_reg_242_reg[8]_i_1_n_2 ,\i_reg_242_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_fu_207_p2[8:5]),
        .S({\i_i_reg_176_reg_n_0_[8] ,\i_i_reg_176_reg_n_0_[7] ,\i_i_reg_176_reg_n_0_[6] ,\i_i_reg_176_reg_n_0_[5] }));
  FDRE \i_reg_242_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_207_p2[9]),
        .Q(i_reg_242[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00800000)) 
    internal_empty_n_i_2__16
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_90_i_reg_247),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone9_out),
        .I4(dst_data_stream_0_V_full_n),
        .O(shiftReg_ce));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    internal_empty_n_i_2__17
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_90_i_reg_247),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone9_out),
        .I4(dst_data_stream_1_V_full_n),
        .O(shiftReg_ce_0));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    internal_empty_n_i_2__18
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_90_i_reg_247),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_block_pp0_stage0_subdone9_out),
        .I4(dst_data_stream_2_V_full_n),
        .O(shiftReg_ce_1));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_3__15
       (.I0(Q[1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT6 #(
    .INIT(64'hBFFF000000000000)) 
    \j_i_reg_187[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone9_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_90_i_fu_217_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(CO),
        .I5(Q[1]),
        .O(j_i_reg_187));
  LUT4 #(
    .INIT(16'h4000)) 
    \j_i_reg_187[0]_i_2 
       (.I0(ap_block_pp0_stage0_subdone9_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_90_i_fu_217_p2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(j_i_reg_1870));
  LUT1 #(
    .INIT(2'h1)) 
    \j_i_reg_187[0]_i_4 
       (.I0(j_i_reg_187_reg[0]),
        .O(\j_i_reg_187[0]_i_4_n_0 ));
  FDRE \j_i_reg_187_reg[0] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[0]_i_3_n_7 ),
        .Q(j_i_reg_187_reg[0]),
        .R(j_i_reg_187));
  CARRY4 \j_i_reg_187_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\j_i_reg_187_reg[0]_i_3_n_0 ,\j_i_reg_187_reg[0]_i_3_n_1 ,\j_i_reg_187_reg[0]_i_3_n_2 ,\j_i_reg_187_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_i_reg_187_reg[0]_i_3_n_4 ,\j_i_reg_187_reg[0]_i_3_n_5 ,\j_i_reg_187_reg[0]_i_3_n_6 ,\j_i_reg_187_reg[0]_i_3_n_7 }),
        .S({j_i_reg_187_reg[3:1],\j_i_reg_187[0]_i_4_n_0 }));
  FDRE \j_i_reg_187_reg[10] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[8]_i_1_n_5 ),
        .Q(j_i_reg_187_reg[10]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[11] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[8]_i_1_n_4 ),
        .Q(j_i_reg_187_reg[11]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[12] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[12]_i_1_n_7 ),
        .Q(j_i_reg_187_reg[12]),
        .R(j_i_reg_187));
  CARRY4 \j_i_reg_187_reg[12]_i_1 
       (.CI(\j_i_reg_187_reg[8]_i_1_n_0 ),
        .CO({\j_i_reg_187_reg[12]_i_1_n_0 ,\j_i_reg_187_reg[12]_i_1_n_1 ,\j_i_reg_187_reg[12]_i_1_n_2 ,\j_i_reg_187_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_187_reg[12]_i_1_n_4 ,\j_i_reg_187_reg[12]_i_1_n_5 ,\j_i_reg_187_reg[12]_i_1_n_6 ,\j_i_reg_187_reg[12]_i_1_n_7 }),
        .S(j_i_reg_187_reg[15:12]));
  FDRE \j_i_reg_187_reg[13] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[12]_i_1_n_6 ),
        .Q(j_i_reg_187_reg[13]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[14] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[12]_i_1_n_5 ),
        .Q(j_i_reg_187_reg[14]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[15] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[12]_i_1_n_4 ),
        .Q(j_i_reg_187_reg[15]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[16] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[16]_i_1_n_7 ),
        .Q(j_i_reg_187_reg[16]),
        .R(j_i_reg_187));
  CARRY4 \j_i_reg_187_reg[16]_i_1 
       (.CI(\j_i_reg_187_reg[12]_i_1_n_0 ),
        .CO({\j_i_reg_187_reg[16]_i_1_n_0 ,\j_i_reg_187_reg[16]_i_1_n_1 ,\j_i_reg_187_reg[16]_i_1_n_2 ,\j_i_reg_187_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_187_reg[16]_i_1_n_4 ,\j_i_reg_187_reg[16]_i_1_n_5 ,\j_i_reg_187_reg[16]_i_1_n_6 ,\j_i_reg_187_reg[16]_i_1_n_7 }),
        .S(j_i_reg_187_reg[19:16]));
  FDRE \j_i_reg_187_reg[17] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[16]_i_1_n_6 ),
        .Q(j_i_reg_187_reg[17]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[18] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[16]_i_1_n_5 ),
        .Q(j_i_reg_187_reg[18]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[19] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[16]_i_1_n_4 ),
        .Q(j_i_reg_187_reg[19]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[1] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[0]_i_3_n_6 ),
        .Q(j_i_reg_187_reg[1]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[20] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[20]_i_1_n_7 ),
        .Q(j_i_reg_187_reg[20]),
        .R(j_i_reg_187));
  CARRY4 \j_i_reg_187_reg[20]_i_1 
       (.CI(\j_i_reg_187_reg[16]_i_1_n_0 ),
        .CO({\j_i_reg_187_reg[20]_i_1_n_0 ,\j_i_reg_187_reg[20]_i_1_n_1 ,\j_i_reg_187_reg[20]_i_1_n_2 ,\j_i_reg_187_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_187_reg[20]_i_1_n_4 ,\j_i_reg_187_reg[20]_i_1_n_5 ,\j_i_reg_187_reg[20]_i_1_n_6 ,\j_i_reg_187_reg[20]_i_1_n_7 }),
        .S(j_i_reg_187_reg[23:20]));
  FDRE \j_i_reg_187_reg[21] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[20]_i_1_n_6 ),
        .Q(j_i_reg_187_reg[21]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[22] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[20]_i_1_n_5 ),
        .Q(j_i_reg_187_reg[22]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[23] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[20]_i_1_n_4 ),
        .Q(j_i_reg_187_reg[23]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[24] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[24]_i_1_n_7 ),
        .Q(j_i_reg_187_reg[24]),
        .R(j_i_reg_187));
  CARRY4 \j_i_reg_187_reg[24]_i_1 
       (.CI(\j_i_reg_187_reg[20]_i_1_n_0 ),
        .CO({\j_i_reg_187_reg[24]_i_1_n_0 ,\j_i_reg_187_reg[24]_i_1_n_1 ,\j_i_reg_187_reg[24]_i_1_n_2 ,\j_i_reg_187_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_187_reg[24]_i_1_n_4 ,\j_i_reg_187_reg[24]_i_1_n_5 ,\j_i_reg_187_reg[24]_i_1_n_6 ,\j_i_reg_187_reg[24]_i_1_n_7 }),
        .S(j_i_reg_187_reg[27:24]));
  FDRE \j_i_reg_187_reg[25] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[24]_i_1_n_6 ),
        .Q(j_i_reg_187_reg[25]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[26] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[24]_i_1_n_5 ),
        .Q(j_i_reg_187_reg[26]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[27] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[24]_i_1_n_4 ),
        .Q(j_i_reg_187_reg[27]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[28] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[28]_i_1_n_7 ),
        .Q(j_i_reg_187_reg[28]),
        .R(j_i_reg_187));
  CARRY4 \j_i_reg_187_reg[28]_i_1 
       (.CI(\j_i_reg_187_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_i_reg_187_reg[28]_i_1_CO_UNCONNECTED [3:2],\j_i_reg_187_reg[28]_i_1_n_2 ,\j_i_reg_187_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_i_reg_187_reg[28]_i_1_O_UNCONNECTED [3],\j_i_reg_187_reg[28]_i_1_n_5 ,\j_i_reg_187_reg[28]_i_1_n_6 ,\j_i_reg_187_reg[28]_i_1_n_7 }),
        .S({1'b0,j_i_reg_187_reg[30:28]}));
  FDRE \j_i_reg_187_reg[29] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[28]_i_1_n_6 ),
        .Q(j_i_reg_187_reg[29]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[2] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[0]_i_3_n_5 ),
        .Q(j_i_reg_187_reg[2]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[30] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[28]_i_1_n_5 ),
        .Q(j_i_reg_187_reg[30]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[3] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[0]_i_3_n_4 ),
        .Q(j_i_reg_187_reg[3]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[4] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[4]_i_1_n_7 ),
        .Q(j_i_reg_187_reg[4]),
        .R(j_i_reg_187));
  CARRY4 \j_i_reg_187_reg[4]_i_1 
       (.CI(\j_i_reg_187_reg[0]_i_3_n_0 ),
        .CO({\j_i_reg_187_reg[4]_i_1_n_0 ,\j_i_reg_187_reg[4]_i_1_n_1 ,\j_i_reg_187_reg[4]_i_1_n_2 ,\j_i_reg_187_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_187_reg[4]_i_1_n_4 ,\j_i_reg_187_reg[4]_i_1_n_5 ,\j_i_reg_187_reg[4]_i_1_n_6 ,\j_i_reg_187_reg[4]_i_1_n_7 }),
        .S(j_i_reg_187_reg[7:4]));
  FDRE \j_i_reg_187_reg[5] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[4]_i_1_n_6 ),
        .Q(j_i_reg_187_reg[5]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[6] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[4]_i_1_n_5 ),
        .Q(j_i_reg_187_reg[6]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[7] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[4]_i_1_n_4 ),
        .Q(j_i_reg_187_reg[7]),
        .R(j_i_reg_187));
  FDRE \j_i_reg_187_reg[8] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[8]_i_1_n_7 ),
        .Q(j_i_reg_187_reg[8]),
        .R(j_i_reg_187));
  CARRY4 \j_i_reg_187_reg[8]_i_1 
       (.CI(\j_i_reg_187_reg[4]_i_1_n_0 ),
        .CO({\j_i_reg_187_reg[8]_i_1_n_0 ,\j_i_reg_187_reg[8]_i_1_n_1 ,\j_i_reg_187_reg[8]_i_1_n_2 ,\j_i_reg_187_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_i_reg_187_reg[8]_i_1_n_4 ,\j_i_reg_187_reg[8]_i_1_n_5 ,\j_i_reg_187_reg[8]_i_1_n_6 ,\j_i_reg_187_reg[8]_i_1_n_7 }),
        .S(j_i_reg_187_reg[11:8]));
  FDRE \j_i_reg_187_reg[9] 
       (.C(ap_clk),
        .CE(j_i_reg_1870),
        .D(\j_i_reg_187_reg[8]_i_1_n_6 ),
        .Q(j_i_reg_187_reg[9]),
        .R(j_i_reg_187));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \mOutPtr[1]_i_3__0 
       (.I0(ap_block_pp0_stage0_subdone9_out),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_90_i_reg_247),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(CvtColor_1_U0_p_dst_data_stream_2_V_write));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'h00404040)) 
    \mOutPtr[4]_i_3__3 
       (.I0(CO),
        .I1(Q[1]),
        .I2(CvtColor_1_U0_ap_start),
        .I3(\mOutPtr_reg[4] ),
        .I4(start_for_CvtColor_1_U0_full_n),
        .O(mOutPtr110_out));
  FDRE \rows_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [0]),
        .Q(rows_reg_233[0]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [10]),
        .Q(rows_reg_233[10]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[11] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [11]),
        .Q(rows_reg_233[11]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[12] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [12]),
        .Q(rows_reg_233[12]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[13] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [13]),
        .Q(rows_reg_233[13]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[14] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [14]),
        .Q(rows_reg_233[14]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[15] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [15]),
        .Q(rows_reg_233[15]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[16] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [16]),
        .Q(rows_reg_233[16]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[17] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [17]),
        .Q(rows_reg_233[17]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[18] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [18]),
        .Q(rows_reg_233[18]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[19] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [19]),
        .Q(rows_reg_233[19]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [1]),
        .Q(rows_reg_233[1]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[20] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [20]),
        .Q(rows_reg_233[20]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[21] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [21]),
        .Q(rows_reg_233[21]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[22] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [22]),
        .Q(rows_reg_233[22]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[23] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [23]),
        .Q(rows_reg_233[23]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[24] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [24]),
        .Q(rows_reg_233[24]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[25] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [25]),
        .Q(rows_reg_233[25]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[26] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [26]),
        .Q(rows_reg_233[26]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[27] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [27]),
        .Q(rows_reg_233[27]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[28] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [28]),
        .Q(rows_reg_233[28]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[29] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [29]),
        .Q(rows_reg_233[29]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [2]),
        .Q(rows_reg_233[2]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[30] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [30]),
        .Q(rows_reg_233[30]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[31] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [31]),
        .Q(rows_reg_233[31]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [3]),
        .Q(rows_reg_233[3]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [4]),
        .Q(rows_reg_233[4]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [5]),
        .Q(rows_reg_233[5]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [6]),
        .Q(rows_reg_233[6]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [7]),
        .Q(rows_reg_233[7]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [8]),
        .Q(rows_reg_233[8]),
        .R(1'b0));
  FDRE \rows_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(CvtColor_1_U0_p_src_cols_V_read),
        .D(\rows_reg_233_reg[31]_0 [9]),
        .Q(rows_reg_233[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \tmp_90_i_reg_247[0]_i_1 
       (.I0(tmp_90_i_fu_217_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone9_out),
        .I3(tmp_90_i_reg_247),
        .O(\tmp_90_i_reg_247[0]_i_1_n_0 ));
  FDRE \tmp_90_i_reg_247_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_90_i_reg_247[0]_i_1_n_0 ),
        .Q(tmp_90_i_reg_247),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Duplicate" *) 
module cv_ov5640_canny_edge_0_0_Duplicate
   (E,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[2]_1 ,
    mOutPtr110_out,
    Q,
    CO,
    internal_full_n_reg,
    Duplicate_U0_src_cols_V_read,
    Duplicate_U0_ap_ready,
    src1_data_stream_0_s_full_n,
    src2_data_stream_0_s_full_n,
    src_bw_data_stream_0_empty_n,
    Duplicate_U0_ap_start,
    \mOutPtr_reg[2] ,
    start_for_Duplicate_U0_full_n,
    SS,
    ap_clk,
    out,
    \cols_V_reg_197_reg[31]_0 ,
    ap_rst_n,
    src_bw_rows_V_c_empty_n,
    src_bw_cols_V_c_empty_n);
  output [0:0]E;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[2]_1 ;
  output mOutPtr110_out;
  output [1:0]Q;
  output [0:0]CO;
  output [0:0]internal_full_n_reg;
  output Duplicate_U0_src_cols_V_read;
  output Duplicate_U0_ap_ready;
  input src1_data_stream_0_s_full_n;
  input src2_data_stream_0_s_full_n;
  input src_bw_data_stream_0_empty_n;
  input Duplicate_U0_ap_start;
  input \mOutPtr_reg[2] ;
  input start_for_Duplicate_U0_full_n;
  input [0:0]SS;
  input ap_clk;
  input [31:0]out;
  input [31:0]\cols_V_reg_197_reg[31]_0 ;
  input ap_rst_n;
  input src_bw_rows_V_c_empty_n;
  input src_bw_cols_V_c_empty_n;

  wire [0:0]CO;
  wire Duplicate_U0_ap_ready;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_cols_V_read;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_10__0_n_0 ;
  wire \ap_CS_fsm[2]_i_11__0_n_0 ;
  wire \ap_CS_fsm[2]_i_12_n_0 ;
  wire \ap_CS_fsm[2]_i_13__0_n_0 ;
  wire \ap_CS_fsm[2]_i_14__0_n_0 ;
  wire \ap_CS_fsm[2]_i_15__0_n_0 ;
  wire \ap_CS_fsm[2]_i_4__0_n_0 ;
  wire \ap_CS_fsm[2]_i_5__0_n_0 ;
  wire \ap_CS_fsm[2]_i_6__0_n_0 ;
  wire \ap_CS_fsm[2]_i_8__0_n_0 ;
  wire \ap_CS_fsm[2]_i_9__0_n_0 ;
  wire \ap_CS_fsm[3]_i_10_n_0 ;
  wire \ap_CS_fsm[3]_i_11_n_0 ;
  wire \ap_CS_fsm[3]_i_12_n_0 ;
  wire \ap_CS_fsm[3]_i_13_n_0 ;
  wire \ap_CS_fsm[3]_i_14_n_0 ;
  wire \ap_CS_fsm[3]_i_15_n_0 ;
  wire \ap_CS_fsm[3]_i_16_n_0 ;
  wire \ap_CS_fsm[3]_i_3_n_0 ;
  wire \ap_CS_fsm[3]_i_5_n_0 ;
  wire \ap_CS_fsm[3]_i_6_n_0 ;
  wire \ap_CS_fsm[3]_i_7_n_0 ;
  wire \ap_CS_fsm[3]_i_9_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[2]_1 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__0_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_7_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_8_n_3 ;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_rst_n;
  wire [31:0]cols_V_reg_197;
  wire [31:0]\cols_V_reg_197_reg[31]_0 ;
  wire \exitcond_i_reg_211[0]_i_1_n_0 ;
  wire \exitcond_i_reg_211_reg_n_0_[0] ;
  wire [31:0]i_V_fu_175_p2;
  wire [31:0]i_V_reg_206;
  wire \i_V_reg_206_reg[12]_i_1_n_0 ;
  wire \i_V_reg_206_reg[12]_i_1_n_1 ;
  wire \i_V_reg_206_reg[12]_i_1_n_2 ;
  wire \i_V_reg_206_reg[12]_i_1_n_3 ;
  wire \i_V_reg_206_reg[16]_i_1_n_0 ;
  wire \i_V_reg_206_reg[16]_i_1_n_1 ;
  wire \i_V_reg_206_reg[16]_i_1_n_2 ;
  wire \i_V_reg_206_reg[16]_i_1_n_3 ;
  wire \i_V_reg_206_reg[20]_i_1_n_0 ;
  wire \i_V_reg_206_reg[20]_i_1_n_1 ;
  wire \i_V_reg_206_reg[20]_i_1_n_2 ;
  wire \i_V_reg_206_reg[20]_i_1_n_3 ;
  wire \i_V_reg_206_reg[24]_i_1_n_0 ;
  wire \i_V_reg_206_reg[24]_i_1_n_1 ;
  wire \i_V_reg_206_reg[24]_i_1_n_2 ;
  wire \i_V_reg_206_reg[24]_i_1_n_3 ;
  wire \i_V_reg_206_reg[28]_i_1_n_0 ;
  wire \i_V_reg_206_reg[28]_i_1_n_1 ;
  wire \i_V_reg_206_reg[28]_i_1_n_2 ;
  wire \i_V_reg_206_reg[28]_i_1_n_3 ;
  wire \i_V_reg_206_reg[31]_i_1_n_2 ;
  wire \i_V_reg_206_reg[31]_i_1_n_3 ;
  wire \i_V_reg_206_reg[4]_i_1_n_0 ;
  wire \i_V_reg_206_reg[4]_i_1_n_1 ;
  wire \i_V_reg_206_reg[4]_i_1_n_2 ;
  wire \i_V_reg_206_reg[4]_i_1_n_3 ;
  wire \i_V_reg_206_reg[8]_i_1_n_0 ;
  wire \i_V_reg_206_reg[8]_i_1_n_1 ;
  wire \i_V_reg_206_reg[8]_i_1_n_2 ;
  wire \i_V_reg_206_reg[8]_i_1_n_3 ;
  wire [0:0]internal_full_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[2] ;
  wire [31:0]out;
  wire [31:0]rows_V_reg_192;
  wire src1_data_stream_0_s_full_n;
  wire src2_data_stream_0_s_full_n;
  wire src_bw_cols_V_c_empty_n;
  wire src_bw_data_stream_0_empty_n;
  wire src_bw_rows_V_c_empty_n;
  wire start_for_Duplicate_U0_full_n;
  wire t_V_5_reg_159;
  wire t_V_5_reg_1590;
  wire \t_V_5_reg_159[0]_i_4_n_0 ;
  wire [31:0]t_V_5_reg_159_reg;
  wire \t_V_5_reg_159_reg[0]_i_3_n_0 ;
  wire \t_V_5_reg_159_reg[0]_i_3_n_1 ;
  wire \t_V_5_reg_159_reg[0]_i_3_n_2 ;
  wire \t_V_5_reg_159_reg[0]_i_3_n_3 ;
  wire \t_V_5_reg_159_reg[0]_i_3_n_4 ;
  wire \t_V_5_reg_159_reg[0]_i_3_n_5 ;
  wire \t_V_5_reg_159_reg[0]_i_3_n_6 ;
  wire \t_V_5_reg_159_reg[0]_i_3_n_7 ;
  wire \t_V_5_reg_159_reg[12]_i_1_n_0 ;
  wire \t_V_5_reg_159_reg[12]_i_1_n_1 ;
  wire \t_V_5_reg_159_reg[12]_i_1_n_2 ;
  wire \t_V_5_reg_159_reg[12]_i_1_n_3 ;
  wire \t_V_5_reg_159_reg[12]_i_1_n_4 ;
  wire \t_V_5_reg_159_reg[12]_i_1_n_5 ;
  wire \t_V_5_reg_159_reg[12]_i_1_n_6 ;
  wire \t_V_5_reg_159_reg[12]_i_1_n_7 ;
  wire \t_V_5_reg_159_reg[16]_i_1_n_0 ;
  wire \t_V_5_reg_159_reg[16]_i_1_n_1 ;
  wire \t_V_5_reg_159_reg[16]_i_1_n_2 ;
  wire \t_V_5_reg_159_reg[16]_i_1_n_3 ;
  wire \t_V_5_reg_159_reg[16]_i_1_n_4 ;
  wire \t_V_5_reg_159_reg[16]_i_1_n_5 ;
  wire \t_V_5_reg_159_reg[16]_i_1_n_6 ;
  wire \t_V_5_reg_159_reg[16]_i_1_n_7 ;
  wire \t_V_5_reg_159_reg[20]_i_1_n_0 ;
  wire \t_V_5_reg_159_reg[20]_i_1_n_1 ;
  wire \t_V_5_reg_159_reg[20]_i_1_n_2 ;
  wire \t_V_5_reg_159_reg[20]_i_1_n_3 ;
  wire \t_V_5_reg_159_reg[20]_i_1_n_4 ;
  wire \t_V_5_reg_159_reg[20]_i_1_n_5 ;
  wire \t_V_5_reg_159_reg[20]_i_1_n_6 ;
  wire \t_V_5_reg_159_reg[20]_i_1_n_7 ;
  wire \t_V_5_reg_159_reg[24]_i_1_n_0 ;
  wire \t_V_5_reg_159_reg[24]_i_1_n_1 ;
  wire \t_V_5_reg_159_reg[24]_i_1_n_2 ;
  wire \t_V_5_reg_159_reg[24]_i_1_n_3 ;
  wire \t_V_5_reg_159_reg[24]_i_1_n_4 ;
  wire \t_V_5_reg_159_reg[24]_i_1_n_5 ;
  wire \t_V_5_reg_159_reg[24]_i_1_n_6 ;
  wire \t_V_5_reg_159_reg[24]_i_1_n_7 ;
  wire \t_V_5_reg_159_reg[28]_i_1_n_1 ;
  wire \t_V_5_reg_159_reg[28]_i_1_n_2 ;
  wire \t_V_5_reg_159_reg[28]_i_1_n_3 ;
  wire \t_V_5_reg_159_reg[28]_i_1_n_4 ;
  wire \t_V_5_reg_159_reg[28]_i_1_n_5 ;
  wire \t_V_5_reg_159_reg[28]_i_1_n_6 ;
  wire \t_V_5_reg_159_reg[28]_i_1_n_7 ;
  wire \t_V_5_reg_159_reg[4]_i_1_n_0 ;
  wire \t_V_5_reg_159_reg[4]_i_1_n_1 ;
  wire \t_V_5_reg_159_reg[4]_i_1_n_2 ;
  wire \t_V_5_reg_159_reg[4]_i_1_n_3 ;
  wire \t_V_5_reg_159_reg[4]_i_1_n_4 ;
  wire \t_V_5_reg_159_reg[4]_i_1_n_5 ;
  wire \t_V_5_reg_159_reg[4]_i_1_n_6 ;
  wire \t_V_5_reg_159_reg[4]_i_1_n_7 ;
  wire \t_V_5_reg_159_reg[8]_i_1_n_0 ;
  wire \t_V_5_reg_159_reg[8]_i_1_n_1 ;
  wire \t_V_5_reg_159_reg[8]_i_1_n_2 ;
  wire \t_V_5_reg_159_reg[8]_i_1_n_3 ;
  wire \t_V_5_reg_159_reg[8]_i_1_n_4 ;
  wire \t_V_5_reg_159_reg[8]_i_1_n_5 ;
  wire \t_V_5_reg_159_reg[8]_i_1_n_6 ;
  wire \t_V_5_reg_159_reg[8]_i_1_n_7 ;
  wire t_V_reg_148;
  wire \t_V_reg_148_reg_n_0_[0] ;
  wire \t_V_reg_148_reg_n_0_[10] ;
  wire \t_V_reg_148_reg_n_0_[11] ;
  wire \t_V_reg_148_reg_n_0_[12] ;
  wire \t_V_reg_148_reg_n_0_[13] ;
  wire \t_V_reg_148_reg_n_0_[14] ;
  wire \t_V_reg_148_reg_n_0_[15] ;
  wire \t_V_reg_148_reg_n_0_[16] ;
  wire \t_V_reg_148_reg_n_0_[17] ;
  wire \t_V_reg_148_reg_n_0_[18] ;
  wire \t_V_reg_148_reg_n_0_[19] ;
  wire \t_V_reg_148_reg_n_0_[1] ;
  wire \t_V_reg_148_reg_n_0_[20] ;
  wire \t_V_reg_148_reg_n_0_[21] ;
  wire \t_V_reg_148_reg_n_0_[22] ;
  wire \t_V_reg_148_reg_n_0_[23] ;
  wire \t_V_reg_148_reg_n_0_[24] ;
  wire \t_V_reg_148_reg_n_0_[25] ;
  wire \t_V_reg_148_reg_n_0_[26] ;
  wire \t_V_reg_148_reg_n_0_[27] ;
  wire \t_V_reg_148_reg_n_0_[28] ;
  wire \t_V_reg_148_reg_n_0_[29] ;
  wire \t_V_reg_148_reg_n_0_[2] ;
  wire \t_V_reg_148_reg_n_0_[30] ;
  wire \t_V_reg_148_reg_n_0_[31] ;
  wire \t_V_reg_148_reg_n_0_[3] ;
  wire \t_V_reg_148_reg_n_0_[4] ;
  wire \t_V_reg_148_reg_n_0_[5] ;
  wire \t_V_reg_148_reg_n_0_[6] ;
  wire \t_V_reg_148_reg_n_0_[7] ;
  wire \t_V_reg_148_reg_n_0_[8] ;
  wire \t_V_reg_148_reg_n_0_[9] ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_8_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_206_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_206_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_5_reg_159_reg[28]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \SRL_SIG[0][7]_i_1__3 
       (.I0(src1_data_stream_0_s_full_n),
        .I1(src2_data_stream_0_s_full_n),
        .I2(src_bw_data_stream_0_empty_n),
        .I3(\exitcond_i_reg_211_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(E));
  LUT6 #(
    .INIT(64'h0080000000000000)) 
    \SRL_SIG[0][7]_i_1__8 
       (.I0(src2_data_stream_0_s_full_n),
        .I1(src1_data_stream_0_s_full_n),
        .I2(src_bw_data_stream_0_empty_n),
        .I3(\exitcond_i_reg_211_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(internal_full_n_reg));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Duplicate_U0_ap_start),
        .I3(src_bw_rows_V_c_empty_n),
        .I4(src_bw_cols_V_c_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(ap_CS_fsm_state5),
        .I1(Duplicate_U0_ap_start),
        .I2(src_bw_rows_V_c_empty_n),
        .I3(src_bw_cols_V_c_empty_n),
        .I4(Q[0]),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__0 
       (.I0(\t_V_reg_148_reg_n_0_[17] ),
        .I1(rows_V_reg_192[17]),
        .I2(\t_V_reg_148_reg_n_0_[15] ),
        .I3(rows_V_reg_192[15]),
        .I4(rows_V_reg_192[16]),
        .I5(\t_V_reg_148_reg_n_0_[16] ),
        .O(\ap_CS_fsm[2]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11__0 
       (.I0(\t_V_reg_148_reg_n_0_[12] ),
        .I1(rows_V_reg_192[12]),
        .I2(\t_V_reg_148_reg_n_0_[13] ),
        .I3(rows_V_reg_192[13]),
        .I4(rows_V_reg_192[14]),
        .I5(\t_V_reg_148_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\t_V_reg_148_reg_n_0_[9] ),
        .I1(rows_V_reg_192[9]),
        .I2(\t_V_reg_148_reg_n_0_[10] ),
        .I3(rows_V_reg_192[10]),
        .I4(rows_V_reg_192[11]),
        .I5(\t_V_reg_148_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13__0 
       (.I0(\t_V_reg_148_reg_n_0_[6] ),
        .I1(rows_V_reg_192[6]),
        .I2(\t_V_reg_148_reg_n_0_[7] ),
        .I3(rows_V_reg_192[7]),
        .I4(rows_V_reg_192[8]),
        .I5(\t_V_reg_148_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14__0 
       (.I0(\t_V_reg_148_reg_n_0_[5] ),
        .I1(rows_V_reg_192[5]),
        .I2(\t_V_reg_148_reg_n_0_[3] ),
        .I3(rows_V_reg_192[3]),
        .I4(rows_V_reg_192[4]),
        .I5(\t_V_reg_148_reg_n_0_[4] ),
        .O(\ap_CS_fsm[2]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_15__0 
       (.I0(\t_V_reg_148_reg_n_0_[2] ),
        .I1(rows_V_reg_192[2]),
        .I2(\t_V_reg_148_reg_n_0_[0] ),
        .I3(rows_V_reg_192[0]),
        .I4(rows_V_reg_192[1]),
        .I5(\t_V_reg_148_reg_n_0_[1] ),
        .O(\ap_CS_fsm[2]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\ap_CS_fsm[3]_i_3_n_0 ),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_4__0 
       (.I0(rows_V_reg_192[31]),
        .I1(\t_V_reg_148_reg_n_0_[31] ),
        .I2(rows_V_reg_192[30]),
        .I3(\t_V_reg_148_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__0 
       (.I0(\t_V_reg_148_reg_n_0_[27] ),
        .I1(rows_V_reg_192[27]),
        .I2(\t_V_reg_148_reg_n_0_[28] ),
        .I3(rows_V_reg_192[28]),
        .I4(rows_V_reg_192[29]),
        .I5(\t_V_reg_148_reg_n_0_[29] ),
        .O(\ap_CS_fsm[2]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__0 
       (.I0(\t_V_reg_148_reg_n_0_[24] ),
        .I1(rows_V_reg_192[24]),
        .I2(\t_V_reg_148_reg_n_0_[25] ),
        .I3(rows_V_reg_192[25]),
        .I4(rows_V_reg_192[26]),
        .I5(\t_V_reg_148_reg_n_0_[26] ),
        .O(\ap_CS_fsm[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__0 
       (.I0(\t_V_reg_148_reg_n_0_[21] ),
        .I1(rows_V_reg_192[21]),
        .I2(\t_V_reg_148_reg_n_0_[22] ),
        .I3(rows_V_reg_192[22]),
        .I4(rows_V_reg_192[23]),
        .I5(\t_V_reg_148_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__0 
       (.I0(\t_V_reg_148_reg_n_0_[18] ),
        .I1(rows_V_reg_192[18]),
        .I2(\t_V_reg_148_reg_n_0_[19] ),
        .I3(rows_V_reg_192[19]),
        .I4(rows_V_reg_192[20]),
        .I5(\t_V_reg_148_reg_n_0_[20] ),
        .O(\ap_CS_fsm[2]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(t_V_5_reg_159_reg[18]),
        .I1(cols_V_reg_197[18]),
        .I2(t_V_5_reg_159_reg[19]),
        .I3(cols_V_reg_197[19]),
        .I4(cols_V_reg_197[20]),
        .I5(t_V_5_reg_159_reg[20]),
        .O(\ap_CS_fsm[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(t_V_5_reg_159_reg[17]),
        .I1(cols_V_reg_197[17]),
        .I2(t_V_5_reg_159_reg[15]),
        .I3(cols_V_reg_197[15]),
        .I4(cols_V_reg_197[16]),
        .I5(t_V_5_reg_159_reg[16]),
        .O(\ap_CS_fsm[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_12 
       (.I0(t_V_5_reg_159_reg[14]),
        .I1(cols_V_reg_197[14]),
        .I2(t_V_5_reg_159_reg[12]),
        .I3(cols_V_reg_197[12]),
        .I4(cols_V_reg_197[13]),
        .I5(t_V_5_reg_159_reg[13]),
        .O(\ap_CS_fsm[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(t_V_5_reg_159_reg[9]),
        .I1(cols_V_reg_197[9]),
        .I2(t_V_5_reg_159_reg[10]),
        .I3(cols_V_reg_197[10]),
        .I4(cols_V_reg_197[11]),
        .I5(t_V_5_reg_159_reg[11]),
        .O(\ap_CS_fsm[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(t_V_5_reg_159_reg[6]),
        .I1(cols_V_reg_197[6]),
        .I2(t_V_5_reg_159_reg[7]),
        .I3(cols_V_reg_197[7]),
        .I4(cols_V_reg_197[8]),
        .I5(t_V_5_reg_159_reg[8]),
        .O(\ap_CS_fsm[3]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(t_V_5_reg_159_reg[4]),
        .I1(cols_V_reg_197[4]),
        .I2(t_V_5_reg_159_reg[3]),
        .I3(cols_V_reg_197[3]),
        .I4(cols_V_reg_197[5]),
        .I5(t_V_5_reg_159_reg[5]),
        .O(\ap_CS_fsm[3]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(t_V_5_reg_159_reg[0]),
        .I1(cols_V_reg_197[0]),
        .I2(t_V_5_reg_159_reg[1]),
        .I3(cols_V_reg_197[1]),
        .I4(cols_V_reg_197[2]),
        .I5(t_V_5_reg_159_reg[2]),
        .O(\ap_CS_fsm[3]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\ap_CS_fsm[3]_i_3_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT5 #(
    .INIT(32'hFF80FFFF)) 
    \ap_CS_fsm[3]_i_3 
       (.I0(src2_data_stream_0_s_full_n),
        .I1(src1_data_stream_0_s_full_n),
        .I2(src_bw_data_stream_0_empty_n),
        .I3(\exitcond_i_reg_211_reg_n_0_[0] ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\ap_CS_fsm[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(cols_V_reg_197[31]),
        .I1(t_V_5_reg_159_reg[31]),
        .I2(cols_V_reg_197[30]),
        .I3(t_V_5_reg_159_reg[30]),
        .O(\ap_CS_fsm[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(t_V_5_reg_159_reg[27]),
        .I1(cols_V_reg_197[27]),
        .I2(t_V_5_reg_159_reg[28]),
        .I3(cols_V_reg_197[28]),
        .I4(cols_V_reg_197[29]),
        .I5(t_V_5_reg_159_reg[29]),
        .O(\ap_CS_fsm[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(t_V_5_reg_159_reg[24]),
        .I1(cols_V_reg_197[24]),
        .I2(t_V_5_reg_159_reg[25]),
        .I3(cols_V_reg_197[25]),
        .I4(cols_V_reg_197[26]),
        .I5(t_V_5_reg_159_reg[26]),
        .O(\ap_CS_fsm[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(t_V_5_reg_159_reg[21]),
        .I1(cols_V_reg_197[21]),
        .I2(t_V_5_reg_159_reg[22]),
        .I3(cols_V_reg_197[22]),
        .I4(cols_V_reg_197[23]),
        .I5(t_V_5_reg_159_reg[23]),
        .O(\ap_CS_fsm[3]_i_9_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__0 
       (.CI(\ap_CS_fsm_reg[2]_i_3__0_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__0_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_2__0_n_2 ,\ap_CS_fsm_reg[2]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4__0_n_0 ,\ap_CS_fsm[2]_i_5__0_n_0 ,\ap_CS_fsm[2]_i_6__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__0 
       (.CI(\ap_CS_fsm_reg[2]_i_7_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3__0_n_0 ,\ap_CS_fsm_reg[2]_i_3__0_n_1 ,\ap_CS_fsm_reg[2]_i_3__0_n_2 ,\ap_CS_fsm_reg[2]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__0_n_0 ,\ap_CS_fsm[2]_i_9__0_n_0 ,\ap_CS_fsm[2]_i_10__0_n_0 ,\ap_CS_fsm[2]_i_11__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_7 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_7_n_0 ,\ap_CS_fsm_reg[2]_i_7_n_1 ,\ap_CS_fsm_reg[2]_i_7_n_2 ,\ap_CS_fsm_reg[2]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_7_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_12_n_0 ,\ap_CS_fsm[2]_i_13__0_n_0 ,\ap_CS_fsm[2]_i_14__0_n_0 ,\ap_CS_fsm[2]_i_15__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_2_n_2 ,\ap_CS_fsm_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[3]_i_5_n_0 ,\ap_CS_fsm[3]_i_6_n_0 ,\ap_CS_fsm[3]_i_7_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4 
       (.CI(\ap_CS_fsm_reg[3]_i_8_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4_n_0 ,\ap_CS_fsm_reg[3]_i_4_n_1 ,\ap_CS_fsm_reg[3]_i_4_n_2 ,\ap_CS_fsm_reg[3]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9_n_0 ,\ap_CS_fsm[3]_i_10_n_0 ,\ap_CS_fsm[3]_i_11_n_0 ,\ap_CS_fsm[3]_i_12_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_8_n_0 ,\ap_CS_fsm_reg[3]_i_8_n_1 ,\ap_CS_fsm_reg[3]_i_8_n_2 ,\ap_CS_fsm_reg[3]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_13_n_0 ,\ap_CS_fsm[3]_i_14_n_0 ,\ap_CS_fsm[3]_i_15_n_0 ,\ap_CS_fsm[3]_i_16_n_0 }));
  LUT6 #(
    .INIT(64'hDDDD0D0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__0
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0_i_2__0_n_0),
        .I2(CO),
        .I3(Q[1]),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h555D5D5D5D5D5D5D)) 
    ap_enable_reg_pp0_iter0_i_2__0
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_211_reg_n_0_[0] ),
        .I3(src_bw_data_stream_0_empty_n),
        .I4(src1_data_stream_0_s_full_n),
        .I5(src2_data_stream_0_s_full_n),
        .O(ap_enable_reg_pp0_iter0_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0C550C0000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(\ap_CS_fsm[3]_i_3_n_0 ),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [0]),
        .Q(cols_V_reg_197[0]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[10] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [10]),
        .Q(cols_V_reg_197[10]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[11] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [11]),
        .Q(cols_V_reg_197[11]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[12] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [12]),
        .Q(cols_V_reg_197[12]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[13] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [13]),
        .Q(cols_V_reg_197[13]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[14] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [14]),
        .Q(cols_V_reg_197[14]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[15] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [15]),
        .Q(cols_V_reg_197[15]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[16] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [16]),
        .Q(cols_V_reg_197[16]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[17] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [17]),
        .Q(cols_V_reg_197[17]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[18] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [18]),
        .Q(cols_V_reg_197[18]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[19] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [19]),
        .Q(cols_V_reg_197[19]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [1]),
        .Q(cols_V_reg_197[1]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[20] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [20]),
        .Q(cols_V_reg_197[20]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[21] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [21]),
        .Q(cols_V_reg_197[21]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[22] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [22]),
        .Q(cols_V_reg_197[22]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[23] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [23]),
        .Q(cols_V_reg_197[23]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[24] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [24]),
        .Q(cols_V_reg_197[24]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[25] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [25]),
        .Q(cols_V_reg_197[25]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[26] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [26]),
        .Q(cols_V_reg_197[26]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[27] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [27]),
        .Q(cols_V_reg_197[27]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[28] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [28]),
        .Q(cols_V_reg_197[28]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[29] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [29]),
        .Q(cols_V_reg_197[29]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [2]),
        .Q(cols_V_reg_197[2]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[30] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [30]),
        .Q(cols_V_reg_197[30]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[31] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [31]),
        .Q(cols_V_reg_197[31]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [3]),
        .Q(cols_V_reg_197[3]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [4]),
        .Q(cols_V_reg_197[4]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [5]),
        .Q(cols_V_reg_197[5]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [6]),
        .Q(cols_V_reg_197[6]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [7]),
        .Q(cols_V_reg_197[7]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [8]),
        .Q(cols_V_reg_197[8]),
        .R(1'b0));
  FDRE \cols_V_reg_197_reg[9] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(\cols_V_reg_197_reg[31]_0 [9]),
        .Q(cols_V_reg_197[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \exitcond_i_reg_211[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\ap_CS_fsm[3]_i_3_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\exitcond_i_reg_211_reg_n_0_[0] ),
        .O(\exitcond_i_reg_211[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_211_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_211[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_211_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_206[0]_i_1 
       (.I0(\t_V_reg_148_reg_n_0_[0] ),
        .O(i_V_fu_175_p2[0]));
  FDRE \i_V_reg_206_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[0]),
        .Q(i_V_reg_206[0]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[10]),
        .Q(i_V_reg_206[10]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[11]),
        .Q(i_V_reg_206[11]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[12]),
        .Q(i_V_reg_206[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_206_reg[12]_i_1 
       (.CI(\i_V_reg_206_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_206_reg[12]_i_1_n_0 ,\i_V_reg_206_reg[12]_i_1_n_1 ,\i_V_reg_206_reg[12]_i_1_n_2 ,\i_V_reg_206_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_175_p2[12:9]),
        .S({\t_V_reg_148_reg_n_0_[12] ,\t_V_reg_148_reg_n_0_[11] ,\t_V_reg_148_reg_n_0_[10] ,\t_V_reg_148_reg_n_0_[9] }));
  FDRE \i_V_reg_206_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[13]),
        .Q(i_V_reg_206[13]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[14]),
        .Q(i_V_reg_206[14]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[15]),
        .Q(i_V_reg_206[15]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[16]),
        .Q(i_V_reg_206[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_206_reg[16]_i_1 
       (.CI(\i_V_reg_206_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_206_reg[16]_i_1_n_0 ,\i_V_reg_206_reg[16]_i_1_n_1 ,\i_V_reg_206_reg[16]_i_1_n_2 ,\i_V_reg_206_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_175_p2[16:13]),
        .S({\t_V_reg_148_reg_n_0_[16] ,\t_V_reg_148_reg_n_0_[15] ,\t_V_reg_148_reg_n_0_[14] ,\t_V_reg_148_reg_n_0_[13] }));
  FDRE \i_V_reg_206_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[17]),
        .Q(i_V_reg_206[17]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[18]),
        .Q(i_V_reg_206[18]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[19]),
        .Q(i_V_reg_206[19]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[1]),
        .Q(i_V_reg_206[1]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[20]),
        .Q(i_V_reg_206[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_206_reg[20]_i_1 
       (.CI(\i_V_reg_206_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_206_reg[20]_i_1_n_0 ,\i_V_reg_206_reg[20]_i_1_n_1 ,\i_V_reg_206_reg[20]_i_1_n_2 ,\i_V_reg_206_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_175_p2[20:17]),
        .S({\t_V_reg_148_reg_n_0_[20] ,\t_V_reg_148_reg_n_0_[19] ,\t_V_reg_148_reg_n_0_[18] ,\t_V_reg_148_reg_n_0_[17] }));
  FDRE \i_V_reg_206_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[21]),
        .Q(i_V_reg_206[21]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[22]),
        .Q(i_V_reg_206[22]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[23]),
        .Q(i_V_reg_206[23]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[24]),
        .Q(i_V_reg_206[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_206_reg[24]_i_1 
       (.CI(\i_V_reg_206_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_206_reg[24]_i_1_n_0 ,\i_V_reg_206_reg[24]_i_1_n_1 ,\i_V_reg_206_reg[24]_i_1_n_2 ,\i_V_reg_206_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_175_p2[24:21]),
        .S({\t_V_reg_148_reg_n_0_[24] ,\t_V_reg_148_reg_n_0_[23] ,\t_V_reg_148_reg_n_0_[22] ,\t_V_reg_148_reg_n_0_[21] }));
  FDRE \i_V_reg_206_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[25]),
        .Q(i_V_reg_206[25]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[26]),
        .Q(i_V_reg_206[26]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[27]),
        .Q(i_V_reg_206[27]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[28]),
        .Q(i_V_reg_206[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_206_reg[28]_i_1 
       (.CI(\i_V_reg_206_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_206_reg[28]_i_1_n_0 ,\i_V_reg_206_reg[28]_i_1_n_1 ,\i_V_reg_206_reg[28]_i_1_n_2 ,\i_V_reg_206_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_175_p2[28:25]),
        .S({\t_V_reg_148_reg_n_0_[28] ,\t_V_reg_148_reg_n_0_[27] ,\t_V_reg_148_reg_n_0_[26] ,\t_V_reg_148_reg_n_0_[25] }));
  FDRE \i_V_reg_206_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[29]),
        .Q(i_V_reg_206[29]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[2]),
        .Q(i_V_reg_206[2]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[30]),
        .Q(i_V_reg_206[30]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[31]),
        .Q(i_V_reg_206[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_206_reg[31]_i_1 
       (.CI(\i_V_reg_206_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_206_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_206_reg[31]_i_1_n_2 ,\i_V_reg_206_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_206_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_175_p2[31:29]}),
        .S({1'b0,\t_V_reg_148_reg_n_0_[31] ,\t_V_reg_148_reg_n_0_[30] ,\t_V_reg_148_reg_n_0_[29] }));
  FDRE \i_V_reg_206_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[3]),
        .Q(i_V_reg_206[3]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[4]),
        .Q(i_V_reg_206[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_206_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_206_reg[4]_i_1_n_0 ,\i_V_reg_206_reg[4]_i_1_n_1 ,\i_V_reg_206_reg[4]_i_1_n_2 ,\i_V_reg_206_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_148_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_175_p2[4:1]),
        .S({\t_V_reg_148_reg_n_0_[4] ,\t_V_reg_148_reg_n_0_[3] ,\t_V_reg_148_reg_n_0_[2] ,\t_V_reg_148_reg_n_0_[1] }));
  FDRE \i_V_reg_206_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[5]),
        .Q(i_V_reg_206[5]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[6]),
        .Q(i_V_reg_206[6]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[7]),
        .Q(i_V_reg_206[7]),
        .R(1'b0));
  FDRE \i_V_reg_206_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[8]),
        .Q(i_V_reg_206[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_206_reg[8]_i_1 
       (.CI(\i_V_reg_206_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_206_reg[8]_i_1_n_0 ,\i_V_reg_206_reg[8]_i_1_n_1 ,\i_V_reg_206_reg[8]_i_1_n_2 ,\i_V_reg_206_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_175_p2[8:5]),
        .S({\t_V_reg_148_reg_n_0_[8] ,\t_V_reg_148_reg_n_0_[7] ,\t_V_reg_148_reg_n_0_[6] ,\t_V_reg_148_reg_n_0_[5] }));
  FDRE \i_V_reg_206_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_175_p2[9]),
        .Q(i_V_reg_206[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_3 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_211_reg_n_0_[0] ),
        .I3(src_bw_data_stream_0_empty_n),
        .I4(src2_data_stream_0_s_full_n),
        .I5(src1_data_stream_0_s_full_n),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT6 #(
    .INIT(64'hF7FFFFFFFFFFFFFF)) 
    \mOutPtr[0]_i_3__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\exitcond_i_reg_211_reg_n_0_[0] ),
        .I3(src_bw_data_stream_0_empty_n),
        .I4(src1_data_stream_0_s_full_n),
        .I5(src2_data_stream_0_s_full_n),
        .O(\ap_CS_fsm_reg[2]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \mOutPtr[1]_i_2__0 
       (.I0(CO),
        .I1(Q[1]),
        .O(Duplicate_U0_ap_ready));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[2]_i_2 
       (.I0(Q[1]),
        .I1(CO),
        .I2(Duplicate_U0_ap_start),
        .I3(\mOutPtr_reg[2] ),
        .I4(start_for_Duplicate_U0_full_n),
        .O(mOutPtr110_out));
  LUT4 #(
    .INIT(16'h8000)) 
    \rows_V_reg_192[31]_i_1 
       (.I0(Q[0]),
        .I1(src_bw_cols_V_c_empty_n),
        .I2(src_bw_rows_V_c_empty_n),
        .I3(Duplicate_U0_ap_start),
        .O(Duplicate_U0_src_cols_V_read));
  FDRE \rows_V_reg_192_reg[0] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[0]),
        .Q(rows_V_reg_192[0]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[10] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[10]),
        .Q(rows_V_reg_192[10]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[11] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[11]),
        .Q(rows_V_reg_192[11]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[12] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[12]),
        .Q(rows_V_reg_192[12]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[13] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[13]),
        .Q(rows_V_reg_192[13]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[14] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[14]),
        .Q(rows_V_reg_192[14]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[15] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[15]),
        .Q(rows_V_reg_192[15]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[16] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[16]),
        .Q(rows_V_reg_192[16]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[17] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[17]),
        .Q(rows_V_reg_192[17]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[18] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[18]),
        .Q(rows_V_reg_192[18]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[19] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[19]),
        .Q(rows_V_reg_192[19]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[1] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[1]),
        .Q(rows_V_reg_192[1]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[20] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[20]),
        .Q(rows_V_reg_192[20]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[21] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[21]),
        .Q(rows_V_reg_192[21]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[22] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[22]),
        .Q(rows_V_reg_192[22]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[23] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[23]),
        .Q(rows_V_reg_192[23]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[24] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[24]),
        .Q(rows_V_reg_192[24]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[25] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[25]),
        .Q(rows_V_reg_192[25]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[26] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[26]),
        .Q(rows_V_reg_192[26]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[27] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[27]),
        .Q(rows_V_reg_192[27]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[28] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[28]),
        .Q(rows_V_reg_192[28]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[29] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[29]),
        .Q(rows_V_reg_192[29]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[2] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[2]),
        .Q(rows_V_reg_192[2]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[30] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[30]),
        .Q(rows_V_reg_192[30]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[31] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[31]),
        .Q(rows_V_reg_192[31]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[3] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[3]),
        .Q(rows_V_reg_192[3]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[4] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[4]),
        .Q(rows_V_reg_192[4]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[5] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[5]),
        .Q(rows_V_reg_192[5]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[6] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[6]),
        .Q(rows_V_reg_192[6]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[7] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[7]),
        .Q(rows_V_reg_192[7]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[8] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[8]),
        .Q(rows_V_reg_192[8]),
        .R(1'b0));
  FDRE \rows_V_reg_192_reg[9] 
       (.C(ap_clk),
        .CE(Duplicate_U0_src_cols_V_read),
        .D(out[9]),
        .Q(rows_V_reg_192[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FF7F00000000)) 
    \t_V_5_reg_159[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_3_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(CO),
        .I5(Q[1]),
        .O(t_V_5_reg_159));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_5_reg_159[0]_i_2 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_3_n_0 ),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_5_reg_1590));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_5_reg_159[0]_i_4 
       (.I0(t_V_5_reg_159_reg[0]),
        .O(\t_V_5_reg_159[0]_i_4_n_0 ));
  FDRE \t_V_5_reg_159_reg[0] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[0]_i_3_n_7 ),
        .Q(t_V_5_reg_159_reg[0]),
        .R(t_V_5_reg_159));
  CARRY4 \t_V_5_reg_159_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_5_reg_159_reg[0]_i_3_n_0 ,\t_V_5_reg_159_reg[0]_i_3_n_1 ,\t_V_5_reg_159_reg[0]_i_3_n_2 ,\t_V_5_reg_159_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_5_reg_159_reg[0]_i_3_n_4 ,\t_V_5_reg_159_reg[0]_i_3_n_5 ,\t_V_5_reg_159_reg[0]_i_3_n_6 ,\t_V_5_reg_159_reg[0]_i_3_n_7 }),
        .S({t_V_5_reg_159_reg[3:1],\t_V_5_reg_159[0]_i_4_n_0 }));
  FDRE \t_V_5_reg_159_reg[10] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[8]_i_1_n_5 ),
        .Q(t_V_5_reg_159_reg[10]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[11] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[8]_i_1_n_4 ),
        .Q(t_V_5_reg_159_reg[11]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[12] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[12]_i_1_n_7 ),
        .Q(t_V_5_reg_159_reg[12]),
        .R(t_V_5_reg_159));
  CARRY4 \t_V_5_reg_159_reg[12]_i_1 
       (.CI(\t_V_5_reg_159_reg[8]_i_1_n_0 ),
        .CO({\t_V_5_reg_159_reg[12]_i_1_n_0 ,\t_V_5_reg_159_reg[12]_i_1_n_1 ,\t_V_5_reg_159_reg[12]_i_1_n_2 ,\t_V_5_reg_159_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_159_reg[12]_i_1_n_4 ,\t_V_5_reg_159_reg[12]_i_1_n_5 ,\t_V_5_reg_159_reg[12]_i_1_n_6 ,\t_V_5_reg_159_reg[12]_i_1_n_7 }),
        .S(t_V_5_reg_159_reg[15:12]));
  FDRE \t_V_5_reg_159_reg[13] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[12]_i_1_n_6 ),
        .Q(t_V_5_reg_159_reg[13]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[14] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[12]_i_1_n_5 ),
        .Q(t_V_5_reg_159_reg[14]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[15] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[12]_i_1_n_4 ),
        .Q(t_V_5_reg_159_reg[15]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[16] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[16]_i_1_n_7 ),
        .Q(t_V_5_reg_159_reg[16]),
        .R(t_V_5_reg_159));
  CARRY4 \t_V_5_reg_159_reg[16]_i_1 
       (.CI(\t_V_5_reg_159_reg[12]_i_1_n_0 ),
        .CO({\t_V_5_reg_159_reg[16]_i_1_n_0 ,\t_V_5_reg_159_reg[16]_i_1_n_1 ,\t_V_5_reg_159_reg[16]_i_1_n_2 ,\t_V_5_reg_159_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_159_reg[16]_i_1_n_4 ,\t_V_5_reg_159_reg[16]_i_1_n_5 ,\t_V_5_reg_159_reg[16]_i_1_n_6 ,\t_V_5_reg_159_reg[16]_i_1_n_7 }),
        .S(t_V_5_reg_159_reg[19:16]));
  FDRE \t_V_5_reg_159_reg[17] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[16]_i_1_n_6 ),
        .Q(t_V_5_reg_159_reg[17]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[18] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[16]_i_1_n_5 ),
        .Q(t_V_5_reg_159_reg[18]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[19] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[16]_i_1_n_4 ),
        .Q(t_V_5_reg_159_reg[19]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[1] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[0]_i_3_n_6 ),
        .Q(t_V_5_reg_159_reg[1]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[20] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[20]_i_1_n_7 ),
        .Q(t_V_5_reg_159_reg[20]),
        .R(t_V_5_reg_159));
  CARRY4 \t_V_5_reg_159_reg[20]_i_1 
       (.CI(\t_V_5_reg_159_reg[16]_i_1_n_0 ),
        .CO({\t_V_5_reg_159_reg[20]_i_1_n_0 ,\t_V_5_reg_159_reg[20]_i_1_n_1 ,\t_V_5_reg_159_reg[20]_i_1_n_2 ,\t_V_5_reg_159_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_159_reg[20]_i_1_n_4 ,\t_V_5_reg_159_reg[20]_i_1_n_5 ,\t_V_5_reg_159_reg[20]_i_1_n_6 ,\t_V_5_reg_159_reg[20]_i_1_n_7 }),
        .S(t_V_5_reg_159_reg[23:20]));
  FDRE \t_V_5_reg_159_reg[21] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[20]_i_1_n_6 ),
        .Q(t_V_5_reg_159_reg[21]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[22] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[20]_i_1_n_5 ),
        .Q(t_V_5_reg_159_reg[22]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[23] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[20]_i_1_n_4 ),
        .Q(t_V_5_reg_159_reg[23]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[24] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[24]_i_1_n_7 ),
        .Q(t_V_5_reg_159_reg[24]),
        .R(t_V_5_reg_159));
  CARRY4 \t_V_5_reg_159_reg[24]_i_1 
       (.CI(\t_V_5_reg_159_reg[20]_i_1_n_0 ),
        .CO({\t_V_5_reg_159_reg[24]_i_1_n_0 ,\t_V_5_reg_159_reg[24]_i_1_n_1 ,\t_V_5_reg_159_reg[24]_i_1_n_2 ,\t_V_5_reg_159_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_159_reg[24]_i_1_n_4 ,\t_V_5_reg_159_reg[24]_i_1_n_5 ,\t_V_5_reg_159_reg[24]_i_1_n_6 ,\t_V_5_reg_159_reg[24]_i_1_n_7 }),
        .S(t_V_5_reg_159_reg[27:24]));
  FDRE \t_V_5_reg_159_reg[25] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[24]_i_1_n_6 ),
        .Q(t_V_5_reg_159_reg[25]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[26] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[24]_i_1_n_5 ),
        .Q(t_V_5_reg_159_reg[26]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[27] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[24]_i_1_n_4 ),
        .Q(t_V_5_reg_159_reg[27]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[28] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[28]_i_1_n_7 ),
        .Q(t_V_5_reg_159_reg[28]),
        .R(t_V_5_reg_159));
  CARRY4 \t_V_5_reg_159_reg[28]_i_1 
       (.CI(\t_V_5_reg_159_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_5_reg_159_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_5_reg_159_reg[28]_i_1_n_1 ,\t_V_5_reg_159_reg[28]_i_1_n_2 ,\t_V_5_reg_159_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_159_reg[28]_i_1_n_4 ,\t_V_5_reg_159_reg[28]_i_1_n_5 ,\t_V_5_reg_159_reg[28]_i_1_n_6 ,\t_V_5_reg_159_reg[28]_i_1_n_7 }),
        .S(t_V_5_reg_159_reg[31:28]));
  FDRE \t_V_5_reg_159_reg[29] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[28]_i_1_n_6 ),
        .Q(t_V_5_reg_159_reg[29]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[2] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[0]_i_3_n_5 ),
        .Q(t_V_5_reg_159_reg[2]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[30] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[28]_i_1_n_5 ),
        .Q(t_V_5_reg_159_reg[30]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[31] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[28]_i_1_n_4 ),
        .Q(t_V_5_reg_159_reg[31]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[3] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[0]_i_3_n_4 ),
        .Q(t_V_5_reg_159_reg[3]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[4] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[4]_i_1_n_7 ),
        .Q(t_V_5_reg_159_reg[4]),
        .R(t_V_5_reg_159));
  CARRY4 \t_V_5_reg_159_reg[4]_i_1 
       (.CI(\t_V_5_reg_159_reg[0]_i_3_n_0 ),
        .CO({\t_V_5_reg_159_reg[4]_i_1_n_0 ,\t_V_5_reg_159_reg[4]_i_1_n_1 ,\t_V_5_reg_159_reg[4]_i_1_n_2 ,\t_V_5_reg_159_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_159_reg[4]_i_1_n_4 ,\t_V_5_reg_159_reg[4]_i_1_n_5 ,\t_V_5_reg_159_reg[4]_i_1_n_6 ,\t_V_5_reg_159_reg[4]_i_1_n_7 }),
        .S(t_V_5_reg_159_reg[7:4]));
  FDRE \t_V_5_reg_159_reg[5] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[4]_i_1_n_6 ),
        .Q(t_V_5_reg_159_reg[5]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[6] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[4]_i_1_n_5 ),
        .Q(t_V_5_reg_159_reg[6]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[7] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[4]_i_1_n_4 ),
        .Q(t_V_5_reg_159_reg[7]),
        .R(t_V_5_reg_159));
  FDRE \t_V_5_reg_159_reg[8] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[8]_i_1_n_7 ),
        .Q(t_V_5_reg_159_reg[8]),
        .R(t_V_5_reg_159));
  CARRY4 \t_V_5_reg_159_reg[8]_i_1 
       (.CI(\t_V_5_reg_159_reg[4]_i_1_n_0 ),
        .CO({\t_V_5_reg_159_reg[8]_i_1_n_0 ,\t_V_5_reg_159_reg[8]_i_1_n_1 ,\t_V_5_reg_159_reg[8]_i_1_n_2 ,\t_V_5_reg_159_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_5_reg_159_reg[8]_i_1_n_4 ,\t_V_5_reg_159_reg[8]_i_1_n_5 ,\t_V_5_reg_159_reg[8]_i_1_n_6 ,\t_V_5_reg_159_reg[8]_i_1_n_7 }),
        .S(t_V_5_reg_159_reg[11:8]));
  FDRE \t_V_5_reg_159_reg[9] 
       (.C(ap_clk),
        .CE(t_V_5_reg_1590),
        .D(\t_V_5_reg_159_reg[8]_i_1_n_6 ),
        .Q(t_V_5_reg_159_reg[9]),
        .R(t_V_5_reg_159));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_148[31]_i_1 
       (.I0(Duplicate_U0_ap_start),
        .I1(src_bw_rows_V_c_empty_n),
        .I2(src_bw_cols_V_c_empty_n),
        .I3(Q[0]),
        .I4(ap_CS_fsm_state5),
        .O(t_V_reg_148));
  FDRE \t_V_reg_148_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[0]),
        .Q(\t_V_reg_148_reg_n_0_[0] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[10]),
        .Q(\t_V_reg_148_reg_n_0_[10] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[11]),
        .Q(\t_V_reg_148_reg_n_0_[11] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[12]),
        .Q(\t_V_reg_148_reg_n_0_[12] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[13]),
        .Q(\t_V_reg_148_reg_n_0_[13] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[14]),
        .Q(\t_V_reg_148_reg_n_0_[14] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[15]),
        .Q(\t_V_reg_148_reg_n_0_[15] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[16]),
        .Q(\t_V_reg_148_reg_n_0_[16] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[17]),
        .Q(\t_V_reg_148_reg_n_0_[17] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[18]),
        .Q(\t_V_reg_148_reg_n_0_[18] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[19]),
        .Q(\t_V_reg_148_reg_n_0_[19] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[1]),
        .Q(\t_V_reg_148_reg_n_0_[1] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[20]),
        .Q(\t_V_reg_148_reg_n_0_[20] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[21]),
        .Q(\t_V_reg_148_reg_n_0_[21] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[22]),
        .Q(\t_V_reg_148_reg_n_0_[22] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[23]),
        .Q(\t_V_reg_148_reg_n_0_[23] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[24]),
        .Q(\t_V_reg_148_reg_n_0_[24] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[25]),
        .Q(\t_V_reg_148_reg_n_0_[25] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[26]),
        .Q(\t_V_reg_148_reg_n_0_[26] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[27]),
        .Q(\t_V_reg_148_reg_n_0_[27] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[28]),
        .Q(\t_V_reg_148_reg_n_0_[28] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[29]),
        .Q(\t_V_reg_148_reg_n_0_[29] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[2]),
        .Q(\t_V_reg_148_reg_n_0_[2] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[30]),
        .Q(\t_V_reg_148_reg_n_0_[30] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[31]),
        .Q(\t_V_reg_148_reg_n_0_[31] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[3]),
        .Q(\t_V_reg_148_reg_n_0_[3] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[4]),
        .Q(\t_V_reg_148_reg_n_0_[4] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[5]),
        .Q(\t_V_reg_148_reg_n_0_[5] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[6]),
        .Q(\t_V_reg_148_reg_n_0_[6] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[7]),
        .Q(\t_V_reg_148_reg_n_0_[7] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[8]),
        .Q(\t_V_reg_148_reg_n_0_[8] ),
        .R(t_V_reg_148));
  FDRE \t_V_reg_148_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state5),
        .D(i_V_reg_206[9]),
        .Q(\t_V_reg_148_reg_n_0_[9] ),
        .R(t_V_reg_148));
endmodule

(* ORIG_REF_NAME = "Filter2D" *) 
module cv_ov5640_canny_edge_0_0_Filter2D
   (DOBDO,
    ram_reg,
    tmp_7_reg_1413,
    tmp_159_0_not_reg_1453,
    Q,
    \icmp_reg_1418_reg[0]_0 ,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_full_n_reg,
    \or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 ,
    D,
    Sobel_U0_ap_ready,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    \p_Val2_5_reg_1560_reg[15]_0 ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    SS,
    \tmp_159_0_not_reg_1453_reg[0]_0 ,
    ap_rst_n,
    grp_Filter2D_fu_92_ap_start_reg,
    sobel_gx_data_stream_full_n,
    src1_data_stream_0_s_empty_n,
    \tmp_s_reg_1341_reg[31]_0 ,
    \tmp_1_reg_1346_reg[31]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    E,
    src1_data_stream_0_s_full_n,
    Sobel_U0_ap_start,
    src1_rows_V_c_empty_n,
    src1_cols_V_c_empty_n,
    grp_Filter2D_fu_92_ap_start_reg_reg);
  output [7:0]DOBDO;
  output [7:0]ram_reg;
  output tmp_7_reg_1413;
  output tmp_159_0_not_reg_1453;
  output [0:0]Q;
  output \icmp_reg_1418_reg[0]_0 ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]internal_full_n_reg;
  output \or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 ;
  output [1:0]D;
  output Sobel_U0_ap_ready;
  output internal_empty_n_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [12:0]\p_Val2_5_reg_1560_reg[15]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]SS;
  input \tmp_159_0_not_reg_1453_reg[0]_0 ;
  input ap_rst_n;
  input grp_Filter2D_fu_92_ap_start_reg;
  input sobel_gx_data_stream_full_n;
  input src1_data_stream_0_s_empty_n;
  input [31:0]\tmp_s_reg_1341_reg[31]_0 ;
  input [31:0]\tmp_1_reg_1346_reg[31]_0 ;
  input [1:0]\mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]E;
  input src1_data_stream_0_s_full_n;
  input Sobel_U0_ap_start;
  input src1_rows_V_c_empty_n;
  input src1_cols_V_c_empty_n;
  input [0:0]grp_Filter2D_fu_92_ap_start_reg_reg;

  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_U0_ap_ready;
  wire Sobel_U0_ap_start;
  wire \ap_CS_fsm[2]_i_10__1_n_0 ;
  wire \ap_CS_fsm[2]_i_11__1_n_0 ;
  wire \ap_CS_fsm[2]_i_12__0_n_0 ;
  wire \ap_CS_fsm[2]_i_13__1_n_0 ;
  wire \ap_CS_fsm[2]_i_14__1_n_0 ;
  wire \ap_CS_fsm[2]_i_15__1_n_0 ;
  wire \ap_CS_fsm[2]_i_4__1_n_0 ;
  wire \ap_CS_fsm[2]_i_5__1_n_0 ;
  wire \ap_CS_fsm[2]_i_6__1_n_0 ;
  wire \ap_CS_fsm[2]_i_8__1_n_0 ;
  wire \ap_CS_fsm[2]_i_9__1_n_0 ;
  wire \ap_CS_fsm[4]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__1_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_7__0_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_7__0_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_7__0_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_7__0_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire [4:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_i_1_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_rst_n;
  wire brmerge_fu_839_p2;
  wire brmerge_reg_1492;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire brmerge_reg_1492_pp0_iter1_reg0;
  wire canny_edge_mac_mujbC_U63_n_0;
  wire canny_edge_mac_mujbC_U63_n_1;
  wire canny_edge_mac_mujbC_U63_n_10;
  wire canny_edge_mac_mujbC_U63_n_2;
  wire canny_edge_mac_mujbC_U63_n_3;
  wire canny_edge_mac_mujbC_U63_n_4;
  wire canny_edge_mac_mujbC_U63_n_5;
  wire canny_edge_mac_mujbC_U63_n_6;
  wire canny_edge_mac_mujbC_U63_n_7;
  wire canny_edge_mac_mujbC_U63_n_8;
  wire canny_edge_mac_mujbC_U63_n_9;
  wire canny_edge_mac_mulbW_U65_n_0;
  wire canny_edge_mac_mulbW_U65_n_1;
  wire canny_edge_mac_mulbW_U65_n_2;
  wire canny_edge_mac_mulbW_U65_n_3;
  wire canny_edge_mac_mulbW_U65_n_4;
  wire canny_edge_mac_mulbW_U65_n_5;
  wire canny_edge_mac_mulbW_U65_n_6;
  wire canny_edge_mac_mulbW_U65_n_7;
  wire canny_edge_mac_mulbW_U65_n_8;
  wire canny_edge_mac_mulbW_U65_n_9;
  wire canny_edge_mac_muncg_U67_n_0;
  wire canny_edge_mac_muncg_U67_n_1;
  wire canny_edge_mac_muncg_U67_n_10;
  wire canny_edge_mac_muncg_U67_n_12;
  wire canny_edge_mac_muncg_U67_n_2;
  wire canny_edge_mac_muncg_U67_n_3;
  wire canny_edge_mac_muncg_U67_n_4;
  wire canny_edge_mac_muncg_U67_n_5;
  wire canny_edge_mac_muncg_U67_n_6;
  wire canny_edge_mac_muncg_U67_n_7;
  wire canny_edge_mac_muncg_U67_n_8;
  wire canny_edge_mac_muncg_U67_n_9;
  wire [1:0]col_assign_1_fu_849_p23_out;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_1_0_fu_910_p3;
  wire [7:0]col_buf_0_val_2_0_fu_928_p3;
  wire exitcond460_i_fu_715_p2;
  wire exitcond460_i_reg_1473;
  wire \exitcond460_i_reg_1473[0]_i_10_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_11_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_12_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_13_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_14_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_15_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_4_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_5_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_6_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_8_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_9_n_0 ;
  wire \exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ;
  wire exitcond460_i_reg_1473_pp0_iter2_reg;
  wire \exitcond460_i_reg_1473_reg[0]_i_2_n_2 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_2_n_3 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_3_n_0 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_3_n_1 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_3_n_2 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_3_n_3 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_7_n_0 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_7_n_1 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_7_n_2 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_7_n_3 ;
  wire exitcond461_i_fu_400_p2;
  wire grp_Filter2D_fu_92_ap_done;
  wire grp_Filter2D_fu_92_ap_start_reg;
  wire [0:0]grp_Filter2D_fu_92_ap_start_reg_reg;
  wire [31:0]i_V_fu_405_p2;
  wire [31:0]i_V_reg_1408;
  wire \i_V_reg_1408_reg[12]_i_1_n_0 ;
  wire \i_V_reg_1408_reg[12]_i_1_n_1 ;
  wire \i_V_reg_1408_reg[12]_i_1_n_2 ;
  wire \i_V_reg_1408_reg[12]_i_1_n_3 ;
  wire \i_V_reg_1408_reg[16]_i_1_n_0 ;
  wire \i_V_reg_1408_reg[16]_i_1_n_1 ;
  wire \i_V_reg_1408_reg[16]_i_1_n_2 ;
  wire \i_V_reg_1408_reg[16]_i_1_n_3 ;
  wire \i_V_reg_1408_reg[20]_i_1_n_0 ;
  wire \i_V_reg_1408_reg[20]_i_1_n_1 ;
  wire \i_V_reg_1408_reg[20]_i_1_n_2 ;
  wire \i_V_reg_1408_reg[20]_i_1_n_3 ;
  wire \i_V_reg_1408_reg[24]_i_1_n_0 ;
  wire \i_V_reg_1408_reg[24]_i_1_n_1 ;
  wire \i_V_reg_1408_reg[24]_i_1_n_2 ;
  wire \i_V_reg_1408_reg[24]_i_1_n_3 ;
  wire \i_V_reg_1408_reg[28]_i_1_n_0 ;
  wire \i_V_reg_1408_reg[28]_i_1_n_1 ;
  wire \i_V_reg_1408_reg[28]_i_1_n_2 ;
  wire \i_V_reg_1408_reg[28]_i_1_n_3 ;
  wire \i_V_reg_1408_reg[31]_i_1_n_2 ;
  wire \i_V_reg_1408_reg[31]_i_1_n_3 ;
  wire \i_V_reg_1408_reg[4]_i_1_n_0 ;
  wire \i_V_reg_1408_reg[4]_i_1_n_1 ;
  wire \i_V_reg_1408_reg[4]_i_1_n_2 ;
  wire \i_V_reg_1408_reg[4]_i_1_n_3 ;
  wire \i_V_reg_1408_reg[8]_i_1_n_0 ;
  wire \i_V_reg_1408_reg[8]_i_1_n_1 ;
  wire \i_V_reg_1408_reg[8]_i_1_n_2 ;
  wire \i_V_reg_1408_reg[8]_i_1_n_3 ;
  wire icmp_fu_426_p2;
  wire \icmp_reg_1418[0]_i_2_n_0 ;
  wire \icmp_reg_1418[0]_i_3_n_0 ;
  wire \icmp_reg_1418[0]_i_4_n_0 ;
  wire \icmp_reg_1418[0]_i_5_n_0 ;
  wire \icmp_reg_1418[0]_i_6_n_0 ;
  wire \icmp_reg_1418[0]_i_7_n_0 ;
  wire \icmp_reg_1418[0]_i_8_n_0 ;
  wire \icmp_reg_1418_reg[0]_0 ;
  wire \icmp_reg_1418_reg_n_0_[0] ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_full_n_reg;
  wire k_buf_0_val_3_addr_reg_15030;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire k_buf_0_val_4_U_n_20;
  wire k_buf_0_val_5_U_n_2;
  wire [10:0]k_buf_0_val_5_addr_reg_1522;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2__1_n_0 ;
  wire [1:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire or_cond_i_fu_844_p2;
  wire or_cond_i_i_reg_1482;
  wire \or_cond_i_i_reg_1482[0]_i_10_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_11_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_12_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_13_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_15_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_16_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_17_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_19_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_1_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_20_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_21_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_22_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_23_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_24_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_25_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_26_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_28_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_29_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_30_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_31_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_33_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_34_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_35_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_36_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_37_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_38_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_39_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_40_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_43_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_44_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_45_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_46_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_47_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_48_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_49_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_50_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_51_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_52_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_53_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_54_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_55_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_56_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_57_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_58_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_59_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_60_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_61_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_62_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_6_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_7_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_8_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_9_n_0 ;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14_n_4 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14_n_5 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_18_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_18_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_18_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_18_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27_n_4 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27_n_5 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_32_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_32_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_32_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_32_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_3_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_3_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_3_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41_n_4 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41_n_5 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42_n_4 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42_n_5 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_4_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_4_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_4_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_4_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_5_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_5_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_5_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_5_n_3 ;
  wire or_cond_i_reg_1499;
  wire \or_cond_i_reg_1499[0]_i_2_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_3_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_4_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_5_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_6_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_7_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_8_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_9_n_0 ;
  wire or_cond_i_reg_1499_pp0_iter1_reg;
  wire or_cond_i_reg_1499_pp0_iter2_reg;
  wire or_cond_i_reg_1499_pp0_iter3_reg;
  wire or_cond_i_reg_1499_pp0_iter4_reg;
  wire \or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 ;
  wire p_0_in;
  wire p_0_in14_out;
  wire p_0_in1_in;
  wire p_Result_s_fu_1130_p3;
  wire p_Val2_5_reg_15600;
  wire \p_Val2_5_reg_1560[15]_i_4_n_0 ;
  wire \p_Val2_5_reg_1560[15]_i_5_n_0 ;
  wire \p_Val2_5_reg_1560[15]_i_6_n_0 ;
  wire \p_Val2_5_reg_1560[3]_i_2_n_0 ;
  wire \p_Val2_5_reg_1560[3]_i_3_n_0 ;
  wire \p_Val2_5_reg_1560[3]_i_4_n_0 ;
  wire \p_Val2_5_reg_1560[3]_i_5_n_0 ;
  wire \p_Val2_5_reg_1560[7]_i_2_n_0 ;
  wire \p_Val2_5_reg_1560[7]_i_3_n_0 ;
  wire \p_Val2_5_reg_1560[7]_i_4_n_0 ;
  wire \p_Val2_5_reg_1560[7]_i_5_n_0 ;
  wire [12:0]\p_Val2_5_reg_1560_reg[15]_0 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_1 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_2 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_3 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_5 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_6 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_7 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_0 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_1 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_2 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_3 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_4 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_5 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_6 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_7 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_0 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_1 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_2 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_3 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_4 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_5 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_6 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_7 ;
  wire [31:0]p_assign_1_fu_781_p2;
  wire [10:0]p_assign_2_fu_800_p2;
  wire [31:31]p_assign_6_1_fu_512_p2;
  wire [30:0]p_assign_6_1_fu_512_p2__0;
  wire [31:31]p_assign_6_2_fu_575_p2;
  wire [30:2]p_assign_6_2_fu_575_p2__0;
  wire [31:1]p_assign_7_1_fu_551_p2;
  wire [31:1]p_assign_7_2_fu_614_p2;
  wire [31:0]p_assign_7_fu_488_p2;
  wire [0:0]p_neg465_i_fu_340_p2;
  wire [1:0]p_neg465_i_reg_1351;
  wire \p_neg465_i_reg_1351[1]_i_1_n_0 ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]right_border_buf_0_1_fu_160;
  wire [7:0]right_border_buf_0_2_fu_164;
  wire [7:0]right_border_buf_0_3_fu_168;
  wire \right_border_buf_0_3_fu_168[7]_i_1_n_0 ;
  wire [7:0]right_border_buf_0_4_fu_172;
  wire [7:0]right_border_buf_0_5_fu_176;
  wire [7:0]right_border_buf_0_s_fu_156;
  wire [1:0]row_assign_10_1_fu_699_p21_out;
  wire [1:0]row_assign_10_2_fu_707_p20_out;
  wire [1:0]row_assign_s_fu_691_p22_out;
  wire sobel_gx_data_stream_full_n;
  wire src1_cols_V_c_empty_n;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire src1_rows_V_c_empty_n;
  wire src_kernel_win_0_va_1_fu_1360;
  wire [7:0]src_kernel_win_0_va_4_fu_148;
  wire src_kernel_win_0_va_4_fu_1480;
  wire [7:0]src_kernel_win_0_va_6_fu_982_p3;
  wire [7:0]src_kernel_win_0_va_6_reg_1528;
  wire src_kernel_win_0_va_6_reg_15280;
  wire [7:0]src_kernel_win_0_va_7_fu_1000_p3;
  wire [7:0]src_kernel_win_0_va_7_reg_1534;
  wire [7:0]src_kernel_win_0_va_8_fu_1018_p3;
  wire sum_V_0_1_reg_15450;
  wire sum_V_0_1_reg_1545_reg_n_106;
  wire sum_V_0_1_reg_1545_reg_n_107;
  wire sum_V_0_1_reg_1545_reg_n_108;
  wire sum_V_0_1_reg_1545_reg_n_109;
  wire sum_V_0_1_reg_1545_reg_n_110;
  wire sum_V_0_1_reg_1545_reg_n_111;
  wire sum_V_0_1_reg_1545_reg_n_112;
  wire sum_V_0_1_reg_1545_reg_n_113;
  wire sum_V_0_1_reg_1545_reg_n_114;
  wire sum_V_0_1_reg_1545_reg_n_115;
  wire sum_V_0_1_reg_1545_reg_n_116;
  wire sum_V_0_1_reg_1545_reg_n_117;
  wire sum_V_0_1_reg_1545_reg_n_118;
  wire sum_V_0_1_reg_1545_reg_n_119;
  wire sum_V_0_1_reg_1545_reg_n_120;
  wire sum_V_0_1_reg_1545_reg_n_121;
  wire sum_V_0_1_reg_1545_reg_n_122;
  wire sum_V_0_1_reg_1545_reg_n_123;
  wire sum_V_0_1_reg_1545_reg_n_124;
  wire sum_V_0_1_reg_1545_reg_n_125;
  wire sum_V_0_1_reg_1545_reg_n_126;
  wire sum_V_0_1_reg_1545_reg_n_127;
  wire sum_V_0_1_reg_1545_reg_n_128;
  wire sum_V_0_1_reg_1545_reg_n_129;
  wire sum_V_0_1_reg_1545_reg_n_130;
  wire sum_V_0_1_reg_1545_reg_n_131;
  wire sum_V_0_1_reg_1545_reg_n_132;
  wire sum_V_0_1_reg_1545_reg_n_133;
  wire sum_V_0_1_reg_1545_reg_n_134;
  wire sum_V_0_1_reg_1545_reg_n_135;
  wire sum_V_0_1_reg_1545_reg_n_136;
  wire sum_V_0_1_reg_1545_reg_n_137;
  wire sum_V_0_1_reg_1545_reg_n_138;
  wire sum_V_0_1_reg_1545_reg_n_139;
  wire sum_V_0_1_reg_1545_reg_n_140;
  wire sum_V_0_1_reg_1545_reg_n_141;
  wire sum_V_0_1_reg_1545_reg_n_142;
  wire sum_V_0_1_reg_1545_reg_n_143;
  wire sum_V_0_1_reg_1545_reg_n_144;
  wire sum_V_0_1_reg_1545_reg_n_145;
  wire sum_V_0_1_reg_1545_reg_n_146;
  wire sum_V_0_1_reg_1545_reg_n_147;
  wire sum_V_0_1_reg_1545_reg_n_148;
  wire sum_V_0_1_reg_1545_reg_n_149;
  wire sum_V_0_1_reg_1545_reg_n_150;
  wire sum_V_0_1_reg_1545_reg_n_151;
  wire sum_V_0_1_reg_1545_reg_n_152;
  wire sum_V_0_1_reg_1545_reg_n_153;
  wire sum_V_1_1_reg_15500;
  wire sum_V_1_1_reg_1550_reg_n_106;
  wire sum_V_1_1_reg_1550_reg_n_107;
  wire sum_V_1_1_reg_1550_reg_n_108;
  wire sum_V_1_1_reg_1550_reg_n_109;
  wire sum_V_1_1_reg_1550_reg_n_110;
  wire sum_V_1_1_reg_1550_reg_n_111;
  wire sum_V_1_1_reg_1550_reg_n_112;
  wire sum_V_1_1_reg_1550_reg_n_113;
  wire sum_V_1_1_reg_1550_reg_n_114;
  wire sum_V_1_1_reg_1550_reg_n_115;
  wire sum_V_1_1_reg_1550_reg_n_116;
  wire sum_V_1_1_reg_1550_reg_n_117;
  wire sum_V_1_1_reg_1550_reg_n_118;
  wire sum_V_1_1_reg_1550_reg_n_119;
  wire sum_V_1_1_reg_1550_reg_n_120;
  wire sum_V_1_1_reg_1550_reg_n_121;
  wire sum_V_1_1_reg_1550_reg_n_122;
  wire sum_V_1_1_reg_1550_reg_n_123;
  wire sum_V_1_1_reg_1550_reg_n_124;
  wire sum_V_1_1_reg_1550_reg_n_125;
  wire sum_V_1_1_reg_1550_reg_n_126;
  wire sum_V_1_1_reg_1550_reg_n_127;
  wire sum_V_1_1_reg_1550_reg_n_128;
  wire sum_V_1_1_reg_1550_reg_n_129;
  wire sum_V_1_1_reg_1550_reg_n_130;
  wire sum_V_1_1_reg_1550_reg_n_131;
  wire sum_V_1_1_reg_1550_reg_n_132;
  wire sum_V_1_1_reg_1550_reg_n_133;
  wire sum_V_1_1_reg_1550_reg_n_134;
  wire sum_V_1_1_reg_1550_reg_n_135;
  wire sum_V_1_1_reg_1550_reg_n_136;
  wire sum_V_1_1_reg_1550_reg_n_137;
  wire sum_V_1_1_reg_1550_reg_n_138;
  wire sum_V_1_1_reg_1550_reg_n_139;
  wire sum_V_1_1_reg_1550_reg_n_140;
  wire sum_V_1_1_reg_1550_reg_n_141;
  wire sum_V_1_1_reg_1550_reg_n_142;
  wire sum_V_1_1_reg_1550_reg_n_143;
  wire sum_V_1_1_reg_1550_reg_n_144;
  wire sum_V_1_1_reg_1550_reg_n_145;
  wire sum_V_1_1_reg_1550_reg_n_146;
  wire sum_V_1_1_reg_1550_reg_n_147;
  wire sum_V_1_1_reg_1550_reg_n_148;
  wire sum_V_1_1_reg_1550_reg_n_149;
  wire sum_V_1_1_reg_1550_reg_n_150;
  wire sum_V_1_1_reg_1550_reg_n_151;
  wire sum_V_1_1_reg_1550_reg_n_152;
  wire sum_V_1_1_reg_1550_reg_n_153;
  wire t_V_4_reg_317;
  wire t_V_4_reg_3170;
  wire \t_V_4_reg_317[0]_i_4_n_0 ;
  wire [31:1]t_V_4_reg_317_reg;
  wire \t_V_4_reg_317_reg[0]_i_3_n_0 ;
  wire \t_V_4_reg_317_reg[0]_i_3_n_1 ;
  wire \t_V_4_reg_317_reg[0]_i_3_n_2 ;
  wire \t_V_4_reg_317_reg[0]_i_3_n_3 ;
  wire \t_V_4_reg_317_reg[0]_i_3_n_4 ;
  wire \t_V_4_reg_317_reg[0]_i_3_n_5 ;
  wire \t_V_4_reg_317_reg[0]_i_3_n_6 ;
  wire \t_V_4_reg_317_reg[0]_i_3_n_7 ;
  wire \t_V_4_reg_317_reg[12]_i_1_n_0 ;
  wire \t_V_4_reg_317_reg[12]_i_1_n_1 ;
  wire \t_V_4_reg_317_reg[12]_i_1_n_2 ;
  wire \t_V_4_reg_317_reg[12]_i_1_n_3 ;
  wire \t_V_4_reg_317_reg[12]_i_1_n_4 ;
  wire \t_V_4_reg_317_reg[12]_i_1_n_5 ;
  wire \t_V_4_reg_317_reg[12]_i_1_n_6 ;
  wire \t_V_4_reg_317_reg[12]_i_1_n_7 ;
  wire \t_V_4_reg_317_reg[16]_i_1_n_0 ;
  wire \t_V_4_reg_317_reg[16]_i_1_n_1 ;
  wire \t_V_4_reg_317_reg[16]_i_1_n_2 ;
  wire \t_V_4_reg_317_reg[16]_i_1_n_3 ;
  wire \t_V_4_reg_317_reg[16]_i_1_n_4 ;
  wire \t_V_4_reg_317_reg[16]_i_1_n_5 ;
  wire \t_V_4_reg_317_reg[16]_i_1_n_6 ;
  wire \t_V_4_reg_317_reg[16]_i_1_n_7 ;
  wire \t_V_4_reg_317_reg[20]_i_1_n_0 ;
  wire \t_V_4_reg_317_reg[20]_i_1_n_1 ;
  wire \t_V_4_reg_317_reg[20]_i_1_n_2 ;
  wire \t_V_4_reg_317_reg[20]_i_1_n_3 ;
  wire \t_V_4_reg_317_reg[20]_i_1_n_4 ;
  wire \t_V_4_reg_317_reg[20]_i_1_n_5 ;
  wire \t_V_4_reg_317_reg[20]_i_1_n_6 ;
  wire \t_V_4_reg_317_reg[20]_i_1_n_7 ;
  wire \t_V_4_reg_317_reg[24]_i_1_n_0 ;
  wire \t_V_4_reg_317_reg[24]_i_1_n_1 ;
  wire \t_V_4_reg_317_reg[24]_i_1_n_2 ;
  wire \t_V_4_reg_317_reg[24]_i_1_n_3 ;
  wire \t_V_4_reg_317_reg[24]_i_1_n_4 ;
  wire \t_V_4_reg_317_reg[24]_i_1_n_5 ;
  wire \t_V_4_reg_317_reg[24]_i_1_n_6 ;
  wire \t_V_4_reg_317_reg[24]_i_1_n_7 ;
  wire \t_V_4_reg_317_reg[28]_i_1_n_1 ;
  wire \t_V_4_reg_317_reg[28]_i_1_n_2 ;
  wire \t_V_4_reg_317_reg[28]_i_1_n_3 ;
  wire \t_V_4_reg_317_reg[28]_i_1_n_4 ;
  wire \t_V_4_reg_317_reg[28]_i_1_n_5 ;
  wire \t_V_4_reg_317_reg[28]_i_1_n_6 ;
  wire \t_V_4_reg_317_reg[28]_i_1_n_7 ;
  wire \t_V_4_reg_317_reg[4]_i_1_n_0 ;
  wire \t_V_4_reg_317_reg[4]_i_1_n_1 ;
  wire \t_V_4_reg_317_reg[4]_i_1_n_2 ;
  wire \t_V_4_reg_317_reg[4]_i_1_n_3 ;
  wire \t_V_4_reg_317_reg[4]_i_1_n_4 ;
  wire \t_V_4_reg_317_reg[4]_i_1_n_5 ;
  wire \t_V_4_reg_317_reg[4]_i_1_n_6 ;
  wire \t_V_4_reg_317_reg[4]_i_1_n_7 ;
  wire \t_V_4_reg_317_reg[8]_i_1_n_0 ;
  wire \t_V_4_reg_317_reg[8]_i_1_n_1 ;
  wire \t_V_4_reg_317_reg[8]_i_1_n_2 ;
  wire \t_V_4_reg_317_reg[8]_i_1_n_3 ;
  wire \t_V_4_reg_317_reg[8]_i_1_n_4 ;
  wire \t_V_4_reg_317_reg[8]_i_1_n_5 ;
  wire \t_V_4_reg_317_reg[8]_i_1_n_6 ;
  wire \t_V_4_reg_317_reg[8]_i_1_n_7 ;
  wire [0:0]t_V_4_reg_317_reg__0;
  wire t_V_reg_306;
  wire \t_V_reg_306_reg_n_0_[0] ;
  wire \t_V_reg_306_reg_n_0_[10] ;
  wire \t_V_reg_306_reg_n_0_[11] ;
  wire \t_V_reg_306_reg_n_0_[12] ;
  wire \t_V_reg_306_reg_n_0_[13] ;
  wire \t_V_reg_306_reg_n_0_[14] ;
  wire \t_V_reg_306_reg_n_0_[15] ;
  wire \t_V_reg_306_reg_n_0_[16] ;
  wire \t_V_reg_306_reg_n_0_[17] ;
  wire \t_V_reg_306_reg_n_0_[18] ;
  wire \t_V_reg_306_reg_n_0_[19] ;
  wire \t_V_reg_306_reg_n_0_[1] ;
  wire \t_V_reg_306_reg_n_0_[20] ;
  wire \t_V_reg_306_reg_n_0_[21] ;
  wire \t_V_reg_306_reg_n_0_[22] ;
  wire \t_V_reg_306_reg_n_0_[23] ;
  wire \t_V_reg_306_reg_n_0_[24] ;
  wire \t_V_reg_306_reg_n_0_[25] ;
  wire \t_V_reg_306_reg_n_0_[26] ;
  wire \t_V_reg_306_reg_n_0_[27] ;
  wire \t_V_reg_306_reg_n_0_[28] ;
  wire \t_V_reg_306_reg_n_0_[29] ;
  wire \t_V_reg_306_reg_n_0_[2] ;
  wire \t_V_reg_306_reg_n_0_[30] ;
  wire \t_V_reg_306_reg_n_0_[31] ;
  wire \t_V_reg_306_reg_n_0_[3] ;
  wire \t_V_reg_306_reg_n_0_[4] ;
  wire \t_V_reg_306_reg_n_0_[5] ;
  wire \t_V_reg_306_reg_n_0_[6] ;
  wire \t_V_reg_306_reg_n_0_[7] ;
  wire \t_V_reg_306_reg_n_0_[8] ;
  wire \t_V_reg_306_reg_n_0_[9] ;
  wire tmp24_reg_1555_reg_n_100;
  wire tmp24_reg_1555_reg_n_101;
  wire tmp24_reg_1555_reg_n_102;
  wire tmp24_reg_1555_reg_n_103;
  wire tmp24_reg_1555_reg_n_104;
  wire tmp24_reg_1555_reg_n_105;
  wire tmp24_reg_1555_reg_n_95;
  wire tmp24_reg_1555_reg_n_96;
  wire tmp24_reg_1555_reg_n_97;
  wire tmp24_reg_1555_reg_n_98;
  wire tmp24_reg_1555_reg_n_99;
  wire tmp_10_fu_444_p2;
  wire tmp_10_reg_1431;
  wire \tmp_10_reg_1431[0]_i_10_n_0 ;
  wire \tmp_10_reg_1431[0]_i_12_n_0 ;
  wire \tmp_10_reg_1431[0]_i_13_n_0 ;
  wire \tmp_10_reg_1431[0]_i_14_n_0 ;
  wire \tmp_10_reg_1431[0]_i_15_n_0 ;
  wire \tmp_10_reg_1431[0]_i_16_n_0 ;
  wire \tmp_10_reg_1431[0]_i_17_n_0 ;
  wire \tmp_10_reg_1431[0]_i_18_n_0 ;
  wire \tmp_10_reg_1431[0]_i_19_n_0 ;
  wire \tmp_10_reg_1431[0]_i_21_n_0 ;
  wire \tmp_10_reg_1431[0]_i_22_n_0 ;
  wire \tmp_10_reg_1431[0]_i_23_n_0 ;
  wire \tmp_10_reg_1431[0]_i_24_n_0 ;
  wire \tmp_10_reg_1431[0]_i_25_n_0 ;
  wire \tmp_10_reg_1431[0]_i_26_n_0 ;
  wire \tmp_10_reg_1431[0]_i_27_n_0 ;
  wire \tmp_10_reg_1431[0]_i_28_n_0 ;
  wire \tmp_10_reg_1431[0]_i_29_n_0 ;
  wire \tmp_10_reg_1431[0]_i_30_n_0 ;
  wire \tmp_10_reg_1431[0]_i_31_n_0 ;
  wire \tmp_10_reg_1431[0]_i_32_n_0 ;
  wire \tmp_10_reg_1431[0]_i_33_n_0 ;
  wire \tmp_10_reg_1431[0]_i_34_n_0 ;
  wire \tmp_10_reg_1431[0]_i_35_n_0 ;
  wire \tmp_10_reg_1431[0]_i_36_n_0 ;
  wire \tmp_10_reg_1431[0]_i_3_n_0 ;
  wire \tmp_10_reg_1431[0]_i_4_n_0 ;
  wire \tmp_10_reg_1431[0]_i_5_n_0 ;
  wire \tmp_10_reg_1431[0]_i_6_n_0 ;
  wire \tmp_10_reg_1431[0]_i_7_n_0 ;
  wire \tmp_10_reg_1431[0]_i_8_n_0 ;
  wire \tmp_10_reg_1431[0]_i_9_n_0 ;
  wire \tmp_10_reg_1431_reg[0]_i_11_n_0 ;
  wire \tmp_10_reg_1431_reg[0]_i_11_n_1 ;
  wire \tmp_10_reg_1431_reg[0]_i_11_n_2 ;
  wire \tmp_10_reg_1431_reg[0]_i_11_n_3 ;
  wire \tmp_10_reg_1431_reg[0]_i_1_n_1 ;
  wire \tmp_10_reg_1431_reg[0]_i_1_n_2 ;
  wire \tmp_10_reg_1431_reg[0]_i_1_n_3 ;
  wire \tmp_10_reg_1431_reg[0]_i_20_n_0 ;
  wire \tmp_10_reg_1431_reg[0]_i_20_n_1 ;
  wire \tmp_10_reg_1431_reg[0]_i_20_n_2 ;
  wire \tmp_10_reg_1431_reg[0]_i_20_n_3 ;
  wire \tmp_10_reg_1431_reg[0]_i_2_n_0 ;
  wire \tmp_10_reg_1431_reg[0]_i_2_n_1 ;
  wire \tmp_10_reg_1431_reg[0]_i_2_n_2 ;
  wire \tmp_10_reg_1431_reg[0]_i_2_n_3 ;
  wire tmp_13_fu_469_p2;
  wire tmp_159_0_not_reg_1453;
  wire \tmp_159_0_not_reg_1453_reg[0]_0 ;
  wire tmp_17_fu_762_p2;
  wire tmp_18_fu_795_p2;
  wire [31:0]tmp_1_fu_334_p2;
  wire [31:0]tmp_1_reg_1346;
  wire \tmp_1_reg_1346[3]_i_2_n_0 ;
  wire \tmp_1_reg_1346_reg[11]_i_1_n_0 ;
  wire \tmp_1_reg_1346_reg[11]_i_1_n_1 ;
  wire \tmp_1_reg_1346_reg[11]_i_1_n_2 ;
  wire \tmp_1_reg_1346_reg[11]_i_1_n_3 ;
  wire \tmp_1_reg_1346_reg[15]_i_1_n_0 ;
  wire \tmp_1_reg_1346_reg[15]_i_1_n_1 ;
  wire \tmp_1_reg_1346_reg[15]_i_1_n_2 ;
  wire \tmp_1_reg_1346_reg[15]_i_1_n_3 ;
  wire \tmp_1_reg_1346_reg[19]_i_1_n_0 ;
  wire \tmp_1_reg_1346_reg[19]_i_1_n_1 ;
  wire \tmp_1_reg_1346_reg[19]_i_1_n_2 ;
  wire \tmp_1_reg_1346_reg[19]_i_1_n_3 ;
  wire \tmp_1_reg_1346_reg[23]_i_1_n_0 ;
  wire \tmp_1_reg_1346_reg[23]_i_1_n_1 ;
  wire \tmp_1_reg_1346_reg[23]_i_1_n_2 ;
  wire \tmp_1_reg_1346_reg[23]_i_1_n_3 ;
  wire \tmp_1_reg_1346_reg[27]_i_1_n_0 ;
  wire \tmp_1_reg_1346_reg[27]_i_1_n_1 ;
  wire \tmp_1_reg_1346_reg[27]_i_1_n_2 ;
  wire \tmp_1_reg_1346_reg[27]_i_1_n_3 ;
  wire [31:0]\tmp_1_reg_1346_reg[31]_0 ;
  wire \tmp_1_reg_1346_reg[31]_i_2_n_1 ;
  wire \tmp_1_reg_1346_reg[31]_i_2_n_2 ;
  wire \tmp_1_reg_1346_reg[31]_i_2_n_3 ;
  wire \tmp_1_reg_1346_reg[3]_i_1_n_0 ;
  wire \tmp_1_reg_1346_reg[3]_i_1_n_1 ;
  wire \tmp_1_reg_1346_reg[3]_i_1_n_2 ;
  wire \tmp_1_reg_1346_reg[3]_i_1_n_3 ;
  wire \tmp_1_reg_1346_reg[7]_i_1_n_0 ;
  wire \tmp_1_reg_1346_reg[7]_i_1_n_1 ;
  wire \tmp_1_reg_1346_reg[7]_i_1_n_2 ;
  wire \tmp_1_reg_1346_reg[7]_i_1_n_3 ;
  wire \tmp_203_1_reg_1427[0]_i_1_n_0 ;
  wire \tmp_203_1_reg_1427_reg_n_0_[0] ;
  wire tmp_229_1_fu_532_p2;
  wire tmp_229_2_fu_595_p2;
  wire [0:0]tmp_2_fu_346_p2;
  wire [1:0]tmp_2_reg_1358;
  wire \tmp_2_reg_1358[1]_i_1_n_0 ;
  wire [1:0]tmp_42_reg_1458;
  wire tmp_42_reg_14580;
  wire [1:0]tmp_43_reg_1463;
  wire [1:0]tmp_44_reg_1468;
  wire [1:0]tmp_48_reg_1509;
  wire [10:3]tmp_6_fu_394_p2;
  wire \tmp_6_reg_1400[10]_i_2_n_0 ;
  wire \tmp_6_reg_1400[4]_i_1_n_0 ;
  wire \tmp_6_reg_1400[6]_i_1_n_0 ;
  wire \tmp_6_reg_1400[7]_i_1_n_0 ;
  wire [9:2]tmp_6_reg_1400_reg__0;
  wire tmp_7_fu_411_p2;
  wire tmp_7_reg_1413;
  wire \tmp_7_reg_1413[0]_i_10_n_0 ;
  wire \tmp_7_reg_1413[0]_i_12_n_0 ;
  wire \tmp_7_reg_1413[0]_i_13_n_0 ;
  wire \tmp_7_reg_1413[0]_i_14_n_0 ;
  wire \tmp_7_reg_1413[0]_i_15_n_0 ;
  wire \tmp_7_reg_1413[0]_i_16_n_0 ;
  wire \tmp_7_reg_1413[0]_i_17_n_0 ;
  wire \tmp_7_reg_1413[0]_i_18_n_0 ;
  wire \tmp_7_reg_1413[0]_i_19_n_0 ;
  wire \tmp_7_reg_1413[0]_i_21_n_0 ;
  wire \tmp_7_reg_1413[0]_i_22_n_0 ;
  wire \tmp_7_reg_1413[0]_i_23_n_0 ;
  wire \tmp_7_reg_1413[0]_i_24_n_0 ;
  wire \tmp_7_reg_1413[0]_i_25_n_0 ;
  wire \tmp_7_reg_1413[0]_i_26_n_0 ;
  wire \tmp_7_reg_1413[0]_i_27_n_0 ;
  wire \tmp_7_reg_1413[0]_i_28_n_0 ;
  wire \tmp_7_reg_1413[0]_i_29_n_0 ;
  wire \tmp_7_reg_1413[0]_i_30_n_0 ;
  wire \tmp_7_reg_1413[0]_i_31_n_0 ;
  wire \tmp_7_reg_1413[0]_i_32_n_0 ;
  wire \tmp_7_reg_1413[0]_i_33_n_0 ;
  wire \tmp_7_reg_1413[0]_i_34_n_0 ;
  wire \tmp_7_reg_1413[0]_i_35_n_0 ;
  wire \tmp_7_reg_1413[0]_i_36_n_0 ;
  wire \tmp_7_reg_1413[0]_i_3_n_0 ;
  wire \tmp_7_reg_1413[0]_i_4_n_0 ;
  wire \tmp_7_reg_1413[0]_i_5_n_0 ;
  wire \tmp_7_reg_1413[0]_i_6_n_0 ;
  wire \tmp_7_reg_1413[0]_i_7_n_0 ;
  wire \tmp_7_reg_1413[0]_i_8_n_0 ;
  wire \tmp_7_reg_1413[0]_i_9_n_0 ;
  wire \tmp_7_reg_1413_reg[0]_i_11_n_0 ;
  wire \tmp_7_reg_1413_reg[0]_i_11_n_1 ;
  wire \tmp_7_reg_1413_reg[0]_i_11_n_2 ;
  wire \tmp_7_reg_1413_reg[0]_i_11_n_3 ;
  wire \tmp_7_reg_1413_reg[0]_i_1_n_1 ;
  wire \tmp_7_reg_1413_reg[0]_i_1_n_2 ;
  wire \tmp_7_reg_1413_reg[0]_i_1_n_3 ;
  wire \tmp_7_reg_1413_reg[0]_i_20_n_0 ;
  wire \tmp_7_reg_1413_reg[0]_i_20_n_1 ;
  wire \tmp_7_reg_1413_reg[0]_i_20_n_2 ;
  wire \tmp_7_reg_1413_reg[0]_i_20_n_3 ;
  wire \tmp_7_reg_1413_reg[0]_i_2_n_0 ;
  wire \tmp_7_reg_1413_reg[0]_i_2_n_1 ;
  wire \tmp_7_reg_1413_reg[0]_i_2_n_2 ;
  wire \tmp_7_reg_1413_reg[0]_i_2_n_3 ;
  wire \tmp_9_reg_1423[0]_i_1_n_0 ;
  wire \tmp_9_reg_1423_reg_n_0_[0] ;
  wire [31:0]tmp_s_fu_328_p2;
  wire [31:0]tmp_s_reg_1341;
  wire \tmp_s_reg_1341[3]_i_2_n_0 ;
  wire \tmp_s_reg_1341_reg[11]_i_1_n_0 ;
  wire \tmp_s_reg_1341_reg[11]_i_1_n_1 ;
  wire \tmp_s_reg_1341_reg[11]_i_1_n_2 ;
  wire \tmp_s_reg_1341_reg[11]_i_1_n_3 ;
  wire \tmp_s_reg_1341_reg[15]_i_1_n_0 ;
  wire \tmp_s_reg_1341_reg[15]_i_1_n_1 ;
  wire \tmp_s_reg_1341_reg[15]_i_1_n_2 ;
  wire \tmp_s_reg_1341_reg[15]_i_1_n_3 ;
  wire \tmp_s_reg_1341_reg[19]_i_1_n_0 ;
  wire \tmp_s_reg_1341_reg[19]_i_1_n_1 ;
  wire \tmp_s_reg_1341_reg[19]_i_1_n_2 ;
  wire \tmp_s_reg_1341_reg[19]_i_1_n_3 ;
  wire \tmp_s_reg_1341_reg[23]_i_1_n_0 ;
  wire \tmp_s_reg_1341_reg[23]_i_1_n_1 ;
  wire \tmp_s_reg_1341_reg[23]_i_1_n_2 ;
  wire \tmp_s_reg_1341_reg[23]_i_1_n_3 ;
  wire \tmp_s_reg_1341_reg[27]_i_1_n_0 ;
  wire \tmp_s_reg_1341_reg[27]_i_1_n_1 ;
  wire \tmp_s_reg_1341_reg[27]_i_1_n_2 ;
  wire \tmp_s_reg_1341_reg[27]_i_1_n_3 ;
  wire [31:0]\tmp_s_reg_1341_reg[31]_0 ;
  wire \tmp_s_reg_1341_reg[31]_i_1_n_1 ;
  wire \tmp_s_reg_1341_reg[31]_i_1_n_2 ;
  wire \tmp_s_reg_1341_reg[31]_i_1_n_3 ;
  wire \tmp_s_reg_1341_reg[3]_i_1_n_0 ;
  wire \tmp_s_reg_1341_reg[3]_i_1_n_1 ;
  wire \tmp_s_reg_1341_reg[3]_i_1_n_2 ;
  wire \tmp_s_reg_1341_reg[3]_i_1_n_3 ;
  wire \tmp_s_reg_1341_reg[7]_i_1_n_0 ;
  wire \tmp_s_reg_1341_reg[7]_i_1_n_1 ;
  wire \tmp_s_reg_1341_reg[7]_i_1_n_2 ;
  wire \tmp_s_reg_1341_reg[7]_i_1_n_3 ;
  wire [10:0]x_fu_831_p3;
  wire [10:0]x_reg_1486;
  wire \x_reg_1486[10]_i_100_n_0 ;
  wire \x_reg_1486[10]_i_101_n_0 ;
  wire \x_reg_1486[10]_i_102_n_0 ;
  wire \x_reg_1486[10]_i_11_n_0 ;
  wire \x_reg_1486[10]_i_12_n_0 ;
  wire \x_reg_1486[10]_i_13_n_0 ;
  wire \x_reg_1486[10]_i_14_n_0 ;
  wire \x_reg_1486[10]_i_15_n_0 ;
  wire \x_reg_1486[10]_i_16_n_0 ;
  wire \x_reg_1486[10]_i_17_n_0 ;
  wire \x_reg_1486[10]_i_18_n_0 ;
  wire \x_reg_1486[10]_i_19_n_0 ;
  wire \x_reg_1486[10]_i_20_n_0 ;
  wire \x_reg_1486[10]_i_21_n_0 ;
  wire \x_reg_1486[10]_i_22_n_0 ;
  wire \x_reg_1486[10]_i_23_n_0 ;
  wire \x_reg_1486[10]_i_24_n_0 ;
  wire \x_reg_1486[10]_i_25_n_0 ;
  wire \x_reg_1486[10]_i_27_n_0 ;
  wire \x_reg_1486[10]_i_28_n_0 ;
  wire \x_reg_1486[10]_i_29_n_0 ;
  wire \x_reg_1486[10]_i_30_n_0 ;
  wire \x_reg_1486[10]_i_31_n_0 ;
  wire \x_reg_1486[10]_i_32_n_0 ;
  wire \x_reg_1486[10]_i_33_n_0 ;
  wire \x_reg_1486[10]_i_34_n_0 ;
  wire \x_reg_1486[10]_i_36_n_0 ;
  wire \x_reg_1486[10]_i_37_n_0 ;
  wire \x_reg_1486[10]_i_39_n_0 ;
  wire \x_reg_1486[10]_i_40_n_0 ;
  wire \x_reg_1486[10]_i_41_n_0 ;
  wire \x_reg_1486[10]_i_42_n_0 ;
  wire \x_reg_1486[10]_i_44_n_0 ;
  wire \x_reg_1486[10]_i_45_n_0 ;
  wire \x_reg_1486[10]_i_46_n_0 ;
  wire \x_reg_1486[10]_i_47_n_0 ;
  wire \x_reg_1486[10]_i_48_n_0 ;
  wire \x_reg_1486[10]_i_49_n_0 ;
  wire \x_reg_1486[10]_i_50_n_0 ;
  wire \x_reg_1486[10]_i_51_n_0 ;
  wire \x_reg_1486[10]_i_52_n_0 ;
  wire \x_reg_1486[10]_i_54_n_0 ;
  wire \x_reg_1486[10]_i_55_n_0 ;
  wire \x_reg_1486[10]_i_57_n_0 ;
  wire \x_reg_1486[10]_i_58_n_0 ;
  wire \x_reg_1486[10]_i_59_n_0 ;
  wire \x_reg_1486[10]_i_60_n_0 ;
  wire \x_reg_1486[10]_i_61_n_0 ;
  wire \x_reg_1486[10]_i_62_n_0 ;
  wire \x_reg_1486[10]_i_63_n_0 ;
  wire \x_reg_1486[10]_i_64_n_0 ;
  wire \x_reg_1486[10]_i_65_n_0 ;
  wire \x_reg_1486[10]_i_66_n_0 ;
  wire \x_reg_1486[10]_i_67_n_0 ;
  wire \x_reg_1486[10]_i_68_n_0 ;
  wire \x_reg_1486[10]_i_69_n_0 ;
  wire \x_reg_1486[10]_i_6_n_0 ;
  wire \x_reg_1486[10]_i_70_n_0 ;
  wire \x_reg_1486[10]_i_71_n_0 ;
  wire \x_reg_1486[10]_i_72_n_0 ;
  wire \x_reg_1486[10]_i_73_n_0 ;
  wire \x_reg_1486[10]_i_74_n_0 ;
  wire \x_reg_1486[10]_i_75_n_0 ;
  wire \x_reg_1486[10]_i_76_n_0 ;
  wire \x_reg_1486[10]_i_77_n_0 ;
  wire \x_reg_1486[10]_i_78_n_0 ;
  wire \x_reg_1486[10]_i_7_n_0 ;
  wire \x_reg_1486[10]_i_80_n_0 ;
  wire \x_reg_1486[10]_i_81_n_0 ;
  wire \x_reg_1486[10]_i_82_n_0 ;
  wire \x_reg_1486[10]_i_83_n_0 ;
  wire \x_reg_1486[10]_i_84_n_0 ;
  wire \x_reg_1486[10]_i_85_n_0 ;
  wire \x_reg_1486[10]_i_86_n_0 ;
  wire \x_reg_1486[10]_i_87_n_0 ;
  wire \x_reg_1486[10]_i_88_n_0 ;
  wire \x_reg_1486[10]_i_89_n_0 ;
  wire \x_reg_1486[10]_i_8_n_0 ;
  wire \x_reg_1486[10]_i_90_n_0 ;
  wire \x_reg_1486[10]_i_91_n_0 ;
  wire \x_reg_1486[10]_i_92_n_0 ;
  wire \x_reg_1486[10]_i_93_n_0 ;
  wire \x_reg_1486[10]_i_94_n_0 ;
  wire \x_reg_1486[10]_i_95_n_0 ;
  wire \x_reg_1486[10]_i_96_n_0 ;
  wire \x_reg_1486[10]_i_97_n_0 ;
  wire \x_reg_1486[10]_i_98_n_0 ;
  wire \x_reg_1486[10]_i_99_n_0 ;
  wire \x_reg_1486[10]_i_9_n_0 ;
  wire \x_reg_1486[3]_i_10_n_0 ;
  wire \x_reg_1486[3]_i_4_n_0 ;
  wire \x_reg_1486[3]_i_5_n_0 ;
  wire \x_reg_1486[3]_i_6_n_0 ;
  wire \x_reg_1486[3]_i_8_n_0 ;
  wire \x_reg_1486[3]_i_9_n_0 ;
  wire \x_reg_1486[4]_i_3_n_0 ;
  wire \x_reg_1486[4]_i_4_n_0 ;
  wire \x_reg_1486[4]_i_5_n_0 ;
  wire \x_reg_1486[4]_i_6_n_0 ;
  wire \x_reg_1486[7]_i_10_n_0 ;
  wire \x_reg_1486[7]_i_11_n_0 ;
  wire \x_reg_1486[7]_i_4_n_0 ;
  wire \x_reg_1486[7]_i_5_n_0 ;
  wire \x_reg_1486[7]_i_6_n_0 ;
  wire \x_reg_1486[7]_i_7_n_0 ;
  wire \x_reg_1486[7]_i_8_n_0 ;
  wire \x_reg_1486[7]_i_9_n_0 ;
  wire \x_reg_1486[8]_i_3_n_0 ;
  wire \x_reg_1486[8]_i_4_n_0 ;
  wire \x_reg_1486[8]_i_5_n_0 ;
  wire \x_reg_1486[8]_i_6_n_0 ;
  wire \x_reg_1486_reg[10]_i_10_n_0 ;
  wire \x_reg_1486_reg[10]_i_10_n_1 ;
  wire \x_reg_1486_reg[10]_i_10_n_2 ;
  wire \x_reg_1486_reg[10]_i_10_n_3 ;
  wire \x_reg_1486_reg[10]_i_26_n_0 ;
  wire \x_reg_1486_reg[10]_i_26_n_1 ;
  wire \x_reg_1486_reg[10]_i_26_n_2 ;
  wire \x_reg_1486_reg[10]_i_26_n_3 ;
  wire \x_reg_1486_reg[10]_i_2_n_0 ;
  wire \x_reg_1486_reg[10]_i_2_n_1 ;
  wire \x_reg_1486_reg[10]_i_2_n_2 ;
  wire \x_reg_1486_reg[10]_i_2_n_3 ;
  wire \x_reg_1486_reg[10]_i_35_n_1 ;
  wire \x_reg_1486_reg[10]_i_35_n_2 ;
  wire \x_reg_1486_reg[10]_i_35_n_3 ;
  wire \x_reg_1486_reg[10]_i_38_n_0 ;
  wire \x_reg_1486_reg[10]_i_38_n_1 ;
  wire \x_reg_1486_reg[10]_i_38_n_2 ;
  wire \x_reg_1486_reg[10]_i_38_n_3 ;
  wire \x_reg_1486_reg[10]_i_3_n_1 ;
  wire \x_reg_1486_reg[10]_i_3_n_2 ;
  wire \x_reg_1486_reg[10]_i_3_n_3 ;
  wire \x_reg_1486_reg[10]_i_43_n_0 ;
  wire \x_reg_1486_reg[10]_i_43_n_1 ;
  wire \x_reg_1486_reg[10]_i_43_n_2 ;
  wire \x_reg_1486_reg[10]_i_43_n_3 ;
  wire \x_reg_1486_reg[10]_i_4_n_0 ;
  wire \x_reg_1486_reg[10]_i_4_n_1 ;
  wire \x_reg_1486_reg[10]_i_4_n_2 ;
  wire \x_reg_1486_reg[10]_i_4_n_3 ;
  wire \x_reg_1486_reg[10]_i_4_n_4 ;
  wire \x_reg_1486_reg[10]_i_4_n_5 ;
  wire \x_reg_1486_reg[10]_i_4_n_6 ;
  wire \x_reg_1486_reg[10]_i_4_n_7 ;
  wire \x_reg_1486_reg[10]_i_53_n_0 ;
  wire \x_reg_1486_reg[10]_i_53_n_1 ;
  wire \x_reg_1486_reg[10]_i_53_n_2 ;
  wire \x_reg_1486_reg[10]_i_53_n_3 ;
  wire \x_reg_1486_reg[10]_i_56_n_0 ;
  wire \x_reg_1486_reg[10]_i_56_n_1 ;
  wire \x_reg_1486_reg[10]_i_56_n_2 ;
  wire \x_reg_1486_reg[10]_i_56_n_3 ;
  wire \x_reg_1486_reg[10]_i_5_n_2 ;
  wire \x_reg_1486_reg[10]_i_5_n_3 ;
  wire \x_reg_1486_reg[10]_i_79_n_0 ;
  wire \x_reg_1486_reg[10]_i_79_n_1 ;
  wire \x_reg_1486_reg[10]_i_79_n_2 ;
  wire \x_reg_1486_reg[10]_i_79_n_3 ;
  wire \x_reg_1486_reg[3]_i_2_n_0 ;
  wire \x_reg_1486_reg[3]_i_2_n_1 ;
  wire \x_reg_1486_reg[3]_i_2_n_2 ;
  wire \x_reg_1486_reg[3]_i_2_n_3 ;
  wire \x_reg_1486_reg[3]_i_3_n_0 ;
  wire \x_reg_1486_reg[3]_i_3_n_1 ;
  wire \x_reg_1486_reg[3]_i_3_n_2 ;
  wire \x_reg_1486_reg[3]_i_3_n_3 ;
  wire \x_reg_1486_reg[4]_i_2_n_0 ;
  wire \x_reg_1486_reg[4]_i_2_n_1 ;
  wire \x_reg_1486_reg[4]_i_2_n_2 ;
  wire \x_reg_1486_reg[4]_i_2_n_3 ;
  wire \x_reg_1486_reg[4]_i_2_n_4 ;
  wire \x_reg_1486_reg[4]_i_2_n_5 ;
  wire \x_reg_1486_reg[4]_i_2_n_6 ;
  wire \x_reg_1486_reg[4]_i_2_n_7 ;
  wire \x_reg_1486_reg[7]_i_2_n_0 ;
  wire \x_reg_1486_reg[7]_i_2_n_1 ;
  wire \x_reg_1486_reg[7]_i_2_n_2 ;
  wire \x_reg_1486_reg[7]_i_2_n_3 ;
  wire \x_reg_1486_reg[7]_i_3_n_0 ;
  wire \x_reg_1486_reg[7]_i_3_n_1 ;
  wire \x_reg_1486_reg[7]_i_3_n_2 ;
  wire \x_reg_1486_reg[7]_i_3_n_3 ;
  wire \x_reg_1486_reg[8]_i_2_n_0 ;
  wire \x_reg_1486_reg[8]_i_2_n_1 ;
  wire \x_reg_1486_reg[8]_i_2_n_2 ;
  wire \x_reg_1486_reg[8]_i_2_n_3 ;
  wire \x_reg_1486_reg[8]_i_2_n_4 ;
  wire \x_reg_1486_reg[8]_i_2_n_5 ;
  wire \x_reg_1486_reg[8]_i_2_n_6 ;
  wire \x_reg_1486_reg[8]_i_2_n_7 ;
  wire [1:0]y_1_fu_662_p3;
  wire [1:0]y_1_reg_1443;
  wire \y_1_reg_1443[1]_i_100_n_0 ;
  wire \y_1_reg_1443[1]_i_101_n_0 ;
  wire \y_1_reg_1443[1]_i_102_n_0 ;
  wire \y_1_reg_1443[1]_i_103_n_0 ;
  wire \y_1_reg_1443[1]_i_104_n_0 ;
  wire \y_1_reg_1443[1]_i_105_n_0 ;
  wire \y_1_reg_1443[1]_i_106_n_0 ;
  wire \y_1_reg_1443[1]_i_107_n_0 ;
  wire \y_1_reg_1443[1]_i_108_n_0 ;
  wire \y_1_reg_1443[1]_i_109_n_0 ;
  wire \y_1_reg_1443[1]_i_10_n_0 ;
  wire \y_1_reg_1443[1]_i_110_n_0 ;
  wire \y_1_reg_1443[1]_i_111_n_0 ;
  wire \y_1_reg_1443[1]_i_112_n_0 ;
  wire \y_1_reg_1443[1]_i_113_n_0 ;
  wire \y_1_reg_1443[1]_i_114_n_0 ;
  wire \y_1_reg_1443[1]_i_115_n_0 ;
  wire \y_1_reg_1443[1]_i_116_n_0 ;
  wire \y_1_reg_1443[1]_i_117_n_0 ;
  wire \y_1_reg_1443[1]_i_118_n_0 ;
  wire \y_1_reg_1443[1]_i_119_n_0 ;
  wire \y_1_reg_1443[1]_i_11_n_0 ;
  wire \y_1_reg_1443[1]_i_120_n_0 ;
  wire \y_1_reg_1443[1]_i_121_n_0 ;
  wire \y_1_reg_1443[1]_i_124_n_0 ;
  wire \y_1_reg_1443[1]_i_125_n_0 ;
  wire \y_1_reg_1443[1]_i_126_n_0 ;
  wire \y_1_reg_1443[1]_i_127_n_0 ;
  wire \y_1_reg_1443[1]_i_128_n_0 ;
  wire \y_1_reg_1443[1]_i_129_n_0 ;
  wire \y_1_reg_1443[1]_i_12_n_0 ;
  wire \y_1_reg_1443[1]_i_130_n_0 ;
  wire \y_1_reg_1443[1]_i_131_n_0 ;
  wire \y_1_reg_1443[1]_i_132_n_0 ;
  wire \y_1_reg_1443[1]_i_133_n_0 ;
  wire \y_1_reg_1443[1]_i_134_n_0 ;
  wire \y_1_reg_1443[1]_i_135_n_0 ;
  wire \y_1_reg_1443[1]_i_136_n_0 ;
  wire \y_1_reg_1443[1]_i_137_n_0 ;
  wire \y_1_reg_1443[1]_i_139_n_0 ;
  wire \y_1_reg_1443[1]_i_13_n_0 ;
  wire \y_1_reg_1443[1]_i_140_n_0 ;
  wire \y_1_reg_1443[1]_i_142_n_0 ;
  wire \y_1_reg_1443[1]_i_143_n_0 ;
  wire \y_1_reg_1443[1]_i_144_n_0 ;
  wire \y_1_reg_1443[1]_i_145_n_0 ;
  wire \y_1_reg_1443[1]_i_146_n_0 ;
  wire \y_1_reg_1443[1]_i_147_n_0 ;
  wire \y_1_reg_1443[1]_i_148_n_0 ;
  wire \y_1_reg_1443[1]_i_149_n_0 ;
  wire \y_1_reg_1443[1]_i_14_n_0 ;
  wire \y_1_reg_1443[1]_i_150_n_0 ;
  wire \y_1_reg_1443[1]_i_151_n_0 ;
  wire \y_1_reg_1443[1]_i_152_n_0 ;
  wire \y_1_reg_1443[1]_i_153_n_0 ;
  wire \y_1_reg_1443[1]_i_155_n_0 ;
  wire \y_1_reg_1443[1]_i_156_n_0 ;
  wire \y_1_reg_1443[1]_i_157_n_0 ;
  wire \y_1_reg_1443[1]_i_158_n_0 ;
  wire \y_1_reg_1443[1]_i_159_n_0 ;
  wire \y_1_reg_1443[1]_i_15_n_0 ;
  wire \y_1_reg_1443[1]_i_160_n_0 ;
  wire \y_1_reg_1443[1]_i_161_n_0 ;
  wire \y_1_reg_1443[1]_i_162_n_0 ;
  wire \y_1_reg_1443[1]_i_163_n_0 ;
  wire \y_1_reg_1443[1]_i_164_n_0 ;
  wire \y_1_reg_1443[1]_i_165_n_0 ;
  wire \y_1_reg_1443[1]_i_166_n_0 ;
  wire \y_1_reg_1443[1]_i_167_n_0 ;
  wire \y_1_reg_1443[1]_i_168_n_0 ;
  wire \y_1_reg_1443[1]_i_169_n_0 ;
  wire \y_1_reg_1443[1]_i_16_n_0 ;
  wire \y_1_reg_1443[1]_i_170_n_0 ;
  wire \y_1_reg_1443[1]_i_171_n_0 ;
  wire \y_1_reg_1443[1]_i_172_n_0 ;
  wire \y_1_reg_1443[1]_i_173_n_0 ;
  wire \y_1_reg_1443[1]_i_174_n_0 ;
  wire \y_1_reg_1443[1]_i_175_n_0 ;
  wire \y_1_reg_1443[1]_i_176_n_0 ;
  wire \y_1_reg_1443[1]_i_177_n_0 ;
  wire \y_1_reg_1443[1]_i_178_n_0 ;
  wire \y_1_reg_1443[1]_i_179_n_0 ;
  wire \y_1_reg_1443[1]_i_180_n_0 ;
  wire \y_1_reg_1443[1]_i_181_n_0 ;
  wire \y_1_reg_1443[1]_i_18_n_0 ;
  wire \y_1_reg_1443[1]_i_19_n_0 ;
  wire \y_1_reg_1443[1]_i_20_n_0 ;
  wire \y_1_reg_1443[1]_i_21_n_0 ;
  wire \y_1_reg_1443[1]_i_22_n_0 ;
  wire \y_1_reg_1443[1]_i_23_n_0 ;
  wire \y_1_reg_1443[1]_i_24_n_0 ;
  wire \y_1_reg_1443[1]_i_25_n_0 ;
  wire \y_1_reg_1443[1]_i_26_n_0 ;
  wire \y_1_reg_1443[1]_i_27_n_0 ;
  wire \y_1_reg_1443[1]_i_28_n_0 ;
  wire \y_1_reg_1443[1]_i_30_n_0 ;
  wire \y_1_reg_1443[1]_i_31_n_0 ;
  wire \y_1_reg_1443[1]_i_32_n_0 ;
  wire \y_1_reg_1443[1]_i_33_n_0 ;
  wire \y_1_reg_1443[1]_i_34_n_0 ;
  wire \y_1_reg_1443[1]_i_35_n_0 ;
  wire \y_1_reg_1443[1]_i_36_n_0 ;
  wire \y_1_reg_1443[1]_i_37_n_0 ;
  wire \y_1_reg_1443[1]_i_39_n_0 ;
  wire \y_1_reg_1443[1]_i_40_n_0 ;
  wire \y_1_reg_1443[1]_i_41_n_0 ;
  wire \y_1_reg_1443[1]_i_42_n_0 ;
  wire \y_1_reg_1443[1]_i_43_n_0 ;
  wire \y_1_reg_1443[1]_i_44_n_0 ;
  wire \y_1_reg_1443[1]_i_45_n_0 ;
  wire \y_1_reg_1443[1]_i_46_n_0 ;
  wire \y_1_reg_1443[1]_i_48_n_0 ;
  wire \y_1_reg_1443[1]_i_49_n_0 ;
  wire \y_1_reg_1443[1]_i_50_n_0 ;
  wire \y_1_reg_1443[1]_i_51_n_0 ;
  wire \y_1_reg_1443[1]_i_53_n_0 ;
  wire \y_1_reg_1443[1]_i_54_n_0 ;
  wire \y_1_reg_1443[1]_i_55_n_0 ;
  wire \y_1_reg_1443[1]_i_56_n_0 ;
  wire \y_1_reg_1443[1]_i_57_n_0 ;
  wire \y_1_reg_1443[1]_i_58_n_0 ;
  wire \y_1_reg_1443[1]_i_59_n_0 ;
  wire \y_1_reg_1443[1]_i_60_n_0 ;
  wire \y_1_reg_1443[1]_i_62_n_0 ;
  wire \y_1_reg_1443[1]_i_64_n_0 ;
  wire \y_1_reg_1443[1]_i_65_n_0 ;
  wire \y_1_reg_1443[1]_i_67_n_0 ;
  wire \y_1_reg_1443[1]_i_68_n_0 ;
  wire \y_1_reg_1443[1]_i_69_n_0 ;
  wire \y_1_reg_1443[1]_i_71_n_0 ;
  wire \y_1_reg_1443[1]_i_72_n_0 ;
  wire \y_1_reg_1443[1]_i_73_n_0 ;
  wire \y_1_reg_1443[1]_i_74_n_0 ;
  wire \y_1_reg_1443[1]_i_75_n_0 ;
  wire \y_1_reg_1443[1]_i_76_n_0 ;
  wire \y_1_reg_1443[1]_i_77_n_0 ;
  wire \y_1_reg_1443[1]_i_78_n_0 ;
  wire \y_1_reg_1443[1]_i_7_n_0 ;
  wire \y_1_reg_1443[1]_i_80_n_0 ;
  wire \y_1_reg_1443[1]_i_81_n_0 ;
  wire \y_1_reg_1443[1]_i_82_n_0 ;
  wire \y_1_reg_1443[1]_i_83_n_0 ;
  wire \y_1_reg_1443[1]_i_85_n_0 ;
  wire \y_1_reg_1443[1]_i_86_n_0 ;
  wire \y_1_reg_1443[1]_i_87_n_0 ;
  wire \y_1_reg_1443[1]_i_88_n_0 ;
  wire \y_1_reg_1443[1]_i_89_n_0 ;
  wire \y_1_reg_1443[1]_i_90_n_0 ;
  wire \y_1_reg_1443[1]_i_91_n_0 ;
  wire \y_1_reg_1443[1]_i_92_n_0 ;
  wire \y_1_reg_1443[1]_i_93_n_0 ;
  wire \y_1_reg_1443[1]_i_94_n_0 ;
  wire \y_1_reg_1443[1]_i_96_n_0 ;
  wire \y_1_reg_1443[1]_i_97_n_0 ;
  wire \y_1_reg_1443[1]_i_99_n_0 ;
  wire \y_1_reg_1443[1]_i_9_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_122_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_122_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_122_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_122_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_123_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_123_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_123_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_123_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_138_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_138_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_138_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_138_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_141_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_141_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_141_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_141_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_154_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_154_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_154_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_154_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_17_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_17_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_17_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_17_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_29_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_29_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_29_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_29_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_2_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_2_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_2_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_38_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_38_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_38_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_38_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_3_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_3_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_3_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_47_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_47_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_47_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_47_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_4_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_4_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_4_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_4_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_52_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_52_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_52_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_52_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_5_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_5_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_5_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_5_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_61_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_61_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_63_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_63_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_63_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_63_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_66_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_66_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_66_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_66_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_6_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_6_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_6_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_6_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_70_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_70_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_70_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_70_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_79_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_79_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_79_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_79_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_84_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_84_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_84_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_84_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_8_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_8_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_8_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_8_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_95_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_95_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_95_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_95_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_98_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_98_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_98_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_98_n_3 ;
  wire [1:1]y_2_fu_678_p3;
  wire [1:0]y_2_reg_1448;
  wire \y_2_reg_1448[1]_i_100_n_0 ;
  wire \y_2_reg_1448[1]_i_101_n_0 ;
  wire \y_2_reg_1448[1]_i_102_n_0 ;
  wire \y_2_reg_1448[1]_i_103_n_0 ;
  wire \y_2_reg_1448[1]_i_104_n_0 ;
  wire \y_2_reg_1448[1]_i_105_n_0 ;
  wire \y_2_reg_1448[1]_i_106_n_0 ;
  wire \y_2_reg_1448[1]_i_107_n_0 ;
  wire \y_2_reg_1448[1]_i_108_n_0 ;
  wire \y_2_reg_1448[1]_i_10_n_0 ;
  wire \y_2_reg_1448[1]_i_110_n_0 ;
  wire \y_2_reg_1448[1]_i_111_n_0 ;
  wire \y_2_reg_1448[1]_i_113_n_0 ;
  wire \y_2_reg_1448[1]_i_114_n_0 ;
  wire \y_2_reg_1448[1]_i_115_n_0 ;
  wire \y_2_reg_1448[1]_i_116_n_0 ;
  wire \y_2_reg_1448[1]_i_117_n_0 ;
  wire \y_2_reg_1448[1]_i_118_n_0 ;
  wire \y_2_reg_1448[1]_i_119_n_0 ;
  wire \y_2_reg_1448[1]_i_11_n_0 ;
  wire \y_2_reg_1448[1]_i_120_n_0 ;
  wire \y_2_reg_1448[1]_i_121_n_0 ;
  wire \y_2_reg_1448[1]_i_122_n_0 ;
  wire \y_2_reg_1448[1]_i_123_n_0 ;
  wire \y_2_reg_1448[1]_i_124_n_0 ;
  wire \y_2_reg_1448[1]_i_125_n_0 ;
  wire \y_2_reg_1448[1]_i_126_n_0 ;
  wire \y_2_reg_1448[1]_i_127_n_0 ;
  wire \y_2_reg_1448[1]_i_129_n_0 ;
  wire \y_2_reg_1448[1]_i_12_n_0 ;
  wire \y_2_reg_1448[1]_i_130_n_0 ;
  wire \y_2_reg_1448[1]_i_131_n_0 ;
  wire \y_2_reg_1448[1]_i_132_n_0 ;
  wire \y_2_reg_1448[1]_i_133_n_0 ;
  wire \y_2_reg_1448[1]_i_134_n_0 ;
  wire \y_2_reg_1448[1]_i_135_n_0 ;
  wire \y_2_reg_1448[1]_i_136_n_0 ;
  wire \y_2_reg_1448[1]_i_137_n_0 ;
  wire \y_2_reg_1448[1]_i_138_n_0 ;
  wire \y_2_reg_1448[1]_i_139_n_0 ;
  wire \y_2_reg_1448[1]_i_13_n_0 ;
  wire \y_2_reg_1448[1]_i_140_n_0 ;
  wire \y_2_reg_1448[1]_i_141_n_0 ;
  wire \y_2_reg_1448[1]_i_142_n_0 ;
  wire \y_2_reg_1448[1]_i_143_n_0 ;
  wire \y_2_reg_1448[1]_i_144_n_0 ;
  wire \y_2_reg_1448[1]_i_145_n_0 ;
  wire \y_2_reg_1448[1]_i_146_n_0 ;
  wire \y_2_reg_1448[1]_i_148_n_0 ;
  wire \y_2_reg_1448[1]_i_149_n_0 ;
  wire \y_2_reg_1448[1]_i_151_n_0 ;
  wire \y_2_reg_1448[1]_i_152_n_0 ;
  wire \y_2_reg_1448[1]_i_153_n_0 ;
  wire \y_2_reg_1448[1]_i_154_n_0 ;
  wire \y_2_reg_1448[1]_i_155_n_0 ;
  wire \y_2_reg_1448[1]_i_156_n_0 ;
  wire \y_2_reg_1448[1]_i_157_n_0 ;
  wire \y_2_reg_1448[1]_i_158_n_0 ;
  wire \y_2_reg_1448[1]_i_159_n_0 ;
  wire \y_2_reg_1448[1]_i_15_n_0 ;
  wire \y_2_reg_1448[1]_i_160_n_0 ;
  wire \y_2_reg_1448[1]_i_161_n_0 ;
  wire \y_2_reg_1448[1]_i_162_n_0 ;
  wire \y_2_reg_1448[1]_i_163_n_0 ;
  wire \y_2_reg_1448[1]_i_164_n_0 ;
  wire \y_2_reg_1448[1]_i_165_n_0 ;
  wire \y_2_reg_1448[1]_i_166_n_0 ;
  wire \y_2_reg_1448[1]_i_167_n_0 ;
  wire \y_2_reg_1448[1]_i_168_n_0 ;
  wire \y_2_reg_1448[1]_i_169_n_0 ;
  wire \y_2_reg_1448[1]_i_16_n_0 ;
  wire \y_2_reg_1448[1]_i_170_n_0 ;
  wire \y_2_reg_1448[1]_i_171_n_0 ;
  wire \y_2_reg_1448[1]_i_172_n_0 ;
  wire \y_2_reg_1448[1]_i_173_n_0 ;
  wire \y_2_reg_1448[1]_i_174_n_0 ;
  wire \y_2_reg_1448[1]_i_175_n_0 ;
  wire \y_2_reg_1448[1]_i_176_n_0 ;
  wire \y_2_reg_1448[1]_i_177_n_0 ;
  wire \y_2_reg_1448[1]_i_178_n_0 ;
  wire \y_2_reg_1448[1]_i_179_n_0 ;
  wire \y_2_reg_1448[1]_i_17_n_0 ;
  wire \y_2_reg_1448[1]_i_21_n_0 ;
  wire \y_2_reg_1448[1]_i_22_n_0 ;
  wire \y_2_reg_1448[1]_i_23_n_0 ;
  wire \y_2_reg_1448[1]_i_24_n_0 ;
  wire \y_2_reg_1448[1]_i_25_n_0 ;
  wire \y_2_reg_1448[1]_i_26_n_0 ;
  wire \y_2_reg_1448[1]_i_27_n_0 ;
  wire \y_2_reg_1448[1]_i_28_n_0 ;
  wire \y_2_reg_1448[1]_i_30_n_0 ;
  wire \y_2_reg_1448[1]_i_31_n_0 ;
  wire \y_2_reg_1448[1]_i_32_n_0 ;
  wire \y_2_reg_1448[1]_i_33_n_0 ;
  wire \y_2_reg_1448[1]_i_35_n_0 ;
  wire \y_2_reg_1448[1]_i_36_n_0 ;
  wire \y_2_reg_1448[1]_i_37_n_0 ;
  wire \y_2_reg_1448[1]_i_38_n_0 ;
  wire \y_2_reg_1448[1]_i_39_n_0 ;
  wire \y_2_reg_1448[1]_i_40_n_0 ;
  wire \y_2_reg_1448[1]_i_41_n_0 ;
  wire \y_2_reg_1448[1]_i_42_n_0 ;
  wire \y_2_reg_1448[1]_i_43_n_0 ;
  wire \y_2_reg_1448[1]_i_44_n_0 ;
  wire \y_2_reg_1448[1]_i_45_n_0 ;
  wire \y_2_reg_1448[1]_i_46_n_0 ;
  wire \y_2_reg_1448[1]_i_48_n_0 ;
  wire \y_2_reg_1448[1]_i_49_n_0 ;
  wire \y_2_reg_1448[1]_i_4_n_0 ;
  wire \y_2_reg_1448[1]_i_50_n_0 ;
  wire \y_2_reg_1448[1]_i_51_n_0 ;
  wire \y_2_reg_1448[1]_i_52_n_0 ;
  wire \y_2_reg_1448[1]_i_53_n_0 ;
  wire \y_2_reg_1448[1]_i_54_n_0 ;
  wire \y_2_reg_1448[1]_i_55_n_0 ;
  wire \y_2_reg_1448[1]_i_58_n_0 ;
  wire \y_2_reg_1448[1]_i_59_n_0 ;
  wire \y_2_reg_1448[1]_i_60_n_0 ;
  wire \y_2_reg_1448[1]_i_61_n_0 ;
  wire \y_2_reg_1448[1]_i_63_n_0 ;
  wire \y_2_reg_1448[1]_i_64_n_0 ;
  wire \y_2_reg_1448[1]_i_65_n_0 ;
  wire \y_2_reg_1448[1]_i_66_n_0 ;
  wire \y_2_reg_1448[1]_i_67_n_0 ;
  wire \y_2_reg_1448[1]_i_68_n_0 ;
  wire \y_2_reg_1448[1]_i_69_n_0 ;
  wire \y_2_reg_1448[1]_i_6_n_0 ;
  wire \y_2_reg_1448[1]_i_70_n_0 ;
  wire \y_2_reg_1448[1]_i_72_n_0 ;
  wire \y_2_reg_1448[1]_i_74_n_0 ;
  wire \y_2_reg_1448[1]_i_75_n_0 ;
  wire \y_2_reg_1448[1]_i_77_n_0 ;
  wire \y_2_reg_1448[1]_i_78_n_0 ;
  wire \y_2_reg_1448[1]_i_79_n_0 ;
  wire \y_2_reg_1448[1]_i_7_n_0 ;
  wire \y_2_reg_1448[1]_i_80_n_0 ;
  wire \y_2_reg_1448[1]_i_81_n_0 ;
  wire \y_2_reg_1448[1]_i_82_n_0 ;
  wire \y_2_reg_1448[1]_i_83_n_0 ;
  wire \y_2_reg_1448[1]_i_84_n_0 ;
  wire \y_2_reg_1448[1]_i_85_n_0 ;
  wire \y_2_reg_1448[1]_i_86_n_0 ;
  wire \y_2_reg_1448[1]_i_87_n_0 ;
  wire \y_2_reg_1448[1]_i_8_n_0 ;
  wire \y_2_reg_1448[1]_i_90_n_0 ;
  wire \y_2_reg_1448[1]_i_91_n_0 ;
  wire \y_2_reg_1448[1]_i_92_n_0 ;
  wire \y_2_reg_1448[1]_i_93_n_0 ;
  wire \y_2_reg_1448[1]_i_94_n_0 ;
  wire \y_2_reg_1448[1]_i_95_n_0 ;
  wire \y_2_reg_1448[1]_i_96_n_0 ;
  wire \y_2_reg_1448[1]_i_97_n_0 ;
  wire \y_2_reg_1448[1]_i_99_n_0 ;
  wire \y_2_reg_1448[1]_i_9_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_109_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_109_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_109_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_109_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_112_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_112_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_112_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_112_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_128_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_128_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_128_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_128_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_147_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_147_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_147_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_147_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_14_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_14_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_14_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_14_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_150_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_150_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_150_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_150_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_18_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_18_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_18_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_18_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_19_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_19_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_19_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_19_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_20_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_20_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_20_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_20_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_29_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_29_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_29_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_29_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_2_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_2_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_2_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_34_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_34_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_34_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_34_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_3_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_3_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_47_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_47_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_47_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_47_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_56_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_56_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_56_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_56_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_57_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_57_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_57_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_57_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_5_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_5_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_5_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_5_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_62_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_62_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_62_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_62_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_71_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_71_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_73_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_73_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_73_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_73_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_76_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_76_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_76_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_76_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_88_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_88_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_88_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_88_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_89_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_89_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_89_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_89_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_98_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_98_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_98_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_98_n_3 ;
  wire [1:0]y_fu_646_p3;
  wire [1:0]y_reg_1438;
  wire \y_reg_1438[1]_i_100_n_0 ;
  wire \y_reg_1438[1]_i_101_n_0 ;
  wire \y_reg_1438[1]_i_102_n_0 ;
  wire \y_reg_1438[1]_i_103_n_0 ;
  wire \y_reg_1438[1]_i_104_n_0 ;
  wire \y_reg_1438[1]_i_105_n_0 ;
  wire \y_reg_1438[1]_i_106_n_0 ;
  wire \y_reg_1438[1]_i_107_n_0 ;
  wire \y_reg_1438[1]_i_108_n_0 ;
  wire \y_reg_1438[1]_i_109_n_0 ;
  wire \y_reg_1438[1]_i_10_n_0 ;
  wire \y_reg_1438[1]_i_110_n_0 ;
  wire \y_reg_1438[1]_i_111_n_0 ;
  wire \y_reg_1438[1]_i_112_n_0 ;
  wire \y_reg_1438[1]_i_113_n_0 ;
  wire \y_reg_1438[1]_i_114_n_0 ;
  wire \y_reg_1438[1]_i_115_n_0 ;
  wire \y_reg_1438[1]_i_116_n_0 ;
  wire \y_reg_1438[1]_i_117_n_0 ;
  wire \y_reg_1438[1]_i_118_n_0 ;
  wire \y_reg_1438[1]_i_11_n_0 ;
  wire \y_reg_1438[1]_i_121_n_0 ;
  wire \y_reg_1438[1]_i_122_n_0 ;
  wire \y_reg_1438[1]_i_123_n_0 ;
  wire \y_reg_1438[1]_i_124_n_0 ;
  wire \y_reg_1438[1]_i_125_n_0 ;
  wire \y_reg_1438[1]_i_126_n_0 ;
  wire \y_reg_1438[1]_i_127_n_0 ;
  wire \y_reg_1438[1]_i_128_n_0 ;
  wire \y_reg_1438[1]_i_129_n_0 ;
  wire \y_reg_1438[1]_i_12_n_0 ;
  wire \y_reg_1438[1]_i_130_n_0 ;
  wire \y_reg_1438[1]_i_131_n_0 ;
  wire \y_reg_1438[1]_i_132_n_0 ;
  wire \y_reg_1438[1]_i_133_n_0 ;
  wire \y_reg_1438[1]_i_134_n_0 ;
  wire \y_reg_1438[1]_i_135_n_0 ;
  wire \y_reg_1438[1]_i_136_n_0 ;
  wire \y_reg_1438[1]_i_137_n_0 ;
  wire \y_reg_1438[1]_i_139_n_0 ;
  wire \y_reg_1438[1]_i_13_n_0 ;
  wire \y_reg_1438[1]_i_140_n_0 ;
  wire \y_reg_1438[1]_i_142_n_0 ;
  wire \y_reg_1438[1]_i_143_n_0 ;
  wire \y_reg_1438[1]_i_144_n_0 ;
  wire \y_reg_1438[1]_i_145_n_0 ;
  wire \y_reg_1438[1]_i_146_n_0 ;
  wire \y_reg_1438[1]_i_147_n_0 ;
  wire \y_reg_1438[1]_i_148_n_0 ;
  wire \y_reg_1438[1]_i_149_n_0 ;
  wire \y_reg_1438[1]_i_14_n_0 ;
  wire \y_reg_1438[1]_i_150_n_0 ;
  wire \y_reg_1438[1]_i_151_n_0 ;
  wire \y_reg_1438[1]_i_152_n_0 ;
  wire \y_reg_1438[1]_i_153_n_0 ;
  wire \y_reg_1438[1]_i_154_n_0 ;
  wire \y_reg_1438[1]_i_155_n_0 ;
  wire \y_reg_1438[1]_i_156_n_0 ;
  wire \y_reg_1438[1]_i_157_n_0 ;
  wire \y_reg_1438[1]_i_158_n_0 ;
  wire \y_reg_1438[1]_i_159_n_0 ;
  wire \y_reg_1438[1]_i_15_n_0 ;
  wire \y_reg_1438[1]_i_160_n_0 ;
  wire \y_reg_1438[1]_i_161_n_0 ;
  wire \y_reg_1438[1]_i_162_n_0 ;
  wire \y_reg_1438[1]_i_163_n_0 ;
  wire \y_reg_1438[1]_i_165_n_0 ;
  wire \y_reg_1438[1]_i_166_n_0 ;
  wire \y_reg_1438[1]_i_167_n_0 ;
  wire \y_reg_1438[1]_i_168_n_0 ;
  wire \y_reg_1438[1]_i_169_n_0 ;
  wire \y_reg_1438[1]_i_16_n_0 ;
  wire \y_reg_1438[1]_i_170_n_0 ;
  wire \y_reg_1438[1]_i_171_n_0 ;
  wire \y_reg_1438[1]_i_172_n_0 ;
  wire \y_reg_1438[1]_i_173_n_0 ;
  wire \y_reg_1438[1]_i_174_n_0 ;
  wire \y_reg_1438[1]_i_175_n_0 ;
  wire \y_reg_1438[1]_i_176_n_0 ;
  wire \y_reg_1438[1]_i_177_n_0 ;
  wire \y_reg_1438[1]_i_178_n_0 ;
  wire \y_reg_1438[1]_i_179_n_0 ;
  wire \y_reg_1438[1]_i_180_n_0 ;
  wire \y_reg_1438[1]_i_181_n_0 ;
  wire \y_reg_1438[1]_i_182_n_0 ;
  wire \y_reg_1438[1]_i_18_n_0 ;
  wire \y_reg_1438[1]_i_19_n_0 ;
  wire \y_reg_1438[1]_i_20_n_0 ;
  wire \y_reg_1438[1]_i_21_n_0 ;
  wire \y_reg_1438[1]_i_22_n_0 ;
  wire \y_reg_1438[1]_i_23_n_0 ;
  wire \y_reg_1438[1]_i_24_n_0 ;
  wire \y_reg_1438[1]_i_25_n_0 ;
  wire \y_reg_1438[1]_i_26_n_0 ;
  wire \y_reg_1438[1]_i_27_n_0 ;
  wire \y_reg_1438[1]_i_28_n_0 ;
  wire \y_reg_1438[1]_i_30_n_0 ;
  wire \y_reg_1438[1]_i_31_n_0 ;
  wire \y_reg_1438[1]_i_32_n_0 ;
  wire \y_reg_1438[1]_i_33_n_0 ;
  wire \y_reg_1438[1]_i_34_n_0 ;
  wire \y_reg_1438[1]_i_35_n_0 ;
  wire \y_reg_1438[1]_i_36_n_0 ;
  wire \y_reg_1438[1]_i_37_n_0 ;
  wire \y_reg_1438[1]_i_39_n_0 ;
  wire \y_reg_1438[1]_i_40_n_0 ;
  wire \y_reg_1438[1]_i_41_n_0 ;
  wire \y_reg_1438[1]_i_42_n_0 ;
  wire \y_reg_1438[1]_i_43_n_0 ;
  wire \y_reg_1438[1]_i_44_n_0 ;
  wire \y_reg_1438[1]_i_45_n_0 ;
  wire \y_reg_1438[1]_i_46_n_0 ;
  wire \y_reg_1438[1]_i_48_n_0 ;
  wire \y_reg_1438[1]_i_49_n_0 ;
  wire \y_reg_1438[1]_i_50_n_0 ;
  wire \y_reg_1438[1]_i_51_n_0 ;
  wire \y_reg_1438[1]_i_53_n_0 ;
  wire \y_reg_1438[1]_i_54_n_0 ;
  wire \y_reg_1438[1]_i_55_n_0 ;
  wire \y_reg_1438[1]_i_56_n_0 ;
  wire \y_reg_1438[1]_i_57_n_0 ;
  wire \y_reg_1438[1]_i_58_n_0 ;
  wire \y_reg_1438[1]_i_59_n_0 ;
  wire \y_reg_1438[1]_i_60_n_0 ;
  wire \y_reg_1438[1]_i_62_n_0 ;
  wire \y_reg_1438[1]_i_63_n_0 ;
  wire \y_reg_1438[1]_i_65_n_0 ;
  wire \y_reg_1438[1]_i_66_n_0 ;
  wire \y_reg_1438[1]_i_67_n_0 ;
  wire \y_reg_1438[1]_i_68_n_0 ;
  wire \y_reg_1438[1]_i_70_n_0 ;
  wire \y_reg_1438[1]_i_71_n_0 ;
  wire \y_reg_1438[1]_i_72_n_0 ;
  wire \y_reg_1438[1]_i_73_n_0 ;
  wire \y_reg_1438[1]_i_74_n_0 ;
  wire \y_reg_1438[1]_i_75_n_0 ;
  wire \y_reg_1438[1]_i_76_n_0 ;
  wire \y_reg_1438[1]_i_77_n_0 ;
  wire \y_reg_1438[1]_i_7_n_0 ;
  wire \y_reg_1438[1]_i_80_n_0 ;
  wire \y_reg_1438[1]_i_81_n_0 ;
  wire \y_reg_1438[1]_i_82_n_0 ;
  wire \y_reg_1438[1]_i_83_n_0 ;
  wire \y_reg_1438[1]_i_85_n_0 ;
  wire \y_reg_1438[1]_i_86_n_0 ;
  wire \y_reg_1438[1]_i_87_n_0 ;
  wire \y_reg_1438[1]_i_88_n_0 ;
  wire \y_reg_1438[1]_i_89_n_0 ;
  wire \y_reg_1438[1]_i_90_n_0 ;
  wire \y_reg_1438[1]_i_91_n_0 ;
  wire \y_reg_1438[1]_i_92_n_0 ;
  wire \y_reg_1438[1]_i_93_n_0 ;
  wire \y_reg_1438[1]_i_95_n_0 ;
  wire \y_reg_1438[1]_i_96_n_0 ;
  wire \y_reg_1438[1]_i_98_n_0 ;
  wire \y_reg_1438[1]_i_99_n_0 ;
  wire \y_reg_1438[1]_i_9_n_0 ;
  wire \y_reg_1438_reg[1]_i_119_n_0 ;
  wire \y_reg_1438_reg[1]_i_119_n_1 ;
  wire \y_reg_1438_reg[1]_i_119_n_2 ;
  wire \y_reg_1438_reg[1]_i_119_n_3 ;
  wire \y_reg_1438_reg[1]_i_119_n_4 ;
  wire \y_reg_1438_reg[1]_i_119_n_5 ;
  wire \y_reg_1438_reg[1]_i_119_n_6 ;
  wire \y_reg_1438_reg[1]_i_119_n_7 ;
  wire \y_reg_1438_reg[1]_i_120_n_0 ;
  wire \y_reg_1438_reg[1]_i_120_n_1 ;
  wire \y_reg_1438_reg[1]_i_120_n_2 ;
  wire \y_reg_1438_reg[1]_i_120_n_3 ;
  wire \y_reg_1438_reg[1]_i_120_n_4 ;
  wire \y_reg_1438_reg[1]_i_120_n_5 ;
  wire \y_reg_1438_reg[1]_i_120_n_6 ;
  wire \y_reg_1438_reg[1]_i_120_n_7 ;
  wire \y_reg_1438_reg[1]_i_138_n_0 ;
  wire \y_reg_1438_reg[1]_i_138_n_1 ;
  wire \y_reg_1438_reg[1]_i_138_n_2 ;
  wire \y_reg_1438_reg[1]_i_138_n_3 ;
  wire \y_reg_1438_reg[1]_i_141_n_0 ;
  wire \y_reg_1438_reg[1]_i_141_n_1 ;
  wire \y_reg_1438_reg[1]_i_141_n_2 ;
  wire \y_reg_1438_reg[1]_i_141_n_3 ;
  wire \y_reg_1438_reg[1]_i_164_n_0 ;
  wire \y_reg_1438_reg[1]_i_164_n_1 ;
  wire \y_reg_1438_reg[1]_i_164_n_2 ;
  wire \y_reg_1438_reg[1]_i_164_n_3 ;
  wire \y_reg_1438_reg[1]_i_17_n_0 ;
  wire \y_reg_1438_reg[1]_i_17_n_1 ;
  wire \y_reg_1438_reg[1]_i_17_n_2 ;
  wire \y_reg_1438_reg[1]_i_17_n_3 ;
  wire \y_reg_1438_reg[1]_i_17_n_4 ;
  wire \y_reg_1438_reg[1]_i_17_n_5 ;
  wire \y_reg_1438_reg[1]_i_17_n_6 ;
  wire \y_reg_1438_reg[1]_i_17_n_7 ;
  wire \y_reg_1438_reg[1]_i_29_n_0 ;
  wire \y_reg_1438_reg[1]_i_29_n_1 ;
  wire \y_reg_1438_reg[1]_i_29_n_2 ;
  wire \y_reg_1438_reg[1]_i_29_n_3 ;
  wire \y_reg_1438_reg[1]_i_2_n_1 ;
  wire \y_reg_1438_reg[1]_i_2_n_2 ;
  wire \y_reg_1438_reg[1]_i_2_n_3 ;
  wire \y_reg_1438_reg[1]_i_38_n_0 ;
  wire \y_reg_1438_reg[1]_i_38_n_1 ;
  wire \y_reg_1438_reg[1]_i_38_n_2 ;
  wire \y_reg_1438_reg[1]_i_38_n_3 ;
  wire \y_reg_1438_reg[1]_i_3_n_2 ;
  wire \y_reg_1438_reg[1]_i_3_n_3 ;
  wire \y_reg_1438_reg[1]_i_3_n_6 ;
  wire \y_reg_1438_reg[1]_i_3_n_7 ;
  wire \y_reg_1438_reg[1]_i_47_n_0 ;
  wire \y_reg_1438_reg[1]_i_47_n_1 ;
  wire \y_reg_1438_reg[1]_i_47_n_2 ;
  wire \y_reg_1438_reg[1]_i_47_n_3 ;
  wire \y_reg_1438_reg[1]_i_47_n_4 ;
  wire \y_reg_1438_reg[1]_i_47_n_5 ;
  wire \y_reg_1438_reg[1]_i_47_n_6 ;
  wire \y_reg_1438_reg[1]_i_47_n_7 ;
  wire \y_reg_1438_reg[1]_i_4_n_0 ;
  wire \y_reg_1438_reg[1]_i_4_n_1 ;
  wire \y_reg_1438_reg[1]_i_4_n_2 ;
  wire \y_reg_1438_reg[1]_i_4_n_3 ;
  wire \y_reg_1438_reg[1]_i_52_n_0 ;
  wire \y_reg_1438_reg[1]_i_52_n_1 ;
  wire \y_reg_1438_reg[1]_i_52_n_2 ;
  wire \y_reg_1438_reg[1]_i_52_n_3 ;
  wire \y_reg_1438_reg[1]_i_5_n_0 ;
  wire \y_reg_1438_reg[1]_i_5_n_1 ;
  wire \y_reg_1438_reg[1]_i_5_n_2 ;
  wire \y_reg_1438_reg[1]_i_5_n_3 ;
  wire \y_reg_1438_reg[1]_i_5_n_4 ;
  wire \y_reg_1438_reg[1]_i_5_n_5 ;
  wire \y_reg_1438_reg[1]_i_5_n_6 ;
  wire \y_reg_1438_reg[1]_i_5_n_7 ;
  wire \y_reg_1438_reg[1]_i_61_n_1 ;
  wire \y_reg_1438_reg[1]_i_61_n_2 ;
  wire \y_reg_1438_reg[1]_i_61_n_3 ;
  wire \y_reg_1438_reg[1]_i_64_n_0 ;
  wire \y_reg_1438_reg[1]_i_64_n_1 ;
  wire \y_reg_1438_reg[1]_i_64_n_2 ;
  wire \y_reg_1438_reg[1]_i_64_n_3 ;
  wire \y_reg_1438_reg[1]_i_69_n_0 ;
  wire \y_reg_1438_reg[1]_i_69_n_1 ;
  wire \y_reg_1438_reg[1]_i_69_n_2 ;
  wire \y_reg_1438_reg[1]_i_69_n_3 ;
  wire \y_reg_1438_reg[1]_i_6_n_0 ;
  wire \y_reg_1438_reg[1]_i_6_n_1 ;
  wire \y_reg_1438_reg[1]_i_6_n_2 ;
  wire \y_reg_1438_reg[1]_i_6_n_3 ;
  wire \y_reg_1438_reg[1]_i_78_n_0 ;
  wire \y_reg_1438_reg[1]_i_78_n_1 ;
  wire \y_reg_1438_reg[1]_i_78_n_2 ;
  wire \y_reg_1438_reg[1]_i_78_n_3 ;
  wire \y_reg_1438_reg[1]_i_78_n_4 ;
  wire \y_reg_1438_reg[1]_i_78_n_5 ;
  wire \y_reg_1438_reg[1]_i_78_n_6 ;
  wire \y_reg_1438_reg[1]_i_78_n_7 ;
  wire \y_reg_1438_reg[1]_i_79_n_0 ;
  wire \y_reg_1438_reg[1]_i_79_n_1 ;
  wire \y_reg_1438_reg[1]_i_79_n_2 ;
  wire \y_reg_1438_reg[1]_i_79_n_3 ;
  wire \y_reg_1438_reg[1]_i_79_n_4 ;
  wire \y_reg_1438_reg[1]_i_79_n_5 ;
  wire \y_reg_1438_reg[1]_i_79_n_6 ;
  wire \y_reg_1438_reg[1]_i_79_n_7 ;
  wire \y_reg_1438_reg[1]_i_84_n_0 ;
  wire \y_reg_1438_reg[1]_i_84_n_1 ;
  wire \y_reg_1438_reg[1]_i_84_n_2 ;
  wire \y_reg_1438_reg[1]_i_84_n_3 ;
  wire \y_reg_1438_reg[1]_i_8_n_0 ;
  wire \y_reg_1438_reg[1]_i_8_n_1 ;
  wire \y_reg_1438_reg[1]_i_8_n_2 ;
  wire \y_reg_1438_reg[1]_i_8_n_3 ;
  wire \y_reg_1438_reg[1]_i_94_n_0 ;
  wire \y_reg_1438_reg[1]_i_94_n_1 ;
  wire \y_reg_1438_reg[1]_i_94_n_2 ;
  wire \y_reg_1438_reg[1]_i_94_n_3 ;
  wire \y_reg_1438_reg[1]_i_97_n_0 ;
  wire \y_reg_1438_reg[1]_i_97_n_1 ;
  wire \y_reg_1438_reg[1]_i_97_n_2 ;
  wire \y_reg_1438_reg[1]_i_97_n_3 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_7__0_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond460_i_reg_1473_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond460_i_reg_1473_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond460_i_reg_1473_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond460_i_reg_1473_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_1408_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_1408_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1482_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1482_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1482_reg[0]_i_32_O_UNCONNECTED ;
  wire [3:2]\NLW_or_cond_i_i_reg_1482_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_i_i_reg_1482_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1482_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_5_reg_1560_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_sum_V_0_1_reg_1545_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sum_V_0_1_reg_1545_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sum_V_0_1_reg_1545_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sum_V_0_1_reg_1545_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_sum_V_0_1_reg_1545_reg_P_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sum_V_1_1_reg_1550_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sum_V_1_1_reg_1550_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sum_V_1_1_reg_1550_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_sum_V_1_1_reg_1550_reg_P_UNCONNECTED;
  wire [3:3]\NLW_t_V_4_reg_317_reg[28]_i_1_CO_UNCONNECTED ;
  wire NLW_tmp24_reg_1555_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp24_reg_1555_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp24_reg_1555_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp24_reg_1555_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp24_reg_1555_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp24_reg_1555_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_10_reg_1431_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1431_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1431_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1431_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_reg_1346_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_1413_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_1413_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_1413_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_1413_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_1341_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1486_reg[10]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1486_reg[10]_i_26_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1486_reg[10]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_1486_reg[10]_i_35_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1486_reg[10]_i_43_O_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_1486_reg[10]_i_5_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_1486_reg[10]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_x_reg_1486_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_29_O_UNCONNECTED ;
  wire [3:3]\NLW_y_1_reg_1443_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_52_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_6_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_reg_1443_reg[1]_i_61_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_reg_1443_reg[1]_i_61_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_70_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_84_O_UNCONNECTED ;
  wire [0:0]\NLW_y_2_reg_1448_reg[1]_i_128_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_20_O_UNCONNECTED ;
  wire [3:2]\NLW_y_2_reg_1448_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_2_reg_1448_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_34_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_47_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_62_O_UNCONNECTED ;
  wire [3:2]\NLW_y_2_reg_1448_reg[1]_i_71_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_2_reg_1448_reg[1]_i_71_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_98_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_29_O_UNCONNECTED ;
  wire [3:2]\NLW_y_reg_1438_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_reg_1438_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_52_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_y_reg_1438_reg[1]_i_61_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_69_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_8_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_84_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(sobel_gx_data_stream_full_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(or_cond_i_reg_1499_pp0_iter4_reg),
        .I4(ap_block_pp0_stage0_subdone4_in),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond461_i_fu_400_p2),
        .I2(grp_Filter2D_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_Filter2D_fu_92_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'h2EEEEEEE)) 
    \ap_CS_fsm[0]_i_1__9 
       (.I0(Sobel_U0_ap_ready),
        .I1(\mOutPtr_reg[0] [0]),
        .I2(Sobel_U0_ap_start),
        .I3(src1_rows_V_c_empty_n),
        .I4(src1_cols_V_c_empty_n),
        .O(D[0]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(ap_CS_fsm_state10),
        .I1(grp_Filter2D_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hD1111111)) 
    \ap_CS_fsm[1]_i_1__9 
       (.I0(Sobel_U0_ap_ready),
        .I1(\mOutPtr_reg[0] [0]),
        .I2(Sobel_U0_ap_start),
        .I3(src1_rows_V_c_empty_n),
        .I4(src1_cols_V_c_empty_n),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__1 
       (.I0(tmp_1_reg_1346[17]),
        .I1(\t_V_reg_306_reg_n_0_[17] ),
        .I2(\t_V_reg_306_reg_n_0_[15] ),
        .I3(tmp_1_reg_1346[15]),
        .I4(\t_V_reg_306_reg_n_0_[16] ),
        .I5(tmp_1_reg_1346[16]),
        .O(\ap_CS_fsm[2]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11__1 
       (.I0(tmp_1_reg_1346[13]),
        .I1(\t_V_reg_306_reg_n_0_[13] ),
        .I2(\t_V_reg_306_reg_n_0_[14] ),
        .I3(tmp_1_reg_1346[14]),
        .I4(\t_V_reg_306_reg_n_0_[12] ),
        .I5(tmp_1_reg_1346[12]),
        .O(\ap_CS_fsm[2]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12__0 
       (.I0(tmp_1_reg_1346[11]),
        .I1(\t_V_reg_306_reg_n_0_[11] ),
        .I2(\t_V_reg_306_reg_n_0_[10] ),
        .I3(tmp_1_reg_1346[10]),
        .I4(\t_V_reg_306_reg_n_0_[9] ),
        .I5(tmp_1_reg_1346[9]),
        .O(\ap_CS_fsm[2]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13__1 
       (.I0(tmp_1_reg_1346[8]),
        .I1(\t_V_reg_306_reg_n_0_[8] ),
        .I2(\t_V_reg_306_reg_n_0_[6] ),
        .I3(tmp_1_reg_1346[6]),
        .I4(\t_V_reg_306_reg_n_0_[7] ),
        .I5(tmp_1_reg_1346[7]),
        .O(\ap_CS_fsm[2]_i_13__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14__1 
       (.I0(tmp_1_reg_1346[5]),
        .I1(\t_V_reg_306_reg_n_0_[5] ),
        .I2(\t_V_reg_306_reg_n_0_[3] ),
        .I3(tmp_1_reg_1346[3]),
        .I4(\t_V_reg_306_reg_n_0_[4] ),
        .I5(tmp_1_reg_1346[4]),
        .O(\ap_CS_fsm[2]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_15__1 
       (.I0(tmp_1_reg_1346[2]),
        .I1(\t_V_reg_306_reg_n_0_[2] ),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .I3(tmp_1_reg_1346[0]),
        .I4(\t_V_reg_306_reg_n_0_[1] ),
        .I5(tmp_1_reg_1346[1]),
        .O(\ap_CS_fsm[2]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond461_i_fu_400_p2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_4__1 
       (.I0(tmp_1_reg_1346[31]),
        .I1(\t_V_reg_306_reg_n_0_[31] ),
        .I2(tmp_1_reg_1346[30]),
        .I3(\t_V_reg_306_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__1 
       (.I0(tmp_1_reg_1346[28]),
        .I1(\t_V_reg_306_reg_n_0_[28] ),
        .I2(\t_V_reg_306_reg_n_0_[29] ),
        .I3(tmp_1_reg_1346[29]),
        .I4(\t_V_reg_306_reg_n_0_[27] ),
        .I5(tmp_1_reg_1346[27]),
        .O(\ap_CS_fsm[2]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__1 
       (.I0(tmp_1_reg_1346[26]),
        .I1(\t_V_reg_306_reg_n_0_[26] ),
        .I2(\t_V_reg_306_reg_n_0_[24] ),
        .I3(tmp_1_reg_1346[24]),
        .I4(\t_V_reg_306_reg_n_0_[25] ),
        .I5(tmp_1_reg_1346[25]),
        .O(\ap_CS_fsm[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__1 
       (.I0(tmp_1_reg_1346[23]),
        .I1(\t_V_reg_306_reg_n_0_[23] ),
        .I2(\t_V_reg_306_reg_n_0_[21] ),
        .I3(tmp_1_reg_1346[21]),
        .I4(\t_V_reg_306_reg_n_0_[22] ),
        .I5(tmp_1_reg_1346[22]),
        .O(\ap_CS_fsm[2]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__1 
       (.I0(tmp_1_reg_1346[20]),
        .I1(\t_V_reg_306_reg_n_0_[20] ),
        .I2(\t_V_reg_306_reg_n_0_[18] ),
        .I3(tmp_1_reg_1346[18]),
        .I4(\t_V_reg_306_reg_n_0_[19] ),
        .I5(tmp_1_reg_1346[19]),
        .O(\ap_CS_fsm[2]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__2 
       (.I0(Q),
        .I1(\ap_CS_fsm[4]_i_2__0_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2__0_n_0 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h1000FF0010001000)) 
    \ap_CS_fsm[4]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone4_in),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter5_reg_n_0),
        .O(\ap_CS_fsm[4]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_92_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__1 
       (.CI(\ap_CS_fsm_reg[2]_i_3__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__1_CO_UNCONNECTED [3],exitcond461_i_fu_400_p2,\ap_CS_fsm_reg[2]_i_2__1_n_2 ,\ap_CS_fsm_reg[2]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4__1_n_0 ,\ap_CS_fsm[2]_i_5__1_n_0 ,\ap_CS_fsm[2]_i_6__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__1 
       (.CI(\ap_CS_fsm_reg[2]_i_7__0_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3__1_n_0 ,\ap_CS_fsm_reg[2]_i_3__1_n_1 ,\ap_CS_fsm_reg[2]_i_3__1_n_2 ,\ap_CS_fsm_reg[2]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__1_n_0 ,\ap_CS_fsm[2]_i_9__1_n_0 ,\ap_CS_fsm[2]_i_10__1_n_0 ,\ap_CS_fsm[2]_i_11__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_7__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_7__0_n_0 ,\ap_CS_fsm_reg[2]_i_7__0_n_1 ,\ap_CS_fsm_reg[2]_i_7__0_n_2 ,\ap_CS_fsm_reg[2]_i_7__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_12__0_n_0 ,\ap_CS_fsm[2]_i_13__1_n_0 ,\ap_CS_fsm[2]_i_14__1_n_0 ,\ap_CS_fsm[2]_i_15__1_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__1
       (.I0(exitcond460_i_fu_715_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone4_in),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(ap_enable_reg_pp0_iter3_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter5_i_1
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_block_pp0_stage0_subdone4_in),
        .I3(ap_enable_reg_pp0_iter5_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_1492[0]_i_1 
       (.I0(tmp_17_fu_762_p2),
        .I1(tmp_159_0_not_reg_1453),
        .O(brmerge_fu_839_p2));
  FDRE \brmerge_reg_1492_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(brmerge_reg_1492),
        .Q(brmerge_reg_1492_pp0_iter1_reg),
        .R(1'b0));
  FDRE \brmerge_reg_1492_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(brmerge_fu_839_p2),
        .Q(brmerge_reg_1492),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_canny_edge_mac_mujbC canny_edge_mac_mujbC_U63
       (.D(src_kernel_win_0_va_8_fu_1018_p3),
        .P({canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_1,canny_edge_mac_mujbC_U63_n_2,canny_edge_mac_mujbC_U63_n_3,canny_edge_mac_mujbC_U63_n_4,canny_edge_mac_mujbC_U63_n_5,canny_edge_mac_mujbC_U63_n_6,canny_edge_mac_mujbC_U63_n_7,canny_edge_mac_mujbC_U63_n_8,canny_edge_mac_mujbC_U63_n_9,canny_edge_mac_mujbC_U63_n_10}),
        .PCOUT({sum_V_0_1_reg_1545_reg_n_106,sum_V_0_1_reg_1545_reg_n_107,sum_V_0_1_reg_1545_reg_n_108,sum_V_0_1_reg_1545_reg_n_109,sum_V_0_1_reg_1545_reg_n_110,sum_V_0_1_reg_1545_reg_n_111,sum_V_0_1_reg_1545_reg_n_112,sum_V_0_1_reg_1545_reg_n_113,sum_V_0_1_reg_1545_reg_n_114,sum_V_0_1_reg_1545_reg_n_115,sum_V_0_1_reg_1545_reg_n_116,sum_V_0_1_reg_1545_reg_n_117,sum_V_0_1_reg_1545_reg_n_118,sum_V_0_1_reg_1545_reg_n_119,sum_V_0_1_reg_1545_reg_n_120,sum_V_0_1_reg_1545_reg_n_121,sum_V_0_1_reg_1545_reg_n_122,sum_V_0_1_reg_1545_reg_n_123,sum_V_0_1_reg_1545_reg_n_124,sum_V_0_1_reg_1545_reg_n_125,sum_V_0_1_reg_1545_reg_n_126,sum_V_0_1_reg_1545_reg_n_127,sum_V_0_1_reg_1545_reg_n_128,sum_V_0_1_reg_1545_reg_n_129,sum_V_0_1_reg_1545_reg_n_130,sum_V_0_1_reg_1545_reg_n_131,sum_V_0_1_reg_1545_reg_n_132,sum_V_0_1_reg_1545_reg_n_133,sum_V_0_1_reg_1545_reg_n_134,sum_V_0_1_reg_1545_reg_n_135,sum_V_0_1_reg_1545_reg_n_136,sum_V_0_1_reg_1545_reg_n_137,sum_V_0_1_reg_1545_reg_n_138,sum_V_0_1_reg_1545_reg_n_139,sum_V_0_1_reg_1545_reg_n_140,sum_V_0_1_reg_1545_reg_n_141,sum_V_0_1_reg_1545_reg_n_142,sum_V_0_1_reg_1545_reg_n_143,sum_V_0_1_reg_1545_reg_n_144,sum_V_0_1_reg_1545_reg_n_145,sum_V_0_1_reg_1545_reg_n_146,sum_V_0_1_reg_1545_reg_n_147,sum_V_0_1_reg_1545_reg_n_148,sum_V_0_1_reg_1545_reg_n_149,sum_V_0_1_reg_1545_reg_n_150,sum_V_0_1_reg_1545_reg_n_151,sum_V_0_1_reg_1545_reg_n_152,sum_V_0_1_reg_1545_reg_n_153}),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
  cv_ov5640_canny_edge_0_0_canny_edge_mac_mulbW canny_edge_mac_mulbW_U65
       (.D(src_kernel_win_0_va_6_fu_982_p3),
        .P({canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_1,canny_edge_mac_mulbW_U65_n_2,canny_edge_mac_mulbW_U65_n_3,canny_edge_mac_mulbW_U65_n_4,canny_edge_mac_mulbW_U65_n_5,canny_edge_mac_mulbW_U65_n_6,canny_edge_mac_mulbW_U65_n_7,canny_edge_mac_mulbW_U65_n_8,canny_edge_mac_mulbW_U65_n_9}),
        .Q(src_kernel_win_0_va_6_reg_1528),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .exitcond460_i_reg_1473_pp0_iter2_reg(exitcond460_i_reg_1473_pp0_iter2_reg),
        .src_kernel_win_0_va_1_fu_1360(src_kernel_win_0_va_1_fu_1360),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
  cv_ov5640_canny_edge_0_0_canny_edge_mac_muncg canny_edge_mac_muncg_U67
       (.D(src_kernel_win_0_va_7_fu_1000_p3),
        .P({canny_edge_mac_muncg_U67_n_0,canny_edge_mac_muncg_U67_n_1,canny_edge_mac_muncg_U67_n_2,canny_edge_mac_muncg_U67_n_3,canny_edge_mac_muncg_U67_n_4,canny_edge_mac_muncg_U67_n_5,canny_edge_mac_muncg_U67_n_6,canny_edge_mac_muncg_U67_n_7,canny_edge_mac_muncg_U67_n_8,canny_edge_mac_muncg_U67_n_9,canny_edge_mac_muncg_U67_n_10}),
        .PCOUT({sum_V_1_1_reg_1550_reg_n_106,sum_V_1_1_reg_1550_reg_n_107,sum_V_1_1_reg_1550_reg_n_108,sum_V_1_1_reg_1550_reg_n_109,sum_V_1_1_reg_1550_reg_n_110,sum_V_1_1_reg_1550_reg_n_111,sum_V_1_1_reg_1550_reg_n_112,sum_V_1_1_reg_1550_reg_n_113,sum_V_1_1_reg_1550_reg_n_114,sum_V_1_1_reg_1550_reg_n_115,sum_V_1_1_reg_1550_reg_n_116,sum_V_1_1_reg_1550_reg_n_117,sum_V_1_1_reg_1550_reg_n_118,sum_V_1_1_reg_1550_reg_n_119,sum_V_1_1_reg_1550_reg_n_120,sum_V_1_1_reg_1550_reg_n_121,sum_V_1_1_reg_1550_reg_n_122,sum_V_1_1_reg_1550_reg_n_123,sum_V_1_1_reg_1550_reg_n_124,sum_V_1_1_reg_1550_reg_n_125,sum_V_1_1_reg_1550_reg_n_126,sum_V_1_1_reg_1550_reg_n_127,sum_V_1_1_reg_1550_reg_n_128,sum_V_1_1_reg_1550_reg_n_129,sum_V_1_1_reg_1550_reg_n_130,sum_V_1_1_reg_1550_reg_n_131,sum_V_1_1_reg_1550_reg_n_132,sum_V_1_1_reg_1550_reg_n_133,sum_V_1_1_reg_1550_reg_n_134,sum_V_1_1_reg_1550_reg_n_135,sum_V_1_1_reg_1550_reg_n_136,sum_V_1_1_reg_1550_reg_n_137,sum_V_1_1_reg_1550_reg_n_138,sum_V_1_1_reg_1550_reg_n_139,sum_V_1_1_reg_1550_reg_n_140,sum_V_1_1_reg_1550_reg_n_141,sum_V_1_1_reg_1550_reg_n_142,sum_V_1_1_reg_1550_reg_n_143,sum_V_1_1_reg_1550_reg_n_144,sum_V_1_1_reg_1550_reg_n_145,sum_V_1_1_reg_1550_reg_n_146,sum_V_1_1_reg_1550_reg_n_147,sum_V_1_1_reg_1550_reg_n_148,sum_V_1_1_reg_1550_reg_n_149,sum_V_1_1_reg_1550_reg_n_150,sum_V_1_1_reg_1550_reg_n_151,sum_V_1_1_reg_1550_reg_n_152,sum_V_1_1_reg_1550_reg_n_153}),
        .S(canny_edge_mac_muncg_U67_n_12),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .p(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .p_0_in(tmp24_reg_1555_reg_n_95),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
  LUT2 #(
    .INIT(4'h8)) 
    \exitcond460_i_reg_1473[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(brmerge_reg_1492_pp0_iter1_reg0));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_10 
       (.I0(tmp_s_reg_1341[17]),
        .I1(t_V_4_reg_317_reg[17]),
        .I2(t_V_4_reg_317_reg[15]),
        .I3(tmp_s_reg_1341[15]),
        .I4(t_V_4_reg_317_reg[16]),
        .I5(tmp_s_reg_1341[16]),
        .O(\exitcond460_i_reg_1473[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_11 
       (.I0(tmp_s_reg_1341[14]),
        .I1(t_V_4_reg_317_reg[14]),
        .I2(t_V_4_reg_317_reg[12]),
        .I3(tmp_s_reg_1341[12]),
        .I4(t_V_4_reg_317_reg[13]),
        .I5(tmp_s_reg_1341[13]),
        .O(\exitcond460_i_reg_1473[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_12 
       (.I0(tmp_s_reg_1341[11]),
        .I1(t_V_4_reg_317_reg[11]),
        .I2(t_V_4_reg_317_reg[9]),
        .I3(tmp_s_reg_1341[9]),
        .I4(t_V_4_reg_317_reg[10]),
        .I5(tmp_s_reg_1341[10]),
        .O(\exitcond460_i_reg_1473[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_13 
       (.I0(tmp_s_reg_1341[8]),
        .I1(t_V_4_reg_317_reg[8]),
        .I2(t_V_4_reg_317_reg[6]),
        .I3(tmp_s_reg_1341[6]),
        .I4(t_V_4_reg_317_reg[7]),
        .I5(tmp_s_reg_1341[7]),
        .O(\exitcond460_i_reg_1473[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_14 
       (.I0(tmp_s_reg_1341[5]),
        .I1(t_V_4_reg_317_reg[5]),
        .I2(t_V_4_reg_317_reg[3]),
        .I3(tmp_s_reg_1341[3]),
        .I4(t_V_4_reg_317_reg[4]),
        .I5(tmp_s_reg_1341[4]),
        .O(\exitcond460_i_reg_1473[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_15 
       (.I0(tmp_s_reg_1341[2]),
        .I1(t_V_4_reg_317_reg[2]),
        .I2(t_V_4_reg_317_reg__0),
        .I3(tmp_s_reg_1341[0]),
        .I4(t_V_4_reg_317_reg[1]),
        .I5(tmp_s_reg_1341[1]),
        .O(\exitcond460_i_reg_1473[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \exitcond460_i_reg_1473[0]_i_4 
       (.I0(tmp_s_reg_1341[31]),
        .I1(t_V_4_reg_317_reg[31]),
        .I2(tmp_s_reg_1341[30]),
        .I3(t_V_4_reg_317_reg[30]),
        .O(\exitcond460_i_reg_1473[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_5 
       (.I0(tmp_s_reg_1341[28]),
        .I1(t_V_4_reg_317_reg[28]),
        .I2(t_V_4_reg_317_reg[29]),
        .I3(tmp_s_reg_1341[29]),
        .I4(t_V_4_reg_317_reg[27]),
        .I5(tmp_s_reg_1341[27]),
        .O(\exitcond460_i_reg_1473[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_6 
       (.I0(tmp_s_reg_1341[26]),
        .I1(t_V_4_reg_317_reg[26]),
        .I2(t_V_4_reg_317_reg[25]),
        .I3(tmp_s_reg_1341[25]),
        .I4(t_V_4_reg_317_reg[24]),
        .I5(tmp_s_reg_1341[24]),
        .O(\exitcond460_i_reg_1473[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_8 
       (.I0(tmp_s_reg_1341[23]),
        .I1(t_V_4_reg_317_reg[23]),
        .I2(t_V_4_reg_317_reg[21]),
        .I3(tmp_s_reg_1341[21]),
        .I4(t_V_4_reg_317_reg[22]),
        .I5(tmp_s_reg_1341[22]),
        .O(\exitcond460_i_reg_1473[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_9 
       (.I0(tmp_s_reg_1341[20]),
        .I1(t_V_4_reg_317_reg[20]),
        .I2(t_V_4_reg_317_reg[18]),
        .I3(tmp_s_reg_1341[18]),
        .I4(t_V_4_reg_317_reg[19]),
        .I5(tmp_s_reg_1341[19]),
        .O(\exitcond460_i_reg_1473[0]_i_9_n_0 ));
  FDRE \exitcond460_i_reg_1473_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(exitcond460_i_reg_1473),
        .Q(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond460_i_reg_1473_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .Q(exitcond460_i_reg_1473_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond460_i_reg_1473_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(exitcond460_i_fu_715_p2),
        .Q(exitcond460_i_reg_1473),
        .R(1'b0));
  CARRY4 \exitcond460_i_reg_1473_reg[0]_i_2 
       (.CI(\exitcond460_i_reg_1473_reg[0]_i_3_n_0 ),
        .CO({\NLW_exitcond460_i_reg_1473_reg[0]_i_2_CO_UNCONNECTED [3],exitcond460_i_fu_715_p2,\exitcond460_i_reg_1473_reg[0]_i_2_n_2 ,\exitcond460_i_reg_1473_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond460_i_reg_1473_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond460_i_reg_1473[0]_i_4_n_0 ,\exitcond460_i_reg_1473[0]_i_5_n_0 ,\exitcond460_i_reg_1473[0]_i_6_n_0 }));
  CARRY4 \exitcond460_i_reg_1473_reg[0]_i_3 
       (.CI(\exitcond460_i_reg_1473_reg[0]_i_7_n_0 ),
        .CO({\exitcond460_i_reg_1473_reg[0]_i_3_n_0 ,\exitcond460_i_reg_1473_reg[0]_i_3_n_1 ,\exitcond460_i_reg_1473_reg[0]_i_3_n_2 ,\exitcond460_i_reg_1473_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond460_i_reg_1473_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\exitcond460_i_reg_1473[0]_i_8_n_0 ,\exitcond460_i_reg_1473[0]_i_9_n_0 ,\exitcond460_i_reg_1473[0]_i_10_n_0 ,\exitcond460_i_reg_1473[0]_i_11_n_0 }));
  CARRY4 \exitcond460_i_reg_1473_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\exitcond460_i_reg_1473_reg[0]_i_7_n_0 ,\exitcond460_i_reg_1473_reg[0]_i_7_n_1 ,\exitcond460_i_reg_1473_reg[0]_i_7_n_2 ,\exitcond460_i_reg_1473_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond460_i_reg_1473_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\exitcond460_i_reg_1473[0]_i_12_n_0 ,\exitcond460_i_reg_1473[0]_i_13_n_0 ,\exitcond460_i_reg_1473[0]_i_14_n_0 ,\exitcond460_i_reg_1473[0]_i_15_n_0 }));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_Filter2D_fu_92_ap_start_reg_i_1
       (.I0(grp_Filter2D_fu_92_ap_start_reg_reg),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond461_i_fu_400_p2),
        .I3(grp_Filter2D_fu_92_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1408[0]_i_1 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .O(i_V_fu_405_p2[0]));
  FDRE \i_V_reg_1408_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[0]),
        .Q(i_V_reg_1408[0]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[10]),
        .Q(i_V_reg_1408[10]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[11]),
        .Q(i_V_reg_1408[11]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[12]),
        .Q(i_V_reg_1408[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[12]_i_1 
       (.CI(\i_V_reg_1408_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_1408_reg[12]_i_1_n_0 ,\i_V_reg_1408_reg[12]_i_1_n_1 ,\i_V_reg_1408_reg[12]_i_1_n_2 ,\i_V_reg_1408_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[12:9]),
        .S({\t_V_reg_306_reg_n_0_[12] ,\t_V_reg_306_reg_n_0_[11] ,\t_V_reg_306_reg_n_0_[10] ,\t_V_reg_306_reg_n_0_[9] }));
  FDRE \i_V_reg_1408_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[13]),
        .Q(i_V_reg_1408[13]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[14]),
        .Q(i_V_reg_1408[14]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[15]),
        .Q(i_V_reg_1408[15]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[16]),
        .Q(i_V_reg_1408[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[16]_i_1 
       (.CI(\i_V_reg_1408_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_1408_reg[16]_i_1_n_0 ,\i_V_reg_1408_reg[16]_i_1_n_1 ,\i_V_reg_1408_reg[16]_i_1_n_2 ,\i_V_reg_1408_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[16:13]),
        .S({\t_V_reg_306_reg_n_0_[16] ,\t_V_reg_306_reg_n_0_[15] ,\t_V_reg_306_reg_n_0_[14] ,\t_V_reg_306_reg_n_0_[13] }));
  FDRE \i_V_reg_1408_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[17]),
        .Q(i_V_reg_1408[17]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[18]),
        .Q(i_V_reg_1408[18]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[19]),
        .Q(i_V_reg_1408[19]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[1]),
        .Q(i_V_reg_1408[1]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[20]),
        .Q(i_V_reg_1408[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[20]_i_1 
       (.CI(\i_V_reg_1408_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_1408_reg[20]_i_1_n_0 ,\i_V_reg_1408_reg[20]_i_1_n_1 ,\i_V_reg_1408_reg[20]_i_1_n_2 ,\i_V_reg_1408_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[20:17]),
        .S({\t_V_reg_306_reg_n_0_[20] ,\t_V_reg_306_reg_n_0_[19] ,\t_V_reg_306_reg_n_0_[18] ,\t_V_reg_306_reg_n_0_[17] }));
  FDRE \i_V_reg_1408_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[21]),
        .Q(i_V_reg_1408[21]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[22]),
        .Q(i_V_reg_1408[22]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[23]),
        .Q(i_V_reg_1408[23]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[24]),
        .Q(i_V_reg_1408[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[24]_i_1 
       (.CI(\i_V_reg_1408_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_1408_reg[24]_i_1_n_0 ,\i_V_reg_1408_reg[24]_i_1_n_1 ,\i_V_reg_1408_reg[24]_i_1_n_2 ,\i_V_reg_1408_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[24:21]),
        .S({\t_V_reg_306_reg_n_0_[24] ,\t_V_reg_306_reg_n_0_[23] ,\t_V_reg_306_reg_n_0_[22] ,\t_V_reg_306_reg_n_0_[21] }));
  FDRE \i_V_reg_1408_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[25]),
        .Q(i_V_reg_1408[25]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[26]),
        .Q(i_V_reg_1408[26]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[27]),
        .Q(i_V_reg_1408[27]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[28]),
        .Q(i_V_reg_1408[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[28]_i_1 
       (.CI(\i_V_reg_1408_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_1408_reg[28]_i_1_n_0 ,\i_V_reg_1408_reg[28]_i_1_n_1 ,\i_V_reg_1408_reg[28]_i_1_n_2 ,\i_V_reg_1408_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[28:25]),
        .S({\t_V_reg_306_reg_n_0_[28] ,\t_V_reg_306_reg_n_0_[27] ,\t_V_reg_306_reg_n_0_[26] ,\t_V_reg_306_reg_n_0_[25] }));
  FDRE \i_V_reg_1408_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[29]),
        .Q(i_V_reg_1408[29]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[2]),
        .Q(i_V_reg_1408[2]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[30]),
        .Q(i_V_reg_1408[30]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[31]),
        .Q(i_V_reg_1408[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[31]_i_1 
       (.CI(\i_V_reg_1408_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_1408_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_1408_reg[31]_i_1_n_2 ,\i_V_reg_1408_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_1408_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_405_p2[31:29]}),
        .S({1'b0,\t_V_reg_306_reg_n_0_[31] ,\t_V_reg_306_reg_n_0_[30] ,\t_V_reg_306_reg_n_0_[29] }));
  FDRE \i_V_reg_1408_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[3]),
        .Q(i_V_reg_1408[3]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[4]),
        .Q(i_V_reg_1408[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_1408_reg[4]_i_1_n_0 ,\i_V_reg_1408_reg[4]_i_1_n_1 ,\i_V_reg_1408_reg[4]_i_1_n_2 ,\i_V_reg_1408_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_306_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[4:1]),
        .S({\t_V_reg_306_reg_n_0_[4] ,\t_V_reg_306_reg_n_0_[3] ,\t_V_reg_306_reg_n_0_[2] ,\t_V_reg_306_reg_n_0_[1] }));
  FDRE \i_V_reg_1408_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[5]),
        .Q(i_V_reg_1408[5]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[6]),
        .Q(i_V_reg_1408[6]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[7]),
        .Q(i_V_reg_1408[7]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[8]),
        .Q(i_V_reg_1408[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[8]_i_1 
       (.CI(\i_V_reg_1408_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_1408_reg[8]_i_1_n_0 ,\i_V_reg_1408_reg[8]_i_1_n_1 ,\i_V_reg_1408_reg[8]_i_1_n_2 ,\i_V_reg_1408_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[8:5]),
        .S({\t_V_reg_306_reg_n_0_[8] ,\t_V_reg_306_reg_n_0_[7] ,\t_V_reg_306_reg_n_0_[6] ,\t_V_reg_306_reg_n_0_[5] }));
  FDRE \i_V_reg_1408_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[9]),
        .Q(i_V_reg_1408[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1418[0]_i_1 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .I1(\t_V_reg_306_reg_n_0_[23] ),
        .I2(\t_V_reg_306_reg_n_0_[2] ),
        .I3(\icmp_reg_1418[0]_i_2_n_0 ),
        .I4(\icmp_reg_1418[0]_i_3_n_0 ),
        .I5(\icmp_reg_1418[0]_i_4_n_0 ),
        .O(icmp_fu_426_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1418[0]_i_2 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .I1(\t_V_reg_306_reg_n_0_[4] ),
        .I2(\t_V_reg_306_reg_n_0_[24] ),
        .I3(\t_V_reg_306_reg_n_0_[6] ),
        .O(\icmp_reg_1418[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1418[0]_i_3 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .I1(\t_V_reg_306_reg_n_0_[19] ),
        .I2(\t_V_reg_306_reg_n_0_[17] ),
        .I3(\t_V_reg_306_reg_n_0_[18] ),
        .I4(\icmp_reg_1418[0]_i_5_n_0 ),
        .O(\icmp_reg_1418[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1418[0]_i_4 
       (.I0(\icmp_reg_1418[0]_i_6_n_0 ),
        .I1(\t_V_reg_306_reg_n_0_[14] ),
        .I2(\t_V_reg_306_reg_n_0_[9] ),
        .I3(\t_V_reg_306_reg_n_0_[31] ),
        .I4(\t_V_reg_306_reg_n_0_[22] ),
        .I5(\icmp_reg_1418[0]_i_7_n_0 ),
        .O(\icmp_reg_1418[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1418[0]_i_5 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .I1(\t_V_reg_306_reg_n_0_[8] ),
        .I2(\t_V_reg_306_reg_n_0_[21] ),
        .I3(\t_V_reg_306_reg_n_0_[5] ),
        .O(\icmp_reg_1418[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1418[0]_i_6 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .I1(\t_V_reg_306_reg_n_0_[25] ),
        .I2(\t_V_reg_306_reg_n_0_[28] ),
        .I3(\t_V_reg_306_reg_n_0_[26] ),
        .O(\icmp_reg_1418[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1418[0]_i_7 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .I1(\t_V_reg_306_reg_n_0_[15] ),
        .I2(\t_V_reg_306_reg_n_0_[7] ),
        .I3(\t_V_reg_306_reg_n_0_[11] ),
        .I4(\icmp_reg_1418[0]_i_8_n_0 ),
        .O(\icmp_reg_1418[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1418[0]_i_8 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .I1(\t_V_reg_306_reg_n_0_[27] ),
        .I2(\t_V_reg_306_reg_n_0_[16] ),
        .I3(\t_V_reg_306_reg_n_0_[1] ),
        .O(\icmp_reg_1418[0]_i_8_n_0 ));
  FDRE \icmp_reg_1418_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(icmp_fu_426_p2),
        .Q(\icmp_reg_1418_reg_n_0_[0] ),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg k_buf_0_val_3_U
       (.D(src_kernel_win_0_va_8_fu_1018_p3[7:3]),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(k_buf_0_val_5_addr_reg_1522),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_1_0_fu_910_p3(col_buf_0_val_1_0_fu_910_p3[6:3]),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3[7:3]),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(tmp_44_reg_1468),
        .p_0(k_buf_0_val_4_U_n_20),
        .p_1(tmp_42_reg_1458),
        .ram_reg(x_reg_1486),
        .\right_border_buf_0_s_fu_156_reg[7] (right_border_buf_0_s_fu_156),
        .\right_border_buf_0_s_fu_156_reg[7]_0 (tmp_48_reg_1509),
        .\right_border_buf_0_s_fu_156_reg[7]_1 (right_border_buf_0_1_fu_160),
        .tmp_10_reg_1431(tmp_10_reg_1431),
        .\tmp_42_reg_1458_reg[1] (src_kernel_win_0_va_6_fu_982_p3[7]));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[0]),
        .Q(k_buf_0_val_5_addr_reg_1522[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[10] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[10]),
        .Q(k_buf_0_val_5_addr_reg_1522[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[1]),
        .Q(k_buf_0_val_5_addr_reg_1522[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[2]),
        .Q(k_buf_0_val_5_addr_reg_1522[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[3]),
        .Q(k_buf_0_val_5_addr_reg_1522[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[4]),
        .Q(k_buf_0_val_5_addr_reg_1522[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[5]),
        .Q(k_buf_0_val_5_addr_reg_1522[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[6]),
        .Q(k_buf_0_val_5_addr_reg_1522[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[7]),
        .Q(k_buf_0_val_5_addr_reg_1522[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[8]),
        .Q(k_buf_0_val_5_addr_reg_1522[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[9] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[9]),
        .Q(k_buf_0_val_5_addr_reg_1522[9]),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_58 k_buf_0_val_4_U
       (.D(src_kernel_win_0_va_8_fu_1018_p3[2:0]),
        .Q(k_buf_0_val_5_addr_reg_1522),
        .ap_clk(ap_clk),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3[2:0]),
        .col_buf_0_val_1_0_fu_910_p3(col_buf_0_val_1_0_fu_910_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3[2:0]),
        .\icmp_reg_1418_reg[0] (\icmp_reg_1418_reg[0]_0 ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1482_pp0_iter1_reg(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .p(tmp_44_reg_1468),
        .ram_reg(ram_reg),
        .ram_reg_0(k_buf_0_val_4_U_n_20),
        .ram_reg_1(x_reg_1486),
        .ram_reg_2(ram_reg_0),
        .ram_reg_3(tmp_7_reg_1413),
        .ram_reg_4(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .ram_reg_5(\icmp_reg_1418_reg_n_0_[0] ),
        .ram_reg_6(k_buf_0_val_5_U_n_2),
        .ram_reg_7(\tmp_203_1_reg_1427_reg_n_0_[0] ),
        .\right_border_buf_0_3_fu_168_reg[7] (right_border_buf_0_3_fu_168),
        .\right_border_buf_0_3_fu_168_reg[7]_0 (tmp_48_reg_1509),
        .\right_border_buf_0_3_fu_168_reg[7]_1 (right_border_buf_0_4_fu_172),
        .tmp_10_reg_1431(tmp_10_reg_1431));
  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_59 k_buf_0_val_5_U
       (.D(src_kernel_win_0_va_6_fu_982_p3[6:0]),
        .Q(k_buf_0_val_5_addr_reg_1522),
        .WEA(k_buf_0_val_3_ce1),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(k_buf_0_val_5_U_n_2),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1482_pp0_iter1_reg(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .or_cond_i_reg_1499_pp0_iter4_reg(or_cond_i_reg_1499_pp0_iter4_reg),
        .p(ap_enable_reg_pp0_iter5_reg_n_0),
        .p_0(col_buf_0_val_1_0_fu_910_p3[6:0]),
        .p_1(tmp_42_reg_1458),
        .p_2(tmp_43_reg_1463),
        .p_3(k_buf_0_val_4_U_n_20),
        .ram_reg(x_reg_1486),
        .ram_reg_0(ram_reg_1),
        .ram_reg_1(tmp_7_reg_1413),
        .ram_reg_2(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .ram_reg_3(\icmp_reg_1418_reg_n_0_[0] ),
        .ram_reg_4(\tmp_9_reg_1423_reg_n_0_[0] ),
        .ram_reg_5(ap_CS_fsm_pp0_stage0),
        .\right_border_buf_0_5_fu_176_reg[7] (right_border_buf_0_5_fu_176),
        .\right_border_buf_0_5_fu_176_reg[7]_0 (tmp_48_reg_1509),
        .\right_border_buf_0_5_fu_176_reg[7]_1 (right_border_buf_0_2_fu_164),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .tmp_10_reg_1431(tmp_10_reg_1431),
        .\tmp_10_reg_1431_reg[0] (src_kernel_win_0_va_7_fu_1000_p3));
  LUT6 #(
    .INIT(64'h77F78808880877F7)) 
    \mOutPtr[0]_i_1__23 
       (.I0(src1_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(\mOutPtr[0]_i_2__1_n_0 ),
        .I3(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \mOutPtr[0]_i_2__1 
       (.I0(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I2(\icmp_reg_1418_reg_n_0_[0] ),
        .I3(ap_block_pp0_stage0_subdone4_in),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\mOutPtr[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000B000B000B000)) 
    \mOutPtr[1]_i_2__2 
       (.I0(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .I1(\mOutPtr[0]_i_2__1_n_0 ),
        .I2(\mOutPtr_reg[0] [1]),
        .I3(src1_data_stream_0_s_empty_n),
        .I4(E),
        .I5(src1_data_stream_0_s_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_2__4 
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(or_cond_i_reg_1499_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(\mOutPtr_reg[0] [1]),
        .I4(sobel_gx_data_stream_full_n),
        .O(\or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h77F7000000000000)) 
    \mOutPtr[1]_i_3__2 
       (.I0(src1_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(\mOutPtr[0]_i_2__1_n_0 ),
        .I3(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .I4(src1_data_stream_0_s_full_n),
        .I5(E),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \mOutPtr[3]_i_4__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_92_ap_start_reg),
        .I2(exitcond461_i_fu_400_p2),
        .I3(ap_CS_fsm_state2),
        .I4(\mOutPtr_reg[0] [1]),
        .O(Sobel_U0_ap_ready));
  LUT3 #(
    .INIT(8'h40)) 
    \or_cond_i_i_reg_1482[0]_i_1 
       (.I0(exitcond460_i_fu_715_p2),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\or_cond_i_i_reg_1482[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_10 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [31]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_4_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [30]),
        .O(\or_cond_i_i_reg_1482[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_11 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_4_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [29]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_14_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [28]),
        .O(\or_cond_i_i_reg_1482[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_12 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_14_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [27]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_14_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [26]),
        .O(\or_cond_i_i_reg_1482[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_13 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_14_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [25]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_27_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [24]),
        .O(\or_cond_i_i_reg_1482[0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_15 
       (.I0(t_V_4_reg_317_reg[31]),
        .O(\or_cond_i_i_reg_1482[0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_16 
       (.I0(t_V_4_reg_317_reg[30]),
        .O(\or_cond_i_i_reg_1482[0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_17 
       (.I0(t_V_4_reg_317_reg[29]),
        .O(\or_cond_i_i_reg_1482[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_19 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [23]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_27_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [22]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1482[0]_i_2 
       (.I0(tmp_17_fu_762_p2),
        .I1(p_0_in1_in),
        .O(p_0_in14_out));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_20 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [21]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_27_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [20]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_21 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [19]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_41_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [18]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_22 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [17]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_41_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [16]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_23 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_27_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [23]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_27_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [22]),
        .O(\or_cond_i_i_reg_1482[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_24 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_27_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [21]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_41_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [20]),
        .O(\or_cond_i_i_reg_1482[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_25 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_41_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [19]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_41_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [18]),
        .O(\or_cond_i_i_reg_1482[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_26 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_41_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [17]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_42_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [16]),
        .O(\or_cond_i_i_reg_1482[0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_28 
       (.I0(t_V_4_reg_317_reg[28]),
        .O(\or_cond_i_i_reg_1482[0]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_29 
       (.I0(t_V_4_reg_317_reg[27]),
        .O(\or_cond_i_i_reg_1482[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_30 
       (.I0(t_V_4_reg_317_reg[26]),
        .O(\or_cond_i_i_reg_1482[0]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_31 
       (.I0(t_V_4_reg_317_reg[25]),
        .O(\or_cond_i_i_reg_1482[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_33 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [15]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_42_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [14]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_34 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [13]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_42_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [12]),
        .I3(\x_reg_1486_reg[10]_i_4_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_35 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [11]),
        .I1(\x_reg_1486_reg[10]_i_4_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [10]),
        .I3(\x_reg_1486_reg[10]_i_4_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_36 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I1(\x_reg_1486_reg[10]_i_4_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [8]),
        .I3(\x_reg_1486_reg[8]_i_2_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_37 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_42_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [15]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_42_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [14]),
        .O(\or_cond_i_i_reg_1482[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_38 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_42_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [13]),
        .I2(\x_reg_1486_reg[10]_i_4_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [12]),
        .O(\or_cond_i_i_reg_1482[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_39 
       (.I0(\x_reg_1486_reg[10]_i_4_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [11]),
        .I2(\x_reg_1486_reg[10]_i_4_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [10]),
        .O(\or_cond_i_i_reg_1482[0]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_40 
       (.I0(\x_reg_1486_reg[10]_i_4_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I2(\x_reg_1486_reg[8]_i_2_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [8]),
        .O(\or_cond_i_i_reg_1482[0]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_43 
       (.I0(t_V_4_reg_317_reg[24]),
        .O(\or_cond_i_i_reg_1482[0]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_44 
       (.I0(t_V_4_reg_317_reg[23]),
        .O(\or_cond_i_i_reg_1482[0]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_45 
       (.I0(t_V_4_reg_317_reg[22]),
        .O(\or_cond_i_i_reg_1482[0]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_46 
       (.I0(t_V_4_reg_317_reg[21]),
        .O(\or_cond_i_i_reg_1482[0]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_47 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I1(\x_reg_1486_reg[8]_i_2_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I3(\x_reg_1486_reg[8]_i_2_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_48 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I1(\x_reg_1486_reg[8]_i_2_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [4]),
        .I3(\x_reg_1486_reg[4]_i_2_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_49 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I1(\x_reg_1486_reg[4]_i_2_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I3(\x_reg_1486_reg[4]_i_2_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \or_cond_i_i_reg_1482[0]_i_50 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I1(\x_reg_1486_reg[4]_i_2_n_7 ),
        .I2(t_V_4_reg_317_reg__0),
        .I3(\tmp_s_reg_1341_reg[31]_0 [0]),
        .O(\or_cond_i_i_reg_1482[0]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_51 
       (.I0(\x_reg_1486_reg[8]_i_2_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I2(\x_reg_1486_reg[8]_i_2_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [6]),
        .O(\or_cond_i_i_reg_1482[0]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_52 
       (.I0(\x_reg_1486_reg[8]_i_2_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I2(\x_reg_1486_reg[4]_i_2_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [4]),
        .O(\or_cond_i_i_reg_1482[0]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_53 
       (.I0(\x_reg_1486_reg[4]_i_2_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I2(\x_reg_1486_reg[4]_i_2_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [2]),
        .O(\or_cond_i_i_reg_1482[0]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond_i_i_reg_1482[0]_i_54 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I1(t_V_4_reg_317_reg__0),
        .I2(\x_reg_1486_reg[4]_i_2_n_7 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [1]),
        .O(\or_cond_i_i_reg_1482[0]_i_54_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_55 
       (.I0(t_V_4_reg_317_reg[20]),
        .O(\or_cond_i_i_reg_1482[0]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_56 
       (.I0(t_V_4_reg_317_reg[19]),
        .O(\or_cond_i_i_reg_1482[0]_i_56_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_57 
       (.I0(t_V_4_reg_317_reg[18]),
        .O(\or_cond_i_i_reg_1482[0]_i_57_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_58 
       (.I0(t_V_4_reg_317_reg[17]),
        .O(\or_cond_i_i_reg_1482[0]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_59 
       (.I0(t_V_4_reg_317_reg[16]),
        .O(\or_cond_i_i_reg_1482[0]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_6 
       (.I0(p_0_in1_in),
        .I1(\tmp_s_reg_1341_reg[31]_0 [31]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [30]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_4_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_60 
       (.I0(t_V_4_reg_317_reg[15]),
        .O(\or_cond_i_i_reg_1482[0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_61 
       (.I0(t_V_4_reg_317_reg[14]),
        .O(\or_cond_i_i_reg_1482[0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_62 
       (.I0(t_V_4_reg_317_reg[13]),
        .O(\or_cond_i_i_reg_1482[0]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_7 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [29]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_4_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [28]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_8 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [27]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_14_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [26]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_9 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [25]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_14_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [24]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_9_n_0 ));
  FDRE \or_cond_i_i_reg_1482_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(or_cond_i_i_reg_1482),
        .Q(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_1482_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(p_0_in14_out),
        .Q(or_cond_i_i_reg_1482),
        .R(1'b0));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_14 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_27_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_14_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_14_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_14_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[28:25]),
        .O({\or_cond_i_i_reg_1482_reg[0]_i_14_n_4 ,\or_cond_i_i_reg_1482_reg[0]_i_14_n_5 ,\or_cond_i_i_reg_1482_reg[0]_i_14_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_14_n_7 }),
        .S({\or_cond_i_i_reg_1482[0]_i_28_n_0 ,\or_cond_i_i_reg_1482[0]_i_29_n_0 ,\or_cond_i_i_reg_1482[0]_i_30_n_0 ,\or_cond_i_i_reg_1482[0]_i_31_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_18 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_32_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_18_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_18_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_18_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_1482[0]_i_33_n_0 ,\or_cond_i_i_reg_1482[0]_i_34_n_0 ,\or_cond_i_i_reg_1482[0]_i_35_n_0 ,\or_cond_i_i_reg_1482[0]_i_36_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1482_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1482[0]_i_37_n_0 ,\or_cond_i_i_reg_1482[0]_i_38_n_0 ,\or_cond_i_i_reg_1482[0]_i_39_n_0 ,\or_cond_i_i_reg_1482[0]_i_40_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_27 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_41_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_27_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_27_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_27_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[24:21]),
        .O({\or_cond_i_i_reg_1482_reg[0]_i_27_n_4 ,\or_cond_i_i_reg_1482_reg[0]_i_27_n_5 ,\or_cond_i_i_reg_1482_reg[0]_i_27_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_27_n_7 }),
        .S({\or_cond_i_i_reg_1482[0]_i_43_n_0 ,\or_cond_i_i_reg_1482[0]_i_44_n_0 ,\or_cond_i_i_reg_1482[0]_i_45_n_0 ,\or_cond_i_i_reg_1482[0]_i_46_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_3 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_5_n_0 ),
        .CO({tmp_17_fu_762_p2,\or_cond_i_i_reg_1482_reg[0]_i_3_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_3_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_1482[0]_i_6_n_0 ,\or_cond_i_i_reg_1482[0]_i_7_n_0 ,\or_cond_i_i_reg_1482[0]_i_8_n_0 ,\or_cond_i_i_reg_1482[0]_i_9_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1482_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1482[0]_i_10_n_0 ,\or_cond_i_i_reg_1482[0]_i_11_n_0 ,\or_cond_i_i_reg_1482[0]_i_12_n_0 ,\or_cond_i_i_reg_1482[0]_i_13_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_32 
       (.CI(1'b0),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_32_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_32_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_32_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_1482[0]_i_47_n_0 ,\or_cond_i_i_reg_1482[0]_i_48_n_0 ,\or_cond_i_i_reg_1482[0]_i_49_n_0 ,\or_cond_i_i_reg_1482[0]_i_50_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1482_reg[0]_i_32_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1482[0]_i_51_n_0 ,\or_cond_i_i_reg_1482[0]_i_52_n_0 ,\or_cond_i_i_reg_1482[0]_i_53_n_0 ,\or_cond_i_i_reg_1482[0]_i_54_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_4 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_14_n_0 ),
        .CO({\NLW_or_cond_i_i_reg_1482_reg[0]_i_4_CO_UNCONNECTED [3:2],\or_cond_i_i_reg_1482_reg[0]_i_4_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,t_V_4_reg_317_reg[30:29]}),
        .O({\NLW_or_cond_i_i_reg_1482_reg[0]_i_4_O_UNCONNECTED [3],p_0_in1_in,\or_cond_i_i_reg_1482_reg[0]_i_4_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_4_n_7 }),
        .S({1'b0,\or_cond_i_i_reg_1482[0]_i_15_n_0 ,\or_cond_i_i_reg_1482[0]_i_16_n_0 ,\or_cond_i_i_reg_1482[0]_i_17_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_41 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_42_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_41_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_41_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_41_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[20:17]),
        .O({\or_cond_i_i_reg_1482_reg[0]_i_41_n_4 ,\or_cond_i_i_reg_1482_reg[0]_i_41_n_5 ,\or_cond_i_i_reg_1482_reg[0]_i_41_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_41_n_7 }),
        .S({\or_cond_i_i_reg_1482[0]_i_55_n_0 ,\or_cond_i_i_reg_1482[0]_i_56_n_0 ,\or_cond_i_i_reg_1482[0]_i_57_n_0 ,\or_cond_i_i_reg_1482[0]_i_58_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_42 
       (.CI(\x_reg_1486_reg[10]_i_4_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_42_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_42_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_42_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_42_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[16:13]),
        .O({\or_cond_i_i_reg_1482_reg[0]_i_42_n_4 ,\or_cond_i_i_reg_1482_reg[0]_i_42_n_5 ,\or_cond_i_i_reg_1482_reg[0]_i_42_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_42_n_7 }),
        .S({\or_cond_i_i_reg_1482[0]_i_59_n_0 ,\or_cond_i_i_reg_1482[0]_i_60_n_0 ,\or_cond_i_i_reg_1482[0]_i_61_n_0 ,\or_cond_i_i_reg_1482[0]_i_62_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_5 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_18_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_5_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_5_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_5_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_1482[0]_i_19_n_0 ,\or_cond_i_i_reg_1482[0]_i_20_n_0 ,\or_cond_i_i_reg_1482[0]_i_21_n_0 ,\or_cond_i_i_reg_1482[0]_i_22_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1482_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1482[0]_i_23_n_0 ,\or_cond_i_i_reg_1482[0]_i_24_n_0 ,\or_cond_i_i_reg_1482[0]_i_25_n_0 ,\or_cond_i_i_reg_1482[0]_i_26_n_0 }));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \or_cond_i_reg_1499[0]_i_1 
       (.I0(\icmp_reg_1418_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_1499[0]_i_2_n_0 ),
        .I2(\or_cond_i_reg_1499[0]_i_3_n_0 ),
        .I3(\or_cond_i_reg_1499[0]_i_4_n_0 ),
        .O(or_cond_i_fu_844_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_reg_1499[0]_i_2 
       (.I0(t_V_4_reg_317_reg[10]),
        .I1(t_V_4_reg_317_reg[27]),
        .I2(t_V_4_reg_317_reg[1]),
        .I3(t_V_4_reg_317_reg[28]),
        .I4(\or_cond_i_reg_1499[0]_i_5_n_0 ),
        .O(\or_cond_i_reg_1499[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_reg_1499[0]_i_3 
       (.I0(t_V_4_reg_317_reg[9]),
        .I1(t_V_4_reg_317_reg[25]),
        .I2(t_V_4_reg_317_reg[4]),
        .I3(t_V_4_reg_317_reg[8]),
        .I4(\or_cond_i_reg_1499[0]_i_6_n_0 ),
        .O(\or_cond_i_reg_1499[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \or_cond_i_reg_1499[0]_i_4 
       (.I0(\or_cond_i_reg_1499[0]_i_7_n_0 ),
        .I1(\or_cond_i_reg_1499[0]_i_8_n_0 ),
        .I2(\or_cond_i_reg_1499[0]_i_9_n_0 ),
        .I3(t_V_4_reg_317_reg[22]),
        .I4(t_V_4_reg_317_reg[13]),
        .I5(t_V_4_reg_317_reg[2]),
        .O(\or_cond_i_reg_1499[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1499[0]_i_5 
       (.I0(t_V_4_reg_317_reg[29]),
        .I1(t_V_4_reg_317_reg[23]),
        .I2(t_V_4_reg_317_reg[17]),
        .I3(t_V_4_reg_317_reg[7]),
        .O(\or_cond_i_reg_1499[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1499[0]_i_6 
       (.I0(t_V_4_reg_317_reg[30]),
        .I1(t_V_4_reg_317_reg[24]),
        .I2(t_V_4_reg_317_reg[21]),
        .I3(t_V_4_reg_317_reg[5]),
        .O(\or_cond_i_reg_1499[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1499[0]_i_7 
       (.I0(t_V_4_reg_317_reg[31]),
        .I1(t_V_4_reg_317_reg[3]),
        .I2(t_V_4_reg_317_reg[19]),
        .I3(t_V_4_reg_317_reg[6]),
        .O(\or_cond_i_reg_1499[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \or_cond_i_reg_1499[0]_i_8 
       (.I0(t_V_4_reg_317_reg[20]),
        .I1(t_V_4_reg_317_reg[16]),
        .I2(t_V_4_reg_317_reg[14]),
        .I3(t_V_4_reg_317_reg[12]),
        .O(\or_cond_i_reg_1499[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1499[0]_i_9 
       (.I0(t_V_4_reg_317_reg[26]),
        .I1(t_V_4_reg_317_reg[15]),
        .I2(t_V_4_reg_317_reg[18]),
        .I3(t_V_4_reg_317_reg[11]),
        .O(\or_cond_i_reg_1499[0]_i_9_n_0 ));
  FDRE \or_cond_i_reg_1499_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(or_cond_i_reg_1499),
        .Q(or_cond_i_reg_1499_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1499_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(or_cond_i_reg_1499_pp0_iter1_reg),
        .Q(or_cond_i_reg_1499_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1499_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(or_cond_i_reg_1499_pp0_iter2_reg),
        .Q(or_cond_i_reg_1499_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1499_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(or_cond_i_reg_1499_pp0_iter3_reg),
        .Q(or_cond_i_reg_1499_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1499_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(or_cond_i_fu_844_p2),
        .Q(or_cond_i_reg_1499),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_5_reg_1560[15]_i_1 
       (.I0(or_cond_i_reg_1499_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .O(p_Val2_5_reg_15600));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[15]_i_4 
       (.I0(tmp24_reg_1555_reg_n_95),
        .I1(canny_edge_mac_muncg_U67_n_0),
        .O(\p_Val2_5_reg_1560[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[15]_i_5 
       (.I0(canny_edge_mac_muncg_U67_n_1),
        .I1(tmp24_reg_1555_reg_n_96),
        .O(\p_Val2_5_reg_1560[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[15]_i_6 
       (.I0(canny_edge_mac_muncg_U67_n_2),
        .I1(tmp24_reg_1555_reg_n_97),
        .O(\p_Val2_5_reg_1560[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[3]_i_2 
       (.I0(canny_edge_mac_muncg_U67_n_7),
        .I1(tmp24_reg_1555_reg_n_102),
        .O(\p_Val2_5_reg_1560[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[3]_i_3 
       (.I0(canny_edge_mac_muncg_U67_n_8),
        .I1(tmp24_reg_1555_reg_n_103),
        .O(\p_Val2_5_reg_1560[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[3]_i_4 
       (.I0(canny_edge_mac_muncg_U67_n_9),
        .I1(tmp24_reg_1555_reg_n_104),
        .O(\p_Val2_5_reg_1560[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[3]_i_5 
       (.I0(canny_edge_mac_muncg_U67_n_10),
        .I1(tmp24_reg_1555_reg_n_105),
        .O(\p_Val2_5_reg_1560[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[7]_i_2 
       (.I0(canny_edge_mac_muncg_U67_n_3),
        .I1(tmp24_reg_1555_reg_n_98),
        .O(\p_Val2_5_reg_1560[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[7]_i_3 
       (.I0(canny_edge_mac_muncg_U67_n_4),
        .I1(tmp24_reg_1555_reg_n_99),
        .O(\p_Val2_5_reg_1560[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[7]_i_4 
       (.I0(canny_edge_mac_muncg_U67_n_5),
        .I1(tmp24_reg_1555_reg_n_100),
        .O(\p_Val2_5_reg_1560[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[7]_i_5 
       (.I0(canny_edge_mac_muncg_U67_n_6),
        .I1(tmp24_reg_1555_reg_n_101),
        .O(\p_Val2_5_reg_1560[7]_i_5_n_0 ));
  FDRE \p_Val2_5_reg_1560_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[3]_i_1_n_7 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[15]_i_2_n_5 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(p_Result_s_fu_1130_p3),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(p_Result_s_fu_1130_p3),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [12]),
        .R(1'b0));
  CARRY4 \p_Val2_5_reg_1560_reg[15]_i_2 
       (.CI(\p_Val2_5_reg_1560_reg[7]_i_1_n_0 ),
        .CO({\NLW_p_Val2_5_reg_1560_reg[15]_i_2_CO_UNCONNECTED [3],\p_Val2_5_reg_1560_reg[15]_i_2_n_1 ,\p_Val2_5_reg_1560_reg[15]_i_2_n_2 ,\p_Val2_5_reg_1560_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp24_reg_1555_reg_n_95,canny_edge_mac_muncg_U67_n_1,canny_edge_mac_muncg_U67_n_2}),
        .O({p_Result_s_fu_1130_p3,\p_Val2_5_reg_1560_reg[15]_i_2_n_5 ,\p_Val2_5_reg_1560_reg[15]_i_2_n_6 ,\p_Val2_5_reg_1560_reg[15]_i_2_n_7 }),
        .S({canny_edge_mac_muncg_U67_n_12,\p_Val2_5_reg_1560[15]_i_4_n_0 ,\p_Val2_5_reg_1560[15]_i_5_n_0 ,\p_Val2_5_reg_1560[15]_i_6_n_0 }));
  FDRE \p_Val2_5_reg_1560_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[3]_i_1_n_6 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[3]_i_1_n_5 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[3]_i_1_n_4 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [3]),
        .R(1'b0));
  CARRY4 \p_Val2_5_reg_1560_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_5_reg_1560_reg[3]_i_1_n_0 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_1 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_2 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({canny_edge_mac_muncg_U67_n_7,canny_edge_mac_muncg_U67_n_8,canny_edge_mac_muncg_U67_n_9,canny_edge_mac_muncg_U67_n_10}),
        .O({\p_Val2_5_reg_1560_reg[3]_i_1_n_4 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_5 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_6 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_7 }),
        .S({\p_Val2_5_reg_1560[3]_i_2_n_0 ,\p_Val2_5_reg_1560[3]_i_3_n_0 ,\p_Val2_5_reg_1560[3]_i_4_n_0 ,\p_Val2_5_reg_1560[3]_i_5_n_0 }));
  FDRE \p_Val2_5_reg_1560_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[7]_i_1_n_7 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[7]_i_1_n_6 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[7]_i_1_n_5 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[7]_i_1_n_4 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [7]),
        .R(1'b0));
  CARRY4 \p_Val2_5_reg_1560_reg[7]_i_1 
       (.CI(\p_Val2_5_reg_1560_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_5_reg_1560_reg[7]_i_1_n_0 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_1 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_2 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({canny_edge_mac_muncg_U67_n_3,canny_edge_mac_muncg_U67_n_4,canny_edge_mac_muncg_U67_n_5,canny_edge_mac_muncg_U67_n_6}),
        .O({\p_Val2_5_reg_1560_reg[7]_i_1_n_4 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_5 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_6 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_7 }),
        .S({\p_Val2_5_reg_1560[7]_i_2_n_0 ,\p_Val2_5_reg_1560[7]_i_3_n_0 ,\p_Val2_5_reg_1560[7]_i_4_n_0 ,\p_Val2_5_reg_1560[7]_i_5_n_0 }));
  FDRE \p_Val2_5_reg_1560_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[15]_i_2_n_7 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[15]_i_2_n_6 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_neg465_i_reg_1351[0]_i_1 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(p_neg465_i_fu_340_p2));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_neg465_i_reg_1351[1]_i_1 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\p_neg465_i_reg_1351[1]_i_1_n_0 ));
  FDRE \p_neg465_i_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_neg465_i_fu_340_p2),
        .Q(p_neg465_i_reg_1351[0]),
        .R(1'b0));
  FDRE \p_neg465_i_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_neg465_i_reg_1351[1]_i_1_n_0 ),
        .Q(p_neg465_i_reg_1351[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_156[0]),
        .Q(right_border_buf_0_1_fu_160[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_156[1]),
        .Q(right_border_buf_0_1_fu_160[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_156[2]),
        .Q(right_border_buf_0_1_fu_160[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_156[3]),
        .Q(right_border_buf_0_1_fu_160[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_156[4]),
        .Q(right_border_buf_0_1_fu_160[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_156[5]),
        .Q(right_border_buf_0_1_fu_160[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_156[6]),
        .Q(right_border_buf_0_1_fu_160[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_s_fu_156[7]),
        .Q(right_border_buf_0_1_fu_160[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_176[0]),
        .Q(right_border_buf_0_2_fu_164[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_176[1]),
        .Q(right_border_buf_0_2_fu_164[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_176[2]),
        .Q(right_border_buf_0_2_fu_164[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_176[3]),
        .Q(right_border_buf_0_2_fu_164[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_176[4]),
        .Q(right_border_buf_0_2_fu_164[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_176[5]),
        .Q(right_border_buf_0_2_fu_164[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_176[6]),
        .Q(right_border_buf_0_2_fu_164[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_5_fu_176[7]),
        .Q(right_border_buf_0_2_fu_164[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \right_border_buf_0_3_fu_168[7]_i_1 
       (.I0(\icmp_reg_1418_reg_n_0_[0] ),
        .I1(tmp_7_reg_1413),
        .I2(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone4_in),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ));
  FDRE \right_border_buf_0_3_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[0]),
        .Q(right_border_buf_0_3_fu_168[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[1]),
        .Q(right_border_buf_0_3_fu_168[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[2]),
        .Q(right_border_buf_0_3_fu_168[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[3]),
        .Q(right_border_buf_0_3_fu_168[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[4]),
        .Q(right_border_buf_0_3_fu_168[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[5]),
        .Q(right_border_buf_0_3_fu_168[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[6]),
        .Q(right_border_buf_0_3_fu_168[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[7]),
        .Q(right_border_buf_0_3_fu_168[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_3_fu_168[0]),
        .Q(right_border_buf_0_4_fu_172[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_3_fu_168[1]),
        .Q(right_border_buf_0_4_fu_172[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_3_fu_168[2]),
        .Q(right_border_buf_0_4_fu_172[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_3_fu_168[3]),
        .Q(right_border_buf_0_4_fu_172[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_3_fu_168[4]),
        .Q(right_border_buf_0_4_fu_172[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_3_fu_168[5]),
        .Q(right_border_buf_0_4_fu_172[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_3_fu_168[6]),
        .Q(right_border_buf_0_4_fu_172[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(right_border_buf_0_3_fu_168[7]),
        .Q(right_border_buf_0_4_fu_172[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[0]),
        .Q(right_border_buf_0_5_fu_176[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[1]),
        .Q(right_border_buf_0_5_fu_176[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[2]),
        .Q(right_border_buf_0_5_fu_176[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[3]),
        .Q(right_border_buf_0_5_fu_176[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[4]),
        .Q(right_border_buf_0_5_fu_176[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[5]),
        .Q(right_border_buf_0_5_fu_176[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[6]),
        .Q(right_border_buf_0_5_fu_176[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[7]),
        .Q(right_border_buf_0_5_fu_176[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[0]),
        .Q(right_border_buf_0_s_fu_156[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[1]),
        .Q(right_border_buf_0_s_fu_156[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[2]),
        .Q(right_border_buf_0_s_fu_156[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[3]),
        .Q(right_border_buf_0_s_fu_156[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[4]),
        .Q(right_border_buf_0_s_fu_156[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[5]),
        .Q(right_border_buf_0_s_fu_156[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[6]),
        .Q(right_border_buf_0_s_fu_156[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[7]),
        .Q(right_border_buf_0_s_fu_156[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_0_va_4_fu_148[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .O(src_kernel_win_0_va_4_fu_1480));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_148[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_148[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_148[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_148[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_148[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_148[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_148[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_148[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[0]),
        .Q(src_kernel_win_0_va_6_reg_1528[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[1]),
        .Q(src_kernel_win_0_va_6_reg_1528[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[2]),
        .Q(src_kernel_win_0_va_6_reg_1528[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[3]),
        .Q(src_kernel_win_0_va_6_reg_1528[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[4]),
        .Q(src_kernel_win_0_va_6_reg_1528[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[5]),
        .Q(src_kernel_win_0_va_6_reg_1528[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[6]),
        .Q(src_kernel_win_0_va_6_reg_1528[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[7]),
        .Q(src_kernel_win_0_va_6_reg_1528[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[0]),
        .Q(src_kernel_win_0_va_7_reg_1534[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[1]),
        .Q(src_kernel_win_0_va_7_reg_1534[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[2]),
        .Q(src_kernel_win_0_va_7_reg_1534[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[3]),
        .Q(src_kernel_win_0_va_7_reg_1534[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[4]),
        .Q(src_kernel_win_0_va_7_reg_1534[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[5]),
        .Q(src_kernel_win_0_va_7_reg_1534[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[6]),
        .Q(src_kernel_win_0_va_7_reg_1534[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[7]),
        .Q(src_kernel_win_0_va_7_reg_1534[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sum_V_0_1_reg_1545_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1018_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sum_V_0_1_reg_1545_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b1}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sum_V_0_1_reg_1545_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_4_fu_148}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sum_V_0_1_reg_1545_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sum_V_0_1_reg_1545_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(src_kernel_win_0_va_4_fu_1480),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(src_kernel_win_0_va_4_fu_1480),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sum_V_0_1_reg_15450),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sum_V_0_1_reg_1545_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sum_V_0_1_reg_1545_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_sum_V_0_1_reg_1545_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_sum_V_0_1_reg_1545_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sum_V_0_1_reg_1545_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({sum_V_0_1_reg_1545_reg_n_106,sum_V_0_1_reg_1545_reg_n_107,sum_V_0_1_reg_1545_reg_n_108,sum_V_0_1_reg_1545_reg_n_109,sum_V_0_1_reg_1545_reg_n_110,sum_V_0_1_reg_1545_reg_n_111,sum_V_0_1_reg_1545_reg_n_112,sum_V_0_1_reg_1545_reg_n_113,sum_V_0_1_reg_1545_reg_n_114,sum_V_0_1_reg_1545_reg_n_115,sum_V_0_1_reg_1545_reg_n_116,sum_V_0_1_reg_1545_reg_n_117,sum_V_0_1_reg_1545_reg_n_118,sum_V_0_1_reg_1545_reg_n_119,sum_V_0_1_reg_1545_reg_n_120,sum_V_0_1_reg_1545_reg_n_121,sum_V_0_1_reg_1545_reg_n_122,sum_V_0_1_reg_1545_reg_n_123,sum_V_0_1_reg_1545_reg_n_124,sum_V_0_1_reg_1545_reg_n_125,sum_V_0_1_reg_1545_reg_n_126,sum_V_0_1_reg_1545_reg_n_127,sum_V_0_1_reg_1545_reg_n_128,sum_V_0_1_reg_1545_reg_n_129,sum_V_0_1_reg_1545_reg_n_130,sum_V_0_1_reg_1545_reg_n_131,sum_V_0_1_reg_1545_reg_n_132,sum_V_0_1_reg_1545_reg_n_133,sum_V_0_1_reg_1545_reg_n_134,sum_V_0_1_reg_1545_reg_n_135,sum_V_0_1_reg_1545_reg_n_136,sum_V_0_1_reg_1545_reg_n_137,sum_V_0_1_reg_1545_reg_n_138,sum_V_0_1_reg_1545_reg_n_139,sum_V_0_1_reg_1545_reg_n_140,sum_V_0_1_reg_1545_reg_n_141,sum_V_0_1_reg_1545_reg_n_142,sum_V_0_1_reg_1545_reg_n_143,sum_V_0_1_reg_1545_reg_n_144,sum_V_0_1_reg_1545_reg_n_145,sum_V_0_1_reg_1545_reg_n_146,sum_V_0_1_reg_1545_reg_n_147,sum_V_0_1_reg_1545_reg_n_148,sum_V_0_1_reg_1545_reg_n_149,sum_V_0_1_reg_1545_reg_n_150,sum_V_0_1_reg_1545_reg_n_151,sum_V_0_1_reg_1545_reg_n_152,sum_V_0_1_reg_1545_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sum_V_0_1_reg_1545_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0800)) 
    sum_V_0_1_reg_1545_reg_i_1
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(or_cond_i_reg_1499_pp0_iter1_reg),
        .O(sum_V_0_1_reg_15450));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sum_V_1_1_reg_1550_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_7_reg_1534}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sum_V_1_1_reg_1550_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sum_V_1_1_reg_1550_reg_BCOUT_UNCONNECTED[17:0]),
        .C({canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_1,canny_edge_mac_mujbC_U63_n_2,canny_edge_mac_mujbC_U63_n_3,canny_edge_mac_mujbC_U63_n_4,canny_edge_mac_mujbC_U63_n_5,canny_edge_mac_mujbC_U63_n_6,canny_edge_mac_mujbC_U63_n_7,canny_edge_mac_mujbC_U63_n_8,canny_edge_mac_mujbC_U63_n_9,canny_edge_mac_mujbC_U63_n_10}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sum_V_1_1_reg_1550_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sum_V_1_1_reg_1550_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_1360),
        .CEA2(src_kernel_win_0_va_1_fu_1360),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sum_V_1_1_reg_15500),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sum_V_1_1_reg_1550_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sum_V_1_1_reg_1550_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_sum_V_1_1_reg_1550_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_sum_V_1_1_reg_1550_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sum_V_1_1_reg_1550_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({sum_V_1_1_reg_1550_reg_n_106,sum_V_1_1_reg_1550_reg_n_107,sum_V_1_1_reg_1550_reg_n_108,sum_V_1_1_reg_1550_reg_n_109,sum_V_1_1_reg_1550_reg_n_110,sum_V_1_1_reg_1550_reg_n_111,sum_V_1_1_reg_1550_reg_n_112,sum_V_1_1_reg_1550_reg_n_113,sum_V_1_1_reg_1550_reg_n_114,sum_V_1_1_reg_1550_reg_n_115,sum_V_1_1_reg_1550_reg_n_116,sum_V_1_1_reg_1550_reg_n_117,sum_V_1_1_reg_1550_reg_n_118,sum_V_1_1_reg_1550_reg_n_119,sum_V_1_1_reg_1550_reg_n_120,sum_V_1_1_reg_1550_reg_n_121,sum_V_1_1_reg_1550_reg_n_122,sum_V_1_1_reg_1550_reg_n_123,sum_V_1_1_reg_1550_reg_n_124,sum_V_1_1_reg_1550_reg_n_125,sum_V_1_1_reg_1550_reg_n_126,sum_V_1_1_reg_1550_reg_n_127,sum_V_1_1_reg_1550_reg_n_128,sum_V_1_1_reg_1550_reg_n_129,sum_V_1_1_reg_1550_reg_n_130,sum_V_1_1_reg_1550_reg_n_131,sum_V_1_1_reg_1550_reg_n_132,sum_V_1_1_reg_1550_reg_n_133,sum_V_1_1_reg_1550_reg_n_134,sum_V_1_1_reg_1550_reg_n_135,sum_V_1_1_reg_1550_reg_n_136,sum_V_1_1_reg_1550_reg_n_137,sum_V_1_1_reg_1550_reg_n_138,sum_V_1_1_reg_1550_reg_n_139,sum_V_1_1_reg_1550_reg_n_140,sum_V_1_1_reg_1550_reg_n_141,sum_V_1_1_reg_1550_reg_n_142,sum_V_1_1_reg_1550_reg_n_143,sum_V_1_1_reg_1550_reg_n_144,sum_V_1_1_reg_1550_reg_n_145,sum_V_1_1_reg_1550_reg_n_146,sum_V_1_1_reg_1550_reg_n_147,sum_V_1_1_reg_1550_reg_n_148,sum_V_1_1_reg_1550_reg_n_149,sum_V_1_1_reg_1550_reg_n_150,sum_V_1_1_reg_1550_reg_n_151,sum_V_1_1_reg_1550_reg_n_152,sum_V_1_1_reg_1550_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sum_V_1_1_reg_1550_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \t_V_4_reg_317[0]_i_1 
       (.I0(exitcond460_i_fu_715_p2),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .O(t_V_4_reg_317));
  LUT4 #(
    .INIT(16'h4000)) 
    \t_V_4_reg_317[0]_i_2 
       (.I0(exitcond460_i_fu_715_p2),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_4_reg_3170));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_317[0]_i_4 
       (.I0(t_V_4_reg_317_reg__0),
        .O(\t_V_4_reg_317[0]_i_4_n_0 ));
  FDRE \t_V_4_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[0]_i_3_n_7 ),
        .Q(t_V_4_reg_317_reg__0),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_4_reg_317_reg[0]_i_3_n_0 ,\t_V_4_reg_317_reg[0]_i_3_n_1 ,\t_V_4_reg_317_reg[0]_i_3_n_2 ,\t_V_4_reg_317_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_4_reg_317_reg[0]_i_3_n_4 ,\t_V_4_reg_317_reg[0]_i_3_n_5 ,\t_V_4_reg_317_reg[0]_i_3_n_6 ,\t_V_4_reg_317_reg[0]_i_3_n_7 }),
        .S({t_V_4_reg_317_reg[3:1],\t_V_4_reg_317[0]_i_4_n_0 }));
  FDRE \t_V_4_reg_317_reg[10] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[8]_i_1_n_5 ),
        .Q(t_V_4_reg_317_reg[10]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[11] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[8]_i_1_n_4 ),
        .Q(t_V_4_reg_317_reg[11]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[12] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[12]_i_1_n_7 ),
        .Q(t_V_4_reg_317_reg[12]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[12]_i_1 
       (.CI(\t_V_4_reg_317_reg[8]_i_1_n_0 ),
        .CO({\t_V_4_reg_317_reg[12]_i_1_n_0 ,\t_V_4_reg_317_reg[12]_i_1_n_1 ,\t_V_4_reg_317_reg[12]_i_1_n_2 ,\t_V_4_reg_317_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[12]_i_1_n_4 ,\t_V_4_reg_317_reg[12]_i_1_n_5 ,\t_V_4_reg_317_reg[12]_i_1_n_6 ,\t_V_4_reg_317_reg[12]_i_1_n_7 }),
        .S(t_V_4_reg_317_reg[15:12]));
  FDRE \t_V_4_reg_317_reg[13] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[12]_i_1_n_6 ),
        .Q(t_V_4_reg_317_reg[13]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[14] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[12]_i_1_n_5 ),
        .Q(t_V_4_reg_317_reg[14]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[15] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[12]_i_1_n_4 ),
        .Q(t_V_4_reg_317_reg[15]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[16] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[16]_i_1_n_7 ),
        .Q(t_V_4_reg_317_reg[16]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[16]_i_1 
       (.CI(\t_V_4_reg_317_reg[12]_i_1_n_0 ),
        .CO({\t_V_4_reg_317_reg[16]_i_1_n_0 ,\t_V_4_reg_317_reg[16]_i_1_n_1 ,\t_V_4_reg_317_reg[16]_i_1_n_2 ,\t_V_4_reg_317_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[16]_i_1_n_4 ,\t_V_4_reg_317_reg[16]_i_1_n_5 ,\t_V_4_reg_317_reg[16]_i_1_n_6 ,\t_V_4_reg_317_reg[16]_i_1_n_7 }),
        .S(t_V_4_reg_317_reg[19:16]));
  FDRE \t_V_4_reg_317_reg[17] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[16]_i_1_n_6 ),
        .Q(t_V_4_reg_317_reg[17]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[18] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[16]_i_1_n_5 ),
        .Q(t_V_4_reg_317_reg[18]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[19] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[16]_i_1_n_4 ),
        .Q(t_V_4_reg_317_reg[19]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[0]_i_3_n_6 ),
        .Q(t_V_4_reg_317_reg[1]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[20] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[20]_i_1_n_7 ),
        .Q(t_V_4_reg_317_reg[20]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[20]_i_1 
       (.CI(\t_V_4_reg_317_reg[16]_i_1_n_0 ),
        .CO({\t_V_4_reg_317_reg[20]_i_1_n_0 ,\t_V_4_reg_317_reg[20]_i_1_n_1 ,\t_V_4_reg_317_reg[20]_i_1_n_2 ,\t_V_4_reg_317_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[20]_i_1_n_4 ,\t_V_4_reg_317_reg[20]_i_1_n_5 ,\t_V_4_reg_317_reg[20]_i_1_n_6 ,\t_V_4_reg_317_reg[20]_i_1_n_7 }),
        .S(t_V_4_reg_317_reg[23:20]));
  FDRE \t_V_4_reg_317_reg[21] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[20]_i_1_n_6 ),
        .Q(t_V_4_reg_317_reg[21]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[22] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[20]_i_1_n_5 ),
        .Q(t_V_4_reg_317_reg[22]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[23] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[20]_i_1_n_4 ),
        .Q(t_V_4_reg_317_reg[23]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[24] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[24]_i_1_n_7 ),
        .Q(t_V_4_reg_317_reg[24]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[24]_i_1 
       (.CI(\t_V_4_reg_317_reg[20]_i_1_n_0 ),
        .CO({\t_V_4_reg_317_reg[24]_i_1_n_0 ,\t_V_4_reg_317_reg[24]_i_1_n_1 ,\t_V_4_reg_317_reg[24]_i_1_n_2 ,\t_V_4_reg_317_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[24]_i_1_n_4 ,\t_V_4_reg_317_reg[24]_i_1_n_5 ,\t_V_4_reg_317_reg[24]_i_1_n_6 ,\t_V_4_reg_317_reg[24]_i_1_n_7 }),
        .S(t_V_4_reg_317_reg[27:24]));
  FDRE \t_V_4_reg_317_reg[25] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[24]_i_1_n_6 ),
        .Q(t_V_4_reg_317_reg[25]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[26] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[24]_i_1_n_5 ),
        .Q(t_V_4_reg_317_reg[26]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[27] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[24]_i_1_n_4 ),
        .Q(t_V_4_reg_317_reg[27]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[28] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[28]_i_1_n_7 ),
        .Q(t_V_4_reg_317_reg[28]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[28]_i_1 
       (.CI(\t_V_4_reg_317_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_4_reg_317_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_4_reg_317_reg[28]_i_1_n_1 ,\t_V_4_reg_317_reg[28]_i_1_n_2 ,\t_V_4_reg_317_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[28]_i_1_n_4 ,\t_V_4_reg_317_reg[28]_i_1_n_5 ,\t_V_4_reg_317_reg[28]_i_1_n_6 ,\t_V_4_reg_317_reg[28]_i_1_n_7 }),
        .S(t_V_4_reg_317_reg[31:28]));
  FDRE \t_V_4_reg_317_reg[29] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[28]_i_1_n_6 ),
        .Q(t_V_4_reg_317_reg[29]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[0]_i_3_n_5 ),
        .Q(t_V_4_reg_317_reg[2]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[30] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[28]_i_1_n_5 ),
        .Q(t_V_4_reg_317_reg[30]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[31] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[28]_i_1_n_4 ),
        .Q(t_V_4_reg_317_reg[31]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[3] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[0]_i_3_n_4 ),
        .Q(t_V_4_reg_317_reg[3]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[4] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[4]_i_1_n_7 ),
        .Q(t_V_4_reg_317_reg[4]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[4]_i_1 
       (.CI(\t_V_4_reg_317_reg[0]_i_3_n_0 ),
        .CO({\t_V_4_reg_317_reg[4]_i_1_n_0 ,\t_V_4_reg_317_reg[4]_i_1_n_1 ,\t_V_4_reg_317_reg[4]_i_1_n_2 ,\t_V_4_reg_317_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[4]_i_1_n_4 ,\t_V_4_reg_317_reg[4]_i_1_n_5 ,\t_V_4_reg_317_reg[4]_i_1_n_6 ,\t_V_4_reg_317_reg[4]_i_1_n_7 }),
        .S(t_V_4_reg_317_reg[7:4]));
  FDRE \t_V_4_reg_317_reg[5] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[4]_i_1_n_6 ),
        .Q(t_V_4_reg_317_reg[5]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[6] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[4]_i_1_n_5 ),
        .Q(t_V_4_reg_317_reg[6]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[7] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[4]_i_1_n_4 ),
        .Q(t_V_4_reg_317_reg[7]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[8] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[8]_i_1_n_7 ),
        .Q(t_V_4_reg_317_reg[8]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[8]_i_1 
       (.CI(\t_V_4_reg_317_reg[4]_i_1_n_0 ),
        .CO({\t_V_4_reg_317_reg[8]_i_1_n_0 ,\t_V_4_reg_317_reg[8]_i_1_n_1 ,\t_V_4_reg_317_reg[8]_i_1_n_2 ,\t_V_4_reg_317_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[8]_i_1_n_4 ,\t_V_4_reg_317_reg[8]_i_1_n_5 ,\t_V_4_reg_317_reg[8]_i_1_n_6 ,\t_V_4_reg_317_reg[8]_i_1_n_7 }),
        .S(t_V_4_reg_317_reg[11:8]));
  FDRE \t_V_4_reg_317_reg[9] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[8]_i_1_n_6 ),
        .Q(t_V_4_reg_317_reg[9]),
        .R(t_V_4_reg_317));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_306[31]_i_1 
       (.I0(grp_Filter2D_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state10),
        .O(t_V_reg_306));
  FDRE \t_V_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[0]),
        .Q(\t_V_reg_306_reg_n_0_[0] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[10]),
        .Q(\t_V_reg_306_reg_n_0_[10] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[11]),
        .Q(\t_V_reg_306_reg_n_0_[11] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[12]),
        .Q(\t_V_reg_306_reg_n_0_[12] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[13]),
        .Q(\t_V_reg_306_reg_n_0_[13] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[14]),
        .Q(\t_V_reg_306_reg_n_0_[14] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[15]),
        .Q(\t_V_reg_306_reg_n_0_[15] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[16]),
        .Q(\t_V_reg_306_reg_n_0_[16] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[17]),
        .Q(\t_V_reg_306_reg_n_0_[17] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[18]),
        .Q(\t_V_reg_306_reg_n_0_[18] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[19]),
        .Q(\t_V_reg_306_reg_n_0_[19] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[1]),
        .Q(\t_V_reg_306_reg_n_0_[1] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[20]),
        .Q(\t_V_reg_306_reg_n_0_[20] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[21]),
        .Q(\t_V_reg_306_reg_n_0_[21] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[22]),
        .Q(\t_V_reg_306_reg_n_0_[22] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[23]),
        .Q(\t_V_reg_306_reg_n_0_[23] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[24]),
        .Q(\t_V_reg_306_reg_n_0_[24] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[25]),
        .Q(\t_V_reg_306_reg_n_0_[25] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[26]),
        .Q(\t_V_reg_306_reg_n_0_[26] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[27]),
        .Q(\t_V_reg_306_reg_n_0_[27] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[28]),
        .Q(\t_V_reg_306_reg_n_0_[28] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[29]),
        .Q(\t_V_reg_306_reg_n_0_[29] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[2]),
        .Q(\t_V_reg_306_reg_n_0_[2] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[30]),
        .Q(\t_V_reg_306_reg_n_0_[30] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[31]),
        .Q(\t_V_reg_306_reg_n_0_[31] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[3]),
        .Q(\t_V_reg_306_reg_n_0_[3] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[4]),
        .Q(\t_V_reg_306_reg_n_0_[4] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[5]),
        .Q(\t_V_reg_306_reg_n_0_[5] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[6]),
        .Q(\t_V_reg_306_reg_n_0_[6] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[7]),
        .Q(\t_V_reg_306_reg_n_0_[7] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[8]),
        .Q(\t_V_reg_306_reg_n_0_[8] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[9]),
        .Q(\t_V_reg_306_reg_n_0_[9] ),
        .R(t_V_reg_306));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp24_reg_1555_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_6_fu_982_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp24_reg_1555_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp24_reg_1555_reg_BCOUT_UNCONNECTED[17:0]),
        .C({canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_1,canny_edge_mac_mulbW_U65_n_2,canny_edge_mac_mulbW_U65_n_3,canny_edge_mac_mulbW_U65_n_4,canny_edge_mac_mulbW_U65_n_5,canny_edge_mac_mulbW_U65_n_6,canny_edge_mac_mulbW_U65_n_7,canny_edge_mac_mulbW_U65_n_8,canny_edge_mac_mulbW_U65_n_9}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp24_reg_1555_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp24_reg_1555_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_6_reg_15280),
        .CEA2(src_kernel_win_0_va_1_fu_1360),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sum_V_1_1_reg_15500),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp24_reg_1555_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp24_reg_1555_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp24_reg_1555_reg_P_UNCONNECTED[47:11],tmp24_reg_1555_reg_n_95,tmp24_reg_1555_reg_n_96,tmp24_reg_1555_reg_n_97,tmp24_reg_1555_reg_n_98,tmp24_reg_1555_reg_n_99,tmp24_reg_1555_reg_n_100,tmp24_reg_1555_reg_n_101,tmp24_reg_1555_reg_n_102,tmp24_reg_1555_reg_n_103,tmp24_reg_1555_reg_n_104,tmp24_reg_1555_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp24_reg_1555_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp24_reg_1555_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp24_reg_1555_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp24_reg_1555_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    tmp24_reg_1555_reg_i_1
       (.I0(or_cond_i_reg_1499_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_enable_reg_pp0_iter3),
        .O(sum_V_1_1_reg_15500));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_10 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I3(\t_V_reg_306_reg_n_0_[25] ),
        .O(\tmp_10_reg_1431[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_12 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I3(\t_V_reg_306_reg_n_0_[23] ),
        .O(\tmp_10_reg_1431[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_13 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I3(\t_V_reg_306_reg_n_0_[21] ),
        .O(\tmp_10_reg_1431[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_14 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I3(\t_V_reg_306_reg_n_0_[19] ),
        .O(\tmp_10_reg_1431[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_15 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I3(\t_V_reg_306_reg_n_0_[17] ),
        .O(\tmp_10_reg_1431[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_16 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I3(\t_V_reg_306_reg_n_0_[23] ),
        .O(\tmp_10_reg_1431[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_17 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I3(\t_V_reg_306_reg_n_0_[21] ),
        .O(\tmp_10_reg_1431[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_18 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I3(\t_V_reg_306_reg_n_0_[19] ),
        .O(\tmp_10_reg_1431[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_19 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I3(\t_V_reg_306_reg_n_0_[17] ),
        .O(\tmp_10_reg_1431[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_21 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I3(\t_V_reg_306_reg_n_0_[15] ),
        .O(\tmp_10_reg_1431[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_22 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I3(\t_V_reg_306_reg_n_0_[13] ),
        .O(\tmp_10_reg_1431[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_23 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I3(\t_V_reg_306_reg_n_0_[11] ),
        .O(\tmp_10_reg_1431[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_24 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I3(\t_V_reg_306_reg_n_0_[9] ),
        .O(\tmp_10_reg_1431[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_25 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I3(\t_V_reg_306_reg_n_0_[15] ),
        .O(\tmp_10_reg_1431[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_26 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I3(\t_V_reg_306_reg_n_0_[13] ),
        .O(\tmp_10_reg_1431[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_27 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I3(\t_V_reg_306_reg_n_0_[11] ),
        .O(\tmp_10_reg_1431[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_28 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I3(\t_V_reg_306_reg_n_0_[9] ),
        .O(\tmp_10_reg_1431[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_29 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I3(\t_V_reg_306_reg_n_0_[7] ),
        .O(\tmp_10_reg_1431[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_3 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I3(\t_V_reg_306_reg_n_0_[31] ),
        .O(\tmp_10_reg_1431[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_30 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I3(\t_V_reg_306_reg_n_0_[5] ),
        .O(\tmp_10_reg_1431[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_31 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I3(\t_V_reg_306_reg_n_0_[3] ),
        .O(\tmp_10_reg_1431[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_32 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I3(\t_V_reg_306_reg_n_0_[1] ),
        .O(\tmp_10_reg_1431[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_33 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I3(\t_V_reg_306_reg_n_0_[7] ),
        .O(\tmp_10_reg_1431[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_34 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I3(\t_V_reg_306_reg_n_0_[5] ),
        .O(\tmp_10_reg_1431[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_35 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I3(\t_V_reg_306_reg_n_0_[3] ),
        .O(\tmp_10_reg_1431[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_36 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I3(\t_V_reg_306_reg_n_0_[1] ),
        .O(\tmp_10_reg_1431[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_4 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I3(\t_V_reg_306_reg_n_0_[29] ),
        .O(\tmp_10_reg_1431[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_5 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I3(\t_V_reg_306_reg_n_0_[27] ),
        .O(\tmp_10_reg_1431[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_6 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I3(\t_V_reg_306_reg_n_0_[25] ),
        .O(\tmp_10_reg_1431[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_7 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I3(\t_V_reg_306_reg_n_0_[31] ),
        .O(\tmp_10_reg_1431[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_8 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I3(\t_V_reg_306_reg_n_0_[29] ),
        .O(\tmp_10_reg_1431[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_9 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I3(\t_V_reg_306_reg_n_0_[27] ),
        .O(\tmp_10_reg_1431[0]_i_9_n_0 ));
  FDRE \tmp_10_reg_1431_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_10_fu_444_p2),
        .Q(tmp_10_reg_1431),
        .R(1'b0));
  CARRY4 \tmp_10_reg_1431_reg[0]_i_1 
       (.CI(\tmp_10_reg_1431_reg[0]_i_2_n_0 ),
        .CO({tmp_10_fu_444_p2,\tmp_10_reg_1431_reg[0]_i_1_n_1 ,\tmp_10_reg_1431_reg[0]_i_1_n_2 ,\tmp_10_reg_1431_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1431[0]_i_3_n_0 ,\tmp_10_reg_1431[0]_i_4_n_0 ,\tmp_10_reg_1431[0]_i_5_n_0 ,\tmp_10_reg_1431[0]_i_6_n_0 }),
        .O(\NLW_tmp_10_reg_1431_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1431[0]_i_7_n_0 ,\tmp_10_reg_1431[0]_i_8_n_0 ,\tmp_10_reg_1431[0]_i_9_n_0 ,\tmp_10_reg_1431[0]_i_10_n_0 }));
  CARRY4 \tmp_10_reg_1431_reg[0]_i_11 
       (.CI(\tmp_10_reg_1431_reg[0]_i_20_n_0 ),
        .CO({\tmp_10_reg_1431_reg[0]_i_11_n_0 ,\tmp_10_reg_1431_reg[0]_i_11_n_1 ,\tmp_10_reg_1431_reg[0]_i_11_n_2 ,\tmp_10_reg_1431_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1431[0]_i_21_n_0 ,\tmp_10_reg_1431[0]_i_22_n_0 ,\tmp_10_reg_1431[0]_i_23_n_0 ,\tmp_10_reg_1431[0]_i_24_n_0 }),
        .O(\NLW_tmp_10_reg_1431_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1431[0]_i_25_n_0 ,\tmp_10_reg_1431[0]_i_26_n_0 ,\tmp_10_reg_1431[0]_i_27_n_0 ,\tmp_10_reg_1431[0]_i_28_n_0 }));
  CARRY4 \tmp_10_reg_1431_reg[0]_i_2 
       (.CI(\tmp_10_reg_1431_reg[0]_i_11_n_0 ),
        .CO({\tmp_10_reg_1431_reg[0]_i_2_n_0 ,\tmp_10_reg_1431_reg[0]_i_2_n_1 ,\tmp_10_reg_1431_reg[0]_i_2_n_2 ,\tmp_10_reg_1431_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1431[0]_i_12_n_0 ,\tmp_10_reg_1431[0]_i_13_n_0 ,\tmp_10_reg_1431[0]_i_14_n_0 ,\tmp_10_reg_1431[0]_i_15_n_0 }),
        .O(\NLW_tmp_10_reg_1431_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1431[0]_i_16_n_0 ,\tmp_10_reg_1431[0]_i_17_n_0 ,\tmp_10_reg_1431[0]_i_18_n_0 ,\tmp_10_reg_1431[0]_i_19_n_0 }));
  CARRY4 \tmp_10_reg_1431_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_10_reg_1431_reg[0]_i_20_n_0 ,\tmp_10_reg_1431_reg[0]_i_20_n_1 ,\tmp_10_reg_1431_reg[0]_i_20_n_2 ,\tmp_10_reg_1431_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1431[0]_i_29_n_0 ,\tmp_10_reg_1431[0]_i_30_n_0 ,\tmp_10_reg_1431[0]_i_31_n_0 ,\tmp_10_reg_1431[0]_i_32_n_0 }),
        .O(\NLW_tmp_10_reg_1431_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1431[0]_i_33_n_0 ,\tmp_10_reg_1431[0]_i_34_n_0 ,\tmp_10_reg_1431[0]_i_35_n_0 ,\tmp_10_reg_1431[0]_i_36_n_0 }));
  FDRE \tmp_159_0_not_reg_1453_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_159_0_not_reg_1453_reg[0]_0 ),
        .Q(tmp_159_0_not_reg_1453),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_1346[31]_i_1 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_92_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1346[3]_i_2 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\tmp_1_reg_1346[3]_i_2_n_0 ));
  FDRE \tmp_1_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[0]),
        .Q(tmp_1_reg_1346[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[10]),
        .Q(tmp_1_reg_1346[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[11]),
        .Q(tmp_1_reg_1346[11]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[11]_i_1 
       (.CI(\tmp_1_reg_1346_reg[7]_i_1_n_0 ),
        .CO({\tmp_1_reg_1346_reg[11]_i_1_n_0 ,\tmp_1_reg_1346_reg[11]_i_1_n_1 ,\tmp_1_reg_1346_reg[11]_i_1_n_2 ,\tmp_1_reg_1346_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[11:8]),
        .S(\tmp_1_reg_1346_reg[31]_0 [11:8]));
  FDRE \tmp_1_reg_1346_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[12]),
        .Q(tmp_1_reg_1346[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[13]),
        .Q(tmp_1_reg_1346[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[14]),
        .Q(tmp_1_reg_1346[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[15]),
        .Q(tmp_1_reg_1346[15]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[15]_i_1 
       (.CI(\tmp_1_reg_1346_reg[11]_i_1_n_0 ),
        .CO({\tmp_1_reg_1346_reg[15]_i_1_n_0 ,\tmp_1_reg_1346_reg[15]_i_1_n_1 ,\tmp_1_reg_1346_reg[15]_i_1_n_2 ,\tmp_1_reg_1346_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[15:12]),
        .S(\tmp_1_reg_1346_reg[31]_0 [15:12]));
  FDRE \tmp_1_reg_1346_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[16]),
        .Q(tmp_1_reg_1346[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[17]),
        .Q(tmp_1_reg_1346[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[18]),
        .Q(tmp_1_reg_1346[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[19]),
        .Q(tmp_1_reg_1346[19]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[19]_i_1 
       (.CI(\tmp_1_reg_1346_reg[15]_i_1_n_0 ),
        .CO({\tmp_1_reg_1346_reg[19]_i_1_n_0 ,\tmp_1_reg_1346_reg[19]_i_1_n_1 ,\tmp_1_reg_1346_reg[19]_i_1_n_2 ,\tmp_1_reg_1346_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[19:16]),
        .S(\tmp_1_reg_1346_reg[31]_0 [19:16]));
  FDRE \tmp_1_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[1]),
        .Q(tmp_1_reg_1346[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[20]),
        .Q(tmp_1_reg_1346[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[21]),
        .Q(tmp_1_reg_1346[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[22]),
        .Q(tmp_1_reg_1346[22]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[23]),
        .Q(tmp_1_reg_1346[23]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[23]_i_1 
       (.CI(\tmp_1_reg_1346_reg[19]_i_1_n_0 ),
        .CO({\tmp_1_reg_1346_reg[23]_i_1_n_0 ,\tmp_1_reg_1346_reg[23]_i_1_n_1 ,\tmp_1_reg_1346_reg[23]_i_1_n_2 ,\tmp_1_reg_1346_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[23:20]),
        .S(\tmp_1_reg_1346_reg[31]_0 [23:20]));
  FDRE \tmp_1_reg_1346_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[24]),
        .Q(tmp_1_reg_1346[24]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[25]),
        .Q(tmp_1_reg_1346[25]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[26]),
        .Q(tmp_1_reg_1346[26]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[27]),
        .Q(tmp_1_reg_1346[27]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[27]_i_1 
       (.CI(\tmp_1_reg_1346_reg[23]_i_1_n_0 ),
        .CO({\tmp_1_reg_1346_reg[27]_i_1_n_0 ,\tmp_1_reg_1346_reg[27]_i_1_n_1 ,\tmp_1_reg_1346_reg[27]_i_1_n_2 ,\tmp_1_reg_1346_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[27:24]),
        .S(\tmp_1_reg_1346_reg[31]_0 [27:24]));
  FDRE \tmp_1_reg_1346_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[28]),
        .Q(tmp_1_reg_1346[28]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[29]),
        .Q(tmp_1_reg_1346[29]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[2]),
        .Q(tmp_1_reg_1346[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[30]),
        .Q(tmp_1_reg_1346[30]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[31]),
        .Q(tmp_1_reg_1346[31]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[31]_i_2 
       (.CI(\tmp_1_reg_1346_reg[27]_i_1_n_0 ),
        .CO({\NLW_tmp_1_reg_1346_reg[31]_i_2_CO_UNCONNECTED [3],\tmp_1_reg_1346_reg[31]_i_2_n_1 ,\tmp_1_reg_1346_reg[31]_i_2_n_2 ,\tmp_1_reg_1346_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[31:28]),
        .S(\tmp_1_reg_1346_reg[31]_0 [31:28]));
  FDRE \tmp_1_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[3]),
        .Q(tmp_1_reg_1346[3]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_1_reg_1346_reg[3]_i_1_n_0 ,\tmp_1_reg_1346_reg[3]_i_1_n_1 ,\tmp_1_reg_1346_reg[3]_i_1_n_2 ,\tmp_1_reg_1346_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_1_reg_1346_reg[31]_0 [1],1'b0}),
        .O(tmp_1_fu_334_p2[3:0]),
        .S({\tmp_1_reg_1346_reg[31]_0 [3:2],\tmp_1_reg_1346[3]_i_2_n_0 ,\tmp_1_reg_1346_reg[31]_0 [0]}));
  FDRE \tmp_1_reg_1346_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[4]),
        .Q(tmp_1_reg_1346[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[5]),
        .Q(tmp_1_reg_1346[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[6]),
        .Q(tmp_1_reg_1346[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[7]),
        .Q(tmp_1_reg_1346[7]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[7]_i_1 
       (.CI(\tmp_1_reg_1346_reg[3]_i_1_n_0 ),
        .CO({\tmp_1_reg_1346_reg[7]_i_1_n_0 ,\tmp_1_reg_1346_reg[7]_i_1_n_1 ,\tmp_1_reg_1346_reg[7]_i_1_n_2 ,\tmp_1_reg_1346_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[7:4]),
        .S(\tmp_1_reg_1346_reg[31]_0 [7:4]));
  FDRE \tmp_1_reg_1346_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[8]),
        .Q(tmp_1_reg_1346[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[9]),
        .Q(tmp_1_reg_1346[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA0AAA3AA)) 
    \tmp_203_1_reg_1427[0]_i_1 
       (.I0(\tmp_203_1_reg_1427_reg_n_0_[0] ),
        .I1(icmp_fu_426_p2),
        .I2(exitcond461_i_fu_400_p2),
        .I3(ap_CS_fsm_state2),
        .I4(\t_V_reg_306_reg_n_0_[0] ),
        .O(\tmp_203_1_reg_1427[0]_i_1_n_0 ));
  FDRE \tmp_203_1_reg_1427_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_203_1_reg_1427[0]_i_1_n_0 ),
        .Q(\tmp_203_1_reg_1427_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1358[0]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [0]),
        .O(tmp_2_fu_346_p2));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1358[1]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [0]),
        .O(\tmp_2_reg_1358[1]_i_1_n_0 ));
  FDRE \tmp_2_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_2_fu_346_p2),
        .Q(tmp_2_reg_1358[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_2_reg_1358[1]_i_1_n_0 ),
        .Q(tmp_2_reg_1358[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_42_reg_1458[0]_i_1 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_reg_1438[0]),
        .O(row_assign_s_fu_691_p22_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_42_reg_1458[1]_i_1 
       (.I0(Q),
        .I1(tmp_10_reg_1431),
        .O(tmp_42_reg_14580));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_42_reg_1458[1]_i_2 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_reg_1438[0]),
        .I2(p_neg465_i_reg_1351[1]),
        .I3(y_reg_1438[1]),
        .O(row_assign_s_fu_691_p22_out[1]));
  FDRE \tmp_42_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_s_fu_691_p22_out[0]),
        .Q(tmp_42_reg_1458[0]),
        .R(1'b0));
  FDRE \tmp_42_reg_1458_reg[1] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_s_fu_691_p22_out[1]),
        .Q(tmp_42_reg_1458[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_1463[0]_i_1 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_1_reg_1443[0]),
        .O(row_assign_10_1_fu_699_p21_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_43_reg_1463[1]_i_1 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_1_reg_1443[0]),
        .I2(y_1_reg_1443[1]),
        .I3(p_neg465_i_reg_1351[1]),
        .O(row_assign_10_1_fu_699_p21_out[1]));
  FDRE \tmp_43_reg_1463_reg[0] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_10_1_fu_699_p21_out[0]),
        .Q(tmp_43_reg_1463[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_1463_reg[1] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_10_1_fu_699_p21_out[1]),
        .Q(tmp_43_reg_1463[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_44_reg_1468[0]_i_1 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_2_reg_1448[0]),
        .O(row_assign_10_2_fu_707_p20_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_44_reg_1468[1]_i_1 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_2_reg_1448[0]),
        .I2(y_2_reg_1448[1]),
        .I3(p_neg465_i_reg_1351[1]),
        .O(row_assign_10_2_fu_707_p20_out[1]));
  FDRE \tmp_44_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_10_2_fu_707_p20_out[0]),
        .Q(tmp_44_reg_1468[0]),
        .R(1'b0));
  FDRE \tmp_44_reg_1468_reg[1] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_10_2_fu_707_p20_out[1]),
        .Q(tmp_44_reg_1468[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_48_reg_1509[0]_i_1 
       (.I0(x_reg_1486[0]),
        .I1(tmp_2_reg_1358[0]),
        .O(col_assign_1_fu_849_p23_out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \tmp_48_reg_1509[1]_i_1 
       (.I0(exitcond460_i_reg_1473),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(k_buf_0_val_3_addr_reg_15030));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_48_reg_1509[1]_i_2 
       (.I0(tmp_2_reg_1358[0]),
        .I1(x_reg_1486[0]),
        .I2(tmp_2_reg_1358[1]),
        .I3(x_reg_1486[1]),
        .O(col_assign_1_fu_849_p23_out[1]));
  FDRE \tmp_48_reg_1509_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(col_assign_1_fu_849_p23_out[0]),
        .Q(tmp_48_reg_1509[0]),
        .R(1'b0));
  FDRE \tmp_48_reg_1509_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(col_assign_1_fu_849_p23_out[1]),
        .Q(tmp_48_reg_1509[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_6_reg_1400[10]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [8]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I3(\tmp_6_reg_1400[10]_i_2_n_0 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I5(\tmp_s_reg_1341_reg[31]_0 [7]),
        .O(tmp_6_fu_394_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_6_reg_1400[10]_i_2 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [4]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I3(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [3]),
        .O(\tmp_6_reg_1400[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_6_reg_1400[3]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [2]),
        .O(tmp_6_fu_394_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_6_reg_1400[4]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I3(\tmp_s_reg_1341_reg[31]_0 [2]),
        .O(\tmp_6_reg_1400[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_6_reg_1400[5]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I3(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [4]),
        .O(tmp_6_fu_394_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_6_reg_1400[6]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I3(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I5(\tmp_s_reg_1341_reg[31]_0 [4]),
        .O(\tmp_6_reg_1400[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_6_reg_1400[7]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I1(\tmp_6_reg_1400[10]_i_2_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [5]),
        .O(\tmp_6_reg_1400[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_6_reg_1400[8]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I2(\tmp_6_reg_1400[10]_i_2_n_0 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [6]),
        .O(tmp_6_fu_394_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_6_reg_1400[9]_i_1 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [8]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I3(\tmp_6_reg_1400[10]_i_2_n_0 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [5]),
        .O(tmp_6_fu_394_p2[9]));
  FDRE \tmp_6_reg_1400_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[10]),
        .Q(tmp_6_reg_1400_reg__0[9]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[3]),
        .Q(tmp_6_reg_1400_reg__0[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_6_reg_1400[4]_i_1_n_0 ),
        .Q(tmp_6_reg_1400_reg__0[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[5]),
        .Q(tmp_6_reg_1400_reg__0[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_6_reg_1400[6]_i_1_n_0 ),
        .Q(tmp_6_reg_1400_reg__0[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_6_reg_1400[7]_i_1_n_0 ),
        .Q(tmp_6_reg_1400_reg__0[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[8]),
        .Q(tmp_6_reg_1400_reg__0[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[9]),
        .Q(tmp_6_reg_1400_reg__0[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_10 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I3(\t_V_reg_306_reg_n_0_[25] ),
        .O(\tmp_7_reg_1413[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_12 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I1(\t_V_reg_306_reg_n_0_[22] ),
        .I2(\t_V_reg_306_reg_n_0_[23] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [23]),
        .O(\tmp_7_reg_1413[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_13 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I1(\t_V_reg_306_reg_n_0_[20] ),
        .I2(\t_V_reg_306_reg_n_0_[21] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [21]),
        .O(\tmp_7_reg_1413[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_14 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I1(\t_V_reg_306_reg_n_0_[18] ),
        .I2(\t_V_reg_306_reg_n_0_[19] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [19]),
        .O(\tmp_7_reg_1413[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_15 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I1(\t_V_reg_306_reg_n_0_[16] ),
        .I2(\t_V_reg_306_reg_n_0_[17] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [17]),
        .O(\tmp_7_reg_1413[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_16 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I3(\t_V_reg_306_reg_n_0_[23] ),
        .O(\tmp_7_reg_1413[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_17 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I3(\t_V_reg_306_reg_n_0_[21] ),
        .O(\tmp_7_reg_1413[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_18 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I3(\t_V_reg_306_reg_n_0_[19] ),
        .O(\tmp_7_reg_1413[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_19 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I3(\t_V_reg_306_reg_n_0_[17] ),
        .O(\tmp_7_reg_1413[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_21 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I1(\t_V_reg_306_reg_n_0_[14] ),
        .I2(\t_V_reg_306_reg_n_0_[15] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [15]),
        .O(\tmp_7_reg_1413[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_22 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I1(\t_V_reg_306_reg_n_0_[12] ),
        .I2(\t_V_reg_306_reg_n_0_[13] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [13]),
        .O(\tmp_7_reg_1413[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_23 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I1(\t_V_reg_306_reg_n_0_[10] ),
        .I2(\t_V_reg_306_reg_n_0_[11] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [11]),
        .O(\tmp_7_reg_1413[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_24 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I1(\t_V_reg_306_reg_n_0_[8] ),
        .I2(\t_V_reg_306_reg_n_0_[9] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [9]),
        .O(\tmp_7_reg_1413[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_25 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I3(\t_V_reg_306_reg_n_0_[15] ),
        .O(\tmp_7_reg_1413[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_26 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I3(\t_V_reg_306_reg_n_0_[13] ),
        .O(\tmp_7_reg_1413[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_27 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I3(\t_V_reg_306_reg_n_0_[11] ),
        .O(\tmp_7_reg_1413[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_28 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I3(\t_V_reg_306_reg_n_0_[9] ),
        .O(\tmp_7_reg_1413[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_29 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I1(\t_V_reg_306_reg_n_0_[6] ),
        .I2(\t_V_reg_306_reg_n_0_[7] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [7]),
        .O(\tmp_7_reg_1413[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_3 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I1(\t_V_reg_306_reg_n_0_[30] ),
        .I2(\t_V_reg_306_reg_n_0_[31] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [31]),
        .O(\tmp_7_reg_1413[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_30 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I1(\t_V_reg_306_reg_n_0_[4] ),
        .I2(\t_V_reg_306_reg_n_0_[5] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [5]),
        .O(\tmp_7_reg_1413[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_31 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I1(\t_V_reg_306_reg_n_0_[2] ),
        .I2(\t_V_reg_306_reg_n_0_[3] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [3]),
        .O(\tmp_7_reg_1413[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_32 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(\t_V_reg_306_reg_n_0_[0] ),
        .I2(\t_V_reg_306_reg_n_0_[1] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\tmp_7_reg_1413[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_33 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I3(\t_V_reg_306_reg_n_0_[7] ),
        .O(\tmp_7_reg_1413[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_34 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I3(\t_V_reg_306_reg_n_0_[5] ),
        .O(\tmp_7_reg_1413[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_35 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I3(\t_V_reg_306_reg_n_0_[3] ),
        .O(\tmp_7_reg_1413[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_36 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I3(\t_V_reg_306_reg_n_0_[1] ),
        .O(\tmp_7_reg_1413[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_4 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I1(\t_V_reg_306_reg_n_0_[28] ),
        .I2(\t_V_reg_306_reg_n_0_[29] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [29]),
        .O(\tmp_7_reg_1413[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_5 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I1(\t_V_reg_306_reg_n_0_[26] ),
        .I2(\t_V_reg_306_reg_n_0_[27] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [27]),
        .O(\tmp_7_reg_1413[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_6 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I1(\t_V_reg_306_reg_n_0_[24] ),
        .I2(\t_V_reg_306_reg_n_0_[25] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [25]),
        .O(\tmp_7_reg_1413[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_7 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I3(\t_V_reg_306_reg_n_0_[31] ),
        .O(\tmp_7_reg_1413[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_8 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I3(\t_V_reg_306_reg_n_0_[29] ),
        .O(\tmp_7_reg_1413[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_9 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I3(\t_V_reg_306_reg_n_0_[27] ),
        .O(\tmp_7_reg_1413[0]_i_9_n_0 ));
  FDRE \tmp_7_reg_1413_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_7_fu_411_p2),
        .Q(tmp_7_reg_1413),
        .R(1'b0));
  CARRY4 \tmp_7_reg_1413_reg[0]_i_1 
       (.CI(\tmp_7_reg_1413_reg[0]_i_2_n_0 ),
        .CO({tmp_7_fu_411_p2,\tmp_7_reg_1413_reg[0]_i_1_n_1 ,\tmp_7_reg_1413_reg[0]_i_1_n_2 ,\tmp_7_reg_1413_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_1413[0]_i_3_n_0 ,\tmp_7_reg_1413[0]_i_4_n_0 ,\tmp_7_reg_1413[0]_i_5_n_0 ,\tmp_7_reg_1413[0]_i_6_n_0 }),
        .O(\NLW_tmp_7_reg_1413_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_7_reg_1413[0]_i_7_n_0 ,\tmp_7_reg_1413[0]_i_8_n_0 ,\tmp_7_reg_1413[0]_i_9_n_0 ,\tmp_7_reg_1413[0]_i_10_n_0 }));
  CARRY4 \tmp_7_reg_1413_reg[0]_i_11 
       (.CI(\tmp_7_reg_1413_reg[0]_i_20_n_0 ),
        .CO({\tmp_7_reg_1413_reg[0]_i_11_n_0 ,\tmp_7_reg_1413_reg[0]_i_11_n_1 ,\tmp_7_reg_1413_reg[0]_i_11_n_2 ,\tmp_7_reg_1413_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_1413[0]_i_21_n_0 ,\tmp_7_reg_1413[0]_i_22_n_0 ,\tmp_7_reg_1413[0]_i_23_n_0 ,\tmp_7_reg_1413[0]_i_24_n_0 }),
        .O(\NLW_tmp_7_reg_1413_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_7_reg_1413[0]_i_25_n_0 ,\tmp_7_reg_1413[0]_i_26_n_0 ,\tmp_7_reg_1413[0]_i_27_n_0 ,\tmp_7_reg_1413[0]_i_28_n_0 }));
  CARRY4 \tmp_7_reg_1413_reg[0]_i_2 
       (.CI(\tmp_7_reg_1413_reg[0]_i_11_n_0 ),
        .CO({\tmp_7_reg_1413_reg[0]_i_2_n_0 ,\tmp_7_reg_1413_reg[0]_i_2_n_1 ,\tmp_7_reg_1413_reg[0]_i_2_n_2 ,\tmp_7_reg_1413_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_1413[0]_i_12_n_0 ,\tmp_7_reg_1413[0]_i_13_n_0 ,\tmp_7_reg_1413[0]_i_14_n_0 ,\tmp_7_reg_1413[0]_i_15_n_0 }),
        .O(\NLW_tmp_7_reg_1413_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_7_reg_1413[0]_i_16_n_0 ,\tmp_7_reg_1413[0]_i_17_n_0 ,\tmp_7_reg_1413[0]_i_18_n_0 ,\tmp_7_reg_1413[0]_i_19_n_0 }));
  CARRY4 \tmp_7_reg_1413_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_7_reg_1413_reg[0]_i_20_n_0 ,\tmp_7_reg_1413_reg[0]_i_20_n_1 ,\tmp_7_reg_1413_reg[0]_i_20_n_2 ,\tmp_7_reg_1413_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_1413[0]_i_29_n_0 ,\tmp_7_reg_1413[0]_i_30_n_0 ,\tmp_7_reg_1413[0]_i_31_n_0 ,\tmp_7_reg_1413[0]_i_32_n_0 }),
        .O(\NLW_tmp_7_reg_1413_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_7_reg_1413[0]_i_33_n_0 ,\tmp_7_reg_1413[0]_i_34_n_0 ,\tmp_7_reg_1413[0]_i_35_n_0 ,\tmp_7_reg_1413[0]_i_36_n_0 }));
  LUT5 #(
    .INIT(32'hA3AAA0AA)) 
    \tmp_9_reg_1423[0]_i_1 
       (.I0(\tmp_9_reg_1423_reg_n_0_[0] ),
        .I1(icmp_fu_426_p2),
        .I2(exitcond461_i_fu_400_p2),
        .I3(ap_CS_fsm_state2),
        .I4(\t_V_reg_306_reg_n_0_[0] ),
        .O(\tmp_9_reg_1423[0]_i_1_n_0 ));
  FDRE \tmp_9_reg_1423_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_reg_1423[0]_i_1_n_0 ),
        .Q(\tmp_9_reg_1423_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_1341[3]_i_2 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .O(\tmp_s_reg_1341[3]_i_2_n_0 ));
  FDRE \tmp_s_reg_1341_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[0]),
        .Q(tmp_s_reg_1341[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[10]),
        .Q(tmp_s_reg_1341[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[11]),
        .Q(tmp_s_reg_1341[11]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[11]_i_1 
       (.CI(\tmp_s_reg_1341_reg[7]_i_1_n_0 ),
        .CO({\tmp_s_reg_1341_reg[11]_i_1_n_0 ,\tmp_s_reg_1341_reg[11]_i_1_n_1 ,\tmp_s_reg_1341_reg[11]_i_1_n_2 ,\tmp_s_reg_1341_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[11:8]),
        .S(\tmp_s_reg_1341_reg[31]_0 [11:8]));
  FDRE \tmp_s_reg_1341_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[12]),
        .Q(tmp_s_reg_1341[12]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[13]),
        .Q(tmp_s_reg_1341[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[14]),
        .Q(tmp_s_reg_1341[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[15]),
        .Q(tmp_s_reg_1341[15]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[15]_i_1 
       (.CI(\tmp_s_reg_1341_reg[11]_i_1_n_0 ),
        .CO({\tmp_s_reg_1341_reg[15]_i_1_n_0 ,\tmp_s_reg_1341_reg[15]_i_1_n_1 ,\tmp_s_reg_1341_reg[15]_i_1_n_2 ,\tmp_s_reg_1341_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[15:12]),
        .S(\tmp_s_reg_1341_reg[31]_0 [15:12]));
  FDRE \tmp_s_reg_1341_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[16]),
        .Q(tmp_s_reg_1341[16]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[17]),
        .Q(tmp_s_reg_1341[17]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[18]),
        .Q(tmp_s_reg_1341[18]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[19]),
        .Q(tmp_s_reg_1341[19]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[19]_i_1 
       (.CI(\tmp_s_reg_1341_reg[15]_i_1_n_0 ),
        .CO({\tmp_s_reg_1341_reg[19]_i_1_n_0 ,\tmp_s_reg_1341_reg[19]_i_1_n_1 ,\tmp_s_reg_1341_reg[19]_i_1_n_2 ,\tmp_s_reg_1341_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[19:16]),
        .S(\tmp_s_reg_1341_reg[31]_0 [19:16]));
  FDRE \tmp_s_reg_1341_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[1]),
        .Q(tmp_s_reg_1341[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[20]),
        .Q(tmp_s_reg_1341[20]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[21]),
        .Q(tmp_s_reg_1341[21]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[22]),
        .Q(tmp_s_reg_1341[22]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[23]),
        .Q(tmp_s_reg_1341[23]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[23]_i_1 
       (.CI(\tmp_s_reg_1341_reg[19]_i_1_n_0 ),
        .CO({\tmp_s_reg_1341_reg[23]_i_1_n_0 ,\tmp_s_reg_1341_reg[23]_i_1_n_1 ,\tmp_s_reg_1341_reg[23]_i_1_n_2 ,\tmp_s_reg_1341_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[23:20]),
        .S(\tmp_s_reg_1341_reg[31]_0 [23:20]));
  FDRE \tmp_s_reg_1341_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[24]),
        .Q(tmp_s_reg_1341[24]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[25]),
        .Q(tmp_s_reg_1341[25]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[26]),
        .Q(tmp_s_reg_1341[26]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[27]),
        .Q(tmp_s_reg_1341[27]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[27]_i_1 
       (.CI(\tmp_s_reg_1341_reg[23]_i_1_n_0 ),
        .CO({\tmp_s_reg_1341_reg[27]_i_1_n_0 ,\tmp_s_reg_1341_reg[27]_i_1_n_1 ,\tmp_s_reg_1341_reg[27]_i_1_n_2 ,\tmp_s_reg_1341_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[27:24]),
        .S(\tmp_s_reg_1341_reg[31]_0 [27:24]));
  FDRE \tmp_s_reg_1341_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[28]),
        .Q(tmp_s_reg_1341[28]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[29]),
        .Q(tmp_s_reg_1341[29]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[2]),
        .Q(tmp_s_reg_1341[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[30]),
        .Q(tmp_s_reg_1341[30]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[31]),
        .Q(tmp_s_reg_1341[31]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[31]_i_1 
       (.CI(\tmp_s_reg_1341_reg[27]_i_1_n_0 ),
        .CO({\NLW_tmp_s_reg_1341_reg[31]_i_1_CO_UNCONNECTED [3],\tmp_s_reg_1341_reg[31]_i_1_n_1 ,\tmp_s_reg_1341_reg[31]_i_1_n_2 ,\tmp_s_reg_1341_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[31:28]),
        .S(\tmp_s_reg_1341_reg[31]_0 [31:28]));
  FDRE \tmp_s_reg_1341_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[3]),
        .Q(tmp_s_reg_1341[3]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\tmp_s_reg_1341_reg[3]_i_1_n_0 ,\tmp_s_reg_1341_reg[3]_i_1_n_1 ,\tmp_s_reg_1341_reg[3]_i_1_n_2 ,\tmp_s_reg_1341_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_1341_reg[31]_0 [1],1'b0}),
        .O(tmp_s_fu_328_p2[3:0]),
        .S({\tmp_s_reg_1341_reg[31]_0 [3:2],\tmp_s_reg_1341[3]_i_2_n_0 ,\tmp_s_reg_1341_reg[31]_0 [0]}));
  FDRE \tmp_s_reg_1341_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[4]),
        .Q(tmp_s_reg_1341[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[5]),
        .Q(tmp_s_reg_1341[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[6]),
        .Q(tmp_s_reg_1341[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[7]),
        .Q(tmp_s_reg_1341[7]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[7]_i_1 
       (.CI(\tmp_s_reg_1341_reg[3]_i_1_n_0 ),
        .CO({\tmp_s_reg_1341_reg[7]_i_1_n_0 ,\tmp_s_reg_1341_reg[7]_i_1_n_1 ,\tmp_s_reg_1341_reg[7]_i_1_n_2 ,\tmp_s_reg_1341_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[7:4]),
        .S(\tmp_s_reg_1341_reg[31]_0 [7:4]));
  FDRE \tmp_s_reg_1341_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[8]),
        .Q(tmp_s_reg_1341[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[9]),
        .Q(tmp_s_reg_1341[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h45FF00BA)) 
    \x_reg_1486[0]_i_1 
       (.I0(tmp_18_fu_795_p2),
        .I1(p_0_in1_in),
        .I2(tmp_17_fu_762_p2),
        .I3(t_V_4_reg_317_reg__0),
        .I4(p_assign_2_fu_800_p2[0]),
        .O(x_fu_831_p3[0]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[10]_i_1 
       (.I0(p_assign_1_fu_781_p2[10]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[10]_i_4_n_6 ),
        .I5(p_assign_2_fu_800_p2[10]),
        .O(x_fu_831_p3[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_100 
       (.I0(t_V_4_reg_317_reg[14]),
        .O(\x_reg_1486[10]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_101 
       (.I0(t_V_4_reg_317_reg[13]),
        .O(\x_reg_1486[10]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_102 
       (.I0(t_V_4_reg_317_reg[12]),
        .O(\x_reg_1486[10]_i_102_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \x_reg_1486[10]_i_11 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [31]),
        .I1(p_assign_1_fu_781_p2[31]),
        .I2(p_0_in1_in),
        .I3(\tmp_s_reg_1341_reg[31]_0 [30]),
        .I4(\or_cond_i_i_reg_1482_reg[0]_i_4_n_6 ),
        .I5(p_assign_1_fu_781_p2[30]),
        .O(\x_reg_1486[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_12 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [29]),
        .I1(\x_reg_1486[10]_i_36_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [28]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[28]),
        .O(\x_reg_1486[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_13 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [27]),
        .I1(\x_reg_1486[10]_i_37_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [26]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[26]),
        .O(\x_reg_1486[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_14 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [25]),
        .I1(\x_reg_1486[10]_i_39_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [24]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[24]),
        .O(\x_reg_1486[10]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \x_reg_1486[10]_i_15 
       (.I0(p_assign_1_fu_781_p2[31]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [31]),
        .I2(p_assign_1_fu_781_p2[30]),
        .I3(p_0_in1_in),
        .I4(\or_cond_i_i_reg_1482_reg[0]_i_4_n_6 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [30]),
        .O(\x_reg_1486[10]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_16 
       (.I0(\x_reg_1486[10]_i_40_n_0 ),
        .I1(p_assign_1_fu_781_p2[28]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [28]),
        .O(\x_reg_1486[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_17 
       (.I0(\x_reg_1486[10]_i_41_n_0 ),
        .I1(p_assign_1_fu_781_p2[26]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14_n_6 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [26]),
        .O(\x_reg_1486[10]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_18 
       (.I0(\x_reg_1486[10]_i_42_n_0 ),
        .I1(p_assign_1_fu_781_p2[24]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [24]),
        .O(\x_reg_1486[10]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_19 
       (.I0(t_V_4_reg_317_reg[12]),
        .O(\x_reg_1486[10]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_20 
       (.I0(t_V_4_reg_317_reg[11]),
        .O(\x_reg_1486[10]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_21 
       (.I0(t_V_4_reg_317_reg[10]),
        .O(\x_reg_1486[10]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_22 
       (.I0(t_V_4_reg_317_reg[9]),
        .O(\x_reg_1486[10]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_23 
       (.I0(tmp_6_reg_1400_reg__0[9]),
        .I1(\x_reg_1486_reg[10]_i_4_n_6 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[10]),
        .O(\x_reg_1486[10]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_24 
       (.I0(tmp_6_reg_1400_reg__0[8]),
        .I1(\x_reg_1486_reg[10]_i_4_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[9]),
        .O(\x_reg_1486[10]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_25 
       (.I0(tmp_6_reg_1400_reg__0[7]),
        .I1(\x_reg_1486_reg[8]_i_2_n_4 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[8]),
        .O(\x_reg_1486[10]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_27 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [23]),
        .I1(\x_reg_1486[10]_i_52_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [22]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[22]),
        .O(\x_reg_1486[10]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_28 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [21]),
        .I1(\x_reg_1486[10]_i_54_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [20]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[20]),
        .O(\x_reg_1486[10]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_29 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [19]),
        .I1(\x_reg_1486[10]_i_55_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [18]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[18]),
        .O(\x_reg_1486[10]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_30 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [17]),
        .I1(\x_reg_1486[10]_i_57_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [16]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[16]),
        .O(\x_reg_1486[10]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_31 
       (.I0(\x_reg_1486[10]_i_58_n_0 ),
        .I1(p_assign_1_fu_781_p2[22]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27_n_6 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [22]),
        .O(\x_reg_1486[10]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_32 
       (.I0(\x_reg_1486[10]_i_59_n_0 ),
        .I1(p_assign_1_fu_781_p2[20]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [20]),
        .O(\x_reg_1486[10]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_33 
       (.I0(\x_reg_1486[10]_i_60_n_0 ),
        .I1(p_assign_1_fu_781_p2[18]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41_n_6 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [18]),
        .O(\x_reg_1486[10]_i_33_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_34 
       (.I0(\x_reg_1486[10]_i_61_n_0 ),
        .I1(p_assign_1_fu_781_p2[16]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [16]),
        .O(\x_reg_1486[10]_i_34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_36 
       (.I0(p_assign_1_fu_781_p2[29]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_4_n_7 ),
        .O(\x_reg_1486[10]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_37 
       (.I0(p_assign_1_fu_781_p2[27]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_14_n_5 ),
        .O(\x_reg_1486[10]_i_37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_39 
       (.I0(p_assign_1_fu_781_p2[25]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_14_n_7 ),
        .O(\x_reg_1486[10]_i_39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_40 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [29]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_4_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[29]),
        .O(\x_reg_1486[10]_i_40_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_41 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [27]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_14_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[27]),
        .O(\x_reg_1486[10]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_42 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [25]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_14_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[25]),
        .O(\x_reg_1486[10]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_44 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [15]),
        .I1(\x_reg_1486[10]_i_78_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [14]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[14]),
        .O(\x_reg_1486[10]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_45 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [13]),
        .I1(\x_reg_1486[10]_i_80_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [12]),
        .I3(\x_reg_1486_reg[10]_i_4_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[12]),
        .O(\x_reg_1486[10]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \x_reg_1486[10]_i_46 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [11]),
        .I1(\x_reg_1486_reg[10]_i_4_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[11]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [10]),
        .I5(\x_reg_1486[10]_i_81_n_0 ),
        .O(\x_reg_1486[10]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_47 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I1(\x_reg_1486[10]_i_82_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [8]),
        .I3(\x_reg_1486_reg[8]_i_2_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[8]),
        .O(\x_reg_1486[10]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_48 
       (.I0(\x_reg_1486[10]_i_83_n_0 ),
        .I1(p_assign_1_fu_781_p2[14]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42_n_6 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [14]),
        .O(\x_reg_1486[10]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_49 
       (.I0(\x_reg_1486[10]_i_84_n_0 ),
        .I1(p_assign_1_fu_781_p2[12]),
        .I2(p_0_in1_in),
        .I3(\x_reg_1486_reg[10]_i_4_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [12]),
        .O(\x_reg_1486[10]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_50 
       (.I0(p_assign_1_fu_781_p2[11]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[10]_i_4_n_5 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [11]),
        .I4(\x_reg_1486[10]_i_81_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [10]),
        .O(\x_reg_1486[10]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_51 
       (.I0(p_assign_1_fu_781_p2[9]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[10]_i_4_n_7 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I4(\x_reg_1486[10]_i_85_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [8]),
        .O(\x_reg_1486[10]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_52 
       (.I0(p_assign_1_fu_781_p2[23]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_27_n_5 ),
        .O(\x_reg_1486[10]_i_52_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_54 
       (.I0(p_assign_1_fu_781_p2[21]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_27_n_7 ),
        .O(\x_reg_1486[10]_i_54_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_55 
       (.I0(p_assign_1_fu_781_p2[19]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_41_n_5 ),
        .O(\x_reg_1486[10]_i_55_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_57 
       (.I0(p_assign_1_fu_781_p2[17]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_41_n_7 ),
        .O(\x_reg_1486[10]_i_57_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_58 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [23]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_27_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[23]),
        .O(\x_reg_1486[10]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_59 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [21]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_27_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[21]),
        .O(\x_reg_1486[10]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_6 
       (.I0(t_V_4_reg_317_reg[11]),
        .O(\x_reg_1486[10]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_60 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [19]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_41_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[19]),
        .O(\x_reg_1486[10]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_61 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [17]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_41_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[17]),
        .O(\x_reg_1486[10]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_62 
       (.I0(t_V_4_reg_317_reg[31]),
        .O(\x_reg_1486[10]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_63 
       (.I0(t_V_4_reg_317_reg[30]),
        .O(\x_reg_1486[10]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_64 
       (.I0(t_V_4_reg_317_reg[29]),
        .O(\x_reg_1486[10]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_65 
       (.I0(t_V_4_reg_317_reg[28]),
        .O(\x_reg_1486[10]_i_65_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_66 
       (.I0(t_V_4_reg_317_reg[27]),
        .O(\x_reg_1486[10]_i_66_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_67 
       (.I0(t_V_4_reg_317_reg[26]),
        .O(\x_reg_1486[10]_i_67_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_68 
       (.I0(t_V_4_reg_317_reg[25]),
        .O(\x_reg_1486[10]_i_68_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_69 
       (.I0(t_V_4_reg_317_reg[24]),
        .O(\x_reg_1486[10]_i_69_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_7 
       (.I0(t_V_4_reg_317_reg[10]),
        .O(\x_reg_1486[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_70 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I1(\x_reg_1486[10]_i_94_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I3(\x_reg_1486_reg[8]_i_2_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[6]),
        .O(\x_reg_1486[10]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_71 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I1(\x_reg_1486[10]_i_95_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [4]),
        .I3(\x_reg_1486_reg[4]_i_2_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[4]),
        .O(\x_reg_1486[10]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_72 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I1(\x_reg_1486[10]_i_96_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I3(\x_reg_1486_reg[4]_i_2_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[2]),
        .O(\x_reg_1486[10]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'hABFB02A202A202A2)) 
    \x_reg_1486[10]_i_73 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I1(\x_reg_1486_reg[4]_i_2_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[1]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I5(t_V_4_reg_317_reg__0),
        .O(\x_reg_1486[10]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_74 
       (.I0(p_assign_1_fu_781_p2[6]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I4(\x_reg_1486[10]_i_94_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [7]),
        .O(\x_reg_1486[10]_i_74_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_75 
       (.I0(p_assign_1_fu_781_p2[5]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2_n_7 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I4(\x_reg_1486[10]_i_97_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [4]),
        .O(\x_reg_1486[10]_i_75_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_76 
       (.I0(p_assign_1_fu_781_p2[3]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[4]_i_2_n_5 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I4(\x_reg_1486[10]_i_98_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [2]),
        .O(\x_reg_1486[10]_i_76_n_0 ));
  LUT6 #(
    .INIT(64'h6066600006000666)) 
    \x_reg_1486[10]_i_77 
       (.I0(t_V_4_reg_317_reg__0),
        .I1(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I2(p_assign_1_fu_781_p2[1]),
        .I3(p_0_in1_in),
        .I4(\x_reg_1486_reg[4]_i_2_n_7 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [1]),
        .O(\x_reg_1486[10]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_78 
       (.I0(p_assign_1_fu_781_p2[15]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_42_n_5 ),
        .O(\x_reg_1486[10]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_8 
       (.I0(t_V_4_reg_317_reg[9]),
        .O(\x_reg_1486[10]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_80 
       (.I0(p_assign_1_fu_781_p2[13]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_42_n_7 ),
        .O(\x_reg_1486[10]_i_80_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_81 
       (.I0(p_assign_1_fu_781_p2[10]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[10]_i_4_n_6 ),
        .O(\x_reg_1486[10]_i_81_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_82 
       (.I0(p_assign_1_fu_781_p2[9]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[10]_i_4_n_7 ),
        .O(\x_reg_1486[10]_i_82_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_83 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [15]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_42_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[15]),
        .O(\x_reg_1486[10]_i_83_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_84 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [13]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_42_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[13]),
        .O(\x_reg_1486[10]_i_84_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_85 
       (.I0(p_assign_1_fu_781_p2[8]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2_n_4 ),
        .O(\x_reg_1486[10]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_86 
       (.I0(t_V_4_reg_317_reg[23]),
        .O(\x_reg_1486[10]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_87 
       (.I0(t_V_4_reg_317_reg[22]),
        .O(\x_reg_1486[10]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_88 
       (.I0(t_V_4_reg_317_reg[21]),
        .O(\x_reg_1486[10]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_89 
       (.I0(t_V_4_reg_317_reg[20]),
        .O(\x_reg_1486[10]_i_89_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_9 
       (.I0(t_V_4_reg_317_reg[8]),
        .O(\x_reg_1486[10]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_90 
       (.I0(t_V_4_reg_317_reg[19]),
        .O(\x_reg_1486[10]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_91 
       (.I0(t_V_4_reg_317_reg[18]),
        .O(\x_reg_1486[10]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_92 
       (.I0(t_V_4_reg_317_reg[17]),
        .O(\x_reg_1486[10]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_93 
       (.I0(t_V_4_reg_317_reg[16]),
        .O(\x_reg_1486[10]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_94 
       (.I0(p_assign_1_fu_781_p2[7]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2_n_5 ),
        .O(\x_reg_1486[10]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_95 
       (.I0(p_assign_1_fu_781_p2[5]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2_n_7 ),
        .O(\x_reg_1486[10]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_96 
       (.I0(p_assign_1_fu_781_p2[3]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[4]_i_2_n_5 ),
        .O(\x_reg_1486[10]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_97 
       (.I0(p_assign_1_fu_781_p2[4]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[4]_i_2_n_4 ),
        .O(\x_reg_1486[10]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_98 
       (.I0(p_assign_1_fu_781_p2[2]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[4]_i_2_n_6 ),
        .O(\x_reg_1486[10]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_99 
       (.I0(t_V_4_reg_317_reg[15]),
        .O(\x_reg_1486[10]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[1]_i_1 
       (.I0(p_assign_1_fu_781_p2[1]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[4]_i_2_n_7 ),
        .I5(p_assign_2_fu_800_p2[1]),
        .O(x_fu_831_p3[1]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[2]_i_1 
       (.I0(p_assign_1_fu_781_p2[2]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[4]_i_2_n_6 ),
        .I5(p_assign_2_fu_800_p2[2]),
        .O(x_fu_831_p3[2]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[3]_i_1 
       (.I0(p_assign_1_fu_781_p2[3]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[4]_i_2_n_5 ),
        .I5(p_assign_2_fu_800_p2[3]),
        .O(x_fu_831_p3[3]));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[3]_i_10 
       (.I0(tmp_2_reg_1358[0]),
        .I1(\x_reg_1486_reg[4]_i_2_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[1]),
        .O(\x_reg_1486[3]_i_10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[3]_i_4 
       (.I0(t_V_4_reg_317_reg[1]),
        .O(\x_reg_1486[3]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[3]_i_5 
       (.I0(t_V_4_reg_317_reg[3]),
        .O(\x_reg_1486[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[3]_i_6 
       (.I0(t_V_4_reg_317_reg[2]),
        .O(\x_reg_1486[3]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[3]_i_7 
       (.I0(t_V_4_reg_317_reg__0),
        .O(p_assign_1_fu_781_p2[0]));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[3]_i_8 
       (.I0(tmp_6_reg_1400_reg__0[2]),
        .I1(\x_reg_1486_reg[4]_i_2_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[3]),
        .O(\x_reg_1486[3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[3]_i_9 
       (.I0(tmp_2_reg_1358[1]),
        .I1(\x_reg_1486_reg[4]_i_2_n_6 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[2]),
        .O(\x_reg_1486[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[4]_i_1 
       (.I0(p_assign_1_fu_781_p2[4]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[4]_i_2_n_4 ),
        .I5(p_assign_2_fu_800_p2[4]),
        .O(x_fu_831_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[4]_i_3 
       (.I0(t_V_4_reg_317_reg[4]),
        .O(\x_reg_1486[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[4]_i_4 
       (.I0(t_V_4_reg_317_reg[3]),
        .O(\x_reg_1486[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[4]_i_5 
       (.I0(t_V_4_reg_317_reg[2]),
        .O(\x_reg_1486[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[4]_i_6 
       (.I0(t_V_4_reg_317_reg[1]),
        .O(\x_reg_1486[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[5]_i_1 
       (.I0(p_assign_1_fu_781_p2[5]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[8]_i_2_n_7 ),
        .I5(p_assign_2_fu_800_p2[5]),
        .O(x_fu_831_p3[5]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[6]_i_1 
       (.I0(p_assign_1_fu_781_p2[6]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[8]_i_2_n_6 ),
        .I5(p_assign_2_fu_800_p2[6]),
        .O(x_fu_831_p3[6]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[7]_i_1 
       (.I0(p_assign_1_fu_781_p2[7]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[8]_i_2_n_5 ),
        .I5(p_assign_2_fu_800_p2[7]),
        .O(x_fu_831_p3[7]));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[7]_i_10 
       (.I0(tmp_6_reg_1400_reg__0[4]),
        .I1(\x_reg_1486_reg[8]_i_2_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[5]),
        .O(\x_reg_1486[7]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[7]_i_11 
       (.I0(tmp_6_reg_1400_reg__0[3]),
        .I1(\x_reg_1486_reg[4]_i_2_n_4 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[4]),
        .O(\x_reg_1486[7]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[7]_i_4 
       (.I0(t_V_4_reg_317_reg[7]),
        .O(\x_reg_1486[7]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[7]_i_5 
       (.I0(t_V_4_reg_317_reg[6]),
        .O(\x_reg_1486[7]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[7]_i_6 
       (.I0(t_V_4_reg_317_reg[5]),
        .O(\x_reg_1486[7]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[7]_i_7 
       (.I0(t_V_4_reg_317_reg[4]),
        .O(\x_reg_1486[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[7]_i_8 
       (.I0(tmp_6_reg_1400_reg__0[6]),
        .I1(\x_reg_1486_reg[8]_i_2_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[7]),
        .O(\x_reg_1486[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[7]_i_9 
       (.I0(tmp_6_reg_1400_reg__0[5]),
        .I1(\x_reg_1486_reg[8]_i_2_n_6 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[6]),
        .O(\x_reg_1486[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[8]_i_1 
       (.I0(p_assign_1_fu_781_p2[8]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[8]_i_2_n_4 ),
        .I5(p_assign_2_fu_800_p2[8]),
        .O(x_fu_831_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[8]_i_3 
       (.I0(t_V_4_reg_317_reg[8]),
        .O(\x_reg_1486[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[8]_i_4 
       (.I0(t_V_4_reg_317_reg[7]),
        .O(\x_reg_1486[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[8]_i_5 
       (.I0(t_V_4_reg_317_reg[6]),
        .O(\x_reg_1486[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[8]_i_6 
       (.I0(t_V_4_reg_317_reg[5]),
        .O(\x_reg_1486[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[9]_i_1 
       (.I0(p_assign_1_fu_781_p2[9]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[10]_i_4_n_7 ),
        .I5(p_assign_2_fu_800_p2[9]),
        .O(x_fu_831_p3[9]));
  FDRE \x_reg_1486_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[0]),
        .Q(x_reg_1486[0]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[10] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[10]),
        .Q(x_reg_1486[10]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[10]_i_10 
       (.CI(\x_reg_1486_reg[10]_i_26_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_10_n_0 ,\x_reg_1486_reg[10]_i_10_n_1 ,\x_reg_1486_reg[10]_i_10_n_2 ,\x_reg_1486_reg[10]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1486[10]_i_27_n_0 ,\x_reg_1486[10]_i_28_n_0 ,\x_reg_1486[10]_i_29_n_0 ,\x_reg_1486[10]_i_30_n_0 }),
        .O(\NLW_x_reg_1486_reg[10]_i_10_O_UNCONNECTED [3:0]),
        .S({\x_reg_1486[10]_i_31_n_0 ,\x_reg_1486[10]_i_32_n_0 ,\x_reg_1486[10]_i_33_n_0 ,\x_reg_1486[10]_i_34_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_2 
       (.CI(\x_reg_1486_reg[7]_i_2_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_2_n_0 ,\x_reg_1486_reg[10]_i_2_n_1 ,\x_reg_1486_reg[10]_i_2_n_2 ,\x_reg_1486_reg[10]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[11:8]),
        .S({\x_reg_1486[10]_i_6_n_0 ,\x_reg_1486[10]_i_7_n_0 ,\x_reg_1486[10]_i_8_n_0 ,\x_reg_1486[10]_i_9_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_26 
       (.CI(\x_reg_1486_reg[10]_i_43_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_26_n_0 ,\x_reg_1486_reg[10]_i_26_n_1 ,\x_reg_1486_reg[10]_i_26_n_2 ,\x_reg_1486_reg[10]_i_26_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1486[10]_i_44_n_0 ,\x_reg_1486[10]_i_45_n_0 ,\x_reg_1486[10]_i_46_n_0 ,\x_reg_1486[10]_i_47_n_0 }),
        .O(\NLW_x_reg_1486_reg[10]_i_26_O_UNCONNECTED [3:0]),
        .S({\x_reg_1486[10]_i_48_n_0 ,\x_reg_1486[10]_i_49_n_0 ,\x_reg_1486[10]_i_50_n_0 ,\x_reg_1486[10]_i_51_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_3 
       (.CI(\x_reg_1486_reg[10]_i_10_n_0 ),
        .CO({tmp_18_fu_795_p2,\x_reg_1486_reg[10]_i_3_n_1 ,\x_reg_1486_reg[10]_i_3_n_2 ,\x_reg_1486_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1486[10]_i_11_n_0 ,\x_reg_1486[10]_i_12_n_0 ,\x_reg_1486[10]_i_13_n_0 ,\x_reg_1486[10]_i_14_n_0 }),
        .O(\NLW_x_reg_1486_reg[10]_i_3_O_UNCONNECTED [3:0]),
        .S({\x_reg_1486[10]_i_15_n_0 ,\x_reg_1486[10]_i_16_n_0 ,\x_reg_1486[10]_i_17_n_0 ,\x_reg_1486[10]_i_18_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_35 
       (.CI(\x_reg_1486_reg[10]_i_38_n_0 ),
        .CO({\NLW_x_reg_1486_reg[10]_i_35_CO_UNCONNECTED [3],\x_reg_1486_reg[10]_i_35_n_1 ,\x_reg_1486_reg[10]_i_35_n_2 ,\x_reg_1486_reg[10]_i_35_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[31:28]),
        .S({\x_reg_1486[10]_i_62_n_0 ,\x_reg_1486[10]_i_63_n_0 ,\x_reg_1486[10]_i_64_n_0 ,\x_reg_1486[10]_i_65_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_38 
       (.CI(\x_reg_1486_reg[10]_i_53_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_38_n_0 ,\x_reg_1486_reg[10]_i_38_n_1 ,\x_reg_1486_reg[10]_i_38_n_2 ,\x_reg_1486_reg[10]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[27:24]),
        .S({\x_reg_1486[10]_i_66_n_0 ,\x_reg_1486[10]_i_67_n_0 ,\x_reg_1486[10]_i_68_n_0 ,\x_reg_1486[10]_i_69_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_4 
       (.CI(\x_reg_1486_reg[8]_i_2_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_4_n_0 ,\x_reg_1486_reg[10]_i_4_n_1 ,\x_reg_1486_reg[10]_i_4_n_2 ,\x_reg_1486_reg[10]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[12:9]),
        .O({\x_reg_1486_reg[10]_i_4_n_4 ,\x_reg_1486_reg[10]_i_4_n_5 ,\x_reg_1486_reg[10]_i_4_n_6 ,\x_reg_1486_reg[10]_i_4_n_7 }),
        .S({\x_reg_1486[10]_i_19_n_0 ,\x_reg_1486[10]_i_20_n_0 ,\x_reg_1486[10]_i_21_n_0 ,\x_reg_1486[10]_i_22_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_43 
       (.CI(1'b0),
        .CO({\x_reg_1486_reg[10]_i_43_n_0 ,\x_reg_1486_reg[10]_i_43_n_1 ,\x_reg_1486_reg[10]_i_43_n_2 ,\x_reg_1486_reg[10]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1486[10]_i_70_n_0 ,\x_reg_1486[10]_i_71_n_0 ,\x_reg_1486[10]_i_72_n_0 ,\x_reg_1486[10]_i_73_n_0 }),
        .O(\NLW_x_reg_1486_reg[10]_i_43_O_UNCONNECTED [3:0]),
        .S({\x_reg_1486[10]_i_74_n_0 ,\x_reg_1486[10]_i_75_n_0 ,\x_reg_1486[10]_i_76_n_0 ,\x_reg_1486[10]_i_77_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_5 
       (.CI(\x_reg_1486_reg[7]_i_3_n_0 ),
        .CO({\NLW_x_reg_1486_reg[10]_i_5_CO_UNCONNECTED [3:2],\x_reg_1486_reg[10]_i_5_n_2 ,\x_reg_1486_reg[10]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_6_reg_1400_reg__0[8:7]}),
        .O({\NLW_x_reg_1486_reg[10]_i_5_O_UNCONNECTED [3],p_assign_2_fu_800_p2[10:8]}),
        .S({1'b0,\x_reg_1486[10]_i_23_n_0 ,\x_reg_1486[10]_i_24_n_0 ,\x_reg_1486[10]_i_25_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_53 
       (.CI(\x_reg_1486_reg[10]_i_56_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_53_n_0 ,\x_reg_1486_reg[10]_i_53_n_1 ,\x_reg_1486_reg[10]_i_53_n_2 ,\x_reg_1486_reg[10]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[23:20]),
        .S({\x_reg_1486[10]_i_86_n_0 ,\x_reg_1486[10]_i_87_n_0 ,\x_reg_1486[10]_i_88_n_0 ,\x_reg_1486[10]_i_89_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_56 
       (.CI(\x_reg_1486_reg[10]_i_79_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_56_n_0 ,\x_reg_1486_reg[10]_i_56_n_1 ,\x_reg_1486_reg[10]_i_56_n_2 ,\x_reg_1486_reg[10]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[19:16]),
        .S({\x_reg_1486[10]_i_90_n_0 ,\x_reg_1486[10]_i_91_n_0 ,\x_reg_1486[10]_i_92_n_0 ,\x_reg_1486[10]_i_93_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_79 
       (.CI(\x_reg_1486_reg[10]_i_2_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_79_n_0 ,\x_reg_1486_reg[10]_i_79_n_1 ,\x_reg_1486_reg[10]_i_79_n_2 ,\x_reg_1486_reg[10]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[15:12]),
        .S({\x_reg_1486[10]_i_99_n_0 ,\x_reg_1486[10]_i_100_n_0 ,\x_reg_1486[10]_i_101_n_0 ,\x_reg_1486[10]_i_102_n_0 }));
  FDRE \x_reg_1486_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[1]),
        .Q(x_reg_1486[1]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[2]),
        .Q(x_reg_1486[2]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[3]),
        .Q(x_reg_1486[3]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_1486_reg[3]_i_2_n_0 ,\x_reg_1486_reg[3]_i_2_n_1 ,\x_reg_1486_reg[3]_i_2_n_2 ,\x_reg_1486_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_1486[3]_i_4_n_0 ,1'b0}),
        .O({p_assign_1_fu_781_p2[3:1],\NLW_x_reg_1486_reg[3]_i_2_O_UNCONNECTED [0]}),
        .S({\x_reg_1486[3]_i_5_n_0 ,\x_reg_1486[3]_i_6_n_0 ,t_V_4_reg_317_reg[1],p_assign_1_fu_781_p2[0]}));
  CARRY4 \x_reg_1486_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\x_reg_1486_reg[3]_i_3_n_0 ,\x_reg_1486_reg[3]_i_3_n_1 ,\x_reg_1486_reg[3]_i_3_n_2 ,\x_reg_1486_reg[3]_i_3_n_3 }),
        .CYINIT(1'b1),
        .DI({tmp_6_reg_1400_reg__0[2],tmp_2_reg_1358,1'b0}),
        .O(p_assign_2_fu_800_p2[3:0]),
        .S({\x_reg_1486[3]_i_8_n_0 ,\x_reg_1486[3]_i_9_n_0 ,\x_reg_1486[3]_i_10_n_0 ,t_V_4_reg_317_reg__0}));
  FDRE \x_reg_1486_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[4]),
        .Q(x_reg_1486[4]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\x_reg_1486_reg[4]_i_2_n_0 ,\x_reg_1486_reg[4]_i_2_n_1 ,\x_reg_1486_reg[4]_i_2_n_2 ,\x_reg_1486_reg[4]_i_2_n_3 }),
        .CYINIT(t_V_4_reg_317_reg__0),
        .DI(t_V_4_reg_317_reg[4:1]),
        .O({\x_reg_1486_reg[4]_i_2_n_4 ,\x_reg_1486_reg[4]_i_2_n_5 ,\x_reg_1486_reg[4]_i_2_n_6 ,\x_reg_1486_reg[4]_i_2_n_7 }),
        .S({\x_reg_1486[4]_i_3_n_0 ,\x_reg_1486[4]_i_4_n_0 ,\x_reg_1486[4]_i_5_n_0 ,\x_reg_1486[4]_i_6_n_0 }));
  FDRE \x_reg_1486_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[5]),
        .Q(x_reg_1486[5]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[6]),
        .Q(x_reg_1486[6]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[7]),
        .Q(x_reg_1486[7]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[7]_i_2 
       (.CI(\x_reg_1486_reg[3]_i_2_n_0 ),
        .CO({\x_reg_1486_reg[7]_i_2_n_0 ,\x_reg_1486_reg[7]_i_2_n_1 ,\x_reg_1486_reg[7]_i_2_n_2 ,\x_reg_1486_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[7:4]),
        .S({\x_reg_1486[7]_i_4_n_0 ,\x_reg_1486[7]_i_5_n_0 ,\x_reg_1486[7]_i_6_n_0 ,\x_reg_1486[7]_i_7_n_0 }));
  CARRY4 \x_reg_1486_reg[7]_i_3 
       (.CI(\x_reg_1486_reg[3]_i_3_n_0 ),
        .CO({\x_reg_1486_reg[7]_i_3_n_0 ,\x_reg_1486_reg[7]_i_3_n_1 ,\x_reg_1486_reg[7]_i_3_n_2 ,\x_reg_1486_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_6_reg_1400_reg__0[6:3]),
        .O(p_assign_2_fu_800_p2[7:4]),
        .S({\x_reg_1486[7]_i_8_n_0 ,\x_reg_1486[7]_i_9_n_0 ,\x_reg_1486[7]_i_10_n_0 ,\x_reg_1486[7]_i_11_n_0 }));
  FDRE \x_reg_1486_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[8]),
        .Q(x_reg_1486[8]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[8]_i_2 
       (.CI(\x_reg_1486_reg[4]_i_2_n_0 ),
        .CO({\x_reg_1486_reg[8]_i_2_n_0 ,\x_reg_1486_reg[8]_i_2_n_1 ,\x_reg_1486_reg[8]_i_2_n_2 ,\x_reg_1486_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[8:5]),
        .O({\x_reg_1486_reg[8]_i_2_n_4 ,\x_reg_1486_reg[8]_i_2_n_5 ,\x_reg_1486_reg[8]_i_2_n_6 ,\x_reg_1486_reg[8]_i_2_n_7 }),
        .S({\x_reg_1486[8]_i_3_n_0 ,\x_reg_1486[8]_i_4_n_0 ,\x_reg_1486[8]_i_5_n_0 ,\x_reg_1486[8]_i_6_n_0 }));
  FDRE \x_reg_1486_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1_n_0 ),
        .D(x_fu_831_p3[9]),
        .Q(x_reg_1486[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[0]_i_1 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[0]),
        .O(y_1_fu_662_p3[0]));
  LUT6 #(
    .INIT(64'hF3C0FFDDF3C02200)) 
    \y_1_reg_1443[1]_i_1 
       (.I0(tmp_229_1_fu_532_p2),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_7_1_fu_551_p2[1]),
        .I3(p_assign_6_1_fu_512_p2__0[1]),
        .I4(\y_1_reg_1443_reg[1]_i_6_n_0 ),
        .I5(\y_1_reg_1443[1]_i_7_n_0 ),
        .O(y_1_fu_662_p3[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_10 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(p_assign_6_1_fu_512_p2__0[29]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(p_assign_6_1_fu_512_p2__0[28]),
        .O(\y_1_reg_1443[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_100 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(p_assign_6_1_fu_512_p2__0[21]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[21]),
        .O(\y_1_reg_1443[1]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_101 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(p_assign_6_1_fu_512_p2__0[19]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[19]),
        .O(\y_1_reg_1443[1]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_102 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(p_assign_6_1_fu_512_p2__0[17]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[17]),
        .O(\y_1_reg_1443[1]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_103 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_1_reg_1443[1]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_104 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_1_reg_1443[1]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_105 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_1_reg_1443[1]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_106 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_1_reg_1443[1]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_107 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_1_reg_1443[1]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_108 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_1_reg_1443[1]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_109 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_1_reg_1443[1]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_11 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(p_assign_6_1_fu_512_p2__0[27]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(p_assign_6_1_fu_512_p2__0[26]),
        .O(\y_1_reg_1443[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_110 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_1_reg_1443[1]_i_110_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_111 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_1_reg_1443[1]_i_111_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_112 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_1_reg_1443[1]_i_112_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_113 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_1_reg_1443[1]_i_113_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_114 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(p_assign_6_1_fu_512_p2__0[7]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(p_assign_6_1_fu_512_p2__0[6]),
        .O(\y_1_reg_1443[1]_i_114_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_115 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(p_assign_6_1_fu_512_p2__0[5]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(p_assign_6_1_fu_512_p2__0[4]),
        .O(\y_1_reg_1443[1]_i_115_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_116 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(p_assign_6_1_fu_512_p2__0[3]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(p_assign_6_1_fu_512_p2__0[2]),
        .O(\y_1_reg_1443[1]_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_117 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(p_assign_6_1_fu_512_p2__0[1]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I3(p_assign_6_1_fu_512_p2__0[0]),
        .O(\y_1_reg_1443[1]_i_117_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_118 
       (.I0(p_assign_6_1_fu_512_p2__0[7]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I2(p_assign_6_1_fu_512_p2__0[6]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_1_reg_1443[1]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_119 
       (.I0(p_assign_6_1_fu_512_p2__0[5]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I2(p_assign_6_1_fu_512_p2__0[4]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_1_reg_1443[1]_i_119_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_12 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(p_assign_6_1_fu_512_p2__0[25]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(p_assign_6_1_fu_512_p2__0[24]),
        .O(\y_1_reg_1443[1]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_120 
       (.I0(p_assign_6_1_fu_512_p2__0[3]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I2(p_assign_6_1_fu_512_p2__0[2]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_1_reg_1443[1]_i_120_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_121 
       (.I0(p_assign_6_1_fu_512_p2__0[1]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I2(p_assign_6_1_fu_512_p2__0[0]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_1_reg_1443[1]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_124 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_1_reg_1443[1]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_125 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_1_reg_1443[1]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_126 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_1_reg_1443[1]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_127 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_1_reg_1443[1]_i_127_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_128 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_1_reg_1443[1]_i_163_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(p_assign_6_1_fu_512_p2__0[6]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[6]),
        .O(\y_1_reg_1443[1]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_129 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_1_reg_1443[1]_i_164_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(p_assign_6_1_fu_512_p2__0[4]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[4]),
        .O(\y_1_reg_1443[1]_i_129_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_13 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[30]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_1_reg_1443[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_130 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_1_reg_1443[1]_i_165_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(p_assign_6_1_fu_512_p2__0[2]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[2]),
        .O(\y_1_reg_1443[1]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_131 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\y_1_reg_1443[1]_i_166_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I3(p_assign_6_1_fu_512_p2__0[0]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(\t_V_reg_306_reg_n_0_[0] ),
        .O(\y_1_reg_1443[1]_i_131_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_132 
       (.I0(\y_1_reg_1443[1]_i_167_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[6]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[6]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_1_reg_1443[1]_i_132_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_133 
       (.I0(\y_1_reg_1443[1]_i_168_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[4]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[4]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_1_reg_1443[1]_i_133_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_134 
       (.I0(\y_1_reg_1443[1]_i_169_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[2]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[2]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_1_reg_1443[1]_i_134_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_1_reg_1443[1]_i_135 
       (.I0(p_assign_7_1_fu_551_p2[1]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[1]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I4(y_1_fu_662_p3[0]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_1_reg_1443[1]_i_135_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_136 
       (.I0(p_assign_7_1_fu_551_p2[15]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[15]),
        .O(\y_1_reg_1443[1]_i_136_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_137 
       (.I0(p_assign_7_1_fu_551_p2[13]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[13]),
        .O(\y_1_reg_1443[1]_i_137_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_139 
       (.I0(p_assign_7_1_fu_551_p2[11]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[11]),
        .O(\y_1_reg_1443[1]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_14 
       (.I0(p_assign_6_1_fu_512_p2__0[29]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I2(p_assign_6_1_fu_512_p2__0[28]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_1_reg_1443[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_140 
       (.I0(p_assign_7_1_fu_551_p2[9]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[9]),
        .O(\y_1_reg_1443[1]_i_140_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_142 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(p_assign_6_1_fu_512_p2__0[15]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[15]),
        .O(\y_1_reg_1443[1]_i_142_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_143 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(p_assign_6_1_fu_512_p2__0[13]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[13]),
        .O(\y_1_reg_1443[1]_i_143_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_144 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(p_assign_6_1_fu_512_p2__0[11]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[11]),
        .O(\y_1_reg_1443[1]_i_144_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_145 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(p_assign_6_1_fu_512_p2__0[9]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[9]),
        .O(\y_1_reg_1443[1]_i_145_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_146 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_1_reg_1443[1]_i_146_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_147 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_1_reg_1443[1]_i_147_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_148 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_1_reg_1443[1]_i_148_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_149 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_1_reg_1443[1]_i_149_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_15 
       (.I0(p_assign_6_1_fu_512_p2__0[27]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I2(p_assign_6_1_fu_512_p2__0[26]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_1_reg_1443[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_150 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_1_reg_1443[1]_i_150_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_151 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_1_reg_1443[1]_i_151_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_152 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_1_reg_1443[1]_i_152_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_153 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_1_reg_1443[1]_i_153_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_155 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_1_reg_1443[1]_i_155_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_156 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_1_reg_1443[1]_i_156_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_157 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_1_reg_1443[1]_i_157_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_158 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_1_reg_1443[1]_i_158_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_159 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_1_reg_1443[1]_i_159_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_16 
       (.I0(p_assign_6_1_fu_512_p2__0[25]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I2(p_assign_6_1_fu_512_p2__0[24]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_1_reg_1443[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_160 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_1_reg_1443[1]_i_160_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_161 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_1_reg_1443[1]_i_161_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_162 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_1_reg_1443[1]_i_162_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_163 
       (.I0(p_assign_7_1_fu_551_p2[7]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[7]),
        .O(\y_1_reg_1443[1]_i_163_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_164 
       (.I0(p_assign_7_1_fu_551_p2[5]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[5]),
        .O(\y_1_reg_1443[1]_i_164_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_165 
       (.I0(p_assign_7_1_fu_551_p2[3]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[3]),
        .O(\y_1_reg_1443[1]_i_165_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_166 
       (.I0(p_assign_7_1_fu_551_p2[1]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[1]),
        .O(\y_1_reg_1443[1]_i_166_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_167 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(p_assign_6_1_fu_512_p2__0[7]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[7]),
        .O(\y_1_reg_1443[1]_i_167_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_168 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(p_assign_6_1_fu_512_p2__0[5]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[5]),
        .O(\y_1_reg_1443[1]_i_168_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_169 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(p_assign_6_1_fu_512_p2__0[3]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[3]),
        .O(\y_1_reg_1443[1]_i_169_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_170 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_1_reg_1443[1]_i_170_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_171 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_1_reg_1443[1]_i_171_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_172 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_1_reg_1443[1]_i_172_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_173 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_1_reg_1443[1]_i_173_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_174 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_1_reg_1443[1]_i_174_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_175 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_1_reg_1443[1]_i_175_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_176 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_1_reg_1443[1]_i_176_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_177 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_1_reg_1443[1]_i_177_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_178 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_1_reg_1443[1]_i_178_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_179 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_1_reg_1443[1]_i_179_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_18 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_1_reg_1443[1]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_180 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_1_reg_1443[1]_i_180_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_181 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_1_reg_1443[1]_i_181_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_19 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_1_reg_1443[1]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_20 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_1_reg_1443[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_21 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_1_reg_1443[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_22 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_1_reg_1443[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_23 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_1_reg_1443[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_24 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_1_reg_1443[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_25 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_1_reg_1443[1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_26 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_1_reg_1443[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_27 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_1_reg_1443[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_28 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_1_reg_1443[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_1_reg_1443[1]_i_30 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_7_1_fu_551_p2[31]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I4(p_assign_6_1_fu_512_p2__0[30]),
        .I5(p_assign_7_1_fu_551_p2[30]),
        .O(\y_1_reg_1443[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_31 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_1_reg_1443[1]_i_62_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(p_assign_6_1_fu_512_p2__0[28]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[28]),
        .O(\y_1_reg_1443[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_32 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_1_reg_1443[1]_i_64_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(p_assign_6_1_fu_512_p2__0[26]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[26]),
        .O(\y_1_reg_1443[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_33 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_1_reg_1443[1]_i_65_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(p_assign_6_1_fu_512_p2__0[24]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[24]),
        .O(\y_1_reg_1443[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_1_reg_1443[1]_i_34 
       (.I0(p_assign_7_1_fu_551_p2[31]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I2(p_assign_7_1_fu_551_p2[30]),
        .I3(p_assign_6_1_fu_512_p2),
        .I4(p_assign_6_1_fu_512_p2__0[30]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_1_reg_1443[1]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_35 
       (.I0(\y_1_reg_1443[1]_i_67_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[28]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[28]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_1_reg_1443[1]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_36 
       (.I0(\y_1_reg_1443[1]_i_68_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[26]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[26]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_1_reg_1443[1]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_37 
       (.I0(\y_1_reg_1443[1]_i_69_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[24]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[24]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_1_reg_1443[1]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_39 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(p_assign_6_1_fu_512_p2__0[23]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(p_assign_6_1_fu_512_p2__0[22]),
        .O(\y_1_reg_1443[1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_40 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(p_assign_6_1_fu_512_p2__0[21]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(p_assign_6_1_fu_512_p2__0[20]),
        .O(\y_1_reg_1443[1]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_41 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(p_assign_6_1_fu_512_p2__0[19]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(p_assign_6_1_fu_512_p2__0[18]),
        .O(\y_1_reg_1443[1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_42 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(p_assign_6_1_fu_512_p2__0[17]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(p_assign_6_1_fu_512_p2__0[16]),
        .O(\y_1_reg_1443[1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_43 
       (.I0(p_assign_6_1_fu_512_p2__0[23]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I2(p_assign_6_1_fu_512_p2__0[22]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_1_reg_1443[1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_44 
       (.I0(p_assign_6_1_fu_512_p2__0[21]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I2(p_assign_6_1_fu_512_p2__0[20]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_1_reg_1443[1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_45 
       (.I0(p_assign_6_1_fu_512_p2__0[19]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I2(p_assign_6_1_fu_512_p2__0[18]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_1_reg_1443[1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_46 
       (.I0(p_assign_6_1_fu_512_p2__0[17]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I2(p_assign_6_1_fu_512_p2__0[16]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_1_reg_1443[1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_48 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_1_reg_1443[1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_49 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_1_reg_1443[1]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_50 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_1_reg_1443[1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_51 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_1_reg_1443[1]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_53 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_1_reg_1443[1]_i_93_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(p_assign_6_1_fu_512_p2__0[22]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[22]),
        .O(\y_1_reg_1443[1]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_54 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_1_reg_1443[1]_i_94_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(p_assign_6_1_fu_512_p2__0[20]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[20]),
        .O(\y_1_reg_1443[1]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_55 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_1_reg_1443[1]_i_96_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(p_assign_6_1_fu_512_p2__0[18]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[18]),
        .O(\y_1_reg_1443[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_56 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_1_reg_1443[1]_i_97_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(p_assign_6_1_fu_512_p2__0[16]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[16]),
        .O(\y_1_reg_1443[1]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_57 
       (.I0(\y_1_reg_1443[1]_i_99_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[22]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[22]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_1_reg_1443[1]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_58 
       (.I0(\y_1_reg_1443[1]_i_100_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[20]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[20]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_1_reg_1443[1]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_59 
       (.I0(\y_1_reg_1443[1]_i_101_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[18]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[18]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_1_reg_1443[1]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_60 
       (.I0(\y_1_reg_1443[1]_i_102_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[16]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[16]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_1_reg_1443[1]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_62 
       (.I0(p_assign_7_1_fu_551_p2[29]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[29]),
        .O(\y_1_reg_1443[1]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_64 
       (.I0(p_assign_7_1_fu_551_p2[27]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[27]),
        .O(\y_1_reg_1443[1]_i_64_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_65 
       (.I0(p_assign_7_1_fu_551_p2[25]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[25]),
        .O(\y_1_reg_1443[1]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_67 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(p_assign_6_1_fu_512_p2__0[29]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[29]),
        .O(\y_1_reg_1443[1]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_68 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(p_assign_6_1_fu_512_p2__0[27]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[27]),
        .O(\y_1_reg_1443[1]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_69 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(p_assign_6_1_fu_512_p2__0[25]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[25]),
        .O(\y_1_reg_1443[1]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC3553C553CAA)) 
    \y_1_reg_1443[1]_i_7 
       (.I0(p_assign_6_1_fu_512_p2__0[0]),
        .I1(\t_V_reg_306_reg_n_0_[0] ),
        .I2(p_assign_7_1_fu_551_p2[1]),
        .I3(p_assign_6_1_fu_512_p2),
        .I4(p_assign_6_1_fu_512_p2__0[1]),
        .I5(p_neg465_i_reg_1351[0]),
        .O(\y_1_reg_1443[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_71 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(p_assign_6_1_fu_512_p2__0[15]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(p_assign_6_1_fu_512_p2__0[14]),
        .O(\y_1_reg_1443[1]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_72 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(p_assign_6_1_fu_512_p2__0[13]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(p_assign_6_1_fu_512_p2__0[12]),
        .O(\y_1_reg_1443[1]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_73 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(p_assign_6_1_fu_512_p2__0[11]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(p_assign_6_1_fu_512_p2__0[10]),
        .O(\y_1_reg_1443[1]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_74 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(p_assign_6_1_fu_512_p2__0[9]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(p_assign_6_1_fu_512_p2__0[8]),
        .O(\y_1_reg_1443[1]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_75 
       (.I0(p_assign_6_1_fu_512_p2__0[15]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I2(p_assign_6_1_fu_512_p2__0[14]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_1_reg_1443[1]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_76 
       (.I0(p_assign_6_1_fu_512_p2__0[13]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I2(p_assign_6_1_fu_512_p2__0[12]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_1_reg_1443[1]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_77 
       (.I0(p_assign_6_1_fu_512_p2__0[11]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I2(p_assign_6_1_fu_512_p2__0[10]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_1_reg_1443[1]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_78 
       (.I0(p_assign_6_1_fu_512_p2__0[9]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I2(p_assign_6_1_fu_512_p2__0[8]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_1_reg_1443[1]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_80 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_1_reg_1443[1]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_81 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_1_reg_1443[1]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_82 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_1_reg_1443[1]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_83 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_1_reg_1443[1]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_85 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_1_reg_1443[1]_i_136_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(p_assign_6_1_fu_512_p2__0[14]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[14]),
        .O(\y_1_reg_1443[1]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_86 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_1_reg_1443[1]_i_137_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(p_assign_6_1_fu_512_p2__0[12]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[12]),
        .O(\y_1_reg_1443[1]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_87 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_1_reg_1443[1]_i_139_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(p_assign_6_1_fu_512_p2__0[10]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[10]),
        .O(\y_1_reg_1443[1]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_88 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_1_reg_1443[1]_i_140_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(p_assign_6_1_fu_512_p2__0[8]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[8]),
        .O(\y_1_reg_1443[1]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_89 
       (.I0(\y_1_reg_1443[1]_i_142_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[14]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[14]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_1_reg_1443[1]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \y_1_reg_1443[1]_i_9 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I1(p_assign_6_1_fu_512_p2__0[30]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(\tmp_1_reg_1346_reg[31]_0 [31]),
        .O(\y_1_reg_1443[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_90 
       (.I0(\y_1_reg_1443[1]_i_143_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[12]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[12]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_1_reg_1443[1]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_91 
       (.I0(\y_1_reg_1443[1]_i_144_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[10]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[10]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_1_reg_1443[1]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_92 
       (.I0(\y_1_reg_1443[1]_i_145_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[8]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[8]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_1_reg_1443[1]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_93 
       (.I0(p_assign_7_1_fu_551_p2[23]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[23]),
        .O(\y_1_reg_1443[1]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_94 
       (.I0(p_assign_7_1_fu_551_p2[21]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[21]),
        .O(\y_1_reg_1443[1]_i_94_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_96 
       (.I0(p_assign_7_1_fu_551_p2[19]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[19]),
        .O(\y_1_reg_1443[1]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_97 
       (.I0(p_assign_7_1_fu_551_p2[17]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[17]),
        .O(\y_1_reg_1443[1]_i_97_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_99 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(p_assign_6_1_fu_512_p2__0[23]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[23]),
        .O(\y_1_reg_1443[1]_i_99_n_0 ));
  FDRE \y_1_reg_1443_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_1_fu_662_p3[0]),
        .Q(y_1_reg_1443[0]),
        .R(1'b0));
  FDRE \y_1_reg_1443_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_1_fu_662_p3[1]),
        .Q(y_1_reg_1443[1]),
        .R(1'b0));
  CARRY4 \y_1_reg_1443_reg[1]_i_122 
       (.CI(\y_1_reg_1443_reg[1]_i_123_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_122_n_0 ,\y_1_reg_1443_reg[1]_i_122_n_1 ,\y_1_reg_1443_reg[1]_i_122_n_2 ,\y_1_reg_1443_reg[1]_i_122_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[15] ,\t_V_reg_306_reg_n_0_[14] ,\t_V_reg_306_reg_n_0_[13] ,\t_V_reg_306_reg_n_0_[12] }),
        .O(p_assign_6_1_fu_512_p2__0[15:12]),
        .S({\y_1_reg_1443[1]_i_155_n_0 ,\y_1_reg_1443[1]_i_156_n_0 ,\y_1_reg_1443[1]_i_157_n_0 ,\y_1_reg_1443[1]_i_158_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_123 
       (.CI(\y_1_reg_1443_reg[1]_i_154_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_123_n_0 ,\y_1_reg_1443_reg[1]_i_123_n_1 ,\y_1_reg_1443_reg[1]_i_123_n_2 ,\y_1_reg_1443_reg[1]_i_123_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[11] ,\t_V_reg_306_reg_n_0_[10] ,\t_V_reg_306_reg_n_0_[9] ,\t_V_reg_306_reg_n_0_[8] }),
        .O(p_assign_6_1_fu_512_p2__0[11:8]),
        .S({\y_1_reg_1443[1]_i_159_n_0 ,\y_1_reg_1443[1]_i_160_n_0 ,\y_1_reg_1443[1]_i_161_n_0 ,\y_1_reg_1443[1]_i_162_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_138 
       (.CI(\y_1_reg_1443_reg[1]_i_141_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_138_n_0 ,\y_1_reg_1443_reg[1]_i_138_n_1 ,\y_1_reg_1443_reg[1]_i_138_n_2 ,\y_1_reg_1443_reg[1]_i_138_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[12:9]),
        .S({\y_1_reg_1443[1]_i_170_n_0 ,\y_1_reg_1443[1]_i_171_n_0 ,\y_1_reg_1443[1]_i_172_n_0 ,\y_1_reg_1443[1]_i_173_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_141 
       (.CI(\y_1_reg_1443_reg[1]_i_4_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_141_n_0 ,\y_1_reg_1443_reg[1]_i_141_n_1 ,\y_1_reg_1443_reg[1]_i_141_n_2 ,\y_1_reg_1443_reg[1]_i_141_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[8:5]),
        .S({\y_1_reg_1443[1]_i_174_n_0 ,\y_1_reg_1443[1]_i_175_n_0 ,\y_1_reg_1443[1]_i_176_n_0 ,\y_1_reg_1443[1]_i_177_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_154 
       (.CI(\y_1_reg_1443_reg[1]_i_5_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_154_n_0 ,\y_1_reg_1443_reg[1]_i_154_n_1 ,\y_1_reg_1443_reg[1]_i_154_n_2 ,\y_1_reg_1443_reg[1]_i_154_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[7] ,\t_V_reg_306_reg_n_0_[6] ,\t_V_reg_306_reg_n_0_[5] ,\t_V_reg_306_reg_n_0_[4] }),
        .O(p_assign_6_1_fu_512_p2__0[7:4]),
        .S({\y_1_reg_1443[1]_i_178_n_0 ,\y_1_reg_1443[1]_i_179_n_0 ,\y_1_reg_1443[1]_i_180_n_0 ,\y_1_reg_1443[1]_i_181_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_17 
       (.CI(\y_1_reg_1443_reg[1]_i_47_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_17_n_0 ,\y_1_reg_1443_reg[1]_i_17_n_1 ,\y_1_reg_1443_reg[1]_i_17_n_2 ,\y_1_reg_1443_reg[1]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[27] ,\t_V_reg_306_reg_n_0_[26] ,\t_V_reg_306_reg_n_0_[25] ,\t_V_reg_306_reg_n_0_[24] }),
        .O(p_assign_6_1_fu_512_p2__0[27:24]),
        .S({\y_1_reg_1443[1]_i_48_n_0 ,\y_1_reg_1443[1]_i_49_n_0 ,\y_1_reg_1443[1]_i_50_n_0 ,\y_1_reg_1443[1]_i_51_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_2 
       (.CI(\y_1_reg_1443_reg[1]_i_8_n_0 ),
        .CO({tmp_229_1_fu_532_p2,\y_1_reg_1443_reg[1]_i_2_n_1 ,\y_1_reg_1443_reg[1]_i_2_n_2 ,\y_1_reg_1443_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_9_n_0 ,\y_1_reg_1443[1]_i_10_n_0 ,\y_1_reg_1443[1]_i_11_n_0 ,\y_1_reg_1443[1]_i_12_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_13_n_0 ,\y_1_reg_1443[1]_i_14_n_0 ,\y_1_reg_1443[1]_i_15_n_0 ,\y_1_reg_1443[1]_i_16_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_29 
       (.CI(\y_1_reg_1443_reg[1]_i_52_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_29_n_0 ,\y_1_reg_1443_reg[1]_i_29_n_1 ,\y_1_reg_1443_reg[1]_i_29_n_2 ,\y_1_reg_1443_reg[1]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_53_n_0 ,\y_1_reg_1443[1]_i_54_n_0 ,\y_1_reg_1443[1]_i_55_n_0 ,\y_1_reg_1443[1]_i_56_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_29_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_57_n_0 ,\y_1_reg_1443[1]_i_58_n_0 ,\y_1_reg_1443[1]_i_59_n_0 ,\y_1_reg_1443[1]_i_60_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_3 
       (.CI(\y_1_reg_1443_reg[1]_i_17_n_0 ),
        .CO({\NLW_y_1_reg_1443_reg[1]_i_3_CO_UNCONNECTED [3],\y_1_reg_1443_reg[1]_i_3_n_1 ,\y_1_reg_1443_reg[1]_i_3_n_2 ,\y_1_reg_1443_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_306_reg_n_0_[30] ,\t_V_reg_306_reg_n_0_[29] ,\t_V_reg_306_reg_n_0_[28] }),
        .O({p_assign_6_1_fu_512_p2,p_assign_6_1_fu_512_p2__0[30:28]}),
        .S({\y_1_reg_1443[1]_i_18_n_0 ,\y_1_reg_1443[1]_i_19_n_0 ,\y_1_reg_1443[1]_i_20_n_0 ,\y_1_reg_1443[1]_i_21_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_38 
       (.CI(\y_1_reg_1443_reg[1]_i_70_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_38_n_0 ,\y_1_reg_1443_reg[1]_i_38_n_1 ,\y_1_reg_1443_reg[1]_i_38_n_2 ,\y_1_reg_1443_reg[1]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_71_n_0 ,\y_1_reg_1443[1]_i_72_n_0 ,\y_1_reg_1443[1]_i_73_n_0 ,\y_1_reg_1443[1]_i_74_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_38_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_75_n_0 ,\y_1_reg_1443[1]_i_76_n_0 ,\y_1_reg_1443[1]_i_77_n_0 ,\y_1_reg_1443[1]_i_78_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_4 
       (.CI(1'b0),
        .CO({\y_1_reg_1443_reg[1]_i_4_n_0 ,\y_1_reg_1443_reg[1]_i_4_n_1 ,\y_1_reg_1443_reg[1]_i_4_n_2 ,\y_1_reg_1443_reg[1]_i_4_n_3 }),
        .CYINIT(i_V_fu_405_p2[0]),
        .DI({1'b0,1'b0,1'b0,\y_1_reg_1443[1]_i_22_n_0 }),
        .O(p_assign_7_1_fu_551_p2[4:1]),
        .S({\y_1_reg_1443[1]_i_23_n_0 ,\y_1_reg_1443[1]_i_24_n_0 ,\y_1_reg_1443[1]_i_25_n_0 ,\t_V_reg_306_reg_n_0_[1] }));
  CARRY4 \y_1_reg_1443_reg[1]_i_47 
       (.CI(\y_1_reg_1443_reg[1]_i_79_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_47_n_0 ,\y_1_reg_1443_reg[1]_i_47_n_1 ,\y_1_reg_1443_reg[1]_i_47_n_2 ,\y_1_reg_1443_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[23] ,\t_V_reg_306_reg_n_0_[22] ,\t_V_reg_306_reg_n_0_[21] ,\t_V_reg_306_reg_n_0_[20] }),
        .O(p_assign_6_1_fu_512_p2__0[23:20]),
        .S({\y_1_reg_1443[1]_i_80_n_0 ,\y_1_reg_1443[1]_i_81_n_0 ,\y_1_reg_1443[1]_i_82_n_0 ,\y_1_reg_1443[1]_i_83_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\y_1_reg_1443_reg[1]_i_5_n_0 ,\y_1_reg_1443_reg[1]_i_5_n_1 ,\y_1_reg_1443_reg[1]_i_5_n_2 ,\y_1_reg_1443_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[3] ,\t_V_reg_306_reg_n_0_[2] ,\t_V_reg_306_reg_n_0_[1] ,1'b0}),
        .O(p_assign_6_1_fu_512_p2__0[3:0]),
        .S({\y_1_reg_1443[1]_i_26_n_0 ,\y_1_reg_1443[1]_i_27_n_0 ,\y_1_reg_1443[1]_i_28_n_0 ,\t_V_reg_306_reg_n_0_[0] }));
  CARRY4 \y_1_reg_1443_reg[1]_i_52 
       (.CI(\y_1_reg_1443_reg[1]_i_84_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_52_n_0 ,\y_1_reg_1443_reg[1]_i_52_n_1 ,\y_1_reg_1443_reg[1]_i_52_n_2 ,\y_1_reg_1443_reg[1]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_85_n_0 ,\y_1_reg_1443[1]_i_86_n_0 ,\y_1_reg_1443[1]_i_87_n_0 ,\y_1_reg_1443[1]_i_88_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_52_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_89_n_0 ,\y_1_reg_1443[1]_i_90_n_0 ,\y_1_reg_1443[1]_i_91_n_0 ,\y_1_reg_1443[1]_i_92_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_6 
       (.CI(\y_1_reg_1443_reg[1]_i_29_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_6_n_0 ,\y_1_reg_1443_reg[1]_i_6_n_1 ,\y_1_reg_1443_reg[1]_i_6_n_2 ,\y_1_reg_1443_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_30_n_0 ,\y_1_reg_1443[1]_i_31_n_0 ,\y_1_reg_1443[1]_i_32_n_0 ,\y_1_reg_1443[1]_i_33_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_6_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_34_n_0 ,\y_1_reg_1443[1]_i_35_n_0 ,\y_1_reg_1443[1]_i_36_n_0 ,\y_1_reg_1443[1]_i_37_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_61 
       (.CI(\y_1_reg_1443_reg[1]_i_63_n_0 ),
        .CO({\NLW_y_1_reg_1443_reg[1]_i_61_CO_UNCONNECTED [3:2],\y_1_reg_1443_reg[1]_i_61_n_2 ,\y_1_reg_1443_reg[1]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_1_reg_1443_reg[1]_i_61_O_UNCONNECTED [3],p_assign_7_1_fu_551_p2[31:29]}),
        .S({1'b0,\y_1_reg_1443[1]_i_103_n_0 ,\y_1_reg_1443[1]_i_104_n_0 ,\y_1_reg_1443[1]_i_105_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_63 
       (.CI(\y_1_reg_1443_reg[1]_i_66_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_63_n_0 ,\y_1_reg_1443_reg[1]_i_63_n_1 ,\y_1_reg_1443_reg[1]_i_63_n_2 ,\y_1_reg_1443_reg[1]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[28:25]),
        .S({\y_1_reg_1443[1]_i_106_n_0 ,\y_1_reg_1443[1]_i_107_n_0 ,\y_1_reg_1443[1]_i_108_n_0 ,\y_1_reg_1443[1]_i_109_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_66 
       (.CI(\y_1_reg_1443_reg[1]_i_95_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_66_n_0 ,\y_1_reg_1443_reg[1]_i_66_n_1 ,\y_1_reg_1443_reg[1]_i_66_n_2 ,\y_1_reg_1443_reg[1]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[24:21]),
        .S({\y_1_reg_1443[1]_i_110_n_0 ,\y_1_reg_1443[1]_i_111_n_0 ,\y_1_reg_1443[1]_i_112_n_0 ,\y_1_reg_1443[1]_i_113_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_70 
       (.CI(1'b0),
        .CO({\y_1_reg_1443_reg[1]_i_70_n_0 ,\y_1_reg_1443_reg[1]_i_70_n_1 ,\y_1_reg_1443_reg[1]_i_70_n_2 ,\y_1_reg_1443_reg[1]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_114_n_0 ,\y_1_reg_1443[1]_i_115_n_0 ,\y_1_reg_1443[1]_i_116_n_0 ,\y_1_reg_1443[1]_i_117_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_70_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_118_n_0 ,\y_1_reg_1443[1]_i_119_n_0 ,\y_1_reg_1443[1]_i_120_n_0 ,\y_1_reg_1443[1]_i_121_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_79 
       (.CI(\y_1_reg_1443_reg[1]_i_122_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_79_n_0 ,\y_1_reg_1443_reg[1]_i_79_n_1 ,\y_1_reg_1443_reg[1]_i_79_n_2 ,\y_1_reg_1443_reg[1]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[19] ,\t_V_reg_306_reg_n_0_[18] ,\t_V_reg_306_reg_n_0_[17] ,\t_V_reg_306_reg_n_0_[16] }),
        .O(p_assign_6_1_fu_512_p2__0[19:16]),
        .S({\y_1_reg_1443[1]_i_124_n_0 ,\y_1_reg_1443[1]_i_125_n_0 ,\y_1_reg_1443[1]_i_126_n_0 ,\y_1_reg_1443[1]_i_127_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_8 
       (.CI(\y_1_reg_1443_reg[1]_i_38_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_8_n_0 ,\y_1_reg_1443_reg[1]_i_8_n_1 ,\y_1_reg_1443_reg[1]_i_8_n_2 ,\y_1_reg_1443_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_39_n_0 ,\y_1_reg_1443[1]_i_40_n_0 ,\y_1_reg_1443[1]_i_41_n_0 ,\y_1_reg_1443[1]_i_42_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_43_n_0 ,\y_1_reg_1443[1]_i_44_n_0 ,\y_1_reg_1443[1]_i_45_n_0 ,\y_1_reg_1443[1]_i_46_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_84 
       (.CI(1'b0),
        .CO({\y_1_reg_1443_reg[1]_i_84_n_0 ,\y_1_reg_1443_reg[1]_i_84_n_1 ,\y_1_reg_1443_reg[1]_i_84_n_2 ,\y_1_reg_1443_reg[1]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_128_n_0 ,\y_1_reg_1443[1]_i_129_n_0 ,\y_1_reg_1443[1]_i_130_n_0 ,\y_1_reg_1443[1]_i_131_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_84_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_132_n_0 ,\y_1_reg_1443[1]_i_133_n_0 ,\y_1_reg_1443[1]_i_134_n_0 ,\y_1_reg_1443[1]_i_135_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_95 
       (.CI(\y_1_reg_1443_reg[1]_i_98_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_95_n_0 ,\y_1_reg_1443_reg[1]_i_95_n_1 ,\y_1_reg_1443_reg[1]_i_95_n_2 ,\y_1_reg_1443_reg[1]_i_95_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[20:17]),
        .S({\y_1_reg_1443[1]_i_146_n_0 ,\y_1_reg_1443[1]_i_147_n_0 ,\y_1_reg_1443[1]_i_148_n_0 ,\y_1_reg_1443[1]_i_149_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_98 
       (.CI(\y_1_reg_1443_reg[1]_i_138_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_98_n_0 ,\y_1_reg_1443_reg[1]_i_98_n_1 ,\y_1_reg_1443_reg[1]_i_98_n_2 ,\y_1_reg_1443_reg[1]_i_98_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[16:13]),
        .S({\y_1_reg_1443[1]_i_150_n_0 ,\y_1_reg_1443[1]_i_151_n_0 ,\y_1_reg_1443[1]_i_152_n_0 ,\y_1_reg_1443[1]_i_153_n_0 }));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \y_2_reg_1448[1]_i_1 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(\t_V_reg_306_reg_n_0_[1] ),
        .I2(tmp_229_2_fu_595_p2),
        .I3(p_assign_6_2_fu_575_p2),
        .I4(\y_2_reg_1448[1]_i_4_n_0 ),
        .O(y_2_fu_678_p3));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_10 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[30]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_2_reg_1448[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_100 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_2_reg_1448[1]_i_146_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(p_assign_6_2_fu_575_p2__0[12]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[12]),
        .O(\y_2_reg_1448[1]_i_100_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_101 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_2_reg_1448[1]_i_148_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(p_assign_6_2_fu_575_p2__0[10]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[10]),
        .O(\y_2_reg_1448[1]_i_101_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_102 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_2_reg_1448[1]_i_149_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(p_assign_6_2_fu_575_p2__0[8]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[8]),
        .O(\y_2_reg_1448[1]_i_102_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_103 
       (.I0(\y_2_reg_1448[1]_i_151_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[14]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[14]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_2_reg_1448[1]_i_103_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_104 
       (.I0(\y_2_reg_1448[1]_i_152_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[12]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[12]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_2_reg_1448[1]_i_104_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_105 
       (.I0(\y_2_reg_1448[1]_i_153_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[10]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[10]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_2_reg_1448[1]_i_105_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_106 
       (.I0(\y_2_reg_1448[1]_i_154_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[8]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[8]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_2_reg_1448[1]_i_106_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_107 
       (.I0(p_assign_7_2_fu_614_p2[23]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[23]),
        .O(\y_2_reg_1448[1]_i_107_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_108 
       (.I0(p_assign_7_2_fu_614_p2[21]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[21]),
        .O(\y_2_reg_1448[1]_i_108_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_11 
       (.I0(p_assign_6_2_fu_575_p2__0[29]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I2(p_assign_6_2_fu_575_p2__0[28]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_2_reg_1448[1]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_110 
       (.I0(p_assign_7_2_fu_614_p2[19]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[19]),
        .O(\y_2_reg_1448[1]_i_110_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_111 
       (.I0(p_assign_7_2_fu_614_p2[17]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[17]),
        .O(\y_2_reg_1448[1]_i_111_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_113 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(p_assign_6_2_fu_575_p2__0[23]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[23]),
        .O(\y_2_reg_1448[1]_i_113_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_114 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(p_assign_6_2_fu_575_p2__0[21]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[21]),
        .O(\y_2_reg_1448[1]_i_114_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_115 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(p_assign_6_2_fu_575_p2__0[19]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[19]),
        .O(\y_2_reg_1448[1]_i_115_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_116 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(p_assign_6_2_fu_575_p2__0[17]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[17]),
        .O(\y_2_reg_1448[1]_i_116_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_117 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_2_reg_1448[1]_i_117_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_118 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_2_reg_1448[1]_i_118_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_119 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_2_reg_1448[1]_i_119_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_12 
       (.I0(p_assign_6_2_fu_575_p2__0[27]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I2(p_assign_6_2_fu_575_p2__0[26]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_2_reg_1448[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_120 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_2_reg_1448[1]_i_120_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_121 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_2_reg_1448[1]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_122 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_2_reg_1448[1]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_123 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_2_reg_1448[1]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_124 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_2_reg_1448[1]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_125 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_2_reg_1448[1]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_126 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_2_reg_1448[1]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_127 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_2_reg_1448[1]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_129 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_2_reg_1448[1]_i_129_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_13 
       (.I0(p_assign_6_2_fu_575_p2__0[25]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I2(p_assign_6_2_fu_575_p2__0[24]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_2_reg_1448[1]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_130 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_2_reg_1448[1]_i_130_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_131 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_2_reg_1448[1]_i_131_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_132 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_2_reg_1448[1]_i_132_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_133 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_2_reg_1448[1]_i_133_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_134 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_2_reg_1448[1]_i_134_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_135 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_2_reg_1448[1]_i_135_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_136 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_2_reg_1448[1]_i_136_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_137 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_2_reg_1448[1]_i_166_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(p_assign_6_2_fu_575_p2__0[6]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[6]),
        .O(\y_2_reg_1448[1]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_138 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_2_reg_1448[1]_i_167_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(p_assign_6_2_fu_575_p2__0[4]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[4]),
        .O(\y_2_reg_1448[1]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_139 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_2_reg_1448[1]_i_168_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(p_assign_6_2_fu_575_p2__0[2]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[2]),
        .O(\y_2_reg_1448[1]_i_139_n_0 ));
  LUT6 #(
    .INIT(64'hA0E2FAE20082AA82)) 
    \y_2_reg_1448[1]_i_140 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\t_V_reg_306_reg_n_0_[1] ),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .I3(p_assign_6_2_fu_575_p2),
        .I4(p_assign_7_2_fu_614_p2[1]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_2_reg_1448[1]_i_140_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_141 
       (.I0(\y_2_reg_1448[1]_i_169_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[6]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[6]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_2_reg_1448[1]_i_141_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_142 
       (.I0(\y_2_reg_1448[1]_i_170_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[4]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[4]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_2_reg_1448[1]_i_142_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_143 
       (.I0(\y_2_reg_1448[1]_i_171_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[2]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[2]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_2_reg_1448[1]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'h408A45801520102A)) 
    \y_2_reg_1448[1]_i_144 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(p_assign_7_2_fu_614_p2[1]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(\t_V_reg_306_reg_n_0_[0] ),
        .I4(\t_V_reg_306_reg_n_0_[1] ),
        .I5(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\y_2_reg_1448[1]_i_144_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_145 
       (.I0(p_assign_7_2_fu_614_p2[15]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[15]),
        .O(\y_2_reg_1448[1]_i_145_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_146 
       (.I0(p_assign_7_2_fu_614_p2[13]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[13]),
        .O(\y_2_reg_1448[1]_i_146_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_148 
       (.I0(p_assign_7_2_fu_614_p2[11]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[11]),
        .O(\y_2_reg_1448[1]_i_148_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_149 
       (.I0(p_assign_7_2_fu_614_p2[9]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[9]),
        .O(\y_2_reg_1448[1]_i_149_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_15 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_2_reg_1448[1]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_151 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(p_assign_6_2_fu_575_p2__0[15]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[15]),
        .O(\y_2_reg_1448[1]_i_151_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_152 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(p_assign_6_2_fu_575_p2__0[13]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[13]),
        .O(\y_2_reg_1448[1]_i_152_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_153 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(p_assign_6_2_fu_575_p2__0[11]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[11]),
        .O(\y_2_reg_1448[1]_i_153_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_154 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(p_assign_6_2_fu_575_p2__0[9]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[9]),
        .O(\y_2_reg_1448[1]_i_154_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_155 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_2_reg_1448[1]_i_155_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_156 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_2_reg_1448[1]_i_156_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_157 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_2_reg_1448[1]_i_157_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_158 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_2_reg_1448[1]_i_158_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_159 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_2_reg_1448[1]_i_159_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_16 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_2_reg_1448[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_160 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_2_reg_1448[1]_i_160_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_161 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_2_reg_1448[1]_i_161_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_162 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_2_reg_1448[1]_i_162_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_163 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_2_reg_1448[1]_i_163_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_164 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_2_reg_1448[1]_i_164_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_165 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_2_reg_1448[1]_i_165_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_166 
       (.I0(p_assign_7_2_fu_614_p2[7]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[7]),
        .O(\y_2_reg_1448[1]_i_166_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_167 
       (.I0(p_assign_7_2_fu_614_p2[5]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[5]),
        .O(\y_2_reg_1448[1]_i_167_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_168 
       (.I0(p_assign_7_2_fu_614_p2[3]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[3]),
        .O(\y_2_reg_1448[1]_i_168_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_169 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(p_assign_6_2_fu_575_p2__0[7]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[7]),
        .O(\y_2_reg_1448[1]_i_169_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_17 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_2_reg_1448[1]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_170 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(p_assign_6_2_fu_575_p2__0[5]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[5]),
        .O(\y_2_reg_1448[1]_i_170_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_171 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(p_assign_6_2_fu_575_p2__0[3]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[3]),
        .O(\y_2_reg_1448[1]_i_171_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_172 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_2_reg_1448[1]_i_172_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_173 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_2_reg_1448[1]_i_173_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_174 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_2_reg_1448[1]_i_174_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_175 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_2_reg_1448[1]_i_175_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_176 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_2_reg_1448[1]_i_176_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_177 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_2_reg_1448[1]_i_177_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_178 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_2_reg_1448[1]_i_178_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_179 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_2_reg_1448[1]_i_179_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_21 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(p_assign_6_2_fu_575_p2__0[23]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(p_assign_6_2_fu_575_p2__0[22]),
        .O(\y_2_reg_1448[1]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_22 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(p_assign_6_2_fu_575_p2__0[21]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(p_assign_6_2_fu_575_p2__0[20]),
        .O(\y_2_reg_1448[1]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_23 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(p_assign_6_2_fu_575_p2__0[19]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(p_assign_6_2_fu_575_p2__0[18]),
        .O(\y_2_reg_1448[1]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_24 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(p_assign_6_2_fu_575_p2__0[17]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(p_assign_6_2_fu_575_p2__0[16]),
        .O(\y_2_reg_1448[1]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_25 
       (.I0(p_assign_6_2_fu_575_p2__0[23]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I2(p_assign_6_2_fu_575_p2__0[22]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_2_reg_1448[1]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_26 
       (.I0(p_assign_6_2_fu_575_p2__0[21]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I2(p_assign_6_2_fu_575_p2__0[20]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_2_reg_1448[1]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_27 
       (.I0(p_assign_6_2_fu_575_p2__0[19]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I2(p_assign_6_2_fu_575_p2__0[18]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_2_reg_1448[1]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_28 
       (.I0(p_assign_6_2_fu_575_p2__0[17]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I2(p_assign_6_2_fu_575_p2__0[16]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_2_reg_1448[1]_i_28_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_30 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_2_reg_1448[1]_i_30_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_31 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_2_reg_1448[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_32 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_2_reg_1448[1]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_33 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_2_reg_1448[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_2_reg_1448[1]_i_35 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_7_2_fu_614_p2[31]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I4(p_assign_6_2_fu_575_p2__0[30]),
        .I5(p_assign_7_2_fu_614_p2[30]),
        .O(\y_2_reg_1448[1]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_36 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_2_reg_1448[1]_i_72_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(p_assign_6_2_fu_575_p2__0[28]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[28]),
        .O(\y_2_reg_1448[1]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_37 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_2_reg_1448[1]_i_74_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(p_assign_6_2_fu_575_p2__0[26]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[26]),
        .O(\y_2_reg_1448[1]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_38 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_2_reg_1448[1]_i_75_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(p_assign_6_2_fu_575_p2__0[24]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[24]),
        .O(\y_2_reg_1448[1]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_2_reg_1448[1]_i_39 
       (.I0(p_assign_7_2_fu_614_p2[31]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I2(p_assign_7_2_fu_614_p2[30]),
        .I3(p_assign_6_2_fu_575_p2),
        .I4(p_assign_6_2_fu_575_p2__0[30]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_2_reg_1448[1]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h95CF9AC0C09ACF95)) 
    \y_2_reg_1448[1]_i_4 
       (.I0(\y_2_reg_1448_reg[1]_i_18_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[1]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(\t_V_reg_306_reg_n_0_[0] ),
        .I4(\t_V_reg_306_reg_n_0_[1] ),
        .I5(p_neg465_i_reg_1351[0]),
        .O(\y_2_reg_1448[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_40 
       (.I0(\y_2_reg_1448[1]_i_77_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[28]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[28]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_2_reg_1448[1]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_41 
       (.I0(\y_2_reg_1448[1]_i_78_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[26]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[26]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_2_reg_1448[1]_i_41_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_42 
       (.I0(\y_2_reg_1448[1]_i_79_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[24]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[24]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_2_reg_1448[1]_i_42_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_43 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_2_reg_1448[1]_i_43_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_44 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_2_reg_1448[1]_i_44_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_45 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_2_reg_1448[1]_i_45_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_46 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_2_reg_1448[1]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_48 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(p_assign_6_2_fu_575_p2__0[15]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(p_assign_6_2_fu_575_p2__0[14]),
        .O(\y_2_reg_1448[1]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_49 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(p_assign_6_2_fu_575_p2__0[13]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(p_assign_6_2_fu_575_p2__0[12]),
        .O(\y_2_reg_1448[1]_i_49_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_50 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(p_assign_6_2_fu_575_p2__0[11]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(p_assign_6_2_fu_575_p2__0[10]),
        .O(\y_2_reg_1448[1]_i_50_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_51 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(p_assign_6_2_fu_575_p2__0[9]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(p_assign_6_2_fu_575_p2__0[8]),
        .O(\y_2_reg_1448[1]_i_51_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_52 
       (.I0(p_assign_6_2_fu_575_p2__0[15]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I2(p_assign_6_2_fu_575_p2__0[14]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_2_reg_1448[1]_i_52_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_53 
       (.I0(p_assign_6_2_fu_575_p2__0[13]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I2(p_assign_6_2_fu_575_p2__0[12]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_2_reg_1448[1]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_54 
       (.I0(p_assign_6_2_fu_575_p2__0[11]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I2(p_assign_6_2_fu_575_p2__0[10]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_2_reg_1448[1]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_55 
       (.I0(p_assign_6_2_fu_575_p2__0[9]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I2(p_assign_6_2_fu_575_p2__0[8]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_2_reg_1448[1]_i_55_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_58 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_2_reg_1448[1]_i_58_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_59 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_2_reg_1448[1]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \y_2_reg_1448[1]_i_6 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I1(p_assign_6_2_fu_575_p2__0[30]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(\tmp_1_reg_1346_reg[31]_0 [31]),
        .O(\y_2_reg_1448[1]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_60 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_2_reg_1448[1]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_61 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_2_reg_1448[1]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_63 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_2_reg_1448[1]_i_107_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(p_assign_6_2_fu_575_p2__0[22]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[22]),
        .O(\y_2_reg_1448[1]_i_63_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_64 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_2_reg_1448[1]_i_108_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(p_assign_6_2_fu_575_p2__0[20]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[20]),
        .O(\y_2_reg_1448[1]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_65 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_2_reg_1448[1]_i_110_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(p_assign_6_2_fu_575_p2__0[18]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[18]),
        .O(\y_2_reg_1448[1]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_66 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_2_reg_1448[1]_i_111_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(p_assign_6_2_fu_575_p2__0[16]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[16]),
        .O(\y_2_reg_1448[1]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_67 
       (.I0(\y_2_reg_1448[1]_i_113_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[22]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[22]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_2_reg_1448[1]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_68 
       (.I0(\y_2_reg_1448[1]_i_114_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[20]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[20]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_2_reg_1448[1]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_69 
       (.I0(\y_2_reg_1448[1]_i_115_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[18]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[18]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_2_reg_1448[1]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_7 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(p_assign_6_2_fu_575_p2__0[29]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(p_assign_6_2_fu_575_p2__0[28]),
        .O(\y_2_reg_1448[1]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_70 
       (.I0(\y_2_reg_1448[1]_i_116_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[16]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[16]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_2_reg_1448[1]_i_70_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_72 
       (.I0(p_assign_7_2_fu_614_p2[29]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[29]),
        .O(\y_2_reg_1448[1]_i_72_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_74 
       (.I0(p_assign_7_2_fu_614_p2[27]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[27]),
        .O(\y_2_reg_1448[1]_i_74_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_75 
       (.I0(p_assign_7_2_fu_614_p2[25]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[25]),
        .O(\y_2_reg_1448[1]_i_75_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_77 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(p_assign_6_2_fu_575_p2__0[29]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[29]),
        .O(\y_2_reg_1448[1]_i_77_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_78 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(p_assign_6_2_fu_575_p2__0[27]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[27]),
        .O(\y_2_reg_1448[1]_i_78_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_79 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(p_assign_6_2_fu_575_p2__0[25]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[25]),
        .O(\y_2_reg_1448[1]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_8 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(p_assign_6_2_fu_575_p2__0[27]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(p_assign_6_2_fu_575_p2__0[26]),
        .O(\y_2_reg_1448[1]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_80 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(p_assign_6_2_fu_575_p2__0[7]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(p_assign_6_2_fu_575_p2__0[6]),
        .O(\y_2_reg_1448[1]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_81 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(p_assign_6_2_fu_575_p2__0[5]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(p_assign_6_2_fu_575_p2__0[4]),
        .O(\y_2_reg_1448[1]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_82 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(p_assign_6_2_fu_575_p2__0[3]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(p_assign_6_2_fu_575_p2__0[2]),
        .O(\y_2_reg_1448[1]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'hE282)) 
    \y_2_reg_1448[1]_i_83 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\t_V_reg_306_reg_n_0_[1] ),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_2_reg_1448[1]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_84 
       (.I0(p_assign_6_2_fu_575_p2__0[7]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I2(p_assign_6_2_fu_575_p2__0[6]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_2_reg_1448[1]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_85 
       (.I0(p_assign_6_2_fu_575_p2__0[5]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I2(p_assign_6_2_fu_575_p2__0[4]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_2_reg_1448[1]_i_85_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_86 
       (.I0(p_assign_6_2_fu_575_p2__0[3]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I2(p_assign_6_2_fu_575_p2__0[2]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_2_reg_1448[1]_i_86_n_0 ));
  LUT4 #(
    .INIT(16'h2442)) 
    \y_2_reg_1448[1]_i_87 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(\t_V_reg_306_reg_n_0_[0] ),
        .I2(\t_V_reg_306_reg_n_0_[1] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\y_2_reg_1448[1]_i_87_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_9 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(p_assign_6_2_fu_575_p2__0[25]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(p_assign_6_2_fu_575_p2__0[24]),
        .O(\y_2_reg_1448[1]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_90 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_2_reg_1448[1]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_91 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_2_reg_1448[1]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_92 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_2_reg_1448[1]_i_92_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_93 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_2_reg_1448[1]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_94 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_2_reg_1448[1]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_95 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_2_reg_1448[1]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_96 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_2_reg_1448[1]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_97 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_2_reg_1448[1]_i_97_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_99 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_2_reg_1448[1]_i_145_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(p_assign_6_2_fu_575_p2__0[14]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[14]),
        .O(\y_2_reg_1448[1]_i_99_n_0 ));
  FDRE \y_2_reg_1448_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_405_p2[0]),
        .Q(y_2_reg_1448[0]),
        .R(1'b0));
  FDRE \y_2_reg_1448_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_678_p3),
        .Q(y_2_reg_1448[1]),
        .R(1'b0));
  CARRY4 \y_2_reg_1448_reg[1]_i_109 
       (.CI(\y_2_reg_1448_reg[1]_i_112_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_109_n_0 ,\y_2_reg_1448_reg[1]_i_109_n_1 ,\y_2_reg_1448_reg[1]_i_109_n_2 ,\y_2_reg_1448_reg[1]_i_109_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[20:17]),
        .S({\y_2_reg_1448[1]_i_155_n_0 ,\y_2_reg_1448[1]_i_156_n_0 ,\y_2_reg_1448[1]_i_157_n_0 ,\y_2_reg_1448[1]_i_158_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_112 
       (.CI(\y_2_reg_1448_reg[1]_i_147_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_112_n_0 ,\y_2_reg_1448_reg[1]_i_112_n_1 ,\y_2_reg_1448_reg[1]_i_112_n_2 ,\y_2_reg_1448_reg[1]_i_112_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[16:13]),
        .S({\y_2_reg_1448[1]_i_159_n_0 ,\y_2_reg_1448[1]_i_160_n_0 ,\y_2_reg_1448[1]_i_161_n_0 ,\y_2_reg_1448[1]_i_162_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_128 
       (.CI(1'b0),
        .CO({\y_2_reg_1448_reg[1]_i_128_n_0 ,\y_2_reg_1448_reg[1]_i_128_n_1 ,\y_2_reg_1448_reg[1]_i_128_n_2 ,\y_2_reg_1448_reg[1]_i_128_n_3 }),
        .CYINIT(\t_V_reg_306_reg_n_0_[0] ),
        .DI({\t_V_reg_306_reg_n_0_[4] ,\t_V_reg_306_reg_n_0_[3] ,\t_V_reg_306_reg_n_0_[2] ,1'b0}),
        .O({p_assign_6_2_fu_575_p2__0[4:2],\NLW_y_2_reg_1448_reg[1]_i_128_O_UNCONNECTED [0]}),
        .S({\y_2_reg_1448[1]_i_163_n_0 ,\y_2_reg_1448[1]_i_164_n_0 ,\y_2_reg_1448[1]_i_165_n_0 ,\t_V_reg_306_reg_n_0_[1] }));
  CARRY4 \y_2_reg_1448_reg[1]_i_14 
       (.CI(\y_2_reg_1448_reg[1]_i_29_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_14_n_0 ,\y_2_reg_1448_reg[1]_i_14_n_1 ,\y_2_reg_1448_reg[1]_i_14_n_2 ,\y_2_reg_1448_reg[1]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[28] ,\t_V_reg_306_reg_n_0_[27] ,\t_V_reg_306_reg_n_0_[26] ,\t_V_reg_306_reg_n_0_[25] }),
        .O(p_assign_6_2_fu_575_p2__0[28:25]),
        .S({\y_2_reg_1448[1]_i_30_n_0 ,\y_2_reg_1448[1]_i_31_n_0 ,\y_2_reg_1448[1]_i_32_n_0 ,\y_2_reg_1448[1]_i_33_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_147 
       (.CI(\y_2_reg_1448_reg[1]_i_150_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_147_n_0 ,\y_2_reg_1448_reg[1]_i_147_n_1 ,\y_2_reg_1448_reg[1]_i_147_n_2 ,\y_2_reg_1448_reg[1]_i_147_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[12:9]),
        .S({\y_2_reg_1448[1]_i_172_n_0 ,\y_2_reg_1448[1]_i_173_n_0 ,\y_2_reg_1448[1]_i_174_n_0 ,\y_2_reg_1448[1]_i_175_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_150 
       (.CI(\y_2_reg_1448_reg[1]_i_19_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_150_n_0 ,\y_2_reg_1448_reg[1]_i_150_n_1 ,\y_2_reg_1448_reg[1]_i_150_n_2 ,\y_2_reg_1448_reg[1]_i_150_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[8:5]),
        .S({\y_2_reg_1448[1]_i_176_n_0 ,\y_2_reg_1448[1]_i_177_n_0 ,\y_2_reg_1448[1]_i_178_n_0 ,\y_2_reg_1448[1]_i_179_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_18 
       (.CI(\y_2_reg_1448_reg[1]_i_34_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_18_n_0 ,\y_2_reg_1448_reg[1]_i_18_n_1 ,\y_2_reg_1448_reg[1]_i_18_n_2 ,\y_2_reg_1448_reg[1]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_35_n_0 ,\y_2_reg_1448[1]_i_36_n_0 ,\y_2_reg_1448[1]_i_37_n_0 ,\y_2_reg_1448[1]_i_38_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_18_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_39_n_0 ,\y_2_reg_1448[1]_i_40_n_0 ,\y_2_reg_1448[1]_i_41_n_0 ,\y_2_reg_1448[1]_i_42_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_19 
       (.CI(1'b0),
        .CO({\y_2_reg_1448_reg[1]_i_19_n_0 ,\y_2_reg_1448_reg[1]_i_19_n_1 ,\y_2_reg_1448_reg[1]_i_19_n_2 ,\y_2_reg_1448_reg[1]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_2_reg_1448[1]_i_43_n_0 ,1'b0}),
        .O(p_assign_7_2_fu_614_p2[4:1]),
        .S({\y_2_reg_1448[1]_i_44_n_0 ,\y_2_reg_1448[1]_i_45_n_0 ,\t_V_reg_306_reg_n_0_[2] ,\y_2_reg_1448[1]_i_46_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_2 
       (.CI(\y_2_reg_1448_reg[1]_i_5_n_0 ),
        .CO({tmp_229_2_fu_595_p2,\y_2_reg_1448_reg[1]_i_2_n_1 ,\y_2_reg_1448_reg[1]_i_2_n_2 ,\y_2_reg_1448_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_6_n_0 ,\y_2_reg_1448[1]_i_7_n_0 ,\y_2_reg_1448[1]_i_8_n_0 ,\y_2_reg_1448[1]_i_9_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_10_n_0 ,\y_2_reg_1448[1]_i_11_n_0 ,\y_2_reg_1448[1]_i_12_n_0 ,\y_2_reg_1448[1]_i_13_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_20 
       (.CI(\y_2_reg_1448_reg[1]_i_47_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_20_n_0 ,\y_2_reg_1448_reg[1]_i_20_n_1 ,\y_2_reg_1448_reg[1]_i_20_n_2 ,\y_2_reg_1448_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_48_n_0 ,\y_2_reg_1448[1]_i_49_n_0 ,\y_2_reg_1448[1]_i_50_n_0 ,\y_2_reg_1448[1]_i_51_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_20_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_52_n_0 ,\y_2_reg_1448[1]_i_53_n_0 ,\y_2_reg_1448[1]_i_54_n_0 ,\y_2_reg_1448[1]_i_55_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_29 
       (.CI(\y_2_reg_1448_reg[1]_i_56_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_29_n_0 ,\y_2_reg_1448_reg[1]_i_29_n_1 ,\y_2_reg_1448_reg[1]_i_29_n_2 ,\y_2_reg_1448_reg[1]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[24] ,\t_V_reg_306_reg_n_0_[23] ,\t_V_reg_306_reg_n_0_[22] ,\t_V_reg_306_reg_n_0_[21] }),
        .O(p_assign_6_2_fu_575_p2__0[24:21]),
        .S({\y_2_reg_1448[1]_i_58_n_0 ,\y_2_reg_1448[1]_i_59_n_0 ,\y_2_reg_1448[1]_i_60_n_0 ,\y_2_reg_1448[1]_i_61_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_3 
       (.CI(\y_2_reg_1448_reg[1]_i_14_n_0 ),
        .CO({\NLW_y_2_reg_1448_reg[1]_i_3_CO_UNCONNECTED [3:2],\y_2_reg_1448_reg[1]_i_3_n_2 ,\y_2_reg_1448_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_306_reg_n_0_[30] ,\t_V_reg_306_reg_n_0_[29] }),
        .O({\NLW_y_2_reg_1448_reg[1]_i_3_O_UNCONNECTED [3],p_assign_6_2_fu_575_p2,p_assign_6_2_fu_575_p2__0[30:29]}),
        .S({1'b0,\y_2_reg_1448[1]_i_15_n_0 ,\y_2_reg_1448[1]_i_16_n_0 ,\y_2_reg_1448[1]_i_17_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_34 
       (.CI(\y_2_reg_1448_reg[1]_i_62_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_34_n_0 ,\y_2_reg_1448_reg[1]_i_34_n_1 ,\y_2_reg_1448_reg[1]_i_34_n_2 ,\y_2_reg_1448_reg[1]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_63_n_0 ,\y_2_reg_1448[1]_i_64_n_0 ,\y_2_reg_1448[1]_i_65_n_0 ,\y_2_reg_1448[1]_i_66_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_34_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_67_n_0 ,\y_2_reg_1448[1]_i_68_n_0 ,\y_2_reg_1448[1]_i_69_n_0 ,\y_2_reg_1448[1]_i_70_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_47 
       (.CI(1'b0),
        .CO({\y_2_reg_1448_reg[1]_i_47_n_0 ,\y_2_reg_1448_reg[1]_i_47_n_1 ,\y_2_reg_1448_reg[1]_i_47_n_2 ,\y_2_reg_1448_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_80_n_0 ,\y_2_reg_1448[1]_i_81_n_0 ,\y_2_reg_1448[1]_i_82_n_0 ,\y_2_reg_1448[1]_i_83_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_47_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_84_n_0 ,\y_2_reg_1448[1]_i_85_n_0 ,\y_2_reg_1448[1]_i_86_n_0 ,\y_2_reg_1448[1]_i_87_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_5 
       (.CI(\y_2_reg_1448_reg[1]_i_20_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_5_n_0 ,\y_2_reg_1448_reg[1]_i_5_n_1 ,\y_2_reg_1448_reg[1]_i_5_n_2 ,\y_2_reg_1448_reg[1]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_21_n_0 ,\y_2_reg_1448[1]_i_22_n_0 ,\y_2_reg_1448[1]_i_23_n_0 ,\y_2_reg_1448[1]_i_24_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_5_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_25_n_0 ,\y_2_reg_1448[1]_i_26_n_0 ,\y_2_reg_1448[1]_i_27_n_0 ,\y_2_reg_1448[1]_i_28_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_56 
       (.CI(\y_2_reg_1448_reg[1]_i_57_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_56_n_0 ,\y_2_reg_1448_reg[1]_i_56_n_1 ,\y_2_reg_1448_reg[1]_i_56_n_2 ,\y_2_reg_1448_reg[1]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[20] ,\t_V_reg_306_reg_n_0_[19] ,\t_V_reg_306_reg_n_0_[18] ,\t_V_reg_306_reg_n_0_[17] }),
        .O(p_assign_6_2_fu_575_p2__0[20:17]),
        .S({\y_2_reg_1448[1]_i_90_n_0 ,\y_2_reg_1448[1]_i_91_n_0 ,\y_2_reg_1448[1]_i_92_n_0 ,\y_2_reg_1448[1]_i_93_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_57 
       (.CI(\y_2_reg_1448_reg[1]_i_88_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_57_n_0 ,\y_2_reg_1448_reg[1]_i_57_n_1 ,\y_2_reg_1448_reg[1]_i_57_n_2 ,\y_2_reg_1448_reg[1]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[16] ,\t_V_reg_306_reg_n_0_[15] ,\t_V_reg_306_reg_n_0_[14] ,\t_V_reg_306_reg_n_0_[13] }),
        .O(p_assign_6_2_fu_575_p2__0[16:13]),
        .S({\y_2_reg_1448[1]_i_94_n_0 ,\y_2_reg_1448[1]_i_95_n_0 ,\y_2_reg_1448[1]_i_96_n_0 ,\y_2_reg_1448[1]_i_97_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_62 
       (.CI(\y_2_reg_1448_reg[1]_i_98_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_62_n_0 ,\y_2_reg_1448_reg[1]_i_62_n_1 ,\y_2_reg_1448_reg[1]_i_62_n_2 ,\y_2_reg_1448_reg[1]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_99_n_0 ,\y_2_reg_1448[1]_i_100_n_0 ,\y_2_reg_1448[1]_i_101_n_0 ,\y_2_reg_1448[1]_i_102_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_62_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_103_n_0 ,\y_2_reg_1448[1]_i_104_n_0 ,\y_2_reg_1448[1]_i_105_n_0 ,\y_2_reg_1448[1]_i_106_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_71 
       (.CI(\y_2_reg_1448_reg[1]_i_73_n_0 ),
        .CO({\NLW_y_2_reg_1448_reg[1]_i_71_CO_UNCONNECTED [3:2],\y_2_reg_1448_reg[1]_i_71_n_2 ,\y_2_reg_1448_reg[1]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_2_reg_1448_reg[1]_i_71_O_UNCONNECTED [3],p_assign_7_2_fu_614_p2[31:29]}),
        .S({1'b0,\y_2_reg_1448[1]_i_117_n_0 ,\y_2_reg_1448[1]_i_118_n_0 ,\y_2_reg_1448[1]_i_119_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_73 
       (.CI(\y_2_reg_1448_reg[1]_i_76_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_73_n_0 ,\y_2_reg_1448_reg[1]_i_73_n_1 ,\y_2_reg_1448_reg[1]_i_73_n_2 ,\y_2_reg_1448_reg[1]_i_73_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[28:25]),
        .S({\y_2_reg_1448[1]_i_120_n_0 ,\y_2_reg_1448[1]_i_121_n_0 ,\y_2_reg_1448[1]_i_122_n_0 ,\y_2_reg_1448[1]_i_123_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_76 
       (.CI(\y_2_reg_1448_reg[1]_i_109_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_76_n_0 ,\y_2_reg_1448_reg[1]_i_76_n_1 ,\y_2_reg_1448_reg[1]_i_76_n_2 ,\y_2_reg_1448_reg[1]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[24:21]),
        .S({\y_2_reg_1448[1]_i_124_n_0 ,\y_2_reg_1448[1]_i_125_n_0 ,\y_2_reg_1448[1]_i_126_n_0 ,\y_2_reg_1448[1]_i_127_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_88 
       (.CI(\y_2_reg_1448_reg[1]_i_89_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_88_n_0 ,\y_2_reg_1448_reg[1]_i_88_n_1 ,\y_2_reg_1448_reg[1]_i_88_n_2 ,\y_2_reg_1448_reg[1]_i_88_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[12] ,\t_V_reg_306_reg_n_0_[11] ,\t_V_reg_306_reg_n_0_[10] ,\t_V_reg_306_reg_n_0_[9] }),
        .O(p_assign_6_2_fu_575_p2__0[12:9]),
        .S({\y_2_reg_1448[1]_i_129_n_0 ,\y_2_reg_1448[1]_i_130_n_0 ,\y_2_reg_1448[1]_i_131_n_0 ,\y_2_reg_1448[1]_i_132_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_89 
       (.CI(\y_2_reg_1448_reg[1]_i_128_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_89_n_0 ,\y_2_reg_1448_reg[1]_i_89_n_1 ,\y_2_reg_1448_reg[1]_i_89_n_2 ,\y_2_reg_1448_reg[1]_i_89_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[8] ,\t_V_reg_306_reg_n_0_[7] ,\t_V_reg_306_reg_n_0_[6] ,\t_V_reg_306_reg_n_0_[5] }),
        .O(p_assign_6_2_fu_575_p2__0[8:5]),
        .S({\y_2_reg_1448[1]_i_133_n_0 ,\y_2_reg_1448[1]_i_134_n_0 ,\y_2_reg_1448[1]_i_135_n_0 ,\y_2_reg_1448[1]_i_136_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_98 
       (.CI(1'b0),
        .CO({\y_2_reg_1448_reg[1]_i_98_n_0 ,\y_2_reg_1448_reg[1]_i_98_n_1 ,\y_2_reg_1448_reg[1]_i_98_n_2 ,\y_2_reg_1448_reg[1]_i_98_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_137_n_0 ,\y_2_reg_1448[1]_i_138_n_0 ,\y_2_reg_1448[1]_i_139_n_0 ,\y_2_reg_1448[1]_i_140_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_98_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_141_n_0 ,\y_2_reg_1448[1]_i_142_n_0 ,\y_2_reg_1448[1]_i_143_n_0 ,\y_2_reg_1448[1]_i_144_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \y_reg_1438[0]_i_1 
       (.I0(p_assign_7_fu_488_p2[0]),
        .I1(p_0_in),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .O(y_fu_646_p3[0]));
  LUT6 #(
    .INIT(64'hF3C0FFDDF3C02200)) 
    \y_reg_1438[1]_i_1 
       (.I0(tmp_13_fu_469_p2),
        .I1(p_0_in),
        .I2(p_assign_7_fu_488_p2[1]),
        .I3(\y_reg_1438_reg[1]_i_5_n_7 ),
        .I4(\y_reg_1438_reg[1]_i_6_n_0 ),
        .I5(\y_reg_1438[1]_i_7_n_0 ),
        .O(y_fu_646_p3[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_10 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_reg_1438_reg[1]_i_3_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(\y_reg_1438_reg[1]_i_17_n_4 ),
        .O(\y_reg_1438[1]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_100 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_reg_1438_reg[1]_i_47_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[21]),
        .O(\y_reg_1438[1]_i_100_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_101 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_reg_1438_reg[1]_i_78_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[19]),
        .O(\y_reg_1438[1]_i_101_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_102 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_reg_1438_reg[1]_i_78_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[17]),
        .O(\y_reg_1438[1]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_103 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_reg_1438[1]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_104 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_reg_1438[1]_i_104_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_105 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_reg_1438[1]_i_105_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_106 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_reg_1438[1]_i_106_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_107 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_reg_1438[1]_i_107_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_108 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_reg_1438[1]_i_108_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_109 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_reg_1438[1]_i_109_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_11 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_reg_1438_reg[1]_i_17_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(\y_reg_1438_reg[1]_i_17_n_6 ),
        .O(\y_reg_1438[1]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_110 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_reg_1438[1]_i_110_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_111 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_reg_1438_reg[1]_i_120_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(\y_reg_1438_reg[1]_i_120_n_6 ),
        .O(\y_reg_1438[1]_i_111_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_112 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_reg_1438_reg[1]_i_120_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(\y_reg_1438_reg[1]_i_5_n_4 ),
        .O(\y_reg_1438[1]_i_112_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_113 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_reg_1438_reg[1]_i_5_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(\y_reg_1438_reg[1]_i_5_n_6 ),
        .O(\y_reg_1438[1]_i_113_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \y_reg_1438[1]_i_114 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\y_reg_1438_reg[1]_i_5_n_7 ),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_reg_1438[1]_i_114_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_115 
       (.I0(\y_reg_1438_reg[1]_i_120_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I2(\y_reg_1438_reg[1]_i_120_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_reg_1438[1]_i_115_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_116 
       (.I0(\y_reg_1438_reg[1]_i_120_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I2(\y_reg_1438_reg[1]_i_5_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_reg_1438[1]_i_116_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_117 
       (.I0(\y_reg_1438_reg[1]_i_5_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I2(\y_reg_1438_reg[1]_i_5_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_reg_1438[1]_i_117_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \y_reg_1438[1]_i_118 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(\t_V_reg_306_reg_n_0_[0] ),
        .I2(\y_reg_1438_reg[1]_i_5_n_7 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\y_reg_1438[1]_i_118_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_12 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_reg_1438_reg[1]_i_17_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(\y_reg_1438_reg[1]_i_47_n_4 ),
        .O(\y_reg_1438[1]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_121 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_reg_1438[1]_i_121_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_122 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_reg_1438[1]_i_122_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_123 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_reg_1438[1]_i_123_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_124 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_reg_1438[1]_i_124_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_125 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_reg_1438[1]_i_125_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_126 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_reg_1438[1]_i_126_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_127 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_reg_1438[1]_i_127_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_128 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_reg_1438[1]_i_128_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_129 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_reg_1438[1]_i_163_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(\y_reg_1438_reg[1]_i_120_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[6]),
        .O(\y_reg_1438[1]_i_129_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_13 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_3_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_reg_1438[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_130 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_reg_1438[1]_i_165_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(\y_reg_1438_reg[1]_i_5_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[4]),
        .O(\y_reg_1438[1]_i_130_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_131 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_reg_1438[1]_i_166_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(\y_reg_1438_reg[1]_i_5_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[2]),
        .O(\y_reg_1438[1]_i_131_n_0 ));
  LUT6 #(
    .INIT(64'h2222B222B2B2B222)) 
    \y_reg_1438[1]_i_132 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\y_reg_1438[1]_i_167_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I3(\t_V_reg_306_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[0]),
        .O(\y_reg_1438[1]_i_132_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_133 
       (.I0(\y_reg_1438[1]_i_168_n_0 ),
        .I1(p_assign_7_fu_488_p2[6]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_120_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_reg_1438[1]_i_133_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_134 
       (.I0(\y_reg_1438[1]_i_169_n_0 ),
        .I1(p_assign_7_fu_488_p2[4]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_5_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_reg_1438[1]_i_134_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_135 
       (.I0(\y_reg_1438[1]_i_170_n_0 ),
        .I1(p_assign_7_fu_488_p2[2]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_5_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_reg_1438[1]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_reg_1438[1]_i_136 
       (.I0(p_assign_7_fu_488_p2[1]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_5_n_7 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I4(y_fu_646_p3[0]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_reg_1438[1]_i_136_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_137 
       (.I0(p_assign_7_fu_488_p2[15]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_79_n_5 ),
        .O(\y_reg_1438[1]_i_137_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_139 
       (.I0(p_assign_7_fu_488_p2[13]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_79_n_7 ),
        .O(\y_reg_1438[1]_i_139_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_14 
       (.I0(\y_reg_1438_reg[1]_i_3_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I2(\y_reg_1438_reg[1]_i_17_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_reg_1438[1]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_140 
       (.I0(p_assign_7_fu_488_p2[11]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_119_n_5 ),
        .O(\y_reg_1438[1]_i_140_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_142 
       (.I0(p_assign_7_fu_488_p2[9]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_119_n_7 ),
        .O(\y_reg_1438[1]_i_142_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_143 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_reg_1438_reg[1]_i_79_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[15]),
        .O(\y_reg_1438[1]_i_143_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_144 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_reg_1438_reg[1]_i_79_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[13]),
        .O(\y_reg_1438[1]_i_144_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_145 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_reg_1438_reg[1]_i_119_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[11]),
        .O(\y_reg_1438[1]_i_145_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_146 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_reg_1438_reg[1]_i_119_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[9]),
        .O(\y_reg_1438[1]_i_146_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_147 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_reg_1438[1]_i_147_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_148 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_reg_1438[1]_i_148_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_149 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_reg_1438[1]_i_149_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_15 
       (.I0(\y_reg_1438_reg[1]_i_17_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I2(\y_reg_1438_reg[1]_i_17_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_reg_1438[1]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_150 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_reg_1438[1]_i_150_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_151 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_reg_1438[1]_i_151_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_152 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_reg_1438[1]_i_152_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_153 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_reg_1438[1]_i_153_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_154 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_reg_1438[1]_i_154_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_155 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_reg_1438[1]_i_155_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_156 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_reg_1438[1]_i_156_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_157 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_reg_1438[1]_i_157_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_158 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_reg_1438[1]_i_158_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_159 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_reg_1438[1]_i_159_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_16 
       (.I0(\y_reg_1438_reg[1]_i_17_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I2(\y_reg_1438_reg[1]_i_47_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_reg_1438[1]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_160 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_reg_1438[1]_i_160_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_161 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_reg_1438[1]_i_161_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_162 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_reg_1438[1]_i_162_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_163 
       (.I0(p_assign_7_fu_488_p2[7]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_120_n_5 ),
        .O(\y_reg_1438[1]_i_163_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_165 
       (.I0(p_assign_7_fu_488_p2[5]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_120_n_7 ),
        .O(\y_reg_1438[1]_i_165_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_166 
       (.I0(p_assign_7_fu_488_p2[3]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_5_n_5 ),
        .O(\y_reg_1438[1]_i_166_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_167 
       (.I0(p_assign_7_fu_488_p2[1]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_5_n_7 ),
        .O(\y_reg_1438[1]_i_167_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_168 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_reg_1438_reg[1]_i_120_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[7]),
        .O(\y_reg_1438[1]_i_168_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_169 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_reg_1438_reg[1]_i_120_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[5]),
        .O(\y_reg_1438[1]_i_169_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_170 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_reg_1438_reg[1]_i_5_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[3]),
        .O(\y_reg_1438[1]_i_170_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_171 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_reg_1438[1]_i_171_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_172 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_reg_1438[1]_i_172_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_173 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_reg_1438[1]_i_173_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_174 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_reg_1438[1]_i_174_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_175 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_reg_1438[1]_i_175_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_176 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_reg_1438[1]_i_176_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_177 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_reg_1438[1]_i_177_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_178 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_reg_1438[1]_i_178_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_179 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_reg_1438[1]_i_179_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_18 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_reg_1438[1]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_180 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_reg_1438[1]_i_180_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_181 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_reg_1438[1]_i_181_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_182 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_reg_1438[1]_i_182_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_19 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_reg_1438[1]_i_19_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_20 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_reg_1438[1]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_21 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_reg_1438[1]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_22 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_reg_1438[1]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_23 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_reg_1438[1]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_24 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .O(\y_reg_1438[1]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_25 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_reg_1438[1]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_26 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_reg_1438[1]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_27 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_reg_1438[1]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_28 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_reg_1438[1]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_reg_1438[1]_i_30 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_7_fu_488_p2[31]),
        .I2(p_0_in),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I4(\y_reg_1438_reg[1]_i_3_n_6 ),
        .I5(p_assign_7_fu_488_p2[30]),
        .O(\y_reg_1438[1]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_31 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_reg_1438[1]_i_62_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(\y_reg_1438_reg[1]_i_17_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[28]),
        .O(\y_reg_1438[1]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_32 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_reg_1438[1]_i_63_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(\y_reg_1438_reg[1]_i_17_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[26]),
        .O(\y_reg_1438[1]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_33 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_reg_1438[1]_i_65_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(\y_reg_1438_reg[1]_i_47_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[24]),
        .O(\y_reg_1438[1]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_reg_1438[1]_i_34 
       (.I0(p_assign_7_fu_488_p2[31]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I2(p_assign_7_fu_488_p2[30]),
        .I3(p_0_in),
        .I4(\y_reg_1438_reg[1]_i_3_n_6 ),
        .I5(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_reg_1438[1]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_35 
       (.I0(\y_reg_1438[1]_i_66_n_0 ),
        .I1(p_assign_7_fu_488_p2[28]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_17_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_reg_1438[1]_i_35_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_36 
       (.I0(\y_reg_1438[1]_i_67_n_0 ),
        .I1(p_assign_7_fu_488_p2[26]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_17_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_reg_1438[1]_i_36_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_37 
       (.I0(\y_reg_1438[1]_i_68_n_0 ),
        .I1(p_assign_7_fu_488_p2[24]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_47_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_reg_1438[1]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_39 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_reg_1438_reg[1]_i_47_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(\y_reg_1438_reg[1]_i_47_n_6 ),
        .O(\y_reg_1438[1]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_40 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_reg_1438_reg[1]_i_47_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(\y_reg_1438_reg[1]_i_78_n_4 ),
        .O(\y_reg_1438[1]_i_40_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_41 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_reg_1438_reg[1]_i_78_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(\y_reg_1438_reg[1]_i_78_n_6 ),
        .O(\y_reg_1438[1]_i_41_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_42 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_reg_1438_reg[1]_i_78_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(\y_reg_1438_reg[1]_i_79_n_4 ),
        .O(\y_reg_1438[1]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_43 
       (.I0(\y_reg_1438_reg[1]_i_47_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I2(\y_reg_1438_reg[1]_i_47_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_reg_1438[1]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_44 
       (.I0(\y_reg_1438_reg[1]_i_47_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I2(\y_reg_1438_reg[1]_i_78_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_reg_1438[1]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_45 
       (.I0(\y_reg_1438_reg[1]_i_78_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I2(\y_reg_1438_reg[1]_i_78_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_reg_1438[1]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_46 
       (.I0(\y_reg_1438_reg[1]_i_78_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I2(\y_reg_1438_reg[1]_i_79_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_reg_1438[1]_i_46_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_48 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_reg_1438[1]_i_48_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_49 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_reg_1438[1]_i_49_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_50 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_reg_1438[1]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_51 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_reg_1438[1]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_53 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_reg_1438[1]_i_93_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(\y_reg_1438_reg[1]_i_47_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[22]),
        .O(\y_reg_1438[1]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_54 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_reg_1438[1]_i_95_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(\y_reg_1438_reg[1]_i_78_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[20]),
        .O(\y_reg_1438[1]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_55 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_reg_1438[1]_i_96_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(\y_reg_1438_reg[1]_i_78_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[18]),
        .O(\y_reg_1438[1]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_56 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_reg_1438[1]_i_98_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(\y_reg_1438_reg[1]_i_79_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[16]),
        .O(\y_reg_1438[1]_i_56_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_57 
       (.I0(\y_reg_1438[1]_i_99_n_0 ),
        .I1(p_assign_7_fu_488_p2[22]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_47_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_reg_1438[1]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_58 
       (.I0(\y_reg_1438[1]_i_100_n_0 ),
        .I1(p_assign_7_fu_488_p2[20]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_78_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_reg_1438[1]_i_58_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_59 
       (.I0(\y_reg_1438[1]_i_101_n_0 ),
        .I1(p_assign_7_fu_488_p2[18]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_78_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_reg_1438[1]_i_59_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_60 
       (.I0(\y_reg_1438[1]_i_102_n_0 ),
        .I1(p_assign_7_fu_488_p2[16]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_79_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_reg_1438[1]_i_60_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_62 
       (.I0(p_assign_7_fu_488_p2[29]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_3_n_7 ),
        .O(\y_reg_1438[1]_i_62_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_63 
       (.I0(p_assign_7_fu_488_p2[27]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_17_n_5 ),
        .O(\y_reg_1438[1]_i_63_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_65 
       (.I0(p_assign_7_fu_488_p2[25]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_17_n_7 ),
        .O(\y_reg_1438[1]_i_65_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_66 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_reg_1438_reg[1]_i_3_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[29]),
        .O(\y_reg_1438[1]_i_66_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_67 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_reg_1438_reg[1]_i_17_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[27]),
        .O(\y_reg_1438[1]_i_67_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_68 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_reg_1438_reg[1]_i_17_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[25]),
        .O(\y_reg_1438[1]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hC355C3AA3CAA3C55)) 
    \y_reg_1438[1]_i_7 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(p_assign_7_fu_488_p2[0]),
        .I2(p_assign_7_fu_488_p2[1]),
        .I3(p_0_in),
        .I4(\y_reg_1438_reg[1]_i_5_n_7 ),
        .I5(p_neg465_i_reg_1351[0]),
        .O(\y_reg_1438[1]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_70 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_reg_1438_reg[1]_i_79_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(\y_reg_1438_reg[1]_i_79_n_6 ),
        .O(\y_reg_1438[1]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_71 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_reg_1438_reg[1]_i_79_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(\y_reg_1438_reg[1]_i_119_n_4 ),
        .O(\y_reg_1438[1]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_72 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_reg_1438_reg[1]_i_119_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(\y_reg_1438_reg[1]_i_119_n_6 ),
        .O(\y_reg_1438[1]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_73 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_reg_1438_reg[1]_i_119_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(\y_reg_1438_reg[1]_i_120_n_4 ),
        .O(\y_reg_1438[1]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_74 
       (.I0(\y_reg_1438_reg[1]_i_79_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I2(\y_reg_1438_reg[1]_i_79_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_reg_1438[1]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_75 
       (.I0(\y_reg_1438_reg[1]_i_79_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I2(\y_reg_1438_reg[1]_i_119_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_reg_1438[1]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_76 
       (.I0(\y_reg_1438_reg[1]_i_119_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I2(\y_reg_1438_reg[1]_i_119_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_reg_1438[1]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_77 
       (.I0(\y_reg_1438_reg[1]_i_119_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I2(\y_reg_1438_reg[1]_i_120_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_reg_1438[1]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_80 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_reg_1438[1]_i_80_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_81 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_reg_1438[1]_i_81_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_82 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_reg_1438[1]_i_82_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_83 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_reg_1438[1]_i_83_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_85 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_reg_1438[1]_i_137_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(\y_reg_1438_reg[1]_i_79_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[14]),
        .O(\y_reg_1438[1]_i_85_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_86 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_reg_1438[1]_i_139_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(\y_reg_1438_reg[1]_i_119_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[12]),
        .O(\y_reg_1438[1]_i_86_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_87 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_reg_1438[1]_i_140_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(\y_reg_1438_reg[1]_i_119_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[10]),
        .O(\y_reg_1438[1]_i_87_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_88 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_reg_1438[1]_i_142_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(\y_reg_1438_reg[1]_i_120_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[8]),
        .O(\y_reg_1438[1]_i_88_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_89 
       (.I0(\y_reg_1438[1]_i_143_n_0 ),
        .I1(p_assign_7_fu_488_p2[14]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_79_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_reg_1438[1]_i_89_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \y_reg_1438[1]_i_9 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I1(\y_reg_1438_reg[1]_i_3_n_6 ),
        .I2(p_0_in),
        .I3(\tmp_1_reg_1346_reg[31]_0 [31]),
        .O(\y_reg_1438[1]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_90 
       (.I0(\y_reg_1438[1]_i_144_n_0 ),
        .I1(p_assign_7_fu_488_p2[12]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_119_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_reg_1438[1]_i_90_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_91 
       (.I0(\y_reg_1438[1]_i_145_n_0 ),
        .I1(p_assign_7_fu_488_p2[10]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_119_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_reg_1438[1]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_92 
       (.I0(\y_reg_1438[1]_i_146_n_0 ),
        .I1(p_assign_7_fu_488_p2[8]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_120_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_reg_1438[1]_i_92_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_93 
       (.I0(p_assign_7_fu_488_p2[23]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_47_n_5 ),
        .O(\y_reg_1438[1]_i_93_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_95 
       (.I0(p_assign_7_fu_488_p2[21]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_47_n_7 ),
        .O(\y_reg_1438[1]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_96 
       (.I0(p_assign_7_fu_488_p2[19]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_78_n_5 ),
        .O(\y_reg_1438[1]_i_96_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_98 
       (.I0(p_assign_7_fu_488_p2[17]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_78_n_7 ),
        .O(\y_reg_1438[1]_i_98_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_99 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_reg_1438_reg[1]_i_47_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[23]),
        .O(\y_reg_1438[1]_i_99_n_0 ));
  FDRE \y_reg_1438_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_fu_646_p3[0]),
        .Q(y_reg_1438[0]),
        .R(1'b0));
  FDRE \y_reg_1438_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_fu_646_p3[1]),
        .Q(y_reg_1438[1]),
        .R(1'b0));
  CARRY4 \y_reg_1438_reg[1]_i_119 
       (.CI(\y_reg_1438_reg[1]_i_120_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_119_n_0 ,\y_reg_1438_reg[1]_i_119_n_1 ,\y_reg_1438_reg[1]_i_119_n_2 ,\y_reg_1438_reg[1]_i_119_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[12] ,\t_V_reg_306_reg_n_0_[11] ,\t_V_reg_306_reg_n_0_[10] ,\t_V_reg_306_reg_n_0_[9] }),
        .O({\y_reg_1438_reg[1]_i_119_n_4 ,\y_reg_1438_reg[1]_i_119_n_5 ,\y_reg_1438_reg[1]_i_119_n_6 ,\y_reg_1438_reg[1]_i_119_n_7 }),
        .S({\y_reg_1438[1]_i_155_n_0 ,\y_reg_1438[1]_i_156_n_0 ,\y_reg_1438[1]_i_157_n_0 ,\y_reg_1438[1]_i_158_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_120 
       (.CI(\y_reg_1438_reg[1]_i_5_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_120_n_0 ,\y_reg_1438_reg[1]_i_120_n_1 ,\y_reg_1438_reg[1]_i_120_n_2 ,\y_reg_1438_reg[1]_i_120_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[8] ,\t_V_reg_306_reg_n_0_[7] ,\t_V_reg_306_reg_n_0_[6] ,\t_V_reg_306_reg_n_0_[5] }),
        .O({\y_reg_1438_reg[1]_i_120_n_4 ,\y_reg_1438_reg[1]_i_120_n_5 ,\y_reg_1438_reg[1]_i_120_n_6 ,\y_reg_1438_reg[1]_i_120_n_7 }),
        .S({\y_reg_1438[1]_i_159_n_0 ,\y_reg_1438[1]_i_160_n_0 ,\y_reg_1438[1]_i_161_n_0 ,\y_reg_1438[1]_i_162_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_138 
       (.CI(\y_reg_1438_reg[1]_i_141_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_138_n_0 ,\y_reg_1438_reg[1]_i_138_n_1 ,\y_reg_1438_reg[1]_i_138_n_2 ,\y_reg_1438_reg[1]_i_138_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[15:12]),
        .S({\y_reg_1438[1]_i_171_n_0 ,\y_reg_1438[1]_i_172_n_0 ,\y_reg_1438[1]_i_173_n_0 ,\y_reg_1438[1]_i_174_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_141 
       (.CI(\y_reg_1438_reg[1]_i_164_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_141_n_0 ,\y_reg_1438_reg[1]_i_141_n_1 ,\y_reg_1438_reg[1]_i_141_n_2 ,\y_reg_1438_reg[1]_i_141_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[11:8]),
        .S({\y_reg_1438[1]_i_175_n_0 ,\y_reg_1438[1]_i_176_n_0 ,\y_reg_1438[1]_i_177_n_0 ,\y_reg_1438[1]_i_178_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_164 
       (.CI(\y_reg_1438_reg[1]_i_4_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_164_n_0 ,\y_reg_1438_reg[1]_i_164_n_1 ,\y_reg_1438_reg[1]_i_164_n_2 ,\y_reg_1438_reg[1]_i_164_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[7:4]),
        .S({\y_reg_1438[1]_i_179_n_0 ,\y_reg_1438[1]_i_180_n_0 ,\y_reg_1438[1]_i_181_n_0 ,\y_reg_1438[1]_i_182_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_17 
       (.CI(\y_reg_1438_reg[1]_i_47_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_17_n_0 ,\y_reg_1438_reg[1]_i_17_n_1 ,\y_reg_1438_reg[1]_i_17_n_2 ,\y_reg_1438_reg[1]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[28] ,\t_V_reg_306_reg_n_0_[27] ,\t_V_reg_306_reg_n_0_[26] ,\t_V_reg_306_reg_n_0_[25] }),
        .O({\y_reg_1438_reg[1]_i_17_n_4 ,\y_reg_1438_reg[1]_i_17_n_5 ,\y_reg_1438_reg[1]_i_17_n_6 ,\y_reg_1438_reg[1]_i_17_n_7 }),
        .S({\y_reg_1438[1]_i_48_n_0 ,\y_reg_1438[1]_i_49_n_0 ,\y_reg_1438[1]_i_50_n_0 ,\y_reg_1438[1]_i_51_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_2 
       (.CI(\y_reg_1438_reg[1]_i_8_n_0 ),
        .CO({tmp_13_fu_469_p2,\y_reg_1438_reg[1]_i_2_n_1 ,\y_reg_1438_reg[1]_i_2_n_2 ,\y_reg_1438_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_9_n_0 ,\y_reg_1438[1]_i_10_n_0 ,\y_reg_1438[1]_i_11_n_0 ,\y_reg_1438[1]_i_12_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_13_n_0 ,\y_reg_1438[1]_i_14_n_0 ,\y_reg_1438[1]_i_15_n_0 ,\y_reg_1438[1]_i_16_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_29 
       (.CI(\y_reg_1438_reg[1]_i_52_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_29_n_0 ,\y_reg_1438_reg[1]_i_29_n_1 ,\y_reg_1438_reg[1]_i_29_n_2 ,\y_reg_1438_reg[1]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_53_n_0 ,\y_reg_1438[1]_i_54_n_0 ,\y_reg_1438[1]_i_55_n_0 ,\y_reg_1438[1]_i_56_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_29_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_57_n_0 ,\y_reg_1438[1]_i_58_n_0 ,\y_reg_1438[1]_i_59_n_0 ,\y_reg_1438[1]_i_60_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_3 
       (.CI(\y_reg_1438_reg[1]_i_17_n_0 ),
        .CO({\NLW_y_reg_1438_reg[1]_i_3_CO_UNCONNECTED [3:2],\y_reg_1438_reg[1]_i_3_n_2 ,\y_reg_1438_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_306_reg_n_0_[30] ,\t_V_reg_306_reg_n_0_[29] }),
        .O({\NLW_y_reg_1438_reg[1]_i_3_O_UNCONNECTED [3],p_0_in,\y_reg_1438_reg[1]_i_3_n_6 ,\y_reg_1438_reg[1]_i_3_n_7 }),
        .S({1'b0,\y_reg_1438[1]_i_18_n_0 ,\y_reg_1438[1]_i_19_n_0 ,\y_reg_1438[1]_i_20_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_38 
       (.CI(\y_reg_1438_reg[1]_i_69_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_38_n_0 ,\y_reg_1438_reg[1]_i_38_n_1 ,\y_reg_1438_reg[1]_i_38_n_2 ,\y_reg_1438_reg[1]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_70_n_0 ,\y_reg_1438[1]_i_71_n_0 ,\y_reg_1438[1]_i_72_n_0 ,\y_reg_1438[1]_i_73_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_38_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_74_n_0 ,\y_reg_1438[1]_i_75_n_0 ,\y_reg_1438[1]_i_76_n_0 ,\y_reg_1438[1]_i_77_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_4 
       (.CI(1'b0),
        .CO({\y_reg_1438_reg[1]_i_4_n_0 ,\y_reg_1438_reg[1]_i_4_n_1 ,\y_reg_1438_reg[1]_i_4_n_2 ,\y_reg_1438_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_reg_1438[1]_i_21_n_0 ,1'b0}),
        .O(p_assign_7_fu_488_p2[3:0]),
        .S({\y_reg_1438[1]_i_22_n_0 ,\y_reg_1438[1]_i_23_n_0 ,\t_V_reg_306_reg_n_0_[1] ,\y_reg_1438[1]_i_24_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_47 
       (.CI(\y_reg_1438_reg[1]_i_78_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_47_n_0 ,\y_reg_1438_reg[1]_i_47_n_1 ,\y_reg_1438_reg[1]_i_47_n_2 ,\y_reg_1438_reg[1]_i_47_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[24] ,\t_V_reg_306_reg_n_0_[23] ,\t_V_reg_306_reg_n_0_[22] ,\t_V_reg_306_reg_n_0_[21] }),
        .O({\y_reg_1438_reg[1]_i_47_n_4 ,\y_reg_1438_reg[1]_i_47_n_5 ,\y_reg_1438_reg[1]_i_47_n_6 ,\y_reg_1438_reg[1]_i_47_n_7 }),
        .S({\y_reg_1438[1]_i_80_n_0 ,\y_reg_1438[1]_i_81_n_0 ,\y_reg_1438[1]_i_82_n_0 ,\y_reg_1438[1]_i_83_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_5 
       (.CI(1'b0),
        .CO({\y_reg_1438_reg[1]_i_5_n_0 ,\y_reg_1438_reg[1]_i_5_n_1 ,\y_reg_1438_reg[1]_i_5_n_2 ,\y_reg_1438_reg[1]_i_5_n_3 }),
        .CYINIT(\t_V_reg_306_reg_n_0_[0] ),
        .DI({\t_V_reg_306_reg_n_0_[4] ,\t_V_reg_306_reg_n_0_[3] ,\t_V_reg_306_reg_n_0_[2] ,\t_V_reg_306_reg_n_0_[1] }),
        .O({\y_reg_1438_reg[1]_i_5_n_4 ,\y_reg_1438_reg[1]_i_5_n_5 ,\y_reg_1438_reg[1]_i_5_n_6 ,\y_reg_1438_reg[1]_i_5_n_7 }),
        .S({\y_reg_1438[1]_i_25_n_0 ,\y_reg_1438[1]_i_26_n_0 ,\y_reg_1438[1]_i_27_n_0 ,\y_reg_1438[1]_i_28_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_52 
       (.CI(\y_reg_1438_reg[1]_i_84_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_52_n_0 ,\y_reg_1438_reg[1]_i_52_n_1 ,\y_reg_1438_reg[1]_i_52_n_2 ,\y_reg_1438_reg[1]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_85_n_0 ,\y_reg_1438[1]_i_86_n_0 ,\y_reg_1438[1]_i_87_n_0 ,\y_reg_1438[1]_i_88_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_52_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_89_n_0 ,\y_reg_1438[1]_i_90_n_0 ,\y_reg_1438[1]_i_91_n_0 ,\y_reg_1438[1]_i_92_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_6 
       (.CI(\y_reg_1438_reg[1]_i_29_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_6_n_0 ,\y_reg_1438_reg[1]_i_6_n_1 ,\y_reg_1438_reg[1]_i_6_n_2 ,\y_reg_1438_reg[1]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_30_n_0 ,\y_reg_1438[1]_i_31_n_0 ,\y_reg_1438[1]_i_32_n_0 ,\y_reg_1438[1]_i_33_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_6_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_34_n_0 ,\y_reg_1438[1]_i_35_n_0 ,\y_reg_1438[1]_i_36_n_0 ,\y_reg_1438[1]_i_37_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_61 
       (.CI(\y_reg_1438_reg[1]_i_64_n_0 ),
        .CO({\NLW_y_reg_1438_reg[1]_i_61_CO_UNCONNECTED [3],\y_reg_1438_reg[1]_i_61_n_1 ,\y_reg_1438_reg[1]_i_61_n_2 ,\y_reg_1438_reg[1]_i_61_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[31:28]),
        .S({\y_reg_1438[1]_i_103_n_0 ,\y_reg_1438[1]_i_104_n_0 ,\y_reg_1438[1]_i_105_n_0 ,\y_reg_1438[1]_i_106_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_64 
       (.CI(\y_reg_1438_reg[1]_i_94_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_64_n_0 ,\y_reg_1438_reg[1]_i_64_n_1 ,\y_reg_1438_reg[1]_i_64_n_2 ,\y_reg_1438_reg[1]_i_64_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[27:24]),
        .S({\y_reg_1438[1]_i_107_n_0 ,\y_reg_1438[1]_i_108_n_0 ,\y_reg_1438[1]_i_109_n_0 ,\y_reg_1438[1]_i_110_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_69 
       (.CI(1'b0),
        .CO({\y_reg_1438_reg[1]_i_69_n_0 ,\y_reg_1438_reg[1]_i_69_n_1 ,\y_reg_1438_reg[1]_i_69_n_2 ,\y_reg_1438_reg[1]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_111_n_0 ,\y_reg_1438[1]_i_112_n_0 ,\y_reg_1438[1]_i_113_n_0 ,\y_reg_1438[1]_i_114_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_69_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_115_n_0 ,\y_reg_1438[1]_i_116_n_0 ,\y_reg_1438[1]_i_117_n_0 ,\y_reg_1438[1]_i_118_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_78 
       (.CI(\y_reg_1438_reg[1]_i_79_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_78_n_0 ,\y_reg_1438_reg[1]_i_78_n_1 ,\y_reg_1438_reg[1]_i_78_n_2 ,\y_reg_1438_reg[1]_i_78_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[20] ,\t_V_reg_306_reg_n_0_[19] ,\t_V_reg_306_reg_n_0_[18] ,\t_V_reg_306_reg_n_0_[17] }),
        .O({\y_reg_1438_reg[1]_i_78_n_4 ,\y_reg_1438_reg[1]_i_78_n_5 ,\y_reg_1438_reg[1]_i_78_n_6 ,\y_reg_1438_reg[1]_i_78_n_7 }),
        .S({\y_reg_1438[1]_i_121_n_0 ,\y_reg_1438[1]_i_122_n_0 ,\y_reg_1438[1]_i_123_n_0 ,\y_reg_1438[1]_i_124_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_79 
       (.CI(\y_reg_1438_reg[1]_i_119_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_79_n_0 ,\y_reg_1438_reg[1]_i_79_n_1 ,\y_reg_1438_reg[1]_i_79_n_2 ,\y_reg_1438_reg[1]_i_79_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[16] ,\t_V_reg_306_reg_n_0_[15] ,\t_V_reg_306_reg_n_0_[14] ,\t_V_reg_306_reg_n_0_[13] }),
        .O({\y_reg_1438_reg[1]_i_79_n_4 ,\y_reg_1438_reg[1]_i_79_n_5 ,\y_reg_1438_reg[1]_i_79_n_6 ,\y_reg_1438_reg[1]_i_79_n_7 }),
        .S({\y_reg_1438[1]_i_125_n_0 ,\y_reg_1438[1]_i_126_n_0 ,\y_reg_1438[1]_i_127_n_0 ,\y_reg_1438[1]_i_128_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_8 
       (.CI(\y_reg_1438_reg[1]_i_38_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_8_n_0 ,\y_reg_1438_reg[1]_i_8_n_1 ,\y_reg_1438_reg[1]_i_8_n_2 ,\y_reg_1438_reg[1]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_39_n_0 ,\y_reg_1438[1]_i_40_n_0 ,\y_reg_1438[1]_i_41_n_0 ,\y_reg_1438[1]_i_42_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_8_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_43_n_0 ,\y_reg_1438[1]_i_44_n_0 ,\y_reg_1438[1]_i_45_n_0 ,\y_reg_1438[1]_i_46_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_84 
       (.CI(1'b0),
        .CO({\y_reg_1438_reg[1]_i_84_n_0 ,\y_reg_1438_reg[1]_i_84_n_1 ,\y_reg_1438_reg[1]_i_84_n_2 ,\y_reg_1438_reg[1]_i_84_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_129_n_0 ,\y_reg_1438[1]_i_130_n_0 ,\y_reg_1438[1]_i_131_n_0 ,\y_reg_1438[1]_i_132_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_84_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_133_n_0 ,\y_reg_1438[1]_i_134_n_0 ,\y_reg_1438[1]_i_135_n_0 ,\y_reg_1438[1]_i_136_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_94 
       (.CI(\y_reg_1438_reg[1]_i_97_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_94_n_0 ,\y_reg_1438_reg[1]_i_94_n_1 ,\y_reg_1438_reg[1]_i_94_n_2 ,\y_reg_1438_reg[1]_i_94_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[23:20]),
        .S({\y_reg_1438[1]_i_147_n_0 ,\y_reg_1438[1]_i_148_n_0 ,\y_reg_1438[1]_i_149_n_0 ,\y_reg_1438[1]_i_150_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_97 
       (.CI(\y_reg_1438_reg[1]_i_138_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_97_n_0 ,\y_reg_1438_reg[1]_i_97_n_1 ,\y_reg_1438_reg[1]_i_97_n_2 ,\y_reg_1438_reg[1]_i_97_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[19:16]),
        .S({\y_reg_1438[1]_i_151_n_0 ,\y_reg_1438[1]_i_152_n_0 ,\y_reg_1438[1]_i_153_n_0 ,\y_reg_1438[1]_i_154_n_0 }));
endmodule

(* ORIG_REF_NAME = "Filter2D" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_62
   (DOBDO,
    ram_reg,
    tmp_7_reg_1413,
    tmp_159_0_not_reg_1453,
    Q,
    \icmp_reg_1418_reg[0]_0 ,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_full_n_reg,
    \or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 ,
    D,
    Sobel_1_U0_ap_ready,
    internal_empty_n_reg_0,
    \ap_CS_fsm_reg[1]_0 ,
    \p_Val2_5_reg_1560_reg[15]_0 ,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    SS,
    \tmp_159_0_not_reg_1453_reg[0]_0 ,
    ap_rst_n,
    grp_Filter2D_fu_92_ap_start_reg,
    sobel_gy_data_stream_full_n,
    src2_data_stream_0_s_empty_n,
    \tmp_s_reg_1341_reg[31]_0 ,
    \tmp_1_reg_1346_reg[31]_0 ,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    E,
    src2_data_stream_0_s_full_n,
    Sobel_1_U0_ap_start,
    src2_rows_V_c_empty_n,
    src2_cols_V_c_empty_n,
    grp_Filter2D_fu_92_ap_start_reg_reg);
  output [7:0]DOBDO;
  output [7:0]ram_reg;
  output tmp_7_reg_1413;
  output tmp_159_0_not_reg_1453;
  output [0:0]Q;
  output \icmp_reg_1418_reg[0]_0 ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]internal_full_n_reg;
  output \or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 ;
  output [1:0]D;
  output Sobel_1_U0_ap_ready;
  output internal_empty_n_reg_0;
  output \ap_CS_fsm_reg[1]_0 ;
  output [12:0]\p_Val2_5_reg_1560_reg[15]_0 ;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]SS;
  input \tmp_159_0_not_reg_1453_reg[0]_0 ;
  input ap_rst_n;
  input grp_Filter2D_fu_92_ap_start_reg;
  input sobel_gy_data_stream_full_n;
  input src2_data_stream_0_s_empty_n;
  input [31:0]\tmp_s_reg_1341_reg[31]_0 ;
  input [31:0]\tmp_1_reg_1346_reg[31]_0 ;
  input [1:0]\mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]E;
  input src2_data_stream_0_s_full_n;
  input Sobel_1_U0_ap_start;
  input src2_rows_V_c_empty_n;
  input src2_cols_V_c_empty_n;
  input [0:0]grp_Filter2D_fu_92_ap_start_reg_reg;

  wire [1:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_1_U0_ap_ready;
  wire Sobel_1_U0_ap_start;
  wire \ap_CS_fsm[2]_i_10__2_n_0 ;
  wire \ap_CS_fsm[2]_i_11__2_n_0 ;
  wire \ap_CS_fsm[2]_i_12__1_n_0 ;
  wire \ap_CS_fsm[2]_i_13__2_n_0 ;
  wire \ap_CS_fsm[2]_i_14__2_n_0 ;
  wire \ap_CS_fsm[2]_i_15__2_n_0 ;
  wire \ap_CS_fsm[2]_i_4__2_n_0 ;
  wire \ap_CS_fsm[2]_i_5__2_n_0 ;
  wire \ap_CS_fsm[2]_i_6__2_n_0 ;
  wire \ap_CS_fsm[2]_i_8__2_n_0 ;
  wire \ap_CS_fsm[2]_i_9__2_n_0 ;
  wire \ap_CS_fsm[4]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__2_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_7__1_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_7__1_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_7__1_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_7__1_n_3 ;
  wire \ap_CS_fsm_reg_n_0_[0] ;
  wire ap_CS_fsm_state10;
  wire ap_CS_fsm_state2;
  wire [4:1]ap_NS_fsm;
  wire ap_NS_fsm1;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter3_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter5_reg_n_0;
  wire ap_rst_n;
  wire brmerge_fu_839_p2;
  wire brmerge_reg_1492;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire brmerge_reg_1492_pp0_iter1_reg0;
  wire canny_edge_mac_mujbC_U63_n_0;
  wire canny_edge_mac_mujbC_U63_n_1;
  wire canny_edge_mac_mujbC_U63_n_10;
  wire canny_edge_mac_mujbC_U63_n_2;
  wire canny_edge_mac_mujbC_U63_n_3;
  wire canny_edge_mac_mujbC_U63_n_4;
  wire canny_edge_mac_mujbC_U63_n_5;
  wire canny_edge_mac_mujbC_U63_n_6;
  wire canny_edge_mac_mujbC_U63_n_7;
  wire canny_edge_mac_mujbC_U63_n_8;
  wire canny_edge_mac_mujbC_U63_n_9;
  wire canny_edge_mac_mulbW_U65_n_0;
  wire canny_edge_mac_mulbW_U65_n_1;
  wire canny_edge_mac_mulbW_U65_n_2;
  wire canny_edge_mac_mulbW_U65_n_3;
  wire canny_edge_mac_mulbW_U65_n_4;
  wire canny_edge_mac_mulbW_U65_n_5;
  wire canny_edge_mac_mulbW_U65_n_6;
  wire canny_edge_mac_mulbW_U65_n_7;
  wire canny_edge_mac_mulbW_U65_n_8;
  wire canny_edge_mac_mulbW_U65_n_9;
  wire canny_edge_mac_muncg_U67_n_0;
  wire canny_edge_mac_muncg_U67_n_1;
  wire canny_edge_mac_muncg_U67_n_10;
  wire canny_edge_mac_muncg_U67_n_12;
  wire canny_edge_mac_muncg_U67_n_2;
  wire canny_edge_mac_muncg_U67_n_3;
  wire canny_edge_mac_muncg_U67_n_4;
  wire canny_edge_mac_muncg_U67_n_5;
  wire canny_edge_mac_muncg_U67_n_6;
  wire canny_edge_mac_muncg_U67_n_7;
  wire canny_edge_mac_muncg_U67_n_8;
  wire canny_edge_mac_muncg_U67_n_9;
  wire [1:0]col_assign_1_fu_849_p23_out;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_1_0_fu_910_p3;
  wire [7:0]col_buf_0_val_2_0_fu_928_p3;
  wire exitcond460_i_fu_715_p2;
  wire exitcond460_i_reg_1473;
  wire \exitcond460_i_reg_1473[0]_i_10__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_11__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_12__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_13__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_14__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_15__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_4__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_5__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_6__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_8__0_n_0 ;
  wire \exitcond460_i_reg_1473[0]_i_9__0_n_0 ;
  wire \exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ;
  wire exitcond460_i_reg_1473_pp0_iter2_reg;
  wire \exitcond460_i_reg_1473_reg[0]_i_2__0_n_2 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_2__0_n_3 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_3__0_n_0 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_3__0_n_1 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_3__0_n_2 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_3__0_n_3 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_7__0_n_0 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_7__0_n_1 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_7__0_n_2 ;
  wire \exitcond460_i_reg_1473_reg[0]_i_7__0_n_3 ;
  wire exitcond461_i_fu_400_p2;
  wire grp_Filter2D_fu_92_ap_done;
  wire grp_Filter2D_fu_92_ap_start_reg;
  wire [0:0]grp_Filter2D_fu_92_ap_start_reg_reg;
  wire [31:0]i_V_fu_405_p2;
  wire [31:0]i_V_reg_1408;
  wire \i_V_reg_1408_reg[12]_i_1__0_n_0 ;
  wire \i_V_reg_1408_reg[12]_i_1__0_n_1 ;
  wire \i_V_reg_1408_reg[12]_i_1__0_n_2 ;
  wire \i_V_reg_1408_reg[12]_i_1__0_n_3 ;
  wire \i_V_reg_1408_reg[16]_i_1__0_n_0 ;
  wire \i_V_reg_1408_reg[16]_i_1__0_n_1 ;
  wire \i_V_reg_1408_reg[16]_i_1__0_n_2 ;
  wire \i_V_reg_1408_reg[16]_i_1__0_n_3 ;
  wire \i_V_reg_1408_reg[20]_i_1__0_n_0 ;
  wire \i_V_reg_1408_reg[20]_i_1__0_n_1 ;
  wire \i_V_reg_1408_reg[20]_i_1__0_n_2 ;
  wire \i_V_reg_1408_reg[20]_i_1__0_n_3 ;
  wire \i_V_reg_1408_reg[24]_i_1__0_n_0 ;
  wire \i_V_reg_1408_reg[24]_i_1__0_n_1 ;
  wire \i_V_reg_1408_reg[24]_i_1__0_n_2 ;
  wire \i_V_reg_1408_reg[24]_i_1__0_n_3 ;
  wire \i_V_reg_1408_reg[28]_i_1__0_n_0 ;
  wire \i_V_reg_1408_reg[28]_i_1__0_n_1 ;
  wire \i_V_reg_1408_reg[28]_i_1__0_n_2 ;
  wire \i_V_reg_1408_reg[28]_i_1__0_n_3 ;
  wire \i_V_reg_1408_reg[31]_i_1__0_n_2 ;
  wire \i_V_reg_1408_reg[31]_i_1__0_n_3 ;
  wire \i_V_reg_1408_reg[4]_i_1__0_n_0 ;
  wire \i_V_reg_1408_reg[4]_i_1__0_n_1 ;
  wire \i_V_reg_1408_reg[4]_i_1__0_n_2 ;
  wire \i_V_reg_1408_reg[4]_i_1__0_n_3 ;
  wire \i_V_reg_1408_reg[8]_i_1__0_n_0 ;
  wire \i_V_reg_1408_reg[8]_i_1__0_n_1 ;
  wire \i_V_reg_1408_reg[8]_i_1__0_n_2 ;
  wire \i_V_reg_1408_reg[8]_i_1__0_n_3 ;
  wire icmp_fu_426_p2;
  wire \icmp_reg_1418[0]_i_2__0_n_0 ;
  wire \icmp_reg_1418[0]_i_3__0_n_0 ;
  wire \icmp_reg_1418[0]_i_4__0_n_0 ;
  wire \icmp_reg_1418[0]_i_5__0_n_0 ;
  wire \icmp_reg_1418[0]_i_6__0_n_0 ;
  wire \icmp_reg_1418[0]_i_7__0_n_0 ;
  wire \icmp_reg_1418[0]_i_8__0_n_0 ;
  wire \icmp_reg_1418_reg[0]_0 ;
  wire \icmp_reg_1418_reg_n_0_[0] ;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_full_n_reg;
  wire k_buf_0_val_3_addr_reg_15030;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_3_ce1;
  wire k_buf_0_val_4_U_n_20;
  wire k_buf_0_val_5_U_n_2;
  wire [10:0]k_buf_0_val_5_addr_reg_1522;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_2__2_n_0 ;
  wire [1:0]\mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire or_cond_i_fu_844_p2;
  wire or_cond_i_i_reg_1482;
  wire \or_cond_i_i_reg_1482[0]_i_10__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_11__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_12__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_13__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_15__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_16__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_17__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_19__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_1__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_20__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_21__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_22__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_23__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_24__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_25__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_26__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_28__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_29__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_30__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_31__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_33__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_34__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_35__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_36__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_37__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_38__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_39__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_40__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_43__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_44__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_45__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_46__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_47__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_48__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_49__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_50__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_51__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_52__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_53__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_54__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_55__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_56__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_57__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_58__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_59__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_60__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_61__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_62__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_6__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_7__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_8__0_n_0 ;
  wire \or_cond_i_i_reg_1482[0]_i_9__0_n_0 ;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14__0_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14__0_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14__0_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14__0_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14__0_n_4 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14__0_n_5 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14__0_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_14__0_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_18__0_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_18__0_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_18__0_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_18__0_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27__0_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27__0_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27__0_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27__0_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27__0_n_4 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27__0_n_5 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27__0_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_27__0_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_32__0_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_32__0_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_32__0_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_32__0_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_3__0_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_3__0_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_3__0_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41__0_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41__0_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41__0_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41__0_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41__0_n_4 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41__0_n_5 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41__0_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_41__0_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42__0_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42__0_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42__0_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42__0_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42__0_n_4 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42__0_n_5 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42__0_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_42__0_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_4__0_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_4__0_n_3 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_4__0_n_6 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_4__0_n_7 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_5__0_n_0 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_5__0_n_1 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_5__0_n_2 ;
  wire \or_cond_i_i_reg_1482_reg[0]_i_5__0_n_3 ;
  wire or_cond_i_reg_1499;
  wire \or_cond_i_reg_1499[0]_i_2__0_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_3__0_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_4__0_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_5__0_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_6__0_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_7__0_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_8__0_n_0 ;
  wire \or_cond_i_reg_1499[0]_i_9__0_n_0 ;
  wire or_cond_i_reg_1499_pp0_iter1_reg;
  wire or_cond_i_reg_1499_pp0_iter2_reg;
  wire or_cond_i_reg_1499_pp0_iter3_reg;
  wire or_cond_i_reg_1499_pp0_iter4_reg;
  wire \or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 ;
  wire p_0_in;
  wire p_0_in14_out;
  wire p_0_in1_in;
  wire p_Result_s_fu_1130_p3;
  wire p_Val2_5_reg_15600;
  wire \p_Val2_5_reg_1560[15]_i_4_n_0 ;
  wire \p_Val2_5_reg_1560[15]_i_5_n_0 ;
  wire \p_Val2_5_reg_1560[15]_i_6_n_0 ;
  wire \p_Val2_5_reg_1560[3]_i_2_n_0 ;
  wire \p_Val2_5_reg_1560[3]_i_3_n_0 ;
  wire \p_Val2_5_reg_1560[3]_i_4_n_0 ;
  wire \p_Val2_5_reg_1560[3]_i_5_n_0 ;
  wire \p_Val2_5_reg_1560[7]_i_2_n_0 ;
  wire \p_Val2_5_reg_1560[7]_i_3_n_0 ;
  wire \p_Val2_5_reg_1560[7]_i_4_n_0 ;
  wire \p_Val2_5_reg_1560[7]_i_5_n_0 ;
  wire [12:0]\p_Val2_5_reg_1560_reg[15]_0 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_1 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_2 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_3 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_5 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_6 ;
  wire \p_Val2_5_reg_1560_reg[15]_i_2_n_7 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_0 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_1 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_2 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_3 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_4 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_5 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_6 ;
  wire \p_Val2_5_reg_1560_reg[3]_i_1_n_7 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_0 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_1 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_2 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_3 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_4 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_5 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_6 ;
  wire \p_Val2_5_reg_1560_reg[7]_i_1_n_7 ;
  wire [31:0]p_assign_1_fu_781_p2;
  wire [10:0]p_assign_2_fu_800_p2;
  wire [31:31]p_assign_6_1_fu_512_p2;
  wire [30:0]p_assign_6_1_fu_512_p2__0;
  wire [31:31]p_assign_6_2_fu_575_p2;
  wire [30:2]p_assign_6_2_fu_575_p2__0;
  wire [31:1]p_assign_7_1_fu_551_p2;
  wire [31:1]p_assign_7_2_fu_614_p2;
  wire [31:0]p_assign_7_fu_488_p2;
  wire [0:0]p_neg465_i_fu_340_p2;
  wire [1:0]p_neg465_i_reg_1351;
  wire \p_neg465_i_reg_1351[1]_i_1__0_n_0 ;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire [7:0]right_border_buf_0_1_fu_160;
  wire [7:0]right_border_buf_0_2_fu_164;
  wire [7:0]right_border_buf_0_3_fu_168;
  wire \right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ;
  wire [7:0]right_border_buf_0_4_fu_172;
  wire [7:0]right_border_buf_0_5_fu_176;
  wire [7:0]right_border_buf_0_s_fu_156;
  wire [1:0]row_assign_10_1_fu_699_p21_out;
  wire [1:0]row_assign_10_2_fu_707_p20_out;
  wire [1:0]row_assign_s_fu_691_p22_out;
  wire sobel_gy_data_stream_full_n;
  wire src2_cols_V_c_empty_n;
  wire src2_data_stream_0_s_empty_n;
  wire src2_data_stream_0_s_full_n;
  wire src2_rows_V_c_empty_n;
  wire src_kernel_win_0_va_1_fu_1360;
  wire [7:0]src_kernel_win_0_va_4_fu_148;
  wire src_kernel_win_0_va_4_fu_1480;
  wire [7:0]src_kernel_win_0_va_6_fu_982_p3;
  wire [7:0]src_kernel_win_0_va_6_reg_1528;
  wire src_kernel_win_0_va_6_reg_15280;
  wire [7:0]src_kernel_win_0_va_7_fu_1000_p3;
  wire [7:0]src_kernel_win_0_va_7_reg_1534;
  wire [7:0]src_kernel_win_0_va_8_fu_1018_p3;
  wire sum_V_0_1_reg_15450;
  wire sum_V_0_1_reg_1545_reg_n_106;
  wire sum_V_0_1_reg_1545_reg_n_107;
  wire sum_V_0_1_reg_1545_reg_n_108;
  wire sum_V_0_1_reg_1545_reg_n_109;
  wire sum_V_0_1_reg_1545_reg_n_110;
  wire sum_V_0_1_reg_1545_reg_n_111;
  wire sum_V_0_1_reg_1545_reg_n_112;
  wire sum_V_0_1_reg_1545_reg_n_113;
  wire sum_V_0_1_reg_1545_reg_n_114;
  wire sum_V_0_1_reg_1545_reg_n_115;
  wire sum_V_0_1_reg_1545_reg_n_116;
  wire sum_V_0_1_reg_1545_reg_n_117;
  wire sum_V_0_1_reg_1545_reg_n_118;
  wire sum_V_0_1_reg_1545_reg_n_119;
  wire sum_V_0_1_reg_1545_reg_n_120;
  wire sum_V_0_1_reg_1545_reg_n_121;
  wire sum_V_0_1_reg_1545_reg_n_122;
  wire sum_V_0_1_reg_1545_reg_n_123;
  wire sum_V_0_1_reg_1545_reg_n_124;
  wire sum_V_0_1_reg_1545_reg_n_125;
  wire sum_V_0_1_reg_1545_reg_n_126;
  wire sum_V_0_1_reg_1545_reg_n_127;
  wire sum_V_0_1_reg_1545_reg_n_128;
  wire sum_V_0_1_reg_1545_reg_n_129;
  wire sum_V_0_1_reg_1545_reg_n_130;
  wire sum_V_0_1_reg_1545_reg_n_131;
  wire sum_V_0_1_reg_1545_reg_n_132;
  wire sum_V_0_1_reg_1545_reg_n_133;
  wire sum_V_0_1_reg_1545_reg_n_134;
  wire sum_V_0_1_reg_1545_reg_n_135;
  wire sum_V_0_1_reg_1545_reg_n_136;
  wire sum_V_0_1_reg_1545_reg_n_137;
  wire sum_V_0_1_reg_1545_reg_n_138;
  wire sum_V_0_1_reg_1545_reg_n_139;
  wire sum_V_0_1_reg_1545_reg_n_140;
  wire sum_V_0_1_reg_1545_reg_n_141;
  wire sum_V_0_1_reg_1545_reg_n_142;
  wire sum_V_0_1_reg_1545_reg_n_143;
  wire sum_V_0_1_reg_1545_reg_n_144;
  wire sum_V_0_1_reg_1545_reg_n_145;
  wire sum_V_0_1_reg_1545_reg_n_146;
  wire sum_V_0_1_reg_1545_reg_n_147;
  wire sum_V_0_1_reg_1545_reg_n_148;
  wire sum_V_0_1_reg_1545_reg_n_149;
  wire sum_V_0_1_reg_1545_reg_n_150;
  wire sum_V_0_1_reg_1545_reg_n_151;
  wire sum_V_0_1_reg_1545_reg_n_152;
  wire sum_V_0_1_reg_1545_reg_n_153;
  wire sum_V_1_1_reg_15500;
  wire sum_V_1_1_reg_1550_reg_n_10;
  wire sum_V_1_1_reg_1550_reg_n_106;
  wire sum_V_1_1_reg_1550_reg_n_107;
  wire sum_V_1_1_reg_1550_reg_n_108;
  wire sum_V_1_1_reg_1550_reg_n_109;
  wire sum_V_1_1_reg_1550_reg_n_11;
  wire sum_V_1_1_reg_1550_reg_n_110;
  wire sum_V_1_1_reg_1550_reg_n_111;
  wire sum_V_1_1_reg_1550_reg_n_112;
  wire sum_V_1_1_reg_1550_reg_n_113;
  wire sum_V_1_1_reg_1550_reg_n_114;
  wire sum_V_1_1_reg_1550_reg_n_115;
  wire sum_V_1_1_reg_1550_reg_n_116;
  wire sum_V_1_1_reg_1550_reg_n_117;
  wire sum_V_1_1_reg_1550_reg_n_118;
  wire sum_V_1_1_reg_1550_reg_n_119;
  wire sum_V_1_1_reg_1550_reg_n_12;
  wire sum_V_1_1_reg_1550_reg_n_120;
  wire sum_V_1_1_reg_1550_reg_n_121;
  wire sum_V_1_1_reg_1550_reg_n_122;
  wire sum_V_1_1_reg_1550_reg_n_123;
  wire sum_V_1_1_reg_1550_reg_n_124;
  wire sum_V_1_1_reg_1550_reg_n_125;
  wire sum_V_1_1_reg_1550_reg_n_126;
  wire sum_V_1_1_reg_1550_reg_n_127;
  wire sum_V_1_1_reg_1550_reg_n_128;
  wire sum_V_1_1_reg_1550_reg_n_129;
  wire sum_V_1_1_reg_1550_reg_n_13;
  wire sum_V_1_1_reg_1550_reg_n_130;
  wire sum_V_1_1_reg_1550_reg_n_131;
  wire sum_V_1_1_reg_1550_reg_n_132;
  wire sum_V_1_1_reg_1550_reg_n_133;
  wire sum_V_1_1_reg_1550_reg_n_134;
  wire sum_V_1_1_reg_1550_reg_n_135;
  wire sum_V_1_1_reg_1550_reg_n_136;
  wire sum_V_1_1_reg_1550_reg_n_137;
  wire sum_V_1_1_reg_1550_reg_n_138;
  wire sum_V_1_1_reg_1550_reg_n_139;
  wire sum_V_1_1_reg_1550_reg_n_14;
  wire sum_V_1_1_reg_1550_reg_n_140;
  wire sum_V_1_1_reg_1550_reg_n_141;
  wire sum_V_1_1_reg_1550_reg_n_142;
  wire sum_V_1_1_reg_1550_reg_n_143;
  wire sum_V_1_1_reg_1550_reg_n_144;
  wire sum_V_1_1_reg_1550_reg_n_145;
  wire sum_V_1_1_reg_1550_reg_n_146;
  wire sum_V_1_1_reg_1550_reg_n_147;
  wire sum_V_1_1_reg_1550_reg_n_148;
  wire sum_V_1_1_reg_1550_reg_n_149;
  wire sum_V_1_1_reg_1550_reg_n_15;
  wire sum_V_1_1_reg_1550_reg_n_150;
  wire sum_V_1_1_reg_1550_reg_n_151;
  wire sum_V_1_1_reg_1550_reg_n_152;
  wire sum_V_1_1_reg_1550_reg_n_153;
  wire sum_V_1_1_reg_1550_reg_n_16;
  wire sum_V_1_1_reg_1550_reg_n_17;
  wire sum_V_1_1_reg_1550_reg_n_18;
  wire sum_V_1_1_reg_1550_reg_n_19;
  wire sum_V_1_1_reg_1550_reg_n_20;
  wire sum_V_1_1_reg_1550_reg_n_21;
  wire sum_V_1_1_reg_1550_reg_n_22;
  wire sum_V_1_1_reg_1550_reg_n_23;
  wire sum_V_1_1_reg_1550_reg_n_6;
  wire sum_V_1_1_reg_1550_reg_n_7;
  wire sum_V_1_1_reg_1550_reg_n_8;
  wire sum_V_1_1_reg_1550_reg_n_9;
  wire t_V_4_reg_317;
  wire t_V_4_reg_3170;
  wire \t_V_4_reg_317[0]_i_4__0_n_0 ;
  wire [31:1]t_V_4_reg_317_reg;
  wire \t_V_4_reg_317_reg[0]_i_3__0_n_0 ;
  wire \t_V_4_reg_317_reg[0]_i_3__0_n_1 ;
  wire \t_V_4_reg_317_reg[0]_i_3__0_n_2 ;
  wire \t_V_4_reg_317_reg[0]_i_3__0_n_3 ;
  wire \t_V_4_reg_317_reg[0]_i_3__0_n_4 ;
  wire \t_V_4_reg_317_reg[0]_i_3__0_n_5 ;
  wire \t_V_4_reg_317_reg[0]_i_3__0_n_6 ;
  wire \t_V_4_reg_317_reg[0]_i_3__0_n_7 ;
  wire \t_V_4_reg_317_reg[12]_i_1__0_n_0 ;
  wire \t_V_4_reg_317_reg[12]_i_1__0_n_1 ;
  wire \t_V_4_reg_317_reg[12]_i_1__0_n_2 ;
  wire \t_V_4_reg_317_reg[12]_i_1__0_n_3 ;
  wire \t_V_4_reg_317_reg[12]_i_1__0_n_4 ;
  wire \t_V_4_reg_317_reg[12]_i_1__0_n_5 ;
  wire \t_V_4_reg_317_reg[12]_i_1__0_n_6 ;
  wire \t_V_4_reg_317_reg[12]_i_1__0_n_7 ;
  wire \t_V_4_reg_317_reg[16]_i_1__0_n_0 ;
  wire \t_V_4_reg_317_reg[16]_i_1__0_n_1 ;
  wire \t_V_4_reg_317_reg[16]_i_1__0_n_2 ;
  wire \t_V_4_reg_317_reg[16]_i_1__0_n_3 ;
  wire \t_V_4_reg_317_reg[16]_i_1__0_n_4 ;
  wire \t_V_4_reg_317_reg[16]_i_1__0_n_5 ;
  wire \t_V_4_reg_317_reg[16]_i_1__0_n_6 ;
  wire \t_V_4_reg_317_reg[16]_i_1__0_n_7 ;
  wire \t_V_4_reg_317_reg[20]_i_1__0_n_0 ;
  wire \t_V_4_reg_317_reg[20]_i_1__0_n_1 ;
  wire \t_V_4_reg_317_reg[20]_i_1__0_n_2 ;
  wire \t_V_4_reg_317_reg[20]_i_1__0_n_3 ;
  wire \t_V_4_reg_317_reg[20]_i_1__0_n_4 ;
  wire \t_V_4_reg_317_reg[20]_i_1__0_n_5 ;
  wire \t_V_4_reg_317_reg[20]_i_1__0_n_6 ;
  wire \t_V_4_reg_317_reg[20]_i_1__0_n_7 ;
  wire \t_V_4_reg_317_reg[24]_i_1__0_n_0 ;
  wire \t_V_4_reg_317_reg[24]_i_1__0_n_1 ;
  wire \t_V_4_reg_317_reg[24]_i_1__0_n_2 ;
  wire \t_V_4_reg_317_reg[24]_i_1__0_n_3 ;
  wire \t_V_4_reg_317_reg[24]_i_1__0_n_4 ;
  wire \t_V_4_reg_317_reg[24]_i_1__0_n_5 ;
  wire \t_V_4_reg_317_reg[24]_i_1__0_n_6 ;
  wire \t_V_4_reg_317_reg[24]_i_1__0_n_7 ;
  wire \t_V_4_reg_317_reg[28]_i_1__0_n_1 ;
  wire \t_V_4_reg_317_reg[28]_i_1__0_n_2 ;
  wire \t_V_4_reg_317_reg[28]_i_1__0_n_3 ;
  wire \t_V_4_reg_317_reg[28]_i_1__0_n_4 ;
  wire \t_V_4_reg_317_reg[28]_i_1__0_n_5 ;
  wire \t_V_4_reg_317_reg[28]_i_1__0_n_6 ;
  wire \t_V_4_reg_317_reg[28]_i_1__0_n_7 ;
  wire \t_V_4_reg_317_reg[4]_i_1__0_n_0 ;
  wire \t_V_4_reg_317_reg[4]_i_1__0_n_1 ;
  wire \t_V_4_reg_317_reg[4]_i_1__0_n_2 ;
  wire \t_V_4_reg_317_reg[4]_i_1__0_n_3 ;
  wire \t_V_4_reg_317_reg[4]_i_1__0_n_4 ;
  wire \t_V_4_reg_317_reg[4]_i_1__0_n_5 ;
  wire \t_V_4_reg_317_reg[4]_i_1__0_n_6 ;
  wire \t_V_4_reg_317_reg[4]_i_1__0_n_7 ;
  wire \t_V_4_reg_317_reg[8]_i_1__0_n_0 ;
  wire \t_V_4_reg_317_reg[8]_i_1__0_n_1 ;
  wire \t_V_4_reg_317_reg[8]_i_1__0_n_2 ;
  wire \t_V_4_reg_317_reg[8]_i_1__0_n_3 ;
  wire \t_V_4_reg_317_reg[8]_i_1__0_n_4 ;
  wire \t_V_4_reg_317_reg[8]_i_1__0_n_5 ;
  wire \t_V_4_reg_317_reg[8]_i_1__0_n_6 ;
  wire \t_V_4_reg_317_reg[8]_i_1__0_n_7 ;
  wire [0:0]t_V_4_reg_317_reg__0;
  wire t_V_reg_306;
  wire \t_V_reg_306_reg_n_0_[0] ;
  wire \t_V_reg_306_reg_n_0_[10] ;
  wire \t_V_reg_306_reg_n_0_[11] ;
  wire \t_V_reg_306_reg_n_0_[12] ;
  wire \t_V_reg_306_reg_n_0_[13] ;
  wire \t_V_reg_306_reg_n_0_[14] ;
  wire \t_V_reg_306_reg_n_0_[15] ;
  wire \t_V_reg_306_reg_n_0_[16] ;
  wire \t_V_reg_306_reg_n_0_[17] ;
  wire \t_V_reg_306_reg_n_0_[18] ;
  wire \t_V_reg_306_reg_n_0_[19] ;
  wire \t_V_reg_306_reg_n_0_[1] ;
  wire \t_V_reg_306_reg_n_0_[20] ;
  wire \t_V_reg_306_reg_n_0_[21] ;
  wire \t_V_reg_306_reg_n_0_[22] ;
  wire \t_V_reg_306_reg_n_0_[23] ;
  wire \t_V_reg_306_reg_n_0_[24] ;
  wire \t_V_reg_306_reg_n_0_[25] ;
  wire \t_V_reg_306_reg_n_0_[26] ;
  wire \t_V_reg_306_reg_n_0_[27] ;
  wire \t_V_reg_306_reg_n_0_[28] ;
  wire \t_V_reg_306_reg_n_0_[29] ;
  wire \t_V_reg_306_reg_n_0_[2] ;
  wire \t_V_reg_306_reg_n_0_[30] ;
  wire \t_V_reg_306_reg_n_0_[31] ;
  wire \t_V_reg_306_reg_n_0_[3] ;
  wire \t_V_reg_306_reg_n_0_[4] ;
  wire \t_V_reg_306_reg_n_0_[5] ;
  wire \t_V_reg_306_reg_n_0_[6] ;
  wire \t_V_reg_306_reg_n_0_[7] ;
  wire \t_V_reg_306_reg_n_0_[8] ;
  wire \t_V_reg_306_reg_n_0_[9] ;
  wire tmp24_reg_1555_reg_n_100;
  wire tmp24_reg_1555_reg_n_101;
  wire tmp24_reg_1555_reg_n_102;
  wire tmp24_reg_1555_reg_n_103;
  wire tmp24_reg_1555_reg_n_104;
  wire tmp24_reg_1555_reg_n_105;
  wire tmp24_reg_1555_reg_n_95;
  wire tmp24_reg_1555_reg_n_96;
  wire tmp24_reg_1555_reg_n_97;
  wire tmp24_reg_1555_reg_n_98;
  wire tmp24_reg_1555_reg_n_99;
  wire tmp_10_fu_444_p2;
  wire tmp_10_reg_1431;
  wire \tmp_10_reg_1431[0]_i_10__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_12__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_13__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_14__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_15__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_16__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_17__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_18__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_19__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_21__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_22__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_23__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_24__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_25__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_26__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_27__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_28__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_29__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_30__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_31__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_32__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_33__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_34__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_35__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_36__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_3__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_4__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_5__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_6__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_7__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_8__0_n_0 ;
  wire \tmp_10_reg_1431[0]_i_9__0_n_0 ;
  wire \tmp_10_reg_1431_reg[0]_i_11__0_n_0 ;
  wire \tmp_10_reg_1431_reg[0]_i_11__0_n_1 ;
  wire \tmp_10_reg_1431_reg[0]_i_11__0_n_2 ;
  wire \tmp_10_reg_1431_reg[0]_i_11__0_n_3 ;
  wire \tmp_10_reg_1431_reg[0]_i_1__0_n_1 ;
  wire \tmp_10_reg_1431_reg[0]_i_1__0_n_2 ;
  wire \tmp_10_reg_1431_reg[0]_i_1__0_n_3 ;
  wire \tmp_10_reg_1431_reg[0]_i_20__0_n_0 ;
  wire \tmp_10_reg_1431_reg[0]_i_20__0_n_1 ;
  wire \tmp_10_reg_1431_reg[0]_i_20__0_n_2 ;
  wire \tmp_10_reg_1431_reg[0]_i_20__0_n_3 ;
  wire \tmp_10_reg_1431_reg[0]_i_2__0_n_0 ;
  wire \tmp_10_reg_1431_reg[0]_i_2__0_n_1 ;
  wire \tmp_10_reg_1431_reg[0]_i_2__0_n_2 ;
  wire \tmp_10_reg_1431_reg[0]_i_2__0_n_3 ;
  wire tmp_13_fu_469_p2;
  wire tmp_159_0_not_reg_1453;
  wire \tmp_159_0_not_reg_1453_reg[0]_0 ;
  wire tmp_17_fu_762_p2;
  wire tmp_18_fu_795_p2;
  wire [31:0]tmp_1_fu_334_p2;
  wire [31:0]tmp_1_reg_1346;
  wire \tmp_1_reg_1346[3]_i_2__0_n_0 ;
  wire \tmp_1_reg_1346_reg[11]_i_1__0_n_0 ;
  wire \tmp_1_reg_1346_reg[11]_i_1__0_n_1 ;
  wire \tmp_1_reg_1346_reg[11]_i_1__0_n_2 ;
  wire \tmp_1_reg_1346_reg[11]_i_1__0_n_3 ;
  wire \tmp_1_reg_1346_reg[15]_i_1__0_n_0 ;
  wire \tmp_1_reg_1346_reg[15]_i_1__0_n_1 ;
  wire \tmp_1_reg_1346_reg[15]_i_1__0_n_2 ;
  wire \tmp_1_reg_1346_reg[15]_i_1__0_n_3 ;
  wire \tmp_1_reg_1346_reg[19]_i_1__0_n_0 ;
  wire \tmp_1_reg_1346_reg[19]_i_1__0_n_1 ;
  wire \tmp_1_reg_1346_reg[19]_i_1__0_n_2 ;
  wire \tmp_1_reg_1346_reg[19]_i_1__0_n_3 ;
  wire \tmp_1_reg_1346_reg[23]_i_1__0_n_0 ;
  wire \tmp_1_reg_1346_reg[23]_i_1__0_n_1 ;
  wire \tmp_1_reg_1346_reg[23]_i_1__0_n_2 ;
  wire \tmp_1_reg_1346_reg[23]_i_1__0_n_3 ;
  wire \tmp_1_reg_1346_reg[27]_i_1__0_n_0 ;
  wire \tmp_1_reg_1346_reg[27]_i_1__0_n_1 ;
  wire \tmp_1_reg_1346_reg[27]_i_1__0_n_2 ;
  wire \tmp_1_reg_1346_reg[27]_i_1__0_n_3 ;
  wire [31:0]\tmp_1_reg_1346_reg[31]_0 ;
  wire \tmp_1_reg_1346_reg[31]_i_2__0_n_1 ;
  wire \tmp_1_reg_1346_reg[31]_i_2__0_n_2 ;
  wire \tmp_1_reg_1346_reg[31]_i_2__0_n_3 ;
  wire \tmp_1_reg_1346_reg[3]_i_1__0_n_0 ;
  wire \tmp_1_reg_1346_reg[3]_i_1__0_n_1 ;
  wire \tmp_1_reg_1346_reg[3]_i_1__0_n_2 ;
  wire \tmp_1_reg_1346_reg[3]_i_1__0_n_3 ;
  wire \tmp_1_reg_1346_reg[7]_i_1__0_n_0 ;
  wire \tmp_1_reg_1346_reg[7]_i_1__0_n_1 ;
  wire \tmp_1_reg_1346_reg[7]_i_1__0_n_2 ;
  wire \tmp_1_reg_1346_reg[7]_i_1__0_n_3 ;
  wire \tmp_203_1_reg_1427[0]_i_1__0_n_0 ;
  wire \tmp_203_1_reg_1427_reg_n_0_[0] ;
  wire tmp_229_1_fu_532_p2;
  wire tmp_229_2_fu_595_p2;
  wire [0:0]tmp_2_fu_346_p2;
  wire [1:0]tmp_2_reg_1358;
  wire \tmp_2_reg_1358[1]_i_1__0_n_0 ;
  wire [1:0]tmp_42_reg_1458;
  wire tmp_42_reg_14580;
  wire [1:0]tmp_43_reg_1463;
  wire [1:0]tmp_44_reg_1468;
  wire [1:0]tmp_48_reg_1509;
  wire [10:3]tmp_6_fu_394_p2;
  wire \tmp_6_reg_1400[10]_i_2__0_n_0 ;
  wire \tmp_6_reg_1400[4]_i_1__0_n_0 ;
  wire \tmp_6_reg_1400[6]_i_1__0_n_0 ;
  wire \tmp_6_reg_1400[7]_i_1__0_n_0 ;
  wire [9:2]tmp_6_reg_1400_reg__0__0;
  wire tmp_7_fu_411_p2;
  wire tmp_7_reg_1413;
  wire \tmp_7_reg_1413[0]_i_10__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_12__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_13__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_14__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_15__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_16__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_17__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_18__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_19__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_21__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_22__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_23__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_24__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_25__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_26__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_27__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_28__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_29__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_30__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_31__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_32__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_33__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_34__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_35__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_36__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_3__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_4__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_5__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_6__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_7__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_8__0_n_0 ;
  wire \tmp_7_reg_1413[0]_i_9__0_n_0 ;
  wire \tmp_7_reg_1413_reg[0]_i_11__0_n_0 ;
  wire \tmp_7_reg_1413_reg[0]_i_11__0_n_1 ;
  wire \tmp_7_reg_1413_reg[0]_i_11__0_n_2 ;
  wire \tmp_7_reg_1413_reg[0]_i_11__0_n_3 ;
  wire \tmp_7_reg_1413_reg[0]_i_1__0_n_1 ;
  wire \tmp_7_reg_1413_reg[0]_i_1__0_n_2 ;
  wire \tmp_7_reg_1413_reg[0]_i_1__0_n_3 ;
  wire \tmp_7_reg_1413_reg[0]_i_20__0_n_0 ;
  wire \tmp_7_reg_1413_reg[0]_i_20__0_n_1 ;
  wire \tmp_7_reg_1413_reg[0]_i_20__0_n_2 ;
  wire \tmp_7_reg_1413_reg[0]_i_20__0_n_3 ;
  wire \tmp_7_reg_1413_reg[0]_i_2__0_n_0 ;
  wire \tmp_7_reg_1413_reg[0]_i_2__0_n_1 ;
  wire \tmp_7_reg_1413_reg[0]_i_2__0_n_2 ;
  wire \tmp_7_reg_1413_reg[0]_i_2__0_n_3 ;
  wire \tmp_9_reg_1423[0]_i_1__0_n_0 ;
  wire \tmp_9_reg_1423_reg_n_0_[0] ;
  wire [31:0]tmp_s_fu_328_p2;
  wire [31:0]tmp_s_reg_1341;
  wire \tmp_s_reg_1341[3]_i_2__0_n_0 ;
  wire \tmp_s_reg_1341_reg[11]_i_1__0_n_0 ;
  wire \tmp_s_reg_1341_reg[11]_i_1__0_n_1 ;
  wire \tmp_s_reg_1341_reg[11]_i_1__0_n_2 ;
  wire \tmp_s_reg_1341_reg[11]_i_1__0_n_3 ;
  wire \tmp_s_reg_1341_reg[15]_i_1__0_n_0 ;
  wire \tmp_s_reg_1341_reg[15]_i_1__0_n_1 ;
  wire \tmp_s_reg_1341_reg[15]_i_1__0_n_2 ;
  wire \tmp_s_reg_1341_reg[15]_i_1__0_n_3 ;
  wire \tmp_s_reg_1341_reg[19]_i_1__0_n_0 ;
  wire \tmp_s_reg_1341_reg[19]_i_1__0_n_1 ;
  wire \tmp_s_reg_1341_reg[19]_i_1__0_n_2 ;
  wire \tmp_s_reg_1341_reg[19]_i_1__0_n_3 ;
  wire \tmp_s_reg_1341_reg[23]_i_1__0_n_0 ;
  wire \tmp_s_reg_1341_reg[23]_i_1__0_n_1 ;
  wire \tmp_s_reg_1341_reg[23]_i_1__0_n_2 ;
  wire \tmp_s_reg_1341_reg[23]_i_1__0_n_3 ;
  wire \tmp_s_reg_1341_reg[27]_i_1__0_n_0 ;
  wire \tmp_s_reg_1341_reg[27]_i_1__0_n_1 ;
  wire \tmp_s_reg_1341_reg[27]_i_1__0_n_2 ;
  wire \tmp_s_reg_1341_reg[27]_i_1__0_n_3 ;
  wire [31:0]\tmp_s_reg_1341_reg[31]_0 ;
  wire \tmp_s_reg_1341_reg[31]_i_1__0_n_1 ;
  wire \tmp_s_reg_1341_reg[31]_i_1__0_n_2 ;
  wire \tmp_s_reg_1341_reg[31]_i_1__0_n_3 ;
  wire \tmp_s_reg_1341_reg[3]_i_1__0_n_0 ;
  wire \tmp_s_reg_1341_reg[3]_i_1__0_n_1 ;
  wire \tmp_s_reg_1341_reg[3]_i_1__0_n_2 ;
  wire \tmp_s_reg_1341_reg[3]_i_1__0_n_3 ;
  wire \tmp_s_reg_1341_reg[7]_i_1__0_n_0 ;
  wire \tmp_s_reg_1341_reg[7]_i_1__0_n_1 ;
  wire \tmp_s_reg_1341_reg[7]_i_1__0_n_2 ;
  wire \tmp_s_reg_1341_reg[7]_i_1__0_n_3 ;
  wire [10:0]x_fu_831_p3;
  wire [10:0]x_reg_1486;
  wire \x_reg_1486[10]_i_100__0_n_0 ;
  wire \x_reg_1486[10]_i_101__0_n_0 ;
  wire \x_reg_1486[10]_i_102__0_n_0 ;
  wire \x_reg_1486[10]_i_11__0_n_0 ;
  wire \x_reg_1486[10]_i_12__0_n_0 ;
  wire \x_reg_1486[10]_i_13__0_n_0 ;
  wire \x_reg_1486[10]_i_14__0_n_0 ;
  wire \x_reg_1486[10]_i_15__0_n_0 ;
  wire \x_reg_1486[10]_i_16__0_n_0 ;
  wire \x_reg_1486[10]_i_17__0_n_0 ;
  wire \x_reg_1486[10]_i_18__0_n_0 ;
  wire \x_reg_1486[10]_i_19__0_n_0 ;
  wire \x_reg_1486[10]_i_20__0_n_0 ;
  wire \x_reg_1486[10]_i_21__0_n_0 ;
  wire \x_reg_1486[10]_i_22__0_n_0 ;
  wire \x_reg_1486[10]_i_23__0_n_0 ;
  wire \x_reg_1486[10]_i_24__0_n_0 ;
  wire \x_reg_1486[10]_i_25__0_n_0 ;
  wire \x_reg_1486[10]_i_27__0_n_0 ;
  wire \x_reg_1486[10]_i_28__0_n_0 ;
  wire \x_reg_1486[10]_i_29__0_n_0 ;
  wire \x_reg_1486[10]_i_30__0_n_0 ;
  wire \x_reg_1486[10]_i_31__0_n_0 ;
  wire \x_reg_1486[10]_i_32__0_n_0 ;
  wire \x_reg_1486[10]_i_33__0_n_0 ;
  wire \x_reg_1486[10]_i_34__0_n_0 ;
  wire \x_reg_1486[10]_i_36__0_n_0 ;
  wire \x_reg_1486[10]_i_37__0_n_0 ;
  wire \x_reg_1486[10]_i_39__0_n_0 ;
  wire \x_reg_1486[10]_i_40__0_n_0 ;
  wire \x_reg_1486[10]_i_41__0_n_0 ;
  wire \x_reg_1486[10]_i_42__0_n_0 ;
  wire \x_reg_1486[10]_i_44__0_n_0 ;
  wire \x_reg_1486[10]_i_45__0_n_0 ;
  wire \x_reg_1486[10]_i_46__0_n_0 ;
  wire \x_reg_1486[10]_i_47__0_n_0 ;
  wire \x_reg_1486[10]_i_48__0_n_0 ;
  wire \x_reg_1486[10]_i_49__0_n_0 ;
  wire \x_reg_1486[10]_i_50__0_n_0 ;
  wire \x_reg_1486[10]_i_51__0_n_0 ;
  wire \x_reg_1486[10]_i_52__0_n_0 ;
  wire \x_reg_1486[10]_i_54__0_n_0 ;
  wire \x_reg_1486[10]_i_55__0_n_0 ;
  wire \x_reg_1486[10]_i_57__0_n_0 ;
  wire \x_reg_1486[10]_i_58__0_n_0 ;
  wire \x_reg_1486[10]_i_59__0_n_0 ;
  wire \x_reg_1486[10]_i_60__0_n_0 ;
  wire \x_reg_1486[10]_i_61__0_n_0 ;
  wire \x_reg_1486[10]_i_62__0_n_0 ;
  wire \x_reg_1486[10]_i_63__0_n_0 ;
  wire \x_reg_1486[10]_i_64__0_n_0 ;
  wire \x_reg_1486[10]_i_65__0_n_0 ;
  wire \x_reg_1486[10]_i_66__0_n_0 ;
  wire \x_reg_1486[10]_i_67__0_n_0 ;
  wire \x_reg_1486[10]_i_68__0_n_0 ;
  wire \x_reg_1486[10]_i_69__0_n_0 ;
  wire \x_reg_1486[10]_i_6__0_n_0 ;
  wire \x_reg_1486[10]_i_70__0_n_0 ;
  wire \x_reg_1486[10]_i_71__0_n_0 ;
  wire \x_reg_1486[10]_i_72__0_n_0 ;
  wire \x_reg_1486[10]_i_73__0_n_0 ;
  wire \x_reg_1486[10]_i_74__0_n_0 ;
  wire \x_reg_1486[10]_i_75__0_n_0 ;
  wire \x_reg_1486[10]_i_76__0_n_0 ;
  wire \x_reg_1486[10]_i_77__0_n_0 ;
  wire \x_reg_1486[10]_i_78__0_n_0 ;
  wire \x_reg_1486[10]_i_7__0_n_0 ;
  wire \x_reg_1486[10]_i_80__0_n_0 ;
  wire \x_reg_1486[10]_i_81__0_n_0 ;
  wire \x_reg_1486[10]_i_82__0_n_0 ;
  wire \x_reg_1486[10]_i_83__0_n_0 ;
  wire \x_reg_1486[10]_i_84__0_n_0 ;
  wire \x_reg_1486[10]_i_85__0_n_0 ;
  wire \x_reg_1486[10]_i_86__0_n_0 ;
  wire \x_reg_1486[10]_i_87__0_n_0 ;
  wire \x_reg_1486[10]_i_88__0_n_0 ;
  wire \x_reg_1486[10]_i_89__0_n_0 ;
  wire \x_reg_1486[10]_i_8__0_n_0 ;
  wire \x_reg_1486[10]_i_90__0_n_0 ;
  wire \x_reg_1486[10]_i_91__0_n_0 ;
  wire \x_reg_1486[10]_i_92__0_n_0 ;
  wire \x_reg_1486[10]_i_93__0_n_0 ;
  wire \x_reg_1486[10]_i_94__0_n_0 ;
  wire \x_reg_1486[10]_i_95__0_n_0 ;
  wire \x_reg_1486[10]_i_96__0_n_0 ;
  wire \x_reg_1486[10]_i_97__0_n_0 ;
  wire \x_reg_1486[10]_i_98__0_n_0 ;
  wire \x_reg_1486[10]_i_99__0_n_0 ;
  wire \x_reg_1486[10]_i_9__0_n_0 ;
  wire \x_reg_1486[3]_i_10__0_n_0 ;
  wire \x_reg_1486[3]_i_4__0_n_0 ;
  wire \x_reg_1486[3]_i_5__0_n_0 ;
  wire \x_reg_1486[3]_i_6__0_n_0 ;
  wire \x_reg_1486[3]_i_8__0_n_0 ;
  wire \x_reg_1486[3]_i_9__0_n_0 ;
  wire \x_reg_1486[4]_i_3__0_n_0 ;
  wire \x_reg_1486[4]_i_4__0_n_0 ;
  wire \x_reg_1486[4]_i_5__0_n_0 ;
  wire \x_reg_1486[4]_i_6__0_n_0 ;
  wire \x_reg_1486[7]_i_10__0_n_0 ;
  wire \x_reg_1486[7]_i_11__0_n_0 ;
  wire \x_reg_1486[7]_i_4__0_n_0 ;
  wire \x_reg_1486[7]_i_5__0_n_0 ;
  wire \x_reg_1486[7]_i_6__0_n_0 ;
  wire \x_reg_1486[7]_i_7__0_n_0 ;
  wire \x_reg_1486[7]_i_8__0_n_0 ;
  wire \x_reg_1486[7]_i_9__0_n_0 ;
  wire \x_reg_1486[8]_i_3__0_n_0 ;
  wire \x_reg_1486[8]_i_4__0_n_0 ;
  wire \x_reg_1486[8]_i_5__0_n_0 ;
  wire \x_reg_1486[8]_i_6__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_10__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_10__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_10__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_10__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_26__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_26__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_26__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_26__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_2__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_2__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_2__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_2__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_35__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_35__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_35__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_38__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_38__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_38__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_38__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_3__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_3__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_3__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_43__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_43__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_43__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_43__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_4__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_4__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_4__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_4__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_4__0_n_4 ;
  wire \x_reg_1486_reg[10]_i_4__0_n_5 ;
  wire \x_reg_1486_reg[10]_i_4__0_n_6 ;
  wire \x_reg_1486_reg[10]_i_4__0_n_7 ;
  wire \x_reg_1486_reg[10]_i_53__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_53__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_53__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_53__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_56__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_56__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_56__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_56__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_5__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_5__0_n_3 ;
  wire \x_reg_1486_reg[10]_i_79__0_n_0 ;
  wire \x_reg_1486_reg[10]_i_79__0_n_1 ;
  wire \x_reg_1486_reg[10]_i_79__0_n_2 ;
  wire \x_reg_1486_reg[10]_i_79__0_n_3 ;
  wire \x_reg_1486_reg[3]_i_2__0_n_0 ;
  wire \x_reg_1486_reg[3]_i_2__0_n_1 ;
  wire \x_reg_1486_reg[3]_i_2__0_n_2 ;
  wire \x_reg_1486_reg[3]_i_2__0_n_3 ;
  wire \x_reg_1486_reg[3]_i_3__0_n_0 ;
  wire \x_reg_1486_reg[3]_i_3__0_n_1 ;
  wire \x_reg_1486_reg[3]_i_3__0_n_2 ;
  wire \x_reg_1486_reg[3]_i_3__0_n_3 ;
  wire \x_reg_1486_reg[4]_i_2__0_n_0 ;
  wire \x_reg_1486_reg[4]_i_2__0_n_1 ;
  wire \x_reg_1486_reg[4]_i_2__0_n_2 ;
  wire \x_reg_1486_reg[4]_i_2__0_n_3 ;
  wire \x_reg_1486_reg[4]_i_2__0_n_4 ;
  wire \x_reg_1486_reg[4]_i_2__0_n_5 ;
  wire \x_reg_1486_reg[4]_i_2__0_n_6 ;
  wire \x_reg_1486_reg[4]_i_2__0_n_7 ;
  wire \x_reg_1486_reg[7]_i_2__0_n_0 ;
  wire \x_reg_1486_reg[7]_i_2__0_n_1 ;
  wire \x_reg_1486_reg[7]_i_2__0_n_2 ;
  wire \x_reg_1486_reg[7]_i_2__0_n_3 ;
  wire \x_reg_1486_reg[7]_i_3__0_n_0 ;
  wire \x_reg_1486_reg[7]_i_3__0_n_1 ;
  wire \x_reg_1486_reg[7]_i_3__0_n_2 ;
  wire \x_reg_1486_reg[7]_i_3__0_n_3 ;
  wire \x_reg_1486_reg[8]_i_2__0_n_0 ;
  wire \x_reg_1486_reg[8]_i_2__0_n_1 ;
  wire \x_reg_1486_reg[8]_i_2__0_n_2 ;
  wire \x_reg_1486_reg[8]_i_2__0_n_3 ;
  wire \x_reg_1486_reg[8]_i_2__0_n_4 ;
  wire \x_reg_1486_reg[8]_i_2__0_n_5 ;
  wire \x_reg_1486_reg[8]_i_2__0_n_6 ;
  wire \x_reg_1486_reg[8]_i_2__0_n_7 ;
  wire [1:0]y_1_fu_662_p3;
  wire [1:0]y_1_reg_1443;
  wire \y_1_reg_1443[1]_i_100__0_n_0 ;
  wire \y_1_reg_1443[1]_i_101__0_n_0 ;
  wire \y_1_reg_1443[1]_i_102__0_n_0 ;
  wire \y_1_reg_1443[1]_i_103__0_n_0 ;
  wire \y_1_reg_1443[1]_i_104__0_n_0 ;
  wire \y_1_reg_1443[1]_i_105__0_n_0 ;
  wire \y_1_reg_1443[1]_i_106__0_n_0 ;
  wire \y_1_reg_1443[1]_i_107__0_n_0 ;
  wire \y_1_reg_1443[1]_i_108__0_n_0 ;
  wire \y_1_reg_1443[1]_i_109__0_n_0 ;
  wire \y_1_reg_1443[1]_i_10__0_n_0 ;
  wire \y_1_reg_1443[1]_i_110__0_n_0 ;
  wire \y_1_reg_1443[1]_i_111__0_n_0 ;
  wire \y_1_reg_1443[1]_i_112__0_n_0 ;
  wire \y_1_reg_1443[1]_i_113__0_n_0 ;
  wire \y_1_reg_1443[1]_i_114__0_n_0 ;
  wire \y_1_reg_1443[1]_i_115__0_n_0 ;
  wire \y_1_reg_1443[1]_i_116__0_n_0 ;
  wire \y_1_reg_1443[1]_i_117__0_n_0 ;
  wire \y_1_reg_1443[1]_i_118__0_n_0 ;
  wire \y_1_reg_1443[1]_i_119__0_n_0 ;
  wire \y_1_reg_1443[1]_i_11__0_n_0 ;
  wire \y_1_reg_1443[1]_i_120__0_n_0 ;
  wire \y_1_reg_1443[1]_i_121__0_n_0 ;
  wire \y_1_reg_1443[1]_i_124__0_n_0 ;
  wire \y_1_reg_1443[1]_i_125__0_n_0 ;
  wire \y_1_reg_1443[1]_i_126__0_n_0 ;
  wire \y_1_reg_1443[1]_i_127__0_n_0 ;
  wire \y_1_reg_1443[1]_i_128__0_n_0 ;
  wire \y_1_reg_1443[1]_i_129__0_n_0 ;
  wire \y_1_reg_1443[1]_i_12__0_n_0 ;
  wire \y_1_reg_1443[1]_i_130__0_n_0 ;
  wire \y_1_reg_1443[1]_i_131__0_n_0 ;
  wire \y_1_reg_1443[1]_i_132__0_n_0 ;
  wire \y_1_reg_1443[1]_i_133__0_n_0 ;
  wire \y_1_reg_1443[1]_i_134__0_n_0 ;
  wire \y_1_reg_1443[1]_i_135__0_n_0 ;
  wire \y_1_reg_1443[1]_i_136__0_n_0 ;
  wire \y_1_reg_1443[1]_i_137__0_n_0 ;
  wire \y_1_reg_1443[1]_i_139__0_n_0 ;
  wire \y_1_reg_1443[1]_i_13__0_n_0 ;
  wire \y_1_reg_1443[1]_i_140__0_n_0 ;
  wire \y_1_reg_1443[1]_i_142__0_n_0 ;
  wire \y_1_reg_1443[1]_i_143__0_n_0 ;
  wire \y_1_reg_1443[1]_i_144__0_n_0 ;
  wire \y_1_reg_1443[1]_i_145__0_n_0 ;
  wire \y_1_reg_1443[1]_i_146__0_n_0 ;
  wire \y_1_reg_1443[1]_i_147__0_n_0 ;
  wire \y_1_reg_1443[1]_i_148__0_n_0 ;
  wire \y_1_reg_1443[1]_i_149__0_n_0 ;
  wire \y_1_reg_1443[1]_i_14__0_n_0 ;
  wire \y_1_reg_1443[1]_i_150__0_n_0 ;
  wire \y_1_reg_1443[1]_i_151__0_n_0 ;
  wire \y_1_reg_1443[1]_i_152__0_n_0 ;
  wire \y_1_reg_1443[1]_i_153__0_n_0 ;
  wire \y_1_reg_1443[1]_i_155__0_n_0 ;
  wire \y_1_reg_1443[1]_i_156__0_n_0 ;
  wire \y_1_reg_1443[1]_i_157__0_n_0 ;
  wire \y_1_reg_1443[1]_i_158__0_n_0 ;
  wire \y_1_reg_1443[1]_i_159__0_n_0 ;
  wire \y_1_reg_1443[1]_i_15__0_n_0 ;
  wire \y_1_reg_1443[1]_i_160__0_n_0 ;
  wire \y_1_reg_1443[1]_i_161__0_n_0 ;
  wire \y_1_reg_1443[1]_i_162__0_n_0 ;
  wire \y_1_reg_1443[1]_i_163__0_n_0 ;
  wire \y_1_reg_1443[1]_i_164__0_n_0 ;
  wire \y_1_reg_1443[1]_i_165__0_n_0 ;
  wire \y_1_reg_1443[1]_i_166__0_n_0 ;
  wire \y_1_reg_1443[1]_i_167__0_n_0 ;
  wire \y_1_reg_1443[1]_i_168__0_n_0 ;
  wire \y_1_reg_1443[1]_i_169__0_n_0 ;
  wire \y_1_reg_1443[1]_i_16__0_n_0 ;
  wire \y_1_reg_1443[1]_i_170__0_n_0 ;
  wire \y_1_reg_1443[1]_i_171__0_n_0 ;
  wire \y_1_reg_1443[1]_i_172__0_n_0 ;
  wire \y_1_reg_1443[1]_i_173__0_n_0 ;
  wire \y_1_reg_1443[1]_i_174__0_n_0 ;
  wire \y_1_reg_1443[1]_i_175__0_n_0 ;
  wire \y_1_reg_1443[1]_i_176__0_n_0 ;
  wire \y_1_reg_1443[1]_i_177__0_n_0 ;
  wire \y_1_reg_1443[1]_i_178__0_n_0 ;
  wire \y_1_reg_1443[1]_i_179__0_n_0 ;
  wire \y_1_reg_1443[1]_i_180__0_n_0 ;
  wire \y_1_reg_1443[1]_i_181__0_n_0 ;
  wire \y_1_reg_1443[1]_i_18__0_n_0 ;
  wire \y_1_reg_1443[1]_i_19__0_n_0 ;
  wire \y_1_reg_1443[1]_i_20__0_n_0 ;
  wire \y_1_reg_1443[1]_i_21__0_n_0 ;
  wire \y_1_reg_1443[1]_i_22__0_n_0 ;
  wire \y_1_reg_1443[1]_i_23__0_n_0 ;
  wire \y_1_reg_1443[1]_i_24__0_n_0 ;
  wire \y_1_reg_1443[1]_i_25__0_n_0 ;
  wire \y_1_reg_1443[1]_i_26__0_n_0 ;
  wire \y_1_reg_1443[1]_i_27__0_n_0 ;
  wire \y_1_reg_1443[1]_i_28__0_n_0 ;
  wire \y_1_reg_1443[1]_i_30__0_n_0 ;
  wire \y_1_reg_1443[1]_i_31__0_n_0 ;
  wire \y_1_reg_1443[1]_i_32__0_n_0 ;
  wire \y_1_reg_1443[1]_i_33__0_n_0 ;
  wire \y_1_reg_1443[1]_i_34__0_n_0 ;
  wire \y_1_reg_1443[1]_i_35__0_n_0 ;
  wire \y_1_reg_1443[1]_i_36__0_n_0 ;
  wire \y_1_reg_1443[1]_i_37__0_n_0 ;
  wire \y_1_reg_1443[1]_i_39__0_n_0 ;
  wire \y_1_reg_1443[1]_i_40__0_n_0 ;
  wire \y_1_reg_1443[1]_i_41__0_n_0 ;
  wire \y_1_reg_1443[1]_i_42__0_n_0 ;
  wire \y_1_reg_1443[1]_i_43__0_n_0 ;
  wire \y_1_reg_1443[1]_i_44__0_n_0 ;
  wire \y_1_reg_1443[1]_i_45__0_n_0 ;
  wire \y_1_reg_1443[1]_i_46__0_n_0 ;
  wire \y_1_reg_1443[1]_i_48__0_n_0 ;
  wire \y_1_reg_1443[1]_i_49__0_n_0 ;
  wire \y_1_reg_1443[1]_i_50__0_n_0 ;
  wire \y_1_reg_1443[1]_i_51__0_n_0 ;
  wire \y_1_reg_1443[1]_i_53__0_n_0 ;
  wire \y_1_reg_1443[1]_i_54__0_n_0 ;
  wire \y_1_reg_1443[1]_i_55__0_n_0 ;
  wire \y_1_reg_1443[1]_i_56__0_n_0 ;
  wire \y_1_reg_1443[1]_i_57__0_n_0 ;
  wire \y_1_reg_1443[1]_i_58__0_n_0 ;
  wire \y_1_reg_1443[1]_i_59__0_n_0 ;
  wire \y_1_reg_1443[1]_i_60__0_n_0 ;
  wire \y_1_reg_1443[1]_i_62__0_n_0 ;
  wire \y_1_reg_1443[1]_i_64__0_n_0 ;
  wire \y_1_reg_1443[1]_i_65__0_n_0 ;
  wire \y_1_reg_1443[1]_i_67__0_n_0 ;
  wire \y_1_reg_1443[1]_i_68__0_n_0 ;
  wire \y_1_reg_1443[1]_i_69__0_n_0 ;
  wire \y_1_reg_1443[1]_i_71__0_n_0 ;
  wire \y_1_reg_1443[1]_i_72__0_n_0 ;
  wire \y_1_reg_1443[1]_i_73__0_n_0 ;
  wire \y_1_reg_1443[1]_i_74__0_n_0 ;
  wire \y_1_reg_1443[1]_i_75__0_n_0 ;
  wire \y_1_reg_1443[1]_i_76__0_n_0 ;
  wire \y_1_reg_1443[1]_i_77__0_n_0 ;
  wire \y_1_reg_1443[1]_i_78__0_n_0 ;
  wire \y_1_reg_1443[1]_i_7__0_n_0 ;
  wire \y_1_reg_1443[1]_i_80__0_n_0 ;
  wire \y_1_reg_1443[1]_i_81__0_n_0 ;
  wire \y_1_reg_1443[1]_i_82__0_n_0 ;
  wire \y_1_reg_1443[1]_i_83__0_n_0 ;
  wire \y_1_reg_1443[1]_i_85__0_n_0 ;
  wire \y_1_reg_1443[1]_i_86__0_n_0 ;
  wire \y_1_reg_1443[1]_i_87__0_n_0 ;
  wire \y_1_reg_1443[1]_i_88__0_n_0 ;
  wire \y_1_reg_1443[1]_i_89__0_n_0 ;
  wire \y_1_reg_1443[1]_i_90__0_n_0 ;
  wire \y_1_reg_1443[1]_i_91__0_n_0 ;
  wire \y_1_reg_1443[1]_i_92__0_n_0 ;
  wire \y_1_reg_1443[1]_i_93__0_n_0 ;
  wire \y_1_reg_1443[1]_i_94__0_n_0 ;
  wire \y_1_reg_1443[1]_i_96__0_n_0 ;
  wire \y_1_reg_1443[1]_i_97__0_n_0 ;
  wire \y_1_reg_1443[1]_i_99__0_n_0 ;
  wire \y_1_reg_1443[1]_i_9__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_122__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_122__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_122__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_122__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_123__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_123__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_123__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_123__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_138__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_138__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_138__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_138__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_141__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_141__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_141__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_141__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_154__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_154__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_154__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_154__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_17__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_17__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_17__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_17__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_29__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_29__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_29__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_29__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_2__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_2__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_2__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_38__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_38__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_38__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_38__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_3__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_3__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_3__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_47__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_47__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_47__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_47__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_4__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_4__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_4__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_4__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_52__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_52__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_52__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_52__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_5__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_5__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_5__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_5__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_61__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_61__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_63__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_63__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_63__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_63__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_66__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_66__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_66__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_66__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_6__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_6__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_6__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_6__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_70__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_70__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_70__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_70__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_79__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_79__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_79__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_79__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_84__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_84__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_84__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_84__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_8__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_8__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_8__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_8__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_95__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_95__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_95__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_95__0_n_3 ;
  wire \y_1_reg_1443_reg[1]_i_98__0_n_0 ;
  wire \y_1_reg_1443_reg[1]_i_98__0_n_1 ;
  wire \y_1_reg_1443_reg[1]_i_98__0_n_2 ;
  wire \y_1_reg_1443_reg[1]_i_98__0_n_3 ;
  wire [1:1]y_2_fu_678_p3;
  wire [1:0]y_2_reg_1448;
  wire \y_2_reg_1448[1]_i_100__0_n_0 ;
  wire \y_2_reg_1448[1]_i_101__0_n_0 ;
  wire \y_2_reg_1448[1]_i_102__0_n_0 ;
  wire \y_2_reg_1448[1]_i_103__0_n_0 ;
  wire \y_2_reg_1448[1]_i_104__0_n_0 ;
  wire \y_2_reg_1448[1]_i_105__0_n_0 ;
  wire \y_2_reg_1448[1]_i_106__0_n_0 ;
  wire \y_2_reg_1448[1]_i_107__0_n_0 ;
  wire \y_2_reg_1448[1]_i_108__0_n_0 ;
  wire \y_2_reg_1448[1]_i_10__0_n_0 ;
  wire \y_2_reg_1448[1]_i_110__0_n_0 ;
  wire \y_2_reg_1448[1]_i_111__0_n_0 ;
  wire \y_2_reg_1448[1]_i_113__0_n_0 ;
  wire \y_2_reg_1448[1]_i_114__0_n_0 ;
  wire \y_2_reg_1448[1]_i_115__0_n_0 ;
  wire \y_2_reg_1448[1]_i_116__0_n_0 ;
  wire \y_2_reg_1448[1]_i_117__0_n_0 ;
  wire \y_2_reg_1448[1]_i_118__0_n_0 ;
  wire \y_2_reg_1448[1]_i_119__0_n_0 ;
  wire \y_2_reg_1448[1]_i_11__0_n_0 ;
  wire \y_2_reg_1448[1]_i_120__0_n_0 ;
  wire \y_2_reg_1448[1]_i_121__0_n_0 ;
  wire \y_2_reg_1448[1]_i_122__0_n_0 ;
  wire \y_2_reg_1448[1]_i_123__0_n_0 ;
  wire \y_2_reg_1448[1]_i_124__0_n_0 ;
  wire \y_2_reg_1448[1]_i_125__0_n_0 ;
  wire \y_2_reg_1448[1]_i_126__0_n_0 ;
  wire \y_2_reg_1448[1]_i_127__0_n_0 ;
  wire \y_2_reg_1448[1]_i_129__0_n_0 ;
  wire \y_2_reg_1448[1]_i_12__0_n_0 ;
  wire \y_2_reg_1448[1]_i_130__0_n_0 ;
  wire \y_2_reg_1448[1]_i_131__0_n_0 ;
  wire \y_2_reg_1448[1]_i_132__0_n_0 ;
  wire \y_2_reg_1448[1]_i_133__0_n_0 ;
  wire \y_2_reg_1448[1]_i_134__0_n_0 ;
  wire \y_2_reg_1448[1]_i_135__0_n_0 ;
  wire \y_2_reg_1448[1]_i_136__0_n_0 ;
  wire \y_2_reg_1448[1]_i_137__0_n_0 ;
  wire \y_2_reg_1448[1]_i_138__0_n_0 ;
  wire \y_2_reg_1448[1]_i_139__0_n_0 ;
  wire \y_2_reg_1448[1]_i_13__0_n_0 ;
  wire \y_2_reg_1448[1]_i_140__0_n_0 ;
  wire \y_2_reg_1448[1]_i_141__0_n_0 ;
  wire \y_2_reg_1448[1]_i_142__0_n_0 ;
  wire \y_2_reg_1448[1]_i_143__0_n_0 ;
  wire \y_2_reg_1448[1]_i_144__0_n_0 ;
  wire \y_2_reg_1448[1]_i_145__0_n_0 ;
  wire \y_2_reg_1448[1]_i_146__0_n_0 ;
  wire \y_2_reg_1448[1]_i_148__0_n_0 ;
  wire \y_2_reg_1448[1]_i_149__0_n_0 ;
  wire \y_2_reg_1448[1]_i_151__0_n_0 ;
  wire \y_2_reg_1448[1]_i_152__0_n_0 ;
  wire \y_2_reg_1448[1]_i_153__0_n_0 ;
  wire \y_2_reg_1448[1]_i_154__0_n_0 ;
  wire \y_2_reg_1448[1]_i_155__0_n_0 ;
  wire \y_2_reg_1448[1]_i_156__0_n_0 ;
  wire \y_2_reg_1448[1]_i_157__0_n_0 ;
  wire \y_2_reg_1448[1]_i_158__0_n_0 ;
  wire \y_2_reg_1448[1]_i_159__0_n_0 ;
  wire \y_2_reg_1448[1]_i_15__0_n_0 ;
  wire \y_2_reg_1448[1]_i_160__0_n_0 ;
  wire \y_2_reg_1448[1]_i_161__0_n_0 ;
  wire \y_2_reg_1448[1]_i_162__0_n_0 ;
  wire \y_2_reg_1448[1]_i_163__0_n_0 ;
  wire \y_2_reg_1448[1]_i_164__0_n_0 ;
  wire \y_2_reg_1448[1]_i_165__0_n_0 ;
  wire \y_2_reg_1448[1]_i_166__0_n_0 ;
  wire \y_2_reg_1448[1]_i_167__0_n_0 ;
  wire \y_2_reg_1448[1]_i_168__0_n_0 ;
  wire \y_2_reg_1448[1]_i_169__0_n_0 ;
  wire \y_2_reg_1448[1]_i_16__0_n_0 ;
  wire \y_2_reg_1448[1]_i_170__0_n_0 ;
  wire \y_2_reg_1448[1]_i_171__0_n_0 ;
  wire \y_2_reg_1448[1]_i_172__0_n_0 ;
  wire \y_2_reg_1448[1]_i_173__0_n_0 ;
  wire \y_2_reg_1448[1]_i_174__0_n_0 ;
  wire \y_2_reg_1448[1]_i_175__0_n_0 ;
  wire \y_2_reg_1448[1]_i_176__0_n_0 ;
  wire \y_2_reg_1448[1]_i_177__0_n_0 ;
  wire \y_2_reg_1448[1]_i_178__0_n_0 ;
  wire \y_2_reg_1448[1]_i_179__0_n_0 ;
  wire \y_2_reg_1448[1]_i_17__0_n_0 ;
  wire \y_2_reg_1448[1]_i_21__0_n_0 ;
  wire \y_2_reg_1448[1]_i_22__0_n_0 ;
  wire \y_2_reg_1448[1]_i_23__0_n_0 ;
  wire \y_2_reg_1448[1]_i_24__0_n_0 ;
  wire \y_2_reg_1448[1]_i_25__0_n_0 ;
  wire \y_2_reg_1448[1]_i_26__0_n_0 ;
  wire \y_2_reg_1448[1]_i_27__0_n_0 ;
  wire \y_2_reg_1448[1]_i_28__0_n_0 ;
  wire \y_2_reg_1448[1]_i_30__0_n_0 ;
  wire \y_2_reg_1448[1]_i_31__0_n_0 ;
  wire \y_2_reg_1448[1]_i_32__0_n_0 ;
  wire \y_2_reg_1448[1]_i_33__0_n_0 ;
  wire \y_2_reg_1448[1]_i_35__0_n_0 ;
  wire \y_2_reg_1448[1]_i_36__0_n_0 ;
  wire \y_2_reg_1448[1]_i_37__0_n_0 ;
  wire \y_2_reg_1448[1]_i_38__0_n_0 ;
  wire \y_2_reg_1448[1]_i_39__0_n_0 ;
  wire \y_2_reg_1448[1]_i_40__0_n_0 ;
  wire \y_2_reg_1448[1]_i_41__0_n_0 ;
  wire \y_2_reg_1448[1]_i_42__0_n_0 ;
  wire \y_2_reg_1448[1]_i_43__0_n_0 ;
  wire \y_2_reg_1448[1]_i_44__0_n_0 ;
  wire \y_2_reg_1448[1]_i_45__0_n_0 ;
  wire \y_2_reg_1448[1]_i_46__0_n_0 ;
  wire \y_2_reg_1448[1]_i_48__0_n_0 ;
  wire \y_2_reg_1448[1]_i_49__0_n_0 ;
  wire \y_2_reg_1448[1]_i_4__0_n_0 ;
  wire \y_2_reg_1448[1]_i_50__0_n_0 ;
  wire \y_2_reg_1448[1]_i_51__0_n_0 ;
  wire \y_2_reg_1448[1]_i_52__0_n_0 ;
  wire \y_2_reg_1448[1]_i_53__0_n_0 ;
  wire \y_2_reg_1448[1]_i_54__0_n_0 ;
  wire \y_2_reg_1448[1]_i_55__0_n_0 ;
  wire \y_2_reg_1448[1]_i_58__0_n_0 ;
  wire \y_2_reg_1448[1]_i_59__0_n_0 ;
  wire \y_2_reg_1448[1]_i_60__0_n_0 ;
  wire \y_2_reg_1448[1]_i_61__0_n_0 ;
  wire \y_2_reg_1448[1]_i_63__0_n_0 ;
  wire \y_2_reg_1448[1]_i_64__0_n_0 ;
  wire \y_2_reg_1448[1]_i_65__0_n_0 ;
  wire \y_2_reg_1448[1]_i_66__0_n_0 ;
  wire \y_2_reg_1448[1]_i_67__0_n_0 ;
  wire \y_2_reg_1448[1]_i_68__0_n_0 ;
  wire \y_2_reg_1448[1]_i_69__0_n_0 ;
  wire \y_2_reg_1448[1]_i_6__0_n_0 ;
  wire \y_2_reg_1448[1]_i_70__0_n_0 ;
  wire \y_2_reg_1448[1]_i_72__0_n_0 ;
  wire \y_2_reg_1448[1]_i_74__0_n_0 ;
  wire \y_2_reg_1448[1]_i_75__0_n_0 ;
  wire \y_2_reg_1448[1]_i_77__0_n_0 ;
  wire \y_2_reg_1448[1]_i_78__0_n_0 ;
  wire \y_2_reg_1448[1]_i_79__0_n_0 ;
  wire \y_2_reg_1448[1]_i_7__0_n_0 ;
  wire \y_2_reg_1448[1]_i_80__0_n_0 ;
  wire \y_2_reg_1448[1]_i_81__0_n_0 ;
  wire \y_2_reg_1448[1]_i_82__0_n_0 ;
  wire \y_2_reg_1448[1]_i_83__0_n_0 ;
  wire \y_2_reg_1448[1]_i_84__0_n_0 ;
  wire \y_2_reg_1448[1]_i_85__0_n_0 ;
  wire \y_2_reg_1448[1]_i_86__0_n_0 ;
  wire \y_2_reg_1448[1]_i_87__0_n_0 ;
  wire \y_2_reg_1448[1]_i_8__0_n_0 ;
  wire \y_2_reg_1448[1]_i_90__0_n_0 ;
  wire \y_2_reg_1448[1]_i_91__0_n_0 ;
  wire \y_2_reg_1448[1]_i_92__0_n_0 ;
  wire \y_2_reg_1448[1]_i_93__0_n_0 ;
  wire \y_2_reg_1448[1]_i_94__0_n_0 ;
  wire \y_2_reg_1448[1]_i_95__0_n_0 ;
  wire \y_2_reg_1448[1]_i_96__0_n_0 ;
  wire \y_2_reg_1448[1]_i_97__0_n_0 ;
  wire \y_2_reg_1448[1]_i_99__0_n_0 ;
  wire \y_2_reg_1448[1]_i_9__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_109__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_109__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_109__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_109__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_112__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_112__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_112__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_112__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_128__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_128__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_128__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_128__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_147__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_147__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_147__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_147__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_14__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_14__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_14__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_14__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_150__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_150__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_150__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_150__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_18__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_18__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_18__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_18__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_19__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_19__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_19__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_19__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_20__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_20__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_20__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_20__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_29__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_29__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_29__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_29__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_2__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_2__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_2__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_34__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_34__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_34__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_34__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_3__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_3__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_47__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_47__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_47__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_47__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_56__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_56__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_56__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_56__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_57__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_57__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_57__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_57__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_5__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_5__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_5__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_5__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_62__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_62__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_62__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_62__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_71__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_71__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_73__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_73__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_73__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_73__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_76__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_76__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_76__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_76__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_88__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_88__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_88__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_88__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_89__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_89__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_89__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_89__0_n_3 ;
  wire \y_2_reg_1448_reg[1]_i_98__0_n_0 ;
  wire \y_2_reg_1448_reg[1]_i_98__0_n_1 ;
  wire \y_2_reg_1448_reg[1]_i_98__0_n_2 ;
  wire \y_2_reg_1448_reg[1]_i_98__0_n_3 ;
  wire [1:0]y_fu_646_p3;
  wire [1:0]y_reg_1438;
  wire \y_reg_1438[1]_i_100__0_n_0 ;
  wire \y_reg_1438[1]_i_101__0_n_0 ;
  wire \y_reg_1438[1]_i_102__0_n_0 ;
  wire \y_reg_1438[1]_i_103__0_n_0 ;
  wire \y_reg_1438[1]_i_104__0_n_0 ;
  wire \y_reg_1438[1]_i_105__0_n_0 ;
  wire \y_reg_1438[1]_i_106__0_n_0 ;
  wire \y_reg_1438[1]_i_107__0_n_0 ;
  wire \y_reg_1438[1]_i_108__0_n_0 ;
  wire \y_reg_1438[1]_i_109__0_n_0 ;
  wire \y_reg_1438[1]_i_10__0_n_0 ;
  wire \y_reg_1438[1]_i_110__0_n_0 ;
  wire \y_reg_1438[1]_i_111__0_n_0 ;
  wire \y_reg_1438[1]_i_112__0_n_0 ;
  wire \y_reg_1438[1]_i_113__0_n_0 ;
  wire \y_reg_1438[1]_i_114__0_n_0 ;
  wire \y_reg_1438[1]_i_115__0_n_0 ;
  wire \y_reg_1438[1]_i_116__0_n_0 ;
  wire \y_reg_1438[1]_i_117__0_n_0 ;
  wire \y_reg_1438[1]_i_118__0_n_0 ;
  wire \y_reg_1438[1]_i_11__0_n_0 ;
  wire \y_reg_1438[1]_i_121__0_n_0 ;
  wire \y_reg_1438[1]_i_122__0_n_0 ;
  wire \y_reg_1438[1]_i_123__0_n_0 ;
  wire \y_reg_1438[1]_i_124__0_n_0 ;
  wire \y_reg_1438[1]_i_125__0_n_0 ;
  wire \y_reg_1438[1]_i_126__0_n_0 ;
  wire \y_reg_1438[1]_i_127__0_n_0 ;
  wire \y_reg_1438[1]_i_128__0_n_0 ;
  wire \y_reg_1438[1]_i_129__0_n_0 ;
  wire \y_reg_1438[1]_i_12__0_n_0 ;
  wire \y_reg_1438[1]_i_130__0_n_0 ;
  wire \y_reg_1438[1]_i_131__0_n_0 ;
  wire \y_reg_1438[1]_i_132__0_n_0 ;
  wire \y_reg_1438[1]_i_133__0_n_0 ;
  wire \y_reg_1438[1]_i_134__0_n_0 ;
  wire \y_reg_1438[1]_i_135__0_n_0 ;
  wire \y_reg_1438[1]_i_136__0_n_0 ;
  wire \y_reg_1438[1]_i_137__0_n_0 ;
  wire \y_reg_1438[1]_i_139__0_n_0 ;
  wire \y_reg_1438[1]_i_13__0_n_0 ;
  wire \y_reg_1438[1]_i_140__0_n_0 ;
  wire \y_reg_1438[1]_i_142__0_n_0 ;
  wire \y_reg_1438[1]_i_143__0_n_0 ;
  wire \y_reg_1438[1]_i_144__0_n_0 ;
  wire \y_reg_1438[1]_i_145__0_n_0 ;
  wire \y_reg_1438[1]_i_146__0_n_0 ;
  wire \y_reg_1438[1]_i_147__0_n_0 ;
  wire \y_reg_1438[1]_i_148__0_n_0 ;
  wire \y_reg_1438[1]_i_149__0_n_0 ;
  wire \y_reg_1438[1]_i_14__0_n_0 ;
  wire \y_reg_1438[1]_i_150__0_n_0 ;
  wire \y_reg_1438[1]_i_151__0_n_0 ;
  wire \y_reg_1438[1]_i_152__0_n_0 ;
  wire \y_reg_1438[1]_i_153__0_n_0 ;
  wire \y_reg_1438[1]_i_154__0_n_0 ;
  wire \y_reg_1438[1]_i_155__0_n_0 ;
  wire \y_reg_1438[1]_i_156__0_n_0 ;
  wire \y_reg_1438[1]_i_157__0_n_0 ;
  wire \y_reg_1438[1]_i_158__0_n_0 ;
  wire \y_reg_1438[1]_i_159__0_n_0 ;
  wire \y_reg_1438[1]_i_15__0_n_0 ;
  wire \y_reg_1438[1]_i_160__0_n_0 ;
  wire \y_reg_1438[1]_i_161__0_n_0 ;
  wire \y_reg_1438[1]_i_162__0_n_0 ;
  wire \y_reg_1438[1]_i_163__0_n_0 ;
  wire \y_reg_1438[1]_i_165__0_n_0 ;
  wire \y_reg_1438[1]_i_166__0_n_0 ;
  wire \y_reg_1438[1]_i_167__0_n_0 ;
  wire \y_reg_1438[1]_i_168__0_n_0 ;
  wire \y_reg_1438[1]_i_169__0_n_0 ;
  wire \y_reg_1438[1]_i_16__0_n_0 ;
  wire \y_reg_1438[1]_i_170__0_n_0 ;
  wire \y_reg_1438[1]_i_171__0_n_0 ;
  wire \y_reg_1438[1]_i_172__0_n_0 ;
  wire \y_reg_1438[1]_i_173__0_n_0 ;
  wire \y_reg_1438[1]_i_174__0_n_0 ;
  wire \y_reg_1438[1]_i_175__0_n_0 ;
  wire \y_reg_1438[1]_i_176__0_n_0 ;
  wire \y_reg_1438[1]_i_177__0_n_0 ;
  wire \y_reg_1438[1]_i_178__0_n_0 ;
  wire \y_reg_1438[1]_i_179__0_n_0 ;
  wire \y_reg_1438[1]_i_180__0_n_0 ;
  wire \y_reg_1438[1]_i_181__0_n_0 ;
  wire \y_reg_1438[1]_i_182__0_n_0 ;
  wire \y_reg_1438[1]_i_18__0_n_0 ;
  wire \y_reg_1438[1]_i_19__0_n_0 ;
  wire \y_reg_1438[1]_i_20__0_n_0 ;
  wire \y_reg_1438[1]_i_21__0_n_0 ;
  wire \y_reg_1438[1]_i_22__0_n_0 ;
  wire \y_reg_1438[1]_i_23__0_n_0 ;
  wire \y_reg_1438[1]_i_24__0_n_0 ;
  wire \y_reg_1438[1]_i_25__0_n_0 ;
  wire \y_reg_1438[1]_i_26__0_n_0 ;
  wire \y_reg_1438[1]_i_27__0_n_0 ;
  wire \y_reg_1438[1]_i_28__0_n_0 ;
  wire \y_reg_1438[1]_i_30__0_n_0 ;
  wire \y_reg_1438[1]_i_31__0_n_0 ;
  wire \y_reg_1438[1]_i_32__0_n_0 ;
  wire \y_reg_1438[1]_i_33__0_n_0 ;
  wire \y_reg_1438[1]_i_34__0_n_0 ;
  wire \y_reg_1438[1]_i_35__0_n_0 ;
  wire \y_reg_1438[1]_i_36__0_n_0 ;
  wire \y_reg_1438[1]_i_37__0_n_0 ;
  wire \y_reg_1438[1]_i_39__0_n_0 ;
  wire \y_reg_1438[1]_i_40__0_n_0 ;
  wire \y_reg_1438[1]_i_41__0_n_0 ;
  wire \y_reg_1438[1]_i_42__0_n_0 ;
  wire \y_reg_1438[1]_i_43__0_n_0 ;
  wire \y_reg_1438[1]_i_44__0_n_0 ;
  wire \y_reg_1438[1]_i_45__0_n_0 ;
  wire \y_reg_1438[1]_i_46__0_n_0 ;
  wire \y_reg_1438[1]_i_48__0_n_0 ;
  wire \y_reg_1438[1]_i_49__0_n_0 ;
  wire \y_reg_1438[1]_i_50__0_n_0 ;
  wire \y_reg_1438[1]_i_51__0_n_0 ;
  wire \y_reg_1438[1]_i_53__0_n_0 ;
  wire \y_reg_1438[1]_i_54__0_n_0 ;
  wire \y_reg_1438[1]_i_55__0_n_0 ;
  wire \y_reg_1438[1]_i_56__0_n_0 ;
  wire \y_reg_1438[1]_i_57__0_n_0 ;
  wire \y_reg_1438[1]_i_58__0_n_0 ;
  wire \y_reg_1438[1]_i_59__0_n_0 ;
  wire \y_reg_1438[1]_i_60__0_n_0 ;
  wire \y_reg_1438[1]_i_62__0_n_0 ;
  wire \y_reg_1438[1]_i_63__0_n_0 ;
  wire \y_reg_1438[1]_i_65__0_n_0 ;
  wire \y_reg_1438[1]_i_66__0_n_0 ;
  wire \y_reg_1438[1]_i_67__0_n_0 ;
  wire \y_reg_1438[1]_i_68__0_n_0 ;
  wire \y_reg_1438[1]_i_70__0_n_0 ;
  wire \y_reg_1438[1]_i_71__0_n_0 ;
  wire \y_reg_1438[1]_i_72__0_n_0 ;
  wire \y_reg_1438[1]_i_73__0_n_0 ;
  wire \y_reg_1438[1]_i_74__0_n_0 ;
  wire \y_reg_1438[1]_i_75__0_n_0 ;
  wire \y_reg_1438[1]_i_76__0_n_0 ;
  wire \y_reg_1438[1]_i_77__0_n_0 ;
  wire \y_reg_1438[1]_i_7__0_n_0 ;
  wire \y_reg_1438[1]_i_80__0_n_0 ;
  wire \y_reg_1438[1]_i_81__0_n_0 ;
  wire \y_reg_1438[1]_i_82__0_n_0 ;
  wire \y_reg_1438[1]_i_83__0_n_0 ;
  wire \y_reg_1438[1]_i_85__0_n_0 ;
  wire \y_reg_1438[1]_i_86__0_n_0 ;
  wire \y_reg_1438[1]_i_87__0_n_0 ;
  wire \y_reg_1438[1]_i_88__0_n_0 ;
  wire \y_reg_1438[1]_i_89__0_n_0 ;
  wire \y_reg_1438[1]_i_90__0_n_0 ;
  wire \y_reg_1438[1]_i_91__0_n_0 ;
  wire \y_reg_1438[1]_i_92__0_n_0 ;
  wire \y_reg_1438[1]_i_93__0_n_0 ;
  wire \y_reg_1438[1]_i_95__0_n_0 ;
  wire \y_reg_1438[1]_i_96__0_n_0 ;
  wire \y_reg_1438[1]_i_98__0_n_0 ;
  wire \y_reg_1438[1]_i_99__0_n_0 ;
  wire \y_reg_1438[1]_i_9__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_119__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_119__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_119__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_119__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_119__0_n_4 ;
  wire \y_reg_1438_reg[1]_i_119__0_n_5 ;
  wire \y_reg_1438_reg[1]_i_119__0_n_6 ;
  wire \y_reg_1438_reg[1]_i_119__0_n_7 ;
  wire \y_reg_1438_reg[1]_i_120__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_120__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_120__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_120__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_120__0_n_4 ;
  wire \y_reg_1438_reg[1]_i_120__0_n_5 ;
  wire \y_reg_1438_reg[1]_i_120__0_n_6 ;
  wire \y_reg_1438_reg[1]_i_120__0_n_7 ;
  wire \y_reg_1438_reg[1]_i_138__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_138__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_138__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_138__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_141__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_141__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_141__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_141__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_164__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_164__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_164__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_164__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_17__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_17__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_17__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_17__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_17__0_n_4 ;
  wire \y_reg_1438_reg[1]_i_17__0_n_5 ;
  wire \y_reg_1438_reg[1]_i_17__0_n_6 ;
  wire \y_reg_1438_reg[1]_i_17__0_n_7 ;
  wire \y_reg_1438_reg[1]_i_29__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_29__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_29__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_29__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_2__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_2__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_2__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_38__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_38__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_38__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_38__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_3__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_3__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_3__0_n_6 ;
  wire \y_reg_1438_reg[1]_i_3__0_n_7 ;
  wire \y_reg_1438_reg[1]_i_47__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_47__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_47__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_47__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_47__0_n_4 ;
  wire \y_reg_1438_reg[1]_i_47__0_n_5 ;
  wire \y_reg_1438_reg[1]_i_47__0_n_6 ;
  wire \y_reg_1438_reg[1]_i_47__0_n_7 ;
  wire \y_reg_1438_reg[1]_i_4__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_4__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_4__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_4__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_52__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_52__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_52__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_52__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_5__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_5__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_5__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_5__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_5__0_n_4 ;
  wire \y_reg_1438_reg[1]_i_5__0_n_5 ;
  wire \y_reg_1438_reg[1]_i_5__0_n_6 ;
  wire \y_reg_1438_reg[1]_i_5__0_n_7 ;
  wire \y_reg_1438_reg[1]_i_61__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_61__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_61__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_64__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_64__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_64__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_64__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_69__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_69__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_69__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_69__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_6__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_6__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_6__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_6__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_78__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_78__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_78__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_78__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_78__0_n_4 ;
  wire \y_reg_1438_reg[1]_i_78__0_n_5 ;
  wire \y_reg_1438_reg[1]_i_78__0_n_6 ;
  wire \y_reg_1438_reg[1]_i_78__0_n_7 ;
  wire \y_reg_1438_reg[1]_i_79__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_79__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_79__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_79__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_79__0_n_4 ;
  wire \y_reg_1438_reg[1]_i_79__0_n_5 ;
  wire \y_reg_1438_reg[1]_i_79__0_n_6 ;
  wire \y_reg_1438_reg[1]_i_79__0_n_7 ;
  wire \y_reg_1438_reg[1]_i_84__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_84__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_84__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_84__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_8__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_8__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_8__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_8__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_94__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_94__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_94__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_94__0_n_3 ;
  wire \y_reg_1438_reg[1]_i_97__0_n_0 ;
  wire \y_reg_1438_reg[1]_i_97__0_n_1 ;
  wire \y_reg_1438_reg[1]_i_97__0_n_2 ;
  wire \y_reg_1438_reg[1]_i_97__0_n_3 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_7__1_O_UNCONNECTED ;
  wire [3:3]\NLW_exitcond460_i_reg_1473_reg[0]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_exitcond460_i_reg_1473_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond460_i_reg_1473_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_exitcond460_i_reg_1473_reg[0]_i_7__0_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_1408_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_1408_reg[31]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1482_reg[0]_i_18__0_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1482_reg[0]_i_32__0_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1482_reg[0]_i_3__0_O_UNCONNECTED ;
  wire [3:2]\NLW_or_cond_i_i_reg_1482_reg[0]_i_4__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_or_cond_i_i_reg_1482_reg[0]_i_4__0_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond_i_i_reg_1482_reg[0]_i_5__0_O_UNCONNECTED ;
  wire [3:3]\NLW_p_Val2_5_reg_1560_reg[15]_i_2_CO_UNCONNECTED ;
  wire NLW_sum_V_0_1_reg_1545_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sum_V_0_1_reg_1545_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sum_V_0_1_reg_1545_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_sum_V_0_1_reg_1545_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_sum_V_0_1_reg_1545_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_sum_V_0_1_reg_1545_reg_P_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_OVERFLOW_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_sum_V_1_1_reg_1550_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_sum_V_1_1_reg_1550_reg_ACOUT_UNCONNECTED;
  wire [3:0]NLW_sum_V_1_1_reg_1550_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_sum_V_1_1_reg_1550_reg_P_UNCONNECTED;
  wire [3:3]\NLW_t_V_4_reg_317_reg[28]_i_1__0_CO_UNCONNECTED ;
  wire NLW_tmp24_reg_1555_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp24_reg_1555_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp24_reg_1555_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp24_reg_1555_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp24_reg_1555_reg_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_tmp24_reg_1555_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp24_reg_1555_reg_PCOUT_UNCONNECTED;
  wire [3:0]\NLW_tmp_10_reg_1431_reg[0]_i_11__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1431_reg[0]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1431_reg[0]_i_20__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_10_reg_1431_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_1_reg_1346_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_1413_reg[0]_i_11__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_1413_reg[0]_i_1__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_1413_reg[0]_i_20__0_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_reg_1413_reg[0]_i_2__0_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_s_reg_1341_reg[31]_i_1__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1486_reg[10]_i_10__0_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1486_reg[10]_i_26__0_O_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_1486_reg[10]_i_35__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1486_reg[10]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_x_reg_1486_reg[10]_i_43__0_O_UNCONNECTED ;
  wire [3:2]\NLW_x_reg_1486_reg[10]_i_5__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_x_reg_1486_reg[10]_i_5__0_O_UNCONNECTED ;
  wire [0:0]\NLW_x_reg_1486_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_29__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_38__0_O_UNCONNECTED ;
  wire [3:3]\NLW_y_1_reg_1443_reg[1]_i_3__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_52__0_O_UNCONNECTED ;
  wire [3:2]\NLW_y_1_reg_1443_reg[1]_i_61__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_1_reg_1443_reg[1]_i_61__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_6__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_70__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_84__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_1_reg_1443_reg[1]_i_8__0_O_UNCONNECTED ;
  wire [0:0]\NLW_y_2_reg_1448_reg[1]_i_128__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_18__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_20__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_34__0_O_UNCONNECTED ;
  wire [3:2]\NLW_y_2_reg_1448_reg[1]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_2_reg_1448_reg[1]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_47__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_5__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_62__0_O_UNCONNECTED ;
  wire [3:2]\NLW_y_2_reg_1448_reg[1]_i_71__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_2_reg_1448_reg[1]_i_71__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_2_reg_1448_reg[1]_i_98__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_29__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_38__0_O_UNCONNECTED ;
  wire [3:2]\NLW_y_reg_1438_reg[1]_i_3__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_y_reg_1438_reg[1]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_52__0_O_UNCONNECTED ;
  wire [3:3]\NLW_y_reg_1438_reg[1]_i_61__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_69__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_6__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_84__0_O_UNCONNECTED ;
  wire [3:0]\NLW_y_reg_1438_reg[1]_i_8__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][15]_i_1__0 
       (.I0(sobel_gy_data_stream_full_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(or_cond_i_reg_1499_pp0_iter4_reg),
        .I4(ap_block_pp0_stage0_subdone4_in),
        .O(internal_full_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h2EEEEEEE)) 
    \ap_CS_fsm[0]_i_1__10 
       (.I0(Sobel_1_U0_ap_ready),
        .I1(\mOutPtr_reg[0] [0]),
        .I2(Sobel_1_U0_ap_start),
        .I3(src2_rows_V_c_empty_n),
        .I4(src2_cols_V_c_empty_n),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[0]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond461_i_fu_400_p2),
        .I2(grp_Filter2D_fu_92_ap_start_reg),
        .I3(\ap_CS_fsm_reg_n_0_[0] ),
        .O(grp_Filter2D_fu_92_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hD1111111)) 
    \ap_CS_fsm[1]_i_1__10 
       (.I0(Sobel_1_U0_ap_ready),
        .I1(\mOutPtr_reg[0] [0]),
        .I2(Sobel_1_U0_ap_start),
        .I3(src2_rows_V_c_empty_n),
        .I4(src2_cols_V_c_empty_n),
        .O(D[1]));
  LUT3 #(
    .INIT(8'hEA)) 
    \ap_CS_fsm[1]_i_1__3 
       (.I0(ap_CS_fsm_state10),
        .I1(grp_Filter2D_fu_92_ap_start_reg),
        .I2(\ap_CS_fsm_reg_n_0_[0] ),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__2 
       (.I0(tmp_1_reg_1346[17]),
        .I1(\t_V_reg_306_reg_n_0_[17] ),
        .I2(\t_V_reg_306_reg_n_0_[15] ),
        .I3(tmp_1_reg_1346[15]),
        .I4(\t_V_reg_306_reg_n_0_[16] ),
        .I5(tmp_1_reg_1346[16]),
        .O(\ap_CS_fsm[2]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11__2 
       (.I0(tmp_1_reg_1346[13]),
        .I1(\t_V_reg_306_reg_n_0_[13] ),
        .I2(\t_V_reg_306_reg_n_0_[14] ),
        .I3(tmp_1_reg_1346[14]),
        .I4(\t_V_reg_306_reg_n_0_[12] ),
        .I5(tmp_1_reg_1346[12]),
        .O(\ap_CS_fsm[2]_i_11__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12__1 
       (.I0(tmp_1_reg_1346[11]),
        .I1(\t_V_reg_306_reg_n_0_[11] ),
        .I2(\t_V_reg_306_reg_n_0_[10] ),
        .I3(tmp_1_reg_1346[10]),
        .I4(\t_V_reg_306_reg_n_0_[9] ),
        .I5(tmp_1_reg_1346[9]),
        .O(\ap_CS_fsm[2]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13__2 
       (.I0(tmp_1_reg_1346[8]),
        .I1(\t_V_reg_306_reg_n_0_[8] ),
        .I2(\t_V_reg_306_reg_n_0_[6] ),
        .I3(tmp_1_reg_1346[6]),
        .I4(\t_V_reg_306_reg_n_0_[7] ),
        .I5(tmp_1_reg_1346[7]),
        .O(\ap_CS_fsm[2]_i_13__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14__2 
       (.I0(tmp_1_reg_1346[5]),
        .I1(\t_V_reg_306_reg_n_0_[5] ),
        .I2(\t_V_reg_306_reg_n_0_[3] ),
        .I3(tmp_1_reg_1346[3]),
        .I4(\t_V_reg_306_reg_n_0_[4] ),
        .I5(tmp_1_reg_1346[4]),
        .O(\ap_CS_fsm[2]_i_14__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_15__2 
       (.I0(tmp_1_reg_1346[2]),
        .I1(\t_V_reg_306_reg_n_0_[2] ),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .I3(tmp_1_reg_1346[0]),
        .I4(\t_V_reg_306_reg_n_0_[1] ),
        .I5(tmp_1_reg_1346[1]),
        .O(\ap_CS_fsm[2]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_1__3 
       (.I0(ap_CS_fsm_state2),
        .I1(exitcond461_i_fu_400_p2),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_4__2 
       (.I0(tmp_1_reg_1346[31]),
        .I1(\t_V_reg_306_reg_n_0_[31] ),
        .I2(tmp_1_reg_1346[30]),
        .I3(\t_V_reg_306_reg_n_0_[30] ),
        .O(\ap_CS_fsm[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__2 
       (.I0(tmp_1_reg_1346[28]),
        .I1(\t_V_reg_306_reg_n_0_[28] ),
        .I2(\t_V_reg_306_reg_n_0_[29] ),
        .I3(tmp_1_reg_1346[29]),
        .I4(\t_V_reg_306_reg_n_0_[27] ),
        .I5(tmp_1_reg_1346[27]),
        .O(\ap_CS_fsm[2]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__2 
       (.I0(tmp_1_reg_1346[26]),
        .I1(\t_V_reg_306_reg_n_0_[26] ),
        .I2(\t_V_reg_306_reg_n_0_[24] ),
        .I3(tmp_1_reg_1346[24]),
        .I4(\t_V_reg_306_reg_n_0_[25] ),
        .I5(tmp_1_reg_1346[25]),
        .O(\ap_CS_fsm[2]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__2 
       (.I0(tmp_1_reg_1346[23]),
        .I1(\t_V_reg_306_reg_n_0_[23] ),
        .I2(\t_V_reg_306_reg_n_0_[21] ),
        .I3(tmp_1_reg_1346[21]),
        .I4(\t_V_reg_306_reg_n_0_[22] ),
        .I5(tmp_1_reg_1346[22]),
        .O(\ap_CS_fsm[2]_i_8__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__2 
       (.I0(tmp_1_reg_1346[20]),
        .I1(\t_V_reg_306_reg_n_0_[20] ),
        .I2(\t_V_reg_306_reg_n_0_[18] ),
        .I3(tmp_1_reg_1346[18]),
        .I4(\t_V_reg_306_reg_n_0_[19] ),
        .I5(tmp_1_reg_1346[19]),
        .O(\ap_CS_fsm[2]_i_9__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_CS_fsm[3]_i_1__3 
       (.I0(Q),
        .I1(\ap_CS_fsm[4]_i_2__1_n_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[4]_i_1__1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[4]_i_2__1_n_0 ),
        .O(ap_NS_fsm[4]));
  LUT6 #(
    .INIT(64'h1000FF0010001000)) 
    \ap_CS_fsm[4]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_enable_reg_pp0_iter3),
        .I2(ap_enable_reg_pp0_iter2),
        .I3(ap_block_pp0_stage0_subdone4_in),
        .I4(ap_enable_reg_pp0_iter4),
        .I5(ap_enable_reg_pp0_iter5_reg_n_0),
        .O(\ap_CS_fsm[4]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_92_ap_done),
        .Q(\ap_CS_fsm_reg_n_0_[0] ),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(Q),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__2 
       (.CI(\ap_CS_fsm_reg[2]_i_3__2_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__2_CO_UNCONNECTED [3],exitcond461_i_fu_400_p2,\ap_CS_fsm_reg[2]_i_2__2_n_2 ,\ap_CS_fsm_reg[2]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__2_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4__2_n_0 ,\ap_CS_fsm[2]_i_5__2_n_0 ,\ap_CS_fsm[2]_i_6__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__2 
       (.CI(\ap_CS_fsm_reg[2]_i_7__1_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3__2_n_0 ,\ap_CS_fsm_reg[2]_i_3__2_n_1 ,\ap_CS_fsm_reg[2]_i_3__2_n_2 ,\ap_CS_fsm_reg[2]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__2_n_0 ,\ap_CS_fsm[2]_i_9__2_n_0 ,\ap_CS_fsm[2]_i_10__2_n_0 ,\ap_CS_fsm[2]_i_11__2_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_7__1 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_7__1_n_0 ,\ap_CS_fsm_reg[2]_i_7__1_n_1 ,\ap_CS_fsm_reg[2]_i_7__1_n_2 ,\ap_CS_fsm_reg[2]_i_7__1_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_7__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_12__1_n_0 ,\ap_CS_fsm[2]_i_13__2_n_0 ,\ap_CS_fsm[2]_i_14__2_n_0 ,\ap_CS_fsm[2]_i_15__2_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state10),
        .R(SS));
  LUT6 #(
    .INIT(64'h7F7F7F0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__2
       (.I0(exitcond460_i_fu_715_p2),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone4_in),
        .I3(Q),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter3_i_1__1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter1),
        .O(ap_enable_reg_pp0_iter3_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(ap_enable_reg_pp0_iter3_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter3),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(SS));
  LUT5 #(
    .INIT(32'hC5C00000)) 
    ap_enable_reg_pp0_iter5_i_1__0
       (.I0(Q),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(ap_block_pp0_stage0_subdone4_in),
        .I3(ap_enable_reg_pp0_iter5_reg_n_0),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter5_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter5_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter5_reg_n_0),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \brmerge_reg_1492[0]_i_1__0 
       (.I0(tmp_17_fu_762_p2),
        .I1(tmp_159_0_not_reg_1453),
        .O(brmerge_fu_839_p2));
  FDRE \brmerge_reg_1492_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(brmerge_reg_1492),
        .Q(brmerge_reg_1492_pp0_iter1_reg),
        .R(1'b0));
  FDRE \brmerge_reg_1492_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(brmerge_fu_839_p2),
        .Q(brmerge_reg_1492),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_canny_edge_mac_mujbC_63 canny_edge_mac_mujbC_U63
       (.D(src_kernel_win_0_va_8_fu_1018_p3),
        .P({canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_1,canny_edge_mac_mujbC_U63_n_2,canny_edge_mac_mujbC_U63_n_3,canny_edge_mac_mujbC_U63_n_4,canny_edge_mac_mujbC_U63_n_5,canny_edge_mac_mujbC_U63_n_6,canny_edge_mac_mujbC_U63_n_7,canny_edge_mac_mujbC_U63_n_8,canny_edge_mac_mujbC_U63_n_9,canny_edge_mac_mujbC_U63_n_10}),
        .PCOUT({sum_V_0_1_reg_1545_reg_n_106,sum_V_0_1_reg_1545_reg_n_107,sum_V_0_1_reg_1545_reg_n_108,sum_V_0_1_reg_1545_reg_n_109,sum_V_0_1_reg_1545_reg_n_110,sum_V_0_1_reg_1545_reg_n_111,sum_V_0_1_reg_1545_reg_n_112,sum_V_0_1_reg_1545_reg_n_113,sum_V_0_1_reg_1545_reg_n_114,sum_V_0_1_reg_1545_reg_n_115,sum_V_0_1_reg_1545_reg_n_116,sum_V_0_1_reg_1545_reg_n_117,sum_V_0_1_reg_1545_reg_n_118,sum_V_0_1_reg_1545_reg_n_119,sum_V_0_1_reg_1545_reg_n_120,sum_V_0_1_reg_1545_reg_n_121,sum_V_0_1_reg_1545_reg_n_122,sum_V_0_1_reg_1545_reg_n_123,sum_V_0_1_reg_1545_reg_n_124,sum_V_0_1_reg_1545_reg_n_125,sum_V_0_1_reg_1545_reg_n_126,sum_V_0_1_reg_1545_reg_n_127,sum_V_0_1_reg_1545_reg_n_128,sum_V_0_1_reg_1545_reg_n_129,sum_V_0_1_reg_1545_reg_n_130,sum_V_0_1_reg_1545_reg_n_131,sum_V_0_1_reg_1545_reg_n_132,sum_V_0_1_reg_1545_reg_n_133,sum_V_0_1_reg_1545_reg_n_134,sum_V_0_1_reg_1545_reg_n_135,sum_V_0_1_reg_1545_reg_n_136,sum_V_0_1_reg_1545_reg_n_137,sum_V_0_1_reg_1545_reg_n_138,sum_V_0_1_reg_1545_reg_n_139,sum_V_0_1_reg_1545_reg_n_140,sum_V_0_1_reg_1545_reg_n_141,sum_V_0_1_reg_1545_reg_n_142,sum_V_0_1_reg_1545_reg_n_143,sum_V_0_1_reg_1545_reg_n_144,sum_V_0_1_reg_1545_reg_n_145,sum_V_0_1_reg_1545_reg_n_146,sum_V_0_1_reg_1545_reg_n_147,sum_V_0_1_reg_1545_reg_n_148,sum_V_0_1_reg_1545_reg_n_149,sum_V_0_1_reg_1545_reg_n_150,sum_V_0_1_reg_1545_reg_n_151,sum_V_0_1_reg_1545_reg_n_152,sum_V_0_1_reg_1545_reg_n_153}),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
  cv_ov5640_canny_edge_0_0_canny_edge_mac_mulbW_64 canny_edge_mac_mulbW_U65
       (.D(src_kernel_win_0_va_6_fu_982_p3),
        .P({canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_1,canny_edge_mac_mulbW_U65_n_2,canny_edge_mac_mulbW_U65_n_3,canny_edge_mac_mulbW_U65_n_4,canny_edge_mac_mulbW_U65_n_5,canny_edge_mac_mulbW_U65_n_6,canny_edge_mac_mulbW_U65_n_7,canny_edge_mac_mulbW_U65_n_8,canny_edge_mac_mulbW_U65_n_9}),
        .Q(src_kernel_win_0_va_6_reg_1528),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .exitcond460_i_reg_1473_pp0_iter2_reg(exitcond460_i_reg_1473_pp0_iter2_reg),
        .src_kernel_win_0_va_1_fu_1360(src_kernel_win_0_va_1_fu_1360),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
  cv_ov5640_canny_edge_0_0_canny_edge_mac_muncg_65 canny_edge_mac_muncg_U67
       (.BCOUT({sum_V_1_1_reg_1550_reg_n_6,sum_V_1_1_reg_1550_reg_n_7,sum_V_1_1_reg_1550_reg_n_8,sum_V_1_1_reg_1550_reg_n_9,sum_V_1_1_reg_1550_reg_n_10,sum_V_1_1_reg_1550_reg_n_11,sum_V_1_1_reg_1550_reg_n_12,sum_V_1_1_reg_1550_reg_n_13,sum_V_1_1_reg_1550_reg_n_14,sum_V_1_1_reg_1550_reg_n_15,sum_V_1_1_reg_1550_reg_n_16,sum_V_1_1_reg_1550_reg_n_17,sum_V_1_1_reg_1550_reg_n_18,sum_V_1_1_reg_1550_reg_n_19,sum_V_1_1_reg_1550_reg_n_20,sum_V_1_1_reg_1550_reg_n_21,sum_V_1_1_reg_1550_reg_n_22,sum_V_1_1_reg_1550_reg_n_23}),
        .D(src_kernel_win_0_va_7_fu_1000_p3),
        .P({canny_edge_mac_muncg_U67_n_0,canny_edge_mac_muncg_U67_n_1,canny_edge_mac_muncg_U67_n_2,canny_edge_mac_muncg_U67_n_3,canny_edge_mac_muncg_U67_n_4,canny_edge_mac_muncg_U67_n_5,canny_edge_mac_muncg_U67_n_6,canny_edge_mac_muncg_U67_n_7,canny_edge_mac_muncg_U67_n_8,canny_edge_mac_muncg_U67_n_9,canny_edge_mac_muncg_U67_n_10}),
        .PCOUT({sum_V_1_1_reg_1550_reg_n_106,sum_V_1_1_reg_1550_reg_n_107,sum_V_1_1_reg_1550_reg_n_108,sum_V_1_1_reg_1550_reg_n_109,sum_V_1_1_reg_1550_reg_n_110,sum_V_1_1_reg_1550_reg_n_111,sum_V_1_1_reg_1550_reg_n_112,sum_V_1_1_reg_1550_reg_n_113,sum_V_1_1_reg_1550_reg_n_114,sum_V_1_1_reg_1550_reg_n_115,sum_V_1_1_reg_1550_reg_n_116,sum_V_1_1_reg_1550_reg_n_117,sum_V_1_1_reg_1550_reg_n_118,sum_V_1_1_reg_1550_reg_n_119,sum_V_1_1_reg_1550_reg_n_120,sum_V_1_1_reg_1550_reg_n_121,sum_V_1_1_reg_1550_reg_n_122,sum_V_1_1_reg_1550_reg_n_123,sum_V_1_1_reg_1550_reg_n_124,sum_V_1_1_reg_1550_reg_n_125,sum_V_1_1_reg_1550_reg_n_126,sum_V_1_1_reg_1550_reg_n_127,sum_V_1_1_reg_1550_reg_n_128,sum_V_1_1_reg_1550_reg_n_129,sum_V_1_1_reg_1550_reg_n_130,sum_V_1_1_reg_1550_reg_n_131,sum_V_1_1_reg_1550_reg_n_132,sum_V_1_1_reg_1550_reg_n_133,sum_V_1_1_reg_1550_reg_n_134,sum_V_1_1_reg_1550_reg_n_135,sum_V_1_1_reg_1550_reg_n_136,sum_V_1_1_reg_1550_reg_n_137,sum_V_1_1_reg_1550_reg_n_138,sum_V_1_1_reg_1550_reg_n_139,sum_V_1_1_reg_1550_reg_n_140,sum_V_1_1_reg_1550_reg_n_141,sum_V_1_1_reg_1550_reg_n_142,sum_V_1_1_reg_1550_reg_n_143,sum_V_1_1_reg_1550_reg_n_144,sum_V_1_1_reg_1550_reg_n_145,sum_V_1_1_reg_1550_reg_n_146,sum_V_1_1_reg_1550_reg_n_147,sum_V_1_1_reg_1550_reg_n_148,sum_V_1_1_reg_1550_reg_n_149,sum_V_1_1_reg_1550_reg_n_150,sum_V_1_1_reg_1550_reg_n_151,sum_V_1_1_reg_1550_reg_n_152,sum_V_1_1_reg_1550_reg_n_153}),
        .S(canny_edge_mac_muncg_U67_n_12),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .p(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .p_0_in(tmp24_reg_1555_reg_n_95),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_10__0 
       (.I0(tmp_s_reg_1341[17]),
        .I1(t_V_4_reg_317_reg[17]),
        .I2(t_V_4_reg_317_reg[15]),
        .I3(tmp_s_reg_1341[15]),
        .I4(t_V_4_reg_317_reg[16]),
        .I5(tmp_s_reg_1341[16]),
        .O(\exitcond460_i_reg_1473[0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_11__0 
       (.I0(tmp_s_reg_1341[14]),
        .I1(t_V_4_reg_317_reg[14]),
        .I2(t_V_4_reg_317_reg[12]),
        .I3(tmp_s_reg_1341[12]),
        .I4(t_V_4_reg_317_reg[13]),
        .I5(tmp_s_reg_1341[13]),
        .O(\exitcond460_i_reg_1473[0]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_12__0 
       (.I0(tmp_s_reg_1341[11]),
        .I1(t_V_4_reg_317_reg[11]),
        .I2(t_V_4_reg_317_reg[9]),
        .I3(tmp_s_reg_1341[9]),
        .I4(t_V_4_reg_317_reg[10]),
        .I5(tmp_s_reg_1341[10]),
        .O(\exitcond460_i_reg_1473[0]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_13__0 
       (.I0(tmp_s_reg_1341[8]),
        .I1(t_V_4_reg_317_reg[8]),
        .I2(t_V_4_reg_317_reg[6]),
        .I3(tmp_s_reg_1341[6]),
        .I4(t_V_4_reg_317_reg[7]),
        .I5(tmp_s_reg_1341[7]),
        .O(\exitcond460_i_reg_1473[0]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_14__0 
       (.I0(tmp_s_reg_1341[5]),
        .I1(t_V_4_reg_317_reg[5]),
        .I2(t_V_4_reg_317_reg[3]),
        .I3(tmp_s_reg_1341[3]),
        .I4(t_V_4_reg_317_reg[4]),
        .I5(tmp_s_reg_1341[4]),
        .O(\exitcond460_i_reg_1473[0]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_15__0 
       (.I0(tmp_s_reg_1341[2]),
        .I1(t_V_4_reg_317_reg[2]),
        .I2(t_V_4_reg_317_reg__0),
        .I3(tmp_s_reg_1341[0]),
        .I4(t_V_4_reg_317_reg[1]),
        .I5(tmp_s_reg_1341[1]),
        .O(\exitcond460_i_reg_1473[0]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \exitcond460_i_reg_1473[0]_i_1__0 
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(brmerge_reg_1492_pp0_iter1_reg0));
  LUT4 #(
    .INIT(16'h9009)) 
    \exitcond460_i_reg_1473[0]_i_4__0 
       (.I0(tmp_s_reg_1341[31]),
        .I1(t_V_4_reg_317_reg[31]),
        .I2(tmp_s_reg_1341[30]),
        .I3(t_V_4_reg_317_reg[30]),
        .O(\exitcond460_i_reg_1473[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_5__0 
       (.I0(tmp_s_reg_1341[28]),
        .I1(t_V_4_reg_317_reg[28]),
        .I2(t_V_4_reg_317_reg[29]),
        .I3(tmp_s_reg_1341[29]),
        .I4(t_V_4_reg_317_reg[27]),
        .I5(tmp_s_reg_1341[27]),
        .O(\exitcond460_i_reg_1473[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_6__0 
       (.I0(tmp_s_reg_1341[26]),
        .I1(t_V_4_reg_317_reg[26]),
        .I2(t_V_4_reg_317_reg[25]),
        .I3(tmp_s_reg_1341[25]),
        .I4(t_V_4_reg_317_reg[24]),
        .I5(tmp_s_reg_1341[24]),
        .O(\exitcond460_i_reg_1473[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_8__0 
       (.I0(tmp_s_reg_1341[23]),
        .I1(t_V_4_reg_317_reg[23]),
        .I2(t_V_4_reg_317_reg[21]),
        .I3(tmp_s_reg_1341[21]),
        .I4(t_V_4_reg_317_reg[22]),
        .I5(tmp_s_reg_1341[22]),
        .O(\exitcond460_i_reg_1473[0]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \exitcond460_i_reg_1473[0]_i_9__0 
       (.I0(tmp_s_reg_1341[20]),
        .I1(t_V_4_reg_317_reg[20]),
        .I2(t_V_4_reg_317_reg[18]),
        .I3(tmp_s_reg_1341[18]),
        .I4(t_V_4_reg_317_reg[19]),
        .I5(tmp_s_reg_1341[19]),
        .O(\exitcond460_i_reg_1473[0]_i_9__0_n_0 ));
  FDRE \exitcond460_i_reg_1473_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(exitcond460_i_reg_1473),
        .Q(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \exitcond460_i_reg_1473_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .Q(exitcond460_i_reg_1473_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond460_i_reg_1473_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(exitcond460_i_fu_715_p2),
        .Q(exitcond460_i_reg_1473),
        .R(1'b0));
  CARRY4 \exitcond460_i_reg_1473_reg[0]_i_2__0 
       (.CI(\exitcond460_i_reg_1473_reg[0]_i_3__0_n_0 ),
        .CO({\NLW_exitcond460_i_reg_1473_reg[0]_i_2__0_CO_UNCONNECTED [3],exitcond460_i_fu_715_p2,\exitcond460_i_reg_1473_reg[0]_i_2__0_n_2 ,\exitcond460_i_reg_1473_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond460_i_reg_1473_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({1'b0,\exitcond460_i_reg_1473[0]_i_4__0_n_0 ,\exitcond460_i_reg_1473[0]_i_5__0_n_0 ,\exitcond460_i_reg_1473[0]_i_6__0_n_0 }));
  CARRY4 \exitcond460_i_reg_1473_reg[0]_i_3__0 
       (.CI(\exitcond460_i_reg_1473_reg[0]_i_7__0_n_0 ),
        .CO({\exitcond460_i_reg_1473_reg[0]_i_3__0_n_0 ,\exitcond460_i_reg_1473_reg[0]_i_3__0_n_1 ,\exitcond460_i_reg_1473_reg[0]_i_3__0_n_2 ,\exitcond460_i_reg_1473_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond460_i_reg_1473_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\exitcond460_i_reg_1473[0]_i_8__0_n_0 ,\exitcond460_i_reg_1473[0]_i_9__0_n_0 ,\exitcond460_i_reg_1473[0]_i_10__0_n_0 ,\exitcond460_i_reg_1473[0]_i_11__0_n_0 }));
  CARRY4 \exitcond460_i_reg_1473_reg[0]_i_7__0 
       (.CI(1'b0),
        .CO({\exitcond460_i_reg_1473_reg[0]_i_7__0_n_0 ,\exitcond460_i_reg_1473_reg[0]_i_7__0_n_1 ,\exitcond460_i_reg_1473_reg[0]_i_7__0_n_2 ,\exitcond460_i_reg_1473_reg[0]_i_7__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_exitcond460_i_reg_1473_reg[0]_i_7__0_O_UNCONNECTED [3:0]),
        .S({\exitcond460_i_reg_1473[0]_i_12__0_n_0 ,\exitcond460_i_reg_1473[0]_i_13__0_n_0 ,\exitcond460_i_reg_1473[0]_i_14__0_n_0 ,\exitcond460_i_reg_1473[0]_i_15__0_n_0 }));
  LUT4 #(
    .INIT(16'hBFAA)) 
    grp_Filter2D_fu_92_ap_start_reg_i_1__0
       (.I0(grp_Filter2D_fu_92_ap_start_reg_reg),
        .I1(ap_CS_fsm_state2),
        .I2(exitcond461_i_fu_400_p2),
        .I3(grp_Filter2D_fu_92_ap_start_reg),
        .O(\ap_CS_fsm_reg[1]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_1408[0]_i_1__0 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .O(i_V_fu_405_p2[0]));
  FDRE \i_V_reg_1408_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[0]),
        .Q(i_V_reg_1408[0]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[10]),
        .Q(i_V_reg_1408[10]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[11]),
        .Q(i_V_reg_1408[11]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[12]),
        .Q(i_V_reg_1408[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[12]_i_1__0 
       (.CI(\i_V_reg_1408_reg[8]_i_1__0_n_0 ),
        .CO({\i_V_reg_1408_reg[12]_i_1__0_n_0 ,\i_V_reg_1408_reg[12]_i_1__0_n_1 ,\i_V_reg_1408_reg[12]_i_1__0_n_2 ,\i_V_reg_1408_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[12:9]),
        .S({\t_V_reg_306_reg_n_0_[12] ,\t_V_reg_306_reg_n_0_[11] ,\t_V_reg_306_reg_n_0_[10] ,\t_V_reg_306_reg_n_0_[9] }));
  FDRE \i_V_reg_1408_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[13]),
        .Q(i_V_reg_1408[13]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[14]),
        .Q(i_V_reg_1408[14]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[15]),
        .Q(i_V_reg_1408[15]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[16]),
        .Q(i_V_reg_1408[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[16]_i_1__0 
       (.CI(\i_V_reg_1408_reg[12]_i_1__0_n_0 ),
        .CO({\i_V_reg_1408_reg[16]_i_1__0_n_0 ,\i_V_reg_1408_reg[16]_i_1__0_n_1 ,\i_V_reg_1408_reg[16]_i_1__0_n_2 ,\i_V_reg_1408_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[16:13]),
        .S({\t_V_reg_306_reg_n_0_[16] ,\t_V_reg_306_reg_n_0_[15] ,\t_V_reg_306_reg_n_0_[14] ,\t_V_reg_306_reg_n_0_[13] }));
  FDRE \i_V_reg_1408_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[17]),
        .Q(i_V_reg_1408[17]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[18]),
        .Q(i_V_reg_1408[18]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[19]),
        .Q(i_V_reg_1408[19]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[1]),
        .Q(i_V_reg_1408[1]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[20]),
        .Q(i_V_reg_1408[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[20]_i_1__0 
       (.CI(\i_V_reg_1408_reg[16]_i_1__0_n_0 ),
        .CO({\i_V_reg_1408_reg[20]_i_1__0_n_0 ,\i_V_reg_1408_reg[20]_i_1__0_n_1 ,\i_V_reg_1408_reg[20]_i_1__0_n_2 ,\i_V_reg_1408_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[20:17]),
        .S({\t_V_reg_306_reg_n_0_[20] ,\t_V_reg_306_reg_n_0_[19] ,\t_V_reg_306_reg_n_0_[18] ,\t_V_reg_306_reg_n_0_[17] }));
  FDRE \i_V_reg_1408_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[21]),
        .Q(i_V_reg_1408[21]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[22]),
        .Q(i_V_reg_1408[22]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[23]),
        .Q(i_V_reg_1408[23]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[24]),
        .Q(i_V_reg_1408[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[24]_i_1__0 
       (.CI(\i_V_reg_1408_reg[20]_i_1__0_n_0 ),
        .CO({\i_V_reg_1408_reg[24]_i_1__0_n_0 ,\i_V_reg_1408_reg[24]_i_1__0_n_1 ,\i_V_reg_1408_reg[24]_i_1__0_n_2 ,\i_V_reg_1408_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[24:21]),
        .S({\t_V_reg_306_reg_n_0_[24] ,\t_V_reg_306_reg_n_0_[23] ,\t_V_reg_306_reg_n_0_[22] ,\t_V_reg_306_reg_n_0_[21] }));
  FDRE \i_V_reg_1408_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[25]),
        .Q(i_V_reg_1408[25]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[26]),
        .Q(i_V_reg_1408[26]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[27]),
        .Q(i_V_reg_1408[27]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[28]),
        .Q(i_V_reg_1408[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[28]_i_1__0 
       (.CI(\i_V_reg_1408_reg[24]_i_1__0_n_0 ),
        .CO({\i_V_reg_1408_reg[28]_i_1__0_n_0 ,\i_V_reg_1408_reg[28]_i_1__0_n_1 ,\i_V_reg_1408_reg[28]_i_1__0_n_2 ,\i_V_reg_1408_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[28:25]),
        .S({\t_V_reg_306_reg_n_0_[28] ,\t_V_reg_306_reg_n_0_[27] ,\t_V_reg_306_reg_n_0_[26] ,\t_V_reg_306_reg_n_0_[25] }));
  FDRE \i_V_reg_1408_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[29]),
        .Q(i_V_reg_1408[29]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[2]),
        .Q(i_V_reg_1408[2]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[30]),
        .Q(i_V_reg_1408[30]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[31]),
        .Q(i_V_reg_1408[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[31]_i_1__0 
       (.CI(\i_V_reg_1408_reg[28]_i_1__0_n_0 ),
        .CO({\NLW_i_V_reg_1408_reg[31]_i_1__0_CO_UNCONNECTED [3:2],\i_V_reg_1408_reg[31]_i_1__0_n_2 ,\i_V_reg_1408_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_1408_reg[31]_i_1__0_O_UNCONNECTED [3],i_V_fu_405_p2[31:29]}),
        .S({1'b0,\t_V_reg_306_reg_n_0_[31] ,\t_V_reg_306_reg_n_0_[30] ,\t_V_reg_306_reg_n_0_[29] }));
  FDRE \i_V_reg_1408_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[3]),
        .Q(i_V_reg_1408[3]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[4]),
        .Q(i_V_reg_1408[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\i_V_reg_1408_reg[4]_i_1__0_n_0 ,\i_V_reg_1408_reg[4]_i_1__0_n_1 ,\i_V_reg_1408_reg[4]_i_1__0_n_2 ,\i_V_reg_1408_reg[4]_i_1__0_n_3 }),
        .CYINIT(\t_V_reg_306_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[4:1]),
        .S({\t_V_reg_306_reg_n_0_[4] ,\t_V_reg_306_reg_n_0_[3] ,\t_V_reg_306_reg_n_0_[2] ,\t_V_reg_306_reg_n_0_[1] }));
  FDRE \i_V_reg_1408_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[5]),
        .Q(i_V_reg_1408[5]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[6]),
        .Q(i_V_reg_1408[6]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[7]),
        .Q(i_V_reg_1408[7]),
        .R(1'b0));
  FDRE \i_V_reg_1408_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[8]),
        .Q(i_V_reg_1408[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_1408_reg[8]_i_1__0 
       (.CI(\i_V_reg_1408_reg[4]_i_1__0_n_0 ),
        .CO({\i_V_reg_1408_reg[8]_i_1__0_n_0 ,\i_V_reg_1408_reg[8]_i_1__0_n_1 ,\i_V_reg_1408_reg[8]_i_1__0_n_2 ,\i_V_reg_1408_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_405_p2[8:5]),
        .S({\t_V_reg_306_reg_n_0_[8] ,\t_V_reg_306_reg_n_0_[7] ,\t_V_reg_306_reg_n_0_[6] ,\t_V_reg_306_reg_n_0_[5] }));
  FDRE \i_V_reg_1408_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state2),
        .D(i_V_fu_405_p2[9]),
        .Q(i_V_reg_1408[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1418[0]_i_1__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .I1(\t_V_reg_306_reg_n_0_[23] ),
        .I2(\t_V_reg_306_reg_n_0_[2] ),
        .I3(\icmp_reg_1418[0]_i_2__0_n_0 ),
        .I4(\icmp_reg_1418[0]_i_3__0_n_0 ),
        .I5(\icmp_reg_1418[0]_i_4__0_n_0 ),
        .O(icmp_fu_426_p2));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1418[0]_i_2__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .I1(\t_V_reg_306_reg_n_0_[4] ),
        .I2(\t_V_reg_306_reg_n_0_[24] ),
        .I3(\t_V_reg_306_reg_n_0_[6] ),
        .O(\icmp_reg_1418[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1418[0]_i_3__0 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .I1(\t_V_reg_306_reg_n_0_[19] ),
        .I2(\t_V_reg_306_reg_n_0_[17] ),
        .I3(\t_V_reg_306_reg_n_0_[18] ),
        .I4(\icmp_reg_1418[0]_i_5__0_n_0 ),
        .O(\icmp_reg_1418[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \icmp_reg_1418[0]_i_4__0 
       (.I0(\icmp_reg_1418[0]_i_6__0_n_0 ),
        .I1(\t_V_reg_306_reg_n_0_[14] ),
        .I2(\t_V_reg_306_reg_n_0_[9] ),
        .I3(\t_V_reg_306_reg_n_0_[31] ),
        .I4(\t_V_reg_306_reg_n_0_[22] ),
        .I5(\icmp_reg_1418[0]_i_7__0_n_0 ),
        .O(\icmp_reg_1418[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1418[0]_i_5__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .I1(\t_V_reg_306_reg_n_0_[8] ),
        .I2(\t_V_reg_306_reg_n_0_[21] ),
        .I3(\t_V_reg_306_reg_n_0_[5] ),
        .O(\icmp_reg_1418[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1418[0]_i_6__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .I1(\t_V_reg_306_reg_n_0_[25] ),
        .I2(\t_V_reg_306_reg_n_0_[28] ),
        .I3(\t_V_reg_306_reg_n_0_[26] ),
        .O(\icmp_reg_1418[0]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_1418[0]_i_7__0 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .I1(\t_V_reg_306_reg_n_0_[15] ),
        .I2(\t_V_reg_306_reg_n_0_[7] ),
        .I3(\t_V_reg_306_reg_n_0_[11] ),
        .I4(\icmp_reg_1418[0]_i_8__0_n_0 ),
        .O(\icmp_reg_1418[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \icmp_reg_1418[0]_i_8__0 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .I1(\t_V_reg_306_reg_n_0_[27] ),
        .I2(\t_V_reg_306_reg_n_0_[16] ),
        .I3(\t_V_reg_306_reg_n_0_[1] ),
        .O(\icmp_reg_1418[0]_i_8__0_n_0 ));
  FDRE \icmp_reg_1418_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(icmp_fu_426_p2),
        .Q(\icmp_reg_1418_reg_n_0_[0] ),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_66 k_buf_0_val_3_U
       (.D(src_kernel_win_0_va_8_fu_1018_p3[7:3]),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(k_buf_0_val_5_addr_reg_1522),
        .WEA(k_buf_0_val_3_ce1),
        .ap_clk(ap_clk),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_1_0_fu_910_p3(col_buf_0_val_1_0_fu_910_p3[6:3]),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3[7:3]),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(tmp_44_reg_1468),
        .p_0(k_buf_0_val_4_U_n_20),
        .p_1(tmp_42_reg_1458),
        .ram_reg(x_reg_1486),
        .\right_border_buf_0_s_fu_156_reg[7] (right_border_buf_0_s_fu_156),
        .\right_border_buf_0_s_fu_156_reg[7]_0 (tmp_48_reg_1509),
        .\right_border_buf_0_s_fu_156_reg[7]_1 (right_border_buf_0_1_fu_160),
        .tmp_10_reg_1431(tmp_10_reg_1431),
        .\tmp_42_reg_1458_reg[1] (src_kernel_win_0_va_6_fu_982_p3[7]));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[0]),
        .Q(k_buf_0_val_5_addr_reg_1522[0]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[10] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[10]),
        .Q(k_buf_0_val_5_addr_reg_1522[10]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[1]),
        .Q(k_buf_0_val_5_addr_reg_1522[1]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[2]),
        .Q(k_buf_0_val_5_addr_reg_1522[2]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[3]),
        .Q(k_buf_0_val_5_addr_reg_1522[3]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[4]),
        .Q(k_buf_0_val_5_addr_reg_1522[4]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[5]),
        .Q(k_buf_0_val_5_addr_reg_1522[5]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[6]),
        .Q(k_buf_0_val_5_addr_reg_1522[6]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[7]),
        .Q(k_buf_0_val_5_addr_reg_1522[7]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[8]),
        .Q(k_buf_0_val_5_addr_reg_1522[8]),
        .R(1'b0));
  FDRE \k_buf_0_val_3_addr_reg_1503_reg[9] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(x_reg_1486[9]),
        .Q(k_buf_0_val_5_addr_reg_1522[9]),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_67 k_buf_0_val_4_U
       (.D(src_kernel_win_0_va_8_fu_1018_p3[2:0]),
        .Q(k_buf_0_val_5_addr_reg_1522),
        .ap_clk(ap_clk),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3[2:0]),
        .col_buf_0_val_1_0_fu_910_p3(col_buf_0_val_1_0_fu_910_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3[2:0]),
        .\icmp_reg_1418_reg[0] (\icmp_reg_1418_reg[0]_0 ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1482_pp0_iter1_reg(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .p(tmp_44_reg_1468),
        .ram_reg(ram_reg),
        .ram_reg_0(k_buf_0_val_4_U_n_20),
        .ram_reg_1(x_reg_1486),
        .ram_reg_2(ram_reg_0),
        .ram_reg_3(tmp_7_reg_1413),
        .ram_reg_4(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .ram_reg_5(\icmp_reg_1418_reg_n_0_[0] ),
        .ram_reg_6(k_buf_0_val_5_U_n_2),
        .ram_reg_7(\tmp_203_1_reg_1427_reg_n_0_[0] ),
        .\right_border_buf_0_3_fu_168_reg[7] (right_border_buf_0_3_fu_168),
        .\right_border_buf_0_3_fu_168_reg[7]_0 (tmp_48_reg_1509),
        .\right_border_buf_0_3_fu_168_reg[7]_1 (right_border_buf_0_4_fu_172),
        .tmp_10_reg_1431(tmp_10_reg_1431));
  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_68 k_buf_0_val_5_U
       (.D(src_kernel_win_0_va_6_fu_982_p3[6:0]),
        .Q(k_buf_0_val_5_addr_reg_1522),
        .WEA(k_buf_0_val_3_ce1),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(k_buf_0_val_5_U_n_2),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1482_pp0_iter1_reg(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .or_cond_i_reg_1499_pp0_iter4_reg(or_cond_i_reg_1499_pp0_iter4_reg),
        .p(ap_enable_reg_pp0_iter5_reg_n_0),
        .p_0(col_buf_0_val_1_0_fu_910_p3[6:0]),
        .p_1(tmp_42_reg_1458),
        .p_2(tmp_43_reg_1463),
        .p_3(k_buf_0_val_4_U_n_20),
        .ram_reg(x_reg_1486),
        .ram_reg_0(ram_reg_1),
        .ram_reg_1(tmp_7_reg_1413),
        .ram_reg_2(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .ram_reg_3(\icmp_reg_1418_reg_n_0_[0] ),
        .ram_reg_4(\tmp_9_reg_1423_reg_n_0_[0] ),
        .ram_reg_5(ap_CS_fsm_pp0_stage0),
        .\right_border_buf_0_5_fu_176_reg[7] (right_border_buf_0_5_fu_176),
        .\right_border_buf_0_5_fu_176_reg[7]_0 (tmp_48_reg_1509),
        .\right_border_buf_0_5_fu_176_reg[7]_1 (right_border_buf_0_2_fu_164),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .tmp_10_reg_1431(tmp_10_reg_1431),
        .\tmp_10_reg_1431_reg[0] (src_kernel_win_0_va_7_fu_1000_p3));
  LUT6 #(
    .INIT(64'h77F78808880877F7)) 
    \mOutPtr[0]_i_1__24 
       (.I0(src2_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(\mOutPtr[0]_i_2__2_n_0 ),
        .I3(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \mOutPtr[0]_i_2__2 
       (.I0(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .I1(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I2(\icmp_reg_1418_reg_n_0_[0] ),
        .I3(ap_block_pp0_stage0_subdone4_in),
        .I4(ap_enable_reg_pp0_iter2),
        .O(\mOutPtr[0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000B000B000B000)) 
    \mOutPtr[1]_i_2__3 
       (.I0(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .I1(\mOutPtr[0]_i_2__2_n_0 ),
        .I2(\mOutPtr_reg[0] [1]),
        .I3(src2_data_stream_0_s_empty_n),
        .I4(E),
        .I5(src2_data_stream_0_s_full_n),
        .O(mOutPtr110_out));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \mOutPtr[1]_i_2__5 
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(or_cond_i_reg_1499_pp0_iter4_reg),
        .I2(ap_enable_reg_pp0_iter5_reg_n_0),
        .I3(\mOutPtr_reg[0] [1]),
        .I4(sobel_gy_data_stream_full_n),
        .O(\or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h77F7000000000000)) 
    \mOutPtr[1]_i_3__1 
       (.I0(src2_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[0] [1]),
        .I2(\mOutPtr[0]_i_2__2_n_0 ),
        .I3(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .I4(src2_data_stream_0_s_full_n),
        .I5(E),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'hF2220000)) 
    \mOutPtr[3]_i_3__14 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_92_ap_start_reg),
        .I2(exitcond461_i_fu_400_p2),
        .I3(ap_CS_fsm_state2),
        .I4(\mOutPtr_reg[0] [1]),
        .O(Sobel_1_U0_ap_ready));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_10__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [31]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [30]),
        .O(\or_cond_i_i_reg_1482[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_11__0 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [29]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [28]),
        .O(\or_cond_i_i_reg_1482[0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_12__0 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [27]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [26]),
        .O(\or_cond_i_i_reg_1482[0]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_13__0 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [25]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [24]),
        .O(\or_cond_i_i_reg_1482[0]_i_13__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_15__0 
       (.I0(t_V_4_reg_317_reg[31]),
        .O(\or_cond_i_i_reg_1482[0]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_16__0 
       (.I0(t_V_4_reg_317_reg[30]),
        .O(\or_cond_i_i_reg_1482[0]_i_16__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_17__0 
       (.I0(t_V_4_reg_317_reg[29]),
        .O(\or_cond_i_i_reg_1482[0]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_19__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [23]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [22]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_19__0_n_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    \or_cond_i_i_reg_1482[0]_i_1__0 
       (.I0(exitcond460_i_fu_715_p2),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_20__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [21]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [20]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_21__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [19]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [18]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_22__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [17]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [16]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_23__0 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [23]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [22]),
        .O(\or_cond_i_i_reg_1482[0]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_24__0 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [21]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [20]),
        .O(\or_cond_i_i_reg_1482[0]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_25__0 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [19]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [18]),
        .O(\or_cond_i_i_reg_1482[0]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_26__0 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [17]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [16]),
        .O(\or_cond_i_i_reg_1482[0]_i_26__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_28__0 
       (.I0(t_V_4_reg_317_reg[28]),
        .O(\or_cond_i_i_reg_1482[0]_i_28__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_29__0 
       (.I0(t_V_4_reg_317_reg[27]),
        .O(\or_cond_i_i_reg_1482[0]_i_29__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond_i_i_reg_1482[0]_i_2__0 
       (.I0(tmp_17_fu_762_p2),
        .I1(p_0_in1_in),
        .O(p_0_in14_out));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_30__0 
       (.I0(t_V_4_reg_317_reg[26]),
        .O(\or_cond_i_i_reg_1482[0]_i_30__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_31__0 
       (.I0(t_V_4_reg_317_reg[25]),
        .O(\or_cond_i_i_reg_1482[0]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_33__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [15]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [14]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_34__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [13]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [12]),
        .I3(\x_reg_1486_reg[10]_i_4__0_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_35__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [11]),
        .I1(\x_reg_1486_reg[10]_i_4__0_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [10]),
        .I3(\x_reg_1486_reg[10]_i_4__0_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_36__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I1(\x_reg_1486_reg[10]_i_4__0_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [8]),
        .I3(\x_reg_1486_reg[8]_i_2__0_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_37__0 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [15]),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [14]),
        .O(\or_cond_i_i_reg_1482[0]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_38__0 
       (.I0(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [13]),
        .I2(\x_reg_1486_reg[10]_i_4__0_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [12]),
        .O(\or_cond_i_i_reg_1482[0]_i_38__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_39__0 
       (.I0(\x_reg_1486_reg[10]_i_4__0_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [11]),
        .I2(\x_reg_1486_reg[10]_i_4__0_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [10]),
        .O(\or_cond_i_i_reg_1482[0]_i_39__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_40__0 
       (.I0(\x_reg_1486_reg[10]_i_4__0_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I2(\x_reg_1486_reg[8]_i_2__0_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [8]),
        .O(\or_cond_i_i_reg_1482[0]_i_40__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_43__0 
       (.I0(t_V_4_reg_317_reg[24]),
        .O(\or_cond_i_i_reg_1482[0]_i_43__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_44__0 
       (.I0(t_V_4_reg_317_reg[23]),
        .O(\or_cond_i_i_reg_1482[0]_i_44__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_45__0 
       (.I0(t_V_4_reg_317_reg[22]),
        .O(\or_cond_i_i_reg_1482[0]_i_45__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_46__0 
       (.I0(t_V_4_reg_317_reg[21]),
        .O(\or_cond_i_i_reg_1482[0]_i_46__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_47__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I1(\x_reg_1486_reg[8]_i_2__0_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I3(\x_reg_1486_reg[8]_i_2__0_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_47__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_48__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I1(\x_reg_1486_reg[8]_i_2__0_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [4]),
        .I3(\x_reg_1486_reg[4]_i_2__0_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_48__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_49__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I1(\x_reg_1486_reg[4]_i_2__0_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I3(\x_reg_1486_reg[4]_i_2__0_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_49__0_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \or_cond_i_i_reg_1482[0]_i_50__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I1(\x_reg_1486_reg[4]_i_2__0_n_7 ),
        .I2(t_V_4_reg_317_reg__0),
        .I3(\tmp_s_reg_1341_reg[31]_0 [0]),
        .O(\or_cond_i_i_reg_1482[0]_i_50__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_51__0 
       (.I0(\x_reg_1486_reg[8]_i_2__0_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I2(\x_reg_1486_reg[8]_i_2__0_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [6]),
        .O(\or_cond_i_i_reg_1482[0]_i_51__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_52__0 
       (.I0(\x_reg_1486_reg[8]_i_2__0_n_7 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I2(\x_reg_1486_reg[4]_i_2__0_n_4 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [4]),
        .O(\or_cond_i_i_reg_1482[0]_i_52__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \or_cond_i_i_reg_1482[0]_i_53__0 
       (.I0(\x_reg_1486_reg[4]_i_2__0_n_5 ),
        .I1(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I2(\x_reg_1486_reg[4]_i_2__0_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [2]),
        .O(\or_cond_i_i_reg_1482[0]_i_53__0_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \or_cond_i_i_reg_1482[0]_i_54__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I1(t_V_4_reg_317_reg__0),
        .I2(\x_reg_1486_reg[4]_i_2__0_n_7 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [1]),
        .O(\or_cond_i_i_reg_1482[0]_i_54__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_55__0 
       (.I0(t_V_4_reg_317_reg[20]),
        .O(\or_cond_i_i_reg_1482[0]_i_55__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_56__0 
       (.I0(t_V_4_reg_317_reg[19]),
        .O(\or_cond_i_i_reg_1482[0]_i_56__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_57__0 
       (.I0(t_V_4_reg_317_reg[18]),
        .O(\or_cond_i_i_reg_1482[0]_i_57__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_58__0 
       (.I0(t_V_4_reg_317_reg[17]),
        .O(\or_cond_i_i_reg_1482[0]_i_58__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_59__0 
       (.I0(t_V_4_reg_317_reg[16]),
        .O(\or_cond_i_i_reg_1482[0]_i_59__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_60__0 
       (.I0(t_V_4_reg_317_reg[15]),
        .O(\or_cond_i_i_reg_1482[0]_i_60__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_61__0 
       (.I0(t_V_4_reg_317_reg[14]),
        .O(\or_cond_i_i_reg_1482[0]_i_61__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond_i_i_reg_1482[0]_i_62__0 
       (.I0(t_V_4_reg_317_reg[13]),
        .O(\or_cond_i_i_reg_1482[0]_i_62__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_6__0 
       (.I0(p_0_in1_in),
        .I1(\tmp_s_reg_1341_reg[31]_0 [31]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [30]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_7__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [29]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [28]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_8__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [27]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_5 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [26]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_6 ),
        .O(\or_cond_i_i_reg_1482[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \or_cond_i_i_reg_1482[0]_i_9__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [25]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_7 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [24]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_4 ),
        .O(\or_cond_i_i_reg_1482[0]_i_9__0_n_0 ));
  FDRE \or_cond_i_i_reg_1482_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(or_cond_i_i_reg_1482),
        .Q(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_i_reg_1482_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(p_0_in14_out),
        .Q(or_cond_i_i_reg_1482),
        .R(1'b0));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_14__0 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[28:25]),
        .O({\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_4 ,\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_5 ,\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_7 }),
        .S({\or_cond_i_i_reg_1482[0]_i_28__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_29__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_30__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_31__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_18__0 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_32__0_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_18__0_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_18__0_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_18__0_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_18__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_1482[0]_i_33__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_34__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_35__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_36__0_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1482_reg[0]_i_18__0_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1482[0]_i_37__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_38__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_39__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_40__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_27__0 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[24:21]),
        .O({\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_4 ,\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_5 ,\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_7 }),
        .S({\or_cond_i_i_reg_1482[0]_i_43__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_44__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_45__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_46__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_32__0 
       (.CI(1'b0),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_32__0_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_32__0_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_32__0_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_32__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_1482[0]_i_47__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_48__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_49__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_50__0_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1482_reg[0]_i_32__0_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1482[0]_i_51__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_52__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_53__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_54__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_3__0 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_5__0_n_0 ),
        .CO({tmp_17_fu_762_p2,\or_cond_i_i_reg_1482_reg[0]_i_3__0_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_3__0_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_1482[0]_i_6__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_7__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_8__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_9__0_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1482_reg[0]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1482[0]_i_10__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_11__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_12__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_13__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_41__0 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[20:17]),
        .O({\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_4 ,\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_5 ,\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_7 }),
        .S({\or_cond_i_i_reg_1482[0]_i_55__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_56__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_57__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_58__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_42__0 
       (.CI(\x_reg_1486_reg[10]_i_4__0_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[16:13]),
        .O({\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_4 ,\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_5 ,\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_7 }),
        .S({\or_cond_i_i_reg_1482[0]_i_59__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_60__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_61__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_62__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_4__0 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_0 ),
        .CO({\NLW_or_cond_i_i_reg_1482_reg[0]_i_4__0_CO_UNCONNECTED [3:2],\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,t_V_4_reg_317_reg[30:29]}),
        .O({\NLW_or_cond_i_i_reg_1482_reg[0]_i_4__0_O_UNCONNECTED [3],p_0_in1_in,\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_6 ,\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_7 }),
        .S({1'b0,\or_cond_i_i_reg_1482[0]_i_15__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_16__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_17__0_n_0 }));
  CARRY4 \or_cond_i_i_reg_1482_reg[0]_i_5__0 
       (.CI(\or_cond_i_i_reg_1482_reg[0]_i_18__0_n_0 ),
        .CO({\or_cond_i_i_reg_1482_reg[0]_i_5__0_n_0 ,\or_cond_i_i_reg_1482_reg[0]_i_5__0_n_1 ,\or_cond_i_i_reg_1482_reg[0]_i_5__0_n_2 ,\or_cond_i_i_reg_1482_reg[0]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond_i_i_reg_1482[0]_i_19__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_20__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_21__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_22__0_n_0 }),
        .O(\NLW_or_cond_i_i_reg_1482_reg[0]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\or_cond_i_i_reg_1482[0]_i_23__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_24__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_25__0_n_0 ,\or_cond_i_i_reg_1482[0]_i_26__0_n_0 }));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \or_cond_i_reg_1499[0]_i_1__0 
       (.I0(\icmp_reg_1418_reg_n_0_[0] ),
        .I1(\or_cond_i_reg_1499[0]_i_2__0_n_0 ),
        .I2(\or_cond_i_reg_1499[0]_i_3__0_n_0 ),
        .I3(\or_cond_i_reg_1499[0]_i_4__0_n_0 ),
        .O(or_cond_i_fu_844_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_reg_1499[0]_i_2__0 
       (.I0(t_V_4_reg_317_reg[10]),
        .I1(t_V_4_reg_317_reg[27]),
        .I2(t_V_4_reg_317_reg[1]),
        .I3(t_V_4_reg_317_reg[28]),
        .I4(\or_cond_i_reg_1499[0]_i_5__0_n_0 ),
        .O(\or_cond_i_reg_1499[0]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond_i_reg_1499[0]_i_3__0 
       (.I0(t_V_4_reg_317_reg[9]),
        .I1(t_V_4_reg_317_reg[25]),
        .I2(t_V_4_reg_317_reg[4]),
        .I3(t_V_4_reg_317_reg[8]),
        .I4(\or_cond_i_reg_1499[0]_i_6__0_n_0 ),
        .O(\or_cond_i_reg_1499[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \or_cond_i_reg_1499[0]_i_4__0 
       (.I0(\or_cond_i_reg_1499[0]_i_7__0_n_0 ),
        .I1(\or_cond_i_reg_1499[0]_i_8__0_n_0 ),
        .I2(\or_cond_i_reg_1499[0]_i_9__0_n_0 ),
        .I3(t_V_4_reg_317_reg[22]),
        .I4(t_V_4_reg_317_reg[13]),
        .I5(t_V_4_reg_317_reg[2]),
        .O(\or_cond_i_reg_1499[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1499[0]_i_5__0 
       (.I0(t_V_4_reg_317_reg[29]),
        .I1(t_V_4_reg_317_reg[23]),
        .I2(t_V_4_reg_317_reg[17]),
        .I3(t_V_4_reg_317_reg[7]),
        .O(\or_cond_i_reg_1499[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1499[0]_i_6__0 
       (.I0(t_V_4_reg_317_reg[30]),
        .I1(t_V_4_reg_317_reg[24]),
        .I2(t_V_4_reg_317_reg[21]),
        .I3(t_V_4_reg_317_reg[5]),
        .O(\or_cond_i_reg_1499[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1499[0]_i_7__0 
       (.I0(t_V_4_reg_317_reg[31]),
        .I1(t_V_4_reg_317_reg[3]),
        .I2(t_V_4_reg_317_reg[19]),
        .I3(t_V_4_reg_317_reg[6]),
        .O(\or_cond_i_reg_1499[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \or_cond_i_reg_1499[0]_i_8__0 
       (.I0(t_V_4_reg_317_reg[20]),
        .I1(t_V_4_reg_317_reg[16]),
        .I2(t_V_4_reg_317_reg[14]),
        .I3(t_V_4_reg_317_reg[12]),
        .O(\or_cond_i_reg_1499[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \or_cond_i_reg_1499[0]_i_9__0 
       (.I0(t_V_4_reg_317_reg[26]),
        .I1(t_V_4_reg_317_reg[15]),
        .I2(t_V_4_reg_317_reg[18]),
        .I3(t_V_4_reg_317_reg[11]),
        .O(\or_cond_i_reg_1499[0]_i_9__0_n_0 ));
  FDRE \or_cond_i_reg_1499_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(brmerge_reg_1492_pp0_iter1_reg0),
        .D(or_cond_i_reg_1499),
        .Q(or_cond_i_reg_1499_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1499_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(or_cond_i_reg_1499_pp0_iter1_reg),
        .Q(or_cond_i_reg_1499_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1499_pp0_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(or_cond_i_reg_1499_pp0_iter2_reg),
        .Q(or_cond_i_reg_1499_pp0_iter3_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1499_pp0_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(or_cond_i_reg_1499_pp0_iter3_reg),
        .Q(or_cond_i_reg_1499_pp0_iter4_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_1499_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(or_cond_i_fu_844_p2),
        .Q(or_cond_i_reg_1499),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \p_Val2_5_reg_1560[15]_i_1__0 
       (.I0(or_cond_i_reg_1499_pp0_iter3_reg),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .O(p_Val2_5_reg_15600));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[15]_i_4 
       (.I0(tmp24_reg_1555_reg_n_95),
        .I1(canny_edge_mac_muncg_U67_n_0),
        .O(\p_Val2_5_reg_1560[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[15]_i_5 
       (.I0(canny_edge_mac_muncg_U67_n_1),
        .I1(tmp24_reg_1555_reg_n_96),
        .O(\p_Val2_5_reg_1560[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[15]_i_6 
       (.I0(canny_edge_mac_muncg_U67_n_2),
        .I1(tmp24_reg_1555_reg_n_97),
        .O(\p_Val2_5_reg_1560[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[3]_i_2 
       (.I0(canny_edge_mac_muncg_U67_n_7),
        .I1(tmp24_reg_1555_reg_n_102),
        .O(\p_Val2_5_reg_1560[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[3]_i_3 
       (.I0(canny_edge_mac_muncg_U67_n_8),
        .I1(tmp24_reg_1555_reg_n_103),
        .O(\p_Val2_5_reg_1560[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[3]_i_4 
       (.I0(canny_edge_mac_muncg_U67_n_9),
        .I1(tmp24_reg_1555_reg_n_104),
        .O(\p_Val2_5_reg_1560[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[3]_i_5 
       (.I0(canny_edge_mac_muncg_U67_n_10),
        .I1(tmp24_reg_1555_reg_n_105),
        .O(\p_Val2_5_reg_1560[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[7]_i_2 
       (.I0(canny_edge_mac_muncg_U67_n_3),
        .I1(tmp24_reg_1555_reg_n_98),
        .O(\p_Val2_5_reg_1560[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[7]_i_3 
       (.I0(canny_edge_mac_muncg_U67_n_4),
        .I1(tmp24_reg_1555_reg_n_99),
        .O(\p_Val2_5_reg_1560[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[7]_i_4 
       (.I0(canny_edge_mac_muncg_U67_n_5),
        .I1(tmp24_reg_1555_reg_n_100),
        .O(\p_Val2_5_reg_1560[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[7]_i_5 
       (.I0(canny_edge_mac_muncg_U67_n_6),
        .I1(tmp24_reg_1555_reg_n_101),
        .O(\p_Val2_5_reg_1560[7]_i_5_n_0 ));
  FDRE \p_Val2_5_reg_1560_reg[0] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[3]_i_1_n_7 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[10] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[15]_i_2_n_5 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [10]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[14] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(p_Result_s_fu_1130_p3),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [11]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[15] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(p_Result_s_fu_1130_p3),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [12]),
        .R(1'b0));
  CARRY4 \p_Val2_5_reg_1560_reg[15]_i_2 
       (.CI(\p_Val2_5_reg_1560_reg[7]_i_1_n_0 ),
        .CO({\NLW_p_Val2_5_reg_1560_reg[15]_i_2_CO_UNCONNECTED [3],\p_Val2_5_reg_1560_reg[15]_i_2_n_1 ,\p_Val2_5_reg_1560_reg[15]_i_2_n_2 ,\p_Val2_5_reg_1560_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,tmp24_reg_1555_reg_n_95,canny_edge_mac_muncg_U67_n_1,canny_edge_mac_muncg_U67_n_2}),
        .O({p_Result_s_fu_1130_p3,\p_Val2_5_reg_1560_reg[15]_i_2_n_5 ,\p_Val2_5_reg_1560_reg[15]_i_2_n_6 ,\p_Val2_5_reg_1560_reg[15]_i_2_n_7 }),
        .S({canny_edge_mac_muncg_U67_n_12,\p_Val2_5_reg_1560[15]_i_4_n_0 ,\p_Val2_5_reg_1560[15]_i_5_n_0 ,\p_Val2_5_reg_1560[15]_i_6_n_0 }));
  FDRE \p_Val2_5_reg_1560_reg[1] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[3]_i_1_n_6 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [1]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[2] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[3]_i_1_n_5 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[3] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[3]_i_1_n_4 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [3]),
        .R(1'b0));
  CARRY4 \p_Val2_5_reg_1560_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\p_Val2_5_reg_1560_reg[3]_i_1_n_0 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_1 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_2 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({canny_edge_mac_muncg_U67_n_7,canny_edge_mac_muncg_U67_n_8,canny_edge_mac_muncg_U67_n_9,canny_edge_mac_muncg_U67_n_10}),
        .O({\p_Val2_5_reg_1560_reg[3]_i_1_n_4 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_5 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_6 ,\p_Val2_5_reg_1560_reg[3]_i_1_n_7 }),
        .S({\p_Val2_5_reg_1560[3]_i_2_n_0 ,\p_Val2_5_reg_1560[3]_i_3_n_0 ,\p_Val2_5_reg_1560[3]_i_4_n_0 ,\p_Val2_5_reg_1560[3]_i_5_n_0 }));
  FDRE \p_Val2_5_reg_1560_reg[4] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[7]_i_1_n_7 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[5] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[7]_i_1_n_6 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[6] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[7]_i_1_n_5 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[7] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[7]_i_1_n_4 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [7]),
        .R(1'b0));
  CARRY4 \p_Val2_5_reg_1560_reg[7]_i_1 
       (.CI(\p_Val2_5_reg_1560_reg[3]_i_1_n_0 ),
        .CO({\p_Val2_5_reg_1560_reg[7]_i_1_n_0 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_1 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_2 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({canny_edge_mac_muncg_U67_n_3,canny_edge_mac_muncg_U67_n_4,canny_edge_mac_muncg_U67_n_5,canny_edge_mac_muncg_U67_n_6}),
        .O({\p_Val2_5_reg_1560_reg[7]_i_1_n_4 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_5 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_6 ,\p_Val2_5_reg_1560_reg[7]_i_1_n_7 }),
        .S({\p_Val2_5_reg_1560[7]_i_2_n_0 ,\p_Val2_5_reg_1560[7]_i_3_n_0 ,\p_Val2_5_reg_1560[7]_i_4_n_0 ,\p_Val2_5_reg_1560[7]_i_5_n_0 }));
  FDRE \p_Val2_5_reg_1560_reg[8] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[15]_i_2_n_7 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [8]),
        .R(1'b0));
  FDRE \p_Val2_5_reg_1560_reg[9] 
       (.C(ap_clk),
        .CE(p_Val2_5_reg_15600),
        .D(\p_Val2_5_reg_1560_reg[15]_i_2_n_6 ),
        .Q(\p_Val2_5_reg_1560_reg[15]_0 [9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \p_neg465_i_reg_1351[0]_i_1__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(p_neg465_i_fu_340_p2));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \p_neg465_i_reg_1351[1]_i_1__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\p_neg465_i_reg_1351[1]_i_1__0_n_0 ));
  FDRE \p_neg465_i_reg_1351_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(p_neg465_i_fu_340_p2),
        .Q(p_neg465_i_reg_1351[0]),
        .R(1'b0));
  FDRE \p_neg465_i_reg_1351_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\p_neg465_i_reg_1351[1]_i_1__0_n_0 ),
        .Q(p_neg465_i_reg_1351[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_s_fu_156[0]),
        .Q(right_border_buf_0_1_fu_160[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_s_fu_156[1]),
        .Q(right_border_buf_0_1_fu_160[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_s_fu_156[2]),
        .Q(right_border_buf_0_1_fu_160[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_s_fu_156[3]),
        .Q(right_border_buf_0_1_fu_160[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_s_fu_156[4]),
        .Q(right_border_buf_0_1_fu_160[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_s_fu_156[5]),
        .Q(right_border_buf_0_1_fu_160[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_s_fu_156[6]),
        .Q(right_border_buf_0_1_fu_160[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_1_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_s_fu_156[7]),
        .Q(right_border_buf_0_1_fu_160[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_5_fu_176[0]),
        .Q(right_border_buf_0_2_fu_164[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_5_fu_176[1]),
        .Q(right_border_buf_0_2_fu_164[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_5_fu_176[2]),
        .Q(right_border_buf_0_2_fu_164[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_5_fu_176[3]),
        .Q(right_border_buf_0_2_fu_164[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_5_fu_176[4]),
        .Q(right_border_buf_0_2_fu_164[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_5_fu_176[5]),
        .Q(right_border_buf_0_2_fu_164[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_5_fu_176[6]),
        .Q(right_border_buf_0_2_fu_164[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_2_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_5_fu_176[7]),
        .Q(right_border_buf_0_2_fu_164[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \right_border_buf_0_3_fu_168[7]_i_1__0 
       (.I0(\icmp_reg_1418_reg_n_0_[0] ),
        .I1(tmp_7_reg_1413),
        .I2(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone4_in),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ));
  FDRE \right_border_buf_0_3_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[0]),
        .Q(right_border_buf_0_3_fu_168[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[1]),
        .Q(right_border_buf_0_3_fu_168[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[2]),
        .Q(right_border_buf_0_3_fu_168[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[3]),
        .Q(right_border_buf_0_3_fu_168[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[4]),
        .Q(right_border_buf_0_3_fu_168[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[5]),
        .Q(right_border_buf_0_3_fu_168[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[6]),
        .Q(right_border_buf_0_3_fu_168[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_3_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_1_0_fu_910_p3[7]),
        .Q(right_border_buf_0_3_fu_168[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_3_fu_168[0]),
        .Q(right_border_buf_0_4_fu_172[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_3_fu_168[1]),
        .Q(right_border_buf_0_4_fu_172[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_3_fu_168[2]),
        .Q(right_border_buf_0_4_fu_172[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_3_fu_168[3]),
        .Q(right_border_buf_0_4_fu_172[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_3_fu_168[4]),
        .Q(right_border_buf_0_4_fu_172[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_3_fu_168[5]),
        .Q(right_border_buf_0_4_fu_172[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_3_fu_168[6]),
        .Q(right_border_buf_0_4_fu_172[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_4_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(right_border_buf_0_3_fu_168[7]),
        .Q(right_border_buf_0_4_fu_172[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[0]),
        .Q(right_border_buf_0_5_fu_176[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[1]),
        .Q(right_border_buf_0_5_fu_176[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[2]),
        .Q(right_border_buf_0_5_fu_176[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[3]),
        .Q(right_border_buf_0_5_fu_176[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[4]),
        .Q(right_border_buf_0_5_fu_176[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[5]),
        .Q(right_border_buf_0_5_fu_176[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[6]),
        .Q(right_border_buf_0_5_fu_176[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_5_fu_176_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_2_0_fu_928_p3[7]),
        .Q(right_border_buf_0_5_fu_176[7]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[0]),
        .Q(right_border_buf_0_s_fu_156[0]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[1]),
        .Q(right_border_buf_0_s_fu_156[1]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[2]),
        .Q(right_border_buf_0_s_fu_156[2]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[3]),
        .Q(right_border_buf_0_s_fu_156[3]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[4]),
        .Q(right_border_buf_0_s_fu_156[4]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[5]),
        .Q(right_border_buf_0_s_fu_156[5]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[6]),
        .Q(right_border_buf_0_s_fu_156[6]),
        .R(1'b0));
  FDRE \right_border_buf_0_s_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(\right_border_buf_0_3_fu_168[7]_i_1__0_n_0 ),
        .D(col_buf_0_val_0_0_fu_892_p3[7]),
        .Q(right_border_buf_0_s_fu_156[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_0_va_4_fu_148[7]_i_1__0 
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .O(src_kernel_win_0_va_4_fu_1480));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[0]),
        .Q(src_kernel_win_0_va_4_fu_148[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[1]),
        .Q(src_kernel_win_0_va_4_fu_148[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[2]),
        .Q(src_kernel_win_0_va_4_fu_148[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[3]),
        .Q(src_kernel_win_0_va_4_fu_148[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[4]),
        .Q(src_kernel_win_0_va_4_fu_148[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[5]),
        .Q(src_kernel_win_0_va_4_fu_148[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[6]),
        .Q(src_kernel_win_0_va_4_fu_148[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_4_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_4_fu_1480),
        .D(src_kernel_win_0_va_8_fu_1018_p3[7]),
        .Q(src_kernel_win_0_va_4_fu_148[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[0]),
        .Q(src_kernel_win_0_va_6_reg_1528[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[1]),
        .Q(src_kernel_win_0_va_6_reg_1528[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[2]),
        .Q(src_kernel_win_0_va_6_reg_1528[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[3]),
        .Q(src_kernel_win_0_va_6_reg_1528[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[4]),
        .Q(src_kernel_win_0_va_6_reg_1528[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[5]),
        .Q(src_kernel_win_0_va_6_reg_1528[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[6]),
        .Q(src_kernel_win_0_va_6_reg_1528[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_6_reg_1528_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_6_fu_982_p3[7]),
        .Q(src_kernel_win_0_va_6_reg_1528[7]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[0]),
        .Q(src_kernel_win_0_va_7_reg_1534[0]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[1]),
        .Q(src_kernel_win_0_va_7_reg_1534[1]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[2]),
        .Q(src_kernel_win_0_va_7_reg_1534[2]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[3]),
        .Q(src_kernel_win_0_va_7_reg_1534[3]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[4]),
        .Q(src_kernel_win_0_va_7_reg_1534[4]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[5]),
        .Q(src_kernel_win_0_va_7_reg_1534[5]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[6]),
        .Q(src_kernel_win_0_va_7_reg_1534[6]),
        .R(1'b0));
  FDRE \src_kernel_win_0_va_7_reg_1534_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_0_va_6_reg_15280),
        .D(src_kernel_win_0_va_7_fu_1000_p3[7]),
        .Q(src_kernel_win_0_va_7_reg_1534[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sum_V_0_1_reg_1545_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_8_fu_1018_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sum_V_0_1_reg_1545_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b1}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_sum_V_0_1_reg_1545_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_4_fu_148}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sum_V_0_1_reg_1545_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b1),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sum_V_0_1_reg_1545_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(src_kernel_win_0_va_4_fu_1480),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(src_kernel_win_0_va_4_fu_1480),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sum_V_0_1_reg_15450),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sum_V_0_1_reg_1545_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sum_V_0_1_reg_1545_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_sum_V_0_1_reg_1545_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_sum_V_0_1_reg_1545_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sum_V_0_1_reg_1545_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({sum_V_0_1_reg_1545_reg_n_106,sum_V_0_1_reg_1545_reg_n_107,sum_V_0_1_reg_1545_reg_n_108,sum_V_0_1_reg_1545_reg_n_109,sum_V_0_1_reg_1545_reg_n_110,sum_V_0_1_reg_1545_reg_n_111,sum_V_0_1_reg_1545_reg_n_112,sum_V_0_1_reg_1545_reg_n_113,sum_V_0_1_reg_1545_reg_n_114,sum_V_0_1_reg_1545_reg_n_115,sum_V_0_1_reg_1545_reg_n_116,sum_V_0_1_reg_1545_reg_n_117,sum_V_0_1_reg_1545_reg_n_118,sum_V_0_1_reg_1545_reg_n_119,sum_V_0_1_reg_1545_reg_n_120,sum_V_0_1_reg_1545_reg_n_121,sum_V_0_1_reg_1545_reg_n_122,sum_V_0_1_reg_1545_reg_n_123,sum_V_0_1_reg_1545_reg_n_124,sum_V_0_1_reg_1545_reg_n_125,sum_V_0_1_reg_1545_reg_n_126,sum_V_0_1_reg_1545_reg_n_127,sum_V_0_1_reg_1545_reg_n_128,sum_V_0_1_reg_1545_reg_n_129,sum_V_0_1_reg_1545_reg_n_130,sum_V_0_1_reg_1545_reg_n_131,sum_V_0_1_reg_1545_reg_n_132,sum_V_0_1_reg_1545_reg_n_133,sum_V_0_1_reg_1545_reg_n_134,sum_V_0_1_reg_1545_reg_n_135,sum_V_0_1_reg_1545_reg_n_136,sum_V_0_1_reg_1545_reg_n_137,sum_V_0_1_reg_1545_reg_n_138,sum_V_0_1_reg_1545_reg_n_139,sum_V_0_1_reg_1545_reg_n_140,sum_V_0_1_reg_1545_reg_n_141,sum_V_0_1_reg_1545_reg_n_142,sum_V_0_1_reg_1545_reg_n_143,sum_V_0_1_reg_1545_reg_n_144,sum_V_0_1_reg_1545_reg_n_145,sum_V_0_1_reg_1545_reg_n_146,sum_V_0_1_reg_1545_reg_n_147,sum_V_0_1_reg_1545_reg_n_148,sum_V_0_1_reg_1545_reg_n_149,sum_V_0_1_reg_1545_reg_n_150,sum_V_0_1_reg_1545_reg_n_151,sum_V_0_1_reg_1545_reg_n_152,sum_V_0_1_reg_1545_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sum_V_0_1_reg_1545_reg_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h0800)) 
    sum_V_0_1_reg_1545_reg_i_1__0
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(\exitcond460_i_reg_1473_pp0_iter1_reg_reg_n_0_[0] ),
        .I3(or_cond_i_reg_1499_pp0_iter1_reg),
        .O(sum_V_0_1_reg_15450));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    sum_V_1_1_reg_1550_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_7_reg_1534}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_sum_V_1_1_reg_1550_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT({sum_V_1_1_reg_1550_reg_n_6,sum_V_1_1_reg_1550_reg_n_7,sum_V_1_1_reg_1550_reg_n_8,sum_V_1_1_reg_1550_reg_n_9,sum_V_1_1_reg_1550_reg_n_10,sum_V_1_1_reg_1550_reg_n_11,sum_V_1_1_reg_1550_reg_n_12,sum_V_1_1_reg_1550_reg_n_13,sum_V_1_1_reg_1550_reg_n_14,sum_V_1_1_reg_1550_reg_n_15,sum_V_1_1_reg_1550_reg_n_16,sum_V_1_1_reg_1550_reg_n_17,sum_V_1_1_reg_1550_reg_n_18,sum_V_1_1_reg_1550_reg_n_19,sum_V_1_1_reg_1550_reg_n_20,sum_V_1_1_reg_1550_reg_n_21,sum_V_1_1_reg_1550_reg_n_22,sum_V_1_1_reg_1550_reg_n_23}),
        .C({canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_0,canny_edge_mac_mujbC_U63_n_1,canny_edge_mac_mujbC_U63_n_2,canny_edge_mac_mujbC_U63_n_3,canny_edge_mac_mujbC_U63_n_4,canny_edge_mac_mujbC_U63_n_5,canny_edge_mac_mujbC_U63_n_6,canny_edge_mac_mujbC_U63_n_7,canny_edge_mac_mujbC_U63_n_8,canny_edge_mac_mujbC_U63_n_9,canny_edge_mac_mujbC_U63_n_10}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_sum_V_1_1_reg_1550_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_sum_V_1_1_reg_1550_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_1360),
        .CEA2(src_kernel_win_0_va_1_fu_1360),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(ap_NS_fsm1),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sum_V_1_1_reg_15500),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_sum_V_1_1_reg_1550_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_sum_V_1_1_reg_1550_reg_OVERFLOW_UNCONNECTED),
        .P(NLW_sum_V_1_1_reg_1550_reg_P_UNCONNECTED[47:0]),
        .PATTERNBDETECT(NLW_sum_V_1_1_reg_1550_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_sum_V_1_1_reg_1550_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({sum_V_1_1_reg_1550_reg_n_106,sum_V_1_1_reg_1550_reg_n_107,sum_V_1_1_reg_1550_reg_n_108,sum_V_1_1_reg_1550_reg_n_109,sum_V_1_1_reg_1550_reg_n_110,sum_V_1_1_reg_1550_reg_n_111,sum_V_1_1_reg_1550_reg_n_112,sum_V_1_1_reg_1550_reg_n_113,sum_V_1_1_reg_1550_reg_n_114,sum_V_1_1_reg_1550_reg_n_115,sum_V_1_1_reg_1550_reg_n_116,sum_V_1_1_reg_1550_reg_n_117,sum_V_1_1_reg_1550_reg_n_118,sum_V_1_1_reg_1550_reg_n_119,sum_V_1_1_reg_1550_reg_n_120,sum_V_1_1_reg_1550_reg_n_121,sum_V_1_1_reg_1550_reg_n_122,sum_V_1_1_reg_1550_reg_n_123,sum_V_1_1_reg_1550_reg_n_124,sum_V_1_1_reg_1550_reg_n_125,sum_V_1_1_reg_1550_reg_n_126,sum_V_1_1_reg_1550_reg_n_127,sum_V_1_1_reg_1550_reg_n_128,sum_V_1_1_reg_1550_reg_n_129,sum_V_1_1_reg_1550_reg_n_130,sum_V_1_1_reg_1550_reg_n_131,sum_V_1_1_reg_1550_reg_n_132,sum_V_1_1_reg_1550_reg_n_133,sum_V_1_1_reg_1550_reg_n_134,sum_V_1_1_reg_1550_reg_n_135,sum_V_1_1_reg_1550_reg_n_136,sum_V_1_1_reg_1550_reg_n_137,sum_V_1_1_reg_1550_reg_n_138,sum_V_1_1_reg_1550_reg_n_139,sum_V_1_1_reg_1550_reg_n_140,sum_V_1_1_reg_1550_reg_n_141,sum_V_1_1_reg_1550_reg_n_142,sum_V_1_1_reg_1550_reg_n_143,sum_V_1_1_reg_1550_reg_n_144,sum_V_1_1_reg_1550_reg_n_145,sum_V_1_1_reg_1550_reg_n_146,sum_V_1_1_reg_1550_reg_n_147,sum_V_1_1_reg_1550_reg_n_148,sum_V_1_1_reg_1550_reg_n_149,sum_V_1_1_reg_1550_reg_n_150,sum_V_1_1_reg_1550_reg_n_151,sum_V_1_1_reg_1550_reg_n_152,sum_V_1_1_reg_1550_reg_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_sum_V_1_1_reg_1550_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hBFFF0000)) 
    \t_V_4_reg_317[0]_i_1__0 
       (.I0(exitcond460_i_fu_715_p2),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(Q),
        .O(t_V_4_reg_317));
  LUT4 #(
    .INIT(16'h4000)) 
    \t_V_4_reg_317[0]_i_2__0 
       (.I0(exitcond460_i_fu_715_p2),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter0),
        .O(t_V_4_reg_3170));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_4_reg_317[0]_i_4__0 
       (.I0(t_V_4_reg_317_reg__0),
        .O(\t_V_4_reg_317[0]_i_4__0_n_0 ));
  FDRE \t_V_4_reg_317_reg[0] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[0]_i_3__0_n_7 ),
        .Q(t_V_4_reg_317_reg__0),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[0]_i_3__0 
       (.CI(1'b0),
        .CO({\t_V_4_reg_317_reg[0]_i_3__0_n_0 ,\t_V_4_reg_317_reg[0]_i_3__0_n_1 ,\t_V_4_reg_317_reg[0]_i_3__0_n_2 ,\t_V_4_reg_317_reg[0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_4_reg_317_reg[0]_i_3__0_n_4 ,\t_V_4_reg_317_reg[0]_i_3__0_n_5 ,\t_V_4_reg_317_reg[0]_i_3__0_n_6 ,\t_V_4_reg_317_reg[0]_i_3__0_n_7 }),
        .S({t_V_4_reg_317_reg[3:1],\t_V_4_reg_317[0]_i_4__0_n_0 }));
  FDRE \t_V_4_reg_317_reg[10] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[8]_i_1__0_n_5 ),
        .Q(t_V_4_reg_317_reg[10]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[11] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[8]_i_1__0_n_4 ),
        .Q(t_V_4_reg_317_reg[11]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[12] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[12]_i_1__0_n_7 ),
        .Q(t_V_4_reg_317_reg[12]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[12]_i_1__0 
       (.CI(\t_V_4_reg_317_reg[8]_i_1__0_n_0 ),
        .CO({\t_V_4_reg_317_reg[12]_i_1__0_n_0 ,\t_V_4_reg_317_reg[12]_i_1__0_n_1 ,\t_V_4_reg_317_reg[12]_i_1__0_n_2 ,\t_V_4_reg_317_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[12]_i_1__0_n_4 ,\t_V_4_reg_317_reg[12]_i_1__0_n_5 ,\t_V_4_reg_317_reg[12]_i_1__0_n_6 ,\t_V_4_reg_317_reg[12]_i_1__0_n_7 }),
        .S(t_V_4_reg_317_reg[15:12]));
  FDRE \t_V_4_reg_317_reg[13] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[12]_i_1__0_n_6 ),
        .Q(t_V_4_reg_317_reg[13]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[14] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[12]_i_1__0_n_5 ),
        .Q(t_V_4_reg_317_reg[14]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[15] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[12]_i_1__0_n_4 ),
        .Q(t_V_4_reg_317_reg[15]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[16] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[16]_i_1__0_n_7 ),
        .Q(t_V_4_reg_317_reg[16]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[16]_i_1__0 
       (.CI(\t_V_4_reg_317_reg[12]_i_1__0_n_0 ),
        .CO({\t_V_4_reg_317_reg[16]_i_1__0_n_0 ,\t_V_4_reg_317_reg[16]_i_1__0_n_1 ,\t_V_4_reg_317_reg[16]_i_1__0_n_2 ,\t_V_4_reg_317_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[16]_i_1__0_n_4 ,\t_V_4_reg_317_reg[16]_i_1__0_n_5 ,\t_V_4_reg_317_reg[16]_i_1__0_n_6 ,\t_V_4_reg_317_reg[16]_i_1__0_n_7 }),
        .S(t_V_4_reg_317_reg[19:16]));
  FDRE \t_V_4_reg_317_reg[17] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[16]_i_1__0_n_6 ),
        .Q(t_V_4_reg_317_reg[17]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[18] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[16]_i_1__0_n_5 ),
        .Q(t_V_4_reg_317_reg[18]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[19] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[16]_i_1__0_n_4 ),
        .Q(t_V_4_reg_317_reg[19]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[1] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[0]_i_3__0_n_6 ),
        .Q(t_V_4_reg_317_reg[1]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[20] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[20]_i_1__0_n_7 ),
        .Q(t_V_4_reg_317_reg[20]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[20]_i_1__0 
       (.CI(\t_V_4_reg_317_reg[16]_i_1__0_n_0 ),
        .CO({\t_V_4_reg_317_reg[20]_i_1__0_n_0 ,\t_V_4_reg_317_reg[20]_i_1__0_n_1 ,\t_V_4_reg_317_reg[20]_i_1__0_n_2 ,\t_V_4_reg_317_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[20]_i_1__0_n_4 ,\t_V_4_reg_317_reg[20]_i_1__0_n_5 ,\t_V_4_reg_317_reg[20]_i_1__0_n_6 ,\t_V_4_reg_317_reg[20]_i_1__0_n_7 }),
        .S(t_V_4_reg_317_reg[23:20]));
  FDRE \t_V_4_reg_317_reg[21] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[20]_i_1__0_n_6 ),
        .Q(t_V_4_reg_317_reg[21]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[22] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[20]_i_1__0_n_5 ),
        .Q(t_V_4_reg_317_reg[22]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[23] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[20]_i_1__0_n_4 ),
        .Q(t_V_4_reg_317_reg[23]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[24] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[24]_i_1__0_n_7 ),
        .Q(t_V_4_reg_317_reg[24]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[24]_i_1__0 
       (.CI(\t_V_4_reg_317_reg[20]_i_1__0_n_0 ),
        .CO({\t_V_4_reg_317_reg[24]_i_1__0_n_0 ,\t_V_4_reg_317_reg[24]_i_1__0_n_1 ,\t_V_4_reg_317_reg[24]_i_1__0_n_2 ,\t_V_4_reg_317_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[24]_i_1__0_n_4 ,\t_V_4_reg_317_reg[24]_i_1__0_n_5 ,\t_V_4_reg_317_reg[24]_i_1__0_n_6 ,\t_V_4_reg_317_reg[24]_i_1__0_n_7 }),
        .S(t_V_4_reg_317_reg[27:24]));
  FDRE \t_V_4_reg_317_reg[25] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[24]_i_1__0_n_6 ),
        .Q(t_V_4_reg_317_reg[25]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[26] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[24]_i_1__0_n_5 ),
        .Q(t_V_4_reg_317_reg[26]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[27] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[24]_i_1__0_n_4 ),
        .Q(t_V_4_reg_317_reg[27]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[28] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[28]_i_1__0_n_7 ),
        .Q(t_V_4_reg_317_reg[28]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[28]_i_1__0 
       (.CI(\t_V_4_reg_317_reg[24]_i_1__0_n_0 ),
        .CO({\NLW_t_V_4_reg_317_reg[28]_i_1__0_CO_UNCONNECTED [3],\t_V_4_reg_317_reg[28]_i_1__0_n_1 ,\t_V_4_reg_317_reg[28]_i_1__0_n_2 ,\t_V_4_reg_317_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[28]_i_1__0_n_4 ,\t_V_4_reg_317_reg[28]_i_1__0_n_5 ,\t_V_4_reg_317_reg[28]_i_1__0_n_6 ,\t_V_4_reg_317_reg[28]_i_1__0_n_7 }),
        .S(t_V_4_reg_317_reg[31:28]));
  FDRE \t_V_4_reg_317_reg[29] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[28]_i_1__0_n_6 ),
        .Q(t_V_4_reg_317_reg[29]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[2] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[0]_i_3__0_n_5 ),
        .Q(t_V_4_reg_317_reg[2]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[30] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[28]_i_1__0_n_5 ),
        .Q(t_V_4_reg_317_reg[30]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[31] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[28]_i_1__0_n_4 ),
        .Q(t_V_4_reg_317_reg[31]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[3] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[0]_i_3__0_n_4 ),
        .Q(t_V_4_reg_317_reg[3]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[4] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[4]_i_1__0_n_7 ),
        .Q(t_V_4_reg_317_reg[4]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[4]_i_1__0 
       (.CI(\t_V_4_reg_317_reg[0]_i_3__0_n_0 ),
        .CO({\t_V_4_reg_317_reg[4]_i_1__0_n_0 ,\t_V_4_reg_317_reg[4]_i_1__0_n_1 ,\t_V_4_reg_317_reg[4]_i_1__0_n_2 ,\t_V_4_reg_317_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[4]_i_1__0_n_4 ,\t_V_4_reg_317_reg[4]_i_1__0_n_5 ,\t_V_4_reg_317_reg[4]_i_1__0_n_6 ,\t_V_4_reg_317_reg[4]_i_1__0_n_7 }),
        .S(t_V_4_reg_317_reg[7:4]));
  FDRE \t_V_4_reg_317_reg[5] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[4]_i_1__0_n_6 ),
        .Q(t_V_4_reg_317_reg[5]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[6] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[4]_i_1__0_n_5 ),
        .Q(t_V_4_reg_317_reg[6]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[7] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[4]_i_1__0_n_4 ),
        .Q(t_V_4_reg_317_reg[7]),
        .R(t_V_4_reg_317));
  FDRE \t_V_4_reg_317_reg[8] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[8]_i_1__0_n_7 ),
        .Q(t_V_4_reg_317_reg[8]),
        .R(t_V_4_reg_317));
  CARRY4 \t_V_4_reg_317_reg[8]_i_1__0 
       (.CI(\t_V_4_reg_317_reg[4]_i_1__0_n_0 ),
        .CO({\t_V_4_reg_317_reg[8]_i_1__0_n_0 ,\t_V_4_reg_317_reg[8]_i_1__0_n_1 ,\t_V_4_reg_317_reg[8]_i_1__0_n_2 ,\t_V_4_reg_317_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_4_reg_317_reg[8]_i_1__0_n_4 ,\t_V_4_reg_317_reg[8]_i_1__0_n_5 ,\t_V_4_reg_317_reg[8]_i_1__0_n_6 ,\t_V_4_reg_317_reg[8]_i_1__0_n_7 }),
        .S(t_V_4_reg_317_reg[11:8]));
  FDRE \t_V_4_reg_317_reg[9] 
       (.C(ap_clk),
        .CE(t_V_4_reg_3170),
        .D(\t_V_4_reg_317_reg[8]_i_1__0_n_6 ),
        .Q(t_V_4_reg_317_reg[9]),
        .R(t_V_4_reg_317));
  LUT3 #(
    .INIT(8'h08)) 
    \t_V_reg_306[31]_i_1__0 
       (.I0(grp_Filter2D_fu_92_ap_start_reg),
        .I1(\ap_CS_fsm_reg_n_0_[0] ),
        .I2(ap_CS_fsm_state10),
        .O(t_V_reg_306));
  FDRE \t_V_reg_306_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[0]),
        .Q(\t_V_reg_306_reg_n_0_[0] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[10]),
        .Q(\t_V_reg_306_reg_n_0_[10] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[11]),
        .Q(\t_V_reg_306_reg_n_0_[11] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[12]),
        .Q(\t_V_reg_306_reg_n_0_[12] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[13]),
        .Q(\t_V_reg_306_reg_n_0_[13] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[14]),
        .Q(\t_V_reg_306_reg_n_0_[14] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[15]),
        .Q(\t_V_reg_306_reg_n_0_[15] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[16]),
        .Q(\t_V_reg_306_reg_n_0_[16] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[17]),
        .Q(\t_V_reg_306_reg_n_0_[17] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[18]),
        .Q(\t_V_reg_306_reg_n_0_[18] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[19]),
        .Q(\t_V_reg_306_reg_n_0_[19] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[1]),
        .Q(\t_V_reg_306_reg_n_0_[1] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[20]),
        .Q(\t_V_reg_306_reg_n_0_[20] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[21]),
        .Q(\t_V_reg_306_reg_n_0_[21] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[22]),
        .Q(\t_V_reg_306_reg_n_0_[22] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[23]),
        .Q(\t_V_reg_306_reg_n_0_[23] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[24]),
        .Q(\t_V_reg_306_reg_n_0_[24] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[25]),
        .Q(\t_V_reg_306_reg_n_0_[25] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[26]),
        .Q(\t_V_reg_306_reg_n_0_[26] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[27]),
        .Q(\t_V_reg_306_reg_n_0_[27] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[28]),
        .Q(\t_V_reg_306_reg_n_0_[28] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[29]),
        .Q(\t_V_reg_306_reg_n_0_[29] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[2]),
        .Q(\t_V_reg_306_reg_n_0_[2] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[30]),
        .Q(\t_V_reg_306_reg_n_0_[30] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[31]),
        .Q(\t_V_reg_306_reg_n_0_[31] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[3]),
        .Q(\t_V_reg_306_reg_n_0_[3] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[4]),
        .Q(\t_V_reg_306_reg_n_0_[4] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[5]),
        .Q(\t_V_reg_306_reg_n_0_[5] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[6]),
        .Q(\t_V_reg_306_reg_n_0_[6] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[7]),
        .Q(\t_V_reg_306_reg_n_0_[7] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[8]),
        .Q(\t_V_reg_306_reg_n_0_[8] ),
        .R(t_V_reg_306));
  FDRE \t_V_reg_306_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state10),
        .D(i_V_reg_1408[9]),
        .Q(\t_V_reg_306_reg_n_0_[9] ),
        .R(t_V_reg_306));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp24_reg_1555_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,src_kernel_win_0_va_6_fu_982_p3}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp24_reg_1555_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp24_reg_1555_reg_BCOUT_UNCONNECTED[17:0]),
        .C({canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_0,canny_edge_mac_mulbW_U65_n_1,canny_edge_mac_mulbW_U65_n_2,canny_edge_mac_mulbW_U65_n_3,canny_edge_mac_mulbW_U65_n_4,canny_edge_mac_mulbW_U65_n_5,canny_edge_mac_mulbW_U65_n_6,canny_edge_mac_mulbW_U65_n_7,canny_edge_mac_mulbW_U65_n_8,canny_edge_mac_mulbW_U65_n_9}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp24_reg_1555_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp24_reg_1555_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_6_reg_15280),
        .CEA2(src_kernel_win_0_va_1_fu_1360),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(sum_V_1_1_reg_15500),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp24_reg_1555_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp24_reg_1555_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp24_reg_1555_reg_P_UNCONNECTED[47:11],tmp24_reg_1555_reg_n_95,tmp24_reg_1555_reg_n_96,tmp24_reg_1555_reg_n_97,tmp24_reg_1555_reg_n_98,tmp24_reg_1555_reg_n_99,tmp24_reg_1555_reg_n_100,tmp24_reg_1555_reg_n_101,tmp24_reg_1555_reg_n_102,tmp24_reg_1555_reg_n_103,tmp24_reg_1555_reg_n_104,tmp24_reg_1555_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp24_reg_1555_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp24_reg_1555_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp24_reg_1555_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp24_reg_1555_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h80)) 
    tmp24_reg_1555_reg_i_1__0
       (.I0(or_cond_i_reg_1499_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_enable_reg_pp0_iter3),
        .O(sum_V_1_1_reg_15500));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_10__0 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I3(\t_V_reg_306_reg_n_0_[25] ),
        .O(\tmp_10_reg_1431[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_12__0 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I3(\t_V_reg_306_reg_n_0_[23] ),
        .O(\tmp_10_reg_1431[0]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_13__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I3(\t_V_reg_306_reg_n_0_[21] ),
        .O(\tmp_10_reg_1431[0]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_14__0 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I3(\t_V_reg_306_reg_n_0_[19] ),
        .O(\tmp_10_reg_1431[0]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_15__0 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I3(\t_V_reg_306_reg_n_0_[17] ),
        .O(\tmp_10_reg_1431[0]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_16__0 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I3(\t_V_reg_306_reg_n_0_[23] ),
        .O(\tmp_10_reg_1431[0]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_17__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I3(\t_V_reg_306_reg_n_0_[21] ),
        .O(\tmp_10_reg_1431[0]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_18__0 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I3(\t_V_reg_306_reg_n_0_[19] ),
        .O(\tmp_10_reg_1431[0]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_19__0 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I3(\t_V_reg_306_reg_n_0_[17] ),
        .O(\tmp_10_reg_1431[0]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_21__0 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I3(\t_V_reg_306_reg_n_0_[15] ),
        .O(\tmp_10_reg_1431[0]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_22__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I3(\t_V_reg_306_reg_n_0_[13] ),
        .O(\tmp_10_reg_1431[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_23__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I3(\t_V_reg_306_reg_n_0_[11] ),
        .O(\tmp_10_reg_1431[0]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_24__0 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I3(\t_V_reg_306_reg_n_0_[9] ),
        .O(\tmp_10_reg_1431[0]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_25__0 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I3(\t_V_reg_306_reg_n_0_[15] ),
        .O(\tmp_10_reg_1431[0]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_26__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I3(\t_V_reg_306_reg_n_0_[13] ),
        .O(\tmp_10_reg_1431[0]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_27__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I3(\t_V_reg_306_reg_n_0_[11] ),
        .O(\tmp_10_reg_1431[0]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_28__0 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I3(\t_V_reg_306_reg_n_0_[9] ),
        .O(\tmp_10_reg_1431[0]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_29__0 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I3(\t_V_reg_306_reg_n_0_[7] ),
        .O(\tmp_10_reg_1431[0]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_30__0 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I3(\t_V_reg_306_reg_n_0_[5] ),
        .O(\tmp_10_reg_1431[0]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_31__0 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I3(\t_V_reg_306_reg_n_0_[3] ),
        .O(\tmp_10_reg_1431[0]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_32__0 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I3(\t_V_reg_306_reg_n_0_[1] ),
        .O(\tmp_10_reg_1431[0]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_33__0 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I3(\t_V_reg_306_reg_n_0_[7] ),
        .O(\tmp_10_reg_1431[0]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_34__0 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I3(\t_V_reg_306_reg_n_0_[5] ),
        .O(\tmp_10_reg_1431[0]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_35__0 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I3(\t_V_reg_306_reg_n_0_[3] ),
        .O(\tmp_10_reg_1431[0]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_36__0 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I3(\t_V_reg_306_reg_n_0_[1] ),
        .O(\tmp_10_reg_1431[0]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_3__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I3(\t_V_reg_306_reg_n_0_[31] ),
        .O(\tmp_10_reg_1431[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_4__0 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I3(\t_V_reg_306_reg_n_0_[29] ),
        .O(\tmp_10_reg_1431[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_5__0 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I3(\t_V_reg_306_reg_n_0_[27] ),
        .O(\tmp_10_reg_1431[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_10_reg_1431[0]_i_6__0 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I3(\t_V_reg_306_reg_n_0_[25] ),
        .O(\tmp_10_reg_1431[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_7__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I3(\t_V_reg_306_reg_n_0_[31] ),
        .O(\tmp_10_reg_1431[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_8__0 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I3(\t_V_reg_306_reg_n_0_[29] ),
        .O(\tmp_10_reg_1431[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_10_reg_1431[0]_i_9__0 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I3(\t_V_reg_306_reg_n_0_[27] ),
        .O(\tmp_10_reg_1431[0]_i_9__0_n_0 ));
  FDRE \tmp_10_reg_1431_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_10_fu_444_p2),
        .Q(tmp_10_reg_1431),
        .R(1'b0));
  CARRY4 \tmp_10_reg_1431_reg[0]_i_11__0 
       (.CI(\tmp_10_reg_1431_reg[0]_i_20__0_n_0 ),
        .CO({\tmp_10_reg_1431_reg[0]_i_11__0_n_0 ,\tmp_10_reg_1431_reg[0]_i_11__0_n_1 ,\tmp_10_reg_1431_reg[0]_i_11__0_n_2 ,\tmp_10_reg_1431_reg[0]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1431[0]_i_21__0_n_0 ,\tmp_10_reg_1431[0]_i_22__0_n_0 ,\tmp_10_reg_1431[0]_i_23__0_n_0 ,\tmp_10_reg_1431[0]_i_24__0_n_0 }),
        .O(\NLW_tmp_10_reg_1431_reg[0]_i_11__0_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1431[0]_i_25__0_n_0 ,\tmp_10_reg_1431[0]_i_26__0_n_0 ,\tmp_10_reg_1431[0]_i_27__0_n_0 ,\tmp_10_reg_1431[0]_i_28__0_n_0 }));
  CARRY4 \tmp_10_reg_1431_reg[0]_i_1__0 
       (.CI(\tmp_10_reg_1431_reg[0]_i_2__0_n_0 ),
        .CO({tmp_10_fu_444_p2,\tmp_10_reg_1431_reg[0]_i_1__0_n_1 ,\tmp_10_reg_1431_reg[0]_i_1__0_n_2 ,\tmp_10_reg_1431_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1431[0]_i_3__0_n_0 ,\tmp_10_reg_1431[0]_i_4__0_n_0 ,\tmp_10_reg_1431[0]_i_5__0_n_0 ,\tmp_10_reg_1431[0]_i_6__0_n_0 }),
        .O(\NLW_tmp_10_reg_1431_reg[0]_i_1__0_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1431[0]_i_7__0_n_0 ,\tmp_10_reg_1431[0]_i_8__0_n_0 ,\tmp_10_reg_1431[0]_i_9__0_n_0 ,\tmp_10_reg_1431[0]_i_10__0_n_0 }));
  CARRY4 \tmp_10_reg_1431_reg[0]_i_20__0 
       (.CI(1'b0),
        .CO({\tmp_10_reg_1431_reg[0]_i_20__0_n_0 ,\tmp_10_reg_1431_reg[0]_i_20__0_n_1 ,\tmp_10_reg_1431_reg[0]_i_20__0_n_2 ,\tmp_10_reg_1431_reg[0]_i_20__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1431[0]_i_29__0_n_0 ,\tmp_10_reg_1431[0]_i_30__0_n_0 ,\tmp_10_reg_1431[0]_i_31__0_n_0 ,\tmp_10_reg_1431[0]_i_32__0_n_0 }),
        .O(\NLW_tmp_10_reg_1431_reg[0]_i_20__0_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1431[0]_i_33__0_n_0 ,\tmp_10_reg_1431[0]_i_34__0_n_0 ,\tmp_10_reg_1431[0]_i_35__0_n_0 ,\tmp_10_reg_1431[0]_i_36__0_n_0 }));
  CARRY4 \tmp_10_reg_1431_reg[0]_i_2__0 
       (.CI(\tmp_10_reg_1431_reg[0]_i_11__0_n_0 ),
        .CO({\tmp_10_reg_1431_reg[0]_i_2__0_n_0 ,\tmp_10_reg_1431_reg[0]_i_2__0_n_1 ,\tmp_10_reg_1431_reg[0]_i_2__0_n_2 ,\tmp_10_reg_1431_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_10_reg_1431[0]_i_12__0_n_0 ,\tmp_10_reg_1431[0]_i_13__0_n_0 ,\tmp_10_reg_1431[0]_i_14__0_n_0 ,\tmp_10_reg_1431[0]_i_15__0_n_0 }),
        .O(\NLW_tmp_10_reg_1431_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\tmp_10_reg_1431[0]_i_16__0_n_0 ,\tmp_10_reg_1431[0]_i_17__0_n_0 ,\tmp_10_reg_1431[0]_i_18__0_n_0 ,\tmp_10_reg_1431[0]_i_19__0_n_0 }));
  FDRE \tmp_159_0_not_reg_1453_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_159_0_not_reg_1453_reg[0]_0 ),
        .Q(tmp_159_0_not_reg_1453),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_1_reg_1346[31]_i_1__0 
       (.I0(\ap_CS_fsm_reg_n_0_[0] ),
        .I1(grp_Filter2D_fu_92_ap_start_reg),
        .O(ap_NS_fsm1));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_1_reg_1346[3]_i_2__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\tmp_1_reg_1346[3]_i_2__0_n_0 ));
  FDRE \tmp_1_reg_1346_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[0]),
        .Q(tmp_1_reg_1346[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[10]),
        .Q(tmp_1_reg_1346[10]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[11]),
        .Q(tmp_1_reg_1346[11]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[11]_i_1__0 
       (.CI(\tmp_1_reg_1346_reg[7]_i_1__0_n_0 ),
        .CO({\tmp_1_reg_1346_reg[11]_i_1__0_n_0 ,\tmp_1_reg_1346_reg[11]_i_1__0_n_1 ,\tmp_1_reg_1346_reg[11]_i_1__0_n_2 ,\tmp_1_reg_1346_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[11:8]),
        .S(\tmp_1_reg_1346_reg[31]_0 [11:8]));
  FDRE \tmp_1_reg_1346_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[12]),
        .Q(tmp_1_reg_1346[12]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[13]),
        .Q(tmp_1_reg_1346[13]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[14]),
        .Q(tmp_1_reg_1346[14]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[15]),
        .Q(tmp_1_reg_1346[15]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[15]_i_1__0 
       (.CI(\tmp_1_reg_1346_reg[11]_i_1__0_n_0 ),
        .CO({\tmp_1_reg_1346_reg[15]_i_1__0_n_0 ,\tmp_1_reg_1346_reg[15]_i_1__0_n_1 ,\tmp_1_reg_1346_reg[15]_i_1__0_n_2 ,\tmp_1_reg_1346_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[15:12]),
        .S(\tmp_1_reg_1346_reg[31]_0 [15:12]));
  FDRE \tmp_1_reg_1346_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[16]),
        .Q(tmp_1_reg_1346[16]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[17]),
        .Q(tmp_1_reg_1346[17]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[18]),
        .Q(tmp_1_reg_1346[18]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[19]),
        .Q(tmp_1_reg_1346[19]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[19]_i_1__0 
       (.CI(\tmp_1_reg_1346_reg[15]_i_1__0_n_0 ),
        .CO({\tmp_1_reg_1346_reg[19]_i_1__0_n_0 ,\tmp_1_reg_1346_reg[19]_i_1__0_n_1 ,\tmp_1_reg_1346_reg[19]_i_1__0_n_2 ,\tmp_1_reg_1346_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[19:16]),
        .S(\tmp_1_reg_1346_reg[31]_0 [19:16]));
  FDRE \tmp_1_reg_1346_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[1]),
        .Q(tmp_1_reg_1346[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[20]),
        .Q(tmp_1_reg_1346[20]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[21]),
        .Q(tmp_1_reg_1346[21]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[22]),
        .Q(tmp_1_reg_1346[22]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[23]),
        .Q(tmp_1_reg_1346[23]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[23]_i_1__0 
       (.CI(\tmp_1_reg_1346_reg[19]_i_1__0_n_0 ),
        .CO({\tmp_1_reg_1346_reg[23]_i_1__0_n_0 ,\tmp_1_reg_1346_reg[23]_i_1__0_n_1 ,\tmp_1_reg_1346_reg[23]_i_1__0_n_2 ,\tmp_1_reg_1346_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[23:20]),
        .S(\tmp_1_reg_1346_reg[31]_0 [23:20]));
  FDRE \tmp_1_reg_1346_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[24]),
        .Q(tmp_1_reg_1346[24]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[25]),
        .Q(tmp_1_reg_1346[25]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[26]),
        .Q(tmp_1_reg_1346[26]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[27]),
        .Q(tmp_1_reg_1346[27]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[27]_i_1__0 
       (.CI(\tmp_1_reg_1346_reg[23]_i_1__0_n_0 ),
        .CO({\tmp_1_reg_1346_reg[27]_i_1__0_n_0 ,\tmp_1_reg_1346_reg[27]_i_1__0_n_1 ,\tmp_1_reg_1346_reg[27]_i_1__0_n_2 ,\tmp_1_reg_1346_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[27:24]),
        .S(\tmp_1_reg_1346_reg[31]_0 [27:24]));
  FDRE \tmp_1_reg_1346_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[28]),
        .Q(tmp_1_reg_1346[28]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[29]),
        .Q(tmp_1_reg_1346[29]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[2]),
        .Q(tmp_1_reg_1346[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[30]),
        .Q(tmp_1_reg_1346[30]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[31]),
        .Q(tmp_1_reg_1346[31]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[31]_i_2__0 
       (.CI(\tmp_1_reg_1346_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_tmp_1_reg_1346_reg[31]_i_2__0_CO_UNCONNECTED [3],\tmp_1_reg_1346_reg[31]_i_2__0_n_1 ,\tmp_1_reg_1346_reg[31]_i_2__0_n_2 ,\tmp_1_reg_1346_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[31:28]),
        .S(\tmp_1_reg_1346_reg[31]_0 [31:28]));
  FDRE \tmp_1_reg_1346_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[3]),
        .Q(tmp_1_reg_1346[3]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp_1_reg_1346_reg[3]_i_1__0_n_0 ,\tmp_1_reg_1346_reg[3]_i_1__0_n_1 ,\tmp_1_reg_1346_reg[3]_i_1__0_n_2 ,\tmp_1_reg_1346_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_1_reg_1346_reg[31]_0 [1],1'b0}),
        .O(tmp_1_fu_334_p2[3:0]),
        .S({\tmp_1_reg_1346_reg[31]_0 [3:2],\tmp_1_reg_1346[3]_i_2__0_n_0 ,\tmp_1_reg_1346_reg[31]_0 [0]}));
  FDRE \tmp_1_reg_1346_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[4]),
        .Q(tmp_1_reg_1346[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[5]),
        .Q(tmp_1_reg_1346[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[6]),
        .Q(tmp_1_reg_1346[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[7]),
        .Q(tmp_1_reg_1346[7]),
        .R(1'b0));
  CARRY4 \tmp_1_reg_1346_reg[7]_i_1__0 
       (.CI(\tmp_1_reg_1346_reg[3]_i_1__0_n_0 ),
        .CO({\tmp_1_reg_1346_reg[7]_i_1__0_n_0 ,\tmp_1_reg_1346_reg[7]_i_1__0_n_1 ,\tmp_1_reg_1346_reg[7]_i_1__0_n_2 ,\tmp_1_reg_1346_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_1_fu_334_p2[7:4]),
        .S(\tmp_1_reg_1346_reg[31]_0 [7:4]));
  FDRE \tmp_1_reg_1346_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[8]),
        .Q(tmp_1_reg_1346[8]),
        .R(1'b0));
  FDRE \tmp_1_reg_1346_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_1_fu_334_p2[9]),
        .Q(tmp_1_reg_1346[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA0AAA3AA)) 
    \tmp_203_1_reg_1427[0]_i_1__0 
       (.I0(\tmp_203_1_reg_1427_reg_n_0_[0] ),
        .I1(icmp_fu_426_p2),
        .I2(exitcond461_i_fu_400_p2),
        .I3(ap_CS_fsm_state2),
        .I4(\t_V_reg_306_reg_n_0_[0] ),
        .O(\tmp_203_1_reg_1427[0]_i_1__0_n_0 ));
  FDRE \tmp_203_1_reg_1427_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_203_1_reg_1427[0]_i_1__0_n_0 ),
        .Q(\tmp_203_1_reg_1427_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_reg_1358[0]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [0]),
        .O(tmp_2_fu_346_p2));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \tmp_2_reg_1358[1]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [0]),
        .O(\tmp_2_reg_1358[1]_i_1__0_n_0 ));
  FDRE \tmp_2_reg_1358_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_2_fu_346_p2),
        .Q(tmp_2_reg_1358[0]),
        .R(1'b0));
  FDRE \tmp_2_reg_1358_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_2_reg_1358[1]_i_1__0_n_0 ),
        .Q(tmp_2_reg_1358[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_42_reg_1458[0]_i_1__0 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_reg_1438[0]),
        .O(row_assign_s_fu_691_p22_out[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \tmp_42_reg_1458[1]_i_1__0 
       (.I0(Q),
        .I1(tmp_10_reg_1431),
        .O(tmp_42_reg_14580));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_42_reg_1458[1]_i_2__0 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_reg_1438[0]),
        .I2(p_neg465_i_reg_1351[1]),
        .I3(y_reg_1438[1]),
        .O(row_assign_s_fu_691_p22_out[1]));
  FDRE \tmp_42_reg_1458_reg[0] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_s_fu_691_p22_out[0]),
        .Q(tmp_42_reg_1458[0]),
        .R(1'b0));
  FDRE \tmp_42_reg_1458_reg[1] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_s_fu_691_p22_out[1]),
        .Q(tmp_42_reg_1458[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_43_reg_1463[0]_i_1__0 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_1_reg_1443[0]),
        .O(row_assign_10_1_fu_699_p21_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_43_reg_1463[1]_i_1__0 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_1_reg_1443[0]),
        .I2(y_1_reg_1443[1]),
        .I3(p_neg465_i_reg_1351[1]),
        .O(row_assign_10_1_fu_699_p21_out[1]));
  FDRE \tmp_43_reg_1463_reg[0] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_10_1_fu_699_p21_out[0]),
        .Q(tmp_43_reg_1463[0]),
        .R(1'b0));
  FDRE \tmp_43_reg_1463_reg[1] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_10_1_fu_699_p21_out[1]),
        .Q(tmp_43_reg_1463[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_44_reg_1468[0]_i_1__0 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_2_reg_1448[0]),
        .O(row_assign_10_2_fu_707_p20_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_44_reg_1468[1]_i_1__0 
       (.I0(p_neg465_i_reg_1351[0]),
        .I1(y_2_reg_1448[0]),
        .I2(y_2_reg_1448[1]),
        .I3(p_neg465_i_reg_1351[1]),
        .O(row_assign_10_2_fu_707_p20_out[1]));
  FDRE \tmp_44_reg_1468_reg[0] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_10_2_fu_707_p20_out[0]),
        .Q(tmp_44_reg_1468[0]),
        .R(1'b0));
  FDRE \tmp_44_reg_1468_reg[1] 
       (.C(ap_clk),
        .CE(tmp_42_reg_14580),
        .D(row_assign_10_2_fu_707_p20_out[1]),
        .Q(tmp_44_reg_1468[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \tmp_48_reg_1509[0]_i_1__0 
       (.I0(x_reg_1486[0]),
        .I1(tmp_2_reg_1358[0]),
        .O(col_assign_1_fu_849_p23_out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \tmp_48_reg_1509[1]_i_1__0 
       (.I0(exitcond460_i_reg_1473),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(k_buf_0_val_3_addr_reg_15030));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    \tmp_48_reg_1509[1]_i_2__0 
       (.I0(tmp_2_reg_1358[0]),
        .I1(x_reg_1486[0]),
        .I2(tmp_2_reg_1358[1]),
        .I3(x_reg_1486[1]),
        .O(col_assign_1_fu_849_p23_out[1]));
  FDRE \tmp_48_reg_1509_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(col_assign_1_fu_849_p23_out[0]),
        .Q(tmp_48_reg_1509[0]),
        .R(1'b0));
  FDRE \tmp_48_reg_1509_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_0_val_3_addr_reg_15030),
        .D(col_assign_1_fu_849_p23_out[1]),
        .Q(tmp_48_reg_1509[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_6_reg_1400[10]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [8]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I3(\tmp_6_reg_1400[10]_i_2__0_n_0 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I5(\tmp_s_reg_1341_reg[31]_0 [7]),
        .O(tmp_6_fu_394_p2[10]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_6_reg_1400[10]_i_2__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [4]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I3(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [3]),
        .O(\tmp_6_reg_1400[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \tmp_6_reg_1400[3]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [2]),
        .O(tmp_6_fu_394_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_6_reg_1400[4]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I3(\tmp_s_reg_1341_reg[31]_0 [2]),
        .O(\tmp_6_reg_1400[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    \tmp_6_reg_1400[5]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I3(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [4]),
        .O(tmp_6_fu_394_p2[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \tmp_6_reg_1400[6]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I3(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I5(\tmp_s_reg_1341_reg[31]_0 [4]),
        .O(\tmp_6_reg_1400[6]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hA9)) 
    \tmp_6_reg_1400[7]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I1(\tmp_6_reg_1400[10]_i_2__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [5]),
        .O(\tmp_6_reg_1400[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \tmp_6_reg_1400[8]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I2(\tmp_6_reg_1400[10]_i_2__0_n_0 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [6]),
        .O(tmp_6_fu_394_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \tmp_6_reg_1400[9]_i_1__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [8]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I2(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I3(\tmp_6_reg_1400[10]_i_2__0_n_0 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [5]),
        .O(tmp_6_fu_394_p2[9]));
  FDRE \tmp_6_reg_1400_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[10]),
        .Q(tmp_6_reg_1400_reg__0__0[9]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[3]),
        .Q(tmp_6_reg_1400_reg__0__0[2]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_6_reg_1400[4]_i_1__0_n_0 ),
        .Q(tmp_6_reg_1400_reg__0__0[3]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[5]),
        .Q(tmp_6_reg_1400_reg__0__0[4]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_6_reg_1400[6]_i_1__0_n_0 ),
        .Q(tmp_6_reg_1400_reg__0__0[5]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(\tmp_6_reg_1400[7]_i_1__0_n_0 ),
        .Q(tmp_6_reg_1400_reg__0__0[6]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[8]),
        .Q(tmp_6_reg_1400_reg__0__0[7]),
        .R(1'b0));
  FDRE \tmp_6_reg_1400_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_6_fu_394_p2[9]),
        .Q(tmp_6_reg_1400_reg__0__0[8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_10__0 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I3(\t_V_reg_306_reg_n_0_[25] ),
        .O(\tmp_7_reg_1413[0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_12__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I1(\t_V_reg_306_reg_n_0_[22] ),
        .I2(\t_V_reg_306_reg_n_0_[23] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [23]),
        .O(\tmp_7_reg_1413[0]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_13__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I1(\t_V_reg_306_reg_n_0_[20] ),
        .I2(\t_V_reg_306_reg_n_0_[21] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [21]),
        .O(\tmp_7_reg_1413[0]_i_13__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_14__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I1(\t_V_reg_306_reg_n_0_[18] ),
        .I2(\t_V_reg_306_reg_n_0_[19] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [19]),
        .O(\tmp_7_reg_1413[0]_i_14__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_15__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I1(\t_V_reg_306_reg_n_0_[16] ),
        .I2(\t_V_reg_306_reg_n_0_[17] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [17]),
        .O(\tmp_7_reg_1413[0]_i_15__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_16__0 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I3(\t_V_reg_306_reg_n_0_[23] ),
        .O(\tmp_7_reg_1413[0]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_17__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I3(\t_V_reg_306_reg_n_0_[21] ),
        .O(\tmp_7_reg_1413[0]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_18__0 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I3(\t_V_reg_306_reg_n_0_[19] ),
        .O(\tmp_7_reg_1413[0]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_19__0 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I3(\t_V_reg_306_reg_n_0_[17] ),
        .O(\tmp_7_reg_1413[0]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_21__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I1(\t_V_reg_306_reg_n_0_[14] ),
        .I2(\t_V_reg_306_reg_n_0_[15] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [15]),
        .O(\tmp_7_reg_1413[0]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_22__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I1(\t_V_reg_306_reg_n_0_[12] ),
        .I2(\t_V_reg_306_reg_n_0_[13] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [13]),
        .O(\tmp_7_reg_1413[0]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_23__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I1(\t_V_reg_306_reg_n_0_[10] ),
        .I2(\t_V_reg_306_reg_n_0_[11] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [11]),
        .O(\tmp_7_reg_1413[0]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_24__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I1(\t_V_reg_306_reg_n_0_[8] ),
        .I2(\t_V_reg_306_reg_n_0_[9] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [9]),
        .O(\tmp_7_reg_1413[0]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_25__0 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I3(\t_V_reg_306_reg_n_0_[15] ),
        .O(\tmp_7_reg_1413[0]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_26__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I3(\t_V_reg_306_reg_n_0_[13] ),
        .O(\tmp_7_reg_1413[0]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_27__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I3(\t_V_reg_306_reg_n_0_[11] ),
        .O(\tmp_7_reg_1413[0]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_28__0 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I3(\t_V_reg_306_reg_n_0_[9] ),
        .O(\tmp_7_reg_1413[0]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_29__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I1(\t_V_reg_306_reg_n_0_[6] ),
        .I2(\t_V_reg_306_reg_n_0_[7] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [7]),
        .O(\tmp_7_reg_1413[0]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_30__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I1(\t_V_reg_306_reg_n_0_[4] ),
        .I2(\t_V_reg_306_reg_n_0_[5] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [5]),
        .O(\tmp_7_reg_1413[0]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_31__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I1(\t_V_reg_306_reg_n_0_[2] ),
        .I2(\t_V_reg_306_reg_n_0_[3] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [3]),
        .O(\tmp_7_reg_1413[0]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_32__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(\t_V_reg_306_reg_n_0_[0] ),
        .I2(\t_V_reg_306_reg_n_0_[1] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\tmp_7_reg_1413[0]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_33__0 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I3(\t_V_reg_306_reg_n_0_[7] ),
        .O(\tmp_7_reg_1413[0]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_34__0 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I3(\t_V_reg_306_reg_n_0_[5] ),
        .O(\tmp_7_reg_1413[0]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_35__0 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I3(\t_V_reg_306_reg_n_0_[3] ),
        .O(\tmp_7_reg_1413[0]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_36__0 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I3(\t_V_reg_306_reg_n_0_[1] ),
        .O(\tmp_7_reg_1413[0]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_3__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I1(\t_V_reg_306_reg_n_0_[30] ),
        .I2(\t_V_reg_306_reg_n_0_[31] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [31]),
        .O(\tmp_7_reg_1413[0]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_4__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I1(\t_V_reg_306_reg_n_0_[28] ),
        .I2(\t_V_reg_306_reg_n_0_[29] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [29]),
        .O(\tmp_7_reg_1413[0]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_5__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I1(\t_V_reg_306_reg_n_0_[26] ),
        .I2(\t_V_reg_306_reg_n_0_[27] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [27]),
        .O(\tmp_7_reg_1413[0]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_7_reg_1413[0]_i_6__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I1(\t_V_reg_306_reg_n_0_[24] ),
        .I2(\t_V_reg_306_reg_n_0_[25] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [25]),
        .O(\tmp_7_reg_1413[0]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_7__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I3(\t_V_reg_306_reg_n_0_[31] ),
        .O(\tmp_7_reg_1413[0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_8__0 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I3(\t_V_reg_306_reg_n_0_[29] ),
        .O(\tmp_7_reg_1413[0]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_reg_1413[0]_i_9__0 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I3(\t_V_reg_306_reg_n_0_[27] ),
        .O(\tmp_7_reg_1413[0]_i_9__0_n_0 ));
  FDRE \tmp_7_reg_1413_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_7_fu_411_p2),
        .Q(tmp_7_reg_1413),
        .R(1'b0));
  CARRY4 \tmp_7_reg_1413_reg[0]_i_11__0 
       (.CI(\tmp_7_reg_1413_reg[0]_i_20__0_n_0 ),
        .CO({\tmp_7_reg_1413_reg[0]_i_11__0_n_0 ,\tmp_7_reg_1413_reg[0]_i_11__0_n_1 ,\tmp_7_reg_1413_reg[0]_i_11__0_n_2 ,\tmp_7_reg_1413_reg[0]_i_11__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_1413[0]_i_21__0_n_0 ,\tmp_7_reg_1413[0]_i_22__0_n_0 ,\tmp_7_reg_1413[0]_i_23__0_n_0 ,\tmp_7_reg_1413[0]_i_24__0_n_0 }),
        .O(\NLW_tmp_7_reg_1413_reg[0]_i_11__0_O_UNCONNECTED [3:0]),
        .S({\tmp_7_reg_1413[0]_i_25__0_n_0 ,\tmp_7_reg_1413[0]_i_26__0_n_0 ,\tmp_7_reg_1413[0]_i_27__0_n_0 ,\tmp_7_reg_1413[0]_i_28__0_n_0 }));
  CARRY4 \tmp_7_reg_1413_reg[0]_i_1__0 
       (.CI(\tmp_7_reg_1413_reg[0]_i_2__0_n_0 ),
        .CO({tmp_7_fu_411_p2,\tmp_7_reg_1413_reg[0]_i_1__0_n_1 ,\tmp_7_reg_1413_reg[0]_i_1__0_n_2 ,\tmp_7_reg_1413_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_1413[0]_i_3__0_n_0 ,\tmp_7_reg_1413[0]_i_4__0_n_0 ,\tmp_7_reg_1413[0]_i_5__0_n_0 ,\tmp_7_reg_1413[0]_i_6__0_n_0 }),
        .O(\NLW_tmp_7_reg_1413_reg[0]_i_1__0_O_UNCONNECTED [3:0]),
        .S({\tmp_7_reg_1413[0]_i_7__0_n_0 ,\tmp_7_reg_1413[0]_i_8__0_n_0 ,\tmp_7_reg_1413[0]_i_9__0_n_0 ,\tmp_7_reg_1413[0]_i_10__0_n_0 }));
  CARRY4 \tmp_7_reg_1413_reg[0]_i_20__0 
       (.CI(1'b0),
        .CO({\tmp_7_reg_1413_reg[0]_i_20__0_n_0 ,\tmp_7_reg_1413_reg[0]_i_20__0_n_1 ,\tmp_7_reg_1413_reg[0]_i_20__0_n_2 ,\tmp_7_reg_1413_reg[0]_i_20__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_1413[0]_i_29__0_n_0 ,\tmp_7_reg_1413[0]_i_30__0_n_0 ,\tmp_7_reg_1413[0]_i_31__0_n_0 ,\tmp_7_reg_1413[0]_i_32__0_n_0 }),
        .O(\NLW_tmp_7_reg_1413_reg[0]_i_20__0_O_UNCONNECTED [3:0]),
        .S({\tmp_7_reg_1413[0]_i_33__0_n_0 ,\tmp_7_reg_1413[0]_i_34__0_n_0 ,\tmp_7_reg_1413[0]_i_35__0_n_0 ,\tmp_7_reg_1413[0]_i_36__0_n_0 }));
  CARRY4 \tmp_7_reg_1413_reg[0]_i_2__0 
       (.CI(\tmp_7_reg_1413_reg[0]_i_11__0_n_0 ),
        .CO({\tmp_7_reg_1413_reg[0]_i_2__0_n_0 ,\tmp_7_reg_1413_reg[0]_i_2__0_n_1 ,\tmp_7_reg_1413_reg[0]_i_2__0_n_2 ,\tmp_7_reg_1413_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_reg_1413[0]_i_12__0_n_0 ,\tmp_7_reg_1413[0]_i_13__0_n_0 ,\tmp_7_reg_1413[0]_i_14__0_n_0 ,\tmp_7_reg_1413[0]_i_15__0_n_0 }),
        .O(\NLW_tmp_7_reg_1413_reg[0]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\tmp_7_reg_1413[0]_i_16__0_n_0 ,\tmp_7_reg_1413[0]_i_17__0_n_0 ,\tmp_7_reg_1413[0]_i_18__0_n_0 ,\tmp_7_reg_1413[0]_i_19__0_n_0 }));
  LUT5 #(
    .INIT(32'hA3AAA0AA)) 
    \tmp_9_reg_1423[0]_i_1__0 
       (.I0(\tmp_9_reg_1423_reg_n_0_[0] ),
        .I1(icmp_fu_426_p2),
        .I2(exitcond461_i_fu_400_p2),
        .I3(ap_CS_fsm_state2),
        .I4(\t_V_reg_306_reg_n_0_[0] ),
        .O(\tmp_9_reg_1423[0]_i_1__0_n_0 ));
  FDRE \tmp_9_reg_1423_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_reg_1423[0]_i_1__0_n_0 ),
        .Q(\tmp_9_reg_1423_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_s_reg_1341[3]_i_2__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .O(\tmp_s_reg_1341[3]_i_2__0_n_0 ));
  FDRE \tmp_s_reg_1341_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[0]),
        .Q(tmp_s_reg_1341[0]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[10]),
        .Q(tmp_s_reg_1341[10]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[11]),
        .Q(tmp_s_reg_1341[11]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[11]_i_1__0 
       (.CI(\tmp_s_reg_1341_reg[7]_i_1__0_n_0 ),
        .CO({\tmp_s_reg_1341_reg[11]_i_1__0_n_0 ,\tmp_s_reg_1341_reg[11]_i_1__0_n_1 ,\tmp_s_reg_1341_reg[11]_i_1__0_n_2 ,\tmp_s_reg_1341_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[11:8]),
        .S(\tmp_s_reg_1341_reg[31]_0 [11:8]));
  FDRE \tmp_s_reg_1341_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[12]),
        .Q(tmp_s_reg_1341[12]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[13]),
        .Q(tmp_s_reg_1341[13]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[14]),
        .Q(tmp_s_reg_1341[14]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[15]),
        .Q(tmp_s_reg_1341[15]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[15]_i_1__0 
       (.CI(\tmp_s_reg_1341_reg[11]_i_1__0_n_0 ),
        .CO({\tmp_s_reg_1341_reg[15]_i_1__0_n_0 ,\tmp_s_reg_1341_reg[15]_i_1__0_n_1 ,\tmp_s_reg_1341_reg[15]_i_1__0_n_2 ,\tmp_s_reg_1341_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[15:12]),
        .S(\tmp_s_reg_1341_reg[31]_0 [15:12]));
  FDRE \tmp_s_reg_1341_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[16]),
        .Q(tmp_s_reg_1341[16]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[17]),
        .Q(tmp_s_reg_1341[17]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[18]),
        .Q(tmp_s_reg_1341[18]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[19]),
        .Q(tmp_s_reg_1341[19]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[19]_i_1__0 
       (.CI(\tmp_s_reg_1341_reg[15]_i_1__0_n_0 ),
        .CO({\tmp_s_reg_1341_reg[19]_i_1__0_n_0 ,\tmp_s_reg_1341_reg[19]_i_1__0_n_1 ,\tmp_s_reg_1341_reg[19]_i_1__0_n_2 ,\tmp_s_reg_1341_reg[19]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[19:16]),
        .S(\tmp_s_reg_1341_reg[31]_0 [19:16]));
  FDRE \tmp_s_reg_1341_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[1]),
        .Q(tmp_s_reg_1341[1]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[20]),
        .Q(tmp_s_reg_1341[20]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[21]),
        .Q(tmp_s_reg_1341[21]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[22]),
        .Q(tmp_s_reg_1341[22]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[23]),
        .Q(tmp_s_reg_1341[23]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[23]_i_1__0 
       (.CI(\tmp_s_reg_1341_reg[19]_i_1__0_n_0 ),
        .CO({\tmp_s_reg_1341_reg[23]_i_1__0_n_0 ,\tmp_s_reg_1341_reg[23]_i_1__0_n_1 ,\tmp_s_reg_1341_reg[23]_i_1__0_n_2 ,\tmp_s_reg_1341_reg[23]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[23:20]),
        .S(\tmp_s_reg_1341_reg[31]_0 [23:20]));
  FDRE \tmp_s_reg_1341_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[24]),
        .Q(tmp_s_reg_1341[24]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[25]),
        .Q(tmp_s_reg_1341[25]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[26]),
        .Q(tmp_s_reg_1341[26]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[27]),
        .Q(tmp_s_reg_1341[27]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[27]_i_1__0 
       (.CI(\tmp_s_reg_1341_reg[23]_i_1__0_n_0 ),
        .CO({\tmp_s_reg_1341_reg[27]_i_1__0_n_0 ,\tmp_s_reg_1341_reg[27]_i_1__0_n_1 ,\tmp_s_reg_1341_reg[27]_i_1__0_n_2 ,\tmp_s_reg_1341_reg[27]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[27:24]),
        .S(\tmp_s_reg_1341_reg[31]_0 [27:24]));
  FDRE \tmp_s_reg_1341_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[28]),
        .Q(tmp_s_reg_1341[28]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[29]),
        .Q(tmp_s_reg_1341[29]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[2]),
        .Q(tmp_s_reg_1341[2]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[30]),
        .Q(tmp_s_reg_1341[30]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[31]),
        .Q(tmp_s_reg_1341[31]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[31]_i_1__0 
       (.CI(\tmp_s_reg_1341_reg[27]_i_1__0_n_0 ),
        .CO({\NLW_tmp_s_reg_1341_reg[31]_i_1__0_CO_UNCONNECTED [3],\tmp_s_reg_1341_reg[31]_i_1__0_n_1 ,\tmp_s_reg_1341_reg[31]_i_1__0_n_2 ,\tmp_s_reg_1341_reg[31]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[31:28]),
        .S(\tmp_s_reg_1341_reg[31]_0 [31:28]));
  FDRE \tmp_s_reg_1341_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[3]),
        .Q(tmp_s_reg_1341[3]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\tmp_s_reg_1341_reg[3]_i_1__0_n_0 ,\tmp_s_reg_1341_reg[3]_i_1__0_n_1 ,\tmp_s_reg_1341_reg[3]_i_1__0_n_2 ,\tmp_s_reg_1341_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_s_reg_1341_reg[31]_0 [1],1'b0}),
        .O(tmp_s_fu_328_p2[3:0]),
        .S({\tmp_s_reg_1341_reg[31]_0 [3:2],\tmp_s_reg_1341[3]_i_2__0_n_0 ,\tmp_s_reg_1341_reg[31]_0 [0]}));
  FDRE \tmp_s_reg_1341_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[4]),
        .Q(tmp_s_reg_1341[4]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[5]),
        .Q(tmp_s_reg_1341[5]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[6]),
        .Q(tmp_s_reg_1341[6]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[7]),
        .Q(tmp_s_reg_1341[7]),
        .R(1'b0));
  CARRY4 \tmp_s_reg_1341_reg[7]_i_1__0 
       (.CI(\tmp_s_reg_1341_reg[3]_i_1__0_n_0 ),
        .CO({\tmp_s_reg_1341_reg[7]_i_1__0_n_0 ,\tmp_s_reg_1341_reg[7]_i_1__0_n_1 ,\tmp_s_reg_1341_reg[7]_i_1__0_n_2 ,\tmp_s_reg_1341_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(tmp_s_fu_328_p2[7:4]),
        .S(\tmp_s_reg_1341_reg[31]_0 [7:4]));
  FDRE \tmp_s_reg_1341_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[8]),
        .Q(tmp_s_reg_1341[8]),
        .R(1'b0));
  FDRE \tmp_s_reg_1341_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm1),
        .D(tmp_s_fu_328_p2[9]),
        .Q(tmp_s_reg_1341[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h45FF00BA)) 
    \x_reg_1486[0]_i_1__0 
       (.I0(tmp_18_fu_795_p2),
        .I1(p_0_in1_in),
        .I2(tmp_17_fu_762_p2),
        .I3(t_V_4_reg_317_reg__0),
        .I4(p_assign_2_fu_800_p2[0]),
        .O(x_fu_831_p3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_100__0 
       (.I0(t_V_4_reg_317_reg[14]),
        .O(\x_reg_1486[10]_i_100__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_101__0 
       (.I0(t_V_4_reg_317_reg[13]),
        .O(\x_reg_1486[10]_i_101__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_102__0 
       (.I0(t_V_4_reg_317_reg[12]),
        .O(\x_reg_1486[10]_i_102__0_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \x_reg_1486[10]_i_11__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [31]),
        .I1(p_assign_1_fu_781_p2[31]),
        .I2(p_0_in1_in),
        .I3(\tmp_s_reg_1341_reg[31]_0 [30]),
        .I4(\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_6 ),
        .I5(p_assign_1_fu_781_p2[30]),
        .O(\x_reg_1486[10]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_12__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [29]),
        .I1(\x_reg_1486[10]_i_36__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [28]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[28]),
        .O(\x_reg_1486[10]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_13__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [27]),
        .I1(\x_reg_1486[10]_i_37__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [26]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[26]),
        .O(\x_reg_1486[10]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_14__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [25]),
        .I1(\x_reg_1486[10]_i_39__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [24]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[24]),
        .O(\x_reg_1486[10]_i_14__0_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \x_reg_1486[10]_i_15__0 
       (.I0(p_assign_1_fu_781_p2[31]),
        .I1(\tmp_s_reg_1341_reg[31]_0 [31]),
        .I2(p_assign_1_fu_781_p2[30]),
        .I3(p_0_in1_in),
        .I4(\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_6 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [30]),
        .O(\x_reg_1486[10]_i_15__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_16__0 
       (.I0(\x_reg_1486[10]_i_40__0_n_0 ),
        .I1(p_assign_1_fu_781_p2[28]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [28]),
        .O(\x_reg_1486[10]_i_16__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_17__0 
       (.I0(\x_reg_1486[10]_i_41__0_n_0 ),
        .I1(p_assign_1_fu_781_p2[26]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_6 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [26]),
        .O(\x_reg_1486[10]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_18__0 
       (.I0(\x_reg_1486[10]_i_42__0_n_0 ),
        .I1(p_assign_1_fu_781_p2[24]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [24]),
        .O(\x_reg_1486[10]_i_18__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_19__0 
       (.I0(t_V_4_reg_317_reg[12]),
        .O(\x_reg_1486[10]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[10]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[10]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[10]_i_4__0_n_6 ),
        .I5(p_assign_2_fu_800_p2[10]),
        .O(x_fu_831_p3[10]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_20__0 
       (.I0(t_V_4_reg_317_reg[11]),
        .O(\x_reg_1486[10]_i_20__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_21__0 
       (.I0(t_V_4_reg_317_reg[10]),
        .O(\x_reg_1486[10]_i_21__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_22__0 
       (.I0(t_V_4_reg_317_reg[9]),
        .O(\x_reg_1486[10]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_23__0 
       (.I0(tmp_6_reg_1400_reg__0__0[9]),
        .I1(\x_reg_1486_reg[10]_i_4__0_n_6 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[10]),
        .O(\x_reg_1486[10]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_24__0 
       (.I0(tmp_6_reg_1400_reg__0__0[8]),
        .I1(\x_reg_1486_reg[10]_i_4__0_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[9]),
        .O(\x_reg_1486[10]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_25__0 
       (.I0(tmp_6_reg_1400_reg__0__0[7]),
        .I1(\x_reg_1486_reg[8]_i_2__0_n_4 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[8]),
        .O(\x_reg_1486[10]_i_25__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_27__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [23]),
        .I1(\x_reg_1486[10]_i_52__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [22]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[22]),
        .O(\x_reg_1486[10]_i_27__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_28__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [21]),
        .I1(\x_reg_1486[10]_i_54__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [20]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[20]),
        .O(\x_reg_1486[10]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_29__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [19]),
        .I1(\x_reg_1486[10]_i_55__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [18]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[18]),
        .O(\x_reg_1486[10]_i_29__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_30__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [17]),
        .I1(\x_reg_1486[10]_i_57__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [16]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[16]),
        .O(\x_reg_1486[10]_i_30__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_31__0 
       (.I0(\x_reg_1486[10]_i_58__0_n_0 ),
        .I1(p_assign_1_fu_781_p2[22]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_6 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [22]),
        .O(\x_reg_1486[10]_i_31__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_32__0 
       (.I0(\x_reg_1486[10]_i_59__0_n_0 ),
        .I1(p_assign_1_fu_781_p2[20]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [20]),
        .O(\x_reg_1486[10]_i_32__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_33__0 
       (.I0(\x_reg_1486[10]_i_60__0_n_0 ),
        .I1(p_assign_1_fu_781_p2[18]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_6 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [18]),
        .O(\x_reg_1486[10]_i_33__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_34__0 
       (.I0(\x_reg_1486[10]_i_61__0_n_0 ),
        .I1(p_assign_1_fu_781_p2[16]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [16]),
        .O(\x_reg_1486[10]_i_34__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_36__0 
       (.I0(p_assign_1_fu_781_p2[29]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_7 ),
        .O(\x_reg_1486[10]_i_36__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_37__0 
       (.I0(p_assign_1_fu_781_p2[27]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_5 ),
        .O(\x_reg_1486[10]_i_37__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_39__0 
       (.I0(p_assign_1_fu_781_p2[25]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_7 ),
        .O(\x_reg_1486[10]_i_39__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_40__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [29]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_4__0_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[29]),
        .O(\x_reg_1486[10]_i_40__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_41__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [27]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[27]),
        .O(\x_reg_1486[10]_i_41__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_42__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [25]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_14__0_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[25]),
        .O(\x_reg_1486[10]_i_42__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_44__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [15]),
        .I1(\x_reg_1486[10]_i_78__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [14]),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[14]),
        .O(\x_reg_1486[10]_i_44__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_45__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [13]),
        .I1(\x_reg_1486[10]_i_80__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [12]),
        .I3(\x_reg_1486_reg[10]_i_4__0_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[12]),
        .O(\x_reg_1486[10]_i_45__0_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \x_reg_1486[10]_i_46__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [11]),
        .I1(\x_reg_1486_reg[10]_i_4__0_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[11]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [10]),
        .I5(\x_reg_1486[10]_i_81__0_n_0 ),
        .O(\x_reg_1486[10]_i_46__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_47__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I1(\x_reg_1486[10]_i_82__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [8]),
        .I3(\x_reg_1486_reg[8]_i_2__0_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[8]),
        .O(\x_reg_1486[10]_i_47__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_48__0 
       (.I0(\x_reg_1486[10]_i_83__0_n_0 ),
        .I1(p_assign_1_fu_781_p2[14]),
        .I2(p_0_in1_in),
        .I3(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_6 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [14]),
        .O(\x_reg_1486[10]_i_48__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \x_reg_1486[10]_i_49__0 
       (.I0(\x_reg_1486[10]_i_84__0_n_0 ),
        .I1(p_assign_1_fu_781_p2[12]),
        .I2(p_0_in1_in),
        .I3(\x_reg_1486_reg[10]_i_4__0_n_4 ),
        .I4(\tmp_s_reg_1341_reg[31]_0 [12]),
        .O(\x_reg_1486[10]_i_49__0_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_50__0 
       (.I0(p_assign_1_fu_781_p2[11]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[10]_i_4__0_n_5 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [11]),
        .I4(\x_reg_1486[10]_i_81__0_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [10]),
        .O(\x_reg_1486[10]_i_50__0_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_51__0 
       (.I0(p_assign_1_fu_781_p2[9]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[10]_i_4__0_n_7 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [9]),
        .I4(\x_reg_1486[10]_i_85__0_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [8]),
        .O(\x_reg_1486[10]_i_51__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_52__0 
       (.I0(p_assign_1_fu_781_p2[23]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_5 ),
        .O(\x_reg_1486[10]_i_52__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_54__0 
       (.I0(p_assign_1_fu_781_p2[21]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_7 ),
        .O(\x_reg_1486[10]_i_54__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_55__0 
       (.I0(p_assign_1_fu_781_p2[19]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_5 ),
        .O(\x_reg_1486[10]_i_55__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_57__0 
       (.I0(p_assign_1_fu_781_p2[17]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_7 ),
        .O(\x_reg_1486[10]_i_57__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_58__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [23]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[23]),
        .O(\x_reg_1486[10]_i_58__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_59__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [21]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_27__0_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[21]),
        .O(\x_reg_1486[10]_i_59__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_60__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [19]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[19]),
        .O(\x_reg_1486[10]_i_60__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_61__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [17]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_41__0_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[17]),
        .O(\x_reg_1486[10]_i_61__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_62__0 
       (.I0(t_V_4_reg_317_reg[31]),
        .O(\x_reg_1486[10]_i_62__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_63__0 
       (.I0(t_V_4_reg_317_reg[30]),
        .O(\x_reg_1486[10]_i_63__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_64__0 
       (.I0(t_V_4_reg_317_reg[29]),
        .O(\x_reg_1486[10]_i_64__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_65__0 
       (.I0(t_V_4_reg_317_reg[28]),
        .O(\x_reg_1486[10]_i_65__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_66__0 
       (.I0(t_V_4_reg_317_reg[27]),
        .O(\x_reg_1486[10]_i_66__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_67__0 
       (.I0(t_V_4_reg_317_reg[26]),
        .O(\x_reg_1486[10]_i_67__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_68__0 
       (.I0(t_V_4_reg_317_reg[25]),
        .O(\x_reg_1486[10]_i_68__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_69__0 
       (.I0(t_V_4_reg_317_reg[24]),
        .O(\x_reg_1486[10]_i_69__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_6__0 
       (.I0(t_V_4_reg_317_reg[11]),
        .O(\x_reg_1486[10]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_70__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [7]),
        .I1(\x_reg_1486[10]_i_94__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I3(\x_reg_1486_reg[8]_i_2__0_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[6]),
        .O(\x_reg_1486[10]_i_70__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_71__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I1(\x_reg_1486[10]_i_95__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [4]),
        .I3(\x_reg_1486_reg[4]_i_2__0_n_4 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[4]),
        .O(\x_reg_1486[10]_i_71__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \x_reg_1486[10]_i_72__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I1(\x_reg_1486[10]_i_96__0_n_0 ),
        .I2(\tmp_s_reg_1341_reg[31]_0 [2]),
        .I3(\x_reg_1486_reg[4]_i_2__0_n_6 ),
        .I4(p_0_in1_in),
        .I5(p_assign_1_fu_781_p2[2]),
        .O(\x_reg_1486[10]_i_72__0_n_0 ));
  LUT6 #(
    .INIT(64'hABFB02A202A202A2)) 
    \x_reg_1486[10]_i_73__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [1]),
        .I1(\x_reg_1486_reg[4]_i_2__0_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[1]),
        .I4(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I5(t_V_4_reg_317_reg__0),
        .O(\x_reg_1486[10]_i_73__0_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_74__0 
       (.I0(p_assign_1_fu_781_p2[6]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2__0_n_6 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [6]),
        .I4(\x_reg_1486[10]_i_94__0_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [7]),
        .O(\x_reg_1486[10]_i_74__0_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_75__0 
       (.I0(p_assign_1_fu_781_p2[5]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2__0_n_7 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [5]),
        .I4(\x_reg_1486[10]_i_97__0_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [4]),
        .O(\x_reg_1486[10]_i_75__0_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \x_reg_1486[10]_i_76__0 
       (.I0(p_assign_1_fu_781_p2[3]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[4]_i_2__0_n_5 ),
        .I3(\tmp_s_reg_1341_reg[31]_0 [3]),
        .I4(\x_reg_1486[10]_i_98__0_n_0 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [2]),
        .O(\x_reg_1486[10]_i_76__0_n_0 ));
  LUT6 #(
    .INIT(64'h6066600006000666)) 
    \x_reg_1486[10]_i_77__0 
       (.I0(t_V_4_reg_317_reg__0),
        .I1(\tmp_s_reg_1341_reg[31]_0 [0]),
        .I2(p_assign_1_fu_781_p2[1]),
        .I3(p_0_in1_in),
        .I4(\x_reg_1486_reg[4]_i_2__0_n_7 ),
        .I5(\tmp_s_reg_1341_reg[31]_0 [1]),
        .O(\x_reg_1486[10]_i_77__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_78__0 
       (.I0(p_assign_1_fu_781_p2[15]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_5 ),
        .O(\x_reg_1486[10]_i_78__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_7__0 
       (.I0(t_V_4_reg_317_reg[10]),
        .O(\x_reg_1486[10]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_80__0 
       (.I0(p_assign_1_fu_781_p2[13]),
        .I1(p_0_in1_in),
        .I2(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_7 ),
        .O(\x_reg_1486[10]_i_80__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_81__0 
       (.I0(p_assign_1_fu_781_p2[10]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[10]_i_4__0_n_6 ),
        .O(\x_reg_1486[10]_i_81__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_82__0 
       (.I0(p_assign_1_fu_781_p2[9]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[10]_i_4__0_n_7 ),
        .O(\x_reg_1486[10]_i_82__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_83__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [15]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[15]),
        .O(\x_reg_1486[10]_i_83__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[10]_i_84__0 
       (.I0(\tmp_s_reg_1341_reg[31]_0 [13]),
        .I1(\or_cond_i_i_reg_1482_reg[0]_i_42__0_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[13]),
        .O(\x_reg_1486[10]_i_84__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_85__0 
       (.I0(p_assign_1_fu_781_p2[8]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2__0_n_4 ),
        .O(\x_reg_1486[10]_i_85__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_86__0 
       (.I0(t_V_4_reg_317_reg[23]),
        .O(\x_reg_1486[10]_i_86__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_87__0 
       (.I0(t_V_4_reg_317_reg[22]),
        .O(\x_reg_1486[10]_i_87__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_88__0 
       (.I0(t_V_4_reg_317_reg[21]),
        .O(\x_reg_1486[10]_i_88__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_89__0 
       (.I0(t_V_4_reg_317_reg[20]),
        .O(\x_reg_1486[10]_i_89__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_8__0 
       (.I0(t_V_4_reg_317_reg[9]),
        .O(\x_reg_1486[10]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_90__0 
       (.I0(t_V_4_reg_317_reg[19]),
        .O(\x_reg_1486[10]_i_90__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_91__0 
       (.I0(t_V_4_reg_317_reg[18]),
        .O(\x_reg_1486[10]_i_91__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_92__0 
       (.I0(t_V_4_reg_317_reg[17]),
        .O(\x_reg_1486[10]_i_92__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_93__0 
       (.I0(t_V_4_reg_317_reg[16]),
        .O(\x_reg_1486[10]_i_93__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_94__0 
       (.I0(p_assign_1_fu_781_p2[7]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2__0_n_5 ),
        .O(\x_reg_1486[10]_i_94__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_95__0 
       (.I0(p_assign_1_fu_781_p2[5]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[8]_i_2__0_n_7 ),
        .O(\x_reg_1486[10]_i_95__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_96__0 
       (.I0(p_assign_1_fu_781_p2[3]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[4]_i_2__0_n_5 ),
        .O(\x_reg_1486[10]_i_96__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_97__0 
       (.I0(p_assign_1_fu_781_p2[4]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[4]_i_2__0_n_4 ),
        .O(\x_reg_1486[10]_i_97__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \x_reg_1486[10]_i_98__0 
       (.I0(p_assign_1_fu_781_p2[2]),
        .I1(p_0_in1_in),
        .I2(\x_reg_1486_reg[4]_i_2__0_n_6 ),
        .O(\x_reg_1486[10]_i_98__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_99__0 
       (.I0(t_V_4_reg_317_reg[15]),
        .O(\x_reg_1486[10]_i_99__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[10]_i_9__0 
       (.I0(t_V_4_reg_317_reg[8]),
        .O(\x_reg_1486[10]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[1]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[1]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[4]_i_2__0_n_7 ),
        .I5(p_assign_2_fu_800_p2[1]),
        .O(x_fu_831_p3[1]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[2]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[2]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[4]_i_2__0_n_6 ),
        .I5(p_assign_2_fu_800_p2[2]),
        .O(x_fu_831_p3[2]));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[3]_i_10__0 
       (.I0(tmp_2_reg_1358[0]),
        .I1(\x_reg_1486_reg[4]_i_2__0_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[1]),
        .O(\x_reg_1486[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[3]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[3]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[4]_i_2__0_n_5 ),
        .I5(p_assign_2_fu_800_p2[3]),
        .O(x_fu_831_p3[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[3]_i_4__0 
       (.I0(t_V_4_reg_317_reg[1]),
        .O(\x_reg_1486[3]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[3]_i_5__0 
       (.I0(t_V_4_reg_317_reg[3]),
        .O(\x_reg_1486[3]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[3]_i_6__0 
       (.I0(t_V_4_reg_317_reg[2]),
        .O(\x_reg_1486[3]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[3]_i_7__0 
       (.I0(t_V_4_reg_317_reg__0),
        .O(p_assign_1_fu_781_p2[0]));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[3]_i_8__0 
       (.I0(tmp_6_reg_1400_reg__0__0[2]),
        .I1(\x_reg_1486_reg[4]_i_2__0_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[3]),
        .O(\x_reg_1486[3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[3]_i_9__0 
       (.I0(tmp_2_reg_1358[1]),
        .I1(\x_reg_1486_reg[4]_i_2__0_n_6 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[2]),
        .O(\x_reg_1486[3]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[4]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[4]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[4]_i_2__0_n_4 ),
        .I5(p_assign_2_fu_800_p2[4]),
        .O(x_fu_831_p3[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[4]_i_3__0 
       (.I0(t_V_4_reg_317_reg[4]),
        .O(\x_reg_1486[4]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[4]_i_4__0 
       (.I0(t_V_4_reg_317_reg[3]),
        .O(\x_reg_1486[4]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[4]_i_5__0 
       (.I0(t_V_4_reg_317_reg[2]),
        .O(\x_reg_1486[4]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[4]_i_6__0 
       (.I0(t_V_4_reg_317_reg[1]),
        .O(\x_reg_1486[4]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[5]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[5]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[8]_i_2__0_n_7 ),
        .I5(p_assign_2_fu_800_p2[5]),
        .O(x_fu_831_p3[5]));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[6]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[6]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[8]_i_2__0_n_6 ),
        .I5(p_assign_2_fu_800_p2[6]),
        .O(x_fu_831_p3[6]));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[7]_i_10__0 
       (.I0(tmp_6_reg_1400_reg__0__0[4]),
        .I1(\x_reg_1486_reg[8]_i_2__0_n_7 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[5]),
        .O(\x_reg_1486[7]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[7]_i_11__0 
       (.I0(tmp_6_reg_1400_reg__0__0[3]),
        .I1(\x_reg_1486_reg[4]_i_2__0_n_4 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[4]),
        .O(\x_reg_1486[7]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[7]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[7]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[8]_i_2__0_n_5 ),
        .I5(p_assign_2_fu_800_p2[7]),
        .O(x_fu_831_p3[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[7]_i_4__0 
       (.I0(t_V_4_reg_317_reg[7]),
        .O(\x_reg_1486[7]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[7]_i_5__0 
       (.I0(t_V_4_reg_317_reg[6]),
        .O(\x_reg_1486[7]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[7]_i_6__0 
       (.I0(t_V_4_reg_317_reg[5]),
        .O(\x_reg_1486[7]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[7]_i_7__0 
       (.I0(t_V_4_reg_317_reg[4]),
        .O(\x_reg_1486[7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[7]_i_8__0 
       (.I0(tmp_6_reg_1400_reg__0__0[6]),
        .I1(\x_reg_1486_reg[8]_i_2__0_n_5 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[7]),
        .O(\x_reg_1486[7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hA959)) 
    \x_reg_1486[7]_i_9__0 
       (.I0(tmp_6_reg_1400_reg__0__0[5]),
        .I1(\x_reg_1486_reg[8]_i_2__0_n_6 ),
        .I2(p_0_in1_in),
        .I3(p_assign_1_fu_781_p2[6]),
        .O(\x_reg_1486[7]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[8]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[8]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[8]_i_2__0_n_4 ),
        .I5(p_assign_2_fu_800_p2[8]),
        .O(x_fu_831_p3[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[8]_i_3__0 
       (.I0(t_V_4_reg_317_reg[8]),
        .O(\x_reg_1486[8]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[8]_i_4__0 
       (.I0(t_V_4_reg_317_reg[7]),
        .O(\x_reg_1486[8]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[8]_i_5__0 
       (.I0(t_V_4_reg_317_reg[6]),
        .O(\x_reg_1486[8]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \x_reg_1486[8]_i_6__0 
       (.I0(t_V_4_reg_317_reg[5]),
        .O(\x_reg_1486[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFB0B38F8C8080)) 
    \x_reg_1486[9]_i_1__0 
       (.I0(p_assign_1_fu_781_p2[9]),
        .I1(tmp_18_fu_795_p2),
        .I2(p_0_in1_in),
        .I3(tmp_17_fu_762_p2),
        .I4(\x_reg_1486_reg[10]_i_4__0_n_7 ),
        .I5(p_assign_2_fu_800_p2[9]),
        .O(x_fu_831_p3[9]));
  FDRE \x_reg_1486_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[0]),
        .Q(x_reg_1486[0]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[10] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[10]),
        .Q(x_reg_1486[10]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[10]_i_10__0 
       (.CI(\x_reg_1486_reg[10]_i_26__0_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_10__0_n_0 ,\x_reg_1486_reg[10]_i_10__0_n_1 ,\x_reg_1486_reg[10]_i_10__0_n_2 ,\x_reg_1486_reg[10]_i_10__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1486[10]_i_27__0_n_0 ,\x_reg_1486[10]_i_28__0_n_0 ,\x_reg_1486[10]_i_29__0_n_0 ,\x_reg_1486[10]_i_30__0_n_0 }),
        .O(\NLW_x_reg_1486_reg[10]_i_10__0_O_UNCONNECTED [3:0]),
        .S({\x_reg_1486[10]_i_31__0_n_0 ,\x_reg_1486[10]_i_32__0_n_0 ,\x_reg_1486[10]_i_33__0_n_0 ,\x_reg_1486[10]_i_34__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_26__0 
       (.CI(\x_reg_1486_reg[10]_i_43__0_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_26__0_n_0 ,\x_reg_1486_reg[10]_i_26__0_n_1 ,\x_reg_1486_reg[10]_i_26__0_n_2 ,\x_reg_1486_reg[10]_i_26__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1486[10]_i_44__0_n_0 ,\x_reg_1486[10]_i_45__0_n_0 ,\x_reg_1486[10]_i_46__0_n_0 ,\x_reg_1486[10]_i_47__0_n_0 }),
        .O(\NLW_x_reg_1486_reg[10]_i_26__0_O_UNCONNECTED [3:0]),
        .S({\x_reg_1486[10]_i_48__0_n_0 ,\x_reg_1486[10]_i_49__0_n_0 ,\x_reg_1486[10]_i_50__0_n_0 ,\x_reg_1486[10]_i_51__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_2__0 
       (.CI(\x_reg_1486_reg[7]_i_2__0_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_2__0_n_0 ,\x_reg_1486_reg[10]_i_2__0_n_1 ,\x_reg_1486_reg[10]_i_2__0_n_2 ,\x_reg_1486_reg[10]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[11:8]),
        .S({\x_reg_1486[10]_i_6__0_n_0 ,\x_reg_1486[10]_i_7__0_n_0 ,\x_reg_1486[10]_i_8__0_n_0 ,\x_reg_1486[10]_i_9__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_35__0 
       (.CI(\x_reg_1486_reg[10]_i_38__0_n_0 ),
        .CO({\NLW_x_reg_1486_reg[10]_i_35__0_CO_UNCONNECTED [3],\x_reg_1486_reg[10]_i_35__0_n_1 ,\x_reg_1486_reg[10]_i_35__0_n_2 ,\x_reg_1486_reg[10]_i_35__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[31:28]),
        .S({\x_reg_1486[10]_i_62__0_n_0 ,\x_reg_1486[10]_i_63__0_n_0 ,\x_reg_1486[10]_i_64__0_n_0 ,\x_reg_1486[10]_i_65__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_38__0 
       (.CI(\x_reg_1486_reg[10]_i_53__0_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_38__0_n_0 ,\x_reg_1486_reg[10]_i_38__0_n_1 ,\x_reg_1486_reg[10]_i_38__0_n_2 ,\x_reg_1486_reg[10]_i_38__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[27:24]),
        .S({\x_reg_1486[10]_i_66__0_n_0 ,\x_reg_1486[10]_i_67__0_n_0 ,\x_reg_1486[10]_i_68__0_n_0 ,\x_reg_1486[10]_i_69__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_3__0 
       (.CI(\x_reg_1486_reg[10]_i_10__0_n_0 ),
        .CO({tmp_18_fu_795_p2,\x_reg_1486_reg[10]_i_3__0_n_1 ,\x_reg_1486_reg[10]_i_3__0_n_2 ,\x_reg_1486_reg[10]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1486[10]_i_11__0_n_0 ,\x_reg_1486[10]_i_12__0_n_0 ,\x_reg_1486[10]_i_13__0_n_0 ,\x_reg_1486[10]_i_14__0_n_0 }),
        .O(\NLW_x_reg_1486_reg[10]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\x_reg_1486[10]_i_15__0_n_0 ,\x_reg_1486[10]_i_16__0_n_0 ,\x_reg_1486[10]_i_17__0_n_0 ,\x_reg_1486[10]_i_18__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_43__0 
       (.CI(1'b0),
        .CO({\x_reg_1486_reg[10]_i_43__0_n_0 ,\x_reg_1486_reg[10]_i_43__0_n_1 ,\x_reg_1486_reg[10]_i_43__0_n_2 ,\x_reg_1486_reg[10]_i_43__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\x_reg_1486[10]_i_70__0_n_0 ,\x_reg_1486[10]_i_71__0_n_0 ,\x_reg_1486[10]_i_72__0_n_0 ,\x_reg_1486[10]_i_73__0_n_0 }),
        .O(\NLW_x_reg_1486_reg[10]_i_43__0_O_UNCONNECTED [3:0]),
        .S({\x_reg_1486[10]_i_74__0_n_0 ,\x_reg_1486[10]_i_75__0_n_0 ,\x_reg_1486[10]_i_76__0_n_0 ,\x_reg_1486[10]_i_77__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_4__0 
       (.CI(\x_reg_1486_reg[8]_i_2__0_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_4__0_n_0 ,\x_reg_1486_reg[10]_i_4__0_n_1 ,\x_reg_1486_reg[10]_i_4__0_n_2 ,\x_reg_1486_reg[10]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[12:9]),
        .O({\x_reg_1486_reg[10]_i_4__0_n_4 ,\x_reg_1486_reg[10]_i_4__0_n_5 ,\x_reg_1486_reg[10]_i_4__0_n_6 ,\x_reg_1486_reg[10]_i_4__0_n_7 }),
        .S({\x_reg_1486[10]_i_19__0_n_0 ,\x_reg_1486[10]_i_20__0_n_0 ,\x_reg_1486[10]_i_21__0_n_0 ,\x_reg_1486[10]_i_22__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_53__0 
       (.CI(\x_reg_1486_reg[10]_i_56__0_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_53__0_n_0 ,\x_reg_1486_reg[10]_i_53__0_n_1 ,\x_reg_1486_reg[10]_i_53__0_n_2 ,\x_reg_1486_reg[10]_i_53__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[23:20]),
        .S({\x_reg_1486[10]_i_86__0_n_0 ,\x_reg_1486[10]_i_87__0_n_0 ,\x_reg_1486[10]_i_88__0_n_0 ,\x_reg_1486[10]_i_89__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_56__0 
       (.CI(\x_reg_1486_reg[10]_i_79__0_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_56__0_n_0 ,\x_reg_1486_reg[10]_i_56__0_n_1 ,\x_reg_1486_reg[10]_i_56__0_n_2 ,\x_reg_1486_reg[10]_i_56__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[19:16]),
        .S({\x_reg_1486[10]_i_90__0_n_0 ,\x_reg_1486[10]_i_91__0_n_0 ,\x_reg_1486[10]_i_92__0_n_0 ,\x_reg_1486[10]_i_93__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_5__0 
       (.CI(\x_reg_1486_reg[7]_i_3__0_n_0 ),
        .CO({\NLW_x_reg_1486_reg[10]_i_5__0_CO_UNCONNECTED [3:2],\x_reg_1486_reg[10]_i_5__0_n_2 ,\x_reg_1486_reg[10]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_6_reg_1400_reg__0__0[8:7]}),
        .O({\NLW_x_reg_1486_reg[10]_i_5__0_O_UNCONNECTED [3],p_assign_2_fu_800_p2[10:8]}),
        .S({1'b0,\x_reg_1486[10]_i_23__0_n_0 ,\x_reg_1486[10]_i_24__0_n_0 ,\x_reg_1486[10]_i_25__0_n_0 }));
  CARRY4 \x_reg_1486_reg[10]_i_79__0 
       (.CI(\x_reg_1486_reg[10]_i_2__0_n_0 ),
        .CO({\x_reg_1486_reg[10]_i_79__0_n_0 ,\x_reg_1486_reg[10]_i_79__0_n_1 ,\x_reg_1486_reg[10]_i_79__0_n_2 ,\x_reg_1486_reg[10]_i_79__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[15:12]),
        .S({\x_reg_1486[10]_i_99__0_n_0 ,\x_reg_1486[10]_i_100__0_n_0 ,\x_reg_1486[10]_i_101__0_n_0 ,\x_reg_1486[10]_i_102__0_n_0 }));
  FDRE \x_reg_1486_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[1]),
        .Q(x_reg_1486[1]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[2]),
        .Q(x_reg_1486[2]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[3]),
        .Q(x_reg_1486[3]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[3]_i_2__0 
       (.CI(1'b0),
        .CO({\x_reg_1486_reg[3]_i_2__0_n_0 ,\x_reg_1486_reg[3]_i_2__0_n_1 ,\x_reg_1486_reg[3]_i_2__0_n_2 ,\x_reg_1486_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\x_reg_1486[3]_i_4__0_n_0 ,1'b0}),
        .O({p_assign_1_fu_781_p2[3:1],\NLW_x_reg_1486_reg[3]_i_2__0_O_UNCONNECTED [0]}),
        .S({\x_reg_1486[3]_i_5__0_n_0 ,\x_reg_1486[3]_i_6__0_n_0 ,t_V_4_reg_317_reg[1],p_assign_1_fu_781_p2[0]}));
  CARRY4 \x_reg_1486_reg[3]_i_3__0 
       (.CI(1'b0),
        .CO({\x_reg_1486_reg[3]_i_3__0_n_0 ,\x_reg_1486_reg[3]_i_3__0_n_1 ,\x_reg_1486_reg[3]_i_3__0_n_2 ,\x_reg_1486_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b1),
        .DI({tmp_6_reg_1400_reg__0__0[2],tmp_2_reg_1358,1'b0}),
        .O(p_assign_2_fu_800_p2[3:0]),
        .S({\x_reg_1486[3]_i_8__0_n_0 ,\x_reg_1486[3]_i_9__0_n_0 ,\x_reg_1486[3]_i_10__0_n_0 ,t_V_4_reg_317_reg__0}));
  FDRE \x_reg_1486_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[4]),
        .Q(x_reg_1486[4]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[4]_i_2__0 
       (.CI(1'b0),
        .CO({\x_reg_1486_reg[4]_i_2__0_n_0 ,\x_reg_1486_reg[4]_i_2__0_n_1 ,\x_reg_1486_reg[4]_i_2__0_n_2 ,\x_reg_1486_reg[4]_i_2__0_n_3 }),
        .CYINIT(t_V_4_reg_317_reg__0),
        .DI(t_V_4_reg_317_reg[4:1]),
        .O({\x_reg_1486_reg[4]_i_2__0_n_4 ,\x_reg_1486_reg[4]_i_2__0_n_5 ,\x_reg_1486_reg[4]_i_2__0_n_6 ,\x_reg_1486_reg[4]_i_2__0_n_7 }),
        .S({\x_reg_1486[4]_i_3__0_n_0 ,\x_reg_1486[4]_i_4__0_n_0 ,\x_reg_1486[4]_i_5__0_n_0 ,\x_reg_1486[4]_i_6__0_n_0 }));
  FDRE \x_reg_1486_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[5]),
        .Q(x_reg_1486[5]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[6]),
        .Q(x_reg_1486[6]),
        .R(1'b0));
  FDRE \x_reg_1486_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[7]),
        .Q(x_reg_1486[7]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[7]_i_2__0 
       (.CI(\x_reg_1486_reg[3]_i_2__0_n_0 ),
        .CO({\x_reg_1486_reg[7]_i_2__0_n_0 ,\x_reg_1486_reg[7]_i_2__0_n_1 ,\x_reg_1486_reg[7]_i_2__0_n_2 ,\x_reg_1486_reg[7]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_1_fu_781_p2[7:4]),
        .S({\x_reg_1486[7]_i_4__0_n_0 ,\x_reg_1486[7]_i_5__0_n_0 ,\x_reg_1486[7]_i_6__0_n_0 ,\x_reg_1486[7]_i_7__0_n_0 }));
  CARRY4 \x_reg_1486_reg[7]_i_3__0 
       (.CI(\x_reg_1486_reg[3]_i_3__0_n_0 ),
        .CO({\x_reg_1486_reg[7]_i_3__0_n_0 ,\x_reg_1486_reg[7]_i_3__0_n_1 ,\x_reg_1486_reg[7]_i_3__0_n_2 ,\x_reg_1486_reg[7]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI(tmp_6_reg_1400_reg__0__0[6:3]),
        .O(p_assign_2_fu_800_p2[7:4]),
        .S({\x_reg_1486[7]_i_8__0_n_0 ,\x_reg_1486[7]_i_9__0_n_0 ,\x_reg_1486[7]_i_10__0_n_0 ,\x_reg_1486[7]_i_11__0_n_0 }));
  FDRE \x_reg_1486_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[8]),
        .Q(x_reg_1486[8]),
        .R(1'b0));
  CARRY4 \x_reg_1486_reg[8]_i_2__0 
       (.CI(\x_reg_1486_reg[4]_i_2__0_n_0 ),
        .CO({\x_reg_1486_reg[8]_i_2__0_n_0 ,\x_reg_1486_reg[8]_i_2__0_n_1 ,\x_reg_1486_reg[8]_i_2__0_n_2 ,\x_reg_1486_reg[8]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(t_V_4_reg_317_reg[8:5]),
        .O({\x_reg_1486_reg[8]_i_2__0_n_4 ,\x_reg_1486_reg[8]_i_2__0_n_5 ,\x_reg_1486_reg[8]_i_2__0_n_6 ,\x_reg_1486_reg[8]_i_2__0_n_7 }),
        .S({\x_reg_1486[8]_i_3__0_n_0 ,\x_reg_1486[8]_i_4__0_n_0 ,\x_reg_1486[8]_i_5__0_n_0 ,\x_reg_1486[8]_i_6__0_n_0 }));
  FDRE \x_reg_1486_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i_i_reg_1482[0]_i_1__0_n_0 ),
        .D(x_fu_831_p3[9]),
        .Q(x_reg_1486[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[0]_i_1__0 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[0]),
        .O(y_1_fu_662_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_100__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(p_assign_6_1_fu_512_p2__0[21]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[21]),
        .O(\y_1_reg_1443[1]_i_100__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_101__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(p_assign_6_1_fu_512_p2__0[19]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[19]),
        .O(\y_1_reg_1443[1]_i_101__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_102__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(p_assign_6_1_fu_512_p2__0[17]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[17]),
        .O(\y_1_reg_1443[1]_i_102__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_103__0 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_1_reg_1443[1]_i_103__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_104__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_1_reg_1443[1]_i_104__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_105__0 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_1_reg_1443[1]_i_105__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_106__0 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_1_reg_1443[1]_i_106__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_107__0 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_1_reg_1443[1]_i_107__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_108__0 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_1_reg_1443[1]_i_108__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_109__0 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_1_reg_1443[1]_i_109__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_10__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(p_assign_6_1_fu_512_p2__0[29]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(p_assign_6_1_fu_512_p2__0[28]),
        .O(\y_1_reg_1443[1]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_110__0 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_1_reg_1443[1]_i_110__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_111__0 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_1_reg_1443[1]_i_111__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_112__0 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_1_reg_1443[1]_i_112__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_113__0 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_1_reg_1443[1]_i_113__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_114__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(p_assign_6_1_fu_512_p2__0[7]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(p_assign_6_1_fu_512_p2__0[6]),
        .O(\y_1_reg_1443[1]_i_114__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_115__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(p_assign_6_1_fu_512_p2__0[5]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(p_assign_6_1_fu_512_p2__0[4]),
        .O(\y_1_reg_1443[1]_i_115__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_116__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(p_assign_6_1_fu_512_p2__0[3]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(p_assign_6_1_fu_512_p2__0[2]),
        .O(\y_1_reg_1443[1]_i_116__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_117__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(p_assign_6_1_fu_512_p2__0[1]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I3(p_assign_6_1_fu_512_p2__0[0]),
        .O(\y_1_reg_1443[1]_i_117__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_118__0 
       (.I0(p_assign_6_1_fu_512_p2__0[7]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I2(p_assign_6_1_fu_512_p2__0[6]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_1_reg_1443[1]_i_118__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_119__0 
       (.I0(p_assign_6_1_fu_512_p2__0[5]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I2(p_assign_6_1_fu_512_p2__0[4]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_1_reg_1443[1]_i_119__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_11__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(p_assign_6_1_fu_512_p2__0[27]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(p_assign_6_1_fu_512_p2__0[26]),
        .O(\y_1_reg_1443[1]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_120__0 
       (.I0(p_assign_6_1_fu_512_p2__0[3]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I2(p_assign_6_1_fu_512_p2__0[2]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_1_reg_1443[1]_i_120__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_121__0 
       (.I0(p_assign_6_1_fu_512_p2__0[1]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I2(p_assign_6_1_fu_512_p2__0[0]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_1_reg_1443[1]_i_121__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_124__0 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_1_reg_1443[1]_i_124__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_125__0 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_1_reg_1443[1]_i_125__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_126__0 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_1_reg_1443[1]_i_126__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_127__0 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_1_reg_1443[1]_i_127__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_128__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_1_reg_1443[1]_i_163__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(p_assign_6_1_fu_512_p2__0[6]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[6]),
        .O(\y_1_reg_1443[1]_i_128__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_129__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_1_reg_1443[1]_i_164__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(p_assign_6_1_fu_512_p2__0[4]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[4]),
        .O(\y_1_reg_1443[1]_i_129__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_12__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(p_assign_6_1_fu_512_p2__0[25]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(p_assign_6_1_fu_512_p2__0[24]),
        .O(\y_1_reg_1443[1]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_130__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_1_reg_1443[1]_i_165__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(p_assign_6_1_fu_512_p2__0[2]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[2]),
        .O(\y_1_reg_1443[1]_i_130__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_131__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\y_1_reg_1443[1]_i_166__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I3(p_assign_6_1_fu_512_p2__0[0]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(\t_V_reg_306_reg_n_0_[0] ),
        .O(\y_1_reg_1443[1]_i_131__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_132__0 
       (.I0(\y_1_reg_1443[1]_i_167__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[6]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[6]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_1_reg_1443[1]_i_132__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_133__0 
       (.I0(\y_1_reg_1443[1]_i_168__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[4]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[4]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_1_reg_1443[1]_i_133__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_134__0 
       (.I0(\y_1_reg_1443[1]_i_169__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[2]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[2]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_1_reg_1443[1]_i_134__0_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_1_reg_1443[1]_i_135__0 
       (.I0(p_assign_7_1_fu_551_p2[1]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[1]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I4(y_1_fu_662_p3[0]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_1_reg_1443[1]_i_135__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_136__0 
       (.I0(p_assign_7_1_fu_551_p2[15]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[15]),
        .O(\y_1_reg_1443[1]_i_136__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_137__0 
       (.I0(p_assign_7_1_fu_551_p2[13]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[13]),
        .O(\y_1_reg_1443[1]_i_137__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_139__0 
       (.I0(p_assign_7_1_fu_551_p2[11]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[11]),
        .O(\y_1_reg_1443[1]_i_139__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_13__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[30]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_1_reg_1443[1]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_140__0 
       (.I0(p_assign_7_1_fu_551_p2[9]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[9]),
        .O(\y_1_reg_1443[1]_i_140__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_142__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(p_assign_6_1_fu_512_p2__0[15]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[15]),
        .O(\y_1_reg_1443[1]_i_142__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_143__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(p_assign_6_1_fu_512_p2__0[13]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[13]),
        .O(\y_1_reg_1443[1]_i_143__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_144__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(p_assign_6_1_fu_512_p2__0[11]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[11]),
        .O(\y_1_reg_1443[1]_i_144__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_145__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(p_assign_6_1_fu_512_p2__0[9]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[9]),
        .O(\y_1_reg_1443[1]_i_145__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_146__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_1_reg_1443[1]_i_146__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_147__0 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_1_reg_1443[1]_i_147__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_148__0 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_1_reg_1443[1]_i_148__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_149__0 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_1_reg_1443[1]_i_149__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_14__0 
       (.I0(p_assign_6_1_fu_512_p2__0[29]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I2(p_assign_6_1_fu_512_p2__0[28]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_1_reg_1443[1]_i_14__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_150__0 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_1_reg_1443[1]_i_150__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_151__0 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_1_reg_1443[1]_i_151__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_152__0 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_1_reg_1443[1]_i_152__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_153__0 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_1_reg_1443[1]_i_153__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_155__0 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_1_reg_1443[1]_i_155__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_156__0 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_1_reg_1443[1]_i_156__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_157__0 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_1_reg_1443[1]_i_157__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_158__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_1_reg_1443[1]_i_158__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_159__0 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_1_reg_1443[1]_i_159__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_15__0 
       (.I0(p_assign_6_1_fu_512_p2__0[27]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I2(p_assign_6_1_fu_512_p2__0[26]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_1_reg_1443[1]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_160__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_1_reg_1443[1]_i_160__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_161__0 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_1_reg_1443[1]_i_161__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_162__0 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_1_reg_1443[1]_i_162__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_163__0 
       (.I0(p_assign_7_1_fu_551_p2[7]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[7]),
        .O(\y_1_reg_1443[1]_i_163__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_164__0 
       (.I0(p_assign_7_1_fu_551_p2[5]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[5]),
        .O(\y_1_reg_1443[1]_i_164__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_165__0 
       (.I0(p_assign_7_1_fu_551_p2[3]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[3]),
        .O(\y_1_reg_1443[1]_i_165__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_166__0 
       (.I0(p_assign_7_1_fu_551_p2[1]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[1]),
        .O(\y_1_reg_1443[1]_i_166__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_167__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(p_assign_6_1_fu_512_p2__0[7]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[7]),
        .O(\y_1_reg_1443[1]_i_167__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_168__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(p_assign_6_1_fu_512_p2__0[5]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[5]),
        .O(\y_1_reg_1443[1]_i_168__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_169__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(p_assign_6_1_fu_512_p2__0[3]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[3]),
        .O(\y_1_reg_1443[1]_i_169__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_16__0 
       (.I0(p_assign_6_1_fu_512_p2__0[25]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I2(p_assign_6_1_fu_512_p2__0[24]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_1_reg_1443[1]_i_16__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_170__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_1_reg_1443[1]_i_170__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_171__0 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_1_reg_1443[1]_i_171__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_172__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_1_reg_1443[1]_i_172__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_173__0 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_1_reg_1443[1]_i_173__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_174__0 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_1_reg_1443[1]_i_174__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_175__0 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_1_reg_1443[1]_i_175__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_176__0 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_1_reg_1443[1]_i_176__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_177__0 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_1_reg_1443[1]_i_177__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_178__0 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_1_reg_1443[1]_i_178__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_179__0 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_1_reg_1443[1]_i_179__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_180__0 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_1_reg_1443[1]_i_180__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_181__0 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_1_reg_1443[1]_i_181__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_18__0 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_1_reg_1443[1]_i_18__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_19__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_1_reg_1443[1]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hF3C0FFDDF3C02200)) 
    \y_1_reg_1443[1]_i_1__0 
       (.I0(tmp_229_1_fu_532_p2),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_7_1_fu_551_p2[1]),
        .I3(p_assign_6_1_fu_512_p2__0[1]),
        .I4(\y_1_reg_1443_reg[1]_i_6__0_n_0 ),
        .I5(\y_1_reg_1443[1]_i_7__0_n_0 ),
        .O(y_1_fu_662_p3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_20__0 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_1_reg_1443[1]_i_20__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_21__0 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_1_reg_1443[1]_i_21__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_22__0 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_1_reg_1443[1]_i_22__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_23__0 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_1_reg_1443[1]_i_23__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_24__0 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_1_reg_1443[1]_i_24__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_25__0 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_1_reg_1443[1]_i_25__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_26__0 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_1_reg_1443[1]_i_26__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_27__0 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_1_reg_1443[1]_i_27__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_28__0 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_1_reg_1443[1]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_1_reg_1443[1]_i_30__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_7_1_fu_551_p2[31]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I4(p_assign_6_1_fu_512_p2__0[30]),
        .I5(p_assign_7_1_fu_551_p2[30]),
        .O(\y_1_reg_1443[1]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_31__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_1_reg_1443[1]_i_62__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(p_assign_6_1_fu_512_p2__0[28]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[28]),
        .O(\y_1_reg_1443[1]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_32__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_1_reg_1443[1]_i_64__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(p_assign_6_1_fu_512_p2__0[26]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[26]),
        .O(\y_1_reg_1443[1]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_33__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_1_reg_1443[1]_i_65__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(p_assign_6_1_fu_512_p2__0[24]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[24]),
        .O(\y_1_reg_1443[1]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_1_reg_1443[1]_i_34__0 
       (.I0(p_assign_7_1_fu_551_p2[31]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I2(p_assign_7_1_fu_551_p2[30]),
        .I3(p_assign_6_1_fu_512_p2),
        .I4(p_assign_6_1_fu_512_p2__0[30]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_1_reg_1443[1]_i_34__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_35__0 
       (.I0(\y_1_reg_1443[1]_i_67__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[28]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[28]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_1_reg_1443[1]_i_35__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_36__0 
       (.I0(\y_1_reg_1443[1]_i_68__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[26]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[26]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_1_reg_1443[1]_i_36__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_37__0 
       (.I0(\y_1_reg_1443[1]_i_69__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[24]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[24]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_1_reg_1443[1]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_39__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(p_assign_6_1_fu_512_p2__0[23]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(p_assign_6_1_fu_512_p2__0[22]),
        .O(\y_1_reg_1443[1]_i_39__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_40__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(p_assign_6_1_fu_512_p2__0[21]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(p_assign_6_1_fu_512_p2__0[20]),
        .O(\y_1_reg_1443[1]_i_40__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_41__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(p_assign_6_1_fu_512_p2__0[19]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(p_assign_6_1_fu_512_p2__0[18]),
        .O(\y_1_reg_1443[1]_i_41__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_42__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(p_assign_6_1_fu_512_p2__0[17]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(p_assign_6_1_fu_512_p2__0[16]),
        .O(\y_1_reg_1443[1]_i_42__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_43__0 
       (.I0(p_assign_6_1_fu_512_p2__0[23]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I2(p_assign_6_1_fu_512_p2__0[22]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_1_reg_1443[1]_i_43__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_44__0 
       (.I0(p_assign_6_1_fu_512_p2__0[21]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I2(p_assign_6_1_fu_512_p2__0[20]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_1_reg_1443[1]_i_44__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_45__0 
       (.I0(p_assign_6_1_fu_512_p2__0[19]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I2(p_assign_6_1_fu_512_p2__0[18]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_1_reg_1443[1]_i_45__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_46__0 
       (.I0(p_assign_6_1_fu_512_p2__0[17]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I2(p_assign_6_1_fu_512_p2__0[16]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_1_reg_1443[1]_i_46__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_48__0 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_1_reg_1443[1]_i_48__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_49__0 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_1_reg_1443[1]_i_49__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_50__0 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_1_reg_1443[1]_i_50__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_51__0 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_1_reg_1443[1]_i_51__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_53__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_1_reg_1443[1]_i_93__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(p_assign_6_1_fu_512_p2__0[22]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[22]),
        .O(\y_1_reg_1443[1]_i_53__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_54__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_1_reg_1443[1]_i_94__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(p_assign_6_1_fu_512_p2__0[20]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[20]),
        .O(\y_1_reg_1443[1]_i_54__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_55__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_1_reg_1443[1]_i_96__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(p_assign_6_1_fu_512_p2__0[18]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[18]),
        .O(\y_1_reg_1443[1]_i_55__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_56__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_1_reg_1443[1]_i_97__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(p_assign_6_1_fu_512_p2__0[16]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[16]),
        .O(\y_1_reg_1443[1]_i_56__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_57__0 
       (.I0(\y_1_reg_1443[1]_i_99__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[22]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[22]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_1_reg_1443[1]_i_57__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_58__0 
       (.I0(\y_1_reg_1443[1]_i_100__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[20]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[20]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_1_reg_1443[1]_i_58__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_59__0 
       (.I0(\y_1_reg_1443[1]_i_101__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[18]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[18]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_1_reg_1443[1]_i_59__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_60__0 
       (.I0(\y_1_reg_1443[1]_i_102__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[16]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[16]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_1_reg_1443[1]_i_60__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_62__0 
       (.I0(p_assign_7_1_fu_551_p2[29]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[29]),
        .O(\y_1_reg_1443[1]_i_62__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_64__0 
       (.I0(p_assign_7_1_fu_551_p2[27]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[27]),
        .O(\y_1_reg_1443[1]_i_64__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_65__0 
       (.I0(p_assign_7_1_fu_551_p2[25]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[25]),
        .O(\y_1_reg_1443[1]_i_65__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_67__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(p_assign_6_1_fu_512_p2__0[29]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[29]),
        .O(\y_1_reg_1443[1]_i_67__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_68__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(p_assign_6_1_fu_512_p2__0[27]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[27]),
        .O(\y_1_reg_1443[1]_i_68__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_69__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(p_assign_6_1_fu_512_p2__0[25]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[25]),
        .O(\y_1_reg_1443[1]_i_69__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_71__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(p_assign_6_1_fu_512_p2__0[15]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(p_assign_6_1_fu_512_p2__0[14]),
        .O(\y_1_reg_1443[1]_i_71__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_72__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(p_assign_6_1_fu_512_p2__0[13]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(p_assign_6_1_fu_512_p2__0[12]),
        .O(\y_1_reg_1443[1]_i_72__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_73__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(p_assign_6_1_fu_512_p2__0[11]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(p_assign_6_1_fu_512_p2__0[10]),
        .O(\y_1_reg_1443[1]_i_73__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_1_reg_1443[1]_i_74__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(p_assign_6_1_fu_512_p2__0[9]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(p_assign_6_1_fu_512_p2__0[8]),
        .O(\y_1_reg_1443[1]_i_74__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_75__0 
       (.I0(p_assign_6_1_fu_512_p2__0[15]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I2(p_assign_6_1_fu_512_p2__0[14]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_1_reg_1443[1]_i_75__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_76__0 
       (.I0(p_assign_6_1_fu_512_p2__0[13]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I2(p_assign_6_1_fu_512_p2__0[12]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_1_reg_1443[1]_i_76__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_77__0 
       (.I0(p_assign_6_1_fu_512_p2__0[11]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I2(p_assign_6_1_fu_512_p2__0[10]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_1_reg_1443[1]_i_77__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_1_reg_1443[1]_i_78__0 
       (.I0(p_assign_6_1_fu_512_p2__0[9]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I2(p_assign_6_1_fu_512_p2__0[8]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_1_reg_1443[1]_i_78__0_n_0 ));
  LUT6 #(
    .INIT(64'hC3AAC3553C553CAA)) 
    \y_1_reg_1443[1]_i_7__0 
       (.I0(p_assign_6_1_fu_512_p2__0[0]),
        .I1(\t_V_reg_306_reg_n_0_[0] ),
        .I2(p_assign_7_1_fu_551_p2[1]),
        .I3(p_assign_6_1_fu_512_p2),
        .I4(p_assign_6_1_fu_512_p2__0[1]),
        .I5(p_neg465_i_reg_1351[0]),
        .O(\y_1_reg_1443[1]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_80__0 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_1_reg_1443[1]_i_80__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_81__0 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_1_reg_1443[1]_i_81__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_82__0 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_1_reg_1443[1]_i_82__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_1_reg_1443[1]_i_83__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_1_reg_1443[1]_i_83__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_85__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_1_reg_1443[1]_i_136__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(p_assign_6_1_fu_512_p2__0[14]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[14]),
        .O(\y_1_reg_1443[1]_i_85__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_86__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_1_reg_1443[1]_i_137__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(p_assign_6_1_fu_512_p2__0[12]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[12]),
        .O(\y_1_reg_1443[1]_i_86__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_87__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_1_reg_1443[1]_i_139__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(p_assign_6_1_fu_512_p2__0[10]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[10]),
        .O(\y_1_reg_1443[1]_i_87__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_1_reg_1443[1]_i_88__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_1_reg_1443[1]_i_140__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(p_assign_6_1_fu_512_p2__0[8]),
        .I4(p_assign_6_1_fu_512_p2),
        .I5(p_assign_7_1_fu_551_p2[8]),
        .O(\y_1_reg_1443[1]_i_88__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_89__0 
       (.I0(\y_1_reg_1443[1]_i_142__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[14]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[14]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_1_reg_1443[1]_i_89__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_90__0 
       (.I0(\y_1_reg_1443[1]_i_143__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[12]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[12]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_1_reg_1443[1]_i_90__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_91__0 
       (.I0(\y_1_reg_1443[1]_i_144__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[10]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[10]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_1_reg_1443[1]_i_91__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_1_reg_1443[1]_i_92__0 
       (.I0(\y_1_reg_1443[1]_i_145__0_n_0 ),
        .I1(p_assign_7_1_fu_551_p2[8]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_6_1_fu_512_p2__0[8]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_1_reg_1443[1]_i_92__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_93__0 
       (.I0(p_assign_7_1_fu_551_p2[23]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[23]),
        .O(\y_1_reg_1443[1]_i_93__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_94__0 
       (.I0(p_assign_7_1_fu_551_p2[21]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[21]),
        .O(\y_1_reg_1443[1]_i_94__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_96__0 
       (.I0(p_assign_7_1_fu_551_p2[19]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[19]),
        .O(\y_1_reg_1443[1]_i_96__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_1_reg_1443[1]_i_97__0 
       (.I0(p_assign_7_1_fu_551_p2[17]),
        .I1(p_assign_6_1_fu_512_p2),
        .I2(p_assign_6_1_fu_512_p2__0[17]),
        .O(\y_1_reg_1443[1]_i_97__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_1_reg_1443[1]_i_99__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(p_assign_6_1_fu_512_p2__0[23]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(p_assign_7_1_fu_551_p2[23]),
        .O(\y_1_reg_1443[1]_i_99__0_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \y_1_reg_1443[1]_i_9__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I1(p_assign_6_1_fu_512_p2__0[30]),
        .I2(p_assign_6_1_fu_512_p2),
        .I3(\tmp_1_reg_1346_reg[31]_0 [31]),
        .O(\y_1_reg_1443[1]_i_9__0_n_0 ));
  FDRE \y_1_reg_1443_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_1_fu_662_p3[0]),
        .Q(y_1_reg_1443[0]),
        .R(1'b0));
  FDRE \y_1_reg_1443_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_1_fu_662_p3[1]),
        .Q(y_1_reg_1443[1]),
        .R(1'b0));
  CARRY4 \y_1_reg_1443_reg[1]_i_122__0 
       (.CI(\y_1_reg_1443_reg[1]_i_123__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_122__0_n_0 ,\y_1_reg_1443_reg[1]_i_122__0_n_1 ,\y_1_reg_1443_reg[1]_i_122__0_n_2 ,\y_1_reg_1443_reg[1]_i_122__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[15] ,\t_V_reg_306_reg_n_0_[14] ,\t_V_reg_306_reg_n_0_[13] ,\t_V_reg_306_reg_n_0_[12] }),
        .O(p_assign_6_1_fu_512_p2__0[15:12]),
        .S({\y_1_reg_1443[1]_i_155__0_n_0 ,\y_1_reg_1443[1]_i_156__0_n_0 ,\y_1_reg_1443[1]_i_157__0_n_0 ,\y_1_reg_1443[1]_i_158__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_123__0 
       (.CI(\y_1_reg_1443_reg[1]_i_154__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_123__0_n_0 ,\y_1_reg_1443_reg[1]_i_123__0_n_1 ,\y_1_reg_1443_reg[1]_i_123__0_n_2 ,\y_1_reg_1443_reg[1]_i_123__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[11] ,\t_V_reg_306_reg_n_0_[10] ,\t_V_reg_306_reg_n_0_[9] ,\t_V_reg_306_reg_n_0_[8] }),
        .O(p_assign_6_1_fu_512_p2__0[11:8]),
        .S({\y_1_reg_1443[1]_i_159__0_n_0 ,\y_1_reg_1443[1]_i_160__0_n_0 ,\y_1_reg_1443[1]_i_161__0_n_0 ,\y_1_reg_1443[1]_i_162__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_138__0 
       (.CI(\y_1_reg_1443_reg[1]_i_141__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_138__0_n_0 ,\y_1_reg_1443_reg[1]_i_138__0_n_1 ,\y_1_reg_1443_reg[1]_i_138__0_n_2 ,\y_1_reg_1443_reg[1]_i_138__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[12:9]),
        .S({\y_1_reg_1443[1]_i_170__0_n_0 ,\y_1_reg_1443[1]_i_171__0_n_0 ,\y_1_reg_1443[1]_i_172__0_n_0 ,\y_1_reg_1443[1]_i_173__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_141__0 
       (.CI(\y_1_reg_1443_reg[1]_i_4__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_141__0_n_0 ,\y_1_reg_1443_reg[1]_i_141__0_n_1 ,\y_1_reg_1443_reg[1]_i_141__0_n_2 ,\y_1_reg_1443_reg[1]_i_141__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[8:5]),
        .S({\y_1_reg_1443[1]_i_174__0_n_0 ,\y_1_reg_1443[1]_i_175__0_n_0 ,\y_1_reg_1443[1]_i_176__0_n_0 ,\y_1_reg_1443[1]_i_177__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_154__0 
       (.CI(\y_1_reg_1443_reg[1]_i_5__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_154__0_n_0 ,\y_1_reg_1443_reg[1]_i_154__0_n_1 ,\y_1_reg_1443_reg[1]_i_154__0_n_2 ,\y_1_reg_1443_reg[1]_i_154__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[7] ,\t_V_reg_306_reg_n_0_[6] ,\t_V_reg_306_reg_n_0_[5] ,\t_V_reg_306_reg_n_0_[4] }),
        .O(p_assign_6_1_fu_512_p2__0[7:4]),
        .S({\y_1_reg_1443[1]_i_178__0_n_0 ,\y_1_reg_1443[1]_i_179__0_n_0 ,\y_1_reg_1443[1]_i_180__0_n_0 ,\y_1_reg_1443[1]_i_181__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_17__0 
       (.CI(\y_1_reg_1443_reg[1]_i_47__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_17__0_n_0 ,\y_1_reg_1443_reg[1]_i_17__0_n_1 ,\y_1_reg_1443_reg[1]_i_17__0_n_2 ,\y_1_reg_1443_reg[1]_i_17__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[27] ,\t_V_reg_306_reg_n_0_[26] ,\t_V_reg_306_reg_n_0_[25] ,\t_V_reg_306_reg_n_0_[24] }),
        .O(p_assign_6_1_fu_512_p2__0[27:24]),
        .S({\y_1_reg_1443[1]_i_48__0_n_0 ,\y_1_reg_1443[1]_i_49__0_n_0 ,\y_1_reg_1443[1]_i_50__0_n_0 ,\y_1_reg_1443[1]_i_51__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_29__0 
       (.CI(\y_1_reg_1443_reg[1]_i_52__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_29__0_n_0 ,\y_1_reg_1443_reg[1]_i_29__0_n_1 ,\y_1_reg_1443_reg[1]_i_29__0_n_2 ,\y_1_reg_1443_reg[1]_i_29__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_53__0_n_0 ,\y_1_reg_1443[1]_i_54__0_n_0 ,\y_1_reg_1443[1]_i_55__0_n_0 ,\y_1_reg_1443[1]_i_56__0_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_29__0_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_57__0_n_0 ,\y_1_reg_1443[1]_i_58__0_n_0 ,\y_1_reg_1443[1]_i_59__0_n_0 ,\y_1_reg_1443[1]_i_60__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_2__0 
       (.CI(\y_1_reg_1443_reg[1]_i_8__0_n_0 ),
        .CO({tmp_229_1_fu_532_p2,\y_1_reg_1443_reg[1]_i_2__0_n_1 ,\y_1_reg_1443_reg[1]_i_2__0_n_2 ,\y_1_reg_1443_reg[1]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_9__0_n_0 ,\y_1_reg_1443[1]_i_10__0_n_0 ,\y_1_reg_1443[1]_i_11__0_n_0 ,\y_1_reg_1443[1]_i_12__0_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_13__0_n_0 ,\y_1_reg_1443[1]_i_14__0_n_0 ,\y_1_reg_1443[1]_i_15__0_n_0 ,\y_1_reg_1443[1]_i_16__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_38__0 
       (.CI(\y_1_reg_1443_reg[1]_i_70__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_38__0_n_0 ,\y_1_reg_1443_reg[1]_i_38__0_n_1 ,\y_1_reg_1443_reg[1]_i_38__0_n_2 ,\y_1_reg_1443_reg[1]_i_38__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_71__0_n_0 ,\y_1_reg_1443[1]_i_72__0_n_0 ,\y_1_reg_1443[1]_i_73__0_n_0 ,\y_1_reg_1443[1]_i_74__0_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_38__0_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_75__0_n_0 ,\y_1_reg_1443[1]_i_76__0_n_0 ,\y_1_reg_1443[1]_i_77__0_n_0 ,\y_1_reg_1443[1]_i_78__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_3__0 
       (.CI(\y_1_reg_1443_reg[1]_i_17__0_n_0 ),
        .CO({\NLW_y_1_reg_1443_reg[1]_i_3__0_CO_UNCONNECTED [3],\y_1_reg_1443_reg[1]_i_3__0_n_1 ,\y_1_reg_1443_reg[1]_i_3__0_n_2 ,\y_1_reg_1443_reg[1]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\t_V_reg_306_reg_n_0_[30] ,\t_V_reg_306_reg_n_0_[29] ,\t_V_reg_306_reg_n_0_[28] }),
        .O({p_assign_6_1_fu_512_p2,p_assign_6_1_fu_512_p2__0[30:28]}),
        .S({\y_1_reg_1443[1]_i_18__0_n_0 ,\y_1_reg_1443[1]_i_19__0_n_0 ,\y_1_reg_1443[1]_i_20__0_n_0 ,\y_1_reg_1443[1]_i_21__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_47__0 
       (.CI(\y_1_reg_1443_reg[1]_i_79__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_47__0_n_0 ,\y_1_reg_1443_reg[1]_i_47__0_n_1 ,\y_1_reg_1443_reg[1]_i_47__0_n_2 ,\y_1_reg_1443_reg[1]_i_47__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[23] ,\t_V_reg_306_reg_n_0_[22] ,\t_V_reg_306_reg_n_0_[21] ,\t_V_reg_306_reg_n_0_[20] }),
        .O(p_assign_6_1_fu_512_p2__0[23:20]),
        .S({\y_1_reg_1443[1]_i_80__0_n_0 ,\y_1_reg_1443[1]_i_81__0_n_0 ,\y_1_reg_1443[1]_i_82__0_n_0 ,\y_1_reg_1443[1]_i_83__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_4__0 
       (.CI(1'b0),
        .CO({\y_1_reg_1443_reg[1]_i_4__0_n_0 ,\y_1_reg_1443_reg[1]_i_4__0_n_1 ,\y_1_reg_1443_reg[1]_i_4__0_n_2 ,\y_1_reg_1443_reg[1]_i_4__0_n_3 }),
        .CYINIT(i_V_fu_405_p2[0]),
        .DI({1'b0,1'b0,1'b0,\y_1_reg_1443[1]_i_22__0_n_0 }),
        .O(p_assign_7_1_fu_551_p2[4:1]),
        .S({\y_1_reg_1443[1]_i_23__0_n_0 ,\y_1_reg_1443[1]_i_24__0_n_0 ,\y_1_reg_1443[1]_i_25__0_n_0 ,\t_V_reg_306_reg_n_0_[1] }));
  CARRY4 \y_1_reg_1443_reg[1]_i_52__0 
       (.CI(\y_1_reg_1443_reg[1]_i_84__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_52__0_n_0 ,\y_1_reg_1443_reg[1]_i_52__0_n_1 ,\y_1_reg_1443_reg[1]_i_52__0_n_2 ,\y_1_reg_1443_reg[1]_i_52__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_85__0_n_0 ,\y_1_reg_1443[1]_i_86__0_n_0 ,\y_1_reg_1443[1]_i_87__0_n_0 ,\y_1_reg_1443[1]_i_88__0_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_52__0_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_89__0_n_0 ,\y_1_reg_1443[1]_i_90__0_n_0 ,\y_1_reg_1443[1]_i_91__0_n_0 ,\y_1_reg_1443[1]_i_92__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_5__0 
       (.CI(1'b0),
        .CO({\y_1_reg_1443_reg[1]_i_5__0_n_0 ,\y_1_reg_1443_reg[1]_i_5__0_n_1 ,\y_1_reg_1443_reg[1]_i_5__0_n_2 ,\y_1_reg_1443_reg[1]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[3] ,\t_V_reg_306_reg_n_0_[2] ,\t_V_reg_306_reg_n_0_[1] ,1'b0}),
        .O(p_assign_6_1_fu_512_p2__0[3:0]),
        .S({\y_1_reg_1443[1]_i_26__0_n_0 ,\y_1_reg_1443[1]_i_27__0_n_0 ,\y_1_reg_1443[1]_i_28__0_n_0 ,\t_V_reg_306_reg_n_0_[0] }));
  CARRY4 \y_1_reg_1443_reg[1]_i_61__0 
       (.CI(\y_1_reg_1443_reg[1]_i_63__0_n_0 ),
        .CO({\NLW_y_1_reg_1443_reg[1]_i_61__0_CO_UNCONNECTED [3:2],\y_1_reg_1443_reg[1]_i_61__0_n_2 ,\y_1_reg_1443_reg[1]_i_61__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_1_reg_1443_reg[1]_i_61__0_O_UNCONNECTED [3],p_assign_7_1_fu_551_p2[31:29]}),
        .S({1'b0,\y_1_reg_1443[1]_i_103__0_n_0 ,\y_1_reg_1443[1]_i_104__0_n_0 ,\y_1_reg_1443[1]_i_105__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_63__0 
       (.CI(\y_1_reg_1443_reg[1]_i_66__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_63__0_n_0 ,\y_1_reg_1443_reg[1]_i_63__0_n_1 ,\y_1_reg_1443_reg[1]_i_63__0_n_2 ,\y_1_reg_1443_reg[1]_i_63__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[28:25]),
        .S({\y_1_reg_1443[1]_i_106__0_n_0 ,\y_1_reg_1443[1]_i_107__0_n_0 ,\y_1_reg_1443[1]_i_108__0_n_0 ,\y_1_reg_1443[1]_i_109__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_66__0 
       (.CI(\y_1_reg_1443_reg[1]_i_95__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_66__0_n_0 ,\y_1_reg_1443_reg[1]_i_66__0_n_1 ,\y_1_reg_1443_reg[1]_i_66__0_n_2 ,\y_1_reg_1443_reg[1]_i_66__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[24:21]),
        .S({\y_1_reg_1443[1]_i_110__0_n_0 ,\y_1_reg_1443[1]_i_111__0_n_0 ,\y_1_reg_1443[1]_i_112__0_n_0 ,\y_1_reg_1443[1]_i_113__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_6__0 
       (.CI(\y_1_reg_1443_reg[1]_i_29__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_6__0_n_0 ,\y_1_reg_1443_reg[1]_i_6__0_n_1 ,\y_1_reg_1443_reg[1]_i_6__0_n_2 ,\y_1_reg_1443_reg[1]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_30__0_n_0 ,\y_1_reg_1443[1]_i_31__0_n_0 ,\y_1_reg_1443[1]_i_32__0_n_0 ,\y_1_reg_1443[1]_i_33__0_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_6__0_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_34__0_n_0 ,\y_1_reg_1443[1]_i_35__0_n_0 ,\y_1_reg_1443[1]_i_36__0_n_0 ,\y_1_reg_1443[1]_i_37__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_70__0 
       (.CI(1'b0),
        .CO({\y_1_reg_1443_reg[1]_i_70__0_n_0 ,\y_1_reg_1443_reg[1]_i_70__0_n_1 ,\y_1_reg_1443_reg[1]_i_70__0_n_2 ,\y_1_reg_1443_reg[1]_i_70__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_114__0_n_0 ,\y_1_reg_1443[1]_i_115__0_n_0 ,\y_1_reg_1443[1]_i_116__0_n_0 ,\y_1_reg_1443[1]_i_117__0_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_70__0_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_118__0_n_0 ,\y_1_reg_1443[1]_i_119__0_n_0 ,\y_1_reg_1443[1]_i_120__0_n_0 ,\y_1_reg_1443[1]_i_121__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_79__0 
       (.CI(\y_1_reg_1443_reg[1]_i_122__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_79__0_n_0 ,\y_1_reg_1443_reg[1]_i_79__0_n_1 ,\y_1_reg_1443_reg[1]_i_79__0_n_2 ,\y_1_reg_1443_reg[1]_i_79__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[19] ,\t_V_reg_306_reg_n_0_[18] ,\t_V_reg_306_reg_n_0_[17] ,\t_V_reg_306_reg_n_0_[16] }),
        .O(p_assign_6_1_fu_512_p2__0[19:16]),
        .S({\y_1_reg_1443[1]_i_124__0_n_0 ,\y_1_reg_1443[1]_i_125__0_n_0 ,\y_1_reg_1443[1]_i_126__0_n_0 ,\y_1_reg_1443[1]_i_127__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_84__0 
       (.CI(1'b0),
        .CO({\y_1_reg_1443_reg[1]_i_84__0_n_0 ,\y_1_reg_1443_reg[1]_i_84__0_n_1 ,\y_1_reg_1443_reg[1]_i_84__0_n_2 ,\y_1_reg_1443_reg[1]_i_84__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_128__0_n_0 ,\y_1_reg_1443[1]_i_129__0_n_0 ,\y_1_reg_1443[1]_i_130__0_n_0 ,\y_1_reg_1443[1]_i_131__0_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_84__0_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_132__0_n_0 ,\y_1_reg_1443[1]_i_133__0_n_0 ,\y_1_reg_1443[1]_i_134__0_n_0 ,\y_1_reg_1443[1]_i_135__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_8__0 
       (.CI(\y_1_reg_1443_reg[1]_i_38__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_8__0_n_0 ,\y_1_reg_1443_reg[1]_i_8__0_n_1 ,\y_1_reg_1443_reg[1]_i_8__0_n_2 ,\y_1_reg_1443_reg[1]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_1_reg_1443[1]_i_39__0_n_0 ,\y_1_reg_1443[1]_i_40__0_n_0 ,\y_1_reg_1443[1]_i_41__0_n_0 ,\y_1_reg_1443[1]_i_42__0_n_0 }),
        .O(\NLW_y_1_reg_1443_reg[1]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\y_1_reg_1443[1]_i_43__0_n_0 ,\y_1_reg_1443[1]_i_44__0_n_0 ,\y_1_reg_1443[1]_i_45__0_n_0 ,\y_1_reg_1443[1]_i_46__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_95__0 
       (.CI(\y_1_reg_1443_reg[1]_i_98__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_95__0_n_0 ,\y_1_reg_1443_reg[1]_i_95__0_n_1 ,\y_1_reg_1443_reg[1]_i_95__0_n_2 ,\y_1_reg_1443_reg[1]_i_95__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[20:17]),
        .S({\y_1_reg_1443[1]_i_146__0_n_0 ,\y_1_reg_1443[1]_i_147__0_n_0 ,\y_1_reg_1443[1]_i_148__0_n_0 ,\y_1_reg_1443[1]_i_149__0_n_0 }));
  CARRY4 \y_1_reg_1443_reg[1]_i_98__0 
       (.CI(\y_1_reg_1443_reg[1]_i_138__0_n_0 ),
        .CO({\y_1_reg_1443_reg[1]_i_98__0_n_0 ,\y_1_reg_1443_reg[1]_i_98__0_n_1 ,\y_1_reg_1443_reg[1]_i_98__0_n_2 ,\y_1_reg_1443_reg[1]_i_98__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_1_fu_551_p2[16:13]),
        .S({\y_1_reg_1443[1]_i_150__0_n_0 ,\y_1_reg_1443[1]_i_151__0_n_0 ,\y_1_reg_1443[1]_i_152__0_n_0 ,\y_1_reg_1443[1]_i_153__0_n_0 }));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_100__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_2_reg_1448[1]_i_146__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(p_assign_6_2_fu_575_p2__0[12]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[12]),
        .O(\y_2_reg_1448[1]_i_100__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_101__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_2_reg_1448[1]_i_148__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(p_assign_6_2_fu_575_p2__0[10]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[10]),
        .O(\y_2_reg_1448[1]_i_101__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_102__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_2_reg_1448[1]_i_149__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(p_assign_6_2_fu_575_p2__0[8]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[8]),
        .O(\y_2_reg_1448[1]_i_102__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_103__0 
       (.I0(\y_2_reg_1448[1]_i_151__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[14]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[14]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_2_reg_1448[1]_i_103__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_104__0 
       (.I0(\y_2_reg_1448[1]_i_152__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[12]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[12]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_2_reg_1448[1]_i_104__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_105__0 
       (.I0(\y_2_reg_1448[1]_i_153__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[10]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[10]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_2_reg_1448[1]_i_105__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_106__0 
       (.I0(\y_2_reg_1448[1]_i_154__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[8]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[8]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_2_reg_1448[1]_i_106__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_107__0 
       (.I0(p_assign_7_2_fu_614_p2[23]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[23]),
        .O(\y_2_reg_1448[1]_i_107__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_108__0 
       (.I0(p_assign_7_2_fu_614_p2[21]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[21]),
        .O(\y_2_reg_1448[1]_i_108__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_10__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[30]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_2_reg_1448[1]_i_10__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_110__0 
       (.I0(p_assign_7_2_fu_614_p2[19]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[19]),
        .O(\y_2_reg_1448[1]_i_110__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_111__0 
       (.I0(p_assign_7_2_fu_614_p2[17]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[17]),
        .O(\y_2_reg_1448[1]_i_111__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_113__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(p_assign_6_2_fu_575_p2__0[23]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[23]),
        .O(\y_2_reg_1448[1]_i_113__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_114__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(p_assign_6_2_fu_575_p2__0[21]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[21]),
        .O(\y_2_reg_1448[1]_i_114__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_115__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(p_assign_6_2_fu_575_p2__0[19]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[19]),
        .O(\y_2_reg_1448[1]_i_115__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_116__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(p_assign_6_2_fu_575_p2__0[17]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[17]),
        .O(\y_2_reg_1448[1]_i_116__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_117__0 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_2_reg_1448[1]_i_117__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_118__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_2_reg_1448[1]_i_118__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_119__0 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_2_reg_1448[1]_i_119__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_11__0 
       (.I0(p_assign_6_2_fu_575_p2__0[29]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I2(p_assign_6_2_fu_575_p2__0[28]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_2_reg_1448[1]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_120__0 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_2_reg_1448[1]_i_120__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_121__0 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_2_reg_1448[1]_i_121__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_122__0 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_2_reg_1448[1]_i_122__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_123__0 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_2_reg_1448[1]_i_123__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_124__0 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_2_reg_1448[1]_i_124__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_125__0 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_2_reg_1448[1]_i_125__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_126__0 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_2_reg_1448[1]_i_126__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_127__0 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_2_reg_1448[1]_i_127__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_129__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_2_reg_1448[1]_i_129__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_12__0 
       (.I0(p_assign_6_2_fu_575_p2__0[27]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I2(p_assign_6_2_fu_575_p2__0[26]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_2_reg_1448[1]_i_12__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_130__0 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_2_reg_1448[1]_i_130__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_131__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_2_reg_1448[1]_i_131__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_132__0 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_2_reg_1448[1]_i_132__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_133__0 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_2_reg_1448[1]_i_133__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_134__0 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_2_reg_1448[1]_i_134__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_135__0 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_2_reg_1448[1]_i_135__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_136__0 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_2_reg_1448[1]_i_136__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_137__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_2_reg_1448[1]_i_166__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(p_assign_6_2_fu_575_p2__0[6]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[6]),
        .O(\y_2_reg_1448[1]_i_137__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_138__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_2_reg_1448[1]_i_167__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(p_assign_6_2_fu_575_p2__0[4]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[4]),
        .O(\y_2_reg_1448[1]_i_138__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_139__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_2_reg_1448[1]_i_168__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(p_assign_6_2_fu_575_p2__0[2]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[2]),
        .O(\y_2_reg_1448[1]_i_139__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_13__0 
       (.I0(p_assign_6_2_fu_575_p2__0[25]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I2(p_assign_6_2_fu_575_p2__0[24]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_2_reg_1448[1]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hA0E2FAE20082AA82)) 
    \y_2_reg_1448[1]_i_140__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\t_V_reg_306_reg_n_0_[1] ),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .I3(p_assign_6_2_fu_575_p2),
        .I4(p_assign_7_2_fu_614_p2[1]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_2_reg_1448[1]_i_140__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_141__0 
       (.I0(\y_2_reg_1448[1]_i_169__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[6]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[6]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_2_reg_1448[1]_i_141__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_142__0 
       (.I0(\y_2_reg_1448[1]_i_170__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[4]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[4]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_2_reg_1448[1]_i_142__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_143__0 
       (.I0(\y_2_reg_1448[1]_i_171__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[2]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[2]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_2_reg_1448[1]_i_143__0_n_0 ));
  LUT6 #(
    .INIT(64'h408A45801520102A)) 
    \y_2_reg_1448[1]_i_144__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(p_assign_7_2_fu_614_p2[1]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(\t_V_reg_306_reg_n_0_[0] ),
        .I4(\t_V_reg_306_reg_n_0_[1] ),
        .I5(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\y_2_reg_1448[1]_i_144__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_145__0 
       (.I0(p_assign_7_2_fu_614_p2[15]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[15]),
        .O(\y_2_reg_1448[1]_i_145__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_146__0 
       (.I0(p_assign_7_2_fu_614_p2[13]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[13]),
        .O(\y_2_reg_1448[1]_i_146__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_148__0 
       (.I0(p_assign_7_2_fu_614_p2[11]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[11]),
        .O(\y_2_reg_1448[1]_i_148__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_149__0 
       (.I0(p_assign_7_2_fu_614_p2[9]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[9]),
        .O(\y_2_reg_1448[1]_i_149__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_151__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(p_assign_6_2_fu_575_p2__0[15]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[15]),
        .O(\y_2_reg_1448[1]_i_151__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_152__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(p_assign_6_2_fu_575_p2__0[13]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[13]),
        .O(\y_2_reg_1448[1]_i_152__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_153__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(p_assign_6_2_fu_575_p2__0[11]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[11]),
        .O(\y_2_reg_1448[1]_i_153__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_154__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(p_assign_6_2_fu_575_p2__0[9]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[9]),
        .O(\y_2_reg_1448[1]_i_154__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_155__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_2_reg_1448[1]_i_155__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_156__0 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_2_reg_1448[1]_i_156__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_157__0 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_2_reg_1448[1]_i_157__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_158__0 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_2_reg_1448[1]_i_158__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_159__0 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_2_reg_1448[1]_i_159__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_15__0 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_2_reg_1448[1]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_160__0 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_2_reg_1448[1]_i_160__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_161__0 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_2_reg_1448[1]_i_161__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_162__0 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_2_reg_1448[1]_i_162__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_163__0 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_2_reg_1448[1]_i_163__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_164__0 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_2_reg_1448[1]_i_164__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_165__0 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_2_reg_1448[1]_i_165__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_166__0 
       (.I0(p_assign_7_2_fu_614_p2[7]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[7]),
        .O(\y_2_reg_1448[1]_i_166__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_167__0 
       (.I0(p_assign_7_2_fu_614_p2[5]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[5]),
        .O(\y_2_reg_1448[1]_i_167__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_168__0 
       (.I0(p_assign_7_2_fu_614_p2[3]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[3]),
        .O(\y_2_reg_1448[1]_i_168__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_169__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(p_assign_6_2_fu_575_p2__0[7]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[7]),
        .O(\y_2_reg_1448[1]_i_169__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_16__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_2_reg_1448[1]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_170__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(p_assign_6_2_fu_575_p2__0[5]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[5]),
        .O(\y_2_reg_1448[1]_i_170__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_171__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(p_assign_6_2_fu_575_p2__0[3]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[3]),
        .O(\y_2_reg_1448[1]_i_171__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_172__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_2_reg_1448[1]_i_172__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_173__0 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_2_reg_1448[1]_i_173__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_174__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_2_reg_1448[1]_i_174__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_175__0 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_2_reg_1448[1]_i_175__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_176__0 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_2_reg_1448[1]_i_176__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_177__0 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_2_reg_1448[1]_i_177__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_178__0 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_2_reg_1448[1]_i_178__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_179__0 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_2_reg_1448[1]_i_179__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_17__0 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_2_reg_1448[1]_i_17__0_n_0 ));
  LUT5 #(
    .INIT(32'hFF6F0060)) 
    \y_2_reg_1448[1]_i_1__0 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(\t_V_reg_306_reg_n_0_[1] ),
        .I2(tmp_229_2_fu_595_p2),
        .I3(p_assign_6_2_fu_575_p2),
        .I4(\y_2_reg_1448[1]_i_4__0_n_0 ),
        .O(y_2_fu_678_p3));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_21__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(p_assign_6_2_fu_575_p2__0[23]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(p_assign_6_2_fu_575_p2__0[22]),
        .O(\y_2_reg_1448[1]_i_21__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_22__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(p_assign_6_2_fu_575_p2__0[21]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(p_assign_6_2_fu_575_p2__0[20]),
        .O(\y_2_reg_1448[1]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_23__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(p_assign_6_2_fu_575_p2__0[19]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(p_assign_6_2_fu_575_p2__0[18]),
        .O(\y_2_reg_1448[1]_i_23__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_24__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(p_assign_6_2_fu_575_p2__0[17]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(p_assign_6_2_fu_575_p2__0[16]),
        .O(\y_2_reg_1448[1]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_25__0 
       (.I0(p_assign_6_2_fu_575_p2__0[23]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I2(p_assign_6_2_fu_575_p2__0[22]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_2_reg_1448[1]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_26__0 
       (.I0(p_assign_6_2_fu_575_p2__0[21]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I2(p_assign_6_2_fu_575_p2__0[20]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_2_reg_1448[1]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_27__0 
       (.I0(p_assign_6_2_fu_575_p2__0[19]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I2(p_assign_6_2_fu_575_p2__0[18]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_2_reg_1448[1]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_28__0 
       (.I0(p_assign_6_2_fu_575_p2__0[17]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I2(p_assign_6_2_fu_575_p2__0[16]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_2_reg_1448[1]_i_28__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_30__0 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_2_reg_1448[1]_i_30__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_31__0 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_2_reg_1448[1]_i_31__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_32__0 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_2_reg_1448[1]_i_32__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_33__0 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_2_reg_1448[1]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_2_reg_1448[1]_i_35__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_7_2_fu_614_p2[31]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I4(p_assign_6_2_fu_575_p2__0[30]),
        .I5(p_assign_7_2_fu_614_p2[30]),
        .O(\y_2_reg_1448[1]_i_35__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_36__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_2_reg_1448[1]_i_72__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(p_assign_6_2_fu_575_p2__0[28]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[28]),
        .O(\y_2_reg_1448[1]_i_36__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_37__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_2_reg_1448[1]_i_74__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(p_assign_6_2_fu_575_p2__0[26]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[26]),
        .O(\y_2_reg_1448[1]_i_37__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_38__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_2_reg_1448[1]_i_75__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(p_assign_6_2_fu_575_p2__0[24]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[24]),
        .O(\y_2_reg_1448[1]_i_38__0_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_2_reg_1448[1]_i_39__0 
       (.I0(p_assign_7_2_fu_614_p2[31]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I2(p_assign_7_2_fu_614_p2[30]),
        .I3(p_assign_6_2_fu_575_p2),
        .I4(p_assign_6_2_fu_575_p2__0[30]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_2_reg_1448[1]_i_39__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_40__0 
       (.I0(\y_2_reg_1448[1]_i_77__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[28]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[28]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_2_reg_1448[1]_i_40__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_41__0 
       (.I0(\y_2_reg_1448[1]_i_78__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[26]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[26]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_2_reg_1448[1]_i_41__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_42__0 
       (.I0(\y_2_reg_1448[1]_i_79__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[24]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[24]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_2_reg_1448[1]_i_42__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_43__0 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_2_reg_1448[1]_i_43__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_44__0 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_2_reg_1448[1]_i_44__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_45__0 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_2_reg_1448[1]_i_45__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_46__0 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_2_reg_1448[1]_i_46__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_48__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(p_assign_6_2_fu_575_p2__0[15]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(p_assign_6_2_fu_575_p2__0[14]),
        .O(\y_2_reg_1448[1]_i_48__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_49__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(p_assign_6_2_fu_575_p2__0[13]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(p_assign_6_2_fu_575_p2__0[12]),
        .O(\y_2_reg_1448[1]_i_49__0_n_0 ));
  LUT6 #(
    .INIT(64'h95CF9AC0C09ACF95)) 
    \y_2_reg_1448[1]_i_4__0 
       (.I0(\y_2_reg_1448_reg[1]_i_18__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[1]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(\t_V_reg_306_reg_n_0_[0] ),
        .I4(\t_V_reg_306_reg_n_0_[1] ),
        .I5(p_neg465_i_reg_1351[0]),
        .O(\y_2_reg_1448[1]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_50__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(p_assign_6_2_fu_575_p2__0[11]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(p_assign_6_2_fu_575_p2__0[10]),
        .O(\y_2_reg_1448[1]_i_50__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_51__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(p_assign_6_2_fu_575_p2__0[9]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(p_assign_6_2_fu_575_p2__0[8]),
        .O(\y_2_reg_1448[1]_i_51__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_52__0 
       (.I0(p_assign_6_2_fu_575_p2__0[15]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I2(p_assign_6_2_fu_575_p2__0[14]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_2_reg_1448[1]_i_52__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_53__0 
       (.I0(p_assign_6_2_fu_575_p2__0[13]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I2(p_assign_6_2_fu_575_p2__0[12]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_2_reg_1448[1]_i_53__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_54__0 
       (.I0(p_assign_6_2_fu_575_p2__0[11]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I2(p_assign_6_2_fu_575_p2__0[10]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_2_reg_1448[1]_i_54__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_55__0 
       (.I0(p_assign_6_2_fu_575_p2__0[9]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I2(p_assign_6_2_fu_575_p2__0[8]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_2_reg_1448[1]_i_55__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_58__0 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_2_reg_1448[1]_i_58__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_59__0 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_2_reg_1448[1]_i_59__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_60__0 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_2_reg_1448[1]_i_60__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_61__0 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_2_reg_1448[1]_i_61__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_63__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_2_reg_1448[1]_i_107__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(p_assign_6_2_fu_575_p2__0[22]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[22]),
        .O(\y_2_reg_1448[1]_i_63__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_64__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_2_reg_1448[1]_i_108__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(p_assign_6_2_fu_575_p2__0[20]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[20]),
        .O(\y_2_reg_1448[1]_i_64__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_65__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_2_reg_1448[1]_i_110__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(p_assign_6_2_fu_575_p2__0[18]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[18]),
        .O(\y_2_reg_1448[1]_i_65__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_66__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_2_reg_1448[1]_i_111__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(p_assign_6_2_fu_575_p2__0[16]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[16]),
        .O(\y_2_reg_1448[1]_i_66__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_67__0 
       (.I0(\y_2_reg_1448[1]_i_113__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[22]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[22]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_2_reg_1448[1]_i_67__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_68__0 
       (.I0(\y_2_reg_1448[1]_i_114__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[20]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[20]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_2_reg_1448[1]_i_68__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_69__0 
       (.I0(\y_2_reg_1448[1]_i_115__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[18]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[18]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_2_reg_1448[1]_i_69__0_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \y_2_reg_1448[1]_i_6__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I1(p_assign_6_2_fu_575_p2__0[30]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(\tmp_1_reg_1346_reg[31]_0 [31]),
        .O(\y_2_reg_1448[1]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_2_reg_1448[1]_i_70__0 
       (.I0(\y_2_reg_1448[1]_i_116__0_n_0 ),
        .I1(p_assign_7_2_fu_614_p2[16]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_6_2_fu_575_p2__0[16]),
        .I4(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_2_reg_1448[1]_i_70__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_72__0 
       (.I0(p_assign_7_2_fu_614_p2[29]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[29]),
        .O(\y_2_reg_1448[1]_i_72__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_74__0 
       (.I0(p_assign_7_2_fu_614_p2[27]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[27]),
        .O(\y_2_reg_1448[1]_i_74__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_2_reg_1448[1]_i_75__0 
       (.I0(p_assign_7_2_fu_614_p2[25]),
        .I1(p_assign_6_2_fu_575_p2),
        .I2(p_assign_6_2_fu_575_p2__0[25]),
        .O(\y_2_reg_1448[1]_i_75__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_77__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(p_assign_6_2_fu_575_p2__0[29]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[29]),
        .O(\y_2_reg_1448[1]_i_77__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_78__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(p_assign_6_2_fu_575_p2__0[27]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[27]),
        .O(\y_2_reg_1448[1]_i_78__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_2_reg_1448[1]_i_79__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(p_assign_6_2_fu_575_p2__0[25]),
        .I2(p_assign_6_2_fu_575_p2),
        .I3(p_assign_7_2_fu_614_p2[25]),
        .O(\y_2_reg_1448[1]_i_79__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_7__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(p_assign_6_2_fu_575_p2__0[29]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(p_assign_6_2_fu_575_p2__0[28]),
        .O(\y_2_reg_1448[1]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_80__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(p_assign_6_2_fu_575_p2__0[7]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(p_assign_6_2_fu_575_p2__0[6]),
        .O(\y_2_reg_1448[1]_i_80__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_81__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(p_assign_6_2_fu_575_p2__0[5]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(p_assign_6_2_fu_575_p2__0[4]),
        .O(\y_2_reg_1448[1]_i_81__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_82__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(p_assign_6_2_fu_575_p2__0[3]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(p_assign_6_2_fu_575_p2__0[2]),
        .O(\y_2_reg_1448[1]_i_82__0_n_0 ));
  LUT4 #(
    .INIT(16'hE282)) 
    \y_2_reg_1448[1]_i_83__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\t_V_reg_306_reg_n_0_[1] ),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_2_reg_1448[1]_i_83__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_84__0 
       (.I0(p_assign_6_2_fu_575_p2__0[7]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I2(p_assign_6_2_fu_575_p2__0[6]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_2_reg_1448[1]_i_84__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_85__0 
       (.I0(p_assign_6_2_fu_575_p2__0[5]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I2(p_assign_6_2_fu_575_p2__0[4]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_2_reg_1448[1]_i_85__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_2_reg_1448[1]_i_86__0 
       (.I0(p_assign_6_2_fu_575_p2__0[3]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I2(p_assign_6_2_fu_575_p2__0[2]),
        .I3(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_2_reg_1448[1]_i_86__0_n_0 ));
  LUT4 #(
    .INIT(16'h2442)) 
    \y_2_reg_1448[1]_i_87__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(\t_V_reg_306_reg_n_0_[0] ),
        .I2(\t_V_reg_306_reg_n_0_[1] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\y_2_reg_1448[1]_i_87__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_8__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(p_assign_6_2_fu_575_p2__0[27]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(p_assign_6_2_fu_575_p2__0[26]),
        .O(\y_2_reg_1448[1]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_90__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_2_reg_1448[1]_i_90__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_91__0 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_2_reg_1448[1]_i_91__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_92__0 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_2_reg_1448[1]_i_92__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_93__0 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_2_reg_1448[1]_i_93__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_94__0 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_2_reg_1448[1]_i_94__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_95__0 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_2_reg_1448[1]_i_95__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_96__0 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_2_reg_1448[1]_i_96__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_2_reg_1448[1]_i_97__0 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_2_reg_1448[1]_i_97__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_2_reg_1448[1]_i_99__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_2_reg_1448[1]_i_145__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(p_assign_6_2_fu_575_p2__0[14]),
        .I4(p_assign_6_2_fu_575_p2),
        .I5(p_assign_7_2_fu_614_p2[14]),
        .O(\y_2_reg_1448[1]_i_99__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_2_reg_1448[1]_i_9__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(p_assign_6_2_fu_575_p2__0[25]),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(p_assign_6_2_fu_575_p2__0[24]),
        .O(\y_2_reg_1448[1]_i_9__0_n_0 ));
  FDRE \y_2_reg_1448_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_V_fu_405_p2[0]),
        .Q(y_2_reg_1448[0]),
        .R(1'b0));
  FDRE \y_2_reg_1448_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_2_fu_678_p3),
        .Q(y_2_reg_1448[1]),
        .R(1'b0));
  CARRY4 \y_2_reg_1448_reg[1]_i_109__0 
       (.CI(\y_2_reg_1448_reg[1]_i_112__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_109__0_n_0 ,\y_2_reg_1448_reg[1]_i_109__0_n_1 ,\y_2_reg_1448_reg[1]_i_109__0_n_2 ,\y_2_reg_1448_reg[1]_i_109__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[20:17]),
        .S({\y_2_reg_1448[1]_i_155__0_n_0 ,\y_2_reg_1448[1]_i_156__0_n_0 ,\y_2_reg_1448[1]_i_157__0_n_0 ,\y_2_reg_1448[1]_i_158__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_112__0 
       (.CI(\y_2_reg_1448_reg[1]_i_147__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_112__0_n_0 ,\y_2_reg_1448_reg[1]_i_112__0_n_1 ,\y_2_reg_1448_reg[1]_i_112__0_n_2 ,\y_2_reg_1448_reg[1]_i_112__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[16:13]),
        .S({\y_2_reg_1448[1]_i_159__0_n_0 ,\y_2_reg_1448[1]_i_160__0_n_0 ,\y_2_reg_1448[1]_i_161__0_n_0 ,\y_2_reg_1448[1]_i_162__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_128__0 
       (.CI(1'b0),
        .CO({\y_2_reg_1448_reg[1]_i_128__0_n_0 ,\y_2_reg_1448_reg[1]_i_128__0_n_1 ,\y_2_reg_1448_reg[1]_i_128__0_n_2 ,\y_2_reg_1448_reg[1]_i_128__0_n_3 }),
        .CYINIT(\t_V_reg_306_reg_n_0_[0] ),
        .DI({\t_V_reg_306_reg_n_0_[4] ,\t_V_reg_306_reg_n_0_[3] ,\t_V_reg_306_reg_n_0_[2] ,1'b0}),
        .O({p_assign_6_2_fu_575_p2__0[4:2],\NLW_y_2_reg_1448_reg[1]_i_128__0_O_UNCONNECTED [0]}),
        .S({\y_2_reg_1448[1]_i_163__0_n_0 ,\y_2_reg_1448[1]_i_164__0_n_0 ,\y_2_reg_1448[1]_i_165__0_n_0 ,\t_V_reg_306_reg_n_0_[1] }));
  CARRY4 \y_2_reg_1448_reg[1]_i_147__0 
       (.CI(\y_2_reg_1448_reg[1]_i_150__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_147__0_n_0 ,\y_2_reg_1448_reg[1]_i_147__0_n_1 ,\y_2_reg_1448_reg[1]_i_147__0_n_2 ,\y_2_reg_1448_reg[1]_i_147__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[12:9]),
        .S({\y_2_reg_1448[1]_i_172__0_n_0 ,\y_2_reg_1448[1]_i_173__0_n_0 ,\y_2_reg_1448[1]_i_174__0_n_0 ,\y_2_reg_1448[1]_i_175__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_14__0 
       (.CI(\y_2_reg_1448_reg[1]_i_29__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_14__0_n_0 ,\y_2_reg_1448_reg[1]_i_14__0_n_1 ,\y_2_reg_1448_reg[1]_i_14__0_n_2 ,\y_2_reg_1448_reg[1]_i_14__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[28] ,\t_V_reg_306_reg_n_0_[27] ,\t_V_reg_306_reg_n_0_[26] ,\t_V_reg_306_reg_n_0_[25] }),
        .O(p_assign_6_2_fu_575_p2__0[28:25]),
        .S({\y_2_reg_1448[1]_i_30__0_n_0 ,\y_2_reg_1448[1]_i_31__0_n_0 ,\y_2_reg_1448[1]_i_32__0_n_0 ,\y_2_reg_1448[1]_i_33__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_150__0 
       (.CI(\y_2_reg_1448_reg[1]_i_19__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_150__0_n_0 ,\y_2_reg_1448_reg[1]_i_150__0_n_1 ,\y_2_reg_1448_reg[1]_i_150__0_n_2 ,\y_2_reg_1448_reg[1]_i_150__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[8:5]),
        .S({\y_2_reg_1448[1]_i_176__0_n_0 ,\y_2_reg_1448[1]_i_177__0_n_0 ,\y_2_reg_1448[1]_i_178__0_n_0 ,\y_2_reg_1448[1]_i_179__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_18__0 
       (.CI(\y_2_reg_1448_reg[1]_i_34__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_18__0_n_0 ,\y_2_reg_1448_reg[1]_i_18__0_n_1 ,\y_2_reg_1448_reg[1]_i_18__0_n_2 ,\y_2_reg_1448_reg[1]_i_18__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_35__0_n_0 ,\y_2_reg_1448[1]_i_36__0_n_0 ,\y_2_reg_1448[1]_i_37__0_n_0 ,\y_2_reg_1448[1]_i_38__0_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_18__0_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_39__0_n_0 ,\y_2_reg_1448[1]_i_40__0_n_0 ,\y_2_reg_1448[1]_i_41__0_n_0 ,\y_2_reg_1448[1]_i_42__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_19__0 
       (.CI(1'b0),
        .CO({\y_2_reg_1448_reg[1]_i_19__0_n_0 ,\y_2_reg_1448_reg[1]_i_19__0_n_1 ,\y_2_reg_1448_reg[1]_i_19__0_n_2 ,\y_2_reg_1448_reg[1]_i_19__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_2_reg_1448[1]_i_43__0_n_0 ,1'b0}),
        .O(p_assign_7_2_fu_614_p2[4:1]),
        .S({\y_2_reg_1448[1]_i_44__0_n_0 ,\y_2_reg_1448[1]_i_45__0_n_0 ,\t_V_reg_306_reg_n_0_[2] ,\y_2_reg_1448[1]_i_46__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_20__0 
       (.CI(\y_2_reg_1448_reg[1]_i_47__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_20__0_n_0 ,\y_2_reg_1448_reg[1]_i_20__0_n_1 ,\y_2_reg_1448_reg[1]_i_20__0_n_2 ,\y_2_reg_1448_reg[1]_i_20__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_48__0_n_0 ,\y_2_reg_1448[1]_i_49__0_n_0 ,\y_2_reg_1448[1]_i_50__0_n_0 ,\y_2_reg_1448[1]_i_51__0_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_20__0_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_52__0_n_0 ,\y_2_reg_1448[1]_i_53__0_n_0 ,\y_2_reg_1448[1]_i_54__0_n_0 ,\y_2_reg_1448[1]_i_55__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_29__0 
       (.CI(\y_2_reg_1448_reg[1]_i_56__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_29__0_n_0 ,\y_2_reg_1448_reg[1]_i_29__0_n_1 ,\y_2_reg_1448_reg[1]_i_29__0_n_2 ,\y_2_reg_1448_reg[1]_i_29__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[24] ,\t_V_reg_306_reg_n_0_[23] ,\t_V_reg_306_reg_n_0_[22] ,\t_V_reg_306_reg_n_0_[21] }),
        .O(p_assign_6_2_fu_575_p2__0[24:21]),
        .S({\y_2_reg_1448[1]_i_58__0_n_0 ,\y_2_reg_1448[1]_i_59__0_n_0 ,\y_2_reg_1448[1]_i_60__0_n_0 ,\y_2_reg_1448[1]_i_61__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_2__0 
       (.CI(\y_2_reg_1448_reg[1]_i_5__0_n_0 ),
        .CO({tmp_229_2_fu_595_p2,\y_2_reg_1448_reg[1]_i_2__0_n_1 ,\y_2_reg_1448_reg[1]_i_2__0_n_2 ,\y_2_reg_1448_reg[1]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_6__0_n_0 ,\y_2_reg_1448[1]_i_7__0_n_0 ,\y_2_reg_1448[1]_i_8__0_n_0 ,\y_2_reg_1448[1]_i_9__0_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_10__0_n_0 ,\y_2_reg_1448[1]_i_11__0_n_0 ,\y_2_reg_1448[1]_i_12__0_n_0 ,\y_2_reg_1448[1]_i_13__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_34__0 
       (.CI(\y_2_reg_1448_reg[1]_i_62__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_34__0_n_0 ,\y_2_reg_1448_reg[1]_i_34__0_n_1 ,\y_2_reg_1448_reg[1]_i_34__0_n_2 ,\y_2_reg_1448_reg[1]_i_34__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_63__0_n_0 ,\y_2_reg_1448[1]_i_64__0_n_0 ,\y_2_reg_1448[1]_i_65__0_n_0 ,\y_2_reg_1448[1]_i_66__0_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_34__0_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_67__0_n_0 ,\y_2_reg_1448[1]_i_68__0_n_0 ,\y_2_reg_1448[1]_i_69__0_n_0 ,\y_2_reg_1448[1]_i_70__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_3__0 
       (.CI(\y_2_reg_1448_reg[1]_i_14__0_n_0 ),
        .CO({\NLW_y_2_reg_1448_reg[1]_i_3__0_CO_UNCONNECTED [3:2],\y_2_reg_1448_reg[1]_i_3__0_n_2 ,\y_2_reg_1448_reg[1]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_306_reg_n_0_[30] ,\t_V_reg_306_reg_n_0_[29] }),
        .O({\NLW_y_2_reg_1448_reg[1]_i_3__0_O_UNCONNECTED [3],p_assign_6_2_fu_575_p2,p_assign_6_2_fu_575_p2__0[30:29]}),
        .S({1'b0,\y_2_reg_1448[1]_i_15__0_n_0 ,\y_2_reg_1448[1]_i_16__0_n_0 ,\y_2_reg_1448[1]_i_17__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_47__0 
       (.CI(1'b0),
        .CO({\y_2_reg_1448_reg[1]_i_47__0_n_0 ,\y_2_reg_1448_reg[1]_i_47__0_n_1 ,\y_2_reg_1448_reg[1]_i_47__0_n_2 ,\y_2_reg_1448_reg[1]_i_47__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_80__0_n_0 ,\y_2_reg_1448[1]_i_81__0_n_0 ,\y_2_reg_1448[1]_i_82__0_n_0 ,\y_2_reg_1448[1]_i_83__0_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_47__0_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_84__0_n_0 ,\y_2_reg_1448[1]_i_85__0_n_0 ,\y_2_reg_1448[1]_i_86__0_n_0 ,\y_2_reg_1448[1]_i_87__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_56__0 
       (.CI(\y_2_reg_1448_reg[1]_i_57__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_56__0_n_0 ,\y_2_reg_1448_reg[1]_i_56__0_n_1 ,\y_2_reg_1448_reg[1]_i_56__0_n_2 ,\y_2_reg_1448_reg[1]_i_56__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[20] ,\t_V_reg_306_reg_n_0_[19] ,\t_V_reg_306_reg_n_0_[18] ,\t_V_reg_306_reg_n_0_[17] }),
        .O(p_assign_6_2_fu_575_p2__0[20:17]),
        .S({\y_2_reg_1448[1]_i_90__0_n_0 ,\y_2_reg_1448[1]_i_91__0_n_0 ,\y_2_reg_1448[1]_i_92__0_n_0 ,\y_2_reg_1448[1]_i_93__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_57__0 
       (.CI(\y_2_reg_1448_reg[1]_i_88__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_57__0_n_0 ,\y_2_reg_1448_reg[1]_i_57__0_n_1 ,\y_2_reg_1448_reg[1]_i_57__0_n_2 ,\y_2_reg_1448_reg[1]_i_57__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[16] ,\t_V_reg_306_reg_n_0_[15] ,\t_V_reg_306_reg_n_0_[14] ,\t_V_reg_306_reg_n_0_[13] }),
        .O(p_assign_6_2_fu_575_p2__0[16:13]),
        .S({\y_2_reg_1448[1]_i_94__0_n_0 ,\y_2_reg_1448[1]_i_95__0_n_0 ,\y_2_reg_1448[1]_i_96__0_n_0 ,\y_2_reg_1448[1]_i_97__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_5__0 
       (.CI(\y_2_reg_1448_reg[1]_i_20__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_5__0_n_0 ,\y_2_reg_1448_reg[1]_i_5__0_n_1 ,\y_2_reg_1448_reg[1]_i_5__0_n_2 ,\y_2_reg_1448_reg[1]_i_5__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_21__0_n_0 ,\y_2_reg_1448[1]_i_22__0_n_0 ,\y_2_reg_1448[1]_i_23__0_n_0 ,\y_2_reg_1448[1]_i_24__0_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_5__0_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_25__0_n_0 ,\y_2_reg_1448[1]_i_26__0_n_0 ,\y_2_reg_1448[1]_i_27__0_n_0 ,\y_2_reg_1448[1]_i_28__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_62__0 
       (.CI(\y_2_reg_1448_reg[1]_i_98__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_62__0_n_0 ,\y_2_reg_1448_reg[1]_i_62__0_n_1 ,\y_2_reg_1448_reg[1]_i_62__0_n_2 ,\y_2_reg_1448_reg[1]_i_62__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_99__0_n_0 ,\y_2_reg_1448[1]_i_100__0_n_0 ,\y_2_reg_1448[1]_i_101__0_n_0 ,\y_2_reg_1448[1]_i_102__0_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_62__0_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_103__0_n_0 ,\y_2_reg_1448[1]_i_104__0_n_0 ,\y_2_reg_1448[1]_i_105__0_n_0 ,\y_2_reg_1448[1]_i_106__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_71__0 
       (.CI(\y_2_reg_1448_reg[1]_i_73__0_n_0 ),
        .CO({\NLW_y_2_reg_1448_reg[1]_i_71__0_CO_UNCONNECTED [3:2],\y_2_reg_1448_reg[1]_i_71__0_n_2 ,\y_2_reg_1448_reg[1]_i_71__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_y_2_reg_1448_reg[1]_i_71__0_O_UNCONNECTED [3],p_assign_7_2_fu_614_p2[31:29]}),
        .S({1'b0,\y_2_reg_1448[1]_i_117__0_n_0 ,\y_2_reg_1448[1]_i_118__0_n_0 ,\y_2_reg_1448[1]_i_119__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_73__0 
       (.CI(\y_2_reg_1448_reg[1]_i_76__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_73__0_n_0 ,\y_2_reg_1448_reg[1]_i_73__0_n_1 ,\y_2_reg_1448_reg[1]_i_73__0_n_2 ,\y_2_reg_1448_reg[1]_i_73__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[28:25]),
        .S({\y_2_reg_1448[1]_i_120__0_n_0 ,\y_2_reg_1448[1]_i_121__0_n_0 ,\y_2_reg_1448[1]_i_122__0_n_0 ,\y_2_reg_1448[1]_i_123__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_76__0 
       (.CI(\y_2_reg_1448_reg[1]_i_109__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_76__0_n_0 ,\y_2_reg_1448_reg[1]_i_76__0_n_1 ,\y_2_reg_1448_reg[1]_i_76__0_n_2 ,\y_2_reg_1448_reg[1]_i_76__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_2_fu_614_p2[24:21]),
        .S({\y_2_reg_1448[1]_i_124__0_n_0 ,\y_2_reg_1448[1]_i_125__0_n_0 ,\y_2_reg_1448[1]_i_126__0_n_0 ,\y_2_reg_1448[1]_i_127__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_88__0 
       (.CI(\y_2_reg_1448_reg[1]_i_89__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_88__0_n_0 ,\y_2_reg_1448_reg[1]_i_88__0_n_1 ,\y_2_reg_1448_reg[1]_i_88__0_n_2 ,\y_2_reg_1448_reg[1]_i_88__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[12] ,\t_V_reg_306_reg_n_0_[11] ,\t_V_reg_306_reg_n_0_[10] ,\t_V_reg_306_reg_n_0_[9] }),
        .O(p_assign_6_2_fu_575_p2__0[12:9]),
        .S({\y_2_reg_1448[1]_i_129__0_n_0 ,\y_2_reg_1448[1]_i_130__0_n_0 ,\y_2_reg_1448[1]_i_131__0_n_0 ,\y_2_reg_1448[1]_i_132__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_89__0 
       (.CI(\y_2_reg_1448_reg[1]_i_128__0_n_0 ),
        .CO({\y_2_reg_1448_reg[1]_i_89__0_n_0 ,\y_2_reg_1448_reg[1]_i_89__0_n_1 ,\y_2_reg_1448_reg[1]_i_89__0_n_2 ,\y_2_reg_1448_reg[1]_i_89__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[8] ,\t_V_reg_306_reg_n_0_[7] ,\t_V_reg_306_reg_n_0_[6] ,\t_V_reg_306_reg_n_0_[5] }),
        .O(p_assign_6_2_fu_575_p2__0[8:5]),
        .S({\y_2_reg_1448[1]_i_133__0_n_0 ,\y_2_reg_1448[1]_i_134__0_n_0 ,\y_2_reg_1448[1]_i_135__0_n_0 ,\y_2_reg_1448[1]_i_136__0_n_0 }));
  CARRY4 \y_2_reg_1448_reg[1]_i_98__0 
       (.CI(1'b0),
        .CO({\y_2_reg_1448_reg[1]_i_98__0_n_0 ,\y_2_reg_1448_reg[1]_i_98__0_n_1 ,\y_2_reg_1448_reg[1]_i_98__0_n_2 ,\y_2_reg_1448_reg[1]_i_98__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_2_reg_1448[1]_i_137__0_n_0 ,\y_2_reg_1448[1]_i_138__0_n_0 ,\y_2_reg_1448[1]_i_139__0_n_0 ,\y_2_reg_1448[1]_i_140__0_n_0 }),
        .O(\NLW_y_2_reg_1448_reg[1]_i_98__0_O_UNCONNECTED [3:0]),
        .S({\y_2_reg_1448[1]_i_141__0_n_0 ,\y_2_reg_1448[1]_i_142__0_n_0 ,\y_2_reg_1448[1]_i_143__0_n_0 ,\y_2_reg_1448[1]_i_144__0_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \y_reg_1438[0]_i_1__0 
       (.I0(p_assign_7_fu_488_p2[0]),
        .I1(p_0_in),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .O(y_fu_646_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_100__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_reg_1438_reg[1]_i_47__0_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[21]),
        .O(\y_reg_1438[1]_i_100__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_101__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_reg_1438_reg[1]_i_78__0_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[19]),
        .O(\y_reg_1438[1]_i_101__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_102__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_reg_1438_reg[1]_i_78__0_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[17]),
        .O(\y_reg_1438[1]_i_102__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_103__0 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_reg_1438[1]_i_103__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_104__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_reg_1438[1]_i_104__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_105__0 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_reg_1438[1]_i_105__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_106__0 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_reg_1438[1]_i_106__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_107__0 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_reg_1438[1]_i_107__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_108__0 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_reg_1438[1]_i_108__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_109__0 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_reg_1438[1]_i_109__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_10__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_reg_1438_reg[1]_i_3__0_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(\y_reg_1438_reg[1]_i_17__0_n_4 ),
        .O(\y_reg_1438[1]_i_10__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_110__0 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_reg_1438[1]_i_110__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_111__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_reg_1438_reg[1]_i_120__0_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(\y_reg_1438_reg[1]_i_120__0_n_6 ),
        .O(\y_reg_1438[1]_i_111__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_112__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_reg_1438_reg[1]_i_120__0_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(\y_reg_1438_reg[1]_i_5__0_n_4 ),
        .O(\y_reg_1438[1]_i_112__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_113__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_reg_1438_reg[1]_i_5__0_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(\y_reg_1438_reg[1]_i_5__0_n_6 ),
        .O(\y_reg_1438[1]_i_113__0_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \y_reg_1438[1]_i_114__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\y_reg_1438_reg[1]_i_5__0_n_7 ),
        .I2(\t_V_reg_306_reg_n_0_[0] ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_reg_1438[1]_i_114__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_115__0 
       (.I0(\y_reg_1438_reg[1]_i_120__0_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I2(\y_reg_1438_reg[1]_i_120__0_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_reg_1438[1]_i_115__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_116__0 
       (.I0(\y_reg_1438_reg[1]_i_120__0_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I2(\y_reg_1438_reg[1]_i_5__0_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_reg_1438[1]_i_116__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_117__0 
       (.I0(\y_reg_1438_reg[1]_i_5__0_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I2(\y_reg_1438_reg[1]_i_5__0_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_reg_1438[1]_i_117__0_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \y_reg_1438[1]_i_118__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I1(\t_V_reg_306_reg_n_0_[0] ),
        .I2(\y_reg_1438_reg[1]_i_5__0_n_7 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .O(\y_reg_1438[1]_i_118__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_11__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_reg_1438_reg[1]_i_17__0_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(\y_reg_1438_reg[1]_i_17__0_n_6 ),
        .O(\y_reg_1438[1]_i_11__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_121__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_reg_1438[1]_i_121__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_122__0 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_reg_1438[1]_i_122__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_123__0 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_reg_1438[1]_i_123__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_124__0 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_reg_1438[1]_i_124__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_125__0 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_reg_1438[1]_i_125__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_126__0 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_reg_1438[1]_i_126__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_127__0 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_reg_1438[1]_i_127__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_128__0 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_reg_1438[1]_i_128__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_129__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_reg_1438[1]_i_163__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [6]),
        .I3(\y_reg_1438_reg[1]_i_120__0_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[6]),
        .O(\y_reg_1438[1]_i_129__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_12__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_reg_1438_reg[1]_i_17__0_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(\y_reg_1438_reg[1]_i_47__0_n_4 ),
        .O(\y_reg_1438[1]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_130__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_reg_1438[1]_i_165__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [4]),
        .I3(\y_reg_1438_reg[1]_i_5__0_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[4]),
        .O(\y_reg_1438[1]_i_130__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_131__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_reg_1438[1]_i_166__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [2]),
        .I3(\y_reg_1438_reg[1]_i_5__0_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[2]),
        .O(\y_reg_1438[1]_i_131__0_n_0 ));
  LUT6 #(
    .INIT(64'h2222B222B2B2B222)) 
    \y_reg_1438[1]_i_132__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I1(\y_reg_1438[1]_i_167__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [0]),
        .I3(\t_V_reg_306_reg_n_0_[0] ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[0]),
        .O(\y_reg_1438[1]_i_132__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_133__0 
       (.I0(\y_reg_1438[1]_i_168__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[6]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_120__0_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [6]),
        .O(\y_reg_1438[1]_i_133__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_134__0 
       (.I0(\y_reg_1438[1]_i_169__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[4]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_5__0_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [4]),
        .O(\y_reg_1438[1]_i_134__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_135__0 
       (.I0(\y_reg_1438[1]_i_170__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[2]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_5__0_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [2]),
        .O(\y_reg_1438[1]_i_135__0_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \y_reg_1438[1]_i_136__0 
       (.I0(p_assign_7_fu_488_p2[1]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_5__0_n_7 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [1]),
        .I4(y_fu_646_p3[0]),
        .I5(\tmp_1_reg_1346_reg[31]_0 [0]),
        .O(\y_reg_1438[1]_i_136__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_137__0 
       (.I0(p_assign_7_fu_488_p2[15]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_79__0_n_5 ),
        .O(\y_reg_1438[1]_i_137__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_139__0 
       (.I0(p_assign_7_fu_488_p2[13]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_79__0_n_7 ),
        .O(\y_reg_1438[1]_i_139__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_13__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_3__0_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_reg_1438[1]_i_13__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_140__0 
       (.I0(p_assign_7_fu_488_p2[11]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_119__0_n_5 ),
        .O(\y_reg_1438[1]_i_140__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_142__0 
       (.I0(p_assign_7_fu_488_p2[9]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_119__0_n_7 ),
        .O(\y_reg_1438[1]_i_142__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_143__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_reg_1438_reg[1]_i_79__0_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[15]),
        .O(\y_reg_1438[1]_i_143__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_144__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_reg_1438_reg[1]_i_79__0_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[13]),
        .O(\y_reg_1438[1]_i_144__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_145__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_reg_1438_reg[1]_i_119__0_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[11]),
        .O(\y_reg_1438[1]_i_145__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_146__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_reg_1438_reg[1]_i_119__0_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[9]),
        .O(\y_reg_1438[1]_i_146__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_147__0 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_reg_1438[1]_i_147__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_148__0 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_reg_1438[1]_i_148__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_149__0 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_reg_1438[1]_i_149__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_14__0 
       (.I0(\y_reg_1438_reg[1]_i_3__0_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I2(\y_reg_1438_reg[1]_i_17__0_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_reg_1438[1]_i_14__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_150__0 
       (.I0(\t_V_reg_306_reg_n_0_[20] ),
        .O(\y_reg_1438[1]_i_150__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_151__0 
       (.I0(\t_V_reg_306_reg_n_0_[19] ),
        .O(\y_reg_1438[1]_i_151__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_152__0 
       (.I0(\t_V_reg_306_reg_n_0_[18] ),
        .O(\y_reg_1438[1]_i_152__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_153__0 
       (.I0(\t_V_reg_306_reg_n_0_[17] ),
        .O(\y_reg_1438[1]_i_153__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_154__0 
       (.I0(\t_V_reg_306_reg_n_0_[16] ),
        .O(\y_reg_1438[1]_i_154__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_155__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_reg_1438[1]_i_155__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_156__0 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_reg_1438[1]_i_156__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_157__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_reg_1438[1]_i_157__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_158__0 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_reg_1438[1]_i_158__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_159__0 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_reg_1438[1]_i_159__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_15__0 
       (.I0(\y_reg_1438_reg[1]_i_17__0_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I2(\y_reg_1438_reg[1]_i_17__0_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_reg_1438[1]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_160__0 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_reg_1438[1]_i_160__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_161__0 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_reg_1438[1]_i_161__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_162__0 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_reg_1438[1]_i_162__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_163__0 
       (.I0(p_assign_7_fu_488_p2[7]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_120__0_n_5 ),
        .O(\y_reg_1438[1]_i_163__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_165__0 
       (.I0(p_assign_7_fu_488_p2[5]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_120__0_n_7 ),
        .O(\y_reg_1438[1]_i_165__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_166__0 
       (.I0(p_assign_7_fu_488_p2[3]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_5__0_n_5 ),
        .O(\y_reg_1438[1]_i_166__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_167__0 
       (.I0(p_assign_7_fu_488_p2[1]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_5__0_n_7 ),
        .O(\y_reg_1438[1]_i_167__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_168__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [7]),
        .I1(\y_reg_1438_reg[1]_i_120__0_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[7]),
        .O(\y_reg_1438[1]_i_168__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_169__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [5]),
        .I1(\y_reg_1438_reg[1]_i_120__0_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[5]),
        .O(\y_reg_1438[1]_i_169__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_16__0 
       (.I0(\y_reg_1438_reg[1]_i_17__0_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I2(\y_reg_1438_reg[1]_i_47__0_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_reg_1438[1]_i_16__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_170__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [3]),
        .I1(\y_reg_1438_reg[1]_i_5__0_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[3]),
        .O(\y_reg_1438[1]_i_170__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_171__0 
       (.I0(\t_V_reg_306_reg_n_0_[15] ),
        .O(\y_reg_1438[1]_i_171__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_172__0 
       (.I0(\t_V_reg_306_reg_n_0_[14] ),
        .O(\y_reg_1438[1]_i_172__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_173__0 
       (.I0(\t_V_reg_306_reg_n_0_[13] ),
        .O(\y_reg_1438[1]_i_173__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_174__0 
       (.I0(\t_V_reg_306_reg_n_0_[12] ),
        .O(\y_reg_1438[1]_i_174__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_175__0 
       (.I0(\t_V_reg_306_reg_n_0_[11] ),
        .O(\y_reg_1438[1]_i_175__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_176__0 
       (.I0(\t_V_reg_306_reg_n_0_[10] ),
        .O(\y_reg_1438[1]_i_176__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_177__0 
       (.I0(\t_V_reg_306_reg_n_0_[9] ),
        .O(\y_reg_1438[1]_i_177__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_178__0 
       (.I0(\t_V_reg_306_reg_n_0_[8] ),
        .O(\y_reg_1438[1]_i_178__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_179__0 
       (.I0(\t_V_reg_306_reg_n_0_[7] ),
        .O(\y_reg_1438[1]_i_179__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_180__0 
       (.I0(\t_V_reg_306_reg_n_0_[6] ),
        .O(\y_reg_1438[1]_i_180__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_181__0 
       (.I0(\t_V_reg_306_reg_n_0_[5] ),
        .O(\y_reg_1438[1]_i_181__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_182__0 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_reg_1438[1]_i_182__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_18__0 
       (.I0(\t_V_reg_306_reg_n_0_[31] ),
        .O(\y_reg_1438[1]_i_18__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_19__0 
       (.I0(\t_V_reg_306_reg_n_0_[30] ),
        .O(\y_reg_1438[1]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'hF3C0FFDDF3C02200)) 
    \y_reg_1438[1]_i_1__0 
       (.I0(tmp_13_fu_469_p2),
        .I1(p_0_in),
        .I2(p_assign_7_fu_488_p2[1]),
        .I3(\y_reg_1438_reg[1]_i_5__0_n_7 ),
        .I4(\y_reg_1438_reg[1]_i_6__0_n_0 ),
        .I5(\y_reg_1438[1]_i_7__0_n_0 ),
        .O(y_fu_646_p3[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_20__0 
       (.I0(\t_V_reg_306_reg_n_0_[29] ),
        .O(\y_reg_1438[1]_i_20__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_21__0 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_reg_1438[1]_i_21__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_22__0 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_reg_1438[1]_i_22__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_23__0 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_reg_1438[1]_i_23__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_24__0 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .O(\y_reg_1438[1]_i_24__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_25__0 
       (.I0(\t_V_reg_306_reg_n_0_[4] ),
        .O(\y_reg_1438[1]_i_25__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_26__0 
       (.I0(\t_V_reg_306_reg_n_0_[3] ),
        .O(\y_reg_1438[1]_i_26__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_27__0 
       (.I0(\t_V_reg_306_reg_n_0_[2] ),
        .O(\y_reg_1438[1]_i_27__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_28__0 
       (.I0(\t_V_reg_306_reg_n_0_[1] ),
        .O(\y_reg_1438[1]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'h40404540D040D540)) 
    \y_reg_1438[1]_i_30__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I1(p_assign_7_fu_488_p2[31]),
        .I2(p_0_in),
        .I3(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I4(\y_reg_1438_reg[1]_i_3__0_n_6 ),
        .I5(p_assign_7_fu_488_p2[30]),
        .O(\y_reg_1438[1]_i_30__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_31__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_reg_1438[1]_i_62__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [28]),
        .I3(\y_reg_1438_reg[1]_i_17__0_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[28]),
        .O(\y_reg_1438[1]_i_31__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_32__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_reg_1438[1]_i_63__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [26]),
        .I3(\y_reg_1438_reg[1]_i_17__0_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[26]),
        .O(\y_reg_1438[1]_i_32__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_33__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_reg_1438[1]_i_65__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [24]),
        .I3(\y_reg_1438_reg[1]_i_47__0_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[24]),
        .O(\y_reg_1438[1]_i_33__0_n_0 ));
  LUT6 #(
    .INIT(64'h9033900009000933)) 
    \y_reg_1438[1]_i_34__0 
       (.I0(p_assign_7_fu_488_p2[31]),
        .I1(\tmp_1_reg_1346_reg[31]_0 [31]),
        .I2(p_assign_7_fu_488_p2[30]),
        .I3(p_0_in),
        .I4(\y_reg_1438_reg[1]_i_3__0_n_6 ),
        .I5(\tmp_1_reg_1346_reg[31]_0 [30]),
        .O(\y_reg_1438[1]_i_34__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_35__0 
       (.I0(\y_reg_1438[1]_i_66__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[28]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_17__0_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [28]),
        .O(\y_reg_1438[1]_i_35__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_36__0 
       (.I0(\y_reg_1438[1]_i_67__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[26]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_17__0_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [26]),
        .O(\y_reg_1438[1]_i_36__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_37__0 
       (.I0(\y_reg_1438[1]_i_68__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[24]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_47__0_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [24]),
        .O(\y_reg_1438[1]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_39__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_reg_1438_reg[1]_i_47__0_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(\y_reg_1438_reg[1]_i_47__0_n_6 ),
        .O(\y_reg_1438[1]_i_39__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_40__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_reg_1438_reg[1]_i_47__0_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(\y_reg_1438_reg[1]_i_78__0_n_4 ),
        .O(\y_reg_1438[1]_i_40__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_41__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_reg_1438_reg[1]_i_78__0_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(\y_reg_1438_reg[1]_i_78__0_n_6 ),
        .O(\y_reg_1438[1]_i_41__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_42__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_reg_1438_reg[1]_i_78__0_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(\y_reg_1438_reg[1]_i_79__0_n_4 ),
        .O(\y_reg_1438[1]_i_42__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_43__0 
       (.I0(\y_reg_1438_reg[1]_i_47__0_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I2(\y_reg_1438_reg[1]_i_47__0_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_reg_1438[1]_i_43__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_44__0 
       (.I0(\y_reg_1438_reg[1]_i_47__0_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I2(\y_reg_1438_reg[1]_i_78__0_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_reg_1438[1]_i_44__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_45__0 
       (.I0(\y_reg_1438_reg[1]_i_78__0_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I2(\y_reg_1438_reg[1]_i_78__0_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_reg_1438[1]_i_45__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_46__0 
       (.I0(\y_reg_1438_reg[1]_i_78__0_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I2(\y_reg_1438_reg[1]_i_79__0_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_reg_1438[1]_i_46__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_48__0 
       (.I0(\t_V_reg_306_reg_n_0_[28] ),
        .O(\y_reg_1438[1]_i_48__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_49__0 
       (.I0(\t_V_reg_306_reg_n_0_[27] ),
        .O(\y_reg_1438[1]_i_49__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_50__0 
       (.I0(\t_V_reg_306_reg_n_0_[26] ),
        .O(\y_reg_1438[1]_i_50__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_51__0 
       (.I0(\t_V_reg_306_reg_n_0_[25] ),
        .O(\y_reg_1438[1]_i_51__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_53__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_reg_1438[1]_i_93__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [22]),
        .I3(\y_reg_1438_reg[1]_i_47__0_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[22]),
        .O(\y_reg_1438[1]_i_53__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_54__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [21]),
        .I1(\y_reg_1438[1]_i_95__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [20]),
        .I3(\y_reg_1438_reg[1]_i_78__0_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[20]),
        .O(\y_reg_1438[1]_i_54__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_55__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [19]),
        .I1(\y_reg_1438[1]_i_96__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [18]),
        .I3(\y_reg_1438_reg[1]_i_78__0_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[18]),
        .O(\y_reg_1438[1]_i_55__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_56__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [17]),
        .I1(\y_reg_1438[1]_i_98__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [16]),
        .I3(\y_reg_1438_reg[1]_i_79__0_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[16]),
        .O(\y_reg_1438[1]_i_56__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_57__0 
       (.I0(\y_reg_1438[1]_i_99__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[22]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_47__0_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [22]),
        .O(\y_reg_1438[1]_i_57__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_58__0 
       (.I0(\y_reg_1438[1]_i_100__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[20]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_78__0_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [20]),
        .O(\y_reg_1438[1]_i_58__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_59__0 
       (.I0(\y_reg_1438[1]_i_101__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[18]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_78__0_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [18]),
        .O(\y_reg_1438[1]_i_59__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_60__0 
       (.I0(\y_reg_1438[1]_i_102__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[16]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_79__0_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [16]),
        .O(\y_reg_1438[1]_i_60__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_62__0 
       (.I0(p_assign_7_fu_488_p2[29]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_3__0_n_7 ),
        .O(\y_reg_1438[1]_i_62__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_63__0 
       (.I0(p_assign_7_fu_488_p2[27]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_17__0_n_5 ),
        .O(\y_reg_1438[1]_i_63__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_65__0 
       (.I0(p_assign_7_fu_488_p2[25]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_17__0_n_7 ),
        .O(\y_reg_1438[1]_i_65__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_66__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [29]),
        .I1(\y_reg_1438_reg[1]_i_3__0_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[29]),
        .O(\y_reg_1438[1]_i_66__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_67__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [27]),
        .I1(\y_reg_1438_reg[1]_i_17__0_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[27]),
        .O(\y_reg_1438[1]_i_67__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_68__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [25]),
        .I1(\y_reg_1438_reg[1]_i_17__0_n_7 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[25]),
        .O(\y_reg_1438[1]_i_68__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_70__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_reg_1438_reg[1]_i_79__0_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(\y_reg_1438_reg[1]_i_79__0_n_6 ),
        .O(\y_reg_1438[1]_i_70__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_71__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_reg_1438_reg[1]_i_79__0_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(\y_reg_1438_reg[1]_i_119__0_n_4 ),
        .O(\y_reg_1438[1]_i_71__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_72__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_reg_1438_reg[1]_i_119__0_n_5 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(\y_reg_1438_reg[1]_i_119__0_n_6 ),
        .O(\y_reg_1438[1]_i_72__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \y_reg_1438[1]_i_73__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_reg_1438_reg[1]_i_119__0_n_7 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(\y_reg_1438_reg[1]_i_120__0_n_4 ),
        .O(\y_reg_1438[1]_i_73__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_74__0 
       (.I0(\y_reg_1438_reg[1]_i_79__0_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I2(\y_reg_1438_reg[1]_i_79__0_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_reg_1438[1]_i_74__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_75__0 
       (.I0(\y_reg_1438_reg[1]_i_79__0_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I2(\y_reg_1438_reg[1]_i_119__0_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_reg_1438[1]_i_75__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_76__0 
       (.I0(\y_reg_1438_reg[1]_i_119__0_n_5 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I2(\y_reg_1438_reg[1]_i_119__0_n_6 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_reg_1438[1]_i_76__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \y_reg_1438[1]_i_77__0 
       (.I0(\y_reg_1438_reg[1]_i_119__0_n_7 ),
        .I1(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I2(\y_reg_1438_reg[1]_i_120__0_n_4 ),
        .I3(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_reg_1438[1]_i_77__0_n_0 ));
  LUT6 #(
    .INIT(64'hC355C3AA3CAA3C55)) 
    \y_reg_1438[1]_i_7__0 
       (.I0(\t_V_reg_306_reg_n_0_[0] ),
        .I1(p_assign_7_fu_488_p2[0]),
        .I2(p_assign_7_fu_488_p2[1]),
        .I3(p_0_in),
        .I4(\y_reg_1438_reg[1]_i_5__0_n_7 ),
        .I5(p_neg465_i_reg_1351[0]),
        .O(\y_reg_1438[1]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_80__0 
       (.I0(\t_V_reg_306_reg_n_0_[24] ),
        .O(\y_reg_1438[1]_i_80__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_81__0 
       (.I0(\t_V_reg_306_reg_n_0_[23] ),
        .O(\y_reg_1438[1]_i_81__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_82__0 
       (.I0(\t_V_reg_306_reg_n_0_[22] ),
        .O(\y_reg_1438[1]_i_82__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \y_reg_1438[1]_i_83__0 
       (.I0(\t_V_reg_306_reg_n_0_[21] ),
        .O(\y_reg_1438[1]_i_83__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_85__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [15]),
        .I1(\y_reg_1438[1]_i_137__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [14]),
        .I3(\y_reg_1438_reg[1]_i_79__0_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[14]),
        .O(\y_reg_1438[1]_i_85__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_86__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [13]),
        .I1(\y_reg_1438[1]_i_139__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [12]),
        .I3(\y_reg_1438_reg[1]_i_119__0_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[12]),
        .O(\y_reg_1438[1]_i_86__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_87__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [11]),
        .I1(\y_reg_1438[1]_i_140__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [10]),
        .I3(\y_reg_1438_reg[1]_i_119__0_n_6 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[10]),
        .O(\y_reg_1438[1]_i_87__0_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \y_reg_1438[1]_i_88__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [9]),
        .I1(\y_reg_1438[1]_i_142__0_n_0 ),
        .I2(\tmp_1_reg_1346_reg[31]_0 [8]),
        .I3(\y_reg_1438_reg[1]_i_120__0_n_4 ),
        .I4(p_0_in),
        .I5(p_assign_7_fu_488_p2[8]),
        .O(\y_reg_1438[1]_i_88__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_89__0 
       (.I0(\y_reg_1438[1]_i_143__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[14]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_79__0_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [14]),
        .O(\y_reg_1438[1]_i_89__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_90__0 
       (.I0(\y_reg_1438[1]_i_144__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[12]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_119__0_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [12]),
        .O(\y_reg_1438[1]_i_90__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_91__0 
       (.I0(\y_reg_1438[1]_i_145__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[10]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_119__0_n_6 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [10]),
        .O(\y_reg_1438[1]_i_91__0_n_0 ));
  LUT5 #(
    .INIT(32'h8A80202A)) 
    \y_reg_1438[1]_i_92__0 
       (.I0(\y_reg_1438[1]_i_146__0_n_0 ),
        .I1(p_assign_7_fu_488_p2[8]),
        .I2(p_0_in),
        .I3(\y_reg_1438_reg[1]_i_120__0_n_4 ),
        .I4(\tmp_1_reg_1346_reg[31]_0 [8]),
        .O(\y_reg_1438[1]_i_92__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_93__0 
       (.I0(p_assign_7_fu_488_p2[23]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_47__0_n_5 ),
        .O(\y_reg_1438[1]_i_93__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_95__0 
       (.I0(p_assign_7_fu_488_p2[21]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_47__0_n_7 ),
        .O(\y_reg_1438[1]_i_95__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_96__0 
       (.I0(p_assign_7_fu_488_p2[19]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_78__0_n_5 ),
        .O(\y_reg_1438[1]_i_96__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \y_reg_1438[1]_i_98__0 
       (.I0(p_assign_7_fu_488_p2[17]),
        .I1(p_0_in),
        .I2(\y_reg_1438_reg[1]_i_78__0_n_7 ),
        .O(\y_reg_1438[1]_i_98__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hA959)) 
    \y_reg_1438[1]_i_99__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [23]),
        .I1(\y_reg_1438_reg[1]_i_47__0_n_5 ),
        .I2(p_0_in),
        .I3(p_assign_7_fu_488_p2[23]),
        .O(\y_reg_1438[1]_i_99__0_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \y_reg_1438[1]_i_9__0 
       (.I0(\tmp_1_reg_1346_reg[31]_0 [30]),
        .I1(\y_reg_1438_reg[1]_i_3__0_n_6 ),
        .I2(p_0_in),
        .I3(\tmp_1_reg_1346_reg[31]_0 [31]),
        .O(\y_reg_1438[1]_i_9__0_n_0 ));
  FDRE \y_reg_1438_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_fu_646_p3[0]),
        .Q(y_reg_1438[0]),
        .R(1'b0));
  FDRE \y_reg_1438_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_fu_646_p3[1]),
        .Q(y_reg_1438[1]),
        .R(1'b0));
  CARRY4 \y_reg_1438_reg[1]_i_119__0 
       (.CI(\y_reg_1438_reg[1]_i_120__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_119__0_n_0 ,\y_reg_1438_reg[1]_i_119__0_n_1 ,\y_reg_1438_reg[1]_i_119__0_n_2 ,\y_reg_1438_reg[1]_i_119__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[12] ,\t_V_reg_306_reg_n_0_[11] ,\t_V_reg_306_reg_n_0_[10] ,\t_V_reg_306_reg_n_0_[9] }),
        .O({\y_reg_1438_reg[1]_i_119__0_n_4 ,\y_reg_1438_reg[1]_i_119__0_n_5 ,\y_reg_1438_reg[1]_i_119__0_n_6 ,\y_reg_1438_reg[1]_i_119__0_n_7 }),
        .S({\y_reg_1438[1]_i_155__0_n_0 ,\y_reg_1438[1]_i_156__0_n_0 ,\y_reg_1438[1]_i_157__0_n_0 ,\y_reg_1438[1]_i_158__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_120__0 
       (.CI(\y_reg_1438_reg[1]_i_5__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_120__0_n_0 ,\y_reg_1438_reg[1]_i_120__0_n_1 ,\y_reg_1438_reg[1]_i_120__0_n_2 ,\y_reg_1438_reg[1]_i_120__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[8] ,\t_V_reg_306_reg_n_0_[7] ,\t_V_reg_306_reg_n_0_[6] ,\t_V_reg_306_reg_n_0_[5] }),
        .O({\y_reg_1438_reg[1]_i_120__0_n_4 ,\y_reg_1438_reg[1]_i_120__0_n_5 ,\y_reg_1438_reg[1]_i_120__0_n_6 ,\y_reg_1438_reg[1]_i_120__0_n_7 }),
        .S({\y_reg_1438[1]_i_159__0_n_0 ,\y_reg_1438[1]_i_160__0_n_0 ,\y_reg_1438[1]_i_161__0_n_0 ,\y_reg_1438[1]_i_162__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_138__0 
       (.CI(\y_reg_1438_reg[1]_i_141__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_138__0_n_0 ,\y_reg_1438_reg[1]_i_138__0_n_1 ,\y_reg_1438_reg[1]_i_138__0_n_2 ,\y_reg_1438_reg[1]_i_138__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[15:12]),
        .S({\y_reg_1438[1]_i_171__0_n_0 ,\y_reg_1438[1]_i_172__0_n_0 ,\y_reg_1438[1]_i_173__0_n_0 ,\y_reg_1438[1]_i_174__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_141__0 
       (.CI(\y_reg_1438_reg[1]_i_164__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_141__0_n_0 ,\y_reg_1438_reg[1]_i_141__0_n_1 ,\y_reg_1438_reg[1]_i_141__0_n_2 ,\y_reg_1438_reg[1]_i_141__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[11:8]),
        .S({\y_reg_1438[1]_i_175__0_n_0 ,\y_reg_1438[1]_i_176__0_n_0 ,\y_reg_1438[1]_i_177__0_n_0 ,\y_reg_1438[1]_i_178__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_164__0 
       (.CI(\y_reg_1438_reg[1]_i_4__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_164__0_n_0 ,\y_reg_1438_reg[1]_i_164__0_n_1 ,\y_reg_1438_reg[1]_i_164__0_n_2 ,\y_reg_1438_reg[1]_i_164__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[7:4]),
        .S({\y_reg_1438[1]_i_179__0_n_0 ,\y_reg_1438[1]_i_180__0_n_0 ,\y_reg_1438[1]_i_181__0_n_0 ,\y_reg_1438[1]_i_182__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_17__0 
       (.CI(\y_reg_1438_reg[1]_i_47__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_17__0_n_0 ,\y_reg_1438_reg[1]_i_17__0_n_1 ,\y_reg_1438_reg[1]_i_17__0_n_2 ,\y_reg_1438_reg[1]_i_17__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[28] ,\t_V_reg_306_reg_n_0_[27] ,\t_V_reg_306_reg_n_0_[26] ,\t_V_reg_306_reg_n_0_[25] }),
        .O({\y_reg_1438_reg[1]_i_17__0_n_4 ,\y_reg_1438_reg[1]_i_17__0_n_5 ,\y_reg_1438_reg[1]_i_17__0_n_6 ,\y_reg_1438_reg[1]_i_17__0_n_7 }),
        .S({\y_reg_1438[1]_i_48__0_n_0 ,\y_reg_1438[1]_i_49__0_n_0 ,\y_reg_1438[1]_i_50__0_n_0 ,\y_reg_1438[1]_i_51__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_29__0 
       (.CI(\y_reg_1438_reg[1]_i_52__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_29__0_n_0 ,\y_reg_1438_reg[1]_i_29__0_n_1 ,\y_reg_1438_reg[1]_i_29__0_n_2 ,\y_reg_1438_reg[1]_i_29__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_53__0_n_0 ,\y_reg_1438[1]_i_54__0_n_0 ,\y_reg_1438[1]_i_55__0_n_0 ,\y_reg_1438[1]_i_56__0_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_29__0_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_57__0_n_0 ,\y_reg_1438[1]_i_58__0_n_0 ,\y_reg_1438[1]_i_59__0_n_0 ,\y_reg_1438[1]_i_60__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_2__0 
       (.CI(\y_reg_1438_reg[1]_i_8__0_n_0 ),
        .CO({tmp_13_fu_469_p2,\y_reg_1438_reg[1]_i_2__0_n_1 ,\y_reg_1438_reg[1]_i_2__0_n_2 ,\y_reg_1438_reg[1]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_9__0_n_0 ,\y_reg_1438[1]_i_10__0_n_0 ,\y_reg_1438[1]_i_11__0_n_0 ,\y_reg_1438[1]_i_12__0_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_13__0_n_0 ,\y_reg_1438[1]_i_14__0_n_0 ,\y_reg_1438[1]_i_15__0_n_0 ,\y_reg_1438[1]_i_16__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_38__0 
       (.CI(\y_reg_1438_reg[1]_i_69__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_38__0_n_0 ,\y_reg_1438_reg[1]_i_38__0_n_1 ,\y_reg_1438_reg[1]_i_38__0_n_2 ,\y_reg_1438_reg[1]_i_38__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_70__0_n_0 ,\y_reg_1438[1]_i_71__0_n_0 ,\y_reg_1438[1]_i_72__0_n_0 ,\y_reg_1438[1]_i_73__0_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_38__0_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_74__0_n_0 ,\y_reg_1438[1]_i_75__0_n_0 ,\y_reg_1438[1]_i_76__0_n_0 ,\y_reg_1438[1]_i_77__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_3__0 
       (.CI(\y_reg_1438_reg[1]_i_17__0_n_0 ),
        .CO({\NLW_y_reg_1438_reg[1]_i_3__0_CO_UNCONNECTED [3:2],\y_reg_1438_reg[1]_i_3__0_n_2 ,\y_reg_1438_reg[1]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\t_V_reg_306_reg_n_0_[30] ,\t_V_reg_306_reg_n_0_[29] }),
        .O({\NLW_y_reg_1438_reg[1]_i_3__0_O_UNCONNECTED [3],p_0_in,\y_reg_1438_reg[1]_i_3__0_n_6 ,\y_reg_1438_reg[1]_i_3__0_n_7 }),
        .S({1'b0,\y_reg_1438[1]_i_18__0_n_0 ,\y_reg_1438[1]_i_19__0_n_0 ,\y_reg_1438[1]_i_20__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_47__0 
       (.CI(\y_reg_1438_reg[1]_i_78__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_47__0_n_0 ,\y_reg_1438_reg[1]_i_47__0_n_1 ,\y_reg_1438_reg[1]_i_47__0_n_2 ,\y_reg_1438_reg[1]_i_47__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[24] ,\t_V_reg_306_reg_n_0_[23] ,\t_V_reg_306_reg_n_0_[22] ,\t_V_reg_306_reg_n_0_[21] }),
        .O({\y_reg_1438_reg[1]_i_47__0_n_4 ,\y_reg_1438_reg[1]_i_47__0_n_5 ,\y_reg_1438_reg[1]_i_47__0_n_6 ,\y_reg_1438_reg[1]_i_47__0_n_7 }),
        .S({\y_reg_1438[1]_i_80__0_n_0 ,\y_reg_1438[1]_i_81__0_n_0 ,\y_reg_1438[1]_i_82__0_n_0 ,\y_reg_1438[1]_i_83__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_4__0 
       (.CI(1'b0),
        .CO({\y_reg_1438_reg[1]_i_4__0_n_0 ,\y_reg_1438_reg[1]_i_4__0_n_1 ,\y_reg_1438_reg[1]_i_4__0_n_2 ,\y_reg_1438_reg[1]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\y_reg_1438[1]_i_21__0_n_0 ,1'b0}),
        .O(p_assign_7_fu_488_p2[3:0]),
        .S({\y_reg_1438[1]_i_22__0_n_0 ,\y_reg_1438[1]_i_23__0_n_0 ,\t_V_reg_306_reg_n_0_[1] ,\y_reg_1438[1]_i_24__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_52__0 
       (.CI(\y_reg_1438_reg[1]_i_84__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_52__0_n_0 ,\y_reg_1438_reg[1]_i_52__0_n_1 ,\y_reg_1438_reg[1]_i_52__0_n_2 ,\y_reg_1438_reg[1]_i_52__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_85__0_n_0 ,\y_reg_1438[1]_i_86__0_n_0 ,\y_reg_1438[1]_i_87__0_n_0 ,\y_reg_1438[1]_i_88__0_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_52__0_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_89__0_n_0 ,\y_reg_1438[1]_i_90__0_n_0 ,\y_reg_1438[1]_i_91__0_n_0 ,\y_reg_1438[1]_i_92__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_5__0 
       (.CI(1'b0),
        .CO({\y_reg_1438_reg[1]_i_5__0_n_0 ,\y_reg_1438_reg[1]_i_5__0_n_1 ,\y_reg_1438_reg[1]_i_5__0_n_2 ,\y_reg_1438_reg[1]_i_5__0_n_3 }),
        .CYINIT(\t_V_reg_306_reg_n_0_[0] ),
        .DI({\t_V_reg_306_reg_n_0_[4] ,\t_V_reg_306_reg_n_0_[3] ,\t_V_reg_306_reg_n_0_[2] ,\t_V_reg_306_reg_n_0_[1] }),
        .O({\y_reg_1438_reg[1]_i_5__0_n_4 ,\y_reg_1438_reg[1]_i_5__0_n_5 ,\y_reg_1438_reg[1]_i_5__0_n_6 ,\y_reg_1438_reg[1]_i_5__0_n_7 }),
        .S({\y_reg_1438[1]_i_25__0_n_0 ,\y_reg_1438[1]_i_26__0_n_0 ,\y_reg_1438[1]_i_27__0_n_0 ,\y_reg_1438[1]_i_28__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_61__0 
       (.CI(\y_reg_1438_reg[1]_i_64__0_n_0 ),
        .CO({\NLW_y_reg_1438_reg[1]_i_61__0_CO_UNCONNECTED [3],\y_reg_1438_reg[1]_i_61__0_n_1 ,\y_reg_1438_reg[1]_i_61__0_n_2 ,\y_reg_1438_reg[1]_i_61__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[31:28]),
        .S({\y_reg_1438[1]_i_103__0_n_0 ,\y_reg_1438[1]_i_104__0_n_0 ,\y_reg_1438[1]_i_105__0_n_0 ,\y_reg_1438[1]_i_106__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_64__0 
       (.CI(\y_reg_1438_reg[1]_i_94__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_64__0_n_0 ,\y_reg_1438_reg[1]_i_64__0_n_1 ,\y_reg_1438_reg[1]_i_64__0_n_2 ,\y_reg_1438_reg[1]_i_64__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[27:24]),
        .S({\y_reg_1438[1]_i_107__0_n_0 ,\y_reg_1438[1]_i_108__0_n_0 ,\y_reg_1438[1]_i_109__0_n_0 ,\y_reg_1438[1]_i_110__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_69__0 
       (.CI(1'b0),
        .CO({\y_reg_1438_reg[1]_i_69__0_n_0 ,\y_reg_1438_reg[1]_i_69__0_n_1 ,\y_reg_1438_reg[1]_i_69__0_n_2 ,\y_reg_1438_reg[1]_i_69__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_111__0_n_0 ,\y_reg_1438[1]_i_112__0_n_0 ,\y_reg_1438[1]_i_113__0_n_0 ,\y_reg_1438[1]_i_114__0_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_69__0_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_115__0_n_0 ,\y_reg_1438[1]_i_116__0_n_0 ,\y_reg_1438[1]_i_117__0_n_0 ,\y_reg_1438[1]_i_118__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_6__0 
       (.CI(\y_reg_1438_reg[1]_i_29__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_6__0_n_0 ,\y_reg_1438_reg[1]_i_6__0_n_1 ,\y_reg_1438_reg[1]_i_6__0_n_2 ,\y_reg_1438_reg[1]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_30__0_n_0 ,\y_reg_1438[1]_i_31__0_n_0 ,\y_reg_1438[1]_i_32__0_n_0 ,\y_reg_1438[1]_i_33__0_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_6__0_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_34__0_n_0 ,\y_reg_1438[1]_i_35__0_n_0 ,\y_reg_1438[1]_i_36__0_n_0 ,\y_reg_1438[1]_i_37__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_78__0 
       (.CI(\y_reg_1438_reg[1]_i_79__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_78__0_n_0 ,\y_reg_1438_reg[1]_i_78__0_n_1 ,\y_reg_1438_reg[1]_i_78__0_n_2 ,\y_reg_1438_reg[1]_i_78__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[20] ,\t_V_reg_306_reg_n_0_[19] ,\t_V_reg_306_reg_n_0_[18] ,\t_V_reg_306_reg_n_0_[17] }),
        .O({\y_reg_1438_reg[1]_i_78__0_n_4 ,\y_reg_1438_reg[1]_i_78__0_n_5 ,\y_reg_1438_reg[1]_i_78__0_n_6 ,\y_reg_1438_reg[1]_i_78__0_n_7 }),
        .S({\y_reg_1438[1]_i_121__0_n_0 ,\y_reg_1438[1]_i_122__0_n_0 ,\y_reg_1438[1]_i_123__0_n_0 ,\y_reg_1438[1]_i_124__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_79__0 
       (.CI(\y_reg_1438_reg[1]_i_119__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_79__0_n_0 ,\y_reg_1438_reg[1]_i_79__0_n_1 ,\y_reg_1438_reg[1]_i_79__0_n_2 ,\y_reg_1438_reg[1]_i_79__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_reg_306_reg_n_0_[16] ,\t_V_reg_306_reg_n_0_[15] ,\t_V_reg_306_reg_n_0_[14] ,\t_V_reg_306_reg_n_0_[13] }),
        .O({\y_reg_1438_reg[1]_i_79__0_n_4 ,\y_reg_1438_reg[1]_i_79__0_n_5 ,\y_reg_1438_reg[1]_i_79__0_n_6 ,\y_reg_1438_reg[1]_i_79__0_n_7 }),
        .S({\y_reg_1438[1]_i_125__0_n_0 ,\y_reg_1438[1]_i_126__0_n_0 ,\y_reg_1438[1]_i_127__0_n_0 ,\y_reg_1438[1]_i_128__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_84__0 
       (.CI(1'b0),
        .CO({\y_reg_1438_reg[1]_i_84__0_n_0 ,\y_reg_1438_reg[1]_i_84__0_n_1 ,\y_reg_1438_reg[1]_i_84__0_n_2 ,\y_reg_1438_reg[1]_i_84__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_129__0_n_0 ,\y_reg_1438[1]_i_130__0_n_0 ,\y_reg_1438[1]_i_131__0_n_0 ,\y_reg_1438[1]_i_132__0_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_84__0_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_133__0_n_0 ,\y_reg_1438[1]_i_134__0_n_0 ,\y_reg_1438[1]_i_135__0_n_0 ,\y_reg_1438[1]_i_136__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_8__0 
       (.CI(\y_reg_1438_reg[1]_i_38__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_8__0_n_0 ,\y_reg_1438_reg[1]_i_8__0_n_1 ,\y_reg_1438_reg[1]_i_8__0_n_2 ,\y_reg_1438_reg[1]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\y_reg_1438[1]_i_39__0_n_0 ,\y_reg_1438[1]_i_40__0_n_0 ,\y_reg_1438[1]_i_41__0_n_0 ,\y_reg_1438[1]_i_42__0_n_0 }),
        .O(\NLW_y_reg_1438_reg[1]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\y_reg_1438[1]_i_43__0_n_0 ,\y_reg_1438[1]_i_44__0_n_0 ,\y_reg_1438[1]_i_45__0_n_0 ,\y_reg_1438[1]_i_46__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_94__0 
       (.CI(\y_reg_1438_reg[1]_i_97__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_94__0_n_0 ,\y_reg_1438_reg[1]_i_94__0_n_1 ,\y_reg_1438_reg[1]_i_94__0_n_2 ,\y_reg_1438_reg[1]_i_94__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[23:20]),
        .S({\y_reg_1438[1]_i_147__0_n_0 ,\y_reg_1438[1]_i_148__0_n_0 ,\y_reg_1438[1]_i_149__0_n_0 ,\y_reg_1438[1]_i_150__0_n_0 }));
  CARRY4 \y_reg_1438_reg[1]_i_97__0 
       (.CI(\y_reg_1438_reg[1]_i_138__0_n_0 ),
        .CO({\y_reg_1438_reg[1]_i_97__0_n_0 ,\y_reg_1438_reg[1]_i_97__0_n_1 ,\y_reg_1438_reg[1]_i_97__0_n_2 ,\y_reg_1438_reg[1]_i_97__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_assign_7_fu_488_p2[19:16]),
        .S({\y_reg_1438[1]_i_151__0_n_0 ,\y_reg_1438[1]_i_152__0_n_0 ,\y_reg_1438[1]_i_153__0_n_0 ,\y_reg_1438[1]_i_154__0_n_0 }));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_892_p3,
    \tmp_42_reg_1458_reg[1] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg,
    DIADI,
    p,
    col_buf_0_val_1_0_fu_910_p3,
    tmp_10_reg_1431,
    col_buf_0_val_2_0_fu_928_p3,
    p_0,
    p_1,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_s_fu_156_reg[7] ,
    \right_border_buf_0_s_fu_156_reg[7]_0 ,
    \right_border_buf_0_s_fu_156_reg[7]_1 );
  output [7:0]DOBDO;
  output [4:0]D;
  output [7:0]col_buf_0_val_0_0_fu_892_p3;
  output [0:0]\tmp_42_reg_1458_reg[1] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]DIADI;
  input [1:0]p;
  input [3:0]col_buf_0_val_1_0_fu_910_p3;
  input tmp_10_reg_1431;
  input [4:0]col_buf_0_val_2_0_fu_928_p3;
  input p_0;
  input [1:0]p_1;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_156_reg[7] ;
  input [1:0]\right_border_buf_0_s_fu_156_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_156_reg[7]_1 ;

  wire [4:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [3:0]col_buf_0_val_1_0_fu_910_p3;
  wire [4:0]col_buf_0_val_2_0_fu_928_p3;
  wire k_buf_0_val_3_ce0;
  wire [1:0]p;
  wire p_0;
  wire [1:0]p_1;
  wire [10:0]ram_reg;
  wire [7:0]\right_border_buf_0_s_fu_156_reg[7] ;
  wire [1:0]\right_border_buf_0_s_fu_156_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_s_fu_156_reg[7]_1 ;
  wire tmp_10_reg_1431;
  wire [0:0]\tmp_42_reg_1458_reg[1] ;

  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_61 Filter2D_k_buf_0_eOg_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_1_0_fu_910_p3(col_buf_0_val_1_0_fu_910_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .ram_reg_0(ram_reg),
        .\right_border_buf_0_s_fu_156_reg[7] (\right_border_buf_0_s_fu_156_reg[7] ),
        .\right_border_buf_0_s_fu_156_reg[7]_0 (\right_border_buf_0_s_fu_156_reg[7]_0 ),
        .\right_border_buf_0_s_fu_156_reg[7]_1 (\right_border_buf_0_s_fu_156_reg[7]_1 ),
        .tmp_10_reg_1431(tmp_10_reg_1431),
        .\tmp_42_reg_1458_reg[1] (\tmp_42_reg_1458_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_58
   (ram_reg,
    \icmp_reg_1418_reg[0] ,
    D,
    col_buf_0_val_1_0_fu_910_p3,
    ram_reg_0,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    or_cond_i_i_reg_1482_pp0_iter1_reg,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    p,
    col_buf_0_val_0_0_fu_892_p3,
    tmp_10_reg_1431,
    col_buf_0_val_2_0_fu_928_p3,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_3_fu_168_reg[7] ,
    \right_border_buf_0_3_fu_168_reg[7]_0 ,
    \right_border_buf_0_3_fu_168_reg[7]_1 );
  output [7:0]ram_reg;
  output \icmp_reg_1418_reg[0] ;
  output [2:0]D;
  output [7:0]col_buf_0_val_1_0_fu_910_p3;
  output ram_reg_0;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input or_cond_i_i_reg_1482_pp0_iter1_reg;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [1:0]p;
  input [2:0]col_buf_0_val_0_0_fu_892_p3;
  input tmp_10_reg_1431;
  input [2:0]col_buf_0_val_2_0_fu_928_p3;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_168_reg[7] ;
  input [1:0]\right_border_buf_0_3_fu_168_reg[7]_0 ;
  input [7:0]\right_border_buf_0_3_fu_168_reg[7]_1 ;

  wire [2:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [2:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_1_0_fu_910_p3;
  wire [2:0]col_buf_0_val_2_0_fu_928_p3;
  wire \icmp_reg_1418_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire [1:0]p;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:0]\right_border_buf_0_3_fu_168_reg[7] ;
  wire [1:0]\right_border_buf_0_3_fu_168_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_168_reg[7]_1 ;
  wire tmp_10_reg_1431;

  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_60 Filter2D_k_buf_0_eOg_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_1_0_fu_910_p3(col_buf_0_val_1_0_fu_910_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3),
        .\icmp_reg_1418_reg[0] (\icmp_reg_1418_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1482_pp0_iter1_reg(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .p(p),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .\right_border_buf_0_3_fu_168_reg[7] (\right_border_buf_0_3_fu_168_reg[7] ),
        .\right_border_buf_0_3_fu_168_reg[7]_0 (\right_border_buf_0_3_fu_168_reg[7]_0 ),
        .\right_border_buf_0_3_fu_168_reg[7]_1 (\right_border_buf_0_3_fu_168_reg[7]_1 ),
        .tmp_10_reg_1431(tmp_10_reg_1431));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_59
   (WEA,
    k_buf_0_val_3_ce0,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone4_in,
    D,
    col_buf_0_val_2_0_fu_928_p3,
    \tmp_10_reg_1431_reg[0] ,
    ap_clk,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    or_cond_i_i_reg_1482_pp0_iter1_reg,
    ram_reg_3,
    ram_reg_4,
    ap_enable_reg_pp0_iter1,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    p,
    or_cond_i_reg_1499_pp0_iter4_reg,
    sobel_gx_data_stream_full_n,
    src1_data_stream_0_s_empty_n,
    p_0,
    tmp_10_reg_1431,
    p_1,
    col_buf_0_val_0_0_fu_892_p3,
    p_2,
    p_3,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_5_fu_176_reg[7] ,
    \right_border_buf_0_5_fu_176_reg[7]_0 ,
    \right_border_buf_0_5_fu_176_reg[7]_1 );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_block_pp0_stage0_subdone4_in;
  output [6:0]D;
  output [7:0]col_buf_0_val_2_0_fu_928_p3;
  output [7:0]\tmp_10_reg_1431_reg[0] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input or_cond_i_i_reg_1482_pp0_iter1_reg;
  input ram_reg_3;
  input ram_reg_4;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input p;
  input or_cond_i_reg_1499_pp0_iter4_reg;
  input sobel_gx_data_stream_full_n;
  input src1_data_stream_0_s_empty_n;
  input [6:0]p_0;
  input tmp_10_reg_1431;
  input [1:0]p_1;
  input [7:0]col_buf_0_val_0_0_fu_892_p3;
  input [1:0]p_2;
  input p_3;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_5_fu_176_reg[7] ;
  input [1:0]\right_border_buf_0_5_fu_176_reg[7]_0 ;
  input [7:0]\right_border_buf_0_5_fu_176_reg[7]_1 ;

  wire [6:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_2_0_fu_928_p3;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire or_cond_i_reg_1499_pp0_iter4_reg;
  wire p;
  wire [6:0]p_0;
  wire [1:0]p_1;
  wire [1:0]p_2;
  wire p_3;
  wire [10:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire [7:0]\right_border_buf_0_5_fu_176_reg[7] ;
  wire [1:0]\right_border_buf_0_5_fu_176_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_5_fu_176_reg[7]_1 ;
  wire sobel_gx_data_stream_full_n;
  wire src1_data_stream_0_s_empty_n;
  wire tmp_10_reg_1431;
  wire [7:0]\tmp_10_reg_1431_reg[0] ;

  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram Filter2D_k_buf_0_eOg_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1482_pp0_iter1_reg(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .or_cond_i_reg_1499_pp0_iter4_reg(or_cond_i_reg_1499_pp0_iter4_reg),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .p_3(p_3),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .\right_border_buf_0_5_fu_176_reg[7] (\right_border_buf_0_5_fu_176_reg[7] ),
        .\right_border_buf_0_5_fu_176_reg[7]_0 (\right_border_buf_0_5_fu_176_reg[7]_0 ),
        .\right_border_buf_0_5_fu_176_reg[7]_1 (\right_border_buf_0_5_fu_176_reg[7]_1 ),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .tmp_10_reg_1431(tmp_10_reg_1431),
        .\tmp_10_reg_1431_reg[0] (\tmp_10_reg_1431_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_66
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_892_p3,
    \tmp_42_reg_1458_reg[1] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg,
    DIADI,
    p,
    col_buf_0_val_1_0_fu_910_p3,
    tmp_10_reg_1431,
    col_buf_0_val_2_0_fu_928_p3,
    p_0,
    p_1,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_s_fu_156_reg[7] ,
    \right_border_buf_0_s_fu_156_reg[7]_0 ,
    \right_border_buf_0_s_fu_156_reg[7]_1 );
  output [7:0]DOBDO;
  output [4:0]D;
  output [7:0]col_buf_0_val_0_0_fu_892_p3;
  output [0:0]\tmp_42_reg_1458_reg[1] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]DIADI;
  input [1:0]p;
  input [3:0]col_buf_0_val_1_0_fu_910_p3;
  input tmp_10_reg_1431;
  input [4:0]col_buf_0_val_2_0_fu_928_p3;
  input p_0;
  input [1:0]p_1;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_156_reg[7] ;
  input [1:0]\right_border_buf_0_s_fu_156_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_156_reg[7]_1 ;

  wire [4:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [3:0]col_buf_0_val_1_0_fu_910_p3;
  wire [4:0]col_buf_0_val_2_0_fu_928_p3;
  wire k_buf_0_val_3_ce0;
  wire [1:0]p;
  wire p_0;
  wire [1:0]p_1;
  wire [10:0]ram_reg;
  wire [7:0]\right_border_buf_0_s_fu_156_reg[7] ;
  wire [1:0]\right_border_buf_0_s_fu_156_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_s_fu_156_reg[7]_1 ;
  wire tmp_10_reg_1431;
  wire [0:0]\tmp_42_reg_1458_reg[1] ;

  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_71 Filter2D_k_buf_0_eOg_ram_U
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .Q(Q),
        .WEA(WEA),
        .ap_clk(ap_clk),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_1_0_fu_910_p3(col_buf_0_val_1_0_fu_910_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .ram_reg_0(ram_reg),
        .\right_border_buf_0_s_fu_156_reg[7] (\right_border_buf_0_s_fu_156_reg[7] ),
        .\right_border_buf_0_s_fu_156_reg[7]_0 (\right_border_buf_0_s_fu_156_reg[7]_0 ),
        .\right_border_buf_0_s_fu_156_reg[7]_1 (\right_border_buf_0_s_fu_156_reg[7]_1 ),
        .tmp_10_reg_1431(tmp_10_reg_1431),
        .\tmp_42_reg_1458_reg[1] (\tmp_42_reg_1458_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_67
   (ram_reg,
    \icmp_reg_1418_reg[0] ,
    D,
    col_buf_0_val_1_0_fu_910_p3,
    ram_reg_0,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    or_cond_i_i_reg_1482_pp0_iter1_reg,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    p,
    col_buf_0_val_0_0_fu_892_p3,
    tmp_10_reg_1431,
    col_buf_0_val_2_0_fu_928_p3,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_3_fu_168_reg[7] ,
    \right_border_buf_0_3_fu_168_reg[7]_0 ,
    \right_border_buf_0_3_fu_168_reg[7]_1 );
  output [7:0]ram_reg;
  output \icmp_reg_1418_reg[0] ;
  output [2:0]D;
  output [7:0]col_buf_0_val_1_0_fu_910_p3;
  output ram_reg_0;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_1;
  input [7:0]ram_reg_2;
  input ram_reg_3;
  input ram_reg_4;
  input or_cond_i_i_reg_1482_pp0_iter1_reg;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input [1:0]p;
  input [2:0]col_buf_0_val_0_0_fu_892_p3;
  input tmp_10_reg_1431;
  input [2:0]col_buf_0_val_2_0_fu_928_p3;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_168_reg[7] ;
  input [1:0]\right_border_buf_0_3_fu_168_reg[7]_0 ;
  input [7:0]\right_border_buf_0_3_fu_168_reg[7]_1 ;

  wire [2:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [2:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_1_0_fu_910_p3;
  wire [2:0]col_buf_0_val_2_0_fu_928_p3;
  wire \icmp_reg_1418_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire [1:0]p;
  wire [7:0]ram_reg;
  wire ram_reg_0;
  wire [10:0]ram_reg_1;
  wire [7:0]ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire [7:0]\right_border_buf_0_3_fu_168_reg[7] ;
  wire [1:0]\right_border_buf_0_3_fu_168_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_168_reg[7]_1 ;
  wire tmp_10_reg_1431;

  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_70 Filter2D_k_buf_0_eOg_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_1_0_fu_910_p3(col_buf_0_val_1_0_fu_910_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3),
        .\icmp_reg_1418_reg[0] (\icmp_reg_1418_reg[0] ),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1482_pp0_iter1_reg(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .p(p),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .ram_reg_7(ram_reg_6),
        .ram_reg_8(ram_reg_7),
        .\right_border_buf_0_3_fu_168_reg[7] (\right_border_buf_0_3_fu_168_reg[7] ),
        .\right_border_buf_0_3_fu_168_reg[7]_0 (\right_border_buf_0_3_fu_168_reg[7]_0 ),
        .\right_border_buf_0_3_fu_168_reg[7]_1 (\right_border_buf_0_3_fu_168_reg[7]_1 ),
        .tmp_10_reg_1431(tmp_10_reg_1431));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_68
   (WEA,
    k_buf_0_val_3_ce0,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone4_in,
    D,
    col_buf_0_val_2_0_fu_928_p3,
    \tmp_10_reg_1431_reg[0] ,
    ap_clk,
    Q,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    or_cond_i_i_reg_1482_pp0_iter1_reg,
    ram_reg_3,
    ram_reg_4,
    ap_enable_reg_pp0_iter1,
    ram_reg_5,
    ap_enable_reg_pp0_iter2,
    p,
    or_cond_i_reg_1499_pp0_iter4_reg,
    sobel_gy_data_stream_full_n,
    src2_data_stream_0_s_empty_n,
    p_0,
    tmp_10_reg_1431,
    p_1,
    col_buf_0_val_0_0_fu_892_p3,
    p_2,
    p_3,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_5_fu_176_reg[7] ,
    \right_border_buf_0_5_fu_176_reg[7]_0 ,
    \right_border_buf_0_5_fu_176_reg[7]_1 );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_block_pp0_stage0_subdone4_in;
  output [6:0]D;
  output [7:0]col_buf_0_val_2_0_fu_928_p3;
  output [7:0]\tmp_10_reg_1431_reg[0] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg;
  input [7:0]ram_reg_0;
  input ram_reg_1;
  input ram_reg_2;
  input or_cond_i_i_reg_1482_pp0_iter1_reg;
  input ram_reg_3;
  input ram_reg_4;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_5;
  input ap_enable_reg_pp0_iter2;
  input p;
  input or_cond_i_reg_1499_pp0_iter4_reg;
  input sobel_gy_data_stream_full_n;
  input src2_data_stream_0_s_empty_n;
  input [6:0]p_0;
  input tmp_10_reg_1431;
  input [1:0]p_1;
  input [7:0]col_buf_0_val_0_0_fu_892_p3;
  input [1:0]p_2;
  input p_3;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_5_fu_176_reg[7] ;
  input [1:0]\right_border_buf_0_5_fu_176_reg[7]_0 ;
  input [7:0]\right_border_buf_0_5_fu_176_reg[7]_1 ;

  wire [6:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_2_0_fu_928_p3;
  wire k_buf_0_val_3_ce0;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire or_cond_i_reg_1499_pp0_iter4_reg;
  wire p;
  wire [6:0]p_0;
  wire [1:0]p_1;
  wire [1:0]p_2;
  wire p_3;
  wire [10:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [0:0]ram_reg_5;
  wire [7:0]\right_border_buf_0_5_fu_176_reg[7] ;
  wire [1:0]\right_border_buf_0_5_fu_176_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_5_fu_176_reg[7]_1 ;
  wire sobel_gy_data_stream_full_n;
  wire src2_data_stream_0_s_empty_n;
  wire tmp_10_reg_1431;
  wire [7:0]\tmp_10_reg_1431_reg[0] ;

  cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_69 Filter2D_k_buf_0_eOg_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .brmerge_reg_1492_pp0_iter1_reg(brmerge_reg_1492_pp0_iter1_reg),
        .col_buf_0_val_0_0_fu_892_p3(col_buf_0_val_0_0_fu_892_p3),
        .col_buf_0_val_2_0_fu_928_p3(col_buf_0_val_2_0_fu_928_p3),
        .k_buf_0_val_3_ce0(k_buf_0_val_3_ce0),
        .or_cond_i_i_reg_1482_pp0_iter1_reg(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .or_cond_i_reg_1499_pp0_iter4_reg(or_cond_i_reg_1499_pp0_iter4_reg),
        .p(p),
        .p_0(p_0),
        .p_1(p_1),
        .p_2(p_2),
        .p_3(p_3),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .ram_reg_6(ram_reg_5),
        .\right_border_buf_0_5_fu_176_reg[7] (\right_border_buf_0_5_fu_176_reg[7] ),
        .\right_border_buf_0_5_fu_176_reg[7]_0 (\right_border_buf_0_5_fu_176_reg[7]_0 ),
        .\right_border_buf_0_5_fu_176_reg[7]_1 (\right_border_buf_0_5_fu_176_reg[7]_1 ),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .tmp_10_reg_1431(tmp_10_reg_1431),
        .\tmp_10_reg_1431_reg[0] (\tmp_10_reg_1431_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram
   (WEA,
    k_buf_0_val_3_ce0,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone4_in,
    D,
    col_buf_0_val_2_0_fu_928_p3,
    \tmp_10_reg_1431_reg[0] ,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    or_cond_i_i_reg_1482_pp0_iter1_reg,
    ram_reg_4,
    ram_reg_5,
    ap_enable_reg_pp0_iter1,
    ram_reg_6,
    ap_enable_reg_pp0_iter2,
    p,
    or_cond_i_reg_1499_pp0_iter4_reg,
    sobel_gx_data_stream_full_n,
    src1_data_stream_0_s_empty_n,
    p_0,
    tmp_10_reg_1431,
    p_1,
    col_buf_0_val_0_0_fu_892_p3,
    p_2,
    p_3,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_5_fu_176_reg[7] ,
    \right_border_buf_0_5_fu_176_reg[7]_0 ,
    \right_border_buf_0_5_fu_176_reg[7]_1 );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_block_pp0_stage0_subdone4_in;
  output [6:0]D;
  output [7:0]col_buf_0_val_2_0_fu_928_p3;
  output [7:0]\tmp_10_reg_1431_reg[0] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input or_cond_i_i_reg_1482_pp0_iter1_reg;
  input ram_reg_4;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_6;
  input ap_enable_reg_pp0_iter2;
  input p;
  input or_cond_i_reg_1499_pp0_iter4_reg;
  input sobel_gx_data_stream_full_n;
  input src1_data_stream_0_s_empty_n;
  input [6:0]p_0;
  input tmp_10_reg_1431;
  input [1:0]p_1;
  input [7:0]col_buf_0_val_0_0_fu_892_p3;
  input [1:0]p_2;
  input p_3;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_5_fu_176_reg[7] ;
  input [1:0]\right_border_buf_0_5_fu_176_reg[7]_0 ;
  input [7:0]\right_border_buf_0_5_fu_176_reg[7]_1 ;

  wire [6:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_2__0_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_2_0_fu_928_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire or_cond_i_reg_1499_pp0_iter4_reg;
  wire p;
  wire [6:0]p_0;
  wire [1:0]p_1;
  wire [1:0]p_2;
  wire p_3;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [7:0]\right_border_buf_0_5_fu_176_reg[7] ;
  wire [1:0]\right_border_buf_0_5_fu_176_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_5_fu_176_reg[7]_1 ;
  wire sobel_gx_data_stream_full_n;
  wire src1_data_stream_0_s_empty_n;
  wire tmp_10_reg_1431;
  wire [7:0]\tmp_10_reg_1431_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h00F7)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(p),
        .I1(or_cond_i_reg_1499_pp0_iter4_reg),
        .I2(sobel_gx_data_stream_full_n),
        .I3(ap_enable_reg_pp0_iter1_i_2__0_n_0),
        .O(ap_block_pp0_stage0_subdone4_in));
  LUT6 #(
    .INIT(64'h00000D0000000000)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(ram_reg_4),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I4(src1_data_stream_0_s_empty_n),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter1_i_2__0_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'h2030000020000000)) 
    ram_reg_i_1__0
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I3(ram_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(ram_reg_5),
        .O(WEA));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ram_reg_6),
        .O(k_buf_0_val_3_ce0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[0]_i_1 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [0]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [0]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[1]_i_1 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [1]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [1]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[2]_i_1 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [2]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [2]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[3]_i_1 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [3]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [3]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[4]_i_1 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [4]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [4]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[5]_i_1 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [5]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [5]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[6]_i_1 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [6]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [6]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[7]_i_1 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [7]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [7]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[7]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_6_reg_1528[0]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[0]),
        .I1(p_0[0]),
        .I2(tmp_10_reg_1431),
        .I3(p_1[1]),
        .I4(p_1[0]),
        .I5(col_buf_0_val_0_0_fu_892_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_6_reg_1528[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[1]),
        .I1(p_0[1]),
        .I2(tmp_10_reg_1431),
        .I3(p_1[1]),
        .I4(p_1[0]),
        .I5(col_buf_0_val_0_0_fu_892_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_6_reg_1528[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[2]),
        .I1(p_0[2]),
        .I2(tmp_10_reg_1431),
        .I3(p_1[1]),
        .I4(p_1[0]),
        .I5(col_buf_0_val_0_0_fu_892_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_6_reg_1528[3]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[3]),
        .I1(p_0[3]),
        .I2(tmp_10_reg_1431),
        .I3(p_1[1]),
        .I4(p_1[0]),
        .I5(col_buf_0_val_0_0_fu_892_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1528[4]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[4]),
        .I1(p_1[1]),
        .I2(p_0[4]),
        .I3(p_1[0]),
        .I4(tmp_10_reg_1431),
        .I5(col_buf_0_val_0_0_fu_892_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1528[5]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[5]),
        .I1(p_1[1]),
        .I2(p_0[5]),
        .I3(p_1[0]),
        .I4(tmp_10_reg_1431),
        .I5(col_buf_0_val_0_0_fu_892_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1528[6]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[6]),
        .I1(p_1[1]),
        .I2(p_0[6]),
        .I3(p_1[0]),
        .I4(tmp_10_reg_1431),
        .I5(col_buf_0_val_0_0_fu_892_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[0]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[0]),
        .I1(col_buf_0_val_0_0_fu_892_p3[0]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[0]),
        .O(\tmp_10_reg_1431_reg[0] [0]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[1]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[1]),
        .I1(col_buf_0_val_0_0_fu_892_p3[1]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[1]),
        .O(\tmp_10_reg_1431_reg[0] [1]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[2]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[2]),
        .I1(col_buf_0_val_0_0_fu_892_p3[2]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[2]),
        .O(\tmp_10_reg_1431_reg[0] [2]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[3]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[3]),
        .I1(col_buf_0_val_0_0_fu_892_p3[3]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[3]),
        .O(\tmp_10_reg_1431_reg[0] [3]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[4]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[4]),
        .I1(col_buf_0_val_0_0_fu_892_p3[4]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[4]),
        .O(\tmp_10_reg_1431_reg[0] [4]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[5]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[5]),
        .I1(col_buf_0_val_0_0_fu_892_p3[5]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[5]),
        .O(\tmp_10_reg_1431_reg[0] [5]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[6]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[6]),
        .I1(col_buf_0_val_0_0_fu_892_p3[6]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[6]),
        .O(\tmp_10_reg_1431_reg[0] [6]));
  LUT6 #(
    .INIT(64'hA000A0C0AFFFAFCF)) 
    \src_kernel_win_0_va_7_reg_1534[7]_i_1 
       (.I0(col_buf_0_val_2_0_fu_928_p3[7]),
        .I1(col_buf_0_val_0_0_fu_892_p3[7]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_3),
        .O(\tmp_10_reg_1431_reg[0] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_60
   (ram_reg_0,
    \icmp_reg_1418_reg[0] ,
    D,
    col_buf_0_val_1_0_fu_910_p3,
    ram_reg_1,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    or_cond_i_i_reg_1482_pp0_iter1_reg,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    p,
    col_buf_0_val_0_0_fu_892_p3,
    tmp_10_reg_1431,
    col_buf_0_val_2_0_fu_928_p3,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_3_fu_168_reg[7] ,
    \right_border_buf_0_3_fu_168_reg[7]_0 ,
    \right_border_buf_0_3_fu_168_reg[7]_1 );
  output [7:0]ram_reg_0;
  output \icmp_reg_1418_reg[0] ;
  output [2:0]D;
  output [7:0]col_buf_0_val_1_0_fu_910_p3;
  output ram_reg_1;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input or_cond_i_i_reg_1482_pp0_iter1_reg;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [1:0]p;
  input [2:0]col_buf_0_val_0_0_fu_892_p3;
  input tmp_10_reg_1431;
  input [2:0]col_buf_0_val_2_0_fu_928_p3;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_168_reg[7] ;
  input [1:0]\right_border_buf_0_3_fu_168_reg[7]_0 ;
  input [7:0]\right_border_buf_0_3_fu_168_reg[7]_1 ;

  wire [2:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [2:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_1_0_fu_910_p3;
  wire [2:0]col_buf_0_val_2_0_fu_928_p3;
  wire \icmp_reg_1418_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_ce1;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire [1:0]p;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]\right_border_buf_0_3_fu_168_reg[7] ;
  wire [1:0]\right_border_buf_0_3_fu_168_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_168_reg[7]_1 ;
  wire tmp_10_reg_1431;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_2,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_4_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_4_ce1,k_buf_0_val_4_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h2030000020000000)) 
    ram_reg_i_1
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(k_buf_0_val_4_ce1));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_10
       (.I0(ram_reg_6),
        .I1(ram_reg_4),
        .O(\icmp_reg_1418_reg[0] ));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[0]_i_1 
       (.I0(ram_reg_0[0]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [0]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [0]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[1]_i_1 
       (.I0(ram_reg_0[1]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [1]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [1]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[2]_i_1 
       (.I0(ram_reg_0[2]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [2]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [2]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[3]_i_1 
       (.I0(ram_reg_0[3]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [3]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [3]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[4]_i_1 
       (.I0(ram_reg_0[4]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [4]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [4]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[5]_i_1 
       (.I0(ram_reg_0[5]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [5]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [5]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[6]_i_1 
       (.I0(ram_reg_0[6]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [6]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [6]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[6]));
  LUT6 #(
    .INIT(64'hAAAAEFEA00004540)) 
    \right_border_buf_0_3_fu_168[7]_i_2 
       (.I0(brmerge_reg_1492_pp0_iter1_reg),
        .I1(\right_border_buf_0_3_fu_168_reg[7]_1 [7]),
        .I2(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I3(\right_border_buf_0_3_fu_168_reg[7] [7]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .I5(ram_reg_0[7]),
        .O(col_buf_0_val_1_0_fu_910_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_148[0]_i_1 
       (.I0(col_buf_0_val_1_0_fu_910_p3[0]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_892_p3[0]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_148[1]_i_1 
       (.I0(col_buf_0_val_1_0_fu_910_p3[1]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_892_p3[1]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_148[2]_i_1 
       (.I0(col_buf_0_val_1_0_fu_910_p3[2]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_892_p3[2]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h55555555CCCFFFCF)) 
    \src_kernel_win_0_va_6_reg_1528[7]_i_3 
       (.I0(ram_reg_0[7]),
        .I1(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [7]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [7]),
        .I5(brmerge_reg_1492_pp0_iter1_reg),
        .O(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_61
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_892_p3,
    \tmp_42_reg_1458_reg[1] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg_0,
    DIADI,
    p,
    col_buf_0_val_1_0_fu_910_p3,
    tmp_10_reg_1431,
    col_buf_0_val_2_0_fu_928_p3,
    p_0,
    p_1,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_s_fu_156_reg[7] ,
    \right_border_buf_0_s_fu_156_reg[7]_0 ,
    \right_border_buf_0_s_fu_156_reg[7]_1 );
  output [7:0]DOBDO;
  output [4:0]D;
  output [7:0]col_buf_0_val_0_0_fu_892_p3;
  output [0:0]\tmp_42_reg_1458_reg[1] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]DIADI;
  input [1:0]p;
  input [3:0]col_buf_0_val_1_0_fu_910_p3;
  input tmp_10_reg_1431;
  input [4:0]col_buf_0_val_2_0_fu_928_p3;
  input p_0;
  input [1:0]p_1;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_156_reg[7] ;
  input [1:0]\right_border_buf_0_s_fu_156_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_156_reg[7]_1 ;

  wire [4:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [3:0]col_buf_0_val_1_0_fu_910_p3;
  wire [4:0]col_buf_0_val_2_0_fu_928_p3;
  wire k_buf_0_val_3_ce0;
  wire [1:0]p;
  wire p_0;
  wire [1:0]p_1;
  wire [10:0]ram_reg_0;
  wire [7:0]\right_border_buf_0_s_fu_156_reg[7] ;
  wire [1:0]\right_border_buf_0_s_fu_156_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_s_fu_156_reg[7]_1 ;
  wire tmp_10_reg_1431;
  wire [0:0]\tmp_42_reg_1458_reg[1] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[0]_i_1 
       (.I0(DOBDO[0]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [0]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [0]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[1]_i_1 
       (.I0(DOBDO[1]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [1]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [1]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[2]_i_1 
       (.I0(DOBDO[2]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [2]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [2]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[3]_i_1 
       (.I0(DOBDO[3]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [3]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [3]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[4]_i_1 
       (.I0(DOBDO[4]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [4]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [4]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[5]_i_1 
       (.I0(DOBDO[5]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [5]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [5]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[6]_i_1 
       (.I0(DOBDO[6]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [6]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [6]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[7]_i_1 
       (.I0(DOBDO[7]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [7]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [7]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_148[3]_i_1 
       (.I0(col_buf_0_val_0_0_fu_892_p3[3]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_910_p3[0]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_148[4]_i_1 
       (.I0(col_buf_0_val_0_0_fu_892_p3[4]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_910_p3[1]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_148[5]_i_1 
       (.I0(col_buf_0_val_0_0_fu_892_p3[5]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_910_p3[2]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_148[6]_i_1 
       (.I0(col_buf_0_val_0_0_fu_892_p3[6]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_910_p3[3]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF00FF004E4EFF00)) 
    \src_kernel_win_0_va_4_fu_148[7]_i_2 
       (.I0(p[0]),
        .I1(col_buf_0_val_0_0_fu_892_p3[7]),
        .I2(p_0),
        .I3(col_buf_0_val_2_0_fu_928_p3[4]),
        .I4(tmp_10_reg_1431),
        .I5(p[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hC0AACFAACAAACAAA)) 
    \src_kernel_win_0_va_6_reg_1528[7]_i_2 
       (.I0(col_buf_0_val_0_0_fu_892_p3[7]),
        .I1(col_buf_0_val_2_0_fu_928_p3[4]),
        .I2(p_1[1]),
        .I3(tmp_10_reg_1431),
        .I4(p_0),
        .I5(p_1[0]),
        .O(\tmp_42_reg_1458_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_69
   (WEA,
    k_buf_0_val_3_ce0,
    ap_enable_reg_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone4_in,
    D,
    col_buf_0_val_2_0_fu_928_p3,
    \tmp_10_reg_1431_reg[0] ,
    ap_clk,
    Q,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    or_cond_i_i_reg_1482_pp0_iter1_reg,
    ram_reg_4,
    ram_reg_5,
    ap_enable_reg_pp0_iter1,
    ram_reg_6,
    ap_enable_reg_pp0_iter2,
    p,
    or_cond_i_reg_1499_pp0_iter4_reg,
    sobel_gy_data_stream_full_n,
    src2_data_stream_0_s_empty_n,
    p_0,
    tmp_10_reg_1431,
    p_1,
    col_buf_0_val_0_0_fu_892_p3,
    p_2,
    p_3,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_5_fu_176_reg[7] ,
    \right_border_buf_0_5_fu_176_reg[7]_0 ,
    \right_border_buf_0_5_fu_176_reg[7]_1 );
  output [0:0]WEA;
  output k_buf_0_val_3_ce0;
  output ap_enable_reg_pp0_iter2_reg;
  output ap_block_pp0_stage0_subdone4_in;
  output [6:0]D;
  output [7:0]col_buf_0_val_2_0_fu_928_p3;
  output [7:0]\tmp_10_reg_1431_reg[0] ;
  input ap_clk;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input ram_reg_2;
  input ram_reg_3;
  input or_cond_i_i_reg_1482_pp0_iter1_reg;
  input ram_reg_4;
  input ram_reg_5;
  input ap_enable_reg_pp0_iter1;
  input [0:0]ram_reg_6;
  input ap_enable_reg_pp0_iter2;
  input p;
  input or_cond_i_reg_1499_pp0_iter4_reg;
  input sobel_gy_data_stream_full_n;
  input src2_data_stream_0_s_empty_n;
  input [6:0]p_0;
  input tmp_10_reg_1431;
  input [1:0]p_1;
  input [7:0]col_buf_0_val_0_0_fu_892_p3;
  input [1:0]p_2;
  input p_3;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_5_fu_176_reg[7] ;
  input [1:0]\right_border_buf_0_5_fu_176_reg[7]_0 ;
  input [7:0]\right_border_buf_0_5_fu_176_reg[7]_1 ;

  wire [6:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_2__1_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_reg;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_2_0_fu_928_p3;
  wire k_buf_0_val_3_ce0;
  wire [7:0]k_buf_0_val_5_q0;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire or_cond_i_reg_1499_pp0_iter4_reg;
  wire p;
  wire [6:0]p_0;
  wire [1:0]p_1;
  wire [1:0]p_2;
  wire p_3;
  wire [10:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire [0:0]ram_reg_6;
  wire [7:0]\right_border_buf_0_5_fu_176_reg[7] ;
  wire [1:0]\right_border_buf_0_5_fu_176_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_5_fu_176_reg[7]_1 ;
  wire sobel_gy_data_stream_full_n;
  wire src2_data_stream_0_s_empty_n;
  wire tmp_10_reg_1431;
  wire [7:0]\tmp_10_reg_1431_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT4 #(
    .INIT(16'h00F7)) 
    ap_enable_reg_pp0_iter1_i_1__2
       (.I0(p),
        .I1(or_cond_i_reg_1499_pp0_iter4_reg),
        .I2(sobel_gy_data_stream_full_n),
        .I3(ap_enable_reg_pp0_iter1_i_2__1_n_0),
        .O(ap_block_pp0_stage0_subdone4_in));
  LUT6 #(
    .INIT(64'h00000D0000000000)) 
    ap_enable_reg_pp0_iter1_i_2__1
       (.I0(ram_reg_4),
        .I1(ram_reg_2),
        .I2(ram_reg_3),
        .I3(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I4(src2_data_stream_0_s_empty_n),
        .I5(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter1_i_2__1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],k_buf_0_val_5_q0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram_reg_i_11__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT6 #(
    .INIT(64'h2030000020000000)) 
    ram_reg_i_1__3
       (.I0(ram_reg_2),
        .I1(ram_reg_3),
        .I2(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I3(ram_reg_4),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .I5(ram_reg_5),
        .O(WEA));
  LUT3 #(
    .INIT(8'h80)) 
    ram_reg_i_2__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ram_reg_6),
        .O(k_buf_0_val_3_ce0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[0]_i_1__0 
       (.I0(k_buf_0_val_5_q0[0]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [0]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [0]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[1]_i_1__0 
       (.I0(k_buf_0_val_5_q0[1]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [1]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [1]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[2]_i_1__0 
       (.I0(k_buf_0_val_5_q0[2]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [2]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [2]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[3]_i_1__0 
       (.I0(k_buf_0_val_5_q0[3]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [3]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [3]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[4]_i_1__0 
       (.I0(k_buf_0_val_5_q0[4]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [4]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [4]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[5]_i_1__0 
       (.I0(k_buf_0_val_5_q0[5]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [5]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [5]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[6]_i_1__0 
       (.I0(k_buf_0_val_5_q0[6]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [6]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [6]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_5_fu_176[7]_i_1__0 
       (.I0(k_buf_0_val_5_q0[7]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_5_fu_176_reg[7] [7]),
        .I3(\right_border_buf_0_5_fu_176_reg[7]_0 [0]),
        .I4(\right_border_buf_0_5_fu_176_reg[7]_1 [7]),
        .I5(\right_border_buf_0_5_fu_176_reg[7]_0 [1]),
        .O(col_buf_0_val_2_0_fu_928_p3[7]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_6_reg_1528[0]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[0]),
        .I1(p_0[0]),
        .I2(tmp_10_reg_1431),
        .I3(p_1[1]),
        .I4(p_1[0]),
        .I5(col_buf_0_val_0_0_fu_892_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_6_reg_1528[1]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[1]),
        .I1(p_0[1]),
        .I2(tmp_10_reg_1431),
        .I3(p_1[1]),
        .I4(p_1[0]),
        .I5(col_buf_0_val_0_0_fu_892_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_6_reg_1528[2]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[2]),
        .I1(p_0[2]),
        .I2(tmp_10_reg_1431),
        .I3(p_1[1]),
        .I4(p_1[0]),
        .I5(col_buf_0_val_0_0_fu_892_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFCFAFFFA0C0A000)) 
    \src_kernel_win_0_va_6_reg_1528[3]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[3]),
        .I1(p_0[3]),
        .I2(tmp_10_reg_1431),
        .I3(p_1[1]),
        .I4(p_1[0]),
        .I5(col_buf_0_val_0_0_fu_892_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1528[4]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[4]),
        .I1(p_1[1]),
        .I2(p_0[4]),
        .I3(p_1[0]),
        .I4(tmp_10_reg_1431),
        .I5(col_buf_0_val_0_0_fu_892_p3[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1528[5]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[5]),
        .I1(p_1[1]),
        .I2(p_0[5]),
        .I3(p_1[0]),
        .I4(tmp_10_reg_1431),
        .I5(col_buf_0_val_0_0_fu_892_p3[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8880000)) 
    \src_kernel_win_0_va_6_reg_1528[6]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[6]),
        .I1(p_1[1]),
        .I2(p_0[6]),
        .I3(p_1[0]),
        .I4(tmp_10_reg_1431),
        .I5(col_buf_0_val_0_0_fu_892_p3[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[0]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[0]),
        .I1(col_buf_0_val_0_0_fu_892_p3[0]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[0]),
        .O(\tmp_10_reg_1431_reg[0] [0]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[1]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[1]),
        .I1(col_buf_0_val_0_0_fu_892_p3[1]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[1]),
        .O(\tmp_10_reg_1431_reg[0] [1]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[2]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[2]),
        .I1(col_buf_0_val_0_0_fu_892_p3[2]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[2]),
        .O(\tmp_10_reg_1431_reg[0] [2]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[3]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[3]),
        .I1(col_buf_0_val_0_0_fu_892_p3[3]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[3]),
        .O(\tmp_10_reg_1431_reg[0] [3]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[4]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[4]),
        .I1(col_buf_0_val_0_0_fu_892_p3[4]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[4]),
        .O(\tmp_10_reg_1431_reg[0] [4]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[5]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[5]),
        .I1(col_buf_0_val_0_0_fu_892_p3[5]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[5]),
        .O(\tmp_10_reg_1431_reg[0] [5]));
  LUT6 #(
    .INIT(64'hAFFFAFCFA000A0C0)) 
    \src_kernel_win_0_va_7_reg_1534[6]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[6]),
        .I1(col_buf_0_val_0_0_fu_892_p3[6]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_0[6]),
        .O(\tmp_10_reg_1431_reg[0] [6]));
  LUT6 #(
    .INIT(64'hA000A0C0AFFFAFCF)) 
    \src_kernel_win_0_va_7_reg_1534[7]_i_1__0 
       (.I0(col_buf_0_val_2_0_fu_928_p3[7]),
        .I1(col_buf_0_val_0_0_fu_892_p3[7]),
        .I2(tmp_10_reg_1431),
        .I3(p_2[1]),
        .I4(p_2[0]),
        .I5(p_3),
        .O(\tmp_10_reg_1431_reg[0] [7]));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_70
   (ram_reg_0,
    \icmp_reg_1418_reg[0] ,
    D,
    col_buf_0_val_1_0_fu_910_p3,
    ram_reg_1,
    ap_clk,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    or_cond_i_i_reg_1482_pp0_iter1_reg,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    p,
    col_buf_0_val_0_0_fu_892_p3,
    tmp_10_reg_1431,
    col_buf_0_val_2_0_fu_928_p3,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_3_fu_168_reg[7] ,
    \right_border_buf_0_3_fu_168_reg[7]_0 ,
    \right_border_buf_0_3_fu_168_reg[7]_1 );
  output [7:0]ram_reg_0;
  output \icmp_reg_1418_reg[0] ;
  output [2:0]D;
  output [7:0]col_buf_0_val_1_0_fu_910_p3;
  output ram_reg_1;
  input ap_clk;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_2;
  input [7:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input or_cond_i_i_reg_1482_pp0_iter1_reg;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input [1:0]p;
  input [2:0]col_buf_0_val_0_0_fu_892_p3;
  input tmp_10_reg_1431;
  input [2:0]col_buf_0_val_2_0_fu_928_p3;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_3_fu_168_reg[7] ;
  input [1:0]\right_border_buf_0_3_fu_168_reg[7]_0 ;
  input [7:0]\right_border_buf_0_3_fu_168_reg[7]_1 ;

  wire [2:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [2:0]col_buf_0_val_0_0_fu_892_p3;
  wire [7:0]col_buf_0_val_1_0_fu_910_p3;
  wire [2:0]col_buf_0_val_2_0_fu_928_p3;
  wire \icmp_reg_1418_reg[0] ;
  wire k_buf_0_val_3_ce0;
  wire k_buf_0_val_4_ce1;
  wire or_cond_i_i_reg_1482_pp0_iter1_reg;
  wire [1:0]p;
  wire [7:0]ram_reg_0;
  wire ram_reg_1;
  wire [10:0]ram_reg_2;
  wire [7:0]ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire [7:0]\right_border_buf_0_3_fu_168_reg[7] ;
  wire [1:0]\right_border_buf_0_3_fu_168_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_3_fu_168_reg[7]_1 ;
  wire tmp_10_reg_1431;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_2,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_3}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],ram_reg_0}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(k_buf_0_val_4_ce1),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({k_buf_0_val_4_ce1,k_buf_0_val_4_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_10__0
       (.I0(ram_reg_6),
        .I1(ram_reg_4),
        .O(\icmp_reg_1418_reg[0] ));
  LUT6 #(
    .INIT(64'h2030000020000000)) 
    ram_reg_i_1__2
       (.I0(ram_reg_4),
        .I1(ram_reg_5),
        .I2(or_cond_i_i_reg_1482_pp0_iter1_reg),
        .I3(ram_reg_6),
        .I4(ram_reg_7),
        .I5(ram_reg_8),
        .O(k_buf_0_val_4_ce1));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[0]_i_1__0 
       (.I0(ram_reg_0[0]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [0]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [0]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[1]_i_1__0 
       (.I0(ram_reg_0[1]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [1]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [1]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[2]_i_1__0 
       (.I0(ram_reg_0[2]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [2]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [2]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[3]_i_1__0 
       (.I0(ram_reg_0[3]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [3]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [3]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[4]_i_1__0 
       (.I0(ram_reg_0[4]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [4]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [4]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[5]_i_1__0 
       (.I0(ram_reg_0[5]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [5]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [5]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_3_fu_168[6]_i_1__0 
       (.I0(ram_reg_0[6]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [6]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [6]),
        .I5(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .O(col_buf_0_val_1_0_fu_910_p3[6]));
  LUT6 #(
    .INIT(64'hAAAAEFEA00004540)) 
    \right_border_buf_0_3_fu_168[7]_i_2__0 
       (.I0(brmerge_reg_1492_pp0_iter1_reg),
        .I1(\right_border_buf_0_3_fu_168_reg[7]_1 [7]),
        .I2(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I3(\right_border_buf_0_3_fu_168_reg[7] [7]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .I5(ram_reg_0[7]),
        .O(col_buf_0_val_1_0_fu_910_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_148[0]_i_1__0 
       (.I0(col_buf_0_val_1_0_fu_910_p3[0]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_892_p3[0]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_148[1]_i_1__0 
       (.I0(col_buf_0_val_1_0_fu_910_p3[1]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_892_p3[1]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFB8FF0000B800)) 
    \src_kernel_win_0_va_4_fu_148[2]_i_1__0 
       (.I0(col_buf_0_val_1_0_fu_910_p3[2]),
        .I1(p[0]),
        .I2(col_buf_0_val_0_0_fu_892_p3[2]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h55555555CCCFFFCF)) 
    \src_kernel_win_0_va_6_reg_1528[7]_i_3__0 
       (.I0(ram_reg_0[7]),
        .I1(\right_border_buf_0_3_fu_168_reg[7]_0 [1]),
        .I2(\right_border_buf_0_3_fu_168_reg[7] [7]),
        .I3(\right_border_buf_0_3_fu_168_reg[7]_0 [0]),
        .I4(\right_border_buf_0_3_fu_168_reg[7]_1 [7]),
        .I5(brmerge_reg_1492_pp0_iter1_reg),
        .O(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "Filter2D_k_buf_0_eOg_ram" *) 
module cv_ov5640_canny_edge_0_0_Filter2D_k_buf_0_eOg_ram_71
   (DOBDO,
    D,
    col_buf_0_val_0_0_fu_892_p3,
    \tmp_42_reg_1458_reg[1] ,
    ap_clk,
    WEA,
    k_buf_0_val_3_ce0,
    Q,
    ram_reg_0,
    DIADI,
    p,
    col_buf_0_val_1_0_fu_910_p3,
    tmp_10_reg_1431,
    col_buf_0_val_2_0_fu_928_p3,
    p_0,
    p_1,
    brmerge_reg_1492_pp0_iter1_reg,
    \right_border_buf_0_s_fu_156_reg[7] ,
    \right_border_buf_0_s_fu_156_reg[7]_0 ,
    \right_border_buf_0_s_fu_156_reg[7]_1 );
  output [7:0]DOBDO;
  output [4:0]D;
  output [7:0]col_buf_0_val_0_0_fu_892_p3;
  output [0:0]\tmp_42_reg_1458_reg[1] ;
  input ap_clk;
  input [0:0]WEA;
  input k_buf_0_val_3_ce0;
  input [10:0]Q;
  input [10:0]ram_reg_0;
  input [7:0]DIADI;
  input [1:0]p;
  input [3:0]col_buf_0_val_1_0_fu_910_p3;
  input tmp_10_reg_1431;
  input [4:0]col_buf_0_val_2_0_fu_928_p3;
  input p_0;
  input [1:0]p_1;
  input brmerge_reg_1492_pp0_iter1_reg;
  input [7:0]\right_border_buf_0_s_fu_156_reg[7] ;
  input [1:0]\right_border_buf_0_s_fu_156_reg[7]_0 ;
  input [7:0]\right_border_buf_0_s_fu_156_reg[7]_1 ;

  wire [4:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire ap_clk;
  wire brmerge_reg_1492_pp0_iter1_reg;
  wire [7:0]col_buf_0_val_0_0_fu_892_p3;
  wire [3:0]col_buf_0_val_1_0_fu_910_p3;
  wire [4:0]col_buf_0_val_2_0_fu_928_p3;
  wire k_buf_0_val_3_ce0;
  wire [1:0]p;
  wire p_0;
  wire [1:0]p_1;
  wire [10:0]ram_reg_0;
  wire [7:0]\right_border_buf_0_s_fu_156_reg[7] ;
  wire [1:0]\right_border_buf_0_s_fu_156_reg[7]_0 ;
  wire [7:0]\right_border_buf_0_s_fu_156_reg[7]_1 ;
  wire tmp_10_reg_1431;
  wire [0:0]\tmp_42_reg_1458_reg[1] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [15:8]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "15360" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "7" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "7" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    ram_reg
       (.ADDRARDADDR({Q,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({ram_reg_0,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DIADI}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[15:8],DOBDO}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(WEA),
        .ENBWREN(k_buf_0_val_3_ce0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[0]_i_1__0 
       (.I0(DOBDO[0]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [0]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [0]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[0]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[1]_i_1__0 
       (.I0(DOBDO[1]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [1]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [1]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[1]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[2]_i_1__0 
       (.I0(DOBDO[2]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [2]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [2]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[2]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[3]_i_1__0 
       (.I0(DOBDO[3]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [3]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [3]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[3]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[4]_i_1__0 
       (.I0(DOBDO[4]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [4]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [4]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[4]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[5]_i_1__0 
       (.I0(DOBDO[5]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [5]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [5]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[5]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[6]_i_1__0 
       (.I0(DOBDO[6]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [6]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [6]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[6]));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    \right_border_buf_0_s_fu_156[7]_i_1__0 
       (.I0(DOBDO[7]),
        .I1(brmerge_reg_1492_pp0_iter1_reg),
        .I2(\right_border_buf_0_s_fu_156_reg[7] [7]),
        .I3(\right_border_buf_0_s_fu_156_reg[7]_0 [0]),
        .I4(\right_border_buf_0_s_fu_156_reg[7]_1 [7]),
        .I5(\right_border_buf_0_s_fu_156_reg[7]_0 [1]),
        .O(col_buf_0_val_0_0_fu_892_p3[7]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_148[3]_i_1__0 
       (.I0(col_buf_0_val_0_0_fu_892_p3[3]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_910_p3[0]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_148[4]_i_1__0 
       (.I0(col_buf_0_val_0_0_fu_892_p3[4]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_910_p3[1]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_148[5]_i_1__0 
       (.I0(col_buf_0_val_0_0_fu_892_p3[5]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_910_p3[2]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFE2FF0000E200)) 
    \src_kernel_win_0_va_4_fu_148[6]_i_1__0 
       (.I0(col_buf_0_val_0_0_fu_892_p3[6]),
        .I1(p[0]),
        .I2(col_buf_0_val_1_0_fu_910_p3[3]),
        .I3(tmp_10_reg_1431),
        .I4(p[1]),
        .I5(col_buf_0_val_2_0_fu_928_p3[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFF00FF004E4EFF00)) 
    \src_kernel_win_0_va_4_fu_148[7]_i_2__0 
       (.I0(p[0]),
        .I1(col_buf_0_val_0_0_fu_892_p3[7]),
        .I2(p_0),
        .I3(col_buf_0_val_2_0_fu_928_p3[4]),
        .I4(tmp_10_reg_1431),
        .I5(p[1]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hC0AACFAACAAACAAA)) 
    \src_kernel_win_0_va_6_reg_1528[7]_i_2__0 
       (.I0(col_buf_0_val_0_0_fu_892_p3[7]),
        .I1(col_buf_0_val_2_0_fu_928_p3[4]),
        .I2(p_1[1]),
        .I3(tmp_10_reg_1431),
        .I4(p_0),
        .I5(p_1[0]),
        .O(\tmp_42_reg_1458_reg[1] ));
endmodule

(* ORIG_REF_NAME = "Mat2AXIvideo" *) 
module cv_ov5640_canny_edge_0_0_Mat2AXIvideo
   (AXI_video_strm_V_data_V_1_payload_A,
    AXI_video_strm_V_data_V_1_payload_B,
    out_r_TVALID,
    \FSM_onehot_rstate_reg[1] ,
    CO,
    i_V_reg_3210,
    Q,
    Mat2AXIvideo_U0_img_cols_V_read,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    Mat2AXIvideo_U0_ap_done,
    AXI_video_strm_V_data_V_1_load_B,
    AXI_video_strm_V_data_V_1_load_A,
    out_r_TUSER,
    out_r_TLAST,
    internal_empty_n_reg,
    out_r_TDATA,
    SS,
    ap_clk,
    \AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ,
    \AXI_video_strm_V_data_V_1_payload_B_reg[23]_0 ,
    \AXI_video_strm_V_data_V_1_payload_B_reg[15]_0 ,
    \AXI_video_strm_V_data_V_1_payload_B_reg[7]_0 ,
    int_ap_done_reg,
    s_axi_AXILiteS_ARVALID,
    int_ap_done_reg_0,
    data0,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    dst_cols_V_c_empty_n,
    dst_rows_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start,
    out_r_TREADY,
    dst_data_stream_0_V_empty_n,
    dst_data_stream_1_V_empty_n,
    dst_data_stream_2_V_empty_n,
    if_dout,
    \rows_V_reg_302_reg[31]_0 );
  output [2:0]AXI_video_strm_V_data_V_1_payload_A;
  output [2:0]AXI_video_strm_V_data_V_1_payload_B;
  output out_r_TVALID;
  output \FSM_onehot_rstate_reg[1] ;
  output [0:0]CO;
  output i_V_reg_3210;
  output [0:0]Q;
  output Mat2AXIvideo_U0_img_cols_V_read;
  output Mat2AXIvideo_U0_img_data_stream_2_V_read;
  output Mat2AXIvideo_U0_ap_done;
  output AXI_video_strm_V_data_V_1_load_B;
  output AXI_video_strm_V_data_V_1_load_A;
  output [0:0]out_r_TUSER;
  output [0:0]out_r_TLAST;
  output internal_empty_n_reg;
  output [2:0]out_r_TDATA;
  input [0:0]SS;
  input ap_clk;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ;
  input \AXI_video_strm_V_data_V_1_payload_B_reg[23]_0 ;
  input \AXI_video_strm_V_data_V_1_payload_B_reg[15]_0 ;
  input \AXI_video_strm_V_data_V_1_payload_B_reg[7]_0 ;
  input int_ap_done_reg;
  input s_axi_AXILiteS_ARVALID;
  input int_ap_done_reg_0;
  input [0:0]data0;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input dst_cols_V_c_empty_n;
  input dst_rows_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;
  input out_r_TREADY;
  input dst_data_stream_0_V_empty_n;
  input dst_data_stream_1_V_empty_n;
  input dst_data_stream_2_V_empty_n;
  input [31:0]if_dout;
  input [31:0]\rows_V_reg_302_reg[31]_0 ;

  wire AXI_video_strm_V_data_V_1_ack_in;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [2:0]AXI_video_strm_V_data_V_1_payload_A;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ;
  wire [2:0]AXI_video_strm_V_data_V_1_payload_B;
  wire \AXI_video_strm_V_data_V_1_payload_B_reg[15]_0 ;
  wire \AXI_video_strm_V_data_V_1_payload_B_reg[23]_0 ;
  wire \AXI_video_strm_V_data_V_1_payload_B_reg[7]_0 ;
  wire AXI_video_strm_V_data_V_1_sel;
  wire AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_data_V_1_sel_wr;
  wire AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_data_V_1_state;
  wire \AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_dest_V_1_state;
  wire \AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_id_V_1_state;
  wire \AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ;
  wire [1:1]AXI_video_strm_V_keep_V_1_state;
  wire \AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_last_V_1_ack_in;
  wire AXI_video_strm_V_last_V_1_payload_A;
  wire \AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_payload_B;
  wire \AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_last_V_1_sel;
  wire AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_last_V_1_sel_wr;
  wire AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_last_V_1_state;
  wire \AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ;
  wire [1:1]AXI_video_strm_V_strb_V_1_state;
  wire \AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ;
  wire \AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ;
  wire AXI_video_strm_V_user_V_1_ack_in;
  wire AXI_video_strm_V_user_V_1_payload_A;
  wire \AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_payload_B;
  wire \AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ;
  wire AXI_video_strm_V_user_V_1_sel;
  wire AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0;
  wire AXI_video_strm_V_user_V_1_sel_wr;
  wire AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0;
  wire [1:1]AXI_video_strm_V_user_V_1_state;
  wire \AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ;
  wire \AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ;
  wire [0:0]CO;
  wire \FSM_onehot_rstate_reg[1] ;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_3_n_0 ;
  wire \ap_CS_fsm[2]_i_4__5_n_0 ;
  wire \ap_CS_fsm[3]_i_10__0_n_0 ;
  wire \ap_CS_fsm[3]_i_11__0_n_0 ;
  wire \ap_CS_fsm[3]_i_12__0_n_0 ;
  wire \ap_CS_fsm[3]_i_13__0_n_0 ;
  wire \ap_CS_fsm[3]_i_14__1_n_0 ;
  wire \ap_CS_fsm[3]_i_15__1_n_0 ;
  wire \ap_CS_fsm[3]_i_16__1_n_0 ;
  wire \ap_CS_fsm[3]_i_3__1_n_0 ;
  wire \ap_CS_fsm[3]_i_5__0_n_0 ;
  wire \ap_CS_fsm[3]_i_6__1_n_0 ;
  wire \ap_CS_fsm[3]_i_7__1_n_0 ;
  wire \ap_CS_fsm[3]_i_9__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[3]_i_2__1_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_2__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_4__1_n_3 ;
  wire \ap_CS_fsm_reg[3]_i_8__0_n_0 ;
  wire \ap_CS_fsm_reg[3]_i_8__0_n_1 ;
  wire \ap_CS_fsm_reg[3]_i_8__0_n_2 ;
  wire \ap_CS_fsm_reg[3]_i_8__0_n_3 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state6;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__7_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__7_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter2_reg_n_0;
  wire ap_rst_n;
  wire axi_last_V_fu_270_p2;
  wire axi_last_V_reg_335;
  wire \axi_last_V_reg_335[0]_i_10_n_0 ;
  wire \axi_last_V_reg_335[0]_i_11_n_0 ;
  wire \axi_last_V_reg_335[0]_i_12_n_0 ;
  wire \axi_last_V_reg_335[0]_i_13_n_0 ;
  wire \axi_last_V_reg_335[0]_i_14_n_0 ;
  wire \axi_last_V_reg_335[0]_i_15_n_0 ;
  wire \axi_last_V_reg_335[0]_i_1_n_0 ;
  wire \axi_last_V_reg_335[0]_i_4_n_0 ;
  wire \axi_last_V_reg_335[0]_i_5_n_0 ;
  wire \axi_last_V_reg_335[0]_i_6_n_0 ;
  wire \axi_last_V_reg_335[0]_i_8_n_0 ;
  wire \axi_last_V_reg_335[0]_i_9_n_0 ;
  wire \axi_last_V_reg_335_reg[0]_i_2_n_2 ;
  wire \axi_last_V_reg_335_reg[0]_i_2_n_3 ;
  wire \axi_last_V_reg_335_reg[0]_i_3_n_0 ;
  wire \axi_last_V_reg_335_reg[0]_i_3_n_1 ;
  wire \axi_last_V_reg_335_reg[0]_i_3_n_2 ;
  wire \axi_last_V_reg_335_reg[0]_i_3_n_3 ;
  wire \axi_last_V_reg_335_reg[0]_i_7_n_0 ;
  wire \axi_last_V_reg_335_reg[0]_i_7_n_1 ;
  wire \axi_last_V_reg_335_reg[0]_i_7_n_2 ;
  wire \axi_last_V_reg_335_reg[0]_i_7_n_3 ;
  wire [31:0]cols_V_reg_307;
  wire [0:0]data0;
  wire dst_cols_V_c_empty_n;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_1_V_empty_n;
  wire dst_data_stream_2_V_empty_n;
  wire dst_rows_V_c_empty_n;
  wire \exitcond_i_reg_326[0]_i_1_n_0 ;
  wire exitcond_i_reg_326_pp0_iter1_reg;
  wire \exitcond_i_reg_326_pp0_iter1_reg[0]_i_1_n_0 ;
  wire \exitcond_i_reg_326_reg_n_0_[0] ;
  wire [31:0]i_V_fu_249_p2;
  wire [31:0]i_V_reg_321;
  wire i_V_reg_3210;
  wire \i_V_reg_321[31]_i_3_n_0 ;
  wire \i_V_reg_321_reg[12]_i_1_n_0 ;
  wire \i_V_reg_321_reg[12]_i_1_n_1 ;
  wire \i_V_reg_321_reg[12]_i_1_n_2 ;
  wire \i_V_reg_321_reg[12]_i_1_n_3 ;
  wire \i_V_reg_321_reg[16]_i_1_n_0 ;
  wire \i_V_reg_321_reg[16]_i_1_n_1 ;
  wire \i_V_reg_321_reg[16]_i_1_n_2 ;
  wire \i_V_reg_321_reg[16]_i_1_n_3 ;
  wire \i_V_reg_321_reg[20]_i_1_n_0 ;
  wire \i_V_reg_321_reg[20]_i_1_n_1 ;
  wire \i_V_reg_321_reg[20]_i_1_n_2 ;
  wire \i_V_reg_321_reg[20]_i_1_n_3 ;
  wire \i_V_reg_321_reg[24]_i_1_n_0 ;
  wire \i_V_reg_321_reg[24]_i_1_n_1 ;
  wire \i_V_reg_321_reg[24]_i_1_n_2 ;
  wire \i_V_reg_321_reg[24]_i_1_n_3 ;
  wire \i_V_reg_321_reg[28]_i_1_n_0 ;
  wire \i_V_reg_321_reg[28]_i_1_n_1 ;
  wire \i_V_reg_321_reg[28]_i_1_n_2 ;
  wire \i_V_reg_321_reg[28]_i_1_n_3 ;
  wire \i_V_reg_321_reg[31]_i_2_n_2 ;
  wire \i_V_reg_321_reg[31]_i_2_n_3 ;
  wire \i_V_reg_321_reg[4]_i_1_n_0 ;
  wire \i_V_reg_321_reg[4]_i_1_n_1 ;
  wire \i_V_reg_321_reg[4]_i_1_n_2 ;
  wire \i_V_reg_321_reg[4]_i_1_n_3 ;
  wire \i_V_reg_321_reg[8]_i_1_n_0 ;
  wire \i_V_reg_321_reg[8]_i_1_n_1 ;
  wire \i_V_reg_321_reg[8]_i_1_n_2 ;
  wire \i_V_reg_321_reg[8]_i_1_n_3 ;
  wire [31:0]if_dout;
  wire int_ap_done_reg;
  wire int_ap_done_reg_0;
  wire \int_isr[0]_i_10_n_0 ;
  wire \int_isr[0]_i_11_n_0 ;
  wire \int_isr[0]_i_12_n_0 ;
  wire \int_isr[0]_i_13_n_0 ;
  wire \int_isr[0]_i_14_n_0 ;
  wire \int_isr[0]_i_15_n_0 ;
  wire \int_isr[0]_i_16_n_0 ;
  wire \int_isr[0]_i_5_n_0 ;
  wire \int_isr[0]_i_6_n_0 ;
  wire \int_isr[0]_i_7_n_0 ;
  wire \int_isr[0]_i_9_n_0 ;
  wire \int_isr_reg[0]_i_3_n_2 ;
  wire \int_isr_reg[0]_i_3_n_3 ;
  wire \int_isr_reg[0]_i_4_n_0 ;
  wire \int_isr_reg[0]_i_4_n_1 ;
  wire \int_isr_reg[0]_i_4_n_2 ;
  wire \int_isr_reg[0]_i_4_n_3 ;
  wire \int_isr_reg[0]_i_8_n_0 ;
  wire \int_isr_reg[0]_i_8_n_1 ;
  wire \int_isr_reg[0]_i_8_n_2 ;
  wire \int_isr_reg[0]_i_8_n_3 ;
  wire internal_empty_n_reg;
  wire [2:0]out_r_TDATA;
  wire [0:0]out_r_TLAST;
  wire out_r_TREADY;
  wire [0:0]out_r_TUSER;
  wire out_r_TVALID;
  wire [32:0]ret_V_fu_233_p2;
  wire [32:0]ret_V_reg_312;
  wire \ret_V_reg_312[12]_i_2_n_0 ;
  wire \ret_V_reg_312[12]_i_3_n_0 ;
  wire \ret_V_reg_312[12]_i_4_n_0 ;
  wire \ret_V_reg_312[12]_i_5_n_0 ;
  wire \ret_V_reg_312[16]_i_2_n_0 ;
  wire \ret_V_reg_312[16]_i_3_n_0 ;
  wire \ret_V_reg_312[16]_i_4_n_0 ;
  wire \ret_V_reg_312[16]_i_5_n_0 ;
  wire \ret_V_reg_312[20]_i_2_n_0 ;
  wire \ret_V_reg_312[20]_i_3_n_0 ;
  wire \ret_V_reg_312[20]_i_4_n_0 ;
  wire \ret_V_reg_312[20]_i_5_n_0 ;
  wire \ret_V_reg_312[24]_i_2_n_0 ;
  wire \ret_V_reg_312[24]_i_3_n_0 ;
  wire \ret_V_reg_312[24]_i_4_n_0 ;
  wire \ret_V_reg_312[24]_i_5_n_0 ;
  wire \ret_V_reg_312[28]_i_2_n_0 ;
  wire \ret_V_reg_312[28]_i_3_n_0 ;
  wire \ret_V_reg_312[28]_i_4_n_0 ;
  wire \ret_V_reg_312[28]_i_5_n_0 ;
  wire \ret_V_reg_312[32]_i_2_n_0 ;
  wire \ret_V_reg_312[32]_i_3_n_0 ;
  wire \ret_V_reg_312[32]_i_4_n_0 ;
  wire \ret_V_reg_312[4]_i_2_n_0 ;
  wire \ret_V_reg_312[4]_i_3_n_0 ;
  wire \ret_V_reg_312[4]_i_4_n_0 ;
  wire \ret_V_reg_312[4]_i_5_n_0 ;
  wire \ret_V_reg_312[8]_i_2_n_0 ;
  wire \ret_V_reg_312[8]_i_3_n_0 ;
  wire \ret_V_reg_312[8]_i_4_n_0 ;
  wire \ret_V_reg_312[8]_i_5_n_0 ;
  wire \ret_V_reg_312_reg[12]_i_1_n_0 ;
  wire \ret_V_reg_312_reg[12]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[12]_i_1_n_2 ;
  wire \ret_V_reg_312_reg[12]_i_1_n_3 ;
  wire \ret_V_reg_312_reg[16]_i_1_n_0 ;
  wire \ret_V_reg_312_reg[16]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[16]_i_1_n_2 ;
  wire \ret_V_reg_312_reg[16]_i_1_n_3 ;
  wire \ret_V_reg_312_reg[20]_i_1_n_0 ;
  wire \ret_V_reg_312_reg[20]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[20]_i_1_n_2 ;
  wire \ret_V_reg_312_reg[20]_i_1_n_3 ;
  wire \ret_V_reg_312_reg[24]_i_1_n_0 ;
  wire \ret_V_reg_312_reg[24]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[24]_i_1_n_2 ;
  wire \ret_V_reg_312_reg[24]_i_1_n_3 ;
  wire \ret_V_reg_312_reg[28]_i_1_n_0 ;
  wire \ret_V_reg_312_reg[28]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[28]_i_1_n_2 ;
  wire \ret_V_reg_312_reg[28]_i_1_n_3 ;
  wire \ret_V_reg_312_reg[32]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[32]_i_1_n_2 ;
  wire \ret_V_reg_312_reg[32]_i_1_n_3 ;
  wire \ret_V_reg_312_reg[4]_i_1_n_0 ;
  wire \ret_V_reg_312_reg[4]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[4]_i_1_n_2 ;
  wire \ret_V_reg_312_reg[4]_i_1_n_3 ;
  wire \ret_V_reg_312_reg[8]_i_1_n_0 ;
  wire \ret_V_reg_312_reg[8]_i_1_n_1 ;
  wire \ret_V_reg_312_reg[8]_i_1_n_2 ;
  wire \ret_V_reg_312_reg[8]_i_1_n_3 ;
  wire [31:0]rows_V_reg_302;
  wire [31:0]\rows_V_reg_302_reg[31]_0 ;
  wire s_axi_AXILiteS_ARVALID;
  wire t_V_3_reg_218;
  wire t_V_3_reg_2180;
  wire \t_V_3_reg_218[0]_i_4_n_0 ;
  wire [31:0]t_V_3_reg_218_reg;
  wire \t_V_3_reg_218_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_218_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_218_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_218_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_218_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_218_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_218_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_218_reg[0]_i_3_n_7 ;
  wire \t_V_3_reg_218_reg[12]_i_1_n_0 ;
  wire \t_V_3_reg_218_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_218_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_218_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_218_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_218_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_218_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_218_reg[12]_i_1_n_7 ;
  wire \t_V_3_reg_218_reg[16]_i_1_n_0 ;
  wire \t_V_3_reg_218_reg[16]_i_1_n_1 ;
  wire \t_V_3_reg_218_reg[16]_i_1_n_2 ;
  wire \t_V_3_reg_218_reg[16]_i_1_n_3 ;
  wire \t_V_3_reg_218_reg[16]_i_1_n_4 ;
  wire \t_V_3_reg_218_reg[16]_i_1_n_5 ;
  wire \t_V_3_reg_218_reg[16]_i_1_n_6 ;
  wire \t_V_3_reg_218_reg[16]_i_1_n_7 ;
  wire \t_V_3_reg_218_reg[20]_i_1_n_0 ;
  wire \t_V_3_reg_218_reg[20]_i_1_n_1 ;
  wire \t_V_3_reg_218_reg[20]_i_1_n_2 ;
  wire \t_V_3_reg_218_reg[20]_i_1_n_3 ;
  wire \t_V_3_reg_218_reg[20]_i_1_n_4 ;
  wire \t_V_3_reg_218_reg[20]_i_1_n_5 ;
  wire \t_V_3_reg_218_reg[20]_i_1_n_6 ;
  wire \t_V_3_reg_218_reg[20]_i_1_n_7 ;
  wire \t_V_3_reg_218_reg[24]_i_1_n_0 ;
  wire \t_V_3_reg_218_reg[24]_i_1_n_1 ;
  wire \t_V_3_reg_218_reg[24]_i_1_n_2 ;
  wire \t_V_3_reg_218_reg[24]_i_1_n_3 ;
  wire \t_V_3_reg_218_reg[24]_i_1_n_4 ;
  wire \t_V_3_reg_218_reg[24]_i_1_n_5 ;
  wire \t_V_3_reg_218_reg[24]_i_1_n_6 ;
  wire \t_V_3_reg_218_reg[24]_i_1_n_7 ;
  wire \t_V_3_reg_218_reg[28]_i_1_n_1 ;
  wire \t_V_3_reg_218_reg[28]_i_1_n_2 ;
  wire \t_V_3_reg_218_reg[28]_i_1_n_3 ;
  wire \t_V_3_reg_218_reg[28]_i_1_n_4 ;
  wire \t_V_3_reg_218_reg[28]_i_1_n_5 ;
  wire \t_V_3_reg_218_reg[28]_i_1_n_6 ;
  wire \t_V_3_reg_218_reg[28]_i_1_n_7 ;
  wire \t_V_3_reg_218_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_218_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_218_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_218_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_218_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_218_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_218_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_218_reg[4]_i_1_n_7 ;
  wire \t_V_3_reg_218_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_218_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_218_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_218_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_218_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_218_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_218_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_218_reg[8]_i_1_n_7 ;
  wire t_V_reg_207;
  wire \t_V_reg_207_reg_n_0_[0] ;
  wire \t_V_reg_207_reg_n_0_[10] ;
  wire \t_V_reg_207_reg_n_0_[11] ;
  wire \t_V_reg_207_reg_n_0_[12] ;
  wire \t_V_reg_207_reg_n_0_[13] ;
  wire \t_V_reg_207_reg_n_0_[14] ;
  wire \t_V_reg_207_reg_n_0_[15] ;
  wire \t_V_reg_207_reg_n_0_[16] ;
  wire \t_V_reg_207_reg_n_0_[17] ;
  wire \t_V_reg_207_reg_n_0_[18] ;
  wire \t_V_reg_207_reg_n_0_[19] ;
  wire \t_V_reg_207_reg_n_0_[1] ;
  wire \t_V_reg_207_reg_n_0_[20] ;
  wire \t_V_reg_207_reg_n_0_[21] ;
  wire \t_V_reg_207_reg_n_0_[22] ;
  wire \t_V_reg_207_reg_n_0_[23] ;
  wire \t_V_reg_207_reg_n_0_[24] ;
  wire \t_V_reg_207_reg_n_0_[25] ;
  wire \t_V_reg_207_reg_n_0_[26] ;
  wire \t_V_reg_207_reg_n_0_[27] ;
  wire \t_V_reg_207_reg_n_0_[28] ;
  wire \t_V_reg_207_reg_n_0_[29] ;
  wire \t_V_reg_207_reg_n_0_[2] ;
  wire \t_V_reg_207_reg_n_0_[30] ;
  wire \t_V_reg_207_reg_n_0_[31] ;
  wire \t_V_reg_207_reg_n_0_[3] ;
  wire \t_V_reg_207_reg_n_0_[4] ;
  wire \t_V_reg_207_reg_n_0_[5] ;
  wire \t_V_reg_207_reg_n_0_[6] ;
  wire \t_V_reg_207_reg_n_0_[7] ;
  wire \t_V_reg_207_reg_n_0_[8] ;
  wire \t_V_reg_207_reg_n_0_[9] ;
  wire tmp_user_V_fu_144;
  wire \tmp_user_V_fu_144[0]_i_1_n_0 ;
  wire [3:3]\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_4__1_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_8__0_O_UNCONNECTED ;
  wire [3:3]\NLW_axi_last_V_reg_335_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_335_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_335_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_axi_last_V_reg_335_reg[0]_i_7_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_321_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_321_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_int_isr_reg[0]_i_8_O_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_reg_312_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_218_reg[28]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_2 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_A));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 ),
        .Q(AXI_video_strm_V_data_V_1_payload_A[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 ),
        .Q(AXI_video_strm_V_data_V_1_payload_A[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ),
        .Q(AXI_video_strm_V_data_V_1_payload_A[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \AXI_video_strm_V_data_V_1_payload_B[23]_i_2 
       (.I0(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_load_B));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_payload_B_reg[15]_0 ),
        .Q(AXI_video_strm_V_data_V_1_payload_B[1]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_payload_B_reg[23]_0 ),
        .Q(AXI_video_strm_V_data_V_1_payload_B[2]),
        .R(1'b0));
  FDRE \AXI_video_strm_V_data_V_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_payload_B_reg[7]_0 ),
        .Q(AXI_video_strm_V_data_V_1_payload_B[0]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_rd_i_1
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_data_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_data_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_data_V_1_sel_wr),
        .O(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_data_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_data_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_data_V_1_state[0]_i_1 
       (.I0(out_r_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_data_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(AXI_video_strm_V_data_V_1_ack_in),
        .I2(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .I3(out_r_TREADY),
        .O(AXI_video_strm_V_data_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_data_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_data_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_data_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_data_V_1_state),
        .Q(AXI_video_strm_V_data_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(out_r_TREADY),
        .I3(out_r_TVALID),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \AXI_video_strm_V_dest_V_1_state[0]_i_2 
       (.I0(\exitcond_i_reg_326_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .O(Mat2AXIvideo_U0_img_data_stream_2_V_read));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_dest_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(out_r_TVALID),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_dest_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_dest_V_1_state[0]_i_1_n_0 ),
        .Q(out_r_TVALID),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_dest_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_dest_V_1_state),
        .Q(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_id_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(out_r_TREADY),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_id_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_id_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_id_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_id_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_id_V_1_state),
        .Q(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_keep_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(out_r_TREADY),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_keep_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_keep_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_keep_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_keep_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_keep_V_1_state),
        .Q(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_last_V_1_payload_A[0]_i_1 
       (.I0(axi_last_V_reg_335),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_A),
        .O(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_last_V_1_payload_B[0]_i_1 
       (.I0(axi_last_V_reg_335),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_last_V_1_sel_wr),
        .I4(AXI_video_strm_V_last_V_1_payload_B),
        .O(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_last_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_last_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_rd_i_1
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_last_V_1_sel),
        .O(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_last_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_last_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_last_V_1_sel_wr),
        .O(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_last_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_last_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_last_V_1_state[0]_i_1 
       (.I0(out_r_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_last_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(AXI_video_strm_V_last_V_1_ack_in),
        .I2(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .I3(out_r_TREADY),
        .O(AXI_video_strm_V_last_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_last_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_last_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_last_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_last_V_1_state),
        .Q(AXI_video_strm_V_last_V_1_ack_in),
        .R(SS));
  LUT5 #(
    .INIT(32'hDF880000)) 
    \AXI_video_strm_V_strb_V_1_state[0]_i_1 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(out_r_TREADY),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBFBB)) 
    \AXI_video_strm_V_strb_V_1_state[1]_i_1 
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .O(AXI_video_strm_V_strb_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_strb_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_strb_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_strb_V_1_state),
        .Q(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \AXI_video_strm_V_user_V_1_payload_A[0]_i_1 
       (.I0(tmp_user_V_fu_144),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_A),
        .O(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_A[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \AXI_video_strm_V_user_V_1_payload_B[0]_i_1 
       (.I0(tmp_user_V_fu_144),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_sel_wr),
        .I4(AXI_video_strm_V_user_V_1_payload_B),
        .O(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ));
  FDRE \AXI_video_strm_V_user_V_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_payload_B[0]_i_1_n_0 ),
        .Q(AXI_video_strm_V_user_V_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_rd_i_1
       (.I0(out_r_TREADY),
        .I1(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I2(AXI_video_strm_V_user_V_1_sel),
        .O(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_rd_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h78)) 
    AXI_video_strm_V_user_V_1_sel_wr_i_1
       (.I0(AXI_video_strm_V_user_V_1_ack_in),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_user_V_1_sel_wr),
        .O(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    AXI_video_strm_V_user_V_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_sel_wr_i_1_n_0),
        .Q(AXI_video_strm_V_user_V_1_sel_wr),
        .R(SS));
  LUT5 #(
    .INIT(32'hDFC00000)) 
    \AXI_video_strm_V_user_V_1_state[0]_i_1 
       (.I0(out_r_TREADY),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(AXI_video_strm_V_user_V_1_ack_in),
        .I3(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I4(ap_rst_n),
        .O(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hFF4F)) 
    \AXI_video_strm_V_user_V_1_state[1]_i_1 
       (.I0(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I1(AXI_video_strm_V_user_V_1_ack_in),
        .I2(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .I3(out_r_TREADY),
        .O(AXI_video_strm_V_user_V_1_state));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\AXI_video_strm_V_user_V_1_state[0]_i_1_n_0 ),
        .Q(\AXI_video_strm_V_user_V_1_state_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \AXI_video_strm_V_user_V_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXI_video_strm_V_user_V_1_state),
        .Q(AXI_video_strm_V_user_V_1_ack_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFF808080)) 
    \ap_CS_fsm[0]_i_1__8 
       (.I0(i_V_reg_3210),
        .I1(ap_CS_fsm_state2),
        .I2(CO),
        .I3(Q),
        .I4(\ap_CS_fsm_reg[0]_0 ),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'hEFEE)) 
    \ap_CS_fsm[1]_i_1__8 
       (.I0(ap_CS_fsm_state6),
        .I1(Mat2AXIvideo_U0_img_cols_V_read),
        .I2(i_V_reg_3210),
        .I3(ap_CS_fsm_state2),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'hA8FFA8A8A8A8A8A8)) 
    \ap_CS_fsm[2]_i_1__7 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\ap_CS_fsm[2]_i_3_n_0 ),
        .I3(CO),
        .I4(i_V_reg_3210),
        .I5(ap_CS_fsm_state2),
        .O(ap_NS_fsm[2]));
  LUT5 #(
    .INIT(32'hAABABABA)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\ap_CS_fsm[2]_i_4__5_n_0 ),
        .I1(\exitcond_i_reg_326_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(dst_data_stream_0_V_empty_n),
        .I4(dst_data_stream_1_V_empty_n),
        .O(ap_block_pp0_stage0_subdone));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hAABF)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_enable_reg_pp0_iter2_reg_n_0),
        .O(\ap_CS_fsm[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h040404040FFF0404)) 
    \ap_CS_fsm[2]_i_4__5 
       (.I0(exitcond_i_reg_326_pp0_iter1_reg),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(dst_data_stream_2_V_empty_n),
        .I4(ap_enable_reg_pp0_iter1_reg_n_0),
        .I5(\exitcond_i_reg_326_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_4__5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_10__0 
       (.I0(t_V_3_reg_218_reg[18]),
        .I1(cols_V_reg_307[18]),
        .I2(t_V_3_reg_218_reg[19]),
        .I3(cols_V_reg_307[19]),
        .I4(cols_V_reg_307[20]),
        .I5(t_V_3_reg_218_reg[20]),
        .O(\ap_CS_fsm[3]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_11__0 
       (.I0(t_V_3_reg_218_reg[15]),
        .I1(cols_V_reg_307[15]),
        .I2(t_V_3_reg_218_reg[16]),
        .I3(cols_V_reg_307[16]),
        .I4(cols_V_reg_307[17]),
        .I5(t_V_3_reg_218_reg[17]),
        .O(\ap_CS_fsm[3]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_12__0 
       (.I0(t_V_3_reg_218_reg[12]),
        .I1(cols_V_reg_307[12]),
        .I2(t_V_3_reg_218_reg[13]),
        .I3(cols_V_reg_307[13]),
        .I4(cols_V_reg_307[14]),
        .I5(t_V_3_reg_218_reg[14]),
        .O(\ap_CS_fsm[3]_i_12__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_13__0 
       (.I0(t_V_3_reg_218_reg[9]),
        .I1(cols_V_reg_307[9]),
        .I2(t_V_3_reg_218_reg[10]),
        .I3(cols_V_reg_307[10]),
        .I4(cols_V_reg_307[11]),
        .I5(t_V_3_reg_218_reg[11]),
        .O(\ap_CS_fsm[3]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_14__1 
       (.I0(t_V_3_reg_218_reg[6]),
        .I1(cols_V_reg_307[6]),
        .I2(t_V_3_reg_218_reg[7]),
        .I3(cols_V_reg_307[7]),
        .I4(cols_V_reg_307[8]),
        .I5(t_V_3_reg_218_reg[8]),
        .O(\ap_CS_fsm[3]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_15__1 
       (.I0(t_V_3_reg_218_reg[3]),
        .I1(cols_V_reg_307[3]),
        .I2(t_V_3_reg_218_reg[4]),
        .I3(cols_V_reg_307[4]),
        .I4(cols_V_reg_307[5]),
        .I5(t_V_3_reg_218_reg[5]),
        .O(\ap_CS_fsm[3]_i_15__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_16__1 
       (.I0(t_V_3_reg_218_reg[0]),
        .I1(cols_V_reg_307[0]),
        .I2(t_V_3_reg_218_reg[1]),
        .I3(cols_V_reg_307[1]),
        .I4(cols_V_reg_307[2]),
        .I5(t_V_3_reg_218_reg[2]),
        .O(\ap_CS_fsm[3]_i_16__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h000000EA)) 
    \ap_CS_fsm[3]_i_1__8 
       (.I0(ap_enable_reg_pp0_iter2_reg_n_0),
        .I1(ap_condition_pp0_exit_iter0_state3),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT2 #(
    .INIT(4'hB)) 
    \ap_CS_fsm[3]_i_3__1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[3]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[3]_i_5__0 
       (.I0(t_V_3_reg_218_reg[30]),
        .I1(cols_V_reg_307[30]),
        .I2(cols_V_reg_307[31]),
        .I3(t_V_3_reg_218_reg[31]),
        .O(\ap_CS_fsm[3]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_6__1 
       (.I0(t_V_3_reg_218_reg[27]),
        .I1(cols_V_reg_307[27]),
        .I2(t_V_3_reg_218_reg[28]),
        .I3(cols_V_reg_307[28]),
        .I4(cols_V_reg_307[29]),
        .I5(t_V_3_reg_218_reg[29]),
        .O(\ap_CS_fsm[3]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_7__1 
       (.I0(t_V_3_reg_218_reg[24]),
        .I1(cols_V_reg_307[24]),
        .I2(t_V_3_reg_218_reg[25]),
        .I3(cols_V_reg_307[25]),
        .I4(cols_V_reg_307[26]),
        .I5(t_V_3_reg_218_reg[26]),
        .O(\ap_CS_fsm[3]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[3]_i_9__0 
       (.I0(t_V_3_reg_218_reg[21]),
        .I1(cols_V_reg_307[21]),
        .I2(t_V_3_reg_218_reg[22]),
        .I3(cols_V_reg_307[22]),
        .I4(cols_V_reg_307[23]),
        .I5(t_V_3_reg_218_reg[23]),
        .O(\ap_CS_fsm[3]_i_9__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state6),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[3]_i_2__1 
       (.CI(\ap_CS_fsm_reg[3]_i_4__1_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[3]_i_2__1_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\ap_CS_fsm_reg[3]_i_2__1_n_2 ,\ap_CS_fsm_reg[3]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2__1_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[3]_i_5__0_n_0 ,\ap_CS_fsm[3]_i_6__1_n_0 ,\ap_CS_fsm[3]_i_7__1_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_4__1 
       (.CI(\ap_CS_fsm_reg[3]_i_8__0_n_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_4__1_n_0 ,\ap_CS_fsm_reg[3]_i_4__1_n_1 ,\ap_CS_fsm_reg[3]_i_4__1_n_2 ,\ap_CS_fsm_reg[3]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_4__1_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_9__0_n_0 ,\ap_CS_fsm[3]_i_10__0_n_0 ,\ap_CS_fsm[3]_i_11__0_n_0 ,\ap_CS_fsm[3]_i_12__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_8__0_n_0 ,\ap_CS_fsm_reg[3]_i_8__0_n_1 ,\ap_CS_fsm_reg[3]_i_8__0_n_2 ,\ap_CS_fsm_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_13__0_n_0 ,\ap_CS_fsm[3]_i_14__1_n_0 ,\ap_CS_fsm[3]_i_15__1_n_0 ,\ap_CS_fsm[3]_i_16__1_n_0 }));
  LUT6 #(
    .INIT(64'h88A888A8000088A8)) 
    ap_enable_reg_pp0_iter0_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(i_V_reg_3210),
        .I3(CO),
        .I4(ap_condition_pp0_exit_iter0_state3),
        .I5(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .O(ap_enable_reg_pp0_iter0_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__7_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h888800A0)) 
    ap_enable_reg_pp0_iter1_i_1__7
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__7_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h88A000A088A088A0)) 
    ap_enable_reg_pp0_iter2_i_1__3
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter2_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(CO),
        .I5(i_V_reg_3210),
        .O(ap_enable_reg_pp0_iter2_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter2_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'hABA8)) 
    \axi_last_V_reg_335[0]_i_1 
       (.I0(axi_last_V_reg_335),
        .I1(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(axi_last_V_fu_270_p2),
        .O(\axi_last_V_reg_335[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_10 
       (.I0(t_V_3_reg_218_reg[15]),
        .I1(ret_V_reg_312[15]),
        .I2(ret_V_reg_312[16]),
        .I3(t_V_3_reg_218_reg[16]),
        .I4(t_V_3_reg_218_reg[17]),
        .I5(ret_V_reg_312[17]),
        .O(\axi_last_V_reg_335[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_11 
       (.I0(t_V_3_reg_218_reg[12]),
        .I1(ret_V_reg_312[12]),
        .I2(ret_V_reg_312[13]),
        .I3(t_V_3_reg_218_reg[13]),
        .I4(t_V_3_reg_218_reg[14]),
        .I5(ret_V_reg_312[14]),
        .O(\axi_last_V_reg_335[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_12 
       (.I0(t_V_3_reg_218_reg[9]),
        .I1(ret_V_reg_312[9]),
        .I2(ret_V_reg_312[10]),
        .I3(t_V_3_reg_218_reg[10]),
        .I4(t_V_3_reg_218_reg[11]),
        .I5(ret_V_reg_312[11]),
        .O(\axi_last_V_reg_335[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_13 
       (.I0(t_V_3_reg_218_reg[6]),
        .I1(ret_V_reg_312[6]),
        .I2(ret_V_reg_312[7]),
        .I3(t_V_3_reg_218_reg[7]),
        .I4(t_V_3_reg_218_reg[8]),
        .I5(ret_V_reg_312[8]),
        .O(\axi_last_V_reg_335[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_14 
       (.I0(t_V_3_reg_218_reg[3]),
        .I1(ret_V_reg_312[3]),
        .I2(ret_V_reg_312[4]),
        .I3(t_V_3_reg_218_reg[4]),
        .I4(t_V_3_reg_218_reg[5]),
        .I5(ret_V_reg_312[5]),
        .O(\axi_last_V_reg_335[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_15 
       (.I0(t_V_3_reg_218_reg[0]),
        .I1(ret_V_reg_312[0]),
        .I2(ret_V_reg_312[1]),
        .I3(t_V_3_reg_218_reg[1]),
        .I4(t_V_3_reg_218_reg[2]),
        .I5(ret_V_reg_312[2]),
        .O(\axi_last_V_reg_335[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h41000041)) 
    \axi_last_V_reg_335[0]_i_4 
       (.I0(ret_V_reg_312[32]),
        .I1(ret_V_reg_312[30]),
        .I2(t_V_3_reg_218_reg[30]),
        .I3(t_V_3_reg_218_reg[31]),
        .I4(ret_V_reg_312[31]),
        .O(\axi_last_V_reg_335[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_5 
       (.I0(t_V_3_reg_218_reg[27]),
        .I1(ret_V_reg_312[27]),
        .I2(ret_V_reg_312[28]),
        .I3(t_V_3_reg_218_reg[28]),
        .I4(t_V_3_reg_218_reg[29]),
        .I5(ret_V_reg_312[29]),
        .O(\axi_last_V_reg_335[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_6 
       (.I0(t_V_3_reg_218_reg[24]),
        .I1(ret_V_reg_312[24]),
        .I2(ret_V_reg_312[25]),
        .I3(t_V_3_reg_218_reg[25]),
        .I4(t_V_3_reg_218_reg[26]),
        .I5(ret_V_reg_312[26]),
        .O(\axi_last_V_reg_335[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_8 
       (.I0(t_V_3_reg_218_reg[21]),
        .I1(ret_V_reg_312[21]),
        .I2(ret_V_reg_312[22]),
        .I3(t_V_3_reg_218_reg[22]),
        .I4(t_V_3_reg_218_reg[23]),
        .I5(ret_V_reg_312[23]),
        .O(\axi_last_V_reg_335[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \axi_last_V_reg_335[0]_i_9 
       (.I0(t_V_3_reg_218_reg[18]),
        .I1(ret_V_reg_312[18]),
        .I2(ret_V_reg_312[19]),
        .I3(t_V_3_reg_218_reg[19]),
        .I4(t_V_3_reg_218_reg[20]),
        .I5(ret_V_reg_312[20]),
        .O(\axi_last_V_reg_335[0]_i_9_n_0 ));
  FDRE \axi_last_V_reg_335_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_V_reg_335[0]_i_1_n_0 ),
        .Q(axi_last_V_reg_335),
        .R(1'b0));
  CARRY4 \axi_last_V_reg_335_reg[0]_i_2 
       (.CI(\axi_last_V_reg_335_reg[0]_i_3_n_0 ),
        .CO({\NLW_axi_last_V_reg_335_reg[0]_i_2_CO_UNCONNECTED [3],axi_last_V_fu_270_p2,\axi_last_V_reg_335_reg[0]_i_2_n_2 ,\axi_last_V_reg_335_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_335_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,\axi_last_V_reg_335[0]_i_4_n_0 ,\axi_last_V_reg_335[0]_i_5_n_0 ,\axi_last_V_reg_335[0]_i_6_n_0 }));
  CARRY4 \axi_last_V_reg_335_reg[0]_i_3 
       (.CI(\axi_last_V_reg_335_reg[0]_i_7_n_0 ),
        .CO({\axi_last_V_reg_335_reg[0]_i_3_n_0 ,\axi_last_V_reg_335_reg[0]_i_3_n_1 ,\axi_last_V_reg_335_reg[0]_i_3_n_2 ,\axi_last_V_reg_335_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_335_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_335[0]_i_8_n_0 ,\axi_last_V_reg_335[0]_i_9_n_0 ,\axi_last_V_reg_335[0]_i_10_n_0 ,\axi_last_V_reg_335[0]_i_11_n_0 }));
  CARRY4 \axi_last_V_reg_335_reg[0]_i_7 
       (.CI(1'b0),
        .CO({\axi_last_V_reg_335_reg[0]_i_7_n_0 ,\axi_last_V_reg_335_reg[0]_i_7_n_1 ,\axi_last_V_reg_335_reg[0]_i_7_n_2 ,\axi_last_V_reg_335_reg[0]_i_7_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_axi_last_V_reg_335_reg[0]_i_7_O_UNCONNECTED [3:0]),
        .S({\axi_last_V_reg_335[0]_i_12_n_0 ,\axi_last_V_reg_335[0]_i_13_n_0 ,\axi_last_V_reg_335[0]_i_14_n_0 ,\axi_last_V_reg_335[0]_i_15_n_0 }));
  LUT4 #(
    .INIT(16'h8000)) 
    \cols_V_reg_307[31]_i_1 
       (.I0(Q),
        .I1(dst_cols_V_c_empty_n),
        .I2(dst_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .O(Mat2AXIvideo_U0_img_cols_V_read));
  FDRE \cols_V_reg_307_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[0]),
        .Q(cols_V_reg_307[0]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[10]),
        .Q(cols_V_reg_307[10]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[11]),
        .Q(cols_V_reg_307[11]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[12]),
        .Q(cols_V_reg_307[12]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[13]),
        .Q(cols_V_reg_307[13]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[14]),
        .Q(cols_V_reg_307[14]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[15]),
        .Q(cols_V_reg_307[15]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[16]),
        .Q(cols_V_reg_307[16]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[17]),
        .Q(cols_V_reg_307[17]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[18]),
        .Q(cols_V_reg_307[18]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[19]),
        .Q(cols_V_reg_307[19]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[1]),
        .Q(cols_V_reg_307[1]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[20]),
        .Q(cols_V_reg_307[20]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[21]),
        .Q(cols_V_reg_307[21]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[22]),
        .Q(cols_V_reg_307[22]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[23]),
        .Q(cols_V_reg_307[23]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[24]),
        .Q(cols_V_reg_307[24]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[25]),
        .Q(cols_V_reg_307[25]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[26]),
        .Q(cols_V_reg_307[26]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[27]),
        .Q(cols_V_reg_307[27]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[28]),
        .Q(cols_V_reg_307[28]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[29]),
        .Q(cols_V_reg_307[29]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[2]),
        .Q(cols_V_reg_307[2]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[30]),
        .Q(cols_V_reg_307[30]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[31]),
        .Q(cols_V_reg_307[31]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[3]),
        .Q(cols_V_reg_307[3]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[4]),
        .Q(cols_V_reg_307[4]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[5]),
        .Q(cols_V_reg_307[5]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[6]),
        .Q(cols_V_reg_307[6]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[7]),
        .Q(cols_V_reg_307[7]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[8]),
        .Q(cols_V_reg_307[8]),
        .R(1'b0));
  FDRE \cols_V_reg_307_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(if_dout[9]),
        .Q(cols_V_reg_307[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_i_reg_326[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I2(\exitcond_i_reg_326_reg_n_0_[0] ),
        .O(\exitcond_i_reg_326[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    \exitcond_i_reg_326_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_326_reg_n_0_[0] ),
        .I1(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I2(exitcond_i_reg_326_pp0_iter1_reg),
        .O(\exitcond_i_reg_326_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_326_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_326_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_326_pp0_iter1_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_326_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_326[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_326_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_321[0]_i_1 
       (.I0(\t_V_reg_207_reg_n_0_[0] ),
        .O(i_V_fu_249_p2[0]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_V_reg_321[31]_i_1 
       (.I0(\AXI_video_strm_V_id_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_dest_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_data_V_1_ack_in),
        .I3(ap_CS_fsm_state2),
        .I4(\i_V_reg_321[31]_i_3_n_0 ),
        .O(i_V_reg_3210));
  LUT4 #(
    .INIT(16'h8000)) 
    \i_V_reg_321[31]_i_3 
       (.I0(\AXI_video_strm_V_strb_V_1_state_reg_n_0_[1] ),
        .I1(\AXI_video_strm_V_keep_V_1_state_reg_n_0_[1] ),
        .I2(AXI_video_strm_V_last_V_1_ack_in),
        .I3(AXI_video_strm_V_user_V_1_ack_in),
        .O(\i_V_reg_321[31]_i_3_n_0 ));
  FDRE \i_V_reg_321_reg[0] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[0]),
        .Q(i_V_reg_321[0]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[10] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[10]),
        .Q(i_V_reg_321[10]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[11] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[11]),
        .Q(i_V_reg_321[11]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[12] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[12]),
        .Q(i_V_reg_321[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_321_reg[12]_i_1 
       (.CI(\i_V_reg_321_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_321_reg[12]_i_1_n_0 ,\i_V_reg_321_reg[12]_i_1_n_1 ,\i_V_reg_321_reg[12]_i_1_n_2 ,\i_V_reg_321_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[12:9]),
        .S({\t_V_reg_207_reg_n_0_[12] ,\t_V_reg_207_reg_n_0_[11] ,\t_V_reg_207_reg_n_0_[10] ,\t_V_reg_207_reg_n_0_[9] }));
  FDRE \i_V_reg_321_reg[13] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[13]),
        .Q(i_V_reg_321[13]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[14] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[14]),
        .Q(i_V_reg_321[14]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[15] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[15]),
        .Q(i_V_reg_321[15]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[16] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[16]),
        .Q(i_V_reg_321[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_321_reg[16]_i_1 
       (.CI(\i_V_reg_321_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_321_reg[16]_i_1_n_0 ,\i_V_reg_321_reg[16]_i_1_n_1 ,\i_V_reg_321_reg[16]_i_1_n_2 ,\i_V_reg_321_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[16:13]),
        .S({\t_V_reg_207_reg_n_0_[16] ,\t_V_reg_207_reg_n_0_[15] ,\t_V_reg_207_reg_n_0_[14] ,\t_V_reg_207_reg_n_0_[13] }));
  FDRE \i_V_reg_321_reg[17] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[17]),
        .Q(i_V_reg_321[17]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[18] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[18]),
        .Q(i_V_reg_321[18]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[19] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[19]),
        .Q(i_V_reg_321[19]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[1] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[1]),
        .Q(i_V_reg_321[1]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[20] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[20]),
        .Q(i_V_reg_321[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_321_reg[20]_i_1 
       (.CI(\i_V_reg_321_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_321_reg[20]_i_1_n_0 ,\i_V_reg_321_reg[20]_i_1_n_1 ,\i_V_reg_321_reg[20]_i_1_n_2 ,\i_V_reg_321_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[20:17]),
        .S({\t_V_reg_207_reg_n_0_[20] ,\t_V_reg_207_reg_n_0_[19] ,\t_V_reg_207_reg_n_0_[18] ,\t_V_reg_207_reg_n_0_[17] }));
  FDRE \i_V_reg_321_reg[21] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[21]),
        .Q(i_V_reg_321[21]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[22] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[22]),
        .Q(i_V_reg_321[22]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[23] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[23]),
        .Q(i_V_reg_321[23]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[24] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[24]),
        .Q(i_V_reg_321[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_321_reg[24]_i_1 
       (.CI(\i_V_reg_321_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_321_reg[24]_i_1_n_0 ,\i_V_reg_321_reg[24]_i_1_n_1 ,\i_V_reg_321_reg[24]_i_1_n_2 ,\i_V_reg_321_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[24:21]),
        .S({\t_V_reg_207_reg_n_0_[24] ,\t_V_reg_207_reg_n_0_[23] ,\t_V_reg_207_reg_n_0_[22] ,\t_V_reg_207_reg_n_0_[21] }));
  FDRE \i_V_reg_321_reg[25] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[25]),
        .Q(i_V_reg_321[25]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[26] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[26]),
        .Q(i_V_reg_321[26]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[27] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[27]),
        .Q(i_V_reg_321[27]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[28] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[28]),
        .Q(i_V_reg_321[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_321_reg[28]_i_1 
       (.CI(\i_V_reg_321_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_321_reg[28]_i_1_n_0 ,\i_V_reg_321_reg[28]_i_1_n_1 ,\i_V_reg_321_reg[28]_i_1_n_2 ,\i_V_reg_321_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[28:25]),
        .S({\t_V_reg_207_reg_n_0_[28] ,\t_V_reg_207_reg_n_0_[27] ,\t_V_reg_207_reg_n_0_[26] ,\t_V_reg_207_reg_n_0_[25] }));
  FDRE \i_V_reg_321_reg[29] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[29]),
        .Q(i_V_reg_321[29]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[2] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[2]),
        .Q(i_V_reg_321[2]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[30] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[30]),
        .Q(i_V_reg_321[30]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[31] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[31]),
        .Q(i_V_reg_321[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_321_reg[31]_i_2 
       (.CI(\i_V_reg_321_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_321_reg[31]_i_2_CO_UNCONNECTED [3:2],\i_V_reg_321_reg[31]_i_2_n_2 ,\i_V_reg_321_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_321_reg[31]_i_2_O_UNCONNECTED [3],i_V_fu_249_p2[31:29]}),
        .S({1'b0,\t_V_reg_207_reg_n_0_[31] ,\t_V_reg_207_reg_n_0_[30] ,\t_V_reg_207_reg_n_0_[29] }));
  FDRE \i_V_reg_321_reg[3] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[3]),
        .Q(i_V_reg_321[3]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[4] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[4]),
        .Q(i_V_reg_321[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_321_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_321_reg[4]_i_1_n_0 ,\i_V_reg_321_reg[4]_i_1_n_1 ,\i_V_reg_321_reg[4]_i_1_n_2 ,\i_V_reg_321_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_207_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[4:1]),
        .S({\t_V_reg_207_reg_n_0_[4] ,\t_V_reg_207_reg_n_0_[3] ,\t_V_reg_207_reg_n_0_[2] ,\t_V_reg_207_reg_n_0_[1] }));
  FDRE \i_V_reg_321_reg[5] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[5]),
        .Q(i_V_reg_321[5]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[6] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[6]),
        .Q(i_V_reg_321[6]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[7] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[7]),
        .Q(i_V_reg_321[7]),
        .R(1'b0));
  FDRE \i_V_reg_321_reg[8] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[8]),
        .Q(i_V_reg_321[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_321_reg[8]_i_1 
       (.CI(\i_V_reg_321_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_321_reg[8]_i_1_n_0 ,\i_V_reg_321_reg[8]_i_1_n_1 ,\i_V_reg_321_reg[8]_i_1_n_2 ,\i_V_reg_321_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_249_p2[8:5]),
        .S({\t_V_reg_207_reg_n_0_[8] ,\t_V_reg_207_reg_n_0_[7] ,\t_V_reg_207_reg_n_0_[6] ,\t_V_reg_207_reg_n_0_[5] }));
  FDRE \i_V_reg_321_reg[9] 
       (.C(ap_clk),
        .CE(i_V_reg_3210),
        .D(i_V_fu_249_p2[9]),
        .Q(i_V_reg_321[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8FFFFFFF88888888)) 
    int_ap_done_i_1
       (.I0(CO),
        .I1(i_V_reg_3210),
        .I2(int_ap_done_reg),
        .I3(s_axi_AXILiteS_ARVALID),
        .I4(int_ap_done_reg_0),
        .I5(data0),
        .O(\FSM_onehot_rstate_reg[1] ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_10 
       (.I0(\t_V_reg_207_reg_n_0_[18] ),
        .I1(rows_V_reg_302[18]),
        .I2(\t_V_reg_207_reg_n_0_[19] ),
        .I3(rows_V_reg_302[19]),
        .I4(rows_V_reg_302[20]),
        .I5(\t_V_reg_207_reg_n_0_[20] ),
        .O(\int_isr[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_11 
       (.I0(\t_V_reg_207_reg_n_0_[15] ),
        .I1(rows_V_reg_302[15]),
        .I2(\t_V_reg_207_reg_n_0_[16] ),
        .I3(rows_V_reg_302[16]),
        .I4(rows_V_reg_302[17]),
        .I5(\t_V_reg_207_reg_n_0_[17] ),
        .O(\int_isr[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_12 
       (.I0(\t_V_reg_207_reg_n_0_[12] ),
        .I1(rows_V_reg_302[12]),
        .I2(\t_V_reg_207_reg_n_0_[13] ),
        .I3(rows_V_reg_302[13]),
        .I4(rows_V_reg_302[14]),
        .I5(\t_V_reg_207_reg_n_0_[14] ),
        .O(\int_isr[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_13 
       (.I0(\t_V_reg_207_reg_n_0_[9] ),
        .I1(rows_V_reg_302[9]),
        .I2(\t_V_reg_207_reg_n_0_[10] ),
        .I3(rows_V_reg_302[10]),
        .I4(rows_V_reg_302[11]),
        .I5(\t_V_reg_207_reg_n_0_[11] ),
        .O(\int_isr[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_14 
       (.I0(\t_V_reg_207_reg_n_0_[6] ),
        .I1(rows_V_reg_302[6]),
        .I2(\t_V_reg_207_reg_n_0_[7] ),
        .I3(rows_V_reg_302[7]),
        .I4(rows_V_reg_302[8]),
        .I5(\t_V_reg_207_reg_n_0_[8] ),
        .O(\int_isr[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_15 
       (.I0(\t_V_reg_207_reg_n_0_[3] ),
        .I1(rows_V_reg_302[3]),
        .I2(\t_V_reg_207_reg_n_0_[4] ),
        .I3(rows_V_reg_302[4]),
        .I4(rows_V_reg_302[5]),
        .I5(\t_V_reg_207_reg_n_0_[5] ),
        .O(\int_isr[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_16 
       (.I0(\t_V_reg_207_reg_n_0_[0] ),
        .I1(rows_V_reg_302[0]),
        .I2(\t_V_reg_207_reg_n_0_[1] ),
        .I3(rows_V_reg_302[1]),
        .I4(rows_V_reg_302[2]),
        .I5(\t_V_reg_207_reg_n_0_[2] ),
        .O(\int_isr[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \int_isr[0]_i_5 
       (.I0(\t_V_reg_207_reg_n_0_[30] ),
        .I1(rows_V_reg_302[30]),
        .I2(rows_V_reg_302[31]),
        .I3(\t_V_reg_207_reg_n_0_[31] ),
        .O(\int_isr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_6 
       (.I0(\t_V_reg_207_reg_n_0_[27] ),
        .I1(rows_V_reg_302[27]),
        .I2(\t_V_reg_207_reg_n_0_[28] ),
        .I3(rows_V_reg_302[28]),
        .I4(rows_V_reg_302[29]),
        .I5(\t_V_reg_207_reg_n_0_[29] ),
        .O(\int_isr[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_7 
       (.I0(\t_V_reg_207_reg_n_0_[24] ),
        .I1(rows_V_reg_302[24]),
        .I2(\t_V_reg_207_reg_n_0_[25] ),
        .I3(rows_V_reg_302[25]),
        .I4(rows_V_reg_302[26]),
        .I5(\t_V_reg_207_reg_n_0_[26] ),
        .O(\int_isr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \int_isr[0]_i_9 
       (.I0(\t_V_reg_207_reg_n_0_[21] ),
        .I1(rows_V_reg_302[21]),
        .I2(\t_V_reg_207_reg_n_0_[22] ),
        .I3(rows_V_reg_302[22]),
        .I4(rows_V_reg_302[23]),
        .I5(\t_V_reg_207_reg_n_0_[23] ),
        .O(\int_isr[0]_i_9_n_0 ));
  CARRY4 \int_isr_reg[0]_i_3 
       (.CI(\int_isr_reg[0]_i_4_n_0 ),
        .CO({\NLW_int_isr_reg[0]_i_3_CO_UNCONNECTED [3],CO,\int_isr_reg[0]_i_3_n_2 ,\int_isr_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\int_isr[0]_i_5_n_0 ,\int_isr[0]_i_6_n_0 ,\int_isr[0]_i_7_n_0 }));
  CARRY4 \int_isr_reg[0]_i_4 
       (.CI(\int_isr_reg[0]_i_8_n_0 ),
        .CO({\int_isr_reg[0]_i_4_n_0 ,\int_isr_reg[0]_i_4_n_1 ,\int_isr_reg[0]_i_4_n_2 ,\int_isr_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_9_n_0 ,\int_isr[0]_i_10_n_0 ,\int_isr[0]_i_11_n_0 ,\int_isr[0]_i_12_n_0 }));
  CARRY4 \int_isr_reg[0]_i_8 
       (.CI(1'b0),
        .CO({\int_isr_reg[0]_i_8_n_0 ,\int_isr_reg[0]_i_8_n_1 ,\int_isr_reg[0]_i_8_n_2 ,\int_isr_reg[0]_i_8_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_int_isr_reg[0]_i_8_O_UNCONNECTED [3:0]),
        .S({\int_isr[0]_i_13_n_0 ,\int_isr[0]_i_14_n_0 ,\int_isr[0]_i_15_n_0 ,\int_isr[0]_i_16_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_empty_n_i_2
       (.I0(i_V_reg_3210),
        .I1(CO),
        .O(Mat2AXIvideo_U0_ap_done));
  LUT3 #(
    .INIT(8'h7F)) 
    internal_full_n_i_3__10
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(CO),
        .I2(i_V_reg_3210),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[0]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[0]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[0]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[16]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[2]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[2]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    \out_r_TDATA[8]_INST_0 
       (.I0(AXI_video_strm_V_data_V_1_payload_B[1]),
        .I1(AXI_video_strm_V_data_V_1_payload_A[1]),
        .I2(AXI_video_strm_V_data_V_1_sel),
        .O(out_r_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_r_TLAST[0]_INST_0 
       (.I0(AXI_video_strm_V_last_V_1_payload_B),
        .I1(AXI_video_strm_V_last_V_1_sel),
        .I2(AXI_video_strm_V_last_V_1_payload_A),
        .O(out_r_TLAST));
  LUT3 #(
    .INIT(8'hB8)) 
    \out_r_TUSER[0]_INST_0 
       (.I0(AXI_video_strm_V_user_V_1_payload_B),
        .I1(AXI_video_strm_V_user_V_1_sel),
        .I2(AXI_video_strm_V_user_V_1_payload_A),
        .O(out_r_TUSER));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[0]_i_1 
       (.I0(if_dout[0]),
        .O(ret_V_fu_233_p2[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[12]_i_2 
       (.I0(if_dout[12]),
        .O(\ret_V_reg_312[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[12]_i_3 
       (.I0(if_dout[11]),
        .O(\ret_V_reg_312[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[12]_i_4 
       (.I0(if_dout[10]),
        .O(\ret_V_reg_312[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[12]_i_5 
       (.I0(if_dout[9]),
        .O(\ret_V_reg_312[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[16]_i_2 
       (.I0(if_dout[16]),
        .O(\ret_V_reg_312[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[16]_i_3 
       (.I0(if_dout[15]),
        .O(\ret_V_reg_312[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[16]_i_4 
       (.I0(if_dout[14]),
        .O(\ret_V_reg_312[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[16]_i_5 
       (.I0(if_dout[13]),
        .O(\ret_V_reg_312[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[20]_i_2 
       (.I0(if_dout[20]),
        .O(\ret_V_reg_312[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[20]_i_3 
       (.I0(if_dout[19]),
        .O(\ret_V_reg_312[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[20]_i_4 
       (.I0(if_dout[18]),
        .O(\ret_V_reg_312[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[20]_i_5 
       (.I0(if_dout[17]),
        .O(\ret_V_reg_312[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[24]_i_2 
       (.I0(if_dout[24]),
        .O(\ret_V_reg_312[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[24]_i_3 
       (.I0(if_dout[23]),
        .O(\ret_V_reg_312[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[24]_i_4 
       (.I0(if_dout[22]),
        .O(\ret_V_reg_312[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[24]_i_5 
       (.I0(if_dout[21]),
        .O(\ret_V_reg_312[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[28]_i_2 
       (.I0(if_dout[28]),
        .O(\ret_V_reg_312[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[28]_i_3 
       (.I0(if_dout[27]),
        .O(\ret_V_reg_312[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[28]_i_4 
       (.I0(if_dout[26]),
        .O(\ret_V_reg_312[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[28]_i_5 
       (.I0(if_dout[25]),
        .O(\ret_V_reg_312[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[32]_i_2 
       (.I0(if_dout[31]),
        .O(\ret_V_reg_312[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[32]_i_3 
       (.I0(if_dout[30]),
        .O(\ret_V_reg_312[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[32]_i_4 
       (.I0(if_dout[29]),
        .O(\ret_V_reg_312[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[4]_i_2 
       (.I0(if_dout[4]),
        .O(\ret_V_reg_312[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[4]_i_3 
       (.I0(if_dout[3]),
        .O(\ret_V_reg_312[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[4]_i_4 
       (.I0(if_dout[2]),
        .O(\ret_V_reg_312[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[4]_i_5 
       (.I0(if_dout[1]),
        .O(\ret_V_reg_312[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[8]_i_2 
       (.I0(if_dout[8]),
        .O(\ret_V_reg_312[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[8]_i_3 
       (.I0(if_dout[7]),
        .O(\ret_V_reg_312[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[8]_i_4 
       (.I0(if_dout[6]),
        .O(\ret_V_reg_312[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_312[8]_i_5 
       (.I0(if_dout[5]),
        .O(\ret_V_reg_312[8]_i_5_n_0 ));
  FDRE \ret_V_reg_312_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[0]),
        .Q(ret_V_reg_312[0]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[10]),
        .Q(ret_V_reg_312[10]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[11]),
        .Q(ret_V_reg_312[11]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[12]),
        .Q(ret_V_reg_312[12]),
        .R(1'b0));
  CARRY4 \ret_V_reg_312_reg[12]_i_1 
       (.CI(\ret_V_reg_312_reg[8]_i_1_n_0 ),
        .CO({\ret_V_reg_312_reg[12]_i_1_n_0 ,\ret_V_reg_312_reg[12]_i_1_n_1 ,\ret_V_reg_312_reg[12]_i_1_n_2 ,\ret_V_reg_312_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[12:9]),
        .O(ret_V_fu_233_p2[12:9]),
        .S({\ret_V_reg_312[12]_i_2_n_0 ,\ret_V_reg_312[12]_i_3_n_0 ,\ret_V_reg_312[12]_i_4_n_0 ,\ret_V_reg_312[12]_i_5_n_0 }));
  FDRE \ret_V_reg_312_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[13]),
        .Q(ret_V_reg_312[13]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[14]),
        .Q(ret_V_reg_312[14]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[15]),
        .Q(ret_V_reg_312[15]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[16]),
        .Q(ret_V_reg_312[16]),
        .R(1'b0));
  CARRY4 \ret_V_reg_312_reg[16]_i_1 
       (.CI(\ret_V_reg_312_reg[12]_i_1_n_0 ),
        .CO({\ret_V_reg_312_reg[16]_i_1_n_0 ,\ret_V_reg_312_reg[16]_i_1_n_1 ,\ret_V_reg_312_reg[16]_i_1_n_2 ,\ret_V_reg_312_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[16:13]),
        .O(ret_V_fu_233_p2[16:13]),
        .S({\ret_V_reg_312[16]_i_2_n_0 ,\ret_V_reg_312[16]_i_3_n_0 ,\ret_V_reg_312[16]_i_4_n_0 ,\ret_V_reg_312[16]_i_5_n_0 }));
  FDRE \ret_V_reg_312_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[17]),
        .Q(ret_V_reg_312[17]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[18]),
        .Q(ret_V_reg_312[18]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[19]),
        .Q(ret_V_reg_312[19]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[1]),
        .Q(ret_V_reg_312[1]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[20]),
        .Q(ret_V_reg_312[20]),
        .R(1'b0));
  CARRY4 \ret_V_reg_312_reg[20]_i_1 
       (.CI(\ret_V_reg_312_reg[16]_i_1_n_0 ),
        .CO({\ret_V_reg_312_reg[20]_i_1_n_0 ,\ret_V_reg_312_reg[20]_i_1_n_1 ,\ret_V_reg_312_reg[20]_i_1_n_2 ,\ret_V_reg_312_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[20:17]),
        .O(ret_V_fu_233_p2[20:17]),
        .S({\ret_V_reg_312[20]_i_2_n_0 ,\ret_V_reg_312[20]_i_3_n_0 ,\ret_V_reg_312[20]_i_4_n_0 ,\ret_V_reg_312[20]_i_5_n_0 }));
  FDRE \ret_V_reg_312_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[21]),
        .Q(ret_V_reg_312[21]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[22]),
        .Q(ret_V_reg_312[22]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[23]),
        .Q(ret_V_reg_312[23]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[24]),
        .Q(ret_V_reg_312[24]),
        .R(1'b0));
  CARRY4 \ret_V_reg_312_reg[24]_i_1 
       (.CI(\ret_V_reg_312_reg[20]_i_1_n_0 ),
        .CO({\ret_V_reg_312_reg[24]_i_1_n_0 ,\ret_V_reg_312_reg[24]_i_1_n_1 ,\ret_V_reg_312_reg[24]_i_1_n_2 ,\ret_V_reg_312_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[24:21]),
        .O(ret_V_fu_233_p2[24:21]),
        .S({\ret_V_reg_312[24]_i_2_n_0 ,\ret_V_reg_312[24]_i_3_n_0 ,\ret_V_reg_312[24]_i_4_n_0 ,\ret_V_reg_312[24]_i_5_n_0 }));
  FDRE \ret_V_reg_312_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[25]),
        .Q(ret_V_reg_312[25]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[26]),
        .Q(ret_V_reg_312[26]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[27]),
        .Q(ret_V_reg_312[27]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[28]),
        .Q(ret_V_reg_312[28]),
        .R(1'b0));
  CARRY4 \ret_V_reg_312_reg[28]_i_1 
       (.CI(\ret_V_reg_312_reg[24]_i_1_n_0 ),
        .CO({\ret_V_reg_312_reg[28]_i_1_n_0 ,\ret_V_reg_312_reg[28]_i_1_n_1 ,\ret_V_reg_312_reg[28]_i_1_n_2 ,\ret_V_reg_312_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[28:25]),
        .O(ret_V_fu_233_p2[28:25]),
        .S({\ret_V_reg_312[28]_i_2_n_0 ,\ret_V_reg_312[28]_i_3_n_0 ,\ret_V_reg_312[28]_i_4_n_0 ,\ret_V_reg_312[28]_i_5_n_0 }));
  FDRE \ret_V_reg_312_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[29]),
        .Q(ret_V_reg_312[29]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[2]),
        .Q(ret_V_reg_312[2]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[30]),
        .Q(ret_V_reg_312[30]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[31]),
        .Q(ret_V_reg_312[31]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[32] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[32]),
        .Q(ret_V_reg_312[32]),
        .R(1'b0));
  CARRY4 \ret_V_reg_312_reg[32]_i_1 
       (.CI(\ret_V_reg_312_reg[28]_i_1_n_0 ),
        .CO({\NLW_ret_V_reg_312_reg[32]_i_1_CO_UNCONNECTED [3],\ret_V_reg_312_reg[32]_i_1_n_1 ,\ret_V_reg_312_reg[32]_i_1_n_2 ,\ret_V_reg_312_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,if_dout[31:29]}),
        .O(ret_V_fu_233_p2[32:29]),
        .S({1'b1,\ret_V_reg_312[32]_i_2_n_0 ,\ret_V_reg_312[32]_i_3_n_0 ,\ret_V_reg_312[32]_i_4_n_0 }));
  FDRE \ret_V_reg_312_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[3]),
        .Q(ret_V_reg_312[3]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[4]),
        .Q(ret_V_reg_312[4]),
        .R(1'b0));
  CARRY4 \ret_V_reg_312_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_reg_312_reg[4]_i_1_n_0 ,\ret_V_reg_312_reg[4]_i_1_n_1 ,\ret_V_reg_312_reg[4]_i_1_n_2 ,\ret_V_reg_312_reg[4]_i_1_n_3 }),
        .CYINIT(if_dout[0]),
        .DI(if_dout[4:1]),
        .O(ret_V_fu_233_p2[4:1]),
        .S({\ret_V_reg_312[4]_i_2_n_0 ,\ret_V_reg_312[4]_i_3_n_0 ,\ret_V_reg_312[4]_i_4_n_0 ,\ret_V_reg_312[4]_i_5_n_0 }));
  FDRE \ret_V_reg_312_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[5]),
        .Q(ret_V_reg_312[5]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[6]),
        .Q(ret_V_reg_312[6]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[7]),
        .Q(ret_V_reg_312[7]),
        .R(1'b0));
  FDRE \ret_V_reg_312_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[8]),
        .Q(ret_V_reg_312[8]),
        .R(1'b0));
  CARRY4 \ret_V_reg_312_reg[8]_i_1 
       (.CI(\ret_V_reg_312_reg[4]_i_1_n_0 ),
        .CO({\ret_V_reg_312_reg[8]_i_1_n_0 ,\ret_V_reg_312_reg[8]_i_1_n_1 ,\ret_V_reg_312_reg[8]_i_1_n_2 ,\ret_V_reg_312_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(if_dout[8:5]),
        .O(ret_V_fu_233_p2[8:5]),
        .S({\ret_V_reg_312[8]_i_2_n_0 ,\ret_V_reg_312[8]_i_3_n_0 ,\ret_V_reg_312[8]_i_4_n_0 ,\ret_V_reg_312[8]_i_5_n_0 }));
  FDRE \ret_V_reg_312_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(ret_V_fu_233_p2[9]),
        .Q(ret_V_reg_312[9]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[0] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [0]),
        .Q(rows_V_reg_302[0]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[10] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [10]),
        .Q(rows_V_reg_302[10]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[11] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [11]),
        .Q(rows_V_reg_302[11]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[12] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [12]),
        .Q(rows_V_reg_302[12]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[13] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [13]),
        .Q(rows_V_reg_302[13]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[14] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [14]),
        .Q(rows_V_reg_302[14]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[15] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [15]),
        .Q(rows_V_reg_302[15]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[16] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [16]),
        .Q(rows_V_reg_302[16]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[17] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [17]),
        .Q(rows_V_reg_302[17]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[18] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [18]),
        .Q(rows_V_reg_302[18]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[19] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [19]),
        .Q(rows_V_reg_302[19]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[1] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [1]),
        .Q(rows_V_reg_302[1]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[20] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [20]),
        .Q(rows_V_reg_302[20]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[21] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [21]),
        .Q(rows_V_reg_302[21]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[22] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [22]),
        .Q(rows_V_reg_302[22]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[23] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [23]),
        .Q(rows_V_reg_302[23]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[24] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [24]),
        .Q(rows_V_reg_302[24]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[25] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [25]),
        .Q(rows_V_reg_302[25]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[26] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [26]),
        .Q(rows_V_reg_302[26]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[27] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [27]),
        .Q(rows_V_reg_302[27]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[28] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [28]),
        .Q(rows_V_reg_302[28]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[29] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [29]),
        .Q(rows_V_reg_302[29]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[2] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [2]),
        .Q(rows_V_reg_302[2]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[30] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [30]),
        .Q(rows_V_reg_302[30]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[31] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [31]),
        .Q(rows_V_reg_302[31]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[3] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [3]),
        .Q(rows_V_reg_302[3]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[4] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [4]),
        .Q(rows_V_reg_302[4]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[5] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [5]),
        .Q(rows_V_reg_302[5]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[6] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [6]),
        .Q(rows_V_reg_302[6]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[7] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [7]),
        .Q(rows_V_reg_302[7]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[8] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [8]),
        .Q(rows_V_reg_302[8]),
        .R(1'b0));
  FDRE \rows_V_reg_302_reg[9] 
       (.C(ap_clk),
        .CE(Mat2AXIvideo_U0_img_cols_V_read),
        .D(\rows_V_reg_302_reg[31]_0 [9]),
        .Q(rows_V_reg_302[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000FD00)) 
    \t_V_3_reg_218[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(i_V_reg_3210),
        .I4(CO),
        .O(t_V_3_reg_218));
  LUT3 #(
    .INIT(8'h02)) 
    \t_V_3_reg_218[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(\ap_CS_fsm[3]_i_3__1_n_0 ),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .O(t_V_3_reg_2180));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_218[0]_i_4 
       (.I0(t_V_3_reg_218_reg[0]),
        .O(\t_V_3_reg_218[0]_i_4_n_0 ));
  FDRE \t_V_3_reg_218_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[0]_i_3_n_7 ),
        .Q(t_V_3_reg_218_reg[0]),
        .R(t_V_3_reg_218));
  CARRY4 \t_V_3_reg_218_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_218_reg[0]_i_3_n_0 ,\t_V_3_reg_218_reg[0]_i_3_n_1 ,\t_V_3_reg_218_reg[0]_i_3_n_2 ,\t_V_3_reg_218_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_218_reg[0]_i_3_n_4 ,\t_V_3_reg_218_reg[0]_i_3_n_5 ,\t_V_3_reg_218_reg[0]_i_3_n_6 ,\t_V_3_reg_218_reg[0]_i_3_n_7 }),
        .S({t_V_3_reg_218_reg[3:1],\t_V_3_reg_218[0]_i_4_n_0 }));
  FDRE \t_V_3_reg_218_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[8]_i_1_n_5 ),
        .Q(t_V_3_reg_218_reg[10]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[11] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[8]_i_1_n_4 ),
        .Q(t_V_3_reg_218_reg[11]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[12] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[12]_i_1_n_7 ),
        .Q(t_V_3_reg_218_reg[12]),
        .R(t_V_3_reg_218));
  CARRY4 \t_V_3_reg_218_reg[12]_i_1 
       (.CI(\t_V_3_reg_218_reg[8]_i_1_n_0 ),
        .CO({\t_V_3_reg_218_reg[12]_i_1_n_0 ,\t_V_3_reg_218_reg[12]_i_1_n_1 ,\t_V_3_reg_218_reg[12]_i_1_n_2 ,\t_V_3_reg_218_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_218_reg[12]_i_1_n_4 ,\t_V_3_reg_218_reg[12]_i_1_n_5 ,\t_V_3_reg_218_reg[12]_i_1_n_6 ,\t_V_3_reg_218_reg[12]_i_1_n_7 }),
        .S(t_V_3_reg_218_reg[15:12]));
  FDRE \t_V_3_reg_218_reg[13] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[12]_i_1_n_6 ),
        .Q(t_V_3_reg_218_reg[13]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[14] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[12]_i_1_n_5 ),
        .Q(t_V_3_reg_218_reg[14]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[15] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[12]_i_1_n_4 ),
        .Q(t_V_3_reg_218_reg[15]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[16] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[16]_i_1_n_7 ),
        .Q(t_V_3_reg_218_reg[16]),
        .R(t_V_3_reg_218));
  CARRY4 \t_V_3_reg_218_reg[16]_i_1 
       (.CI(\t_V_3_reg_218_reg[12]_i_1_n_0 ),
        .CO({\t_V_3_reg_218_reg[16]_i_1_n_0 ,\t_V_3_reg_218_reg[16]_i_1_n_1 ,\t_V_3_reg_218_reg[16]_i_1_n_2 ,\t_V_3_reg_218_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_218_reg[16]_i_1_n_4 ,\t_V_3_reg_218_reg[16]_i_1_n_5 ,\t_V_3_reg_218_reg[16]_i_1_n_6 ,\t_V_3_reg_218_reg[16]_i_1_n_7 }),
        .S(t_V_3_reg_218_reg[19:16]));
  FDRE \t_V_3_reg_218_reg[17] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[16]_i_1_n_6 ),
        .Q(t_V_3_reg_218_reg[17]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[18] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[16]_i_1_n_5 ),
        .Q(t_V_3_reg_218_reg[18]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[19] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[16]_i_1_n_4 ),
        .Q(t_V_3_reg_218_reg[19]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[0]_i_3_n_6 ),
        .Q(t_V_3_reg_218_reg[1]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[20] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[20]_i_1_n_7 ),
        .Q(t_V_3_reg_218_reg[20]),
        .R(t_V_3_reg_218));
  CARRY4 \t_V_3_reg_218_reg[20]_i_1 
       (.CI(\t_V_3_reg_218_reg[16]_i_1_n_0 ),
        .CO({\t_V_3_reg_218_reg[20]_i_1_n_0 ,\t_V_3_reg_218_reg[20]_i_1_n_1 ,\t_V_3_reg_218_reg[20]_i_1_n_2 ,\t_V_3_reg_218_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_218_reg[20]_i_1_n_4 ,\t_V_3_reg_218_reg[20]_i_1_n_5 ,\t_V_3_reg_218_reg[20]_i_1_n_6 ,\t_V_3_reg_218_reg[20]_i_1_n_7 }),
        .S(t_V_3_reg_218_reg[23:20]));
  FDRE \t_V_3_reg_218_reg[21] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[20]_i_1_n_6 ),
        .Q(t_V_3_reg_218_reg[21]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[22] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[20]_i_1_n_5 ),
        .Q(t_V_3_reg_218_reg[22]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[23] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[20]_i_1_n_4 ),
        .Q(t_V_3_reg_218_reg[23]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[24] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[24]_i_1_n_7 ),
        .Q(t_V_3_reg_218_reg[24]),
        .R(t_V_3_reg_218));
  CARRY4 \t_V_3_reg_218_reg[24]_i_1 
       (.CI(\t_V_3_reg_218_reg[20]_i_1_n_0 ),
        .CO({\t_V_3_reg_218_reg[24]_i_1_n_0 ,\t_V_3_reg_218_reg[24]_i_1_n_1 ,\t_V_3_reg_218_reg[24]_i_1_n_2 ,\t_V_3_reg_218_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_218_reg[24]_i_1_n_4 ,\t_V_3_reg_218_reg[24]_i_1_n_5 ,\t_V_3_reg_218_reg[24]_i_1_n_6 ,\t_V_3_reg_218_reg[24]_i_1_n_7 }),
        .S(t_V_3_reg_218_reg[27:24]));
  FDRE \t_V_3_reg_218_reg[25] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[24]_i_1_n_6 ),
        .Q(t_V_3_reg_218_reg[25]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[26] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[24]_i_1_n_5 ),
        .Q(t_V_3_reg_218_reg[26]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[27] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[24]_i_1_n_4 ),
        .Q(t_V_3_reg_218_reg[27]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[28] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[28]_i_1_n_7 ),
        .Q(t_V_3_reg_218_reg[28]),
        .R(t_V_3_reg_218));
  CARRY4 \t_V_3_reg_218_reg[28]_i_1 
       (.CI(\t_V_3_reg_218_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_218_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_218_reg[28]_i_1_n_1 ,\t_V_3_reg_218_reg[28]_i_1_n_2 ,\t_V_3_reg_218_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_218_reg[28]_i_1_n_4 ,\t_V_3_reg_218_reg[28]_i_1_n_5 ,\t_V_3_reg_218_reg[28]_i_1_n_6 ,\t_V_3_reg_218_reg[28]_i_1_n_7 }),
        .S(t_V_3_reg_218_reg[31:28]));
  FDRE \t_V_3_reg_218_reg[29] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[28]_i_1_n_6 ),
        .Q(t_V_3_reg_218_reg[29]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[0]_i_3_n_5 ),
        .Q(t_V_3_reg_218_reg[2]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[30] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[28]_i_1_n_5 ),
        .Q(t_V_3_reg_218_reg[30]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[31] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[28]_i_1_n_4 ),
        .Q(t_V_3_reg_218_reg[31]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[0]_i_3_n_4 ),
        .Q(t_V_3_reg_218_reg[3]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[4]_i_1_n_7 ),
        .Q(t_V_3_reg_218_reg[4]),
        .R(t_V_3_reg_218));
  CARRY4 \t_V_3_reg_218_reg[4]_i_1 
       (.CI(\t_V_3_reg_218_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_218_reg[4]_i_1_n_0 ,\t_V_3_reg_218_reg[4]_i_1_n_1 ,\t_V_3_reg_218_reg[4]_i_1_n_2 ,\t_V_3_reg_218_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_218_reg[4]_i_1_n_4 ,\t_V_3_reg_218_reg[4]_i_1_n_5 ,\t_V_3_reg_218_reg[4]_i_1_n_6 ,\t_V_3_reg_218_reg[4]_i_1_n_7 }),
        .S(t_V_3_reg_218_reg[7:4]));
  FDRE \t_V_3_reg_218_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[4]_i_1_n_6 ),
        .Q(t_V_3_reg_218_reg[5]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[4]_i_1_n_5 ),
        .Q(t_V_3_reg_218_reg[6]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[4]_i_1_n_4 ),
        .Q(t_V_3_reg_218_reg[7]),
        .R(t_V_3_reg_218));
  FDRE \t_V_3_reg_218_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[8]_i_1_n_7 ),
        .Q(t_V_3_reg_218_reg[8]),
        .R(t_V_3_reg_218));
  CARRY4 \t_V_3_reg_218_reg[8]_i_1 
       (.CI(\t_V_3_reg_218_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_218_reg[8]_i_1_n_0 ,\t_V_3_reg_218_reg[8]_i_1_n_1 ,\t_V_3_reg_218_reg[8]_i_1_n_2 ,\t_V_3_reg_218_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_218_reg[8]_i_1_n_4 ,\t_V_3_reg_218_reg[8]_i_1_n_5 ,\t_V_3_reg_218_reg[8]_i_1_n_6 ,\t_V_3_reg_218_reg[8]_i_1_n_7 }),
        .S(t_V_3_reg_218_reg[11:8]));
  FDRE \t_V_3_reg_218_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_2180),
        .D(\t_V_3_reg_218_reg[8]_i_1_n_6 ),
        .Q(t_V_3_reg_218_reg[9]),
        .R(t_V_3_reg_218));
  LUT5 #(
    .INIT(32'h40000000)) 
    \t_V_reg_207[31]_i_1 
       (.I0(ap_CS_fsm_state6),
        .I1(Q),
        .I2(dst_cols_V_c_empty_n),
        .I3(dst_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(t_V_reg_207));
  FDRE \t_V_reg_207_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[0]),
        .Q(\t_V_reg_207_reg_n_0_[0] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[10]),
        .Q(\t_V_reg_207_reg_n_0_[10] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[11]),
        .Q(\t_V_reg_207_reg_n_0_[11] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[12]),
        .Q(\t_V_reg_207_reg_n_0_[12] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[13]),
        .Q(\t_V_reg_207_reg_n_0_[13] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[14]),
        .Q(\t_V_reg_207_reg_n_0_[14] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[15]),
        .Q(\t_V_reg_207_reg_n_0_[15] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[16]),
        .Q(\t_V_reg_207_reg_n_0_[16] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[17]),
        .Q(\t_V_reg_207_reg_n_0_[17] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[18]),
        .Q(\t_V_reg_207_reg_n_0_[18] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[19]),
        .Q(\t_V_reg_207_reg_n_0_[19] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[1]),
        .Q(\t_V_reg_207_reg_n_0_[1] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[20]),
        .Q(\t_V_reg_207_reg_n_0_[20] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[21]),
        .Q(\t_V_reg_207_reg_n_0_[21] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[22]),
        .Q(\t_V_reg_207_reg_n_0_[22] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[23]),
        .Q(\t_V_reg_207_reg_n_0_[23] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[24]),
        .Q(\t_V_reg_207_reg_n_0_[24] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[25]),
        .Q(\t_V_reg_207_reg_n_0_[25] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[26]),
        .Q(\t_V_reg_207_reg_n_0_[26] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[27]),
        .Q(\t_V_reg_207_reg_n_0_[27] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[28]),
        .Q(\t_V_reg_207_reg_n_0_[28] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[29]),
        .Q(\t_V_reg_207_reg_n_0_[29] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[2]),
        .Q(\t_V_reg_207_reg_n_0_[2] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[30]),
        .Q(\t_V_reg_207_reg_n_0_[30] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[31]),
        .Q(\t_V_reg_207_reg_n_0_[31] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[3]),
        .Q(\t_V_reg_207_reg_n_0_[3] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[4]),
        .Q(\t_V_reg_207_reg_n_0_[4] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[5]),
        .Q(\t_V_reg_207_reg_n_0_[5] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[6]),
        .Q(\t_V_reg_207_reg_n_0_[6] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[7]),
        .Q(\t_V_reg_207_reg_n_0_[7] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[8]),
        .Q(\t_V_reg_207_reg_n_0_[8] ),
        .R(t_V_reg_207));
  FDRE \t_V_reg_207_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state6),
        .D(i_V_reg_321[9]),
        .Q(\t_V_reg_207_reg_n_0_[9] ),
        .R(t_V_reg_207));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    \tmp_user_V_fu_144[0]_i_1 
       (.I0(tmp_user_V_fu_144),
        .I1(Q),
        .I2(dst_cols_V_c_empty_n),
        .I3(dst_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .I5(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .O(\tmp_user_V_fu_144[0]_i_1_n_0 ));
  FDRE \tmp_user_V_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_user_V_fu_144[0]_i_1_n_0 ),
        .Q(tmp_user_V_fu_144),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Sobel" *) 
module cv_ov5640_canny_edge_0_0_Sobel
   (DOBDO,
    ram_reg,
    \icmp_reg_1418_reg[0] ,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_full_n_reg,
    \or_cond_i_reg_1499_pp0_iter4_reg_reg[0] ,
    Sobel_U0_ap_ready,
    Q,
    \ap_CS_fsm_reg[0]_0 ,
    Sobel_U0_p_src_cols_V_read,
    internal_empty_n_reg_0,
    D,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    SS,
    ap_rst_n,
    sobel_gx_data_stream_full_n,
    src1_data_stream_0_s_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    E,
    src1_data_stream_0_s_full_n,
    Sobel_U0_ap_start,
    src1_rows_V_c_empty_n,
    src1_cols_V_c_empty_n,
    int_ap_idle_i_4,
    Sobel_1_U0_ap_start,
    int_ap_idle_i_4_0,
    if_dout,
    \p_src_cols_V_read_reg_121_reg[31]_0 );
  output [7:0]DOBDO;
  output [7:0]ram_reg;
  output \icmp_reg_1418_reg[0] ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]internal_full_n_reg;
  output \or_cond_i_reg_1499_pp0_iter4_reg_reg[0] ;
  output Sobel_U0_ap_ready;
  output [0:0]Q;
  output \ap_CS_fsm_reg[0]_0 ;
  output Sobel_U0_p_src_cols_V_read;
  output internal_empty_n_reg_0;
  output [12:0]D;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]SS;
  input ap_rst_n;
  input sobel_gx_data_stream_full_n;
  input src1_data_stream_0_s_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input src1_data_stream_0_s_full_n;
  input Sobel_U0_ap_start;
  input src1_rows_V_c_empty_n;
  input src1_cols_V_c_empty_n;
  input [0:0]int_ap_idle_i_4;
  input Sobel_1_U0_ap_start;
  input int_ap_idle_i_4_0;
  input [31:0]if_dout;
  input [31:0]\p_src_cols_V_read_reg_121_reg[31]_0 ;

  wire [12:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_1_U0_ap_start;
  wire Sobel_U0_ap_ready;
  wire Sobel_U0_ap_start;
  wire Sobel_U0_p_src_cols_V_read;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_Filter2D_fu_92_ap_start_reg;
  wire grp_Filter2D_fu_92_n_28;
  wire \icmp_reg_1418_reg[0] ;
  wire [31:0]if_dout;
  wire [0:0]int_ap_idle_i_4;
  wire int_ap_idle_i_4_0;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_full_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \or_cond_i_reg_1499_pp0_iter4_reg_reg[0] ;
  wire [31:0]p_src_cols_V_read_reg_121;
  wire [31:0]\p_src_cols_V_read_reg_121_reg[31]_0 ;
  wire [31:0]p_src_rows_V_read_reg_116;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire sobel_gx_data_stream_full_n;
  wire src1_cols_V_c_empty_n;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire src1_rows_V_c_empty_n;
  wire tmp_159_0_not_reg_1453;
  wire \tmp_159_0_not_reg_1453[0]_i_1_n_0 ;
  wire tmp_7_reg_1413;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  cv_ov5640_canny_edge_0_0_Filter2D grp_Filter2D_fu_92
       (.D(ap_NS_fsm),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(ap_CS_fsm_state3),
        .SS(SS),
        .Sobel_U0_ap_ready(Sobel_U0_ap_ready),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .\ap_CS_fsm_reg[1]_0 (grp_Filter2D_fu_92_n_28),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_Filter2D_fu_92_ap_start_reg(grp_Filter2D_fu_92_ap_start_reg),
        .grp_Filter2D_fu_92_ap_start_reg_reg(Sobel_U0_p_src_cols_V_read),
        .\icmp_reg_1418_reg[0]_0 (\icmp_reg_1418_reg[0] ),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state2,Q}),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .\or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 (\or_cond_i_reg_1499_pp0_iter4_reg_reg[0] ),
        .\p_Val2_5_reg_1560_reg[15]_0 (D),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n),
        .src1_cols_V_c_empty_n(src1_cols_V_c_empty_n),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n),
        .src1_rows_V_c_empty_n(src1_rows_V_c_empty_n),
        .tmp_159_0_not_reg_1453(tmp_159_0_not_reg_1453),
        .\tmp_159_0_not_reg_1453_reg[0]_0 (\tmp_159_0_not_reg_1453[0]_i_1_n_0 ),
        .\tmp_1_reg_1346_reg[31]_0 (p_src_rows_V_read_reg_116),
        .tmp_7_reg_1413(tmp_7_reg_1413),
        .\tmp_s_reg_1341_reg[31]_0 (p_src_cols_V_read_reg_121));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_92_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_92_n_28),
        .Q(grp_Filter2D_fu_92_ap_start_reg),
        .R(SS));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    int_ap_idle_i_8
       (.I0(Q),
        .I1(Sobel_U0_ap_start),
        .I2(int_ap_idle_i_4),
        .I3(Sobel_1_U0_ap_start),
        .I4(int_ap_idle_i_4_0),
        .O(\ap_CS_fsm_reg[0]_0 ));
  FDRE \p_src_cols_V_read_reg_121_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [0]),
        .Q(p_src_cols_V_read_reg_121[0]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [10]),
        .Q(p_src_cols_V_read_reg_121[10]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [11]),
        .Q(p_src_cols_V_read_reg_121[11]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [12]),
        .Q(p_src_cols_V_read_reg_121[12]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [13]),
        .Q(p_src_cols_V_read_reg_121[13]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [14]),
        .Q(p_src_cols_V_read_reg_121[14]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [15]),
        .Q(p_src_cols_V_read_reg_121[15]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[16] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [16]),
        .Q(p_src_cols_V_read_reg_121[16]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[17] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [17]),
        .Q(p_src_cols_V_read_reg_121[17]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[18] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [18]),
        .Q(p_src_cols_V_read_reg_121[18]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[19] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [19]),
        .Q(p_src_cols_V_read_reg_121[19]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [1]),
        .Q(p_src_cols_V_read_reg_121[1]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[20] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [20]),
        .Q(p_src_cols_V_read_reg_121[20]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[21] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [21]),
        .Q(p_src_cols_V_read_reg_121[21]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[22] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [22]),
        .Q(p_src_cols_V_read_reg_121[22]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[23] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [23]),
        .Q(p_src_cols_V_read_reg_121[23]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[24] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [24]),
        .Q(p_src_cols_V_read_reg_121[24]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[25] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [25]),
        .Q(p_src_cols_V_read_reg_121[25]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[26] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [26]),
        .Q(p_src_cols_V_read_reg_121[26]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[27] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [27]),
        .Q(p_src_cols_V_read_reg_121[27]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[28] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [28]),
        .Q(p_src_cols_V_read_reg_121[28]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[29] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [29]),
        .Q(p_src_cols_V_read_reg_121[29]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [2]),
        .Q(p_src_cols_V_read_reg_121[2]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[30] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [30]),
        .Q(p_src_cols_V_read_reg_121[30]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[31] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [31]),
        .Q(p_src_cols_V_read_reg_121[31]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [3]),
        .Q(p_src_cols_V_read_reg_121[3]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [4]),
        .Q(p_src_cols_V_read_reg_121[4]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [5]),
        .Q(p_src_cols_V_read_reg_121[5]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [6]),
        .Q(p_src_cols_V_read_reg_121[6]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [7]),
        .Q(p_src_cols_V_read_reg_121[7]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [8]),
        .Q(p_src_cols_V_read_reg_121[8]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [9]),
        .Q(p_src_cols_V_read_reg_121[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_src_rows_V_read_reg_116[31]_i_1 
       (.I0(Q),
        .I1(Sobel_U0_ap_start),
        .I2(src1_rows_V_c_empty_n),
        .I3(src1_cols_V_c_empty_n),
        .O(Sobel_U0_p_src_cols_V_read));
  FDRE \p_src_rows_V_read_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[0]),
        .Q(p_src_rows_V_read_reg_116[0]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[10]),
        .Q(p_src_rows_V_read_reg_116[10]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[11]),
        .Q(p_src_rows_V_read_reg_116[11]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[12]),
        .Q(p_src_rows_V_read_reg_116[12]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[13]),
        .Q(p_src_rows_V_read_reg_116[13]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[14]),
        .Q(p_src_rows_V_read_reg_116[14]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[15]),
        .Q(p_src_rows_V_read_reg_116[15]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[16] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[16]),
        .Q(p_src_rows_V_read_reg_116[16]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[17] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[17]),
        .Q(p_src_rows_V_read_reg_116[17]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[18] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[18]),
        .Q(p_src_rows_V_read_reg_116[18]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[19] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[19]),
        .Q(p_src_rows_V_read_reg_116[19]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[1]),
        .Q(p_src_rows_V_read_reg_116[1]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[20] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[20]),
        .Q(p_src_rows_V_read_reg_116[20]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[21] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[21]),
        .Q(p_src_rows_V_read_reg_116[21]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[22] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[22]),
        .Q(p_src_rows_V_read_reg_116[22]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[23] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[23]),
        .Q(p_src_rows_V_read_reg_116[23]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[24] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[24]),
        .Q(p_src_rows_V_read_reg_116[24]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[25] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[25]),
        .Q(p_src_rows_V_read_reg_116[25]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[26] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[26]),
        .Q(p_src_rows_V_read_reg_116[26]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[27] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[27]),
        .Q(p_src_rows_V_read_reg_116[27]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[28] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[28]),
        .Q(p_src_rows_V_read_reg_116[28]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[29] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[29]),
        .Q(p_src_rows_V_read_reg_116[29]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[2]),
        .Q(p_src_rows_V_read_reg_116[2]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[30] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[30]),
        .Q(p_src_rows_V_read_reg_116[30]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[31] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[31]),
        .Q(p_src_rows_V_read_reg_116[31]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[3]),
        .Q(p_src_rows_V_read_reg_116[3]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[4]),
        .Q(p_src_rows_V_read_reg_116[4]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[5]),
        .Q(p_src_rows_V_read_reg_116[5]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[6]),
        .Q(p_src_rows_V_read_reg_116[6]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[7]),
        .Q(p_src_rows_V_read_reg_116[7]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[8]),
        .Q(p_src_rows_V_read_reg_116[8]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_U0_p_src_cols_V_read),
        .D(if_dout[9]),
        .Q(p_src_rows_V_read_reg_116[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \tmp_159_0_not_reg_1453[0]_i_1 
       (.I0(tmp_7_reg_1413),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_159_0_not_reg_1453),
        .O(\tmp_159_0_not_reg_1453[0]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "Sobel_1" *) 
module cv_ov5640_canny_edge_0_0_Sobel_1
   (DOBDO,
    ram_reg,
    \icmp_reg_1418_reg[0] ,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_full_n_reg,
    \or_cond_i_reg_1499_pp0_iter4_reg_reg[0] ,
    Sobel_1_U0_ap_ready,
    Q,
    Sobel_1_U0_p_src_cols_V_read,
    internal_empty_n_reg_0,
    D,
    ap_clk,
    DIADI,
    ram_reg_0,
    ram_reg_1,
    SS,
    ap_rst_n,
    sobel_gy_data_stream_full_n,
    src2_data_stream_0_s_empty_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    E,
    src2_data_stream_0_s_full_n,
    Sobel_1_U0_ap_start,
    src2_rows_V_c_empty_n,
    src2_cols_V_c_empty_n,
    if_dout,
    \p_src_cols_V_read_reg_121_reg[31]_0 );
  output [7:0]DOBDO;
  output [7:0]ram_reg;
  output \icmp_reg_1418_reg[0] ;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output [0:0]internal_full_n_reg;
  output \or_cond_i_reg_1499_pp0_iter4_reg_reg[0] ;
  output Sobel_1_U0_ap_ready;
  output [0:0]Q;
  output Sobel_1_U0_p_src_cols_V_read;
  output internal_empty_n_reg_0;
  output [12:0]D;
  input ap_clk;
  input [7:0]DIADI;
  input [7:0]ram_reg_0;
  input [7:0]ram_reg_1;
  input [0:0]SS;
  input ap_rst_n;
  input sobel_gy_data_stream_full_n;
  input src2_data_stream_0_s_empty_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]E;
  input src2_data_stream_0_s_full_n;
  input Sobel_1_U0_ap_start;
  input src2_rows_V_c_empty_n;
  input src2_cols_V_c_empty_n;
  input [31:0]if_dout;
  input [31:0]\p_src_cols_V_read_reg_121_reg[31]_0 ;

  wire [12:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_1_U0_ap_ready;
  wire Sobel_1_U0_ap_start;
  wire Sobel_1_U0_p_src_cols_V_read;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire [1:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_rst_n;
  wire grp_Filter2D_fu_92_ap_start_reg;
  wire grp_Filter2D_fu_92_n_28;
  wire \icmp_reg_1418_reg[0] ;
  wire [31:0]if_dout;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire [0:0]internal_full_n_reg;
  wire mOutPtr110_out;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \or_cond_i_reg_1499_pp0_iter4_reg_reg[0] ;
  wire [31:0]p_src_cols_V_read_reg_121;
  wire [31:0]\p_src_cols_V_read_reg_121_reg[31]_0 ;
  wire [31:0]p_src_rows_V_read_reg_116;
  wire [7:0]ram_reg;
  wire [7:0]ram_reg_0;
  wire [7:0]ram_reg_1;
  wire sobel_gy_data_stream_full_n;
  wire src2_cols_V_c_empty_n;
  wire src2_data_stream_0_s_empty_n;
  wire src2_data_stream_0_s_full_n;
  wire src2_rows_V_c_empty_n;
  wire tmp_159_0_not_reg_1453;
  wire \tmp_159_0_not_reg_1453[0]_i_1_n_0 ;
  wire tmp_7_reg_1413;

  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(SS));
  cv_ov5640_canny_edge_0_0_Filter2D_62 grp_Filter2D_fu_92
       (.D(ap_NS_fsm),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .Q(ap_CS_fsm_state3),
        .SS(SS),
        .Sobel_1_U0_ap_ready(Sobel_1_U0_ap_ready),
        .Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .\ap_CS_fsm_reg[1]_0 (grp_Filter2D_fu_92_n_28),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grp_Filter2D_fu_92_ap_start_reg(grp_Filter2D_fu_92_ap_start_reg),
        .grp_Filter2D_fu_92_ap_start_reg_reg(Sobel_1_U0_p_src_cols_V_read),
        .\icmp_reg_1418_reg[0]_0 (\icmp_reg_1418_reg[0] ),
        .internal_empty_n_reg(internal_empty_n_reg),
        .internal_empty_n_reg_0(internal_empty_n_reg_0),
        .internal_full_n_reg(internal_full_n_reg),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0] ({ap_CS_fsm_state2,Q}),
        .\mOutPtr_reg[0]_0 (\mOutPtr_reg[0] ),
        .\mOutPtr_reg[0]_1 (\mOutPtr_reg[0]_0 ),
        .\or_cond_i_reg_1499_pp0_iter4_reg_reg[0]_0 (\or_cond_i_reg_1499_pp0_iter4_reg_reg[0] ),
        .\p_Val2_5_reg_1560_reg[15]_0 (D),
        .ram_reg(ram_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n),
        .src2_cols_V_c_empty_n(src2_cols_V_c_empty_n),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .src2_data_stream_0_s_full_n(src2_data_stream_0_s_full_n),
        .src2_rows_V_c_empty_n(src2_rows_V_c_empty_n),
        .tmp_159_0_not_reg_1453(tmp_159_0_not_reg_1453),
        .\tmp_159_0_not_reg_1453_reg[0]_0 (\tmp_159_0_not_reg_1453[0]_i_1_n_0 ),
        .\tmp_1_reg_1346_reg[31]_0 (p_src_rows_V_read_reg_116),
        .tmp_7_reg_1413(tmp_7_reg_1413),
        .\tmp_s_reg_1341_reg[31]_0 (p_src_cols_V_read_reg_121));
  FDRE #(
    .INIT(1'b0)) 
    grp_Filter2D_fu_92_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_Filter2D_fu_92_n_28),
        .Q(grp_Filter2D_fu_92_ap_start_reg),
        .R(SS));
  FDRE \p_src_cols_V_read_reg_121_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [0]),
        .Q(p_src_cols_V_read_reg_121[0]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [10]),
        .Q(p_src_cols_V_read_reg_121[10]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [11]),
        .Q(p_src_cols_V_read_reg_121[11]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [12]),
        .Q(p_src_cols_V_read_reg_121[12]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [13]),
        .Q(p_src_cols_V_read_reg_121[13]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [14]),
        .Q(p_src_cols_V_read_reg_121[14]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [15]),
        .Q(p_src_cols_V_read_reg_121[15]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[16] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [16]),
        .Q(p_src_cols_V_read_reg_121[16]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[17] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [17]),
        .Q(p_src_cols_V_read_reg_121[17]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[18] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [18]),
        .Q(p_src_cols_V_read_reg_121[18]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[19] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [19]),
        .Q(p_src_cols_V_read_reg_121[19]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [1]),
        .Q(p_src_cols_V_read_reg_121[1]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[20] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [20]),
        .Q(p_src_cols_V_read_reg_121[20]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[21] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [21]),
        .Q(p_src_cols_V_read_reg_121[21]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[22] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [22]),
        .Q(p_src_cols_V_read_reg_121[22]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[23] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [23]),
        .Q(p_src_cols_V_read_reg_121[23]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[24] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [24]),
        .Q(p_src_cols_V_read_reg_121[24]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[25] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [25]),
        .Q(p_src_cols_V_read_reg_121[25]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[26] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [26]),
        .Q(p_src_cols_V_read_reg_121[26]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[27] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [27]),
        .Q(p_src_cols_V_read_reg_121[27]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[28] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [28]),
        .Q(p_src_cols_V_read_reg_121[28]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[29] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [29]),
        .Q(p_src_cols_V_read_reg_121[29]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [2]),
        .Q(p_src_cols_V_read_reg_121[2]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[30] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [30]),
        .Q(p_src_cols_V_read_reg_121[30]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[31] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [31]),
        .Q(p_src_cols_V_read_reg_121[31]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [3]),
        .Q(p_src_cols_V_read_reg_121[3]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [4]),
        .Q(p_src_cols_V_read_reg_121[4]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [5]),
        .Q(p_src_cols_V_read_reg_121[5]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [6]),
        .Q(p_src_cols_V_read_reg_121[6]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [7]),
        .Q(p_src_cols_V_read_reg_121[7]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [8]),
        .Q(p_src_cols_V_read_reg_121[8]),
        .R(1'b0));
  FDRE \p_src_cols_V_read_reg_121_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(\p_src_cols_V_read_reg_121_reg[31]_0 [9]),
        .Q(p_src_cols_V_read_reg_121[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \p_src_rows_V_read_reg_116[31]_i_1__0 
       (.I0(Q),
        .I1(Sobel_1_U0_ap_start),
        .I2(src2_rows_V_c_empty_n),
        .I3(src2_cols_V_c_empty_n),
        .O(Sobel_1_U0_p_src_cols_V_read));
  FDRE \p_src_rows_V_read_reg_116_reg[0] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[0]),
        .Q(p_src_rows_V_read_reg_116[0]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[10] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[10]),
        .Q(p_src_rows_V_read_reg_116[10]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[11] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[11]),
        .Q(p_src_rows_V_read_reg_116[11]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[12] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[12]),
        .Q(p_src_rows_V_read_reg_116[12]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[13] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[13]),
        .Q(p_src_rows_V_read_reg_116[13]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[14] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[14]),
        .Q(p_src_rows_V_read_reg_116[14]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[15] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[15]),
        .Q(p_src_rows_V_read_reg_116[15]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[16] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[16]),
        .Q(p_src_rows_V_read_reg_116[16]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[17] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[17]),
        .Q(p_src_rows_V_read_reg_116[17]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[18] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[18]),
        .Q(p_src_rows_V_read_reg_116[18]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[19] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[19]),
        .Q(p_src_rows_V_read_reg_116[19]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[1] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[1]),
        .Q(p_src_rows_V_read_reg_116[1]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[20] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[20]),
        .Q(p_src_rows_V_read_reg_116[20]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[21] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[21]),
        .Q(p_src_rows_V_read_reg_116[21]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[22] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[22]),
        .Q(p_src_rows_V_read_reg_116[22]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[23] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[23]),
        .Q(p_src_rows_V_read_reg_116[23]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[24] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[24]),
        .Q(p_src_rows_V_read_reg_116[24]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[25] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[25]),
        .Q(p_src_rows_V_read_reg_116[25]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[26] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[26]),
        .Q(p_src_rows_V_read_reg_116[26]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[27] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[27]),
        .Q(p_src_rows_V_read_reg_116[27]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[28] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[28]),
        .Q(p_src_rows_V_read_reg_116[28]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[29] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[29]),
        .Q(p_src_rows_V_read_reg_116[29]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[2] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[2]),
        .Q(p_src_rows_V_read_reg_116[2]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[30] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[30]),
        .Q(p_src_rows_V_read_reg_116[30]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[31] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[31]),
        .Q(p_src_rows_V_read_reg_116[31]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[3] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[3]),
        .Q(p_src_rows_V_read_reg_116[3]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[4] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[4]),
        .Q(p_src_rows_V_read_reg_116[4]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[5] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[5]),
        .Q(p_src_rows_V_read_reg_116[5]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[6] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[6]),
        .Q(p_src_rows_V_read_reg_116[6]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[7] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[7]),
        .Q(p_src_rows_V_read_reg_116[7]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[8] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[8]),
        .Q(p_src_rows_V_read_reg_116[8]),
        .R(1'b0));
  FDRE \p_src_rows_V_read_reg_116_reg[9] 
       (.C(ap_clk),
        .CE(Sobel_1_U0_p_src_cols_V_read),
        .D(if_dout[9]),
        .Q(p_src_rows_V_read_reg_116[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h74)) 
    \tmp_159_0_not_reg_1453[0]_i_1 
       (.I0(tmp_7_reg_1413),
        .I1(ap_CS_fsm_state3),
        .I2(tmp_159_0_not_reg_1453),
        .O(\tmp_159_0_not_reg_1453[0]_i_1_n_0 ));
endmodule

(* C_S_AXI_ADDR_WIDTH = "32" *) (* C_S_AXI_AXILITES_ADDR_WIDTH = "6" *) (* C_S_AXI_AXILITES_DATA_WIDTH = "32" *) 
(* C_S_AXI_AXILITES_WSTRB_WIDTH = "4" *) (* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) 
(* ORIG_REF_NAME = "canny_edge" *) (* hls_module = "yes" *) 
module cv_ov5640_canny_edge_0_0_canny_edge
   (s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_AWREADY,
    s_axi_AXILiteS_AWADDR,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_WREADY,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_ARREADY,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_RVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_RDATA,
    s_axi_AXILiteS_RRESP,
    s_axi_AXILiteS_BVALID,
    s_axi_AXILiteS_BREADY,
    s_axi_AXILiteS_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    in_r_TDATA,
    in_r_TKEEP,
    in_r_TSTRB,
    in_r_TUSER,
    in_r_TLAST,
    in_r_TID,
    in_r_TDEST,
    out_r_TDATA,
    out_r_TKEEP,
    out_r_TSTRB,
    out_r_TUSER,
    out_r_TLAST,
    out_r_TID,
    out_r_TDEST,
    in_r_TVALID,
    in_r_TREADY,
    out_r_TVALID,
    out_r_TREADY);
  input s_axi_AXILiteS_AWVALID;
  output s_axi_AXILiteS_AWREADY;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input s_axi_AXILiteS_WVALID;
  output s_axi_AXILiteS_WREADY;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input s_axi_AXILiteS_ARVALID;
  output s_axi_AXILiteS_ARREADY;
  input [5:0]s_axi_AXILiteS_ARADDR;
  output s_axi_AXILiteS_RVALID;
  input s_axi_AXILiteS_RREADY;
  output [31:0]s_axi_AXILiteS_RDATA;
  output [1:0]s_axi_AXILiteS_RRESP;
  output s_axi_AXILiteS_BVALID;
  input s_axi_AXILiteS_BREADY;
  output [1:0]s_axi_AXILiteS_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]in_r_TDATA;
  input [2:0]in_r_TKEEP;
  input [2:0]in_r_TSTRB;
  input [0:0]in_r_TUSER;
  input [0:0]in_r_TLAST;
  input [0:0]in_r_TID;
  input [0:0]in_r_TDEST;
  output [23:0]out_r_TDATA;
  output [2:0]out_r_TKEEP;
  output [2:0]out_r_TSTRB;
  output [0:0]out_r_TUSER;
  output [0:0]out_r_TLAST;
  output [0:0]out_r_TID;
  output [0:0]out_r_TDEST;
  input in_r_TVALID;
  output in_r_TREADY;
  output out_r_TVALID;
  input out_r_TREADY;

  wire \<const0> ;
  wire \<const1> ;
  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [23:7]AXI_video_strm_V_data_V_1_payload_A;
  wire [23:7]AXI_video_strm_V_data_V_1_payload_B;
  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_0_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_1_V_din;
  wire [7:0]AXIvideo2Mat_U0_img_data_stream_2_V_din;
  wire AXIvideo2Mat_U0_n_10;
  wire AXIvideo2Mat_U0_n_2;
  wire AXIvideo2Mat_U0_n_3;
  wire AXIvideo2Mat_U0_n_5;
  wire AXIvideo2Mat_U0_n_6;
  wire AXIvideo2Mat_U0_n_8;
  wire AXIvideo2Mat_U0_n_9;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_n_6;
  wire CvtColor_1_U0_n_7;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire CvtColor_U0_ap_ready;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_n_1;
  wire CvtColor_U0_n_7;
  wire CvtColor_U0_n_9;
  wire [7:0]CvtColor_U0_p_dst_data_stream_V_din;
  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire Duplicate_U0_ap_ready;
  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_n_1;
  wire Duplicate_U0_n_2;
  wire Duplicate_U0_n_5;
  wire Duplicate_U0_src_cols_V_read;
  wire Duplicate_U0_src_data_stream_V_read;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire Mat2AXIvideo_U0_n_10;
  wire Mat2AXIvideo_U0_n_18;
  wire Mat2AXIvideo_U0_n_7;
  wire [7:7]\SRL_SIG_reg[0]_17 ;
  wire [7:7]\SRL_SIG_reg[0]_18 ;
  wire [7:7]\SRL_SIG_reg[0]_19 ;
  wire [7:7]\SRL_SIG_reg[0]_20 ;
  wire Sobel_1_U0_ap_ready;
  wire Sobel_1_U0_ap_start;
  wire Sobel_1_U0_n_16;
  wire Sobel_1_U0_n_17;
  wire Sobel_1_U0_n_20;
  wire Sobel_1_U0_n_22;
  wire Sobel_1_U0_n_24;
  wire [15:0]Sobel_1_U0_p_dst_data_stream_V_din;
  wire Sobel_1_U0_p_src_cols_V_read;
  wire Sobel_U0_ap_ready;
  wire Sobel_U0_ap_start;
  wire Sobel_U0_n_16;
  wire Sobel_U0_n_17;
  wire Sobel_U0_n_20;
  wire Sobel_U0_n_22;
  wire Sobel_U0_n_23;
  wire Sobel_U0_n_25;
  wire [15:0]Sobel_U0_p_dst_data_stream_V_din;
  wire Sobel_U0_p_src_cols_V_read;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_26;
  wire ap_CS_fsm_state2_29;
  wire ap_CS_fsm_state2_33;
  wire ap_CS_fsm_state2_6;
  wire ap_CS_fsm_state2_7;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_n_0;
  wire canny_edge_AXILiteS_s_axi_U_n_2;
  wire canny_edge_AXILiteS_s_axi_U_n_4;
  wire canny_edge_AXILiteS_s_axi_U_n_5;
  wire canny_edge_AXILiteS_s_axi_U_n_6;
  wire canny_edge_AXILiteS_s_axi_U_n_7;
  wire canny_edge_AXILiteS_s_axi_U_n_8;
  wire canny_edges_cols_V_c_U_n_0;
  wire canny_edges_cols_V_c_U_n_1;
  wire canny_edges_cols_V_c_U_n_4;
  wire canny_edges_cols_V_c_U_n_5;
  wire canny_edges_cols_V_c_U_n_6;
  wire canny_edges_cols_V_c_U_n_7;
  wire [31:0]canny_edges_cols_V_c_dout;
  wire canny_edges_cols_V_c_empty_n;
  wire canny_edges_data_str_U_n_3;
  wire canny_edges_data_str_U_n_4;
  wire canny_edges_data_str_U_n_5;
  wire canny_edges_data_str_empty_n;
  wire canny_edges_data_str_full_n;
  wire [31:0]canny_edges_rows_V_c_dout;
  wire canny_edges_rows_V_c_empty_n;
  wire canny_edges_rows_V_c_full_n;
  wire [31:0]cols;
  wire [1:1]data0;
  wire [31:0]dst_cols_V_c_dout;
  wire dst_cols_V_c_empty_n;
  wire dst_cols_V_c_full_n;
  wire dst_data_stream_0_V_U_n_3;
  wire dst_data_stream_0_V_U_n_4;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_0_V_full_n;
  wire dst_data_stream_1_V_U_n_3;
  wire dst_data_stream_1_V_U_n_4;
  wire dst_data_stream_1_V_empty_n;
  wire dst_data_stream_1_V_full_n;
  wire dst_data_stream_2_V_U_n_3;
  wire dst_data_stream_2_V_U_n_4;
  wire dst_data_stream_2_V_empty_n;
  wire dst_data_stream_2_V_full_n;
  wire [31:0]dst_rows_V_c_dout;
  wire dst_rows_V_c_empty_n;
  wire dst_rows_V_c_full_n;
  wire exitcond1_i_fu_187_p2;
  wire exitcond7_i_fu_244_p2;
  wire exitcond8_i_fu_170_p2;
  wire [31:0]grad_gd_cols_V_c_dout;
  wire grad_gd_cols_V_c_empty_n;
  wire grad_gd_cols_V_c_full_n;
  wire [15:0]grad_gd_data_stream_s_dout;
  wire grad_gd_data_stream_s_empty_n;
  wire grad_gd_data_stream_s_full_n;
  wire [31:0]grad_gd_rows_V_c_dout;
  wire grad_gd_rows_V_c_empty_n;
  wire grad_gd_rows_V_c_full_n;
  wire gradient_decompositi_U0_ap_ready;
  wire gradient_decompositi_U0_ap_start;
  wire [15:0]gradient_decompositi_U0_gd_data_stream_V_din;
  wire gradient_decompositi_U0_gx_cols_V_read;
  wire gradient_decompositi_U0_gx_data_stream_V_read;
  wire gradient_decompositi_U0_n_11;
  wire gradient_decompositi_U0_n_13;
  wire gradient_decompositi_U0_n_14;
  wire gradient_decompositi_U0_n_15;
  wire gradient_decompositi_U0_n_2;
  wire gradient_decompositi_U0_n_5;
  wire gradient_decompositi_U0_n_7;
  wire [7:0]\grp_Filter2D_fu_92/k_buf_0_val_3_q0 ;
  wire [7:0]\grp_Filter2D_fu_92/k_buf_0_val_3_q0_15 ;
  wire [7:0]\grp_Filter2D_fu_92/k_buf_0_val_4_q0 ;
  wire [7:0]\grp_Filter2D_fu_92/k_buf_0_val_4_q0_14 ;
  wire [31:0]high_threshold;
  wire [31:0]high_threshold_c_dout;
  wire high_threshold_c_empty_n;
  wire high_threshold_c_full_n;
  wire hysteresis_U0_ap_ready;
  wire hysteresis_U0_ap_start;
  wire hysteresis_U0_n_10;
  wire hysteresis_U0_n_11;
  wire hysteresis_U0_n_13;
  wire hysteresis_U0_n_2;
  wire hysteresis_U0_n_3;
  wire hysteresis_U0_n_6;
  wire hysteresis_U0_src_data_stream_V_read;
  wire hysteresis_U0_threshold_high_read;
  wire i_V_reg_3210;
  wire [23:0]in_r_TDATA;
  wire [0:0]in_r_TLAST;
  wire in_r_TREADY;
  wire [0:0]in_r_TUSER;
  wire in_r_TVALID;
  wire interrupt;
  wire [31:0]low_threshold;
  wire low_threshold_c_U_n_0;
  wire [31:0]low_threshold_c_dout;
  wire low_threshold_c_empty_n;
  wire low_threshold_c_full_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_11;
  wire mOutPtr110_out_13;
  wire mOutPtr110_out_16;
  wire mOutPtr110_out_21;
  wire mOutPtr110_out_22;
  wire mOutPtr110_out_24;
  wire mOutPtr110_out_25;
  wire mOutPtr110_out_27;
  wire mOutPtr110_out_28;
  wire mOutPtr110_out_3;
  wire mOutPtr110_out_30;
  wire mOutPtr110_out_31;
  wire mOutPtr110_out_4;
  wire mOutPtr110_out_8;
  wire nonmax_suppression_U0_ap_ready;
  wire nonmax_suppression_U0_ap_start;
  wire [13:0]nonmax_suppression_U0_dst_data_stream_V_din;
  wire nonmax_suppression_U0_gd_cols_V_read;
  wire nonmax_suppression_U0_gd_data_stream_V_read;
  wire nonmax_suppression_U0_n_2;
  wire nonmax_suppression_U0_n_6;
  wire nonmax_suppression_U0_n_8;
  wire or_cond19_i_fu_263_p2;
  wire or_cond4_i_fu_333_p2;
  wire or_cond7_i_reg_954_pp0_iter2_reg;
  wire or_cond9_i_fu_295_p2;
  wire [16:0]\^out_r_TDATA ;
  wire [0:0]out_r_TLAST;
  wire out_r_TREADY;
  wire [0:0]out_r_TUSER;
  wire out_r_TVALID;
  wire [32:0]ret_V_1_fu_270_p2;
  wire [32:1]ret_V_2_fu_282_p2;
  wire [32:0]ret_V_3_fu_298_p2;
  wire [32:1]ret_V_4_fu_310_p2;
  wire [32:0]ret_V_fu_260_p2;
  wire [32:0]ret_V_fu_288_p2;
  wire [31:0]rows;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARREADY;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWREADY;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire s_axi_AXILiteS_WREADY;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire shiftReg_ce;
  wire shiftReg_ce_1;
  wire shiftReg_ce_10;
  wire shiftReg_ce_12;
  wire shiftReg_ce_2;
  wire shiftReg_ce_23;
  wire shiftReg_ce_32;
  wire shiftReg_ce_5;
  wire shiftReg_ce_9;
  wire sobel_gx_cols_V_c_U_n_0;
  wire [31:0]sobel_gx_cols_V_c_dout;
  wire sobel_gx_cols_V_c_empty_n;
  wire sobel_gx_data_stream_U_n_0;
  wire [15:0]sobel_gx_data_stream_dout;
  wire sobel_gx_data_stream_empty_n;
  wire sobel_gx_data_stream_full_n;
  wire [31:0]sobel_gx_rows_V_c_dout;
  wire sobel_gx_rows_V_c_empty_n;
  wire sobel_gx_rows_V_c_full_n;
  wire sobel_gy_data_stream_U_n_0;
  wire [15:0]sobel_gy_data_stream_dout;
  wire sobel_gy_data_stream_empty_n;
  wire sobel_gy_data_stream_full_n;
  wire [31:0]src1_cols_V_c_dout;
  wire src1_cols_V_c_empty_n;
  wire src1_cols_V_c_full_n;
  wire src1_data_stream_0_s_U_n_0;
  wire src1_data_stream_0_s_U_n_10;
  wire src1_data_stream_0_s_U_n_11;
  wire src1_data_stream_0_s_U_n_12;
  wire src1_data_stream_0_s_U_n_13;
  wire src1_data_stream_0_s_U_n_14;
  wire src1_data_stream_0_s_U_n_15;
  wire src1_data_stream_0_s_U_n_16;
  wire src1_data_stream_0_s_U_n_17;
  wire src1_data_stream_0_s_U_n_18;
  wire src1_data_stream_0_s_U_n_3;
  wire src1_data_stream_0_s_U_n_4;
  wire src1_data_stream_0_s_U_n_5;
  wire src1_data_stream_0_s_U_n_6;
  wire src1_data_stream_0_s_U_n_7;
  wire src1_data_stream_0_s_U_n_8;
  wire src1_data_stream_0_s_U_n_9;
  wire [7:0]src1_data_stream_0_s_dout;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;
  wire [31:0]src1_rows_V_c_dout;
  wire src1_rows_V_c_empty_n;
  wire src1_rows_V_c_full_n;
  wire [31:0]src2_cols_V_c_dout;
  wire src2_cols_V_c_empty_n;
  wire src2_cols_V_c_full_n;
  wire src2_data_stream_0_s_U_n_0;
  wire src2_data_stream_0_s_U_n_10;
  wire src2_data_stream_0_s_U_n_11;
  wire src2_data_stream_0_s_U_n_12;
  wire src2_data_stream_0_s_U_n_13;
  wire src2_data_stream_0_s_U_n_14;
  wire src2_data_stream_0_s_U_n_15;
  wire src2_data_stream_0_s_U_n_16;
  wire src2_data_stream_0_s_U_n_17;
  wire src2_data_stream_0_s_U_n_18;
  wire src2_data_stream_0_s_U_n_3;
  wire src2_data_stream_0_s_U_n_4;
  wire src2_data_stream_0_s_U_n_5;
  wire src2_data_stream_0_s_U_n_6;
  wire src2_data_stream_0_s_U_n_7;
  wire src2_data_stream_0_s_U_n_8;
  wire src2_data_stream_0_s_U_n_9;
  wire [7:0]src2_data_stream_0_s_dout;
  wire src2_data_stream_0_s_empty_n;
  wire src2_data_stream_0_s_full_n;
  wire src2_rows_V_c_U_n_0;
  wire [31:0]src2_rows_V_c_dout;
  wire src2_rows_V_c_empty_n;
  wire [31:0]src_bw_cols_V_c_dout;
  wire src_bw_cols_V_c_empty_n;
  wire src_bw_cols_V_c_full_n;
  wire [7:0]src_bw_data_stream_0_dout;
  wire src_bw_data_stream_0_empty_n;
  wire src_bw_data_stream_0_full_n;
  wire src_bw_rows_V_c_U_n_2;
  wire [31:0]src_bw_rows_V_c_dout;
  wire src_bw_rows_V_c_empty_n;
  wire src_bw_rows_V_c_full_n;
  wire [31:0]src_cols_V_c44_dout;
  wire src_cols_V_c44_empty_n;
  wire src_cols_V_c44_full_n;
  wire src_cols_V_c_U_n_0;
  wire [31:0]src_cols_V_c_dout;
  wire src_cols_V_c_empty_n;
  wire src_cols_V_c_full_n;
  wire [7:0]src_data_stream_0_V_dout;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;
  wire [7:0]src_data_stream_1_V_dout;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_1_V_full_n;
  wire [7:0]src_data_stream_2_V_dout;
  wire src_data_stream_2_V_empty_n;
  wire src_data_stream_2_V_full_n;
  wire [31:0]src_rows_V_c43_dout;
  wire src_rows_V_c43_empty_n;
  wire src_rows_V_c43_full_n;
  wire [31:0]src_rows_V_c_dout;
  wire src_rows_V_c_empty_n;
  wire src_rows_V_c_full_n;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_for_CvtColoxdS_U_n_2;
  wire start_for_Duplicasc4_U_n_2;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_Mat2AXIyd2_U_n_2;
  wire start_for_Mat2AXIyd2_U_n_3;
  wire start_for_Sobel_1_U0_full_n;
  wire start_for_Sobel_U0_U_n_0;
  wire start_for_gradient_decompositi_U0_full_n;
  wire start_for_gradienudo_U_n_3;
  wire start_for_hysteresis_U0_full_n;
  wire start_for_nonmax_suppression_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire [31:0]suppressed_cols_V_c_dout;
  wire suppressed_cols_V_c_empty_n;
  wire suppressed_cols_V_c_full_n;
  wire [13:0]suppressed_data_stre_dout;
  wire suppressed_data_stre_empty_n;
  wire suppressed_data_stre_full_n;
  wire [31:0]suppressed_rows_V_c_dout;
  wire suppressed_rows_V_c_empty_n;
  wire suppressed_rows_V_c_full_n;
  wire tmp_107_i_fu_321_p2;
  wire tmp_24_i_fu_320_p2;
  wire [32:1]tmp_4_i_fu_276_p2;
  wire tmp_6_i_fu_292_p2;
  wire tmp_91_i_fu_225_p2;
  wire tmp_i_fu_202_p2;
  wire tmp_i_fu_221_p2;
  wire [32:1]tmp_i_fu_304_p2;

  assign out_r_TDATA[23] = \^out_r_TDATA [16];
  assign out_r_TDATA[22] = \^out_r_TDATA [16];
  assign out_r_TDATA[21] = \^out_r_TDATA [16];
  assign out_r_TDATA[20] = \^out_r_TDATA [16];
  assign out_r_TDATA[19] = \^out_r_TDATA [16];
  assign out_r_TDATA[18] = \^out_r_TDATA [16];
  assign out_r_TDATA[17] = \^out_r_TDATA [16];
  assign out_r_TDATA[16] = \^out_r_TDATA [16];
  assign out_r_TDATA[15] = \^out_r_TDATA [8];
  assign out_r_TDATA[14] = \^out_r_TDATA [8];
  assign out_r_TDATA[13] = \^out_r_TDATA [8];
  assign out_r_TDATA[12] = \^out_r_TDATA [8];
  assign out_r_TDATA[11] = \^out_r_TDATA [8];
  assign out_r_TDATA[10] = \^out_r_TDATA [8];
  assign out_r_TDATA[9] = \^out_r_TDATA [8];
  assign out_r_TDATA[8] = \^out_r_TDATA [8];
  assign out_r_TDATA[7] = \^out_r_TDATA [0];
  assign out_r_TDATA[6] = \^out_r_TDATA [0];
  assign out_r_TDATA[5] = \^out_r_TDATA [0];
  assign out_r_TDATA[4] = \^out_r_TDATA [0];
  assign out_r_TDATA[3] = \^out_r_TDATA [0];
  assign out_r_TDATA[2] = \^out_r_TDATA [0];
  assign out_r_TDATA[1] = \^out_r_TDATA [0];
  assign out_r_TDATA[0] = \^out_r_TDATA [0];
  assign out_r_TDEST[0] = \<const0> ;
  assign out_r_TID[0] = \<const0> ;
  assign out_r_TKEEP[2] = \<const1> ;
  assign out_r_TKEEP[1] = \<const1> ;
  assign out_r_TKEEP[0] = \<const1> ;
  assign out_r_TSTRB[2] = \<const0> ;
  assign out_r_TSTRB[1] = \<const0> ;
  assign out_r_TSTRB[0] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_BRESP[0] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[1] = \<const0> ;
  assign s_axi_AXILiteS_RRESP[0] = \<const0> ;
  cv_ov5640_canny_edge_0_0_AXIvideo2Mat AXIvideo2Mat_U0
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(src_cols_V_c_dout),
        .Q(AXIvideo2Mat_U0_n_3),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (canny_edge_AXILiteS_s_axi_U_n_5),
        .\ap_CS_fsm_reg[3]_0 (AXIvideo2Mat_U0_n_10),
        .\ap_CS_fsm_reg[4]_0 (AXIvideo2Mat_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(AXIvideo2Mat_U0_n_9),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg(canny_edges_cols_V_c_U_n_0),
        .ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_0(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_n_0),
        .in_r_TDATA(in_r_TDATA),
        .in_r_TLAST(in_r_TLAST),
        .in_r_TREADY(in_r_TREADY),
        .in_r_TUSER(in_r_TUSER),
        .in_r_TVALID(in_r_TVALID),
        .internal_full_n_reg(AXIvideo2Mat_U0_n_5),
        .internal_full_n_reg_0(AXIvideo2Mat_U0_n_6),
        .\rows_V_reg_457_reg[0]_0 (canny_edge_AXILiteS_s_axi_U_n_6),
        .\rows_V_reg_457_reg[31]_0 (src_rows_V_c_dout),
        .src_cols_V_c44_full_n(src_cols_V_c44_full_n),
        .src_cols_V_c_empty_n(src_cols_V_c_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n),
        .src_data_stream_1_V_full_n(src_data_stream_1_V_full_n),
        .src_data_stream_2_V_full_n(src_data_stream_2_V_full_n),
        .src_rows_V_c43_full_n(src_rows_V_c43_full_n),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .start_once_reg_reg_0(AXIvideo2Mat_U0_n_8),
        .\tmp_23_reg_514_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .\tmp_24_reg_519_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .\tmp_reg_509_reg[7]_0 (AXIvideo2Mat_U0_img_data_stream_0_V_din));
  cv_ov5640_canny_edge_0_0_Block_Mat_exit421_pr Block_Mat_exit421_pr_U0
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(canny_edge_AXILiteS_s_axi_U_n_4));
  cv_ov5640_canny_edge_0_0_CvtColor_1 CvtColor_1_U0
       (.CO(tmp_i_fu_202_p2),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .Q({ap_CS_fsm_state2,CvtColor_1_U0_n_6}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[1]_0 (CvtColor_1_U0_n_7),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .canny_edges_cols_V_c_empty_n(canny_edges_cols_V_c_empty_n),
        .canny_edges_data_str_empty_n(canny_edges_data_str_empty_n),
        .canny_edges_rows_V_c_empty_n(canny_edges_rows_V_c_empty_n),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .dst_data_stream_1_V_full_n(dst_data_stream_1_V_full_n),
        .dst_data_stream_2_V_full_n(dst_data_stream_2_V_full_n),
        .if_dout(canny_edges_cols_V_c_dout),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[4] (canny_edge_AXILiteS_s_axi_U_n_8),
        .\rows_reg_233_reg[31]_0 (canny_edges_rows_V_c_dout),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_0(shiftReg_ce_1),
        .shiftReg_ce_1(shiftReg_ce),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n));
  cv_ov5640_canny_edge_0_0_CvtColor CvtColor_U0
       (.B(src_data_stream_0_V_dout),
        .CO(tmp_i_fu_221_p2),
        .CvtColor_U0_ap_ready(CvtColor_U0_ap_ready),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .D(src_cols_V_c44_dout),
        .E(shiftReg_ce_5),
        .Q({ap_CS_fsm_state2_6,CvtColor_U0_n_1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg(CvtColor_U0_n_9),
        .internal_full_n_reg(Duplicate_U0_src_data_stream_V_read),
        .internal_full_n_reg_0(canny_edge_AXILiteS_s_axi_U_n_6),
        .mOutPtr110_out(mOutPtr110_out_4),
        .mOutPtr110_out_0(mOutPtr110_out_3),
        .p(src_data_stream_2_V_dout),
        .p_0(src_data_stream_1_V_dout),
        .\p_Val2_6_reg_396_reg[7]_0 (CvtColor_U0_p_dst_data_stream_V_din),
        .\rows_reg_348_reg[31]_0 (src_rows_V_c43_dout),
        .src_bw_data_stream_0_empty_n(src_bw_data_stream_0_empty_n),
        .src_bw_data_stream_0_full_n(src_bw_data_stream_0_full_n),
        .src_cols_V_c44_empty_n(src_cols_V_c44_empty_n),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .src_rows_V_c43_empty_n(src_rows_V_c43_empty_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg_0),
        .\tmp_88_i_reg_362_pp0_iter3_reg_reg[0]_0 (CvtColor_U0_n_7));
  cv_ov5640_canny_edge_0_0_Duplicate Duplicate_U0
       (.CO(exitcond8_i_fu_170_p2),
        .Duplicate_U0_ap_ready(Duplicate_U0_ap_ready),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_cols_V_read(Duplicate_U0_src_cols_V_read),
        .E(shiftReg_ce_9),
        .Q({ap_CS_fsm_state2_7,Duplicate_U0_n_5}),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[2]_0 (Duplicate_U0_n_1),
        .\ap_CS_fsm_reg[2]_1 (Duplicate_U0_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_197_reg[31]_0 (src_bw_cols_V_c_dout),
        .internal_full_n_reg(Duplicate_U0_src_data_stream_V_read),
        .mOutPtr110_out(mOutPtr110_out_8),
        .\mOutPtr_reg[2] (canny_edge_AXILiteS_s_axi_U_n_8),
        .out(src_bw_rows_V_c_dout),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n),
        .src2_data_stream_0_s_full_n(src2_data_stream_0_s_full_n),
        .src_bw_cols_V_c_empty_n(src_bw_cols_V_c_empty_n),
        .src_bw_data_stream_0_empty_n(src_bw_data_stream_0_empty_n),
        .src_bw_rows_V_c_empty_n(src_bw_rows_V_c_empty_n),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n));
  GND GND
       (.G(\<const0> ));
  cv_ov5640_canny_edge_0_0_Mat2AXIvideo Mat2AXIvideo_U0
       (.AXI_video_strm_V_data_V_1_load_A(AXI_video_strm_V_data_V_1_load_A),
        .AXI_video_strm_V_data_V_1_load_B(AXI_video_strm_V_data_V_1_load_B),
        .AXI_video_strm_V_data_V_1_payload_A({AXI_video_strm_V_data_V_1_payload_A[23],AXI_video_strm_V_data_V_1_payload_A[15],AXI_video_strm_V_data_V_1_payload_A[7]}),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 (dst_data_stream_1_V_U_n_3),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 (dst_data_stream_2_V_U_n_3),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 (dst_data_stream_0_V_U_n_3),
        .AXI_video_strm_V_data_V_1_payload_B({AXI_video_strm_V_data_V_1_payload_B[23],AXI_video_strm_V_data_V_1_payload_B[15],AXI_video_strm_V_data_V_1_payload_B[7]}),
        .\AXI_video_strm_V_data_V_1_payload_B_reg[15]_0 (dst_data_stream_1_V_U_n_4),
        .\AXI_video_strm_V_data_V_1_payload_B_reg[23]_0 (dst_data_stream_2_V_U_n_4),
        .\AXI_video_strm_V_data_V_1_payload_B_reg[7]_0 (dst_data_stream_0_V_U_n_4),
        .CO(exitcond7_i_fu_244_p2),
        .\FSM_onehot_rstate_reg[1] (Mat2AXIvideo_U0_n_7),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .Q(Mat2AXIvideo_U0_n_10),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (start_for_Mat2AXIyd2_U_n_2),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .data0(data0),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_data_stream_0_V_empty_n(dst_data_stream_0_V_empty_n),
        .dst_data_stream_1_V_empty_n(dst_data_stream_1_V_empty_n),
        .dst_data_stream_2_V_empty_n(dst_data_stream_2_V_empty_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .i_V_reg_3210(i_V_reg_3210),
        .if_dout(dst_cols_V_c_dout),
        .int_ap_done_reg(s_axi_AXILiteS_ARREADY),
        .int_ap_done_reg_0(canny_edge_AXILiteS_s_axi_U_n_7),
        .internal_empty_n_reg(Mat2AXIvideo_U0_n_18),
        .out_r_TDATA({\^out_r_TDATA [16],\^out_r_TDATA [8],\^out_r_TDATA [0]}),
        .out_r_TLAST(out_r_TLAST),
        .out_r_TREADY(out_r_TREADY),
        .out_r_TUSER(out_r_TUSER),
        .out_r_TVALID(out_r_TVALID),
        .\rows_V_reg_302_reg[31]_0 (dst_rows_V_c_dout),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID));
  cv_ov5640_canny_edge_0_0_Sobel_1 Sobel_1_U0
       (.D({Sobel_1_U0_p_dst_data_stream_V_din[15:14],Sobel_1_U0_p_dst_data_stream_V_din[10:0]}),
        .DIADI(src2_data_stream_0_s_dout),
        .DOBDO(\grp_Filter2D_fu_92/k_buf_0_val_3_q0 ),
        .E(Duplicate_U0_src_data_stream_V_read),
        .Q(Sobel_1_U0_n_22),
        .SS(ap_rst_n_inv),
        .Sobel_1_U0_ap_ready(Sobel_1_U0_ap_ready),
        .Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .Sobel_1_U0_p_src_cols_V_read(Sobel_1_U0_p_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\icmp_reg_1418_reg[0] (Sobel_1_U0_n_16),
        .if_dout(src2_rows_V_c_dout),
        .internal_empty_n_reg(Sobel_1_U0_n_17),
        .internal_empty_n_reg_0(Sobel_1_U0_n_24),
        .internal_full_n_reg(shiftReg_ce_10),
        .mOutPtr110_out(mOutPtr110_out_11),
        .\mOutPtr_reg[0] (Duplicate_U0_n_2),
        .\mOutPtr_reg[0]_0 (src2_data_stream_0_s_U_n_0),
        .\or_cond_i_reg_1499_pp0_iter4_reg_reg[0] (Sobel_1_U0_n_20),
        .\p_src_cols_V_read_reg_121_reg[31]_0 (src2_cols_V_c_dout),
        .ram_reg(\grp_Filter2D_fu_92/k_buf_0_val_4_q0 ),
        .ram_reg_0({src2_data_stream_0_s_U_n_11,src2_data_stream_0_s_U_n_12,src2_data_stream_0_s_U_n_13,src2_data_stream_0_s_U_n_14,src2_data_stream_0_s_U_n_15,src2_data_stream_0_s_U_n_16,src2_data_stream_0_s_U_n_17,src2_data_stream_0_s_U_n_18}),
        .ram_reg_1({src2_data_stream_0_s_U_n_3,src2_data_stream_0_s_U_n_4,src2_data_stream_0_s_U_n_5,src2_data_stream_0_s_U_n_6,src2_data_stream_0_s_U_n_7,src2_data_stream_0_s_U_n_8,src2_data_stream_0_s_U_n_9,src2_data_stream_0_s_U_n_10}),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n),
        .src2_cols_V_c_empty_n(src2_cols_V_c_empty_n),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .src2_data_stream_0_s_full_n(src2_data_stream_0_s_full_n),
        .src2_rows_V_c_empty_n(src2_rows_V_c_empty_n));
  cv_ov5640_canny_edge_0_0_Sobel Sobel_U0
       (.D({Sobel_U0_p_dst_data_stream_V_din[15:14],Sobel_U0_p_dst_data_stream_V_din[10:0]}),
        .DIADI(src1_data_stream_0_s_dout),
        .DOBDO(\grp_Filter2D_fu_92/k_buf_0_val_3_q0_15 ),
        .E(Duplicate_U0_src_data_stream_V_read),
        .Q(Sobel_U0_n_22),
        .SS(ap_rst_n_inv),
        .Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .Sobel_U0_ap_ready(Sobel_U0_ap_ready),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .Sobel_U0_p_src_cols_V_read(Sobel_U0_p_src_cols_V_read),
        .\ap_CS_fsm_reg[0]_0 (Sobel_U0_n_23),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\icmp_reg_1418_reg[0] (Sobel_U0_n_16),
        .if_dout(src1_rows_V_c_dout),
        .int_ap_idle_i_4(Sobel_1_U0_n_22),
        .int_ap_idle_i_4_0(start_for_gradienudo_U_n_3),
        .internal_empty_n_reg(Sobel_U0_n_17),
        .internal_empty_n_reg_0(Sobel_U0_n_25),
        .internal_full_n_reg(shiftReg_ce_12),
        .mOutPtr110_out(mOutPtr110_out_13),
        .\mOutPtr_reg[0] (Duplicate_U0_n_1),
        .\mOutPtr_reg[0]_0 (src1_data_stream_0_s_U_n_0),
        .\or_cond_i_reg_1499_pp0_iter4_reg_reg[0] (Sobel_U0_n_20),
        .\p_src_cols_V_read_reg_121_reg[31]_0 (src1_cols_V_c_dout),
        .ram_reg(\grp_Filter2D_fu_92/k_buf_0_val_4_q0_14 ),
        .ram_reg_0({src1_data_stream_0_s_U_n_11,src1_data_stream_0_s_U_n_12,src1_data_stream_0_s_U_n_13,src1_data_stream_0_s_U_n_14,src1_data_stream_0_s_U_n_15,src1_data_stream_0_s_U_n_16,src1_data_stream_0_s_U_n_17,src1_data_stream_0_s_U_n_18}),
        .ram_reg_1({src1_data_stream_0_s_U_n_3,src1_data_stream_0_s_U_n_4,src1_data_stream_0_s_U_n_5,src1_data_stream_0_s_U_n_6,src1_data_stream_0_s_U_n_7,src1_data_stream_0_s_U_n_8,src1_data_stream_0_s_U_n_9,src1_data_stream_0_s_U_n_10}),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n),
        .src1_cols_V_c_empty_n(src1_cols_V_c_empty_n),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n),
        .src1_rows_V_c_empty_n(src1_rows_V_c_empty_n));
  VCC VCC
       (.P(\<const1> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_10),
        .Q(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(AXIvideo2Mat_U0_n_9),
        .Q(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_n_0),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_canny_edge_AXILiteS_s_axi canny_edge_AXILiteS_s_axi_U
       (.CO(exitcond7_i_fu_244_p2),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_AXILiteS_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_AXILiteS_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_AXILiteS_WREADY),
        .Q(AXIvideo2Mat_U0_n_3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .ap_sync_ready(ap_sync_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg(canny_edge_AXILiteS_s_axi_U_n_6),
        .ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg(canny_edge_AXILiteS_s_axi_U_n_2),
        .i_V_reg_3210(i_V_reg_3210),
        .int_ap_done_reg_0(data0),
        .int_ap_done_reg_1(Mat2AXIvideo_U0_n_7),
        .int_ap_idle_reg_0(nonmax_suppression_U0_n_2),
        .int_ap_idle_reg_1(start_for_Duplicasc4_U_n_2),
        .\int_cols_reg[31]_0 (cols),
        .\int_high_threshold_reg[31]_0 (high_threshold),
        .\int_low_threshold_reg[31]_0 (low_threshold),
        .\int_rows_reg[31]_0 (rows),
        .internal_empty_n_reg(canny_edge_AXILiteS_s_axi_U_n_5),
        .interrupt(interrupt),
        .nonmax_suppression_U0_ap_start(nonmax_suppression_U0_ap_start),
        .s_axi_AXILiteS_ARADDR(s_axi_AXILiteS_ARADDR),
        .s_axi_AXILiteS_ARADDR_5_sp_1(canny_edge_AXILiteS_s_axi_U_n_7),
        .s_axi_AXILiteS_ARVALID(s_axi_AXILiteS_ARVALID),
        .s_axi_AXILiteS_AWADDR(s_axi_AXILiteS_AWADDR),
        .s_axi_AXILiteS_AWVALID(s_axi_AXILiteS_AWVALID),
        .s_axi_AXILiteS_BREADY(s_axi_AXILiteS_BREADY),
        .s_axi_AXILiteS_BVALID(s_axi_AXILiteS_BVALID),
        .s_axi_AXILiteS_RDATA(s_axi_AXILiteS_RDATA),
        .s_axi_AXILiteS_RREADY(s_axi_AXILiteS_RREADY),
        .s_axi_AXILiteS_RVALID(s_axi_AXILiteS_RVALID),
        .s_axi_AXILiteS_WDATA(s_axi_AXILiteS_WDATA),
        .s_axi_AXILiteS_WSTRB(s_axi_AXILiteS_WSTRB),
        .s_axi_AXILiteS_WVALID(s_axi_AXILiteS_WVALID),
        .src_cols_V_c44_full_n(src_cols_V_c44_full_n),
        .src_cols_V_c_empty_n(src_cols_V_c_empty_n),
        .src_rows_V_c43_full_n(src_rows_V_c43_full_n),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_0(start_once_reg_0),
        .start_once_reg_reg(canny_edge_AXILiteS_s_axi_U_n_4),
        .start_once_reg_reg_0(canny_edge_AXILiteS_s_axi_U_n_8),
        .start_once_reg_reg_1(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg_n_0),
        .start_once_reg_reg_2(start_for_CvtColoxdS_U_n_2),
        .start_once_reg_reg_3(start_for_Sobel_U0_U_n_0),
        .start_once_reg_reg_4(canny_edges_cols_V_c_U_n_0));
  cv_ov5640_canny_edge_0_0_fifo_w32_d9_A canny_edges_cols_V_c_U
       (.CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .E(canny_edges_cols_V_c_U_n_1),
        .Q(CvtColor_1_U0_n_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .canny_edges_cols_V_c_empty_n(canny_edges_cols_V_c_empty_n),
        .canny_edges_rows_V_c_empty_n(canny_edges_rows_V_c_empty_n),
        .canny_edges_rows_V_c_full_n(canny_edges_rows_V_c_full_n),
        .in(cols),
        .internal_full_n_reg_0(canny_edges_cols_V_c_U_n_0),
        .internal_full_n_reg_1(canny_edges_cols_V_c_U_n_4),
        .internal_full_n_reg_2(canny_edges_cols_V_c_U_n_5),
        .internal_full_n_reg_3(canny_edges_cols_V_c_U_n_6),
        .internal_full_n_reg_4(canny_edges_cols_V_c_U_n_7),
        .low_threshold_c_full_n(low_threshold_c_full_n),
        .mOutPtr110_out(mOutPtr110_out_16),
        .\mOutPtr_reg[4]_0 (src2_rows_V_c_U_n_0),
        .\mOutPtr_reg[4]_1 (canny_edge_AXILiteS_s_axi_U_n_2),
        .\mOutPtr_reg[4]_2 (sobel_gx_cols_V_c_U_n_0),
        .\mOutPtr_reg[4]_3 (src_cols_V_c_U_n_0),
        .out(canny_edges_cols_V_c_dout),
        .src1_cols_V_c_full_n(src1_cols_V_c_full_n),
        .src_bw_cols_V_c_full_n(src_bw_cols_V_c_full_n),
        .src_bw_rows_V_c_full_n(src_bw_rows_V_c_full_n),
        .src_cols_V_c_full_n(src_cols_V_c_full_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n),
        .suppressed_cols_V_c_full_n(suppressed_cols_V_c_full_n),
        .suppressed_rows_V_c_full_n(suppressed_rows_V_c_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A canny_edges_data_str_U
       (.CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .\SRL_SIG_reg[0][7] (hysteresis_U0_n_11),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_17 ),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_18 ),
        .\SRL_SIG_reg[0]_3 (\SRL_SIG_reg[0]_19 ),
        .\SRL_SIG_reg[0]_5 (\SRL_SIG_reg[0]_20 ),
        .\SRL_SIG_reg[1][0] (canny_edges_data_str_U_n_3),
        .\SRL_SIG_reg[1][0]_0 (canny_edges_data_str_U_n_4),
        .\SRL_SIG_reg[1][0]_1 (canny_edges_data_str_U_n_5),
        .\SRL_SIG_reg[1][0]_2 (hysteresis_U0_n_2),
        .\SRL_SIG_reg[1][0]_3 (hysteresis_U0_n_3),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .canny_edges_data_str_empty_n(canny_edges_data_str_empty_n),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .internal_full_n_reg_0(hysteresis_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out_28),
        .\mOutPtr_reg[0]_0 (hysteresis_U0_n_10),
        .or_cond7_i_reg_954_pp0_iter2_reg(or_cond7_i_reg_954_pp0_iter2_reg),
        .shiftReg_ce(shiftReg_ce_2),
        .shiftReg_ce_2(shiftReg_ce_1),
        .shiftReg_ce_4(shiftReg_ce));
  cv_ov5640_canny_edge_0_0_fifo_w32_d9_A_0 canny_edges_rows_V_c_U
       (.CvtColor_1_U0_p_src_cols_V_read(CvtColor_1_U0_p_src_cols_V_read),
        .E(canny_edges_cols_V_c_U_n_1),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .canny_edges_rows_V_c_empty_n(canny_edges_rows_V_c_empty_n),
        .canny_edges_rows_V_c_full_n(canny_edges_rows_V_c_full_n),
        .in(rows),
        .internal_full_n_reg_0(canny_edges_cols_V_c_U_n_0),
        .mOutPtr110_out(mOutPtr110_out_16),
        .out(canny_edges_rows_V_c_dout));
  cv_ov5640_canny_edge_0_0_fifo_w32_d10_A dst_cols_V_c_U
       (.Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(Mat2AXIvideo_U0_n_10),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_307_reg[0] (canny_edges_cols_V_c_U_n_0),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_cols_V_c_full_n(dst_cols_V_c_full_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .if_din(cols),
        .internal_full_n_reg_0(start_for_Mat2AXIyd2_U_n_3),
        .out(dst_cols_V_c_dout));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_1 dst_data_stream_0_V_U
       (.AXI_video_strm_V_data_V_1_load_A(AXI_video_strm_V_data_V_1_load_A),
        .AXI_video_strm_V_data_V_1_load_B(AXI_video_strm_V_data_V_1_load_B),
        .AXI_video_strm_V_data_V_1_payload_A(AXI_video_strm_V_data_V_1_payload_A[7]),
        .AXI_video_strm_V_data_V_1_payload_B(AXI_video_strm_V_data_V_1_payload_B[7]),
        .CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .\SRL_SIG_reg[0][7] (canny_edges_data_str_U_n_3),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_18 ),
        .\SRL_SIG_reg[1][0] (dst_data_stream_0_V_U_n_3),
        .\SRL_SIG_reg[1][0]_0 (dst_data_stream_0_V_U_n_4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_0_V_empty_n(dst_data_stream_0_V_empty_n),
        .dst_data_stream_0_V_full_n(dst_data_stream_0_V_full_n),
        .shiftReg_ce(shiftReg_ce_2));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_2 dst_data_stream_1_V_U
       (.AXI_video_strm_V_data_V_1_load_A(AXI_video_strm_V_data_V_1_load_A),
        .AXI_video_strm_V_data_V_1_load_B(AXI_video_strm_V_data_V_1_load_B),
        .AXI_video_strm_V_data_V_1_payload_A(AXI_video_strm_V_data_V_1_payload_A[15]),
        .AXI_video_strm_V_data_V_1_payload_B(AXI_video_strm_V_data_V_1_payload_B[15]),
        .CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .\SRL_SIG_reg[0][7] (canny_edges_data_str_U_n_4),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_19 ),
        .\SRL_SIG_reg[1][0] (dst_data_stream_1_V_U_n_3),
        .\SRL_SIG_reg[1][0]_0 (dst_data_stream_1_V_U_n_4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_1_V_empty_n(dst_data_stream_1_V_empty_n),
        .dst_data_stream_1_V_full_n(dst_data_stream_1_V_full_n),
        .shiftReg_ce(shiftReg_ce_1));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_3 dst_data_stream_2_V_U
       (.AXI_video_strm_V_data_V_1_load_A(AXI_video_strm_V_data_V_1_load_A),
        .AXI_video_strm_V_data_V_1_load_B(AXI_video_strm_V_data_V_1_load_B),
        .AXI_video_strm_V_data_V_1_payload_A(AXI_video_strm_V_data_V_1_payload_A[23]),
        .AXI_video_strm_V_data_V_1_payload_B(AXI_video_strm_V_data_V_1_payload_B[23]),
        .CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .Mat2AXIvideo_U0_img_data_stream_2_V_read(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .\SRL_SIG_reg[0][7] (canny_edges_data_str_U_n_5),
        .\SRL_SIG_reg[0]_0 (\SRL_SIG_reg[0]_20 ),
        .\SRL_SIG_reg[1][0] (dst_data_stream_2_V_U_n_3),
        .\SRL_SIG_reg[1][0]_0 (dst_data_stream_2_V_U_n_4),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_data_stream_2_V_empty_n(dst_data_stream_2_V_empty_n),
        .dst_data_stream_2_V_full_n(dst_data_stream_2_V_full_n),
        .shiftReg_ce(shiftReg_ce));
  cv_ov5640_canny_edge_0_0_fifo_w32_d10_A_4 dst_rows_V_c_U
       (.Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Mat2AXIvideo_U0_img_cols_V_read(Mat2AXIvideo_U0_img_cols_V_read),
        .Q(Mat2AXIvideo_U0_n_10),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .dst_rows_V_c_full_n(dst_rows_V_c_full_n),
        .if_din(rows),
        .internal_full_n_reg_0(start_for_Mat2AXIyd2_U_n_3),
        .out(dst_rows_V_c_dout),
        .\rows_V_reg_302_reg[0] (canny_edges_cols_V_c_U_n_0));
  cv_ov5640_canny_edge_0_0_fifo_w32_d7_A grad_gd_cols_V_c_U
       (.D(ret_V_2_fu_282_p2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grad_gd_cols_V_c_empty_n(grad_gd_cols_V_c_empty_n),
        .grad_gd_cols_V_c_full_n(grad_gd_cols_V_c_full_n),
        .if_din(cols),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .nonmax_suppression_U0_gd_cols_V_read(nonmax_suppression_U0_gd_cols_V_read),
        .out(grad_gd_cols_V_c_dout),
        .ret_V_1_fu_270_p2(ret_V_1_fu_270_p2));
  cv_ov5640_canny_edge_0_0_fifo_w16_d2_A grad_gd_data_stream_s_U
       (.D(grad_gd_data_stream_s_dout),
        .E(shiftReg_ce_23),
        .\SRL_SIG_reg[0][15] (gradient_decompositi_U0_gd_data_stream_V_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .grad_gd_data_stream_s_full_n(grad_gd_data_stream_s_full_n),
        .internal_full_n_reg_0(gradient_decompositi_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_22),
        .\mOutPtr_reg[0]_0 (gradient_decompositi_U0_n_11),
        .nonmax_suppression_U0_gd_data_stream_V_read(nonmax_suppression_U0_gd_data_stream_V_read));
  cv_ov5640_canny_edge_0_0_fifo_w32_d7_A_5 grad_gd_rows_V_c_U
       (.D(tmp_4_i_fu_276_p2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .grad_gd_rows_V_c_empty_n(grad_gd_rows_V_c_empty_n),
        .grad_gd_rows_V_c_full_n(grad_gd_rows_V_c_full_n),
        .if_din(rows),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .nonmax_suppression_U0_gd_cols_V_read(nonmax_suppression_U0_gd_cols_V_read),
        .out(grad_gd_rows_V_c_dout),
        .ret_V_fu_260_p2(ret_V_fu_260_p2));
  cv_ov5640_canny_edge_0_0_gradient_decompositi gradient_decompositi_U0
       (.CO(exitcond1_i_fu_187_p2),
        .E(shiftReg_ce_23),
        .Q({ap_CS_fsm_state2_26,gradient_decompositi_U0_n_2}),
        .SS(ap_rst_n_inv),
        .\abs_g_i_reg_745_reg[13]_0 (gradient_decompositi_U0_gd_data_stream_V_din),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(gradient_decompositi_U0_n_11),
        .ap_rst_n(ap_rst_n),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .grad_gd_data_stream_s_full_n(grad_gd_data_stream_s_full_n),
        .gradient_decompositi_U0_ap_ready(gradient_decompositi_U0_ap_ready),
        .gradient_decompositi_U0_ap_start(gradient_decompositi_U0_ap_start),
        .gradient_decompositi_U0_gx_cols_V_read(gradient_decompositi_U0_gx_cols_V_read),
        .gradient_decompositi_U0_gx_data_stream_V_read(gradient_decompositi_U0_gx_data_stream_V_read),
        .if_dout(sobel_gx_cols_V_c_dout),
        .internal_empty_n_reg(gradient_decompositi_U0_n_5),
        .internal_empty_n_reg_0(gradient_decompositi_U0_n_7),
        .internal_empty_n_reg_1(gradient_decompositi_U0_n_13),
        .internal_empty_n_reg_2(gradient_decompositi_U0_n_14),
        .internal_empty_n_reg_3(gradient_decompositi_U0_n_15),
        .mOutPtr110_out(mOutPtr110_out_25),
        .mOutPtr110_out_0(mOutPtr110_out_24),
        .mOutPtr110_out_1(mOutPtr110_out_22),
        .mOutPtr110_out_2(mOutPtr110_out_21),
        .\mOutPtr_reg[0] (Sobel_U0_n_20),
        .\mOutPtr_reg[0]_0 (sobel_gx_data_stream_U_n_0),
        .\mOutPtr_reg[0]_1 (Sobel_1_U0_n_20),
        .\mOutPtr_reg[0]_2 (sobel_gy_data_stream_U_n_0),
        .\mOutPtr_reg[3] (canny_edge_AXILiteS_s_axi_U_n_8),
        .nonmax_suppression_U0_gd_data_stream_V_read(nonmax_suppression_U0_gd_data_stream_V_read),
        .or_cond19_i_fu_263_p2(or_cond19_i_fu_263_p2),
        .or_cond4_i_fu_333_p2(or_cond4_i_fu_333_p2),
        .or_cond9_i_fu_295_p2(or_cond9_i_fu_295_p2),
        .\rows_V_reg_653_reg[31]_0 (sobel_gx_rows_V_c_dout),
        .sobel_gx_cols_V_c_empty_n(sobel_gx_cols_V_c_empty_n),
        .sobel_gx_data_stream_dout({sobel_gx_data_stream_dout[15],sobel_gx_data_stream_dout[13],sobel_gx_data_stream_dout[10:0]}),
        .sobel_gx_data_stream_empty_n(sobel_gx_data_stream_empty_n),
        .sobel_gx_rows_V_c_empty_n(sobel_gx_rows_V_c_empty_n),
        .sobel_gy_data_stream_dout({sobel_gy_data_stream_dout[15],sobel_gy_data_stream_dout[13],sobel_gy_data_stream_dout[10:0]}),
        .sobel_gy_data_stream_empty_n(sobel_gy_data_stream_empty_n),
        .start_for_gradient_decompositi_U0_full_n(start_for_gradient_decompositi_U0_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d8_A high_threshold_c_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .high_threshold_c_empty_n(high_threshold_c_empty_n),
        .high_threshold_c_full_n(high_threshold_c_full_n),
        .hysteresis_U0_threshold_high_read(hysteresis_U0_threshold_high_read),
        .in(high_threshold),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(high_threshold_c_dout));
  cv_ov5640_canny_edge_0_0_hysteresis hysteresis_U0
       (.CO(tmp_24_i_fu_320_p2),
        .CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .D(tmp_i_fu_304_p2),
        .Q({ap_CS_fsm_state2_29,hysteresis_U0_n_6}),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_17 ),
        .SS(ap_rst_n_inv),
        .\ap_CS_fsm_reg[0]_0 (low_threshold_c_U_n_0),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3_reg_0(hysteresis_U0_n_2),
        .ap_rst_n(ap_rst_n),
        .canny_edges_data_str_empty_n(canny_edges_data_str_empty_n),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .\cols_V_reg_863_reg[31]_0 (suppressed_cols_V_c_dout),
        .\element_gd_i_fu_148_reg[13]_0 (suppressed_data_stre_dout),
        .high_threshold_c_empty_n(high_threshold_c_empty_n),
        .hysteresis_U0_ap_ready(hysteresis_U0_ap_ready),
        .hysteresis_U0_ap_start(hysteresis_U0_ap_start),
        .hysteresis_U0_src_data_stream_V_read(hysteresis_U0_src_data_stream_V_read),
        .hysteresis_U0_threshold_high_read(hysteresis_U0_threshold_high_read),
        .if_dout(suppressed_rows_V_c_dout),
        .internal_empty_n_reg(hysteresis_U0_n_13),
        .low_threshold_c_empty_n(low_threshold_c_empty_n),
        .mOutPtr110_out(mOutPtr110_out_28),
        .mOutPtr110_out_0(mOutPtr110_out_27),
        .\mOutPtr_reg[3] (canny_edge_AXILiteS_s_axi_U_n_8),
        .or_cond7_i_reg_954_pp0_iter2_reg(or_cond7_i_reg_954_pp0_iter2_reg),
        .\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 (hysteresis_U0_n_3),
        .\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_1 (hysteresis_U0_n_10),
        .ret_V_3_fu_298_p2(ret_V_3_fu_298_p2),
        .\ret_V_4_reg_883_reg[32]_0 (ret_V_4_fu_310_p2),
        .ret_V_fu_288_p2(ret_V_fu_288_p2),
        .start_for_hysteresis_U0_full_n(start_for_hysteresis_U0_full_n),
        .suppressed_cols_V_c_empty_n(suppressed_cols_V_c_empty_n),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .suppressed_rows_V_c_empty_n(suppressed_rows_V_c_empty_n),
        .\threshold_high_read_reg_845_reg[31]_0 (high_threshold_c_dout),
        .\threshold_low_read_reg_840_reg[31]_0 (low_threshold_c_dout),
        .\tmp_40_i_reg_958_reg[0]_0 (hysteresis_U0_n_11));
  cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_6 low_threshold_c_U
       (.SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .high_threshold_c_empty_n(high_threshold_c_empty_n),
        .hysteresis_U0_ap_start(hysteresis_U0_ap_start),
        .hysteresis_U0_threshold_high_read(hysteresis_U0_threshold_high_read),
        .in(low_threshold),
        .internal_empty_n_reg_0(low_threshold_c_U_n_0),
        .low_threshold_c_empty_n(low_threshold_c_empty_n),
        .low_threshold_c_full_n(low_threshold_c_full_n),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(low_threshold_c_dout),
        .suppressed_cols_V_c_empty_n(suppressed_cols_V_c_empty_n),
        .suppressed_rows_V_c_empty_n(suppressed_rows_V_c_empty_n));
  cv_ov5640_canny_edge_0_0_nonmax_suppression nonmax_suppression_U0
       (.CO(tmp_6_i_fu_292_p2),
        .D(grad_gd_rows_V_c_dout),
        .E(shiftReg_ce_32),
        .Q({ap_CS_fsm_state2_33,nonmax_suppression_U0_n_2}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_797_reg[31]_0 (grad_gd_cols_V_c_dout),
        .\element_gd_i_fu_132_reg[15]_0 (grad_gd_data_stream_s_dout),
        .grad_gd_cols_V_c_empty_n(grad_gd_cols_V_c_empty_n),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .grad_gd_rows_V_c_empty_n(grad_gd_rows_V_c_empty_n),
        .hysteresis_U0_src_data_stream_V_read(hysteresis_U0_src_data_stream_V_read),
        .internal_empty_n_reg(nonmax_suppression_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out_31),
        .mOutPtr110_out_0(mOutPtr110_out_30),
        .\mOutPtr_reg[1] (canny_edge_AXILiteS_s_axi_U_n_8),
        .nonmax_suppression_U0_ap_ready(nonmax_suppression_U0_ap_ready),
        .nonmax_suppression_U0_ap_start(nonmax_suppression_U0_ap_start),
        .nonmax_suppression_U0_gd_cols_V_read(nonmax_suppression_U0_gd_cols_V_read),
        .\or_cond4_i_reg_887_pp0_iter2_reg_reg[0]_0 (nonmax_suppression_U0_n_6),
        .\or_cond_i_reg_867_reg[0]_0 (nonmax_suppression_U0_gd_data_stream_V_read),
        .ret_V_1_fu_270_p2(ret_V_1_fu_270_p2),
        .\ret_V_2_reg_817_reg[32]_0 (ret_V_2_fu_282_p2),
        .ret_V_fu_260_p2(ret_V_fu_260_p2),
        .start_for_nonmax_suppression_U0_full_n(start_for_nonmax_suppression_U0_full_n),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .suppressed_data_stre_full_n(suppressed_data_stre_full_n),
        .\tmp_2_reg_891_reg[13]_0 (nonmax_suppression_U0_dst_data_stream_V_din),
        .\tmp_4_i_reg_812_reg[32]_0 (tmp_4_i_fu_276_p2));
  cv_ov5640_canny_edge_0_0_fifo_w32_d6_A sobel_gx_cols_V_c_U
       (.Q(gradient_decompositi_U0_n_2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_658_reg[31] (cols),
        .grad_gd_cols_V_c_full_n(grad_gd_cols_V_c_full_n),
        .grad_gd_rows_V_c_full_n(grad_gd_rows_V_c_full_n),
        .gradient_decompositi_U0_ap_start(gradient_decompositi_U0_ap_start),
        .gradient_decompositi_U0_gx_cols_V_read(gradient_decompositi_U0_gx_cols_V_read),
        .internal_full_n_reg_0(sobel_gx_cols_V_c_U_n_0),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(sobel_gx_cols_V_c_dout),
        .sobel_gx_cols_V_c_empty_n(sobel_gx_cols_V_c_empty_n),
        .sobel_gx_rows_V_c_empty_n(sobel_gx_rows_V_c_empty_n),
        .sobel_gx_rows_V_c_full_n(sobel_gx_rows_V_c_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_7 sobel_gx_data_stream_U
       (.CO(tmp_91_i_fu_225_p2),
        .D({Sobel_U0_p_dst_data_stream_V_din[15:14],Sobel_U0_p_dst_data_stream_V_din[10:0]}),
        .E(shiftReg_ce_12),
        .\SRL_SIG_reg[1][15] (tmp_107_i_fu_321_p2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradient_decompositi_U0_gx_data_stream_V_read(gradient_decompositi_U0_gx_data_stream_V_read),
        .internal_full_n_reg_0(gradient_decompositi_U0_n_13),
        .mOutPtr110_out(mOutPtr110_out_25),
        .\mOutPtr_reg[0]_0 (sobel_gx_data_stream_U_n_0),
        .\mOutPtr_reg[0]_1 (gradient_decompositi_U0_n_5),
        .\mOutPtr_reg[1]_0 (Sobel_U0_n_20),
        .sobel_gx_data_stream_dout({sobel_gx_data_stream_dout[15],sobel_gx_data_stream_dout[13],sobel_gx_data_stream_dout[10:0]}),
        .sobel_gx_data_stream_empty_n(sobel_gx_data_stream_empty_n),
        .sobel_gx_data_stream_full_n(sobel_gx_data_stream_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d6_A_8 sobel_gx_rows_V_c_U
       (.Q(gradient_decompositi_U0_n_2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradient_decompositi_U0_ap_start(gradient_decompositi_U0_ap_start),
        .gradient_decompositi_U0_gx_cols_V_read(gradient_decompositi_U0_gx_cols_V_read),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(sobel_gx_rows_V_c_dout),
        .\rows_V_reg_653_reg[31] (rows),
        .sobel_gx_cols_V_c_empty_n(sobel_gx_cols_V_c_empty_n),
        .sobel_gx_rows_V_c_empty_n(sobel_gx_rows_V_c_empty_n),
        .sobel_gx_rows_V_c_full_n(sobel_gx_rows_V_c_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_9 sobel_gy_data_stream_U
       (.CO(tmp_91_i_fu_225_p2),
        .D({Sobel_1_U0_p_dst_data_stream_V_din[15:14],Sobel_1_U0_p_dst_data_stream_V_din[10:0]}),
        .E(shiftReg_ce_10),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradient_decompositi_U0_gx_data_stream_V_read(gradient_decompositi_U0_gx_data_stream_V_read),
        .internal_full_n_reg_0(gradient_decompositi_U0_n_14),
        .mOutPtr110_out(mOutPtr110_out_24),
        .\mOutPtr_reg[0]_0 (sobel_gy_data_stream_U_n_0),
        .\mOutPtr_reg[0]_1 (gradient_decompositi_U0_n_7),
        .\mOutPtr_reg[1]_0 (Sobel_1_U0_n_20),
        .or_cond19_i_fu_263_p2(or_cond19_i_fu_263_p2),
        .or_cond4_i_fu_333_p2(or_cond4_i_fu_333_p2),
        .\or_cond4_i_reg_715_reg[0] (tmp_107_i_fu_321_p2),
        .or_cond9_i_fu_295_p2(or_cond9_i_fu_295_p2),
        .sobel_gx_data_stream_dout(sobel_gx_data_stream_dout[15]),
        .sobel_gy_data_stream_dout({sobel_gy_data_stream_dout[15],sobel_gy_data_stream_dout[13],sobel_gy_data_stream_dout[10:0]}),
        .sobel_gy_data_stream_empty_n(sobel_gy_data_stream_empty_n),
        .sobel_gy_data_stream_full_n(sobel_gy_data_stream_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d5_A src1_cols_V_c_U
       (.Q(Sobel_U0_n_22),
        .SS(ap_rst_n_inv),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .Sobel_U0_p_src_cols_V_read(Sobel_U0_p_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(src1_cols_V_c_dout),
        .\p_src_cols_V_read_reg_121_reg[31] (cols),
        .src1_cols_V_c_empty_n(src1_cols_V_c_empty_n),
        .src1_cols_V_c_full_n(src1_cols_V_c_full_n),
        .src1_rows_V_c_empty_n(src1_rows_V_c_empty_n));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_10 src1_data_stream_0_s_U
       (.D(src_bw_data_stream_0_dout),
        .DIADI(src1_data_stream_0_s_dout),
        .DOBDO(\grp_Filter2D_fu_92/k_buf_0_val_3_q0_15 ),
        .E(shiftReg_ce_9),
        .\SRL_SIG_reg[1][7] ({src1_data_stream_0_s_U_n_3,src1_data_stream_0_s_U_n_4,src1_data_stream_0_s_U_n_5,src1_data_stream_0_s_U_n_6,src1_data_stream_0_s_U_n_7,src1_data_stream_0_s_U_n_8,src1_data_stream_0_s_U_n_9,src1_data_stream_0_s_U_n_10}),
        .\SRL_SIG_reg[1][7]_0 ({src1_data_stream_0_s_U_n_11,src1_data_stream_0_s_U_n_12,src1_data_stream_0_s_U_n_13,src1_data_stream_0_s_U_n_14,src1_data_stream_0_s_U_n_15,src1_data_stream_0_s_U_n_16,src1_data_stream_0_s_U_n_17,src1_data_stream_0_s_U_n_18}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_13),
        .\mOutPtr_reg[0]_0 (src1_data_stream_0_s_U_n_0),
        .\mOutPtr_reg[0]_1 (Sobel_U0_n_17),
        .\mOutPtr_reg[1]_0 (Sobel_U0_n_25),
        .ram_reg(Sobel_U0_n_16),
        .ram_reg_0(\grp_Filter2D_fu_92/k_buf_0_val_4_q0_14 ),
        .src1_data_stream_0_s_empty_n(src1_data_stream_0_s_empty_n),
        .src1_data_stream_0_s_full_n(src1_data_stream_0_s_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_11 src1_rows_V_c_U
       (.Q(Sobel_U0_n_22),
        .SS(ap_rst_n_inv),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .Sobel_U0_p_src_cols_V_read(Sobel_U0_p_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(src1_rows_V_c_dout),
        .\p_src_rows_V_read_reg_116_reg[31] (rows),
        .src1_cols_V_c_empty_n(src1_cols_V_c_empty_n),
        .src1_rows_V_c_empty_n(src1_rows_V_c_empty_n),
        .src1_rows_V_c_full_n(src1_rows_V_c_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_12 src2_cols_V_c_U
       (.Q(Sobel_1_U0_n_22),
        .SS(ap_rst_n_inv),
        .Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .Sobel_1_U0_p_src_cols_V_read(Sobel_1_U0_p_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(src2_cols_V_c_dout),
        .\p_src_cols_V_read_reg_121_reg[31] (cols),
        .src2_cols_V_c_empty_n(src2_cols_V_c_empty_n),
        .src2_cols_V_c_full_n(src2_cols_V_c_full_n),
        .src2_rows_V_c_empty_n(src2_rows_V_c_empty_n));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_13 src2_data_stream_0_s_U
       (.D(src_bw_data_stream_0_dout),
        .DIADI(src2_data_stream_0_s_dout),
        .DOBDO(\grp_Filter2D_fu_92/k_buf_0_val_3_q0 ),
        .\SRL_SIG_reg[0][7] (Duplicate_U0_src_data_stream_V_read),
        .\SRL_SIG_reg[1][7] ({src2_data_stream_0_s_U_n_3,src2_data_stream_0_s_U_n_4,src2_data_stream_0_s_U_n_5,src2_data_stream_0_s_U_n_6,src2_data_stream_0_s_U_n_7,src2_data_stream_0_s_U_n_8,src2_data_stream_0_s_U_n_9,src2_data_stream_0_s_U_n_10}),
        .\SRL_SIG_reg[1][7]_0 ({src2_data_stream_0_s_U_n_11,src2_data_stream_0_s_U_n_12,src2_data_stream_0_s_U_n_13,src2_data_stream_0_s_U_n_14,src2_data_stream_0_s_U_n_15,src2_data_stream_0_s_U_n_16,src2_data_stream_0_s_U_n_17,src2_data_stream_0_s_U_n_18}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_11),
        .\mOutPtr_reg[0]_0 (src2_data_stream_0_s_U_n_0),
        .\mOutPtr_reg[0]_1 (Sobel_1_U0_n_17),
        .\mOutPtr_reg[1]_0 (Sobel_1_U0_n_24),
        .ram_reg(Sobel_1_U0_n_16),
        .ram_reg_0(\grp_Filter2D_fu_92/k_buf_0_val_4_q0 ),
        .src2_data_stream_0_s_empty_n(src2_data_stream_0_s_empty_n),
        .src2_data_stream_0_s_full_n(src2_data_stream_0_s_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_14 src2_rows_V_c_U
       (.Q(Sobel_1_U0_n_22),
        .SS(ap_rst_n_inv),
        .Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .Sobel_1_U0_p_src_cols_V_read(Sobel_1_U0_p_src_cols_V_read),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(src2_rows_V_c_U_n_0),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(src2_rows_V_c_dout),
        .\p_src_rows_V_read_reg_116_reg[31] (rows),
        .src2_cols_V_c_empty_n(src2_cols_V_c_empty_n),
        .src2_cols_V_c_full_n(src2_cols_V_c_full_n),
        .src2_rows_V_c_empty_n(src2_rows_V_c_empty_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d4_A src_bw_cols_V_c_U
       (.Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_cols_V_read(Duplicate_U0_src_cols_V_read),
        .Q(Duplicate_U0_n_5),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_197_reg[31] (cols),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .\mOutPtr_reg[2]_0 (canny_edges_cols_V_c_U_n_7),
        .out(src_bw_cols_V_c_dout),
        .src_bw_cols_V_c_empty_n(src_bw_cols_V_c_empty_n),
        .src_bw_cols_V_c_full_n(src_bw_cols_V_c_full_n),
        .src_bw_rows_V_c_empty_n(src_bw_rows_V_c_empty_n));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_15 src_bw_data_stream_0_U
       (.D(src_bw_data_stream_0_dout),
        .E(shiftReg_ce_5),
        .\SRL_SIG_reg[0][7] (CvtColor_U0_p_dst_data_stream_V_din),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(CvtColor_U0_n_9),
        .mOutPtr110_out(mOutPtr110_out_4),
        .\mOutPtr_reg[0]_0 (CvtColor_U0_n_7),
        .\mOutPtr_reg[0]_1 (Duplicate_U0_src_data_stream_V_read),
        .src_bw_data_stream_0_empty_n(src_bw_data_stream_0_empty_n),
        .src_bw_data_stream_0_full_n(src_bw_data_stream_0_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d4_A_16 src_bw_rows_V_c_U
       (.Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Duplicate_U0_src_cols_V_read(Duplicate_U0_src_cols_V_read),
        .Q(Duplicate_U0_n_5),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_cols_V_c_full_n(dst_cols_V_c_full_n),
        .internal_full_n_reg_0(src_bw_rows_V_c_U_n_2),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .\mOutPtr_reg[2]_0 (canny_edges_cols_V_c_U_n_6),
        .out(src_bw_rows_V_c_dout),
        .\rows_V_reg_192_reg[31] (rows),
        .src1_rows_V_c_full_n(src1_rows_V_c_full_n),
        .src_bw_cols_V_c_empty_n(src_bw_cols_V_c_empty_n),
        .src_bw_cols_V_c_full_n(src_bw_cols_V_c_full_n),
        .src_bw_rows_V_c_empty_n(src_bw_rows_V_c_empty_n),
        .src_bw_rows_V_c_full_n(src_bw_rows_V_c_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d2_A src_cols_V_c44_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .D(src_cols_V_c44_dout),
        .\SRL_SIG_reg[0][31] (src_cols_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_6),
        .src_cols_V_c44_empty_n(src_cols_V_c44_empty_n),
        .src_cols_V_c44_full_n(src_cols_V_c44_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_17 src_cols_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .\SRL_SIG_reg[0][31] (cols),
        .\SRL_SIG_reg[1][0] (canny_edges_cols_V_c_U_n_0),
        .\SRL_SIG_reg[1][31] (src_cols_V_c_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_rows_V_c_full_n(dst_rows_V_c_full_n),
        .high_threshold_c_full_n(high_threshold_c_full_n),
        .int_ap_ready_i_2(src_bw_rows_V_c_U_n_2),
        .internal_empty_n_reg_0(canny_edges_cols_V_c_U_n_5),
        .internal_full_n_reg_0(src_cols_V_c_U_n_0),
        .src_cols_V_c_empty_n(src_cols_V_c_empty_n),
        .src_cols_V_c_full_n(src_cols_V_c_full_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_18 src_data_stream_0_V_U
       (.B(src_data_stream_0_V_dout),
        .CvtColor_U0_p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
        .\SRL_SIG_reg[1][0] (AXIvideo2Mat_U0_n_2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(AXIvideo2Mat_U0_img_data_stream_0_V_din),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_0_V_full_n(src_data_stream_0_V_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_19 src_data_stream_1_V_U
       (.CvtColor_U0_p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
        .\SRL_SIG_reg[1][0] (AXIvideo2Mat_U0_n_2),
        .\SRL_SIG_reg[1][7] (src_data_stream_1_V_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(AXIvideo2Mat_U0_img_data_stream_1_V_din),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_1_V_full_n(src_data_stream_1_V_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_20 src_data_stream_2_V_U
       (.CvtColor_U0_p_src_data_stream_1_V_read(CvtColor_U0_p_src_data_stream_1_V_read),
        .\SRL_SIG_reg[1][0] (AXIvideo2Mat_U0_n_2),
        .\SRL_SIG_reg[1][7] (src_data_stream_2_V_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .if_din(AXIvideo2Mat_U0_img_data_stream_2_V_din),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .src_data_stream_2_V_full_n(src_data_stream_2_V_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_21 src_rows_V_c43_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .D(src_rows_V_c_dout),
        .\SRL_SIG_reg[1][31] (src_rows_V_c43_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(AXIvideo2Mat_U0_n_5),
        .src_rows_V_c43_empty_n(src_rows_V_c43_empty_n),
        .src_rows_V_c43_full_n(src_rows_V_c43_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_22 src_rows_V_c_U
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(src_rows_V_c_dout),
        .\SRL_SIG_reg[0][31] (rows),
        .\SRL_SIG_reg[1][0] (canny_edges_cols_V_c_U_n_0),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_empty_n_reg_0(canny_edges_cols_V_c_U_n_4),
        .src_rows_V_c_empty_n(src_rows_V_c_empty_n),
        .src_rows_V_c_full_n(src_rows_V_c_full_n));
  cv_ov5640_canny_edge_0_0_start_for_CvtColoxdS start_for_CvtColoxdS_U
       (.CO(tmp_i_fu_202_p2),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .Q(ap_CS_fsm_state2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(start_for_CvtColoxdS_U_n_2),
        .internal_full_n_reg_1(CvtColor_1_U0_n_7),
        .mOutPtr110_out(mOutPtr110_out),
        .\mOutPtr_reg[0]_0 (canny_edge_AXILiteS_s_axi_U_n_8),
        .start_for_CvtColor_1_U0_full_n(start_for_CvtColor_1_U0_full_n),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n),
        .start_for_nonmax_suppression_U0_full_n(start_for_nonmax_suppression_U0_full_n));
  cv_ov5640_canny_edge_0_0_start_for_CvtColozec start_for_CvtColozec_U
       (.CO(tmp_i_fu_221_p2),
        .CvtColor_U0_ap_ready(CvtColor_U0_ap_ready),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .CvtColor_U0_p_src_rows_V_read(CvtColor_U0_p_src_rows_V_read),
        .Q({ap_CS_fsm_state2_6,CvtColor_U0_n_1}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_3),
        .\mOutPtr_reg[0]_0 (canny_edge_AXILiteS_s_axi_U_n_6),
        .\mOutPtr_reg[1]_0 (AXIvideo2Mat_U0_n_8),
        .src_cols_V_c44_empty_n(src_cols_V_c44_empty_n),
        .src_rows_V_c43_empty_n(src_rows_V_c43_empty_n),
        .start_for_CvtColor_U0_full_n(start_for_CvtColor_U0_full_n),
        .start_once_reg(start_once_reg_0));
  cv_ov5640_canny_edge_0_0_start_for_Duplicasc4 start_for_Duplicasc4_U
       (.CO(exitcond8_i_fu_170_p2),
        .CvtColor_1_U0_ap_start(CvtColor_1_U0_ap_start),
        .CvtColor_U0_ap_start(CvtColor_U0_ap_start),
        .Duplicate_U0_ap_ready(Duplicate_U0_ap_ready),
        .Duplicate_U0_ap_start(Duplicate_U0_ap_start),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(CvtColor_1_U0_n_6),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .int_ap_idle_i_4_0(Mat2AXIvideo_U0_n_10),
        .int_ap_idle_reg(CvtColor_U0_n_1),
        .int_ap_idle_reg_0(Sobel_U0_n_23),
        .internal_empty_n_reg_0(start_for_Duplicasc4_U_n_2),
        .mOutPtr110_out(mOutPtr110_out_8),
        .\mOutPtr_reg[0]_0 ({ap_CS_fsm_state2_7,Duplicate_U0_n_5}),
        .\mOutPtr_reg[0]_1 (canny_edge_AXILiteS_s_axi_U_n_8),
        .start_for_Duplicate_U0_full_n(start_for_Duplicate_U0_full_n));
  cv_ov5640_canny_edge_0_0_start_for_Mat2AXIyd2 start_for_Mat2AXIyd2_U
       (.CO(exitcond7_i_fu_244_p2),
        .Mat2AXIvideo_U0_ap_done(Mat2AXIvideo_U0_ap_done),
        .Mat2AXIvideo_U0_ap_start(Mat2AXIvideo_U0_ap_start),
        .Q(Mat2AXIvideo_U0_n_10),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dst_cols_V_c_empty_n(dst_cols_V_c_empty_n),
        .dst_rows_V_c_empty_n(dst_rows_V_c_empty_n),
        .i_V_reg_3210(i_V_reg_3210),
        .internal_empty_n_reg_0(start_for_Mat2AXIyd2_U_n_2),
        .internal_empty_n_reg_1(start_for_Mat2AXIyd2_U_n_3),
        .internal_full_n_reg_0(Mat2AXIvideo_U0_n_18),
        .internal_full_n_reg_1(canny_edge_AXILiteS_s_axi_U_n_8),
        .start_for_Mat2AXIvideo_U0_full_n(start_for_Mat2AXIvideo_U0_full_n));
  cv_ov5640_canny_edge_0_0_start_for_Sobel_1tde start_for_Sobel_1tde_U
       (.SS(ap_rst_n_inv),
        .Sobel_1_U0_ap_ready(Sobel_1_U0_ap_ready),
        .Sobel_1_U0_ap_start(Sobel_1_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\mOutPtr_reg[0]_0 (canny_edge_AXILiteS_s_axi_U_n_8),
        .start_for_Sobel_1_U0_full_n(start_for_Sobel_1_U0_full_n));
  cv_ov5640_canny_edge_0_0_start_for_Sobel_U0 start_for_Sobel_U0_U
       (.SS(ap_rst_n_inv),
        .Sobel_U0_ap_ready(Sobel_U0_ap_ready),
        .Sobel_U0_ap_start(Sobel_U0_ap_start),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .internal_full_n_reg_0(start_for_Sobel_U0_U_n_0),
        .\mOutPtr_reg[0]_0 (canny_edge_AXILiteS_s_axi_U_n_8),
        .start_for_Sobel_1_U0_full_n(start_for_Sobel_1_U0_full_n),
        .start_for_gradient_decompositi_U0_full_n(start_for_gradient_decompositi_U0_full_n),
        .start_for_hysteresis_U0_full_n(start_for_hysteresis_U0_full_n));
  cv_ov5640_canny_edge_0_0_start_for_gradienudo start_for_gradienudo_U
       (.CO(exitcond1_i_fu_187_p2),
        .Q({ap_CS_fsm_state2_26,gradient_decompositi_U0_n_2}),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .gradient_decompositi_U0_ap_ready(gradient_decompositi_U0_ap_ready),
        .gradient_decompositi_U0_ap_start(gradient_decompositi_U0_ap_start),
        .gradient_decompositi_U0_gx_cols_V_read(gradient_decompositi_U0_gx_cols_V_read),
        .hysteresis_U0_ap_start(hysteresis_U0_ap_start),
        .int_ap_idle_i_8(hysteresis_U0_n_6),
        .internal_empty_n_reg_0(start_for_gradienudo_U_n_3),
        .mOutPtr110_out(mOutPtr110_out_21),
        .\mOutPtr_reg[0]_0 (canny_edge_AXILiteS_s_axi_U_n_8),
        .sobel_gx_cols_V_c_empty_n(sobel_gx_cols_V_c_empty_n),
        .sobel_gx_rows_V_c_empty_n(sobel_gx_rows_V_c_empty_n),
        .start_for_gradient_decompositi_U0_full_n(start_for_gradient_decompositi_U0_full_n));
  cv_ov5640_canny_edge_0_0_start_for_hysterewdI start_for_hysterewdI_U
       (.CO(tmp_24_i_fu_320_p2),
        .Q(ap_CS_fsm_state2_29),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .hysteresis_U0_ap_ready(hysteresis_U0_ap_ready),
        .hysteresis_U0_ap_start(hysteresis_U0_ap_start),
        .mOutPtr110_out(mOutPtr110_out_27),
        .\mOutPtr_reg[0]_0 (canny_edge_AXILiteS_s_axi_U_n_8),
        .start_for_hysteresis_U0_full_n(start_for_hysteresis_U0_full_n));
  cv_ov5640_canny_edge_0_0_start_for_nonmax_vdy start_for_nonmax_vdy_U
       (.CO(tmp_6_i_fu_292_p2),
        .Q(ap_CS_fsm_state2_33),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .mOutPtr110_out(mOutPtr110_out_30),
        .\mOutPtr_reg[0]_0 (canny_edge_AXILiteS_s_axi_U_n_8),
        .nonmax_suppression_U0_ap_ready(nonmax_suppression_U0_ap_ready),
        .nonmax_suppression_U0_ap_start(nonmax_suppression_U0_ap_start),
        .start_for_nonmax_suppression_U0_full_n(start_for_nonmax_suppression_U0_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_23 suppressed_cols_V_c_U
       (.D(ret_V_4_fu_310_p2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\cols_V_reg_863_reg[31] (cols),
        .hysteresis_U0_threshold_high_read(hysteresis_U0_threshold_high_read),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(suppressed_cols_V_c_dout),
        .ret_V_3_fu_298_p2(ret_V_3_fu_298_p2),
        .suppressed_cols_V_c_empty_n(suppressed_cols_V_c_empty_n),
        .suppressed_cols_V_c_full_n(suppressed_cols_V_c_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_24 suppressed_data_stre_U
       (.D(nonmax_suppression_U0_dst_data_stream_V_din),
        .E(shiftReg_ce_32),
        .\SRL_SIG_reg[1][13] (suppressed_data_stre_dout),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .hysteresis_U0_src_data_stream_V_read(hysteresis_U0_src_data_stream_V_read),
        .internal_full_n_reg_0(nonmax_suppression_U0_n_8),
        .mOutPtr110_out(mOutPtr110_out_31),
        .\mOutPtr_reg[0]_0 (nonmax_suppression_U0_n_6),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .suppressed_data_stre_full_n(suppressed_data_stre_full_n));
  cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_25 suppressed_rows_V_c_U
       (.D(tmp_i_fu_304_p2),
        .SS(ap_rst_n_inv),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .hysteresis_U0_threshold_high_read(hysteresis_U0_threshold_high_read),
        .\mOutPtr_reg[0]_0 (canny_edges_cols_V_c_U_n_0),
        .out(suppressed_rows_V_c_dout),
        .ret_V_fu_288_p2(ret_V_fu_288_p2),
        .\rows_V_reg_858_reg[31] (rows),
        .suppressed_rows_V_c_empty_n(suppressed_rows_V_c_empty_n),
        .suppressed_rows_V_c_full_n(suppressed_rows_V_c_full_n));
endmodule

(* ORIG_REF_NAME = "canny_edge_AXILiteS_s_axi" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_AXILiteS_s_axi
   (int_ap_done_reg_0,
    SS,
    ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg,
    ap_start,
    start_once_reg_reg,
    internal_empty_n_reg,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg,
    s_axi_AXILiteS_ARADDR_5_sp_1,
    start_once_reg_reg_0,
    s_axi_AXILiteS_BVALID,
    \FSM_onehot_wstate_reg[2]_0 ,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_AXILiteS_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    \int_rows_reg[31]_0 ,
    \int_cols_reg[31]_0 ,
    \int_low_threshold_reg[31]_0 ,
    \int_high_threshold_reg[31]_0 ,
    s_axi_AXILiteS_RDATA,
    interrupt,
    ap_clk,
    int_ap_done_reg_1,
    ap_sync_ready,
    s_axi_AXILiteS_WDATA,
    s_axi_AXILiteS_WSTRB,
    start_once_reg_reg_1,
    start_once_reg,
    start_once_reg_reg_2,
    start_once_reg_reg_3,
    start_once_reg_reg_4,
    src_cols_V_c_empty_n,
    src_cols_V_c44_full_n,
    src_rows_V_c43_full_n,
    src_rows_V_c_empty_n,
    ap_sync_reg_AXIvideo2Mat_U0_ap_ready,
    start_for_CvtColor_U0_full_n,
    start_once_reg_0,
    Q,
    int_ap_idle_reg_0,
    nonmax_suppression_U0_ap_start,
    int_ap_idle_reg_1,
    ap_rst_n,
    s_axi_AXILiteS_ARADDR,
    s_axi_AXILiteS_AWADDR,
    i_V_reg_3210,
    CO,
    s_axi_AXILiteS_ARVALID,
    s_axi_AXILiteS_RREADY,
    s_axi_AXILiteS_AWVALID,
    s_axi_AXILiteS_WVALID,
    s_axi_AXILiteS_BREADY);
  output [0:0]int_ap_done_reg_0;
  output [0:0]SS;
  output ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg;
  output ap_start;
  output start_once_reg_reg;
  output internal_empty_n_reg;
  output ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  output s_axi_AXILiteS_ARADDR_5_sp_1;
  output start_once_reg_reg_0;
  output s_axi_AXILiteS_BVALID;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_AXILiteS_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [31:0]\int_rows_reg[31]_0 ;
  output [31:0]\int_cols_reg[31]_0 ;
  output [31:0]\int_low_threshold_reg[31]_0 ;
  output [31:0]\int_high_threshold_reg[31]_0 ;
  output [31:0]s_axi_AXILiteS_RDATA;
  output interrupt;
  input ap_clk;
  input int_ap_done_reg_1;
  input ap_sync_ready;
  input [31:0]s_axi_AXILiteS_WDATA;
  input [3:0]s_axi_AXILiteS_WSTRB;
  input start_once_reg_reg_1;
  input start_once_reg;
  input start_once_reg_reg_2;
  input start_once_reg_reg_3;
  input start_once_reg_reg_4;
  input src_cols_V_c_empty_n;
  input src_cols_V_c44_full_n;
  input src_rows_V_c43_full_n;
  input src_rows_V_c_empty_n;
  input ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  input start_for_CvtColor_U0_full_n;
  input start_once_reg_0;
  input [0:0]Q;
  input [0:0]int_ap_idle_reg_0;
  input nonmax_suppression_U0_ap_start;
  input int_ap_idle_reg_1;
  input ap_rst_n;
  input [5:0]s_axi_AXILiteS_ARADDR;
  input [5:0]s_axi_AXILiteS_AWADDR;
  input i_V_reg_3210;
  input [0:0]CO;
  input s_axi_AXILiteS_ARVALID;
  input s_axi_AXILiteS_RREADY;
  input s_axi_AXILiteS_AWVALID;
  input s_axi_AXILiteS_WVALID;
  input s_axi_AXILiteS_BREADY;

  wire [0:0]CO;
  wire \FSM_onehot_rstate[1]_i_1_n_0 ;
  wire \FSM_onehot_rstate[2]_i_1_n_0 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_start;
  wire ap_sync_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready;
  wire ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg;
  wire ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg;
  wire ar_hs;
  wire [7:2]data0;
  wire i_V_reg_3210;
  wire [0:0]int_ap_done_reg_0;
  wire int_ap_done_reg_1;
  wire [0:0]int_ap_idle_reg_0;
  wire int_ap_idle_reg_1;
  wire int_ap_start3_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_0 ;
  wire [31:0]\int_cols_reg[31]_0 ;
  wire int_gie_i_1_n_0;
  wire int_gie_reg_n_0;
  wire [31:0]int_high_threshold0;
  wire \int_high_threshold[31]_i_1_n_0 ;
  wire [31:0]\int_high_threshold_reg[31]_0 ;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_ier_reg_n_0_[0] ;
  wire int_isr6_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire [31:0]int_low_threshold0;
  wire \int_low_threshold[31]_i_1_n_0 ;
  wire \int_low_threshold[31]_i_3_n_0 ;
  wire [31:0]\int_low_threshold_reg[31]_0 ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_3_n_0 ;
  wire [31:0]\int_rows_reg[31]_0 ;
  wire internal_empty_n_reg;
  wire interrupt;
  wire nonmax_suppression_U0_ap_start;
  wire p_0_in;
  wire p_0_in0;
  wire p_1_in;
  wire [7:2]rdata;
  wire \rdata[0]_i_1_n_0 ;
  wire \rdata[0]_i_3_n_0 ;
  wire \rdata[0]_i_4_n_0 ;
  wire \rdata[0]_i_5_n_0 ;
  wire \rdata[10]_i_1_n_0 ;
  wire \rdata[11]_i_1_n_0 ;
  wire \rdata[12]_i_1_n_0 ;
  wire \rdata[13]_i_1_n_0 ;
  wire \rdata[14]_i_1_n_0 ;
  wire \rdata[15]_i_1_n_0 ;
  wire \rdata[16]_i_1_n_0 ;
  wire \rdata[17]_i_1_n_0 ;
  wire \rdata[18]_i_1_n_0 ;
  wire \rdata[19]_i_1_n_0 ;
  wire \rdata[1]_i_1_n_0 ;
  wire \rdata[1]_i_3_n_0 ;
  wire \rdata[1]_i_4_n_0 ;
  wire \rdata[1]_i_5_n_0 ;
  wire \rdata[1]_i_6_n_0 ;
  wire \rdata[20]_i_1_n_0 ;
  wire \rdata[21]_i_1_n_0 ;
  wire \rdata[22]_i_1_n_0 ;
  wire \rdata[23]_i_1_n_0 ;
  wire \rdata[24]_i_1_n_0 ;
  wire \rdata[25]_i_1_n_0 ;
  wire \rdata[26]_i_1_n_0 ;
  wire \rdata[27]_i_1_n_0 ;
  wire \rdata[28]_i_1_n_0 ;
  wire \rdata[29]_i_1_n_0 ;
  wire \rdata[2]_i_2_n_0 ;
  wire \rdata[2]_i_3_n_0 ;
  wire \rdata[30]_i_1_n_0 ;
  wire \rdata[31]_i_1_n_0 ;
  wire \rdata[31]_i_3_n_0 ;
  wire \rdata[3]_i_2_n_0 ;
  wire \rdata[3]_i_3_n_0 ;
  wire \rdata[4]_i_1_n_0 ;
  wire \rdata[5]_i_1_n_0 ;
  wire \rdata[6]_i_1_n_0 ;
  wire \rdata[7]_i_2_n_0 ;
  wire \rdata[7]_i_3_n_0 ;
  wire \rdata[8]_i_1_n_0 ;
  wire \rdata[9]_i_1_n_0 ;
  wire \rdata_reg[0]_i_2_n_0 ;
  wire \rdata_reg[1]_i_2_n_0 ;
  wire [5:0]s_axi_AXILiteS_ARADDR;
  wire s_axi_AXILiteS_ARADDR_5_sn_1;
  wire s_axi_AXILiteS_ARVALID;
  wire [5:0]s_axi_AXILiteS_AWADDR;
  wire s_axi_AXILiteS_AWVALID;
  wire s_axi_AXILiteS_BREADY;
  wire s_axi_AXILiteS_BVALID;
  wire [31:0]s_axi_AXILiteS_RDATA;
  wire s_axi_AXILiteS_RREADY;
  wire s_axi_AXILiteS_RVALID;
  wire [31:0]s_axi_AXILiteS_WDATA;
  wire [3:0]s_axi_AXILiteS_WSTRB;
  wire s_axi_AXILiteS_WVALID;
  wire src_cols_V_c44_full_n;
  wire src_cols_V_c_empty_n;
  wire src_rows_V_c43_full_n;
  wire src_rows_V_c_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_0;
  wire start_once_reg_reg;
  wire start_once_reg_reg_0;
  wire start_once_reg_reg_1;
  wire start_once_reg_reg_2;
  wire start_once_reg_reg_3;
  wire start_once_reg_reg_4;
  wire waddr;
  wire \waddr_reg_n_0_[0] ;
  wire \waddr_reg_n_0_[1] ;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  assign s_axi_AXILiteS_ARADDR_5_sp_1 = s_axi_AXILiteS_ARADDR_5_sn_1;
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_RVALID),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_AXILiteS_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_RVALID),
        .I3(s_axi_AXILiteS_RREADY),
        .O(\FSM_onehot_rstate[2]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RVALID),
        .R(SS));
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(SS));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_AXILiteS_BREADY),
        .I1(s_axi_AXILiteS_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_AXILiteS_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_AXILiteS_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_BREADY),
        .I3(s_axi_AXILiteS_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(SS));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_BVALID),
        .R(SS));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .I1(src_cols_V_c_empty_n),
        .I2(src_cols_V_c44_full_n),
        .I3(src_rows_V_c43_full_n),
        .I4(src_rows_V_c_empty_n),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    int_ap_done_i_2
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[1]),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(s_axi_AXILiteS_ARADDR_5_sn_1));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_done_reg_1),
        .Q(int_ap_done_reg_0),
        .R(SS));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    int_ap_idle_i_1
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg),
        .I1(Q),
        .I2(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg),
        .I3(int_ap_idle_reg_0),
        .I4(nonmax_suppression_U0_ap_start),
        .I5(int_ap_idle_reg_1),
        .O(ap_idle));
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_2
       (.I0(ap_sync_reg_AXIvideo2Mat_U0_ap_ready),
        .I1(ap_start),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(start_once_reg_0),
        .O(ap_sync_reg_AXIvideo2Mat_U0_ap_ready_reg));
  LUT5 #(
    .INIT(32'h40404044)) 
    int_ap_idle_i_3
       (.I0(start_once_reg_reg_1),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_once_reg_reg_2),
        .I4(start_once_reg_reg_3),
        .O(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(data0[2]),
        .R(SS));
  FDRE int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_ready),
        .Q(data0[3]),
        .R(SS));
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(data0[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start3_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    int_ap_start_i_2
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(int_ap_start3_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFEFFFF00020000)) 
    int_auto_restart_i_1
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(s_axi_AXILiteS_WSTRB[0]),
        .I5(data0[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(data0[7]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_cols_reg[31]_0 [23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [30]),
        .O(int_cols0[30]));
  LUT4 #(
    .INIT(16'h0080)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_rows[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[2] ),
        .O(\int_cols[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_cols_reg[31]_0 [31]),
        .O(int_cols0[31]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_cols_reg[31]_0 [7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_cols_reg[31]_0 [9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[0]),
        .Q(\int_cols_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[10]),
        .Q(\int_cols_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[11]),
        .Q(\int_cols_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[12]),
        .Q(\int_cols_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[13]),
        .Q(\int_cols_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[14]),
        .Q(\int_cols_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[15]),
        .Q(\int_cols_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[16]),
        .Q(\int_cols_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[17]),
        .Q(\int_cols_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[18]),
        .Q(\int_cols_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[19]),
        .Q(\int_cols_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[1]),
        .Q(\int_cols_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[20]),
        .Q(\int_cols_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[21]),
        .Q(\int_cols_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[22]),
        .Q(\int_cols_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[23]),
        .Q(\int_cols_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[24]),
        .Q(\int_cols_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[25]),
        .Q(\int_cols_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[26]),
        .Q(\int_cols_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[27]),
        .Q(\int_cols_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[28]),
        .Q(\int_cols_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[29]),
        .Q(\int_cols_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[2]),
        .Q(\int_cols_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[30]),
        .Q(\int_cols_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[31]),
        .Q(\int_cols_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[3]),
        .Q(\int_cols_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[4]),
        .Q(\int_cols_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[5]),
        .Q(\int_cols_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[6]),
        .Q(\int_cols_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[7]),
        .Q(\int_cols_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[8]),
        .Q(\int_cols_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_0 ),
        .D(int_cols0[9]),
        .Q(\int_cols_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFFFBFF00000800)) 
    int_gie_i_1
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\int_ier[1]_i_2_n_0 ),
        .I5(int_gie_reg_n_0),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(int_gie_reg_n_0),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_high_threshold_reg[31]_0 [0]),
        .O(int_high_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_high_threshold_reg[31]_0 [10]),
        .O(int_high_threshold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_high_threshold_reg[31]_0 [11]),
        .O(int_high_threshold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_high_threshold_reg[31]_0 [12]),
        .O(int_high_threshold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_high_threshold_reg[31]_0 [13]),
        .O(int_high_threshold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_high_threshold_reg[31]_0 [14]),
        .O(int_high_threshold0[14]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_high_threshold_reg[31]_0 [15]),
        .O(int_high_threshold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_high_threshold_reg[31]_0 [16]),
        .O(int_high_threshold0[16]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_high_threshold_reg[31]_0 [17]),
        .O(int_high_threshold0[17]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_high_threshold_reg[31]_0 [18]),
        .O(int_high_threshold0[18]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_high_threshold_reg[31]_0 [19]),
        .O(int_high_threshold0[19]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_high_threshold_reg[31]_0 [1]),
        .O(int_high_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_high_threshold_reg[31]_0 [20]),
        .O(int_high_threshold0[20]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_high_threshold_reg[31]_0 [21]),
        .O(int_high_threshold0[21]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_high_threshold_reg[31]_0 [22]),
        .O(int_high_threshold0[22]));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_high_threshold_reg[31]_0 [23]),
        .O(int_high_threshold0[23]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_high_threshold_reg[31]_0 [24]),
        .O(int_high_threshold0[24]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_high_threshold_reg[31]_0 [25]),
        .O(int_high_threshold0[25]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_high_threshold_reg[31]_0 [26]),
        .O(int_high_threshold0[26]));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_high_threshold_reg[31]_0 [27]),
        .O(int_high_threshold0[27]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_high_threshold_reg[31]_0 [28]),
        .O(int_high_threshold0[28]));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_high_threshold_reg[31]_0 [29]),
        .O(int_high_threshold0[29]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_high_threshold_reg[31]_0 [2]),
        .O(int_high_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_high_threshold_reg[31]_0 [30]),
        .O(int_high_threshold0[30]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \int_high_threshold[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\int_low_threshold[31]_i_3_n_0 ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_high_threshold[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_high_threshold_reg[31]_0 [31]),
        .O(int_high_threshold0[31]));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_high_threshold_reg[31]_0 [3]),
        .O(int_high_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_high_threshold_reg[31]_0 [4]),
        .O(int_high_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_high_threshold_reg[31]_0 [5]),
        .O(int_high_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_high_threshold_reg[31]_0 [6]),
        .O(int_high_threshold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_high_threshold_reg[31]_0 [7]),
        .O(int_high_threshold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_high_threshold_reg[31]_0 [8]),
        .O(int_high_threshold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_high_threshold[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_high_threshold_reg[31]_0 [9]),
        .O(int_high_threshold0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[0]),
        .Q(\int_high_threshold_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[10] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[10]),
        .Q(\int_high_threshold_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[11] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[11]),
        .Q(\int_high_threshold_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[12] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[12]),
        .Q(\int_high_threshold_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[13] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[13]),
        .Q(\int_high_threshold_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[14] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[14]),
        .Q(\int_high_threshold_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[15] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[15]),
        .Q(\int_high_threshold_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[16] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[16]),
        .Q(\int_high_threshold_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[17] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[17]),
        .Q(\int_high_threshold_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[18] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[18]),
        .Q(\int_high_threshold_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[19] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[19]),
        .Q(\int_high_threshold_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[1]),
        .Q(\int_high_threshold_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[20] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[20]),
        .Q(\int_high_threshold_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[21] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[21]),
        .Q(\int_high_threshold_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[22] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[22]),
        .Q(\int_high_threshold_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[23] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[23]),
        .Q(\int_high_threshold_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[24] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[24]),
        .Q(\int_high_threshold_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[25] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[25]),
        .Q(\int_high_threshold_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[26] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[26]),
        .Q(\int_high_threshold_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[27] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[27]),
        .Q(\int_high_threshold_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[28] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[28]),
        .Q(\int_high_threshold_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[29] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[29]),
        .Q(\int_high_threshold_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[2]),
        .Q(\int_high_threshold_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[30] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[30]),
        .Q(\int_high_threshold_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[31] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[31]),
        .Q(\int_high_threshold_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[3]),
        .Q(\int_high_threshold_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[4]),
        .Q(\int_high_threshold_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[5]),
        .Q(\int_high_threshold_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[6]),
        .Q(\int_high_threshold_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[7]),
        .Q(\int_high_threshold_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[8] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[8]),
        .Q(\int_high_threshold_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_high_threshold_reg[9] 
       (.C(ap_clk),
        .CE(\int_high_threshold[31]_i_1_n_0 ),
        .D(int_high_threshold0[9]),
        .Q(\int_high_threshold_reg[31]_0 [9]),
        .R(SS));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(\int_ier_reg_n_0_[0] ),
        .O(\int_ier[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00080000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_0 ),
        .I3(\waddr_reg_n_0_[2] ),
        .I4(\waddr_reg_n_0_[3] ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \int_ier[1]_i_2 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\waddr_reg_n_0_[0] ),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(s_axi_AXILiteS_WVALID),
        .I5(\waddr_reg_n_0_[1] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(\int_ier_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_0_in),
        .R(SS));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(int_isr6_out),
        .I2(\int_ier_reg_n_0_[0] ),
        .I3(i_V_reg_3210),
        .I4(CO),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_AXILiteS_WSTRB[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_isr6_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(int_isr6_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_low_threshold_reg[31]_0 [0]),
        .O(int_low_threshold0[0]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_low_threshold_reg[31]_0 [10]),
        .O(int_low_threshold0[10]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_low_threshold_reg[31]_0 [11]),
        .O(int_low_threshold0[11]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_low_threshold_reg[31]_0 [12]),
        .O(int_low_threshold0[12]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_low_threshold_reg[31]_0 [13]),
        .O(int_low_threshold0[13]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_low_threshold_reg[31]_0 [14]),
        .O(int_low_threshold0[14]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_low_threshold_reg[31]_0 [15]),
        .O(int_low_threshold0[15]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_low_threshold_reg[31]_0 [16]),
        .O(int_low_threshold0[16]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_low_threshold_reg[31]_0 [17]),
        .O(int_low_threshold0[17]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_low_threshold_reg[31]_0 [18]),
        .O(int_low_threshold0[18]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_low_threshold_reg[31]_0 [19]),
        .O(int_low_threshold0[19]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_low_threshold_reg[31]_0 [1]),
        .O(int_low_threshold0[1]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_low_threshold_reg[31]_0 [20]),
        .O(int_low_threshold0[20]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_low_threshold_reg[31]_0 [21]),
        .O(int_low_threshold0[21]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_low_threshold_reg[31]_0 [22]),
        .O(int_low_threshold0[22]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_low_threshold_reg[31]_0 [23]),
        .O(int_low_threshold0[23]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_low_threshold_reg[31]_0 [24]),
        .O(int_low_threshold0[24]));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_low_threshold_reg[31]_0 [25]),
        .O(int_low_threshold0[25]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_low_threshold_reg[31]_0 [26]),
        .O(int_low_threshold0[26]));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_low_threshold_reg[31]_0 [27]),
        .O(int_low_threshold0[27]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_low_threshold_reg[31]_0 [28]),
        .O(int_low_threshold0[28]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_low_threshold_reg[31]_0 [29]),
        .O(int_low_threshold0[29]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_low_threshold_reg[31]_0 [2]),
        .O(int_low_threshold0[2]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_low_threshold_reg[31]_0 [30]),
        .O(int_low_threshold0[30]));
  LUT5 #(
    .INIT(32'h00001000)) 
    \int_low_threshold[31]_i_1 
       (.I0(\waddr_reg_n_0_[4] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\int_low_threshold[31]_i_3_n_0 ),
        .I4(\waddr_reg_n_0_[3] ),
        .O(\int_low_threshold[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_low_threshold_reg[31]_0 [31]),
        .O(int_low_threshold0[31]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \int_low_threshold[31]_i_3 
       (.I0(\waddr_reg_n_0_[0] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_AXILiteS_WVALID),
        .I3(\waddr_reg_n_0_[1] ),
        .O(\int_low_threshold[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_low_threshold_reg[31]_0 [3]),
        .O(int_low_threshold0[3]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_low_threshold_reg[31]_0 [4]),
        .O(int_low_threshold0[4]));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_low_threshold_reg[31]_0 [5]),
        .O(int_low_threshold0[5]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_low_threshold_reg[31]_0 [6]),
        .O(int_low_threshold0[6]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_low_threshold_reg[31]_0 [7]),
        .O(int_low_threshold0[7]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_low_threshold_reg[31]_0 [8]),
        .O(int_low_threshold0[8]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_low_threshold[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_low_threshold_reg[31]_0 [9]),
        .O(int_low_threshold0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[0] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[0]),
        .Q(\int_low_threshold_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[10] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[10]),
        .Q(\int_low_threshold_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[11] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[11]),
        .Q(\int_low_threshold_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[12] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[12]),
        .Q(\int_low_threshold_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[13] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[13]),
        .Q(\int_low_threshold_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[14] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[14]),
        .Q(\int_low_threshold_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[15] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[15]),
        .Q(\int_low_threshold_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[16] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[16]),
        .Q(\int_low_threshold_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[17] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[17]),
        .Q(\int_low_threshold_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[18] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[18]),
        .Q(\int_low_threshold_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[19] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[19]),
        .Q(\int_low_threshold_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[1] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[1]),
        .Q(\int_low_threshold_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[20] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[20]),
        .Q(\int_low_threshold_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[21] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[21]),
        .Q(\int_low_threshold_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[22] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[22]),
        .Q(\int_low_threshold_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[23] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[23]),
        .Q(\int_low_threshold_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[24] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[24]),
        .Q(\int_low_threshold_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[25] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[25]),
        .Q(\int_low_threshold_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[26] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[26]),
        .Q(\int_low_threshold_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[27] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[27]),
        .Q(\int_low_threshold_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[28] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[28]),
        .Q(\int_low_threshold_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[29] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[29]),
        .Q(\int_low_threshold_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[2] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[2]),
        .Q(\int_low_threshold_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[30] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[30]),
        .Q(\int_low_threshold_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[31] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[31]),
        .Q(\int_low_threshold_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[3] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[3]),
        .Q(\int_low_threshold_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[4] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[4]),
        .Q(\int_low_threshold_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[5] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[5]),
        .Q(\int_low_threshold_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[6] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[6]),
        .Q(\int_low_threshold_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[7] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[7]),
        .Q(\int_low_threshold_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[8] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[8]),
        .Q(\int_low_threshold_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_low_threshold_reg[9] 
       (.C(ap_clk),
        .CE(\int_low_threshold[31]_i_1_n_0 ),
        .D(int_low_threshold0[9]),
        .Q(\int_low_threshold_reg[31]_0 [9]),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[0]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[10]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[11]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[12]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[13]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[14]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[15]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[16]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[17]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[18]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[19]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[1]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[20]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[21]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[22]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[23]),
        .I1(s_axi_AXILiteS_WSTRB[2]),
        .I2(\int_rows_reg[31]_0 [23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[24]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[25]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[26]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[27]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[28]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[29]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[2]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[30]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [30]),
        .O(int_rows0[30]));
  LUT4 #(
    .INIT(16'h0040)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[4] ),
        .I2(\int_rows[31]_i_3_n_0 ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(p_0_in0));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_AXILiteS_WDATA[31]),
        .I1(s_axi_AXILiteS_WSTRB[3]),
        .I2(\int_rows_reg[31]_0 [31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \int_rows[31]_i_3 
       (.I0(\waddr_reg_n_0_[1] ),
        .I1(s_axi_AXILiteS_WVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\waddr_reg_n_0_[0] ),
        .I4(\waddr_reg_n_0_[5] ),
        .O(\int_rows[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[3]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[4]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[5]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[6]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[7]),
        .I1(s_axi_AXILiteS_WSTRB[0]),
        .I2(\int_rows_reg[31]_0 [7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[8]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_AXILiteS_WDATA[9]),
        .I1(s_axi_AXILiteS_WSTRB[1]),
        .I2(\int_rows_reg[31]_0 [9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[0]),
        .Q(\int_rows_reg[31]_0 [0]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[10]),
        .Q(\int_rows_reg[31]_0 [10]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[11]),
        .Q(\int_rows_reg[31]_0 [11]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[12]),
        .Q(\int_rows_reg[31]_0 [12]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[13]),
        .Q(\int_rows_reg[31]_0 [13]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[14]),
        .Q(\int_rows_reg[31]_0 [14]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[15]),
        .Q(\int_rows_reg[31]_0 [15]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[16]),
        .Q(\int_rows_reg[31]_0 [16]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[17]),
        .Q(\int_rows_reg[31]_0 [17]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[18]),
        .Q(\int_rows_reg[31]_0 [18]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[19]),
        .Q(\int_rows_reg[31]_0 [19]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[1]),
        .Q(\int_rows_reg[31]_0 [1]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[20]),
        .Q(\int_rows_reg[31]_0 [20]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[21]),
        .Q(\int_rows_reg[31]_0 [21]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[22]),
        .Q(\int_rows_reg[31]_0 [22]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[23]),
        .Q(\int_rows_reg[31]_0 [23]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[24]),
        .Q(\int_rows_reg[31]_0 [24]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[25]),
        .Q(\int_rows_reg[31]_0 [25]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[26]),
        .Q(\int_rows_reg[31]_0 [26]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[27]),
        .Q(\int_rows_reg[31]_0 [27]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[28]),
        .Q(\int_rows_reg[31]_0 [28]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[29]),
        .Q(\int_rows_reg[31]_0 [29]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[2]),
        .Q(\int_rows_reg[31]_0 [2]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[30]),
        .Q(\int_rows_reg[31]_0 [30]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[31]),
        .Q(\int_rows_reg[31]_0 [31]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[3]),
        .Q(\int_rows_reg[31]_0 [3]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[4]),
        .Q(\int_rows_reg[31]_0 [4]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[5]),
        .Q(\int_rows_reg[31]_0 [5]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[6]),
        .Q(\int_rows_reg[31]_0 [6]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[7]),
        .Q(\int_rows_reg[31]_0 [7]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[8]),
        .Q(\int_rows_reg[31]_0 [8]),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(p_0_in0),
        .D(int_rows0[9]),
        .Q(\int_rows_reg[31]_0 [9]),
        .R(SS));
  LUT3 #(
    .INIT(8'hE0)) 
    interrupt_INST_0
       (.I0(p_1_in),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(int_gie_reg_n_0),
        .O(interrupt));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[3]_i_3__15 
       (.I0(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg),
        .I1(start_once_reg),
        .O(start_once_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT5 #(
    .INIT(32'h000000E2)) 
    \rdata[0]_i_1 
       (.I0(\rdata_reg[0]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(\rdata[0]_i_3_n_0 ),
        .I3(s_axi_AXILiteS_ARADDR[0]),
        .I4(s_axi_AXILiteS_ARADDR[1]),
        .O(\rdata[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \rdata[0]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(int_gie_reg_n_0),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\int_isr_reg_n_0_[0] ),
        .O(\rdata[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_4 
       (.I0(\int_rows_reg[31]_0 [0]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_low_threshold_reg[31]_0 [0]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(ap_start),
        .O(\rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_5 
       (.I0(\int_cols_reg[31]_0 [0]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_high_threshold_reg[31]_0 [0]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(\int_ier_reg_n_0_[0] ),
        .O(\rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[10]_i_1 
       (.I0(\int_cols_reg[31]_0 [10]),
        .I1(\int_high_threshold_reg[31]_0 [10]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [10]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [10]),
        .O(\rdata[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[11]_i_1 
       (.I0(\int_cols_reg[31]_0 [11]),
        .I1(\int_high_threshold_reg[31]_0 [11]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [11]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [11]),
        .O(\rdata[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[12]_i_1 
       (.I0(\int_cols_reg[31]_0 [12]),
        .I1(\int_high_threshold_reg[31]_0 [12]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [12]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [12]),
        .O(\rdata[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[13]_i_1 
       (.I0(\int_cols_reg[31]_0 [13]),
        .I1(\int_high_threshold_reg[31]_0 [13]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [13]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [13]),
        .O(\rdata[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[14]_i_1 
       (.I0(\int_cols_reg[31]_0 [14]),
        .I1(\int_high_threshold_reg[31]_0 [14]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [14]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [14]),
        .O(\rdata[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[15]_i_1 
       (.I0(\int_cols_reg[31]_0 [15]),
        .I1(\int_high_threshold_reg[31]_0 [15]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [15]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [15]),
        .O(\rdata[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[16]_i_1 
       (.I0(\int_cols_reg[31]_0 [16]),
        .I1(\int_high_threshold_reg[31]_0 [16]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [16]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [16]),
        .O(\rdata[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[17]_i_1 
       (.I0(\int_cols_reg[31]_0 [17]),
        .I1(\int_high_threshold_reg[31]_0 [17]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [17]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [17]),
        .O(\rdata[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[18]_i_1 
       (.I0(\int_cols_reg[31]_0 [18]),
        .I1(\int_high_threshold_reg[31]_0 [18]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [18]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [18]),
        .O(\rdata[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[19]_i_1 
       (.I0(\int_cols_reg[31]_0 [19]),
        .I1(\int_high_threshold_reg[31]_0 [19]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [19]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [19]),
        .O(\rdata[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222E222)) 
    \rdata[1]_i_1 
       (.I0(\rdata_reg[1]_i_2_n_0 ),
        .I1(s_axi_AXILiteS_ARADDR[2]),
        .I2(p_1_in),
        .I3(s_axi_AXILiteS_ARADDR[3]),
        .I4(\rdata[1]_i_3_n_0 ),
        .I5(\rdata[1]_i_4_n_0 ),
        .O(\rdata[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_3 
       (.I0(s_axi_AXILiteS_ARADDR[5]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .O(\rdata[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \rdata[1]_i_4 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .O(\rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_5 
       (.I0(\int_rows_reg[31]_0 [1]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_low_threshold_reg[31]_0 [1]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(int_ap_done_reg_0),
        .O(\rdata[1]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_6 
       (.I0(\int_cols_reg[31]_0 [1]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_high_threshold_reg[31]_0 [1]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(p_0_in),
        .O(\rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[20]_i_1 
       (.I0(\int_cols_reg[31]_0 [20]),
        .I1(\int_high_threshold_reg[31]_0 [20]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [20]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [20]),
        .O(\rdata[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[21]_i_1 
       (.I0(\int_cols_reg[31]_0 [21]),
        .I1(\int_high_threshold_reg[31]_0 [21]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [21]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [21]),
        .O(\rdata[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[22]_i_1 
       (.I0(\int_cols_reg[31]_0 [22]),
        .I1(\int_high_threshold_reg[31]_0 [22]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [22]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [22]),
        .O(\rdata[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[23]_i_1 
       (.I0(\int_cols_reg[31]_0 [23]),
        .I1(\int_high_threshold_reg[31]_0 [23]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [23]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [23]),
        .O(\rdata[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[24]_i_1 
       (.I0(\int_cols_reg[31]_0 [24]),
        .I1(\int_high_threshold_reg[31]_0 [24]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [24]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [24]),
        .O(\rdata[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[25]_i_1 
       (.I0(\int_cols_reg[31]_0 [25]),
        .I1(\int_high_threshold_reg[31]_0 [25]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [25]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [25]),
        .O(\rdata[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[26]_i_1 
       (.I0(\int_cols_reg[31]_0 [26]),
        .I1(\int_high_threshold_reg[31]_0 [26]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [26]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [26]),
        .O(\rdata[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[27]_i_1 
       (.I0(\int_cols_reg[31]_0 [27]),
        .I1(\int_high_threshold_reg[31]_0 [27]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [27]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [27]),
        .O(\rdata[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[28]_i_1 
       (.I0(\int_cols_reg[31]_0 [28]),
        .I1(\int_high_threshold_reg[31]_0 [28]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [28]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [28]),
        .O(\rdata[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[29]_i_1 
       (.I0(\int_cols_reg[31]_0 [29]),
        .I1(\int_high_threshold_reg[31]_0 [29]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [29]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [29]),
        .O(\rdata[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[2]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\rdata[2]_i_2_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(\rdata[2]_i_3_n_0 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[2]_i_2 
       (.I0(\int_rows_reg[31]_0 [2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_low_threshold_reg[31]_0 [2]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(data0[2]),
        .O(\rdata[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[2]_i_3 
       (.I0(\int_cols_reg[31]_0 [2]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(\int_high_threshold_reg[31]_0 [2]),
        .O(\rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[30]_i_1 
       (.I0(\int_cols_reg[31]_0 [30]),
        .I1(\int_high_threshold_reg[31]_0 [30]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [30]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [30]),
        .O(\rdata[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA88A)) 
    \rdata[31]_i_1 
       (.I0(ar_hs),
        .I1(s_axi_AXILiteS_ARADDR[1]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(s_axi_AXILiteS_ARADDR[4]),
        .I4(s_axi_AXILiteS_ARADDR[0]),
        .I5(s_axi_AXILiteS_ARADDR[2]),
        .O(\rdata[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_AXILiteS_ARVALID),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[31]_i_3 
       (.I0(\int_cols_reg[31]_0 [31]),
        .I1(\int_high_threshold_reg[31]_0 [31]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [31]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [31]),
        .O(\rdata[31]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[3]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\rdata[3]_i_2_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(\rdata[3]_i_3_n_0 ),
        .O(rdata[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[3]_i_2 
       (.I0(\int_rows_reg[31]_0 [3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_low_threshold_reg[31]_0 [3]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(data0[3]),
        .O(\rdata[3]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[3]_i_3 
       (.I0(\int_cols_reg[31]_0 [3]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(\int_high_threshold_reg[31]_0 [3]),
        .O(\rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[4]_i_1 
       (.I0(\int_cols_reg[31]_0 [4]),
        .I1(\int_high_threshold_reg[31]_0 [4]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [4]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [4]),
        .O(\rdata[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[5]_i_1 
       (.I0(\int_cols_reg[31]_0 [5]),
        .I1(\int_high_threshold_reg[31]_0 [5]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [5]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [5]),
        .O(\rdata[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[6]_i_1 
       (.I0(\int_cols_reg[31]_0 [6]),
        .I1(\int_high_threshold_reg[31]_0 [6]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [6]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [6]),
        .O(\rdata[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0101010000000100)) 
    \rdata[7]_i_1 
       (.I0(s_axi_AXILiteS_ARADDR[1]),
        .I1(s_axi_AXILiteS_ARADDR[0]),
        .I2(s_axi_AXILiteS_ARADDR[2]),
        .I3(\rdata[7]_i_2_n_0 ),
        .I4(s_axi_AXILiteS_ARADDR[3]),
        .I5(\rdata[7]_i_3_n_0 ),
        .O(rdata[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[7]_i_2 
       (.I0(\int_rows_reg[31]_0 [7]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(\int_low_threshold_reg[31]_0 [7]),
        .I3(s_axi_AXILiteS_ARADDR[5]),
        .I4(data0[7]),
        .O(\rdata[7]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[7]_i_3 
       (.I0(\int_cols_reg[31]_0 [7]),
        .I1(s_axi_AXILiteS_ARADDR[4]),
        .I2(s_axi_AXILiteS_ARADDR[5]),
        .I3(\int_high_threshold_reg[31]_0 [7]),
        .O(\rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[8]_i_1 
       (.I0(\int_cols_reg[31]_0 [8]),
        .I1(\int_high_threshold_reg[31]_0 [8]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [8]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [8]),
        .O(\rdata[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[9]_i_1 
       (.I0(\int_cols_reg[31]_0 [9]),
        .I1(\int_high_threshold_reg[31]_0 [9]),
        .I2(s_axi_AXILiteS_ARADDR[3]),
        .I3(\int_rows_reg[31]_0 [9]),
        .I4(s_axi_AXILiteS_ARADDR[4]),
        .I5(\int_low_threshold_reg[31]_0 [9]),
        .O(\rdata[9]_i_1_n_0 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[0]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_2 
       (.I0(\rdata[0]_i_4_n_0 ),
        .I1(\rdata[0]_i_5_n_0 ),
        .O(\rdata_reg[0]_i_2_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[10]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[11]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[12]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[13]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[14]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[15]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[16]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[17]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[18]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[19]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[1]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_2 
       (.I0(\rdata[1]_i_5_n_0 ),
        .I1(\rdata[1]_i_6_n_0 ),
        .O(\rdata_reg[1]_i_2_n_0 ),
        .S(s_axi_AXILiteS_ARADDR[3]));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[20]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[21]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[22]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[23]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[24]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[25]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[26]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[27]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[28]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[29]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_AXILiteS_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[30]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[31]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_AXILiteS_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[4]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[5]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[6]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_AXILiteS_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[8]),
        .R(\rdata[31]_i_1_n_0 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[9]_i_1_n_0 ),
        .Q(s_axi_AXILiteS_RDATA[9]),
        .R(\rdata[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    start_once_reg_i_1
       (.I0(ap_sync_reg_Block_Mat_exit421_pr_U0_ap_ready_reg),
        .I1(start_once_reg_reg_4),
        .I2(start_once_reg),
        .O(start_once_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_AXILiteS_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[0]),
        .Q(\waddr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[1]),
        .Q(\waddr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[2]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[3]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[4]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_AXILiteS_AWADDR[5]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mucud" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mucud
   (P,
    tmp_58_reg_3710,
    ap_block_pp0_stage0_subdone2_in,
    ap_block_pp0_stage0_subdone,
    p,
    ap_clk,
    p_0,
    p_1,
    tmp_88_i_reg_362,
    Q,
    src_bw_data_stream_0_full_n,
    tmp_88_i_reg_362_pp0_iter3_reg,
    p_2,
    r_V_i_i_reg_386_reg_i_11,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    tmp_88_i_reg_362_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_55_fu_283_p3);
  output [8:0]P;
  output tmp_58_reg_3710;
  output ap_block_pp0_stage0_subdone2_in;
  output ap_block_pp0_stage0_subdone;
  output p;
  input ap_clk;
  input [7:0]p_0;
  input [28:0]p_1;
  input tmp_88_i_reg_362;
  input [0:0]Q;
  input src_bw_data_stream_0_full_n;
  input tmp_88_i_reg_362_pp0_iter3_reg;
  input p_2;
  input r_V_i_i_reg_386_reg_i_11;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input tmp_88_i_reg_362_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_55_fu_283_p3;

  wire [8:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire p;
  wire [7:0]p_0;
  wire [28:0]p_1;
  wire p_2;
  wire r_V_i_i_reg_386_reg_i_11;
  wire src_bw_data_stream_0_full_n;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire tmp_55_fu_283_p3;
  wire tmp_58_reg_3710;
  wire tmp_88_i_reg_362;
  wire tmp_88_i_reg_362_pp0_iter2_reg;
  wire tmp_88_i_reg_362_pp0_iter3_reg;

  cv_ov5640_canny_edge_0_0_canny_edge_mac_mucud_DSP48_1 canny_edge_mac_mucud_DSP48_1_U
       (.P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .internal_full_n_reg(ap_block_pp0_stage0_subdone),
        .p_0(p),
        .p_1(p_0),
        .p_2(p_1),
        .p_3(p_2),
        .r_V_i_i_reg_386_reg_i_11_0(r_V_i_i_reg_386_reg_i_11),
        .src_bw_data_stream_0_full_n(src_bw_data_stream_0_full_n),
        .src_data_stream_0_V_empty_n(src_data_stream_0_V_empty_n),
        .src_data_stream_1_V_empty_n(src_data_stream_1_V_empty_n),
        .src_data_stream_2_V_empty_n(src_data_stream_2_V_empty_n),
        .tmp_55_fu_283_p3(tmp_55_fu_283_p3),
        .tmp_58_reg_3710(tmp_58_reg_3710),
        .tmp_88_i_reg_362(tmp_88_i_reg_362),
        .tmp_88_i_reg_362_pp0_iter2_reg(tmp_88_i_reg_362_pp0_iter2_reg),
        .tmp_88_i_reg_362_pp0_iter3_reg(tmp_88_i_reg_362_pp0_iter3_reg));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mucud_DSP48_1" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mucud_DSP48_1
   (P,
    tmp_58_reg_3710,
    ap_block_pp0_stage0_subdone2_in,
    internal_full_n_reg,
    p_0,
    ap_clk,
    p_1,
    p_2,
    tmp_88_i_reg_362,
    Q,
    src_bw_data_stream_0_full_n,
    tmp_88_i_reg_362_pp0_iter3_reg,
    p_3,
    r_V_i_i_reg_386_reg_i_11_0,
    src_data_stream_1_V_empty_n,
    src_data_stream_0_V_empty_n,
    src_data_stream_2_V_empty_n,
    tmp_88_i_reg_362_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    tmp_55_fu_283_p3);
  output [8:0]P;
  output tmp_58_reg_3710;
  output ap_block_pp0_stage0_subdone2_in;
  output internal_full_n_reg;
  output p_0;
  input ap_clk;
  input [7:0]p_1;
  input [28:0]p_2;
  input tmp_88_i_reg_362;
  input [0:0]Q;
  input src_bw_data_stream_0_full_n;
  input tmp_88_i_reg_362_pp0_iter3_reg;
  input p_3;
  input r_V_i_i_reg_386_reg_i_11_0;
  input src_data_stream_1_V_empty_n;
  input src_data_stream_0_V_empty_n;
  input src_data_stream_2_V_empty_n;
  input tmp_88_i_reg_362_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input tmp_55_fu_283_p3;

  wire [8:0]P;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire internal_full_n_reg;
  wire p_0;
  wire [7:0]p_1;
  wire [28:0]p_2;
  wire p_3;
  wire p_n_100;
  wire p_n_101;
  wire p_n_102;
  wire p_n_103;
  wire p_n_104;
  wire p_n_105;
  wire p_n_85;
  wire p_n_86;
  wire p_n_87;
  wire p_n_88;
  wire p_n_89;
  wire p_n_90;
  wire p_n_91;
  wire p_n_92;
  wire p_n_93;
  wire p_n_94;
  wire p_n_95;
  wire p_n_96;
  wire p_n_97;
  wire p_n_98;
  wire p_n_99;
  wire r_V_i_i_reg_386_reg_i_11_0;
  wire r_V_i_i_reg_386_reg_i_12_n_0;
  wire src_bw_data_stream_0_full_n;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_2_V_empty_n;
  wire tmp_55_fu_283_p3;
  wire tmp_58_reg_3710;
  wire tmp_88_i_reg_362;
  wire tmp_88_i_reg_362_pp0_iter2_reg;
  wire tmp_88_i_reg_362_pp0_iter3_reg;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:30]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_58_reg_3710),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:30],P,p_n_85,p_n_86,p_n_87,p_n_88,p_n_89,p_n_90,p_n_91,p_n_92,p_n_93,p_n_94,p_n_95,p_n_96,p_n_97,p_n_98,p_n_99,p_n_100,p_n_101,p_n_102,p_n_103,p_n_104,p_n_105}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    p_i_1
       (.I0(internal_full_n_reg),
        .O(ap_block_pp0_stage0_subdone2_in));
  LUT3 #(
    .INIT(8'h20)) 
    r_V_i_i_reg_386_reg_i_1
       (.I0(tmp_88_i_reg_362),
        .I1(internal_full_n_reg),
        .I2(Q),
        .O(tmp_58_reg_3710));
  LUT4 #(
    .INIT(16'hFF40)) 
    r_V_i_i_reg_386_reg_i_11
       (.I0(src_bw_data_stream_0_full_n),
        .I1(tmp_88_i_reg_362_pp0_iter3_reg),
        .I2(p_3),
        .I3(r_V_i_i_reg_386_reg_i_12_n_0),
        .O(internal_full_n_reg));
  LUT5 #(
    .INIT(32'h08888888)) 
    r_V_i_i_reg_386_reg_i_12
       (.I0(r_V_i_i_reg_386_reg_i_11_0),
        .I1(tmp_88_i_reg_362),
        .I2(src_data_stream_1_V_empty_n),
        .I3(src_data_stream_0_V_empty_n),
        .I4(src_data_stream_2_V_empty_n),
        .O(r_V_i_i_reg_386_reg_i_12_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    \ret_V_5_reg_391[29]_i_1 
       (.I0(P[8]),
        .I1(tmp_88_i_reg_362_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(internal_full_n_reg),
        .I4(tmp_55_fu_283_p3),
        .O(p_0));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mudEe" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mudEe
   (p,
    tmp_58_reg_3710,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    p_0,
    PCOUT);
  output [28:0]p;
  input tmp_58_reg_3710;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]p_0;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [28:0]p;
  wire [7:0]p_0;
  wire tmp_58_reg_3710;

  cv_ov5640_canny_edge_0_0_canny_edge_mac_mudEe_DSP48_2 canny_edge_mac_mudEe_DSP48_2_U
       (.PCOUT(PCOUT),
        .ap_block_pp0_stage0_subdone2_in(ap_block_pp0_stage0_subdone2_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_1(p_0),
        .tmp_58_reg_3710(tmp_58_reg_3710));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mudEe_DSP48_2" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mudEe_DSP48_2
   (p_0,
    tmp_58_reg_3710,
    ap_block_pp0_stage0_subdone2_in,
    ap_clk,
    p_1,
    PCOUT);
  output [28:0]p_0;
  input tmp_58_reg_3710;
  input ap_block_pp0_stage0_subdone2_in;
  input ap_clk;
  input [7:0]p_1;
  input [47:0]PCOUT;

  wire [47:0]PCOUT;
  wire ap_block_pp0_stage0_subdone2_in;
  wire ap_clk;
  wire [28:0]p_0;
  wire [7:0]p_1;
  wire tmp_58_reg_3710;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:29]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(tmp_58_reg_3710),
        .CEB2(ap_block_pp0_stage0_subdone2_in),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:29],p_0}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mujbC" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mujbC
   (P,
    src_kernel_win_0_va_6_reg_15280,
    ap_clk,
    D,
    PCOUT);
  output [10:0]P;
  input src_kernel_win_0_va_6_reg_15280;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire src_kernel_win_0_va_6_reg_15280;

  cv_ov5640_canny_edge_0_0_canny_edge_mac_mujbC_DSP48_4 canny_edge_mac_mujbC_DSP48_4_U
       (.D(D),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mujbC" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mujbC_63
   (P,
    src_kernel_win_0_va_6_reg_15280,
    ap_clk,
    D,
    PCOUT);
  output [10:0]P;
  input src_kernel_win_0_va_6_reg_15280;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire src_kernel_win_0_va_6_reg_15280;

  cv_ov5640_canny_edge_0_0_canny_edge_mac_mujbC_DSP48_4_74 canny_edge_mac_mujbC_DSP48_4_U
       (.D(D),
        .P(P),
        .PCOUT(PCOUT),
        .ap_clk(ap_clk),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mujbC_DSP48_4" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mujbC_DSP48_4
   (P,
    src_kernel_win_0_va_6_reg_15280,
    ap_clk,
    D,
    PCOUT);
  output [10:0]P;
  input src_kernel_win_0_va_6_reg_15280;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire src_kernel_win_0_va_6_reg_15280;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(src_kernel_win_0_va_6_reg_15280),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:11],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mujbC_DSP48_4" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mujbC_DSP48_4_74
   (P,
    src_kernel_win_0_va_6_reg_15280,
    ap_clk,
    D,
    PCOUT);
  output [10:0]P;
  input src_kernel_win_0_va_6_reg_15280;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;

  wire [7:0]D;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire ap_clk;
  wire src_kernel_win_0_va_6_reg_15280;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:11]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(src_kernel_win_0_va_6_reg_15280),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:11],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mulbW" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mulbW
   (P,
    src_kernel_win_0_va_1_fu_1360,
    src_kernel_win_0_va_6_reg_15280,
    ap_clk,
    Q,
    D,
    exitcond460_i_reg_1473_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone4_in,
    ap_enable_reg_pp0_iter3);
  output [9:0]P;
  output src_kernel_win_0_va_1_fu_1360;
  input src_kernel_win_0_va_6_reg_15280;
  input ap_clk;
  input [7:0]Q;
  input [7:0]D;
  input exitcond460_i_reg_1473_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone4_in;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]D;
  wire [9:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire exitcond460_i_reg_1473_pp0_iter2_reg;
  wire src_kernel_win_0_va_1_fu_1360;
  wire src_kernel_win_0_va_6_reg_15280;

  cv_ov5640_canny_edge_0_0_canny_edge_mac_mulbW_DSP48_6 canny_edge_mac_mulbW_DSP48_6_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .exitcond460_i_reg_1473_pp0_iter2_reg(exitcond460_i_reg_1473_pp0_iter2_reg),
        .src_kernel_win_0_va_1_fu_1360(src_kernel_win_0_va_1_fu_1360),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mulbW" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mulbW_64
   (P,
    src_kernel_win_0_va_1_fu_1360,
    src_kernel_win_0_va_6_reg_15280,
    ap_clk,
    Q,
    D,
    exitcond460_i_reg_1473_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone4_in,
    ap_enable_reg_pp0_iter3);
  output [9:0]P;
  output src_kernel_win_0_va_1_fu_1360;
  input src_kernel_win_0_va_6_reg_15280;
  input ap_clk;
  input [7:0]Q;
  input [7:0]D;
  input exitcond460_i_reg_1473_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone4_in;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]D;
  wire [9:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire exitcond460_i_reg_1473_pp0_iter2_reg;
  wire src_kernel_win_0_va_1_fu_1360;
  wire src_kernel_win_0_va_6_reg_15280;

  cv_ov5640_canny_edge_0_0_canny_edge_mac_mulbW_DSP48_6_73 canny_edge_mac_mulbW_DSP48_6_U
       (.D(D),
        .P(P),
        .Q(Q),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .exitcond460_i_reg_1473_pp0_iter2_reg(exitcond460_i_reg_1473_pp0_iter2_reg),
        .src_kernel_win_0_va_1_fu_1360(src_kernel_win_0_va_1_fu_1360),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mulbW_DSP48_6" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mulbW_DSP48_6
   (P,
    src_kernel_win_0_va_1_fu_1360,
    src_kernel_win_0_va_6_reg_15280,
    ap_clk,
    Q,
    D,
    exitcond460_i_reg_1473_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone4_in,
    ap_enable_reg_pp0_iter3);
  output [9:0]P;
  output src_kernel_win_0_va_1_fu_1360;
  input src_kernel_win_0_va_6_reg_15280;
  input ap_clk;
  input [7:0]Q;
  input [7:0]D;
  input exitcond460_i_reg_1473_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone4_in;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]D;
  wire [9:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire exitcond460_i_reg_1473_pp0_iter2_reg;
  wire src_kernel_win_0_va_1_fu_1360;
  wire src_kernel_win_0_va_6_reg_15280;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_1360),
        .CEA2(src_kernel_win_0_va_1_fu_1360),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(src_kernel_win_0_va_6_reg_15280),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:10],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    p_i_1__0
       (.I0(exitcond460_i_reg_1473_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_enable_reg_pp0_iter3),
        .O(src_kernel_win_0_va_1_fu_1360));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_mulbW_DSP48_6" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_mulbW_DSP48_6_73
   (P,
    src_kernel_win_0_va_1_fu_1360,
    src_kernel_win_0_va_6_reg_15280,
    ap_clk,
    Q,
    D,
    exitcond460_i_reg_1473_pp0_iter2_reg,
    ap_block_pp0_stage0_subdone4_in,
    ap_enable_reg_pp0_iter3);
  output [9:0]P;
  output src_kernel_win_0_va_1_fu_1360;
  input src_kernel_win_0_va_6_reg_15280;
  input ap_clk;
  input [7:0]Q;
  input [7:0]D;
  input exitcond460_i_reg_1473_pp0_iter2_reg;
  input ap_block_pp0_stage0_subdone4_in;
  input ap_enable_reg_pp0_iter3;

  wire [7:0]D;
  wire [9:0]P;
  wire [7:0]Q;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter3;
  wire exitcond460_i_reg_1473_pp0_iter2_reg;
  wire src_kernel_win_0_va_1_fu_1360;
  wire src_kernel_win_0_va_6_reg_15280;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:10]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_1_fu_1360),
        .CEA2(src_kernel_win_0_va_1_fu_1360),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(src_kernel_win_0_va_6_reg_15280),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:10],P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h40)) 
    p_i_1__1
       (.I0(exitcond460_i_reg_1473_pp0_iter2_reg),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_enable_reg_pp0_iter3),
        .O(src_kernel_win_0_va_1_fu_1360));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_muncg" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_muncg
   (P,
    src_kernel_win_0_va_6_reg_15280,
    S,
    ap_block_pp0_stage0_subdone4_in,
    ap_clk,
    D,
    PCOUT,
    p,
    p_0_in);
  output [10:0]P;
  output src_kernel_win_0_va_6_reg_15280;
  output [0:0]S;
  input ap_block_pp0_stage0_subdone4_in;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;
  input p;
  input [0:0]p_0_in;

  wire [7:0]D;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire p;
  wire [0:0]p_0_in;
  wire src_kernel_win_0_va_6_reg_15280;

  cv_ov5640_canny_edge_0_0_canny_edge_mac_muncg_DSP48_8 canny_edge_mac_muncg_DSP48_8_U
       (.D(D),
        .P(P),
        .PCOUT(PCOUT),
        .S(S),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_0_in(p_0_in),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_muncg" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_muncg_65
   (P,
    src_kernel_win_0_va_6_reg_15280,
    S,
    ap_block_pp0_stage0_subdone4_in,
    ap_clk,
    BCOUT,
    D,
    PCOUT,
    p,
    p_0_in);
  output [10:0]P;
  output src_kernel_win_0_va_6_reg_15280;
  output [0:0]S;
  input ap_block_pp0_stage0_subdone4_in;
  input ap_clk;
  input [17:0]BCOUT;
  input [7:0]D;
  input [47:0]PCOUT;
  input p;
  input [0:0]p_0_in;

  wire [17:0]BCOUT;
  wire [7:0]D;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire p;
  wire [0:0]p_0_in;
  wire src_kernel_win_0_va_6_reg_15280;

  cv_ov5640_canny_edge_0_0_canny_edge_mac_muncg_DSP48_8_72 canny_edge_mac_muncg_DSP48_8_U
       (.BCOUT(BCOUT),
        .D(D),
        .P(P),
        .PCOUT(PCOUT),
        .S(S),
        .ap_block_pp0_stage0_subdone4_in(ap_block_pp0_stage0_subdone4_in),
        .ap_clk(ap_clk),
        .p_0(p),
        .p_0_in(p_0_in),
        .src_kernel_win_0_va_6_reg_15280(src_kernel_win_0_va_6_reg_15280));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_muncg_DSP48_8" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_muncg_DSP48_8
   (P,
    src_kernel_win_0_va_6_reg_15280,
    S,
    ap_block_pp0_stage0_subdone4_in,
    ap_clk,
    D,
    PCOUT,
    p_0,
    p_0_in);
  output [10:0]P;
  output src_kernel_win_0_va_6_reg_15280;
  output [0:0]S;
  input ap_block_pp0_stage0_subdone4_in;
  input ap_clk;
  input [7:0]D;
  input [47:0]PCOUT;
  input p_0;
  input [0:0]p_0_in;

  wire [7:0]D;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire p_0;
  wire [0:0]p_0_in;
  wire p_n_94;
  wire src_kernel_win_0_va_6_reg_15280;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_6_reg_15280),
        .CEA2(ap_block_pp0_stage0_subdone4_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:12],p_n_94,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[15]_i_3 
       (.I0(p_0_in),
        .I1(p_n_94),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    \src_kernel_win_0_va_6_reg_1528[7]_i_1 
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(p_0),
        .O(src_kernel_win_0_va_6_reg_15280));
endmodule

(* ORIG_REF_NAME = "canny_edge_mac_muncg_DSP48_8" *) 
module cv_ov5640_canny_edge_0_0_canny_edge_mac_muncg_DSP48_8_72
   (P,
    src_kernel_win_0_va_6_reg_15280,
    S,
    ap_block_pp0_stage0_subdone4_in,
    ap_clk,
    BCOUT,
    D,
    PCOUT,
    p_0,
    p_0_in);
  output [10:0]P;
  output src_kernel_win_0_va_6_reg_15280;
  output [0:0]S;
  input ap_block_pp0_stage0_subdone4_in;
  input ap_clk;
  input [17:0]BCOUT;
  input [7:0]D;
  input [47:0]PCOUT;
  input p_0;
  input [0:0]p_0_in;

  wire [17:0]BCOUT;
  wire [7:0]D;
  wire [10:0]P;
  wire [47:0]PCOUT;
  wire [0:0]S;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire p_0;
  wire [0:0]p_0_in;
  wire p_n_94;
  wire src_kernel_win_0_va_6_reg_15280;
  wire NLW_p_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_OVERFLOW_UNCONNECTED;
  wire NLW_p_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_CARRYOUT_UNCONNECTED;
  wire [47:12]NLW_p_P_UNCONNECTED;
  wire [47:0]NLW_p_PCOUT_UNCONNECTED;

  (* METHODOLOGY_DRC_VIOS = "{SYNTH-11 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("CASCADE"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN(BCOUT),
        .BCOUT(NLW_p_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(src_kernel_win_0_va_6_reg_15280),
        .CEA2(ap_block_pp0_stage0_subdone4_in),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_OVERFLOW_UNCONNECTED),
        .P({NLW_p_P_UNCONNECTED[47:12],p_n_94,P}),
        .PATTERNBDETECT(NLW_p_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_PATTERNDETECT_UNCONNECTED),
        .PCIN(PCOUT),
        .PCOUT(NLW_p_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    \p_Val2_5_reg_1560[15]_i_3__0 
       (.I0(p_0_in),
        .I1(p_n_94),
        .O(S));
  LUT2 #(
    .INIT(4'h2)) 
    \src_kernel_win_0_va_6_reg_1528[7]_i_1__0 
       (.I0(ap_block_pp0_stage0_subdone4_in),
        .I1(p_0),
        .O(src_kernel_win_0_va_6_reg_15280));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w16_d2_A
   (grad_gd_data_stream_s_full_n,
    grad_gd_data_stream_s_empty_n,
    D,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    nonmax_suppression_U0_gd_data_stream_V_read,
    SS,
    E,
    \SRL_SIG_reg[0][15] );
  output grad_gd_data_stream_s_full_n;
  output grad_gd_data_stream_s_empty_n;
  output [15:0]D;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input nonmax_suppression_U0_gd_data_stream_V_read;
  input [0:0]SS;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15] ;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grad_gd_data_stream_s_empty_n;
  wire grad_gd_data_stream_s_full_n;
  wire internal_empty_n_i_1__27_n_0;
  wire internal_full_n_i_1__27_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__27_n_0 ;
  wire \mOutPtr[1]_i_1__13_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire nonmax_suppression_U0_gd_data_stream_V_read;

  cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_shiftReg_50 U_fifo_w16_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .ap_clk(ap_clk),
        .\element_gd_i_fu_132_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\element_gd_i_fu_132_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__27
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(grad_gd_data_stream_s_empty_n),
        .I3(nonmax_suppression_U0_gd_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__27_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__27_n_0),
        .Q(grad_gd_data_stream_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__27
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(grad_gd_data_stream_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__27_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__27_n_0),
        .Q(grad_gd_data_stream_s_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__27 
       (.I0(grad_gd_data_stream_s_empty_n),
        .I1(nonmax_suppression_U0_gd_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__13 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(nonmax_suppression_U0_gd_data_stream_V_read),
        .I3(grad_gd_data_stream_s_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__27_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__13_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_24
   (suppressed_data_stre_full_n,
    suppressed_data_stre_empty_n,
    \SRL_SIG_reg[1][13] ,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    hysteresis_U0_src_data_stream_V_read,
    SS,
    E,
    D);
  output suppressed_data_stre_full_n;
  output suppressed_data_stre_empty_n;
  output [13:0]\SRL_SIG_reg[1][13] ;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input hysteresis_U0_src_data_stream_V_read;
  input [0:0]SS;
  input [0:0]E;
  input [13:0]D;

  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]\SRL_SIG_reg[1][13] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire hysteresis_U0_src_data_stream_V_read;
  wire internal_empty_n_i_1__28_n_0;
  wire internal_full_n_i_1__28_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__28_n_0 ;
  wire \mOutPtr[1]_i_1__14_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire suppressed_data_stre_empty_n;
  wire suppressed_data_stre_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_shiftReg U_fifo_w16_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[1][13]_0 (\SRL_SIG_reg[1][13] ),
        .ap_clk(ap_clk),
        .\element_gd_i_fu_148_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\element_gd_i_fu_148_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__28
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(suppressed_data_stre_empty_n),
        .I3(hysteresis_U0_src_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__28_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__28_n_0),
        .Q(suppressed_data_stre_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__28
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(suppressed_data_stre_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__28_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__28_n_0),
        .Q(suppressed_data_stre_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__28 
       (.I0(suppressed_data_stre_empty_n),
        .I1(hysteresis_U0_src_data_stream_V_read),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__14 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(hysteresis_U0_src_data_stream_V_read),
        .I3(suppressed_data_stre_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__28_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__14_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_7
   (\mOutPtr_reg[0]_0 ,
    sobel_gx_data_stream_full_n,
    sobel_gx_data_stream_empty_n,
    CO,
    \SRL_SIG_reg[1][15] ,
    sobel_gx_data_stream_dout,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[1]_0 ,
    gradient_decompositi_U0_gx_data_stream_V_read,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output sobel_gx_data_stream_full_n;
  output sobel_gx_data_stream_empty_n;
  output [0:0]CO;
  output [0:0]\SRL_SIG_reg[1][15] ;
  output [12:0]sobel_gx_data_stream_dout;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[1]_0 ;
  input gradient_decompositi_U0_gx_data_stream_V_read;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]E;
  input [12:0]D;

  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[1][15] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire gradient_decompositi_U0_gx_data_stream_V_read;
  wire internal_empty_n_i_1__25_n_0;
  wire internal_full_n_i_1__25_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__11_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire [12:0]sobel_gx_data_stream_dout;
  wire sobel_gx_data_stream_empty_n;
  wire sobel_gx_data_stream_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_shiftReg_40 U_fifo_w16_d2_A_ram
       (.CO(CO),
        .D(D),
        .E(E),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .\p_Result_s_reg_693_reg[0] (\mOutPtr_reg[0]_0 ),
        .sobel_gx_data_stream_dout(sobel_gx_data_stream_dout),
        .\tmp_29_reg_681_reg[0] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__25
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(sobel_gx_data_stream_empty_n),
        .I3(gradient_decompositi_U0_gx_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__25_n_0),
        .Q(sobel_gx_data_stream_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__25
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(sobel_gx_data_stream_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__25_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__25_n_0),
        .Q(sobel_gx_data_stream_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__11 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(gradient_decompositi_U0_gx_data_stream_V_read),
        .I3(sobel_gx_data_stream_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__11_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_9
   (\mOutPtr_reg[0]_0 ,
    sobel_gy_data_stream_full_n,
    sobel_gy_data_stream_empty_n,
    or_cond19_i_fu_263_p2,
    or_cond9_i_fu_295_p2,
    or_cond4_i_fu_333_p2,
    sobel_gy_data_stream_dout,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    CO,
    sobel_gx_data_stream_dout,
    \or_cond4_i_reg_715_reg[0] ,
    \mOutPtr_reg[1]_0 ,
    gradient_decompositi_U0_gx_data_stream_V_read,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output sobel_gy_data_stream_full_n;
  output sobel_gy_data_stream_empty_n;
  output or_cond19_i_fu_263_p2;
  output or_cond9_i_fu_295_p2;
  output or_cond4_i_fu_333_p2;
  output [12:0]sobel_gy_data_stream_dout;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]CO;
  input [0:0]sobel_gx_data_stream_dout;
  input [0:0]\or_cond4_i_reg_715_reg[0] ;
  input \mOutPtr_reg[1]_0 ;
  input gradient_decompositi_U0_gx_data_stream_V_read;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]E;
  input [12:0]D;

  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire gradient_decompositi_U0_gx_data_stream_V_read;
  wire internal_empty_n_i_1__26_n_0;
  wire internal_full_n_i_1__26_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__12_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire or_cond19_i_fu_263_p2;
  wire or_cond4_i_fu_333_p2;
  wire [0:0]\or_cond4_i_reg_715_reg[0] ;
  wire or_cond9_i_fu_295_p2;
  wire shiftReg_addr;
  wire [0:0]sobel_gx_data_stream_dout;
  wire [12:0]sobel_gy_data_stream_dout;
  wire sobel_gy_data_stream_empty_n;
  wire sobel_gy_data_stream_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_shiftReg_39 U_fifo_w16_d2_A_ram
       (.CO(CO),
        .D(D),
        .E(E),
        .ap_clk(ap_clk),
        .or_cond19_i_fu_263_p2(or_cond19_i_fu_263_p2),
        .or_cond4_i_fu_333_p2(or_cond4_i_fu_333_p2),
        .\or_cond4_i_reg_715_reg[0] (\or_cond4_i_reg_715_reg[0] ),
        .or_cond9_i_fu_295_p2(or_cond9_i_fu_295_p2),
        .\p_Result_2_reg_698_reg[0] (\mOutPtr_reg[0]_0 ),
        .shiftReg_addr(shiftReg_addr),
        .sobel_gx_data_stream_dout(sobel_gx_data_stream_dout),
        .sobel_gy_data_stream_dout(sobel_gy_data_stream_dout),
        .\tmp_30_reg_687_reg[0] (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__26
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(sobel_gy_data_stream_empty_n),
        .I3(gradient_decompositi_U0_gx_data_stream_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__26_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__26_n_0),
        .Q(sobel_gy_data_stream_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__26
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(sobel_gy_data_stream_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__26_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__26_n_0),
        .Q(sobel_gy_data_stream_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__12 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(gradient_decompositi_U0_gx_data_stream_V_read),
        .I3(sobel_gy_data_stream_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__12_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond19_i_reg_703[0]_i_2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(shiftReg_addr));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_shiftReg
   (\SRL_SIG_reg[1][13]_0 ,
    \element_gd_i_fu_148_reg[0] ,
    \element_gd_i_fu_148_reg[0]_0 ,
    E,
    D,
    ap_clk);
  output [13:0]\SRL_SIG_reg[1][13]_0 ;
  input \element_gd_i_fu_148_reg[0] ;
  input \element_gd_i_fu_148_reg[0]_0 ;
  input [0:0]E;
  input [13:0]D;
  input ap_clk;

  wire [13:0]D;
  wire [0:0]E;
  wire [13:0]\SRL_SIG_reg[0]_0 ;
  wire [13:0]\SRL_SIG_reg[1][13]_0 ;
  wire [13:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \element_gd_i_fu_148_reg[0] ;
  wire \element_gd_i_fu_148_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[13]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_148[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\element_gd_i_fu_148_reg[0] ),
        .I3(\element_gd_i_fu_148_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][13]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_shiftReg_39
   (or_cond19_i_fu_263_p2,
    or_cond9_i_fu_295_p2,
    or_cond4_i_fu_333_p2,
    sobel_gy_data_stream_dout,
    shiftReg_addr,
    CO,
    sobel_gx_data_stream_dout,
    \or_cond4_i_reg_715_reg[0] ,
    \tmp_30_reg_687_reg[0] ,
    \p_Result_2_reg_698_reg[0] ,
    E,
    D,
    ap_clk);
  output or_cond19_i_fu_263_p2;
  output or_cond9_i_fu_295_p2;
  output or_cond4_i_fu_333_p2;
  output [12:0]sobel_gy_data_stream_dout;
  input shiftReg_addr;
  input [0:0]CO;
  input [0:0]sobel_gx_data_stream_dout;
  input [0:0]\or_cond4_i_reg_715_reg[0] ;
  input \tmp_30_reg_687_reg[0] ;
  input \p_Result_2_reg_698_reg[0] ;
  input [0:0]E;
  input [12:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \gradient_decompositi_U0/tmp_95_i_fu_269_p2 ;
  wire \gradient_decompositi_U0/tmp_99_i_fu_251_p2 ;
  wire or_cond19_i_fu_263_p2;
  wire \or_cond19_i_reg_703[0]_i_15_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_16_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_17_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_18_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_27_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_28_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_29_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_30_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_31_n_0 ;
  wire \or_cond19_i_reg_703_reg[0]_i_14_n_0 ;
  wire \or_cond19_i_reg_703_reg[0]_i_14_n_1 ;
  wire \or_cond19_i_reg_703_reg[0]_i_14_n_2 ;
  wire \or_cond19_i_reg_703_reg[0]_i_14_n_3 ;
  wire \or_cond19_i_reg_703_reg[0]_i_4_n_1 ;
  wire \or_cond19_i_reg_703_reg[0]_i_4_n_2 ;
  wire \or_cond19_i_reg_703_reg[0]_i_4_n_3 ;
  wire or_cond4_i_fu_333_p2;
  wire [0:0]\or_cond4_i_reg_715_reg[0] ;
  wire or_cond9_i_fu_295_p2;
  wire \or_cond9_i_reg_709[0]_i_10_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_11_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_12_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_13_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_14_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_15_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_16_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_17_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_18_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_19_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_4_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_5_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_6_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_7_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_8_n_0 ;
  wire \or_cond9_i_reg_709[0]_i_9_n_0 ;
  wire \or_cond9_i_reg_709_reg[0]_i_2_n_1 ;
  wire \or_cond9_i_reg_709_reg[0]_i_2_n_2 ;
  wire \or_cond9_i_reg_709_reg[0]_i_2_n_3 ;
  wire \or_cond9_i_reg_709_reg[0]_i_3_n_0 ;
  wire \or_cond9_i_reg_709_reg[0]_i_3_n_1 ;
  wire \or_cond9_i_reg_709_reg[0]_i_3_n_2 ;
  wire \or_cond9_i_reg_709_reg[0]_i_3_n_3 ;
  wire \p_Result_2_reg_698_reg[0] ;
  wire shiftReg_addr;
  wire [0:0]sobel_gx_data_stream_dout;
  wire [12:0]sobel_gy_data_stream_dout;
  wire \tmp_30_reg_687_reg[0] ;
  wire [3:0]\NLW_or_cond19_i_reg_703_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond19_i_reg_703_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_reg_709_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond9_i_reg_709_reg[0]_i_3_O_UNCONNECTED ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF530053005300)) 
    \or_cond19_i_reg_703[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(shiftReg_addr),
        .I3(CO),
        .I4(sobel_gx_data_stream_dout),
        .I5(\gradient_decompositi_U0/tmp_99_i_fu_251_p2 ),
        .O(or_cond19_i_fu_263_p2));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_15 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\or_cond19_i_reg_703[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \or_cond19_i_reg_703[0]_i_16 
       (.I0(\tmp_30_reg_687_reg[0] ),
        .I1(\p_Result_2_reg_698_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [13]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond19_i_reg_703[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_17 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond19_i_reg_703[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_18 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\or_cond19_i_reg_703[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_27 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\or_cond19_i_reg_703[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_28 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\or_cond19_i_reg_703[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_29 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\or_cond19_i_reg_703[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_30 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\or_cond19_i_reg_703[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \or_cond19_i_reg_703[0]_i_31 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\or_cond19_i_reg_703[0]_i_31_n_0 ));
  CARRY4 \or_cond19_i_reg_703_reg[0]_i_14 
       (.CI(1'b0),
        .CO({\or_cond19_i_reg_703_reg[0]_i_14_n_0 ,\or_cond19_i_reg_703_reg[0]_i_14_n_1 ,\or_cond19_i_reg_703_reg[0]_i_14_n_2 ,\or_cond19_i_reg_703_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond19_i_reg_703[0]_i_27_n_0 }),
        .O(\NLW_or_cond19_i_reg_703_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\or_cond19_i_reg_703[0]_i_28_n_0 ,\or_cond19_i_reg_703[0]_i_29_n_0 ,\or_cond19_i_reg_703[0]_i_30_n_0 ,\or_cond19_i_reg_703[0]_i_31_n_0 }));
  CARRY4 \or_cond19_i_reg_703_reg[0]_i_4 
       (.CI(\or_cond19_i_reg_703_reg[0]_i_14_n_0 ),
        .CO({\gradient_decompositi_U0/tmp_99_i_fu_251_p2 ,\or_cond19_i_reg_703_reg[0]_i_4_n_1 ,\or_cond19_i_reg_703_reg[0]_i_4_n_2 ,\or_cond19_i_reg_703_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({sobel_gy_data_stream_dout[12],1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond19_i_reg_703_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\or_cond19_i_reg_703[0]_i_15_n_0 ,\or_cond19_i_reg_703[0]_i_16_n_0 ,\or_cond19_i_reg_703[0]_i_17_n_0 ,\or_cond19_i_reg_703[0]_i_18_n_0 }));
  LUT6 #(
    .INIT(64'h8F888F888F8F8888)) 
    \or_cond4_i_reg_715[0]_i_1 
       (.I0(\gradient_decompositi_U0/tmp_95_i_fu_269_p2 ),
        .I1(\or_cond4_i_reg_715_reg[0] ),
        .I2(sobel_gx_data_stream_dout),
        .I3(\SRL_SIG_reg[1]_1 [15]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(shiftReg_addr),
        .O(or_cond4_i_fu_333_p2));
  LUT6 #(
    .INIT(64'hFFFF88A088A088A0)) 
    \or_cond9_i_reg_709[0]_i_1 
       (.I0(sobel_gx_data_stream_dout),
        .I1(\SRL_SIG_reg[1]_1 [15]),
        .I2(\SRL_SIG_reg[0]_0 [15]),
        .I3(shiftReg_addr),
        .I4(\gradient_decompositi_U0/tmp_95_i_fu_269_p2 ),
        .I5(CO),
        .O(or_cond9_i_fu_295_p2));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond9_i_reg_709[0]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond9_i_reg_709[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond9_i_reg_709[0]_i_11 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\or_cond9_i_reg_709[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond9_i_reg_709[0]_i_12 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\or_cond9_i_reg_709[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond9_i_reg_709[0]_i_13 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\or_cond9_i_reg_709[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond9_i_reg_709[0]_i_14 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\or_cond9_i_reg_709[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond9_i_reg_709[0]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\or_cond9_i_reg_709[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond9_i_reg_709[0]_i_16 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\or_cond9_i_reg_709[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond9_i_reg_709[0]_i_17 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\or_cond9_i_reg_709[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond9_i_reg_709[0]_i_18 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\or_cond9_i_reg_709[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond9_i_reg_709[0]_i_19 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\or_cond9_i_reg_709[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \or_cond9_i_reg_709[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\or_cond9_i_reg_709[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \or_cond9_i_reg_709[0]_i_5 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(\or_cond9_i_reg_709[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond9_i_reg_709[0]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond9_i_reg_709[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond9_i_reg_709[0]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\or_cond9_i_reg_709[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond9_i_reg_709[0]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\tmp_30_reg_687_reg[0] ),
        .I3(\p_Result_2_reg_698_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\or_cond9_i_reg_709[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \or_cond9_i_reg_709[0]_i_9 
       (.I0(\tmp_30_reg_687_reg[0] ),
        .I1(\p_Result_2_reg_698_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [13]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond9_i_reg_709[0]_i_9_n_0 ));
  CARRY4 \or_cond9_i_reg_709_reg[0]_i_2 
       (.CI(\or_cond9_i_reg_709_reg[0]_i_3_n_0 ),
        .CO({\gradient_decompositi_U0/tmp_95_i_fu_269_p2 ,\or_cond9_i_reg_709_reg[0]_i_2_n_1 ,\or_cond9_i_reg_709_reg[0]_i_2_n_2 ,\or_cond9_i_reg_709_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond9_i_reg_709[0]_i_4_n_0 ,\or_cond9_i_reg_709[0]_i_5_n_0 ,\or_cond9_i_reg_709[0]_i_6_n_0 ,\or_cond9_i_reg_709[0]_i_7_n_0 }),
        .O(\NLW_or_cond9_i_reg_709_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\or_cond9_i_reg_709[0]_i_8_n_0 ,\or_cond9_i_reg_709[0]_i_9_n_0 ,\or_cond9_i_reg_709[0]_i_10_n_0 ,\or_cond9_i_reg_709[0]_i_11_n_0 }));
  CARRY4 \or_cond9_i_reg_709_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\or_cond9_i_reg_709_reg[0]_i_3_n_0 ,\or_cond9_i_reg_709_reg[0]_i_3_n_1 ,\or_cond9_i_reg_709_reg[0]_i_3_n_2 ,\or_cond9_i_reg_709_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond9_i_reg_709[0]_i_12_n_0 ,\or_cond9_i_reg_709[0]_i_13_n_0 ,\or_cond9_i_reg_709[0]_i_14_n_0 ,\or_cond9_i_reg_709[0]_i_15_n_0 }),
        .O(\NLW_or_cond9_i_reg_709_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond9_i_reg_709[0]_i_16_n_0 ,\or_cond9_i_reg_709[0]_i_17_n_0 ,\or_cond9_i_reg_709[0]_i_18_n_0 ,\or_cond9_i_reg_709[0]_i_19_n_0 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_Result_2_reg_698[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_30_reg_687[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_Result_2_reg_698_reg[0] ),
        .I3(\tmp_30_reg_687_reg[0] ),
        .O(sobel_gy_data_stream_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_shiftReg_40
   (CO,
    \SRL_SIG_reg[1][15]_0 ,
    sobel_gx_data_stream_dout,
    \tmp_29_reg_681_reg[0] ,
    \p_Result_s_reg_693_reg[0] ,
    E,
    D,
    ap_clk);
  output [0:0]CO;
  output [0:0]\SRL_SIG_reg[1][15]_0 ;
  output [12:0]sobel_gx_data_stream_dout;
  input \tmp_29_reg_681_reg[0] ;
  input \p_Result_s_reg_693_reg[0] ;
  input [0:0]E;
  input [12:0]D;
  input ap_clk;

  wire [0:0]CO;
  wire [12:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \or_cond19_i_reg_703[0]_i_10_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_11_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_12_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_13_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_19_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_20_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_21_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_22_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_23_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_24_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_25_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_26_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_6_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_7_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_8_n_0 ;
  wire \or_cond19_i_reg_703[0]_i_9_n_0 ;
  wire \or_cond19_i_reg_703_reg[0]_i_3_n_1 ;
  wire \or_cond19_i_reg_703_reg[0]_i_3_n_2 ;
  wire \or_cond19_i_reg_703_reg[0]_i_3_n_3 ;
  wire \or_cond19_i_reg_703_reg[0]_i_5_n_0 ;
  wire \or_cond19_i_reg_703_reg[0]_i_5_n_1 ;
  wire \or_cond19_i_reg_703_reg[0]_i_5_n_2 ;
  wire \or_cond19_i_reg_703_reg[0]_i_5_n_3 ;
  wire \or_cond4_i_reg_715[0]_i_10_n_0 ;
  wire \or_cond4_i_reg_715[0]_i_11_n_0 ;
  wire \or_cond4_i_reg_715[0]_i_12_n_0 ;
  wire \or_cond4_i_reg_715[0]_i_4_n_0 ;
  wire \or_cond4_i_reg_715[0]_i_5_n_0 ;
  wire \or_cond4_i_reg_715[0]_i_6_n_0 ;
  wire \or_cond4_i_reg_715[0]_i_7_n_0 ;
  wire \or_cond4_i_reg_715[0]_i_8_n_0 ;
  wire \or_cond4_i_reg_715[0]_i_9_n_0 ;
  wire \or_cond4_i_reg_715_reg[0]_i_2_n_1 ;
  wire \or_cond4_i_reg_715_reg[0]_i_2_n_2 ;
  wire \or_cond4_i_reg_715_reg[0]_i_2_n_3 ;
  wire \or_cond4_i_reg_715_reg[0]_i_3_n_0 ;
  wire \or_cond4_i_reg_715_reg[0]_i_3_n_1 ;
  wire \or_cond4_i_reg_715_reg[0]_i_3_n_2 ;
  wire \or_cond4_i_reg_715_reg[0]_i_3_n_3 ;
  wire \p_Result_s_reg_693_reg[0] ;
  wire [12:0]sobel_gx_data_stream_dout;
  wire \tmp_29_reg_681_reg[0] ;
  wire [3:0]\NLW_or_cond19_i_reg_703_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond19_i_reg_703_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond4_i_reg_715_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond4_i_reg_715_reg[0]_i_3_O_UNCONNECTED ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\or_cond19_i_reg_703[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \or_cond19_i_reg_703[0]_i_11 
       (.I0(\tmp_29_reg_681_reg[0] ),
        .I1(\p_Result_s_reg_693_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [13]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond19_i_reg_703[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_12 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond19_i_reg_703[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_13 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\or_cond19_i_reg_703[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond19_i_reg_703[0]_i_19 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\or_cond19_i_reg_703[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond19_i_reg_703[0]_i_20 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\or_cond19_i_reg_703[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond19_i_reg_703[0]_i_21 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\or_cond19_i_reg_703[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond19_i_reg_703[0]_i_22 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\or_cond19_i_reg_703[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_23 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\or_cond19_i_reg_703[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_24 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\or_cond19_i_reg_703[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_25 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\or_cond19_i_reg_703[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond19_i_reg_703[0]_i_26 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\or_cond19_i_reg_703[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \or_cond19_i_reg_703[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\or_cond19_i_reg_703[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \or_cond19_i_reg_703[0]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(\or_cond19_i_reg_703[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond19_i_reg_703[0]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond19_i_reg_703[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \or_cond19_i_reg_703[0]_i_9 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\or_cond19_i_reg_703[0]_i_9_n_0 ));
  CARRY4 \or_cond19_i_reg_703_reg[0]_i_3 
       (.CI(\or_cond19_i_reg_703_reg[0]_i_5_n_0 ),
        .CO({CO,\or_cond19_i_reg_703_reg[0]_i_3_n_1 ,\or_cond19_i_reg_703_reg[0]_i_3_n_2 ,\or_cond19_i_reg_703_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond19_i_reg_703[0]_i_6_n_0 ,\or_cond19_i_reg_703[0]_i_7_n_0 ,\or_cond19_i_reg_703[0]_i_8_n_0 ,\or_cond19_i_reg_703[0]_i_9_n_0 }),
        .O(\NLW_or_cond19_i_reg_703_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond19_i_reg_703[0]_i_10_n_0 ,\or_cond19_i_reg_703[0]_i_11_n_0 ,\or_cond19_i_reg_703[0]_i_12_n_0 ,\or_cond19_i_reg_703[0]_i_13_n_0 }));
  CARRY4 \or_cond19_i_reg_703_reg[0]_i_5 
       (.CI(1'b0),
        .CO({\or_cond19_i_reg_703_reg[0]_i_5_n_0 ,\or_cond19_i_reg_703_reg[0]_i_5_n_1 ,\or_cond19_i_reg_703_reg[0]_i_5_n_2 ,\or_cond19_i_reg_703_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond19_i_reg_703[0]_i_19_n_0 ,\or_cond19_i_reg_703[0]_i_20_n_0 ,\or_cond19_i_reg_703[0]_i_21_n_0 ,\or_cond19_i_reg_703[0]_i_22_n_0 }),
        .O(\NLW_or_cond19_i_reg_703_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\or_cond19_i_reg_703[0]_i_23_n_0 ,\or_cond19_i_reg_703[0]_i_24_n_0 ,\or_cond19_i_reg_703[0]_i_25_n_0 ,\or_cond19_i_reg_703[0]_i_26_n_0 }));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond4_i_reg_715[0]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [4]),
        .I1(\SRL_SIG_reg[1]_1 [4]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [5]),
        .I5(\SRL_SIG_reg[1]_1 [5]),
        .O(\or_cond4_i_reg_715[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond4_i_reg_715[0]_i_11 
       (.I0(\SRL_SIG_reg[0]_0 [2]),
        .I1(\SRL_SIG_reg[1]_1 [2]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [3]),
        .I5(\SRL_SIG_reg[1]_1 [3]),
        .O(\or_cond4_i_reg_715[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \or_cond4_i_reg_715[0]_i_12 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\or_cond4_i_reg_715[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond4_i_reg_715[0]_i_4 
       (.I0(\SRL_SIG_reg[0]_0 [13]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\or_cond4_i_reg_715[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0B4F)) 
    \or_cond4_i_reg_715[0]_i_5 
       (.I0(\tmp_29_reg_681_reg[0] ),
        .I1(\p_Result_s_reg_693_reg[0] ),
        .I2(\SRL_SIG_reg[0]_0 [13]),
        .I3(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond4_i_reg_715[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond4_i_reg_715[0]_i_6 
       (.I0(\SRL_SIG_reg[0]_0 [10]),
        .I1(\SRL_SIG_reg[1]_1 [10]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [14]),
        .O(\or_cond4_i_reg_715[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond4_i_reg_715[0]_i_7 
       (.I0(\SRL_SIG_reg[0]_0 [8]),
        .I1(\SRL_SIG_reg[1]_1 [8]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [9]),
        .I5(\SRL_SIG_reg[1]_1 [9]),
        .O(\or_cond4_i_reg_715[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond4_i_reg_715[0]_i_8 
       (.I0(\SRL_SIG_reg[0]_0 [0]),
        .I1(\SRL_SIG_reg[1]_1 [0]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [1]),
        .I5(\SRL_SIG_reg[1]_1 [1]),
        .O(\or_cond4_i_reg_715[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \or_cond4_i_reg_715[0]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [6]),
        .I1(\SRL_SIG_reg[1]_1 [6]),
        .I2(\tmp_29_reg_681_reg[0] ),
        .I3(\p_Result_s_reg_693_reg[0] ),
        .I4(\SRL_SIG_reg[0]_0 [7]),
        .I5(\SRL_SIG_reg[1]_1 [7]),
        .O(\or_cond4_i_reg_715[0]_i_9_n_0 ));
  CARRY4 \or_cond4_i_reg_715_reg[0]_i_2 
       (.CI(\or_cond4_i_reg_715_reg[0]_i_3_n_0 ),
        .CO({\SRL_SIG_reg[1][15]_0 ,\or_cond4_i_reg_715_reg[0]_i_2_n_1 ,\or_cond4_i_reg_715_reg[0]_i_2_n_2 ,\or_cond4_i_reg_715_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({sobel_gx_data_stream_dout[12],1'b0,1'b0,1'b0}),
        .O(\NLW_or_cond4_i_reg_715_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\or_cond4_i_reg_715[0]_i_4_n_0 ,\or_cond4_i_reg_715[0]_i_5_n_0 ,\or_cond4_i_reg_715[0]_i_6_n_0 ,\or_cond4_i_reg_715[0]_i_7_n_0 }));
  CARRY4 \or_cond4_i_reg_715_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\or_cond4_i_reg_715_reg[0]_i_3_n_0 ,\or_cond4_i_reg_715_reg[0]_i_3_n_1 ,\or_cond4_i_reg_715_reg[0]_i_3_n_2 ,\or_cond4_i_reg_715_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\or_cond4_i_reg_715[0]_i_8_n_0 }),
        .O(\NLW_or_cond4_i_reg_715_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\or_cond4_i_reg_715[0]_i_9_n_0 ,\or_cond4_i_reg_715[0]_i_10_n_0 ,\or_cond4_i_reg_715[0]_i_11_n_0 ,\or_cond4_i_reg_715[0]_i_12_n_0 }));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_Result_s_reg_693[0]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \tmp_29_reg_681[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\p_Result_s_reg_693_reg[0] ),
        .I3(\tmp_29_reg_681_reg[0] ),
        .O(sobel_gx_data_stream_dout[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w16_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w16_d2_A_shiftReg_50
   (D,
    \element_gd_i_fu_132_reg[0] ,
    \element_gd_i_fu_132_reg[0]_0 ,
    E,
    \SRL_SIG_reg[0][15]_0 ,
    ap_clk);
  output [15:0]D;
  input \element_gd_i_fu_132_reg[0] ;
  input \element_gd_i_fu_132_reg[0]_0 ;
  input [0:0]E;
  input [15:0]\SRL_SIG_reg[0][15]_0 ;
  input ap_clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \element_gd_i_fu_132_reg[0] ;
  wire \element_gd_i_fu_132_reg[0]_0 ;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][15]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \element_gd_i_fu_132[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\element_gd_i_fu_132_reg[0] ),
        .I3(\element_gd_i_fu_132_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d10_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d10_A
   (dst_cols_V_c_empty_n,
    dst_cols_V_c_full_n,
    out,
    Mat2AXIvideo_U0_img_cols_V_read,
    \cols_V_reg_307_reg[0] ,
    if_din,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_0,
    Q,
    dst_rows_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start);
  output dst_cols_V_c_empty_n;
  output dst_cols_V_c_full_n;
  output [31:0]out;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input \cols_V_reg_307_reg[0] ;
  input [31:0]if_din;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input dst_rows_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;

  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire U_fifo_w32_d10_A_ram_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire \cols_V_reg_307_reg[0] ;
  wire dst_cols_V_c_empty_n;
  wire dst_cols_V_c_full_n;
  wire dst_rows_V_c_empty_n;
  wire [31:0]if_din;
  wire internal_empty_n_i_1__2_n_0;
  wire internal_full_n_i_1__2_n_0;
  wire internal_full_n_i_2__0_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__2_n_0 ;
  wire \mOutPtr[1]_i_1__2_n_0 ;
  wire \mOutPtr[2]_i_1__21_n_0 ;
  wire \mOutPtr[3]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_1__0_n_0 ;
  wire \mOutPtr[4]_i_2__4_n_0 ;
  wire \mOutPtr[4]_i_3__0_n_0 ;
  wire [4:0]mOutPtr_reg__0;
  wire [31:0]out;

  cv_ov5640_canny_edge_0_0_fifo_w32_d10_A_shiftReg_55 U_fifo_w32_d10_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\cols_V_reg_307_reg[0] (dst_cols_V_c_full_n),
        .\cols_V_reg_307_reg[0]_0 (\cols_V_reg_307_reg[0] ),
        .if_din(if_din),
        .internal_full_n_reg(U_fifo_w32_d10_A_ram_n_0),
        .out(out));
  LUT6 #(
    .INIT(64'hA8A0AAA0AAA0AAA0)) 
    internal_empty_n_i_1__2
       (.I0(ap_rst_n),
        .I1(mOutPtr_reg__0[3]),
        .I2(U_fifo_w32_d10_A_ram_n_0),
        .I3(dst_cols_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_full_n_i_2__0_n_0),
        .O(internal_empty_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__2_n_0),
        .Q(dst_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFF5DDDDDDD)) 
    internal_full_n_i_1__2
       (.I0(ap_rst_n),
        .I1(dst_cols_V_c_full_n),
        .I2(mOutPtr_reg__0[3]),
        .I3(internal_full_n_i_2__0_n_0),
        .I4(U_fifo_w32_d10_A_ram_n_0),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    internal_full_n_i_2__0
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[4]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n_i_2__0_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__2_n_0),
        .Q(dst_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__2 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \mOutPtr[1]_i_1__2 
       (.I0(U_fifo_w32_d10_A_ram_n_0),
        .I1(dst_cols_V_c_empty_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg__0[0]),
        .I4(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6555AAAAAAAA9AAA)) 
    \mOutPtr[2]_i_1__21 
       (.I0(mOutPtr_reg__0[2]),
        .I1(U_fifo_w32_d10_A_ram_n_0),
        .I2(dst_cols_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(mOutPtr_reg__0[0]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \mOutPtr[3]_i_1__0 
       (.I0(mOutPtr_reg__0[1]),
        .I1(mOutPtr_reg__0[0]),
        .I2(\mOutPtr[4]_i_3__0_n_0 ),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[4]_i_1__0 
       (.I0(U_fifo_w32_d10_A_ram_n_0),
        .I1(Q),
        .I2(dst_cols_V_c_empty_n),
        .I3(dst_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2__4 
       (.I0(mOutPtr_reg__0[4]),
        .I1(mOutPtr_reg__0[3]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[0]),
        .I5(\mOutPtr[4]_i_3__0_n_0 ),
        .O(\mOutPtr[4]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[4]_i_3__0 
       (.I0(Q),
        .I1(dst_cols_V_c_empty_n),
        .I2(dst_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(\cols_V_reg_307_reg[0] ),
        .I5(dst_cols_V_c_full_n),
        .O(\mOutPtr[4]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[0]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[1]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[2]_i_1__21_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[3]_i_1__0_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__0_n_0 ),
        .D(\mOutPtr[4]_i_2__4_n_0 ),
        .Q(mOutPtr_reg__0[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d10_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d10_A_4
   (dst_rows_V_c_empty_n,
    dst_rows_V_c_full_n,
    out,
    Mat2AXIvideo_U0_img_cols_V_read,
    \rows_V_reg_302_reg[0] ,
    if_din,
    ap_clk,
    SS,
    ap_rst_n,
    internal_full_n_reg_0,
    Q,
    dst_cols_V_c_empty_n,
    Mat2AXIvideo_U0_ap_start);
  output dst_rows_V_c_empty_n;
  output dst_rows_V_c_full_n;
  output [31:0]out;
  input Mat2AXIvideo_U0_img_cols_V_read;
  input \rows_V_reg_302_reg[0] ;
  input [31:0]if_din;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input internal_full_n_reg_0;
  input [0:0]Q;
  input dst_cols_V_c_empty_n;
  input Mat2AXIvideo_U0_ap_start;

  wire Mat2AXIvideo_U0_ap_start;
  wire Mat2AXIvideo_U0_img_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire U_fifo_w32_d10_A_ram_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_cols_V_c_empty_n;
  wire dst_rows_V_c_empty_n;
  wire dst_rows_V_c_full_n;
  wire [31:0]if_din;
  wire internal_empty_n_i_1__1_n_0;
  wire internal_full_n_i_1__1_n_0;
  wire internal_full_n_i_2_n_0;
  wire internal_full_n_reg_0;
  wire \mOutPtr[0]_i_1__1_n_0 ;
  wire \mOutPtr[1]_i_1__1_n_0 ;
  wire \mOutPtr[2]_i_1__20_n_0 ;
  wire \mOutPtr[3]_i_1_n_0 ;
  wire \mOutPtr[4]_i_1_n_0 ;
  wire \mOutPtr[4]_i_2__3_n_0 ;
  wire \mOutPtr[4]_i_3_n_0 ;
  wire [4:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire \rows_V_reg_302_reg[0] ;

  cv_ov5640_canny_edge_0_0_fifo_w32_d10_A_shiftReg U_fifo_w32_d10_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .internal_full_n_reg(U_fifo_w32_d10_A_ram_n_0),
        .out(out),
        .\rows_V_reg_302_reg[0] (dst_rows_V_c_full_n),
        .\rows_V_reg_302_reg[0]_0 (\rows_V_reg_302_reg[0] ));
  LUT6 #(
    .INIT(64'hA8A0AAA0AAA0AAA0)) 
    internal_empty_n_i_1__1
       (.I0(ap_rst_n),
        .I1(mOutPtr_reg__0[3]),
        .I2(U_fifo_w32_d10_A_ram_n_0),
        .I3(dst_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_img_cols_V_read),
        .I5(internal_full_n_i_2_n_0),
        .O(internal_empty_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__1_n_0),
        .Q(dst_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDFFFF5DDDDDDD)) 
    internal_full_n_i_1__1
       (.I0(ap_rst_n),
        .I1(dst_rows_V_c_full_n),
        .I2(mOutPtr_reg__0[3]),
        .I3(internal_full_n_i_2_n_0),
        .I4(U_fifo_w32_d10_A_ram_n_0),
        .I5(internal_full_n_reg_0),
        .O(internal_full_n_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    internal_full_n_i_2
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[4]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n_i_2_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__1_n_0),
        .Q(dst_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h40BFBF40)) 
    \mOutPtr[1]_i_1__1 
       (.I0(U_fifo_w32_d10_A_ram_n_0),
        .I1(dst_rows_V_c_empty_n),
        .I2(Mat2AXIvideo_U0_img_cols_V_read),
        .I3(mOutPtr_reg__0[0]),
        .I4(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6555AAAAAAAA9AAA)) 
    \mOutPtr[2]_i_1__20 
       (.I0(mOutPtr_reg__0[2]),
        .I1(U_fifo_w32_d10_A_ram_n_0),
        .I2(dst_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_img_cols_V_read),
        .I4(mOutPtr_reg__0[0]),
        .I5(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \mOutPtr[3]_i_1 
       (.I0(mOutPtr_reg__0[1]),
        .I1(mOutPtr_reg__0[0]),
        .I2(\mOutPtr[4]_i_3_n_0 ),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \mOutPtr[4]_i_1 
       (.I0(U_fifo_w32_d10_A_ram_n_0),
        .I1(Q),
        .I2(dst_cols_V_c_empty_n),
        .I3(dst_rows_V_c_empty_n),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2__3 
       (.I0(mOutPtr_reg__0[4]),
        .I1(mOutPtr_reg__0[3]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .I4(mOutPtr_reg__0[0]),
        .I5(\mOutPtr[4]_i_3_n_0 ),
        .O(\mOutPtr[4]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[4]_i_3 
       (.I0(Q),
        .I1(dst_cols_V_c_empty_n),
        .I2(dst_rows_V_c_empty_n),
        .I3(Mat2AXIvideo_U0_ap_start),
        .I4(\rows_V_reg_302_reg[0] ),
        .I5(dst_rows_V_c_full_n),
        .O(\mOutPtr[4]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[0]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[1]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[2]_i_1__20_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[3]_i_1_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1_n_0 ),
        .D(\mOutPtr[4]_i_2__3_n_0 ),
        .Q(mOutPtr_reg__0[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d10_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d10_A_shiftReg
   (internal_full_n_reg,
    out,
    \rows_V_reg_302_reg[0] ,
    \rows_V_reg_302_reg[0]_0 ,
    Q,
    if_din,
    ap_clk);
  output internal_full_n_reg;
  output [31:0]out;
  input \rows_V_reg_302_reg[0] ;
  input \rows_V_reg_302_reg[0]_0 ;
  input [4:0]Q;
  input [31:0]if_din;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire [31:0]if_din;
  wire internal_full_n_reg;
  wire [31:0]out;
  wire \rows_V_reg_302_reg[0] ;
  wire \rows_V_reg_302_reg[0]_0 ;
  wire [3:0]shiftReg_addr;

  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][0]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][0]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_1 
       (.I0(\rows_V_reg_302_reg[0] ),
        .I1(\rows_V_reg_302_reg[0]_0 ),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][10]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][10]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][11]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][11]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][12]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][12]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][13]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][13]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][14]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][14]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][15]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][15]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][16]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][16]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][17]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][17]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][18]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][18]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][19]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][19]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][1]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][1]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][20]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][20]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][21]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][21]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][22]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][22]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][23]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][23]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][24]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][24]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][25]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][25]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][26]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][26]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][27]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][27]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][28]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][28]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][29]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][29]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][2]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][2]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][30]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][30]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][31]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][31]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][3]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][3]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][4]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][4]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][5]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][5]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][6]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][6]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][7]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][7]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][8]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][8]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_rows_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][9]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][9]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d10_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d10_A_shiftReg_55
   (internal_full_n_reg,
    out,
    \cols_V_reg_307_reg[0] ,
    \cols_V_reg_307_reg[0]_0 ,
    Q,
    if_din,
    ap_clk);
  output internal_full_n_reg;
  output [31:0]out;
  input \cols_V_reg_307_reg[0] ;
  input \cols_V_reg_307_reg[0]_0 ;
  input [4:0]Q;
  input [31:0]if_din;
  input ap_clk;

  wire [4:0]Q;
  wire ap_clk;
  wire \cols_V_reg_307_reg[0] ;
  wire \cols_V_reg_307_reg[0]_0 ;
  wire [31:0]if_din;
  wire internal_full_n_reg;
  wire [31:0]out;
  wire [3:0]shiftReg_addr;

  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][0]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][0]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_1__0 
       (.I0(\cols_V_reg_307_reg[0] ),
        .I1(\cols_V_reg_307_reg[0]_0 ),
        .O(internal_full_n_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_3__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_4__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(shiftReg_addr[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[9][0]_srl10_i_5__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][10]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][10]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][11]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][11]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][12]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][12]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][13]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][13]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][14]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][14]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][15]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][15]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][16]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][16]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][17]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][17]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][18]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][18]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][19]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][19]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][1]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][1]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][20]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][20]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][21]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][21]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][22]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][22]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][23]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][23]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][24]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][24]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][25]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][25]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][26]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][26]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][27]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][27]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][28]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][28]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][29]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][29]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][2]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][2]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][30]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][30]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][31]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][31]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][3]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][3]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][4]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][4]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][5]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][5]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][6]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][6]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][7]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][7]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][8]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][8]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9] " *) 
  (* srl_name = "inst/\dst_cols_V_c_U/U_fifo_w32_d10_A_ram/SRL_SIG_reg[9][9]_srl10 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[9][9]_srl10 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(shiftReg_addr[3]),
        .CE(internal_full_n_reg),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d2_A
   (src_cols_V_c44_full_n,
    src_cols_V_c44_empty_n,
    D,
    ap_clk,
    ap_rst_n,
    CvtColor_U0_p_src_rows_V_read,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_empty_n_reg_0,
    SS,
    \SRL_SIG_reg[0][31] );
  output src_cols_V_c44_full_n;
  output src_cols_V_c44_empty_n;
  output [31:0]D;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_U0_p_src_rows_V_read;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [31:0]\SRL_SIG_reg[0][31] ;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__21_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__21_n_0;
  wire \mOutPtr[0]_i_1__21_n_0 ;
  wire \mOutPtr[1]_i_1__7_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_cols_V_c44_empty_n;
  wire src_cols_V_c44_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_shiftReg_31 U_fifo_w32_d2_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (src_cols_V_c44_full_n),
        .ap_clk(ap_clk),
        .\cols_reg_343_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\cols_reg_343_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__21
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(src_cols_V_c44_empty_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__21_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__21_n_0),
        .Q(src_cols_V_c44_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__21
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_rows_V_read),
        .I3(src_cols_V_c44_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(src_cols_V_c44_full_n),
        .O(internal_full_n_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__19
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__21_n_0),
        .Q(src_cols_V_c44_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__21 
       (.I0(src_cols_V_c44_empty_n),
        .I1(CvtColor_U0_p_src_rows_V_read),
        .I2(src_cols_V_c44_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__21_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__7 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_cols_V_c44_full_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(src_cols_V_c44_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__21_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__7_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_17
   (internal_full_n_reg_0,
    src_cols_V_c_full_n,
    src_cols_V_c_empty_n,
    \SRL_SIG_reg[1][31] ,
    dst_rows_V_c_full_n,
    high_threshold_c_full_n,
    src_rows_V_c_full_n,
    int_ap_ready_i_2,
    AXIvideo2Mat_U0_img_cols_V_read,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_clk,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n,
    internal_empty_n_reg_0);
  output internal_full_n_reg_0;
  output src_cols_V_c_full_n;
  output src_cols_V_c_empty_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input dst_rows_V_c_full_n;
  input high_threshold_c_full_n;
  input src_rows_V_c_full_n;
  input int_ap_ready_i_2;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_clk;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_rows_V_c_full_n;
  wire high_threshold_c_full_n;
  wire int_ap_ready_i_2;
  wire internal_empty_n_i_1__0_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__0_n_0;
  wire internal_full_n_i_2__32_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__0_n_0 ;
  wire \mOutPtr[1]_i_1__0_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_cols_V_c_empty_n;
  wire src_cols_V_c_full_n;
  wire src_rows_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_shiftReg_30 U_fifo_w32_d2_A_ram
       (.\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (src_cols_V_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    int_ap_ready_i_7
       (.I0(src_cols_V_c_full_n),
        .I1(dst_rows_V_c_full_n),
        .I2(high_threshold_c_full_n),
        .I3(src_rows_V_c_full_n),
        .I4(int_ap_ready_i_2),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__0
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(src_cols_V_c_empty_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__0_n_0),
        .Q(src_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__0
       (.I0(internal_full_n_i_2__32_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__32
       (.I0(src_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_cols_V_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__32_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__3
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(src_cols_V_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(src_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__0_n_0),
        .Q(src_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__0 
       (.I0(src_cols_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_cols_V_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__0 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(src_cols_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(src_cols_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_21
   (src_rows_V_c43_full_n,
    src_rows_V_c43_empty_n,
    \SRL_SIG_reg[1][31] ,
    ap_clk,
    ap_rst_n,
    CvtColor_U0_p_src_rows_V_read,
    AXIvideo2Mat_U0_img_cols_V_read,
    internal_empty_n_reg_0,
    SS,
    D);
  output src_rows_V_c43_full_n;
  output src_rows_V_c43_empty_n;
  output [31:0]\SRL_SIG_reg[1][31] ;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_U0_p_src_rows_V_read;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input internal_empty_n_reg_0;
  input [0:0]SS;
  input [31:0]D;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[1][31] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__20_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__20_n_0;
  wire \mOutPtr[0]_i_1__20_n_0 ;
  wire \mOutPtr[1]_i_1__6_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_rows_V_c43_empty_n;
  wire src_rows_V_c43_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_shiftReg_27 U_fifo_w32_d2_A_ram
       (.AXIvideo2Mat_U0_img_cols_V_read(AXIvideo2Mat_U0_img_cols_V_read),
        .D(D),
        .\SRL_SIG_reg[1][0]_0 (src_rows_V_c43_full_n),
        .\SRL_SIG_reg[1][31]_0 (\SRL_SIG_reg[1][31] ),
        .ap_clk(ap_clk),
        .\rows_reg_348_reg[0] (\mOutPtr_reg_n_0_[0] ),
        .\rows_reg_348_reg[0]_0 (\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__20
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(src_rows_V_c43_empty_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__20_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__20_n_0),
        .Q(src_rows_V_c43_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__20
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_rows_V_read),
        .I3(src_rows_V_c43_empty_n),
        .I4(AXIvideo2Mat_U0_img_cols_V_read),
        .I5(src_rows_V_c43_full_n),
        .O(internal_full_n_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__18
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__20_n_0),
        .Q(src_rows_V_c43_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__20 
       (.I0(src_rows_V_c43_empty_n),
        .I1(CvtColor_U0_p_src_rows_V_read),
        .I2(src_rows_V_c43_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__20_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__6 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_rows_V_c43_full_n),
        .I3(CvtColor_U0_p_src_rows_V_read),
        .I4(src_rows_V_c43_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__20_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__6_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_22
   (src_rows_V_c_empty_n,
    src_rows_V_c_full_n,
    D,
    AXIvideo2Mat_U0_img_cols_V_read,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_clk,
    \SRL_SIG_reg[0][31] ,
    ap_rst_n,
    internal_empty_n_reg_0);
  output src_rows_V_c_empty_n;
  output src_rows_V_c_full_n;
  output [31:0]D;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_clk;
  input [31:0]\SRL_SIG_reg[0][31] ;
  input ap_rst_n;
  input internal_empty_n_reg_0;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31] ;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1_n_0;
  wire internal_full_n_i_2__31_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_rows_V_c_empty_n;
  wire src_rows_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_shiftReg U_fifo_w32_d2_A_ram
       (.D(D),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][31]_0 (\SRL_SIG_reg[0][31] ),
        .\SRL_SIG_reg[1][0]_0 (src_rows_V_c_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1
       (.I0(ap_rst_n),
        .I1(internal_empty_n_reg_0),
        .I2(src_rows_V_c_empty_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1_n_0),
        .Q(src_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1
       (.I0(internal_full_n_i_2__31_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0070)) 
    internal_full_n_i_2__31
       (.I0(src_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_rows_V_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .O(internal_full_n_i_2__31_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    internal_full_n_i_3__2
       (.I0(AXIvideo2Mat_U0_img_cols_V_read),
        .I1(src_rows_V_c_empty_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(src_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1_n_0),
        .Q(src_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(src_rows_V_c_empty_n),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .I2(src_rows_V_c_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(src_rows_V_c_full_n),
        .I3(AXIvideo2Mat_U0_img_cols_V_read),
        .I4(src_rows_V_c_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_shiftReg
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire [31:0]D;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_V_reg_457[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_shiftReg_27
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2Mat_U0_img_cols_V_read,
    \rows_reg_348_reg[0] ,
    \rows_reg_348_reg[0]_0 ,
    D,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \rows_reg_348_reg[0] ;
  input \rows_reg_348_reg[0]_0 ;
  input [31:0]D;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \rows_reg_348_reg[0] ;
  wire \rows_reg_348_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[31]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \rows_reg_348[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\rows_reg_348_reg[0] ),
        .I3(\rows_reg_348_reg[0]_0 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_shiftReg_30
   (\SRL_SIG_reg[1][31]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]\SRL_SIG_reg[1][31]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [31:0]\SRL_SIG_reg[1][31]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_V_reg_462[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(\SRL_SIG_reg[1][31]_0 [9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d2_A_shiftReg_31
   (D,
    \SRL_SIG_reg[1][0]_0 ,
    AXIvideo2Mat_U0_img_cols_V_read,
    \cols_reg_343_reg[0] ,
    \cols_reg_343_reg[0]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_clk);
  output [31:0]D;
  input \SRL_SIG_reg[1][0]_0 ;
  input AXIvideo2Mat_U0_img_cols_V_read;
  input \cols_reg_343_reg[0] ;
  input \cols_reg_343_reg[0]_0 ;
  input [31:0]\SRL_SIG_reg[0][31]_0 ;
  input ap_clk;

  wire AXIvideo2Mat_U0_img_cols_V_read;
  wire [31:0]D;
  wire [31:0]\SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire \cols_reg_343_reg[0] ;
  wire \cols_reg_343_reg[0]_0 ;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h8)) 
    \SRL_SIG[0][31]_i_1__2 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(AXIvideo2Mat_U0_img_cols_V_read),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0][31]_0 [9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[24]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[25]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [25]),
        .I1(\SRL_SIG_reg[0]_0 [25]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[26]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[27]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [27]),
        .I1(\SRL_SIG_reg[0]_0 [27]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[28]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[29]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [29]),
        .I1(\SRL_SIG_reg[0]_0 [29]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[30]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [30]),
        .I1(\SRL_SIG_reg[0]_0 [30]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[31]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [31]),
        .I1(\SRL_SIG_reg[0]_0 [31]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \cols_reg_343[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\cols_reg_343_reg[0] ),
        .I3(\cols_reg_343_reg[0]_0 ),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d4_A
   (src_bw_cols_V_c_full_n,
    src_bw_cols_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    Duplicate_U0_src_cols_V_read,
    Duplicate_U0_ap_start,
    src_bw_rows_V_c_empty_n,
    Q,
    \mOutPtr_reg[0]_0 ,
    \cols_V_reg_197_reg[31] ,
    SS);
  output src_bw_cols_V_c_full_n;
  output src_bw_cols_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input Duplicate_U0_src_cols_V_read;
  input Duplicate_U0_ap_start;
  input src_bw_rows_V_c_empty_n;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]\cols_V_reg_197_reg[31] ;
  input [0:0]SS;

  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]\cols_V_reg_197_reg[31] ;
  wire internal_empty_n_i_1__42_n_0;
  wire internal_full_n_i_1__42_n_0;
  wire internal_full_n_i_2__34_n_0;
  wire internal_full_n_i_3__13_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire src_bw_cols_V_c_empty_n;
  wire src_bw_cols_V_c_full_n;
  wire src_bw_rows_V_c_empty_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d4_A_shiftReg_33 U_fifo_w32_d4_A_ram
       (.ap_clk(ap_clk),
        .\cols_V_reg_197_reg[0] (src_bw_cols_V_c_full_n),
        .\cols_V_reg_197_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\cols_V_reg_197_reg[31] (\cols_V_reg_197_reg[31] ),
        .mOutPtr(mOutPtr),
        .out(out));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__42
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(src_bw_cols_V_c_empty_n),
        .I3(Duplicate_U0_src_cols_V_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__13_n_0),
        .O(internal_empty_n_i_1__42_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__42_n_0),
        .Q(src_bw_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__42
       (.I0(internal_full_n_i_2__34_n_0),
        .I1(internal_full_n_i_3__13_n_0),
        .I2(mOutPtr[1]),
        .I3(src_bw_cols_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__42_n_0));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__34
       (.I0(src_bw_cols_V_c_empty_n),
        .I1(Q),
        .I2(src_bw_rows_V_c_empty_n),
        .I3(Duplicate_U0_ap_start),
        .I4(src_bw_cols_V_c_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__34_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__13
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__13_n_0));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4__0
       (.I0(Duplicate_U0_ap_start),
        .I1(src_bw_rows_V_c_empty_n),
        .I2(Q),
        .I3(src_bw_cols_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src_bw_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__42_n_0),
        .Q(src_bw_cols_V_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(src_bw_cols_V_c_empty_n),
        .I1(Duplicate_U0_src_cols_V_read),
        .I2(src_bw_cols_V_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(src_bw_cols_V_c_full_n),
        .I3(Duplicate_U0_src_cols_V_read),
        .I4(src_bw_cols_V_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Duplicate_U0_src_cols_V_read),
        .I4(src_bw_cols_V_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d4_A_16
   (src_bw_rows_V_c_full_n,
    src_bw_rows_V_c_empty_n,
    internal_full_n_reg_0,
    out,
    ap_clk,
    dst_cols_V_c_full_n,
    src1_rows_V_c_full_n,
    src_bw_cols_V_c_full_n,
    ap_rst_n,
    \mOutPtr_reg[2]_0 ,
    Duplicate_U0_src_cols_V_read,
    Duplicate_U0_ap_start,
    src_bw_cols_V_c_empty_n,
    Q,
    \mOutPtr_reg[0]_0 ,
    \rows_V_reg_192_reg[31] ,
    SS);
  output src_bw_rows_V_c_full_n;
  output src_bw_rows_V_c_empty_n;
  output internal_full_n_reg_0;
  output [31:0]out;
  input ap_clk;
  input dst_cols_V_c_full_n;
  input src1_rows_V_c_full_n;
  input src_bw_cols_V_c_full_n;
  input ap_rst_n;
  input \mOutPtr_reg[2]_0 ;
  input Duplicate_U0_src_cols_V_read;
  input Duplicate_U0_ap_start;
  input src_bw_cols_V_c_empty_n;
  input [0:0]Q;
  input \mOutPtr_reg[0]_0 ;
  input [31:0]\rows_V_reg_192_reg[31] ;
  input [0:0]SS;

  wire Duplicate_U0_ap_start;
  wire Duplicate_U0_src_cols_V_read;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_cols_V_c_full_n;
  wire internal_empty_n_i_1__41_n_0;
  wire internal_full_n_i_1__41_n_0;
  wire internal_full_n_i_2__33_n_0;
  wire internal_full_n_i_3__12_n_0;
  wire internal_full_n_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[2]_0 ;
  wire [31:0]out;
  wire [31:0]\rows_V_reg_192_reg[31] ;
  wire src1_rows_V_c_full_n;
  wire src_bw_cols_V_c_empty_n;
  wire src_bw_cols_V_c_full_n;
  wire src_bw_rows_V_c_empty_n;
  wire src_bw_rows_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d4_A_shiftReg U_fifo_w32_d4_A_ram
       (.ap_clk(ap_clk),
        .dst_cols_V_c_full_n(dst_cols_V_c_full_n),
        .internal_full_n_reg(internal_full_n_reg_0),
        .mOutPtr(mOutPtr),
        .out(out),
        .\rows_V_reg_192_reg[0] (src_bw_rows_V_c_full_n),
        .\rows_V_reg_192_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\rows_V_reg_192_reg[31] (\rows_V_reg_192_reg[31] ),
        .src1_rows_V_c_full_n(src1_rows_V_c_full_n),
        .src_bw_cols_V_c_full_n(src_bw_cols_V_c_full_n));
  LUT6 #(
    .INIT(64'hA2A222A2A2A2A2A2)) 
    internal_empty_n_i_1__41
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[2]_0 ),
        .I2(src_bw_rows_V_c_empty_n),
        .I3(Duplicate_U0_src_cols_V_read),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__12_n_0),
        .O(internal_empty_n_i_1__41_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__41_n_0),
        .Q(src_bw_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__41
       (.I0(internal_full_n_i_2__33_n_0),
        .I1(internal_full_n_i_3__12_n_0),
        .I2(mOutPtr[1]),
        .I3(src_bw_rows_V_c_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__41_n_0));
  LUT6 #(
    .INIT(64'h000000007FFF0000)) 
    internal_full_n_i_2__33
       (.I0(src_bw_rows_V_c_empty_n),
        .I1(Q),
        .I2(src_bw_cols_V_c_empty_n),
        .I3(Duplicate_U0_ap_start),
        .I4(src_bw_rows_V_c_full_n),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_full_n_i_2__33_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__12
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__12_n_0));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    internal_full_n_i_4
       (.I0(Duplicate_U0_ap_start),
        .I1(src_bw_cols_V_c_empty_n),
        .I2(Q),
        .I3(src_bw_rows_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src_bw_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__41_n_0),
        .Q(src_bw_rows_V_c_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1 
       (.I0(src_bw_rows_V_c_empty_n),
        .I1(Duplicate_U0_src_cols_V_read),
        .I2(src_bw_rows_V_c_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(src_bw_rows_V_c_full_n),
        .I3(Duplicate_U0_src_cols_V_read),
        .I4(src_bw_rows_V_c_empty_n),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEFF7F7F710080808)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(\mOutPtr_reg[2]_0 ),
        .I3(Duplicate_U0_src_cols_V_read),
        .I4(src_bw_rows_V_c_empty_n),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d4_A_shiftReg
   (internal_full_n_reg,
    out,
    \rows_V_reg_192_reg[0] ,
    dst_cols_V_c_full_n,
    src1_rows_V_c_full_n,
    src_bw_cols_V_c_full_n,
    \rows_V_reg_192_reg[0]_0 ,
    mOutPtr,
    \rows_V_reg_192_reg[31] ,
    ap_clk);
  output internal_full_n_reg;
  output [31:0]out;
  input \rows_V_reg_192_reg[0] ;
  input dst_cols_V_c_full_n;
  input src1_rows_V_c_full_n;
  input src_bw_cols_V_c_full_n;
  input \rows_V_reg_192_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [31:0]\rows_V_reg_192_reg[31] ;
  input ap_clk;

  wire ap_clk;
  wire dst_cols_V_c_full_n;
  wire internal_full_n_reg;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire \rows_V_reg_192_reg[0] ;
  wire \rows_V_reg_192_reg[0]_0 ;
  wire [31:0]\rows_V_reg_192_reg[31] ;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;
  wire src1_rows_V_c_full_n;
  wire src_bw_cols_V_c_full_n;

  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(\rows_V_reg_192_reg[0] ),
        .I1(\rows_V_reg_192_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_rows_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_192_reg[31] [9]),
        .Q(out[9]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_ready_i_12
       (.I0(\rows_V_reg_192_reg[0] ),
        .I1(dst_cols_V_c_full_n),
        .I2(src1_rows_V_c_full_n),
        .I3(src_bw_cols_V_c_full_n),
        .O(internal_full_n_reg));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d4_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d4_A_shiftReg_33
   (out,
    \cols_V_reg_197_reg[0] ,
    \cols_V_reg_197_reg[0]_0 ,
    mOutPtr,
    \cols_V_reg_197_reg[31] ,
    ap_clk);
  output [31:0]out;
  input \cols_V_reg_197_reg[0] ;
  input \cols_V_reg_197_reg[0]_0 ;
  input [2:0]mOutPtr;
  input [31:0]\cols_V_reg_197_reg[31] ;
  input ap_clk;

  wire ap_clk;
  wire \cols_V_reg_197_reg[0] ;
  wire \cols_V_reg_197_reg[0]_0 ;
  wire [31:0]\cols_V_reg_197_reg[31] ;
  wire [2:0]mOutPtr;
  wire [31:0]out;
  wire [1:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(\cols_V_reg_197_reg[0] ),
        .I1(\cols_V_reg_197_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(shiftReg_addr[1]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\src_bw_cols_V_c_U/U_fifo_w32_d4_A_ram/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_197_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d5_A
   (out,
    src1_cols_V_c_full_n,
    src1_cols_V_c_empty_n,
    \p_src_cols_V_read_reg_121_reg[31] ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    src1_rows_V_c_empty_n,
    Sobel_U0_ap_start,
    Q,
    ap_rst_n,
    Sobel_U0_p_src_cols_V_read);
  output [31:0]out;
  output src1_cols_V_c_full_n;
  output src1_cols_V_c_empty_n;
  input [31:0]\p_src_cols_V_read_reg_121_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input src1_rows_V_c_empty_n;
  input Sobel_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input Sobel_U0_p_src_cols_V_read;

  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_U0_ap_start;
  wire Sobel_U0_p_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__4_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__4_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__4_n_0 ;
  wire \mOutPtr[1]_i_1__27_n_0 ;
  wire \mOutPtr[2]_i_1__0_n_0 ;
  wire \mOutPtr[3]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_2__0_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire [31:0]\p_src_cols_V_read_reg_121_reg[31] ;
  wire src1_cols_V_c_empty_n;
  wire src1_cols_V_c_full_n;
  wire src1_rows_V_c_empty_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_shiftReg_38 U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .out(out),
        .\p_src_cols_V_read_reg_121_reg[0] (src1_cols_V_c_full_n),
        .\p_src_cols_V_read_reg_121_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\p_src_cols_V_read_reg_121_reg[31] (\p_src_cols_V_read_reg_121_reg[31] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__4
       (.I0(ap_rst_n),
        .I1(src1_cols_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(src1_cols_V_c_empty_n),
        .I4(Sobel_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__4_n_0),
        .Q(src1_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__4
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Sobel_U0_p_src_cols_V_read),
        .I3(src1_cols_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src1_cols_V_c_full_n),
        .O(internal_full_n_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__4_n_0),
        .Q(src1_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__4 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__27 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__27_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__0 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__2 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(src1_cols_V_c_full_n),
        .I2(src1_rows_V_c_empty_n),
        .I3(Sobel_U0_ap_start),
        .I4(Q),
        .I5(src1_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__0 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__0 
       (.I0(src1_rows_V_c_empty_n),
        .I1(Sobel_U0_ap_start),
        .I2(Q),
        .I3(src1_cols_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src1_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__4_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__27_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__0_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_2__0_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_11
   (out,
    src1_rows_V_c_full_n,
    src1_rows_V_c_empty_n,
    \p_src_rows_V_read_reg_116_reg[31] ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    src1_cols_V_c_empty_n,
    Sobel_U0_ap_start,
    Q,
    ap_rst_n,
    Sobel_U0_p_src_cols_V_read);
  output [31:0]out;
  output src1_rows_V_c_full_n;
  output src1_rows_V_c_empty_n;
  input [31:0]\p_src_rows_V_read_reg_116_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input src1_cols_V_c_empty_n;
  input Sobel_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input Sobel_U0_p_src_cols_V_read;

  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_U0_ap_start;
  wire Sobel_U0_p_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__3_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__3_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__3_n_0 ;
  wire \mOutPtr[1]_i_1__26_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[3]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire [31:0]\p_src_rows_V_read_reg_116_reg[31] ;
  wire src1_cols_V_c_empty_n;
  wire src1_rows_V_c_empty_n;
  wire src1_rows_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_shiftReg_36 U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .out(out),
        .\p_src_rows_V_read_reg_116_reg[0] (src1_rows_V_c_full_n),
        .\p_src_rows_V_read_reg_116_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\p_src_rows_V_read_reg_116_reg[31] (\p_src_rows_V_read_reg_116_reg[31] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__3
       (.I0(ap_rst_n),
        .I1(src1_rows_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(src1_rows_V_c_empty_n),
        .I4(Sobel_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__0
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__3_n_0),
        .Q(src1_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__3
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Sobel_U0_p_src_cols_V_read),
        .I3(src1_rows_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src1_rows_V_c_full_n),
        .O(internal_full_n_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__1
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__3_n_0),
        .Q(src1_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__3 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__26 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(src1_rows_V_c_full_n),
        .I2(src1_cols_V_c_empty_n),
        .I3(Sobel_U0_ap_start),
        .I4(Q),
        .I5(src1_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3 
       (.I0(src1_cols_V_c_empty_n),
        .I1(Sobel_U0_ap_start),
        .I2(Q),
        .I3(src1_rows_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src1_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[0]_i_1__3_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[1]_i_1__26_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__1_n_0 ),
        .D(\mOutPtr[3]_i_2_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_12
   (out,
    src2_cols_V_c_full_n,
    src2_cols_V_c_empty_n,
    \p_src_cols_V_read_reg_121_reg[31] ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    src2_rows_V_c_empty_n,
    Sobel_1_U0_ap_start,
    Q,
    ap_rst_n,
    Sobel_1_U0_p_src_cols_V_read);
  output [31:0]out;
  output src2_cols_V_c_full_n;
  output src2_cols_V_c_empty_n;
  input [31:0]\p_src_cols_V_read_reg_121_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input src2_rows_V_c_empty_n;
  input Sobel_1_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input Sobel_1_U0_p_src_cols_V_read;

  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_1_U0_ap_start;
  wire Sobel_1_U0_p_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__6_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__6_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__6_n_0 ;
  wire \mOutPtr[1]_i_1__29_n_0 ;
  wire \mOutPtr[2]_i_1__2_n_0 ;
  wire \mOutPtr[3]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_2__2_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire [31:0]\p_src_cols_V_read_reg_121_reg[31] ;
  wire src2_cols_V_c_empty_n;
  wire src2_cols_V_c_full_n;
  wire src2_rows_V_c_empty_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_shiftReg_35 U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .out(out),
        .\p_src_cols_V_read_reg_121_reg[0] (src2_cols_V_c_full_n),
        .\p_src_cols_V_read_reg_121_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\p_src_cols_V_read_reg_121_reg[31] (\p_src_cols_V_read_reg_121_reg[31] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__6
       (.I0(ap_rst_n),
        .I1(src2_cols_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(src2_cols_V_c_empty_n),
        .I4(Sobel_1_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__3
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__6_n_0),
        .Q(src2_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__6
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Sobel_1_U0_p_src_cols_V_read),
        .I3(src2_cols_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src2_cols_V_c_full_n),
        .O(internal_full_n_i_1__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__4
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__6_n_0),
        .Q(src2_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__6 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__29 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__2 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(src2_cols_V_c_full_n),
        .I2(src2_rows_V_c_empty_n),
        .I3(Sobel_1_U0_ap_start),
        .I4(Q),
        .I5(src2_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__2 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__2 
       (.I0(src2_rows_V_c_empty_n),
        .I1(Sobel_1_U0_ap_start),
        .I2(Q),
        .I3(src2_cols_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src2_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__6_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__29_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__2_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_2__2_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_14
   (internal_full_n_reg_0,
    out,
    src2_rows_V_c_empty_n,
    src2_cols_V_c_full_n,
    \p_src_rows_V_read_reg_116_reg[31] ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    src2_cols_V_c_empty_n,
    Sobel_1_U0_ap_start,
    Q,
    ap_rst_n,
    Sobel_1_U0_p_src_cols_V_read);
  output internal_full_n_reg_0;
  output [31:0]out;
  output src2_rows_V_c_empty_n;
  input src2_cols_V_c_full_n;
  input [31:0]\p_src_rows_V_read_reg_116_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input src2_cols_V_c_empty_n;
  input Sobel_1_U0_ap_start;
  input [0:0]Q;
  input ap_rst_n;
  input Sobel_1_U0_p_src_cols_V_read;

  wire [0:0]Q;
  wire [0:0]SS;
  wire Sobel_1_U0_ap_start;
  wire Sobel_1_U0_p_src_cols_V_read;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__5_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__5_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__5_n_0 ;
  wire \mOutPtr[1]_i_1__28_n_0 ;
  wire \mOutPtr[2]_i_1__1_n_0 ;
  wire \mOutPtr[3]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_2__1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire [31:0]\p_src_rows_V_read_reg_116_reg[31] ;
  wire src2_cols_V_c_empty_n;
  wire src2_cols_V_c_full_n;
  wire src2_rows_V_c_empty_n;
  wire src2_rows_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_shiftReg U_fifo_w32_d5_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .out(out),
        .\p_src_rows_V_read_reg_116_reg[0] (\mOutPtr_reg[0]_0 ),
        .\p_src_rows_V_read_reg_116_reg[31] (\p_src_rows_V_read_reg_116_reg[31] ),
        .src2_rows_V_c_full_n(src2_rows_V_c_full_n));
  LUT2 #(
    .INIT(4'h7)) 
    int_ap_ready_i_5
       (.I0(src2_rows_V_c_full_n),
        .I1(src2_cols_V_c_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__5
       (.I0(ap_rst_n),
        .I1(src2_rows_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(src2_rows_V_c_empty_n),
        .I4(Sobel_1_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__2
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__5_n_0),
        .Q(src2_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__5
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Sobel_1_U0_p_src_cols_V_read),
        .I3(src2_rows_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src2_rows_V_c_full_n),
        .O(internal_full_n_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__3
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__5_n_0),
        .Q(src2_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__5 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__28 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__1 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(src2_rows_V_c_full_n),
        .I2(src2_cols_V_c_empty_n),
        .I3(Sobel_1_U0_ap_start),
        .I4(Q),
        .I5(src2_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__1 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__1 
       (.I0(src2_cols_V_c_empty_n),
        .I1(Sobel_1_U0_ap_start),
        .I2(Q),
        .I3(src2_rows_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(src2_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__5_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__28_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__1_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_2__1_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_shiftReg
   (out,
    src2_rows_V_c_full_n,
    \p_src_rows_V_read_reg_116_reg[0] ,
    Q,
    \p_src_rows_V_read_reg_116_reg[31] ,
    ap_clk);
  output [31:0]out;
  input src2_rows_V_c_full_n;
  input \p_src_rows_V_read_reg_116_reg[0] ;
  input [3:0]Q;
  input [31:0]\p_src_rows_V_read_reg_116_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire \p_src_rows_V_read_reg_116_reg[0] ;
  wire [31:0]\p_src_rows_V_read_reg_116_reg[31] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire src2_rows_V_c_full_n;

  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__1 
       (.I0(src2_rows_V_c_full_n),
        .I1(\p_src_rows_V_read_reg_116_reg[0] ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_shiftReg_35
   (out,
    \p_src_cols_V_read_reg_121_reg[0] ,
    \p_src_cols_V_read_reg_121_reg[0]_0 ,
    Q,
    \p_src_cols_V_read_reg_121_reg[31] ,
    ap_clk);
  output [31:0]out;
  input \p_src_cols_V_read_reg_121_reg[0] ;
  input \p_src_cols_V_read_reg_121_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]\p_src_cols_V_read_reg_121_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire \p_src_cols_V_read_reg_121_reg[0] ;
  wire \p_src_cols_V_read_reg_121_reg[0]_0 ;
  wire [31:0]\p_src_cols_V_read_reg_121_reg[31] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__2 
       (.I0(\p_src_cols_V_read_reg_121_reg[0] ),
        .I1(\p_src_cols_V_read_reg_121_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src2_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_shiftReg_36
   (out,
    \p_src_rows_V_read_reg_116_reg[0] ,
    \p_src_rows_V_read_reg_116_reg[0]_0 ,
    Q,
    \p_src_rows_V_read_reg_116_reg[31] ,
    ap_clk);
  output [31:0]out;
  input \p_src_rows_V_read_reg_116_reg[0] ;
  input \p_src_rows_V_read_reg_116_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]\p_src_rows_V_read_reg_116_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire \p_src_rows_V_read_reg_116_reg[0] ;
  wire \p_src_rows_V_read_reg_116_reg[0]_0 ;
  wire [31:0]\p_src_rows_V_read_reg_116_reg[31] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1 
       (.I0(\p_src_rows_V_read_reg_116_reg[0] ),
        .I1(\p_src_rows_V_read_reg_116_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_rows_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_rows_V_read_reg_116_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d5_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d5_A_shiftReg_38
   (out,
    \p_src_cols_V_read_reg_121_reg[0] ,
    \p_src_cols_V_read_reg_121_reg[0]_0 ,
    Q,
    \p_src_cols_V_read_reg_121_reg[31] ,
    ap_clk);
  output [31:0]out;
  input \p_src_cols_V_read_reg_121_reg[0] ;
  input \p_src_cols_V_read_reg_121_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]\p_src_cols_V_read_reg_121_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire \p_src_cols_V_read_reg_121_reg[0] ;
  wire \p_src_cols_V_read_reg_121_reg[0]_0 ;
  wire [31:0]\p_src_cols_V_read_reg_121_reg[31] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][0]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][0]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_1__0 
       (.I0(\p_src_cols_V_read_reg_121_reg[0] ),
        .I1(\p_src_cols_V_read_reg_121_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[4][0]_srl5_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][10]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][10]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][11]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][11]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][12]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][12]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][13]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][13]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][14]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][14]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][15]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][15]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][16]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][16]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][17]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][17]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][18]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][18]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][19]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][19]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][1]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][1]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][20]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][20]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][21]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][21]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][22]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][22]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][23]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][23]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][24]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][24]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][25]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][25]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][26]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][26]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][27]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][27]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][28]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][28]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][29]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][29]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][2]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][2]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][30]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][30]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][31]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][31]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][3]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][3]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][4]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][4]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][5]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][5]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][6]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][6]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][7]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][7]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][8]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][8]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4] " *) 
  (* srl_name = "inst/\src1_cols_V_c_U/U_fifo_w32_d5_A_ram/SRL_SIG_reg[4][9]_srl5 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[4][9]_srl5 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\p_src_cols_V_read_reg_121_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d6_A
   (internal_full_n_reg_0,
    out,
    sobel_gx_cols_V_c_empty_n,
    sobel_gx_rows_V_c_full_n,
    grad_gd_cols_V_c_full_n,
    grad_gd_rows_V_c_full_n,
    \cols_V_reg_658_reg[31] ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    sobel_gx_rows_V_c_empty_n,
    Q,
    gradient_decompositi_U0_ap_start,
    ap_rst_n,
    gradient_decompositi_U0_gx_cols_V_read);
  output internal_full_n_reg_0;
  output [31:0]out;
  output sobel_gx_cols_V_c_empty_n;
  input sobel_gx_rows_V_c_full_n;
  input grad_gd_cols_V_c_full_n;
  input grad_gd_rows_V_c_full_n;
  input [31:0]\cols_V_reg_658_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input sobel_gx_rows_V_c_empty_n;
  input [0:0]Q;
  input gradient_decompositi_U0_ap_start;
  input ap_rst_n;
  input gradient_decompositi_U0_gx_cols_V_read;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]\cols_V_reg_658_reg[31] ;
  wire grad_gd_cols_V_c_full_n;
  wire grad_gd_rows_V_c_full_n;
  wire gradient_decompositi_U0_ap_start;
  wire gradient_decompositi_U0_gx_cols_V_read;
  wire internal_empty_n;
  wire internal_empty_n_i_1__8_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__8_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__8_n_0 ;
  wire \mOutPtr[1]_i_1__31_n_0 ;
  wire \mOutPtr[2]_i_1__4_n_0 ;
  wire \mOutPtr[3]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_2__4_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire sobel_gx_cols_V_c_empty_n;
  wire sobel_gx_cols_V_c_full_n;
  wire sobel_gx_rows_V_c_empty_n;
  wire sobel_gx_rows_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d6_A_shiftReg_41 U_fifo_w32_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\cols_V_reg_658_reg[0] (\mOutPtr_reg[0]_0 ),
        .\cols_V_reg_658_reg[31] (\cols_V_reg_658_reg[31] ),
        .out(out),
        .sobel_gx_cols_V_c_full_n(sobel_gx_cols_V_c_full_n));
  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_ready_i_6
       (.I0(sobel_gx_cols_V_c_full_n),
        .I1(sobel_gx_rows_V_c_full_n),
        .I2(grad_gd_cols_V_c_full_n),
        .I3(grad_gd_rows_V_c_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__8
       (.I0(ap_rst_n),
        .I1(sobel_gx_cols_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(sobel_gx_cols_V_c_empty_n),
        .I4(gradient_decompositi_U0_gx_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__5
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__8_n_0),
        .Q(sobel_gx_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__8
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(gradient_decompositi_U0_gx_cols_V_read),
        .I3(sobel_gx_cols_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(sobel_gx_cols_V_c_full_n),
        .O(internal_full_n_i_1__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__6
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__8_n_0),
        .Q(sobel_gx_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__8 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__31 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__4 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__6 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(sobel_gx_cols_V_c_full_n),
        .I2(sobel_gx_rows_V_c_empty_n),
        .I3(Q),
        .I4(gradient_decompositi_U0_ap_start),
        .I5(sobel_gx_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__4 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__4 
       (.I0(sobel_gx_rows_V_c_empty_n),
        .I1(Q),
        .I2(gradient_decompositi_U0_ap_start),
        .I3(sobel_gx_cols_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(sobel_gx_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[0]_i_1__8_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[1]_i_1__31_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[2]_i_1__4_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__6_n_0 ),
        .D(\mOutPtr[3]_i_2__4_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d6_A_8
   (out,
    sobel_gx_rows_V_c_full_n,
    sobel_gx_rows_V_c_empty_n,
    \rows_V_reg_653_reg[31] ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    sobel_gx_cols_V_c_empty_n,
    Q,
    gradient_decompositi_U0_ap_start,
    ap_rst_n,
    gradient_decompositi_U0_gx_cols_V_read);
  output [31:0]out;
  output sobel_gx_rows_V_c_full_n;
  output sobel_gx_rows_V_c_empty_n;
  input [31:0]\rows_V_reg_653_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input sobel_gx_cols_V_c_empty_n;
  input [0:0]Q;
  input gradient_decompositi_U0_ap_start;
  input ap_rst_n;
  input gradient_decompositi_U0_gx_cols_V_read;

  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire gradient_decompositi_U0_ap_start;
  wire gradient_decompositi_U0_gx_cols_V_read;
  wire internal_empty_n;
  wire internal_empty_n_i_1__7_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__7_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__7_n_0 ;
  wire \mOutPtr[1]_i_1__30_n_0 ;
  wire \mOutPtr[2]_i_1__3_n_0 ;
  wire \mOutPtr[3]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_2__3_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire [31:0]\rows_V_reg_653_reg[31] ;
  wire sobel_gx_cols_V_c_empty_n;
  wire sobel_gx_rows_V_c_empty_n;
  wire sobel_gx_rows_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d6_A_shiftReg U_fifo_w32_d6_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .out(out),
        .\rows_V_reg_653_reg[0] (sobel_gx_rows_V_c_full_n),
        .\rows_V_reg_653_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\rows_V_reg_653_reg[31] (\rows_V_reg_653_reg[31] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__7
       (.I0(ap_rst_n),
        .I1(sobel_gx_rows_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(sobel_gx_rows_V_c_empty_n),
        .I4(gradient_decompositi_U0_gx_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__4
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__7_n_0),
        .Q(sobel_gx_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__7
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(gradient_decompositi_U0_gx_cols_V_read),
        .I3(sobel_gx_rows_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(sobel_gx_rows_V_c_full_n),
        .O(internal_full_n_i_1__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__5
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__7_n_0),
        .Q(sobel_gx_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__7 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__30 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__30_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__3 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[3]_i_1__5 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(sobel_gx_rows_V_c_full_n),
        .I2(sobel_gx_cols_V_c_empty_n),
        .I3(Q),
        .I4(gradient_decompositi_U0_ap_start),
        .I5(sobel_gx_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__3 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[3]_i_3__3 
       (.I0(sobel_gx_cols_V_c_empty_n),
        .I1(Q),
        .I2(gradient_decompositi_U0_ap_start),
        .I3(sobel_gx_rows_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(sobel_gx_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[0]_i_1__7_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[1]_i_1__30_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[2]_i_1__3_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__5_n_0 ),
        .D(\mOutPtr[3]_i_2__3_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d6_A_shiftReg
   (out,
    \rows_V_reg_653_reg[0] ,
    \rows_V_reg_653_reg[0]_0 ,
    Q,
    \rows_V_reg_653_reg[31] ,
    ap_clk);
  output [31:0]out;
  input \rows_V_reg_653_reg[0] ;
  input \rows_V_reg_653_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]\rows_V_reg_653_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire \rows_V_reg_653_reg[0] ;
  wire \rows_V_reg_653_reg[0]_0 ;
  wire [31:0]\rows_V_reg_653_reg[31] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1 
       (.I0(\rows_V_reg_653_reg[0] ),
        .I1(\rows_V_reg_653_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_rows_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_653_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d6_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d6_A_shiftReg_41
   (out,
    sobel_gx_cols_V_c_full_n,
    \cols_V_reg_658_reg[0] ,
    Q,
    \cols_V_reg_658_reg[31] ,
    ap_clk);
  output [31:0]out;
  input sobel_gx_cols_V_c_full_n;
  input \cols_V_reg_658_reg[0] ;
  input [3:0]Q;
  input [31:0]\cols_V_reg_658_reg[31] ;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire \cols_V_reg_658_reg[0] ;
  wire [31:0]\cols_V_reg_658_reg[31] ;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire sobel_gx_cols_V_c_full_n;

  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][0]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_1__0 
       (.I0(sobel_gx_cols_V_c_full_n),
        .I1(\cols_V_reg_658_reg[0] ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[5][0]_srl6_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][10]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][11]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][12]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][13]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][14]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][15]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][16]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][17]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][18]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][19]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][1]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][20]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][21]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][22]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][23]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][24]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][25]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][26]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][27]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][28]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][29]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][2]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][30]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][31]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][3]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][4]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][5]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][6]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][7]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][8]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5] " *) 
  (* srl_name = "inst/\sobel_gx_cols_V_c_U/U_fifo_w32_d6_A_ram/SRL_SIG_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[5][9]_srl6 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_658_reg[31] [9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d7_A
   (ret_V_1_fu_270_p2,
    out,
    D,
    grad_gd_cols_V_c_full_n,
    grad_gd_cols_V_c_empty_n,
    if_din,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    nonmax_suppression_U0_gd_cols_V_read,
    ap_rst_n);
  output [32:0]ret_V_1_fu_270_p2;
  output [31:0]out;
  output [31:0]D;
  output grad_gd_cols_V_c_full_n;
  output grad_gd_cols_V_c_empty_n;
  input [31:0]if_din;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input nonmax_suppression_U0_gd_cols_V_read;
  input ap_rst_n;

  wire [31:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grad_gd_cols_V_c_empty_n;
  wire grad_gd_cols_V_c_full_n;
  wire [31:0]if_din;
  wire internal_empty_n;
  wire internal_empty_n_i_1__10_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__10_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__10_n_0 ;
  wire \mOutPtr[1]_i_1__33_n_0 ;
  wire \mOutPtr[2]_i_1__6_n_0 ;
  wire \mOutPtr[3]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_2__6_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire nonmax_suppression_U0_gd_cols_V_read;
  wire [31:0]out;
  wire [32:0]ret_V_1_fu_270_p2;

  cv_ov5640_canny_edge_0_0_fifo_w32_d7_A_shiftReg_51 U_fifo_w32_d7_A_ram
       (.D(D),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\cols_V_reg_797_reg[0] (grad_gd_cols_V_c_full_n),
        .\cols_V_reg_797_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .if_din(if_din),
        .out(out),
        .ret_V_1_fu_270_p2(ret_V_1_fu_270_p2));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__10
       (.I0(ap_rst_n),
        .I1(grad_gd_cols_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(grad_gd_cols_V_c_empty_n),
        .I4(nonmax_suppression_U0_gd_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__7
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__10_n_0),
        .Q(grad_gd_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__10
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(nonmax_suppression_U0_gd_cols_V_read),
        .I3(grad_gd_cols_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(grad_gd_cols_V_c_full_n),
        .O(internal_full_n_i_1__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__8
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__10_n_0),
        .Q(grad_gd_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__10 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__33 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__6 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__6_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__8 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(grad_gd_cols_V_c_full_n),
        .I2(nonmax_suppression_U0_gd_cols_V_read),
        .I3(grad_gd_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__6 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__6 
       (.I0(nonmax_suppression_U0_gd_cols_V_read),
        .I1(grad_gd_cols_V_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(grad_gd_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[0]_i_1__10_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[1]_i_1__33_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[2]_i_1__6_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__8_n_0 ),
        .D(\mOutPtr[3]_i_2__6_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d7_A_5
   (ret_V_fu_260_p2,
    out,
    D,
    grad_gd_rows_V_c_full_n,
    grad_gd_rows_V_c_empty_n,
    if_din,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    nonmax_suppression_U0_gd_cols_V_read,
    ap_rst_n);
  output [32:0]ret_V_fu_260_p2;
  output [31:0]out;
  output [31:0]D;
  output grad_gd_rows_V_c_full_n;
  output grad_gd_rows_V_c_empty_n;
  input [31:0]if_din;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input nonmax_suppression_U0_gd_cols_V_read;
  input ap_rst_n;

  wire [31:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire grad_gd_rows_V_c_empty_n;
  wire grad_gd_rows_V_c_full_n;
  wire [31:0]if_din;
  wire internal_empty_n;
  wire internal_empty_n_i_1__9_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__9_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__9_n_0 ;
  wire \mOutPtr[1]_i_1__32_n_0 ;
  wire \mOutPtr[2]_i_1__5_n_0 ;
  wire \mOutPtr[3]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_2__5_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire nonmax_suppression_U0_gd_cols_V_read;
  wire [31:0]out;
  wire [32:0]ret_V_fu_260_p2;

  cv_ov5640_canny_edge_0_0_fifo_w32_d7_A_shiftReg U_fifo_w32_d7_A_ram
       (.D(D),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .out(out),
        .ret_V_fu_260_p2(ret_V_fu_260_p2),
        .\rows_V_reg_792_reg[0] (grad_gd_rows_V_c_full_n),
        .\rows_V_reg_792_reg[0]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__9
       (.I0(ap_rst_n),
        .I1(grad_gd_rows_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(grad_gd_rows_V_c_empty_n),
        .I4(nonmax_suppression_U0_gd_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__6
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__9_n_0),
        .Q(grad_gd_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__9
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(nonmax_suppression_U0_gd_cols_V_read),
        .I3(grad_gd_rows_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(grad_gd_rows_V_c_full_n),
        .O(internal_full_n_i_1__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__7
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__9_n_0),
        .Q(grad_gd_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__9 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__32 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__5 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__7 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(grad_gd_rows_V_c_full_n),
        .I2(nonmax_suppression_U0_gd_cols_V_read),
        .I3(grad_gd_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__5 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__5 
       (.I0(nonmax_suppression_U0_gd_cols_V_read),
        .I1(grad_gd_rows_V_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(grad_gd_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[0]_i_1__9_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[1]_i_1__32_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[2]_i_1__5_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__7_n_0 ),
        .D(\mOutPtr[3]_i_2__5_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d7_A_shiftReg
   (out,
    ret_V_fu_260_p2,
    D,
    \rows_V_reg_792_reg[0] ,
    \rows_V_reg_792_reg[0]_0 ,
    Q,
    if_din,
    ap_clk);
  output [31:0]out;
  output [32:0]ret_V_fu_260_p2;
  output [31:0]D;
  input \rows_V_reg_792_reg[0] ;
  input \rows_V_reg_792_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]if_din;
  input ap_clk;

  wire [31:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]if_din;
  wire [31:0]out;
  wire [32:0]ret_V_fu_260_p2;
  wire \ret_V_reg_802_reg[12]_i_1_n_0 ;
  wire \ret_V_reg_802_reg[12]_i_1_n_1 ;
  wire \ret_V_reg_802_reg[12]_i_1_n_2 ;
  wire \ret_V_reg_802_reg[12]_i_1_n_3 ;
  wire \ret_V_reg_802_reg[16]_i_1_n_0 ;
  wire \ret_V_reg_802_reg[16]_i_1_n_1 ;
  wire \ret_V_reg_802_reg[16]_i_1_n_2 ;
  wire \ret_V_reg_802_reg[16]_i_1_n_3 ;
  wire \ret_V_reg_802_reg[20]_i_1_n_0 ;
  wire \ret_V_reg_802_reg[20]_i_1_n_1 ;
  wire \ret_V_reg_802_reg[20]_i_1_n_2 ;
  wire \ret_V_reg_802_reg[20]_i_1_n_3 ;
  wire \ret_V_reg_802_reg[24]_i_1_n_0 ;
  wire \ret_V_reg_802_reg[24]_i_1_n_1 ;
  wire \ret_V_reg_802_reg[24]_i_1_n_2 ;
  wire \ret_V_reg_802_reg[24]_i_1_n_3 ;
  wire \ret_V_reg_802_reg[28]_i_1_n_0 ;
  wire \ret_V_reg_802_reg[28]_i_1_n_1 ;
  wire \ret_V_reg_802_reg[28]_i_1_n_2 ;
  wire \ret_V_reg_802_reg[28]_i_1_n_3 ;
  wire \ret_V_reg_802_reg[32]_i_1_n_2 ;
  wire \ret_V_reg_802_reg[32]_i_1_n_3 ;
  wire \ret_V_reg_802_reg[4]_i_1_n_0 ;
  wire \ret_V_reg_802_reg[4]_i_1_n_1 ;
  wire \ret_V_reg_802_reg[4]_i_1_n_2 ;
  wire \ret_V_reg_802_reg[4]_i_1_n_3 ;
  wire \ret_V_reg_802_reg[8]_i_1_n_0 ;
  wire \ret_V_reg_802_reg[8]_i_1_n_1 ;
  wire \ret_V_reg_802_reg[8]_i_1_n_2 ;
  wire \ret_V_reg_802_reg[8]_i_1_n_3 ;
  wire \rows_V_reg_792_reg[0] ;
  wire \rows_V_reg_792_reg[0]_0 ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \tmp_4_i_reg_812[12]_i_2_n_0 ;
  wire \tmp_4_i_reg_812[12]_i_3_n_0 ;
  wire \tmp_4_i_reg_812[12]_i_4_n_0 ;
  wire \tmp_4_i_reg_812[12]_i_5_n_0 ;
  wire \tmp_4_i_reg_812[16]_i_2_n_0 ;
  wire \tmp_4_i_reg_812[16]_i_3_n_0 ;
  wire \tmp_4_i_reg_812[16]_i_4_n_0 ;
  wire \tmp_4_i_reg_812[16]_i_5_n_0 ;
  wire \tmp_4_i_reg_812[20]_i_2_n_0 ;
  wire \tmp_4_i_reg_812[20]_i_3_n_0 ;
  wire \tmp_4_i_reg_812[20]_i_4_n_0 ;
  wire \tmp_4_i_reg_812[20]_i_5_n_0 ;
  wire \tmp_4_i_reg_812[24]_i_2_n_0 ;
  wire \tmp_4_i_reg_812[24]_i_3_n_0 ;
  wire \tmp_4_i_reg_812[24]_i_4_n_0 ;
  wire \tmp_4_i_reg_812[24]_i_5_n_0 ;
  wire \tmp_4_i_reg_812[28]_i_2_n_0 ;
  wire \tmp_4_i_reg_812[28]_i_3_n_0 ;
  wire \tmp_4_i_reg_812[28]_i_4_n_0 ;
  wire \tmp_4_i_reg_812[28]_i_5_n_0 ;
  wire \tmp_4_i_reg_812[32]_i_2_n_0 ;
  wire \tmp_4_i_reg_812[32]_i_3_n_0 ;
  wire \tmp_4_i_reg_812[32]_i_4_n_0 ;
  wire \tmp_4_i_reg_812[4]_i_2_n_0 ;
  wire \tmp_4_i_reg_812[4]_i_3_n_0 ;
  wire \tmp_4_i_reg_812[4]_i_4_n_0 ;
  wire \tmp_4_i_reg_812[4]_i_5_n_0 ;
  wire \tmp_4_i_reg_812[8]_i_2_n_0 ;
  wire \tmp_4_i_reg_812[8]_i_3_n_0 ;
  wire \tmp_4_i_reg_812[8]_i_4_n_0 ;
  wire \tmp_4_i_reg_812[8]_i_5_n_0 ;
  wire \tmp_4_i_reg_812_reg[12]_i_1_n_0 ;
  wire \tmp_4_i_reg_812_reg[12]_i_1_n_1 ;
  wire \tmp_4_i_reg_812_reg[12]_i_1_n_2 ;
  wire \tmp_4_i_reg_812_reg[12]_i_1_n_3 ;
  wire \tmp_4_i_reg_812_reg[16]_i_1_n_0 ;
  wire \tmp_4_i_reg_812_reg[16]_i_1_n_1 ;
  wire \tmp_4_i_reg_812_reg[16]_i_1_n_2 ;
  wire \tmp_4_i_reg_812_reg[16]_i_1_n_3 ;
  wire \tmp_4_i_reg_812_reg[20]_i_1_n_0 ;
  wire \tmp_4_i_reg_812_reg[20]_i_1_n_1 ;
  wire \tmp_4_i_reg_812_reg[20]_i_1_n_2 ;
  wire \tmp_4_i_reg_812_reg[20]_i_1_n_3 ;
  wire \tmp_4_i_reg_812_reg[24]_i_1_n_0 ;
  wire \tmp_4_i_reg_812_reg[24]_i_1_n_1 ;
  wire \tmp_4_i_reg_812_reg[24]_i_1_n_2 ;
  wire \tmp_4_i_reg_812_reg[24]_i_1_n_3 ;
  wire \tmp_4_i_reg_812_reg[28]_i_1_n_0 ;
  wire \tmp_4_i_reg_812_reg[28]_i_1_n_1 ;
  wire \tmp_4_i_reg_812_reg[28]_i_1_n_2 ;
  wire \tmp_4_i_reg_812_reg[28]_i_1_n_3 ;
  wire \tmp_4_i_reg_812_reg[32]_i_1_n_1 ;
  wire \tmp_4_i_reg_812_reg[32]_i_1_n_2 ;
  wire \tmp_4_i_reg_812_reg[32]_i_1_n_3 ;
  wire \tmp_4_i_reg_812_reg[4]_i_1_n_0 ;
  wire \tmp_4_i_reg_812_reg[4]_i_1_n_1 ;
  wire \tmp_4_i_reg_812_reg[4]_i_1_n_2 ;
  wire \tmp_4_i_reg_812_reg[4]_i_1_n_3 ;
  wire \tmp_4_i_reg_812_reg[8]_i_1_n_0 ;
  wire \tmp_4_i_reg_812_reg[8]_i_1_n_1 ;
  wire \tmp_4_i_reg_812_reg[8]_i_1_n_2 ;
  wire \tmp_4_i_reg_812_reg[8]_i_1_n_3 ;
  wire [2:2]\NLW_ret_V_reg_802_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_reg_802_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_4_i_reg_812_reg[32]_i_1_CO_UNCONNECTED ;

  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1 
       (.I0(\rows_V_reg_792_reg[0] ),
        .I1(\rows_V_reg_792_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][16]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][17]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][18]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][19]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][20]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][21]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][22]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][23]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][24]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][25]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][26]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][27]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][28]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][29]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][30]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][31]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_rows_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_802[0]_i_1 
       (.I0(out[0]),
        .O(ret_V_fu_260_p2[0]));
  CARRY4 \ret_V_reg_802_reg[12]_i_1 
       (.CI(\ret_V_reg_802_reg[8]_i_1_n_0 ),
        .CO({\ret_V_reg_802_reg[12]_i_1_n_0 ,\ret_V_reg_802_reg[12]_i_1_n_1 ,\ret_V_reg_802_reg[12]_i_1_n_2 ,\ret_V_reg_802_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_260_p2[12:9]),
        .S(out[12:9]));
  CARRY4 \ret_V_reg_802_reg[16]_i_1 
       (.CI(\ret_V_reg_802_reg[12]_i_1_n_0 ),
        .CO({\ret_V_reg_802_reg[16]_i_1_n_0 ,\ret_V_reg_802_reg[16]_i_1_n_1 ,\ret_V_reg_802_reg[16]_i_1_n_2 ,\ret_V_reg_802_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_260_p2[16:13]),
        .S(out[16:13]));
  CARRY4 \ret_V_reg_802_reg[20]_i_1 
       (.CI(\ret_V_reg_802_reg[16]_i_1_n_0 ),
        .CO({\ret_V_reg_802_reg[20]_i_1_n_0 ,\ret_V_reg_802_reg[20]_i_1_n_1 ,\ret_V_reg_802_reg[20]_i_1_n_2 ,\ret_V_reg_802_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_260_p2[20:17]),
        .S(out[20:17]));
  CARRY4 \ret_V_reg_802_reg[24]_i_1 
       (.CI(\ret_V_reg_802_reg[20]_i_1_n_0 ),
        .CO({\ret_V_reg_802_reg[24]_i_1_n_0 ,\ret_V_reg_802_reg[24]_i_1_n_1 ,\ret_V_reg_802_reg[24]_i_1_n_2 ,\ret_V_reg_802_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_260_p2[24:21]),
        .S(out[24:21]));
  CARRY4 \ret_V_reg_802_reg[28]_i_1 
       (.CI(\ret_V_reg_802_reg[24]_i_1_n_0 ),
        .CO({\ret_V_reg_802_reg[28]_i_1_n_0 ,\ret_V_reg_802_reg[28]_i_1_n_1 ,\ret_V_reg_802_reg[28]_i_1_n_2 ,\ret_V_reg_802_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_260_p2[28:25]),
        .S(out[28:25]));
  CARRY4 \ret_V_reg_802_reg[32]_i_1 
       (.CI(\ret_V_reg_802_reg[28]_i_1_n_0 ),
        .CO({ret_V_fu_260_p2[32],\NLW_ret_V_reg_802_reg[32]_i_1_CO_UNCONNECTED [2],\ret_V_reg_802_reg[32]_i_1_n_2 ,\ret_V_reg_802_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_reg_802_reg[32]_i_1_O_UNCONNECTED [3],ret_V_fu_260_p2[31:29]}),
        .S({1'b1,out[31:29]}));
  CARRY4 \ret_V_reg_802_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_reg_802_reg[4]_i_1_n_0 ,\ret_V_reg_802_reg[4]_i_1_n_1 ,\ret_V_reg_802_reg[4]_i_1_n_2 ,\ret_V_reg_802_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_260_p2[4:1]),
        .S(out[4:1]));
  CARRY4 \ret_V_reg_802_reg[8]_i_1 
       (.CI(\ret_V_reg_802_reg[4]_i_1_n_0 ),
        .CO({\ret_V_reg_802_reg[8]_i_1_n_0 ,\ret_V_reg_802_reg[8]_i_1_n_1 ,\ret_V_reg_802_reg[8]_i_1_n_2 ,\ret_V_reg_802_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_260_p2[8:5]),
        .S(out[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[12]_i_2 
       (.I0(out[12]),
        .O(\tmp_4_i_reg_812[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[12]_i_3 
       (.I0(out[11]),
        .O(\tmp_4_i_reg_812[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[12]_i_4 
       (.I0(out[10]),
        .O(\tmp_4_i_reg_812[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[12]_i_5 
       (.I0(out[9]),
        .O(\tmp_4_i_reg_812[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[16]_i_2 
       (.I0(out[16]),
        .O(\tmp_4_i_reg_812[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[16]_i_3 
       (.I0(out[15]),
        .O(\tmp_4_i_reg_812[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[16]_i_4 
       (.I0(out[14]),
        .O(\tmp_4_i_reg_812[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[16]_i_5 
       (.I0(out[13]),
        .O(\tmp_4_i_reg_812[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[20]_i_2 
       (.I0(out[20]),
        .O(\tmp_4_i_reg_812[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[20]_i_3 
       (.I0(out[19]),
        .O(\tmp_4_i_reg_812[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[20]_i_4 
       (.I0(out[18]),
        .O(\tmp_4_i_reg_812[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[20]_i_5 
       (.I0(out[17]),
        .O(\tmp_4_i_reg_812[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[24]_i_2 
       (.I0(out[24]),
        .O(\tmp_4_i_reg_812[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[24]_i_3 
       (.I0(out[23]),
        .O(\tmp_4_i_reg_812[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[24]_i_4 
       (.I0(out[22]),
        .O(\tmp_4_i_reg_812[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[24]_i_5 
       (.I0(out[21]),
        .O(\tmp_4_i_reg_812[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[28]_i_2 
       (.I0(out[28]),
        .O(\tmp_4_i_reg_812[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[28]_i_3 
       (.I0(out[27]),
        .O(\tmp_4_i_reg_812[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[28]_i_4 
       (.I0(out[26]),
        .O(\tmp_4_i_reg_812[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[28]_i_5 
       (.I0(out[25]),
        .O(\tmp_4_i_reg_812[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[32]_i_2 
       (.I0(out[31]),
        .O(\tmp_4_i_reg_812[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[32]_i_3 
       (.I0(out[30]),
        .O(\tmp_4_i_reg_812[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[32]_i_4 
       (.I0(out[29]),
        .O(\tmp_4_i_reg_812[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[4]_i_2 
       (.I0(out[4]),
        .O(\tmp_4_i_reg_812[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[4]_i_3 
       (.I0(out[3]),
        .O(\tmp_4_i_reg_812[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[4]_i_4 
       (.I0(out[2]),
        .O(\tmp_4_i_reg_812[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[4]_i_5 
       (.I0(out[1]),
        .O(\tmp_4_i_reg_812[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[8]_i_2 
       (.I0(out[8]),
        .O(\tmp_4_i_reg_812[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[8]_i_3 
       (.I0(out[7]),
        .O(\tmp_4_i_reg_812[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[8]_i_4 
       (.I0(out[6]),
        .O(\tmp_4_i_reg_812[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_4_i_reg_812[8]_i_5 
       (.I0(out[5]),
        .O(\tmp_4_i_reg_812[8]_i_5_n_0 ));
  CARRY4 \tmp_4_i_reg_812_reg[12]_i_1 
       (.CI(\tmp_4_i_reg_812_reg[8]_i_1_n_0 ),
        .CO({\tmp_4_i_reg_812_reg[12]_i_1_n_0 ,\tmp_4_i_reg_812_reg[12]_i_1_n_1 ,\tmp_4_i_reg_812_reg[12]_i_1_n_2 ,\tmp_4_i_reg_812_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(D[11:8]),
        .S({\tmp_4_i_reg_812[12]_i_2_n_0 ,\tmp_4_i_reg_812[12]_i_3_n_0 ,\tmp_4_i_reg_812[12]_i_4_n_0 ,\tmp_4_i_reg_812[12]_i_5_n_0 }));
  CARRY4 \tmp_4_i_reg_812_reg[16]_i_1 
       (.CI(\tmp_4_i_reg_812_reg[12]_i_1_n_0 ),
        .CO({\tmp_4_i_reg_812_reg[16]_i_1_n_0 ,\tmp_4_i_reg_812_reg[16]_i_1_n_1 ,\tmp_4_i_reg_812_reg[16]_i_1_n_2 ,\tmp_4_i_reg_812_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(D[15:12]),
        .S({\tmp_4_i_reg_812[16]_i_2_n_0 ,\tmp_4_i_reg_812[16]_i_3_n_0 ,\tmp_4_i_reg_812[16]_i_4_n_0 ,\tmp_4_i_reg_812[16]_i_5_n_0 }));
  CARRY4 \tmp_4_i_reg_812_reg[20]_i_1 
       (.CI(\tmp_4_i_reg_812_reg[16]_i_1_n_0 ),
        .CO({\tmp_4_i_reg_812_reg[20]_i_1_n_0 ,\tmp_4_i_reg_812_reg[20]_i_1_n_1 ,\tmp_4_i_reg_812_reg[20]_i_1_n_2 ,\tmp_4_i_reg_812_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(D[19:16]),
        .S({\tmp_4_i_reg_812[20]_i_2_n_0 ,\tmp_4_i_reg_812[20]_i_3_n_0 ,\tmp_4_i_reg_812[20]_i_4_n_0 ,\tmp_4_i_reg_812[20]_i_5_n_0 }));
  CARRY4 \tmp_4_i_reg_812_reg[24]_i_1 
       (.CI(\tmp_4_i_reg_812_reg[20]_i_1_n_0 ),
        .CO({\tmp_4_i_reg_812_reg[24]_i_1_n_0 ,\tmp_4_i_reg_812_reg[24]_i_1_n_1 ,\tmp_4_i_reg_812_reg[24]_i_1_n_2 ,\tmp_4_i_reg_812_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(D[23:20]),
        .S({\tmp_4_i_reg_812[24]_i_2_n_0 ,\tmp_4_i_reg_812[24]_i_3_n_0 ,\tmp_4_i_reg_812[24]_i_4_n_0 ,\tmp_4_i_reg_812[24]_i_5_n_0 }));
  CARRY4 \tmp_4_i_reg_812_reg[28]_i_1 
       (.CI(\tmp_4_i_reg_812_reg[24]_i_1_n_0 ),
        .CO({\tmp_4_i_reg_812_reg[28]_i_1_n_0 ,\tmp_4_i_reg_812_reg[28]_i_1_n_1 ,\tmp_4_i_reg_812_reg[28]_i_1_n_2 ,\tmp_4_i_reg_812_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(D[27:24]),
        .S({\tmp_4_i_reg_812[28]_i_2_n_0 ,\tmp_4_i_reg_812[28]_i_3_n_0 ,\tmp_4_i_reg_812[28]_i_4_n_0 ,\tmp_4_i_reg_812[28]_i_5_n_0 }));
  CARRY4 \tmp_4_i_reg_812_reg[32]_i_1 
       (.CI(\tmp_4_i_reg_812_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_4_i_reg_812_reg[32]_i_1_CO_UNCONNECTED [3],\tmp_4_i_reg_812_reg[32]_i_1_n_1 ,\tmp_4_i_reg_812_reg[32]_i_1_n_2 ,\tmp_4_i_reg_812_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[31:29]}),
        .O(D[31:28]),
        .S({1'b1,\tmp_4_i_reg_812[32]_i_2_n_0 ,\tmp_4_i_reg_812[32]_i_3_n_0 ,\tmp_4_i_reg_812[32]_i_4_n_0 }));
  CARRY4 \tmp_4_i_reg_812_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_4_i_reg_812_reg[4]_i_1_n_0 ,\tmp_4_i_reg_812_reg[4]_i_1_n_1 ,\tmp_4_i_reg_812_reg[4]_i_1_n_2 ,\tmp_4_i_reg_812_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[3:0]),
        .S({\tmp_4_i_reg_812[4]_i_2_n_0 ,\tmp_4_i_reg_812[4]_i_3_n_0 ,\tmp_4_i_reg_812[4]_i_4_n_0 ,\tmp_4_i_reg_812[4]_i_5_n_0 }));
  CARRY4 \tmp_4_i_reg_812_reg[8]_i_1 
       (.CI(\tmp_4_i_reg_812_reg[4]_i_1_n_0 ),
        .CO({\tmp_4_i_reg_812_reg[8]_i_1_n_0 ,\tmp_4_i_reg_812_reg[8]_i_1_n_1 ,\tmp_4_i_reg_812_reg[8]_i_1_n_2 ,\tmp_4_i_reg_812_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[7:4]),
        .S({\tmp_4_i_reg_812[8]_i_2_n_0 ,\tmp_4_i_reg_812[8]_i_3_n_0 ,\tmp_4_i_reg_812[8]_i_4_n_0 ,\tmp_4_i_reg_812[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d7_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d7_A_shiftReg_51
   (out,
    ret_V_1_fu_270_p2,
    D,
    \cols_V_reg_797_reg[0] ,
    \cols_V_reg_797_reg[0]_0 ,
    Q,
    if_din,
    ap_clk);
  output [31:0]out;
  output [32:0]ret_V_1_fu_270_p2;
  output [31:0]D;
  input \cols_V_reg_797_reg[0] ;
  input \cols_V_reg_797_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]if_din;
  input ap_clk;

  wire [31:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire \cols_V_reg_797_reg[0] ;
  wire \cols_V_reg_797_reg[0]_0 ;
  wire [31:0]if_din;
  wire [31:0]out;
  wire [32:0]ret_V_1_fu_270_p2;
  wire \ret_V_1_reg_807_reg[12]_i_1_n_0 ;
  wire \ret_V_1_reg_807_reg[12]_i_1_n_1 ;
  wire \ret_V_1_reg_807_reg[12]_i_1_n_2 ;
  wire \ret_V_1_reg_807_reg[12]_i_1_n_3 ;
  wire \ret_V_1_reg_807_reg[16]_i_1_n_0 ;
  wire \ret_V_1_reg_807_reg[16]_i_1_n_1 ;
  wire \ret_V_1_reg_807_reg[16]_i_1_n_2 ;
  wire \ret_V_1_reg_807_reg[16]_i_1_n_3 ;
  wire \ret_V_1_reg_807_reg[20]_i_1_n_0 ;
  wire \ret_V_1_reg_807_reg[20]_i_1_n_1 ;
  wire \ret_V_1_reg_807_reg[20]_i_1_n_2 ;
  wire \ret_V_1_reg_807_reg[20]_i_1_n_3 ;
  wire \ret_V_1_reg_807_reg[24]_i_1_n_0 ;
  wire \ret_V_1_reg_807_reg[24]_i_1_n_1 ;
  wire \ret_V_1_reg_807_reg[24]_i_1_n_2 ;
  wire \ret_V_1_reg_807_reg[24]_i_1_n_3 ;
  wire \ret_V_1_reg_807_reg[28]_i_1_n_0 ;
  wire \ret_V_1_reg_807_reg[28]_i_1_n_1 ;
  wire \ret_V_1_reg_807_reg[28]_i_1_n_2 ;
  wire \ret_V_1_reg_807_reg[28]_i_1_n_3 ;
  wire \ret_V_1_reg_807_reg[32]_i_2_n_2 ;
  wire \ret_V_1_reg_807_reg[32]_i_2_n_3 ;
  wire \ret_V_1_reg_807_reg[4]_i_1_n_0 ;
  wire \ret_V_1_reg_807_reg[4]_i_1_n_1 ;
  wire \ret_V_1_reg_807_reg[4]_i_1_n_2 ;
  wire \ret_V_1_reg_807_reg[4]_i_1_n_3 ;
  wire \ret_V_1_reg_807_reg[8]_i_1_n_0 ;
  wire \ret_V_1_reg_807_reg[8]_i_1_n_1 ;
  wire \ret_V_1_reg_807_reg[8]_i_1_n_2 ;
  wire \ret_V_1_reg_807_reg[8]_i_1_n_3 ;
  wire \ret_V_2_reg_817[12]_i_2_n_0 ;
  wire \ret_V_2_reg_817[12]_i_3_n_0 ;
  wire \ret_V_2_reg_817[12]_i_4_n_0 ;
  wire \ret_V_2_reg_817[12]_i_5_n_0 ;
  wire \ret_V_2_reg_817[16]_i_2_n_0 ;
  wire \ret_V_2_reg_817[16]_i_3_n_0 ;
  wire \ret_V_2_reg_817[16]_i_4_n_0 ;
  wire \ret_V_2_reg_817[16]_i_5_n_0 ;
  wire \ret_V_2_reg_817[20]_i_2_n_0 ;
  wire \ret_V_2_reg_817[20]_i_3_n_0 ;
  wire \ret_V_2_reg_817[20]_i_4_n_0 ;
  wire \ret_V_2_reg_817[20]_i_5_n_0 ;
  wire \ret_V_2_reg_817[24]_i_2_n_0 ;
  wire \ret_V_2_reg_817[24]_i_3_n_0 ;
  wire \ret_V_2_reg_817[24]_i_4_n_0 ;
  wire \ret_V_2_reg_817[24]_i_5_n_0 ;
  wire \ret_V_2_reg_817[28]_i_2_n_0 ;
  wire \ret_V_2_reg_817[28]_i_3_n_0 ;
  wire \ret_V_2_reg_817[28]_i_4_n_0 ;
  wire \ret_V_2_reg_817[28]_i_5_n_0 ;
  wire \ret_V_2_reg_817[32]_i_2_n_0 ;
  wire \ret_V_2_reg_817[32]_i_3_n_0 ;
  wire \ret_V_2_reg_817[32]_i_4_n_0 ;
  wire \ret_V_2_reg_817[4]_i_2_n_0 ;
  wire \ret_V_2_reg_817[4]_i_3_n_0 ;
  wire \ret_V_2_reg_817[4]_i_4_n_0 ;
  wire \ret_V_2_reg_817[4]_i_5_n_0 ;
  wire \ret_V_2_reg_817[8]_i_2_n_0 ;
  wire \ret_V_2_reg_817[8]_i_3_n_0 ;
  wire \ret_V_2_reg_817[8]_i_4_n_0 ;
  wire \ret_V_2_reg_817[8]_i_5_n_0 ;
  wire \ret_V_2_reg_817_reg[12]_i_1_n_0 ;
  wire \ret_V_2_reg_817_reg[12]_i_1_n_1 ;
  wire \ret_V_2_reg_817_reg[12]_i_1_n_2 ;
  wire \ret_V_2_reg_817_reg[12]_i_1_n_3 ;
  wire \ret_V_2_reg_817_reg[16]_i_1_n_0 ;
  wire \ret_V_2_reg_817_reg[16]_i_1_n_1 ;
  wire \ret_V_2_reg_817_reg[16]_i_1_n_2 ;
  wire \ret_V_2_reg_817_reg[16]_i_1_n_3 ;
  wire \ret_V_2_reg_817_reg[20]_i_1_n_0 ;
  wire \ret_V_2_reg_817_reg[20]_i_1_n_1 ;
  wire \ret_V_2_reg_817_reg[20]_i_1_n_2 ;
  wire \ret_V_2_reg_817_reg[20]_i_1_n_3 ;
  wire \ret_V_2_reg_817_reg[24]_i_1_n_0 ;
  wire \ret_V_2_reg_817_reg[24]_i_1_n_1 ;
  wire \ret_V_2_reg_817_reg[24]_i_1_n_2 ;
  wire \ret_V_2_reg_817_reg[24]_i_1_n_3 ;
  wire \ret_V_2_reg_817_reg[28]_i_1_n_0 ;
  wire \ret_V_2_reg_817_reg[28]_i_1_n_1 ;
  wire \ret_V_2_reg_817_reg[28]_i_1_n_2 ;
  wire \ret_V_2_reg_817_reg[28]_i_1_n_3 ;
  wire \ret_V_2_reg_817_reg[32]_i_1_n_1 ;
  wire \ret_V_2_reg_817_reg[32]_i_1_n_2 ;
  wire \ret_V_2_reg_817_reg[32]_i_1_n_3 ;
  wire \ret_V_2_reg_817_reg[4]_i_1_n_0 ;
  wire \ret_V_2_reg_817_reg[4]_i_1_n_1 ;
  wire \ret_V_2_reg_817_reg[4]_i_1_n_2 ;
  wire \ret_V_2_reg_817_reg[4]_i_1_n_3 ;
  wire \ret_V_2_reg_817_reg[8]_i_1_n_0 ;
  wire \ret_V_2_reg_817_reg[8]_i_1_n_1 ;
  wire \ret_V_2_reg_817_reg[8]_i_1_n_2 ;
  wire \ret_V_2_reg_817_reg[8]_i_1_n_3 ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [2:2]\NLW_ret_V_1_reg_807_reg[32]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_1_reg_807_reg[32]_i_2_O_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_2_reg_817_reg[32]_i_1_CO_UNCONNECTED ;

  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][0]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][0]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_1__0 
       (.I0(\cols_V_reg_797_reg[0] ),
        .I1(\cols_V_reg_797_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[6][0]_srl7_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][10]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][10]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][11]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][11]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][12]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][12]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][13]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][13]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][14]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][14]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][15]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][15]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][16]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][16]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][17]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][17]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][18]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][18]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][19]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][19]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][1]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][1]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][20]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][20]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][21]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][21]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][22]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][22]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][23]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][23]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][24]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][24]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][25]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][25]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][26]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][26]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][27]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][27]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][28]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][28]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][29]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][29]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][2]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][2]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][30]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][30]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][31]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][31]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][3]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][3]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][4]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][4]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][5]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][5]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][6]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][6]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][7]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][7]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][8]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][8]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6] " *) 
  (* srl_name = "inst/\grad_gd_cols_V_c_U/U_fifo_w32_d7_A_ram/SRL_SIG_reg[6][9]_srl7 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[6][9]_srl7 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(if_din[9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_1_reg_807[0]_i_1 
       (.I0(out[0]),
        .O(ret_V_1_fu_270_p2[0]));
  CARRY4 \ret_V_1_reg_807_reg[12]_i_1 
       (.CI(\ret_V_1_reg_807_reg[8]_i_1_n_0 ),
        .CO({\ret_V_1_reg_807_reg[12]_i_1_n_0 ,\ret_V_1_reg_807_reg[12]_i_1_n_1 ,\ret_V_1_reg_807_reg[12]_i_1_n_2 ,\ret_V_1_reg_807_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_1_fu_270_p2[12:9]),
        .S(out[12:9]));
  CARRY4 \ret_V_1_reg_807_reg[16]_i_1 
       (.CI(\ret_V_1_reg_807_reg[12]_i_1_n_0 ),
        .CO({\ret_V_1_reg_807_reg[16]_i_1_n_0 ,\ret_V_1_reg_807_reg[16]_i_1_n_1 ,\ret_V_1_reg_807_reg[16]_i_1_n_2 ,\ret_V_1_reg_807_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_1_fu_270_p2[16:13]),
        .S(out[16:13]));
  CARRY4 \ret_V_1_reg_807_reg[20]_i_1 
       (.CI(\ret_V_1_reg_807_reg[16]_i_1_n_0 ),
        .CO({\ret_V_1_reg_807_reg[20]_i_1_n_0 ,\ret_V_1_reg_807_reg[20]_i_1_n_1 ,\ret_V_1_reg_807_reg[20]_i_1_n_2 ,\ret_V_1_reg_807_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_1_fu_270_p2[20:17]),
        .S(out[20:17]));
  CARRY4 \ret_V_1_reg_807_reg[24]_i_1 
       (.CI(\ret_V_1_reg_807_reg[20]_i_1_n_0 ),
        .CO({\ret_V_1_reg_807_reg[24]_i_1_n_0 ,\ret_V_1_reg_807_reg[24]_i_1_n_1 ,\ret_V_1_reg_807_reg[24]_i_1_n_2 ,\ret_V_1_reg_807_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_1_fu_270_p2[24:21]),
        .S(out[24:21]));
  CARRY4 \ret_V_1_reg_807_reg[28]_i_1 
       (.CI(\ret_V_1_reg_807_reg[24]_i_1_n_0 ),
        .CO({\ret_V_1_reg_807_reg[28]_i_1_n_0 ,\ret_V_1_reg_807_reg[28]_i_1_n_1 ,\ret_V_1_reg_807_reg[28]_i_1_n_2 ,\ret_V_1_reg_807_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_1_fu_270_p2[28:25]),
        .S(out[28:25]));
  CARRY4 \ret_V_1_reg_807_reg[32]_i_2 
       (.CI(\ret_V_1_reg_807_reg[28]_i_1_n_0 ),
        .CO({ret_V_1_fu_270_p2[32],\NLW_ret_V_1_reg_807_reg[32]_i_2_CO_UNCONNECTED [2],\ret_V_1_reg_807_reg[32]_i_2_n_2 ,\ret_V_1_reg_807_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_1_reg_807_reg[32]_i_2_O_UNCONNECTED [3],ret_V_1_fu_270_p2[31:29]}),
        .S({1'b1,out[31:29]}));
  CARRY4 \ret_V_1_reg_807_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_1_reg_807_reg[4]_i_1_n_0 ,\ret_V_1_reg_807_reg[4]_i_1_n_1 ,\ret_V_1_reg_807_reg[4]_i_1_n_2 ,\ret_V_1_reg_807_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_1_fu_270_p2[4:1]),
        .S(out[4:1]));
  CARRY4 \ret_V_1_reg_807_reg[8]_i_1 
       (.CI(\ret_V_1_reg_807_reg[4]_i_1_n_0 ),
        .CO({\ret_V_1_reg_807_reg[8]_i_1_n_0 ,\ret_V_1_reg_807_reg[8]_i_1_n_1 ,\ret_V_1_reg_807_reg[8]_i_1_n_2 ,\ret_V_1_reg_807_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_1_fu_270_p2[8:5]),
        .S(out[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[12]_i_2 
       (.I0(out[12]),
        .O(\ret_V_2_reg_817[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[12]_i_3 
       (.I0(out[11]),
        .O(\ret_V_2_reg_817[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[12]_i_4 
       (.I0(out[10]),
        .O(\ret_V_2_reg_817[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[12]_i_5 
       (.I0(out[9]),
        .O(\ret_V_2_reg_817[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[16]_i_2 
       (.I0(out[16]),
        .O(\ret_V_2_reg_817[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[16]_i_3 
       (.I0(out[15]),
        .O(\ret_V_2_reg_817[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[16]_i_4 
       (.I0(out[14]),
        .O(\ret_V_2_reg_817[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[16]_i_5 
       (.I0(out[13]),
        .O(\ret_V_2_reg_817[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[20]_i_2 
       (.I0(out[20]),
        .O(\ret_V_2_reg_817[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[20]_i_3 
       (.I0(out[19]),
        .O(\ret_V_2_reg_817[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[20]_i_4 
       (.I0(out[18]),
        .O(\ret_V_2_reg_817[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[20]_i_5 
       (.I0(out[17]),
        .O(\ret_V_2_reg_817[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[24]_i_2 
       (.I0(out[24]),
        .O(\ret_V_2_reg_817[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[24]_i_3 
       (.I0(out[23]),
        .O(\ret_V_2_reg_817[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[24]_i_4 
       (.I0(out[22]),
        .O(\ret_V_2_reg_817[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[24]_i_5 
       (.I0(out[21]),
        .O(\ret_V_2_reg_817[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[28]_i_2 
       (.I0(out[28]),
        .O(\ret_V_2_reg_817[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[28]_i_3 
       (.I0(out[27]),
        .O(\ret_V_2_reg_817[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[28]_i_4 
       (.I0(out[26]),
        .O(\ret_V_2_reg_817[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[28]_i_5 
       (.I0(out[25]),
        .O(\ret_V_2_reg_817[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[32]_i_2 
       (.I0(out[31]),
        .O(\ret_V_2_reg_817[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[32]_i_3 
       (.I0(out[30]),
        .O(\ret_V_2_reg_817[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[32]_i_4 
       (.I0(out[29]),
        .O(\ret_V_2_reg_817[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[4]_i_2 
       (.I0(out[4]),
        .O(\ret_V_2_reg_817[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[4]_i_3 
       (.I0(out[3]),
        .O(\ret_V_2_reg_817[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[4]_i_4 
       (.I0(out[2]),
        .O(\ret_V_2_reg_817[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[4]_i_5 
       (.I0(out[1]),
        .O(\ret_V_2_reg_817[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[8]_i_2 
       (.I0(out[8]),
        .O(\ret_V_2_reg_817[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[8]_i_3 
       (.I0(out[7]),
        .O(\ret_V_2_reg_817[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[8]_i_4 
       (.I0(out[6]),
        .O(\ret_V_2_reg_817[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_2_reg_817[8]_i_5 
       (.I0(out[5]),
        .O(\ret_V_2_reg_817[8]_i_5_n_0 ));
  CARRY4 \ret_V_2_reg_817_reg[12]_i_1 
       (.CI(\ret_V_2_reg_817_reg[8]_i_1_n_0 ),
        .CO({\ret_V_2_reg_817_reg[12]_i_1_n_0 ,\ret_V_2_reg_817_reg[12]_i_1_n_1 ,\ret_V_2_reg_817_reg[12]_i_1_n_2 ,\ret_V_2_reg_817_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(D[11:8]),
        .S({\ret_V_2_reg_817[12]_i_2_n_0 ,\ret_V_2_reg_817[12]_i_3_n_0 ,\ret_V_2_reg_817[12]_i_4_n_0 ,\ret_V_2_reg_817[12]_i_5_n_0 }));
  CARRY4 \ret_V_2_reg_817_reg[16]_i_1 
       (.CI(\ret_V_2_reg_817_reg[12]_i_1_n_0 ),
        .CO({\ret_V_2_reg_817_reg[16]_i_1_n_0 ,\ret_V_2_reg_817_reg[16]_i_1_n_1 ,\ret_V_2_reg_817_reg[16]_i_1_n_2 ,\ret_V_2_reg_817_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(D[15:12]),
        .S({\ret_V_2_reg_817[16]_i_2_n_0 ,\ret_V_2_reg_817[16]_i_3_n_0 ,\ret_V_2_reg_817[16]_i_4_n_0 ,\ret_V_2_reg_817[16]_i_5_n_0 }));
  CARRY4 \ret_V_2_reg_817_reg[20]_i_1 
       (.CI(\ret_V_2_reg_817_reg[16]_i_1_n_0 ),
        .CO({\ret_V_2_reg_817_reg[20]_i_1_n_0 ,\ret_V_2_reg_817_reg[20]_i_1_n_1 ,\ret_V_2_reg_817_reg[20]_i_1_n_2 ,\ret_V_2_reg_817_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(D[19:16]),
        .S({\ret_V_2_reg_817[20]_i_2_n_0 ,\ret_V_2_reg_817[20]_i_3_n_0 ,\ret_V_2_reg_817[20]_i_4_n_0 ,\ret_V_2_reg_817[20]_i_5_n_0 }));
  CARRY4 \ret_V_2_reg_817_reg[24]_i_1 
       (.CI(\ret_V_2_reg_817_reg[20]_i_1_n_0 ),
        .CO({\ret_V_2_reg_817_reg[24]_i_1_n_0 ,\ret_V_2_reg_817_reg[24]_i_1_n_1 ,\ret_V_2_reg_817_reg[24]_i_1_n_2 ,\ret_V_2_reg_817_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(D[23:20]),
        .S({\ret_V_2_reg_817[24]_i_2_n_0 ,\ret_V_2_reg_817[24]_i_3_n_0 ,\ret_V_2_reg_817[24]_i_4_n_0 ,\ret_V_2_reg_817[24]_i_5_n_0 }));
  CARRY4 \ret_V_2_reg_817_reg[28]_i_1 
       (.CI(\ret_V_2_reg_817_reg[24]_i_1_n_0 ),
        .CO({\ret_V_2_reg_817_reg[28]_i_1_n_0 ,\ret_V_2_reg_817_reg[28]_i_1_n_1 ,\ret_V_2_reg_817_reg[28]_i_1_n_2 ,\ret_V_2_reg_817_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(D[27:24]),
        .S({\ret_V_2_reg_817[28]_i_2_n_0 ,\ret_V_2_reg_817[28]_i_3_n_0 ,\ret_V_2_reg_817[28]_i_4_n_0 ,\ret_V_2_reg_817[28]_i_5_n_0 }));
  CARRY4 \ret_V_2_reg_817_reg[32]_i_1 
       (.CI(\ret_V_2_reg_817_reg[28]_i_1_n_0 ),
        .CO({\NLW_ret_V_2_reg_817_reg[32]_i_1_CO_UNCONNECTED [3],\ret_V_2_reg_817_reg[32]_i_1_n_1 ,\ret_V_2_reg_817_reg[32]_i_1_n_2 ,\ret_V_2_reg_817_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[31:29]}),
        .O(D[31:28]),
        .S({1'b1,\ret_V_2_reg_817[32]_i_2_n_0 ,\ret_V_2_reg_817[32]_i_3_n_0 ,\ret_V_2_reg_817[32]_i_4_n_0 }));
  CARRY4 \ret_V_2_reg_817_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_2_reg_817_reg[4]_i_1_n_0 ,\ret_V_2_reg_817_reg[4]_i_1_n_1 ,\ret_V_2_reg_817_reg[4]_i_1_n_2 ,\ret_V_2_reg_817_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[3:0]),
        .S({\ret_V_2_reg_817[4]_i_2_n_0 ,\ret_V_2_reg_817[4]_i_3_n_0 ,\ret_V_2_reg_817[4]_i_4_n_0 ,\ret_V_2_reg_817[4]_i_5_n_0 }));
  CARRY4 \ret_V_2_reg_817_reg[8]_i_1 
       (.CI(\ret_V_2_reg_817_reg[4]_i_1_n_0 ),
        .CO({\ret_V_2_reg_817_reg[8]_i_1_n_0 ,\ret_V_2_reg_817_reg[8]_i_1_n_1 ,\ret_V_2_reg_817_reg[8]_i_1_n_2 ,\ret_V_2_reg_817_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[7:4]),
        .S({\ret_V_2_reg_817[8]_i_2_n_0 ,\ret_V_2_reg_817[8]_i_3_n_0 ,\ret_V_2_reg_817[8]_i_4_n_0 ,\ret_V_2_reg_817[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d8_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d8_A
   (out,
    high_threshold_c_full_n,
    high_threshold_c_empty_n,
    in,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    hysteresis_U0_threshold_high_read,
    ap_rst_n);
  output [31:0]out;
  output high_threshold_c_full_n;
  output high_threshold_c_empty_n;
  input [31:0]in;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input hysteresis_U0_threshold_high_read;
  input ap_rst_n;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire high_threshold_c_empty_n;
  wire high_threshold_c_full_n;
  wire hysteresis_U0_threshold_high_read;
  wire [31:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__16_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__16_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__16_n_0 ;
  wire \mOutPtr[1]_i_1__39_n_0 ;
  wire \mOutPtr[2]_i_1__12_n_0 ;
  wire \mOutPtr[3]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_2__10_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;

  cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_shiftReg_49 U_fifo_w32_d8_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .\threshold_high_read_reg_845_reg[0] (high_threshold_c_full_n),
        .\threshold_high_read_reg_845_reg[0]_0 (\mOutPtr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__16
       (.I0(ap_rst_n),
        .I1(high_threshold_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_threshold_c_empty_n),
        .I4(hysteresis_U0_threshold_high_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__13
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__16_n_0),
        .Q(high_threshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__16
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(hysteresis_U0_threshold_high_read),
        .I3(high_threshold_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(high_threshold_c_full_n),
        .O(internal_full_n_i_1__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__14
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__16_n_0),
        .Q(high_threshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__16 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__39 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__12 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__12_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__14 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(high_threshold_c_full_n),
        .I2(hysteresis_U0_threshold_high_read),
        .I3(high_threshold_c_empty_n),
        .O(\mOutPtr[3]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__10 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__10 
       (.I0(hysteresis_U0_threshold_high_read),
        .I1(high_threshold_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(high_threshold_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[0]_i_1__16_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[1]_i_1__39_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[2]_i_1__12_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__14_n_0 ),
        .D(\mOutPtr[3]_i_2__10_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d8_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_23
   (ret_V_3_fu_298_p2,
    out,
    D,
    suppressed_cols_V_c_full_n,
    suppressed_cols_V_c_empty_n,
    \cols_V_reg_863_reg[31] ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    hysteresis_U0_threshold_high_read,
    ap_rst_n);
  output [32:0]ret_V_3_fu_298_p2;
  output [31:0]out;
  output [31:0]D;
  output suppressed_cols_V_c_full_n;
  output suppressed_cols_V_c_empty_n;
  input [31:0]\cols_V_reg_863_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input hysteresis_U0_threshold_high_read;
  input ap_rst_n;

  wire [31:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]\cols_V_reg_863_reg[31] ;
  wire hysteresis_U0_threshold_high_read;
  wire internal_empty_n;
  wire internal_empty_n_i_1__12_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__12_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__12_n_0 ;
  wire \mOutPtr[1]_i_1__35_n_0 ;
  wire \mOutPtr[2]_i_1__8_n_0 ;
  wire \mOutPtr[3]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_2__8_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire [32:0]ret_V_3_fu_298_p2;
  wire suppressed_cols_V_c_empty_n;
  wire suppressed_cols_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_shiftReg_26 U_fifo_w32_d8_A_ram
       (.D(D),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .\cols_V_reg_863_reg[0] (suppressed_cols_V_c_full_n),
        .\cols_V_reg_863_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\cols_V_reg_863_reg[31] (\cols_V_reg_863_reg[31] ),
        .out(out),
        .ret_V_3_fu_298_p2(ret_V_3_fu_298_p2));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__12
       (.I0(ap_rst_n),
        .I1(suppressed_cols_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(suppressed_cols_V_c_empty_n),
        .I4(hysteresis_U0_threshold_high_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__9
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__12_n_0),
        .Q(suppressed_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__12
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(hysteresis_U0_threshold_high_read),
        .I3(suppressed_cols_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(suppressed_cols_V_c_full_n),
        .O(internal_full_n_i_1__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__10
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__12_n_0),
        .Q(suppressed_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__12 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__35 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__8 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__8_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__10 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(suppressed_cols_V_c_full_n),
        .I2(hysteresis_U0_threshold_high_read),
        .I3(suppressed_cols_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__8 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__8 
       (.I0(hysteresis_U0_threshold_high_read),
        .I1(suppressed_cols_V_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(suppressed_cols_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[0]_i_1__12_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[1]_i_1__35_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[2]_i_1__8_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__10_n_0 ),
        .D(\mOutPtr[3]_i_2__8_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d8_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_25
   (ret_V_fu_288_p2,
    out,
    D,
    suppressed_rows_V_c_full_n,
    suppressed_rows_V_c_empty_n,
    \rows_V_reg_858_reg[31] ,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    hysteresis_U0_threshold_high_read,
    ap_rst_n);
  output [32:0]ret_V_fu_288_p2;
  output [31:0]out;
  output [31:0]D;
  output suppressed_rows_V_c_full_n;
  output suppressed_rows_V_c_empty_n;
  input [31:0]\rows_V_reg_858_reg[31] ;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input hysteresis_U0_threshold_high_read;
  input ap_rst_n;

  wire [31:0]D;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire hysteresis_U0_threshold_high_read;
  wire internal_empty_n;
  wire internal_empty_n_i_1__11_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__11_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__11_n_0 ;
  wire \mOutPtr[1]_i_1__34_n_0 ;
  wire \mOutPtr[2]_i_1__7_n_0 ;
  wire \mOutPtr[3]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_2__7_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire [32:0]ret_V_fu_288_p2;
  wire [31:0]\rows_V_reg_858_reg[31] ;
  wire suppressed_rows_V_c_empty_n;
  wire suppressed_rows_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_shiftReg U_fifo_w32_d8_A_ram
       (.D(D),
        .Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .out(out),
        .ret_V_fu_288_p2(ret_V_fu_288_p2),
        .\rows_V_reg_858_reg[0] (suppressed_rows_V_c_full_n),
        .\rows_V_reg_858_reg[0]_0 (\mOutPtr_reg[0]_0 ),
        .\rows_V_reg_858_reg[31] (\rows_V_reg_858_reg[31] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__11
       (.I0(ap_rst_n),
        .I1(suppressed_rows_V_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(suppressed_rows_V_c_empty_n),
        .I4(hysteresis_U0_threshold_high_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__8
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__11_n_0),
        .Q(suppressed_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__11
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(hysteresis_U0_threshold_high_read),
        .I3(suppressed_rows_V_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(suppressed_rows_V_c_full_n),
        .O(internal_full_n_i_1__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__9
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__11_n_0),
        .Q(suppressed_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__11 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__34 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__7 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__7_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__9 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(suppressed_rows_V_c_full_n),
        .I2(hysteresis_U0_threshold_high_read),
        .I3(suppressed_rows_V_c_empty_n),
        .O(\mOutPtr[3]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__7 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__7 
       (.I0(hysteresis_U0_threshold_high_read),
        .I1(suppressed_rows_V_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(suppressed_rows_V_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_0 ),
        .D(\mOutPtr[0]_i_1__11_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_0 ),
        .D(\mOutPtr[1]_i_1__34_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_0 ),
        .D(\mOutPtr[2]_i_1__7_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__9_n_0 ),
        .D(\mOutPtr[3]_i_2__7_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d8_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_6
   (internal_empty_n_reg_0,
    low_threshold_c_empty_n,
    out,
    low_threshold_c_full_n,
    high_threshold_c_empty_n,
    suppressed_rows_V_c_empty_n,
    hysteresis_U0_ap_start,
    suppressed_cols_V_c_empty_n,
    in,
    ap_clk,
    SS,
    \mOutPtr_reg[0]_0 ,
    hysteresis_U0_threshold_high_read,
    ap_rst_n);
  output internal_empty_n_reg_0;
  output low_threshold_c_empty_n;
  output [31:0]out;
  output low_threshold_c_full_n;
  input high_threshold_c_empty_n;
  input suppressed_rows_V_c_empty_n;
  input hysteresis_U0_ap_start;
  input suppressed_cols_V_c_empty_n;
  input [31:0]in;
  input ap_clk;
  input [0:0]SS;
  input \mOutPtr_reg[0]_0 ;
  input hysteresis_U0_threshold_high_read;
  input ap_rst_n;

  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire high_threshold_c_empty_n;
  wire hysteresis_U0_ap_start;
  wire hysteresis_U0_threshold_high_read;
  wire [31:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__15_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__15_n_0;
  wire low_threshold_c_empty_n;
  wire low_threshold_c_full_n;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__15_n_0 ;
  wire \mOutPtr[1]_i_1__38_n_0 ;
  wire \mOutPtr[2]_i_1__11_n_0 ;
  wire \mOutPtr[3]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_2__9_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [3:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire suppressed_cols_V_c_empty_n;
  wire suppressed_rows_V_c_empty_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_shiftReg_44 U_fifo_w32_d8_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .\threshold_low_read_reg_840_reg[0] (low_threshold_c_full_n),
        .\threshold_low_read_reg_840_reg[0]_0 (\mOutPtr_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \ap_CS_fsm[0]_i_2__0 
       (.I0(low_threshold_c_empty_n),
        .I1(high_threshold_c_empty_n),
        .I2(suppressed_rows_V_c_empty_n),
        .I3(hysteresis_U0_ap_start),
        .I4(suppressed_cols_V_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__15
       (.I0(ap_rst_n),
        .I1(low_threshold_c_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_threshold_c_empty_n),
        .I4(hysteresis_U0_threshold_high_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__12
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[2]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__15_n_0),
        .Q(low_threshold_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__15
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(hysteresis_U0_threshold_high_read),
        .I3(low_threshold_c_empty_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(low_threshold_c_full_n),
        .O(internal_full_n_i_1__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__13
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__15_n_0),
        .Q(low_threshold_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__15 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__38 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__11 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__11_n_0 ));
  LUT4 #(
    .INIT(16'hB444)) 
    \mOutPtr[3]_i_1__13 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(low_threshold_c_full_n),
        .I2(hysteresis_U0_threshold_high_read),
        .I3(low_threshold_c_empty_n),
        .O(\mOutPtr[3]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__9 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'h8088)) 
    \mOutPtr[3]_i_3__9 
       (.I0(hysteresis_U0_threshold_high_read),
        .I1(low_threshold_c_empty_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(low_threshold_c_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[0]_i_1__15_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[1]_i_1__38_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[2]_i_1__11_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__13_n_0 ),
        .D(\mOutPtr[3]_i_2__9_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d8_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_shiftReg
   (out,
    ret_V_fu_288_p2,
    D,
    \rows_V_reg_858_reg[0] ,
    \rows_V_reg_858_reg[0]_0 ,
    Q,
    \rows_V_reg_858_reg[31] ,
    ap_clk);
  output [31:0]out;
  output [32:0]ret_V_fu_288_p2;
  output [31:0]D;
  input \rows_V_reg_858_reg[0] ;
  input \rows_V_reg_858_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]\rows_V_reg_858_reg[31] ;
  input ap_clk;

  wire [31:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]out;
  wire [32:0]ret_V_fu_288_p2;
  wire \ret_V_reg_868_reg[12]_i_1_n_0 ;
  wire \ret_V_reg_868_reg[12]_i_1_n_1 ;
  wire \ret_V_reg_868_reg[12]_i_1_n_2 ;
  wire \ret_V_reg_868_reg[12]_i_1_n_3 ;
  wire \ret_V_reg_868_reg[16]_i_1_n_0 ;
  wire \ret_V_reg_868_reg[16]_i_1_n_1 ;
  wire \ret_V_reg_868_reg[16]_i_1_n_2 ;
  wire \ret_V_reg_868_reg[16]_i_1_n_3 ;
  wire \ret_V_reg_868_reg[20]_i_1_n_0 ;
  wire \ret_V_reg_868_reg[20]_i_1_n_1 ;
  wire \ret_V_reg_868_reg[20]_i_1_n_2 ;
  wire \ret_V_reg_868_reg[20]_i_1_n_3 ;
  wire \ret_V_reg_868_reg[24]_i_1_n_0 ;
  wire \ret_V_reg_868_reg[24]_i_1_n_1 ;
  wire \ret_V_reg_868_reg[24]_i_1_n_2 ;
  wire \ret_V_reg_868_reg[24]_i_1_n_3 ;
  wire \ret_V_reg_868_reg[28]_i_1_n_0 ;
  wire \ret_V_reg_868_reg[28]_i_1_n_1 ;
  wire \ret_V_reg_868_reg[28]_i_1_n_2 ;
  wire \ret_V_reg_868_reg[28]_i_1_n_3 ;
  wire \ret_V_reg_868_reg[32]_i_1_n_2 ;
  wire \ret_V_reg_868_reg[32]_i_1_n_3 ;
  wire \ret_V_reg_868_reg[4]_i_1_n_0 ;
  wire \ret_V_reg_868_reg[4]_i_1_n_1 ;
  wire \ret_V_reg_868_reg[4]_i_1_n_2 ;
  wire \ret_V_reg_868_reg[4]_i_1_n_3 ;
  wire \ret_V_reg_868_reg[8]_i_1_n_0 ;
  wire \ret_V_reg_868_reg[8]_i_1_n_1 ;
  wire \ret_V_reg_868_reg[8]_i_1_n_2 ;
  wire \ret_V_reg_868_reg[8]_i_1_n_3 ;
  wire \rows_V_reg_858_reg[0] ;
  wire \rows_V_reg_858_reg[0]_0 ;
  wire [31:0]\rows_V_reg_858_reg[31] ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \tmp_i_reg_878[12]_i_2_n_0 ;
  wire \tmp_i_reg_878[12]_i_3_n_0 ;
  wire \tmp_i_reg_878[12]_i_4_n_0 ;
  wire \tmp_i_reg_878[12]_i_5_n_0 ;
  wire \tmp_i_reg_878[16]_i_2_n_0 ;
  wire \tmp_i_reg_878[16]_i_3_n_0 ;
  wire \tmp_i_reg_878[16]_i_4_n_0 ;
  wire \tmp_i_reg_878[16]_i_5_n_0 ;
  wire \tmp_i_reg_878[20]_i_2_n_0 ;
  wire \tmp_i_reg_878[20]_i_3_n_0 ;
  wire \tmp_i_reg_878[20]_i_4_n_0 ;
  wire \tmp_i_reg_878[20]_i_5_n_0 ;
  wire \tmp_i_reg_878[24]_i_2_n_0 ;
  wire \tmp_i_reg_878[24]_i_3_n_0 ;
  wire \tmp_i_reg_878[24]_i_4_n_0 ;
  wire \tmp_i_reg_878[24]_i_5_n_0 ;
  wire \tmp_i_reg_878[28]_i_2_n_0 ;
  wire \tmp_i_reg_878[28]_i_3_n_0 ;
  wire \tmp_i_reg_878[28]_i_4_n_0 ;
  wire \tmp_i_reg_878[28]_i_5_n_0 ;
  wire \tmp_i_reg_878[32]_i_2_n_0 ;
  wire \tmp_i_reg_878[32]_i_3_n_0 ;
  wire \tmp_i_reg_878[32]_i_4_n_0 ;
  wire \tmp_i_reg_878[4]_i_2_n_0 ;
  wire \tmp_i_reg_878[4]_i_3_n_0 ;
  wire \tmp_i_reg_878[4]_i_4_n_0 ;
  wire \tmp_i_reg_878[4]_i_5_n_0 ;
  wire \tmp_i_reg_878[8]_i_2_n_0 ;
  wire \tmp_i_reg_878[8]_i_3_n_0 ;
  wire \tmp_i_reg_878[8]_i_4_n_0 ;
  wire \tmp_i_reg_878[8]_i_5_n_0 ;
  wire \tmp_i_reg_878_reg[12]_i_1_n_0 ;
  wire \tmp_i_reg_878_reg[12]_i_1_n_1 ;
  wire \tmp_i_reg_878_reg[12]_i_1_n_2 ;
  wire \tmp_i_reg_878_reg[12]_i_1_n_3 ;
  wire \tmp_i_reg_878_reg[16]_i_1_n_0 ;
  wire \tmp_i_reg_878_reg[16]_i_1_n_1 ;
  wire \tmp_i_reg_878_reg[16]_i_1_n_2 ;
  wire \tmp_i_reg_878_reg[16]_i_1_n_3 ;
  wire \tmp_i_reg_878_reg[20]_i_1_n_0 ;
  wire \tmp_i_reg_878_reg[20]_i_1_n_1 ;
  wire \tmp_i_reg_878_reg[20]_i_1_n_2 ;
  wire \tmp_i_reg_878_reg[20]_i_1_n_3 ;
  wire \tmp_i_reg_878_reg[24]_i_1_n_0 ;
  wire \tmp_i_reg_878_reg[24]_i_1_n_1 ;
  wire \tmp_i_reg_878_reg[24]_i_1_n_2 ;
  wire \tmp_i_reg_878_reg[24]_i_1_n_3 ;
  wire \tmp_i_reg_878_reg[28]_i_1_n_0 ;
  wire \tmp_i_reg_878_reg[28]_i_1_n_1 ;
  wire \tmp_i_reg_878_reg[28]_i_1_n_2 ;
  wire \tmp_i_reg_878_reg[28]_i_1_n_3 ;
  wire \tmp_i_reg_878_reg[32]_i_1_n_1 ;
  wire \tmp_i_reg_878_reg[32]_i_1_n_2 ;
  wire \tmp_i_reg_878_reg[32]_i_1_n_3 ;
  wire \tmp_i_reg_878_reg[4]_i_1_n_0 ;
  wire \tmp_i_reg_878_reg[4]_i_1_n_1 ;
  wire \tmp_i_reg_878_reg[4]_i_1_n_2 ;
  wire \tmp_i_reg_878_reg[4]_i_1_n_3 ;
  wire \tmp_i_reg_878_reg[8]_i_1_n_0 ;
  wire \tmp_i_reg_878_reg[8]_i_1_n_1 ;
  wire \tmp_i_reg_878_reg[8]_i_1_n_2 ;
  wire \tmp_i_reg_878_reg[8]_i_1_n_3 ;
  wire [2:2]\NLW_ret_V_reg_868_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_reg_868_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_i_reg_878_reg[32]_i_1_CO_UNCONNECTED ;

  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_1 
       (.I0(\rows_V_reg_858_reg[0] ),
        .I1(\rows_V_reg_858_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_rows_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\rows_V_reg_858_reg[31] [9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_reg_868[0]_i_1 
       (.I0(out[0]),
        .O(ret_V_fu_288_p2[0]));
  CARRY4 \ret_V_reg_868_reg[12]_i_1 
       (.CI(\ret_V_reg_868_reg[8]_i_1_n_0 ),
        .CO({\ret_V_reg_868_reg[12]_i_1_n_0 ,\ret_V_reg_868_reg[12]_i_1_n_1 ,\ret_V_reg_868_reg[12]_i_1_n_2 ,\ret_V_reg_868_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_288_p2[12:9]),
        .S(out[12:9]));
  CARRY4 \ret_V_reg_868_reg[16]_i_1 
       (.CI(\ret_V_reg_868_reg[12]_i_1_n_0 ),
        .CO({\ret_V_reg_868_reg[16]_i_1_n_0 ,\ret_V_reg_868_reg[16]_i_1_n_1 ,\ret_V_reg_868_reg[16]_i_1_n_2 ,\ret_V_reg_868_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_288_p2[16:13]),
        .S(out[16:13]));
  CARRY4 \ret_V_reg_868_reg[20]_i_1 
       (.CI(\ret_V_reg_868_reg[16]_i_1_n_0 ),
        .CO({\ret_V_reg_868_reg[20]_i_1_n_0 ,\ret_V_reg_868_reg[20]_i_1_n_1 ,\ret_V_reg_868_reg[20]_i_1_n_2 ,\ret_V_reg_868_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_288_p2[20:17]),
        .S(out[20:17]));
  CARRY4 \ret_V_reg_868_reg[24]_i_1 
       (.CI(\ret_V_reg_868_reg[20]_i_1_n_0 ),
        .CO({\ret_V_reg_868_reg[24]_i_1_n_0 ,\ret_V_reg_868_reg[24]_i_1_n_1 ,\ret_V_reg_868_reg[24]_i_1_n_2 ,\ret_V_reg_868_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_288_p2[24:21]),
        .S(out[24:21]));
  CARRY4 \ret_V_reg_868_reg[28]_i_1 
       (.CI(\ret_V_reg_868_reg[24]_i_1_n_0 ),
        .CO({\ret_V_reg_868_reg[28]_i_1_n_0 ,\ret_V_reg_868_reg[28]_i_1_n_1 ,\ret_V_reg_868_reg[28]_i_1_n_2 ,\ret_V_reg_868_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_288_p2[28:25]),
        .S(out[28:25]));
  CARRY4 \ret_V_reg_868_reg[32]_i_1 
       (.CI(\ret_V_reg_868_reg[28]_i_1_n_0 ),
        .CO({ret_V_fu_288_p2[32],\NLW_ret_V_reg_868_reg[32]_i_1_CO_UNCONNECTED [2],\ret_V_reg_868_reg[32]_i_1_n_2 ,\ret_V_reg_868_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_reg_868_reg[32]_i_1_O_UNCONNECTED [3],ret_V_fu_288_p2[31:29]}),
        .S({1'b1,out[31:29]}));
  CARRY4 \ret_V_reg_868_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_reg_868_reg[4]_i_1_n_0 ,\ret_V_reg_868_reg[4]_i_1_n_1 ,\ret_V_reg_868_reg[4]_i_1_n_2 ,\ret_V_reg_868_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_288_p2[4:1]),
        .S(out[4:1]));
  CARRY4 \ret_V_reg_868_reg[8]_i_1 
       (.CI(\ret_V_reg_868_reg[4]_i_1_n_0 ),
        .CO({\ret_V_reg_868_reg[8]_i_1_n_0 ,\ret_V_reg_868_reg[8]_i_1_n_1 ,\ret_V_reg_868_reg[8]_i_1_n_2 ,\ret_V_reg_868_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_fu_288_p2[8:5]),
        .S(out[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[12]_i_2 
       (.I0(out[12]),
        .O(\tmp_i_reg_878[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[12]_i_3 
       (.I0(out[11]),
        .O(\tmp_i_reg_878[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[12]_i_4 
       (.I0(out[10]),
        .O(\tmp_i_reg_878[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[12]_i_5 
       (.I0(out[9]),
        .O(\tmp_i_reg_878[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[16]_i_2 
       (.I0(out[16]),
        .O(\tmp_i_reg_878[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[16]_i_3 
       (.I0(out[15]),
        .O(\tmp_i_reg_878[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[16]_i_4 
       (.I0(out[14]),
        .O(\tmp_i_reg_878[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[16]_i_5 
       (.I0(out[13]),
        .O(\tmp_i_reg_878[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[20]_i_2 
       (.I0(out[20]),
        .O(\tmp_i_reg_878[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[20]_i_3 
       (.I0(out[19]),
        .O(\tmp_i_reg_878[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[20]_i_4 
       (.I0(out[18]),
        .O(\tmp_i_reg_878[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[20]_i_5 
       (.I0(out[17]),
        .O(\tmp_i_reg_878[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[24]_i_2 
       (.I0(out[24]),
        .O(\tmp_i_reg_878[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[24]_i_3 
       (.I0(out[23]),
        .O(\tmp_i_reg_878[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[24]_i_4 
       (.I0(out[22]),
        .O(\tmp_i_reg_878[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[24]_i_5 
       (.I0(out[21]),
        .O(\tmp_i_reg_878[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[28]_i_2 
       (.I0(out[28]),
        .O(\tmp_i_reg_878[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[28]_i_3 
       (.I0(out[27]),
        .O(\tmp_i_reg_878[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[28]_i_4 
       (.I0(out[26]),
        .O(\tmp_i_reg_878[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[28]_i_5 
       (.I0(out[25]),
        .O(\tmp_i_reg_878[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[32]_i_2 
       (.I0(out[31]),
        .O(\tmp_i_reg_878[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[32]_i_3 
       (.I0(out[30]),
        .O(\tmp_i_reg_878[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[32]_i_4 
       (.I0(out[29]),
        .O(\tmp_i_reg_878[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[4]_i_2 
       (.I0(out[4]),
        .O(\tmp_i_reg_878[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[4]_i_3 
       (.I0(out[3]),
        .O(\tmp_i_reg_878[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[4]_i_4 
       (.I0(out[2]),
        .O(\tmp_i_reg_878[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[4]_i_5 
       (.I0(out[1]),
        .O(\tmp_i_reg_878[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[8]_i_2 
       (.I0(out[8]),
        .O(\tmp_i_reg_878[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[8]_i_3 
       (.I0(out[7]),
        .O(\tmp_i_reg_878[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[8]_i_4 
       (.I0(out[6]),
        .O(\tmp_i_reg_878[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_878[8]_i_5 
       (.I0(out[5]),
        .O(\tmp_i_reg_878[8]_i_5_n_0 ));
  CARRY4 \tmp_i_reg_878_reg[12]_i_1 
       (.CI(\tmp_i_reg_878_reg[8]_i_1_n_0 ),
        .CO({\tmp_i_reg_878_reg[12]_i_1_n_0 ,\tmp_i_reg_878_reg[12]_i_1_n_1 ,\tmp_i_reg_878_reg[12]_i_1_n_2 ,\tmp_i_reg_878_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(D[11:8]),
        .S({\tmp_i_reg_878[12]_i_2_n_0 ,\tmp_i_reg_878[12]_i_3_n_0 ,\tmp_i_reg_878[12]_i_4_n_0 ,\tmp_i_reg_878[12]_i_5_n_0 }));
  CARRY4 \tmp_i_reg_878_reg[16]_i_1 
       (.CI(\tmp_i_reg_878_reg[12]_i_1_n_0 ),
        .CO({\tmp_i_reg_878_reg[16]_i_1_n_0 ,\tmp_i_reg_878_reg[16]_i_1_n_1 ,\tmp_i_reg_878_reg[16]_i_1_n_2 ,\tmp_i_reg_878_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(D[15:12]),
        .S({\tmp_i_reg_878[16]_i_2_n_0 ,\tmp_i_reg_878[16]_i_3_n_0 ,\tmp_i_reg_878[16]_i_4_n_0 ,\tmp_i_reg_878[16]_i_5_n_0 }));
  CARRY4 \tmp_i_reg_878_reg[20]_i_1 
       (.CI(\tmp_i_reg_878_reg[16]_i_1_n_0 ),
        .CO({\tmp_i_reg_878_reg[20]_i_1_n_0 ,\tmp_i_reg_878_reg[20]_i_1_n_1 ,\tmp_i_reg_878_reg[20]_i_1_n_2 ,\tmp_i_reg_878_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(D[19:16]),
        .S({\tmp_i_reg_878[20]_i_2_n_0 ,\tmp_i_reg_878[20]_i_3_n_0 ,\tmp_i_reg_878[20]_i_4_n_0 ,\tmp_i_reg_878[20]_i_5_n_0 }));
  CARRY4 \tmp_i_reg_878_reg[24]_i_1 
       (.CI(\tmp_i_reg_878_reg[20]_i_1_n_0 ),
        .CO({\tmp_i_reg_878_reg[24]_i_1_n_0 ,\tmp_i_reg_878_reg[24]_i_1_n_1 ,\tmp_i_reg_878_reg[24]_i_1_n_2 ,\tmp_i_reg_878_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(D[23:20]),
        .S({\tmp_i_reg_878[24]_i_2_n_0 ,\tmp_i_reg_878[24]_i_3_n_0 ,\tmp_i_reg_878[24]_i_4_n_0 ,\tmp_i_reg_878[24]_i_5_n_0 }));
  CARRY4 \tmp_i_reg_878_reg[28]_i_1 
       (.CI(\tmp_i_reg_878_reg[24]_i_1_n_0 ),
        .CO({\tmp_i_reg_878_reg[28]_i_1_n_0 ,\tmp_i_reg_878_reg[28]_i_1_n_1 ,\tmp_i_reg_878_reg[28]_i_1_n_2 ,\tmp_i_reg_878_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(D[27:24]),
        .S({\tmp_i_reg_878[28]_i_2_n_0 ,\tmp_i_reg_878[28]_i_3_n_0 ,\tmp_i_reg_878[28]_i_4_n_0 ,\tmp_i_reg_878[28]_i_5_n_0 }));
  CARRY4 \tmp_i_reg_878_reg[32]_i_1 
       (.CI(\tmp_i_reg_878_reg[28]_i_1_n_0 ),
        .CO({\NLW_tmp_i_reg_878_reg[32]_i_1_CO_UNCONNECTED [3],\tmp_i_reg_878_reg[32]_i_1_n_1 ,\tmp_i_reg_878_reg[32]_i_1_n_2 ,\tmp_i_reg_878_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[31:29]}),
        .O(D[31:28]),
        .S({1'b1,\tmp_i_reg_878[32]_i_2_n_0 ,\tmp_i_reg_878[32]_i_3_n_0 ,\tmp_i_reg_878[32]_i_4_n_0 }));
  CARRY4 \tmp_i_reg_878_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\tmp_i_reg_878_reg[4]_i_1_n_0 ,\tmp_i_reg_878_reg[4]_i_1_n_1 ,\tmp_i_reg_878_reg[4]_i_1_n_2 ,\tmp_i_reg_878_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[3:0]),
        .S({\tmp_i_reg_878[4]_i_2_n_0 ,\tmp_i_reg_878[4]_i_3_n_0 ,\tmp_i_reg_878[4]_i_4_n_0 ,\tmp_i_reg_878[4]_i_5_n_0 }));
  CARRY4 \tmp_i_reg_878_reg[8]_i_1 
       (.CI(\tmp_i_reg_878_reg[4]_i_1_n_0 ),
        .CO({\tmp_i_reg_878_reg[8]_i_1_n_0 ,\tmp_i_reg_878_reg[8]_i_1_n_1 ,\tmp_i_reg_878_reg[8]_i_1_n_2 ,\tmp_i_reg_878_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[7:4]),
        .S({\tmp_i_reg_878[8]_i_2_n_0 ,\tmp_i_reg_878[8]_i_3_n_0 ,\tmp_i_reg_878[8]_i_4_n_0 ,\tmp_i_reg_878[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d8_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_shiftReg_26
   (out,
    ret_V_3_fu_298_p2,
    D,
    \cols_V_reg_863_reg[0] ,
    \cols_V_reg_863_reg[0]_0 ,
    Q,
    \cols_V_reg_863_reg[31] ,
    ap_clk);
  output [31:0]out;
  output [32:0]ret_V_3_fu_298_p2;
  output [31:0]D;
  input \cols_V_reg_863_reg[0] ;
  input \cols_V_reg_863_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]\cols_V_reg_863_reg[31] ;
  input ap_clk;

  wire [31:0]D;
  wire [3:0]Q;
  wire ap_clk;
  wire \cols_V_reg_863_reg[0] ;
  wire \cols_V_reg_863_reg[0]_0 ;
  wire [31:0]\cols_V_reg_863_reg[31] ;
  wire [31:0]out;
  wire [32:0]ret_V_3_fu_298_p2;
  wire \ret_V_3_reg_873_reg[12]_i_1_n_0 ;
  wire \ret_V_3_reg_873_reg[12]_i_1_n_1 ;
  wire \ret_V_3_reg_873_reg[12]_i_1_n_2 ;
  wire \ret_V_3_reg_873_reg[12]_i_1_n_3 ;
  wire \ret_V_3_reg_873_reg[16]_i_1_n_0 ;
  wire \ret_V_3_reg_873_reg[16]_i_1_n_1 ;
  wire \ret_V_3_reg_873_reg[16]_i_1_n_2 ;
  wire \ret_V_3_reg_873_reg[16]_i_1_n_3 ;
  wire \ret_V_3_reg_873_reg[20]_i_1_n_0 ;
  wire \ret_V_3_reg_873_reg[20]_i_1_n_1 ;
  wire \ret_V_3_reg_873_reg[20]_i_1_n_2 ;
  wire \ret_V_3_reg_873_reg[20]_i_1_n_3 ;
  wire \ret_V_3_reg_873_reg[24]_i_1_n_0 ;
  wire \ret_V_3_reg_873_reg[24]_i_1_n_1 ;
  wire \ret_V_3_reg_873_reg[24]_i_1_n_2 ;
  wire \ret_V_3_reg_873_reg[24]_i_1_n_3 ;
  wire \ret_V_3_reg_873_reg[28]_i_1_n_0 ;
  wire \ret_V_3_reg_873_reg[28]_i_1_n_1 ;
  wire \ret_V_3_reg_873_reg[28]_i_1_n_2 ;
  wire \ret_V_3_reg_873_reg[28]_i_1_n_3 ;
  wire \ret_V_3_reg_873_reg[32]_i_1_n_2 ;
  wire \ret_V_3_reg_873_reg[32]_i_1_n_3 ;
  wire \ret_V_3_reg_873_reg[4]_i_1_n_0 ;
  wire \ret_V_3_reg_873_reg[4]_i_1_n_1 ;
  wire \ret_V_3_reg_873_reg[4]_i_1_n_2 ;
  wire \ret_V_3_reg_873_reg[4]_i_1_n_3 ;
  wire \ret_V_3_reg_873_reg[8]_i_1_n_0 ;
  wire \ret_V_3_reg_873_reg[8]_i_1_n_1 ;
  wire \ret_V_3_reg_873_reg[8]_i_1_n_2 ;
  wire \ret_V_3_reg_873_reg[8]_i_1_n_3 ;
  wire \ret_V_4_reg_883[12]_i_2_n_0 ;
  wire \ret_V_4_reg_883[12]_i_3_n_0 ;
  wire \ret_V_4_reg_883[12]_i_4_n_0 ;
  wire \ret_V_4_reg_883[12]_i_5_n_0 ;
  wire \ret_V_4_reg_883[16]_i_2_n_0 ;
  wire \ret_V_4_reg_883[16]_i_3_n_0 ;
  wire \ret_V_4_reg_883[16]_i_4_n_0 ;
  wire \ret_V_4_reg_883[16]_i_5_n_0 ;
  wire \ret_V_4_reg_883[20]_i_2_n_0 ;
  wire \ret_V_4_reg_883[20]_i_3_n_0 ;
  wire \ret_V_4_reg_883[20]_i_4_n_0 ;
  wire \ret_V_4_reg_883[20]_i_5_n_0 ;
  wire \ret_V_4_reg_883[24]_i_2_n_0 ;
  wire \ret_V_4_reg_883[24]_i_3_n_0 ;
  wire \ret_V_4_reg_883[24]_i_4_n_0 ;
  wire \ret_V_4_reg_883[24]_i_5_n_0 ;
  wire \ret_V_4_reg_883[28]_i_2_n_0 ;
  wire \ret_V_4_reg_883[28]_i_3_n_0 ;
  wire \ret_V_4_reg_883[28]_i_4_n_0 ;
  wire \ret_V_4_reg_883[28]_i_5_n_0 ;
  wire \ret_V_4_reg_883[32]_i_2_n_0 ;
  wire \ret_V_4_reg_883[32]_i_3_n_0 ;
  wire \ret_V_4_reg_883[32]_i_4_n_0 ;
  wire \ret_V_4_reg_883[4]_i_2_n_0 ;
  wire \ret_V_4_reg_883[4]_i_3_n_0 ;
  wire \ret_V_4_reg_883[4]_i_4_n_0 ;
  wire \ret_V_4_reg_883[4]_i_5_n_0 ;
  wire \ret_V_4_reg_883[8]_i_2_n_0 ;
  wire \ret_V_4_reg_883[8]_i_3_n_0 ;
  wire \ret_V_4_reg_883[8]_i_4_n_0 ;
  wire \ret_V_4_reg_883[8]_i_5_n_0 ;
  wire \ret_V_4_reg_883_reg[12]_i_1_n_0 ;
  wire \ret_V_4_reg_883_reg[12]_i_1_n_1 ;
  wire \ret_V_4_reg_883_reg[12]_i_1_n_2 ;
  wire \ret_V_4_reg_883_reg[12]_i_1_n_3 ;
  wire \ret_V_4_reg_883_reg[16]_i_1_n_0 ;
  wire \ret_V_4_reg_883_reg[16]_i_1_n_1 ;
  wire \ret_V_4_reg_883_reg[16]_i_1_n_2 ;
  wire \ret_V_4_reg_883_reg[16]_i_1_n_3 ;
  wire \ret_V_4_reg_883_reg[20]_i_1_n_0 ;
  wire \ret_V_4_reg_883_reg[20]_i_1_n_1 ;
  wire \ret_V_4_reg_883_reg[20]_i_1_n_2 ;
  wire \ret_V_4_reg_883_reg[20]_i_1_n_3 ;
  wire \ret_V_4_reg_883_reg[24]_i_1_n_0 ;
  wire \ret_V_4_reg_883_reg[24]_i_1_n_1 ;
  wire \ret_V_4_reg_883_reg[24]_i_1_n_2 ;
  wire \ret_V_4_reg_883_reg[24]_i_1_n_3 ;
  wire \ret_V_4_reg_883_reg[28]_i_1_n_0 ;
  wire \ret_V_4_reg_883_reg[28]_i_1_n_1 ;
  wire \ret_V_4_reg_883_reg[28]_i_1_n_2 ;
  wire \ret_V_4_reg_883_reg[28]_i_1_n_3 ;
  wire \ret_V_4_reg_883_reg[32]_i_1_n_1 ;
  wire \ret_V_4_reg_883_reg[32]_i_1_n_2 ;
  wire \ret_V_4_reg_883_reg[32]_i_1_n_3 ;
  wire \ret_V_4_reg_883_reg[4]_i_1_n_0 ;
  wire \ret_V_4_reg_883_reg[4]_i_1_n_1 ;
  wire \ret_V_4_reg_883_reg[4]_i_1_n_2 ;
  wire \ret_V_4_reg_883_reg[4]_i_1_n_3 ;
  wire \ret_V_4_reg_883_reg[8]_i_1_n_0 ;
  wire \ret_V_4_reg_883_reg[8]_i_1_n_1 ;
  wire \ret_V_4_reg_883_reg[8]_i_1_n_2 ;
  wire \ret_V_4_reg_883_reg[8]_i_1_n_3 ;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire [2:2]\NLW_ret_V_3_reg_873_reg[32]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_3_reg_873_reg[32]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ret_V_4_reg_883_reg[32]_i_1_CO_UNCONNECTED ;

  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__0 
       (.I0(\cols_V_reg_863_reg[0] ),
        .I1(\cols_V_reg_863_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2__0 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3__0 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4__0 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\suppressed_cols_V_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(\cols_V_reg_863_reg[31] [9]),
        .Q(out[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_3_reg_873[0]_i_1 
       (.I0(out[0]),
        .O(ret_V_3_fu_298_p2[0]));
  CARRY4 \ret_V_3_reg_873_reg[12]_i_1 
       (.CI(\ret_V_3_reg_873_reg[8]_i_1_n_0 ),
        .CO({\ret_V_3_reg_873_reg[12]_i_1_n_0 ,\ret_V_3_reg_873_reg[12]_i_1_n_1 ,\ret_V_3_reg_873_reg[12]_i_1_n_2 ,\ret_V_3_reg_873_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_3_fu_298_p2[12:9]),
        .S(out[12:9]));
  CARRY4 \ret_V_3_reg_873_reg[16]_i_1 
       (.CI(\ret_V_3_reg_873_reg[12]_i_1_n_0 ),
        .CO({\ret_V_3_reg_873_reg[16]_i_1_n_0 ,\ret_V_3_reg_873_reg[16]_i_1_n_1 ,\ret_V_3_reg_873_reg[16]_i_1_n_2 ,\ret_V_3_reg_873_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_3_fu_298_p2[16:13]),
        .S(out[16:13]));
  CARRY4 \ret_V_3_reg_873_reg[20]_i_1 
       (.CI(\ret_V_3_reg_873_reg[16]_i_1_n_0 ),
        .CO({\ret_V_3_reg_873_reg[20]_i_1_n_0 ,\ret_V_3_reg_873_reg[20]_i_1_n_1 ,\ret_V_3_reg_873_reg[20]_i_1_n_2 ,\ret_V_3_reg_873_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_3_fu_298_p2[20:17]),
        .S(out[20:17]));
  CARRY4 \ret_V_3_reg_873_reg[24]_i_1 
       (.CI(\ret_V_3_reg_873_reg[20]_i_1_n_0 ),
        .CO({\ret_V_3_reg_873_reg[24]_i_1_n_0 ,\ret_V_3_reg_873_reg[24]_i_1_n_1 ,\ret_V_3_reg_873_reg[24]_i_1_n_2 ,\ret_V_3_reg_873_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_3_fu_298_p2[24:21]),
        .S(out[24:21]));
  CARRY4 \ret_V_3_reg_873_reg[28]_i_1 
       (.CI(\ret_V_3_reg_873_reg[24]_i_1_n_0 ),
        .CO({\ret_V_3_reg_873_reg[28]_i_1_n_0 ,\ret_V_3_reg_873_reg[28]_i_1_n_1 ,\ret_V_3_reg_873_reg[28]_i_1_n_2 ,\ret_V_3_reg_873_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_3_fu_298_p2[28:25]),
        .S(out[28:25]));
  CARRY4 \ret_V_3_reg_873_reg[32]_i_1 
       (.CI(\ret_V_3_reg_873_reg[28]_i_1_n_0 ),
        .CO({ret_V_3_fu_298_p2[32],\NLW_ret_V_3_reg_873_reg[32]_i_1_CO_UNCONNECTED [2],\ret_V_3_reg_873_reg[32]_i_1_n_2 ,\ret_V_3_reg_873_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_ret_V_3_reg_873_reg[32]_i_1_O_UNCONNECTED [3],ret_V_3_fu_298_p2[31:29]}),
        .S({1'b1,out[31:29]}));
  CARRY4 \ret_V_3_reg_873_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_3_reg_873_reg[4]_i_1_n_0 ,\ret_V_3_reg_873_reg[4]_i_1_n_1 ,\ret_V_3_reg_873_reg[4]_i_1_n_2 ,\ret_V_3_reg_873_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_3_fu_298_p2[4:1]),
        .S(out[4:1]));
  CARRY4 \ret_V_3_reg_873_reg[8]_i_1 
       (.CI(\ret_V_3_reg_873_reg[4]_i_1_n_0 ),
        .CO({\ret_V_3_reg_873_reg[8]_i_1_n_0 ,\ret_V_3_reg_873_reg[8]_i_1_n_1 ,\ret_V_3_reg_873_reg[8]_i_1_n_2 ,\ret_V_3_reg_873_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ret_V_3_fu_298_p2[8:5]),
        .S(out[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[12]_i_2 
       (.I0(out[12]),
        .O(\ret_V_4_reg_883[12]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[12]_i_3 
       (.I0(out[11]),
        .O(\ret_V_4_reg_883[12]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[12]_i_4 
       (.I0(out[10]),
        .O(\ret_V_4_reg_883[12]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[12]_i_5 
       (.I0(out[9]),
        .O(\ret_V_4_reg_883[12]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[16]_i_2 
       (.I0(out[16]),
        .O(\ret_V_4_reg_883[16]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[16]_i_3 
       (.I0(out[15]),
        .O(\ret_V_4_reg_883[16]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[16]_i_4 
       (.I0(out[14]),
        .O(\ret_V_4_reg_883[16]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[16]_i_5 
       (.I0(out[13]),
        .O(\ret_V_4_reg_883[16]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[20]_i_2 
       (.I0(out[20]),
        .O(\ret_V_4_reg_883[20]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[20]_i_3 
       (.I0(out[19]),
        .O(\ret_V_4_reg_883[20]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[20]_i_4 
       (.I0(out[18]),
        .O(\ret_V_4_reg_883[20]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[20]_i_5 
       (.I0(out[17]),
        .O(\ret_V_4_reg_883[20]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[24]_i_2 
       (.I0(out[24]),
        .O(\ret_V_4_reg_883[24]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[24]_i_3 
       (.I0(out[23]),
        .O(\ret_V_4_reg_883[24]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[24]_i_4 
       (.I0(out[22]),
        .O(\ret_V_4_reg_883[24]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[24]_i_5 
       (.I0(out[21]),
        .O(\ret_V_4_reg_883[24]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[28]_i_2 
       (.I0(out[28]),
        .O(\ret_V_4_reg_883[28]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[28]_i_3 
       (.I0(out[27]),
        .O(\ret_V_4_reg_883[28]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[28]_i_4 
       (.I0(out[26]),
        .O(\ret_V_4_reg_883[28]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[28]_i_5 
       (.I0(out[25]),
        .O(\ret_V_4_reg_883[28]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[32]_i_2 
       (.I0(out[31]),
        .O(\ret_V_4_reg_883[32]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[32]_i_3 
       (.I0(out[30]),
        .O(\ret_V_4_reg_883[32]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[32]_i_4 
       (.I0(out[29]),
        .O(\ret_V_4_reg_883[32]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[4]_i_2 
       (.I0(out[4]),
        .O(\ret_V_4_reg_883[4]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[4]_i_3 
       (.I0(out[3]),
        .O(\ret_V_4_reg_883[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[4]_i_4 
       (.I0(out[2]),
        .O(\ret_V_4_reg_883[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[4]_i_5 
       (.I0(out[1]),
        .O(\ret_V_4_reg_883[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[8]_i_2 
       (.I0(out[8]),
        .O(\ret_V_4_reg_883[8]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[8]_i_3 
       (.I0(out[7]),
        .O(\ret_V_4_reg_883[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[8]_i_4 
       (.I0(out[6]),
        .O(\ret_V_4_reg_883[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ret_V_4_reg_883[8]_i_5 
       (.I0(out[5]),
        .O(\ret_V_4_reg_883[8]_i_5_n_0 ));
  CARRY4 \ret_V_4_reg_883_reg[12]_i_1 
       (.CI(\ret_V_4_reg_883_reg[8]_i_1_n_0 ),
        .CO({\ret_V_4_reg_883_reg[12]_i_1_n_0 ,\ret_V_4_reg_883_reg[12]_i_1_n_1 ,\ret_V_4_reg_883_reg[12]_i_1_n_2 ,\ret_V_4_reg_883_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[12:9]),
        .O(D[11:8]),
        .S({\ret_V_4_reg_883[12]_i_2_n_0 ,\ret_V_4_reg_883[12]_i_3_n_0 ,\ret_V_4_reg_883[12]_i_4_n_0 ,\ret_V_4_reg_883[12]_i_5_n_0 }));
  CARRY4 \ret_V_4_reg_883_reg[16]_i_1 
       (.CI(\ret_V_4_reg_883_reg[12]_i_1_n_0 ),
        .CO({\ret_V_4_reg_883_reg[16]_i_1_n_0 ,\ret_V_4_reg_883_reg[16]_i_1_n_1 ,\ret_V_4_reg_883_reg[16]_i_1_n_2 ,\ret_V_4_reg_883_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[16:13]),
        .O(D[15:12]),
        .S({\ret_V_4_reg_883[16]_i_2_n_0 ,\ret_V_4_reg_883[16]_i_3_n_0 ,\ret_V_4_reg_883[16]_i_4_n_0 ,\ret_V_4_reg_883[16]_i_5_n_0 }));
  CARRY4 \ret_V_4_reg_883_reg[20]_i_1 
       (.CI(\ret_V_4_reg_883_reg[16]_i_1_n_0 ),
        .CO({\ret_V_4_reg_883_reg[20]_i_1_n_0 ,\ret_V_4_reg_883_reg[20]_i_1_n_1 ,\ret_V_4_reg_883_reg[20]_i_1_n_2 ,\ret_V_4_reg_883_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[20:17]),
        .O(D[19:16]),
        .S({\ret_V_4_reg_883[20]_i_2_n_0 ,\ret_V_4_reg_883[20]_i_3_n_0 ,\ret_V_4_reg_883[20]_i_4_n_0 ,\ret_V_4_reg_883[20]_i_5_n_0 }));
  CARRY4 \ret_V_4_reg_883_reg[24]_i_1 
       (.CI(\ret_V_4_reg_883_reg[20]_i_1_n_0 ),
        .CO({\ret_V_4_reg_883_reg[24]_i_1_n_0 ,\ret_V_4_reg_883_reg[24]_i_1_n_1 ,\ret_V_4_reg_883_reg[24]_i_1_n_2 ,\ret_V_4_reg_883_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[24:21]),
        .O(D[23:20]),
        .S({\ret_V_4_reg_883[24]_i_2_n_0 ,\ret_V_4_reg_883[24]_i_3_n_0 ,\ret_V_4_reg_883[24]_i_4_n_0 ,\ret_V_4_reg_883[24]_i_5_n_0 }));
  CARRY4 \ret_V_4_reg_883_reg[28]_i_1 
       (.CI(\ret_V_4_reg_883_reg[24]_i_1_n_0 ),
        .CO({\ret_V_4_reg_883_reg[28]_i_1_n_0 ,\ret_V_4_reg_883_reg[28]_i_1_n_1 ,\ret_V_4_reg_883_reg[28]_i_1_n_2 ,\ret_V_4_reg_883_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[28:25]),
        .O(D[27:24]),
        .S({\ret_V_4_reg_883[28]_i_2_n_0 ,\ret_V_4_reg_883[28]_i_3_n_0 ,\ret_V_4_reg_883[28]_i_4_n_0 ,\ret_V_4_reg_883[28]_i_5_n_0 }));
  CARRY4 \ret_V_4_reg_883_reg[32]_i_1 
       (.CI(\ret_V_4_reg_883_reg[28]_i_1_n_0 ),
        .CO({\NLW_ret_V_4_reg_883_reg[32]_i_1_CO_UNCONNECTED [3],\ret_V_4_reg_883_reg[32]_i_1_n_1 ,\ret_V_4_reg_883_reg[32]_i_1_n_2 ,\ret_V_4_reg_883_reg[32]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,out[31:29]}),
        .O(D[31:28]),
        .S({1'b1,\ret_V_4_reg_883[32]_i_2_n_0 ,\ret_V_4_reg_883[32]_i_3_n_0 ,\ret_V_4_reg_883[32]_i_4_n_0 }));
  CARRY4 \ret_V_4_reg_883_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ret_V_4_reg_883_reg[4]_i_1_n_0 ,\ret_V_4_reg_883_reg[4]_i_1_n_1 ,\ret_V_4_reg_883_reg[4]_i_1_n_2 ,\ret_V_4_reg_883_reg[4]_i_1_n_3 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[3:0]),
        .S({\ret_V_4_reg_883[4]_i_2_n_0 ,\ret_V_4_reg_883[4]_i_3_n_0 ,\ret_V_4_reg_883[4]_i_4_n_0 ,\ret_V_4_reg_883[4]_i_5_n_0 }));
  CARRY4 \ret_V_4_reg_883_reg[8]_i_1 
       (.CI(\ret_V_4_reg_883_reg[4]_i_1_n_0 ),
        .CO({\ret_V_4_reg_883_reg[8]_i_1_n_0 ,\ret_V_4_reg_883_reg[8]_i_1_n_1 ,\ret_V_4_reg_883_reg[8]_i_1_n_2 ,\ret_V_4_reg_883_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[7:4]),
        .S({\ret_V_4_reg_883[8]_i_2_n_0 ,\ret_V_4_reg_883[8]_i_3_n_0 ,\ret_V_4_reg_883[8]_i_4_n_0 ,\ret_V_4_reg_883[8]_i_5_n_0 }));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d8_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_shiftReg_44
   (out,
    \threshold_low_read_reg_840_reg[0] ,
    \threshold_low_read_reg_840_reg[0]_0 ,
    Q,
    in,
    ap_clk);
  output [31:0]out;
  input \threshold_low_read_reg_840_reg[0] ;
  input \threshold_low_read_reg_840_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \threshold_low_read_reg_840_reg[0] ;
  wire \threshold_low_read_reg_840_reg[0]_0 ;

  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__1 
       (.I0(\threshold_low_read_reg_840_reg[0] ),
        .I1(\threshold_low_read_reg_840_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2__1 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3__1 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4__1 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\low_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d8_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d8_A_shiftReg_49
   (out,
    \threshold_high_read_reg_845_reg[0] ,
    \threshold_high_read_reg_845_reg[0]_0 ,
    Q,
    in,
    ap_clk);
  output [31:0]out;
  input \threshold_high_read_reg_845_reg[0] ;
  input \threshold_high_read_reg_845_reg[0]_0 ;
  input [3:0]Q;
  input [31:0]in;
  input ap_clk;

  wire [3:0]Q;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]out;
  wire [2:0]shiftReg_addr;
  wire shiftReg_ce;
  wire \threshold_high_read_reg_845_reg[0] ;
  wire \threshold_high_read_reg_845_reg[0]_0 ;

  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][0]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][0]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_1__2 
       (.I0(\threshold_high_read_reg_845_reg[0] ),
        .I1(\threshold_high_read_reg_845_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_2__2 
       (.I0(Q[0]),
        .I1(Q[3]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_3__2 
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[7][0]_srl8_i_4__2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .O(shiftReg_addr[2]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][10]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][10]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][11]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][11]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][12]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][12]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][13]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][13]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][14]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][14]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][15]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][15]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][16]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][16]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][17]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][17]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][18]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][18]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][19]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][19]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][1]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][1]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][20]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][20]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][21]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][21]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][22]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][22]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][23]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][23]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][24]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][24]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][25]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][25]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][26]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][26]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][27]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][27]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][28]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][28]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][29]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][29]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][2]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][2]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][30]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][30]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][31]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][31]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][3]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][3]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][4]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][4]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][5]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][5]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][6]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][6]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][7]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][7]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][8]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][8]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7] " *) 
  (* srl_name = "inst/\high_threshold_c_U/U_fifo_w32_d8_A_ram/SRL_SIG_reg[7][9]_srl8 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[7][9]_srl8 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(shiftReg_addr[2]),
        .A3(1'b0),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d9_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d9_A
   (internal_full_n_reg_0,
    E,
    canny_edges_cols_V_c_empty_n,
    mOutPtr110_out,
    internal_full_n_reg_1,
    internal_full_n_reg_2,
    internal_full_n_reg_3,
    internal_full_n_reg_4,
    out,
    \mOutPtr_reg[4]_0 ,
    \mOutPtr_reg[4]_1 ,
    src1_cols_V_c_full_n,
    \mOutPtr_reg[4]_2 ,
    \mOutPtr_reg[4]_3 ,
    canny_edges_rows_V_c_full_n,
    CvtColor_1_U0_ap_start,
    Q,
    canny_edges_rows_V_c_empty_n,
    src_rows_V_c_full_n,
    src_cols_V_c_full_n,
    src_bw_rows_V_c_full_n,
    src_bw_cols_V_c_full_n,
    low_threshold_c_full_n,
    suppressed_cols_V_c_full_n,
    suppressed_rows_V_c_full_n,
    in,
    ap_clk,
    SS,
    ap_rst_n,
    CvtColor_1_U0_p_src_cols_V_read);
  output internal_full_n_reg_0;
  output [0:0]E;
  output canny_edges_cols_V_c_empty_n;
  output mOutPtr110_out;
  output internal_full_n_reg_1;
  output internal_full_n_reg_2;
  output internal_full_n_reg_3;
  output internal_full_n_reg_4;
  output [31:0]out;
  input \mOutPtr_reg[4]_0 ;
  input \mOutPtr_reg[4]_1 ;
  input src1_cols_V_c_full_n;
  input \mOutPtr_reg[4]_2 ;
  input \mOutPtr_reg[4]_3 ;
  input canny_edges_rows_V_c_full_n;
  input CvtColor_1_U0_ap_start;
  input [0:0]Q;
  input canny_edges_rows_V_c_empty_n;
  input src_rows_V_c_full_n;
  input src_cols_V_c_full_n;
  input src_bw_rows_V_c_full_n;
  input src_bw_cols_V_c_full_n;
  input low_threshold_c_full_n;
  input suppressed_cols_V_c_full_n;
  input suppressed_rows_V_c_full_n;
  input [31:0]in;
  input ap_clk;
  input [0:0]SS;
  input ap_rst_n;
  input CvtColor_1_U0_p_src_cols_V_read;

  wire CvtColor_1_U0_ap_start;
  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [0:0]E;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire canny_edges_cols_V_c_empty_n;
  wire canny_edges_cols_V_c_full_n;
  wire canny_edges_rows_V_c_empty_n;
  wire canny_edges_rows_V_c_full_n;
  wire [31:0]in;
  wire int_ap_ready_i_4_n_0;
  wire internal_empty_n;
  wire internal_empty_n_i_1__14_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__14_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire internal_full_n_reg_2;
  wire internal_full_n_reg_3;
  wire internal_full_n_reg_4;
  wire low_threshold_c_full_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr[0]_i_1__14_n_0 ;
  wire \mOutPtr[1]_i_1__37_n_0 ;
  wire \mOutPtr[2]_i_1__10_n_0 ;
  wire \mOutPtr[3]_i_1__12_n_0 ;
  wire \mOutPtr[4]_i_1__2_n_0 ;
  wire \mOutPtr[4]_i_2__0_n_0 ;
  wire \mOutPtr_reg[4]_0 ;
  wire \mOutPtr_reg[4]_1 ;
  wire \mOutPtr_reg[4]_2 ;
  wire \mOutPtr_reg[4]_3 ;
  wire [4:0]mOutPtr_reg__0;
  wire [31:0]out;
  wire src1_cols_V_c_full_n;
  wire src_bw_cols_V_c_full_n;
  wire src_bw_rows_V_c_full_n;
  wire src_cols_V_c_full_n;
  wire src_rows_V_c_full_n;
  wire suppressed_cols_V_c_full_n;
  wire suppressed_rows_V_c_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w32_d9_A_shiftReg_57 U_fifo_w32_d9_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .canny_edges_cols_V_c_full_n(canny_edges_cols_V_c_full_n),
        .\cols_reg_228_reg[0] (internal_full_n_reg_0),
        .in(in),
        .out(out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    int_ap_ready_i_2
       (.I0(int_ap_ready_i_4_n_0),
        .I1(\mOutPtr_reg[4]_0 ),
        .I2(\mOutPtr_reg[4]_1 ),
        .I3(src1_cols_V_c_full_n),
        .I4(\mOutPtr_reg[4]_2 ),
        .I5(\mOutPtr_reg[4]_3 ),
        .O(internal_full_n_reg_0));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    int_ap_ready_i_4
       (.I0(canny_edges_cols_V_c_full_n),
        .I1(low_threshold_c_full_n),
        .I2(suppressed_cols_V_c_full_n),
        .I3(canny_edges_rows_V_c_full_n),
        .I4(suppressed_rows_V_c_full_n),
        .O(int_ap_ready_i_4_n_0));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__14
       (.I0(ap_rst_n),
        .I1(canny_edges_cols_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(canny_edges_cols_V_c_empty_n),
        .I4(CvtColor_1_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__11
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[4]),
        .I4(mOutPtr_reg__0[2]),
        .O(internal_empty_n));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__25
       (.I0(internal_full_n_reg_0),
        .I1(src_rows_V_c_full_n),
        .O(internal_full_n_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hB)) 
    internal_empty_n_i_2__26
       (.I0(internal_full_n_reg_0),
        .I1(src_cols_V_c_full_n),
        .O(internal_full_n_reg_2));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__14_n_0),
        .Q(canny_edges_cols_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__14
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_1_U0_p_src_cols_V_read),
        .I3(canny_edges_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(canny_edges_cols_V_c_full_n),
        .O(internal_full_n_i_1__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__12
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[4]),
        .I4(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__14_n_0),
        .Q(canny_edges_cols_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__14 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__37 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out_0),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__10 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out_0),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__0 
       (.I0(internal_full_n_reg_0),
        .I1(src_bw_rows_V_c_full_n),
        .O(internal_full_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \mOutPtr[2]_i_2__1 
       (.I0(internal_full_n_reg_0),
        .I1(src_bw_cols_V_c_full_n),
        .O(internal_full_n_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__12 
       (.I0(mOutPtr110_out_0),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[4]_i_1__1 
       (.I0(internal_full_n_reg_0),
        .I1(canny_edges_rows_V_c_full_n),
        .I2(canny_edges_cols_V_c_empty_n),
        .I3(CvtColor_1_U0_ap_start),
        .I4(Q),
        .I5(canny_edges_rows_V_c_empty_n),
        .O(E));
  LUT6 #(
    .INIT(64'hB444444444444444)) 
    \mOutPtr[4]_i_1__2 
       (.I0(internal_full_n_reg_0),
        .I1(canny_edges_cols_V_c_full_n),
        .I2(canny_edges_rows_V_c_empty_n),
        .I3(CvtColor_1_U0_ap_start),
        .I4(Q),
        .I5(canny_edges_cols_V_c_empty_n),
        .O(\mOutPtr[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__0 
       (.I0(mOutPtr_reg__0[1]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr110_out_0),
        .I3(mOutPtr_reg__0[2]),
        .I4(mOutPtr_reg__0[4]),
        .I5(mOutPtr_reg__0[3]),
        .O(\mOutPtr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[4]_i_3__1 
       (.I0(canny_edges_cols_V_c_empty_n),
        .I1(CvtColor_1_U0_ap_start),
        .I2(Q),
        .I3(canny_edges_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(canny_edges_rows_V_c_full_n),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h8000000080008000)) 
    \mOutPtr[4]_i_3__2 
       (.I0(canny_edges_rows_V_c_empty_n),
        .I1(CvtColor_1_U0_ap_start),
        .I2(Q),
        .I3(canny_edges_cols_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(canny_edges_cols_V_c_full_n),
        .O(mOutPtr110_out_0));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[0]_i_1__14_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[1]_i_1__37_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[2]_i_1__10_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[3]_i_1__12_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__2_n_0 ),
        .D(\mOutPtr[4]_i_2__0_n_0 ),
        .Q(mOutPtr_reg__0[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d9_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d9_A_0
   (canny_edges_rows_V_c_full_n,
    canny_edges_rows_V_c_empty_n,
    out,
    ap_clk,
    ap_rst_n,
    CvtColor_1_U0_p_src_cols_V_read,
    internal_full_n_reg_0,
    mOutPtr110_out,
    in,
    SS,
    E);
  output canny_edges_rows_V_c_full_n;
  output canny_edges_rows_V_c_empty_n;
  output [31:0]out;
  input ap_clk;
  input ap_rst_n;
  input CvtColor_1_U0_p_src_cols_V_read;
  input internal_full_n_reg_0;
  input mOutPtr110_out;
  input [31:0]in;
  input [0:0]SS;
  input [0:0]E;

  wire CvtColor_1_U0_p_src_cols_V_read;
  wire [0:0]E;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire canny_edges_rows_V_c_empty_n;
  wire canny_edges_rows_V_c_full_n;
  wire [31:0]in;
  wire internal_empty_n;
  wire internal_empty_n_i_1__13_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__13_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__13_n_0 ;
  wire \mOutPtr[1]_i_1__36_n_0 ;
  wire \mOutPtr[2]_i_1__9_n_0 ;
  wire \mOutPtr[3]_i_1__11_n_0 ;
  wire \mOutPtr[4]_i_2_n_0 ;
  wire [4:0]mOutPtr_reg__0;
  wire [31:0]out;

  cv_ov5640_canny_edge_0_0_fifo_w32_d9_A_shiftReg U_fifo_w32_d9_A_ram
       (.Q(mOutPtr_reg__0),
        .ap_clk(ap_clk),
        .in(in),
        .out(out),
        .\rows_reg_233_reg[0] (canny_edges_rows_V_c_full_n),
        .\rows_reg_233_reg[0]_0 (internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__13
       (.I0(ap_rst_n),
        .I1(canny_edges_rows_V_c_full_n),
        .I2(internal_full_n_reg_0),
        .I3(canny_edges_rows_V_c_empty_n),
        .I4(CvtColor_1_U0_p_src_cols_V_read),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__10
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[4]),
        .I4(mOutPtr_reg__0[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__13_n_0),
        .Q(canny_edges_rows_V_c_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__13
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_1_U0_p_src_cols_V_read),
        .I3(canny_edges_rows_V_c_empty_n),
        .I4(internal_full_n_reg_0),
        .I5(canny_edges_rows_V_c_full_n),
        .O(internal_full_n_i_1__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__11
       (.I0(mOutPtr_reg__0[3]),
        .I1(mOutPtr_reg__0[1]),
        .I2(mOutPtr_reg__0[0]),
        .I3(mOutPtr_reg__0[4]),
        .I4(mOutPtr_reg__0[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__13_n_0),
        .Q(canny_edges_rows_V_c_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__13 
       (.I0(mOutPtr_reg__0[0]),
        .O(\mOutPtr[0]_i_1__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__36 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[1]),
        .O(\mOutPtr[1]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__9 
       (.I0(mOutPtr_reg__0[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg__0[2]),
        .I3(mOutPtr_reg__0[1]),
        .O(\mOutPtr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__11 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr_reg__0[1]),
        .I3(mOutPtr_reg__0[3]),
        .I4(mOutPtr_reg__0[2]),
        .O(\mOutPtr[3]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2 
       (.I0(mOutPtr_reg__0[1]),
        .I1(mOutPtr_reg__0[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg__0[2]),
        .I4(mOutPtr_reg__0[4]),
        .I5(mOutPtr_reg__0[3]),
        .O(\mOutPtr[4]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[0]_i_1__13_n_0 ),
        .Q(mOutPtr_reg__0[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[1]_i_1__36_n_0 ),
        .Q(mOutPtr_reg__0[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[2]_i_1__9_n_0 ),
        .Q(mOutPtr_reg__0[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[3]_i_1__11_n_0 ),
        .Q(mOutPtr_reg__0[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\mOutPtr[4]_i_2_n_0 ),
        .Q(mOutPtr_reg__0[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d9_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d9_A_shiftReg
   (out,
    \rows_reg_233_reg[0] ,
    \rows_reg_233_reg[0]_0 ,
    Q,
    in,
    ap_clk);
  output [31:0]out;
  input \rows_reg_233_reg[0] ;
  input \rows_reg_233_reg[0]_0 ;
  input [4:0]Q;
  input [31:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[8][0]_srl9_i_4_n_0 ;
  wire ap_clk;
  wire [31:0]in;
  wire [31:0]out;
  wire \rows_reg_233_reg[0] ;
  wire \rows_reg_233_reg[0]_0 ;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][0]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][0]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_1 
       (.I0(\rows_reg_233_reg[0] ),
        .I1(\rows_reg_233_reg[0]_0 ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_2 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_3 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_4 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][10]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][10]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][11]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][11]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][12]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][12]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][13]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][13]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][14]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][14]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][15]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][15]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][16]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][16]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][17]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][17]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][18]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][18]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][19]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][19]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][1]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][1]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][20]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][20]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][21]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][21]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][22]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][22]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][23]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][23]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][24]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][24]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][25]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][25]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][26]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][26]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][27]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][27]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][28]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][28]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][29]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][29]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][2]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][2]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][30]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][30]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][31]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][31]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][3]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][3]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][4]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][4]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][5]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][5]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][6]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][6]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][7]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][7]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][8]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][8]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_rows_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][9]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][9]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w32_d9_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w32_d9_A_shiftReg_57
   (out,
    Q,
    canny_edges_cols_V_c_full_n,
    \cols_reg_228_reg[0] ,
    in,
    ap_clk);
  output [31:0]out;
  input [4:0]Q;
  input canny_edges_cols_V_c_full_n;
  input \cols_reg_228_reg[0] ;
  input [31:0]in;
  input ap_clk;

  wire [4:0]Q;
  wire \SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ;
  wire ap_clk;
  wire canny_edges_cols_V_c_full_n;
  wire \cols_reg_228_reg[0] ;
  wire [31:0]in;
  wire [31:0]out;
  wire [3:0]shiftReg_addr;
  wire shiftReg_ce;

  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][0]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][0]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_1__0 
       (.I0(canny_edges_cols_V_c_full_n),
        .I1(\cols_reg_228_reg[0] ),
        .O(shiftReg_ce));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_2__0 
       (.I0(Q[0]),
        .I1(Q[4]),
        .O(shiftReg_addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_3__0 
       (.I0(Q[1]),
        .I1(Q[4]),
        .O(shiftReg_addr[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_4__0 
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[8][0]_srl9_i_5__0 
       (.I0(Q[3]),
        .I1(Q[4]),
        .O(shiftReg_addr[3]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][10]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][10]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][11]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][11]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][12]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][12]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][13]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][13]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][14]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][14]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][15]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][15]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][16]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][16]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][17]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][17]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][18]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][18]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][19]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][19]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][1]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][1]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][20]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][20]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][21]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][21]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][22]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][22]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][23]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][23]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][24]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][24]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][25]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][25]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][26]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][26]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][27]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][27]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][28]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][28]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][29]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][29]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][2]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][2]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][30]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][30]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][31]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][31]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][3]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][3]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][4]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][4]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][5]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][5]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][6]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][6]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][7]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][7]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][8]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][8]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8] " *) 
  (* srl_name = "inst/\canny_edges_cols_V_c_U/U_fifo_w32_d9_A_ram/SRL_SIG_reg[8][9]_srl9 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[8][9]_srl9 
       (.A0(shiftReg_addr[0]),
        .A1(shiftReg_addr[1]),
        .A2(\SRL_SIG_reg[8][0]_srl9_i_4__0_n_0 ),
        .A3(shiftReg_addr[3]),
        .CE(shiftReg_ce),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A
   (canny_edges_data_str_full_n,
    canny_edges_data_str_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    \SRL_SIG_reg[1][0]_2 ,
    or_cond7_i_reg_954_pp0_iter2_reg,
    \SRL_SIG_reg[1][0]_3 ,
    shiftReg_ce,
    \SRL_SIG_reg[0]_1 ,
    shiftReg_ce_2,
    \SRL_SIG_reg[0]_3 ,
    shiftReg_ce_4,
    \SRL_SIG_reg[0]_5 ,
    SS);
  output canny_edges_data_str_full_n;
  output canny_edges_data_str_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][0]_1 ;
  input ap_clk;
  input \SRL_SIG_reg[0][7] ;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input \SRL_SIG_reg[1][0]_2 ;
  input or_cond7_i_reg_954_pp0_iter2_reg;
  input \SRL_SIG_reg[1][0]_3 ;
  input shiftReg_ce;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input shiftReg_ce_2;
  input [0:0]\SRL_SIG_reg[0]_3 ;
  input shiftReg_ce_4;
  input [0:0]\SRL_SIG_reg[0]_5 ;
  input [0:0]SS;

  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire [0:0]\SRL_SIG_reg[0]_3 ;
  wire [0:0]\SRL_SIG_reg[0]_5 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg[1][0]_3 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire canny_edges_data_str_empty_n;
  wire canny_edges_data_str_full_n;
  wire internal_empty_n_i_1__29_n_0;
  wire internal_full_n_i_1__29_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__29_n_0 ;
  wire \mOutPtr[1]_i_1__15_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire or_cond7_i_reg_954_pp0_iter2_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_2;
  wire shiftReg_ce_4;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_56 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[0][7]_2 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][7]_3 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0]_1 (\SRL_SIG_reg[0]_1 ),
        .\SRL_SIG_reg[0]_3 (\SRL_SIG_reg[0]_3 ),
        .\SRL_SIG_reg[0]_5 (\SRL_SIG_reg[0]_5 ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (\SRL_SIG_reg[1][0]_1 ),
        .\SRL_SIG_reg[1][0]_3 (\SRL_SIG_reg[1][0]_2 ),
        .\SRL_SIG_reg[1][0]_4 (\SRL_SIG_reg[1][0]_3 ),
        .ap_clk(ap_clk),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .or_cond7_i_reg_954_pp0_iter2_reg(or_cond7_i_reg_954_pp0_iter2_reg),
        .shiftReg_ce(shiftReg_ce),
        .shiftReg_ce_2(shiftReg_ce_2),
        .shiftReg_ce_4(shiftReg_ce_4));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__29
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(canny_edges_data_str_empty_n),
        .I3(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__29_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__29_n_0),
        .Q(canny_edges_data_str_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__29
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(canny_edges_data_str_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__29_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__29_n_0),
        .Q(canny_edges_data_str_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__29 
       (.I0(canny_edges_data_str_empty_n),
        .I1(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__29_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__15 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I3(canny_edges_data_str_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__29_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__15_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_1
   (dst_data_stream_0_V_full_n,
    dst_data_stream_0_V_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    AXI_video_strm_V_data_V_1_load_A,
    AXI_video_strm_V_data_V_1_payload_A,
    AXI_video_strm_V_data_V_1_load_B,
    AXI_video_strm_V_data_V_1_payload_B,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    shiftReg_ce,
    SS);
  output dst_data_stream_0_V_full_n;
  output dst_data_stream_0_V_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][0]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][7] ;
  input AXI_video_strm_V_data_V_1_load_A;
  input [0:0]AXI_video_strm_V_data_V_1_payload_A;
  input AXI_video_strm_V_data_V_1_load_B;
  input [0:0]AXI_video_strm_V_data_V_1_payload_B;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input shiftReg_ce;
  input [0:0]SS;

  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_B;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_data_stream_0_V_empty_n;
  wire dst_data_stream_0_V_full_n;
  wire internal_empty_n_i_1__30_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__30_n_0;
  wire \mOutPtr[0]_i_1__30_n_0 ;
  wire \mOutPtr[1]_i_1__16_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_54 U_fifo_w8_d2_A_ram
       (.AXI_video_strm_V_data_V_1_load_A(AXI_video_strm_V_data_V_1_load_A),
        .AXI_video_strm_V_data_V_1_load_B(AXI_video_strm_V_data_V_1_load_B),
        .AXI_video_strm_V_data_V_1_payload_A(AXI_video_strm_V_data_V_1_payload_A),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[7] (\mOutPtr_reg_n_0_[0] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 (\mOutPtr_reg_n_0_[1] ),
        .AXI_video_strm_V_data_V_1_payload_B(AXI_video_strm_V_data_V_1_payload_B),
        .CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (dst_data_stream_0_V_full_n),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__30
       (.I0(ap_rst_n),
        .I1(dst_data_stream_0_V_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__30_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__30_n_0),
        .Q(dst_data_stream_0_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__30
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I4(dst_data_stream_0_V_full_n),
        .I5(dst_data_stream_0_V_empty_n),
        .O(internal_full_n_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__20
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__30_n_0),
        .Q(dst_data_stream_0_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__30 
       (.I0(dst_data_stream_0_V_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(dst_data_stream_0_V_full_n),
        .I3(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__30_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__16 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I2(dst_data_stream_0_V_full_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(dst_data_stream_0_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__16_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__30_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__16_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_10
   (\mOutPtr_reg[0]_0 ,
    src1_data_stream_0_s_full_n,
    src1_data_stream_0_s_empty_n,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    DIADI,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ram_reg,
    ram_reg_0,
    DOBDO,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    E,
    D);
  output \mOutPtr_reg[0]_0 ;
  output src1_data_stream_0_s_full_n;
  output src1_data_stream_0_s_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]DIADI;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input ram_reg;
  input [7:0]ram_reg_0;
  input [7:0]DOBDO;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]E;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__23_n_0;
  wire internal_full_n_i_1__23_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__9_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire src1_data_stream_0_s_empty_n;
  wire src1_data_stream_0_s_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_37 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .E(E),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .ram_reg(\mOutPtr_reg[0]_0 ),
        .ram_reg_0(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_1(ram_reg),
        .ram_reg_2(ram_reg_0));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__23
       (.I0(src1_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__23_n_0),
        .Q(src1_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__23
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(src1_data_stream_0_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__23_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__23_n_0),
        .Q(src1_data_stream_0_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__9 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__9_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__9_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_13
   (\mOutPtr_reg[0]_0 ,
    src2_data_stream_0_s_full_n,
    src2_data_stream_0_s_empty_n,
    \SRL_SIG_reg[1][7] ,
    \SRL_SIG_reg[1][7]_0 ,
    DIADI,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    ram_reg,
    ram_reg_0,
    DOBDO,
    mOutPtr110_out,
    \mOutPtr_reg[1]_0 ,
    ap_rst_n,
    \SRL_SIG_reg[0][7] ,
    D);
  output \mOutPtr_reg[0]_0 ;
  output src2_data_stream_0_s_full_n;
  output src2_data_stream_0_s_empty_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]DIADI;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input ram_reg;
  input [7:0]ram_reg_0;
  input [7:0]DOBDO;
  input mOutPtr110_out;
  input \mOutPtr_reg[1]_0 ;
  input ap_rst_n;
  input [0:0]\SRL_SIG_reg[0][7] ;
  input [7:0]D;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]\SRL_SIG_reg[0][7] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__24_n_0;
  wire internal_full_n_i_1__24_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[1]_i_1__10_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire ram_reg;
  wire [7:0]ram_reg_0;
  wire src2_data_stream_0_s_empty_n;
  wire src2_data_stream_0_s_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_34 U_fifo_w8_d2_A_ram
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(DOBDO),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .\SRL_SIG_reg[1][7]_1 (\SRL_SIG_reg[1][7]_0 ),
        .ap_clk(ap_clk),
        .ram_reg(\mOutPtr_reg[0]_0 ),
        .ram_reg_0(\mOutPtr_reg_n_0_[1] ),
        .ram_reg_1(ram_reg),
        .ram_reg_2(ram_reg_0));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__24
       (.I0(src2_data_stream_0_s_empty_n),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__24_n_0),
        .Q(src2_data_stream_0_s_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__24
       (.I0(\mOutPtr_reg[1]_0 ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(src2_data_stream_0_s_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__24_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__24_n_0),
        .Q(src2_data_stream_0_s_full_n),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9B64)) 
    \mOutPtr[1]_i_1__10 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr110_out),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__10_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__10_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_15
   (src_bw_data_stream_0_full_n,
    src_bw_data_stream_0_empty_n,
    D,
    ap_clk,
    internal_full_n_reg_0,
    ap_rst_n,
    mOutPtr110_out,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    SS,
    E,
    \SRL_SIG_reg[0][7] );
  output src_bw_data_stream_0_full_n;
  output src_bw_data_stream_0_empty_n;
  output [7:0]D;
  input ap_clk;
  input internal_full_n_reg_0;
  input ap_rst_n;
  input mOutPtr110_out;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]\mOutPtr_reg[0]_1 ;
  input [0:0]SS;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7] ;

  wire [7:0]D;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__22_n_0;
  wire internal_full_n_i_1__22_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__22_n_0 ;
  wire \mOutPtr[1]_i_1__8_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire [0:0]\mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_bw_data_stream_0_empty_n;
  wire src_bw_data_stream_0_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_32 U_fifo_w8_d2_A_ram
       (.D(D),
        .E(E),
        .\SRL_SIG_reg[0][0]_0 (\mOutPtr_reg_n_0_[0] ),
        .\SRL_SIG_reg[0][0]_1 (\mOutPtr_reg_n_0_[1] ),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0][7] ),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA2A2A2A2A2A222A2)) 
    internal_empty_n_i_1__22
       (.I0(ap_rst_n),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(src_bw_data_stream_0_empty_n),
        .I3(\mOutPtr_reg[0]_1 ),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__22_n_0),
        .Q(src_bw_data_stream_0_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__22
       (.I0(internal_full_n_reg_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(src_bw_data_stream_0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__22_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__22_n_0),
        .Q(src_bw_data_stream_0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \mOutPtr[0]_i_1__22 
       (.I0(src_bw_data_stream_0_empty_n),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT5 #(
    .INIT(32'hBDDD4222)) 
    \mOutPtr[1]_i_1__8 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(\mOutPtr_reg[0]_1 ),
        .I3(src_bw_data_stream_0_empty_n),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__22_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__8_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_18
   (src_data_stream_0_V_empty_n,
    src_data_stream_0_V_full_n,
    B,
    CvtColor_U0_p_src_data_stream_1_V_read,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_clk,
    if_din,
    ap_rst_n);
  output src_data_stream_0_V_empty_n;
  output src_data_stream_0_V_full_n;
  output [7:0]B;
  input CvtColor_U0_p_src_data_stream_1_V_read;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire [7:0]B;
  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire \SRL_SIG_reg[1][0] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__17_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__17_n_0;
  wire \mOutPtr[0]_i_1__17_n_0 ;
  wire \mOutPtr[1]_i_1__3_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_data_stream_0_V_empty_n;
  wire src_data_stream_0_V_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_29 U_fifo_w8_d2_A_ram
       (.B(B),
        .\SRL_SIG_reg[1][0]_0 (src_data_stream_0_V_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .r_V_i_i_reg_386_reg(\mOutPtr_reg_n_0_[0] ),
        .r_V_i_i_reg_386_reg_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__17
       (.I0(ap_rst_n),
        .I1(src_data_stream_0_V_full_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(src_data_stream_0_V_empty_n),
        .I4(CvtColor_U0_p_src_data_stream_1_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__17_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__17_n_0),
        .Q(src_data_stream_0_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__17
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_data_stream_1_V_read),
        .I3(src_data_stream_0_V_empty_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(src_data_stream_0_V_full_n),
        .O(internal_full_n_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__15
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__17_n_0),
        .Q(src_data_stream_0_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__17 
       (.I0(src_data_stream_0_V_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_1_V_read),
        .I2(src_data_stream_0_V_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__17_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__3 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(src_data_stream_0_V_full_n),
        .I3(CvtColor_U0_p_src_data_stream_1_V_read),
        .I4(src_data_stream_0_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_19
   (src_data_stream_1_V_empty_n,
    src_data_stream_1_V_full_n,
    \SRL_SIG_reg[1][7] ,
    CvtColor_U0_p_src_data_stream_1_V_read,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_clk,
    if_din,
    ap_rst_n);
  output src_data_stream_1_V_empty_n;
  output src_data_stream_1_V_full_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input CvtColor_U0_p_src_data_stream_1_V_read;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire \SRL_SIG_reg[1][0] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__18_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__18_n_0;
  wire \mOutPtr[0]_i_1__18_n_0 ;
  wire \mOutPtr[1]_i_1__4_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_data_stream_1_V_empty_n;
  wire src_data_stream_1_V_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_28 U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[1][0]_0 (src_data_stream_1_V_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .p(\mOutPtr_reg_n_0_[0] ),
        .p_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__18
       (.I0(ap_rst_n),
        .I1(src_data_stream_1_V_full_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(src_data_stream_1_V_empty_n),
        .I4(CvtColor_U0_p_src_data_stream_1_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__18_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__18_n_0),
        .Q(src_data_stream_1_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__18
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_data_stream_1_V_read),
        .I3(src_data_stream_1_V_empty_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(src_data_stream_1_V_full_n),
        .O(internal_full_n_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__16
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__18_n_0),
        .Q(src_data_stream_1_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__18 
       (.I0(src_data_stream_1_V_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_1_V_read),
        .I2(src_data_stream_1_V_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__18_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(src_data_stream_1_V_full_n),
        .I3(CvtColor_U0_p_src_data_stream_1_V_read),
        .I4(src_data_stream_1_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_2
   (dst_data_stream_1_V_full_n,
    dst_data_stream_1_V_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    AXI_video_strm_V_data_V_1_load_A,
    AXI_video_strm_V_data_V_1_payload_A,
    AXI_video_strm_V_data_V_1_load_B,
    AXI_video_strm_V_data_V_1_payload_B,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    shiftReg_ce,
    SS);
  output dst_data_stream_1_V_full_n;
  output dst_data_stream_1_V_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][0]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][7] ;
  input AXI_video_strm_V_data_V_1_load_A;
  input [0:0]AXI_video_strm_V_data_V_1_payload_A;
  input AXI_video_strm_V_data_V_1_load_B;
  input [0:0]AXI_video_strm_V_data_V_1_payload_B;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input shiftReg_ce;
  input [0:0]SS;

  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_B;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_data_stream_1_V_empty_n;
  wire dst_data_stream_1_V_full_n;
  wire internal_empty_n_i_1__31_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__31_n_0;
  wire \mOutPtr[0]_i_1__31_n_0 ;
  wire \mOutPtr[1]_i_1__17_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_53 U_fifo_w8_d2_A_ram
       (.AXI_video_strm_V_data_V_1_load_A(AXI_video_strm_V_data_V_1_load_A),
        .AXI_video_strm_V_data_V_1_load_B(AXI_video_strm_V_data_V_1_load_B),
        .AXI_video_strm_V_data_V_1_payload_A(AXI_video_strm_V_data_V_1_payload_A),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[15] (\mOutPtr_reg_n_0_[0] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 (\mOutPtr_reg_n_0_[1] ),
        .AXI_video_strm_V_data_V_1_payload_B(AXI_video_strm_V_data_V_1_payload_B),
        .CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (dst_data_stream_1_V_full_n),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__31
       (.I0(ap_rst_n),
        .I1(dst_data_stream_1_V_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__31_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__31_n_0),
        .Q(dst_data_stream_1_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__31
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I4(dst_data_stream_1_V_full_n),
        .I5(dst_data_stream_1_V_empty_n),
        .O(internal_full_n_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__21
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__31_n_0),
        .Q(dst_data_stream_1_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__31 
       (.I0(dst_data_stream_1_V_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(dst_data_stream_1_V_full_n),
        .I3(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__31_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__17 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I2(dst_data_stream_1_V_full_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(dst_data_stream_1_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__17_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__31_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__17_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_20
   (src_data_stream_2_V_empty_n,
    src_data_stream_2_V_full_n,
    \SRL_SIG_reg[1][7] ,
    CvtColor_U0_p_src_data_stream_1_V_read,
    \SRL_SIG_reg[1][0] ,
    SS,
    ap_clk,
    if_din,
    ap_rst_n);
  output src_data_stream_2_V_empty_n;
  output src_data_stream_2_V_full_n;
  output [7:0]\SRL_SIG_reg[1][7] ;
  input CvtColor_U0_p_src_data_stream_1_V_read;
  input \SRL_SIG_reg[1][0] ;
  input [0:0]SS;
  input ap_clk;
  input [7:0]if_din;
  input ap_rst_n;

  wire CvtColor_U0_p_src_data_stream_1_V_read;
  wire \SRL_SIG_reg[1][0] ;
  wire [7:0]\SRL_SIG_reg[1][7] ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [7:0]if_din;
  wire internal_empty_n_i_1__19_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__19_n_0;
  wire \mOutPtr[0]_i_1__19_n_0 ;
  wire \mOutPtr[1]_i_1__5_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_data_stream_2_V_empty_n;
  wire src_data_stream_2_V_full_n;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg U_fifo_w8_d2_A_ram
       (.\SRL_SIG_reg[1][0]_0 (src_data_stream_2_V_full_n),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][7]_0 (\SRL_SIG_reg[1][7] ),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .p(\mOutPtr_reg_n_0_[0] ),
        .p_0(\mOutPtr_reg_n_0_[1] ));
  LUT6 #(
    .INIT(64'h0808AA08AA08AA08)) 
    internal_empty_n_i_1__19
       (.I0(ap_rst_n),
        .I1(src_data_stream_2_V_full_n),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(src_data_stream_2_V_empty_n),
        .I4(CvtColor_U0_p_src_data_stream_1_V_read),
        .I5(internal_full_n),
        .O(internal_empty_n_i_1__19_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__19_n_0),
        .Q(src_data_stream_2_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF777F333F333)) 
    internal_full_n_i_1__19
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(CvtColor_U0_p_src_data_stream_1_V_read),
        .I3(src_data_stream_2_V_empty_n),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(src_data_stream_2_V_full_n),
        .O(internal_full_n_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__17
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__19_n_0),
        .Q(src_data_stream_2_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h77878878)) 
    \mOutPtr[0]_i_1__19 
       (.I0(src_data_stream_2_V_empty_n),
        .I1(CvtColor_U0_p_src_data_stream_1_V_read),
        .I2(src_data_stream_2_V_full_n),
        .I3(\SRL_SIG_reg[1][0] ),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__19_n_0 ));
  LUT6 #(
    .INIT(64'hBADFDFDF45202020)) 
    \mOutPtr[1]_i_1__5 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(src_data_stream_2_V_full_n),
        .I3(CvtColor_U0_p_src_data_stream_1_V_read),
        .I4(src_data_stream_2_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__19_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__5_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_3
   (dst_data_stream_2_V_full_n,
    dst_data_stream_2_V_empty_n,
    \SRL_SIG_reg[0]_0 ,
    \SRL_SIG_reg[1][0] ,
    \SRL_SIG_reg[1][0]_0 ,
    ap_clk,
    \SRL_SIG_reg[0][7] ,
    AXI_video_strm_V_data_V_1_load_A,
    AXI_video_strm_V_data_V_1_payload_A,
    AXI_video_strm_V_data_V_1_load_B,
    AXI_video_strm_V_data_V_1_payload_B,
    ap_rst_n,
    Mat2AXIvideo_U0_img_data_stream_2_V_read,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    shiftReg_ce,
    SS);
  output dst_data_stream_2_V_full_n;
  output dst_data_stream_2_V_empty_n;
  output [0:0]\SRL_SIG_reg[0]_0 ;
  output \SRL_SIG_reg[1][0] ;
  output \SRL_SIG_reg[1][0]_0 ;
  input ap_clk;
  input \SRL_SIG_reg[0][7] ;
  input AXI_video_strm_V_data_V_1_load_A;
  input [0:0]AXI_video_strm_V_data_V_1_payload_A;
  input AXI_video_strm_V_data_V_1_load_B;
  input [0:0]AXI_video_strm_V_data_V_1_payload_B;
  input ap_rst_n;
  input Mat2AXIvideo_U0_img_data_stream_2_V_read;
  input CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input shiftReg_ce;
  input [0:0]SS;

  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_A;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_B;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire Mat2AXIvideo_U0_img_data_stream_2_V_read;
  wire \SRL_SIG_reg[0][7] ;
  wire [0:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0] ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_data_stream_2_V_empty_n;
  wire dst_data_stream_2_V_full_n;
  wire internal_empty_n_i_1__32_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__32_n_0;
  wire \mOutPtr[0]_i_1__32_n_0 ;
  wire \mOutPtr[1]_i_1__18_n_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire shiftReg_ce;

  cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_52 U_fifo_w8_d2_A_ram
       (.AXI_video_strm_V_data_V_1_load_A(AXI_video_strm_V_data_V_1_load_A),
        .AXI_video_strm_V_data_V_1_load_B(AXI_video_strm_V_data_V_1_load_B),
        .AXI_video_strm_V_data_V_1_payload_A(AXI_video_strm_V_data_V_1_payload_A),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[23] (\mOutPtr_reg_n_0_[0] ),
        .\AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 (\mOutPtr_reg_n_0_[1] ),
        .AXI_video_strm_V_data_V_1_payload_B(AXI_video_strm_V_data_V_1_payload_B),
        .CvtColor_1_U0_p_dst_data_stream_2_V_write(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .\SRL_SIG_reg[0][7]_0 (\SRL_SIG_reg[0]_0 ),
        .\SRL_SIG_reg[0][7]_1 (\SRL_SIG_reg[0][7] ),
        .\SRL_SIG_reg[1][0]_0 (\SRL_SIG_reg[1][0] ),
        .\SRL_SIG_reg[1][0]_1 (\SRL_SIG_reg[1][0]_0 ),
        .\SRL_SIG_reg[1][0]_2 (dst_data_stream_2_V_full_n),
        .ap_clk(ap_clk));
  LUT6 #(
    .INIT(64'hA8A8A8A8A8A8A0A8)) 
    internal_empty_n_i_1__32
       (.I0(ap_rst_n),
        .I1(dst_data_stream_2_V_empty_n),
        .I2(shiftReg_ce),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__32_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__32_n_0),
        .Q(dst_data_stream_2_V_empty_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FFF3F377FF3333)) 
    internal_full_n_i_1__32
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I3(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I4(dst_data_stream_2_V_full_n),
        .I5(dst_data_stream_2_V_empty_n),
        .O(internal_full_n_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_2__22
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__32_n_0),
        .Q(dst_data_stream_2_V_full_n),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1__32 
       (.I0(dst_data_stream_2_V_empty_n),
        .I1(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I2(dst_data_stream_2_V_full_n),
        .I3(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I4(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1__32_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1__18 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I2(dst_data_stream_2_V_full_n),
        .I3(Mat2AXIvideo_U0_img_data_stream_2_V_read),
        .I4(dst_data_stream_2_V_empty_n),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1__18_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__32_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__18_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    p,
    p_0,
    if_din,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input p;
  input p_0;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire p;
  wire p_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_1__1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7__0
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8__0
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_28
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    p,
    p_0,
    if_din,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input p;
  input p_0;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire p;
  wire p_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_1__2
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    p_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(p),
        .I3(p_0),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_29
   (B,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    r_V_i_i_reg_386_reg,
    r_V_i_i_reg_386_reg_0,
    if_din,
    ap_clk);
  output [7:0]B;
  input \SRL_SIG_reg[1][0]_0 ;
  input \SRL_SIG_reg[1][0]_1 ;
  input r_V_i_i_reg_386_reg;
  input r_V_i_i_reg_386_reg_0;
  input [7:0]if_din;
  input ap_clk;

  wire [7:0]B;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [7:0]if_din;
  wire r_V_i_i_reg_386_reg;
  wire r_V_i_i_reg_386_reg_0;
  wire shiftReg_ce;

  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1][0]_0 ),
        .I1(\SRL_SIG_reg[1][0]_1 ),
        .O(shiftReg_ce));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(shiftReg_ce),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_386_reg_i_10
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(r_V_i_i_reg_386_reg),
        .I3(r_V_i_i_reg_386_reg_0),
        .O(B[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_386_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(r_V_i_i_reg_386_reg),
        .I3(r_V_i_i_reg_386_reg_0),
        .O(B[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_386_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(r_V_i_i_reg_386_reg),
        .I3(r_V_i_i_reg_386_reg_0),
        .O(B[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_386_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(r_V_i_i_reg_386_reg),
        .I3(r_V_i_i_reg_386_reg_0),
        .O(B[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_386_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(r_V_i_i_reg_386_reg),
        .I3(r_V_i_i_reg_386_reg_0),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_386_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(r_V_i_i_reg_386_reg),
        .I3(r_V_i_i_reg_386_reg_0),
        .O(B[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_386_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(r_V_i_i_reg_386_reg),
        .I3(r_V_i_i_reg_386_reg_0),
        .O(B[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    r_V_i_i_reg_386_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(r_V_i_i_reg_386_reg),
        .I3(r_V_i_i_reg_386_reg_0),
        .O(B[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_32
   (D,
    \SRL_SIG_reg[0][0]_0 ,
    \SRL_SIG_reg[0][0]_1 ,
    E,
    \SRL_SIG_reg[0][7]_0 ,
    ap_clk);
  output [7:0]D;
  input \SRL_SIG_reg[0][0]_0 ;
  input \SRL_SIG_reg[0][0]_1 ;
  input [0:0]E;
  input [7:0]\SRL_SIG_reg[0][7]_0 ;
  input ap_clk;

  wire [7:0]D;
  wire [0:0]E;
  wire \SRL_SIG_reg[0][0]_0 ;
  wire \SRL_SIG_reg[0][0]_1 ;
  wire [7:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_2__0 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\SRL_SIG_reg[0][0]_0 ),
        .I3(\SRL_SIG_reg[0][0]_1 ),
        .O(D[7]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0][7]_0 [7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_34
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    DIADI,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    DOBDO,
    \SRL_SIG_reg[0][7]_0 ,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_1 ;
  output [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]DOBDO;
  input [0:0]\SRL_SIG_reg[0][7]_0 ;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]\SRL_SIG_reg[0][7]_0 ;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(\SRL_SIG_reg[0][7]_0 ),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_10__4
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_1__4
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_2__3
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_2__4
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[7]),
        .O(\SRL_SIG_reg[1][7]_1 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_3__1
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_3__2
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[6]),
        .O(\SRL_SIG_reg[1][7]_1 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_3__6
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_4__1
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_4__2
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[5]),
        .O(\SRL_SIG_reg[1][7]_1 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_4__6
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_5__1
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_5__2
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[4]),
        .O(\SRL_SIG_reg[1][7]_1 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_5__6
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_6__1
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_6__2
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[3]),
        .O(\SRL_SIG_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_6__6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_7__1
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_7__2
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[2]),
        .O(\SRL_SIG_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_7__6
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_8__1
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_8__2
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[1]),
        .O(\SRL_SIG_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_8__6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_9__0
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[0]),
        .O(\SRL_SIG_reg[1][7]_1 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_9__4
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_37
   (\SRL_SIG_reg[1][7]_0 ,
    \SRL_SIG_reg[1][7]_1 ,
    DIADI,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    DOBDO,
    E,
    D,
    ap_clk);
  output [7:0]\SRL_SIG_reg[1][7]_0 ;
  output [7:0]\SRL_SIG_reg[1][7]_1 ;
  output [7:0]DIADI;
  input ram_reg;
  input ram_reg_0;
  input ram_reg_1;
  input [7:0]ram_reg_2;
  input [7:0]DOBDO;
  input [0:0]E;
  input [7:0]D;
  input ap_clk;

  wire [7:0]D;
  wire [7:0]DIADI;
  wire [7:0]DOBDO;
  wire [0:0]E;
  wire [7:0]\SRL_SIG_reg[0]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_0 ;
  wire [7:0]\SRL_SIG_reg[1][7]_1 ;
  wire [7:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [7:0]ram_reg_2;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_10__3
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_1__1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[7]),
        .O(\SRL_SIG_reg[1][7]_0 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_2__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[6]),
        .O(\SRL_SIG_reg[1][7]_0 [6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_2__1
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[7]),
        .O(\SRL_SIG_reg[1][7]_1 [7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_3
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[5]),
        .O(\SRL_SIG_reg[1][7]_0 [5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_3__0
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[6]),
        .O(\SRL_SIG_reg[1][7]_1 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_3__5
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[7]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_4
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[4]),
        .O(\SRL_SIG_reg[1][7]_0 [4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_4__0
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[5]),
        .O(\SRL_SIG_reg[1][7]_1 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_4__5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[6]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[3]),
        .O(\SRL_SIG_reg[1][7]_0 [3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_5__0
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[4]),
        .O(\SRL_SIG_reg[1][7]_1 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_5__5
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[5]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_6
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[2]),
        .O(\SRL_SIG_reg[1][7]_0 [2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_6__0
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[3]),
        .O(\SRL_SIG_reg[1][7]_1 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_6__5
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[4]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_7
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[1]),
        .O(\SRL_SIG_reg[1][7]_0 [1]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_7__0
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[2]),
        .O(\SRL_SIG_reg[1][7]_1 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_7__5
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[3]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(ram_reg_2[0]),
        .O(\SRL_SIG_reg[1][7]_0 [0]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_8__0
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[1]),
        .O(\SRL_SIG_reg[1][7]_1 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_8__5
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[2]));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    ram_reg_i_9
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .I4(ram_reg_1),
        .I5(DOBDO[0]),
        .O(\SRL_SIG_reg[1][7]_1 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_i_9__3
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(ram_reg),
        .I3(ram_reg_0),
        .O(DIADI[1]));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_52
   (\SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk,
    \AXI_video_strm_V_data_V_1_payload_A_reg[23] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 ,
    AXI_video_strm_V_data_V_1_load_A,
    AXI_video_strm_V_data_V_1_payload_A,
    AXI_video_strm_V_data_V_1_load_B,
    AXI_video_strm_V_data_V_1_payload_B,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    \SRL_SIG_reg[1][0]_2 );
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][7]_1 ;
  input ap_clk;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[23] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 ;
  input AXI_video_strm_V_data_V_1_load_A;
  input [0:0]AXI_video_strm_V_data_V_1_payload_A;
  input AXI_video_strm_V_data_V_1_load_B;
  input [0:0]AXI_video_strm_V_data_V_1_payload_B;
  input CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input \SRL_SIG_reg[1][0]_2 ;

  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_A;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[23] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 ;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_B;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire \SRL_SIG[1][0]_i_1__2_n_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;

  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \AXI_video_strm_V_data_V_1_payload_A[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 ),
        .I4(AXI_video_strm_V_data_V_1_load_A),
        .I5(AXI_video_strm_V_data_V_1_payload_A),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \AXI_video_strm_V_data_V_1_payload_B[23]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[23] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[23]_0 ),
        .I4(AXI_video_strm_V_data_V_1_load_B),
        .I5(AXI_video_strm_V_data_V_1_payload_B),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__2 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1__2_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_1 ),
        .Q(\SRL_SIG_reg[0][7]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__2_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_53
   (\SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk,
    \AXI_video_strm_V_data_V_1_payload_A_reg[15] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 ,
    AXI_video_strm_V_data_V_1_load_A,
    AXI_video_strm_V_data_V_1_payload_A,
    AXI_video_strm_V_data_V_1_load_B,
    AXI_video_strm_V_data_V_1_payload_B,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    \SRL_SIG_reg[1][0]_2 );
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][7]_1 ;
  input ap_clk;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[15] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 ;
  input AXI_video_strm_V_data_V_1_load_A;
  input [0:0]AXI_video_strm_V_data_V_1_payload_A;
  input AXI_video_strm_V_data_V_1_load_B;
  input [0:0]AXI_video_strm_V_data_V_1_payload_B;
  input CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input \SRL_SIG_reg[1][0]_2 ;

  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_A;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[15] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 ;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_B;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire \SRL_SIG[1][0]_i_1__1_n_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;

  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \AXI_video_strm_V_data_V_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 ),
        .I4(AXI_video_strm_V_data_V_1_load_A),
        .I5(AXI_video_strm_V_data_V_1_payload_A),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \AXI_video_strm_V_data_V_1_payload_B[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[15] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[15]_0 ),
        .I4(AXI_video_strm_V_data_V_1_load_B),
        .I5(AXI_video_strm_V_data_V_1_payload_B),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__1 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1__1_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_1 ),
        .Q(\SRL_SIG_reg[0][7]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__1_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_54
   (\SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk,
    \AXI_video_strm_V_data_V_1_payload_A_reg[7] ,
    \AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ,
    AXI_video_strm_V_data_V_1_load_A,
    AXI_video_strm_V_data_V_1_payload_A,
    AXI_video_strm_V_data_V_1_load_B,
    AXI_video_strm_V_data_V_1_payload_B,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    \SRL_SIG_reg[1][0]_2 );
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][0]_1 ;
  input \SRL_SIG_reg[0][7]_1 ;
  input ap_clk;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[7] ;
  input \AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ;
  input AXI_video_strm_V_data_V_1_load_A;
  input [0:0]AXI_video_strm_V_data_V_1_payload_A;
  input AXI_video_strm_V_data_V_1_load_B;
  input [0:0]AXI_video_strm_V_data_V_1_payload_B;
  input CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input \SRL_SIG_reg[1][0]_2 ;

  wire AXI_video_strm_V_data_V_1_load_A;
  wire AXI_video_strm_V_data_V_1_load_B;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_A;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[7] ;
  wire \AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ;
  wire [0:0]AXI_video_strm_V_data_V_1_payload_B;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire \SRL_SIG[1][0]_i_1__0_n_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;

  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \AXI_video_strm_V_data_V_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ),
        .I4(AXI_video_strm_V_data_V_1_load_A),
        .I5(AXI_video_strm_V_data_V_1_payload_A),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \AXI_video_strm_V_data_V_1_payload_B[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\AXI_video_strm_V_data_V_1_payload_A_reg[7] ),
        .I3(\AXI_video_strm_V_data_V_1_payload_A_reg[7]_0 ),
        .I4(AXI_video_strm_V_data_V_1_load_B),
        .I5(AXI_video_strm_V_data_V_1_payload_B),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT4 #(
    .INIT(16'hBF80)) 
    \SRL_SIG[1][0]_i_1__0 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I2(\SRL_SIG_reg[1][0]_2 ),
        .I3(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1__0_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_1 ),
        .Q(\SRL_SIG_reg[0][7]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1__0_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "fifo_w8_d2_A_shiftReg" *) 
module cv_ov5640_canny_edge_0_0_fifo_w8_d2_A_shiftReg_56
   (\SRL_SIG_reg[0][7]_0 ,
    \SRL_SIG_reg[1][0]_0 ,
    \SRL_SIG_reg[1][0]_1 ,
    \SRL_SIG_reg[1][0]_2 ,
    \SRL_SIG_reg[0][7]_1 ,
    ap_clk,
    canny_edges_data_str_full_n,
    \SRL_SIG_reg[1][0]_3 ,
    or_cond7_i_reg_954_pp0_iter2_reg,
    \SRL_SIG_reg[1][0]_4 ,
    \SRL_SIG_reg[0][7]_2 ,
    \SRL_SIG_reg[0][7]_3 ,
    shiftReg_ce,
    \SRL_SIG_reg[0]_1 ,
    shiftReg_ce_2,
    \SRL_SIG_reg[0]_3 ,
    shiftReg_ce_4,
    \SRL_SIG_reg[0]_5 );
  output \SRL_SIG_reg[0][7]_0 ;
  output \SRL_SIG_reg[1][0]_0 ;
  output \SRL_SIG_reg[1][0]_1 ;
  output \SRL_SIG_reg[1][0]_2 ;
  input \SRL_SIG_reg[0][7]_1 ;
  input ap_clk;
  input canny_edges_data_str_full_n;
  input \SRL_SIG_reg[1][0]_3 ;
  input or_cond7_i_reg_954_pp0_iter2_reg;
  input \SRL_SIG_reg[1][0]_4 ;
  input \SRL_SIG_reg[0][7]_2 ;
  input \SRL_SIG_reg[0][7]_3 ;
  input shiftReg_ce;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input shiftReg_ce_2;
  input [0:0]\SRL_SIG_reg[0]_3 ;
  input shiftReg_ce_4;
  input [0:0]\SRL_SIG_reg[0]_5 ;

  wire \SRL_SIG[1][0]_i_1_n_0 ;
  wire \SRL_SIG_reg[0][7]_0 ;
  wire \SRL_SIG_reg[0][7]_1 ;
  wire \SRL_SIG_reg[0][7]_2 ;
  wire \SRL_SIG_reg[0][7]_3 ;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire [0:0]\SRL_SIG_reg[0]_3 ;
  wire [0:0]\SRL_SIG_reg[0]_5 ;
  wire \SRL_SIG_reg[1][0]_0 ;
  wire \SRL_SIG_reg[1][0]_1 ;
  wire \SRL_SIG_reg[1][0]_2 ;
  wire \SRL_SIG_reg[1][0]_3 ;
  wire \SRL_SIG_reg[1][0]_4 ;
  wire [0:0]\SRL_SIG_reg[1]_0 ;
  wire ap_clk;
  wire canny_edges_data_str_full_n;
  wire or_cond7_i_reg_954_pp0_iter2_reg;
  wire shiftReg_ce;
  wire shiftReg_ce_2;
  wire shiftReg_ce_4;

  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][7]_i_1__5 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\SRL_SIG_reg[0][7]_2 ),
        .I3(\SRL_SIG_reg[0][7]_3 ),
        .I4(shiftReg_ce),
        .I5(\SRL_SIG_reg[0]_1 ),
        .O(\SRL_SIG_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][7]_i_1__6 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\SRL_SIG_reg[0][7]_2 ),
        .I3(\SRL_SIG_reg[0][7]_3 ),
        .I4(shiftReg_ce_2),
        .I5(\SRL_SIG_reg[0]_3 ),
        .O(\SRL_SIG_reg[1][0]_1 ));
  LUT6 #(
    .INIT(64'hCCACFFFFCCAC0000)) 
    \SRL_SIG[0][7]_i_1__7 
       (.I0(\SRL_SIG_reg[1]_0 ),
        .I1(\SRL_SIG_reg[0][7]_0 ),
        .I2(\SRL_SIG_reg[0][7]_2 ),
        .I3(\SRL_SIG_reg[0][7]_3 ),
        .I4(shiftReg_ce_4),
        .I5(\SRL_SIG_reg[0]_5 ),
        .O(\SRL_SIG_reg[1][0]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000080)) 
    \SRL_SIG[1][0]_i_1 
       (.I0(\SRL_SIG_reg[0][7]_0 ),
        .I1(canny_edges_data_str_full_n),
        .I2(\SRL_SIG_reg[1][0]_3 ),
        .I3(or_cond7_i_reg_954_pp0_iter2_reg),
        .I4(\SRL_SIG_reg[1][0]_4 ),
        .I5(\SRL_SIG_reg[1]_0 ),
        .O(\SRL_SIG[1][0]_i_1_n_0 ));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG_reg[0][7]_1 ),
        .Q(\SRL_SIG_reg[0][7]_0 ),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\SRL_SIG[1][0]_i_1_n_0 ),
        .Q(\SRL_SIG_reg[1]_0 ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gradient_decompositi" *) 
module cv_ov5640_canny_edge_0_0_gradient_decompositi
   (CO,
    Q,
    gradient_decompositi_U0_ap_ready,
    gradient_decompositi_U0_gx_data_stream_V_read,
    internal_empty_n_reg,
    mOutPtr110_out,
    internal_empty_n_reg_0,
    mOutPtr110_out_0,
    E,
    mOutPtr110_out_1,
    ap_enable_reg_pp0_iter3_reg_0,
    mOutPtr110_out_2,
    internal_empty_n_reg_1,
    internal_empty_n_reg_2,
    internal_empty_n_reg_3,
    \abs_g_i_reg_745_reg[13]_0 ,
    ap_clk,
    sobel_gx_data_stream_dout,
    sobel_gy_data_stream_dout,
    or_cond19_i_fu_263_p2,
    or_cond9_i_fu_295_p2,
    or_cond4_i_fu_333_p2,
    SS,
    ap_rst_n,
    sobel_gx_rows_V_c_empty_n,
    sobel_gx_cols_V_c_empty_n,
    gradient_decompositi_U0_ap_start,
    sobel_gx_data_stream_empty_n,
    sobel_gy_data_stream_empty_n,
    grad_gd_data_stream_s_full_n,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    \mOutPtr_reg[0]_2 ,
    nonmax_suppression_U0_gd_data_stream_V_read,
    grad_gd_data_stream_s_empty_n,
    \mOutPtr_reg[3] ,
    start_for_gradient_decompositi_U0_full_n,
    gradient_decompositi_U0_gx_cols_V_read,
    if_dout,
    \rows_V_reg_653_reg[31]_0 );
  output [0:0]CO;
  output [1:0]Q;
  output gradient_decompositi_U0_ap_ready;
  output gradient_decompositi_U0_gx_data_stream_V_read;
  output internal_empty_n_reg;
  output mOutPtr110_out;
  output internal_empty_n_reg_0;
  output mOutPtr110_out_0;
  output [0:0]E;
  output mOutPtr110_out_1;
  output ap_enable_reg_pp0_iter3_reg_0;
  output mOutPtr110_out_2;
  output internal_empty_n_reg_1;
  output internal_empty_n_reg_2;
  output internal_empty_n_reg_3;
  output [15:0]\abs_g_i_reg_745_reg[13]_0 ;
  input ap_clk;
  input [12:0]sobel_gx_data_stream_dout;
  input [12:0]sobel_gy_data_stream_dout;
  input or_cond19_i_fu_263_p2;
  input or_cond9_i_fu_295_p2;
  input or_cond4_i_fu_333_p2;
  input [0:0]SS;
  input ap_rst_n;
  input sobel_gx_rows_V_c_empty_n;
  input sobel_gx_cols_V_c_empty_n;
  input gradient_decompositi_U0_ap_start;
  input sobel_gx_data_stream_empty_n;
  input sobel_gy_data_stream_empty_n;
  input grad_gd_data_stream_s_full_n;
  input \mOutPtr_reg[0] ;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input \mOutPtr_reg[0]_2 ;
  input nonmax_suppression_U0_gd_data_stream_V_read;
  input grad_gd_data_stream_s_empty_n;
  input \mOutPtr_reg[3] ;
  input start_for_gradient_decompositi_U0_full_n;
  input gradient_decompositi_U0_gx_cols_V_read;
  input [31:0]if_dout;
  input [31:0]\rows_V_reg_653_reg[31]_0 ;

  wire [0:0]CO;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire [13:0]abs_g_i_fu_515_p2;
  wire abs_g_i_reg_7450;
  wire \abs_g_i_reg_745[11]_i_11_n_0 ;
  wire \abs_g_i_reg_745[11]_i_12_n_0 ;
  wire \abs_g_i_reg_745[11]_i_13_n_0 ;
  wire \abs_g_i_reg_745[11]_i_14_n_0 ;
  wire \abs_g_i_reg_745[11]_i_6_n_0 ;
  wire \abs_g_i_reg_745[11]_i_7_n_0 ;
  wire \abs_g_i_reg_745[11]_i_8_n_0 ;
  wire \abs_g_i_reg_745[11]_i_9_n_0 ;
  wire \abs_g_i_reg_745[13]_i_3_n_0 ;
  wire \abs_g_i_reg_745[13]_i_4_n_0 ;
  wire \abs_g_i_reg_745[3]_i_12_n_0 ;
  wire \abs_g_i_reg_745[3]_i_13_n_0 ;
  wire \abs_g_i_reg_745[3]_i_14_n_0 ;
  wire \abs_g_i_reg_745[3]_i_15_n_0 ;
  wire \abs_g_i_reg_745[3]_i_16_n_0 ;
  wire \abs_g_i_reg_745[3]_i_17_n_0 ;
  wire \abs_g_i_reg_745[3]_i_6_n_0 ;
  wire \abs_g_i_reg_745[3]_i_7_n_0 ;
  wire \abs_g_i_reg_745[3]_i_8_n_0 ;
  wire \abs_g_i_reg_745[3]_i_9_n_0 ;
  wire \abs_g_i_reg_745[7]_i_12_n_0 ;
  wire \abs_g_i_reg_745[7]_i_13_n_0 ;
  wire \abs_g_i_reg_745[7]_i_14_n_0 ;
  wire \abs_g_i_reg_745[7]_i_15_n_0 ;
  wire \abs_g_i_reg_745[7]_i_16_n_0 ;
  wire \abs_g_i_reg_745[7]_i_17_n_0 ;
  wire \abs_g_i_reg_745[7]_i_18_n_0 ;
  wire \abs_g_i_reg_745[7]_i_19_n_0 ;
  wire \abs_g_i_reg_745[7]_i_6_n_0 ;
  wire \abs_g_i_reg_745[7]_i_7_n_0 ;
  wire \abs_g_i_reg_745[7]_i_8_n_0 ;
  wire \abs_g_i_reg_745[7]_i_9_n_0 ;
  wire \abs_g_i_reg_745_reg[11]_i_10_n_0 ;
  wire \abs_g_i_reg_745_reg[11]_i_10_n_1 ;
  wire \abs_g_i_reg_745_reg[11]_i_10_n_2 ;
  wire \abs_g_i_reg_745_reg[11]_i_10_n_3 ;
  wire \abs_g_i_reg_745_reg[11]_i_10_n_4 ;
  wire \abs_g_i_reg_745_reg[11]_i_10_n_5 ;
  wire \abs_g_i_reg_745_reg[11]_i_10_n_6 ;
  wire \abs_g_i_reg_745_reg[11]_i_10_n_7 ;
  wire \abs_g_i_reg_745_reg[11]_i_1_n_0 ;
  wire \abs_g_i_reg_745_reg[11]_i_1_n_1 ;
  wire \abs_g_i_reg_745_reg[11]_i_1_n_2 ;
  wire \abs_g_i_reg_745_reg[11]_i_1_n_3 ;
  wire [15:0]\abs_g_i_reg_745_reg[13]_0 ;
  wire \abs_g_i_reg_745_reg[13]_i_1_n_3 ;
  wire \abs_g_i_reg_745_reg[3]_i_10_n_0 ;
  wire \abs_g_i_reg_745_reg[3]_i_10_n_1 ;
  wire \abs_g_i_reg_745_reg[3]_i_10_n_2 ;
  wire \abs_g_i_reg_745_reg[3]_i_10_n_3 ;
  wire \abs_g_i_reg_745_reg[3]_i_10_n_4 ;
  wire \abs_g_i_reg_745_reg[3]_i_10_n_5 ;
  wire \abs_g_i_reg_745_reg[3]_i_10_n_6 ;
  wire \abs_g_i_reg_745_reg[3]_i_10_n_7 ;
  wire \abs_g_i_reg_745_reg[3]_i_11_n_0 ;
  wire \abs_g_i_reg_745_reg[3]_i_11_n_1 ;
  wire \abs_g_i_reg_745_reg[3]_i_11_n_2 ;
  wire \abs_g_i_reg_745_reg[3]_i_11_n_3 ;
  wire \abs_g_i_reg_745_reg[3]_i_11_n_4 ;
  wire \abs_g_i_reg_745_reg[3]_i_11_n_5 ;
  wire \abs_g_i_reg_745_reg[3]_i_11_n_6 ;
  wire \abs_g_i_reg_745_reg[3]_i_11_n_7 ;
  wire \abs_g_i_reg_745_reg[3]_i_1_n_0 ;
  wire \abs_g_i_reg_745_reg[3]_i_1_n_1 ;
  wire \abs_g_i_reg_745_reg[3]_i_1_n_2 ;
  wire \abs_g_i_reg_745_reg[3]_i_1_n_3 ;
  wire \abs_g_i_reg_745_reg[7]_i_10_n_0 ;
  wire \abs_g_i_reg_745_reg[7]_i_10_n_1 ;
  wire \abs_g_i_reg_745_reg[7]_i_10_n_2 ;
  wire \abs_g_i_reg_745_reg[7]_i_10_n_3 ;
  wire \abs_g_i_reg_745_reg[7]_i_10_n_4 ;
  wire \abs_g_i_reg_745_reg[7]_i_10_n_5 ;
  wire \abs_g_i_reg_745_reg[7]_i_10_n_6 ;
  wire \abs_g_i_reg_745_reg[7]_i_10_n_7 ;
  wire \abs_g_i_reg_745_reg[7]_i_11_n_0 ;
  wire \abs_g_i_reg_745_reg[7]_i_11_n_1 ;
  wire \abs_g_i_reg_745_reg[7]_i_11_n_2 ;
  wire \abs_g_i_reg_745_reg[7]_i_11_n_3 ;
  wire \abs_g_i_reg_745_reg[7]_i_11_n_4 ;
  wire \abs_g_i_reg_745_reg[7]_i_11_n_5 ;
  wire \abs_g_i_reg_745_reg[7]_i_11_n_6 ;
  wire \abs_g_i_reg_745_reg[7]_i_11_n_7 ;
  wire \abs_g_i_reg_745_reg[7]_i_1_n_0 ;
  wire \abs_g_i_reg_745_reg[7]_i_1_n_1 ;
  wire \abs_g_i_reg_745_reg[7]_i_1_n_2 ;
  wire \abs_g_i_reg_745_reg[7]_i_1_n_3 ;
  wire \ap_CS_fsm[2]_i_10__3_n_0 ;
  wire \ap_CS_fsm[2]_i_11__3_n_0 ;
  wire \ap_CS_fsm[2]_i_12__2_n_0 ;
  wire \ap_CS_fsm[2]_i_13__3_n_0 ;
  wire \ap_CS_fsm[2]_i_14__3_n_0 ;
  wire \ap_CS_fsm[2]_i_15__3_n_0 ;
  wire \ap_CS_fsm[2]_i_4__3_n_0 ;
  wire \ap_CS_fsm[2]_i_5__3_n_0 ;
  wire \ap_CS_fsm[2]_i_6__3_n_0 ;
  wire \ap_CS_fsm[2]_i_8__3_n_0 ;
  wire \ap_CS_fsm[2]_i_9__3_n_0 ;
  wire \ap_CS_fsm[3]_i_2__0_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_2__3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__3_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_7__2_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_7__2_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_7__2_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_7__2_n_3 ;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone;
  wire ap_block_pp0_stage0_subdone3_in;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state3;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__0_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_rst_n;
  wire [31:0]cols_V_reg_658;
  wire exitcond_i_reg_6720;
  wire \exitcond_i_reg_672[0]_i_1_n_0 ;
  wire exitcond_i_reg_672_pp0_iter1_reg;
  wire \exitcond_i_reg_672_pp0_iter1_reg[0]_i_1_n_0 ;
  wire exitcond_i_reg_672_pp0_iter2_reg;
  wire \exitcond_i_reg_672_pp0_iter2_reg[0]_i_3_n_0 ;
  wire \exitcond_i_reg_672_reg_n_0_[0] ;
  wire grad_gd_data_stream_s_empty_n;
  wire grad_gd_data_stream_s_full_n;
  wire gradient_decompositi_U0_ap_ready;
  wire gradient_decompositi_U0_ap_start;
  wire gradient_decompositi_U0_gx_cols_V_read;
  wire gradient_decompositi_U0_gx_data_stream_V_read;
  wire [31:0]i_V_fu_192_p2;
  wire [31:0]i_V_reg_667;
  wire \i_V_reg_667_reg[12]_i_1_n_0 ;
  wire \i_V_reg_667_reg[12]_i_1_n_1 ;
  wire \i_V_reg_667_reg[12]_i_1_n_2 ;
  wire \i_V_reg_667_reg[12]_i_1_n_3 ;
  wire \i_V_reg_667_reg[16]_i_1_n_0 ;
  wire \i_V_reg_667_reg[16]_i_1_n_1 ;
  wire \i_V_reg_667_reg[16]_i_1_n_2 ;
  wire \i_V_reg_667_reg[16]_i_1_n_3 ;
  wire \i_V_reg_667_reg[20]_i_1_n_0 ;
  wire \i_V_reg_667_reg[20]_i_1_n_1 ;
  wire \i_V_reg_667_reg[20]_i_1_n_2 ;
  wire \i_V_reg_667_reg[20]_i_1_n_3 ;
  wire \i_V_reg_667_reg[24]_i_1_n_0 ;
  wire \i_V_reg_667_reg[24]_i_1_n_1 ;
  wire \i_V_reg_667_reg[24]_i_1_n_2 ;
  wire \i_V_reg_667_reg[24]_i_1_n_3 ;
  wire \i_V_reg_667_reg[28]_i_1_n_0 ;
  wire \i_V_reg_667_reg[28]_i_1_n_1 ;
  wire \i_V_reg_667_reg[28]_i_1_n_2 ;
  wire \i_V_reg_667_reg[28]_i_1_n_3 ;
  wire \i_V_reg_667_reg[31]_i_1_n_2 ;
  wire \i_V_reg_667_reg[31]_i_1_n_3 ;
  wire \i_V_reg_667_reg[4]_i_1_n_0 ;
  wire \i_V_reg_667_reg[4]_i_1_n_1 ;
  wire \i_V_reg_667_reg[4]_i_1_n_2 ;
  wire \i_V_reg_667_reg[4]_i_1_n_3 ;
  wire \i_V_reg_667_reg[8]_i_1_n_0 ;
  wire \i_V_reg_667_reg[8]_i_1_n_1 ;
  wire \i_V_reg_667_reg[8]_i_1_n_2 ;
  wire \i_V_reg_667_reg[8]_i_1_n_3 ;
  wire [31:0]if_dout;
  wire internal_empty_n_reg;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_empty_n_reg_2;
  wire internal_empty_n_reg_3;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire mOutPtr110_out_1;
  wire mOutPtr110_out_2;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire \mOutPtr_reg[0]_2 ;
  wire \mOutPtr_reg[3] ;
  wire nonmax_suppression_U0_gd_data_stream_V_read;
  wire or_cond19_i_fu_263_p2;
  wire or_cond19_i_reg_703;
  wire or_cond19_i_reg_7030;
  wire or_cond19_i_reg_703_pp0_iter2_reg;
  wire or_cond4_i_fu_333_p2;
  wire or_cond4_i_reg_715;
  wire or_cond4_i_reg_715_pp0_iter2_reg;
  wire or_cond9_i_fu_295_p2;
  wire or_cond9_i_reg_709;
  wire or_cond9_i_reg_709_pp0_iter2_reg;
  wire p_4_in;
  wire p_Result_2_reg_698;
  wire p_Result_s_reg_693;
  wire [18:4]p_shl3_cast_i_fu_483_p1;
  wire [18:4]p_shl_cast_i_fu_429_p1;
  wire [31:0]rows_V_reg_653;
  wire [31:0]\rows_V_reg_653_reg[31]_0 ;
  wire [1:1]sel_tmp9_fu_597_p3;
  wire sobel_gx_cols_V_c_empty_n;
  wire [12:0]sobel_gx_data_stream_dout;
  wire sobel_gx_data_stream_empty_n;
  wire sobel_gx_rows_V_c_empty_n;
  wire [12:0]sobel_gy_data_stream_dout;
  wire sobel_gy_data_stream_empty_n;
  wire start_for_gradient_decompositi_U0_full_n;
  wire t_V_3_reg_1760;
  wire \t_V_3_reg_176[0]_i_11_n_0 ;
  wire \t_V_3_reg_176[0]_i_12_n_0 ;
  wire \t_V_3_reg_176[0]_i_13_n_0 ;
  wire \t_V_3_reg_176[0]_i_14_n_0 ;
  wire \t_V_3_reg_176[0]_i_15_n_0 ;
  wire \t_V_3_reg_176[0]_i_16_n_0 ;
  wire \t_V_3_reg_176[0]_i_17_n_0 ;
  wire \t_V_3_reg_176[0]_i_18_n_0 ;
  wire \t_V_3_reg_176[0]_i_5_n_0 ;
  wire \t_V_3_reg_176[0]_i_7_n_0 ;
  wire \t_V_3_reg_176[0]_i_8_n_0 ;
  wire \t_V_3_reg_176[0]_i_9_n_0 ;
  wire [31:0]t_V_3_reg_176_reg;
  wire \t_V_3_reg_176_reg[0]_i_10_n_0 ;
  wire \t_V_3_reg_176_reg[0]_i_10_n_1 ;
  wire \t_V_3_reg_176_reg[0]_i_10_n_2 ;
  wire \t_V_3_reg_176_reg[0]_i_10_n_3 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_0 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_1 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_2 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_3 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_4 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_5 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_6 ;
  wire \t_V_3_reg_176_reg[0]_i_3_n_7 ;
  wire \t_V_3_reg_176_reg[0]_i_4_n_2 ;
  wire \t_V_3_reg_176_reg[0]_i_4_n_3 ;
  wire \t_V_3_reg_176_reg[0]_i_6_n_0 ;
  wire \t_V_3_reg_176_reg[0]_i_6_n_1 ;
  wire \t_V_3_reg_176_reg[0]_i_6_n_2 ;
  wire \t_V_3_reg_176_reg[0]_i_6_n_3 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[12]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[16]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[20]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[24]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[28]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[4]_i_1_n_7 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_0 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_1 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_2 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_3 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_4 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_5 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_6 ;
  wire \t_V_3_reg_176_reg[8]_i_1_n_7 ;
  wire t_V_reg_165;
  wire \t_V_reg_165_reg_n_0_[0] ;
  wire \t_V_reg_165_reg_n_0_[10] ;
  wire \t_V_reg_165_reg_n_0_[11] ;
  wire \t_V_reg_165_reg_n_0_[12] ;
  wire \t_V_reg_165_reg_n_0_[13] ;
  wire \t_V_reg_165_reg_n_0_[14] ;
  wire \t_V_reg_165_reg_n_0_[15] ;
  wire \t_V_reg_165_reg_n_0_[16] ;
  wire \t_V_reg_165_reg_n_0_[17] ;
  wire \t_V_reg_165_reg_n_0_[18] ;
  wire \t_V_reg_165_reg_n_0_[19] ;
  wire \t_V_reg_165_reg_n_0_[1] ;
  wire \t_V_reg_165_reg_n_0_[20] ;
  wire \t_V_reg_165_reg_n_0_[21] ;
  wire \t_V_reg_165_reg_n_0_[22] ;
  wire \t_V_reg_165_reg_n_0_[23] ;
  wire \t_V_reg_165_reg_n_0_[24] ;
  wire \t_V_reg_165_reg_n_0_[25] ;
  wire \t_V_reg_165_reg_n_0_[26] ;
  wire \t_V_reg_165_reg_n_0_[27] ;
  wire \t_V_reg_165_reg_n_0_[28] ;
  wire \t_V_reg_165_reg_n_0_[29] ;
  wire \t_V_reg_165_reg_n_0_[2] ;
  wire \t_V_reg_165_reg_n_0_[30] ;
  wire \t_V_reg_165_reg_n_0_[31] ;
  wire \t_V_reg_165_reg_n_0_[3] ;
  wire \t_V_reg_165_reg_n_0_[4] ;
  wire \t_V_reg_165_reg_n_0_[5] ;
  wire \t_V_reg_165_reg_n_0_[6] ;
  wire \t_V_reg_165_reg_n_0_[7] ;
  wire \t_V_reg_165_reg_n_0_[8] ;
  wire \t_V_reg_165_reg_n_0_[9] ;
  wire [20:2]tmp_103_i_fu_491_p2;
  wire tmp_104_i_fu_497_p2;
  wire tmp_104_i_reg_734;
  wire \tmp_104_i_reg_734[0]_i_10_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_12_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_13_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_14_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_15_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_17_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_18_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_19_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_20_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_21_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_22_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_23_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_24_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_26_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_27_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_28_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_29_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_30_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_31_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_32_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_33_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_35_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_36_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_37_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_38_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_39_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_40_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_41_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_42_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_45_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_46_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_47_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_48_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_49_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_50_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_51_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_52_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_54_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_55_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_56_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_57_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_58_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_59_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_60_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_61_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_63_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_64_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_65_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_66_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_67_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_68_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_69_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_6_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_70_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_71_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_72_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_73_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_74_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_75_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_76_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_77_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_78_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_79_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_7_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_80_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_8_n_0 ;
  wire \tmp_104_i_reg_734[0]_i_9_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_11_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_11_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_11_n_2 ;
  wire \tmp_104_i_reg_734_reg[0]_i_11_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_16_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_16_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_16_n_2 ;
  wire \tmp_104_i_reg_734_reg[0]_i_16_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_1_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_25_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_25_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_25_n_2 ;
  wire \tmp_104_i_reg_734_reg[0]_i_25_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_2_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_2_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_2_n_2 ;
  wire \tmp_104_i_reg_734_reg[0]_i_2_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_34_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_34_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_34_n_2 ;
  wire \tmp_104_i_reg_734_reg[0]_i_34_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_44_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_44_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_44_n_2 ;
  wire \tmp_104_i_reg_734_reg[0]_i_44_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_4_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_4_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_53_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_53_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_53_n_2 ;
  wire \tmp_104_i_reg_734_reg[0]_i_53_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_5_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_5_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_5_n_2 ;
  wire \tmp_104_i_reg_734_reg[0]_i_5_n_3 ;
  wire \tmp_104_i_reg_734_reg[0]_i_62_n_0 ;
  wire \tmp_104_i_reg_734_reg[0]_i_62_n_1 ;
  wire \tmp_104_i_reg_734_reg[0]_i_62_n_2 ;
  wire \tmp_104_i_reg_734_reg[0]_i_62_n_3 ;
  wire [20:2]tmp_116_i_fu_445_p2;
  wire \tmp_119_i_reg_740[0]_i_10_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_13_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_14_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_1_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_2_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_3_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_4_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_5_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_6_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_7_n_0 ;
  wire \tmp_119_i_reg_740[0]_i_9_n_0 ;
  wire \tmp_119_i_reg_740_reg_n_0_[0] ;
  wire [13:0]tmp_29_reg_681;
  wire [13:0]tmp_30_reg_687;
  wire tmp_i_fu_389_p2;
  wire tmp_i_reg_721;
  wire \tmp_i_reg_721[0]_i_10_n_0 ;
  wire \tmp_i_reg_721[0]_i_11_n_0 ;
  wire \tmp_i_reg_721[0]_i_12_n_0 ;
  wire \tmp_i_reg_721[0]_i_13_n_0 ;
  wire \tmp_i_reg_721[0]_i_14_n_0 ;
  wire \tmp_i_reg_721[0]_i_15_n_0 ;
  wire \tmp_i_reg_721[0]_i_16_n_0 ;
  wire \tmp_i_reg_721[0]_i_17_n_0 ;
  wire \tmp_i_reg_721[0]_i_18_n_0 ;
  wire \tmp_i_reg_721[0]_i_19_n_0 ;
  wire \tmp_i_reg_721[0]_i_31_n_0 ;
  wire \tmp_i_reg_721[0]_i_32_n_0 ;
  wire \tmp_i_reg_721[0]_i_33_n_0 ;
  wire \tmp_i_reg_721[0]_i_34_n_0 ;
  wire \tmp_i_reg_721[0]_i_35_n_0 ;
  wire \tmp_i_reg_721[0]_i_36_n_0 ;
  wire \tmp_i_reg_721[0]_i_37_n_0 ;
  wire \tmp_i_reg_721[0]_i_38_n_0 ;
  wire \tmp_i_reg_721[0]_i_39_n_0 ;
  wire \tmp_i_reg_721[0]_i_40_n_0 ;
  wire \tmp_i_reg_721[0]_i_4_n_0 ;
  wire \tmp_i_reg_721[0]_i_5_n_0 ;
  wire \tmp_i_reg_721[0]_i_6_n_0 ;
  wire \tmp_i_reg_721[0]_i_7_n_0 ;
  wire \tmp_i_reg_721[0]_i_8_n_0 ;
  wire \tmp_i_reg_721[0]_i_9_n_0 ;
  wire \tmp_i_reg_721_reg[0]_i_20_n_2 ;
  wire \tmp_i_reg_721_reg[0]_i_20_n_3 ;
  wire \tmp_i_reg_721_reg[0]_i_20_n_5 ;
  wire \tmp_i_reg_721_reg[0]_i_20_n_6 ;
  wire \tmp_i_reg_721_reg[0]_i_20_n_7 ;
  wire \tmp_i_reg_721_reg[0]_i_21_n_2 ;
  wire \tmp_i_reg_721_reg[0]_i_21_n_3 ;
  wire \tmp_i_reg_721_reg[0]_i_21_n_5 ;
  wire \tmp_i_reg_721_reg[0]_i_21_n_6 ;
  wire \tmp_i_reg_721_reg[0]_i_21_n_7 ;
  wire \tmp_i_reg_721_reg[0]_i_23_n_0 ;
  wire \tmp_i_reg_721_reg[0]_i_23_n_1 ;
  wire \tmp_i_reg_721_reg[0]_i_23_n_2 ;
  wire \tmp_i_reg_721_reg[0]_i_23_n_3 ;
  wire \tmp_i_reg_721_reg[0]_i_23_n_4 ;
  wire \tmp_i_reg_721_reg[0]_i_23_n_5 ;
  wire \tmp_i_reg_721_reg[0]_i_23_n_6 ;
  wire \tmp_i_reg_721_reg[0]_i_23_n_7 ;
  wire \tmp_i_reg_721_reg[0]_i_2_n_1 ;
  wire \tmp_i_reg_721_reg[0]_i_2_n_2 ;
  wire \tmp_i_reg_721_reg[0]_i_2_n_3 ;
  wire \tmp_i_reg_721_reg[0]_i_3_n_0 ;
  wire \tmp_i_reg_721_reg[0]_i_3_n_1 ;
  wire \tmp_i_reg_721_reg[0]_i_3_n_2 ;
  wire \tmp_i_reg_721_reg[0]_i_3_n_3 ;
  wire ult_fu_451_p2;
  wire ult_reg_729;
  wire \ult_reg_729[0]_i_10_n_0 ;
  wire \ult_reg_729[0]_i_12_n_0 ;
  wire \ult_reg_729[0]_i_13_n_0 ;
  wire \ult_reg_729[0]_i_14_n_0 ;
  wire \ult_reg_729[0]_i_15_n_0 ;
  wire \ult_reg_729[0]_i_17_n_0 ;
  wire \ult_reg_729[0]_i_18_n_0 ;
  wire \ult_reg_729[0]_i_19_n_0 ;
  wire \ult_reg_729[0]_i_20_n_0 ;
  wire \ult_reg_729[0]_i_21_n_0 ;
  wire \ult_reg_729[0]_i_22_n_0 ;
  wire \ult_reg_729[0]_i_23_n_0 ;
  wire \ult_reg_729[0]_i_24_n_0 ;
  wire \ult_reg_729[0]_i_26_n_0 ;
  wire \ult_reg_729[0]_i_27_n_0 ;
  wire \ult_reg_729[0]_i_28_n_0 ;
  wire \ult_reg_729[0]_i_29_n_0 ;
  wire \ult_reg_729[0]_i_30_n_0 ;
  wire \ult_reg_729[0]_i_31_n_0 ;
  wire \ult_reg_729[0]_i_32_n_0 ;
  wire \ult_reg_729[0]_i_33_n_0 ;
  wire \ult_reg_729[0]_i_35_n_0 ;
  wire \ult_reg_729[0]_i_36_n_0 ;
  wire \ult_reg_729[0]_i_37_n_0 ;
  wire \ult_reg_729[0]_i_38_n_0 ;
  wire \ult_reg_729[0]_i_39_n_0 ;
  wire \ult_reg_729[0]_i_40_n_0 ;
  wire \ult_reg_729[0]_i_41_n_0 ;
  wire \ult_reg_729[0]_i_42_n_0 ;
  wire \ult_reg_729[0]_i_46_n_0 ;
  wire \ult_reg_729[0]_i_47_n_0 ;
  wire \ult_reg_729[0]_i_48_n_0 ;
  wire \ult_reg_729[0]_i_49_n_0 ;
  wire \ult_reg_729[0]_i_50_n_0 ;
  wire \ult_reg_729[0]_i_51_n_0 ;
  wire \ult_reg_729[0]_i_52_n_0 ;
  wire \ult_reg_729[0]_i_53_n_0 ;
  wire \ult_reg_729[0]_i_55_n_0 ;
  wire \ult_reg_729[0]_i_56_n_0 ;
  wire \ult_reg_729[0]_i_57_n_0 ;
  wire \ult_reg_729[0]_i_58_n_0 ;
  wire \ult_reg_729[0]_i_59_n_0 ;
  wire \ult_reg_729[0]_i_60_n_0 ;
  wire \ult_reg_729[0]_i_61_n_0 ;
  wire \ult_reg_729[0]_i_62_n_0 ;
  wire \ult_reg_729[0]_i_64_n_0 ;
  wire \ult_reg_729[0]_i_65_n_0 ;
  wire \ult_reg_729[0]_i_66_n_0 ;
  wire \ult_reg_729[0]_i_67_n_0 ;
  wire \ult_reg_729[0]_i_68_n_0 ;
  wire \ult_reg_729[0]_i_69_n_0 ;
  wire \ult_reg_729[0]_i_6_n_0 ;
  wire \ult_reg_729[0]_i_70_n_0 ;
  wire \ult_reg_729[0]_i_71_n_0 ;
  wire \ult_reg_729[0]_i_72_n_0 ;
  wire \ult_reg_729[0]_i_73_n_0 ;
  wire \ult_reg_729[0]_i_74_n_0 ;
  wire \ult_reg_729[0]_i_75_n_0 ;
  wire \ult_reg_729[0]_i_76_n_0 ;
  wire \ult_reg_729[0]_i_77_n_0 ;
  wire \ult_reg_729[0]_i_78_n_0 ;
  wire \ult_reg_729[0]_i_79_n_0 ;
  wire \ult_reg_729[0]_i_7_n_0 ;
  wire \ult_reg_729[0]_i_80_n_0 ;
  wire \ult_reg_729[0]_i_81_n_0 ;
  wire \ult_reg_729[0]_i_8_n_0 ;
  wire \ult_reg_729[0]_i_9_n_0 ;
  wire \ult_reg_729_reg[0]_i_11_n_0 ;
  wire \ult_reg_729_reg[0]_i_11_n_1 ;
  wire \ult_reg_729_reg[0]_i_11_n_2 ;
  wire \ult_reg_729_reg[0]_i_11_n_3 ;
  wire \ult_reg_729_reg[0]_i_16_n_0 ;
  wire \ult_reg_729_reg[0]_i_16_n_1 ;
  wire \ult_reg_729_reg[0]_i_16_n_2 ;
  wire \ult_reg_729_reg[0]_i_16_n_3 ;
  wire \ult_reg_729_reg[0]_i_1_n_3 ;
  wire \ult_reg_729_reg[0]_i_25_n_0 ;
  wire \ult_reg_729_reg[0]_i_25_n_1 ;
  wire \ult_reg_729_reg[0]_i_25_n_2 ;
  wire \ult_reg_729_reg[0]_i_25_n_3 ;
  wire \ult_reg_729_reg[0]_i_2_n_0 ;
  wire \ult_reg_729_reg[0]_i_2_n_1 ;
  wire \ult_reg_729_reg[0]_i_2_n_2 ;
  wire \ult_reg_729_reg[0]_i_2_n_3 ;
  wire \ult_reg_729_reg[0]_i_34_n_0 ;
  wire \ult_reg_729_reg[0]_i_34_n_1 ;
  wire \ult_reg_729_reg[0]_i_34_n_2 ;
  wire \ult_reg_729_reg[0]_i_34_n_3 ;
  wire \ult_reg_729_reg[0]_i_45_n_0 ;
  wire \ult_reg_729_reg[0]_i_45_n_1 ;
  wire \ult_reg_729_reg[0]_i_45_n_2 ;
  wire \ult_reg_729_reg[0]_i_45_n_3 ;
  wire \ult_reg_729_reg[0]_i_4_n_1 ;
  wire \ult_reg_729_reg[0]_i_4_n_3 ;
  wire \ult_reg_729_reg[0]_i_54_n_0 ;
  wire \ult_reg_729_reg[0]_i_54_n_1 ;
  wire \ult_reg_729_reg[0]_i_54_n_2 ;
  wire \ult_reg_729_reg[0]_i_54_n_3 ;
  wire \ult_reg_729_reg[0]_i_5_n_0 ;
  wire \ult_reg_729_reg[0]_i_5_n_1 ;
  wire \ult_reg_729_reg[0]_i_5_n_2 ;
  wire \ult_reg_729_reg[0]_i_5_n_3 ;
  wire \ult_reg_729_reg[0]_i_63_n_0 ;
  wire \ult_reg_729_reg[0]_i_63_n_1 ;
  wire \ult_reg_729_reg[0]_i_63_n_2 ;
  wire \ult_reg_729_reg[0]_i_63_n_3 ;
  wire [3:1]\NLW_abs_g_i_reg_745_reg[13]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_abs_g_i_reg_745_reg[13]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_ap_CS_fsm_reg[2]_i_2__3_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__3_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_7__2_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_667_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_667_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_3_reg_176_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_176_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_3_reg_176_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_3_reg_176_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_t_V_3_reg_176_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_tmp_104_i_reg_734_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_104_i_reg_734_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_104_i_reg_734_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_104_i_reg_734_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_104_i_reg_734_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_104_i_reg_734_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_tmp_104_i_reg_734_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_104_i_reg_734_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_104_i_reg_734_reg[0]_i_53_O_UNCONNECTED ;
  wire [0:0]\NLW_tmp_104_i_reg_734_reg[0]_i_62_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_reg_721_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_i_reg_721_reg[0]_i_20_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_i_reg_721_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:2]\NLW_tmp_i_reg_721_reg[0]_i_21_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_i_reg_721_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_reg_721_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_ult_reg_729_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_729_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_729_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_729_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_729_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:1]\NLW_ult_reg_729_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_ult_reg_729_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_729_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_ult_reg_729_reg[0]_i_54_O_UNCONNECTED ;
  wire [0:0]\NLW_ult_reg_729_reg[0]_i_63_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h0000000053535355)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(ult_reg_729),
        .I1(tmp_104_i_reg_734),
        .I2(tmp_i_reg_721),
        .I3(or_cond9_i_reg_709_pp0_iter2_reg),
        .I4(or_cond4_i_reg_715_pp0_iter2_reg),
        .I5(p_4_in),
        .O(\abs_g_i_reg_745_reg[13]_0 [0]));
  LUT5 #(
    .INIT(32'h0002A0A2)) 
    \SRL_SIG[0][0]_i_2 
       (.I0(\tmp_119_i_reg_740_reg_n_0_[0] ),
        .I1(or_cond9_i_reg_709_pp0_iter2_reg),
        .I2(tmp_i_reg_721),
        .I3(or_cond4_i_reg_715_pp0_iter2_reg),
        .I4(or_cond19_i_reg_703_pp0_iter2_reg),
        .O(p_4_in));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \SRL_SIG[0][15]_i_1__1 
       (.I0(grad_gd_data_stream_s_full_n),
        .I1(exitcond_i_reg_672_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .O(E));
  LUT6 #(
    .INIT(64'h88AA88A0AAAAAAAA)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(sel_tmp9_fu_597_p3),
        .I1(or_cond19_i_reg_703_pp0_iter2_reg),
        .I2(or_cond4_i_reg_715_pp0_iter2_reg),
        .I3(tmp_i_reg_721),
        .I4(or_cond9_i_reg_709_pp0_iter2_reg),
        .I5(\tmp_119_i_reg_740_reg_n_0_[0] ),
        .O(\abs_g_i_reg_745_reg[13]_0 [1]));
  LUT6 #(
    .INIT(64'h03FF03AF030003AF)) 
    \SRL_SIG[0][1]_i_2__0 
       (.I0(or_cond4_i_reg_715_pp0_iter2_reg),
        .I1(or_cond19_i_reg_703_pp0_iter2_reg),
        .I2(ult_reg_729),
        .I3(tmp_i_reg_721),
        .I4(or_cond9_i_reg_709_pp0_iter2_reg),
        .I5(tmp_104_i_reg_734),
        .O(sel_tmp9_fu_597_p3));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[11]_i_11 
       (.I0(tmp_30_reg_687[13]),
        .O(\abs_g_i_reg_745[11]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[11]_i_12 
       (.I0(tmp_30_reg_687[10]),
        .O(\abs_g_i_reg_745[11]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[11]_i_13 
       (.I0(tmp_30_reg_687[9]),
        .O(\abs_g_i_reg_745[11]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[11]_i_14 
       (.I0(tmp_30_reg_687[8]),
        .O(\abs_g_i_reg_745[11]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \abs_g_i_reg_745[11]_i_2 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_4 ),
        .I1(tmp_30_reg_687[13]),
        .I2(p_Result_2_reg_698),
        .O(p_shl_cast_i_fu_429_p1[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[11]_i_3 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_5 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[10]),
        .O(p_shl_cast_i_fu_429_p1[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[11]_i_4 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_6 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[9]),
        .O(p_shl_cast_i_fu_429_p1[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[11]_i_5 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_7 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[8]),
        .O(p_shl_cast_i_fu_429_p1[12]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \abs_g_i_reg_745[11]_i_6 
       (.I0(p_Result_2_reg_698),
        .I1(tmp_30_reg_687[13]),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_4 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[13]),
        .I5(\tmp_i_reg_721_reg[0]_i_23_n_4 ),
        .O(\abs_g_i_reg_745[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[11]_i_7 
       (.I0(tmp_30_reg_687[10]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_5 ),
        .I3(tmp_29_reg_681[10]),
        .I4(p_Result_s_reg_693),
        .I5(\tmp_i_reg_721_reg[0]_i_23_n_5 ),
        .O(\abs_g_i_reg_745[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[11]_i_8 
       (.I0(tmp_30_reg_687[9]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_6 ),
        .I3(tmp_29_reg_681[9]),
        .I4(p_Result_s_reg_693),
        .I5(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .O(\abs_g_i_reg_745[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[11]_i_9 
       (.I0(tmp_30_reg_687[8]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_7 ),
        .I3(tmp_29_reg_681[8]),
        .I4(p_Result_s_reg_693),
        .I5(\tmp_i_reg_721_reg[0]_i_23_n_7 ),
        .O(\abs_g_i_reg_745[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \abs_g_i_reg_745[13]_i_2 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_7 ),
        .I1(tmp_30_reg_687[13]),
        .I2(p_Result_2_reg_698),
        .O(p_shl_cast_i_fu_429_p1[16]));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \abs_g_i_reg_745[13]_i_3 
       (.I0(p_Result_2_reg_698),
        .I1(tmp_30_reg_687[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[13]),
        .I5(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .O(\abs_g_i_reg_745[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h1B1B1BE4E41BE4E4)) 
    \abs_g_i_reg_745[13]_i_4 
       (.I0(p_Result_2_reg_698),
        .I1(tmp_30_reg_687[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_7 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[13]),
        .I5(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .O(\abs_g_i_reg_745[13]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[3]_i_12 
       (.I0(tmp_30_reg_687[3]),
        .O(\abs_g_i_reg_745[3]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[3]_i_13 
       (.I0(tmp_30_reg_687[2]),
        .O(\abs_g_i_reg_745[3]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[3]_i_14 
       (.I0(tmp_30_reg_687[1]),
        .O(\abs_g_i_reg_745[3]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[3]_i_15 
       (.I0(tmp_29_reg_681[3]),
        .O(\abs_g_i_reg_745[3]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[3]_i_16 
       (.I0(tmp_29_reg_681[2]),
        .O(\abs_g_i_reg_745[3]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[3]_i_17 
       (.I0(tmp_29_reg_681[1]),
        .O(\abs_g_i_reg_745[3]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[3]_i_2 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_4 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[3]),
        .O(p_shl_cast_i_fu_429_p1[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[3]_i_3 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[2]),
        .O(p_shl_cast_i_fu_429_p1[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[3]_i_4 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_6 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[1]),
        .O(p_shl_cast_i_fu_429_p1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[3]_i_5 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_7 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[0]),
        .O(p_shl_cast_i_fu_429_p1[4]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[3]_i_6 
       (.I0(tmp_30_reg_687[3]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_4 ),
        .I3(tmp_29_reg_681[3]),
        .I4(p_Result_s_reg_693),
        .I5(\abs_g_i_reg_745_reg[3]_i_11_n_4 ),
        .O(\abs_g_i_reg_745[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[3]_i_7 
       (.I0(tmp_30_reg_687[2]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .I3(tmp_29_reg_681[2]),
        .I4(p_Result_s_reg_693),
        .I5(\abs_g_i_reg_745_reg[3]_i_11_n_5 ),
        .O(\abs_g_i_reg_745[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[3]_i_8 
       (.I0(tmp_30_reg_687[1]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_6 ),
        .I3(tmp_29_reg_681[1]),
        .I4(p_Result_s_reg_693),
        .I5(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .O(\abs_g_i_reg_745[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[3]_i_9 
       (.I0(tmp_30_reg_687[0]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_7 ),
        .I3(tmp_29_reg_681[0]),
        .I4(p_Result_s_reg_693),
        .I5(\abs_g_i_reg_745_reg[3]_i_11_n_7 ),
        .O(\abs_g_i_reg_745[3]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[7]_i_12 
       (.I0(tmp_30_reg_687[7]),
        .O(\abs_g_i_reg_745[7]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[7]_i_13 
       (.I0(tmp_30_reg_687[6]),
        .O(\abs_g_i_reg_745[7]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[7]_i_14 
       (.I0(tmp_30_reg_687[5]),
        .O(\abs_g_i_reg_745[7]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[7]_i_15 
       (.I0(tmp_30_reg_687[4]),
        .O(\abs_g_i_reg_745[7]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[7]_i_16 
       (.I0(tmp_29_reg_681[7]),
        .O(\abs_g_i_reg_745[7]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[7]_i_17 
       (.I0(tmp_29_reg_681[6]),
        .O(\abs_g_i_reg_745[7]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[7]_i_18 
       (.I0(tmp_29_reg_681[5]),
        .O(\abs_g_i_reg_745[7]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \abs_g_i_reg_745[7]_i_19 
       (.I0(tmp_29_reg_681[4]),
        .O(\abs_g_i_reg_745[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[7]_i_2 
       (.I0(\abs_g_i_reg_745_reg[7]_i_10_n_4 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[7]),
        .O(p_shl_cast_i_fu_429_p1[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[7]_i_3 
       (.I0(\abs_g_i_reg_745_reg[7]_i_10_n_5 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[6]),
        .O(p_shl_cast_i_fu_429_p1[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[7]_i_4 
       (.I0(\abs_g_i_reg_745_reg[7]_i_10_n_6 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[5]),
        .O(p_shl_cast_i_fu_429_p1[9]));
  LUT3 #(
    .INIT(8'hB8)) 
    \abs_g_i_reg_745[7]_i_5 
       (.I0(\abs_g_i_reg_745_reg[7]_i_10_n_7 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[4]),
        .O(p_shl_cast_i_fu_429_p1[8]));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[7]_i_6 
       (.I0(tmp_30_reg_687[7]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_4 ),
        .I3(tmp_29_reg_681[7]),
        .I4(p_Result_s_reg_693),
        .I5(\abs_g_i_reg_745_reg[7]_i_11_n_4 ),
        .O(\abs_g_i_reg_745[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[7]_i_7 
       (.I0(tmp_30_reg_687[6]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_5 ),
        .I3(tmp_29_reg_681[6]),
        .I4(p_Result_s_reg_693),
        .I5(\abs_g_i_reg_745_reg[7]_i_11_n_5 ),
        .O(\abs_g_i_reg_745[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[7]_i_8 
       (.I0(tmp_30_reg_687[5]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_6 ),
        .I3(tmp_29_reg_681[5]),
        .I4(p_Result_s_reg_693),
        .I5(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .O(\abs_g_i_reg_745[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h1D1D1DE2E2E21DE2)) 
    \abs_g_i_reg_745[7]_i_9 
       (.I0(tmp_30_reg_687[4]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_7 ),
        .I3(tmp_29_reg_681[4]),
        .I4(p_Result_s_reg_693),
        .I5(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .O(\abs_g_i_reg_745[7]_i_9_n_0 ));
  FDRE \abs_g_i_reg_745_reg[0] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[0]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [2]),
        .R(1'b0));
  FDRE \abs_g_i_reg_745_reg[10] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[10]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [12]),
        .R(1'b0));
  FDRE \abs_g_i_reg_745_reg[11] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[11]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [13]),
        .R(1'b0));
  CARRY4 \abs_g_i_reg_745_reg[11]_i_1 
       (.CI(\abs_g_i_reg_745_reg[7]_i_1_n_0 ),
        .CO({\abs_g_i_reg_745_reg[11]_i_1_n_0 ,\abs_g_i_reg_745_reg[11]_i_1_n_1 ,\abs_g_i_reg_745_reg[11]_i_1_n_2 ,\abs_g_i_reg_745_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_cast_i_fu_429_p1[15:12]),
        .O(abs_g_i_fu_515_p2[11:8]),
        .S({\abs_g_i_reg_745[11]_i_6_n_0 ,\abs_g_i_reg_745[11]_i_7_n_0 ,\abs_g_i_reg_745[11]_i_8_n_0 ,\abs_g_i_reg_745[11]_i_9_n_0 }));
  CARRY4 \abs_g_i_reg_745_reg[11]_i_10 
       (.CI(\abs_g_i_reg_745_reg[7]_i_10_n_0 ),
        .CO({\abs_g_i_reg_745_reg[11]_i_10_n_0 ,\abs_g_i_reg_745_reg[11]_i_10_n_1 ,\abs_g_i_reg_745_reg[11]_i_10_n_2 ,\abs_g_i_reg_745_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\abs_g_i_reg_745_reg[11]_i_10_n_4 ,\abs_g_i_reg_745_reg[11]_i_10_n_5 ,\abs_g_i_reg_745_reg[11]_i_10_n_6 ,\abs_g_i_reg_745_reg[11]_i_10_n_7 }),
        .S({\abs_g_i_reg_745[11]_i_11_n_0 ,\abs_g_i_reg_745[11]_i_12_n_0 ,\abs_g_i_reg_745[11]_i_13_n_0 ,\abs_g_i_reg_745[11]_i_14_n_0 }));
  FDRE \abs_g_i_reg_745_reg[12] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[12]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [14]),
        .R(1'b0));
  FDRE \abs_g_i_reg_745_reg[13] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[13]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [15]),
        .R(1'b0));
  CARRY4 \abs_g_i_reg_745_reg[13]_i_1 
       (.CI(\abs_g_i_reg_745_reg[11]_i_1_n_0 ),
        .CO({\NLW_abs_g_i_reg_745_reg[13]_i_1_CO_UNCONNECTED [3:1],\abs_g_i_reg_745_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_shl_cast_i_fu_429_p1[16]}),
        .O({\NLW_abs_g_i_reg_745_reg[13]_i_1_O_UNCONNECTED [3:2],abs_g_i_fu_515_p2[13:12]}),
        .S({1'b0,1'b0,\abs_g_i_reg_745[13]_i_3_n_0 ,\abs_g_i_reg_745[13]_i_4_n_0 }));
  FDRE \abs_g_i_reg_745_reg[1] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[1]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [3]),
        .R(1'b0));
  FDRE \abs_g_i_reg_745_reg[2] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[2]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [4]),
        .R(1'b0));
  FDRE \abs_g_i_reg_745_reg[3] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[3]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [5]),
        .R(1'b0));
  CARRY4 \abs_g_i_reg_745_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\abs_g_i_reg_745_reg[3]_i_1_n_0 ,\abs_g_i_reg_745_reg[3]_i_1_n_1 ,\abs_g_i_reg_745_reg[3]_i_1_n_2 ,\abs_g_i_reg_745_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_cast_i_fu_429_p1[7:4]),
        .O(abs_g_i_fu_515_p2[3:0]),
        .S({\abs_g_i_reg_745[3]_i_6_n_0 ,\abs_g_i_reg_745[3]_i_7_n_0 ,\abs_g_i_reg_745[3]_i_8_n_0 ,\abs_g_i_reg_745[3]_i_9_n_0 }));
  CARRY4 \abs_g_i_reg_745_reg[3]_i_10 
       (.CI(1'b0),
        .CO({\abs_g_i_reg_745_reg[3]_i_10_n_0 ,\abs_g_i_reg_745_reg[3]_i_10_n_1 ,\abs_g_i_reg_745_reg[3]_i_10_n_2 ,\abs_g_i_reg_745_reg[3]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\abs_g_i_reg_745_reg[3]_i_10_n_4 ,\abs_g_i_reg_745_reg[3]_i_10_n_5 ,\abs_g_i_reg_745_reg[3]_i_10_n_6 ,\abs_g_i_reg_745_reg[3]_i_10_n_7 }),
        .S({\abs_g_i_reg_745[3]_i_12_n_0 ,\abs_g_i_reg_745[3]_i_13_n_0 ,\abs_g_i_reg_745[3]_i_14_n_0 ,tmp_30_reg_687[0]}));
  CARRY4 \abs_g_i_reg_745_reg[3]_i_11 
       (.CI(1'b0),
        .CO({\abs_g_i_reg_745_reg[3]_i_11_n_0 ,\abs_g_i_reg_745_reg[3]_i_11_n_1 ,\abs_g_i_reg_745_reg[3]_i_11_n_2 ,\abs_g_i_reg_745_reg[3]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\abs_g_i_reg_745_reg[3]_i_11_n_4 ,\abs_g_i_reg_745_reg[3]_i_11_n_5 ,\abs_g_i_reg_745_reg[3]_i_11_n_6 ,\abs_g_i_reg_745_reg[3]_i_11_n_7 }),
        .S({\abs_g_i_reg_745[3]_i_15_n_0 ,\abs_g_i_reg_745[3]_i_16_n_0 ,\abs_g_i_reg_745[3]_i_17_n_0 ,tmp_29_reg_681[0]}));
  FDRE \abs_g_i_reg_745_reg[4] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[4]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [6]),
        .R(1'b0));
  FDRE \abs_g_i_reg_745_reg[5] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[5]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [7]),
        .R(1'b0));
  FDRE \abs_g_i_reg_745_reg[6] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[6]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [8]),
        .R(1'b0));
  FDRE \abs_g_i_reg_745_reg[7] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[7]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [9]),
        .R(1'b0));
  CARRY4 \abs_g_i_reg_745_reg[7]_i_1 
       (.CI(\abs_g_i_reg_745_reg[3]_i_1_n_0 ),
        .CO({\abs_g_i_reg_745_reg[7]_i_1_n_0 ,\abs_g_i_reg_745_reg[7]_i_1_n_1 ,\abs_g_i_reg_745_reg[7]_i_1_n_2 ,\abs_g_i_reg_745_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(p_shl_cast_i_fu_429_p1[11:8]),
        .O(abs_g_i_fu_515_p2[7:4]),
        .S({\abs_g_i_reg_745[7]_i_6_n_0 ,\abs_g_i_reg_745[7]_i_7_n_0 ,\abs_g_i_reg_745[7]_i_8_n_0 ,\abs_g_i_reg_745[7]_i_9_n_0 }));
  CARRY4 \abs_g_i_reg_745_reg[7]_i_10 
       (.CI(\abs_g_i_reg_745_reg[3]_i_10_n_0 ),
        .CO({\abs_g_i_reg_745_reg[7]_i_10_n_0 ,\abs_g_i_reg_745_reg[7]_i_10_n_1 ,\abs_g_i_reg_745_reg[7]_i_10_n_2 ,\abs_g_i_reg_745_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\abs_g_i_reg_745_reg[7]_i_10_n_4 ,\abs_g_i_reg_745_reg[7]_i_10_n_5 ,\abs_g_i_reg_745_reg[7]_i_10_n_6 ,\abs_g_i_reg_745_reg[7]_i_10_n_7 }),
        .S({\abs_g_i_reg_745[7]_i_12_n_0 ,\abs_g_i_reg_745[7]_i_13_n_0 ,\abs_g_i_reg_745[7]_i_14_n_0 ,\abs_g_i_reg_745[7]_i_15_n_0 }));
  CARRY4 \abs_g_i_reg_745_reg[7]_i_11 
       (.CI(\abs_g_i_reg_745_reg[3]_i_11_n_0 ),
        .CO({\abs_g_i_reg_745_reg[7]_i_11_n_0 ,\abs_g_i_reg_745_reg[7]_i_11_n_1 ,\abs_g_i_reg_745_reg[7]_i_11_n_2 ,\abs_g_i_reg_745_reg[7]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\abs_g_i_reg_745_reg[7]_i_11_n_4 ,\abs_g_i_reg_745_reg[7]_i_11_n_5 ,\abs_g_i_reg_745_reg[7]_i_11_n_6 ,\abs_g_i_reg_745_reg[7]_i_11_n_7 }),
        .S({\abs_g_i_reg_745[7]_i_16_n_0 ,\abs_g_i_reg_745[7]_i_17_n_0 ,\abs_g_i_reg_745[7]_i_18_n_0 ,\abs_g_i_reg_745[7]_i_19_n_0 }));
  FDRE \abs_g_i_reg_745_reg[8] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[8]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [10]),
        .R(1'b0));
  FDRE \abs_g_i_reg_745_reg[9] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(abs_g_i_fu_515_p2[9]),
        .Q(\abs_g_i_reg_745_reg[13]_0 [11]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8F88FF88FF88FF88)) 
    \ap_CS_fsm[0]_i_1__4 
       (.I0(Q[1]),
        .I1(CO),
        .I2(gradient_decompositi_U0_ap_start),
        .I3(Q[0]),
        .I4(sobel_gx_cols_V_c_empty_n),
        .I5(sobel_gx_rows_V_c_empty_n),
        .O(ap_NS_fsm[0]));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    \ap_CS_fsm[1]_i_1__4 
       (.I0(gradient_decompositi_U0_ap_start),
        .I1(Q[0]),
        .I2(sobel_gx_cols_V_c_empty_n),
        .I3(sobel_gx_rows_V_c_empty_n),
        .I4(ap_CS_fsm_state7),
        .O(ap_NS_fsm[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_10__3 
       (.I0(\t_V_reg_165_reg_n_0_[16] ),
        .I1(rows_V_reg_653[16]),
        .I2(\t_V_reg_165_reg_n_0_[15] ),
        .I3(rows_V_reg_653[15]),
        .I4(rows_V_reg_653[17]),
        .I5(\t_V_reg_165_reg_n_0_[17] ),
        .O(\ap_CS_fsm[2]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_11__3 
       (.I0(\t_V_reg_165_reg_n_0_[13] ),
        .I1(rows_V_reg_653[13]),
        .I2(\t_V_reg_165_reg_n_0_[12] ),
        .I3(rows_V_reg_653[12]),
        .I4(rows_V_reg_653[14]),
        .I5(\t_V_reg_165_reg_n_0_[14] ),
        .O(\ap_CS_fsm[2]_i_11__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_12__2 
       (.I0(\t_V_reg_165_reg_n_0_[10] ),
        .I1(rows_V_reg_653[10]),
        .I2(\t_V_reg_165_reg_n_0_[9] ),
        .I3(rows_V_reg_653[9]),
        .I4(rows_V_reg_653[11]),
        .I5(\t_V_reg_165_reg_n_0_[11] ),
        .O(\ap_CS_fsm[2]_i_12__2_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_13__3 
       (.I0(\t_V_reg_165_reg_n_0_[7] ),
        .I1(rows_V_reg_653[7]),
        .I2(\t_V_reg_165_reg_n_0_[6] ),
        .I3(rows_V_reg_653[6]),
        .I4(rows_V_reg_653[8]),
        .I5(\t_V_reg_165_reg_n_0_[8] ),
        .O(\ap_CS_fsm[2]_i_13__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_14__3 
       (.I0(\t_V_reg_165_reg_n_0_[4] ),
        .I1(rows_V_reg_653[4]),
        .I2(\t_V_reg_165_reg_n_0_[3] ),
        .I3(rows_V_reg_653[3]),
        .I4(rows_V_reg_653[5]),
        .I5(\t_V_reg_165_reg_n_0_[5] ),
        .O(\ap_CS_fsm[2]_i_14__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_15__3 
       (.I0(\t_V_reg_165_reg_n_0_[1] ),
        .I1(rows_V_reg_653[1]),
        .I2(\t_V_reg_165_reg_n_0_[0] ),
        .I3(rows_V_reg_653[0]),
        .I4(rows_V_reg_653[2]),
        .I5(\t_V_reg_165_reg_n_0_[2] ),
        .O(\ap_CS_fsm[2]_i_15__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \ap_CS_fsm[2]_i_1__4 
       (.I0(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_4__3 
       (.I0(\t_V_reg_165_reg_n_0_[30] ),
        .I1(rows_V_reg_653[30]),
        .I2(rows_V_reg_653[31]),
        .I3(\t_V_reg_165_reg_n_0_[31] ),
        .O(\ap_CS_fsm[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_5__3 
       (.I0(\t_V_reg_165_reg_n_0_[28] ),
        .I1(rows_V_reg_653[28]),
        .I2(\t_V_reg_165_reg_n_0_[27] ),
        .I3(rows_V_reg_653[27]),
        .I4(rows_V_reg_653[29]),
        .I5(\t_V_reg_165_reg_n_0_[29] ),
        .O(\ap_CS_fsm[2]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_6__3 
       (.I0(\t_V_reg_165_reg_n_0_[25] ),
        .I1(rows_V_reg_653[25]),
        .I2(\t_V_reg_165_reg_n_0_[24] ),
        .I3(rows_V_reg_653[24]),
        .I4(rows_V_reg_653[26]),
        .I5(\t_V_reg_165_reg_n_0_[26] ),
        .O(\ap_CS_fsm[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_8__3 
       (.I0(\t_V_reg_165_reg_n_0_[22] ),
        .I1(rows_V_reg_653[22]),
        .I2(\t_V_reg_165_reg_n_0_[21] ),
        .I3(rows_V_reg_653[21]),
        .I4(rows_V_reg_653[23]),
        .I5(\t_V_reg_165_reg_n_0_[23] ),
        .O(\ap_CS_fsm[2]_i_8__3_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \ap_CS_fsm[2]_i_9__3 
       (.I0(\t_V_reg_165_reg_n_0_[19] ),
        .I1(rows_V_reg_653[19]),
        .I2(\t_V_reg_165_reg_n_0_[18] ),
        .I3(rows_V_reg_653[18]),
        .I4(rows_V_reg_653[20]),
        .I5(\t_V_reg_165_reg_n_0_[20] ),
        .O(\ap_CS_fsm[2]_i_9__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__4 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__0_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0008000800FF0008)) 
    \ap_CS_fsm[3]_i_2__0 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_enable_reg_pp0_iter2),
        .O(\ap_CS_fsm[3]_i_2__0_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__3 
       (.CI(\ap_CS_fsm_reg[2]_i_3__3_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__3_CO_UNCONNECTED [3],CO,\ap_CS_fsm_reg[2]_i_2__3_n_2 ,\ap_CS_fsm_reg[2]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__3_O_UNCONNECTED [3:0]),
        .S({1'b0,\ap_CS_fsm[2]_i_4__3_n_0 ,\ap_CS_fsm[2]_i_5__3_n_0 ,\ap_CS_fsm[2]_i_6__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__3 
       (.CI(\ap_CS_fsm_reg[2]_i_7__2_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3__3_n_0 ,\ap_CS_fsm_reg[2]_i_3__3_n_1 ,\ap_CS_fsm_reg[2]_i_3__3_n_2 ,\ap_CS_fsm_reg[2]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_8__3_n_0 ,\ap_CS_fsm[2]_i_9__3_n_0 ,\ap_CS_fsm[2]_i_10__3_n_0 ,\ap_CS_fsm[2]_i_11__3_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_7__2 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_7__2_n_0 ,\ap_CS_fsm_reg[2]_i_7__2_n_1 ,\ap_CS_fsm_reg[2]_i_7__2_n_2 ,\ap_CS_fsm_reg[2]_i_7__2_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_7__2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_12__2_n_0 ,\ap_CS_fsm[2]_i_13__3_n_0 ,\ap_CS_fsm[2]_i_14__3_n_0 ,\ap_CS_fsm[2]_i_15__3_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp0_iter0_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter00),
        .I2(ap_rst_n),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(ap_condition_pp0_exit_iter0_state3),
        .O(ap_enable_reg_pp0_iter0_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp0_iter1_i_1__3
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_rst_n),
        .I3(ap_condition_pp0_exit_iter0_state3),
        .I4(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter1_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__0
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__0_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT6 #(
    .INIT(64'hC000C0C0A0A0A0A0)) 
    ap_enable_reg_pp0_iter3_i_1__2
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_rst_n),
        .I3(CO),
        .I4(Q[1]),
        .I5(ap_block_pp0_stage0_subdone),
        .O(ap_enable_reg_pp0_iter3_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[0] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[0]),
        .Q(cols_V_reg_658[0]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[10] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[10]),
        .Q(cols_V_reg_658[10]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[11] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[11]),
        .Q(cols_V_reg_658[11]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[12] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[12]),
        .Q(cols_V_reg_658[12]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[13] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[13]),
        .Q(cols_V_reg_658[13]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[14] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[14]),
        .Q(cols_V_reg_658[14]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[15] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[15]),
        .Q(cols_V_reg_658[15]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[16] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[16]),
        .Q(cols_V_reg_658[16]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[17] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[17]),
        .Q(cols_V_reg_658[17]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[18] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[18]),
        .Q(cols_V_reg_658[18]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[19] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[19]),
        .Q(cols_V_reg_658[19]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[1] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[1]),
        .Q(cols_V_reg_658[1]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[20] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[20]),
        .Q(cols_V_reg_658[20]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[21] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[21]),
        .Q(cols_V_reg_658[21]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[22] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[22]),
        .Q(cols_V_reg_658[22]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[23] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[23]),
        .Q(cols_V_reg_658[23]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[24] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[24]),
        .Q(cols_V_reg_658[24]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[25] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[25]),
        .Q(cols_V_reg_658[25]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[26] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[26]),
        .Q(cols_V_reg_658[26]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[27] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[27]),
        .Q(cols_V_reg_658[27]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[28] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[28]),
        .Q(cols_V_reg_658[28]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[29] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[29]),
        .Q(cols_V_reg_658[29]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[2] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[2]),
        .Q(cols_V_reg_658[2]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[30] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[30]),
        .Q(cols_V_reg_658[30]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[31] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[31]),
        .Q(cols_V_reg_658[31]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[3] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[3]),
        .Q(cols_V_reg_658[3]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[4] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[4]),
        .Q(cols_V_reg_658[4]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[5] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[5]),
        .Q(cols_V_reg_658[5]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[6] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[6]),
        .Q(cols_V_reg_658[6]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[7] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[7]),
        .Q(cols_V_reg_658[7]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[8] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[8]),
        .Q(cols_V_reg_658[8]),
        .R(1'b0));
  FDRE \cols_V_reg_658_reg[9] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(if_dout[9]),
        .Q(cols_V_reg_658[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_672[0]_i_1 
       (.I0(ap_condition_pp0_exit_iter0_state3),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\exitcond_i_reg_672_reg_n_0_[0] ),
        .O(\exitcond_i_reg_672[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \exitcond_i_reg_672_pp0_iter1_reg[0]_i_1 
       (.I0(\exitcond_i_reg_672_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(exitcond_i_reg_672_pp0_iter1_reg),
        .O(\exitcond_i_reg_672_pp0_iter1_reg[0]_i_1_n_0 ));
  FDRE \exitcond_i_reg_672_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_672_pp0_iter1_reg[0]_i_1_n_0 ),
        .Q(exitcond_i_reg_672_pp0_iter1_reg),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \exitcond_i_reg_672_pp0_iter2_reg[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .O(ap_block_pp0_stage0_subdone3_in));
  LUT6 #(
    .INIT(64'h0070FFFF00700070)) 
    \exitcond_i_reg_672_pp0_iter2_reg[0]_i_2 
       (.I0(sobel_gx_data_stream_empty_n),
        .I1(sobel_gy_data_stream_empty_n),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_i_reg_672_reg_n_0_[0] ),
        .I4(grad_gd_data_stream_s_full_n),
        .I5(\exitcond_i_reg_672_pp0_iter2_reg[0]_i_3_n_0 ),
        .O(ap_block_pp0_stage0_subdone));
  LUT2 #(
    .INIT(4'h2)) 
    \exitcond_i_reg_672_pp0_iter2_reg[0]_i_3 
       (.I0(ap_enable_reg_pp0_iter3_reg_n_0),
        .I1(exitcond_i_reg_672_pp0_iter2_reg),
        .O(\exitcond_i_reg_672_pp0_iter2_reg[0]_i_3_n_0 ));
  FDRE \exitcond_i_reg_672_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(exitcond_i_reg_672_pp0_iter1_reg),
        .Q(exitcond_i_reg_672_pp0_iter2_reg),
        .R(1'b0));
  FDRE \exitcond_i_reg_672_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\exitcond_i_reg_672[0]_i_1_n_0 ),
        .Q(\exitcond_i_reg_672_reg_n_0_[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_667[0]_i_1 
       (.I0(\t_V_reg_165_reg_n_0_[0] ),
        .O(i_V_fu_192_p2[0]));
  FDRE \i_V_reg_667_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[0]),
        .Q(i_V_reg_667[0]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[10]),
        .Q(i_V_reg_667[10]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[11]),
        .Q(i_V_reg_667[11]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[12]),
        .Q(i_V_reg_667[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_667_reg[12]_i_1 
       (.CI(\i_V_reg_667_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_667_reg[12]_i_1_n_0 ,\i_V_reg_667_reg[12]_i_1_n_1 ,\i_V_reg_667_reg[12]_i_1_n_2 ,\i_V_reg_667_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[12:9]),
        .S({\t_V_reg_165_reg_n_0_[12] ,\t_V_reg_165_reg_n_0_[11] ,\t_V_reg_165_reg_n_0_[10] ,\t_V_reg_165_reg_n_0_[9] }));
  FDRE \i_V_reg_667_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[13]),
        .Q(i_V_reg_667[13]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[14]),
        .Q(i_V_reg_667[14]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[15]),
        .Q(i_V_reg_667[15]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[16]),
        .Q(i_V_reg_667[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_667_reg[16]_i_1 
       (.CI(\i_V_reg_667_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_667_reg[16]_i_1_n_0 ,\i_V_reg_667_reg[16]_i_1_n_1 ,\i_V_reg_667_reg[16]_i_1_n_2 ,\i_V_reg_667_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[16:13]),
        .S({\t_V_reg_165_reg_n_0_[16] ,\t_V_reg_165_reg_n_0_[15] ,\t_V_reg_165_reg_n_0_[14] ,\t_V_reg_165_reg_n_0_[13] }));
  FDRE \i_V_reg_667_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[17]),
        .Q(i_V_reg_667[17]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[18]),
        .Q(i_V_reg_667[18]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[19]),
        .Q(i_V_reg_667[19]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[1]),
        .Q(i_V_reg_667[1]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[20]),
        .Q(i_V_reg_667[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_667_reg[20]_i_1 
       (.CI(\i_V_reg_667_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_667_reg[20]_i_1_n_0 ,\i_V_reg_667_reg[20]_i_1_n_1 ,\i_V_reg_667_reg[20]_i_1_n_2 ,\i_V_reg_667_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[20:17]),
        .S({\t_V_reg_165_reg_n_0_[20] ,\t_V_reg_165_reg_n_0_[19] ,\t_V_reg_165_reg_n_0_[18] ,\t_V_reg_165_reg_n_0_[17] }));
  FDRE \i_V_reg_667_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[21]),
        .Q(i_V_reg_667[21]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[22]),
        .Q(i_V_reg_667[22]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[23]),
        .Q(i_V_reg_667[23]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[24]),
        .Q(i_V_reg_667[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_667_reg[24]_i_1 
       (.CI(\i_V_reg_667_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_667_reg[24]_i_1_n_0 ,\i_V_reg_667_reg[24]_i_1_n_1 ,\i_V_reg_667_reg[24]_i_1_n_2 ,\i_V_reg_667_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[24:21]),
        .S({\t_V_reg_165_reg_n_0_[24] ,\t_V_reg_165_reg_n_0_[23] ,\t_V_reg_165_reg_n_0_[22] ,\t_V_reg_165_reg_n_0_[21] }));
  FDRE \i_V_reg_667_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[25]),
        .Q(i_V_reg_667[25]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[26]),
        .Q(i_V_reg_667[26]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[27]),
        .Q(i_V_reg_667[27]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[28]),
        .Q(i_V_reg_667[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_667_reg[28]_i_1 
       (.CI(\i_V_reg_667_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_667_reg[28]_i_1_n_0 ,\i_V_reg_667_reg[28]_i_1_n_1 ,\i_V_reg_667_reg[28]_i_1_n_2 ,\i_V_reg_667_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[28:25]),
        .S({\t_V_reg_165_reg_n_0_[28] ,\t_V_reg_165_reg_n_0_[27] ,\t_V_reg_165_reg_n_0_[26] ,\t_V_reg_165_reg_n_0_[25] }));
  FDRE \i_V_reg_667_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[29]),
        .Q(i_V_reg_667[29]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[2]),
        .Q(i_V_reg_667[2]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[30]),
        .Q(i_V_reg_667[30]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[31]),
        .Q(i_V_reg_667[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_667_reg[31]_i_1 
       (.CI(\i_V_reg_667_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_667_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_667_reg[31]_i_1_n_2 ,\i_V_reg_667_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_667_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_192_p2[31:29]}),
        .S({1'b0,\t_V_reg_165_reg_n_0_[31] ,\t_V_reg_165_reg_n_0_[30] ,\t_V_reg_165_reg_n_0_[29] }));
  FDRE \i_V_reg_667_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[3]),
        .Q(i_V_reg_667[3]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[4]),
        .Q(i_V_reg_667[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_667_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_667_reg[4]_i_1_n_0 ,\i_V_reg_667_reg[4]_i_1_n_1 ,\i_V_reg_667_reg[4]_i_1_n_2 ,\i_V_reg_667_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_165_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[4:1]),
        .S({\t_V_reg_165_reg_n_0_[4] ,\t_V_reg_165_reg_n_0_[3] ,\t_V_reg_165_reg_n_0_[2] ,\t_V_reg_165_reg_n_0_[1] }));
  FDRE \i_V_reg_667_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[5]),
        .Q(i_V_reg_667[5]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[6]),
        .Q(i_V_reg_667[6]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[7]),
        .Q(i_V_reg_667[7]),
        .R(1'b0));
  FDRE \i_V_reg_667_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[8]),
        .Q(i_V_reg_667[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_667_reg[8]_i_1 
       (.CI(\i_V_reg_667_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_667_reg[8]_i_1_n_0 ,\i_V_reg_667_reg[8]_i_1_n_1 ,\i_V_reg_667_reg[8]_i_1_n_2 ,\i_V_reg_667_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_192_p2[8:5]),
        .S({\t_V_reg_165_reg_n_0_[8] ,\t_V_reg_165_reg_n_0_[7] ,\t_V_reg_165_reg_n_0_[6] ,\t_V_reg_165_reg_n_0_[5] }));
  FDRE \i_V_reg_667_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_192_p2[9]),
        .Q(i_V_reg_667[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    internal_full_n_i_2__37
       (.I0(sobel_gx_data_stream_empty_n),
        .I1(\exitcond_i_reg_672_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\mOutPtr_reg[0] ),
        .O(internal_empty_n_reg_1));
  LUT6 #(
    .INIT(64'h00000000FFDFFFFF)) 
    internal_full_n_i_2__38
       (.I0(sobel_gy_data_stream_empty_n),
        .I1(\exitcond_i_reg_672_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(ap_CS_fsm_pp0_stage0),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(internal_empty_n_reg_2));
  LUT6 #(
    .INIT(64'h0000000000700000)) 
    internal_full_n_i_2__39
       (.I0(grad_gd_data_stream_s_empty_n),
        .I1(nonmax_suppression_U0_gd_data_stream_V_read),
        .I2(grad_gd_data_stream_s_full_n),
        .I3(exitcond_i_reg_672_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(ap_block_pp0_stage0_subdone),
        .O(internal_empty_n_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    internal_full_n_i_3
       (.I0(Q[1]),
        .I1(CO),
        .O(gradient_decompositi_U0_ap_ready));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    internal_full_n_i_3__5
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_i_reg_672_reg_n_0_[0] ),
        .I4(sobel_gx_data_stream_empty_n),
        .I5(\mOutPtr_reg[0] ),
        .O(mOutPtr110_out));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    internal_full_n_i_3__6
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\exitcond_i_reg_672_reg_n_0_[0] ),
        .I4(sobel_gy_data_stream_empty_n),
        .I5(\mOutPtr_reg[0]_1 ),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'h8888808888888888)) 
    internal_full_n_i_3__7
       (.I0(nonmax_suppression_U0_gd_data_stream_V_read),
        .I1(grad_gd_data_stream_s_empty_n),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(exitcond_i_reg_672_pp0_iter2_reg),
        .I5(grad_gd_data_stream_s_full_n),
        .O(mOutPtr110_out_1));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__25 
       (.I0(sobel_gx_data_stream_empty_n),
        .I1(\exitcond_i_reg_672_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(exitcond_i_reg_6720),
        .I4(\mOutPtr_reg[0] ),
        .I5(\mOutPtr_reg[0]_0 ),
        .O(internal_empty_n_reg));
  LUT6 #(
    .INIT(64'hDFFF20002000DFFF)) 
    \mOutPtr[0]_i_1__26 
       (.I0(sobel_gy_data_stream_empty_n),
        .I1(\exitcond_i_reg_672_reg_n_0_[0] ),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(exitcond_i_reg_6720),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(\mOutPtr_reg[0]_2 ),
        .O(internal_empty_n_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \mOutPtr[0]_i_2__0 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_block_pp0_stage0_subdone),
        .O(exitcond_i_reg_6720));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT4 #(
    .INIT(16'hFBFF)) 
    \mOutPtr[1]_i_2__6 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(exitcond_i_reg_672_pp0_iter2_reg),
        .I3(grad_gd_data_stream_s_full_n),
        .O(ap_enable_reg_pp0_iter3_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \mOutPtr[1]_i_3 
       (.I0(\exitcond_i_reg_672_reg_n_0_[0] ),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(gradient_decompositi_U0_gx_data_stream_V_read));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT5 #(
    .INIT(32'h00808080)) 
    \mOutPtr[3]_i_3__11 
       (.I0(CO),
        .I1(Q[1]),
        .I2(gradient_decompositi_U0_ap_start),
        .I3(\mOutPtr_reg[3] ),
        .I4(start_for_gradient_decompositi_U0_full_n),
        .O(mOutPtr110_out_2));
  FDRE \or_cond19_i_reg_703_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(or_cond19_i_reg_703),
        .Q(or_cond19_i_reg_703_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond19_i_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(or_cond19_i_fu_263_p2),
        .Q(or_cond19_i_reg_703),
        .R(1'b0));
  FDRE \or_cond4_i_reg_715_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(or_cond4_i_reg_715),
        .Q(or_cond4_i_reg_715_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond4_i_reg_715_reg[0] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(or_cond4_i_fu_333_p2),
        .Q(or_cond4_i_reg_715),
        .R(1'b0));
  FDRE \or_cond9_i_reg_709_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone3_in),
        .D(or_cond9_i_reg_709),
        .Q(or_cond9_i_reg_709_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond9_i_reg_709_reg[0] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(or_cond9_i_fu_295_p2),
        .Q(or_cond9_i_reg_709),
        .R(1'b0));
  FDRE \p_Result_2_reg_698_reg[0] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[12]),
        .Q(p_Result_2_reg_698),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h04)) 
    \p_Result_s_reg_693[0]_i_1 
       (.I0(ap_block_pp0_stage0_subdone),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(\exitcond_i_reg_672_reg_n_0_[0] ),
        .O(or_cond19_i_reg_7030));
  FDRE \p_Result_s_reg_693_reg[0] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[12]),
        .Q(p_Result_s_reg_693),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[0] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [0]),
        .Q(rows_V_reg_653[0]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[10] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [10]),
        .Q(rows_V_reg_653[10]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[11] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [11]),
        .Q(rows_V_reg_653[11]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[12] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [12]),
        .Q(rows_V_reg_653[12]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[13] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [13]),
        .Q(rows_V_reg_653[13]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[14] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [14]),
        .Q(rows_V_reg_653[14]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[15] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [15]),
        .Q(rows_V_reg_653[15]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[16] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [16]),
        .Q(rows_V_reg_653[16]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[17] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [17]),
        .Q(rows_V_reg_653[17]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[18] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [18]),
        .Q(rows_V_reg_653[18]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[19] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [19]),
        .Q(rows_V_reg_653[19]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[1] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [1]),
        .Q(rows_V_reg_653[1]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[20] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [20]),
        .Q(rows_V_reg_653[20]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[21] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [21]),
        .Q(rows_V_reg_653[21]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[22] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [22]),
        .Q(rows_V_reg_653[22]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[23] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [23]),
        .Q(rows_V_reg_653[23]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[24] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [24]),
        .Q(rows_V_reg_653[24]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[25] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [25]),
        .Q(rows_V_reg_653[25]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[26] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [26]),
        .Q(rows_V_reg_653[26]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[27] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [27]),
        .Q(rows_V_reg_653[27]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[28] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [28]),
        .Q(rows_V_reg_653[28]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[29] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [29]),
        .Q(rows_V_reg_653[29]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[2] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [2]),
        .Q(rows_V_reg_653[2]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[30] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [30]),
        .Q(rows_V_reg_653[30]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[31] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [31]),
        .Q(rows_V_reg_653[31]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[3] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [3]),
        .Q(rows_V_reg_653[3]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[4] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [4]),
        .Q(rows_V_reg_653[4]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[5] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [5]),
        .Q(rows_V_reg_653[5]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[6] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [6]),
        .Q(rows_V_reg_653[6]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[7] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [7]),
        .Q(rows_V_reg_653[7]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[8] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [8]),
        .Q(rows_V_reg_653[8]),
        .R(1'b0));
  FDRE \rows_V_reg_653_reg[9] 
       (.C(ap_clk),
        .CE(gradient_decompositi_U0_gx_cols_V_read),
        .D(\rows_V_reg_653_reg[31]_0 [9]),
        .Q(rows_V_reg_653[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_3_reg_176[0]_i_1 
       (.I0(Q[1]),
        .I1(CO),
        .O(ap_enable_reg_pp0_iter00));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_11 
       (.I0(t_V_3_reg_176_reg[22]),
        .I1(cols_V_reg_658[22]),
        .I2(t_V_3_reg_176_reg[21]),
        .I3(cols_V_reg_658[21]),
        .I4(cols_V_reg_658[23]),
        .I5(t_V_3_reg_176_reg[23]),
        .O(\t_V_3_reg_176[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_12 
       (.I0(t_V_3_reg_176_reg[19]),
        .I1(cols_V_reg_658[19]),
        .I2(t_V_3_reg_176_reg[18]),
        .I3(cols_V_reg_658[18]),
        .I4(cols_V_reg_658[20]),
        .I5(t_V_3_reg_176_reg[20]),
        .O(\t_V_3_reg_176[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_13 
       (.I0(t_V_3_reg_176_reg[16]),
        .I1(cols_V_reg_658[16]),
        .I2(t_V_3_reg_176_reg[15]),
        .I3(cols_V_reg_658[15]),
        .I4(cols_V_reg_658[17]),
        .I5(t_V_3_reg_176_reg[17]),
        .O(\t_V_3_reg_176[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_14 
       (.I0(t_V_3_reg_176_reg[13]),
        .I1(cols_V_reg_658[13]),
        .I2(t_V_3_reg_176_reg[12]),
        .I3(cols_V_reg_658[12]),
        .I4(cols_V_reg_658[14]),
        .I5(t_V_3_reg_176_reg[14]),
        .O(\t_V_3_reg_176[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_15 
       (.I0(t_V_3_reg_176_reg[10]),
        .I1(cols_V_reg_658[10]),
        .I2(t_V_3_reg_176_reg[9]),
        .I3(cols_V_reg_658[9]),
        .I4(cols_V_reg_658[11]),
        .I5(t_V_3_reg_176_reg[11]),
        .O(\t_V_3_reg_176[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_16 
       (.I0(t_V_3_reg_176_reg[7]),
        .I1(cols_V_reg_658[7]),
        .I2(t_V_3_reg_176_reg[6]),
        .I3(cols_V_reg_658[6]),
        .I4(cols_V_reg_658[8]),
        .I5(t_V_3_reg_176_reg[8]),
        .O(\t_V_3_reg_176[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_17 
       (.I0(t_V_3_reg_176_reg[4]),
        .I1(cols_V_reg_658[4]),
        .I2(t_V_3_reg_176_reg[3]),
        .I3(cols_V_reg_658[3]),
        .I4(cols_V_reg_658[5]),
        .I5(t_V_3_reg_176_reg[5]),
        .O(\t_V_3_reg_176[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_18 
       (.I0(t_V_3_reg_176_reg[1]),
        .I1(cols_V_reg_658[1]),
        .I2(t_V_3_reg_176_reg[0]),
        .I3(cols_V_reg_658[0]),
        .I4(cols_V_reg_658[2]),
        .I5(t_V_3_reg_176_reg[2]),
        .O(\t_V_3_reg_176[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \t_V_3_reg_176[0]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_condition_pp0_exit_iter0_state3),
        .I3(ap_block_pp0_stage0_subdone),
        .O(t_V_3_reg_1760));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_3_reg_176[0]_i_5 
       (.I0(t_V_3_reg_176_reg[0]),
        .O(\t_V_3_reg_176[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_3_reg_176[0]_i_7 
       (.I0(t_V_3_reg_176_reg[30]),
        .I1(cols_V_reg_658[30]),
        .I2(cols_V_reg_658[31]),
        .I3(t_V_3_reg_176_reg[31]),
        .O(\t_V_3_reg_176[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_8 
       (.I0(t_V_3_reg_176_reg[28]),
        .I1(cols_V_reg_658[28]),
        .I2(t_V_3_reg_176_reg[27]),
        .I3(cols_V_reg_658[27]),
        .I4(cols_V_reg_658[29]),
        .I5(t_V_3_reg_176_reg[29]),
        .O(\t_V_3_reg_176[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    \t_V_3_reg_176[0]_i_9 
       (.I0(t_V_3_reg_176_reg[25]),
        .I1(cols_V_reg_658[25]),
        .I2(t_V_3_reg_176_reg[24]),
        .I3(cols_V_reg_658[24]),
        .I4(cols_V_reg_658[26]),
        .I5(t_V_3_reg_176_reg[26]),
        .O(\t_V_3_reg_176[0]_i_9_n_0 ));
  FDRE \t_V_3_reg_176_reg[0] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[0]_i_3_n_7 ),
        .Q(t_V_3_reg_176_reg[0]),
        .R(ap_enable_reg_pp0_iter00));
  CARRY4 \t_V_3_reg_176_reg[0]_i_10 
       (.CI(1'b0),
        .CO({\t_V_3_reg_176_reg[0]_i_10_n_0 ,\t_V_3_reg_176_reg[0]_i_10_n_1 ,\t_V_3_reg_176_reg[0]_i_10_n_2 ,\t_V_3_reg_176_reg[0]_i_10_n_3 }),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_3_reg_176_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\t_V_3_reg_176[0]_i_15_n_0 ,\t_V_3_reg_176[0]_i_16_n_0 ,\t_V_3_reg_176[0]_i_17_n_0 ,\t_V_3_reg_176[0]_i_18_n_0 }));
  CARRY4 \t_V_3_reg_176_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\t_V_3_reg_176_reg[0]_i_3_n_0 ,\t_V_3_reg_176_reg[0]_i_3_n_1 ,\t_V_3_reg_176_reg[0]_i_3_n_2 ,\t_V_3_reg_176_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\t_V_3_reg_176_reg[0]_i_3_n_4 ,\t_V_3_reg_176_reg[0]_i_3_n_5 ,\t_V_3_reg_176_reg[0]_i_3_n_6 ,\t_V_3_reg_176_reg[0]_i_3_n_7 }),
        .S({t_V_3_reg_176_reg[3:1],\t_V_3_reg_176[0]_i_5_n_0 }));
  CARRY4 \t_V_3_reg_176_reg[0]_i_4 
       (.CI(\t_V_3_reg_176_reg[0]_i_6_n_0 ),
        .CO({\NLW_t_V_3_reg_176_reg[0]_i_4_CO_UNCONNECTED [3],ap_condition_pp0_exit_iter0_state3,\t_V_3_reg_176_reg[0]_i_4_n_2 ,\t_V_3_reg_176_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_3_reg_176_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,\t_V_3_reg_176[0]_i_7_n_0 ,\t_V_3_reg_176[0]_i_8_n_0 ,\t_V_3_reg_176[0]_i_9_n_0 }));
  CARRY4 \t_V_3_reg_176_reg[0]_i_6 
       (.CI(\t_V_3_reg_176_reg[0]_i_10_n_0 ),
        .CO({\t_V_3_reg_176_reg[0]_i_6_n_0 ,\t_V_3_reg_176_reg[0]_i_6_n_1 ,\t_V_3_reg_176_reg[0]_i_6_n_2 ,\t_V_3_reg_176_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_t_V_3_reg_176_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\t_V_3_reg_176[0]_i_11_n_0 ,\t_V_3_reg_176[0]_i_12_n_0 ,\t_V_3_reg_176[0]_i_13_n_0 ,\t_V_3_reg_176[0]_i_14_n_0 }));
  FDRE \t_V_3_reg_176_reg[10] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[8]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[10]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[11] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[8]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[11]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[12] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[12]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[12]),
        .R(ap_enable_reg_pp0_iter00));
  CARRY4 \t_V_3_reg_176_reg[12]_i_1 
       (.CI(\t_V_3_reg_176_reg[8]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[12]_i_1_n_0 ,\t_V_3_reg_176_reg[12]_i_1_n_1 ,\t_V_3_reg_176_reg[12]_i_1_n_2 ,\t_V_3_reg_176_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[12]_i_1_n_4 ,\t_V_3_reg_176_reg[12]_i_1_n_5 ,\t_V_3_reg_176_reg[12]_i_1_n_6 ,\t_V_3_reg_176_reg[12]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[15:12]));
  FDRE \t_V_3_reg_176_reg[13] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[12]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[13]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[14] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[12]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[14]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[15] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[12]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[15]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[16] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[16]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[16]),
        .R(ap_enable_reg_pp0_iter00));
  CARRY4 \t_V_3_reg_176_reg[16]_i_1 
       (.CI(\t_V_3_reg_176_reg[12]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[16]_i_1_n_0 ,\t_V_3_reg_176_reg[16]_i_1_n_1 ,\t_V_3_reg_176_reg[16]_i_1_n_2 ,\t_V_3_reg_176_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[16]_i_1_n_4 ,\t_V_3_reg_176_reg[16]_i_1_n_5 ,\t_V_3_reg_176_reg[16]_i_1_n_6 ,\t_V_3_reg_176_reg[16]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[19:16]));
  FDRE \t_V_3_reg_176_reg[17] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[16]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[17]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[18] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[16]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[18]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[19] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[16]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[19]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[1] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[0]_i_3_n_6 ),
        .Q(t_V_3_reg_176_reg[1]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[20] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[20]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[20]),
        .R(ap_enable_reg_pp0_iter00));
  CARRY4 \t_V_3_reg_176_reg[20]_i_1 
       (.CI(\t_V_3_reg_176_reg[16]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[20]_i_1_n_0 ,\t_V_3_reg_176_reg[20]_i_1_n_1 ,\t_V_3_reg_176_reg[20]_i_1_n_2 ,\t_V_3_reg_176_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[20]_i_1_n_4 ,\t_V_3_reg_176_reg[20]_i_1_n_5 ,\t_V_3_reg_176_reg[20]_i_1_n_6 ,\t_V_3_reg_176_reg[20]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[23:20]));
  FDRE \t_V_3_reg_176_reg[21] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[20]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[21]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[22] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[20]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[22]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[23] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[20]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[23]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[24] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[24]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[24]),
        .R(ap_enable_reg_pp0_iter00));
  CARRY4 \t_V_3_reg_176_reg[24]_i_1 
       (.CI(\t_V_3_reg_176_reg[20]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[24]_i_1_n_0 ,\t_V_3_reg_176_reg[24]_i_1_n_1 ,\t_V_3_reg_176_reg[24]_i_1_n_2 ,\t_V_3_reg_176_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[24]_i_1_n_4 ,\t_V_3_reg_176_reg[24]_i_1_n_5 ,\t_V_3_reg_176_reg[24]_i_1_n_6 ,\t_V_3_reg_176_reg[24]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[27:24]));
  FDRE \t_V_3_reg_176_reg[25] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[24]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[25]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[26] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[24]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[26]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[27] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[24]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[27]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[28] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[28]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[28]),
        .R(ap_enable_reg_pp0_iter00));
  CARRY4 \t_V_3_reg_176_reg[28]_i_1 
       (.CI(\t_V_3_reg_176_reg[24]_i_1_n_0 ),
        .CO({\NLW_t_V_3_reg_176_reg[28]_i_1_CO_UNCONNECTED [3],\t_V_3_reg_176_reg[28]_i_1_n_1 ,\t_V_3_reg_176_reg[28]_i_1_n_2 ,\t_V_3_reg_176_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[28]_i_1_n_4 ,\t_V_3_reg_176_reg[28]_i_1_n_5 ,\t_V_3_reg_176_reg[28]_i_1_n_6 ,\t_V_3_reg_176_reg[28]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[31:28]));
  FDRE \t_V_3_reg_176_reg[29] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[28]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[29]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[2] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[0]_i_3_n_5 ),
        .Q(t_V_3_reg_176_reg[2]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[30] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[28]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[30]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[31] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[28]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[31]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[3] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[0]_i_3_n_4 ),
        .Q(t_V_3_reg_176_reg[3]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[4] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[4]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[4]),
        .R(ap_enable_reg_pp0_iter00));
  CARRY4 \t_V_3_reg_176_reg[4]_i_1 
       (.CI(\t_V_3_reg_176_reg[0]_i_3_n_0 ),
        .CO({\t_V_3_reg_176_reg[4]_i_1_n_0 ,\t_V_3_reg_176_reg[4]_i_1_n_1 ,\t_V_3_reg_176_reg[4]_i_1_n_2 ,\t_V_3_reg_176_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[4]_i_1_n_4 ,\t_V_3_reg_176_reg[4]_i_1_n_5 ,\t_V_3_reg_176_reg[4]_i_1_n_6 ,\t_V_3_reg_176_reg[4]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[7:4]));
  FDRE \t_V_3_reg_176_reg[5] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[4]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[5]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[6] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[4]_i_1_n_5 ),
        .Q(t_V_3_reg_176_reg[6]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[7] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[4]_i_1_n_4 ),
        .Q(t_V_3_reg_176_reg[7]),
        .R(ap_enable_reg_pp0_iter00));
  FDRE \t_V_3_reg_176_reg[8] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[8]_i_1_n_7 ),
        .Q(t_V_3_reg_176_reg[8]),
        .R(ap_enable_reg_pp0_iter00));
  CARRY4 \t_V_3_reg_176_reg[8]_i_1 
       (.CI(\t_V_3_reg_176_reg[4]_i_1_n_0 ),
        .CO({\t_V_3_reg_176_reg[8]_i_1_n_0 ,\t_V_3_reg_176_reg[8]_i_1_n_1 ,\t_V_3_reg_176_reg[8]_i_1_n_2 ,\t_V_3_reg_176_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\t_V_3_reg_176_reg[8]_i_1_n_4 ,\t_V_3_reg_176_reg[8]_i_1_n_5 ,\t_V_3_reg_176_reg[8]_i_1_n_6 ,\t_V_3_reg_176_reg[8]_i_1_n_7 }),
        .S(t_V_3_reg_176_reg[11:8]));
  FDRE \t_V_3_reg_176_reg[9] 
       (.C(ap_clk),
        .CE(t_V_3_reg_1760),
        .D(\t_V_3_reg_176_reg[8]_i_1_n_6 ),
        .Q(t_V_3_reg_176_reg[9]),
        .R(ap_enable_reg_pp0_iter00));
  LUT5 #(
    .INIT(32'h00008000)) 
    \t_V_reg_165[31]_i_1 
       (.I0(sobel_gx_rows_V_c_empty_n),
        .I1(sobel_gx_cols_V_c_empty_n),
        .I2(Q[0]),
        .I3(gradient_decompositi_U0_ap_start),
        .I4(ap_CS_fsm_state7),
        .O(t_V_reg_165));
  FDRE \t_V_reg_165_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[0]),
        .Q(\t_V_reg_165_reg_n_0_[0] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[10]),
        .Q(\t_V_reg_165_reg_n_0_[10] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[11]),
        .Q(\t_V_reg_165_reg_n_0_[11] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[12]),
        .Q(\t_V_reg_165_reg_n_0_[12] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[13]),
        .Q(\t_V_reg_165_reg_n_0_[13] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[14]),
        .Q(\t_V_reg_165_reg_n_0_[14] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[15]),
        .Q(\t_V_reg_165_reg_n_0_[15] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[16]),
        .Q(\t_V_reg_165_reg_n_0_[16] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[17]),
        .Q(\t_V_reg_165_reg_n_0_[17] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[18]),
        .Q(\t_V_reg_165_reg_n_0_[18] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[19]),
        .Q(\t_V_reg_165_reg_n_0_[19] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[1]),
        .Q(\t_V_reg_165_reg_n_0_[1] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[20]),
        .Q(\t_V_reg_165_reg_n_0_[20] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[21]),
        .Q(\t_V_reg_165_reg_n_0_[21] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[22]),
        .Q(\t_V_reg_165_reg_n_0_[22] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[23]),
        .Q(\t_V_reg_165_reg_n_0_[23] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[24]),
        .Q(\t_V_reg_165_reg_n_0_[24] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[25]),
        .Q(\t_V_reg_165_reg_n_0_[25] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[26]),
        .Q(\t_V_reg_165_reg_n_0_[26] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[27]),
        .Q(\t_V_reg_165_reg_n_0_[27] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[28]),
        .Q(\t_V_reg_165_reg_n_0_[28] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[29]),
        .Q(\t_V_reg_165_reg_n_0_[29] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[2]),
        .Q(\t_V_reg_165_reg_n_0_[2] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[30]),
        .Q(\t_V_reg_165_reg_n_0_[30] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[31]),
        .Q(\t_V_reg_165_reg_n_0_[31] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[3]),
        .Q(\t_V_reg_165_reg_n_0_[3] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[4]),
        .Q(\t_V_reg_165_reg_n_0_[4] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[5]),
        .Q(\t_V_reg_165_reg_n_0_[5] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[6]),
        .Q(\t_V_reg_165_reg_n_0_[6] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[7]),
        .Q(\t_V_reg_165_reg_n_0_[7] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[8]),
        .Q(\t_V_reg_165_reg_n_0_[8] ),
        .R(t_V_reg_165));
  FDRE \t_V_reg_165_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_667[9]),
        .Q(\t_V_reg_165_reg_n_0_[9] ),
        .R(t_V_reg_165));
  LUT6 #(
    .INIT(64'hD2D2CC002D2D33FF)) 
    \tmp_104_i_reg_734[0]_i_10 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .I1(tmp_103_i_fu_491_p2[15]),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .I3(tmp_30_reg_687[13]),
        .I4(p_Result_2_reg_698),
        .I5(tmp_103_i_fu_491_p2[16]),
        .O(\tmp_104_i_reg_734[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_104_i_reg_734[0]_i_12 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .O(\tmp_104_i_reg_734[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_104_i_reg_734[0]_i_13 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .O(\tmp_104_i_reg_734[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \tmp_104_i_reg_734[0]_i_14 
       (.I0(p_Result_s_reg_693),
        .I1(tmp_29_reg_681[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .O(\tmp_104_i_reg_734[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \tmp_104_i_reg_734[0]_i_15 
       (.I0(p_Result_s_reg_693),
        .I1(tmp_29_reg_681[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .O(\tmp_104_i_reg_734[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h770F110F)) 
    \tmp_104_i_reg_734[0]_i_17 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_7 ),
        .I1(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .I2(tmp_30_reg_687[13]),
        .I3(p_Result_2_reg_698),
        .I4(tmp_103_i_fu_491_p2[14]),
        .O(\tmp_104_i_reg_734[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h770F110F)) 
    \tmp_104_i_reg_734[0]_i_18 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_4 ),
        .I1(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .I2(tmp_30_reg_687[13]),
        .I3(p_Result_2_reg_698),
        .I4(tmp_103_i_fu_491_p2[13]),
        .O(\tmp_104_i_reg_734[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3F3F55FF03030055)) 
    \tmp_104_i_reg_734[0]_i_19 
       (.I0(tmp_30_reg_687[10]),
        .I1(\abs_g_i_reg_745_reg[11]_i_10_n_5 ),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_7 ),
        .I3(tmp_30_reg_687[13]),
        .I4(p_Result_2_reg_698),
        .I5(tmp_103_i_fu_491_p2[12]),
        .O(\tmp_104_i_reg_734[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3F3F55FF03030055)) 
    \tmp_104_i_reg_734[0]_i_20 
       (.I0(tmp_30_reg_687[9]),
        .I1(\abs_g_i_reg_745_reg[11]_i_10_n_6 ),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_4 ),
        .I3(tmp_30_reg_687[13]),
        .I4(p_Result_2_reg_698),
        .I5(tmp_103_i_fu_491_p2[11]),
        .O(\tmp_104_i_reg_734[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \tmp_104_i_reg_734[0]_i_21 
       (.I0(tmp_103_i_fu_491_p2[14]),
        .I1(p_shl_cast_i_fu_429_p1[18]),
        .I2(p_shl_cast_i_fu_429_p1[16]),
        .I3(p_shl_cast_i_fu_429_p1[17]),
        .I4(tmp_103_i_fu_491_p2[15]),
        .O(\tmp_104_i_reg_734[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h65959A6A)) 
    \tmp_104_i_reg_734[0]_i_22 
       (.I0(\tmp_104_i_reg_734[0]_i_18_n_0 ),
        .I1(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .I2(p_Result_2_reg_698),
        .I3(\tmp_i_reg_721_reg[0]_i_21_n_7 ),
        .I4(tmp_103_i_fu_491_p2[14]),
        .O(\tmp_104_i_reg_734[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h65959A6A)) 
    \tmp_104_i_reg_734[0]_i_23 
       (.I0(\tmp_104_i_reg_734[0]_i_19_n_0 ),
        .I1(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .I2(p_Result_2_reg_698),
        .I3(\abs_g_i_reg_745_reg[11]_i_10_n_4 ),
        .I4(tmp_103_i_fu_491_p2[13]),
        .O(\tmp_104_i_reg_734[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_24 
       (.I0(\tmp_104_i_reg_734[0]_i_20_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[16]),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_5 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[10]),
        .I5(tmp_103_i_fu_491_p2[12]),
        .O(\tmp_104_i_reg_734[0]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_104_i_reg_734[0]_i_26 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .O(\tmp_104_i_reg_734[0]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_104_i_reg_734[0]_i_27 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_4 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .O(\tmp_104_i_reg_734[0]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_28 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[10]),
        .O(\tmp_104_i_reg_734[0]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_29 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[9]),
        .O(\tmp_104_i_reg_734[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_104_i_reg_734[0]_i_3 
       (.I0(\tmp_104_i_reg_734_reg[0]_i_4_n_1 ),
        .O(tmp_103_i_fu_491_p2[20]));
  LUT3 #(
    .INIT(8'hB7)) 
    \tmp_104_i_reg_734[0]_i_30 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .O(\tmp_104_i_reg_734[0]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \tmp_104_i_reg_734[0]_i_31 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(\tmp_i_reg_721_reg[0]_i_23_n_4 ),
        .O(\tmp_104_i_reg_734[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \tmp_104_i_reg_734[0]_i_32 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[10]),
        .I3(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .I4(tmp_29_reg_681[13]),
        .O(\tmp_104_i_reg_734[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \tmp_104_i_reg_734[0]_i_33 
       (.I0(tmp_29_reg_681[9]),
        .I1(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .I2(p_Result_s_reg_693),
        .I3(tmp_29_reg_681[13]),
        .I4(\tmp_i_reg_721_reg[0]_i_23_n_4 ),
        .O(\tmp_104_i_reg_734[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \tmp_104_i_reg_734[0]_i_35 
       (.I0(tmp_30_reg_687[8]),
        .I1(\abs_g_i_reg_745_reg[11]_i_10_n_7 ),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_5 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[10]),
        .I5(tmp_103_i_fu_491_p2[10]),
        .O(\tmp_104_i_reg_734[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \tmp_104_i_reg_734[0]_i_36 
       (.I0(tmp_30_reg_687[7]),
        .I1(\abs_g_i_reg_745_reg[7]_i_10_n_4 ),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_6 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[9]),
        .I5(tmp_103_i_fu_491_p2[9]),
        .O(\tmp_104_i_reg_734[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \tmp_104_i_reg_734[0]_i_37 
       (.I0(tmp_30_reg_687[6]),
        .I1(\abs_g_i_reg_745_reg[7]_i_10_n_5 ),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_7 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[8]),
        .I5(tmp_103_i_fu_491_p2[8]),
        .O(\tmp_104_i_reg_734[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \tmp_104_i_reg_734[0]_i_38 
       (.I0(tmp_30_reg_687[5]),
        .I1(\abs_g_i_reg_745_reg[7]_i_10_n_6 ),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_4 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[7]),
        .I5(tmp_103_i_fu_491_p2[7]),
        .O(\tmp_104_i_reg_734[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_39 
       (.I0(\tmp_104_i_reg_734[0]_i_35_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[15]),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_6 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[9]),
        .I5(tmp_103_i_fu_491_p2[11]),
        .O(\tmp_104_i_reg_734[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_40 
       (.I0(\tmp_104_i_reg_734[0]_i_36_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[14]),
        .I2(\abs_g_i_reg_745_reg[11]_i_10_n_7 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[8]),
        .I5(tmp_103_i_fu_491_p2[10]),
        .O(\tmp_104_i_reg_734[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_41 
       (.I0(\tmp_104_i_reg_734[0]_i_37_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[13]),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_4 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[7]),
        .I5(tmp_103_i_fu_491_p2[9]),
        .O(\tmp_104_i_reg_734[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_42 
       (.I0(\tmp_104_i_reg_734[0]_i_38_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[12]),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_5 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[6]),
        .I5(tmp_103_i_fu_491_p2[8]),
        .O(\tmp_104_i_reg_734[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_104_i_reg_734[0]_i_43 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .I1(tmp_30_reg_687[13]),
        .I2(p_Result_2_reg_698),
        .O(p_shl_cast_i_fu_429_p1[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_45 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[8]),
        .O(\tmp_104_i_reg_734[0]_i_45_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_46 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_4 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[7]),
        .O(\tmp_104_i_reg_734[0]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_47 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[6]),
        .O(\tmp_104_i_reg_734[0]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_48 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[5]),
        .O(\tmp_104_i_reg_734[0]_i_48_n_0 ));
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \tmp_104_i_reg_734[0]_i_49 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[8]),
        .I3(\tmp_i_reg_721_reg[0]_i_23_n_5 ),
        .I4(tmp_29_reg_681[10]),
        .O(\tmp_104_i_reg_734[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \tmp_104_i_reg_734[0]_i_50 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_4 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[7]),
        .I3(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .I4(tmp_29_reg_681[9]),
        .O(\tmp_104_i_reg_734[0]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \tmp_104_i_reg_734[0]_i_51 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[6]),
        .I3(\tmp_i_reg_721_reg[0]_i_23_n_7 ),
        .I4(tmp_29_reg_681[8]),
        .O(\tmp_104_i_reg_734[0]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \tmp_104_i_reg_734[0]_i_52 
       (.I0(tmp_29_reg_681[5]),
        .I1(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .I2(tmp_29_reg_681[7]),
        .I3(p_Result_s_reg_693),
        .I4(\abs_g_i_reg_745_reg[7]_i_11_n_4 ),
        .O(\tmp_104_i_reg_734[0]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \tmp_104_i_reg_734[0]_i_54 
       (.I0(tmp_30_reg_687[4]),
        .I1(\abs_g_i_reg_745_reg[7]_i_10_n_7 ),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_5 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[6]),
        .I5(tmp_103_i_fu_491_p2[6]),
        .O(\tmp_104_i_reg_734[0]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \tmp_104_i_reg_734[0]_i_55 
       (.I0(tmp_30_reg_687[3]),
        .I1(\abs_g_i_reg_745_reg[3]_i_10_n_4 ),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_6 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[5]),
        .I5(tmp_103_i_fu_491_p2[5]),
        .O(\tmp_104_i_reg_734[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \tmp_104_i_reg_734[0]_i_56 
       (.I0(tmp_30_reg_687[2]),
        .I1(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_7 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[4]),
        .I5(tmp_103_i_fu_491_p2[4]),
        .O(\tmp_104_i_reg_734[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \tmp_104_i_reg_734[0]_i_57 
       (.I0(tmp_30_reg_687[1]),
        .I1(\abs_g_i_reg_745_reg[3]_i_10_n_6 ),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_4 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[3]),
        .I5(tmp_103_i_fu_491_p2[3]),
        .O(\tmp_104_i_reg_734[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_58 
       (.I0(\tmp_104_i_reg_734[0]_i_54_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[11]),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_6 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[5]),
        .I5(tmp_103_i_fu_491_p2[7]),
        .O(\tmp_104_i_reg_734[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_59 
       (.I0(\tmp_104_i_reg_734[0]_i_55_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[10]),
        .I2(\abs_g_i_reg_745_reg[7]_i_10_n_7 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[4]),
        .I5(tmp_103_i_fu_491_p2[6]),
        .O(\tmp_104_i_reg_734[0]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_104_i_reg_734[0]_i_6 
       (.I0(\tmp_104_i_reg_734_reg[0]_i_4_n_1 ),
        .O(\tmp_104_i_reg_734[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_60 
       (.I0(\tmp_104_i_reg_734[0]_i_56_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[9]),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_4 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[3]),
        .I5(tmp_103_i_fu_491_p2[5]),
        .O(\tmp_104_i_reg_734[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_61 
       (.I0(\tmp_104_i_reg_734[0]_i_57_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[8]),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[2]),
        .I5(tmp_103_i_fu_491_p2[4]),
        .O(\tmp_104_i_reg_734[0]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_63 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[4]),
        .O(\tmp_104_i_reg_734[0]_i_63_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_64 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_4 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[3]),
        .O(\tmp_104_i_reg_734[0]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_65 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[2]),
        .O(\tmp_104_i_reg_734[0]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_66 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[1]),
        .O(\tmp_104_i_reg_734[0]_i_66_n_0 ));
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \tmp_104_i_reg_734[0]_i_67 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[4]),
        .I3(\abs_g_i_reg_745_reg[7]_i_11_n_5 ),
        .I4(tmp_29_reg_681[6]),
        .O(\tmp_104_i_reg_734[0]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \tmp_104_i_reg_734[0]_i_68 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_4 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[3]),
        .I3(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .I4(tmp_29_reg_681[5]),
        .O(\tmp_104_i_reg_734[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hB8748B47)) 
    \tmp_104_i_reg_734[0]_i_69 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[2]),
        .I3(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .I4(tmp_29_reg_681[4]),
        .O(\tmp_104_i_reg_734[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \tmp_104_i_reg_734[0]_i_7 
       (.I0(tmp_103_i_fu_491_p2[15]),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[13]),
        .I3(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .O(\tmp_104_i_reg_734[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \tmp_104_i_reg_734[0]_i_70 
       (.I0(tmp_29_reg_681[1]),
        .I1(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .I2(tmp_29_reg_681[3]),
        .I3(p_Result_s_reg_693),
        .I4(\abs_g_i_reg_745_reg[3]_i_11_n_4 ),
        .O(\tmp_104_i_reg_734[0]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \tmp_104_i_reg_734[0]_i_71 
       (.I0(tmp_30_reg_687[0]),
        .I1(\abs_g_i_reg_745_reg[3]_i_10_n_7 ),
        .I2(tmp_30_reg_687[2]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .O(\tmp_104_i_reg_734[0]_i_71_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \tmp_104_i_reg_734[0]_i_72 
       (.I0(\tmp_104_i_reg_734[0]_i_71_n_0 ),
        .I1(p_shl_cast_i_fu_429_p1[7]),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_6 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[1]),
        .I5(tmp_103_i_fu_491_p2[3]),
        .O(\tmp_104_i_reg_734[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h478B74B8B8748B47)) 
    \tmp_104_i_reg_734[0]_i_73 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[2]),
        .I3(\abs_g_i_reg_745_reg[3]_i_10_n_7 ),
        .I4(tmp_30_reg_687[0]),
        .I5(tmp_103_i_fu_491_p2[2]),
        .O(\tmp_104_i_reg_734[0]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_104_i_reg_734[0]_i_74 
       (.I0(tmp_30_reg_687[1]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_6 ),
        .O(\tmp_104_i_reg_734[0]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_104_i_reg_734[0]_i_75 
       (.I0(tmp_30_reg_687[0]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_7 ),
        .O(\tmp_104_i_reg_734[0]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_76 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[0]),
        .O(\tmp_104_i_reg_734[0]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_104_i_reg_734[0]_i_77 
       (.I0(tmp_29_reg_681[0]),
        .I1(p_Result_s_reg_693),
        .I2(\abs_g_i_reg_745_reg[3]_i_11_n_7 ),
        .O(\tmp_104_i_reg_734[0]_i_77_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \tmp_104_i_reg_734[0]_i_78 
       (.I0(tmp_29_reg_681[0]),
        .I1(\abs_g_i_reg_745_reg[3]_i_11_n_7 ),
        .I2(tmp_29_reg_681[2]),
        .I3(p_Result_s_reg_693),
        .I4(\abs_g_i_reg_745_reg[3]_i_11_n_5 ),
        .O(\tmp_104_i_reg_734[0]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \tmp_104_i_reg_734[0]_i_79 
       (.I0(tmp_29_reg_681[1]),
        .I1(p_Result_s_reg_693),
        .I2(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .O(\tmp_104_i_reg_734[0]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_104_i_reg_734[0]_i_8 
       (.I0(tmp_103_i_fu_491_p2[18]),
        .O(\tmp_104_i_reg_734[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_104_i_reg_734[0]_i_80 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[0]),
        .O(\tmp_104_i_reg_734[0]_i_80_n_0 ));
  LUT5 #(
    .INIT(32'h00ACFF53)) 
    \tmp_104_i_reg_734[0]_i_9 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .I1(tmp_30_reg_687[13]),
        .I2(p_Result_2_reg_698),
        .I3(tmp_103_i_fu_491_p2[16]),
        .I4(tmp_103_i_fu_491_p2[17]),
        .O(\tmp_104_i_reg_734[0]_i_9_n_0 ));
  FDRE \tmp_104_i_reg_734_reg[0] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(tmp_104_i_fu_497_p2),
        .Q(tmp_104_i_reg_734),
        .R(1'b0));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_1 
       (.CI(\tmp_104_i_reg_734_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_104_i_reg_734_reg[0]_i_1_CO_UNCONNECTED [3:1],\tmp_104_i_reg_734_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_103_i_fu_491_p2[20]}),
        .O({\NLW_tmp_104_i_reg_734_reg[0]_i_1_O_UNCONNECTED [3:2],tmp_104_i_fu_497_p2,\NLW_tmp_104_i_reg_734_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\tmp_104_i_reg_734_reg[0]_i_4_n_1 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_11 
       (.CI(\tmp_104_i_reg_734_reg[0]_i_25_n_0 ),
        .CO({\tmp_104_i_reg_734_reg[0]_i_11_n_0 ,\tmp_104_i_reg_734_reg[0]_i_11_n_1 ,\tmp_104_i_reg_734_reg[0]_i_11_n_2 ,\tmp_104_i_reg_734_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_reg_734[0]_i_26_n_0 ,\tmp_104_i_reg_734[0]_i_27_n_0 ,\tmp_104_i_reg_734[0]_i_28_n_0 ,\tmp_104_i_reg_734[0]_i_29_n_0 }),
        .O(tmp_103_i_fu_491_p2[16:13]),
        .S({\tmp_104_i_reg_734[0]_i_30_n_0 ,\tmp_104_i_reg_734[0]_i_31_n_0 ,\tmp_104_i_reg_734[0]_i_32_n_0 ,\tmp_104_i_reg_734[0]_i_33_n_0 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_16 
       (.CI(\tmp_104_i_reg_734_reg[0]_i_34_n_0 ),
        .CO({\tmp_104_i_reg_734_reg[0]_i_16_n_0 ,\tmp_104_i_reg_734_reg[0]_i_16_n_1 ,\tmp_104_i_reg_734_reg[0]_i_16_n_2 ,\tmp_104_i_reg_734_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_reg_734[0]_i_35_n_0 ,\tmp_104_i_reg_734[0]_i_36_n_0 ,\tmp_104_i_reg_734[0]_i_37_n_0 ,\tmp_104_i_reg_734[0]_i_38_n_0 }),
        .O(\NLW_tmp_104_i_reg_734_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\tmp_104_i_reg_734[0]_i_39_n_0 ,\tmp_104_i_reg_734[0]_i_40_n_0 ,\tmp_104_i_reg_734[0]_i_41_n_0 ,\tmp_104_i_reg_734[0]_i_42_n_0 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_2 
       (.CI(\tmp_104_i_reg_734_reg[0]_i_5_n_0 ),
        .CO({\tmp_104_i_reg_734_reg[0]_i_2_n_0 ,\tmp_104_i_reg_734_reg[0]_i_2_n_1 ,\tmp_104_i_reg_734_reg[0]_i_2_n_2 ,\tmp_104_i_reg_734_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_reg_734[0]_i_6_n_0 ,1'b1,tmp_103_i_fu_491_p2[17],\tmp_104_i_reg_734[0]_i_7_n_0 }),
        .O(\NLW_tmp_104_i_reg_734_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_104_i_reg_734_reg[0]_i_4_n_1 ,\tmp_104_i_reg_734[0]_i_8_n_0 ,\tmp_104_i_reg_734[0]_i_9_n_0 ,\tmp_104_i_reg_734[0]_i_10_n_0 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_25 
       (.CI(\tmp_104_i_reg_734_reg[0]_i_44_n_0 ),
        .CO({\tmp_104_i_reg_734_reg[0]_i_25_n_0 ,\tmp_104_i_reg_734_reg[0]_i_25_n_1 ,\tmp_104_i_reg_734_reg[0]_i_25_n_2 ,\tmp_104_i_reg_734_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_reg_734[0]_i_45_n_0 ,\tmp_104_i_reg_734[0]_i_46_n_0 ,\tmp_104_i_reg_734[0]_i_47_n_0 ,\tmp_104_i_reg_734[0]_i_48_n_0 }),
        .O(tmp_103_i_fu_491_p2[12:9]),
        .S({\tmp_104_i_reg_734[0]_i_49_n_0 ,\tmp_104_i_reg_734[0]_i_50_n_0 ,\tmp_104_i_reg_734[0]_i_51_n_0 ,\tmp_104_i_reg_734[0]_i_52_n_0 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_34 
       (.CI(\tmp_104_i_reg_734_reg[0]_i_53_n_0 ),
        .CO({\tmp_104_i_reg_734_reg[0]_i_34_n_0 ,\tmp_104_i_reg_734_reg[0]_i_34_n_1 ,\tmp_104_i_reg_734_reg[0]_i_34_n_2 ,\tmp_104_i_reg_734_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_reg_734[0]_i_54_n_0 ,\tmp_104_i_reg_734[0]_i_55_n_0 ,\tmp_104_i_reg_734[0]_i_56_n_0 ,\tmp_104_i_reg_734[0]_i_57_n_0 }),
        .O(\NLW_tmp_104_i_reg_734_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({\tmp_104_i_reg_734[0]_i_58_n_0 ,\tmp_104_i_reg_734[0]_i_59_n_0 ,\tmp_104_i_reg_734[0]_i_60_n_0 ,\tmp_104_i_reg_734[0]_i_61_n_0 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_4 
       (.CI(\tmp_104_i_reg_734_reg[0]_i_11_n_0 ),
        .CO({\NLW_tmp_104_i_reg_734_reg[0]_i_4_CO_UNCONNECTED [3],\tmp_104_i_reg_734_reg[0]_i_4_n_1 ,\NLW_tmp_104_i_reg_734_reg[0]_i_4_CO_UNCONNECTED [1],\tmp_104_i_reg_734_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\tmp_104_i_reg_734[0]_i_12_n_0 ,\tmp_104_i_reg_734[0]_i_13_n_0 }),
        .O({\NLW_tmp_104_i_reg_734_reg[0]_i_4_O_UNCONNECTED [3:2],tmp_103_i_fu_491_p2[18:17]}),
        .S({1'b0,1'b1,\tmp_104_i_reg_734[0]_i_14_n_0 ,\tmp_104_i_reg_734[0]_i_15_n_0 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_44 
       (.CI(\tmp_104_i_reg_734_reg[0]_i_62_n_0 ),
        .CO({\tmp_104_i_reg_734_reg[0]_i_44_n_0 ,\tmp_104_i_reg_734_reg[0]_i_44_n_1 ,\tmp_104_i_reg_734_reg[0]_i_44_n_2 ,\tmp_104_i_reg_734_reg[0]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_reg_734[0]_i_63_n_0 ,\tmp_104_i_reg_734[0]_i_64_n_0 ,\tmp_104_i_reg_734[0]_i_65_n_0 ,\tmp_104_i_reg_734[0]_i_66_n_0 }),
        .O(tmp_103_i_fu_491_p2[8:5]),
        .S({\tmp_104_i_reg_734[0]_i_67_n_0 ,\tmp_104_i_reg_734[0]_i_68_n_0 ,\tmp_104_i_reg_734[0]_i_69_n_0 ,\tmp_104_i_reg_734[0]_i_70_n_0 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_5 
       (.CI(\tmp_104_i_reg_734_reg[0]_i_16_n_0 ),
        .CO({\tmp_104_i_reg_734_reg[0]_i_5_n_0 ,\tmp_104_i_reg_734_reg[0]_i_5_n_1 ,\tmp_104_i_reg_734_reg[0]_i_5_n_2 ,\tmp_104_i_reg_734_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_reg_734[0]_i_17_n_0 ,\tmp_104_i_reg_734[0]_i_18_n_0 ,\tmp_104_i_reg_734[0]_i_19_n_0 ,\tmp_104_i_reg_734[0]_i_20_n_0 }),
        .O(\NLW_tmp_104_i_reg_734_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_104_i_reg_734[0]_i_21_n_0 ,\tmp_104_i_reg_734[0]_i_22_n_0 ,\tmp_104_i_reg_734[0]_i_23_n_0 ,\tmp_104_i_reg_734[0]_i_24_n_0 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_53 
       (.CI(1'b0),
        .CO({\tmp_104_i_reg_734_reg[0]_i_53_n_0 ,\tmp_104_i_reg_734_reg[0]_i_53_n_1 ,\tmp_104_i_reg_734_reg[0]_i_53_n_2 ,\tmp_104_i_reg_734_reg[0]_i_53_n_3 }),
        .CYINIT(1'b1),
        .DI({\tmp_104_i_reg_734[0]_i_71_n_0 ,tmp_103_i_fu_491_p2[2],1'b0,1'b0}),
        .O(\NLW_tmp_104_i_reg_734_reg[0]_i_53_O_UNCONNECTED [3:0]),
        .S({\tmp_104_i_reg_734[0]_i_72_n_0 ,\tmp_104_i_reg_734[0]_i_73_n_0 ,\tmp_104_i_reg_734[0]_i_74_n_0 ,\tmp_104_i_reg_734[0]_i_75_n_0 }));
  CARRY4 \tmp_104_i_reg_734_reg[0]_i_62 
       (.CI(1'b0),
        .CO({\tmp_104_i_reg_734_reg[0]_i_62_n_0 ,\tmp_104_i_reg_734_reg[0]_i_62_n_1 ,\tmp_104_i_reg_734_reg[0]_i_62_n_2 ,\tmp_104_i_reg_734_reg[0]_i_62_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_104_i_reg_734[0]_i_76_n_0 ,1'b0,\tmp_104_i_reg_734[0]_i_77_n_0 ,1'b0}),
        .O({tmp_103_i_fu_491_p2[4:2],\NLW_tmp_104_i_reg_734_reg[0]_i_62_O_UNCONNECTED [0]}),
        .S({\tmp_104_i_reg_734[0]_i_78_n_0 ,\tmp_104_i_reg_734[0]_i_79_n_0 ,\tmp_104_i_reg_734[0]_i_80_n_0 ,1'b0}));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \tmp_119_i_reg_740[0]_i_1 
       (.I0(\tmp_119_i_reg_740[0]_i_2_n_0 ),
        .I1(\tmp_119_i_reg_740[0]_i_3_n_0 ),
        .I2(\tmp_119_i_reg_740[0]_i_4_n_0 ),
        .I3(\tmp_119_i_reg_740[0]_i_5_n_0 ),
        .I4(\tmp_119_i_reg_740[0]_i_6_n_0 ),
        .I5(\tmp_119_i_reg_740[0]_i_7_n_0 ),
        .O(\tmp_119_i_reg_740[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFE4E4FFE4E4)) 
    \tmp_119_i_reg_740[0]_i_10 
       (.I0(p_Result_2_reg_698),
        .I1(tmp_30_reg_687[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[13]),
        .I5(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .O(\tmp_119_i_reg_740[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_119_i_reg_740[0]_i_11 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[6]),
        .O(p_shl3_cast_i_fu_483_p1[10]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_119_i_reg_740[0]_i_12 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[5]),
        .O(p_shl3_cast_i_fu_483_p1[9]));
  LUT6 #(
    .INIT(64'h0000001D1D1D001D)) 
    \tmp_119_i_reg_740[0]_i_13 
       (.I0(tmp_29_reg_681[4]),
        .I1(p_Result_s_reg_693),
        .I2(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .I3(tmp_30_reg_687[3]),
        .I4(p_Result_2_reg_698),
        .I5(\abs_g_i_reg_745_reg[3]_i_10_n_4 ),
        .O(\tmp_119_i_reg_740[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h0000001D1D1D001D)) 
    \tmp_119_i_reg_740[0]_i_14 
       (.I0(tmp_29_reg_681[3]),
        .I1(p_Result_s_reg_693),
        .I2(\abs_g_i_reg_745_reg[3]_i_11_n_4 ),
        .I3(tmp_30_reg_687[2]),
        .I4(p_Result_2_reg_698),
        .I5(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .O(\tmp_119_i_reg_740[0]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_119_i_reg_740[0]_i_15 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[2]),
        .O(p_shl3_cast_i_fu_483_p1[6]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_119_i_reg_740[0]_i_16 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[1]),
        .O(p_shl3_cast_i_fu_483_p1[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_119_i_reg_740[0]_i_17 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[0]),
        .O(p_shl3_cast_i_fu_483_p1[4]));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT3 #(
    .INIT(8'hE0)) 
    \tmp_119_i_reg_740[0]_i_2 
       (.I0(exitcond_i_reg_672_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(\tmp_119_i_reg_740_reg_n_0_[0] ),
        .O(\tmp_119_i_reg_740[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_119_i_reg_740[0]_i_3 
       (.I0(p_shl_cast_i_fu_429_p1[16]),
        .I1(p_shl3_cast_i_fu_483_p1[16]),
        .I2(p_shl_cast_i_fu_429_p1[15]),
        .I3(p_shl3_cast_i_fu_483_p1[15]),
        .I4(\tmp_119_i_reg_740[0]_i_9_n_0 ),
        .I5(\tmp_119_i_reg_740[0]_i_10_n_0 ),
        .O(\tmp_119_i_reg_740[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_119_i_reg_740[0]_i_4 
       (.I0(p_shl_cast_i_fu_429_p1[14]),
        .I1(p_shl3_cast_i_fu_483_p1[14]),
        .I2(p_shl_cast_i_fu_429_p1[13]),
        .I3(p_shl3_cast_i_fu_483_p1[13]),
        .I4(p_shl3_cast_i_fu_483_p1[12]),
        .I5(p_shl_cast_i_fu_429_p1[12]),
        .O(\tmp_119_i_reg_740[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \tmp_119_i_reg_740[0]_i_5 
       (.I0(p_shl3_cast_i_fu_483_p1[10]),
        .I1(p_shl_cast_i_fu_429_p1[9]),
        .I2(p_shl3_cast_i_fu_483_p1[9]),
        .I3(p_shl_cast_i_fu_429_p1[8]),
        .I4(\tmp_119_i_reg_740[0]_i_13_n_0 ),
        .I5(\tmp_119_i_reg_740[0]_i_14_n_0 ),
        .O(\tmp_119_i_reg_740[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000151)) 
    \tmp_119_i_reg_740[0]_i_6 
       (.I0(p_shl_cast_i_fu_429_p1[11]),
        .I1(tmp_29_reg_681[7]),
        .I2(p_Result_s_reg_693),
        .I3(\abs_g_i_reg_745_reg[7]_i_11_n_4 ),
        .I4(p_shl_cast_i_fu_429_p1[10]),
        .I5(ap_block_pp0_stage0_subdone),
        .O(\tmp_119_i_reg_740[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_119_i_reg_740[0]_i_7 
       (.I0(p_shl3_cast_i_fu_483_p1[6]),
        .I1(p_shl_cast_i_fu_429_p1[5]),
        .I2(p_shl3_cast_i_fu_483_p1[5]),
        .I3(p_shl_cast_i_fu_429_p1[4]),
        .I4(exitcond_i_reg_672_pp0_iter1_reg),
        .I5(p_shl3_cast_i_fu_483_p1[4]),
        .O(\tmp_119_i_reg_740[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_119_i_reg_740[0]_i_8 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .O(p_shl3_cast_i_fu_483_p1[16]));
  LUT6 #(
    .INIT(64'hFFFFFFE4E4FFE4E4)) 
    \tmp_119_i_reg_740[0]_i_9 
       (.I0(p_Result_2_reg_698),
        .I1(tmp_30_reg_687[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[13]),
        .I5(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .O(\tmp_119_i_reg_740[0]_i_9_n_0 ));
  FDRE \tmp_119_i_reg_740_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_119_i_reg_740[0]_i_1_n_0 ),
        .Q(\tmp_119_i_reg_740_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[0] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[0]),
        .Q(tmp_29_reg_681[0]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[10] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[10]),
        .Q(tmp_29_reg_681[10]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[13] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[11]),
        .Q(tmp_29_reg_681[13]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[1] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[1]),
        .Q(tmp_29_reg_681[1]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[2] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[2]),
        .Q(tmp_29_reg_681[2]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[3] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[3]),
        .Q(tmp_29_reg_681[3]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[4] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[4]),
        .Q(tmp_29_reg_681[4]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[5] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[5]),
        .Q(tmp_29_reg_681[5]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[6] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[6]),
        .Q(tmp_29_reg_681[6]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[7] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[7]),
        .Q(tmp_29_reg_681[7]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[8] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[8]),
        .Q(tmp_29_reg_681[8]),
        .R(1'b0));
  FDRE \tmp_29_reg_681_reg[9] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gx_data_stream_dout[9]),
        .Q(tmp_29_reg_681[9]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[0] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[0]),
        .Q(tmp_30_reg_687[0]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[10] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[10]),
        .Q(tmp_30_reg_687[10]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[13] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[11]),
        .Q(tmp_30_reg_687[13]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[1] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[1]),
        .Q(tmp_30_reg_687[1]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[2] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[2]),
        .Q(tmp_30_reg_687[2]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[3] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[3]),
        .Q(tmp_30_reg_687[3]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[4] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[4]),
        .Q(tmp_30_reg_687[4]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[5] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[5]),
        .Q(tmp_30_reg_687[5]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[6] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[6]),
        .Q(tmp_30_reg_687[6]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[7] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[7]),
        .Q(tmp_30_reg_687[7]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[8] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[8]),
        .Q(tmp_30_reg_687[8]),
        .R(1'b0));
  FDRE \tmp_30_reg_687_reg[9] 
       (.C(ap_clk),
        .CE(or_cond19_i_reg_7030),
        .D(sobel_gy_data_stream_dout[9]),
        .Q(tmp_30_reg_687[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_i_reg_721[0]_i_1 
       (.I0(exitcond_i_reg_672_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone),
        .O(abs_g_i_reg_7450));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \tmp_i_reg_721[0]_i_10 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_4 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .I3(p_shl_cast_i_fu_429_p1[15]),
        .I4(p_shl3_cast_i_fu_483_p1[14]),
        .I5(p_shl_cast_i_fu_429_p1[14]),
        .O(\tmp_i_reg_721[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_i_reg_721[0]_i_11 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[9]),
        .I3(p_shl_cast_i_fu_429_p1[13]),
        .I4(p_shl3_cast_i_fu_483_p1[12]),
        .I5(p_shl_cast_i_fu_429_p1[12]),
        .O(\tmp_i_reg_721[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF00005404)) 
    \tmp_i_reg_721[0]_i_12 
       (.I0(p_shl_cast_i_fu_429_p1[10]),
        .I1(tmp_29_reg_681[6]),
        .I2(p_Result_s_reg_693),
        .I3(\abs_g_i_reg_745_reg[7]_i_11_n_5 ),
        .I4(p_shl_cast_i_fu_429_p1[11]),
        .I5(p_shl3_cast_i_fu_483_p1[11]),
        .O(\tmp_i_reg_721[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF00005404)) 
    \tmp_i_reg_721[0]_i_13 
       (.I0(p_shl_cast_i_fu_429_p1[8]),
        .I1(tmp_29_reg_681[4]),
        .I2(p_Result_s_reg_693),
        .I3(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .I4(p_shl_cast_i_fu_429_p1[9]),
        .I5(p_shl3_cast_i_fu_483_p1[9]),
        .O(\tmp_i_reg_721[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF00005404)) 
    \tmp_i_reg_721[0]_i_14 
       (.I0(p_shl_cast_i_fu_429_p1[6]),
        .I1(tmp_29_reg_681[2]),
        .I2(p_Result_s_reg_693),
        .I3(\abs_g_i_reg_745_reg[3]_i_11_n_5 ),
        .I4(p_shl_cast_i_fu_429_p1[7]),
        .I5(p_shl3_cast_i_fu_483_p1[7]),
        .O(\tmp_i_reg_721[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h4F044F4F4F040404)) 
    \tmp_i_reg_721[0]_i_15 
       (.I0(p_shl_cast_i_fu_429_p1[4]),
        .I1(p_shl3_cast_i_fu_483_p1[4]),
        .I2(p_shl_cast_i_fu_429_p1[5]),
        .I3(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .I4(p_Result_s_reg_693),
        .I5(tmp_29_reg_681[1]),
        .O(\tmp_i_reg_721[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_i_reg_721[0]_i_16 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_4 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[7]),
        .I3(p_shl_cast_i_fu_429_p1[11]),
        .I4(p_shl3_cast_i_fu_483_p1[10]),
        .I5(p_shl_cast_i_fu_429_p1[10]),
        .O(\tmp_i_reg_721[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_i_reg_721[0]_i_17 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[5]),
        .I3(p_shl_cast_i_fu_429_p1[9]),
        .I4(p_shl3_cast_i_fu_483_p1[8]),
        .I5(p_shl_cast_i_fu_429_p1[8]),
        .O(\tmp_i_reg_721[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_i_reg_721[0]_i_18 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_4 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[3]),
        .I3(p_shl_cast_i_fu_429_p1[7]),
        .I4(p_shl3_cast_i_fu_483_p1[6]),
        .I5(p_shl_cast_i_fu_429_p1[6]),
        .O(\tmp_i_reg_721[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_i_reg_721[0]_i_19 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[1]),
        .I3(p_shl_cast_i_fu_429_p1[5]),
        .I4(p_shl3_cast_i_fu_483_p1[4]),
        .I5(p_shl_cast_i_fu_429_p1[4]),
        .O(\tmp_i_reg_721[0]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_i_reg_721[0]_i_22 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .I1(tmp_30_reg_687[13]),
        .I2(p_Result_2_reg_698),
        .O(p_shl_cast_i_fu_429_p1[17]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \tmp_i_reg_721[0]_i_24 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_4 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .O(p_shl3_cast_i_fu_483_p1[15]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_i_reg_721[0]_i_25 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[9]),
        .O(p_shl3_cast_i_fu_483_p1[13]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_i_reg_721[0]_i_26 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_5 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[10]),
        .O(p_shl3_cast_i_fu_483_p1[14]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_i_reg_721[0]_i_27 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[8]),
        .O(p_shl3_cast_i_fu_483_p1[12]));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_i_reg_721[0]_i_28 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_4 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[7]),
        .O(p_shl3_cast_i_fu_483_p1[11]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_i_reg_721[0]_i_29 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_4 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[3]),
        .O(p_shl3_cast_i_fu_483_p1[7]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_i_reg_721[0]_i_30 
       (.I0(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[4]),
        .O(p_shl3_cast_i_fu_483_p1[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_31 
       (.I0(tmp_29_reg_681[13]),
        .O(\tmp_i_reg_721[0]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_32 
       (.I0(tmp_29_reg_681[13]),
        .O(\tmp_i_reg_721[0]_i_32_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_33 
       (.I0(tmp_29_reg_681[13]),
        .O(\tmp_i_reg_721[0]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_34 
       (.I0(tmp_30_reg_687[13]),
        .O(\tmp_i_reg_721[0]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_35 
       (.I0(tmp_30_reg_687[13]),
        .O(\tmp_i_reg_721[0]_i_35_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_36 
       (.I0(tmp_30_reg_687[13]),
        .O(\tmp_i_reg_721[0]_i_36_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_37 
       (.I0(tmp_29_reg_681[13]),
        .O(\tmp_i_reg_721[0]_i_37_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_38 
       (.I0(tmp_29_reg_681[10]),
        .O(\tmp_i_reg_721[0]_i_38_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_39 
       (.I0(tmp_29_reg_681[9]),
        .O(\tmp_i_reg_721[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h000000E4E400E4E4)) 
    \tmp_i_reg_721[0]_i_4 
       (.I0(p_Result_s_reg_693),
        .I1(tmp_29_reg_681[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .I3(p_Result_2_reg_698),
        .I4(tmp_30_reg_687[13]),
        .I5(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .O(\tmp_i_reg_721[0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_721[0]_i_40 
       (.I0(tmp_29_reg_681[8]),
        .O(\tmp_i_reg_721[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h2F022F023F3F0000)) 
    \tmp_i_reg_721[0]_i_5 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .I1(p_shl_cast_i_fu_429_p1[16]),
        .I2(p_shl_cast_i_fu_429_p1[17]),
        .I3(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .I4(tmp_29_reg_681[13]),
        .I5(p_Result_s_reg_693),
        .O(\tmp_i_reg_721[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF00005404)) 
    \tmp_i_reg_721[0]_i_6 
       (.I0(p_shl_cast_i_fu_429_p1[14]),
        .I1(tmp_29_reg_681[10]),
        .I2(p_Result_s_reg_693),
        .I3(\tmp_i_reg_721_reg[0]_i_23_n_5 ),
        .I4(p_shl_cast_i_fu_429_p1[15]),
        .I5(p_shl3_cast_i_fu_483_p1[15]),
        .O(\tmp_i_reg_721[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5404FFFF00005404)) 
    \tmp_i_reg_721[0]_i_7 
       (.I0(p_shl_cast_i_fu_429_p1[12]),
        .I1(tmp_29_reg_681[8]),
        .I2(p_Result_s_reg_693),
        .I3(\tmp_i_reg_721_reg[0]_i_23_n_7 ),
        .I4(p_shl_cast_i_fu_429_p1[13]),
        .I5(p_shl3_cast_i_fu_483_p1[13]),
        .O(\tmp_i_reg_721[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hE4E4E41B1BE41B1B)) 
    \tmp_i_reg_721[0]_i_8 
       (.I0(p_Result_2_reg_698),
        .I1(tmp_30_reg_687[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[13]),
        .I5(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .O(\tmp_i_reg_721[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h9090CC0009090033)) 
    \tmp_i_reg_721[0]_i_9 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .I1(p_shl_cast_i_fu_429_p1[17]),
        .I2(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .I3(tmp_29_reg_681[13]),
        .I4(p_Result_s_reg_693),
        .I5(p_shl_cast_i_fu_429_p1[16]),
        .O(\tmp_i_reg_721[0]_i_9_n_0 ));
  FDRE \tmp_i_reg_721_reg[0] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(tmp_i_fu_389_p2),
        .Q(tmp_i_reg_721),
        .R(1'b0));
  CARRY4 \tmp_i_reg_721_reg[0]_i_2 
       (.CI(\tmp_i_reg_721_reg[0]_i_3_n_0 ),
        .CO({tmp_i_fu_389_p2,\tmp_i_reg_721_reg[0]_i_2_n_1 ,\tmp_i_reg_721_reg[0]_i_2_n_2 ,\tmp_i_reg_721_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_i_reg_721[0]_i_4_n_0 ,\tmp_i_reg_721[0]_i_5_n_0 ,\tmp_i_reg_721[0]_i_6_n_0 ,\tmp_i_reg_721[0]_i_7_n_0 }),
        .O(\NLW_tmp_i_reg_721_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_i_reg_721[0]_i_8_n_0 ,\tmp_i_reg_721[0]_i_9_n_0 ,\tmp_i_reg_721[0]_i_10_n_0 ,\tmp_i_reg_721[0]_i_11_n_0 }));
  CARRY4 \tmp_i_reg_721_reg[0]_i_20 
       (.CI(\tmp_i_reg_721_reg[0]_i_23_n_0 ),
        .CO({\NLW_tmp_i_reg_721_reg[0]_i_20_CO_UNCONNECTED [3:2],\tmp_i_reg_721_reg[0]_i_20_n_2 ,\tmp_i_reg_721_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_i_reg_721_reg[0]_i_20_O_UNCONNECTED [3],\tmp_i_reg_721_reg[0]_i_20_n_5 ,\tmp_i_reg_721_reg[0]_i_20_n_6 ,\tmp_i_reg_721_reg[0]_i_20_n_7 }),
        .S({1'b0,\tmp_i_reg_721[0]_i_31_n_0 ,\tmp_i_reg_721[0]_i_32_n_0 ,\tmp_i_reg_721[0]_i_33_n_0 }));
  CARRY4 \tmp_i_reg_721_reg[0]_i_21 
       (.CI(\abs_g_i_reg_745_reg[11]_i_10_n_0 ),
        .CO({\NLW_tmp_i_reg_721_reg[0]_i_21_CO_UNCONNECTED [3:2],\tmp_i_reg_721_reg[0]_i_21_n_2 ,\tmp_i_reg_721_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_i_reg_721_reg[0]_i_21_O_UNCONNECTED [3],\tmp_i_reg_721_reg[0]_i_21_n_5 ,\tmp_i_reg_721_reg[0]_i_21_n_6 ,\tmp_i_reg_721_reg[0]_i_21_n_7 }),
        .S({1'b0,\tmp_i_reg_721[0]_i_34_n_0 ,\tmp_i_reg_721[0]_i_35_n_0 ,\tmp_i_reg_721[0]_i_36_n_0 }));
  CARRY4 \tmp_i_reg_721_reg[0]_i_23 
       (.CI(\abs_g_i_reg_745_reg[7]_i_11_n_0 ),
        .CO({\tmp_i_reg_721_reg[0]_i_23_n_0 ,\tmp_i_reg_721_reg[0]_i_23_n_1 ,\tmp_i_reg_721_reg[0]_i_23_n_2 ,\tmp_i_reg_721_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\tmp_i_reg_721_reg[0]_i_23_n_4 ,\tmp_i_reg_721_reg[0]_i_23_n_5 ,\tmp_i_reg_721_reg[0]_i_23_n_6 ,\tmp_i_reg_721_reg[0]_i_23_n_7 }),
        .S({\tmp_i_reg_721[0]_i_37_n_0 ,\tmp_i_reg_721[0]_i_38_n_0 ,\tmp_i_reg_721[0]_i_39_n_0 ,\tmp_i_reg_721[0]_i_40_n_0 }));
  CARRY4 \tmp_i_reg_721_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\tmp_i_reg_721_reg[0]_i_3_n_0 ,\tmp_i_reg_721_reg[0]_i_3_n_1 ,\tmp_i_reg_721_reg[0]_i_3_n_2 ,\tmp_i_reg_721_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_i_reg_721[0]_i_12_n_0 ,\tmp_i_reg_721[0]_i_13_n_0 ,\tmp_i_reg_721[0]_i_14_n_0 ,\tmp_i_reg_721[0]_i_15_n_0 }),
        .O(\NLW_tmp_i_reg_721_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_i_reg_721[0]_i_16_n_0 ,\tmp_i_reg_721[0]_i_17_n_0 ,\tmp_i_reg_721[0]_i_18_n_0 ,\tmp_i_reg_721[0]_i_19_n_0 }));
  LUT6 #(
    .INIT(64'hD2D2CC002D2D33FF)) 
    \ult_reg_729[0]_i_10 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .I1(tmp_116_i_fu_445_p2[15]),
        .I2(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .I3(tmp_29_reg_681[13]),
        .I4(p_Result_s_reg_693),
        .I5(tmp_116_i_fu_445_p2[16]),
        .O(\ult_reg_729[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ult_reg_729[0]_i_12 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .I1(tmp_30_reg_687[13]),
        .I2(p_Result_2_reg_698),
        .O(\ult_reg_729[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ult_reg_729[0]_i_13 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .I1(tmp_30_reg_687[13]),
        .I2(p_Result_2_reg_698),
        .O(\ult_reg_729[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ult_reg_729[0]_i_14 
       (.I0(p_Result_2_reg_698),
        .I1(tmp_30_reg_687[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .O(\ult_reg_729[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h1B)) 
    \ult_reg_729[0]_i_15 
       (.I0(p_Result_2_reg_698),
        .I1(tmp_30_reg_687[13]),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .O(\ult_reg_729[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h770F110F)) 
    \ult_reg_729[0]_i_17 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .I1(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .I2(tmp_29_reg_681[13]),
        .I3(p_Result_s_reg_693),
        .I4(tmp_116_i_fu_445_p2[14]),
        .O(\ult_reg_729[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h770F110F)) 
    \ult_reg_729[0]_i_18 
       (.I0(\tmp_i_reg_721_reg[0]_i_23_n_4 ),
        .I1(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .I2(tmp_29_reg_681[13]),
        .I3(p_Result_s_reg_693),
        .I4(tmp_116_i_fu_445_p2[13]),
        .O(\ult_reg_729[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h3F3F55FF03030055)) 
    \ult_reg_729[0]_i_19 
       (.I0(tmp_29_reg_681[10]),
        .I1(\tmp_i_reg_721_reg[0]_i_23_n_5 ),
        .I2(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .I3(tmp_29_reg_681[13]),
        .I4(p_Result_s_reg_693),
        .I5(tmp_116_i_fu_445_p2[12]),
        .O(\ult_reg_729[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h3F3F55FF03030055)) 
    \ult_reg_729[0]_i_20 
       (.I0(tmp_29_reg_681[9]),
        .I1(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .I2(\tmp_i_reg_721_reg[0]_i_23_n_4 ),
        .I3(tmp_29_reg_681[13]),
        .I4(p_Result_s_reg_693),
        .I5(tmp_116_i_fu_445_p2[11]),
        .O(\ult_reg_729[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h2BD4D42B)) 
    \ult_reg_729[0]_i_21 
       (.I0(tmp_116_i_fu_445_p2[14]),
        .I1(p_shl3_cast_i_fu_483_p1[18]),
        .I2(p_shl3_cast_i_fu_483_p1[16]),
        .I3(p_shl3_cast_i_fu_483_p1[17]),
        .I4(tmp_116_i_fu_445_p2[15]),
        .O(\ult_reg_729[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h65959A6A)) 
    \ult_reg_729[0]_i_22 
       (.I0(\ult_reg_729[0]_i_18_n_0 ),
        .I1(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .I2(p_Result_s_reg_693),
        .I3(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .I4(tmp_116_i_fu_445_p2[14]),
        .O(\ult_reg_729[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h65959A6A)) 
    \ult_reg_729[0]_i_23 
       (.I0(\ult_reg_729[0]_i_19_n_0 ),
        .I1(\tmp_i_reg_721_reg[0]_i_23_n_4 ),
        .I2(p_Result_s_reg_693),
        .I3(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .I4(tmp_116_i_fu_445_p2[13]),
        .O(\ult_reg_729[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h569AA965A965569A)) 
    \ult_reg_729[0]_i_24 
       (.I0(\ult_reg_729[0]_i_20_n_0 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[13]),
        .I3(\tmp_i_reg_721_reg[0]_i_20_n_7 ),
        .I4(p_shl3_cast_i_fu_483_p1[14]),
        .I5(tmp_116_i_fu_445_p2[12]),
        .O(\ult_reg_729[0]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ult_reg_729[0]_i_26 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_7 ),
        .I1(tmp_30_reg_687[13]),
        .I2(p_Result_2_reg_698),
        .O(\ult_reg_729[0]_i_26_n_0 ));
  LUT3 #(
    .INIT(8'hAC)) 
    \ult_reg_729[0]_i_27 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_4 ),
        .I1(tmp_30_reg_687[13]),
        .I2(p_Result_2_reg_698),
        .O(\ult_reg_729[0]_i_27_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_28 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_5 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[10]),
        .O(\ult_reg_729[0]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_29 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_6 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[9]),
        .O(\ult_reg_729[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_729[0]_i_3 
       (.I0(\ult_reg_729_reg[0]_i_4_n_1 ),
        .O(tmp_116_i_fu_445_p2[20]));
  LUT3 #(
    .INIT(8'hB7)) 
    \ult_reg_729[0]_i_30 
       (.I0(\tmp_i_reg_721_reg[0]_i_21_n_7 ),
        .I1(p_Result_2_reg_698),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_5 ),
        .O(\ult_reg_729[0]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'hB7)) 
    \ult_reg_729[0]_i_31 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_4 ),
        .I1(p_Result_2_reg_698),
        .I2(\tmp_i_reg_721_reg[0]_i_21_n_6 ),
        .O(\ult_reg_729[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \ult_reg_729[0]_i_32 
       (.I0(tmp_30_reg_687[10]),
        .I1(\abs_g_i_reg_745_reg[11]_i_10_n_5 ),
        .I2(p_Result_2_reg_698),
        .I3(tmp_30_reg_687[13]),
        .I4(\tmp_i_reg_721_reg[0]_i_21_n_7 ),
        .O(\ult_reg_729[0]_i_32_n_0 ));
  LUT5 #(
    .INIT(32'hCAC53A35)) 
    \ult_reg_729[0]_i_33 
       (.I0(tmp_30_reg_687[9]),
        .I1(\abs_g_i_reg_745_reg[11]_i_10_n_6 ),
        .I2(p_Result_2_reg_698),
        .I3(tmp_30_reg_687[13]),
        .I4(\abs_g_i_reg_745_reg[11]_i_10_n_4 ),
        .O(\ult_reg_729[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \ult_reg_729[0]_i_35 
       (.I0(tmp_29_reg_681[8]),
        .I1(\tmp_i_reg_721_reg[0]_i_23_n_7 ),
        .I2(\tmp_i_reg_721_reg[0]_i_23_n_5 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[10]),
        .I5(tmp_116_i_fu_445_p2[10]),
        .O(\ult_reg_729[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \ult_reg_729[0]_i_36 
       (.I0(tmp_29_reg_681[7]),
        .I1(\abs_g_i_reg_745_reg[7]_i_11_n_4 ),
        .I2(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[9]),
        .I5(tmp_116_i_fu_445_p2[9]),
        .O(\ult_reg_729[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \ult_reg_729[0]_i_37 
       (.I0(tmp_29_reg_681[6]),
        .I1(\abs_g_i_reg_745_reg[7]_i_11_n_5 ),
        .I2(\tmp_i_reg_721_reg[0]_i_23_n_7 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[8]),
        .I5(tmp_116_i_fu_445_p2[8]),
        .O(\ult_reg_729[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \ult_reg_729[0]_i_38 
       (.I0(tmp_29_reg_681[5]),
        .I1(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .I2(\abs_g_i_reg_745_reg[7]_i_11_n_4 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[7]),
        .I5(tmp_116_i_fu_445_p2[7]),
        .O(\ult_reg_729[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \ult_reg_729[0]_i_39 
       (.I0(\ult_reg_729[0]_i_35_n_0 ),
        .I1(p_shl3_cast_i_fu_483_p1[15]),
        .I2(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[9]),
        .I5(tmp_116_i_fu_445_p2[11]),
        .O(\ult_reg_729[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h56A6A959A95956A6)) 
    \ult_reg_729[0]_i_40 
       (.I0(\ult_reg_729[0]_i_36_n_0 ),
        .I1(tmp_29_reg_681[10]),
        .I2(p_Result_s_reg_693),
        .I3(\tmp_i_reg_721_reg[0]_i_23_n_5 ),
        .I4(p_shl3_cast_i_fu_483_p1[12]),
        .I5(tmp_116_i_fu_445_p2[10]),
        .O(\ult_reg_729[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'h56A6A959A95956A6)) 
    \ult_reg_729[0]_i_41 
       (.I0(\ult_reg_729[0]_i_37_n_0 ),
        .I1(tmp_29_reg_681[9]),
        .I2(p_Result_s_reg_693),
        .I3(\tmp_i_reg_721_reg[0]_i_23_n_6 ),
        .I4(p_shl3_cast_i_fu_483_p1[11]),
        .I5(tmp_116_i_fu_445_p2[9]),
        .O(\ult_reg_729[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h56A6A959A95956A6)) 
    \ult_reg_729[0]_i_42 
       (.I0(\ult_reg_729[0]_i_38_n_0 ),
        .I1(tmp_29_reg_681[8]),
        .I2(p_Result_s_reg_693),
        .I3(\tmp_i_reg_721_reg[0]_i_23_n_7 ),
        .I4(p_shl3_cast_i_fu_483_p1[10]),
        .I5(tmp_116_i_fu_445_p2[8]),
        .O(\ult_reg_729[0]_i_42_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ult_reg_729[0]_i_43 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .O(p_shl3_cast_i_fu_483_p1[18]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \ult_reg_729[0]_i_44 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .O(p_shl3_cast_i_fu_483_p1[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_46 
       (.I0(\abs_g_i_reg_745_reg[11]_i_10_n_7 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[8]),
        .O(\ult_reg_729[0]_i_46_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_47 
       (.I0(\abs_g_i_reg_745_reg[7]_i_10_n_4 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[7]),
        .O(\ult_reg_729[0]_i_47_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_48 
       (.I0(\abs_g_i_reg_745_reg[7]_i_10_n_5 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[6]),
        .O(\ult_reg_729[0]_i_48_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_49 
       (.I0(\abs_g_i_reg_745_reg[7]_i_10_n_6 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[5]),
        .O(\ult_reg_729[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ult_reg_729[0]_i_50 
       (.I0(tmp_30_reg_687[8]),
        .I1(\abs_g_i_reg_745_reg[11]_i_10_n_7 ),
        .I2(tmp_30_reg_687[10]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[11]_i_10_n_5 ),
        .O(\ult_reg_729[0]_i_50_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ult_reg_729[0]_i_51 
       (.I0(tmp_30_reg_687[7]),
        .I1(\abs_g_i_reg_745_reg[7]_i_10_n_4 ),
        .I2(tmp_30_reg_687[9]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[11]_i_10_n_6 ),
        .O(\ult_reg_729[0]_i_51_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ult_reg_729[0]_i_52 
       (.I0(tmp_30_reg_687[6]),
        .I1(\abs_g_i_reg_745_reg[7]_i_10_n_5 ),
        .I2(tmp_30_reg_687[8]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[11]_i_10_n_7 ),
        .O(\ult_reg_729[0]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ult_reg_729[0]_i_53 
       (.I0(tmp_30_reg_687[5]),
        .I1(\abs_g_i_reg_745_reg[7]_i_10_n_6 ),
        .I2(tmp_30_reg_687[7]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[7]_i_10_n_4 ),
        .O(\ult_reg_729[0]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \ult_reg_729[0]_i_55 
       (.I0(tmp_29_reg_681[4]),
        .I1(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .I2(\abs_g_i_reg_745_reg[7]_i_11_n_5 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[6]),
        .I5(tmp_116_i_fu_445_p2[6]),
        .O(\ult_reg_729[0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \ult_reg_729[0]_i_56 
       (.I0(tmp_29_reg_681[3]),
        .I1(\abs_g_i_reg_745_reg[3]_i_11_n_4 ),
        .I2(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[5]),
        .I5(tmp_116_i_fu_445_p2[5]),
        .O(\ult_reg_729[0]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \ult_reg_729[0]_i_57 
       (.I0(tmp_29_reg_681[2]),
        .I1(\abs_g_i_reg_745_reg[3]_i_11_n_5 ),
        .I2(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[4]),
        .I5(tmp_116_i_fu_445_p2[4]),
        .O(\ult_reg_729[0]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'h3F553FFF03000355)) 
    \ult_reg_729[0]_i_58 
       (.I0(tmp_29_reg_681[1]),
        .I1(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .I2(\abs_g_i_reg_745_reg[3]_i_11_n_4 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[3]),
        .I5(tmp_116_i_fu_445_p2[3]),
        .O(\ult_reg_729[0]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \ult_reg_729[0]_i_59 
       (.I0(\ult_reg_729[0]_i_55_n_0 ),
        .I1(p_shl3_cast_i_fu_483_p1[11]),
        .I2(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[5]),
        .I5(tmp_116_i_fu_445_p2[7]),
        .O(\ult_reg_729[0]_i_59_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_729[0]_i_6 
       (.I0(\ult_reg_729_reg[0]_i_4_n_1 ),
        .O(\ult_reg_729[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h56A6A959A95956A6)) 
    \ult_reg_729[0]_i_60 
       (.I0(\ult_reg_729[0]_i_56_n_0 ),
        .I1(tmp_29_reg_681[6]),
        .I2(p_Result_s_reg_693),
        .I3(\abs_g_i_reg_745_reg[7]_i_11_n_5 ),
        .I4(p_shl3_cast_i_fu_483_p1[8]),
        .I5(tmp_116_i_fu_445_p2[6]),
        .O(\ult_reg_729[0]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'h56A6A959A95956A6)) 
    \ult_reg_729[0]_i_61 
       (.I0(\ult_reg_729[0]_i_57_n_0 ),
        .I1(tmp_29_reg_681[5]),
        .I2(p_Result_s_reg_693),
        .I3(\abs_g_i_reg_745_reg[7]_i_11_n_6 ),
        .I4(p_shl3_cast_i_fu_483_p1[7]),
        .I5(tmp_116_i_fu_445_p2[5]),
        .O(\ult_reg_729[0]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'h56A6A959A95956A6)) 
    \ult_reg_729[0]_i_62 
       (.I0(\ult_reg_729[0]_i_58_n_0 ),
        .I1(tmp_29_reg_681[4]),
        .I2(p_Result_s_reg_693),
        .I3(\abs_g_i_reg_745_reg[7]_i_11_n_7 ),
        .I4(p_shl3_cast_i_fu_483_p1[6]),
        .I5(tmp_116_i_fu_445_p2[4]),
        .O(\ult_reg_729[0]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_64 
       (.I0(\abs_g_i_reg_745_reg[7]_i_10_n_7 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[4]),
        .O(\ult_reg_729[0]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_65 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_4 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[3]),
        .O(\ult_reg_729[0]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_66 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[2]),
        .O(\ult_reg_729[0]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_67 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_6 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[1]),
        .O(\ult_reg_729[0]_i_67_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ult_reg_729[0]_i_68 
       (.I0(tmp_30_reg_687[4]),
        .I1(\abs_g_i_reg_745_reg[7]_i_10_n_7 ),
        .I2(tmp_30_reg_687[6]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[7]_i_10_n_5 ),
        .O(\ult_reg_729[0]_i_68_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ult_reg_729[0]_i_69 
       (.I0(tmp_30_reg_687[3]),
        .I1(\abs_g_i_reg_745_reg[3]_i_10_n_4 ),
        .I2(tmp_30_reg_687[5]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[7]_i_10_n_6 ),
        .O(\ult_reg_729[0]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'hABEF)) 
    \ult_reg_729[0]_i_7 
       (.I0(tmp_116_i_fu_445_p2[15]),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[13]),
        .I3(\tmp_i_reg_721_reg[0]_i_20_n_6 ),
        .O(\ult_reg_729[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ult_reg_729[0]_i_70 
       (.I0(tmp_30_reg_687[2]),
        .I1(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .I2(tmp_30_reg_687[4]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[7]_i_10_n_7 ),
        .O(\ult_reg_729[0]_i_70_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ult_reg_729[0]_i_71 
       (.I0(tmp_30_reg_687[1]),
        .I1(\abs_g_i_reg_745_reg[3]_i_10_n_6 ),
        .I2(tmp_30_reg_687[3]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[3]_i_10_n_4 ),
        .O(\ult_reg_729[0]_i_71_n_0 ));
  LUT5 #(
    .INIT(32'h335FFF5F)) 
    \ult_reg_729[0]_i_72 
       (.I0(tmp_29_reg_681[2]),
        .I1(\abs_g_i_reg_745_reg[3]_i_11_n_5 ),
        .I2(tmp_29_reg_681[0]),
        .I3(p_Result_s_reg_693),
        .I4(\abs_g_i_reg_745_reg[3]_i_11_n_7 ),
        .O(\ult_reg_729[0]_i_72_n_0 ));
  LUT6 #(
    .INIT(64'h6966699996999666)) 
    \ult_reg_729[0]_i_73 
       (.I0(\ult_reg_729[0]_i_72_n_0 ),
        .I1(p_shl3_cast_i_fu_483_p1[7]),
        .I2(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .I3(p_Result_s_reg_693),
        .I4(tmp_29_reg_681[1]),
        .I5(tmp_116_i_fu_445_p2[3]),
        .O(\ult_reg_729[0]_i_73_n_0 ));
  LUT6 #(
    .INIT(64'h478B74B8B8748B47)) 
    \ult_reg_729[0]_i_74 
       (.I0(\abs_g_i_reg_745_reg[3]_i_11_n_7 ),
        .I1(p_Result_s_reg_693),
        .I2(tmp_29_reg_681[0]),
        .I3(\abs_g_i_reg_745_reg[3]_i_11_n_5 ),
        .I4(tmp_29_reg_681[2]),
        .I5(tmp_116_i_fu_445_p2[2]),
        .O(\ult_reg_729[0]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ult_reg_729[0]_i_75 
       (.I0(tmp_29_reg_681[1]),
        .I1(p_Result_s_reg_693),
        .I2(\abs_g_i_reg_745_reg[3]_i_11_n_6 ),
        .O(\ult_reg_729[0]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ult_reg_729[0]_i_76 
       (.I0(tmp_29_reg_681[0]),
        .I1(p_Result_s_reg_693),
        .I2(\abs_g_i_reg_745_reg[3]_i_11_n_7 ),
        .O(\ult_reg_729[0]_i_76_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_77 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_7 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[0]),
        .O(\ult_reg_729[0]_i_77_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ult_reg_729[0]_i_78 
       (.I0(tmp_30_reg_687[0]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_7 ),
        .O(\ult_reg_729[0]_i_78_n_0 ));
  LUT5 #(
    .INIT(32'hCCA533A5)) 
    \ult_reg_729[0]_i_79 
       (.I0(tmp_30_reg_687[0]),
        .I1(\abs_g_i_reg_745_reg[3]_i_10_n_7 ),
        .I2(tmp_30_reg_687[2]),
        .I3(p_Result_2_reg_698),
        .I4(\abs_g_i_reg_745_reg[3]_i_10_n_5 ),
        .O(\ult_reg_729[0]_i_79_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ult_reg_729[0]_i_8 
       (.I0(tmp_116_i_fu_445_p2[18]),
        .O(\ult_reg_729[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \ult_reg_729[0]_i_80 
       (.I0(tmp_30_reg_687[1]),
        .I1(p_Result_2_reg_698),
        .I2(\abs_g_i_reg_745_reg[3]_i_10_n_6 ),
        .O(\ult_reg_729[0]_i_80_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \ult_reg_729[0]_i_81 
       (.I0(\abs_g_i_reg_745_reg[3]_i_10_n_7 ),
        .I1(p_Result_2_reg_698),
        .I2(tmp_30_reg_687[0]),
        .O(\ult_reg_729[0]_i_81_n_0 ));
  LUT5 #(
    .INIT(32'h00ACFF53)) 
    \ult_reg_729[0]_i_9 
       (.I0(\tmp_i_reg_721_reg[0]_i_20_n_5 ),
        .I1(tmp_29_reg_681[13]),
        .I2(p_Result_s_reg_693),
        .I3(tmp_116_i_fu_445_p2[16]),
        .I4(tmp_116_i_fu_445_p2[17]),
        .O(\ult_reg_729[0]_i_9_n_0 ));
  FDRE \ult_reg_729_reg[0] 
       (.C(ap_clk),
        .CE(abs_g_i_reg_7450),
        .D(ult_fu_451_p2),
        .Q(ult_reg_729),
        .R(1'b0));
  CARRY4 \ult_reg_729_reg[0]_i_1 
       (.CI(\ult_reg_729_reg[0]_i_2_n_0 ),
        .CO({\NLW_ult_reg_729_reg[0]_i_1_CO_UNCONNECTED [3:1],\ult_reg_729_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_116_i_fu_445_p2[20]}),
        .O({\NLW_ult_reg_729_reg[0]_i_1_O_UNCONNECTED [3:2],ult_fu_451_p2,\NLW_ult_reg_729_reg[0]_i_1_O_UNCONNECTED [0]}),
        .S({1'b0,1'b0,1'b1,\ult_reg_729_reg[0]_i_4_n_1 }));
  CARRY4 \ult_reg_729_reg[0]_i_11 
       (.CI(\ult_reg_729_reg[0]_i_25_n_0 ),
        .CO({\ult_reg_729_reg[0]_i_11_n_0 ,\ult_reg_729_reg[0]_i_11_n_1 ,\ult_reg_729_reg[0]_i_11_n_2 ,\ult_reg_729_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_729[0]_i_26_n_0 ,\ult_reg_729[0]_i_27_n_0 ,\ult_reg_729[0]_i_28_n_0 ,\ult_reg_729[0]_i_29_n_0 }),
        .O(tmp_116_i_fu_445_p2[16:13]),
        .S({\ult_reg_729[0]_i_30_n_0 ,\ult_reg_729[0]_i_31_n_0 ,\ult_reg_729[0]_i_32_n_0 ,\ult_reg_729[0]_i_33_n_0 }));
  CARRY4 \ult_reg_729_reg[0]_i_16 
       (.CI(\ult_reg_729_reg[0]_i_34_n_0 ),
        .CO({\ult_reg_729_reg[0]_i_16_n_0 ,\ult_reg_729_reg[0]_i_16_n_1 ,\ult_reg_729_reg[0]_i_16_n_2 ,\ult_reg_729_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_729[0]_i_35_n_0 ,\ult_reg_729[0]_i_36_n_0 ,\ult_reg_729[0]_i_37_n_0 ,\ult_reg_729[0]_i_38_n_0 }),
        .O(\NLW_ult_reg_729_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\ult_reg_729[0]_i_39_n_0 ,\ult_reg_729[0]_i_40_n_0 ,\ult_reg_729[0]_i_41_n_0 ,\ult_reg_729[0]_i_42_n_0 }));
  CARRY4 \ult_reg_729_reg[0]_i_2 
       (.CI(\ult_reg_729_reg[0]_i_5_n_0 ),
        .CO({\ult_reg_729_reg[0]_i_2_n_0 ,\ult_reg_729_reg[0]_i_2_n_1 ,\ult_reg_729_reg[0]_i_2_n_2 ,\ult_reg_729_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_729[0]_i_6_n_0 ,1'b1,tmp_116_i_fu_445_p2[17],\ult_reg_729[0]_i_7_n_0 }),
        .O(\NLW_ult_reg_729_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\ult_reg_729_reg[0]_i_4_n_1 ,\ult_reg_729[0]_i_8_n_0 ,\ult_reg_729[0]_i_9_n_0 ,\ult_reg_729[0]_i_10_n_0 }));
  CARRY4 \ult_reg_729_reg[0]_i_25 
       (.CI(\ult_reg_729_reg[0]_i_45_n_0 ),
        .CO({\ult_reg_729_reg[0]_i_25_n_0 ,\ult_reg_729_reg[0]_i_25_n_1 ,\ult_reg_729_reg[0]_i_25_n_2 ,\ult_reg_729_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_729[0]_i_46_n_0 ,\ult_reg_729[0]_i_47_n_0 ,\ult_reg_729[0]_i_48_n_0 ,\ult_reg_729[0]_i_49_n_0 }),
        .O(tmp_116_i_fu_445_p2[12:9]),
        .S({\ult_reg_729[0]_i_50_n_0 ,\ult_reg_729[0]_i_51_n_0 ,\ult_reg_729[0]_i_52_n_0 ,\ult_reg_729[0]_i_53_n_0 }));
  CARRY4 \ult_reg_729_reg[0]_i_34 
       (.CI(\ult_reg_729_reg[0]_i_54_n_0 ),
        .CO({\ult_reg_729_reg[0]_i_34_n_0 ,\ult_reg_729_reg[0]_i_34_n_1 ,\ult_reg_729_reg[0]_i_34_n_2 ,\ult_reg_729_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_729[0]_i_55_n_0 ,\ult_reg_729[0]_i_56_n_0 ,\ult_reg_729[0]_i_57_n_0 ,\ult_reg_729[0]_i_58_n_0 }),
        .O(\NLW_ult_reg_729_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({\ult_reg_729[0]_i_59_n_0 ,\ult_reg_729[0]_i_60_n_0 ,\ult_reg_729[0]_i_61_n_0 ,\ult_reg_729[0]_i_62_n_0 }));
  CARRY4 \ult_reg_729_reg[0]_i_4 
       (.CI(\ult_reg_729_reg[0]_i_11_n_0 ),
        .CO({\NLW_ult_reg_729_reg[0]_i_4_CO_UNCONNECTED [3],\ult_reg_729_reg[0]_i_4_n_1 ,\NLW_ult_reg_729_reg[0]_i_4_CO_UNCONNECTED [1],\ult_reg_729_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\ult_reg_729[0]_i_12_n_0 ,\ult_reg_729[0]_i_13_n_0 }),
        .O({\NLW_ult_reg_729_reg[0]_i_4_O_UNCONNECTED [3:2],tmp_116_i_fu_445_p2[18:17]}),
        .S({1'b0,1'b1,\ult_reg_729[0]_i_14_n_0 ,\ult_reg_729[0]_i_15_n_0 }));
  CARRY4 \ult_reg_729_reg[0]_i_45 
       (.CI(\ult_reg_729_reg[0]_i_63_n_0 ),
        .CO({\ult_reg_729_reg[0]_i_45_n_0 ,\ult_reg_729_reg[0]_i_45_n_1 ,\ult_reg_729_reg[0]_i_45_n_2 ,\ult_reg_729_reg[0]_i_45_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_729[0]_i_64_n_0 ,\ult_reg_729[0]_i_65_n_0 ,\ult_reg_729[0]_i_66_n_0 ,\ult_reg_729[0]_i_67_n_0 }),
        .O(tmp_116_i_fu_445_p2[8:5]),
        .S({\ult_reg_729[0]_i_68_n_0 ,\ult_reg_729[0]_i_69_n_0 ,\ult_reg_729[0]_i_70_n_0 ,\ult_reg_729[0]_i_71_n_0 }));
  CARRY4 \ult_reg_729_reg[0]_i_5 
       (.CI(\ult_reg_729_reg[0]_i_16_n_0 ),
        .CO({\ult_reg_729_reg[0]_i_5_n_0 ,\ult_reg_729_reg[0]_i_5_n_1 ,\ult_reg_729_reg[0]_i_5_n_2 ,\ult_reg_729_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_729[0]_i_17_n_0 ,\ult_reg_729[0]_i_18_n_0 ,\ult_reg_729[0]_i_19_n_0 ,\ult_reg_729[0]_i_20_n_0 }),
        .O(\NLW_ult_reg_729_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\ult_reg_729[0]_i_21_n_0 ,\ult_reg_729[0]_i_22_n_0 ,\ult_reg_729[0]_i_23_n_0 ,\ult_reg_729[0]_i_24_n_0 }));
  CARRY4 \ult_reg_729_reg[0]_i_54 
       (.CI(1'b0),
        .CO({\ult_reg_729_reg[0]_i_54_n_0 ,\ult_reg_729_reg[0]_i_54_n_1 ,\ult_reg_729_reg[0]_i_54_n_2 ,\ult_reg_729_reg[0]_i_54_n_3 }),
        .CYINIT(1'b1),
        .DI({\ult_reg_729[0]_i_72_n_0 ,tmp_116_i_fu_445_p2[2],1'b0,1'b0}),
        .O(\NLW_ult_reg_729_reg[0]_i_54_O_UNCONNECTED [3:0]),
        .S({\ult_reg_729[0]_i_73_n_0 ,\ult_reg_729[0]_i_74_n_0 ,\ult_reg_729[0]_i_75_n_0 ,\ult_reg_729[0]_i_76_n_0 }));
  CARRY4 \ult_reg_729_reg[0]_i_63 
       (.CI(1'b0),
        .CO({\ult_reg_729_reg[0]_i_63_n_0 ,\ult_reg_729_reg[0]_i_63_n_1 ,\ult_reg_729_reg[0]_i_63_n_2 ,\ult_reg_729_reg[0]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({\ult_reg_729[0]_i_77_n_0 ,1'b0,\ult_reg_729[0]_i_78_n_0 ,1'b0}),
        .O({tmp_116_i_fu_445_p2[4:2],\NLW_ult_reg_729_reg[0]_i_63_O_UNCONNECTED [0]}),
        .S({\ult_reg_729[0]_i_79_n_0 ,\ult_reg_729[0]_i_80_n_0 ,\ult_reg_729[0]_i_81_n_0 ,1'b0}));
endmodule

(* ORIG_REF_NAME = "hysteresis" *) 
module cv_ov5640_canny_edge_0_0_hysteresis
   (or_cond7_i_reg_954_pp0_iter2_reg,
    hysteresis_U0_threshold_high_read,
    ap_enable_reg_pp0_iter3_reg_0,
    \or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ,
    CO,
    Q,
    hysteresis_U0_ap_ready,
    hysteresis_U0_src_data_stream_V_read,
    mOutPtr110_out,
    \or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_1 ,
    \tmp_40_i_reg_958_reg[0]_0 ,
    mOutPtr110_out_0,
    internal_empty_n_reg,
    ap_clk,
    ret_V_fu_288_p2,
    ret_V_3_fu_298_p2,
    SS,
    ap_rst_n,
    \ap_CS_fsm_reg[0]_0 ,
    suppressed_cols_V_c_empty_n,
    hysteresis_U0_ap_start,
    suppressed_rows_V_c_empty_n,
    high_threshold_c_empty_n,
    low_threshold_c_empty_n,
    suppressed_data_stre_empty_n,
    canny_edges_data_str_full_n,
    CvtColor_1_U0_p_dst_data_stream_2_V_write,
    canny_edges_data_str_empty_n,
    \SRL_SIG_reg[0]_1 ,
    \mOutPtr_reg[3] ,
    start_for_hysteresis_U0_full_n,
    if_dout,
    \cols_V_reg_863_reg[31]_0 ,
    D,
    \ret_V_4_reg_883_reg[32]_0 ,
    \threshold_low_read_reg_840_reg[31]_0 ,
    \element_gd_i_fu_148_reg[13]_0 ,
    \threshold_high_read_reg_845_reg[31]_0 );
  output or_cond7_i_reg_954_pp0_iter2_reg;
  output hysteresis_U0_threshold_high_read;
  output ap_enable_reg_pp0_iter3_reg_0;
  output \or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ;
  output [0:0]CO;
  output [1:0]Q;
  output hysteresis_U0_ap_ready;
  output hysteresis_U0_src_data_stream_V_read;
  output mOutPtr110_out;
  output \or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_1 ;
  output \tmp_40_i_reg_958_reg[0]_0 ;
  output mOutPtr110_out_0;
  output internal_empty_n_reg;
  input ap_clk;
  input [32:0]ret_V_fu_288_p2;
  input [32:0]ret_V_3_fu_298_p2;
  input [0:0]SS;
  input ap_rst_n;
  input \ap_CS_fsm_reg[0]_0 ;
  input suppressed_cols_V_c_empty_n;
  input hysteresis_U0_ap_start;
  input suppressed_rows_V_c_empty_n;
  input high_threshold_c_empty_n;
  input low_threshold_c_empty_n;
  input suppressed_data_stre_empty_n;
  input canny_edges_data_str_full_n;
  input CvtColor_1_U0_p_dst_data_stream_2_V_write;
  input canny_edges_data_str_empty_n;
  input [0:0]\SRL_SIG_reg[0]_1 ;
  input \mOutPtr_reg[3] ;
  input start_for_hysteresis_U0_full_n;
  input [31:0]if_dout;
  input [31:0]\cols_V_reg_863_reg[31]_0 ;
  input [31:0]D;
  input [31:0]\ret_V_4_reg_883_reg[32]_0 ;
  input [31:0]\threshold_low_read_reg_840_reg[31]_0 ;
  input [13:0]\element_gd_i_fu_148_reg[13]_0 ;
  input [31:0]\threshold_high_read_reg_845_reg[31]_0 ;

  wire [0:0]CO;
  wire CvtColor_1_U0_p_dst_data_stream_2_V_write;
  wire [31:0]D;
  wire [1:0]Q;
  wire [0:0]\SRL_SIG_reg[0]_1 ;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_10__4_n_0 ;
  wire \ap_CS_fsm[2]_i_11__4_n_0 ;
  wire \ap_CS_fsm[2]_i_12__3_n_0 ;
  wire \ap_CS_fsm[2]_i_13__4_n_0 ;
  wire \ap_CS_fsm[2]_i_15__4_n_0 ;
  wire \ap_CS_fsm[2]_i_16__0_n_0 ;
  wire \ap_CS_fsm[2]_i_17__0_n_0 ;
  wire \ap_CS_fsm[2]_i_18__0_n_0 ;
  wire \ap_CS_fsm[2]_i_19__0_n_0 ;
  wire \ap_CS_fsm[2]_i_20__0_n_0 ;
  wire \ap_CS_fsm[2]_i_21_n_0 ;
  wire \ap_CS_fsm[2]_i_22__0_n_0 ;
  wire \ap_CS_fsm[2]_i_24__0_n_0 ;
  wire \ap_CS_fsm[2]_i_25__0_n_0 ;
  wire \ap_CS_fsm[2]_i_26__0_n_0 ;
  wire \ap_CS_fsm[2]_i_27__0_n_0 ;
  wire \ap_CS_fsm[2]_i_28__0_n_0 ;
  wire \ap_CS_fsm[2]_i_29__0_n_0 ;
  wire \ap_CS_fsm[2]_i_30__0_n_0 ;
  wire \ap_CS_fsm[2]_i_31__0_n_0 ;
  wire \ap_CS_fsm[2]_i_32__0_n_0 ;
  wire \ap_CS_fsm[2]_i_33__0_n_0 ;
  wire \ap_CS_fsm[2]_i_34__0_n_0 ;
  wire \ap_CS_fsm[2]_i_35__0_n_0 ;
  wire \ap_CS_fsm[2]_i_36__0_n_0 ;
  wire \ap_CS_fsm[2]_i_37__0_n_0 ;
  wire \ap_CS_fsm[2]_i_38_n_0 ;
  wire \ap_CS_fsm[2]_i_39_n_0 ;
  wire \ap_CS_fsm[2]_i_4__4_n_0 ;
  wire \ap_CS_fsm[2]_i_6__4_n_0 ;
  wire \ap_CS_fsm[2]_i_7__0_n_0 ;
  wire \ap_CS_fsm[2]_i_8__4_n_0 ;
  wire \ap_CS_fsm[2]_i_9__4_n_0 ;
  wire \ap_CS_fsm[3]_i_2__2_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[0]_0 ;
  wire \ap_CS_fsm_reg[2]_i_14_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_14_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_14_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_14_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_23_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_23_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_23_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_23_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_3__4_n_3 ;
  wire \ap_CS_fsm_reg[2]_i_5_n_0 ;
  wire \ap_CS_fsm_reg[2]_i_5_n_1 ;
  wire \ap_CS_fsm_reg[2]_i_5_n_2 ;
  wire \ap_CS_fsm_reg[2]_i_5_n_3 ;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter00;
  wire ap_enable_reg_pp0_iter0_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__5_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__2_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter3_reg_0;
  wire ap_rst_n;
  wire canny_edges_data_str_empty_n;
  wire canny_edges_data_str_full_n;
  wire [31:0]cols_V_reg_863;
  wire [31:0]\cols_V_reg_863_reg[31]_0 ;
  wire [13:0]element_gd_i_fu_148;
  wire [13:0]\element_gd_i_fu_148_reg[13]_0 ;
  wire high_threshold_c_empty_n;
  wire hysteresis_U0_ap_ready;
  wire hysteresis_U0_ap_start;
  wire hysteresis_U0_src_data_stream_V_read;
  wire hysteresis_U0_threshold_high_read;
  wire [31:0]i_V_fu_325_p2;
  wire [31:0]i_V_reg_892;
  wire \i_V_reg_892_reg[12]_i_1_n_0 ;
  wire \i_V_reg_892_reg[12]_i_1_n_1 ;
  wire \i_V_reg_892_reg[12]_i_1_n_2 ;
  wire \i_V_reg_892_reg[12]_i_1_n_3 ;
  wire \i_V_reg_892_reg[16]_i_1_n_0 ;
  wire \i_V_reg_892_reg[16]_i_1_n_1 ;
  wire \i_V_reg_892_reg[16]_i_1_n_2 ;
  wire \i_V_reg_892_reg[16]_i_1_n_3 ;
  wire \i_V_reg_892_reg[20]_i_1_n_0 ;
  wire \i_V_reg_892_reg[20]_i_1_n_1 ;
  wire \i_V_reg_892_reg[20]_i_1_n_2 ;
  wire \i_V_reg_892_reg[20]_i_1_n_3 ;
  wire \i_V_reg_892_reg[24]_i_1_n_0 ;
  wire \i_V_reg_892_reg[24]_i_1_n_1 ;
  wire \i_V_reg_892_reg[24]_i_1_n_2 ;
  wire \i_V_reg_892_reg[24]_i_1_n_3 ;
  wire \i_V_reg_892_reg[28]_i_1_n_0 ;
  wire \i_V_reg_892_reg[28]_i_1_n_1 ;
  wire \i_V_reg_892_reg[28]_i_1_n_2 ;
  wire \i_V_reg_892_reg[28]_i_1_n_3 ;
  wire \i_V_reg_892_reg[31]_i_1_n_2 ;
  wire \i_V_reg_892_reg[31]_i_1_n_3 ;
  wire \i_V_reg_892_reg[4]_i_1_n_0 ;
  wire \i_V_reg_892_reg[4]_i_1_n_1 ;
  wire \i_V_reg_892_reg[4]_i_1_n_2 ;
  wire \i_V_reg_892_reg[4]_i_1_n_3 ;
  wire \i_V_reg_892_reg[8]_i_1_n_0 ;
  wire \i_V_reg_892_reg[8]_i_1_n_1 ;
  wire \i_V_reg_892_reg[8]_i_1_n_2 ;
  wire \i_V_reg_892_reg[8]_i_1_n_3 ;
  wire \icmp_reg_902[0]_i_1_n_0 ;
  wire \icmp_reg_902_reg_n_0_[0] ;
  wire [31:0]if_dout;
  wire internal_empty_n_reg;
  wire \j_V_reg_921[0]_i_2_n_0 ;
  wire \j_V_reg_921[0]_i_3_n_0 ;
  wire \j_V_reg_921[0]_i_4_n_0 ;
  wire \j_V_reg_921[0]_i_5_n_0 ;
  wire \j_V_reg_921[12]_i_2_n_0 ;
  wire \j_V_reg_921[12]_i_3_n_0 ;
  wire \j_V_reg_921[12]_i_4_n_0 ;
  wire \j_V_reg_921[12]_i_5_n_0 ;
  wire \j_V_reg_921[16]_i_2_n_0 ;
  wire \j_V_reg_921[16]_i_3_n_0 ;
  wire \j_V_reg_921[16]_i_4_n_0 ;
  wire \j_V_reg_921[16]_i_5_n_0 ;
  wire \j_V_reg_921[20]_i_2_n_0 ;
  wire \j_V_reg_921[20]_i_3_n_0 ;
  wire \j_V_reg_921[20]_i_4_n_0 ;
  wire \j_V_reg_921[20]_i_5_n_0 ;
  wire \j_V_reg_921[24]_i_2_n_0 ;
  wire \j_V_reg_921[24]_i_3_n_0 ;
  wire \j_V_reg_921[24]_i_4_n_0 ;
  wire \j_V_reg_921[24]_i_5_n_0 ;
  wire \j_V_reg_921[28]_i_2_n_0 ;
  wire \j_V_reg_921[28]_i_3_n_0 ;
  wire \j_V_reg_921[28]_i_4_n_0 ;
  wire \j_V_reg_921[28]_i_5_n_0 ;
  wire \j_V_reg_921[4]_i_2_n_0 ;
  wire \j_V_reg_921[4]_i_3_n_0 ;
  wire \j_V_reg_921[4]_i_4_n_0 ;
  wire \j_V_reg_921[4]_i_5_n_0 ;
  wire \j_V_reg_921[8]_i_2_n_0 ;
  wire \j_V_reg_921[8]_i_3_n_0 ;
  wire \j_V_reg_921[8]_i_4_n_0 ;
  wire \j_V_reg_921[8]_i_5_n_0 ;
  wire [31:0]j_V_reg_921_reg;
  wire \j_V_reg_921_reg[0]_i_1_n_0 ;
  wire \j_V_reg_921_reg[0]_i_1_n_1 ;
  wire \j_V_reg_921_reg[0]_i_1_n_2 ;
  wire \j_V_reg_921_reg[0]_i_1_n_3 ;
  wire \j_V_reg_921_reg[0]_i_1_n_4 ;
  wire \j_V_reg_921_reg[0]_i_1_n_5 ;
  wire \j_V_reg_921_reg[0]_i_1_n_6 ;
  wire \j_V_reg_921_reg[0]_i_1_n_7 ;
  wire \j_V_reg_921_reg[12]_i_1_n_0 ;
  wire \j_V_reg_921_reg[12]_i_1_n_1 ;
  wire \j_V_reg_921_reg[12]_i_1_n_2 ;
  wire \j_V_reg_921_reg[12]_i_1_n_3 ;
  wire \j_V_reg_921_reg[12]_i_1_n_4 ;
  wire \j_V_reg_921_reg[12]_i_1_n_5 ;
  wire \j_V_reg_921_reg[12]_i_1_n_6 ;
  wire \j_V_reg_921_reg[12]_i_1_n_7 ;
  wire \j_V_reg_921_reg[16]_i_1_n_0 ;
  wire \j_V_reg_921_reg[16]_i_1_n_1 ;
  wire \j_V_reg_921_reg[16]_i_1_n_2 ;
  wire \j_V_reg_921_reg[16]_i_1_n_3 ;
  wire \j_V_reg_921_reg[16]_i_1_n_4 ;
  wire \j_V_reg_921_reg[16]_i_1_n_5 ;
  wire \j_V_reg_921_reg[16]_i_1_n_6 ;
  wire \j_V_reg_921_reg[16]_i_1_n_7 ;
  wire \j_V_reg_921_reg[20]_i_1_n_0 ;
  wire \j_V_reg_921_reg[20]_i_1_n_1 ;
  wire \j_V_reg_921_reg[20]_i_1_n_2 ;
  wire \j_V_reg_921_reg[20]_i_1_n_3 ;
  wire \j_V_reg_921_reg[20]_i_1_n_4 ;
  wire \j_V_reg_921_reg[20]_i_1_n_5 ;
  wire \j_V_reg_921_reg[20]_i_1_n_6 ;
  wire \j_V_reg_921_reg[20]_i_1_n_7 ;
  wire \j_V_reg_921_reg[24]_i_1_n_0 ;
  wire \j_V_reg_921_reg[24]_i_1_n_1 ;
  wire \j_V_reg_921_reg[24]_i_1_n_2 ;
  wire \j_V_reg_921_reg[24]_i_1_n_3 ;
  wire \j_V_reg_921_reg[24]_i_1_n_4 ;
  wire \j_V_reg_921_reg[24]_i_1_n_5 ;
  wire \j_V_reg_921_reg[24]_i_1_n_6 ;
  wire \j_V_reg_921_reg[24]_i_1_n_7 ;
  wire \j_V_reg_921_reg[28]_i_1_n_1 ;
  wire \j_V_reg_921_reg[28]_i_1_n_2 ;
  wire \j_V_reg_921_reg[28]_i_1_n_3 ;
  wire \j_V_reg_921_reg[28]_i_1_n_4 ;
  wire \j_V_reg_921_reg[28]_i_1_n_5 ;
  wire \j_V_reg_921_reg[28]_i_1_n_6 ;
  wire \j_V_reg_921_reg[28]_i_1_n_7 ;
  wire \j_V_reg_921_reg[4]_i_1_n_0 ;
  wire \j_V_reg_921_reg[4]_i_1_n_1 ;
  wire \j_V_reg_921_reg[4]_i_1_n_2 ;
  wire \j_V_reg_921_reg[4]_i_1_n_3 ;
  wire \j_V_reg_921_reg[4]_i_1_n_4 ;
  wire \j_V_reg_921_reg[4]_i_1_n_5 ;
  wire \j_V_reg_921_reg[4]_i_1_n_6 ;
  wire \j_V_reg_921_reg[4]_i_1_n_7 ;
  wire \j_V_reg_921_reg[8]_i_1_n_0 ;
  wire \j_V_reg_921_reg[8]_i_1_n_1 ;
  wire \j_V_reg_921_reg[8]_i_1_n_2 ;
  wire \j_V_reg_921_reg[8]_i_1_n_3 ;
  wire \j_V_reg_921_reg[8]_i_1_n_4 ;
  wire \j_V_reg_921_reg[8]_i_1_n_5 ;
  wire \j_V_reg_921_reg[8]_i_1_n_6 ;
  wire \j_V_reg_921_reg[8]_i_1_n_7 ;
  wire linebuff_val_0_ce0;
  wire [15:0]linebuff_val_0_q0;
  wire linebuff_val_1_U_n_12;
  wire linebuff_val_1_U_n_15;
  wire linebuff_val_1_U_n_16;
  wire linebuff_val_1_U_n_17;
  wire linebuff_val_1_U_n_18;
  wire linebuff_val_1_U_n_19;
  wire linebuff_val_1_U_n_20;
  wire linebuff_val_1_U_n_21;
  wire linebuff_val_1_U_n_22;
  wire linebuff_val_1_U_n_23;
  wire linebuff_val_1_U_n_24;
  wire linebuff_val_1_U_n_25;
  wire linebuff_val_1_U_n_26;
  wire linebuff_val_1_U_n_27;
  wire linebuff_val_1_U_n_28;
  wire linebuff_val_1_U_n_29;
  wire linebuff_val_1_U_n_30;
  wire [10:0]linebuff_val_1_addr_reg_937;
  wire linebuff_val_1_addr_reg_9370;
  wire linebuff_val_1_we1;
  wire low_threshold_c_empty_n;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[3] ;
  wire or_cond6_i_fu_425_p2;
  wire or_cond6_i_reg_948;
  wire or_cond6_i_reg_9480;
  wire \or_cond6_i_reg_948[0]_i_11_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_12_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_13_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_14_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_15_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_17_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_18_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_19_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_20_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_21_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_22_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_23_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_24_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_26_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_27_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_28_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_29_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_2_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_30_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_31_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_32_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_33_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_35_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_36_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_37_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_38_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_39_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_3_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_40_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_41_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_42_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_43_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_44_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_45_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_46_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_47_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_48_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_49_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_50_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_5_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_6_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_7_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_8_n_0 ;
  wire \or_cond6_i_reg_948[0]_i_9_n_0 ;
  wire or_cond6_i_reg_948_pp0_iter1_reg;
  wire or_cond6_i_reg_948_pp0_iter2_reg;
  wire \or_cond6_i_reg_948_reg[0]_i_10_n_0 ;
  wire \or_cond6_i_reg_948_reg[0]_i_10_n_1 ;
  wire \or_cond6_i_reg_948_reg[0]_i_10_n_2 ;
  wire \or_cond6_i_reg_948_reg[0]_i_10_n_3 ;
  wire \or_cond6_i_reg_948_reg[0]_i_16_n_0 ;
  wire \or_cond6_i_reg_948_reg[0]_i_16_n_1 ;
  wire \or_cond6_i_reg_948_reg[0]_i_16_n_2 ;
  wire \or_cond6_i_reg_948_reg[0]_i_16_n_3 ;
  wire \or_cond6_i_reg_948_reg[0]_i_25_n_0 ;
  wire \or_cond6_i_reg_948_reg[0]_i_25_n_1 ;
  wire \or_cond6_i_reg_948_reg[0]_i_25_n_2 ;
  wire \or_cond6_i_reg_948_reg[0]_i_25_n_3 ;
  wire \or_cond6_i_reg_948_reg[0]_i_34_n_0 ;
  wire \or_cond6_i_reg_948_reg[0]_i_34_n_1 ;
  wire \or_cond6_i_reg_948_reg[0]_i_34_n_2 ;
  wire \or_cond6_i_reg_948_reg[0]_i_34_n_3 ;
  wire or_cond7_i_fu_437_p2;
  wire or_cond7_i_reg_954;
  wire \or_cond7_i_reg_954[0]_i_10_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_11_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_12_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_13_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_14_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_15_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_16_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_17_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_18_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_19_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_20_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_21_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_22_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_23_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_24_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_25_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_2_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_3_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_4_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_5_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_6_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_7_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_8_n_0 ;
  wire \or_cond7_i_reg_954[0]_i_9_n_0 ;
  wire or_cond7_i_reg_954_pp0_iter1_reg;
  wire or_cond7_i_reg_954_pp0_iter2_reg;
  wire \or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ;
  wire \or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_1 ;
  wire or_cond_i_fu_383_p2;
  wire or_cond_i_reg_933;
  wire or_cond_i_reg_933_pp0_iter1_reg;
  wire p_6_in;
  wire [32:0]ret_V_3_fu_298_p2;
  wire [32:0]ret_V_3_reg_873;
  wire [32:1]ret_V_4_reg_883;
  wire [31:0]\ret_V_4_reg_883_reg[32]_0 ;
  wire [32:0]ret_V_fu_288_p2;
  wire [32:0]ret_V_reg_868;
  wire [31:0]rows_V_reg_858;
  wire [30:0]sel0__0;
  wire sel_tmp4_fu_713_p2;
  wire sel_tmp4_reg_963;
  wire \sel_tmp4_reg_963[0]_i_101_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_102_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_103_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_104_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_106_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_107_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_108_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_109_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_10_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_111_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_112_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_113_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_114_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_116_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_117_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_118_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_119_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_120_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_121_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_122_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_123_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_124_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_125_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_126_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_127_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_128_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_129_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_12_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_130_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_131_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_132_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_133_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_134_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_135_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_137_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_138_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_139_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_13_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_140_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_141_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_142_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_143_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_144_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_146_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_147_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_148_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_149_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_14_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_150_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_151_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_152_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_153_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_155_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_156_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_157_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_158_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_159_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_15_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_160_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_161_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_163_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_164_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_165_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_166_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_167_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_168_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_169_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_170_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_172_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_173_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_174_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_175_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_176_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_177_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_178_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_189_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_190_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_191_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_192_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_193_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_194_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_195_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_196_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_197_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_198_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_199_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_200_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_201_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_202_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_203_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_204_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_205_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_206_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_207_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_208_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_209_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_210_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_211_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_212_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_213_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_214_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_215_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_216_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_217_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_218_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_219_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_220_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_221_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_222_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_223_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_224_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_225_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_226_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_227_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_228_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_229_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_230_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_231_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_232_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_233_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_234_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_235_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_236_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_245_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_246_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_247_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_248_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_249_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_24_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_250_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_251_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_252_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_25_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_26_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_27_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_29_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_30_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_31_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_32_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_34_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_35_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_36_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_37_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_39_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_40_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_41_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_42_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_44_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_45_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_46_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_47_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_49_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_4_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_50_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_51_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_52_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_54_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_55_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_56_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_57_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_59_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_60_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_61_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_62_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_64_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_65_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_66_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_67_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_69_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_70_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_71_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_72_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_73_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_74_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_75_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_77_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_78_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_79_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_7_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_80_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_81_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_82_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_83_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_84_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_86_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_87_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_88_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_89_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_8_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_91_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_92_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_93_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_94_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_96_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_97_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_98_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_99_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_9_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_100_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_100_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_100_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_100_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_105_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_105_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_105_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_105_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_115_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_115_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_115_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_115_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_11_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_11_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_11_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_11_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_136_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_136_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_136_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_136_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_145_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_145_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_145_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_145_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_154_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_154_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_154_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_154_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_162_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_162_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_162_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_162_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_16_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_16_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_16_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_171_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_171_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_171_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_171_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_17_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_17_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_17_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_188_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_188_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_188_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_188_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_18_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_18_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_18_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_19_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_19_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_19_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_20_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_20_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_20_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_22_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_22_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_22_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_23_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_23_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_23_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_23_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_28_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_28_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_28_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_28_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_2_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_2_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_2_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_33_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_33_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_33_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_33_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_38_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_38_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_38_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_38_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_3_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_3_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_3_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_43_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_43_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_43_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_43_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_48_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_48_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_48_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_48_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_53_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_53_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_53_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_53_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_63_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_63_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_63_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_63_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_68_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_68_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_68_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_68_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_6_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_6_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_6_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_6_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_76_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_76_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_76_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_76_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_85_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_85_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_85_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_85_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_90_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_90_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_90_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_90_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_95_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_95_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_95_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_95_n_3 ;
  wire slt1_fu_577_p2;
  wire slt2_fu_588_p2;
  wire slt3_fu_599_p2;
  wire slt4_fu_610_p2;
  wire slt5_fu_621_p2;
  wire slt7_fu_643_p2;
  wire slt8_fu_654_p2;
  wire slt_fu_566_p2;
  wire start_for_hysteresis_U0_full_n;
  wire suppressed_cols_V_c_empty_n;
  wire suppressed_data_stre_empty_n;
  wire suppressed_rows_V_c_empty_n;
  wire t_V_2_reg_272;
  wire t_V_2_reg_2720;
  wire [10:0]t_V_2_reg_272_pp0_iter1_reg;
  wire \t_V_2_reg_272_reg_n_0_[0] ;
  wire \t_V_2_reg_272_reg_n_0_[10] ;
  wire \t_V_2_reg_272_reg_n_0_[11] ;
  wire \t_V_2_reg_272_reg_n_0_[12] ;
  wire \t_V_2_reg_272_reg_n_0_[13] ;
  wire \t_V_2_reg_272_reg_n_0_[14] ;
  wire \t_V_2_reg_272_reg_n_0_[15] ;
  wire \t_V_2_reg_272_reg_n_0_[16] ;
  wire \t_V_2_reg_272_reg_n_0_[17] ;
  wire \t_V_2_reg_272_reg_n_0_[18] ;
  wire \t_V_2_reg_272_reg_n_0_[19] ;
  wire \t_V_2_reg_272_reg_n_0_[1] ;
  wire \t_V_2_reg_272_reg_n_0_[20] ;
  wire \t_V_2_reg_272_reg_n_0_[21] ;
  wire \t_V_2_reg_272_reg_n_0_[22] ;
  wire \t_V_2_reg_272_reg_n_0_[23] ;
  wire \t_V_2_reg_272_reg_n_0_[24] ;
  wire \t_V_2_reg_272_reg_n_0_[25] ;
  wire \t_V_2_reg_272_reg_n_0_[26] ;
  wire \t_V_2_reg_272_reg_n_0_[27] ;
  wire \t_V_2_reg_272_reg_n_0_[28] ;
  wire \t_V_2_reg_272_reg_n_0_[29] ;
  wire \t_V_2_reg_272_reg_n_0_[2] ;
  wire \t_V_2_reg_272_reg_n_0_[30] ;
  wire \t_V_2_reg_272_reg_n_0_[31] ;
  wire \t_V_2_reg_272_reg_n_0_[3] ;
  wire \t_V_2_reg_272_reg_n_0_[4] ;
  wire \t_V_2_reg_272_reg_n_0_[5] ;
  wire \t_V_2_reg_272_reg_n_0_[6] ;
  wire \t_V_2_reg_272_reg_n_0_[7] ;
  wire \t_V_2_reg_272_reg_n_0_[8] ;
  wire \t_V_2_reg_272_reg_n_0_[9] ;
  wire t_V_reg_261;
  wire \t_V_reg_261_reg_n_0_[0] ;
  wire [31:0]threshold_high_read_reg_845;
  wire [31:0]\threshold_high_read_reg_845_reg[31]_0 ;
  wire [31:0]threshold_low_read_reg_840;
  wire [31:0]\threshold_low_read_reg_840_reg[31]_0 ;
  wire [15:0]tmp0_i_fu_144;
  wire [9:0]tmp_21_fu_394_p4;
  wire tmp_25_i_fu_331_p2;
  wire tmp_25_i_reg_897;
  wire \tmp_25_i_reg_897[0]_i_10_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_11_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_13_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_14_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_15_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_16_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_17_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_18_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_19_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_1_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_20_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_22_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_23_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_24_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_25_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_26_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_27_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_28_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_29_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_30_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_31_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_32_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_33_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_34_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_35_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_36_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_37_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_4_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_5_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_6_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_7_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_8_n_0 ;
  wire \tmp_25_i_reg_897[0]_i_9_n_0 ;
  wire \tmp_25_i_reg_897_reg[0]_i_12_n_0 ;
  wire \tmp_25_i_reg_897_reg[0]_i_12_n_1 ;
  wire \tmp_25_i_reg_897_reg[0]_i_12_n_2 ;
  wire \tmp_25_i_reg_897_reg[0]_i_12_n_3 ;
  wire \tmp_25_i_reg_897_reg[0]_i_21_n_0 ;
  wire \tmp_25_i_reg_897_reg[0]_i_21_n_1 ;
  wire \tmp_25_i_reg_897_reg[0]_i_21_n_2 ;
  wire \tmp_25_i_reg_897_reg[0]_i_21_n_3 ;
  wire \tmp_25_i_reg_897_reg[0]_i_2_n_1 ;
  wire \tmp_25_i_reg_897_reg[0]_i_2_n_2 ;
  wire \tmp_25_i_reg_897_reg[0]_i_2_n_3 ;
  wire \tmp_25_i_reg_897_reg[0]_i_3_n_0 ;
  wire \tmp_25_i_reg_897_reg[0]_i_3_n_1 ;
  wire \tmp_25_i_reg_897_reg[0]_i_3_n_2 ;
  wire \tmp_25_i_reg_897_reg[0]_i_3_n_3 ;
  wire \tmp_27_i_reg_907[0]_i_1_n_0 ;
  wire \tmp_27_i_reg_907[0]_i_2_n_0 ;
  wire \tmp_27_i_reg_907[0]_i_3_n_0 ;
  wire \tmp_27_i_reg_907[0]_i_4_n_0 ;
  wire \tmp_27_i_reg_907[0]_i_5_n_0 ;
  wire \tmp_27_i_reg_907[0]_i_6_n_0 ;
  wire \tmp_27_i_reg_907[0]_i_7_n_0 ;
  wire \tmp_27_i_reg_907[0]_i_8_n_0 ;
  wire \tmp_27_i_reg_907[0]_i_9_n_0 ;
  wire \tmp_27_i_reg_907_reg_n_0_[0] ;
  wire tmp_28_i_fu_358_p2;
  wire tmp_28_i_reg_912;
  wire \tmp_28_i_reg_912[0]_i_10_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_11_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_12_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_13_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_15_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_16_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_17_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_18_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_19_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_1_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_20_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_21_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_22_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_24_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_25_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_26_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_27_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_28_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_29_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_30_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_31_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_32_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_33_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_34_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_35_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_36_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_37_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_38_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_39_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_4_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_6_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_7_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_8_n_0 ;
  wire \tmp_28_i_reg_912[0]_i_9_n_0 ;
  wire \tmp_28_i_reg_912_reg[0]_i_14_n_0 ;
  wire \tmp_28_i_reg_912_reg[0]_i_14_n_1 ;
  wire \tmp_28_i_reg_912_reg[0]_i_14_n_2 ;
  wire \tmp_28_i_reg_912_reg[0]_i_14_n_3 ;
  wire \tmp_28_i_reg_912_reg[0]_i_23_n_0 ;
  wire \tmp_28_i_reg_912_reg[0]_i_23_n_1 ;
  wire \tmp_28_i_reg_912_reg[0]_i_23_n_2 ;
  wire \tmp_28_i_reg_912_reg[0]_i_23_n_3 ;
  wire \tmp_28_i_reg_912_reg[0]_i_3_n_0 ;
  wire \tmp_28_i_reg_912_reg[0]_i_3_n_1 ;
  wire \tmp_28_i_reg_912_reg[0]_i_3_n_2 ;
  wire \tmp_28_i_reg_912_reg[0]_i_3_n_3 ;
  wire \tmp_28_i_reg_912_reg[0]_i_5_n_0 ;
  wire \tmp_28_i_reg_912_reg[0]_i_5_n_1 ;
  wire \tmp_28_i_reg_912_reg[0]_i_5_n_2 ;
  wire \tmp_28_i_reg_912_reg[0]_i_5_n_3 ;
  wire tmp_30_i_fu_367_p2;
  wire tmp_30_i_reg_917;
  wire \tmp_30_i_reg_917[0]_i_10_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_11_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_12_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_14_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_15_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_16_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_17_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_18_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_19_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_20_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_21_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_23_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_24_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_25_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_26_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_27_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_28_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_29_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_30_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_31_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_32_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_33_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_34_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_35_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_36_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_37_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_38_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_3_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_5_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_6_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_7_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_8_n_0 ;
  wire \tmp_30_i_reg_917[0]_i_9_n_0 ;
  wire tmp_30_i_reg_917_pp0_iter1_reg;
  wire \tmp_30_i_reg_917_reg[0]_i_13_n_0 ;
  wire \tmp_30_i_reg_917_reg[0]_i_13_n_1 ;
  wire \tmp_30_i_reg_917_reg[0]_i_13_n_2 ;
  wire \tmp_30_i_reg_917_reg[0]_i_13_n_3 ;
  wire \tmp_30_i_reg_917_reg[0]_i_22_n_0 ;
  wire \tmp_30_i_reg_917_reg[0]_i_22_n_1 ;
  wire \tmp_30_i_reg_917_reg[0]_i_22_n_2 ;
  wire \tmp_30_i_reg_917_reg[0]_i_22_n_3 ;
  wire \tmp_30_i_reg_917_reg[0]_i_2_n_0 ;
  wire \tmp_30_i_reg_917_reg[0]_i_2_n_1 ;
  wire \tmp_30_i_reg_917_reg[0]_i_2_n_2 ;
  wire \tmp_30_i_reg_917_reg[0]_i_2_n_3 ;
  wire \tmp_30_i_reg_917_reg[0]_i_4_n_0 ;
  wire \tmp_30_i_reg_917_reg[0]_i_4_n_1 ;
  wire \tmp_30_i_reg_917_reg[0]_i_4_n_2 ;
  wire \tmp_30_i_reg_917_reg[0]_i_4_n_3 ;
  wire tmp_32_i_fu_378_p2;
  wire tmp_32_i_reg_926;
  wire \tmp_32_i_reg_926[0]_i_10_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_12_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_13_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_14_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_15_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_16_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_17_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_18_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_19_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_20_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_22_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_23_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_24_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_25_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_26_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_27_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_28_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_29_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_30_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_31_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_32_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_33_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_34_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_35_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_36_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_37_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_38_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_3_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_4_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_5_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_6_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_7_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_8_n_0 ;
  wire \tmp_32_i_reg_926[0]_i_9_n_0 ;
  wire tmp_32_i_reg_926_pp0_iter1_reg;
  wire \tmp_32_i_reg_926_reg[0]_i_11_n_0 ;
  wire \tmp_32_i_reg_926_reg[0]_i_11_n_1 ;
  wire \tmp_32_i_reg_926_reg[0]_i_11_n_2 ;
  wire \tmp_32_i_reg_926_reg[0]_i_11_n_3 ;
  wire \tmp_32_i_reg_926_reg[0]_i_1_n_1 ;
  wire \tmp_32_i_reg_926_reg[0]_i_1_n_2 ;
  wire \tmp_32_i_reg_926_reg[0]_i_1_n_3 ;
  wire \tmp_32_i_reg_926_reg[0]_i_21_n_0 ;
  wire \tmp_32_i_reg_926_reg[0]_i_21_n_1 ;
  wire \tmp_32_i_reg_926_reg[0]_i_21_n_2 ;
  wire \tmp_32_i_reg_926_reg[0]_i_21_n_3 ;
  wire \tmp_32_i_reg_926_reg[0]_i_2_n_0 ;
  wire \tmp_32_i_reg_926_reg[0]_i_2_n_1 ;
  wire \tmp_32_i_reg_926_reg[0]_i_2_n_2 ;
  wire \tmp_32_i_reg_926_reg[0]_i_2_n_3 ;
  wire tmp_38_i_fu_410_p2;
  wire tmp_40_i_fu_518_p2;
  wire tmp_40_i_reg_958;
  wire \tmp_40_i_reg_958[0]_i_10_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_12_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_13_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_14_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_15_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_16_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_17_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_18_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_19_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_21_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_22_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_23_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_24_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_25_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_26_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_27_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_28_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_29_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_30_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_31_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_32_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_33_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_34_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_35_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_36_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_3_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_4_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_5_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_6_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_7_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_8_n_0 ;
  wire \tmp_40_i_reg_958[0]_i_9_n_0 ;
  wire \tmp_40_i_reg_958_reg[0]_0 ;
  wire \tmp_40_i_reg_958_reg[0]_i_11_n_0 ;
  wire \tmp_40_i_reg_958_reg[0]_i_11_n_1 ;
  wire \tmp_40_i_reg_958_reg[0]_i_11_n_2 ;
  wire \tmp_40_i_reg_958_reg[0]_i_11_n_3 ;
  wire \tmp_40_i_reg_958_reg[0]_i_1_n_1 ;
  wire \tmp_40_i_reg_958_reg[0]_i_1_n_2 ;
  wire \tmp_40_i_reg_958_reg[0]_i_1_n_3 ;
  wire \tmp_40_i_reg_958_reg[0]_i_20_n_0 ;
  wire \tmp_40_i_reg_958_reg[0]_i_20_n_1 ;
  wire \tmp_40_i_reg_958_reg[0]_i_20_n_2 ;
  wire \tmp_40_i_reg_958_reg[0]_i_20_n_3 ;
  wire \tmp_40_i_reg_958_reg[0]_i_2_n_0 ;
  wire \tmp_40_i_reg_958_reg[0]_i_2_n_1 ;
  wire \tmp_40_i_reg_958_reg[0]_i_2_n_2 ;
  wire \tmp_40_i_reg_958_reg[0]_i_2_n_3 ;
  wire [32:1]tmp_i_reg_878;
  wire [13:0]win_val_0_1_2_fu_156;
  wire win_val_0_1_2_fu_1560;
  wire [13:0]win_val_0_1_fu_152;
  wire \win_val_0_1_fu_152[0]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[10]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[11]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[12]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[13]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[1]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[2]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[3]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[4]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[5]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[6]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[7]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[8]_i_1_n_0 ;
  wire \win_val_0_1_fu_152[9]_i_1_n_0 ;
  wire [15:0]win_val_1_1_2_fu_164;
  wire [15:0]win_val_1_1_fu_160;
  wire \win_val_1_1_fu_160[0]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[10]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[11]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[12]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[13]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[14]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[15]_i_2_n_0 ;
  wire \win_val_1_1_fu_160[1]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[2]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[3]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[4]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[5]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[6]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[7]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[8]_i_1_n_0 ;
  wire \win_val_1_1_fu_160[9]_i_1_n_0 ;
  wire [15:0]win_val_2_1_2_fu_172;
  wire [15:0]win_val_2_1_fu_168;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_23_O_UNCONNECTED ;
  wire [3:1]\NLW_ap_CS_fsm_reg[2]_i_2__4_CO_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_3__4_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_i_V_reg_892_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_892_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_V_reg_921_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_reg_948_reg[0]_i_10_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_reg_948_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_reg_948_reg[0]_i_25_O_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_reg_948_reg[0]_i_34_O_UNCONNECTED ;
  wire [3:1]\NLW_or_cond6_i_reg_948_reg[0]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_or_cond6_i_reg_948_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_100_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_105_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_115_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_136_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_145_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_154_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_162_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_17_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_171_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_18_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_188_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_19_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_28_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_33_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_43_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_48_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_53_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_63_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_68_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_76_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_85_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_90_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_95_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_25_i_reg_897_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_25_i_reg_897_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_25_i_reg_897_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_25_i_reg_897_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_i_reg_912_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_28_i_reg_912_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_i_reg_912_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_i_reg_912_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_i_reg_912_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_28_i_reg_912_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_30_i_reg_917_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_i_reg_917_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_i_reg_917_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_i_reg_917_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_i_reg_917_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_30_i_reg_917_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_32_i_reg_926_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_32_i_reg_926_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_32_i_reg_926_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_32_i_reg_926_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_40_i_reg_958_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_40_i_reg_958_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_40_i_reg_958_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_40_i_reg_958_reg[0]_i_20_O_UNCONNECTED ;

  LUT5 #(
    .INIT(32'hFF010001)) 
    \SRL_SIG[0][7]_i_1__4 
       (.I0(tmp_40_i_reg_958),
        .I1(or_cond6_i_reg_948_pp0_iter2_reg),
        .I2(sel_tmp4_reg_963),
        .I3(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_1 ),
        .I4(\SRL_SIG_reg[0]_1 ),
        .O(\tmp_40_i_reg_958_reg[0]_0 ));
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[0]_i_1__6 
       (.I0(CO),
        .I1(Q[1]),
        .I2(\ap_CS_fsm_reg[0]_0 ),
        .I3(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__6 
       (.I0(ap_CS_fsm_state7),
        .I1(hysteresis_U0_threshold_high_read),
        .O(ap_NS_fsm[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_10__4 
       (.I0(ret_V_reg_868[31]),
        .I1(sel0__0[30]),
        .I2(ret_V_reg_868[30]),
        .I3(sel0__0[29]),
        .O(\ap_CS_fsm[2]_i_10__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_11__4 
       (.I0(ret_V_reg_868[29]),
        .I1(sel0__0[28]),
        .I2(ret_V_reg_868[28]),
        .I3(sel0__0[27]),
        .O(\ap_CS_fsm[2]_i_11__4_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_12__3 
       (.I0(ret_V_reg_868[27]),
        .I1(sel0__0[26]),
        .I2(ret_V_reg_868[26]),
        .I3(sel0__0[25]),
        .O(\ap_CS_fsm[2]_i_12__3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_13__4 
       (.I0(ret_V_reg_868[25]),
        .I1(sel0__0[24]),
        .I2(ret_V_reg_868[24]),
        .I3(sel0__0[23]),
        .O(\ap_CS_fsm[2]_i_13__4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_15__4 
       (.I0(sel0__0[22]),
        .I1(ret_V_reg_868[23]),
        .I2(ret_V_reg_868[22]),
        .I3(sel0__0[21]),
        .O(\ap_CS_fsm[2]_i_15__4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_16__0 
       (.I0(sel0__0[20]),
        .I1(ret_V_reg_868[21]),
        .I2(ret_V_reg_868[20]),
        .I3(sel0__0[19]),
        .O(\ap_CS_fsm[2]_i_16__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_17__0 
       (.I0(sel0__0[18]),
        .I1(ret_V_reg_868[19]),
        .I2(ret_V_reg_868[18]),
        .I3(sel0__0[17]),
        .O(\ap_CS_fsm[2]_i_17__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_18__0 
       (.I0(sel0__0[16]),
        .I1(ret_V_reg_868[17]),
        .I2(ret_V_reg_868[16]),
        .I3(sel0__0[15]),
        .O(\ap_CS_fsm[2]_i_18__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_19__0 
       (.I0(ret_V_reg_868[23]),
        .I1(sel0__0[22]),
        .I2(ret_V_reg_868[22]),
        .I3(sel0__0[21]),
        .O(\ap_CS_fsm[2]_i_19__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[2]_i_1__5 
       (.I0(Q[1]),
        .I1(CO),
        .I2(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_20__0 
       (.I0(ret_V_reg_868[21]),
        .I1(sel0__0[20]),
        .I2(ret_V_reg_868[20]),
        .I3(sel0__0[19]),
        .O(\ap_CS_fsm[2]_i_20__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(ret_V_reg_868[19]),
        .I1(sel0__0[18]),
        .I2(ret_V_reg_868[18]),
        .I3(sel0__0[17]),
        .O(\ap_CS_fsm[2]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_22__0 
       (.I0(ret_V_reg_868[17]),
        .I1(sel0__0[16]),
        .I2(ret_V_reg_868[16]),
        .I3(sel0__0[15]),
        .O(\ap_CS_fsm[2]_i_22__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_24__0 
       (.I0(sel0__0[14]),
        .I1(ret_V_reg_868[15]),
        .I2(ret_V_reg_868[14]),
        .I3(sel0__0[13]),
        .O(\ap_CS_fsm[2]_i_24__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_25__0 
       (.I0(sel0__0[12]),
        .I1(ret_V_reg_868[13]),
        .I2(ret_V_reg_868[12]),
        .I3(sel0__0[11]),
        .O(\ap_CS_fsm[2]_i_25__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_26__0 
       (.I0(sel0__0[10]),
        .I1(ret_V_reg_868[11]),
        .I2(ret_V_reg_868[10]),
        .I3(sel0__0[9]),
        .O(\ap_CS_fsm[2]_i_26__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_27__0 
       (.I0(sel0__0[8]),
        .I1(ret_V_reg_868[9]),
        .I2(ret_V_reg_868[8]),
        .I3(sel0__0[7]),
        .O(\ap_CS_fsm[2]_i_27__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_28__0 
       (.I0(ret_V_reg_868[15]),
        .I1(sel0__0[14]),
        .I2(ret_V_reg_868[14]),
        .I3(sel0__0[13]),
        .O(\ap_CS_fsm[2]_i_28__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_29__0 
       (.I0(ret_V_reg_868[13]),
        .I1(sel0__0[12]),
        .I2(ret_V_reg_868[12]),
        .I3(sel0__0[11]),
        .O(\ap_CS_fsm[2]_i_29__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_30__0 
       (.I0(ret_V_reg_868[11]),
        .I1(sel0__0[10]),
        .I2(ret_V_reg_868[10]),
        .I3(sel0__0[9]),
        .O(\ap_CS_fsm[2]_i_30__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_31__0 
       (.I0(ret_V_reg_868[9]),
        .I1(sel0__0[8]),
        .I2(ret_V_reg_868[8]),
        .I3(sel0__0[7]),
        .O(\ap_CS_fsm[2]_i_31__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_32__0 
       (.I0(sel0__0[6]),
        .I1(ret_V_reg_868[7]),
        .I2(ret_V_reg_868[6]),
        .I3(sel0__0[5]),
        .O(\ap_CS_fsm[2]_i_32__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_33__0 
       (.I0(sel0__0[4]),
        .I1(ret_V_reg_868[5]),
        .I2(ret_V_reg_868[4]),
        .I3(sel0__0[3]),
        .O(\ap_CS_fsm[2]_i_33__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_34__0 
       (.I0(sel0__0[2]),
        .I1(ret_V_reg_868[3]),
        .I2(ret_V_reg_868[2]),
        .I3(sel0__0[1]),
        .O(\ap_CS_fsm[2]_i_34__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_35__0 
       (.I0(sel0__0[0]),
        .I1(ret_V_reg_868[1]),
        .I2(ret_V_reg_868[0]),
        .I3(\t_V_reg_261_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_35__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_36__0 
       (.I0(ret_V_reg_868[7]),
        .I1(sel0__0[6]),
        .I2(ret_V_reg_868[6]),
        .I3(sel0__0[5]),
        .O(\ap_CS_fsm[2]_i_36__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_37__0 
       (.I0(ret_V_reg_868[5]),
        .I1(sel0__0[4]),
        .I2(ret_V_reg_868[4]),
        .I3(sel0__0[3]),
        .O(\ap_CS_fsm[2]_i_37__0_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_38 
       (.I0(ret_V_reg_868[3]),
        .I1(sel0__0[2]),
        .I2(ret_V_reg_868[2]),
        .I3(sel0__0[1]),
        .O(\ap_CS_fsm[2]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ap_CS_fsm[2]_i_39 
       (.I0(ret_V_reg_868[1]),
        .I1(sel0__0[0]),
        .I2(ret_V_reg_868[0]),
        .I3(\t_V_reg_261_reg_n_0_[0] ),
        .O(\ap_CS_fsm[2]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \ap_CS_fsm[2]_i_4__4 
       (.I0(ret_V_reg_868[32]),
        .O(\ap_CS_fsm[2]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_6__4 
       (.I0(sel0__0[30]),
        .I1(ret_V_reg_868[31]),
        .I2(ret_V_reg_868[30]),
        .I3(sel0__0[29]),
        .O(\ap_CS_fsm[2]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_7__0 
       (.I0(sel0__0[28]),
        .I1(ret_V_reg_868[29]),
        .I2(ret_V_reg_868[28]),
        .I3(sel0__0[27]),
        .O(\ap_CS_fsm[2]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_8__4 
       (.I0(sel0__0[26]),
        .I1(ret_V_reg_868[27]),
        .I2(ret_V_reg_868[26]),
        .I3(sel0__0[25]),
        .O(\ap_CS_fsm[2]_i_8__4_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ap_CS_fsm[2]_i_9__4 
       (.I0(sel0__0[24]),
        .I1(ret_V_reg_868[25]),
        .I2(ret_V_reg_868[24]),
        .I3(sel0__0[23]),
        .O(\ap_CS_fsm[2]_i_9__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__6 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__2_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \ap_CS_fsm[3]_i_2__2 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_30_i_fu_367_p2),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .O(\ap_CS_fsm[3]_i_2__2_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  CARRY4 \ap_CS_fsm_reg[2]_i_14 
       (.CI(\ap_CS_fsm_reg[2]_i_23_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_14_n_0 ,\ap_CS_fsm_reg[2]_i_14_n_1 ,\ap_CS_fsm_reg[2]_i_14_n_2 ,\ap_CS_fsm_reg[2]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_24__0_n_0 ,\ap_CS_fsm[2]_i_25__0_n_0 ,\ap_CS_fsm[2]_i_26__0_n_0 ,\ap_CS_fsm[2]_i_27__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_14_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_28__0_n_0 ,\ap_CS_fsm[2]_i_29__0_n_0 ,\ap_CS_fsm[2]_i_30__0_n_0 ,\ap_CS_fsm[2]_i_31__0_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_23 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_23_n_0 ,\ap_CS_fsm_reg[2]_i_23_n_1 ,\ap_CS_fsm_reg[2]_i_23_n_2 ,\ap_CS_fsm_reg[2]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_32__0_n_0 ,\ap_CS_fsm[2]_i_33__0_n_0 ,\ap_CS_fsm[2]_i_34__0_n_0 ,\ap_CS_fsm[2]_i_35__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_23_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_36__0_n_0 ,\ap_CS_fsm[2]_i_37__0_n_0 ,\ap_CS_fsm[2]_i_38_n_0 ,\ap_CS_fsm[2]_i_39_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_2__4 
       (.CI(\ap_CS_fsm_reg[2]_i_3__4_n_0 ),
        .CO({\NLW_ap_CS_fsm_reg[2]_i_2__4_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_reg_868[32]}),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2__4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ap_CS_fsm[2]_i_4__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_3__4 
       (.CI(\ap_CS_fsm_reg[2]_i_5_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_3__4_n_0 ,\ap_CS_fsm_reg[2]_i_3__4_n_1 ,\ap_CS_fsm_reg[2]_i_3__4_n_2 ,\ap_CS_fsm_reg[2]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_6__4_n_0 ,\ap_CS_fsm[2]_i_7__0_n_0 ,\ap_CS_fsm[2]_i_8__4_n_0 ,\ap_CS_fsm[2]_i_9__4_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_10__4_n_0 ,\ap_CS_fsm[2]_i_11__4_n_0 ,\ap_CS_fsm[2]_i_12__3_n_0 ,\ap_CS_fsm[2]_i_13__4_n_0 }));
  CARRY4 \ap_CS_fsm_reg[2]_i_5 
       (.CI(\ap_CS_fsm_reg[2]_i_14_n_0 ),
        .CO({\ap_CS_fsm_reg[2]_i_5_n_0 ,\ap_CS_fsm_reg[2]_i_5_n_1 ,\ap_CS_fsm_reg[2]_i_5_n_2 ,\ap_CS_fsm_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_15__4_n_0 ,\ap_CS_fsm[2]_i_16__0_n_0 ,\ap_CS_fsm[2]_i_17__0_n_0 ,\ap_CS_fsm[2]_i_18__0_n_0 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_5_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_19__0_n_0 ,\ap_CS_fsm[2]_i_20__0_n_0 ,\ap_CS_fsm[2]_i_21_n_0 ,\ap_CS_fsm[2]_i_22__0_n_0 }));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  LUT6 #(
    .INIT(64'hFBFBFB0000000000)) 
    ap_enable_reg_pp0_iter0_i_1__5
       (.I0(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_30_i_fu_367_p2),
        .I3(ap_enable_reg_pp0_iter00),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter0_i_2__2
       (.I0(CO),
        .I1(Q[1]),
        .O(ap_enable_reg_pp0_iter00));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1__5
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .I4(tmp_30_i_fu_367_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__5_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hE2)) 
    ap_enable_reg_pp0_iter2_i_1__2
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__2_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter3_i_1__4
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3_reg_0),
        .I3(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_0),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[0] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [0]),
        .Q(cols_V_reg_863[0]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [10]),
        .Q(cols_V_reg_863[10]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [11]),
        .Q(cols_V_reg_863[11]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [12]),
        .Q(cols_V_reg_863[12]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [13]),
        .Q(cols_V_reg_863[13]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[14] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [14]),
        .Q(cols_V_reg_863[14]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[15] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [15]),
        .Q(cols_V_reg_863[15]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[16] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [16]),
        .Q(cols_V_reg_863[16]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[17] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [17]),
        .Q(cols_V_reg_863[17]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[18] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [18]),
        .Q(cols_V_reg_863[18]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[19] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [19]),
        .Q(cols_V_reg_863[19]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [1]),
        .Q(cols_V_reg_863[1]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[20] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [20]),
        .Q(cols_V_reg_863[20]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[21] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [21]),
        .Q(cols_V_reg_863[21]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[22] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [22]),
        .Q(cols_V_reg_863[22]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[23] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [23]),
        .Q(cols_V_reg_863[23]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[24] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [24]),
        .Q(cols_V_reg_863[24]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[25] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [25]),
        .Q(cols_V_reg_863[25]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[26] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [26]),
        .Q(cols_V_reg_863[26]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[27] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [27]),
        .Q(cols_V_reg_863[27]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[28] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [28]),
        .Q(cols_V_reg_863[28]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[29] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [29]),
        .Q(cols_V_reg_863[29]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [2]),
        .Q(cols_V_reg_863[2]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[30] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [30]),
        .Q(cols_V_reg_863[30]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[31] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [31]),
        .Q(cols_V_reg_863[31]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [3]),
        .Q(cols_V_reg_863[3]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [4]),
        .Q(cols_V_reg_863[4]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [5]),
        .Q(cols_V_reg_863[5]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [6]),
        .Q(cols_V_reg_863[6]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [7]),
        .Q(cols_V_reg_863[7]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [8]),
        .Q(cols_V_reg_863[8]),
        .R(1'b0));
  FDRE \cols_V_reg_863_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\cols_V_reg_863_reg[31]_0 [9]),
        .Q(cols_V_reg_863[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \element_gd_i_fu_148[13]_i_1 
       (.I0(or_cond_i_reg_933),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .O(hysteresis_U0_src_data_stream_V_read));
  FDRE \element_gd_i_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [0]),
        .Q(element_gd_i_fu_148[0]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [10]),
        .Q(element_gd_i_fu_148[10]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [11]),
        .Q(element_gd_i_fu_148[11]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [12]),
        .Q(element_gd_i_fu_148[12]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [13]),
        .Q(element_gd_i_fu_148[13]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [1]),
        .Q(element_gd_i_fu_148[1]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [2]),
        .Q(element_gd_i_fu_148[2]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [3]),
        .Q(element_gd_i_fu_148[3]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [4]),
        .Q(element_gd_i_fu_148[4]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [5]),
        .Q(element_gd_i_fu_148[5]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [6]),
        .Q(element_gd_i_fu_148[6]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [7]),
        .Q(element_gd_i_fu_148[7]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [8]),
        .Q(element_gd_i_fu_148[8]),
        .R(1'b0));
  FDRE \element_gd_i_fu_148_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_src_data_stream_V_read),
        .D(\element_gd_i_fu_148_reg[13]_0 [9]),
        .Q(element_gd_i_fu_148[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_892[0]_i_1 
       (.I0(\t_V_reg_261_reg_n_0_[0] ),
        .O(i_V_fu_325_p2[0]));
  FDRE \i_V_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[0]),
        .Q(i_V_reg_892[0]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[10]),
        .Q(i_V_reg_892[10]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[11]),
        .Q(i_V_reg_892[11]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[12]),
        .Q(i_V_reg_892[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_892_reg[12]_i_1 
       (.CI(\i_V_reg_892_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_892_reg[12]_i_1_n_0 ,\i_V_reg_892_reg[12]_i_1_n_1 ,\i_V_reg_892_reg[12]_i_1_n_2 ,\i_V_reg_892_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_325_p2[12:9]),
        .S(sel0__0[11:8]));
  FDRE \i_V_reg_892_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[13]),
        .Q(i_V_reg_892[13]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[14]),
        .Q(i_V_reg_892[14]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[15]),
        .Q(i_V_reg_892[15]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[16]),
        .Q(i_V_reg_892[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_892_reg[16]_i_1 
       (.CI(\i_V_reg_892_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_892_reg[16]_i_1_n_0 ,\i_V_reg_892_reg[16]_i_1_n_1 ,\i_V_reg_892_reg[16]_i_1_n_2 ,\i_V_reg_892_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_325_p2[16:13]),
        .S(sel0__0[15:12]));
  FDRE \i_V_reg_892_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[17]),
        .Q(i_V_reg_892[17]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[18]),
        .Q(i_V_reg_892[18]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[19]),
        .Q(i_V_reg_892[19]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[1]),
        .Q(i_V_reg_892[1]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[20]),
        .Q(i_V_reg_892[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_892_reg[20]_i_1 
       (.CI(\i_V_reg_892_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_892_reg[20]_i_1_n_0 ,\i_V_reg_892_reg[20]_i_1_n_1 ,\i_V_reg_892_reg[20]_i_1_n_2 ,\i_V_reg_892_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_325_p2[20:17]),
        .S(sel0__0[19:16]));
  FDRE \i_V_reg_892_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[21]),
        .Q(i_V_reg_892[21]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[22]),
        .Q(i_V_reg_892[22]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[23]),
        .Q(i_V_reg_892[23]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[24]),
        .Q(i_V_reg_892[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_892_reg[24]_i_1 
       (.CI(\i_V_reg_892_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_892_reg[24]_i_1_n_0 ,\i_V_reg_892_reg[24]_i_1_n_1 ,\i_V_reg_892_reg[24]_i_1_n_2 ,\i_V_reg_892_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_325_p2[24:21]),
        .S(sel0__0[23:20]));
  FDRE \i_V_reg_892_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[25]),
        .Q(i_V_reg_892[25]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[26]),
        .Q(i_V_reg_892[26]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[27]),
        .Q(i_V_reg_892[27]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[28]),
        .Q(i_V_reg_892[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_892_reg[28]_i_1 
       (.CI(\i_V_reg_892_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_892_reg[28]_i_1_n_0 ,\i_V_reg_892_reg[28]_i_1_n_1 ,\i_V_reg_892_reg[28]_i_1_n_2 ,\i_V_reg_892_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_325_p2[28:25]),
        .S(sel0__0[27:24]));
  FDRE \i_V_reg_892_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[29]),
        .Q(i_V_reg_892[29]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[2]),
        .Q(i_V_reg_892[2]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[30]),
        .Q(i_V_reg_892[30]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[31]),
        .Q(i_V_reg_892[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_892_reg[31]_i_1 
       (.CI(\i_V_reg_892_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_892_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_892_reg[31]_i_1_n_2 ,\i_V_reg_892_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_892_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_325_p2[31:29]}),
        .S({1'b0,sel0__0[30:28]}));
  FDRE \i_V_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[3]),
        .Q(i_V_reg_892[3]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[4]),
        .Q(i_V_reg_892[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_892_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_892_reg[4]_i_1_n_0 ,\i_V_reg_892_reg[4]_i_1_n_1 ,\i_V_reg_892_reg[4]_i_1_n_2 ,\i_V_reg_892_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_261_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_325_p2[4:1]),
        .S(sel0__0[3:0]));
  FDRE \i_V_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[5]),
        .Q(i_V_reg_892[5]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[6]),
        .Q(i_V_reg_892[6]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[7]),
        .Q(i_V_reg_892[7]),
        .R(1'b0));
  FDRE \i_V_reg_892_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[8]),
        .Q(i_V_reg_892[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_892_reg[8]_i_1 
       (.CI(\i_V_reg_892_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_892_reg[8]_i_1_n_0 ,\i_V_reg_892_reg[8]_i_1_n_1 ,\i_V_reg_892_reg[8]_i_1_n_2 ,\i_V_reg_892_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_325_p2[8:5]),
        .S(sel0__0[7:4]));
  FDRE \i_V_reg_892_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_325_p2[9]),
        .Q(i_V_reg_892[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \icmp_reg_902[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(\icmp_reg_902_reg_n_0_[0] ),
        .I2(\tmp_27_i_reg_907[0]_i_2_n_0 ),
        .I3(sel0__0[22]),
        .I4(sel0__0[19]),
        .I5(\tmp_27_i_reg_907[0]_i_4_n_0 ),
        .O(\icmp_reg_902[0]_i_1_n_0 ));
  FDRE \icmp_reg_902_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_902[0]_i_1_n_0 ),
        .Q(\icmp_reg_902_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000007000)) 
    internal_full_n_i_2__41
       (.I0(canny_edges_data_str_empty_n),
        .I1(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I2(canny_edges_data_str_full_n),
        .I3(ap_enable_reg_pp0_iter3_reg_0),
        .I4(or_cond7_i_reg_954_pp0_iter2_reg),
        .I5(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_3__1
       (.I0(Q[1]),
        .I1(CO),
        .O(hysteresis_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    internal_full_n_i_3__9
       (.I0(CvtColor_1_U0_p_dst_data_stream_2_V_write),
        .I1(canny_edges_data_str_empty_n),
        .I2(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .I3(or_cond7_i_reg_954_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(canny_edges_data_str_full_n),
        .O(mOutPtr110_out));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[0]_i_2 
       (.I0(j_V_reg_921_reg[3]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[3] ),
        .O(\j_V_reg_921[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[0]_i_3 
       (.I0(j_V_reg_921_reg[2]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[2] ),
        .O(\j_V_reg_921[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_921[0]_i_4 
       (.I0(\t_V_2_reg_272_reg_n_0_[1] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_30_i_reg_917),
        .I4(j_V_reg_921_reg[1]),
        .O(\j_V_reg_921[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \j_V_reg_921[0]_i_5 
       (.I0(\t_V_2_reg_272_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(tmp_30_i_reg_917),
        .I4(j_V_reg_921_reg[0]),
        .O(\j_V_reg_921[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[12]_i_2 
       (.I0(j_V_reg_921_reg[15]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[15] ),
        .O(\j_V_reg_921[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[12]_i_3 
       (.I0(j_V_reg_921_reg[14]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[14] ),
        .O(\j_V_reg_921[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[12]_i_4 
       (.I0(j_V_reg_921_reg[13]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[13] ),
        .O(\j_V_reg_921[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[12]_i_5 
       (.I0(j_V_reg_921_reg[12]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[12] ),
        .O(\j_V_reg_921[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[16]_i_2 
       (.I0(j_V_reg_921_reg[19]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[19] ),
        .O(\j_V_reg_921[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[16]_i_3 
       (.I0(j_V_reg_921_reg[18]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[18] ),
        .O(\j_V_reg_921[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[16]_i_4 
       (.I0(j_V_reg_921_reg[17]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[17] ),
        .O(\j_V_reg_921[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[16]_i_5 
       (.I0(j_V_reg_921_reg[16]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[16] ),
        .O(\j_V_reg_921[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[20]_i_2 
       (.I0(j_V_reg_921_reg[23]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[23] ),
        .O(\j_V_reg_921[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[20]_i_3 
       (.I0(j_V_reg_921_reg[22]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[22] ),
        .O(\j_V_reg_921[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[20]_i_4 
       (.I0(j_V_reg_921_reg[21]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[21] ),
        .O(\j_V_reg_921[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[20]_i_5 
       (.I0(j_V_reg_921_reg[20]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[20] ),
        .O(\j_V_reg_921[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[24]_i_2 
       (.I0(j_V_reg_921_reg[27]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[27] ),
        .O(\j_V_reg_921[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[24]_i_3 
       (.I0(j_V_reg_921_reg[26]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[26] ),
        .O(\j_V_reg_921[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[24]_i_4 
       (.I0(j_V_reg_921_reg[25]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[25] ),
        .O(\j_V_reg_921[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[24]_i_5 
       (.I0(j_V_reg_921_reg[24]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[24] ),
        .O(\j_V_reg_921[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[28]_i_2 
       (.I0(j_V_reg_921_reg[31]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[31] ),
        .O(\j_V_reg_921[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[28]_i_3 
       (.I0(j_V_reg_921_reg[30]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[30] ),
        .O(\j_V_reg_921[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[28]_i_4 
       (.I0(j_V_reg_921_reg[29]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[29] ),
        .O(\j_V_reg_921[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[28]_i_5 
       (.I0(j_V_reg_921_reg[28]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[28] ),
        .O(\j_V_reg_921[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[4]_i_2 
       (.I0(j_V_reg_921_reg[7]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[7] ),
        .O(\j_V_reg_921[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[4]_i_3 
       (.I0(j_V_reg_921_reg[6]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[6] ),
        .O(\j_V_reg_921[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[4]_i_4 
       (.I0(j_V_reg_921_reg[5]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[5] ),
        .O(\j_V_reg_921[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[4]_i_5 
       (.I0(j_V_reg_921_reg[4]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[4] ),
        .O(\j_V_reg_921[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[8]_i_2 
       (.I0(j_V_reg_921_reg[11]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[11] ),
        .O(\j_V_reg_921[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[8]_i_3 
       (.I0(j_V_reg_921_reg[10]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[10] ),
        .O(\j_V_reg_921[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[8]_i_4 
       (.I0(j_V_reg_921_reg[9]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[9] ),
        .O(\j_V_reg_921[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_921[8]_i_5 
       (.I0(j_V_reg_921_reg[8]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[8] ),
        .O(\j_V_reg_921[8]_i_5_n_0 ));
  FDRE \j_V_reg_921_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[0]_i_1_n_7 ),
        .Q(j_V_reg_921_reg[0]),
        .R(1'b0));
  CARRY4 \j_V_reg_921_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\j_V_reg_921_reg[0]_i_1_n_0 ,\j_V_reg_921_reg[0]_i_1_n_1 ,\j_V_reg_921_reg[0]_i_1_n_2 ,\j_V_reg_921_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_V_reg_921_reg[0]_i_1_n_4 ,\j_V_reg_921_reg[0]_i_1_n_5 ,\j_V_reg_921_reg[0]_i_1_n_6 ,\j_V_reg_921_reg[0]_i_1_n_7 }),
        .S({\j_V_reg_921[0]_i_2_n_0 ,\j_V_reg_921[0]_i_3_n_0 ,\j_V_reg_921[0]_i_4_n_0 ,\j_V_reg_921[0]_i_5_n_0 }));
  FDRE \j_V_reg_921_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[8]_i_1_n_5 ),
        .Q(j_V_reg_921_reg[10]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[11] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[8]_i_1_n_4 ),
        .Q(j_V_reg_921_reg[11]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[12] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[12]_i_1_n_7 ),
        .Q(j_V_reg_921_reg[12]),
        .R(1'b0));
  CARRY4 \j_V_reg_921_reg[12]_i_1 
       (.CI(\j_V_reg_921_reg[8]_i_1_n_0 ),
        .CO({\j_V_reg_921_reg[12]_i_1_n_0 ,\j_V_reg_921_reg[12]_i_1_n_1 ,\j_V_reg_921_reg[12]_i_1_n_2 ,\j_V_reg_921_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_921_reg[12]_i_1_n_4 ,\j_V_reg_921_reg[12]_i_1_n_5 ,\j_V_reg_921_reg[12]_i_1_n_6 ,\j_V_reg_921_reg[12]_i_1_n_7 }),
        .S({\j_V_reg_921[12]_i_2_n_0 ,\j_V_reg_921[12]_i_3_n_0 ,\j_V_reg_921[12]_i_4_n_0 ,\j_V_reg_921[12]_i_5_n_0 }));
  FDRE \j_V_reg_921_reg[13] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[12]_i_1_n_6 ),
        .Q(j_V_reg_921_reg[13]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[14] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[12]_i_1_n_5 ),
        .Q(j_V_reg_921_reg[14]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[15] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[12]_i_1_n_4 ),
        .Q(j_V_reg_921_reg[15]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[16] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[16]_i_1_n_7 ),
        .Q(j_V_reg_921_reg[16]),
        .R(1'b0));
  CARRY4 \j_V_reg_921_reg[16]_i_1 
       (.CI(\j_V_reg_921_reg[12]_i_1_n_0 ),
        .CO({\j_V_reg_921_reg[16]_i_1_n_0 ,\j_V_reg_921_reg[16]_i_1_n_1 ,\j_V_reg_921_reg[16]_i_1_n_2 ,\j_V_reg_921_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_921_reg[16]_i_1_n_4 ,\j_V_reg_921_reg[16]_i_1_n_5 ,\j_V_reg_921_reg[16]_i_1_n_6 ,\j_V_reg_921_reg[16]_i_1_n_7 }),
        .S({\j_V_reg_921[16]_i_2_n_0 ,\j_V_reg_921[16]_i_3_n_0 ,\j_V_reg_921[16]_i_4_n_0 ,\j_V_reg_921[16]_i_5_n_0 }));
  FDRE \j_V_reg_921_reg[17] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[16]_i_1_n_6 ),
        .Q(j_V_reg_921_reg[17]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[18] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[16]_i_1_n_5 ),
        .Q(j_V_reg_921_reg[18]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[19] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[16]_i_1_n_4 ),
        .Q(j_V_reg_921_reg[19]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[0]_i_1_n_6 ),
        .Q(j_V_reg_921_reg[1]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[20] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[20]_i_1_n_7 ),
        .Q(j_V_reg_921_reg[20]),
        .R(1'b0));
  CARRY4 \j_V_reg_921_reg[20]_i_1 
       (.CI(\j_V_reg_921_reg[16]_i_1_n_0 ),
        .CO({\j_V_reg_921_reg[20]_i_1_n_0 ,\j_V_reg_921_reg[20]_i_1_n_1 ,\j_V_reg_921_reg[20]_i_1_n_2 ,\j_V_reg_921_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_921_reg[20]_i_1_n_4 ,\j_V_reg_921_reg[20]_i_1_n_5 ,\j_V_reg_921_reg[20]_i_1_n_6 ,\j_V_reg_921_reg[20]_i_1_n_7 }),
        .S({\j_V_reg_921[20]_i_2_n_0 ,\j_V_reg_921[20]_i_3_n_0 ,\j_V_reg_921[20]_i_4_n_0 ,\j_V_reg_921[20]_i_5_n_0 }));
  FDRE \j_V_reg_921_reg[21] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[20]_i_1_n_6 ),
        .Q(j_V_reg_921_reg[21]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[22] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[20]_i_1_n_5 ),
        .Q(j_V_reg_921_reg[22]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[23] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[20]_i_1_n_4 ),
        .Q(j_V_reg_921_reg[23]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[24] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[24]_i_1_n_7 ),
        .Q(j_V_reg_921_reg[24]),
        .R(1'b0));
  CARRY4 \j_V_reg_921_reg[24]_i_1 
       (.CI(\j_V_reg_921_reg[20]_i_1_n_0 ),
        .CO({\j_V_reg_921_reg[24]_i_1_n_0 ,\j_V_reg_921_reg[24]_i_1_n_1 ,\j_V_reg_921_reg[24]_i_1_n_2 ,\j_V_reg_921_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_921_reg[24]_i_1_n_4 ,\j_V_reg_921_reg[24]_i_1_n_5 ,\j_V_reg_921_reg[24]_i_1_n_6 ,\j_V_reg_921_reg[24]_i_1_n_7 }),
        .S({\j_V_reg_921[24]_i_2_n_0 ,\j_V_reg_921[24]_i_3_n_0 ,\j_V_reg_921[24]_i_4_n_0 ,\j_V_reg_921[24]_i_5_n_0 }));
  FDRE \j_V_reg_921_reg[25] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[24]_i_1_n_6 ),
        .Q(j_V_reg_921_reg[25]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[26] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[24]_i_1_n_5 ),
        .Q(j_V_reg_921_reg[26]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[27] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[24]_i_1_n_4 ),
        .Q(j_V_reg_921_reg[27]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[28] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[28]_i_1_n_7 ),
        .Q(j_V_reg_921_reg[28]),
        .R(1'b0));
  CARRY4 \j_V_reg_921_reg[28]_i_1 
       (.CI(\j_V_reg_921_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_V_reg_921_reg[28]_i_1_CO_UNCONNECTED [3],\j_V_reg_921_reg[28]_i_1_n_1 ,\j_V_reg_921_reg[28]_i_1_n_2 ,\j_V_reg_921_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_921_reg[28]_i_1_n_4 ,\j_V_reg_921_reg[28]_i_1_n_5 ,\j_V_reg_921_reg[28]_i_1_n_6 ,\j_V_reg_921_reg[28]_i_1_n_7 }),
        .S({\j_V_reg_921[28]_i_2_n_0 ,\j_V_reg_921[28]_i_3_n_0 ,\j_V_reg_921[28]_i_4_n_0 ,\j_V_reg_921[28]_i_5_n_0 }));
  FDRE \j_V_reg_921_reg[29] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[28]_i_1_n_6 ),
        .Q(j_V_reg_921_reg[29]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[0]_i_1_n_5 ),
        .Q(j_V_reg_921_reg[2]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[30] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[28]_i_1_n_5 ),
        .Q(j_V_reg_921_reg[30]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[31] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[28]_i_1_n_4 ),
        .Q(j_V_reg_921_reg[31]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[0]_i_1_n_4 ),
        .Q(j_V_reg_921_reg[3]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[4]_i_1_n_7 ),
        .Q(j_V_reg_921_reg[4]),
        .R(1'b0));
  CARRY4 \j_V_reg_921_reg[4]_i_1 
       (.CI(\j_V_reg_921_reg[0]_i_1_n_0 ),
        .CO({\j_V_reg_921_reg[4]_i_1_n_0 ,\j_V_reg_921_reg[4]_i_1_n_1 ,\j_V_reg_921_reg[4]_i_1_n_2 ,\j_V_reg_921_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_921_reg[4]_i_1_n_4 ,\j_V_reg_921_reg[4]_i_1_n_5 ,\j_V_reg_921_reg[4]_i_1_n_6 ,\j_V_reg_921_reg[4]_i_1_n_7 }),
        .S({\j_V_reg_921[4]_i_2_n_0 ,\j_V_reg_921[4]_i_3_n_0 ,\j_V_reg_921[4]_i_4_n_0 ,\j_V_reg_921[4]_i_5_n_0 }));
  FDRE \j_V_reg_921_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[4]_i_1_n_6 ),
        .Q(j_V_reg_921_reg[5]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[4]_i_1_n_5 ),
        .Q(j_V_reg_921_reg[6]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[4]_i_1_n_4 ),
        .Q(j_V_reg_921_reg[7]),
        .R(1'b0));
  FDRE \j_V_reg_921_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[8]_i_1_n_7 ),
        .Q(j_V_reg_921_reg[8]),
        .R(1'b0));
  CARRY4 \j_V_reg_921_reg[8]_i_1 
       (.CI(\j_V_reg_921_reg[4]_i_1_n_0 ),
        .CO({\j_V_reg_921_reg[8]_i_1_n_0 ,\j_V_reg_921_reg[8]_i_1_n_1 ,\j_V_reg_921_reg[8]_i_1_n_2 ,\j_V_reg_921_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_921_reg[8]_i_1_n_4 ,\j_V_reg_921_reg[8]_i_1_n_5 ,\j_V_reg_921_reg[8]_i_1_n_6 ,\j_V_reg_921_reg[8]_i_1_n_7 }),
        .S({\j_V_reg_921[8]_i_2_n_0 ,\j_V_reg_921[8]_i_3_n_0 ,\j_V_reg_921[8]_i_4_n_0 ,\j_V_reg_921[8]_i_5_n_0 }));
  FDRE \j_V_reg_921_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_921_reg[8]_i_1_n_6 ),
        .Q(j_V_reg_921_reg[9]),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_45 linebuff_val_0_U
       (.D(linebuff_val_0_q0),
        .Q(t_V_2_reg_272_pp0_iter1_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .or_cond_i_reg_933_pp0_iter1_reg(or_cond_i_reg_933_pp0_iter1_reg),
        .ram_reg(linebuff_val_1_U_n_12),
        .ram_reg_0(element_gd_i_fu_148),
        .ram_reg_1(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .tmp_21_fu_394_p4(tmp_21_fu_394_p4));
  cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_46 linebuff_val_1_U
       (.CO(slt3_fu_599_p2),
        .D(linebuff_val_0_q0),
        .E(linebuff_val_1_we1),
        .Q(linebuff_val_1_addr_reg_937),
        .S({\sel_tmp4_reg_963[0]_i_111_n_0 ,\sel_tmp4_reg_963[0]_i_112_n_0 ,\sel_tmp4_reg_963[0]_i_113_n_0 ,\sel_tmp4_reg_963[0]_i_114_n_0 }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .j_V_reg_921_reg(j_V_reg_921_reg[10:0]),
        .j_V_reg_921_reg_0_sp_1(linebuff_val_1_U_n_12),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .\or_cond7_i_reg_954_pp0_iter2_reg_reg[0] (\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .or_cond_i_reg_933(or_cond_i_reg_933),
        .ram_reg({linebuff_val_1_U_n_15,linebuff_val_1_U_n_16,linebuff_val_1_U_n_17,linebuff_val_1_U_n_18,linebuff_val_1_U_n_19,linebuff_val_1_U_n_20,linebuff_val_1_U_n_21,linebuff_val_1_U_n_22,linebuff_val_1_U_n_23,linebuff_val_1_U_n_24,linebuff_val_1_U_n_25,linebuff_val_1_U_n_26,linebuff_val_1_U_n_27,linebuff_val_1_U_n_28,linebuff_val_1_U_n_29,linebuff_val_1_U_n_30}),
        .ram_reg_0(ap_CS_fsm_pp0_stage0),
        .ram_reg_1(ap_enable_reg_pp0_iter1_reg_n_0),
        .ram_reg_2(or_cond7_i_reg_954_pp0_iter2_reg),
        .ram_reg_3(ap_enable_reg_pp0_iter3_reg_0),
        .ram_reg_4({\t_V_2_reg_272_reg_n_0_[10] ,\t_V_2_reg_272_reg_n_0_[9] ,\t_V_2_reg_272_reg_n_0_[8] ,\t_V_2_reg_272_reg_n_0_[7] ,\t_V_2_reg_272_reg_n_0_[6] ,\t_V_2_reg_272_reg_n_0_[5] ,\t_V_2_reg_272_reg_n_0_[4] ,\t_V_2_reg_272_reg_n_0_[3] ,\t_V_2_reg_272_reg_n_0_[2] ,\t_V_2_reg_272_reg_n_0_[1] ,\t_V_2_reg_272_reg_n_0_[0] }),
        .sel_tmp4_fu_713_p2(sel_tmp4_fu_713_p2),
        .\sel_tmp4_reg_963[0]_i_5 ({threshold_high_read_reg_845[31],threshold_high_read_reg_845[15:0]}),
        .\sel_tmp4_reg_963[0]_i_5_0 ({\sel_tmp4_reg_963[0]_i_59_n_0 ,\sel_tmp4_reg_963[0]_i_60_n_0 ,\sel_tmp4_reg_963[0]_i_61_n_0 ,\sel_tmp4_reg_963[0]_i_62_n_0 }),
        .\sel_tmp4_reg_963_reg[0] (slt8_fu_654_p2),
        .\sel_tmp4_reg_963_reg[0]_0 (\sel_tmp4_reg_963[0]_i_4_n_0 ),
        .\sel_tmp4_reg_963_reg[0]_1 (slt_fu_566_p2),
        .\sel_tmp4_reg_963_reg[0]_2 (slt2_fu_588_p2),
        .\sel_tmp4_reg_963_reg[0]_3 (slt5_fu_621_p2),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .tmp_21_fu_394_p4(tmp_21_fu_394_p4),
        .tmp_30_i_reg_917(tmp_30_i_reg_917),
        .tmp_32_i_reg_926(tmp_32_i_reg_926),
        .tmp_32_i_reg_926_pp0_iter1_reg(tmp_32_i_reg_926_pp0_iter1_reg),
        .\win_val_2_1_fu_168_reg[15] (win_val_2_1_fu_168));
  LUT4 #(
    .INIT(16'h0800)) 
    \linebuff_val_1_addr_reg_937[10]_i_1 
       (.I0(tmp_32_i_fu_378_p2),
        .I1(tmp_30_i_fu_367_p2),
        .I2(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(linebuff_val_1_addr_reg_9370));
  FDRE \linebuff_val_1_addr_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(linebuff_val_1_U_n_12),
        .Q(linebuff_val_1_addr_reg_937[0]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[9]),
        .Q(linebuff_val_1_addr_reg_937[10]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[0]),
        .Q(linebuff_val_1_addr_reg_937[1]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[1]),
        .Q(linebuff_val_1_addr_reg_937[2]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[2]),
        .Q(linebuff_val_1_addr_reg_937[3]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[3]),
        .Q(linebuff_val_1_addr_reg_937[4]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[4]),
        .Q(linebuff_val_1_addr_reg_937[5]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[5]),
        .Q(linebuff_val_1_addr_reg_937[6]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[6]),
        .Q(linebuff_val_1_addr_reg_937[7]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[7]),
        .Q(linebuff_val_1_addr_reg_937[8]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_937_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_9370),
        .D(tmp_21_fu_394_p4[8]),
        .Q(linebuff_val_1_addr_reg_937[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBFBBBFFFFFFFF)) 
    \mOutPtr[1]_i_2__8 
       (.I0(or_cond7_i_reg_954_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(or_cond_i_reg_933),
        .I4(suppressed_data_stre_empty_n),
        .I5(canny_edges_data_str_full_n),
        .O(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT5 #(
    .INIT(32'h00404040)) 
    \mOutPtr[3]_i_3__13 
       (.I0(CO),
        .I1(Q[1]),
        .I2(hysteresis_U0_ap_start),
        .I3(\mOutPtr_reg[3] ),
        .I4(start_for_hysteresis_U0_full_n),
        .O(mOutPtr110_out_0));
  LUT5 #(
    .INIT(32'hFFFFFFF4)) 
    \or_cond6_i_reg_948[0]_i_1 
       (.I0(\or_cond6_i_reg_948[0]_i_2_n_0 ),
        .I1(\or_cond6_i_reg_948[0]_i_3_n_0 ),
        .I2(tmp_28_i_reg_912),
        .I3(tmp_38_i_fu_410_p2),
        .I4(\icmp_reg_902_reg_n_0_[0] ),
        .O(or_cond6_i_fu_425_p2));
  LUT1 #(
    .INIT(2'h1)) 
    \or_cond6_i_reg_948[0]_i_11 
       (.I0(ret_V_4_reg_883[32]),
        .O(\or_cond6_i_reg_948[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond6_i_reg_948[0]_i_12 
       (.I0(j_V_reg_921_reg[20]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[20] ),
        .O(\or_cond6_i_reg_948[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    \or_cond6_i_reg_948[0]_i_13 
       (.I0(\t_V_2_reg_272_reg_n_0_[31] ),
        .I1(j_V_reg_921_reg[31]),
        .I2(\t_V_2_reg_272_reg_n_0_[30] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[30]),
        .O(\or_cond6_i_reg_948[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond6_i_reg_948[0]_i_14 
       (.I0(j_V_reg_921_reg[12]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[12] ),
        .O(\or_cond6_i_reg_948[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond6_i_reg_948[0]_i_15 
       (.I0(\or_cond7_i_reg_954[0]_i_24_n_0 ),
        .I1(j_V_reg_921_reg[13]),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(\t_V_2_reg_272_reg_n_0_[13] ),
        .I4(\or_cond7_i_reg_954[0]_i_11_n_0 ),
        .I5(\or_cond7_i_reg_954[0]_i_25_n_0 ),
        .O(\or_cond6_i_reg_948[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_17 
       (.I0(ret_V_4_reg_883[31]),
        .I1(\tmp_32_i_reg_926[0]_i_20_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[30] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[30]),
        .I5(ret_V_4_reg_883[30]),
        .O(\or_cond6_i_reg_948[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_18 
       (.I0(ret_V_4_reg_883[29]),
        .I1(\or_cond7_i_reg_954[0]_i_15_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[28] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[28]),
        .I5(ret_V_4_reg_883[28]),
        .O(\or_cond6_i_reg_948[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_19 
       (.I0(ret_V_4_reg_883[27]),
        .I1(\or_cond7_i_reg_954[0]_i_19_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[26] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[26]),
        .I5(ret_V_4_reg_883[26]),
        .O(\or_cond6_i_reg_948[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond6_i_reg_948[0]_i_2 
       (.I0(\or_cond7_i_reg_954[0]_i_7_n_0 ),
        .I1(\or_cond7_i_reg_954[0]_i_10_n_0 ),
        .I2(\or_cond7_i_reg_954[0]_i_9_n_0 ),
        .I3(\or_cond6_i_reg_948[0]_i_5_n_0 ),
        .I4(\or_cond6_i_reg_948[0]_i_6_n_0 ),
        .I5(\or_cond6_i_reg_948[0]_i_7_n_0 ),
        .O(\or_cond6_i_reg_948[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_20 
       (.I0(ret_V_4_reg_883[25]),
        .I1(\or_cond7_i_reg_954[0]_i_17_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[24] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[24]),
        .I5(ret_V_4_reg_883[24]),
        .O(\or_cond6_i_reg_948[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_21 
       (.I0(j_V_reg_921_reg[31]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[31] ),
        .I3(ret_V_4_reg_883[31]),
        .I4(\or_cond7_i_reg_954[0]_i_14_n_0 ),
        .I5(ret_V_4_reg_883[30]),
        .O(\or_cond6_i_reg_948[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_22 
       (.I0(j_V_reg_921_reg[29]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[29] ),
        .I3(ret_V_4_reg_883[29]),
        .I4(\or_cond7_i_reg_954[0]_i_16_n_0 ),
        .I5(ret_V_4_reg_883[28]),
        .O(\or_cond6_i_reg_948[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_23 
       (.I0(j_V_reg_921_reg[27]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[27] ),
        .I3(ret_V_4_reg_883[27]),
        .I4(\or_cond7_i_reg_954[0]_i_18_n_0 ),
        .I5(ret_V_4_reg_883[26]),
        .O(\or_cond6_i_reg_948[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_24 
       (.I0(j_V_reg_921_reg[25]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[25] ),
        .I3(ret_V_4_reg_883[25]),
        .I4(\or_cond6_i_reg_948[0]_i_5_n_0 ),
        .I5(ret_V_4_reg_883[24]),
        .O(\or_cond6_i_reg_948[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_26 
       (.I0(ret_V_4_reg_883[23]),
        .I1(\or_cond7_i_reg_954[0]_i_9_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[22] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[22]),
        .I5(ret_V_4_reg_883[22]),
        .O(\or_cond6_i_reg_948[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_27 
       (.I0(ret_V_4_reg_883[21]),
        .I1(\or_cond7_i_reg_954[0]_i_7_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[20] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[20]),
        .I5(ret_V_4_reg_883[20]),
        .O(\or_cond6_i_reg_948[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_28 
       (.I0(ret_V_4_reg_883[19]),
        .I1(\or_cond7_i_reg_954[0]_i_12_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[18] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[18]),
        .I5(ret_V_4_reg_883[18]),
        .O(\or_cond6_i_reg_948[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'h54045404FD5D5404)) 
    \or_cond6_i_reg_948[0]_i_29 
       (.I0(ret_V_4_reg_883[17]),
        .I1(\t_V_2_reg_272_reg_n_0_[17] ),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(j_V_reg_921_reg[17]),
        .I4(\or_cond7_i_reg_954[0]_i_11_n_0 ),
        .I5(ret_V_4_reg_883[16]),
        .O(\or_cond6_i_reg_948[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \or_cond6_i_reg_948[0]_i_3 
       (.I0(tmp_21_fu_394_p4[7]),
        .I1(tmp_21_fu_394_p4[6]),
        .I2(tmp_21_fu_394_p4[5]),
        .I3(tmp_21_fu_394_p4[4]),
        .I4(\or_cond6_i_reg_948[0]_i_8_n_0 ),
        .I5(\or_cond6_i_reg_948[0]_i_9_n_0 ),
        .O(\or_cond6_i_reg_948[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_30 
       (.I0(j_V_reg_921_reg[23]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[23] ),
        .I3(ret_V_4_reg_883[23]),
        .I4(\or_cond7_i_reg_954[0]_i_10_n_0 ),
        .I5(ret_V_4_reg_883[22]),
        .O(\or_cond6_i_reg_948[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_31 
       (.I0(j_V_reg_921_reg[21]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[21] ),
        .I3(ret_V_4_reg_883[21]),
        .I4(\or_cond6_i_reg_948[0]_i_12_n_0 ),
        .I5(ret_V_4_reg_883[20]),
        .O(\or_cond6_i_reg_948[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \or_cond6_i_reg_948[0]_i_32 
       (.I0(\or_cond7_i_reg_954[0]_i_12_n_0 ),
        .I1(ret_V_4_reg_883[19]),
        .I2(j_V_reg_921_reg[18]),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(\t_V_2_reg_272_reg_n_0_[18] ),
        .I5(ret_V_4_reg_883[18]),
        .O(\or_cond6_i_reg_948[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_33 
       (.I0(j_V_reg_921_reg[17]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[17] ),
        .I3(ret_V_4_reg_883[17]),
        .I4(\or_cond7_i_reg_954[0]_i_11_n_0 ),
        .I5(ret_V_4_reg_883[16]),
        .O(\or_cond6_i_reg_948[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_35 
       (.I0(ret_V_4_reg_883[15]),
        .I1(\or_cond7_i_reg_954[0]_i_25_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[14] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[14]),
        .I5(ret_V_4_reg_883[14]),
        .O(\or_cond6_i_reg_948[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_36 
       (.I0(ret_V_4_reg_883[13]),
        .I1(\tmp_32_i_reg_926[0]_i_38_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[12] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[12]),
        .I5(ret_V_4_reg_883[12]),
        .O(\or_cond6_i_reg_948[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'h54045404FD5D5404)) 
    \or_cond6_i_reg_948[0]_i_37 
       (.I0(ret_V_4_reg_883[11]),
        .I1(\t_V_2_reg_272_reg_n_0_[11] ),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(j_V_reg_921_reg[11]),
        .I4(tmp_21_fu_394_p4[9]),
        .I5(ret_V_4_reg_883[10]),
        .O(\or_cond6_i_reg_948[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_38 
       (.I0(ret_V_4_reg_883[9]),
        .I1(tmp_21_fu_394_p4[8]),
        .I2(\t_V_2_reg_272_reg_n_0_[8] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[8]),
        .I5(ret_V_4_reg_883[8]),
        .O(\or_cond6_i_reg_948[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_39 
       (.I0(j_V_reg_921_reg[15]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[15] ),
        .I3(ret_V_4_reg_883[15]),
        .I4(\or_cond7_i_reg_954[0]_i_24_n_0 ),
        .I5(ret_V_4_reg_883[14]),
        .O(\or_cond6_i_reg_948[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_40 
       (.I0(j_V_reg_921_reg[13]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[13] ),
        .I3(ret_V_4_reg_883[13]),
        .I4(\or_cond6_i_reg_948[0]_i_14_n_0 ),
        .I5(ret_V_4_reg_883[12]),
        .O(\or_cond6_i_reg_948[0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_41 
       (.I0(j_V_reg_921_reg[11]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[11] ),
        .I3(ret_V_4_reg_883[11]),
        .I4(tmp_21_fu_394_p4[9]),
        .I5(ret_V_4_reg_883[10]),
        .O(\or_cond6_i_reg_948[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_42 
       (.I0(j_V_reg_921_reg[9]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[9] ),
        .I3(ret_V_4_reg_883[9]),
        .I4(tmp_21_fu_394_p4[7]),
        .I5(ret_V_4_reg_883[8]),
        .O(\or_cond6_i_reg_948[0]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_43 
       (.I0(ret_V_4_reg_883[7]),
        .I1(tmp_21_fu_394_p4[6]),
        .I2(\t_V_2_reg_272_reg_n_0_[6] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[6]),
        .I5(ret_V_4_reg_883[6]),
        .O(\or_cond6_i_reg_948[0]_i_43_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_44 
       (.I0(ret_V_4_reg_883[5]),
        .I1(tmp_21_fu_394_p4[4]),
        .I2(\t_V_2_reg_272_reg_n_0_[4] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[4]),
        .I5(ret_V_4_reg_883[4]),
        .O(\or_cond6_i_reg_948[0]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \or_cond6_i_reg_948[0]_i_45 
       (.I0(ret_V_4_reg_883[3]),
        .I1(tmp_21_fu_394_p4[2]),
        .I2(\t_V_2_reg_272_reg_n_0_[2] ),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(j_V_reg_921_reg[2]),
        .I5(ret_V_4_reg_883[2]),
        .O(\or_cond6_i_reg_948[0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'h5404FD5D54045404)) 
    \or_cond6_i_reg_948[0]_i_46 
       (.I0(ret_V_4_reg_883[1]),
        .I1(\t_V_2_reg_272_reg_n_0_[1] ),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(j_V_reg_921_reg[1]),
        .I4(ret_V_3_reg_873[0]),
        .I5(linebuff_val_1_U_n_12),
        .O(\or_cond6_i_reg_948[0]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_47 
       (.I0(j_V_reg_921_reg[7]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[7] ),
        .I3(ret_V_4_reg_883[7]),
        .I4(tmp_21_fu_394_p4[5]),
        .I5(ret_V_4_reg_883[6]),
        .O(\or_cond6_i_reg_948[0]_i_47_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_48 
       (.I0(j_V_reg_921_reg[5]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[5] ),
        .I3(ret_V_4_reg_883[5]),
        .I4(tmp_21_fu_394_p4[3]),
        .I5(ret_V_4_reg_883[4]),
        .O(\or_cond6_i_reg_948[0]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \or_cond6_i_reg_948[0]_i_49 
       (.I0(j_V_reg_921_reg[3]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[3] ),
        .I3(ret_V_4_reg_883[3]),
        .I4(tmp_21_fu_394_p4[1]),
        .I5(ret_V_4_reg_883[2]),
        .O(\or_cond6_i_reg_948[0]_i_49_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond6_i_reg_948[0]_i_5 
       (.I0(j_V_reg_921_reg[24]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[24] ),
        .O(\or_cond6_i_reg_948[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \or_cond6_i_reg_948[0]_i_50 
       (.I0(linebuff_val_1_U_n_12),
        .I1(ret_V_3_reg_873[0]),
        .I2(j_V_reg_921_reg[1]),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(\t_V_2_reg_272_reg_n_0_[1] ),
        .I5(ret_V_4_reg_883[1]),
        .O(\or_cond6_i_reg_948[0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond6_i_reg_948[0]_i_6 
       (.I0(\or_cond7_i_reg_954[0]_i_13_n_0 ),
        .I1(j_V_reg_921_reg[17]),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(\t_V_2_reg_272_reg_n_0_[17] ),
        .I4(\or_cond7_i_reg_954[0]_i_12_n_0 ),
        .I5(\or_cond6_i_reg_948[0]_i_12_n_0 ),
        .O(\or_cond6_i_reg_948[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond6_i_reg_948[0]_i_7 
       (.I0(\or_cond6_i_reg_948[0]_i_13_n_0 ),
        .I1(\or_cond7_i_reg_954[0]_i_15_n_0 ),
        .I2(\or_cond7_i_reg_954[0]_i_18_n_0 ),
        .I3(\or_cond7_i_reg_954[0]_i_17_n_0 ),
        .I4(\or_cond7_i_reg_954[0]_i_16_n_0 ),
        .I5(\or_cond7_i_reg_954[0]_i_19_n_0 ),
        .O(\or_cond6_i_reg_948[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \or_cond6_i_reg_948[0]_i_8 
       (.I0(tmp_21_fu_394_p4[1]),
        .I1(j_V_reg_921_reg[1]),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(\t_V_2_reg_272_reg_n_0_[1] ),
        .I4(tmp_21_fu_394_p4[3]),
        .I5(tmp_21_fu_394_p4[2]),
        .O(\or_cond6_i_reg_948[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond6_i_reg_948[0]_i_9 
       (.I0(\or_cond6_i_reg_948[0]_i_14_n_0 ),
        .I1(\or_cond7_i_reg_954[0]_i_22_n_0 ),
        .I2(tmp_21_fu_394_p4[9]),
        .I3(tmp_21_fu_394_p4[8]),
        .I4(\or_cond6_i_reg_948[0]_i_15_n_0 ),
        .O(\or_cond6_i_reg_948[0]_i_9_n_0 ));
  FDRE \or_cond6_i_reg_948_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(or_cond6_i_reg_948),
        .Q(or_cond6_i_reg_948_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond6_i_reg_948_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(or_cond6_i_reg_948_pp0_iter1_reg),
        .Q(or_cond6_i_reg_948_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond6_i_reg_948_reg[0] 
       (.C(ap_clk),
        .CE(or_cond6_i_reg_9480),
        .D(or_cond6_i_fu_425_p2),
        .Q(or_cond6_i_reg_948),
        .R(1'b0));
  CARRY4 \or_cond6_i_reg_948_reg[0]_i_10 
       (.CI(\or_cond6_i_reg_948_reg[0]_i_16_n_0 ),
        .CO({\or_cond6_i_reg_948_reg[0]_i_10_n_0 ,\or_cond6_i_reg_948_reg[0]_i_10_n_1 ,\or_cond6_i_reg_948_reg[0]_i_10_n_2 ,\or_cond6_i_reg_948_reg[0]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond6_i_reg_948[0]_i_17_n_0 ,\or_cond6_i_reg_948[0]_i_18_n_0 ,\or_cond6_i_reg_948[0]_i_19_n_0 ,\or_cond6_i_reg_948[0]_i_20_n_0 }),
        .O(\NLW_or_cond6_i_reg_948_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\or_cond6_i_reg_948[0]_i_21_n_0 ,\or_cond6_i_reg_948[0]_i_22_n_0 ,\or_cond6_i_reg_948[0]_i_23_n_0 ,\or_cond6_i_reg_948[0]_i_24_n_0 }));
  CARRY4 \or_cond6_i_reg_948_reg[0]_i_16 
       (.CI(\or_cond6_i_reg_948_reg[0]_i_25_n_0 ),
        .CO({\or_cond6_i_reg_948_reg[0]_i_16_n_0 ,\or_cond6_i_reg_948_reg[0]_i_16_n_1 ,\or_cond6_i_reg_948_reg[0]_i_16_n_2 ,\or_cond6_i_reg_948_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond6_i_reg_948[0]_i_26_n_0 ,\or_cond6_i_reg_948[0]_i_27_n_0 ,\or_cond6_i_reg_948[0]_i_28_n_0 ,\or_cond6_i_reg_948[0]_i_29_n_0 }),
        .O(\NLW_or_cond6_i_reg_948_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\or_cond6_i_reg_948[0]_i_30_n_0 ,\or_cond6_i_reg_948[0]_i_31_n_0 ,\or_cond6_i_reg_948[0]_i_32_n_0 ,\or_cond6_i_reg_948[0]_i_33_n_0 }));
  CARRY4 \or_cond6_i_reg_948_reg[0]_i_25 
       (.CI(\or_cond6_i_reg_948_reg[0]_i_34_n_0 ),
        .CO({\or_cond6_i_reg_948_reg[0]_i_25_n_0 ,\or_cond6_i_reg_948_reg[0]_i_25_n_1 ,\or_cond6_i_reg_948_reg[0]_i_25_n_2 ,\or_cond6_i_reg_948_reg[0]_i_25_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond6_i_reg_948[0]_i_35_n_0 ,\or_cond6_i_reg_948[0]_i_36_n_0 ,\or_cond6_i_reg_948[0]_i_37_n_0 ,\or_cond6_i_reg_948[0]_i_38_n_0 }),
        .O(\NLW_or_cond6_i_reg_948_reg[0]_i_25_O_UNCONNECTED [3:0]),
        .S({\or_cond6_i_reg_948[0]_i_39_n_0 ,\or_cond6_i_reg_948[0]_i_40_n_0 ,\or_cond6_i_reg_948[0]_i_41_n_0 ,\or_cond6_i_reg_948[0]_i_42_n_0 }));
  CARRY4 \or_cond6_i_reg_948_reg[0]_i_34 
       (.CI(1'b0),
        .CO({\or_cond6_i_reg_948_reg[0]_i_34_n_0 ,\or_cond6_i_reg_948_reg[0]_i_34_n_1 ,\or_cond6_i_reg_948_reg[0]_i_34_n_2 ,\or_cond6_i_reg_948_reg[0]_i_34_n_3 }),
        .CYINIT(1'b0),
        .DI({\or_cond6_i_reg_948[0]_i_43_n_0 ,\or_cond6_i_reg_948[0]_i_44_n_0 ,\or_cond6_i_reg_948[0]_i_45_n_0 ,\or_cond6_i_reg_948[0]_i_46_n_0 }),
        .O(\NLW_or_cond6_i_reg_948_reg[0]_i_34_O_UNCONNECTED [3:0]),
        .S({\or_cond6_i_reg_948[0]_i_47_n_0 ,\or_cond6_i_reg_948[0]_i_48_n_0 ,\or_cond6_i_reg_948[0]_i_49_n_0 ,\or_cond6_i_reg_948[0]_i_50_n_0 }));
  CARRY4 \or_cond6_i_reg_948_reg[0]_i_4 
       (.CI(\or_cond6_i_reg_948_reg[0]_i_10_n_0 ),
        .CO({\NLW_or_cond6_i_reg_948_reg[0]_i_4_CO_UNCONNECTED [3:1],tmp_38_i_fu_410_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_4_reg_883[32]}),
        .O(\NLW_or_cond6_i_reg_948_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\or_cond6_i_reg_948[0]_i_11_n_0 }));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \or_cond7_i_reg_954[0]_i_1 
       (.I0(\tmp_27_i_reg_907_reg_n_0_[0] ),
        .I1(\or_cond7_i_reg_954[0]_i_2_n_0 ),
        .I2(\or_cond7_i_reg_954[0]_i_3_n_0 ),
        .I3(\or_cond7_i_reg_954[0]_i_4_n_0 ),
        .I4(\or_cond7_i_reg_954[0]_i_5_n_0 ),
        .I5(\or_cond7_i_reg_954[0]_i_6_n_0 ),
        .O(or_cond7_i_fu_437_p2));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_10 
       (.I0(j_V_reg_921_reg[22]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[22] ),
        .O(\or_cond7_i_reg_954[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_11 
       (.I0(j_V_reg_921_reg[16]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[16] ),
        .O(\or_cond7_i_reg_954[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_12 
       (.I0(j_V_reg_921_reg[19]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[19] ),
        .O(\or_cond7_i_reg_954[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_13 
       (.I0(j_V_reg_921_reg[18]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[18] ),
        .O(\or_cond7_i_reg_954[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_14 
       (.I0(j_V_reg_921_reg[30]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[30] ),
        .O(\or_cond7_i_reg_954[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_15 
       (.I0(j_V_reg_921_reg[29]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[29] ),
        .O(\or_cond7_i_reg_954[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_16 
       (.I0(j_V_reg_921_reg[28]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[28] ),
        .O(\or_cond7_i_reg_954[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_17 
       (.I0(j_V_reg_921_reg[25]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[25] ),
        .O(\or_cond7_i_reg_954[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_18 
       (.I0(j_V_reg_921_reg[26]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[26] ),
        .O(\or_cond7_i_reg_954[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_19 
       (.I0(j_V_reg_921_reg[27]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[27] ),
        .O(\or_cond7_i_reg_954[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond7_i_reg_954[0]_i_2 
       (.I0(\or_cond7_i_reg_954[0]_i_7_n_0 ),
        .I1(j_V_reg_921_reg[20]),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(\t_V_2_reg_272_reg_n_0_[20] ),
        .I4(\or_cond7_i_reg_954[0]_i_9_n_0 ),
        .I5(\or_cond7_i_reg_954[0]_i_10_n_0 ),
        .O(\or_cond7_i_reg_954[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \or_cond7_i_reg_954[0]_i_20 
       (.I0(linebuff_val_1_U_n_12),
        .I1(j_V_reg_921_reg[1]),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(\t_V_2_reg_272_reg_n_0_[1] ),
        .I4(tmp_21_fu_394_p4[2]),
        .I5(tmp_21_fu_394_p4[1]),
        .O(\or_cond7_i_reg_954[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond7_i_reg_954[0]_i_21 
       (.I0(tmp_21_fu_394_p4[9]),
        .I1(\or_cond7_i_reg_954[0]_i_22_n_0 ),
        .I2(tmp_21_fu_394_p4[8]),
        .I3(tmp_21_fu_394_p4[7]),
        .I4(\or_cond7_i_reg_954[0]_i_23_n_0 ),
        .O(\or_cond7_i_reg_954[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_22 
       (.I0(j_V_reg_921_reg[11]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[11] ),
        .O(\or_cond7_i_reg_954[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond7_i_reg_954[0]_i_23 
       (.I0(\or_cond6_i_reg_948[0]_i_14_n_0 ),
        .I1(j_V_reg_921_reg[13]),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(\t_V_2_reg_272_reg_n_0_[13] ),
        .I4(\or_cond7_i_reg_954[0]_i_24_n_0 ),
        .I5(\or_cond7_i_reg_954[0]_i_25_n_0 ),
        .O(\or_cond7_i_reg_954[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_24 
       (.I0(j_V_reg_921_reg[14]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[14] ),
        .O(\or_cond7_i_reg_954[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_25 
       (.I0(j_V_reg_921_reg[15]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[15] ),
        .O(\or_cond7_i_reg_954[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFEFEFE)) 
    \or_cond7_i_reg_954[0]_i_3 
       (.I0(\or_cond7_i_reg_954[0]_i_11_n_0 ),
        .I1(\or_cond7_i_reg_954[0]_i_12_n_0 ),
        .I2(\or_cond7_i_reg_954[0]_i_13_n_0 ),
        .I3(j_V_reg_921_reg[17]),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(\t_V_2_reg_272_reg_n_0_[17] ),
        .O(\or_cond7_i_reg_954[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond7_i_reg_954[0]_i_4 
       (.I0(\or_cond7_i_reg_954[0]_i_14_n_0 ),
        .I1(j_V_reg_921_reg[31]),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(\t_V_2_reg_272_reg_n_0_[31] ),
        .I4(\or_cond7_i_reg_954[0]_i_15_n_0 ),
        .I5(\or_cond7_i_reg_954[0]_i_16_n_0 ),
        .O(\or_cond7_i_reg_954[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond7_i_reg_954[0]_i_5 
       (.I0(\or_cond7_i_reg_954[0]_i_17_n_0 ),
        .I1(j_V_reg_921_reg[24]),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(\t_V_2_reg_272_reg_n_0_[24] ),
        .I4(\or_cond7_i_reg_954[0]_i_18_n_0 ),
        .I5(\or_cond7_i_reg_954[0]_i_19_n_0 ),
        .O(\or_cond7_i_reg_954[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \or_cond7_i_reg_954[0]_i_6 
       (.I0(tmp_21_fu_394_p4[3]),
        .I1(tmp_21_fu_394_p4[4]),
        .I2(tmp_21_fu_394_p4[6]),
        .I3(tmp_21_fu_394_p4[5]),
        .I4(\or_cond7_i_reg_954[0]_i_20_n_0 ),
        .I5(\or_cond7_i_reg_954[0]_i_21_n_0 ),
        .O(\or_cond7_i_reg_954[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_7 
       (.I0(j_V_reg_921_reg[21]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[21] ),
        .O(\or_cond7_i_reg_954[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \or_cond7_i_reg_954[0]_i_8 
       (.I0(tmp_30_i_reg_917),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\or_cond7_i_reg_954[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond7_i_reg_954[0]_i_9 
       (.I0(j_V_reg_921_reg[23]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[23] ),
        .O(\or_cond7_i_reg_954[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \or_cond7_i_reg_954_pp0_iter1_reg[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .O(p_6_in));
  FDRE \or_cond7_i_reg_954_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(or_cond7_i_reg_954),
        .Q(or_cond7_i_reg_954_pp0_iter1_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBFBFBFBFBF00BFBF)) 
    \or_cond7_i_reg_954_pp0_iter2_reg[0]_i_1 
       (.I0(suppressed_data_stre_empty_n),
        .I1(or_cond_i_reg_933),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(canny_edges_data_str_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_0),
        .I5(or_cond7_i_reg_954_pp0_iter2_reg),
        .O(ap_block_pp0_stage0_subdone4_in));
  FDRE \or_cond7_i_reg_954_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(or_cond7_i_reg_954_pp0_iter1_reg),
        .Q(or_cond7_i_reg_954_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond7_i_reg_954_reg[0] 
       (.C(ap_clk),
        .CE(or_cond6_i_reg_9480),
        .D(or_cond7_i_fu_437_p2),
        .Q(or_cond7_i_reg_954),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \or_cond_i_reg_933[0]_i_1 
       (.I0(tmp_30_i_fu_367_p2),
        .I1(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(or_cond6_i_reg_9480));
  LUT2 #(
    .INIT(4'h8)) 
    \or_cond_i_reg_933[0]_i_2 
       (.I0(tmp_25_i_reg_897),
        .I1(tmp_32_i_fu_378_p2),
        .O(or_cond_i_fu_383_p2));
  FDRE \or_cond_i_reg_933_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(or_cond_i_reg_933),
        .Q(or_cond_i_reg_933_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_933_reg[0] 
       (.C(ap_clk),
        .CE(or_cond6_i_reg_9480),
        .D(or_cond_i_fu_383_p2),
        .Q(or_cond_i_reg_933),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[0] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[0]),
        .Q(ret_V_3_reg_873[0]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[10]),
        .Q(ret_V_3_reg_873[10]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[11]),
        .Q(ret_V_3_reg_873[11]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[12]),
        .Q(ret_V_3_reg_873[12]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[13]),
        .Q(ret_V_3_reg_873[13]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[14] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[14]),
        .Q(ret_V_3_reg_873[14]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[15] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[15]),
        .Q(ret_V_3_reg_873[15]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[16] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[16]),
        .Q(ret_V_3_reg_873[16]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[17] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[17]),
        .Q(ret_V_3_reg_873[17]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[18] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[18]),
        .Q(ret_V_3_reg_873[18]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[19] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[19]),
        .Q(ret_V_3_reg_873[19]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[1]),
        .Q(ret_V_3_reg_873[1]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[20] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[20]),
        .Q(ret_V_3_reg_873[20]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[21] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[21]),
        .Q(ret_V_3_reg_873[21]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[22] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[22]),
        .Q(ret_V_3_reg_873[22]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[23] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[23]),
        .Q(ret_V_3_reg_873[23]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[24] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[24]),
        .Q(ret_V_3_reg_873[24]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[25] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[25]),
        .Q(ret_V_3_reg_873[25]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[26] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[26]),
        .Q(ret_V_3_reg_873[26]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[27] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[27]),
        .Q(ret_V_3_reg_873[27]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[28] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[28]),
        .Q(ret_V_3_reg_873[28]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[29] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[29]),
        .Q(ret_V_3_reg_873[29]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[2]),
        .Q(ret_V_3_reg_873[2]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[30] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[30]),
        .Q(ret_V_3_reg_873[30]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[31] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[31]),
        .Q(ret_V_3_reg_873[31]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[32] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[32]),
        .Q(ret_V_3_reg_873[32]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[3]),
        .Q(ret_V_3_reg_873[3]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[4]),
        .Q(ret_V_3_reg_873[4]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[5]),
        .Q(ret_V_3_reg_873[5]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[6]),
        .Q(ret_V_3_reg_873[6]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[7]),
        .Q(ret_V_3_reg_873[7]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[8]),
        .Q(ret_V_3_reg_873[8]),
        .R(1'b0));
  FDRE \ret_V_3_reg_873_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_3_fu_298_p2[9]),
        .Q(ret_V_3_reg_873[9]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [9]),
        .Q(ret_V_4_reg_883[10]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [10]),
        .Q(ret_V_4_reg_883[11]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [11]),
        .Q(ret_V_4_reg_883[12]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [12]),
        .Q(ret_V_4_reg_883[13]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[14] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [13]),
        .Q(ret_V_4_reg_883[14]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[15] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [14]),
        .Q(ret_V_4_reg_883[15]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[16] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [15]),
        .Q(ret_V_4_reg_883[16]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[17] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [16]),
        .Q(ret_V_4_reg_883[17]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[18] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [17]),
        .Q(ret_V_4_reg_883[18]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[19] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [18]),
        .Q(ret_V_4_reg_883[19]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [0]),
        .Q(ret_V_4_reg_883[1]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[20] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [19]),
        .Q(ret_V_4_reg_883[20]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[21] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [20]),
        .Q(ret_V_4_reg_883[21]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[22] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [21]),
        .Q(ret_V_4_reg_883[22]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[23] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [22]),
        .Q(ret_V_4_reg_883[23]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[24] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [23]),
        .Q(ret_V_4_reg_883[24]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[25] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [24]),
        .Q(ret_V_4_reg_883[25]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[26] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [25]),
        .Q(ret_V_4_reg_883[26]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[27] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [26]),
        .Q(ret_V_4_reg_883[27]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[28] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [27]),
        .Q(ret_V_4_reg_883[28]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[29] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [28]),
        .Q(ret_V_4_reg_883[29]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [1]),
        .Q(ret_V_4_reg_883[2]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[30] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [29]),
        .Q(ret_V_4_reg_883[30]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[31] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [30]),
        .Q(ret_V_4_reg_883[31]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[32] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [31]),
        .Q(ret_V_4_reg_883[32]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [2]),
        .Q(ret_V_4_reg_883[3]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [3]),
        .Q(ret_V_4_reg_883[4]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [4]),
        .Q(ret_V_4_reg_883[5]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [5]),
        .Q(ret_V_4_reg_883[6]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [6]),
        .Q(ret_V_4_reg_883[7]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [7]),
        .Q(ret_V_4_reg_883[8]),
        .R(1'b0));
  FDRE \ret_V_4_reg_883_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\ret_V_4_reg_883_reg[32]_0 [8]),
        .Q(ret_V_4_reg_883[9]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[0] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[0]),
        .Q(ret_V_reg_868[0]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[10]),
        .Q(ret_V_reg_868[10]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[11]),
        .Q(ret_V_reg_868[11]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[12]),
        .Q(ret_V_reg_868[12]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[13]),
        .Q(ret_V_reg_868[13]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[14] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[14]),
        .Q(ret_V_reg_868[14]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[15] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[15]),
        .Q(ret_V_reg_868[15]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[16] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[16]),
        .Q(ret_V_reg_868[16]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[17] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[17]),
        .Q(ret_V_reg_868[17]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[18] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[18]),
        .Q(ret_V_reg_868[18]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[19] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[19]),
        .Q(ret_V_reg_868[19]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[1]),
        .Q(ret_V_reg_868[1]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[20] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[20]),
        .Q(ret_V_reg_868[20]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[21] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[21]),
        .Q(ret_V_reg_868[21]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[22] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[22]),
        .Q(ret_V_reg_868[22]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[23] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[23]),
        .Q(ret_V_reg_868[23]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[24] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[24]),
        .Q(ret_V_reg_868[24]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[25] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[25]),
        .Q(ret_V_reg_868[25]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[26] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[26]),
        .Q(ret_V_reg_868[26]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[27] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[27]),
        .Q(ret_V_reg_868[27]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[28] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[28]),
        .Q(ret_V_reg_868[28]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[29] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[29]),
        .Q(ret_V_reg_868[29]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[2]),
        .Q(ret_V_reg_868[2]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[30] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[30]),
        .Q(ret_V_reg_868[30]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[31] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[31]),
        .Q(ret_V_reg_868[31]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[32] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[32]),
        .Q(ret_V_reg_868[32]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[3]),
        .Q(ret_V_reg_868[3]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[4]),
        .Q(ret_V_reg_868[4]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[5]),
        .Q(ret_V_reg_868[5]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[6]),
        .Q(ret_V_reg_868[6]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[7]),
        .Q(ret_V_reg_868[7]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[8]),
        .Q(ret_V_reg_868[8]),
        .R(1'b0));
  FDRE \ret_V_reg_868_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(ret_V_fu_288_p2[9]),
        .Q(ret_V_reg_868[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \rows_V_reg_858[31]_i_1 
       (.I0(Q[0]),
        .I1(suppressed_cols_V_c_empty_n),
        .I2(hysteresis_U0_ap_start),
        .I3(suppressed_rows_V_c_empty_n),
        .I4(high_threshold_c_empty_n),
        .I5(low_threshold_c_empty_n),
        .O(hysteresis_U0_threshold_high_read));
  FDRE \rows_V_reg_858_reg[0] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[0]),
        .Q(rows_V_reg_858[0]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[10]),
        .Q(rows_V_reg_858[10]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[11]),
        .Q(rows_V_reg_858[11]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[12]),
        .Q(rows_V_reg_858[12]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[13]),
        .Q(rows_V_reg_858[13]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[14] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[14]),
        .Q(rows_V_reg_858[14]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[15] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[15]),
        .Q(rows_V_reg_858[15]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[16] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[16]),
        .Q(rows_V_reg_858[16]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[17] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[17]),
        .Q(rows_V_reg_858[17]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[18] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[18]),
        .Q(rows_V_reg_858[18]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[19] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[19]),
        .Q(rows_V_reg_858[19]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[1]),
        .Q(rows_V_reg_858[1]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[20] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[20]),
        .Q(rows_V_reg_858[20]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[21] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[21]),
        .Q(rows_V_reg_858[21]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[22] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[22]),
        .Q(rows_V_reg_858[22]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[23] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[23]),
        .Q(rows_V_reg_858[23]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[24] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[24]),
        .Q(rows_V_reg_858[24]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[25] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[25]),
        .Q(rows_V_reg_858[25]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[26] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[26]),
        .Q(rows_V_reg_858[26]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[27] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[27]),
        .Q(rows_V_reg_858[27]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[28] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[28]),
        .Q(rows_V_reg_858[28]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[29] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[29]),
        .Q(rows_V_reg_858[29]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[2]),
        .Q(rows_V_reg_858[2]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[30] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[30]),
        .Q(rows_V_reg_858[30]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[31] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[31]),
        .Q(rows_V_reg_858[31]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[3]),
        .Q(rows_V_reg_858[3]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[4]),
        .Q(rows_V_reg_858[4]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[5]),
        .Q(rows_V_reg_858[5]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[6]),
        .Q(rows_V_reg_858[6]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[7]),
        .Q(rows_V_reg_858[7]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[8]),
        .Q(rows_V_reg_858[8]),
        .R(1'b0));
  FDRE \rows_V_reg_858_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(if_dout[9]),
        .Q(rows_V_reg_858[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_10 
       (.I0(threshold_high_read_reg_845[24]),
        .I1(threshold_high_read_reg_845[25]),
        .O(\sel_tmp4_reg_963[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_101 
       (.I0(threshold_high_read_reg_845[22]),
        .I1(threshold_high_read_reg_845[23]),
        .O(\sel_tmp4_reg_963[0]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_102 
       (.I0(threshold_high_read_reg_845[20]),
        .I1(threshold_high_read_reg_845[21]),
        .O(\sel_tmp4_reg_963[0]_i_102_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_103 
       (.I0(threshold_high_read_reg_845[18]),
        .I1(threshold_high_read_reg_845[19]),
        .O(\sel_tmp4_reg_963[0]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_104 
       (.I0(threshold_high_read_reg_845[16]),
        .I1(threshold_high_read_reg_845[17]),
        .O(\sel_tmp4_reg_963[0]_i_104_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_106 
       (.I0(threshold_high_read_reg_845[22]),
        .I1(threshold_high_read_reg_845[23]),
        .O(\sel_tmp4_reg_963[0]_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_107 
       (.I0(threshold_high_read_reg_845[20]),
        .I1(threshold_high_read_reg_845[21]),
        .O(\sel_tmp4_reg_963[0]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_108 
       (.I0(threshold_high_read_reg_845[18]),
        .I1(threshold_high_read_reg_845[19]),
        .O(\sel_tmp4_reg_963[0]_i_108_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_109 
       (.I0(threshold_high_read_reg_845[16]),
        .I1(threshold_high_read_reg_845[17]),
        .O(\sel_tmp4_reg_963[0]_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_111 
       (.I0(threshold_high_read_reg_845[22]),
        .I1(threshold_high_read_reg_845[23]),
        .O(\sel_tmp4_reg_963[0]_i_111_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_112 
       (.I0(threshold_high_read_reg_845[20]),
        .I1(threshold_high_read_reg_845[21]),
        .O(\sel_tmp4_reg_963[0]_i_112_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_113 
       (.I0(threshold_high_read_reg_845[18]),
        .I1(threshold_high_read_reg_845[19]),
        .O(\sel_tmp4_reg_963[0]_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_114 
       (.I0(threshold_high_read_reg_845[16]),
        .I1(threshold_high_read_reg_845[17]),
        .O(\sel_tmp4_reg_963[0]_i_114_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_116 
       (.I0(threshold_high_read_reg_845[22]),
        .I1(threshold_high_read_reg_845[23]),
        .O(\sel_tmp4_reg_963[0]_i_116_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_117 
       (.I0(threshold_high_read_reg_845[20]),
        .I1(threshold_high_read_reg_845[21]),
        .O(\sel_tmp4_reg_963[0]_i_117_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_118 
       (.I0(threshold_high_read_reg_845[18]),
        .I1(threshold_high_read_reg_845[19]),
        .O(\sel_tmp4_reg_963[0]_i_118_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_119 
       (.I0(threshold_high_read_reg_845[16]),
        .I1(threshold_high_read_reg_845[17]),
        .O(\sel_tmp4_reg_963[0]_i_119_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_12 
       (.I0(threshold_high_read_reg_845[30]),
        .I1(threshold_high_read_reg_845[31]),
        .O(\sel_tmp4_reg_963[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_120 
       (.I0(win_val_0_1_2_fu_156[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(threshold_high_read_reg_845[7]),
        .I3(win_val_0_1_2_fu_156[7]),
        .O(\sel_tmp4_reg_963[0]_i_120_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_121 
       (.I0(win_val_0_1_2_fu_156[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(threshold_high_read_reg_845[5]),
        .I3(win_val_0_1_2_fu_156[5]),
        .O(\sel_tmp4_reg_963[0]_i_121_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_122 
       (.I0(win_val_0_1_2_fu_156[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(threshold_high_read_reg_845[3]),
        .I3(win_val_0_1_2_fu_156[3]),
        .O(\sel_tmp4_reg_963[0]_i_122_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_123 
       (.I0(win_val_0_1_2_fu_156[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(threshold_high_read_reg_845[1]),
        .I3(win_val_0_1_2_fu_156[1]),
        .O(\sel_tmp4_reg_963[0]_i_123_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_124 
       (.I0(win_val_0_1_2_fu_156[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(win_val_0_1_2_fu_156[7]),
        .I3(threshold_high_read_reg_845[7]),
        .O(\sel_tmp4_reg_963[0]_i_124_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_125 
       (.I0(win_val_0_1_2_fu_156[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(win_val_0_1_2_fu_156[5]),
        .I3(threshold_high_read_reg_845[5]),
        .O(\sel_tmp4_reg_963[0]_i_125_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_126 
       (.I0(win_val_0_1_2_fu_156[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(win_val_0_1_2_fu_156[3]),
        .I3(threshold_high_read_reg_845[3]),
        .O(\sel_tmp4_reg_963[0]_i_126_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_127 
       (.I0(win_val_0_1_2_fu_156[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(win_val_0_1_2_fu_156[1]),
        .I3(threshold_high_read_reg_845[1]),
        .O(\sel_tmp4_reg_963[0]_i_127_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_128 
       (.I0(win_val_2_1_2_fu_172[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(threshold_high_read_reg_845[7]),
        .I3(win_val_2_1_2_fu_172[7]),
        .O(\sel_tmp4_reg_963[0]_i_128_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_129 
       (.I0(win_val_2_1_2_fu_172[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(threshold_high_read_reg_845[5]),
        .I3(win_val_2_1_2_fu_172[5]),
        .O(\sel_tmp4_reg_963[0]_i_129_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_13 
       (.I0(threshold_high_read_reg_845[28]),
        .I1(threshold_high_read_reg_845[29]),
        .O(\sel_tmp4_reg_963[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_130 
       (.I0(win_val_2_1_2_fu_172[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(threshold_high_read_reg_845[3]),
        .I3(win_val_2_1_2_fu_172[3]),
        .O(\sel_tmp4_reg_963[0]_i_130_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_131 
       (.I0(win_val_2_1_2_fu_172[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(threshold_high_read_reg_845[1]),
        .I3(win_val_2_1_2_fu_172[1]),
        .O(\sel_tmp4_reg_963[0]_i_131_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_132 
       (.I0(win_val_2_1_2_fu_172[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(win_val_2_1_2_fu_172[7]),
        .I3(threshold_high_read_reg_845[7]),
        .O(\sel_tmp4_reg_963[0]_i_132_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_133 
       (.I0(win_val_2_1_2_fu_172[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(win_val_2_1_2_fu_172[5]),
        .I3(threshold_high_read_reg_845[5]),
        .O(\sel_tmp4_reg_963[0]_i_133_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_134 
       (.I0(win_val_2_1_2_fu_172[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(win_val_2_1_2_fu_172[3]),
        .I3(threshold_high_read_reg_845[3]),
        .O(\sel_tmp4_reg_963[0]_i_134_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_135 
       (.I0(win_val_2_1_2_fu_172[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(win_val_2_1_2_fu_172[1]),
        .I3(threshold_high_read_reg_845[1]),
        .O(\sel_tmp4_reg_963[0]_i_135_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_137 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_1_1_fu_160[14]),
        .I2(tmp0_i_fu_144[14]),
        .I3(threshold_high_read_reg_845[14]),
        .I4(threshold_high_read_reg_845[15]),
        .I5(\win_val_1_1_fu_160[15]_i_2_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_137_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_138 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_1_1_fu_160[12]),
        .I2(tmp0_i_fu_144[12]),
        .I3(threshold_high_read_reg_845[12]),
        .I4(threshold_high_read_reg_845[13]),
        .I5(\win_val_1_1_fu_160[13]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_138_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_139 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_1_1_fu_160[10]),
        .I2(tmp0_i_fu_144[10]),
        .I3(threshold_high_read_reg_845[10]),
        .I4(threshold_high_read_reg_845[11]),
        .I5(\win_val_1_1_fu_160[11]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_139_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_14 
       (.I0(threshold_high_read_reg_845[26]),
        .I1(threshold_high_read_reg_845[27]),
        .O(\sel_tmp4_reg_963[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_140 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_1_1_fu_160[8]),
        .I2(tmp0_i_fu_144[8]),
        .I3(threshold_high_read_reg_845[8]),
        .I4(threshold_high_read_reg_845[9]),
        .I5(\win_val_1_1_fu_160[9]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_140_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_141 
       (.I0(tmp0_i_fu_144[14]),
        .I1(win_val_1_1_fu_160[14]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[14]),
        .I4(\win_val_1_1_fu_160[15]_i_2_n_0 ),
        .I5(threshold_high_read_reg_845[15]),
        .O(\sel_tmp4_reg_963[0]_i_141_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_142 
       (.I0(tmp0_i_fu_144[12]),
        .I1(win_val_1_1_fu_160[12]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[12]),
        .I4(\win_val_1_1_fu_160[13]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[13]),
        .O(\sel_tmp4_reg_963[0]_i_142_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_143 
       (.I0(tmp0_i_fu_144[10]),
        .I1(win_val_1_1_fu_160[10]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[10]),
        .I4(\win_val_1_1_fu_160[11]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[11]),
        .O(\sel_tmp4_reg_963[0]_i_143_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_144 
       (.I0(tmp0_i_fu_144[8]),
        .I1(win_val_1_1_fu_160[8]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[8]),
        .I4(\win_val_1_1_fu_160[9]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[9]),
        .O(\sel_tmp4_reg_963[0]_i_144_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_146 
       (.I0(win_val_2_1_fu_168[14]),
        .I1(threshold_high_read_reg_845[14]),
        .I2(threshold_high_read_reg_845[15]),
        .I3(win_val_2_1_fu_168[15]),
        .O(\sel_tmp4_reg_963[0]_i_146_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_147 
       (.I0(win_val_2_1_fu_168[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(threshold_high_read_reg_845[13]),
        .I3(win_val_2_1_fu_168[13]),
        .O(\sel_tmp4_reg_963[0]_i_147_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_148 
       (.I0(win_val_2_1_fu_168[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(threshold_high_read_reg_845[11]),
        .I3(win_val_2_1_fu_168[11]),
        .O(\sel_tmp4_reg_963[0]_i_148_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_149 
       (.I0(win_val_2_1_fu_168[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(threshold_high_read_reg_845[9]),
        .I3(win_val_2_1_fu_168[9]),
        .O(\sel_tmp4_reg_963[0]_i_149_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_15 
       (.I0(threshold_high_read_reg_845[24]),
        .I1(threshold_high_read_reg_845[25]),
        .O(\sel_tmp4_reg_963[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_150 
       (.I0(win_val_2_1_fu_168[14]),
        .I1(threshold_high_read_reg_845[14]),
        .I2(win_val_2_1_fu_168[15]),
        .I3(threshold_high_read_reg_845[15]),
        .O(\sel_tmp4_reg_963[0]_i_150_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_151 
       (.I0(win_val_2_1_fu_168[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(win_val_2_1_fu_168[13]),
        .I3(threshold_high_read_reg_845[13]),
        .O(\sel_tmp4_reg_963[0]_i_151_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_152 
       (.I0(win_val_2_1_fu_168[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(win_val_2_1_fu_168[11]),
        .I3(threshold_high_read_reg_845[11]),
        .O(\sel_tmp4_reg_963[0]_i_152_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_153 
       (.I0(win_val_2_1_fu_168[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(win_val_2_1_fu_168[9]),
        .I3(threshold_high_read_reg_845[9]),
        .O(\sel_tmp4_reg_963[0]_i_153_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_155 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_0_1_fu_152[12]),
        .I2(element_gd_i_fu_148[12]),
        .I3(threshold_high_read_reg_845[12]),
        .I4(threshold_high_read_reg_845[13]),
        .I5(\win_val_0_1_fu_152[13]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_155_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_156 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_0_1_fu_152[10]),
        .I2(element_gd_i_fu_148[10]),
        .I3(threshold_high_read_reg_845[10]),
        .I4(threshold_high_read_reg_845[11]),
        .I5(\win_val_0_1_fu_152[11]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_156_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_157 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_0_1_fu_152[8]),
        .I2(element_gd_i_fu_148[8]),
        .I3(threshold_high_read_reg_845[8]),
        .I4(threshold_high_read_reg_845[9]),
        .I5(\win_val_0_1_fu_152[9]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_157_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_158 
       (.I0(threshold_high_read_reg_845[14]),
        .I1(threshold_high_read_reg_845[15]),
        .O(\sel_tmp4_reg_963[0]_i_158_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_159 
       (.I0(element_gd_i_fu_148[12]),
        .I1(win_val_0_1_fu_152[12]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[12]),
        .I4(\win_val_0_1_fu_152[13]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[13]),
        .O(\sel_tmp4_reg_963[0]_i_159_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_160 
       (.I0(element_gd_i_fu_148[10]),
        .I1(win_val_0_1_fu_152[10]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[10]),
        .I4(\win_val_0_1_fu_152[11]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[11]),
        .O(\sel_tmp4_reg_963[0]_i_160_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_161 
       (.I0(element_gd_i_fu_148[8]),
        .I1(win_val_0_1_fu_152[8]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[8]),
        .I4(\win_val_0_1_fu_152[9]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[9]),
        .O(\sel_tmp4_reg_963[0]_i_161_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_163 
       (.I0(win_val_1_1_fu_160[14]),
        .I1(threshold_high_read_reg_845[14]),
        .I2(threshold_high_read_reg_845[15]),
        .I3(win_val_1_1_fu_160[15]),
        .O(\sel_tmp4_reg_963[0]_i_163_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_164 
       (.I0(win_val_1_1_fu_160[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(threshold_high_read_reg_845[13]),
        .I3(win_val_1_1_fu_160[13]),
        .O(\sel_tmp4_reg_963[0]_i_164_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_165 
       (.I0(win_val_1_1_fu_160[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(threshold_high_read_reg_845[11]),
        .I3(win_val_1_1_fu_160[11]),
        .O(\sel_tmp4_reg_963[0]_i_165_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_166 
       (.I0(win_val_1_1_fu_160[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(threshold_high_read_reg_845[9]),
        .I3(win_val_1_1_fu_160[9]),
        .O(\sel_tmp4_reg_963[0]_i_166_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_167 
       (.I0(win_val_1_1_fu_160[14]),
        .I1(threshold_high_read_reg_845[14]),
        .I2(win_val_1_1_fu_160[15]),
        .I3(threshold_high_read_reg_845[15]),
        .O(\sel_tmp4_reg_963[0]_i_167_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_168 
       (.I0(win_val_1_1_fu_160[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(win_val_1_1_fu_160[13]),
        .I3(threshold_high_read_reg_845[13]),
        .O(\sel_tmp4_reg_963[0]_i_168_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_169 
       (.I0(win_val_1_1_fu_160[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(win_val_1_1_fu_160[11]),
        .I3(threshold_high_read_reg_845[11]),
        .O(\sel_tmp4_reg_963[0]_i_169_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_170 
       (.I0(win_val_1_1_fu_160[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(win_val_1_1_fu_160[9]),
        .I3(threshold_high_read_reg_845[9]),
        .O(\sel_tmp4_reg_963[0]_i_170_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_172 
       (.I0(win_val_0_1_fu_152[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(threshold_high_read_reg_845[13]),
        .I3(win_val_0_1_fu_152[13]),
        .O(\sel_tmp4_reg_963[0]_i_172_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_173 
       (.I0(win_val_0_1_fu_152[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(threshold_high_read_reg_845[11]),
        .I3(win_val_0_1_fu_152[11]),
        .O(\sel_tmp4_reg_963[0]_i_173_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_174 
       (.I0(win_val_0_1_fu_152[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(threshold_high_read_reg_845[9]),
        .I3(win_val_0_1_fu_152[9]),
        .O(\sel_tmp4_reg_963[0]_i_174_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_175 
       (.I0(threshold_high_read_reg_845[14]),
        .I1(threshold_high_read_reg_845[15]),
        .O(\sel_tmp4_reg_963[0]_i_175_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_176 
       (.I0(win_val_0_1_fu_152[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(win_val_0_1_fu_152[13]),
        .I3(threshold_high_read_reg_845[13]),
        .O(\sel_tmp4_reg_963[0]_i_176_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_177 
       (.I0(win_val_0_1_fu_152[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(win_val_0_1_fu_152[11]),
        .I3(threshold_high_read_reg_845[11]),
        .O(\sel_tmp4_reg_963[0]_i_177_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_178 
       (.I0(win_val_0_1_fu_152[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(win_val_0_1_fu_152[9]),
        .I3(threshold_high_read_reg_845[9]),
        .O(\sel_tmp4_reg_963[0]_i_178_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_189 
       (.I0(win_val_1_1_2_fu_164[14]),
        .I1(threshold_high_read_reg_845[14]),
        .I2(threshold_high_read_reg_845[15]),
        .I3(win_val_1_1_2_fu_164[15]),
        .O(\sel_tmp4_reg_963[0]_i_189_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_190 
       (.I0(win_val_1_1_2_fu_164[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(threshold_high_read_reg_845[13]),
        .I3(win_val_1_1_2_fu_164[13]),
        .O(\sel_tmp4_reg_963[0]_i_190_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_191 
       (.I0(win_val_1_1_2_fu_164[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(threshold_high_read_reg_845[11]),
        .I3(win_val_1_1_2_fu_164[11]),
        .O(\sel_tmp4_reg_963[0]_i_191_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_192 
       (.I0(win_val_1_1_2_fu_164[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(threshold_high_read_reg_845[9]),
        .I3(win_val_1_1_2_fu_164[9]),
        .O(\sel_tmp4_reg_963[0]_i_192_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_193 
       (.I0(win_val_1_1_2_fu_164[14]),
        .I1(threshold_high_read_reg_845[14]),
        .I2(win_val_1_1_2_fu_164[15]),
        .I3(threshold_high_read_reg_845[15]),
        .O(\sel_tmp4_reg_963[0]_i_193_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_194 
       (.I0(win_val_1_1_2_fu_164[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(win_val_1_1_2_fu_164[13]),
        .I3(threshold_high_read_reg_845[13]),
        .O(\sel_tmp4_reg_963[0]_i_194_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_195 
       (.I0(win_val_1_1_2_fu_164[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(win_val_1_1_2_fu_164[11]),
        .I3(threshold_high_read_reg_845[11]),
        .O(\sel_tmp4_reg_963[0]_i_195_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_196 
       (.I0(win_val_1_1_2_fu_164[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(win_val_1_1_2_fu_164[9]),
        .I3(threshold_high_read_reg_845[9]),
        .O(\sel_tmp4_reg_963[0]_i_196_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_197 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_1_1_fu_160[6]),
        .I2(tmp0_i_fu_144[6]),
        .I3(threshold_high_read_reg_845[6]),
        .I4(threshold_high_read_reg_845[7]),
        .I5(\win_val_1_1_fu_160[7]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_197_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_198 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_1_1_fu_160[4]),
        .I2(tmp0_i_fu_144[4]),
        .I3(threshold_high_read_reg_845[4]),
        .I4(threshold_high_read_reg_845[5]),
        .I5(\win_val_1_1_fu_160[5]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_198_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_199 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_1_1_fu_160[2]),
        .I2(tmp0_i_fu_144[2]),
        .I3(threshold_high_read_reg_845[2]),
        .I4(threshold_high_read_reg_845[3]),
        .I5(\win_val_1_1_fu_160[3]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_199_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_200 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_1_1_fu_160[0]),
        .I2(tmp0_i_fu_144[0]),
        .I3(threshold_high_read_reg_845[0]),
        .I4(threshold_high_read_reg_845[1]),
        .I5(\win_val_1_1_fu_160[1]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_200_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_201 
       (.I0(tmp0_i_fu_144[6]),
        .I1(win_val_1_1_fu_160[6]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[6]),
        .I4(\win_val_1_1_fu_160[7]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[7]),
        .O(\sel_tmp4_reg_963[0]_i_201_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_202 
       (.I0(tmp0_i_fu_144[4]),
        .I1(win_val_1_1_fu_160[4]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[4]),
        .I4(\win_val_1_1_fu_160[5]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[5]),
        .O(\sel_tmp4_reg_963[0]_i_202_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_203 
       (.I0(tmp0_i_fu_144[2]),
        .I1(win_val_1_1_fu_160[2]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[2]),
        .I4(\win_val_1_1_fu_160[3]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[3]),
        .O(\sel_tmp4_reg_963[0]_i_203_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_204 
       (.I0(tmp0_i_fu_144[0]),
        .I1(win_val_1_1_fu_160[0]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[0]),
        .I4(\win_val_1_1_fu_160[1]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[1]),
        .O(\sel_tmp4_reg_963[0]_i_204_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_205 
       (.I0(win_val_2_1_fu_168[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(threshold_high_read_reg_845[7]),
        .I3(win_val_2_1_fu_168[7]),
        .O(\sel_tmp4_reg_963[0]_i_205_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_206 
       (.I0(win_val_2_1_fu_168[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(threshold_high_read_reg_845[5]),
        .I3(win_val_2_1_fu_168[5]),
        .O(\sel_tmp4_reg_963[0]_i_206_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_207 
       (.I0(win_val_2_1_fu_168[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(threshold_high_read_reg_845[3]),
        .I3(win_val_2_1_fu_168[3]),
        .O(\sel_tmp4_reg_963[0]_i_207_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_208 
       (.I0(win_val_2_1_fu_168[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(threshold_high_read_reg_845[1]),
        .I3(win_val_2_1_fu_168[1]),
        .O(\sel_tmp4_reg_963[0]_i_208_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_209 
       (.I0(win_val_2_1_fu_168[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(win_val_2_1_fu_168[7]),
        .I3(threshold_high_read_reg_845[7]),
        .O(\sel_tmp4_reg_963[0]_i_209_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_210 
       (.I0(win_val_2_1_fu_168[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(win_val_2_1_fu_168[5]),
        .I3(threshold_high_read_reg_845[5]),
        .O(\sel_tmp4_reg_963[0]_i_210_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_211 
       (.I0(win_val_2_1_fu_168[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(win_val_2_1_fu_168[3]),
        .I3(threshold_high_read_reg_845[3]),
        .O(\sel_tmp4_reg_963[0]_i_211_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_212 
       (.I0(win_val_2_1_fu_168[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(win_val_2_1_fu_168[1]),
        .I3(threshold_high_read_reg_845[1]),
        .O(\sel_tmp4_reg_963[0]_i_212_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_213 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_0_1_fu_152[6]),
        .I2(element_gd_i_fu_148[6]),
        .I3(threshold_high_read_reg_845[6]),
        .I4(threshold_high_read_reg_845[7]),
        .I5(\win_val_0_1_fu_152[7]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_213_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_214 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_0_1_fu_152[4]),
        .I2(element_gd_i_fu_148[4]),
        .I3(threshold_high_read_reg_845[4]),
        .I4(threshold_high_read_reg_845[5]),
        .I5(\win_val_0_1_fu_152[5]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_214_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_215 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_0_1_fu_152[2]),
        .I2(element_gd_i_fu_148[2]),
        .I3(threshold_high_read_reg_845[2]),
        .I4(threshold_high_read_reg_845[3]),
        .I5(\win_val_0_1_fu_152[3]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_215_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_216 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(win_val_0_1_fu_152[0]),
        .I2(element_gd_i_fu_148[0]),
        .I3(threshold_high_read_reg_845[0]),
        .I4(threshold_high_read_reg_845[1]),
        .I5(\win_val_0_1_fu_152[1]_i_1_n_0 ),
        .O(\sel_tmp4_reg_963[0]_i_216_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_217 
       (.I0(element_gd_i_fu_148[6]),
        .I1(win_val_0_1_fu_152[6]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[6]),
        .I4(\win_val_0_1_fu_152[7]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[7]),
        .O(\sel_tmp4_reg_963[0]_i_217_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_218 
       (.I0(element_gd_i_fu_148[4]),
        .I1(win_val_0_1_fu_152[4]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[4]),
        .I4(\win_val_0_1_fu_152[5]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[5]),
        .O(\sel_tmp4_reg_963[0]_i_218_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_219 
       (.I0(element_gd_i_fu_148[2]),
        .I1(win_val_0_1_fu_152[2]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[2]),
        .I4(\win_val_0_1_fu_152[3]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[3]),
        .O(\sel_tmp4_reg_963[0]_i_219_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_220 
       (.I0(element_gd_i_fu_148[0]),
        .I1(win_val_0_1_fu_152[0]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(threshold_high_read_reg_845[0]),
        .I4(\win_val_0_1_fu_152[1]_i_1_n_0 ),
        .I5(threshold_high_read_reg_845[1]),
        .O(\sel_tmp4_reg_963[0]_i_220_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_221 
       (.I0(win_val_1_1_fu_160[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(threshold_high_read_reg_845[7]),
        .I3(win_val_1_1_fu_160[7]),
        .O(\sel_tmp4_reg_963[0]_i_221_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_222 
       (.I0(win_val_1_1_fu_160[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(threshold_high_read_reg_845[5]),
        .I3(win_val_1_1_fu_160[5]),
        .O(\sel_tmp4_reg_963[0]_i_222_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_223 
       (.I0(win_val_1_1_fu_160[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(threshold_high_read_reg_845[3]),
        .I3(win_val_1_1_fu_160[3]),
        .O(\sel_tmp4_reg_963[0]_i_223_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_224 
       (.I0(win_val_1_1_fu_160[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(threshold_high_read_reg_845[1]),
        .I3(win_val_1_1_fu_160[1]),
        .O(\sel_tmp4_reg_963[0]_i_224_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_225 
       (.I0(win_val_1_1_fu_160[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(win_val_1_1_fu_160[7]),
        .I3(threshold_high_read_reg_845[7]),
        .O(\sel_tmp4_reg_963[0]_i_225_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_226 
       (.I0(win_val_1_1_fu_160[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(win_val_1_1_fu_160[5]),
        .I3(threshold_high_read_reg_845[5]),
        .O(\sel_tmp4_reg_963[0]_i_226_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_227 
       (.I0(win_val_1_1_fu_160[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(win_val_1_1_fu_160[3]),
        .I3(threshold_high_read_reg_845[3]),
        .O(\sel_tmp4_reg_963[0]_i_227_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_228 
       (.I0(win_val_1_1_fu_160[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(win_val_1_1_fu_160[1]),
        .I3(threshold_high_read_reg_845[1]),
        .O(\sel_tmp4_reg_963[0]_i_228_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_229 
       (.I0(win_val_0_1_fu_152[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(threshold_high_read_reg_845[7]),
        .I3(win_val_0_1_fu_152[7]),
        .O(\sel_tmp4_reg_963[0]_i_229_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_230 
       (.I0(win_val_0_1_fu_152[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(threshold_high_read_reg_845[5]),
        .I3(win_val_0_1_fu_152[5]),
        .O(\sel_tmp4_reg_963[0]_i_230_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_231 
       (.I0(win_val_0_1_fu_152[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(threshold_high_read_reg_845[3]),
        .I3(win_val_0_1_fu_152[3]),
        .O(\sel_tmp4_reg_963[0]_i_231_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_232 
       (.I0(win_val_0_1_fu_152[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(threshold_high_read_reg_845[1]),
        .I3(win_val_0_1_fu_152[1]),
        .O(\sel_tmp4_reg_963[0]_i_232_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_233 
       (.I0(win_val_0_1_fu_152[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(win_val_0_1_fu_152[7]),
        .I3(threshold_high_read_reg_845[7]),
        .O(\sel_tmp4_reg_963[0]_i_233_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_234 
       (.I0(win_val_0_1_fu_152[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(win_val_0_1_fu_152[5]),
        .I3(threshold_high_read_reg_845[5]),
        .O(\sel_tmp4_reg_963[0]_i_234_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_235 
       (.I0(win_val_0_1_fu_152[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(win_val_0_1_fu_152[3]),
        .I3(threshold_high_read_reg_845[3]),
        .O(\sel_tmp4_reg_963[0]_i_235_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_236 
       (.I0(win_val_0_1_fu_152[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(win_val_0_1_fu_152[1]),
        .I3(threshold_high_read_reg_845[1]),
        .O(\sel_tmp4_reg_963[0]_i_236_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_24 
       (.I0(threshold_high_read_reg_845[22]),
        .I1(threshold_high_read_reg_845[23]),
        .O(\sel_tmp4_reg_963[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_245 
       (.I0(win_val_1_1_2_fu_164[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(threshold_high_read_reg_845[7]),
        .I3(win_val_1_1_2_fu_164[7]),
        .O(\sel_tmp4_reg_963[0]_i_245_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_246 
       (.I0(win_val_1_1_2_fu_164[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(threshold_high_read_reg_845[5]),
        .I3(win_val_1_1_2_fu_164[5]),
        .O(\sel_tmp4_reg_963[0]_i_246_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_247 
       (.I0(win_val_1_1_2_fu_164[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(threshold_high_read_reg_845[3]),
        .I3(win_val_1_1_2_fu_164[3]),
        .O(\sel_tmp4_reg_963[0]_i_247_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_248 
       (.I0(win_val_1_1_2_fu_164[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(threshold_high_read_reg_845[1]),
        .I3(win_val_1_1_2_fu_164[1]),
        .O(\sel_tmp4_reg_963[0]_i_248_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_249 
       (.I0(win_val_1_1_2_fu_164[6]),
        .I1(threshold_high_read_reg_845[6]),
        .I2(win_val_1_1_2_fu_164[7]),
        .I3(threshold_high_read_reg_845[7]),
        .O(\sel_tmp4_reg_963[0]_i_249_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_25 
       (.I0(threshold_high_read_reg_845[20]),
        .I1(threshold_high_read_reg_845[21]),
        .O(\sel_tmp4_reg_963[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_250 
       (.I0(win_val_1_1_2_fu_164[4]),
        .I1(threshold_high_read_reg_845[4]),
        .I2(win_val_1_1_2_fu_164[5]),
        .I3(threshold_high_read_reg_845[5]),
        .O(\sel_tmp4_reg_963[0]_i_250_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_251 
       (.I0(win_val_1_1_2_fu_164[2]),
        .I1(threshold_high_read_reg_845[2]),
        .I2(win_val_1_1_2_fu_164[3]),
        .I3(threshold_high_read_reg_845[3]),
        .O(\sel_tmp4_reg_963[0]_i_251_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_252 
       (.I0(win_val_1_1_2_fu_164[0]),
        .I1(threshold_high_read_reg_845[0]),
        .I2(win_val_1_1_2_fu_164[1]),
        .I3(threshold_high_read_reg_845[1]),
        .O(\sel_tmp4_reg_963[0]_i_252_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_26 
       (.I0(threshold_high_read_reg_845[18]),
        .I1(threshold_high_read_reg_845[19]),
        .O(\sel_tmp4_reg_963[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_27 
       (.I0(threshold_high_read_reg_845[16]),
        .I1(threshold_high_read_reg_845[17]),
        .O(\sel_tmp4_reg_963[0]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_29 
       (.I0(threshold_high_read_reg_845[22]),
        .I1(threshold_high_read_reg_845[23]),
        .O(\sel_tmp4_reg_963[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_30 
       (.I0(threshold_high_read_reg_845[20]),
        .I1(threshold_high_read_reg_845[21]),
        .O(\sel_tmp4_reg_963[0]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_31 
       (.I0(threshold_high_read_reg_845[18]),
        .I1(threshold_high_read_reg_845[19]),
        .O(\sel_tmp4_reg_963[0]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_32 
       (.I0(threshold_high_read_reg_845[16]),
        .I1(threshold_high_read_reg_845[17]),
        .O(\sel_tmp4_reg_963[0]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_34 
       (.I0(threshold_high_read_reg_845[30]),
        .I1(threshold_high_read_reg_845[31]),
        .O(\sel_tmp4_reg_963[0]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_35 
       (.I0(threshold_high_read_reg_845[28]),
        .I1(threshold_high_read_reg_845[29]),
        .O(\sel_tmp4_reg_963[0]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_36 
       (.I0(threshold_high_read_reg_845[26]),
        .I1(threshold_high_read_reg_845[27]),
        .O(\sel_tmp4_reg_963[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_37 
       (.I0(threshold_high_read_reg_845[24]),
        .I1(threshold_high_read_reg_845[25]),
        .O(\sel_tmp4_reg_963[0]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_39 
       (.I0(threshold_high_read_reg_845[30]),
        .I1(threshold_high_read_reg_845[31]),
        .O(\sel_tmp4_reg_963[0]_i_39_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sel_tmp4_reg_963[0]_i_4 
       (.I0(slt4_fu_610_p2),
        .I1(slt7_fu_643_p2),
        .I2(tmp_40_i_fu_518_p2),
        .I3(or_cond6_i_reg_948_pp0_iter1_reg),
        .I4(slt1_fu_577_p2),
        .O(\sel_tmp4_reg_963[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_40 
       (.I0(threshold_high_read_reg_845[28]),
        .I1(threshold_high_read_reg_845[29]),
        .O(\sel_tmp4_reg_963[0]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_41 
       (.I0(threshold_high_read_reg_845[26]),
        .I1(threshold_high_read_reg_845[27]),
        .O(\sel_tmp4_reg_963[0]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_42 
       (.I0(threshold_high_read_reg_845[24]),
        .I1(threshold_high_read_reg_845[25]),
        .O(\sel_tmp4_reg_963[0]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_44 
       (.I0(threshold_high_read_reg_845[30]),
        .I1(threshold_high_read_reg_845[31]),
        .O(\sel_tmp4_reg_963[0]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_45 
       (.I0(threshold_high_read_reg_845[28]),
        .I1(threshold_high_read_reg_845[29]),
        .O(\sel_tmp4_reg_963[0]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_46 
       (.I0(threshold_high_read_reg_845[26]),
        .I1(threshold_high_read_reg_845[27]),
        .O(\sel_tmp4_reg_963[0]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_47 
       (.I0(threshold_high_read_reg_845[24]),
        .I1(threshold_high_read_reg_845[25]),
        .O(\sel_tmp4_reg_963[0]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_49 
       (.I0(threshold_high_read_reg_845[30]),
        .I1(threshold_high_read_reg_845[31]),
        .O(\sel_tmp4_reg_963[0]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_50 
       (.I0(threshold_high_read_reg_845[28]),
        .I1(threshold_high_read_reg_845[29]),
        .O(\sel_tmp4_reg_963[0]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_51 
       (.I0(threshold_high_read_reg_845[26]),
        .I1(threshold_high_read_reg_845[27]),
        .O(\sel_tmp4_reg_963[0]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_52 
       (.I0(threshold_high_read_reg_845[24]),
        .I1(threshold_high_read_reg_845[25]),
        .O(\sel_tmp4_reg_963[0]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_54 
       (.I0(threshold_high_read_reg_845[30]),
        .I1(threshold_high_read_reg_845[31]),
        .O(\sel_tmp4_reg_963[0]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_55 
       (.I0(threshold_high_read_reg_845[28]),
        .I1(threshold_high_read_reg_845[29]),
        .O(\sel_tmp4_reg_963[0]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_56 
       (.I0(threshold_high_read_reg_845[26]),
        .I1(threshold_high_read_reg_845[27]),
        .O(\sel_tmp4_reg_963[0]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_57 
       (.I0(threshold_high_read_reg_845[24]),
        .I1(threshold_high_read_reg_845[25]),
        .O(\sel_tmp4_reg_963[0]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_59 
       (.I0(threshold_high_read_reg_845[30]),
        .I1(threshold_high_read_reg_845[31]),
        .O(\sel_tmp4_reg_963[0]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_60 
       (.I0(threshold_high_read_reg_845[28]),
        .I1(threshold_high_read_reg_845[29]),
        .O(\sel_tmp4_reg_963[0]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_61 
       (.I0(threshold_high_read_reg_845[26]),
        .I1(threshold_high_read_reg_845[27]),
        .O(\sel_tmp4_reg_963[0]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_62 
       (.I0(threshold_high_read_reg_845[24]),
        .I1(threshold_high_read_reg_845[25]),
        .O(\sel_tmp4_reg_963[0]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_64 
       (.I0(threshold_high_read_reg_845[30]),
        .I1(threshold_high_read_reg_845[31]),
        .O(\sel_tmp4_reg_963[0]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_65 
       (.I0(threshold_high_read_reg_845[28]),
        .I1(threshold_high_read_reg_845[29]),
        .O(\sel_tmp4_reg_963[0]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_66 
       (.I0(threshold_high_read_reg_845[26]),
        .I1(threshold_high_read_reg_845[27]),
        .O(\sel_tmp4_reg_963[0]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_67 
       (.I0(threshold_high_read_reg_845[24]),
        .I1(threshold_high_read_reg_845[25]),
        .O(\sel_tmp4_reg_963[0]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_69 
       (.I0(win_val_0_1_2_fu_156[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(threshold_high_read_reg_845[13]),
        .I3(win_val_0_1_2_fu_156[13]),
        .O(\sel_tmp4_reg_963[0]_i_69_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_7 
       (.I0(threshold_high_read_reg_845[30]),
        .I1(threshold_high_read_reg_845[31]),
        .O(\sel_tmp4_reg_963[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_70 
       (.I0(win_val_0_1_2_fu_156[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(threshold_high_read_reg_845[11]),
        .I3(win_val_0_1_2_fu_156[11]),
        .O(\sel_tmp4_reg_963[0]_i_70_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_71 
       (.I0(win_val_0_1_2_fu_156[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(threshold_high_read_reg_845[9]),
        .I3(win_val_0_1_2_fu_156[9]),
        .O(\sel_tmp4_reg_963[0]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_72 
       (.I0(threshold_high_read_reg_845[14]),
        .I1(threshold_high_read_reg_845[15]),
        .O(\sel_tmp4_reg_963[0]_i_72_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_73 
       (.I0(win_val_0_1_2_fu_156[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(win_val_0_1_2_fu_156[13]),
        .I3(threshold_high_read_reg_845[13]),
        .O(\sel_tmp4_reg_963[0]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_74 
       (.I0(win_val_0_1_2_fu_156[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(win_val_0_1_2_fu_156[11]),
        .I3(threshold_high_read_reg_845[11]),
        .O(\sel_tmp4_reg_963[0]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_75 
       (.I0(win_val_0_1_2_fu_156[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(win_val_0_1_2_fu_156[9]),
        .I3(threshold_high_read_reg_845[9]),
        .O(\sel_tmp4_reg_963[0]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_77 
       (.I0(win_val_2_1_2_fu_172[14]),
        .I1(threshold_high_read_reg_845[14]),
        .I2(threshold_high_read_reg_845[15]),
        .I3(win_val_2_1_2_fu_172[15]),
        .O(\sel_tmp4_reg_963[0]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_78 
       (.I0(win_val_2_1_2_fu_172[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(threshold_high_read_reg_845[13]),
        .I3(win_val_2_1_2_fu_172[13]),
        .O(\sel_tmp4_reg_963[0]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_79 
       (.I0(win_val_2_1_2_fu_172[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(threshold_high_read_reg_845[11]),
        .I3(win_val_2_1_2_fu_172[11]),
        .O(\sel_tmp4_reg_963[0]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_8 
       (.I0(threshold_high_read_reg_845[28]),
        .I1(threshold_high_read_reg_845[29]),
        .O(\sel_tmp4_reg_963[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \sel_tmp4_reg_963[0]_i_80 
       (.I0(win_val_2_1_2_fu_172[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(threshold_high_read_reg_845[9]),
        .I3(win_val_2_1_2_fu_172[9]),
        .O(\sel_tmp4_reg_963[0]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_81 
       (.I0(win_val_2_1_2_fu_172[14]),
        .I1(threshold_high_read_reg_845[14]),
        .I2(win_val_2_1_2_fu_172[15]),
        .I3(threshold_high_read_reg_845[15]),
        .O(\sel_tmp4_reg_963[0]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_82 
       (.I0(win_val_2_1_2_fu_172[12]),
        .I1(threshold_high_read_reg_845[12]),
        .I2(win_val_2_1_2_fu_172[13]),
        .I3(threshold_high_read_reg_845[13]),
        .O(\sel_tmp4_reg_963[0]_i_82_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_83 
       (.I0(win_val_2_1_2_fu_172[10]),
        .I1(threshold_high_read_reg_845[10]),
        .I2(win_val_2_1_2_fu_172[11]),
        .I3(threshold_high_read_reg_845[11]),
        .O(\sel_tmp4_reg_963[0]_i_83_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \sel_tmp4_reg_963[0]_i_84 
       (.I0(win_val_2_1_2_fu_172[8]),
        .I1(threshold_high_read_reg_845[8]),
        .I2(win_val_2_1_2_fu_172[9]),
        .I3(threshold_high_read_reg_845[9]),
        .O(\sel_tmp4_reg_963[0]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_86 
       (.I0(threshold_high_read_reg_845[22]),
        .I1(threshold_high_read_reg_845[23]),
        .O(\sel_tmp4_reg_963[0]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_87 
       (.I0(threshold_high_read_reg_845[20]),
        .I1(threshold_high_read_reg_845[21]),
        .O(\sel_tmp4_reg_963[0]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_88 
       (.I0(threshold_high_read_reg_845[18]),
        .I1(threshold_high_read_reg_845[19]),
        .O(\sel_tmp4_reg_963[0]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_89 
       (.I0(threshold_high_read_reg_845[16]),
        .I1(threshold_high_read_reg_845[17]),
        .O(\sel_tmp4_reg_963[0]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_9 
       (.I0(threshold_high_read_reg_845[26]),
        .I1(threshold_high_read_reg_845[27]),
        .O(\sel_tmp4_reg_963[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_91 
       (.I0(threshold_high_read_reg_845[22]),
        .I1(threshold_high_read_reg_845[23]),
        .O(\sel_tmp4_reg_963[0]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_92 
       (.I0(threshold_high_read_reg_845[20]),
        .I1(threshold_high_read_reg_845[21]),
        .O(\sel_tmp4_reg_963[0]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_93 
       (.I0(threshold_high_read_reg_845[18]),
        .I1(threshold_high_read_reg_845[19]),
        .O(\sel_tmp4_reg_963[0]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_94 
       (.I0(threshold_high_read_reg_845[16]),
        .I1(threshold_high_read_reg_845[17]),
        .O(\sel_tmp4_reg_963[0]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_96 
       (.I0(threshold_high_read_reg_845[22]),
        .I1(threshold_high_read_reg_845[23]),
        .O(\sel_tmp4_reg_963[0]_i_96_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_97 
       (.I0(threshold_high_read_reg_845[20]),
        .I1(threshold_high_read_reg_845[21]),
        .O(\sel_tmp4_reg_963[0]_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_98 
       (.I0(threshold_high_read_reg_845[18]),
        .I1(threshold_high_read_reg_845[19]),
        .O(\sel_tmp4_reg_963[0]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \sel_tmp4_reg_963[0]_i_99 
       (.I0(threshold_high_read_reg_845[16]),
        .I1(threshold_high_read_reg_845[17]),
        .O(\sel_tmp4_reg_963[0]_i_99_n_0 ));
  FDRE \sel_tmp4_reg_963_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(sel_tmp4_fu_713_p2),
        .Q(sel_tmp4_reg_963),
        .R(1'b0));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_100 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_162_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_100_n_0 ,\sel_tmp4_reg_963_reg[0]_i_100_n_1 ,\sel_tmp4_reg_963_reg[0]_i_100_n_2 ,\sel_tmp4_reg_963_reg[0]_i_100_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_163_n_0 ,\sel_tmp4_reg_963[0]_i_164_n_0 ,\sel_tmp4_reg_963[0]_i_165_n_0 ,\sel_tmp4_reg_963[0]_i_166_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_100_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_167_n_0 ,\sel_tmp4_reg_963[0]_i_168_n_0 ,\sel_tmp4_reg_963[0]_i_169_n_0 ,\sel_tmp4_reg_963[0]_i_170_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_105 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_171_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_105_n_0 ,\sel_tmp4_reg_963_reg[0]_i_105_n_1 ,\sel_tmp4_reg_963_reg[0]_i_105_n_2 ,\sel_tmp4_reg_963_reg[0]_i_105_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sel_tmp4_reg_963[0]_i_172_n_0 ,\sel_tmp4_reg_963[0]_i_173_n_0 ,\sel_tmp4_reg_963[0]_i_174_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_105_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_175_n_0 ,\sel_tmp4_reg_963[0]_i_176_n_0 ,\sel_tmp4_reg_963[0]_i_177_n_0 ,\sel_tmp4_reg_963[0]_i_178_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_11 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_28_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_11_n_0 ,\sel_tmp4_reg_963_reg[0]_i_11_n_1 ,\sel_tmp4_reg_963_reg[0]_i_11_n_2 ,\sel_tmp4_reg_963_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_29_n_0 ,\sel_tmp4_reg_963[0]_i_30_n_0 ,\sel_tmp4_reg_963[0]_i_31_n_0 ,\sel_tmp4_reg_963[0]_i_32_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_115 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_188_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_115_n_0 ,\sel_tmp4_reg_963_reg[0]_i_115_n_1 ,\sel_tmp4_reg_963_reg[0]_i_115_n_2 ,\sel_tmp4_reg_963_reg[0]_i_115_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_189_n_0 ,\sel_tmp4_reg_963[0]_i_190_n_0 ,\sel_tmp4_reg_963[0]_i_191_n_0 ,\sel_tmp4_reg_963[0]_i_192_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_115_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_193_n_0 ,\sel_tmp4_reg_963[0]_i_194_n_0 ,\sel_tmp4_reg_963[0]_i_195_n_0 ,\sel_tmp4_reg_963[0]_i_196_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_136 
       (.CI(1'b0),
        .CO({\sel_tmp4_reg_963_reg[0]_i_136_n_0 ,\sel_tmp4_reg_963_reg[0]_i_136_n_1 ,\sel_tmp4_reg_963_reg[0]_i_136_n_2 ,\sel_tmp4_reg_963_reg[0]_i_136_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_197_n_0 ,\sel_tmp4_reg_963[0]_i_198_n_0 ,\sel_tmp4_reg_963[0]_i_199_n_0 ,\sel_tmp4_reg_963[0]_i_200_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_136_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_201_n_0 ,\sel_tmp4_reg_963[0]_i_202_n_0 ,\sel_tmp4_reg_963[0]_i_203_n_0 ,\sel_tmp4_reg_963[0]_i_204_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_145 
       (.CI(1'b0),
        .CO({\sel_tmp4_reg_963_reg[0]_i_145_n_0 ,\sel_tmp4_reg_963_reg[0]_i_145_n_1 ,\sel_tmp4_reg_963_reg[0]_i_145_n_2 ,\sel_tmp4_reg_963_reg[0]_i_145_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_205_n_0 ,\sel_tmp4_reg_963[0]_i_206_n_0 ,\sel_tmp4_reg_963[0]_i_207_n_0 ,\sel_tmp4_reg_963[0]_i_208_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_145_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_209_n_0 ,\sel_tmp4_reg_963[0]_i_210_n_0 ,\sel_tmp4_reg_963[0]_i_211_n_0 ,\sel_tmp4_reg_963[0]_i_212_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_154 
       (.CI(1'b0),
        .CO({\sel_tmp4_reg_963_reg[0]_i_154_n_0 ,\sel_tmp4_reg_963_reg[0]_i_154_n_1 ,\sel_tmp4_reg_963_reg[0]_i_154_n_2 ,\sel_tmp4_reg_963_reg[0]_i_154_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_213_n_0 ,\sel_tmp4_reg_963[0]_i_214_n_0 ,\sel_tmp4_reg_963[0]_i_215_n_0 ,\sel_tmp4_reg_963[0]_i_216_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_154_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_217_n_0 ,\sel_tmp4_reg_963[0]_i_218_n_0 ,\sel_tmp4_reg_963[0]_i_219_n_0 ,\sel_tmp4_reg_963[0]_i_220_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_16 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_33_n_0 ),
        .CO({slt4_fu_610_p2,\sel_tmp4_reg_963_reg[0]_i_16_n_1 ,\sel_tmp4_reg_963_reg[0]_i_16_n_2 ,\sel_tmp4_reg_963_reg[0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold_high_read_reg_845[31],1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_16_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_34_n_0 ,\sel_tmp4_reg_963[0]_i_35_n_0 ,\sel_tmp4_reg_963[0]_i_36_n_0 ,\sel_tmp4_reg_963[0]_i_37_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_162 
       (.CI(1'b0),
        .CO({\sel_tmp4_reg_963_reg[0]_i_162_n_0 ,\sel_tmp4_reg_963_reg[0]_i_162_n_1 ,\sel_tmp4_reg_963_reg[0]_i_162_n_2 ,\sel_tmp4_reg_963_reg[0]_i_162_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_221_n_0 ,\sel_tmp4_reg_963[0]_i_222_n_0 ,\sel_tmp4_reg_963[0]_i_223_n_0 ,\sel_tmp4_reg_963[0]_i_224_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_162_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_225_n_0 ,\sel_tmp4_reg_963[0]_i_226_n_0 ,\sel_tmp4_reg_963[0]_i_227_n_0 ,\sel_tmp4_reg_963[0]_i_228_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_17 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_38_n_0 ),
        .CO({slt7_fu_643_p2,\sel_tmp4_reg_963_reg[0]_i_17_n_1 ,\sel_tmp4_reg_963_reg[0]_i_17_n_2 ,\sel_tmp4_reg_963_reg[0]_i_17_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold_high_read_reg_845[31],1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_17_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_39_n_0 ,\sel_tmp4_reg_963[0]_i_40_n_0 ,\sel_tmp4_reg_963[0]_i_41_n_0 ,\sel_tmp4_reg_963[0]_i_42_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_171 
       (.CI(1'b0),
        .CO({\sel_tmp4_reg_963_reg[0]_i_171_n_0 ,\sel_tmp4_reg_963_reg[0]_i_171_n_1 ,\sel_tmp4_reg_963_reg[0]_i_171_n_2 ,\sel_tmp4_reg_963_reg[0]_i_171_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_229_n_0 ,\sel_tmp4_reg_963[0]_i_230_n_0 ,\sel_tmp4_reg_963[0]_i_231_n_0 ,\sel_tmp4_reg_963[0]_i_232_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_171_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_233_n_0 ,\sel_tmp4_reg_963[0]_i_234_n_0 ,\sel_tmp4_reg_963[0]_i_235_n_0 ,\sel_tmp4_reg_963[0]_i_236_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_18 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_43_n_0 ),
        .CO({slt1_fu_577_p2,\sel_tmp4_reg_963_reg[0]_i_18_n_1 ,\sel_tmp4_reg_963_reg[0]_i_18_n_2 ,\sel_tmp4_reg_963_reg[0]_i_18_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold_high_read_reg_845[31],1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_18_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_44_n_0 ,\sel_tmp4_reg_963[0]_i_45_n_0 ,\sel_tmp4_reg_963[0]_i_46_n_0 ,\sel_tmp4_reg_963[0]_i_47_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_188 
       (.CI(1'b0),
        .CO({\sel_tmp4_reg_963_reg[0]_i_188_n_0 ,\sel_tmp4_reg_963_reg[0]_i_188_n_1 ,\sel_tmp4_reg_963_reg[0]_i_188_n_2 ,\sel_tmp4_reg_963_reg[0]_i_188_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_245_n_0 ,\sel_tmp4_reg_963[0]_i_246_n_0 ,\sel_tmp4_reg_963[0]_i_247_n_0 ,\sel_tmp4_reg_963[0]_i_248_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_188_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_249_n_0 ,\sel_tmp4_reg_963[0]_i_250_n_0 ,\sel_tmp4_reg_963[0]_i_251_n_0 ,\sel_tmp4_reg_963[0]_i_252_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_19 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_48_n_0 ),
        .CO({slt_fu_566_p2,\sel_tmp4_reg_963_reg[0]_i_19_n_1 ,\sel_tmp4_reg_963_reg[0]_i_19_n_2 ,\sel_tmp4_reg_963_reg[0]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold_high_read_reg_845[31],1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_19_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_49_n_0 ,\sel_tmp4_reg_963[0]_i_50_n_0 ,\sel_tmp4_reg_963[0]_i_51_n_0 ,\sel_tmp4_reg_963[0]_i_52_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_2 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_6_n_0 ),
        .CO({slt3_fu_599_p2,\sel_tmp4_reg_963_reg[0]_i_2_n_1 ,\sel_tmp4_reg_963_reg[0]_i_2_n_2 ,\sel_tmp4_reg_963_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold_high_read_reg_845[31],1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_7_n_0 ,\sel_tmp4_reg_963[0]_i_8_n_0 ,\sel_tmp4_reg_963[0]_i_9_n_0 ,\sel_tmp4_reg_963[0]_i_10_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_20 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_53_n_0 ),
        .CO({slt2_fu_588_p2,\sel_tmp4_reg_963_reg[0]_i_20_n_1 ,\sel_tmp4_reg_963_reg[0]_i_20_n_2 ,\sel_tmp4_reg_963_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold_high_read_reg_845[31],1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_54_n_0 ,\sel_tmp4_reg_963[0]_i_55_n_0 ,\sel_tmp4_reg_963[0]_i_56_n_0 ,\sel_tmp4_reg_963[0]_i_57_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_22 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_63_n_0 ),
        .CO({slt5_fu_621_p2,\sel_tmp4_reg_963_reg[0]_i_22_n_1 ,\sel_tmp4_reg_963_reg[0]_i_22_n_2 ,\sel_tmp4_reg_963_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold_high_read_reg_845[31],1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_64_n_0 ,\sel_tmp4_reg_963[0]_i_65_n_0 ,\sel_tmp4_reg_963[0]_i_66_n_0 ,\sel_tmp4_reg_963[0]_i_67_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_23 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_68_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_23_n_0 ,\sel_tmp4_reg_963_reg[0]_i_23_n_1 ,\sel_tmp4_reg_963_reg[0]_i_23_n_2 ,\sel_tmp4_reg_963_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sel_tmp4_reg_963[0]_i_69_n_0 ,\sel_tmp4_reg_963[0]_i_70_n_0 ,\sel_tmp4_reg_963[0]_i_71_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_72_n_0 ,\sel_tmp4_reg_963[0]_i_73_n_0 ,\sel_tmp4_reg_963[0]_i_74_n_0 ,\sel_tmp4_reg_963[0]_i_75_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_28 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_76_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_28_n_0 ,\sel_tmp4_reg_963_reg[0]_i_28_n_1 ,\sel_tmp4_reg_963_reg[0]_i_28_n_2 ,\sel_tmp4_reg_963_reg[0]_i_28_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_77_n_0 ,\sel_tmp4_reg_963[0]_i_78_n_0 ,\sel_tmp4_reg_963[0]_i_79_n_0 ,\sel_tmp4_reg_963[0]_i_80_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_28_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_81_n_0 ,\sel_tmp4_reg_963[0]_i_82_n_0 ,\sel_tmp4_reg_963[0]_i_83_n_0 ,\sel_tmp4_reg_963[0]_i_84_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_3 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_11_n_0 ),
        .CO({slt8_fu_654_p2,\sel_tmp4_reg_963_reg[0]_i_3_n_1 ,\sel_tmp4_reg_963_reg[0]_i_3_n_2 ,\sel_tmp4_reg_963_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({threshold_high_read_reg_845[31],1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_12_n_0 ,\sel_tmp4_reg_963[0]_i_13_n_0 ,\sel_tmp4_reg_963[0]_i_14_n_0 ,\sel_tmp4_reg_963[0]_i_15_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_33 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_85_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_33_n_0 ,\sel_tmp4_reg_963_reg[0]_i_33_n_1 ,\sel_tmp4_reg_963_reg[0]_i_33_n_2 ,\sel_tmp4_reg_963_reg[0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_33_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_86_n_0 ,\sel_tmp4_reg_963[0]_i_87_n_0 ,\sel_tmp4_reg_963[0]_i_88_n_0 ,\sel_tmp4_reg_963[0]_i_89_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_38 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_90_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_38_n_0 ,\sel_tmp4_reg_963_reg[0]_i_38_n_1 ,\sel_tmp4_reg_963_reg[0]_i_38_n_2 ,\sel_tmp4_reg_963_reg[0]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_38_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_91_n_0 ,\sel_tmp4_reg_963[0]_i_92_n_0 ,\sel_tmp4_reg_963[0]_i_93_n_0 ,\sel_tmp4_reg_963[0]_i_94_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_43 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_95_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_43_n_0 ,\sel_tmp4_reg_963_reg[0]_i_43_n_1 ,\sel_tmp4_reg_963_reg[0]_i_43_n_2 ,\sel_tmp4_reg_963_reg[0]_i_43_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_43_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_96_n_0 ,\sel_tmp4_reg_963[0]_i_97_n_0 ,\sel_tmp4_reg_963[0]_i_98_n_0 ,\sel_tmp4_reg_963[0]_i_99_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_48 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_100_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_48_n_0 ,\sel_tmp4_reg_963_reg[0]_i_48_n_1 ,\sel_tmp4_reg_963_reg[0]_i_48_n_2 ,\sel_tmp4_reg_963_reg[0]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_48_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_101_n_0 ,\sel_tmp4_reg_963[0]_i_102_n_0 ,\sel_tmp4_reg_963[0]_i_103_n_0 ,\sel_tmp4_reg_963[0]_i_104_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_53 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_105_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_53_n_0 ,\sel_tmp4_reg_963_reg[0]_i_53_n_1 ,\sel_tmp4_reg_963_reg[0]_i_53_n_2 ,\sel_tmp4_reg_963_reg[0]_i_53_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_53_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_106_n_0 ,\sel_tmp4_reg_963[0]_i_107_n_0 ,\sel_tmp4_reg_963[0]_i_108_n_0 ,\sel_tmp4_reg_963[0]_i_109_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_6 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_23_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_6_n_0 ,\sel_tmp4_reg_963_reg[0]_i_6_n_1 ,\sel_tmp4_reg_963_reg[0]_i_6_n_2 ,\sel_tmp4_reg_963_reg[0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_24_n_0 ,\sel_tmp4_reg_963[0]_i_25_n_0 ,\sel_tmp4_reg_963[0]_i_26_n_0 ,\sel_tmp4_reg_963[0]_i_27_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_63 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_115_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_63_n_0 ,\sel_tmp4_reg_963_reg[0]_i_63_n_1 ,\sel_tmp4_reg_963_reg[0]_i_63_n_2 ,\sel_tmp4_reg_963_reg[0]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_63_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_116_n_0 ,\sel_tmp4_reg_963[0]_i_117_n_0 ,\sel_tmp4_reg_963[0]_i_118_n_0 ,\sel_tmp4_reg_963[0]_i_119_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_68 
       (.CI(1'b0),
        .CO({\sel_tmp4_reg_963_reg[0]_i_68_n_0 ,\sel_tmp4_reg_963_reg[0]_i_68_n_1 ,\sel_tmp4_reg_963_reg[0]_i_68_n_2 ,\sel_tmp4_reg_963_reg[0]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_120_n_0 ,\sel_tmp4_reg_963[0]_i_121_n_0 ,\sel_tmp4_reg_963[0]_i_122_n_0 ,\sel_tmp4_reg_963[0]_i_123_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_68_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_124_n_0 ,\sel_tmp4_reg_963[0]_i_125_n_0 ,\sel_tmp4_reg_963[0]_i_126_n_0 ,\sel_tmp4_reg_963[0]_i_127_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_76 
       (.CI(1'b0),
        .CO({\sel_tmp4_reg_963_reg[0]_i_76_n_0 ,\sel_tmp4_reg_963_reg[0]_i_76_n_1 ,\sel_tmp4_reg_963_reg[0]_i_76_n_2 ,\sel_tmp4_reg_963_reg[0]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_128_n_0 ,\sel_tmp4_reg_963[0]_i_129_n_0 ,\sel_tmp4_reg_963[0]_i_130_n_0 ,\sel_tmp4_reg_963[0]_i_131_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_76_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_132_n_0 ,\sel_tmp4_reg_963[0]_i_133_n_0 ,\sel_tmp4_reg_963[0]_i_134_n_0 ,\sel_tmp4_reg_963[0]_i_135_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_85 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_136_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_85_n_0 ,\sel_tmp4_reg_963_reg[0]_i_85_n_1 ,\sel_tmp4_reg_963_reg[0]_i_85_n_2 ,\sel_tmp4_reg_963_reg[0]_i_85_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_137_n_0 ,\sel_tmp4_reg_963[0]_i_138_n_0 ,\sel_tmp4_reg_963[0]_i_139_n_0 ,\sel_tmp4_reg_963[0]_i_140_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_85_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_141_n_0 ,\sel_tmp4_reg_963[0]_i_142_n_0 ,\sel_tmp4_reg_963[0]_i_143_n_0 ,\sel_tmp4_reg_963[0]_i_144_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_90 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_145_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_90_n_0 ,\sel_tmp4_reg_963_reg[0]_i_90_n_1 ,\sel_tmp4_reg_963_reg[0]_i_90_n_2 ,\sel_tmp4_reg_963_reg[0]_i_90_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_146_n_0 ,\sel_tmp4_reg_963[0]_i_147_n_0 ,\sel_tmp4_reg_963[0]_i_148_n_0 ,\sel_tmp4_reg_963[0]_i_149_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_90_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_150_n_0 ,\sel_tmp4_reg_963[0]_i_151_n_0 ,\sel_tmp4_reg_963[0]_i_152_n_0 ,\sel_tmp4_reg_963[0]_i_153_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_95 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_154_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_95_n_0 ,\sel_tmp4_reg_963_reg[0]_i_95_n_1 ,\sel_tmp4_reg_963_reg[0]_i_95_n_2 ,\sel_tmp4_reg_963_reg[0]_i_95_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sel_tmp4_reg_963[0]_i_155_n_0 ,\sel_tmp4_reg_963[0]_i_156_n_0 ,\sel_tmp4_reg_963[0]_i_157_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_95_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_158_n_0 ,\sel_tmp4_reg_963[0]_i_159_n_0 ,\sel_tmp4_reg_963[0]_i_160_n_0 ,\sel_tmp4_reg_963[0]_i_161_n_0 }));
  LUT6 #(
    .INIT(64'hFF7F000000000000)) 
    \t_V_2_reg_272[31]_i_1 
       (.I0(tmp_30_i_reg_917),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .I4(Q[1]),
        .I5(CO),
        .O(t_V_2_reg_272));
  LUT4 #(
    .INIT(16'h0080)) 
    \t_V_2_reg_272[31]_i_2 
       (.I0(tmp_30_i_reg_917),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .O(t_V_2_reg_2720));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[0] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[0]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[10] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[10]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[1] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[1]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[2] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[2]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[3] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[3]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[4] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[4]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[5] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[5]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[6] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[6]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[7] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[7]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[8] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[8]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(\t_V_2_reg_272_reg_n_0_[9] ),
        .Q(t_V_2_reg_272_pp0_iter1_reg[9]),
        .R(1'b0));
  FDRE \t_V_2_reg_272_reg[0] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[0]),
        .Q(\t_V_2_reg_272_reg_n_0_[0] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[10] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[10]),
        .Q(\t_V_2_reg_272_reg_n_0_[10] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[11] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[11]),
        .Q(\t_V_2_reg_272_reg_n_0_[11] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[12] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[12]),
        .Q(\t_V_2_reg_272_reg_n_0_[12] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[13] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[13]),
        .Q(\t_V_2_reg_272_reg_n_0_[13] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[14] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[14]),
        .Q(\t_V_2_reg_272_reg_n_0_[14] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[15] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[15]),
        .Q(\t_V_2_reg_272_reg_n_0_[15] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[16] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[16]),
        .Q(\t_V_2_reg_272_reg_n_0_[16] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[17] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[17]),
        .Q(\t_V_2_reg_272_reg_n_0_[17] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[18] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[18]),
        .Q(\t_V_2_reg_272_reg_n_0_[18] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[19] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[19]),
        .Q(\t_V_2_reg_272_reg_n_0_[19] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[1] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[1]),
        .Q(\t_V_2_reg_272_reg_n_0_[1] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[20] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[20]),
        .Q(\t_V_2_reg_272_reg_n_0_[20] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[21] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[21]),
        .Q(\t_V_2_reg_272_reg_n_0_[21] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[22] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[22]),
        .Q(\t_V_2_reg_272_reg_n_0_[22] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[23] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[23]),
        .Q(\t_V_2_reg_272_reg_n_0_[23] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[24] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[24]),
        .Q(\t_V_2_reg_272_reg_n_0_[24] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[25] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[25]),
        .Q(\t_V_2_reg_272_reg_n_0_[25] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[26] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[26]),
        .Q(\t_V_2_reg_272_reg_n_0_[26] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[27] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[27]),
        .Q(\t_V_2_reg_272_reg_n_0_[27] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[28] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[28]),
        .Q(\t_V_2_reg_272_reg_n_0_[28] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[29] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[29]),
        .Q(\t_V_2_reg_272_reg_n_0_[29] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[2] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[2]),
        .Q(\t_V_2_reg_272_reg_n_0_[2] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[30] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[30]),
        .Q(\t_V_2_reg_272_reg_n_0_[30] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[31] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[31]),
        .Q(\t_V_2_reg_272_reg_n_0_[31] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[3] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[3]),
        .Q(\t_V_2_reg_272_reg_n_0_[3] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[4] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[4]),
        .Q(\t_V_2_reg_272_reg_n_0_[4] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[5] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[5]),
        .Q(\t_V_2_reg_272_reg_n_0_[5] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[6] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[6]),
        .Q(\t_V_2_reg_272_reg_n_0_[6] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[7] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[7]),
        .Q(\t_V_2_reg_272_reg_n_0_[7] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[8] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[8]),
        .Q(\t_V_2_reg_272_reg_n_0_[8] ),
        .R(t_V_2_reg_272));
  FDRE \t_V_2_reg_272_reg[9] 
       (.C(ap_clk),
        .CE(t_V_2_reg_2720),
        .D(j_V_reg_921_reg[9]),
        .Q(\t_V_2_reg_272_reg_n_0_[9] ),
        .R(t_V_2_reg_272));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_261[31]_i_1 
       (.I0(hysteresis_U0_threshold_high_read),
        .I1(ap_CS_fsm_state7),
        .O(t_V_reg_261));
  FDRE \t_V_reg_261_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[0]),
        .Q(\t_V_reg_261_reg_n_0_[0] ),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[10]),
        .Q(sel0__0[9]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[11]),
        .Q(sel0__0[10]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[12]),
        .Q(sel0__0[11]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[13]),
        .Q(sel0__0[12]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[14]),
        .Q(sel0__0[13]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[15]),
        .Q(sel0__0[14]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[16]),
        .Q(sel0__0[15]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[17]),
        .Q(sel0__0[16]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[18]),
        .Q(sel0__0[17]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[19]),
        .Q(sel0__0[18]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[1]),
        .Q(sel0__0[0]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[20]),
        .Q(sel0__0[19]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[21]),
        .Q(sel0__0[20]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[22]),
        .Q(sel0__0[21]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[23]),
        .Q(sel0__0[22]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[24]),
        .Q(sel0__0[23]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[25]),
        .Q(sel0__0[24]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[26]),
        .Q(sel0__0[25]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[27]),
        .Q(sel0__0[26]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[28]),
        .Q(sel0__0[27]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[29]),
        .Q(sel0__0[28]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[2]),
        .Q(sel0__0[1]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[30]),
        .Q(sel0__0[29]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[31]),
        .Q(sel0__0[30]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[3]),
        .Q(sel0__0[2]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[4]),
        .Q(sel0__0[3]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[5]),
        .Q(sel0__0[4]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[6]),
        .Q(sel0__0[5]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[7]),
        .Q(sel0__0[6]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[8]),
        .Q(sel0__0[7]),
        .R(t_V_reg_261));
  FDRE \t_V_reg_261_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_892[9]),
        .Q(sel0__0[8]),
        .R(t_V_reg_261));
  FDRE \threshold_high_read_reg_845_reg[0] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [0]),
        .Q(threshold_high_read_reg_845[0]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [10]),
        .Q(threshold_high_read_reg_845[10]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [11]),
        .Q(threshold_high_read_reg_845[11]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [12]),
        .Q(threshold_high_read_reg_845[12]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [13]),
        .Q(threshold_high_read_reg_845[13]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[14] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [14]),
        .Q(threshold_high_read_reg_845[14]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[15] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [15]),
        .Q(threshold_high_read_reg_845[15]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[16] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [16]),
        .Q(threshold_high_read_reg_845[16]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[17] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [17]),
        .Q(threshold_high_read_reg_845[17]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[18] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [18]),
        .Q(threshold_high_read_reg_845[18]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[19] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [19]),
        .Q(threshold_high_read_reg_845[19]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [1]),
        .Q(threshold_high_read_reg_845[1]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[20] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [20]),
        .Q(threshold_high_read_reg_845[20]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[21] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [21]),
        .Q(threshold_high_read_reg_845[21]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[22] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [22]),
        .Q(threshold_high_read_reg_845[22]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[23] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [23]),
        .Q(threshold_high_read_reg_845[23]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[24] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [24]),
        .Q(threshold_high_read_reg_845[24]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[25] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [25]),
        .Q(threshold_high_read_reg_845[25]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[26] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [26]),
        .Q(threshold_high_read_reg_845[26]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[27] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [27]),
        .Q(threshold_high_read_reg_845[27]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[28] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [28]),
        .Q(threshold_high_read_reg_845[28]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[29] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [29]),
        .Q(threshold_high_read_reg_845[29]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [2]),
        .Q(threshold_high_read_reg_845[2]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[30] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [30]),
        .Q(threshold_high_read_reg_845[30]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[31] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [31]),
        .Q(threshold_high_read_reg_845[31]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [3]),
        .Q(threshold_high_read_reg_845[3]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [4]),
        .Q(threshold_high_read_reg_845[4]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [5]),
        .Q(threshold_high_read_reg_845[5]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [6]),
        .Q(threshold_high_read_reg_845[6]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [7]),
        .Q(threshold_high_read_reg_845[7]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [8]),
        .Q(threshold_high_read_reg_845[8]),
        .R(1'b0));
  FDRE \threshold_high_read_reg_845_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_high_read_reg_845_reg[31]_0 [9]),
        .Q(threshold_high_read_reg_845[9]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[0] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [0]),
        .Q(threshold_low_read_reg_840[0]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [10]),
        .Q(threshold_low_read_reg_840[10]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [11]),
        .Q(threshold_low_read_reg_840[11]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [12]),
        .Q(threshold_low_read_reg_840[12]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [13]),
        .Q(threshold_low_read_reg_840[13]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[14] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [14]),
        .Q(threshold_low_read_reg_840[14]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[15] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [15]),
        .Q(threshold_low_read_reg_840[15]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[16] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [16]),
        .Q(threshold_low_read_reg_840[16]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[17] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [17]),
        .Q(threshold_low_read_reg_840[17]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[18] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [18]),
        .Q(threshold_low_read_reg_840[18]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[19] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [19]),
        .Q(threshold_low_read_reg_840[19]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [1]),
        .Q(threshold_low_read_reg_840[1]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[20] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [20]),
        .Q(threshold_low_read_reg_840[20]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[21] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [21]),
        .Q(threshold_low_read_reg_840[21]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[22] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [22]),
        .Q(threshold_low_read_reg_840[22]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[23] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [23]),
        .Q(threshold_low_read_reg_840[23]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[24] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [24]),
        .Q(threshold_low_read_reg_840[24]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[25] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [25]),
        .Q(threshold_low_read_reg_840[25]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[26] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [26]),
        .Q(threshold_low_read_reg_840[26]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[27] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [27]),
        .Q(threshold_low_read_reg_840[27]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[28] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [28]),
        .Q(threshold_low_read_reg_840[28]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[29] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [29]),
        .Q(threshold_low_read_reg_840[29]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [2]),
        .Q(threshold_low_read_reg_840[2]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[30] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [30]),
        .Q(threshold_low_read_reg_840[30]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[31] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [31]),
        .Q(threshold_low_read_reg_840[31]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [3]),
        .Q(threshold_low_read_reg_840[3]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [4]),
        .Q(threshold_low_read_reg_840[4]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [5]),
        .Q(threshold_low_read_reg_840[5]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [6]),
        .Q(threshold_low_read_reg_840[6]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [7]),
        .Q(threshold_low_read_reg_840[7]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [8]),
        .Q(threshold_low_read_reg_840[8]),
        .R(1'b0));
  FDRE \threshold_low_read_reg_840_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(\threshold_low_read_reg_840_reg[31]_0 [9]),
        .Q(threshold_low_read_reg_840[9]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[0]),
        .Q(tmp0_i_fu_144[0]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[10]),
        .Q(tmp0_i_fu_144[10]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[11] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[11]),
        .Q(tmp0_i_fu_144[11]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[12] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[12]),
        .Q(tmp0_i_fu_144[12]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[13] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[13]),
        .Q(tmp0_i_fu_144[13]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[14] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[14]),
        .Q(tmp0_i_fu_144[14]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[15] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[15]),
        .Q(tmp0_i_fu_144[15]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[1]),
        .Q(tmp0_i_fu_144[1]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[2]),
        .Q(tmp0_i_fu_144[2]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[3]),
        .Q(tmp0_i_fu_144[3]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[4]),
        .Q(tmp0_i_fu_144[4]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[5]),
        .Q(tmp0_i_fu_144[5]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[6]),
        .Q(tmp0_i_fu_144[6]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[7]),
        .Q(tmp0_i_fu_144[7]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[8]),
        .Q(tmp0_i_fu_144[8]),
        .R(1'b0));
  FDRE \tmp0_i_fu_144_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[9]),
        .Q(tmp0_i_fu_144[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_25_i_reg_897[0]_i_1 
       (.I0(tmp_25_i_fu_331_p2),
        .I1(CO),
        .I2(Q[1]),
        .I3(tmp_25_i_reg_897),
        .O(\tmp_25_i_reg_897[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_10 
       (.I0(sel0__0[26]),
        .I1(rows_V_reg_858[27]),
        .I2(sel0__0[25]),
        .I3(rows_V_reg_858[26]),
        .O(\tmp_25_i_reg_897[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_11 
       (.I0(sel0__0[24]),
        .I1(rows_V_reg_858[25]),
        .I2(sel0__0[23]),
        .I3(rows_V_reg_858[24]),
        .O(\tmp_25_i_reg_897[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_13 
       (.I0(rows_V_reg_858[23]),
        .I1(sel0__0[22]),
        .I2(rows_V_reg_858[22]),
        .I3(sel0__0[21]),
        .O(\tmp_25_i_reg_897[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_14 
       (.I0(rows_V_reg_858[21]),
        .I1(sel0__0[20]),
        .I2(rows_V_reg_858[20]),
        .I3(sel0__0[19]),
        .O(\tmp_25_i_reg_897[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_15 
       (.I0(rows_V_reg_858[19]),
        .I1(sel0__0[18]),
        .I2(rows_V_reg_858[18]),
        .I3(sel0__0[17]),
        .O(\tmp_25_i_reg_897[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_16 
       (.I0(rows_V_reg_858[17]),
        .I1(sel0__0[16]),
        .I2(rows_V_reg_858[16]),
        .I3(sel0__0[15]),
        .O(\tmp_25_i_reg_897[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_17 
       (.I0(sel0__0[22]),
        .I1(rows_V_reg_858[23]),
        .I2(sel0__0[21]),
        .I3(rows_V_reg_858[22]),
        .O(\tmp_25_i_reg_897[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_18 
       (.I0(sel0__0[20]),
        .I1(rows_V_reg_858[21]),
        .I2(sel0__0[19]),
        .I3(rows_V_reg_858[20]),
        .O(\tmp_25_i_reg_897[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_19 
       (.I0(sel0__0[18]),
        .I1(rows_V_reg_858[19]),
        .I2(sel0__0[17]),
        .I3(rows_V_reg_858[18]),
        .O(\tmp_25_i_reg_897[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_20 
       (.I0(sel0__0[16]),
        .I1(rows_V_reg_858[17]),
        .I2(sel0__0[15]),
        .I3(rows_V_reg_858[16]),
        .O(\tmp_25_i_reg_897[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_22 
       (.I0(rows_V_reg_858[15]),
        .I1(sel0__0[14]),
        .I2(rows_V_reg_858[14]),
        .I3(sel0__0[13]),
        .O(\tmp_25_i_reg_897[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_23 
       (.I0(rows_V_reg_858[13]),
        .I1(sel0__0[12]),
        .I2(rows_V_reg_858[12]),
        .I3(sel0__0[11]),
        .O(\tmp_25_i_reg_897[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_24 
       (.I0(rows_V_reg_858[11]),
        .I1(sel0__0[10]),
        .I2(rows_V_reg_858[10]),
        .I3(sel0__0[9]),
        .O(\tmp_25_i_reg_897[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_25 
       (.I0(rows_V_reg_858[9]),
        .I1(sel0__0[8]),
        .I2(rows_V_reg_858[8]),
        .I3(sel0__0[7]),
        .O(\tmp_25_i_reg_897[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_26 
       (.I0(sel0__0[14]),
        .I1(rows_V_reg_858[15]),
        .I2(sel0__0[13]),
        .I3(rows_V_reg_858[14]),
        .O(\tmp_25_i_reg_897[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_27 
       (.I0(sel0__0[12]),
        .I1(rows_V_reg_858[13]),
        .I2(sel0__0[11]),
        .I3(rows_V_reg_858[12]),
        .O(\tmp_25_i_reg_897[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_28 
       (.I0(sel0__0[10]),
        .I1(rows_V_reg_858[11]),
        .I2(sel0__0[9]),
        .I3(rows_V_reg_858[10]),
        .O(\tmp_25_i_reg_897[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_29 
       (.I0(sel0__0[8]),
        .I1(rows_V_reg_858[9]),
        .I2(sel0__0[7]),
        .I3(rows_V_reg_858[8]),
        .O(\tmp_25_i_reg_897[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_30 
       (.I0(rows_V_reg_858[7]),
        .I1(sel0__0[6]),
        .I2(rows_V_reg_858[6]),
        .I3(sel0__0[5]),
        .O(\tmp_25_i_reg_897[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_31 
       (.I0(rows_V_reg_858[5]),
        .I1(sel0__0[4]),
        .I2(rows_V_reg_858[4]),
        .I3(sel0__0[3]),
        .O(\tmp_25_i_reg_897[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_32 
       (.I0(rows_V_reg_858[3]),
        .I1(sel0__0[2]),
        .I2(rows_V_reg_858[2]),
        .I3(sel0__0[1]),
        .O(\tmp_25_i_reg_897[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_33 
       (.I0(rows_V_reg_858[1]),
        .I1(sel0__0[0]),
        .I2(rows_V_reg_858[0]),
        .I3(\t_V_reg_261_reg_n_0_[0] ),
        .O(\tmp_25_i_reg_897[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_34 
       (.I0(sel0__0[6]),
        .I1(rows_V_reg_858[7]),
        .I2(sel0__0[5]),
        .I3(rows_V_reg_858[6]),
        .O(\tmp_25_i_reg_897[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_35 
       (.I0(sel0__0[4]),
        .I1(rows_V_reg_858[5]),
        .I2(sel0__0[3]),
        .I3(rows_V_reg_858[4]),
        .O(\tmp_25_i_reg_897[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_36 
       (.I0(sel0__0[2]),
        .I1(rows_V_reg_858[3]),
        .I2(sel0__0[1]),
        .I3(rows_V_reg_858[2]),
        .O(\tmp_25_i_reg_897[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_37 
       (.I0(sel0__0[0]),
        .I1(rows_V_reg_858[1]),
        .I2(\t_V_reg_261_reg_n_0_[0] ),
        .I3(rows_V_reg_858[0]),
        .O(\tmp_25_i_reg_897[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_4 
       (.I0(rows_V_reg_858[31]),
        .I1(sel0__0[30]),
        .I2(rows_V_reg_858[30]),
        .I3(sel0__0[29]),
        .O(\tmp_25_i_reg_897[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_5 
       (.I0(rows_V_reg_858[29]),
        .I1(sel0__0[28]),
        .I2(rows_V_reg_858[28]),
        .I3(sel0__0[27]),
        .O(\tmp_25_i_reg_897[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_6 
       (.I0(rows_V_reg_858[27]),
        .I1(sel0__0[26]),
        .I2(rows_V_reg_858[26]),
        .I3(sel0__0[25]),
        .O(\tmp_25_i_reg_897[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_25_i_reg_897[0]_i_7 
       (.I0(rows_V_reg_858[25]),
        .I1(sel0__0[24]),
        .I2(rows_V_reg_858[24]),
        .I3(sel0__0[23]),
        .O(\tmp_25_i_reg_897[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_8 
       (.I0(sel0__0[30]),
        .I1(rows_V_reg_858[31]),
        .I2(sel0__0[29]),
        .I3(rows_V_reg_858[30]),
        .O(\tmp_25_i_reg_897[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_25_i_reg_897[0]_i_9 
       (.I0(sel0__0[28]),
        .I1(rows_V_reg_858[29]),
        .I2(sel0__0[27]),
        .I3(rows_V_reg_858[28]),
        .O(\tmp_25_i_reg_897[0]_i_9_n_0 ));
  FDRE \tmp_25_i_reg_897_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_25_i_reg_897[0]_i_1_n_0 ),
        .Q(tmp_25_i_reg_897),
        .R(1'b0));
  CARRY4 \tmp_25_i_reg_897_reg[0]_i_12 
       (.CI(\tmp_25_i_reg_897_reg[0]_i_21_n_0 ),
        .CO({\tmp_25_i_reg_897_reg[0]_i_12_n_0 ,\tmp_25_i_reg_897_reg[0]_i_12_n_1 ,\tmp_25_i_reg_897_reg[0]_i_12_n_2 ,\tmp_25_i_reg_897_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_25_i_reg_897[0]_i_22_n_0 ,\tmp_25_i_reg_897[0]_i_23_n_0 ,\tmp_25_i_reg_897[0]_i_24_n_0 ,\tmp_25_i_reg_897[0]_i_25_n_0 }),
        .O(\NLW_tmp_25_i_reg_897_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_25_i_reg_897[0]_i_26_n_0 ,\tmp_25_i_reg_897[0]_i_27_n_0 ,\tmp_25_i_reg_897[0]_i_28_n_0 ,\tmp_25_i_reg_897[0]_i_29_n_0 }));
  CARRY4 \tmp_25_i_reg_897_reg[0]_i_2 
       (.CI(\tmp_25_i_reg_897_reg[0]_i_3_n_0 ),
        .CO({tmp_25_i_fu_331_p2,\tmp_25_i_reg_897_reg[0]_i_2_n_1 ,\tmp_25_i_reg_897_reg[0]_i_2_n_2 ,\tmp_25_i_reg_897_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_25_i_reg_897[0]_i_4_n_0 ,\tmp_25_i_reg_897[0]_i_5_n_0 ,\tmp_25_i_reg_897[0]_i_6_n_0 ,\tmp_25_i_reg_897[0]_i_7_n_0 }),
        .O(\NLW_tmp_25_i_reg_897_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_25_i_reg_897[0]_i_8_n_0 ,\tmp_25_i_reg_897[0]_i_9_n_0 ,\tmp_25_i_reg_897[0]_i_10_n_0 ,\tmp_25_i_reg_897[0]_i_11_n_0 }));
  CARRY4 \tmp_25_i_reg_897_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\tmp_25_i_reg_897_reg[0]_i_21_n_0 ,\tmp_25_i_reg_897_reg[0]_i_21_n_1 ,\tmp_25_i_reg_897_reg[0]_i_21_n_2 ,\tmp_25_i_reg_897_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_25_i_reg_897[0]_i_30_n_0 ,\tmp_25_i_reg_897[0]_i_31_n_0 ,\tmp_25_i_reg_897[0]_i_32_n_0 ,\tmp_25_i_reg_897[0]_i_33_n_0 }),
        .O(\NLW_tmp_25_i_reg_897_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_25_i_reg_897[0]_i_34_n_0 ,\tmp_25_i_reg_897[0]_i_35_n_0 ,\tmp_25_i_reg_897[0]_i_36_n_0 ,\tmp_25_i_reg_897[0]_i_37_n_0 }));
  CARRY4 \tmp_25_i_reg_897_reg[0]_i_3 
       (.CI(\tmp_25_i_reg_897_reg[0]_i_12_n_0 ),
        .CO({\tmp_25_i_reg_897_reg[0]_i_3_n_0 ,\tmp_25_i_reg_897_reg[0]_i_3_n_1 ,\tmp_25_i_reg_897_reg[0]_i_3_n_2 ,\tmp_25_i_reg_897_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_25_i_reg_897[0]_i_13_n_0 ,\tmp_25_i_reg_897[0]_i_14_n_0 ,\tmp_25_i_reg_897[0]_i_15_n_0 ,\tmp_25_i_reg_897[0]_i_16_n_0 }),
        .O(\NLW_tmp_25_i_reg_897_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_25_i_reg_897[0]_i_17_n_0 ,\tmp_25_i_reg_897[0]_i_18_n_0 ,\tmp_25_i_reg_897[0]_i_19_n_0 ,\tmp_25_i_reg_897[0]_i_20_n_0 }));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    \tmp_27_i_reg_907[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter00),
        .I1(\tmp_27_i_reg_907_reg_n_0_[0] ),
        .I2(\tmp_27_i_reg_907[0]_i_2_n_0 ),
        .I3(\tmp_27_i_reg_907[0]_i_3_n_0 ),
        .I4(\t_V_reg_261_reg_n_0_[0] ),
        .I5(\tmp_27_i_reg_907[0]_i_4_n_0 ),
        .O(\tmp_27_i_reg_907[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_27_i_reg_907[0]_i_2 
       (.I0(\tmp_27_i_reg_907[0]_i_5_n_0 ),
        .I1(sel0__0[24]),
        .I2(sel0__0[5]),
        .I3(sel0__0[21]),
        .I4(sel0__0[8]),
        .I5(\tmp_27_i_reg_907[0]_i_6_n_0 ),
        .O(\tmp_27_i_reg_907[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_27_i_reg_907[0]_i_3 
       (.I0(sel0__0[19]),
        .I1(sel0__0[22]),
        .O(\tmp_27_i_reg_907[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \tmp_27_i_reg_907[0]_i_4 
       (.I0(\tmp_27_i_reg_907[0]_i_7_n_0 ),
        .I1(\tmp_27_i_reg_907[0]_i_8_n_0 ),
        .I2(sel0__0[17]),
        .I3(sel0__0[18]),
        .I4(sel0__0[0]),
        .O(\tmp_27_i_reg_907[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_27_i_reg_907[0]_i_5 
       (.I0(sel0__0[25]),
        .I1(sel0__0[20]),
        .I2(sel0__0[9]),
        .I3(sel0__0[4]),
        .O(\tmp_27_i_reg_907[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_27_i_reg_907[0]_i_6 
       (.I0(sel0__0[13]),
        .I1(sel0__0[2]),
        .I2(sel0__0[23]),
        .I3(sel0__0[26]),
        .I4(sel0__0[11]),
        .I5(sel0__0[12]),
        .O(\tmp_27_i_reg_907[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \tmp_27_i_reg_907[0]_i_7 
       (.I0(Q[1]),
        .I1(CO),
        .I2(sel0__0[6]),
        .I3(sel0__0[10]),
        .I4(sel0__0[3]),
        .I5(sel0__0[14]),
        .O(\tmp_27_i_reg_907[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_27_i_reg_907[0]_i_8 
       (.I0(sel0__0[16]),
        .I1(sel0__0[28]),
        .I2(sel0__0[27]),
        .I3(sel0__0[29]),
        .I4(\tmp_27_i_reg_907[0]_i_9_n_0 ),
        .O(\tmp_27_i_reg_907[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_27_i_reg_907[0]_i_9 
       (.I0(sel0__0[15]),
        .I1(sel0__0[7]),
        .I2(sel0__0[30]),
        .I3(sel0__0[1]),
        .O(\tmp_27_i_reg_907[0]_i_9_n_0 ));
  FDRE \tmp_27_i_reg_907_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_27_i_reg_907[0]_i_1_n_0 ),
        .Q(\tmp_27_i_reg_907_reg_n_0_[0] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_28_i_reg_912[0]_i_1 
       (.I0(tmp_28_i_fu_358_p2),
        .I1(CO),
        .I2(Q[1]),
        .I3(tmp_28_i_reg_912),
        .O(\tmp_28_i_reg_912[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_10 
       (.I0(tmp_i_reg_878[31]),
        .I1(sel0__0[30]),
        .I2(tmp_i_reg_878[30]),
        .I3(sel0__0[29]),
        .O(\tmp_28_i_reg_912[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_11 
       (.I0(tmp_i_reg_878[29]),
        .I1(sel0__0[28]),
        .I2(tmp_i_reg_878[28]),
        .I3(sel0__0[27]),
        .O(\tmp_28_i_reg_912[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_12 
       (.I0(tmp_i_reg_878[27]),
        .I1(sel0__0[26]),
        .I2(tmp_i_reg_878[26]),
        .I3(sel0__0[25]),
        .O(\tmp_28_i_reg_912[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_13 
       (.I0(tmp_i_reg_878[25]),
        .I1(sel0__0[24]),
        .I2(tmp_i_reg_878[24]),
        .I3(sel0__0[23]),
        .O(\tmp_28_i_reg_912[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_15 
       (.I0(sel0__0[22]),
        .I1(tmp_i_reg_878[23]),
        .I2(sel0__0[21]),
        .I3(tmp_i_reg_878[22]),
        .O(\tmp_28_i_reg_912[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_16 
       (.I0(sel0__0[20]),
        .I1(tmp_i_reg_878[21]),
        .I2(sel0__0[19]),
        .I3(tmp_i_reg_878[20]),
        .O(\tmp_28_i_reg_912[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_17 
       (.I0(sel0__0[18]),
        .I1(tmp_i_reg_878[19]),
        .I2(sel0__0[17]),
        .I3(tmp_i_reg_878[18]),
        .O(\tmp_28_i_reg_912[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_18 
       (.I0(sel0__0[16]),
        .I1(tmp_i_reg_878[17]),
        .I2(sel0__0[15]),
        .I3(tmp_i_reg_878[16]),
        .O(\tmp_28_i_reg_912[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_19 
       (.I0(tmp_i_reg_878[23]),
        .I1(sel0__0[22]),
        .I2(tmp_i_reg_878[22]),
        .I3(sel0__0[21]),
        .O(\tmp_28_i_reg_912[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_20 
       (.I0(tmp_i_reg_878[21]),
        .I1(sel0__0[20]),
        .I2(tmp_i_reg_878[20]),
        .I3(sel0__0[19]),
        .O(\tmp_28_i_reg_912[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_21 
       (.I0(tmp_i_reg_878[19]),
        .I1(sel0__0[18]),
        .I2(tmp_i_reg_878[18]),
        .I3(sel0__0[17]),
        .O(\tmp_28_i_reg_912[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_22 
       (.I0(tmp_i_reg_878[17]),
        .I1(sel0__0[16]),
        .I2(tmp_i_reg_878[16]),
        .I3(sel0__0[15]),
        .O(\tmp_28_i_reg_912[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_24 
       (.I0(sel0__0[14]),
        .I1(tmp_i_reg_878[15]),
        .I2(sel0__0[13]),
        .I3(tmp_i_reg_878[14]),
        .O(\tmp_28_i_reg_912[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_25 
       (.I0(sel0__0[12]),
        .I1(tmp_i_reg_878[13]),
        .I2(sel0__0[11]),
        .I3(tmp_i_reg_878[12]),
        .O(\tmp_28_i_reg_912[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_26 
       (.I0(sel0__0[10]),
        .I1(tmp_i_reg_878[11]),
        .I2(sel0__0[9]),
        .I3(tmp_i_reg_878[10]),
        .O(\tmp_28_i_reg_912[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_27 
       (.I0(sel0__0[8]),
        .I1(tmp_i_reg_878[9]),
        .I2(sel0__0[7]),
        .I3(tmp_i_reg_878[8]),
        .O(\tmp_28_i_reg_912[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_28 
       (.I0(tmp_i_reg_878[15]),
        .I1(sel0__0[14]),
        .I2(tmp_i_reg_878[14]),
        .I3(sel0__0[13]),
        .O(\tmp_28_i_reg_912[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_29 
       (.I0(tmp_i_reg_878[13]),
        .I1(sel0__0[12]),
        .I2(tmp_i_reg_878[12]),
        .I3(sel0__0[11]),
        .O(\tmp_28_i_reg_912[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_30 
       (.I0(tmp_i_reg_878[11]),
        .I1(sel0__0[10]),
        .I2(tmp_i_reg_878[10]),
        .I3(sel0__0[9]),
        .O(\tmp_28_i_reg_912[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_31 
       (.I0(tmp_i_reg_878[9]),
        .I1(sel0__0[8]),
        .I2(tmp_i_reg_878[8]),
        .I3(sel0__0[7]),
        .O(\tmp_28_i_reg_912[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_32 
       (.I0(sel0__0[6]),
        .I1(tmp_i_reg_878[7]),
        .I2(sel0__0[5]),
        .I3(tmp_i_reg_878[6]),
        .O(\tmp_28_i_reg_912[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_33 
       (.I0(sel0__0[4]),
        .I1(tmp_i_reg_878[5]),
        .I2(sel0__0[3]),
        .I3(tmp_i_reg_878[4]),
        .O(\tmp_28_i_reg_912[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_34 
       (.I0(sel0__0[2]),
        .I1(tmp_i_reg_878[3]),
        .I2(sel0__0[1]),
        .I3(tmp_i_reg_878[2]),
        .O(\tmp_28_i_reg_912[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_28_i_reg_912[0]_i_35 
       (.I0(sel0__0[0]),
        .I1(tmp_i_reg_878[1]),
        .I2(ret_V_reg_868[0]),
        .I3(\t_V_reg_261_reg_n_0_[0] ),
        .O(\tmp_28_i_reg_912[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_36 
       (.I0(tmp_i_reg_878[7]),
        .I1(sel0__0[6]),
        .I2(tmp_i_reg_878[6]),
        .I3(sel0__0[5]),
        .O(\tmp_28_i_reg_912[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_37 
       (.I0(tmp_i_reg_878[5]),
        .I1(sel0__0[4]),
        .I2(tmp_i_reg_878[4]),
        .I3(sel0__0[3]),
        .O(\tmp_28_i_reg_912[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_38 
       (.I0(tmp_i_reg_878[3]),
        .I1(sel0__0[2]),
        .I2(tmp_i_reg_878[2]),
        .I3(sel0__0[1]),
        .O(\tmp_28_i_reg_912[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_28_i_reg_912[0]_i_39 
       (.I0(ret_V_reg_868[0]),
        .I1(\t_V_reg_261_reg_n_0_[0] ),
        .I2(tmp_i_reg_878[1]),
        .I3(sel0__0[0]),
        .O(\tmp_28_i_reg_912[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_28_i_reg_912[0]_i_4 
       (.I0(tmp_i_reg_878[32]),
        .O(\tmp_28_i_reg_912[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_6 
       (.I0(sel0__0[30]),
        .I1(tmp_i_reg_878[31]),
        .I2(sel0__0[29]),
        .I3(tmp_i_reg_878[30]),
        .O(\tmp_28_i_reg_912[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_7 
       (.I0(sel0__0[28]),
        .I1(tmp_i_reg_878[29]),
        .I2(sel0__0[27]),
        .I3(tmp_i_reg_878[28]),
        .O(\tmp_28_i_reg_912[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_8 
       (.I0(sel0__0[26]),
        .I1(tmp_i_reg_878[27]),
        .I2(sel0__0[25]),
        .I3(tmp_i_reg_878[26]),
        .O(\tmp_28_i_reg_912[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_28_i_reg_912[0]_i_9 
       (.I0(sel0__0[24]),
        .I1(tmp_i_reg_878[25]),
        .I2(sel0__0[23]),
        .I3(tmp_i_reg_878[24]),
        .O(\tmp_28_i_reg_912[0]_i_9_n_0 ));
  FDRE \tmp_28_i_reg_912_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_28_i_reg_912[0]_i_1_n_0 ),
        .Q(tmp_28_i_reg_912),
        .R(1'b0));
  CARRY4 \tmp_28_i_reg_912_reg[0]_i_14 
       (.CI(\tmp_28_i_reg_912_reg[0]_i_23_n_0 ),
        .CO({\tmp_28_i_reg_912_reg[0]_i_14_n_0 ,\tmp_28_i_reg_912_reg[0]_i_14_n_1 ,\tmp_28_i_reg_912_reg[0]_i_14_n_2 ,\tmp_28_i_reg_912_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_i_reg_912[0]_i_24_n_0 ,\tmp_28_i_reg_912[0]_i_25_n_0 ,\tmp_28_i_reg_912[0]_i_26_n_0 ,\tmp_28_i_reg_912[0]_i_27_n_0 }),
        .O(\NLW_tmp_28_i_reg_912_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\tmp_28_i_reg_912[0]_i_28_n_0 ,\tmp_28_i_reg_912[0]_i_29_n_0 ,\tmp_28_i_reg_912[0]_i_30_n_0 ,\tmp_28_i_reg_912[0]_i_31_n_0 }));
  CARRY4 \tmp_28_i_reg_912_reg[0]_i_2 
       (.CI(\tmp_28_i_reg_912_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_28_i_reg_912_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_28_i_fu_358_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_i_reg_878[32]}),
        .O(\NLW_tmp_28_i_reg_912_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_28_i_reg_912[0]_i_4_n_0 }));
  CARRY4 \tmp_28_i_reg_912_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\tmp_28_i_reg_912_reg[0]_i_23_n_0 ,\tmp_28_i_reg_912_reg[0]_i_23_n_1 ,\tmp_28_i_reg_912_reg[0]_i_23_n_2 ,\tmp_28_i_reg_912_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_i_reg_912[0]_i_32_n_0 ,\tmp_28_i_reg_912[0]_i_33_n_0 ,\tmp_28_i_reg_912[0]_i_34_n_0 ,\tmp_28_i_reg_912[0]_i_35_n_0 }),
        .O(\NLW_tmp_28_i_reg_912_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\tmp_28_i_reg_912[0]_i_36_n_0 ,\tmp_28_i_reg_912[0]_i_37_n_0 ,\tmp_28_i_reg_912[0]_i_38_n_0 ,\tmp_28_i_reg_912[0]_i_39_n_0 }));
  CARRY4 \tmp_28_i_reg_912_reg[0]_i_3 
       (.CI(\tmp_28_i_reg_912_reg[0]_i_5_n_0 ),
        .CO({\tmp_28_i_reg_912_reg[0]_i_3_n_0 ,\tmp_28_i_reg_912_reg[0]_i_3_n_1 ,\tmp_28_i_reg_912_reg[0]_i_3_n_2 ,\tmp_28_i_reg_912_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_i_reg_912[0]_i_6_n_0 ,\tmp_28_i_reg_912[0]_i_7_n_0 ,\tmp_28_i_reg_912[0]_i_8_n_0 ,\tmp_28_i_reg_912[0]_i_9_n_0 }),
        .O(\NLW_tmp_28_i_reg_912_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_28_i_reg_912[0]_i_10_n_0 ,\tmp_28_i_reg_912[0]_i_11_n_0 ,\tmp_28_i_reg_912[0]_i_12_n_0 ,\tmp_28_i_reg_912[0]_i_13_n_0 }));
  CARRY4 \tmp_28_i_reg_912_reg[0]_i_5 
       (.CI(\tmp_28_i_reg_912_reg[0]_i_14_n_0 ),
        .CO({\tmp_28_i_reg_912_reg[0]_i_5_n_0 ,\tmp_28_i_reg_912_reg[0]_i_5_n_1 ,\tmp_28_i_reg_912_reg[0]_i_5_n_2 ,\tmp_28_i_reg_912_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_28_i_reg_912[0]_i_15_n_0 ,\tmp_28_i_reg_912[0]_i_16_n_0 ,\tmp_28_i_reg_912[0]_i_17_n_0 ,\tmp_28_i_reg_912[0]_i_18_n_0 }),
        .O(\NLW_tmp_28_i_reg_912_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_28_i_reg_912[0]_i_19_n_0 ,\tmp_28_i_reg_912[0]_i_20_n_0 ,\tmp_28_i_reg_912[0]_i_21_n_0 ,\tmp_28_i_reg_912[0]_i_22_n_0 }));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_10 
       (.I0(j_V_reg_921_reg[29]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[29] ),
        .I3(ret_V_3_reg_873[29]),
        .I4(\or_cond7_i_reg_954[0]_i_16_n_0 ),
        .I5(ret_V_3_reg_873[28]),
        .O(\tmp_30_i_reg_917[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_11 
       (.I0(j_V_reg_921_reg[27]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[27] ),
        .I3(ret_V_3_reg_873[27]),
        .I4(\or_cond7_i_reg_954[0]_i_18_n_0 ),
        .I5(ret_V_3_reg_873[26]),
        .O(\tmp_30_i_reg_917[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_12 
       (.I0(j_V_reg_921_reg[25]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[25] ),
        .I3(ret_V_3_reg_873[25]),
        .I4(\or_cond6_i_reg_948[0]_i_5_n_0 ),
        .I5(ret_V_3_reg_873[24]),
        .O(\tmp_30_i_reg_917[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_14 
       (.I0(ret_V_3_reg_873[23]),
        .I1(\or_cond7_i_reg_954[0]_i_9_n_0 ),
        .I2(ret_V_3_reg_873[22]),
        .I3(\t_V_2_reg_272_reg_n_0_[22] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[22]),
        .O(\tmp_30_i_reg_917[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_15 
       (.I0(ret_V_3_reg_873[21]),
        .I1(\or_cond7_i_reg_954[0]_i_7_n_0 ),
        .I2(ret_V_3_reg_873[20]),
        .I3(\t_V_2_reg_272_reg_n_0_[20] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[20]),
        .O(\tmp_30_i_reg_917[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_16 
       (.I0(ret_V_3_reg_873[19]),
        .I1(\or_cond7_i_reg_954[0]_i_12_n_0 ),
        .I2(ret_V_3_reg_873[18]),
        .I3(\t_V_2_reg_272_reg_n_0_[18] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[18]),
        .O(\tmp_30_i_reg_917[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_30_i_reg_917[0]_i_17 
       (.I0(ret_V_3_reg_873[17]),
        .I1(\t_V_2_reg_272_reg_n_0_[17] ),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(j_V_reg_921_reg[17]),
        .I4(ret_V_3_reg_873[16]),
        .I5(\or_cond7_i_reg_954[0]_i_11_n_0 ),
        .O(\tmp_30_i_reg_917[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_18 
       (.I0(j_V_reg_921_reg[23]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[23] ),
        .I3(ret_V_3_reg_873[23]),
        .I4(\or_cond7_i_reg_954[0]_i_10_n_0 ),
        .I5(ret_V_3_reg_873[22]),
        .O(\tmp_30_i_reg_917[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_19 
       (.I0(j_V_reg_921_reg[21]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[21] ),
        .I3(ret_V_3_reg_873[21]),
        .I4(\or_cond6_i_reg_948[0]_i_12_n_0 ),
        .I5(ret_V_3_reg_873[20]),
        .O(\tmp_30_i_reg_917[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_30_i_reg_917[0]_i_20 
       (.I0(\or_cond7_i_reg_954[0]_i_12_n_0 ),
        .I1(ret_V_3_reg_873[19]),
        .I2(j_V_reg_921_reg[18]),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(\t_V_2_reg_272_reg_n_0_[18] ),
        .I5(ret_V_3_reg_873[18]),
        .O(\tmp_30_i_reg_917[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_21 
       (.I0(j_V_reg_921_reg[17]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[17] ),
        .I3(ret_V_3_reg_873[17]),
        .I4(\or_cond7_i_reg_954[0]_i_11_n_0 ),
        .I5(ret_V_3_reg_873[16]),
        .O(\tmp_30_i_reg_917[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_23 
       (.I0(ret_V_3_reg_873[15]),
        .I1(\or_cond7_i_reg_954[0]_i_25_n_0 ),
        .I2(ret_V_3_reg_873[14]),
        .I3(\t_V_2_reg_272_reg_n_0_[14] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[14]),
        .O(\tmp_30_i_reg_917[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_24 
       (.I0(ret_V_3_reg_873[13]),
        .I1(\tmp_32_i_reg_926[0]_i_38_n_0 ),
        .I2(ret_V_3_reg_873[12]),
        .I3(\t_V_2_reg_272_reg_n_0_[12] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[12]),
        .O(\tmp_30_i_reg_917[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_30_i_reg_917[0]_i_25 
       (.I0(ret_V_3_reg_873[11]),
        .I1(\t_V_2_reg_272_reg_n_0_[11] ),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(j_V_reg_921_reg[11]),
        .I4(ret_V_3_reg_873[10]),
        .I5(tmp_21_fu_394_p4[9]),
        .O(\tmp_30_i_reg_917[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_26 
       (.I0(ret_V_3_reg_873[9]),
        .I1(tmp_21_fu_394_p4[8]),
        .I2(ret_V_3_reg_873[8]),
        .I3(\t_V_2_reg_272_reg_n_0_[8] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[8]),
        .O(\tmp_30_i_reg_917[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_27 
       (.I0(j_V_reg_921_reg[15]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[15] ),
        .I3(ret_V_3_reg_873[15]),
        .I4(\or_cond7_i_reg_954[0]_i_24_n_0 ),
        .I5(ret_V_3_reg_873[14]),
        .O(\tmp_30_i_reg_917[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_28 
       (.I0(j_V_reg_921_reg[13]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[13] ),
        .I3(ret_V_3_reg_873[13]),
        .I4(\or_cond6_i_reg_948[0]_i_14_n_0 ),
        .I5(ret_V_3_reg_873[12]),
        .O(\tmp_30_i_reg_917[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_29 
       (.I0(j_V_reg_921_reg[11]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[11] ),
        .I3(ret_V_3_reg_873[11]),
        .I4(tmp_21_fu_394_p4[9]),
        .I5(ret_V_3_reg_873[10]),
        .O(\tmp_30_i_reg_917[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_30_i_reg_917[0]_i_3 
       (.I0(ret_V_3_reg_873[32]),
        .O(\tmp_30_i_reg_917[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_30 
       (.I0(j_V_reg_921_reg[9]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[9] ),
        .I3(ret_V_3_reg_873[9]),
        .I4(tmp_21_fu_394_p4[7]),
        .I5(ret_V_3_reg_873[8]),
        .O(\tmp_30_i_reg_917[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_31 
       (.I0(ret_V_3_reg_873[7]),
        .I1(tmp_21_fu_394_p4[6]),
        .I2(ret_V_3_reg_873[6]),
        .I3(\t_V_2_reg_272_reg_n_0_[6] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[6]),
        .O(\tmp_30_i_reg_917[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_32 
       (.I0(ret_V_3_reg_873[5]),
        .I1(tmp_21_fu_394_p4[4]),
        .I2(ret_V_3_reg_873[4]),
        .I3(\t_V_2_reg_272_reg_n_0_[4] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[4]),
        .O(\tmp_30_i_reg_917[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_33 
       (.I0(ret_V_3_reg_873[3]),
        .I1(tmp_21_fu_394_p4[2]),
        .I2(ret_V_3_reg_873[2]),
        .I3(\t_V_2_reg_272_reg_n_0_[2] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[2]),
        .O(\tmp_30_i_reg_917[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_30_i_reg_917[0]_i_34 
       (.I0(ret_V_3_reg_873[1]),
        .I1(\t_V_2_reg_272_reg_n_0_[1] ),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(j_V_reg_921_reg[1]),
        .I4(ret_V_3_reg_873[0]),
        .I5(linebuff_val_1_U_n_12),
        .O(\tmp_30_i_reg_917[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_35 
       (.I0(j_V_reg_921_reg[7]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[7] ),
        .I3(ret_V_3_reg_873[7]),
        .I4(tmp_21_fu_394_p4[5]),
        .I5(ret_V_3_reg_873[6]),
        .O(\tmp_30_i_reg_917[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_36 
       (.I0(j_V_reg_921_reg[5]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[5] ),
        .I3(ret_V_3_reg_873[5]),
        .I4(tmp_21_fu_394_p4[3]),
        .I5(ret_V_3_reg_873[4]),
        .O(\tmp_30_i_reg_917[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_37 
       (.I0(j_V_reg_921_reg[3]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[3] ),
        .I3(ret_V_3_reg_873[3]),
        .I4(tmp_21_fu_394_p4[1]),
        .I5(ret_V_3_reg_873[2]),
        .O(\tmp_30_i_reg_917[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_38 
       (.I0(j_V_reg_921_reg[1]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[1] ),
        .I3(ret_V_3_reg_873[1]),
        .I4(linebuff_val_1_U_n_12),
        .I5(ret_V_3_reg_873[0]),
        .O(\tmp_30_i_reg_917[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_5 
       (.I0(ret_V_3_reg_873[31]),
        .I1(\tmp_32_i_reg_926[0]_i_20_n_0 ),
        .I2(ret_V_3_reg_873[30]),
        .I3(\t_V_2_reg_272_reg_n_0_[30] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[30]),
        .O(\tmp_30_i_reg_917[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_6 
       (.I0(ret_V_3_reg_873[29]),
        .I1(\or_cond7_i_reg_954[0]_i_15_n_0 ),
        .I2(ret_V_3_reg_873[28]),
        .I3(\t_V_2_reg_272_reg_n_0_[28] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[28]),
        .O(\tmp_30_i_reg_917[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_7 
       (.I0(ret_V_3_reg_873[27]),
        .I1(\or_cond7_i_reg_954[0]_i_19_n_0 ),
        .I2(ret_V_3_reg_873[26]),
        .I3(\t_V_2_reg_272_reg_n_0_[26] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[26]),
        .O(\tmp_30_i_reg_917[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_30_i_reg_917[0]_i_8 
       (.I0(ret_V_3_reg_873[25]),
        .I1(\or_cond7_i_reg_954[0]_i_17_n_0 ),
        .I2(ret_V_3_reg_873[24]),
        .I3(\t_V_2_reg_272_reg_n_0_[24] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[24]),
        .O(\tmp_30_i_reg_917[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_30_i_reg_917[0]_i_9 
       (.I0(j_V_reg_921_reg[31]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[31] ),
        .I3(ret_V_3_reg_873[31]),
        .I4(\or_cond7_i_reg_954[0]_i_14_n_0 ),
        .I5(ret_V_3_reg_873[30]),
        .O(\tmp_30_i_reg_917[0]_i_9_n_0 ));
  FDRE \tmp_30_i_reg_917_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp_30_i_reg_917),
        .Q(tmp_30_i_reg_917_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_30_i_reg_917_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp_30_i_fu_367_p2),
        .Q(tmp_30_i_reg_917),
        .R(1'b0));
  CARRY4 \tmp_30_i_reg_917_reg[0]_i_1 
       (.CI(\tmp_30_i_reg_917_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_30_i_reg_917_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_30_i_fu_367_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_3_reg_873[32]}),
        .O(\NLW_tmp_30_i_reg_917_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_30_i_reg_917[0]_i_3_n_0 }));
  CARRY4 \tmp_30_i_reg_917_reg[0]_i_13 
       (.CI(\tmp_30_i_reg_917_reg[0]_i_22_n_0 ),
        .CO({\tmp_30_i_reg_917_reg[0]_i_13_n_0 ,\tmp_30_i_reg_917_reg[0]_i_13_n_1 ,\tmp_30_i_reg_917_reg[0]_i_13_n_2 ,\tmp_30_i_reg_917_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_i_reg_917[0]_i_23_n_0 ,\tmp_30_i_reg_917[0]_i_24_n_0 ,\tmp_30_i_reg_917[0]_i_25_n_0 ,\tmp_30_i_reg_917[0]_i_26_n_0 }),
        .O(\NLW_tmp_30_i_reg_917_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_30_i_reg_917[0]_i_27_n_0 ,\tmp_30_i_reg_917[0]_i_28_n_0 ,\tmp_30_i_reg_917[0]_i_29_n_0 ,\tmp_30_i_reg_917[0]_i_30_n_0 }));
  CARRY4 \tmp_30_i_reg_917_reg[0]_i_2 
       (.CI(\tmp_30_i_reg_917_reg[0]_i_4_n_0 ),
        .CO({\tmp_30_i_reg_917_reg[0]_i_2_n_0 ,\tmp_30_i_reg_917_reg[0]_i_2_n_1 ,\tmp_30_i_reg_917_reg[0]_i_2_n_2 ,\tmp_30_i_reg_917_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_i_reg_917[0]_i_5_n_0 ,\tmp_30_i_reg_917[0]_i_6_n_0 ,\tmp_30_i_reg_917[0]_i_7_n_0 ,\tmp_30_i_reg_917[0]_i_8_n_0 }),
        .O(\NLW_tmp_30_i_reg_917_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_30_i_reg_917[0]_i_9_n_0 ,\tmp_30_i_reg_917[0]_i_10_n_0 ,\tmp_30_i_reg_917[0]_i_11_n_0 ,\tmp_30_i_reg_917[0]_i_12_n_0 }));
  CARRY4 \tmp_30_i_reg_917_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\tmp_30_i_reg_917_reg[0]_i_22_n_0 ,\tmp_30_i_reg_917_reg[0]_i_22_n_1 ,\tmp_30_i_reg_917_reg[0]_i_22_n_2 ,\tmp_30_i_reg_917_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_i_reg_917[0]_i_31_n_0 ,\tmp_30_i_reg_917[0]_i_32_n_0 ,\tmp_30_i_reg_917[0]_i_33_n_0 ,\tmp_30_i_reg_917[0]_i_34_n_0 }),
        .O(\NLW_tmp_30_i_reg_917_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_30_i_reg_917[0]_i_35_n_0 ,\tmp_30_i_reg_917[0]_i_36_n_0 ,\tmp_30_i_reg_917[0]_i_37_n_0 ,\tmp_30_i_reg_917[0]_i_38_n_0 }));
  CARRY4 \tmp_30_i_reg_917_reg[0]_i_4 
       (.CI(\tmp_30_i_reg_917_reg[0]_i_13_n_0 ),
        .CO({\tmp_30_i_reg_917_reg[0]_i_4_n_0 ,\tmp_30_i_reg_917_reg[0]_i_4_n_1 ,\tmp_30_i_reg_917_reg[0]_i_4_n_2 ,\tmp_30_i_reg_917_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_30_i_reg_917[0]_i_14_n_0 ,\tmp_30_i_reg_917[0]_i_15_n_0 ,\tmp_30_i_reg_917[0]_i_16_n_0 ,\tmp_30_i_reg_917[0]_i_17_n_0 }),
        .O(\NLW_tmp_30_i_reg_917_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_30_i_reg_917[0]_i_18_n_0 ,\tmp_30_i_reg_917[0]_i_19_n_0 ,\tmp_30_i_reg_917[0]_i_20_n_0 ,\tmp_30_i_reg_917[0]_i_21_n_0 }));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_10 
       (.I0(j_V_reg_921_reg[25]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[25] ),
        .I3(cols_V_reg_863[25]),
        .I4(\or_cond6_i_reg_948[0]_i_5_n_0 ),
        .I5(cols_V_reg_863[24]),
        .O(\tmp_32_i_reg_926[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_12 
       (.I0(cols_V_reg_863[23]),
        .I1(\or_cond7_i_reg_954[0]_i_9_n_0 ),
        .I2(cols_V_reg_863[22]),
        .I3(\t_V_2_reg_272_reg_n_0_[22] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[22]),
        .O(\tmp_32_i_reg_926[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_13 
       (.I0(cols_V_reg_863[21]),
        .I1(\or_cond7_i_reg_954[0]_i_7_n_0 ),
        .I2(cols_V_reg_863[20]),
        .I3(\t_V_2_reg_272_reg_n_0_[20] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[20]),
        .O(\tmp_32_i_reg_926[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_14 
       (.I0(cols_V_reg_863[19]),
        .I1(\or_cond7_i_reg_954[0]_i_12_n_0 ),
        .I2(cols_V_reg_863[18]),
        .I3(\t_V_2_reg_272_reg_n_0_[18] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[18]),
        .O(\tmp_32_i_reg_926[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_32_i_reg_926[0]_i_15 
       (.I0(cols_V_reg_863[17]),
        .I1(\t_V_2_reg_272_reg_n_0_[17] ),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(j_V_reg_921_reg[17]),
        .I4(cols_V_reg_863[16]),
        .I5(\or_cond7_i_reg_954[0]_i_11_n_0 ),
        .O(\tmp_32_i_reg_926[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_16 
       (.I0(j_V_reg_921_reg[23]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[23] ),
        .I3(cols_V_reg_863[23]),
        .I4(\or_cond7_i_reg_954[0]_i_10_n_0 ),
        .I5(cols_V_reg_863[22]),
        .O(\tmp_32_i_reg_926[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_17 
       (.I0(j_V_reg_921_reg[21]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[21] ),
        .I3(cols_V_reg_863[21]),
        .I4(\or_cond6_i_reg_948[0]_i_12_n_0 ),
        .I5(cols_V_reg_863[20]),
        .O(\tmp_32_i_reg_926[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_32_i_reg_926[0]_i_18 
       (.I0(\or_cond7_i_reg_954[0]_i_12_n_0 ),
        .I1(cols_V_reg_863[19]),
        .I2(j_V_reg_921_reg[18]),
        .I3(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I4(\t_V_2_reg_272_reg_n_0_[18] ),
        .I5(cols_V_reg_863[18]),
        .O(\tmp_32_i_reg_926[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_19 
       (.I0(j_V_reg_921_reg[17]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[17] ),
        .I3(cols_V_reg_863[17]),
        .I4(\or_cond7_i_reg_954[0]_i_11_n_0 ),
        .I5(cols_V_reg_863[16]),
        .O(\tmp_32_i_reg_926[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_32_i_reg_926[0]_i_20 
       (.I0(j_V_reg_921_reg[31]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[31] ),
        .O(\tmp_32_i_reg_926[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_22 
       (.I0(cols_V_reg_863[15]),
        .I1(\or_cond7_i_reg_954[0]_i_25_n_0 ),
        .I2(cols_V_reg_863[14]),
        .I3(\t_V_2_reg_272_reg_n_0_[14] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[14]),
        .O(\tmp_32_i_reg_926[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_23 
       (.I0(cols_V_reg_863[13]),
        .I1(\tmp_32_i_reg_926[0]_i_38_n_0 ),
        .I2(cols_V_reg_863[12]),
        .I3(\t_V_2_reg_272_reg_n_0_[12] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[12]),
        .O(\tmp_32_i_reg_926[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_32_i_reg_926[0]_i_24 
       (.I0(cols_V_reg_863[11]),
        .I1(\t_V_2_reg_272_reg_n_0_[11] ),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(j_V_reg_921_reg[11]),
        .I4(cols_V_reg_863[10]),
        .I5(tmp_21_fu_394_p4[9]),
        .O(\tmp_32_i_reg_926[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_25 
       (.I0(cols_V_reg_863[9]),
        .I1(tmp_21_fu_394_p4[8]),
        .I2(cols_V_reg_863[8]),
        .I3(\t_V_2_reg_272_reg_n_0_[8] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[8]),
        .O(\tmp_32_i_reg_926[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_26 
       (.I0(j_V_reg_921_reg[15]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[15] ),
        .I3(cols_V_reg_863[15]),
        .I4(\or_cond7_i_reg_954[0]_i_24_n_0 ),
        .I5(cols_V_reg_863[14]),
        .O(\tmp_32_i_reg_926[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_27 
       (.I0(j_V_reg_921_reg[13]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[13] ),
        .I3(cols_V_reg_863[13]),
        .I4(\or_cond6_i_reg_948[0]_i_14_n_0 ),
        .I5(cols_V_reg_863[12]),
        .O(\tmp_32_i_reg_926[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_28 
       (.I0(j_V_reg_921_reg[11]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[11] ),
        .I3(cols_V_reg_863[11]),
        .I4(tmp_21_fu_394_p4[9]),
        .I5(cols_V_reg_863[10]),
        .O(\tmp_32_i_reg_926[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_29 
       (.I0(j_V_reg_921_reg[9]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[9] ),
        .I3(cols_V_reg_863[9]),
        .I4(tmp_21_fu_394_p4[7]),
        .I5(cols_V_reg_863[8]),
        .O(\tmp_32_i_reg_926[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_3 
       (.I0(cols_V_reg_863[31]),
        .I1(\tmp_32_i_reg_926[0]_i_20_n_0 ),
        .I2(cols_V_reg_863[30]),
        .I3(\t_V_2_reg_272_reg_n_0_[30] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[30]),
        .O(\tmp_32_i_reg_926[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_30 
       (.I0(cols_V_reg_863[7]),
        .I1(tmp_21_fu_394_p4[6]),
        .I2(cols_V_reg_863[6]),
        .I3(\t_V_2_reg_272_reg_n_0_[6] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[6]),
        .O(\tmp_32_i_reg_926[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_31 
       (.I0(cols_V_reg_863[5]),
        .I1(tmp_21_fu_394_p4[4]),
        .I2(cols_V_reg_863[4]),
        .I3(\t_V_2_reg_272_reg_n_0_[4] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[4]),
        .O(\tmp_32_i_reg_926[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_32 
       (.I0(cols_V_reg_863[3]),
        .I1(tmp_21_fu_394_p4[2]),
        .I2(cols_V_reg_863[2]),
        .I3(\t_V_2_reg_272_reg_n_0_[2] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[2]),
        .O(\tmp_32_i_reg_926[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_32_i_reg_926[0]_i_33 
       (.I0(cols_V_reg_863[1]),
        .I1(\t_V_2_reg_272_reg_n_0_[1] ),
        .I2(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I3(j_V_reg_921_reg[1]),
        .I4(cols_V_reg_863[0]),
        .I5(linebuff_val_1_U_n_12),
        .O(\tmp_32_i_reg_926[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_34 
       (.I0(j_V_reg_921_reg[7]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[7] ),
        .I3(cols_V_reg_863[7]),
        .I4(tmp_21_fu_394_p4[5]),
        .I5(cols_V_reg_863[6]),
        .O(\tmp_32_i_reg_926[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_35 
       (.I0(j_V_reg_921_reg[5]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[5] ),
        .I3(cols_V_reg_863[5]),
        .I4(tmp_21_fu_394_p4[3]),
        .I5(cols_V_reg_863[4]),
        .O(\tmp_32_i_reg_926[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_36 
       (.I0(j_V_reg_921_reg[3]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[3] ),
        .I3(cols_V_reg_863[3]),
        .I4(tmp_21_fu_394_p4[1]),
        .I5(cols_V_reg_863[2]),
        .O(\tmp_32_i_reg_926[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_37 
       (.I0(j_V_reg_921_reg[1]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[1] ),
        .I3(cols_V_reg_863[1]),
        .I4(linebuff_val_1_U_n_12),
        .I5(cols_V_reg_863[0]),
        .O(\tmp_32_i_reg_926[0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_32_i_reg_926[0]_i_38 
       (.I0(j_V_reg_921_reg[13]),
        .I1(tmp_30_i_reg_917),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_2_reg_272_reg_n_0_[13] ),
        .O(\tmp_32_i_reg_926[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_4 
       (.I0(cols_V_reg_863[29]),
        .I1(\or_cond7_i_reg_954[0]_i_15_n_0 ),
        .I2(cols_V_reg_863[28]),
        .I3(\t_V_2_reg_272_reg_n_0_[28] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[28]),
        .O(\tmp_32_i_reg_926[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_5 
       (.I0(cols_V_reg_863[27]),
        .I1(\or_cond7_i_reg_954[0]_i_19_n_0 ),
        .I2(cols_V_reg_863[26]),
        .I3(\t_V_2_reg_272_reg_n_0_[26] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[26]),
        .O(\tmp_32_i_reg_926[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_32_i_reg_926[0]_i_6 
       (.I0(cols_V_reg_863[25]),
        .I1(\or_cond7_i_reg_954[0]_i_17_n_0 ),
        .I2(cols_V_reg_863[24]),
        .I3(\t_V_2_reg_272_reg_n_0_[24] ),
        .I4(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I5(j_V_reg_921_reg[24]),
        .O(\tmp_32_i_reg_926[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_7 
       (.I0(j_V_reg_921_reg[31]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[31] ),
        .I3(cols_V_reg_863[31]),
        .I4(\or_cond7_i_reg_954[0]_i_14_n_0 ),
        .I5(cols_V_reg_863[30]),
        .O(\tmp_32_i_reg_926[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_8 
       (.I0(j_V_reg_921_reg[29]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[29] ),
        .I3(cols_V_reg_863[29]),
        .I4(\or_cond7_i_reg_954[0]_i_16_n_0 ),
        .I5(cols_V_reg_863[28]),
        .O(\tmp_32_i_reg_926[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_32_i_reg_926[0]_i_9 
       (.I0(j_V_reg_921_reg[27]),
        .I1(\or_cond7_i_reg_954[0]_i_8_n_0 ),
        .I2(\t_V_2_reg_272_reg_n_0_[27] ),
        .I3(cols_V_reg_863[27]),
        .I4(\or_cond7_i_reg_954[0]_i_18_n_0 ),
        .I5(cols_V_reg_863[26]),
        .O(\tmp_32_i_reg_926[0]_i_9_n_0 ));
  FDRE \tmp_32_i_reg_926_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_6_in),
        .D(tmp_32_i_reg_926),
        .Q(tmp_32_i_reg_926_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_32_i_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(or_cond6_i_reg_9480),
        .D(tmp_32_i_fu_378_p2),
        .Q(tmp_32_i_reg_926),
        .R(1'b0));
  CARRY4 \tmp_32_i_reg_926_reg[0]_i_1 
       (.CI(\tmp_32_i_reg_926_reg[0]_i_2_n_0 ),
        .CO({tmp_32_i_fu_378_p2,\tmp_32_i_reg_926_reg[0]_i_1_n_1 ,\tmp_32_i_reg_926_reg[0]_i_1_n_2 ,\tmp_32_i_reg_926_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_32_i_reg_926[0]_i_3_n_0 ,\tmp_32_i_reg_926[0]_i_4_n_0 ,\tmp_32_i_reg_926[0]_i_5_n_0 ,\tmp_32_i_reg_926[0]_i_6_n_0 }),
        .O(\NLW_tmp_32_i_reg_926_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_32_i_reg_926[0]_i_7_n_0 ,\tmp_32_i_reg_926[0]_i_8_n_0 ,\tmp_32_i_reg_926[0]_i_9_n_0 ,\tmp_32_i_reg_926[0]_i_10_n_0 }));
  CARRY4 \tmp_32_i_reg_926_reg[0]_i_11 
       (.CI(\tmp_32_i_reg_926_reg[0]_i_21_n_0 ),
        .CO({\tmp_32_i_reg_926_reg[0]_i_11_n_0 ,\tmp_32_i_reg_926_reg[0]_i_11_n_1 ,\tmp_32_i_reg_926_reg[0]_i_11_n_2 ,\tmp_32_i_reg_926_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_32_i_reg_926[0]_i_22_n_0 ,\tmp_32_i_reg_926[0]_i_23_n_0 ,\tmp_32_i_reg_926[0]_i_24_n_0 ,\tmp_32_i_reg_926[0]_i_25_n_0 }),
        .O(\NLW_tmp_32_i_reg_926_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_32_i_reg_926[0]_i_26_n_0 ,\tmp_32_i_reg_926[0]_i_27_n_0 ,\tmp_32_i_reg_926[0]_i_28_n_0 ,\tmp_32_i_reg_926[0]_i_29_n_0 }));
  CARRY4 \tmp_32_i_reg_926_reg[0]_i_2 
       (.CI(\tmp_32_i_reg_926_reg[0]_i_11_n_0 ),
        .CO({\tmp_32_i_reg_926_reg[0]_i_2_n_0 ,\tmp_32_i_reg_926_reg[0]_i_2_n_1 ,\tmp_32_i_reg_926_reg[0]_i_2_n_2 ,\tmp_32_i_reg_926_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_32_i_reg_926[0]_i_12_n_0 ,\tmp_32_i_reg_926[0]_i_13_n_0 ,\tmp_32_i_reg_926[0]_i_14_n_0 ,\tmp_32_i_reg_926[0]_i_15_n_0 }),
        .O(\NLW_tmp_32_i_reg_926_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_32_i_reg_926[0]_i_16_n_0 ,\tmp_32_i_reg_926[0]_i_17_n_0 ,\tmp_32_i_reg_926[0]_i_18_n_0 ,\tmp_32_i_reg_926[0]_i_19_n_0 }));
  CARRY4 \tmp_32_i_reg_926_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\tmp_32_i_reg_926_reg[0]_i_21_n_0 ,\tmp_32_i_reg_926_reg[0]_i_21_n_1 ,\tmp_32_i_reg_926_reg[0]_i_21_n_2 ,\tmp_32_i_reg_926_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_32_i_reg_926[0]_i_30_n_0 ,\tmp_32_i_reg_926[0]_i_31_n_0 ,\tmp_32_i_reg_926[0]_i_32_n_0 ,\tmp_32_i_reg_926[0]_i_33_n_0 }),
        .O(\NLW_tmp_32_i_reg_926_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_32_i_reg_926[0]_i_34_n_0 ,\tmp_32_i_reg_926[0]_i_35_n_0 ,\tmp_32_i_reg_926[0]_i_36_n_0 ,\tmp_32_i_reg_926[0]_i_37_n_0 }));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_40_i_reg_958[0]_i_10 
       (.I0(threshold_low_read_reg_840[24]),
        .I1(threshold_low_read_reg_840[25]),
        .O(\tmp_40_i_reg_958[0]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_40_i_reg_958[0]_i_12 
       (.I0(threshold_low_read_reg_840[22]),
        .I1(threshold_low_read_reg_840[23]),
        .O(\tmp_40_i_reg_958[0]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_40_i_reg_958[0]_i_13 
       (.I0(threshold_low_read_reg_840[20]),
        .I1(threshold_low_read_reg_840[21]),
        .O(\tmp_40_i_reg_958[0]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_40_i_reg_958[0]_i_14 
       (.I0(threshold_low_read_reg_840[18]),
        .I1(threshold_low_read_reg_840[19]),
        .O(\tmp_40_i_reg_958[0]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_40_i_reg_958[0]_i_15 
       (.I0(threshold_low_read_reg_840[16]),
        .I1(threshold_low_read_reg_840[17]),
        .O(\tmp_40_i_reg_958[0]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_40_i_reg_958[0]_i_16 
       (.I0(threshold_low_read_reg_840[22]),
        .I1(threshold_low_read_reg_840[23]),
        .O(\tmp_40_i_reg_958[0]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_40_i_reg_958[0]_i_17 
       (.I0(threshold_low_read_reg_840[20]),
        .I1(threshold_low_read_reg_840[21]),
        .O(\tmp_40_i_reg_958[0]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_40_i_reg_958[0]_i_18 
       (.I0(threshold_low_read_reg_840[18]),
        .I1(threshold_low_read_reg_840[19]),
        .O(\tmp_40_i_reg_958[0]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_40_i_reg_958[0]_i_19 
       (.I0(threshold_low_read_reg_840[16]),
        .I1(threshold_low_read_reg_840[17]),
        .O(\tmp_40_i_reg_958[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_40_i_reg_958[0]_i_21 
       (.I0(threshold_low_read_reg_840[14]),
        .I1(win_val_1_1_fu_160[14]),
        .I2(win_val_1_1_fu_160[15]),
        .I3(threshold_low_read_reg_840[15]),
        .O(\tmp_40_i_reg_958[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_40_i_reg_958[0]_i_22 
       (.I0(threshold_low_read_reg_840[12]),
        .I1(win_val_1_1_fu_160[12]),
        .I2(win_val_1_1_fu_160[13]),
        .I3(threshold_low_read_reg_840[13]),
        .O(\tmp_40_i_reg_958[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_40_i_reg_958[0]_i_23 
       (.I0(threshold_low_read_reg_840[10]),
        .I1(win_val_1_1_fu_160[10]),
        .I2(win_val_1_1_fu_160[11]),
        .I3(threshold_low_read_reg_840[11]),
        .O(\tmp_40_i_reg_958[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_40_i_reg_958[0]_i_24 
       (.I0(threshold_low_read_reg_840[8]),
        .I1(win_val_1_1_fu_160[8]),
        .I2(win_val_1_1_fu_160[9]),
        .I3(threshold_low_read_reg_840[9]),
        .O(\tmp_40_i_reg_958[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_40_i_reg_958[0]_i_25 
       (.I0(threshold_low_read_reg_840[14]),
        .I1(win_val_1_1_fu_160[14]),
        .I2(threshold_low_read_reg_840[15]),
        .I3(win_val_1_1_fu_160[15]),
        .O(\tmp_40_i_reg_958[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_40_i_reg_958[0]_i_26 
       (.I0(threshold_low_read_reg_840[12]),
        .I1(win_val_1_1_fu_160[12]),
        .I2(threshold_low_read_reg_840[13]),
        .I3(win_val_1_1_fu_160[13]),
        .O(\tmp_40_i_reg_958[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_40_i_reg_958[0]_i_27 
       (.I0(threshold_low_read_reg_840[10]),
        .I1(win_val_1_1_fu_160[10]),
        .I2(threshold_low_read_reg_840[11]),
        .I3(win_val_1_1_fu_160[11]),
        .O(\tmp_40_i_reg_958[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_40_i_reg_958[0]_i_28 
       (.I0(threshold_low_read_reg_840[8]),
        .I1(win_val_1_1_fu_160[8]),
        .I2(threshold_low_read_reg_840[9]),
        .I3(win_val_1_1_fu_160[9]),
        .O(\tmp_40_i_reg_958[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_40_i_reg_958[0]_i_29 
       (.I0(threshold_low_read_reg_840[6]),
        .I1(win_val_1_1_fu_160[6]),
        .I2(win_val_1_1_fu_160[7]),
        .I3(threshold_low_read_reg_840[7]),
        .O(\tmp_40_i_reg_958[0]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_40_i_reg_958[0]_i_3 
       (.I0(threshold_low_read_reg_840[30]),
        .I1(threshold_low_read_reg_840[31]),
        .O(\tmp_40_i_reg_958[0]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_40_i_reg_958[0]_i_30 
       (.I0(threshold_low_read_reg_840[4]),
        .I1(win_val_1_1_fu_160[4]),
        .I2(win_val_1_1_fu_160[5]),
        .I3(threshold_low_read_reg_840[5]),
        .O(\tmp_40_i_reg_958[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_40_i_reg_958[0]_i_31 
       (.I0(threshold_low_read_reg_840[2]),
        .I1(win_val_1_1_fu_160[2]),
        .I2(win_val_1_1_fu_160[3]),
        .I3(threshold_low_read_reg_840[3]),
        .O(\tmp_40_i_reg_958[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \tmp_40_i_reg_958[0]_i_32 
       (.I0(threshold_low_read_reg_840[0]),
        .I1(win_val_1_1_fu_160[0]),
        .I2(win_val_1_1_fu_160[1]),
        .I3(threshold_low_read_reg_840[1]),
        .O(\tmp_40_i_reg_958[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_40_i_reg_958[0]_i_33 
       (.I0(threshold_low_read_reg_840[6]),
        .I1(win_val_1_1_fu_160[6]),
        .I2(threshold_low_read_reg_840[7]),
        .I3(win_val_1_1_fu_160[7]),
        .O(\tmp_40_i_reg_958[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_40_i_reg_958[0]_i_34 
       (.I0(threshold_low_read_reg_840[4]),
        .I1(win_val_1_1_fu_160[4]),
        .I2(threshold_low_read_reg_840[5]),
        .I3(win_val_1_1_fu_160[5]),
        .O(\tmp_40_i_reg_958[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_40_i_reg_958[0]_i_35 
       (.I0(threshold_low_read_reg_840[2]),
        .I1(win_val_1_1_fu_160[2]),
        .I2(threshold_low_read_reg_840[3]),
        .I3(win_val_1_1_fu_160[3]),
        .O(\tmp_40_i_reg_958[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_40_i_reg_958[0]_i_36 
       (.I0(threshold_low_read_reg_840[0]),
        .I1(win_val_1_1_fu_160[0]),
        .I2(threshold_low_read_reg_840[1]),
        .I3(win_val_1_1_fu_160[1]),
        .O(\tmp_40_i_reg_958[0]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_40_i_reg_958[0]_i_4 
       (.I0(threshold_low_read_reg_840[28]),
        .I1(threshold_low_read_reg_840[29]),
        .O(\tmp_40_i_reg_958[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_40_i_reg_958[0]_i_5 
       (.I0(threshold_low_read_reg_840[26]),
        .I1(threshold_low_read_reg_840[27]),
        .O(\tmp_40_i_reg_958[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_40_i_reg_958[0]_i_6 
       (.I0(threshold_low_read_reg_840[24]),
        .I1(threshold_low_read_reg_840[25]),
        .O(\tmp_40_i_reg_958[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_40_i_reg_958[0]_i_7 
       (.I0(threshold_low_read_reg_840[30]),
        .I1(threshold_low_read_reg_840[31]),
        .O(\tmp_40_i_reg_958[0]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_40_i_reg_958[0]_i_8 
       (.I0(threshold_low_read_reg_840[28]),
        .I1(threshold_low_read_reg_840[29]),
        .O(\tmp_40_i_reg_958[0]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \tmp_40_i_reg_958[0]_i_9 
       (.I0(threshold_low_read_reg_840[26]),
        .I1(threshold_low_read_reg_840[27]),
        .O(\tmp_40_i_reg_958[0]_i_9_n_0 ));
  FDRE \tmp_40_i_reg_958_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(tmp_40_i_fu_518_p2),
        .Q(tmp_40_i_reg_958),
        .R(1'b0));
  CARRY4 \tmp_40_i_reg_958_reg[0]_i_1 
       (.CI(\tmp_40_i_reg_958_reg[0]_i_2_n_0 ),
        .CO({tmp_40_i_fu_518_p2,\tmp_40_i_reg_958_reg[0]_i_1_n_1 ,\tmp_40_i_reg_958_reg[0]_i_1_n_2 ,\tmp_40_i_reg_958_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_40_i_reg_958[0]_i_3_n_0 ,\tmp_40_i_reg_958[0]_i_4_n_0 ,\tmp_40_i_reg_958[0]_i_5_n_0 ,\tmp_40_i_reg_958[0]_i_6_n_0 }),
        .O(\NLW_tmp_40_i_reg_958_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_40_i_reg_958[0]_i_7_n_0 ,\tmp_40_i_reg_958[0]_i_8_n_0 ,\tmp_40_i_reg_958[0]_i_9_n_0 ,\tmp_40_i_reg_958[0]_i_10_n_0 }));
  CARRY4 \tmp_40_i_reg_958_reg[0]_i_11 
       (.CI(\tmp_40_i_reg_958_reg[0]_i_20_n_0 ),
        .CO({\tmp_40_i_reg_958_reg[0]_i_11_n_0 ,\tmp_40_i_reg_958_reg[0]_i_11_n_1 ,\tmp_40_i_reg_958_reg[0]_i_11_n_2 ,\tmp_40_i_reg_958_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_40_i_reg_958[0]_i_21_n_0 ,\tmp_40_i_reg_958[0]_i_22_n_0 ,\tmp_40_i_reg_958[0]_i_23_n_0 ,\tmp_40_i_reg_958[0]_i_24_n_0 }),
        .O(\NLW_tmp_40_i_reg_958_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_40_i_reg_958[0]_i_25_n_0 ,\tmp_40_i_reg_958[0]_i_26_n_0 ,\tmp_40_i_reg_958[0]_i_27_n_0 ,\tmp_40_i_reg_958[0]_i_28_n_0 }));
  CARRY4 \tmp_40_i_reg_958_reg[0]_i_2 
       (.CI(\tmp_40_i_reg_958_reg[0]_i_11_n_0 ),
        .CO({\tmp_40_i_reg_958_reg[0]_i_2_n_0 ,\tmp_40_i_reg_958_reg[0]_i_2_n_1 ,\tmp_40_i_reg_958_reg[0]_i_2_n_2 ,\tmp_40_i_reg_958_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_40_i_reg_958[0]_i_12_n_0 ,\tmp_40_i_reg_958[0]_i_13_n_0 ,\tmp_40_i_reg_958[0]_i_14_n_0 ,\tmp_40_i_reg_958[0]_i_15_n_0 }),
        .O(\NLW_tmp_40_i_reg_958_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_40_i_reg_958[0]_i_16_n_0 ,\tmp_40_i_reg_958[0]_i_17_n_0 ,\tmp_40_i_reg_958[0]_i_18_n_0 ,\tmp_40_i_reg_958[0]_i_19_n_0 }));
  CARRY4 \tmp_40_i_reg_958_reg[0]_i_20 
       (.CI(1'b0),
        .CO({\tmp_40_i_reg_958_reg[0]_i_20_n_0 ,\tmp_40_i_reg_958_reg[0]_i_20_n_1 ,\tmp_40_i_reg_958_reg[0]_i_20_n_2 ,\tmp_40_i_reg_958_reg[0]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_40_i_reg_958[0]_i_29_n_0 ,\tmp_40_i_reg_958[0]_i_30_n_0 ,\tmp_40_i_reg_958[0]_i_31_n_0 ,\tmp_40_i_reg_958[0]_i_32_n_0 }),
        .O(\NLW_tmp_40_i_reg_958_reg[0]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_40_i_reg_958[0]_i_33_n_0 ,\tmp_40_i_reg_958[0]_i_34_n_0 ,\tmp_40_i_reg_958[0]_i_35_n_0 ,\tmp_40_i_reg_958[0]_i_36_n_0 }));
  FDRE \tmp_i_reg_878_reg[10] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[9]),
        .Q(tmp_i_reg_878[10]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[11] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[10]),
        .Q(tmp_i_reg_878[11]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[12] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[11]),
        .Q(tmp_i_reg_878[12]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[13] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[12]),
        .Q(tmp_i_reg_878[13]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[14] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[13]),
        .Q(tmp_i_reg_878[14]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[15] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[14]),
        .Q(tmp_i_reg_878[15]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[16] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[15]),
        .Q(tmp_i_reg_878[16]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[17] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[16]),
        .Q(tmp_i_reg_878[17]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[18] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[17]),
        .Q(tmp_i_reg_878[18]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[19] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[18]),
        .Q(tmp_i_reg_878[19]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[1] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[0]),
        .Q(tmp_i_reg_878[1]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[20] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[19]),
        .Q(tmp_i_reg_878[20]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[21] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[20]),
        .Q(tmp_i_reg_878[21]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[22] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[21]),
        .Q(tmp_i_reg_878[22]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[23] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[22]),
        .Q(tmp_i_reg_878[23]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[24] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[23]),
        .Q(tmp_i_reg_878[24]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[25] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[24]),
        .Q(tmp_i_reg_878[25]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[26] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[25]),
        .Q(tmp_i_reg_878[26]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[27] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[26]),
        .Q(tmp_i_reg_878[27]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[28] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[27]),
        .Q(tmp_i_reg_878[28]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[29] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[28]),
        .Q(tmp_i_reg_878[29]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[2] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[1]),
        .Q(tmp_i_reg_878[2]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[30] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[29]),
        .Q(tmp_i_reg_878[30]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[31] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[30]),
        .Q(tmp_i_reg_878[31]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[32] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[31]),
        .Q(tmp_i_reg_878[32]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[3] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[2]),
        .Q(tmp_i_reg_878[3]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[4] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[3]),
        .Q(tmp_i_reg_878[4]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[5] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[4]),
        .Q(tmp_i_reg_878[5]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[6] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[5]),
        .Q(tmp_i_reg_878[6]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[7] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[6]),
        .Q(tmp_i_reg_878[7]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[8] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[7]),
        .Q(tmp_i_reg_878[8]),
        .R(1'b0));
  FDRE \tmp_i_reg_878_reg[9] 
       (.C(ap_clk),
        .CE(hysteresis_U0_threshold_high_read),
        .D(D[8]),
        .Q(tmp_i_reg_878[9]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[0]),
        .Q(win_val_0_1_2_fu_156[0]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[10]),
        .Q(win_val_0_1_2_fu_156[10]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[11]),
        .Q(win_val_0_1_2_fu_156[11]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[12]),
        .Q(win_val_0_1_2_fu_156[12]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[13]),
        .Q(win_val_0_1_2_fu_156[13]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[1]),
        .Q(win_val_0_1_2_fu_156[1]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[2]),
        .Q(win_val_0_1_2_fu_156[2]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[3]),
        .Q(win_val_0_1_2_fu_156[3]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[4]),
        .Q(win_val_0_1_2_fu_156[4]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[5]),
        .Q(win_val_0_1_2_fu_156[5]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[6]),
        .Q(win_val_0_1_2_fu_156[6]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[7]),
        .Q(win_val_0_1_2_fu_156[7]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[8]),
        .Q(win_val_0_1_2_fu_156[8]),
        .R(1'b0));
  FDRE \win_val_0_1_2_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_0_1_fu_152[9]),
        .Q(win_val_0_1_2_fu_156[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[0]_i_1 
       (.I0(element_gd_i_fu_148[0]),
        .I1(win_val_0_1_fu_152[0]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[10]_i_1 
       (.I0(element_gd_i_fu_148[10]),
        .I1(win_val_0_1_fu_152[10]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[11]_i_1 
       (.I0(element_gd_i_fu_148[11]),
        .I1(win_val_0_1_fu_152[11]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[12]_i_1 
       (.I0(element_gd_i_fu_148[12]),
        .I1(win_val_0_1_fu_152[12]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[13]_i_1 
       (.I0(element_gd_i_fu_148[13]),
        .I1(win_val_0_1_fu_152[13]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[1]_i_1 
       (.I0(element_gd_i_fu_148[1]),
        .I1(win_val_0_1_fu_152[1]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[2]_i_1 
       (.I0(element_gd_i_fu_148[2]),
        .I1(win_val_0_1_fu_152[2]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[3]_i_1 
       (.I0(element_gd_i_fu_148[3]),
        .I1(win_val_0_1_fu_152[3]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[4]_i_1 
       (.I0(element_gd_i_fu_148[4]),
        .I1(win_val_0_1_fu_152[4]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[5]_i_1 
       (.I0(element_gd_i_fu_148[5]),
        .I1(win_val_0_1_fu_152[5]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[6]_i_1 
       (.I0(element_gd_i_fu_148[6]),
        .I1(win_val_0_1_fu_152[6]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[7]_i_1 
       (.I0(element_gd_i_fu_148[7]),
        .I1(win_val_0_1_fu_152[7]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[8]_i_1 
       (.I0(element_gd_i_fu_148[8]),
        .I1(win_val_0_1_fu_152[8]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_0_1_fu_152[9]_i_1 
       (.I0(element_gd_i_fu_148[9]),
        .I1(win_val_0_1_fu_152[9]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_0_1_fu_152[9]_i_1_n_0 ));
  FDRE \win_val_0_1_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[0]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[0]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[10]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[10]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[11]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[11]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[12]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[12]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[13]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[13]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[1]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[1]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[2]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[2]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[3]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[3]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[4]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[4]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[5]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[5]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[6]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[6]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[7]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[7]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[8]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[8]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_152_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_0_1_fu_152[9]_i_1_n_0 ),
        .Q(win_val_0_1_fu_152[9]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[0]),
        .Q(win_val_1_1_2_fu_164[0]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[10]),
        .Q(win_val_1_1_2_fu_164[10]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[11]),
        .Q(win_val_1_1_2_fu_164[11]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[12]),
        .Q(win_val_1_1_2_fu_164[12]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[13]),
        .Q(win_val_1_1_2_fu_164[13]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[14]),
        .Q(win_val_1_1_2_fu_164[14]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[15]),
        .Q(win_val_1_1_2_fu_164[15]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[1]),
        .Q(win_val_1_1_2_fu_164[1]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[2]),
        .Q(win_val_1_1_2_fu_164[2]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[3]),
        .Q(win_val_1_1_2_fu_164[3]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[4]),
        .Q(win_val_1_1_2_fu_164[4]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[5]),
        .Q(win_val_1_1_2_fu_164[5]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[6]),
        .Q(win_val_1_1_2_fu_164[6]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[7]),
        .Q(win_val_1_1_2_fu_164[7]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[8]),
        .Q(win_val_1_1_2_fu_164[8]),
        .R(1'b0));
  FDRE \win_val_1_1_2_fu_164_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_1_1_fu_160[9]),
        .Q(win_val_1_1_2_fu_164[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[0]_i_1 
       (.I0(tmp0_i_fu_144[0]),
        .I1(win_val_1_1_fu_160[0]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[10]_i_1 
       (.I0(tmp0_i_fu_144[10]),
        .I1(win_val_1_1_fu_160[10]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[11]_i_1 
       (.I0(tmp0_i_fu_144[11]),
        .I1(win_val_1_1_fu_160[11]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[12]_i_1 
       (.I0(tmp0_i_fu_144[12]),
        .I1(win_val_1_1_fu_160[12]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[13]_i_1 
       (.I0(tmp0_i_fu_144[13]),
        .I1(win_val_1_1_fu_160[13]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[14]_i_1 
       (.I0(tmp0_i_fu_144[14]),
        .I1(win_val_1_1_fu_160[14]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[14]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \win_val_1_1_fu_160[15]_i_1 
       (.I0(tmp_30_i_reg_917_pp0_iter1_reg),
        .I1(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter2),
        .O(win_val_0_1_2_fu_1560));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[15]_i_2 
       (.I0(tmp0_i_fu_144[15]),
        .I1(win_val_1_1_fu_160[15]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[1]_i_1 
       (.I0(tmp0_i_fu_144[1]),
        .I1(win_val_1_1_fu_160[1]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[2]_i_1 
       (.I0(tmp0_i_fu_144[2]),
        .I1(win_val_1_1_fu_160[2]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[3]_i_1 
       (.I0(tmp0_i_fu_144[3]),
        .I1(win_val_1_1_fu_160[3]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[4]_i_1 
       (.I0(tmp0_i_fu_144[4]),
        .I1(win_val_1_1_fu_160[4]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[5]_i_1 
       (.I0(tmp0_i_fu_144[5]),
        .I1(win_val_1_1_fu_160[5]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[6]_i_1 
       (.I0(tmp0_i_fu_144[6]),
        .I1(win_val_1_1_fu_160[6]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[7]_i_1 
       (.I0(tmp0_i_fu_144[7]),
        .I1(win_val_1_1_fu_160[7]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[8]_i_1 
       (.I0(tmp0_i_fu_144[8]),
        .I1(win_val_1_1_fu_160[8]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_1_1_fu_160[9]_i_1 
       (.I0(tmp0_i_fu_144[9]),
        .I1(win_val_1_1_fu_160[9]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(\win_val_1_1_fu_160[9]_i_1_n_0 ));
  FDRE \win_val_1_1_fu_160_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[0]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[0]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[10]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[10]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[11]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[11]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[12]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[12]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[13]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[13]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[14]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[14]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[15]_i_2_n_0 ),
        .Q(win_val_1_1_fu_160[15]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[1]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[1]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[2]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[2]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[3]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[3]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[4]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[4]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[5]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[5]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[6]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[6]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[7]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[7]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[8]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[8]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_160_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(\win_val_1_1_fu_160[9]_i_1_n_0 ),
        .Q(win_val_1_1_fu_160[9]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[0]),
        .Q(win_val_2_1_2_fu_172[0]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[10]),
        .Q(win_val_2_1_2_fu_172[10]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[11]),
        .Q(win_val_2_1_2_fu_172[11]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[12]),
        .Q(win_val_2_1_2_fu_172[12]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[13]),
        .Q(win_val_2_1_2_fu_172[13]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[14]),
        .Q(win_val_2_1_2_fu_172[14]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[15]),
        .Q(win_val_2_1_2_fu_172[15]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[1]),
        .Q(win_val_2_1_2_fu_172[1]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[2]),
        .Q(win_val_2_1_2_fu_172[2]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[3]),
        .Q(win_val_2_1_2_fu_172[3]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[4]),
        .Q(win_val_2_1_2_fu_172[4]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[5]),
        .Q(win_val_2_1_2_fu_172[5]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[6]),
        .Q(win_val_2_1_2_fu_172[6]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[7]),
        .Q(win_val_2_1_2_fu_172[7]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[8]),
        .Q(win_val_2_1_2_fu_172[8]),
        .R(1'b0));
  FDRE \win_val_2_1_2_fu_172_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(win_val_2_1_fu_168[9]),
        .Q(win_val_2_1_2_fu_172[9]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_30),
        .Q(win_val_2_1_fu_168[0]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_20),
        .Q(win_val_2_1_fu_168[10]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_19),
        .Q(win_val_2_1_fu_168[11]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_18),
        .Q(win_val_2_1_fu_168[12]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_17),
        .Q(win_val_2_1_fu_168[13]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_16),
        .Q(win_val_2_1_fu_168[14]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_15),
        .Q(win_val_2_1_fu_168[15]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_29),
        .Q(win_val_2_1_fu_168[1]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_28),
        .Q(win_val_2_1_fu_168[2]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_27),
        .Q(win_val_2_1_fu_168[3]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_26),
        .Q(win_val_2_1_fu_168[4]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_25),
        .Q(win_val_2_1_fu_168[5]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_24),
        .Q(win_val_2_1_fu_168[6]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_23),
        .Q(win_val_2_1_fu_168[7]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_22),
        .Q(win_val_2_1_fu_168[8]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_168_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_2_fu_1560),
        .D(linebuff_val_1_U_n_21),
        .Q(win_val_2_1_fu_168[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nonmax_suppression" *) 
module cv_ov5640_canny_edge_0_0_nonmax_suppression
   (nonmax_suppression_U0_gd_cols_V_read,
    Q,
    CO,
    E,
    mOutPtr110_out,
    \or_cond4_i_reg_887_pp0_iter2_reg_reg[0]_0 ,
    mOutPtr110_out_0,
    internal_empty_n_reg,
    \or_cond_i_reg_867_reg[0]_0 ,
    \tmp_2_reg_891_reg[13]_0 ,
    nonmax_suppression_U0_ap_ready,
    ap_clk,
    ret_V_1_fu_270_p2,
    ret_V_fu_260_p2,
    SS,
    suppressed_data_stre_full_n,
    grad_gd_data_stream_s_empty_n,
    hysteresis_U0_src_data_stream_V_read,
    suppressed_data_stre_empty_n,
    nonmax_suppression_U0_ap_start,
    \mOutPtr_reg[1] ,
    start_for_nonmax_suppression_U0_full_n,
    D,
    \cols_V_reg_797_reg[31]_0 ,
    \ret_V_2_reg_817_reg[32]_0 ,
    \tmp_4_i_reg_812_reg[32]_0 ,
    \element_gd_i_fu_132_reg[15]_0 ,
    ap_rst_n,
    grad_gd_rows_V_c_empty_n,
    grad_gd_cols_V_c_empty_n);
  output nonmax_suppression_U0_gd_cols_V_read;
  output [1:0]Q;
  output [0:0]CO;
  output [0:0]E;
  output mOutPtr110_out;
  output \or_cond4_i_reg_887_pp0_iter2_reg_reg[0]_0 ;
  output mOutPtr110_out_0;
  output internal_empty_n_reg;
  output [0:0]\or_cond_i_reg_867_reg[0]_0 ;
  output [13:0]\tmp_2_reg_891_reg[13]_0 ;
  output nonmax_suppression_U0_ap_ready;
  input ap_clk;
  input [32:0]ret_V_1_fu_270_p2;
  input [32:0]ret_V_fu_260_p2;
  input [0:0]SS;
  input suppressed_data_stre_full_n;
  input grad_gd_data_stream_s_empty_n;
  input hysteresis_U0_src_data_stream_V_read;
  input suppressed_data_stre_empty_n;
  input nonmax_suppression_U0_ap_start;
  input \mOutPtr_reg[1] ;
  input start_for_nonmax_suppression_U0_full_n;
  input [31:0]D;
  input [31:0]\cols_V_reg_797_reg[31]_0 ;
  input [31:0]\ret_V_2_reg_817_reg[32]_0 ;
  input [31:0]\tmp_4_i_reg_812_reg[32]_0 ;
  input [15:0]\element_gd_i_fu_132_reg[15]_0 ;
  input ap_rst_n;
  input grad_gd_rows_V_c_empty_n;
  input grad_gd_cols_V_c_empty_n;

  wire [0:0]CO;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SS;
  wire \ap_CS_fsm[2]_i_1__8_n_0 ;
  wire \ap_CS_fsm[3]_i_2__1_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_state7;
  wire [3:0]ap_NS_fsm;
  wire ap_block_pp0_stage0_subdone4_in;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter0_i_2__1_n_0;
  wire ap_enable_reg_pp0_iter1_i_1__4_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter2_i_1__1_n_0;
  wire ap_enable_reg_pp0_iter3_i_1__3_n_0;
  wire ap_enable_reg_pp0_iter3_reg_n_0;
  wire ap_rst_n;
  wire [31:0]cols_V_reg_797;
  wire [31:0]\cols_V_reg_797_reg[31]_0 ;
  wire [15:0]element_gd_i_fu_132;
  wire [15:0]\element_gd_i_fu_132_reg[15]_0 ;
  wire grad_gd_cols_V_c_empty_n;
  wire grad_gd_data_stream_s_empty_n;
  wire grad_gd_rows_V_c_empty_n;
  wire hysteresis_U0_src_data_stream_V_read;
  wire [31:0]i_V_fu_297_p2;
  wire [31:0]i_V_reg_826;
  wire \i_V_reg_826_reg[12]_i_1_n_0 ;
  wire \i_V_reg_826_reg[12]_i_1_n_1 ;
  wire \i_V_reg_826_reg[12]_i_1_n_2 ;
  wire \i_V_reg_826_reg[12]_i_1_n_3 ;
  wire \i_V_reg_826_reg[16]_i_1_n_0 ;
  wire \i_V_reg_826_reg[16]_i_1_n_1 ;
  wire \i_V_reg_826_reg[16]_i_1_n_2 ;
  wire \i_V_reg_826_reg[16]_i_1_n_3 ;
  wire \i_V_reg_826_reg[20]_i_1_n_0 ;
  wire \i_V_reg_826_reg[20]_i_1_n_1 ;
  wire \i_V_reg_826_reg[20]_i_1_n_2 ;
  wire \i_V_reg_826_reg[20]_i_1_n_3 ;
  wire \i_V_reg_826_reg[24]_i_1_n_0 ;
  wire \i_V_reg_826_reg[24]_i_1_n_1 ;
  wire \i_V_reg_826_reg[24]_i_1_n_2 ;
  wire \i_V_reg_826_reg[24]_i_1_n_3 ;
  wire \i_V_reg_826_reg[28]_i_1_n_0 ;
  wire \i_V_reg_826_reg[28]_i_1_n_1 ;
  wire \i_V_reg_826_reg[28]_i_1_n_2 ;
  wire \i_V_reg_826_reg[28]_i_1_n_3 ;
  wire \i_V_reg_826_reg[31]_i_1_n_2 ;
  wire \i_V_reg_826_reg[31]_i_1_n_3 ;
  wire \i_V_reg_826_reg[4]_i_1_n_0 ;
  wire \i_V_reg_826_reg[4]_i_1_n_1 ;
  wire \i_V_reg_826_reg[4]_i_1_n_2 ;
  wire \i_V_reg_826_reg[4]_i_1_n_3 ;
  wire \i_V_reg_826_reg[8]_i_1_n_0 ;
  wire \i_V_reg_826_reg[8]_i_1_n_1 ;
  wire \i_V_reg_826_reg[8]_i_1_n_2 ;
  wire \i_V_reg_826_reg[8]_i_1_n_3 ;
  wire \icmp_reg_836[0]_i_1_n_0 ;
  wire \icmp_reg_836[0]_i_2_n_0 ;
  wire \icmp_reg_836_reg_n_0_[0] ;
  wire internal_empty_n_reg;
  wire \j_V_reg_855[0]_i_2_n_0 ;
  wire \j_V_reg_855[0]_i_3_n_0 ;
  wire \j_V_reg_855[0]_i_4_n_0 ;
  wire \j_V_reg_855[0]_i_5_n_0 ;
  wire \j_V_reg_855[12]_i_2_n_0 ;
  wire \j_V_reg_855[12]_i_3_n_0 ;
  wire \j_V_reg_855[12]_i_4_n_0 ;
  wire \j_V_reg_855[12]_i_5_n_0 ;
  wire \j_V_reg_855[16]_i_2_n_0 ;
  wire \j_V_reg_855[16]_i_3_n_0 ;
  wire \j_V_reg_855[16]_i_4_n_0 ;
  wire \j_V_reg_855[16]_i_5_n_0 ;
  wire \j_V_reg_855[20]_i_2_n_0 ;
  wire \j_V_reg_855[20]_i_3_n_0 ;
  wire \j_V_reg_855[20]_i_4_n_0 ;
  wire \j_V_reg_855[20]_i_5_n_0 ;
  wire \j_V_reg_855[24]_i_2_n_0 ;
  wire \j_V_reg_855[24]_i_3_n_0 ;
  wire \j_V_reg_855[24]_i_4_n_0 ;
  wire \j_V_reg_855[24]_i_5_n_0 ;
  wire \j_V_reg_855[28]_i_2_n_0 ;
  wire \j_V_reg_855[28]_i_3_n_0 ;
  wire \j_V_reg_855[28]_i_4_n_0 ;
  wire \j_V_reg_855[28]_i_5_n_0 ;
  wire \j_V_reg_855[4]_i_2_n_0 ;
  wire \j_V_reg_855[4]_i_3_n_0 ;
  wire \j_V_reg_855[4]_i_4_n_0 ;
  wire \j_V_reg_855[4]_i_5_n_0 ;
  wire \j_V_reg_855[8]_i_2_n_0 ;
  wire \j_V_reg_855[8]_i_3_n_0 ;
  wire \j_V_reg_855[8]_i_4_n_0 ;
  wire \j_V_reg_855[8]_i_5_n_0 ;
  wire [31:0]j_V_reg_855_reg;
  wire \j_V_reg_855_reg[0]_i_1_n_0 ;
  wire \j_V_reg_855_reg[0]_i_1_n_1 ;
  wire \j_V_reg_855_reg[0]_i_1_n_2 ;
  wire \j_V_reg_855_reg[0]_i_1_n_3 ;
  wire \j_V_reg_855_reg[0]_i_1_n_4 ;
  wire \j_V_reg_855_reg[0]_i_1_n_5 ;
  wire \j_V_reg_855_reg[0]_i_1_n_6 ;
  wire \j_V_reg_855_reg[0]_i_1_n_7 ;
  wire \j_V_reg_855_reg[12]_i_1_n_0 ;
  wire \j_V_reg_855_reg[12]_i_1_n_1 ;
  wire \j_V_reg_855_reg[12]_i_1_n_2 ;
  wire \j_V_reg_855_reg[12]_i_1_n_3 ;
  wire \j_V_reg_855_reg[12]_i_1_n_4 ;
  wire \j_V_reg_855_reg[12]_i_1_n_5 ;
  wire \j_V_reg_855_reg[12]_i_1_n_6 ;
  wire \j_V_reg_855_reg[12]_i_1_n_7 ;
  wire \j_V_reg_855_reg[16]_i_1_n_0 ;
  wire \j_V_reg_855_reg[16]_i_1_n_1 ;
  wire \j_V_reg_855_reg[16]_i_1_n_2 ;
  wire \j_V_reg_855_reg[16]_i_1_n_3 ;
  wire \j_V_reg_855_reg[16]_i_1_n_4 ;
  wire \j_V_reg_855_reg[16]_i_1_n_5 ;
  wire \j_V_reg_855_reg[16]_i_1_n_6 ;
  wire \j_V_reg_855_reg[16]_i_1_n_7 ;
  wire \j_V_reg_855_reg[20]_i_1_n_0 ;
  wire \j_V_reg_855_reg[20]_i_1_n_1 ;
  wire \j_V_reg_855_reg[20]_i_1_n_2 ;
  wire \j_V_reg_855_reg[20]_i_1_n_3 ;
  wire \j_V_reg_855_reg[20]_i_1_n_4 ;
  wire \j_V_reg_855_reg[20]_i_1_n_5 ;
  wire \j_V_reg_855_reg[20]_i_1_n_6 ;
  wire \j_V_reg_855_reg[20]_i_1_n_7 ;
  wire \j_V_reg_855_reg[24]_i_1_n_0 ;
  wire \j_V_reg_855_reg[24]_i_1_n_1 ;
  wire \j_V_reg_855_reg[24]_i_1_n_2 ;
  wire \j_V_reg_855_reg[24]_i_1_n_3 ;
  wire \j_V_reg_855_reg[24]_i_1_n_4 ;
  wire \j_V_reg_855_reg[24]_i_1_n_5 ;
  wire \j_V_reg_855_reg[24]_i_1_n_6 ;
  wire \j_V_reg_855_reg[24]_i_1_n_7 ;
  wire \j_V_reg_855_reg[28]_i_1_n_1 ;
  wire \j_V_reg_855_reg[28]_i_1_n_2 ;
  wire \j_V_reg_855_reg[28]_i_1_n_3 ;
  wire \j_V_reg_855_reg[28]_i_1_n_4 ;
  wire \j_V_reg_855_reg[28]_i_1_n_5 ;
  wire \j_V_reg_855_reg[28]_i_1_n_6 ;
  wire \j_V_reg_855_reg[28]_i_1_n_7 ;
  wire \j_V_reg_855_reg[4]_i_1_n_0 ;
  wire \j_V_reg_855_reg[4]_i_1_n_1 ;
  wire \j_V_reg_855_reg[4]_i_1_n_2 ;
  wire \j_V_reg_855_reg[4]_i_1_n_3 ;
  wire \j_V_reg_855_reg[4]_i_1_n_4 ;
  wire \j_V_reg_855_reg[4]_i_1_n_5 ;
  wire \j_V_reg_855_reg[4]_i_1_n_6 ;
  wire \j_V_reg_855_reg[4]_i_1_n_7 ;
  wire \j_V_reg_855_reg[8]_i_1_n_0 ;
  wire \j_V_reg_855_reg[8]_i_1_n_1 ;
  wire \j_V_reg_855_reg[8]_i_1_n_2 ;
  wire \j_V_reg_855_reg[8]_i_1_n_3 ;
  wire \j_V_reg_855_reg[8]_i_1_n_4 ;
  wire \j_V_reg_855_reg[8]_i_1_n_5 ;
  wire \j_V_reg_855_reg[8]_i_1_n_6 ;
  wire \j_V_reg_855_reg[8]_i_1_n_7 ;
  wire linebuff_val_0_ce0;
  wire [15:0]linebuff_val_0_q0;
  wire linebuff_val_1_U_n_14;
  wire [10:0]linebuff_val_1_addr_reg_871;
  wire linebuff_val_1_addr_reg_8710;
  wire linebuff_val_1_we1;
  wire mOutPtr110_out;
  wire mOutPtr110_out_0;
  wire \mOutPtr_reg[1] ;
  wire nonmax_suppression_U0_ap_ready;
  wire nonmax_suppression_U0_ap_start;
  wire nonmax_suppression_U0_gd_cols_V_read;
  wire or_cond4_i_fu_377_p2;
  wire or_cond4_i_reg_887;
  wire or_cond4_i_reg_8870;
  wire \or_cond4_i_reg_887[0]_i_10_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_11_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_12_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_13_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_14_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_15_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_16_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_17_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_18_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_19_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_20_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_21_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_22_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_23_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_24_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_25_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_26_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_2_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_3_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_4_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_5_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_6_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_7_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_8_n_0 ;
  wire \or_cond4_i_reg_887[0]_i_9_n_0 ;
  wire or_cond4_i_reg_887_pp0_iter1_reg;
  wire or_cond4_i_reg_887_pp0_iter2_reg;
  wire \or_cond4_i_reg_887_pp0_iter2_reg[0]_i_1_n_0 ;
  wire \or_cond4_i_reg_887_pp0_iter2_reg_reg[0]_0 ;
  wire or_cond_i_fu_355_p2;
  wire or_cond_i_reg_867;
  wire or_cond_i_reg_867_pp0_iter1_reg;
  wire [0:0]\or_cond_i_reg_867_reg[0]_0 ;
  wire [13:0]out_pixel_val_2_cast_fu_458_p4;
  wire [10:0]p_0_in;
  wire p_8_in;
  wire [32:0]ret_V_1_fu_270_p2;
  wire [32:0]ret_V_1_reg_807;
  wire [32:1]ret_V_2_reg_817;
  wire [31:0]\ret_V_2_reg_817_reg[32]_0 ;
  wire [32:0]ret_V_fu_260_p2;
  wire [32:0]ret_V_reg_802;
  wire [31:0]rows_V_reg_792;
  wire [30:10]sel0;
  wire [30:0]sel0__0;
  wire start_for_nonmax_suppression_U0_full_n;
  wire suppressed_data_stre_empty_n;
  wire suppressed_data_stre_full_n;
  wire t_V_1_reg_2440;
  wire \t_V_1_reg_244[31]_i_10_n_0 ;
  wire \t_V_1_reg_244[31]_i_11_n_0 ;
  wire \t_V_1_reg_244[31]_i_12_n_0 ;
  wire \t_V_1_reg_244[31]_i_13_n_0 ;
  wire \t_V_1_reg_244[31]_i_14_n_0 ;
  wire \t_V_1_reg_244[31]_i_16_n_0 ;
  wire \t_V_1_reg_244[31]_i_17_n_0 ;
  wire \t_V_1_reg_244[31]_i_18_n_0 ;
  wire \t_V_1_reg_244[31]_i_19_n_0 ;
  wire \t_V_1_reg_244[31]_i_1_n_0 ;
  wire \t_V_1_reg_244[31]_i_20_n_0 ;
  wire \t_V_1_reg_244[31]_i_21_n_0 ;
  wire \t_V_1_reg_244[31]_i_22_n_0 ;
  wire \t_V_1_reg_244[31]_i_23_n_0 ;
  wire \t_V_1_reg_244[31]_i_25_n_0 ;
  wire \t_V_1_reg_244[31]_i_26_n_0 ;
  wire \t_V_1_reg_244[31]_i_27_n_0 ;
  wire \t_V_1_reg_244[31]_i_28_n_0 ;
  wire \t_V_1_reg_244[31]_i_29_n_0 ;
  wire \t_V_1_reg_244[31]_i_30_n_0 ;
  wire \t_V_1_reg_244[31]_i_31_n_0 ;
  wire \t_V_1_reg_244[31]_i_32_n_0 ;
  wire \t_V_1_reg_244[31]_i_33_n_0 ;
  wire \t_V_1_reg_244[31]_i_34_n_0 ;
  wire \t_V_1_reg_244[31]_i_35_n_0 ;
  wire \t_V_1_reg_244[31]_i_36_n_0 ;
  wire \t_V_1_reg_244[31]_i_37_n_0 ;
  wire \t_V_1_reg_244[31]_i_38_n_0 ;
  wire \t_V_1_reg_244[31]_i_39_n_0 ;
  wire \t_V_1_reg_244[31]_i_40_n_0 ;
  wire \t_V_1_reg_244[31]_i_5_n_0 ;
  wire \t_V_1_reg_244[31]_i_7_n_0 ;
  wire \t_V_1_reg_244[31]_i_8_n_0 ;
  wire \t_V_1_reg_244[31]_i_9_n_0 ;
  wire \t_V_1_reg_244_pp0_iter1_reg_reg_n_0_[0] ;
  wire \t_V_1_reg_244_reg[31]_i_15_n_0 ;
  wire \t_V_1_reg_244_reg[31]_i_15_n_1 ;
  wire \t_V_1_reg_244_reg[31]_i_15_n_2 ;
  wire \t_V_1_reg_244_reg[31]_i_15_n_3 ;
  wire \t_V_1_reg_244_reg[31]_i_24_n_0 ;
  wire \t_V_1_reg_244_reg[31]_i_24_n_1 ;
  wire \t_V_1_reg_244_reg[31]_i_24_n_2 ;
  wire \t_V_1_reg_244_reg[31]_i_24_n_3 ;
  wire \t_V_1_reg_244_reg[31]_i_4_n_0 ;
  wire \t_V_1_reg_244_reg[31]_i_4_n_1 ;
  wire \t_V_1_reg_244_reg[31]_i_4_n_2 ;
  wire \t_V_1_reg_244_reg[31]_i_4_n_3 ;
  wire \t_V_1_reg_244_reg[31]_i_6_n_0 ;
  wire \t_V_1_reg_244_reg[31]_i_6_n_1 ;
  wire \t_V_1_reg_244_reg[31]_i_6_n_2 ;
  wire \t_V_1_reg_244_reg[31]_i_6_n_3 ;
  wire \t_V_1_reg_244_reg_n_0_[0] ;
  wire \t_V_1_reg_244_reg_n_0_[10] ;
  wire \t_V_1_reg_244_reg_n_0_[11] ;
  wire \t_V_1_reg_244_reg_n_0_[12] ;
  wire \t_V_1_reg_244_reg_n_0_[13] ;
  wire \t_V_1_reg_244_reg_n_0_[14] ;
  wire \t_V_1_reg_244_reg_n_0_[15] ;
  wire \t_V_1_reg_244_reg_n_0_[16] ;
  wire \t_V_1_reg_244_reg_n_0_[17] ;
  wire \t_V_1_reg_244_reg_n_0_[18] ;
  wire \t_V_1_reg_244_reg_n_0_[19] ;
  wire \t_V_1_reg_244_reg_n_0_[1] ;
  wire \t_V_1_reg_244_reg_n_0_[20] ;
  wire \t_V_1_reg_244_reg_n_0_[21] ;
  wire \t_V_1_reg_244_reg_n_0_[22] ;
  wire \t_V_1_reg_244_reg_n_0_[23] ;
  wire \t_V_1_reg_244_reg_n_0_[24] ;
  wire \t_V_1_reg_244_reg_n_0_[25] ;
  wire \t_V_1_reg_244_reg_n_0_[26] ;
  wire \t_V_1_reg_244_reg_n_0_[27] ;
  wire \t_V_1_reg_244_reg_n_0_[28] ;
  wire \t_V_1_reg_244_reg_n_0_[29] ;
  wire \t_V_1_reg_244_reg_n_0_[2] ;
  wire \t_V_1_reg_244_reg_n_0_[30] ;
  wire \t_V_1_reg_244_reg_n_0_[31] ;
  wire \t_V_1_reg_244_reg_n_0_[3] ;
  wire \t_V_1_reg_244_reg_n_0_[4] ;
  wire \t_V_1_reg_244_reg_n_0_[5] ;
  wire \t_V_1_reg_244_reg_n_0_[6] ;
  wire \t_V_1_reg_244_reg_n_0_[7] ;
  wire \t_V_1_reg_244_reg_n_0_[8] ;
  wire \t_V_1_reg_244_reg_n_0_[9] ;
  wire t_V_reg_233;
  wire \t_V_reg_233_reg_n_0_[0] ;
  wire [15:0]tmp0_i_fu_128;
  wire tmp_16_i_fu_366_p2;
  wire tmp_16_i_reg_882;
  wire \tmp_16_i_reg_882[0]_i_10_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_11_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_12_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_14_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_15_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_16_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_17_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_18_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_19_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_20_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_21_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_23_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_24_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_25_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_26_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_27_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_28_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_29_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_30_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_31_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_32_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_33_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_34_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_35_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_36_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_37_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_38_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_3_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_5_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_6_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_7_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_8_n_0 ;
  wire \tmp_16_i_reg_882[0]_i_9_n_0 ;
  wire tmp_16_i_reg_882_pp0_iter1_reg;
  wire \tmp_16_i_reg_882_reg[0]_i_13_n_0 ;
  wire \tmp_16_i_reg_882_reg[0]_i_13_n_1 ;
  wire \tmp_16_i_reg_882_reg[0]_i_13_n_2 ;
  wire \tmp_16_i_reg_882_reg[0]_i_13_n_3 ;
  wire \tmp_16_i_reg_882_reg[0]_i_22_n_0 ;
  wire \tmp_16_i_reg_882_reg[0]_i_22_n_1 ;
  wire \tmp_16_i_reg_882_reg[0]_i_22_n_2 ;
  wire \tmp_16_i_reg_882_reg[0]_i_22_n_3 ;
  wire \tmp_16_i_reg_882_reg[0]_i_2_n_0 ;
  wire \tmp_16_i_reg_882_reg[0]_i_2_n_1 ;
  wire \tmp_16_i_reg_882_reg[0]_i_2_n_2 ;
  wire \tmp_16_i_reg_882_reg[0]_i_2_n_3 ;
  wire \tmp_16_i_reg_882_reg[0]_i_4_n_0 ;
  wire \tmp_16_i_reg_882_reg[0]_i_4_n_1 ;
  wire \tmp_16_i_reg_882_reg[0]_i_4_n_2 ;
  wire \tmp_16_i_reg_882_reg[0]_i_4_n_3 ;
  wire [9:0]tmp_18_fu_468_p4;
  wire tmp_21_i_fu_663_p2;
  wire tmp_2_i_fu_339_p2;
  wire tmp_2_i_reg_851;
  wire \tmp_2_i_reg_851[0]_i_10_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_11_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_12_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_13_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_15_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_16_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_17_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_18_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_19_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_20_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_21_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_22_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_24_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_25_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_26_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_27_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_28_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_29_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_30_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_31_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_32_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_33_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_34_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_35_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_36_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_37_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_38_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_39_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_4_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_6_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_7_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_8_n_0 ;
  wire \tmp_2_i_reg_851[0]_i_9_n_0 ;
  wire tmp_2_i_reg_851_pp0_iter1_reg;
  wire \tmp_2_i_reg_851_reg[0]_i_14_n_0 ;
  wire \tmp_2_i_reg_851_reg[0]_i_14_n_1 ;
  wire \tmp_2_i_reg_851_reg[0]_i_14_n_2 ;
  wire \tmp_2_i_reg_851_reg[0]_i_14_n_3 ;
  wire \tmp_2_i_reg_851_reg[0]_i_23_n_0 ;
  wire \tmp_2_i_reg_851_reg[0]_i_23_n_1 ;
  wire \tmp_2_i_reg_851_reg[0]_i_23_n_2 ;
  wire \tmp_2_i_reg_851_reg[0]_i_23_n_3 ;
  wire \tmp_2_i_reg_851_reg[0]_i_3_n_0 ;
  wire \tmp_2_i_reg_851_reg[0]_i_3_n_1 ;
  wire \tmp_2_i_reg_851_reg[0]_i_3_n_2 ;
  wire \tmp_2_i_reg_851_reg[0]_i_3_n_3 ;
  wire \tmp_2_i_reg_851_reg[0]_i_5_n_0 ;
  wire \tmp_2_i_reg_851_reg[0]_i_5_n_1 ;
  wire \tmp_2_i_reg_851_reg[0]_i_5_n_2 ;
  wire \tmp_2_i_reg_851_reg[0]_i_5_n_3 ;
  wire tmp_2_reg_891;
  wire \tmp_2_reg_891[13]_i_10_n_0 ;
  wire \tmp_2_reg_891[13]_i_11_n_0 ;
  wire \tmp_2_reg_891[13]_i_12_n_0 ;
  wire \tmp_2_reg_891[13]_i_21_n_0 ;
  wire \tmp_2_reg_891[13]_i_22_n_0 ;
  wire \tmp_2_reg_891[13]_i_23_n_0 ;
  wire \tmp_2_reg_891[13]_i_24_n_0 ;
  wire \tmp_2_reg_891[13]_i_25_n_0 ;
  wire \tmp_2_reg_891[13]_i_26_n_0 ;
  wire \tmp_2_reg_891[13]_i_27_n_0 ;
  wire \tmp_2_reg_891[13]_i_42_n_0 ;
  wire \tmp_2_reg_891[13]_i_43_n_0 ;
  wire \tmp_2_reg_891[13]_i_44_n_0 ;
  wire \tmp_2_reg_891[13]_i_45_n_0 ;
  wire \tmp_2_reg_891[13]_i_46_n_0 ;
  wire \tmp_2_reg_891[13]_i_47_n_0 ;
  wire \tmp_2_reg_891[13]_i_48_n_0 ;
  wire \tmp_2_reg_891[13]_i_49_n_0 ;
  wire \tmp_2_reg_891[13]_i_4_n_0 ;
  wire \tmp_2_reg_891[13]_i_50_n_0 ;
  wire \tmp_2_reg_891[13]_i_51_n_0 ;
  wire \tmp_2_reg_891[13]_i_52_n_0 ;
  wire \tmp_2_reg_891[13]_i_53_n_0 ;
  wire \tmp_2_reg_891[13]_i_54_n_0 ;
  wire \tmp_2_reg_891[13]_i_55_n_0 ;
  wire \tmp_2_reg_891[13]_i_5_n_0 ;
  wire \tmp_2_reg_891[13]_i_64_n_0 ;
  wire \tmp_2_reg_891[13]_i_65_n_0 ;
  wire \tmp_2_reg_891[13]_i_66_n_0 ;
  wire \tmp_2_reg_891[13]_i_67_n_0 ;
  wire \tmp_2_reg_891[13]_i_68_n_0 ;
  wire \tmp_2_reg_891[13]_i_69_n_0 ;
  wire \tmp_2_reg_891[13]_i_70_n_0 ;
  wire \tmp_2_reg_891[13]_i_71_n_0 ;
  wire \tmp_2_reg_891[13]_i_8_n_0 ;
  wire \tmp_2_reg_891[13]_i_9_n_0 ;
  wire [13:0]\tmp_2_reg_891_reg[13]_0 ;
  wire \tmp_2_reg_891_reg[13]_i_20_n_0 ;
  wire \tmp_2_reg_891_reg[13]_i_20_n_1 ;
  wire \tmp_2_reg_891_reg[13]_i_20_n_2 ;
  wire \tmp_2_reg_891_reg[13]_i_20_n_3 ;
  wire \tmp_2_reg_891_reg[13]_i_7_n_2 ;
  wire \tmp_2_reg_891_reg[13]_i_7_n_3 ;
  wire tmp_3_i_fu_350_p2;
  wire tmp_3_i_reg_860;
  wire \tmp_3_i_reg_860[0]_i_10_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_12_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_13_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_14_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_15_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_16_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_17_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_18_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_19_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_20_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_21_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_23_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_24_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_25_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_26_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_27_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_28_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_29_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_30_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_31_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_32_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_33_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_34_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_35_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_36_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_37_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_38_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_39_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_3_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_40_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_41_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_4_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_5_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_6_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_7_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_8_n_0 ;
  wire \tmp_3_i_reg_860[0]_i_9_n_0 ;
  wire tmp_3_i_reg_860_pp0_iter1_reg;
  wire \tmp_3_i_reg_860_reg[0]_i_11_n_0 ;
  wire \tmp_3_i_reg_860_reg[0]_i_11_n_1 ;
  wire \tmp_3_i_reg_860_reg[0]_i_11_n_2 ;
  wire \tmp_3_i_reg_860_reg[0]_i_11_n_3 ;
  wire \tmp_3_i_reg_860_reg[0]_i_1_n_1 ;
  wire \tmp_3_i_reg_860_reg[0]_i_1_n_2 ;
  wire \tmp_3_i_reg_860_reg[0]_i_1_n_3 ;
  wire \tmp_3_i_reg_860_reg[0]_i_22_n_0 ;
  wire \tmp_3_i_reg_860_reg[0]_i_22_n_1 ;
  wire \tmp_3_i_reg_860_reg[0]_i_22_n_2 ;
  wire \tmp_3_i_reg_860_reg[0]_i_22_n_3 ;
  wire \tmp_3_i_reg_860_reg[0]_i_2_n_0 ;
  wire \tmp_3_i_reg_860_reg[0]_i_2_n_1 ;
  wire \tmp_3_i_reg_860_reg[0]_i_2_n_2 ;
  wire \tmp_3_i_reg_860_reg[0]_i_2_n_3 ;
  wire [32:1]tmp_4_i_reg_812;
  wire [31:0]\tmp_4_i_reg_812_reg[32]_0 ;
  wire tmp_7_i_fu_303_p2;
  wire tmp_7_i_reg_831;
  wire \tmp_7_i_reg_831[0]_i_10_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_11_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_13_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_14_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_15_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_16_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_17_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_18_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_19_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_1_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_20_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_22_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_23_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_24_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_25_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_26_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_27_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_28_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_29_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_30_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_31_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_32_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_33_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_34_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_35_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_36_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_37_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_4_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_5_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_6_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_7_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_8_n_0 ;
  wire \tmp_7_i_reg_831[0]_i_9_n_0 ;
  wire \tmp_7_i_reg_831_reg[0]_i_12_n_0 ;
  wire \tmp_7_i_reg_831_reg[0]_i_12_n_1 ;
  wire \tmp_7_i_reg_831_reg[0]_i_12_n_2 ;
  wire \tmp_7_i_reg_831_reg[0]_i_12_n_3 ;
  wire \tmp_7_i_reg_831_reg[0]_i_21_n_0 ;
  wire \tmp_7_i_reg_831_reg[0]_i_21_n_1 ;
  wire \tmp_7_i_reg_831_reg[0]_i_21_n_2 ;
  wire \tmp_7_i_reg_831_reg[0]_i_21_n_3 ;
  wire \tmp_7_i_reg_831_reg[0]_i_2_n_1 ;
  wire \tmp_7_i_reg_831_reg[0]_i_2_n_2 ;
  wire \tmp_7_i_reg_831_reg[0]_i_2_n_3 ;
  wire \tmp_7_i_reg_831_reg[0]_i_3_n_0 ;
  wire \tmp_7_i_reg_831_reg[0]_i_3_n_1 ;
  wire \tmp_7_i_reg_831_reg[0]_i_3_n_2 ;
  wire \tmp_7_i_reg_831_reg[0]_i_3_n_3 ;
  wire \tmp_9_i_reg_841[0]_i_1_n_0 ;
  wire \tmp_9_i_reg_841[0]_i_2_n_0 ;
  wire \tmp_9_i_reg_841[0]_i_3_n_0 ;
  wire \tmp_9_i_reg_841[0]_i_4_n_0 ;
  wire \tmp_9_i_reg_841[0]_i_5_n_0 ;
  wire \tmp_9_i_reg_841[0]_i_6_n_0 ;
  wire \tmp_9_i_reg_841[0]_i_7_n_0 ;
  wire \tmp_9_i_reg_841[0]_i_8_n_0 ;
  wire \tmp_9_i_reg_841[0]_i_9_n_0 ;
  wire \tmp_9_i_reg_841_reg_n_0_[0] ;
  wire tmp_i_fu_330_p2;
  wire tmp_i_reg_846;
  wire \tmp_i_reg_846[0]_i_10_n_0 ;
  wire \tmp_i_reg_846[0]_i_11_n_0 ;
  wire \tmp_i_reg_846[0]_i_12_n_0 ;
  wire \tmp_i_reg_846[0]_i_13_n_0 ;
  wire \tmp_i_reg_846[0]_i_15_n_0 ;
  wire \tmp_i_reg_846[0]_i_16_n_0 ;
  wire \tmp_i_reg_846[0]_i_17_n_0 ;
  wire \tmp_i_reg_846[0]_i_18_n_0 ;
  wire \tmp_i_reg_846[0]_i_19_n_0 ;
  wire \tmp_i_reg_846[0]_i_1_n_0 ;
  wire \tmp_i_reg_846[0]_i_20_n_0 ;
  wire \tmp_i_reg_846[0]_i_21_n_0 ;
  wire \tmp_i_reg_846[0]_i_22_n_0 ;
  wire \tmp_i_reg_846[0]_i_24_n_0 ;
  wire \tmp_i_reg_846[0]_i_25_n_0 ;
  wire \tmp_i_reg_846[0]_i_26_n_0 ;
  wire \tmp_i_reg_846[0]_i_27_n_0 ;
  wire \tmp_i_reg_846[0]_i_28_n_0 ;
  wire \tmp_i_reg_846[0]_i_29_n_0 ;
  wire \tmp_i_reg_846[0]_i_30_n_0 ;
  wire \tmp_i_reg_846[0]_i_31_n_0 ;
  wire \tmp_i_reg_846[0]_i_32_n_0 ;
  wire \tmp_i_reg_846[0]_i_33_n_0 ;
  wire \tmp_i_reg_846[0]_i_34_n_0 ;
  wire \tmp_i_reg_846[0]_i_35_n_0 ;
  wire \tmp_i_reg_846[0]_i_36_n_0 ;
  wire \tmp_i_reg_846[0]_i_37_n_0 ;
  wire \tmp_i_reg_846[0]_i_38_n_0 ;
  wire \tmp_i_reg_846[0]_i_39_n_0 ;
  wire \tmp_i_reg_846[0]_i_4_n_0 ;
  wire \tmp_i_reg_846[0]_i_6_n_0 ;
  wire \tmp_i_reg_846[0]_i_7_n_0 ;
  wire \tmp_i_reg_846[0]_i_8_n_0 ;
  wire \tmp_i_reg_846[0]_i_9_n_0 ;
  wire \tmp_i_reg_846_reg[0]_i_14_n_0 ;
  wire \tmp_i_reg_846_reg[0]_i_14_n_1 ;
  wire \tmp_i_reg_846_reg[0]_i_14_n_2 ;
  wire \tmp_i_reg_846_reg[0]_i_14_n_3 ;
  wire \tmp_i_reg_846_reg[0]_i_23_n_0 ;
  wire \tmp_i_reg_846_reg[0]_i_23_n_1 ;
  wire \tmp_i_reg_846_reg[0]_i_23_n_2 ;
  wire \tmp_i_reg_846_reg[0]_i_23_n_3 ;
  wire \tmp_i_reg_846_reg[0]_i_3_n_0 ;
  wire \tmp_i_reg_846_reg[0]_i_3_n_1 ;
  wire \tmp_i_reg_846_reg[0]_i_3_n_2 ;
  wire \tmp_i_reg_846_reg[0]_i_3_n_3 ;
  wire \tmp_i_reg_846_reg[0]_i_5_n_0 ;
  wire \tmp_i_reg_846_reg[0]_i_5_n_1 ;
  wire \tmp_i_reg_846_reg[0]_i_5_n_2 ;
  wire \tmp_i_reg_846_reg[0]_i_5_n_3 ;
  wire [15:2]win_val_0_0_0_win_va_fu_447_p3;
  wire [15:2]win_val_0_1_1_fu_140;
  wire win_val_0_1_1_fu_1400;
  wire [15:2]win_val_0_1_fu_136;
  wire [15:0]win_val_1_0_0_win_va_fu_440_p3;
  wire [15:2]win_val_1_1_1_fu_148;
  wire \win_val_1_1_fu_144_reg_n_0_[0] ;
  wire \win_val_1_1_fu_144_reg_n_0_[1] ;
  wire [15:2]win_val_2_0_0_win_va_fu_433_p3;
  wire [15:2]win_val_2_1_1_fu_156;
  wire [15:2]win_val_2_1_fu_152;
  wire [3:2]\NLW_i_V_reg_826_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_i_V_reg_826_reg[31]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_j_V_reg_855_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_244_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_244_reg[31]_i_24_O_UNCONNECTED ;
  wire [3:1]\NLW_t_V_1_reg_244_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_244_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_244_reg[31]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_t_V_1_reg_244_reg[31]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_16_i_reg_882_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_i_reg_882_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_i_reg_882_reg[0]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_i_reg_882_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_i_reg_882_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_16_i_reg_882_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_reg_851_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_2_i_reg_851_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_reg_851_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_reg_851_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_reg_851_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_i_reg_851_reg[0]_i_5_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_891_reg[13]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_2_reg_891_reg[13]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_891_reg[13]_i_7_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_i_reg_860_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_i_reg_860_reg[0]_i_11_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_i_reg_860_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_3_i_reg_860_reg[0]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_i_reg_831_reg[0]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_i_reg_831_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_i_reg_831_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_7_i_reg_831_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_reg_846_reg[0]_i_14_O_UNCONNECTED ;
  wire [3:1]\NLW_tmp_i_reg_846_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_reg_846_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_reg_846_reg[0]_i_23_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_reg_846_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_tmp_i_reg_846_reg[0]_i_5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000008AAA0000)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(suppressed_data_stre_full_n),
        .I1(grad_gd_data_stream_s_empty_n),
        .I2(or_cond_i_reg_867),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(or_cond4_i_reg_887_pp0_iter2_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h4FFFFFFF44444444)) 
    \ap_CS_fsm[0]_i_1__5 
       (.I0(CO),
        .I1(Q[1]),
        .I2(nonmax_suppression_U0_ap_start),
        .I3(grad_gd_rows_V_c_empty_n),
        .I4(grad_gd_cols_V_c_empty_n),
        .I5(Q[0]),
        .O(ap_NS_fsm[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[1]_i_1__5 
       (.I0(ap_CS_fsm_state7),
        .I1(nonmax_suppression_U0_gd_cols_V_read),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT4 #(
    .INIT(16'hF444)) 
    \ap_CS_fsm[2]_i_1__8 
       (.I0(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(Q[1]),
        .I3(CO),
        .O(\ap_CS_fsm[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[3]_i_1__5 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(\ap_CS_fsm[3]_i_2__1_n_0 ),
        .O(ap_NS_fsm[3]));
  LUT6 #(
    .INIT(64'h0000000004FF0404)) 
    \ap_CS_fsm[3]_i_2__1 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(tmp_2_i_fu_339_p2),
        .I3(ap_enable_reg_pp0_iter2),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(linebuff_val_1_U_n_14),
        .O(\ap_CS_fsm[3]_i_2__1_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__8_n_0 ),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(SS));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state7),
        .R(SS));
  LUT6 #(
    .INIT(64'hEEE0E0E000000000)) 
    ap_enable_reg_pp0_iter0_i_1__4
       (.I0(ap_enable_reg_pp0_iter0_i_2__1_n_0),
        .I1(tmp_2_i_fu_339_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(Q[1]),
        .I4(CO),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    ap_enable_reg_pp0_iter0_i_2__1
       (.I0(linebuff_val_1_U_n_14),
        .I1(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h88A08800)) 
    ap_enable_reg_pp0_iter1_i_1__4
       (.I0(ap_rst_n),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(linebuff_val_1_U_n_14),
        .I4(tmp_2_i_fu_339_p2),
        .O(ap_enable_reg_pp0_iter1_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__4_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp0_iter2_i_1__1
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(ap_enable_reg_pp0_iter2),
        .O(ap_enable_reg_pp0_iter2_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter2_i_1__1_n_0),
        .Q(ap_enable_reg_pp0_iter2),
        .R(SS));
  LUT6 #(
    .INIT(64'h70FF700000000000)) 
    ap_enable_reg_pp0_iter3_i_1__3
       (.I0(CO),
        .I1(Q[1]),
        .I2(ap_enable_reg_pp0_iter3_reg_n_0),
        .I3(linebuff_val_1_U_n_14),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter3_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter3_i_1__3_n_0),
        .Q(ap_enable_reg_pp0_iter3_reg_n_0),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[0] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [0]),
        .Q(cols_V_reg_797[0]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[10] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [10]),
        .Q(cols_V_reg_797[10]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[11] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [11]),
        .Q(cols_V_reg_797[11]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[12] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [12]),
        .Q(cols_V_reg_797[12]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[13] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [13]),
        .Q(cols_V_reg_797[13]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[14] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [14]),
        .Q(cols_V_reg_797[14]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[15] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [15]),
        .Q(cols_V_reg_797[15]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[16] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [16]),
        .Q(cols_V_reg_797[16]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[17] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [17]),
        .Q(cols_V_reg_797[17]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[18] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [18]),
        .Q(cols_V_reg_797[18]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[19] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [19]),
        .Q(cols_V_reg_797[19]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[1] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [1]),
        .Q(cols_V_reg_797[1]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[20] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [20]),
        .Q(cols_V_reg_797[20]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[21] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [21]),
        .Q(cols_V_reg_797[21]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[22] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [22]),
        .Q(cols_V_reg_797[22]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[23] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [23]),
        .Q(cols_V_reg_797[23]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[24] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [24]),
        .Q(cols_V_reg_797[24]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[25] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [25]),
        .Q(cols_V_reg_797[25]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[26] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [26]),
        .Q(cols_V_reg_797[26]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[27] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [27]),
        .Q(cols_V_reg_797[27]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[28] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [28]),
        .Q(cols_V_reg_797[28]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[29] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [29]),
        .Q(cols_V_reg_797[29]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[2] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [2]),
        .Q(cols_V_reg_797[2]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[30] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [30]),
        .Q(cols_V_reg_797[30]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[31] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [31]),
        .Q(cols_V_reg_797[31]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[3] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [3]),
        .Q(cols_V_reg_797[3]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[4] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [4]),
        .Q(cols_V_reg_797[4]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[5] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [5]),
        .Q(cols_V_reg_797[5]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[6] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [6]),
        .Q(cols_V_reg_797[6]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[7] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [7]),
        .Q(cols_V_reg_797[7]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[8] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [8]),
        .Q(cols_V_reg_797[8]),
        .R(1'b0));
  FDRE \cols_V_reg_797_reg[9] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\cols_V_reg_797_reg[31]_0 [9]),
        .Q(cols_V_reg_797[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \element_gd_i_fu_132[15]_i_1 
       (.I0(or_cond_i_reg_867),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(linebuff_val_1_U_n_14),
        .O(\or_cond_i_reg_867_reg[0]_0 ));
  FDRE \element_gd_i_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [0]),
        .Q(element_gd_i_fu_132[0]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [10]),
        .Q(element_gd_i_fu_132[10]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [11]),
        .Q(element_gd_i_fu_132[11]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [12]),
        .Q(element_gd_i_fu_132[12]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [13]),
        .Q(element_gd_i_fu_132[13]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [14]),
        .Q(element_gd_i_fu_132[14]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [15]),
        .Q(element_gd_i_fu_132[15]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [1]),
        .Q(element_gd_i_fu_132[1]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [2]),
        .Q(element_gd_i_fu_132[2]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [3]),
        .Q(element_gd_i_fu_132[3]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [4]),
        .Q(element_gd_i_fu_132[4]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [5]),
        .Q(element_gd_i_fu_132[5]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [6]),
        .Q(element_gd_i_fu_132[6]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [7]),
        .Q(element_gd_i_fu_132[7]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [8]),
        .Q(element_gd_i_fu_132[8]),
        .R(1'b0));
  FDRE \element_gd_i_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(\or_cond_i_reg_867_reg[0]_0 ),
        .D(\element_gd_i_fu_132_reg[15]_0 [9]),
        .Q(element_gd_i_fu_132[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_V_reg_826[0]_i_1 
       (.I0(\t_V_reg_233_reg_n_0_[0] ),
        .O(i_V_fu_297_p2[0]));
  FDRE \i_V_reg_826_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[0]),
        .Q(i_V_reg_826[0]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[10]),
        .Q(i_V_reg_826[10]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[11]),
        .Q(i_V_reg_826[11]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[12] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[12]),
        .Q(i_V_reg_826[12]),
        .R(1'b0));
  CARRY4 \i_V_reg_826_reg[12]_i_1 
       (.CI(\i_V_reg_826_reg[8]_i_1_n_0 ),
        .CO({\i_V_reg_826_reg[12]_i_1_n_0 ,\i_V_reg_826_reg[12]_i_1_n_1 ,\i_V_reg_826_reg[12]_i_1_n_2 ,\i_V_reg_826_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_297_p2[12:9]),
        .S(sel0__0[11:8]));
  FDRE \i_V_reg_826_reg[13] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[13]),
        .Q(i_V_reg_826[13]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[14] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[14]),
        .Q(i_V_reg_826[14]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[15] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[15]),
        .Q(i_V_reg_826[15]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[16] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[16]),
        .Q(i_V_reg_826[16]),
        .R(1'b0));
  CARRY4 \i_V_reg_826_reg[16]_i_1 
       (.CI(\i_V_reg_826_reg[12]_i_1_n_0 ),
        .CO({\i_V_reg_826_reg[16]_i_1_n_0 ,\i_V_reg_826_reg[16]_i_1_n_1 ,\i_V_reg_826_reg[16]_i_1_n_2 ,\i_V_reg_826_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_297_p2[16:13]),
        .S(sel0__0[15:12]));
  FDRE \i_V_reg_826_reg[17] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[17]),
        .Q(i_V_reg_826[17]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[18] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[18]),
        .Q(i_V_reg_826[18]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[19] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[19]),
        .Q(i_V_reg_826[19]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[1]),
        .Q(i_V_reg_826[1]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[20] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[20]),
        .Q(i_V_reg_826[20]),
        .R(1'b0));
  CARRY4 \i_V_reg_826_reg[20]_i_1 
       (.CI(\i_V_reg_826_reg[16]_i_1_n_0 ),
        .CO({\i_V_reg_826_reg[20]_i_1_n_0 ,\i_V_reg_826_reg[20]_i_1_n_1 ,\i_V_reg_826_reg[20]_i_1_n_2 ,\i_V_reg_826_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_297_p2[20:17]),
        .S(sel0__0[19:16]));
  FDRE \i_V_reg_826_reg[21] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[21]),
        .Q(i_V_reg_826[21]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[22] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[22]),
        .Q(i_V_reg_826[22]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[23] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[23]),
        .Q(i_V_reg_826[23]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[24] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[24]),
        .Q(i_V_reg_826[24]),
        .R(1'b0));
  CARRY4 \i_V_reg_826_reg[24]_i_1 
       (.CI(\i_V_reg_826_reg[20]_i_1_n_0 ),
        .CO({\i_V_reg_826_reg[24]_i_1_n_0 ,\i_V_reg_826_reg[24]_i_1_n_1 ,\i_V_reg_826_reg[24]_i_1_n_2 ,\i_V_reg_826_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_297_p2[24:21]),
        .S(sel0__0[23:20]));
  FDRE \i_V_reg_826_reg[25] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[25]),
        .Q(i_V_reg_826[25]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[26] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[26]),
        .Q(i_V_reg_826[26]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[27] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[27]),
        .Q(i_V_reg_826[27]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[28] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[28]),
        .Q(i_V_reg_826[28]),
        .R(1'b0));
  CARRY4 \i_V_reg_826_reg[28]_i_1 
       (.CI(\i_V_reg_826_reg[24]_i_1_n_0 ),
        .CO({\i_V_reg_826_reg[28]_i_1_n_0 ,\i_V_reg_826_reg[28]_i_1_n_1 ,\i_V_reg_826_reg[28]_i_1_n_2 ,\i_V_reg_826_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_297_p2[28:25]),
        .S(sel0__0[27:24]));
  FDRE \i_V_reg_826_reg[29] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[29]),
        .Q(i_V_reg_826[29]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[2]),
        .Q(i_V_reg_826[2]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[30] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[30]),
        .Q(i_V_reg_826[30]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[31] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[31]),
        .Q(i_V_reg_826[31]),
        .R(1'b0));
  CARRY4 \i_V_reg_826_reg[31]_i_1 
       (.CI(\i_V_reg_826_reg[28]_i_1_n_0 ),
        .CO({\NLW_i_V_reg_826_reg[31]_i_1_CO_UNCONNECTED [3:2],\i_V_reg_826_reg[31]_i_1_n_2 ,\i_V_reg_826_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_i_V_reg_826_reg[31]_i_1_O_UNCONNECTED [3],i_V_fu_297_p2[31:29]}),
        .S({1'b0,sel0__0[30:28]}));
  FDRE \i_V_reg_826_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[3]),
        .Q(i_V_reg_826[3]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[4]),
        .Q(i_V_reg_826[4]),
        .R(1'b0));
  CARRY4 \i_V_reg_826_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\i_V_reg_826_reg[4]_i_1_n_0 ,\i_V_reg_826_reg[4]_i_1_n_1 ,\i_V_reg_826_reg[4]_i_1_n_2 ,\i_V_reg_826_reg[4]_i_1_n_3 }),
        .CYINIT(\t_V_reg_233_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_297_p2[4:1]),
        .S(sel0__0[3:0]));
  FDRE \i_V_reg_826_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[5]),
        .Q(i_V_reg_826[5]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[6]),
        .Q(i_V_reg_826[6]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[7]),
        .Q(i_V_reg_826[7]),
        .R(1'b0));
  FDRE \i_V_reg_826_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[8]),
        .Q(i_V_reg_826[8]),
        .R(1'b0));
  CARRY4 \i_V_reg_826_reg[8]_i_1 
       (.CI(\i_V_reg_826_reg[4]_i_1_n_0 ),
        .CO({\i_V_reg_826_reg[8]_i_1_n_0 ,\i_V_reg_826_reg[8]_i_1_n_1 ,\i_V_reg_826_reg[8]_i_1_n_2 ,\i_V_reg_826_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(i_V_fu_297_p2[8:5]),
        .S(sel0__0[7:4]));
  FDRE \i_V_reg_826_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_V_fu_297_p2[9]),
        .Q(i_V_reg_826[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    \icmp_reg_836[0]_i_1 
       (.I0(\icmp_reg_836_reg_n_0_[0] ),
        .I1(CO),
        .I2(Q[1]),
        .I3(\icmp_reg_836[0]_i_2_n_0 ),
        .I4(\tmp_9_i_reg_841[0]_i_3_n_0 ),
        .O(\icmp_reg_836[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \icmp_reg_836[0]_i_2 
       (.I0(\tmp_9_i_reg_841[0]_i_5_n_0 ),
        .I1(sel0__0[19]),
        .I2(sel0__0[22]),
        .I3(\tmp_9_i_reg_841[0]_i_6_n_0 ),
        .I4(\tmp_9_i_reg_841[0]_i_4_n_0 ),
        .O(\icmp_reg_836[0]_i_2_n_0 ));
  FDRE \icmp_reg_836_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\icmp_reg_836[0]_i_1_n_0 ),
        .Q(\icmp_reg_836_reg_n_0_[0] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000007000)) 
    internal_full_n_i_2__40
       (.I0(suppressed_data_stre_empty_n),
        .I1(hysteresis_U0_src_data_stream_V_read),
        .I2(suppressed_data_stre_full_n),
        .I3(ap_enable_reg_pp0_iter3_reg_n_0),
        .I4(or_cond4_i_reg_887_pp0_iter2_reg),
        .I5(linebuff_val_1_U_n_14),
        .O(internal_empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT2 #(
    .INIT(4'h2)) 
    internal_full_n_i_3__0
       (.I0(Q[1]),
        .I1(CO),
        .O(nonmax_suppression_U0_ap_ready));
  LUT6 #(
    .INIT(64'h8880888888888888)) 
    internal_full_n_i_3__8
       (.I0(hysteresis_U0_src_data_stream_V_read),
        .I1(suppressed_data_stre_empty_n),
        .I2(linebuff_val_1_U_n_14),
        .I3(or_cond4_i_reg_887_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(suppressed_data_stre_full_n),
        .O(mOutPtr110_out));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[0]_i_2 
       (.I0(j_V_reg_855_reg[3]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[3] ),
        .O(\j_V_reg_855[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[0]_i_3 
       (.I0(j_V_reg_855_reg[2]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[2] ),
        .O(\j_V_reg_855[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[0]_i_4 
       (.I0(j_V_reg_855_reg[1]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[1] ),
        .O(\j_V_reg_855[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h1555D555)) 
    \j_V_reg_855[0]_i_5 
       (.I0(\t_V_1_reg_244_reg_n_0_[0] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(j_V_reg_855_reg[0]),
        .O(\j_V_reg_855[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[12]_i_2 
       (.I0(j_V_reg_855_reg[15]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[15] ),
        .O(\j_V_reg_855[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[12]_i_3 
       (.I0(j_V_reg_855_reg[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[14] ),
        .O(\j_V_reg_855[12]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[12]_i_4 
       (.I0(j_V_reg_855_reg[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[13] ),
        .O(\j_V_reg_855[12]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[12]_i_5 
       (.I0(j_V_reg_855_reg[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[12] ),
        .O(\j_V_reg_855[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[16]_i_2 
       (.I0(j_V_reg_855_reg[19]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[19] ),
        .O(\j_V_reg_855[16]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[16]_i_3 
       (.I0(j_V_reg_855_reg[18]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[18] ),
        .O(\j_V_reg_855[16]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[16]_i_4 
       (.I0(j_V_reg_855_reg[17]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[17] ),
        .O(\j_V_reg_855[16]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[16]_i_5 
       (.I0(j_V_reg_855_reg[16]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[16] ),
        .O(\j_V_reg_855[16]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[20]_i_2 
       (.I0(j_V_reg_855_reg[23]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[23] ),
        .O(\j_V_reg_855[20]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[20]_i_3 
       (.I0(j_V_reg_855_reg[22]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[22] ),
        .O(\j_V_reg_855[20]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    \j_V_reg_855[20]_i_4 
       (.I0(\t_V_1_reg_244_reg_n_0_[21] ),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(j_V_reg_855_reg[21]),
        .O(\j_V_reg_855[20]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[20]_i_5 
       (.I0(j_V_reg_855_reg[20]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[20] ),
        .O(\j_V_reg_855[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[24]_i_2 
       (.I0(j_V_reg_855_reg[27]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[27] ),
        .O(\j_V_reg_855[24]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[24]_i_3 
       (.I0(j_V_reg_855_reg[26]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[26] ),
        .O(\j_V_reg_855[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[24]_i_4 
       (.I0(j_V_reg_855_reg[25]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[25] ),
        .O(\j_V_reg_855[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[24]_i_5 
       (.I0(j_V_reg_855_reg[24]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[24] ),
        .O(\j_V_reg_855[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[28]_i_2 
       (.I0(j_V_reg_855_reg[31]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[31] ),
        .O(\j_V_reg_855[28]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[28]_i_3 
       (.I0(j_V_reg_855_reg[30]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[30] ),
        .O(\j_V_reg_855[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[28]_i_4 
       (.I0(j_V_reg_855_reg[29]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[29] ),
        .O(\j_V_reg_855[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[28]_i_5 
       (.I0(j_V_reg_855_reg[28]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[28] ),
        .O(\j_V_reg_855[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[4]_i_2 
       (.I0(j_V_reg_855_reg[7]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[7] ),
        .O(\j_V_reg_855[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[4]_i_3 
       (.I0(j_V_reg_855_reg[6]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[6] ),
        .O(\j_V_reg_855[4]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[4]_i_4 
       (.I0(j_V_reg_855_reg[5]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[5] ),
        .O(\j_V_reg_855[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[4]_i_5 
       (.I0(j_V_reg_855_reg[4]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[4] ),
        .O(\j_V_reg_855[4]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[8]_i_2 
       (.I0(j_V_reg_855_reg[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[11] ),
        .O(\j_V_reg_855[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[8]_i_3 
       (.I0(j_V_reg_855_reg[10]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[10] ),
        .O(\j_V_reg_855[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[8]_i_4 
       (.I0(j_V_reg_855_reg[9]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[9] ),
        .O(\j_V_reg_855[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \j_V_reg_855[8]_i_5 
       (.I0(j_V_reg_855_reg[8]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[8] ),
        .O(\j_V_reg_855[8]_i_5_n_0 ));
  FDRE \j_V_reg_855_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[0]_i_1_n_7 ),
        .Q(j_V_reg_855_reg[0]),
        .R(1'b0));
  CARRY4 \j_V_reg_855_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\j_V_reg_855_reg[0]_i_1_n_0 ,\j_V_reg_855_reg[0]_i_1_n_1 ,\j_V_reg_855_reg[0]_i_1_n_2 ,\j_V_reg_855_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\j_V_reg_855_reg[0]_i_1_n_4 ,\j_V_reg_855_reg[0]_i_1_n_5 ,\j_V_reg_855_reg[0]_i_1_n_6 ,\j_V_reg_855_reg[0]_i_1_n_7 }),
        .S({\j_V_reg_855[0]_i_2_n_0 ,\j_V_reg_855[0]_i_3_n_0 ,\j_V_reg_855[0]_i_4_n_0 ,\j_V_reg_855[0]_i_5_n_0 }));
  FDRE \j_V_reg_855_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[8]_i_1_n_5 ),
        .Q(j_V_reg_855_reg[10]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[11] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[8]_i_1_n_4 ),
        .Q(j_V_reg_855_reg[11]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[12] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[12]_i_1_n_7 ),
        .Q(j_V_reg_855_reg[12]),
        .R(1'b0));
  CARRY4 \j_V_reg_855_reg[12]_i_1 
       (.CI(\j_V_reg_855_reg[8]_i_1_n_0 ),
        .CO({\j_V_reg_855_reg[12]_i_1_n_0 ,\j_V_reg_855_reg[12]_i_1_n_1 ,\j_V_reg_855_reg[12]_i_1_n_2 ,\j_V_reg_855_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_855_reg[12]_i_1_n_4 ,\j_V_reg_855_reg[12]_i_1_n_5 ,\j_V_reg_855_reg[12]_i_1_n_6 ,\j_V_reg_855_reg[12]_i_1_n_7 }),
        .S({\j_V_reg_855[12]_i_2_n_0 ,\j_V_reg_855[12]_i_3_n_0 ,\j_V_reg_855[12]_i_4_n_0 ,\j_V_reg_855[12]_i_5_n_0 }));
  FDRE \j_V_reg_855_reg[13] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[12]_i_1_n_6 ),
        .Q(j_V_reg_855_reg[13]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[14] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[12]_i_1_n_5 ),
        .Q(j_V_reg_855_reg[14]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[15] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[12]_i_1_n_4 ),
        .Q(j_V_reg_855_reg[15]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[16] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[16]_i_1_n_7 ),
        .Q(j_V_reg_855_reg[16]),
        .R(1'b0));
  CARRY4 \j_V_reg_855_reg[16]_i_1 
       (.CI(\j_V_reg_855_reg[12]_i_1_n_0 ),
        .CO({\j_V_reg_855_reg[16]_i_1_n_0 ,\j_V_reg_855_reg[16]_i_1_n_1 ,\j_V_reg_855_reg[16]_i_1_n_2 ,\j_V_reg_855_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_855_reg[16]_i_1_n_4 ,\j_V_reg_855_reg[16]_i_1_n_5 ,\j_V_reg_855_reg[16]_i_1_n_6 ,\j_V_reg_855_reg[16]_i_1_n_7 }),
        .S({\j_V_reg_855[16]_i_2_n_0 ,\j_V_reg_855[16]_i_3_n_0 ,\j_V_reg_855[16]_i_4_n_0 ,\j_V_reg_855[16]_i_5_n_0 }));
  FDRE \j_V_reg_855_reg[17] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[16]_i_1_n_6 ),
        .Q(j_V_reg_855_reg[17]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[18] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[16]_i_1_n_5 ),
        .Q(j_V_reg_855_reg[18]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[19] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[16]_i_1_n_4 ),
        .Q(j_V_reg_855_reg[19]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[0]_i_1_n_6 ),
        .Q(j_V_reg_855_reg[1]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[20] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[20]_i_1_n_7 ),
        .Q(j_V_reg_855_reg[20]),
        .R(1'b0));
  CARRY4 \j_V_reg_855_reg[20]_i_1 
       (.CI(\j_V_reg_855_reg[16]_i_1_n_0 ),
        .CO({\j_V_reg_855_reg[20]_i_1_n_0 ,\j_V_reg_855_reg[20]_i_1_n_1 ,\j_V_reg_855_reg[20]_i_1_n_2 ,\j_V_reg_855_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_855_reg[20]_i_1_n_4 ,\j_V_reg_855_reg[20]_i_1_n_5 ,\j_V_reg_855_reg[20]_i_1_n_6 ,\j_V_reg_855_reg[20]_i_1_n_7 }),
        .S({\j_V_reg_855[20]_i_2_n_0 ,\j_V_reg_855[20]_i_3_n_0 ,\j_V_reg_855[20]_i_4_n_0 ,\j_V_reg_855[20]_i_5_n_0 }));
  FDRE \j_V_reg_855_reg[21] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[20]_i_1_n_6 ),
        .Q(j_V_reg_855_reg[21]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[22] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[20]_i_1_n_5 ),
        .Q(j_V_reg_855_reg[22]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[23] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[20]_i_1_n_4 ),
        .Q(j_V_reg_855_reg[23]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[24] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[24]_i_1_n_7 ),
        .Q(j_V_reg_855_reg[24]),
        .R(1'b0));
  CARRY4 \j_V_reg_855_reg[24]_i_1 
       (.CI(\j_V_reg_855_reg[20]_i_1_n_0 ),
        .CO({\j_V_reg_855_reg[24]_i_1_n_0 ,\j_V_reg_855_reg[24]_i_1_n_1 ,\j_V_reg_855_reg[24]_i_1_n_2 ,\j_V_reg_855_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_855_reg[24]_i_1_n_4 ,\j_V_reg_855_reg[24]_i_1_n_5 ,\j_V_reg_855_reg[24]_i_1_n_6 ,\j_V_reg_855_reg[24]_i_1_n_7 }),
        .S({\j_V_reg_855[24]_i_2_n_0 ,\j_V_reg_855[24]_i_3_n_0 ,\j_V_reg_855[24]_i_4_n_0 ,\j_V_reg_855[24]_i_5_n_0 }));
  FDRE \j_V_reg_855_reg[25] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[24]_i_1_n_6 ),
        .Q(j_V_reg_855_reg[25]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[26] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[24]_i_1_n_5 ),
        .Q(j_V_reg_855_reg[26]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[27] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[24]_i_1_n_4 ),
        .Q(j_V_reg_855_reg[27]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[28] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[28]_i_1_n_7 ),
        .Q(j_V_reg_855_reg[28]),
        .R(1'b0));
  CARRY4 \j_V_reg_855_reg[28]_i_1 
       (.CI(\j_V_reg_855_reg[24]_i_1_n_0 ),
        .CO({\NLW_j_V_reg_855_reg[28]_i_1_CO_UNCONNECTED [3],\j_V_reg_855_reg[28]_i_1_n_1 ,\j_V_reg_855_reg[28]_i_1_n_2 ,\j_V_reg_855_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_855_reg[28]_i_1_n_4 ,\j_V_reg_855_reg[28]_i_1_n_5 ,\j_V_reg_855_reg[28]_i_1_n_6 ,\j_V_reg_855_reg[28]_i_1_n_7 }),
        .S({\j_V_reg_855[28]_i_2_n_0 ,\j_V_reg_855[28]_i_3_n_0 ,\j_V_reg_855[28]_i_4_n_0 ,\j_V_reg_855[28]_i_5_n_0 }));
  FDRE \j_V_reg_855_reg[29] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[28]_i_1_n_6 ),
        .Q(j_V_reg_855_reg[29]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[0]_i_1_n_5 ),
        .Q(j_V_reg_855_reg[2]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[30] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[28]_i_1_n_5 ),
        .Q(j_V_reg_855_reg[30]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[31] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[28]_i_1_n_4 ),
        .Q(j_V_reg_855_reg[31]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[0]_i_1_n_4 ),
        .Q(j_V_reg_855_reg[3]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[4]_i_1_n_7 ),
        .Q(j_V_reg_855_reg[4]),
        .R(1'b0));
  CARRY4 \j_V_reg_855_reg[4]_i_1 
       (.CI(\j_V_reg_855_reg[0]_i_1_n_0 ),
        .CO({\j_V_reg_855_reg[4]_i_1_n_0 ,\j_V_reg_855_reg[4]_i_1_n_1 ,\j_V_reg_855_reg[4]_i_1_n_2 ,\j_V_reg_855_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_855_reg[4]_i_1_n_4 ,\j_V_reg_855_reg[4]_i_1_n_5 ,\j_V_reg_855_reg[4]_i_1_n_6 ,\j_V_reg_855_reg[4]_i_1_n_7 }),
        .S({\j_V_reg_855[4]_i_2_n_0 ,\j_V_reg_855[4]_i_3_n_0 ,\j_V_reg_855[4]_i_4_n_0 ,\j_V_reg_855[4]_i_5_n_0 }));
  FDRE \j_V_reg_855_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[4]_i_1_n_6 ),
        .Q(j_V_reg_855_reg[5]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[4]_i_1_n_5 ),
        .Q(j_V_reg_855_reg[6]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[4]_i_1_n_4 ),
        .Q(j_V_reg_855_reg[7]),
        .R(1'b0));
  FDRE \j_V_reg_855_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[8]_i_1_n_7 ),
        .Q(j_V_reg_855_reg[8]),
        .R(1'b0));
  CARRY4 \j_V_reg_855_reg[8]_i_1 
       (.CI(\j_V_reg_855_reg[4]_i_1_n_0 ),
        .CO({\j_V_reg_855_reg[8]_i_1_n_0 ,\j_V_reg_855_reg[8]_i_1_n_1 ,\j_V_reg_855_reg[8]_i_1_n_2 ,\j_V_reg_855_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\j_V_reg_855_reg[8]_i_1_n_4 ,\j_V_reg_855_reg[8]_i_1_n_5 ,\j_V_reg_855_reg[8]_i_1_n_6 ,\j_V_reg_855_reg[8]_i_1_n_7 }),
        .S({\j_V_reg_855[8]_i_2_n_0 ,\j_V_reg_855[8]_i_3_n_0 ,\j_V_reg_855[8]_i_4_n_0 ,\j_V_reg_855[8]_i_5_n_0 }));
  FDRE \j_V_reg_855_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_0_ce0),
        .D(\j_V_reg_855_reg[8]_i_1_n_6 ),
        .Q(j_V_reg_855_reg[9]),
        .R(1'b0));
  cv_ov5640_canny_edge_0_0_nonmax_suppressioocq linebuff_val_0_U
       (.D(linebuff_val_0_q0),
        .Q({tmp_18_fu_468_p4,\t_V_1_reg_244_pp0_iter1_reg_reg_n_0_[0] }),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .or_cond_i_reg_867_pp0_iter1_reg(or_cond_i_reg_867_pp0_iter1_reg),
        .p_0_in(p_0_in),
        .ram_reg(element_gd_i_fu_132),
        .ram_reg_0(linebuff_val_1_U_n_14));
  cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_42 linebuff_val_1_U
       (.CO(tmp_21_i_fu_663_p2),
        .D(linebuff_val_0_q0),
        .E(linebuff_val_1_we1),
        .Q(linebuff_val_1_addr_reg_871),
        .SR(tmp_2_reg_891),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .j_V_reg_855_reg(j_V_reg_855_reg[10:0]),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .or_cond4_i_reg_887_pp0_iter2_reg(or_cond4_i_reg_887_pp0_iter2_reg),
        .\or_cond4_i_reg_887_pp0_iter2_reg_reg[0] (linebuff_val_1_U_n_14),
        .or_cond_i_reg_867(or_cond_i_reg_867),
        .p_0_in(p_0_in),
        .ram_reg(win_val_2_0_0_win_va_fu_433_p3),
        .ram_reg_0(ap_enable_reg_pp0_iter1_reg_n_0),
        .ram_reg_1(ap_CS_fsm_pp0_stage0),
        .ram_reg_2(ap_enable_reg_pp0_iter3_reg_n_0),
        .ram_reg_3({\t_V_1_reg_244_reg_n_0_[10] ,\t_V_1_reg_244_reg_n_0_[9] ,\t_V_1_reg_244_reg_n_0_[8] ,\t_V_1_reg_244_reg_n_0_[7] ,\t_V_1_reg_244_reg_n_0_[6] ,\t_V_1_reg_244_reg_n_0_[5] ,\t_V_1_reg_244_reg_n_0_[4] ,\t_V_1_reg_244_reg_n_0_[3] ,\t_V_1_reg_244_reg_n_0_[2] ,\t_V_1_reg_244_reg_n_0_[1] ,\t_V_1_reg_244_reg_n_0_[0] }),
        .suppressed_data_stre_full_n(suppressed_data_stre_full_n),
        .tmp_16_i_reg_882_pp0_iter1_reg(tmp_16_i_reg_882_pp0_iter1_reg),
        .tmp_2_i_reg_851(tmp_2_i_reg_851),
        .\tmp_2_reg_891[13]_i_17 (win_val_1_0_0_win_va_fu_440_p3[15:2]),
        .\tmp_2_reg_891[13]_i_17_0 (win_val_0_1_fu_136),
        .\tmp_2_reg_891[13]_i_17_1 (win_val_2_1_1_fu_156),
        .\tmp_2_reg_891_reg[0] (\tmp_2_reg_891[13]_i_4_n_0 ),
        .\tmp_2_reg_891_reg[0]_0 (\tmp_2_reg_891[13]_i_5_n_0 ),
        .\tmp_2_reg_891_reg[0]_1 (\icmp_reg_836_reg_n_0_[0] ),
        .\tmp_2_reg_891_reg[13]_i_6 ({out_pixel_val_2_cast_fu_458_p4,\win_val_1_1_fu_144_reg_n_0_[1] ,\win_val_1_1_fu_144_reg_n_0_[0] }),
        .tmp_3_i_reg_860(tmp_3_i_reg_860),
        .tmp_3_i_reg_860_pp0_iter1_reg(tmp_3_i_reg_860_pp0_iter1_reg),
        .tmp_i_reg_846(tmp_i_reg_846),
        .\win_val_2_1_fu_152_reg[15] (win_val_2_1_fu_152));
  LUT4 #(
    .INIT(16'h0800)) 
    \linebuff_val_1_addr_reg_871[10]_i_1 
       (.I0(tmp_3_i_fu_350_p2),
        .I1(tmp_2_i_fu_339_p2),
        .I2(linebuff_val_1_U_n_14),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(linebuff_val_1_addr_reg_8710));
  FDRE \linebuff_val_1_addr_reg_871_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[0]),
        .Q(linebuff_val_1_addr_reg_871[0]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[10]),
        .Q(linebuff_val_1_addr_reg_871[10]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[1]),
        .Q(linebuff_val_1_addr_reg_871[1]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[2]),
        .Q(linebuff_val_1_addr_reg_871[2]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[3]),
        .Q(linebuff_val_1_addr_reg_871[3]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[4]),
        .Q(linebuff_val_1_addr_reg_871[4]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[5]),
        .Q(linebuff_val_1_addr_reg_871[5]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[6]),
        .Q(linebuff_val_1_addr_reg_871[6]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[7]),
        .Q(linebuff_val_1_addr_reg_871[7]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[8]),
        .Q(linebuff_val_1_addr_reg_871[8]),
        .R(1'b0));
  FDRE \linebuff_val_1_addr_reg_871_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_1_addr_reg_8710),
        .D(p_0_in[9]),
        .Q(linebuff_val_1_addr_reg_871[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hBBBBFBBBFFFFFFFF)) 
    \mOutPtr[1]_i_2__7 
       (.I0(or_cond4_i_reg_887_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter3_reg_n_0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(or_cond_i_reg_867),
        .I4(grad_gd_data_stream_s_empty_n),
        .I5(suppressed_data_stre_full_n),
        .O(\or_cond4_i_reg_887_pp0_iter2_reg_reg[0]_0 ));
  LUT5 #(
    .INIT(32'h00404040)) 
    \mOutPtr[3]_i_3__12 
       (.I0(CO),
        .I1(Q[1]),
        .I2(nonmax_suppression_U0_ap_start),
        .I3(\mOutPtr_reg[1] ),
        .I4(start_for_nonmax_suppression_U0_full_n),
        .O(mOutPtr110_out_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAABAA)) 
    \or_cond4_i_reg_887[0]_i_1 
       (.I0(\tmp_9_i_reg_841_reg_n_0_[0] ),
        .I1(\or_cond4_i_reg_887[0]_i_2_n_0 ),
        .I2(\or_cond4_i_reg_887[0]_i_3_n_0 ),
        .I3(\or_cond4_i_reg_887[0]_i_4_n_0 ),
        .I4(\or_cond4_i_reg_887[0]_i_5_n_0 ),
        .I5(\or_cond4_i_reg_887[0]_i_6_n_0 ),
        .O(or_cond4_i_fu_377_p2));
  LUT3 #(
    .INIT(8'h80)) 
    \or_cond4_i_reg_887[0]_i_10 
       (.I0(ap_enable_reg_pp0_iter1_reg_n_0),
        .I1(tmp_2_i_reg_851),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(\or_cond4_i_reg_887[0]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_11 
       (.I0(j_V_reg_855_reg[19]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[19] ),
        .O(\or_cond4_i_reg_887[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_12 
       (.I0(j_V_reg_855_reg[18]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[18] ),
        .O(\or_cond4_i_reg_887[0]_i_12_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_13 
       (.I0(j_V_reg_855_reg[20]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[20] ),
        .O(\or_cond4_i_reg_887[0]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_14 
       (.I0(j_V_reg_855_reg[22]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[22] ),
        .O(\or_cond4_i_reg_887[0]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_15 
       (.I0(j_V_reg_855_reg[23]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[23] ),
        .O(\or_cond4_i_reg_887[0]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_16 
       (.I0(j_V_reg_855_reg[29]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[29] ),
        .O(\or_cond4_i_reg_887[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_17 
       (.I0(j_V_reg_855_reg[31]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[31] ),
        .O(\or_cond4_i_reg_887[0]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_18 
       (.I0(j_V_reg_855_reg[30]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[30] ),
        .O(\or_cond4_i_reg_887[0]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_19 
       (.I0(j_V_reg_855_reg[26]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[26] ),
        .O(\or_cond4_i_reg_887[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \or_cond4_i_reg_887[0]_i_2 
       (.I0(\or_cond4_i_reg_887[0]_i_7_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[4]),
        .I3(p_0_in[6]),
        .I4(p_0_in[7]),
        .I5(\or_cond4_i_reg_887[0]_i_8_n_0 ),
        .O(\or_cond4_i_reg_887[0]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_20 
       (.I0(j_V_reg_855_reg[27]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[27] ),
        .O(\or_cond4_i_reg_887[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_21 
       (.I0(j_V_reg_855_reg[24]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[24] ),
        .O(\or_cond4_i_reg_887[0]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_22 
       (.I0(j_V_reg_855_reg[11]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[11] ),
        .O(\or_cond4_i_reg_887[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond4_i_reg_887[0]_i_23 
       (.I0(\or_cond4_i_reg_887[0]_i_24_n_0 ),
        .I1(j_V_reg_855_reg[12]),
        .I2(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I3(\t_V_1_reg_244_reg_n_0_[12] ),
        .I4(\or_cond4_i_reg_887[0]_i_25_n_0 ),
        .I5(\or_cond4_i_reg_887[0]_i_26_n_0 ),
        .O(\or_cond4_i_reg_887[0]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_24 
       (.I0(j_V_reg_855_reg[13]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[13] ),
        .O(\or_cond4_i_reg_887[0]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_25 
       (.I0(j_V_reg_855_reg[14]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[14] ),
        .O(\or_cond4_i_reg_887[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_26 
       (.I0(j_V_reg_855_reg[15]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[15] ),
        .O(\or_cond4_i_reg_887[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond4_i_reg_887[0]_i_3 
       (.I0(\or_cond4_i_reg_887[0]_i_9_n_0 ),
        .I1(j_V_reg_855_reg[17]),
        .I2(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I3(\t_V_1_reg_244_reg_n_0_[17] ),
        .I4(\or_cond4_i_reg_887[0]_i_11_n_0 ),
        .I5(\or_cond4_i_reg_887[0]_i_12_n_0 ),
        .O(\or_cond4_i_reg_887[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \or_cond4_i_reg_887[0]_i_4 
       (.I0(\or_cond4_i_reg_887[0]_i_13_n_0 ),
        .I1(j_V_reg_855_reg[21]),
        .I2(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I3(\t_V_1_reg_244_reg_n_0_[21] ),
        .I4(\or_cond4_i_reg_887[0]_i_14_n_0 ),
        .I5(\or_cond4_i_reg_887[0]_i_15_n_0 ),
        .O(\or_cond4_i_reg_887[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond4_i_reg_887[0]_i_5 
       (.I0(\or_cond4_i_reg_887[0]_i_16_n_0 ),
        .I1(j_V_reg_855_reg[28]),
        .I2(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I3(\t_V_1_reg_244_reg_n_0_[28] ),
        .I4(\or_cond4_i_reg_887[0]_i_17_n_0 ),
        .I5(\or_cond4_i_reg_887[0]_i_18_n_0 ),
        .O(\or_cond4_i_reg_887[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFEA)) 
    \or_cond4_i_reg_887[0]_i_6 
       (.I0(\or_cond4_i_reg_887[0]_i_19_n_0 ),
        .I1(j_V_reg_855_reg[25]),
        .I2(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I3(\t_V_1_reg_244_reg_n_0_[25] ),
        .I4(\or_cond4_i_reg_887[0]_i_20_n_0 ),
        .I5(\or_cond4_i_reg_887[0]_i_21_n_0 ),
        .O(\or_cond4_i_reg_887[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFB8)) 
    \or_cond4_i_reg_887[0]_i_7 
       (.I0(j_V_reg_855_reg[0]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[0] ),
        .I3(p_0_in[1]),
        .I4(p_0_in[3]),
        .I5(p_0_in[2]),
        .O(\or_cond4_i_reg_887[0]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \or_cond4_i_reg_887[0]_i_8 
       (.I0(p_0_in[8]),
        .I1(\or_cond4_i_reg_887[0]_i_22_n_0 ),
        .I2(p_0_in[9]),
        .I3(p_0_in[10]),
        .I4(\or_cond4_i_reg_887[0]_i_23_n_0 ),
        .O(\or_cond4_i_reg_887[0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \or_cond4_i_reg_887[0]_i_9 
       (.I0(j_V_reg_855_reg[16]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[16] ),
        .O(\or_cond4_i_reg_887[0]_i_9_n_0 ));
  FDRE \or_cond4_i_reg_887_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(or_cond4_i_reg_887),
        .Q(or_cond4_i_reg_887_pp0_iter1_reg),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \or_cond4_i_reg_887_pp0_iter2_reg[0]_i_1 
       (.I0(or_cond4_i_reg_887_pp0_iter1_reg),
        .I1(ap_block_pp0_stage0_subdone4_in),
        .I2(or_cond4_i_reg_887_pp0_iter2_reg),
        .O(\or_cond4_i_reg_887_pp0_iter2_reg[0]_i_1_n_0 ));
  FDRE \or_cond4_i_reg_887_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\or_cond4_i_reg_887_pp0_iter2_reg[0]_i_1_n_0 ),
        .Q(or_cond4_i_reg_887_pp0_iter2_reg),
        .R(1'b0));
  FDRE \or_cond4_i_reg_887_reg[0] 
       (.C(ap_clk),
        .CE(or_cond4_i_reg_8870),
        .D(or_cond4_i_fu_377_p2),
        .Q(or_cond4_i_reg_887),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \or_cond_i_reg_867[0]_i_1 
       (.I0(tmp_2_i_fu_339_p2),
        .I1(linebuff_val_1_U_n_14),
        .I2(ap_CS_fsm_pp0_stage0),
        .O(or_cond4_i_reg_8870));
  LUT2 #(
    .INIT(4'h8)) 
    \or_cond_i_reg_867[0]_i_2 
       (.I0(tmp_7_i_reg_831),
        .I1(tmp_3_i_fu_350_p2),
        .O(or_cond_i_fu_355_p2));
  FDRE \or_cond_i_reg_867_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(or_cond_i_reg_867),
        .Q(or_cond_i_reg_867_pp0_iter1_reg),
        .R(1'b0));
  FDRE \or_cond_i_reg_867_reg[0] 
       (.C(ap_clk),
        .CE(or_cond4_i_reg_8870),
        .D(or_cond_i_fu_355_p2),
        .Q(or_cond_i_reg_867),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h8000)) 
    \ret_V_1_reg_807[32]_i_1 
       (.I0(Q[0]),
        .I1(grad_gd_cols_V_c_empty_n),
        .I2(grad_gd_rows_V_c_empty_n),
        .I3(nonmax_suppression_U0_ap_start),
        .O(nonmax_suppression_U0_gd_cols_V_read));
  FDRE \ret_V_1_reg_807_reg[0] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[0]),
        .Q(ret_V_1_reg_807[0]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[10] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[10]),
        .Q(ret_V_1_reg_807[10]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[11] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[11]),
        .Q(ret_V_1_reg_807[11]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[12] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[12]),
        .Q(ret_V_1_reg_807[12]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[13] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[13]),
        .Q(ret_V_1_reg_807[13]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[14] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[14]),
        .Q(ret_V_1_reg_807[14]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[15] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[15]),
        .Q(ret_V_1_reg_807[15]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[16] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[16]),
        .Q(ret_V_1_reg_807[16]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[17] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[17]),
        .Q(ret_V_1_reg_807[17]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[18] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[18]),
        .Q(ret_V_1_reg_807[18]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[19] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[19]),
        .Q(ret_V_1_reg_807[19]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[1] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[1]),
        .Q(ret_V_1_reg_807[1]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[20] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[20]),
        .Q(ret_V_1_reg_807[20]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[21] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[21]),
        .Q(ret_V_1_reg_807[21]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[22] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[22]),
        .Q(ret_V_1_reg_807[22]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[23] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[23]),
        .Q(ret_V_1_reg_807[23]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[24] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[24]),
        .Q(ret_V_1_reg_807[24]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[25] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[25]),
        .Q(ret_V_1_reg_807[25]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[26] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[26]),
        .Q(ret_V_1_reg_807[26]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[27] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[27]),
        .Q(ret_V_1_reg_807[27]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[28] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[28]),
        .Q(ret_V_1_reg_807[28]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[29] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[29]),
        .Q(ret_V_1_reg_807[29]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[2] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[2]),
        .Q(ret_V_1_reg_807[2]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[30] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[30]),
        .Q(ret_V_1_reg_807[30]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[31] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[31]),
        .Q(ret_V_1_reg_807[31]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[32] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[32]),
        .Q(ret_V_1_reg_807[32]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[3] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[3]),
        .Q(ret_V_1_reg_807[3]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[4] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[4]),
        .Q(ret_V_1_reg_807[4]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[5] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[5]),
        .Q(ret_V_1_reg_807[5]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[6] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[6]),
        .Q(ret_V_1_reg_807[6]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[7] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[7]),
        .Q(ret_V_1_reg_807[7]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[8] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[8]),
        .Q(ret_V_1_reg_807[8]),
        .R(1'b0));
  FDRE \ret_V_1_reg_807_reg[9] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_1_fu_270_p2[9]),
        .Q(ret_V_1_reg_807[9]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[10] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [9]),
        .Q(ret_V_2_reg_817[10]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[11] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [10]),
        .Q(ret_V_2_reg_817[11]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[12] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [11]),
        .Q(ret_V_2_reg_817[12]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[13] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [12]),
        .Q(ret_V_2_reg_817[13]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[14] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [13]),
        .Q(ret_V_2_reg_817[14]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[15] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [14]),
        .Q(ret_V_2_reg_817[15]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[16] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [15]),
        .Q(ret_V_2_reg_817[16]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[17] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [16]),
        .Q(ret_V_2_reg_817[17]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[18] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [17]),
        .Q(ret_V_2_reg_817[18]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[19] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [18]),
        .Q(ret_V_2_reg_817[19]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[1] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [0]),
        .Q(ret_V_2_reg_817[1]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[20] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [19]),
        .Q(ret_V_2_reg_817[20]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[21] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [20]),
        .Q(ret_V_2_reg_817[21]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[22] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [21]),
        .Q(ret_V_2_reg_817[22]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[23] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [22]),
        .Q(ret_V_2_reg_817[23]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[24] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [23]),
        .Q(ret_V_2_reg_817[24]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[25] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [24]),
        .Q(ret_V_2_reg_817[25]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[26] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [25]),
        .Q(ret_V_2_reg_817[26]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[27] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [26]),
        .Q(ret_V_2_reg_817[27]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[28] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [27]),
        .Q(ret_V_2_reg_817[28]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[29] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [28]),
        .Q(ret_V_2_reg_817[29]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[2] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [1]),
        .Q(ret_V_2_reg_817[2]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[30] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [29]),
        .Q(ret_V_2_reg_817[30]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[31] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [30]),
        .Q(ret_V_2_reg_817[31]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[32] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [31]),
        .Q(ret_V_2_reg_817[32]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[3] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [2]),
        .Q(ret_V_2_reg_817[3]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[4] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [3]),
        .Q(ret_V_2_reg_817[4]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[5] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [4]),
        .Q(ret_V_2_reg_817[5]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[6] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [5]),
        .Q(ret_V_2_reg_817[6]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[7] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [6]),
        .Q(ret_V_2_reg_817[7]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[8] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [7]),
        .Q(ret_V_2_reg_817[8]),
        .R(1'b0));
  FDRE \ret_V_2_reg_817_reg[9] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\ret_V_2_reg_817_reg[32]_0 [8]),
        .Q(ret_V_2_reg_817[9]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[0] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[0]),
        .Q(ret_V_reg_802[0]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[10] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[10]),
        .Q(ret_V_reg_802[10]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[11] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[11]),
        .Q(ret_V_reg_802[11]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[12] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[12]),
        .Q(ret_V_reg_802[12]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[13] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[13]),
        .Q(ret_V_reg_802[13]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[14] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[14]),
        .Q(ret_V_reg_802[14]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[15] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[15]),
        .Q(ret_V_reg_802[15]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[16] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[16]),
        .Q(ret_V_reg_802[16]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[17] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[17]),
        .Q(ret_V_reg_802[17]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[18] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[18]),
        .Q(ret_V_reg_802[18]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[19] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[19]),
        .Q(ret_V_reg_802[19]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[1] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[1]),
        .Q(ret_V_reg_802[1]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[20] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[20]),
        .Q(ret_V_reg_802[20]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[21] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[21]),
        .Q(ret_V_reg_802[21]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[22] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[22]),
        .Q(ret_V_reg_802[22]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[23] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[23]),
        .Q(ret_V_reg_802[23]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[24] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[24]),
        .Q(ret_V_reg_802[24]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[25] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[25]),
        .Q(ret_V_reg_802[25]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[26] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[26]),
        .Q(ret_V_reg_802[26]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[27] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[27]),
        .Q(ret_V_reg_802[27]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[28] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[28]),
        .Q(ret_V_reg_802[28]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[29] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[29]),
        .Q(ret_V_reg_802[29]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[2] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[2]),
        .Q(ret_V_reg_802[2]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[30] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[30]),
        .Q(ret_V_reg_802[30]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[31] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[31]),
        .Q(ret_V_reg_802[31]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[32] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[32]),
        .Q(ret_V_reg_802[32]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[3] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[3]),
        .Q(ret_V_reg_802[3]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[4] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[4]),
        .Q(ret_V_reg_802[4]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[5] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[5]),
        .Q(ret_V_reg_802[5]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[6] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[6]),
        .Q(ret_V_reg_802[6]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[7] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[7]),
        .Q(ret_V_reg_802[7]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[8] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[8]),
        .Q(ret_V_reg_802[8]),
        .R(1'b0));
  FDRE \ret_V_reg_802_reg[9] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(ret_V_fu_260_p2[9]),
        .Q(ret_V_reg_802[9]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[0] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[0]),
        .Q(rows_V_reg_792[0]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[10] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[10]),
        .Q(rows_V_reg_792[10]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[11] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[11]),
        .Q(rows_V_reg_792[11]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[12] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[12]),
        .Q(rows_V_reg_792[12]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[13] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[13]),
        .Q(rows_V_reg_792[13]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[14] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[14]),
        .Q(rows_V_reg_792[14]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[15] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[15]),
        .Q(rows_V_reg_792[15]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[16] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[16]),
        .Q(rows_V_reg_792[16]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[17] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[17]),
        .Q(rows_V_reg_792[17]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[18] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[18]),
        .Q(rows_V_reg_792[18]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[19] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[19]),
        .Q(rows_V_reg_792[19]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[1] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[1]),
        .Q(rows_V_reg_792[1]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[20] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[20]),
        .Q(rows_V_reg_792[20]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[21] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[21]),
        .Q(rows_V_reg_792[21]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[22] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[22]),
        .Q(rows_V_reg_792[22]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[23] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[23]),
        .Q(rows_V_reg_792[23]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[24] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[24]),
        .Q(rows_V_reg_792[24]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[25] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[25]),
        .Q(rows_V_reg_792[25]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[26] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[26]),
        .Q(rows_V_reg_792[26]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[27] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[27]),
        .Q(rows_V_reg_792[27]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[28] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[28]),
        .Q(rows_V_reg_792[28]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[29] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[29]),
        .Q(rows_V_reg_792[29]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[2] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[2]),
        .Q(rows_V_reg_792[2]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[30] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[30]),
        .Q(rows_V_reg_792[30]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[31] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[31]),
        .Q(rows_V_reg_792[31]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[3] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[3]),
        .Q(rows_V_reg_792[3]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[4] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[4]),
        .Q(rows_V_reg_792[4]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[5] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[5]),
        .Q(rows_V_reg_792[5]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[6] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[6]),
        .Q(rows_V_reg_792[6]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[7] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[7]),
        .Q(rows_V_reg_792[7]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[8] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[8]),
        .Q(rows_V_reg_792[8]),
        .R(1'b0));
  FDRE \rows_V_reg_792_reg[9] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(D[9]),
        .Q(rows_V_reg_792[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF7FF000000000000)) 
    \t_V_1_reg_244[31]_i_1 
       (.I0(tmp_2_i_reg_851),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(linebuff_val_1_U_n_14),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(Q[1]),
        .I5(CO),
        .O(\t_V_1_reg_244[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_10 
       (.I0(sel0__0[24]),
        .I1(ret_V_reg_802[25]),
        .I2(ret_V_reg_802[24]),
        .I3(sel0__0[23]),
        .O(\t_V_1_reg_244[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_11 
       (.I0(ret_V_reg_802[31]),
        .I1(sel0__0[30]),
        .I2(ret_V_reg_802[30]),
        .I3(sel0__0[29]),
        .O(\t_V_1_reg_244[31]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_12 
       (.I0(ret_V_reg_802[29]),
        .I1(sel0__0[28]),
        .I2(ret_V_reg_802[28]),
        .I3(sel0__0[27]),
        .O(\t_V_1_reg_244[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_13 
       (.I0(ret_V_reg_802[27]),
        .I1(sel0__0[26]),
        .I2(ret_V_reg_802[26]),
        .I3(sel0__0[25]),
        .O(\t_V_1_reg_244[31]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_14 
       (.I0(ret_V_reg_802[25]),
        .I1(sel0__0[24]),
        .I2(ret_V_reg_802[24]),
        .I3(sel0__0[23]),
        .O(\t_V_1_reg_244[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_16 
       (.I0(sel0__0[22]),
        .I1(ret_V_reg_802[23]),
        .I2(ret_V_reg_802[22]),
        .I3(sel0__0[21]),
        .O(\t_V_1_reg_244[31]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_17 
       (.I0(sel0__0[20]),
        .I1(ret_V_reg_802[21]),
        .I2(ret_V_reg_802[20]),
        .I3(sel0__0[19]),
        .O(\t_V_1_reg_244[31]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_18 
       (.I0(sel0__0[18]),
        .I1(ret_V_reg_802[19]),
        .I2(ret_V_reg_802[18]),
        .I3(sel0__0[17]),
        .O(\t_V_1_reg_244[31]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_19 
       (.I0(sel0__0[16]),
        .I1(ret_V_reg_802[17]),
        .I2(ret_V_reg_802[16]),
        .I3(sel0__0[15]),
        .O(\t_V_1_reg_244[31]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \t_V_1_reg_244[31]_i_2 
       (.I0(tmp_2_i_reg_851),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(linebuff_val_1_U_n_14),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(t_V_1_reg_2440));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_20 
       (.I0(ret_V_reg_802[23]),
        .I1(sel0__0[22]),
        .I2(ret_V_reg_802[22]),
        .I3(sel0__0[21]),
        .O(\t_V_1_reg_244[31]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_21 
       (.I0(ret_V_reg_802[21]),
        .I1(sel0__0[20]),
        .I2(ret_V_reg_802[20]),
        .I3(sel0__0[19]),
        .O(\t_V_1_reg_244[31]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_22 
       (.I0(ret_V_reg_802[19]),
        .I1(sel0__0[18]),
        .I2(ret_V_reg_802[18]),
        .I3(sel0__0[17]),
        .O(\t_V_1_reg_244[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_23 
       (.I0(ret_V_reg_802[17]),
        .I1(sel0__0[16]),
        .I2(ret_V_reg_802[16]),
        .I3(sel0__0[15]),
        .O(\t_V_1_reg_244[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_25 
       (.I0(sel0__0[14]),
        .I1(ret_V_reg_802[15]),
        .I2(ret_V_reg_802[14]),
        .I3(sel0__0[13]),
        .O(\t_V_1_reg_244[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_26 
       (.I0(sel0__0[12]),
        .I1(ret_V_reg_802[13]),
        .I2(ret_V_reg_802[12]),
        .I3(sel0__0[11]),
        .O(\t_V_1_reg_244[31]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_27 
       (.I0(sel0__0[10]),
        .I1(ret_V_reg_802[11]),
        .I2(ret_V_reg_802[10]),
        .I3(sel0__0[9]),
        .O(\t_V_1_reg_244[31]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_28 
       (.I0(sel0__0[8]),
        .I1(ret_V_reg_802[9]),
        .I2(ret_V_reg_802[8]),
        .I3(sel0__0[7]),
        .O(\t_V_1_reg_244[31]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_29 
       (.I0(ret_V_reg_802[15]),
        .I1(sel0__0[14]),
        .I2(ret_V_reg_802[14]),
        .I3(sel0__0[13]),
        .O(\t_V_1_reg_244[31]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_30 
       (.I0(ret_V_reg_802[13]),
        .I1(sel0__0[12]),
        .I2(ret_V_reg_802[12]),
        .I3(sel0__0[11]),
        .O(\t_V_1_reg_244[31]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_31 
       (.I0(ret_V_reg_802[11]),
        .I1(sel0__0[10]),
        .I2(ret_V_reg_802[10]),
        .I3(sel0__0[9]),
        .O(\t_V_1_reg_244[31]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_32 
       (.I0(ret_V_reg_802[9]),
        .I1(sel0__0[8]),
        .I2(ret_V_reg_802[8]),
        .I3(sel0__0[7]),
        .O(\t_V_1_reg_244[31]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_33 
       (.I0(sel0__0[6]),
        .I1(ret_V_reg_802[7]),
        .I2(ret_V_reg_802[6]),
        .I3(sel0__0[5]),
        .O(\t_V_1_reg_244[31]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_34 
       (.I0(sel0__0[4]),
        .I1(ret_V_reg_802[5]),
        .I2(ret_V_reg_802[4]),
        .I3(sel0__0[3]),
        .O(\t_V_1_reg_244[31]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_35 
       (.I0(sel0__0[2]),
        .I1(ret_V_reg_802[3]),
        .I2(ret_V_reg_802[2]),
        .I3(sel0__0[1]),
        .O(\t_V_1_reg_244[31]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_36 
       (.I0(sel0__0[0]),
        .I1(ret_V_reg_802[1]),
        .I2(ret_V_reg_802[0]),
        .I3(\t_V_reg_233_reg_n_0_[0] ),
        .O(\t_V_1_reg_244[31]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_37 
       (.I0(ret_V_reg_802[7]),
        .I1(sel0__0[6]),
        .I2(ret_V_reg_802[6]),
        .I3(sel0__0[5]),
        .O(\t_V_1_reg_244[31]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_38 
       (.I0(ret_V_reg_802[5]),
        .I1(sel0__0[4]),
        .I2(ret_V_reg_802[4]),
        .I3(sel0__0[3]),
        .O(\t_V_1_reg_244[31]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_39 
       (.I0(ret_V_reg_802[3]),
        .I1(sel0__0[2]),
        .I2(ret_V_reg_802[2]),
        .I3(sel0__0[1]),
        .O(\t_V_1_reg_244[31]_i_39_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \t_V_1_reg_244[31]_i_40 
       (.I0(ret_V_reg_802[1]),
        .I1(sel0__0[0]),
        .I2(ret_V_reg_802[0]),
        .I3(\t_V_reg_233_reg_n_0_[0] ),
        .O(\t_V_1_reg_244[31]_i_40_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \t_V_1_reg_244[31]_i_5 
       (.I0(ret_V_reg_802[32]),
        .O(\t_V_1_reg_244[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_7 
       (.I0(sel0__0[30]),
        .I1(ret_V_reg_802[31]),
        .I2(ret_V_reg_802[30]),
        .I3(sel0__0[29]),
        .O(\t_V_1_reg_244[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_8 
       (.I0(sel0__0[28]),
        .I1(ret_V_reg_802[29]),
        .I2(ret_V_reg_802[28]),
        .I3(sel0__0[27]),
        .O(\t_V_1_reg_244[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \t_V_1_reg_244[31]_i_9 
       (.I0(sel0__0[26]),
        .I1(ret_V_reg_802[27]),
        .I2(ret_V_reg_802[26]),
        .I3(sel0__0[25]),
        .O(\t_V_1_reg_244[31]_i_9_n_0 ));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[0] ),
        .Q(\t_V_1_reg_244_pp0_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[10] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[10] ),
        .Q(tmp_18_fu_468_p4[9]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[11] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[11] ),
        .Q(sel0[10]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[12] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[12] ),
        .Q(sel0[11]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[13] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[13] ),
        .Q(sel0[12]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[14] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[14] ),
        .Q(sel0[13]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[15] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[15] ),
        .Q(sel0[14]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[16] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[16] ),
        .Q(sel0[15]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[17] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[17] ),
        .Q(sel0[16]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[18] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[18] ),
        .Q(sel0[17]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[19] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[19] ),
        .Q(sel0[18]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[1] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[1] ),
        .Q(tmp_18_fu_468_p4[0]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[20] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[20] ),
        .Q(sel0[19]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[21] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[21] ),
        .Q(sel0[20]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[22] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[22] ),
        .Q(sel0[21]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[23] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[23] ),
        .Q(sel0[22]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[24] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[24] ),
        .Q(sel0[23]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[25] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[25] ),
        .Q(sel0[24]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[26] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[26] ),
        .Q(sel0[25]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[27] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[27] ),
        .Q(sel0[26]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[28] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[28] ),
        .Q(sel0[27]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[29] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[29] ),
        .Q(sel0[28]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[2] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[2] ),
        .Q(tmp_18_fu_468_p4[1]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[30] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[30] ),
        .Q(sel0[29]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[31] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[31] ),
        .Q(sel0[30]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[3] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[3] ),
        .Q(tmp_18_fu_468_p4[2]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[4] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[4] ),
        .Q(tmp_18_fu_468_p4[3]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[5] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[5] ),
        .Q(tmp_18_fu_468_p4[4]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[6] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[6] ),
        .Q(tmp_18_fu_468_p4[5]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[7] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[7] ),
        .Q(tmp_18_fu_468_p4[6]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[8] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[8] ),
        .Q(tmp_18_fu_468_p4[7]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_pp0_iter1_reg_reg[9] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(\t_V_1_reg_244_reg_n_0_[9] ),
        .Q(tmp_18_fu_468_p4[8]),
        .R(1'b0));
  FDRE \t_V_1_reg_244_reg[0] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[0]),
        .Q(\t_V_1_reg_244_reg_n_0_[0] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[10] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[10]),
        .Q(\t_V_1_reg_244_reg_n_0_[10] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[11] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[11]),
        .Q(\t_V_1_reg_244_reg_n_0_[11] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[12] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[12]),
        .Q(\t_V_1_reg_244_reg_n_0_[12] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[13] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[13]),
        .Q(\t_V_1_reg_244_reg_n_0_[13] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[14] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[14]),
        .Q(\t_V_1_reg_244_reg_n_0_[14] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[15] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[15]),
        .Q(\t_V_1_reg_244_reg_n_0_[15] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[16] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[16]),
        .Q(\t_V_1_reg_244_reg_n_0_[16] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[17] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[17]),
        .Q(\t_V_1_reg_244_reg_n_0_[17] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[18] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[18]),
        .Q(\t_V_1_reg_244_reg_n_0_[18] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[19] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[19]),
        .Q(\t_V_1_reg_244_reg_n_0_[19] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[1] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[1]),
        .Q(\t_V_1_reg_244_reg_n_0_[1] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[20] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[20]),
        .Q(\t_V_1_reg_244_reg_n_0_[20] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[21] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[21]),
        .Q(\t_V_1_reg_244_reg_n_0_[21] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[22] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[22]),
        .Q(\t_V_1_reg_244_reg_n_0_[22] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[23] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[23]),
        .Q(\t_V_1_reg_244_reg_n_0_[23] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[24] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[24]),
        .Q(\t_V_1_reg_244_reg_n_0_[24] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[25] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[25]),
        .Q(\t_V_1_reg_244_reg_n_0_[25] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[26] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[26]),
        .Q(\t_V_1_reg_244_reg_n_0_[26] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[27] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[27]),
        .Q(\t_V_1_reg_244_reg_n_0_[27] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[28] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[28]),
        .Q(\t_V_1_reg_244_reg_n_0_[28] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[29] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[29]),
        .Q(\t_V_1_reg_244_reg_n_0_[29] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[2] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[2]),
        .Q(\t_V_1_reg_244_reg_n_0_[2] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[30] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[30]),
        .Q(\t_V_1_reg_244_reg_n_0_[30] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[31] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[31]),
        .Q(\t_V_1_reg_244_reg_n_0_[31] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  CARRY4 \t_V_1_reg_244_reg[31]_i_15 
       (.CI(\t_V_1_reg_244_reg[31]_i_24_n_0 ),
        .CO({\t_V_1_reg_244_reg[31]_i_15_n_0 ,\t_V_1_reg_244_reg[31]_i_15_n_1 ,\t_V_1_reg_244_reg[31]_i_15_n_2 ,\t_V_1_reg_244_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_1_reg_244[31]_i_25_n_0 ,\t_V_1_reg_244[31]_i_26_n_0 ,\t_V_1_reg_244[31]_i_27_n_0 ,\t_V_1_reg_244[31]_i_28_n_0 }),
        .O(\NLW_t_V_1_reg_244_reg[31]_i_15_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_244[31]_i_29_n_0 ,\t_V_1_reg_244[31]_i_30_n_0 ,\t_V_1_reg_244[31]_i_31_n_0 ,\t_V_1_reg_244[31]_i_32_n_0 }));
  CARRY4 \t_V_1_reg_244_reg[31]_i_24 
       (.CI(1'b0),
        .CO({\t_V_1_reg_244_reg[31]_i_24_n_0 ,\t_V_1_reg_244_reg[31]_i_24_n_1 ,\t_V_1_reg_244_reg[31]_i_24_n_2 ,\t_V_1_reg_244_reg[31]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_1_reg_244[31]_i_33_n_0 ,\t_V_1_reg_244[31]_i_34_n_0 ,\t_V_1_reg_244[31]_i_35_n_0 ,\t_V_1_reg_244[31]_i_36_n_0 }),
        .O(\NLW_t_V_1_reg_244_reg[31]_i_24_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_244[31]_i_37_n_0 ,\t_V_1_reg_244[31]_i_38_n_0 ,\t_V_1_reg_244[31]_i_39_n_0 ,\t_V_1_reg_244[31]_i_40_n_0 }));
  CARRY4 \t_V_1_reg_244_reg[31]_i_3 
       (.CI(\t_V_1_reg_244_reg[31]_i_4_n_0 ),
        .CO({\NLW_t_V_1_reg_244_reg[31]_i_3_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_reg_802[32]}),
        .O(\NLW_t_V_1_reg_244_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\t_V_1_reg_244[31]_i_5_n_0 }));
  CARRY4 \t_V_1_reg_244_reg[31]_i_4 
       (.CI(\t_V_1_reg_244_reg[31]_i_6_n_0 ),
        .CO({\t_V_1_reg_244_reg[31]_i_4_n_0 ,\t_V_1_reg_244_reg[31]_i_4_n_1 ,\t_V_1_reg_244_reg[31]_i_4_n_2 ,\t_V_1_reg_244_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_1_reg_244[31]_i_7_n_0 ,\t_V_1_reg_244[31]_i_8_n_0 ,\t_V_1_reg_244[31]_i_9_n_0 ,\t_V_1_reg_244[31]_i_10_n_0 }),
        .O(\NLW_t_V_1_reg_244_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_244[31]_i_11_n_0 ,\t_V_1_reg_244[31]_i_12_n_0 ,\t_V_1_reg_244[31]_i_13_n_0 ,\t_V_1_reg_244[31]_i_14_n_0 }));
  CARRY4 \t_V_1_reg_244_reg[31]_i_6 
       (.CI(\t_V_1_reg_244_reg[31]_i_15_n_0 ),
        .CO({\t_V_1_reg_244_reg[31]_i_6_n_0 ,\t_V_1_reg_244_reg[31]_i_6_n_1 ,\t_V_1_reg_244_reg[31]_i_6_n_2 ,\t_V_1_reg_244_reg[31]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({\t_V_1_reg_244[31]_i_16_n_0 ,\t_V_1_reg_244[31]_i_17_n_0 ,\t_V_1_reg_244[31]_i_18_n_0 ,\t_V_1_reg_244[31]_i_19_n_0 }),
        .O(\NLW_t_V_1_reg_244_reg[31]_i_6_O_UNCONNECTED [3:0]),
        .S({\t_V_1_reg_244[31]_i_20_n_0 ,\t_V_1_reg_244[31]_i_21_n_0 ,\t_V_1_reg_244[31]_i_22_n_0 ,\t_V_1_reg_244[31]_i_23_n_0 }));
  FDRE \t_V_1_reg_244_reg[3] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[3]),
        .Q(\t_V_1_reg_244_reg_n_0_[3] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[4] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[4]),
        .Q(\t_V_1_reg_244_reg_n_0_[4] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[5] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[5]),
        .Q(\t_V_1_reg_244_reg_n_0_[5] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[6] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[6]),
        .Q(\t_V_1_reg_244_reg_n_0_[6] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[7] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[7]),
        .Q(\t_V_1_reg_244_reg_n_0_[7] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[8] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[8]),
        .Q(\t_V_1_reg_244_reg_n_0_[8] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  FDRE \t_V_1_reg_244_reg[9] 
       (.C(ap_clk),
        .CE(t_V_1_reg_2440),
        .D(j_V_reg_855_reg[9]),
        .Q(\t_V_1_reg_244_reg_n_0_[9] ),
        .R(\t_V_1_reg_244[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \t_V_reg_233[31]_i_1 
       (.I0(nonmax_suppression_U0_gd_cols_V_read),
        .I1(ap_CS_fsm_state7),
        .O(t_V_reg_233));
  FDRE \t_V_reg_233_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[0]),
        .Q(\t_V_reg_233_reg_n_0_[0] ),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[10]),
        .Q(sel0__0[9]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[11]),
        .Q(sel0__0[10]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[12]),
        .Q(sel0__0[11]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[13]),
        .Q(sel0__0[12]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[14]),
        .Q(sel0__0[13]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[15]),
        .Q(sel0__0[14]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[16]),
        .Q(sel0__0[15]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[17] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[17]),
        .Q(sel0__0[16]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[18] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[18]),
        .Q(sel0__0[17]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[19] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[19]),
        .Q(sel0__0[18]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[1]),
        .Q(sel0__0[0]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[20] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[20]),
        .Q(sel0__0[19]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[21] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[21]),
        .Q(sel0__0[20]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[22] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[22]),
        .Q(sel0__0[21]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[23] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[23]),
        .Q(sel0__0[22]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[24] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[24]),
        .Q(sel0__0[23]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[25] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[25]),
        .Q(sel0__0[24]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[26] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[26]),
        .Q(sel0__0[25]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[27] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[27]),
        .Q(sel0__0[26]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[28] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[28]),
        .Q(sel0__0[27]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[29] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[29]),
        .Q(sel0__0[28]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[2]),
        .Q(sel0__0[1]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[30] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[30]),
        .Q(sel0__0[29]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[31] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[31]),
        .Q(sel0__0[30]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[3]),
        .Q(sel0__0[2]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[4]),
        .Q(sel0__0[3]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[5]),
        .Q(sel0__0[4]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[6]),
        .Q(sel0__0[5]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[7]),
        .Q(sel0__0[6]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[8]),
        .Q(sel0__0[7]),
        .R(t_V_reg_233));
  FDRE \t_V_reg_233_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state7),
        .D(i_V_reg_826[9]),
        .Q(sel0__0[8]),
        .R(t_V_reg_233));
  FDRE \tmp0_i_fu_128_reg[0] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[0]),
        .Q(tmp0_i_fu_128[0]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[10] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[10]),
        .Q(tmp0_i_fu_128[10]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[11] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[11]),
        .Q(tmp0_i_fu_128[11]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[12] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[12]),
        .Q(tmp0_i_fu_128[12]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[13] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[13]),
        .Q(tmp0_i_fu_128[13]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[14] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[14]),
        .Q(tmp0_i_fu_128[14]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[15] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[15]),
        .Q(tmp0_i_fu_128[15]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[1] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[1]),
        .Q(tmp0_i_fu_128[1]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[2] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[2]),
        .Q(tmp0_i_fu_128[2]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[3] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[3]),
        .Q(tmp0_i_fu_128[3]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[4] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[4]),
        .Q(tmp0_i_fu_128[4]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[5] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[5]),
        .Q(tmp0_i_fu_128[5]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[6] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[6]),
        .Q(tmp0_i_fu_128[6]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[7] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[7]),
        .Q(tmp0_i_fu_128[7]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[8] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[8]),
        .Q(tmp0_i_fu_128[8]),
        .R(1'b0));
  FDRE \tmp0_i_fu_128_reg[9] 
       (.C(ap_clk),
        .CE(linebuff_val_1_we1),
        .D(linebuff_val_0_q0[9]),
        .Q(tmp0_i_fu_128[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_10 
       (.I0(j_V_reg_855_reg[29]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[29] ),
        .I3(ret_V_2_reg_817[29]),
        .I4(\tmp_3_i_reg_860[0]_i_21_n_0 ),
        .I5(ret_V_2_reg_817[28]),
        .O(\tmp_16_i_reg_882[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_11 
       (.I0(j_V_reg_855_reg[27]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[27] ),
        .I3(ret_V_2_reg_817[27]),
        .I4(\or_cond4_i_reg_887[0]_i_19_n_0 ),
        .I5(ret_V_2_reg_817[26]),
        .O(\tmp_16_i_reg_882[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_12 
       (.I0(j_V_reg_855_reg[25]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[25] ),
        .I3(ret_V_2_reg_817[25]),
        .I4(\or_cond4_i_reg_887[0]_i_21_n_0 ),
        .I5(ret_V_2_reg_817[24]),
        .O(\tmp_16_i_reg_882[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_14 
       (.I0(ret_V_2_reg_817[23]),
        .I1(\or_cond4_i_reg_887[0]_i_15_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[22] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[22]),
        .I5(ret_V_2_reg_817[22]),
        .O(\tmp_16_i_reg_882[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h1111111177711171)) 
    \tmp_16_i_reg_882[0]_i_15 
       (.I0(ret_V_2_reg_817[21]),
        .I1(\tmp_3_i_reg_860[0]_i_31_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[20] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[20]),
        .I5(ret_V_2_reg_817[20]),
        .O(\tmp_16_i_reg_882[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_16 
       (.I0(ret_V_2_reg_817[19]),
        .I1(\or_cond4_i_reg_887[0]_i_11_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[18] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[18]),
        .I5(ret_V_2_reg_817[18]),
        .O(\tmp_16_i_reg_882[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_17 
       (.I0(ret_V_2_reg_817[17]),
        .I1(\tmp_3_i_reg_860[0]_i_32_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[16] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[16]),
        .I5(ret_V_2_reg_817[16]),
        .O(\tmp_16_i_reg_882[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_18 
       (.I0(j_V_reg_855_reg[23]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[23] ),
        .I3(ret_V_2_reg_817[23]),
        .I4(\or_cond4_i_reg_887[0]_i_14_n_0 ),
        .I5(ret_V_2_reg_817[22]),
        .O(\tmp_16_i_reg_882[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_19 
       (.I0(j_V_reg_855_reg[21]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[21] ),
        .I3(ret_V_2_reg_817[21]),
        .I4(\or_cond4_i_reg_887[0]_i_13_n_0 ),
        .I5(ret_V_2_reg_817[20]),
        .O(\tmp_16_i_reg_882[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_20 
       (.I0(j_V_reg_855_reg[19]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[19] ),
        .I3(ret_V_2_reg_817[19]),
        .I4(\or_cond4_i_reg_887[0]_i_12_n_0 ),
        .I5(ret_V_2_reg_817[18]),
        .O(\tmp_16_i_reg_882[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_21 
       (.I0(j_V_reg_855_reg[17]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[17] ),
        .I3(ret_V_2_reg_817[17]),
        .I4(\or_cond4_i_reg_887[0]_i_9_n_0 ),
        .I5(ret_V_2_reg_817[16]),
        .O(\tmp_16_i_reg_882[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_23 
       (.I0(ret_V_2_reg_817[15]),
        .I1(\or_cond4_i_reg_887[0]_i_26_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[14] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[14]),
        .I5(ret_V_2_reg_817[14]),
        .O(\tmp_16_i_reg_882[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_24 
       (.I0(ret_V_2_reg_817[13]),
        .I1(\or_cond4_i_reg_887[0]_i_24_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[12] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[12]),
        .I5(ret_V_2_reg_817[12]),
        .O(\tmp_16_i_reg_882[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h54045404FD5D5404)) 
    \tmp_16_i_reg_882[0]_i_25 
       (.I0(ret_V_2_reg_817[11]),
        .I1(\t_V_1_reg_244_reg_n_0_[11] ),
        .I2(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I3(j_V_reg_855_reg[11]),
        .I4(p_0_in[10]),
        .I5(ret_V_2_reg_817[10]),
        .O(\tmp_16_i_reg_882[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_26 
       (.I0(ret_V_2_reg_817[9]),
        .I1(p_0_in[9]),
        .I2(\t_V_1_reg_244_reg_n_0_[8] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[8]),
        .I5(ret_V_2_reg_817[8]),
        .O(\tmp_16_i_reg_882[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_27 
       (.I0(j_V_reg_855_reg[15]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[15] ),
        .I3(ret_V_2_reg_817[15]),
        .I4(\or_cond4_i_reg_887[0]_i_25_n_0 ),
        .I5(ret_V_2_reg_817[14]),
        .O(\tmp_16_i_reg_882[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_28 
       (.I0(j_V_reg_855_reg[13]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[13] ),
        .I3(ret_V_2_reg_817[13]),
        .I4(\tmp_3_i_reg_860[0]_i_41_n_0 ),
        .I5(ret_V_2_reg_817[12]),
        .O(\tmp_16_i_reg_882[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_29 
       (.I0(j_V_reg_855_reg[11]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[11] ),
        .I3(ret_V_2_reg_817[11]),
        .I4(p_0_in[10]),
        .I5(ret_V_2_reg_817[10]),
        .O(\tmp_16_i_reg_882[0]_i_29_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_16_i_reg_882[0]_i_3 
       (.I0(ret_V_2_reg_817[32]),
        .O(\tmp_16_i_reg_882[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_30 
       (.I0(j_V_reg_855_reg[9]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[9] ),
        .I3(ret_V_2_reg_817[9]),
        .I4(p_0_in[8]),
        .I5(ret_V_2_reg_817[8]),
        .O(\tmp_16_i_reg_882[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_31 
       (.I0(ret_V_2_reg_817[7]),
        .I1(p_0_in[7]),
        .I2(\t_V_1_reg_244_reg_n_0_[6] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[6]),
        .I5(ret_V_2_reg_817[6]),
        .O(\tmp_16_i_reg_882[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_32 
       (.I0(ret_V_2_reg_817[5]),
        .I1(p_0_in[5]),
        .I2(\t_V_1_reg_244_reg_n_0_[4] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[4]),
        .I5(ret_V_2_reg_817[4]),
        .O(\tmp_16_i_reg_882[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_33 
       (.I0(ret_V_2_reg_817[3]),
        .I1(p_0_in[3]),
        .I2(\t_V_1_reg_244_reg_n_0_[2] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[2]),
        .I5(ret_V_2_reg_817[2]),
        .O(\tmp_16_i_reg_882[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h4D4D4D4444444D44)) 
    \tmp_16_i_reg_882[0]_i_34 
       (.I0(ret_V_2_reg_817[1]),
        .I1(p_0_in[1]),
        .I2(ret_V_1_reg_807[0]),
        .I3(\t_V_1_reg_244_reg_n_0_[0] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[0]),
        .O(\tmp_16_i_reg_882[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_35 
       (.I0(j_V_reg_855_reg[7]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[7] ),
        .I3(ret_V_2_reg_817[7]),
        .I4(p_0_in[6]),
        .I5(ret_V_2_reg_817[6]),
        .O(\tmp_16_i_reg_882[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_36 
       (.I0(j_V_reg_855_reg[5]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[5] ),
        .I3(ret_V_2_reg_817[5]),
        .I4(p_0_in[4]),
        .I5(ret_V_2_reg_817[4]),
        .O(\tmp_16_i_reg_882[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_37 
       (.I0(j_V_reg_855_reg[3]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[3] ),
        .I3(ret_V_2_reg_817[3]),
        .I4(p_0_in[2]),
        .I5(ret_V_2_reg_817[2]),
        .O(\tmp_16_i_reg_882[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_38 
       (.I0(j_V_reg_855_reg[0]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[0] ),
        .I3(ret_V_1_reg_807[0]),
        .I4(p_0_in[1]),
        .I5(ret_V_2_reg_817[1]),
        .O(\tmp_16_i_reg_882[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_5 
       (.I0(ret_V_2_reg_817[31]),
        .I1(\or_cond4_i_reg_887[0]_i_17_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[30] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[30]),
        .I5(ret_V_2_reg_817[30]),
        .O(\tmp_16_i_reg_882[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_6 
       (.I0(ret_V_2_reg_817[29]),
        .I1(\or_cond4_i_reg_887[0]_i_16_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[28] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[28]),
        .I5(ret_V_2_reg_817[28]),
        .O(\tmp_16_i_reg_882[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_7 
       (.I0(ret_V_2_reg_817[27]),
        .I1(\or_cond4_i_reg_887[0]_i_20_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[26] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[26]),
        .I5(ret_V_2_reg_817[26]),
        .O(\tmp_16_i_reg_882[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h44444444DDD444D4)) 
    \tmp_16_i_reg_882[0]_i_8 
       (.I0(ret_V_2_reg_817[25]),
        .I1(\tmp_3_i_reg_860[0]_i_20_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[24] ),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(j_V_reg_855_reg[24]),
        .I5(ret_V_2_reg_817[24]),
        .O(\tmp_16_i_reg_882[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_16_i_reg_882[0]_i_9 
       (.I0(j_V_reg_855_reg[31]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[31] ),
        .I3(ret_V_2_reg_817[31]),
        .I4(\or_cond4_i_reg_887[0]_i_18_n_0 ),
        .I5(ret_V_2_reg_817[30]),
        .O(\tmp_16_i_reg_882[0]_i_9_n_0 ));
  FDRE \tmp_16_i_reg_882_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(tmp_16_i_reg_882),
        .Q(tmp_16_i_reg_882_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_16_i_reg_882_reg[0] 
       (.C(ap_clk),
        .CE(or_cond4_i_reg_8870),
        .D(tmp_16_i_fu_366_p2),
        .Q(tmp_16_i_reg_882),
        .R(1'b0));
  CARRY4 \tmp_16_i_reg_882_reg[0]_i_1 
       (.CI(\tmp_16_i_reg_882_reg[0]_i_2_n_0 ),
        .CO({\NLW_tmp_16_i_reg_882_reg[0]_i_1_CO_UNCONNECTED [3:1],tmp_16_i_fu_366_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_2_reg_817[32]}),
        .O(\NLW_tmp_16_i_reg_882_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_16_i_reg_882[0]_i_3_n_0 }));
  CARRY4 \tmp_16_i_reg_882_reg[0]_i_13 
       (.CI(\tmp_16_i_reg_882_reg[0]_i_22_n_0 ),
        .CO({\tmp_16_i_reg_882_reg[0]_i_13_n_0 ,\tmp_16_i_reg_882_reg[0]_i_13_n_1 ,\tmp_16_i_reg_882_reg[0]_i_13_n_2 ,\tmp_16_i_reg_882_reg[0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_16_i_reg_882[0]_i_23_n_0 ,\tmp_16_i_reg_882[0]_i_24_n_0 ,\tmp_16_i_reg_882[0]_i_25_n_0 ,\tmp_16_i_reg_882[0]_i_26_n_0 }),
        .O(\NLW_tmp_16_i_reg_882_reg[0]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_16_i_reg_882[0]_i_27_n_0 ,\tmp_16_i_reg_882[0]_i_28_n_0 ,\tmp_16_i_reg_882[0]_i_29_n_0 ,\tmp_16_i_reg_882[0]_i_30_n_0 }));
  CARRY4 \tmp_16_i_reg_882_reg[0]_i_2 
       (.CI(\tmp_16_i_reg_882_reg[0]_i_4_n_0 ),
        .CO({\tmp_16_i_reg_882_reg[0]_i_2_n_0 ,\tmp_16_i_reg_882_reg[0]_i_2_n_1 ,\tmp_16_i_reg_882_reg[0]_i_2_n_2 ,\tmp_16_i_reg_882_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_16_i_reg_882[0]_i_5_n_0 ,\tmp_16_i_reg_882[0]_i_6_n_0 ,\tmp_16_i_reg_882[0]_i_7_n_0 ,\tmp_16_i_reg_882[0]_i_8_n_0 }),
        .O(\NLW_tmp_16_i_reg_882_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_16_i_reg_882[0]_i_9_n_0 ,\tmp_16_i_reg_882[0]_i_10_n_0 ,\tmp_16_i_reg_882[0]_i_11_n_0 ,\tmp_16_i_reg_882[0]_i_12_n_0 }));
  CARRY4 \tmp_16_i_reg_882_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\tmp_16_i_reg_882_reg[0]_i_22_n_0 ,\tmp_16_i_reg_882_reg[0]_i_22_n_1 ,\tmp_16_i_reg_882_reg[0]_i_22_n_2 ,\tmp_16_i_reg_882_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_16_i_reg_882[0]_i_31_n_0 ,\tmp_16_i_reg_882[0]_i_32_n_0 ,\tmp_16_i_reg_882[0]_i_33_n_0 ,\tmp_16_i_reg_882[0]_i_34_n_0 }),
        .O(\NLW_tmp_16_i_reg_882_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_16_i_reg_882[0]_i_35_n_0 ,\tmp_16_i_reg_882[0]_i_36_n_0 ,\tmp_16_i_reg_882[0]_i_37_n_0 ,\tmp_16_i_reg_882[0]_i_38_n_0 }));
  CARRY4 \tmp_16_i_reg_882_reg[0]_i_4 
       (.CI(\tmp_16_i_reg_882_reg[0]_i_13_n_0 ),
        .CO({\tmp_16_i_reg_882_reg[0]_i_4_n_0 ,\tmp_16_i_reg_882_reg[0]_i_4_n_1 ,\tmp_16_i_reg_882_reg[0]_i_4_n_2 ,\tmp_16_i_reg_882_reg[0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_16_i_reg_882[0]_i_14_n_0 ,\tmp_16_i_reg_882[0]_i_15_n_0 ,\tmp_16_i_reg_882[0]_i_16_n_0 ,\tmp_16_i_reg_882[0]_i_17_n_0 }),
        .O(\NLW_tmp_16_i_reg_882_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\tmp_16_i_reg_882[0]_i_18_n_0 ,\tmp_16_i_reg_882[0]_i_19_n_0 ,\tmp_16_i_reg_882[0]_i_20_n_0 ,\tmp_16_i_reg_882[0]_i_21_n_0 }));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_2_i_reg_851[0]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(linebuff_val_1_U_n_14),
        .O(p_8_in));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_10 
       (.I0(j_V_reg_855_reg[31]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[31] ),
        .I3(ret_V_1_reg_807[31]),
        .I4(\or_cond4_i_reg_887[0]_i_18_n_0 ),
        .I5(ret_V_1_reg_807[30]),
        .O(\tmp_2_i_reg_851[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_11 
       (.I0(j_V_reg_855_reg[29]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[29] ),
        .I3(ret_V_1_reg_807[29]),
        .I4(\tmp_3_i_reg_860[0]_i_21_n_0 ),
        .I5(ret_V_1_reg_807[28]),
        .O(\tmp_2_i_reg_851[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_12 
       (.I0(j_V_reg_855_reg[27]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[27] ),
        .I3(ret_V_1_reg_807[27]),
        .I4(\or_cond4_i_reg_887[0]_i_19_n_0 ),
        .I5(ret_V_1_reg_807[26]),
        .O(\tmp_2_i_reg_851[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_13 
       (.I0(j_V_reg_855_reg[25]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[25] ),
        .I3(ret_V_1_reg_807[25]),
        .I4(\or_cond4_i_reg_887[0]_i_21_n_0 ),
        .I5(ret_V_1_reg_807[24]),
        .O(\tmp_2_i_reg_851[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_15 
       (.I0(ret_V_1_reg_807[23]),
        .I1(\or_cond4_i_reg_887[0]_i_15_n_0 ),
        .I2(ret_V_1_reg_807[22]),
        .I3(\t_V_1_reg_244_reg_n_0_[22] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[22]),
        .O(\tmp_2_i_reg_851[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \tmp_2_i_reg_851[0]_i_16 
       (.I0(ret_V_1_reg_807[21]),
        .I1(\tmp_3_i_reg_860[0]_i_31_n_0 ),
        .I2(ret_V_1_reg_807[20]),
        .I3(\t_V_1_reg_244_reg_n_0_[20] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[20]),
        .O(\tmp_2_i_reg_851[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_17 
       (.I0(ret_V_1_reg_807[19]),
        .I1(\or_cond4_i_reg_887[0]_i_11_n_0 ),
        .I2(ret_V_1_reg_807[18]),
        .I3(\t_V_1_reg_244_reg_n_0_[18] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[18]),
        .O(\tmp_2_i_reg_851[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_18 
       (.I0(ret_V_1_reg_807[17]),
        .I1(\tmp_3_i_reg_860[0]_i_32_n_0 ),
        .I2(ret_V_1_reg_807[16]),
        .I3(\t_V_1_reg_244_reg_n_0_[16] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[16]),
        .O(\tmp_2_i_reg_851[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_19 
       (.I0(j_V_reg_855_reg[23]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[23] ),
        .I3(ret_V_1_reg_807[23]),
        .I4(\or_cond4_i_reg_887[0]_i_14_n_0 ),
        .I5(ret_V_1_reg_807[22]),
        .O(\tmp_2_i_reg_851[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_20 
       (.I0(j_V_reg_855_reg[21]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[21] ),
        .I3(ret_V_1_reg_807[21]),
        .I4(\or_cond4_i_reg_887[0]_i_13_n_0 ),
        .I5(ret_V_1_reg_807[20]),
        .O(\tmp_2_i_reg_851[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_21 
       (.I0(j_V_reg_855_reg[19]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[19] ),
        .I3(ret_V_1_reg_807[19]),
        .I4(\or_cond4_i_reg_887[0]_i_12_n_0 ),
        .I5(ret_V_1_reg_807[18]),
        .O(\tmp_2_i_reg_851[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_22 
       (.I0(j_V_reg_855_reg[17]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[17] ),
        .I3(ret_V_1_reg_807[17]),
        .I4(\or_cond4_i_reg_887[0]_i_9_n_0 ),
        .I5(ret_V_1_reg_807[16]),
        .O(\tmp_2_i_reg_851[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_24 
       (.I0(ret_V_1_reg_807[15]),
        .I1(\or_cond4_i_reg_887[0]_i_26_n_0 ),
        .I2(ret_V_1_reg_807[14]),
        .I3(\t_V_1_reg_244_reg_n_0_[14] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[14]),
        .O(\tmp_2_i_reg_851[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_25 
       (.I0(ret_V_1_reg_807[13]),
        .I1(\or_cond4_i_reg_887[0]_i_24_n_0 ),
        .I2(ret_V_1_reg_807[12]),
        .I3(\t_V_1_reg_244_reg_n_0_[12] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[12]),
        .O(\tmp_2_i_reg_851[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_2_i_reg_851[0]_i_26 
       (.I0(ret_V_1_reg_807[11]),
        .I1(\t_V_1_reg_244_reg_n_0_[11] ),
        .I2(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I3(j_V_reg_855_reg[11]),
        .I4(ret_V_1_reg_807[10]),
        .I5(p_0_in[10]),
        .O(\tmp_2_i_reg_851[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_27 
       (.I0(ret_V_1_reg_807[9]),
        .I1(p_0_in[9]),
        .I2(ret_V_1_reg_807[8]),
        .I3(\t_V_1_reg_244_reg_n_0_[8] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[8]),
        .O(\tmp_2_i_reg_851[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_28 
       (.I0(j_V_reg_855_reg[15]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[15] ),
        .I3(ret_V_1_reg_807[15]),
        .I4(\or_cond4_i_reg_887[0]_i_25_n_0 ),
        .I5(ret_V_1_reg_807[14]),
        .O(\tmp_2_i_reg_851[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_29 
       (.I0(j_V_reg_855_reg[13]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[13] ),
        .I3(ret_V_1_reg_807[13]),
        .I4(\tmp_3_i_reg_860[0]_i_41_n_0 ),
        .I5(ret_V_1_reg_807[12]),
        .O(\tmp_2_i_reg_851[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_30 
       (.I0(j_V_reg_855_reg[11]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[11] ),
        .I3(ret_V_1_reg_807[11]),
        .I4(p_0_in[10]),
        .I5(ret_V_1_reg_807[10]),
        .O(\tmp_2_i_reg_851[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_31 
       (.I0(j_V_reg_855_reg[9]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[9] ),
        .I3(ret_V_1_reg_807[9]),
        .I4(p_0_in[8]),
        .I5(ret_V_1_reg_807[8]),
        .O(\tmp_2_i_reg_851[0]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_32 
       (.I0(ret_V_1_reg_807[7]),
        .I1(p_0_in[7]),
        .I2(ret_V_1_reg_807[6]),
        .I3(\t_V_1_reg_244_reg_n_0_[6] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[6]),
        .O(\tmp_2_i_reg_851[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_33 
       (.I0(ret_V_1_reg_807[5]),
        .I1(p_0_in[5]),
        .I2(ret_V_1_reg_807[4]),
        .I3(\t_V_1_reg_244_reg_n_0_[4] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[4]),
        .O(\tmp_2_i_reg_851[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_34 
       (.I0(ret_V_1_reg_807[3]),
        .I1(p_0_in[3]),
        .I2(ret_V_1_reg_807[2]),
        .I3(\t_V_1_reg_244_reg_n_0_[2] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[2]),
        .O(\tmp_2_i_reg_851[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_35 
       (.I0(ret_V_1_reg_807[1]),
        .I1(p_0_in[1]),
        .I2(ret_V_1_reg_807[0]),
        .I3(\t_V_1_reg_244_reg_n_0_[0] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[0]),
        .O(\tmp_2_i_reg_851[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_36 
       (.I0(j_V_reg_855_reg[7]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[7] ),
        .I3(ret_V_1_reg_807[7]),
        .I4(p_0_in[6]),
        .I5(ret_V_1_reg_807[6]),
        .O(\tmp_2_i_reg_851[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_37 
       (.I0(j_V_reg_855_reg[5]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[5] ),
        .I3(ret_V_1_reg_807[5]),
        .I4(p_0_in[4]),
        .I5(ret_V_1_reg_807[4]),
        .O(\tmp_2_i_reg_851[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_2_i_reg_851[0]_i_38 
       (.I0(j_V_reg_855_reg[3]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[3] ),
        .I3(ret_V_1_reg_807[3]),
        .I4(p_0_in[2]),
        .I5(ret_V_1_reg_807[2]),
        .O(\tmp_2_i_reg_851[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_2_i_reg_851[0]_i_39 
       (.I0(p_0_in[1]),
        .I1(ret_V_1_reg_807[1]),
        .I2(j_V_reg_855_reg[0]),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(\t_V_1_reg_244_reg_n_0_[0] ),
        .I5(ret_V_1_reg_807[0]),
        .O(\tmp_2_i_reg_851[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_2_i_reg_851[0]_i_4 
       (.I0(ret_V_1_reg_807[32]),
        .O(\tmp_2_i_reg_851[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_6 
       (.I0(ret_V_1_reg_807[31]),
        .I1(\or_cond4_i_reg_887[0]_i_17_n_0 ),
        .I2(ret_V_1_reg_807[30]),
        .I3(\t_V_1_reg_244_reg_n_0_[30] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[30]),
        .O(\tmp_2_i_reg_851[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_7 
       (.I0(ret_V_1_reg_807[29]),
        .I1(\or_cond4_i_reg_887[0]_i_16_n_0 ),
        .I2(ret_V_1_reg_807[28]),
        .I3(\t_V_1_reg_244_reg_n_0_[28] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[28]),
        .O(\tmp_2_i_reg_851[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_8 
       (.I0(ret_V_1_reg_807[27]),
        .I1(\or_cond4_i_reg_887[0]_i_20_n_0 ),
        .I2(ret_V_1_reg_807[26]),
        .I3(\t_V_1_reg_244_reg_n_0_[26] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[26]),
        .O(\tmp_2_i_reg_851[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_2_i_reg_851[0]_i_9 
       (.I0(ret_V_1_reg_807[25]),
        .I1(\tmp_3_i_reg_860[0]_i_20_n_0 ),
        .I2(ret_V_1_reg_807[24]),
        .I3(\t_V_1_reg_244_reg_n_0_[24] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[24]),
        .O(\tmp_2_i_reg_851[0]_i_9_n_0 ));
  FDRE \tmp_2_i_reg_851_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(tmp_2_i_reg_851),
        .Q(tmp_2_i_reg_851_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_2_i_reg_851_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(tmp_2_i_fu_339_p2),
        .Q(tmp_2_i_reg_851),
        .R(1'b0));
  CARRY4 \tmp_2_i_reg_851_reg[0]_i_14 
       (.CI(\tmp_2_i_reg_851_reg[0]_i_23_n_0 ),
        .CO({\tmp_2_i_reg_851_reg[0]_i_14_n_0 ,\tmp_2_i_reg_851_reg[0]_i_14_n_1 ,\tmp_2_i_reg_851_reg[0]_i_14_n_2 ,\tmp_2_i_reg_851_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_i_reg_851[0]_i_24_n_0 ,\tmp_2_i_reg_851[0]_i_25_n_0 ,\tmp_2_i_reg_851[0]_i_26_n_0 ,\tmp_2_i_reg_851[0]_i_27_n_0 }),
        .O(\NLW_tmp_2_i_reg_851_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\tmp_2_i_reg_851[0]_i_28_n_0 ,\tmp_2_i_reg_851[0]_i_29_n_0 ,\tmp_2_i_reg_851[0]_i_30_n_0 ,\tmp_2_i_reg_851[0]_i_31_n_0 }));
  CARRY4 \tmp_2_i_reg_851_reg[0]_i_2 
       (.CI(\tmp_2_i_reg_851_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_2_i_reg_851_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_2_i_fu_339_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ret_V_1_reg_807[32]}),
        .O(\NLW_tmp_2_i_reg_851_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_2_i_reg_851[0]_i_4_n_0 }));
  CARRY4 \tmp_2_i_reg_851_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\tmp_2_i_reg_851_reg[0]_i_23_n_0 ,\tmp_2_i_reg_851_reg[0]_i_23_n_1 ,\tmp_2_i_reg_851_reg[0]_i_23_n_2 ,\tmp_2_i_reg_851_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_i_reg_851[0]_i_32_n_0 ,\tmp_2_i_reg_851[0]_i_33_n_0 ,\tmp_2_i_reg_851[0]_i_34_n_0 ,\tmp_2_i_reg_851[0]_i_35_n_0 }),
        .O(\NLW_tmp_2_i_reg_851_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\tmp_2_i_reg_851[0]_i_36_n_0 ,\tmp_2_i_reg_851[0]_i_37_n_0 ,\tmp_2_i_reg_851[0]_i_38_n_0 ,\tmp_2_i_reg_851[0]_i_39_n_0 }));
  CARRY4 \tmp_2_i_reg_851_reg[0]_i_3 
       (.CI(\tmp_2_i_reg_851_reg[0]_i_5_n_0 ),
        .CO({\tmp_2_i_reg_851_reg[0]_i_3_n_0 ,\tmp_2_i_reg_851_reg[0]_i_3_n_1 ,\tmp_2_i_reg_851_reg[0]_i_3_n_2 ,\tmp_2_i_reg_851_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_i_reg_851[0]_i_6_n_0 ,\tmp_2_i_reg_851[0]_i_7_n_0 ,\tmp_2_i_reg_851[0]_i_8_n_0 ,\tmp_2_i_reg_851[0]_i_9_n_0 }),
        .O(\NLW_tmp_2_i_reg_851_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_2_i_reg_851[0]_i_10_n_0 ,\tmp_2_i_reg_851[0]_i_11_n_0 ,\tmp_2_i_reg_851[0]_i_12_n_0 ,\tmp_2_i_reg_851[0]_i_13_n_0 }));
  CARRY4 \tmp_2_i_reg_851_reg[0]_i_5 
       (.CI(\tmp_2_i_reg_851_reg[0]_i_14_n_0 ),
        .CO({\tmp_2_i_reg_851_reg[0]_i_5_n_0 ,\tmp_2_i_reg_851_reg[0]_i_5_n_1 ,\tmp_2_i_reg_851_reg[0]_i_5_n_2 ,\tmp_2_i_reg_851_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_i_reg_851[0]_i_15_n_0 ,\tmp_2_i_reg_851[0]_i_16_n_0 ,\tmp_2_i_reg_851[0]_i_17_n_0 ,\tmp_2_i_reg_851[0]_i_18_n_0 }),
        .O(\NLW_tmp_2_i_reg_851_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_2_i_reg_851[0]_i_19_n_0 ,\tmp_2_i_reg_851[0]_i_20_n_0 ,\tmp_2_i_reg_851[0]_i_21_n_0 ,\tmp_2_i_reg_851[0]_i_22_n_0 }));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_2_reg_891[13]_i_10 
       (.I0(sel0[25]),
        .I1(sel0[15]),
        .I2(sel0[20]),
        .I3(sel0[12]),
        .O(\tmp_2_reg_891[13]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_2_reg_891[13]_i_11 
       (.I0(tmp_18_fu_468_p4[9]),
        .I1(tmp_18_fu_468_p4[8]),
        .I2(sel0[17]),
        .I3(sel0[10]),
        .O(\tmp_2_reg_891[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_2_reg_891[13]_i_12 
       (.I0(sel0[13]),
        .I1(sel0[27]),
        .I2(tmp_18_fu_468_p4[5]),
        .I3(sel0[14]),
        .I4(\tmp_2_reg_891[13]_i_27_n_0 ),
        .O(\tmp_2_reg_891[13]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hBFBFBFBFBF00BFBF)) 
    \tmp_2_reg_891[13]_i_2 
       (.I0(grad_gd_data_stream_s_empty_n),
        .I1(or_cond_i_reg_867),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .I3(suppressed_data_stre_full_n),
        .I4(ap_enable_reg_pp0_iter3_reg_n_0),
        .I5(or_cond4_i_reg_887_pp0_iter2_reg),
        .O(ap_block_pp0_stage0_subdone4_in));
  LUT4 #(
    .INIT(16'hB222)) 
    \tmp_2_reg_891[13]_i_21 
       (.I0(out_pixel_val_2_cast_fu_458_p4[13]),
        .I1(\tmp_2_reg_891[13]_i_50_n_0 ),
        .I2(\tmp_2_reg_891[13]_i_51_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[12]),
        .O(\tmp_2_reg_891[13]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'hB222)) 
    \tmp_2_reg_891[13]_i_22 
       (.I0(out_pixel_val_2_cast_fu_458_p4[11]),
        .I1(\tmp_2_reg_891[13]_i_52_n_0 ),
        .I2(\tmp_2_reg_891[13]_i_53_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[10]),
        .O(\tmp_2_reg_891[13]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'hE888)) 
    \tmp_2_reg_891[13]_i_23 
       (.I0(out_pixel_val_2_cast_fu_458_p4[9]),
        .I1(\tmp_2_reg_891[13]_i_54_n_0 ),
        .I2(\tmp_2_reg_891[13]_i_55_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[8]),
        .O(\tmp_2_reg_891[13]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \tmp_2_reg_891[13]_i_24 
       (.I0(\tmp_2_reg_891[13]_i_50_n_0 ),
        .I1(out_pixel_val_2_cast_fu_458_p4[13]),
        .I2(\tmp_2_reg_891[13]_i_51_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[12]),
        .O(\tmp_2_reg_891[13]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h0990)) 
    \tmp_2_reg_891[13]_i_25 
       (.I0(\tmp_2_reg_891[13]_i_52_n_0 ),
        .I1(out_pixel_val_2_cast_fu_458_p4[11]),
        .I2(\tmp_2_reg_891[13]_i_53_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[10]),
        .O(\tmp_2_reg_891[13]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h0660)) 
    \tmp_2_reg_891[13]_i_26 
       (.I0(\tmp_2_reg_891[13]_i_54_n_0 ),
        .I1(out_pixel_val_2_cast_fu_458_p4[9]),
        .I2(\tmp_2_reg_891[13]_i_55_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[8]),
        .O(\tmp_2_reg_891[13]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_2_reg_891[13]_i_27 
       (.I0(sel0[22]),
        .I1(sel0[18]),
        .I2(sel0[26]),
        .I3(tmp_18_fu_468_p4[2]),
        .O(\tmp_2_reg_891[13]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_2_reg_891[13]_i_4 
       (.I0(\tmp_2_reg_891[13]_i_8_n_0 ),
        .I1(\tmp_2_reg_891[13]_i_9_n_0 ),
        .I2(\tmp_2_reg_891[13]_i_10_n_0 ),
        .I3(tmp_18_fu_468_p4[0]),
        .I4(sel0[28]),
        .I5(tmp_18_fu_468_p4[7]),
        .O(\tmp_2_reg_891[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hF440)) 
    \tmp_2_reg_891[13]_i_42 
       (.I0(\tmp_2_reg_891[13]_i_64_n_0 ),
        .I1(out_pixel_val_2_cast_fu_458_p4[6]),
        .I2(out_pixel_val_2_cast_fu_458_p4[7]),
        .I3(\tmp_2_reg_891[13]_i_65_n_0 ),
        .O(\tmp_2_reg_891[13]_i_42_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_2_reg_891[13]_i_43 
       (.I0(out_pixel_val_2_cast_fu_458_p4[5]),
        .I1(\tmp_2_reg_891[13]_i_66_n_0 ),
        .I2(out_pixel_val_2_cast_fu_458_p4[4]),
        .I3(\tmp_2_reg_891[13]_i_67_n_0 ),
        .O(\tmp_2_reg_891[13]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_2_reg_891[13]_i_44 
       (.I0(out_pixel_val_2_cast_fu_458_p4[3]),
        .I1(\tmp_2_reg_891[13]_i_68_n_0 ),
        .I2(out_pixel_val_2_cast_fu_458_p4[2]),
        .I3(\tmp_2_reg_891[13]_i_69_n_0 ),
        .O(\tmp_2_reg_891[13]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hF440)) 
    \tmp_2_reg_891[13]_i_45 
       (.I0(\tmp_2_reg_891[13]_i_70_n_0 ),
        .I1(out_pixel_val_2_cast_fu_458_p4[0]),
        .I2(out_pixel_val_2_cast_fu_458_p4[1]),
        .I3(\tmp_2_reg_891[13]_i_71_n_0 ),
        .O(\tmp_2_reg_891[13]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \tmp_2_reg_891[13]_i_46 
       (.I0(\tmp_2_reg_891[13]_i_65_n_0 ),
        .I1(out_pixel_val_2_cast_fu_458_p4[7]),
        .I2(\tmp_2_reg_891[13]_i_64_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[6]),
        .O(\tmp_2_reg_891[13]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_891[13]_i_47 
       (.I0(\tmp_2_reg_891[13]_i_66_n_0 ),
        .I1(out_pixel_val_2_cast_fu_458_p4[5]),
        .I2(\tmp_2_reg_891[13]_i_67_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[4]),
        .O(\tmp_2_reg_891[13]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_891[13]_i_48 
       (.I0(\tmp_2_reg_891[13]_i_68_n_0 ),
        .I1(out_pixel_val_2_cast_fu_458_p4[3]),
        .I2(\tmp_2_reg_891[13]_i_69_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[2]),
        .O(\tmp_2_reg_891[13]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h6006)) 
    \tmp_2_reg_891[13]_i_49 
       (.I0(\tmp_2_reg_891[13]_i_71_n_0 ),
        .I1(out_pixel_val_2_cast_fu_458_p4[1]),
        .I2(\tmp_2_reg_891[13]_i_70_n_0 ),
        .I3(out_pixel_val_2_cast_fu_458_p4[0]),
        .O(\tmp_2_reg_891[13]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_2_reg_891[13]_i_5 
       (.I0(\tmp_2_reg_891[13]_i_11_n_0 ),
        .I1(sel0[23]),
        .I2(tmp_18_fu_468_p4[1]),
        .I3(sel0[29]),
        .I4(sel0[19]),
        .I5(\tmp_2_reg_891[13]_i_12_n_0 ),
        .O(\tmp_2_reg_891[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_50 
       (.I0(win_val_0_1_1_fu_140[15]),
        .I1(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I3(win_val_1_1_1_fu_148[15]),
        .I4(win_val_2_1_fu_152[15]),
        .I5(win_val_0_0_0_win_va_fu_447_p3[15]),
        .O(\tmp_2_reg_891[13]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \tmp_2_reg_891[13]_i_51 
       (.I0(win_val_0_0_0_win_va_fu_447_p3[14]),
        .I1(win_val_2_1_fu_152[14]),
        .I2(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I3(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I4(win_val_0_1_1_fu_140[14]),
        .I5(win_val_1_1_1_fu_148[14]),
        .O(\tmp_2_reg_891[13]_i_51_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_52 
       (.I0(win_val_0_1_1_fu_140[13]),
        .I1(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I3(win_val_1_1_1_fu_148[13]),
        .I4(win_val_2_1_fu_152[13]),
        .I5(win_val_0_0_0_win_va_fu_447_p3[13]),
        .O(\tmp_2_reg_891[13]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \tmp_2_reg_891[13]_i_53 
       (.I0(win_val_0_0_0_win_va_fu_447_p3[12]),
        .I1(win_val_2_1_fu_152[12]),
        .I2(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I3(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I4(win_val_0_1_1_fu_140[12]),
        .I5(win_val_1_1_1_fu_148[12]),
        .O(\tmp_2_reg_891[13]_i_53_n_0 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \tmp_2_reg_891[13]_i_54 
       (.I0(win_val_0_0_0_win_va_fu_447_p3[11]),
        .I1(win_val_2_1_fu_152[11]),
        .I2(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I3(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I4(win_val_0_1_1_fu_140[11]),
        .I5(win_val_1_1_1_fu_148[11]),
        .O(\tmp_2_reg_891[13]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \tmp_2_reg_891[13]_i_55 
       (.I0(win_val_0_0_0_win_va_fu_447_p3[10]),
        .I1(win_val_2_1_fu_152[10]),
        .I2(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I3(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I4(win_val_0_1_1_fu_140[10]),
        .I5(win_val_1_1_1_fu_148[10]),
        .O(\tmp_2_reg_891[13]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_64 
       (.I0(win_val_0_1_1_fu_140[8]),
        .I1(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I3(win_val_1_1_1_fu_148[8]),
        .I4(win_val_2_1_fu_152[8]),
        .I5(win_val_0_0_0_win_va_fu_447_p3[8]),
        .O(\tmp_2_reg_891[13]_i_64_n_0 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \tmp_2_reg_891[13]_i_65 
       (.I0(win_val_0_0_0_win_va_fu_447_p3[9]),
        .I1(win_val_2_1_fu_152[9]),
        .I2(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I3(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I4(win_val_0_1_1_fu_140[9]),
        .I5(win_val_1_1_1_fu_148[9]),
        .O(\tmp_2_reg_891[13]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_66 
       (.I0(win_val_0_1_1_fu_140[7]),
        .I1(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I3(win_val_1_1_1_fu_148[7]),
        .I4(win_val_2_1_fu_152[7]),
        .I5(win_val_0_0_0_win_va_fu_447_p3[7]),
        .O(\tmp_2_reg_891[13]_i_66_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_67 
       (.I0(win_val_0_1_1_fu_140[6]),
        .I1(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I3(win_val_1_1_1_fu_148[6]),
        .I4(win_val_2_1_fu_152[6]),
        .I5(win_val_0_0_0_win_va_fu_447_p3[6]),
        .O(\tmp_2_reg_891[13]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_68 
       (.I0(win_val_0_1_1_fu_140[5]),
        .I1(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I3(win_val_1_1_1_fu_148[5]),
        .I4(win_val_2_1_fu_152[5]),
        .I5(win_val_0_0_0_win_va_fu_447_p3[5]),
        .O(\tmp_2_reg_891[13]_i_68_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_69 
       (.I0(win_val_0_1_1_fu_140[4]),
        .I1(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I3(win_val_1_1_1_fu_148[4]),
        .I4(win_val_2_1_fu_152[4]),
        .I5(win_val_0_0_0_win_va_fu_447_p3[4]),
        .O(\tmp_2_reg_891[13]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_70 
       (.I0(win_val_0_1_1_fu_140[2]),
        .I1(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I2(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I3(win_val_1_1_1_fu_148[2]),
        .I4(win_val_2_1_fu_152[2]),
        .I5(win_val_0_0_0_win_va_fu_447_p3[2]),
        .O(\tmp_2_reg_891[13]_i_70_n_0 ));
  LUT6 #(
    .INIT(64'h0530F530053FF53F)) 
    \tmp_2_reg_891[13]_i_71 
       (.I0(win_val_0_0_0_win_va_fu_447_p3[3]),
        .I1(win_val_2_1_fu_152[3]),
        .I2(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .I3(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .I4(win_val_0_1_1_fu_140[3]),
        .I5(win_val_1_1_1_fu_148[3]),
        .O(\tmp_2_reg_891[13]_i_71_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_2_reg_891[13]_i_8 
       (.I0(sel0[24]),
        .I1(tmp_18_fu_468_p4[6]),
        .I2(sel0[30]),
        .I3(tmp_18_fu_468_p4[3]),
        .O(\tmp_2_reg_891[13]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_2_reg_891[13]_i_9 
       (.I0(sel0[21]),
        .I1(sel0[16]),
        .I2(sel0[11]),
        .I3(tmp_18_fu_468_p4[4]),
        .O(\tmp_2_reg_891[13]_i_9_n_0 ));
  FDRE \tmp_2_reg_891_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[0]),
        .Q(\tmp_2_reg_891_reg[13]_0 [0]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[10]),
        .Q(\tmp_2_reg_891_reg[13]_0 [10]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[11]),
        .Q(\tmp_2_reg_891_reg[13]_0 [11]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[12]),
        .Q(\tmp_2_reg_891_reg[13]_0 [12]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[13]),
        .Q(\tmp_2_reg_891_reg[13]_0 [13]),
        .R(tmp_2_reg_891));
  CARRY4 \tmp_2_reg_891_reg[13]_i_20 
       (.CI(1'b0),
        .CO({\tmp_2_reg_891_reg[13]_i_20_n_0 ,\tmp_2_reg_891_reg[13]_i_20_n_1 ,\tmp_2_reg_891_reg[13]_i_20_n_2 ,\tmp_2_reg_891_reg[13]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_891[13]_i_42_n_0 ,\tmp_2_reg_891[13]_i_43_n_0 ,\tmp_2_reg_891[13]_i_44_n_0 ,\tmp_2_reg_891[13]_i_45_n_0 }),
        .O(\NLW_tmp_2_reg_891_reg[13]_i_20_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_891[13]_i_46_n_0 ,\tmp_2_reg_891[13]_i_47_n_0 ,\tmp_2_reg_891[13]_i_48_n_0 ,\tmp_2_reg_891[13]_i_49_n_0 }));
  CARRY4 \tmp_2_reg_891_reg[13]_i_7 
       (.CI(\tmp_2_reg_891_reg[13]_i_20_n_0 ),
        .CO({\NLW_tmp_2_reg_891_reg[13]_i_7_CO_UNCONNECTED [3],tmp_21_i_fu_663_p2,\tmp_2_reg_891_reg[13]_i_7_n_2 ,\tmp_2_reg_891_reg[13]_i_7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_2_reg_891[13]_i_21_n_0 ,\tmp_2_reg_891[13]_i_22_n_0 ,\tmp_2_reg_891[13]_i_23_n_0 }),
        .O(\NLW_tmp_2_reg_891_reg[13]_i_7_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_2_reg_891[13]_i_24_n_0 ,\tmp_2_reg_891[13]_i_25_n_0 ,\tmp_2_reg_891[13]_i_26_n_0 }));
  FDRE \tmp_2_reg_891_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[1]),
        .Q(\tmp_2_reg_891_reg[13]_0 [1]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[2]),
        .Q(\tmp_2_reg_891_reg[13]_0 [2]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[3]),
        .Q(\tmp_2_reg_891_reg[13]_0 [3]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[4]),
        .Q(\tmp_2_reg_891_reg[13]_0 [4]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[5]),
        .Q(\tmp_2_reg_891_reg[13]_0 [5]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[6]),
        .Q(\tmp_2_reg_891_reg[13]_0 [6]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[7]),
        .Q(\tmp_2_reg_891_reg[13]_0 [7]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[8]),
        .Q(\tmp_2_reg_891_reg[13]_0 [8]),
        .R(tmp_2_reg_891));
  FDRE \tmp_2_reg_891_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone4_in),
        .D(out_pixel_val_2_cast_fu_458_p4[9]),
        .Q(\tmp_2_reg_891_reg[13]_0 [9]),
        .R(tmp_2_reg_891));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_10 
       (.I0(j_V_reg_855_reg[25]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[25] ),
        .I3(cols_V_reg_797[25]),
        .I4(\or_cond4_i_reg_887[0]_i_21_n_0 ),
        .I5(cols_V_reg_797[24]),
        .O(\tmp_3_i_reg_860[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_12 
       (.I0(cols_V_reg_797[23]),
        .I1(\or_cond4_i_reg_887[0]_i_15_n_0 ),
        .I2(cols_V_reg_797[22]),
        .I3(\t_V_1_reg_244_reg_n_0_[22] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[22]),
        .O(\tmp_3_i_reg_860[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h888888E8E8E888E8)) 
    \tmp_3_i_reg_860[0]_i_13 
       (.I0(cols_V_reg_797[21]),
        .I1(\tmp_3_i_reg_860[0]_i_31_n_0 ),
        .I2(cols_V_reg_797[20]),
        .I3(\t_V_1_reg_244_reg_n_0_[20] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[20]),
        .O(\tmp_3_i_reg_860[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_14 
       (.I0(cols_V_reg_797[19]),
        .I1(\or_cond4_i_reg_887[0]_i_11_n_0 ),
        .I2(cols_V_reg_797[18]),
        .I3(\t_V_1_reg_244_reg_n_0_[18] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[18]),
        .O(\tmp_3_i_reg_860[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_15 
       (.I0(cols_V_reg_797[17]),
        .I1(\tmp_3_i_reg_860[0]_i_32_n_0 ),
        .I2(cols_V_reg_797[16]),
        .I3(\t_V_1_reg_244_reg_n_0_[16] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[16]),
        .O(\tmp_3_i_reg_860[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_16 
       (.I0(j_V_reg_855_reg[23]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[23] ),
        .I3(cols_V_reg_797[23]),
        .I4(\or_cond4_i_reg_887[0]_i_14_n_0 ),
        .I5(cols_V_reg_797[22]),
        .O(\tmp_3_i_reg_860[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_17 
       (.I0(j_V_reg_855_reg[21]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[21] ),
        .I3(cols_V_reg_797[21]),
        .I4(\or_cond4_i_reg_887[0]_i_13_n_0 ),
        .I5(cols_V_reg_797[20]),
        .O(\tmp_3_i_reg_860[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_18 
       (.I0(j_V_reg_855_reg[19]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[19] ),
        .I3(cols_V_reg_797[19]),
        .I4(\or_cond4_i_reg_887[0]_i_12_n_0 ),
        .I5(cols_V_reg_797[18]),
        .O(\tmp_3_i_reg_860[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_19 
       (.I0(j_V_reg_855_reg[17]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[17] ),
        .I3(cols_V_reg_797[17]),
        .I4(\or_cond4_i_reg_887[0]_i_9_n_0 ),
        .I5(cols_V_reg_797[16]),
        .O(\tmp_3_i_reg_860[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_i_reg_860[0]_i_20 
       (.I0(j_V_reg_855_reg[25]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[25] ),
        .O(\tmp_3_i_reg_860[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_i_reg_860[0]_i_21 
       (.I0(j_V_reg_855_reg[28]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[28] ),
        .O(\tmp_3_i_reg_860[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_23 
       (.I0(cols_V_reg_797[15]),
        .I1(\or_cond4_i_reg_887[0]_i_26_n_0 ),
        .I2(cols_V_reg_797[14]),
        .I3(\t_V_1_reg_244_reg_n_0_[14] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[14]),
        .O(\tmp_3_i_reg_860[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_24 
       (.I0(cols_V_reg_797[13]),
        .I1(\or_cond4_i_reg_887[0]_i_24_n_0 ),
        .I2(cols_V_reg_797[12]),
        .I3(\t_V_1_reg_244_reg_n_0_[12] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[12]),
        .O(\tmp_3_i_reg_860[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h02A202A2ABFB02A2)) 
    \tmp_3_i_reg_860[0]_i_25 
       (.I0(cols_V_reg_797[11]),
        .I1(\t_V_1_reg_244_reg_n_0_[11] ),
        .I2(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I3(j_V_reg_855_reg[11]),
        .I4(cols_V_reg_797[10]),
        .I5(p_0_in[10]),
        .O(\tmp_3_i_reg_860[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_26 
       (.I0(cols_V_reg_797[9]),
        .I1(p_0_in[9]),
        .I2(cols_V_reg_797[8]),
        .I3(\t_V_1_reg_244_reg_n_0_[8] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[8]),
        .O(\tmp_3_i_reg_860[0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_27 
       (.I0(j_V_reg_855_reg[15]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[15] ),
        .I3(cols_V_reg_797[15]),
        .I4(\or_cond4_i_reg_887[0]_i_25_n_0 ),
        .I5(cols_V_reg_797[14]),
        .O(\tmp_3_i_reg_860[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_28 
       (.I0(j_V_reg_855_reg[13]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[13] ),
        .I3(cols_V_reg_797[13]),
        .I4(\tmp_3_i_reg_860[0]_i_41_n_0 ),
        .I5(cols_V_reg_797[12]),
        .O(\tmp_3_i_reg_860[0]_i_28_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_29 
       (.I0(j_V_reg_855_reg[11]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[11] ),
        .I3(cols_V_reg_797[11]),
        .I4(p_0_in[10]),
        .I5(cols_V_reg_797[10]),
        .O(\tmp_3_i_reg_860[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_3 
       (.I0(cols_V_reg_797[31]),
        .I1(\or_cond4_i_reg_887[0]_i_17_n_0 ),
        .I2(cols_V_reg_797[30]),
        .I3(\t_V_1_reg_244_reg_n_0_[30] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[30]),
        .O(\tmp_3_i_reg_860[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_30 
       (.I0(j_V_reg_855_reg[9]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[9] ),
        .I3(cols_V_reg_797[9]),
        .I4(p_0_in[8]),
        .I5(cols_V_reg_797[8]),
        .O(\tmp_3_i_reg_860[0]_i_30_n_0 ));
  LUT5 #(
    .INIT(32'h40007FFF)) 
    \tmp_3_i_reg_860[0]_i_31 
       (.I0(j_V_reg_855_reg[21]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[21] ),
        .O(\tmp_3_i_reg_860[0]_i_31_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_i_reg_860[0]_i_32 
       (.I0(j_V_reg_855_reg[17]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[17] ),
        .O(\tmp_3_i_reg_860[0]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_33 
       (.I0(cols_V_reg_797[7]),
        .I1(p_0_in[7]),
        .I2(cols_V_reg_797[6]),
        .I3(\t_V_1_reg_244_reg_n_0_[6] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[6]),
        .O(\tmp_3_i_reg_860[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_34 
       (.I0(cols_V_reg_797[5]),
        .I1(p_0_in[5]),
        .I2(cols_V_reg_797[4]),
        .I3(\t_V_1_reg_244_reg_n_0_[4] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[4]),
        .O(\tmp_3_i_reg_860[0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_35 
       (.I0(cols_V_reg_797[3]),
        .I1(p_0_in[3]),
        .I2(cols_V_reg_797[2]),
        .I3(\t_V_1_reg_244_reg_n_0_[2] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[2]),
        .O(\tmp_3_i_reg_860[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_36 
       (.I0(cols_V_reg_797[1]),
        .I1(p_0_in[1]),
        .I2(cols_V_reg_797[0]),
        .I3(\t_V_1_reg_244_reg_n_0_[0] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[0]),
        .O(\tmp_3_i_reg_860[0]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_37 
       (.I0(j_V_reg_855_reg[7]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[7] ),
        .I3(cols_V_reg_797[7]),
        .I4(p_0_in[6]),
        .I5(cols_V_reg_797[6]),
        .O(\tmp_3_i_reg_860[0]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_38 
       (.I0(j_V_reg_855_reg[5]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[5] ),
        .I3(cols_V_reg_797[5]),
        .I4(p_0_in[4]),
        .I5(cols_V_reg_797[4]),
        .O(\tmp_3_i_reg_860[0]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_39 
       (.I0(j_V_reg_855_reg[3]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[3] ),
        .I3(cols_V_reg_797[3]),
        .I4(p_0_in[2]),
        .I5(cols_V_reg_797[2]),
        .O(\tmp_3_i_reg_860[0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_4 
       (.I0(cols_V_reg_797[29]),
        .I1(\or_cond4_i_reg_887[0]_i_16_n_0 ),
        .I2(cols_V_reg_797[28]),
        .I3(\t_V_1_reg_244_reg_n_0_[28] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[28]),
        .O(\tmp_3_i_reg_860[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h9099900009000999)) 
    \tmp_3_i_reg_860[0]_i_40 
       (.I0(p_0_in[1]),
        .I1(cols_V_reg_797[1]),
        .I2(j_V_reg_855_reg[0]),
        .I3(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I4(\t_V_1_reg_244_reg_n_0_[0] ),
        .I5(cols_V_reg_797[0]),
        .O(\tmp_3_i_reg_860[0]_i_40_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \tmp_3_i_reg_860[0]_i_41 
       (.I0(j_V_reg_855_reg[12]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(tmp_2_i_reg_851),
        .I3(ap_CS_fsm_pp0_stage0),
        .I4(\t_V_1_reg_244_reg_n_0_[12] ),
        .O(\tmp_3_i_reg_860[0]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_5 
       (.I0(cols_V_reg_797[27]),
        .I1(\or_cond4_i_reg_887[0]_i_20_n_0 ),
        .I2(cols_V_reg_797[26]),
        .I3(\t_V_1_reg_244_reg_n_0_[26] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[26]),
        .O(\tmp_3_i_reg_860[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h222222B2B2B222B2)) 
    \tmp_3_i_reg_860[0]_i_6 
       (.I0(cols_V_reg_797[25]),
        .I1(\tmp_3_i_reg_860[0]_i_20_n_0 ),
        .I2(cols_V_reg_797[24]),
        .I3(\t_V_1_reg_244_reg_n_0_[24] ),
        .I4(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I5(j_V_reg_855_reg[24]),
        .O(\tmp_3_i_reg_860[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_7 
       (.I0(j_V_reg_855_reg[31]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[31] ),
        .I3(cols_V_reg_797[31]),
        .I4(\or_cond4_i_reg_887[0]_i_18_n_0 ),
        .I5(cols_V_reg_797[30]),
        .O(\tmp_3_i_reg_860[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_8 
       (.I0(j_V_reg_855_reg[29]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[29] ),
        .I3(cols_V_reg_797[29]),
        .I4(\tmp_3_i_reg_860[0]_i_21_n_0 ),
        .I5(cols_V_reg_797[28]),
        .O(\tmp_3_i_reg_860[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hB84700000000B847)) 
    \tmp_3_i_reg_860[0]_i_9 
       (.I0(j_V_reg_855_reg[27]),
        .I1(\or_cond4_i_reg_887[0]_i_10_n_0 ),
        .I2(\t_V_1_reg_244_reg_n_0_[27] ),
        .I3(cols_V_reg_797[27]),
        .I4(\or_cond4_i_reg_887[0]_i_19_n_0 ),
        .I5(cols_V_reg_797[26]),
        .O(\tmp_3_i_reg_860[0]_i_9_n_0 ));
  FDRE \tmp_3_i_reg_860_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(p_8_in),
        .D(tmp_3_i_reg_860),
        .Q(tmp_3_i_reg_860_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_3_i_reg_860_reg[0] 
       (.C(ap_clk),
        .CE(or_cond4_i_reg_8870),
        .D(tmp_3_i_fu_350_p2),
        .Q(tmp_3_i_reg_860),
        .R(1'b0));
  CARRY4 \tmp_3_i_reg_860_reg[0]_i_1 
       (.CI(\tmp_3_i_reg_860_reg[0]_i_2_n_0 ),
        .CO({tmp_3_i_fu_350_p2,\tmp_3_i_reg_860_reg[0]_i_1_n_1 ,\tmp_3_i_reg_860_reg[0]_i_1_n_2 ,\tmp_3_i_reg_860_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_i_reg_860[0]_i_3_n_0 ,\tmp_3_i_reg_860[0]_i_4_n_0 ,\tmp_3_i_reg_860[0]_i_5_n_0 ,\tmp_3_i_reg_860[0]_i_6_n_0 }),
        .O(\NLW_tmp_3_i_reg_860_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({\tmp_3_i_reg_860[0]_i_7_n_0 ,\tmp_3_i_reg_860[0]_i_8_n_0 ,\tmp_3_i_reg_860[0]_i_9_n_0 ,\tmp_3_i_reg_860[0]_i_10_n_0 }));
  CARRY4 \tmp_3_i_reg_860_reg[0]_i_11 
       (.CI(\tmp_3_i_reg_860_reg[0]_i_22_n_0 ),
        .CO({\tmp_3_i_reg_860_reg[0]_i_11_n_0 ,\tmp_3_i_reg_860_reg[0]_i_11_n_1 ,\tmp_3_i_reg_860_reg[0]_i_11_n_2 ,\tmp_3_i_reg_860_reg[0]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_i_reg_860[0]_i_23_n_0 ,\tmp_3_i_reg_860[0]_i_24_n_0 ,\tmp_3_i_reg_860[0]_i_25_n_0 ,\tmp_3_i_reg_860[0]_i_26_n_0 }),
        .O(\NLW_tmp_3_i_reg_860_reg[0]_i_11_O_UNCONNECTED [3:0]),
        .S({\tmp_3_i_reg_860[0]_i_27_n_0 ,\tmp_3_i_reg_860[0]_i_28_n_0 ,\tmp_3_i_reg_860[0]_i_29_n_0 ,\tmp_3_i_reg_860[0]_i_30_n_0 }));
  CARRY4 \tmp_3_i_reg_860_reg[0]_i_2 
       (.CI(\tmp_3_i_reg_860_reg[0]_i_11_n_0 ),
        .CO({\tmp_3_i_reg_860_reg[0]_i_2_n_0 ,\tmp_3_i_reg_860_reg[0]_i_2_n_1 ,\tmp_3_i_reg_860_reg[0]_i_2_n_2 ,\tmp_3_i_reg_860_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_i_reg_860[0]_i_12_n_0 ,\tmp_3_i_reg_860[0]_i_13_n_0 ,\tmp_3_i_reg_860[0]_i_14_n_0 ,\tmp_3_i_reg_860[0]_i_15_n_0 }),
        .O(\NLW_tmp_3_i_reg_860_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_3_i_reg_860[0]_i_16_n_0 ,\tmp_3_i_reg_860[0]_i_17_n_0 ,\tmp_3_i_reg_860[0]_i_18_n_0 ,\tmp_3_i_reg_860[0]_i_19_n_0 }));
  CARRY4 \tmp_3_i_reg_860_reg[0]_i_22 
       (.CI(1'b0),
        .CO({\tmp_3_i_reg_860_reg[0]_i_22_n_0 ,\tmp_3_i_reg_860_reg[0]_i_22_n_1 ,\tmp_3_i_reg_860_reg[0]_i_22_n_2 ,\tmp_3_i_reg_860_reg[0]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_3_i_reg_860[0]_i_33_n_0 ,\tmp_3_i_reg_860[0]_i_34_n_0 ,\tmp_3_i_reg_860[0]_i_35_n_0 ,\tmp_3_i_reg_860[0]_i_36_n_0 }),
        .O(\NLW_tmp_3_i_reg_860_reg[0]_i_22_O_UNCONNECTED [3:0]),
        .S({\tmp_3_i_reg_860[0]_i_37_n_0 ,\tmp_3_i_reg_860[0]_i_38_n_0 ,\tmp_3_i_reg_860[0]_i_39_n_0 ,\tmp_3_i_reg_860[0]_i_40_n_0 }));
  FDRE \tmp_4_i_reg_812_reg[10] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [9]),
        .Q(tmp_4_i_reg_812[10]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[11] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [10]),
        .Q(tmp_4_i_reg_812[11]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[12] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [11]),
        .Q(tmp_4_i_reg_812[12]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[13] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [12]),
        .Q(tmp_4_i_reg_812[13]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[14] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [13]),
        .Q(tmp_4_i_reg_812[14]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[15] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [14]),
        .Q(tmp_4_i_reg_812[15]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[16] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [15]),
        .Q(tmp_4_i_reg_812[16]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[17] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [16]),
        .Q(tmp_4_i_reg_812[17]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[18] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [17]),
        .Q(tmp_4_i_reg_812[18]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[19] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [18]),
        .Q(tmp_4_i_reg_812[19]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[1] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [0]),
        .Q(tmp_4_i_reg_812[1]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[20] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [19]),
        .Q(tmp_4_i_reg_812[20]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[21] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [20]),
        .Q(tmp_4_i_reg_812[21]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[22] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [21]),
        .Q(tmp_4_i_reg_812[22]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[23] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [22]),
        .Q(tmp_4_i_reg_812[23]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[24] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [23]),
        .Q(tmp_4_i_reg_812[24]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[25] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [24]),
        .Q(tmp_4_i_reg_812[25]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[26] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [25]),
        .Q(tmp_4_i_reg_812[26]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[27] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [26]),
        .Q(tmp_4_i_reg_812[27]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[28] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [27]),
        .Q(tmp_4_i_reg_812[28]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[29] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [28]),
        .Q(tmp_4_i_reg_812[29]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[2] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [1]),
        .Q(tmp_4_i_reg_812[2]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[30] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [29]),
        .Q(tmp_4_i_reg_812[30]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[31] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [30]),
        .Q(tmp_4_i_reg_812[31]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[32] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [31]),
        .Q(tmp_4_i_reg_812[32]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[3] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [2]),
        .Q(tmp_4_i_reg_812[3]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[4] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [3]),
        .Q(tmp_4_i_reg_812[4]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[5] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [4]),
        .Q(tmp_4_i_reg_812[5]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[6] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [5]),
        .Q(tmp_4_i_reg_812[6]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[7] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [6]),
        .Q(tmp_4_i_reg_812[7]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[8] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [7]),
        .Q(tmp_4_i_reg_812[8]),
        .R(1'b0));
  FDRE \tmp_4_i_reg_812_reg[9] 
       (.C(ap_clk),
        .CE(nonmax_suppression_U0_gd_cols_V_read),
        .D(\tmp_4_i_reg_812_reg[32]_0 [8]),
        .Q(tmp_4_i_reg_812[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_7_i_reg_831[0]_i_1 
       (.I0(tmp_7_i_fu_303_p2),
        .I1(Q[1]),
        .I2(CO),
        .I3(tmp_7_i_reg_831),
        .O(\tmp_7_i_reg_831[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_10 
       (.I0(sel0__0[26]),
        .I1(rows_V_reg_792[27]),
        .I2(sel0__0[25]),
        .I3(rows_V_reg_792[26]),
        .O(\tmp_7_i_reg_831[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_11 
       (.I0(sel0__0[24]),
        .I1(rows_V_reg_792[25]),
        .I2(sel0__0[23]),
        .I3(rows_V_reg_792[24]),
        .O(\tmp_7_i_reg_831[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_13 
       (.I0(rows_V_reg_792[23]),
        .I1(sel0__0[22]),
        .I2(rows_V_reg_792[22]),
        .I3(sel0__0[21]),
        .O(\tmp_7_i_reg_831[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_14 
       (.I0(rows_V_reg_792[21]),
        .I1(sel0__0[20]),
        .I2(rows_V_reg_792[20]),
        .I3(sel0__0[19]),
        .O(\tmp_7_i_reg_831[0]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_15 
       (.I0(rows_V_reg_792[19]),
        .I1(sel0__0[18]),
        .I2(rows_V_reg_792[18]),
        .I3(sel0__0[17]),
        .O(\tmp_7_i_reg_831[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_16 
       (.I0(rows_V_reg_792[17]),
        .I1(sel0__0[16]),
        .I2(rows_V_reg_792[16]),
        .I3(sel0__0[15]),
        .O(\tmp_7_i_reg_831[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_17 
       (.I0(sel0__0[22]),
        .I1(rows_V_reg_792[23]),
        .I2(sel0__0[21]),
        .I3(rows_V_reg_792[22]),
        .O(\tmp_7_i_reg_831[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_18 
       (.I0(sel0__0[20]),
        .I1(rows_V_reg_792[21]),
        .I2(sel0__0[19]),
        .I3(rows_V_reg_792[20]),
        .O(\tmp_7_i_reg_831[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_19 
       (.I0(sel0__0[18]),
        .I1(rows_V_reg_792[19]),
        .I2(sel0__0[17]),
        .I3(rows_V_reg_792[18]),
        .O(\tmp_7_i_reg_831[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_20 
       (.I0(sel0__0[16]),
        .I1(rows_V_reg_792[17]),
        .I2(sel0__0[15]),
        .I3(rows_V_reg_792[16]),
        .O(\tmp_7_i_reg_831[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_22 
       (.I0(rows_V_reg_792[15]),
        .I1(sel0__0[14]),
        .I2(rows_V_reg_792[14]),
        .I3(sel0__0[13]),
        .O(\tmp_7_i_reg_831[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_23 
       (.I0(rows_V_reg_792[13]),
        .I1(sel0__0[12]),
        .I2(rows_V_reg_792[12]),
        .I3(sel0__0[11]),
        .O(\tmp_7_i_reg_831[0]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_24 
       (.I0(rows_V_reg_792[11]),
        .I1(sel0__0[10]),
        .I2(rows_V_reg_792[10]),
        .I3(sel0__0[9]),
        .O(\tmp_7_i_reg_831[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_25 
       (.I0(rows_V_reg_792[9]),
        .I1(sel0__0[8]),
        .I2(rows_V_reg_792[8]),
        .I3(sel0__0[7]),
        .O(\tmp_7_i_reg_831[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_26 
       (.I0(sel0__0[14]),
        .I1(rows_V_reg_792[15]),
        .I2(sel0__0[13]),
        .I3(rows_V_reg_792[14]),
        .O(\tmp_7_i_reg_831[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_27 
       (.I0(sel0__0[12]),
        .I1(rows_V_reg_792[13]),
        .I2(sel0__0[11]),
        .I3(rows_V_reg_792[12]),
        .O(\tmp_7_i_reg_831[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_28 
       (.I0(sel0__0[10]),
        .I1(rows_V_reg_792[11]),
        .I2(sel0__0[9]),
        .I3(rows_V_reg_792[10]),
        .O(\tmp_7_i_reg_831[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_29 
       (.I0(sel0__0[8]),
        .I1(rows_V_reg_792[9]),
        .I2(sel0__0[7]),
        .I3(rows_V_reg_792[8]),
        .O(\tmp_7_i_reg_831[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_30 
       (.I0(rows_V_reg_792[7]),
        .I1(sel0__0[6]),
        .I2(rows_V_reg_792[6]),
        .I3(sel0__0[5]),
        .O(\tmp_7_i_reg_831[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_31 
       (.I0(rows_V_reg_792[5]),
        .I1(sel0__0[4]),
        .I2(rows_V_reg_792[4]),
        .I3(sel0__0[3]),
        .O(\tmp_7_i_reg_831[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_32 
       (.I0(rows_V_reg_792[3]),
        .I1(sel0__0[2]),
        .I2(rows_V_reg_792[2]),
        .I3(sel0__0[1]),
        .O(\tmp_7_i_reg_831[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_33 
       (.I0(rows_V_reg_792[1]),
        .I1(sel0__0[0]),
        .I2(rows_V_reg_792[0]),
        .I3(\t_V_reg_233_reg_n_0_[0] ),
        .O(\tmp_7_i_reg_831[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_34 
       (.I0(sel0__0[6]),
        .I1(rows_V_reg_792[7]),
        .I2(sel0__0[5]),
        .I3(rows_V_reg_792[6]),
        .O(\tmp_7_i_reg_831[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_35 
       (.I0(sel0__0[4]),
        .I1(rows_V_reg_792[5]),
        .I2(sel0__0[3]),
        .I3(rows_V_reg_792[4]),
        .O(\tmp_7_i_reg_831[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_36 
       (.I0(sel0__0[2]),
        .I1(rows_V_reg_792[3]),
        .I2(sel0__0[1]),
        .I3(rows_V_reg_792[2]),
        .O(\tmp_7_i_reg_831[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_37 
       (.I0(sel0__0[0]),
        .I1(rows_V_reg_792[1]),
        .I2(\t_V_reg_233_reg_n_0_[0] ),
        .I3(rows_V_reg_792[0]),
        .O(\tmp_7_i_reg_831[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_4 
       (.I0(rows_V_reg_792[31]),
        .I1(sel0__0[30]),
        .I2(rows_V_reg_792[30]),
        .I3(sel0__0[29]),
        .O(\tmp_7_i_reg_831[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_5 
       (.I0(rows_V_reg_792[29]),
        .I1(sel0__0[28]),
        .I2(rows_V_reg_792[28]),
        .I3(sel0__0[27]),
        .O(\tmp_7_i_reg_831[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_6 
       (.I0(rows_V_reg_792[27]),
        .I1(sel0__0[26]),
        .I2(rows_V_reg_792[26]),
        .I3(sel0__0[25]),
        .O(\tmp_7_i_reg_831[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_7_i_reg_831[0]_i_7 
       (.I0(rows_V_reg_792[25]),
        .I1(sel0__0[24]),
        .I2(rows_V_reg_792[24]),
        .I3(sel0__0[23]),
        .O(\tmp_7_i_reg_831[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_8 
       (.I0(sel0__0[30]),
        .I1(rows_V_reg_792[31]),
        .I2(sel0__0[29]),
        .I3(rows_V_reg_792[30]),
        .O(\tmp_7_i_reg_831[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_7_i_reg_831[0]_i_9 
       (.I0(sel0__0[28]),
        .I1(rows_V_reg_792[29]),
        .I2(sel0__0[27]),
        .I3(rows_V_reg_792[28]),
        .O(\tmp_7_i_reg_831[0]_i_9_n_0 ));
  FDRE \tmp_7_i_reg_831_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_7_i_reg_831[0]_i_1_n_0 ),
        .Q(tmp_7_i_reg_831),
        .R(1'b0));
  CARRY4 \tmp_7_i_reg_831_reg[0]_i_12 
       (.CI(\tmp_7_i_reg_831_reg[0]_i_21_n_0 ),
        .CO({\tmp_7_i_reg_831_reg[0]_i_12_n_0 ,\tmp_7_i_reg_831_reg[0]_i_12_n_1 ,\tmp_7_i_reg_831_reg[0]_i_12_n_2 ,\tmp_7_i_reg_831_reg[0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_i_reg_831[0]_i_22_n_0 ,\tmp_7_i_reg_831[0]_i_23_n_0 ,\tmp_7_i_reg_831[0]_i_24_n_0 ,\tmp_7_i_reg_831[0]_i_25_n_0 }),
        .O(\NLW_tmp_7_i_reg_831_reg[0]_i_12_O_UNCONNECTED [3:0]),
        .S({\tmp_7_i_reg_831[0]_i_26_n_0 ,\tmp_7_i_reg_831[0]_i_27_n_0 ,\tmp_7_i_reg_831[0]_i_28_n_0 ,\tmp_7_i_reg_831[0]_i_29_n_0 }));
  CARRY4 \tmp_7_i_reg_831_reg[0]_i_2 
       (.CI(\tmp_7_i_reg_831_reg[0]_i_3_n_0 ),
        .CO({tmp_7_i_fu_303_p2,\tmp_7_i_reg_831_reg[0]_i_2_n_1 ,\tmp_7_i_reg_831_reg[0]_i_2_n_2 ,\tmp_7_i_reg_831_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_i_reg_831[0]_i_4_n_0 ,\tmp_7_i_reg_831[0]_i_5_n_0 ,\tmp_7_i_reg_831[0]_i_6_n_0 ,\tmp_7_i_reg_831[0]_i_7_n_0 }),
        .O(\NLW_tmp_7_i_reg_831_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\tmp_7_i_reg_831[0]_i_8_n_0 ,\tmp_7_i_reg_831[0]_i_9_n_0 ,\tmp_7_i_reg_831[0]_i_10_n_0 ,\tmp_7_i_reg_831[0]_i_11_n_0 }));
  CARRY4 \tmp_7_i_reg_831_reg[0]_i_21 
       (.CI(1'b0),
        .CO({\tmp_7_i_reg_831_reg[0]_i_21_n_0 ,\tmp_7_i_reg_831_reg[0]_i_21_n_1 ,\tmp_7_i_reg_831_reg[0]_i_21_n_2 ,\tmp_7_i_reg_831_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_i_reg_831[0]_i_30_n_0 ,\tmp_7_i_reg_831[0]_i_31_n_0 ,\tmp_7_i_reg_831[0]_i_32_n_0 ,\tmp_7_i_reg_831[0]_i_33_n_0 }),
        .O(\NLW_tmp_7_i_reg_831_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S({\tmp_7_i_reg_831[0]_i_34_n_0 ,\tmp_7_i_reg_831[0]_i_35_n_0 ,\tmp_7_i_reg_831[0]_i_36_n_0 ,\tmp_7_i_reg_831[0]_i_37_n_0 }));
  CARRY4 \tmp_7_i_reg_831_reg[0]_i_3 
       (.CI(\tmp_7_i_reg_831_reg[0]_i_12_n_0 ),
        .CO({\tmp_7_i_reg_831_reg[0]_i_3_n_0 ,\tmp_7_i_reg_831_reg[0]_i_3_n_1 ,\tmp_7_i_reg_831_reg[0]_i_3_n_2 ,\tmp_7_i_reg_831_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_7_i_reg_831[0]_i_13_n_0 ,\tmp_7_i_reg_831[0]_i_14_n_0 ,\tmp_7_i_reg_831[0]_i_15_n_0 ,\tmp_7_i_reg_831[0]_i_16_n_0 }),
        .O(\NLW_tmp_7_i_reg_831_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_7_i_reg_831[0]_i_17_n_0 ,\tmp_7_i_reg_831[0]_i_18_n_0 ,\tmp_7_i_reg_831[0]_i_19_n_0 ,\tmp_7_i_reg_831[0]_i_20_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h2AFF2A2A)) 
    \tmp_9_i_reg_841[0]_i_1 
       (.I0(\tmp_9_i_reg_841_reg_n_0_[0] ),
        .I1(CO),
        .I2(Q[1]),
        .I3(\tmp_9_i_reg_841[0]_i_2_n_0 ),
        .I4(\tmp_9_i_reg_841[0]_i_3_n_0 ),
        .O(\tmp_9_i_reg_841[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_9_i_reg_841[0]_i_2 
       (.I0(\t_V_reg_233_reg_n_0_[0] ),
        .I1(sel0__0[22]),
        .I2(sel0__0[19]),
        .I3(\tmp_9_i_reg_841[0]_i_4_n_0 ),
        .I4(\tmp_9_i_reg_841[0]_i_5_n_0 ),
        .I5(\tmp_9_i_reg_841[0]_i_6_n_0 ),
        .O(\tmp_9_i_reg_841[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \tmp_9_i_reg_841[0]_i_3 
       (.I0(\tmp_9_i_reg_841[0]_i_7_n_0 ),
        .I1(Q[1]),
        .I2(CO),
        .I3(sel0__0[30]),
        .I4(sel0__0[1]),
        .I5(\tmp_9_i_reg_841[0]_i_8_n_0 ),
        .O(\tmp_9_i_reg_841[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_9_i_reg_841[0]_i_4 
       (.I0(sel0__0[15]),
        .I1(sel0__0[7]),
        .I2(sel0__0[3]),
        .I3(sel0__0[10]),
        .I4(sel0__0[6]),
        .I5(sel0__0[14]),
        .O(\tmp_9_i_reg_841[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \tmp_9_i_reg_841[0]_i_5 
       (.I0(sel0__0[23]),
        .I1(sel0__0[2]),
        .I2(sel0__0[11]),
        .I3(sel0__0[12]),
        .I4(sel0__0[13]),
        .I5(sel0__0[26]),
        .O(\tmp_9_i_reg_841[0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \tmp_9_i_reg_841[0]_i_6 
       (.I0(sel0__0[8]),
        .I1(sel0__0[21]),
        .I2(sel0__0[5]),
        .I3(sel0__0[24]),
        .I4(\tmp_9_i_reg_841[0]_i_9_n_0 ),
        .O(\tmp_9_i_reg_841[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_9_i_reg_841[0]_i_7 
       (.I0(sel0__0[18]),
        .I1(sel0__0[0]),
        .I2(sel0__0[17]),
        .O(\tmp_9_i_reg_841[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_9_i_reg_841[0]_i_8 
       (.I0(sel0__0[29]),
        .I1(sel0__0[27]),
        .I2(sel0__0[28]),
        .I3(sel0__0[16]),
        .O(\tmp_9_i_reg_841[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \tmp_9_i_reg_841[0]_i_9 
       (.I0(sel0__0[25]),
        .I1(sel0__0[20]),
        .I2(sel0__0[9]),
        .I3(sel0__0[4]),
        .O(\tmp_9_i_reg_841[0]_i_9_n_0 ));
  FDRE \tmp_9_i_reg_841_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_9_i_reg_841[0]_i_1_n_0 ),
        .Q(\tmp_9_i_reg_841_reg_n_0_[0] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hBF80)) 
    \tmp_i_reg_846[0]_i_1 
       (.I0(tmp_i_fu_330_p2),
        .I1(Q[1]),
        .I2(CO),
        .I3(tmp_i_reg_846),
        .O(\tmp_i_reg_846[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_10 
       (.I0(tmp_4_i_reg_812[31]),
        .I1(sel0__0[30]),
        .I2(tmp_4_i_reg_812[30]),
        .I3(sel0__0[29]),
        .O(\tmp_i_reg_846[0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_11 
       (.I0(tmp_4_i_reg_812[29]),
        .I1(sel0__0[28]),
        .I2(tmp_4_i_reg_812[28]),
        .I3(sel0__0[27]),
        .O(\tmp_i_reg_846[0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_12 
       (.I0(tmp_4_i_reg_812[27]),
        .I1(sel0__0[26]),
        .I2(tmp_4_i_reg_812[26]),
        .I3(sel0__0[25]),
        .O(\tmp_i_reg_846[0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_13 
       (.I0(tmp_4_i_reg_812[25]),
        .I1(sel0__0[24]),
        .I2(tmp_4_i_reg_812[24]),
        .I3(sel0__0[23]),
        .O(\tmp_i_reg_846[0]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_15 
       (.I0(sel0__0[22]),
        .I1(tmp_4_i_reg_812[23]),
        .I2(sel0__0[21]),
        .I3(tmp_4_i_reg_812[22]),
        .O(\tmp_i_reg_846[0]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_16 
       (.I0(sel0__0[20]),
        .I1(tmp_4_i_reg_812[21]),
        .I2(sel0__0[19]),
        .I3(tmp_4_i_reg_812[20]),
        .O(\tmp_i_reg_846[0]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_17 
       (.I0(sel0__0[18]),
        .I1(tmp_4_i_reg_812[19]),
        .I2(sel0__0[17]),
        .I3(tmp_4_i_reg_812[18]),
        .O(\tmp_i_reg_846[0]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_18 
       (.I0(sel0__0[16]),
        .I1(tmp_4_i_reg_812[17]),
        .I2(sel0__0[15]),
        .I3(tmp_4_i_reg_812[16]),
        .O(\tmp_i_reg_846[0]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_19 
       (.I0(tmp_4_i_reg_812[23]),
        .I1(sel0__0[22]),
        .I2(tmp_4_i_reg_812[22]),
        .I3(sel0__0[21]),
        .O(\tmp_i_reg_846[0]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_20 
       (.I0(tmp_4_i_reg_812[21]),
        .I1(sel0__0[20]),
        .I2(tmp_4_i_reg_812[20]),
        .I3(sel0__0[19]),
        .O(\tmp_i_reg_846[0]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_21 
       (.I0(tmp_4_i_reg_812[19]),
        .I1(sel0__0[18]),
        .I2(tmp_4_i_reg_812[18]),
        .I3(sel0__0[17]),
        .O(\tmp_i_reg_846[0]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_22 
       (.I0(tmp_4_i_reg_812[17]),
        .I1(sel0__0[16]),
        .I2(tmp_4_i_reg_812[16]),
        .I3(sel0__0[15]),
        .O(\tmp_i_reg_846[0]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_24 
       (.I0(sel0__0[14]),
        .I1(tmp_4_i_reg_812[15]),
        .I2(sel0__0[13]),
        .I3(tmp_4_i_reg_812[14]),
        .O(\tmp_i_reg_846[0]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_25 
       (.I0(sel0__0[12]),
        .I1(tmp_4_i_reg_812[13]),
        .I2(sel0__0[11]),
        .I3(tmp_4_i_reg_812[12]),
        .O(\tmp_i_reg_846[0]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_26 
       (.I0(sel0__0[10]),
        .I1(tmp_4_i_reg_812[11]),
        .I2(sel0__0[9]),
        .I3(tmp_4_i_reg_812[10]),
        .O(\tmp_i_reg_846[0]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_27 
       (.I0(sel0__0[8]),
        .I1(tmp_4_i_reg_812[9]),
        .I2(sel0__0[7]),
        .I3(tmp_4_i_reg_812[8]),
        .O(\tmp_i_reg_846[0]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_28 
       (.I0(tmp_4_i_reg_812[15]),
        .I1(sel0__0[14]),
        .I2(tmp_4_i_reg_812[14]),
        .I3(sel0__0[13]),
        .O(\tmp_i_reg_846[0]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_29 
       (.I0(tmp_4_i_reg_812[13]),
        .I1(sel0__0[12]),
        .I2(tmp_4_i_reg_812[12]),
        .I3(sel0__0[11]),
        .O(\tmp_i_reg_846[0]_i_29_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_30 
       (.I0(tmp_4_i_reg_812[11]),
        .I1(sel0__0[10]),
        .I2(tmp_4_i_reg_812[10]),
        .I3(sel0__0[9]),
        .O(\tmp_i_reg_846[0]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_31 
       (.I0(tmp_4_i_reg_812[9]),
        .I1(sel0__0[8]),
        .I2(tmp_4_i_reg_812[8]),
        .I3(sel0__0[7]),
        .O(\tmp_i_reg_846[0]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_32 
       (.I0(sel0__0[6]),
        .I1(tmp_4_i_reg_812[7]),
        .I2(sel0__0[5]),
        .I3(tmp_4_i_reg_812[6]),
        .O(\tmp_i_reg_846[0]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_33 
       (.I0(sel0__0[4]),
        .I1(tmp_4_i_reg_812[5]),
        .I2(sel0__0[3]),
        .I3(tmp_4_i_reg_812[4]),
        .O(\tmp_i_reg_846[0]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_34 
       (.I0(sel0__0[2]),
        .I1(tmp_4_i_reg_812[3]),
        .I2(sel0__0[1]),
        .I3(tmp_4_i_reg_812[2]),
        .O(\tmp_i_reg_846[0]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h2B22)) 
    \tmp_i_reg_846[0]_i_35 
       (.I0(sel0__0[0]),
        .I1(tmp_4_i_reg_812[1]),
        .I2(ret_V_reg_802[0]),
        .I3(\t_V_reg_233_reg_n_0_[0] ),
        .O(\tmp_i_reg_846[0]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_36 
       (.I0(tmp_4_i_reg_812[7]),
        .I1(sel0__0[6]),
        .I2(tmp_4_i_reg_812[6]),
        .I3(sel0__0[5]),
        .O(\tmp_i_reg_846[0]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_37 
       (.I0(tmp_4_i_reg_812[5]),
        .I1(sel0__0[4]),
        .I2(tmp_4_i_reg_812[4]),
        .I3(sel0__0[3]),
        .O(\tmp_i_reg_846[0]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_38 
       (.I0(tmp_4_i_reg_812[3]),
        .I1(sel0__0[2]),
        .I2(tmp_4_i_reg_812[2]),
        .I3(sel0__0[1]),
        .O(\tmp_i_reg_846[0]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_i_reg_846[0]_i_39 
       (.I0(ret_V_reg_802[0]),
        .I1(\t_V_reg_233_reg_n_0_[0] ),
        .I2(tmp_4_i_reg_812[1]),
        .I3(sel0__0[0]),
        .O(\tmp_i_reg_846[0]_i_39_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_i_reg_846[0]_i_4 
       (.I0(tmp_4_i_reg_812[32]),
        .O(\tmp_i_reg_846[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_6 
       (.I0(sel0__0[30]),
        .I1(tmp_4_i_reg_812[31]),
        .I2(sel0__0[29]),
        .I3(tmp_4_i_reg_812[30]),
        .O(\tmp_i_reg_846[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_7 
       (.I0(sel0__0[28]),
        .I1(tmp_4_i_reg_812[29]),
        .I2(sel0__0[27]),
        .I3(tmp_4_i_reg_812[28]),
        .O(\tmp_i_reg_846[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_8 
       (.I0(sel0__0[26]),
        .I1(tmp_4_i_reg_812[27]),
        .I2(sel0__0[25]),
        .I3(tmp_4_i_reg_812[26]),
        .O(\tmp_i_reg_846[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_i_reg_846[0]_i_9 
       (.I0(sel0__0[24]),
        .I1(tmp_4_i_reg_812[25]),
        .I2(sel0__0[23]),
        .I3(tmp_4_i_reg_812[24]),
        .O(\tmp_i_reg_846[0]_i_9_n_0 ));
  FDRE \tmp_i_reg_846_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\tmp_i_reg_846[0]_i_1_n_0 ),
        .Q(tmp_i_reg_846),
        .R(1'b0));
  CARRY4 \tmp_i_reg_846_reg[0]_i_14 
       (.CI(\tmp_i_reg_846_reg[0]_i_23_n_0 ),
        .CO({\tmp_i_reg_846_reg[0]_i_14_n_0 ,\tmp_i_reg_846_reg[0]_i_14_n_1 ,\tmp_i_reg_846_reg[0]_i_14_n_2 ,\tmp_i_reg_846_reg[0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_i_reg_846[0]_i_24_n_0 ,\tmp_i_reg_846[0]_i_25_n_0 ,\tmp_i_reg_846[0]_i_26_n_0 ,\tmp_i_reg_846[0]_i_27_n_0 }),
        .O(\NLW_tmp_i_reg_846_reg[0]_i_14_O_UNCONNECTED [3:0]),
        .S({\tmp_i_reg_846[0]_i_28_n_0 ,\tmp_i_reg_846[0]_i_29_n_0 ,\tmp_i_reg_846[0]_i_30_n_0 ,\tmp_i_reg_846[0]_i_31_n_0 }));
  CARRY4 \tmp_i_reg_846_reg[0]_i_2 
       (.CI(\tmp_i_reg_846_reg[0]_i_3_n_0 ),
        .CO({\NLW_tmp_i_reg_846_reg[0]_i_2_CO_UNCONNECTED [3:1],tmp_i_fu_330_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_4_i_reg_812[32]}),
        .O(\NLW_tmp_i_reg_846_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\tmp_i_reg_846[0]_i_4_n_0 }));
  CARRY4 \tmp_i_reg_846_reg[0]_i_23 
       (.CI(1'b0),
        .CO({\tmp_i_reg_846_reg[0]_i_23_n_0 ,\tmp_i_reg_846_reg[0]_i_23_n_1 ,\tmp_i_reg_846_reg[0]_i_23_n_2 ,\tmp_i_reg_846_reg[0]_i_23_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_i_reg_846[0]_i_32_n_0 ,\tmp_i_reg_846[0]_i_33_n_0 ,\tmp_i_reg_846[0]_i_34_n_0 ,\tmp_i_reg_846[0]_i_35_n_0 }),
        .O(\NLW_tmp_i_reg_846_reg[0]_i_23_O_UNCONNECTED [3:0]),
        .S({\tmp_i_reg_846[0]_i_36_n_0 ,\tmp_i_reg_846[0]_i_37_n_0 ,\tmp_i_reg_846[0]_i_38_n_0 ,\tmp_i_reg_846[0]_i_39_n_0 }));
  CARRY4 \tmp_i_reg_846_reg[0]_i_3 
       (.CI(\tmp_i_reg_846_reg[0]_i_5_n_0 ),
        .CO({\tmp_i_reg_846_reg[0]_i_3_n_0 ,\tmp_i_reg_846_reg[0]_i_3_n_1 ,\tmp_i_reg_846_reg[0]_i_3_n_2 ,\tmp_i_reg_846_reg[0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_i_reg_846[0]_i_6_n_0 ,\tmp_i_reg_846[0]_i_7_n_0 ,\tmp_i_reg_846[0]_i_8_n_0 ,\tmp_i_reg_846[0]_i_9_n_0 }),
        .O(\NLW_tmp_i_reg_846_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\tmp_i_reg_846[0]_i_10_n_0 ,\tmp_i_reg_846[0]_i_11_n_0 ,\tmp_i_reg_846[0]_i_12_n_0 ,\tmp_i_reg_846[0]_i_13_n_0 }));
  CARRY4 \tmp_i_reg_846_reg[0]_i_5 
       (.CI(\tmp_i_reg_846_reg[0]_i_14_n_0 ),
        .CO({\tmp_i_reg_846_reg[0]_i_5_n_0 ,\tmp_i_reg_846_reg[0]_i_5_n_1 ,\tmp_i_reg_846_reg[0]_i_5_n_2 ,\tmp_i_reg_846_reg[0]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_i_reg_846[0]_i_15_n_0 ,\tmp_i_reg_846[0]_i_16_n_0 ,\tmp_i_reg_846[0]_i_17_n_0 ,\tmp_i_reg_846[0]_i_18_n_0 }),
        .O(\NLW_tmp_i_reg_846_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\tmp_i_reg_846[0]_i_19_n_0 ,\tmp_i_reg_846[0]_i_20_n_0 ,\tmp_i_reg_846[0]_i_21_n_0 ,\tmp_i_reg_846[0]_i_22_n_0 }));
  FDRE \win_val_0_1_1_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[10]),
        .Q(win_val_0_1_1_fu_140[10]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[11]),
        .Q(win_val_0_1_1_fu_140[11]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[12]),
        .Q(win_val_0_1_1_fu_140[12]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[13]),
        .Q(win_val_0_1_1_fu_140[13]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[14]),
        .Q(win_val_0_1_1_fu_140[14]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[15]),
        .Q(win_val_0_1_1_fu_140[15]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[2]),
        .Q(win_val_0_1_1_fu_140[2]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[3]),
        .Q(win_val_0_1_1_fu_140[3]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[4]),
        .Q(win_val_0_1_1_fu_140[4]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[5]),
        .Q(win_val_0_1_1_fu_140[5]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[6]),
        .Q(win_val_0_1_1_fu_140[6]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[7]),
        .Q(win_val_0_1_1_fu_140[7]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[8]),
        .Q(win_val_0_1_1_fu_140[8]),
        .R(1'b0));
  FDRE \win_val_0_1_1_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_1_fu_136[9]),
        .Q(win_val_0_1_1_fu_140[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[10]_i_1 
       (.I0(element_gd_i_fu_132[10]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[10]),
        .O(win_val_0_0_0_win_va_fu_447_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[11]_i_1 
       (.I0(element_gd_i_fu_132[11]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[11]),
        .O(win_val_0_0_0_win_va_fu_447_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[12]_i_1 
       (.I0(element_gd_i_fu_132[12]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[12]),
        .O(win_val_0_0_0_win_va_fu_447_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[13]_i_1 
       (.I0(element_gd_i_fu_132[13]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[13]),
        .O(win_val_0_0_0_win_va_fu_447_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[14]_i_1 
       (.I0(element_gd_i_fu_132[14]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[14]),
        .O(win_val_0_0_0_win_va_fu_447_p3[14]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[15]_i_1 
       (.I0(element_gd_i_fu_132[15]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[15]),
        .O(win_val_0_0_0_win_va_fu_447_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[2]_i_1 
       (.I0(element_gd_i_fu_132[2]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[2]),
        .O(win_val_0_0_0_win_va_fu_447_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[3]_i_1 
       (.I0(element_gd_i_fu_132[3]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[3]),
        .O(win_val_0_0_0_win_va_fu_447_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[4]_i_1 
       (.I0(element_gd_i_fu_132[4]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[4]),
        .O(win_val_0_0_0_win_va_fu_447_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[5]_i_1 
       (.I0(element_gd_i_fu_132[5]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[5]),
        .O(win_val_0_0_0_win_va_fu_447_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[6]_i_1 
       (.I0(element_gd_i_fu_132[6]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[6]),
        .O(win_val_0_0_0_win_va_fu_447_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[7]_i_1 
       (.I0(element_gd_i_fu_132[7]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[7]),
        .O(win_val_0_0_0_win_va_fu_447_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[8]_i_1 
       (.I0(element_gd_i_fu_132[8]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[8]),
        .O(win_val_0_0_0_win_va_fu_447_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_0_1_fu_136[9]_i_1 
       (.I0(element_gd_i_fu_132[9]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(win_val_0_1_fu_136[9]),
        .O(win_val_0_0_0_win_va_fu_447_p3[9]));
  FDRE \win_val_0_1_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[10]),
        .Q(win_val_0_1_fu_136[10]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[11]),
        .Q(win_val_0_1_fu_136[11]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[12]),
        .Q(win_val_0_1_fu_136[12]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[13]),
        .Q(win_val_0_1_fu_136[13]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[14]),
        .Q(win_val_0_1_fu_136[14]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[15]),
        .Q(win_val_0_1_fu_136[15]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[2]),
        .Q(win_val_0_1_fu_136[2]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[3]),
        .Q(win_val_0_1_fu_136[3]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[4]),
        .Q(win_val_0_1_fu_136[4]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[5]),
        .Q(win_val_0_1_fu_136[5]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[6]),
        .Q(win_val_0_1_fu_136[6]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[7]),
        .Q(win_val_0_1_fu_136[7]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[8]),
        .Q(win_val_0_1_fu_136[8]),
        .R(1'b0));
  FDRE \win_val_0_1_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_0_0_0_win_va_fu_447_p3[9]),
        .Q(win_val_0_1_fu_136[9]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[8]),
        .Q(win_val_1_1_1_fu_148[10]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[9]),
        .Q(win_val_1_1_1_fu_148[11]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[10]),
        .Q(win_val_1_1_1_fu_148[12]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[11]),
        .Q(win_val_1_1_1_fu_148[13]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[12]),
        .Q(win_val_1_1_1_fu_148[14]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[13]),
        .Q(win_val_1_1_1_fu_148[15]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[0]),
        .Q(win_val_1_1_1_fu_148[2]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[1]),
        .Q(win_val_1_1_1_fu_148[3]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[2]),
        .Q(win_val_1_1_1_fu_148[4]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[3]),
        .Q(win_val_1_1_1_fu_148[5]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[4]),
        .Q(win_val_1_1_1_fu_148[6]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[5]),
        .Q(win_val_1_1_1_fu_148[7]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[6]),
        .Q(win_val_1_1_1_fu_148[8]),
        .R(1'b0));
  FDRE \win_val_1_1_1_fu_148_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(out_pixel_val_2_cast_fu_458_p4[7]),
        .Q(win_val_1_1_1_fu_148[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[0]_i_1 
       (.I0(tmp0_i_fu_128[0]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .O(win_val_1_0_0_win_va_fu_440_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[10]_i_1 
       (.I0(tmp0_i_fu_128[10]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[8]),
        .O(win_val_1_0_0_win_va_fu_440_p3[10]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[11]_i_1 
       (.I0(tmp0_i_fu_128[11]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[9]),
        .O(win_val_1_0_0_win_va_fu_440_p3[11]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[12]_i_1 
       (.I0(tmp0_i_fu_128[12]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[10]),
        .O(win_val_1_0_0_win_va_fu_440_p3[12]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[13]_i_1 
       (.I0(tmp0_i_fu_128[13]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[11]),
        .O(win_val_1_0_0_win_va_fu_440_p3[13]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[14]_i_1 
       (.I0(tmp0_i_fu_128[14]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[12]),
        .O(win_val_1_0_0_win_va_fu_440_p3[14]));
  LUT3 #(
    .INIT(8'h20)) 
    \win_val_1_1_fu_144[15]_i_1 
       (.I0(tmp_2_i_reg_851_pp0_iter1_reg),
        .I1(linebuff_val_1_U_n_14),
        .I2(ap_enable_reg_pp0_iter2),
        .O(win_val_0_1_1_fu_1400));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[15]_i_2 
       (.I0(tmp0_i_fu_128[15]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[13]),
        .O(win_val_1_0_0_win_va_fu_440_p3[15]));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[1]_i_1 
       (.I0(tmp0_i_fu_128[1]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .O(win_val_1_0_0_win_va_fu_440_p3[1]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[2]_i_1 
       (.I0(tmp0_i_fu_128[2]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[0]),
        .O(win_val_1_0_0_win_va_fu_440_p3[2]));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[3]_i_1 
       (.I0(tmp0_i_fu_128[3]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[1]),
        .O(win_val_1_0_0_win_va_fu_440_p3[3]));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[4]_i_1 
       (.I0(tmp0_i_fu_128[4]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[2]),
        .O(win_val_1_0_0_win_va_fu_440_p3[4]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[5]_i_1 
       (.I0(tmp0_i_fu_128[5]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[3]),
        .O(win_val_1_0_0_win_va_fu_440_p3[5]));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[6]_i_1 
       (.I0(tmp0_i_fu_128[6]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[4]),
        .O(win_val_1_0_0_win_va_fu_440_p3[6]));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[7]_i_1 
       (.I0(tmp0_i_fu_128[7]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[5]),
        .O(win_val_1_0_0_win_va_fu_440_p3[7]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[8]_i_1 
       (.I0(tmp0_i_fu_128[8]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[6]),
        .O(win_val_1_0_0_win_va_fu_440_p3[8]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_1_1_fu_144[9]_i_1 
       (.I0(tmp0_i_fu_128[9]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(out_pixel_val_2_cast_fu_458_p4[7]),
        .O(win_val_1_0_0_win_va_fu_440_p3[9]));
  FDRE \win_val_1_1_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[0]),
        .Q(\win_val_1_1_fu_144_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[10]),
        .Q(out_pixel_val_2_cast_fu_458_p4[8]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[11]),
        .Q(out_pixel_val_2_cast_fu_458_p4[9]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[12]),
        .Q(out_pixel_val_2_cast_fu_458_p4[10]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[13]),
        .Q(out_pixel_val_2_cast_fu_458_p4[11]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[14]),
        .Q(out_pixel_val_2_cast_fu_458_p4[12]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[15]),
        .Q(out_pixel_val_2_cast_fu_458_p4[13]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[1]),
        .Q(\win_val_1_1_fu_144_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[2]),
        .Q(out_pixel_val_2_cast_fu_458_p4[0]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[3]),
        .Q(out_pixel_val_2_cast_fu_458_p4[1]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[4]),
        .Q(out_pixel_val_2_cast_fu_458_p4[2]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[5]),
        .Q(out_pixel_val_2_cast_fu_458_p4[3]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[6]),
        .Q(out_pixel_val_2_cast_fu_458_p4[4]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[7]),
        .Q(out_pixel_val_2_cast_fu_458_p4[5]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[8]),
        .Q(out_pixel_val_2_cast_fu_458_p4[6]),
        .R(1'b0));
  FDRE \win_val_1_1_fu_144_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_1_0_0_win_va_fu_440_p3[9]),
        .Q(out_pixel_val_2_cast_fu_458_p4[7]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[10]),
        .Q(win_val_2_1_1_fu_156[10]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[11]),
        .Q(win_val_2_1_1_fu_156[11]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[12]),
        .Q(win_val_2_1_1_fu_156[12]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[13]),
        .Q(win_val_2_1_1_fu_156[13]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[14]),
        .Q(win_val_2_1_1_fu_156[14]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[15]),
        .Q(win_val_2_1_1_fu_156[15]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[2]),
        .Q(win_val_2_1_1_fu_156[2]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[3]),
        .Q(win_val_2_1_1_fu_156[3]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[4]),
        .Q(win_val_2_1_1_fu_156[4]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[5]),
        .Q(win_val_2_1_1_fu_156[5]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[6]),
        .Q(win_val_2_1_1_fu_156[6]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[7]),
        .Q(win_val_2_1_1_fu_156[7]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[8]),
        .Q(win_val_2_1_1_fu_156[8]),
        .R(1'b0));
  FDRE \win_val_2_1_1_fu_156_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_1_fu_152[9]),
        .Q(win_val_2_1_1_fu_156[9]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[10] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[10]),
        .Q(win_val_2_1_fu_152[10]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[11] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[11]),
        .Q(win_val_2_1_fu_152[11]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[12] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[12]),
        .Q(win_val_2_1_fu_152[12]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[13] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[13]),
        .Q(win_val_2_1_fu_152[13]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[14] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[14]),
        .Q(win_val_2_1_fu_152[14]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[15] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[15]),
        .Q(win_val_2_1_fu_152[15]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[2]),
        .Q(win_val_2_1_fu_152[2]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[3]),
        .Q(win_val_2_1_fu_152[3]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[4]),
        .Q(win_val_2_1_fu_152[4]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[5]),
        .Q(win_val_2_1_fu_152[5]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[6]),
        .Q(win_val_2_1_fu_152[6]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[7]),
        .Q(win_val_2_1_fu_152[7]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[8] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[8]),
        .Q(win_val_2_1_fu_152[8]),
        .R(1'b0));
  FDRE \win_val_2_1_fu_152_reg[9] 
       (.C(ap_clk),
        .CE(win_val_0_1_1_fu_1400),
        .D(win_val_2_0_0_win_va_fu_433_p3[9]),
        .Q(win_val_2_1_fu_152[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressioocq" *) 
module cv_ov5640_canny_edge_0_0_nonmax_suppressioocq
   (D,
    ap_clk,
    linebuff_val_0_ce0,
    Q,
    p_0_in,
    ram_reg,
    or_cond_i_reg_867_pp0_iter1_reg,
    ram_reg_0,
    ap_enable_reg_pp0_iter2);
  output [15:0]D;
  input ap_clk;
  input linebuff_val_0_ce0;
  input [10:0]Q;
  input [10:0]p_0_in;
  input [15:0]ram_reg;
  input or_cond_i_reg_867_pp0_iter1_reg;
  input ram_reg_0;
  input ap_enable_reg_pp0_iter2;

  wire [15:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire linebuff_val_0_ce0;
  wire or_cond_i_reg_867_pp0_iter1_reg;
  wire [10:0]p_0_in;
  wire [15:0]ram_reg;
  wire ram_reg_0;

  cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_ram_43 nonmax_suppressioocq_ram_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .or_cond_i_reg_867_pp0_iter1_reg(or_cond_i_reg_867_pp0_iter1_reg),
        .p_0_in(p_0_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressioocq" *) 
module cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_42
   (E,
    linebuff_val_0_ce0,
    p_0_in,
    SR,
    \or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ,
    ram_reg,
    ap_clk,
    Q,
    D,
    \tmp_2_reg_891_reg[0] ,
    \tmp_2_reg_891_reg[0]_0 ,
    tmp_3_i_reg_860,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp0_iter0,
    or_cond4_i_reg_887_pp0_iter2_reg,
    ram_reg_2,
    suppressed_data_stre_full_n,
    or_cond_i_reg_867,
    grad_gd_data_stream_s_empty_n,
    j_V_reg_855_reg,
    tmp_2_i_reg_851,
    ram_reg_3,
    tmp_16_i_reg_882_pp0_iter1_reg,
    \tmp_2_reg_891_reg[0]_1 ,
    CO,
    tmp_i_reg_846,
    \tmp_2_reg_891_reg[13]_i_6 ,
    \tmp_2_reg_891[13]_i_17 ,
    \tmp_2_reg_891[13]_i_17_0 ,
    \tmp_2_reg_891[13]_i_17_1 ,
    tmp_3_i_reg_860_pp0_iter1_reg,
    \win_val_2_1_fu_152_reg[15] );
  output [0:0]E;
  output linebuff_val_0_ce0;
  output [10:0]p_0_in;
  output [0:0]SR;
  output \or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ;
  output [13:0]ram_reg;
  input ap_clk;
  input [10:0]Q;
  input [15:0]D;
  input \tmp_2_reg_891_reg[0] ;
  input \tmp_2_reg_891_reg[0]_0 ;
  input tmp_3_i_reg_860;
  input ram_reg_0;
  input [0:0]ram_reg_1;
  input ap_enable_reg_pp0_iter0;
  input or_cond4_i_reg_887_pp0_iter2_reg;
  input ram_reg_2;
  input suppressed_data_stre_full_n;
  input or_cond_i_reg_867;
  input grad_gd_data_stream_s_empty_n;
  input [10:0]j_V_reg_855_reg;
  input tmp_2_i_reg_851;
  input [10:0]ram_reg_3;
  input tmp_16_i_reg_882_pp0_iter1_reg;
  input \tmp_2_reg_891_reg[0]_1 ;
  input [0:0]CO;
  input tmp_i_reg_846;
  input [15:0]\tmp_2_reg_891_reg[13]_i_6 ;
  input [13:0]\tmp_2_reg_891[13]_i_17 ;
  input [13:0]\tmp_2_reg_891[13]_i_17_0 ;
  input [13:0]\tmp_2_reg_891[13]_i_17_1 ;
  input tmp_3_i_reg_860_pp0_iter1_reg;
  input [13:0]\win_val_2_1_fu_152_reg[15] ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire grad_gd_data_stream_s_empty_n;
  wire [10:0]j_V_reg_855_reg;
  wire linebuff_val_0_ce0;
  wire or_cond4_i_reg_887_pp0_iter2_reg;
  wire \or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ;
  wire or_cond_i_reg_867;
  wire [10:0]p_0_in;
  wire [13:0]ram_reg;
  wire ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire [10:0]ram_reg_3;
  wire suppressed_data_stre_full_n;
  wire tmp_16_i_reg_882_pp0_iter1_reg;
  wire tmp_2_i_reg_851;
  wire [13:0]\tmp_2_reg_891[13]_i_17 ;
  wire [13:0]\tmp_2_reg_891[13]_i_17_0 ;
  wire [13:0]\tmp_2_reg_891[13]_i_17_1 ;
  wire \tmp_2_reg_891_reg[0] ;
  wire \tmp_2_reg_891_reg[0]_0 ;
  wire \tmp_2_reg_891_reg[0]_1 ;
  wire [15:0]\tmp_2_reg_891_reg[13]_i_6 ;
  wire tmp_3_i_reg_860;
  wire tmp_3_i_reg_860_pp0_iter1_reg;
  wire tmp_i_reg_846;
  wire [13:0]\win_val_2_1_fu_152_reg[15] ;

  cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_ram nonmax_suppressioocq_ram_U
       (.CO(CO),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .grad_gd_data_stream_s_empty_n(grad_gd_data_stream_s_empty_n),
        .j_V_reg_855_reg(j_V_reg_855_reg),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .or_cond4_i_reg_887_pp0_iter2_reg(or_cond4_i_reg_887_pp0_iter2_reg),
        .\or_cond4_i_reg_887_pp0_iter2_reg_reg[0] (\or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ),
        .or_cond_i_reg_867(or_cond_i_reg_867),
        .p_0_in(p_0_in),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .suppressed_data_stre_full_n(suppressed_data_stre_full_n),
        .tmp_16_i_reg_882_pp0_iter1_reg(tmp_16_i_reg_882_pp0_iter1_reg),
        .tmp_2_i_reg_851(tmp_2_i_reg_851),
        .\tmp_2_reg_891[13]_i_17_0 (\tmp_2_reg_891[13]_i_17 ),
        .\tmp_2_reg_891[13]_i_17_1 (\tmp_2_reg_891[13]_i_17_0 ),
        .\tmp_2_reg_891[13]_i_17_2 (\tmp_2_reg_891[13]_i_17_1 ),
        .\tmp_2_reg_891_reg[0] (\tmp_2_reg_891_reg[0] ),
        .\tmp_2_reg_891_reg[0]_0 (\tmp_2_reg_891_reg[0]_0 ),
        .\tmp_2_reg_891_reg[0]_1 (\tmp_2_reg_891_reg[0]_1 ),
        .\tmp_2_reg_891_reg[13]_i_6_0 (\tmp_2_reg_891_reg[13]_i_6 ),
        .tmp_3_i_reg_860(tmp_3_i_reg_860),
        .tmp_3_i_reg_860_pp0_iter1_reg(tmp_3_i_reg_860_pp0_iter1_reg),
        .tmp_i_reg_846(tmp_i_reg_846),
        .\win_val_2_1_fu_152_reg[15] (\win_val_2_1_fu_152_reg[15] ));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressioocq" *) 
module cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_45
   (D,
    ap_clk,
    linebuff_val_0_ce0,
    Q,
    tmp_21_fu_394_p4,
    ram_reg,
    ram_reg_0,
    or_cond_i_reg_933_pp0_iter1_reg,
    ram_reg_1,
    ap_enable_reg_pp0_iter2);
  output [15:0]D;
  input ap_clk;
  input linebuff_val_0_ce0;
  input [10:0]Q;
  input [9:0]tmp_21_fu_394_p4;
  input ram_reg;
  input [13:0]ram_reg_0;
  input or_cond_i_reg_933_pp0_iter1_reg;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;

  wire [15:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire linebuff_val_0_ce0;
  wire or_cond_i_reg_933_pp0_iter1_reg;
  wire ram_reg;
  wire [13:0]ram_reg_0;
  wire ram_reg_1;
  wire [9:0]tmp_21_fu_394_p4;

  cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_ram_48 nonmax_suppressioocq_ram_U
       (.ADDRBWRADDR({tmp_21_fu_394_p4,ram_reg}),
        .D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .or_cond_i_reg_933_pp0_iter1_reg(or_cond_i_reg_933_pp0_iter1_reg),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(ram_reg_1));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressioocq" *) 
module cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_46
   (E,
    linebuff_val_0_ce0,
    tmp_21_fu_394_p4,
    j_V_reg_921_reg_0_sp_1,
    \or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ,
    sel_tmp4_fu_713_p2,
    ram_reg,
    ap_clk,
    Q,
    D,
    tmp_32_i_reg_926,
    ram_reg_0,
    ram_reg_1,
    ap_enable_reg_pp0_iter0,
    ram_reg_2,
    ram_reg_3,
    canny_edges_data_str_full_n,
    or_cond_i_reg_933,
    suppressed_data_stre_empty_n,
    ram_reg_4,
    tmp_30_i_reg_917,
    j_V_reg_921_reg,
    CO,
    \sel_tmp4_reg_963_reg[0] ,
    \sel_tmp4_reg_963_reg[0]_0 ,
    \win_val_2_1_fu_168_reg[15] ,
    tmp_32_i_reg_926_pp0_iter1_reg,
    \sel_tmp4_reg_963[0]_i_5 ,
    \sel_tmp4_reg_963_reg[0]_1 ,
    \sel_tmp4_reg_963_reg[0]_2 ,
    \sel_tmp4_reg_963_reg[0]_3 ,
    S,
    \sel_tmp4_reg_963[0]_i_5_0 );
  output [0:0]E;
  output linebuff_val_0_ce0;
  output [9:0]tmp_21_fu_394_p4;
  output j_V_reg_921_reg_0_sp_1;
  output \or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ;
  output sel_tmp4_fu_713_p2;
  output [15:0]ram_reg;
  input ap_clk;
  input [10:0]Q;
  input [15:0]D;
  input tmp_32_i_reg_926;
  input [0:0]ram_reg_0;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_2;
  input ram_reg_3;
  input canny_edges_data_str_full_n;
  input or_cond_i_reg_933;
  input suppressed_data_stre_empty_n;
  input [10:0]ram_reg_4;
  input tmp_30_i_reg_917;
  input [10:0]j_V_reg_921_reg;
  input [0:0]CO;
  input [0:0]\sel_tmp4_reg_963_reg[0] ;
  input \sel_tmp4_reg_963_reg[0]_0 ;
  input [15:0]\win_val_2_1_fu_168_reg[15] ;
  input tmp_32_i_reg_926_pp0_iter1_reg;
  input [16:0]\sel_tmp4_reg_963[0]_i_5 ;
  input [0:0]\sel_tmp4_reg_963_reg[0]_1 ;
  input [0:0]\sel_tmp4_reg_963_reg[0]_2 ;
  input [0:0]\sel_tmp4_reg_963_reg[0]_3 ;
  input [3:0]S;
  input [3:0]\sel_tmp4_reg_963[0]_i_5_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire canny_edges_data_str_full_n;
  wire [10:0]j_V_reg_921_reg;
  wire j_V_reg_921_reg_0_sn_1;
  wire linebuff_val_0_ce0;
  wire \or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ;
  wire or_cond_i_reg_933;
  wire [15:0]ram_reg;
  wire [0:0]ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire [10:0]ram_reg_4;
  wire sel_tmp4_fu_713_p2;
  wire [16:0]\sel_tmp4_reg_963[0]_i_5 ;
  wire [3:0]\sel_tmp4_reg_963[0]_i_5_0 ;
  wire [0:0]\sel_tmp4_reg_963_reg[0] ;
  wire \sel_tmp4_reg_963_reg[0]_0 ;
  wire [0:0]\sel_tmp4_reg_963_reg[0]_1 ;
  wire [0:0]\sel_tmp4_reg_963_reg[0]_2 ;
  wire [0:0]\sel_tmp4_reg_963_reg[0]_3 ;
  wire suppressed_data_stre_empty_n;
  wire [9:0]tmp_21_fu_394_p4;
  wire tmp_30_i_reg_917;
  wire tmp_32_i_reg_926;
  wire tmp_32_i_reg_926_pp0_iter1_reg;
  wire [15:0]\win_val_2_1_fu_168_reg[15] ;

  assign j_V_reg_921_reg_0_sp_1 = j_V_reg_921_reg_0_sn_1;
  cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_ram_47 nonmax_suppressioocq_ram_U
       (.ADDRBWRADDR({tmp_21_fu_394_p4,j_V_reg_921_reg_0_sn_1}),
        .CO(CO),
        .D(D),
        .E(E),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .canny_edges_data_str_full_n(canny_edges_data_str_full_n),
        .j_V_reg_921_reg(j_V_reg_921_reg),
        .linebuff_val_0_ce0(linebuff_val_0_ce0),
        .\or_cond7_i_reg_954_pp0_iter2_reg_reg[0] (\or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ),
        .or_cond_i_reg_933(or_cond_i_reg_933),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .ram_reg_5(ram_reg_4),
        .sel_tmp4_fu_713_p2(sel_tmp4_fu_713_p2),
        .\sel_tmp4_reg_963[0]_i_5_0 (\sel_tmp4_reg_963[0]_i_5 ),
        .\sel_tmp4_reg_963[0]_i_5_1 (\sel_tmp4_reg_963[0]_i_5_0 ),
        .\sel_tmp4_reg_963_reg[0] (\sel_tmp4_reg_963_reg[0] ),
        .\sel_tmp4_reg_963_reg[0]_0 (\sel_tmp4_reg_963_reg[0]_0 ),
        .\sel_tmp4_reg_963_reg[0]_1 (\sel_tmp4_reg_963_reg[0]_1 ),
        .\sel_tmp4_reg_963_reg[0]_2 (\sel_tmp4_reg_963_reg[0]_2 ),
        .\sel_tmp4_reg_963_reg[0]_3 (\sel_tmp4_reg_963_reg[0]_3 ),
        .suppressed_data_stre_empty_n(suppressed_data_stre_empty_n),
        .tmp_30_i_reg_917(tmp_30_i_reg_917),
        .tmp_32_i_reg_926(tmp_32_i_reg_926),
        .tmp_32_i_reg_926_pp0_iter1_reg(tmp_32_i_reg_926_pp0_iter1_reg),
        .\win_val_2_1_fu_168_reg[15] (\win_val_2_1_fu_168_reg[15] ));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressioocq_ram" *) 
module cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_ram
   (E,
    linebuff_val_0_ce0,
    p_0_in,
    SR,
    \or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ,
    ram_reg_0,
    ap_clk,
    Q,
    D,
    \tmp_2_reg_891_reg[0] ,
    \tmp_2_reg_891_reg[0]_0 ,
    tmp_3_i_reg_860,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp0_iter0,
    or_cond4_i_reg_887_pp0_iter2_reg,
    ram_reg_3,
    suppressed_data_stre_full_n,
    or_cond_i_reg_867,
    grad_gd_data_stream_s_empty_n,
    j_V_reg_855_reg,
    tmp_2_i_reg_851,
    ram_reg_4,
    tmp_16_i_reg_882_pp0_iter1_reg,
    \tmp_2_reg_891_reg[0]_1 ,
    CO,
    tmp_i_reg_846,
    \tmp_2_reg_891_reg[13]_i_6_0 ,
    \tmp_2_reg_891[13]_i_17_0 ,
    \tmp_2_reg_891[13]_i_17_1 ,
    \tmp_2_reg_891[13]_i_17_2 ,
    tmp_3_i_reg_860_pp0_iter1_reg,
    \win_val_2_1_fu_152_reg[15] );
  output [0:0]E;
  output linebuff_val_0_ce0;
  output [10:0]p_0_in;
  output [0:0]SR;
  output \or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ;
  output [13:0]ram_reg_0;
  input ap_clk;
  input [10:0]Q;
  input [15:0]D;
  input \tmp_2_reg_891_reg[0] ;
  input \tmp_2_reg_891_reg[0]_0 ;
  input tmp_3_i_reg_860;
  input ram_reg_1;
  input [0:0]ram_reg_2;
  input ap_enable_reg_pp0_iter0;
  input or_cond4_i_reg_887_pp0_iter2_reg;
  input ram_reg_3;
  input suppressed_data_stre_full_n;
  input or_cond_i_reg_867;
  input grad_gd_data_stream_s_empty_n;
  input [10:0]j_V_reg_855_reg;
  input tmp_2_i_reg_851;
  input [10:0]ram_reg_4;
  input tmp_16_i_reg_882_pp0_iter1_reg;
  input \tmp_2_reg_891_reg[0]_1 ;
  input [0:0]CO;
  input tmp_i_reg_846;
  input [15:0]\tmp_2_reg_891_reg[13]_i_6_0 ;
  input [13:0]\tmp_2_reg_891[13]_i_17_0 ;
  input [13:0]\tmp_2_reg_891[13]_i_17_1 ;
  input [13:0]\tmp_2_reg_891[13]_i_17_2 ;
  input tmp_3_i_reg_860_pp0_iter1_reg;
  input [13:0]\win_val_2_1_fu_152_reg[15] ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire grad_gd_data_stream_s_empty_n;
  wire [10:0]j_V_reg_855_reg;
  wire linebuff_val_0_ce0;
  wire linebuff_val_1_ce1;
  wire or_cond4_i_reg_887_pp0_iter2_reg;
  wire \or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ;
  wire or_cond_i_reg_867;
  wire [10:0]p_0_in;
  wire [13:0]ram_reg_0;
  wire ram_reg_1;
  wire [0:0]ram_reg_2;
  wire ram_reg_3;
  wire [10:0]ram_reg_4;
  wire ram_reg_n_66;
  wire ram_reg_n_67;
  wire suppressed_data_stre_full_n;
  wire [15:2]tmp1_i_fu_124;
  wire tmp_16_i_reg_882_pp0_iter1_reg;
  wire tmp_20_i_fu_657_p2;
  wire tmp_2_i_reg_851;
  wire \tmp_2_reg_891[13]_i_14_n_0 ;
  wire \tmp_2_reg_891[13]_i_15_n_0 ;
  wire \tmp_2_reg_891[13]_i_16_n_0 ;
  wire [13:0]\tmp_2_reg_891[13]_i_17_0 ;
  wire [13:0]\tmp_2_reg_891[13]_i_17_1 ;
  wire [13:0]\tmp_2_reg_891[13]_i_17_2 ;
  wire \tmp_2_reg_891[13]_i_17_n_0 ;
  wire \tmp_2_reg_891[13]_i_18_n_0 ;
  wire \tmp_2_reg_891[13]_i_19_n_0 ;
  wire \tmp_2_reg_891[13]_i_28_n_0 ;
  wire \tmp_2_reg_891[13]_i_29_n_0 ;
  wire \tmp_2_reg_891[13]_i_30_n_0 ;
  wire \tmp_2_reg_891[13]_i_31_n_0 ;
  wire \tmp_2_reg_891[13]_i_32_n_0 ;
  wire \tmp_2_reg_891[13]_i_33_n_0 ;
  wire \tmp_2_reg_891[13]_i_34_n_0 ;
  wire \tmp_2_reg_891[13]_i_35_n_0 ;
  wire \tmp_2_reg_891[13]_i_36_n_0 ;
  wire \tmp_2_reg_891[13]_i_37_n_0 ;
  wire \tmp_2_reg_891[13]_i_38_n_0 ;
  wire \tmp_2_reg_891[13]_i_39_n_0 ;
  wire \tmp_2_reg_891[13]_i_3_n_0 ;
  wire \tmp_2_reg_891[13]_i_40_n_0 ;
  wire \tmp_2_reg_891[13]_i_41_n_0 ;
  wire \tmp_2_reg_891[13]_i_56_n_0 ;
  wire \tmp_2_reg_891[13]_i_57_n_0 ;
  wire \tmp_2_reg_891[13]_i_58_n_0 ;
  wire \tmp_2_reg_891[13]_i_59_n_0 ;
  wire \tmp_2_reg_891[13]_i_60_n_0 ;
  wire \tmp_2_reg_891[13]_i_61_n_0 ;
  wire \tmp_2_reg_891[13]_i_62_n_0 ;
  wire \tmp_2_reg_891[13]_i_63_n_0 ;
  wire \tmp_2_reg_891_reg[0] ;
  wire \tmp_2_reg_891_reg[0]_0 ;
  wire \tmp_2_reg_891_reg[0]_1 ;
  wire \tmp_2_reg_891_reg[13]_i_13_n_0 ;
  wire \tmp_2_reg_891_reg[13]_i_13_n_1 ;
  wire \tmp_2_reg_891_reg[13]_i_13_n_2 ;
  wire \tmp_2_reg_891_reg[13]_i_13_n_3 ;
  wire [15:0]\tmp_2_reg_891_reg[13]_i_6_0 ;
  wire \tmp_2_reg_891_reg[13]_i_6_n_2 ;
  wire \tmp_2_reg_891_reg[13]_i_6_n_3 ;
  wire tmp_3_i_reg_860;
  wire tmp_3_i_reg_860_pp0_iter1_reg;
  wire tmp_i_reg_846;
  wire [13:0]\win_val_2_1_fu_152_reg[15] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_tmp_2_reg_891_reg[13]_i_13_O_UNCONNECTED ;
  wire [3:3]\NLW_tmp_2_reg_891_reg[13]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_tmp_2_reg_891_reg[13]_i_6_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,p_0_in,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],tmp1_i_fu_124,ram_reg_n_66,ram_reg_n_67}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(E),
        .ENBWREN(linebuff_val_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(E),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({linebuff_val_1_ce1,linebuff_val_1_ce1,linebuff_val_1_ce1,linebuff_val_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_10__1
       (.I0(j_V_reg_855_reg[3]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[3]),
        .O(p_0_in[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_11__1
       (.I0(j_V_reg_855_reg[2]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[2]),
        .O(p_0_in[2]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_12
       (.I0(j_V_reg_855_reg[1]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[1]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_13
       (.I0(j_V_reg_855_reg[0]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'h04040404FF040404)) 
    ram_reg_i_15
       (.I0(or_cond4_i_reg_887_pp0_iter2_reg),
        .I1(ram_reg_3),
        .I2(suppressed_data_stre_full_n),
        .I3(ram_reg_1),
        .I4(or_cond_i_reg_867),
        .I5(grad_gd_data_stream_s_empty_n),
        .O(\or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ));
  LUT4 #(
    .INIT(16'h0800)) 
    ram_reg_i_1__6
       (.I0(tmp_3_i_reg_860),
        .I1(ram_reg_1),
        .I2(\or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ),
        .I3(ram_reg_2),
        .O(E));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_2__5
       (.I0(ram_reg_1),
        .I1(\or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ),
        .I2(ram_reg_2),
        .O(linebuff_val_1_ce1));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__6
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_2),
        .I2(\or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ),
        .O(linebuff_val_0_ce0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_3__3
       (.I0(j_V_reg_855_reg[10]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[10]),
        .O(p_0_in[10]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_4__3
       (.I0(j_V_reg_855_reg[9]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[9]),
        .O(p_0_in[9]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_5__3
       (.I0(j_V_reg_855_reg[8]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[8]),
        .O(p_0_in[8]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_6__3
       (.I0(j_V_reg_855_reg[7]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[7]),
        .O(p_0_in[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_7__3
       (.I0(j_V_reg_855_reg[6]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[6]),
        .O(p_0_in[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_8__3
       (.I0(j_V_reg_855_reg[5]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[5]),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_9__1
       (.I0(j_V_reg_855_reg[4]),
        .I1(ram_reg_1),
        .I2(tmp_2_i_reg_851),
        .I3(ram_reg_2),
        .I4(ram_reg_4[4]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'h4445)) 
    \tmp_2_reg_891[13]_i_1 
       (.I0(\or_cond4_i_reg_887_pp0_iter2_reg_reg[0] ),
        .I1(\tmp_2_reg_891[13]_i_3_n_0 ),
        .I2(\tmp_2_reg_891_reg[0] ),
        .I3(\tmp_2_reg_891_reg[0]_0 ),
        .O(SR));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_2_reg_891[13]_i_14 
       (.I0(\tmp_2_reg_891_reg[13]_i_6_0 [15]),
        .I1(\tmp_2_reg_891[13]_i_36_n_0 ),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [14]),
        .I3(\tmp_2_reg_891[13]_i_37_n_0 ),
        .O(\tmp_2_reg_891[13]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_2_reg_891[13]_i_15 
       (.I0(\tmp_2_reg_891_reg[13]_i_6_0 [13]),
        .I1(\tmp_2_reg_891[13]_i_38_n_0 ),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [12]),
        .I3(\tmp_2_reg_891[13]_i_39_n_0 ),
        .O(\tmp_2_reg_891[13]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_2_reg_891[13]_i_16 
       (.I0(\tmp_2_reg_891_reg[13]_i_6_0 [11]),
        .I1(\tmp_2_reg_891[13]_i_40_n_0 ),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [10]),
        .I3(\tmp_2_reg_891[13]_i_41_n_0 ),
        .O(\tmp_2_reg_891[13]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_891[13]_i_17 
       (.I0(\tmp_2_reg_891[13]_i_36_n_0 ),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [15]),
        .I2(\tmp_2_reg_891[13]_i_37_n_0 ),
        .I3(\tmp_2_reg_891_reg[13]_i_6_0 [14]),
        .O(\tmp_2_reg_891[13]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_891[13]_i_18 
       (.I0(\tmp_2_reg_891[13]_i_38_n_0 ),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [13]),
        .I2(\tmp_2_reg_891[13]_i_39_n_0 ),
        .I3(\tmp_2_reg_891_reg[13]_i_6_0 [12]),
        .O(\tmp_2_reg_891[13]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_891[13]_i_19 
       (.I0(\tmp_2_reg_891[13]_i_40_n_0 ),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [11]),
        .I2(\tmp_2_reg_891[13]_i_41_n_0 ),
        .I3(\tmp_2_reg_891_reg[13]_i_6_0 [10]),
        .O(\tmp_2_reg_891[13]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h40F4)) 
    \tmp_2_reg_891[13]_i_28 
       (.I0(\tmp_2_reg_891[13]_i_56_n_0 ),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [8]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [9]),
        .I3(\tmp_2_reg_891[13]_i_57_n_0 ),
        .O(\tmp_2_reg_891[13]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_2_reg_891[13]_i_29 
       (.I0(\tmp_2_reg_891_reg[13]_i_6_0 [7]),
        .I1(\tmp_2_reg_891[13]_i_58_n_0 ),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [6]),
        .I3(\tmp_2_reg_891[13]_i_59_n_0 ),
        .O(\tmp_2_reg_891[13]_i_29_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFDFF)) 
    \tmp_2_reg_891[13]_i_3 
       (.I0(tmp_20_i_fu_657_p2),
        .I1(tmp_16_i_reg_882_pp0_iter1_reg),
        .I2(\tmp_2_reg_891_reg[0]_1 ),
        .I3(CO),
        .I4(tmp_i_reg_846),
        .O(\tmp_2_reg_891[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_2_reg_891[13]_i_30 
       (.I0(\tmp_2_reg_891_reg[13]_i_6_0 [5]),
        .I1(\tmp_2_reg_891[13]_i_60_n_0 ),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [4]),
        .I3(\tmp_2_reg_891[13]_i_61_n_0 ),
        .O(\tmp_2_reg_891[13]_i_30_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \tmp_2_reg_891[13]_i_31 
       (.I0(\tmp_2_reg_891_reg[13]_i_6_0 [3]),
        .I1(\tmp_2_reg_891[13]_i_62_n_0 ),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [2]),
        .I3(\tmp_2_reg_891[13]_i_63_n_0 ),
        .O(\tmp_2_reg_891[13]_i_31_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_891[13]_i_32 
       (.I0(\tmp_2_reg_891[13]_i_57_n_0 ),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [9]),
        .I2(\tmp_2_reg_891[13]_i_56_n_0 ),
        .I3(\tmp_2_reg_891_reg[13]_i_6_0 [8]),
        .O(\tmp_2_reg_891[13]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_891[13]_i_33 
       (.I0(\tmp_2_reg_891[13]_i_58_n_0 ),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [7]),
        .I2(\tmp_2_reg_891[13]_i_59_n_0 ),
        .I3(\tmp_2_reg_891_reg[13]_i_6_0 [6]),
        .O(\tmp_2_reg_891[13]_i_33_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_891[13]_i_34 
       (.I0(\tmp_2_reg_891[13]_i_60_n_0 ),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [5]),
        .I2(\tmp_2_reg_891[13]_i_61_n_0 ),
        .I3(\tmp_2_reg_891_reg[13]_i_6_0 [4]),
        .O(\tmp_2_reg_891[13]_i_34_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \tmp_2_reg_891[13]_i_35 
       (.I0(\tmp_2_reg_891[13]_i_62_n_0 ),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [3]),
        .I2(\tmp_2_reg_891[13]_i_63_n_0 ),
        .I3(\tmp_2_reg_891_reg[13]_i_6_0 [2]),
        .O(\tmp_2_reg_891[13]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_36 
       (.I0(ram_reg_0[13]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [13]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [13]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [13]),
        .O(\tmp_2_reg_891[13]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_37 
       (.I0(ram_reg_0[12]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [12]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [12]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [12]),
        .O(\tmp_2_reg_891[13]_i_37_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_38 
       (.I0(ram_reg_0[11]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [11]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [11]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [11]),
        .O(\tmp_2_reg_891[13]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_39 
       (.I0(ram_reg_0[10]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [10]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [10]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [10]),
        .O(\tmp_2_reg_891[13]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_40 
       (.I0(ram_reg_0[9]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [9]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [9]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [9]),
        .O(\tmp_2_reg_891[13]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_41 
       (.I0(ram_reg_0[8]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [8]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [8]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [8]),
        .O(\tmp_2_reg_891[13]_i_41_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_56 
       (.I0(ram_reg_0[6]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [6]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [6]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [6]),
        .O(\tmp_2_reg_891[13]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_57 
       (.I0(ram_reg_0[7]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [7]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [7]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [7]),
        .O(\tmp_2_reg_891[13]_i_57_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_58 
       (.I0(ram_reg_0[5]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [5]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [5]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [5]),
        .O(\tmp_2_reg_891[13]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_59 
       (.I0(ram_reg_0[4]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [4]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [4]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [4]),
        .O(\tmp_2_reg_891[13]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_60 
       (.I0(ram_reg_0[3]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [3]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [3]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [3]),
        .O(\tmp_2_reg_891[13]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_61 
       (.I0(ram_reg_0[2]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [2]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [2]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [2]),
        .O(\tmp_2_reg_891[13]_i_61_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_62 
       (.I0(ram_reg_0[1]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [1]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [1]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [1]),
        .O(\tmp_2_reg_891[13]_i_62_n_0 ));
  LUT6 #(
    .INIT(64'hBFBCB3B08F8C8380)) 
    \tmp_2_reg_891[13]_i_63 
       (.I0(ram_reg_0[0]),
        .I1(\tmp_2_reg_891_reg[13]_i_6_0 [1]),
        .I2(\tmp_2_reg_891_reg[13]_i_6_0 [0]),
        .I3(\tmp_2_reg_891[13]_i_17_0 [0]),
        .I4(\tmp_2_reg_891[13]_i_17_1 [0]),
        .I5(\tmp_2_reg_891[13]_i_17_2 [0]),
        .O(\tmp_2_reg_891[13]_i_63_n_0 ));
  CARRY4 \tmp_2_reg_891_reg[13]_i_13 
       (.CI(1'b0),
        .CO({\tmp_2_reg_891_reg[13]_i_13_n_0 ,\tmp_2_reg_891_reg[13]_i_13_n_1 ,\tmp_2_reg_891_reg[13]_i_13_n_2 ,\tmp_2_reg_891_reg[13]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\tmp_2_reg_891[13]_i_28_n_0 ,\tmp_2_reg_891[13]_i_29_n_0 ,\tmp_2_reg_891[13]_i_30_n_0 ,\tmp_2_reg_891[13]_i_31_n_0 }),
        .O(\NLW_tmp_2_reg_891_reg[13]_i_13_O_UNCONNECTED [3:0]),
        .S({\tmp_2_reg_891[13]_i_32_n_0 ,\tmp_2_reg_891[13]_i_33_n_0 ,\tmp_2_reg_891[13]_i_34_n_0 ,\tmp_2_reg_891[13]_i_35_n_0 }));
  CARRY4 \tmp_2_reg_891_reg[13]_i_6 
       (.CI(\tmp_2_reg_891_reg[13]_i_13_n_0 ),
        .CO({\NLW_tmp_2_reg_891_reg[13]_i_6_CO_UNCONNECTED [3],tmp_20_i_fu_657_p2,\tmp_2_reg_891_reg[13]_i_6_n_2 ,\tmp_2_reg_891_reg[13]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_2_reg_891[13]_i_14_n_0 ,\tmp_2_reg_891[13]_i_15_n_0 ,\tmp_2_reg_891[13]_i_16_n_0 }),
        .O(\NLW_tmp_2_reg_891_reg[13]_i_6_O_UNCONNECTED [3:0]),
        .S({1'b0,\tmp_2_reg_891[13]_i_17_n_0 ,\tmp_2_reg_891[13]_i_18_n_0 ,\tmp_2_reg_891[13]_i_19_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[10]_i_1 
       (.I0(tmp1_i_fu_124[10]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [8]),
        .O(ram_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[11]_i_1 
       (.I0(tmp1_i_fu_124[11]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [9]),
        .O(ram_reg_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[12]_i_1 
       (.I0(tmp1_i_fu_124[12]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [10]),
        .O(ram_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[13]_i_1 
       (.I0(tmp1_i_fu_124[13]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [11]),
        .O(ram_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[14]_i_1 
       (.I0(tmp1_i_fu_124[14]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [12]),
        .O(ram_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[15]_i_1 
       (.I0(tmp1_i_fu_124[15]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [13]),
        .O(ram_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[2]_i_1 
       (.I0(tmp1_i_fu_124[2]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [0]),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[3]_i_1 
       (.I0(tmp1_i_fu_124[3]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [1]),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[4]_i_1 
       (.I0(tmp1_i_fu_124[4]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [2]),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[5]_i_1 
       (.I0(tmp1_i_fu_124[5]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [3]),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[6]_i_1 
       (.I0(tmp1_i_fu_124[6]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [4]),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[7]_i_1 
       (.I0(tmp1_i_fu_124[7]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [5]),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[8]_i_1 
       (.I0(tmp1_i_fu_124[8]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [6]),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \win_val_2_1_fu_152[9]_i_1 
       (.I0(tmp1_i_fu_124[9]),
        .I1(tmp_3_i_reg_860_pp0_iter1_reg),
        .I2(\win_val_2_1_fu_152_reg[15] [7]),
        .O(ram_reg_0[7]));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressioocq_ram" *) 
module cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_ram_43
   (D,
    ap_clk,
    linebuff_val_0_ce0,
    Q,
    p_0_in,
    ram_reg_0,
    or_cond_i_reg_867_pp0_iter1_reg,
    ram_reg_1,
    ap_enable_reg_pp0_iter2);
  output [15:0]D;
  input ap_clk;
  input linebuff_val_0_ce0;
  input [10:0]Q;
  input [10:0]p_0_in;
  input [15:0]ram_reg_0;
  input or_cond_i_reg_867_pp0_iter1_reg;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;

  wire [15:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire linebuff_val_0_ce0;
  wire linebuff_val_0_ce1;
  wire linebuff_val_0_we1;
  wire or_cond_i_reg_867_pp0_iter1_reg;
  wire [10:0]p_0_in;
  wire [15:0]ram_reg_0;
  wire ram_reg_1;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,p_0_in,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(linebuff_val_0_we1),
        .ENBWREN(linebuff_val_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({linebuff_val_0_ce1,linebuff_val_0_ce1,linebuff_val_0_ce1,linebuff_val_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_1),
        .O(linebuff_val_0_ce1));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_1__5
       (.I0(or_cond_i_reg_867_pp0_iter1_reg),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(linebuff_val_0_we1));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressioocq_ram" *) 
module cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_ram_47
   (E,
    linebuff_val_0_ce0,
    ADDRBWRADDR,
    \or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ,
    sel_tmp4_fu_713_p2,
    ram_reg_0,
    ap_clk,
    Q,
    D,
    tmp_32_i_reg_926,
    ram_reg_1,
    ram_reg_2,
    ap_enable_reg_pp0_iter0,
    ram_reg_3,
    ram_reg_4,
    canny_edges_data_str_full_n,
    or_cond_i_reg_933,
    suppressed_data_stre_empty_n,
    ram_reg_5,
    tmp_30_i_reg_917,
    j_V_reg_921_reg,
    CO,
    \sel_tmp4_reg_963_reg[0] ,
    \sel_tmp4_reg_963_reg[0]_0 ,
    \win_val_2_1_fu_168_reg[15] ,
    tmp_32_i_reg_926_pp0_iter1_reg,
    \sel_tmp4_reg_963[0]_i_5_0 ,
    \sel_tmp4_reg_963_reg[0]_1 ,
    \sel_tmp4_reg_963_reg[0]_2 ,
    \sel_tmp4_reg_963_reg[0]_3 ,
    S,
    \sel_tmp4_reg_963[0]_i_5_1 );
  output [0:0]E;
  output linebuff_val_0_ce0;
  output [10:0]ADDRBWRADDR;
  output \or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ;
  output sel_tmp4_fu_713_p2;
  output [15:0]ram_reg_0;
  input ap_clk;
  input [10:0]Q;
  input [15:0]D;
  input tmp_32_i_reg_926;
  input [0:0]ram_reg_1;
  input ram_reg_2;
  input ap_enable_reg_pp0_iter0;
  input ram_reg_3;
  input ram_reg_4;
  input canny_edges_data_str_full_n;
  input or_cond_i_reg_933;
  input suppressed_data_stre_empty_n;
  input [10:0]ram_reg_5;
  input tmp_30_i_reg_917;
  input [10:0]j_V_reg_921_reg;
  input [0:0]CO;
  input [0:0]\sel_tmp4_reg_963_reg[0] ;
  input \sel_tmp4_reg_963_reg[0]_0 ;
  input [15:0]\win_val_2_1_fu_168_reg[15] ;
  input tmp_32_i_reg_926_pp0_iter1_reg;
  input [16:0]\sel_tmp4_reg_963[0]_i_5_0 ;
  input [0:0]\sel_tmp4_reg_963_reg[0]_1 ;
  input [0:0]\sel_tmp4_reg_963_reg[0]_2 ;
  input [0:0]\sel_tmp4_reg_963_reg[0]_3 ;
  input [3:0]S;
  input [3:0]\sel_tmp4_reg_963[0]_i_5_1 ;

  wire [10:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]E;
  wire [10:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire canny_edges_data_str_full_n;
  wire [10:0]j_V_reg_921_reg;
  wire linebuff_val_0_ce0;
  wire linebuff_val_1_ce1;
  wire \or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ;
  wire or_cond_i_reg_933;
  wire [15:0]ram_reg_0;
  wire [0:0]ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire [10:0]ram_reg_5;
  wire sel_tmp4_fu_713_p2;
  wire \sel_tmp4_reg_963[0]_i_180_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_181_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_182_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_183_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_184_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_185_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_186_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_187_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_237_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_238_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_239_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_240_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_241_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_242_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_243_n_0 ;
  wire \sel_tmp4_reg_963[0]_i_244_n_0 ;
  wire [16:0]\sel_tmp4_reg_963[0]_i_5_0 ;
  wire [3:0]\sel_tmp4_reg_963[0]_i_5_1 ;
  wire \sel_tmp4_reg_963[0]_i_5_n_0 ;
  wire [0:0]\sel_tmp4_reg_963_reg[0] ;
  wire \sel_tmp4_reg_963_reg[0]_0 ;
  wire [0:0]\sel_tmp4_reg_963_reg[0]_1 ;
  wire [0:0]\sel_tmp4_reg_963_reg[0]_2 ;
  wire [0:0]\sel_tmp4_reg_963_reg[0]_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_110_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_110_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_110_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_110_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_179_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_179_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_179_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_179_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_21_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_21_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_21_n_3 ;
  wire \sel_tmp4_reg_963_reg[0]_i_58_n_0 ;
  wire \sel_tmp4_reg_963_reg[0]_i_58_n_1 ;
  wire \sel_tmp4_reg_963_reg[0]_i_58_n_2 ;
  wire \sel_tmp4_reg_963_reg[0]_i_58_n_3 ;
  wire slt6_fu_632_p2;
  wire suppressed_data_stre_empty_n;
  wire [15:0]tmp1_i_fu_140;
  wire tmp_30_i_reg_917;
  wire tmp_32_i_reg_926;
  wire tmp_32_i_reg_926_pp0_iter1_reg;
  wire [15:0]\win_val_2_1_fu_168_reg[15] ;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_110_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_179_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_21_O_UNCONNECTED ;
  wire [3:0]\NLW_sel_tmp4_reg_963_reg[0]_i_58_O_UNCONNECTED ;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,D}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],tmp1_i_fu_140}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(E),
        .ENBWREN(linebuff_val_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(E),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({linebuff_val_1_ce1,linebuff_val_1_ce1,linebuff_val_1_ce1,linebuff_val_1_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_10__2
       (.I0(j_V_reg_921_reg[3]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[3]),
        .O(ADDRBWRADDR[3]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_11__2
       (.I0(j_V_reg_921_reg[2]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[2]),
        .O(ADDRBWRADDR[2]));
  LUT5 #(
    .INIT(32'hEAAA2AAA)) 
    ram_reg_i_12__0
       (.I0(ram_reg_5[1]),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(tmp_30_i_reg_917),
        .I4(j_V_reg_921_reg[1]),
        .O(ADDRBWRADDR[1]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_13__0
       (.I0(j_V_reg_921_reg[0]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[0]),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'h04040404FF040404)) 
    ram_reg_i_15__0
       (.I0(ram_reg_3),
        .I1(ram_reg_4),
        .I2(canny_edges_data_str_full_n),
        .I3(ram_reg_2),
        .I4(or_cond_i_reg_933),
        .I5(suppressed_data_stre_empty_n),
        .O(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_i_1__8
       (.I0(tmp_32_i_reg_926),
        .I1(ram_reg_1),
        .I2(ram_reg_2),
        .I3(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ),
        .O(E));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__7
       (.I0(ram_reg_1),
        .I1(ram_reg_2),
        .I2(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ),
        .O(linebuff_val_1_ce1));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_2__8
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ram_reg_1),
        .I2(\or_cond7_i_reg_954_pp0_iter2_reg_reg[0] ),
        .O(linebuff_val_0_ce0));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_3__4
       (.I0(j_V_reg_921_reg[10]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[10]),
        .O(ADDRBWRADDR[10]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_4__4
       (.I0(j_V_reg_921_reg[9]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[9]),
        .O(ADDRBWRADDR[9]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_5__4
       (.I0(j_V_reg_921_reg[8]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[8]),
        .O(ADDRBWRADDR[8]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_6__4
       (.I0(j_V_reg_921_reg[7]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[7]),
        .O(ADDRBWRADDR[7]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_7__4
       (.I0(j_V_reg_921_reg[6]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[6]),
        .O(ADDRBWRADDR[6]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_8__4
       (.I0(j_V_reg_921_reg[5]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[5]),
        .O(ADDRBWRADDR[5]));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    ram_reg_i_9__2
       (.I0(j_V_reg_921_reg[4]),
        .I1(tmp_30_i_reg_917),
        .I2(ram_reg_2),
        .I3(ram_reg_1),
        .I4(ram_reg_5[4]),
        .O(ADDRBWRADDR[4]));
  LUT4 #(
    .INIT(16'h0001)) 
    \sel_tmp4_reg_963[0]_i_1 
       (.I0(CO),
        .I1(\sel_tmp4_reg_963_reg[0] ),
        .I2(\sel_tmp4_reg_963_reg[0]_0 ),
        .I3(\sel_tmp4_reg_963[0]_i_5_n_0 ),
        .O(sel_tmp4_fu_713_p2));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_180 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(\win_val_2_1_fu_168_reg[15] [14]),
        .I2(tmp1_i_fu_140[14]),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [14]),
        .I4(\sel_tmp4_reg_963[0]_i_5_0 [15]),
        .I5(ram_reg_0[15]),
        .O(\sel_tmp4_reg_963[0]_i_180_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_181 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(\win_val_2_1_fu_168_reg[15] [12]),
        .I2(tmp1_i_fu_140[12]),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [12]),
        .I4(\sel_tmp4_reg_963[0]_i_5_0 [13]),
        .I5(ram_reg_0[13]),
        .O(\sel_tmp4_reg_963[0]_i_181_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_182 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(\win_val_2_1_fu_168_reg[15] [10]),
        .I2(tmp1_i_fu_140[10]),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [10]),
        .I4(\sel_tmp4_reg_963[0]_i_5_0 [11]),
        .I5(ram_reg_0[11]),
        .O(\sel_tmp4_reg_963[0]_i_182_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_183 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(\win_val_2_1_fu_168_reg[15] [8]),
        .I2(tmp1_i_fu_140[8]),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [8]),
        .I4(\sel_tmp4_reg_963[0]_i_5_0 [9]),
        .I5(ram_reg_0[9]),
        .O(\sel_tmp4_reg_963[0]_i_183_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_184 
       (.I0(tmp1_i_fu_140[14]),
        .I1(\win_val_2_1_fu_168_reg[15] [14]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [14]),
        .I4(ram_reg_0[15]),
        .I5(\sel_tmp4_reg_963[0]_i_5_0 [15]),
        .O(\sel_tmp4_reg_963[0]_i_184_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_185 
       (.I0(tmp1_i_fu_140[12]),
        .I1(\win_val_2_1_fu_168_reg[15] [12]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [12]),
        .I4(ram_reg_0[13]),
        .I5(\sel_tmp4_reg_963[0]_i_5_0 [13]),
        .O(\sel_tmp4_reg_963[0]_i_185_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_186 
       (.I0(tmp1_i_fu_140[10]),
        .I1(\win_val_2_1_fu_168_reg[15] [10]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [10]),
        .I4(ram_reg_0[11]),
        .I5(\sel_tmp4_reg_963[0]_i_5_0 [11]),
        .O(\sel_tmp4_reg_963[0]_i_186_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_187 
       (.I0(tmp1_i_fu_140[8]),
        .I1(\win_val_2_1_fu_168_reg[15] [8]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [8]),
        .I4(ram_reg_0[9]),
        .I5(\sel_tmp4_reg_963[0]_i_5_0 [9]),
        .O(\sel_tmp4_reg_963[0]_i_187_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_237 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(\win_val_2_1_fu_168_reg[15] [6]),
        .I2(tmp1_i_fu_140[6]),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [6]),
        .I4(\sel_tmp4_reg_963[0]_i_5_0 [7]),
        .I5(ram_reg_0[7]),
        .O(\sel_tmp4_reg_963[0]_i_237_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_238 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(\win_val_2_1_fu_168_reg[15] [4]),
        .I2(tmp1_i_fu_140[4]),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [4]),
        .I4(\sel_tmp4_reg_963[0]_i_5_0 [5]),
        .I5(ram_reg_0[5]),
        .O(\sel_tmp4_reg_963[0]_i_238_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_239 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(\win_val_2_1_fu_168_reg[15] [2]),
        .I2(tmp1_i_fu_140[2]),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [2]),
        .I4(\sel_tmp4_reg_963[0]_i_5_0 [3]),
        .I5(ram_reg_0[3]),
        .O(\sel_tmp4_reg_963[0]_i_239_n_0 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \sel_tmp4_reg_963[0]_i_240 
       (.I0(tmp_32_i_reg_926_pp0_iter1_reg),
        .I1(\win_val_2_1_fu_168_reg[15] [0]),
        .I2(tmp1_i_fu_140[0]),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [0]),
        .I4(\sel_tmp4_reg_963[0]_i_5_0 [1]),
        .I5(ram_reg_0[1]),
        .O(\sel_tmp4_reg_963[0]_i_240_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_241 
       (.I0(tmp1_i_fu_140[6]),
        .I1(\win_val_2_1_fu_168_reg[15] [6]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [6]),
        .I4(ram_reg_0[7]),
        .I5(\sel_tmp4_reg_963[0]_i_5_0 [7]),
        .O(\sel_tmp4_reg_963[0]_i_241_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_242 
       (.I0(tmp1_i_fu_140[4]),
        .I1(\win_val_2_1_fu_168_reg[15] [4]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [4]),
        .I4(ram_reg_0[5]),
        .I5(\sel_tmp4_reg_963[0]_i_5_0 [5]),
        .O(\sel_tmp4_reg_963[0]_i_242_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_243 
       (.I0(tmp1_i_fu_140[2]),
        .I1(\win_val_2_1_fu_168_reg[15] [2]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [2]),
        .I4(ram_reg_0[3]),
        .I5(\sel_tmp4_reg_963[0]_i_5_0 [3]),
        .O(\sel_tmp4_reg_963[0]_i_243_n_0 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \sel_tmp4_reg_963[0]_i_244 
       (.I0(tmp1_i_fu_140[0]),
        .I1(\win_val_2_1_fu_168_reg[15] [0]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .I3(\sel_tmp4_reg_963[0]_i_5_0 [0]),
        .I4(ram_reg_0[1]),
        .I5(\sel_tmp4_reg_963[0]_i_5_0 [1]),
        .O(\sel_tmp4_reg_963[0]_i_244_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sel_tmp4_reg_963[0]_i_5 
       (.I0(\sel_tmp4_reg_963_reg[0]_1 ),
        .I1(\sel_tmp4_reg_963_reg[0]_2 ),
        .I2(slt6_fu_632_p2),
        .I3(\sel_tmp4_reg_963_reg[0]_3 ),
        .O(\sel_tmp4_reg_963[0]_i_5_n_0 ));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_110 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_179_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_110_n_0 ,\sel_tmp4_reg_963_reg[0]_i_110_n_1 ,\sel_tmp4_reg_963_reg[0]_i_110_n_2 ,\sel_tmp4_reg_963_reg[0]_i_110_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_180_n_0 ,\sel_tmp4_reg_963[0]_i_181_n_0 ,\sel_tmp4_reg_963[0]_i_182_n_0 ,\sel_tmp4_reg_963[0]_i_183_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_110_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_184_n_0 ,\sel_tmp4_reg_963[0]_i_185_n_0 ,\sel_tmp4_reg_963[0]_i_186_n_0 ,\sel_tmp4_reg_963[0]_i_187_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_179 
       (.CI(1'b0),
        .CO({\sel_tmp4_reg_963_reg[0]_i_179_n_0 ,\sel_tmp4_reg_963_reg[0]_i_179_n_1 ,\sel_tmp4_reg_963_reg[0]_i_179_n_2 ,\sel_tmp4_reg_963_reg[0]_i_179_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_237_n_0 ,\sel_tmp4_reg_963[0]_i_238_n_0 ,\sel_tmp4_reg_963[0]_i_239_n_0 ,\sel_tmp4_reg_963[0]_i_240_n_0 }),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_179_O_UNCONNECTED [3:0]),
        .S({\sel_tmp4_reg_963[0]_i_241_n_0 ,\sel_tmp4_reg_963[0]_i_242_n_0 ,\sel_tmp4_reg_963[0]_i_243_n_0 ,\sel_tmp4_reg_963[0]_i_244_n_0 }));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_21 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_58_n_0 ),
        .CO({slt6_fu_632_p2,\sel_tmp4_reg_963_reg[0]_i_21_n_1 ,\sel_tmp4_reg_963_reg[0]_i_21_n_2 ,\sel_tmp4_reg_963_reg[0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\sel_tmp4_reg_963[0]_i_5_0 [16],1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_21_O_UNCONNECTED [3:0]),
        .S(\sel_tmp4_reg_963[0]_i_5_1 ));
  CARRY4 \sel_tmp4_reg_963_reg[0]_i_58 
       (.CI(\sel_tmp4_reg_963_reg[0]_i_110_n_0 ),
        .CO({\sel_tmp4_reg_963_reg[0]_i_58_n_0 ,\sel_tmp4_reg_963_reg[0]_i_58_n_1 ,\sel_tmp4_reg_963_reg[0]_i_58_n_2 ,\sel_tmp4_reg_963_reg[0]_i_58_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_sel_tmp4_reg_963_reg[0]_i_58_O_UNCONNECTED [3:0]),
        .S(S));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[0]_i_1 
       (.I0(tmp1_i_fu_140[0]),
        .I1(\win_val_2_1_fu_168_reg[15] [0]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[10]_i_1 
       (.I0(tmp1_i_fu_140[10]),
        .I1(\win_val_2_1_fu_168_reg[15] [10]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[11]_i_1 
       (.I0(tmp1_i_fu_140[11]),
        .I1(\win_val_2_1_fu_168_reg[15] [11]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[12]_i_1 
       (.I0(tmp1_i_fu_140[12]),
        .I1(\win_val_2_1_fu_168_reg[15] [12]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[13]_i_1 
       (.I0(tmp1_i_fu_140[13]),
        .I1(\win_val_2_1_fu_168_reg[15] [13]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[14]_i_1 
       (.I0(tmp1_i_fu_140[14]),
        .I1(\win_val_2_1_fu_168_reg[15] [14]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[15]_i_1 
       (.I0(tmp1_i_fu_140[15]),
        .I1(\win_val_2_1_fu_168_reg[15] [15]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[1]_i_1 
       (.I0(tmp1_i_fu_140[1]),
        .I1(\win_val_2_1_fu_168_reg[15] [1]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[2]_i_1 
       (.I0(tmp1_i_fu_140[2]),
        .I1(\win_val_2_1_fu_168_reg[15] [2]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[3]_i_1 
       (.I0(tmp1_i_fu_140[3]),
        .I1(\win_val_2_1_fu_168_reg[15] [3]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[4]_i_1 
       (.I0(tmp1_i_fu_140[4]),
        .I1(\win_val_2_1_fu_168_reg[15] [4]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[5]_i_1 
       (.I0(tmp1_i_fu_140[5]),
        .I1(\win_val_2_1_fu_168_reg[15] [5]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[6]_i_1 
       (.I0(tmp1_i_fu_140[6]),
        .I1(\win_val_2_1_fu_168_reg[15] [6]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[7]_i_1 
       (.I0(tmp1_i_fu_140[7]),
        .I1(\win_val_2_1_fu_168_reg[15] [7]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[8]_i_1 
       (.I0(tmp1_i_fu_140[8]),
        .I1(\win_val_2_1_fu_168_reg[15] [8]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \win_val_2_1_fu_168[9]_i_1 
       (.I0(tmp1_i_fu_140[9]),
        .I1(\win_val_2_1_fu_168_reg[15] [9]),
        .I2(tmp_32_i_reg_926_pp0_iter1_reg),
        .O(ram_reg_0[9]));
endmodule

(* ORIG_REF_NAME = "nonmax_suppressioocq_ram" *) 
module cv_ov5640_canny_edge_0_0_nonmax_suppressioocq_ram_48
   (D,
    ap_clk,
    linebuff_val_0_ce0,
    Q,
    ADDRBWRADDR,
    ram_reg_0,
    or_cond_i_reg_933_pp0_iter1_reg,
    ram_reg_1,
    ap_enable_reg_pp0_iter2);
  output [15:0]D;
  input ap_clk;
  input linebuff_val_0_ce0;
  input [10:0]Q;
  input [10:0]ADDRBWRADDR;
  input [13:0]ram_reg_0;
  input or_cond_i_reg_933_pp0_iter1_reg;
  input ram_reg_1;
  input ap_enable_reg_pp0_iter2;

  wire [10:0]ADDRBWRADDR;
  wire [15:0]D;
  wire [10:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire linebuff_val_0_ce0;
  wire linebuff_val_0_ce1;
  wire linebuff_val_0_we1;
  wire or_cond_i_reg_933_pp0_iter1_reg;
  wire [13:0]ram_reg_0;
  wire ram_reg_1;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "30720" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ADDRBWRADDR,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_ram_reg_DOBDO_UNCONNECTED[31:16],D}),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(linebuff_val_0_we1),
        .ENBWREN(linebuff_val_0_ce0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({linebuff_val_0_ce1,linebuff_val_0_ce1,linebuff_val_0_ce1,linebuff_val_0_ce1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_i_14__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(ram_reg_1),
        .O(linebuff_val_0_ce1));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_i_1__7
       (.I0(or_cond_i_reg_933_pp0_iter1_reg),
        .I1(ram_reg_1),
        .I2(ap_enable_reg_pp0_iter2),
        .O(linebuff_val_0_we1));
endmodule

(* ORIG_REF_NAME = "start_for_CvtColoxdS" *) 
module cv_ov5640_canny_edge_0_0_start_for_CvtColoxdS
   (start_for_CvtColor_1_U0_full_n,
    CvtColor_1_U0_ap_start,
    internal_full_n_reg_0,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    ap_rst_n,
    internal_full_n_reg_1,
    mOutPtr110_out,
    start_for_nonmax_suppression_U0_full_n,
    start_for_Mat2AXIvideo_U0_full_n,
    start_for_Duplicate_U0_full_n,
    SS);
  output start_for_CvtColor_1_U0_full_n;
  output CvtColor_1_U0_ap_start;
  output internal_full_n_reg_0;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input internal_full_n_reg_1;
  input mOutPtr110_out;
  input start_for_nonmax_suppression_U0_full_n;
  input start_for_Mat2AXIvideo_U0_full_n;
  input start_for_Duplicate_U0_full_n;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_1_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__38_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__38_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__38_n_0 ;
  wire \mOutPtr[1]_i_1__25_n_0 ;
  wire \mOutPtr[2]_i_1__18_n_0 ;
  wire \mOutPtr[3]_i_1__20_n_0 ;
  wire \mOutPtr[4]_i_1__3_n_0 ;
  wire \mOutPtr[4]_i_2__1_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_CvtColor_1_U0_full_n;
  wire start_for_Duplicate_U0_full_n;
  wire start_for_Mat2AXIvideo_U0_full_n;
  wire start_for_nonmax_suppression_U0_full_n;

  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_idle_i_5
       (.I0(start_for_CvtColor_1_U0_full_n),
        .I1(start_for_nonmax_suppression_U0_full_n),
        .I2(start_for_Mat2AXIvideo_U0_full_n),
        .I3(start_for_Duplicate_U0_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__38
       (.I0(ap_rst_n),
        .I1(start_for_CvtColor_1_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(CvtColor_1_U0_ap_start),
        .I4(internal_full_n_reg_1),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    internal_empty_n_i_2__24
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__38_n_0),
        .Q(CvtColor_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__38
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(internal_full_n_reg_1),
        .I3(CvtColor_1_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_for_CvtColor_1_U0_full_n),
        .O(internal_full_n_i_1__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    internal_full_n_i_2__28
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[4]),
        .I4(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__38_n_0),
        .Q(start_for_CvtColor_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__38 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__38_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__25 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__25_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__18 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_1__20 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__20_n_0 ));
  LUT5 #(
    .INIT(32'h87888888)) 
    \mOutPtr[4]_i_1__3 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_for_CvtColor_1_U0_full_n),
        .I2(CO),
        .I3(Q),
        .I4(CvtColor_1_U0_ap_start),
        .O(\mOutPtr[4]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800FFEF0010)) 
    \mOutPtr[4]_i_2__1 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr110_out),
        .I3(mOutPtr_reg[2]),
        .I4(mOutPtr_reg[4]),
        .I5(mOutPtr_reg[3]),
        .O(\mOutPtr[4]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[0]_i_1__38_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[1]_i_1__25_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[2]_i_1__18_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[3]_i_1__20_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__3_n_0 ),
        .D(\mOutPtr[4]_i_2__1_n_0 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_CvtColozec" *) 
module cv_ov5640_canny_edge_0_0_start_for_CvtColozec
   (start_for_CvtColor_U0_full_n,
    CvtColor_U0_ap_start,
    CvtColor_U0_p_src_rows_V_read,
    ap_clk,
    Q,
    src_cols_V_c44_empty_n,
    src_rows_V_c43_empty_n,
    ap_rst_n,
    mOutPtr110_out,
    CO,
    \mOutPtr_reg[0]_0 ,
    start_once_reg,
    CvtColor_U0_ap_ready,
    \mOutPtr_reg[1]_0 ,
    SS);
  output start_for_CvtColor_U0_full_n;
  output CvtColor_U0_ap_start;
  output CvtColor_U0_p_src_rows_V_read;
  input ap_clk;
  input [1:0]Q;
  input src_cols_V_c44_empty_n;
  input src_rows_V_c43_empty_n;
  input ap_rst_n;
  input mOutPtr110_out;
  input [0:0]CO;
  input \mOutPtr_reg[0]_0 ;
  input start_once_reg;
  input CvtColor_U0_ap_ready;
  input \mOutPtr_reg[1]_0 ;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_U0_ap_ready;
  wire CvtColor_U0_ap_start;
  wire CvtColor_U0_p_src_rows_V_read;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n_i_1__43_n_0;
  wire internal_full_n_i_1__43_n_0;
  wire internal_full_n_i_2__35_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[1]_0 ;
  wire \mOutPtr_reg_n_0_[0] ;
  wire \mOutPtr_reg_n_0_[1] ;
  wire src_cols_V_c44_empty_n;
  wire src_rows_V_c43_empty_n;
  wire start_for_CvtColor_U0_full_n;
  wire start_once_reg;

  LUT4 #(
    .INIT(16'h8000)) 
    \cols_reg_343[31]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(Q[0]),
        .I2(src_cols_V_c44_empty_n),
        .I3(src_rows_V_c43_empty_n),
        .O(CvtColor_U0_p_src_rows_V_read));
  LUT6 #(
    .INIT(64'hA0E0A0E0A0E000E0)) 
    internal_empty_n_i_1__43
       (.I0(CvtColor_U0_ap_start),
        .I1(internal_full_n_i_2__35_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(\mOutPtr_reg_n_0_[1] ),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(internal_empty_n_i_1__43_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__43_n_0),
        .Q(CvtColor_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFD00FFFF)) 
    internal_full_n_i_1__43
       (.I0(internal_full_n_i_2__35_n_0),
        .I1(\mOutPtr_reg_n_0_[1] ),
        .I2(\mOutPtr_reg_n_0_[0] ),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__43_n_0));
  LUT6 #(
    .INIT(64'h00000000F7000000)) 
    internal_full_n_i_2__35
       (.I0(CvtColor_U0_ap_start),
        .I1(Q[1]),
        .I2(CO),
        .I3(start_for_CvtColor_U0_full_n),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_once_reg),
        .O(internal_full_n_i_2__35_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__43_n_0),
        .Q(start_for_CvtColor_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7777877788887888)) 
    \mOutPtr[0]_i_1 
       (.I0(CvtColor_U0_ap_start),
        .I1(CvtColor_U0_ap_ready),
        .I2(start_for_CvtColor_U0_full_n),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(start_once_reg),
        .I5(\mOutPtr_reg_n_0_[0] ),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDBDDDDDD24222222)) 
    \mOutPtr[1]_i_1 
       (.I0(\mOutPtr_reg_n_0_[0] ),
        .I1(\mOutPtr_reg[1]_0 ),
        .I2(CO),
        .I3(Q[1]),
        .I4(CvtColor_U0_ap_start),
        .I5(\mOutPtr_reg_n_0_[1] ),
        .O(\mOutPtr[1]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(\mOutPtr_reg_n_0_[1] ),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Duplicasc4" *) 
module cv_ov5640_canny_edge_0_0_start_for_Duplicasc4
   (start_for_Duplicate_U0_full_n,
    Duplicate_U0_ap_start,
    internal_empty_n_reg_0,
    ap_clk,
    CvtColor_1_U0_ap_start,
    Q,
    CvtColor_U0_ap_start,
    int_ap_idle_reg,
    int_ap_idle_reg_0,
    \mOutPtr_reg[0]_0 ,
    Mat2AXIvideo_U0_ap_start,
    int_ap_idle_i_4_0,
    \mOutPtr_reg[0]_1 ,
    CO,
    ap_rst_n,
    mOutPtr110_out,
    Duplicate_U0_ap_ready,
    SS);
  output start_for_Duplicate_U0_full_n;
  output Duplicate_U0_ap_start;
  output internal_empty_n_reg_0;
  input ap_clk;
  input CvtColor_1_U0_ap_start;
  input [0:0]Q;
  input CvtColor_U0_ap_start;
  input [0:0]int_ap_idle_reg;
  input int_ap_idle_reg_0;
  input [1:0]\mOutPtr_reg[0]_0 ;
  input Mat2AXIvideo_U0_ap_start;
  input [0:0]int_ap_idle_i_4_0;
  input \mOutPtr_reg[0]_1 ;
  input [0:0]CO;
  input ap_rst_n;
  input mOutPtr110_out;
  input Duplicate_U0_ap_ready;
  input [0:0]SS;

  wire [0:0]CO;
  wire CvtColor_1_U0_ap_start;
  wire CvtColor_U0_ap_start;
  wire Duplicate_U0_ap_ready;
  wire Duplicate_U0_ap_start;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]int_ap_idle_i_4_0;
  wire int_ap_idle_i_7_n_0;
  wire [0:0]int_ap_idle_reg;
  wire int_ap_idle_reg_0;
  wire internal_empty_n_i_1__40_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n_i_1__40_n_0;
  wire internal_full_n_i_2__30_n_0;
  wire internal_full_n_i_3__14_n_0;
  wire [2:0]mOutPtr;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1_n_0 ;
  wire \mOutPtr[1]_i_1_n_0 ;
  wire \mOutPtr[2]_i_1_n_0 ;
  wire \mOutPtr[2]_i_3_n_0 ;
  wire [1:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire start_for_Duplicate_U0_full_n;

  LUT6 #(
    .INIT(64'hFFFFFFFFFFDFFFFF)) 
    int_ap_idle_i_4
       (.I0(int_ap_idle_i_7_n_0),
        .I1(CvtColor_1_U0_ap_start),
        .I2(Q),
        .I3(CvtColor_U0_ap_start),
        .I4(int_ap_idle_reg),
        .I5(int_ap_idle_reg_0),
        .O(internal_empty_n_reg_0));
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_idle_i_7
       (.I0(Duplicate_U0_ap_start),
        .I1(\mOutPtr_reg[0]_0 [0]),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(int_ap_idle_i_4_0),
        .O(int_ap_idle_i_7_n_0));
  LUT6 #(
    .INIT(64'hA0E000E0A0E0A0E0)) 
    internal_empty_n_i_1__40
       (.I0(Duplicate_U0_ap_start),
        .I1(internal_full_n_i_2__30_n_0),
        .I2(ap_rst_n),
        .I3(mOutPtr110_out),
        .I4(mOutPtr[1]),
        .I5(internal_full_n_i_3__14_n_0),
        .O(internal_empty_n_i_1__40_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__40_n_0),
        .Q(Duplicate_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF7F00FFFF)) 
    internal_full_n_i_1__40
       (.I0(internal_full_n_i_2__30_n_0),
        .I1(internal_full_n_i_3__14_n_0),
        .I2(mOutPtr[1]),
        .I3(start_for_Duplicate_U0_full_n),
        .I4(ap_rst_n),
        .I5(mOutPtr110_out),
        .O(internal_full_n_i_1__40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h7F000000)) 
    internal_full_n_i_2__30
       (.I0(Duplicate_U0_ap_start),
        .I1(CO),
        .I2(\mOutPtr_reg[0]_0 [1]),
        .I3(start_for_Duplicate_U0_full_n),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(internal_full_n_i_2__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT2 #(
    .INIT(4'h1)) 
    internal_full_n_i_3__14
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(internal_full_n_i_3__14_n_0));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__40_n_0),
        .Q(start_for_Duplicate_U0_full_n),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h807F7F7F7F808080)) 
    \mOutPtr[0]_i_1 
       (.I0(Duplicate_U0_ap_start),
        .I1(CO),
        .I2(\mOutPtr_reg[0]_0 [1]),
        .I3(start_for_Duplicate_U0_full_n),
        .I4(\mOutPtr_reg[0]_1 ),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEA7F7F7F15808080)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(\mOutPtr_reg[0]_1 ),
        .I2(start_for_Duplicate_U0_full_n),
        .I3(Duplicate_U0_ap_ready),
        .I4(Duplicate_U0_ap_start),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT5 #(
    .INIT(32'hE7FF1800)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr110_out),
        .I3(\mOutPtr[2]_i_3_n_0 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[2]_i_3 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(start_for_Duplicate_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 [1]),
        .I3(CO),
        .I4(Duplicate_U0_ap_start),
        .O(\mOutPtr[2]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_0 ),
        .Q(mOutPtr[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_0 ),
        .Q(mOutPtr[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_0 ),
        .Q(mOutPtr[2]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Mat2AXIyd2" *) 
module cv_ov5640_canny_edge_0_0_start_for_Mat2AXIyd2
   (start_for_Mat2AXIvideo_U0_full_n,
    Mat2AXIvideo_U0_ap_start,
    internal_empty_n_reg_0,
    internal_empty_n_reg_1,
    ap_clk,
    dst_rows_V_c_empty_n,
    dst_cols_V_c_empty_n,
    ap_rst_n,
    Mat2AXIvideo_U0_ap_done,
    internal_full_n_reg_0,
    internal_full_n_reg_1,
    i_V_reg_3210,
    CO,
    Q,
    SS);
  output start_for_Mat2AXIvideo_U0_full_n;
  output Mat2AXIvideo_U0_ap_start;
  output internal_empty_n_reg_0;
  output internal_empty_n_reg_1;
  input ap_clk;
  input dst_rows_V_c_empty_n;
  input dst_cols_V_c_empty_n;
  input ap_rst_n;
  input Mat2AXIvideo_U0_ap_done;
  input internal_full_n_reg_0;
  input internal_full_n_reg_1;
  input i_V_reg_3210;
  input [0:0]CO;
  input [0:0]Q;
  input [0:0]SS;

  wire [0:0]CO;
  wire Mat2AXIvideo_U0_ap_done;
  wire Mat2AXIvideo_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire dst_cols_V_c_empty_n;
  wire dst_rows_V_c_empty_n;
  wire i_V_reg_3210;
  wire internal_empty_n_i_1__39_n_0;
  wire internal_empty_n_i_3_n_0;
  wire internal_empty_n_reg_0;
  wire internal_empty_n_reg_1;
  wire internal_full_n_i_1__39_n_0;
  wire internal_full_n_i_2__29_n_0;
  wire internal_full_n_reg_0;
  wire internal_full_n_reg_1;
  wire \mOutPtr[0]_i_1__39_n_0 ;
  wire \mOutPtr[1]_i_1__19_n_0 ;
  wire \mOutPtr[2]_i_1__19_n_0 ;
  wire \mOutPtr[3]_i_1__21_n_0 ;
  wire \mOutPtr[4]_i_1__4_n_0 ;
  wire \mOutPtr[4]_i_2__2_n_0 ;
  wire \mOutPtr[4]_i_3__4_n_0 ;
  wire [4:0]mOutPtr_reg;
  wire start_for_Mat2AXIvideo_U0_full_n;

  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \ap_CS_fsm[0]_i_2__1 
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(dst_rows_V_c_empty_n),
        .I2(dst_cols_V_c_empty_n),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h80A0AAAAA0A0AAAA)) 
    internal_empty_n_i_1__39
       (.I0(ap_rst_n),
        .I1(mOutPtr_reg[3]),
        .I2(Mat2AXIvideo_U0_ap_start),
        .I3(Mat2AXIvideo_U0_ap_done),
        .I4(internal_empty_n_i_3_n_0),
        .I5(internal_full_n_i_2__29_n_0),
        .O(internal_empty_n_i_1__39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT2 #(
    .INIT(4'h7)) 
    internal_empty_n_i_3
       (.I0(start_for_Mat2AXIvideo_U0_full_n),
        .I1(internal_full_n_reg_1),
        .O(internal_empty_n_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__39_n_0),
        .Q(Mat2AXIvideo_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7FFFFFFF55FF55FF)) 
    internal_full_n_i_1__39
       (.I0(ap_rst_n),
        .I1(mOutPtr_reg[3]),
        .I2(internal_full_n_i_2__29_n_0),
        .I3(internal_full_n_reg_0),
        .I4(internal_full_n_reg_1),
        .I5(start_for_Mat2AXIvideo_U0_full_n),
        .O(internal_full_n_i_1__39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_full_n_i_2__29
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[4]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n_i_2__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    internal_full_n_i_3__16
       (.I0(Mat2AXIvideo_U0_ap_start),
        .I1(dst_rows_V_c_empty_n),
        .I2(dst_cols_V_c_empty_n),
        .I3(Q),
        .O(internal_empty_n_reg_1));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__39_n_0),
        .Q(start_for_Mat2AXIvideo_U0_full_n),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__39 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__39_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__19 
       (.I0(\mOutPtr[4]_i_3__4_n_0 ),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h9AA6)) 
    \mOutPtr[2]_i_1__19 
       (.I0(mOutPtr_reg[2]),
        .I1(\mOutPtr[4]_i_3__4_n_0 ),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT5 #(
    .INIT(32'hF708EF10)) 
    \mOutPtr[3]_i_1__21 
       (.I0(mOutPtr_reg[1]),
        .I1(mOutPtr_reg[0]),
        .I2(\mOutPtr[4]_i_3__4_n_0 ),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_1__21_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[4]_i_1__4 
       (.I0(internal_full_n_reg_1),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(i_V_reg_3210),
        .I3(CO),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[4]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAA96AAAAAAA)) 
    \mOutPtr[4]_i_2__2 
       (.I0(mOutPtr_reg[4]),
        .I1(mOutPtr_reg[3]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .I4(mOutPtr_reg[0]),
        .I5(\mOutPtr[4]_i_3__4_n_0 ),
        .O(\mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT5 #(
    .INIT(32'h70000000)) 
    \mOutPtr[4]_i_3__4 
       (.I0(internal_full_n_reg_1),
        .I1(start_for_Mat2AXIvideo_U0_full_n),
        .I2(i_V_reg_3210),
        .I3(CO),
        .I4(Mat2AXIvideo_U0_ap_start),
        .O(\mOutPtr[4]_i_3__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[0]_i_1__39_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[1]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[2]_i_1__19_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[3]_i_1__21_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\mOutPtr[4]_i_1__4_n_0 ),
        .D(\mOutPtr[4]_i_2__2_n_0 ),
        .Q(mOutPtr_reg[4]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Sobel_1tde" *) 
module cv_ov5640_canny_edge_0_0_start_for_Sobel_1tde
   (start_for_Sobel_1_U0_full_n,
    Sobel_1_U0_ap_start,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    Sobel_1_U0_ap_ready,
    ap_rst_n);
  output start_for_Sobel_1_U0_full_n;
  output Sobel_1_U0_ap_start;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input Sobel_1_U0_ap_ready;
  input ap_rst_n;

  wire [0:0]SS;
  wire Sobel_1_U0_ap_ready;
  wire Sobel_1_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__34_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__34_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__34_n_0 ;
  wire \mOutPtr[1]_i_1__21_n_0 ;
  wire \mOutPtr[2]_i_1__14_n_0 ;
  wire \mOutPtr[3]_i_1__16_n_0 ;
  wire \mOutPtr[3]_i_2__12_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_Sobel_1_U0_full_n;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__34
       (.I0(ap_rst_n),
        .I1(start_for_Sobel_1_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Sobel_1_U0_ap_start),
        .I4(Sobel_1_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__20
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__34_n_0),
        .Q(Sobel_1_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__34
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Sobel_1_U0_ap_ready),
        .I3(Sobel_1_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_for_Sobel_1_U0_full_n),
        .O(internal_full_n_i_1__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__24
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__34_n_0),
        .Q(start_for_Sobel_1_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__34 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__34_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__21 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__21_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__14 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__14_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__16 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_for_Sobel_1_U0_full_n),
        .I2(Sobel_1_U0_ap_ready),
        .I3(Sobel_1_U0_ap_start),
        .O(\mOutPtr[3]_i_1__16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__12 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_4 
       (.I0(Sobel_1_U0_ap_ready),
        .I1(Sobel_1_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_for_Sobel_1_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[0]_i_1__34_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[1]_i_1__21_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[2]_i_1__14_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__16_n_0 ),
        .D(\mOutPtr[3]_i_2__12_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_Sobel_U0" *) 
module cv_ov5640_canny_edge_0_0_start_for_Sobel_U0
   (internal_full_n_reg_0,
    Sobel_U0_ap_start,
    start_for_Sobel_1_U0_full_n,
    start_for_hysteresis_U0_full_n,
    start_for_gradient_decompositi_U0_full_n,
    SS,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    Sobel_U0_ap_ready,
    ap_rst_n);
  output internal_full_n_reg_0;
  output Sobel_U0_ap_start;
  input start_for_Sobel_1_U0_full_n;
  input start_for_hysteresis_U0_full_n;
  input start_for_gradient_decompositi_U0_full_n;
  input [0:0]SS;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input Sobel_U0_ap_ready;
  input ap_rst_n;

  wire [0:0]SS;
  wire Sobel_U0_ap_ready;
  wire Sobel_U0_ap_start;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__33_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__33_n_0;
  wire internal_full_n_reg_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__33_n_0 ;
  wire \mOutPtr[1]_i_1__20_n_0 ;
  wire \mOutPtr[2]_i_1__13_n_0 ;
  wire \mOutPtr[3]_i_1__15_n_0 ;
  wire \mOutPtr[3]_i_2__11_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_Sobel_1_U0_full_n;
  wire start_for_Sobel_U0_full_n;
  wire start_for_gradient_decompositi_U0_full_n;
  wire start_for_hysteresis_U0_full_n;

  LUT4 #(
    .INIT(16'h7FFF)) 
    int_ap_idle_i_6
       (.I0(start_for_Sobel_U0_full_n),
        .I1(start_for_Sobel_1_U0_full_n),
        .I2(start_for_hysteresis_U0_full_n),
        .I3(start_for_gradient_decompositi_U0_full_n),
        .O(internal_full_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__33
       (.I0(ap_rst_n),
        .I1(start_for_Sobel_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(Sobel_U0_ap_start),
        .I4(Sobel_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__19
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__33_n_0),
        .Q(Sobel_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__33
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(Sobel_U0_ap_ready),
        .I3(Sobel_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_for_Sobel_U0_full_n),
        .O(internal_full_n_i_1__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__23
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__33_n_0),
        .Q(start_for_Sobel_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__33 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__33_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__20 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__13 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__13_n_0 ));
  LUT4 #(
    .INIT(16'h7888)) 
    \mOutPtr[3]_i_1__15 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_for_Sobel_U0_full_n),
        .I2(Sobel_U0_ap_ready),
        .I3(Sobel_U0_ap_start),
        .O(\mOutPtr[3]_i_1__15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__11 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h0888)) 
    \mOutPtr[3]_i_5 
       (.I0(Sobel_U0_ap_ready),
        .I1(Sobel_U0_ap_start),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(start_for_Sobel_U0_full_n),
        .O(mOutPtr110_out));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[0]_i_1__33_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[1]_i_1__20_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[2]_i_1__13_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__15_n_0 ),
        .D(\mOutPtr[3]_i_2__11_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_gradienudo" *) 
module cv_ov5640_canny_edge_0_0_start_for_gradienudo
   (start_for_gradient_decompositi_U0_full_n,
    gradient_decompositi_U0_ap_start,
    gradient_decompositi_U0_gx_cols_V_read,
    internal_empty_n_reg_0,
    ap_clk,
    Q,
    sobel_gx_cols_V_c_empty_n,
    sobel_gx_rows_V_c_empty_n,
    \mOutPtr_reg[0]_0 ,
    CO,
    ap_rst_n,
    gradient_decompositi_U0_ap_ready,
    mOutPtr110_out,
    hysteresis_U0_ap_start,
    int_ap_idle_i_8,
    SS);
  output start_for_gradient_decompositi_U0_full_n;
  output gradient_decompositi_U0_ap_start;
  output gradient_decompositi_U0_gx_cols_V_read;
  output internal_empty_n_reg_0;
  input ap_clk;
  input [1:0]Q;
  input sobel_gx_cols_V_c_empty_n;
  input sobel_gx_rows_V_c_empty_n;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input ap_rst_n;
  input gradient_decompositi_U0_ap_ready;
  input mOutPtr110_out;
  input hysteresis_U0_ap_start;
  input [0:0]int_ap_idle_i_8;
  input [0:0]SS;

  wire [0:0]CO;
  wire [1:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire gradient_decompositi_U0_ap_ready;
  wire gradient_decompositi_U0_ap_start;
  wire gradient_decompositi_U0_gx_cols_V_read;
  wire hysteresis_U0_ap_start;
  wire [0:0]int_ap_idle_i_8;
  wire internal_empty_n;
  wire internal_empty_n_i_1__35_n_0;
  wire internal_empty_n_reg_0;
  wire internal_full_n;
  wire internal_full_n_i_1__35_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__35_n_0 ;
  wire \mOutPtr[1]_i_1__22_n_0 ;
  wire \mOutPtr[2]_i_1__15_n_0 ;
  wire \mOutPtr[3]_i_1__17_n_0 ;
  wire \mOutPtr[3]_i_2__13_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire sobel_gx_cols_V_c_empty_n;
  wire sobel_gx_rows_V_c_empty_n;
  wire start_for_gradient_decompositi_U0_full_n;

  LUT4 #(
    .INIT(16'h8000)) 
    \cols_V_reg_658[31]_i_1 
       (.I0(gradient_decompositi_U0_ap_start),
        .I1(Q[0]),
        .I2(sobel_gx_cols_V_c_empty_n),
        .I3(sobel_gx_rows_V_c_empty_n),
        .O(gradient_decompositi_U0_gx_cols_V_read));
  LUT4 #(
    .INIT(16'h0400)) 
    int_ap_idle_i_9
       (.I0(gradient_decompositi_U0_ap_start),
        .I1(Q[0]),
        .I2(hysteresis_U0_ap_start),
        .I3(int_ap_idle_i_8),
        .O(internal_empty_n_reg_0));
  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__35
       (.I0(ap_rst_n),
        .I1(start_for_gradient_decompositi_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(gradient_decompositi_U0_ap_start),
        .I4(gradient_decompositi_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__21
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__35_n_0),
        .Q(gradient_decompositi_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__35
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(gradient_decompositi_U0_ap_ready),
        .I3(gradient_decompositi_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_for_gradient_decompositi_U0_full_n),
        .O(internal_full_n_i_1__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    internal_full_n_i_2__25
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__35_n_0),
        .Q(start_for_gradient_decompositi_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__35 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__35_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__22 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__22_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__15 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__15_n_0 ));
  LUT5 #(
    .INIT(32'h78888888)) 
    \mOutPtr[3]_i_1__17 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_for_gradient_decompositi_U0_full_n),
        .I2(CO),
        .I3(Q[1]),
        .I4(gradient_decompositi_U0_ap_start),
        .O(\mOutPtr[3]_i_1__17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__13 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__13_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[0]_i_1__35_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[1]_i_1__22_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[2]_i_1__15_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__17_n_0 ),
        .D(\mOutPtr[3]_i_2__13_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_hysterewdI" *) 
module cv_ov5640_canny_edge_0_0_start_for_hysterewdI
   (start_for_hysteresis_U0_full_n,
    hysteresis_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    ap_rst_n,
    hysteresis_U0_ap_ready,
    mOutPtr110_out,
    SS);
  output start_for_hysteresis_U0_full_n;
  output hysteresis_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input hysteresis_U0_ap_ready;
  input mOutPtr110_out;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire hysteresis_U0_ap_ready;
  wire hysteresis_U0_ap_start;
  wire internal_empty_n;
  wire internal_empty_n_i_1__37_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__37_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__37_n_0 ;
  wire \mOutPtr[1]_i_1__24_n_0 ;
  wire \mOutPtr[2]_i_1__17_n_0 ;
  wire \mOutPtr[3]_i_1__19_n_0 ;
  wire \mOutPtr[3]_i_2__15_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire start_for_hysteresis_U0_full_n;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__37
       (.I0(ap_rst_n),
        .I1(start_for_hysteresis_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(hysteresis_U0_ap_start),
        .I4(hysteresis_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__23
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__37_n_0),
        .Q(hysteresis_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__37
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(hysteresis_U0_ap_ready),
        .I3(hysteresis_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_for_hysteresis_U0_full_n),
        .O(internal_full_n_i_1__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__27
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__37_n_0),
        .Q(start_for_hysteresis_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__37 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__37_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__24 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__17 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__17_n_0 ));
  LUT5 #(
    .INIT(32'h87888888)) 
    \mOutPtr[3]_i_1__19 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_for_hysteresis_U0_full_n),
        .I2(CO),
        .I3(Q),
        .I4(hysteresis_U0_ap_start),
        .O(\mOutPtr[3]_i_1__19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__15 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__15_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_0 ),
        .D(\mOutPtr[0]_i_1__37_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_0 ),
        .D(\mOutPtr[1]_i_1__24_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_0 ),
        .D(\mOutPtr[2]_i_1__17_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__19_n_0 ),
        .D(\mOutPtr[3]_i_2__15_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule

(* ORIG_REF_NAME = "start_for_nonmax_vdy" *) 
module cv_ov5640_canny_edge_0_0_start_for_nonmax_vdy
   (start_for_nonmax_suppression_U0_full_n,
    nonmax_suppression_U0_ap_start,
    ap_clk,
    \mOutPtr_reg[0]_0 ,
    CO,
    Q,
    ap_rst_n,
    nonmax_suppression_U0_ap_ready,
    mOutPtr110_out,
    SS);
  output start_for_nonmax_suppression_U0_full_n;
  output nonmax_suppression_U0_ap_start;
  input ap_clk;
  input \mOutPtr_reg[0]_0 ;
  input [0:0]CO;
  input [0:0]Q;
  input ap_rst_n;
  input nonmax_suppression_U0_ap_ready;
  input mOutPtr110_out;
  input [0:0]SS;

  wire [0:0]CO;
  wire [0:0]Q;
  wire [0:0]SS;
  wire ap_clk;
  wire ap_rst_n;
  wire internal_empty_n;
  wire internal_empty_n_i_1__36_n_0;
  wire internal_full_n;
  wire internal_full_n_i_1__36_n_0;
  wire mOutPtr110_out;
  wire \mOutPtr[0]_i_1__36_n_0 ;
  wire \mOutPtr[1]_i_1__23_n_0 ;
  wire \mOutPtr[2]_i_1__16_n_0 ;
  wire \mOutPtr[3]_i_1__18_n_0 ;
  wire \mOutPtr[3]_i_2__14_n_0 ;
  wire [3:0]mOutPtr_reg;
  wire \mOutPtr_reg[0]_0 ;
  wire nonmax_suppression_U0_ap_ready;
  wire nonmax_suppression_U0_ap_start;
  wire start_for_nonmax_suppression_U0_full_n;

  LUT6 #(
    .INIT(64'h8080AA80AA80AA80)) 
    internal_empty_n_i_1__36
       (.I0(ap_rst_n),
        .I1(start_for_nonmax_suppression_U0_full_n),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(nonmax_suppression_U0_ap_start),
        .I4(nonmax_suppression_U0_ap_ready),
        .I5(internal_empty_n),
        .O(internal_empty_n_i_1__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    internal_empty_n_i_2__22
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[2]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[1]),
        .O(internal_empty_n));
  FDRE #(
    .INIT(1'b0)) 
    internal_empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_empty_n_i_1__36_n_0),
        .Q(nonmax_suppression_U0_ap_start),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF777FFFFF333F333)) 
    internal_full_n_i_1__36
       (.I0(internal_full_n),
        .I1(ap_rst_n),
        .I2(nonmax_suppression_U0_ap_ready),
        .I3(nonmax_suppression_U0_ap_start),
        .I4(\mOutPtr_reg[0]_0 ),
        .I5(start_for_nonmax_suppression_U0_full_n),
        .O(internal_full_n_i_1__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    internal_full_n_i_2__26
       (.I0(mOutPtr_reg[3]),
        .I1(mOutPtr_reg[1]),
        .I2(mOutPtr_reg[0]),
        .I3(mOutPtr_reg[2]),
        .O(internal_full_n));
  FDRE #(
    .INIT(1'b1)) 
    internal_full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(internal_full_n_i_1__36_n_0),
        .Q(start_for_nonmax_suppression_U0_full_n),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \mOutPtr[0]_i_1__36 
       (.I0(mOutPtr_reg[0]),
        .O(\mOutPtr[0]_i_1__36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \mOutPtr[1]_i_1__23 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[1]),
        .O(\mOutPtr[1]_i_1__23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'hD2B4)) 
    \mOutPtr[2]_i_1__16 
       (.I0(mOutPtr_reg[0]),
        .I1(mOutPtr110_out),
        .I2(mOutPtr_reg[2]),
        .I3(mOutPtr_reg[1]),
        .O(\mOutPtr[2]_i_1__16_n_0 ));
  LUT5 #(
    .INIT(32'h87888888)) 
    \mOutPtr[3]_i_1__18 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(start_for_nonmax_suppression_U0_full_n),
        .I2(CO),
        .I3(Q),
        .I4(nonmax_suppression_U0_ap_start),
        .O(\mOutPtr[3]_i_1__18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT5 #(
    .INIT(32'hBF40FD02)) 
    \mOutPtr[3]_i_2__14 
       (.I0(mOutPtr110_out),
        .I1(mOutPtr_reg[0]),
        .I2(mOutPtr_reg[1]),
        .I3(mOutPtr_reg[3]),
        .I4(mOutPtr_reg[2]),
        .O(\mOutPtr[3]_i_2__14_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_0 ),
        .D(\mOutPtr[0]_i_1__36_n_0 ),
        .Q(mOutPtr_reg[0]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_0 ),
        .D(\mOutPtr[1]_i_1__23_n_0 ),
        .Q(mOutPtr_reg[1]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_0 ),
        .D(\mOutPtr[2]_i_1__16_n_0 ),
        .Q(mOutPtr_reg[2]),
        .S(SS));
  FDSE #(
    .INIT(1'b1)) 
    \mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\mOutPtr[3]_i_1__18_n_0 ),
        .D(\mOutPtr[3]_i_2__14_n_0 ),
        .Q(mOutPtr_reg[3]),
        .S(SS));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
