# vsim -c -vopt -sv_seed 10 -voptargs=""+acc=npr"" -assertdebug "+UVM_VERBOSITY=UVM_LOW" "+UVM_TESTNAME=usb_base_test" -l ../../../usb/scratch_area/log/usb_base_test_10/usb_base_test_10.log -sva -coverage -do "coverage save -onexit ../../../usb/scratch_area/log/usb_base_test_10/usb_base_test_10.ucdb;do ../../../usb/scratch_area/sim/wave.do;run -all;" work.top 
# Start time: 16:22:44 on Jan 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../../../usb/project_area/verif/agents/utmi_agent/base_pkt.sv(20): (vopt-2250) Function "calc_crc5" has no return value assignment.
# ** Warning: ../../../usb/project_area/verif/agents/utmi_agent/base_pkt.sv(25): (vopt-2250) Function "calc_crc16" has no return value assignment.
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_pe(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_utmi_ls(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_idma(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_pd(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_pa(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "usbf_wb(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.reset_intf(fast__2)
# Loading work.wb_intf(fast__2)
# Loading work.utmi_intf(fast__2)
# Loading work.sram_intf(fast__2)
# Loading work.usbf_top(fast)
# Loading work.usbf_utmi_if(fast)
# Loading work.usbf_utmi_ls(fast)
# Loading work.usbf_pl(fast)
# Loading work.usbf_pd(fast)
# Loading work.usbf_crc5(fast)
# Loading work.usbf_crc16(fast)
# Loading work.usbf_pa(fast)
# Loading work.usbf_idma(fast)
# Loading work.usbf_pe(fast)
# Loading work.usbf_mem_arb(fast)
# Loading work.usbf_rf(fast)
# Loading work.usbf_ep_rf(fast)
# Loading work.usbf_wb(fast)
# Loading work.reset_intf(fast)
# Loading work.wb_intf(fast)
# Loading work.utmi_intf(fast)
# Loading work.sram_intf(fast)
# Loading C:/questasim64_2021.1/uvm-1.1d\win64\uvm_dpi.dll
# coverage save -onexit ../../../usb/scratch_area/log/usb_base_test_10/usb_base_test_10.ucdb
# do ../../../usb/scratch_area/sim/wave.do
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# 
# 
# 
# INFO: USB Function core instantiated (top.dut)
#       Supported Endpoints: 16 (0 through 15)
#       WISHBONE Address bus size: A17:0
#       SSRAM Address bus size: A14:0
#       Buffer Memory Size: 131072 bytes
# 
# UVM_INFO @ 0: reporter [RNTST] Running test usb_base_test...
# include_coverage not located
#   did you mean recording_detail?
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------
# Name                       Type                    Size  Value
# --------------------------------------------------------------
# uvm_test_top               usb_base_test           -     @487 
#   env_h                    usb_env                 -     @494 
#     reset_agent_h          reset_agent             -     @618 
#       reset_drv_h          reset_drv               -     @1441
#         rsp_port           uvm_analysis_port       -     @1456
#         seq_item_port      uvm_seq_item_pull_port  -     @1448
#       reset_sqr_h          uvm_sequencer           -     @1464
#         rsp_export         uvm_analysis_export     -     @1471
#         seq_item_export    uvm_seq_item_pull_imp   -     @1565
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     sram_agent_h           sram_agent              -     @639 
#       sram_cov_h           sram_cov                -     @1722
#         analysis_imp       uvm_analysis_imp        -     @1729
#         sram_cov_port      uvm_analysis_imp        -     @1740
#       sram_drv_h           sram_drv                -     @1590
#         rsp_port           uvm_analysis_port       -     @1605
#         seq_item_port      uvm_seq_item_pull_port  -     @1597
#       sram_mon_h           sram_mon                -     @1583
#         sram_mon_port      uvm_analysis_port       -     @1753
#       sram_sqr_h           sram_sqr                -     @1613
#         rsp_export         uvm_analysis_export     -     @1620
#         seq_item_export    uvm_seq_item_pull_imp   -     @1714
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     utmi_agent_h           utmi_agent              -     @632 
#       utmi_cov_h           utmi_cov                -     @1910
#         analysis_imp       uvm_analysis_imp        -     @1917
#         utmi_cov_port      uvm_analysis_imp        -     @1928
#       utmi_drv_h           utmi_drv                -     @1778
#         rsp_port           uvm_analysis_port       -     @1793
#         seq_item_port      uvm_seq_item_pull_port  -     @1785
#       utmi_mon_h           utmi_mon                -     @1771
#         utmi_mon_port      uvm_analysis_port       -     @1941
#       utmi_sqr_h           utmi_sqr                -     @1801
#         rsp_export         uvm_analysis_export     -     @1808
#         seq_item_export    uvm_seq_item_pull_imp   -     @1902
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#     v_sqr_h                usb_virtual_sqr         -     @509 
#       reset_sqr_h          uvm_sequencer           -     @1963
#         rsp_export         uvm_analysis_export     -     @1970
#         seq_item_export    uvm_seq_item_pull_imp   -     @2064
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#       rsp_export           uvm_analysis_export     -     @516 
#       seq_item_export      uvm_seq_item_pull_imp   -     @610 
#       sram_sqr_h           sram_sqr                -     @2290
#         rsp_export         uvm_analysis_export     -     @2297
#         seq_item_export    uvm_seq_item_pull_imp   -     @2391
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#       utmi_sqr_h           utmi_sqr                -     @2181
#         rsp_export         uvm_analysis_export     -     @2188
#         seq_item_export    uvm_seq_item_pull_imp   -     @2282
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#       wb_sqr_h             wb_sqr                  -     @2072
#         rsp_export         uvm_analysis_export     -     @2079
#         seq_item_export    uvm_seq_item_pull_imp   -     @2173
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
#       arbitration_queue    array                   0     -    
#       lock_queue           array                   0     -    
#       num_last_reqs        integral                32    'd1  
#       num_last_rsps        integral                32    'd1  
#     wb_agent_h             wb_agent                -     @625 
#       wb_cov_h             wb_cov                  -     @2559
#         analysis_imp       uvm_analysis_imp        -     @2566
#         wb_cov_port        uvm_analysis_imp        -     @2577
#       wb_drv_h             wb_drv                  -     @2427
#         rsp_port           uvm_analysis_port       -     @2442
#         seq_item_port      uvm_seq_item_pull_port  -     @2434
#       wb_mon_h             wb_mon                  -     @2420
#         wb_mon_port        uvm_analysis_port       -     @2590
#       wb_sqr_h             wb_sqr                  -     @2450
#         rsp_export         uvm_analysis_export     -     @2457
#         seq_item_export    uvm_seq_item_pull_imp   -     @2551
#         arbitration_queue  array                   0     -    
#         lock_queue         array                   0     -    
#         num_last_reqs      integral                32    'd1  
#         num_last_rsps      integral                32    'd1  
# --------------------------------------------------------------
# 
# UVM_INFO ../../../usb/project_area/verif/agents/wb_agent/wb_mon.sv(24) @ 0: uvm_test_top.env_h.wb_agent_h.wb_mon_h [wb_mon] Monitor Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/wb_agent/wb_cov.sv(34) @ 0: uvm_test_top.env_h.wb_agent_h.wb_cov_h [wb_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/utmi_agent/utmi_mon.sv(24) @ 0: uvm_test_top.env_h.utmi_agent_h.utmi_mon_h [utmi_mon] Monitor Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/utmi_agent/utmi_cov.sv(34) @ 0: uvm_test_top.env_h.utmi_agent_h.utmi_cov_h [utmi_agent_COV] From Coverage Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/sram_agent/sram_mon.sv(24) @ 0: uvm_test_top.env_h.sram_agent_h.sram_mon_h [sram_mon] Monitor Run Phase
# UVM_INFO ../../../usb/project_area/verif/agents/sram_agent/sram_cov.sv(34) @ 0: uvm_test_top.env_h.sram_agent_h.sram_cov_h [sram_agent_COV] From Coverage Run Phase
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            reset_tr  -     @2626                                                   
#   kind                         kind_e    32    DEASSERT                                                
#   cycles                       integral  32    'ha                                                     
#   begin_time                   time      64    0                                                       
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    11    reset_seq_h                                             
#   parent sequence (full name)  string    56    uvm_test_top.env_h.reset_agent_h.reset_sqr_h.reset_seq_h
#   sequencer                    string    44    uvm_test_top.env_h.reset_agent_h.reset_sqr_h            
# -------------------------------------------------------------------------------------------------------
# -------------------------------------------------------------------------------------------------------
# Name                           Type      Size  Value                                                   
# -------------------------------------------------------------------------------------------------------
# req                            reset_tr  -     @2847                                                   
#   kind                         kind_e    32    ASSERT                                                  
#   cycles                       integral  32    'h2                                                     
#   begin_time                   time      64    9500                                                    
#   depth                        int       32    'd2                                                     
#   parent sequence (name)       string    11    reset_seq_h                                             
#   parent sequence (full name)  string    56    uvm_test_top.env_h.reset_agent_h.reset_sqr_h.reset_seq_h
#   sequencer                    string    44    uvm_test_top.env_h.reset_agent_h.reset_sqr_h            
# -------------------------------------------------------------------------------------------------------
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 11500: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# **************************************************
# ****************** TEST Summary ******************
# **************************************************
# **************************************************
# ****************** TEST  PASSED ******************
# **************************************************
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [RNTST]     1
# [TEST_DONE]     1
# [UVMTOP]     1
# [sram_agent_COV]     1
# [sram_mon]     1
# [utmi_agent_COV]     1
# [utmi_mon]     1
# [wb_agent_COV]     1
# [wb_mon]     1
# ** Note: $finish    : C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 115 ns  Iteration: 62  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# 
do reg.do
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 16:23:22 on Jan 29,2024
# vlog -reportprogress 300 -sv "+acc" "+cover" "+fcover" "+define+DUMP_ON" "+incdir+../../../usb/project_area/design/rtl" "+incdir+../../../usb/project_area/verif/agents" "+incdir+../../../usb/project_area/verif/agents/wb_agent" "+incdir+../../../usb/project_area/verif/agents/utmi_agent" "+incdir+../../../usb/project_area/verif/agents/sram_agent" "+incdir+../../../usb/project_area/verif/agents/reset_agent" "+incdir+../../../usb/project_area/verif/tests" "+incdir+../../../usb/project_area/verif/seqs" "+incdir+../../../usb/project_area/verif/seqs/wb_sequences" "+incdir+../../../usb/project_area/verif/seqs/utmi_sequences" "+incdir+../../../usb/project_area/verif/seqs/sram_sequences" "+incdir+../../../usb/project_area/verif/tb" "+incdir+../../../usb/scratch_area/log" "+incdir+../../../usb/scratch_area/sim" ../../../usb/project_area/design/rtl/usb_rtl_file.svh ../../../usb/project_area/verif/tb/top.sv 
# -- Compiling module usbf_crc16
# -- Compiling module usbf_crc5
# -- Compiling module usbf_utmi_ls
# -- Compiling module usbf_utmi_if
# -- Compiling module usbf_idma
# -- Compiling module usbf_pa
# -- Compiling module usbf_pd
# -- Compiling module usbf_pe
# -- Compiling module usbf_pl
# -- Compiling module usbf_mem_arb
# -- Compiling module usbf_ep_rf
# -- Compiling module usbf_rf
# -- Compiling module usbf_wb
# -- Compiling module usbf_top
# ** Note: (vlog-2286) ../../../usb/project_area/verif/tb/top.sv(3): Using implicit +incdir+C:/questasim64_2021.1/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: ../../../usb/project_area/verif/tb/top.sv(4): (vlog-13233) Design unit "top_sv_unit" already exists and will be overwritten. Overwriting SystemVerilog $unit with different source files.
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Compiling interface reset_intf
# -- Compiling interface wb_intf
# -- Compiling interface utmi_intf
# -- Compiling interface sram_intf
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 16:23:22 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
