\section{Conclusion}

In this project, methods for creating circuits without clocks have
been researched, and a clockless AES-module have been implemented to a
netlist comprising of primitive gates, using the Balsa language and
Teak synthesis system.

\subsection{Further work}

Insertion of scan chains

Power estimation.

Technology mapping.

Place \& route

Optimize performance.

\begin{quotation}
  ``I regard programs as specific instances of mechanisms, and I wanted
  to express, at least once, my strong feeling that many of my
  considerations concerning software are, mutatis mutandis, just as
  relevant for hardware design''

  --Edsger W. Dijkstra
\end{quotation}

