// Seed: 3549393096
module module_0 (
    input tri1 id_0
);
  wire id_2;
  assign module_2.id_4 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply0 id_1
);
  wire id_3, id_4, id_5, id_6;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    output wand id_0,
    input tri0 id_1,
    output supply0 id_2,
    output wor id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    output logic id_7,
    output wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input uwire id_11,
    input tri1 id_12
);
  always id_7 <= !-1;
  assign id_0 = 'b0 & -1;
  wire id_14;
  assign id_10 = "" ? -1 : 1'b0;
  module_0 modCall_1 (id_6);
  wire id_15;
endmodule
