<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>【IC设计】数字IC设计读书笔记 | 潘业成的博客</title><meta name="author" content="TDppy"><meta name="copyright" content="TDppy"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="打算后面将IC设计流程方面的书籍笔记记在这里，近期每天持续更新（除非导师换方向 ）  《专用集成电路设计实用教程》集成电路系统的组成 数字电路模块：RISC_CORE 大部分数字电路使用同一个时钟源，经过时钟产生电路，协同各部分运行。即同步电路。 数字电路大致可以分为数据通路和控制通路。数据通路指进行加减乘除的运算器，控制通路是控制数据流通和信号开关等的逻辑电路。  模拟电路模块：A&#x2F;">
<meta property="og:type" content="article">
<meta property="og:title" content="【IC设计】数字IC设计读书笔记">
<meta property="og:url" content="https://www.whyc.fun/2023/Q2/ic-design-digital-ic-design-reading-notes/index.html">
<meta property="og:site_name" content="潘业成的博客">
<meta property="og:description" content="打算后面将IC设计流程方面的书籍笔记记在这里，近期每天持续更新（除非导师换方向 ）  《专用集成电路设计实用教程》集成电路系统的组成 数字电路模块：RISC_CORE 大部分数字电路使用同一个时钟源，经过时钟产生电路，协同各部分运行。即同步电路。 数字电路大致可以分为数据通路和控制通路。数据通路指进行加减乘除的运算器，控制通路是控制数据流通和信号开关等的逻辑电路。  模拟电路模块：A&#x2F;">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.whyc.fun/img/butterfly-icon.png">
<meta property="article:published_time" content="2023-06-17T01:35:51.000Z">
<meta property="article:modified_time" content="2026-01-18T08:18:02.850Z">
<meta property="article:author" content="TDppy">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.whyc.fun/img/butterfly-icon.png"><script type="application/ld+json">{
  "@context": "https://schema.org",
  "@type": "BlogPosting",
  "headline": "【IC设计】数字IC设计读书笔记",
  "url": "https://www.whyc.fun/2023/Q2/ic-design-digital-ic-design-reading-notes/",
  "image": "https://www.whyc.fun/img/butterfly-icon.png",
  "datePublished": "2023-06-17T01:35:51.000Z",
  "dateModified": "2026-01-18T08:18:02.850Z",
  "author": [
    {
      "@type": "Person",
      "name": "TDppy",
      "url": "https://www.whyc.fun"
    }
  ]
}</script><link rel="shortcut icon" href="/img/favicon.ico"><link rel="canonical" href="https://www.whyc.fun/2023/Q2/ic-design-digital-ic-design-reading-notes/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=5.5.4-b1"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@7.1.0/css/all.min.css"><script>
    (() => {
      
    const saveToLocal = {
      set: (key, value, ttl) => {
        if (!ttl) return
        const expiry = Date.now() + ttl * 86400000
        localStorage.setItem(key, JSON.stringify({ value, expiry }))
      },
      get: key => {
        const itemStr = localStorage.getItem(key)
        if (!itemStr) return undefined
        const { value, expiry } = JSON.parse(itemStr)
        if (Date.now() > expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return value
      }
    }

    window.btf = {
      saveToLocal,
      getScript: (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        Object.entries(attr).forEach(([key, val]) => script.setAttribute(key, val))
        script.onload = script.onreadystatechange = () => {
          if (!script.readyState || /loaded|complete/.test(script.readyState)) resolve()
        }
        script.onerror = reject
        document.head.appendChild(script)
      }),
      getCSS: (url, id) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onload = link.onreadystatechange = () => {
          if (!link.readyState || /loaded|complete/.test(link.readyState)) resolve()
        }
        link.onerror = reject
        document.head.appendChild(link)
      }),
      addGlobalFn: (key, fn, name = false, parent = window) => {
        if (!false && key.startsWith('pjax')) return
        const globalFn = parent.globalFn || {}
        globalFn[key] = globalFn[key] || {}
        globalFn[key][name || Object.keys(globalFn[key]).length] = fn
        parent.globalFn = globalFn
      }
    }
  
      
      const activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      const activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }

      btf.activateDarkMode = activateDarkMode
      btf.activateLightMode = activateLightMode

      const theme = saveToLocal.get('theme')
    
          theme === 'dark' ? activateDarkMode() : theme === 'light' ? activateLightMode() : null
        
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        document.documentElement.classList.toggle('hide-aside', asideStatus === 'hide')
      }
    
      
    const detectApple = () => {
      if (/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)) {
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
  
    })()
  </script><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false,"highlightFullpage":false,"highlightMacStyle":false},
  copy: {
    success: '复制成功',
    error: '复制失败',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'null',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.12.0/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyloadPlugin: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '【IC设计】数字IC设计读书笔记',
  isHighlightShrink: false,
  isToc: true,
  pageType: 'post'
}</script><meta name="generator" content="Hexo 6.3.0"></head><body><div class="bg-animation" id="web_bg" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img text-center"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="site-data text-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url(https://oss.012700.xyz/butterfly/2024/10/index.jpg);"><nav id="nav"><span id="blog-info"><a class="nav-site-title" href="/"><span class="site-name">潘业成的博客</span></a><a class="nav-page-title" href="/"><span class="site-name">【IC设计】数字IC设计读书笔记</span><span class="site-name"><i class="fa-solid fa-circle-arrow-left"></i><span>  返回首页</span></span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><span> 时间轴</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><span> 标签</span></a></div></div><div id="toggle-menu"><span class="site-page"><i class="fas fa-bars fa-fw"></i></span></div></div></nav><div id="post-info"><h1 class="post-title">【IC设计】数字IC设计读书笔记</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2023-06-17T01:35:51.000Z" title="发表于 2023-06-17 01:35:51">2023-06-17</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2026-01-18T08:18:02.850Z" title="更新于 2026-01-18 08:18:02">2026-01-18</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1/">数字IC设计</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title=""><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">浏览量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="container post-content" id="article-container"><blockquote>
<p>打算后面将IC设计流程方面的书籍笔记记在这里，近期每天持续更新（<del>除非导师换方向</del> ）</p>
</blockquote>
<h2 id="《专用集成电路设计实用教程》"><a href="#《专用集成电路设计实用教程》" class="headerlink" title="《专用集成电路设计实用教程》"></a>《专用集成电路设计实用教程》</h2><h3 id="集成电路系统的组成"><a href="#集成电路系统的组成" class="headerlink" title="集成电路系统的组成"></a>集成电路系统的组成</h3><ol>
<li><p>数字电路模块：RISC_CORE<br> 大部分数字电路使用同一个时钟源，经过时钟产生电路，协同各部分运行。即同步电路。<br> 数字电路大致可以分为数据通路和控制通路。<strong>数据通路</strong>指进行加减乘除的<strong>运算器</strong>，<strong>控制通路</strong>是控制数据流通和信号开关等的<strong>逻辑电路</strong>。</p>
</li>
<li><p>模拟电路模块：A&#x2F;D<br>模拟电路相关的有模数转换器ADC，数模转换器DAC，<br>可编程增益放大器PGA，通过数字电路来控制模拟增益<br>锁相环PLL，用于产生高频时钟和进行时钟信号的相位校正</p>
</li>
<li><p>IP核模块：MPEG4、DSP、CONDEC、USB<br>IP核的出现是IC产业分工的结果，使得一些公司写IP，一些公司复用IP，从而IP用的放心，也开发的更快。<br>USB是IP核，也是输入输出设备。</p>
</li>
<li><p>内存模块：RAM<br>内存占据了大部分芯片面积，在低功耗设计中要注意内存功耗在芯片功耗中的比例。</p>
</li>
<li><p>输入输出PAD<br> 这里的PAD就是端口的意思，USB接口就是一种I&#x2F;O PAD。<br> 由于I&#x2F;O PAD是直接与外部世界相连接的特殊单元，因此要考虑外部电路的寄生参数影响、静电保护、封装要求、电压转换、过压保护、信号完整等。<br> I&#x2F;O PAD分为：输入PAD、输出PAD、双向PAD。</p>
</li>
</ol>
<p><strong>个人总结：</strong><br> 感觉I&#x2F;O PAD是比较容易被忽略的学习点，在实际工作中可能很重要，因为在招聘中经常看到要懂SPI、I2C、UART，还有高速接口设计，DDR，PCIe,Ethernet,Serdes。</p>
<ol start="6">
<li>边界扫描模块：JTAG<br> 相比于传统万用表和示波器测试芯片的“探针”类方法，JTAG是在芯片的边界加上一些寄存器，可以实现对芯片输入输出信号的观察和控制，提供一种不影响芯片运行的调试芯片的方法。</li>
</ol>
<p><strong>个人总结：</strong><br>感觉就是跟写程序debug一样的功能</p>
<ol start="7">
<li>互联线<br> 芯片的模块之间需要互连线来交换信息，互连线包括信号线和电源线，其本质是金属，具有电容、电阻和电感效应，这些称为寄生效应，这些寄生效应会产生连线信号的延迟！</li>
</ol>
<p> 在超深亚微米设计（180nm以下）中，连线延迟已经和逻辑门的延迟相当，因此在计算时序路径延迟时，不可以再使用线负载模型估算连线的延迟。为解决该问题，Synopsys推出物理综合工具和拓扑综合技术，在书<strong>第七章</strong>介绍。</p>
<p><strong>个人总结：</strong><br>dc综合时没考虑互连线的寄生效应（或者只是考虑了线负载模型，并不全面），互连线的寄生效应要在后仿时考虑进去，涉及到StarRC和PT工具。<br>关于负载与RC，这个视频里有讲。<br><a target="_blank" rel="noopener" href="https://www.bilibili.com/video/BV1ia411L7dU/?spm_id_from=333.337.top_right_bar_window_history.content.click">RC负载与延迟</a></p>
<img src="/2023/Q2/ic-design-digital-ic-design-reading-notes/1.png" class="" title="在这里插入图片描述">

<h3 id="集成电路的设计流程"><a href="#集成电路的设计流程" class="headerlink" title="集成电路的设计流程"></a>集成电路的设计流程</h3><p>其实dc和icc似乎并不是割裂的工具，他们采用的数据格式是互通的，突然发现这一点。<br>将RTL源代码输入到DC，给设计加约束，进行逻辑综合，得到门级网表，该网表可以以ddc存放，也可以用Milkyway存储。2~9章讲了很多dc的内容。<br>然后是布图规划（包括供电规划）、布局、时钟树综合、布线，StarRC提取寄生参数，然后输入到PT中进行时序和功耗分析。PrimeTime<br>( PX是一个可以同时进行时序和功耗分析的签核工具)</p>
<h3 id="综合-转化-逻辑优化-映射"><a href="#综合-转化-逻辑优化-映射" class="headerlink" title="综合&#x3D;转化+逻辑优化+映射"></a>综合&#x3D;转化+逻辑优化+映射</h3><ol>
<li>转化： 先将RTL源代码转化为通用的布尔等式——GTECH格式；   </li>
<li>逻辑优化：然后按照设计的约束对电路进行逻辑综合和优化，使得电路能满足设计的目标或约束；</li>
<li>映射：最后使用目标工艺库的逻辑单元映射成门级网表。综合的结果包括了电路的时序和面积。</li>
</ol>
<p><strong>个人总结：</strong><br>先通过read命令将RTL代码转化为GTECH格式，实际上就是布尔代数的等式，然后在用compile命令时会进行逻辑综合、优化、映射。</p>
<h3 id="同步电路和异步电路"><a href="#同步电路和异步电路" class="headerlink" title="同步电路和异步电路"></a>同步电路和异步电路</h3><p>同步电路指电路中所有时钟来自同一个时钟源，<br>异步电路指电路中的时钟来自不同的时钟源。</p>
<p><strong>个人总结：</strong><br>如果来自同一个时钟源，例如300HZ，即使经过3分频，6分频分为100HZ和50HZ两个时钟，相位也必然一致。<br>如果来自不同的时钟源，相位就不一定一致了。</p>
<h3 id="亚稳态"><a href="#亚稳态" class="headerlink" title="亚稳态"></a>亚稳态</h3><p>书中解释的不是特别清晰，我又ChatGPT问了以下，懂了：</p>
<p>Setup Time指的是输入信号在时钟上升沿之前必须保持稳定的最小时间间隔。如果输入信号在时钟上升沿之前没有保持足够长的稳定时间，那么电路输出可能无法正确响应。</p>
<p>Hold Time指的是在时钟上升沿之后，输入信号必须保持稳定的最小时间间隔。如果输入信号在时钟上升沿之后没有保持足够长的稳定时间，那么电路输出也可能无法正确响应。</p>
<p>举个例子来说，假设有一个触发器电路，其时钟信号为CLK，数据输入信号为D。该电路的Setup Time为5纳秒，Hold Time为3纳秒。如果输入信号D在CLK的上升沿之前保持稳定状态至少5纳秒，并且在CLK的上升沿之后保持稳定状态至少3纳秒，那么电路输出会正确响应。否则，输出可能会出现错误的值或亚稳态行为。</p>
<img src="/2023/Q2/ic-design-digital-ic-design-reading-notes/2.png" class="" title="在这里插入图片描述">
<p><strong>个人总结：</strong><br>一个D触发器，在时钟上升沿时，D的值要传递给Q，自然就要在时钟上升沿对D进行采样。为了保证采样的值是对的，那就不允许上升沿前后D有变化，上升沿之前这个禁止变化的时间是setup time，上升沿之后的这个时间是hold time。<br>下降沿也同理。</p>
<h3 id="单时钟同步设计的时序约束"><a href="#单时钟同步设计的时序约束" class="headerlink" title="单时钟同步设计的时序约束"></a>单时钟同步设计的时序约束</h3><p>D数据在哪？看的不太懂。<br><strong>个人总结：</strong><br>大意就是从一个io口到另一个io口之间花的时间不能太长，否则等你信号过来了，我这个周期的采样早结束了，功能也就不能在一个周期实现了。</p>
<p>这本书是在Synopsys公司的逻辑综合培训资料基础上编写而成，讲了不少dc的细节，估计就是参考了User Guide的文档。</p>
<h3 id="目标库和初始环境设置"><a href="#目标库和初始环境设置" class="headerlink" title="目标库和初始环境设置"></a>目标库和初始环境设置</h3><h4 id="DC如何计算每个逻辑单元的延迟（Cell-Delay）？"><a href="#DC如何计算每个逻辑单元的延迟（Cell-Delay）？" class="headerlink" title="DC如何计算每个逻辑单元的延迟（Cell Delay）？"></a>DC如何计算每个逻辑单元的延迟（Cell Delay）？</h4><p>单位的时延与输入的逻辑转换时间（Input Transition Time）和输出的负载（Output Load）有关，根据这两个数据，可以在库中的查找表（Look up table）中查出单元的延迟。<br>延时的计算由线性方法和非线性方法，目前主要用非线性方法。这篇文章写的很清楚：<br><a target="_blank" rel="noopener" href="https://blog.csdn.net/qq_42759162/article/details/105541240">Synopsys逻辑综合及DesignCompiler的使用</a></p>
<h4 id="target-library"><a href="#target-library" class="headerlink" title="target library"></a>target library</h4><p>DC中，target_library是保留变量，设置这个变量以指向厂商提供的综合库文件。</p>
<h4 id="link-library"><a href="#link-library" class="headerlink" title="link library"></a>link library</h4><p>set link_library “* my_tech.db”<br>星号表示DC先搜寻其内存里已有的库；一般放在综合库之前。</p>
<img src="/2023/Q2/ic-design-digital-ic-design-reading-notes/3.png" class="" title="在这里插入图片描述">

<img src="/2023/Q2/ic-design-digital-ic-design-reading-notes/4.png" class="" title="在这里插入图片描述">

<h2 id="《高级ASIC芯片综合》"><a href="#《高级ASIC芯片综合》" class="headerlink" title="《高级ASIC芯片综合》"></a>《高级ASIC芯片综合》</h2><p>下载了pdf，等我看了再总结</p>
<h2 id="《数字集成电路物理设计》"><a href="#《数字集成电路物理设计》" class="headerlink" title="《数字集成电路物理设计》"></a>《数字集成电路物理设计》</h2><p>据说是国内第一部系统介绍VLSI的书，讲得很好（<del>一点看不懂</del> ）</p>
<h2 id="《VLSI-Circuit-Design-Methodology-Demystified》"><a href="#《VLSI-Circuit-Design-Methodology-Demystified》" class="headerlink" title="《VLSI Circuit Design Methodology Demystified》"></a>《VLSI Circuit Design Methodology Demystified》</h2><h3 id="69-WHAT-IS-FLOORPLANNING"><a href="#69-WHAT-IS-FLOORPLANNING" class="headerlink" title="69. WHAT IS FLOORPLANNING?"></a>69. WHAT IS FLOORPLANNING?</h3><h4 id="floor-plan的主要工作"><a href="#floor-plan的主要工作" class="headerlink" title="floor plan的主要工作"></a>floor plan的主要工作</h4><p>Floorplanning is the first major step in physical design. The key tasks in this step include analyzing the die size, selecting the package, placing the I&#x2F;Os, placing the macro cells (e.g., memory cells, analog cells, and specialfunction cells), planning the distribution of power and the clocks, and partitioning the hierarchy.<br>布图规划是物理设计的第一个主要步骤。这一步骤的关键任务包括分析<strong>芯片尺寸(die size)</strong>，<strong>选择封装(package)</strong>，<strong>放置I&#x2F;O</strong>，<strong>放置宏单元(macro cells)</strong>（例如内存单元，模拟单元和特殊功能单元)，<strong>规划时钟和电源的分布</strong>，并<strong>划分层次结构</strong>。</p>
<blockquote>
<p>在IC设计的floor plan中，macro cell是指一种由多个标准单元（standard cell）组成的逻辑单元。这些标准单元可以在不同的芯片设计中进行重复利用以提高设计效率和可靠性。<br>  Macro cell通常由基本的标准单元组合而成，形成一个具有特定功能的单元，比如某种逻辑门、寄存器或者算术单元等。在floor plan中，macro cell通常被看作一种独立的逻辑单元，在布局和连线时可以视为单个实体进行处理。<br>  与硬宏（hard macro）相比，macro cell通常提供更高的灵活性和可配置性，因为标准单元可以根据需要进行选择、组合和排列。此外，它们通常比硬宏占用更少的面积，并且可以在不同的芯片设计之间进行共享和重用。</p>
</blockquote>
<p>Die size estimation often starts from the gate count of the netlist (available from the logic synthesis process) plus the physical size of the I&#x2F;Os and macros.<br>芯片尺寸估计通常从网表的门数（可以从逻辑综合中获得）加上I&#x2F;O和宏的物理大小来开始。</p>
<h4 id="决定芯片物理尺寸的因素"><a href="#决定芯片物理尺寸的因素" class="headerlink" title="决定芯片物理尺寸的因素"></a>决定芯片物理尺寸的因素</h4><p> A design can be characterized as I&#x2F;O limited, core limited, block limited, or package limited.<br>一个设计可以被描述为I&#x2F;O，核心，块，封装限制。</p>
<blockquote>
<p>在IC设计的floor plan中，block是指一种被划分出来的功能区域。这些区域通常包含了多个逻辑单元、硬宏或者macro cell，用于执行特定的任务或功能。<br>  Block的目的是将整个芯片分成若干个较小的部分，并对它们进行分类和组织，以便更好地控制设计复杂度、提高可靠性和测试性。每个block通常具有自己的电源和接口，可以独立地进行测试和验证。<br>  Block的大小和形状通常根据具体的设计需求来确定，可以是长方形、正方形、圆形等不同的形状。在floor plan中，block通常会被放置在一个固定的位置，并通过适当的间距和连线来与其他的block连接起来，以实现整个芯片的功能。</p>
</blockquote>
<p>The die size of an I&#x2F;O-limited design is determined by its number of I&#x2F;Os.<br>I&#x2F;O限制设计(I&#x2F;O limited design)的芯片大小由I&#x2F;O数量决定。</p>
<p>The full placement of the prime input and output cells will dominate the physical size of this chip.<br>主要输入输出单元的完整布局将决定这块芯片的物理尺寸。</p>
<p>On the other hand, in a core-limited design, the size of the chip is governed by the core area or the number of standard and macro cells used.<br>另一方面，在核心限制设计(core-limited design)中，芯片大小由核心面积或所使用的标准单元和宏单元的数量决定。</p>
<p> In this case, there is probably room to compensate for a few more I&#x2F;O signals without increasing the chip size.<br>在这种情况下，可能由空间在不增加芯片大小的情况下补偿更多的I&#x2F;O信号。</p>
<p> In a block-limited design, there usually are a significant number of large blocks, or subchips, and the chip size is dominated by the sizes of those blocks.<br> 在一个块限制设计（block-limited design）中，通常有相当数量的大区块或子芯片，且芯片大小由这些区块的数量决定。</p>
<h4 id="选择封装"><a href="#选择封装" class="headerlink" title="选择封装"></a>选择封装</h4><p> For a package-limited design, the chip size is driven by the available package.<br>对于一个封装限制的设计中，芯片大小由可用的封装来决定。</p>
<p>Package selection is another major issue that affects the physical design.<br>封装的选择是另一个影响物理设计的重要问题。</p>
<p>The selection is based on a number of factors, such as the number of I&#x2F;Os, the die size, the chip power consumption, and the price.<br>该选择基于很多因素，例如I&#x2F;O数量，芯片尺寸，芯片功耗，价格。</p>
<p>To compensate for the slightly different die sizes, there may be several lead frames available for the same package.<br>为了略微补偿不同的芯片尺寸，对同一个封装可能由若干引线框架（lead frames）。</p>
<h4 id="I-O单元的布局"><a href="#I-O单元的布局" class="headerlink" title="I&#x2F;O单元的布局"></a>I&#x2F;O单元的布局</h4><p>After the package has been fixed, the next crucial step is to arrange the prime input and output cells.<br>在封装被确定后，下一个关键步骤是去安排重要的输入输出单元。</p>
<p>I&#x2F;O configuration has a direct impact on the quality of physical layout since the placement of the rest of the standard cells and macros depend on the I&#x2F;O locations.<br>I&#x2F;O配置对物理版图的质量由直接影响，因为其他标准单元和宏的布局取决于I&#x2F;O位置。</p>
<p>The routability of the chip is also closely tied to the I&#x2F;O configuration. Among many issues, one of the key issues in I&#x2F;O configuration is the placement of the power and ground pins.<br>芯片的可布线性也和I&#x2F;O配置密切相关。在I&#x2F;O配置的诸多问题中，一个关键问题是电源和接地引脚的布局问题。</p>
<p>These pins, which could amount to up to one-third or more of the total number of I&#x2F;Os, are placed carefully to reduce or eliminate any IR drop or EM problem.<br>这些引脚可以达到IO总数的三分之一，甚至更多，他们应被小心地放置，以避免和减少任何IR drop（供电电压减少）和EM问题（电子迁移）。</p>
<p>Additionally, for complicated SoC chips with many analog macros, there are various special power supplies other than VDD (for core) and VDDS (for I&#x2F;O).<br>此外，对于具有许多模拟宏的复杂SoC芯片，除了VDD（用于核心）和VDDS（用于I&#x2F;O）之外，还有各种特殊电源。</p>
<p>Many of them have to be separated from the main VDD&#x2F;VSS busses for noise immunization. In such cases, chip I&#x2F;O planning becomes an even tougher challenge.<br>它们中的许多必须要与主要的VDD&#x2F;VSS总线分离以进行噪声免疫。在这种情况下，芯片I&#x2F;O规划成为了一个更加艰巨的挑战。</p>
<h4 id="宏单元和特殊单元的布局"><a href="#宏单元和特殊单元的布局" class="headerlink" title="宏单元和特殊单元的布局"></a>宏单元和特殊单元的布局</h4><p>Macros such as memories and analog cells are often placed manually by designers based on I&#x2F;O configuration.<br>诸如存储器和模拟单元之类的宏通常由设计人员根据I&#x2F;O配置<strong>手动放置</strong>。</p>
<p>Designers must reduce overall routing congestion so as not to create major hurdles for meeting the chip timing target.<br>设计人员必须减少总体路由拥塞，以免给满足芯片时序目标造成巨大障碍。</p>
<p>The placement of those special cells has a great impact on the overall chip placement quality and, consequently, can significantly affect the chip’s overall routability.<br>这些特殊单元的布局对芯片整体布局质量由很大影响，因而可以显著影响芯片的整体可布线性。</p>
<p>In most cases, it takes several iterations to find good locations for those macros.<br>在大多数情况下，需要多次迭代才能为这些宏找到合适的位置。</p>
<h4 id="供电规划"><a href="#供电规划" class="headerlink" title="供电规划"></a>供电规划</h4><p>In a VLSI chip, every single transistor needs power to perform.<br>在一个超大规模集成芯片中，每个单独的晶体管都需要供电才能工作。</p>
<p>The required power is delivered to the transistors through a power distribution network.<br>所需的供电会通过供电分配网络（power distribution network）来传输给晶体管。</p>
<p>This network is called the power plan, or power structure, of the chip.<br>该网络被称为芯片的供电规划或供电结构。</p>
<p>This power network must deliver the appropriate voltage level to the transistors within the chip for their entire lifetime.<br>供电网络必须在整个寿命期间为芯片内的晶体管提供合适的电压水平。</p>
<h4 id="供电规划的两大问题"><a href="#供电规划的两大问题" class="headerlink" title="供电规划的两大问题"></a>供电规划的两大问题</h4><p>The two most critical problems associated with a power network are the IR drop and EM.<br>和供电网络相关的重要问题是IR drop和EM。</p>
<blockquote>
<p>电迁移效应（electro-migration effect）是指金属导线中的电子在大电流的作用下，产生电子迁移的现象。<br> 当电子流过金属线时，将同金属线的原子发生碰撞，碰撞导致金属的电阻增大，并且会发热。在一定时间内如果有大量的电子同金属原子发生碰撞，金属原子就会沿着电子的方向进行流动。这将会导致两个问题：第一，移动后的原子将在金属上留下一个空位，如果大量的原子被移动，则连线断开；第二，被移动的原子必须停在某一个地方，在电流方向的末端形成大量堆积。以铜导线为例，电流的趋肤效应导致电子都是在铜导线表面移动。当发生碰撞后，表面的原子不断被撞击的向导线末端移动。原子离开的地方铜线不断变细甚至断开，原子堆积的地方铜线不断变粗甚至有可能和周围铜线接触导致短路。<br>IR drop是指在集成电路中电源和地网络上电压下降和升高的一种现象。随着半导体工艺的不断演进，金属互连线的宽度越来越窄，电阻值不断变大（供电电压也越来越小），IR drop的效应越来越明显。因此，现在的芯片最后都把IR drop的分析做为芯片signoff的一个必要步骤。业界的signoff工具大部分采用的是Redhawk。</p>
</blockquote>
<p>When the effective resistance of the power network is beyond a certain level (such as that caused by narrow metal lines), the voltage drop (I · R) from the source to the destination could be higher than what is tolerable.<br>当供电网络的有效电阻超过一定水平时（例如由狭窄金属线引起的电阻），从源到目的地的电压降可能高于可容忍的范围。</p>
<p>In such cases, the destination transistors might not function correctly. This is the IR drop problem.<br>在这种情况下，目标晶体管可能无法正常工作。这就是IR下降问题。</p>
<p>In addition to IR drop, the current flowing through the metal line is constantly pushing and moving the metal atoms.<br>除了IR下降外，流经金属线的电流不断地推移金属原则。</p>
<p>The magnitude of this action is proportional to the current density.<br>这种作用的大小和电流密度成正比。</p>
<p>After a lengthy period of such action, the metal structure can become damaged, and opens or shorts may result. This<br>is the electromigration (EM) problem. The EM problem will negatively affect a product’s life span.<br>经过长期的折中作用，金属结构可能会被损坏，并可能导致打开或短路。这就是电子迁移（EM）问题。EM问题会对产品的寿命产生负面影响。</p>
<h4 id="时钟树综合"><a href="#时钟树综合" class="headerlink" title="时钟树综合"></a>时钟树综合</h4><p>In today’s chip operation, almost every action inside the chip is operating on some clock signal. All of the storage elements (flip-flops, latches, and memories) are switched on and off by various clocks.<br>在今天的芯片运行中，几乎芯片内部的每一个动作都是在一些时钟信号上操作的。所有存储元件（触发器、锁存器和存储器）都通过各种时钟进行打开和关闭。</p>
<p>Undoubtedly, the entire chip operation is coordinated by clocks (see Chapter 3, Question 25).<br>毫无疑问，整个芯片的运行都由时钟进行协调。</p>
<p>Delivering the clock signals reliably to the needed elements is a necessity in<br>physical design.<br>在物理设计中，可靠地传输时钟信号给需要的元件是有必要的。</p>
<p>This task is commonly called clock tree synthesis (CTS).<br>这个任务通常被称为时钟树综合。</p>
<h4 id="时钟树综合的两个基本问题"><a href="#时钟树综合的两个基本问题" class="headerlink" title="时钟树综合的两个基本问题"></a>时钟树综合的两个基本问题</h4><p>The two basic concerns in CTS are clock skew and clock tree insertion delay.<br>时钟树综合中的两个基本问题是时钟倾斜（clock skew）和时钟树插入延迟（clock tree insertion delay）。</p>
<p>CTS is a very complicated issue since there are many clock domains in a typical SoC design, and each domain has its own requirement. Sometimes,the clock trees between different clock domains must be balanced as well.<br>时钟树综合是一个非常复杂的问题，因为在一个典型的SoC设计中有许多时钟域，每个域有自己的需求。在不同时钟域之间的时钟树业必须保持平衡。</p>
<p>Furthermore, in the test mode, the cells in various clock domains must be working at the same testing clock speed. This puts additional constraints on the clock structure.<br>此外，在测试模式下，不同时钟域的单元必须以相同的测试时钟速度工作。这给时钟结构施加了额外的约束。</p>
<h4 id="层次划分"><a href="#层次划分" class="headerlink" title="层次划分"></a>层次划分</h4><p>Another influential issue in floorplanning is hierarchy partition.<br>另一个在布图规划中有影响的问题是层次划分。</p>
<p>In some designs, especially large designs, size constraints prevents the entire design from being handled at once by the tools.<br>在某些设计中，特别是大型设计中，尺寸限制使工具无法一次处理整个设计。</p>
<p>In such situations, the divide-andconquer strategy is adopted.<br>在这种情况下，采用分而治之的策略。</p>
<p>A good partition can turn an otherwise unachievable design into a doable one.<br>一个好的分区可以把一个无法实现的设计变成一个可行的设计。</p>
<p>It can also help speed up the implementation process significantly by enabling parallelism.<br>它还可以通过启用并行性来帮助显著加快实现过程。</p>
<p>However, the trade-off is the efficiency of the area and timing.<br>然而，权衡的是面积和时间的效率。</p>
<p>In other words, hierarchical design is not as efficient as flat design in terms of area and timing since the place and route tool cannot see the whole picture at once and consequently cannot perform the optimization as one whole piece.<br>换句话说，分层设计在面积和时间上不如扁平化设计有效，因为布局布线工具不能一次看到整个版图，因此不能作为一个整体进行优化。</p>
<p>Figure 4.27 is one floorplan example of a real chip.<br>图4.27是一个真实芯片的布局规划示例。</p>
<img src="/2023/Q2/ic-design-digital-ic-design-reading-notes/5.png" class="" title="在这里插入图片描述">

<p>In this chip, there are almost 400 I&#x2F;Os, which are located on the chip periphery.About one-third of them are power and ground pins.<br>There are five PLLs, one DLL (delaylocked loop), one high-speed DAC, one large, hard macro on-chip processor, and more than 80 SRAM memories in this mixed-signal SoC chip.<br>这个芯片中，大约有400个I&#x2F;O，它们位于芯片外围。其中约三分之一是电源和接地引脚。有五个锁相环，一个DLL(延迟锁环)，一个高速DAC，一个大的、硬宏片上处理器，以及超过80个SRAM内存在这个混合信号SoC芯片中。</p>
<p>The central area is reserved for standard cells. As apparent in the figure, there are two levels of physical hierarchies: the top level and the standard cell and macro level.<br>中心区域保留给标准单元。如图所示，有两层的物理层次结构：顶层和标准标准单元和宏层（<del>这尼玛不是三层吗？</del> ）</p>
<p>As addressed in Question 68, the place and route tool cannot handle the physical hierarchy very efficiently. Having more than two levels<br>of physical hierarchies degrades the quality of the implementation significantly.<br>如问题68所述，布局布线工具不能很有效地处理物理层次结构，拥有两层以上的物理层次结构会显著降低实现的质量。</p>
<p>The five on-chip PLLs are placed carefully with plenty of space in between. This configuration can effectively reduce interference among the PLLs.<br>五个片上锁相环被小心地间隔放置在足够的空间里。这个配置会高效降低锁相环之间的干扰。</p>
<p>The large hard macro is placed in the lower right-hand corner to minimize the impact on the chip’s overall routability.<br>大的硬宏放在右下角，以减少对芯片整体可路由性的影响。</p>
<blockquote>
<p>在IC设计的floor plan中，hard macro是指一种被设计成独立单元的固定功能模块。这些模块通常具有较多的连线密度和复杂性，并且被用于执行特定的功能或任务，比如处理器核心、内存控制器、DSP等。<br>  Hard macro通常由专门的设计师设计，然后可以被其他设计师在整个芯片的不同区域重复使用，以提高设计效率和可靠性。在floor plan中，硬宏通常通过已经定义好的位置和大小来安放，这使得其他普通的逻辑单元可以更容易地与其相互配合并布局。<br>  相比之下，软宏（soft macro）通常是由标准单元（standard cell）组合而成的，可以在不同的芯片设计中进行重新配置和调整。</p>
</blockquote>
<p>The analog DAC is also located in one corner to achieve maximum isolation from the rest of the digital blocks.<br>模拟DAC也位于一个角落，以实现和其他数字块的最大隔离。</p>
<p>All of the analog blocks (DAC, PLLs, and DLL) have guard rings embedded in the cell-level layout to minimize noise coupling from the<br>digital circuitry.<br>所有模拟块在单元级版图中都嵌入了保护环，以最大程度减少数字电路的噪声耦合。</p>
<p>Moreover, to further trim noise coupling, each analog cell has its own ground, which is not metal-connected to the chip’s main digital<br>ground (substrate).<br>此外，为了进一步减少噪声耦合，每个模拟单元都由自己的接地，而不是金属连接到芯片的主数字接地（基板）。</p>
<p>This floorplan is the starting point for the subsequent place and route steps。<br>这个布图规划是后续布局布线的起点。</p>
<h3 id="个人总结"><a href="#个人总结" class="headerlink" title="个人总结"></a>个人总结</h3><p><strong>floor plan的内容:</strong><br>1.确定die size<br>2.布局I&#x2F;O(P&amp;G占1&#x2F;3)<br>3.布局Macro<br>4.供电规划和时钟规划<br>5.层次划分（不是必要的</p>
<p><strong>明确几个概念：</strong></p>
<ul>
<li>IR drop和EM<br>这两个问题都出现在供电规划，一个是电压下降问题，另一个是电子迁移，可能导致短路。</li>
</ul>
<p><strong>block最大，其次是macro cell，这包括了软宏和硬宏两类，最后是std cell</strong></p>
<ul>
<li><p>macro cell的概念<br>一个macro cell由多个std cell组成</p>
</li>
<li><p>block的概念<br>一个block是人为划分的一个区域，这些区域通常包含了多个逻辑单元、硬宏或者macro cell。</p>
</li>
<li><p>硬宏的概念<br>如处理器核心、内存控制器、DSP等，和软宏相比，硬宏的位置和大小基本固定，软宏则可以重新调整和配置。软宏是由多个std cell组成的。</p>
</li>
</ul>
<h2 id="《IC-Compiler-Design-Planning-User-Guide-Version-D-2010-03-SP2》"><a href="#《IC-Compiler-Design-Planning-User-Guide-Version-D-2010-03-SP2》" class="headerlink" title="《IC Compiler Design Planning User Guide , Version D-2010.03-SP2》"></a>《IC Compiler Design Planning User Guide , Version D-2010.03-SP2》</h2><h3 id="Creating-a-Floorplan"><a href="#Creating-a-Floorplan" class="headerlink" title="Creating a Floorplan"></a>Creating a Floorplan</h3><p>本章描述了如何从现有的网表或布局描述中创建和改进布图规划。</p>
<ul>
<li>布图规划描述了核心的大小；</li>
<li>标准单元行和路由通道的形状和位置；</li>
<li>标准单元防止限制</li>
<li>外围I&#x2F;O、电源、接地、角落、填充pad cell的放置</li>
</ul>
<p>本章包括以下部分：</p>
<ul>
<li>支持的布图规划类型</li>
<li>初始化布图规划</li>
<li>精细化布图规划</li>
<li>调整I&#x2F;O布局</li>
<li>保存布图规划信息</li>
<li>读入现有的布图规划</li>
<li>从另一个设计中复制布图规划</li>
</ul>
<h4 id="Supported-Types-of-Floorplans-支持的布图规划类型"><a href="#Supported-Types-of-Floorplans-支持的布图规划类型" class="headerlink" title="Supported Types of Floorplans  支持的布图规划类型"></a>Supported Types of Floorplans  支持的布图规划类型</h4><p>这里文档中给出了三种支持的布图规划，分类依据在于块间的间距:<br>Channel Floorplan 通道型布图规划 块与块之间有一定的间距<br>Abutted Floorplan 邻接型布图规划 块与块之间紧挨着<br>Narrow-Channel Floorplan 前两者的均衡</p>
<h4 id="Preparing-the-Design-准备设计"><a href="#Preparing-the-Design-准备设计" class="headerlink" title="Preparing the Design  准备设计"></a>Preparing the Design  准备设计</h4><p>• Connecting Power and<br>设计中包含电源和接地的宏单元和模块要在初始化floorplan前连接（到对应的net），下面的命令将power，ground和tie-off 引脚连接到power和ground nets</p>
<blockquote>
<p>icc_shell&gt; derive_pg_connection -power_net VDD -power_pin VDD \<br>-ground_net VSS -ground_pin VSS Ground Ports</p>
</blockquote>
<p>• Creating Power and Ground Ports</p>
<blockquote>
<p>The following example connects macro cell pins named VDD to the VDD<br>net, pins named  VSS to the VSS net, and creates top-level ports for<br>both nets. This command can be used  on a design that contains a<br>single power domain. </p>
</blockquote>
<p>下面的例子将macro单元中名为VDD和VSS的引脚连接到VDD net和VSS net，并为所有net创建了顶级port。<br>该命令可以被使用在包含单电源域的设计上。</p>
<blockquote>
<p>icc_shell&gt; derive_pg_connection -power_net VDD<br>-power_pin VDD \  -ground_net VSS -ground_pin VSS -create_ports top</p>
</blockquote>
<p>• Adding Power, Ground, and Corner Cells</p>
<blockquote>
<p>Physical-only cells for power, ground, and corner placement might not be part of the<br>synthesized netlist and must be added to design. Use the create_cell command to add a<br>leaf or hierarchical cell to the current design</p>
</blockquote>
<p>用于电源、接地和角落布局的纯物理单元可能不是综合后网表的一部分，必须要加入设计中。<br>使用create_cell命令为当前设计添加叶子或分层单元。</p>
<p>• Setting the I&#x2F;O Pad Constraints</p>
<blockquote>
<p>Before initializing the floorplan, you can create placement and spacing settings for I&#x2F;O pads<br>by using the set_pad_physical_constraints command. This command specifies the pad<br>cell ordering, orientation, placement side, offset from die edge, and pad-to-pad spacing for<br>each I&#x2F;O pad. After setting the constraints with the set_pad_physical_constraints<br>command, the initialize_floorplan command places the I&#x2F;O pad cells accordingly. The<br>constraints are stored in the Milkyway database when you save the design.<br>The initialize_floorplan command places constrained pads first. Any unconstrained<br>pads are placed next, using any available pad location. The tool does not place<br>unconstrained pads between consecutively ordered constrained pads.<br>Table 2-2 describes the set_pad_physical_constraints command options. For more<br>information about these options, see the man page.</p>
</blockquote>
<p>在初始化布图规划之前，可以使用set_pad_physical_constraints命令为I&#x2F;O pad创建布局和间距设置。该命令指定每个I&#x2F;O pad单元的顺序、方向、布局方向，和die边缘的偏移量，以及每个I&#x2F;O pad之间的间距。在使用该命令设计约束后，initialize_floorplan命令将首先布局被约束的pad，接下来将用任何可用的位置来布局所有没约束的pad，该工具不会将不受约束pad连续放置在受约束的pad之间。</p>
<p>• Setting the Pin Constraints</p>
<blockquote>
<p>You can use the set_pin_physical_constraints command to set constraints on individual pins or nets. Use the set_fp_pin_constraints command to set global constraints for a block. If a conflict arises between the individual pin constraints and the global pin constraints, the individual pin constraints have higher priority. The constraints are stored in the Milkyway database</p>
</blockquote>
<p>您可以使用set_pin_physical_constraints命令来设置单个引脚或net的约束。使用set_fp_pin_constraints命令为一个块设置全局约束。如果在单个引脚约束和全局引脚约束之间发生冲突，则单个引脚约束具有更高的优先级。约束存储在Milkyway数据库中</p>
<p>• Saving the Pin and Pad Constraints</p>
<blockquote>
<p>You can save the current pin and pad constraints for your design with the write_pin_pad_physical_constraints command. This command creates a constraints file that contains set_pin_physical_constraints and set_pad_physical_constraints commands that you can use to reapply pin and pad constraints. The positional information for the pins and pads is based on their current location in the design.<br>你可以用write_pin_pad_physical_constraints命令为当前设计保存pin和pad约束。该命令创建一个约束文件包含set_pin_physical_constraints和set_pad_physical_constraints命令，可以使用这些命令重新应用pin和pad约束。引脚和pad位置基于当前在设计中的位置。</p>
</blockquote>
<p>• Reading an Existing Pad and Pin Constraints File</p>
<blockquote>
<p>Use the read_pin_pad_physical_constraints command (or by choosing Floorplan &gt; Read Pin&#x2F;Pad Physical Constraints in the GUI) to read a file that contains set_pin_physical_constraints and set_pad_physical_constraints commands. The read_pin_pad_physical_constraints command applies the constraints to the current design or to another design that you specify.The constraints defined in the file can either remove the current constraints or append to them, based on the behavior you choose. For example, if physical constraints for pin A are<br>specified and you do not define any constraints for pin A in the constraints file, the read_pin_pad_physical_constraints command removes the existing physical constraints on pin A by default. To maintain the existing constraints and append new constraints contained in the constraints file, specify the -append option (or click the “Append” check box in the GUI).</p>
</blockquote>
<p>读取现有的Pad和Pin约束文件使用read_pin_pad_physical_constraints命令(或通过在GUI中选择Floorplan &gt; Read Pin&#x2F;Pad Physical Constraints)读取包含set_pin_physical_constraints和set_pad_physical_constraints命令的文件。read_pin_pad_physical_constraints命令将约束应用于当前设计或指定的其他设计。</p>
<p>根据您选择的行为，文件中定义的约束可以删除当前约束或追加约束。例如，如果指定了引脚A的物理约束，并且您没有在约束文件中为引脚A定义任何约束，<strong>则read_pin_pad_physical_constraints命令默认情况下会删除引脚A上现有的物理约束</strong>。要维护现有的约束并附加约束文件中包含的新约束，请指定-append选项(或在GUI中单击“append”复选框)。</p>
<p>• Reporting the Pad and Pin Constraints</p>
<blockquote>
<p>Use the report_pin_pad_physical_constraints command to display a list of set_pin_physical_constraints and set_pad_physical_constraints commands that define the pin and pad constraints for the current design. You can report only pin constraints, only pad constraints, only chip-level pad constraints, or all constraints depending on the command options you specify.</p>
</blockquote>
<p>使用report_pin_pad_physical_constraints命令显示set_pin_physical_constraints和set_pad_physical_constraints命令的列表，这些命令定义当前设计的引脚和垫约束。根据您指定的命令选项，您可以仅报告引脚约束、仅报告垫约束、仅报告芯片级垫约束或所有约束</p>
<p>• Removing the Pad and Pin Constraints</p>
<blockquote>
<p>Use the remove_pin_pad_physical_constraints command to remove all constraints<br>previously set by using the set_pin_physical_constraints and<br>set_pad_physical_constraints commands. You can remove only pin constraints, only<br>pad constraints, only chip-level pad constraints, or all constraints based on the command<br>options you specify. You can also remove constraints from a design other than the currently<br>open design</p>
</blockquote>
<p>使用remove_pin_pad_physical_constraints命令删除之前使用set_pin_physical_constraints和set_pad_physical_constraints命令设置的所有约束。您可以根据指定的命令选项仅删除引脚约束、仅删除垫约束、仅删除芯片级垫约束或所有约束。您还可以从当前打开的设计之外的设计中删除约束</p>
<h3 id="初始化Floorplan"><a href="#初始化Floorplan" class="headerlink" title="初始化Floorplan"></a>初始化Floorplan</h3><p>未完待续~~</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://www.whyc.fun">TDppy</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://www.whyc.fun/2023/Q2/ic-design-digital-ic-design-reading-notes/">https://www.whyc.fun/2023/Q2/ic-design-digital-ic-design-reading-notes/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来源 <a href="https://www.whyc.fun" target="_blank">潘业成的博客</a>！</span></div></div><div class="tag_share"><div class="post-share"><div class="social-share" data-image="/img/butterfly-icon.png" data-sites="facebook,x,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><a class="pagination-related" href="/2023/Q2/ic-design-icc1-workshop-lab-guide-notes-lab2-design-planning-task1-4/" title="【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info"><div class="info-1"><div class="info-item-1">上一篇</div><div class="info-item-2">【IC设计】ICC1 workshop lab guide 学习笔记——Lab 2 Design Planning Task1-4</div></div><div class="info-2"><div class="info-item-1">Lab 2 Design Planning2.1 Load the Design 进入lab2_dp目录并打开icc_shell， 打开orca_lib.mw下的orca_setup cell Take a look at the LayoutWindow. 看看跳出的LayoutWindow  The large greenish-blue rectangles are the macro and IO pad cells, and the small purple rectangles in the lower left corner (zoom in if you want to see them more clearly), are the standard cells.大的蓝绿色矩形是宏单元格和IO单元格，左下角的紫色小矩形（如果想看得更清楚，可以放大）是标准单元格。 All of these cells are instantiated cells in the netlist.所有这些单元格都是网络列表中的实例化单元格。 They are all stacked o...</div></div></div></a><a class="pagination-related" href="/2023/Q2/ic-design-synopsys-digital-ic-design-flow/" title="【IC设计】Synopsys数字IC设计流程"><div class="cover" style="background: var(--default-bg-color)"></div><div class="info text-right"><div class="info-1"><div class="info-item-1">下一篇</div><div class="info-item-2">【IC设计】Synopsys数字IC设计流程</div></div><div class="info-2"><div class="info-item-1">数字IC设计流程数字IC设计流程如下：需求-&gt;芯片定义specification-&gt;算法描述（一般用C++)-&gt;RTL级描述（Verilog）-&gt;HDL功能仿真-&gt;逻辑综合（DC）-&gt;门级仿真（仿真网表）-&gt;形式化验证&gt;物理设计（floor plan，place，cts，route等）-&gt;签核（chip finish，StarRC提取寄生RC，PT时序分析，DRC&amp;LVS等） 前端设计RTL编写和HDL仿真  用Verilog实现芯片各个模块的功能，如写一个四位乘法器multipleir.v和它的测试文件tb_multiplier.v并使用VCS编译并仿真，使用Verdi查看波形，通过RTL功能验证。 逻辑综合使用DC（Design Compiler）综合RTL代码，生成门级网表（Gate-Level Netlist）。   具体来说，DC实际上将RTL先翻译成 了内部可识别的GTECH形式的中间代码，然后再根据所提供的目标库和设计约束来映射和优化出最终的网表文件netlist.v。     在使用Synopsys D...</div></div></div></a></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info text-center"><div class="avatar-img"><img src="/img/butterfly-icon.png" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info-name">TDppy</div><div class="author-info-description"></div><div class="site-data"><a href="/archives/"><div class="headline">文章</div><div class="length-num">130</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">74</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">11</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/TDppy"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons"><a class="social-icon" href="https://github.com/TDppy" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:2287015934@qq.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #4a7dbe;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">如何呢，又能怎。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E3%80%8A%E4%B8%93%E7%94%A8%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E8%AE%BE%E8%AE%A1%E5%AE%9E%E7%94%A8%E6%95%99%E7%A8%8B%E3%80%8B"><span class="toc-number">1.</span> <span class="toc-text">《专用集成电路设计实用教程》</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E7%B3%BB%E7%BB%9F%E7%9A%84%E7%BB%84%E6%88%90"><span class="toc-number">1.1.</span> <span class="toc-text">集成电路系统的组成</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E7%9A%84%E8%AE%BE%E8%AE%A1%E6%B5%81%E7%A8%8B"><span class="toc-number">1.2.</span> <span class="toc-text">集成电路的设计流程</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%BB%BC%E5%90%88-%E8%BD%AC%E5%8C%96-%E9%80%BB%E8%BE%91%E4%BC%98%E5%8C%96-%E6%98%A0%E5%B0%84"><span class="toc-number">1.3.</span> <span class="toc-text">综合&#x3D;转化+逻辑优化+映射</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%90%8C%E6%AD%A5%E7%94%B5%E8%B7%AF%E5%92%8C%E5%BC%82%E6%AD%A5%E7%94%B5%E8%B7%AF"><span class="toc-number">1.4.</span> <span class="toc-text">同步电路和异步电路</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%BA%9A%E7%A8%B3%E6%80%81"><span class="toc-number">1.5.</span> <span class="toc-text">亚稳态</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%8D%95%E6%97%B6%E9%92%9F%E5%90%8C%E6%AD%A5%E8%AE%BE%E8%AE%A1%E7%9A%84%E6%97%B6%E5%BA%8F%E7%BA%A6%E6%9D%9F"><span class="toc-number">1.6.</span> <span class="toc-text">单时钟同步设计的时序约束</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E7%9B%AE%E6%A0%87%E5%BA%93%E5%92%8C%E5%88%9D%E5%A7%8B%E7%8E%AF%E5%A2%83%E8%AE%BE%E7%BD%AE"><span class="toc-number">1.7.</span> <span class="toc-text">目标库和初始环境设置</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#DC%E5%A6%82%E4%BD%95%E8%AE%A1%E7%AE%97%E6%AF%8F%E4%B8%AA%E9%80%BB%E8%BE%91%E5%8D%95%E5%85%83%E7%9A%84%E5%BB%B6%E8%BF%9F%EF%BC%88Cell-Delay%EF%BC%89%EF%BC%9F"><span class="toc-number">1.7.1.</span> <span class="toc-text">DC如何计算每个逻辑单元的延迟（Cell Delay）？</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#target-library"><span class="toc-number">1.7.2.</span> <span class="toc-text">target library</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#link-library"><span class="toc-number">1.7.3.</span> <span class="toc-text">link library</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E3%80%8A%E9%AB%98%E7%BA%A7ASIC%E8%8A%AF%E7%89%87%E7%BB%BC%E5%90%88%E3%80%8B"><span class="toc-number">2.</span> <span class="toc-text">《高级ASIC芯片综合》</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E3%80%8A%E6%95%B0%E5%AD%97%E9%9B%86%E6%88%90%E7%94%B5%E8%B7%AF%E7%89%A9%E7%90%86%E8%AE%BE%E8%AE%A1%E3%80%8B"><span class="toc-number">3.</span> <span class="toc-text">《数字集成电路物理设计》</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E3%80%8AVLSI-Circuit-Design-Methodology-Demystified%E3%80%8B"><span class="toc-number">4.</span> <span class="toc-text">《VLSI Circuit Design Methodology Demystified》</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#69-WHAT-IS-FLOORPLANNING"><span class="toc-number">4.1.</span> <span class="toc-text">69. WHAT IS FLOORPLANNING?</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#floor-plan%E7%9A%84%E4%B8%BB%E8%A6%81%E5%B7%A5%E4%BD%9C"><span class="toc-number">4.1.1.</span> <span class="toc-text">floor plan的主要工作</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%86%B3%E5%AE%9A%E8%8A%AF%E7%89%87%E7%89%A9%E7%90%86%E5%B0%BA%E5%AF%B8%E7%9A%84%E5%9B%A0%E7%B4%A0"><span class="toc-number">4.1.2.</span> <span class="toc-text">决定芯片物理尺寸的因素</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E9%80%89%E6%8B%A9%E5%B0%81%E8%A3%85"><span class="toc-number">4.1.3.</span> <span class="toc-text">选择封装</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#I-O%E5%8D%95%E5%85%83%E7%9A%84%E5%B8%83%E5%B1%80"><span class="toc-number">4.1.4.</span> <span class="toc-text">I&#x2F;O单元的布局</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%AE%8F%E5%8D%95%E5%85%83%E5%92%8C%E7%89%B9%E6%AE%8A%E5%8D%95%E5%85%83%E7%9A%84%E5%B8%83%E5%B1%80"><span class="toc-number">4.1.5.</span> <span class="toc-text">宏单元和特殊单元的布局</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BE%9B%E7%94%B5%E8%A7%84%E5%88%92"><span class="toc-number">4.1.6.</span> <span class="toc-text">供电规划</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E4%BE%9B%E7%94%B5%E8%A7%84%E5%88%92%E7%9A%84%E4%B8%A4%E5%A4%A7%E9%97%AE%E9%A2%98"><span class="toc-number">4.1.7.</span> <span class="toc-text">供电规划的两大问题</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%97%B6%E9%92%9F%E6%A0%91%E7%BB%BC%E5%90%88"><span class="toc-number">4.1.8.</span> <span class="toc-text">时钟树综合</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E6%97%B6%E9%92%9F%E6%A0%91%E7%BB%BC%E5%90%88%E7%9A%84%E4%B8%A4%E4%B8%AA%E5%9F%BA%E6%9C%AC%E9%97%AE%E9%A2%98"><span class="toc-number">4.1.9.</span> <span class="toc-text">时钟树综合的两个基本问题</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#%E5%B1%82%E6%AC%A1%E5%88%92%E5%88%86"><span class="toc-number">4.1.10.</span> <span class="toc-text">层次划分</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E4%B8%AA%E4%BA%BA%E6%80%BB%E7%BB%93"><span class="toc-number">4.2.</span> <span class="toc-text">个人总结</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E3%80%8AIC-Compiler-Design-Planning-User-Guide-Version-D-2010-03-SP2%E3%80%8B"><span class="toc-number">5.</span> <span class="toc-text">《IC Compiler Design Planning User Guide , Version D-2010.03-SP2》</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Creating-a-Floorplan"><span class="toc-number">5.1.</span> <span class="toc-text">Creating a Floorplan</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Supported-Types-of-Floorplans-%E6%94%AF%E6%8C%81%E7%9A%84%E5%B8%83%E5%9B%BE%E8%A7%84%E5%88%92%E7%B1%BB%E5%9E%8B"><span class="toc-number">5.1.1.</span> <span class="toc-text">Supported Types of Floorplans  支持的布图规划类型</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Preparing-the-Design-%E5%87%86%E5%A4%87%E8%AE%BE%E8%AE%A1"><span class="toc-number">5.1.2.</span> <span class="toc-text">Preparing the Design  准备设计</span></a></li></ol></li><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%88%9D%E5%A7%8B%E5%8C%96Floorplan"><span class="toc-number">5.2.</span> <span class="toc-text">初始化Floorplan</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-riscv-plic/" title="【操作系统】RISC-V PLIC总结">【操作系统】RISC-V PLIC总结</a><time datetime="2026-01-18T15:25:18.000Z" title="发表于 2026-01-18 15:25:18">2026-01-18</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/hello-world/" title="欢迎来到潘业成的博客">欢迎来到潘业成的博客</a><time datetime="2026-01-12T00:00:00.000Z" title="发表于 2026-01-12 00:00:00">2026-01-12</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-what-happens-after-pressing-enter-in-xv6-operating-system/" title="【操作系统】xv6操作系统中按下键盘回车后发生的事情">【操作系统】xv6操作系统中按下键盘回车后发生的事情</a><time datetime="2026-01-10T11:58:18.000Z" title="发表于 2026-01-10 11:58:18">2026-01-10</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2026/Q1/operating-system-hand-write-xv6-operating-system-types-h-param-h-memlayout-h-riscv-h-defs-h-header-file-analysis/" title="【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析">【操作系统】手撸xv6操作系统——types.h_param.h_memlayout.h_riscv.h_defs.h头文件解析</a><time datetime="2026-01-06T23:02:58.000Z" title="发表于 2026-01-06 23:02:58">2026-01-06</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/Q4/operating-system-hand-write-xv6-operating-system-entry-s-and-start-c-analysis/" title="【操作系统】手撸xv6操作系统——entry.S和start.c解析">【操作系统】手撸xv6操作系统——entry.S和start.c解析</a><time datetime="2025-12-30T15:57:42.000Z" title="发表于 2025-12-30 15:57:42">2025-12-30</time></div></div></div></div></div></div></main><footer id="footer"><div class="footer-other"><div class="footer-copyright"><span class="copyright">&copy;&nbsp;2025 - 2026 By TDppy</span><span class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo 6.3.0</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly 5.5.4-b1</a></span></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="日间和夜间模式切换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=5.5.4-b1"></script><script src="/js/main.js?v=5.5.4-b1"></script><div class="js-pjax"></div><script defer="defer" id="ribbon" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.6/dist/canvas-ribbon.min.js" size="150" alpha="0.6" zIndex="-1" mobile="false" data-click="false"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>