INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ale/Xilinx/CED_LAB4_2_2/CED_LAB4_2_2.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ale/Xilinx/CED_LAB4_2_2/CED_LAB4_2_2.srcs/sim_1/new/main_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_tb
