<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BasicHomework6.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="basichomework6.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="basichomework6.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="basichomework6.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="basichomework6.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="basichomework6.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="basichomework6.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="basichomework6.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="basichomework6.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="basichomework6.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="basichomework6.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="basichomework6.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="basichomework6.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="basichomework6.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basichomework6.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="basichomework6.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="basichomework6.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="basichomework6.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="basichomework6.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="basichomework6.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="basichomework6.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="basichomework6.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="basichomework6.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="basichomework6.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="basichomework6_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="basichomework6_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="basichomework6_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="basichomework6_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="basichomework6_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework6_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework6_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="basichomework6_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="basichomework6_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework6_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="basichomework6_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="basichomework6_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="basichomework6_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="basichomework6_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="basichomework6test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="basichomework6test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="basichomework6test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1448319379" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1448319379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448319379" xil_pn:in_ck="2814614914969214448" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1448319379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="basichomework6.v"/>
      <outfile xil_pn:name="basichomework6test.v"/>
    </transform>
    <transform xil_pn:end_ts="1448319379" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4436080794450405595" xil_pn:start_ts="1448319379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448319379" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3095647448246556313" xil_pn:start_ts="1448319379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448319379" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9189173484270418376" xil_pn:start_ts="1448319379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448319379" xil_pn:in_ck="2814614914969214448" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1448319379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="basichomework6.v"/>
      <outfile xil_pn:name="basichomework6test.v"/>
    </transform>
    <transform xil_pn:end_ts="1448319382" xil_pn:in_ck="2814614914969214448" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7290405518558980277" xil_pn:start_ts="1448319379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="basichomework6test_beh.prj"/>
      <outfile xil_pn:name="basichomework6test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1448319382" xil_pn:in_ck="-7681762449152373357" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6906537913535774712" xil_pn:start_ts="1448319382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="basichomework6test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1448319402" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1448319402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448319402" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3670468612326538887" xil_pn:start_ts="1448319402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448319402" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="9189173484270418376" xil_pn:start_ts="1448319402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448319402" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1448319402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448319402" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8329686564375552773" xil_pn:start_ts="1448319402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448334549" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1448334549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448334549" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6673733571381474898" xil_pn:start_ts="1448334549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448334556" xil_pn:in_ck="-946049073849826424" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="1704307395315285911" xil_pn:start_ts="1448334549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="basichomework6.lso"/>
      <outfile xil_pn:name="basichomework6.ngc"/>
      <outfile xil_pn:name="basichomework6.ngr"/>
      <outfile xil_pn:name="basichomework6.prj"/>
      <outfile xil_pn:name="basichomework6.stx"/>
      <outfile xil_pn:name="basichomework6.syr"/>
      <outfile xil_pn:name="basichomework6.xst"/>
      <outfile xil_pn:name="basichomework6_xst.xrpt"/>
      <outfile xil_pn:name="basichomework6test_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1448334560" xil_pn:in_ck="2770226705273917040" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8499447374249404634" xil_pn:start_ts="1448334560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1448334566" xil_pn:in_ck="-5315747928707103206" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7955691941034113577" xil_pn:start_ts="1448334560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="basichomework6.bld"/>
      <outfile xil_pn:name="basichomework6.ngd"/>
      <outfile xil_pn:name="basichomework6_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1448334575" xil_pn:in_ck="-2134971957517521829" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1448334566">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="basichomework6.pcf"/>
      <outfile xil_pn:name="basichomework6_map.map"/>
      <outfile xil_pn:name="basichomework6_map.mrp"/>
      <outfile xil_pn:name="basichomework6_map.ncd"/>
      <outfile xil_pn:name="basichomework6_map.ngm"/>
      <outfile xil_pn:name="basichomework6_map.xrpt"/>
      <outfile xil_pn:name="basichomework6_summary.xml"/>
      <outfile xil_pn:name="basichomework6_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1448334593" xil_pn:in_ck="-2679421164180119500" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1448334575">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="basichomework6.ncd"/>
      <outfile xil_pn:name="basichomework6.pad"/>
      <outfile xil_pn:name="basichomework6.par"/>
      <outfile xil_pn:name="basichomework6.ptwx"/>
      <outfile xil_pn:name="basichomework6.unroutes"/>
      <outfile xil_pn:name="basichomework6.xpi"/>
      <outfile xil_pn:name="basichomework6_pad.csv"/>
      <outfile xil_pn:name="basichomework6_pad.txt"/>
      <outfile xil_pn:name="basichomework6_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1448334613" xil_pn:in_ck="2770226705273909415" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1448334593">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="basichomework6.bgn"/>
      <outfile xil_pn:name="basichomework6.bit"/>
      <outfile xil_pn:name="basichomework6.drc"/>
      <outfile xil_pn:name="basichomework6.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1448334593" xil_pn:in_ck="2277713540777423575" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1448334585">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="basichomework6.twr"/>
      <outfile xil_pn:name="basichomework6.twx"/>
    </transform>
  </transforms>

</generated_project>
