-- generated by newgenasym Thu Apr 25 10:34:46 2013

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \thl 6_2423wism\ is
    port (    
	\+vin\:    INOUT  STD_LOGIC;    
	\+vout\:   INOUT  STD_LOGIC;    
	\-vin\:    INOUT  STD_LOGIC;    
	\-vout\:   INOUT  STD_LOGIC;    
	COM1:      INOUT  STD_LOGIC;    
	COM2:      INOUT  STD_LOGIC;    
	\on/off\:  INOUT  STD_LOGIC);
end \thl 6_2423wism\;
