<!DOCTYPE html><html lang="en"><head><title>Static News</title><meta charSet="utf-8"/><meta name="description" content="Static delayed Hacker News."/><meta name="theme-color" media="(prefers-color-scheme: light)" content="white"/><meta name="theme-color" media="(prefers-color-scheme: dark)" content="#1d1f21"/><meta name="viewport" content="width=device-width,initial-scale=1.0"/><meta name="application-name" content="Static News"/><meta name="apple-mobile-web-app-title" content="Static News"/><meta name="apple-mobile-web-app-capable" content="yes"/><meta name="mobile-web-app-capable" content="yes"/><meta name="apple-mobile-web-app-status-bar-style" content="#1d1f21"/><link rel="preload" href="styles.css?v=1697878857372" as="style"/><link rel="stylesheet" href="styles.css?v=1697878857372"/></head><body><div id="container"><div id="inner"><header><a href="/">Static News</a><a href="/about">about</a></header><div id="content"><div><div id="title"><a href="https://www.talospace.com/2023/10/the-next-raptor-openpower-systems-are.html">The next Raptor OpenPOWER systems are coming, but they won&#x27;t be Power10</a> <span class="domain">(<a href="https://www.talospace.com">www.talospace.com</a>)</span></div><div class="subtext"><span>zdw</span> | <span>58 comments</span></div><br/><div><div id="37964061" class="c"><input type="checkbox" id="c-37964061" checked=""/><div class="controls bullet"><span class="by">MenhirMike</span><span>|</span><a href="#37964050">next</a><span>|</span><label class="collapse" for="c-37964061">[-]</label><label class="expand" for="c-37964061">[23 more]</label></div><br/><div class="children"><div class="content">Okay, I know I&#x27;m &quot;that guy&quot; that just has to bring RISC-V into any discussion: Why hasn&#x27;t there been more adoption&#x2F;movement of OpenPOWER or OpenSPARC? I assume that they have extremely solid toolchains available, and the feature sets were obviously mature enough for high end computing, and they&#x27;ve been 64-Bit for a long time.<p>I thought that the UltraSPARC T1&#x2F;Niagara was a really amazing concept, if maybe a few years too early (and definitely in the wrong hands after Sun was extinguished), so I&#x27;m just scratching my head why everyone&#x27;s so gung-ho at starting a brand new architecture from scratch - especially one that seems more suited for ultra-low power microcontrollers. OpenPOWER was founded 10 years ago, OpenSPARC is even older, the T1 code was released in 2006 - so there was time to adopt them as well.<p>Is the existing ISA too hard to get into lower power chips? Are there any weird patent&#x2F;licensing issues going on that don&#x27;t make them as &quot;Open&quot;? Could I please get a modern, high-end SPARC workstation?</div><br/><div id="37964125" class="c"><input type="checkbox" id="c-37964125" checked=""/><div class="controls bullet"><span class="by">orbifold</span><span>|</span><a href="#37964061">parent</a><span>|</span><a href="#37964404">next</a><span>|</span><label class="collapse" for="c-37964125">[-]</label><label class="expand" for="c-37964125">[2 more]</label></div><br/><div class="children"><div class="content">Have looked at the T1 Code? It far from obvious how you would use that as a starting point for a new chip. You need a lot of expertise for custom memory blocks etc. and there aren’t any tests included if I remember correctly.</div><br/><div id="37964159" class="c"><input type="checkbox" id="c-37964159" checked=""/><div class="controls bullet"><span class="by">MenhirMike</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964125">parent</a><span>|</span><a href="#37964404">next</a><span>|</span><label class="collapse" for="c-37964159">[-]</label><label class="expand" for="c-37964159">[1 more]</label></div><br/><div class="children"><div class="content">No, I&#x27;m on the software side of things, so I mainly see what compilers&#x2F;toolchains I have to work with and what performance I get, but no idea about the nitty gritty of chip design apart from from surface knowledge.</div><br/></div></div></div></div><div id="37964404" class="c"><input type="checkbox" id="c-37964404" checked=""/><div class="controls bullet"><span class="by">RedShift1</span><span>|</span><a href="#37964061">parent</a><span>|</span><a href="#37964125">prev</a><span>|</span><a href="#37964167">next</a><span>|</span><label class="collapse" for="c-37964404">[-]</label><label class="expand" for="c-37964404">[4 more]</label></div><br/><div class="children"><div class="content">Goes to web site. Talos™ II Entry-Level Developer System
TLSDS3. Nice, looks good.<p>Starting at $5,818.99.<p>Nope.</div><br/><div id="37964577" class="c"><input type="checkbox" id="c-37964577" checked=""/><div class="controls bullet"><span class="by">nubinetwork</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964404">parent</a><span>|</span><a href="#37964167">next</a><span>|</span><label class="collapse" for="c-37964577">[-]</label><label class="expand" for="c-37964577">[3 more]</label></div><br/><div class="children"><div class="content">This, I would love to have some SPARC or PPC hardware, but it always comes down to price and power consumption (and noise because I&#x27;d probably be sleeping next to the thing)</div><br/><div id="37964658" class="c"><input type="checkbox" id="c-37964658" checked=""/><div class="controls bullet"><span class="by">classichasclass</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964577">parent</a><span>|</span><a href="#37964167">next</a><span>|</span><label class="collapse" for="c-37964658">[-]</label><label class="expand" for="c-37964658">[2 more]</label></div><br/><div class="children"><div class="content">Price is one thing, but the Talos 2 I&#x27;m typing this on is whisper-quiet. I only hear it when the fans spool up during a heavy compute job. Otherwise it&#x27;s silent except for whatever case fans you choose to have.</div><br/><div id="37965011" class="c"><input type="checkbox" id="c-37965011" checked=""/><div class="controls bullet"><span class="by">nubinetwork</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964658">parent</a><span>|</span><a href="#37964167">next</a><span>|</span><label class="collapse" for="c-37965011">[-]</label><label class="expand" for="c-37965011">[1 more]</label></div><br/><div class="children"><div class="content">Don&#x27;t get me wrong, my ARM stuff is quiet too, but if I wanted one of those dual-dual-core G5&#x27;s from yesteryear, I&#x27;d need some earplugs. :)</div><br/></div></div></div></div></div></div></div></div><div id="37964167" class="c"><input type="checkbox" id="c-37964167" checked=""/><div class="controls bullet"><span class="by">tw1984</span><span>|</span><a href="#37964061">parent</a><span>|</span><a href="#37964404">prev</a><span>|</span><a href="#37964372">next</a><span>|</span><label class="collapse" for="c-37964167">[-]</label><label class="expand" for="c-37964167">[9 more]</label></div><br/><div class="children"><div class="content">&gt; I assume that they have extremely solid toolchains available, and the feature sets were obviously mature enough for high end computing, and they&#x27;ve been 64-Bit for a long time.<p>because it is a design that belong to yesterday, initially built by people who came from a completely different age &amp; era. why bother fixing&#x2F;improving a failed design when there are widely adopted successful alternatives?<p>&gt; I thought that the UltraSPARC T1&#x2F;Niagara was a really amazing concept<p>T1 is dead slow on floating point, the situation is so horrible to the extent that it is just a fraud, period. I mean why would anyone with a reasonable mind expect their fancy 5 figures purchase to be so slow on floating point?<p>&gt; if maybe a few years too early<p>or maybe it is a totally failed product that shouldn&#x27;t be designed in the first place.<p>&gt; I&#x27;m just scratching my head why everyone&#x27;s so gung-ho at starting a brand new architecture from scratch<p>because people don&#x27;t want closed architectures owned by closed companies run by a group of morons from the PR &amp; sales departments?<p>maybe because people don&#x27;t want to be the victim of T1&#x27;s fraud again? honestly, you are kidding yourself if you consider T1 as something amazing. For me, it was a heart breaking experience once the horrible floating point performance was verified.<p>&gt; so there was time to adopt them as well.<p>again, people don&#x27;t want to be the victim of the T1 floating point performance drama.<p>you hit people hard once, they see your true potential and walk away, that is not very hard to understand, right?</div><br/><div id="37964228" class="c"><input type="checkbox" id="c-37964228" checked=""/><div class="controls bullet"><span class="by">jfim</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964167">parent</a><span>|</span><a href="#37964685">next</a><span>|</span><label class="collapse" for="c-37964228">[-]</label><label class="expand" for="c-37964228">[3 more]</label></div><br/><div class="children"><div class="content">&gt; T1 is dead slow on floating point, the situation is so horrible to the extent that it is just a fraud, period. I mean why would anyone with a reasonable mind expect their fancy 5 figures purchase to be so slow on floating point?<p>It was designed for the heavily parallel web workloads of the 2000s, which don&#x27;t use floating point, hence the multiple threads per FPU.</div><br/><div id="37964735" class="c"><input type="checkbox" id="c-37964735" checked=""/><div class="controls bullet"><span class="by">tw1984</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964228">parent</a><span>|</span><a href="#37964685">next</a><span>|</span><label class="collapse" for="c-37964735">[-]</label><label class="expand" for="c-37964735">[2 more]</label></div><br/><div class="children"><div class="content">&gt; It was designed for the heavily parallel web workloads of the 2000s<p>No. According to its official datasheet, &quot;this processor targets commercial applications such as application servers and database servers&quot;.<p>I thought floating point is an essential part of databases.<p>That being said, given it is a fraud from the beginning, I can accept the fact that the official T1 datasheet is intentionally misleading its potential buyers.<p>&gt; which don&#x27;t use floating point, hence the multiple threads per FPU.<p>are you implying that it was mistake to implement more FPUs in their subsequent T2?<p>there are certain shortcuts you don&#x27;t make in engineering. when building an generic processor aiming to take on the application &amp; database servers, you don&#x27;t stupidly have a single FPU for the entire processor when letting your big mouth PR department talking about how great is the throughput.</div><br/><div id="37965067" class="c"><input type="checkbox" id="c-37965067" checked=""/><div class="controls bullet"><span class="by">jfim</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964735">parent</a><span>|</span><a href="#37964685">next</a><span>|</span><label class="collapse" for="c-37965067">[-]</label><label class="expand" for="c-37965067">[1 more]</label></div><br/><div class="children"><div class="content">&gt; I thought floating point is an essential part of databases.<p>Have you ever implemented a database? Most operations (filtering, joining, indexing) are purely integer workloads with large working sets that are likely to stall the processor while waiting for data.<p>That&#x27;s exactly the scenario that was targeted with that processor design, many threads per core such that the cores are always busy even if some of the threads are stalled on memory accesses.<p>It wasn&#x27;t meant for single threaded workloads or HPC workloads, and afaik wasn&#x27;t marketed for those segments.</div><br/></div></div></div></div></div></div><div id="37964685" class="c"><input type="checkbox" id="c-37964685" checked=""/><div class="controls bullet"><span class="by">inkyoto</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964167">parent</a><span>|</span><a href="#37964228">prev</a><span>|</span><a href="#37964372">next</a><span>|</span><label class="collapse" for="c-37964685">[-]</label><label class="expand" for="c-37964685">[5 more]</label></div><br/><div class="children"><div class="content">&gt; because it is a design that belong to yesterday<p>Which parts of the POWER architecture design belong to yesterday? Specific examples would be great.</div><br/><div id="37964957" class="c"><input type="checkbox" id="c-37964957" checked=""/><div class="controls bullet"><span class="by">Shekelphile</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964685">parent</a><span>|</span><a href="#37964771">next</a><span>|</span><label class="collapse" for="c-37964957">[-]</label><label class="expand" for="c-37964957">[1 more]</label></div><br/><div class="children"><div class="content">&gt; Which parts of the POWER architecture design belong to yesterday? Specific examples would be great.<p>Is this a troll post? How about the fact that POWER9 is nearly 7 years old and was more than a generation behind it&#x27;s competitors at the time it launched?</div><br/></div></div><div id="37964771" class="c"><input type="checkbox" id="c-37964771" checked=""/><div class="controls bullet"><span class="by">tw1984</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964685">parent</a><span>|</span><a href="#37964957">prev</a><span>|</span><a href="#37964372">next</a><span>|</span><label class="collapse" for="c-37964771">[-]</label><label class="expand" for="c-37964771">[3 more]</label></div><br/><div class="children"><div class="content">the so called POWER architecture covers like 35 years of development, the latest iteration probably implements some of the latest stuff in the area as it is an experimental platform for researchers.<p>it is still a design of yesterday because you don&#x27;t get access to tier 1 software ecosystem. it is a modernized VAX for hobbyists.</div><br/><div id="37964827" class="c"><input type="checkbox" id="c-37964827" checked=""/><div class="controls bullet"><span class="by">ksec</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964771">parent</a><span>|</span><a href="#37964855">next</a><span>|</span><label class="collapse" for="c-37964827">[-]</label><label class="expand" for="c-37964827">[1 more]</label></div><br/><div class="children"><div class="content">What? So what is your definition of Modern architecture ? I am assuming you are referring to ISA here.</div><br/></div></div><div id="37964855" class="c"><input type="checkbox" id="c-37964855" checked=""/><div class="controls bullet"><span class="by">inkyoto</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964771">parent</a><span>|</span><a href="#37964827">prev</a><span>|</span><a href="#37964372">next</a><span>|</span><label class="collapse" for="c-37964855">[-]</label><label class="expand" for="c-37964855">[1 more]</label></div><br/><div class="children"><div class="content">Still no specific examples, just handwaving?<p>SPARC, Intel i960, AMD29k, ARM, RISC-V and many others are direct descendants of the Berkeley RISC design.<p>Using the number of years of a measure of technological relevance, it can be argued that ARM and RISC-V designs are even older than 35 years. It is pure sophism, though, and it does not help.<p>By the same token, all modern computing architectures are fossilised designs because they are based on the von Neumann architecture from 1945.</div><br/></div></div></div></div></div></div></div></div><div id="37964372" class="c"><input type="checkbox" id="c-37964372" checked=""/><div class="controls bullet"><span class="by">raverbashing</span><span>|</span><a href="#37964061">parent</a><span>|</span><a href="#37964167">prev</a><span>|</span><a href="#37964050">next</a><span>|</span><label class="collapse" for="c-37964372">[-]</label><label class="expand" for="c-37964372">[7 more]</label></div><br/><div class="children"><div class="content">Isn&#x27;t the SPARC ISA super annoying to work with, with &#x27;register windows&#x27; and other things that don&#x27;t make sense in the current year?</div><br/><div id="37964568" class="c"><input type="checkbox" id="c-37964568" checked=""/><div class="controls bullet"><span class="by">nubinetwork</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964372">parent</a><span>|</span><a href="#37964050">next</a><span>|</span><label class="collapse" for="c-37964568">[-]</label><label class="expand" for="c-37964568">[6 more]</label></div><br/><div class="children"><div class="content">SPARC, PPC, and ARM can all run Linux just fine.</div><br/><div id="37964744" class="c"><input type="checkbox" id="c-37964744" checked=""/><div class="controls bullet"><span class="by">raverbashing</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964568">parent</a><span>|</span><a href="#37964050">next</a><span>|</span><label class="collapse" for="c-37964744">[-]</label><label class="expand" for="c-37964744">[5 more]</label></div><br/><div class="children"><div class="content">Yes but why would you waste silicon implementing complicated stuff from the 90s when you can have something more modern like RISCV or ARM?</div><br/><div id="37965115" class="c"><input type="checkbox" id="c-37965115" checked=""/><div class="controls bullet"><span class="by">OmarAssadi</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964744">parent</a><span>|</span><a href="#37964915">next</a><span>|</span><label class="collapse" for="c-37965115">[-]</label><label class="expand" for="c-37965115">[2 more]</label></div><br/><div class="children"><div class="content">Too new can be problematic sometimes.<p>For pure performance per dollar, and even in terms of energy consumption, AMD64 CPUs are still doing great, and you don&#x27;t have to worry about something not being ported yet because it&#x27;s the defacto standard outside of phones and certain niches like automotive, etc; I couldn&#x27;t care less about ARM in terms of compute for a workstation, gaming computer, or server, especially with things like QAT and various other accelerators.<p>What I really do care about, though, is all modern x86&#x2F;AMD64 platforms are super complex and super proprietary; I have no way to trust them. And while ARM may not be quite as crazy as x86, it is pretty much just as proprietary, and so it doesn&#x27;t solve my issue of being able to trust the hardware and firmware, or tinker with design.<p>RISC-V is cool. But going back to trust, it is a mountain of work to bootstrap from &quot;bare metal&quot; (UEFI or whatever else) on x86&#x2F;AMD64 alone -- C++ has been my enemy; virtually everything ends up depending upon having a working C++ compiler at some point in the chain, including LLVM and any version of GCC not at least a decade old.<p>This means either cross-compiling GCC&#x2F;LLVM for RISC-V from another system [which is problematic if you don&#x27;t have a way to cross-compile from something already trusted and reproducible], or backporting&#x2F;implementing RISC-V support into a ton of software.<p>Meanwhile, POWER has been around; it may not be as well supported as x86, but I think it&#x27;s still far easier and significantly more realistic if you want to build a more-or-less trustable, reproducible system.<p>Plus, outside of root of trust paranoia, again, it&#x27;s just far more realistic IMO as a workstation, server, or whatever else because of that much larger existing catalog of working software; you can get your proprietary Nvidia drivers for POWER if you want them, but I don&#x27;t think they have any intention of supporting RISC-V.<p>Also, in general, I&#x27;m not totally convinced RISC-V offers significant enough improvements over POWER to really justify it. Maybe someone more familiar with RISC-V could offer compelling reasons that I&#x27;m not aware of, though.<p>EDIT: Lastly, RE: wasting silicon, there is also the aspect of &quot;wasting&quot; money and R&amp;D building competitive designs relative to existing stuff -- I don&#x27;t know when I&#x27;ll be able to get my hands on a fast RISC-V system.</div><br/><div id="37965157" class="c"><input type="checkbox" id="c-37965157" checked=""/><div class="controls bullet"><span class="by">raverbashing</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37965115">parent</a><span>|</span><a href="#37964915">next</a><span>|</span><label class="collapse" for="c-37965157">[-]</label><label class="expand" for="c-37965157">[1 more]</label></div><br/><div class="children"><div class="content">Thanks for the answer, yes I guess it makes sense<p>But yes I&#x27;m not complaining about POWER here, more about SPARC<p>&gt; C++ has been my enemy; virtually everything ends up depending upon having a working C++ compiler at some point in the chain<p>Would be surprising if it hasn&#x27;t been</div><br/></div></div></div></div><div id="37964915" class="c"><input type="checkbox" id="c-37964915" checked=""/><div class="controls bullet"><span class="by">guenthert</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964744">parent</a><span>|</span><a href="#37965115">prev</a><span>|</span><a href="#37964954">next</a><span>|</span><label class="collapse" for="c-37964915">[-]</label><label class="expand" for="c-37964915">[1 more]</label></div><br/><div class="children"><div class="content">I&#x27;m confused about what is called modern here and why.<p>In any case I (and I am sure the <i>vast</i> majority) of consumers <i>and</i> application developers (system developers are of course in a different position) doesn&#x27;t care one bit about the inner workings until some inherent security flaw like SPECTRE arises.</div><br/></div></div><div id="37964954" class="c"><input type="checkbox" id="c-37964954" checked=""/><div class="controls bullet"><span class="by">inkyoto</span><span>|</span><a href="#37964061">root</a><span>|</span><a href="#37964744">parent</a><span>|</span><a href="#37964915">prev</a><span>|</span><a href="#37964050">next</a><span>|</span><label class="collapse" for="c-37964954">[-]</label><label class="expand" for="c-37964954">[1 more]</label></div><br/><div class="children"><div class="content">Register windows and register files are the same thing.<p>Most RISC architectures have eschewed the register windows in favour of the register files coupled with the register renaming though.<p>Silicon is «wasted» (debatable) in high-performance CPU designs employing the register files but can be saved in low-cost designs by not implementing a register file at the performance penalty cost. Same is true for the designs with register windows.<p>The difference between the two is that with the register window the onus of tracking the dependencies in the data flow in registers is explicitly on the compiler (or on the developer) whereas with the register file the onus is on the CPU to track the dependencies, apply heuristics, allocate shadow registers from the register file, rename the in-use registers onto the shadow registers and vice versa.<p>Modern high-performance CPU implementations that do not employ the register windows typically come with large or very large register files (100-300 circa registers are common).</div><br/></div></div></div></div></div></div></div></div></div></div><div id="37964050" class="c"><input type="checkbox" id="c-37964050" checked=""/><div class="controls bullet"><span class="by">ksec</span><span>|</span><a href="#37964061">prev</a><span>|</span><a href="#37964045">next</a><span>|</span><label class="collapse" for="c-37964050">[-]</label><label class="expand" for="c-37964050">[1 more]</label></div><br/><div class="children"><div class="content">&gt;Raptor&#x27;s newest systems are planned for late 2024.<p>Damn it I got excited and then saw that line. But it is nice we have a new entry to OpenPOWER world. I could at least extend the POWER and FreeBSD combination for a little longer.<p>I am also wondering who is the backer of Solid Silicon. As much as I love the idea, I would imagine it is a very hard sell to most VC. ( But then VC are known to invest in Cloud Kitchen and FTX saving the world so I guess I shouldn&#x27;t be surprised )</div><br/></div></div><div id="37964045" class="c"><input type="checkbox" id="c-37964045" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#37964050">prev</a><span>|</span><a href="#37964090">next</a><span>|</span><label class="collapse" for="c-37964045">[-]</label><label class="expand" for="c-37964045">[14 more]</label></div><br/><div class="children"><div class="content">This is extremely suspicious. A totally unknown company is making a high-performance PowerPC processor? Why?</div><br/><div id="37964076" class="c"><input type="checkbox" id="c-37964076" checked=""/><div class="controls bullet"><span class="by">MenhirMike</span><span>|</span><a href="#37964045">parent</a><span>|</span><a href="#37964927">next</a><span>|</span><label class="collapse" for="c-37964076">[-]</label><label class="expand" for="c-37964076">[4 more]</label></div><br/><div class="children"><div class="content">Raptor has been making POWER-based machines for quite a few years now. Their Talos line was one of the first systems to have PCI Express 4.0 back in the day: <a href="https:&#x2F;&#x2F;www.phoronix.com&#x2F;news&#x2F;Talos-2-Initial-Hands-On" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.phoronix.com&#x2F;news&#x2F;Talos-2-Initial-Hands-On</a><p>(EDIT: OP was talking about the chip manufacturer, not the system maker. And OP is asking a very good question.)</div><br/><div id="37964100" class="c"><input type="checkbox" id="c-37964100" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964076">parent</a><span>|</span><a href="#37964927">next</a><span>|</span><label class="collapse" for="c-37964100">[-]</label><label class="expand" for="c-37964100">[3 more]</label></div><br/><div class="children"><div class="content">The chip isn&#x27;t from Raptor; it&#x27;s from Solid Silicon. Why does Solid Silicon exist?</div><br/><div id="37964115" class="c"><input type="checkbox" id="c-37964115" checked=""/><div class="controls bullet"><span class="by">MenhirMike</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964100">parent</a><span>|</span><a href="#37964927">next</a><span>|</span><label class="collapse" for="c-37964115">[-]</label><label class="expand" for="c-37964115">[2 more]</label></div><br/><div class="children"><div class="content">Ah, now THAT is a good and interesting question. I know that there&#x27;s been a lot of funding for Texas chip fabs, but yeah, no idea who those guys are. (Edit: According to their website, they&#x27;re fabless. So that&#x27;s even weirder. And I&#x27;m surprised that one can trademark the paragraph symbol(§) like they claim to have done.)</div><br/><div id="37964340" class="c"><input type="checkbox" id="c-37964340" checked=""/><div class="controls bullet"><span class="by">jabl</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964115">parent</a><span>|</span><a href="#37964927">next</a><span>|</span><label class="collapse" for="c-37964340">[-]</label><label class="expand" for="c-37964340">[1 more]</label></div><br/><div class="children"><div class="content">Well, the fabless part is at least easy to understand. Building a new high end fab costs billions and requires deep expertise that takes years, if not decades, to build.<p>Practically every chip company these days is fabless. Intel is the exception, not the rule.<p>That being said, designing a new high end cpu is very expensive and complex. That a hitherto unknown company embarks on such a project is, indeed, very suspicious.</div><br/></div></div></div></div></div></div></div></div><div id="37964927" class="c"><input type="checkbox" id="c-37964927" checked=""/><div class="controls bullet"><span class="by">Shekelphile</span><span>|</span><a href="#37964045">parent</a><span>|</span><a href="#37964076">prev</a><span>|</span><a href="#37964072">next</a><span>|</span><label class="collapse" for="c-37964927">[-]</label><label class="expand" for="c-37964927">[1 more]</label></div><br/><div class="children"><div class="content">The claim that these CPUs are &#x27;cutting edge&#x27; despite being based on the older POWER9 uarch is dubious as well. I suspect this is simply a marketing sham and the CPUs talos continues to ship will be rebrands of their current offering.<p>That said, if they have the original designs for these CPUs then it&#x27;s not impossible for a startup to make meaningful improvements, but it almost certainly isn&#x27;t going to be fabbed on a cutting edge node and certainly won&#x27;t be competitive with anything else on the market (not that they were to begin with).</div><br/></div></div><div id="37964072" class="c"><input type="checkbox" id="c-37964072" checked=""/><div class="controls bullet"><span class="by">ikmckenz</span><span>|</span><a href="#37964045">parent</a><span>|</span><a href="#37964927">prev</a><span>|</span><a href="#37964090">next</a><span>|</span><label class="collapse" for="c-37964072">[-]</label><label class="expand" for="c-37964072">[8 more]</label></div><br/><div class="children"><div class="content">Because they still sell like hotcakes even with the crazy price tag.</div><br/><div id="37964091" class="c"><input type="checkbox" id="c-37964091" checked=""/><div class="controls bullet"><span class="by">radicaldreamer</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964072">parent</a><span>|</span><a href="#37964090">next</a><span>|</span><label class="collapse" for="c-37964091">[-]</label><label class="expand" for="c-37964091">[7 more]</label></div><br/><div class="children"><div class="content">Why though? Is there something about the instruction set that is much faster for some kinds of processing (altivec?) or people just need to run old software thats hard to rewrite?</div><br/><div id="37964302" class="c"><input type="checkbox" id="c-37964302" checked=""/><div class="controls bullet"><span class="by">numpad0</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964091">parent</a><span>|</span><a href="#37964131">next</a><span>|</span><label class="collapse" for="c-37964302">[-]</label><label class="expand" for="c-37964302">[3 more]</label></div><br/><div class="children"><div class="content">Maybe military? There were always $10-20k laptops in near-nonsensical architectures like POWER5, UltraSPARC, dual socket Pentium 4, and such. Maybe they run military radar tools and&#x2F;or &quot;gas&#x2F;oil&quot; workloads. Maybe it makes sense for somebody.</div><br/><div id="37964424" class="c"><input type="checkbox" id="c-37964424" checked=""/><div class="controls bullet"><span class="by">RedShift1</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964302">parent</a><span>|</span><a href="#37964131">next</a><span>|</span><label class="collapse" for="c-37964424">[-]</label><label class="expand" for="c-37964424">[2 more]</label></div><br/><div class="children"><div class="content">Dual socket pentium 4? I don&#x27;t think that existed. Dual xeon sure, lots of those.</div><br/><div id="37965214" class="c"><input type="checkbox" id="c-37965214" checked=""/><div class="controls bullet"><span class="by">OmarAssadi</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964424">parent</a><span>|</span><a href="#37964131">next</a><span>|</span><label class="collapse" for="c-37965214">[-]</label><label class="expand" for="c-37965214">[1 more]</label></div><br/><div class="children"><div class="content">I haven&#x27;t found a system with multiple Pentium 4s (but I think NetBurst Xeons were literally pretty much Pentium 4s without disabled SMP?).<p>That said, who knows, I almost wouldn&#x27;t be surprised; there&#x27;s been loads of weird unique systems. Compaq SystemPro had custom SMP support to allow for dual 386s, which IIRC is even supported by Windows NT 3.1 officially. I think IBM x445s had some custom crazy interconnect for 32-way Xeon MPs, etc.</div><br/></div></div></div></div></div></div><div id="37964131" class="c"><input type="checkbox" id="c-37964131" checked=""/><div class="controls bullet"><span class="by">rus20376</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964091">parent</a><span>|</span><a href="#37964302">prev</a><span>|</span><a href="#37964137">next</a><span>|</span><label class="collapse" for="c-37964131">[-]</label><label class="expand" for="c-37964131">[1 more]</label></div><br/><div class="children"><div class="content">At least part of the reason is not technical, but philosophical. See the third item in the FAQ <a href="https:&#x2F;&#x2F;secure.raptorcs.com&#x2F;content&#x2F;base&#x2F;faq.html" rel="nofollow noreferrer">https:&#x2F;&#x2F;secure.raptorcs.com&#x2F;content&#x2F;base&#x2F;faq.html</a><p>These CPUs are completely open and &quot;free&quot;. In addition to the libre philosophy this guarantees a level of security unobtainable with any other CPU.<p>The same rationale is behind the powerpc laptop project <a href="https:&#x2F;&#x2F;www.powerpc-notebook.org&#x2F;en&#x2F;" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.powerpc-notebook.org&#x2F;en&#x2F;</a></div><br/></div></div><div id="37964137" class="c"><input type="checkbox" id="c-37964137" checked=""/><div class="controls bullet"><span class="by">pram</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964091">parent</a><span>|</span><a href="#37964131">prev</a><span>|</span><a href="#37964090">next</a><span>|</span><label class="collapse" for="c-37964137">[-]</label><label class="expand" for="c-37964137">[2 more]</label></div><br/><div class="children"><div class="content">Yes a lot of stuff historically that was built with IBM XL for AIX. A lot of Fortran software, a lot of bank related shit. This kind of stuff is simultaneously extremely critical and also just cruising on intertia.</div><br/><div id="37964155" class="c"><input type="checkbox" id="c-37964155" checked=""/><div class="controls bullet"><span class="by">wmf</span><span>|</span><a href="#37964045">root</a><span>|</span><a href="#37964137">parent</a><span>|</span><a href="#37964090">next</a><span>|</span><label class="collapse" for="c-37964155">[-]</label><label class="expand" for="c-37964155">[1 more]</label></div><br/><div class="children"><div class="content">Nobody runs that software on Raptor though.</div><br/></div></div></div></div></div></div></div></div></div></div><div id="37964090" class="c"><input type="checkbox" id="c-37964090" checked=""/><div class="controls bullet"><span class="by">bunnie</span><span>|</span><a href="#37964045">prev</a><span>|</span><a href="#37964433">next</a><span>|</span><label class="collapse" for="c-37964090">[-]</label><label class="expand" for="c-37964090">[5 more]</label></div><br/><div class="children"><div class="content">I can&#x27;t seem to find any information on Solid Silicon, the company making the CPU.<p>Anyone have a link or more details on this company? The website I can find for Solid Silicon [1] is delightfully devoid of details.<p>[1] <a href="https:&#x2F;&#x2F;www.solidsilicon.com" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.solidsilicon.com</a></div><br/><div id="37964201" class="c"><input type="checkbox" id="c-37964201" checked=""/><div class="controls bullet"><span class="by">broodbucket</span><span>|</span><a href="#37964090">parent</a><span>|</span><a href="#37964327">next</a><span>|</span><label class="collapse" for="c-37964201">[-]</label><label class="expand" for="c-37964201">[2 more]</label></div><br/><div class="children"><div class="content">WHOIS points to Raptor so I&#x27;d say it&#x27;s themselves under a different name.</div><br/><div id="37964253" class="c"><input type="checkbox" id="c-37964253" checked=""/><div class="controls bullet"><span class="by">classichasclass</span><span>|</span><a href="#37964090">root</a><span>|</span><a href="#37964201">parent</a><span>|</span><a href="#37964327">next</a><span>|</span><label class="collapse" for="c-37964253">[-]</label><label class="expand" for="c-37964253">[1 more]</label></div><br/><div class="children"><div class="content">(author) Raptor is probably just hosting them on their own cloud platform. My conversations with Raptor indicate it&#x27;s a different company. I&#x27;ve got an inquiry out to chat with them and it&#x27;s been passed along.</div><br/></div></div></div></div><div id="37964327" class="c"><input type="checkbox" id="c-37964327" checked=""/><div class="controls bullet"><span class="by">aidenn0</span><span>|</span><a href="#37964090">parent</a><span>|</span><a href="#37964201">prev</a><span>|</span><a href="#37964127">next</a><span>|</span><label class="collapse" for="c-37964327">[-]</label><label class="expand" for="c-37964327">[1 more]</label></div><br/><div class="children"><div class="content"><a href="https:&#x2F;&#x2F;www.linkedin.com&#x2F;company&#x2F;solid-silicon?trk=public_post_feed-actor-name" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.linkedin.com&#x2F;company&#x2F;solid-silicon?trk=public_po...</a></div><br/></div></div><div id="37964127" class="c"><input type="checkbox" id="c-37964127" checked=""/><div class="controls bullet"><span class="by">nvy</span><span>|</span><a href="#37964090">parent</a><span>|</span><a href="#37964327">prev</a><span>|</span><a href="#37964433">next</a><span>|</span><label class="collapse" for="c-37964127">[-]</label><label class="expand" for="c-37964127">[1 more]</label></div><br/><div class="children"><div class="content">Looks like they&#x27;re a new startup.  Their previous product, the X1, was&#x2F;is a collaboration with Lattice.  Looks like this S1 will be another collab.</div><br/></div></div></div></div><div id="37964433" class="c"><input type="checkbox" id="c-37964433" checked=""/><div class="controls bullet"><span class="by">transpute</span><span>|</span><a href="#37964090">prev</a><span>|</span><a href="#37964087">next</a><span>|</span><label class="collapse" for="c-37964433">[-]</label><label class="expand" for="c-37964433">[2 more]</label></div><br/><div class="children"><div class="content">Hopefully the new ISA will continue to support tagged memory pointers (capability computing), which can stop many security attacks, <a href="https:&#x2F;&#x2F;www.talospace.com&#x2F;2022&#x2F;10&#x2F;power9-and-tagged-memory-and-why-you.html" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.talospace.com&#x2F;2022&#x2F;10&#x2F;power9-and-tagged-memory-a...</a> &amp; <a href="https:&#x2F;&#x2F;www.devever.net&#x2F;~hl&#x2F;ppcas" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.devever.net&#x2F;~hl&#x2F;ppcas</a><p><i>&gt; IBM&#x27;s capability-based design is implemented using a hybrid of both hardware and software. The central premise of the design is that you cannot write native code for the platform directly; instead, all programs for the system must be written in an intermediate language which is translated internally (at installation time) to Power ISA machine code by the system&#x27;s “kernel”. This trusted translator maintains the desired security invariants of the system, just like the modern sandboxed JIT designs used in Java, .NET, JavaScript and WebAssembly, and without relying on hardware memory protection.<p>&gt; In order to support this capability-based OS, IBM implemented an undocumented extension to the Power ISA known as PowerPC AS. This ISA extension provides a memory tagging system which associates one tag bit with every aligned 16 bytes of system memory (a quadword). In a 128-bit pointer, 64 bits are used for the typical memory address; the other half stores a few bits of metadata and is otherwise reserved (the degree of futureproofing is rather extreme).</i><p>HN discussion (2022), <a href="https:&#x2F;&#x2F;news.ycombinator.com&#x2F;item?id=33381823">https:&#x2F;&#x2F;news.ycombinator.com&#x2F;item?id=33381823</a></div><br/></div></div><div id="37964087" class="c"><input type="checkbox" id="c-37964087" checked=""/><div class="controls bullet"><span class="by">random3</span><span>|</span><a href="#37964433">prev</a><span>|</span><a href="#37964904">next</a><span>|</span><label class="collapse" for="c-37964087">[-]</label><label class="expand" for="c-37964087">[2 more]</label></div><br/><div class="children"><div class="content">Can someone provide some good context&#x2F;resources on this?</div><br/><div id="37964182" class="c"><input type="checkbox" id="c-37964182" checked=""/><div class="controls bullet"><span class="by">nvy</span><span>|</span><a href="#37964087">parent</a><span>|</span><a href="#37964904">next</a><span>|</span><label class="collapse" for="c-37964182">[-]</label><label class="expand" for="c-37964182">[1 more]</label></div><br/><div class="children"><div class="content">openPOWER is IBM&#x27;s attempt to make the Power architecture relevant.<p>RaptorCS makes super dank but also super pricey desktop systems.<p>Some new startup called Solid Silicon has partnered with another company called Lattice to make the chips in Raptor&#x27;s next line of systems.</div><br/></div></div></div></div><div id="37964904" class="c"><input type="checkbox" id="c-37964904" checked=""/><div class="controls bullet"><span class="by">ThinkBeat</span><span>|</span><a href="#37964087">prev</a><span>|</span><a href="#37964521">next</a><span>|</span><label class="collapse" for="c-37964904">[-]</label><label class="expand" for="c-37964904">[4 more]</label></div><br/><div class="children"><div class="content">To send out a &quot;press release&quot; (of sorts) to announce a new series of machines
based around<p>a CPU that does not exist
a CPU with a tiny niche market
a company that is mysteriously unknown
a company that has never produced (designed) a CPU before.
a company that is dedicated to &quot;stealth&quot; mode
a company that does not yet know how much the CPUs will cost.<p>Seems like an extremely risky strategy.<p>How much is it likely to cost to have an advanced CPU manufactured
in a tiny quantity? 
Can a fab just &quot;change cpu type&#x2F;model&quot; and produce them?
(None to low &quot;setup&quot; fee?</div><br/><div id="37964925" class="c"><input type="checkbox" id="c-37964925" checked=""/><div class="controls bullet"><span class="by">sylware</span><span>|</span><a href="#37964904">parent</a><span>|</span><a href="#37965064">next</a><span>|</span><label class="collapse" for="c-37964925">[-]</label><label class="expand" for="c-37964925">[2 more]</label></div><br/><div class="children"><div class="content">... and big endian???</div><br/><div id="37965052" class="c"><input type="checkbox" id="c-37965052" checked=""/><div class="controls bullet"><span class="by">donatzsky</span><span>|</span><a href="#37964904">root</a><span>|</span><a href="#37964925">parent</a><span>|</span><a href="#37965064">next</a><span>|</span><label class="collapse" for="c-37965052">[-]</label><label class="expand" for="c-37965052">[1 more]</label></div><br/><div class="children"><div class="content">According to the blog post, it&#x27;s bi-endian.</div><br/></div></div></div></div></div></div><div id="37964521" class="c"><input type="checkbox" id="c-37964521" checked=""/><div class="controls bullet"><span class="by">transpute</span><span>|</span><a href="#37964904">prev</a><span>|</span><a href="#37965148">next</a><span>|</span><label class="collapse" for="c-37964521">[-]</label><label class="expand" for="c-37964521">[5 more]</label></div><br/><div class="children"><div class="content">Why was POWER9 open? <a href="https:&#x2F;&#x2F;www.devever.net&#x2F;~hl&#x2F;backstage-cast" rel="nofollow noreferrer">https:&#x2F;&#x2F;www.devever.net&#x2F;~hl&#x2F;backstage-cast</a><p><i>&gt; For Intel and AMD, the demarcation point between them and their customer is the CPU, so if they want to keep secrets and maintain a stable interface between them and their customers, they&#x27;re effectively pushed to do it at the CPU boundary. With IBM, this historically hasn&#x27;t been the case; traditionally, IBM has only sold servers containing their own CPUs, not the CPUs alone. This means that traditionally, the only customer for IBM CPUs has been IBM — which means there&#x27;s far less motivation for IBM to lock things down. Moreover, IBM Power servers have traditionally shipped with a proprietary hypervisor (known as PowerVM) built into the firmware. On these servers, all OSes run under this hypervisor, and you can&#x27;t run an OS directly on the bare metal. This means that the natural interface between IBM and its customers has naturally fallen at the hypervisor—OS interface, not at the CPU..<p>&gt; When IBM suddenly decided to open up their POWER CPUs for use by third parties, they made available a platform which for its entire lifespan up until that point, hadn&#x27;t evolved under the same pressures as the existing x86 CPU market, but instead in an environment in which there was really no natural motive for them to lock things down at the CPU level. Which is almost certainly why IBM POWER CPUs seem to so greatly lack any “curtains” — the curtain had always been shipped with the hypervisor, not the CPU.</i><p>HN discussion (2023): <a href="https:&#x2F;&#x2F;news.ycombinator.com&#x2F;item?id=36127543">https:&#x2F;&#x2F;news.ycombinator.com&#x2F;item?id=36127543</a><p>Why did POWER10 become less open, requiring binary blobs?</div><br/><div id="37964821" class="c"><input type="checkbox" id="c-37964821" checked=""/><div class="controls bullet"><span class="by">hamandcheese</span><span>|</span><a href="#37964521">parent</a><span>|</span><a href="#37964853">next</a><span>|</span><label class="collapse" for="c-37964821">[-]</label><label class="expand" for="c-37964821">[2 more]</label></div><br/><div class="children"><div class="content">&gt; they made available a platform which for its entire lifespan up until that point, hadn&#x27;t evolved under the same pressures as the existing x86 CPU market, but instead in an environment in which there was really no natural motive for them to lock things down at the CPU level.<p>What is the natural motivation for x86 manufactures to lock their CPUs down?</div><br/><div id="37965013" class="c"><input type="checkbox" id="c-37965013" checked=""/><div class="controls bullet"><span class="by">smolder</span><span>|</span><a href="#37964521">root</a><span>|</span><a href="#37964821">parent</a><span>|</span><a href="#37964853">next</a><span>|</span><label class="collapse" for="c-37965013">[-]</label><label class="expand" for="c-37965013">[1 more]</label></div><br/><div class="children"><div class="content">There are several motivations for locking down x86. One of the biggest ones was DRM, the protected audio video path. The management engine on Intel also hosts TPM functionality, does some stuff with temperature sensing and fan control, and allows for some remote management. Those are all functions that Intel doesn&#x27;t want end users or their installed software to be able to tamper with.</div><br/></div></div></div></div><div id="37964853" class="c"><input type="checkbox" id="c-37964853" checked=""/><div class="controls bullet"><span class="by">ksec</span><span>|</span><a href="#37964521">parent</a><span>|</span><a href="#37964821">prev</a><span>|</span><a href="#37964856">next</a><span>|</span><label class="collapse" for="c-37964853">[-]</label><label class="expand" for="c-37964853">[1 more]</label></div><br/><div class="children"><div class="content">&gt;Why did POWER10 become less open, requiring binary blobs?<p>Well the article did actually state it: <i>avoiding Power10&#x27;s notorious binary firmware requirement for OMI RAM and I&#x2F;O.</i><p>It is the requirement for OMI RAM and I&#x2F;O. Not the CPU itself.</div><br/></div></div></div></div></div></div></div></div></div></body></html>