Generating HDL for page 16.13.05.1 ADDER MATRIX Q6-ACC at 9/29/2020 10:58:13 AM
Note: DOT Function at 1D has input level(s) of B, and output level(s) of B, Logic Function set to AND
Generating Statement for block at 4A with output pin(s) of OUT_4A_A, OUT_4A_A
	and inputs of MB_ADD_AQ0,MB_ADD_BQ6
	and logic function of NOR
Generating Statement for block at 4C with output pin(s) of OUT_4C_D, OUT_4C_D
	and inputs of MB_ADD_AQ2,MB_ADD_BQ4
	and logic function of NOR
Generating Statement for block at 2D with output pin(s) of OUT_2D_B
	and inputs of OUT_4A_A,OUT_4C_D
	and logic function of NOR
Generating Statement for block at 4E with output pin(s) of OUT_4E_C, OUT_4E_C
	and inputs of MB_ADD_AQ4,MB_ADD_BQ2
	and logic function of NOR
Generating Statement for block at 2E with output pin(s) of OUT_2E_B
	and inputs of OUT_4E_C,OUT_4G_A,OUT_4I_D
	and logic function of NOR
Generating Statement for block at 4G with output pin(s) of OUT_4G_A, OUT_4G_A
	and inputs of MB_ADD_AQ6,MB_ADD_BQ0
	and logic function of NOR
Generating Statement for block at 4I with output pin(s) of OUT_4I_D, OUT_4I_D
	and inputs of MB_ADD_AQ8,MB_ADD_BQ8
	and logic function of NOR
Generating Statement for block at 1D with output pin(s) of OUT_DOT_1D
	and inputs of OUT_2D_B,OUT_2E_B
	and logic function of AND
Generating output sheet edge signal assignment to 
	signal PB_ADD_AQ0_DOT_BQ6
	from gate output OUT_4A_A
Generating output sheet edge signal assignment to 
	signal PB_ADD_AQ2_DOT_BQ4
	from gate output OUT_4C_D
Generating output sheet edge signal assignment to 
	signal PB_ADD_AQ4_DOT_BQ2
	from gate output OUT_4E_C
Generating output sheet edge signal assignment to 
	signal PB_ADD_AQ6_DOT_BQ0
	from gate output OUT_4G_A
Generating output sheet edge signal assignment to 
	signal PB_ADD_AQ8_DOT_BQ8
	from gate output OUT_4I_D
Generating output sheet edge signal assignment to 
	signal MB_ADDER_MX_Q6
	from gate output OUT_DOT_1D
