// Seed: 877111714
module module_0 (
    input tri0 id_0
);
  always begin : LABEL_0
    id_2 = -1'h0;
  end
  logic [7:0][-1  &  1] id_3;
  module_2 modCall_1 (
      id_3,
      id_2,
      id_2
  );
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    id_6,
    input wor id_2,
    output wor id_3,
    output supply0 id_4
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  assign id_4 = -1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_4 = 1'b0;
  parameter id_5 = -1;
endmodule
