

================================================================
== Vitis HLS Report for 'dbscan_Pipeline_VITIS_LOOP_113_2'
================================================================
* Date:           Thu Apr 27 06:55:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.155 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      379|      379|  3.790 us|  3.790 us|  379|  379|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_2  |      377|      377|        19|          1|          1|   360|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 1, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 22 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%neighbor_count = alloca i32 1"   --->   Operation 23 'alloca' 'neighbor_count' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul_ln98_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln98"   --->   Operation 24 'read' 'mul_ln98_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mul_ln97_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln97"   --->   Operation 25 'read' 'mul_ln97_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %i"   --->   Operation 26 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %neighbor_count"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body6"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_1 = load i9 %j" [cluster2.cpp:113]   --->   Operation 30 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 31 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.66ns)   --->   "%icmp_ln113 = icmp_eq  i9 %j_1, i9 360" [cluster2.cpp:113]   --->   Operation 32 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.82ns)   --->   "%add_ln113 = add i9 %j_1, i9 1" [cluster2.cpp:113]   --->   Operation 34 'add' 'add_ln113' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.body6.split, void %for.end.exitStub" [cluster2.cpp:113]   --->   Operation 35 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln121_cast = zext i9 %j_1" [cluster2.cpp:113]   --->   Operation 36 'zext' 'trunc_ln121_cast' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln110 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [cluster2.cpp:110]   --->   Operation 37 'specloopname' 'specloopname_ln110' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.66ns)   --->   "%icmp_ln114 = icmp_eq  i9 %i_read, i9 %j_1" [cluster2.cpp:114]   --->   Operation 38 'icmp' 'icmp_ln114' <Predicate = (!icmp_ln113)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %if.end9, void %for.inc" [cluster2.cpp:114]   --->   Operation 39 'br' 'br_ln114' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %trunc_ln121_cast" [cluster2.cpp:97]   --->   Operation 40 'getelementptr' 'data_addr' <Predicate = (!icmp_ln113 & !icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%data_load = load i9 %data_addr" [cluster2.cpp:97]   --->   Operation 41 'load' 'data_load' <Predicate = (!icmp_ln113 & !icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sin_values_addr = getelementptr i18 %sin_values, i64 0, i64 %trunc_ln121_cast" [cluster2.cpp:97]   --->   Operation 42 'getelementptr' 'sin_values_addr' <Predicate = (!icmp_ln113 & !icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%sin_values_load = load i9 %sin_values_addr" [cluster2.cpp:97]   --->   Operation 43 'load' 'sin_values_load' <Predicate = (!icmp_ln113 & !icmp_ln114)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 360> <ROM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%cos_values_addr = getelementptr i18 %cos_values, i64 0, i64 %trunc_ln121_cast" [cluster2.cpp:98]   --->   Operation 44 'getelementptr' 'cos_values_addr' <Predicate = (!icmp_ln113 & !icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (3.25ns)   --->   "%cos_values_load = load i9 %cos_values_addr" [cluster2.cpp:98]   --->   Operation 45 'load' 'cos_values_load' <Predicate = (!icmp_ln113 & !icmp_ln114)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 360> <ROM>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln113 = store i9 %add_ln113, i9 %j" [cluster2.cpp:113]   --->   Operation 46 'store' 'store_ln113' <Predicate = (!icmp_ln113)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body6" [cluster2.cpp:113]   --->   Operation 47 'br' 'br_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%data_load = load i9 %data_addr" [cluster2.cpp:97]   --->   Operation 48 'load' 'data_load' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 360> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%sin_values_load = load i9 %sin_values_addr" [cluster2.cpp:97]   --->   Operation 49 'load' 'sin_values_load' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 360> <ROM>
ST_2 : Operation 50 [1/2] (3.25ns)   --->   "%cos_values_load = load i9 %cos_values_addr" [cluster2.cpp:98]   --->   Operation 50 'load' 'cos_values_load' <Predicate = (!icmp_ln114)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 18> <Depth = 360> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln97_1 = sext i18 %sin_values_load" [cluster2.cpp:97]   --->   Operation 51 'sext' 'sext_ln97_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (6.91ns)   --->   "%mul_ln97_1 = mul i32 %sext_ln97_1, i32 %data_load" [cluster2.cpp:97]   --->   Operation 52 'mul' 'mul_ln97_1' <Predicate = (!icmp_ln114)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln98_1 = sext i18 %cos_values_load" [cluster2.cpp:98]   --->   Operation 53 'sext' 'sext_ln98_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (6.91ns)   --->   "%mul_ln98_1 = mul i32 %sext_ln98_1, i32 %data_load" [cluster2.cpp:98]   --->   Operation 54 'mul' 'mul_ln98_1' <Predicate = (!icmp_ln114)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 55 [1/2] (6.91ns)   --->   "%mul_ln97_1 = mul i32 %sext_ln97_1, i32 %data_load" [cluster2.cpp:97]   --->   Operation 55 'mul' 'mul_ln97_1' <Predicate = (!icmp_ln114)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (6.91ns)   --->   "%mul_ln98_1 = mul i32 %sext_ln98_1, i32 %data_load" [cluster2.cpp:98]   --->   Operation 56 'mul' 'mul_ln98_1' <Predicate = (!icmp_ln114)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.70>
ST_5 : Operation 57 [1/1] (2.55ns)   --->   "%sub_ln97 = sub i32 %mul_ln97_read, i32 %mul_ln97_1" [cluster2.cpp:97]   --->   Operation 57 'sub' 'sub_ln97' <Predicate = (!icmp_ln114)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%dx = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln97, i32 16, i32 31" [cluster2.cpp:97]   --->   Operation 58 'partselect' 'dx' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (2.55ns)   --->   "%sub_ln98 = sub i32 %mul_ln98_read, i32 %mul_ln98_1" [cluster2.cpp:98]   --->   Operation 59 'sub' 'sub_ln98' <Predicate = (!icmp_ln114)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%dy = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln98, i32 16, i32 31" [cluster2.cpp:98]   --->   Operation 60 'partselect' 'dy' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i16 %dy" [cluster2.cpp:98]   --->   Operation 61 'sext' 'sext_ln98' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_5 : Operation 62 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln99_1 = mul i32 %sext_ln98, i32 %sext_ln98" [cluster2.cpp:99]   --->   Operation 62 'mul' 'mul_ln99_1' <Predicate = (!icmp_ln114)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.15>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i16 %dx" [cluster2.cpp:97]   --->   Operation 63 'sext' 'sext_ln97' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_6 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node xf_V)   --->   "%mul_ln99 = mul i32 %sext_ln97, i32 %sext_ln97" [cluster2.cpp:99]   --->   Operation 64 'mul' 'mul_ln99' <Predicate = (!icmp_ln114)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln99_1 = mul i32 %sext_ln98, i32 %sext_ln98" [cluster2.cpp:99]   --->   Operation 65 'mul' 'mul_ln99_1' <Predicate = (!icmp_ln114)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.15>
ST_7 : Operation 66 [2/3] (1.05ns) (grouped into DSP with root node xf_V)   --->   "%mul_ln99 = mul i32 %sext_ln97, i32 %sext_ln97" [cluster2.cpp:99]   --->   Operation 66 'mul' 'mul_ln99' <Predicate = (!icmp_ln114)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln99_1 = mul i32 %sext_ln98, i32 %sext_ln98" [cluster2.cpp:99]   --->   Operation 67 'mul' 'mul_ln99_1' <Predicate = (!icmp_ln114)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 68 [1/3] (0.00ns) (grouped into DSP with root node xf_V)   --->   "%mul_ln99 = mul i32 %sext_ln97, i32 %sext_ln97" [cluster2.cpp:99]   --->   Operation 68 'mul' 'mul_ln99' <Predicate = (!icmp_ln114)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 69 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln99_1 = mul i32 %sext_ln98, i32 %sext_ln98" [cluster2.cpp:99]   --->   Operation 69 'mul' 'mul_ln99_1' <Predicate = (!icmp_ln114)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 70 [2/2] (2.10ns) (root node of the DSP)   --->   "%xf_V = add i32 %mul_ln99_1, i32 %mul_ln99" [cluster2.cpp:99]   --->   Operation 70 'add' 'xf_V' <Predicate = (!icmp_ln114)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.10>
ST_9 : Operation 71 [1/2] (2.10ns) (root node of the DSP)   --->   "%xf_V = add i32 %mul_ln99_1, i32 %mul_ln99" [cluster2.cpp:99]   --->   Operation 71 'add' 'xf_V' <Predicate = (!icmp_ln114)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.12>
ST_10 : Operation 72 [9/9] (7.12ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 72 'call' 'p_Val2_s' <Predicate = (!icmp_ln114)> <Delay = 7.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.15>
ST_11 : Operation 73 [8/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 73 'call' 'p_Val2_s' <Predicate = (!icmp_ln114)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.15>
ST_12 : Operation 74 [7/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 74 'call' 'p_Val2_s' <Predicate = (!icmp_ln114)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.15>
ST_13 : Operation 75 [6/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 75 'call' 'p_Val2_s' <Predicate = (!icmp_ln114)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.15>
ST_14 : Operation 76 [5/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 76 'call' 'p_Val2_s' <Predicate = (!icmp_ln114)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.15>
ST_15 : Operation 77 [4/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 77 'call' 'p_Val2_s' <Predicate = (!icmp_ln114)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.15>
ST_16 : Operation 78 [3/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 78 'call' 'p_Val2_s' <Predicate = (!icmp_ln114)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 7.15>
ST_17 : Operation 79 [2/9] (7.15ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 79 'call' 'p_Val2_s' <Predicate = (!icmp_ln114)> <Delay = 7.15> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 6.54>
ST_18 : Operation 80 [1/9] (6.54ns)   --->   "%p_Val2_s = call i16 @sqrt_fixed<32, 32>, i32 %xf_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381]   --->   Operation 80 'call' 'p_Val2_s' <Predicate = (!icmp_ln114)> <Delay = 6.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "%neighbor_count_load_1 = load i32 %neighbor_count"   --->   Operation 90 'load' 'neighbor_count_load_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %neighbor_count_out, i32 %neighbor_count_load_1"   --->   Operation 91 'write' 'write_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 19 <SV = 18> <Delay = 5.68>
ST_19 : Operation 81 [1/1] (2.42ns)   --->   "%icmp_ln120 = icmp_ult  i16 %p_Val2_s, i16 301" [cluster2.cpp:120]   --->   Operation 81 'icmp' 'icmp_ln120' <Predicate = (!icmp_ln114)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %icmp_ln120, void %for.inc, void %if.then11" [cluster2.cpp:120]   --->   Operation 82 'br' 'br_ln120' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_19 : Operation 83 [1/1] (0.00ns)   --->   "%neighbor_count_load = load i32 %neighbor_count" [cluster2.cpp:121]   --->   Operation 83 'load' 'neighbor_count_load' <Predicate = (!icmp_ln114 & icmp_ln120)> <Delay = 0.00>
ST_19 : Operation 84 [1/1] (2.55ns)   --->   "%neighbor_count_1 = add i32 %neighbor_count_load, i32 1" [cluster2.cpp:121]   --->   Operation 84 'add' 'neighbor_count_1' <Predicate = (!icmp_ln114 & icmp_ln120)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i32 %neighbor_count_load" [cluster2.cpp:121]   --->   Operation 85 'zext' 'zext_ln121' <Predicate = (!icmp_ln114 & icmp_ln120)> <Delay = 0.00>
ST_19 : Operation 86 [1/1] (0.00ns)   --->   "%neighbors_addr = getelementptr i9 %neighbors, i64 0, i64 %zext_ln121" [cluster2.cpp:121]   --->   Operation 86 'getelementptr' 'neighbors_addr' <Predicate = (!icmp_ln114 & icmp_ln120)> <Delay = 0.00>
ST_19 : Operation 87 [1/1] (3.25ns)   --->   "%store_ln121 = store i9 %j_1, i9 %neighbors_addr" [cluster2.cpp:121]   --->   Operation 87 'store' 'store_ln121' <Predicate = (!icmp_ln114 & icmp_ln120)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 360> <RAM>
ST_19 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %neighbor_count_1, i32 %neighbor_count" [cluster2.cpp:122]   --->   Operation 88 'store' 'store_ln122' <Predicate = (!icmp_ln114 & icmp_ln120)> <Delay = 1.58>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc" [cluster2.cpp:122]   --->   Operation 89 'br' 'br_ln122' <Predicate = (!icmp_ln114 & icmp_ln120)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.41ns
The critical path consists of the following:
	'alloca' operation ('j') [9]  (0 ns)
	'load' operation ('j', cluster2.cpp:113) on local variable 'j' [18]  (0 ns)
	'add' operation ('add_ln113', cluster2.cpp:113) [22]  (1.82 ns)
	'store' operation ('store_ln113', cluster2.cpp:113) of variable 'add_ln113', cluster2.cpp:113 on local variable 'j' [61]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('data_load', cluster2.cpp:97) on array 'data' [31]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln97_1', cluster2.cpp:97) [35]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln97_1', cluster2.cpp:97) [35]  (6.91 ns)

 <State 5>: 4.7ns
The critical path consists of the following:
	'sub' operation ('sub_ln98', cluster2.cpp:98) [43]  (2.55 ns)
	'mul' operation of DSP[47] ('mul_ln99_1', cluster2.cpp:99) [47]  (2.15 ns)

 <State 6>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[47] ('mul_ln99_1', cluster2.cpp:99) [47]  (2.15 ns)

 <State 7>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[47] ('mul_ln99_1', cluster2.cpp:99) [47]  (2.15 ns)

 <State 8>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[48] ('mul_ln99', cluster2.cpp:99) [46]  (0 ns)
	'add' operation of DSP[48] ('x', cluster2.cpp:99) [48]  (2.1 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[48] ('x', cluster2.cpp:99) [48]  (2.1 ns)

 <State 10>: 7.12ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [49]  (7.12 ns)

 <State 11>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [49]  (7.15 ns)

 <State 12>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [49]  (7.15 ns)

 <State 13>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [49]  (7.15 ns)

 <State 14>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [49]  (7.15 ns)

 <State 15>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [49]  (7.15 ns)

 <State 16>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [49]  (7.15 ns)

 <State 17>: 7.15ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [49]  (7.15 ns)

 <State 18>: 6.54ns
The critical path consists of the following:
	'call' operation ('__Val2__', C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include\hls_sqrt_apfixed.h:381) to 'sqrt_fixed<32, 32>' [49]  (6.54 ns)

 <State 19>: 5.68ns
The critical path consists of the following:
	'load' operation ('neighbor_count_load', cluster2.cpp:121) on local variable 'neighbor_count' [53]  (0 ns)
	'add' operation ('neighbor_count', cluster2.cpp:121) [54]  (2.55 ns)
	'store' operation ('store_ln122', cluster2.cpp:122) of variable 'neighbor_count', cluster2.cpp:121 on local variable 'neighbor_count' [58]  (1.59 ns)
	blocking operation 1.54 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
