Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 22 16:18:59 2022
| Host         : DESKTOP-1ES869H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/counter_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.397       -8.159                     51                26369        0.035        0.000                      0                26369        8.750        0.000                       0                  9326  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.397       -8.159                     51                25565        0.035        0.000                      0                25565        8.750        0.000                       0                  9326  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.355        0.000                      0                  804        0.418        0.000                      0                  804  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           51  Failing Endpoints,  Worst Slack       -0.397ns,  Total Violation       -8.159ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[210]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.129ns  (logic 9.675ns (48.066%)  route 10.454ns (51.934%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.643ns = ( 22.643 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.410    21.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I3_O)        0.367    22.262 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[210]_i_2/O
                         net (fo=1, routed)           0.661    22.924    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[210]_i_2_n_0
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124    23.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[210]_i_1/O
                         net (fo=1, routed)           0.000    23.048    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[210]
    SLICE_X50Y90         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.464    22.643    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y90         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[210]/C
                         clock pessimism              0.229    22.872    
                         clock uncertainty           -0.302    22.570    
    SLICE_X50Y90         FDCE (Setup_fdce_C_D)        0.081    22.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[210]
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                         -23.048    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.397ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[136]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.986ns  (logic 9.675ns (48.408%)  route 10.311ns (51.592%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.367    21.853    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X48Y83         LUT5 (Prop_lut5_I3_O)        0.367    22.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[136]_i_2/O
                         net (fo=1, routed)           0.562    22.781    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[136]_i_2_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I4_O)        0.124    22.905 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[136]_i_1/O
                         net (fo=1, routed)           0.000    22.905    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[136]
    SLICE_X48Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.472    22.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[136]/C
                         clock pessimism              0.129    22.780    
                         clock uncertainty           -0.302    22.478    
    SLICE_X48Y85         FDCE (Setup_fdce_C_D)        0.031    22.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[136]
  -------------------------------------------------------------------
                         required time                         22.509    
                         arrival time                         -22.905    
  -------------------------------------------------------------------
                         slack                                 -0.397    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[163]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.962ns  (logic 9.675ns (48.468%)  route 10.287ns (51.532%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 22.649 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.338    21.823    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X50Y83         LUT5 (Prop_lut5_I3_O)        0.367    22.190 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[163]_i_4/O
                         net (fo=1, routed)           0.567    22.757    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[163]_i_4_n_0
    SLICE_X48Y83         LUT5 (Prop_lut5_I4_O)        0.124    22.881 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[163]_i_1/O
                         net (fo=1, routed)           0.000    22.881    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[163]
    SLICE_X48Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.470    22.649    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[163]/C
                         clock pessimism              0.129    22.778    
                         clock uncertainty           -0.302    22.476    
    SLICE_X48Y83         FDCE (Setup_fdce_C_D)        0.029    22.505    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[163]
  -------------------------------------------------------------------
                         required time                         22.505    
                         arrival time                         -22.881    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.357ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[131]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.944ns  (logic 9.675ns (48.510%)  route 10.269ns (51.490%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 22.651 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.470    21.955    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X48Y84         LUT5 (Prop_lut5_I3_O)        0.367    22.322 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[131]_i_4/O
                         net (fo=1, routed)           0.417    22.739    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[131]_i_4_n_0
    SLICE_X48Y85         LUT5 (Prop_lut5_I4_O)        0.124    22.863 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[131]_i_1/O
                         net (fo=1, routed)           0.000    22.863    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[131]
    SLICE_X48Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.472    22.651    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[131]/C
                         clock pessimism              0.129    22.780    
                         clock uncertainty           -0.302    22.478    
    SLICE_X48Y85         FDCE (Setup_fdce_C_D)        0.029    22.507    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[131]
  -------------------------------------------------------------------
                         required time                         22.507    
                         arrival time                         -22.863    
  -------------------------------------------------------------------
                         slack                                 -0.357    

Slack (VIOLATED) :        -0.330ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[252]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.139ns  (logic 9.675ns (48.041%)  route 10.464ns (51.959%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 22.820 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.412    21.897    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X50Y102        LUT5 (Prop_lut5_I3_O)        0.367    22.264 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[252]_i_2/O
                         net (fo=1, routed)           0.670    22.934    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[252]_i_2_n_0
    SLICE_X50Y102        LUT5 (Prop_lut5_I4_O)        0.124    23.058 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[252]_i_1/O
                         net (fo=1, routed)           0.000    23.058    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[252]
    SLICE_X50Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.641    22.820    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y102        FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[252]/C
                         clock pessimism              0.129    22.949    
                         clock uncertainty           -0.302    22.647    
    SLICE_X50Y102        FDCE (Setup_fdce_C_D)        0.081    22.728    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[252]
  -------------------------------------------------------------------
                         required time                         22.728    
                         arrival time                         -23.058    
  -------------------------------------------------------------------
                         slack                                 -0.330    

Slack (VIOLATED) :        -0.325ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[192]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.915ns  (logic 9.675ns (48.581%)  route 10.240ns (51.419%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.283    21.768    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X47Y87         LUT5 (Prop_lut5_I3_O)        0.367    22.135 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[192]_i_2/O
                         net (fo=1, routed)           0.575    22.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[192]_i_2_n_0
    SLICE_X47Y88         LUT5 (Prop_lut5_I4_O)        0.124    22.834 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[192]_i_1/O
                         net (fo=1, routed)           0.000    22.834    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[192]
    SLICE_X47Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[192]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.475    22.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X47Y88         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[192]/C
                         clock pessimism              0.129    22.783    
                         clock uncertainty           -0.302    22.481    
    SLICE_X47Y88         FDCE (Setup_fdce_C_D)        0.029    22.510    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[192]
  -------------------------------------------------------------------
                         required time                         22.510    
                         arrival time                         -22.834    
  -------------------------------------------------------------------
                         slack                                 -0.325    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[164]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.066ns  (logic 9.675ns (48.217%)  route 10.391ns (51.783%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 22.711 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.463    21.948    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X61Y82         LUT5 (Prop_lut5_I3_O)        0.367    22.315 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[164]_i_2/O
                         net (fo=1, routed)           0.545    22.861    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[164]_i_2_n_0
    SLICE_X63Y82         LUT5 (Prop_lut5_I4_O)        0.124    22.985 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[164]_i_1/O
                         net (fo=1, routed)           0.000    22.985    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[164]
    SLICE_X63Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.532    22.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X63Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[164]/C
                         clock pessimism              0.229    22.940    
                         clock uncertainty           -0.302    22.638    
    SLICE_X63Y82         FDCE (Setup_fdce_C_D)        0.029    22.667    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[164]
  -------------------------------------------------------------------
                         required time                         22.667    
                         arrival time                         -22.985    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[166]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.067ns  (logic 9.675ns (48.213%)  route 10.392ns (51.787%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.713ns = ( 22.713 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.468    21.953    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X61Y82         LUT5 (Prop_lut5_I3_O)        0.367    22.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[166]_i_2/O
                         net (fo=1, routed)           0.542    22.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[166]_i_2_n_0
    SLICE_X61Y84         LUT5 (Prop_lut5_I4_O)        0.124    22.986 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[166]_i_1/O
                         net (fo=1, routed)           0.000    22.986    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[166]
    SLICE_X61Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.534    22.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X61Y84         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[166]/C
                         clock pessimism              0.229    22.942    
                         clock uncertainty           -0.302    22.640    
    SLICE_X61Y84         FDCE (Setup_fdce_C_D)        0.029    22.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[166]
  -------------------------------------------------------------------
                         required time                         22.669    
                         arrival time                         -22.986    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.286ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[191]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        19.874ns  (logic 9.675ns (48.681%)  route 10.199ns (51.319%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.169    21.654    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.367    22.021 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[191]_i_4/O
                         net (fo=1, routed)           0.648    22.669    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[191]_i_4_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I4_O)        0.124    22.793 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[191]_i_1/O
                         net (fo=1, routed)           0.000    22.793    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[191]
    SLICE_X48Y87         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.473    22.652    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X48Y87         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[191]/C
                         clock pessimism              0.129    22.781    
                         clock uncertainty           -0.302    22.479    
    SLICE_X48Y87         FDCE (Setup_fdce_C_D)        0.029    22.508    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[191]
  -------------------------------------------------------------------
                         required time                         22.508    
                         arrival time                         -22.793    
  -------------------------------------------------------------------
                         slack                                 -0.286    

Slack (VIOLATED) :        -0.279ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[157]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        20.002ns  (logic 9.675ns (48.370%)  route 10.327ns (51.630%))
  Logic Levels:           61  (CARRY4=48 LUT3=1 LUT4=1 LUT5=4 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.638ns = ( 22.638 - 20.000 ) 
    Source Clock Delay      (SCD):    2.919ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.625     2.919    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X50Y71         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.518     3.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/counter_reg[5]/Q
                         net (fo=9, routed)           0.697     4.134    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_15[5]
    SLICE_X50Y70         LUT4 (Prop_lut4_I0_O)        0.124     4.258 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[3]_i_16/O
                         net (fo=3, routed)           0.478     4.736    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/counter_reg_5_sn_1
    SLICE_X50Y70         LUT5 (Prop_lut5_I4_O)        0.124     4.860 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322/O
                         net (fo=128, routed)         1.320     6.179    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_322_n_0
    SLICE_X48Y73         LUT6 (Prop_lut6_I4_O)        0.124     6.303 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236/O
                         net (fo=1, routed)           0.000     6.303    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_236_n_0
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I1_O)      0.245     6.548 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136/O
                         net (fo=1, routed)           0.000     6.548    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_136_n_0
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I0_O)      0.104     6.652 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82/O
                         net (fo=1, routed)           0.937     7.590    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_82_n_0
    SLICE_X51Y67         LUT6 (Prop_lut6_I1_O)        0.316     7.906 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55/O
                         net (fo=1, routed)           0.000     7.906    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_55_n_0
    SLICE_X51Y67         MUXF7 (Prop_muxf7_I1_O)      0.217     8.123 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40/O
                         net (fo=1, routed)           1.290     9.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[127]_i_40_n_0
    SLICE_X56Y58         LUT6 (Prop_lut6_I1_O)        0.299     9.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[127]_i_26/O
                         net (fo=383, routed)         0.694    10.406    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I4_O)        0.124    10.530 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10/O
                         net (fo=1, routed)           0.000    10.530    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[3]_i_10_n_0
    SLICE_X55Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.080 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.080    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[3]_i_3_n_0
    SLICE_X55Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.194 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[7]_i_3_n_0
    SLICE_X55Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[11]_i_3_n_0
    SLICE_X55Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.422 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.422    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[15]_i_3_n_0
    SLICE_X55Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.536 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.536    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[19]_i_3_n_0
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.650 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.650    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[23]_i_3_n_0
    SLICE_X55Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.764 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.764    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[27]_i_3_n_0
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.878 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[31]_i_3_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.992 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.992    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[35]_i_3_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.106 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.106    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[39]_i_3_n_0
    SLICE_X55Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.220 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.220    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[43]_i_3_n_0
    SLICE_X55Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.334 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.334    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[47]_i_3_n_0
    SLICE_X55Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[51]_i_3_n_0
    SLICE_X55Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.562 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.562    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[55]_i_3_n_0
    SLICE_X55Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.676 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.676    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[59]_i_3_n_0
    SLICE_X55Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.790 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.790    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[63]_i_3_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.904 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[67]_i_3_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.018 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[71]_i_3_n_0
    SLICE_X55Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.132 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3/CO[3]
                         net (fo=1, routed)           0.009    13.141    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[75]_i_3_n_0
    SLICE_X55Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.255 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.255    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[79]_i_3_n_0
    SLICE_X55Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.369 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.369    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[83]_i_3_n_0
    SLICE_X55Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.483 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.483    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[87]_i_3_n_0
    SLICE_X55Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.597 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.597    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[91]_i_3_n_0
    SLICE_X55Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.711 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[95]_i_3_n_0
    SLICE_X55Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.825 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.825    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[99]_i_3_n_0
    SLICE_X55Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.939 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.939    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[103]_i_3_n_0
    SLICE_X55Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.053 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.053    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[107]_i_3_n_0
    SLICE_X55Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.167 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.167    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[111]_i_3_n_0
    SLICE_X55Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.281 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.281    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[115]_i_3_n_0
    SLICE_X55Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.395 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.395    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[119]_i_3_n_0
    SLICE_X55Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.509 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.509    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[123]_i_3_n_0
    SLICE_X55Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.623 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.623    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_4_n_0
    SLICE_X55Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.780 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3/CO[1]
                         net (fo=1272, routed)        1.719    16.499    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[128]_i_3_n_2
    SLICE_X50Y76         LUT3 (Prop_lut3_I1_O)        0.329    16.828 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[147]_i_19/O
                         net (fo=7, routed)           0.659    17.486    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_addition[147]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124    17.610 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634/O
                         net (fo=1, routed)           0.580    18.190    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result[127]_i_634_n_0
    SLICE_X54Y79         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.710 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622/CO[3]
                         net (fo=1, routed)           0.000    18.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_622_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.827 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613/CO[3]
                         net (fo=1, routed)           0.000    18.827    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_613_n_0
    SLICE_X54Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.944 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604/CO[3]
                         net (fo=1, routed)           0.000    18.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_604_n_0
    SLICE_X54Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.061 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595/CO[3]
                         net (fo=1, routed)           0.000    19.061    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_595_n_0
    SLICE_X54Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.178 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586/CO[3]
                         net (fo=1, routed)           0.000    19.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_586_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.295 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577/CO[3]
                         net (fo=1, routed)           0.000    19.295    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_577_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.412 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311/CO[3]
                         net (fo=1, routed)           0.000    19.412    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_311_n_0
    SLICE_X54Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.529 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174/CO[3]
                         net (fo=1, routed)           0.000    19.529    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_174_n_0
    SLICE_X54Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.646 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101/CO[3]
                         net (fo=1, routed)           0.000    19.646    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_101_n_0
    SLICE_X54Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.763 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60/CO[3]
                         net (fo=1, routed)           0.000    19.763    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_60_n_0
    SLICE_X54Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.880 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43/CO[3]
                         net (fo=1, routed)           0.000    19.880    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_43_n_0
    SLICE_X54Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.997 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30/CO[3]
                         net (fo=1, routed)           0.000    19.997    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_30_n_0
    SLICE_X54Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16/CO[3]
                         net (fo=1, routed)           0.000    20.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_16_n_0
    SLICE_X54Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.231 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_9_n_0
    SLICE_X54Y93         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    20.485 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[127]_i_3/CO[0]
                         net (fo=256, routed)         1.387    21.872    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result_reg[0][0]
    SLICE_X50Y81         LUT5 (Prop_lut5_I3_O)        0.367    22.239 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[157]_i_2/O
                         net (fo=1, routed)           0.558    22.797    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[157]_i_2_n_0
    SLICE_X50Y83         LUT5 (Prop_lut5_I4_O)        0.124    22.921 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/i_modulo/internal_result[157]_i_1/O
                         net (fo=1, routed)           0.000    22.921    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_modulo[157]
    SLICE_X50Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.459    22.638    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X50Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[157]/C
                         clock pessimism              0.229    22.867    
                         clock uncertainty           -0.302    22.565    
    SLICE_X50Y83         FDCE (Setup_fdce_C_D)        0.077    22.642    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[157]
  -------------------------------------------------------------------
                         required time                         22.642    
                         arrival time                         -22.921    
  -------------------------------------------------------------------
                         slack                                 -0.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.232%)  route 0.238ns (62.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.876ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.540     0.876    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X51Y73         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDCE (Prop_fdce_C_Q)         0.141     1.017 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][17]/Q
                         net (fo=2, routed)           0.238     1.254    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[255]_1[145]
    SLICE_X49Y67         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.816     1.182    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X49Y67         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[145]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X49Y67         FDRE (Hold_fdre_C_D)         0.072     1.219    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/internal_message_reg[145]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.357%)  route 0.217ns (60.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.561     0.896    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[23]/Q
                         net (fo=1, routed)           0.217     1.255    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[23]
    SLICE_X50Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.825     1.191    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.063     1.219    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.583     0.919    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y31         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.115    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X30Y31         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.849     1.215    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X30Y31         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.284     0.932    
    SLICE_X30Y31         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.079    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.589     0.925    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y42         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/Q
                         net (fo=1, routed)           0.056     1.121    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/DIA0
    SLICE_X30Y42         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.857     1.223    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/WCLK
    SLICE_X30Y42         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X30Y42         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.085    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.588     0.924    rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y38         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.065 r  rsa_soc_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.120    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X30Y38         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.856     1.222    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X30Y38         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.286     0.937    
    SLICE_X30Y38         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.084    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.595     0.931    rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X23Y46         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  rsa_soc_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][66]/Q
                         net (fo=1, routed)           0.056     1.127    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/DIA0
    SLICE_X22Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.863     1.229    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/WCLK
    SLICE_X22Y46         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.560     0.896    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X35Y34         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.092    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X34Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.824     1.190    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X34Y34         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y34         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.056    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.364%)  route 0.208ns (59.636%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.561     0.896    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y46         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_reg[21]/Q
                         net (fo=1, routed)           0.208     1.246    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[21]
    SLICE_X50Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.825     1.191    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y44         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.052     1.208    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1134]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1134]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.481%)  route 0.198ns (51.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.592     0.928    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X27Y49         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y49         FDRE (Prop_fdre_C_Q)         0.141     1.069 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1134]/Q
                         net (fo=1, routed)           0.198     1.266    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg_n_0_[1134]
    SLICE_X28Y50         LUT3 (Prop_lut3_I0_O)        0.045     1.311 r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1134]_i_1/O
                         net (fo=1, routed)           0.000     1.311    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i[1134]_i_1_n_0
    SLICE_X28Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.845     1.211    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X28Y50         FDRE                                         r  rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1134]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.092     1.273    rsa_soc_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i_reg[1134]
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.557     0.893    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X52Y40         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y40         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.103     1.136    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X50Y40         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.824     1.190    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X50Y40         SRL16E                                       r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X50Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.092    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y9     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X73Y38    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y42    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y42    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y42    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y42    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y43    rsa_soc_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y31    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X30Y31    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X32Y35    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.355ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.825ns  (logic 0.642ns (5.931%)  route 10.183ns (94.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.700    13.771    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X59Y78         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.525    22.704    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X59Y78         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]/C
                         clock pessimism              0.129    22.833    
                         clock uncertainty           -0.302    22.531    
    SLICE_X59Y78         FDCE (Recov_fdce_C_CLR)     -0.405    22.126    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][26]
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                         -13.771    
  -------------------------------------------------------------------
                         slack                                  8.355    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[125]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 0.642ns (5.963%)  route 10.125ns (94.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.642    13.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X66Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[125]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.527    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[125]/C
                         clock pessimism              0.129    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X66Y72         FDCE (Recov_fdce_C_CLR)     -0.361    22.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[125]
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[157]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 0.642ns (5.963%)  route 10.125ns (94.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.642    13.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X66Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[157]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.527    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[157]/C
                         clock pessimism              0.129    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X66Y72         FDCE (Recov_fdce_C_CLR)     -0.361    22.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[157]
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[189]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 0.642ns (5.963%)  route 10.125ns (94.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.642    13.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X66Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.527    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[189]/C
                         clock pessimism              0.129    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X66Y72         FDCE (Recov_fdce_C_CLR)     -0.361    22.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[189]
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[93]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 0.642ns (5.963%)  route 10.125ns (94.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.642    13.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X66Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[93]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.527    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[93]/C
                         clock pessimism              0.129    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X66Y72         FDCE (Recov_fdce_C_CLR)     -0.361    22.172    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[93]
  -------------------------------------------------------------------
                         required time                         22.172    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[124]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 0.642ns (5.963%)  route 10.125ns (94.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.642    13.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X66Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[124]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.527    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[124]/C
                         clock pessimism              0.129    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X66Y72         FDCE (Recov_fdce_C_CLR)     -0.319    22.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[124]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[156]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 0.642ns (5.963%)  route 10.125ns (94.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.642    13.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X66Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[156]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.527    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[156]/C
                         clock pessimism              0.129    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X66Y72         FDCE (Recov_fdce_C_CLR)     -0.319    22.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[156]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[188]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 0.642ns (5.963%)  route 10.125ns (94.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.642    13.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X66Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[188]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.527    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[188]/C
                         clock pessimism              0.129    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X66Y72         FDCE (Recov_fdce_C_CLR)     -0.319    22.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[188]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.500ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[92]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.767ns  (logic 0.642ns (5.963%)  route 10.125ns (94.037%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 22.706 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.642    13.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]_0
    SLICE_X66Y72         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[92]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.527    22.706    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X66Y72         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[92]/C
                         clock pessimism              0.129    22.835    
                         clock uncertainty           -0.302    22.533    
    SLICE_X66Y72         FDCE (Recov_fdce_C_CLR)     -0.319    22.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[92]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                         -13.713    
  -------------------------------------------------------------------
                         slack                                  8.500    

Slack (MET) :             8.643ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][19]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.626ns  (logic 0.642ns (6.042%)  route 9.984ns (93.958%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.652     2.946    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y98         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y98         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=7, routed)           1.483     4.947    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/reset_n
    SLICE_X41Y88         LUT1 (Prop_lut1_I0_O)        0.124     5.071 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/axi_awready_i_1/O
                         net (fo=1619, routed)        8.501    13.572    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_last_r_reg_0
    SLICE_X66Y71         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        1.529    22.708    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X66Y71         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][19]/C
                         clock pessimism              0.129    22.837    
                         clock uncertainty           -0.302    22.535    
    SLICE_X66Y71         FDCE (Recov_fdce_C_CLR)     -0.319    22.216    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[1][19]
  -------------------------------------------------------------------
                         required time                         22.216    
                         arrival time                         -13.572    
  -------------------------------------------------------------------
                         slack                                  8.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[167]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.716%)  route 0.197ns (58.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.574     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.197     1.248    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X61Y81         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[167]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.839     1.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X61Y81         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[167]/C
                         clock pessimism             -0.283     0.922    
    SLICE_X61Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[167]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[139]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.051%)  route 0.261ns (64.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.574     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.261     1.312    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X61Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[139]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.840     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X61Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[139]/C
                         clock pessimism             -0.283     0.923    
    SLICE_X61Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[139]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[129]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.290%)  route 0.310ns (68.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.574     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.310     1.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X57Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[129]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.839     1.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[129]/C
                         clock pessimism             -0.264     0.941    
    SLICE_X57Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[129]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.512ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[162]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.141ns (31.290%)  route 0.310ns (68.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.574     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.310     1.360    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X57Y82         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.839     1.205    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y82         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[162]/C
                         clock pessimism             -0.264     0.941    
    SLICE_X57Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.849    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[162]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.512    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[161]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.115%)  route 0.312ns (68.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.574     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.312     1.363    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X57Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.840     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X57Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[161]/C
                         clock pessimism             -0.264     0.942    
    SLICE_X57Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.850    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[161]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_sent_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_done_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.128ns (27.028%)  route 0.346ns (72.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.577     0.913    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X63Y60         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_sent_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.128     1.041 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_sent_out_reg/Q
                         net (fo=10, routed)          0.346     1.386    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/result_sent_out
    SLICE_X62Y60         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.846     1.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X62Y60         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_done_reg/C
                         clock pessimism             -0.286     0.926    
    SLICE_X62Y60         FDCE (Remov_fdce_C_CLR)     -0.121     0.805    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/exponentiation_done_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[149]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.937%)  route 0.382ns (73.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.574     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.382     1.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X61Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[149]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X61Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[149]/C
                         clock pessimism             -0.284     0.923    
    SLICE_X61Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[149]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[177]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.141ns (26.937%)  route 0.382ns (73.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.574     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.382     1.433    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X61Y83         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[177]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.841     1.207    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X61Y83         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[177]/C
                         clock pessimism             -0.284     0.923    
    SLICE_X61Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.831    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[177]
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[171]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.141ns (13.682%)  route 0.890ns (86.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.574     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.890     1.940    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X66Y86         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[171]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X66Y86         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[171]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X66Y86         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[171]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.079ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[165]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.141ns (13.463%)  route 0.906ns (86.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.574     0.910    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X60Y83         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.141     1.051 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clear_multiplication_n_reg_inv/Q
                         net (fo=265, routed)         0.906     1.957    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clear
    SLICE_X66Y85         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[165]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9327, routed)        0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/clk
    SLICE_X66Y85         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[165]/C
                         clock pessimism             -0.264     0.945    
    SLICE_X66Y85         FDCE (Remov_fdce_C_CLR)     -0.067     0.878    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/modular_multiplication_core/internal_result_reg[165]
  -------------------------------------------------------------------
                         required time                         -0.878    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  1.079    





