Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct  8 21:54:52 2018
| Host         : DESKTOP-KKHALKC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file implementation_timing_summary_routed.rpt -pb implementation_timing_summary_routed.pb -rpx implementation_timing_summary_routed.rpx -warn_on_violation
| Design       : implementation
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.624        0.000                      0                  105        0.152        0.000                      0                  105        4.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.624        0.000                      0                  105        0.152        0.000                      0                  105        4.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 multest/b_e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/b_e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.625ns (31.857%)  route 3.476ns (68.143%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.709     5.311    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  multest/b_e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.478     5.789 r  multest/b_e_reg[0]/Q
                         net (fo=10, routed)          1.006     6.795    multest/b_e_reg_n_0_[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I1_O)        0.320     7.115 f  multest/z[7]_i_5/O
                         net (fo=4, routed)           0.822     7.937    multest/z[7]_i_5_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.355     8.292 f  multest/state[3]_i_7/O
                         net (fo=6, routed)           0.459     8.751    multest/state[3]_i_7_n_0
    SLICE_X2Y105         LUT5 (Prop_lut5_I1_O)        0.116     8.867 r  multest/b_e[3]_i_3/O
                         net (fo=4, routed)           0.853     9.720    multest/b_e[3]_i_3_n_0
    SLICE_X2Y104         LUT4 (Prop_lut4_I2_O)        0.356    10.076 r  multest/b_e[0]_i_1/O
                         net (fo=1, routed)           0.336    10.412    multest/b_e[0]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  multest/b_e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  multest/b_e_reg[0]/C
                         clock pessimism              0.300    15.311    
                         clock uncertainty           -0.035    15.276    
    SLICE_X2Y104         FDRE (Setup_fdre_C_D)       -0.240    15.036    multest/b_e_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.760ns  (required time - arrival time)
  Source:                 multest/a_m_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/product_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.122ns (42.592%)  route 2.860ns (57.408%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  multest/a_m_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  multest/a_m_reg[1]/Q
                         net (fo=14, routed)          1.283     7.111    multest/a_m_reg_n_0_[1]
    SLICE_X5Y104         LUT6 (Prop_lut6_I2_O)        0.124     7.235 r  multest/product1__0_carry__0_i_3/O
                         net (fo=2, routed)           0.597     7.832    multest/product1__0_carry__0_i_3_n_0
    SLICE_X4Y103         LUT6 (Prop_lut6_I0_O)        0.124     7.956 r  multest/product1__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.956    multest/product1__0_carry__0_i_6_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.503 r  multest/product1__0_carry__0/O[2]
                         net (fo=2, routed)           0.451     8.954    multest/product1__0_carry__0_n_5
    SLICE_X5Y104         LUT5 (Prop_lut5_I2_O)        0.302     9.256 r  multest/product1__21_carry__0_i_2/O
                         net (fo=2, routed)           0.530     9.785    multest/product1__21_carry__0_i_2_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.292 r  multest/product1__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.292    multest/product0[9]
    SLICE_X5Y103         FDRE                                         r  multest/product_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.587    15.009    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  multest/product_reg[11]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)       -0.198    15.052    multest/product_reg[11]
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                         -10.292    
  -------------------------------------------------------------------
                         slack                                  4.760    

Slack (MET) :             4.802ns  (required time - arrival time)
  Source:                 multest/a_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/product_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.200ns  (logic 2.514ns (48.347%)  route 2.686ns (51.653%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  multest/a_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.788 r  multest/a_m_reg[3]/Q
                         net (fo=16, routed)          1.175     6.963    multest/a_m_reg_n_0_[3]
    SLICE_X6Y102         LUT6 (Prop_lut6_I1_O)        0.295     7.258 r  multest/product1__0_carry_i_1/O
                         net (fo=1, routed)           0.530     7.788    multest/product1__0_carry_i_1_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.173 r  multest/product1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.173    multest/product1__0_carry_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.507 r  multest/product1__0_carry__0/O[1]
                         net (fo=3, routed)           0.469     8.976    multest/product1__0_carry__0_n_6
    SLICE_X6Y102         LUT5 (Prop_lut5_I4_O)        0.303     9.279 r  multest/product1__21_carry_i_1/O
                         net (fo=1, routed)           0.512     9.791    multest/product1__21_carry_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.176 r  multest/product1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.176    multest/product1__21_carry_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.510 r  multest/product1__21_carry__0/O[1]
                         net (fo=1, routed)           0.000    10.510    multest/product0[7]
    SLICE_X5Y103         FDRE                                         r  multest/product_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.587    15.009    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  multest/product_reg[9]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.062    15.312    multest/product_reg[9]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.510    
  -------------------------------------------------------------------
                         slack                                  4.802    

Slack (MET) :             4.897ns  (required time - arrival time)
  Source:                 multest/a_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/product_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 2.419ns (47.386%)  route 2.686ns (52.614%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  multest/a_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.788 r  multest/a_m_reg[3]/Q
                         net (fo=16, routed)          1.175     6.963    multest/a_m_reg_n_0_[3]
    SLICE_X6Y102         LUT6 (Prop_lut6_I1_O)        0.295     7.258 r  multest/product1__0_carry_i_1/O
                         net (fo=1, routed)           0.530     7.788    multest/product1__0_carry_i_1_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.173 r  multest/product1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.173    multest/product1__0_carry_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.507 r  multest/product1__0_carry__0/O[1]
                         net (fo=3, routed)           0.469     8.976    multest/product1__0_carry__0_n_6
    SLICE_X6Y102         LUT5 (Prop_lut5_I4_O)        0.303     9.279 r  multest/product1__21_carry_i_1/O
                         net (fo=1, routed)           0.512     9.791    multest/product1__21_carry_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.176 r  multest/product1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.176    multest/product1__21_carry_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.415 r  multest/product1__21_carry__0/O[2]
                         net (fo=1, routed)           0.000    10.415    multest/product0[8]
    SLICE_X5Y103         FDRE                                         r  multest/product_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.587    15.009    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  multest/product_reg[10]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.062    15.312    multest/product_reg[10]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.897    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 multest/a_m_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/product_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 2.403ns (47.221%)  route 2.686ns (52.779%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.708     5.310    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y104         FDRE                                         r  multest/a_m_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y104         FDRE (Prop_fdre_C_Q)         0.478     5.788 r  multest/a_m_reg[3]/Q
                         net (fo=16, routed)          1.175     6.963    multest/a_m_reg_n_0_[3]
    SLICE_X6Y102         LUT6 (Prop_lut6_I1_O)        0.295     7.258 r  multest/product1__0_carry_i_1/O
                         net (fo=1, routed)           0.530     7.788    multest/product1__0_carry_i_1_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.173 r  multest/product1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.173    multest/product1__0_carry_n_0
    SLICE_X4Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.507 r  multest/product1__0_carry__0/O[1]
                         net (fo=3, routed)           0.469     8.976    multest/product1__0_carry__0_n_6
    SLICE_X6Y102         LUT5 (Prop_lut5_I4_O)        0.303     9.279 r  multest/product1__21_carry_i_1/O
                         net (fo=1, routed)           0.512     9.791    multest/product1__21_carry_i_1_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.176 r  multest/product1__21_carry/CO[3]
                         net (fo=1, routed)           0.000    10.176    multest/product1__21_carry_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.399 r  multest/product1__21_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.399    multest/product0[6]
    SLICE_X5Y103         FDRE                                         r  multest/product_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.587    15.009    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y103         FDRE                                         r  multest/product_reg[8]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X5Y103         FDRE (Setup_fdre_C_D)        0.062    15.312    multest/product_reg[8]
  -------------------------------------------------------------------
                         required time                         15.312    
                         arrival time                         -10.399    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             5.447ns  (required time - arrival time)
  Source:                 multest/b_e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/a_e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 1.401ns (30.986%)  route 3.120ns (69.014%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.709     5.311    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  multest/b_e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.478     5.789 r  multest/b_e_reg[0]/Q
                         net (fo=10, routed)          1.006     6.795    multest/b_e_reg_n_0_[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I1_O)        0.320     7.115 f  multest/z[7]_i_5/O
                         net (fo=4, routed)           0.822     7.937    multest/z[7]_i_5_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I1_O)        0.355     8.292 f  multest/state[3]_i_7/O
                         net (fo=6, routed)           0.470     8.762    multest/state[3]_i_7_n_0
    SLICE_X2Y104         LUT5 (Prop_lut5_I4_O)        0.124     8.886 r  multest/a_e[1]_i_2/O
                         net (fo=4, routed)           0.823     9.709    multest/a_e[1]_i_2_n_0
    SLICE_X0Y103         LUT4 (Prop_lut4_I2_O)        0.124     9.833 r  multest/a_e[0]_i_1/O
                         net (fo=1, routed)           0.000     9.833    multest/a_e[0]_i_1_n_0
    SLICE_X0Y103         FDRE                                         r  multest/a_e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  multest/a_e_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y103         FDRE (Setup_fdre_C_D)        0.029    15.280    multest/a_e_reg[0]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                          -9.833    
  -------------------------------------------------------------------
                         slack                                  5.447    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 multest/b_e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/z_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.507ns (35.191%)  route 2.775ns (64.809%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.709     5.311    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  multest/b_e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.478     5.789 f  multest/b_e_reg[0]/Q
                         net (fo=10, routed)          1.006     6.795    multest/b_e_reg_n_0_[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I1_O)        0.320     7.115 r  multest/z[7]_i_5/O
                         net (fo=4, routed)           0.823     7.938    multest/z[7]_i_5_n_0
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.383     8.321 r  multest/z[7]_i_3/O
                         net (fo=1, routed)           0.433     8.755    multest/z[7]_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.326     9.081 r  multest/z[7]_i_1/O
                         net (fo=7, routed)           0.513     9.594    multest/z[7]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  multest/z_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  multest/z_reg[0]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.046    multest/z_reg[0]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 multest/b_e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/z_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.507ns (35.191%)  route 2.775ns (64.809%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.709     5.311    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  multest/b_e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.478     5.789 f  multest/b_e_reg[0]/Q
                         net (fo=10, routed)          1.006     6.795    multest/b_e_reg_n_0_[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I1_O)        0.320     7.115 r  multest/z[7]_i_5/O
                         net (fo=4, routed)           0.823     7.938    multest/z[7]_i_5_n_0
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.383     8.321 r  multest/z[7]_i_3/O
                         net (fo=1, routed)           0.433     8.755    multest/z[7]_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.326     9.081 r  multest/z[7]_i_1/O
                         net (fo=7, routed)           0.513     9.594    multest/z[7]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  multest/z_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  multest/z_reg[2]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.046    multest/z_reg[2]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.452ns  (required time - arrival time)
  Source:                 multest/b_e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/z_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.507ns (35.191%)  route 2.775ns (64.809%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.709     5.311    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  multest/b_e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.478     5.789 f  multest/b_e_reg[0]/Q
                         net (fo=10, routed)          1.006     6.795    multest/b_e_reg_n_0_[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I1_O)        0.320     7.115 r  multest/z[7]_i_5/O
                         net (fo=4, routed)           0.823     7.938    multest/z[7]_i_5_n_0
    SLICE_X3Y104         LUT4 (Prop_lut4_I1_O)        0.383     8.321 r  multest/z[7]_i_3/O
                         net (fo=1, routed)           0.433     8.755    multest/z[7]_i_3_n_0
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.326     9.081 r  multest/z[7]_i_1/O
                         net (fo=7, routed)           0.513     9.594    multest/z[7]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  multest/z_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  multest/z_reg[7]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y103         FDRE (Setup_fdre_C_CE)      -0.205    15.046    multest/z_reg[7]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  5.452    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 multest/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/z_e_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.511ns  (logic 1.078ns (23.895%)  route 3.433ns (76.105%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.709     5.311    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y104         FDRE                                         r  multest/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.456     5.767 f  multest/state_reg[1]/Q
                         net (fo=53, routed)          1.982     7.749    multest/state_reg_n_0_[1]
    SLICE_X2Y105         LUT4 (Prop_lut4_I1_O)        0.150     7.899 f  multest/z_e[1]_i_3/O
                         net (fo=2, routed)           0.944     8.843    multest/z_e[1]_i_3_n_0
    SLICE_X1Y104         LUT5 (Prop_lut5_I0_O)        0.348     9.191 r  multest/z_e[3]_i_4/O
                         net (fo=2, routed)           0.507     9.699    multest/z_e[3]_i_4_n_0
    SLICE_X0Y104         LUT6 (Prop_lut6_I0_O)        0.124     9.823 r  multest/z_e[3]_i_2/O
                         net (fo=1, routed)           0.000     9.823    multest/z_e0_in[3]
    SLICE_X0Y104         FDRE                                         r  multest/z_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.589    15.011    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  multest/z_e_reg[3]/C
                         clock pessimism              0.275    15.286    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y104         FDRE (Setup_fdre_C_D)        0.031    15.282    multest/z_e_reg[3]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  5.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 multest/z_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/s_output_z_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.639%)  route 0.071ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.518    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y102         FDRE                                         r  multest/z_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  multest/z_reg[3]/Q
                         net (fo=2, routed)           0.071     1.730    multest/z[3]
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.872     2.037    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[3]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.047     1.578    multest/s_output_z_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 multest/z_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/s_output_z_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  multest/z_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  multest/z_reg[5]/Q
                         net (fo=1, routed)           0.110     1.768    multest/z[5]
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.872     2.037    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[5]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.071     1.605    multest/s_output_z_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 multest/s_input_b_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.334%)  route 0.138ns (42.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  multest/s_input_b_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  multest/s_input_b_ack_reg/Q
                         net (fo=5, routed)           0.138     1.797    multest/B_ACK
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.045     1.842 r  multest/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    multest_n_0
    SLICE_X6Y100         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y100         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.120     1.653    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 multest/z_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/s_output_z_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.391%)  route 0.114ns (44.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  multest/z_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  multest/z_reg[1]/Q
                         net (fo=1, routed)           0.114     1.772    multest/z[1]
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.872     2.037    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.047     1.581    multest/s_output_z_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 multest/s_input_a_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.442%)  route 0.144ns (43.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y102         FDRE                                         r  multest/s_input_a_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDRE (Prop_fdre_C_Q)         0.141     1.658 f  multest/s_input_a_ack_reg/Q
                         net (fo=5, routed)           0.144     1.802    multest/A_ACK
    SLICE_X6Y101         LUT5 (Prop_lut5_I1_O)        0.045     1.847 r  multest/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    multest_n_1
    SLICE_X6Y101         FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.868     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.121     1.654    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 multest/z_e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/z_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.768%)  route 0.136ns (42.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y104         FDRE                                         r  multest/z_e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y104         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  multest/z_e_reg[0]/Q
                         net (fo=5, routed)           0.136     1.794    multest/z_e_reg_n_0_[0]
    SLICE_X1Y103         LUT6 (Prop_lut6_I4_O)        0.045     1.839 r  multest/z[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    multest/z[5]_i_1_n_0
    SLICE_X1Y103         FDRE                                         r  multest/z_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  multest/z_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y103         FDRE (Hold_fdre_C_D)         0.092     1.625    multest/z_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 multest/z_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/s_output_z_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.172%)  route 0.171ns (54.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  multest/z_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  multest/z_reg[6]/Q
                         net (fo=1, routed)           0.171     1.830    multest/z[6]
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.872     2.037    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[6]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.076     1.610    multest/s_output_z_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 multest/z_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/s_output_z_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.085%)  route 0.172ns (54.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y103         FDRE                                         r  multest/z_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  multest/z_reg[4]/Q
                         net (fo=1, routed)           0.172     1.830    multest/z[4]
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.872     2.037    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y102         FDRE                                         r  multest/s_output_z_reg[4]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.075     1.609    multest/s_output_z_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 multest/s_output_z_stb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/s_output_z_stb_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.411%)  route 0.137ns (39.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  multest/s_output_z_stb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  multest/s_output_z_stb_reg/Q
                         net (fo=4, routed)           0.137     1.818    multest/Z_STB
    SLICE_X6Y101         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  multest/s_output_z_stb_i_1/O
                         net (fo=1, routed)           0.000     1.863    multest/s_output_z_stb_i_1_n_0
    SLICE_X6Y101         FDRE                                         r  multest/s_output_z_stb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.868     2.034    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y101         FDRE                                         r  multest/s_output_z_stb_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.121     1.638    multest/s_output_z_stb_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 multest/a_e_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multest/z_e_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.610%)  route 0.148ns (44.390%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  multest/a_e_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  multest/a_e_reg[2]/Q
                         net (fo=6, routed)           0.148     1.807    multest/a_e_reg_n_0_[2]
    SLICE_X0Y104         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  multest/z_e[3]_i_2/O
                         net (fo=1, routed)           0.000     1.852    multest/z_e0_in[3]
    SLICE_X0Y104         FDRE                                         r  multest/z_e_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    multest/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y104         FDRE                                         r  multest/z_e_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y104         FDRE (Hold_fdre_C_D)         0.092     1.625    multest/z_e_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101    A_STB_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y100    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y101    Z_ACK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    multest/a_e_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    multest/a_e_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    multest/a_e_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y103    multest/a_e_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y104    multest/a_m_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    A_STB_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    Z_ACK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    multest/product_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    multest/product_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    multest/product_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    multest/product_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    multest/product_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y102    multest/product_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    A_STB_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    A_STB_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y100    FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    Z_ACK_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y101    Z_ACK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    multest/a_e_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y103    multest/a_e_reg[1]/C



