# 2-way Set Associative LRU Cache Controller
RTL Design and Multi Heirarchy Memory Model Design of 2 Way Set Associative LRU L1 Cache
