<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DMA_ChannelStatus_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">DMA_ChannelStatus_t Struct Reference<div class="ingroups"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html">DMA Driver External Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA Channel Control Status.  
 <a href="struct_d_m_a___channel_status__t.html#details">More...</a></p>

<p><code>#include &lt;drivers/dma/dma.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae25da22fd58358f7b16ea7496e3e3a6a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#ae25da22fd58358f7b16ea7496e3e3a6a">chPend</a></td></tr>
<tr class="separator:ae25da22fd58358f7b16ea7496e3e3a6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd1769a0001c6782f237e1bbacea52b1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#abd1769a0001c6782f237e1bbacea52b1">chActive</a></td></tr>
<tr class="separator:abd1769a0001c6782f237e1bbacea52b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a5bc39a29ae3ff08a0a009c05dc9a725a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a5bc39a29ae3ff08a0a009c05dc9a725a">chHwEnable</a></td></tr>
<tr class="separator:a5bc39a29ae3ff08a0a009c05dc9a725a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed3802fb839f3fc19105f45ff7a104ef"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#aed3802fb839f3fc19105f45ff7a104ef">chSwEnable</a></td></tr>
<tr class="separator:aed3802fb839f3fc19105f45ff7a104ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ac802b38b2209bc00a0a876f478a4d169"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#ac802b38b2209bc00a0a876f478a4d169">chIsHighPri</a></td></tr>
<tr class="separator:ac802b38b2209bc00a0a876f478a4d169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b53a1d7331b8adf7fe08e935abe08c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#ac9b53a1d7331b8adf7fe08e935abe08c">chReqAssign</a></td></tr>
<tr class="separator:ac9b53a1d7331b8adf7fe08e935abe08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f23e14ccb1690cb7f249c6087b47722"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a9f23e14ccb1690cb7f249c6087b47722">chPortAssign</a></td></tr>
<tr class="separator:a9f23e14ccb1690cb7f249c6087b47722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ab300a710e325e539b74aeeb6b8de3b10"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#ab300a710e325e539b74aeeb6b8de3b10">chIsIntEn</a></td></tr>
<tr class="separator:ab300a710e325e539b74aeeb6b8de3b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb91aba0d39ce03374a04cf0f94d7a78"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#acb91aba0d39ce03374a04cf0f94d7a78">chIsFTCIntEn</a></td></tr>
<tr class="separator:acb91aba0d39ce03374a04cf0f94d7a78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed7a91dc3ea40a4c8c42c207c9af668f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#aed7a91dc3ea40a4c8c42c207c9af668f">chIsLFSIntEn</a></td></tr>
<tr class="separator:aed7a91dc3ea40a4c8c42c207c9af668f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af34189d285515465ad10356e9616b67d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#af34189d285515465ad10356e9616b67d">chIsHBCIntEn</a></td></tr>
<tr class="separator:af34189d285515465ad10356e9616b67d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add4cae25c33de1c05ad43e3b96e28374"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#add4cae25c33de1c05ad43e3b96e28374">chIsBTCIntEn</a></td></tr>
<tr class="separator:add4cae25c33de1c05ad43e3b96e28374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a514f271c39c121333cd360d1e2c35051"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a514f271c39c121333cd360d1e2c35051">chIsIntPend</a></td></tr>
<tr class="separator:a514f271c39c121333cd360d1e2c35051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d366afad18ed29480ff983d4bc54f0f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a2d366afad18ed29480ff983d4bc54f0f">chIsFTCIntPend</a></td></tr>
<tr class="separator:a2d366afad18ed29480ff983d4bc54f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a9adc6a2615fa718f7224ad56f38040"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a2a9adc6a2615fa718f7224ad56f38040">chIsLFSIntPend</a></td></tr>
<tr class="separator:a2a9adc6a2615fa718f7224ad56f38040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d01a64086796ab3238b57aba4022af"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a38d01a64086796ab3238b57aba4022af">chIsHBCIntPend</a></td></tr>
<tr class="separator:a38d01a64086796ab3238b57aba4022af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7e1e2a2394ae7692229f07a59cc4ff4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#aa7e1e2a2394ae7692229f07a59cc4ff4">chIsBTCIntPend</a></td></tr>
<tr class="separator:aa7e1e2a2394ae7692229f07a59cc4ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fe837096d875012e401e2bdc49d529c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a2fe837096d875012e401e2bdc49d529c">chIsBERIntPend</a></td></tr>
<tr class="separator:a2fe837096d875012e401e2bdc49d529c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:a0ba4422227f1b7f114a65d705571ef76"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a0ba4422227f1b7f114a65d705571ef76">chInitSrcAddr</a></td></tr>
<tr class="separator:a0ba4422227f1b7f114a65d705571ef76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79bd2d21857e69134b00e4e898d675b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#af79bd2d21857e69134b00e4e898d675b">chInitDstAddr</a></td></tr>
<tr class="separator:af79bd2d21857e69134b00e4e898d675b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32890d9025f9d74d55cff923d181a34"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#ad32890d9025f9d74d55cff923d181a34">chInitElemCnt</a></td></tr>
<tr class="separator:ad32890d9025f9d74d55cff923d181a34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7fd348068add5b317d5573281b3507"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#aab7fd348068add5b317d5573281b3507">chInitFrameCnt</a></td></tr>
<tr class="separator:aab7fd348068add5b317d5573281b3507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ce29f5db785785fe8f6f48e017c303"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a75ce29f5db785785fe8f6f48e017c303">chControlReg</a></td></tr>
<tr class="separator:a75ce29f5db785785fe8f6f48e017c303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9c17d1c7dedaa0584aa0dd920e4a33"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a3d9c17d1c7dedaa0584aa0dd920e4a33">chSrcElemIndex</a></td></tr>
<tr class="separator:a3d9c17d1c7dedaa0584aa0dd920e4a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade83f9f9770680e6b912a9962f903acd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#ade83f9f9770680e6b912a9962f903acd">chDstElemIndex</a></td></tr>
<tr class="separator:ade83f9f9770680e6b912a9962f903acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a9a9f2c7387ff0c6855f9a829408b95"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a6a9a9f2c7387ff0c6855f9a829408b95">chSrcFrameIndex</a></td></tr>
<tr class="separator:a6a9a9f2c7387ff0c6855f9a829408b95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c0f63e344764449586b573af5ccadd2"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a3c0f63e344764449586b573af5ccadd2">chDstFrameIndex</a></td></tr>
<tr class="separator:a3c0f63e344764449586b573af5ccadd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:af7d3621daaa1417bea88a257414d7b5a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#af7d3621daaa1417bea88a257414d7b5a">chCurrSrcAddr</a></td></tr>
<tr class="separator:af7d3621daaa1417bea88a257414d7b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a468ccab091163260db22b56f8f025450"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a468ccab091163260db22b56f8f025450">chCurrDstAddr</a></td></tr>
<tr class="separator:a468ccab091163260db22b56f8f025450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0870b2d3ecad0bab87867ed8fe87bdf3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a0870b2d3ecad0bab87867ed8fe87bdf3">chCurrElemCnt</a></td></tr>
<tr class="separator:a0870b2d3ecad0bab87867ed8fe87bdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e196c63e4ac3430e5a580901b77979"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html#a20e196c63e4ac3430e5a580901b77979">chCurrFrameCnt</a></td></tr>
<tr class="separator:a20e196c63e4ac3430e5a580901b77979"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA Channel Control Status. </p>
<p>DMA Channel status structure to be used with the <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#gaa1f06d6fba6938c72c23eac33dcd0731" title="Function to get the channel status. ">DMA_getChannelStatus()</a> call. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="abd1769a0001c6782f237e1bbacea52b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chActive</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel status </p>

</div>
</div>
<a class="anchor" id="a75ce29f5db785785fe8f6f48e017c303"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chControlReg</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel initial value in control packet ram </p>

</div>
</div>
<a class="anchor" id="a468ccab091163260db22b56f8f025450"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chCurrDstAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel working value in control packet ram </p>

</div>
</div>
<a class="anchor" id="a0870b2d3ecad0bab87867ed8fe87bdf3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chCurrElemCnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel working value in control packet ram </p>

</div>
</div>
<a class="anchor" id="a20e196c63e4ac3430e5a580901b77979"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chCurrFrameCnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel working value in control packet ram </p>

</div>
</div>
<a class="anchor" id="af7d3621daaa1417bea88a257414d7b5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chCurrSrcAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel working value in control packet ram </p>

</div>
</div>
<a class="anchor" id="ade83f9f9770680e6b912a9962f903acd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chDstElemIndex</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel initial value in control packet ram </p>

</div>
</div>
<a class="anchor" id="a3c0f63e344764449586b573af5ccadd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chDstFrameIndex</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel initial value in control packet ram </p>

</div>
</div>
<a class="anchor" id="a5bc39a29ae3ff08a0a009c05dc9a725a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chHwEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel trigger status </p>

</div>
</div>
<a class="anchor" id="af79bd2d21857e69134b00e4e898d675b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chInitDstAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel initial value in control packet ram </p>

</div>
</div>
<a class="anchor" id="ad32890d9025f9d74d55cff923d181a34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chInitElemCnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel initial value in control packet ram </p>

</div>
</div>
<a class="anchor" id="aab7fd348068add5b317d5573281b3507"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chInitFrameCnt</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel initial value in control packet ram </p>

</div>
</div>
<a class="anchor" id="a0ba4422227f1b7f114a65d705571ef76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chInitSrcAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel initial value in control packet ram </p>

</div>
</div>
<a class="anchor" id="a2fe837096d875012e401e2bdc49d529c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsBERIntPend</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Pending status </p>

</div>
</div>
<a class="anchor" id="add4cae25c33de1c05ad43e3b96e28374"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsBTCIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Enable status </p>

</div>
</div>
<a class="anchor" id="aa7e1e2a2394ae7692229f07a59cc4ff4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsBTCIntPend</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Pending status </p>

</div>
</div>
<a class="anchor" id="acb91aba0d39ce03374a04cf0f94d7a78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsFTCIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Enable status </p>

</div>
</div>
<a class="anchor" id="a2d366afad18ed29480ff983d4bc54f0f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsFTCIntPend</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Pending status </p>

</div>
</div>
<a class="anchor" id="af34189d285515465ad10356e9616b67d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsHBCIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Enable status </p>

</div>
</div>
<a class="anchor" id="a38d01a64086796ab3238b57aba4022af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsHBCIntPend</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Pending status </p>

</div>
</div>
<a class="anchor" id="ac802b38b2209bc00a0a876f478a4d169"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsHighPri</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel assignment status </p>

</div>
</div>
<a class="anchor" id="ab300a710e325e539b74aeeb6b8de3b10"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Enable status </p>

</div>
</div>
<a class="anchor" id="a514f271c39c121333cd360d1e2c35051"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsIntPend</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Pending status </p>

</div>
</div>
<a class="anchor" id="aed7a91dc3ea40a4c8c42c207c9af668f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsLFSIntEn</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Enable status </p>

</div>
</div>
<a class="anchor" id="a2a9adc6a2615fa718f7224ad56f38040"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chIsLFSIntPend</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel Interrupt Pending status </p>

</div>
</div>
<a class="anchor" id="ae25da22fd58358f7b16ea7496e3e3a6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chPend</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel status </p>

</div>
</div>
<a class="anchor" id="a9f23e14ccb1690cb7f249c6087b47722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chPortAssign</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel assignment status </p>

</div>
</div>
<a class="anchor" id="ac9b53a1d7331b8adf7fe08e935abe08c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chReqAssign</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel assignment status </p>

</div>
</div>
<a class="anchor" id="a3d9c17d1c7dedaa0584aa0dd920e4a33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chSrcElemIndex</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel initial value in control packet ram </p>

</div>
</div>
<a class="anchor" id="a6a9a9f2c7387ff0c6855f9a829408b95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chSrcFrameIndex</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel initial value in control packet ram </p>

</div>
</div>
<a class="anchor" id="aed3802fb839f3fc19105f45ff7a104ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DMA_ChannelStatus_t::chSwEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>channel trigger status </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>drivers/dma/<a class="el" href="dma_8h.html">dma.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
