
lockNET_SF_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008318  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20008318  20008318  00010318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000524  20008320  20008320  00010320  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000039c  20008844  20008844  00010844  2**2
                  ALLOC
  4 .stack        00003000  20008be0  20008be0  00010844  2**0
                  ALLOC
  5 .comment      0000035c  00000000  00000000  00010844  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000898  00000000  00000000  00010ba0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 0000158e  00000000  00000000  00011438  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000b859  00000000  00000000  000129c6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001d87  00000000  00000000  0001e21f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00005ef3  00000000  00000000  0001ffa6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000020b0  00000000  00000000  00025e9c  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00003549  00000000  00000000  00027f4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000030a7  00000000  00000000  0002b495  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0007ec34  00000000  00000000  0002e53c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000ad170  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000830  00000000  00000000  000ad195  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20000c45 	.word	0x20000c45
2000006c:	20000c75 	.word	0x20000c75
20000070:	200014a9 	.word	0x200014a9
20000074:	200014d9 	.word	0x200014d9
20000078:	20001aad 	.word	0x20001aad
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	20001add 	.word	0x20001add
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000078d 	.word	0x2000078d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	200007f1 	.word	0x200007f1
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	2000083d 	.word	0x2000083d
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>
20000336:	e7fe      	b.n	20000336 <DMA_IRQHandler+0xa>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>
2000033c:	e7fe      	b.n	2000033c <I2C0_SMBus_IRQHandler+0x2>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>
2000034c:	e7fe      	b.n	2000034c <CommError_IRQHandler+0x2>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>
20000350:	e7fe      	b.n	20000350 <GPIO0_IRQHandler+0x2>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>
20000360:	e7fe      	b.n	20000360 <GPIO8_IRQHandler+0x2>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001b71 	.word	0x20001b71
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20008320 	.word	0x20008320
20000450:	20008320 	.word	0x20008320
20000454:	20008320 	.word	0x20008320
20000458:	20008844 	.word	0x20008844
2000045c:	00000000 	.word	0x00000000
20000460:	20008844 	.word	0x20008844
20000464:	20008be0 	.word	0x20008be0
20000468:	200020c9 	.word	0x200020c9
2000046c:	200007bd 	.word	0x200007bd

20000470 <__do_global_dtors_aux>:
20000470:	f648 0344 	movw	r3, #34884	; 0x8844
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f248 3020 	movw	r0, #33568	; 0x8320
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <LORA_validate_rx_buf>:
		LORA_write(RH_RF95_REG_09_PA_CONFIG, RH_RF95_PA_SELECT | (power-5));
	}
}

void LORA_validate_rx_buf(void){
	if (buf_len < 4){
200004a0:	f648 038d 	movw	r3, #34957	; 0x888d
200004a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004a8:	781b      	ldrb	r3, [r3, #0]
200004aa:	2b03      	cmp	r3, #3
200004ac:	d944      	bls.n	20000538 <LORA_validate_rx_buf+0x98>
		return;
	}
	rx_header_to = buf[0];
200004ae:	f648 0390 	movw	r3, #34960	; 0x8890
200004b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004b6:	7819      	ldrb	r1, [r3, #0]
200004b8:	f648 1299 	movw	r2, #35225	; 0x8999
200004bc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200004c0:	7011      	strb	r1, [r2, #0]
	rx_header_from = buf[1];
200004c2:	7859      	ldrb	r1, [r3, #1]
200004c4:	f648 0289 	movw	r2, #34953	; 0x8889
200004c8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200004cc:	7011      	strb	r1, [r2, #0]
	rx_header_id = buf[2];
200004ce:	7899      	ldrb	r1, [r3, #2]
200004d0:	f648 1298 	movw	r2, #35224	; 0x8998
200004d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
200004d8:	7011      	strb	r1, [r2, #0]
	rx_header_flags = buf[3];
200004da:	78da      	ldrb	r2, [r3, #3]
200004dc:	f648 038a 	movw	r3, #34954	; 0x888a
200004e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004e4:	701a      	strb	r2, [r3, #0]
	if (promiscuous ||
200004e6:	f648 0345 	movw	r3, #34885	; 0x8845
200004ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004ee:	781b      	ldrb	r3, [r3, #0]
200004f0:	b993      	cbnz	r3, 20000518 <LORA_validate_rx_buf+0x78>
			rx_header_to == this_address ||
200004f2:	f648 1399 	movw	r3, #35225	; 0x8999
200004f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200004fa:	781a      	ldrb	r2, [r3, #0]
	}
	rx_header_to = buf[0];
	rx_header_from = buf[1];
	rx_header_id = buf[2];
	rx_header_flags = buf[3];
	if (promiscuous ||
200004fc:	f248 3324 	movw	r3, #33572	; 0x8324
20000500:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000504:	781b      	ldrb	r3, [r3, #0]
20000506:	4293      	cmp	r3, r2
20000508:	d006      	beq.n	20000518 <LORA_validate_rx_buf+0x78>
			rx_header_to == this_address ||
			rx_header_to == RH_BROADCAST_ADDRESS){
2000050a:	f648 1399 	movw	r3, #35225	; 0x8999
2000050e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000512:	781b      	ldrb	r3, [r3, #0]
	}
	rx_header_to = buf[0];
	rx_header_from = buf[1];
	rx_header_id = buf[2];
	rx_header_flags = buf[3];
	if (promiscuous ||
20000514:	2bff      	cmp	r3, #255	; 0xff
20000516:	d10f      	bne.n	20000538 <LORA_validate_rx_buf+0x98>
			rx_header_to == this_address ||
			rx_header_to == RH_BROADCAST_ADDRESS){
		rx_good++;
20000518:	f648 0386 	movw	r3, #34950	; 0x8886
2000051c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000520:	881a      	ldrh	r2, [r3, #0]
20000522:	f102 0201 	add.w	r2, r2, #1
20000526:	b292      	uxth	r2, r2
20000528:	801a      	strh	r2, [r3, #0]
		rx_buf_valid = 1;
2000052a:	f648 038c 	movw	r3, #34956	; 0x888c
2000052e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000532:	f04f 0201 	mov.w	r2, #1
20000536:	701a      	strb	r2, [r3, #0]
20000538:	4770      	bx	lr
2000053a:	bf00      	nop

2000053c <LORA_read>:
    }
    LORA_clear_rx_buf(); // This message accepted and cleared
    return TRUE;
}

uint8_t LORA_read(uint8_t addr){
2000053c:	b510      	push	{r4, lr}
2000053e:	4604      	mov	r4, r0
	uint8_t response;
	//MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000540:	f04f 0008 	mov.w	r0, #8
20000544:	f04f 0100 	mov.w	r1, #0
20000548:	f001 fae0 	bl	20001b0c <MSS_GPIO_set_output>
	response = MSS_SPI_transfer_frame(&g_mss_spi1, addr << 8);
2000054c:	f648 10ec 	movw	r0, #35308	; 0x89ec
20000550:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000554:	ea4f 2104 	mov.w	r1, r4, lsl #8
20000558:	f000 fdec 	bl	20001134 <MSS_SPI_transfer_frame>
2000055c:	4604      	mov	r4, r0
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
2000055e:	f04f 0008 	mov.w	r0, #8
20000562:	f04f 0101 	mov.w	r1, #1
20000566:	f001 fad1 	bl	20001b0c <MSS_GPIO_set_output>
	//MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	return response;
}
2000056a:	b2e0      	uxtb	r0, r4
2000056c:	bd10      	pop	{r4, pc}
2000056e:	bf00      	nop

20000570 <LORA_burst_read>:
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
}

// TODO: make sure these can properly do burst
uint8_t LORA_burst_read(uint8_t addr, uint8_t* res, uint8_t len){
20000570:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20000574:	b083      	sub	sp, #12
20000576:	4607      	mov	r7, r0
20000578:	460e      	mov	r6, r1
2000057a:	4690      	mov	r8, r2
	MSS_SPI_configure_master_mode
2000057c:	f648 14ec 	movw	r4, #35308	; 0x89ec
20000580:	f2c2 0400 	movt	r4, #8192	; 0x2000
20000584:	f04f 0508 	mov.w	r5, #8
20000588:	9500      	str	r5, [sp, #0]
2000058a:	4620      	mov	r0, r4
2000058c:	f04f 0100 	mov.w	r1, #0
20000590:	460a      	mov	r2, r1
20000592:	f04f 0307 	mov.w	r3, #7
20000596:	f000 fc9f 	bl	20000ed8 <MSS_SPI_configure_master_mode>
			MSS_SPI_MODE0,
			MSS_SPI_PCLK_DIV_256,
			burst_frame_size
		);
  uint8_t status = 0;
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000059a:	4620      	mov	r0, r4
2000059c:	f04f 0100 	mov.w	r1, #0
200005a0:	f000 fd1a 	bl	20000fd8 <MSS_SPI_set_slave_select>
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
200005a4:	4628      	mov	r0, r5
200005a6:	f04f 0100 	mov.w	r1, #0
200005aa:	f001 faaf 	bl	20001b0c <MSS_GPIO_set_output>
  status = MSS_SPI_transfer_frame(&g_mss_spi1, addr);
200005ae:	4620      	mov	r0, r4
200005b0:	4639      	mov	r1, r7
200005b2:	f000 fdbf 	bl	20001134 <MSS_SPI_transfer_frame>
200005b6:	4682      	mov	sl, r0
  int i;
  for (i = 0; i < len; ++i){
200005b8:	4647      	mov	r7, r8
200005ba:	f1b8 0f00 	cmp.w	r8, #0
200005be:	d00f      	beq.n	200005e0 <LORA_burst_read+0x70>
200005c0:	f04f 0400 	mov.w	r4, #0
    res[i] = MSS_SPI_transfer_frame(&g_mss_spi1, 0);
200005c4:	f648 15ec 	movw	r5, #35308	; 0x89ec
200005c8:	f2c2 0500 	movt	r5, #8192	; 0x2000
200005cc:	46a0      	mov	r8, r4
200005ce:	4628      	mov	r0, r5
200005d0:	4641      	mov	r1, r8
200005d2:	f000 fdaf 	bl	20001134 <MSS_SPI_transfer_frame>
200005d6:	5530      	strb	r0, [r6, r4]
  uint8_t status = 0;
  MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
  MSS_GPIO_set_output(MSS_GPIO_8, 0);
  status = MSS_SPI_transfer_frame(&g_mss_spi1, addr);
  int i;
  for (i = 0; i < len; ++i){
200005d8:	f104 0401 	add.w	r4, r4, #1
200005dc:	42bc      	cmp	r4, r7
200005de:	dbf6      	blt.n	200005ce <LORA_burst_read+0x5e>
    res[i] = MSS_SPI_transfer_frame(&g_mss_spi1, 0);
  }
  MSS_GPIO_set_output(MSS_GPIO_8, 1);
200005e0:	f04f 0008 	mov.w	r0, #8
200005e4:	f04f 0101 	mov.w	r1, #1
200005e8:	f001 fa90 	bl	20001b0c <MSS_GPIO_set_output>
  MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200005ec:	f648 14ec 	movw	r4, #35308	; 0x89ec
200005f0:	f2c2 0400 	movt	r4, #8192	; 0x2000
200005f4:	4620      	mov	r0, r4
200005f6:	f04f 0100 	mov.w	r1, #0
200005fa:	f000 fd53 	bl	200010a4 <MSS_SPI_clear_slave_select>
  MSS_SPI_configure_master_mode
200005fe:	f04f 0310 	mov.w	r3, #16
20000602:	9300      	str	r3, [sp, #0]
20000604:	4620      	mov	r0, r4
20000606:	f04f 0100 	mov.w	r1, #0
2000060a:	460a      	mov	r2, r1
2000060c:	f04f 0307 	mov.w	r3, #7
20000610:	f000 fc62 	bl	20000ed8 <MSS_SPI_configure_master_mode>
  		MSS_SPI_MODE0,
  		MSS_SPI_PCLK_DIV_256,
  		frame_size
  	);
  return status;
}
20000614:	fa5f f08a 	uxtb.w	r0, sl
20000618:	b003      	add	sp, #12
2000061a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000061e:	bf00      	nop

20000620 <LORA_write>:
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
	//MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	return response;
}

void LORA_write(uint8_t addr, uint8_t data){
20000620:	b570      	push	{r4, r5, r6, lr}
20000622:	4605      	mov	r5, r0
20000624:	460e      	mov	r6, r1
	uint16_t cmd = (1 << 15) | (addr << 8) | data;
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000626:	f648 14ec 	movw	r4, #35308	; 0x89ec
2000062a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000062e:	4620      	mov	r0, r4
20000630:	f04f 0100 	mov.w	r1, #0
20000634:	f000 fcd0 	bl	20000fd8 <MSS_SPI_set_slave_select>
	MSS_GPIO_set_output(MSS_GPIO_8, 0);
20000638:	f04f 0008 	mov.w	r0, #8
2000063c:	f04f 0100 	mov.w	r1, #0
20000640:	f001 fa64 	bl	20001b0c <MSS_GPIO_set_output>
	MSS_SPI_transfer_frame( &g_mss_spi1, cmd);
20000644:	ea46 2505 	orr.w	r5, r6, r5, lsl #8
20000648:	4620      	mov	r0, r4
2000064a:	f445 4100 	orr.w	r1, r5, #32768	; 0x8000
2000064e:	f000 fd71 	bl	20001134 <MSS_SPI_transfer_frame>
	MSS_GPIO_set_output(MSS_GPIO_8, 1);
20000652:	f04f 0008 	mov.w	r0, #8
20000656:	f04f 0101 	mov.w	r1, #1
2000065a:	f001 fa57 	bl	20001b0c <MSS_GPIO_set_output>
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000065e:	4620      	mov	r0, r4
20000660:	f04f 0100 	mov.w	r1, #0
20000664:	f000 fd1e 	bl	200010a4 <MSS_SPI_clear_slave_select>
}
20000668:	bd70      	pop	{r4, r5, r6, pc}
2000066a:	bf00      	nop

2000066c <LORA_set_mode_idle>:
	LORA_set_tx_power(13, 0);

	return 0;
}

void LORA_set_mode_idle(void){
2000066c:	b508      	push	{r3, lr}
	if (mode != LORA_MODE_IDLE){
2000066e:	f648 0388 	movw	r3, #34952	; 0x8888
20000672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000676:	781b      	ldrb	r3, [r3, #0]
20000678:	b15b      	cbz	r3, 20000692 <LORA_set_mode_idle+0x26>
		LORA_write(RH_RF95_REG_01_OP_MODE, RH_RF95_MODE_STDBY);
2000067a:	f04f 0001 	mov.w	r0, #1
2000067e:	4601      	mov	r1, r0
20000680:	f7ff ffce 	bl	20000620 <LORA_write>
		mode = LORA_MODE_IDLE;
20000684:	f648 0388 	movw	r3, #34952	; 0x8888
20000688:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000068c:	f04f 0200 	mov.w	r2, #0
20000690:	701a      	strb	r2, [r3, #0]
20000692:	bd08      	pop	{r3, pc}

20000694 <LORA_handle_interrupt>:

volatile uint8_t cad;
unsigned int cad_timeout;

void LORA_handle_interrupt(void)
{
20000694:	b510      	push	{r4, lr}
    // Read the interrupt register
    uint8_t irq_flags = LORA_read(RH_RF95_REG_12_IRQ_FLAGS);
20000696:	f04f 0012 	mov.w	r0, #18
2000069a:	f7ff ff4f 	bl	2000053c <LORA_read>
    //printf("LORA MODE: %u\r\n", mode);
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
2000069e:	f648 0388 	movw	r3, #34952	; 0x8888
200006a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006a6:	781b      	ldrb	r3, [r3, #0]
200006a8:	2b02      	cmp	r3, #2
200006aa:	d148      	bne.n	2000073e <LORA_handle_interrupt+0xaa>
200006ac:	f010 0fa0 	tst.w	r0, #160	; 0xa0
200006b0:	d009      	beq.n	200006c6 <LORA_handle_interrupt+0x32>
    {
    	rx_bad++;
200006b2:	f648 1390 	movw	r3, #35216	; 0x8990
200006b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006ba:	881a      	ldrh	r2, [r3, #0]
200006bc:	f102 0201 	add.w	r2, r2, #1
200006c0:	b292      	uxth	r2, r2
200006c2:	801a      	strh	r2, [r3, #0]
void LORA_handle_interrupt(void)
{
    // Read the interrupt register
    uint8_t irq_flags = LORA_read(RH_RF95_REG_12_IRQ_FLAGS);
    //printf("LORA MODE: %u\r\n", mode);
    if (mode == LORA_MODE_RX && irq_flags & (RH_RF95_RX_TIMEOUT | RH_RF95_PAYLOAD_CRC_ERROR))
200006c4:	e05a      	b.n	2000077c <LORA_handle_interrupt+0xe8>
    {
    	rx_bad++;
    }
    else if (mode == LORA_MODE_RX && irq_flags & RH_RF95_RX_DONE)
200006c6:	f010 0f40 	tst.w	r0, #64	; 0x40
200006ca:	d057      	beq.n	2000077c <LORA_handle_interrupt+0xe8>
    {
	// Have received a packet
		uint8_t len = LORA_read(RH_RF95_REG_13_RX_NB_BYTES);
200006cc:	f04f 0013 	mov.w	r0, #19
200006d0:	f7ff ff34 	bl	2000053c <LORA_read>
200006d4:	4604      	mov	r4, r0

		// Reset the fifo read ptr to the beginning of the packet
		LORA_write(RH_RF95_REG_0D_FIFO_ADDR_PTR, LORA_read(RH_RF95_REG_10_FIFO_RX_CURRENT_ADDR));
200006d6:	f04f 0010 	mov.w	r0, #16
200006da:	f7ff ff2f 	bl	2000053c <LORA_read>
200006de:	4601      	mov	r1, r0
200006e0:	f04f 000d 	mov.w	r0, #13
200006e4:	f7ff ff9c 	bl	20000620 <LORA_write>
		LORA_burst_read(RH_RF95_REG_00_FIFO, buf, len);
200006e8:	f04f 0000 	mov.w	r0, #0
200006ec:	f648 0190 	movw	r1, #34960	; 0x8890
200006f0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006f4:	4622      	mov	r2, r4
200006f6:	f7ff ff3b 	bl	20000570 <LORA_burst_read>
		buf_len = len;
200006fa:	f648 038d 	movw	r3, #34957	; 0x888d
200006fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000702:	701c      	strb	r4, [r3, #0]
		LORA_write(RH_RF95_REG_12_IRQ_FLAGS, 0xff); // Clear all IRQ flags
20000704:	f04f 0012 	mov.w	r0, #18
20000708:	f04f 01ff 	mov.w	r1, #255	; 0xff
2000070c:	f7ff ff88 	bl	20000620 <LORA_write>

		// Remember the RSSI of this packet
		// this is according to the doc, but is it really correct?
		// weakest receiveable signals are reported RSSI at about -66
		last_rssi = LORA_read(RH_RF95_REG_1A_PKT_RSSI_VALUE) - 137;
20000710:	f04f 001a 	mov.w	r0, #26
20000714:	f7ff ff12 	bl	2000053c <LORA_read>
20000718:	f1a0 0289 	sub.w	r2, r0, #137	; 0x89
2000071c:	b292      	uxth	r2, r2
2000071e:	f648 0384 	movw	r3, #34948	; 0x8884
20000722:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000726:	801a      	strh	r2, [r3, #0]

		// We have received a message.
		LORA_validate_rx_buf();
20000728:	f7ff feba 	bl	200004a0 <LORA_validate_rx_buf>
		if (rx_buf_valid)
2000072c:	f648 038c 	movw	r3, #34956	; 0x888c
20000730:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000734:	781b      	ldrb	r3, [r3, #0]
20000736:	b30b      	cbz	r3, 2000077c <LORA_handle_interrupt+0xe8>
			LORA_set_mode_idle(); // Got one
20000738:	f7ff ff98 	bl	2000066c <LORA_set_mode_idle>
2000073c:	e01e      	b.n	2000077c <LORA_handle_interrupt+0xe8>
    }
    else if (mode == LORA_MODE_TX && irq_flags & RH_RF95_TX_DONE)
2000073e:	2b03      	cmp	r3, #3
20000740:	d10e      	bne.n	20000760 <LORA_handle_interrupt+0xcc>
20000742:	f010 0f08 	tst.w	r0, #8
20000746:	d019      	beq.n	2000077c <LORA_handle_interrupt+0xe8>
    {
		tx_good++;
20000748:	f648 038e 	movw	r3, #34958	; 0x888e
2000074c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000750:	881a      	ldrh	r2, [r3, #0]
20000752:	f102 0201 	add.w	r2, r2, #1
20000756:	b292      	uxth	r2, r2
20000758:	801a      	strh	r2, [r3, #0]
		LORA_set_mode_idle();
2000075a:	f7ff ff87 	bl	2000066c <LORA_set_mode_idle>
		// We have received a message.
		LORA_validate_rx_buf();
		if (rx_buf_valid)
			LORA_set_mode_idle(); // Got one
    }
    else if (mode == LORA_MODE_TX && irq_flags & RH_RF95_TX_DONE)
2000075e:	e00d      	b.n	2000077c <LORA_handle_interrupt+0xe8>
    {
		tx_good++;
		LORA_set_mode_idle();
    }
    else if (mode == LORA_MODE_CAD && irq_flags & RH_RF95_CAD_DONE)
20000760:	2b04      	cmp	r3, #4
20000762:	d10b      	bne.n	2000077c <LORA_handle_interrupt+0xe8>
20000764:	f010 0f04 	tst.w	r0, #4
20000768:	d008      	beq.n	2000077c <LORA_handle_interrupt+0xe8>
    {
        cad = irq_flags & RH_RF95_CAD_DETECTED;
2000076a:	f000 0001 	and.w	r0, r0, #1
2000076e:	f648 038b 	movw	r3, #34955	; 0x888b
20000772:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000776:	7018      	strb	r0, [r3, #0]
        LORA_set_mode_idle();
20000778:	f7ff ff78 	bl	2000066c <LORA_set_mode_idle>
    }

    LORA_write(RH_RF95_REG_12_IRQ_FLAGS, 0xff); // Clear all IRQ flags
2000077c:	f04f 0012 	mov.w	r0, #18
20000780:	f04f 01ff 	mov.w	r1, #255	; 0xff
20000784:	f7ff ff4c 	bl	20000620 <LORA_write>
}
20000788:	bd10      	pop	{r4, pc}
2000078a:	bf00      	nop

2000078c <Fabric_IRQHandler>:
//#include "lora_server_ex.h"

uint8_t last_was_ack = 0;
uint8_t RSA_result_ready = 0;

__attribute__ ((interrupt)) void Fabric_IRQHandler( void ){
2000078c:	4668      	mov	r0, sp
2000078e:	f020 0107 	bic.w	r1, r0, #7
20000792:	468d      	mov	sp, r1
20000794:	b401      	push	{r0}
	RSA_result_ready = 1;
20000796:	f648 0346 	movw	r3, #34886	; 0x8846
2000079a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000079e:	f04f 0201 	mov.w	r2, #1
200007a2:	701a      	strb	r2, [r3, #0]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200007a4:	f24e 1300 	movw	r3, #57600	; 0xe100
200007a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200007ac:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
200007b0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ClearPendingIRQ( Fabric_IRQn );
}
200007b4:	bc01      	pop	{r0}
200007b6:	4685      	mov	sp, r0
200007b8:	4770      	bx	lr
200007ba:	bf00      	nop

200007bc <main>:
	set_interrupt_handled(1);
}

// Main program
int main()
{
200007bc:	b500      	push	{lr}
200007be:	b083      	sub	sp, #12
	//NVIC_EnableIRQ(Fabric_IRQn);
	RSA_init();
200007c0:	f000 f852 	bl	20000868 <RSA_init>
	RSA_test();
200007c4:	f000 f896 	bl	200008f4 <RSA_test>
	//while (!RSA_result_ready);
	while (!RSA_is_ready());
200007c8:	f000 f8e6 	bl	20000998 <RSA_is_ready>
200007cc:	2800      	cmp	r0, #0
200007ce:	d0fb      	beq.n	200007c8 <main+0xc>
	uint32_t result[2];
	RSA_read_result(result);
200007d0:	4668      	mov	r0, sp
200007d2:	f000 f8bd 	bl	20000950 <RSA_read_result>
	printf("result = %x %x", result[0], result[1]);
200007d6:	f248 0014 	movw	r0, #32788	; 0x8014
200007da:	f2c2 0000 	movt	r0, #8192	; 0x2000
200007de:	9900      	ldr	r1, [sp, #0]
200007e0:	9a01      	ldr	r2, [sp, #4]
200007e2:	f001 fdcb 	bl	2000237c <printf>
	}
	return 0;
	*/

	return(0);
}
200007e6:	f04f 0000 	mov.w	r0, #0
200007ea:	b003      	add	sp, #12
200007ec:	bd00      	pop	{pc}
200007ee:	bf00      	nop

200007f0 <GPIO1_IRQHandler>:
	LORA_handle_interrupt();
}

// Interrupts Handler
__attribute__ ((interrupt)) void GPIO1_IRQHandler( void )
{
200007f0:	4668      	mov	r0, sp
200007f2:	f020 0107 	bic.w	r1, r0, #7
200007f6:	468d      	mov	sp, r1
200007f8:	b501      	push	{r0, lr}
	// Add interrupt status?
	MSS_GPIO_clear_irq(MSS_GPIO_1);
200007fa:	f04f 0001 	mov.w	r0, #1
200007fe:	f001 f993 	bl	20001b28 <MSS_GPIO_clear_irq>
	// For the NFC module
	if (!last_was_ack){
20000802:	f648 0347 	movw	r3, #34887	; 0x8847
20000806:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000080a:	781b      	ldrb	r3, [r3, #0]
2000080c:	b93b      	cbnz	r3, 2000081e <GPIO1_IRQHandler+0x2e>
		last_was_ack = 1;
2000080e:	f648 0347 	movw	r3, #34887	; 0x8847
20000812:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000816:	f04f 0201 	mov.w	r2, #1
2000081a:	701a      	strb	r2, [r3, #0]
2000081c:	e006      	b.n	2000082c <GPIO1_IRQHandler+0x3c>
	} else {
		last_was_ack = 0;
2000081e:	f648 0347 	movw	r3, #34887	; 0x8847
20000822:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000826:	f04f 0200 	mov.w	r2, #0
2000082a:	701a      	strb	r2, [r3, #0]
	}
	set_interrupt_handled(1);
2000082c:	f04f 0001 	mov.w	r0, #1
20000830:	f000 f814 	bl	2000085c <set_interrupt_handled>
}
20000834:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20000838:	4685      	mov	sp, r0
2000083a:	4770      	bx	lr

2000083c <GPIO9_IRQHandler>:
__attribute__ ((interrupt)) void Fabric_IRQHandler( void ){
	RSA_result_ready = 1;
	NVIC_ClearPendingIRQ( Fabric_IRQn );
}

__attribute__ ((interrupt)) void GPIO9_IRQHandler( void ){
2000083c:	4668      	mov	r0, sp
2000083e:	f020 0107 	bic.w	r1, r0, #7
20000842:	468d      	mov	sp, r1
20000844:	b501      	push	{r0, lr}
	MSS_GPIO_clear_irq(MSS_GPIO_9);
20000846:	f04f 0009 	mov.w	r0, #9
2000084a:	f001 f96d 	bl	20001b28 <MSS_GPIO_clear_irq>
	LORA_handle_interrupt();
2000084e:	f7ff ff21 	bl	20000694 <LORA_handle_interrupt>
}
20000852:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20000856:	4685      	mov	sp, r0
20000858:	4770      	bx	lr
2000085a:	bf00      	nop

2000085c <set_interrupt_handled>:
uint8_t is_interrupt_handled(void){
	return interrupt_handled;
}

void set_interrupt_handled(uint8_t val){
	interrupt_handled = val;
2000085c:	f248 3325 	movw	r3, #33573	; 0x8325
20000860:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000864:	7018      	strb	r0, [r3, #0]
}
20000866:	4770      	bx	lr

20000868 <RSA_init>:
	RSA_run(message, key, modulus, residue);
}

void RSA_init(void){

	*RSA_BEGIN_ENCRYPT = 0x0;
20000868:	f240 031c 	movw	r3, #28
2000086c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000870:	f04f 0200 	mov.w	r2, #0
20000874:	601a      	str	r2, [r3, #0]
}
20000876:	4770      	bx	lr

20000878 <RSA_run>:

void RSA_run(uint32_t* message, uint32_t *key, uint32_t *modulus, uint32_t *residue){
20000878:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
2000087c:	469a      	mov	sl, r3
	*RSA_BEGIN_ENCRYPT = 0x0;
2000087e:	f240 041c 	movw	r4, #28
20000882:	f2c4 0405 	movt	r4, #16389	; 0x4005
20000886:	f04f 0900 	mov.w	r9, #0
2000088a:	f8c4 9000 	str.w	r9, [r4]

	*RSA_BIT_SWITCH = LOAD_UPPER;
2000088e:	f240 0c08 	movw	ip, #8
20000892:	f2c4 0c05 	movt	ip, #16389	; 0x4005
20000896:	f04f 0801 	mov.w	r8, #1
2000089a:	f8cc 8000 	str.w	r8, [ip]
	*RSA_MESSAGE = message[0];
2000089e:	6805      	ldr	r5, [r0, #0]
200008a0:	f240 030c 	movw	r3, #12
200008a4:	f2c4 0305 	movt	r3, #16389	; 0x4005
200008a8:	601d      	str	r5, [r3, #0]
	*RSA_EXPONENT = key[0];
200008aa:	680d      	ldr	r5, [r1, #0]
200008ac:	f240 0714 	movw	r7, #20
200008b0:	f2c4 0705 	movt	r7, #16389	; 0x4005
200008b4:	603d      	str	r5, [r7, #0]
	*RSA_MODULUS = modulus[0];
200008b6:	6815      	ldr	r5, [r2, #0]
200008b8:	f240 0610 	movw	r6, #16
200008bc:	f2c4 0605 	movt	r6, #16389	; 0x4005
200008c0:	6035      	str	r5, [r6, #0]
	*RSA_RESIDUE = residue[0];
200008c2:	f8da b000 	ldr.w	fp, [sl]
200008c6:	f240 0518 	movw	r5, #24
200008ca:	f2c4 0505 	movt	r5, #16389	; 0x4005
200008ce:	f8c5 b000 	str.w	fp, [r5]
	*RSA_BIT_SWITCH = LOAD_LOWER;
200008d2:	f8cc 9000 	str.w	r9, [ip]
	*RSA_MESSAGE = message[1];
200008d6:	6840      	ldr	r0, [r0, #4]
200008d8:	6018      	str	r0, [r3, #0]
	*RSA_EXPONENT = key[1];
200008da:	684b      	ldr	r3, [r1, #4]
200008dc:	603b      	str	r3, [r7, #0]
	*RSA_MODULUS = modulus[1];
200008de:	6853      	ldr	r3, [r2, #4]
200008e0:	6033      	str	r3, [r6, #0]
	*RSA_RESIDUE = residue[1];
200008e2:	f8da 3004 	ldr.w	r3, [sl, #4]
200008e6:	602b      	str	r3, [r5, #0]

	*RSA_BEGIN_ENCRYPT = 0x1;
200008e8:	f8c4 8000 	str.w	r8, [r4]

}
200008ec:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
200008f0:	4770      	bx	lr
200008f2:	bf00      	nop

200008f4 <RSA_test>:
#define MODULUS_U 0xeda515ef
#define MODULUS_L 0x24029417
#define RESIDUE_U 0x859cfcfb
#define RESIDUE_L 0x5a1f75d5

void RSA_test(void){
200008f4:	b500      	push	{lr}
200008f6:	b089      	sub	sp, #36	; 0x24
	//uint32_t message[] = {MESSAGE_U, MESSAGE_L};
	//uint32_t key[] = {PUB_EXP_U, PUB_EXP_L};
	uint32_t message[] = {MSG_ENC_U, MSG_ENC_L};
200008f8:	f248 0324 	movw	r3, #32804	; 0x8024
200008fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000900:	f10d 0e18 	add.w	lr, sp, #24
20000904:	e893 0003 	ldmia.w	r3, {r0, r1}
20000908:	e88e 0003 	stmia.w	lr, {r0, r1}
	uint32_t key[] = {PRI_EXP_U, PRI_EXP_L};
2000090c:	f248 033c 	movw	r3, #32828	; 0x803c
20000910:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000914:	f10d 0c10 	add.w	ip, sp, #16
20000918:	e893 0003 	ldmia.w	r3, {r0, r1}
2000091c:	e88c 0003 	stmia.w	ip, {r0, r1}
	uint32_t modulus[] = {MODULUS_U, MODULUS_L};
20000920:	f248 0334 	movw	r3, #32820	; 0x8034
20000924:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000928:	aa02      	add	r2, sp, #8
2000092a:	e893 0003 	ldmia.w	r3, {r0, r1}
2000092e:	e882 0003 	stmia.w	r2, {r0, r1}
	uint32_t residue[] = {RESIDUE_U, RESIDUE_L};
20000932:	f248 012c 	movw	r1, #32812	; 0x802c
20000936:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000093a:	466b      	mov	r3, sp
2000093c:	c903      	ldmia	r1!, {r0, r1}
2000093e:	e883 0003 	stmia.w	r3, {r0, r1}
	RSA_run(message, key, modulus, residue);
20000942:	4670      	mov	r0, lr
20000944:	4661      	mov	r1, ip
20000946:	f7ff ff97 	bl	20000878 <RSA_run>
}
2000094a:	b009      	add	sp, #36	; 0x24
2000094c:	bd00      	pop	{pc}
2000094e:	bf00      	nop

20000950 <RSA_read_result>:

	*RSA_BEGIN_ENCRYPT = 0x1;

}

uint8_t RSA_read_result(uint32_t result[2]){
20000950:	b410      	push	{r4}
	uint8_t valid = *RSA_RESULT_VALID;
20000952:	f240 0324 	movw	r3, #36	; 0x24
20000956:	f2c4 0305 	movt	r3, #16389	; 0x4005
	if (!valid){
2000095a:	781b      	ldrb	r3, [r3, #0]
2000095c:	b913      	cbnz	r3, 20000964 <RSA_read_result+0x14>
2000095e:	f04f 0001 	mov.w	r0, #1
20000962:	e016      	b.n	20000992 <RSA_read_result+0x42>
		return 1;
	}
	*RSA_BIT_SWITCH = LOAD_LOWER;
20000964:	f240 0208 	movw	r2, #8
20000968:	f2c4 0205 	movt	r2, #16389	; 0x4005
2000096c:	f04f 0100 	mov.w	r1, #0
	result[1] = *RSA_RESULT;
20000970:	f240 0320 	movw	r3, #32
20000974:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000978:	681c      	ldr	r4, [r3, #0]
2000097a:	6044      	str	r4, [r0, #4]
	*RSA_BIT_SWITCH = LOAD_UPPER;
2000097c:	f04f 0401 	mov.w	r4, #1
20000980:	6014      	str	r4, [r2, #0]
	result[0] = *RSA_RESULT;
20000982:	681b      	ldr	r3, [r3, #0]
20000984:	6003      	str	r3, [r0, #0]
	*RSA_BEGIN_ENCRYPT = 0x0;
20000986:	f240 031c 	movw	r3, #28
2000098a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000098e:	6019      	str	r1, [r3, #0]
20000990:	4608      	mov	r0, r1
	return 0;
}
20000992:	bc10      	pop	{r4}
20000994:	4770      	bx	lr
20000996:	bf00      	nop

20000998 <RSA_is_ready>:

uint8_t RSA_is_ready(void){
	return *RSA_RESULT_VALID;
20000998:	f240 0324 	movw	r3, #36	; 0x24
2000099c:	f2c4 0305 	movt	r3, #16389	; 0x4005
}
200009a0:	7818      	ldrb	r0, [r3, #0]
200009a2:	4770      	bx	lr

200009a4 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
200009a4:	f04f 30ff 	mov.w	r0, #4294967295
200009a8:	4770      	bx	lr
200009aa:	bf00      	nop

200009ac <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
200009ac:	e7fe      	b.n	200009ac <_exit>
200009ae:	bf00      	nop

200009b0 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
200009b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
200009b4:	604b      	str	r3, [r1, #4]
    return 0;
}
200009b6:	f04f 0000 	mov.w	r0, #0
200009ba:	4770      	bx	lr

200009bc <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
200009bc:	f04f 0001 	mov.w	r0, #1
200009c0:	4770      	bx	lr
200009c2:	bf00      	nop

200009c4 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
200009c4:	f04f 0000 	mov.w	r0, #0
200009c8:	4770      	bx	lr
200009ca:	bf00      	nop

200009cc <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
200009cc:	f04f 0000 	mov.w	r0, #0
200009d0:	4770      	bx	lr
200009d2:	bf00      	nop

200009d4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
200009d4:	b538      	push	{r3, r4, r5, lr}
200009d6:	4615      	mov	r5, r2
200009d8:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
200009da:	f648 0348 	movw	r3, #34888	; 0x8848
200009de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009e2:	681b      	ldr	r3, [r3, #0]
200009e4:	b983      	cbnz	r3, 20000a08 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
200009e6:	f648 10c4 	movw	r0, #35268	; 0x89c4
200009ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009ee:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200009f2:	f04f 0203 	mov.w	r2, #3
200009f6:	f000 f955 	bl	20000ca4 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
200009fa:	f648 0348 	movw	r3, #34888	; 0x8848
200009fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a02:	f04f 0201 	mov.w	r2, #1
20000a06:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20000a08:	f648 10c4 	movw	r0, #35268	; 0x89c4
20000a0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a10:	4629      	mov	r1, r5
20000a12:	4622      	mov	r2, r4
20000a14:	f000 f834 	bl	20000a80 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20000a18:	4620      	mov	r0, r4
20000a1a:	bd38      	pop	{r3, r4, r5, pc}

20000a1c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20000a1c:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20000a1e:	f648 034c 	movw	r3, #34892	; 0x884c
20000a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a26:	681b      	ldr	r3, [r3, #0]
20000a28:	b943      	cbnz	r3, 20000a3c <_sbrk+0x20>
    {
      heap_end = &_end;
20000a2a:	f648 034c 	movw	r3, #34892	; 0x884c
20000a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a32:	f648 32e0 	movw	r2, #35808	; 0x8be0
20000a36:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000a3a:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20000a3c:	f648 034c 	movw	r3, #34892	; 0x884c
20000a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a44:	681a      	ldr	r2, [r3, #0]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000a46:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
20000a4a:	4410      	add	r0, r2
20000a4c:	4283      	cmp	r3, r0
20000a4e:	d20f      	bcs.n	20000a70 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000a50:	f04f 0000 	mov.w	r0, #0
20000a54:	f04f 0101 	mov.w	r1, #1
20000a58:	f248 0244 	movw	r2, #32836	; 0x8044
20000a5c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000a60:	f04f 0319 	mov.w	r3, #25
20000a64:	f7ff ffb6 	bl	200009d4 <_write_r>
      _exit (1);
20000a68:	f04f 0001 	mov.w	r0, #1
20000a6c:	f7ff ff9e 	bl	200009ac <_exit>
    }
  
    heap_end += incr;
20000a70:	f648 034c 	movw	r3, #34892	; 0x884c
20000a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a78:	6018      	str	r0, [r3, #0]
    return (caddr_t) prev_heap_end;
}
20000a7a:	4610      	mov	r0, r2
20000a7c:	bd08      	pop	{r3, pc}
20000a7e:	bf00      	nop

20000a80 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000a80:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000a84:	f648 13c4 	movw	r3, #35268	; 0x89c4
20000a88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a8c:	4298      	cmp	r0, r3
20000a8e:	d006      	beq.n	20000a9e <MSS_UART_polled_tx+0x1e>
20000a90:	f648 139c 	movw	r3, #35228	; 0x899c
20000a94:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a98:	4298      	cmp	r0, r3
20000a9a:	d000      	beq.n	20000a9e <MSS_UART_polled_tx+0x1e>
20000a9c:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000a9e:	b901      	cbnz	r1, 20000aa2 <MSS_UART_polled_tx+0x22>
20000aa0:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000aa2:	b902      	cbnz	r2, 20000aa6 <MSS_UART_polled_tx+0x26>
20000aa4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000aa6:	f648 13c4 	movw	r3, #35268	; 0x89c4
20000aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aae:	4298      	cmp	r0, r3
20000ab0:	d005      	beq.n	20000abe <MSS_UART_polled_tx+0x3e>
20000ab2:	f648 139c 	movw	r3, #35228	; 0x899c
20000ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aba:	4298      	cmp	r0, r3
20000abc:	d133      	bne.n	20000b26 <MSS_UART_polled_tx+0xa6>
20000abe:	1e13      	subs	r3, r2, #0
20000ac0:	bf18      	it	ne
20000ac2:	2301      	movne	r3, #1
20000ac4:	2900      	cmp	r1, #0
20000ac6:	bf0c      	ite	eq
20000ac8:	2300      	moveq	r3, #0
20000aca:	f003 0301 	andne.w	r3, r3, #1
20000ace:	2b00      	cmp	r3, #0
20000ad0:	d029      	beq.n	20000b26 <MSS_UART_polled_tx+0xa6>
20000ad2:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000ad6:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000ad8:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000adc:	6803      	ldr	r3, [r0, #0]
20000ade:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20000ae0:	f890 c00a 	ldrb.w	ip, [r0, #10]
20000ae4:	ea43 0c0c 	orr.w	ip, r3, ip
20000ae8:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000aec:	f013 0f20 	tst.w	r3, #32
20000af0:	d017      	beq.n	20000b22 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000af2:	2a0f      	cmp	r2, #15
20000af4:	d904      	bls.n	20000b00 <MSS_UART_polled_tx+0x80>
20000af6:	4656      	mov	r6, sl
20000af8:	46bc      	mov	ip, r7
20000afa:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000afc:	440f      	add	r7, r1
20000afe:	e004      	b.n	20000b0a <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000b00:	b90a      	cbnz	r2, 20000b06 <MSS_UART_polled_tx+0x86>
20000b02:	4643      	mov	r3, r8
20000b04:	e00b      	b.n	20000b1e <MSS_UART_polled_tx+0x9e>
20000b06:	4616      	mov	r6, r2
20000b08:	e7f6      	b.n	20000af8 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000b0a:	6804      	ldr	r4, [r0, #0]
20000b0c:	5cfd      	ldrb	r5, [r7, r3]
20000b0e:	7025      	strb	r5, [r4, #0]
20000b10:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000b14:	f103 0301 	add.w	r3, r3, #1
20000b18:	429e      	cmp	r6, r3
20000b1a:	d8f6      	bhi.n	20000b0a <MSS_UART_polled_tx+0x8a>
20000b1c:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000b1e:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
20000b22:	2a00      	cmp	r2, #0
20000b24:	d1da      	bne.n	20000adc <MSS_UART_polled_tx+0x5c>
    }
}
20000b26:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20000b2a:	4770      	bx	lr

20000b2c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000b2c:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000b2e:	f648 13c4 	movw	r3, #35268	; 0x89c4
20000b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b36:	4298      	cmp	r0, r3
20000b38:	d007      	beq.n	20000b4a <MSS_UART_isr+0x1e>
20000b3a:	f648 139c 	movw	r3, #35228	; 0x899c
20000b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b42:	4298      	cmp	r0, r3
20000b44:	d001      	beq.n	20000b4a <MSS_UART_isr+0x1e>
20000b46:	be00      	bkpt	0x0000
20000b48:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000b4a:	6803      	ldr	r3, [r0, #0]
20000b4c:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20000b4e:	f003 030f 	and.w	r3, r3, #15
20000b52:	2b0c      	cmp	r3, #12
20000b54:	d820      	bhi.n	20000b98 <MSS_UART_isr+0x6c>
20000b56:	e8df f003 	tbb	[pc, r3]
20000b5a:	1f07      	.short	0x1f07
20000b5c:	1f131f0d 	.word	0x1f131f0d
20000b60:	1f1f1f19 	.word	0x1f1f1f19
20000b64:	1f1f      	.short	0x1f1f
20000b66:	13          	.byte	0x13
20000b67:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000b68:	6a43      	ldr	r3, [r0, #36]	; 0x24
20000b6a:	b90b      	cbnz	r3, 20000b70 <MSS_UART_isr+0x44>
20000b6c:	be00      	bkpt	0x0000
20000b6e:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000b70:	4798      	blx	r3
20000b72:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000b74:	6a03      	ldr	r3, [r0, #32]
20000b76:	b90b      	cbnz	r3, 20000b7c <MSS_UART_isr+0x50>
20000b78:	be00      	bkpt	0x0000
20000b7a:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20000b7c:	4798      	blx	r3
20000b7e:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000b80:	69c3      	ldr	r3, [r0, #28]
20000b82:	b90b      	cbnz	r3, 20000b88 <MSS_UART_isr+0x5c>
20000b84:	be00      	bkpt	0x0000
20000b86:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20000b88:	4798      	blx	r3
20000b8a:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000b8c:	6983      	ldr	r3, [r0, #24]
20000b8e:	b90b      	cbnz	r3, 20000b94 <MSS_UART_isr+0x68>
20000b90:	be00      	bkpt	0x0000
20000b92:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
20000b94:	4798      	blx	r3
20000b96:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000b98:	be00      	bkpt	0x0000
20000b9a:	bd08      	pop	{r3, pc}

20000b9c <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000b9c:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000b9e:	f648 13c4 	movw	r3, #35268	; 0x89c4
20000ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ba6:	4298      	cmp	r0, r3
20000ba8:	d006      	beq.n	20000bb8 <default_tx_handler+0x1c>
20000baa:	f648 139c 	movw	r3, #35228	; 0x899c
20000bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bb2:	4298      	cmp	r0, r3
20000bb4:	d000      	beq.n	20000bb8 <default_tx_handler+0x1c>
20000bb6:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20000bb8:	68c2      	ldr	r2, [r0, #12]
20000bba:	b902      	cbnz	r2, 20000bbe <default_tx_handler+0x22>
20000bbc:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20000bbe:	6901      	ldr	r1, [r0, #16]
20000bc0:	b901      	cbnz	r1, 20000bc4 <default_tx_handler+0x28>
20000bc2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000bc4:	f648 13c4 	movw	r3, #35268	; 0x89c4
20000bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bcc:	4298      	cmp	r0, r3
20000bce:	d005      	beq.n	20000bdc <default_tx_handler+0x40>
20000bd0:	f648 139c 	movw	r3, #35228	; 0x899c
20000bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bd8:	4298      	cmp	r0, r3
20000bda:	d130      	bne.n	20000c3e <default_tx_handler+0xa2>
20000bdc:	2a00      	cmp	r2, #0
20000bde:	d02e      	beq.n	20000c3e <default_tx_handler+0xa2>
20000be0:	2900      	cmp	r1, #0
20000be2:	d02c      	beq.n	20000c3e <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000be4:	6803      	ldr	r3, [r0, #0]
20000be6:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20000be8:	7a82      	ldrb	r2, [r0, #10]
20000bea:	ea43 0202 	orr.w	r2, r3, r2
20000bee:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20000bf0:	f013 0f20 	tst.w	r3, #32
20000bf4:	d01a      	beq.n	20000c2c <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20000bf6:	6902      	ldr	r2, [r0, #16]
20000bf8:	6943      	ldr	r3, [r0, #20]
20000bfa:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20000bfe:	2b0f      	cmp	r3, #15
20000c00:	d904      	bls.n	20000c0c <default_tx_handler+0x70>
20000c02:	f04f 0c10 	mov.w	ip, #16
20000c06:	f04f 0300 	mov.w	r3, #0
20000c0a:	e002      	b.n	20000c12 <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000c0c:	b173      	cbz	r3, 20000c2c <default_tx_handler+0x90>
20000c0e:	469c      	mov	ip, r3
20000c10:	e7f9      	b.n	20000c06 <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20000c12:	6802      	ldr	r2, [r0, #0]
20000c14:	68c4      	ldr	r4, [r0, #12]
20000c16:	6941      	ldr	r1, [r0, #20]
20000c18:	5c61      	ldrb	r1, [r4, r1]
20000c1a:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
20000c1c:	6942      	ldr	r2, [r0, #20]
20000c1e:	f102 0201 	add.w	r2, r2, #1
20000c22:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000c24:	f103 0301 	add.w	r3, r3, #1
20000c28:	4563      	cmp	r3, ip
20000c2a:	d3f2      	bcc.n	20000c12 <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20000c2c:	6942      	ldr	r2, [r0, #20]
20000c2e:	6903      	ldr	r3, [r0, #16]
20000c30:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20000c32:	bf01      	itttt	eq
20000c34:	2300      	moveq	r3, #0
20000c36:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20000c38:	6842      	ldreq	r2, [r0, #4]
20000c3a:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
20000c3e:	bc10      	pop	{r4}
20000c40:	4770      	bx	lr
20000c42:	bf00      	nop

20000c44 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20000c44:	4668      	mov	r0, sp
20000c46:	f020 0107 	bic.w	r1, r0, #7
20000c4a:	468d      	mov	sp, r1
20000c4c:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
20000c4e:	f648 10c4 	movw	r0, #35268	; 0x89c4
20000c52:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c56:	f7ff ff69 	bl	20000b2c <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000c5a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000c5e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000c62:	f44f 6280 	mov.w	r2, #1024	; 0x400
20000c66:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
20000c6a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20000c6e:	4685      	mov	sp, r0
20000c70:	4770      	bx	lr
20000c72:	bf00      	nop

20000c74 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20000c74:	4668      	mov	r0, sp
20000c76:	f020 0107 	bic.w	r1, r0, #7
20000c7a:	468d      	mov	sp, r1
20000c7c:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
20000c7e:	f648 109c 	movw	r0, #35228	; 0x899c
20000c82:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000c86:	f7ff ff51 	bl	20000b2c <MSS_UART_isr>
20000c8a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000c8e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000c92:	f44f 6200 	mov.w	r2, #2048	; 0x800
20000c96:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
20000c9a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20000c9e:	4685      	mov	sp, r0
20000ca0:	4770      	bx	lr
20000ca2:	bf00      	nop

20000ca4 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000ca4:	b570      	push	{r4, r5, r6, lr}
20000ca6:	4604      	mov	r4, r0
20000ca8:	460d      	mov	r5, r1
20000caa:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000cac:	f648 13c4 	movw	r3, #35268	; 0x89c4
20000cb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cb4:	4298      	cmp	r0, r3
20000cb6:	d006      	beq.n	20000cc6 <MSS_UART_init+0x22>
20000cb8:	f648 139c 	movw	r3, #35228	; 0x899c
20000cbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc0:	4298      	cmp	r0, r3
20000cc2:	d000      	beq.n	20000cc6 <MSS_UART_init+0x22>
20000cc4:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000cc6:	b905      	cbnz	r5, 20000cca <MSS_UART_init+0x26>
20000cc8:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000cca:	f000 ff53 	bl	20001b74 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000cce:	f648 13c4 	movw	r3, #35268	; 0x89c4
20000cd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd6:	429c      	cmp	r4, r3
20000cd8:	d126      	bne.n	20000d28 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20000cda:	f648 13c4 	movw	r3, #35268	; 0x89c4
20000cde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ce2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000ce6:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000ce8:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000cec:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000cee:	f04f 020a 	mov.w	r2, #10
20000cf2:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000cf4:	f248 3330 	movw	r3, #33584	; 0x8330
20000cf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cfc:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000cfe:	f242 0300 	movw	r3, #8192	; 0x2000
20000d02:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000d08:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000d0c:	631a      	str	r2, [r3, #48]	; 0x30
20000d0e:	f24e 1200 	movw	r2, #57600	; 0xe100
20000d12:	f2ce 0200 	movt	r2, #57344	; 0xe000
20000d16:	f44f 6180 	mov.w	r1, #1024	; 0x400
20000d1a:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000d1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000d20:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000d24:	631a      	str	r2, [r3, #48]	; 0x30
20000d26:	e025      	b.n	20000d74 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000d28:	f240 0300 	movw	r3, #0
20000d2c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000d30:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000d32:	f240 0300 	movw	r3, #0
20000d36:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000d3a:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
20000d3c:	f04f 030b 	mov.w	r3, #11
20000d40:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
20000d42:	f248 3334 	movw	r3, #33588	; 0x8334
20000d46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d4a:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000d4c:	f242 0300 	movw	r3, #8192	; 0x2000
20000d50:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000d56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000d5a:	631a      	str	r2, [r3, #48]	; 0x30
20000d5c:	f24e 1200 	movw	r2, #57600	; 0xe100
20000d60:	f2ce 0200 	movt	r2, #57344	; 0xe000
20000d64:	f44f 6100 	mov.w	r1, #2048	; 0x800
20000d68:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000d6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000d6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000d72:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000d74:	6823      	ldr	r3, [r4, #0]
20000d76:	f04f 0200 	mov.w	r2, #0
20000d7a:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000d7c:	b915      	cbnz	r5, 20000d84 <MSS_UART_init+0xe0>
20000d7e:	f04f 0501 	mov.w	r5, #1
20000d82:	e00f      	b.n	20000da4 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000d84:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
20000d88:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000d8c:	ea4f 1515 	mov.w	r5, r5, lsr #4
20000d90:	bf18      	it	ne
20000d92:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000d94:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
20000d98:	bf38      	it	cc
20000d9a:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000d9c:	d302      	bcc.n	20000da4 <MSS_UART_init+0x100>
20000d9e:	be00      	bkpt	0x0000
20000da0:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000da4:	6863      	ldr	r3, [r4, #4]
20000da6:	f04f 0201 	mov.w	r2, #1
20000daa:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000dae:	6823      	ldr	r3, [r4, #0]
20000db0:	ea4f 2215 	mov.w	r2, r5, lsr #8
20000db4:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000db6:	6823      	ldr	r3, [r4, #0]
20000db8:	b2ed      	uxtb	r5, r5
20000dba:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000dbc:	6862      	ldr	r2, [r4, #4]
20000dbe:	f04f 0300 	mov.w	r3, #0
20000dc2:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000dc6:	6822      	ldr	r2, [r4, #0]
20000dc8:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000dca:	6822      	ldr	r2, [r4, #0]
20000dcc:	f04f 010e 	mov.w	r1, #14
20000dd0:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000dd2:	6862      	ldr	r2, [r4, #4]
20000dd4:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000dd8:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000dda:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20000ddc:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000dde:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
20000de0:	f640 329d 	movw	r2, #2973	; 0xb9d
20000de4:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000de8:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000dea:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000dec:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000dee:	72a3      	strb	r3, [r4, #10]
}
20000df0:	bd70      	pop	{r4, r5, r6, pc}
20000df2:	bf00      	nop

20000df4 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20000df4:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20000df8:	6803      	ldr	r3, [r0, #0]
20000dfa:	f8d3 8000 	ldr.w	r8, [r3]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20000dfe:	f8d3 c018 	ldr.w	ip, [r3, #24]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20000e02:	685f      	ldr	r7, [r3, #4]
    control2 = this_spi->hw_reg->CONTROL2;
20000e04:	6a9e      	ldr	r6, [r3, #40]	; 0x28
    packet_size = this_spi->hw_reg->PKTSIZE;
20000e06:	6b1d      	ldr	r5, [r3, #48]	; 0x30
    cmd_size = this_spi->hw_reg->CMDSIZE;
20000e08:	6b5c      	ldr	r4, [r3, #52]	; 0x34
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20000e0a:	f8d3 a01c 	ldr.w	sl, [r3, #28]
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
20000e0e:	f648 2370 	movw	r3, #35440	; 0x8a70
20000e12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e16:	4298      	cmp	r0, r3
20000e18:	d124      	bne.n	20000e64 <recover_from_rx_overflow+0x70>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
20000e1a:	f648 2370 	movw	r3, #35440	; 0x8a70
20000e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e22:	f241 0200 	movw	r2, #4096	; 0x1000
20000e26:	f2c4 0200 	movt	r2, #16384	; 0x4000
20000e2a:	601a      	str	r2, [r3, #0]
        this_spi->irqn = SPI0_IRQn;
20000e2c:	f04f 010c 	mov.w	r1, #12
20000e30:	8099      	strh	r1, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
20000e32:	f242 0300 	movw	r3, #8192	; 0x2000
20000e36:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000e3a:	6b19      	ldr	r1, [r3, #48]	; 0x30
20000e3c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
20000e40:	6319      	str	r1, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000e42:	f24e 1100 	movw	r1, #57600	; 0xe100
20000e46:	f2ce 0100 	movt	r1, #57344	; 0xe000
20000e4a:	f44f 5980 	mov.w	r9, #4096	; 0x1000
20000e4e:	f8c1 9180 	str.w	r9, [r1, #384]	; 0x180
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
20000e52:	6b19      	ldr	r1, [r3, #48]	; 0x30
20000e54:	f421 7100 	bic.w	r1, r1, #512	; 0x200
20000e58:	6319      	str	r1, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20000e5a:	6813      	ldr	r3, [r2, #0]
20000e5c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
20000e60:	6013      	str	r3, [r2, #0]
20000e62:	e01f      	b.n	20000ea4 <recover_from_rx_overflow+0xb0>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
20000e64:	f241 0200 	movw	r2, #4096	; 0x1000
20000e68:	f2c4 0201 	movt	r2, #16385	; 0x4001
20000e6c:	6002      	str	r2, [r0, #0]
        this_spi->irqn = SPI1_IRQn;
20000e6e:	f04f 030d 	mov.w	r3, #13
20000e72:	8083      	strh	r3, [r0, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20000e74:	f242 0300 	movw	r3, #8192	; 0x2000
20000e78:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000e7c:	6b19      	ldr	r1, [r3, #48]	; 0x30
20000e7e:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
20000e82:	6319      	str	r1, [r3, #48]	; 0x30
20000e84:	f24e 1100 	movw	r1, #57600	; 0xe100
20000e88:	f2ce 0100 	movt	r1, #57344	; 0xe000
20000e8c:	f44f 5900 	mov.w	r9, #8192	; 0x2000
20000e90:	f8c1 9180 	str.w	r9, [r1, #384]	; 0x180
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20000e94:	6b19      	ldr	r1, [r3, #48]	; 0x30
20000e96:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
20000e9a:	6319      	str	r1, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20000e9c:	6813      	ldr	r3, [r2, #0]
20000e9e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
20000ea2:	6013      	str	r3, [r2, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20000ea4:	f028 0201 	bic.w	r2, r8, #1
    this_spi->hw_reg->CONTROL = control_reg;
20000ea8:	6803      	ldr	r3, [r0, #0]
20000eaa:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20000eac:	6803      	ldr	r3, [r0, #0]
20000eae:	f8c3 c018 	str.w	ip, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20000eb2:	6803      	ldr	r3, [r0, #0]
20000eb4:	605f      	str	r7, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20000eb6:	6803      	ldr	r3, [r0, #0]
20000eb8:	681a      	ldr	r2, [r3, #0]
20000eba:	f042 0201 	orr.w	r2, r2, #1
20000ebe:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20000ec0:	6803      	ldr	r3, [r0, #0]
20000ec2:	629e      	str	r6, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
20000ec4:	6803      	ldr	r3, [r0, #0]
20000ec6:	631d      	str	r5, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
20000ec8:	6803      	ldr	r3, [r0, #0]
20000eca:	635c      	str	r4, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
20000ecc:	6803      	ldr	r3, [r0, #0]
20000ece:	f8c3 a01c 	str.w	sl, [r3, #28]
}
20000ed2:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20000ed6:	4770      	bx	lr

20000ed8 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
20000ed8:	b4f0      	push	{r4, r5, r6, r7}
20000eda:	f89d 5010 	ldrb.w	r5, [sp, #16]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20000ede:	f648 2c70 	movw	ip, #35440	; 0x8a70
20000ee2:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20000ee6:	4560      	cmp	r0, ip
20000ee8:	d006      	beq.n	20000ef8 <MSS_SPI_configure_master_mode+0x20>
20000eea:	f648 1cec 	movw	ip, #35308	; 0x89ec
20000eee:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20000ef2:	4560      	cmp	r0, ip
20000ef4:	d000      	beq.n	20000ef8 <MSS_SPI_configure_master_mode+0x20>
20000ef6:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
20000ef8:	2907      	cmp	r1, #7
20000efa:	d900      	bls.n	20000efe <MSS_SPI_configure_master_mode+0x26>
20000efc:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
20000efe:	2d20      	cmp	r5, #32
20000f00:	d900      	bls.n	20000f04 <MSS_SPI_configure_master_mode+0x2c>
20000f02:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20000f04:	f8b0 c004 	ldrh.w	ip, [r0, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000f08:	fa0f f68c 	sxth.w	r6, ip
20000f0c:	ea4f 1656 	mov.w	r6, r6, lsr #5
20000f10:	f00c 0c1f 	and.w	ip, ip, #31
20000f14:	f04f 0701 	mov.w	r7, #1
20000f18:	fa07 f70c 	lsl.w	r7, r7, ip
20000f1c:	f24e 1400 	movw	r4, #57600	; 0xe100
20000f20:	f2ce 0400 	movt	r4, #57344	; 0xe000
20000f24:	f106 0620 	add.w	r6, r6, #32
20000f28:	f844 7026 	str.w	r7, [r4, r6, lsl #2]

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
20000f2c:	f04f 0c00 	mov.w	ip, #0
20000f30:	f880 c080 	strb.w	ip, [r0, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20000f34:	6804      	ldr	r4, [r0, #0]
20000f36:	6826      	ldr	r6, [r4, #0]
20000f38:	f026 0601 	bic.w	r6, r6, #1
20000f3c:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20000f3e:	6804      	ldr	r4, [r0, #0]
20000f40:	6826      	ldr	r6, [r4, #0]
20000f42:	f046 0602 	orr.w	r6, r6, #2
20000f46:	6026      	str	r6, [r4, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20000f48:	6804      	ldr	r4, [r0, #0]
20000f4a:	6826      	ldr	r6, [r4, #0]
20000f4c:	f046 0601 	orr.w	r6, r6, #1
20000f50:	6026      	str	r6, [r4, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20000f52:	2907      	cmp	r1, #7
20000f54:	d82d      	bhi.n	20000fb2 <MSS_SPI_configure_master_mode+0xda>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20000f56:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
20000f5a:	bf14      	ite	ne
20000f5c:	2400      	movne	r4, #0
20000f5e:	2401      	moveq	r4, #1
20000f60:	4562      	cmp	r2, ip
20000f62:	bf08      	it	eq
20000f64:	f044 0401 	orreq.w	r4, r4, #1
20000f68:	b954      	cbnz	r4, 20000f80 <MSS_SPI_configure_master_mode+0xa8>
20000f6a:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
20000f6e:	bf14      	ite	ne
20000f70:	2400      	movne	r4, #0
20000f72:	2401      	moveq	r4, #1
20000f74:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
20000f78:	bf08      	it	eq
20000f7a:	f044 0401 	orreq.w	r4, r4, #1
20000f7e:	b14c      	cbz	r4, 20000f94 <MSS_SPI_configure_master_mode+0xbc>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20000f80:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
20000f84:	f240 1c02 	movw	ip, #258	; 0x102
20000f88:	f2c2 4c00 	movt	ip, #9216	; 0x2400
20000f8c:	ea42 020c 	orr.w	r2, r2, ip
20000f90:	6362      	str	r2, [r4, #52]	; 0x34
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20000f92:	e008      	b.n	20000fa6 <MSS_SPI_configure_master_mode+0xce>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20000f94:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
20000f98:	f240 1c02 	movw	ip, #258	; 0x102
20000f9c:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20000fa0:	ea42 020c 	orr.w	r2, r2, ip
20000fa4:	6362      	str	r2, [r4, #52]	; 0x34
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
20000fa6:	f101 0106 	add.w	r1, r1, #6
20000faa:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
20000fae:	720d      	strb	r5, [r1, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
20000fb0:	724b      	strb	r3, [r1, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20000fb2:	8883      	ldrh	r3, [r0, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000fb4:	b21a      	sxth	r2, r3
20000fb6:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000fba:	f003 031f 	and.w	r3, r3, #31
20000fbe:	f04f 0101 	mov.w	r1, #1
20000fc2:	fa01 f103 	lsl.w	r1, r1, r3
20000fc6:	f24e 1300 	movw	r3, #57600	; 0xe100
20000fca:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000fce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000fd2:	bcf0      	pop	{r4, r5, r6, r7}
20000fd4:	4770      	bx	lr
20000fd6:	bf00      	nop

20000fd8 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
20000fd8:	b538      	push	{r3, r4, r5, lr}
20000fda:	4604      	mov	r4, r0
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20000fdc:	f648 2370 	movw	r3, #35440	; 0x8a70
20000fe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe4:	4298      	cmp	r0, r3
20000fe6:	d006      	beq.n	20000ff6 <MSS_SPI_set_slave_select+0x1e>
20000fe8:	f648 13ec 	movw	r3, #35308	; 0x89ec
20000fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff0:	4298      	cmp	r0, r3
20000ff2:	d000      	beq.n	20000ff6 <MSS_SPI_set_slave_select+0x1e>
20000ff4:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20000ff6:	6822      	ldr	r2, [r4, #0]
20000ff8:	6813      	ldr	r3, [r2, #0]
20000ffa:	f013 0f02 	tst.w	r3, #2
20000ffe:	d100      	bne.n	20001002 <MSS_SPI_set_slave_select+0x2a>
20001000:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
20001002:	460d      	mov	r5, r1
20001004:	eb04 03c1 	add.w	r3, r4, r1, lsl #3
20001008:	6b5b      	ldr	r3, [r3, #52]	; 0x34
2000100a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000100e:	d100      	bne.n	20001012 <MSS_SPI_set_slave_select+0x3a>
20001010:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20001012:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20001014:	b219      	sxth	r1, r3
20001016:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000101a:	f003 031f 	and.w	r3, r3, #31
2000101e:	f04f 0001 	mov.w	r0, #1
20001022:	fa00 f003 	lsl.w	r0, r0, r3
20001026:	f24e 1300 	movw	r3, #57600	; 0xe100
2000102a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000102e:	f101 0120 	add.w	r1, r1, #32
20001032:	f843 0021 	str.w	r0, [r3, r1, lsl #2]

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20001036:	6893      	ldr	r3, [r2, #8]
    if(rx_overflow)
20001038:	f013 0f04 	tst.w	r3, #4
2000103c:	d002      	beq.n	20001044 <MSS_SPI_set_slave_select+0x6c>
    {
         recover_from_rx_overflow(this_spi);
2000103e:	4620      	mov	r0, r4
20001040:	f7ff fed8 	bl	20000df4 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20001044:	6823      	ldr	r3, [r4, #0]
20001046:	681a      	ldr	r2, [r3, #0]
20001048:	f022 0201 	bic.w	r2, r2, #1
2000104c:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
2000104e:	6822      	ldr	r2, [r4, #0]
20001050:	f105 0306 	add.w	r3, r5, #6
20001054:	eb04 03c3 	add.w	r3, r4, r3, lsl #3
20001058:	6859      	ldr	r1, [r3, #4]
2000105a:	6011      	str	r1, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
2000105c:	6822      	ldr	r2, [r4, #0]
2000105e:	7a59      	ldrb	r1, [r3, #9]
20001060:	6191      	str	r1, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20001062:	6822      	ldr	r2, [r4, #0]
20001064:	7a1b      	ldrb	r3, [r3, #8]
20001066:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20001068:	6823      	ldr	r3, [r4, #0]
2000106a:	681a      	ldr	r2, [r3, #0]
2000106c:	f042 0201 	orr.w	r2, r2, #1
20001070:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
20001072:	6822      	ldr	r2, [r4, #0]
20001074:	69d1      	ldr	r1, [r2, #28]
20001076:	f04f 0301 	mov.w	r3, #1
2000107a:	fa03 f505 	lsl.w	r5, r3, r5
2000107e:	ea45 0501 	orr.w	r5, r5, r1
20001082:	61d5      	str	r5, [r2, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001084:	88a2      	ldrh	r2, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001086:	b211      	sxth	r1, r2
20001088:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000108c:	f002 021f 	and.w	r2, r2, #31
20001090:	fa03 f202 	lsl.w	r2, r3, r2
20001094:	f24e 1300 	movw	r3, #57600	; 0xe100
20001098:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000109c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
200010a0:	bd38      	pop	{r3, r4, r5, pc}
200010a2:	bf00      	nop

200010a4 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200010a4:	b538      	push	{r3, r4, r5, lr}
200010a6:	4604      	mov	r4, r0
200010a8:	460d      	mov	r5, r1
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200010aa:	f648 2370 	movw	r3, #35440	; 0x8a70
200010ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b2:	4298      	cmp	r0, r3
200010b4:	d006      	beq.n	200010c4 <MSS_SPI_clear_slave_select+0x20>
200010b6:	f648 13ec 	movw	r3, #35308	; 0x89ec
200010ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010be:	4298      	cmp	r0, r3
200010c0:	d000      	beq.n	200010c4 <MSS_SPI_clear_slave_select+0x20>
200010c2:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
200010c4:	6822      	ldr	r2, [r4, #0]
200010c6:	6813      	ldr	r3, [r2, #0]
200010c8:	f013 0f02 	tst.w	r3, #2
200010cc:	d100      	bne.n	200010d0 <MSS_SPI_clear_slave_select+0x2c>
200010ce:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200010d0:	88a3      	ldrh	r3, [r4, #4]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200010d2:	b219      	sxth	r1, r3
200010d4:	ea4f 1151 	mov.w	r1, r1, lsr #5
200010d8:	f003 031f 	and.w	r3, r3, #31
200010dc:	f04f 0001 	mov.w	r0, #1
200010e0:	fa00 f003 	lsl.w	r0, r0, r3
200010e4:	f24e 1300 	movw	r3, #57600	; 0xe100
200010e8:	f2ce 0300 	movt	r3, #57344	; 0xe000
200010ec:	f101 0120 	add.w	r1, r1, #32
200010f0:	f843 0021 	str.w	r0, [r3, r1, lsl #2]

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
200010f4:	6893      	ldr	r3, [r2, #8]
    if(rx_overflow)
200010f6:	f013 0f04 	tst.w	r3, #4
200010fa:	d002      	beq.n	20001102 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
200010fc:	4620      	mov	r0, r4
200010fe:	f7ff fe79 	bl	20000df4 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20001102:	6822      	ldr	r2, [r4, #0]
20001104:	69d1      	ldr	r1, [r2, #28]
20001106:	f04f 0301 	mov.w	r3, #1
2000110a:	fa03 f505 	lsl.w	r5, r3, r5
2000110e:	ea21 0505 	bic.w	r5, r1, r5
20001112:	61d5      	str	r5, [r2, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20001114:	88a2      	ldrh	r2, [r4, #4]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001116:	b211      	sxth	r1, r2
20001118:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000111c:	f002 021f 	and.w	r2, r2, #31
20001120:	fa03 f202 	lsl.w	r2, r3, r2
20001124:	f24e 1300 	movw	r3, #57600	; 0xe100
20001128:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000112c:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
20001130:	bd38      	pop	{r3, r4, r5, pc}
20001132:	bf00      	nop

20001134 <MSS_SPI_transfer_frame>:
uint32_t MSS_SPI_transfer_frame
(
    mss_spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20001134:	b410      	push	{r4}
20001136:	b083      	sub	sp, #12
    volatile uint32_t dummy;
    uint32_t rx_fifo_empty;
    uint32_t rx_ready;
    uint32_t tx_done;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20001138:	f648 2370 	movw	r3, #35440	; 0x8a70
2000113c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001140:	4298      	cmp	r0, r3
20001142:	d006      	beq.n	20001152 <MSS_SPI_transfer_frame+0x1e>
20001144:	f648 13ec 	movw	r3, #35308	; 0x89ec
20001148:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000114c:	4298      	cmp	r0, r3
2000114e:	d000      	beq.n	20001152 <MSS_SPI_transfer_frame+0x1e>
20001150:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20001152:	6803      	ldr	r3, [r0, #0]
20001154:	681a      	ldr	r2, [r3, #0]
20001156:	f012 0f02 	tst.w	r2, #2
2000115a:	d100      	bne.n	2000115e <MSS_SPI_transfer_frame+0x2a>
2000115c:	be00      	bkpt	0x0000
    
    /* Ensure single frame transfer selected so interrupts work correctly */
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
2000115e:	681c      	ldr	r4, [r3, #0]
20001160:	f240 02ff 	movw	r2, #255	; 0xff
20001164:	f6cf 7200 	movt	r2, #65280	; 0xff00
20001168:	ea04 0202 	and.w	r2, r4, r2
2000116c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001170:	601a      	str	r2, [r3, #0]
                                | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001172:	6803      	ldr	r3, [r0, #0]
20001174:	6ada      	ldr	r2, [r3, #44]	; 0x2c
20001176:	f042 020c 	orr.w	r2, r2, #12
2000117a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000117c:	6803      	ldr	r3, [r0, #0]
2000117e:	689a      	ldr	r2, [r3, #8]
    while(0u == rx_fifo_empty)
20001180:	f012 0f40 	tst.w	r2, #64	; 0x40
20001184:	d107      	bne.n	20001196 <MSS_SPI_transfer_frame+0x62>
    {
        dummy = this_spi->hw_reg->RX_DATA;
20001186:	691a      	ldr	r2, [r3, #16]
20001188:	9201      	str	r2, [sp, #4]
        dummy = dummy;  /* Prevent Lint warning. */
2000118a:	9a01      	ldr	r2, [sp, #4]
2000118c:	9201      	str	r2, [sp, #4]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
2000118e:	689a      	ldr	r2, [r3, #8]
    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
    
    /* Flush Rx FIFO in case we are executing on A2F200. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20001190:	f012 0f40 	tst.w	r2, #64	; 0x40
20001194:	d0f7      	beq.n	20001186 <MSS_SPI_transfer_frame+0x52>
        dummy = dummy;  /* Prevent Lint warning. */
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
20001196:	6159      	str	r1, [r3, #20]
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
20001198:	6803      	ldr	r3, [r0, #0]
2000119a:	689a      	ldr	r2, [r3, #8]
    while(0u == tx_done)
2000119c:	f012 0f01 	tst.w	r2, #1
200011a0:	d103      	bne.n	200011aa <MSS_SPI_transfer_frame+0x76>
    {
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
200011a2:	689a      	ldr	r2, [r3, #8]
    /* Send frame. */
    this_spi->hw_reg->TX_DATA = tx_bits;
    
    /* Wait for frame Tx to complete. */
    tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    while(0u == tx_done)
200011a4:	f012 0f01 	tst.w	r2, #1
200011a8:	d0fb      	beq.n	200011a2 <MSS_SPI_transfer_frame+0x6e>
        tx_done = this_spi->hw_reg->STATUS & TX_DONE_MASK;
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200011aa:	689a      	ldr	r2, [r3, #8]
    while(0u == rx_ready)
200011ac:	f012 0f02 	tst.w	r2, #2
200011b0:	d103      	bne.n	200011ba <MSS_SPI_transfer_frame+0x86>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
200011b2:	689a      	ldr	r2, [r3, #8]
    }
    
    /* Read received frame. */
    /* Wait for Rx complete. */
    rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    while(0u == rx_ready)
200011b4:	f012 0f02 	tst.w	r2, #2
200011b8:	d0fb      	beq.n	200011b2 <MSS_SPI_transfer_frame+0x7e>
    {
        rx_ready = this_spi->hw_reg->STATUS & RX_DATA_READY_MASK;
    }
    /* Return Rx data. */
    return( this_spi->hw_reg->RX_DATA );
200011ba:	6918      	ldr	r0, [r3, #16]
}
200011bc:	b003      	add	sp, #12
200011be:	bc10      	pop	{r4}
200011c0:	4770      	bx	lr
200011c2:	bf00      	nop

200011c4 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
200011c4:	b410      	push	{r4}
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200011c6:	6802      	ldr	r2, [r0, #0]
200011c8:	6893      	ldr	r3, [r2, #8]
200011ca:	f413 7f80 	tst.w	r3, #256	; 0x100
200011ce:	d113      	bne.n	200011f8 <fill_slave_tx_fifo+0x34>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200011d0:	6903      	ldr	r3, [r0, #16]
200011d2:	68c1      	ldr	r1, [r0, #12]
200011d4:	428b      	cmp	r3, r1
200011d6:	d213      	bcs.n	20001200 <fill_slave_tx_fifo+0x3c>
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
200011d8:	6881      	ldr	r1, [r0, #8]
200011da:	5ccb      	ldrb	r3, [r1, r3]
200011dc:	6153      	str	r3, [r2, #20]
        ++this_spi->slave_tx_idx;
200011de:	6903      	ldr	r3, [r0, #16]
200011e0:	f103 0301 	add.w	r3, r3, #1
200011e4:	6103      	str	r3, [r0, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
200011e6:	6802      	ldr	r2, [r0, #0]
200011e8:	6891      	ldr	r1, [r2, #8]
200011ea:	f411 7f80 	tst.w	r1, #256	; 0x100
200011ee:	d103      	bne.n	200011f8 <fill_slave_tx_fifo+0x34>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
200011f0:	68c1      	ldr	r1, [r0, #12]
200011f2:	4299      	cmp	r1, r3
200011f4:	d8f0      	bhi.n	200011d8 <fill_slave_tx_fifo+0x14>
200011f6:	e003      	b.n	20001200 <fill_slave_tx_fifo+0x3c>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
200011f8:	6902      	ldr	r2, [r0, #16]
200011fa:	68c3      	ldr	r3, [r0, #12]
200011fc:	429a      	cmp	r2, r3
200011fe:	d317      	bcc.n	20001230 <fill_slave_tx_fifo+0x6c>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001200:	6802      	ldr	r2, [r0, #0]
20001202:	6893      	ldr	r3, [r2, #8]
20001204:	f413 7f80 	tst.w	r3, #256	; 0x100
20001208:	d112      	bne.n	20001230 <fill_slave_tx_fifo+0x6c>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
2000120a:	69c3      	ldr	r3, [r0, #28]
2000120c:	6981      	ldr	r1, [r0, #24]
2000120e:	428b      	cmp	r3, r1
20001210:	d20e      	bcs.n	20001230 <fill_slave_tx_fifo+0x6c>
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20001212:	6941      	ldr	r1, [r0, #20]
20001214:	5ccb      	ldrb	r3, [r1, r3]
20001216:	6153      	str	r3, [r2, #20]
            ++this_spi->resp_buff_tx_idx;
20001218:	69c3      	ldr	r3, [r0, #28]
2000121a:	f103 0301 	add.w	r3, r3, #1
2000121e:	61c3      	str	r3, [r0, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001220:	6802      	ldr	r2, [r0, #0]
20001222:	6891      	ldr	r1, [r2, #8]
20001224:	f411 7f80 	tst.w	r1, #256	; 0x100
20001228:	d102      	bne.n	20001230 <fill_slave_tx_fifo+0x6c>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
2000122a:	6981      	ldr	r1, [r0, #24]
2000122c:	4299      	cmp	r1, r3
2000122e:	d8f0      	bhi.n	20001212 <fill_slave_tx_fifo+0x4e>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20001230:	6a43      	ldr	r3, [r0, #36]	; 0x24
20001232:	b1cb      	cbz	r3, 20001268 <fill_slave_tx_fifo+0xa4>
20001234:	6902      	ldr	r2, [r0, #16]
20001236:	68c3      	ldr	r3, [r0, #12]
20001238:	429a      	cmp	r2, r3
2000123a:	d315      	bcc.n	20001268 <fill_slave_tx_fifo+0xa4>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
2000123c:	69c2      	ldr	r2, [r0, #28]
2000123e:	6983      	ldr	r3, [r0, #24]
20001240:	429a      	cmp	r2, r3
20001242:	d311      	bcc.n	20001268 <fill_slave_tx_fifo+0xa4>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001244:	6803      	ldr	r3, [r0, #0]
20001246:	689a      	ldr	r2, [r3, #8]
20001248:	f412 7f80 	tst.w	r2, #256	; 0x100
2000124c:	d10c      	bne.n	20001268 <fill_slave_tx_fifo+0xa4>
2000124e:	f04f 0200 	mov.w	r2, #0
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20001252:	4614      	mov	r4, r2
20001254:	615c      	str	r4, [r3, #20]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001256:	6803      	ldr	r3, [r0, #0]
20001258:	6899      	ldr	r1, [r3, #8]
2000125a:	f411 7f80 	tst.w	r1, #256	; 0x100
2000125e:	d103      	bne.n	20001268 <fill_slave_tx_fifo+0xa4>
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20001260:	f102 0201 	add.w	r2, r2, #1
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20001264:	2a20      	cmp	r2, #32
20001266:	d1f5      	bne.n	20001254 <fill_slave_tx_fifo+0x90>
             */
            guard++;
        }
    }

}
20001268:	bc10      	pop	{r4}
2000126a:	4770      	bx	lr

2000126c <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
2000126c:	b510      	push	{r4, lr}
2000126e:	b082      	sub	sp, #8
20001270:	4604      	mov	r4, r0
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20001272:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
20001276:	2b02      	cmp	r3, #2
20001278:	d10c      	bne.n	20001294 <read_slave_rx_fifo+0x28>
2000127a:	e005      	b.n	20001288 <read_slave_rx_fifo+0x1c>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
2000127c:	6913      	ldr	r3, [r2, #16]
2000127e:	9301      	str	r3, [sp, #4]
            if(0u != this_spi->frame_rx_handler)
20001280:	6f63      	ldr	r3, [r4, #116]	; 0x74
20001282:	b113      	cbz	r3, 2000128a <read_slave_rx_fifo+0x1e>
            {
                this_spi->frame_rx_handler( rx_frame );
20001284:	9801      	ldr	r0, [sp, #4]
20001286:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001288:	6822      	ldr	r2, [r4, #0]
2000128a:	6893      	ldr	r3, [r2, #8]
2000128c:	f013 0f40 	tst.w	r3, #64	; 0x40
20001290:	d0f4      	beq.n	2000127c <read_slave_rx_fifo+0x10>
20001292:	e023      	b.n	200012dc <read_slave_rx_fifo+0x70>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001294:	2b01      	cmp	r3, #1
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001296:	6803      	ldr	r3, [r0, #0]
20001298:	689a      	ldr	r2, [r3, #8]
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000129a:	d003      	beq.n	200012a4 <read_slave_rx_fifo+0x38>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000129c:	f012 0f40 	tst.w	r2, #64	; 0x40
200012a0:	d016      	beq.n	200012d0 <read_slave_rx_fifo+0x64>
200012a2:	e01b      	b.n	200012dc <read_slave_rx_fifo+0x70>
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200012a4:	f012 0f40 	tst.w	r2, #64	; 0x40
200012a8:	d118      	bne.n	200012dc <read_slave_rx_fifo+0x70>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200012aa:	691b      	ldr	r3, [r3, #16]
200012ac:	9301      	str	r3, [sp, #4]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
200012ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
200012b0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200012b2:	4293      	cmp	r3, r2
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
200012b4:	bf3e      	ittt	cc
200012b6:	9901      	ldrcc	r1, [sp, #4]
200012b8:	6aa2      	ldrcc	r2, [r4, #40]	; 0x28
200012ba:	54d1      	strbcc	r1, [r2, r3]
            }

            ++this_spi->slave_rx_idx;
200012bc:	6b23      	ldr	r3, [r4, #48]	; 0x30
200012be:	f103 0301 	add.w	r3, r3, #1
200012c2:	6323      	str	r3, [r4, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
200012c4:	6823      	ldr	r3, [r4, #0]
200012c6:	689a      	ldr	r2, [r3, #8]
200012c8:	f012 0f40 	tst.w	r2, #64	; 0x40
200012cc:	d0ed      	beq.n	200012aa <read_slave_rx_fifo+0x3e>
200012ce:	e005      	b.n	200012dc <read_slave_rx_fifo+0x70>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
200012d0:	691a      	ldr	r2, [r3, #16]
200012d2:	9201      	str	r2, [sp, #4]
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
200012d4:	689a      	ldr	r2, [r3, #8]
200012d6:	f012 0f40 	tst.w	r2, #64	; 0x40
200012da:	d0f9      	beq.n	200012d0 <read_slave_rx_fifo+0x64>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
200012dc:	b002      	add	sp, #8
200012de:	bd10      	pop	{r4, pc}

200012e0 <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
200012e0:	b570      	push	{r4, r5, r6, lr}
200012e2:	b082      	sub	sp, #8
200012e4:	4604      	mov	r4, r0
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
200012e6:	6805      	ldr	r5, [r0, #0]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200012e8:	f648 2370 	movw	r3, #35440	; 0x8a70
200012ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012f0:	4298      	cmp	r0, r3
200012f2:	d006      	beq.n	20001302 <mss_spi_isr+0x22>
200012f4:	f648 13ec 	movw	r3, #35308	; 0x89ec
200012f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012fc:	4298      	cmp	r0, r3
200012fe:	d000      	beq.n	20001302 <mss_spi_isr+0x22>
20001300:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20001302:	6a2b      	ldr	r3, [r5, #32]
20001304:	f013 0f02 	tst.w	r3, #2
20001308:	d038      	beq.n	2000137c <mss_spi_isr+0x9c>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
2000130a:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
2000130e:	2b02      	cmp	r3, #2
20001310:	d10c      	bne.n	2000132c <mss_spi_isr+0x4c>
20001312:	e005      	b.n	20001320 <mss_spi_isr+0x40>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20001314:	6913      	ldr	r3, [r2, #16]
20001316:	9301      	str	r3, [sp, #4]
                if(0u != this_spi->frame_rx_handler)
20001318:	6f63      	ldr	r3, [r4, #116]	; 0x74
2000131a:	b113      	cbz	r3, 20001322 <mss_spi_isr+0x42>
                {
                    this_spi->frame_rx_handler( rx_frame );
2000131c:	9801      	ldr	r0, [sp, #4]
2000131e:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001320:	6822      	ldr	r2, [r4, #0]
20001322:	6893      	ldr	r3, [r2, #8]
20001324:	f013 0f40 	tst.w	r3, #64	; 0x40
20001328:	d0f4      	beq.n	20001314 <mss_spi_isr+0x34>
2000132a:	e023      	b.n	20001374 <mss_spi_isr+0x94>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
2000132c:	2b01      	cmp	r3, #1
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000132e:	68ab      	ldr	r3, [r5, #8]
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20001330:	d003      	beq.n	2000133a <mss_spi_isr+0x5a>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20001332:	f013 0f40 	tst.w	r3, #64	; 0x40
20001336:	d017      	beq.n	20001368 <mss_spi_isr+0x88>
20001338:	e01c      	b.n	20001374 <mss_spi_isr+0x94>
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000133a:	f013 0f40 	tst.w	r3, #64	; 0x40
2000133e:	d119      	bne.n	20001374 <mss_spi_isr+0x94>
20001340:	462b      	mov	r3, r5
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20001342:	691b      	ldr	r3, [r3, #16]
20001344:	9301      	str	r3, [sp, #4]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20001346:	6b23      	ldr	r3, [r4, #48]	; 0x30
20001348:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000134a:	4293      	cmp	r3, r2
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
2000134c:	bf3e      	ittt	cc
2000134e:	9901      	ldrcc	r1, [sp, #4]
20001350:	6aa2      	ldrcc	r2, [r4, #40]	; 0x28
20001352:	54d1      	strbcc	r1, [r2, r3]
                }

                ++this_spi->slave_rx_idx;            
20001354:	6b23      	ldr	r3, [r4, #48]	; 0x30
20001356:	f103 0301 	add.w	r3, r3, #1
2000135a:	6323      	str	r3, [r4, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
2000135c:	6823      	ldr	r3, [r4, #0]
2000135e:	689a      	ldr	r2, [r3, #8]
20001360:	f012 0f40 	tst.w	r2, #64	; 0x40
20001364:	d0ed      	beq.n	20001342 <mss_spi_isr+0x62>
20001366:	e005      	b.n	20001374 <mss_spi_isr+0x94>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20001368:	692b      	ldr	r3, [r5, #16]
2000136a:	9301      	str	r3, [sp, #4]
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
2000136c:	68ab      	ldr	r3, [r5, #8]
2000136e:	f013 0f40 	tst.w	r3, #64	; 0x40
20001372:	d0f9      	beq.n	20001368 <mss_spi_isr+0x88>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20001374:	6823      	ldr	r3, [r4, #0]
20001376:	f04f 0202 	mov.w	r2, #2
2000137a:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
2000137c:	6a2b      	ldr	r3, [r5, #32]
2000137e:	f013 0f01 	tst.w	r3, #1
20001382:	d00e      	beq.n	200013a2 <mss_spi_isr+0xc2>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20001384:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
20001388:	2b02      	cmp	r3, #2
2000138a:	d103      	bne.n	20001394 <mss_spi_isr+0xb4>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
2000138c:	6823      	ldr	r3, [r4, #0]
2000138e:	6fa2      	ldr	r2, [r4, #120]	; 0x78
20001390:	615a      	str	r2, [r3, #20]
20001392:	e002      	b.n	2000139a <mss_spi_isr+0xba>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20001394:	4620      	mov	r0, r4
20001396:	f7ff ff15 	bl	200011c4 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
2000139a:	6823      	ldr	r3, [r4, #0]
2000139c:	f04f 0201 	mov.w	r2, #1
200013a0:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
200013a2:	6a2b      	ldr	r3, [r5, #32]
200013a4:	f013 0f10 	tst.w	r3, #16
200013a8:	d016      	beq.n	200013d8 <mss_spi_isr+0xf8>
    {
        read_slave_rx_fifo(this_spi);
200013aa:	4620      	mov	r0, r4
200013ac:	f7ff ff5e 	bl	2000126c <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
200013b0:	6a23      	ldr	r3, [r4, #32]
200013b2:	b12b      	cbz	r3, 200013c0 <mss_spi_isr+0xe0>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
200013b4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
200013b6:	6b21      	ldr	r1, [r4, #48]	; 0x30
200013b8:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
200013ba:	4620      	mov	r0, r4
200013bc:	f7ff ff02 	bl	200011c4 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
200013c0:	f04f 0301 	mov.w	r3, #1
200013c4:	6263      	str	r3, [r4, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
200013c6:	6823      	ldr	r3, [r4, #0]
200013c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
200013ca:	f022 0210 	bic.w	r2, r2, #16
200013ce:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
200013d0:	6823      	ldr	r3, [r4, #0]
200013d2:	f04f 0210 	mov.w	r2, #16
200013d6:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
200013d8:	6a2b      	ldr	r3, [r5, #32]
200013da:	f013 0f04 	tst.w	r3, #4
200013de:	d00b      	beq.n	200013f8 <mss_spi_isr+0x118>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
200013e0:	6823      	ldr	r3, [r4, #0]
200013e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
200013e4:	f042 0204 	orr.w	r2, r2, #4
200013e8:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
200013ea:	4620      	mov	r0, r4
200013ec:	f7ff fd02 	bl	20000df4 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
200013f0:	6823      	ldr	r3, [r4, #0]
200013f2:	f04f 0204 	mov.w	r2, #4
200013f6:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
200013f8:	6a2b      	ldr	r3, [r5, #32]
200013fa:	f013 0f08 	tst.w	r3, #8
200013fe:	d023      	beq.n	20001448 <mss_spi_isr+0x168>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20001400:	6823      	ldr	r3, [r4, #0]
20001402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
20001404:	f042 0208 	orr.w	r2, r2, #8
20001408:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
2000140a:	f894 3080 	ldrb.w	r3, [r4, #128]	; 0x80
2000140e:	2b02      	cmp	r3, #2
20001410:	d10e      	bne.n	20001430 <mss_spi_isr+0x150>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20001412:	6822      	ldr	r2, [r4, #0]
20001414:	6811      	ldr	r1, [r2, #0]
20001416:	f240 03ff 	movw	r3, #255	; 0xff
2000141a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000141e:	ea01 0303 	and.w	r3, r1, r3
20001422:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20001426:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20001428:	6823      	ldr	r3, [r4, #0]
2000142a:	6fa2      	ldr	r2, [r4, #120]	; 0x78
2000142c:	615a      	str	r2, [r3, #20]
2000142e:	e007      	b.n	20001440 <mss_spi_isr+0x160>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20001430:	2b01      	cmp	r3, #1
20001432:	d105      	bne.n	20001440 <mss_spi_isr+0x160>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
20001434:	f04f 0300 	mov.w	r3, #0
20001438:	6123      	str	r3, [r4, #16]
            fill_slave_tx_fifo(this_spi);
2000143a:	4620      	mov	r0, r4
2000143c:	f7ff fec2 	bl	200011c4 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20001440:	6823      	ldr	r3, [r4, #0]
20001442:	f04f 0208 	mov.w	r2, #8
20001446:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20001448:	6a2b      	ldr	r3, [r5, #32]
2000144a:	f013 0f20 	tst.w	r3, #32
2000144e:	d029      	beq.n	200014a4 <mss_spi_isr+0x1c4>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
20001450:	4620      	mov	r0, r4
20001452:	f7ff ff0b 	bl	2000126c <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20001456:	6b26      	ldr	r6, [r4, #48]	; 0x30
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
20001458:	6a23      	ldr	r3, [r4, #32]
2000145a:	b173      	cbz	r3, 2000147a <mss_spi_isr+0x19a>
        {
            this_spi->cmd_done = 0u;
2000145c:	f04f 0300 	mov.w	r3, #0
20001460:	6263      	str	r3, [r4, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
20001462:	6163      	str	r3, [r4, #20]
            this_spi->resp_buff_size = 0u;
20001464:	61a3      	str	r3, [r4, #24]
            this_spi->resp_buff_tx_idx = 0u;
20001466:	61e3      	str	r3, [r4, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20001468:	6823      	ldr	r3, [r4, #0]
2000146a:	f04f 0210 	mov.w	r2, #16
2000146e:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
20001470:	6823      	ldr	r3, [r4, #0]
20001472:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20001474:	f042 0210 	orr.w	r2, r2, #16
20001478:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
2000147a:	f04f 0500 	mov.w	r5, #0
2000147e:	6125      	str	r5, [r4, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20001480:	6823      	ldr	r3, [r4, #0]
20001482:	6ada      	ldr	r2, [r3, #44]	; 0x2c
20001484:	f042 020c 	orr.w	r2, r2, #12
20001488:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
2000148a:	4620      	mov	r0, r4
2000148c:	f7ff fe9a 	bl	200011c4 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
20001490:	6325      	str	r5, [r4, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
20001492:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
20001494:	b113      	cbz	r3, 2000149c <mss_spi_isr+0x1bc>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
20001496:	6aa0      	ldr	r0, [r4, #40]	; 0x28
20001498:	4631      	mov	r1, r6
2000149a:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
2000149c:	6823      	ldr	r3, [r4, #0]
2000149e:	f04f 0220 	mov.w	r2, #32
200014a2:	60da      	str	r2, [r3, #12]
    }
}
200014a4:	b002      	add	sp, #8
200014a6:	bd70      	pop	{r4, r5, r6, pc}

200014a8 <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
200014a8:	4668      	mov	r0, sp
200014aa:	f020 0107 	bic.w	r1, r0, #7
200014ae:	468d      	mov	sp, r1
200014b0:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi0);
200014b2:	f648 2070 	movw	r0, #35440	; 0x8a70
200014b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014ba:	f7ff ff11 	bl	200012e0 <mss_spi_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200014be:	f24e 1300 	movw	r3, #57600	; 0xe100
200014c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200014c6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
200014ca:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ(SPI0_IRQn);
}
200014ce:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200014d2:	4685      	mov	sp, r0
200014d4:	4770      	bx	lr
200014d6:	bf00      	nop

200014d8 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
200014d8:	4668      	mov	r0, sp
200014da:	f020 0107 	bic.w	r1, r0, #7
200014de:	468d      	mov	sp, r1
200014e0:	b501      	push	{r0, lr}
    mss_spi_isr(&g_mss_spi1);
200014e2:	f648 10ec 	movw	r0, #35308	; 0x89ec
200014e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014ea:	f7ff fef9 	bl	200012e0 <mss_spi_isr>
200014ee:	f24e 1300 	movw	r3, #57600	; 0xe100
200014f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200014f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
200014fa:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ(SPI1_IRQn);
}
200014fe:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001502:	4685      	mov	sp, r0
20001504:	4770      	bx	lr
20001506:	bf00      	nop

20001508 <enable_slave_if_required>:
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    if( this_i2c->is_slave_enabled )
20001508:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
2000150c:	b11b      	cbz	r3, 20001516 <enable_slave_if_required+0xe>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
2000150e:	6983      	ldr	r3, [r0, #24]
20001510:	f04f 0201 	mov.w	r2, #1
20001514:	609a      	str	r2, [r3, #8]
20001516:	4770      	bx	lr

20001518 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
20001518:	b530      	push	{r4, r5, lr}
2000151a:	b083      	sub	sp, #12
2000151c:	4604      	mov	r4, r0
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
2000151e:	f648 23f4 	movw	r3, #35572	; 0x8af4
20001522:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001526:	4298      	cmp	r0, r3
20001528:	d006      	beq.n	20001538 <mss_i2c_isr+0x20>
2000152a:	f648 3368 	movw	r3, #35688	; 0x8b68
2000152e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001532:	4298      	cmp	r0, r3
20001534:	d000      	beq.n	20001538 <mss_i2c_isr+0x20>
20001536:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
20001538:	6962      	ldr	r2, [r4, #20]
2000153a:	7913      	ldrb	r3, [r2, #4]
2000153c:	f88d 3007 	strb.w	r3, [sp, #7]

    switch( status )
20001540:	f89d 3007 	ldrb.w	r3, [sp, #7]
20001544:	f1a3 0308 	sub.w	r3, r3, #8
20001548:	2bd0      	cmp	r3, #208	; 0xd0
2000154a:	f200 828e 	bhi.w	20001a6a <mss_i2c_isr+0x552>
2000154e:	e8df f013 	tbh	[pc, r3, lsl #1]
20001552:	00d1      	.short	0x00d1
20001554:	028c028c 	.word	0x028c028c
20001558:	028c028c 	.word	0x028c028c
2000155c:	028c028c 	.word	0x028c028c
20001560:	00d1028c 	.word	0x00d1028c
20001564:	028c028c 	.word	0x028c028c
20001568:	028c028c 	.word	0x028c028c
2000156c:	028c028c 	.word	0x028c028c
20001570:	0106028c 	.word	0x0106028c
20001574:	028c028c 	.word	0x028c028c
20001578:	028c028c 	.word	0x028c028c
2000157c:	028c028c 	.word	0x028c028c
20001580:	00f7028c 	.word	0x00f7028c
20001584:	028c028c 	.word	0x028c028c
20001588:	028c028c 	.word	0x028c028c
2000158c:	028c028c 	.word	0x028c028c
20001590:	0106028c 	.word	0x0106028c
20001594:	028c028c 	.word	0x028c028c
20001598:	028c028c 	.word	0x028c028c
2000159c:	028c028c 	.word	0x028c028c
200015a0:	0144028c 	.word	0x0144028c
200015a4:	028c028c 	.word	0x028c028c
200015a8:	028c028c 	.word	0x028c028c
200015ac:	028c028c 	.word	0x028c028c
200015b0:	00f2028c 	.word	0x00f2028c
200015b4:	028c028c 	.word	0x028c028c
200015b8:	028c028c 	.word	0x028c028c
200015bc:	028c028c 	.word	0x028c028c
200015c0:	0153028c 	.word	0x0153028c
200015c4:	028c028c 	.word	0x028c028c
200015c8:	028c028c 	.word	0x028c028c
200015cc:	028c028c 	.word	0x028c028c
200015d0:	016e028c 	.word	0x016e028c
200015d4:	028c028c 	.word	0x028c028c
200015d8:	028c028c 	.word	0x028c028c
200015dc:	028c028c 	.word	0x028c028c
200015e0:	017d028c 	.word	0x017d028c
200015e4:	028c028c 	.word	0x028c028c
200015e8:	028c028c 	.word	0x028c028c
200015ec:	028c028c 	.word	0x028c028c
200015f0:	018f028c 	.word	0x018f028c
200015f4:	028c028c 	.word	0x028c028c
200015f8:	028c028c 	.word	0x028c028c
200015fc:	028c028c 	.word	0x028c028c
20001600:	01d0028c 	.word	0x01d0028c
20001604:	028c028c 	.word	0x028c028c
20001608:	028c028c 	.word	0x028c028c
2000160c:	028c028c 	.word	0x028c028c
20001610:	01cc028c 	.word	0x01cc028c
20001614:	028c028c 	.word	0x028c028c
20001618:	028c028c 	.word	0x028c028c
2000161c:	028c028c 	.word	0x028c028c
20001620:	01d0028c 	.word	0x01d0028c
20001624:	028c028c 	.word	0x028c028c
20001628:	028c028c 	.word	0x028c028c
2000162c:	028c028c 	.word	0x028c028c
20001630:	01cc028c 	.word	0x01cc028c
20001634:	028c028c 	.word	0x028c028c
20001638:	028c028c 	.word	0x028c028c
2000163c:	028c028c 	.word	0x028c028c
20001640:	01e6028c 	.word	0x01e6028c
20001644:	028c028c 	.word	0x028c028c
20001648:	028c028c 	.word	0x028c028c
2000164c:	028c028c 	.word	0x028c028c
20001650:	01bb028c 	.word	0x01bb028c
20001654:	028c028c 	.word	0x028c028c
20001658:	028c028c 	.word	0x028c028c
2000165c:	028c028c 	.word	0x028c028c
20001660:	01e6028c 	.word	0x01e6028c
20001664:	028c028c 	.word	0x028c028c
20001668:	028c028c 	.word	0x028c028c
2000166c:	028c028c 	.word	0x028c028c
20001670:	01bb028c 	.word	0x01bb028c
20001674:	028c028c 	.word	0x028c028c
20001678:	028c028c 	.word	0x028c028c
2000167c:	028c028c 	.word	0x028c028c
20001680:	01ff028c 	.word	0x01ff028c
20001684:	028c028c 	.word	0x028c028c
20001688:	028c028c 	.word	0x028c028c
2000168c:	028c028c 	.word	0x028c028c
20001690:	0248028c 	.word	0x0248028c
20001694:	028c028c 	.word	0x028c028c
20001698:	028c028c 	.word	0x028c028c
2000169c:	028c028c 	.word	0x028c028c
200016a0:	0248028c 	.word	0x0248028c
200016a4:	028c028c 	.word	0x028c028c
200016a8:	028c028c 	.word	0x028c028c
200016ac:	028c028c 	.word	0x028c028c
200016b0:	0248028c 	.word	0x0248028c
200016b4:	028c028c 	.word	0x028c028c
200016b8:	028c028c 	.word	0x028c028c
200016bc:	028c028c 	.word	0x028c028c
200016c0:	027a028c 	.word	0x027a028c
200016c4:	028c028c 	.word	0x028c028c
200016c8:	028c028c 	.word	0x028c028c
200016cc:	028c028c 	.word	0x028c028c
200016d0:	027a028c 	.word	0x027a028c
200016d4:	028c028c 	.word	0x028c028c
200016d8:	028c028c 	.word	0x028c028c
200016dc:	028c028c 	.word	0x028c028c
200016e0:	028c028c 	.word	0x028c028c
200016e4:	028c028c 	.word	0x028c028c
200016e8:	028c028c 	.word	0x028c028c
200016ec:	028c028c 	.word	0x028c028c
200016f0:	0239028c 	.word	0x0239028c
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
200016f4:	69a3      	ldr	r3, [r4, #24]
200016f6:	f04f 0200 	mov.w	r2, #0
200016fa:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
200016fc:	6963      	ldr	r3, [r4, #20]
200016fe:	7922      	ldrb	r2, [r4, #4]
20001700:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
20001702:	69a3      	ldr	r3, [r4, #24]
20001704:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20001706:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
2000170a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
2000170c:	b90b      	cbnz	r3, 20001712 <mss_i2c_isr+0x1fa>
            {
                this_i2c->master_tx_idx = 0u;
2000170e:	62a3      	str	r3, [r4, #40]	; 0x28
20001710:	e003      	b.n	2000171a <mss_i2c_isr+0x202>
            }
            else if ( this_i2c->dir == READ_DIR)
20001712:	2b01      	cmp	r3, #1
            {
                this_i2c->master_rx_idx = 0u;
20001714:	bf04      	itt	eq
20001716:	2300      	moveq	r3, #0
20001718:	63a3      	streq	r3, [r4, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
2000171a:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
2000171e:	b11b      	cbz	r3, 20001728 <mss_i2c_isr+0x210>
            {
                this_i2c->is_transaction_pending = 0u;
20001720:	f04f 0300 	mov.w	r3, #0
20001724:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
20001728:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
2000172c:	7a22      	ldrb	r2, [r4, #8]
2000172e:	429a      	cmp	r2, r3
            {
                this_i2c->transaction = this_i2c->pending_transaction;
20001730:	bf18      	it	ne
20001732:	7223      	strbne	r3, [r4, #8]
20001734:	e1af      	b.n	20001a96 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001736:	69a3      	ldr	r3, [r4, #24]
20001738:	f04f 0201 	mov.w	r2, #1
2000173c:	615a      	str	r2, [r3, #20]
            break;
2000173e:	e1aa      	b.n	20001a96 <mss_i2c_isr+0x57e>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
20001740:	69a3      	ldr	r3, [r4, #24]
20001742:	f04f 0201 	mov.w	r2, #1
20001746:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001748:	f04f 0302 	mov.w	r3, #2
2000174c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
20001750:	f04f 0300 	mov.w	r3, #0
20001754:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20001756:	4620      	mov	r0, r4
20001758:	f7ff fed6 	bl	20001508 <enable_slave_if_required>
            break;
2000175c:	e19b      	b.n	20001a96 <mss_i2c_isr+0x57e>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
2000175e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
20001760:	6a61      	ldr	r1, [r4, #36]	; 0x24
20001762:	428b      	cmp	r3, r1
20001764:	d206      	bcs.n	20001774 <mss_i2c_isr+0x25c>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
20001766:	6a21      	ldr	r1, [r4, #32]
20001768:	5cc9      	ldrb	r1, [r1, r3]
2000176a:	7211      	strb	r1, [r2, #8]
2000176c:	f103 0301 	add.w	r3, r3, #1
20001770:	62a3      	str	r3, [r4, #40]	; 0x28
20001772:	e190      	b.n	20001a96 <mss_i2c_isr+0x57e>
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
20001774:	7a23      	ldrb	r3, [r4, #8]
20001776:	2b03      	cmp	r3, #3
20001778:	d105      	bne.n	20001786 <mss_i2c_isr+0x26e>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
2000177a:	f04f 0301 	mov.w	r3, #1
2000177e:	62e3      	str	r3, [r4, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
20001780:	69a2      	ldr	r2, [r4, #24]
20001782:	6153      	str	r3, [r2, #20]
20001784:	e187      	b.n	20001a96 <mss_i2c_isr+0x57e>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
20001786:	f04f 0300 	mov.w	r3, #0
2000178a:	7223      	strb	r3, [r4, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
2000178c:	7c23      	ldrb	r3, [r4, #16]
2000178e:	f003 0301 	and.w	r3, r3, #1

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
20001792:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
                if ( hold_bus == 0u )
20001796:	b93b      	cbnz	r3, 200017a8 <mss_i2c_isr+0x290>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
20001798:	69a3      	ldr	r3, [r4, #24]
2000179a:	f04f 0501 	mov.w	r5, #1
2000179e:	611d      	str	r5, [r3, #16]
                    enable_slave_if_required(this_i2c);
200017a0:	4620      	mov	r0, r4
200017a2:	f7ff feb1 	bl	20001508 <enable_slave_if_required>
200017a6:	e013      	b.n	200017d0 <mss_i2c_isr+0x2b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
200017a8:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200017aa:	b21a      	sxth	r2, r3
200017ac:	ea4f 1252 	mov.w	r2, r2, lsr #5
200017b0:	f003 031f 	and.w	r3, r3, #31
200017b4:	f04f 0101 	mov.w	r1, #1
200017b8:	fa01 f103 	lsl.w	r1, r1, r3
200017bc:	f24e 1300 	movw	r3, #57600	; 0xe100
200017c0:	f2ce 0300 	movt	r3, #57344	; 0xe000
200017c4:	f102 0220 	add.w	r2, r2, #32
200017c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200017cc:	f04f 0500 	mov.w	r5, #0
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
200017d0:	f04f 0300 	mov.w	r3, #0
200017d4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
200017d8:	e15c      	b.n	20001a94 <mss_i2c_isr+0x57c>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
200017da:	69a3      	ldr	r3, [r4, #24]
200017dc:	f04f 0201 	mov.w	r2, #1
200017e0:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
200017e2:	f04f 0302 	mov.w	r3, #2
200017e6:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200017ea:	f04f 0300 	mov.w	r3, #0
200017ee:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
200017f0:	4620      	mov	r0, r4
200017f2:	f7ff fe89 	bl	20001508 <enable_slave_if_required>

            break;
200017f6:	e14e      	b.n	20001a96 <mss_i2c_isr+0x57e>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
200017f8:	6b63      	ldr	r3, [r4, #52]	; 0x34
200017fa:	2b01      	cmp	r3, #1
200017fc:	d904      	bls.n	20001808 <mss_i2c_isr+0x2f0>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200017fe:	69a3      	ldr	r3, [r4, #24]
20001800:	f04f 0201 	mov.w	r2, #1
20001804:	609a      	str	r2, [r3, #8]
20001806:	e146      	b.n	20001a96 <mss_i2c_isr+0x57e>
            }
            else if(1u == this_i2c->master_rx_size)
20001808:	2b01      	cmp	r3, #1
2000180a:	d104      	bne.n	20001816 <mss_i2c_isr+0x2fe>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
2000180c:	69a3      	ldr	r3, [r4, #24]
2000180e:	f04f 0200 	mov.w	r2, #0
20001812:	609a      	str	r2, [r3, #8]
20001814:	e13f      	b.n	20001a96 <mss_i2c_isr+0x57e>
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001816:	69a2      	ldr	r2, [r4, #24]
20001818:	f04f 0301 	mov.w	r3, #1
2000181c:	6093      	str	r3, [r2, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000181e:	69a2      	ldr	r2, [r4, #24]
20001820:	6113      	str	r3, [r2, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
20001822:	f04f 0300 	mov.w	r3, #0
20001826:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
2000182a:	7223      	strb	r3, [r4, #8]
2000182c:	e133      	b.n	20001a96 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
2000182e:	69a3      	ldr	r3, [r4, #24]
20001830:	f04f 0201 	mov.w	r2, #1
20001834:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
20001836:	f04f 0302 	mov.w	r3, #2
2000183a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
2000183e:	f04f 0300 	mov.w	r3, #0
20001842:	7223      	strb	r3, [r4, #8]
            enable_slave_if_required(this_i2c);
20001844:	4620      	mov	r0, r4
20001846:	f7ff fe5f 	bl	20001508 <enable_slave_if_required>
            break;
2000184a:	e124      	b.n	20001a96 <mss_i2c_isr+0x57e>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
2000184c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
2000184e:	7a11      	ldrb	r1, [r2, #8]
20001850:	6b22      	ldr	r2, [r4, #48]	; 0x30
20001852:	54d1      	strb	r1, [r2, r3]
20001854:	f103 0301 	add.w	r3, r3, #1
20001858:	63a3      	str	r3, [r4, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
2000185a:	6b62      	ldr	r2, [r4, #52]	; 0x34
2000185c:	f102 32ff 	add.w	r2, r2, #4294967295
20001860:	4293      	cmp	r3, r2
20001862:	f0c0 8118 	bcc.w	20001a96 <mss_i2c_isr+0x57e>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001866:	69a3      	ldr	r3, [r4, #24]
20001868:	f04f 0200 	mov.w	r2, #0
2000186c:	609a      	str	r2, [r3, #8]
2000186e:	e112      	b.n	20001a96 <mss_i2c_isr+0x57e>
            }
            break;
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
20001870:	7a11      	ldrb	r1, [r2, #8]
20001872:	6b22      	ldr	r2, [r4, #48]	; 0x30
20001874:	6ba3      	ldr	r3, [r4, #56]	; 0x38
20001876:	54d1      	strb	r1, [r2, r3]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
20001878:	7c23      	ldrb	r3, [r4, #16]
2000187a:	f003 0301 	and.w	r3, r3, #1

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
2000187e:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
            if ( hold_bus == 0u )
20001882:	b93b      	cbnz	r3, 20001894 <mss_i2c_isr+0x37c>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
20001884:	69a3      	ldr	r3, [r4, #24]
20001886:	f04f 0501 	mov.w	r5, #1
2000188a:	611d      	str	r5, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
2000188c:	4620      	mov	r0, r4
2000188e:	f7ff fe3b 	bl	20001508 <enable_slave_if_required>
20001892:	e013      	b.n	200018bc <mss_i2c_isr+0x3a4>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
20001894:	8a63      	ldrh	r3, [r4, #18]
20001896:	b21a      	sxth	r2, r3
20001898:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000189c:	f003 031f 	and.w	r3, r3, #31
200018a0:	f04f 0101 	mov.w	r1, #1
200018a4:	fa01 f103 	lsl.w	r1, r1, r3
200018a8:	f24e 1300 	movw	r3, #57600	; 0xe100
200018ac:	f2ce 0300 	movt	r3, #57344	; 0xe000
200018b0:	f102 0220 	add.w	r2, r2, #32
200018b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
200018b8:	f04f 0500 	mov.w	r5, #0

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200018bc:	f04f 0300 	mov.w	r3, #0
200018c0:	7223      	strb	r3, [r4, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
200018c2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
            break;
200018c6:	e0e5      	b.n	20001a94 <mss_i2c_isr+0x57c>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
200018c8:	69a3      	ldr	r3, [r4, #24]
200018ca:	f04f 0201 	mov.w	r2, #1
200018ce:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
200018d0:	f04f 0300 	mov.w	r3, #0
200018d4:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200018d6:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200018da:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200018de:	2b00      	cmp	r3, #0
200018e0:	f000 80d9 	beq.w	20001a96 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200018e4:	69a3      	ldr	r3, [r4, #24]
200018e6:	615a      	str	r2, [r3, #20]
200018e8:	e0d5      	b.n	20001a96 <mss_i2c_isr+0x57e>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
200018ea:	f04f 0301 	mov.w	r3, #1
200018ee:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
200018f2:	f04f 0304 	mov.w	r3, #4
200018f6:	7223      	strb	r3, [r4, #8]
            this_i2c->slave_rx_idx = 0u;
200018f8:	f04f 0300 	mov.w	r3, #0
200018fc:	65a3      	str	r3, [r4, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
200018fe:	60e3      	str	r3, [r4, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
20001900:	69a3      	ldr	r3, [r4, #24]
20001902:	695a      	ldr	r2, [r3, #20]
20001904:	b132      	cbz	r2, 20001914 <mss_i2c_isr+0x3fc>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20001906:	f04f 0200 	mov.w	r2, #0
2000190a:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
2000190c:	f04f 0301 	mov.w	r3, #1
20001910:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
20001914:	f04f 0301 	mov.w	r3, #1
20001918:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
2000191c:	e0bb      	b.n	20001a96 <mss_i2c_isr+0x57e>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
2000191e:	6d21      	ldr	r1, [r4, #80]	; 0x50
20001920:	b161      	cbz	r1, 2000193c <mss_i2c_isr+0x424>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
20001922:	6da3      	ldr	r3, [r4, #88]	; 0x58
20001924:	6d60      	ldr	r0, [r4, #84]	; 0x54
20001926:	4283      	cmp	r3, r0
20001928:	d20d      	bcs.n	20001946 <mss_i2c_isr+0x42e>
            {
                data = this_i2c->hw_reg->DATA;
2000192a:	7a12      	ldrb	r2, [r2, #8]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
2000192c:	54ca      	strb	r2, [r1, r3]
2000192e:	f103 0301 	add.w	r3, r3, #1
20001932:	65a3      	str	r3, [r4, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
20001934:	68e3      	ldr	r3, [r4, #12]
20001936:	eb02 2203 	add.w	r2, r2, r3, lsl #8
2000193a:	60e2      	str	r2, [r4, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
2000193c:	6da2      	ldr	r2, [r4, #88]	; 0x58
2000193e:	6d63      	ldr	r3, [r4, #84]	; 0x54
20001940:	429a      	cmp	r2, r3
20001942:	f0c0 80a8 	bcc.w	20001a96 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
20001946:	69a3      	ldr	r3, [r4, #24]
20001948:	f04f 0200 	mov.w	r2, #0
2000194c:	609a      	str	r2, [r3, #8]
2000194e:	e0a2      	b.n	20001a96 <mss_i2c_isr+0x57e>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
20001950:	7a23      	ldrb	r3, [r4, #8]
20001952:	2b04      	cmp	r3, #4
20001954:	d121      	bne.n	2000199a <mss_i2c_isr+0x482>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
20001956:	6da2      	ldr	r2, [r4, #88]	; 0x58
20001958:	6e23      	ldr	r3, [r4, #96]	; 0x60
2000195a:	429a      	cmp	r2, r3
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
2000195c:	bf04      	itt	eq
2000195e:	68e3      	ldreq	r3, [r4, #12]
20001960:	64e3      	streq	r3, [r4, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
20001962:	6e63      	ldr	r3, [r4, #100]	; 0x64
20001964:	b1a3      	cbz	r3, 20001990 <mss_i2c_isr+0x478>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
20001966:	4620      	mov	r0, r4
20001968:	6d21      	ldr	r1, [r4, #80]	; 0x50
2000196a:	f8b4 2058 	ldrh.w	r2, [r4, #88]	; 0x58
2000196e:	4798      	blx	r3
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
20001970:	b938      	cbnz	r0, 20001982 <mss_i2c_isr+0x46a>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
20001972:	4620      	mov	r0, r4
20001974:	f7ff fdc8 	bl	20001508 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001978:	69a3      	ldr	r3, [r4, #24]
2000197a:	f04f 0201 	mov.w	r2, #1
2000197e:	609a      	str	r2, [r3, #8]
20001980:	e011      	b.n	200019a6 <mss_i2c_isr+0x48e>
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001982:	69a2      	ldr	r2, [r4, #24]
20001984:	f04f 0300 	mov.w	r3, #0
20001988:	6093      	str	r3, [r2, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
2000198a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
2000198e:	e00a      	b.n	200019a6 <mss_i2c_isr+0x48e>
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001990:	69a3      	ldr	r3, [r4, #24]
20001992:	f04f 0201 	mov.w	r2, #1
20001996:	609a      	str	r2, [r3, #8]
20001998:	e005      	b.n	200019a6 <mss_i2c_isr+0x48e>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
2000199a:	f04f 0300 	mov.w	r3, #0
2000199e:	64e3      	str	r3, [r4, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
200019a0:	4620      	mov	r0, r4
200019a2:	f7ff fdb1 	bl	20001508 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
200019a6:	f04f 0300 	mov.w	r3, #0
200019aa:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
200019ae:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
200019b2:	b11b      	cbz	r3, 200019bc <mss_i2c_isr+0x4a4>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
200019b4:	69a3      	ldr	r3, [r4, #24]
200019b6:	f04f 0201 	mov.w	r2, #1
200019ba:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
200019bc:	f04f 0300 	mov.w	r3, #0
200019c0:	7223      	strb	r3, [r4, #8]
            break;
200019c2:	e068      	b.n	20001a96 <mss_i2c_isr+0x57e>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
200019c4:	f04f 0300 	mov.w	r3, #0
200019c8:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
200019ca:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
200019cc:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
200019d0:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
200019d2:	bf04      	itt	eq
200019d4:	2302      	moveq	r3, #2
200019d6:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
200019da:	4620      	mov	r0, r4
200019dc:	f7ff fd94 	bl	20001508 <enable_slave_if_required>

            break;
200019e0:	e059      	b.n	20001a96 <mss_i2c_isr+0x57e>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
200019e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
200019e6:	2ba8      	cmp	r3, #168	; 0xa8
200019e8:	d113      	bne.n	20001a12 <mss_i2c_isr+0x4fa>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
200019ea:	f04f 0305 	mov.w	r3, #5
200019ee:	7223      	strb	r3, [r4, #8]
                this_i2c->random_read_addr = 0u;
200019f0:	f04f 0300 	mov.w	r3, #0
200019f4:	60e3      	str	r3, [r4, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
200019f6:	f04f 0301 	mov.w	r3, #1
200019fa:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
200019fe:	69a3      	ldr	r3, [r4, #24]
20001a00:	695a      	ldr	r2, [r3, #20]
20001a02:	b132      	cbz	r2, 20001a12 <mss_i2c_isr+0x4fa>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
20001a04:	f04f 0200 	mov.w	r2, #0
20001a08:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
20001a0a:	f04f 0301 	mov.w	r3, #1
20001a0e:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
20001a12:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
20001a14:	6ca2      	ldr	r2, [r4, #72]	; 0x48
20001a16:	4293      	cmp	r3, r2
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
20001a18:	bf23      	ittte	cs
20001a1a:	6963      	ldrcs	r3, [r4, #20]
20001a1c:	f04f 32ff 	movcs.w	r2, #4294967295
20001a20:	721a      	strbcs	r2, [r3, #8]
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
20001a22:	6962      	ldrcc	r2, [r4, #20]
20001a24:	bf3f      	itttt	cc
20001a26:	6c61      	ldrcc	r1, [r4, #68]	; 0x44
20001a28:	5cc9      	ldrbcc	r1, [r1, r3]
20001a2a:	7211      	strbcc	r1, [r2, #8]
20001a2c:	3301      	addcc	r3, #1
20001a2e:	bf38      	it	cc
20001a30:	64e3      	strcc	r3, [r4, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
20001a32:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
20001a34:	6ca3      	ldr	r3, [r4, #72]	; 0x48
20001a36:	429a      	cmp	r2, r3
20001a38:	d32d      	bcc.n	20001a96 <mss_i2c_isr+0x57e>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
20001a3a:	69a2      	ldr	r2, [r4, #24]
20001a3c:	f04f 0300 	mov.w	r3, #0
20001a40:	6093      	str	r3, [r2, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
20001a42:	64e3      	str	r3, [r4, #76]	; 0x4c
20001a44:	e027      	b.n	20001a96 <mss_i2c_isr+0x57e>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
20001a46:	f04f 0300 	mov.w	r3, #0
20001a4a:	64e3      	str	r3, [r4, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
20001a4c:	69a2      	ldr	r2, [r4, #24]
20001a4e:	f04f 0101 	mov.w	r1, #1
20001a52:	6091      	str	r1, [r2, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
20001a54:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
20001a58:	f894 3071 	ldrb.w	r3, [r4, #113]	; 0x71
20001a5c:	b10b      	cbz	r3, 20001a62 <mss_i2c_isr+0x54a>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
20001a5e:	69a3      	ldr	r3, [r4, #24]
20001a60:	6159      	str	r1, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001a62:	f04f 0300 	mov.w	r3, #0
20001a66:	7223      	strb	r3, [r4, #8]
            break;
20001a68:	e015      	b.n	20001a96 <mss_i2c_isr+0x57e>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
20001a6a:	69a2      	ldr	r2, [r4, #24]
20001a6c:	f04f 0300 	mov.w	r3, #0
20001a70:	6153      	str	r3, [r2, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
20001a72:	7223      	strb	r3, [r4, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
20001a74:	64e3      	str	r3, [r4, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
20001a76:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
20001a7a:	2b01      	cmp	r3, #1
            {
                this_i2c->master_status = MSS_I2C_FAILED;
20001a7c:	bf04      	itt	eq
20001a7e:	2302      	moveq	r3, #2
20001a80:	f884 303c 	strbeq.w	r3, [r4, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
20001a84:	f894 305c 	ldrb.w	r3, [r4, #92]	; 0x5c
20001a88:	2b01      	cmp	r3, #1
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
20001a8a:	bf04      	itt	eq
20001a8c:	2302      	moveq	r3, #2
20001a8e:	f884 305c 	strbeq.w	r3, [r4, #92]	; 0x5c
20001a92:	e000      	b.n	20001a96 <mss_i2c_isr+0x57e>


            break;
    }
    
    if ( clear_irq )
20001a94:	b11d      	cbz	r5, 20001a9e <mss_i2c_isr+0x586>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
20001a96:	69a3      	ldr	r3, [r4, #24]
20001a98:	f04f 0200 	mov.w	r2, #0
20001a9c:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
20001a9e:	6963      	ldr	r3, [r4, #20]
20001aa0:	791b      	ldrb	r3, [r3, #4]
20001aa2:	f88d 3007 	strb.w	r3, [sp, #7]
}
20001aa6:	b003      	add	sp, #12
20001aa8:	bd30      	pop	{r4, r5, pc}
20001aaa:	bf00      	nop

20001aac <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
20001aac:	4668      	mov	r0, sp
20001aae:	f020 0107 	bic.w	r1, r0, #7
20001ab2:	468d      	mov	sp, r1
20001ab4:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c0 );
20001ab6:	f648 20f4 	movw	r0, #35572	; 0x8af4
20001aba:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001abe:	f7ff fd2b 	bl	20001518 <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001ac2:	f24e 1300 	movw	r3, #57600	; 0xe100
20001ac6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001aca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
20001ace:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
20001ad2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001ad6:	4685      	mov	sp, r0
20001ad8:	4770      	bx	lr
20001ada:	bf00      	nop

20001adc <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
20001adc:	4668      	mov	r0, sp
20001ade:	f020 0107 	bic.w	r1, r0, #7
20001ae2:	468d      	mov	sp, r1
20001ae4:	b501      	push	{r0, lr}
    mss_i2c_isr( &g_mss_i2c1 );
20001ae6:	f648 3068 	movw	r0, #35688	; 0x8b68
20001aea:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001aee:	f7ff fd13 	bl	20001518 <mss_i2c_isr>
20001af2:	f24e 1300 	movw	r3, #57600	; 0xe100
20001af6:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001afa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
20001afe:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
20001b02:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
20001b06:	4685      	mov	sp, r0
20001b08:	4770      	bx	lr
20001b0a:	bf00      	nop

20001b0c <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001b0c:	281f      	cmp	r0, #31
20001b0e:	d901      	bls.n	20001b14 <MSS_GPIO_set_output+0x8>
20001b10:	be00      	bkpt	0x0000
20001b12:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20001b14:	f240 0300 	movw	r3, #0
20001b18:	f2c4 2326 	movt	r3, #16934	; 0x4226
20001b1c:	f500 6088 	add.w	r0, r0, #1088	; 0x440
20001b20:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
20001b24:	4770      	bx	lr
20001b26:	bf00      	nop

20001b28 <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001b28:	281f      	cmp	r0, #31
20001b2a:	d901      	bls.n	20001b30 <MSS_GPIO_clear_irq+0x8>
20001b2c:	be00      	bkpt	0x0000
20001b2e:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
20001b30:	f04f 0201 	mov.w	r2, #1
20001b34:	fa02 f100 	lsl.w	r1, r2, r0
20001b38:	f243 0300 	movw	r3, #12288	; 0x3000
20001b3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001b40:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20001b44:	f248 0360 	movw	r3, #32864	; 0x8060
20001b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b4c:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001b50:	b219      	sxth	r1, r3
20001b52:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001b56:	f003 031f 	and.w	r3, r3, #31
20001b5a:	fa02 f203 	lsl.w	r2, r2, r3
20001b5e:	f24e 1300 	movw	r3, #57600	; 0xe100
20001b62:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001b66:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001b6a:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
20001b6e:	4770      	bx	lr

20001b70 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001b70:	4770      	bx	lr
20001b72:	bf00      	nop

20001b74 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20001b74:	b430      	push	{r4, r5}
20001b76:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20001b78:	f248 03a0 	movw	r3, #32928	; 0x80a0
20001b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b80:	46ec      	mov	ip, sp
20001b82:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001b84:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20001b88:	f242 0300 	movw	r3, #8192	; 0x2000
20001b8c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001b90:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001b92:	f002 020c 	and.w	r2, r2, #12
20001b96:	a904      	add	r1, sp, #16
20001b98:	440a      	add	r2, r1
20001b9a:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20001b9e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001ba0:	f3c2 1201 	ubfx	r2, r2, #4, #2
20001ba4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001ba8:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001bac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001bae:	f3c2 1281 	ubfx	r2, r2, #6, #2
20001bb2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001bb6:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001bba:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20001bbe:	f3c1 2104 	ubfx	r1, r1, #8, #5
20001bc2:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
20001bc6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
20001bca:	bf18      	it	ne
20001bcc:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001bce:	f240 2330 	movw	r3, #560	; 0x230
20001bd2:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001bd6:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
20001bd8:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20001bdc:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001be0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001be4:	429a      	cmp	r2, r3
20001be6:	d105      	bne.n	20001bf4 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
20001be8:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001bec:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001bf0:	681b      	ldr	r3, [r3, #0]
20001bf2:	e028      	b.n	20001c46 <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001bf4:	f640 031c 	movw	r3, #2076	; 0x81c
20001bf8:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001bfc:	681a      	ldr	r2, [r3, #0]
20001bfe:	f244 3341 	movw	r3, #17217	; 0x4341
20001c02:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001c06:	429a      	cmp	r2, r3
20001c08:	d11e      	bne.n	20001c48 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
20001c0a:	f640 0340 	movw	r3, #2112	; 0x840
20001c0e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001c12:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001c14:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20001c18:	f240 3300 	movw	r3, #768	; 0x300
20001c1c:	f2c0 0301 	movt	r3, #1
20001c20:	429a      	cmp	r2, r3
20001c22:	d911      	bls.n	20001c48 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20001c24:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20001c28:	d205      	bcs.n	20001c36 <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20001c2a:	f241 632c 	movw	r3, #5676	; 0x162c
20001c2e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001c32:	681b      	ldr	r3, [r3, #0]
20001c34:	e007      	b.n	20001c46 <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20001c36:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20001c3a:	d205      	bcs.n	20001c48 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20001c3c:	f641 63ac 	movw	r3, #7852	; 0x1eac
20001c40:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001c44:	681b      	ldr	r3, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20001c46:	b923      	cbnz	r3, 20001c52 <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001c48:	be00      	bkpt	0x0000
20001c4a:	f647 0340 	movw	r3, #30784	; 0x7840
20001c4e:	f2c0 137d 	movt	r3, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001c52:	f248 3238 	movw	r2, #33592	; 0x8338
20001c56:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c5a:	6013      	str	r3, [r2, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001c5c:	f248 3230 	movw	r2, #33584	; 0x8330
20001c60:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c64:	fbb3 f5f5 	udiv	r5, r3, r5
20001c68:	6015      	str	r5, [r2, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001c6a:	f248 3234 	movw	r2, #33588	; 0x8334
20001c6e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c72:	fbb3 f4f4 	udiv	r4, r3, r4
20001c76:	6014      	str	r4, [r2, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20001c78:	f248 3228 	movw	r2, #33576	; 0x8328
20001c7c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c80:	fbb3 f0f0 	udiv	r0, r3, r0
20001c84:	6010      	str	r0, [r2, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20001c86:	f248 322c 	movw	r2, #33580	; 0x832c
20001c8a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c8e:	fbb3 f1f1 	udiv	r1, r3, r1
20001c92:	6011      	str	r1, [r2, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20001c94:	f248 323c 	movw	r2, #33596	; 0x833c
20001c98:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001c9c:	6013      	str	r3, [r2, #0]
}
20001c9e:	b004      	add	sp, #16
20001ca0:	bc30      	pop	{r4, r5}
20001ca2:	4770      	bx	lr

20001ca4 <__aeabi_dmul>:
20001ca4:	b570      	push	{r4, r5, r6, lr}
20001ca6:	f04f 0cff 	mov.w	ip, #255	; 0xff
20001caa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20001cae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20001cb2:	bf1d      	ittte	ne
20001cb4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20001cb8:	ea94 0f0c 	teqne	r4, ip
20001cbc:	ea95 0f0c 	teqne	r5, ip
20001cc0:	f000 f8de 	bleq	20001e80 <__aeabi_dmul+0x1dc>
20001cc4:	442c      	add	r4, r5
20001cc6:	ea81 0603 	eor.w	r6, r1, r3
20001cca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20001cce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20001cd2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20001cd6:	bf18      	it	ne
20001cd8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20001cdc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001ce0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20001ce4:	d038      	beq.n	20001d58 <__aeabi_dmul+0xb4>
20001ce6:	fba0 ce02 	umull	ip, lr, r0, r2
20001cea:	f04f 0500 	mov.w	r5, #0
20001cee:	fbe1 e502 	umlal	lr, r5, r1, r2
20001cf2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20001cf6:	fbe0 e503 	umlal	lr, r5, r0, r3
20001cfa:	f04f 0600 	mov.w	r6, #0
20001cfe:	fbe1 5603 	umlal	r5, r6, r1, r3
20001d02:	f09c 0f00 	teq	ip, #0
20001d06:	bf18      	it	ne
20001d08:	f04e 0e01 	orrne.w	lr, lr, #1
20001d0c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20001d10:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20001d14:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20001d18:	d204      	bcs.n	20001d24 <__aeabi_dmul+0x80>
20001d1a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20001d1e:	416d      	adcs	r5, r5
20001d20:	eb46 0606 	adc.w	r6, r6, r6
20001d24:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20001d28:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20001d2c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20001d30:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
20001d34:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20001d38:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20001d3c:	bf88      	it	hi
20001d3e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20001d42:	d81e      	bhi.n	20001d82 <__aeabi_dmul+0xde>
20001d44:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20001d48:	bf08      	it	eq
20001d4a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20001d4e:	f150 0000 	adcs.w	r0, r0, #0
20001d52:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20001d56:	bd70      	pop	{r4, r5, r6, pc}
20001d58:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20001d5c:	ea46 0101 	orr.w	r1, r6, r1
20001d60:	ea40 0002 	orr.w	r0, r0, r2
20001d64:	ea81 0103 	eor.w	r1, r1, r3
20001d68:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
20001d6c:	bfc2      	ittt	gt
20001d6e:	ebd4 050c 	rsbsgt	r5, r4, ip
20001d72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20001d76:	bd70      	popgt	{r4, r5, r6, pc}
20001d78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20001d7c:	f04f 0e00 	mov.w	lr, #0
20001d80:	3c01      	subs	r4, #1
20001d82:	f300 80ab 	bgt.w	20001edc <__aeabi_dmul+0x238>
20001d86:	f114 0f36 	cmn.w	r4, #54	; 0x36
20001d8a:	bfde      	ittt	le
20001d8c:	2000      	movle	r0, #0
20001d8e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20001d92:	bd70      	pople	{r4, r5, r6, pc}
20001d94:	f1c4 0400 	rsb	r4, r4, #0
20001d98:	3c20      	subs	r4, #32
20001d9a:	da35      	bge.n	20001e08 <__aeabi_dmul+0x164>
20001d9c:	340c      	adds	r4, #12
20001d9e:	dc1b      	bgt.n	20001dd8 <__aeabi_dmul+0x134>
20001da0:	f104 0414 	add.w	r4, r4, #20
20001da4:	f1c4 0520 	rsb	r5, r4, #32
20001da8:	fa00 f305 	lsl.w	r3, r0, r5
20001dac:	fa20 f004 	lsr.w	r0, r0, r4
20001db0:	fa01 f205 	lsl.w	r2, r1, r5
20001db4:	ea40 0002 	orr.w	r0, r0, r2
20001db8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
20001dbc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20001dc0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20001dc4:	fa21 f604 	lsr.w	r6, r1, r4
20001dc8:	eb42 0106 	adc.w	r1, r2, r6
20001dcc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20001dd0:	bf08      	it	eq
20001dd2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20001dd6:	bd70      	pop	{r4, r5, r6, pc}
20001dd8:	f1c4 040c 	rsb	r4, r4, #12
20001ddc:	f1c4 0520 	rsb	r5, r4, #32
20001de0:	fa00 f304 	lsl.w	r3, r0, r4
20001de4:	fa20 f005 	lsr.w	r0, r0, r5
20001de8:	fa01 f204 	lsl.w	r2, r1, r4
20001dec:	ea40 0002 	orr.w	r0, r0, r2
20001df0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001df4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20001df8:	f141 0100 	adc.w	r1, r1, #0
20001dfc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20001e00:	bf08      	it	eq
20001e02:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20001e06:	bd70      	pop	{r4, r5, r6, pc}
20001e08:	f1c4 0520 	rsb	r5, r4, #32
20001e0c:	fa00 f205 	lsl.w	r2, r0, r5
20001e10:	ea4e 0e02 	orr.w	lr, lr, r2
20001e14:	fa20 f304 	lsr.w	r3, r0, r4
20001e18:	fa01 f205 	lsl.w	r2, r1, r5
20001e1c:	ea43 0302 	orr.w	r3, r3, r2
20001e20:	fa21 f004 	lsr.w	r0, r1, r4
20001e24:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001e28:	fa21 f204 	lsr.w	r2, r1, r4
20001e2c:	ea20 0002 	bic.w	r0, r0, r2
20001e30:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
20001e34:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20001e38:	bf08      	it	eq
20001e3a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20001e3e:	bd70      	pop	{r4, r5, r6, pc}
20001e40:	f094 0f00 	teq	r4, #0
20001e44:	d10f      	bne.n	20001e66 <__aeabi_dmul+0x1c2>
20001e46:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20001e4a:	0040      	lsls	r0, r0, #1
20001e4c:	eb41 0101 	adc.w	r1, r1, r1
20001e50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001e54:	bf08      	it	eq
20001e56:	3c01      	subeq	r4, #1
20001e58:	d0f7      	beq.n	20001e4a <__aeabi_dmul+0x1a6>
20001e5a:	ea41 0106 	orr.w	r1, r1, r6
20001e5e:	f095 0f00 	teq	r5, #0
20001e62:	bf18      	it	ne
20001e64:	4770      	bxne	lr
20001e66:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
20001e6a:	0052      	lsls	r2, r2, #1
20001e6c:	eb43 0303 	adc.w	r3, r3, r3
20001e70:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
20001e74:	bf08      	it	eq
20001e76:	3d01      	subeq	r5, #1
20001e78:	d0f7      	beq.n	20001e6a <__aeabi_dmul+0x1c6>
20001e7a:	ea43 0306 	orr.w	r3, r3, r6
20001e7e:	4770      	bx	lr
20001e80:	ea94 0f0c 	teq	r4, ip
20001e84:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20001e88:	bf18      	it	ne
20001e8a:	ea95 0f0c 	teqne	r5, ip
20001e8e:	d00c      	beq.n	20001eaa <__aeabi_dmul+0x206>
20001e90:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001e94:	bf18      	it	ne
20001e96:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001e9a:	d1d1      	bne.n	20001e40 <__aeabi_dmul+0x19c>
20001e9c:	ea81 0103 	eor.w	r1, r1, r3
20001ea0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001ea4:	f04f 0000 	mov.w	r0, #0
20001ea8:	bd70      	pop	{r4, r5, r6, pc}
20001eaa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20001eae:	bf06      	itte	eq
20001eb0:	4610      	moveq	r0, r2
20001eb2:	4619      	moveq	r1, r3
20001eb4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20001eb8:	d019      	beq.n	20001eee <__aeabi_dmul+0x24a>
20001eba:	ea94 0f0c 	teq	r4, ip
20001ebe:	d102      	bne.n	20001ec6 <__aeabi_dmul+0x222>
20001ec0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20001ec4:	d113      	bne.n	20001eee <__aeabi_dmul+0x24a>
20001ec6:	ea95 0f0c 	teq	r5, ip
20001eca:	d105      	bne.n	20001ed8 <__aeabi_dmul+0x234>
20001ecc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20001ed0:	bf1c      	itt	ne
20001ed2:	4610      	movne	r0, r2
20001ed4:	4619      	movne	r1, r3
20001ed6:	d10a      	bne.n	20001eee <__aeabi_dmul+0x24a>
20001ed8:	ea81 0103 	eor.w	r1, r1, r3
20001edc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20001ee0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20001ee4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20001ee8:	f04f 0000 	mov.w	r0, #0
20001eec:	bd70      	pop	{r4, r5, r6, pc}
20001eee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20001ef2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20001ef6:	bd70      	pop	{r4, r5, r6, pc}

20001ef8 <__aeabi_ddiv>:
20001ef8:	b570      	push	{r4, r5, r6, lr}
20001efa:	f04f 0cff 	mov.w	ip, #255	; 0xff
20001efe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20001f02:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20001f06:	bf1d      	ittte	ne
20001f08:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20001f0c:	ea94 0f0c 	teqne	r4, ip
20001f10:	ea95 0f0c 	teqne	r5, ip
20001f14:	f000 f8a7 	bleq	20002066 <__aeabi_ddiv+0x16e>
20001f18:	eba4 0405 	sub.w	r4, r4, r5
20001f1c:	ea81 0e03 	eor.w	lr, r1, r3
20001f20:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20001f24:	ea4f 3101 	mov.w	r1, r1, lsl #12
20001f28:	f000 8088 	beq.w	2000203c <__aeabi_ddiv+0x144>
20001f2c:	ea4f 3303 	mov.w	r3, r3, lsl #12
20001f30:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
20001f34:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20001f38:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20001f3c:	ea4f 2202 	mov.w	r2, r2, lsl #8
20001f40:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
20001f44:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20001f48:	ea4f 2600 	mov.w	r6, r0, lsl #8
20001f4c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20001f50:	429d      	cmp	r5, r3
20001f52:	bf08      	it	eq
20001f54:	4296      	cmpeq	r6, r2
20001f56:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20001f5a:	f504 7440 	add.w	r4, r4, #768	; 0x300
20001f5e:	d202      	bcs.n	20001f66 <__aeabi_ddiv+0x6e>
20001f60:	085b      	lsrs	r3, r3, #1
20001f62:	ea4f 0232 	mov.w	r2, r2, rrx
20001f66:	1ab6      	subs	r6, r6, r2
20001f68:	eb65 0503 	sbc.w	r5, r5, r3
20001f6c:	085b      	lsrs	r3, r3, #1
20001f6e:	ea4f 0232 	mov.w	r2, r2, rrx
20001f72:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
20001f76:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
20001f7a:	ebb6 0e02 	subs.w	lr, r6, r2
20001f7e:	eb75 0e03 	sbcs.w	lr, r5, r3
20001f82:	bf22      	ittt	cs
20001f84:	1ab6      	subcs	r6, r6, r2
20001f86:	4675      	movcs	r5, lr
20001f88:	ea40 000c 	orrcs.w	r0, r0, ip
20001f8c:	085b      	lsrs	r3, r3, #1
20001f8e:	ea4f 0232 	mov.w	r2, r2, rrx
20001f92:	ebb6 0e02 	subs.w	lr, r6, r2
20001f96:	eb75 0e03 	sbcs.w	lr, r5, r3
20001f9a:	bf22      	ittt	cs
20001f9c:	1ab6      	subcs	r6, r6, r2
20001f9e:	4675      	movcs	r5, lr
20001fa0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20001fa4:	085b      	lsrs	r3, r3, #1
20001fa6:	ea4f 0232 	mov.w	r2, r2, rrx
20001faa:	ebb6 0e02 	subs.w	lr, r6, r2
20001fae:	eb75 0e03 	sbcs.w	lr, r5, r3
20001fb2:	bf22      	ittt	cs
20001fb4:	1ab6      	subcs	r6, r6, r2
20001fb6:	4675      	movcs	r5, lr
20001fb8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
20001fbc:	085b      	lsrs	r3, r3, #1
20001fbe:	ea4f 0232 	mov.w	r2, r2, rrx
20001fc2:	ebb6 0e02 	subs.w	lr, r6, r2
20001fc6:	eb75 0e03 	sbcs.w	lr, r5, r3
20001fca:	bf22      	ittt	cs
20001fcc:	1ab6      	subcs	r6, r6, r2
20001fce:	4675      	movcs	r5, lr
20001fd0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20001fd4:	ea55 0e06 	orrs.w	lr, r5, r6
20001fd8:	d018      	beq.n	2000200c <__aeabi_ddiv+0x114>
20001fda:	ea4f 1505 	mov.w	r5, r5, lsl #4
20001fde:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20001fe2:	ea4f 1606 	mov.w	r6, r6, lsl #4
20001fe6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20001fea:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20001fee:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20001ff2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20001ff6:	d1c0      	bne.n	20001f7a <__aeabi_ddiv+0x82>
20001ff8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20001ffc:	d10b      	bne.n	20002016 <__aeabi_ddiv+0x11e>
20001ffe:	ea41 0100 	orr.w	r1, r1, r0
20002002:	f04f 0000 	mov.w	r0, #0
20002006:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000200a:	e7b6      	b.n	20001f7a <__aeabi_ddiv+0x82>
2000200c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20002010:	bf04      	itt	eq
20002012:	4301      	orreq	r1, r0
20002014:	2000      	moveq	r0, #0
20002016:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000201a:	bf88      	it	hi
2000201c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20002020:	f63f aeaf 	bhi.w	20001d82 <__aeabi_dmul+0xde>
20002024:	ebb5 0c03 	subs.w	ip, r5, r3
20002028:	bf04      	itt	eq
2000202a:	ebb6 0c02 	subseq.w	ip, r6, r2
2000202e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20002032:	f150 0000 	adcs.w	r0, r0, #0
20002036:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000203a:	bd70      	pop	{r4, r5, r6, pc}
2000203c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20002040:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20002044:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20002048:	bfc2      	ittt	gt
2000204a:	ebd4 050c 	rsbsgt	r5, r4, ip
2000204e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20002052:	bd70      	popgt	{r4, r5, r6, pc}
20002054:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20002058:	f04f 0e00 	mov.w	lr, #0
2000205c:	3c01      	subs	r4, #1
2000205e:	e690      	b.n	20001d82 <__aeabi_dmul+0xde>
20002060:	ea45 0e06 	orr.w	lr, r5, r6
20002064:	e68d      	b.n	20001d82 <__aeabi_dmul+0xde>
20002066:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
2000206a:	ea94 0f0c 	teq	r4, ip
2000206e:	bf08      	it	eq
20002070:	ea95 0f0c 	teqeq	r5, ip
20002074:	f43f af3b 	beq.w	20001eee <__aeabi_dmul+0x24a>
20002078:	ea94 0f0c 	teq	r4, ip
2000207c:	d10a      	bne.n	20002094 <__aeabi_ddiv+0x19c>
2000207e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20002082:	f47f af34 	bne.w	20001eee <__aeabi_dmul+0x24a>
20002086:	ea95 0f0c 	teq	r5, ip
2000208a:	f47f af25 	bne.w	20001ed8 <__aeabi_dmul+0x234>
2000208e:	4610      	mov	r0, r2
20002090:	4619      	mov	r1, r3
20002092:	e72c      	b.n	20001eee <__aeabi_dmul+0x24a>
20002094:	ea95 0f0c 	teq	r5, ip
20002098:	d106      	bne.n	200020a8 <__aeabi_ddiv+0x1b0>
2000209a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000209e:	f43f aefd 	beq.w	20001e9c <__aeabi_dmul+0x1f8>
200020a2:	4610      	mov	r0, r2
200020a4:	4619      	mov	r1, r3
200020a6:	e722      	b.n	20001eee <__aeabi_dmul+0x24a>
200020a8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200020ac:	bf18      	it	ne
200020ae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200020b2:	f47f aec5 	bne.w	20001e40 <__aeabi_dmul+0x19c>
200020b6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
200020ba:	f47f af0d 	bne.w	20001ed8 <__aeabi_dmul+0x234>
200020be:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
200020c2:	f47f aeeb 	bne.w	20001e9c <__aeabi_dmul+0x1f8>
200020c6:	e712      	b.n	20001eee <__aeabi_dmul+0x24a>

200020c8 <__libc_init_array>:
200020c8:	b570      	push	{r4, r5, r6, lr}
200020ca:	f248 3610 	movw	r6, #33552	; 0x8310
200020ce:	f248 3510 	movw	r5, #33552	; 0x8310
200020d2:	f2c2 0600 	movt	r6, #8192	; 0x2000
200020d6:	f2c2 0500 	movt	r5, #8192	; 0x2000
200020da:	1b76      	subs	r6, r6, r5
200020dc:	10b6      	asrs	r6, r6, #2
200020de:	d006      	beq.n	200020ee <__libc_init_array+0x26>
200020e0:	2400      	movs	r4, #0
200020e2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200020e6:	3401      	adds	r4, #1
200020e8:	4798      	blx	r3
200020ea:	42a6      	cmp	r6, r4
200020ec:	d8f9      	bhi.n	200020e2 <__libc_init_array+0x1a>
200020ee:	f248 3510 	movw	r5, #33552	; 0x8310
200020f2:	f248 3614 	movw	r6, #33556	; 0x8314
200020f6:	f2c2 0500 	movt	r5, #8192	; 0x2000
200020fa:	f2c2 0600 	movt	r6, #8192	; 0x2000
200020fe:	1b76      	subs	r6, r6, r5
20002100:	f006 f8fa 	bl	200082f8 <_init>
20002104:	10b6      	asrs	r6, r6, #2
20002106:	d006      	beq.n	20002116 <__libc_init_array+0x4e>
20002108:	2400      	movs	r4, #0
2000210a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000210e:	3401      	adds	r4, #1
20002110:	4798      	blx	r3
20002112:	42a6      	cmp	r6, r4
20002114:	d8f9      	bhi.n	2000210a <__libc_init_array+0x42>
20002116:	bd70      	pop	{r4, r5, r6, pc}

20002118 <memcpy>:
20002118:	2a03      	cmp	r2, #3
2000211a:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000211e:	d80b      	bhi.n	20002138 <memcpy+0x20>
20002120:	b13a      	cbz	r2, 20002132 <memcpy+0x1a>
20002122:	2300      	movs	r3, #0
20002124:	f811 c003 	ldrb.w	ip, [r1, r3]
20002128:	f800 c003 	strb.w	ip, [r0, r3]
2000212c:	3301      	adds	r3, #1
2000212e:	4293      	cmp	r3, r2
20002130:	d1f8      	bne.n	20002124 <memcpy+0xc>
20002132:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002136:	4770      	bx	lr
20002138:	1882      	adds	r2, r0, r2
2000213a:	460c      	mov	r4, r1
2000213c:	4603      	mov	r3, r0
2000213e:	e003      	b.n	20002148 <memcpy+0x30>
20002140:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20002144:	f803 1c01 	strb.w	r1, [r3, #-1]
20002148:	f003 0603 	and.w	r6, r3, #3
2000214c:	4619      	mov	r1, r3
2000214e:	46a4      	mov	ip, r4
20002150:	3301      	adds	r3, #1
20002152:	3401      	adds	r4, #1
20002154:	2e00      	cmp	r6, #0
20002156:	d1f3      	bne.n	20002140 <memcpy+0x28>
20002158:	f01c 0403 	ands.w	r4, ip, #3
2000215c:	4663      	mov	r3, ip
2000215e:	bf08      	it	eq
20002160:	ebc1 0c02 	rsbeq	ip, r1, r2
20002164:	d068      	beq.n	20002238 <memcpy+0x120>
20002166:	4265      	negs	r5, r4
20002168:	f1c4 0a04 	rsb	sl, r4, #4
2000216c:	eb0c 0705 	add.w	r7, ip, r5
20002170:	4633      	mov	r3, r6
20002172:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20002176:	f85c 6005 	ldr.w	r6, [ip, r5]
2000217a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
2000217e:	1a55      	subs	r5, r2, r1
20002180:	e008      	b.n	20002194 <memcpy+0x7c>
20002182:	f857 4f04 	ldr.w	r4, [r7, #4]!
20002186:	4626      	mov	r6, r4
20002188:	fa04 f40a 	lsl.w	r4, r4, sl
2000218c:	ea49 0404 	orr.w	r4, r9, r4
20002190:	50cc      	str	r4, [r1, r3]
20002192:	3304      	adds	r3, #4
20002194:	185c      	adds	r4, r3, r1
20002196:	2d03      	cmp	r5, #3
20002198:	fa26 f908 	lsr.w	r9, r6, r8
2000219c:	f1a5 0504 	sub.w	r5, r5, #4
200021a0:	eb0c 0603 	add.w	r6, ip, r3
200021a4:	dced      	bgt.n	20002182 <memcpy+0x6a>
200021a6:	2300      	movs	r3, #0
200021a8:	e002      	b.n	200021b0 <memcpy+0x98>
200021aa:	5cf1      	ldrb	r1, [r6, r3]
200021ac:	54e1      	strb	r1, [r4, r3]
200021ae:	3301      	adds	r3, #1
200021b0:	1919      	adds	r1, r3, r4
200021b2:	4291      	cmp	r1, r2
200021b4:	d3f9      	bcc.n	200021aa <memcpy+0x92>
200021b6:	e7bc      	b.n	20002132 <memcpy+0x1a>
200021b8:	f853 4c40 	ldr.w	r4, [r3, #-64]
200021bc:	f841 4c40 	str.w	r4, [r1, #-64]
200021c0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200021c4:	f841 4c3c 	str.w	r4, [r1, #-60]
200021c8:	f853 4c38 	ldr.w	r4, [r3, #-56]
200021cc:	f841 4c38 	str.w	r4, [r1, #-56]
200021d0:	f853 4c34 	ldr.w	r4, [r3, #-52]
200021d4:	f841 4c34 	str.w	r4, [r1, #-52]
200021d8:	f853 4c30 	ldr.w	r4, [r3, #-48]
200021dc:	f841 4c30 	str.w	r4, [r1, #-48]
200021e0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200021e4:	f841 4c2c 	str.w	r4, [r1, #-44]
200021e8:	f853 4c28 	ldr.w	r4, [r3, #-40]
200021ec:	f841 4c28 	str.w	r4, [r1, #-40]
200021f0:	f853 4c24 	ldr.w	r4, [r3, #-36]
200021f4:	f841 4c24 	str.w	r4, [r1, #-36]
200021f8:	f853 4c20 	ldr.w	r4, [r3, #-32]
200021fc:	f841 4c20 	str.w	r4, [r1, #-32]
20002200:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20002204:	f841 4c1c 	str.w	r4, [r1, #-28]
20002208:	f853 4c18 	ldr.w	r4, [r3, #-24]
2000220c:	f841 4c18 	str.w	r4, [r1, #-24]
20002210:	f853 4c14 	ldr.w	r4, [r3, #-20]
20002214:	f841 4c14 	str.w	r4, [r1, #-20]
20002218:	f853 4c10 	ldr.w	r4, [r3, #-16]
2000221c:	f841 4c10 	str.w	r4, [r1, #-16]
20002220:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20002224:	f841 4c0c 	str.w	r4, [r1, #-12]
20002228:	f853 4c08 	ldr.w	r4, [r3, #-8]
2000222c:	f841 4c08 	str.w	r4, [r1, #-8]
20002230:	f853 4c04 	ldr.w	r4, [r3, #-4]
20002234:	f841 4c04 	str.w	r4, [r1, #-4]
20002238:	461c      	mov	r4, r3
2000223a:	460d      	mov	r5, r1
2000223c:	3340      	adds	r3, #64	; 0x40
2000223e:	3140      	adds	r1, #64	; 0x40
20002240:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20002244:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20002248:	dcb6      	bgt.n	200021b8 <memcpy+0xa0>
2000224a:	4621      	mov	r1, r4
2000224c:	462b      	mov	r3, r5
2000224e:	1b54      	subs	r4, r2, r5
20002250:	e00f      	b.n	20002272 <memcpy+0x15a>
20002252:	f851 5c10 	ldr.w	r5, [r1, #-16]
20002256:	f843 5c10 	str.w	r5, [r3, #-16]
2000225a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
2000225e:	f843 5c0c 	str.w	r5, [r3, #-12]
20002262:	f851 5c08 	ldr.w	r5, [r1, #-8]
20002266:	f843 5c08 	str.w	r5, [r3, #-8]
2000226a:	f851 5c04 	ldr.w	r5, [r1, #-4]
2000226e:	f843 5c04 	str.w	r5, [r3, #-4]
20002272:	2c0f      	cmp	r4, #15
20002274:	460d      	mov	r5, r1
20002276:	469c      	mov	ip, r3
20002278:	f101 0110 	add.w	r1, r1, #16
2000227c:	f103 0310 	add.w	r3, r3, #16
20002280:	f1a4 0410 	sub.w	r4, r4, #16
20002284:	dce5      	bgt.n	20002252 <memcpy+0x13a>
20002286:	ebcc 0102 	rsb	r1, ip, r2
2000228a:	2300      	movs	r3, #0
2000228c:	e003      	b.n	20002296 <memcpy+0x17e>
2000228e:	58ec      	ldr	r4, [r5, r3]
20002290:	f84c 4003 	str.w	r4, [ip, r3]
20002294:	3304      	adds	r3, #4
20002296:	195e      	adds	r6, r3, r5
20002298:	2903      	cmp	r1, #3
2000229a:	eb03 040c 	add.w	r4, r3, ip
2000229e:	f1a1 0104 	sub.w	r1, r1, #4
200022a2:	dcf4      	bgt.n	2000228e <memcpy+0x176>
200022a4:	e77f      	b.n	200021a6 <memcpy+0x8e>
200022a6:	bf00      	nop

200022a8 <memset>:
200022a8:	2a03      	cmp	r2, #3
200022aa:	b2c9      	uxtb	r1, r1
200022ac:	b430      	push	{r4, r5}
200022ae:	d807      	bhi.n	200022c0 <memset+0x18>
200022b0:	b122      	cbz	r2, 200022bc <memset+0x14>
200022b2:	2300      	movs	r3, #0
200022b4:	54c1      	strb	r1, [r0, r3]
200022b6:	3301      	adds	r3, #1
200022b8:	4293      	cmp	r3, r2
200022ba:	d1fb      	bne.n	200022b4 <memset+0xc>
200022bc:	bc30      	pop	{r4, r5}
200022be:	4770      	bx	lr
200022c0:	eb00 0c02 	add.w	ip, r0, r2
200022c4:	4603      	mov	r3, r0
200022c6:	e001      	b.n	200022cc <memset+0x24>
200022c8:	f803 1c01 	strb.w	r1, [r3, #-1]
200022cc:	f003 0403 	and.w	r4, r3, #3
200022d0:	461a      	mov	r2, r3
200022d2:	3301      	adds	r3, #1
200022d4:	2c00      	cmp	r4, #0
200022d6:	d1f7      	bne.n	200022c8 <memset+0x20>
200022d8:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
200022dc:	ebc2 040c 	rsb	r4, r2, ip
200022e0:	fb03 f301 	mul.w	r3, r3, r1
200022e4:	e01f      	b.n	20002326 <memset+0x7e>
200022e6:	f842 3c40 	str.w	r3, [r2, #-64]
200022ea:	f842 3c3c 	str.w	r3, [r2, #-60]
200022ee:	f842 3c38 	str.w	r3, [r2, #-56]
200022f2:	f842 3c34 	str.w	r3, [r2, #-52]
200022f6:	f842 3c30 	str.w	r3, [r2, #-48]
200022fa:	f842 3c2c 	str.w	r3, [r2, #-44]
200022fe:	f842 3c28 	str.w	r3, [r2, #-40]
20002302:	f842 3c24 	str.w	r3, [r2, #-36]
20002306:	f842 3c20 	str.w	r3, [r2, #-32]
2000230a:	f842 3c1c 	str.w	r3, [r2, #-28]
2000230e:	f842 3c18 	str.w	r3, [r2, #-24]
20002312:	f842 3c14 	str.w	r3, [r2, #-20]
20002316:	f842 3c10 	str.w	r3, [r2, #-16]
2000231a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000231e:	f842 3c08 	str.w	r3, [r2, #-8]
20002322:	f842 3c04 	str.w	r3, [r2, #-4]
20002326:	4615      	mov	r5, r2
20002328:	3240      	adds	r2, #64	; 0x40
2000232a:	2c3f      	cmp	r4, #63	; 0x3f
2000232c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20002330:	dcd9      	bgt.n	200022e6 <memset+0x3e>
20002332:	462a      	mov	r2, r5
20002334:	ebc5 040c 	rsb	r4, r5, ip
20002338:	e007      	b.n	2000234a <memset+0xa2>
2000233a:	f842 3c10 	str.w	r3, [r2, #-16]
2000233e:	f842 3c0c 	str.w	r3, [r2, #-12]
20002342:	f842 3c08 	str.w	r3, [r2, #-8]
20002346:	f842 3c04 	str.w	r3, [r2, #-4]
2000234a:	4615      	mov	r5, r2
2000234c:	3210      	adds	r2, #16
2000234e:	2c0f      	cmp	r4, #15
20002350:	f1a4 0410 	sub.w	r4, r4, #16
20002354:	dcf1      	bgt.n	2000233a <memset+0x92>
20002356:	462a      	mov	r2, r5
20002358:	ebc5 050c 	rsb	r5, r5, ip
2000235c:	e001      	b.n	20002362 <memset+0xba>
2000235e:	f842 3c04 	str.w	r3, [r2, #-4]
20002362:	4614      	mov	r4, r2
20002364:	3204      	adds	r2, #4
20002366:	2d03      	cmp	r5, #3
20002368:	f1a5 0504 	sub.w	r5, r5, #4
2000236c:	dcf7      	bgt.n	2000235e <memset+0xb6>
2000236e:	e001      	b.n	20002374 <memset+0xcc>
20002370:	f804 1b01 	strb.w	r1, [r4], #1
20002374:	4564      	cmp	r4, ip
20002376:	d3fb      	bcc.n	20002370 <memset+0xc8>
20002378:	e7a0      	b.n	200022bc <memset+0x14>
2000237a:	bf00      	nop

2000237c <printf>:
2000237c:	b40f      	push	{r0, r1, r2, r3}
2000237e:	f248 3340 	movw	r3, #33600	; 0x8340
20002382:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002386:	b510      	push	{r4, lr}
20002388:	681c      	ldr	r4, [r3, #0]
2000238a:	b082      	sub	sp, #8
2000238c:	b124      	cbz	r4, 20002398 <printf+0x1c>
2000238e:	69a3      	ldr	r3, [r4, #24]
20002390:	b913      	cbnz	r3, 20002398 <printf+0x1c>
20002392:	4620      	mov	r0, r4
20002394:	f002 fec4 	bl	20005120 <__sinit>
20002398:	4620      	mov	r0, r4
2000239a:	ac05      	add	r4, sp, #20
2000239c:	9a04      	ldr	r2, [sp, #16]
2000239e:	4623      	mov	r3, r4
200023a0:	6881      	ldr	r1, [r0, #8]
200023a2:	9401      	str	r4, [sp, #4]
200023a4:	f000 f85a 	bl	2000245c <_vfprintf_r>
200023a8:	b002      	add	sp, #8
200023aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200023ae:	b004      	add	sp, #16
200023b0:	4770      	bx	lr
200023b2:	bf00      	nop

200023b4 <_printf_r>:
200023b4:	b40e      	push	{r1, r2, r3}
200023b6:	b510      	push	{r4, lr}
200023b8:	4604      	mov	r4, r0
200023ba:	b083      	sub	sp, #12
200023bc:	b118      	cbz	r0, 200023c6 <_printf_r+0x12>
200023be:	6983      	ldr	r3, [r0, #24]
200023c0:	b90b      	cbnz	r3, 200023c6 <_printf_r+0x12>
200023c2:	f002 fead 	bl	20005120 <__sinit>
200023c6:	4620      	mov	r0, r4
200023c8:	ac06      	add	r4, sp, #24
200023ca:	9a05      	ldr	r2, [sp, #20]
200023cc:	4623      	mov	r3, r4
200023ce:	6881      	ldr	r1, [r0, #8]
200023d0:	9401      	str	r4, [sp, #4]
200023d2:	f000 f843 	bl	2000245c <_vfprintf_r>
200023d6:	b003      	add	sp, #12
200023d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200023dc:	b003      	add	sp, #12
200023de:	4770      	bx	lr

200023e0 <strlen>:
200023e0:	f020 0103 	bic.w	r1, r0, #3
200023e4:	f010 0003 	ands.w	r0, r0, #3
200023e8:	f1c0 0000 	rsb	r0, r0, #0
200023ec:	f851 3b04 	ldr.w	r3, [r1], #4
200023f0:	f100 0c04 	add.w	ip, r0, #4
200023f4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200023f8:	f06f 0200 	mvn.w	r2, #0
200023fc:	bf1c      	itt	ne
200023fe:	fa22 f20c 	lsrne.w	r2, r2, ip
20002402:	4313      	orrne	r3, r2
20002404:	f04f 0c01 	mov.w	ip, #1
20002408:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
2000240c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20002410:	eba3 020c 	sub.w	r2, r3, ip
20002414:	ea22 0203 	bic.w	r2, r2, r3
20002418:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
2000241c:	bf04      	itt	eq
2000241e:	f851 3b04 	ldreq.w	r3, [r1], #4
20002422:	3004      	addeq	r0, #4
20002424:	d0f4      	beq.n	20002410 <strlen+0x30>
20002426:	f013 0fff 	tst.w	r3, #255	; 0xff
2000242a:	bf1f      	itttt	ne
2000242c:	3001      	addne	r0, #1
2000242e:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20002432:	3001      	addne	r0, #1
20002434:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20002438:	bf18      	it	ne
2000243a:	3001      	addne	r0, #1
2000243c:	4770      	bx	lr
2000243e:	bf00      	nop

20002440 <__sprint_r>:
20002440:	6893      	ldr	r3, [r2, #8]
20002442:	b510      	push	{r4, lr}
20002444:	4614      	mov	r4, r2
20002446:	b913      	cbnz	r3, 2000244e <__sprint_r+0xe>
20002448:	6053      	str	r3, [r2, #4]
2000244a:	4618      	mov	r0, r3
2000244c:	bd10      	pop	{r4, pc}
2000244e:	f002 ffcb 	bl	200053e8 <__sfvwrite_r>
20002452:	2300      	movs	r3, #0
20002454:	6063      	str	r3, [r4, #4]
20002456:	60a3      	str	r3, [r4, #8]
20002458:	bd10      	pop	{r4, pc}
2000245a:	bf00      	nop

2000245c <_vfprintf_r>:
2000245c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002460:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
20002464:	b083      	sub	sp, #12
20002466:	460e      	mov	r6, r1
20002468:	4615      	mov	r5, r2
2000246a:	469a      	mov	sl, r3
2000246c:	4681      	mov	r9, r0
2000246e:	f003 f9ab 	bl	200057c8 <_localeconv_r>
20002472:	6800      	ldr	r0, [r0, #0]
20002474:	901d      	str	r0, [sp, #116]	; 0x74
20002476:	f1b9 0f00 	cmp.w	r9, #0
2000247a:	d004      	beq.n	20002486 <_vfprintf_r+0x2a>
2000247c:	f8d9 3018 	ldr.w	r3, [r9, #24]
20002480:	2b00      	cmp	r3, #0
20002482:	f000 815a 	beq.w	2000273a <_vfprintf_r+0x2de>
20002486:	f248 132c 	movw	r3, #33068	; 0x812c
2000248a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000248e:	429e      	cmp	r6, r3
20002490:	bf08      	it	eq
20002492:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20002496:	d010      	beq.n	200024ba <_vfprintf_r+0x5e>
20002498:	f248 134c 	movw	r3, #33100	; 0x814c
2000249c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024a0:	429e      	cmp	r6, r3
200024a2:	bf08      	it	eq
200024a4:	f8d9 6008 	ldreq.w	r6, [r9, #8]
200024a8:	d007      	beq.n	200024ba <_vfprintf_r+0x5e>
200024aa:	f248 136c 	movw	r3, #33132	; 0x816c
200024ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200024b2:	429e      	cmp	r6, r3
200024b4:	bf08      	it	eq
200024b6:	f8d9 600c 	ldreq.w	r6, [r9, #12]
200024ba:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
200024be:	fa1f f38c 	uxth.w	r3, ip
200024c2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
200024c6:	d109      	bne.n	200024dc <_vfprintf_r+0x80>
200024c8:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
200024cc:	6e72      	ldr	r2, [r6, #100]	; 0x64
200024ce:	f8a6 c00c 	strh.w	ip, [r6, #12]
200024d2:	fa1f f38c 	uxth.w	r3, ip
200024d6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
200024da:	6672      	str	r2, [r6, #100]	; 0x64
200024dc:	f013 0f08 	tst.w	r3, #8
200024e0:	f001 8301 	beq.w	20003ae6 <_vfprintf_r+0x168a>
200024e4:	6932      	ldr	r2, [r6, #16]
200024e6:	2a00      	cmp	r2, #0
200024e8:	f001 82fd 	beq.w	20003ae6 <_vfprintf_r+0x168a>
200024ec:	f003 031a 	and.w	r3, r3, #26
200024f0:	2b0a      	cmp	r3, #10
200024f2:	f000 80e0 	beq.w	200026b6 <_vfprintf_r+0x25a>
200024f6:	2200      	movs	r2, #0
200024f8:	9212      	str	r2, [sp, #72]	; 0x48
200024fa:	921a      	str	r2, [sp, #104]	; 0x68
200024fc:	2300      	movs	r3, #0
200024fe:	921c      	str	r2, [sp, #112]	; 0x70
20002500:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002504:	9211      	str	r2, [sp, #68]	; 0x44
20002506:	3404      	adds	r4, #4
20002508:	9219      	str	r2, [sp, #100]	; 0x64
2000250a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
2000250e:	931b      	str	r3, [sp, #108]	; 0x6c
20002510:	3204      	adds	r2, #4
20002512:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20002516:	3228      	adds	r2, #40	; 0x28
20002518:	3303      	adds	r3, #3
2000251a:	9218      	str	r2, [sp, #96]	; 0x60
2000251c:	9307      	str	r3, [sp, #28]
2000251e:	2300      	movs	r3, #0
20002520:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
20002524:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002528:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000252c:	782b      	ldrb	r3, [r5, #0]
2000252e:	1e1a      	subs	r2, r3, #0
20002530:	bf18      	it	ne
20002532:	2201      	movne	r2, #1
20002534:	2b25      	cmp	r3, #37	; 0x25
20002536:	bf0c      	ite	eq
20002538:	2200      	moveq	r2, #0
2000253a:	f002 0201 	andne.w	r2, r2, #1
2000253e:	b332      	cbz	r2, 2000258e <_vfprintf_r+0x132>
20002540:	462f      	mov	r7, r5
20002542:	f817 3f01 	ldrb.w	r3, [r7, #1]!
20002546:	1e1a      	subs	r2, r3, #0
20002548:	bf18      	it	ne
2000254a:	2201      	movne	r2, #1
2000254c:	2b25      	cmp	r3, #37	; 0x25
2000254e:	bf0c      	ite	eq
20002550:	2200      	moveq	r2, #0
20002552:	f002 0201 	andne.w	r2, r2, #1
20002556:	2a00      	cmp	r2, #0
20002558:	d1f3      	bne.n	20002542 <_vfprintf_r+0xe6>
2000255a:	ebb7 0805 	subs.w	r8, r7, r5
2000255e:	bf08      	it	eq
20002560:	463d      	moveq	r5, r7
20002562:	d014      	beq.n	2000258e <_vfprintf_r+0x132>
20002564:	f8c4 8004 	str.w	r8, [r4, #4]
20002568:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000256c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002570:	3301      	adds	r3, #1
20002572:	6025      	str	r5, [r4, #0]
20002574:	2b07      	cmp	r3, #7
20002576:	4442      	add	r2, r8
20002578:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000257c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002580:	dc78      	bgt.n	20002674 <_vfprintf_r+0x218>
20002582:	3408      	adds	r4, #8
20002584:	9811      	ldr	r0, [sp, #68]	; 0x44
20002586:	463d      	mov	r5, r7
20002588:	4440      	add	r0, r8
2000258a:	9011      	str	r0, [sp, #68]	; 0x44
2000258c:	783b      	ldrb	r3, [r7, #0]
2000258e:	2b00      	cmp	r3, #0
20002590:	d07c      	beq.n	2000268c <_vfprintf_r+0x230>
20002592:	1c6b      	adds	r3, r5, #1
20002594:	f04f 37ff 	mov.w	r7, #4294967295
20002598:	202b      	movs	r0, #43	; 0x2b
2000259a:	f04f 0c20 	mov.w	ip, #32
2000259e:	2100      	movs	r1, #0
200025a0:	f04f 0200 	mov.w	r2, #0
200025a4:	910f      	str	r1, [sp, #60]	; 0x3c
200025a6:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
200025aa:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
200025ae:	786a      	ldrb	r2, [r5, #1]
200025b0:	910a      	str	r1, [sp, #40]	; 0x28
200025b2:	1c5d      	adds	r5, r3, #1
200025b4:	f1a2 0320 	sub.w	r3, r2, #32
200025b8:	2b58      	cmp	r3, #88	; 0x58
200025ba:	f200 8286 	bhi.w	20002aca <_vfprintf_r+0x66e>
200025be:	e8df f013 	tbh	[pc, r3, lsl #1]
200025c2:	0298      	.short	0x0298
200025c4:	02840284 	.word	0x02840284
200025c8:	028402a4 	.word	0x028402a4
200025cc:	02840284 	.word	0x02840284
200025d0:	02840284 	.word	0x02840284
200025d4:	02ad0284 	.word	0x02ad0284
200025d8:	028402ba 	.word	0x028402ba
200025dc:	02ca02c1 	.word	0x02ca02c1
200025e0:	02e70284 	.word	0x02e70284
200025e4:	02f002f0 	.word	0x02f002f0
200025e8:	02f002f0 	.word	0x02f002f0
200025ec:	02f002f0 	.word	0x02f002f0
200025f0:	02f002f0 	.word	0x02f002f0
200025f4:	028402f0 	.word	0x028402f0
200025f8:	02840284 	.word	0x02840284
200025fc:	02840284 	.word	0x02840284
20002600:	02840284 	.word	0x02840284
20002604:	02840284 	.word	0x02840284
20002608:	03040284 	.word	0x03040284
2000260c:	02840326 	.word	0x02840326
20002610:	02840326 	.word	0x02840326
20002614:	02840284 	.word	0x02840284
20002618:	036a0284 	.word	0x036a0284
2000261c:	02840284 	.word	0x02840284
20002620:	02840481 	.word	0x02840481
20002624:	02840284 	.word	0x02840284
20002628:	02840284 	.word	0x02840284
2000262c:	02840414 	.word	0x02840414
20002630:	042f0284 	.word	0x042f0284
20002634:	02840284 	.word	0x02840284
20002638:	02840284 	.word	0x02840284
2000263c:	02840284 	.word	0x02840284
20002640:	02840284 	.word	0x02840284
20002644:	02840284 	.word	0x02840284
20002648:	0465044f 	.word	0x0465044f
2000264c:	03260326 	.word	0x03260326
20002650:	03730326 	.word	0x03730326
20002654:	02840465 	.word	0x02840465
20002658:	03790284 	.word	0x03790284
2000265c:	03850284 	.word	0x03850284
20002660:	03ad0396 	.word	0x03ad0396
20002664:	0284040a 	.word	0x0284040a
20002668:	028403cc 	.word	0x028403cc
2000266c:	028403f4 	.word	0x028403f4
20002670:	00c00284 	.word	0x00c00284
20002674:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20002678:	4648      	mov	r0, r9
2000267a:	4631      	mov	r1, r6
2000267c:	320c      	adds	r2, #12
2000267e:	f7ff fedf 	bl	20002440 <__sprint_r>
20002682:	b958      	cbnz	r0, 2000269c <_vfprintf_r+0x240>
20002684:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002688:	3404      	adds	r4, #4
2000268a:	e77b      	b.n	20002584 <_vfprintf_r+0x128>
2000268c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002690:	2b00      	cmp	r3, #0
20002692:	f041 8192 	bne.w	200039ba <_vfprintf_r+0x155e>
20002696:	2300      	movs	r3, #0
20002698:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000269c:	89b3      	ldrh	r3, [r6, #12]
2000269e:	f013 0f40 	tst.w	r3, #64	; 0x40
200026a2:	d002      	beq.n	200026aa <_vfprintf_r+0x24e>
200026a4:	f04f 30ff 	mov.w	r0, #4294967295
200026a8:	9011      	str	r0, [sp, #68]	; 0x44
200026aa:	9811      	ldr	r0, [sp, #68]	; 0x44
200026ac:	b05f      	add	sp, #380	; 0x17c
200026ae:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
200026b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200026b6:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
200026ba:	2b00      	cmp	r3, #0
200026bc:	f6ff af1b 	blt.w	200024f6 <_vfprintf_r+0x9a>
200026c0:	6a37      	ldr	r7, [r6, #32]
200026c2:	f02c 0c02 	bic.w	ip, ip, #2
200026c6:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
200026ca:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
200026ce:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
200026d2:	340c      	adds	r4, #12
200026d4:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
200026d8:	462a      	mov	r2, r5
200026da:	4653      	mov	r3, sl
200026dc:	4648      	mov	r0, r9
200026de:	4621      	mov	r1, r4
200026e0:	ad1f      	add	r5, sp, #124	; 0x7c
200026e2:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
200026e6:	2700      	movs	r7, #0
200026e8:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
200026ec:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
200026f0:	f44f 6580 	mov.w	r5, #1024	; 0x400
200026f4:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
200026f8:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
200026fc:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20002700:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20002704:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20002708:	f7ff fea8 	bl	2000245c <_vfprintf_r>
2000270c:	2800      	cmp	r0, #0
2000270e:	9011      	str	r0, [sp, #68]	; 0x44
20002710:	db09      	blt.n	20002726 <_vfprintf_r+0x2ca>
20002712:	4621      	mov	r1, r4
20002714:	4648      	mov	r0, r9
20002716:	f002 fb93 	bl	20004e40 <_fflush_r>
2000271a:	9911      	ldr	r1, [sp, #68]	; 0x44
2000271c:	42b8      	cmp	r0, r7
2000271e:	bf18      	it	ne
20002720:	f04f 31ff 	movne.w	r1, #4294967295
20002724:	9111      	str	r1, [sp, #68]	; 0x44
20002726:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
2000272a:	f013 0f40 	tst.w	r3, #64	; 0x40
2000272e:	d0bc      	beq.n	200026aa <_vfprintf_r+0x24e>
20002730:	89b3      	ldrh	r3, [r6, #12]
20002732:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002736:	81b3      	strh	r3, [r6, #12]
20002738:	e7b7      	b.n	200026aa <_vfprintf_r+0x24e>
2000273a:	4648      	mov	r0, r9
2000273c:	f002 fcf0 	bl	20005120 <__sinit>
20002740:	e6a1      	b.n	20002486 <_vfprintf_r+0x2a>
20002742:	980a      	ldr	r0, [sp, #40]	; 0x28
20002744:	f248 0cfc 	movw	ip, #33020	; 0x80fc
20002748:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000274c:	9216      	str	r2, [sp, #88]	; 0x58
2000274e:	f010 0f20 	tst.w	r0, #32
20002752:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
20002756:	f000 836e 	beq.w	20002e36 <_vfprintf_r+0x9da>
2000275a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000275c:	1dcb      	adds	r3, r1, #7
2000275e:	f023 0307 	bic.w	r3, r3, #7
20002762:	f103 0208 	add.w	r2, r3, #8
20002766:	920b      	str	r2, [sp, #44]	; 0x2c
20002768:	e9d3 ab00 	ldrd	sl, fp, [r3]
2000276c:	ea5a 020b 	orrs.w	r2, sl, fp
20002770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002772:	bf0c      	ite	eq
20002774:	2200      	moveq	r2, #0
20002776:	2201      	movne	r2, #1
20002778:	4213      	tst	r3, r2
2000277a:	f040 866b 	bne.w	20003454 <_vfprintf_r+0xff8>
2000277e:	2302      	movs	r3, #2
20002780:	f04f 0100 	mov.w	r1, #0
20002784:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20002788:	2f00      	cmp	r7, #0
2000278a:	bfa2      	ittt	ge
2000278c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20002790:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20002794:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20002798:	2f00      	cmp	r7, #0
2000279a:	bf18      	it	ne
2000279c:	f042 0201 	orrne.w	r2, r2, #1
200027a0:	2a00      	cmp	r2, #0
200027a2:	f000 841e 	beq.w	20002fe2 <_vfprintf_r+0xb86>
200027a6:	2b01      	cmp	r3, #1
200027a8:	f000 85de 	beq.w	20003368 <_vfprintf_r+0xf0c>
200027ac:	2b02      	cmp	r3, #2
200027ae:	f000 85c1 	beq.w	20003334 <_vfprintf_r+0xed8>
200027b2:	9918      	ldr	r1, [sp, #96]	; 0x60
200027b4:	9113      	str	r1, [sp, #76]	; 0x4c
200027b6:	ea4f 08da 	mov.w	r8, sl, lsr #3
200027ba:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
200027be:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
200027c2:	f00a 0007 	and.w	r0, sl, #7
200027c6:	46e3      	mov	fp, ip
200027c8:	46c2      	mov	sl, r8
200027ca:	3030      	adds	r0, #48	; 0x30
200027cc:	ea5a 020b 	orrs.w	r2, sl, fp
200027d0:	f801 0d01 	strb.w	r0, [r1, #-1]!
200027d4:	d1ef      	bne.n	200027b6 <_vfprintf_r+0x35a>
200027d6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200027da:	9113      	str	r1, [sp, #76]	; 0x4c
200027dc:	f01c 0f01 	tst.w	ip, #1
200027e0:	f040 868c 	bne.w	200034fc <_vfprintf_r+0x10a0>
200027e4:	9818      	ldr	r0, [sp, #96]	; 0x60
200027e6:	1a40      	subs	r0, r0, r1
200027e8:	9010      	str	r0, [sp, #64]	; 0x40
200027ea:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200027ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
200027f0:	9717      	str	r7, [sp, #92]	; 0x5c
200027f2:	42ba      	cmp	r2, r7
200027f4:	bfb8      	it	lt
200027f6:	463a      	movlt	r2, r7
200027f8:	920c      	str	r2, [sp, #48]	; 0x30
200027fa:	b113      	cbz	r3, 20002802 <_vfprintf_r+0x3a6>
200027fc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200027fe:	3201      	adds	r2, #1
20002800:	920c      	str	r2, [sp, #48]	; 0x30
20002802:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002804:	980a      	ldr	r0, [sp, #40]	; 0x28
20002806:	f013 0302 	ands.w	r3, r3, #2
2000280a:	9315      	str	r3, [sp, #84]	; 0x54
2000280c:	bf1e      	ittt	ne
2000280e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20002812:	f10c 0c02 	addne.w	ip, ip, #2
20002816:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000281a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
2000281e:	9014      	str	r0, [sp, #80]	; 0x50
20002820:	d14d      	bne.n	200028be <_vfprintf_r+0x462>
20002822:	990f      	ldr	r1, [sp, #60]	; 0x3c
20002824:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20002826:	1a8f      	subs	r7, r1, r2
20002828:	2f00      	cmp	r7, #0
2000282a:	dd48      	ble.n	200028be <_vfprintf_r+0x462>
2000282c:	2f10      	cmp	r7, #16
2000282e:	f248 08b8 	movw	r8, #32952	; 0x80b8
20002832:	bfd8      	it	le
20002834:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20002838:	dd30      	ble.n	2000289c <_vfprintf_r+0x440>
2000283a:	f2c2 0800 	movt	r8, #8192	; 0x2000
2000283e:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20002842:	4643      	mov	r3, r8
20002844:	f04f 0a10 	mov.w	sl, #16
20002848:	46a8      	mov	r8, r5
2000284a:	f10b 0b0c 	add.w	fp, fp, #12
2000284e:	461d      	mov	r5, r3
20002850:	e002      	b.n	20002858 <_vfprintf_r+0x3fc>
20002852:	3f10      	subs	r7, #16
20002854:	2f10      	cmp	r7, #16
20002856:	dd1e      	ble.n	20002896 <_vfprintf_r+0x43a>
20002858:	f8c4 a004 	str.w	sl, [r4, #4]
2000285c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002860:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002864:	3301      	adds	r3, #1
20002866:	6025      	str	r5, [r4, #0]
20002868:	3210      	adds	r2, #16
2000286a:	2b07      	cmp	r3, #7
2000286c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002870:	f104 0408 	add.w	r4, r4, #8
20002874:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002878:	ddeb      	ble.n	20002852 <_vfprintf_r+0x3f6>
2000287a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000287e:	4648      	mov	r0, r9
20002880:	4631      	mov	r1, r6
20002882:	465a      	mov	r2, fp
20002884:	3404      	adds	r4, #4
20002886:	f7ff fddb 	bl	20002440 <__sprint_r>
2000288a:	2800      	cmp	r0, #0
2000288c:	f47f af06 	bne.w	2000269c <_vfprintf_r+0x240>
20002890:	3f10      	subs	r7, #16
20002892:	2f10      	cmp	r7, #16
20002894:	dce0      	bgt.n	20002858 <_vfprintf_r+0x3fc>
20002896:	462b      	mov	r3, r5
20002898:	4645      	mov	r5, r8
2000289a:	4698      	mov	r8, r3
2000289c:	6067      	str	r7, [r4, #4]
2000289e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200028a2:	f8c4 8000 	str.w	r8, [r4]
200028a6:	1c5a      	adds	r2, r3, #1
200028a8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200028ac:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200028b0:	19db      	adds	r3, r3, r7
200028b2:	2a07      	cmp	r2, #7
200028b4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200028b8:	f300 858a 	bgt.w	200033d0 <_vfprintf_r+0xf74>
200028bc:	3408      	adds	r4, #8
200028be:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200028c2:	b19b      	cbz	r3, 200028ec <_vfprintf_r+0x490>
200028c4:	2301      	movs	r3, #1
200028c6:	6063      	str	r3, [r4, #4]
200028c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200028cc:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200028d0:	3207      	adds	r2, #7
200028d2:	6022      	str	r2, [r4, #0]
200028d4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200028d8:	3301      	adds	r3, #1
200028da:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200028de:	3201      	adds	r2, #1
200028e0:	2b07      	cmp	r3, #7
200028e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200028e6:	f300 84b6 	bgt.w	20003256 <_vfprintf_r+0xdfa>
200028ea:	3408      	adds	r4, #8
200028ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
200028ee:	b19b      	cbz	r3, 20002918 <_vfprintf_r+0x4bc>
200028f0:	2302      	movs	r3, #2
200028f2:	6063      	str	r3, [r4, #4]
200028f4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200028f8:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
200028fc:	3204      	adds	r2, #4
200028fe:	6022      	str	r2, [r4, #0]
20002900:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20002904:	3301      	adds	r3, #1
20002906:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000290a:	3202      	adds	r2, #2
2000290c:	2b07      	cmp	r3, #7
2000290e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002912:	f300 84af 	bgt.w	20003274 <_vfprintf_r+0xe18>
20002916:	3408      	adds	r4, #8
20002918:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
2000291c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
20002920:	f000 8376 	beq.w	20003010 <_vfprintf_r+0xbb4>
20002924:	9b17      	ldr	r3, [sp, #92]	; 0x5c
20002926:	9a10      	ldr	r2, [sp, #64]	; 0x40
20002928:	1a9f      	subs	r7, r3, r2
2000292a:	2f00      	cmp	r7, #0
2000292c:	dd43      	ble.n	200029b6 <_vfprintf_r+0x55a>
2000292e:	2f10      	cmp	r7, #16
20002930:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 200034c0 <_vfprintf_r+0x1064>
20002934:	dd2e      	ble.n	20002994 <_vfprintf_r+0x538>
20002936:	4643      	mov	r3, r8
20002938:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000293c:	46a8      	mov	r8, r5
2000293e:	f04f 0a10 	mov.w	sl, #16
20002942:	f10b 0b0c 	add.w	fp, fp, #12
20002946:	461d      	mov	r5, r3
20002948:	e002      	b.n	20002950 <_vfprintf_r+0x4f4>
2000294a:	3f10      	subs	r7, #16
2000294c:	2f10      	cmp	r7, #16
2000294e:	dd1e      	ble.n	2000298e <_vfprintf_r+0x532>
20002950:	f8c4 a004 	str.w	sl, [r4, #4]
20002954:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20002958:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000295c:	3301      	adds	r3, #1
2000295e:	6025      	str	r5, [r4, #0]
20002960:	3210      	adds	r2, #16
20002962:	2b07      	cmp	r3, #7
20002964:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20002968:	f104 0408 	add.w	r4, r4, #8
2000296c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002970:	ddeb      	ble.n	2000294a <_vfprintf_r+0x4ee>
20002972:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002976:	4648      	mov	r0, r9
20002978:	4631      	mov	r1, r6
2000297a:	465a      	mov	r2, fp
2000297c:	3404      	adds	r4, #4
2000297e:	f7ff fd5f 	bl	20002440 <__sprint_r>
20002982:	2800      	cmp	r0, #0
20002984:	f47f ae8a 	bne.w	2000269c <_vfprintf_r+0x240>
20002988:	3f10      	subs	r7, #16
2000298a:	2f10      	cmp	r7, #16
2000298c:	dce0      	bgt.n	20002950 <_vfprintf_r+0x4f4>
2000298e:	462b      	mov	r3, r5
20002990:	4645      	mov	r5, r8
20002992:	4698      	mov	r8, r3
20002994:	6067      	str	r7, [r4, #4]
20002996:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000299a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000299e:	3301      	adds	r3, #1
200029a0:	f8c4 8000 	str.w	r8, [r4]
200029a4:	19d2      	adds	r2, r2, r7
200029a6:	2b07      	cmp	r3, #7
200029a8:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200029ac:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200029b0:	f300 8442 	bgt.w	20003238 <_vfprintf_r+0xddc>
200029b4:	3408      	adds	r4, #8
200029b6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200029ba:	f41c 7f80 	tst.w	ip, #256	; 0x100
200029be:	f040 829d 	bne.w	20002efc <_vfprintf_r+0xaa0>
200029c2:	9810      	ldr	r0, [sp, #64]	; 0x40
200029c4:	9913      	ldr	r1, [sp, #76]	; 0x4c
200029c6:	6060      	str	r0, [r4, #4]
200029c8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200029cc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200029d0:	3301      	adds	r3, #1
200029d2:	6021      	str	r1, [r4, #0]
200029d4:	1812      	adds	r2, r2, r0
200029d6:	2b07      	cmp	r3, #7
200029d8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200029dc:	bfd8      	it	le
200029de:	f104 0308 	addle.w	r3, r4, #8
200029e2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200029e6:	f300 839b 	bgt.w	20003120 <_vfprintf_r+0xcc4>
200029ea:	990a      	ldr	r1, [sp, #40]	; 0x28
200029ec:	f011 0f04 	tst.w	r1, #4
200029f0:	d055      	beq.n	20002a9e <_vfprintf_r+0x642>
200029f2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200029f4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
200029f8:	ebcc 0702 	rsb	r7, ip, r2
200029fc:	2f00      	cmp	r7, #0
200029fe:	dd4e      	ble.n	20002a9e <_vfprintf_r+0x642>
20002a00:	2f10      	cmp	r7, #16
20002a02:	f248 08b8 	movw	r8, #32952	; 0x80b8
20002a06:	bfd8      	it	le
20002a08:	f2c2 0800 	movtle	r8, #8192	; 0x2000
20002a0c:	dd2e      	ble.n	20002a6c <_vfprintf_r+0x610>
20002a0e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20002a12:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20002a16:	4642      	mov	r2, r8
20002a18:	2410      	movs	r4, #16
20002a1a:	46a8      	mov	r8, r5
20002a1c:	f10a 0a0c 	add.w	sl, sl, #12
20002a20:	4615      	mov	r5, r2
20002a22:	e002      	b.n	20002a2a <_vfprintf_r+0x5ce>
20002a24:	3f10      	subs	r7, #16
20002a26:	2f10      	cmp	r7, #16
20002a28:	dd1d      	ble.n	20002a66 <_vfprintf_r+0x60a>
20002a2a:	605c      	str	r4, [r3, #4]
20002a2c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002a30:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20002a34:	3201      	adds	r2, #1
20002a36:	601d      	str	r5, [r3, #0]
20002a38:	3110      	adds	r1, #16
20002a3a:	2a07      	cmp	r2, #7
20002a3c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20002a40:	f103 0308 	add.w	r3, r3, #8
20002a44:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002a48:	ddec      	ble.n	20002a24 <_vfprintf_r+0x5c8>
20002a4a:	4648      	mov	r0, r9
20002a4c:	4631      	mov	r1, r6
20002a4e:	4652      	mov	r2, sl
20002a50:	f7ff fcf6 	bl	20002440 <__sprint_r>
20002a54:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20002a58:	3304      	adds	r3, #4
20002a5a:	2800      	cmp	r0, #0
20002a5c:	f47f ae1e 	bne.w	2000269c <_vfprintf_r+0x240>
20002a60:	3f10      	subs	r7, #16
20002a62:	2f10      	cmp	r7, #16
20002a64:	dce1      	bgt.n	20002a2a <_vfprintf_r+0x5ce>
20002a66:	462a      	mov	r2, r5
20002a68:	4645      	mov	r5, r8
20002a6a:	4690      	mov	r8, r2
20002a6c:	605f      	str	r7, [r3, #4]
20002a6e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002a72:	f8c3 8000 	str.w	r8, [r3]
20002a76:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002a7a:	3201      	adds	r2, #1
20002a7c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002a80:	18fb      	adds	r3, r7, r3
20002a82:	2a07      	cmp	r2, #7
20002a84:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002a88:	dd0b      	ble.n	20002aa2 <_vfprintf_r+0x646>
20002a8a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20002a8e:	4648      	mov	r0, r9
20002a90:	4631      	mov	r1, r6
20002a92:	320c      	adds	r2, #12
20002a94:	f7ff fcd4 	bl	20002440 <__sprint_r>
20002a98:	2800      	cmp	r0, #0
20002a9a:	f47f adff 	bne.w	2000269c <_vfprintf_r+0x240>
20002a9e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002aa2:	9811      	ldr	r0, [sp, #68]	; 0x44
20002aa4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20002aa6:	990f      	ldr	r1, [sp, #60]	; 0x3c
20002aa8:	428a      	cmp	r2, r1
20002aaa:	bfac      	ite	ge
20002aac:	1880      	addge	r0, r0, r2
20002aae:	1840      	addlt	r0, r0, r1
20002ab0:	9011      	str	r0, [sp, #68]	; 0x44
20002ab2:	2b00      	cmp	r3, #0
20002ab4:	f040 8342 	bne.w	2000313c <_vfprintf_r+0xce0>
20002ab8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20002abc:	2300      	movs	r3, #0
20002abe:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20002ac2:	3404      	adds	r4, #4
20002ac4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20002ac8:	e530      	b.n	2000252c <_vfprintf_r+0xd0>
20002aca:	9216      	str	r2, [sp, #88]	; 0x58
20002acc:	2a00      	cmp	r2, #0
20002ace:	f43f addd 	beq.w	2000268c <_vfprintf_r+0x230>
20002ad2:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20002ad6:	2301      	movs	r3, #1
20002ad8:	f04f 0c00 	mov.w	ip, #0
20002adc:	3004      	adds	r0, #4
20002ade:	930c      	str	r3, [sp, #48]	; 0x30
20002ae0:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20002ae4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20002ae8:	9013      	str	r0, [sp, #76]	; 0x4c
20002aea:	9310      	str	r3, [sp, #64]	; 0x40
20002aec:	2100      	movs	r1, #0
20002aee:	9117      	str	r1, [sp, #92]	; 0x5c
20002af0:	e687      	b.n	20002802 <_vfprintf_r+0x3a6>
20002af2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002af6:	2b00      	cmp	r3, #0
20002af8:	f040 852b 	bne.w	20003552 <_vfprintf_r+0x10f6>
20002afc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002afe:	462b      	mov	r3, r5
20002b00:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20002b04:	782a      	ldrb	r2, [r5, #0]
20002b06:	910b      	str	r1, [sp, #44]	; 0x2c
20002b08:	e553      	b.n	200025b2 <_vfprintf_r+0x156>
20002b0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002b0e:	f043 0301 	orr.w	r3, r3, #1
20002b12:	930a      	str	r3, [sp, #40]	; 0x28
20002b14:	462b      	mov	r3, r5
20002b16:	782a      	ldrb	r2, [r5, #0]
20002b18:	910b      	str	r1, [sp, #44]	; 0x2c
20002b1a:	e54a      	b.n	200025b2 <_vfprintf_r+0x156>
20002b1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b1e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002b20:	6809      	ldr	r1, [r1, #0]
20002b22:	910f      	str	r1, [sp, #60]	; 0x3c
20002b24:	1d11      	adds	r1, r2, #4
20002b26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
20002b28:	2b00      	cmp	r3, #0
20002b2a:	f2c0 8780 	blt.w	20003a2e <_vfprintf_r+0x15d2>
20002b2e:	782a      	ldrb	r2, [r5, #0]
20002b30:	462b      	mov	r3, r5
20002b32:	910b      	str	r1, [sp, #44]	; 0x2c
20002b34:	e53d      	b.n	200025b2 <_vfprintf_r+0x156>
20002b36:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b38:	462b      	mov	r3, r5
20002b3a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20002b3e:	782a      	ldrb	r2, [r5, #0]
20002b40:	910b      	str	r1, [sp, #44]	; 0x2c
20002b42:	e536      	b.n	200025b2 <_vfprintf_r+0x156>
20002b44:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002b48:	f043 0304 	orr.w	r3, r3, #4
20002b4c:	930a      	str	r3, [sp, #40]	; 0x28
20002b4e:	462b      	mov	r3, r5
20002b50:	782a      	ldrb	r2, [r5, #0]
20002b52:	910b      	str	r1, [sp, #44]	; 0x2c
20002b54:	e52d      	b.n	200025b2 <_vfprintf_r+0x156>
20002b56:	462b      	mov	r3, r5
20002b58:	f813 2b01 	ldrb.w	r2, [r3], #1
20002b5c:	2a2a      	cmp	r2, #42	; 0x2a
20002b5e:	f001 80cd 	beq.w	20003cfc <_vfprintf_r+0x18a0>
20002b62:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002b66:	2909      	cmp	r1, #9
20002b68:	f201 8037 	bhi.w	20003bda <_vfprintf_r+0x177e>
20002b6c:	3502      	adds	r5, #2
20002b6e:	2700      	movs	r7, #0
20002b70:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20002b74:	eb07 0787 	add.w	r7, r7, r7, lsl #2
20002b78:	462b      	mov	r3, r5
20002b7a:	3501      	adds	r5, #1
20002b7c:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20002b80:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002b84:	2909      	cmp	r1, #9
20002b86:	d9f3      	bls.n	20002b70 <_vfprintf_r+0x714>
20002b88:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
20002b8c:	461d      	mov	r5, r3
20002b8e:	e511      	b.n	200025b4 <_vfprintf_r+0x158>
20002b90:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002b92:	462b      	mov	r3, r5
20002b94:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002b96:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20002b9a:	920a      	str	r2, [sp, #40]	; 0x28
20002b9c:	782a      	ldrb	r2, [r5, #0]
20002b9e:	910b      	str	r1, [sp, #44]	; 0x2c
20002ba0:	e507      	b.n	200025b2 <_vfprintf_r+0x156>
20002ba2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002ba6:	f04f 0800 	mov.w	r8, #0
20002baa:	462b      	mov	r3, r5
20002bac:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20002bb0:	f813 2b01 	ldrb.w	r2, [r3], #1
20002bb4:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20002bb8:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002bbc:	461d      	mov	r5, r3
20002bbe:	2909      	cmp	r1, #9
20002bc0:	d9f3      	bls.n	20002baa <_vfprintf_r+0x74e>
20002bc2:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20002bc6:	461d      	mov	r5, r3
20002bc8:	e4f4      	b.n	200025b4 <_vfprintf_r+0x158>
20002bca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002bcc:	9216      	str	r2, [sp, #88]	; 0x58
20002bce:	f043 0310 	orr.w	r3, r3, #16
20002bd2:	930a      	str	r3, [sp, #40]	; 0x28
20002bd4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002bd8:	f01c 0f20 	tst.w	ip, #32
20002bdc:	f000 815d 	beq.w	20002e9a <_vfprintf_r+0xa3e>
20002be0:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002be2:	1dc3      	adds	r3, r0, #7
20002be4:	f023 0307 	bic.w	r3, r3, #7
20002be8:	f103 0108 	add.w	r1, r3, #8
20002bec:	910b      	str	r1, [sp, #44]	; 0x2c
20002bee:	e9d3 ab00 	ldrd	sl, fp, [r3]
20002bf2:	f1ba 0f00 	cmp.w	sl, #0
20002bf6:	f17b 0200 	sbcs.w	r2, fp, #0
20002bfa:	f2c0 849b 	blt.w	20003534 <_vfprintf_r+0x10d8>
20002bfe:	ea5a 030b 	orrs.w	r3, sl, fp
20002c02:	f04f 0301 	mov.w	r3, #1
20002c06:	bf0c      	ite	eq
20002c08:	2200      	moveq	r2, #0
20002c0a:	2201      	movne	r2, #1
20002c0c:	e5bc      	b.n	20002788 <_vfprintf_r+0x32c>
20002c0e:	980a      	ldr	r0, [sp, #40]	; 0x28
20002c10:	9216      	str	r2, [sp, #88]	; 0x58
20002c12:	f010 0f08 	tst.w	r0, #8
20002c16:	f000 84ed 	beq.w	200035f4 <_vfprintf_r+0x1198>
20002c1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002c1c:	1dcb      	adds	r3, r1, #7
20002c1e:	f023 0307 	bic.w	r3, r3, #7
20002c22:	f103 0208 	add.w	r2, r3, #8
20002c26:	920b      	str	r2, [sp, #44]	; 0x2c
20002c28:	f8d3 8004 	ldr.w	r8, [r3, #4]
20002c2c:	f8d3 a000 	ldr.w	sl, [r3]
20002c30:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
20002c34:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20002c38:	4650      	mov	r0, sl
20002c3a:	4641      	mov	r1, r8
20002c3c:	f004 f868 	bl	20006d10 <__isinfd>
20002c40:	4683      	mov	fp, r0
20002c42:	2800      	cmp	r0, #0
20002c44:	f000 8599 	beq.w	2000377a <_vfprintf_r+0x131e>
20002c48:	4650      	mov	r0, sl
20002c4a:	2200      	movs	r2, #0
20002c4c:	2300      	movs	r3, #0
20002c4e:	4641      	mov	r1, r8
20002c50:	f004 fe1c 	bl	2000788c <__aeabi_dcmplt>
20002c54:	2800      	cmp	r0, #0
20002c56:	f040 850b 	bne.w	20003670 <_vfprintf_r+0x1214>
20002c5a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002c5e:	f248 01f0 	movw	r1, #33008	; 0x80f0
20002c62:	f248 02ec 	movw	r2, #33004	; 0x80ec
20002c66:	9816      	ldr	r0, [sp, #88]	; 0x58
20002c68:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002c6c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002c70:	f04f 0c03 	mov.w	ip, #3
20002c74:	2847      	cmp	r0, #71	; 0x47
20002c76:	bfd8      	it	le
20002c78:	4611      	movle	r1, r2
20002c7a:	9113      	str	r1, [sp, #76]	; 0x4c
20002c7c:	990a      	ldr	r1, [sp, #40]	; 0x28
20002c7e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20002c82:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20002c86:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20002c8a:	910a      	str	r1, [sp, #40]	; 0x28
20002c8c:	f04f 0c00 	mov.w	ip, #0
20002c90:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20002c94:	e5b1      	b.n	200027fa <_vfprintf_r+0x39e>
20002c96:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002c98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002c9a:	f043 0308 	orr.w	r3, r3, #8
20002c9e:	930a      	str	r3, [sp, #40]	; 0x28
20002ca0:	462b      	mov	r3, r5
20002ca2:	782a      	ldrb	r2, [r5, #0]
20002ca4:	910b      	str	r1, [sp, #44]	; 0x2c
20002ca6:	e484      	b.n	200025b2 <_vfprintf_r+0x156>
20002ca8:	990a      	ldr	r1, [sp, #40]	; 0x28
20002caa:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20002cae:	910a      	str	r1, [sp, #40]	; 0x28
20002cb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002cb2:	e73c      	b.n	20002b2e <_vfprintf_r+0x6d2>
20002cb4:	782a      	ldrb	r2, [r5, #0]
20002cb6:	2a6c      	cmp	r2, #108	; 0x6c
20002cb8:	f000 8555 	beq.w	20003766 <_vfprintf_r+0x130a>
20002cbc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002cbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002cc0:	910b      	str	r1, [sp, #44]	; 0x2c
20002cc2:	f043 0310 	orr.w	r3, r3, #16
20002cc6:	930a      	str	r3, [sp, #40]	; 0x28
20002cc8:	462b      	mov	r3, r5
20002cca:	e472      	b.n	200025b2 <_vfprintf_r+0x156>
20002ccc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002cce:	f012 0f20 	tst.w	r2, #32
20002cd2:	f000 8482 	beq.w	200035da <_vfprintf_r+0x117e>
20002cd6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002cd8:	9a11      	ldr	r2, [sp, #68]	; 0x44
20002cda:	6803      	ldr	r3, [r0, #0]
20002cdc:	4610      	mov	r0, r2
20002cde:	ea4f 71e0 	mov.w	r1, r0, asr #31
20002ce2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002ce4:	e9c3 0100 	strd	r0, r1, [r3]
20002ce8:	f102 0a04 	add.w	sl, r2, #4
20002cec:	e41e      	b.n	2000252c <_vfprintf_r+0xd0>
20002cee:	9216      	str	r2, [sp, #88]	; 0x58
20002cf0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002cf2:	f012 0320 	ands.w	r3, r2, #32
20002cf6:	f000 80ef 	beq.w	20002ed8 <_vfprintf_r+0xa7c>
20002cfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20002cfc:	1dda      	adds	r2, r3, #7
20002cfe:	2300      	movs	r3, #0
20002d00:	f022 0207 	bic.w	r2, r2, #7
20002d04:	f102 0c08 	add.w	ip, r2, #8
20002d08:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20002d0c:	e9d2 ab00 	ldrd	sl, fp, [r2]
20002d10:	ea5a 000b 	orrs.w	r0, sl, fp
20002d14:	bf0c      	ite	eq
20002d16:	2200      	moveq	r2, #0
20002d18:	2201      	movne	r2, #1
20002d1a:	e531      	b.n	20002780 <_vfprintf_r+0x324>
20002d1c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002d1e:	2178      	movs	r1, #120	; 0x78
20002d20:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002d24:	9116      	str	r1, [sp, #88]	; 0x58
20002d26:	6803      	ldr	r3, [r0, #0]
20002d28:	f248 00fc 	movw	r0, #33020	; 0x80fc
20002d2c:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20002d30:	2130      	movs	r1, #48	; 0x30
20002d32:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20002d36:	f04c 0c02 	orr.w	ip, ip, #2
20002d3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002d3c:	1e1a      	subs	r2, r3, #0
20002d3e:	bf18      	it	ne
20002d40:	2201      	movne	r2, #1
20002d42:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002d46:	469a      	mov	sl, r3
20002d48:	f04f 0b00 	mov.w	fp, #0
20002d4c:	3104      	adds	r1, #4
20002d4e:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20002d52:	9019      	str	r0, [sp, #100]	; 0x64
20002d54:	2302      	movs	r3, #2
20002d56:	910b      	str	r1, [sp, #44]	; 0x2c
20002d58:	e512      	b.n	20002780 <_vfprintf_r+0x324>
20002d5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20002d5c:	9216      	str	r2, [sp, #88]	; 0x58
20002d5e:	f04f 0200 	mov.w	r2, #0
20002d62:	1d18      	adds	r0, r3, #4
20002d64:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20002d68:	681b      	ldr	r3, [r3, #0]
20002d6a:	900b      	str	r0, [sp, #44]	; 0x2c
20002d6c:	9313      	str	r3, [sp, #76]	; 0x4c
20002d6e:	2b00      	cmp	r3, #0
20002d70:	f000 86c6 	beq.w	20003b00 <_vfprintf_r+0x16a4>
20002d74:	2f00      	cmp	r7, #0
20002d76:	9813      	ldr	r0, [sp, #76]	; 0x4c
20002d78:	f2c0 868f 	blt.w	20003a9a <_vfprintf_r+0x163e>
20002d7c:	2100      	movs	r1, #0
20002d7e:	463a      	mov	r2, r7
20002d80:	f003 f8a6 	bl	20005ed0 <memchr>
20002d84:	4603      	mov	r3, r0
20002d86:	2800      	cmp	r0, #0
20002d88:	f000 86f5 	beq.w	20003b76 <_vfprintf_r+0x171a>
20002d8c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20002d8e:	1a1b      	subs	r3, r3, r0
20002d90:	9310      	str	r3, [sp, #64]	; 0x40
20002d92:	42bb      	cmp	r3, r7
20002d94:	f340 85be 	ble.w	20003914 <_vfprintf_r+0x14b8>
20002d98:	9710      	str	r7, [sp, #64]	; 0x40
20002d9a:	2100      	movs	r1, #0
20002d9c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20002da0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20002da4:	970c      	str	r7, [sp, #48]	; 0x30
20002da6:	9117      	str	r1, [sp, #92]	; 0x5c
20002da8:	e527      	b.n	200027fa <_vfprintf_r+0x39e>
20002daa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002dae:	9216      	str	r2, [sp, #88]	; 0x58
20002db0:	f01c 0f20 	tst.w	ip, #32
20002db4:	d023      	beq.n	20002dfe <_vfprintf_r+0x9a2>
20002db6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002db8:	2301      	movs	r3, #1
20002dba:	1dc2      	adds	r2, r0, #7
20002dbc:	f022 0207 	bic.w	r2, r2, #7
20002dc0:	f102 0108 	add.w	r1, r2, #8
20002dc4:	910b      	str	r1, [sp, #44]	; 0x2c
20002dc6:	e9d2 ab00 	ldrd	sl, fp, [r2]
20002dca:	ea5a 020b 	orrs.w	r2, sl, fp
20002dce:	bf0c      	ite	eq
20002dd0:	2200      	moveq	r2, #0
20002dd2:	2201      	movne	r2, #1
20002dd4:	e4d4      	b.n	20002780 <_vfprintf_r+0x324>
20002dd6:	990a      	ldr	r1, [sp, #40]	; 0x28
20002dd8:	462b      	mov	r3, r5
20002dda:	f041 0120 	orr.w	r1, r1, #32
20002dde:	910a      	str	r1, [sp, #40]	; 0x28
20002de0:	990b      	ldr	r1, [sp, #44]	; 0x2c
20002de2:	782a      	ldrb	r2, [r5, #0]
20002de4:	910b      	str	r1, [sp, #44]	; 0x2c
20002de6:	f7ff bbe4 	b.w	200025b2 <_vfprintf_r+0x156>
20002dea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002dec:	9216      	str	r2, [sp, #88]	; 0x58
20002dee:	f043 0310 	orr.w	r3, r3, #16
20002df2:	930a      	str	r3, [sp, #40]	; 0x28
20002df4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002df8:	f01c 0f20 	tst.w	ip, #32
20002dfc:	d1db      	bne.n	20002db6 <_vfprintf_r+0x95a>
20002dfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002e00:	f013 0f10 	tst.w	r3, #16
20002e04:	f000 83d5 	beq.w	200035b2 <_vfprintf_r+0x1156>
20002e08:	980b      	ldr	r0, [sp, #44]	; 0x2c
20002e0a:	2301      	movs	r3, #1
20002e0c:	1d02      	adds	r2, r0, #4
20002e0e:	920b      	str	r2, [sp, #44]	; 0x2c
20002e10:	6801      	ldr	r1, [r0, #0]
20002e12:	1e0a      	subs	r2, r1, #0
20002e14:	bf18      	it	ne
20002e16:	2201      	movne	r2, #1
20002e18:	468a      	mov	sl, r1
20002e1a:	f04f 0b00 	mov.w	fp, #0
20002e1e:	e4af      	b.n	20002780 <_vfprintf_r+0x324>
20002e20:	980a      	ldr	r0, [sp, #40]	; 0x28
20002e22:	9216      	str	r2, [sp, #88]	; 0x58
20002e24:	f248 02d8 	movw	r2, #32984	; 0x80d8
20002e28:	f010 0f20 	tst.w	r0, #32
20002e2c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002e30:	9219      	str	r2, [sp, #100]	; 0x64
20002e32:	f47f ac92 	bne.w	2000275a <_vfprintf_r+0x2fe>
20002e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002e38:	f013 0f10 	tst.w	r3, #16
20002e3c:	f040 831a 	bne.w	20003474 <_vfprintf_r+0x1018>
20002e40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002e42:	f012 0f40 	tst.w	r2, #64	; 0x40
20002e46:	f000 8315 	beq.w	20003474 <_vfprintf_r+0x1018>
20002e4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20002e4c:	f103 0c04 	add.w	ip, r3, #4
20002e50:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20002e54:	f8b3 a000 	ldrh.w	sl, [r3]
20002e58:	46d2      	mov	sl, sl
20002e5a:	f04f 0b00 	mov.w	fp, #0
20002e5e:	e485      	b.n	2000276c <_vfprintf_r+0x310>
20002e60:	9216      	str	r2, [sp, #88]	; 0x58
20002e62:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20002e66:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002e68:	f04f 0c01 	mov.w	ip, #1
20002e6c:	f04f 0000 	mov.w	r0, #0
20002e70:	3104      	adds	r1, #4
20002e72:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20002e76:	6813      	ldr	r3, [r2, #0]
20002e78:	3204      	adds	r2, #4
20002e7a:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20002e7e:	920b      	str	r2, [sp, #44]	; 0x2c
20002e80:	9113      	str	r1, [sp, #76]	; 0x4c
20002e82:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20002e86:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20002e8a:	e62f      	b.n	20002aec <_vfprintf_r+0x690>
20002e8c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20002e90:	9216      	str	r2, [sp, #88]	; 0x58
20002e92:	f01c 0f20 	tst.w	ip, #32
20002e96:	f47f aea3 	bne.w	20002be0 <_vfprintf_r+0x784>
20002e9a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002e9c:	f012 0f10 	tst.w	r2, #16
20002ea0:	f040 82f1 	bne.w	20003486 <_vfprintf_r+0x102a>
20002ea4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002ea6:	f012 0f40 	tst.w	r2, #64	; 0x40
20002eaa:	f000 82ec 	beq.w	20003486 <_vfprintf_r+0x102a>
20002eae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20002eb0:	f103 0c04 	add.w	ip, r3, #4
20002eb4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20002eb8:	f9b3 a000 	ldrsh.w	sl, [r3]
20002ebc:	46d2      	mov	sl, sl
20002ebe:	ea4f 7bea 	mov.w	fp, sl, asr #31
20002ec2:	e696      	b.n	20002bf2 <_vfprintf_r+0x796>
20002ec4:	990a      	ldr	r1, [sp, #40]	; 0x28
20002ec6:	9216      	str	r2, [sp, #88]	; 0x58
20002ec8:	f041 0110 	orr.w	r1, r1, #16
20002ecc:	910a      	str	r1, [sp, #40]	; 0x28
20002ece:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002ed0:	f012 0320 	ands.w	r3, r2, #32
20002ed4:	f47f af11 	bne.w	20002cfa <_vfprintf_r+0x89e>
20002ed8:	990a      	ldr	r1, [sp, #40]	; 0x28
20002eda:	f011 0210 	ands.w	r2, r1, #16
20002ede:	f000 8354 	beq.w	2000358a <_vfprintf_r+0x112e>
20002ee2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002ee4:	f102 0c04 	add.w	ip, r2, #4
20002ee8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20002eec:	6811      	ldr	r1, [r2, #0]
20002eee:	1e0a      	subs	r2, r1, #0
20002ef0:	bf18      	it	ne
20002ef2:	2201      	movne	r2, #1
20002ef4:	468a      	mov	sl, r1
20002ef6:	f04f 0b00 	mov.w	fp, #0
20002efa:	e441      	b.n	20002780 <_vfprintf_r+0x324>
20002efc:	9a16      	ldr	r2, [sp, #88]	; 0x58
20002efe:	2a65      	cmp	r2, #101	; 0x65
20002f00:	f340 8128 	ble.w	20003154 <_vfprintf_r+0xcf8>
20002f04:	9812      	ldr	r0, [sp, #72]	; 0x48
20002f06:	2200      	movs	r2, #0
20002f08:	2300      	movs	r3, #0
20002f0a:	991b      	ldr	r1, [sp, #108]	; 0x6c
20002f0c:	f004 fcb4 	bl	20007878 <__aeabi_dcmpeq>
20002f10:	2800      	cmp	r0, #0
20002f12:	f000 81be 	beq.w	20003292 <_vfprintf_r+0xe36>
20002f16:	2301      	movs	r3, #1
20002f18:	6063      	str	r3, [r4, #4]
20002f1a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002f1e:	f248 1318 	movw	r3, #33048	; 0x8118
20002f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f26:	6023      	str	r3, [r4, #0]
20002f28:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20002f2c:	3201      	adds	r2, #1
20002f2e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002f32:	3301      	adds	r3, #1
20002f34:	2a07      	cmp	r2, #7
20002f36:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20002f3a:	bfd8      	it	le
20002f3c:	f104 0308 	addle.w	r3, r4, #8
20002f40:	f300 839b 	bgt.w	2000367a <_vfprintf_r+0x121e>
20002f44:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20002f48:	981a      	ldr	r0, [sp, #104]	; 0x68
20002f4a:	4282      	cmp	r2, r0
20002f4c:	db04      	blt.n	20002f58 <_vfprintf_r+0xafc>
20002f4e:	990a      	ldr	r1, [sp, #40]	; 0x28
20002f50:	f011 0f01 	tst.w	r1, #1
20002f54:	f43f ad49 	beq.w	200029ea <_vfprintf_r+0x58e>
20002f58:	2201      	movs	r2, #1
20002f5a:	605a      	str	r2, [r3, #4]
20002f5c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002f60:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20002f64:	3201      	adds	r2, #1
20002f66:	981d      	ldr	r0, [sp, #116]	; 0x74
20002f68:	3101      	adds	r1, #1
20002f6a:	2a07      	cmp	r2, #7
20002f6c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20002f70:	6018      	str	r0, [r3, #0]
20002f72:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002f76:	f300 855f 	bgt.w	20003a38 <_vfprintf_r+0x15dc>
20002f7a:	3308      	adds	r3, #8
20002f7c:	991a      	ldr	r1, [sp, #104]	; 0x68
20002f7e:	1e4f      	subs	r7, r1, #1
20002f80:	2f00      	cmp	r7, #0
20002f82:	f77f ad32 	ble.w	200029ea <_vfprintf_r+0x58e>
20002f86:	2f10      	cmp	r7, #16
20002f88:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 200034c0 <_vfprintf_r+0x1064>
20002f8c:	f340 82ea 	ble.w	20003564 <_vfprintf_r+0x1108>
20002f90:	4642      	mov	r2, r8
20002f92:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20002f96:	46a8      	mov	r8, r5
20002f98:	2410      	movs	r4, #16
20002f9a:	f10a 0a0c 	add.w	sl, sl, #12
20002f9e:	4615      	mov	r5, r2
20002fa0:	e003      	b.n	20002faa <_vfprintf_r+0xb4e>
20002fa2:	3f10      	subs	r7, #16
20002fa4:	2f10      	cmp	r7, #16
20002fa6:	f340 82da 	ble.w	2000355e <_vfprintf_r+0x1102>
20002faa:	605c      	str	r4, [r3, #4]
20002fac:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20002fb0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20002fb4:	3201      	adds	r2, #1
20002fb6:	601d      	str	r5, [r3, #0]
20002fb8:	3110      	adds	r1, #16
20002fba:	2a07      	cmp	r2, #7
20002fbc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20002fc0:	f103 0308 	add.w	r3, r3, #8
20002fc4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20002fc8:	ddeb      	ble.n	20002fa2 <_vfprintf_r+0xb46>
20002fca:	4648      	mov	r0, r9
20002fcc:	4631      	mov	r1, r6
20002fce:	4652      	mov	r2, sl
20002fd0:	f7ff fa36 	bl	20002440 <__sprint_r>
20002fd4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20002fd8:	3304      	adds	r3, #4
20002fda:	2800      	cmp	r0, #0
20002fdc:	d0e1      	beq.n	20002fa2 <_vfprintf_r+0xb46>
20002fde:	f7ff bb5d 	b.w	2000269c <_vfprintf_r+0x240>
20002fe2:	b97b      	cbnz	r3, 20003004 <_vfprintf_r+0xba8>
20002fe4:	990a      	ldr	r1, [sp, #40]	; 0x28
20002fe6:	f011 0f01 	tst.w	r1, #1
20002fea:	d00b      	beq.n	20003004 <_vfprintf_r+0xba8>
20002fec:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20002ff0:	2330      	movs	r3, #48	; 0x30
20002ff2:	3204      	adds	r2, #4
20002ff4:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20002ff8:	3227      	adds	r2, #39	; 0x27
20002ffa:	2301      	movs	r3, #1
20002ffc:	9213      	str	r2, [sp, #76]	; 0x4c
20002ffe:	9310      	str	r3, [sp, #64]	; 0x40
20003000:	f7ff bbf3 	b.w	200027ea <_vfprintf_r+0x38e>
20003004:	9818      	ldr	r0, [sp, #96]	; 0x60
20003006:	2100      	movs	r1, #0
20003008:	9110      	str	r1, [sp, #64]	; 0x40
2000300a:	9013      	str	r0, [sp, #76]	; 0x4c
2000300c:	f7ff bbed 	b.w	200027ea <_vfprintf_r+0x38e>
20003010:	980f      	ldr	r0, [sp, #60]	; 0x3c
20003012:	990c      	ldr	r1, [sp, #48]	; 0x30
20003014:	1a47      	subs	r7, r0, r1
20003016:	2f00      	cmp	r7, #0
20003018:	f77f ac84 	ble.w	20002924 <_vfprintf_r+0x4c8>
2000301c:	2f10      	cmp	r7, #16
2000301e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 200034c0 <_vfprintf_r+0x1064>
20003022:	dd2e      	ble.n	20003082 <_vfprintf_r+0xc26>
20003024:	4643      	mov	r3, r8
20003026:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
2000302a:	46a8      	mov	r8, r5
2000302c:	f04f 0a10 	mov.w	sl, #16
20003030:	f10b 0b0c 	add.w	fp, fp, #12
20003034:	461d      	mov	r5, r3
20003036:	e002      	b.n	2000303e <_vfprintf_r+0xbe2>
20003038:	3f10      	subs	r7, #16
2000303a:	2f10      	cmp	r7, #16
2000303c:	dd1e      	ble.n	2000307c <_vfprintf_r+0xc20>
2000303e:	f8c4 a004 	str.w	sl, [r4, #4]
20003042:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003046:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000304a:	3301      	adds	r3, #1
2000304c:	6025      	str	r5, [r4, #0]
2000304e:	3210      	adds	r2, #16
20003050:	2b07      	cmp	r3, #7
20003052:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003056:	f104 0408 	add.w	r4, r4, #8
2000305a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000305e:	ddeb      	ble.n	20003038 <_vfprintf_r+0xbdc>
20003060:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003064:	4648      	mov	r0, r9
20003066:	4631      	mov	r1, r6
20003068:	465a      	mov	r2, fp
2000306a:	3404      	adds	r4, #4
2000306c:	f7ff f9e8 	bl	20002440 <__sprint_r>
20003070:	2800      	cmp	r0, #0
20003072:	f47f ab13 	bne.w	2000269c <_vfprintf_r+0x240>
20003076:	3f10      	subs	r7, #16
20003078:	2f10      	cmp	r7, #16
2000307a:	dce0      	bgt.n	2000303e <_vfprintf_r+0xbe2>
2000307c:	462b      	mov	r3, r5
2000307e:	4645      	mov	r5, r8
20003080:	4698      	mov	r8, r3
20003082:	6067      	str	r7, [r4, #4]
20003084:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003088:	f8c4 8000 	str.w	r8, [r4]
2000308c:	1c5a      	adds	r2, r3, #1
2000308e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20003092:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003096:	19db      	adds	r3, r3, r7
20003098:	2a07      	cmp	r2, #7
2000309a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000309e:	f300 823a 	bgt.w	20003516 <_vfprintf_r+0x10ba>
200030a2:	3408      	adds	r4, #8
200030a4:	e43e      	b.n	20002924 <_vfprintf_r+0x4c8>
200030a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
200030a8:	6063      	str	r3, [r4, #4]
200030aa:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200030ae:	6021      	str	r1, [r4, #0]
200030b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200030b4:	3201      	adds	r2, #1
200030b6:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200030ba:	18cb      	adds	r3, r1, r3
200030bc:	2a07      	cmp	r2, #7
200030be:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200030c2:	f300 8549 	bgt.w	20003b58 <_vfprintf_r+0x16fc>
200030c6:	3408      	adds	r4, #8
200030c8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
200030ca:	2301      	movs	r3, #1
200030cc:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
200030d0:	6063      	str	r3, [r4, #4]
200030d2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200030d6:	6022      	str	r2, [r4, #0]
200030d8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200030dc:	3301      	adds	r3, #1
200030de:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200030e2:	3201      	adds	r2, #1
200030e4:	2b07      	cmp	r3, #7
200030e6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200030ea:	bfd8      	it	le
200030ec:	f104 0308 	addle.w	r3, r4, #8
200030f0:	f300 8523 	bgt.w	20003b3a <_vfprintf_r+0x16de>
200030f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200030f6:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200030fa:	19c7      	adds	r7, r0, r7
200030fc:	981a      	ldr	r0, [sp, #104]	; 0x68
200030fe:	601f      	str	r7, [r3, #0]
20003100:	1a81      	subs	r1, r0, r2
20003102:	6059      	str	r1, [r3, #4]
20003104:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003108:	1a8a      	subs	r2, r1, r2
2000310a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
2000310e:	1812      	adds	r2, r2, r0
20003110:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003114:	3101      	adds	r1, #1
20003116:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
2000311a:	2907      	cmp	r1, #7
2000311c:	f340 8232 	ble.w	20003584 <_vfprintf_r+0x1128>
20003120:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003124:	4648      	mov	r0, r9
20003126:	4631      	mov	r1, r6
20003128:	320c      	adds	r2, #12
2000312a:	f7ff f989 	bl	20002440 <__sprint_r>
2000312e:	2800      	cmp	r0, #0
20003130:	f47f aab4 	bne.w	2000269c <_vfprintf_r+0x240>
20003134:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003138:	3304      	adds	r3, #4
2000313a:	e456      	b.n	200029ea <_vfprintf_r+0x58e>
2000313c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003140:	4648      	mov	r0, r9
20003142:	4631      	mov	r1, r6
20003144:	320c      	adds	r2, #12
20003146:	f7ff f97b 	bl	20002440 <__sprint_r>
2000314a:	2800      	cmp	r0, #0
2000314c:	f43f acb4 	beq.w	20002ab8 <_vfprintf_r+0x65c>
20003150:	f7ff baa4 	b.w	2000269c <_vfprintf_r+0x240>
20003154:	991a      	ldr	r1, [sp, #104]	; 0x68
20003156:	2901      	cmp	r1, #1
20003158:	dd4c      	ble.n	200031f4 <_vfprintf_r+0xd98>
2000315a:	2301      	movs	r3, #1
2000315c:	6063      	str	r3, [r4, #4]
2000315e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003162:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003166:	3301      	adds	r3, #1
20003168:	9813      	ldr	r0, [sp, #76]	; 0x4c
2000316a:	3201      	adds	r2, #1
2000316c:	2b07      	cmp	r3, #7
2000316e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003172:	6020      	str	r0, [r4, #0]
20003174:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003178:	f300 81b2 	bgt.w	200034e0 <_vfprintf_r+0x1084>
2000317c:	3408      	adds	r4, #8
2000317e:	2301      	movs	r3, #1
20003180:	6063      	str	r3, [r4, #4]
20003182:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003186:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000318a:	3301      	adds	r3, #1
2000318c:	991d      	ldr	r1, [sp, #116]	; 0x74
2000318e:	3201      	adds	r2, #1
20003190:	2b07      	cmp	r3, #7
20003192:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003196:	6021      	str	r1, [r4, #0]
20003198:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000319c:	f300 8192 	bgt.w	200034c4 <_vfprintf_r+0x1068>
200031a0:	3408      	adds	r4, #8
200031a2:	9812      	ldr	r0, [sp, #72]	; 0x48
200031a4:	2200      	movs	r2, #0
200031a6:	2300      	movs	r3, #0
200031a8:	991b      	ldr	r1, [sp, #108]	; 0x6c
200031aa:	f004 fb65 	bl	20007878 <__aeabi_dcmpeq>
200031ae:	2800      	cmp	r0, #0
200031b0:	f040 811d 	bne.w	200033ee <_vfprintf_r+0xf92>
200031b4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
200031b6:	9813      	ldr	r0, [sp, #76]	; 0x4c
200031b8:	1e5a      	subs	r2, r3, #1
200031ba:	6062      	str	r2, [r4, #4]
200031bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200031c0:	1c41      	adds	r1, r0, #1
200031c2:	6021      	str	r1, [r4, #0]
200031c4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200031c8:	3301      	adds	r3, #1
200031ca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200031ce:	188a      	adds	r2, r1, r2
200031d0:	2b07      	cmp	r3, #7
200031d2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200031d6:	dc21      	bgt.n	2000321c <_vfprintf_r+0xdc0>
200031d8:	3408      	adds	r4, #8
200031da:	9b1c      	ldr	r3, [sp, #112]	; 0x70
200031dc:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200031e0:	981c      	ldr	r0, [sp, #112]	; 0x70
200031e2:	6022      	str	r2, [r4, #0]
200031e4:	6063      	str	r3, [r4, #4]
200031e6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200031ea:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200031ee:	3301      	adds	r3, #1
200031f0:	f7ff bbf0 	b.w	200029d4 <_vfprintf_r+0x578>
200031f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200031f6:	f012 0f01 	tst.w	r2, #1
200031fa:	d1ae      	bne.n	2000315a <_vfprintf_r+0xcfe>
200031fc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200031fe:	2301      	movs	r3, #1
20003200:	6063      	str	r3, [r4, #4]
20003202:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003206:	6022      	str	r2, [r4, #0]
20003208:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000320c:	3301      	adds	r3, #1
2000320e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20003212:	3201      	adds	r2, #1
20003214:	2b07      	cmp	r3, #7
20003216:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000321a:	dddd      	ble.n	200031d8 <_vfprintf_r+0xd7c>
2000321c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003220:	4648      	mov	r0, r9
20003222:	4631      	mov	r1, r6
20003224:	320c      	adds	r2, #12
20003226:	f7ff f90b 	bl	20002440 <__sprint_r>
2000322a:	2800      	cmp	r0, #0
2000322c:	f47f aa36 	bne.w	2000269c <_vfprintf_r+0x240>
20003230:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003234:	3404      	adds	r4, #4
20003236:	e7d0      	b.n	200031da <_vfprintf_r+0xd7e>
20003238:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000323c:	4648      	mov	r0, r9
2000323e:	4631      	mov	r1, r6
20003240:	320c      	adds	r2, #12
20003242:	f7ff f8fd 	bl	20002440 <__sprint_r>
20003246:	2800      	cmp	r0, #0
20003248:	f47f aa28 	bne.w	2000269c <_vfprintf_r+0x240>
2000324c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003250:	3404      	adds	r4, #4
20003252:	f7ff bbb0 	b.w	200029b6 <_vfprintf_r+0x55a>
20003256:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000325a:	4648      	mov	r0, r9
2000325c:	4631      	mov	r1, r6
2000325e:	320c      	adds	r2, #12
20003260:	f7ff f8ee 	bl	20002440 <__sprint_r>
20003264:	2800      	cmp	r0, #0
20003266:	f47f aa19 	bne.w	2000269c <_vfprintf_r+0x240>
2000326a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000326e:	3404      	adds	r4, #4
20003270:	f7ff bb3c 	b.w	200028ec <_vfprintf_r+0x490>
20003274:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003278:	4648      	mov	r0, r9
2000327a:	4631      	mov	r1, r6
2000327c:	320c      	adds	r2, #12
2000327e:	f7ff f8df 	bl	20002440 <__sprint_r>
20003282:	2800      	cmp	r0, #0
20003284:	f47f aa0a 	bne.w	2000269c <_vfprintf_r+0x240>
20003288:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000328c:	3404      	adds	r4, #4
2000328e:	f7ff bb43 	b.w	20002918 <_vfprintf_r+0x4bc>
20003292:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20003296:	2b00      	cmp	r3, #0
20003298:	f340 81fd 	ble.w	20003696 <_vfprintf_r+0x123a>
2000329c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000329e:	428b      	cmp	r3, r1
200032a0:	f6ff af01 	blt.w	200030a6 <_vfprintf_r+0xc4a>
200032a4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
200032a6:	6061      	str	r1, [r4, #4]
200032a8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200032ac:	6022      	str	r2, [r4, #0]
200032ae:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200032b2:	3301      	adds	r3, #1
200032b4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200032b8:	1852      	adds	r2, r2, r1
200032ba:	2b07      	cmp	r3, #7
200032bc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200032c0:	bfd8      	it	le
200032c2:	f104 0308 	addle.w	r3, r4, #8
200032c6:	f300 8429 	bgt.w	20003b1c <_vfprintf_r+0x16c0>
200032ca:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
200032ce:	981a      	ldr	r0, [sp, #104]	; 0x68
200032d0:	1a24      	subs	r4, r4, r0
200032d2:	2c00      	cmp	r4, #0
200032d4:	f340 81b3 	ble.w	2000363e <_vfprintf_r+0x11e2>
200032d8:	2c10      	cmp	r4, #16
200032da:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 200034c0 <_vfprintf_r+0x1064>
200032de:	f340 819d 	ble.w	2000361c <_vfprintf_r+0x11c0>
200032e2:	4642      	mov	r2, r8
200032e4:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
200032e8:	46a8      	mov	r8, r5
200032ea:	2710      	movs	r7, #16
200032ec:	f10a 0a0c 	add.w	sl, sl, #12
200032f0:	4615      	mov	r5, r2
200032f2:	e003      	b.n	200032fc <_vfprintf_r+0xea0>
200032f4:	3c10      	subs	r4, #16
200032f6:	2c10      	cmp	r4, #16
200032f8:	f340 818d 	ble.w	20003616 <_vfprintf_r+0x11ba>
200032fc:	605f      	str	r7, [r3, #4]
200032fe:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003302:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003306:	3201      	adds	r2, #1
20003308:	601d      	str	r5, [r3, #0]
2000330a:	3110      	adds	r1, #16
2000330c:	2a07      	cmp	r2, #7
2000330e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003312:	f103 0308 	add.w	r3, r3, #8
20003316:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000331a:	ddeb      	ble.n	200032f4 <_vfprintf_r+0xe98>
2000331c:	4648      	mov	r0, r9
2000331e:	4631      	mov	r1, r6
20003320:	4652      	mov	r2, sl
20003322:	f7ff f88d 	bl	20002440 <__sprint_r>
20003326:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000332a:	3304      	adds	r3, #4
2000332c:	2800      	cmp	r0, #0
2000332e:	d0e1      	beq.n	200032f4 <_vfprintf_r+0xe98>
20003330:	f7ff b9b4 	b.w	2000269c <_vfprintf_r+0x240>
20003334:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003336:	9819      	ldr	r0, [sp, #100]	; 0x64
20003338:	4613      	mov	r3, r2
2000333a:	9213      	str	r2, [sp, #76]	; 0x4c
2000333c:	f00a 020f 	and.w	r2, sl, #15
20003340:	ea4f 111a 	mov.w	r1, sl, lsr #4
20003344:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
20003348:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
2000334c:	5c82      	ldrb	r2, [r0, r2]
2000334e:	468a      	mov	sl, r1
20003350:	46e3      	mov	fp, ip
20003352:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003356:	f803 2d01 	strb.w	r2, [r3, #-1]!
2000335a:	d1ef      	bne.n	2000333c <_vfprintf_r+0xee0>
2000335c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000335e:	9313      	str	r3, [sp, #76]	; 0x4c
20003360:	1ac0      	subs	r0, r0, r3
20003362:	9010      	str	r0, [sp, #64]	; 0x40
20003364:	f7ff ba41 	b.w	200027ea <_vfprintf_r+0x38e>
20003368:	2209      	movs	r2, #9
2000336a:	2300      	movs	r3, #0
2000336c:	4552      	cmp	r2, sl
2000336e:	eb73 000b 	sbcs.w	r0, r3, fp
20003372:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
20003376:	d21f      	bcs.n	200033b8 <_vfprintf_r+0xf5c>
20003378:	4623      	mov	r3, r4
2000337a:	4644      	mov	r4, r8
2000337c:	46b8      	mov	r8, r7
2000337e:	461f      	mov	r7, r3
20003380:	4650      	mov	r0, sl
20003382:	4659      	mov	r1, fp
20003384:	220a      	movs	r2, #10
20003386:	2300      	movs	r3, #0
20003388:	f004 fad0 	bl	2000792c <__aeabi_uldivmod>
2000338c:	2300      	movs	r3, #0
2000338e:	4650      	mov	r0, sl
20003390:	4659      	mov	r1, fp
20003392:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20003396:	220a      	movs	r2, #10
20003398:	f804 cd01 	strb.w	ip, [r4, #-1]!
2000339c:	f004 fac6 	bl	2000792c <__aeabi_uldivmod>
200033a0:	2209      	movs	r2, #9
200033a2:	2300      	movs	r3, #0
200033a4:	4682      	mov	sl, r0
200033a6:	468b      	mov	fp, r1
200033a8:	4552      	cmp	r2, sl
200033aa:	eb73 030b 	sbcs.w	r3, r3, fp
200033ae:	d3e7      	bcc.n	20003380 <_vfprintf_r+0xf24>
200033b0:	463b      	mov	r3, r7
200033b2:	4647      	mov	r7, r8
200033b4:	46a0      	mov	r8, r4
200033b6:	461c      	mov	r4, r3
200033b8:	f108 30ff 	add.w	r0, r8, #4294967295
200033bc:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
200033c0:	9013      	str	r0, [sp, #76]	; 0x4c
200033c2:	f808 ac01 	strb.w	sl, [r8, #-1]
200033c6:	9918      	ldr	r1, [sp, #96]	; 0x60
200033c8:	1a09      	subs	r1, r1, r0
200033ca:	9110      	str	r1, [sp, #64]	; 0x40
200033cc:	f7ff ba0d 	b.w	200027ea <_vfprintf_r+0x38e>
200033d0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200033d4:	4648      	mov	r0, r9
200033d6:	4631      	mov	r1, r6
200033d8:	320c      	adds	r2, #12
200033da:	f7ff f831 	bl	20002440 <__sprint_r>
200033de:	2800      	cmp	r0, #0
200033e0:	f47f a95c 	bne.w	2000269c <_vfprintf_r+0x240>
200033e4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200033e8:	3404      	adds	r4, #4
200033ea:	f7ff ba68 	b.w	200028be <_vfprintf_r+0x462>
200033ee:	991a      	ldr	r1, [sp, #104]	; 0x68
200033f0:	1e4f      	subs	r7, r1, #1
200033f2:	2f00      	cmp	r7, #0
200033f4:	f77f aef1 	ble.w	200031da <_vfprintf_r+0xd7e>
200033f8:	2f10      	cmp	r7, #16
200033fa:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 200034c0 <_vfprintf_r+0x1064>
200033fe:	dd4e      	ble.n	2000349e <_vfprintf_r+0x1042>
20003400:	4643      	mov	r3, r8
20003402:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20003406:	46a8      	mov	r8, r5
20003408:	f04f 0a10 	mov.w	sl, #16
2000340c:	f10b 0b0c 	add.w	fp, fp, #12
20003410:	461d      	mov	r5, r3
20003412:	e002      	b.n	2000341a <_vfprintf_r+0xfbe>
20003414:	3f10      	subs	r7, #16
20003416:	2f10      	cmp	r7, #16
20003418:	dd3e      	ble.n	20003498 <_vfprintf_r+0x103c>
2000341a:	f8c4 a004 	str.w	sl, [r4, #4]
2000341e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20003422:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20003426:	3301      	adds	r3, #1
20003428:	6025      	str	r5, [r4, #0]
2000342a:	3210      	adds	r2, #16
2000342c:	2b07      	cmp	r3, #7
2000342e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20003432:	f104 0408 	add.w	r4, r4, #8
20003436:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000343a:	ddeb      	ble.n	20003414 <_vfprintf_r+0xfb8>
2000343c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003440:	4648      	mov	r0, r9
20003442:	4631      	mov	r1, r6
20003444:	465a      	mov	r2, fp
20003446:	3404      	adds	r4, #4
20003448:	f7fe fffa 	bl	20002440 <__sprint_r>
2000344c:	2800      	cmp	r0, #0
2000344e:	d0e1      	beq.n	20003414 <_vfprintf_r+0xfb8>
20003450:	f7ff b924 	b.w	2000269c <_vfprintf_r+0x240>
20003454:	9816      	ldr	r0, [sp, #88]	; 0x58
20003456:	2130      	movs	r1, #48	; 0x30
20003458:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000345c:	2201      	movs	r2, #1
2000345e:	2302      	movs	r3, #2
20003460:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20003464:	f04c 0c02 	orr.w	ip, ip, #2
20003468:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
2000346c:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20003470:	f7ff b986 	b.w	20002780 <_vfprintf_r+0x324>
20003474:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003476:	1d01      	adds	r1, r0, #4
20003478:	6803      	ldr	r3, [r0, #0]
2000347a:	910b      	str	r1, [sp, #44]	; 0x2c
2000347c:	469a      	mov	sl, r3
2000347e:	f04f 0b00 	mov.w	fp, #0
20003482:	f7ff b973 	b.w	2000276c <_vfprintf_r+0x310>
20003486:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003488:	1d01      	adds	r1, r0, #4
2000348a:	6803      	ldr	r3, [r0, #0]
2000348c:	910b      	str	r1, [sp, #44]	; 0x2c
2000348e:	469a      	mov	sl, r3
20003490:	ea4f 7bea 	mov.w	fp, sl, asr #31
20003494:	f7ff bbad 	b.w	20002bf2 <_vfprintf_r+0x796>
20003498:	462b      	mov	r3, r5
2000349a:	4645      	mov	r5, r8
2000349c:	4698      	mov	r8, r3
2000349e:	6067      	str	r7, [r4, #4]
200034a0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200034a4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200034a8:	3301      	adds	r3, #1
200034aa:	f8c4 8000 	str.w	r8, [r4]
200034ae:	19d2      	adds	r2, r2, r7
200034b0:	2b07      	cmp	r3, #7
200034b2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200034b6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200034ba:	f77f ae8d 	ble.w	200031d8 <_vfprintf_r+0xd7c>
200034be:	e6ad      	b.n	2000321c <_vfprintf_r+0xdc0>
200034c0:	200080c8 	.word	0x200080c8
200034c4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200034c8:	4648      	mov	r0, r9
200034ca:	4631      	mov	r1, r6
200034cc:	320c      	adds	r2, #12
200034ce:	f7fe ffb7 	bl	20002440 <__sprint_r>
200034d2:	2800      	cmp	r0, #0
200034d4:	f47f a8e2 	bne.w	2000269c <_vfprintf_r+0x240>
200034d8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200034dc:	3404      	adds	r4, #4
200034de:	e660      	b.n	200031a2 <_vfprintf_r+0xd46>
200034e0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200034e4:	4648      	mov	r0, r9
200034e6:	4631      	mov	r1, r6
200034e8:	320c      	adds	r2, #12
200034ea:	f7fe ffa9 	bl	20002440 <__sprint_r>
200034ee:	2800      	cmp	r0, #0
200034f0:	f47f a8d4 	bne.w	2000269c <_vfprintf_r+0x240>
200034f4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200034f8:	3404      	adds	r4, #4
200034fa:	e640      	b.n	2000317e <_vfprintf_r+0xd22>
200034fc:	2830      	cmp	r0, #48	; 0x30
200034fe:	f000 82ec 	beq.w	20003ada <_vfprintf_r+0x167e>
20003502:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003504:	2330      	movs	r3, #48	; 0x30
20003506:	f800 3d01 	strb.w	r3, [r0, #-1]!
2000350a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000350c:	9013      	str	r0, [sp, #76]	; 0x4c
2000350e:	1a09      	subs	r1, r1, r0
20003510:	9110      	str	r1, [sp, #64]	; 0x40
20003512:	f7ff b96a 	b.w	200027ea <_vfprintf_r+0x38e>
20003516:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000351a:	4648      	mov	r0, r9
2000351c:	4631      	mov	r1, r6
2000351e:	320c      	adds	r2, #12
20003520:	f7fe ff8e 	bl	20002440 <__sprint_r>
20003524:	2800      	cmp	r0, #0
20003526:	f47f a8b9 	bne.w	2000269c <_vfprintf_r+0x240>
2000352a:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000352e:	3404      	adds	r4, #4
20003530:	f7ff b9f8 	b.w	20002924 <_vfprintf_r+0x4c8>
20003534:	f1da 0a00 	rsbs	sl, sl, #0
20003538:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
2000353c:	232d      	movs	r3, #45	; 0x2d
2000353e:	ea5a 0c0b 	orrs.w	ip, sl, fp
20003542:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003546:	bf0c      	ite	eq
20003548:	2200      	moveq	r2, #0
2000354a:	2201      	movne	r2, #1
2000354c:	2301      	movs	r3, #1
2000354e:	f7ff b91b 	b.w	20002788 <_vfprintf_r+0x32c>
20003552:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003554:	462b      	mov	r3, r5
20003556:	782a      	ldrb	r2, [r5, #0]
20003558:	910b      	str	r1, [sp, #44]	; 0x2c
2000355a:	f7ff b82a 	b.w	200025b2 <_vfprintf_r+0x156>
2000355e:	462a      	mov	r2, r5
20003560:	4645      	mov	r5, r8
20003562:	4690      	mov	r8, r2
20003564:	605f      	str	r7, [r3, #4]
20003566:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000356a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
2000356e:	3201      	adds	r2, #1
20003570:	f8c3 8000 	str.w	r8, [r3]
20003574:	19c9      	adds	r1, r1, r7
20003576:	2a07      	cmp	r2, #7
20003578:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
2000357c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003580:	f73f adce 	bgt.w	20003120 <_vfprintf_r+0xcc4>
20003584:	3308      	adds	r3, #8
20003586:	f7ff ba30 	b.w	200029ea <_vfprintf_r+0x58e>
2000358a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000358c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20003590:	f000 81ed 	beq.w	2000396e <_vfprintf_r+0x1512>
20003594:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003596:	4613      	mov	r3, r2
20003598:	1d0a      	adds	r2, r1, #4
2000359a:	920b      	str	r2, [sp, #44]	; 0x2c
2000359c:	f8b1 a000 	ldrh.w	sl, [r1]
200035a0:	f1ba 0200 	subs.w	r2, sl, #0
200035a4:	bf18      	it	ne
200035a6:	2201      	movne	r2, #1
200035a8:	46d2      	mov	sl, sl
200035aa:	f04f 0b00 	mov.w	fp, #0
200035ae:	f7ff b8e7 	b.w	20002780 <_vfprintf_r+0x324>
200035b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200035b4:	f013 0f40 	tst.w	r3, #64	; 0x40
200035b8:	f000 81cc 	beq.w	20003954 <_vfprintf_r+0x14f8>
200035bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200035be:	2301      	movs	r3, #1
200035c0:	1d01      	adds	r1, r0, #4
200035c2:	910b      	str	r1, [sp, #44]	; 0x2c
200035c4:	f8b0 a000 	ldrh.w	sl, [r0]
200035c8:	f1ba 0200 	subs.w	r2, sl, #0
200035cc:	bf18      	it	ne
200035ce:	2201      	movne	r2, #1
200035d0:	46d2      	mov	sl, sl
200035d2:	f04f 0b00 	mov.w	fp, #0
200035d6:	f7ff b8d3 	b.w	20002780 <_vfprintf_r+0x324>
200035da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200035dc:	f013 0f10 	tst.w	r3, #16
200035e0:	f000 81a4 	beq.w	2000392c <_vfprintf_r+0x14d0>
200035e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200035e6:	9911      	ldr	r1, [sp, #68]	; 0x44
200035e8:	f100 0a04 	add.w	sl, r0, #4
200035ec:	6803      	ldr	r3, [r0, #0]
200035ee:	6019      	str	r1, [r3, #0]
200035f0:	f7fe bf9c 	b.w	2000252c <_vfprintf_r+0xd0>
200035f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200035f6:	1dc3      	adds	r3, r0, #7
200035f8:	f023 0307 	bic.w	r3, r3, #7
200035fc:	f103 0108 	add.w	r1, r3, #8
20003600:	910b      	str	r1, [sp, #44]	; 0x2c
20003602:	f8d3 8004 	ldr.w	r8, [r3, #4]
20003606:	f8d3 a000 	ldr.w	sl, [r3]
2000360a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
2000360e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20003612:	f7ff bb11 	b.w	20002c38 <_vfprintf_r+0x7dc>
20003616:	462a      	mov	r2, r5
20003618:	4645      	mov	r5, r8
2000361a:	4690      	mov	r8, r2
2000361c:	605c      	str	r4, [r3, #4]
2000361e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003622:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003626:	3201      	adds	r2, #1
20003628:	f8c3 8000 	str.w	r8, [r3]
2000362c:	1909      	adds	r1, r1, r4
2000362e:	2a07      	cmp	r2, #7
20003630:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003634:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003638:	f300 82ea 	bgt.w	20003c10 <_vfprintf_r+0x17b4>
2000363c:	3308      	adds	r3, #8
2000363e:	990a      	ldr	r1, [sp, #40]	; 0x28
20003640:	f011 0f01 	tst.w	r1, #1
20003644:	f43f a9d1 	beq.w	200029ea <_vfprintf_r+0x58e>
20003648:	2201      	movs	r2, #1
2000364a:	605a      	str	r2, [r3, #4]
2000364c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003650:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003654:	3201      	adds	r2, #1
20003656:	981d      	ldr	r0, [sp, #116]	; 0x74
20003658:	3101      	adds	r1, #1
2000365a:	2a07      	cmp	r2, #7
2000365c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003660:	6018      	str	r0, [r3, #0]
20003662:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003666:	f73f ad5b 	bgt.w	20003120 <_vfprintf_r+0xcc4>
2000366a:	3308      	adds	r3, #8
2000366c:	f7ff b9bd 	b.w	200029ea <_vfprintf_r+0x58e>
20003670:	232d      	movs	r3, #45	; 0x2d
20003672:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
20003676:	f7ff baf2 	b.w	20002c5e <_vfprintf_r+0x802>
2000367a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000367e:	4648      	mov	r0, r9
20003680:	4631      	mov	r1, r6
20003682:	320c      	adds	r2, #12
20003684:	f7fe fedc 	bl	20002440 <__sprint_r>
20003688:	2800      	cmp	r0, #0
2000368a:	f47f a807 	bne.w	2000269c <_vfprintf_r+0x240>
2000368e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003692:	3304      	adds	r3, #4
20003694:	e456      	b.n	20002f44 <_vfprintf_r+0xae8>
20003696:	2301      	movs	r3, #1
20003698:	6063      	str	r3, [r4, #4]
2000369a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000369e:	f248 1318 	movw	r3, #33048	; 0x8118
200036a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036a6:	6023      	str	r3, [r4, #0]
200036a8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200036ac:	3201      	adds	r2, #1
200036ae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200036b2:	3301      	adds	r3, #1
200036b4:	2a07      	cmp	r2, #7
200036b6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200036ba:	bfd8      	it	le
200036bc:	f104 0308 	addle.w	r3, r4, #8
200036c0:	f300 8187 	bgt.w	200039d2 <_vfprintf_r+0x1576>
200036c4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
200036c8:	b93a      	cbnz	r2, 200036da <_vfprintf_r+0x127e>
200036ca:	9a1a      	ldr	r2, [sp, #104]	; 0x68
200036cc:	b92a      	cbnz	r2, 200036da <_vfprintf_r+0x127e>
200036ce:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200036d2:	f01c 0f01 	tst.w	ip, #1
200036d6:	f43f a988 	beq.w	200029ea <_vfprintf_r+0x58e>
200036da:	2201      	movs	r2, #1
200036dc:	605a      	str	r2, [r3, #4]
200036de:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200036e2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200036e6:	3201      	adds	r2, #1
200036e8:	981d      	ldr	r0, [sp, #116]	; 0x74
200036ea:	3101      	adds	r1, #1
200036ec:	2a07      	cmp	r2, #7
200036ee:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200036f2:	6018      	str	r0, [r3, #0]
200036f4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200036f8:	f300 8179 	bgt.w	200039ee <_vfprintf_r+0x1592>
200036fc:	3308      	adds	r3, #8
200036fe:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20003702:	427f      	negs	r7, r7
20003704:	2f00      	cmp	r7, #0
20003706:	f340 81b3 	ble.w	20003a70 <_vfprintf_r+0x1614>
2000370a:	2f10      	cmp	r7, #16
2000370c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20003d60 <_vfprintf_r+0x1904>
20003710:	f340 81d2 	ble.w	20003ab8 <_vfprintf_r+0x165c>
20003714:	4642      	mov	r2, r8
20003716:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000371a:	46a8      	mov	r8, r5
2000371c:	2410      	movs	r4, #16
2000371e:	f10a 0a0c 	add.w	sl, sl, #12
20003722:	4615      	mov	r5, r2
20003724:	e003      	b.n	2000372e <_vfprintf_r+0x12d2>
20003726:	3f10      	subs	r7, #16
20003728:	2f10      	cmp	r7, #16
2000372a:	f340 81c2 	ble.w	20003ab2 <_vfprintf_r+0x1656>
2000372e:	605c      	str	r4, [r3, #4]
20003730:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003734:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003738:	3201      	adds	r2, #1
2000373a:	601d      	str	r5, [r3, #0]
2000373c:	3110      	adds	r1, #16
2000373e:	2a07      	cmp	r2, #7
20003740:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003744:	f103 0308 	add.w	r3, r3, #8
20003748:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000374c:	ddeb      	ble.n	20003726 <_vfprintf_r+0x12ca>
2000374e:	4648      	mov	r0, r9
20003750:	4631      	mov	r1, r6
20003752:	4652      	mov	r2, sl
20003754:	f7fe fe74 	bl	20002440 <__sprint_r>
20003758:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000375c:	3304      	adds	r3, #4
2000375e:	2800      	cmp	r0, #0
20003760:	d0e1      	beq.n	20003726 <_vfprintf_r+0x12ca>
20003762:	f7fe bf9b 	b.w	2000269c <_vfprintf_r+0x240>
20003766:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003768:	1c6b      	adds	r3, r5, #1
2000376a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000376c:	f042 0220 	orr.w	r2, r2, #32
20003770:	920a      	str	r2, [sp, #40]	; 0x28
20003772:	786a      	ldrb	r2, [r5, #1]
20003774:	910b      	str	r1, [sp, #44]	; 0x2c
20003776:	f7fe bf1c 	b.w	200025b2 <_vfprintf_r+0x156>
2000377a:	4650      	mov	r0, sl
2000377c:	4641      	mov	r1, r8
2000377e:	f003 fad9 	bl	20006d34 <__isnand>
20003782:	2800      	cmp	r0, #0
20003784:	f040 80ff 	bne.w	20003986 <_vfprintf_r+0x152a>
20003788:	f1b7 3fff 	cmp.w	r7, #4294967295
2000378c:	f000 8251 	beq.w	20003c32 <_vfprintf_r+0x17d6>
20003790:	9816      	ldr	r0, [sp, #88]	; 0x58
20003792:	2867      	cmp	r0, #103	; 0x67
20003794:	bf14      	ite	ne
20003796:	2300      	movne	r3, #0
20003798:	2301      	moveq	r3, #1
2000379a:	2847      	cmp	r0, #71	; 0x47
2000379c:	bf08      	it	eq
2000379e:	f043 0301 	orreq.w	r3, r3, #1
200037a2:	b113      	cbz	r3, 200037aa <_vfprintf_r+0x134e>
200037a4:	2f00      	cmp	r7, #0
200037a6:	bf08      	it	eq
200037a8:	2701      	moveq	r7, #1
200037aa:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
200037ae:	4643      	mov	r3, r8
200037b0:	4652      	mov	r2, sl
200037b2:	990a      	ldr	r1, [sp, #40]	; 0x28
200037b4:	e9c0 2300 	strd	r2, r3, [r0]
200037b8:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
200037bc:	f441 7180 	orr.w	r1, r1, #256	; 0x100
200037c0:	910a      	str	r1, [sp, #40]	; 0x28
200037c2:	2b00      	cmp	r3, #0
200037c4:	f2c0 8264 	blt.w	20003c90 <_vfprintf_r+0x1834>
200037c8:	2100      	movs	r1, #0
200037ca:	9117      	str	r1, [sp, #92]	; 0x5c
200037cc:	9816      	ldr	r0, [sp, #88]	; 0x58
200037ce:	2866      	cmp	r0, #102	; 0x66
200037d0:	bf14      	ite	ne
200037d2:	2300      	movne	r3, #0
200037d4:	2301      	moveq	r3, #1
200037d6:	2846      	cmp	r0, #70	; 0x46
200037d8:	bf08      	it	eq
200037da:	f043 0301 	orreq.w	r3, r3, #1
200037de:	9310      	str	r3, [sp, #64]	; 0x40
200037e0:	2b00      	cmp	r3, #0
200037e2:	f000 81d1 	beq.w	20003b88 <_vfprintf_r+0x172c>
200037e6:	46bc      	mov	ip, r7
200037e8:	2303      	movs	r3, #3
200037ea:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
200037ee:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
200037f2:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
200037f6:	4648      	mov	r0, r9
200037f8:	9300      	str	r3, [sp, #0]
200037fa:	9102      	str	r1, [sp, #8]
200037fc:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20003800:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20003804:	310c      	adds	r1, #12
20003806:	f8cd c004 	str.w	ip, [sp, #4]
2000380a:	9103      	str	r1, [sp, #12]
2000380c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20003810:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20003814:	9104      	str	r1, [sp, #16]
20003816:	f000 fbc7 	bl	20003fa8 <_dtoa_r>
2000381a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000381c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20003820:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
20003824:	bf18      	it	ne
20003826:	2301      	movne	r3, #1
20003828:	2a47      	cmp	r2, #71	; 0x47
2000382a:	bf0c      	ite	eq
2000382c:	2300      	moveq	r3, #0
2000382e:	f003 0301 	andne.w	r3, r3, #1
20003832:	9013      	str	r0, [sp, #76]	; 0x4c
20003834:	b933      	cbnz	r3, 20003844 <_vfprintf_r+0x13e8>
20003836:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003838:	f013 0f01 	tst.w	r3, #1
2000383c:	bf08      	it	eq
2000383e:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
20003842:	d016      	beq.n	20003872 <_vfprintf_r+0x1416>
20003844:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003846:	9910      	ldr	r1, [sp, #64]	; 0x40
20003848:	eb00 0b0c 	add.w	fp, r0, ip
2000384c:	b131      	cbz	r1, 2000385c <_vfprintf_r+0x1400>
2000384e:	7803      	ldrb	r3, [r0, #0]
20003850:	2b30      	cmp	r3, #48	; 0x30
20003852:	f000 80da 	beq.w	20003a0a <_vfprintf_r+0x15ae>
20003856:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
2000385a:	449b      	add	fp, r3
2000385c:	4650      	mov	r0, sl
2000385e:	2200      	movs	r2, #0
20003860:	2300      	movs	r3, #0
20003862:	4641      	mov	r1, r8
20003864:	f004 f808 	bl	20007878 <__aeabi_dcmpeq>
20003868:	2800      	cmp	r0, #0
2000386a:	f000 81c2 	beq.w	20003bf2 <_vfprintf_r+0x1796>
2000386e:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
20003872:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003874:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003876:	2a67      	cmp	r2, #103	; 0x67
20003878:	bf14      	ite	ne
2000387a:	2300      	movne	r3, #0
2000387c:	2301      	moveq	r3, #1
2000387e:	2a47      	cmp	r2, #71	; 0x47
20003880:	bf08      	it	eq
20003882:	f043 0301 	orreq.w	r3, r3, #1
20003886:	ebc0 000b 	rsb	r0, r0, fp
2000388a:	901a      	str	r0, [sp, #104]	; 0x68
2000388c:	2b00      	cmp	r3, #0
2000388e:	f000 818a 	beq.w	20003ba6 <_vfprintf_r+0x174a>
20003892:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20003896:	f111 0f03 	cmn.w	r1, #3
2000389a:	9110      	str	r1, [sp, #64]	; 0x40
2000389c:	db02      	blt.n	200038a4 <_vfprintf_r+0x1448>
2000389e:	428f      	cmp	r7, r1
200038a0:	f280 818c 	bge.w	20003bbc <_vfprintf_r+0x1760>
200038a4:	9a16      	ldr	r2, [sp, #88]	; 0x58
200038a6:	3a02      	subs	r2, #2
200038a8:	9216      	str	r2, [sp, #88]	; 0x58
200038aa:	9910      	ldr	r1, [sp, #64]	; 0x40
200038ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
200038ae:	1e4b      	subs	r3, r1, #1
200038b0:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200038b4:	2b00      	cmp	r3, #0
200038b6:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
200038ba:	f2c0 8234 	blt.w	20003d26 <_vfprintf_r+0x18ca>
200038be:	222b      	movs	r2, #43	; 0x2b
200038c0:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
200038c4:	2b09      	cmp	r3, #9
200038c6:	f300 81b6 	bgt.w	20003c36 <_vfprintf_r+0x17da>
200038ca:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
200038ce:	3330      	adds	r3, #48	; 0x30
200038d0:	3204      	adds	r2, #4
200038d2:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
200038d6:	2330      	movs	r3, #48	; 0x30
200038d8:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
200038dc:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200038e0:	981a      	ldr	r0, [sp, #104]	; 0x68
200038e2:	991a      	ldr	r1, [sp, #104]	; 0x68
200038e4:	1ad3      	subs	r3, r2, r3
200038e6:	1818      	adds	r0, r3, r0
200038e8:	931c      	str	r3, [sp, #112]	; 0x70
200038ea:	2901      	cmp	r1, #1
200038ec:	9010      	str	r0, [sp, #64]	; 0x40
200038ee:	f340 8210 	ble.w	20003d12 <_vfprintf_r+0x18b6>
200038f2:	9810      	ldr	r0, [sp, #64]	; 0x40
200038f4:	3001      	adds	r0, #1
200038f6:	9010      	str	r0, [sp, #64]	; 0x40
200038f8:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
200038fc:	910c      	str	r1, [sp, #48]	; 0x30
200038fe:	9817      	ldr	r0, [sp, #92]	; 0x5c
20003900:	2800      	cmp	r0, #0
20003902:	f000 816e 	beq.w	20003be2 <_vfprintf_r+0x1786>
20003906:	232d      	movs	r3, #45	; 0x2d
20003908:	2100      	movs	r1, #0
2000390a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000390e:	9117      	str	r1, [sp, #92]	; 0x5c
20003910:	f7fe bf74 	b.w	200027fc <_vfprintf_r+0x3a0>
20003914:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003916:	f04f 0c00 	mov.w	ip, #0
2000391a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000391e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
20003922:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20003926:	920c      	str	r2, [sp, #48]	; 0x30
20003928:	f7fe bf67 	b.w	200027fa <_vfprintf_r+0x39e>
2000392c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000392e:	f012 0f40 	tst.w	r2, #64	; 0x40
20003932:	bf17      	itett	ne
20003934:	980b      	ldrne	r0, [sp, #44]	; 0x2c
20003936:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
20003938:	9911      	ldrne	r1, [sp, #68]	; 0x44
2000393a:	f100 0a04 	addne.w	sl, r0, #4
2000393e:	bf11      	iteee	ne
20003940:	6803      	ldrne	r3, [r0, #0]
20003942:	f102 0a04 	addeq.w	sl, r2, #4
20003946:	6813      	ldreq	r3, [r2, #0]
20003948:	9811      	ldreq	r0, [sp, #68]	; 0x44
2000394a:	bf14      	ite	ne
2000394c:	8019      	strhne	r1, [r3, #0]
2000394e:	6018      	streq	r0, [r3, #0]
20003950:	f7fe bdec 	b.w	2000252c <_vfprintf_r+0xd0>
20003954:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003956:	1d13      	adds	r3, r2, #4
20003958:	930b      	str	r3, [sp, #44]	; 0x2c
2000395a:	6811      	ldr	r1, [r2, #0]
2000395c:	2301      	movs	r3, #1
2000395e:	1e0a      	subs	r2, r1, #0
20003960:	bf18      	it	ne
20003962:	2201      	movne	r2, #1
20003964:	468a      	mov	sl, r1
20003966:	f04f 0b00 	mov.w	fp, #0
2000396a:	f7fe bf09 	b.w	20002780 <_vfprintf_r+0x324>
2000396e:	980b      	ldr	r0, [sp, #44]	; 0x2c
20003970:	1d02      	adds	r2, r0, #4
20003972:	920b      	str	r2, [sp, #44]	; 0x2c
20003974:	6801      	ldr	r1, [r0, #0]
20003976:	1e0a      	subs	r2, r1, #0
20003978:	bf18      	it	ne
2000397a:	2201      	movne	r2, #1
2000397c:	468a      	mov	sl, r1
2000397e:	f04f 0b00 	mov.w	fp, #0
20003982:	f7fe befd 	b.w	20002780 <_vfprintf_r+0x324>
20003986:	f248 02f8 	movw	r2, #33016	; 0x80f8
2000398a:	f248 03f4 	movw	r3, #33012	; 0x80f4
2000398e:	9916      	ldr	r1, [sp, #88]	; 0x58
20003990:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003994:	f2c2 0200 	movt	r2, #8192	; 0x2000
20003998:	2003      	movs	r0, #3
2000399a:	2947      	cmp	r1, #71	; 0x47
2000399c:	bfd8      	it	le
2000399e:	461a      	movle	r2, r3
200039a0:	9213      	str	r2, [sp, #76]	; 0x4c
200039a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200039a4:	900c      	str	r0, [sp, #48]	; 0x30
200039a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200039aa:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
200039ae:	920a      	str	r2, [sp, #40]	; 0x28
200039b0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200039b4:	9010      	str	r0, [sp, #64]	; 0x40
200039b6:	f7fe bf20 	b.w	200027fa <_vfprintf_r+0x39e>
200039ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200039be:	4648      	mov	r0, r9
200039c0:	4631      	mov	r1, r6
200039c2:	320c      	adds	r2, #12
200039c4:	f7fe fd3c 	bl	20002440 <__sprint_r>
200039c8:	2800      	cmp	r0, #0
200039ca:	f47e ae67 	bne.w	2000269c <_vfprintf_r+0x240>
200039ce:	f7fe be62 	b.w	20002696 <_vfprintf_r+0x23a>
200039d2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200039d6:	4648      	mov	r0, r9
200039d8:	4631      	mov	r1, r6
200039da:	320c      	adds	r2, #12
200039dc:	f7fe fd30 	bl	20002440 <__sprint_r>
200039e0:	2800      	cmp	r0, #0
200039e2:	f47e ae5b 	bne.w	2000269c <_vfprintf_r+0x240>
200039e6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200039ea:	3304      	adds	r3, #4
200039ec:	e66a      	b.n	200036c4 <_vfprintf_r+0x1268>
200039ee:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200039f2:	4648      	mov	r0, r9
200039f4:	4631      	mov	r1, r6
200039f6:	320c      	adds	r2, #12
200039f8:	f7fe fd22 	bl	20002440 <__sprint_r>
200039fc:	2800      	cmp	r0, #0
200039fe:	f47e ae4d 	bne.w	2000269c <_vfprintf_r+0x240>
20003a02:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003a06:	3304      	adds	r3, #4
20003a08:	e679      	b.n	200036fe <_vfprintf_r+0x12a2>
20003a0a:	4650      	mov	r0, sl
20003a0c:	2200      	movs	r2, #0
20003a0e:	2300      	movs	r3, #0
20003a10:	4641      	mov	r1, r8
20003a12:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20003a16:	f003 ff2f 	bl	20007878 <__aeabi_dcmpeq>
20003a1a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
20003a1e:	2800      	cmp	r0, #0
20003a20:	f47f af19 	bne.w	20003856 <_vfprintf_r+0x13fa>
20003a24:	f1cc 0301 	rsb	r3, ip, #1
20003a28:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20003a2c:	e715      	b.n	2000385a <_vfprintf_r+0x13fe>
20003a2e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20003a30:	4252      	negs	r2, r2
20003a32:	920f      	str	r2, [sp, #60]	; 0x3c
20003a34:	f7ff b887 	b.w	20002b46 <_vfprintf_r+0x6ea>
20003a38:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a3c:	4648      	mov	r0, r9
20003a3e:	4631      	mov	r1, r6
20003a40:	320c      	adds	r2, #12
20003a42:	f7fe fcfd 	bl	20002440 <__sprint_r>
20003a46:	2800      	cmp	r0, #0
20003a48:	f47e ae28 	bne.w	2000269c <_vfprintf_r+0x240>
20003a4c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003a50:	3304      	adds	r3, #4
20003a52:	f7ff ba93 	b.w	20002f7c <_vfprintf_r+0xb20>
20003a56:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003a5a:	4648      	mov	r0, r9
20003a5c:	4631      	mov	r1, r6
20003a5e:	320c      	adds	r2, #12
20003a60:	f7fe fcee 	bl	20002440 <__sprint_r>
20003a64:	2800      	cmp	r0, #0
20003a66:	f47e ae19 	bne.w	2000269c <_vfprintf_r+0x240>
20003a6a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003a6e:	3304      	adds	r3, #4
20003a70:	991a      	ldr	r1, [sp, #104]	; 0x68
20003a72:	9813      	ldr	r0, [sp, #76]	; 0x4c
20003a74:	6059      	str	r1, [r3, #4]
20003a76:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003a7a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003a7e:	6018      	str	r0, [r3, #0]
20003a80:	3201      	adds	r2, #1
20003a82:	981a      	ldr	r0, [sp, #104]	; 0x68
20003a84:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003a88:	1809      	adds	r1, r1, r0
20003a8a:	2a07      	cmp	r2, #7
20003a8c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003a90:	f73f ab46 	bgt.w	20003120 <_vfprintf_r+0xcc4>
20003a94:	3308      	adds	r3, #8
20003a96:	f7fe bfa8 	b.w	200029ea <_vfprintf_r+0x58e>
20003a9a:	2100      	movs	r1, #0
20003a9c:	9117      	str	r1, [sp, #92]	; 0x5c
20003a9e:	f7fe fc9f 	bl	200023e0 <strlen>
20003aa2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003aa6:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20003aaa:	9010      	str	r0, [sp, #64]	; 0x40
20003aac:	920c      	str	r2, [sp, #48]	; 0x30
20003aae:	f7fe bea4 	b.w	200027fa <_vfprintf_r+0x39e>
20003ab2:	462a      	mov	r2, r5
20003ab4:	4645      	mov	r5, r8
20003ab6:	4690      	mov	r8, r2
20003ab8:	605f      	str	r7, [r3, #4]
20003aba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20003abe:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20003ac2:	3201      	adds	r2, #1
20003ac4:	f8c3 8000 	str.w	r8, [r3]
20003ac8:	19c9      	adds	r1, r1, r7
20003aca:	2a07      	cmp	r2, #7
20003acc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20003ad0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20003ad4:	dcbf      	bgt.n	20003a56 <_vfprintf_r+0x15fa>
20003ad6:	3308      	adds	r3, #8
20003ad8:	e7ca      	b.n	20003a70 <_vfprintf_r+0x1614>
20003ada:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003adc:	9913      	ldr	r1, [sp, #76]	; 0x4c
20003ade:	1a51      	subs	r1, r2, r1
20003ae0:	9110      	str	r1, [sp, #64]	; 0x40
20003ae2:	f7fe be82 	b.w	200027ea <_vfprintf_r+0x38e>
20003ae6:	4648      	mov	r0, r9
20003ae8:	4631      	mov	r1, r6
20003aea:	f000 f949 	bl	20003d80 <__swsetup_r>
20003aee:	2800      	cmp	r0, #0
20003af0:	f47e add8 	bne.w	200026a4 <_vfprintf_r+0x248>
20003af4:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20003af8:	fa1f f38c 	uxth.w	r3, ip
20003afc:	f7fe bcf6 	b.w	200024ec <_vfprintf_r+0x90>
20003b00:	2f06      	cmp	r7, #6
20003b02:	bf28      	it	cs
20003b04:	2706      	movcs	r7, #6
20003b06:	f248 1110 	movw	r1, #33040	; 0x8110
20003b0a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003b0e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20003b12:	9710      	str	r7, [sp, #64]	; 0x40
20003b14:	9113      	str	r1, [sp, #76]	; 0x4c
20003b16:	920c      	str	r2, [sp, #48]	; 0x30
20003b18:	f7fe bfe8 	b.w	20002aec <_vfprintf_r+0x690>
20003b1c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b20:	4648      	mov	r0, r9
20003b22:	4631      	mov	r1, r6
20003b24:	320c      	adds	r2, #12
20003b26:	f7fe fc8b 	bl	20002440 <__sprint_r>
20003b2a:	2800      	cmp	r0, #0
20003b2c:	f47e adb6 	bne.w	2000269c <_vfprintf_r+0x240>
20003b30:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003b34:	3304      	adds	r3, #4
20003b36:	f7ff bbc8 	b.w	200032ca <_vfprintf_r+0xe6e>
20003b3a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b3e:	4648      	mov	r0, r9
20003b40:	4631      	mov	r1, r6
20003b42:	320c      	adds	r2, #12
20003b44:	f7fe fc7c 	bl	20002440 <__sprint_r>
20003b48:	2800      	cmp	r0, #0
20003b4a:	f47e ada7 	bne.w	2000269c <_vfprintf_r+0x240>
20003b4e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003b52:	3304      	adds	r3, #4
20003b54:	f7ff bace 	b.w	200030f4 <_vfprintf_r+0xc98>
20003b58:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003b5c:	4648      	mov	r0, r9
20003b5e:	4631      	mov	r1, r6
20003b60:	320c      	adds	r2, #12
20003b62:	f7fe fc6d 	bl	20002440 <__sprint_r>
20003b66:	2800      	cmp	r0, #0
20003b68:	f47e ad98 	bne.w	2000269c <_vfprintf_r+0x240>
20003b6c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20003b70:	3404      	adds	r4, #4
20003b72:	f7ff baa9 	b.w	200030c8 <_vfprintf_r+0xc6c>
20003b76:	9710      	str	r7, [sp, #64]	; 0x40
20003b78:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20003b7c:	9017      	str	r0, [sp, #92]	; 0x5c
20003b7e:	970c      	str	r7, [sp, #48]	; 0x30
20003b80:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003b84:	f7fe be39 	b.w	200027fa <_vfprintf_r+0x39e>
20003b88:	9916      	ldr	r1, [sp, #88]	; 0x58
20003b8a:	2965      	cmp	r1, #101	; 0x65
20003b8c:	bf14      	ite	ne
20003b8e:	2300      	movne	r3, #0
20003b90:	2301      	moveq	r3, #1
20003b92:	2945      	cmp	r1, #69	; 0x45
20003b94:	bf08      	it	eq
20003b96:	f043 0301 	orreq.w	r3, r3, #1
20003b9a:	2b00      	cmp	r3, #0
20003b9c:	d046      	beq.n	20003c2c <_vfprintf_r+0x17d0>
20003b9e:	f107 0c01 	add.w	ip, r7, #1
20003ba2:	2302      	movs	r3, #2
20003ba4:	e621      	b.n	200037ea <_vfprintf_r+0x138e>
20003ba6:	9b16      	ldr	r3, [sp, #88]	; 0x58
20003ba8:	2b65      	cmp	r3, #101	; 0x65
20003baa:	dd76      	ble.n	20003c9a <_vfprintf_r+0x183e>
20003bac:	9a16      	ldr	r2, [sp, #88]	; 0x58
20003bae:	2a66      	cmp	r2, #102	; 0x66
20003bb0:	bf1c      	itt	ne
20003bb2:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20003bb6:	9310      	strne	r3, [sp, #64]	; 0x40
20003bb8:	f000 8083 	beq.w	20003cc2 <_vfprintf_r+0x1866>
20003bbc:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20003bbe:	9810      	ldr	r0, [sp, #64]	; 0x40
20003bc0:	4283      	cmp	r3, r0
20003bc2:	dc6e      	bgt.n	20003ca2 <_vfprintf_r+0x1846>
20003bc4:	990a      	ldr	r1, [sp, #40]	; 0x28
20003bc6:	f011 0f01 	tst.w	r1, #1
20003bca:	f040 808e 	bne.w	20003cea <_vfprintf_r+0x188e>
20003bce:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20003bd2:	2367      	movs	r3, #103	; 0x67
20003bd4:	920c      	str	r2, [sp, #48]	; 0x30
20003bd6:	9316      	str	r3, [sp, #88]	; 0x58
20003bd8:	e691      	b.n	200038fe <_vfprintf_r+0x14a2>
20003bda:	2700      	movs	r7, #0
20003bdc:	461d      	mov	r5, r3
20003bde:	f7fe bce9 	b.w	200025b4 <_vfprintf_r+0x158>
20003be2:	9910      	ldr	r1, [sp, #64]	; 0x40
20003be4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20003be8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
20003bec:	910c      	str	r1, [sp, #48]	; 0x30
20003bee:	f7fe be04 	b.w	200027fa <_vfprintf_r+0x39e>
20003bf2:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20003bf6:	459b      	cmp	fp, r3
20003bf8:	bf98      	it	ls
20003bfa:	469b      	movls	fp, r3
20003bfc:	f67f ae39 	bls.w	20003872 <_vfprintf_r+0x1416>
20003c00:	2230      	movs	r2, #48	; 0x30
20003c02:	f803 2b01 	strb.w	r2, [r3], #1
20003c06:	459b      	cmp	fp, r3
20003c08:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
20003c0c:	d8f9      	bhi.n	20003c02 <_vfprintf_r+0x17a6>
20003c0e:	e630      	b.n	20003872 <_vfprintf_r+0x1416>
20003c10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20003c14:	4648      	mov	r0, r9
20003c16:	4631      	mov	r1, r6
20003c18:	320c      	adds	r2, #12
20003c1a:	f7fe fc11 	bl	20002440 <__sprint_r>
20003c1e:	2800      	cmp	r0, #0
20003c20:	f47e ad3c 	bne.w	2000269c <_vfprintf_r+0x240>
20003c24:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20003c28:	3304      	adds	r3, #4
20003c2a:	e508      	b.n	2000363e <_vfprintf_r+0x11e2>
20003c2c:	46bc      	mov	ip, r7
20003c2e:	3302      	adds	r3, #2
20003c30:	e5db      	b.n	200037ea <_vfprintf_r+0x138e>
20003c32:	3707      	adds	r7, #7
20003c34:	e5b9      	b.n	200037aa <_vfprintf_r+0x134e>
20003c36:	f246 6c67 	movw	ip, #26215	; 0x6667
20003c3a:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
20003c3e:	3103      	adds	r1, #3
20003c40:	f2c6 6c66 	movt	ip, #26214	; 0x6666
20003c44:	fb8c 2003 	smull	r2, r0, ip, r3
20003c48:	17da      	asrs	r2, r3, #31
20003c4a:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
20003c4e:	eb02 0082 	add.w	r0, r2, r2, lsl #2
20003c52:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
20003c56:	4613      	mov	r3, r2
20003c58:	3030      	adds	r0, #48	; 0x30
20003c5a:	2a09      	cmp	r2, #9
20003c5c:	f801 0d01 	strb.w	r0, [r1, #-1]!
20003c60:	dcf0      	bgt.n	20003c44 <_vfprintf_r+0x17e8>
20003c62:	3330      	adds	r3, #48	; 0x30
20003c64:	1e48      	subs	r0, r1, #1
20003c66:	b2da      	uxtb	r2, r3
20003c68:	f801 2c01 	strb.w	r2, [r1, #-1]
20003c6c:	9b07      	ldr	r3, [sp, #28]
20003c6e:	4283      	cmp	r3, r0
20003c70:	d96a      	bls.n	20003d48 <_vfprintf_r+0x18ec>
20003c72:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20003c76:	3303      	adds	r3, #3
20003c78:	e001      	b.n	20003c7e <_vfprintf_r+0x1822>
20003c7a:	f811 2b01 	ldrb.w	r2, [r1], #1
20003c7e:	f803 2c01 	strb.w	r2, [r3, #-1]
20003c82:	461a      	mov	r2, r3
20003c84:	f8dd c01c 	ldr.w	ip, [sp, #28]
20003c88:	3301      	adds	r3, #1
20003c8a:	458c      	cmp	ip, r1
20003c8c:	d8f5      	bhi.n	20003c7a <_vfprintf_r+0x181e>
20003c8e:	e625      	b.n	200038dc <_vfprintf_r+0x1480>
20003c90:	222d      	movs	r2, #45	; 0x2d
20003c92:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20003c96:	9217      	str	r2, [sp, #92]	; 0x5c
20003c98:	e598      	b.n	200037cc <_vfprintf_r+0x1370>
20003c9a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20003c9e:	9010      	str	r0, [sp, #64]	; 0x40
20003ca0:	e603      	b.n	200038aa <_vfprintf_r+0x144e>
20003ca2:	9b10      	ldr	r3, [sp, #64]	; 0x40
20003ca4:	991a      	ldr	r1, [sp, #104]	; 0x68
20003ca6:	2b00      	cmp	r3, #0
20003ca8:	bfda      	itte	le
20003caa:	9810      	ldrle	r0, [sp, #64]	; 0x40
20003cac:	f1c0 0302 	rsble	r3, r0, #2
20003cb0:	2301      	movgt	r3, #1
20003cb2:	185b      	adds	r3, r3, r1
20003cb4:	2267      	movs	r2, #103	; 0x67
20003cb6:	9310      	str	r3, [sp, #64]	; 0x40
20003cb8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20003cbc:	9216      	str	r2, [sp, #88]	; 0x58
20003cbe:	930c      	str	r3, [sp, #48]	; 0x30
20003cc0:	e61d      	b.n	200038fe <_vfprintf_r+0x14a2>
20003cc2:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20003cc6:	2800      	cmp	r0, #0
20003cc8:	9010      	str	r0, [sp, #64]	; 0x40
20003cca:	dd31      	ble.n	20003d30 <_vfprintf_r+0x18d4>
20003ccc:	b91f      	cbnz	r7, 20003cd6 <_vfprintf_r+0x187a>
20003cce:	990a      	ldr	r1, [sp, #40]	; 0x28
20003cd0:	f011 0f01 	tst.w	r1, #1
20003cd4:	d00e      	beq.n	20003cf4 <_vfprintf_r+0x1898>
20003cd6:	9810      	ldr	r0, [sp, #64]	; 0x40
20003cd8:	2166      	movs	r1, #102	; 0x66
20003cda:	9116      	str	r1, [sp, #88]	; 0x58
20003cdc:	1c43      	adds	r3, r0, #1
20003cde:	19db      	adds	r3, r3, r7
20003ce0:	9310      	str	r3, [sp, #64]	; 0x40
20003ce2:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20003ce6:	920c      	str	r2, [sp, #48]	; 0x30
20003ce8:	e609      	b.n	200038fe <_vfprintf_r+0x14a2>
20003cea:	9810      	ldr	r0, [sp, #64]	; 0x40
20003cec:	2167      	movs	r1, #103	; 0x67
20003cee:	9116      	str	r1, [sp, #88]	; 0x58
20003cf0:	3001      	adds	r0, #1
20003cf2:	9010      	str	r0, [sp, #64]	; 0x40
20003cf4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20003cf8:	920c      	str	r2, [sp, #48]	; 0x30
20003cfa:	e600      	b.n	200038fe <_vfprintf_r+0x14a2>
20003cfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003cfe:	781a      	ldrb	r2, [r3, #0]
20003d00:	680f      	ldr	r7, [r1, #0]
20003d02:	3104      	adds	r1, #4
20003d04:	910b      	str	r1, [sp, #44]	; 0x2c
20003d06:	2f00      	cmp	r7, #0
20003d08:	bfb8      	it	lt
20003d0a:	f04f 37ff 	movlt.w	r7, #4294967295
20003d0e:	f7fe bc50 	b.w	200025b2 <_vfprintf_r+0x156>
20003d12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20003d14:	f012 0f01 	tst.w	r2, #1
20003d18:	bf04      	itt	eq
20003d1a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20003d1e:	930c      	streq	r3, [sp, #48]	; 0x30
20003d20:	f43f aded 	beq.w	200038fe <_vfprintf_r+0x14a2>
20003d24:	e5e5      	b.n	200038f2 <_vfprintf_r+0x1496>
20003d26:	222d      	movs	r2, #45	; 0x2d
20003d28:	425b      	negs	r3, r3
20003d2a:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20003d2e:	e5c9      	b.n	200038c4 <_vfprintf_r+0x1468>
20003d30:	b977      	cbnz	r7, 20003d50 <_vfprintf_r+0x18f4>
20003d32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20003d34:	f013 0f01 	tst.w	r3, #1
20003d38:	d10a      	bne.n	20003d50 <_vfprintf_r+0x18f4>
20003d3a:	f04f 0c01 	mov.w	ip, #1
20003d3e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20003d42:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20003d46:	e5da      	b.n	200038fe <_vfprintf_r+0x14a2>
20003d48:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20003d4c:	3202      	adds	r2, #2
20003d4e:	e5c5      	b.n	200038dc <_vfprintf_r+0x1480>
20003d50:	3702      	adds	r7, #2
20003d52:	2166      	movs	r1, #102	; 0x66
20003d54:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20003d58:	9710      	str	r7, [sp, #64]	; 0x40
20003d5a:	9116      	str	r1, [sp, #88]	; 0x58
20003d5c:	920c      	str	r2, [sp, #48]	; 0x30
20003d5e:	e5ce      	b.n	200038fe <_vfprintf_r+0x14a2>
20003d60:	200080c8 	.word	0x200080c8

20003d64 <vfprintf>:
20003d64:	b410      	push	{r4}
20003d66:	f248 3440 	movw	r4, #33600	; 0x8340
20003d6a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003d6e:	468c      	mov	ip, r1
20003d70:	4613      	mov	r3, r2
20003d72:	4601      	mov	r1, r0
20003d74:	4662      	mov	r2, ip
20003d76:	6820      	ldr	r0, [r4, #0]
20003d78:	bc10      	pop	{r4}
20003d7a:	f7fe bb6f 	b.w	2000245c <_vfprintf_r>
20003d7e:	bf00      	nop

20003d80 <__swsetup_r>:
20003d80:	b570      	push	{r4, r5, r6, lr}
20003d82:	f248 3540 	movw	r5, #33600	; 0x8340
20003d86:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003d8a:	4606      	mov	r6, r0
20003d8c:	460c      	mov	r4, r1
20003d8e:	6828      	ldr	r0, [r5, #0]
20003d90:	b110      	cbz	r0, 20003d98 <__swsetup_r+0x18>
20003d92:	6983      	ldr	r3, [r0, #24]
20003d94:	2b00      	cmp	r3, #0
20003d96:	d036      	beq.n	20003e06 <__swsetup_r+0x86>
20003d98:	f248 132c 	movw	r3, #33068	; 0x812c
20003d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003da0:	429c      	cmp	r4, r3
20003da2:	d038      	beq.n	20003e16 <__swsetup_r+0x96>
20003da4:	f248 134c 	movw	r3, #33100	; 0x814c
20003da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003dac:	429c      	cmp	r4, r3
20003dae:	d041      	beq.n	20003e34 <__swsetup_r+0xb4>
20003db0:	f248 136c 	movw	r3, #33132	; 0x816c
20003db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003db8:	429c      	cmp	r4, r3
20003dba:	bf04      	itt	eq
20003dbc:	682b      	ldreq	r3, [r5, #0]
20003dbe:	68dc      	ldreq	r4, [r3, #12]
20003dc0:	89a2      	ldrh	r2, [r4, #12]
20003dc2:	4611      	mov	r1, r2
20003dc4:	b293      	uxth	r3, r2
20003dc6:	f013 0f08 	tst.w	r3, #8
20003dca:	4618      	mov	r0, r3
20003dcc:	bf18      	it	ne
20003dce:	6922      	ldrne	r2, [r4, #16]
20003dd0:	d033      	beq.n	20003e3a <__swsetup_r+0xba>
20003dd2:	b31a      	cbz	r2, 20003e1c <__swsetup_r+0x9c>
20003dd4:	f013 0101 	ands.w	r1, r3, #1
20003dd8:	d007      	beq.n	20003dea <__swsetup_r+0x6a>
20003dda:	6963      	ldr	r3, [r4, #20]
20003ddc:	2100      	movs	r1, #0
20003dde:	60a1      	str	r1, [r4, #8]
20003de0:	425b      	negs	r3, r3
20003de2:	61a3      	str	r3, [r4, #24]
20003de4:	b142      	cbz	r2, 20003df8 <__swsetup_r+0x78>
20003de6:	2000      	movs	r0, #0
20003de8:	bd70      	pop	{r4, r5, r6, pc}
20003dea:	f013 0f02 	tst.w	r3, #2
20003dee:	bf08      	it	eq
20003df0:	6961      	ldreq	r1, [r4, #20]
20003df2:	60a1      	str	r1, [r4, #8]
20003df4:	2a00      	cmp	r2, #0
20003df6:	d1f6      	bne.n	20003de6 <__swsetup_r+0x66>
20003df8:	89a3      	ldrh	r3, [r4, #12]
20003dfa:	f013 0f80 	tst.w	r3, #128	; 0x80
20003dfe:	d0f2      	beq.n	20003de6 <__swsetup_r+0x66>
20003e00:	f04f 30ff 	mov.w	r0, #4294967295
20003e04:	bd70      	pop	{r4, r5, r6, pc}
20003e06:	f001 f98b 	bl	20005120 <__sinit>
20003e0a:	f248 132c 	movw	r3, #33068	; 0x812c
20003e0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003e12:	429c      	cmp	r4, r3
20003e14:	d1c6      	bne.n	20003da4 <__swsetup_r+0x24>
20003e16:	682b      	ldr	r3, [r5, #0]
20003e18:	685c      	ldr	r4, [r3, #4]
20003e1a:	e7d1      	b.n	20003dc0 <__swsetup_r+0x40>
20003e1c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20003e20:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20003e24:	d0d6      	beq.n	20003dd4 <__swsetup_r+0x54>
20003e26:	4630      	mov	r0, r6
20003e28:	4621      	mov	r1, r4
20003e2a:	f001 fd01 	bl	20005830 <__smakebuf_r>
20003e2e:	89a3      	ldrh	r3, [r4, #12]
20003e30:	6922      	ldr	r2, [r4, #16]
20003e32:	e7cf      	b.n	20003dd4 <__swsetup_r+0x54>
20003e34:	682b      	ldr	r3, [r5, #0]
20003e36:	689c      	ldr	r4, [r3, #8]
20003e38:	e7c2      	b.n	20003dc0 <__swsetup_r+0x40>
20003e3a:	f013 0f10 	tst.w	r3, #16
20003e3e:	d0df      	beq.n	20003e00 <__swsetup_r+0x80>
20003e40:	f013 0f04 	tst.w	r3, #4
20003e44:	bf08      	it	eq
20003e46:	6922      	ldreq	r2, [r4, #16]
20003e48:	d017      	beq.n	20003e7a <__swsetup_r+0xfa>
20003e4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
20003e4c:	b151      	cbz	r1, 20003e64 <__swsetup_r+0xe4>
20003e4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20003e52:	4299      	cmp	r1, r3
20003e54:	d003      	beq.n	20003e5e <__swsetup_r+0xde>
20003e56:	4630      	mov	r0, r6
20003e58:	f001 f9e6 	bl	20005228 <_free_r>
20003e5c:	89a2      	ldrh	r2, [r4, #12]
20003e5e:	b290      	uxth	r0, r2
20003e60:	2300      	movs	r3, #0
20003e62:	6363      	str	r3, [r4, #52]	; 0x34
20003e64:	6922      	ldr	r2, [r4, #16]
20003e66:	f64f 71db 	movw	r1, #65499	; 0xffdb
20003e6a:	f2c0 0100 	movt	r1, #0
20003e6e:	2300      	movs	r3, #0
20003e70:	ea00 0101 	and.w	r1, r0, r1
20003e74:	6063      	str	r3, [r4, #4]
20003e76:	81a1      	strh	r1, [r4, #12]
20003e78:	6022      	str	r2, [r4, #0]
20003e7a:	f041 0308 	orr.w	r3, r1, #8
20003e7e:	81a3      	strh	r3, [r4, #12]
20003e80:	b29b      	uxth	r3, r3
20003e82:	e7a6      	b.n	20003dd2 <__swsetup_r+0x52>
20003e84:	0000      	lsls	r0, r0, #0
	...

20003e88 <quorem>:
20003e88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003e8c:	6903      	ldr	r3, [r0, #16]
20003e8e:	690e      	ldr	r6, [r1, #16]
20003e90:	4682      	mov	sl, r0
20003e92:	4689      	mov	r9, r1
20003e94:	429e      	cmp	r6, r3
20003e96:	f300 8083 	bgt.w	20003fa0 <quorem+0x118>
20003e9a:	1cf2      	adds	r2, r6, #3
20003e9c:	f101 0514 	add.w	r5, r1, #20
20003ea0:	f100 0414 	add.w	r4, r0, #20
20003ea4:	3e01      	subs	r6, #1
20003ea6:	0092      	lsls	r2, r2, #2
20003ea8:	188b      	adds	r3, r1, r2
20003eaa:	1812      	adds	r2, r2, r0
20003eac:	f103 0804 	add.w	r8, r3, #4
20003eb0:	6859      	ldr	r1, [r3, #4]
20003eb2:	6850      	ldr	r0, [r2, #4]
20003eb4:	3101      	adds	r1, #1
20003eb6:	f003 f993 	bl	200071e0 <__aeabi_uidiv>
20003eba:	4607      	mov	r7, r0
20003ebc:	2800      	cmp	r0, #0
20003ebe:	d039      	beq.n	20003f34 <quorem+0xac>
20003ec0:	2300      	movs	r3, #0
20003ec2:	469c      	mov	ip, r3
20003ec4:	461a      	mov	r2, r3
20003ec6:	58e9      	ldr	r1, [r5, r3]
20003ec8:	58e0      	ldr	r0, [r4, r3]
20003eca:	fa1f fe81 	uxth.w	lr, r1
20003ece:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20003ed2:	b281      	uxth	r1, r0
20003ed4:	fb0e ce07 	mla	lr, lr, r7, ip
20003ed8:	1851      	adds	r1, r2, r1
20003eda:	fb0b fc07 	mul.w	ip, fp, r7
20003ede:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20003ee2:	fa1f fe8e 	uxth.w	lr, lr
20003ee6:	ebce 0101 	rsb	r1, lr, r1
20003eea:	fa1f f28c 	uxth.w	r2, ip
20003eee:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20003ef2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20003ef6:	fa1f fe81 	uxth.w	lr, r1
20003efa:	eb02 4221 	add.w	r2, r2, r1, asr #16
20003efe:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20003f02:	50e1      	str	r1, [r4, r3]
20003f04:	3304      	adds	r3, #4
20003f06:	1412      	asrs	r2, r2, #16
20003f08:	1959      	adds	r1, r3, r5
20003f0a:	4588      	cmp	r8, r1
20003f0c:	d2db      	bcs.n	20003ec6 <quorem+0x3e>
20003f0e:	1d32      	adds	r2, r6, #4
20003f10:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20003f14:	6859      	ldr	r1, [r3, #4]
20003f16:	b969      	cbnz	r1, 20003f34 <quorem+0xac>
20003f18:	429c      	cmp	r4, r3
20003f1a:	d209      	bcs.n	20003f30 <quorem+0xa8>
20003f1c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20003f20:	b112      	cbz	r2, 20003f28 <quorem+0xa0>
20003f22:	e005      	b.n	20003f30 <quorem+0xa8>
20003f24:	681a      	ldr	r2, [r3, #0]
20003f26:	b91a      	cbnz	r2, 20003f30 <quorem+0xa8>
20003f28:	3b04      	subs	r3, #4
20003f2a:	3e01      	subs	r6, #1
20003f2c:	429c      	cmp	r4, r3
20003f2e:	d3f9      	bcc.n	20003f24 <quorem+0x9c>
20003f30:	f8ca 6010 	str.w	r6, [sl, #16]
20003f34:	4649      	mov	r1, r9
20003f36:	4650      	mov	r0, sl
20003f38:	f002 f8b6 	bl	200060a8 <__mcmp>
20003f3c:	2800      	cmp	r0, #0
20003f3e:	db2c      	blt.n	20003f9a <quorem+0x112>
20003f40:	2300      	movs	r3, #0
20003f42:	3701      	adds	r7, #1
20003f44:	469c      	mov	ip, r3
20003f46:	58ea      	ldr	r2, [r5, r3]
20003f48:	58e0      	ldr	r0, [r4, r3]
20003f4a:	b291      	uxth	r1, r2
20003f4c:	0c12      	lsrs	r2, r2, #16
20003f4e:	fa1f f980 	uxth.w	r9, r0
20003f52:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20003f56:	ebc1 0109 	rsb	r1, r1, r9
20003f5a:	4461      	add	r1, ip
20003f5c:	eb02 4221 	add.w	r2, r2, r1, asr #16
20003f60:	b289      	uxth	r1, r1
20003f62:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20003f66:	50e1      	str	r1, [r4, r3]
20003f68:	3304      	adds	r3, #4
20003f6a:	ea4f 4c22 	mov.w	ip, r2, asr #16
20003f6e:	195a      	adds	r2, r3, r5
20003f70:	4590      	cmp	r8, r2
20003f72:	d2e8      	bcs.n	20003f46 <quorem+0xbe>
20003f74:	1d32      	adds	r2, r6, #4
20003f76:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20003f7a:	6859      	ldr	r1, [r3, #4]
20003f7c:	b969      	cbnz	r1, 20003f9a <quorem+0x112>
20003f7e:	429c      	cmp	r4, r3
20003f80:	d209      	bcs.n	20003f96 <quorem+0x10e>
20003f82:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20003f86:	b112      	cbz	r2, 20003f8e <quorem+0x106>
20003f88:	e005      	b.n	20003f96 <quorem+0x10e>
20003f8a:	681a      	ldr	r2, [r3, #0]
20003f8c:	b91a      	cbnz	r2, 20003f96 <quorem+0x10e>
20003f8e:	3b04      	subs	r3, #4
20003f90:	3e01      	subs	r6, #1
20003f92:	429c      	cmp	r4, r3
20003f94:	d3f9      	bcc.n	20003f8a <quorem+0x102>
20003f96:	f8ca 6010 	str.w	r6, [sl, #16]
20003f9a:	4638      	mov	r0, r7
20003f9c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003fa0:	2000      	movs	r0, #0
20003fa2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003fa6:	bf00      	nop

20003fa8 <_dtoa_r>:
20003fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003fac:	6a46      	ldr	r6, [r0, #36]	; 0x24
20003fae:	b0a1      	sub	sp, #132	; 0x84
20003fb0:	4604      	mov	r4, r0
20003fb2:	4690      	mov	r8, r2
20003fb4:	4699      	mov	r9, r3
20003fb6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20003fb8:	2e00      	cmp	r6, #0
20003fba:	f000 8423 	beq.w	20004804 <_dtoa_r+0x85c>
20003fbe:	6832      	ldr	r2, [r6, #0]
20003fc0:	b182      	cbz	r2, 20003fe4 <_dtoa_r+0x3c>
20003fc2:	6a61      	ldr	r1, [r4, #36]	; 0x24
20003fc4:	f04f 0c01 	mov.w	ip, #1
20003fc8:	6876      	ldr	r6, [r6, #4]
20003fca:	4620      	mov	r0, r4
20003fcc:	680b      	ldr	r3, [r1, #0]
20003fce:	6056      	str	r6, [r2, #4]
20003fd0:	684a      	ldr	r2, [r1, #4]
20003fd2:	4619      	mov	r1, r3
20003fd4:	fa0c f202 	lsl.w	r2, ip, r2
20003fd8:	609a      	str	r2, [r3, #8]
20003fda:	f002 f99f 	bl	2000631c <_Bfree>
20003fde:	6a63      	ldr	r3, [r4, #36]	; 0x24
20003fe0:	2200      	movs	r2, #0
20003fe2:	601a      	str	r2, [r3, #0]
20003fe4:	f1b9 0600 	subs.w	r6, r9, #0
20003fe8:	db38      	blt.n	2000405c <_dtoa_r+0xb4>
20003fea:	2300      	movs	r3, #0
20003fec:	602b      	str	r3, [r5, #0]
20003fee:	f240 0300 	movw	r3, #0
20003ff2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20003ff6:	461a      	mov	r2, r3
20003ff8:	ea06 0303 	and.w	r3, r6, r3
20003ffc:	4293      	cmp	r3, r2
20003ffe:	d017      	beq.n	20004030 <_dtoa_r+0x88>
20004000:	2200      	movs	r2, #0
20004002:	2300      	movs	r3, #0
20004004:	4640      	mov	r0, r8
20004006:	4649      	mov	r1, r9
20004008:	e9cd 8906 	strd	r8, r9, [sp, #24]
2000400c:	f003 fc34 	bl	20007878 <__aeabi_dcmpeq>
20004010:	2800      	cmp	r0, #0
20004012:	d029      	beq.n	20004068 <_dtoa_r+0xc0>
20004014:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004016:	2301      	movs	r3, #1
20004018:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000401a:	6003      	str	r3, [r0, #0]
2000401c:	2900      	cmp	r1, #0
2000401e:	f000 80d0 	beq.w	200041c2 <_dtoa_r+0x21a>
20004022:	4b79      	ldr	r3, [pc, #484]	; (20004208 <_dtoa_r+0x260>)
20004024:	1e58      	subs	r0, r3, #1
20004026:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20004028:	6013      	str	r3, [r2, #0]
2000402a:	b021      	add	sp, #132	; 0x84
2000402c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004030:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004032:	f242 730f 	movw	r3, #9999	; 0x270f
20004036:	6003      	str	r3, [r0, #0]
20004038:	f1b8 0f00 	cmp.w	r8, #0
2000403c:	f000 8095 	beq.w	2000416a <_dtoa_r+0x1c2>
20004040:	f248 1028 	movw	r0, #33064	; 0x8128
20004044:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004048:	992e      	ldr	r1, [sp, #184]	; 0xb8
2000404a:	2900      	cmp	r1, #0
2000404c:	d0ed      	beq.n	2000402a <_dtoa_r+0x82>
2000404e:	78c2      	ldrb	r2, [r0, #3]
20004050:	1cc3      	adds	r3, r0, #3
20004052:	2a00      	cmp	r2, #0
20004054:	d0e7      	beq.n	20004026 <_dtoa_r+0x7e>
20004056:	f100 0308 	add.w	r3, r0, #8
2000405a:	e7e4      	b.n	20004026 <_dtoa_r+0x7e>
2000405c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20004060:	2301      	movs	r3, #1
20004062:	46b1      	mov	r9, r6
20004064:	602b      	str	r3, [r5, #0]
20004066:	e7c2      	b.n	20003fee <_dtoa_r+0x46>
20004068:	4620      	mov	r0, r4
2000406a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
2000406e:	a91e      	add	r1, sp, #120	; 0x78
20004070:	9100      	str	r1, [sp, #0]
20004072:	a91f      	add	r1, sp, #124	; 0x7c
20004074:	9101      	str	r1, [sp, #4]
20004076:	f002 f9a3 	bl	200063c0 <__d2b>
2000407a:	f3c6 550a 	ubfx	r5, r6, #20, #11
2000407e:	4683      	mov	fp, r0
20004080:	2d00      	cmp	r5, #0
20004082:	d07e      	beq.n	20004182 <_dtoa_r+0x1da>
20004084:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004088:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
2000408c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
2000408e:	3d07      	subs	r5, #7
20004090:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20004094:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20004098:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
2000409c:	2300      	movs	r3, #0
2000409e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
200040a2:	9319      	str	r3, [sp, #100]	; 0x64
200040a4:	f240 0300 	movw	r3, #0
200040a8:	2200      	movs	r2, #0
200040aa:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
200040ae:	f003 f9d9 	bl	20007464 <__aeabi_dsub>
200040b2:	a34f      	add	r3, pc, #316	; (adr r3, 200041f0 <_dtoa_r+0x248>)
200040b4:	e9d3 2300 	ldrd	r2, r3, [r3]
200040b8:	f7fd fdf4 	bl	20001ca4 <__aeabi_dmul>
200040bc:	a34e      	add	r3, pc, #312	; (adr r3, 200041f8 <_dtoa_r+0x250>)
200040be:	e9d3 2300 	ldrd	r2, r3, [r3]
200040c2:	f003 f9d1 	bl	20007468 <__adddf3>
200040c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200040ca:	4628      	mov	r0, r5
200040cc:	f003 fb18 	bl	20007700 <__aeabi_i2d>
200040d0:	a34b      	add	r3, pc, #300	; (adr r3, 20004200 <_dtoa_r+0x258>)
200040d2:	e9d3 2300 	ldrd	r2, r3, [r3]
200040d6:	f7fd fde5 	bl	20001ca4 <__aeabi_dmul>
200040da:	4602      	mov	r2, r0
200040dc:	460b      	mov	r3, r1
200040de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200040e2:	f003 f9c1 	bl	20007468 <__adddf3>
200040e6:	e9cd 0108 	strd	r0, r1, [sp, #32]
200040ea:	f003 fbf7 	bl	200078dc <__aeabi_d2iz>
200040ee:	2200      	movs	r2, #0
200040f0:	2300      	movs	r3, #0
200040f2:	4606      	mov	r6, r0
200040f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
200040f8:	f003 fbc8 	bl	2000788c <__aeabi_dcmplt>
200040fc:	b140      	cbz	r0, 20004110 <_dtoa_r+0x168>
200040fe:	4630      	mov	r0, r6
20004100:	f003 fafe 	bl	20007700 <__aeabi_i2d>
20004104:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20004108:	f003 fbb6 	bl	20007878 <__aeabi_dcmpeq>
2000410c:	b900      	cbnz	r0, 20004110 <_dtoa_r+0x168>
2000410e:	3e01      	subs	r6, #1
20004110:	2e16      	cmp	r6, #22
20004112:	d95b      	bls.n	200041cc <_dtoa_r+0x224>
20004114:	2301      	movs	r3, #1
20004116:	9318      	str	r3, [sp, #96]	; 0x60
20004118:	3f01      	subs	r7, #1
2000411a:	ebb7 0a05 	subs.w	sl, r7, r5
2000411e:	bf42      	ittt	mi
20004120:	f1ca 0a00 	rsbmi	sl, sl, #0
20004124:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20004128:	f04f 0a00 	movmi.w	sl, #0
2000412c:	d401      	bmi.n	20004132 <_dtoa_r+0x18a>
2000412e:	2200      	movs	r2, #0
20004130:	920f      	str	r2, [sp, #60]	; 0x3c
20004132:	2e00      	cmp	r6, #0
20004134:	f2c0 8371 	blt.w	2000481a <_dtoa_r+0x872>
20004138:	44b2      	add	sl, r6
2000413a:	2300      	movs	r3, #0
2000413c:	9617      	str	r6, [sp, #92]	; 0x5c
2000413e:	9315      	str	r3, [sp, #84]	; 0x54
20004140:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20004142:	2b09      	cmp	r3, #9
20004144:	d862      	bhi.n	2000420c <_dtoa_r+0x264>
20004146:	2b05      	cmp	r3, #5
20004148:	f340 8677 	ble.w	20004e3a <_dtoa_r+0xe92>
2000414c:	982a      	ldr	r0, [sp, #168]	; 0xa8
2000414e:	2700      	movs	r7, #0
20004150:	3804      	subs	r0, #4
20004152:	902a      	str	r0, [sp, #168]	; 0xa8
20004154:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004156:	1e8b      	subs	r3, r1, #2
20004158:	2b03      	cmp	r3, #3
2000415a:	f200 83dd 	bhi.w	20004918 <_dtoa_r+0x970>
2000415e:	e8df f013 	tbh	[pc, r3, lsl #1]
20004162:	03a5      	.short	0x03a5
20004164:	03d503d8 	.word	0x03d503d8
20004168:	03c4      	.short	0x03c4
2000416a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
2000416e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20004172:	2e00      	cmp	r6, #0
20004174:	f47f af64 	bne.w	20004040 <_dtoa_r+0x98>
20004178:	f248 101c 	movw	r0, #33052	; 0x811c
2000417c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004180:	e762      	b.n	20004048 <_dtoa_r+0xa0>
20004182:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20004184:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004186:	18fb      	adds	r3, r7, r3
20004188:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000418c:	1c9d      	adds	r5, r3, #2
2000418e:	2d20      	cmp	r5, #32
20004190:	bfdc      	itt	le
20004192:	f1c5 0020 	rsble	r0, r5, #32
20004196:	fa08 f000 	lslle.w	r0, r8, r0
2000419a:	dd08      	ble.n	200041ae <_dtoa_r+0x206>
2000419c:	3b1e      	subs	r3, #30
2000419e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
200041a2:	fa16 f202 	lsls.w	r2, r6, r2
200041a6:	fa28 f303 	lsr.w	r3, r8, r3
200041aa:	ea42 0003 	orr.w	r0, r2, r3
200041ae:	f003 fa97 	bl	200076e0 <__aeabi_ui2d>
200041b2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
200041b6:	2201      	movs	r2, #1
200041b8:	3d03      	subs	r5, #3
200041ba:	9219      	str	r2, [sp, #100]	; 0x64
200041bc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
200041c0:	e770      	b.n	200040a4 <_dtoa_r+0xfc>
200041c2:	f248 1018 	movw	r0, #33048	; 0x8118
200041c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200041ca:	e72e      	b.n	2000402a <_dtoa_r+0x82>
200041cc:	f248 13d0 	movw	r3, #33232	; 0x81d0
200041d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
200041d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200041d8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
200041dc:	e9d3 2300 	ldrd	r2, r3, [r3]
200041e0:	f003 fb54 	bl	2000788c <__aeabi_dcmplt>
200041e4:	2800      	cmp	r0, #0
200041e6:	f040 8320 	bne.w	2000482a <_dtoa_r+0x882>
200041ea:	9018      	str	r0, [sp, #96]	; 0x60
200041ec:	e794      	b.n	20004118 <_dtoa_r+0x170>
200041ee:	bf00      	nop
200041f0:	636f4361 	.word	0x636f4361
200041f4:	3fd287a7 	.word	0x3fd287a7
200041f8:	8b60c8b3 	.word	0x8b60c8b3
200041fc:	3fc68a28 	.word	0x3fc68a28
20004200:	509f79fb 	.word	0x509f79fb
20004204:	3fd34413 	.word	0x3fd34413
20004208:	20008119 	.word	0x20008119
2000420c:	2300      	movs	r3, #0
2000420e:	f04f 30ff 	mov.w	r0, #4294967295
20004212:	461f      	mov	r7, r3
20004214:	2101      	movs	r1, #1
20004216:	932a      	str	r3, [sp, #168]	; 0xa8
20004218:	9011      	str	r0, [sp, #68]	; 0x44
2000421a:	9116      	str	r1, [sp, #88]	; 0x58
2000421c:	9008      	str	r0, [sp, #32]
2000421e:	932b      	str	r3, [sp, #172]	; 0xac
20004220:	6a65      	ldr	r5, [r4, #36]	; 0x24
20004222:	2300      	movs	r3, #0
20004224:	606b      	str	r3, [r5, #4]
20004226:	4620      	mov	r0, r4
20004228:	6869      	ldr	r1, [r5, #4]
2000422a:	f002 f893 	bl	20006354 <_Balloc>
2000422e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20004230:	6028      	str	r0, [r5, #0]
20004232:	681b      	ldr	r3, [r3, #0]
20004234:	9310      	str	r3, [sp, #64]	; 0x40
20004236:	2f00      	cmp	r7, #0
20004238:	f000 815b 	beq.w	200044f2 <_dtoa_r+0x54a>
2000423c:	2e00      	cmp	r6, #0
2000423e:	f340 842a 	ble.w	20004a96 <_dtoa_r+0xaee>
20004242:	f248 13d0 	movw	r3, #33232	; 0x81d0
20004246:	f006 020f 	and.w	r2, r6, #15
2000424a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000424e:	1135      	asrs	r5, r6, #4
20004250:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20004254:	f015 0f10 	tst.w	r5, #16
20004258:	e9d3 0100 	ldrd	r0, r1, [r3]
2000425c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004260:	f000 82e7 	beq.w	20004832 <_dtoa_r+0x88a>
20004264:	f248 23a8 	movw	r3, #33448	; 0x82a8
20004268:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
2000426c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004270:	f005 050f 	and.w	r5, r5, #15
20004274:	f04f 0803 	mov.w	r8, #3
20004278:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
2000427c:	f7fd fe3c 	bl	20001ef8 <__aeabi_ddiv>
20004280:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20004284:	b1bd      	cbz	r5, 200042b6 <_dtoa_r+0x30e>
20004286:	f248 27a8 	movw	r7, #33448	; 0x82a8
2000428a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000428e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004292:	f015 0f01 	tst.w	r5, #1
20004296:	4610      	mov	r0, r2
20004298:	4619      	mov	r1, r3
2000429a:	d007      	beq.n	200042ac <_dtoa_r+0x304>
2000429c:	e9d7 2300 	ldrd	r2, r3, [r7]
200042a0:	f108 0801 	add.w	r8, r8, #1
200042a4:	f7fd fcfe 	bl	20001ca4 <__aeabi_dmul>
200042a8:	4602      	mov	r2, r0
200042aa:	460b      	mov	r3, r1
200042ac:	3708      	adds	r7, #8
200042ae:	106d      	asrs	r5, r5, #1
200042b0:	d1ef      	bne.n	20004292 <_dtoa_r+0x2ea>
200042b2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
200042b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200042ba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
200042be:	f7fd fe1b 	bl	20001ef8 <__aeabi_ddiv>
200042c2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200042c6:	9918      	ldr	r1, [sp, #96]	; 0x60
200042c8:	2900      	cmp	r1, #0
200042ca:	f000 80de 	beq.w	2000448a <_dtoa_r+0x4e2>
200042ce:	f240 0300 	movw	r3, #0
200042d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200042d6:	2200      	movs	r2, #0
200042d8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
200042dc:	f04f 0500 	mov.w	r5, #0
200042e0:	f003 fad4 	bl	2000788c <__aeabi_dcmplt>
200042e4:	b108      	cbz	r0, 200042ea <_dtoa_r+0x342>
200042e6:	f04f 0501 	mov.w	r5, #1
200042ea:	9a08      	ldr	r2, [sp, #32]
200042ec:	2a00      	cmp	r2, #0
200042ee:	bfd4      	ite	le
200042f0:	2500      	movle	r5, #0
200042f2:	f005 0501 	andgt.w	r5, r5, #1
200042f6:	2d00      	cmp	r5, #0
200042f8:	f000 80c7 	beq.w	2000448a <_dtoa_r+0x4e2>
200042fc:	9b11      	ldr	r3, [sp, #68]	; 0x44
200042fe:	2b00      	cmp	r3, #0
20004300:	f340 80f5 	ble.w	200044ee <_dtoa_r+0x546>
20004304:	f240 0300 	movw	r3, #0
20004308:	2200      	movs	r2, #0
2000430a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000430e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004312:	f7fd fcc7 	bl	20001ca4 <__aeabi_dmul>
20004316:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000431a:	f108 0001 	add.w	r0, r8, #1
2000431e:	1e71      	subs	r1, r6, #1
20004320:	9112      	str	r1, [sp, #72]	; 0x48
20004322:	f003 f9ed 	bl	20007700 <__aeabi_i2d>
20004326:	4602      	mov	r2, r0
20004328:	460b      	mov	r3, r1
2000432a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000432e:	f7fd fcb9 	bl	20001ca4 <__aeabi_dmul>
20004332:	f240 0300 	movw	r3, #0
20004336:	2200      	movs	r2, #0
20004338:	f2c4 031c 	movt	r3, #16412	; 0x401c
2000433c:	f003 f894 	bl	20007468 <__adddf3>
20004340:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20004344:	4680      	mov	r8, r0
20004346:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
2000434a:	9b16      	ldr	r3, [sp, #88]	; 0x58
2000434c:	2b00      	cmp	r3, #0
2000434e:	f000 83ad 	beq.w	20004aac <_dtoa_r+0xb04>
20004352:	f248 13d0 	movw	r3, #33232	; 0x81d0
20004356:	f240 0100 	movw	r1, #0
2000435a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000435e:	2000      	movs	r0, #0
20004360:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20004364:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004368:	f8cd c00c 	str.w	ip, [sp, #12]
2000436c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20004370:	f7fd fdc2 	bl	20001ef8 <__aeabi_ddiv>
20004374:	4642      	mov	r2, r8
20004376:	464b      	mov	r3, r9
20004378:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000437a:	f003 f873 	bl	20007464 <__aeabi_dsub>
2000437e:	4680      	mov	r8, r0
20004380:	4689      	mov	r9, r1
20004382:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004386:	f003 faa9 	bl	200078dc <__aeabi_d2iz>
2000438a:	4607      	mov	r7, r0
2000438c:	f003 f9b8 	bl	20007700 <__aeabi_i2d>
20004390:	4602      	mov	r2, r0
20004392:	460b      	mov	r3, r1
20004394:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004398:	f003 f864 	bl	20007464 <__aeabi_dsub>
2000439c:	f107 0330 	add.w	r3, r7, #48	; 0x30
200043a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200043a4:	4640      	mov	r0, r8
200043a6:	f805 3b01 	strb.w	r3, [r5], #1
200043aa:	4649      	mov	r1, r9
200043ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200043b0:	f003 fa8a 	bl	200078c8 <__aeabi_dcmpgt>
200043b4:	2800      	cmp	r0, #0
200043b6:	f040 8213 	bne.w	200047e0 <_dtoa_r+0x838>
200043ba:	f240 0100 	movw	r1, #0
200043be:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
200043c2:	2000      	movs	r0, #0
200043c4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
200043c8:	f003 f84c 	bl	20007464 <__aeabi_dsub>
200043cc:	4602      	mov	r2, r0
200043ce:	460b      	mov	r3, r1
200043d0:	4640      	mov	r0, r8
200043d2:	4649      	mov	r1, r9
200043d4:	f003 fa78 	bl	200078c8 <__aeabi_dcmpgt>
200043d8:	f8dd c00c 	ldr.w	ip, [sp, #12]
200043dc:	2800      	cmp	r0, #0
200043de:	f040 83e7 	bne.w	20004bb0 <_dtoa_r+0xc08>
200043e2:	f1bc 0f01 	cmp.w	ip, #1
200043e6:	f340 8082 	ble.w	200044ee <_dtoa_r+0x546>
200043ea:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
200043ee:	2701      	movs	r7, #1
200043f0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
200043f4:	961d      	str	r6, [sp, #116]	; 0x74
200043f6:	4666      	mov	r6, ip
200043f8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
200043fc:	940c      	str	r4, [sp, #48]	; 0x30
200043fe:	e010      	b.n	20004422 <_dtoa_r+0x47a>
20004400:	f240 0100 	movw	r1, #0
20004404:	2000      	movs	r0, #0
20004406:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000440a:	f003 f82b 	bl	20007464 <__aeabi_dsub>
2000440e:	4642      	mov	r2, r8
20004410:	464b      	mov	r3, r9
20004412:	f003 fa3b 	bl	2000788c <__aeabi_dcmplt>
20004416:	2800      	cmp	r0, #0
20004418:	f040 83c7 	bne.w	20004baa <_dtoa_r+0xc02>
2000441c:	42b7      	cmp	r7, r6
2000441e:	f280 848b 	bge.w	20004d38 <_dtoa_r+0xd90>
20004422:	f240 0300 	movw	r3, #0
20004426:	4640      	mov	r0, r8
20004428:	4649      	mov	r1, r9
2000442a:	2200      	movs	r2, #0
2000442c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004430:	3501      	adds	r5, #1
20004432:	f7fd fc37 	bl	20001ca4 <__aeabi_dmul>
20004436:	f240 0300 	movw	r3, #0
2000443a:	2200      	movs	r2, #0
2000443c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004440:	4680      	mov	r8, r0
20004442:	4689      	mov	r9, r1
20004444:	4650      	mov	r0, sl
20004446:	4659      	mov	r1, fp
20004448:	f7fd fc2c 	bl	20001ca4 <__aeabi_dmul>
2000444c:	468b      	mov	fp, r1
2000444e:	4682      	mov	sl, r0
20004450:	f003 fa44 	bl	200078dc <__aeabi_d2iz>
20004454:	4604      	mov	r4, r0
20004456:	f003 f953 	bl	20007700 <__aeabi_i2d>
2000445a:	3430      	adds	r4, #48	; 0x30
2000445c:	4602      	mov	r2, r0
2000445e:	460b      	mov	r3, r1
20004460:	4650      	mov	r0, sl
20004462:	4659      	mov	r1, fp
20004464:	f002 fffe 	bl	20007464 <__aeabi_dsub>
20004468:	9a10      	ldr	r2, [sp, #64]	; 0x40
2000446a:	464b      	mov	r3, r9
2000446c:	55d4      	strb	r4, [r2, r7]
2000446e:	4642      	mov	r2, r8
20004470:	3701      	adds	r7, #1
20004472:	4682      	mov	sl, r0
20004474:	468b      	mov	fp, r1
20004476:	f003 fa09 	bl	2000788c <__aeabi_dcmplt>
2000447a:	4652      	mov	r2, sl
2000447c:	465b      	mov	r3, fp
2000447e:	2800      	cmp	r0, #0
20004480:	d0be      	beq.n	20004400 <_dtoa_r+0x458>
20004482:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004486:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004488:	e1aa      	b.n	200047e0 <_dtoa_r+0x838>
2000448a:	4640      	mov	r0, r8
2000448c:	f003 f938 	bl	20007700 <__aeabi_i2d>
20004490:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004494:	f7fd fc06 	bl	20001ca4 <__aeabi_dmul>
20004498:	f240 0300 	movw	r3, #0
2000449c:	2200      	movs	r2, #0
2000449e:	f2c4 031c 	movt	r3, #16412	; 0x401c
200044a2:	f002 ffe1 	bl	20007468 <__adddf3>
200044a6:	9a08      	ldr	r2, [sp, #32]
200044a8:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
200044ac:	4680      	mov	r8, r0
200044ae:	46a9      	mov	r9, r5
200044b0:	2a00      	cmp	r2, #0
200044b2:	f040 82ec 	bne.w	20004a8e <_dtoa_r+0xae6>
200044b6:	f240 0300 	movw	r3, #0
200044ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200044be:	2200      	movs	r2, #0
200044c0:	f2c4 0314 	movt	r3, #16404	; 0x4014
200044c4:	f002 ffce 	bl	20007464 <__aeabi_dsub>
200044c8:	4642      	mov	r2, r8
200044ca:	462b      	mov	r3, r5
200044cc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200044d0:	f003 f9fa 	bl	200078c8 <__aeabi_dcmpgt>
200044d4:	2800      	cmp	r0, #0
200044d6:	f040 824a 	bne.w	2000496e <_dtoa_r+0x9c6>
200044da:	4642      	mov	r2, r8
200044dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200044e0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
200044e4:	f003 f9d2 	bl	2000788c <__aeabi_dcmplt>
200044e8:	2800      	cmp	r0, #0
200044ea:	f040 81d5 	bne.w	20004898 <_dtoa_r+0x8f0>
200044ee:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
200044f2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
200044f4:	ea6f 0703 	mvn.w	r7, r3
200044f8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
200044fc:	2e0e      	cmp	r6, #14
200044fe:	bfcc      	ite	gt
20004500:	2700      	movgt	r7, #0
20004502:	f007 0701 	andle.w	r7, r7, #1
20004506:	2f00      	cmp	r7, #0
20004508:	f000 80b7 	beq.w	2000467a <_dtoa_r+0x6d2>
2000450c:	982b      	ldr	r0, [sp, #172]	; 0xac
2000450e:	f248 13d0 	movw	r3, #33232	; 0x81d0
20004512:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004516:	9908      	ldr	r1, [sp, #32]
20004518:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000451c:	0fc2      	lsrs	r2, r0, #31
2000451e:	2900      	cmp	r1, #0
20004520:	bfcc      	ite	gt
20004522:	2200      	movgt	r2, #0
20004524:	f002 0201 	andle.w	r2, r2, #1
20004528:	e9d3 0100 	ldrd	r0, r1, [r3]
2000452c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20004530:	2a00      	cmp	r2, #0
20004532:	f040 81a0 	bne.w	20004876 <_dtoa_r+0x8ce>
20004536:	4602      	mov	r2, r0
20004538:	460b      	mov	r3, r1
2000453a:	4640      	mov	r0, r8
2000453c:	4649      	mov	r1, r9
2000453e:	f7fd fcdb 	bl	20001ef8 <__aeabi_ddiv>
20004542:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004544:	f003 f9ca 	bl	200078dc <__aeabi_d2iz>
20004548:	4682      	mov	sl, r0
2000454a:	f003 f8d9 	bl	20007700 <__aeabi_i2d>
2000454e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004552:	f7fd fba7 	bl	20001ca4 <__aeabi_dmul>
20004556:	4602      	mov	r2, r0
20004558:	460b      	mov	r3, r1
2000455a:	4640      	mov	r0, r8
2000455c:	4649      	mov	r1, r9
2000455e:	f002 ff81 	bl	20007464 <__aeabi_dsub>
20004562:	f10a 0330 	add.w	r3, sl, #48	; 0x30
20004566:	f805 3b01 	strb.w	r3, [r5], #1
2000456a:	9a08      	ldr	r2, [sp, #32]
2000456c:	2a01      	cmp	r2, #1
2000456e:	4680      	mov	r8, r0
20004570:	4689      	mov	r9, r1
20004572:	d052      	beq.n	2000461a <_dtoa_r+0x672>
20004574:	f240 0300 	movw	r3, #0
20004578:	2200      	movs	r2, #0
2000457a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000457e:	f7fd fb91 	bl	20001ca4 <__aeabi_dmul>
20004582:	2200      	movs	r2, #0
20004584:	2300      	movs	r3, #0
20004586:	e9cd 0106 	strd	r0, r1, [sp, #24]
2000458a:	f003 f975 	bl	20007878 <__aeabi_dcmpeq>
2000458e:	2800      	cmp	r0, #0
20004590:	f040 81eb 	bne.w	2000496a <_dtoa_r+0x9c2>
20004594:	9810      	ldr	r0, [sp, #64]	; 0x40
20004596:	f04f 0801 	mov.w	r8, #1
2000459a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
2000459e:	46a3      	mov	fp, r4
200045a0:	1c87      	adds	r7, r0, #2
200045a2:	960f      	str	r6, [sp, #60]	; 0x3c
200045a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
200045a8:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
200045ac:	e00a      	b.n	200045c4 <_dtoa_r+0x61c>
200045ae:	f7fd fb79 	bl	20001ca4 <__aeabi_dmul>
200045b2:	2200      	movs	r2, #0
200045b4:	2300      	movs	r3, #0
200045b6:	4604      	mov	r4, r0
200045b8:	460d      	mov	r5, r1
200045ba:	f003 f95d 	bl	20007878 <__aeabi_dcmpeq>
200045be:	2800      	cmp	r0, #0
200045c0:	f040 81ce 	bne.w	20004960 <_dtoa_r+0x9b8>
200045c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200045c8:	4620      	mov	r0, r4
200045ca:	4629      	mov	r1, r5
200045cc:	f108 0801 	add.w	r8, r8, #1
200045d0:	f7fd fc92 	bl	20001ef8 <__aeabi_ddiv>
200045d4:	463e      	mov	r6, r7
200045d6:	f003 f981 	bl	200078dc <__aeabi_d2iz>
200045da:	4682      	mov	sl, r0
200045dc:	f003 f890 	bl	20007700 <__aeabi_i2d>
200045e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200045e4:	f7fd fb5e 	bl	20001ca4 <__aeabi_dmul>
200045e8:	4602      	mov	r2, r0
200045ea:	460b      	mov	r3, r1
200045ec:	4620      	mov	r0, r4
200045ee:	4629      	mov	r1, r5
200045f0:	f002 ff38 	bl	20007464 <__aeabi_dsub>
200045f4:	2200      	movs	r2, #0
200045f6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
200045fa:	f807 cc01 	strb.w	ip, [r7, #-1]
200045fe:	3701      	adds	r7, #1
20004600:	45c1      	cmp	r9, r8
20004602:	f240 0300 	movw	r3, #0
20004606:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000460a:	d1d0      	bne.n	200045ae <_dtoa_r+0x606>
2000460c:	4635      	mov	r5, r6
2000460e:	465c      	mov	r4, fp
20004610:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004612:	4680      	mov	r8, r0
20004614:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20004618:	4689      	mov	r9, r1
2000461a:	4642      	mov	r2, r8
2000461c:	464b      	mov	r3, r9
2000461e:	4640      	mov	r0, r8
20004620:	4649      	mov	r1, r9
20004622:	f002 ff21 	bl	20007468 <__adddf3>
20004626:	4680      	mov	r8, r0
20004628:	4689      	mov	r9, r1
2000462a:	4642      	mov	r2, r8
2000462c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004630:	464b      	mov	r3, r9
20004632:	f003 f92b 	bl	2000788c <__aeabi_dcmplt>
20004636:	b960      	cbnz	r0, 20004652 <_dtoa_r+0x6aa>
20004638:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
2000463c:	4642      	mov	r2, r8
2000463e:	464b      	mov	r3, r9
20004640:	f003 f91a 	bl	20007878 <__aeabi_dcmpeq>
20004644:	2800      	cmp	r0, #0
20004646:	f000 8190 	beq.w	2000496a <_dtoa_r+0x9c2>
2000464a:	f01a 0f01 	tst.w	sl, #1
2000464e:	f000 818c 	beq.w	2000496a <_dtoa_r+0x9c2>
20004652:	9910      	ldr	r1, [sp, #64]	; 0x40
20004654:	e000      	b.n	20004658 <_dtoa_r+0x6b0>
20004656:	461d      	mov	r5, r3
20004658:	f815 2c01 	ldrb.w	r2, [r5, #-1]
2000465c:	1e6b      	subs	r3, r5, #1
2000465e:	2a39      	cmp	r2, #57	; 0x39
20004660:	f040 8367 	bne.w	20004d32 <_dtoa_r+0xd8a>
20004664:	428b      	cmp	r3, r1
20004666:	d1f6      	bne.n	20004656 <_dtoa_r+0x6ae>
20004668:	9910      	ldr	r1, [sp, #64]	; 0x40
2000466a:	2330      	movs	r3, #48	; 0x30
2000466c:	3601      	adds	r6, #1
2000466e:	2231      	movs	r2, #49	; 0x31
20004670:	700b      	strb	r3, [r1, #0]
20004672:	9b10      	ldr	r3, [sp, #64]	; 0x40
20004674:	701a      	strb	r2, [r3, #0]
20004676:	9612      	str	r6, [sp, #72]	; 0x48
20004678:	e0b2      	b.n	200047e0 <_dtoa_r+0x838>
2000467a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000467c:	2a00      	cmp	r2, #0
2000467e:	f040 80df 	bne.w	20004840 <_dtoa_r+0x898>
20004682:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004684:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004686:	920c      	str	r2, [sp, #48]	; 0x30
20004688:	2d00      	cmp	r5, #0
2000468a:	bfd4      	ite	le
2000468c:	2300      	movle	r3, #0
2000468e:	2301      	movgt	r3, #1
20004690:	f1ba 0f00 	cmp.w	sl, #0
20004694:	bfd4      	ite	le
20004696:	2300      	movle	r3, #0
20004698:	f003 0301 	andgt.w	r3, r3, #1
2000469c:	b14b      	cbz	r3, 200046b2 <_dtoa_r+0x70a>
2000469e:	45aa      	cmp	sl, r5
200046a0:	bfb4      	ite	lt
200046a2:	4653      	movlt	r3, sl
200046a4:	462b      	movge	r3, r5
200046a6:	980f      	ldr	r0, [sp, #60]	; 0x3c
200046a8:	ebc3 0a0a 	rsb	sl, r3, sl
200046ac:	1aed      	subs	r5, r5, r3
200046ae:	1ac0      	subs	r0, r0, r3
200046b0:	900f      	str	r0, [sp, #60]	; 0x3c
200046b2:	9915      	ldr	r1, [sp, #84]	; 0x54
200046b4:	2900      	cmp	r1, #0
200046b6:	dd1c      	ble.n	200046f2 <_dtoa_r+0x74a>
200046b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
200046ba:	2a00      	cmp	r2, #0
200046bc:	f000 82e9 	beq.w	20004c92 <_dtoa_r+0xcea>
200046c0:	2f00      	cmp	r7, #0
200046c2:	dd12      	ble.n	200046ea <_dtoa_r+0x742>
200046c4:	990c      	ldr	r1, [sp, #48]	; 0x30
200046c6:	463a      	mov	r2, r7
200046c8:	4620      	mov	r0, r4
200046ca:	f002 f8a3 	bl	20006814 <__pow5mult>
200046ce:	465a      	mov	r2, fp
200046d0:	900c      	str	r0, [sp, #48]	; 0x30
200046d2:	4620      	mov	r0, r4
200046d4:	990c      	ldr	r1, [sp, #48]	; 0x30
200046d6:	f001 ffb5 	bl	20006644 <__multiply>
200046da:	4659      	mov	r1, fp
200046dc:	4603      	mov	r3, r0
200046de:	4620      	mov	r0, r4
200046e0:	9303      	str	r3, [sp, #12]
200046e2:	f001 fe1b 	bl	2000631c <_Bfree>
200046e6:	9b03      	ldr	r3, [sp, #12]
200046e8:	469b      	mov	fp, r3
200046ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
200046ec:	1bda      	subs	r2, r3, r7
200046ee:	f040 8311 	bne.w	20004d14 <_dtoa_r+0xd6c>
200046f2:	2101      	movs	r1, #1
200046f4:	4620      	mov	r0, r4
200046f6:	f002 f83f 	bl	20006778 <__i2b>
200046fa:	9006      	str	r0, [sp, #24]
200046fc:	9817      	ldr	r0, [sp, #92]	; 0x5c
200046fe:	2800      	cmp	r0, #0
20004700:	dd05      	ble.n	2000470e <_dtoa_r+0x766>
20004702:	9906      	ldr	r1, [sp, #24]
20004704:	4620      	mov	r0, r4
20004706:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20004708:	f002 f884 	bl	20006814 <__pow5mult>
2000470c:	9006      	str	r0, [sp, #24]
2000470e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004710:	2901      	cmp	r1, #1
20004712:	f340 810a 	ble.w	2000492a <_dtoa_r+0x982>
20004716:	2700      	movs	r7, #0
20004718:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000471a:	2b00      	cmp	r3, #0
2000471c:	f040 8261 	bne.w	20004be2 <_dtoa_r+0xc3a>
20004720:	2301      	movs	r3, #1
20004722:	4453      	add	r3, sl
20004724:	f013 031f 	ands.w	r3, r3, #31
20004728:	f040 812a 	bne.w	20004980 <_dtoa_r+0x9d8>
2000472c:	231c      	movs	r3, #28
2000472e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004730:	449a      	add	sl, r3
20004732:	18ed      	adds	r5, r5, r3
20004734:	18d2      	adds	r2, r2, r3
20004736:	920f      	str	r2, [sp, #60]	; 0x3c
20004738:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000473a:	2b00      	cmp	r3, #0
2000473c:	dd05      	ble.n	2000474a <_dtoa_r+0x7a2>
2000473e:	4659      	mov	r1, fp
20004740:	461a      	mov	r2, r3
20004742:	4620      	mov	r0, r4
20004744:	f001 ff20 	bl	20006588 <__lshift>
20004748:	4683      	mov	fp, r0
2000474a:	f1ba 0f00 	cmp.w	sl, #0
2000474e:	dd05      	ble.n	2000475c <_dtoa_r+0x7b4>
20004750:	9906      	ldr	r1, [sp, #24]
20004752:	4652      	mov	r2, sl
20004754:	4620      	mov	r0, r4
20004756:	f001 ff17 	bl	20006588 <__lshift>
2000475a:	9006      	str	r0, [sp, #24]
2000475c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000475e:	2800      	cmp	r0, #0
20004760:	f040 8229 	bne.w	20004bb6 <_dtoa_r+0xc0e>
20004764:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004766:	9908      	ldr	r1, [sp, #32]
20004768:	2802      	cmp	r0, #2
2000476a:	bfd4      	ite	le
2000476c:	2300      	movle	r3, #0
2000476e:	2301      	movgt	r3, #1
20004770:	2900      	cmp	r1, #0
20004772:	bfcc      	ite	gt
20004774:	2300      	movgt	r3, #0
20004776:	f003 0301 	andle.w	r3, r3, #1
2000477a:	2b00      	cmp	r3, #0
2000477c:	f000 810c 	beq.w	20004998 <_dtoa_r+0x9f0>
20004780:	2900      	cmp	r1, #0
20004782:	f040 808c 	bne.w	2000489e <_dtoa_r+0x8f6>
20004786:	2205      	movs	r2, #5
20004788:	9906      	ldr	r1, [sp, #24]
2000478a:	9b08      	ldr	r3, [sp, #32]
2000478c:	4620      	mov	r0, r4
2000478e:	f001 fffd 	bl	2000678c <__multadd>
20004792:	9006      	str	r0, [sp, #24]
20004794:	4658      	mov	r0, fp
20004796:	9906      	ldr	r1, [sp, #24]
20004798:	f001 fc86 	bl	200060a8 <__mcmp>
2000479c:	2800      	cmp	r0, #0
2000479e:	dd7e      	ble.n	2000489e <_dtoa_r+0x8f6>
200047a0:	9d10      	ldr	r5, [sp, #64]	; 0x40
200047a2:	3601      	adds	r6, #1
200047a4:	2700      	movs	r7, #0
200047a6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200047aa:	2331      	movs	r3, #49	; 0x31
200047ac:	f805 3b01 	strb.w	r3, [r5], #1
200047b0:	9906      	ldr	r1, [sp, #24]
200047b2:	4620      	mov	r0, r4
200047b4:	f001 fdb2 	bl	2000631c <_Bfree>
200047b8:	f1ba 0f00 	cmp.w	sl, #0
200047bc:	f000 80d5 	beq.w	2000496a <_dtoa_r+0x9c2>
200047c0:	1e3b      	subs	r3, r7, #0
200047c2:	bf18      	it	ne
200047c4:	2301      	movne	r3, #1
200047c6:	4557      	cmp	r7, sl
200047c8:	bf0c      	ite	eq
200047ca:	2300      	moveq	r3, #0
200047cc:	f003 0301 	andne.w	r3, r3, #1
200047d0:	2b00      	cmp	r3, #0
200047d2:	f040 80d0 	bne.w	20004976 <_dtoa_r+0x9ce>
200047d6:	4651      	mov	r1, sl
200047d8:	4620      	mov	r0, r4
200047da:	f001 fd9f 	bl	2000631c <_Bfree>
200047de:	9612      	str	r6, [sp, #72]	; 0x48
200047e0:	4620      	mov	r0, r4
200047e2:	4659      	mov	r1, fp
200047e4:	f001 fd9a 	bl	2000631c <_Bfree>
200047e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
200047ea:	1c53      	adds	r3, r2, #1
200047ec:	2200      	movs	r2, #0
200047ee:	702a      	strb	r2, [r5, #0]
200047f0:	982c      	ldr	r0, [sp, #176]	; 0xb0
200047f2:	992e      	ldr	r1, [sp, #184]	; 0xb8
200047f4:	6003      	str	r3, [r0, #0]
200047f6:	2900      	cmp	r1, #0
200047f8:	f000 81d4 	beq.w	20004ba4 <_dtoa_r+0xbfc>
200047fc:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
200047fe:	9810      	ldr	r0, [sp, #64]	; 0x40
20004800:	6015      	str	r5, [r2, #0]
20004802:	e412      	b.n	2000402a <_dtoa_r+0x82>
20004804:	2010      	movs	r0, #16
20004806:	f001 f889 	bl	2000591c <malloc>
2000480a:	60c6      	str	r6, [r0, #12]
2000480c:	6046      	str	r6, [r0, #4]
2000480e:	6086      	str	r6, [r0, #8]
20004810:	6006      	str	r6, [r0, #0]
20004812:	4606      	mov	r6, r0
20004814:	6260      	str	r0, [r4, #36]	; 0x24
20004816:	f7ff bbd2 	b.w	20003fbe <_dtoa_r+0x16>
2000481a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000481c:	4271      	negs	r1, r6
2000481e:	2200      	movs	r2, #0
20004820:	9115      	str	r1, [sp, #84]	; 0x54
20004822:	1b80      	subs	r0, r0, r6
20004824:	9217      	str	r2, [sp, #92]	; 0x5c
20004826:	900f      	str	r0, [sp, #60]	; 0x3c
20004828:	e48a      	b.n	20004140 <_dtoa_r+0x198>
2000482a:	2100      	movs	r1, #0
2000482c:	3e01      	subs	r6, #1
2000482e:	9118      	str	r1, [sp, #96]	; 0x60
20004830:	e472      	b.n	20004118 <_dtoa_r+0x170>
20004832:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004836:	f04f 0802 	mov.w	r8, #2
2000483a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000483e:	e521      	b.n	20004284 <_dtoa_r+0x2dc>
20004840:	982a      	ldr	r0, [sp, #168]	; 0xa8
20004842:	2801      	cmp	r0, #1
20004844:	f340 826c 	ble.w	20004d20 <_dtoa_r+0xd78>
20004848:	9a08      	ldr	r2, [sp, #32]
2000484a:	9815      	ldr	r0, [sp, #84]	; 0x54
2000484c:	1e53      	subs	r3, r2, #1
2000484e:	4298      	cmp	r0, r3
20004850:	f2c0 8258 	blt.w	20004d04 <_dtoa_r+0xd5c>
20004854:	1ac7      	subs	r7, r0, r3
20004856:	9b08      	ldr	r3, [sp, #32]
20004858:	2b00      	cmp	r3, #0
2000485a:	bfa8      	it	ge
2000485c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
2000485e:	f2c0 8273 	blt.w	20004d48 <_dtoa_r+0xda0>
20004862:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004864:	4620      	mov	r0, r4
20004866:	2101      	movs	r1, #1
20004868:	449a      	add	sl, r3
2000486a:	18d2      	adds	r2, r2, r3
2000486c:	920f      	str	r2, [sp, #60]	; 0x3c
2000486e:	f001 ff83 	bl	20006778 <__i2b>
20004872:	900c      	str	r0, [sp, #48]	; 0x30
20004874:	e708      	b.n	20004688 <_dtoa_r+0x6e0>
20004876:	9b08      	ldr	r3, [sp, #32]
20004878:	b973      	cbnz	r3, 20004898 <_dtoa_r+0x8f0>
2000487a:	f240 0300 	movw	r3, #0
2000487e:	2200      	movs	r2, #0
20004880:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004884:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004888:	f7fd fa0c 	bl	20001ca4 <__aeabi_dmul>
2000488c:	4642      	mov	r2, r8
2000488e:	464b      	mov	r3, r9
20004890:	f003 f810 	bl	200078b4 <__aeabi_dcmpge>
20004894:	2800      	cmp	r0, #0
20004896:	d06a      	beq.n	2000496e <_dtoa_r+0x9c6>
20004898:	2200      	movs	r2, #0
2000489a:	9206      	str	r2, [sp, #24]
2000489c:	920c      	str	r2, [sp, #48]	; 0x30
2000489e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200048a0:	2700      	movs	r7, #0
200048a2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200048a6:	43de      	mvns	r6, r3
200048a8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200048aa:	e781      	b.n	200047b0 <_dtoa_r+0x808>
200048ac:	2100      	movs	r1, #0
200048ae:	9116      	str	r1, [sp, #88]	; 0x58
200048b0:	982b      	ldr	r0, [sp, #172]	; 0xac
200048b2:	2800      	cmp	r0, #0
200048b4:	f340 819f 	ble.w	20004bf6 <_dtoa_r+0xc4e>
200048b8:	982b      	ldr	r0, [sp, #172]	; 0xac
200048ba:	4601      	mov	r1, r0
200048bc:	9011      	str	r0, [sp, #68]	; 0x44
200048be:	9008      	str	r0, [sp, #32]
200048c0:	6a65      	ldr	r5, [r4, #36]	; 0x24
200048c2:	2200      	movs	r2, #0
200048c4:	2917      	cmp	r1, #23
200048c6:	606a      	str	r2, [r5, #4]
200048c8:	f240 82ab 	bls.w	20004e22 <_dtoa_r+0xe7a>
200048cc:	2304      	movs	r3, #4
200048ce:	005b      	lsls	r3, r3, #1
200048d0:	3201      	adds	r2, #1
200048d2:	f103 0014 	add.w	r0, r3, #20
200048d6:	4288      	cmp	r0, r1
200048d8:	d9f9      	bls.n	200048ce <_dtoa_r+0x926>
200048da:	9b08      	ldr	r3, [sp, #32]
200048dc:	606a      	str	r2, [r5, #4]
200048de:	2b0e      	cmp	r3, #14
200048e0:	bf8c      	ite	hi
200048e2:	2700      	movhi	r7, #0
200048e4:	f007 0701 	andls.w	r7, r7, #1
200048e8:	e49d      	b.n	20004226 <_dtoa_r+0x27e>
200048ea:	2201      	movs	r2, #1
200048ec:	9216      	str	r2, [sp, #88]	; 0x58
200048ee:	9b2b      	ldr	r3, [sp, #172]	; 0xac
200048f0:	18f3      	adds	r3, r6, r3
200048f2:	9311      	str	r3, [sp, #68]	; 0x44
200048f4:	1c59      	adds	r1, r3, #1
200048f6:	2900      	cmp	r1, #0
200048f8:	bfc8      	it	gt
200048fa:	9108      	strgt	r1, [sp, #32]
200048fc:	dce0      	bgt.n	200048c0 <_dtoa_r+0x918>
200048fe:	290e      	cmp	r1, #14
20004900:	bf8c      	ite	hi
20004902:	2700      	movhi	r7, #0
20004904:	f007 0701 	andls.w	r7, r7, #1
20004908:	9108      	str	r1, [sp, #32]
2000490a:	e489      	b.n	20004220 <_dtoa_r+0x278>
2000490c:	2301      	movs	r3, #1
2000490e:	9316      	str	r3, [sp, #88]	; 0x58
20004910:	e7ce      	b.n	200048b0 <_dtoa_r+0x908>
20004912:	2200      	movs	r2, #0
20004914:	9216      	str	r2, [sp, #88]	; 0x58
20004916:	e7ea      	b.n	200048ee <_dtoa_r+0x946>
20004918:	f04f 33ff 	mov.w	r3, #4294967295
2000491c:	2700      	movs	r7, #0
2000491e:	2001      	movs	r0, #1
20004920:	9311      	str	r3, [sp, #68]	; 0x44
20004922:	9016      	str	r0, [sp, #88]	; 0x58
20004924:	9308      	str	r3, [sp, #32]
20004926:	972b      	str	r7, [sp, #172]	; 0xac
20004928:	e47a      	b.n	20004220 <_dtoa_r+0x278>
2000492a:	f1b8 0f00 	cmp.w	r8, #0
2000492e:	f47f aef2 	bne.w	20004716 <_dtoa_r+0x76e>
20004932:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20004936:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000493a:	2b00      	cmp	r3, #0
2000493c:	f47f aeeb 	bne.w	20004716 <_dtoa_r+0x76e>
20004940:	f240 0300 	movw	r3, #0
20004944:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20004948:	ea09 0303 	and.w	r3, r9, r3
2000494c:	2b00      	cmp	r3, #0
2000494e:	f43f aee2 	beq.w	20004716 <_dtoa_r+0x76e>
20004952:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004954:	f10a 0a01 	add.w	sl, sl, #1
20004958:	2701      	movs	r7, #1
2000495a:	3201      	adds	r2, #1
2000495c:	920f      	str	r2, [sp, #60]	; 0x3c
2000495e:	e6db      	b.n	20004718 <_dtoa_r+0x770>
20004960:	4635      	mov	r5, r6
20004962:	465c      	mov	r4, fp
20004964:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004966:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
2000496a:	9612      	str	r6, [sp, #72]	; 0x48
2000496c:	e738      	b.n	200047e0 <_dtoa_r+0x838>
2000496e:	2000      	movs	r0, #0
20004970:	9006      	str	r0, [sp, #24]
20004972:	900c      	str	r0, [sp, #48]	; 0x30
20004974:	e714      	b.n	200047a0 <_dtoa_r+0x7f8>
20004976:	4639      	mov	r1, r7
20004978:	4620      	mov	r0, r4
2000497a:	f001 fccf 	bl	2000631c <_Bfree>
2000497e:	e72a      	b.n	200047d6 <_dtoa_r+0x82e>
20004980:	f1c3 0320 	rsb	r3, r3, #32
20004984:	2b04      	cmp	r3, #4
20004986:	f340 8254 	ble.w	20004e32 <_dtoa_r+0xe8a>
2000498a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000498c:	3b04      	subs	r3, #4
2000498e:	449a      	add	sl, r3
20004990:	18ed      	adds	r5, r5, r3
20004992:	18c9      	adds	r1, r1, r3
20004994:	910f      	str	r1, [sp, #60]	; 0x3c
20004996:	e6cf      	b.n	20004738 <_dtoa_r+0x790>
20004998:	9916      	ldr	r1, [sp, #88]	; 0x58
2000499a:	2900      	cmp	r1, #0
2000499c:	f000 8131 	beq.w	20004c02 <_dtoa_r+0xc5a>
200049a0:	2d00      	cmp	r5, #0
200049a2:	dd05      	ble.n	200049b0 <_dtoa_r+0xa08>
200049a4:	990c      	ldr	r1, [sp, #48]	; 0x30
200049a6:	462a      	mov	r2, r5
200049a8:	4620      	mov	r0, r4
200049aa:	f001 fded 	bl	20006588 <__lshift>
200049ae:	900c      	str	r0, [sp, #48]	; 0x30
200049b0:	2f00      	cmp	r7, #0
200049b2:	f040 81ea 	bne.w	20004d8a <_dtoa_r+0xde2>
200049b6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200049ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
200049bc:	2301      	movs	r3, #1
200049be:	f008 0001 	and.w	r0, r8, #1
200049c2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
200049c4:	9011      	str	r0, [sp, #68]	; 0x44
200049c6:	950f      	str	r5, [sp, #60]	; 0x3c
200049c8:	461d      	mov	r5, r3
200049ca:	960c      	str	r6, [sp, #48]	; 0x30
200049cc:	9906      	ldr	r1, [sp, #24]
200049ce:	4658      	mov	r0, fp
200049d0:	f7ff fa5a 	bl	20003e88 <quorem>
200049d4:	4639      	mov	r1, r7
200049d6:	3030      	adds	r0, #48	; 0x30
200049d8:	900b      	str	r0, [sp, #44]	; 0x2c
200049da:	4658      	mov	r0, fp
200049dc:	f001 fb64 	bl	200060a8 <__mcmp>
200049e0:	9906      	ldr	r1, [sp, #24]
200049e2:	4652      	mov	r2, sl
200049e4:	4606      	mov	r6, r0
200049e6:	4620      	mov	r0, r4
200049e8:	f001 fd52 	bl	20006490 <__mdiff>
200049ec:	68c3      	ldr	r3, [r0, #12]
200049ee:	4680      	mov	r8, r0
200049f0:	2b00      	cmp	r3, #0
200049f2:	d03d      	beq.n	20004a70 <_dtoa_r+0xac8>
200049f4:	f04f 0901 	mov.w	r9, #1
200049f8:	4641      	mov	r1, r8
200049fa:	4620      	mov	r0, r4
200049fc:	f001 fc8e 	bl	2000631c <_Bfree>
20004a00:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004a02:	ea59 0101 	orrs.w	r1, r9, r1
20004a06:	d103      	bne.n	20004a10 <_dtoa_r+0xa68>
20004a08:	9a11      	ldr	r2, [sp, #68]	; 0x44
20004a0a:	2a00      	cmp	r2, #0
20004a0c:	f000 81eb 	beq.w	20004de6 <_dtoa_r+0xe3e>
20004a10:	2e00      	cmp	r6, #0
20004a12:	f2c0 819e 	blt.w	20004d52 <_dtoa_r+0xdaa>
20004a16:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20004a18:	4332      	orrs	r2, r6
20004a1a:	d103      	bne.n	20004a24 <_dtoa_r+0xa7c>
20004a1c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004a1e:	2b00      	cmp	r3, #0
20004a20:	f000 8197 	beq.w	20004d52 <_dtoa_r+0xdaa>
20004a24:	f1b9 0f00 	cmp.w	r9, #0
20004a28:	f300 81ce 	bgt.w	20004dc8 <_dtoa_r+0xe20>
20004a2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004a2e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004a30:	f801 2b01 	strb.w	r2, [r1], #1
20004a34:	9b08      	ldr	r3, [sp, #32]
20004a36:	910f      	str	r1, [sp, #60]	; 0x3c
20004a38:	429d      	cmp	r5, r3
20004a3a:	f000 81c2 	beq.w	20004dc2 <_dtoa_r+0xe1a>
20004a3e:	4659      	mov	r1, fp
20004a40:	220a      	movs	r2, #10
20004a42:	2300      	movs	r3, #0
20004a44:	4620      	mov	r0, r4
20004a46:	f001 fea1 	bl	2000678c <__multadd>
20004a4a:	4557      	cmp	r7, sl
20004a4c:	4639      	mov	r1, r7
20004a4e:	4683      	mov	fp, r0
20004a50:	d014      	beq.n	20004a7c <_dtoa_r+0xad4>
20004a52:	220a      	movs	r2, #10
20004a54:	2300      	movs	r3, #0
20004a56:	4620      	mov	r0, r4
20004a58:	3501      	adds	r5, #1
20004a5a:	f001 fe97 	bl	2000678c <__multadd>
20004a5e:	4651      	mov	r1, sl
20004a60:	220a      	movs	r2, #10
20004a62:	2300      	movs	r3, #0
20004a64:	4607      	mov	r7, r0
20004a66:	4620      	mov	r0, r4
20004a68:	f001 fe90 	bl	2000678c <__multadd>
20004a6c:	4682      	mov	sl, r0
20004a6e:	e7ad      	b.n	200049cc <_dtoa_r+0xa24>
20004a70:	4658      	mov	r0, fp
20004a72:	4641      	mov	r1, r8
20004a74:	f001 fb18 	bl	200060a8 <__mcmp>
20004a78:	4681      	mov	r9, r0
20004a7a:	e7bd      	b.n	200049f8 <_dtoa_r+0xa50>
20004a7c:	4620      	mov	r0, r4
20004a7e:	220a      	movs	r2, #10
20004a80:	2300      	movs	r3, #0
20004a82:	3501      	adds	r5, #1
20004a84:	f001 fe82 	bl	2000678c <__multadd>
20004a88:	4607      	mov	r7, r0
20004a8a:	4682      	mov	sl, r0
20004a8c:	e79e      	b.n	200049cc <_dtoa_r+0xa24>
20004a8e:	9612      	str	r6, [sp, #72]	; 0x48
20004a90:	f8dd c020 	ldr.w	ip, [sp, #32]
20004a94:	e459      	b.n	2000434a <_dtoa_r+0x3a2>
20004a96:	4275      	negs	r5, r6
20004a98:	2d00      	cmp	r5, #0
20004a9a:	f040 8101 	bne.w	20004ca0 <_dtoa_r+0xcf8>
20004a9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004aa2:	f04f 0802 	mov.w	r8, #2
20004aa6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004aaa:	e40c      	b.n	200042c6 <_dtoa_r+0x31e>
20004aac:	f248 11d0 	movw	r1, #33232	; 0x81d0
20004ab0:	4642      	mov	r2, r8
20004ab2:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004ab6:	464b      	mov	r3, r9
20004ab8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
20004abc:	f8cd c00c 	str.w	ip, [sp, #12]
20004ac0:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004ac2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20004ac6:	f7fd f8ed 	bl	20001ca4 <__aeabi_dmul>
20004aca:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
20004ace:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004ad2:	f002 ff03 	bl	200078dc <__aeabi_d2iz>
20004ad6:	4607      	mov	r7, r0
20004ad8:	f002 fe12 	bl	20007700 <__aeabi_i2d>
20004adc:	460b      	mov	r3, r1
20004ade:	4602      	mov	r2, r0
20004ae0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004ae4:	f002 fcbe 	bl	20007464 <__aeabi_dsub>
20004ae8:	f107 0330 	add.w	r3, r7, #48	; 0x30
20004aec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004af0:	f805 3b01 	strb.w	r3, [r5], #1
20004af4:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004af8:	f1bc 0f01 	cmp.w	ip, #1
20004afc:	d029      	beq.n	20004b52 <_dtoa_r+0xbaa>
20004afe:	46d1      	mov	r9, sl
20004b00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b04:	46b2      	mov	sl, r6
20004b06:	9e10      	ldr	r6, [sp, #64]	; 0x40
20004b08:	951c      	str	r5, [sp, #112]	; 0x70
20004b0a:	2701      	movs	r7, #1
20004b0c:	4665      	mov	r5, ip
20004b0e:	46a0      	mov	r8, r4
20004b10:	f240 0300 	movw	r3, #0
20004b14:	2200      	movs	r2, #0
20004b16:	f2c4 0324 	movt	r3, #16420	; 0x4024
20004b1a:	f7fd f8c3 	bl	20001ca4 <__aeabi_dmul>
20004b1e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004b22:	f002 fedb 	bl	200078dc <__aeabi_d2iz>
20004b26:	4604      	mov	r4, r0
20004b28:	f002 fdea 	bl	20007700 <__aeabi_i2d>
20004b2c:	3430      	adds	r4, #48	; 0x30
20004b2e:	4602      	mov	r2, r0
20004b30:	460b      	mov	r3, r1
20004b32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b36:	f002 fc95 	bl	20007464 <__aeabi_dsub>
20004b3a:	55f4      	strb	r4, [r6, r7]
20004b3c:	3701      	adds	r7, #1
20004b3e:	42af      	cmp	r7, r5
20004b40:	d1e6      	bne.n	20004b10 <_dtoa_r+0xb68>
20004b42:	9d1c      	ldr	r5, [sp, #112]	; 0x70
20004b44:	3f01      	subs	r7, #1
20004b46:	4656      	mov	r6, sl
20004b48:	4644      	mov	r4, r8
20004b4a:	46ca      	mov	sl, r9
20004b4c:	19ed      	adds	r5, r5, r7
20004b4e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004b52:	f240 0300 	movw	r3, #0
20004b56:	2200      	movs	r2, #0
20004b58:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
20004b5c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
20004b60:	f002 fc82 	bl	20007468 <__adddf3>
20004b64:	4602      	mov	r2, r0
20004b66:	460b      	mov	r3, r1
20004b68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b6c:	f002 feac 	bl	200078c8 <__aeabi_dcmpgt>
20004b70:	b9f0      	cbnz	r0, 20004bb0 <_dtoa_r+0xc08>
20004b72:	f240 0100 	movw	r1, #0
20004b76:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
20004b7a:	2000      	movs	r0, #0
20004b7c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20004b80:	f002 fc70 	bl	20007464 <__aeabi_dsub>
20004b84:	4602      	mov	r2, r0
20004b86:	460b      	mov	r3, r1
20004b88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004b8c:	f002 fe7e 	bl	2000788c <__aeabi_dcmplt>
20004b90:	2800      	cmp	r0, #0
20004b92:	f43f acac 	beq.w	200044ee <_dtoa_r+0x546>
20004b96:	462b      	mov	r3, r5
20004b98:	461d      	mov	r5, r3
20004b9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20004b9e:	2a30      	cmp	r2, #48	; 0x30
20004ba0:	d0fa      	beq.n	20004b98 <_dtoa_r+0xbf0>
20004ba2:	e61d      	b.n	200047e0 <_dtoa_r+0x838>
20004ba4:	9810      	ldr	r0, [sp, #64]	; 0x40
20004ba6:	f7ff ba40 	b.w	2000402a <_dtoa_r+0x82>
20004baa:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004bae:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004bb0:	9e12      	ldr	r6, [sp, #72]	; 0x48
20004bb2:	9910      	ldr	r1, [sp, #64]	; 0x40
20004bb4:	e550      	b.n	20004658 <_dtoa_r+0x6b0>
20004bb6:	4658      	mov	r0, fp
20004bb8:	9906      	ldr	r1, [sp, #24]
20004bba:	f001 fa75 	bl	200060a8 <__mcmp>
20004bbe:	2800      	cmp	r0, #0
20004bc0:	f6bf add0 	bge.w	20004764 <_dtoa_r+0x7bc>
20004bc4:	4659      	mov	r1, fp
20004bc6:	4620      	mov	r0, r4
20004bc8:	220a      	movs	r2, #10
20004bca:	2300      	movs	r3, #0
20004bcc:	f001 fdde 	bl	2000678c <__multadd>
20004bd0:	9916      	ldr	r1, [sp, #88]	; 0x58
20004bd2:	3e01      	subs	r6, #1
20004bd4:	4683      	mov	fp, r0
20004bd6:	2900      	cmp	r1, #0
20004bd8:	f040 8119 	bne.w	20004e0e <_dtoa_r+0xe66>
20004bdc:	9a11      	ldr	r2, [sp, #68]	; 0x44
20004bde:	9208      	str	r2, [sp, #32]
20004be0:	e5c0      	b.n	20004764 <_dtoa_r+0x7bc>
20004be2:	9806      	ldr	r0, [sp, #24]
20004be4:	6903      	ldr	r3, [r0, #16]
20004be6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20004bea:	6918      	ldr	r0, [r3, #16]
20004bec:	f001 fa0a 	bl	20006004 <__hi0bits>
20004bf0:	f1c0 0320 	rsb	r3, r0, #32
20004bf4:	e595      	b.n	20004722 <_dtoa_r+0x77a>
20004bf6:	2101      	movs	r1, #1
20004bf8:	9111      	str	r1, [sp, #68]	; 0x44
20004bfa:	9108      	str	r1, [sp, #32]
20004bfc:	912b      	str	r1, [sp, #172]	; 0xac
20004bfe:	f7ff bb0f 	b.w	20004220 <_dtoa_r+0x278>
20004c02:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004c04:	46b1      	mov	r9, r6
20004c06:	9f16      	ldr	r7, [sp, #88]	; 0x58
20004c08:	46aa      	mov	sl, r5
20004c0a:	f8dd 8018 	ldr.w	r8, [sp, #24]
20004c0e:	9e08      	ldr	r6, [sp, #32]
20004c10:	e002      	b.n	20004c18 <_dtoa_r+0xc70>
20004c12:	f001 fdbb 	bl	2000678c <__multadd>
20004c16:	4683      	mov	fp, r0
20004c18:	4641      	mov	r1, r8
20004c1a:	4658      	mov	r0, fp
20004c1c:	f7ff f934 	bl	20003e88 <quorem>
20004c20:	3501      	adds	r5, #1
20004c22:	220a      	movs	r2, #10
20004c24:	2300      	movs	r3, #0
20004c26:	4659      	mov	r1, fp
20004c28:	f100 0c30 	add.w	ip, r0, #48	; 0x30
20004c2c:	f80a c007 	strb.w	ip, [sl, r7]
20004c30:	3701      	adds	r7, #1
20004c32:	4620      	mov	r0, r4
20004c34:	42be      	cmp	r6, r7
20004c36:	dcec      	bgt.n	20004c12 <_dtoa_r+0xc6a>
20004c38:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004c3c:	464e      	mov	r6, r9
20004c3e:	2700      	movs	r7, #0
20004c40:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004c44:	4659      	mov	r1, fp
20004c46:	2201      	movs	r2, #1
20004c48:	4620      	mov	r0, r4
20004c4a:	f001 fc9d 	bl	20006588 <__lshift>
20004c4e:	9906      	ldr	r1, [sp, #24]
20004c50:	4683      	mov	fp, r0
20004c52:	f001 fa29 	bl	200060a8 <__mcmp>
20004c56:	2800      	cmp	r0, #0
20004c58:	dd0f      	ble.n	20004c7a <_dtoa_r+0xcd2>
20004c5a:	9910      	ldr	r1, [sp, #64]	; 0x40
20004c5c:	e000      	b.n	20004c60 <_dtoa_r+0xcb8>
20004c5e:	461d      	mov	r5, r3
20004c60:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20004c64:	1e6b      	subs	r3, r5, #1
20004c66:	2a39      	cmp	r2, #57	; 0x39
20004c68:	f040 808c 	bne.w	20004d84 <_dtoa_r+0xddc>
20004c6c:	428b      	cmp	r3, r1
20004c6e:	d1f6      	bne.n	20004c5e <_dtoa_r+0xcb6>
20004c70:	9910      	ldr	r1, [sp, #64]	; 0x40
20004c72:	2331      	movs	r3, #49	; 0x31
20004c74:	3601      	adds	r6, #1
20004c76:	700b      	strb	r3, [r1, #0]
20004c78:	e59a      	b.n	200047b0 <_dtoa_r+0x808>
20004c7a:	d103      	bne.n	20004c84 <_dtoa_r+0xcdc>
20004c7c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004c7e:	f010 0f01 	tst.w	r0, #1
20004c82:	d1ea      	bne.n	20004c5a <_dtoa_r+0xcb2>
20004c84:	462b      	mov	r3, r5
20004c86:	461d      	mov	r5, r3
20004c88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20004c8c:	2a30      	cmp	r2, #48	; 0x30
20004c8e:	d0fa      	beq.n	20004c86 <_dtoa_r+0xcde>
20004c90:	e58e      	b.n	200047b0 <_dtoa_r+0x808>
20004c92:	4659      	mov	r1, fp
20004c94:	9a15      	ldr	r2, [sp, #84]	; 0x54
20004c96:	4620      	mov	r0, r4
20004c98:	f001 fdbc 	bl	20006814 <__pow5mult>
20004c9c:	4683      	mov	fp, r0
20004c9e:	e528      	b.n	200046f2 <_dtoa_r+0x74a>
20004ca0:	f005 030f 	and.w	r3, r5, #15
20004ca4:	f248 12d0 	movw	r2, #33232	; 0x81d0
20004ca8:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004cac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004cb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20004cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
20004cb8:	f7fc fff4 	bl	20001ca4 <__aeabi_dmul>
20004cbc:	112d      	asrs	r5, r5, #4
20004cbe:	bf08      	it	eq
20004cc0:	f04f 0802 	moveq.w	r8, #2
20004cc4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004cc8:	f43f aafd 	beq.w	200042c6 <_dtoa_r+0x31e>
20004ccc:	f248 27a8 	movw	r7, #33448	; 0x82a8
20004cd0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004cd4:	f04f 0802 	mov.w	r8, #2
20004cd8:	f2c2 0700 	movt	r7, #8192	; 0x2000
20004cdc:	f015 0f01 	tst.w	r5, #1
20004ce0:	4610      	mov	r0, r2
20004ce2:	4619      	mov	r1, r3
20004ce4:	d007      	beq.n	20004cf6 <_dtoa_r+0xd4e>
20004ce6:	e9d7 2300 	ldrd	r2, r3, [r7]
20004cea:	f108 0801 	add.w	r8, r8, #1
20004cee:	f7fc ffd9 	bl	20001ca4 <__aeabi_dmul>
20004cf2:	4602      	mov	r2, r0
20004cf4:	460b      	mov	r3, r1
20004cf6:	3708      	adds	r7, #8
20004cf8:	106d      	asrs	r5, r5, #1
20004cfa:	d1ef      	bne.n	20004cdc <_dtoa_r+0xd34>
20004cfc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20004d00:	f7ff bae1 	b.w	200042c6 <_dtoa_r+0x31e>
20004d04:	9915      	ldr	r1, [sp, #84]	; 0x54
20004d06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20004d08:	1a5b      	subs	r3, r3, r1
20004d0a:	18c9      	adds	r1, r1, r3
20004d0c:	18d2      	adds	r2, r2, r3
20004d0e:	9115      	str	r1, [sp, #84]	; 0x54
20004d10:	9217      	str	r2, [sp, #92]	; 0x5c
20004d12:	e5a0      	b.n	20004856 <_dtoa_r+0x8ae>
20004d14:	4659      	mov	r1, fp
20004d16:	4620      	mov	r0, r4
20004d18:	f001 fd7c 	bl	20006814 <__pow5mult>
20004d1c:	4683      	mov	fp, r0
20004d1e:	e4e8      	b.n	200046f2 <_dtoa_r+0x74a>
20004d20:	9919      	ldr	r1, [sp, #100]	; 0x64
20004d22:	2900      	cmp	r1, #0
20004d24:	d047      	beq.n	20004db6 <_dtoa_r+0xe0e>
20004d26:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20004d2a:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004d2c:	3303      	adds	r3, #3
20004d2e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004d30:	e597      	b.n	20004862 <_dtoa_r+0x8ba>
20004d32:	3201      	adds	r2, #1
20004d34:	b2d2      	uxtb	r2, r2
20004d36:	e49d      	b.n	20004674 <_dtoa_r+0x6cc>
20004d38:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20004d3c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20004d40:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20004d42:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004d44:	f7ff bbd3 	b.w	200044ee <_dtoa_r+0x546>
20004d48:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004d4a:	2300      	movs	r3, #0
20004d4c:	9808      	ldr	r0, [sp, #32]
20004d4e:	1a0d      	subs	r5, r1, r0
20004d50:	e587      	b.n	20004862 <_dtoa_r+0x8ba>
20004d52:	f1b9 0f00 	cmp.w	r9, #0
20004d56:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004d58:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004d5a:	dd0f      	ble.n	20004d7c <_dtoa_r+0xdd4>
20004d5c:	4659      	mov	r1, fp
20004d5e:	2201      	movs	r2, #1
20004d60:	4620      	mov	r0, r4
20004d62:	f001 fc11 	bl	20006588 <__lshift>
20004d66:	9906      	ldr	r1, [sp, #24]
20004d68:	4683      	mov	fp, r0
20004d6a:	f001 f99d 	bl	200060a8 <__mcmp>
20004d6e:	2800      	cmp	r0, #0
20004d70:	dd47      	ble.n	20004e02 <_dtoa_r+0xe5a>
20004d72:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004d74:	2939      	cmp	r1, #57	; 0x39
20004d76:	d031      	beq.n	20004ddc <_dtoa_r+0xe34>
20004d78:	3101      	adds	r1, #1
20004d7a:	910b      	str	r1, [sp, #44]	; 0x2c
20004d7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004d7e:	f805 2b01 	strb.w	r2, [r5], #1
20004d82:	e515      	b.n	200047b0 <_dtoa_r+0x808>
20004d84:	3201      	adds	r2, #1
20004d86:	701a      	strb	r2, [r3, #0]
20004d88:	e512      	b.n	200047b0 <_dtoa_r+0x808>
20004d8a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004d8c:	4620      	mov	r0, r4
20004d8e:	6851      	ldr	r1, [r2, #4]
20004d90:	f001 fae0 	bl	20006354 <_Balloc>
20004d94:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20004d96:	f103 010c 	add.w	r1, r3, #12
20004d9a:	691a      	ldr	r2, [r3, #16]
20004d9c:	3202      	adds	r2, #2
20004d9e:	0092      	lsls	r2, r2, #2
20004da0:	4605      	mov	r5, r0
20004da2:	300c      	adds	r0, #12
20004da4:	f7fd f9b8 	bl	20002118 <memcpy>
20004da8:	4620      	mov	r0, r4
20004daa:	4629      	mov	r1, r5
20004dac:	2201      	movs	r2, #1
20004dae:	f001 fbeb 	bl	20006588 <__lshift>
20004db2:	4682      	mov	sl, r0
20004db4:	e601      	b.n	200049ba <_dtoa_r+0xa12>
20004db6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20004db8:	9f15      	ldr	r7, [sp, #84]	; 0x54
20004dba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004dbc:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20004dc0:	e54f      	b.n	20004862 <_dtoa_r+0x8ba>
20004dc2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004dc4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004dc6:	e73d      	b.n	20004c44 <_dtoa_r+0xc9c>
20004dc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004dca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004dcc:	2b39      	cmp	r3, #57	; 0x39
20004dce:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004dd0:	d004      	beq.n	20004ddc <_dtoa_r+0xe34>
20004dd2:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004dd4:	1c43      	adds	r3, r0, #1
20004dd6:	f805 3b01 	strb.w	r3, [r5], #1
20004dda:	e4e9      	b.n	200047b0 <_dtoa_r+0x808>
20004ddc:	2339      	movs	r3, #57	; 0x39
20004dde:	f805 3b01 	strb.w	r3, [r5], #1
20004de2:	9910      	ldr	r1, [sp, #64]	; 0x40
20004de4:	e73c      	b.n	20004c60 <_dtoa_r+0xcb8>
20004de6:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004de8:	4633      	mov	r3, r6
20004dea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004dec:	2839      	cmp	r0, #57	; 0x39
20004dee:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004df0:	d0f4      	beq.n	20004ddc <_dtoa_r+0xe34>
20004df2:	2b00      	cmp	r3, #0
20004df4:	dd01      	ble.n	20004dfa <_dtoa_r+0xe52>
20004df6:	3001      	adds	r0, #1
20004df8:	900b      	str	r0, [sp, #44]	; 0x2c
20004dfa:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004dfc:	f805 1b01 	strb.w	r1, [r5], #1
20004e00:	e4d6      	b.n	200047b0 <_dtoa_r+0x808>
20004e02:	d1bb      	bne.n	20004d7c <_dtoa_r+0xdd4>
20004e04:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004e06:	f010 0f01 	tst.w	r0, #1
20004e0a:	d0b7      	beq.n	20004d7c <_dtoa_r+0xdd4>
20004e0c:	e7b1      	b.n	20004d72 <_dtoa_r+0xdca>
20004e0e:	2300      	movs	r3, #0
20004e10:	990c      	ldr	r1, [sp, #48]	; 0x30
20004e12:	4620      	mov	r0, r4
20004e14:	220a      	movs	r2, #10
20004e16:	f001 fcb9 	bl	2000678c <__multadd>
20004e1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
20004e1c:	9308      	str	r3, [sp, #32]
20004e1e:	900c      	str	r0, [sp, #48]	; 0x30
20004e20:	e4a0      	b.n	20004764 <_dtoa_r+0x7bc>
20004e22:	9908      	ldr	r1, [sp, #32]
20004e24:	290e      	cmp	r1, #14
20004e26:	bf8c      	ite	hi
20004e28:	2700      	movhi	r7, #0
20004e2a:	f007 0701 	andls.w	r7, r7, #1
20004e2e:	f7ff b9fa 	b.w	20004226 <_dtoa_r+0x27e>
20004e32:	f43f ac81 	beq.w	20004738 <_dtoa_r+0x790>
20004e36:	331c      	adds	r3, #28
20004e38:	e479      	b.n	2000472e <_dtoa_r+0x786>
20004e3a:	2701      	movs	r7, #1
20004e3c:	f7ff b98a 	b.w	20004154 <_dtoa_r+0x1ac>

20004e40 <_fflush_r>:
20004e40:	690b      	ldr	r3, [r1, #16]
20004e42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20004e46:	460c      	mov	r4, r1
20004e48:	4680      	mov	r8, r0
20004e4a:	2b00      	cmp	r3, #0
20004e4c:	d071      	beq.n	20004f32 <_fflush_r+0xf2>
20004e4e:	b110      	cbz	r0, 20004e56 <_fflush_r+0x16>
20004e50:	6983      	ldr	r3, [r0, #24]
20004e52:	2b00      	cmp	r3, #0
20004e54:	d078      	beq.n	20004f48 <_fflush_r+0x108>
20004e56:	f248 132c 	movw	r3, #33068	; 0x812c
20004e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e5e:	429c      	cmp	r4, r3
20004e60:	bf08      	it	eq
20004e62:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20004e66:	d010      	beq.n	20004e8a <_fflush_r+0x4a>
20004e68:	f248 134c 	movw	r3, #33100	; 0x814c
20004e6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e70:	429c      	cmp	r4, r3
20004e72:	bf08      	it	eq
20004e74:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20004e78:	d007      	beq.n	20004e8a <_fflush_r+0x4a>
20004e7a:	f248 136c 	movw	r3, #33132	; 0x816c
20004e7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004e82:	429c      	cmp	r4, r3
20004e84:	bf08      	it	eq
20004e86:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20004e8a:	89a3      	ldrh	r3, [r4, #12]
20004e8c:	b21a      	sxth	r2, r3
20004e8e:	f012 0f08 	tst.w	r2, #8
20004e92:	d135      	bne.n	20004f00 <_fflush_r+0xc0>
20004e94:	6862      	ldr	r2, [r4, #4]
20004e96:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20004e9a:	81a3      	strh	r3, [r4, #12]
20004e9c:	2a00      	cmp	r2, #0
20004e9e:	dd5e      	ble.n	20004f5e <_fflush_r+0x11e>
20004ea0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20004ea2:	2e00      	cmp	r6, #0
20004ea4:	d045      	beq.n	20004f32 <_fflush_r+0xf2>
20004ea6:	b29b      	uxth	r3, r3
20004ea8:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20004eac:	bf18      	it	ne
20004eae:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20004eb0:	d059      	beq.n	20004f66 <_fflush_r+0x126>
20004eb2:	f013 0f04 	tst.w	r3, #4
20004eb6:	d14a      	bne.n	20004f4e <_fflush_r+0x10e>
20004eb8:	2300      	movs	r3, #0
20004eba:	4640      	mov	r0, r8
20004ebc:	6a21      	ldr	r1, [r4, #32]
20004ebe:	462a      	mov	r2, r5
20004ec0:	47b0      	blx	r6
20004ec2:	4285      	cmp	r5, r0
20004ec4:	d138      	bne.n	20004f38 <_fflush_r+0xf8>
20004ec6:	89a1      	ldrh	r1, [r4, #12]
20004ec8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20004ecc:	6922      	ldr	r2, [r4, #16]
20004ece:	f2c0 0300 	movt	r3, #0
20004ed2:	ea01 0303 	and.w	r3, r1, r3
20004ed6:	2100      	movs	r1, #0
20004ed8:	6061      	str	r1, [r4, #4]
20004eda:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20004ede:	6b61      	ldr	r1, [r4, #52]	; 0x34
20004ee0:	81a3      	strh	r3, [r4, #12]
20004ee2:	6022      	str	r2, [r4, #0]
20004ee4:	bf18      	it	ne
20004ee6:	6565      	strne	r5, [r4, #84]	; 0x54
20004ee8:	b319      	cbz	r1, 20004f32 <_fflush_r+0xf2>
20004eea:	f104 0344 	add.w	r3, r4, #68	; 0x44
20004eee:	4299      	cmp	r1, r3
20004ef0:	d002      	beq.n	20004ef8 <_fflush_r+0xb8>
20004ef2:	4640      	mov	r0, r8
20004ef4:	f000 f998 	bl	20005228 <_free_r>
20004ef8:	2000      	movs	r0, #0
20004efa:	6360      	str	r0, [r4, #52]	; 0x34
20004efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20004f00:	6926      	ldr	r6, [r4, #16]
20004f02:	b1b6      	cbz	r6, 20004f32 <_fflush_r+0xf2>
20004f04:	6825      	ldr	r5, [r4, #0]
20004f06:	6026      	str	r6, [r4, #0]
20004f08:	1bad      	subs	r5, r5, r6
20004f0a:	f012 0f03 	tst.w	r2, #3
20004f0e:	bf0c      	ite	eq
20004f10:	6963      	ldreq	r3, [r4, #20]
20004f12:	2300      	movne	r3, #0
20004f14:	60a3      	str	r3, [r4, #8]
20004f16:	e00a      	b.n	20004f2e <_fflush_r+0xee>
20004f18:	4632      	mov	r2, r6
20004f1a:	462b      	mov	r3, r5
20004f1c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20004f1e:	4640      	mov	r0, r8
20004f20:	6a21      	ldr	r1, [r4, #32]
20004f22:	47b8      	blx	r7
20004f24:	2800      	cmp	r0, #0
20004f26:	ebc0 0505 	rsb	r5, r0, r5
20004f2a:	4406      	add	r6, r0
20004f2c:	dd04      	ble.n	20004f38 <_fflush_r+0xf8>
20004f2e:	2d00      	cmp	r5, #0
20004f30:	dcf2      	bgt.n	20004f18 <_fflush_r+0xd8>
20004f32:	2000      	movs	r0, #0
20004f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20004f38:	89a3      	ldrh	r3, [r4, #12]
20004f3a:	f04f 30ff 	mov.w	r0, #4294967295
20004f3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004f42:	81a3      	strh	r3, [r4, #12]
20004f44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20004f48:	f000 f8ea 	bl	20005120 <__sinit>
20004f4c:	e783      	b.n	20004e56 <_fflush_r+0x16>
20004f4e:	6862      	ldr	r2, [r4, #4]
20004f50:	6b63      	ldr	r3, [r4, #52]	; 0x34
20004f52:	1aad      	subs	r5, r5, r2
20004f54:	2b00      	cmp	r3, #0
20004f56:	d0af      	beq.n	20004eb8 <_fflush_r+0x78>
20004f58:	6c23      	ldr	r3, [r4, #64]	; 0x40
20004f5a:	1aed      	subs	r5, r5, r3
20004f5c:	e7ac      	b.n	20004eb8 <_fflush_r+0x78>
20004f5e:	6c22      	ldr	r2, [r4, #64]	; 0x40
20004f60:	2a00      	cmp	r2, #0
20004f62:	dc9d      	bgt.n	20004ea0 <_fflush_r+0x60>
20004f64:	e7e5      	b.n	20004f32 <_fflush_r+0xf2>
20004f66:	2301      	movs	r3, #1
20004f68:	4640      	mov	r0, r8
20004f6a:	6a21      	ldr	r1, [r4, #32]
20004f6c:	47b0      	blx	r6
20004f6e:	f1b0 3fff 	cmp.w	r0, #4294967295
20004f72:	4605      	mov	r5, r0
20004f74:	d002      	beq.n	20004f7c <_fflush_r+0x13c>
20004f76:	89a3      	ldrh	r3, [r4, #12]
20004f78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20004f7a:	e79a      	b.n	20004eb2 <_fflush_r+0x72>
20004f7c:	f8d8 3000 	ldr.w	r3, [r8]
20004f80:	2b1d      	cmp	r3, #29
20004f82:	d0d6      	beq.n	20004f32 <_fflush_r+0xf2>
20004f84:	89a3      	ldrh	r3, [r4, #12]
20004f86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20004f8a:	81a3      	strh	r3, [r4, #12]
20004f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20004f90 <fflush>:
20004f90:	4601      	mov	r1, r0
20004f92:	b128      	cbz	r0, 20004fa0 <fflush+0x10>
20004f94:	f248 3340 	movw	r3, #33600	; 0x8340
20004f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004f9c:	6818      	ldr	r0, [r3, #0]
20004f9e:	e74f      	b.n	20004e40 <_fflush_r>
20004fa0:	f248 03b0 	movw	r3, #32944	; 0x80b0
20004fa4:	f644 6141 	movw	r1, #20033	; 0x4e41
20004fa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fac:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004fb0:	6818      	ldr	r0, [r3, #0]
20004fb2:	f000 bbb3 	b.w	2000571c <_fwalk_reent>
20004fb6:	bf00      	nop

20004fb8 <__sfp_lock_acquire>:
20004fb8:	4770      	bx	lr
20004fba:	bf00      	nop

20004fbc <__sfp_lock_release>:
20004fbc:	4770      	bx	lr
20004fbe:	bf00      	nop

20004fc0 <__sinit_lock_acquire>:
20004fc0:	4770      	bx	lr
20004fc2:	bf00      	nop

20004fc4 <__sinit_lock_release>:
20004fc4:	4770      	bx	lr
20004fc6:	bf00      	nop

20004fc8 <__fp_lock>:
20004fc8:	2000      	movs	r0, #0
20004fca:	4770      	bx	lr

20004fcc <__fp_unlock>:
20004fcc:	2000      	movs	r0, #0
20004fce:	4770      	bx	lr

20004fd0 <__fp_unlock_all>:
20004fd0:	f248 3340 	movw	r3, #33600	; 0x8340
20004fd4:	f644 71cd 	movw	r1, #20429	; 0x4fcd
20004fd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004fdc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004fe0:	6818      	ldr	r0, [r3, #0]
20004fe2:	f000 bbc5 	b.w	20005770 <_fwalk>
20004fe6:	bf00      	nop

20004fe8 <__fp_lock_all>:
20004fe8:	f248 3340 	movw	r3, #33600	; 0x8340
20004fec:	f644 71c9 	movw	r1, #20425	; 0x4fc9
20004ff0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ff4:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004ff8:	6818      	ldr	r0, [r3, #0]
20004ffa:	f000 bbb9 	b.w	20005770 <_fwalk>
20004ffe:	bf00      	nop

20005000 <_cleanup_r>:
20005000:	f247 1125 	movw	r1, #28965	; 0x7125
20005004:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005008:	f000 bbb2 	b.w	20005770 <_fwalk>

2000500c <_cleanup>:
2000500c:	f248 03b0 	movw	r3, #32944	; 0x80b0
20005010:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005014:	6818      	ldr	r0, [r3, #0]
20005016:	e7f3      	b.n	20005000 <_cleanup_r>

20005018 <std>:
20005018:	b510      	push	{r4, lr}
2000501a:	4604      	mov	r4, r0
2000501c:	2300      	movs	r3, #0
2000501e:	305c      	adds	r0, #92	; 0x5c
20005020:	81a1      	strh	r1, [r4, #12]
20005022:	4619      	mov	r1, r3
20005024:	81e2      	strh	r2, [r4, #14]
20005026:	2208      	movs	r2, #8
20005028:	6023      	str	r3, [r4, #0]
2000502a:	6063      	str	r3, [r4, #4]
2000502c:	60a3      	str	r3, [r4, #8]
2000502e:	6663      	str	r3, [r4, #100]	; 0x64
20005030:	6123      	str	r3, [r4, #16]
20005032:	6163      	str	r3, [r4, #20]
20005034:	61a3      	str	r3, [r4, #24]
20005036:	f7fd f937 	bl	200022a8 <memset>
2000503a:	f646 50e5 	movw	r0, #28133	; 0x6de5
2000503e:	f646 51a9 	movw	r1, #28073	; 0x6da9
20005042:	f646 5281 	movw	r2, #28033	; 0x6d81
20005046:	f646 5379 	movw	r3, #28025	; 0x6d79
2000504a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000504e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005052:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005056:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000505a:	6260      	str	r0, [r4, #36]	; 0x24
2000505c:	62a1      	str	r1, [r4, #40]	; 0x28
2000505e:	62e2      	str	r2, [r4, #44]	; 0x2c
20005060:	6323      	str	r3, [r4, #48]	; 0x30
20005062:	6224      	str	r4, [r4, #32]
20005064:	bd10      	pop	{r4, pc}
20005066:	bf00      	nop

20005068 <__sfmoreglue>:
20005068:	b570      	push	{r4, r5, r6, lr}
2000506a:	2568      	movs	r5, #104	; 0x68
2000506c:	460e      	mov	r6, r1
2000506e:	fb05 f501 	mul.w	r5, r5, r1
20005072:	f105 010c 	add.w	r1, r5, #12
20005076:	f000 fc59 	bl	2000592c <_malloc_r>
2000507a:	4604      	mov	r4, r0
2000507c:	b148      	cbz	r0, 20005092 <__sfmoreglue+0x2a>
2000507e:	f100 030c 	add.w	r3, r0, #12
20005082:	2100      	movs	r1, #0
20005084:	6046      	str	r6, [r0, #4]
20005086:	462a      	mov	r2, r5
20005088:	4618      	mov	r0, r3
2000508a:	6021      	str	r1, [r4, #0]
2000508c:	60a3      	str	r3, [r4, #8]
2000508e:	f7fd f90b 	bl	200022a8 <memset>
20005092:	4620      	mov	r0, r4
20005094:	bd70      	pop	{r4, r5, r6, pc}
20005096:	bf00      	nop

20005098 <__sfp>:
20005098:	f248 03b0 	movw	r3, #32944	; 0x80b0
2000509c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200050a0:	b570      	push	{r4, r5, r6, lr}
200050a2:	681d      	ldr	r5, [r3, #0]
200050a4:	4606      	mov	r6, r0
200050a6:	69ab      	ldr	r3, [r5, #24]
200050a8:	2b00      	cmp	r3, #0
200050aa:	d02a      	beq.n	20005102 <__sfp+0x6a>
200050ac:	35d8      	adds	r5, #216	; 0xd8
200050ae:	686b      	ldr	r3, [r5, #4]
200050b0:	68ac      	ldr	r4, [r5, #8]
200050b2:	3b01      	subs	r3, #1
200050b4:	d503      	bpl.n	200050be <__sfp+0x26>
200050b6:	e020      	b.n	200050fa <__sfp+0x62>
200050b8:	3468      	adds	r4, #104	; 0x68
200050ba:	3b01      	subs	r3, #1
200050bc:	d41d      	bmi.n	200050fa <__sfp+0x62>
200050be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200050c2:	2a00      	cmp	r2, #0
200050c4:	d1f8      	bne.n	200050b8 <__sfp+0x20>
200050c6:	2500      	movs	r5, #0
200050c8:	f04f 33ff 	mov.w	r3, #4294967295
200050cc:	6665      	str	r5, [r4, #100]	; 0x64
200050ce:	f104 005c 	add.w	r0, r4, #92	; 0x5c
200050d2:	81e3      	strh	r3, [r4, #14]
200050d4:	4629      	mov	r1, r5
200050d6:	f04f 0301 	mov.w	r3, #1
200050da:	6025      	str	r5, [r4, #0]
200050dc:	81a3      	strh	r3, [r4, #12]
200050de:	2208      	movs	r2, #8
200050e0:	60a5      	str	r5, [r4, #8]
200050e2:	6065      	str	r5, [r4, #4]
200050e4:	6125      	str	r5, [r4, #16]
200050e6:	6165      	str	r5, [r4, #20]
200050e8:	61a5      	str	r5, [r4, #24]
200050ea:	f7fd f8dd 	bl	200022a8 <memset>
200050ee:	64e5      	str	r5, [r4, #76]	; 0x4c
200050f0:	6365      	str	r5, [r4, #52]	; 0x34
200050f2:	63a5      	str	r5, [r4, #56]	; 0x38
200050f4:	64a5      	str	r5, [r4, #72]	; 0x48
200050f6:	4620      	mov	r0, r4
200050f8:	bd70      	pop	{r4, r5, r6, pc}
200050fa:	6828      	ldr	r0, [r5, #0]
200050fc:	b128      	cbz	r0, 2000510a <__sfp+0x72>
200050fe:	4605      	mov	r5, r0
20005100:	e7d5      	b.n	200050ae <__sfp+0x16>
20005102:	4628      	mov	r0, r5
20005104:	f000 f80c 	bl	20005120 <__sinit>
20005108:	e7d0      	b.n	200050ac <__sfp+0x14>
2000510a:	4630      	mov	r0, r6
2000510c:	2104      	movs	r1, #4
2000510e:	f7ff ffab 	bl	20005068 <__sfmoreglue>
20005112:	6028      	str	r0, [r5, #0]
20005114:	2800      	cmp	r0, #0
20005116:	d1f2      	bne.n	200050fe <__sfp+0x66>
20005118:	230c      	movs	r3, #12
2000511a:	4604      	mov	r4, r0
2000511c:	6033      	str	r3, [r6, #0]
2000511e:	e7ea      	b.n	200050f6 <__sfp+0x5e>

20005120 <__sinit>:
20005120:	b570      	push	{r4, r5, r6, lr}
20005122:	6986      	ldr	r6, [r0, #24]
20005124:	4604      	mov	r4, r0
20005126:	b106      	cbz	r6, 2000512a <__sinit+0xa>
20005128:	bd70      	pop	{r4, r5, r6, pc}
2000512a:	f245 0301 	movw	r3, #20481	; 0x5001
2000512e:	2501      	movs	r5, #1
20005130:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005134:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20005138:	6283      	str	r3, [r0, #40]	; 0x28
2000513a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000513e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20005142:	6185      	str	r5, [r0, #24]
20005144:	f7ff ffa8 	bl	20005098 <__sfp>
20005148:	6060      	str	r0, [r4, #4]
2000514a:	4620      	mov	r0, r4
2000514c:	f7ff ffa4 	bl	20005098 <__sfp>
20005150:	60a0      	str	r0, [r4, #8]
20005152:	4620      	mov	r0, r4
20005154:	f7ff ffa0 	bl	20005098 <__sfp>
20005158:	4632      	mov	r2, r6
2000515a:	2104      	movs	r1, #4
2000515c:	4623      	mov	r3, r4
2000515e:	60e0      	str	r0, [r4, #12]
20005160:	6860      	ldr	r0, [r4, #4]
20005162:	f7ff ff59 	bl	20005018 <std>
20005166:	462a      	mov	r2, r5
20005168:	68a0      	ldr	r0, [r4, #8]
2000516a:	2109      	movs	r1, #9
2000516c:	4623      	mov	r3, r4
2000516e:	f7ff ff53 	bl	20005018 <std>
20005172:	4623      	mov	r3, r4
20005174:	68e0      	ldr	r0, [r4, #12]
20005176:	2112      	movs	r1, #18
20005178:	2202      	movs	r2, #2
2000517a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000517e:	e74b      	b.n	20005018 <std>

20005180 <_malloc_trim_r>:
20005180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20005182:	f248 4434 	movw	r4, #33844	; 0x8434
20005186:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000518a:	460f      	mov	r7, r1
2000518c:	4605      	mov	r5, r0
2000518e:	f000 ff35 	bl	20005ffc <__malloc_lock>
20005192:	68a3      	ldr	r3, [r4, #8]
20005194:	685e      	ldr	r6, [r3, #4]
20005196:	f026 0603 	bic.w	r6, r6, #3
2000519a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000519e:	330f      	adds	r3, #15
200051a0:	1bdf      	subs	r7, r3, r7
200051a2:	0b3f      	lsrs	r7, r7, #12
200051a4:	3f01      	subs	r7, #1
200051a6:	033f      	lsls	r7, r7, #12
200051a8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200051ac:	db07      	blt.n	200051be <_malloc_trim_r+0x3e>
200051ae:	2100      	movs	r1, #0
200051b0:	4628      	mov	r0, r5
200051b2:	f001 fdcd 	bl	20006d50 <_sbrk_r>
200051b6:	68a3      	ldr	r3, [r4, #8]
200051b8:	18f3      	adds	r3, r6, r3
200051ba:	4283      	cmp	r3, r0
200051bc:	d004      	beq.n	200051c8 <_malloc_trim_r+0x48>
200051be:	4628      	mov	r0, r5
200051c0:	f000 ff1e 	bl	20006000 <__malloc_unlock>
200051c4:	2000      	movs	r0, #0
200051c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200051c8:	4279      	negs	r1, r7
200051ca:	4628      	mov	r0, r5
200051cc:	f001 fdc0 	bl	20006d50 <_sbrk_r>
200051d0:	f1b0 3fff 	cmp.w	r0, #4294967295
200051d4:	d010      	beq.n	200051f8 <_malloc_trim_r+0x78>
200051d6:	68a2      	ldr	r2, [r4, #8]
200051d8:	f648 0354 	movw	r3, #34900	; 0x8854
200051dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051e0:	1bf6      	subs	r6, r6, r7
200051e2:	f046 0601 	orr.w	r6, r6, #1
200051e6:	4628      	mov	r0, r5
200051e8:	6056      	str	r6, [r2, #4]
200051ea:	681a      	ldr	r2, [r3, #0]
200051ec:	1bd7      	subs	r7, r2, r7
200051ee:	601f      	str	r7, [r3, #0]
200051f0:	f000 ff06 	bl	20006000 <__malloc_unlock>
200051f4:	2001      	movs	r0, #1
200051f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200051f8:	2100      	movs	r1, #0
200051fa:	4628      	mov	r0, r5
200051fc:	f001 fda8 	bl	20006d50 <_sbrk_r>
20005200:	68a3      	ldr	r3, [r4, #8]
20005202:	1ac2      	subs	r2, r0, r3
20005204:	2a0f      	cmp	r2, #15
20005206:	ddda      	ble.n	200051be <_malloc_trim_r+0x3e>
20005208:	f648 043c 	movw	r4, #34876	; 0x883c
2000520c:	f648 0154 	movw	r1, #34900	; 0x8854
20005210:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005214:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005218:	f042 0201 	orr.w	r2, r2, #1
2000521c:	6824      	ldr	r4, [r4, #0]
2000521e:	1b00      	subs	r0, r0, r4
20005220:	6008      	str	r0, [r1, #0]
20005222:	605a      	str	r2, [r3, #4]
20005224:	e7cb      	b.n	200051be <_malloc_trim_r+0x3e>
20005226:	bf00      	nop

20005228 <_free_r>:
20005228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000522c:	4605      	mov	r5, r0
2000522e:	460c      	mov	r4, r1
20005230:	2900      	cmp	r1, #0
20005232:	f000 8088 	beq.w	20005346 <_free_r+0x11e>
20005236:	f000 fee1 	bl	20005ffc <__malloc_lock>
2000523a:	f1a4 0208 	sub.w	r2, r4, #8
2000523e:	f248 4034 	movw	r0, #33844	; 0x8434
20005242:	6856      	ldr	r6, [r2, #4]
20005244:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005248:	f026 0301 	bic.w	r3, r6, #1
2000524c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20005250:	18d1      	adds	r1, r2, r3
20005252:	458c      	cmp	ip, r1
20005254:	684f      	ldr	r7, [r1, #4]
20005256:	f027 0703 	bic.w	r7, r7, #3
2000525a:	f000 8095 	beq.w	20005388 <_free_r+0x160>
2000525e:	f016 0601 	ands.w	r6, r6, #1
20005262:	604f      	str	r7, [r1, #4]
20005264:	d05f      	beq.n	20005326 <_free_r+0xfe>
20005266:	2600      	movs	r6, #0
20005268:	19cc      	adds	r4, r1, r7
2000526a:	6864      	ldr	r4, [r4, #4]
2000526c:	f014 0f01 	tst.w	r4, #1
20005270:	d106      	bne.n	20005280 <_free_r+0x58>
20005272:	19db      	adds	r3, r3, r7
20005274:	2e00      	cmp	r6, #0
20005276:	d07a      	beq.n	2000536e <_free_r+0x146>
20005278:	688c      	ldr	r4, [r1, #8]
2000527a:	68c9      	ldr	r1, [r1, #12]
2000527c:	608c      	str	r4, [r1, #8]
2000527e:	60e1      	str	r1, [r4, #12]
20005280:	f043 0101 	orr.w	r1, r3, #1
20005284:	50d3      	str	r3, [r2, r3]
20005286:	6051      	str	r1, [r2, #4]
20005288:	2e00      	cmp	r6, #0
2000528a:	d147      	bne.n	2000531c <_free_r+0xf4>
2000528c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20005290:	d35b      	bcc.n	2000534a <_free_r+0x122>
20005292:	0a59      	lsrs	r1, r3, #9
20005294:	2904      	cmp	r1, #4
20005296:	bf9e      	ittt	ls
20005298:	ea4f 1c93 	movls.w	ip, r3, lsr #6
2000529c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
200052a0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200052a4:	d928      	bls.n	200052f8 <_free_r+0xd0>
200052a6:	2914      	cmp	r1, #20
200052a8:	bf9c      	itt	ls
200052aa:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
200052ae:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200052b2:	d921      	bls.n	200052f8 <_free_r+0xd0>
200052b4:	2954      	cmp	r1, #84	; 0x54
200052b6:	bf9e      	ittt	ls
200052b8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200052bc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200052c0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200052c4:	d918      	bls.n	200052f8 <_free_r+0xd0>
200052c6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200052ca:	bf9e      	ittt	ls
200052cc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200052d0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
200052d4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200052d8:	d90e      	bls.n	200052f8 <_free_r+0xd0>
200052da:	f240 5c54 	movw	ip, #1364	; 0x554
200052de:	4561      	cmp	r1, ip
200052e0:	bf95      	itete	ls
200052e2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200052e6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200052ea:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200052ee:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200052f2:	bf98      	it	ls
200052f4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200052f8:	1904      	adds	r4, r0, r4
200052fa:	68a1      	ldr	r1, [r4, #8]
200052fc:	42a1      	cmp	r1, r4
200052fe:	d103      	bne.n	20005308 <_free_r+0xe0>
20005300:	e064      	b.n	200053cc <_free_r+0x1a4>
20005302:	6889      	ldr	r1, [r1, #8]
20005304:	428c      	cmp	r4, r1
20005306:	d004      	beq.n	20005312 <_free_r+0xea>
20005308:	6848      	ldr	r0, [r1, #4]
2000530a:	f020 0003 	bic.w	r0, r0, #3
2000530e:	4283      	cmp	r3, r0
20005310:	d3f7      	bcc.n	20005302 <_free_r+0xda>
20005312:	68cb      	ldr	r3, [r1, #12]
20005314:	60d3      	str	r3, [r2, #12]
20005316:	6091      	str	r1, [r2, #8]
20005318:	60ca      	str	r2, [r1, #12]
2000531a:	609a      	str	r2, [r3, #8]
2000531c:	4628      	mov	r0, r5
2000531e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20005322:	f000 be6d 	b.w	20006000 <__malloc_unlock>
20005326:	f854 4c08 	ldr.w	r4, [r4, #-8]
2000532a:	f100 0c08 	add.w	ip, r0, #8
2000532e:	1b12      	subs	r2, r2, r4
20005330:	191b      	adds	r3, r3, r4
20005332:	6894      	ldr	r4, [r2, #8]
20005334:	4564      	cmp	r4, ip
20005336:	d047      	beq.n	200053c8 <_free_r+0x1a0>
20005338:	f8d2 c00c 	ldr.w	ip, [r2, #12]
2000533c:	f8cc 4008 	str.w	r4, [ip, #8]
20005340:	f8c4 c00c 	str.w	ip, [r4, #12]
20005344:	e790      	b.n	20005268 <_free_r+0x40>
20005346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000534a:	08db      	lsrs	r3, r3, #3
2000534c:	f04f 0c01 	mov.w	ip, #1
20005350:	6846      	ldr	r6, [r0, #4]
20005352:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20005356:	109b      	asrs	r3, r3, #2
20005358:	fa0c f303 	lsl.w	r3, ip, r3
2000535c:	60d1      	str	r1, [r2, #12]
2000535e:	688c      	ldr	r4, [r1, #8]
20005360:	ea46 0303 	orr.w	r3, r6, r3
20005364:	6043      	str	r3, [r0, #4]
20005366:	6094      	str	r4, [r2, #8]
20005368:	60e2      	str	r2, [r4, #12]
2000536a:	608a      	str	r2, [r1, #8]
2000536c:	e7d6      	b.n	2000531c <_free_r+0xf4>
2000536e:	688c      	ldr	r4, [r1, #8]
20005370:	4f1c      	ldr	r7, [pc, #112]	; (200053e4 <_free_r+0x1bc>)
20005372:	42bc      	cmp	r4, r7
20005374:	d181      	bne.n	2000527a <_free_r+0x52>
20005376:	50d3      	str	r3, [r2, r3]
20005378:	f043 0301 	orr.w	r3, r3, #1
2000537c:	60e2      	str	r2, [r4, #12]
2000537e:	60a2      	str	r2, [r4, #8]
20005380:	6053      	str	r3, [r2, #4]
20005382:	6094      	str	r4, [r2, #8]
20005384:	60d4      	str	r4, [r2, #12]
20005386:	e7c9      	b.n	2000531c <_free_r+0xf4>
20005388:	18fb      	adds	r3, r7, r3
2000538a:	f016 0f01 	tst.w	r6, #1
2000538e:	d107      	bne.n	200053a0 <_free_r+0x178>
20005390:	f854 1c08 	ldr.w	r1, [r4, #-8]
20005394:	1a52      	subs	r2, r2, r1
20005396:	185b      	adds	r3, r3, r1
20005398:	68d4      	ldr	r4, [r2, #12]
2000539a:	6891      	ldr	r1, [r2, #8]
2000539c:	60a1      	str	r1, [r4, #8]
2000539e:	60cc      	str	r4, [r1, #12]
200053a0:	f648 0140 	movw	r1, #34880	; 0x8840
200053a4:	6082      	str	r2, [r0, #8]
200053a6:	f2c2 0100 	movt	r1, #8192	; 0x2000
200053aa:	f043 0001 	orr.w	r0, r3, #1
200053ae:	6050      	str	r0, [r2, #4]
200053b0:	680a      	ldr	r2, [r1, #0]
200053b2:	4293      	cmp	r3, r2
200053b4:	d3b2      	bcc.n	2000531c <_free_r+0xf4>
200053b6:	f648 0350 	movw	r3, #34896	; 0x8850
200053ba:	4628      	mov	r0, r5
200053bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200053c0:	6819      	ldr	r1, [r3, #0]
200053c2:	f7ff fedd 	bl	20005180 <_malloc_trim_r>
200053c6:	e7a9      	b.n	2000531c <_free_r+0xf4>
200053c8:	2601      	movs	r6, #1
200053ca:	e74d      	b.n	20005268 <_free_r+0x40>
200053cc:	2601      	movs	r6, #1
200053ce:	6844      	ldr	r4, [r0, #4]
200053d0:	ea4f 0cac 	mov.w	ip, ip, asr #2
200053d4:	460b      	mov	r3, r1
200053d6:	fa06 fc0c 	lsl.w	ip, r6, ip
200053da:	ea44 040c 	orr.w	r4, r4, ip
200053de:	6044      	str	r4, [r0, #4]
200053e0:	e798      	b.n	20005314 <_free_r+0xec>
200053e2:	bf00      	nop
200053e4:	2000843c 	.word	0x2000843c

200053e8 <__sfvwrite_r>:
200053e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200053ec:	6893      	ldr	r3, [r2, #8]
200053ee:	b085      	sub	sp, #20
200053f0:	4690      	mov	r8, r2
200053f2:	460c      	mov	r4, r1
200053f4:	9003      	str	r0, [sp, #12]
200053f6:	2b00      	cmp	r3, #0
200053f8:	d064      	beq.n	200054c4 <__sfvwrite_r+0xdc>
200053fa:	8988      	ldrh	r0, [r1, #12]
200053fc:	fa1f fa80 	uxth.w	sl, r0
20005400:	f01a 0f08 	tst.w	sl, #8
20005404:	f000 80a0 	beq.w	20005548 <__sfvwrite_r+0x160>
20005408:	690b      	ldr	r3, [r1, #16]
2000540a:	2b00      	cmp	r3, #0
2000540c:	f000 809c 	beq.w	20005548 <__sfvwrite_r+0x160>
20005410:	f01a 0b02 	ands.w	fp, sl, #2
20005414:	f8d8 5000 	ldr.w	r5, [r8]
20005418:	bf1c      	itt	ne
2000541a:	f04f 0a00 	movne.w	sl, #0
2000541e:	4657      	movne	r7, sl
20005420:	d136      	bne.n	20005490 <__sfvwrite_r+0xa8>
20005422:	f01a 0a01 	ands.w	sl, sl, #1
20005426:	bf1d      	ittte	ne
20005428:	46dc      	movne	ip, fp
2000542a:	46d9      	movne	r9, fp
2000542c:	465f      	movne	r7, fp
2000542e:	4656      	moveq	r6, sl
20005430:	d152      	bne.n	200054d8 <__sfvwrite_r+0xf0>
20005432:	b326      	cbz	r6, 2000547e <__sfvwrite_r+0x96>
20005434:	b280      	uxth	r0, r0
20005436:	68a7      	ldr	r7, [r4, #8]
20005438:	f410 7f00 	tst.w	r0, #512	; 0x200
2000543c:	f000 808f 	beq.w	2000555e <__sfvwrite_r+0x176>
20005440:	42be      	cmp	r6, r7
20005442:	46bb      	mov	fp, r7
20005444:	f080 80a7 	bcs.w	20005596 <__sfvwrite_r+0x1ae>
20005448:	6820      	ldr	r0, [r4, #0]
2000544a:	4637      	mov	r7, r6
2000544c:	46b3      	mov	fp, r6
2000544e:	465a      	mov	r2, fp
20005450:	4651      	mov	r1, sl
20005452:	f000 fd77 	bl	20005f44 <memmove>
20005456:	68a2      	ldr	r2, [r4, #8]
20005458:	6823      	ldr	r3, [r4, #0]
2000545a:	46b1      	mov	r9, r6
2000545c:	1bd7      	subs	r7, r2, r7
2000545e:	60a7      	str	r7, [r4, #8]
20005460:	4637      	mov	r7, r6
20005462:	445b      	add	r3, fp
20005464:	6023      	str	r3, [r4, #0]
20005466:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000546a:	ebc9 0606 	rsb	r6, r9, r6
2000546e:	44ca      	add	sl, r9
20005470:	1bdf      	subs	r7, r3, r7
20005472:	f8c8 7008 	str.w	r7, [r8, #8]
20005476:	b32f      	cbz	r7, 200054c4 <__sfvwrite_r+0xdc>
20005478:	89a0      	ldrh	r0, [r4, #12]
2000547a:	2e00      	cmp	r6, #0
2000547c:	d1da      	bne.n	20005434 <__sfvwrite_r+0x4c>
2000547e:	f8d5 a000 	ldr.w	sl, [r5]
20005482:	686e      	ldr	r6, [r5, #4]
20005484:	3508      	adds	r5, #8
20005486:	e7d4      	b.n	20005432 <__sfvwrite_r+0x4a>
20005488:	f8d5 a000 	ldr.w	sl, [r5]
2000548c:	686f      	ldr	r7, [r5, #4]
2000548e:	3508      	adds	r5, #8
20005490:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20005494:	bf34      	ite	cc
20005496:	463b      	movcc	r3, r7
20005498:	f44f 6380 	movcs.w	r3, #1024	; 0x400
2000549c:	4652      	mov	r2, sl
2000549e:	9803      	ldr	r0, [sp, #12]
200054a0:	2f00      	cmp	r7, #0
200054a2:	d0f1      	beq.n	20005488 <__sfvwrite_r+0xa0>
200054a4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200054a6:	6a21      	ldr	r1, [r4, #32]
200054a8:	47b0      	blx	r6
200054aa:	2800      	cmp	r0, #0
200054ac:	4482      	add	sl, r0
200054ae:	ebc0 0707 	rsb	r7, r0, r7
200054b2:	f340 80ec 	ble.w	2000568e <__sfvwrite_r+0x2a6>
200054b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
200054ba:	1a18      	subs	r0, r3, r0
200054bc:	f8c8 0008 	str.w	r0, [r8, #8]
200054c0:	2800      	cmp	r0, #0
200054c2:	d1e5      	bne.n	20005490 <__sfvwrite_r+0xa8>
200054c4:	2000      	movs	r0, #0
200054c6:	b005      	add	sp, #20
200054c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200054cc:	f8d5 9000 	ldr.w	r9, [r5]
200054d0:	f04f 0c00 	mov.w	ip, #0
200054d4:	686f      	ldr	r7, [r5, #4]
200054d6:	3508      	adds	r5, #8
200054d8:	2f00      	cmp	r7, #0
200054da:	d0f7      	beq.n	200054cc <__sfvwrite_r+0xe4>
200054dc:	f1bc 0f00 	cmp.w	ip, #0
200054e0:	f000 80b5 	beq.w	2000564e <__sfvwrite_r+0x266>
200054e4:	6963      	ldr	r3, [r4, #20]
200054e6:	45bb      	cmp	fp, r7
200054e8:	bf34      	ite	cc
200054ea:	46da      	movcc	sl, fp
200054ec:	46ba      	movcs	sl, r7
200054ee:	68a6      	ldr	r6, [r4, #8]
200054f0:	6820      	ldr	r0, [r4, #0]
200054f2:	6922      	ldr	r2, [r4, #16]
200054f4:	199e      	adds	r6, r3, r6
200054f6:	4290      	cmp	r0, r2
200054f8:	bf94      	ite	ls
200054fa:	2200      	movls	r2, #0
200054fc:	2201      	movhi	r2, #1
200054fe:	45b2      	cmp	sl, r6
20005500:	bfd4      	ite	le
20005502:	2200      	movle	r2, #0
20005504:	f002 0201 	andgt.w	r2, r2, #1
20005508:	2a00      	cmp	r2, #0
2000550a:	f040 80ae 	bne.w	2000566a <__sfvwrite_r+0x282>
2000550e:	459a      	cmp	sl, r3
20005510:	f2c0 8082 	blt.w	20005618 <__sfvwrite_r+0x230>
20005514:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20005516:	464a      	mov	r2, r9
20005518:	f8cd c004 	str.w	ip, [sp, #4]
2000551c:	9803      	ldr	r0, [sp, #12]
2000551e:	6a21      	ldr	r1, [r4, #32]
20005520:	47b0      	blx	r6
20005522:	f8dd c004 	ldr.w	ip, [sp, #4]
20005526:	1e06      	subs	r6, r0, #0
20005528:	f340 80b1 	ble.w	2000568e <__sfvwrite_r+0x2a6>
2000552c:	ebbb 0b06 	subs.w	fp, fp, r6
20005530:	f000 8086 	beq.w	20005640 <__sfvwrite_r+0x258>
20005534:	f8d8 3008 	ldr.w	r3, [r8, #8]
20005538:	44b1      	add	r9, r6
2000553a:	1bbf      	subs	r7, r7, r6
2000553c:	1b9e      	subs	r6, r3, r6
2000553e:	f8c8 6008 	str.w	r6, [r8, #8]
20005542:	2e00      	cmp	r6, #0
20005544:	d1c8      	bne.n	200054d8 <__sfvwrite_r+0xf0>
20005546:	e7bd      	b.n	200054c4 <__sfvwrite_r+0xdc>
20005548:	9803      	ldr	r0, [sp, #12]
2000554a:	4621      	mov	r1, r4
2000554c:	f7fe fc18 	bl	20003d80 <__swsetup_r>
20005550:	2800      	cmp	r0, #0
20005552:	f040 80d4 	bne.w	200056fe <__sfvwrite_r+0x316>
20005556:	89a0      	ldrh	r0, [r4, #12]
20005558:	fa1f fa80 	uxth.w	sl, r0
2000555c:	e758      	b.n	20005410 <__sfvwrite_r+0x28>
2000555e:	6820      	ldr	r0, [r4, #0]
20005560:	46b9      	mov	r9, r7
20005562:	6923      	ldr	r3, [r4, #16]
20005564:	4298      	cmp	r0, r3
20005566:	bf94      	ite	ls
20005568:	2300      	movls	r3, #0
2000556a:	2301      	movhi	r3, #1
2000556c:	42b7      	cmp	r7, r6
2000556e:	bf2c      	ite	cs
20005570:	2300      	movcs	r3, #0
20005572:	f003 0301 	andcc.w	r3, r3, #1
20005576:	2b00      	cmp	r3, #0
20005578:	f040 809d 	bne.w	200056b6 <__sfvwrite_r+0x2ce>
2000557c:	6963      	ldr	r3, [r4, #20]
2000557e:	429e      	cmp	r6, r3
20005580:	f0c0 808c 	bcc.w	2000569c <__sfvwrite_r+0x2b4>
20005584:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20005586:	4652      	mov	r2, sl
20005588:	9803      	ldr	r0, [sp, #12]
2000558a:	6a21      	ldr	r1, [r4, #32]
2000558c:	47b8      	blx	r7
2000558e:	1e07      	subs	r7, r0, #0
20005590:	dd7d      	ble.n	2000568e <__sfvwrite_r+0x2a6>
20005592:	46b9      	mov	r9, r7
20005594:	e767      	b.n	20005466 <__sfvwrite_r+0x7e>
20005596:	f410 6f90 	tst.w	r0, #1152	; 0x480
2000559a:	bf08      	it	eq
2000559c:	6820      	ldreq	r0, [r4, #0]
2000559e:	f43f af56 	beq.w	2000544e <__sfvwrite_r+0x66>
200055a2:	6962      	ldr	r2, [r4, #20]
200055a4:	6921      	ldr	r1, [r4, #16]
200055a6:	6823      	ldr	r3, [r4, #0]
200055a8:	eb02 0942 	add.w	r9, r2, r2, lsl #1
200055ac:	1a5b      	subs	r3, r3, r1
200055ae:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
200055b2:	f103 0c01 	add.w	ip, r3, #1
200055b6:	44b4      	add	ip, r6
200055b8:	ea4f 0969 	mov.w	r9, r9, asr #1
200055bc:	45e1      	cmp	r9, ip
200055be:	464a      	mov	r2, r9
200055c0:	bf3c      	itt	cc
200055c2:	46e1      	movcc	r9, ip
200055c4:	464a      	movcc	r2, r9
200055c6:	f410 6f80 	tst.w	r0, #1024	; 0x400
200055ca:	f000 8083 	beq.w	200056d4 <__sfvwrite_r+0x2ec>
200055ce:	4611      	mov	r1, r2
200055d0:	9803      	ldr	r0, [sp, #12]
200055d2:	9302      	str	r3, [sp, #8]
200055d4:	f000 f9aa 	bl	2000592c <_malloc_r>
200055d8:	9b02      	ldr	r3, [sp, #8]
200055da:	2800      	cmp	r0, #0
200055dc:	f000 8099 	beq.w	20005712 <__sfvwrite_r+0x32a>
200055e0:	461a      	mov	r2, r3
200055e2:	6921      	ldr	r1, [r4, #16]
200055e4:	9302      	str	r3, [sp, #8]
200055e6:	9001      	str	r0, [sp, #4]
200055e8:	f7fc fd96 	bl	20002118 <memcpy>
200055ec:	89a2      	ldrh	r2, [r4, #12]
200055ee:	9b02      	ldr	r3, [sp, #8]
200055f0:	f8dd c004 	ldr.w	ip, [sp, #4]
200055f4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200055f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200055fc:	81a2      	strh	r2, [r4, #12]
200055fe:	ebc3 0209 	rsb	r2, r3, r9
20005602:	eb0c 0003 	add.w	r0, ip, r3
20005606:	4637      	mov	r7, r6
20005608:	46b3      	mov	fp, r6
2000560a:	60a2      	str	r2, [r4, #8]
2000560c:	f8c4 c010 	str.w	ip, [r4, #16]
20005610:	6020      	str	r0, [r4, #0]
20005612:	f8c4 9014 	str.w	r9, [r4, #20]
20005616:	e71a      	b.n	2000544e <__sfvwrite_r+0x66>
20005618:	4652      	mov	r2, sl
2000561a:	4649      	mov	r1, r9
2000561c:	4656      	mov	r6, sl
2000561e:	f8cd c004 	str.w	ip, [sp, #4]
20005622:	f000 fc8f 	bl	20005f44 <memmove>
20005626:	68a2      	ldr	r2, [r4, #8]
20005628:	6823      	ldr	r3, [r4, #0]
2000562a:	ebbb 0b06 	subs.w	fp, fp, r6
2000562e:	ebca 0202 	rsb	r2, sl, r2
20005632:	f8dd c004 	ldr.w	ip, [sp, #4]
20005636:	4453      	add	r3, sl
20005638:	60a2      	str	r2, [r4, #8]
2000563a:	6023      	str	r3, [r4, #0]
2000563c:	f47f af7a 	bne.w	20005534 <__sfvwrite_r+0x14c>
20005640:	9803      	ldr	r0, [sp, #12]
20005642:	4621      	mov	r1, r4
20005644:	f7ff fbfc 	bl	20004e40 <_fflush_r>
20005648:	bb08      	cbnz	r0, 2000568e <__sfvwrite_r+0x2a6>
2000564a:	46dc      	mov	ip, fp
2000564c:	e772      	b.n	20005534 <__sfvwrite_r+0x14c>
2000564e:	4648      	mov	r0, r9
20005650:	210a      	movs	r1, #10
20005652:	463a      	mov	r2, r7
20005654:	f000 fc3c 	bl	20005ed0 <memchr>
20005658:	2800      	cmp	r0, #0
2000565a:	d04b      	beq.n	200056f4 <__sfvwrite_r+0x30c>
2000565c:	f100 0b01 	add.w	fp, r0, #1
20005660:	f04f 0c01 	mov.w	ip, #1
20005664:	ebc9 0b0b 	rsb	fp, r9, fp
20005668:	e73c      	b.n	200054e4 <__sfvwrite_r+0xfc>
2000566a:	4649      	mov	r1, r9
2000566c:	4632      	mov	r2, r6
2000566e:	f8cd c004 	str.w	ip, [sp, #4]
20005672:	f000 fc67 	bl	20005f44 <memmove>
20005676:	6823      	ldr	r3, [r4, #0]
20005678:	4621      	mov	r1, r4
2000567a:	9803      	ldr	r0, [sp, #12]
2000567c:	199b      	adds	r3, r3, r6
2000567e:	6023      	str	r3, [r4, #0]
20005680:	f7ff fbde 	bl	20004e40 <_fflush_r>
20005684:	f8dd c004 	ldr.w	ip, [sp, #4]
20005688:	2800      	cmp	r0, #0
2000568a:	f43f af4f 	beq.w	2000552c <__sfvwrite_r+0x144>
2000568e:	89a3      	ldrh	r3, [r4, #12]
20005690:	f04f 30ff 	mov.w	r0, #4294967295
20005694:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005698:	81a3      	strh	r3, [r4, #12]
2000569a:	e714      	b.n	200054c6 <__sfvwrite_r+0xde>
2000569c:	4632      	mov	r2, r6
2000569e:	4651      	mov	r1, sl
200056a0:	f000 fc50 	bl	20005f44 <memmove>
200056a4:	68a2      	ldr	r2, [r4, #8]
200056a6:	6823      	ldr	r3, [r4, #0]
200056a8:	4637      	mov	r7, r6
200056aa:	1b92      	subs	r2, r2, r6
200056ac:	46b1      	mov	r9, r6
200056ae:	199b      	adds	r3, r3, r6
200056b0:	60a2      	str	r2, [r4, #8]
200056b2:	6023      	str	r3, [r4, #0]
200056b4:	e6d7      	b.n	20005466 <__sfvwrite_r+0x7e>
200056b6:	4651      	mov	r1, sl
200056b8:	463a      	mov	r2, r7
200056ba:	f000 fc43 	bl	20005f44 <memmove>
200056be:	6823      	ldr	r3, [r4, #0]
200056c0:	9803      	ldr	r0, [sp, #12]
200056c2:	4621      	mov	r1, r4
200056c4:	19db      	adds	r3, r3, r7
200056c6:	6023      	str	r3, [r4, #0]
200056c8:	f7ff fbba 	bl	20004e40 <_fflush_r>
200056cc:	2800      	cmp	r0, #0
200056ce:	f43f aeca 	beq.w	20005466 <__sfvwrite_r+0x7e>
200056d2:	e7dc      	b.n	2000568e <__sfvwrite_r+0x2a6>
200056d4:	9803      	ldr	r0, [sp, #12]
200056d6:	9302      	str	r3, [sp, #8]
200056d8:	f001 f940 	bl	2000695c <_realloc_r>
200056dc:	9b02      	ldr	r3, [sp, #8]
200056de:	4684      	mov	ip, r0
200056e0:	2800      	cmp	r0, #0
200056e2:	d18c      	bne.n	200055fe <__sfvwrite_r+0x216>
200056e4:	6921      	ldr	r1, [r4, #16]
200056e6:	9803      	ldr	r0, [sp, #12]
200056e8:	f7ff fd9e 	bl	20005228 <_free_r>
200056ec:	9903      	ldr	r1, [sp, #12]
200056ee:	230c      	movs	r3, #12
200056f0:	600b      	str	r3, [r1, #0]
200056f2:	e7cc      	b.n	2000568e <__sfvwrite_r+0x2a6>
200056f4:	f107 0b01 	add.w	fp, r7, #1
200056f8:	f04f 0c01 	mov.w	ip, #1
200056fc:	e6f2      	b.n	200054e4 <__sfvwrite_r+0xfc>
200056fe:	9903      	ldr	r1, [sp, #12]
20005700:	2209      	movs	r2, #9
20005702:	89a3      	ldrh	r3, [r4, #12]
20005704:	f04f 30ff 	mov.w	r0, #4294967295
20005708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000570c:	600a      	str	r2, [r1, #0]
2000570e:	81a3      	strh	r3, [r4, #12]
20005710:	e6d9      	b.n	200054c6 <__sfvwrite_r+0xde>
20005712:	9a03      	ldr	r2, [sp, #12]
20005714:	230c      	movs	r3, #12
20005716:	6013      	str	r3, [r2, #0]
20005718:	e7b9      	b.n	2000568e <__sfvwrite_r+0x2a6>
2000571a:	bf00      	nop

2000571c <_fwalk_reent>:
2000571c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20005720:	4607      	mov	r7, r0
20005722:	468a      	mov	sl, r1
20005724:	f7ff fc48 	bl	20004fb8 <__sfp_lock_acquire>
20005728:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
2000572c:	bf08      	it	eq
2000572e:	46b0      	moveq	r8, r6
20005730:	d018      	beq.n	20005764 <_fwalk_reent+0x48>
20005732:	f04f 0800 	mov.w	r8, #0
20005736:	6875      	ldr	r5, [r6, #4]
20005738:	68b4      	ldr	r4, [r6, #8]
2000573a:	3d01      	subs	r5, #1
2000573c:	d40f      	bmi.n	2000575e <_fwalk_reent+0x42>
2000573e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005742:	b14b      	cbz	r3, 20005758 <_fwalk_reent+0x3c>
20005744:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005748:	4621      	mov	r1, r4
2000574a:	4638      	mov	r0, r7
2000574c:	f1b3 3fff 	cmp.w	r3, #4294967295
20005750:	d002      	beq.n	20005758 <_fwalk_reent+0x3c>
20005752:	47d0      	blx	sl
20005754:	ea48 0800 	orr.w	r8, r8, r0
20005758:	3468      	adds	r4, #104	; 0x68
2000575a:	3d01      	subs	r5, #1
2000575c:	d5ef      	bpl.n	2000573e <_fwalk_reent+0x22>
2000575e:	6836      	ldr	r6, [r6, #0]
20005760:	2e00      	cmp	r6, #0
20005762:	d1e8      	bne.n	20005736 <_fwalk_reent+0x1a>
20005764:	f7ff fc2a 	bl	20004fbc <__sfp_lock_release>
20005768:	4640      	mov	r0, r8
2000576a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000576e:	bf00      	nop

20005770 <_fwalk>:
20005770:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005774:	4606      	mov	r6, r0
20005776:	4688      	mov	r8, r1
20005778:	f7ff fc1e 	bl	20004fb8 <__sfp_lock_acquire>
2000577c:	36d8      	adds	r6, #216	; 0xd8
2000577e:	bf08      	it	eq
20005780:	4637      	moveq	r7, r6
20005782:	d015      	beq.n	200057b0 <_fwalk+0x40>
20005784:	2700      	movs	r7, #0
20005786:	6875      	ldr	r5, [r6, #4]
20005788:	68b4      	ldr	r4, [r6, #8]
2000578a:	3d01      	subs	r5, #1
2000578c:	d40d      	bmi.n	200057aa <_fwalk+0x3a>
2000578e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20005792:	b13b      	cbz	r3, 200057a4 <_fwalk+0x34>
20005794:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005798:	4620      	mov	r0, r4
2000579a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000579e:	d001      	beq.n	200057a4 <_fwalk+0x34>
200057a0:	47c0      	blx	r8
200057a2:	4307      	orrs	r7, r0
200057a4:	3468      	adds	r4, #104	; 0x68
200057a6:	3d01      	subs	r5, #1
200057a8:	d5f1      	bpl.n	2000578e <_fwalk+0x1e>
200057aa:	6836      	ldr	r6, [r6, #0]
200057ac:	2e00      	cmp	r6, #0
200057ae:	d1ea      	bne.n	20005786 <_fwalk+0x16>
200057b0:	f7ff fc04 	bl	20004fbc <__sfp_lock_release>
200057b4:	4638      	mov	r0, r7
200057b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200057ba:	bf00      	nop

200057bc <__locale_charset>:
200057bc:	f248 138c 	movw	r3, #33164	; 0x818c
200057c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200057c4:	6818      	ldr	r0, [r3, #0]
200057c6:	4770      	bx	lr

200057c8 <_localeconv_r>:
200057c8:	4800      	ldr	r0, [pc, #0]	; (200057cc <_localeconv_r+0x4>)
200057ca:	4770      	bx	lr
200057cc:	20008190 	.word	0x20008190

200057d0 <localeconv>:
200057d0:	4800      	ldr	r0, [pc, #0]	; (200057d4 <localeconv+0x4>)
200057d2:	4770      	bx	lr
200057d4:	20008190 	.word	0x20008190

200057d8 <_setlocale_r>:
200057d8:	b570      	push	{r4, r5, r6, lr}
200057da:	4605      	mov	r5, r0
200057dc:	460e      	mov	r6, r1
200057de:	4614      	mov	r4, r2
200057e0:	b172      	cbz	r2, 20005800 <_setlocale_r+0x28>
200057e2:	f248 01b4 	movw	r1, #32948	; 0x80b4
200057e6:	4610      	mov	r0, r2
200057e8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200057ec:	f001 fb0c 	bl	20006e08 <strcmp>
200057f0:	b958      	cbnz	r0, 2000580a <_setlocale_r+0x32>
200057f2:	f248 00b4 	movw	r0, #32948	; 0x80b4
200057f6:	622c      	str	r4, [r5, #32]
200057f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200057fc:	61ee      	str	r6, [r5, #28]
200057fe:	bd70      	pop	{r4, r5, r6, pc}
20005800:	f248 00b4 	movw	r0, #32948	; 0x80b4
20005804:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005808:	bd70      	pop	{r4, r5, r6, pc}
2000580a:	f248 01e8 	movw	r1, #33000	; 0x80e8
2000580e:	4620      	mov	r0, r4
20005810:	f2c2 0100 	movt	r1, #8192	; 0x2000
20005814:	f001 faf8 	bl	20006e08 <strcmp>
20005818:	2800      	cmp	r0, #0
2000581a:	d0ea      	beq.n	200057f2 <_setlocale_r+0x1a>
2000581c:	2000      	movs	r0, #0
2000581e:	bd70      	pop	{r4, r5, r6, pc}

20005820 <setlocale>:
20005820:	f248 3340 	movw	r3, #33600	; 0x8340
20005824:	460a      	mov	r2, r1
20005826:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000582a:	4601      	mov	r1, r0
2000582c:	6818      	ldr	r0, [r3, #0]
2000582e:	e7d3      	b.n	200057d8 <_setlocale_r>

20005830 <__smakebuf_r>:
20005830:	898b      	ldrh	r3, [r1, #12]
20005832:	b5f0      	push	{r4, r5, r6, r7, lr}
20005834:	460c      	mov	r4, r1
20005836:	b29a      	uxth	r2, r3
20005838:	b091      	sub	sp, #68	; 0x44
2000583a:	f012 0f02 	tst.w	r2, #2
2000583e:	4605      	mov	r5, r0
20005840:	d141      	bne.n	200058c6 <__smakebuf_r+0x96>
20005842:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20005846:	2900      	cmp	r1, #0
20005848:	db18      	blt.n	2000587c <__smakebuf_r+0x4c>
2000584a:	aa01      	add	r2, sp, #4
2000584c:	f001 fc72 	bl	20007134 <_fstat_r>
20005850:	2800      	cmp	r0, #0
20005852:	db11      	blt.n	20005878 <__smakebuf_r+0x48>
20005854:	9b02      	ldr	r3, [sp, #8]
20005856:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
2000585a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
2000585e:	bf14      	ite	ne
20005860:	2700      	movne	r7, #0
20005862:	2701      	moveq	r7, #1
20005864:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20005868:	d040      	beq.n	200058ec <__smakebuf_r+0xbc>
2000586a:	89a3      	ldrh	r3, [r4, #12]
2000586c:	f44f 6680 	mov.w	r6, #1024	; 0x400
20005870:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005874:	81a3      	strh	r3, [r4, #12]
20005876:	e00b      	b.n	20005890 <__smakebuf_r+0x60>
20005878:	89a3      	ldrh	r3, [r4, #12]
2000587a:	b29a      	uxth	r2, r3
2000587c:	f012 0f80 	tst.w	r2, #128	; 0x80
20005880:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20005884:	bf0c      	ite	eq
20005886:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000588a:	2640      	movne	r6, #64	; 0x40
2000588c:	2700      	movs	r7, #0
2000588e:	81a3      	strh	r3, [r4, #12]
20005890:	4628      	mov	r0, r5
20005892:	4631      	mov	r1, r6
20005894:	f000 f84a 	bl	2000592c <_malloc_r>
20005898:	b170      	cbz	r0, 200058b8 <__smakebuf_r+0x88>
2000589a:	89a1      	ldrh	r1, [r4, #12]
2000589c:	f245 0201 	movw	r2, #20481	; 0x5001
200058a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200058a4:	6120      	str	r0, [r4, #16]
200058a6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
200058aa:	6166      	str	r6, [r4, #20]
200058ac:	62aa      	str	r2, [r5, #40]	; 0x28
200058ae:	81a1      	strh	r1, [r4, #12]
200058b0:	6020      	str	r0, [r4, #0]
200058b2:	b97f      	cbnz	r7, 200058d4 <__smakebuf_r+0xa4>
200058b4:	b011      	add	sp, #68	; 0x44
200058b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
200058b8:	89a3      	ldrh	r3, [r4, #12]
200058ba:	f413 7f00 	tst.w	r3, #512	; 0x200
200058be:	d1f9      	bne.n	200058b4 <__smakebuf_r+0x84>
200058c0:	f043 0302 	orr.w	r3, r3, #2
200058c4:	81a3      	strh	r3, [r4, #12]
200058c6:	f104 0347 	add.w	r3, r4, #71	; 0x47
200058ca:	6123      	str	r3, [r4, #16]
200058cc:	6023      	str	r3, [r4, #0]
200058ce:	2301      	movs	r3, #1
200058d0:	6163      	str	r3, [r4, #20]
200058d2:	e7ef      	b.n	200058b4 <__smakebuf_r+0x84>
200058d4:	4628      	mov	r0, r5
200058d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200058da:	f001 fc41 	bl	20007160 <_isatty_r>
200058de:	2800      	cmp	r0, #0
200058e0:	d0e8      	beq.n	200058b4 <__smakebuf_r+0x84>
200058e2:	89a3      	ldrh	r3, [r4, #12]
200058e4:	f043 0301 	orr.w	r3, r3, #1
200058e8:	81a3      	strh	r3, [r4, #12]
200058ea:	e7e3      	b.n	200058b4 <__smakebuf_r+0x84>
200058ec:	f646 5381 	movw	r3, #28033	; 0x6d81
200058f0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
200058f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200058f6:	429a      	cmp	r2, r3
200058f8:	d1b7      	bne.n	2000586a <__smakebuf_r+0x3a>
200058fa:	89a2      	ldrh	r2, [r4, #12]
200058fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
20005900:	461e      	mov	r6, r3
20005902:	6523      	str	r3, [r4, #80]	; 0x50
20005904:	ea42 0303 	orr.w	r3, r2, r3
20005908:	81a3      	strh	r3, [r4, #12]
2000590a:	e7c1      	b.n	20005890 <__smakebuf_r+0x60>

2000590c <free>:
2000590c:	f248 3340 	movw	r3, #33600	; 0x8340
20005910:	4601      	mov	r1, r0
20005912:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005916:	6818      	ldr	r0, [r3, #0]
20005918:	f7ff bc86 	b.w	20005228 <_free_r>

2000591c <malloc>:
2000591c:	f248 3340 	movw	r3, #33600	; 0x8340
20005920:	4601      	mov	r1, r0
20005922:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005926:	6818      	ldr	r0, [r3, #0]
20005928:	f000 b800 	b.w	2000592c <_malloc_r>

2000592c <_malloc_r>:
2000592c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005930:	f101 040b 	add.w	r4, r1, #11
20005934:	2c16      	cmp	r4, #22
20005936:	b083      	sub	sp, #12
20005938:	4606      	mov	r6, r0
2000593a:	d82f      	bhi.n	2000599c <_malloc_r+0x70>
2000593c:	2300      	movs	r3, #0
2000593e:	2410      	movs	r4, #16
20005940:	428c      	cmp	r4, r1
20005942:	bf2c      	ite	cs
20005944:	4619      	movcs	r1, r3
20005946:	f043 0101 	orrcc.w	r1, r3, #1
2000594a:	2900      	cmp	r1, #0
2000594c:	d130      	bne.n	200059b0 <_malloc_r+0x84>
2000594e:	4630      	mov	r0, r6
20005950:	f000 fb54 	bl	20005ffc <__malloc_lock>
20005954:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20005958:	d22e      	bcs.n	200059b8 <_malloc_r+0x8c>
2000595a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000595e:	f248 4534 	movw	r5, #33844	; 0x8434
20005962:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005966:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
2000596a:	68d3      	ldr	r3, [r2, #12]
2000596c:	4293      	cmp	r3, r2
2000596e:	f000 8206 	beq.w	20005d7e <_malloc_r+0x452>
20005972:	685a      	ldr	r2, [r3, #4]
20005974:	f103 0508 	add.w	r5, r3, #8
20005978:	68d9      	ldr	r1, [r3, #12]
2000597a:	4630      	mov	r0, r6
2000597c:	f022 0c03 	bic.w	ip, r2, #3
20005980:	689a      	ldr	r2, [r3, #8]
20005982:	4463      	add	r3, ip
20005984:	685c      	ldr	r4, [r3, #4]
20005986:	608a      	str	r2, [r1, #8]
20005988:	f044 0401 	orr.w	r4, r4, #1
2000598c:	60d1      	str	r1, [r2, #12]
2000598e:	605c      	str	r4, [r3, #4]
20005990:	f000 fb36 	bl	20006000 <__malloc_unlock>
20005994:	4628      	mov	r0, r5
20005996:	b003      	add	sp, #12
20005998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000599c:	f024 0407 	bic.w	r4, r4, #7
200059a0:	0fe3      	lsrs	r3, r4, #31
200059a2:	428c      	cmp	r4, r1
200059a4:	bf2c      	ite	cs
200059a6:	4619      	movcs	r1, r3
200059a8:	f043 0101 	orrcc.w	r1, r3, #1
200059ac:	2900      	cmp	r1, #0
200059ae:	d0ce      	beq.n	2000594e <_malloc_r+0x22>
200059b0:	230c      	movs	r3, #12
200059b2:	2500      	movs	r5, #0
200059b4:	6033      	str	r3, [r6, #0]
200059b6:	e7ed      	b.n	20005994 <_malloc_r+0x68>
200059b8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200059bc:	bf04      	itt	eq
200059be:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200059c2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200059c6:	f040 8090 	bne.w	20005aea <_malloc_r+0x1be>
200059ca:	f248 4534 	movw	r5, #33844	; 0x8434
200059ce:	f2c2 0500 	movt	r5, #8192	; 0x2000
200059d2:	1828      	adds	r0, r5, r0
200059d4:	68c3      	ldr	r3, [r0, #12]
200059d6:	4298      	cmp	r0, r3
200059d8:	d106      	bne.n	200059e8 <_malloc_r+0xbc>
200059da:	e00d      	b.n	200059f8 <_malloc_r+0xcc>
200059dc:	2a00      	cmp	r2, #0
200059de:	f280 816f 	bge.w	20005cc0 <_malloc_r+0x394>
200059e2:	68db      	ldr	r3, [r3, #12]
200059e4:	4298      	cmp	r0, r3
200059e6:	d007      	beq.n	200059f8 <_malloc_r+0xcc>
200059e8:	6859      	ldr	r1, [r3, #4]
200059ea:	f021 0103 	bic.w	r1, r1, #3
200059ee:	1b0a      	subs	r2, r1, r4
200059f0:	2a0f      	cmp	r2, #15
200059f2:	ddf3      	ble.n	200059dc <_malloc_r+0xb0>
200059f4:	f10e 3eff 	add.w	lr, lr, #4294967295
200059f8:	f10e 0e01 	add.w	lr, lr, #1
200059fc:	f248 4734 	movw	r7, #33844	; 0x8434
20005a00:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005a04:	f107 0108 	add.w	r1, r7, #8
20005a08:	688b      	ldr	r3, [r1, #8]
20005a0a:	4299      	cmp	r1, r3
20005a0c:	bf08      	it	eq
20005a0e:	687a      	ldreq	r2, [r7, #4]
20005a10:	d026      	beq.n	20005a60 <_malloc_r+0x134>
20005a12:	685a      	ldr	r2, [r3, #4]
20005a14:	f022 0c03 	bic.w	ip, r2, #3
20005a18:	ebc4 020c 	rsb	r2, r4, ip
20005a1c:	2a0f      	cmp	r2, #15
20005a1e:	f300 8194 	bgt.w	20005d4a <_malloc_r+0x41e>
20005a22:	2a00      	cmp	r2, #0
20005a24:	60c9      	str	r1, [r1, #12]
20005a26:	6089      	str	r1, [r1, #8]
20005a28:	f280 8099 	bge.w	20005b5e <_malloc_r+0x232>
20005a2c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20005a30:	f080 8165 	bcs.w	20005cfe <_malloc_r+0x3d2>
20005a34:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20005a38:	f04f 0a01 	mov.w	sl, #1
20005a3c:	687a      	ldr	r2, [r7, #4]
20005a3e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
20005a42:	ea4f 0cac 	mov.w	ip, ip, asr #2
20005a46:	fa0a fc0c 	lsl.w	ip, sl, ip
20005a4a:	60d8      	str	r0, [r3, #12]
20005a4c:	f8d0 8008 	ldr.w	r8, [r0, #8]
20005a50:	ea4c 0202 	orr.w	r2, ip, r2
20005a54:	607a      	str	r2, [r7, #4]
20005a56:	f8c3 8008 	str.w	r8, [r3, #8]
20005a5a:	f8c8 300c 	str.w	r3, [r8, #12]
20005a5e:	6083      	str	r3, [r0, #8]
20005a60:	f04f 0c01 	mov.w	ip, #1
20005a64:	ea4f 03ae 	mov.w	r3, lr, asr #2
20005a68:	fa0c fc03 	lsl.w	ip, ip, r3
20005a6c:	4594      	cmp	ip, r2
20005a6e:	f200 8082 	bhi.w	20005b76 <_malloc_r+0x24a>
20005a72:	ea12 0f0c 	tst.w	r2, ip
20005a76:	d108      	bne.n	20005a8a <_malloc_r+0x15e>
20005a78:	f02e 0e03 	bic.w	lr, lr, #3
20005a7c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20005a80:	f10e 0e04 	add.w	lr, lr, #4
20005a84:	ea12 0f0c 	tst.w	r2, ip
20005a88:	d0f8      	beq.n	20005a7c <_malloc_r+0x150>
20005a8a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
20005a8e:	46f2      	mov	sl, lr
20005a90:	46c8      	mov	r8, r9
20005a92:	f8d8 300c 	ldr.w	r3, [r8, #12]
20005a96:	4598      	cmp	r8, r3
20005a98:	d107      	bne.n	20005aaa <_malloc_r+0x17e>
20005a9a:	e168      	b.n	20005d6e <_malloc_r+0x442>
20005a9c:	2a00      	cmp	r2, #0
20005a9e:	f280 8178 	bge.w	20005d92 <_malloc_r+0x466>
20005aa2:	68db      	ldr	r3, [r3, #12]
20005aa4:	4598      	cmp	r8, r3
20005aa6:	f000 8162 	beq.w	20005d6e <_malloc_r+0x442>
20005aaa:	6858      	ldr	r0, [r3, #4]
20005aac:	f020 0003 	bic.w	r0, r0, #3
20005ab0:	1b02      	subs	r2, r0, r4
20005ab2:	2a0f      	cmp	r2, #15
20005ab4:	ddf2      	ble.n	20005a9c <_malloc_r+0x170>
20005ab6:	461d      	mov	r5, r3
20005ab8:	191f      	adds	r7, r3, r4
20005aba:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20005abe:	f044 0e01 	orr.w	lr, r4, #1
20005ac2:	f855 4f08 	ldr.w	r4, [r5, #8]!
20005ac6:	4630      	mov	r0, r6
20005ac8:	50ba      	str	r2, [r7, r2]
20005aca:	f042 0201 	orr.w	r2, r2, #1
20005ace:	f8c3 e004 	str.w	lr, [r3, #4]
20005ad2:	f8cc 4008 	str.w	r4, [ip, #8]
20005ad6:	f8c4 c00c 	str.w	ip, [r4, #12]
20005ada:	608f      	str	r7, [r1, #8]
20005adc:	60cf      	str	r7, [r1, #12]
20005ade:	607a      	str	r2, [r7, #4]
20005ae0:	60b9      	str	r1, [r7, #8]
20005ae2:	60f9      	str	r1, [r7, #12]
20005ae4:	f000 fa8c 	bl	20006000 <__malloc_unlock>
20005ae8:	e754      	b.n	20005994 <_malloc_r+0x68>
20005aea:	f1be 0f04 	cmp.w	lr, #4
20005aee:	bf9e      	ittt	ls
20005af0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20005af4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20005af8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005afc:	f67f af65 	bls.w	200059ca <_malloc_r+0x9e>
20005b00:	f1be 0f14 	cmp.w	lr, #20
20005b04:	bf9c      	itt	ls
20005b06:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20005b0a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005b0e:	f67f af5c 	bls.w	200059ca <_malloc_r+0x9e>
20005b12:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20005b16:	bf9e      	ittt	ls
20005b18:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20005b1c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20005b20:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005b24:	f67f af51 	bls.w	200059ca <_malloc_r+0x9e>
20005b28:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20005b2c:	bf9e      	ittt	ls
20005b2e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20005b32:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20005b36:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005b3a:	f67f af46 	bls.w	200059ca <_malloc_r+0x9e>
20005b3e:	f240 5354 	movw	r3, #1364	; 0x554
20005b42:	459e      	cmp	lr, r3
20005b44:	bf95      	itete	ls
20005b46:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20005b4a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20005b4e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20005b52:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20005b56:	bf98      	it	ls
20005b58:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005b5c:	e735      	b.n	200059ca <_malloc_r+0x9e>
20005b5e:	eb03 020c 	add.w	r2, r3, ip
20005b62:	f103 0508 	add.w	r5, r3, #8
20005b66:	4630      	mov	r0, r6
20005b68:	6853      	ldr	r3, [r2, #4]
20005b6a:	f043 0301 	orr.w	r3, r3, #1
20005b6e:	6053      	str	r3, [r2, #4]
20005b70:	f000 fa46 	bl	20006000 <__malloc_unlock>
20005b74:	e70e      	b.n	20005994 <_malloc_r+0x68>
20005b76:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005b7a:	f8d8 3004 	ldr.w	r3, [r8, #4]
20005b7e:	f023 0903 	bic.w	r9, r3, #3
20005b82:	ebc4 0209 	rsb	r2, r4, r9
20005b86:	454c      	cmp	r4, r9
20005b88:	bf94      	ite	ls
20005b8a:	2300      	movls	r3, #0
20005b8c:	2301      	movhi	r3, #1
20005b8e:	2a0f      	cmp	r2, #15
20005b90:	bfd8      	it	le
20005b92:	f043 0301 	orrle.w	r3, r3, #1
20005b96:	2b00      	cmp	r3, #0
20005b98:	f000 80a1 	beq.w	20005cde <_malloc_r+0x3b2>
20005b9c:	f648 0b50 	movw	fp, #34896	; 0x8850
20005ba0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20005ba4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20005ba8:	f8db 3000 	ldr.w	r3, [fp]
20005bac:	3310      	adds	r3, #16
20005bae:	191b      	adds	r3, r3, r4
20005bb0:	f1b2 3fff 	cmp.w	r2, #4294967295
20005bb4:	d006      	beq.n	20005bc4 <_malloc_r+0x298>
20005bb6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20005bba:	331f      	adds	r3, #31
20005bbc:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20005bc0:	f023 031f 	bic.w	r3, r3, #31
20005bc4:	4619      	mov	r1, r3
20005bc6:	4630      	mov	r0, r6
20005bc8:	9301      	str	r3, [sp, #4]
20005bca:	f001 f8c1 	bl	20006d50 <_sbrk_r>
20005bce:	9b01      	ldr	r3, [sp, #4]
20005bd0:	f1b0 3fff 	cmp.w	r0, #4294967295
20005bd4:	4682      	mov	sl, r0
20005bd6:	f000 80f4 	beq.w	20005dc2 <_malloc_r+0x496>
20005bda:	eb08 0109 	add.w	r1, r8, r9
20005bde:	4281      	cmp	r1, r0
20005be0:	f200 80ec 	bhi.w	20005dbc <_malloc_r+0x490>
20005be4:	f8db 2004 	ldr.w	r2, [fp, #4]
20005be8:	189a      	adds	r2, r3, r2
20005bea:	4551      	cmp	r1, sl
20005bec:	f8cb 2004 	str.w	r2, [fp, #4]
20005bf0:	f000 8145 	beq.w	20005e7e <_malloc_r+0x552>
20005bf4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20005bf8:	f248 4034 	movw	r0, #33844	; 0x8434
20005bfc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005c00:	f1b5 3fff 	cmp.w	r5, #4294967295
20005c04:	bf08      	it	eq
20005c06:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20005c0a:	d003      	beq.n	20005c14 <_malloc_r+0x2e8>
20005c0c:	4452      	add	r2, sl
20005c0e:	1a51      	subs	r1, r2, r1
20005c10:	f8cb 1004 	str.w	r1, [fp, #4]
20005c14:	f01a 0507 	ands.w	r5, sl, #7
20005c18:	4630      	mov	r0, r6
20005c1a:	bf17      	itett	ne
20005c1c:	f1c5 0508 	rsbne	r5, r5, #8
20005c20:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20005c24:	44aa      	addne	sl, r5
20005c26:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20005c2a:	4453      	add	r3, sl
20005c2c:	051b      	lsls	r3, r3, #20
20005c2e:	0d1b      	lsrs	r3, r3, #20
20005c30:	1aed      	subs	r5, r5, r3
20005c32:	4629      	mov	r1, r5
20005c34:	f001 f88c 	bl	20006d50 <_sbrk_r>
20005c38:	f1b0 3fff 	cmp.w	r0, #4294967295
20005c3c:	f000 812c 	beq.w	20005e98 <_malloc_r+0x56c>
20005c40:	ebca 0100 	rsb	r1, sl, r0
20005c44:	1949      	adds	r1, r1, r5
20005c46:	f041 0101 	orr.w	r1, r1, #1
20005c4a:	f8db 2004 	ldr.w	r2, [fp, #4]
20005c4e:	f648 0350 	movw	r3, #34896	; 0x8850
20005c52:	f8c7 a008 	str.w	sl, [r7, #8]
20005c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c5a:	18aa      	adds	r2, r5, r2
20005c5c:	45b8      	cmp	r8, r7
20005c5e:	f8cb 2004 	str.w	r2, [fp, #4]
20005c62:	f8ca 1004 	str.w	r1, [sl, #4]
20005c66:	d017      	beq.n	20005c98 <_malloc_r+0x36c>
20005c68:	f1b9 0f0f 	cmp.w	r9, #15
20005c6c:	f240 80df 	bls.w	20005e2e <_malloc_r+0x502>
20005c70:	f1a9 010c 	sub.w	r1, r9, #12
20005c74:	2505      	movs	r5, #5
20005c76:	f021 0107 	bic.w	r1, r1, #7
20005c7a:	eb08 0001 	add.w	r0, r8, r1
20005c7e:	290f      	cmp	r1, #15
20005c80:	6085      	str	r5, [r0, #8]
20005c82:	6045      	str	r5, [r0, #4]
20005c84:	f8d8 0004 	ldr.w	r0, [r8, #4]
20005c88:	f000 0001 	and.w	r0, r0, #1
20005c8c:	ea41 0000 	orr.w	r0, r1, r0
20005c90:	f8c8 0004 	str.w	r0, [r8, #4]
20005c94:	f200 80ac 	bhi.w	20005df0 <_malloc_r+0x4c4>
20005c98:	46d0      	mov	r8, sl
20005c9a:	f648 0350 	movw	r3, #34896	; 0x8850
20005c9e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20005ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ca6:	428a      	cmp	r2, r1
20005ca8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20005cac:	bf88      	it	hi
20005cae:	62da      	strhi	r2, [r3, #44]	; 0x2c
20005cb0:	f648 0350 	movw	r3, #34896	; 0x8850
20005cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005cb8:	428a      	cmp	r2, r1
20005cba:	bf88      	it	hi
20005cbc:	631a      	strhi	r2, [r3, #48]	; 0x30
20005cbe:	e082      	b.n	20005dc6 <_malloc_r+0x49a>
20005cc0:	185c      	adds	r4, r3, r1
20005cc2:	689a      	ldr	r2, [r3, #8]
20005cc4:	68d9      	ldr	r1, [r3, #12]
20005cc6:	4630      	mov	r0, r6
20005cc8:	6866      	ldr	r6, [r4, #4]
20005cca:	f103 0508 	add.w	r5, r3, #8
20005cce:	608a      	str	r2, [r1, #8]
20005cd0:	f046 0301 	orr.w	r3, r6, #1
20005cd4:	60d1      	str	r1, [r2, #12]
20005cd6:	6063      	str	r3, [r4, #4]
20005cd8:	f000 f992 	bl	20006000 <__malloc_unlock>
20005cdc:	e65a      	b.n	20005994 <_malloc_r+0x68>
20005cde:	eb08 0304 	add.w	r3, r8, r4
20005ce2:	f042 0201 	orr.w	r2, r2, #1
20005ce6:	f044 0401 	orr.w	r4, r4, #1
20005cea:	4630      	mov	r0, r6
20005cec:	f8c8 4004 	str.w	r4, [r8, #4]
20005cf0:	f108 0508 	add.w	r5, r8, #8
20005cf4:	605a      	str	r2, [r3, #4]
20005cf6:	60bb      	str	r3, [r7, #8]
20005cf8:	f000 f982 	bl	20006000 <__malloc_unlock>
20005cfc:	e64a      	b.n	20005994 <_malloc_r+0x68>
20005cfe:	ea4f 225c 	mov.w	r2, ip, lsr #9
20005d02:	2a04      	cmp	r2, #4
20005d04:	d954      	bls.n	20005db0 <_malloc_r+0x484>
20005d06:	2a14      	cmp	r2, #20
20005d08:	f200 8089 	bhi.w	20005e1e <_malloc_r+0x4f2>
20005d0c:	325b      	adds	r2, #91	; 0x5b
20005d0e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005d12:	44a8      	add	r8, r5
20005d14:	f248 4734 	movw	r7, #33844	; 0x8434
20005d18:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005d1c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20005d20:	4540      	cmp	r0, r8
20005d22:	d103      	bne.n	20005d2c <_malloc_r+0x400>
20005d24:	e06f      	b.n	20005e06 <_malloc_r+0x4da>
20005d26:	6880      	ldr	r0, [r0, #8]
20005d28:	4580      	cmp	r8, r0
20005d2a:	d004      	beq.n	20005d36 <_malloc_r+0x40a>
20005d2c:	6842      	ldr	r2, [r0, #4]
20005d2e:	f022 0203 	bic.w	r2, r2, #3
20005d32:	4594      	cmp	ip, r2
20005d34:	d3f7      	bcc.n	20005d26 <_malloc_r+0x3fa>
20005d36:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20005d3a:	f8c3 c00c 	str.w	ip, [r3, #12]
20005d3e:	6098      	str	r0, [r3, #8]
20005d40:	687a      	ldr	r2, [r7, #4]
20005d42:	60c3      	str	r3, [r0, #12]
20005d44:	f8cc 3008 	str.w	r3, [ip, #8]
20005d48:	e68a      	b.n	20005a60 <_malloc_r+0x134>
20005d4a:	191f      	adds	r7, r3, r4
20005d4c:	4630      	mov	r0, r6
20005d4e:	f044 0401 	orr.w	r4, r4, #1
20005d52:	60cf      	str	r7, [r1, #12]
20005d54:	605c      	str	r4, [r3, #4]
20005d56:	f103 0508 	add.w	r5, r3, #8
20005d5a:	50ba      	str	r2, [r7, r2]
20005d5c:	f042 0201 	orr.w	r2, r2, #1
20005d60:	608f      	str	r7, [r1, #8]
20005d62:	607a      	str	r2, [r7, #4]
20005d64:	60b9      	str	r1, [r7, #8]
20005d66:	60f9      	str	r1, [r7, #12]
20005d68:	f000 f94a 	bl	20006000 <__malloc_unlock>
20005d6c:	e612      	b.n	20005994 <_malloc_r+0x68>
20005d6e:	f10a 0a01 	add.w	sl, sl, #1
20005d72:	f01a 0f03 	tst.w	sl, #3
20005d76:	d05f      	beq.n	20005e38 <_malloc_r+0x50c>
20005d78:	f103 0808 	add.w	r8, r3, #8
20005d7c:	e689      	b.n	20005a92 <_malloc_r+0x166>
20005d7e:	f103 0208 	add.w	r2, r3, #8
20005d82:	68d3      	ldr	r3, [r2, #12]
20005d84:	429a      	cmp	r2, r3
20005d86:	bf08      	it	eq
20005d88:	f10e 0e02 	addeq.w	lr, lr, #2
20005d8c:	f43f ae36 	beq.w	200059fc <_malloc_r+0xd0>
20005d90:	e5ef      	b.n	20005972 <_malloc_r+0x46>
20005d92:	461d      	mov	r5, r3
20005d94:	1819      	adds	r1, r3, r0
20005d96:	68da      	ldr	r2, [r3, #12]
20005d98:	4630      	mov	r0, r6
20005d9a:	f855 3f08 	ldr.w	r3, [r5, #8]!
20005d9e:	684c      	ldr	r4, [r1, #4]
20005da0:	6093      	str	r3, [r2, #8]
20005da2:	f044 0401 	orr.w	r4, r4, #1
20005da6:	60da      	str	r2, [r3, #12]
20005da8:	604c      	str	r4, [r1, #4]
20005daa:	f000 f929 	bl	20006000 <__malloc_unlock>
20005dae:	e5f1      	b.n	20005994 <_malloc_r+0x68>
20005db0:	ea4f 129c 	mov.w	r2, ip, lsr #6
20005db4:	3238      	adds	r2, #56	; 0x38
20005db6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005dba:	e7aa      	b.n	20005d12 <_malloc_r+0x3e6>
20005dbc:	45b8      	cmp	r8, r7
20005dbe:	f43f af11 	beq.w	20005be4 <_malloc_r+0x2b8>
20005dc2:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005dc6:	f8d8 2004 	ldr.w	r2, [r8, #4]
20005dca:	f022 0203 	bic.w	r2, r2, #3
20005dce:	4294      	cmp	r4, r2
20005dd0:	bf94      	ite	ls
20005dd2:	2300      	movls	r3, #0
20005dd4:	2301      	movhi	r3, #1
20005dd6:	1b12      	subs	r2, r2, r4
20005dd8:	2a0f      	cmp	r2, #15
20005dda:	bfd8      	it	le
20005ddc:	f043 0301 	orrle.w	r3, r3, #1
20005de0:	2b00      	cmp	r3, #0
20005de2:	f43f af7c 	beq.w	20005cde <_malloc_r+0x3b2>
20005de6:	4630      	mov	r0, r6
20005de8:	2500      	movs	r5, #0
20005dea:	f000 f909 	bl	20006000 <__malloc_unlock>
20005dee:	e5d1      	b.n	20005994 <_malloc_r+0x68>
20005df0:	f108 0108 	add.w	r1, r8, #8
20005df4:	4630      	mov	r0, r6
20005df6:	9301      	str	r3, [sp, #4]
20005df8:	f7ff fa16 	bl	20005228 <_free_r>
20005dfc:	9b01      	ldr	r3, [sp, #4]
20005dfe:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005e02:	685a      	ldr	r2, [r3, #4]
20005e04:	e749      	b.n	20005c9a <_malloc_r+0x36e>
20005e06:	f04f 0a01 	mov.w	sl, #1
20005e0a:	f8d7 8004 	ldr.w	r8, [r7, #4]
20005e0e:	1092      	asrs	r2, r2, #2
20005e10:	4684      	mov	ip, r0
20005e12:	fa0a f202 	lsl.w	r2, sl, r2
20005e16:	ea48 0202 	orr.w	r2, r8, r2
20005e1a:	607a      	str	r2, [r7, #4]
20005e1c:	e78d      	b.n	20005d3a <_malloc_r+0x40e>
20005e1e:	2a54      	cmp	r2, #84	; 0x54
20005e20:	d824      	bhi.n	20005e6c <_malloc_r+0x540>
20005e22:	ea4f 321c 	mov.w	r2, ip, lsr #12
20005e26:	326e      	adds	r2, #110	; 0x6e
20005e28:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005e2c:	e771      	b.n	20005d12 <_malloc_r+0x3e6>
20005e2e:	2301      	movs	r3, #1
20005e30:	46d0      	mov	r8, sl
20005e32:	f8ca 3004 	str.w	r3, [sl, #4]
20005e36:	e7c6      	b.n	20005dc6 <_malloc_r+0x49a>
20005e38:	464a      	mov	r2, r9
20005e3a:	f01e 0f03 	tst.w	lr, #3
20005e3e:	4613      	mov	r3, r2
20005e40:	f10e 3eff 	add.w	lr, lr, #4294967295
20005e44:	d033      	beq.n	20005eae <_malloc_r+0x582>
20005e46:	f853 2908 	ldr.w	r2, [r3], #-8
20005e4a:	429a      	cmp	r2, r3
20005e4c:	d0f5      	beq.n	20005e3a <_malloc_r+0x50e>
20005e4e:	687b      	ldr	r3, [r7, #4]
20005e50:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20005e54:	459c      	cmp	ip, r3
20005e56:	f63f ae8e 	bhi.w	20005b76 <_malloc_r+0x24a>
20005e5a:	f1bc 0f00 	cmp.w	ip, #0
20005e5e:	f43f ae8a 	beq.w	20005b76 <_malloc_r+0x24a>
20005e62:	ea1c 0f03 	tst.w	ip, r3
20005e66:	d027      	beq.n	20005eb8 <_malloc_r+0x58c>
20005e68:	46d6      	mov	lr, sl
20005e6a:	e60e      	b.n	20005a8a <_malloc_r+0x15e>
20005e6c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20005e70:	d815      	bhi.n	20005e9e <_malloc_r+0x572>
20005e72:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20005e76:	3277      	adds	r2, #119	; 0x77
20005e78:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005e7c:	e749      	b.n	20005d12 <_malloc_r+0x3e6>
20005e7e:	0508      	lsls	r0, r1, #20
20005e80:	0d00      	lsrs	r0, r0, #20
20005e82:	2800      	cmp	r0, #0
20005e84:	f47f aeb6 	bne.w	20005bf4 <_malloc_r+0x2c8>
20005e88:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005e8c:	444b      	add	r3, r9
20005e8e:	f043 0301 	orr.w	r3, r3, #1
20005e92:	f8c8 3004 	str.w	r3, [r8, #4]
20005e96:	e700      	b.n	20005c9a <_malloc_r+0x36e>
20005e98:	2101      	movs	r1, #1
20005e9a:	2500      	movs	r5, #0
20005e9c:	e6d5      	b.n	20005c4a <_malloc_r+0x31e>
20005e9e:	f240 5054 	movw	r0, #1364	; 0x554
20005ea2:	4282      	cmp	r2, r0
20005ea4:	d90d      	bls.n	20005ec2 <_malloc_r+0x596>
20005ea6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20005eaa:	227e      	movs	r2, #126	; 0x7e
20005eac:	e731      	b.n	20005d12 <_malloc_r+0x3e6>
20005eae:	687b      	ldr	r3, [r7, #4]
20005eb0:	ea23 030c 	bic.w	r3, r3, ip
20005eb4:	607b      	str	r3, [r7, #4]
20005eb6:	e7cb      	b.n	20005e50 <_malloc_r+0x524>
20005eb8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20005ebc:	f10a 0a04 	add.w	sl, sl, #4
20005ec0:	e7cf      	b.n	20005e62 <_malloc_r+0x536>
20005ec2:	ea4f 429c 	mov.w	r2, ip, lsr #18
20005ec6:	327c      	adds	r2, #124	; 0x7c
20005ec8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005ecc:	e721      	b.n	20005d12 <_malloc_r+0x3e6>
20005ece:	bf00      	nop

20005ed0 <memchr>:
20005ed0:	f010 0f03 	tst.w	r0, #3
20005ed4:	b2c9      	uxtb	r1, r1
20005ed6:	b410      	push	{r4}
20005ed8:	d010      	beq.n	20005efc <memchr+0x2c>
20005eda:	2a00      	cmp	r2, #0
20005edc:	d02f      	beq.n	20005f3e <memchr+0x6e>
20005ede:	7803      	ldrb	r3, [r0, #0]
20005ee0:	428b      	cmp	r3, r1
20005ee2:	d02a      	beq.n	20005f3a <memchr+0x6a>
20005ee4:	3a01      	subs	r2, #1
20005ee6:	e005      	b.n	20005ef4 <memchr+0x24>
20005ee8:	2a00      	cmp	r2, #0
20005eea:	d028      	beq.n	20005f3e <memchr+0x6e>
20005eec:	7803      	ldrb	r3, [r0, #0]
20005eee:	3a01      	subs	r2, #1
20005ef0:	428b      	cmp	r3, r1
20005ef2:	d022      	beq.n	20005f3a <memchr+0x6a>
20005ef4:	3001      	adds	r0, #1
20005ef6:	f010 0f03 	tst.w	r0, #3
20005efa:	d1f5      	bne.n	20005ee8 <memchr+0x18>
20005efc:	2a03      	cmp	r2, #3
20005efe:	d911      	bls.n	20005f24 <memchr+0x54>
20005f00:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20005f04:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20005f08:	6803      	ldr	r3, [r0, #0]
20005f0a:	ea84 0303 	eor.w	r3, r4, r3
20005f0e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20005f12:	ea2c 0303 	bic.w	r3, ip, r3
20005f16:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20005f1a:	d103      	bne.n	20005f24 <memchr+0x54>
20005f1c:	3a04      	subs	r2, #4
20005f1e:	3004      	adds	r0, #4
20005f20:	2a03      	cmp	r2, #3
20005f22:	d8f1      	bhi.n	20005f08 <memchr+0x38>
20005f24:	b15a      	cbz	r2, 20005f3e <memchr+0x6e>
20005f26:	7803      	ldrb	r3, [r0, #0]
20005f28:	428b      	cmp	r3, r1
20005f2a:	d006      	beq.n	20005f3a <memchr+0x6a>
20005f2c:	3a01      	subs	r2, #1
20005f2e:	b132      	cbz	r2, 20005f3e <memchr+0x6e>
20005f30:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20005f34:	3a01      	subs	r2, #1
20005f36:	428b      	cmp	r3, r1
20005f38:	d1f9      	bne.n	20005f2e <memchr+0x5e>
20005f3a:	bc10      	pop	{r4}
20005f3c:	4770      	bx	lr
20005f3e:	2000      	movs	r0, #0
20005f40:	e7fb      	b.n	20005f3a <memchr+0x6a>
20005f42:	bf00      	nop

20005f44 <memmove>:
20005f44:	4288      	cmp	r0, r1
20005f46:	468c      	mov	ip, r1
20005f48:	b470      	push	{r4, r5, r6}
20005f4a:	4605      	mov	r5, r0
20005f4c:	4614      	mov	r4, r2
20005f4e:	d90e      	bls.n	20005f6e <memmove+0x2a>
20005f50:	188b      	adds	r3, r1, r2
20005f52:	4298      	cmp	r0, r3
20005f54:	d20b      	bcs.n	20005f6e <memmove+0x2a>
20005f56:	b142      	cbz	r2, 20005f6a <memmove+0x26>
20005f58:	ebc2 0c03 	rsb	ip, r2, r3
20005f5c:	4601      	mov	r1, r0
20005f5e:	1e53      	subs	r3, r2, #1
20005f60:	f81c 2003 	ldrb.w	r2, [ip, r3]
20005f64:	54ca      	strb	r2, [r1, r3]
20005f66:	3b01      	subs	r3, #1
20005f68:	d2fa      	bcs.n	20005f60 <memmove+0x1c>
20005f6a:	bc70      	pop	{r4, r5, r6}
20005f6c:	4770      	bx	lr
20005f6e:	2a0f      	cmp	r2, #15
20005f70:	d809      	bhi.n	20005f86 <memmove+0x42>
20005f72:	2c00      	cmp	r4, #0
20005f74:	d0f9      	beq.n	20005f6a <memmove+0x26>
20005f76:	2300      	movs	r3, #0
20005f78:	f81c 2003 	ldrb.w	r2, [ip, r3]
20005f7c:	54ea      	strb	r2, [r5, r3]
20005f7e:	3301      	adds	r3, #1
20005f80:	42a3      	cmp	r3, r4
20005f82:	d1f9      	bne.n	20005f78 <memmove+0x34>
20005f84:	e7f1      	b.n	20005f6a <memmove+0x26>
20005f86:	ea41 0300 	orr.w	r3, r1, r0
20005f8a:	f013 0f03 	tst.w	r3, #3
20005f8e:	d1f0      	bne.n	20005f72 <memmove+0x2e>
20005f90:	4694      	mov	ip, r2
20005f92:	460c      	mov	r4, r1
20005f94:	4603      	mov	r3, r0
20005f96:	6825      	ldr	r5, [r4, #0]
20005f98:	f1ac 0c10 	sub.w	ip, ip, #16
20005f9c:	601d      	str	r5, [r3, #0]
20005f9e:	6865      	ldr	r5, [r4, #4]
20005fa0:	605d      	str	r5, [r3, #4]
20005fa2:	68a5      	ldr	r5, [r4, #8]
20005fa4:	609d      	str	r5, [r3, #8]
20005fa6:	68e5      	ldr	r5, [r4, #12]
20005fa8:	3410      	adds	r4, #16
20005faa:	60dd      	str	r5, [r3, #12]
20005fac:	3310      	adds	r3, #16
20005fae:	f1bc 0f0f 	cmp.w	ip, #15
20005fb2:	d8f0      	bhi.n	20005f96 <memmove+0x52>
20005fb4:	3a10      	subs	r2, #16
20005fb6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20005fba:	f10c 0501 	add.w	r5, ip, #1
20005fbe:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20005fc2:	012d      	lsls	r5, r5, #4
20005fc4:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20005fc8:	eb01 0c05 	add.w	ip, r1, r5
20005fcc:	1945      	adds	r5, r0, r5
20005fce:	2e03      	cmp	r6, #3
20005fd0:	4634      	mov	r4, r6
20005fd2:	d9ce      	bls.n	20005f72 <memmove+0x2e>
20005fd4:	2300      	movs	r3, #0
20005fd6:	f85c 2003 	ldr.w	r2, [ip, r3]
20005fda:	50ea      	str	r2, [r5, r3]
20005fdc:	3304      	adds	r3, #4
20005fde:	1af2      	subs	r2, r6, r3
20005fe0:	2a03      	cmp	r2, #3
20005fe2:	d8f8      	bhi.n	20005fd6 <memmove+0x92>
20005fe4:	3e04      	subs	r6, #4
20005fe6:	08b3      	lsrs	r3, r6, #2
20005fe8:	1c5a      	adds	r2, r3, #1
20005fea:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20005fee:	0092      	lsls	r2, r2, #2
20005ff0:	4494      	add	ip, r2
20005ff2:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20005ff6:	18ad      	adds	r5, r5, r2
20005ff8:	e7bb      	b.n	20005f72 <memmove+0x2e>
20005ffa:	bf00      	nop

20005ffc <__malloc_lock>:
20005ffc:	4770      	bx	lr
20005ffe:	bf00      	nop

20006000 <__malloc_unlock>:
20006000:	4770      	bx	lr
20006002:	bf00      	nop

20006004 <__hi0bits>:
20006004:	0c02      	lsrs	r2, r0, #16
20006006:	4603      	mov	r3, r0
20006008:	0412      	lsls	r2, r2, #16
2000600a:	b1b2      	cbz	r2, 2000603a <__hi0bits+0x36>
2000600c:	2000      	movs	r0, #0
2000600e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20006012:	d101      	bne.n	20006018 <__hi0bits+0x14>
20006014:	3008      	adds	r0, #8
20006016:	021b      	lsls	r3, r3, #8
20006018:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
2000601c:	d101      	bne.n	20006022 <__hi0bits+0x1e>
2000601e:	3004      	adds	r0, #4
20006020:	011b      	lsls	r3, r3, #4
20006022:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20006026:	d101      	bne.n	2000602c <__hi0bits+0x28>
20006028:	3002      	adds	r0, #2
2000602a:	009b      	lsls	r3, r3, #2
2000602c:	2b00      	cmp	r3, #0
2000602e:	db03      	blt.n	20006038 <__hi0bits+0x34>
20006030:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20006034:	d004      	beq.n	20006040 <__hi0bits+0x3c>
20006036:	3001      	adds	r0, #1
20006038:	4770      	bx	lr
2000603a:	0403      	lsls	r3, r0, #16
2000603c:	2010      	movs	r0, #16
2000603e:	e7e6      	b.n	2000600e <__hi0bits+0xa>
20006040:	2020      	movs	r0, #32
20006042:	4770      	bx	lr

20006044 <__lo0bits>:
20006044:	6803      	ldr	r3, [r0, #0]
20006046:	4602      	mov	r2, r0
20006048:	f013 0007 	ands.w	r0, r3, #7
2000604c:	d009      	beq.n	20006062 <__lo0bits+0x1e>
2000604e:	f013 0f01 	tst.w	r3, #1
20006052:	d121      	bne.n	20006098 <__lo0bits+0x54>
20006054:	f013 0f02 	tst.w	r3, #2
20006058:	d122      	bne.n	200060a0 <__lo0bits+0x5c>
2000605a:	089b      	lsrs	r3, r3, #2
2000605c:	2002      	movs	r0, #2
2000605e:	6013      	str	r3, [r2, #0]
20006060:	4770      	bx	lr
20006062:	b299      	uxth	r1, r3
20006064:	b909      	cbnz	r1, 2000606a <__lo0bits+0x26>
20006066:	0c1b      	lsrs	r3, r3, #16
20006068:	2010      	movs	r0, #16
2000606a:	f013 0fff 	tst.w	r3, #255	; 0xff
2000606e:	d101      	bne.n	20006074 <__lo0bits+0x30>
20006070:	3008      	adds	r0, #8
20006072:	0a1b      	lsrs	r3, r3, #8
20006074:	f013 0f0f 	tst.w	r3, #15
20006078:	d101      	bne.n	2000607e <__lo0bits+0x3a>
2000607a:	3004      	adds	r0, #4
2000607c:	091b      	lsrs	r3, r3, #4
2000607e:	f013 0f03 	tst.w	r3, #3
20006082:	d101      	bne.n	20006088 <__lo0bits+0x44>
20006084:	3002      	adds	r0, #2
20006086:	089b      	lsrs	r3, r3, #2
20006088:	f013 0f01 	tst.w	r3, #1
2000608c:	d102      	bne.n	20006094 <__lo0bits+0x50>
2000608e:	085b      	lsrs	r3, r3, #1
20006090:	d004      	beq.n	2000609c <__lo0bits+0x58>
20006092:	3001      	adds	r0, #1
20006094:	6013      	str	r3, [r2, #0]
20006096:	4770      	bx	lr
20006098:	2000      	movs	r0, #0
2000609a:	4770      	bx	lr
2000609c:	2020      	movs	r0, #32
2000609e:	4770      	bx	lr
200060a0:	085b      	lsrs	r3, r3, #1
200060a2:	2001      	movs	r0, #1
200060a4:	6013      	str	r3, [r2, #0]
200060a6:	4770      	bx	lr

200060a8 <__mcmp>:
200060a8:	4603      	mov	r3, r0
200060aa:	690a      	ldr	r2, [r1, #16]
200060ac:	6900      	ldr	r0, [r0, #16]
200060ae:	b410      	push	{r4}
200060b0:	1a80      	subs	r0, r0, r2
200060b2:	d111      	bne.n	200060d8 <__mcmp+0x30>
200060b4:	3204      	adds	r2, #4
200060b6:	f103 0c14 	add.w	ip, r3, #20
200060ba:	0092      	lsls	r2, r2, #2
200060bc:	189b      	adds	r3, r3, r2
200060be:	1889      	adds	r1, r1, r2
200060c0:	3104      	adds	r1, #4
200060c2:	3304      	adds	r3, #4
200060c4:	f853 4c04 	ldr.w	r4, [r3, #-4]
200060c8:	3b04      	subs	r3, #4
200060ca:	f851 2c04 	ldr.w	r2, [r1, #-4]
200060ce:	3904      	subs	r1, #4
200060d0:	4294      	cmp	r4, r2
200060d2:	d103      	bne.n	200060dc <__mcmp+0x34>
200060d4:	459c      	cmp	ip, r3
200060d6:	d3f5      	bcc.n	200060c4 <__mcmp+0x1c>
200060d8:	bc10      	pop	{r4}
200060da:	4770      	bx	lr
200060dc:	bf38      	it	cc
200060de:	f04f 30ff 	movcc.w	r0, #4294967295
200060e2:	d3f9      	bcc.n	200060d8 <__mcmp+0x30>
200060e4:	2001      	movs	r0, #1
200060e6:	e7f7      	b.n	200060d8 <__mcmp+0x30>

200060e8 <__ulp>:
200060e8:	f240 0300 	movw	r3, #0
200060ec:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200060f0:	ea01 0303 	and.w	r3, r1, r3
200060f4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
200060f8:	2b00      	cmp	r3, #0
200060fa:	dd02      	ble.n	20006102 <__ulp+0x1a>
200060fc:	4619      	mov	r1, r3
200060fe:	2000      	movs	r0, #0
20006100:	4770      	bx	lr
20006102:	425b      	negs	r3, r3
20006104:	151b      	asrs	r3, r3, #20
20006106:	2b13      	cmp	r3, #19
20006108:	dd0e      	ble.n	20006128 <__ulp+0x40>
2000610a:	3b14      	subs	r3, #20
2000610c:	2b1e      	cmp	r3, #30
2000610e:	dd03      	ble.n	20006118 <__ulp+0x30>
20006110:	2301      	movs	r3, #1
20006112:	2100      	movs	r1, #0
20006114:	4618      	mov	r0, r3
20006116:	4770      	bx	lr
20006118:	2201      	movs	r2, #1
2000611a:	f1c3 031f 	rsb	r3, r3, #31
2000611e:	2100      	movs	r1, #0
20006120:	fa12 f303 	lsls.w	r3, r2, r3
20006124:	4618      	mov	r0, r3
20006126:	4770      	bx	lr
20006128:	f44f 2200 	mov.w	r2, #524288	; 0x80000
2000612c:	2000      	movs	r0, #0
2000612e:	fa52 f103 	asrs.w	r1, r2, r3
20006132:	4770      	bx	lr

20006134 <__b2d>:
20006134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006138:	6904      	ldr	r4, [r0, #16]
2000613a:	f100 0614 	add.w	r6, r0, #20
2000613e:	460f      	mov	r7, r1
20006140:	3404      	adds	r4, #4
20006142:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20006146:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000614a:	46a0      	mov	r8, r4
2000614c:	4628      	mov	r0, r5
2000614e:	f7ff ff59 	bl	20006004 <__hi0bits>
20006152:	280a      	cmp	r0, #10
20006154:	f1c0 0320 	rsb	r3, r0, #32
20006158:	603b      	str	r3, [r7, #0]
2000615a:	dc14      	bgt.n	20006186 <__b2d+0x52>
2000615c:	42a6      	cmp	r6, r4
2000615e:	f1c0 030b 	rsb	r3, r0, #11
20006162:	d237      	bcs.n	200061d4 <__b2d+0xa0>
20006164:	f854 1c04 	ldr.w	r1, [r4, #-4]
20006168:	40d9      	lsrs	r1, r3
2000616a:	fa25 fc03 	lsr.w	ip, r5, r3
2000616e:	3015      	adds	r0, #21
20006170:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20006174:	4085      	lsls	r5, r0
20006176:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000617a:	ea41 0205 	orr.w	r2, r1, r5
2000617e:	4610      	mov	r0, r2
20006180:	4619      	mov	r1, r3
20006182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006186:	42a6      	cmp	r6, r4
20006188:	d320      	bcc.n	200061cc <__b2d+0x98>
2000618a:	2100      	movs	r1, #0
2000618c:	380b      	subs	r0, #11
2000618e:	bf02      	ittt	eq
20006190:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20006194:	460a      	moveq	r2, r1
20006196:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
2000619a:	d0f0      	beq.n	2000617e <__b2d+0x4a>
2000619c:	42b4      	cmp	r4, r6
2000619e:	f1c0 0320 	rsb	r3, r0, #32
200061a2:	d919      	bls.n	200061d8 <__b2d+0xa4>
200061a4:	f854 4c04 	ldr.w	r4, [r4, #-4]
200061a8:	40dc      	lsrs	r4, r3
200061aa:	4085      	lsls	r5, r0
200061ac:	fa21 fc03 	lsr.w	ip, r1, r3
200061b0:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
200061b4:	fa11 f000 	lsls.w	r0, r1, r0
200061b8:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
200061bc:	ea44 0200 	orr.w	r2, r4, r0
200061c0:	ea45 030c 	orr.w	r3, r5, ip
200061c4:	4610      	mov	r0, r2
200061c6:	4619      	mov	r1, r3
200061c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200061cc:	f854 1c04 	ldr.w	r1, [r4, #-4]
200061d0:	3c04      	subs	r4, #4
200061d2:	e7db      	b.n	2000618c <__b2d+0x58>
200061d4:	2100      	movs	r1, #0
200061d6:	e7c8      	b.n	2000616a <__b2d+0x36>
200061d8:	2400      	movs	r4, #0
200061da:	e7e6      	b.n	200061aa <__b2d+0x76>

200061dc <__ratio>:
200061dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
200061e0:	b083      	sub	sp, #12
200061e2:	460e      	mov	r6, r1
200061e4:	a901      	add	r1, sp, #4
200061e6:	4607      	mov	r7, r0
200061e8:	f7ff ffa4 	bl	20006134 <__b2d>
200061ec:	460d      	mov	r5, r1
200061ee:	4604      	mov	r4, r0
200061f0:	4669      	mov	r1, sp
200061f2:	4630      	mov	r0, r6
200061f4:	f7ff ff9e 	bl	20006134 <__b2d>
200061f8:	f8dd c004 	ldr.w	ip, [sp, #4]
200061fc:	46a9      	mov	r9, r5
200061fe:	46a0      	mov	r8, r4
20006200:	460b      	mov	r3, r1
20006202:	4602      	mov	r2, r0
20006204:	6931      	ldr	r1, [r6, #16]
20006206:	4616      	mov	r6, r2
20006208:	6938      	ldr	r0, [r7, #16]
2000620a:	461f      	mov	r7, r3
2000620c:	1a40      	subs	r0, r0, r1
2000620e:	9900      	ldr	r1, [sp, #0]
20006210:	ebc1 010c 	rsb	r1, r1, ip
20006214:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20006218:	2900      	cmp	r1, #0
2000621a:	bfc9      	itett	gt
2000621c:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20006220:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20006224:	4624      	movgt	r4, r4
20006226:	464d      	movgt	r5, r9
20006228:	bfdc      	itt	le
2000622a:	4612      	movle	r2, r2
2000622c:	463b      	movle	r3, r7
2000622e:	4620      	mov	r0, r4
20006230:	4629      	mov	r1, r5
20006232:	f7fb fe61 	bl	20001ef8 <__aeabi_ddiv>
20006236:	b003      	add	sp, #12
20006238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

2000623c <_mprec_log10>:
2000623c:	2817      	cmp	r0, #23
2000623e:	b510      	push	{r4, lr}
20006240:	4604      	mov	r4, r0
20006242:	dd0e      	ble.n	20006262 <_mprec_log10+0x26>
20006244:	f240 0100 	movw	r1, #0
20006248:	2000      	movs	r0, #0
2000624a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000624e:	f240 0300 	movw	r3, #0
20006252:	2200      	movs	r2, #0
20006254:	f2c4 0324 	movt	r3, #16420	; 0x4024
20006258:	f7fb fd24 	bl	20001ca4 <__aeabi_dmul>
2000625c:	3c01      	subs	r4, #1
2000625e:	d1f6      	bne.n	2000624e <_mprec_log10+0x12>
20006260:	bd10      	pop	{r4, pc}
20006262:	f248 13d0 	movw	r3, #33232	; 0x81d0
20006266:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000626a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
2000626e:	e9d3 0100 	ldrd	r0, r1, [r3]
20006272:	bd10      	pop	{r4, pc}

20006274 <__copybits>:
20006274:	6913      	ldr	r3, [r2, #16]
20006276:	3901      	subs	r1, #1
20006278:	f102 0c14 	add.w	ip, r2, #20
2000627c:	b410      	push	{r4}
2000627e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20006282:	114c      	asrs	r4, r1, #5
20006284:	3214      	adds	r2, #20
20006286:	3401      	adds	r4, #1
20006288:	4594      	cmp	ip, r2
2000628a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000628e:	d20f      	bcs.n	200062b0 <__copybits+0x3c>
20006290:	2300      	movs	r3, #0
20006292:	f85c 1003 	ldr.w	r1, [ip, r3]
20006296:	50c1      	str	r1, [r0, r3]
20006298:	3304      	adds	r3, #4
2000629a:	eb03 010c 	add.w	r1, r3, ip
2000629e:	428a      	cmp	r2, r1
200062a0:	d8f7      	bhi.n	20006292 <__copybits+0x1e>
200062a2:	ea6f 0c0c 	mvn.w	ip, ip
200062a6:	4462      	add	r2, ip
200062a8:	f022 0203 	bic.w	r2, r2, #3
200062ac:	3204      	adds	r2, #4
200062ae:	1880      	adds	r0, r0, r2
200062b0:	4284      	cmp	r4, r0
200062b2:	d904      	bls.n	200062be <__copybits+0x4a>
200062b4:	2300      	movs	r3, #0
200062b6:	f840 3b04 	str.w	r3, [r0], #4
200062ba:	4284      	cmp	r4, r0
200062bc:	d8fb      	bhi.n	200062b6 <__copybits+0x42>
200062be:	bc10      	pop	{r4}
200062c0:	4770      	bx	lr
200062c2:	bf00      	nop

200062c4 <__any_on>:
200062c4:	6902      	ldr	r2, [r0, #16]
200062c6:	114b      	asrs	r3, r1, #5
200062c8:	429a      	cmp	r2, r3
200062ca:	db10      	blt.n	200062ee <__any_on+0x2a>
200062cc:	dd0e      	ble.n	200062ec <__any_on+0x28>
200062ce:	f011 011f 	ands.w	r1, r1, #31
200062d2:	d00b      	beq.n	200062ec <__any_on+0x28>
200062d4:	461a      	mov	r2, r3
200062d6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200062da:	695b      	ldr	r3, [r3, #20]
200062dc:	fa23 fc01 	lsr.w	ip, r3, r1
200062e0:	fa0c f101 	lsl.w	r1, ip, r1
200062e4:	4299      	cmp	r1, r3
200062e6:	d002      	beq.n	200062ee <__any_on+0x2a>
200062e8:	2001      	movs	r0, #1
200062ea:	4770      	bx	lr
200062ec:	461a      	mov	r2, r3
200062ee:	3204      	adds	r2, #4
200062f0:	f100 0114 	add.w	r1, r0, #20
200062f4:	eb00 0382 	add.w	r3, r0, r2, lsl #2
200062f8:	f103 0c04 	add.w	ip, r3, #4
200062fc:	4561      	cmp	r1, ip
200062fe:	d20b      	bcs.n	20006318 <__any_on+0x54>
20006300:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20006304:	2a00      	cmp	r2, #0
20006306:	d1ef      	bne.n	200062e8 <__any_on+0x24>
20006308:	4299      	cmp	r1, r3
2000630a:	d205      	bcs.n	20006318 <__any_on+0x54>
2000630c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20006310:	2a00      	cmp	r2, #0
20006312:	d1e9      	bne.n	200062e8 <__any_on+0x24>
20006314:	4299      	cmp	r1, r3
20006316:	d3f9      	bcc.n	2000630c <__any_on+0x48>
20006318:	2000      	movs	r0, #0
2000631a:	4770      	bx	lr

2000631c <_Bfree>:
2000631c:	b530      	push	{r4, r5, lr}
2000631e:	6a45      	ldr	r5, [r0, #36]	; 0x24
20006320:	b083      	sub	sp, #12
20006322:	4604      	mov	r4, r0
20006324:	b155      	cbz	r5, 2000633c <_Bfree+0x20>
20006326:	b139      	cbz	r1, 20006338 <_Bfree+0x1c>
20006328:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000632a:	684a      	ldr	r2, [r1, #4]
2000632c:	68db      	ldr	r3, [r3, #12]
2000632e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20006332:	6008      	str	r0, [r1, #0]
20006334:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20006338:	b003      	add	sp, #12
2000633a:	bd30      	pop	{r4, r5, pc}
2000633c:	2010      	movs	r0, #16
2000633e:	9101      	str	r1, [sp, #4]
20006340:	f7ff faec 	bl	2000591c <malloc>
20006344:	9901      	ldr	r1, [sp, #4]
20006346:	6260      	str	r0, [r4, #36]	; 0x24
20006348:	60c5      	str	r5, [r0, #12]
2000634a:	6045      	str	r5, [r0, #4]
2000634c:	6085      	str	r5, [r0, #8]
2000634e:	6005      	str	r5, [r0, #0]
20006350:	e7e9      	b.n	20006326 <_Bfree+0xa>
20006352:	bf00      	nop

20006354 <_Balloc>:
20006354:	b570      	push	{r4, r5, r6, lr}
20006356:	6a44      	ldr	r4, [r0, #36]	; 0x24
20006358:	4606      	mov	r6, r0
2000635a:	460d      	mov	r5, r1
2000635c:	b164      	cbz	r4, 20006378 <_Balloc+0x24>
2000635e:	68e2      	ldr	r2, [r4, #12]
20006360:	b1a2      	cbz	r2, 2000638c <_Balloc+0x38>
20006362:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20006366:	b1eb      	cbz	r3, 200063a4 <_Balloc+0x50>
20006368:	6819      	ldr	r1, [r3, #0]
2000636a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000636e:	2200      	movs	r2, #0
20006370:	60da      	str	r2, [r3, #12]
20006372:	611a      	str	r2, [r3, #16]
20006374:	4618      	mov	r0, r3
20006376:	bd70      	pop	{r4, r5, r6, pc}
20006378:	2010      	movs	r0, #16
2000637a:	f7ff facf 	bl	2000591c <malloc>
2000637e:	2300      	movs	r3, #0
20006380:	4604      	mov	r4, r0
20006382:	6270      	str	r0, [r6, #36]	; 0x24
20006384:	60c3      	str	r3, [r0, #12]
20006386:	6043      	str	r3, [r0, #4]
20006388:	6083      	str	r3, [r0, #8]
2000638a:	6003      	str	r3, [r0, #0]
2000638c:	2210      	movs	r2, #16
2000638e:	4630      	mov	r0, r6
20006390:	2104      	movs	r1, #4
20006392:	f000 fe27 	bl	20006fe4 <_calloc_r>
20006396:	6a73      	ldr	r3, [r6, #36]	; 0x24
20006398:	60e0      	str	r0, [r4, #12]
2000639a:	68da      	ldr	r2, [r3, #12]
2000639c:	2a00      	cmp	r2, #0
2000639e:	d1e0      	bne.n	20006362 <_Balloc+0xe>
200063a0:	4613      	mov	r3, r2
200063a2:	e7e7      	b.n	20006374 <_Balloc+0x20>
200063a4:	2401      	movs	r4, #1
200063a6:	4630      	mov	r0, r6
200063a8:	4621      	mov	r1, r4
200063aa:	40ac      	lsls	r4, r5
200063ac:	1d62      	adds	r2, r4, #5
200063ae:	0092      	lsls	r2, r2, #2
200063b0:	f000 fe18 	bl	20006fe4 <_calloc_r>
200063b4:	4603      	mov	r3, r0
200063b6:	2800      	cmp	r0, #0
200063b8:	d0dc      	beq.n	20006374 <_Balloc+0x20>
200063ba:	6045      	str	r5, [r0, #4]
200063bc:	6084      	str	r4, [r0, #8]
200063be:	e7d6      	b.n	2000636e <_Balloc+0x1a>

200063c0 <__d2b>:
200063c0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200063c4:	b083      	sub	sp, #12
200063c6:	2101      	movs	r1, #1
200063c8:	461d      	mov	r5, r3
200063ca:	4614      	mov	r4, r2
200063cc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
200063ce:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
200063d0:	f7ff ffc0 	bl	20006354 <_Balloc>
200063d4:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
200063d8:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
200063dc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200063e0:	4615      	mov	r5, r2
200063e2:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200063e6:	9300      	str	r3, [sp, #0]
200063e8:	bf1c      	itt	ne
200063ea:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200063ee:	9300      	strne	r3, [sp, #0]
200063f0:	4680      	mov	r8, r0
200063f2:	2c00      	cmp	r4, #0
200063f4:	d023      	beq.n	2000643e <__d2b+0x7e>
200063f6:	a802      	add	r0, sp, #8
200063f8:	f840 4d04 	str.w	r4, [r0, #-4]!
200063fc:	f7ff fe22 	bl	20006044 <__lo0bits>
20006400:	4603      	mov	r3, r0
20006402:	2800      	cmp	r0, #0
20006404:	d137      	bne.n	20006476 <__d2b+0xb6>
20006406:	9901      	ldr	r1, [sp, #4]
20006408:	9a00      	ldr	r2, [sp, #0]
2000640a:	f8c8 1014 	str.w	r1, [r8, #20]
2000640e:	2a00      	cmp	r2, #0
20006410:	bf14      	ite	ne
20006412:	2402      	movne	r4, #2
20006414:	2401      	moveq	r4, #1
20006416:	f8c8 2018 	str.w	r2, [r8, #24]
2000641a:	f8c8 4010 	str.w	r4, [r8, #16]
2000641e:	f1ba 0f00 	cmp.w	sl, #0
20006422:	d01b      	beq.n	2000645c <__d2b+0x9c>
20006424:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20006428:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
2000642c:	f1aa 0a03 	sub.w	sl, sl, #3
20006430:	4453      	add	r3, sl
20006432:	603b      	str	r3, [r7, #0]
20006434:	6032      	str	r2, [r6, #0]
20006436:	4640      	mov	r0, r8
20006438:	b003      	add	sp, #12
2000643a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000643e:	4668      	mov	r0, sp
20006440:	f7ff fe00 	bl	20006044 <__lo0bits>
20006444:	2301      	movs	r3, #1
20006446:	461c      	mov	r4, r3
20006448:	f8c8 3010 	str.w	r3, [r8, #16]
2000644c:	9b00      	ldr	r3, [sp, #0]
2000644e:	f8c8 3014 	str.w	r3, [r8, #20]
20006452:	f100 0320 	add.w	r3, r0, #32
20006456:	f1ba 0f00 	cmp.w	sl, #0
2000645a:	d1e3      	bne.n	20006424 <__d2b+0x64>
2000645c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20006460:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20006464:	3b02      	subs	r3, #2
20006466:	603b      	str	r3, [r7, #0]
20006468:	6910      	ldr	r0, [r2, #16]
2000646a:	f7ff fdcb 	bl	20006004 <__hi0bits>
2000646e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20006472:	6030      	str	r0, [r6, #0]
20006474:	e7df      	b.n	20006436 <__d2b+0x76>
20006476:	9a00      	ldr	r2, [sp, #0]
20006478:	f1c0 0120 	rsb	r1, r0, #32
2000647c:	fa12 f101 	lsls.w	r1, r2, r1
20006480:	40c2      	lsrs	r2, r0
20006482:	9801      	ldr	r0, [sp, #4]
20006484:	4301      	orrs	r1, r0
20006486:	f8c8 1014 	str.w	r1, [r8, #20]
2000648a:	9200      	str	r2, [sp, #0]
2000648c:	e7bf      	b.n	2000640e <__d2b+0x4e>
2000648e:	bf00      	nop

20006490 <__mdiff>:
20006490:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006494:	6913      	ldr	r3, [r2, #16]
20006496:	690f      	ldr	r7, [r1, #16]
20006498:	460c      	mov	r4, r1
2000649a:	4615      	mov	r5, r2
2000649c:	1aff      	subs	r7, r7, r3
2000649e:	2f00      	cmp	r7, #0
200064a0:	d04f      	beq.n	20006542 <__mdiff+0xb2>
200064a2:	db6a      	blt.n	2000657a <__mdiff+0xea>
200064a4:	2700      	movs	r7, #0
200064a6:	f101 0614 	add.w	r6, r1, #20
200064aa:	6861      	ldr	r1, [r4, #4]
200064ac:	f7ff ff52 	bl	20006354 <_Balloc>
200064b0:	f8d5 8010 	ldr.w	r8, [r5, #16]
200064b4:	f8d4 c010 	ldr.w	ip, [r4, #16]
200064b8:	f105 0114 	add.w	r1, r5, #20
200064bc:	2200      	movs	r2, #0
200064be:	eb05 0588 	add.w	r5, r5, r8, lsl #2
200064c2:	eb04 048c 	add.w	r4, r4, ip, lsl #2
200064c6:	f105 0814 	add.w	r8, r5, #20
200064ca:	3414      	adds	r4, #20
200064cc:	f100 0314 	add.w	r3, r0, #20
200064d0:	60c7      	str	r7, [r0, #12]
200064d2:	f851 7b04 	ldr.w	r7, [r1], #4
200064d6:	f856 5b04 	ldr.w	r5, [r6], #4
200064da:	46bb      	mov	fp, r7
200064dc:	fa1f fa87 	uxth.w	sl, r7
200064e0:	0c3f      	lsrs	r7, r7, #16
200064e2:	fa1f f985 	uxth.w	r9, r5
200064e6:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200064ea:	ebca 0a09 	rsb	sl, sl, r9
200064ee:	4452      	add	r2, sl
200064f0:	eb07 4722 	add.w	r7, r7, r2, asr #16
200064f4:	b292      	uxth	r2, r2
200064f6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
200064fa:	f843 2b04 	str.w	r2, [r3], #4
200064fe:	143a      	asrs	r2, r7, #16
20006500:	4588      	cmp	r8, r1
20006502:	d8e6      	bhi.n	200064d2 <__mdiff+0x42>
20006504:	42a6      	cmp	r6, r4
20006506:	d20e      	bcs.n	20006526 <__mdiff+0x96>
20006508:	f856 1b04 	ldr.w	r1, [r6], #4
2000650c:	b28d      	uxth	r5, r1
2000650e:	0c09      	lsrs	r1, r1, #16
20006510:	1952      	adds	r2, r2, r5
20006512:	eb01 4122 	add.w	r1, r1, r2, asr #16
20006516:	b292      	uxth	r2, r2
20006518:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
2000651c:	f843 2b04 	str.w	r2, [r3], #4
20006520:	140a      	asrs	r2, r1, #16
20006522:	42b4      	cmp	r4, r6
20006524:	d8f0      	bhi.n	20006508 <__mdiff+0x78>
20006526:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000652a:	b932      	cbnz	r2, 2000653a <__mdiff+0xaa>
2000652c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20006530:	f10c 3cff 	add.w	ip, ip, #4294967295
20006534:	3b04      	subs	r3, #4
20006536:	2a00      	cmp	r2, #0
20006538:	d0f8      	beq.n	2000652c <__mdiff+0x9c>
2000653a:	f8c0 c010 	str.w	ip, [r0, #16]
2000653e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006542:	3304      	adds	r3, #4
20006544:	f101 0614 	add.w	r6, r1, #20
20006548:	009b      	lsls	r3, r3, #2
2000654a:	18d2      	adds	r2, r2, r3
2000654c:	18cb      	adds	r3, r1, r3
2000654e:	3304      	adds	r3, #4
20006550:	3204      	adds	r2, #4
20006552:	f853 cc04 	ldr.w	ip, [r3, #-4]
20006556:	3b04      	subs	r3, #4
20006558:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000655c:	3a04      	subs	r2, #4
2000655e:	458c      	cmp	ip, r1
20006560:	d10a      	bne.n	20006578 <__mdiff+0xe8>
20006562:	429e      	cmp	r6, r3
20006564:	d3f5      	bcc.n	20006552 <__mdiff+0xc2>
20006566:	2100      	movs	r1, #0
20006568:	f7ff fef4 	bl	20006354 <_Balloc>
2000656c:	2301      	movs	r3, #1
2000656e:	6103      	str	r3, [r0, #16]
20006570:	2300      	movs	r3, #0
20006572:	6143      	str	r3, [r0, #20]
20006574:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006578:	d297      	bcs.n	200064aa <__mdiff+0x1a>
2000657a:	4623      	mov	r3, r4
2000657c:	462c      	mov	r4, r5
2000657e:	2701      	movs	r7, #1
20006580:	461d      	mov	r5, r3
20006582:	f104 0614 	add.w	r6, r4, #20
20006586:	e790      	b.n	200064aa <__mdiff+0x1a>

20006588 <__lshift>:
20006588:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000658c:	690d      	ldr	r5, [r1, #16]
2000658e:	688b      	ldr	r3, [r1, #8]
20006590:	1156      	asrs	r6, r2, #5
20006592:	3501      	adds	r5, #1
20006594:	460c      	mov	r4, r1
20006596:	19ad      	adds	r5, r5, r6
20006598:	4690      	mov	r8, r2
2000659a:	429d      	cmp	r5, r3
2000659c:	4682      	mov	sl, r0
2000659e:	6849      	ldr	r1, [r1, #4]
200065a0:	dd03      	ble.n	200065aa <__lshift+0x22>
200065a2:	005b      	lsls	r3, r3, #1
200065a4:	3101      	adds	r1, #1
200065a6:	429d      	cmp	r5, r3
200065a8:	dcfb      	bgt.n	200065a2 <__lshift+0x1a>
200065aa:	4650      	mov	r0, sl
200065ac:	f7ff fed2 	bl	20006354 <_Balloc>
200065b0:	2e00      	cmp	r6, #0
200065b2:	4607      	mov	r7, r0
200065b4:	f100 0214 	add.w	r2, r0, #20
200065b8:	dd0a      	ble.n	200065d0 <__lshift+0x48>
200065ba:	2300      	movs	r3, #0
200065bc:	4619      	mov	r1, r3
200065be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200065c2:	3301      	adds	r3, #1
200065c4:	42b3      	cmp	r3, r6
200065c6:	d1fa      	bne.n	200065be <__lshift+0x36>
200065c8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
200065cc:	f103 0214 	add.w	r2, r3, #20
200065d0:	6920      	ldr	r0, [r4, #16]
200065d2:	f104 0314 	add.w	r3, r4, #20
200065d6:	eb04 0080 	add.w	r0, r4, r0, lsl #2
200065da:	3014      	adds	r0, #20
200065dc:	f018 081f 	ands.w	r8, r8, #31
200065e0:	d01b      	beq.n	2000661a <__lshift+0x92>
200065e2:	f1c8 0e20 	rsb	lr, r8, #32
200065e6:	2100      	movs	r1, #0
200065e8:	681e      	ldr	r6, [r3, #0]
200065ea:	fa06 fc08 	lsl.w	ip, r6, r8
200065ee:	ea41 010c 	orr.w	r1, r1, ip
200065f2:	f842 1b04 	str.w	r1, [r2], #4
200065f6:	f853 1b04 	ldr.w	r1, [r3], #4
200065fa:	4298      	cmp	r0, r3
200065fc:	fa21 f10e 	lsr.w	r1, r1, lr
20006600:	d8f2      	bhi.n	200065e8 <__lshift+0x60>
20006602:	6011      	str	r1, [r2, #0]
20006604:	b101      	cbz	r1, 20006608 <__lshift+0x80>
20006606:	3501      	adds	r5, #1
20006608:	4650      	mov	r0, sl
2000660a:	3d01      	subs	r5, #1
2000660c:	4621      	mov	r1, r4
2000660e:	613d      	str	r5, [r7, #16]
20006610:	f7ff fe84 	bl	2000631c <_Bfree>
20006614:	4638      	mov	r0, r7
20006616:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000661a:	f853 1008 	ldr.w	r1, [r3, r8]
2000661e:	f842 1008 	str.w	r1, [r2, r8]
20006622:	f108 0804 	add.w	r8, r8, #4
20006626:	eb08 0103 	add.w	r1, r8, r3
2000662a:	4288      	cmp	r0, r1
2000662c:	d9ec      	bls.n	20006608 <__lshift+0x80>
2000662e:	f853 1008 	ldr.w	r1, [r3, r8]
20006632:	f842 1008 	str.w	r1, [r2, r8]
20006636:	f108 0804 	add.w	r8, r8, #4
2000663a:	eb08 0103 	add.w	r1, r8, r3
2000663e:	4288      	cmp	r0, r1
20006640:	d8eb      	bhi.n	2000661a <__lshift+0x92>
20006642:	e7e1      	b.n	20006608 <__lshift+0x80>

20006644 <__multiply>:
20006644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006648:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000664c:	6917      	ldr	r7, [r2, #16]
2000664e:	460d      	mov	r5, r1
20006650:	4616      	mov	r6, r2
20006652:	b087      	sub	sp, #28
20006654:	45b8      	cmp	r8, r7
20006656:	bfb5      	itete	lt
20006658:	4615      	movlt	r5, r2
2000665a:	463b      	movge	r3, r7
2000665c:	460b      	movlt	r3, r1
2000665e:	4647      	movge	r7, r8
20006660:	bfb4      	ite	lt
20006662:	461e      	movlt	r6, r3
20006664:	4698      	movge	r8, r3
20006666:	68ab      	ldr	r3, [r5, #8]
20006668:	eb08 0407 	add.w	r4, r8, r7
2000666c:	6869      	ldr	r1, [r5, #4]
2000666e:	429c      	cmp	r4, r3
20006670:	bfc8      	it	gt
20006672:	3101      	addgt	r1, #1
20006674:	f7ff fe6e 	bl	20006354 <_Balloc>
20006678:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000667c:	f100 0b14 	add.w	fp, r0, #20
20006680:	3314      	adds	r3, #20
20006682:	9003      	str	r0, [sp, #12]
20006684:	459b      	cmp	fp, r3
20006686:	9304      	str	r3, [sp, #16]
20006688:	d206      	bcs.n	20006698 <__multiply+0x54>
2000668a:	9904      	ldr	r1, [sp, #16]
2000668c:	465b      	mov	r3, fp
2000668e:	2200      	movs	r2, #0
20006690:	f843 2b04 	str.w	r2, [r3], #4
20006694:	4299      	cmp	r1, r3
20006696:	d8fb      	bhi.n	20006690 <__multiply+0x4c>
20006698:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000669c:	f106 0914 	add.w	r9, r6, #20
200066a0:	f108 0814 	add.w	r8, r8, #20
200066a4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
200066a8:	3514      	adds	r5, #20
200066aa:	45c1      	cmp	r9, r8
200066ac:	f8cd 8004 	str.w	r8, [sp, #4]
200066b0:	f10c 0c14 	add.w	ip, ip, #20
200066b4:	9502      	str	r5, [sp, #8]
200066b6:	d24b      	bcs.n	20006750 <__multiply+0x10c>
200066b8:	f04f 0a00 	mov.w	sl, #0
200066bc:	9405      	str	r4, [sp, #20]
200066be:	f859 400a 	ldr.w	r4, [r9, sl]
200066c2:	eb0a 080b 	add.w	r8, sl, fp
200066c6:	b2a0      	uxth	r0, r4
200066c8:	b1d8      	cbz	r0, 20006702 <__multiply+0xbe>
200066ca:	9a02      	ldr	r2, [sp, #8]
200066cc:	4643      	mov	r3, r8
200066ce:	2400      	movs	r4, #0
200066d0:	f852 5b04 	ldr.w	r5, [r2], #4
200066d4:	6819      	ldr	r1, [r3, #0]
200066d6:	b2af      	uxth	r7, r5
200066d8:	0c2d      	lsrs	r5, r5, #16
200066da:	b28e      	uxth	r6, r1
200066dc:	0c09      	lsrs	r1, r1, #16
200066de:	fb00 6607 	mla	r6, r0, r7, r6
200066e2:	fb00 1105 	mla	r1, r0, r5, r1
200066e6:	1936      	adds	r6, r6, r4
200066e8:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200066ec:	b2b6      	uxth	r6, r6
200066ee:	0c0c      	lsrs	r4, r1, #16
200066f0:	4594      	cmp	ip, r2
200066f2:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200066f6:	f843 6b04 	str.w	r6, [r3], #4
200066fa:	d8e9      	bhi.n	200066d0 <__multiply+0x8c>
200066fc:	601c      	str	r4, [r3, #0]
200066fe:	f859 400a 	ldr.w	r4, [r9, sl]
20006702:	0c24      	lsrs	r4, r4, #16
20006704:	d01c      	beq.n	20006740 <__multiply+0xfc>
20006706:	f85b 200a 	ldr.w	r2, [fp, sl]
2000670a:	4641      	mov	r1, r8
2000670c:	9b02      	ldr	r3, [sp, #8]
2000670e:	2500      	movs	r5, #0
20006710:	4610      	mov	r0, r2
20006712:	881e      	ldrh	r6, [r3, #0]
20006714:	b297      	uxth	r7, r2
20006716:	fb06 5504 	mla	r5, r6, r4, r5
2000671a:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000671e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20006722:	600f      	str	r7, [r1, #0]
20006724:	f851 0f04 	ldr.w	r0, [r1, #4]!
20006728:	f853 2b04 	ldr.w	r2, [r3], #4
2000672c:	b286      	uxth	r6, r0
2000672e:	0c12      	lsrs	r2, r2, #16
20006730:	fb02 6204 	mla	r2, r2, r4, r6
20006734:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20006738:	0c15      	lsrs	r5, r2, #16
2000673a:	459c      	cmp	ip, r3
2000673c:	d8e9      	bhi.n	20006712 <__multiply+0xce>
2000673e:	600a      	str	r2, [r1, #0]
20006740:	f10a 0a04 	add.w	sl, sl, #4
20006744:	9a01      	ldr	r2, [sp, #4]
20006746:	eb0a 0309 	add.w	r3, sl, r9
2000674a:	429a      	cmp	r2, r3
2000674c:	d8b7      	bhi.n	200066be <__multiply+0x7a>
2000674e:	9c05      	ldr	r4, [sp, #20]
20006750:	2c00      	cmp	r4, #0
20006752:	dd0b      	ble.n	2000676c <__multiply+0x128>
20006754:	9a04      	ldr	r2, [sp, #16]
20006756:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000675a:	b93b      	cbnz	r3, 2000676c <__multiply+0x128>
2000675c:	4613      	mov	r3, r2
2000675e:	e003      	b.n	20006768 <__multiply+0x124>
20006760:	f853 2c08 	ldr.w	r2, [r3, #-8]
20006764:	3b04      	subs	r3, #4
20006766:	b90a      	cbnz	r2, 2000676c <__multiply+0x128>
20006768:	3c01      	subs	r4, #1
2000676a:	d1f9      	bne.n	20006760 <__multiply+0x11c>
2000676c:	9b03      	ldr	r3, [sp, #12]
2000676e:	4618      	mov	r0, r3
20006770:	611c      	str	r4, [r3, #16]
20006772:	b007      	add	sp, #28
20006774:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20006778 <__i2b>:
20006778:	b510      	push	{r4, lr}
2000677a:	460c      	mov	r4, r1
2000677c:	2101      	movs	r1, #1
2000677e:	f7ff fde9 	bl	20006354 <_Balloc>
20006782:	2201      	movs	r2, #1
20006784:	6144      	str	r4, [r0, #20]
20006786:	6102      	str	r2, [r0, #16]
20006788:	bd10      	pop	{r4, pc}
2000678a:	bf00      	nop

2000678c <__multadd>:
2000678c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006790:	460d      	mov	r5, r1
20006792:	2100      	movs	r1, #0
20006794:	4606      	mov	r6, r0
20006796:	692c      	ldr	r4, [r5, #16]
20006798:	b083      	sub	sp, #12
2000679a:	f105 0814 	add.w	r8, r5, #20
2000679e:	4608      	mov	r0, r1
200067a0:	f858 7001 	ldr.w	r7, [r8, r1]
200067a4:	3001      	adds	r0, #1
200067a6:	fa1f fa87 	uxth.w	sl, r7
200067aa:	ea4f 4c17 	mov.w	ip, r7, lsr #16
200067ae:	fb0a 3302 	mla	r3, sl, r2, r3
200067b2:	fb0c fc02 	mul.w	ip, ip, r2
200067b6:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
200067ba:	b29b      	uxth	r3, r3
200067bc:	eb03 430c 	add.w	r3, r3, ip, lsl #16
200067c0:	f848 3001 	str.w	r3, [r8, r1]
200067c4:	3104      	adds	r1, #4
200067c6:	4284      	cmp	r4, r0
200067c8:	ea4f 431c 	mov.w	r3, ip, lsr #16
200067cc:	dce8      	bgt.n	200067a0 <__multadd+0x14>
200067ce:	b13b      	cbz	r3, 200067e0 <__multadd+0x54>
200067d0:	68aa      	ldr	r2, [r5, #8]
200067d2:	4294      	cmp	r4, r2
200067d4:	da08      	bge.n	200067e8 <__multadd+0x5c>
200067d6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
200067da:	3401      	adds	r4, #1
200067dc:	612c      	str	r4, [r5, #16]
200067de:	6153      	str	r3, [r2, #20]
200067e0:	4628      	mov	r0, r5
200067e2:	b003      	add	sp, #12
200067e4:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200067e8:	6869      	ldr	r1, [r5, #4]
200067ea:	4630      	mov	r0, r6
200067ec:	9301      	str	r3, [sp, #4]
200067ee:	3101      	adds	r1, #1
200067f0:	f7ff fdb0 	bl	20006354 <_Balloc>
200067f4:	692a      	ldr	r2, [r5, #16]
200067f6:	f105 010c 	add.w	r1, r5, #12
200067fa:	3202      	adds	r2, #2
200067fc:	0092      	lsls	r2, r2, #2
200067fe:	4607      	mov	r7, r0
20006800:	300c      	adds	r0, #12
20006802:	f7fb fc89 	bl	20002118 <memcpy>
20006806:	4629      	mov	r1, r5
20006808:	4630      	mov	r0, r6
2000680a:	463d      	mov	r5, r7
2000680c:	f7ff fd86 	bl	2000631c <_Bfree>
20006810:	9b01      	ldr	r3, [sp, #4]
20006812:	e7e0      	b.n	200067d6 <__multadd+0x4a>

20006814 <__pow5mult>:
20006814:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006818:	4615      	mov	r5, r2
2000681a:	f012 0203 	ands.w	r2, r2, #3
2000681e:	4604      	mov	r4, r0
20006820:	4688      	mov	r8, r1
20006822:	d12c      	bne.n	2000687e <__pow5mult+0x6a>
20006824:	10ad      	asrs	r5, r5, #2
20006826:	d01e      	beq.n	20006866 <__pow5mult+0x52>
20006828:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000682a:	2e00      	cmp	r6, #0
2000682c:	d034      	beq.n	20006898 <__pow5mult+0x84>
2000682e:	68b7      	ldr	r7, [r6, #8]
20006830:	2f00      	cmp	r7, #0
20006832:	d03b      	beq.n	200068ac <__pow5mult+0x98>
20006834:	f015 0f01 	tst.w	r5, #1
20006838:	d108      	bne.n	2000684c <__pow5mult+0x38>
2000683a:	106d      	asrs	r5, r5, #1
2000683c:	d013      	beq.n	20006866 <__pow5mult+0x52>
2000683e:	683e      	ldr	r6, [r7, #0]
20006840:	b1a6      	cbz	r6, 2000686c <__pow5mult+0x58>
20006842:	4630      	mov	r0, r6
20006844:	4607      	mov	r7, r0
20006846:	f015 0f01 	tst.w	r5, #1
2000684a:	d0f6      	beq.n	2000683a <__pow5mult+0x26>
2000684c:	4641      	mov	r1, r8
2000684e:	463a      	mov	r2, r7
20006850:	4620      	mov	r0, r4
20006852:	f7ff fef7 	bl	20006644 <__multiply>
20006856:	4641      	mov	r1, r8
20006858:	4606      	mov	r6, r0
2000685a:	4620      	mov	r0, r4
2000685c:	f7ff fd5e 	bl	2000631c <_Bfree>
20006860:	106d      	asrs	r5, r5, #1
20006862:	46b0      	mov	r8, r6
20006864:	d1eb      	bne.n	2000683e <__pow5mult+0x2a>
20006866:	4640      	mov	r0, r8
20006868:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000686c:	4639      	mov	r1, r7
2000686e:	463a      	mov	r2, r7
20006870:	4620      	mov	r0, r4
20006872:	f7ff fee7 	bl	20006644 <__multiply>
20006876:	6038      	str	r0, [r7, #0]
20006878:	4607      	mov	r7, r0
2000687a:	6006      	str	r6, [r0, #0]
2000687c:	e7e3      	b.n	20006846 <__pow5mult+0x32>
2000687e:	f248 1cd0 	movw	ip, #33232	; 0x81d0
20006882:	2300      	movs	r3, #0
20006884:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20006888:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000688c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20006890:	f7ff ff7c 	bl	2000678c <__multadd>
20006894:	4680      	mov	r8, r0
20006896:	e7c5      	b.n	20006824 <__pow5mult+0x10>
20006898:	2010      	movs	r0, #16
2000689a:	f7ff f83f 	bl	2000591c <malloc>
2000689e:	2300      	movs	r3, #0
200068a0:	4606      	mov	r6, r0
200068a2:	6260      	str	r0, [r4, #36]	; 0x24
200068a4:	60c3      	str	r3, [r0, #12]
200068a6:	6043      	str	r3, [r0, #4]
200068a8:	6083      	str	r3, [r0, #8]
200068aa:	6003      	str	r3, [r0, #0]
200068ac:	4620      	mov	r0, r4
200068ae:	f240 2171 	movw	r1, #625	; 0x271
200068b2:	f7ff ff61 	bl	20006778 <__i2b>
200068b6:	2300      	movs	r3, #0
200068b8:	60b0      	str	r0, [r6, #8]
200068ba:	4607      	mov	r7, r0
200068bc:	6003      	str	r3, [r0, #0]
200068be:	e7b9      	b.n	20006834 <__pow5mult+0x20>

200068c0 <__s2b>:
200068c0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200068c4:	461e      	mov	r6, r3
200068c6:	f648 6339 	movw	r3, #36409	; 0x8e39
200068ca:	f106 0c08 	add.w	ip, r6, #8
200068ce:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
200068d2:	4688      	mov	r8, r1
200068d4:	4605      	mov	r5, r0
200068d6:	4617      	mov	r7, r2
200068d8:	fb83 130c 	smull	r1, r3, r3, ip
200068dc:	ea4f 7cec 	mov.w	ip, ip, asr #31
200068e0:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200068e4:	f1bc 0f01 	cmp.w	ip, #1
200068e8:	dd35      	ble.n	20006956 <__s2b+0x96>
200068ea:	2100      	movs	r1, #0
200068ec:	2201      	movs	r2, #1
200068ee:	0052      	lsls	r2, r2, #1
200068f0:	3101      	adds	r1, #1
200068f2:	4594      	cmp	ip, r2
200068f4:	dcfb      	bgt.n	200068ee <__s2b+0x2e>
200068f6:	4628      	mov	r0, r5
200068f8:	f7ff fd2c 	bl	20006354 <_Balloc>
200068fc:	9b08      	ldr	r3, [sp, #32]
200068fe:	6143      	str	r3, [r0, #20]
20006900:	2301      	movs	r3, #1
20006902:	2f09      	cmp	r7, #9
20006904:	6103      	str	r3, [r0, #16]
20006906:	dd22      	ble.n	2000694e <__s2b+0x8e>
20006908:	f108 0a09 	add.w	sl, r8, #9
2000690c:	2409      	movs	r4, #9
2000690e:	f818 3004 	ldrb.w	r3, [r8, r4]
20006912:	4601      	mov	r1, r0
20006914:	220a      	movs	r2, #10
20006916:	3401      	adds	r4, #1
20006918:	3b30      	subs	r3, #48	; 0x30
2000691a:	4628      	mov	r0, r5
2000691c:	f7ff ff36 	bl	2000678c <__multadd>
20006920:	42a7      	cmp	r7, r4
20006922:	dcf4      	bgt.n	2000690e <__s2b+0x4e>
20006924:	eb0a 0807 	add.w	r8, sl, r7
20006928:	f1a8 0808 	sub.w	r8, r8, #8
2000692c:	42be      	cmp	r6, r7
2000692e:	dd0c      	ble.n	2000694a <__s2b+0x8a>
20006930:	2400      	movs	r4, #0
20006932:	f818 3004 	ldrb.w	r3, [r8, r4]
20006936:	4601      	mov	r1, r0
20006938:	3401      	adds	r4, #1
2000693a:	220a      	movs	r2, #10
2000693c:	3b30      	subs	r3, #48	; 0x30
2000693e:	4628      	mov	r0, r5
20006940:	f7ff ff24 	bl	2000678c <__multadd>
20006944:	19e3      	adds	r3, r4, r7
20006946:	429e      	cmp	r6, r3
20006948:	dcf3      	bgt.n	20006932 <__s2b+0x72>
2000694a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000694e:	f108 080a 	add.w	r8, r8, #10
20006952:	2709      	movs	r7, #9
20006954:	e7ea      	b.n	2000692c <__s2b+0x6c>
20006956:	2100      	movs	r1, #0
20006958:	e7cd      	b.n	200068f6 <__s2b+0x36>
2000695a:	bf00      	nop

2000695c <_realloc_r>:
2000695c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006960:	4691      	mov	r9, r2
20006962:	b083      	sub	sp, #12
20006964:	4607      	mov	r7, r0
20006966:	460e      	mov	r6, r1
20006968:	2900      	cmp	r1, #0
2000696a:	f000 813a 	beq.w	20006be2 <_realloc_r+0x286>
2000696e:	f1a1 0808 	sub.w	r8, r1, #8
20006972:	f109 040b 	add.w	r4, r9, #11
20006976:	f7ff fb41 	bl	20005ffc <__malloc_lock>
2000697a:	2c16      	cmp	r4, #22
2000697c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20006980:	460b      	mov	r3, r1
20006982:	f200 80a0 	bhi.w	20006ac6 <_realloc_r+0x16a>
20006986:	2210      	movs	r2, #16
20006988:	2500      	movs	r5, #0
2000698a:	4614      	mov	r4, r2
2000698c:	454c      	cmp	r4, r9
2000698e:	bf38      	it	cc
20006990:	f045 0501 	orrcc.w	r5, r5, #1
20006994:	2d00      	cmp	r5, #0
20006996:	f040 812a 	bne.w	20006bee <_realloc_r+0x292>
2000699a:	f021 0a03 	bic.w	sl, r1, #3
2000699e:	4592      	cmp	sl, r2
200069a0:	bfa2      	ittt	ge
200069a2:	4640      	movge	r0, r8
200069a4:	4655      	movge	r5, sl
200069a6:	f108 0808 	addge.w	r8, r8, #8
200069aa:	da75      	bge.n	20006a98 <_realloc_r+0x13c>
200069ac:	f248 4334 	movw	r3, #33844	; 0x8434
200069b0:	eb08 000a 	add.w	r0, r8, sl
200069b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069b8:	f8d3 e008 	ldr.w	lr, [r3, #8]
200069bc:	4586      	cmp	lr, r0
200069be:	f000 811a 	beq.w	20006bf6 <_realloc_r+0x29a>
200069c2:	f8d0 c004 	ldr.w	ip, [r0, #4]
200069c6:	f02c 0b01 	bic.w	fp, ip, #1
200069ca:	4483      	add	fp, r0
200069cc:	f8db b004 	ldr.w	fp, [fp, #4]
200069d0:	f01b 0f01 	tst.w	fp, #1
200069d4:	d07c      	beq.n	20006ad0 <_realloc_r+0x174>
200069d6:	46ac      	mov	ip, r5
200069d8:	4628      	mov	r0, r5
200069da:	f011 0f01 	tst.w	r1, #1
200069de:	f040 809b 	bne.w	20006b18 <_realloc_r+0x1bc>
200069e2:	f856 1c08 	ldr.w	r1, [r6, #-8]
200069e6:	ebc1 0b08 	rsb	fp, r1, r8
200069ea:	f8db 5004 	ldr.w	r5, [fp, #4]
200069ee:	f025 0503 	bic.w	r5, r5, #3
200069f2:	2800      	cmp	r0, #0
200069f4:	f000 80dd 	beq.w	20006bb2 <_realloc_r+0x256>
200069f8:	4570      	cmp	r0, lr
200069fa:	f000 811f 	beq.w	20006c3c <_realloc_r+0x2e0>
200069fe:	eb05 030a 	add.w	r3, r5, sl
20006a02:	eb0c 0503 	add.w	r5, ip, r3
20006a06:	4295      	cmp	r5, r2
20006a08:	bfb8      	it	lt
20006a0a:	461d      	movlt	r5, r3
20006a0c:	f2c0 80d2 	blt.w	20006bb4 <_realloc_r+0x258>
20006a10:	6881      	ldr	r1, [r0, #8]
20006a12:	465b      	mov	r3, fp
20006a14:	68c0      	ldr	r0, [r0, #12]
20006a16:	f1aa 0204 	sub.w	r2, sl, #4
20006a1a:	2a24      	cmp	r2, #36	; 0x24
20006a1c:	6081      	str	r1, [r0, #8]
20006a1e:	60c8      	str	r0, [r1, #12]
20006a20:	f853 1f08 	ldr.w	r1, [r3, #8]!
20006a24:	f8db 000c 	ldr.w	r0, [fp, #12]
20006a28:	6081      	str	r1, [r0, #8]
20006a2a:	60c8      	str	r0, [r1, #12]
20006a2c:	f200 80d0 	bhi.w	20006bd0 <_realloc_r+0x274>
20006a30:	2a13      	cmp	r2, #19
20006a32:	469c      	mov	ip, r3
20006a34:	d921      	bls.n	20006a7a <_realloc_r+0x11e>
20006a36:	4631      	mov	r1, r6
20006a38:	f10b 0c10 	add.w	ip, fp, #16
20006a3c:	f851 0b04 	ldr.w	r0, [r1], #4
20006a40:	f8cb 0008 	str.w	r0, [fp, #8]
20006a44:	6870      	ldr	r0, [r6, #4]
20006a46:	1d0e      	adds	r6, r1, #4
20006a48:	2a1b      	cmp	r2, #27
20006a4a:	f8cb 000c 	str.w	r0, [fp, #12]
20006a4e:	d914      	bls.n	20006a7a <_realloc_r+0x11e>
20006a50:	6848      	ldr	r0, [r1, #4]
20006a52:	1d31      	adds	r1, r6, #4
20006a54:	f10b 0c18 	add.w	ip, fp, #24
20006a58:	f8cb 0010 	str.w	r0, [fp, #16]
20006a5c:	6870      	ldr	r0, [r6, #4]
20006a5e:	1d0e      	adds	r6, r1, #4
20006a60:	2a24      	cmp	r2, #36	; 0x24
20006a62:	f8cb 0014 	str.w	r0, [fp, #20]
20006a66:	d108      	bne.n	20006a7a <_realloc_r+0x11e>
20006a68:	684a      	ldr	r2, [r1, #4]
20006a6a:	f10b 0c20 	add.w	ip, fp, #32
20006a6e:	f8cb 2018 	str.w	r2, [fp, #24]
20006a72:	6872      	ldr	r2, [r6, #4]
20006a74:	3608      	adds	r6, #8
20006a76:	f8cb 201c 	str.w	r2, [fp, #28]
20006a7a:	4631      	mov	r1, r6
20006a7c:	4698      	mov	r8, r3
20006a7e:	4662      	mov	r2, ip
20006a80:	4658      	mov	r0, fp
20006a82:	f851 3b04 	ldr.w	r3, [r1], #4
20006a86:	f842 3b04 	str.w	r3, [r2], #4
20006a8a:	6873      	ldr	r3, [r6, #4]
20006a8c:	f8cc 3004 	str.w	r3, [ip, #4]
20006a90:	684b      	ldr	r3, [r1, #4]
20006a92:	6053      	str	r3, [r2, #4]
20006a94:	f8db 3004 	ldr.w	r3, [fp, #4]
20006a98:	ebc4 0c05 	rsb	ip, r4, r5
20006a9c:	f1bc 0f0f 	cmp.w	ip, #15
20006aa0:	d826      	bhi.n	20006af0 <_realloc_r+0x194>
20006aa2:	1942      	adds	r2, r0, r5
20006aa4:	f003 0301 	and.w	r3, r3, #1
20006aa8:	ea43 0505 	orr.w	r5, r3, r5
20006aac:	6045      	str	r5, [r0, #4]
20006aae:	6853      	ldr	r3, [r2, #4]
20006ab0:	f043 0301 	orr.w	r3, r3, #1
20006ab4:	6053      	str	r3, [r2, #4]
20006ab6:	4638      	mov	r0, r7
20006ab8:	4645      	mov	r5, r8
20006aba:	f7ff faa1 	bl	20006000 <__malloc_unlock>
20006abe:	4628      	mov	r0, r5
20006ac0:	b003      	add	sp, #12
20006ac2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20006ac6:	f024 0407 	bic.w	r4, r4, #7
20006aca:	4622      	mov	r2, r4
20006acc:	0fe5      	lsrs	r5, r4, #31
20006ace:	e75d      	b.n	2000698c <_realloc_r+0x30>
20006ad0:	f02c 0c03 	bic.w	ip, ip, #3
20006ad4:	eb0c 050a 	add.w	r5, ip, sl
20006ad8:	4295      	cmp	r5, r2
20006ada:	f6ff af7e 	blt.w	200069da <_realloc_r+0x7e>
20006ade:	6882      	ldr	r2, [r0, #8]
20006ae0:	460b      	mov	r3, r1
20006ae2:	68c1      	ldr	r1, [r0, #12]
20006ae4:	4640      	mov	r0, r8
20006ae6:	f108 0808 	add.w	r8, r8, #8
20006aea:	608a      	str	r2, [r1, #8]
20006aec:	60d1      	str	r1, [r2, #12]
20006aee:	e7d3      	b.n	20006a98 <_realloc_r+0x13c>
20006af0:	1901      	adds	r1, r0, r4
20006af2:	f003 0301 	and.w	r3, r3, #1
20006af6:	eb01 020c 	add.w	r2, r1, ip
20006afa:	ea43 0404 	orr.w	r4, r3, r4
20006afe:	f04c 0301 	orr.w	r3, ip, #1
20006b02:	6044      	str	r4, [r0, #4]
20006b04:	604b      	str	r3, [r1, #4]
20006b06:	4638      	mov	r0, r7
20006b08:	6853      	ldr	r3, [r2, #4]
20006b0a:	3108      	adds	r1, #8
20006b0c:	f043 0301 	orr.w	r3, r3, #1
20006b10:	6053      	str	r3, [r2, #4]
20006b12:	f7fe fb89 	bl	20005228 <_free_r>
20006b16:	e7ce      	b.n	20006ab6 <_realloc_r+0x15a>
20006b18:	4649      	mov	r1, r9
20006b1a:	4638      	mov	r0, r7
20006b1c:	f7fe ff06 	bl	2000592c <_malloc_r>
20006b20:	4605      	mov	r5, r0
20006b22:	2800      	cmp	r0, #0
20006b24:	d041      	beq.n	20006baa <_realloc_r+0x24e>
20006b26:	f8d8 3004 	ldr.w	r3, [r8, #4]
20006b2a:	f1a0 0208 	sub.w	r2, r0, #8
20006b2e:	f023 0101 	bic.w	r1, r3, #1
20006b32:	4441      	add	r1, r8
20006b34:	428a      	cmp	r2, r1
20006b36:	f000 80d7 	beq.w	20006ce8 <_realloc_r+0x38c>
20006b3a:	f1aa 0204 	sub.w	r2, sl, #4
20006b3e:	4631      	mov	r1, r6
20006b40:	2a24      	cmp	r2, #36	; 0x24
20006b42:	d878      	bhi.n	20006c36 <_realloc_r+0x2da>
20006b44:	2a13      	cmp	r2, #19
20006b46:	4603      	mov	r3, r0
20006b48:	d921      	bls.n	20006b8e <_realloc_r+0x232>
20006b4a:	4634      	mov	r4, r6
20006b4c:	f854 3b04 	ldr.w	r3, [r4], #4
20006b50:	1d21      	adds	r1, r4, #4
20006b52:	f840 3b04 	str.w	r3, [r0], #4
20006b56:	1d03      	adds	r3, r0, #4
20006b58:	f8d6 c004 	ldr.w	ip, [r6, #4]
20006b5c:	2a1b      	cmp	r2, #27
20006b5e:	f8c5 c004 	str.w	ip, [r5, #4]
20006b62:	d914      	bls.n	20006b8e <_realloc_r+0x232>
20006b64:	f8d4 e004 	ldr.w	lr, [r4, #4]
20006b68:	1d1c      	adds	r4, r3, #4
20006b6a:	f101 0c04 	add.w	ip, r1, #4
20006b6e:	f8c0 e004 	str.w	lr, [r0, #4]
20006b72:	6848      	ldr	r0, [r1, #4]
20006b74:	f10c 0104 	add.w	r1, ip, #4
20006b78:	6058      	str	r0, [r3, #4]
20006b7a:	1d23      	adds	r3, r4, #4
20006b7c:	2a24      	cmp	r2, #36	; 0x24
20006b7e:	d106      	bne.n	20006b8e <_realloc_r+0x232>
20006b80:	f8dc 2004 	ldr.w	r2, [ip, #4]
20006b84:	6062      	str	r2, [r4, #4]
20006b86:	684a      	ldr	r2, [r1, #4]
20006b88:	3108      	adds	r1, #8
20006b8a:	605a      	str	r2, [r3, #4]
20006b8c:	3308      	adds	r3, #8
20006b8e:	4608      	mov	r0, r1
20006b90:	461a      	mov	r2, r3
20006b92:	f850 4b04 	ldr.w	r4, [r0], #4
20006b96:	f842 4b04 	str.w	r4, [r2], #4
20006b9a:	6849      	ldr	r1, [r1, #4]
20006b9c:	6059      	str	r1, [r3, #4]
20006b9e:	6843      	ldr	r3, [r0, #4]
20006ba0:	6053      	str	r3, [r2, #4]
20006ba2:	4631      	mov	r1, r6
20006ba4:	4638      	mov	r0, r7
20006ba6:	f7fe fb3f 	bl	20005228 <_free_r>
20006baa:	4638      	mov	r0, r7
20006bac:	f7ff fa28 	bl	20006000 <__malloc_unlock>
20006bb0:	e785      	b.n	20006abe <_realloc_r+0x162>
20006bb2:	4455      	add	r5, sl
20006bb4:	4295      	cmp	r5, r2
20006bb6:	dbaf      	blt.n	20006b18 <_realloc_r+0x1bc>
20006bb8:	465b      	mov	r3, fp
20006bba:	f8db 000c 	ldr.w	r0, [fp, #12]
20006bbe:	f1aa 0204 	sub.w	r2, sl, #4
20006bc2:	f853 1f08 	ldr.w	r1, [r3, #8]!
20006bc6:	2a24      	cmp	r2, #36	; 0x24
20006bc8:	6081      	str	r1, [r0, #8]
20006bca:	60c8      	str	r0, [r1, #12]
20006bcc:	f67f af30 	bls.w	20006a30 <_realloc_r+0xd4>
20006bd0:	4618      	mov	r0, r3
20006bd2:	4631      	mov	r1, r6
20006bd4:	4698      	mov	r8, r3
20006bd6:	f7ff f9b5 	bl	20005f44 <memmove>
20006bda:	4658      	mov	r0, fp
20006bdc:	f8db 3004 	ldr.w	r3, [fp, #4]
20006be0:	e75a      	b.n	20006a98 <_realloc_r+0x13c>
20006be2:	4611      	mov	r1, r2
20006be4:	b003      	add	sp, #12
20006be6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006bea:	f7fe be9f 	b.w	2000592c <_malloc_r>
20006bee:	230c      	movs	r3, #12
20006bf0:	2500      	movs	r5, #0
20006bf2:	603b      	str	r3, [r7, #0]
20006bf4:	e763      	b.n	20006abe <_realloc_r+0x162>
20006bf6:	f8de 5004 	ldr.w	r5, [lr, #4]
20006bfa:	f104 0b10 	add.w	fp, r4, #16
20006bfe:	f025 0c03 	bic.w	ip, r5, #3
20006c02:	eb0c 000a 	add.w	r0, ip, sl
20006c06:	4558      	cmp	r0, fp
20006c08:	bfb8      	it	lt
20006c0a:	4670      	movlt	r0, lr
20006c0c:	f6ff aee5 	blt.w	200069da <_realloc_r+0x7e>
20006c10:	eb08 0204 	add.w	r2, r8, r4
20006c14:	1b01      	subs	r1, r0, r4
20006c16:	f041 0101 	orr.w	r1, r1, #1
20006c1a:	609a      	str	r2, [r3, #8]
20006c1c:	6051      	str	r1, [r2, #4]
20006c1e:	4638      	mov	r0, r7
20006c20:	f8d8 1004 	ldr.w	r1, [r8, #4]
20006c24:	4635      	mov	r5, r6
20006c26:	f001 0301 	and.w	r3, r1, #1
20006c2a:	431c      	orrs	r4, r3
20006c2c:	f8c8 4004 	str.w	r4, [r8, #4]
20006c30:	f7ff f9e6 	bl	20006000 <__malloc_unlock>
20006c34:	e743      	b.n	20006abe <_realloc_r+0x162>
20006c36:	f7ff f985 	bl	20005f44 <memmove>
20006c3a:	e7b2      	b.n	20006ba2 <_realloc_r+0x246>
20006c3c:	4455      	add	r5, sl
20006c3e:	f104 0110 	add.w	r1, r4, #16
20006c42:	44ac      	add	ip, r5
20006c44:	458c      	cmp	ip, r1
20006c46:	dbb5      	blt.n	20006bb4 <_realloc_r+0x258>
20006c48:	465d      	mov	r5, fp
20006c4a:	f8db 000c 	ldr.w	r0, [fp, #12]
20006c4e:	f1aa 0204 	sub.w	r2, sl, #4
20006c52:	f855 1f08 	ldr.w	r1, [r5, #8]!
20006c56:	2a24      	cmp	r2, #36	; 0x24
20006c58:	6081      	str	r1, [r0, #8]
20006c5a:	60c8      	str	r0, [r1, #12]
20006c5c:	d84c      	bhi.n	20006cf8 <_realloc_r+0x39c>
20006c5e:	2a13      	cmp	r2, #19
20006c60:	4628      	mov	r0, r5
20006c62:	d924      	bls.n	20006cae <_realloc_r+0x352>
20006c64:	4631      	mov	r1, r6
20006c66:	f10b 0010 	add.w	r0, fp, #16
20006c6a:	f851 eb04 	ldr.w	lr, [r1], #4
20006c6e:	f8cb e008 	str.w	lr, [fp, #8]
20006c72:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006c76:	1d0e      	adds	r6, r1, #4
20006c78:	2a1b      	cmp	r2, #27
20006c7a:	f8cb e00c 	str.w	lr, [fp, #12]
20006c7e:	d916      	bls.n	20006cae <_realloc_r+0x352>
20006c80:	f8d1 e004 	ldr.w	lr, [r1, #4]
20006c84:	1d31      	adds	r1, r6, #4
20006c86:	f10b 0018 	add.w	r0, fp, #24
20006c8a:	f8cb e010 	str.w	lr, [fp, #16]
20006c8e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006c92:	1d0e      	adds	r6, r1, #4
20006c94:	2a24      	cmp	r2, #36	; 0x24
20006c96:	f8cb e014 	str.w	lr, [fp, #20]
20006c9a:	d108      	bne.n	20006cae <_realloc_r+0x352>
20006c9c:	684a      	ldr	r2, [r1, #4]
20006c9e:	f10b 0020 	add.w	r0, fp, #32
20006ca2:	f8cb 2018 	str.w	r2, [fp, #24]
20006ca6:	6872      	ldr	r2, [r6, #4]
20006ca8:	3608      	adds	r6, #8
20006caa:	f8cb 201c 	str.w	r2, [fp, #28]
20006cae:	4631      	mov	r1, r6
20006cb0:	4602      	mov	r2, r0
20006cb2:	f851 eb04 	ldr.w	lr, [r1], #4
20006cb6:	f842 eb04 	str.w	lr, [r2], #4
20006cba:	6876      	ldr	r6, [r6, #4]
20006cbc:	6046      	str	r6, [r0, #4]
20006cbe:	6849      	ldr	r1, [r1, #4]
20006cc0:	6051      	str	r1, [r2, #4]
20006cc2:	eb0b 0204 	add.w	r2, fp, r4
20006cc6:	ebc4 010c 	rsb	r1, r4, ip
20006cca:	f041 0101 	orr.w	r1, r1, #1
20006cce:	609a      	str	r2, [r3, #8]
20006cd0:	6051      	str	r1, [r2, #4]
20006cd2:	4638      	mov	r0, r7
20006cd4:	f8db 1004 	ldr.w	r1, [fp, #4]
20006cd8:	f001 0301 	and.w	r3, r1, #1
20006cdc:	431c      	orrs	r4, r3
20006cde:	f8cb 4004 	str.w	r4, [fp, #4]
20006ce2:	f7ff f98d 	bl	20006000 <__malloc_unlock>
20006ce6:	e6ea      	b.n	20006abe <_realloc_r+0x162>
20006ce8:	6855      	ldr	r5, [r2, #4]
20006cea:	4640      	mov	r0, r8
20006cec:	f108 0808 	add.w	r8, r8, #8
20006cf0:	f025 0503 	bic.w	r5, r5, #3
20006cf4:	4455      	add	r5, sl
20006cf6:	e6cf      	b.n	20006a98 <_realloc_r+0x13c>
20006cf8:	4631      	mov	r1, r6
20006cfa:	4628      	mov	r0, r5
20006cfc:	9300      	str	r3, [sp, #0]
20006cfe:	f8cd c004 	str.w	ip, [sp, #4]
20006d02:	f7ff f91f 	bl	20005f44 <memmove>
20006d06:	f8dd c004 	ldr.w	ip, [sp, #4]
20006d0a:	9b00      	ldr	r3, [sp, #0]
20006d0c:	e7d9      	b.n	20006cc2 <_realloc_r+0x366>
20006d0e:	bf00      	nop

20006d10 <__isinfd>:
20006d10:	4602      	mov	r2, r0
20006d12:	4240      	negs	r0, r0
20006d14:	ea40 0302 	orr.w	r3, r0, r2
20006d18:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20006d1c:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20006d20:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20006d24:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20006d28:	4258      	negs	r0, r3
20006d2a:	ea40 0303 	orr.w	r3, r0, r3
20006d2e:	17d8      	asrs	r0, r3, #31
20006d30:	3001      	adds	r0, #1
20006d32:	4770      	bx	lr

20006d34 <__isnand>:
20006d34:	4602      	mov	r2, r0
20006d36:	4240      	negs	r0, r0
20006d38:	4310      	orrs	r0, r2
20006d3a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20006d3e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20006d42:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20006d46:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20006d4a:	0fc0      	lsrs	r0, r0, #31
20006d4c:	4770      	bx	lr
20006d4e:	bf00      	nop

20006d50 <_sbrk_r>:
20006d50:	b538      	push	{r3, r4, r5, lr}
20006d52:	f648 34dc 	movw	r4, #35804	; 0x8bdc
20006d56:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006d5a:	4605      	mov	r5, r0
20006d5c:	4608      	mov	r0, r1
20006d5e:	2300      	movs	r3, #0
20006d60:	6023      	str	r3, [r4, #0]
20006d62:	f7f9 fe5b 	bl	20000a1c <_sbrk>
20006d66:	f1b0 3fff 	cmp.w	r0, #4294967295
20006d6a:	d000      	beq.n	20006d6e <_sbrk_r+0x1e>
20006d6c:	bd38      	pop	{r3, r4, r5, pc}
20006d6e:	6823      	ldr	r3, [r4, #0]
20006d70:	2b00      	cmp	r3, #0
20006d72:	d0fb      	beq.n	20006d6c <_sbrk_r+0x1c>
20006d74:	602b      	str	r3, [r5, #0]
20006d76:	bd38      	pop	{r3, r4, r5, pc}

20006d78 <__sclose>:
20006d78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006d7c:	f000 b960 	b.w	20007040 <_close_r>

20006d80 <__sseek>:
20006d80:	b510      	push	{r4, lr}
20006d82:	460c      	mov	r4, r1
20006d84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006d88:	f000 f9fe 	bl	20007188 <_lseek_r>
20006d8c:	89a3      	ldrh	r3, [r4, #12]
20006d8e:	f1b0 3fff 	cmp.w	r0, #4294967295
20006d92:	bf15      	itete	ne
20006d94:	6560      	strne	r0, [r4, #84]	; 0x54
20006d96:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20006d9a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20006d9e:	81a3      	strheq	r3, [r4, #12]
20006da0:	bf18      	it	ne
20006da2:	81a3      	strhne	r3, [r4, #12]
20006da4:	bd10      	pop	{r4, pc}
20006da6:	bf00      	nop

20006da8 <__swrite>:
20006da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006dac:	461d      	mov	r5, r3
20006dae:	898b      	ldrh	r3, [r1, #12]
20006db0:	460c      	mov	r4, r1
20006db2:	4616      	mov	r6, r2
20006db4:	4607      	mov	r7, r0
20006db6:	f413 7f80 	tst.w	r3, #256	; 0x100
20006dba:	d006      	beq.n	20006dca <__swrite+0x22>
20006dbc:	2302      	movs	r3, #2
20006dbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006dc2:	2200      	movs	r2, #0
20006dc4:	f000 f9e0 	bl	20007188 <_lseek_r>
20006dc8:	89a3      	ldrh	r3, [r4, #12]
20006dca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20006dce:	4638      	mov	r0, r7
20006dd0:	81a3      	strh	r3, [r4, #12]
20006dd2:	4632      	mov	r2, r6
20006dd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20006dd8:	462b      	mov	r3, r5
20006dda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20006dde:	f7f9 bdf9 	b.w	200009d4 <_write_r>
20006de2:	bf00      	nop

20006de4 <__sread>:
20006de4:	b510      	push	{r4, lr}
20006de6:	460c      	mov	r4, r1
20006de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006dec:	f000 f9e2 	bl	200071b4 <_read_r>
20006df0:	2800      	cmp	r0, #0
20006df2:	db03      	blt.n	20006dfc <__sread+0x18>
20006df4:	6d63      	ldr	r3, [r4, #84]	; 0x54
20006df6:	181b      	adds	r3, r3, r0
20006df8:	6563      	str	r3, [r4, #84]	; 0x54
20006dfa:	bd10      	pop	{r4, pc}
20006dfc:	89a3      	ldrh	r3, [r4, #12]
20006dfe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20006e02:	81a3      	strh	r3, [r4, #12]
20006e04:	bd10      	pop	{r4, pc}
20006e06:	bf00      	nop

20006e08 <strcmp>:
20006e08:	ea80 0201 	eor.w	r2, r0, r1
20006e0c:	f012 0f03 	tst.w	r2, #3
20006e10:	d13a      	bne.n	20006e88 <strcmp_unaligned>
20006e12:	f010 0203 	ands.w	r2, r0, #3
20006e16:	f020 0003 	bic.w	r0, r0, #3
20006e1a:	f021 0103 	bic.w	r1, r1, #3
20006e1e:	f850 cb04 	ldr.w	ip, [r0], #4
20006e22:	bf08      	it	eq
20006e24:	f851 3b04 	ldreq.w	r3, [r1], #4
20006e28:	d00d      	beq.n	20006e46 <strcmp+0x3e>
20006e2a:	f082 0203 	eor.w	r2, r2, #3
20006e2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20006e32:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20006e36:	fa23 f202 	lsr.w	r2, r3, r2
20006e3a:	f851 3b04 	ldr.w	r3, [r1], #4
20006e3e:	ea4c 0c02 	orr.w	ip, ip, r2
20006e42:	ea43 0302 	orr.w	r3, r3, r2
20006e46:	bf00      	nop
20006e48:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20006e4c:	459c      	cmp	ip, r3
20006e4e:	bf01      	itttt	eq
20006e50:	ea22 020c 	biceq.w	r2, r2, ip
20006e54:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20006e58:	f850 cb04 	ldreq.w	ip, [r0], #4
20006e5c:	f851 3b04 	ldreq.w	r3, [r1], #4
20006e60:	d0f2      	beq.n	20006e48 <strcmp+0x40>
20006e62:	ea4f 600c 	mov.w	r0, ip, lsl #24
20006e66:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20006e6a:	2801      	cmp	r0, #1
20006e6c:	bf28      	it	cs
20006e6e:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20006e72:	bf08      	it	eq
20006e74:	0a1b      	lsreq	r3, r3, #8
20006e76:	d0f4      	beq.n	20006e62 <strcmp+0x5a>
20006e78:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20006e7c:	ea4f 6010 	mov.w	r0, r0, lsr #24
20006e80:	eba0 0003 	sub.w	r0, r0, r3
20006e84:	4770      	bx	lr
20006e86:	bf00      	nop

20006e88 <strcmp_unaligned>:
20006e88:	f010 0f03 	tst.w	r0, #3
20006e8c:	d00a      	beq.n	20006ea4 <strcmp_unaligned+0x1c>
20006e8e:	f810 2b01 	ldrb.w	r2, [r0], #1
20006e92:	f811 3b01 	ldrb.w	r3, [r1], #1
20006e96:	2a01      	cmp	r2, #1
20006e98:	bf28      	it	cs
20006e9a:	429a      	cmpcs	r2, r3
20006e9c:	d0f4      	beq.n	20006e88 <strcmp_unaligned>
20006e9e:	eba2 0003 	sub.w	r0, r2, r3
20006ea2:	4770      	bx	lr
20006ea4:	f84d 5d04 	str.w	r5, [sp, #-4]!
20006ea8:	f84d 4d04 	str.w	r4, [sp, #-4]!
20006eac:	f04f 0201 	mov.w	r2, #1
20006eb0:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20006eb4:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20006eb8:	f001 0c03 	and.w	ip, r1, #3
20006ebc:	f021 0103 	bic.w	r1, r1, #3
20006ec0:	f850 4b04 	ldr.w	r4, [r0], #4
20006ec4:	f851 5b04 	ldr.w	r5, [r1], #4
20006ec8:	f1bc 0f02 	cmp.w	ip, #2
20006ecc:	d026      	beq.n	20006f1c <strcmp_unaligned+0x94>
20006ece:	d84b      	bhi.n	20006f68 <strcmp_unaligned+0xe0>
20006ed0:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20006ed4:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20006ed8:	eba4 0302 	sub.w	r3, r4, r2
20006edc:	ea23 0304 	bic.w	r3, r3, r4
20006ee0:	d10d      	bne.n	20006efe <strcmp_unaligned+0x76>
20006ee2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20006ee6:	bf08      	it	eq
20006ee8:	f851 5b04 	ldreq.w	r5, [r1], #4
20006eec:	d10a      	bne.n	20006f04 <strcmp_unaligned+0x7c>
20006eee:	ea8c 0c04 	eor.w	ip, ip, r4
20006ef2:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20006ef6:	d10c      	bne.n	20006f12 <strcmp_unaligned+0x8a>
20006ef8:	f850 4b04 	ldr.w	r4, [r0], #4
20006efc:	e7e8      	b.n	20006ed0 <strcmp_unaligned+0x48>
20006efe:	ea4f 2515 	mov.w	r5, r5, lsr #8
20006f02:	e05c      	b.n	20006fbe <strcmp_unaligned+0x136>
20006f04:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20006f08:	d152      	bne.n	20006fb0 <strcmp_unaligned+0x128>
20006f0a:	780d      	ldrb	r5, [r1, #0]
20006f0c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20006f10:	e055      	b.n	20006fbe <strcmp_unaligned+0x136>
20006f12:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20006f16:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20006f1a:	e050      	b.n	20006fbe <strcmp_unaligned+0x136>
20006f1c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20006f20:	eba4 0302 	sub.w	r3, r4, r2
20006f24:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20006f28:	ea23 0304 	bic.w	r3, r3, r4
20006f2c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20006f30:	d117      	bne.n	20006f62 <strcmp_unaligned+0xda>
20006f32:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20006f36:	bf08      	it	eq
20006f38:	f851 5b04 	ldreq.w	r5, [r1], #4
20006f3c:	d107      	bne.n	20006f4e <strcmp_unaligned+0xc6>
20006f3e:	ea8c 0c04 	eor.w	ip, ip, r4
20006f42:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20006f46:	d108      	bne.n	20006f5a <strcmp_unaligned+0xd2>
20006f48:	f850 4b04 	ldr.w	r4, [r0], #4
20006f4c:	e7e6      	b.n	20006f1c <strcmp_unaligned+0x94>
20006f4e:	041b      	lsls	r3, r3, #16
20006f50:	d12e      	bne.n	20006fb0 <strcmp_unaligned+0x128>
20006f52:	880d      	ldrh	r5, [r1, #0]
20006f54:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20006f58:	e031      	b.n	20006fbe <strcmp_unaligned+0x136>
20006f5a:	ea4f 4505 	mov.w	r5, r5, lsl #16
20006f5e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20006f62:	ea4f 4515 	mov.w	r5, r5, lsr #16
20006f66:	e02a      	b.n	20006fbe <strcmp_unaligned+0x136>
20006f68:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20006f6c:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20006f70:	eba4 0302 	sub.w	r3, r4, r2
20006f74:	ea23 0304 	bic.w	r3, r3, r4
20006f78:	d10d      	bne.n	20006f96 <strcmp_unaligned+0x10e>
20006f7a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20006f7e:	bf08      	it	eq
20006f80:	f851 5b04 	ldreq.w	r5, [r1], #4
20006f84:	d10a      	bne.n	20006f9c <strcmp_unaligned+0x114>
20006f86:	ea8c 0c04 	eor.w	ip, ip, r4
20006f8a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20006f8e:	d10a      	bne.n	20006fa6 <strcmp_unaligned+0x11e>
20006f90:	f850 4b04 	ldr.w	r4, [r0], #4
20006f94:	e7e8      	b.n	20006f68 <strcmp_unaligned+0xe0>
20006f96:	ea4f 6515 	mov.w	r5, r5, lsr #24
20006f9a:	e010      	b.n	20006fbe <strcmp_unaligned+0x136>
20006f9c:	f014 0fff 	tst.w	r4, #255	; 0xff
20006fa0:	d006      	beq.n	20006fb0 <strcmp_unaligned+0x128>
20006fa2:	f851 5b04 	ldr.w	r5, [r1], #4
20006fa6:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20006faa:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20006fae:	e006      	b.n	20006fbe <strcmp_unaligned+0x136>
20006fb0:	f04f 0000 	mov.w	r0, #0
20006fb4:	f85d 4b04 	ldr.w	r4, [sp], #4
20006fb8:	f85d 5b04 	ldr.w	r5, [sp], #4
20006fbc:	4770      	bx	lr
20006fbe:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20006fc2:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20006fc6:	2801      	cmp	r0, #1
20006fc8:	bf28      	it	cs
20006fca:	4290      	cmpcs	r0, r2
20006fcc:	bf04      	itt	eq
20006fce:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20006fd2:	0a2d      	lsreq	r5, r5, #8
20006fd4:	d0f3      	beq.n	20006fbe <strcmp_unaligned+0x136>
20006fd6:	eba2 0000 	sub.w	r0, r2, r0
20006fda:	f85d 4b04 	ldr.w	r4, [sp], #4
20006fde:	f85d 5b04 	ldr.w	r5, [sp], #4
20006fe2:	4770      	bx	lr

20006fe4 <_calloc_r>:
20006fe4:	b538      	push	{r3, r4, r5, lr}
20006fe6:	fb01 f102 	mul.w	r1, r1, r2
20006fea:	f7fe fc9f 	bl	2000592c <_malloc_r>
20006fee:	4604      	mov	r4, r0
20006ff0:	b1f8      	cbz	r0, 20007032 <_calloc_r+0x4e>
20006ff2:	f850 2c04 	ldr.w	r2, [r0, #-4]
20006ff6:	f022 0203 	bic.w	r2, r2, #3
20006ffa:	3a04      	subs	r2, #4
20006ffc:	2a24      	cmp	r2, #36	; 0x24
20006ffe:	d81a      	bhi.n	20007036 <_calloc_r+0x52>
20007000:	2a13      	cmp	r2, #19
20007002:	4603      	mov	r3, r0
20007004:	d90f      	bls.n	20007026 <_calloc_r+0x42>
20007006:	2100      	movs	r1, #0
20007008:	f840 1b04 	str.w	r1, [r0], #4
2000700c:	1d03      	adds	r3, r0, #4
2000700e:	2a1b      	cmp	r2, #27
20007010:	6061      	str	r1, [r4, #4]
20007012:	d908      	bls.n	20007026 <_calloc_r+0x42>
20007014:	1d1d      	adds	r5, r3, #4
20007016:	6041      	str	r1, [r0, #4]
20007018:	6059      	str	r1, [r3, #4]
2000701a:	1d2b      	adds	r3, r5, #4
2000701c:	2a24      	cmp	r2, #36	; 0x24
2000701e:	bf02      	ittt	eq
20007020:	6069      	streq	r1, [r5, #4]
20007022:	6059      	streq	r1, [r3, #4]
20007024:	3308      	addeq	r3, #8
20007026:	461a      	mov	r2, r3
20007028:	2100      	movs	r1, #0
2000702a:	f842 1b04 	str.w	r1, [r2], #4
2000702e:	6059      	str	r1, [r3, #4]
20007030:	6051      	str	r1, [r2, #4]
20007032:	4620      	mov	r0, r4
20007034:	bd38      	pop	{r3, r4, r5, pc}
20007036:	2100      	movs	r1, #0
20007038:	f7fb f936 	bl	200022a8 <memset>
2000703c:	4620      	mov	r0, r4
2000703e:	bd38      	pop	{r3, r4, r5, pc}

20007040 <_close_r>:
20007040:	b538      	push	{r3, r4, r5, lr}
20007042:	f648 34dc 	movw	r4, #35804	; 0x8bdc
20007046:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000704a:	4605      	mov	r5, r0
2000704c:	4608      	mov	r0, r1
2000704e:	2300      	movs	r3, #0
20007050:	6023      	str	r3, [r4, #0]
20007052:	f7f9 fca7 	bl	200009a4 <_close>
20007056:	f1b0 3fff 	cmp.w	r0, #4294967295
2000705a:	d000      	beq.n	2000705e <_close_r+0x1e>
2000705c:	bd38      	pop	{r3, r4, r5, pc}
2000705e:	6823      	ldr	r3, [r4, #0]
20007060:	2b00      	cmp	r3, #0
20007062:	d0fb      	beq.n	2000705c <_close_r+0x1c>
20007064:	602b      	str	r3, [r5, #0]
20007066:	bd38      	pop	{r3, r4, r5, pc}

20007068 <_fclose_r>:
20007068:	b570      	push	{r4, r5, r6, lr}
2000706a:	4605      	mov	r5, r0
2000706c:	460c      	mov	r4, r1
2000706e:	2900      	cmp	r1, #0
20007070:	d04b      	beq.n	2000710a <_fclose_r+0xa2>
20007072:	f7fd ffa1 	bl	20004fb8 <__sfp_lock_acquire>
20007076:	b115      	cbz	r5, 2000707e <_fclose_r+0x16>
20007078:	69ab      	ldr	r3, [r5, #24]
2000707a:	2b00      	cmp	r3, #0
2000707c:	d048      	beq.n	20007110 <_fclose_r+0xa8>
2000707e:	f248 132c 	movw	r3, #33068	; 0x812c
20007082:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007086:	429c      	cmp	r4, r3
20007088:	bf08      	it	eq
2000708a:	686c      	ldreq	r4, [r5, #4]
2000708c:	d00e      	beq.n	200070ac <_fclose_r+0x44>
2000708e:	f248 134c 	movw	r3, #33100	; 0x814c
20007092:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007096:	429c      	cmp	r4, r3
20007098:	bf08      	it	eq
2000709a:	68ac      	ldreq	r4, [r5, #8]
2000709c:	d006      	beq.n	200070ac <_fclose_r+0x44>
2000709e:	f248 136c 	movw	r3, #33132	; 0x816c
200070a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200070a6:	429c      	cmp	r4, r3
200070a8:	bf08      	it	eq
200070aa:	68ec      	ldreq	r4, [r5, #12]
200070ac:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
200070b0:	b33e      	cbz	r6, 20007102 <_fclose_r+0x9a>
200070b2:	4628      	mov	r0, r5
200070b4:	4621      	mov	r1, r4
200070b6:	f7fd fec3 	bl	20004e40 <_fflush_r>
200070ba:	6b23      	ldr	r3, [r4, #48]	; 0x30
200070bc:	4606      	mov	r6, r0
200070be:	b13b      	cbz	r3, 200070d0 <_fclose_r+0x68>
200070c0:	4628      	mov	r0, r5
200070c2:	6a21      	ldr	r1, [r4, #32]
200070c4:	4798      	blx	r3
200070c6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
200070ca:	bf28      	it	cs
200070cc:	f04f 36ff 	movcs.w	r6, #4294967295
200070d0:	89a3      	ldrh	r3, [r4, #12]
200070d2:	f013 0f80 	tst.w	r3, #128	; 0x80
200070d6:	d11f      	bne.n	20007118 <_fclose_r+0xb0>
200070d8:	6b61      	ldr	r1, [r4, #52]	; 0x34
200070da:	b141      	cbz	r1, 200070ee <_fclose_r+0x86>
200070dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
200070e0:	4299      	cmp	r1, r3
200070e2:	d002      	beq.n	200070ea <_fclose_r+0x82>
200070e4:	4628      	mov	r0, r5
200070e6:	f7fe f89f 	bl	20005228 <_free_r>
200070ea:	2300      	movs	r3, #0
200070ec:	6363      	str	r3, [r4, #52]	; 0x34
200070ee:	6ca1      	ldr	r1, [r4, #72]	; 0x48
200070f0:	b121      	cbz	r1, 200070fc <_fclose_r+0x94>
200070f2:	4628      	mov	r0, r5
200070f4:	f7fe f898 	bl	20005228 <_free_r>
200070f8:	2300      	movs	r3, #0
200070fa:	64a3      	str	r3, [r4, #72]	; 0x48
200070fc:	f04f 0300 	mov.w	r3, #0
20007100:	81a3      	strh	r3, [r4, #12]
20007102:	f7fd ff5b 	bl	20004fbc <__sfp_lock_release>
20007106:	4630      	mov	r0, r6
20007108:	bd70      	pop	{r4, r5, r6, pc}
2000710a:	460e      	mov	r6, r1
2000710c:	4630      	mov	r0, r6
2000710e:	bd70      	pop	{r4, r5, r6, pc}
20007110:	4628      	mov	r0, r5
20007112:	f7fe f805 	bl	20005120 <__sinit>
20007116:	e7b2      	b.n	2000707e <_fclose_r+0x16>
20007118:	4628      	mov	r0, r5
2000711a:	6921      	ldr	r1, [r4, #16]
2000711c:	f7fe f884 	bl	20005228 <_free_r>
20007120:	e7da      	b.n	200070d8 <_fclose_r+0x70>
20007122:	bf00      	nop

20007124 <fclose>:
20007124:	f248 3340 	movw	r3, #33600	; 0x8340
20007128:	4601      	mov	r1, r0
2000712a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000712e:	6818      	ldr	r0, [r3, #0]
20007130:	e79a      	b.n	20007068 <_fclose_r>
20007132:	bf00      	nop

20007134 <_fstat_r>:
20007134:	b538      	push	{r3, r4, r5, lr}
20007136:	f648 34dc 	movw	r4, #35804	; 0x8bdc
2000713a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000713e:	4605      	mov	r5, r0
20007140:	4608      	mov	r0, r1
20007142:	4611      	mov	r1, r2
20007144:	2300      	movs	r3, #0
20007146:	6023      	str	r3, [r4, #0]
20007148:	f7f9 fc32 	bl	200009b0 <_fstat>
2000714c:	f1b0 3fff 	cmp.w	r0, #4294967295
20007150:	d000      	beq.n	20007154 <_fstat_r+0x20>
20007152:	bd38      	pop	{r3, r4, r5, pc}
20007154:	6823      	ldr	r3, [r4, #0]
20007156:	2b00      	cmp	r3, #0
20007158:	d0fb      	beq.n	20007152 <_fstat_r+0x1e>
2000715a:	602b      	str	r3, [r5, #0]
2000715c:	bd38      	pop	{r3, r4, r5, pc}
2000715e:	bf00      	nop

20007160 <_isatty_r>:
20007160:	b538      	push	{r3, r4, r5, lr}
20007162:	f648 34dc 	movw	r4, #35804	; 0x8bdc
20007166:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000716a:	4605      	mov	r5, r0
2000716c:	4608      	mov	r0, r1
2000716e:	2300      	movs	r3, #0
20007170:	6023      	str	r3, [r4, #0]
20007172:	f7f9 fc23 	bl	200009bc <_isatty>
20007176:	f1b0 3fff 	cmp.w	r0, #4294967295
2000717a:	d000      	beq.n	2000717e <_isatty_r+0x1e>
2000717c:	bd38      	pop	{r3, r4, r5, pc}
2000717e:	6823      	ldr	r3, [r4, #0]
20007180:	2b00      	cmp	r3, #0
20007182:	d0fb      	beq.n	2000717c <_isatty_r+0x1c>
20007184:	602b      	str	r3, [r5, #0]
20007186:	bd38      	pop	{r3, r4, r5, pc}

20007188 <_lseek_r>:
20007188:	b538      	push	{r3, r4, r5, lr}
2000718a:	f648 34dc 	movw	r4, #35804	; 0x8bdc
2000718e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007192:	4605      	mov	r5, r0
20007194:	4608      	mov	r0, r1
20007196:	4611      	mov	r1, r2
20007198:	461a      	mov	r2, r3
2000719a:	2300      	movs	r3, #0
2000719c:	6023      	str	r3, [r4, #0]
2000719e:	f7f9 fc11 	bl	200009c4 <_lseek>
200071a2:	f1b0 3fff 	cmp.w	r0, #4294967295
200071a6:	d000      	beq.n	200071aa <_lseek_r+0x22>
200071a8:	bd38      	pop	{r3, r4, r5, pc}
200071aa:	6823      	ldr	r3, [r4, #0]
200071ac:	2b00      	cmp	r3, #0
200071ae:	d0fb      	beq.n	200071a8 <_lseek_r+0x20>
200071b0:	602b      	str	r3, [r5, #0]
200071b2:	bd38      	pop	{r3, r4, r5, pc}

200071b4 <_read_r>:
200071b4:	b538      	push	{r3, r4, r5, lr}
200071b6:	f648 34dc 	movw	r4, #35804	; 0x8bdc
200071ba:	f2c2 0400 	movt	r4, #8192	; 0x2000
200071be:	4605      	mov	r5, r0
200071c0:	4608      	mov	r0, r1
200071c2:	4611      	mov	r1, r2
200071c4:	461a      	mov	r2, r3
200071c6:	2300      	movs	r3, #0
200071c8:	6023      	str	r3, [r4, #0]
200071ca:	f7f9 fbff 	bl	200009cc <_read>
200071ce:	f1b0 3fff 	cmp.w	r0, #4294967295
200071d2:	d000      	beq.n	200071d6 <_read_r+0x22>
200071d4:	bd38      	pop	{r3, r4, r5, pc}
200071d6:	6823      	ldr	r3, [r4, #0]
200071d8:	2b00      	cmp	r3, #0
200071da:	d0fb      	beq.n	200071d4 <_read_r+0x20>
200071dc:	602b      	str	r3, [r5, #0]
200071de:	bd38      	pop	{r3, r4, r5, pc}

200071e0 <__aeabi_uidiv>:
200071e0:	1e4a      	subs	r2, r1, #1
200071e2:	bf08      	it	eq
200071e4:	4770      	bxeq	lr
200071e6:	f0c0 8124 	bcc.w	20007432 <__aeabi_uidiv+0x252>
200071ea:	4288      	cmp	r0, r1
200071ec:	f240 8116 	bls.w	2000741c <__aeabi_uidiv+0x23c>
200071f0:	4211      	tst	r1, r2
200071f2:	f000 8117 	beq.w	20007424 <__aeabi_uidiv+0x244>
200071f6:	fab0 f380 	clz	r3, r0
200071fa:	fab1 f281 	clz	r2, r1
200071fe:	eba2 0303 	sub.w	r3, r2, r3
20007202:	f1c3 031f 	rsb	r3, r3, #31
20007206:	a204      	add	r2, pc, #16	; (adr r2, 20007218 <__aeabi_uidiv+0x38>)
20007208:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000720c:	f04f 0200 	mov.w	r2, #0
20007210:	469f      	mov	pc, r3
20007212:	bf00      	nop
20007214:	f3af 8000 	nop.w
20007218:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000721c:	bf00      	nop
2000721e:	eb42 0202 	adc.w	r2, r2, r2
20007222:	bf28      	it	cs
20007224:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20007228:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000722c:	bf00      	nop
2000722e:	eb42 0202 	adc.w	r2, r2, r2
20007232:	bf28      	it	cs
20007234:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20007238:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000723c:	bf00      	nop
2000723e:	eb42 0202 	adc.w	r2, r2, r2
20007242:	bf28      	it	cs
20007244:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20007248:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000724c:	bf00      	nop
2000724e:	eb42 0202 	adc.w	r2, r2, r2
20007252:	bf28      	it	cs
20007254:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20007258:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000725c:	bf00      	nop
2000725e:	eb42 0202 	adc.w	r2, r2, r2
20007262:	bf28      	it	cs
20007264:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20007268:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000726c:	bf00      	nop
2000726e:	eb42 0202 	adc.w	r2, r2, r2
20007272:	bf28      	it	cs
20007274:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20007278:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000727c:	bf00      	nop
2000727e:	eb42 0202 	adc.w	r2, r2, r2
20007282:	bf28      	it	cs
20007284:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20007288:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000728c:	bf00      	nop
2000728e:	eb42 0202 	adc.w	r2, r2, r2
20007292:	bf28      	it	cs
20007294:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
20007298:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
2000729c:	bf00      	nop
2000729e:	eb42 0202 	adc.w	r2, r2, r2
200072a2:	bf28      	it	cs
200072a4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
200072a8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
200072ac:	bf00      	nop
200072ae:	eb42 0202 	adc.w	r2, r2, r2
200072b2:	bf28      	it	cs
200072b4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
200072b8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
200072bc:	bf00      	nop
200072be:	eb42 0202 	adc.w	r2, r2, r2
200072c2:	bf28      	it	cs
200072c4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
200072c8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
200072cc:	bf00      	nop
200072ce:	eb42 0202 	adc.w	r2, r2, r2
200072d2:	bf28      	it	cs
200072d4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
200072d8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
200072dc:	bf00      	nop
200072de:	eb42 0202 	adc.w	r2, r2, r2
200072e2:	bf28      	it	cs
200072e4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
200072e8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
200072ec:	bf00      	nop
200072ee:	eb42 0202 	adc.w	r2, r2, r2
200072f2:	bf28      	it	cs
200072f4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
200072f8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
200072fc:	bf00      	nop
200072fe:	eb42 0202 	adc.w	r2, r2, r2
20007302:	bf28      	it	cs
20007304:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20007308:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000730c:	bf00      	nop
2000730e:	eb42 0202 	adc.w	r2, r2, r2
20007312:	bf28      	it	cs
20007314:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20007318:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000731c:	bf00      	nop
2000731e:	eb42 0202 	adc.w	r2, r2, r2
20007322:	bf28      	it	cs
20007324:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20007328:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000732c:	bf00      	nop
2000732e:	eb42 0202 	adc.w	r2, r2, r2
20007332:	bf28      	it	cs
20007334:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20007338:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000733c:	bf00      	nop
2000733e:	eb42 0202 	adc.w	r2, r2, r2
20007342:	bf28      	it	cs
20007344:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20007348:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000734c:	bf00      	nop
2000734e:	eb42 0202 	adc.w	r2, r2, r2
20007352:	bf28      	it	cs
20007354:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20007358:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000735c:	bf00      	nop
2000735e:	eb42 0202 	adc.w	r2, r2, r2
20007362:	bf28      	it	cs
20007364:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20007368:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000736c:	bf00      	nop
2000736e:	eb42 0202 	adc.w	r2, r2, r2
20007372:	bf28      	it	cs
20007374:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20007378:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000737c:	bf00      	nop
2000737e:	eb42 0202 	adc.w	r2, r2, r2
20007382:	bf28      	it	cs
20007384:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20007388:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000738c:	bf00      	nop
2000738e:	eb42 0202 	adc.w	r2, r2, r2
20007392:	bf28      	it	cs
20007394:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
20007398:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
2000739c:	bf00      	nop
2000739e:	eb42 0202 	adc.w	r2, r2, r2
200073a2:	bf28      	it	cs
200073a4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
200073a8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
200073ac:	bf00      	nop
200073ae:	eb42 0202 	adc.w	r2, r2, r2
200073b2:	bf28      	it	cs
200073b4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
200073b8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
200073bc:	bf00      	nop
200073be:	eb42 0202 	adc.w	r2, r2, r2
200073c2:	bf28      	it	cs
200073c4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
200073c8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
200073cc:	bf00      	nop
200073ce:	eb42 0202 	adc.w	r2, r2, r2
200073d2:	bf28      	it	cs
200073d4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
200073d8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
200073dc:	bf00      	nop
200073de:	eb42 0202 	adc.w	r2, r2, r2
200073e2:	bf28      	it	cs
200073e4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
200073e8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
200073ec:	bf00      	nop
200073ee:	eb42 0202 	adc.w	r2, r2, r2
200073f2:	bf28      	it	cs
200073f4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
200073f8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
200073fc:	bf00      	nop
200073fe:	eb42 0202 	adc.w	r2, r2, r2
20007402:	bf28      	it	cs
20007404:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20007408:	ebb0 0f01 	cmp.w	r0, r1
2000740c:	bf00      	nop
2000740e:	eb42 0202 	adc.w	r2, r2, r2
20007412:	bf28      	it	cs
20007414:	eba0 0001 	subcs.w	r0, r0, r1
20007418:	4610      	mov	r0, r2
2000741a:	4770      	bx	lr
2000741c:	bf0c      	ite	eq
2000741e:	2001      	moveq	r0, #1
20007420:	2000      	movne	r0, #0
20007422:	4770      	bx	lr
20007424:	fab1 f281 	clz	r2, r1
20007428:	f1c2 021f 	rsb	r2, r2, #31
2000742c:	fa20 f002 	lsr.w	r0, r0, r2
20007430:	4770      	bx	lr
20007432:	b108      	cbz	r0, 20007438 <__aeabi_uidiv+0x258>
20007434:	f04f 30ff 	mov.w	r0, #4294967295
20007438:	f000 b80e 	b.w	20007458 <__aeabi_idiv0>

2000743c <__aeabi_uidivmod>:
2000743c:	2900      	cmp	r1, #0
2000743e:	d0f8      	beq.n	20007432 <__aeabi_uidiv+0x252>
20007440:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20007444:	f7ff fecc 	bl	200071e0 <__aeabi_uidiv>
20007448:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000744c:	fb02 f300 	mul.w	r3, r2, r0
20007450:	eba1 0103 	sub.w	r1, r1, r3
20007454:	4770      	bx	lr
20007456:	bf00      	nop

20007458 <__aeabi_idiv0>:
20007458:	4770      	bx	lr
2000745a:	bf00      	nop

2000745c <__aeabi_drsub>:
2000745c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20007460:	e002      	b.n	20007468 <__adddf3>
20007462:	bf00      	nop

20007464 <__aeabi_dsub>:
20007464:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20007468 <__adddf3>:
20007468:	b530      	push	{r4, r5, lr}
2000746a:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000746e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20007472:	ea94 0f05 	teq	r4, r5
20007476:	bf08      	it	eq
20007478:	ea90 0f02 	teqeq	r0, r2
2000747c:	bf1f      	itttt	ne
2000747e:	ea54 0c00 	orrsne.w	ip, r4, r0
20007482:	ea55 0c02 	orrsne.w	ip, r5, r2
20007486:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000748a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000748e:	f000 80e2 	beq.w	20007656 <__adddf3+0x1ee>
20007492:	ea4f 5454 	mov.w	r4, r4, lsr #21
20007496:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
2000749a:	bfb8      	it	lt
2000749c:	426d      	neglt	r5, r5
2000749e:	dd0c      	ble.n	200074ba <__adddf3+0x52>
200074a0:	442c      	add	r4, r5
200074a2:	ea80 0202 	eor.w	r2, r0, r2
200074a6:	ea81 0303 	eor.w	r3, r1, r3
200074aa:	ea82 0000 	eor.w	r0, r2, r0
200074ae:	ea83 0101 	eor.w	r1, r3, r1
200074b2:	ea80 0202 	eor.w	r2, r0, r2
200074b6:	ea81 0303 	eor.w	r3, r1, r3
200074ba:	2d36      	cmp	r5, #54	; 0x36
200074bc:	bf88      	it	hi
200074be:	bd30      	pophi	{r4, r5, pc}
200074c0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200074c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200074c8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
200074cc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
200074d0:	d002      	beq.n	200074d8 <__adddf3+0x70>
200074d2:	4240      	negs	r0, r0
200074d4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200074d8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
200074dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
200074e0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
200074e4:	d002      	beq.n	200074ec <__adddf3+0x84>
200074e6:	4252      	negs	r2, r2
200074e8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200074ec:	ea94 0f05 	teq	r4, r5
200074f0:	f000 80a7 	beq.w	20007642 <__adddf3+0x1da>
200074f4:	f1a4 0401 	sub.w	r4, r4, #1
200074f8:	f1d5 0e20 	rsbs	lr, r5, #32
200074fc:	db0d      	blt.n	2000751a <__adddf3+0xb2>
200074fe:	fa02 fc0e 	lsl.w	ip, r2, lr
20007502:	fa22 f205 	lsr.w	r2, r2, r5
20007506:	1880      	adds	r0, r0, r2
20007508:	f141 0100 	adc.w	r1, r1, #0
2000750c:	fa03 f20e 	lsl.w	r2, r3, lr
20007510:	1880      	adds	r0, r0, r2
20007512:	fa43 f305 	asr.w	r3, r3, r5
20007516:	4159      	adcs	r1, r3
20007518:	e00e      	b.n	20007538 <__adddf3+0xd0>
2000751a:	f1a5 0520 	sub.w	r5, r5, #32
2000751e:	f10e 0e20 	add.w	lr, lr, #32
20007522:	2a01      	cmp	r2, #1
20007524:	fa03 fc0e 	lsl.w	ip, r3, lr
20007528:	bf28      	it	cs
2000752a:	f04c 0c02 	orrcs.w	ip, ip, #2
2000752e:	fa43 f305 	asr.w	r3, r3, r5
20007532:	18c0      	adds	r0, r0, r3
20007534:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20007538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000753c:	d507      	bpl.n	2000754e <__adddf3+0xe6>
2000753e:	f04f 0e00 	mov.w	lr, #0
20007542:	f1dc 0c00 	rsbs	ip, ip, #0
20007546:	eb7e 0000 	sbcs.w	r0, lr, r0
2000754a:	eb6e 0101 	sbc.w	r1, lr, r1
2000754e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20007552:	d31b      	bcc.n	2000758c <__adddf3+0x124>
20007554:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20007558:	d30c      	bcc.n	20007574 <__adddf3+0x10c>
2000755a:	0849      	lsrs	r1, r1, #1
2000755c:	ea5f 0030 	movs.w	r0, r0, rrx
20007560:	ea4f 0c3c 	mov.w	ip, ip, rrx
20007564:	f104 0401 	add.w	r4, r4, #1
20007568:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000756c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20007570:	f080 809a 	bcs.w	200076a8 <__adddf3+0x240>
20007574:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20007578:	bf08      	it	eq
2000757a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000757e:	f150 0000 	adcs.w	r0, r0, #0
20007582:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20007586:	ea41 0105 	orr.w	r1, r1, r5
2000758a:	bd30      	pop	{r4, r5, pc}
2000758c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
20007590:	4140      	adcs	r0, r0
20007592:	eb41 0101 	adc.w	r1, r1, r1
20007596:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000759a:	f1a4 0401 	sub.w	r4, r4, #1
2000759e:	d1e9      	bne.n	20007574 <__adddf3+0x10c>
200075a0:	f091 0f00 	teq	r1, #0
200075a4:	bf04      	itt	eq
200075a6:	4601      	moveq	r1, r0
200075a8:	2000      	moveq	r0, #0
200075aa:	fab1 f381 	clz	r3, r1
200075ae:	bf08      	it	eq
200075b0:	3320      	addeq	r3, #32
200075b2:	f1a3 030b 	sub.w	r3, r3, #11
200075b6:	f1b3 0220 	subs.w	r2, r3, #32
200075ba:	da0c      	bge.n	200075d6 <__adddf3+0x16e>
200075bc:	320c      	adds	r2, #12
200075be:	dd08      	ble.n	200075d2 <__adddf3+0x16a>
200075c0:	f102 0c14 	add.w	ip, r2, #20
200075c4:	f1c2 020c 	rsb	r2, r2, #12
200075c8:	fa01 f00c 	lsl.w	r0, r1, ip
200075cc:	fa21 f102 	lsr.w	r1, r1, r2
200075d0:	e00c      	b.n	200075ec <__adddf3+0x184>
200075d2:	f102 0214 	add.w	r2, r2, #20
200075d6:	bfd8      	it	le
200075d8:	f1c2 0c20 	rsble	ip, r2, #32
200075dc:	fa01 f102 	lsl.w	r1, r1, r2
200075e0:	fa20 fc0c 	lsr.w	ip, r0, ip
200075e4:	bfdc      	itt	le
200075e6:	ea41 010c 	orrle.w	r1, r1, ip
200075ea:	4090      	lslle	r0, r2
200075ec:	1ae4      	subs	r4, r4, r3
200075ee:	bfa2      	ittt	ge
200075f0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
200075f4:	4329      	orrge	r1, r5
200075f6:	bd30      	popge	{r4, r5, pc}
200075f8:	ea6f 0404 	mvn.w	r4, r4
200075fc:	3c1f      	subs	r4, #31
200075fe:	da1c      	bge.n	2000763a <__adddf3+0x1d2>
20007600:	340c      	adds	r4, #12
20007602:	dc0e      	bgt.n	20007622 <__adddf3+0x1ba>
20007604:	f104 0414 	add.w	r4, r4, #20
20007608:	f1c4 0220 	rsb	r2, r4, #32
2000760c:	fa20 f004 	lsr.w	r0, r0, r4
20007610:	fa01 f302 	lsl.w	r3, r1, r2
20007614:	ea40 0003 	orr.w	r0, r0, r3
20007618:	fa21 f304 	lsr.w	r3, r1, r4
2000761c:	ea45 0103 	orr.w	r1, r5, r3
20007620:	bd30      	pop	{r4, r5, pc}
20007622:	f1c4 040c 	rsb	r4, r4, #12
20007626:	f1c4 0220 	rsb	r2, r4, #32
2000762a:	fa20 f002 	lsr.w	r0, r0, r2
2000762e:	fa01 f304 	lsl.w	r3, r1, r4
20007632:	ea40 0003 	orr.w	r0, r0, r3
20007636:	4629      	mov	r1, r5
20007638:	bd30      	pop	{r4, r5, pc}
2000763a:	fa21 f004 	lsr.w	r0, r1, r4
2000763e:	4629      	mov	r1, r5
20007640:	bd30      	pop	{r4, r5, pc}
20007642:	f094 0f00 	teq	r4, #0
20007646:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000764a:	bf06      	itte	eq
2000764c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20007650:	3401      	addeq	r4, #1
20007652:	3d01      	subne	r5, #1
20007654:	e74e      	b.n	200074f4 <__adddf3+0x8c>
20007656:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000765a:	bf18      	it	ne
2000765c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20007660:	d029      	beq.n	200076b6 <__adddf3+0x24e>
20007662:	ea94 0f05 	teq	r4, r5
20007666:	bf08      	it	eq
20007668:	ea90 0f02 	teqeq	r0, r2
2000766c:	d005      	beq.n	2000767a <__adddf3+0x212>
2000766e:	ea54 0c00 	orrs.w	ip, r4, r0
20007672:	bf04      	itt	eq
20007674:	4619      	moveq	r1, r3
20007676:	4610      	moveq	r0, r2
20007678:	bd30      	pop	{r4, r5, pc}
2000767a:	ea91 0f03 	teq	r1, r3
2000767e:	bf1e      	ittt	ne
20007680:	2100      	movne	r1, #0
20007682:	2000      	movne	r0, #0
20007684:	bd30      	popne	{r4, r5, pc}
20007686:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000768a:	d105      	bne.n	20007698 <__adddf3+0x230>
2000768c:	0040      	lsls	r0, r0, #1
2000768e:	4149      	adcs	r1, r1
20007690:	bf28      	it	cs
20007692:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
20007696:	bd30      	pop	{r4, r5, pc}
20007698:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
2000769c:	bf3c      	itt	cc
2000769e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
200076a2:	bd30      	popcc	{r4, r5, pc}
200076a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200076a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
200076ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200076b0:	f04f 0000 	mov.w	r0, #0
200076b4:	bd30      	pop	{r4, r5, pc}
200076b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200076ba:	bf1a      	itte	ne
200076bc:	4619      	movne	r1, r3
200076be:	4610      	movne	r0, r2
200076c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
200076c4:	bf1c      	itt	ne
200076c6:	460b      	movne	r3, r1
200076c8:	4602      	movne	r2, r0
200076ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200076ce:	bf06      	itte	eq
200076d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200076d4:	ea91 0f03 	teqeq	r1, r3
200076d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200076dc:	bd30      	pop	{r4, r5, pc}
200076de:	bf00      	nop

200076e0 <__aeabi_ui2d>:
200076e0:	f090 0f00 	teq	r0, #0
200076e4:	bf04      	itt	eq
200076e6:	2100      	moveq	r1, #0
200076e8:	4770      	bxeq	lr
200076ea:	b530      	push	{r4, r5, lr}
200076ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
200076f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
200076f4:	f04f 0500 	mov.w	r5, #0
200076f8:	f04f 0100 	mov.w	r1, #0
200076fc:	e750      	b.n	200075a0 <__adddf3+0x138>
200076fe:	bf00      	nop

20007700 <__aeabi_i2d>:
20007700:	f090 0f00 	teq	r0, #0
20007704:	bf04      	itt	eq
20007706:	2100      	moveq	r1, #0
20007708:	4770      	bxeq	lr
2000770a:	b530      	push	{r4, r5, lr}
2000770c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20007710:	f104 0432 	add.w	r4, r4, #50	; 0x32
20007714:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20007718:	bf48      	it	mi
2000771a:	4240      	negmi	r0, r0
2000771c:	f04f 0100 	mov.w	r1, #0
20007720:	e73e      	b.n	200075a0 <__adddf3+0x138>
20007722:	bf00      	nop

20007724 <__aeabi_f2d>:
20007724:	0042      	lsls	r2, r0, #1
20007726:	ea4f 01e2 	mov.w	r1, r2, asr #3
2000772a:	ea4f 0131 	mov.w	r1, r1, rrx
2000772e:	ea4f 7002 	mov.w	r0, r2, lsl #28
20007732:	bf1f      	itttt	ne
20007734:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20007738:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000773c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20007740:	4770      	bxne	lr
20007742:	f092 0f00 	teq	r2, #0
20007746:	bf14      	ite	ne
20007748:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000774c:	4770      	bxeq	lr
2000774e:	b530      	push	{r4, r5, lr}
20007750:	f44f 7460 	mov.w	r4, #896	; 0x380
20007754:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007758:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000775c:	e720      	b.n	200075a0 <__adddf3+0x138>
2000775e:	bf00      	nop

20007760 <__aeabi_ul2d>:
20007760:	ea50 0201 	orrs.w	r2, r0, r1
20007764:	bf08      	it	eq
20007766:	4770      	bxeq	lr
20007768:	b530      	push	{r4, r5, lr}
2000776a:	f04f 0500 	mov.w	r5, #0
2000776e:	e00a      	b.n	20007786 <__aeabi_l2d+0x16>

20007770 <__aeabi_l2d>:
20007770:	ea50 0201 	orrs.w	r2, r0, r1
20007774:	bf08      	it	eq
20007776:	4770      	bxeq	lr
20007778:	b530      	push	{r4, r5, lr}
2000777a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000777e:	d502      	bpl.n	20007786 <__aeabi_l2d+0x16>
20007780:	4240      	negs	r0, r0
20007782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007786:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000778a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000778e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
20007792:	f43f aedc 	beq.w	2000754e <__adddf3+0xe6>
20007796:	f04f 0203 	mov.w	r2, #3
2000779a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
2000779e:	bf18      	it	ne
200077a0:	3203      	addne	r2, #3
200077a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200077a6:	bf18      	it	ne
200077a8:	3203      	addne	r2, #3
200077aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
200077ae:	f1c2 0320 	rsb	r3, r2, #32
200077b2:	fa00 fc03 	lsl.w	ip, r0, r3
200077b6:	fa20 f002 	lsr.w	r0, r0, r2
200077ba:	fa01 fe03 	lsl.w	lr, r1, r3
200077be:	ea40 000e 	orr.w	r0, r0, lr
200077c2:	fa21 f102 	lsr.w	r1, r1, r2
200077c6:	4414      	add	r4, r2
200077c8:	e6c1      	b.n	2000754e <__adddf3+0xe6>
200077ca:	bf00      	nop

200077cc <__gedf2>:
200077cc:	f04f 3cff 	mov.w	ip, #4294967295
200077d0:	e006      	b.n	200077e0 <__cmpdf2+0x4>
200077d2:	bf00      	nop

200077d4 <__ledf2>:
200077d4:	f04f 0c01 	mov.w	ip, #1
200077d8:	e002      	b.n	200077e0 <__cmpdf2+0x4>
200077da:	bf00      	nop

200077dc <__cmpdf2>:
200077dc:	f04f 0c01 	mov.w	ip, #1
200077e0:	f84d cd04 	str.w	ip, [sp, #-4]!
200077e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
200077e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
200077ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
200077f0:	bf18      	it	ne
200077f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
200077f6:	d01b      	beq.n	20007830 <__cmpdf2+0x54>
200077f8:	b001      	add	sp, #4
200077fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
200077fe:	bf0c      	ite	eq
20007800:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20007804:	ea91 0f03 	teqne	r1, r3
20007808:	bf02      	ittt	eq
2000780a:	ea90 0f02 	teqeq	r0, r2
2000780e:	2000      	moveq	r0, #0
20007810:	4770      	bxeq	lr
20007812:	f110 0f00 	cmn.w	r0, #0
20007816:	ea91 0f03 	teq	r1, r3
2000781a:	bf58      	it	pl
2000781c:	4299      	cmppl	r1, r3
2000781e:	bf08      	it	eq
20007820:	4290      	cmpeq	r0, r2
20007822:	bf2c      	ite	cs
20007824:	17d8      	asrcs	r0, r3, #31
20007826:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
2000782a:	f040 0001 	orr.w	r0, r0, #1
2000782e:	4770      	bx	lr
20007830:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20007834:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007838:	d102      	bne.n	20007840 <__cmpdf2+0x64>
2000783a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
2000783e:	d107      	bne.n	20007850 <__cmpdf2+0x74>
20007840:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20007844:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007848:	d1d6      	bne.n	200077f8 <__cmpdf2+0x1c>
2000784a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
2000784e:	d0d3      	beq.n	200077f8 <__cmpdf2+0x1c>
20007850:	f85d 0b04 	ldr.w	r0, [sp], #4
20007854:	4770      	bx	lr
20007856:	bf00      	nop

20007858 <__aeabi_cdrcmple>:
20007858:	4684      	mov	ip, r0
2000785a:	4610      	mov	r0, r2
2000785c:	4662      	mov	r2, ip
2000785e:	468c      	mov	ip, r1
20007860:	4619      	mov	r1, r3
20007862:	4663      	mov	r3, ip
20007864:	e000      	b.n	20007868 <__aeabi_cdcmpeq>
20007866:	bf00      	nop

20007868 <__aeabi_cdcmpeq>:
20007868:	b501      	push	{r0, lr}
2000786a:	f7ff ffb7 	bl	200077dc <__cmpdf2>
2000786e:	2800      	cmp	r0, #0
20007870:	bf48      	it	mi
20007872:	f110 0f00 	cmnmi.w	r0, #0
20007876:	bd01      	pop	{r0, pc}

20007878 <__aeabi_dcmpeq>:
20007878:	f84d ed08 	str.w	lr, [sp, #-8]!
2000787c:	f7ff fff4 	bl	20007868 <__aeabi_cdcmpeq>
20007880:	bf0c      	ite	eq
20007882:	2001      	moveq	r0, #1
20007884:	2000      	movne	r0, #0
20007886:	f85d fb08 	ldr.w	pc, [sp], #8
2000788a:	bf00      	nop

2000788c <__aeabi_dcmplt>:
2000788c:	f84d ed08 	str.w	lr, [sp, #-8]!
20007890:	f7ff ffea 	bl	20007868 <__aeabi_cdcmpeq>
20007894:	bf34      	ite	cc
20007896:	2001      	movcc	r0, #1
20007898:	2000      	movcs	r0, #0
2000789a:	f85d fb08 	ldr.w	pc, [sp], #8
2000789e:	bf00      	nop

200078a0 <__aeabi_dcmple>:
200078a0:	f84d ed08 	str.w	lr, [sp, #-8]!
200078a4:	f7ff ffe0 	bl	20007868 <__aeabi_cdcmpeq>
200078a8:	bf94      	ite	ls
200078aa:	2001      	movls	r0, #1
200078ac:	2000      	movhi	r0, #0
200078ae:	f85d fb08 	ldr.w	pc, [sp], #8
200078b2:	bf00      	nop

200078b4 <__aeabi_dcmpge>:
200078b4:	f84d ed08 	str.w	lr, [sp, #-8]!
200078b8:	f7ff ffce 	bl	20007858 <__aeabi_cdrcmple>
200078bc:	bf94      	ite	ls
200078be:	2001      	movls	r0, #1
200078c0:	2000      	movhi	r0, #0
200078c2:	f85d fb08 	ldr.w	pc, [sp], #8
200078c6:	bf00      	nop

200078c8 <__aeabi_dcmpgt>:
200078c8:	f84d ed08 	str.w	lr, [sp, #-8]!
200078cc:	f7ff ffc4 	bl	20007858 <__aeabi_cdrcmple>
200078d0:	bf34      	ite	cc
200078d2:	2001      	movcc	r0, #1
200078d4:	2000      	movcs	r0, #0
200078d6:	f85d fb08 	ldr.w	pc, [sp], #8
200078da:	bf00      	nop

200078dc <__aeabi_d2iz>:
200078dc:	ea4f 0241 	mov.w	r2, r1, lsl #1
200078e0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
200078e4:	d215      	bcs.n	20007912 <__aeabi_d2iz+0x36>
200078e6:	d511      	bpl.n	2000790c <__aeabi_d2iz+0x30>
200078e8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
200078ec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
200078f0:	d912      	bls.n	20007918 <__aeabi_d2iz+0x3c>
200078f2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
200078f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
200078fa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
200078fe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007902:	fa23 f002 	lsr.w	r0, r3, r2
20007906:	bf18      	it	ne
20007908:	4240      	negne	r0, r0
2000790a:	4770      	bx	lr
2000790c:	f04f 0000 	mov.w	r0, #0
20007910:	4770      	bx	lr
20007912:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20007916:	d105      	bne.n	20007924 <__aeabi_d2iz+0x48>
20007918:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
2000791c:	bf08      	it	eq
2000791e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20007922:	4770      	bx	lr
20007924:	f04f 0000 	mov.w	r0, #0
20007928:	4770      	bx	lr
2000792a:	bf00      	nop

2000792c <__aeabi_uldivmod>:
2000792c:	b94b      	cbnz	r3, 20007942 <__aeabi_uldivmod+0x16>
2000792e:	b942      	cbnz	r2, 20007942 <__aeabi_uldivmod+0x16>
20007930:	2900      	cmp	r1, #0
20007932:	bf08      	it	eq
20007934:	2800      	cmpeq	r0, #0
20007936:	d002      	beq.n	2000793e <__aeabi_uldivmod+0x12>
20007938:	f04f 31ff 	mov.w	r1, #4294967295
2000793c:	4608      	mov	r0, r1
2000793e:	f7ff bd8b 	b.w	20007458 <__aeabi_idiv0>
20007942:	b082      	sub	sp, #8
20007944:	46ec      	mov	ip, sp
20007946:	e92d 5000 	stmdb	sp!, {ip, lr}
2000794a:	f000 f805 	bl	20007958 <__gnu_uldivmod_helper>
2000794e:	f8dd e004 	ldr.w	lr, [sp, #4]
20007952:	b002      	add	sp, #8
20007954:	bc0c      	pop	{r2, r3}
20007956:	4770      	bx	lr

20007958 <__gnu_uldivmod_helper>:
20007958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000795a:	4614      	mov	r4, r2
2000795c:	461d      	mov	r5, r3
2000795e:	4606      	mov	r6, r0
20007960:	460f      	mov	r7, r1
20007962:	f000 f9d7 	bl	20007d14 <__udivdi3>
20007966:	fb00 f505 	mul.w	r5, r0, r5
2000796a:	fba0 2304 	umull	r2, r3, r0, r4
2000796e:	fb04 5401 	mla	r4, r4, r1, r5
20007972:	18e3      	adds	r3, r4, r3
20007974:	1ab6      	subs	r6, r6, r2
20007976:	eb67 0703 	sbc.w	r7, r7, r3
2000797a:	9b06      	ldr	r3, [sp, #24]
2000797c:	e9c3 6700 	strd	r6, r7, [r3]
20007980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007982:	bf00      	nop

20007984 <__gnu_ldivmod_helper>:
20007984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007986:	4614      	mov	r4, r2
20007988:	461d      	mov	r5, r3
2000798a:	4606      	mov	r6, r0
2000798c:	460f      	mov	r7, r1
2000798e:	f000 f80f 	bl	200079b0 <__divdi3>
20007992:	fb00 f505 	mul.w	r5, r0, r5
20007996:	fba0 2304 	umull	r2, r3, r0, r4
2000799a:	fb04 5401 	mla	r4, r4, r1, r5
2000799e:	18e3      	adds	r3, r4, r3
200079a0:	1ab6      	subs	r6, r6, r2
200079a2:	eb67 0703 	sbc.w	r7, r7, r3
200079a6:	9b06      	ldr	r3, [sp, #24]
200079a8:	e9c3 6700 	strd	r6, r7, [r3]
200079ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200079ae:	bf00      	nop

200079b0 <__divdi3>:
200079b0:	2900      	cmp	r1, #0
200079b2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200079b6:	b085      	sub	sp, #20
200079b8:	f2c0 80c8 	blt.w	20007b4c <__divdi3+0x19c>
200079bc:	2600      	movs	r6, #0
200079be:	2b00      	cmp	r3, #0
200079c0:	f2c0 80bf 	blt.w	20007b42 <__divdi3+0x192>
200079c4:	4689      	mov	r9, r1
200079c6:	4614      	mov	r4, r2
200079c8:	4605      	mov	r5, r0
200079ca:	469b      	mov	fp, r3
200079cc:	2b00      	cmp	r3, #0
200079ce:	d14a      	bne.n	20007a66 <__divdi3+0xb6>
200079d0:	428a      	cmp	r2, r1
200079d2:	d957      	bls.n	20007a84 <__divdi3+0xd4>
200079d4:	fab2 f382 	clz	r3, r2
200079d8:	b153      	cbz	r3, 200079f0 <__divdi3+0x40>
200079da:	f1c3 0020 	rsb	r0, r3, #32
200079de:	fa01 f903 	lsl.w	r9, r1, r3
200079e2:	fa25 f800 	lsr.w	r8, r5, r0
200079e6:	fa12 f403 	lsls.w	r4, r2, r3
200079ea:	409d      	lsls	r5, r3
200079ec:	ea48 0909 	orr.w	r9, r8, r9
200079f0:	0c27      	lsrs	r7, r4, #16
200079f2:	4648      	mov	r0, r9
200079f4:	4639      	mov	r1, r7
200079f6:	fa1f fb84 	uxth.w	fp, r4
200079fa:	f7ff fbf1 	bl	200071e0 <__aeabi_uidiv>
200079fe:	4639      	mov	r1, r7
20007a00:	4682      	mov	sl, r0
20007a02:	4648      	mov	r0, r9
20007a04:	f7ff fd1a 	bl	2000743c <__aeabi_uidivmod>
20007a08:	0c2a      	lsrs	r2, r5, #16
20007a0a:	fb0b f30a 	mul.w	r3, fp, sl
20007a0e:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20007a12:	454b      	cmp	r3, r9
20007a14:	d909      	bls.n	20007a2a <__divdi3+0x7a>
20007a16:	eb19 0904 	adds.w	r9, r9, r4
20007a1a:	f10a 3aff 	add.w	sl, sl, #4294967295
20007a1e:	d204      	bcs.n	20007a2a <__divdi3+0x7a>
20007a20:	454b      	cmp	r3, r9
20007a22:	bf84      	itt	hi
20007a24:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20007a28:	44a1      	addhi	r9, r4
20007a2a:	ebc3 0909 	rsb	r9, r3, r9
20007a2e:	4639      	mov	r1, r7
20007a30:	4648      	mov	r0, r9
20007a32:	b2ad      	uxth	r5, r5
20007a34:	f7ff fbd4 	bl	200071e0 <__aeabi_uidiv>
20007a38:	4639      	mov	r1, r7
20007a3a:	4680      	mov	r8, r0
20007a3c:	4648      	mov	r0, r9
20007a3e:	f7ff fcfd 	bl	2000743c <__aeabi_uidivmod>
20007a42:	fb0b fb08 	mul.w	fp, fp, r8
20007a46:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20007a4a:	45ab      	cmp	fp, r5
20007a4c:	d907      	bls.n	20007a5e <__divdi3+0xae>
20007a4e:	192d      	adds	r5, r5, r4
20007a50:	f108 38ff 	add.w	r8, r8, #4294967295
20007a54:	d203      	bcs.n	20007a5e <__divdi3+0xae>
20007a56:	45ab      	cmp	fp, r5
20007a58:	bf88      	it	hi
20007a5a:	f108 38ff 	addhi.w	r8, r8, #4294967295
20007a5e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20007a62:	2700      	movs	r7, #0
20007a64:	e003      	b.n	20007a6e <__divdi3+0xbe>
20007a66:	428b      	cmp	r3, r1
20007a68:	d957      	bls.n	20007b1a <__divdi3+0x16a>
20007a6a:	2700      	movs	r7, #0
20007a6c:	46b8      	mov	r8, r7
20007a6e:	4642      	mov	r2, r8
20007a70:	463b      	mov	r3, r7
20007a72:	b116      	cbz	r6, 20007a7a <__divdi3+0xca>
20007a74:	4252      	negs	r2, r2
20007a76:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007a7a:	4619      	mov	r1, r3
20007a7c:	4610      	mov	r0, r2
20007a7e:	b005      	add	sp, #20
20007a80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007a84:	b922      	cbnz	r2, 20007a90 <__divdi3+0xe0>
20007a86:	4611      	mov	r1, r2
20007a88:	2001      	movs	r0, #1
20007a8a:	f7ff fba9 	bl	200071e0 <__aeabi_uidiv>
20007a8e:	4604      	mov	r4, r0
20007a90:	fab4 f884 	clz	r8, r4
20007a94:	f1b8 0f00 	cmp.w	r8, #0
20007a98:	d15e      	bne.n	20007b58 <__divdi3+0x1a8>
20007a9a:	ebc4 0809 	rsb	r8, r4, r9
20007a9e:	0c27      	lsrs	r7, r4, #16
20007aa0:	fa1f f984 	uxth.w	r9, r4
20007aa4:	2101      	movs	r1, #1
20007aa6:	9102      	str	r1, [sp, #8]
20007aa8:	4639      	mov	r1, r7
20007aaa:	4640      	mov	r0, r8
20007aac:	f7ff fb98 	bl	200071e0 <__aeabi_uidiv>
20007ab0:	4639      	mov	r1, r7
20007ab2:	4682      	mov	sl, r0
20007ab4:	4640      	mov	r0, r8
20007ab6:	f7ff fcc1 	bl	2000743c <__aeabi_uidivmod>
20007aba:	ea4f 4815 	mov.w	r8, r5, lsr #16
20007abe:	fb09 f30a 	mul.w	r3, r9, sl
20007ac2:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20007ac6:	455b      	cmp	r3, fp
20007ac8:	d909      	bls.n	20007ade <__divdi3+0x12e>
20007aca:	eb1b 0b04 	adds.w	fp, fp, r4
20007ace:	f10a 3aff 	add.w	sl, sl, #4294967295
20007ad2:	d204      	bcs.n	20007ade <__divdi3+0x12e>
20007ad4:	455b      	cmp	r3, fp
20007ad6:	bf84      	itt	hi
20007ad8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20007adc:	44a3      	addhi	fp, r4
20007ade:	ebc3 0b0b 	rsb	fp, r3, fp
20007ae2:	4639      	mov	r1, r7
20007ae4:	4658      	mov	r0, fp
20007ae6:	b2ad      	uxth	r5, r5
20007ae8:	f7ff fb7a 	bl	200071e0 <__aeabi_uidiv>
20007aec:	4639      	mov	r1, r7
20007aee:	4680      	mov	r8, r0
20007af0:	4658      	mov	r0, fp
20007af2:	f7ff fca3 	bl	2000743c <__aeabi_uidivmod>
20007af6:	fb09 f908 	mul.w	r9, r9, r8
20007afa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20007afe:	45a9      	cmp	r9, r5
20007b00:	d907      	bls.n	20007b12 <__divdi3+0x162>
20007b02:	192d      	adds	r5, r5, r4
20007b04:	f108 38ff 	add.w	r8, r8, #4294967295
20007b08:	d203      	bcs.n	20007b12 <__divdi3+0x162>
20007b0a:	45a9      	cmp	r9, r5
20007b0c:	bf88      	it	hi
20007b0e:	f108 38ff 	addhi.w	r8, r8, #4294967295
20007b12:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20007b16:	9f02      	ldr	r7, [sp, #8]
20007b18:	e7a9      	b.n	20007a6e <__divdi3+0xbe>
20007b1a:	fab3 f783 	clz	r7, r3
20007b1e:	2f00      	cmp	r7, #0
20007b20:	d168      	bne.n	20007bf4 <__divdi3+0x244>
20007b22:	428b      	cmp	r3, r1
20007b24:	bf2c      	ite	cs
20007b26:	f04f 0900 	movcs.w	r9, #0
20007b2a:	f04f 0901 	movcc.w	r9, #1
20007b2e:	4282      	cmp	r2, r0
20007b30:	bf8c      	ite	hi
20007b32:	464c      	movhi	r4, r9
20007b34:	f049 0401 	orrls.w	r4, r9, #1
20007b38:	2c00      	cmp	r4, #0
20007b3a:	d096      	beq.n	20007a6a <__divdi3+0xba>
20007b3c:	f04f 0801 	mov.w	r8, #1
20007b40:	e795      	b.n	20007a6e <__divdi3+0xbe>
20007b42:	4252      	negs	r2, r2
20007b44:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007b48:	43f6      	mvns	r6, r6
20007b4a:	e73b      	b.n	200079c4 <__divdi3+0x14>
20007b4c:	4240      	negs	r0, r0
20007b4e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007b52:	f04f 36ff 	mov.w	r6, #4294967295
20007b56:	e732      	b.n	200079be <__divdi3+0xe>
20007b58:	fa04 f408 	lsl.w	r4, r4, r8
20007b5c:	f1c8 0720 	rsb	r7, r8, #32
20007b60:	fa35 f307 	lsrs.w	r3, r5, r7
20007b64:	fa29 fa07 	lsr.w	sl, r9, r7
20007b68:	0c27      	lsrs	r7, r4, #16
20007b6a:	fa09 fb08 	lsl.w	fp, r9, r8
20007b6e:	4639      	mov	r1, r7
20007b70:	4650      	mov	r0, sl
20007b72:	ea43 020b 	orr.w	r2, r3, fp
20007b76:	9202      	str	r2, [sp, #8]
20007b78:	f7ff fb32 	bl	200071e0 <__aeabi_uidiv>
20007b7c:	4639      	mov	r1, r7
20007b7e:	fa1f f984 	uxth.w	r9, r4
20007b82:	4683      	mov	fp, r0
20007b84:	4650      	mov	r0, sl
20007b86:	f7ff fc59 	bl	2000743c <__aeabi_uidivmod>
20007b8a:	9802      	ldr	r0, [sp, #8]
20007b8c:	fb09 f20b 	mul.w	r2, r9, fp
20007b90:	0c03      	lsrs	r3, r0, #16
20007b92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20007b96:	429a      	cmp	r2, r3
20007b98:	d904      	bls.n	20007ba4 <__divdi3+0x1f4>
20007b9a:	191b      	adds	r3, r3, r4
20007b9c:	f10b 3bff 	add.w	fp, fp, #4294967295
20007ba0:	f0c0 80b1 	bcc.w	20007d06 <__divdi3+0x356>
20007ba4:	1a9b      	subs	r3, r3, r2
20007ba6:	4639      	mov	r1, r7
20007ba8:	4618      	mov	r0, r3
20007baa:	9301      	str	r3, [sp, #4]
20007bac:	f7ff fb18 	bl	200071e0 <__aeabi_uidiv>
20007bb0:	9901      	ldr	r1, [sp, #4]
20007bb2:	4682      	mov	sl, r0
20007bb4:	4608      	mov	r0, r1
20007bb6:	4639      	mov	r1, r7
20007bb8:	f7ff fc40 	bl	2000743c <__aeabi_uidivmod>
20007bbc:	f8dd c008 	ldr.w	ip, [sp, #8]
20007bc0:	fb09 f30a 	mul.w	r3, r9, sl
20007bc4:	fa1f f08c 	uxth.w	r0, ip
20007bc8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20007bcc:	4293      	cmp	r3, r2
20007bce:	d908      	bls.n	20007be2 <__divdi3+0x232>
20007bd0:	1912      	adds	r2, r2, r4
20007bd2:	f10a 3aff 	add.w	sl, sl, #4294967295
20007bd6:	d204      	bcs.n	20007be2 <__divdi3+0x232>
20007bd8:	4293      	cmp	r3, r2
20007bda:	bf84      	itt	hi
20007bdc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20007be0:	1912      	addhi	r2, r2, r4
20007be2:	fa05 f508 	lsl.w	r5, r5, r8
20007be6:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20007bea:	ebc3 0802 	rsb	r8, r3, r2
20007bee:	f8cd e008 	str.w	lr, [sp, #8]
20007bf2:	e759      	b.n	20007aa8 <__divdi3+0xf8>
20007bf4:	f1c7 0020 	rsb	r0, r7, #32
20007bf8:	fa03 fa07 	lsl.w	sl, r3, r7
20007bfc:	40c2      	lsrs	r2, r0
20007bfe:	fa35 f300 	lsrs.w	r3, r5, r0
20007c02:	ea42 0b0a 	orr.w	fp, r2, sl
20007c06:	fa21 f800 	lsr.w	r8, r1, r0
20007c0a:	fa01 f907 	lsl.w	r9, r1, r7
20007c0e:	4640      	mov	r0, r8
20007c10:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20007c14:	ea43 0109 	orr.w	r1, r3, r9
20007c18:	9102      	str	r1, [sp, #8]
20007c1a:	4651      	mov	r1, sl
20007c1c:	fa1f f28b 	uxth.w	r2, fp
20007c20:	9203      	str	r2, [sp, #12]
20007c22:	f7ff fadd 	bl	200071e0 <__aeabi_uidiv>
20007c26:	4651      	mov	r1, sl
20007c28:	4681      	mov	r9, r0
20007c2a:	4640      	mov	r0, r8
20007c2c:	f7ff fc06 	bl	2000743c <__aeabi_uidivmod>
20007c30:	9b03      	ldr	r3, [sp, #12]
20007c32:	f8dd c008 	ldr.w	ip, [sp, #8]
20007c36:	fb03 f209 	mul.w	r2, r3, r9
20007c3a:	ea4f 401c 	mov.w	r0, ip, lsr #16
20007c3e:	fa14 f307 	lsls.w	r3, r4, r7
20007c42:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20007c46:	42a2      	cmp	r2, r4
20007c48:	d904      	bls.n	20007c54 <__divdi3+0x2a4>
20007c4a:	eb14 040b 	adds.w	r4, r4, fp
20007c4e:	f109 39ff 	add.w	r9, r9, #4294967295
20007c52:	d352      	bcc.n	20007cfa <__divdi3+0x34a>
20007c54:	1aa4      	subs	r4, r4, r2
20007c56:	4651      	mov	r1, sl
20007c58:	4620      	mov	r0, r4
20007c5a:	9301      	str	r3, [sp, #4]
20007c5c:	f7ff fac0 	bl	200071e0 <__aeabi_uidiv>
20007c60:	4651      	mov	r1, sl
20007c62:	4680      	mov	r8, r0
20007c64:	4620      	mov	r0, r4
20007c66:	f7ff fbe9 	bl	2000743c <__aeabi_uidivmod>
20007c6a:	9803      	ldr	r0, [sp, #12]
20007c6c:	f8dd c008 	ldr.w	ip, [sp, #8]
20007c70:	fb00 f208 	mul.w	r2, r0, r8
20007c74:	fa1f f38c 	uxth.w	r3, ip
20007c78:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20007c7c:	9b01      	ldr	r3, [sp, #4]
20007c7e:	4282      	cmp	r2, r0
20007c80:	d904      	bls.n	20007c8c <__divdi3+0x2dc>
20007c82:	eb10 000b 	adds.w	r0, r0, fp
20007c86:	f108 38ff 	add.w	r8, r8, #4294967295
20007c8a:	d330      	bcc.n	20007cee <__divdi3+0x33e>
20007c8c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20007c90:	fa1f fc83 	uxth.w	ip, r3
20007c94:	0c1b      	lsrs	r3, r3, #16
20007c96:	1a80      	subs	r0, r0, r2
20007c98:	fa1f fe88 	uxth.w	lr, r8
20007c9c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20007ca0:	fb0c f90e 	mul.w	r9, ip, lr
20007ca4:	fb0c fc0a 	mul.w	ip, ip, sl
20007ca8:	fb03 c10e 	mla	r1, r3, lr, ip
20007cac:	fb03 f20a 	mul.w	r2, r3, sl
20007cb0:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20007cb4:	458c      	cmp	ip, r1
20007cb6:	bf88      	it	hi
20007cb8:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20007cbc:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20007cc0:	4570      	cmp	r0, lr
20007cc2:	d310      	bcc.n	20007ce6 <__divdi3+0x336>
20007cc4:	fa1f f989 	uxth.w	r9, r9
20007cc8:	fa05 f707 	lsl.w	r7, r5, r7
20007ccc:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20007cd0:	bf14      	ite	ne
20007cd2:	2200      	movne	r2, #0
20007cd4:	2201      	moveq	r2, #1
20007cd6:	4287      	cmp	r7, r0
20007cd8:	bf2c      	ite	cs
20007cda:	2700      	movcs	r7, #0
20007cdc:	f002 0701 	andcc.w	r7, r2, #1
20007ce0:	2f00      	cmp	r7, #0
20007ce2:	f43f aec4 	beq.w	20007a6e <__divdi3+0xbe>
20007ce6:	f108 38ff 	add.w	r8, r8, #4294967295
20007cea:	2700      	movs	r7, #0
20007cec:	e6bf      	b.n	20007a6e <__divdi3+0xbe>
20007cee:	4282      	cmp	r2, r0
20007cf0:	bf84      	itt	hi
20007cf2:	4458      	addhi	r0, fp
20007cf4:	f108 38ff 	addhi.w	r8, r8, #4294967295
20007cf8:	e7c8      	b.n	20007c8c <__divdi3+0x2dc>
20007cfa:	42a2      	cmp	r2, r4
20007cfc:	bf84      	itt	hi
20007cfe:	f109 39ff 	addhi.w	r9, r9, #4294967295
20007d02:	445c      	addhi	r4, fp
20007d04:	e7a6      	b.n	20007c54 <__divdi3+0x2a4>
20007d06:	429a      	cmp	r2, r3
20007d08:	bf84      	itt	hi
20007d0a:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20007d0e:	191b      	addhi	r3, r3, r4
20007d10:	e748      	b.n	20007ba4 <__divdi3+0x1f4>
20007d12:	bf00      	nop

20007d14 <__udivdi3>:
20007d14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007d18:	460c      	mov	r4, r1
20007d1a:	b083      	sub	sp, #12
20007d1c:	4680      	mov	r8, r0
20007d1e:	4616      	mov	r6, r2
20007d20:	4689      	mov	r9, r1
20007d22:	461f      	mov	r7, r3
20007d24:	4615      	mov	r5, r2
20007d26:	468a      	mov	sl, r1
20007d28:	2b00      	cmp	r3, #0
20007d2a:	d14b      	bne.n	20007dc4 <__udivdi3+0xb0>
20007d2c:	428a      	cmp	r2, r1
20007d2e:	d95c      	bls.n	20007dea <__udivdi3+0xd6>
20007d30:	fab2 f382 	clz	r3, r2
20007d34:	b15b      	cbz	r3, 20007d4e <__udivdi3+0x3a>
20007d36:	f1c3 0020 	rsb	r0, r3, #32
20007d3a:	fa01 fa03 	lsl.w	sl, r1, r3
20007d3e:	fa28 f200 	lsr.w	r2, r8, r0
20007d42:	fa16 f503 	lsls.w	r5, r6, r3
20007d46:	fa08 f803 	lsl.w	r8, r8, r3
20007d4a:	ea42 0a0a 	orr.w	sl, r2, sl
20007d4e:	0c2e      	lsrs	r6, r5, #16
20007d50:	4650      	mov	r0, sl
20007d52:	4631      	mov	r1, r6
20007d54:	b2af      	uxth	r7, r5
20007d56:	f7ff fa43 	bl	200071e0 <__aeabi_uidiv>
20007d5a:	4631      	mov	r1, r6
20007d5c:	ea4f 4418 	mov.w	r4, r8, lsr #16
20007d60:	4681      	mov	r9, r0
20007d62:	4650      	mov	r0, sl
20007d64:	f7ff fb6a 	bl	2000743c <__aeabi_uidivmod>
20007d68:	fb07 f309 	mul.w	r3, r7, r9
20007d6c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20007d70:	4553      	cmp	r3, sl
20007d72:	d909      	bls.n	20007d88 <__udivdi3+0x74>
20007d74:	eb1a 0a05 	adds.w	sl, sl, r5
20007d78:	f109 39ff 	add.w	r9, r9, #4294967295
20007d7c:	d204      	bcs.n	20007d88 <__udivdi3+0x74>
20007d7e:	4553      	cmp	r3, sl
20007d80:	bf84      	itt	hi
20007d82:	f109 39ff 	addhi.w	r9, r9, #4294967295
20007d86:	44aa      	addhi	sl, r5
20007d88:	ebc3 0a0a 	rsb	sl, r3, sl
20007d8c:	4631      	mov	r1, r6
20007d8e:	4650      	mov	r0, sl
20007d90:	fa1f f888 	uxth.w	r8, r8
20007d94:	f7ff fa24 	bl	200071e0 <__aeabi_uidiv>
20007d98:	4631      	mov	r1, r6
20007d9a:	4604      	mov	r4, r0
20007d9c:	4650      	mov	r0, sl
20007d9e:	f7ff fb4d 	bl	2000743c <__aeabi_uidivmod>
20007da2:	fb07 f704 	mul.w	r7, r7, r4
20007da6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20007daa:	4547      	cmp	r7, r8
20007dac:	d906      	bls.n	20007dbc <__udivdi3+0xa8>
20007dae:	3c01      	subs	r4, #1
20007db0:	eb18 0805 	adds.w	r8, r8, r5
20007db4:	d202      	bcs.n	20007dbc <__udivdi3+0xa8>
20007db6:	4547      	cmp	r7, r8
20007db8:	bf88      	it	hi
20007dba:	3c01      	subhi	r4, #1
20007dbc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20007dc0:	2600      	movs	r6, #0
20007dc2:	e05c      	b.n	20007e7e <__udivdi3+0x16a>
20007dc4:	428b      	cmp	r3, r1
20007dc6:	d858      	bhi.n	20007e7a <__udivdi3+0x166>
20007dc8:	fab3 f683 	clz	r6, r3
20007dcc:	2e00      	cmp	r6, #0
20007dce:	d15b      	bne.n	20007e88 <__udivdi3+0x174>
20007dd0:	428b      	cmp	r3, r1
20007dd2:	bf2c      	ite	cs
20007dd4:	2200      	movcs	r2, #0
20007dd6:	2201      	movcc	r2, #1
20007dd8:	4285      	cmp	r5, r0
20007dda:	bf8c      	ite	hi
20007ddc:	4615      	movhi	r5, r2
20007dde:	f042 0501 	orrls.w	r5, r2, #1
20007de2:	2d00      	cmp	r5, #0
20007de4:	d049      	beq.n	20007e7a <__udivdi3+0x166>
20007de6:	2401      	movs	r4, #1
20007de8:	e049      	b.n	20007e7e <__udivdi3+0x16a>
20007dea:	b922      	cbnz	r2, 20007df6 <__udivdi3+0xe2>
20007dec:	4611      	mov	r1, r2
20007dee:	2001      	movs	r0, #1
20007df0:	f7ff f9f6 	bl	200071e0 <__aeabi_uidiv>
20007df4:	4605      	mov	r5, r0
20007df6:	fab5 f685 	clz	r6, r5
20007dfa:	2e00      	cmp	r6, #0
20007dfc:	f040 80ba 	bne.w	20007f74 <__udivdi3+0x260>
20007e00:	1b64      	subs	r4, r4, r5
20007e02:	0c2f      	lsrs	r7, r5, #16
20007e04:	fa1f fa85 	uxth.w	sl, r5
20007e08:	2601      	movs	r6, #1
20007e0a:	4639      	mov	r1, r7
20007e0c:	4620      	mov	r0, r4
20007e0e:	f7ff f9e7 	bl	200071e0 <__aeabi_uidiv>
20007e12:	4639      	mov	r1, r7
20007e14:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20007e18:	4681      	mov	r9, r0
20007e1a:	4620      	mov	r0, r4
20007e1c:	f7ff fb0e 	bl	2000743c <__aeabi_uidivmod>
20007e20:	fb0a f309 	mul.w	r3, sl, r9
20007e24:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20007e28:	455b      	cmp	r3, fp
20007e2a:	d909      	bls.n	20007e40 <__udivdi3+0x12c>
20007e2c:	eb1b 0b05 	adds.w	fp, fp, r5
20007e30:	f109 39ff 	add.w	r9, r9, #4294967295
20007e34:	d204      	bcs.n	20007e40 <__udivdi3+0x12c>
20007e36:	455b      	cmp	r3, fp
20007e38:	bf84      	itt	hi
20007e3a:	f109 39ff 	addhi.w	r9, r9, #4294967295
20007e3e:	44ab      	addhi	fp, r5
20007e40:	ebc3 0b0b 	rsb	fp, r3, fp
20007e44:	4639      	mov	r1, r7
20007e46:	4658      	mov	r0, fp
20007e48:	fa1f f888 	uxth.w	r8, r8
20007e4c:	f7ff f9c8 	bl	200071e0 <__aeabi_uidiv>
20007e50:	4639      	mov	r1, r7
20007e52:	4604      	mov	r4, r0
20007e54:	4658      	mov	r0, fp
20007e56:	f7ff faf1 	bl	2000743c <__aeabi_uidivmod>
20007e5a:	fb0a fa04 	mul.w	sl, sl, r4
20007e5e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20007e62:	45c2      	cmp	sl, r8
20007e64:	d906      	bls.n	20007e74 <__udivdi3+0x160>
20007e66:	3c01      	subs	r4, #1
20007e68:	eb18 0805 	adds.w	r8, r8, r5
20007e6c:	d202      	bcs.n	20007e74 <__udivdi3+0x160>
20007e6e:	45c2      	cmp	sl, r8
20007e70:	bf88      	it	hi
20007e72:	3c01      	subhi	r4, #1
20007e74:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20007e78:	e001      	b.n	20007e7e <__udivdi3+0x16a>
20007e7a:	2600      	movs	r6, #0
20007e7c:	4634      	mov	r4, r6
20007e7e:	4631      	mov	r1, r6
20007e80:	4620      	mov	r0, r4
20007e82:	b003      	add	sp, #12
20007e84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007e88:	f1c6 0020 	rsb	r0, r6, #32
20007e8c:	40b3      	lsls	r3, r6
20007e8e:	fa32 f700 	lsrs.w	r7, r2, r0
20007e92:	fa21 fb00 	lsr.w	fp, r1, r0
20007e96:	431f      	orrs	r7, r3
20007e98:	fa14 f206 	lsls.w	r2, r4, r6
20007e9c:	fa28 f100 	lsr.w	r1, r8, r0
20007ea0:	4658      	mov	r0, fp
20007ea2:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20007ea6:	4311      	orrs	r1, r2
20007ea8:	9100      	str	r1, [sp, #0]
20007eaa:	4651      	mov	r1, sl
20007eac:	b2bb      	uxth	r3, r7
20007eae:	9301      	str	r3, [sp, #4]
20007eb0:	f7ff f996 	bl	200071e0 <__aeabi_uidiv>
20007eb4:	4651      	mov	r1, sl
20007eb6:	40b5      	lsls	r5, r6
20007eb8:	4681      	mov	r9, r0
20007eba:	4658      	mov	r0, fp
20007ebc:	f7ff fabe 	bl	2000743c <__aeabi_uidivmod>
20007ec0:	9c01      	ldr	r4, [sp, #4]
20007ec2:	9800      	ldr	r0, [sp, #0]
20007ec4:	fb04 f309 	mul.w	r3, r4, r9
20007ec8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20007ecc:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
20007ed0:	455b      	cmp	r3, fp
20007ed2:	d905      	bls.n	20007ee0 <__udivdi3+0x1cc>
20007ed4:	eb1b 0b07 	adds.w	fp, fp, r7
20007ed8:	f109 39ff 	add.w	r9, r9, #4294967295
20007edc:	f0c0 808e 	bcc.w	20007ffc <__udivdi3+0x2e8>
20007ee0:	ebc3 0b0b 	rsb	fp, r3, fp
20007ee4:	4651      	mov	r1, sl
20007ee6:	4658      	mov	r0, fp
20007ee8:	f7ff f97a 	bl	200071e0 <__aeabi_uidiv>
20007eec:	4651      	mov	r1, sl
20007eee:	4604      	mov	r4, r0
20007ef0:	4658      	mov	r0, fp
20007ef2:	f7ff faa3 	bl	2000743c <__aeabi_uidivmod>
20007ef6:	9801      	ldr	r0, [sp, #4]
20007ef8:	9a00      	ldr	r2, [sp, #0]
20007efa:	fb00 f304 	mul.w	r3, r0, r4
20007efe:	fa1f fc82 	uxth.w	ip, r2
20007f02:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20007f06:	4293      	cmp	r3, r2
20007f08:	d906      	bls.n	20007f18 <__udivdi3+0x204>
20007f0a:	3c01      	subs	r4, #1
20007f0c:	19d2      	adds	r2, r2, r7
20007f0e:	d203      	bcs.n	20007f18 <__udivdi3+0x204>
20007f10:	4293      	cmp	r3, r2
20007f12:	d901      	bls.n	20007f18 <__udivdi3+0x204>
20007f14:	19d2      	adds	r2, r2, r7
20007f16:	3c01      	subs	r4, #1
20007f18:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20007f1c:	b2a8      	uxth	r0, r5
20007f1e:	1ad2      	subs	r2, r2, r3
20007f20:	0c2d      	lsrs	r5, r5, #16
20007f22:	fa1f fc84 	uxth.w	ip, r4
20007f26:	0c23      	lsrs	r3, r4, #16
20007f28:	fb00 f70c 	mul.w	r7, r0, ip
20007f2c:	fb00 fe03 	mul.w	lr, r0, r3
20007f30:	fb05 e10c 	mla	r1, r5, ip, lr
20007f34:	fb05 f503 	mul.w	r5, r5, r3
20007f38:	eb01 4117 	add.w	r1, r1, r7, lsr #16
20007f3c:	458e      	cmp	lr, r1
20007f3e:	bf88      	it	hi
20007f40:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
20007f44:	eb05 4511 	add.w	r5, r5, r1, lsr #16
20007f48:	42aa      	cmp	r2, r5
20007f4a:	d310      	bcc.n	20007f6e <__udivdi3+0x25a>
20007f4c:	b2bf      	uxth	r7, r7
20007f4e:	fa08 f606 	lsl.w	r6, r8, r6
20007f52:	eb07 4201 	add.w	r2, r7, r1, lsl #16
20007f56:	bf14      	ite	ne
20007f58:	f04f 0e00 	movne.w	lr, #0
20007f5c:	f04f 0e01 	moveq.w	lr, #1
20007f60:	4296      	cmp	r6, r2
20007f62:	bf2c      	ite	cs
20007f64:	2600      	movcs	r6, #0
20007f66:	f00e 0601 	andcc.w	r6, lr, #1
20007f6a:	2e00      	cmp	r6, #0
20007f6c:	d087      	beq.n	20007e7e <__udivdi3+0x16a>
20007f6e:	3c01      	subs	r4, #1
20007f70:	2600      	movs	r6, #0
20007f72:	e784      	b.n	20007e7e <__udivdi3+0x16a>
20007f74:	40b5      	lsls	r5, r6
20007f76:	f1c6 0120 	rsb	r1, r6, #32
20007f7a:	fa24 f901 	lsr.w	r9, r4, r1
20007f7e:	fa28 f201 	lsr.w	r2, r8, r1
20007f82:	0c2f      	lsrs	r7, r5, #16
20007f84:	40b4      	lsls	r4, r6
20007f86:	4639      	mov	r1, r7
20007f88:	4648      	mov	r0, r9
20007f8a:	4322      	orrs	r2, r4
20007f8c:	9200      	str	r2, [sp, #0]
20007f8e:	f7ff f927 	bl	200071e0 <__aeabi_uidiv>
20007f92:	4639      	mov	r1, r7
20007f94:	fa1f fa85 	uxth.w	sl, r5
20007f98:	4683      	mov	fp, r0
20007f9a:	4648      	mov	r0, r9
20007f9c:	f7ff fa4e 	bl	2000743c <__aeabi_uidivmod>
20007fa0:	9b00      	ldr	r3, [sp, #0]
20007fa2:	0c1a      	lsrs	r2, r3, #16
20007fa4:	fb0a f30b 	mul.w	r3, sl, fp
20007fa8:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20007fac:	42a3      	cmp	r3, r4
20007fae:	d903      	bls.n	20007fb8 <__udivdi3+0x2a4>
20007fb0:	1964      	adds	r4, r4, r5
20007fb2:	f10b 3bff 	add.w	fp, fp, #4294967295
20007fb6:	d327      	bcc.n	20008008 <__udivdi3+0x2f4>
20007fb8:	1ae4      	subs	r4, r4, r3
20007fba:	4639      	mov	r1, r7
20007fbc:	4620      	mov	r0, r4
20007fbe:	f7ff f90f 	bl	200071e0 <__aeabi_uidiv>
20007fc2:	4639      	mov	r1, r7
20007fc4:	4681      	mov	r9, r0
20007fc6:	4620      	mov	r0, r4
20007fc8:	f7ff fa38 	bl	2000743c <__aeabi_uidivmod>
20007fcc:	9800      	ldr	r0, [sp, #0]
20007fce:	fb0a f309 	mul.w	r3, sl, r9
20007fd2:	fa1f fc80 	uxth.w	ip, r0
20007fd6:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20007fda:	42a3      	cmp	r3, r4
20007fdc:	d908      	bls.n	20007ff0 <__udivdi3+0x2dc>
20007fde:	1964      	adds	r4, r4, r5
20007fe0:	f109 39ff 	add.w	r9, r9, #4294967295
20007fe4:	d204      	bcs.n	20007ff0 <__udivdi3+0x2dc>
20007fe6:	42a3      	cmp	r3, r4
20007fe8:	bf84      	itt	hi
20007fea:	f109 39ff 	addhi.w	r9, r9, #4294967295
20007fee:	1964      	addhi	r4, r4, r5
20007ff0:	fa08 f806 	lsl.w	r8, r8, r6
20007ff4:	1ae4      	subs	r4, r4, r3
20007ff6:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20007ffa:	e706      	b.n	20007e0a <__udivdi3+0xf6>
20007ffc:	455b      	cmp	r3, fp
20007ffe:	bf84      	itt	hi
20008000:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008004:	44bb      	addhi	fp, r7
20008006:	e76b      	b.n	20007ee0 <__udivdi3+0x1cc>
20008008:	42a3      	cmp	r3, r4
2000800a:	bf84      	itt	hi
2000800c:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20008010:	1964      	addhi	r4, r4, r5
20008012:	e7d1      	b.n	20007fb8 <__udivdi3+0x2a4>
20008014:	75736572 	.word	0x75736572
20008018:	3d20746c 	.word	0x3d20746c
2000801c:	20782520 	.word	0x20782520
20008020:	00007825 	.word	0x00007825

20008024 <C.0.1306>:
20008024:	0f886e09 5e89cf95                       .n.....^

2000802c <C.3.1309>:
2000802c:	859cfcfb 5a1f75d5                       .....u.Z

20008034 <C.2.1308>:
20008034:	eda515ef 24029417                       .......$

2000803c <C.1.1307>:
2000803c:	044de026 cabdb311 70616548 646e6120     &.M.....Heap and
2000804c:	61747320 63206b63 696c6c6f 6e6f6973      stack collision
2000805c:	0000000a                                ....

20008060 <g_gpio_irqn_lut>:
20008060:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
20008070:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
20008080:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
20008090:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

200080a0 <C.16.2565>:
200080a0:	00000001 00000002 00000004 00000001     ................

200080b0 <_global_impure_ptr>:
200080b0:	20008344 00000043                       D.. C...

200080b8 <blanks.3577>:
200080b8:	20202020 20202020 20202020 20202020                     

200080c8 <zeroes.3578>:
200080c8:	30303030 30303030 30303030 30303030     0000000000000000
200080d8:	33323130 37363534 42413938 46454443     0123456789ABCDEF
200080e8:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
200080f8:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20008108:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
20008118:	00000030 69666e49 7974696e 00000000     0...Infinity....
20008128:	004e614e                                NaN.

2000812c <__sf_fake_stdin>:
	...

2000814c <__sf_fake_stdout>:
	...

2000816c <__sf_fake_stderr>:
	...

2000818c <charset>:
2000818c:	200081c4                                ... 

20008190 <lconv>:
20008190:	200081c0 200080e8 200080e8 200080e8     ... ... ... ... 
200081a0:	200080e8 200080e8 200080e8 200080e8     ... ... ... ... 
200081b0:	200080e8 200080e8 ffffffff ffffffff     ... ... ........
200081c0:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

200081d0 <__mprec_tens>:
200081d0:	00000000 3ff00000 00000000 40240000     .......?......$@
200081e0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
200081f0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20008200:	00000000 412e8480 00000000 416312d0     .......A......cA
20008210:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
20008220:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20008230:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20008240:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20008250:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20008260:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
20008270:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
20008280:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
20008290:	79d99db4 44ea7843                       ...yCx.D

20008298 <p05.2463>:
20008298:	00000005 00000019 0000007d 00000000     ........}.......

200082a8 <__mprec_bigtens>:
200082a8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
200082b8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
200082c8:	7f73bf3c 75154fdd                       <.s..O.u

200082d0 <__mprec_tinytens>:
200082d0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
200082e0:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
200082f0:	64ac6f43 0ac80628                       Co.d(...

200082f8 <_init>:
200082f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200082fa:	bf00      	nop
200082fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
200082fe:	bc08      	pop	{r3}
20008300:	469e      	mov	lr, r3
20008302:	4770      	bx	lr

20008304 <_fini>:
20008304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008306:	bf00      	nop
20008308:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000830a:	bc08      	pop	{r3}
2000830c:	469e      	mov	lr, r3
2000830e:	4770      	bx	lr

20008310 <__frame_dummy_init_array_entry>:
20008310:	0485 2000                                   ... 

20008314 <__do_global_dtors_aux_fini_array_entry>:
20008314:	0471 2000                                   q.. 
