Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\DE0_CV\DE0_CV_QSYS.qsys --block-symbol-file --output-directory=F:\DE0_CV\DE0_CV_QSYS --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading DE0_CV/DE0_CV_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding keys [altera_avalon_pio 17.0]
Progress: Parameterizing module keys
Progress: Adding leds [altera_avalon_pio 17.0]
Progress: Parameterizing module leds
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 17.0]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding nios2_qsys [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_mem
Progress: Adding pll [altera_pll 17.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding seg7_digits [altera_avalon_pio 17.0]
Progress: Parameterizing module seg7_digits
Progress: Adding switches [altera_avalon_pio 17.0]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timer
Progress: Adding transmitter [eln 1.0]
Progress: Parameterizing module transmitter
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\DE0_CV\DE0_CV_QSYS.qsys --synthesis=VHDL --output-directory=F:\DE0_CV\DE0_CV_QSYS\synthesis --family="Cyclone V" --part=5CEBA4F23C7
Progress: Loading DE0_CV/DE0_CV_QSYS.qsys
Progress: Reading input file
Progress: Adding clk_50 [clock_source 17.0]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.0]
Progress: Parameterizing module jtag_uart
Progress: Adding keys [altera_avalon_pio 17.0]
Progress: Parameterizing module keys
Progress: Adding leds [altera_avalon_pio 17.0]
Progress: Parameterizing module leds
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 17.0]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding nios2_qsys [altera_nios2_gen2 17.0]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_mem [altera_avalon_onchip_memory2 17.0]
Progress: Parameterizing module onchip_mem
Progress: Adding pll [altera_pll 17.0]
Progress: Parameterizing module pll
Progress: Adding sdram [altera_avalon_new_sdram_controller 17.0]
Progress: Parameterizing module sdram
Progress: Adding seg7_digits [altera_avalon_pio 17.0]
Progress: Parameterizing module seg7_digits
Progress: Adding switches [altera_avalon_pio 17.0]
Progress: Parameterizing module switches
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 17.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 17.0]
Progress: Parameterizing module timer
Progress: Adding transmitter [eln 1.0]
Progress: Parameterizing module transmitter
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE0_CV_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE0_CV_QSYS.keys: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_CV_QSYS.pll: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Warning: DE0_CV_QSYS.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: DE0_CV_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE0_CV_QSYS.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE0_CV_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE0_CV_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: DE0_CV_QSYS: Generating DE0_CV_QSYS "DE0_CV_QSYS" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'DE0_CV_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE0_CV_QSYS_jtag_uart --dir=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0001_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0001_jtag_uart_gen//DE0_CV_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE0_CV_QSYS_jtag_uart'
Info: jtag_uart: "DE0_CV_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: keys: Starting RTL generation for module 'DE0_CV_QSYS_keys'
Info: keys:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_keys --dir=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0002_keys_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0002_keys_gen//DE0_CV_QSYS_keys_component_configuration.pl  --do_build_sim=0  ]
Info: keys: Done RTL generation for module 'DE0_CV_QSYS_keys'
Info: keys: "DE0_CV_QSYS" instantiated altera_avalon_pio "keys"
Info: leds: Starting RTL generation for module 'DE0_CV_QSYS_leds'
Info: leds:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_leds --dir=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0003_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0003_leds_gen//DE0_CV_QSYS_leds_component_configuration.pl  --do_build_sim=0  ]
Info: leds: Done RTL generation for module 'DE0_CV_QSYS_leds'
Info: leds: "DE0_CV_QSYS" instantiated altera_avalon_pio "leds"
Info: mm_clock_crossing_bridge_0: "DE0_CV_QSYS" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: nios2_qsys: "DE0_CV_QSYS" instantiated altera_nios2_gen2 "nios2_qsys"
Info: onchip_mem: Starting RTL generation for module 'DE0_CV_QSYS_onchip_mem'
Info: onchip_mem:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE0_CV_QSYS_onchip_mem --dir=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0005_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0005_onchip_mem_gen//DE0_CV_QSYS_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_mem: Done RTL generation for module 'DE0_CV_QSYS_onchip_mem'
Info: onchip_mem: "DE0_CV_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info: pll: "DE0_CV_QSYS" instantiated altera_pll "pll"
Info: sdram: Starting RTL generation for module 'DE0_CV_QSYS_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE0_CV_QSYS_sdram --dir=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0007_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0007_sdram_gen//DE0_CV_QSYS_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE0_CV_QSYS_sdram'
Info: sdram: "DE0_CV_QSYS" instantiated altera_avalon_new_sdram_controller "sdram"
Info: seg7_digits: Starting RTL generation for module 'DE0_CV_QSYS_seg7_digits'
Info: seg7_digits:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_seg7_digits --dir=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0008_seg7_digits_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0008_seg7_digits_gen//DE0_CV_QSYS_seg7_digits_component_configuration.pl  --do_build_sim=0  ]
Info: seg7_digits: Done RTL generation for module 'DE0_CV_QSYS_seg7_digits'
Info: seg7_digits: "DE0_CV_QSYS" instantiated altera_avalon_pio "seg7_digits"
Info: switches: Starting RTL generation for module 'DE0_CV_QSYS_switches'
Info: switches:   Generation command is [exec C:/intelfpga_lite/17.0/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.0/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE0_CV_QSYS_switches --dir=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0009_switches_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0009_switches_gen//DE0_CV_QSYS_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'DE0_CV_QSYS_switches'
Info: switches: "DE0_CV_QSYS" instantiated altera_avalon_pio "switches"
Info: sysid_qsys: "DE0_CV_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'DE0_CV_QSYS_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE0_CV_QSYS_timer --dir=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0011_timer_gen/ --quartus_dir=C:/intelfpga_lite/17.0/quartus --verilog --config=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0011_timer_gen//DE0_CV_QSYS_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE0_CV_QSYS_timer'
Info: timer: "DE0_CV_QSYS" instantiated altera_avalon_timer "timer"
Info: transmitter: "DE0_CV_QSYS" instantiated eln "transmitter"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE0_CV_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE0_CV_QSYS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE0_CV_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE0_CV_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE0_CV_QSYS" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE0_CV_QSYS_nios2_qsys_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/17.0/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/17.0/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.0/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/17.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE0_CV_QSYS_nios2_qsys_cpu --dir=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0016_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/17.0/quartus/bin64/ --verilog --config=C:/Users/r3taupia/AppData/Local/Temp/alt7522_8228272885399904521.dir/0016_cpu_gen//DE0_CV_QSYS_nios2_qsys_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.12.22 10:11:20 (*) Starting Nios II generation
Info: cpu: # 2017.12.22 10:11:20 (*)   Checking for plaintext license.
Info: cpu: # 2017.12.22 10:11:20 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2017.12.22 10:11:20 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.12.22 10:11:20 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.12.22 10:11:20 (*)   Plaintext license not found.
Info: cpu: # 2017.12.22 10:11:20 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.12.22 10:11:21 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/17.0/quartus/bin64/
Info: cpu: # 2017.12.22 10:11:21 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.12.22 10:11:21 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2017.12.22 10:11:21 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2017.12.22 10:11:21 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.12.22 10:11:21 (*)   Creating all objects for CPU
Info: cpu: # 2017.12.22 10:11:21 (*)     Testbench
Info: cpu: # 2017.12.22 10:11:21 (*)     Instruction decoding
Info: cpu: # 2017.12.22 10:11:21 (*)       Instruction fields
Info: cpu: # 2017.12.22 10:11:21 (*)       Instruction decodes
Info: cpu: # 2017.12.22 10:11:22 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.12.22 10:11:22 (*)       Instruction controls
Info: cpu: # 2017.12.22 10:11:22 (*)     Pipeline frontend
Info: cpu: # 2017.12.22 10:11:22 (*)     Pipeline backend
Info: cpu: # 2017.12.22 10:11:24 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.12.22 10:11:26 (*)   Creating encrypted RTL
Info: cpu: # 2017.12.22 10:11:27 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE0_CV_QSYS_nios2_qsys_cpu'
Info: cpu: "nios2_qsys" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_qsys_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_qsys_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: nios2_qsys_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_data_master_limiter"
Info: Reusing file F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file F:/DE0_CV/DE0_CV_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DE0_CV_QSYS: Done "DE0_CV_QSYS" with 54 modules, 92 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
