/dts-v1/;
/* Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
 * Copyright (c) 2025, Shubham Vishwakarma <shubhamvis98@fossfrog.in>.
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#include "ipq5018.dtsi"
#include <dt-bindings/input/input.h>

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	model = "Indio UM-335AX";
	compatible = "indio,um-335ax", "qcom,ipq5018-ap-mp03.1", "qcom,ipq5018-mp03.1", "qcom,ipq5018";
	interrupt-parent = <&intc>;

	aliases {
		sdhc1 = &sdhc_1; /* SDC1 eMMC slot */
		serial0 = &blsp1_uart1;
		serial1 = &blsp1_uart2;
		ethernet0 = "/soc/dp1";
		ethernet1 = "/soc/dp2";
		led-boot = &led_red;
		led-failsafe = &led_red;
		led-running = &led_red;
		led-upgrade = &led_red;

	};

	chosen {
		bootargs = "console=ttyMSM0,115200,n8 rw init=/init";
		bootargs-append = " swiotlb=1 coherent_pool=2M";
		stdout-path = "serial0";
	};

	gpio-watchdog {
		compatible = "linux,wdt-gpio";
		gpios = <&tlmm 27 GPIO_ACTIVE_LOW>;
		hw_algo = "toggle";
		hw_margin_ms = <5000>;
		always-running;
	};

	reserved-memory {
		q6_mem_regions: q6_mem_regions@4B000000 {
			no-map;
			reg = <0x0 0x4B000000 0x0 0x1800000>;
		};

		q6_ipq5018_data: q6_ipq5018_data@4C400000 {
			no-map;
			reg = <0x0 0x4C400000 0x0 0xE00000>;
		};

		m3_dump: m3_dump@4C800000 {
			no-map;
			reg = <0x0 0x4C800000 0x0 0x100000>;
		};

		q6_etr_region: q6_etr_dump@4C900000 {
			no-map;
			reg = <0x0 0x4C900000 0x0 0x100000>;
		};

		q6_caldb_region: q6_caldb_region@4CA00000 {
			no-map;
			reg = <0x0 0x4CA00000 0x0 0x200000>;
		};

		qcn9000_pcie0: qcn9000_pcie0@4cc00000 {
			no-map;
			reg = <0x0 0x4CC00000 0x0 0x2600000>;
		};

	#if defined(__CNSS2__)
		mhi_region1: dma_pool1@4F200000 {
			compatible = "shared-dma-pool";
			no-map;
			reg = <0x0 0x4F200000 0x0 0x900000>;
		};
	#endif
	};

	soc {
		serial@78af000 {
			status = "ok";
		};

		blsp1_uart2: serial@78b0000 {
			pinctrl-0 = <&blsp1_uart_pins>;
			pinctrl-names = "default";
		};

		qpic_bam: dma@7984000{
			status = "ok";
		};

		nand: qpic-nand@79b0000 {
			pinctrl-0 = <&qspi_nand_pins>;
			pinctrl-names = "default";
			status = "ok";
		};

		spi_0: spi@78b5000 { /* BLSP1 QUP0 */
			pinctrl-0 = <&blsp0_spi_pins>;
			pinctrl-names = "default";
			cs-select = <0>;
			status = "ok";

			m25p80@0 {
				#address-cells = <1>;
				#size-cells = <1>;
				reg = <0>;
				compatible = "n25q128a11";
				linux,modalias = "m25p80", "n25q128a11";
				spi-max-frequency = <50000000>;
				use-default-sizes;
			};
		};

		mdio0: mdio@88000 {
			status = "ok";

			ethernet-phy@0 {
				reg = <7>;
			};
		};

		mdio1: mdio@90000 {
			status = "ok";
			pinctrl-0 = <&mdio1_pins>;
			pinctrl-names = "default";
			phy-reset-gpio = <&tlmm 39 0>;

			ethernet-phy@0 {
				reg = <28>;
			};
		};

		ess-instance {
			num_devices = <0x1>;
			ess-switch@0x39c00000 {
				switch_mac_mode = <0xf>; /* mac mode for uniphy instance*/
				cmnblk_clk = "internal_96MHz"; /* cmnblk clk*/
				qcom,port_phyinfo {
					port@0 {
						port_id = <1>;
						phy_address = <7>;
						mdiobus = <&mdio0>;
					};
					port@1 {
						port_id = <2>;
						phy_address = <0x1c>;
						mdiobus = <&mdio1>;
						port_mac_sel = "QGMAC_PORT";
					};
				};
				led_source@0 {
					source = <0>;
					mode = "normal";
					speed = "all";
					blink_en = "enable";
					active = "high";
				};
			};
				ess-switch1@1 {
				compatible = "qcom,ess-switch-qca83xx";
				device_id = <1>;
				switch_access_mode = "mdio";
				mdio-bus = <&mdio1>;
				reset_gpio = <0x28>;
				switch_cpu_bmp = <0x40>;  /* cpu port bitmap */
				switch_lan_bmp = <0x1e>; /* lan port bitmap */
				switch_wan_bmp = <0x0>;  /* wan port bitmap */
				qca,ar8327-initvals = <
						0x00004 0x7600000   /* PAD0_MODE */
						0x00008 0x1000000   /* PAD5_MODE */
						0x0000c 0x80        /* PAD6_MODE */
						0x00010 0x2613a0    /* PORT6 FORCE MODE*/
						0x000e4 0xaa545     /* MAC_POWER_SEL */
						0x000e0 0xc74164de  /* SGMII_CTRL */
						0x0007c 0x4e        /* PORT0_STATUS */
						0x00094 0x4e        /* PORT6_STATUS */
				>;
				qcom,port_phyinfo {
					port@0 {
						port_id = <1>;
						phy_address = <28>;
					};
				};
			};
		};

		dp1 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			clocks = <&gcc GCC_SNOC_GMAC0_AXI_CLK>;
			clock-names = "nss-snoc-gmac-axi-clk";
			qcom,id = <1>;
			reg = <0x39C00000 0x10000>;
			interrupts = <GIC_SPI 101 IRQ_TYPE_LEVEL_HIGH>;
			qcom,mactype = <2>;
			qcom,link-poll = <1>;
			qcom,phy-mdio-addr = <7>;
			mdio-bus = <&mdio0>;
			local-mac-address = [000000000000];
			phy-mode = "sgmii";
		};

		dp2 {
			device_type = "network";
			compatible = "qcom,nss-dp";
			clocks = <&gcc GCC_SNOC_GMAC1_AXI_CLK>;
			clock-names = "nss-snoc-gmac-axi-clk";
			qcom,id = <2>;
			reg = <0x39D00000 0x10000>;
			interrupts = <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>;
			qcom,mactype = <2>;
			qcom,link-poll = <1>;
			qcom,phy-mdio-addr = <28>;
			mdio-bus = <&mdio1>;
			local-mac-address = [000000000000];
			phy-mode = "sgmii";
		};

		qcom,test@0 {
			status = "ok";
		};

		nss-macsec1 {
			compatible = "qcom,nss-macsec";
			phy_addr = <0x1c>;
			mdiobus = <&mdio1>;
		};

		lpass: lpass@0xA000000{
			status = "disabled";
		};

		pcm: pcm@0xA3C0000{
			pinctrl-0 = <&audio_pins>;
			pinctrl-names = "default";
			status = "disabled";
		};

		pcm_lb: pcm_lb@0 {
			status = "disabled";
		};
	};

	thermal-zones {
		status = "ok";
	};

};

&tlmm {
	pinctrl-0 = <&blsp0_uart_pins &phy_led_pins>;
	pinctrl-names = "default";

	blsp0_uart_pins: uart_pins {
		blsp0_uart_rx_tx {
			pins = "gpio20", "gpio21";
			function = "blsp0_uart0";
			bias-disable;
		};
	};

	blsp1_uart_pins: blsp1_uart_pins {
		blsp1_uart_rx_tx {
			pins = "gpio22", "gpio24", "gpio23", "gpio25";
			function = "blsp1_uart2";
			bias-disable;
		};
	};

	blsp0_spi_pins: blsp0_spi_pins {
		mux {
			pins = "gpio10", "gpio11", "gpio12", "gpio13";
			function = "blsp0_spi";
			drive-strength = <2>;
			bias-disable;
		};
	};

	qspi_nand_pins: qspi_nand_pins {
		qspi_clock {
			pins = "gpio9";
			function = "qspi_clk";
			drive-strength = <8>;
			bias-disable;
		};
		qspi_cs {
			pins = "gpio8";
			function = "qspi_cs";
			drive-strength = <8>;
			bias-disable;
		};
		qspi_data_0 {
			pins = "gpio7";
			function = "qspi0";
			drive-strength = <8>;
			bias-disable;
		};
		qspi_data_1 {
			pins = "gpio6";
			function = "qspi1";
			drive-strength = <8>;
			bias-disable;
		};
		qspi_data_2 {
			pins = "gpio5";
			function = "qspi2";
			drive-strength = <8>;
			bias-disable;
		};
		qspi_data_3 {
			pins = "gpio4";
			function = "qspi3";
			drive-strength = <8>;
			bias-disable;
		};
	};

	mdio1_pins: mdio_pinmux {
		mux_0 {
			pins = "gpio36";
			function = "mdc";
			drive-strength = <8>;
			bias-pull-up;
		};

		mux_1 {
			pins = "gpio37";
			function = "mdio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	phy_led_pins: phy_led_pins {
		gephy_led_pin {
			pins = "gpio46";
			function = "led0";
			drive-strength = <8>;
			bias-pull-down;
		};
	};

	i2c_pins: i2c_pins {
		i2c_scl {
			pins = "gpio25";
			function = "blsp2_i2c1";
			drive-strength = <8>;
			bias-disable;
		};

		i2c_sda {
			pins = "gpio26";
			function = "blsp2_i2c1";
			drive-strength = <8>;
			bias-disable;
		};
	};

	button_pins: button_pins {
		reset_button {
			pins = "gpio38";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-up;
		};
	};

	audio_pins: audio_pinmux {
	};

	leds_pins: leds_pins {
		led_blue: led_5g {
			label = "led_5g";
			pins = "gpio34";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};

		led_green: led_2g {
			label = "led_2g";
			pins = "gpio33";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};

		led_red: led_sys {
			label = "led_sys";
			pins = "gpio26";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};

		led_onekey {
			pins = "gpio28";
			function = "gpio";
			drive-strength = <8>;
			bias-pull-down;
		};
	};
};

&soc {
	gpio_keys {
		compatible = "gpio-keys";
		pinctrl-0 = <&button_pins>;
		pinctrl-names = "default";

		button@1 {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&tlmm 38 GPIO_ACTIVE_LOW>;
			linux,input-type = <1>;
			debounce-interval = <60>;
		};
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-0 = <&leds_pins>;
		pinctrl-names = "default";

		led@33 {
			label = "led_5g";
			gpios = <&tlmm 34 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "led_5g";
			default-state = "off";
		};
		led@34 {
			label = "led_2g";
			gpios = <&tlmm 33 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "led_2g";
			default-state = "off";
		};
		led@26 {
			label = "led_sys";
			gpios = <&tlmm 26 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "led_sys";
			default-state = "on";
		};
		led@28 {
			label = "led_onekey";
			gpios = <&tlmm 28 GPIO_ACTIVE_LOW>;
			linux,default-trigger = "led_onekey";
			default-state = "off";
		};
	};
};

&q6v5_wcss {
	compatible = "qcom,ipq5018-q6-mpd";
	#address-cells = <1>;
	#size-cells = <1>;
	ranges;
	firmware = "IPQ5018/q6_fw.mdt";
	reg = <0x0cd00000 0x4040>,
		<0x1938000 0x8>,
		<0x193d204 0x4>;
	reg-names = "qdsp6",
			"tcsr-msip",
			"tcsr-q6";
	resets = <&gcc GCC_WCSSAON_RESET>,
			<&gcc GCC_WCSS_Q6_BCR>;

	reset-names = "wcss_aon_reset",
			"wcss_q6_reset";

	clocks = <&gcc GCC_Q6_AXIS_CLK>,
		<&gcc GCC_WCSS_ECAHB_CLK>,
		<&gcc GCC_Q6_AXIM_CLK>,
		<&gcc GCC_Q6_AXIM2_CLK>,
		<&gcc GCC_Q6_AHB_CLK>,
		<&gcc GCC_Q6_AHB_S_CLK>,
		<&gcc GCC_WCSS_AXI_S_CLK>;
	clock-names = "gcc_q6_axis_clk",
		"gcc_wcss_ecahb_clk",
		"gcc_q6_axim_clk",
		"gcc_q6_axim2_clk",
		"gcc_q6_ahb_clk",
		"gcc_q6_ahb_s_clk",
		"gcc_wcss_axi_s_clk";

	memory-region = <&q6_mem_regions>, <&q6_etr_region>,
			<&q6_caldb_region>;

	qcom,rproc = <&q6v5_wcss>;
	qcom,bootargs_smem = <507>;
	boot-args = <0x1 0x4 0x3 0x0F 0x0 0x0>,
			<0x2 0x4 0x2 0x12 0x0 0x0>;
	status = "ok";
	q6_wcss_pd1: remoteproc_pd1@4ab000 {
		compatible = "qcom,ipq5018-wcss-ahb-mpd";
		reg = <0x4ab000 0x20>;
		reg-names = "rmb";
		firmware = "IPQ5018/q6_fw.mdt";
		m3_firmware = "IPQ5018/m3_fw.mdt";
		interrupts-extended = <&wcss_smp2p_in 8 0>,
					<&wcss_smp2p_in 9 0>,
					<&wcss_smp2p_in 12 0>,
					<&wcss_smp2p_in 11 0>;
		interrupt-names = "fatal",
					"ready",
					"spawn-ack",
					"stop-ack";

		resets = <&gcc GCC_WCSSAON_RESET>,
				<&gcc GCC_WCSS_BCR>,
				<&gcc GCC_CE_BCR>;
		reset-names = "wcss_aon_reset",
				"wcss_reset",
				"ce_reset";

		clocks = <&gcc GCC_WCSS_AHB_S_CLK>,
				<&gcc GCC_WCSS_ACMT_CLK>,
				<&gcc GCC_WCSS_AXI_M_CLK>;
		clock-names = "gcc_wcss_ahb_s_clk",
					"gcc_wcss_acmt_clk",
					"gcc_wcss_axi_m_clk";

		qcom,halt-regs = <&tcsr_q6_block 0xa000 0xd000 0x0>;

		qcom,smem-states = <&wcss_smp2p_out 8>,
					<&wcss_smp2p_out 9>,
					<&wcss_smp2p_out 10>;
		qcom,smem-state-names = "shutdown",
					"stop",
					"spawn";
		memory-region = <&q6_ipq5018_data>, <&m3_dump>,
				<&q6_etr_region>, <&q6_caldb_region>;
	};
};

&i2c_0 {
	pinctrl-0 = <&i2c_pins>;
	pinctrl-names = "default";
	// status = "disabled";
};

&usb3 {
	status = "ok";
	device-power-gpio = <&tlmm 24 1>;
};

&dwc_0 {
	/delete-property/ #phy-cells;
	/delete-property/ phys;
	/delete-property/ phy-names;
};

&blsp1_uart1 {
	status = "ok";
};

&ssuniphy_0 {
	status = "ok";
};

&hs_m31phy_0 {
	status = "ok";
};

&eud {
	status = "ok";
};

&pcie_x1 {
	perst-gpio = <&tlmm 18 GPIO_ACTIVE_LOW>;
};

&pcie_x2 {
	status = "ok";
	perst-gpio = <&tlmm 15 GPIO_ACTIVE_LOW>;
};

&wcss {
	status = "ok";
};

&pcie_x2phy {
	status = "ok";
};

&pcie_x1_rp {
	status = "disabled";

	mhi_0: qcom,mhi@0 {
		reg = <0 0 0 0 0 >;
	};
};

&pcie_x2_rp {
	status = "ok";

	mhi_1: qcom,mhi@1 {
		reg = <0 0 0 0 0 >;
		qrtr_instance_id = <0x20>;
		qti,disable-rddm-prealloc;
		qti,rddm-seg-len = <0x1000>;
		#address-cells = <0x2>;
		#size-cells = <0x2>;
#if defined(__CNSS2__)
		memory-region = <0>,<&mhi_region1>;
#else
		base-addr = <0x4CB00000>;
		m3-dump-addr = <0x4DF00000>;
		etr-addr = <0x4E000000>;
		qcom,caldb-addr = <0x4E100000>;
		pageable-addr = <0x4E900000>;
		qcom,tgt-mem-mode = <0x1>;
#endif
	};
};

&wifi0 {
	/* IPQ5018 */
	qcom,multipd_arch;
	qcom,rproc = <&q6_wcss_pd1>;
	qcom,userpd-subsys-name = "q6v5_wcss_userpd1";
	qcom,tgt-mem-mode = <1>;
	qcom,board_id = <0x24>;
#ifdef __CNSS2__
	qcom,bdf-addr = <0x4C400000 0x4C400000 0x4C400000 0x0 0x0>;
	qcom,caldb-addr = <0x4D400000 0x4D400000 0 0 0>;
	qcom,caldb-size = <0x200000>;
	mem-region = <&q6_ipq5018_data>;
#else
	memory-region = <&q6_ipq5018_data>;
#endif
	status = "ok";
};

&wifi3 {
	/* QCN9000 5G */
	board_id = <0xa0>;
	hremote_node = <&qcn9000_pcie0>;
#ifdef __IPQ_MEM_PROFILE_256_MB__
	/* QCN9000 tgt-mem-mode=2 layout - 17MB
	 * +=========+==============+=========+
	 * |  Region | Start Offset |   Size  |
	 * +---------+--------------+---------+
	 * | HREMOTE |  0x4C900000  |   11MB  |
	 * +---------+--------------+---------+
	 * | M3 Dump |  0x4D400000  |   1MB   |
	 * +---------+--------------+---------+
	 * |   ETR   |  0x4D500000  |   1MB   |
	 * +---------+--------------+---------+
	 * | Pageable|  0x4D600000  |   4MB   |
	 * +==================================+
	 */
	base-addr = <0x4C900000>;
	m3-dump-addr = <0x4D400000>;
	etr-addr = <0x4D500000>;
	caldb-addr = <0>;
	pageable-addr = <0x4D600000>;
	caldb-size = <0>;
	hremote-size = <0xB00000>;
	tgt-mem-mode = <0x2>;
	pageable-size = <0x400000>;
#elif __IPQ_MEM_PROFILE_512_MB__
	/* QCN9000 tgt-mem-mode=1 layout - 26MB
	 * +=========+==============+=========+
	 * |  Region | Start Offset |   Size  |
	 * +---------+--------------+---------+
	 * | HREMOTE |  0x4CB00000  |   12MB  |
	 * +---------+--------------+---------+
	 * | M3 Dump |  0x4D700000  |   1MB   |
	 * +---------+--------------+---------+
	 * |   ETR   |  0x4D800000  |   1MB   |
	 * +---------+--------------+---------+
	 * |  Caldb  |  0x4D900000  |   8MB   |
	 * +---------+--------------+---------+
	 * | Pageable|  0x4E100000  |   4MB   |
	 * +==================================+
	 */
	base-addr = <0x4CB00000>;
	m3-dump-addr = <0x4D700000>;
	etr-addr = <0x4D800000>;
	caldb-addr = <0x4D900000>;
	pageable-addr = <0x4E100000>;
	caldb-size = <0x800000>;
	hremote-size = <0xC00000>;
	tgt-mem-mode = <0x1>;
	pageable-size = <0x400000>;
#else
	/* QCN9000 tgt-mem-mode=0 layout - 53MB
	 * +=========+==============+=========+
	 * |  Region | Start Offset |   Size  |
	 * +---------+--------------+---------+
	 * | HREMOTE |  0x4CB00000  |   35MB  |
	 * +---------+--------------+---------+
	 * | M3 Dump |  0x4EE00000  |   1MB   |
	 * +---------+--------------+---------+
	 * |   ETR   |  0x4EF00000  |   1MB   |
	 * +---------+--------------+---------+
	 * |  Caldb  |  0x4F000000  |   8MB   |
	 * +---------+--------------+---------+
	 * | Pageable|  0x4F800000  |   8MB   |
	 * +==================================+
	 */
	base-addr = <0x4CB00000>;
	m3-dump-addr = <0x4EE00000>;
	etr-addr = <0x4EF00000>;
	caldb-addr = <0x4F000000>;
	pageable-addr = <0x4F800000>;
	hremote-size = <0x2300000>;
	caldb-size = <0x800000>;
	tgt-mem-mode = <0x0>;
	pageable-size = <0x800000>;
#endif
	status = "ok";
};
