Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/ise/Desktop/djordje_ilic_648_projekat/testiranje_isim_beh.exe -prj /home/ise/Desktop/djordje_ilic_648_projekat/testiranje_beh.prj work.testiranje work.glbl 
ISim P.20160913 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Desktop/djordje_ilic_648_projekat/koder.v" into library work
Analyzing Verilog file "/home/ise/Desktop/djordje_ilic_648_projekat/testiranje.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/ise/Desktop/djordje_ilic_648_projekat/koder.v" Line 81: Port indeks is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Desktop/djordje_ilic_648_projekat/koder.v" Line 82: Port ime is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Desktop/djordje_ilic_648_projekat/koder.v" Line 84: Port ulaz_2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/ise/Desktop/djordje_ilic_648_projekat/koder.v" Line 85: Port ulaz_1 is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 94928 KB
Fuse CPU Usage: 2050 ms
Compiling module koder
Compiling module dekoder
Compiling module topmodulL
Compiling module testiranje
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable /home/ise/Desktop/djordje_ilic_648_projekat/testiranje_isim_beh.exe
Fuse Memory Usage: 98028 KB
Fuse CPU Usage: 2070 ms
GCC CPU Usage: 480 ms
