
DCF77.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000003c  00800100  00001016  000010aa  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001016  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000019  0080013c  0080013c  000010e6  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000010e6  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000178  00000000  00000000  00001142  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001a59  00000000  00000000  000012ba  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000b3c  00000000  00000000  00002d13  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000009e6  00000000  00000000  0000384f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004d8  00000000  00000000  00004238  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000067e  00000000  00000000  00004710  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000011b8  00000000  00000000  00004d8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000158  00000000  00000000  00005f46  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      28:	0c 94 a4 02 	jmp	0x548	; 0x548 <__vector_10>
      2c:	0c 94 39 02 	jmp	0x472	; 0x472 <__vector_11>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	e6 e1       	ldi	r30, 0x16	; 22
      7c:	f0 e1       	ldi	r31, 0x10	; 16
      7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0
      84:	ac 33       	cpi	r26, 0x3C	; 60
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>

0000008a <__do_clear_bss>:
      8a:	21 e0       	ldi	r18, 0x01	; 1
      8c:	ac e3       	ldi	r26, 0x3C	; 60
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a5 35       	cpi	r26, 0x55	; 85
      96:	b2 07       	cpc	r27, r18
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 c5 01 	call	0x38a	; 0x38a <main>
      9e:	0c 94 09 08 	jmp	0x1012	; 0x1012 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <calendar_leapyear>:

	// Check if dates wrap around month
	if(date_end->date - date_start->date < 0) {
		// Add number of days in last month to get number of days correct
		date_end->date +=
			month[calendar_leapyear(date_end->year)][date_end->month-1];
      a6:	9c 01       	movw	r18, r24
      a8:	83 70       	andi	r24, 0x03	; 3
      aa:	99 27       	eor	r25, r25
      ac:	89 2b       	or	r24, r25
	date_out->month = date_end->month - date_start->month;

	// Check if dates wrap around month
	if(date_end->date - date_start->date < 0) {
		// Add number of days in last month to get number of days correct
		date_end->date +=
      ae:	81 f4       	brne	.+32     	; 0xd0 <calendar_leapyear+0x2a>
      b0:	c9 01       	movw	r24, r18
      b2:	64 e6       	ldi	r22, 0x64	; 100
			month[calendar_leapyear(date_end->year)][date_end->month-1];
		if (date_out->month != 0) {
      b4:	70 e0       	ldi	r23, 0x00	; 0
      b6:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <__udivmodhi4>
			date_out->month--;
      ba:	89 2b       	or	r24, r25
      bc:	11 f0       	breq	.+4      	; 0xc2 <calendar_leapyear+0x1c>
		}
	}
	// Calculate number of days
	date_out->date = date_end->date - date_start->date;
      be:	81 e0       	ldi	r24, 0x01	; 1
      c0:	08 95       	ret
      c2:	c9 01       	movw	r24, r18
      c4:	60 e9       	ldi	r22, 0x90	; 144
      c6:	71 e0       	ldi	r23, 0x01	; 1
      c8:	0e 94 e1 04 	call	0x9c2	; 0x9c2 <__udivmodhi4>

	// Check if hours wrap around midnight
	if (date_end->hour - date_start->hour < 0) {
      cc:	89 2b       	or	r24, r25
      ce:	b9 f3       	breq	.-18     	; 0xbe <calendar_leapyear+0x18>
      d0:	80 e0       	ldi	r24, 0x00	; 0
      d2:	08 95       	ret

000000d4 <calendar_is_date_valid>:
      d4:	0f 93       	push	r16
      d6:	1f 93       	push	r17
      d8:	cf 93       	push	r28
      da:	df 93       	push	r29
		date_end->hour += 24;
      dc:	fc 01       	movw	r30, r24
      de:	80 81       	ld	r24, Z
		if (date_out->date != 0) {
      e0:	8c 33       	cpi	r24, 0x3C	; 60
      e2:	10 f5       	brcc	.+68     	; 0x128 <calendar_is_date_valid+0x54>
			date_out->date--;
      e4:	81 81       	ldd	r24, Z+1	; 0x01
      e6:	8c 33       	cpi	r24, 0x3C	; 60
      e8:	f8 f4       	brcc	.+62     	; 0x128 <calendar_is_date_valid+0x54>
		}
	}
	// Calculate number of hours
	date_out->hour = date_end->hour - date_start->hour;
      ea:	82 81       	ldd	r24, Z+2	; 0x02
      ec:	88 31       	cpi	r24, 0x18	; 24
      ee:	e0 f4       	brcc	.+56     	; 0x128 <calendar_is_date_valid+0x54>
      f0:	04 81       	ldd	r16, Z+4	; 0x04
      f2:	0c 30       	cpi	r16, 0x0C	; 12
      f4:	c8 f4       	brcc	.+50     	; 0x128 <calendar_is_date_valid+0x54>

	// Check if minutes wrap around hour
	if (date_end->minute - date_start->minute < 0) {
      f6:	13 81       	ldd	r17, Z+3	; 0x03
      f8:	1f 31       	cpi	r17, 0x1F	; 31
      fa:	b0 f4       	brcc	.+44     	; 0x128 <calendar_is_date_valid+0x54>
      fc:	c5 81       	ldd	r28, Z+5	; 0x05
      fe:	d6 81       	ldd	r29, Z+6	; 0x06
     100:	ce 01       	movw	r24, r28
     102:	0e 94 53 00 	call	0xa6	; 0xa6 <calendar_leapyear>
     106:	9c e0       	ldi	r25, 0x0C	; 12
		date_end->minute += 60;
     108:	89 9f       	mul	r24, r25
     10a:	f0 01       	movw	r30, r0
		if (date_out->hour != 0) {
     10c:	11 24       	eor	r1, r1
     10e:	e0 0f       	add	r30, r16
			date_out->hour--;
     110:	f1 1d       	adc	r31, r1
     112:	e8 5f       	subi	r30, 0xF8	; 248
     114:	fe 4f       	sbci	r31, 0xFE	; 254
		}
	}
	// Calculate number of minutes
	date_out->minute = date_end->minute - date_start->minute;
     116:	80 81       	ld	r24, Z
     118:	18 17       	cp	r17, r24
     11a:	30 f4       	brcc	.+12     	; 0x128 <calendar_is_date_valid+0x54>
     11c:	c2 5b       	subi	r28, 0xB2	; 178
     11e:	d7 40       	sbci	r29, 0x07	; 7
     120:	81 e0       	ldi	r24, 0x01	; 1

	// Check if seconds wrap around minute
	if (date_end->second - date_start->second < 0) {
     122:	c8 38       	cpi	r28, 0x88	; 136
     124:	d1 05       	cpc	r29, r1
     126:	08 f0       	brcs	.+2      	; 0x12a <calendar_is_date_valid+0x56>
     128:	80 e0       	ldi	r24, 0x00	; 0
     12a:	df 91       	pop	r29
     12c:	cf 91       	pop	r28
     12e:	1f 91       	pop	r17
     130:	0f 91       	pop	r16
     132:	08 95       	ret

00000134 <calendar_timestamp_to_date>:
		date_end->second += 60;
     134:	4f 92       	push	r4
     136:	5f 92       	push	r5
		if (date_out->minute != 0) {
     138:	6f 92       	push	r6
     13a:	7f 92       	push	r7
			date_out->minute--;
     13c:	8f 92       	push	r8
     13e:	9f 92       	push	r9
     140:	af 92       	push	r10
		}
	}
	// Calculate number of seconds
	date_out->second = date_end->second - date_start->second;
     142:	bf 92       	push	r11
     144:	cf 92       	push	r12
     146:	df 92       	push	r13
     148:	ef 92       	push	r14
     14a:	ff 92       	push	r15
     14c:	cf 93       	push	r28

}
     14e:	df 93       	push	r29
     150:	ea 01       	movw	r28, r20
     152:	22 eb       	ldi	r18, 0xB2	; 178
     154:	37 e0       	ldi	r19, 0x07	; 7
     156:	3e 83       	std	Y+6, r19	; 0x06
     158:	2d 83       	std	Y+5, r18	; 0x05
     15a:	1c 82       	std	Y+4, r1	; 0x04
     15c:	20 e8       	ldi	r18, 0x80	; 128
     15e:	31 e5       	ldi	r19, 0x51	; 81
     160:	41 e0       	ldi	r20, 0x01	; 1
     162:	50 e0       	ldi	r21, 0x00	; 0

	date_out->year = EPOCH_YEAR;
	date_out->month = 0;

	day_clock = timestamp % SECS_PER_DAY;
	day_number = timestamp / SECS_PER_DAY;
     164:	0e 94 f5 04 	call	0x9ea	; 0x9ea <__udivmodsi4>
     168:	69 01       	movw	r12, r18
     16a:	7a 01       	movw	r14, r20
     16c:	2b 01       	movw	r4, r22
     16e:	3c 01       	movw	r6, r24

	date_out->second = day_clock % SECS_PER_MINUTE;
     170:	2c e3       	ldi	r18, 0x3C	; 60
     172:	82 2e       	mov	r8, r18
     174:	91 2c       	mov	r9, r1
     176:	a1 2c       	mov	r10, r1
     178:	b1 2c       	mov	r11, r1
     17a:	a5 01       	movw	r20, r10
     17c:	94 01       	movw	r18, r8
     17e:	0e 94 f5 04 	call	0x9ea	; 0x9ea <__udivmodsi4>
     182:	68 83       	st	Y, r22
	date_out->minute = (day_clock % SECS_PER_HOUR) / SECS_PER_MINUTE;
     184:	c3 01       	movw	r24, r6
     186:	b2 01       	movw	r22, r4
     188:	20 e1       	ldi	r18, 0x10	; 16
     18a:	3e e0       	ldi	r19, 0x0E	; 14
     18c:	40 e0       	ldi	r20, 0x00	; 0
     18e:	50 e0       	ldi	r21, 0x00	; 0
     190:	0e 94 f5 04 	call	0x9ea	; 0x9ea <__udivmodsi4>
     194:	72 2e       	mov	r7, r18
     196:	a5 01       	movw	r20, r10
     198:	94 01       	movw	r18, r8
     19a:	0e 94 f5 04 	call	0x9ea	; 0x9ea <__udivmodsi4>
     19e:	29 83       	std	Y+1, r18	; 0x01
	date_out->hour = day_clock / SECS_PER_HOUR;
     1a0:	7a 82       	std	Y+2, r7	; 0x02
	date_out->dayofweek = (day_number + 4) % 7;
     1a2:	c7 01       	movw	r24, r14
     1a4:	b6 01       	movw	r22, r12
     1a6:	6c 5f       	subi	r22, 0xFC	; 252
     1a8:	7f 4f       	sbci	r23, 0xFF	; 255
     1aa:	8f 4f       	sbci	r24, 0xFF	; 255
     1ac:	9f 4f       	sbci	r25, 0xFF	; 255
     1ae:	27 e0       	ldi	r18, 0x07	; 7
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	0e 94 f5 04 	call	0x9ea	; 0x9ea <__udivmodsi4>
     1ba:	6f 83       	std	Y+7, r22	; 0x07

	while (day_number >= calendar_yearsize(date_out->year)) {
     1bc:	6d 80       	ldd	r6, Y+5	; 0x05
     1be:	7e 80       	ldd	r7, Y+6	; 0x06
 * \retval 366 if the year is a leap year
 * \retval 365 if the year is not a leap year
 */
static uint16_t calendar_yearsize(uint16_t year)
{
	if (calendar_leapyear(year)) {
     1c0:	c3 01       	movw	r24, r6
     1c2:	0e 94 53 00 	call	0xa6	; 0xa6 <calendar_leapyear>
     1c6:	88 23       	and	r24, r24
     1c8:	19 f0       	breq	.+6      	; 0x1d0 <calendar_timestamp_to_date+0x9c>
		return 366;
     1ca:	2e e6       	ldi	r18, 0x6E	; 110
     1cc:	31 e0       	ldi	r19, 0x01	; 1
     1ce:	02 c0       	rjmp	.+4      	; 0x1d4 <calendar_timestamp_to_date+0xa0>
	} else {
		return 365;
     1d0:	2d e6       	ldi	r18, 0x6D	; 109
     1d2:	31 e0       	ldi	r19, 0x01	; 1
	date_out->second = day_clock % SECS_PER_MINUTE;
	date_out->minute = (day_clock % SECS_PER_HOUR) / SECS_PER_MINUTE;
	date_out->hour = day_clock / SECS_PER_HOUR;
	date_out->dayofweek = (day_number + 4) % 7;

	while (day_number >= calendar_yearsize(date_out->year)) {
     1d4:	49 01       	movw	r8, r18
     1d6:	a1 2c       	mov	r10, r1
     1d8:	b1 2c       	mov	r11, r1
     1da:	c8 14       	cp	r12, r8
     1dc:	d9 04       	cpc	r13, r9
     1de:	ea 04       	cpc	r14, r10
     1e0:	fb 04       	cpc	r15, r11
     1e2:	50 f0       	brcs	.+20     	; 0x1f8 <calendar_timestamp_to_date+0xc4>
		day_number -= calendar_yearsize(date_out->year);
     1e4:	c8 18       	sub	r12, r8
     1e6:	d9 08       	sbc	r13, r9
     1e8:	ea 08       	sbc	r14, r10
     1ea:	fb 08       	sbc	r15, r11
		date_out->year++;
     1ec:	2f ef       	ldi	r18, 0xFF	; 255
     1ee:	62 1a       	sub	r6, r18
     1f0:	72 0a       	sbc	r7, r18
     1f2:	7e 82       	std	Y+6, r7	; 0x06
     1f4:	6d 82       	std	Y+5, r6	; 0x05
     1f6:	e2 cf       	rjmp	.-60     	; 0x1bc <calendar_timestamp_to_date+0x88>
	}

	while (day_number >=
			month[calendar_leapyear(date_out->year)][date_out->month]) {
     1f8:	2c e0       	ldi	r18, 0x0C	; 12
     1fa:	82 9f       	mul	r24, r18
     1fc:	c0 01       	movw	r24, r0
     1fe:	11 24       	eor	r1, r1
     200:	2c 81       	ldd	r18, Y+4	; 0x04
     202:	fc 01       	movw	r30, r24
     204:	e2 0f       	add	r30, r18
     206:	f1 1d       	adc	r31, r1
     208:	e8 5f       	subi	r30, 0xF8	; 248
     20a:	fe 4f       	sbci	r31, 0xFE	; 254
	while (day_number >= calendar_yearsize(date_out->year)) {
		day_number -= calendar_yearsize(date_out->year);
		date_out->year++;
	}

	while (day_number >=
     20c:	80 80       	ld	r8, Z
     20e:	91 2c       	mov	r9, r1
     210:	a1 2c       	mov	r10, r1
     212:	b1 2c       	mov	r11, r1
     214:	c8 14       	cp	r12, r8
     216:	d9 04       	cpc	r13, r9
     218:	ea 04       	cpc	r14, r10
     21a:	fb 04       	cpc	r15, r11
     21c:	38 f0       	brcs	.+14     	; 0x22c <calendar_timestamp_to_date+0xf8>
			month[calendar_leapyear(date_out->year)][date_out->month]) {
		day_number -= month[calendar_leapyear(date_out->year)][date_out->month];
     21e:	c8 18       	sub	r12, r8
     220:	d9 08       	sbc	r13, r9
     222:	ea 08       	sbc	r14, r10
     224:	fb 08       	sbc	r15, r11
		date_out->month++;
     226:	2f 5f       	subi	r18, 0xFF	; 255
     228:	2c 83       	std	Y+4, r18	; 0x04
     22a:	ea cf       	rjmp	.-44     	; 0x200 <calendar_timestamp_to_date+0xcc>
	}
	date_out->date = day_number;
     22c:	cb 82       	std	Y+3, r12	; 0x03
}
     22e:	df 91       	pop	r29
     230:	cf 91       	pop	r28
     232:	ff 90       	pop	r15
     234:	ef 90       	pop	r14
     236:	df 90       	pop	r13
     238:	cf 90       	pop	r12
     23a:	bf 90       	pop	r11
     23c:	af 90       	pop	r10
     23e:	9f 90       	pop	r9
     240:	8f 90       	pop	r8
     242:	7f 90       	pop	r7
     244:	6f 90       	pop	r6
     246:	5f 90       	pop	r5
     248:	4f 90       	pop	r4
     24a:	08 95       	ret

0000024c <calendar_date_to_timestamp>:
 *
 * \return The corresponding UNIX timestamp
 * \retval 0 if date is not valid
 */
uint32_t calendar_date_to_timestamp(struct calendar_date *date)
{
     24c:	af 92       	push	r10
     24e:	bf 92       	push	r11
     250:	cf 92       	push	r12
     252:	df 92       	push	r13
     254:	ef 92       	push	r14
     256:	ff 92       	push	r15
     258:	0f 93       	push	r16
     25a:	1f 93       	push	r17
     25c:	cf 93       	push	r28
     25e:	df 93       	push	r29
     260:	8c 01       	movw	r16, r24

	// Make sure date is valid
	if (!calendar_is_date_valid(date))
     262:	0e 94 6a 00 	call	0xd4	; 0xd4 <calendar_is_date_valid>
     266:	88 23       	and	r24, r24
     268:	09 f4       	brne	.+2      	; 0x26c <calendar_date_to_timestamp+0x20>
     26a:	68 c0       	rjmp	.+208    	; 0x33c <calendar_date_to_timestamp+0xf0>

	uint32_t timestamp = 0;
	uint8_t date_month;
	uint16_t date_year;

	date_month = date->month;
     26c:	d8 01       	movw	r26, r16
     26e:	14 96       	adiw	r26, 0x04	; 4
     270:	bc 90       	ld	r11, X
     272:	14 97       	sbiw	r26, 0x04	; 4
	date_year = date->year;
     274:	15 96       	adiw	r26, 0x05	; 5
     276:	cd 91       	ld	r28, X+
     278:	dc 91       	ld	r29, X
     27a:	16 97       	sbiw	r26, 0x06	; 6

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
			(date->minute * SECS_PER_MINUTE) + date->second;
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	ac 90       	ld	r10, X
     280:	11 97       	sbiw	r26, 0x01	; 1

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
     282:	13 96       	adiw	r26, 0x03	; 3
     284:	ac 91       	ld	r26, X
     286:	b0 e0       	ldi	r27, 0x00	; 0
     288:	20 e8       	ldi	r18, 0x80	; 128
     28a:	31 e5       	ldi	r19, 0x51	; 81
     28c:	41 e0       	ldi	r20, 0x01	; 1
     28e:	50 e0       	ldi	r21, 0x00	; 0
     290:	0e 94 26 05 	call	0xa4c	; 0xa4c <__muluhisi3>
     294:	6b 01       	movw	r12, r22
     296:	7c 01       	movw	r14, r24
     298:	f8 01       	movw	r30, r16
     29a:	22 81       	ldd	r18, Z+2	; 0x02
     29c:	30 e0       	ldi	r19, 0x00	; 0
     29e:	a0 e1       	ldi	r26, 0x10	; 16
     2a0:	be e0       	ldi	r27, 0x0E	; 14
     2a2:	0e 94 17 05 	call	0xa2e	; 0xa2e <__umulhisi3>
     2a6:	c6 0e       	add	r12, r22
     2a8:	d7 1e       	adc	r13, r23
     2aa:	e8 1e       	adc	r14, r24
     2ac:	f9 1e       	adc	r15, r25
			(date->minute * SECS_PER_MINUTE) + date->second;
     2ae:	80 81       	ld	r24, Z

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
     2b0:	c8 0e       	add	r12, r24
     2b2:	d1 1c       	adc	r13, r1
     2b4:	e1 1c       	adc	r14, r1
     2b6:	f1 1c       	adc	r15, r1
			(date->minute * SECS_PER_MINUTE) + date->second;
     2b8:	2a 2d       	mov	r18, r10
     2ba:	30 e0       	ldi	r19, 0x00	; 0
     2bc:	ac e3       	ldi	r26, 0x3C	; 60
     2be:	b0 e0       	ldi	r27, 0x00	; 0
     2c0:	0e 94 17 05 	call	0xa2e	; 0xa2e <__umulhisi3>
     2c4:	c6 0e       	add	r12, r22
     2c6:	d7 1e       	adc	r13, r23
     2c8:	e8 1e       	adc	r14, r24
     2ca:	f9 1e       	adc	r15, r25

	while (date_month != 0) {
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
     2cc:	1c e0       	ldi	r17, 0x0C	; 12

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
     2ce:	bb 20       	and	r11, r11
     2d0:	51 f1       	breq	.+84     	; 0x326 <calendar_date_to_timestamp+0xda>
		date_month--;
     2d2:	ba 94       	dec	r11
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
     2d4:	ce 01       	movw	r24, r28
     2d6:	0e 94 53 00 	call	0xa6	; 0xa6 <calendar_leapyear>
     2da:	18 9f       	mul	r17, r24
     2dc:	f0 01       	movw	r30, r0
     2de:	11 24       	eor	r1, r1
     2e0:	eb 0d       	add	r30, r11
     2e2:	f1 1d       	adc	r31, r1
     2e4:	e8 5f       	subi	r30, 0xF8	; 248
     2e6:	fe 4f       	sbci	r31, 0xFE	; 254
				* SECS_PER_DAY;
     2e8:	a0 81       	ld	r26, Z
     2ea:	b0 e0       	ldi	r27, 0x00	; 0
     2ec:	20 e8       	ldi	r18, 0x80	; 128
     2ee:	31 e5       	ldi	r19, 0x51	; 81
     2f0:	41 e0       	ldi	r20, 0x01	; 1
     2f2:	50 e0       	ldi	r21, 0x00	; 0
     2f4:	0e 94 26 05 	call	0xa4c	; 0xa4c <__muluhisi3>
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
     2f8:	c6 0e       	add	r12, r22
     2fa:	d7 1e       	adc	r13, r23
     2fc:	e8 1e       	adc	r14, r24
     2fe:	f9 1e       	adc	r15, r25
     300:	e6 cf       	rjmp	.-52     	; 0x2ce <calendar_date_to_timestamp+0x82>
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
		date_year--;
     302:	21 97       	sbiw	r28, 0x01	; 1
 * \retval 366 if the year is a leap year
 * \retval 365 if the year is not a leap year
 */
static uint16_t calendar_yearsize(uint16_t year)
{
	if (calendar_leapyear(year)) {
     304:	ce 01       	movw	r24, r28
     306:	0e 94 53 00 	call	0xa6	; 0xa6 <calendar_leapyear>
     30a:	88 23       	and	r24, r24
     30c:	89 f0       	breq	.+34     	; 0x330 <calendar_date_to_timestamp+0xe4>
		return 366;
     30e:	ae e6       	ldi	r26, 0x6E	; 110
     310:	b1 e0       	ldi	r27, 0x01	; 1
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
		date_year--;
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
     312:	20 e8       	ldi	r18, 0x80	; 128
     314:	31 e5       	ldi	r19, 0x51	; 81
     316:	41 e0       	ldi	r20, 0x01	; 1
     318:	50 e0       	ldi	r21, 0x00	; 0
     31a:	0e 94 26 05 	call	0xa4c	; 0xa4c <__muluhisi3>
     31e:	c6 0e       	add	r12, r22
     320:	d7 1e       	adc	r13, r23
     322:	e8 1e       	adc	r14, r24
     324:	f9 1e       	adc	r15, r25
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
     326:	c3 3b       	cpi	r28, 0xB3	; 179
     328:	f7 e0       	ldi	r31, 0x07	; 7
     32a:	df 07       	cpc	r29, r31
     32c:	50 f7       	brcc	.-44     	; 0x302 <calendar_date_to_timestamp+0xb6>
     32e:	03 c0       	rjmp	.+6      	; 0x336 <calendar_date_to_timestamp+0xea>
static uint16_t calendar_yearsize(uint16_t year)
{
	if (calendar_leapyear(year)) {
		return 366;
	} else {
		return 365;
     330:	ad e6       	ldi	r26, 0x6D	; 109
     332:	b1 e0       	ldi	r27, 0x01	; 1
     334:	ee cf       	rjmp	.-36     	; 0x312 <calendar_date_to_timestamp+0xc6>
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
     336:	b6 01       	movw	r22, r12
     338:	c7 01       	movw	r24, r14
     33a:	04 c0       	rjmp	.+8      	; 0x344 <calendar_date_to_timestamp+0xf8>
uint32_t calendar_date_to_timestamp(struct calendar_date *date)
{

	// Make sure date is valid
	if (!calendar_is_date_valid(date))
		return 0;
     33c:	60 e0       	ldi	r22, 0x00	; 0
     33e:	70 e0       	ldi	r23, 0x00	; 0
     340:	80 e0       	ldi	r24, 0x00	; 0
     342:	90 e0       	ldi	r25, 0x00	; 0
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
	}

	return timestamp;
}
     344:	df 91       	pop	r29
     346:	cf 91       	pop	r28
     348:	1f 91       	pop	r17
     34a:	0f 91       	pop	r16
     34c:	ff 90       	pop	r15
     34e:	ef 90       	pop	r14
     350:	df 90       	pop	r13
     352:	cf 90       	pop	r12
     354:	bf 90       	pop	r11
     356:	af 90       	pop	r10
     358:	08 95       	ret

0000035a <GetTimestamp>:
void SetTimestamp(uint32_t ats);       //Ustaw timestamp w sposób atomowy

uint32_t GetTimestamp()
{
	uint32_t tmp;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     35a:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     35c:	f8 94       	cli
	{
		tmp=Timestamp;
     35e:	60 91 3f 01 	lds	r22, 0x013F
     362:	70 91 40 01 	lds	r23, 0x0140
     366:	80 91 41 01 	lds	r24, 0x0141
     36a:	90 91 42 01 	lds	r25, 0x0142
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     36e:	2f bf       	out	0x3f, r18	; 63
	}
	return tmp;
}
     370:	08 95       	ret

00000372 <SetTimestamp>:

void SetTimestamp(uint32_t ats)
{
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     372:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     374:	f8 94       	cli
	{
		Timestamp=ats;
     376:	60 93 3f 01 	sts	0x013F, r22
     37a:	70 93 40 01 	sts	0x0140, r23
     37e:	80 93 41 01 	sts	0x0141, r24
     382:	90 93 42 01 	sts	0x0142, r25
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     386:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     388:	08 95       	ret

0000038a <main>:
	}
}

int main(void)
{
     38a:	cf 93       	push	r28
     38c:	df 93       	push	r29
     38e:	cd b7       	in	r28, 0x3d	; 61
     390:	de b7       	in	r29, 0x3e	; 62
     392:	65 97       	sbiw	r28, 0x15	; 21
     394:	0f b6       	in	r0, 0x3f	; 63
     396:	f8 94       	cli
     398:	de bf       	out	0x3e, r29	; 62
     39a:	0f be       	out	0x3f, r0	; 63
     39c:	cd bf       	out	0x3d, r28	; 61
	char buf[21];        //Bufor do konwersji czasu
	
	DCF77_Rec_Init();   //Inicjuj obs³gê odbiornika DCF77
     39e:	0e 94 76 02 	call	0x4ec	; 0x4ec <DCF77_Rec_Init>
	lcd_init();         //Inicjuj obs³ugê LCD
     3a2:	0e 94 75 04 	call	0x8ea	; 0x8ea <lcd_init>
	
	SetTimestamp(calendar_date_to_timestamp(&dt));  //Zamieñ datê na EPOCH
     3a6:	80 e0       	ldi	r24, 0x00	; 0
     3a8:	91 e0       	ldi	r25, 0x01	; 1
     3aa:	0e 94 26 01 	call	0x24c	; 0x24c <calendar_date_to_timestamp>
     3ae:	0e 94 b9 01 	call	0x372	; 0x372 <SetTimestamp>
	TimestampUpdate=true;    //Jeœli bêdzie okazja to uaktualnij czas na podstawie danych z DCF77
     3b2:	81 e0       	ldi	r24, 0x01	; 1
     3b4:	80 93 43 01 	sts	0x0143, r24
	
	DDRB|=_BV(PB5);     //Pin steruj¹cy LEDem
     3b8:	25 9a       	sbi	0x04, 5	; 4
	PORTB&=~_BV(PB5);
     3ba:	2d 98       	cbi	0x05, 5	; 5
	
	sei();
     3bc:	78 94       	sei
	
	while(1)
	{
		calendar_timestamp_to_date(GetTimestamp(), &dt);  //Konwersja EPOCH na normalny zapis daty
		lcd_cls();
		sprintf(buf, "%02u:%02u:%02u\n%2u/%02u/%4u", dt.hour, dt.minute, dt.second, dt.date+1, dt.month+1, dt.year);      //Wyœwietl czas i datê
     3be:	80 e2       	ldi	r24, 0x20	; 32
     3c0:	e8 2e       	mov	r14, r24
     3c2:	81 e0       	ldi	r24, 0x01	; 1
     3c4:	f8 2e       	mov	r15, r24
     3c6:	8e 01       	movw	r16, r28
     3c8:	0f 5f       	subi	r16, 0xFF	; 255
     3ca:	1f 4f       	sbci	r17, 0xFF	; 255
		lcd_puttext(buf);
     3cc:	38 01       	movw	r6, r16
     3ce:	20 e8       	ldi	r18, 0x80	; 128
     3d0:	82 2e       	mov	r8, r18
		_delay_ms(1000);
		if(TimestampUpdate==0)
		{
			TimestampUpdate=1;
     3d2:	dd 24       	eor	r13, r13
     3d4:	d3 94       	inc	r13
	
	sei();
	
	while(1)
	{
		calendar_timestamp_to_date(GetTimestamp(), &dt);  //Konwersja EPOCH na normalny zapis daty
     3d6:	0e 94 ad 01 	call	0x35a	; 0x35a <GetTimestamp>
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	51 e0       	ldi	r21, 0x01	; 1
     3de:	0e 94 9a 00 	call	0x134	; 0x134 <calendar_timestamp_to_date>
		lcd_cls();
     3e2:	0e 94 d6 04 	call	0x9ac	; 0x9ac <lcd_cls>
		sprintf(buf, "%02u:%02u:%02u\n%2u/%02u/%4u", dt.hour, dt.minute, dt.second, dt.date+1, dt.month+1, dt.year);      //Wyœwietl czas i datê
     3e6:	80 91 06 01 	lds	r24, 0x0106
     3ea:	8f 93       	push	r24
     3ec:	80 91 05 01 	lds	r24, 0x0105
     3f0:	8f 93       	push	r24
     3f2:	80 91 04 01 	lds	r24, 0x0104
     3f6:	90 e0       	ldi	r25, 0x00	; 0
     3f8:	01 96       	adiw	r24, 0x01	; 1
     3fa:	9f 93       	push	r25
     3fc:	8f 93       	push	r24
     3fe:	80 91 03 01 	lds	r24, 0x0103
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	01 96       	adiw	r24, 0x01	; 1
     406:	9f 93       	push	r25
     408:	8f 93       	push	r24
     40a:	80 91 00 01 	lds	r24, 0x0100
     40e:	1f 92       	push	r1
     410:	8f 93       	push	r24
     412:	80 91 01 01 	lds	r24, 0x0101
     416:	1f 92       	push	r1
     418:	8f 93       	push	r24
     41a:	80 91 02 01 	lds	r24, 0x0102
     41e:	1f 92       	push	r1
     420:	8f 93       	push	r24
     422:	ff 92       	push	r15
     424:	ef 92       	push	r14
     426:	1f 93       	push	r17
     428:	0f 93       	push	r16
     42a:	0e 94 38 05 	call	0xa70	; 0xa70 <sprintf>
		lcd_puttext(buf);
     42e:	88 2d       	mov	r24, r8
     430:	b3 01       	movw	r22, r6
     432:	0e 94 c0 04 	call	0x980	; 0x980 <lcd_puttext>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     436:	8f ef       	ldi	r24, 0xFF	; 255
     438:	93 ed       	ldi	r25, 0xD3	; 211
     43a:	20 e3       	ldi	r18, 0x30	; 48
     43c:	81 50       	subi	r24, 0x01	; 1
     43e:	90 40       	sbci	r25, 0x00	; 0
     440:	20 40       	sbci	r18, 0x00	; 0
     442:	e1 f7       	brne	.-8      	; 0x43c <main+0xb2>
     444:	00 c0       	rjmp	.+0      	; 0x446 <main+0xbc>
     446:	00 00       	nop
		_delay_ms(1000);
		if(TimestampUpdate==0)
     448:	0f b6       	in	r0, 0x3f	; 63
     44a:	f8 94       	cli
     44c:	de bf       	out	0x3e, r29	; 62
     44e:	0f be       	out	0x3f, r0	; 63
     450:	cd bf       	out	0x3d, r28	; 61
     452:	80 91 43 01 	lds	r24, 0x0143
     456:	81 11       	cpse	r24, r1
     458:	be cf       	rjmp	.-132    	; 0x3d6 <main+0x4c>
		{
			TimestampUpdate=1;
     45a:	d0 92 43 01 	sts	0x0143, r13
     45e:	bb cf       	rjmp	.-138    	; 0x3d6 <main+0x4c>

00000460 <BCDtoBIN>:

_Bool DCF77_Data_Valid(DCF77_t *data);       //SprawdŸ czy wskazany rekord zawiera prawid³ow¹ ramkê danych DCF77
_Bool GetDCF77Record(DCF77_t *);             //Zwróæ aktualne dane DCF77, zwraca false jeœli ich brak
uint8_t BCDtoBIN(uint8_t aBCD)               //Konwersja z BCD na format binarny
{
	return ((aBCD & 0xF0)>>4)*10 + (aBCD & 0x0F);
     460:	98 2f       	mov	r25, r24
     462:	92 95       	swap	r25
     464:	9f 70       	andi	r25, 0x0F	; 15
     466:	8f 70       	andi	r24, 0x0F	; 15
}
     468:	2a e0       	ldi	r18, 0x0A	; 10
     46a:	92 9f       	mul	r25, r18
     46c:	80 0d       	add	r24, r0
     46e:	11 24       	eor	r1, r1
     470:	08 95       	ret

00000472 <__vector_11>:
	}
}

//Funkcja obs³ugi przerwania nadmiaru - wykrywanie przerwy synchronizacyjnej
ISR(TIMER1_COMPA_vect)
{
     472:	1f 92       	push	r1
     474:	0f 92       	push	r0
     476:	0f b6       	in	r0, 0x3f	; 63
     478:	0f 92       	push	r0
     47a:	11 24       	eor	r1, r1
     47c:	2f 93       	push	r18
     47e:	3f 93       	push	r19
     480:	4f 93       	push	r20
     482:	5f 93       	push	r21
     484:	6f 93       	push	r22
     486:	7f 93       	push	r23
     488:	8f 93       	push	r24
     48a:	9f 93       	push	r25
     48c:	af 93       	push	r26
     48e:	bf 93       	push	r27
     490:	ef 93       	push	r30
     492:	ff 93       	push	r31
	TCCR1B=_BV(ICNC1) | _BV(ICES1) | _BV(WGM12) | _BV(CS12) | _BV(CS10);  //Oczekujemny na zdarzenie na zboczu narastaj¹cym
     494:	8d ec       	ldi	r24, 0xCD	; 205
     496:	80 93 81 00 	sts	0x0081, r24
	DCF77_bitcounter = 0;
     49a:	10 92 54 01 	sts	0x0154, r1
	DCF77RecNo ^= 1;  //Zmieniamy bufor
     49e:	80 91 3c 01 	lds	r24, 0x013C
     4a2:	91 e0       	ldi	r25, 0x01	; 1
     4a4:	89 27       	eor	r24, r25
     4a6:	80 93 3c 01 	sts	0x013C, r24
	memset((void*)&DCF77Record[DCF77RecNo], 0xff, sizeof(DCF77_t));  //Zainicjuj strukturê zawieraj¹c¹ dane DCF77	
     4aa:	80 91 3c 01 	lds	r24, 0x013C
     4ae:	28 e0       	ldi	r18, 0x08	; 8
     4b0:	82 9f       	mul	r24, r18
     4b2:	c0 01       	movw	r24, r0
     4b4:	11 24       	eor	r1, r1
     4b6:	48 e0       	ldi	r20, 0x08	; 8
     4b8:	50 e0       	ldi	r21, 0x00	; 0
     4ba:	6f ef       	ldi	r22, 0xFF	; 255
     4bc:	70 e0       	ldi	r23, 0x00	; 0
     4be:	8c 5b       	subi	r24, 0xBC	; 188
     4c0:	9e 4f       	sbci	r25, 0xFE	; 254
     4c2:	0e 94 31 05 	call	0xa62	; 0xa62 <memset>
}
     4c6:	ff 91       	pop	r31
     4c8:	ef 91       	pop	r30
     4ca:	bf 91       	pop	r27
     4cc:	af 91       	pop	r26
     4ce:	9f 91       	pop	r25
     4d0:	8f 91       	pop	r24
     4d2:	7f 91       	pop	r23
     4d4:	6f 91       	pop	r22
     4d6:	5f 91       	pop	r21
     4d8:	4f 91       	pop	r20
     4da:	3f 91       	pop	r19
     4dc:	2f 91       	pop	r18
     4de:	0f 90       	pop	r0
     4e0:	0f be       	out	0x3f, r0	; 63
     4e2:	0f 90       	pop	r0
     4e4:	1f 90       	pop	r1
     4e6:	18 95       	reti

000004e8 <DCF77_Rec_En>:
	SET(PORT, DCF77_PD); //Zablokuj odbiornik (stan wysoki na pinie P1)
}

void DCF77_Rec_En()
{
	CLR(PORT, DCF77_PD); //Odblokuj odbiornik (stan niski na pinie P1)
     4e8:	5c 98       	cbi	0x0b, 4	; 11
     4ea:	08 95       	ret

000004ec <DCF77_Rec_Init>:
}

void DCF77_Rec_Init()
{
//Konfiguracja struktur danych
	memset((void*)&DCF77Record[DCF77RecNo], 0xff, sizeof(DCF77_t));  //Zainicjuj strukturê zawieraj¹c¹ dane DCF77
     4ec:	80 91 3c 01 	lds	r24, 0x013C
     4f0:	28 e0       	ldi	r18, 0x08	; 8
     4f2:	82 9f       	mul	r24, r18
     4f4:	c0 01       	movw	r24, r0
     4f6:	11 24       	eor	r1, r1
     4f8:	48 e0       	ldi	r20, 0x08	; 8
     4fa:	50 e0       	ldi	r21, 0x00	; 0
     4fc:	6f ef       	ldi	r22, 0xFF	; 255
     4fe:	70 e0       	ldi	r23, 0x00	; 0
     500:	8c 5b       	subi	r24, 0xBC	; 188
     502:	9e 4f       	sbci	r25, 0xFE	; 254
     504:	0e 94 31 05 	call	0xa62	; 0xa62 <memset>
	
//Konfiguracja portu IO
	SET(DDR, DCF77_PD);       //Pin P1 - power down
     508:	54 9a       	sbi	0x0a, 4	; 10
	DCF77_Rec_En();           //Odblokuj odbiornik - pin P1
     50a:	0e 94 74 02 	call	0x4e8	; 0x4e8 <DCF77_Rec_En>
	
	OCR1A=DCF77_Interval;      //Okres licznika równy jest najd³u¿szej przerwie synchronizacyjnej
     50e:	87 e9       	ldi	r24, 0x97	; 151
     510:	99 e6       	ldi	r25, 0x69	; 105
     512:	90 93 89 00 	sts	0x0089, r25
     516:	80 93 88 00 	sts	0x0088, r24
	TCCR1A=0;                  //Od³¹cz piny OCx, wybierz tryb CTC
     51a:	10 92 80 00 	sts	0x0080, r1
	TCCR1B=_BV(ICNC1) | _BV(ICES1) | _BV(WGM12) | _BV(CS12) | _BV(CS10);  // wybierz tryb 4, OCR1A okreœla top, preskaler 1024, noise canceller, zdarzenie na narastaj¹cym zboczu
     51e:	8d ec       	ldi	r24, 0xCD	; 205
     520:	80 93 81 00 	sts	0x0081, r24
	
	TIMSK1=_BV(ICIE1) | _BV(OCIE1A);       //Odblokuj przerwanie compare match z OC1A oraz przerwanie przechwycenia zdarzenia
     524:	82 e2       	ldi	r24, 0x22	; 34
     526:	80 93 6f 00 	sts	0x006F, r24
     52a:	08 95       	ret

0000052c <DCF77_Data_Valid>:
	}
	return ret;
}

bool DCF77_Data_Valid(DCF77_t *data)
{
     52c:	fc 01       	movw	r30, r24
	if(data->begin != 0) return false;    //Ramka nie zaczyna siê od bitu 0
     52e:	80 81       	ld	r24, Z
     530:	80 fd       	sbrc	r24, 0
     532:	08 c0       	rjmp	.+16     	; 0x544 <DCF77_Data_Valid+0x18>
	if(data->TimeSep != 1) return false;  //Ramka nie ma separatora pola czasu równego 1
     534:	82 81       	ldd	r24, Z+2	; 0x02
     536:	84 ff       	sbrs	r24, 4
     538:	05 c0       	rjmp	.+10     	; 0x544 <DCF77_Data_Valid+0x18>
	if(data->LastBit != 1) return false;  //Ostatni bit ramki musi byæ równy 1
     53a:	87 81       	ldd	r24, Z+7	; 0x07
     53c:	83 fb       	bst	r24, 3
     53e:	88 27       	eor	r24, r24
     540:	80 f9       	bld	r24, 0
     542:	08 95       	ret
	return ret;
}

bool DCF77_Data_Valid(DCF77_t *data)
{
	if(data->begin != 0) return false;    //Ramka nie zaczyna siê od bitu 0
     544:	80 e0       	ldi	r24, 0x00	; 0
	if(data->TimeSep != 1) return false;  //Ramka nie ma separatora pola czasu równego 1
	if(data->LastBit != 1) return false;  //Ostatni bit ramki musi byæ równy 1
	
	return true;
}
     546:	08 95       	ret

00000548 <__vector_10>:
static volatile uint8_t DCF77RecNo;   //Numer rekordu DCF77_t do którego siê odwo³ujemy

//Funkcja obs³ugi przerwania capture z kana³u A - odczytywanie kolejnych bitów
// Pole DCF77Record[DCF77RecNo].begin przechowuje tak¿e wskaŸnik poprawnoœci rekordu 0 - ok, 1 - b³êdny
ISR(TIMER1_CAPT_vect)
{
     548:	1f 92       	push	r1
     54a:	0f 92       	push	r0
     54c:	0f b6       	in	r0, 0x3f	; 63
     54e:	0f 92       	push	r0
     550:	11 24       	eor	r1, r1
     552:	0f 93       	push	r16
     554:	1f 93       	push	r17
     556:	2f 93       	push	r18
     558:	3f 93       	push	r19
     55a:	4f 93       	push	r20
     55c:	5f 93       	push	r21
     55e:	6f 93       	push	r22
     560:	7f 93       	push	r23
     562:	8f 93       	push	r24
     564:	9f 93       	push	r25
     566:	af 93       	push	r26
     568:	bf 93       	push	r27
     56a:	ef 93       	push	r30
     56c:	ff 93       	push	r31
     56e:	cf 93       	push	r28
     570:	df 93       	push	r29
     572:	cd b7       	in	r28, 0x3d	; 61
     574:	de b7       	in	r29, 0x3e	; 62
     576:	28 97       	sbiw	r28, 0x08	; 8
     578:	de bf       	out	0x3e, r29	; 62
     57a:	cd bf       	out	0x3d, r28	; 61
	TCNT1=0;             //Liczymy czas od pocz¹tku
     57c:	10 92 85 00 	sts	0x0085, r1
     580:	10 92 84 00 	sts	0x0084, r1
	uint16_t PW=ICR1;    //Moment w którym zasz³o zdarzenie
     584:	80 91 86 00 	lds	r24, 0x0086
     588:	90 91 87 00 	lds	r25, 0x0087
	if(TCCR1B & _BV(ICES1))
     58c:	20 91 81 00 	lds	r18, 0x0081
     590:	26 ff       	sbrs	r18, 6
     592:	05 c0       	rjmp	.+10     	; 0x59e <__vector_10+0x56>
	{
		PORTB|=_BV(PB5);  //W³¹cz LED
     594:	2d 9a       	sbi	0x05, 5	; 5
		TCCR1B=_BV(ICNC1) | _BV(WGM12) | _BV(CS12) | _BV(CS10);  //Nastêpne zdarzenie zostanie przechwycone na zboczu opadaj¹cym
     596:	8d e8       	ldi	r24, 0x8D	; 141
     598:	80 93 81 00 	sts	0x0081, r24
		return;
     59c:	03 c1       	rjmp	.+518    	; 0x7a4 <__vector_10+0x25c>
	}
	
	PORTB&=~_BV(PB5);  //Wy³¹cz LED
     59e:	2d 98       	cbi	0x05, 5	; 5
	
	TCCR1B=_BV(ICNC1) | _BV(ICES1) | _BV(WGM12) | _BV(CS12) | _BV(CS10);  //Nastêpne zdarzenie zostanie przechwycone na zboczu narastaj¹cym
     5a0:	2d ec       	ldi	r18, 0xCD	; 205
     5a2:	20 93 81 00 	sts	0x0081, r18
	if((PW >= DCF77_LO_beg) && (PW <= DCF77_LO_end)) DCF77Record[DCF77RecNo].Byte[DCF77_bitcounter / 8] &= ~(1<<DCF77_bitcounter % 8);  //Ustaw 0 na bicie odpowiadaj¹cym aktualnie odbieranemu polu
     5a6:	9c 01       	movw	r18, r24
     5a8:	21 57       	subi	r18, 0x71	; 113
     5aa:	32 40       	sbci	r19, 0x02	; 2
     5ac:	2f 37       	cpi	r18, 0x7F	; 127
     5ae:	35 40       	sbci	r19, 0x05	; 5
     5b0:	e8 f4       	brcc	.+58     	; 0x5ec <__vector_10+0xa4>
     5b2:	e0 91 3c 01 	lds	r30, 0x013C
     5b6:	80 91 54 01 	lds	r24, 0x0154
     5ba:	86 95       	lsr	r24
     5bc:	86 95       	lsr	r24
     5be:	86 95       	lsr	r24
     5c0:	98 e0       	ldi	r25, 0x08	; 8
     5c2:	e9 9f       	mul	r30, r25
     5c4:	f0 01       	movw	r30, r0
     5c6:	11 24       	eor	r1, r1
     5c8:	e8 0f       	add	r30, r24
     5ca:	f1 1d       	adc	r31, r1
     5cc:	ec 5b       	subi	r30, 0xBC	; 188
     5ce:	fe 4f       	sbci	r31, 0xFE	; 254
     5d0:	30 81       	ld	r19, Z
     5d2:	20 91 54 01 	lds	r18, 0x0154
     5d6:	27 70       	andi	r18, 0x07	; 7
     5d8:	81 e0       	ldi	r24, 0x01	; 1
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	02 2e       	mov	r0, r18
     5de:	01 c0       	rjmp	.+2      	; 0x5e2 <__vector_10+0x9a>
     5e0:	88 0f       	add	r24, r24
     5e2:	0a 94       	dec	r0
     5e4:	ea f7       	brpl	.-6      	; 0x5e0 <__vector_10+0x98>
     5e6:	80 95       	com	r24
     5e8:	83 23       	and	r24, r19
     5ea:	0f c0       	rjmp	.+30     	; 0x60a <__vector_10+0xc2>
     else if((PW < DCF77_HI_beg) || ( PW > DCF77_HI_end)) DCF77Record[DCF77RecNo].begin=1;   //SprawdŸ timingi dla bitu o wartoœci 1
     5ec:	8b 58       	subi	r24, 0x8B	; 139
     5ee:	98 40       	sbci	r25, 0x08	; 8
     5f0:	88 3b       	cpi	r24, 0xB8	; 184
     5f2:	96 40       	sbci	r25, 0x06	; 6
     5f4:	58 f0       	brcs	.+22     	; 0x60c <__vector_10+0xc4>
     5f6:	e0 91 3c 01 	lds	r30, 0x013C
     5fa:	28 e0       	ldi	r18, 0x08	; 8
     5fc:	e2 9f       	mul	r30, r18
     5fe:	f0 01       	movw	r30, r0
     600:	11 24       	eor	r1, r1
     602:	ec 5b       	subi	r30, 0xBC	; 188
     604:	fe 4f       	sbci	r31, 0xFE	; 254
     606:	80 81       	ld	r24, Z
     608:	81 60       	ori	r24, 0x01	; 1
     60a:	80 83       	st	Z, r24

	DCF77_bitcounter++;
     60c:	80 91 54 01 	lds	r24, 0x0154
     610:	8f 5f       	subi	r24, 0xFF	; 255
     612:	80 93 54 01 	sts	0x0154, r24
	if(DCF77_bitcounter == 59)
     616:	80 91 54 01 	lds	r24, 0x0154
     61a:	8b 33       	cpi	r24, 0x3B	; 59
     61c:	09 f0       	breq	.+2      	; 0x620 <__vector_10+0xd8>
     61e:	b3 c0       	rjmp	.+358    	; 0x786 <__vector_10+0x23e>
	{  //Ca³a struktura odebrana - sprawdzamy jej poprawnoœæ
		DCF77Record[DCF77RecNo].begin=!DCF77_Data_Valid((DCF77_t*)&DCF77Record[DCF77RecNo]);  //Rzutowanie typów jest konieczne, gdy¿ porzucamy atrybut volatile
     620:	00 91 3c 01 	lds	r16, 0x013C
     624:	10 e0       	ldi	r17, 0x00	; 0
     626:	80 91 3c 01 	lds	r24, 0x013C
     62a:	48 e0       	ldi	r20, 0x08	; 8
     62c:	84 9f       	mul	r24, r20
     62e:	c0 01       	movw	r24, r0
     630:	11 24       	eor	r1, r1
     632:	8c 5b       	subi	r24, 0xBC	; 188
     634:	9e 4f       	sbci	r25, 0xFE	; 254
     636:	0e 94 96 02 	call	0x52c	; 0x52c <DCF77_Data_Valid>
     63a:	91 e0       	ldi	r25, 0x01	; 1
     63c:	98 27       	eor	r25, r24
     63e:	f8 01       	movw	r30, r16
     640:	83 e0       	ldi	r24, 0x03	; 3
     642:	ee 0f       	add	r30, r30
     644:	ff 1f       	adc	r31, r31
     646:	8a 95       	dec	r24
     648:	e1 f7       	brne	.-8      	; 0x642 <__vector_10+0xfa>
     64a:	ec 5b       	subi	r30, 0xBC	; 188
     64c:	fe 4f       	sbci	r31, 0xFE	; 254
     64e:	80 81       	ld	r24, Z
     650:	90 fb       	bst	r25, 0
     652:	80 f9       	bld	r24, 0
     654:	80 83       	st	Z, r24
		if((DCF77Record[DCF77RecNo].begin==0) && (TimestampUpdate==true))
     656:	e0 91 3c 01 	lds	r30, 0x013C
     65a:	88 e0       	ldi	r24, 0x08	; 8
     65c:	e8 9f       	mul	r30, r24
     65e:	f0 01       	movw	r30, r0
     660:	11 24       	eor	r1, r1
     662:	ec 5b       	subi	r30, 0xBC	; 188
     664:	fe 4f       	sbci	r31, 0xFE	; 254
     666:	80 81       	ld	r24, Z
     668:	80 fd       	sbrc	r24, 0
     66a:	8d c0       	rjmp	.+282    	; 0x786 <__vector_10+0x23e>
     66c:	80 91 43 01 	lds	r24, 0x0143
     670:	88 23       	and	r24, r24
     672:	09 f4       	brne	.+2      	; 0x676 <__vector_10+0x12e>
     674:	88 c0       	rjmp	.+272    	; 0x786 <__vector_10+0x23e>
		{
			struct calendar_date cd={.second=58, .minute=BCDtoBIN(DCF77Record[DCF77RecNo].Minute), .hour=BCDtoBIN(DCF77Record[DCF77RecNo].Hour),
     676:	8e 01       	movw	r16, r28
     678:	0f 5f       	subi	r16, 0xFF	; 255
     67a:	1f 4f       	sbci	r17, 0xFF	; 255
     67c:	88 e0       	ldi	r24, 0x08	; 8
     67e:	f8 01       	movw	r30, r16
     680:	11 92       	st	Z+, r1
     682:	8a 95       	dec	r24
     684:	e9 f7       	brne	.-6      	; 0x680 <__vector_10+0x138>
     686:	8a e3       	ldi	r24, 0x3A	; 58
     688:	89 83       	std	Y+1, r24	; 0x01
     68a:	e0 91 3c 01 	lds	r30, 0x013C
     68e:	28 e0       	ldi	r18, 0x08	; 8
     690:	e2 9f       	mul	r30, r18
     692:	f0 01       	movw	r30, r0
     694:	11 24       	eor	r1, r1
     696:	ea 5b       	subi	r30, 0xBA	; 186
     698:	fe 4f       	sbci	r31, 0xFE	; 254
     69a:	90 81       	ld	r25, Z
     69c:	92 95       	swap	r25
     69e:	96 95       	lsr	r25
     6a0:	97 70       	andi	r25, 0x07	; 7
     6a2:	81 81       	ldd	r24, Z+1	; 0x01
     6a4:	8f 70       	andi	r24, 0x0F	; 15
     6a6:	88 0f       	add	r24, r24
     6a8:	88 0f       	add	r24, r24
     6aa:	88 0f       	add	r24, r24
     6ac:	89 2b       	or	r24, r25
     6ae:	0e 94 30 02 	call	0x460	; 0x460 <BCDtoBIN>
     6b2:	8a 83       	std	Y+2, r24	; 0x02
     6b4:	e0 91 3c 01 	lds	r30, 0x013C
     6b8:	48 e0       	ldi	r20, 0x08	; 8
     6ba:	e4 9f       	mul	r30, r20
     6bc:	f0 01       	movw	r30, r0
     6be:	11 24       	eor	r1, r1
     6c0:	e9 5b       	subi	r30, 0xB9	; 185
     6c2:	fe 4f       	sbci	r31, 0xFE	; 254
     6c4:	90 81       	ld	r25, Z
     6c6:	92 95       	swap	r25
     6c8:	96 95       	lsr	r25
     6ca:	97 70       	andi	r25, 0x07	; 7
     6cc:	81 81       	ldd	r24, Z+1	; 0x01
     6ce:	87 70       	andi	r24, 0x07	; 7
     6d0:	88 0f       	add	r24, r24
     6d2:	88 0f       	add	r24, r24
     6d4:	88 0f       	add	r24, r24
     6d6:	89 2b       	or	r24, r25
     6d8:	0e 94 30 02 	call	0x460	; 0x460 <BCDtoBIN>
     6dc:	8b 83       	std	Y+3, r24	; 0x03
			                         .date=BCDtoBIN(DCF77Record[DCF77RecNo].Day)-1, .month=BCDtoBIN(DCF77Record[DCF77RecNo].Month)-1, .year=2000 + BCDtoBIN(DCF77Record[DCF77RecNo].Year)};
     6de:	e0 91 3c 01 	lds	r30, 0x013C
     6e2:	88 e0       	ldi	r24, 0x08	; 8
     6e4:	e8 9f       	mul	r30, r24
     6e6:	f0 01       	movw	r30, r0
     6e8:	11 24       	eor	r1, r1
     6ea:	e8 5b       	subi	r30, 0xB8	; 184
     6ec:	fe 4f       	sbci	r31, 0xFE	; 254
     6ee:	90 81       	ld	r25, Z
     6f0:	92 95       	swap	r25
     6f2:	9f 70       	andi	r25, 0x0F	; 15
     6f4:	81 81       	ldd	r24, Z+1	; 0x01
     6f6:	83 70       	andi	r24, 0x03	; 3
     6f8:	82 95       	swap	r24
     6fa:	80 7f       	andi	r24, 0xF0	; 240
     6fc:	89 2b       	or	r24, r25
     6fe:	0e 94 30 02 	call	0x460	; 0x460 <BCDtoBIN>
	if(DCF77_bitcounter == 59)
	{  //Ca³a struktura odebrana - sprawdzamy jej poprawnoœæ
		DCF77Record[DCF77RecNo].begin=!DCF77_Data_Valid((DCF77_t*)&DCF77Record[DCF77RecNo]);  //Rzutowanie typów jest konieczne, gdy¿ porzucamy atrybut volatile
		if((DCF77Record[DCF77RecNo].begin==0) && (TimestampUpdate==true))
		{
			struct calendar_date cd={.second=58, .minute=BCDtoBIN(DCF77Record[DCF77RecNo].Minute), .hour=BCDtoBIN(DCF77Record[DCF77RecNo].Hour),
     702:	81 50       	subi	r24, 0x01	; 1
     704:	8c 83       	std	Y+4, r24	; 0x04
			                         .date=BCDtoBIN(DCF77Record[DCF77RecNo].Day)-1, .month=BCDtoBIN(DCF77Record[DCF77RecNo].Month)-1, .year=2000 + BCDtoBIN(DCF77Record[DCF77RecNo].Year)};
     706:	e0 91 3c 01 	lds	r30, 0x013C
     70a:	98 e0       	ldi	r25, 0x08	; 8
     70c:	e9 9f       	mul	r30, r25
     70e:	f0 01       	movw	r30, r0
     710:	11 24       	eor	r1, r1
     712:	e7 5b       	subi	r30, 0xB7	; 183
     714:	fe 4f       	sbci	r31, 0xFE	; 254
     716:	90 81       	ld	r25, Z
     718:	92 95       	swap	r25
     71a:	96 95       	lsr	r25
     71c:	97 70       	andi	r25, 0x07	; 7
     71e:	81 81       	ldd	r24, Z+1	; 0x01
     720:	83 70       	andi	r24, 0x03	; 3
     722:	88 0f       	add	r24, r24
     724:	88 0f       	add	r24, r24
     726:	88 0f       	add	r24, r24
     728:	89 2b       	or	r24, r25
     72a:	0e 94 30 02 	call	0x460	; 0x460 <BCDtoBIN>
	if(DCF77_bitcounter == 59)
	{  //Ca³a struktura odebrana - sprawdzamy jej poprawnoœæ
		DCF77Record[DCF77RecNo].begin=!DCF77_Data_Valid((DCF77_t*)&DCF77Record[DCF77RecNo]);  //Rzutowanie typów jest konieczne, gdy¿ porzucamy atrybut volatile
		if((DCF77Record[DCF77RecNo].begin==0) && (TimestampUpdate==true))
		{
			struct calendar_date cd={.second=58, .minute=BCDtoBIN(DCF77Record[DCF77RecNo].Minute), .hour=BCDtoBIN(DCF77Record[DCF77RecNo].Hour),
     72e:	81 50       	subi	r24, 0x01	; 1
     730:	8d 83       	std	Y+5, r24	; 0x05
			                         .date=BCDtoBIN(DCF77Record[DCF77RecNo].Day)-1, .month=BCDtoBIN(DCF77Record[DCF77RecNo].Month)-1, .year=2000 + BCDtoBIN(DCF77Record[DCF77RecNo].Year)};
     732:	e0 91 3c 01 	lds	r30, 0x013C
     736:	28 e0       	ldi	r18, 0x08	; 8
     738:	e2 9f       	mul	r30, r18
     73a:	f0 01       	movw	r30, r0
     73c:	11 24       	eor	r1, r1
     73e:	e6 5b       	subi	r30, 0xB6	; 182
     740:	fe 4f       	sbci	r31, 0xFE	; 254
     742:	80 81       	ld	r24, Z
     744:	86 95       	lsr	r24
     746:	86 95       	lsr	r24
     748:	91 81       	ldd	r25, Z+1	; 0x01
     74a:	92 95       	swap	r25
     74c:	99 0f       	add	r25, r25
     74e:	99 0f       	add	r25, r25
     750:	90 7c       	andi	r25, 0xC0	; 192
     752:	89 2b       	or	r24, r25
     754:	0e 94 30 02 	call	0x460	; 0x460 <BCDtoBIN>
     758:	90 e0       	ldi	r25, 0x00	; 0
     75a:	80 53       	subi	r24, 0x30	; 48
     75c:	98 4f       	sbci	r25, 0xF8	; 248
	if(DCF77_bitcounter == 59)
	{  //Ca³a struktura odebrana - sprawdzamy jej poprawnoœæ
		DCF77Record[DCF77RecNo].begin=!DCF77_Data_Valid((DCF77_t*)&DCF77Record[DCF77RecNo]);  //Rzutowanie typów jest konieczne, gdy¿ porzucamy atrybut volatile
		if((DCF77Record[DCF77RecNo].begin==0) && (TimestampUpdate==true))
		{
			struct calendar_date cd={.second=58, .minute=BCDtoBIN(DCF77Record[DCF77RecNo].Minute), .hour=BCDtoBIN(DCF77Record[DCF77RecNo].Hour),
     75e:	9f 83       	std	Y+7, r25	; 0x07
     760:	8e 83       	std	Y+6, r24	; 0x06
			                         .date=BCDtoBIN(DCF77Record[DCF77RecNo].Day)-1, .month=BCDtoBIN(DCF77Record[DCF77RecNo].Month)-1, .year=2000 + BCDtoBIN(DCF77Record[DCF77RecNo].Year)};
			//uint8_t hourtz=2;
			//if(DCF77Record[DCF77RecNo].TimeZone==2) hourtz=1;
		    //Timestamp=calendar_date_to_timestamp_tz(&cd,hourtz, 0);
			uint32_t tmp=calendar_date_to_timestamp(&cd);
     762:	c8 01       	movw	r24, r16
     764:	0e 94 26 01 	call	0x24c	; 0x24c <calendar_date_to_timestamp>
			if(tmp)     //Nie uaktualniaj czasu jeœli jest on b³êdny
     768:	61 15       	cp	r22, r1
     76a:	71 05       	cpc	r23, r1
     76c:	81 05       	cpc	r24, r1
     76e:	91 05       	cpc	r25, r1
     770:	51 f0       	breq	.+20     	; 0x786 <__vector_10+0x23e>
			{
				Timestamp=tmp;
     772:	60 93 3f 01 	sts	0x013F, r22
     776:	70 93 40 01 	sts	0x0140, r23
     77a:	80 93 41 01 	sts	0x0141, r24
     77e:	90 93 42 01 	sts	0x0142, r25
				TimestampUpdate=false;
     782:	10 92 43 01 	sts	0x0143, r1
			}				
		}
	}
	
	if(DCF77_bitcounter > 59)
     786:	80 91 54 01 	lds	r24, 0x0154
     78a:	8c 33       	cpi	r24, 0x3C	; 60
     78c:	58 f0       	brcs	.+22     	; 0x7a4 <__vector_10+0x25c>
	{
		DCF77Record[DCF77RecNo].begin=1; //B³¹d - za du¿o bitów
     78e:	e0 91 3c 01 	lds	r30, 0x013C
     792:	48 e0       	ldi	r20, 0x08	; 8
     794:	e4 9f       	mul	r30, r20
     796:	f0 01       	movw	r30, r0
     798:	11 24       	eor	r1, r1
     79a:	ec 5b       	subi	r30, 0xBC	; 188
     79c:	fe 4f       	sbci	r31, 0xFE	; 254
     79e:	80 81       	ld	r24, Z
     7a0:	81 60       	ori	r24, 0x01	; 1
     7a2:	80 83       	st	Z, r24
	}
}
     7a4:	28 96       	adiw	r28, 0x08	; 8
     7a6:	0f b6       	in	r0, 0x3f	; 63
     7a8:	f8 94       	cli
     7aa:	de bf       	out	0x3e, r29	; 62
     7ac:	0f be       	out	0x3f, r0	; 63
     7ae:	cd bf       	out	0x3d, r28	; 61
     7b0:	df 91       	pop	r29
     7b2:	cf 91       	pop	r28
     7b4:	ff 91       	pop	r31
     7b6:	ef 91       	pop	r30
     7b8:	bf 91       	pop	r27
     7ba:	af 91       	pop	r26
     7bc:	9f 91       	pop	r25
     7be:	8f 91       	pop	r24
     7c0:	7f 91       	pop	r23
     7c2:	6f 91       	pop	r22
     7c4:	5f 91       	pop	r21
     7c6:	4f 91       	pop	r20
     7c8:	3f 91       	pop	r19
     7ca:	2f 91       	pop	r18
     7cc:	1f 91       	pop	r17
     7ce:	0f 91       	pop	r16
     7d0:	0f 90       	pop	r0
     7d2:	0f be       	out	0x3f, r0	; 63
     7d4:	0f 90       	pop	r0
     7d6:	1f 90       	pop	r1
     7d8:	18 95       	reti

000007da <hd44780_outnibble>:
 * Send one nibble out to the LCD controller.
 */
static void
hd44780_outnibble(uint8_t n, uint8_t rs)
{
  CLR(PORT, HD44780_RW);
     7da:	5b 98       	cbi	0x0b, 3	; 11
  if (rs)
     7dc:	66 23       	and	r22, r22
     7de:	11 f0       	breq	.+4      	; 0x7e4 <hd44780_outnibble+0xa>
    SET(PORT, HD44780_RS);
     7e0:	5c 9a       	sbi	0x0b, 4	; 11
     7e2:	01 c0       	rjmp	.+2      	; 0x7e6 <hd44780_outnibble+0xc>
  else
    CLR(PORT, HD44780_RS);
     7e4:	5c 98       	cbi	0x0b, 4	; 11
  ASSIGN(PORT, HD44780_D4, n);
     7e6:	98 b1       	in	r25, 0x08	; 8
     7e8:	90 7f       	andi	r25, 0xF0	; 240
     7ea:	98 2b       	or	r25, r24
     7ec:	98 b9       	out	0x08, r25	; 8
static inline uint8_t
hd44780_pulse_e(bool readback)
{
  uint8_t x;

  SET(PORT, HD44780_E);
     7ee:	5a 9a       	sbi	0x0b, 2	; 11
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     7f0:	82 e0       	ldi	r24, 0x02	; 2
     7f2:	8a 95       	dec	r24
     7f4:	f1 f7       	brne	.-4      	; 0x7f2 <hd44780_outnibble+0x18>
     7f6:	00 c0       	rjmp	.+0      	; 0x7f8 <hd44780_outnibble+0x1e>
#endif
  if (readback)
    x = READ(PIN, HD44780_D4);
  else
    x = 0;
  CLR(PORT, HD44780_E);
     7f8:	5a 98       	cbi	0x0b, 2	; 11
     7fa:	08 95       	ret

000007fc <hd44780_innibble>:
static uint8_t
hd44780_innibble(uint8_t rs)
{
  uint8_t x;

  SET(PORT, HD44780_RW);
     7fc:	5b 9a       	sbi	0x0b, 3	; 11
  ASSIGN(DDR, HD44780_D4, 0x00);
     7fe:	97 b1       	in	r25, 0x07	; 7
     800:	90 7f       	andi	r25, 0xF0	; 240
     802:	97 b9       	out	0x07, r25	; 7
  if (rs)
     804:	88 23       	and	r24, r24
     806:	11 f0       	breq	.+4      	; 0x80c <hd44780_innibble+0x10>
    SET(PORT, HD44780_RS);
     808:	5c 9a       	sbi	0x0b, 4	; 11
     80a:	01 c0       	rjmp	.+2      	; 0x80e <hd44780_innibble+0x12>
  else
    CLR(PORT, HD44780_RS);
     80c:	5c 98       	cbi	0x0b, 4	; 11
static inline uint8_t
hd44780_pulse_e(bool readback)
{
  uint8_t x;

  SET(PORT, HD44780_E);
     80e:	5a 9a       	sbi	0x0b, 2	; 11
     810:	82 e0       	ldi	r24, 0x02	; 2
     812:	8a 95       	dec	r24
     814:	f1 f7       	brne	.-4      	; 0x812 <hd44780_innibble+0x16>
     816:	00 c0       	rjmp	.+0      	; 0x818 <hd44780_innibble+0x1c>
  __asm__ volatile("nop");
#    endif /* F_CPU > 2000000UL */
#  endif /* F_CPU > 1000000UL */
#endif
  if (readback)
    x = READ(PIN, HD44780_D4);
     818:	86 b1       	in	r24, 0x06	; 6
  else
    x = 0;
  CLR(PORT, HD44780_E);
     81a:	5a 98       	cbi	0x0b, 2	; 11
  if (rs)
    SET(PORT, HD44780_RS);
  else
    CLR(PORT, HD44780_RS);
  x = hd44780_pulse_e(true);
  ASSIGN(DDR, HD44780_D4, 0x0F);
     81c:	97 b1       	in	r25, 0x07	; 7
     81e:	9f 60       	ori	r25, 0x0F	; 15
     820:	97 b9       	out	0x07, r25	; 7
  CLR(PORT, HD44780_RW);
     822:	5b 98       	cbi	0x0b, 3	; 11

  return x;
}
     824:	8f 70       	andi	r24, 0x0F	; 15
     826:	08 95       	ret

00000828 <hd44780_outbyte>:
 * Send one byte to the LCD controller.  As we are in 4-bit mode, we
 * have to send two nibbles.
 */
void
hd44780_outbyte(uint8_t b, uint8_t rs)
{
     828:	cf 93       	push	r28
     82a:	df 93       	push	r29
     82c:	c8 2f       	mov	r28, r24
     82e:	d6 2f       	mov	r29, r22
  hd44780_outnibble(b >> 4, rs);
     830:	82 95       	swap	r24
     832:	8f 70       	andi	r24, 0x0F	; 15
     834:	0e 94 ed 03 	call	0x7da	; 0x7da <hd44780_outnibble>
  hd44780_outnibble(b & 0xf, rs);
     838:	6d 2f       	mov	r22, r29
     83a:	8c 2f       	mov	r24, r28
     83c:	8f 70       	andi	r24, 0x0F	; 15
}
     83e:	df 91       	pop	r29
     840:	cf 91       	pop	r28
 */
void
hd44780_outbyte(uint8_t b, uint8_t rs)
{
  hd44780_outnibble(b >> 4, rs);
  hd44780_outnibble(b & 0xf, rs);
     842:	0c 94 ed 03 	jmp	0x7da	; 0x7da <hd44780_outnibble>

00000846 <hd44780_inbyte>:
/*
 * Read one byte (i.e. two nibbles) from the LCD controller.
 */
uint8_t
hd44780_inbyte(uint8_t rs)
{
     846:	cf 93       	push	r28
     848:	df 93       	push	r29
     84a:	c8 2f       	mov	r28, r24
  uint8_t x;

  x = hd44780_innibble(rs) << 4;
     84c:	0e 94 fe 03 	call	0x7fc	; 0x7fc <hd44780_innibble>
     850:	d8 2f       	mov	r29, r24
     852:	d2 95       	swap	r29
     854:	d0 7f       	andi	r29, 0xF0	; 240
  x |= hd44780_innibble(rs);
     856:	8c 2f       	mov	r24, r28
     858:	0e 94 fe 03 	call	0x7fc	; 0x7fc <hd44780_innibble>

  return x;
}
     85c:	8d 2b       	or	r24, r29
     85e:	df 91       	pop	r29
     860:	cf 91       	pop	r28
     862:	08 95       	ret

00000864 <hd44780_wait_ready>:
 */
void
hd44780_wait_ready(bool longwait)
{
#if USE_BUSY_BIT
  while (hd44780_incmd() & HD44780_BUSYFLAG) ;
     864:	80 e0       	ldi	r24, 0x00	; 0
     866:	0e 94 23 04 	call	0x846	; 0x846 <hd44780_inbyte>
     86a:	87 fd       	sbrc	r24, 7
     86c:	fb cf       	rjmp	.-10     	; 0x864 <hd44780_wait_ready>
  if (longwait)
    _delay_ms(1.52);
  else
    _delay_us(37);
#endif
}
     86e:	08 95       	ret

00000870 <hd44780_init>:
 * the busy flag cannot be probed initially.
 */
void
hd44780_init(void)
{
  SET(DDR, HD44780_RS);
     870:	54 9a       	sbi	0x0a, 4	; 10
  SET(DDR, HD44780_RW);
     872:	53 9a       	sbi	0x0a, 3	; 10
  SET(DDR, HD44780_E);
     874:	52 9a       	sbi	0x0a, 2	; 10
  ASSIGN(DDR, HD44780_D4, 0x0F);
     876:	87 b1       	in	r24, 0x07	; 7
     878:	8f 60       	ori	r24, 0x0F	; 15
     87a:	87 b9       	out	0x07, r24	; 7
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     87c:	8f e5       	ldi	r24, 0x5F	; 95
     87e:	9a ee       	ldi	r25, 0xEA	; 234
     880:	01 97       	sbiw	r24, 0x01	; 1
     882:	f1 f7       	brne	.-4      	; 0x880 <hd44780_init+0x10>
     884:	00 c0       	rjmp	.+0      	; 0x886 <hd44780_init+0x16>
     886:	00 00       	nop

  _delay_ms(15);		/* 40 ms needed for Vcc = 2.7 V */
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
     888:	60 e0       	ldi	r22, 0x00	; 0
     88a:	83 e0       	ldi	r24, 0x03	; 3
     88c:	0e 94 ed 03 	call	0x7da	; 0x7da <hd44780_outnibble>
     890:	8f e0       	ldi	r24, 0x0F	; 15
     892:	90 e4       	ldi	r25, 0x40	; 64
     894:	01 97       	sbiw	r24, 0x01	; 1
     896:	f1 f7       	brne	.-4      	; 0x894 <hd44780_init+0x24>
     898:	00 c0       	rjmp	.+0      	; 0x89a <hd44780_init+0x2a>
     89a:	00 00       	nop
  _delay_ms(4.1);
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
     89c:	60 e0       	ldi	r22, 0x00	; 0
     89e:	83 e0       	ldi	r24, 0x03	; 3
     8a0:	0e 94 ed 03 	call	0x7da	; 0x7da <hd44780_outnibble>
     8a4:	8f e8       	ldi	r24, 0x8F	; 143
     8a6:	91 e0       	ldi	r25, 0x01	; 1
     8a8:	01 97       	sbiw	r24, 0x01	; 1
     8aa:	f1 f7       	brne	.-4      	; 0x8a8 <hd44780_init+0x38>
     8ac:	00 c0       	rjmp	.+0      	; 0x8ae <hd44780_init+0x3e>
     8ae:	00 00       	nop
  _delay_ms(0.1);
  hd44780_outnibble(HD44780_FNSET(1, 0, 0) >> 4, 0);
     8b0:	60 e0       	ldi	r22, 0x00	; 0
     8b2:	83 e0       	ldi	r24, 0x03	; 3
     8b4:	0e 94 ed 03 	call	0x7da	; 0x7da <hd44780_outnibble>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     8b8:	95 ec       	ldi	r25, 0xC5	; 197
     8ba:	9a 95       	dec	r25
     8bc:	f1 f7       	brne	.-4      	; 0x8ba <hd44780_init+0x4a>
     8be:	00 00       	nop
  _delay_us(37);

  hd44780_outnibble(HD44780_FNSET(0, 1, 0) >> 4, 0);
     8c0:	60 e0       	ldi	r22, 0x00	; 0
     8c2:	82 e0       	ldi	r24, 0x02	; 2
     8c4:	0e 94 ed 03 	call	0x7da	; 0x7da <hd44780_outnibble>
  hd44780_wait_ready(false);
     8c8:	80 e0       	ldi	r24, 0x00	; 0
     8ca:	0e 94 32 04 	call	0x864	; 0x864 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_FNSET(0, 1, 0));
     8ce:	60 e0       	ldi	r22, 0x00	; 0
     8d0:	88 e2       	ldi	r24, 0x28	; 40
     8d2:	0e 94 14 04 	call	0x828	; 0x828 <hd44780_outbyte>
  hd44780_wait_ready(false);
     8d6:	80 e0       	ldi	r24, 0x00	; 0
     8d8:	0e 94 32 04 	call	0x864	; 0x864 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_DISPCTL(0, 0, 0));
     8dc:	60 e0       	ldi	r22, 0x00	; 0
     8de:	88 e0       	ldi	r24, 0x08	; 8
     8e0:	0e 94 14 04 	call	0x828	; 0x828 <hd44780_outbyte>
  hd44780_wait_ready(false);
     8e4:	80 e0       	ldi	r24, 0x00	; 0
     8e6:	0c 94 32 04 	jmp	0x864	; 0x864 <hd44780_wait_ready>

000008ea <lcd_init>:
#include "hd44780.h"

void lcd_init()
{

  hd44780_init();				//Podstawowa inicjalizacja modu³u
     8ea:	0e 94 38 04 	call	0x870	; 0x870 <hd44780_init>
  hd44780_outcmd(HD44780_CLR);	//Wyczyœæ pamiêæ DDRAM
     8ee:	60 e0       	ldi	r22, 0x00	; 0
     8f0:	81 e0       	ldi	r24, 0x01	; 1
     8f2:	0e 94 14 04 	call	0x828	; 0x828 <hd44780_outbyte>
  hd44780_wait_ready(1000);
     8f6:	81 e0       	ldi	r24, 0x01	; 1
     8f8:	0e 94 32 04 	call	0x864	; 0x864 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_ENTMODE(1, 0));	//Tryb autoinkrementacji AC
     8fc:	60 e0       	ldi	r22, 0x00	; 0
     8fe:	86 e0       	ldi	r24, 0x06	; 6
     900:	0e 94 14 04 	call	0x828	; 0x828 <hd44780_outbyte>
  hd44780_wait_ready(1000);
     904:	81 e0       	ldi	r24, 0x01	; 1
     906:	0e 94 32 04 	call	0x864	; 0x864 <hd44780_wait_ready>
  hd44780_outcmd(HD44780_DISPCTL(1, 0, 0));	//W³¹cz wyœwietlacz, wy³¹cz kursor
     90a:	60 e0       	ldi	r22, 0x00	; 0
     90c:	8c e0       	ldi	r24, 0x0C	; 12
     90e:	0e 94 14 04 	call	0x828	; 0x828 <hd44780_outbyte>
  hd44780_wait_ready(1000);
     912:	81 e0       	ldi	r24, 0x01	; 1
     914:	0c 94 32 04 	jmp	0x864	; 0x864 <hd44780_wait_ready>

00000918 <lcd_putchar>:

static _Bool second_nl_seen;
static uint8_t line=0;

void lcd_putchar(char c)
{
     918:	cf 93       	push	r28
     91a:	c8 2f       	mov	r28, r24
  if ((second_nl_seen) && (c != '\n')&&(line==0))
     91c:	80 91 3e 01 	lds	r24, 0x013E
     920:	88 23       	and	r24, r24
     922:	99 f0       	breq	.+38     	; 0x94a <lcd_putchar+0x32>
     924:	ca 30       	cpi	r28, 0x0A	; 10
     926:	99 f0       	breq	.+38     	; 0x94e <lcd_putchar+0x36>
     928:	80 91 3d 01 	lds	r24, 0x013D
     92c:	81 11       	cpse	r24, r1
     92e:	20 c0       	rjmp	.+64     	; 0x970 <lcd_putchar+0x58>
  {//Odebrano pierwszy znak
      hd44780_wait_ready(40);
     930:	81 e0       	ldi	r24, 0x01	; 1
     932:	0e 94 32 04 	call	0x864	; 0x864 <hd44780_wait_ready>
      hd44780_outcmd(HD44780_CLR);
     936:	60 e0       	ldi	r22, 0x00	; 0
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	0e 94 14 04 	call	0x828	; 0x828 <hd44780_outbyte>
      hd44780_wait_ready(1600);
     93e:	81 e0       	ldi	r24, 0x01	; 1
     940:	0e 94 32 04 	call	0x864	; 0x864 <hd44780_wait_ready>
      second_nl_seen=false;   
     944:	10 92 3e 01 	sts	0x013E, r1
     948:	13 c0       	rjmp	.+38     	; 0x970 <lcd_putchar+0x58>
  }
  if (c == '\n')
     94a:	ca 30       	cpi	r28, 0x0A	; 10
     94c:	89 f4       	brne	.+34     	; 0x970 <lcd_putchar+0x58>
  {
        if (line==0)
     94e:	80 91 3d 01 	lds	r24, 0x013D
     952:	81 11       	cpse	r24, r1
     954:	06 c0       	rjmp	.+12     	; 0x962 <lcd_putchar+0x4a>
   {
           line++;
     956:	81 e0       	ldi	r24, 0x01	; 1
     958:	80 93 3d 01 	sts	0x013D, r24
           hd44780_outcmd(HD44780_DDADDR(64));	//Adres pierwszego znaku drugiej linii
     95c:	60 e0       	ldi	r22, 0x00	; 0
     95e:	80 ec       	ldi	r24, 0xC0	; 192
     960:	09 c0       	rjmp	.+18     	; 0x974 <lcd_putchar+0x5c>
           hd44780_wait_ready(1000);   
   }
   else
   {
        second_nl_seen=true;
     962:	81 e0       	ldi	r24, 0x01	; 1
     964:	80 93 3e 01 	sts	0x013E, r24
        line=0;
     968:	10 92 3d 01 	sts	0x013D, r1
  else
  {     
     hd44780_outdata(c);
     hd44780_wait_ready(40);
  }
} 
     96c:	cf 91       	pop	r28
     96e:	08 95       	ret
        line=0;
   }
  }
  else
  {     
     hd44780_outdata(c);
     970:	61 e0       	ldi	r22, 0x01	; 1
     972:	8c 2f       	mov	r24, r28
     974:	0e 94 14 04 	call	0x828	; 0x828 <hd44780_outbyte>
     hd44780_wait_ready(40);
     978:	81 e0       	ldi	r24, 0x01	; 1
  }
} 
     97a:	cf 91       	pop	r28
   }
  }
  else
  {     
     hd44780_outdata(c);
     hd44780_wait_ready(40);
     97c:	0c 94 32 04 	jmp	0x864	; 0x864 <hd44780_wait_ready>

00000980 <lcd_puttext>:
  }
} 

void lcd_puttext(const char __memx *txt)
{
     980:	cf 92       	push	r12
     982:	df 92       	push	r13
     984:	ef 92       	push	r14
     986:	6b 01       	movw	r12, r22
     988:	e8 2e       	mov	r14, r24
	char ch;
	while((ch=*txt))
     98a:	f6 01       	movw	r30, r12
     98c:	84 91       	lpm	r24, Z
     98e:	e7 fc       	sbrc	r14, 7
     990:	80 81       	ld	r24, Z
     992:	88 23       	and	r24, r24
     994:	39 f0       	breq	.+14     	; 0x9a4 <lcd_puttext+0x24>
	{
		lcd_putchar(ch);
     996:	0e 94 8c 04 	call	0x918	; 0x918 <lcd_putchar>
		txt++;
     99a:	8f ef       	ldi	r24, 0xFF	; 255
     99c:	c8 1a       	sub	r12, r24
     99e:	d8 0a       	sbc	r13, r24
     9a0:	e8 0a       	sbc	r14, r24
     9a2:	f3 cf       	rjmp	.-26     	; 0x98a <lcd_puttext+0xa>
	}
}
     9a4:	ef 90       	pop	r14
     9a6:	df 90       	pop	r13
     9a8:	cf 90       	pop	r12
     9aa:	08 95       	ret

000009ac <lcd_cls>:
	hd44780_wait_ready(1000);
}

void lcd_cls()
{
	second_nl_seen=false;
     9ac:	10 92 3e 01 	sts	0x013E, r1
    line=0;
     9b0:	10 92 3d 01 	sts	0x013D, r1
	hd44780_outcmd(HD44780_CLR);
     9b4:	60 e0       	ldi	r22, 0x00	; 0
     9b6:	81 e0       	ldi	r24, 0x01	; 1
     9b8:	0e 94 14 04 	call	0x828	; 0x828 <hd44780_outbyte>
	hd44780_wait_ready(false);
     9bc:	80 e0       	ldi	r24, 0x00	; 0
     9be:	0c 94 32 04 	jmp	0x864	; 0x864 <hd44780_wait_ready>

000009c2 <__udivmodhi4>:
     9c2:	aa 1b       	sub	r26, r26
     9c4:	bb 1b       	sub	r27, r27
     9c6:	51 e1       	ldi	r21, 0x11	; 17
     9c8:	07 c0       	rjmp	.+14     	; 0x9d8 <__udivmodhi4_ep>

000009ca <__udivmodhi4_loop>:
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	a6 17       	cp	r26, r22
     9d0:	b7 07       	cpc	r27, r23
     9d2:	10 f0       	brcs	.+4      	; 0x9d8 <__udivmodhi4_ep>
     9d4:	a6 1b       	sub	r26, r22
     9d6:	b7 0b       	sbc	r27, r23

000009d8 <__udivmodhi4_ep>:
     9d8:	88 1f       	adc	r24, r24
     9da:	99 1f       	adc	r25, r25
     9dc:	5a 95       	dec	r21
     9de:	a9 f7       	brne	.-22     	; 0x9ca <__udivmodhi4_loop>
     9e0:	80 95       	com	r24
     9e2:	90 95       	com	r25
     9e4:	bc 01       	movw	r22, r24
     9e6:	cd 01       	movw	r24, r26
     9e8:	08 95       	ret

000009ea <__udivmodsi4>:
     9ea:	a1 e2       	ldi	r26, 0x21	; 33
     9ec:	1a 2e       	mov	r1, r26
     9ee:	aa 1b       	sub	r26, r26
     9f0:	bb 1b       	sub	r27, r27
     9f2:	fd 01       	movw	r30, r26
     9f4:	0d c0       	rjmp	.+26     	; 0xa10 <__udivmodsi4_ep>

000009f6 <__udivmodsi4_loop>:
     9f6:	aa 1f       	adc	r26, r26
     9f8:	bb 1f       	adc	r27, r27
     9fa:	ee 1f       	adc	r30, r30
     9fc:	ff 1f       	adc	r31, r31
     9fe:	a2 17       	cp	r26, r18
     a00:	b3 07       	cpc	r27, r19
     a02:	e4 07       	cpc	r30, r20
     a04:	f5 07       	cpc	r31, r21
     a06:	20 f0       	brcs	.+8      	; 0xa10 <__udivmodsi4_ep>
     a08:	a2 1b       	sub	r26, r18
     a0a:	b3 0b       	sbc	r27, r19
     a0c:	e4 0b       	sbc	r30, r20
     a0e:	f5 0b       	sbc	r31, r21

00000a10 <__udivmodsi4_ep>:
     a10:	66 1f       	adc	r22, r22
     a12:	77 1f       	adc	r23, r23
     a14:	88 1f       	adc	r24, r24
     a16:	99 1f       	adc	r25, r25
     a18:	1a 94       	dec	r1
     a1a:	69 f7       	brne	.-38     	; 0x9f6 <__udivmodsi4_loop>
     a1c:	60 95       	com	r22
     a1e:	70 95       	com	r23
     a20:	80 95       	com	r24
     a22:	90 95       	com	r25
     a24:	9b 01       	movw	r18, r22
     a26:	ac 01       	movw	r20, r24
     a28:	bd 01       	movw	r22, r26
     a2a:	cf 01       	movw	r24, r30
     a2c:	08 95       	ret

00000a2e <__umulhisi3>:
     a2e:	a2 9f       	mul	r26, r18
     a30:	b0 01       	movw	r22, r0
     a32:	b3 9f       	mul	r27, r19
     a34:	c0 01       	movw	r24, r0
     a36:	a3 9f       	mul	r26, r19
     a38:	70 0d       	add	r23, r0
     a3a:	81 1d       	adc	r24, r1
     a3c:	11 24       	eor	r1, r1
     a3e:	91 1d       	adc	r25, r1
     a40:	b2 9f       	mul	r27, r18
     a42:	70 0d       	add	r23, r0
     a44:	81 1d       	adc	r24, r1
     a46:	11 24       	eor	r1, r1
     a48:	91 1d       	adc	r25, r1
     a4a:	08 95       	ret

00000a4c <__muluhisi3>:
     a4c:	0e 94 17 05 	call	0xa2e	; 0xa2e <__umulhisi3>
     a50:	a5 9f       	mul	r26, r21
     a52:	90 0d       	add	r25, r0
     a54:	b4 9f       	mul	r27, r20
     a56:	90 0d       	add	r25, r0
     a58:	a4 9f       	mul	r26, r20
     a5a:	80 0d       	add	r24, r0
     a5c:	91 1d       	adc	r25, r1
     a5e:	11 24       	eor	r1, r1
     a60:	08 95       	ret

00000a62 <memset>:
     a62:	dc 01       	movw	r26, r24
     a64:	01 c0       	rjmp	.+2      	; 0xa68 <memset+0x6>
     a66:	6d 93       	st	X+, r22
     a68:	41 50       	subi	r20, 0x01	; 1
     a6a:	50 40       	sbci	r21, 0x00	; 0
     a6c:	e0 f7       	brcc	.-8      	; 0xa66 <memset+0x4>
     a6e:	08 95       	ret

00000a70 <sprintf>:
     a70:	ae e0       	ldi	r26, 0x0E	; 14
     a72:	b0 e0       	ldi	r27, 0x00	; 0
     a74:	ee e3       	ldi	r30, 0x3E	; 62
     a76:	f5 e0       	ldi	r31, 0x05	; 5
     a78:	0c 94 e0 07 	jmp	0xfc0	; 0xfc0 <__prologue_saves__+0x1c>
     a7c:	0d 89       	ldd	r16, Y+21	; 0x15
     a7e:	1e 89       	ldd	r17, Y+22	; 0x16
     a80:	86 e0       	ldi	r24, 0x06	; 6
     a82:	8c 83       	std	Y+4, r24	; 0x04
     a84:	1a 83       	std	Y+2, r17	; 0x02
     a86:	09 83       	std	Y+1, r16	; 0x01
     a88:	8f ef       	ldi	r24, 0xFF	; 255
     a8a:	9f e7       	ldi	r25, 0x7F	; 127
     a8c:	9e 83       	std	Y+6, r25	; 0x06
     a8e:	8d 83       	std	Y+5, r24	; 0x05
     a90:	ae 01       	movw	r20, r28
     a92:	47 5e       	subi	r20, 0xE7	; 231
     a94:	5f 4f       	sbci	r21, 0xFF	; 255
     a96:	6f 89       	ldd	r22, Y+23	; 0x17
     a98:	78 8d       	ldd	r23, Y+24	; 0x18
     a9a:	ce 01       	movw	r24, r28
     a9c:	01 96       	adiw	r24, 0x01	; 1
     a9e:	0e 94 5a 05 	call	0xab4	; 0xab4 <vfprintf>
     aa2:	ef 81       	ldd	r30, Y+7	; 0x07
     aa4:	f8 85       	ldd	r31, Y+8	; 0x08
     aa6:	e0 0f       	add	r30, r16
     aa8:	f1 1f       	adc	r31, r17
     aaa:	10 82       	st	Z, r1
     aac:	2e 96       	adiw	r28, 0x0e	; 14
     aae:	e4 e0       	ldi	r30, 0x04	; 4
     ab0:	0c 94 fc 07 	jmp	0xff8	; 0xff8 <__epilogue_restores__+0x1c>

00000ab4 <vfprintf>:
     ab4:	ac e0       	ldi	r26, 0x0C	; 12
     ab6:	b0 e0       	ldi	r27, 0x00	; 0
     ab8:	e0 e6       	ldi	r30, 0x60	; 96
     aba:	f5 e0       	ldi	r31, 0x05	; 5
     abc:	0c 94 d2 07 	jmp	0xfa4	; 0xfa4 <__prologue_saves__>
     ac0:	7c 01       	movw	r14, r24
     ac2:	6b 01       	movw	r12, r22
     ac4:	8a 01       	movw	r16, r20
     ac6:	fc 01       	movw	r30, r24
     ac8:	17 82       	std	Z+7, r1	; 0x07
     aca:	16 82       	std	Z+6, r1	; 0x06
     acc:	83 81       	ldd	r24, Z+3	; 0x03
     ace:	81 ff       	sbrs	r24, 1
     ad0:	bd c1       	rjmp	.+890    	; 0xe4c <vfprintf+0x398>
     ad2:	ce 01       	movw	r24, r28
     ad4:	01 96       	adiw	r24, 0x01	; 1
     ad6:	4c 01       	movw	r8, r24
     ad8:	f7 01       	movw	r30, r14
     ada:	93 81       	ldd	r25, Z+3	; 0x03
     adc:	f6 01       	movw	r30, r12
     ade:	93 fd       	sbrc	r25, 3
     ae0:	85 91       	lpm	r24, Z+
     ae2:	93 ff       	sbrs	r25, 3
     ae4:	81 91       	ld	r24, Z+
     ae6:	6f 01       	movw	r12, r30
     ae8:	88 23       	and	r24, r24
     aea:	09 f4       	brne	.+2      	; 0xaee <vfprintf+0x3a>
     aec:	ab c1       	rjmp	.+854    	; 0xe44 <vfprintf+0x390>
     aee:	85 32       	cpi	r24, 0x25	; 37
     af0:	39 f4       	brne	.+14     	; 0xb00 <vfprintf+0x4c>
     af2:	93 fd       	sbrc	r25, 3
     af4:	85 91       	lpm	r24, Z+
     af6:	93 ff       	sbrs	r25, 3
     af8:	81 91       	ld	r24, Z+
     afa:	6f 01       	movw	r12, r30
     afc:	85 32       	cpi	r24, 0x25	; 37
     afe:	29 f4       	brne	.+10     	; 0xb0a <vfprintf+0x56>
     b00:	b7 01       	movw	r22, r14
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	0e 94 42 07 	call	0xe84	; 0xe84 <fputc>
     b08:	e7 cf       	rjmp	.-50     	; 0xad8 <vfprintf+0x24>
     b0a:	51 2c       	mov	r5, r1
     b0c:	31 2c       	mov	r3, r1
     b0e:	20 e0       	ldi	r18, 0x00	; 0
     b10:	20 32       	cpi	r18, 0x20	; 32
     b12:	a0 f4       	brcc	.+40     	; 0xb3c <vfprintf+0x88>
     b14:	8b 32       	cpi	r24, 0x2B	; 43
     b16:	69 f0       	breq	.+26     	; 0xb32 <vfprintf+0x7e>
     b18:	30 f4       	brcc	.+12     	; 0xb26 <vfprintf+0x72>
     b1a:	80 32       	cpi	r24, 0x20	; 32
     b1c:	59 f0       	breq	.+22     	; 0xb34 <vfprintf+0x80>
     b1e:	83 32       	cpi	r24, 0x23	; 35
     b20:	69 f4       	brne	.+26     	; 0xb3c <vfprintf+0x88>
     b22:	20 61       	ori	r18, 0x10	; 16
     b24:	2c c0       	rjmp	.+88     	; 0xb7e <vfprintf+0xca>
     b26:	8d 32       	cpi	r24, 0x2D	; 45
     b28:	39 f0       	breq	.+14     	; 0xb38 <vfprintf+0x84>
     b2a:	80 33       	cpi	r24, 0x30	; 48
     b2c:	39 f4       	brne	.+14     	; 0xb3c <vfprintf+0x88>
     b2e:	21 60       	ori	r18, 0x01	; 1
     b30:	26 c0       	rjmp	.+76     	; 0xb7e <vfprintf+0xca>
     b32:	22 60       	ori	r18, 0x02	; 2
     b34:	24 60       	ori	r18, 0x04	; 4
     b36:	23 c0       	rjmp	.+70     	; 0xb7e <vfprintf+0xca>
     b38:	28 60       	ori	r18, 0x08	; 8
     b3a:	21 c0       	rjmp	.+66     	; 0xb7e <vfprintf+0xca>
     b3c:	27 fd       	sbrc	r18, 7
     b3e:	27 c0       	rjmp	.+78     	; 0xb8e <vfprintf+0xda>
     b40:	30 ed       	ldi	r19, 0xD0	; 208
     b42:	38 0f       	add	r19, r24
     b44:	3a 30       	cpi	r19, 0x0A	; 10
     b46:	78 f4       	brcc	.+30     	; 0xb66 <vfprintf+0xb2>
     b48:	26 ff       	sbrs	r18, 6
     b4a:	06 c0       	rjmp	.+12     	; 0xb58 <vfprintf+0xa4>
     b4c:	fa e0       	ldi	r31, 0x0A	; 10
     b4e:	5f 9e       	mul	r5, r31
     b50:	30 0d       	add	r19, r0
     b52:	11 24       	eor	r1, r1
     b54:	53 2e       	mov	r5, r19
     b56:	13 c0       	rjmp	.+38     	; 0xb7e <vfprintf+0xca>
     b58:	8a e0       	ldi	r24, 0x0A	; 10
     b5a:	38 9e       	mul	r3, r24
     b5c:	30 0d       	add	r19, r0
     b5e:	11 24       	eor	r1, r1
     b60:	33 2e       	mov	r3, r19
     b62:	20 62       	ori	r18, 0x20	; 32
     b64:	0c c0       	rjmp	.+24     	; 0xb7e <vfprintf+0xca>
     b66:	8e 32       	cpi	r24, 0x2E	; 46
     b68:	21 f4       	brne	.+8      	; 0xb72 <vfprintf+0xbe>
     b6a:	26 fd       	sbrc	r18, 6
     b6c:	6b c1       	rjmp	.+726    	; 0xe44 <vfprintf+0x390>
     b6e:	20 64       	ori	r18, 0x40	; 64
     b70:	06 c0       	rjmp	.+12     	; 0xb7e <vfprintf+0xca>
     b72:	8c 36       	cpi	r24, 0x6C	; 108
     b74:	11 f4       	brne	.+4      	; 0xb7a <vfprintf+0xc6>
     b76:	20 68       	ori	r18, 0x80	; 128
     b78:	02 c0       	rjmp	.+4      	; 0xb7e <vfprintf+0xca>
     b7a:	88 36       	cpi	r24, 0x68	; 104
     b7c:	41 f4       	brne	.+16     	; 0xb8e <vfprintf+0xda>
     b7e:	f6 01       	movw	r30, r12
     b80:	93 fd       	sbrc	r25, 3
     b82:	85 91       	lpm	r24, Z+
     b84:	93 ff       	sbrs	r25, 3
     b86:	81 91       	ld	r24, Z+
     b88:	6f 01       	movw	r12, r30
     b8a:	81 11       	cpse	r24, r1
     b8c:	c1 cf       	rjmp	.-126    	; 0xb10 <vfprintf+0x5c>
     b8e:	98 2f       	mov	r25, r24
     b90:	9f 7d       	andi	r25, 0xDF	; 223
     b92:	95 54       	subi	r25, 0x45	; 69
     b94:	93 30       	cpi	r25, 0x03	; 3
     b96:	28 f4       	brcc	.+10     	; 0xba2 <vfprintf+0xee>
     b98:	0c 5f       	subi	r16, 0xFC	; 252
     b9a:	1f 4f       	sbci	r17, 0xFF	; 255
     b9c:	ff e3       	ldi	r31, 0x3F	; 63
     b9e:	f9 83       	std	Y+1, r31	; 0x01
     ba0:	0d c0       	rjmp	.+26     	; 0xbbc <vfprintf+0x108>
     ba2:	83 36       	cpi	r24, 0x63	; 99
     ba4:	31 f0       	breq	.+12     	; 0xbb2 <vfprintf+0xfe>
     ba6:	83 37       	cpi	r24, 0x73	; 115
     ba8:	71 f0       	breq	.+28     	; 0xbc6 <vfprintf+0x112>
     baa:	83 35       	cpi	r24, 0x53	; 83
     bac:	09 f0       	breq	.+2      	; 0xbb0 <vfprintf+0xfc>
     bae:	5b c0       	rjmp	.+182    	; 0xc66 <vfprintf+0x1b2>
     bb0:	22 c0       	rjmp	.+68     	; 0xbf6 <vfprintf+0x142>
     bb2:	f8 01       	movw	r30, r16
     bb4:	80 81       	ld	r24, Z
     bb6:	89 83       	std	Y+1, r24	; 0x01
     bb8:	0e 5f       	subi	r16, 0xFE	; 254
     bba:	1f 4f       	sbci	r17, 0xFF	; 255
     bbc:	44 24       	eor	r4, r4
     bbe:	43 94       	inc	r4
     bc0:	51 2c       	mov	r5, r1
     bc2:	54 01       	movw	r10, r8
     bc4:	15 c0       	rjmp	.+42     	; 0xbf0 <vfprintf+0x13c>
     bc6:	38 01       	movw	r6, r16
     bc8:	f2 e0       	ldi	r31, 0x02	; 2
     bca:	6f 0e       	add	r6, r31
     bcc:	71 1c       	adc	r7, r1
     bce:	f8 01       	movw	r30, r16
     bd0:	a0 80       	ld	r10, Z
     bd2:	b1 80       	ldd	r11, Z+1	; 0x01
     bd4:	26 ff       	sbrs	r18, 6
     bd6:	03 c0       	rjmp	.+6      	; 0xbde <vfprintf+0x12a>
     bd8:	65 2d       	mov	r22, r5
     bda:	70 e0       	ldi	r23, 0x00	; 0
     bdc:	02 c0       	rjmp	.+4      	; 0xbe2 <vfprintf+0x12e>
     bde:	6f ef       	ldi	r22, 0xFF	; 255
     be0:	7f ef       	ldi	r23, 0xFF	; 255
     be2:	c5 01       	movw	r24, r10
     be4:	2c 87       	std	Y+12, r18	; 0x0c
     be6:	0e 94 37 07 	call	0xe6e	; 0xe6e <strnlen>
     bea:	2c 01       	movw	r4, r24
     bec:	83 01       	movw	r16, r6
     bee:	2c 85       	ldd	r18, Y+12	; 0x0c
     bf0:	2f 77       	andi	r18, 0x7F	; 127
     bf2:	22 2e       	mov	r2, r18
     bf4:	17 c0       	rjmp	.+46     	; 0xc24 <vfprintf+0x170>
     bf6:	38 01       	movw	r6, r16
     bf8:	f2 e0       	ldi	r31, 0x02	; 2
     bfa:	6f 0e       	add	r6, r31
     bfc:	71 1c       	adc	r7, r1
     bfe:	f8 01       	movw	r30, r16
     c00:	a0 80       	ld	r10, Z
     c02:	b1 80       	ldd	r11, Z+1	; 0x01
     c04:	26 ff       	sbrs	r18, 6
     c06:	03 c0       	rjmp	.+6      	; 0xc0e <vfprintf+0x15a>
     c08:	65 2d       	mov	r22, r5
     c0a:	70 e0       	ldi	r23, 0x00	; 0
     c0c:	02 c0       	rjmp	.+4      	; 0xc12 <vfprintf+0x15e>
     c0e:	6f ef       	ldi	r22, 0xFF	; 255
     c10:	7f ef       	ldi	r23, 0xFF	; 255
     c12:	c5 01       	movw	r24, r10
     c14:	2c 87       	std	Y+12, r18	; 0x0c
     c16:	0e 94 2c 07 	call	0xe58	; 0xe58 <strnlen_P>
     c1a:	2c 01       	movw	r4, r24
     c1c:	2c 85       	ldd	r18, Y+12	; 0x0c
     c1e:	20 68       	ori	r18, 0x80	; 128
     c20:	22 2e       	mov	r2, r18
     c22:	83 01       	movw	r16, r6
     c24:	23 fc       	sbrc	r2, 3
     c26:	1b c0       	rjmp	.+54     	; 0xc5e <vfprintf+0x1aa>
     c28:	83 2d       	mov	r24, r3
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	48 16       	cp	r4, r24
     c2e:	59 06       	cpc	r5, r25
     c30:	b0 f4       	brcc	.+44     	; 0xc5e <vfprintf+0x1aa>
     c32:	b7 01       	movw	r22, r14
     c34:	80 e2       	ldi	r24, 0x20	; 32
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	0e 94 42 07 	call	0xe84	; 0xe84 <fputc>
     c3c:	3a 94       	dec	r3
     c3e:	f4 cf       	rjmp	.-24     	; 0xc28 <vfprintf+0x174>
     c40:	f5 01       	movw	r30, r10
     c42:	27 fc       	sbrc	r2, 7
     c44:	85 91       	lpm	r24, Z+
     c46:	27 fe       	sbrs	r2, 7
     c48:	81 91       	ld	r24, Z+
     c4a:	5f 01       	movw	r10, r30
     c4c:	b7 01       	movw	r22, r14
     c4e:	90 e0       	ldi	r25, 0x00	; 0
     c50:	0e 94 42 07 	call	0xe84	; 0xe84 <fputc>
     c54:	31 10       	cpse	r3, r1
     c56:	3a 94       	dec	r3
     c58:	f1 e0       	ldi	r31, 0x01	; 1
     c5a:	4f 1a       	sub	r4, r31
     c5c:	51 08       	sbc	r5, r1
     c5e:	41 14       	cp	r4, r1
     c60:	51 04       	cpc	r5, r1
     c62:	71 f7       	brne	.-36     	; 0xc40 <vfprintf+0x18c>
     c64:	e5 c0       	rjmp	.+458    	; 0xe30 <vfprintf+0x37c>
     c66:	84 36       	cpi	r24, 0x64	; 100
     c68:	11 f0       	breq	.+4      	; 0xc6e <vfprintf+0x1ba>
     c6a:	89 36       	cpi	r24, 0x69	; 105
     c6c:	39 f5       	brne	.+78     	; 0xcbc <vfprintf+0x208>
     c6e:	f8 01       	movw	r30, r16
     c70:	27 ff       	sbrs	r18, 7
     c72:	07 c0       	rjmp	.+14     	; 0xc82 <vfprintf+0x1ce>
     c74:	60 81       	ld	r22, Z
     c76:	71 81       	ldd	r23, Z+1	; 0x01
     c78:	82 81       	ldd	r24, Z+2	; 0x02
     c7a:	93 81       	ldd	r25, Z+3	; 0x03
     c7c:	0c 5f       	subi	r16, 0xFC	; 252
     c7e:	1f 4f       	sbci	r17, 0xFF	; 255
     c80:	08 c0       	rjmp	.+16     	; 0xc92 <vfprintf+0x1de>
     c82:	60 81       	ld	r22, Z
     c84:	71 81       	ldd	r23, Z+1	; 0x01
     c86:	88 27       	eor	r24, r24
     c88:	77 fd       	sbrc	r23, 7
     c8a:	80 95       	com	r24
     c8c:	98 2f       	mov	r25, r24
     c8e:	0e 5f       	subi	r16, 0xFE	; 254
     c90:	1f 4f       	sbci	r17, 0xFF	; 255
     c92:	2f 76       	andi	r18, 0x6F	; 111
     c94:	b2 2e       	mov	r11, r18
     c96:	97 ff       	sbrs	r25, 7
     c98:	09 c0       	rjmp	.+18     	; 0xcac <vfprintf+0x1f8>
     c9a:	90 95       	com	r25
     c9c:	80 95       	com	r24
     c9e:	70 95       	com	r23
     ca0:	61 95       	neg	r22
     ca2:	7f 4f       	sbci	r23, 0xFF	; 255
     ca4:	8f 4f       	sbci	r24, 0xFF	; 255
     ca6:	9f 4f       	sbci	r25, 0xFF	; 255
     ca8:	20 68       	ori	r18, 0x80	; 128
     caa:	b2 2e       	mov	r11, r18
     cac:	2a e0       	ldi	r18, 0x0A	; 10
     cae:	30 e0       	ldi	r19, 0x00	; 0
     cb0:	a4 01       	movw	r20, r8
     cb2:	0e 94 74 07 	call	0xee8	; 0xee8 <__ultoa_invert>
     cb6:	a8 2e       	mov	r10, r24
     cb8:	a8 18       	sub	r10, r8
     cba:	44 c0       	rjmp	.+136    	; 0xd44 <vfprintf+0x290>
     cbc:	85 37       	cpi	r24, 0x75	; 117
     cbe:	29 f4       	brne	.+10     	; 0xcca <vfprintf+0x216>
     cc0:	2f 7e       	andi	r18, 0xEF	; 239
     cc2:	b2 2e       	mov	r11, r18
     cc4:	2a e0       	ldi	r18, 0x0A	; 10
     cc6:	30 e0       	ldi	r19, 0x00	; 0
     cc8:	25 c0       	rjmp	.+74     	; 0xd14 <vfprintf+0x260>
     cca:	f2 2f       	mov	r31, r18
     ccc:	f9 7f       	andi	r31, 0xF9	; 249
     cce:	bf 2e       	mov	r11, r31
     cd0:	8f 36       	cpi	r24, 0x6F	; 111
     cd2:	c1 f0       	breq	.+48     	; 0xd04 <vfprintf+0x250>
     cd4:	18 f4       	brcc	.+6      	; 0xcdc <vfprintf+0x228>
     cd6:	88 35       	cpi	r24, 0x58	; 88
     cd8:	79 f0       	breq	.+30     	; 0xcf8 <vfprintf+0x244>
     cda:	b4 c0       	rjmp	.+360    	; 0xe44 <vfprintf+0x390>
     cdc:	80 37       	cpi	r24, 0x70	; 112
     cde:	19 f0       	breq	.+6      	; 0xce6 <vfprintf+0x232>
     ce0:	88 37       	cpi	r24, 0x78	; 120
     ce2:	21 f0       	breq	.+8      	; 0xcec <vfprintf+0x238>
     ce4:	af c0       	rjmp	.+350    	; 0xe44 <vfprintf+0x390>
     ce6:	2f 2f       	mov	r18, r31
     ce8:	20 61       	ori	r18, 0x10	; 16
     cea:	b2 2e       	mov	r11, r18
     cec:	b4 fe       	sbrs	r11, 4
     cee:	0d c0       	rjmp	.+26     	; 0xd0a <vfprintf+0x256>
     cf0:	8b 2d       	mov	r24, r11
     cf2:	84 60       	ori	r24, 0x04	; 4
     cf4:	b8 2e       	mov	r11, r24
     cf6:	09 c0       	rjmp	.+18     	; 0xd0a <vfprintf+0x256>
     cf8:	24 ff       	sbrs	r18, 4
     cfa:	0a c0       	rjmp	.+20     	; 0xd10 <vfprintf+0x25c>
     cfc:	9f 2f       	mov	r25, r31
     cfe:	96 60       	ori	r25, 0x06	; 6
     d00:	b9 2e       	mov	r11, r25
     d02:	06 c0       	rjmp	.+12     	; 0xd10 <vfprintf+0x25c>
     d04:	28 e0       	ldi	r18, 0x08	; 8
     d06:	30 e0       	ldi	r19, 0x00	; 0
     d08:	05 c0       	rjmp	.+10     	; 0xd14 <vfprintf+0x260>
     d0a:	20 e1       	ldi	r18, 0x10	; 16
     d0c:	30 e0       	ldi	r19, 0x00	; 0
     d0e:	02 c0       	rjmp	.+4      	; 0xd14 <vfprintf+0x260>
     d10:	20 e1       	ldi	r18, 0x10	; 16
     d12:	32 e0       	ldi	r19, 0x02	; 2
     d14:	f8 01       	movw	r30, r16
     d16:	b7 fe       	sbrs	r11, 7
     d18:	07 c0       	rjmp	.+14     	; 0xd28 <vfprintf+0x274>
     d1a:	60 81       	ld	r22, Z
     d1c:	71 81       	ldd	r23, Z+1	; 0x01
     d1e:	82 81       	ldd	r24, Z+2	; 0x02
     d20:	93 81       	ldd	r25, Z+3	; 0x03
     d22:	0c 5f       	subi	r16, 0xFC	; 252
     d24:	1f 4f       	sbci	r17, 0xFF	; 255
     d26:	06 c0       	rjmp	.+12     	; 0xd34 <vfprintf+0x280>
     d28:	60 81       	ld	r22, Z
     d2a:	71 81       	ldd	r23, Z+1	; 0x01
     d2c:	80 e0       	ldi	r24, 0x00	; 0
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	0e 5f       	subi	r16, 0xFE	; 254
     d32:	1f 4f       	sbci	r17, 0xFF	; 255
     d34:	a4 01       	movw	r20, r8
     d36:	0e 94 74 07 	call	0xee8	; 0xee8 <__ultoa_invert>
     d3a:	a8 2e       	mov	r10, r24
     d3c:	a8 18       	sub	r10, r8
     d3e:	fb 2d       	mov	r31, r11
     d40:	ff 77       	andi	r31, 0x7F	; 127
     d42:	bf 2e       	mov	r11, r31
     d44:	b6 fe       	sbrs	r11, 6
     d46:	0b c0       	rjmp	.+22     	; 0xd5e <vfprintf+0x2aa>
     d48:	2b 2d       	mov	r18, r11
     d4a:	2e 7f       	andi	r18, 0xFE	; 254
     d4c:	a5 14       	cp	r10, r5
     d4e:	50 f4       	brcc	.+20     	; 0xd64 <vfprintf+0x2b0>
     d50:	b4 fe       	sbrs	r11, 4
     d52:	0a c0       	rjmp	.+20     	; 0xd68 <vfprintf+0x2b4>
     d54:	b2 fc       	sbrc	r11, 2
     d56:	08 c0       	rjmp	.+16     	; 0xd68 <vfprintf+0x2b4>
     d58:	2b 2d       	mov	r18, r11
     d5a:	2e 7e       	andi	r18, 0xEE	; 238
     d5c:	05 c0       	rjmp	.+10     	; 0xd68 <vfprintf+0x2b4>
     d5e:	7a 2c       	mov	r7, r10
     d60:	2b 2d       	mov	r18, r11
     d62:	03 c0       	rjmp	.+6      	; 0xd6a <vfprintf+0x2b6>
     d64:	7a 2c       	mov	r7, r10
     d66:	01 c0       	rjmp	.+2      	; 0xd6a <vfprintf+0x2b6>
     d68:	75 2c       	mov	r7, r5
     d6a:	24 ff       	sbrs	r18, 4
     d6c:	0d c0       	rjmp	.+26     	; 0xd88 <vfprintf+0x2d4>
     d6e:	fe 01       	movw	r30, r28
     d70:	ea 0d       	add	r30, r10
     d72:	f1 1d       	adc	r31, r1
     d74:	80 81       	ld	r24, Z
     d76:	80 33       	cpi	r24, 0x30	; 48
     d78:	11 f4       	brne	.+4      	; 0xd7e <vfprintf+0x2ca>
     d7a:	29 7e       	andi	r18, 0xE9	; 233
     d7c:	09 c0       	rjmp	.+18     	; 0xd90 <vfprintf+0x2dc>
     d7e:	22 ff       	sbrs	r18, 2
     d80:	06 c0       	rjmp	.+12     	; 0xd8e <vfprintf+0x2da>
     d82:	73 94       	inc	r7
     d84:	73 94       	inc	r7
     d86:	04 c0       	rjmp	.+8      	; 0xd90 <vfprintf+0x2dc>
     d88:	82 2f       	mov	r24, r18
     d8a:	86 78       	andi	r24, 0x86	; 134
     d8c:	09 f0       	breq	.+2      	; 0xd90 <vfprintf+0x2dc>
     d8e:	73 94       	inc	r7
     d90:	23 fd       	sbrc	r18, 3
     d92:	13 c0       	rjmp	.+38     	; 0xdba <vfprintf+0x306>
     d94:	20 ff       	sbrs	r18, 0
     d96:	06 c0       	rjmp	.+12     	; 0xda4 <vfprintf+0x2f0>
     d98:	5a 2c       	mov	r5, r10
     d9a:	73 14       	cp	r7, r3
     d9c:	18 f4       	brcc	.+6      	; 0xda4 <vfprintf+0x2f0>
     d9e:	53 0c       	add	r5, r3
     da0:	57 18       	sub	r5, r7
     da2:	73 2c       	mov	r7, r3
     da4:	73 14       	cp	r7, r3
     da6:	68 f4       	brcc	.+26     	; 0xdc2 <vfprintf+0x30e>
     da8:	b7 01       	movw	r22, r14
     daa:	80 e2       	ldi	r24, 0x20	; 32
     dac:	90 e0       	ldi	r25, 0x00	; 0
     dae:	2c 87       	std	Y+12, r18	; 0x0c
     db0:	0e 94 42 07 	call	0xe84	; 0xe84 <fputc>
     db4:	73 94       	inc	r7
     db6:	2c 85       	ldd	r18, Y+12	; 0x0c
     db8:	f5 cf       	rjmp	.-22     	; 0xda4 <vfprintf+0x2f0>
     dba:	73 14       	cp	r7, r3
     dbc:	10 f4       	brcc	.+4      	; 0xdc2 <vfprintf+0x30e>
     dbe:	37 18       	sub	r3, r7
     dc0:	01 c0       	rjmp	.+2      	; 0xdc4 <vfprintf+0x310>
     dc2:	31 2c       	mov	r3, r1
     dc4:	24 ff       	sbrs	r18, 4
     dc6:	12 c0       	rjmp	.+36     	; 0xdec <vfprintf+0x338>
     dc8:	b7 01       	movw	r22, r14
     dca:	80 e3       	ldi	r24, 0x30	; 48
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	2c 87       	std	Y+12, r18	; 0x0c
     dd0:	0e 94 42 07 	call	0xe84	; 0xe84 <fputc>
     dd4:	2c 85       	ldd	r18, Y+12	; 0x0c
     dd6:	22 ff       	sbrs	r18, 2
     dd8:	17 c0       	rjmp	.+46     	; 0xe08 <vfprintf+0x354>
     dda:	21 ff       	sbrs	r18, 1
     ddc:	03 c0       	rjmp	.+6      	; 0xde4 <vfprintf+0x330>
     dde:	88 e5       	ldi	r24, 0x58	; 88
     de0:	90 e0       	ldi	r25, 0x00	; 0
     de2:	02 c0       	rjmp	.+4      	; 0xde8 <vfprintf+0x334>
     de4:	88 e7       	ldi	r24, 0x78	; 120
     de6:	90 e0       	ldi	r25, 0x00	; 0
     de8:	b7 01       	movw	r22, r14
     dea:	0c c0       	rjmp	.+24     	; 0xe04 <vfprintf+0x350>
     dec:	82 2f       	mov	r24, r18
     dee:	86 78       	andi	r24, 0x86	; 134
     df0:	59 f0       	breq	.+22     	; 0xe08 <vfprintf+0x354>
     df2:	21 fd       	sbrc	r18, 1
     df4:	02 c0       	rjmp	.+4      	; 0xdfa <vfprintf+0x346>
     df6:	80 e2       	ldi	r24, 0x20	; 32
     df8:	01 c0       	rjmp	.+2      	; 0xdfc <vfprintf+0x348>
     dfa:	8b e2       	ldi	r24, 0x2B	; 43
     dfc:	27 fd       	sbrc	r18, 7
     dfe:	8d e2       	ldi	r24, 0x2D	; 45
     e00:	b7 01       	movw	r22, r14
     e02:	90 e0       	ldi	r25, 0x00	; 0
     e04:	0e 94 42 07 	call	0xe84	; 0xe84 <fputc>
     e08:	a5 14       	cp	r10, r5
     e0a:	38 f4       	brcc	.+14     	; 0xe1a <vfprintf+0x366>
     e0c:	b7 01       	movw	r22, r14
     e0e:	80 e3       	ldi	r24, 0x30	; 48
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	0e 94 42 07 	call	0xe84	; 0xe84 <fputc>
     e16:	5a 94       	dec	r5
     e18:	f7 cf       	rjmp	.-18     	; 0xe08 <vfprintf+0x354>
     e1a:	aa 94       	dec	r10
     e1c:	f4 01       	movw	r30, r8
     e1e:	ea 0d       	add	r30, r10
     e20:	f1 1d       	adc	r31, r1
     e22:	80 81       	ld	r24, Z
     e24:	b7 01       	movw	r22, r14
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	0e 94 42 07 	call	0xe84	; 0xe84 <fputc>
     e2c:	a1 10       	cpse	r10, r1
     e2e:	f5 cf       	rjmp	.-22     	; 0xe1a <vfprintf+0x366>
     e30:	33 20       	and	r3, r3
     e32:	09 f4       	brne	.+2      	; 0xe36 <vfprintf+0x382>
     e34:	51 ce       	rjmp	.-862    	; 0xad8 <vfprintf+0x24>
     e36:	b7 01       	movw	r22, r14
     e38:	80 e2       	ldi	r24, 0x20	; 32
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	0e 94 42 07 	call	0xe84	; 0xe84 <fputc>
     e40:	3a 94       	dec	r3
     e42:	f6 cf       	rjmp	.-20     	; 0xe30 <vfprintf+0x37c>
     e44:	f7 01       	movw	r30, r14
     e46:	86 81       	ldd	r24, Z+6	; 0x06
     e48:	97 81       	ldd	r25, Z+7	; 0x07
     e4a:	02 c0       	rjmp	.+4      	; 0xe50 <vfprintf+0x39c>
     e4c:	8f ef       	ldi	r24, 0xFF	; 255
     e4e:	9f ef       	ldi	r25, 0xFF	; 255
     e50:	2c 96       	adiw	r28, 0x0c	; 12
     e52:	e2 e1       	ldi	r30, 0x12	; 18
     e54:	0c 94 ee 07 	jmp	0xfdc	; 0xfdc <__epilogue_restores__>

00000e58 <strnlen_P>:
     e58:	fc 01       	movw	r30, r24
     e5a:	05 90       	lpm	r0, Z+
     e5c:	61 50       	subi	r22, 0x01	; 1
     e5e:	70 40       	sbci	r23, 0x00	; 0
     e60:	01 10       	cpse	r0, r1
     e62:	d8 f7       	brcc	.-10     	; 0xe5a <strnlen_P+0x2>
     e64:	80 95       	com	r24
     e66:	90 95       	com	r25
     e68:	8e 0f       	add	r24, r30
     e6a:	9f 1f       	adc	r25, r31
     e6c:	08 95       	ret

00000e6e <strnlen>:
     e6e:	fc 01       	movw	r30, r24
     e70:	61 50       	subi	r22, 0x01	; 1
     e72:	70 40       	sbci	r23, 0x00	; 0
     e74:	01 90       	ld	r0, Z+
     e76:	01 10       	cpse	r0, r1
     e78:	d8 f7       	brcc	.-10     	; 0xe70 <strnlen+0x2>
     e7a:	80 95       	com	r24
     e7c:	90 95       	com	r25
     e7e:	8e 0f       	add	r24, r30
     e80:	9f 1f       	adc	r25, r31
     e82:	08 95       	ret

00000e84 <fputc>:
     e84:	0f 93       	push	r16
     e86:	1f 93       	push	r17
     e88:	cf 93       	push	r28
     e8a:	df 93       	push	r29
     e8c:	18 2f       	mov	r17, r24
     e8e:	09 2f       	mov	r16, r25
     e90:	eb 01       	movw	r28, r22
     e92:	8b 81       	ldd	r24, Y+3	; 0x03
     e94:	81 fd       	sbrc	r24, 1
     e96:	03 c0       	rjmp	.+6      	; 0xe9e <fputc+0x1a>
     e98:	8f ef       	ldi	r24, 0xFF	; 255
     e9a:	9f ef       	ldi	r25, 0xFF	; 255
     e9c:	20 c0       	rjmp	.+64     	; 0xede <fputc+0x5a>
     e9e:	82 ff       	sbrs	r24, 2
     ea0:	10 c0       	rjmp	.+32     	; 0xec2 <fputc+0x3e>
     ea2:	4e 81       	ldd	r20, Y+6	; 0x06
     ea4:	5f 81       	ldd	r21, Y+7	; 0x07
     ea6:	2c 81       	ldd	r18, Y+4	; 0x04
     ea8:	3d 81       	ldd	r19, Y+5	; 0x05
     eaa:	42 17       	cp	r20, r18
     eac:	53 07       	cpc	r21, r19
     eae:	7c f4       	brge	.+30     	; 0xece <fputc+0x4a>
     eb0:	e8 81       	ld	r30, Y
     eb2:	f9 81       	ldd	r31, Y+1	; 0x01
     eb4:	9f 01       	movw	r18, r30
     eb6:	2f 5f       	subi	r18, 0xFF	; 255
     eb8:	3f 4f       	sbci	r19, 0xFF	; 255
     eba:	39 83       	std	Y+1, r19	; 0x01
     ebc:	28 83       	st	Y, r18
     ebe:	10 83       	st	Z, r17
     ec0:	06 c0       	rjmp	.+12     	; 0xece <fputc+0x4a>
     ec2:	e8 85       	ldd	r30, Y+8	; 0x08
     ec4:	f9 85       	ldd	r31, Y+9	; 0x09
     ec6:	81 2f       	mov	r24, r17
     ec8:	09 95       	icall
     eca:	89 2b       	or	r24, r25
     ecc:	29 f7       	brne	.-54     	; 0xe98 <fputc+0x14>
     ece:	2e 81       	ldd	r18, Y+6	; 0x06
     ed0:	3f 81       	ldd	r19, Y+7	; 0x07
     ed2:	2f 5f       	subi	r18, 0xFF	; 255
     ed4:	3f 4f       	sbci	r19, 0xFF	; 255
     ed6:	3f 83       	std	Y+7, r19	; 0x07
     ed8:	2e 83       	std	Y+6, r18	; 0x06
     eda:	81 2f       	mov	r24, r17
     edc:	90 2f       	mov	r25, r16
     ede:	df 91       	pop	r29
     ee0:	cf 91       	pop	r28
     ee2:	1f 91       	pop	r17
     ee4:	0f 91       	pop	r16
     ee6:	08 95       	ret

00000ee8 <__ultoa_invert>:
     ee8:	fa 01       	movw	r30, r20
     eea:	aa 27       	eor	r26, r26
     eec:	28 30       	cpi	r18, 0x08	; 8
     eee:	51 f1       	breq	.+84     	; 0xf44 <__ultoa_invert+0x5c>
     ef0:	20 31       	cpi	r18, 0x10	; 16
     ef2:	81 f1       	breq	.+96     	; 0xf54 <__ultoa_invert+0x6c>
     ef4:	e8 94       	clt
     ef6:	6f 93       	push	r22
     ef8:	6e 7f       	andi	r22, 0xFE	; 254
     efa:	6e 5f       	subi	r22, 0xFE	; 254
     efc:	7f 4f       	sbci	r23, 0xFF	; 255
     efe:	8f 4f       	sbci	r24, 0xFF	; 255
     f00:	9f 4f       	sbci	r25, 0xFF	; 255
     f02:	af 4f       	sbci	r26, 0xFF	; 255
     f04:	b1 e0       	ldi	r27, 0x01	; 1
     f06:	3e d0       	rcall	.+124    	; 0xf84 <__ultoa_invert+0x9c>
     f08:	b4 e0       	ldi	r27, 0x04	; 4
     f0a:	3c d0       	rcall	.+120    	; 0xf84 <__ultoa_invert+0x9c>
     f0c:	67 0f       	add	r22, r23
     f0e:	78 1f       	adc	r23, r24
     f10:	89 1f       	adc	r24, r25
     f12:	9a 1f       	adc	r25, r26
     f14:	a1 1d       	adc	r26, r1
     f16:	68 0f       	add	r22, r24
     f18:	79 1f       	adc	r23, r25
     f1a:	8a 1f       	adc	r24, r26
     f1c:	91 1d       	adc	r25, r1
     f1e:	a1 1d       	adc	r26, r1
     f20:	6a 0f       	add	r22, r26
     f22:	71 1d       	adc	r23, r1
     f24:	81 1d       	adc	r24, r1
     f26:	91 1d       	adc	r25, r1
     f28:	a1 1d       	adc	r26, r1
     f2a:	20 d0       	rcall	.+64     	; 0xf6c <__ultoa_invert+0x84>
     f2c:	09 f4       	brne	.+2      	; 0xf30 <__ultoa_invert+0x48>
     f2e:	68 94       	set
     f30:	3f 91       	pop	r19
     f32:	2a e0       	ldi	r18, 0x0A	; 10
     f34:	26 9f       	mul	r18, r22
     f36:	11 24       	eor	r1, r1
     f38:	30 19       	sub	r19, r0
     f3a:	30 5d       	subi	r19, 0xD0	; 208
     f3c:	31 93       	st	Z+, r19
     f3e:	de f6       	brtc	.-74     	; 0xef6 <__ultoa_invert+0xe>
     f40:	cf 01       	movw	r24, r30
     f42:	08 95       	ret
     f44:	46 2f       	mov	r20, r22
     f46:	47 70       	andi	r20, 0x07	; 7
     f48:	40 5d       	subi	r20, 0xD0	; 208
     f4a:	41 93       	st	Z+, r20
     f4c:	b3 e0       	ldi	r27, 0x03	; 3
     f4e:	0f d0       	rcall	.+30     	; 0xf6e <__ultoa_invert+0x86>
     f50:	c9 f7       	brne	.-14     	; 0xf44 <__ultoa_invert+0x5c>
     f52:	f6 cf       	rjmp	.-20     	; 0xf40 <__ultoa_invert+0x58>
     f54:	46 2f       	mov	r20, r22
     f56:	4f 70       	andi	r20, 0x0F	; 15
     f58:	40 5d       	subi	r20, 0xD0	; 208
     f5a:	4a 33       	cpi	r20, 0x3A	; 58
     f5c:	18 f0       	brcs	.+6      	; 0xf64 <__ultoa_invert+0x7c>
     f5e:	49 5d       	subi	r20, 0xD9	; 217
     f60:	31 fd       	sbrc	r19, 1
     f62:	40 52       	subi	r20, 0x20	; 32
     f64:	41 93       	st	Z+, r20
     f66:	02 d0       	rcall	.+4      	; 0xf6c <__ultoa_invert+0x84>
     f68:	a9 f7       	brne	.-22     	; 0xf54 <__ultoa_invert+0x6c>
     f6a:	ea cf       	rjmp	.-44     	; 0xf40 <__ultoa_invert+0x58>
     f6c:	b4 e0       	ldi	r27, 0x04	; 4
     f6e:	a6 95       	lsr	r26
     f70:	97 95       	ror	r25
     f72:	87 95       	ror	r24
     f74:	77 95       	ror	r23
     f76:	67 95       	ror	r22
     f78:	ba 95       	dec	r27
     f7a:	c9 f7       	brne	.-14     	; 0xf6e <__ultoa_invert+0x86>
     f7c:	00 97       	sbiw	r24, 0x00	; 0
     f7e:	61 05       	cpc	r22, r1
     f80:	71 05       	cpc	r23, r1
     f82:	08 95       	ret
     f84:	9b 01       	movw	r18, r22
     f86:	ac 01       	movw	r20, r24
     f88:	0a 2e       	mov	r0, r26
     f8a:	06 94       	lsr	r0
     f8c:	57 95       	ror	r21
     f8e:	47 95       	ror	r20
     f90:	37 95       	ror	r19
     f92:	27 95       	ror	r18
     f94:	ba 95       	dec	r27
     f96:	c9 f7       	brne	.-14     	; 0xf8a <__ultoa_invert+0xa2>
     f98:	62 0f       	add	r22, r18
     f9a:	73 1f       	adc	r23, r19
     f9c:	84 1f       	adc	r24, r20
     f9e:	95 1f       	adc	r25, r21
     fa0:	a0 1d       	adc	r26, r0
     fa2:	08 95       	ret

00000fa4 <__prologue_saves__>:
     fa4:	2f 92       	push	r2
     fa6:	3f 92       	push	r3
     fa8:	4f 92       	push	r4
     faa:	5f 92       	push	r5
     fac:	6f 92       	push	r6
     fae:	7f 92       	push	r7
     fb0:	8f 92       	push	r8
     fb2:	9f 92       	push	r9
     fb4:	af 92       	push	r10
     fb6:	bf 92       	push	r11
     fb8:	cf 92       	push	r12
     fba:	df 92       	push	r13
     fbc:	ef 92       	push	r14
     fbe:	ff 92       	push	r15
     fc0:	0f 93       	push	r16
     fc2:	1f 93       	push	r17
     fc4:	cf 93       	push	r28
     fc6:	df 93       	push	r29
     fc8:	cd b7       	in	r28, 0x3d	; 61
     fca:	de b7       	in	r29, 0x3e	; 62
     fcc:	ca 1b       	sub	r28, r26
     fce:	db 0b       	sbc	r29, r27
     fd0:	0f b6       	in	r0, 0x3f	; 63
     fd2:	f8 94       	cli
     fd4:	de bf       	out	0x3e, r29	; 62
     fd6:	0f be       	out	0x3f, r0	; 63
     fd8:	cd bf       	out	0x3d, r28	; 61
     fda:	09 94       	ijmp

00000fdc <__epilogue_restores__>:
     fdc:	2a 88       	ldd	r2, Y+18	; 0x12
     fde:	39 88       	ldd	r3, Y+17	; 0x11
     fe0:	48 88       	ldd	r4, Y+16	; 0x10
     fe2:	5f 84       	ldd	r5, Y+15	; 0x0f
     fe4:	6e 84       	ldd	r6, Y+14	; 0x0e
     fe6:	7d 84       	ldd	r7, Y+13	; 0x0d
     fe8:	8c 84       	ldd	r8, Y+12	; 0x0c
     fea:	9b 84       	ldd	r9, Y+11	; 0x0b
     fec:	aa 84       	ldd	r10, Y+10	; 0x0a
     fee:	b9 84       	ldd	r11, Y+9	; 0x09
     ff0:	c8 84       	ldd	r12, Y+8	; 0x08
     ff2:	df 80       	ldd	r13, Y+7	; 0x07
     ff4:	ee 80       	ldd	r14, Y+6	; 0x06
     ff6:	fd 80       	ldd	r15, Y+5	; 0x05
     ff8:	0c 81       	ldd	r16, Y+4	; 0x04
     ffa:	1b 81       	ldd	r17, Y+3	; 0x03
     ffc:	aa 81       	ldd	r26, Y+2	; 0x02
     ffe:	b9 81       	ldd	r27, Y+1	; 0x01
    1000:	ce 0f       	add	r28, r30
    1002:	d1 1d       	adc	r29, r1
    1004:	0f b6       	in	r0, 0x3f	; 63
    1006:	f8 94       	cli
    1008:	de bf       	out	0x3e, r29	; 62
    100a:	0f be       	out	0x3f, r0	; 63
    100c:	cd bf       	out	0x3d, r28	; 61
    100e:	ed 01       	movw	r28, r26
    1010:	08 95       	ret

00001012 <_exit>:
    1012:	f8 94       	cli

00001014 <__stop_program>:
    1014:	ff cf       	rjmp	.-2      	; 0x1014 <__stop_program>
