	component avalonBus is
		port (
			clk_clk                : in  std_logic                    := 'X';             -- clk
			in_bytes_stream_ready  : out std_logic;                                       -- ready
			in_bytes_stream_valid  : in  std_logic                    := 'X';             -- valid
			in_bytes_stream_data   : in  std_logic_vector(7 downto 0) := (others => 'X'); -- data
			out_bytes_stream_ready : in  std_logic                    := 'X';             -- ready
			out_bytes_stream_valid : out std_logic;                                       -- valid
			out_bytes_stream_data  : out std_logic_vector(7 downto 0);                    -- data
			reset_reset_n          : in  std_logic                    := 'X'              -- reset_n
		);
	end component avalonBus;

