<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-2</Part>
        <TopModelName>cnn_top</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>10.071</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2439577</Best-caseLatency>
            <Average-caseLatency>2439577</Average-caseLatency>
            <Worst-caseLatency>2439577</Worst-caseLatency>
            <Best-caseRealTimeLatency>24.569 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>24.569 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>24.569 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>2439575</DataflowPipelineThroughput>
            <Interval-min>2439575</Interval-min>
            <Interval-max>2439575</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>cnn_layer.cpp:231</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>116</BRAM_18K>
            <DSP>12</DSP>
            <FF>13524</FF>
            <LUT>19564</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>cnn_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_AWUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WSTRB</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_WUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARADDR</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLEN</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARSIZE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARBURST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARLOCK</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARCACHE</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARPROT</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARQOS</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARREGION</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_ARUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RDATA</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RLAST</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_RRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BVALID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BREADY</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BRESP</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BID</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem3_BUSER</name>
            <Object>gmem3</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_AWUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WSTRB</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_WUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARADDR</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLEN</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARSIZE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARBURST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARLOCK</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARCACHE</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARPROT</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARQOS</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARREGION</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_ARUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RDATA</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RLAST</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_RRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BVALID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BREADY</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BRESP</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BID</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem4_BUSER</name>
            <Object>gmem4</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWADDR</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWLEN</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWSIZE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWBURST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWLOCK</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWCACHE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWPROT</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWQOS</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWREGION</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_AWUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WDATA</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WSTRB</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WLAST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_WUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARADDR</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARLEN</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARSIZE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARBURST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARLOCK</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARCACHE</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARPROT</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARQOS</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARREGION</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_ARUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RDATA</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RLAST</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_RRESP</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BVALID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BREADY</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BRESP</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BID</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem5_BUSER</name>
            <Object>gmem5</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWADDR</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWLEN</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWSIZE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWBURST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWLOCK</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWCACHE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWPROT</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWQOS</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWREGION</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_AWUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WDATA</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WSTRB</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WLAST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_WUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARADDR</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARLEN</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARSIZE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARBURST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARLOCK</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARCACHE</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARPROT</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARQOS</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARREGION</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_ARUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RDATA</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RLAST</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_RRESP</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BVALID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BREADY</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BRESP</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BID</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem6_BUSER</name>
            <Object>gmem6</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWADDR</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWLEN</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWSIZE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWBURST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWLOCK</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWCACHE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWPROT</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWQOS</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWREGION</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_AWUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WDATA</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WSTRB</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WLAST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_WUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARADDR</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARLEN</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARSIZE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARBURST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARLOCK</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARCACHE</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARPROT</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARQOS</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARREGION</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_ARUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RDATA</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RLAST</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_RRESP</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BVALID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BREADY</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BRESP</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BID</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem7_BUSER</name>
            <Object>gmem7</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>cnn_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>226</ID>
                </Instance>
                <Instance>
                    <InstName>read_input_top_U0</InstName>
                    <ModuleName>read_input_top</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>233</ID>
                    <BindInstances>i_fu_134_p2 icmp_ln184_fu_140_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>compute_4_U0</InstName>
                    <ModuleName>compute_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>242</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_params_func_2_fu_138</InstName>
                            <ModuleName>load_params_func_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>138</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4_fu_90</InstName>
                                    <ModuleName>load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>icmp_ln26_fu_272_p2 add_ln26_1_fu_278_p2 add_ln26_fu_299_p2 icmp_ln30_fu_305_p2 select_ln26_fu_310_p3 xor_ln26_fu_318_p2 icmp_ln31_fu_324_p2 and_ln26_fu_330_p2 select_ln26_1_fu_336_p3 add_ln30_fu_344_p2 empty_fu_350_p2 n_mid2_fu_356_p3 select_ln30_fu_365_p3 add_ln31_fu_398_p2 add_ln30_1_fu_404_p2 select_ln30_1_fu_409_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_load_params_func_2_Pipeline_VITIS_LOOP_40_5_fu_115</InstName>
                                    <ModuleName>load_params_func_2_Pipeline_VITIS_LOOP_40_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>115</ID>
                                    <BindInstances>icmp_ln40_fu_88_p2 add_ln40_fu_94_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_prepare_input_buf_func_2_fu_170</InstName>
                            <ModuleName>prepare_input_buf_func_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>170</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_34</InstName>
                                    <ModuleName>prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>34</ID>
                                    <BindInstances>icmp_ln51_fu_239_p2 add_ln51_1_fu_245_p2 add_ln51_fu_257_p2 icmp_ln52_fu_263_p2 select_ln51_fu_269_p3 select_ln51_1_fu_277_p3 mul_5ns_7ns_11_1_1_U37 urem_5ns_3ns_2_9_1_U34 mul_5ns_7ns_11_1_1_U36 urem_5ns_3ns_2_9_1_U35 add_ln52_fu_291_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_fu_56</InstName>
                                    <ModuleName>prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>56</ID>
                                    <BindInstances>icmp_ln59_fu_253_p2 add_ln59_fu_259_p2 icmp_ln61_fu_271_p2 select_ln59_fu_277_p3 p_mid1_fu_285_p2 empty_fu_291_p2 select_ln59_1_fu_297_p3 select_ln59_2_fu_305_p3 mul_5ns_7ns_11_1_1_U49 urem_5ns_3ns_2_9_1_U50 indvars_iv_next_fu_349_p2 mul_5ns_7ns_11_1_1_U52 urem_5ns_3ns_2_9_1_U51</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_convolution_func_2_fu_194</InstName>
                            <ModuleName>convolution_func_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>194</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_convolution_func_2_Pipeline_VITIS_LOOP_81_3_fu_254</InstName>
                                    <ModuleName>convolution_func_2_Pipeline_VITIS_LOOP_81_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>254</ID>
                                    <BindInstances>icmp_ln81_fu_1172_p2 add_ln89_fu_1178_p2 add_ln81_fu_1187_p2 icmp_ln81_1_fu_1193_p2 select_ln81_fu_1199_p3 mul_4ns_6ns_9_1_1_U82 add_ln90_1_fu_1248_p2 add_ln90_2_fu_1266_p2 add_ln90_3_fu_1284_p2 sparsemux_7_2_16_1_1_U73 sparsemux_7_2_16_1_1_U74 sparsemux_7_2_16_1_1_U75 sparsemux_7_2_16_1_1_U85 mul_5ns_7ns_11_1_1_U83 add_ln90_4_fu_1325_p2 add_ln90_12_fu_1343_p2 add_ln90_13_fu_1361_p2 sparsemux_7_2_16_1_1_U76 sparsemux_7_2_16_1_1_U77 sparsemux_7_2_16_1_1_U78 sparsemux_7_2_16_1_1_U86 add_ln89_1_fu_1379_p2 mul_5ns_7ns_11_1_1_U84 add_ln90_14_fu_1408_p2 add_ln90_15_fu_1426_p2 add_ln90_16_fu_1444_p2 sparsemux_7_2_16_1_1_U79 sparsemux_7_2_16_1_1_U80 sparsemux_7_2_16_1_1_U81 sparsemux_7_2_16_1_1_U87 sparsemux_7_2_16_1_1_U73 sparsemux_7_2_16_1_1_U74 sparsemux_7_2_16_1_1_U75 sparsemux_7_2_16_1_1_U88 sparsemux_7_2_16_1_1_U76 sparsemux_7_2_16_1_1_U77 sparsemux_7_2_16_1_1_U78 sparsemux_7_2_16_1_1_U89 sparsemux_7_2_16_1_1_U79 sparsemux_7_2_16_1_1_U80 sparsemux_7_2_16_1_1_U81 sparsemux_7_2_16_1_1_U90 sparsemux_7_2_16_1_1_U73 sparsemux_7_2_16_1_1_U74 sparsemux_7_2_16_1_1_U75 sparsemux_7_2_16_1_1_U91 sparsemux_7_2_16_1_1_U76 sparsemux_7_2_16_1_1_U77 sparsemux_7_2_16_1_1_U78 sparsemux_7_2_16_1_1_U92 sparsemux_7_2_16_1_1_U79 sparsemux_7_2_16_1_1_U80 sparsemux_7_2_16_1_1_U81 sparsemux_7_2_16_1_1_U93 mac_muladd_16s_16s_28ns_28_4_1_U100 mul_16s_16s_28_1_1_U94 mac_muladd_16s_16s_28s_28_4_1_U97 mac_muladd_16s_16s_28ns_28_4_1_U102 mac_muladd_16s_16s_28ns_28_4_1_U101 mul_16s_16s_28_1_1_U95 mac_muladd_16s_16s_28s_28_4_1_U98 mul_16s_16s_28_1_1_U96 mac_muladd_16s_16s_28s_28_4_1_U99 mac_muladd_16s_16s_28ns_28_4_1_U102 mac_muladd_16s_16s_28s_28_4_1_U98 mac_muladd_16s_16s_28ns_28_4_1_U101 mac_muladd_16s_16s_28s_28_4_1_U99 mac_muladd_16s_16s_28s_28_4_1_U97 mac_muladd_16s_16s_28ns_28_4_1_U100 add_ln90_11_fu_1678_p2 icmp_ln95_fu_1711_p2 select_ln95_fu_1717_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln77_fu_303_p2 add_ln77_fu_309_p2 mul_4ns_6ns_9_1_1_U137 urem_4ns_3ns_2_8_seq_1_U136 am_addmul_4ns_2ns_6ns_11_4_1_U139 am_addmul_4ns_2ns_6ns_11_4_1_U139 am_addmul_4ns_2ns_6ns_11_4_1_U139 empty_61_fu_385_p2 mul_5ns_7ns_11_1_1_U138 sub_ln90_fu_444_p2 sub_ln90_1_fu_477_p2 sub_ln90_2_fu_509_p2 icmp_ln79_fu_516_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_output_func_2_fu_218</InstName>
                            <ModuleName>write_output_func_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>218</ID>
                            <BindInstances>icmp_ln103_fu_124_p2 add_ln103_1_fu_130_p2 add_ln103_fu_153_p2 icmp_ln105_fu_159_p2 select_ln103_fu_165_p3 xor_ln103_fu_173_p2 icmp_ln106_fu_179_p2 and_ln103_fu_185_p2 select_ln103_1_fu_191_p3 add_ln105_fu_199_p2 empty_fu_205_p2 oc_mid2_fu_211_p3 select_ln105_fu_219_p3 add_ln106_fu_254_p2 add_ln105_1_fu_260_p2 select_ln105_1_fu_266_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>input_buf_U input_buf_1_U input_buf_2_U input_buf_3_U input_buf_4_U input_buf_5_U input_buf_6_U input_buf_7_U input_buf_8_U output_buf_U local_weights_U local_weights_1_U local_weights_2_U local_weights_3_U local_weights_4_U local_weights_5_U local_weights_6_U local_weights_7_U local_weights_8_U local_bias_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>compute_3_U0</InstName>
                    <ModuleName>compute_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>254</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_params_func_1_fu_74</InstName>
                            <ModuleName>load_params_func_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI_fu_74</InstName>
                                    <ModuleName>load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>74</ID>
                                    <BindInstances>icmp_ln26_fu_172_p2 add_ln26_2_fu_178_p2 add_ln26_fu_281_p2 icmp_ln28_fu_196_p2 select_ln26_fu_287_p3 xor_ln26_fu_202_p2 icmp_ln31_fu_294_p2 icmp_ln30_fu_208_p2 and_ln26_1_fu_214_p2 select_ln26_2_fu_300_p3 add_ln28_fu_307_p2 empty_fu_220_p2 m_mid26_fu_313_p3 exitcond_flatten_not_fu_320_p2 not_exitcond_flatten_mid234_fu_325_p2 and_ln26_fu_330_p2 icmp_ln31_mid211_fu_335_p2 select_ln28_fu_341_p3 add_ln30_fu_348_p2 empty_56_fu_354_p2 empty_57_fu_359_p2 n_mid2_fu_364_p3 select_ln30_fu_372_p3 add_ln31_fu_426_p2 add_ln30_2_fu_226_p2 select_ln30_2_fu_232_p3 add_ln28_1_fu_240_p2 select_ln28_1_fu_246_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_load_params_func_1_Pipeline_VITIS_LOOP_40_5_fu_83</InstName>
                                    <ModuleName>load_params_func_1_Pipeline_VITIS_LOOP_40_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>83</ID>
                                    <BindInstances>icmp_ln40_fu_88_p2 add_ln40_fu_94_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_prepare_input_buf_func_1_fu_90</InstName>
                            <ModuleName>prepare_input_buf_func_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>90</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s_fu_18</InstName>
                                    <ModuleName>prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>18</ID>
                                    <BindInstances>icmp_ln49_fu_118_p2 add_ln49_1_fu_124_p2 add_ln49_fu_172_p2 icmp_ln51_fu_133_p2 select_ln49_fu_178_p3 xor_ln49_fu_185_p2 icmp_ln52_fu_190_p2 and_ln49_fu_196_p2 select_ln49_1_fu_202_p3 add_ln51_fu_209_p2 empty_fu_215_p2 j_2_mid2_fu_220_p3 select_ln51_fu_228_p3 add_ln52_fu_278_p2 add_ln51_2_fu_139_p2 select_ln51_2_fu_145_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s_fu_24</InstName>
                                    <ModuleName>prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>24</ID>
                                    <BindInstances>icmp_ln59_fu_134_p2 add_ln59_fu_140_p2 icmp_ln61_fu_163_p2 select_ln59_fu_169_p3 p_mid1_fu_177_p2 empty_fu_183_p2 select_ln59_3_fu_189_p3 indvars_iv_next223_fu_197_p2 select_ln59_4_fu_203_p3 xor_ln59_fu_211_p2 icmp_ln62_fu_217_p2 and_ln59_fu_223_p2 select_ln59_5_fu_229_p3 indvars_iv_next2_dup_fu_237_p2 or_ln61_fu_243_p2 select_ln61_fu_249_p3 indvars_iv_next2_mid1_fu_257_p2 select_ln61_1_fu_263_p3 select_ln61_2_fu_271_p3 add_ln62_fu_321_p2 add_ln61_fu_327_p2 select_ln61_3_fu_333_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_convolution_func_1_fu_98</InstName>
                            <ModuleName>convolution_func_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>98</ID>
                            <BindInstances>icmp_ln77_fu_278_p2 add_ln77_1_fu_284_p2 add_ln77_fu_502_p2 icmp_ln79_fu_290_p2 select_ln77_fu_508_p3 first_iter_451_fu_515_p2 or_ln77_fu_939_p2 first_iter_354_fu_521_p2 or_ln77_1_fu_943_p2 first_iter_256_fu_527_p2 or_ln77_2_fu_947_p2 first_iter_158_fu_533_p2 or_ln77_3_fu_951_p2 xor_ln77_fu_296_p2 icmp_ln87_fu_539_p2 and_ln77_fu_545_p2 icmp_ln86_fu_369_p2 and_ln77_1_fu_375_p2 icmp_ln84_fu_380_p2 icmp_ln81_fu_302_p2 and_ln77_3_fu_308_p2 select_ln77_1_fu_550_p3 add_ln79_fu_557_p2 empty_fu_314_p2 j_mid268_fu_563_p3 sum_9_mid279_fu_955_p3 first_iter_4_mid1_fu_962_p2 first_iter_4_mid2_fu_967_p3 first_iter_3_mid281_fu_974_p2 first_iter_2_mid285_fu_979_p2 first_iter_1_mid289_fu_984_p2 exitcond_flatten62_not9_fu_386_p2 not_exitcond_flatten62_mid21508_fu_391_p2 icmp_ln87_mid291_fu_570_p2 exitcond_flatten_mid295_fu_396_p2 and_ln77_2_fu_402_p2 exitcond_flatten33_mid299_fu_407_p2 select_ln79_fu_575_p3 add_ln81_fu_582_p2 empty_63_fu_413_p2 empty_64_fu_418_p2 ic_mid239_fu_588_p3 sum_9_mid247_fu_989_p3 first_iter_3_mid1_fu_996_p2 first_iter_3_mid2_fu_1001_p3 first_iter_2_mid249_fu_1008_p2 first_iter_1_mid253_fu_1013_p2 not_exitcond_flatten33_mid299_fu_423_p2 exitcond_flatten_mid259_fu_429_p2 select_ln81_fu_595_p3 add_ln84_fu_602_p2 empty_65_fu_435_p2 empty_66_fu_441_p2 m_mid222_fu_608_p3 first_iter_2_mid1_fu_1018_p2 first_iter_2_mid2_fu_1023_p3 first_iter_1_mid228_fu_1030_p2 exitcond_flatten_mid295_not_fu_615_p2 not_exitcond_flatten_mid259_fu_620_p2 icmp_ln87_mid255_fu_625_p2 icmp_ln87_mid230_fu_630_p2 select_ln84_fu_636_p3 add_ln86_fu_643_p2 empty_67_fu_649_p2 empty_68_fu_653_p2 empty_69_fu_659_p2 n_mid2_fu_664_p3 first_iter_1_mid1_fu_1035_p2 first_iter_1_mid2_fu_1040_p3 select_ln86_fu_672_p3 icmp_ln87_1_fu_1055_p2 xor_ln87_fu_1060_p2 or_ln87_fu_1066_p2 xor_ln87_1_fu_1072_p2 or_ln87_1_fu_1078_p2 xor_ln87_2_fu_1084_p2 or_ln87_2_fu_1090_p2 select_ln79_1_fu_1100_p3 select_ln79_2_fu_1108_p3 add_ln90_fu_770_p2 add_ln90_3_fu_900_p2 mac_muladd_16s_16s_32ns_32_4_1_U190 mac_muladd_16s_16s_32ns_32_4_1_U190 add_ln87_fu_786_p2 icmp_ln87_2_fu_792_p2 icmp_ln86_1_fu_798_p2 icmp_ln84_1_fu_804_p2 icmp_ln95_fu_1152_p2 select_ln95_fu_1158_p3 add_ln86_1_fu_446_p2 select_ln86_1_fu_452_p3 add_ln84_1_fu_460_p2 select_ln84_1_fu_466_p3 add_ln81_1_fu_320_p2 select_ln81_1_fu_326_p3 add_ln79_1_fu_334_p2 select_ln79_3_fu_340_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_output_func_1_fu_106</InstName>
                            <ModuleName>write_output_func_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>106</ID>
                            <BindInstances>icmp_ln103_fu_124_p2 add_ln103_2_fu_130_p2 add_ln103_fu_153_p2 icmp_ln105_fu_159_p2 select_ln103_fu_165_p3 xor_ln103_fu_173_p2 icmp_ln106_fu_179_p2 and_ln103_fu_185_p2 select_ln103_2_fu_191_p3 add_ln105_fu_199_p2 empty_fu_205_p2 oc_mid2_fu_211_p3 select_ln105_fu_219_p3 add_ln106_fu_254_p2 add_ln105_2_fu_260_p2 select_ln105_2_fu_266_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>input_buf_U output_buf_U local_weights_U local_bias_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>compute_1_U0</InstName>
                    <ModuleName>compute_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>266</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_input_func_1_fu_24</InstName>
                            <ModuleName>read_input_func_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>24</ID>
                            <BindInstances>icmp_ln143_fu_124_p2 add_ln143_1_fu_130_p2 add_ln143_fu_153_p2 icmp_ln145_fu_159_p2 select_ln143_fu_165_p3 xor_ln143_fu_173_p2 icmp_ln146_fu_179_p2 and_ln143_fu_185_p2 select_ln143_1_fu_191_p3 add_ln145_fu_199_p2 empty_fu_205_p2 c_mid2_fu_211_p3 select_ln145_fu_219_p3 add_ln146_fu_254_p2 add_ln145_1_fu_260_p2 select_ln145_1_fu_266_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pooling_func_1_fu_32</InstName>
                            <ModuleName>pooling_func_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32</ID>
                            <BindInstances>icmp_ln155_fu_154_p2 add_ln155_1_fu_160_p2 add_ln155_fu_183_p2 icmp_ln157_fu_189_p2 select_ln155_fu_195_p3 xor_ln155_fu_203_p2 icmp_ln158_fu_209_p2 and_ln155_fu_215_p2 select_ln155_1_fu_221_p3 add_ln157_fu_229_p2 empty_fu_235_p2 c_mid2_fu_241_p3 select_ln157_fu_249_p3 icmp_ln164_fu_379_p2 max_val_fu_385_p3 icmp_ln164_1_fu_393_p2 max_val_3_fu_398_p3 icmp_ln164_2_fu_405_p2 max_val_4_fu_411_p3 add_ln158_fu_307_p2 add_ln157_1_fu_313_p2 select_ln157_1_fu_319_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>input_buf_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>compute_2_U0</InstName>
                    <ModuleName>compute_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>272</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_params_func_fu_74</InstName>
                            <ModuleName>load_params_func</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s_fu_74</InstName>
                                    <ModuleName>load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>74</ID>
                                    <BindInstances>icmp_ln26_fu_172_p2 add_ln26_1_fu_178_p2 add_ln26_fu_281_p2 icmp_ln28_fu_196_p2 select_ln26_fu_287_p3 xor_ln26_fu_202_p2 icmp_ln31_fu_294_p2 icmp_ln30_fu_208_p2 and_ln26_1_fu_214_p2 select_ln26_1_fu_300_p3 add_ln28_fu_307_p2 empty_fu_220_p2 m_mid26_fu_313_p3 exitcond_flatten_not_fu_320_p2 not_exitcond_flatten_mid234_fu_325_p2 and_ln26_fu_330_p2 icmp_ln31_mid211_fu_335_p2 select_ln28_fu_341_p3 add_ln30_fu_348_p2 empty_51_fu_354_p2 empty_52_fu_359_p2 n_mid2_fu_364_p3 select_ln30_fu_372_p3 add_ln31_fu_426_p2 add_ln30_1_fu_226_p2 select_ln30_1_fu_232_p3 add_ln28_1_fu_240_p2 select_ln28_1_fu_246_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_load_params_func_Pipeline_VITIS_LOOP_40_5_fu_83</InstName>
                                    <ModuleName>load_params_func_Pipeline_VITIS_LOOP_40_5</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>83</ID>
                                    <BindInstances>icmp_ln40_fu_88_p2 add_ln40_fu_94_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_prepare_input_buf_func_fu_90</InstName>
                            <ModuleName>prepare_input_buf_func</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>90</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3_fu_18</InstName>
                                    <ModuleName>prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>18</ID>
                                    <BindInstances>icmp_ln49_fu_118_p2 add_ln49_1_fu_124_p2 add_ln49_fu_147_p2 icmp_ln51_fu_153_p2 select_ln49_fu_159_p3 xor_ln49_fu_167_p2 icmp_ln52_fu_173_p2 and_ln49_fu_179_p2 select_ln49_1_fu_185_p3 add_ln51_fu_193_p2 empty_fu_199_p2 j_1_mid2_fu_205_p3 select_ln51_fu_213_p3 add_ln52_fu_263_p2 add_ln51_1_fu_269_p2 select_ln51_1_fu_275_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6_fu_24</InstName>
                                    <ModuleName>prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>24</ID>
                                    <BindInstances>icmp_ln59_fu_134_p2 add_ln59_fu_140_p2 icmp_ln61_fu_163_p2 select_ln59_fu_169_p3 p_mid1_fu_177_p2 empty_fu_183_p2 select_ln59_1_fu_189_p3 indvars_iv_next223_fu_197_p2 select_ln59_2_fu_203_p3 xor_ln59_fu_211_p2 icmp_ln62_fu_217_p2 and_ln59_fu_223_p2 select_ln59_3_fu_229_p3 indvars_iv_next2_dup_fu_237_p2 or_ln61_fu_243_p2 select_ln61_fu_249_p3 indvars_iv_next2_mid1_fu_257_p2 select_ln61_1_fu_263_p3 select_ln61_2_fu_271_p3 add_ln62_fu_321_p2 add_ln61_fu_327_p2 select_ln61_3_fu_333_p3</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>grp_convolution_func_fu_98</InstName>
                            <ModuleName>convolution_func</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>98</ID>
                            <BindInstances>icmp_ln77_fu_274_p2 add_ln77_2_fu_280_p2 add_ln77_fu_498_p2 icmp_ln79_fu_286_p2 select_ln77_fu_504_p3 first_iter_451_fu_511_p2 or_ln77_fu_935_p2 first_iter_354_fu_517_p2 or_ln77_4_fu_939_p2 first_iter_256_fu_523_p2 or_ln77_5_fu_943_p2 first_iter_158_fu_529_p2 or_ln77_6_fu_947_p2 xor_ln77_fu_292_p2 icmp_ln87_fu_535_p2 and_ln77_fu_541_p2 icmp_ln86_fu_365_p2 and_ln77_4_fu_371_p2 icmp_ln84_fu_376_p2 icmp_ln81_fu_298_p2 and_ln77_6_fu_304_p2 select_ln77_2_fu_546_p3 add_ln79_fu_553_p2 empty_fu_310_p2 j_mid268_fu_559_p3 sum_4_mid279_fu_951_p3 first_iter_4_mid1_fu_958_p2 first_iter_4_mid2_fu_963_p3 first_iter_3_mid281_fu_970_p2 first_iter_2_mid285_fu_975_p2 first_iter_1_mid289_fu_980_p2 exitcond_flatten62_not9_fu_382_p2 not_exitcond_flatten62_mid21508_fu_387_p2 icmp_ln87_mid291_fu_566_p2 exitcond_flatten_mid295_fu_392_p2 and_ln77_5_fu_398_p2 exitcond_flatten33_mid299_fu_403_p2 select_ln79_fu_571_p3 add_ln81_fu_578_p2 empty_71_fu_409_p2 empty_72_fu_414_p2 ic_mid239_fu_584_p3 sum_4_mid247_fu_985_p3 first_iter_3_mid1_fu_992_p2 first_iter_3_mid2_fu_997_p3 first_iter_2_mid249_fu_1004_p2 first_iter_1_mid253_fu_1009_p2 not_exitcond_flatten33_mid299_fu_419_p2 exitcond_flatten_mid259_fu_425_p2 select_ln81_fu_591_p3 add_ln84_fu_598_p2 empty_73_fu_431_p2 empty_74_fu_437_p2 m_mid222_fu_604_p3 first_iter_2_mid1_fu_1014_p2 first_iter_2_mid2_fu_1019_p3 first_iter_1_mid228_fu_1026_p2 exitcond_flatten_mid295_not_fu_611_p2 not_exitcond_flatten_mid259_fu_616_p2 icmp_ln87_mid255_fu_621_p2 icmp_ln87_mid230_fu_626_p2 select_ln84_fu_632_p3 add_ln86_fu_639_p2 empty_75_fu_645_p2 empty_76_fu_649_p2 empty_77_fu_655_p2 n_mid2_fu_660_p3 first_iter_1_mid1_fu_1031_p2 first_iter_1_mid2_fu_1036_p3 select_ln86_fu_668_p3 icmp_ln87_3_fu_1051_p2 xor_ln87_fu_1056_p2 or_ln87_fu_1062_p2 xor_ln87_3_fu_1068_p2 or_ln87_3_fu_1074_p2 xor_ln87_4_fu_1080_p2 or_ln87_4_fu_1086_p2 select_ln79_4_fu_1096_p3 select_ln79_5_fu_1104_p3 add_ln90_fu_766_p2 add_ln90_1_fu_896_p2 mac_muladd_16s_16s_32ns_32_4_1_U232 mac_muladd_16s_16s_32ns_32_4_1_U232 add_ln87_fu_782_p2 icmp_ln87_4_fu_788_p2 icmp_ln86_2_fu_794_p2 icmp_ln84_2_fu_800_p2 icmp_ln95_fu_1148_p2 select_ln95_fu_1154_p3 add_ln86_2_fu_442_p2 select_ln86_2_fu_448_p3 add_ln84_2_fu_456_p2 select_ln84_2_fu_462_p3 add_ln81_2_fu_316_p2 select_ln81_2_fu_322_p3 add_ln79_2_fu_330_p2 select_ln79_6_fu_336_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_write_output_func_fu_106</InstName>
                            <ModuleName>write_output_func</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>106</ID>
                            <BindInstances>icmp_ln103_fu_124_p2 add_ln103_3_fu_130_p2 add_ln103_fu_153_p2 icmp_ln105_fu_159_p2 select_ln103_fu_165_p3 xor_ln103_fu_173_p2 icmp_ln106_fu_179_p2 and_ln103_fu_185_p2 select_ln103_3_fu_191_p3 add_ln105_fu_199_p2 empty_fu_205_p2 oc_mid2_fu_211_p3 select_ln105_fu_219_p3 add_ln106_fu_254_p2 add_ln105_3_fu_260_p2 select_ln105_3_fu_266_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>input_buf_U output_buf_U local_weights_U local_bias_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>compute_U0</InstName>
                    <ModuleName>compute</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>284</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_read_input_func_fu_24</InstName>
                            <ModuleName>read_input_func</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>24</ID>
                            <BindInstances>icmp_ln143_fu_124_p2 add_ln143_2_fu_130_p2 add_ln143_fu_153_p2 icmp_ln145_fu_159_p2 select_ln143_fu_165_p3 xor_ln143_fu_173_p2 icmp_ln146_fu_179_p2 and_ln143_fu_185_p2 select_ln143_2_fu_191_p3 add_ln145_fu_199_p2 empty_fu_205_p2 c_mid2_fu_211_p3 select_ln145_fu_219_p3 add_ln146_fu_254_p2 add_ln145_2_fu_260_p2 select_ln145_2_fu_266_p3</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_pooling_func_fu_32</InstName>
                            <ModuleName>pooling_func</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>32</ID>
                            <BindInstances>icmp_ln155_fu_154_p2 add_ln155_2_fu_160_p2 add_ln155_fu_183_p2 icmp_ln157_fu_189_p2 select_ln155_fu_195_p3 xor_ln155_fu_203_p2 icmp_ln158_fu_209_p2 and_ln155_fu_215_p2 select_ln155_2_fu_221_p3 add_ln157_fu_229_p2 empty_fu_235_p2 c_mid2_fu_241_p3 select_ln157_fu_249_p3 icmp_ln164_fu_379_p2 max_val_fu_385_p3 icmp_ln164_1_fu_393_p2 max_val_8_fu_398_p3 icmp_ln164_2_fu_405_p2 max_val_9_fu_411_p3 add_ln158_fu_307_p2 add_ln157_2_fu_313_p2 select_ln157_2_fu_319_p3</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>input_buf_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_entry_gmem1_wr_proc_U0</InstName>
                    <ModuleName>Block_entry_gmem1_wr_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>290</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_write_output_top_fu_83</InstName>
                            <ModuleName>write_output_top</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>83</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_write_output_top_Pipeline_VITIS_LOOP_192_1_fu_60</InstName>
                                    <ModuleName>write_output_top_Pipeline_VITIS_LOOP_192_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>60</ID>
                                    <BindInstances>icmp_ln192_fu_92_p2 add_ln192_fu_98_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>output_r_c_U input_s_U conv1_out_U conv2_out_U pool1_out_U conv3_out_U output_s_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U gmem3_m_axi_U gmem4_m_axi_U gmem5_m_axi_U gmem6_m_axi_U gmem7_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.240</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>28</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_input_top</Name>
            <Loops>
                <VITIS_LOOP_184_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1032</Best-caseLatency>
                    <Average-caseLatency>1032</Average-caseLatency>
                    <Worst-caseLatency>1032</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.320 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.320 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1024</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_184_1>
                        <Name>VITIS_LOOP_184_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1030</Latency>
                        <AbsoluteTimeLatency>10.300 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_184_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:182</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_184_1>
                            <Name>VITIS_LOOP_184_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:184</SourceLocation>
                        </VITIS_LOOP_184_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>69</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_184_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_134_p2" SOURCE="cnn_layer.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_184_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln184_fu_140_p2" SOURCE="cnn_layer.cpp:184" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln184" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_params_func_2_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4</Name>
            <Loops>
                <VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>866</Best-caseLatency>
                    <Average-caseLatency>866</Average-caseLatency>
                    <Worst-caseLatency>866</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>865</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                        <Name>VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>288</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>864</Latency>
                        <AbsoluteTimeLatency>8.640 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                            <Name>VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:30</SourceLocation>
                        </VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>56</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>163</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_272_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_278_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_299_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_fu_305_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_310_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln26_fu_318_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_324_p2" SOURCE="cnn_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_fu_330_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_1_fu_336_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_344_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_350_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="n_mid2_fu_356_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="n_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln30_fu_365_p3" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_398_p2" SOURCE="cnn_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_404_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln30_1_fu_409_p3" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln30_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_params_func_2_Pipeline_VITIS_LOOP_40_5</Name>
            <Loops>
                <VITIS_LOOP_40_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_5>
                        <Name>VITIS_LOOP_40_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_40_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_5>
                            <Name>VITIS_LOOP_40_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:40</SourceLocation>
                        </VITIS_LOOP_40_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_88_p2" SOURCE="cnn_layer.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_94_p2" SOURCE="cnn_layer.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_params_func_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>983</Best-caseLatency>
                    <Average-caseLatency>983</Average-caseLatency>
                    <Worst-caseLatency>983</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.830 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.830 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.830 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>983</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>607</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>prepare_input_buf_func_2_Pipeline_VITIS_LOOP_51_2_VITIS_LOOP_52_3</Name>
            <Loops>
                <VITIS_LOOP_51_2_VITIS_LOOP_52_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1303</Best-caseLatency>
                    <Average-caseLatency>1303</Average-caseLatency>
                    <Worst-caseLatency>1303</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.030 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.030 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.030 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1300</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                        <Name>VITIS_LOOP_51_2_VITIS_LOOP_52_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>324</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>1301</Latency>
                        <AbsoluteTimeLatency>13.010 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                            <Name>VITIS_LOOP_51_2_VITIS_LOOP_52_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:51</SourceLocation>
                        </VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>319</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>387</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_239_p2" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_245_p2" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_257_p2" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_263_p2" SOURCE="cnn_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_269_p3" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_1_fu_277_p3" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U37" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U34" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U36" SOURCE="cnn_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U35" SOURCE="cnn_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_291_p2" SOURCE="cnn_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_input_buf_func_2_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5</Name>
            <Loops>
                <VITIS_LOOP_59_4_VITIS_LOOP_61_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_4_VITIS_LOOP_61_5>
                        <Name>VITIS_LOOP_59_4_VITIS_LOOP_61_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_59_4_VITIS_LOOP_61_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:61</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_59_4_VITIS_LOOP_61_5>
                            <Name>VITIS_LOOP_59_4_VITIS_LOOP_61_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:59</SourceLocation>
                        </VITIS_LOOP_59_4_VITIS_LOOP_61_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>316</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>361</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_253_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_259_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_271_p2" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_277_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_285_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_291_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_297_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_2_fu_305_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U49" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U50" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next_fu_349_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U52" SOURCE="cnn_layer.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto" LATENCY="8" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5" OPTYPE="urem" PRAGMA="" RTLNAME="urem_5ns_3ns_2_9_1_U51" SOURCE="cnn_layer.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln64" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_input_buf_func_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1571</Best-caseLatency>
                    <Average-caseLatency>1571</Average-caseLatency>
                    <Worst-caseLatency>1571</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.710 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.710 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.710 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1571</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:68</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>641</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1237</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_func_2_Pipeline_VITIS_LOOP_81_3</Name>
            <Loops>
                <VITIS_LOOP_81_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.189</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>25</Best-caseLatency>
                    <Average-caseLatency>25</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.250 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_3>
                        <Name>VITIS_LOOP_81_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>23</Latency>
                        <AbsoluteTimeLatency>0.230 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_81_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:81</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_81_3>
                            <Name>VITIS_LOOP_81_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:89</SourceLocation>
                        </VITIS_LOOP_81_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>9</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>636</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>932</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_1172_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_fu_1178_p2" SOURCE="cnn_layer.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_1187_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_1_fu_1193_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_1199_p3" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U82" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_1248_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_2_fu_1266_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_1284_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U73" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U74" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U75" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U85" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U83" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_4_fu_1325_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_12_fu_1343_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_13_fu_1361_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U76" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U77" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U78" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U86" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_1379_p2" SOURCE="cnn_layer.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U84" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_14_fu_1408_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_15_fu_1426_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_16_fu_1444_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U79" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U80" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U81" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_s" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U87" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U73" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U74" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U75" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U88" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U76" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U77" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U78" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U89" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U79" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U80" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U81" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U90" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U73" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U74" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U75" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U91" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U76" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U77" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U78" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U92" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U79" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U80" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U81" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="onehotencoding_realdef" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_7_2_16_1_1_U93" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U100" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U94" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U97" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U102" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U101" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U95" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U98" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_16s_28_1_1_U96" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U99" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U102" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U98" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U101" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U99" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28s_28_4_1_U97" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_28ns_28_4_1_U100" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_11_fu_1678_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln95_fu_1711_p2" SOURCE="cnn_layer.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_81_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln95_fu_1717_p3" SOURCE="cnn_layer.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln95" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convolution_func_2</Name>
            <Loops>
                <VITIS_LOOP_77_1>
                    <VITIS_LOOP_79_2/>
                </VITIS_LOOP_77_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.189</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17473</Best-caseLatency>
                    <Average-caseLatency>17473</Average-caseLatency>
                    <Worst-caseLatency>17473</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.175 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17473</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_77_1>
                        <Name>VITIS_LOOP_77_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>17472</Latency>
                        <AbsoluteTimeLatency>0.175 ms</AbsoluteTimeLatency>
                        <IterationLatency>546</IterationLatency>
                        <PipelineDepth>546</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <VITIS_LOOP_79_2>
                            <Name>VITIS_LOOP_79_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>16</TripCount>
                            <isPerfectNested>1</isPerfectNested>
                            <Latency>543</Latency>
                            <AbsoluteTimeLatency>5.430 us</AbsoluteTimeLatency>
                            <IterationLatency>34</IterationLatency>
                            <PipelineDepth>34</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList>
                                <Instance>grp_convolution_func_2_Pipeline_VITIS_LOOP_81_3_fu_254</Instance>
                            </InstanceList>
                        </VITIS_LOOP_79_2>
                    </VITIS_LOOP_77_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_77_1>
                            <Name>VITIS_LOOP_77_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:77</SourceLocation>
                            <VITIS_LOOP_79_2>
                                <Name>VITIS_LOOP_79_2</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>cnn_layer.cpp:79</SourceLocation>
                            </VITIS_LOOP_79_2>
                        </VITIS_LOOP_77_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>911</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1129</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_303_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_309_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U137" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op urem" DSP="0" ID="" IMPL="auto_seq" LATENCY="7" LOOP="VITIS_LOOP_79_2" OPTYPE="urem" PRAGMA="" RTLNAME="urem_4ns_3ns_2_8_seq_1_U136" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="urem_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="am_addmul_4ns_2ns_6ns_11_4_1_U139" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op zext" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_79_2" OPTYPE="zext" PRAGMA="" RTLNAME="am_addmul_4ns_2ns_6ns_11_4_1_U139" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="zext_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_79_2" OPTYPE="mul" PRAGMA="" RTLNAME="am_addmul_4ns_2ns_6ns_11_4_1_U139" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_385_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_7ns_11_1_1_U138" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_fu_444_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_1_fu_477_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln90_2_fu_509_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln90_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_79_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_516_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_output_func_2</Name>
            <Loops>
                <VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.226</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24578</Best-caseLatency>
                    <Average-caseLatency>24578</Average-caseLatency>
                    <Worst-caseLatency>24578</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24577</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                        <Name>VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>24576</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:106</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                            <Name>VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:103</SourceLocation>
                        </VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>203</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_124_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_130_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_153_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_159_p2" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_165_p3" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_fu_173_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_fu_179_p2" SOURCE="cnn_layer.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_fu_185_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_1_fu_191_p3" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_199_p2" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_205_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="oc_mid2_fu_211_p3" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="oc_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_fu_219_p3" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_254_p2" SOURCE="cnn_layer.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_260_p2" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_1_fu_266_p3" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.055</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43627</Best-caseLatency>
                    <Average-caseLatency>43627</Average-caseLatency>
                    <Worst-caseLatency>43627</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.436 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.436 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.436 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43627</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:115</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <DSP>10</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>2147</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>4077</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_1_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_2_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_3_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_4_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_5_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_6_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_7_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_8_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 36 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_buf_U" SOURCE="cnn_layer.cpp:116" STORAGESIZE="15 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_1_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_2_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_3_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_4_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_5_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_6_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_7_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_8_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_bias_U" SOURCE="cnn_layer.cpp:119" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_bias" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_params_func_1_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITI</Name>
            <Loops>
                <VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27650</Best-caseLatency>
                    <Average-caseLatency>27650</Average-caseLatency>
                    <Worst-caseLatency>27650</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.277 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.277 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.277 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27649</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                        <Name>VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>27648</Latency>
                        <AbsoluteTimeLatency>0.276 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                            <Name>VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:26</SourceLocation>
                        </VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>83</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>307</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_172_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_2_fu_178_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_281_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_196_p2" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_287_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln26_fu_202_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_294_p2" SOURCE="cnn_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_fu_208_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_1_fu_214_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_2_fu_300_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_307_p2" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_220_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="m_mid26_fu_313_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="m_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_320_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid234_fu_325_p2" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_fu_330_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln31_mid211_fu_335_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31_mid211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_341_p3" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_348_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_56_fu_354_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_57_fu_359_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="n_mid2_fu_364_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="n_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln30_fu_372_p3" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_426_p2" SOURCE="cnn_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_226_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln30_2_fu_232_p3" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln30_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_240_p2" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_1_fu_246_p3" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_params_func_1_Pipeline_VITIS_LOOP_40_5</Name>
            <Loops>
                <VITIS_LOOP_40_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_5>
                        <Name>VITIS_LOOP_40_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_40_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_5>
                            <Name>VITIS_LOOP_40_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:40</SourceLocation>
                        </VITIS_LOOP_40_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_88_p2" SOURCE="cnn_layer.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_94_p2" SOURCE="cnn_layer.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_params_func_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27767</Best-caseLatency>
                    <Average-caseLatency>27767</Average-caseLatency>
                    <Worst-caseLatency>27767</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.278 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.278 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.278 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27767</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>198</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>751</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>prepare_input_buf_func_1_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_s</Name>
            <Loops>
                <VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.995</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>31106</Best-caseLatency>
                    <Average-caseLatency>31106</Average-caseLatency>
                    <Worst-caseLatency>31106</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.311 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.311 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.311 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>31105</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                        <Name>VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10368</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>31104</Latency>
                        <AbsoluteTimeLatency>0.311 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                            <Name>VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:49</SourceLocation>
                        </VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>247</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_118_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_124_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_172_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_133_p2" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_178_p3" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_185_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_190_p2" SOURCE="cnn_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_196_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_202_p3" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_209_p2" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_215_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="j_2_mid2_fu_220_p3" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="j_2_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_228_p3" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_278_p2" SOURCE="cnn_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_139_p2" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_2_fu_145_p3" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_input_buf_func_1_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_s</Name>
            <Loops>
                <VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24578</Best-caseLatency>
                    <Average-caseLatency>24578</Average-caseLatency>
                    <Worst-caseLatency>24578</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24577</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6>
                        <Name>VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>24576</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6>
                            <Name>VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:59</SourceLocation>
                        </VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>60</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>287</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_134_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_140_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_163_p2" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_169_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_177_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_183_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_3_fu_189_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next223_fu_197_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_4_fu_203_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_fu_211_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_217_p2" SOURCE="cnn_layer.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_fu_223_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_5_fu_229_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next2_dup_fu_237_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next2_dup" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_fu_243_p2" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_249_p3" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next2_mid1_fu_257_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next2_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_1_fu_263_p3" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_2_fu_271_p3" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_321_p2" SOURCE="cnn_layer.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_327_p2" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_3_fu_333_p3" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_input_buf_func_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.274</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>55687</Best-caseLatency>
                    <Average-caseLatency>55687</Average-caseLatency>
                    <Worst-caseLatency>55687</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.557 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.557 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.557 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>55687</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:68</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>126</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>607</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_func_1</Name>
            <Loops>
                <VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.992</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2359304</Best-caseLatency>
                    <Average-caseLatency>2359304</Average-caseLatency>
                    <Worst-caseLatency>2359304</Worst-caseLatency>
                    <Best-caseRealTimeLatency>23.593 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>23.593 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>23.593 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2359297</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6>
                        <Name>VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2359296</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2359302</Latency>
                        <AbsoluteTimeLatency>23.593 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6>
                            <Name>VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:86</SourceLocation>
                        </VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1533</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1462</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_278_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_1_fu_284_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_502_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_290_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_508_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_451_fu_515_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_451" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_fu_939_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_354_fu_521_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_354" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_1_fu_943_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_256_fu_527_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_2_fu_947_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_158_fu_533_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_3_fu_951_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_fu_296_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_539_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_fu_545_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_fu_369_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_1_fu_375_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_380_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_302_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_3_fu_308_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_1_fu_550_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_557_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_314_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="j_mid268_fu_563_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="j_mid268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="sum_9_mid279_fu_955_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_9_mid279" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_4_mid1_fu_962_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_4_mid2_fu_967_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_3_mid281_fu_974_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_2_mid285_fu_979_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2_mid285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_1_mid289_fu_984_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid289" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten62_not9_fu_386_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten62_not9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten62_mid21508_fu_391_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten62_mid21508" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln87_mid291_fu_570_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_mid291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten_mid295_fu_396_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_mid295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_2_fu_402_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten33_mid299_fu_407_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten33_mid299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_575_p3" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_582_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_63_fu_413_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_64_fu_418_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="ic_mid239_fu_588_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="ic_mid239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="sum_9_mid247_fu_989_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_9_mid247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_3_mid1_fu_996_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_3_mid2_fu_1001_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_2_mid249_fu_1008_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2_mid249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_1_mid253_fu_1013_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="not_exitcond_flatten33_mid299_fu_423_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten33_mid299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten_mid259_fu_429_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_mid259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_595_p3" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_602_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_65_fu_435_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_66_fu_441_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="m_mid222_fu_608_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="m_mid222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_2_mid1_fu_1018_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_2_mid2_fu_1023_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_1_mid228_fu_1030_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_mid295_not_fu_615_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_mid295_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid259_fu_620_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln87_mid255_fu_625_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_mid255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln87_mid230_fu_630_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_mid230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_fu_636_p3" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_643_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_67_fu_649_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_68_fu_653_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_69_fu_659_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="n_mid2_fu_664_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="n_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_mid1_fu_1035_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_1_mid2_fu_1040_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_fu_672_p3" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln87_1_fu_1055_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln87_fu_1060_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln87_fu_1066_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln87_1_fu_1072_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln87_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln87_1_fu_1078_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln87_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln87_2_fu_1084_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln87_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln87_2_fu_1090_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln87_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_1_fu_1100_p3" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_2_fu_1108_p3" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_770_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_3_fu_900_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U190" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U190" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_786_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_2_fu_792_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_1_fu_798_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_1_fu_804_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln95_fu_1152_p2" SOURCE="cnn_layer.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln95_fu_1158_p3" SOURCE="cnn_layer.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_446_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_1_fu_452_p3" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_460_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_1_fu_466_p3" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_320_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_1_fu_326_p3" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_334_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_3_fu_340_p3" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_output_func_1</Name>
            <Loops>
                <VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.226</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24578</Best-caseLatency>
                    <Average-caseLatency>24578</Average-caseLatency>
                    <Worst-caseLatency>24578</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24577</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                        <Name>VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>24576</Latency>
                        <AbsoluteTimeLatency>0.246 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:106</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                            <Name>VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:103</SourceLocation>
                        </VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>203</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_124_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_2_fu_130_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_153_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_159_p2" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_165_p3" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_fu_173_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_fu_179_p2" SOURCE="cnn_layer.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_fu_185_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_2_fu_191_p3" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_199_p2" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_205_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="oc_mid2_fu_211_p3" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="oc_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_fu_219_p3" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_254_p2" SOURCE="cnn_layer.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_2_fu_260_p2" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_2_fu_266_p3" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>10.071</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2439574</Best-caseLatency>
                    <Average-caseLatency>2439574</Average-caseLatency>
                    <Worst-caseLatency>2439574</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.569 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.569 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.569 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2439574</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:115</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>14</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1994</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3220</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 10368 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_buf_U" SOURCE="cnn_layer.cpp:116" STORAGESIZE="15 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 9216 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_bias_U" SOURCE="cnn_layer.cpp:119" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_bias" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_input_func_1</Name>
            <Loops>
                <VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.226</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16386</Best-caseLatency>
                    <Average-caseLatency>16386</Average-caseLatency>
                    <Worst-caseLatency>16386</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16385</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                        <Name>VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8192</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16384</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:146</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                            <Name>VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:143</SourceLocation>
                        </VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>44</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>199</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_124_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_1_fu_130_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_153_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_159_p2" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_165_p3" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_fu_173_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_179_p2" SOURCE="cnn_layer.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_185_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_1_fu_191_p3" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_199_p2" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_205_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="c_mid2_fu_211_p3" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="c_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln145_fu_219_p3" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_254_p2" SOURCE="cnn_layer.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_1_fu_260_p2" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln145_1_fu_266_p3" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln145_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pooling_func_1</Name>
            <Loops>
                <VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.115</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8194</Best-caseLatency>
                    <Average-caseLatency>8194</Average-caseLatency>
                    <Worst-caseLatency>8194</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.940 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8193</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3>
                        <Name>VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8192</Latency>
                        <AbsoluteTimeLatency>81.920 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:158</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3>
                            <Name>VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:155</SourceLocation>
                        </VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>88</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>347</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_154_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_1_fu_160_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_183_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_fu_189_p2" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln155_fu_195_p3" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln155_fu_203_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln158_fu_209_p2" SOURCE="cnn_layer.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln155_fu_215_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln155_1_fu_221_p3" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln155_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_229_p2" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_235_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="c_mid2_fu_241_p3" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="c_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_fu_249_p3" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_fu_379_p2" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="max_val_fu_385_p3" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_1_fu_393_p2" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln164_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="max_val_3_fu_398_p3" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_2_fu_405_p2" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln164_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="max_val_4_fu_411_p3" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_307_p2" SOURCE="cnn_layer.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_313_p2" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_1_fu_319_p3" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.226</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24583</Best-caseLatency>
                    <Average-caseLatency>24583</Average-caseLatency>
                    <Worst-caseLatency>24583</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.246 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.246 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.246 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24583</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:174</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>139</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>621</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="input_buf_U" SOURCE="cnn_layer.cpp:174" STORAGESIZE="16 8192 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buf" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_params_func_Pipeline_VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_s</Name>
            <Loops>
                <VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27650</Best-caseLatency>
                    <Average-caseLatency>27650</Average-caseLatency>
                    <Worst-caseLatency>27650</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.277 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.277 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.277 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27649</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                        <Name>VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>9216</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>27648</Latency>
                        <AbsoluteTimeLatency>0.276 ms</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:31</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                            <Name>VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:26</SourceLocation>
                        </VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>83</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>307</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln26_fu_172_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_1_fu_178_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_281_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln28_fu_196_p2" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_fu_287_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln26_fu_202_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln31_fu_294_p2" SOURCE="cnn_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln30_fu_208_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_1_fu_214_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln26_1_fu_300_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln26_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_307_p2" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_220_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="m_mid26_fu_313_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="m_mid26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_not_fu_320_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid234_fu_325_p2" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln26_fu_330_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln31_mid211_fu_335_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln31_mid211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_341_p3" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_348_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_51_fu_354_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="or" PRAGMA="" RTLNAME="empty_52_fu_359_p2" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="n_mid2_fu_364_p3" SOURCE="cnn_layer.cpp:26" STORAGESUBTYPE="" URAM="0" VARIABLE="n_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln30_fu_372_p3" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_426_p2" SOURCE="cnn_layer.cpp:31" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_226_p2" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln30_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln30_1_fu_232_p3" SOURCE="cnn_layer.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln30_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_1_fu_240_p2" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln28_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_26_1_VITIS_LOOP_28_2_VITIS_LOOP_30_3_VITIS_LOOP_31_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_1_fu_246_p3" SOURCE="cnn_layer.cpp:28" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln28_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_params_func_Pipeline_VITIS_LOOP_40_5</Name>
            <Loops>
                <VITIS_LOOP_40_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>98</Best-caseLatency>
                    <Average-caseLatency>98</Average-caseLatency>
                    <Worst-caseLatency>98</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>97</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_5>
                        <Name>VITIS_LOOP_40_5</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>96</Latency>
                        <AbsoluteTimeLatency>0.960 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_40_5>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:40</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_40_5>
                            <Name>VITIS_LOOP_40_5</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:40</SourceLocation>
                        </VITIS_LOOP_40_5>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>31</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_40_5" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln40_fu_88_p2" SOURCE="cnn_layer.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_94_p2" SOURCE="cnn_layer.cpp:40" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln40" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_params_func</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>27767</Best-caseLatency>
                    <Average-caseLatency>27767</Average-caseLatency>
                    <Worst-caseLatency>27767</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.278 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.278 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.278 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>27767</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:23</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>198</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>751</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>prepare_input_buf_func_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3</Name>
            <Loops>
                <VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.968</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9602</Best-caseLatency>
                    <Average-caseLatency>9602</Average-caseLatency>
                    <Worst-caseLatency>9602</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.020 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.020 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.020 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9601</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                        <Name>VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>3200</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>9600</Latency>
                        <AbsoluteTimeLatency>96.000 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:52</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                            <Name>VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:49</SourceLocation>
                        </VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>51</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>216</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_118_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_124_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_147_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_153_p2" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_159_p3" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_167_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln52_fu_173_p2" SOURCE="cnn_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_179_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_185_p3" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_193_p2" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_199_p2" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="j_1_mid2_fu_205_p3" SOURCE="cnn_layer.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_fu_213_p3" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_263_p2" SOURCE="cnn_layer.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_269_p2" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2_VITIS_LOOP_52_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln51_1_fu_275_p3" SOURCE="cnn_layer.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln51_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_input_buf_func_Pipeline_VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6</Name>
            <Loops>
                <VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.189</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6146</Best-caseLatency>
                    <Average-caseLatency>6146</Average-caseLatency>
                    <Worst-caseLatency>6146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6145</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6>
                        <Name>VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>6144</Latency>
                        <AbsoluteTimeLatency>61.440 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6>
                            <Name>VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:59</SourceLocation>
                        </VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>53</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>263</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln59_fu_134_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_140_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_163_p2" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_fu_169_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_177_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="p_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_183_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_1_fu_189_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next223_fu_197_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_2_fu_203_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln59_fu_211_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_217_p2" SOURCE="cnn_layer.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln59_fu_223_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln59_3_fu_229_p3" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln59_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next2_dup_fu_237_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next2_dup" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln61_fu_243_p2" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_249_p3" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next2_mid1_fu_257_p2" SOURCE="cnn_layer.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="indvars_iv_next2_mid1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_1_fu_263_p3" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_2_fu_271_p3" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_321_p2" SOURCE="cnn_layer.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_327_p2" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_59_4_VITIS_LOOP_61_5_VITIS_LOOP_62_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_3_fu_333_p3" SOURCE="cnn_layer.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>prepare_input_buf_func</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.968</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>15751</Best-caseLatency>
                    <Average-caseLatency>15751</Average-caseLatency>
                    <Worst-caseLatency>15751</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.158 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.158 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.158 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>15751</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:68</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>110</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>552</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convolution_func</Name>
            <Loops>
                <VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>589832</Best-caseLatency>
                    <Average-caseLatency>589832</Average-caseLatency>
                    <Worst-caseLatency>589832</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.898 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.898 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.898 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>589825</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6>
                        <Name>VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>589824</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>589830</Latency>
                        <AbsoluteTimeLatency>5.898 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6>
                            <Name>VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:86</SourceLocation>
                        </VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1521</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1431</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln77_fu_274_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_2_fu_280_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_498_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln79_fu_286_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_fu_504_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_451_fu_511_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_451" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_fu_935_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_354_fu_517_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_354" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_4_fu_939_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_256_fu_523_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_5_fu_943_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_158_fu_529_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln77_6_fu_947_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln77_fu_292_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_535_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_fu_541_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_fu_365_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_4_fu_371_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_fu_376_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln81_fu_298_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_6_fu_304_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln77_2_fu_546_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln77_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_553_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_310_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="j_mid268_fu_559_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="j_mid268" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="sum_4_mid279_fu_951_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4_mid279" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_4_mid1_fu_958_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_4_mid2_fu_963_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_4_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_3_mid281_fu_970_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid281" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_2_mid285_fu_975_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2_mid285" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_1_mid289_fu_980_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid289" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten62_not9_fu_382_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten62_not9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten62_mid21508_fu_387_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten62_mid21508" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln87_mid291_fu_566_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_mid291" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten_mid295_fu_392_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_mid295" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln77_5_fu_398_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln77_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten33_mid299_fu_403_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten33_mid299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_571_p3" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_578_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_71_fu_409_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_72_fu_414_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="ic_mid239_fu_584_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="ic_mid239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="sum_4_mid247_fu_985_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4_mid247" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_3_mid1_fu_992_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_3_mid2_fu_997_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_3_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_2_mid249_fu_1004_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2_mid249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_1_mid253_fu_1009_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="not_exitcond_flatten33_mid299_fu_419_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten33_mid299" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten_mid259_fu_425_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_mid259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_fu_591_p3" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_598_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_73_fu_431_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_74_fu_437_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="m_mid222_fu_604_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="m_mid222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_2_mid1_fu_1014_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_2_mid2_fu_1019_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_2_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="first_iter_1_mid228_fu_1026_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten_mid295_not_fu_611_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten_mid295_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten_mid259_fu_616_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten_mid259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln87_mid255_fu_621_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_mid255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln87_mid230_fu_626_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_mid230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_fu_632_p3" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_639_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_75_fu_645_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_76_fu_649_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="empty_77_fu_655_p2" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="n_mid2_fu_660_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="n_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="first_iter_1_mid1_fu_1031_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="first_iter_1_mid2_fu_1036_p3" SOURCE="cnn_layer.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="first_iter_1_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_fu_668_p3" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln87_3_fu_1051_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln87_fu_1056_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln87_fu_1062_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln87_3_fu_1068_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln87_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln87_3_fu_1074_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln87_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln87_4_fu_1080_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln87_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln87_4_fu_1086_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln87_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_4_fu_1096_p3" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_5_fu_1104_p3" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_fu_766_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln90_1_fu_896_p2" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln90_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U232" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_32ns_32_4_1_U232" SOURCE="cnn_layer.cpp:90" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_782_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_4_fu_788_p2" SOURCE="cnn_layer.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_2_fu_794_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln84_2_fu_800_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln95_fu_1148_p2" SOURCE="cnn_layer.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln95_fu_1154_p3" SOURCE="cnn_layer.cpp:95" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_2_fu_442_p2" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_2_fu_448_p3" SOURCE="cnn_layer.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_2_fu_456_p2" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_2_fu_462_p3" SOURCE="cnn_layer.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_2_fu_316_p2" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln81_2_fu_322_p3" SOURCE="cnn_layer.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln81_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_2_fu_330_p2" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_77_1_VITIS_LOOP_79_2_VITIS_LOOP_81_3_VITIS_LOOP_84_4_VITIS_LOOP_86_5_VITIS_LOOP_87_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_6_fu_336_p3" SOURCE="cnn_layer.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79_6" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_output_func</Name>
            <Loops>
                <VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.857</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6146</Best-caseLatency>
                    <Average-caseLatency>6146</Average-caseLatency>
                    <Worst-caseLatency>6146</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6145</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                        <Name>VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>6144</Latency>
                        <AbsoluteTimeLatency>61.440 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:106</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                            <Name>VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:103</SourceLocation>
                        </VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>191</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_124_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_3_fu_130_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_153_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln105_fu_159_p2" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_165_p3" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln103_fu_173_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_fu_179_p2" SOURCE="cnn_layer.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln103_fu_185_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_3_fu_191_p3" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_199_p2" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_205_p2" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="oc_mid2_fu_211_p3" SOURCE="cnn_layer.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="oc_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_fu_219_p3" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_254_p2" SOURCE="cnn_layer.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_3_fu_260_p2" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln105_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_105_2_VITIS_LOOP_106_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln105_3_fu_266_p3" SOURCE="cnn_layer.cpp:105" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln105_3" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>10.071</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>623750</Best-caseLatency>
                    <Average-caseLatency>623750</Average-caseLatency>
                    <Worst-caseLatency>623750</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.282 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.282 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.282 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>623750</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:115</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>22</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>7</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1961</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3122</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="input_buf_U" SOURCE="cnn_layer.cpp:115" STORAGESIZE="16 3200 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="input_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="output_buf_U" SOURCE="cnn_layer.cpp:116" STORAGESIZE="15 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="output_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_weights_U" SOURCE="cnn_layer.cpp:118" STORAGESIZE="16 9216 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_weights" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="local_bias_U" SOURCE="cnn_layer.cpp:119" STORAGESIZE="16 32 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="local_bias" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_input_func</Name>
            <Loops>
                <VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.857</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4098</Best-caseLatency>
                    <Average-caseLatency>4098</Average-caseLatency>
                    <Worst-caseLatency>4098</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>40.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>40.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4097</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                        <Name>VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2048</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4096</Latency>
                        <AbsoluteTimeLatency>40.960 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:146</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                            <Name>VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:143</SourceLocation>
                        </VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>187</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln143_fu_124_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_2_fu_130_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_153_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln145_fu_159_p2" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_fu_165_p3" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln143_fu_173_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln146_fu_179_p2" SOURCE="cnn_layer.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln143_fu_185_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln143_2_fu_191_p3" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln143_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_fu_199_p2" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_205_p2" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="c_mid2_fu_211_p3" SOURCE="cnn_layer.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="c_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln145_fu_219_p3" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln146_fu_254_p2" SOURCE="cnn_layer.cpp:146" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln146" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln145_2_fu_260_p2" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln145_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_143_1_VITIS_LOOP_145_2_VITIS_LOOP_146_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln145_2_fu_266_p3" SOURCE="cnn_layer.cpp:145" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln145_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pooling_func</Name>
            <Loops>
                <VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.115</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2050</Best-caseLatency>
                    <Average-caseLatency>2050</Average-caseLatency>
                    <Worst-caseLatency>2050</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2049</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3>
                        <Name>VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2048</Latency>
                        <AbsoluteTimeLatency>20.480 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:158</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3>
                            <Name>VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:155</SourceLocation>
                        </VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>81</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>333</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_154_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_2_fu_160_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_183_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln157_fu_189_p2" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln155_fu_195_p3" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln155_fu_203_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln158_fu_209_p2" SOURCE="cnn_layer.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln155_fu_215_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln155_2_fu_221_p3" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln155_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_229_p2" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_235_p2" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="c_mid2_fu_241_p3" SOURCE="cnn_layer.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="c_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_fu_249_p3" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_fu_379_p2" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln164" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="max_val_fu_385_p3" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_1_fu_393_p2" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln164_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="max_val_8_fu_398_p3" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln164_2_fu_405_p2" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln164_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="max_val_9_fu_411_p3" SOURCE="cnn_layer.cpp:164" STORAGESUBTYPE="" URAM="0" VARIABLE="max_val_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_307_p2" SOURCE="cnn_layer.cpp:158" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln158" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_2_fu_313_p2" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_155_1_VITIS_LOOP_157_2_VITIS_LOOP_158_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln157_2_fu_319_p3" SOURCE="cnn_layer.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln157_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>compute</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.115</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6151</Best-caseLatency>
                    <Average-caseLatency>6151</Average-caseLatency>
                    <Worst-caseLatency>6151</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.510 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.510 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.510 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6151</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:174</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>127</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>595</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="input_buf_U" SOURCE="cnn_layer.cpp:174" STORAGESIZE="16 2048 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="input_buf" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_output_top_Pipeline_VITIS_LOOP_192_1</Name>
            <Loops>
                <VITIS_LOOP_192_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1538</Best-caseLatency>
                    <Average-caseLatency>1538</Average-caseLatency>
                    <Worst-caseLatency>1538</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.380 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.380 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.380 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1537</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_192_1>
                        <Name>VITIS_LOOP_192_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>512</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1536</Latency>
                        <AbsoluteTimeLatency>15.360 us</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_192_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:192</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_192_1>
                            <Name>VITIS_LOOP_192_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>cnn_layer.cpp:192</SourceLocation>
                        </VITIS_LOOP_192_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>30</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln192_fu_92_p2" SOURCE="cnn_layer.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_98_p2" SOURCE="cnn_layer.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_output_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1545</Best-caseLatency>
                    <Average-caseLatency>1545</Average-caseLatency>
                    <Worst-caseLatency>1545</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.450 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.450 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.450 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1545</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:190</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>280</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry_gmem1_wr_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1554</Best-caseLatency>
                    <Average-caseLatency>1554</Average-caseLatency>
                    <Worst-caseLatency>1554</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>15.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>15.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1554</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:250</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>146</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>570</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>cnn_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>10.071</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2439577</Best-caseLatency>
                    <Average-caseLatency>2439577</Average-caseLatency>
                    <Worst-caseLatency>2439577</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.569 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.569 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.569 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2439575</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2439575</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>cnn_layer.cpp:231</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>116</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>41</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>13524</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>19564</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>36</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="output_r_c_U" SOURCE="cnn_layer.cpp:231" STORAGESIZE="32 8 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="output_r_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="input_s_U" SOURCE="cnn_layer.cpp:219" STORAGESIZE="16 256 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="input_s" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv1_out_U" SOURCE="cnn_layer.cpp:221" STORAGESIZE="16 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="conv1_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv2_out_U" SOURCE="cnn_layer.cpp:223" STORAGESIZE="16 8192 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="conv2_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="pool1_out_U" SOURCE="cnn_layer.cpp:225" STORAGESIZE="16 2048 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="pool1_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="conv3_out_U" SOURCE="cnn_layer.cpp:227" STORAGESIZE="16 2048 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="conv3_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="output_s_U" SOURCE="cnn_layer.cpp:229" STORAGESIZE="16 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="output_s" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem3" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem3_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem4" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem4_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem5" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem5_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem6" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem6_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem7" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem7_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>input_s_U</Name>
            <ParentInst/>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv1_out_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv2_out_U</Name>
            <ParentInst/>
            <StaticDepth>8192</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>pool1_out_U</Name>
            <ParentInst/>
            <StaticDepth>2048</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>conv3_out_U</Name>
            <ParentInst/>
            <StaticDepth>2048</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>output_s_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_interface m_axi_addr64="0" m_axi_max_read_burst_length="32" m_axi_max_widen_bitwidth="32" m_axi_max_write_burst_length="32"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="output_r" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="2" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_weights" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_bias" index="3" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem3" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv1_bias" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="4" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem4" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_weights" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_bias" index="5" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem5" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv2_bias" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="6" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem6" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_weights" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_bias" index="7" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem7" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="conv3_bias" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_r" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x18" name="output_r" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x20" name="conv1_weights" access="W" description="Data signal of conv1_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_weights" access="W" description="Bit 31 to 0 of conv1_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="conv1_bias" access="W" description="Data signal of conv1_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv1_bias" access="W" description="Bit 31 to 0 of conv1_bias"/>
                    </fields>
                </register>
                <register offset="0x30" name="conv2_weights" access="W" description="Data signal of conv2_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_weights" access="W" description="Bit 31 to 0 of conv2_weights"/>
                    </fields>
                </register>
                <register offset="0x38" name="conv2_bias" access="W" description="Data signal of conv2_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv2_bias" access="W" description="Bit 31 to 0 of conv2_bias"/>
                    </fields>
                </register>
                <register offset="0x40" name="conv3_weights" access="W" description="Data signal of conv3_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_weights" access="W" description="Bit 31 to 0 of conv3_weights"/>
                    </fields>
                </register>
                <register offset="0x48" name="conv3_bias" access="W" description="Data signal of conv3_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="conv3_bias" access="W" description="Bit 31 to 0 of conv3_bias"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="output"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="conv1_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="conv1_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="conv2_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="conv2_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="conv3_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="conv3_bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2:m_axi_gmem3:m_axi_gmem4:m_axi_gmem5:m_axi_gmem6:m_axi_gmem7</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0" argName="conv1_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem3" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_gmem3_" paramPrefix="C_M_AXI_GMEM3_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem3_ARADDR</port>
                <port>m_axi_gmem3_ARBURST</port>
                <port>m_axi_gmem3_ARCACHE</port>
                <port>m_axi_gmem3_ARID</port>
                <port>m_axi_gmem3_ARLEN</port>
                <port>m_axi_gmem3_ARLOCK</port>
                <port>m_axi_gmem3_ARPROT</port>
                <port>m_axi_gmem3_ARQOS</port>
                <port>m_axi_gmem3_ARREADY</port>
                <port>m_axi_gmem3_ARREGION</port>
                <port>m_axi_gmem3_ARSIZE</port>
                <port>m_axi_gmem3_ARUSER</port>
                <port>m_axi_gmem3_ARVALID</port>
                <port>m_axi_gmem3_AWADDR</port>
                <port>m_axi_gmem3_AWBURST</port>
                <port>m_axi_gmem3_AWCACHE</port>
                <port>m_axi_gmem3_AWID</port>
                <port>m_axi_gmem3_AWLEN</port>
                <port>m_axi_gmem3_AWLOCK</port>
                <port>m_axi_gmem3_AWPROT</port>
                <port>m_axi_gmem3_AWQOS</port>
                <port>m_axi_gmem3_AWREADY</port>
                <port>m_axi_gmem3_AWREGION</port>
                <port>m_axi_gmem3_AWSIZE</port>
                <port>m_axi_gmem3_AWUSER</port>
                <port>m_axi_gmem3_AWVALID</port>
                <port>m_axi_gmem3_BID</port>
                <port>m_axi_gmem3_BREADY</port>
                <port>m_axi_gmem3_BRESP</port>
                <port>m_axi_gmem3_BUSER</port>
                <port>m_axi_gmem3_BVALID</port>
                <port>m_axi_gmem3_RDATA</port>
                <port>m_axi_gmem3_RID</port>
                <port>m_axi_gmem3_RLAST</port>
                <port>m_axi_gmem3_RREADY</port>
                <port>m_axi_gmem3_RRESP</port>
                <port>m_axi_gmem3_RUSER</port>
                <port>m_axi_gmem3_RVALID</port>
                <port>m_axi_gmem3_WDATA</port>
                <port>m_axi_gmem3_WID</port>
                <port>m_axi_gmem3_WLAST</port>
                <port>m_axi_gmem3_WREADY</port>
                <port>m_axi_gmem3_WSTRB</port>
                <port>m_axi_gmem3_WUSER</port>
                <port>m_axi_gmem3_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0" argName="conv1_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="conv1_bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem4" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_gmem4_" paramPrefix="C_M_AXI_GMEM4_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem4_ARADDR</port>
                <port>m_axi_gmem4_ARBURST</port>
                <port>m_axi_gmem4_ARCACHE</port>
                <port>m_axi_gmem4_ARID</port>
                <port>m_axi_gmem4_ARLEN</port>
                <port>m_axi_gmem4_ARLOCK</port>
                <port>m_axi_gmem4_ARPROT</port>
                <port>m_axi_gmem4_ARQOS</port>
                <port>m_axi_gmem4_ARREADY</port>
                <port>m_axi_gmem4_ARREGION</port>
                <port>m_axi_gmem4_ARSIZE</port>
                <port>m_axi_gmem4_ARUSER</port>
                <port>m_axi_gmem4_ARVALID</port>
                <port>m_axi_gmem4_AWADDR</port>
                <port>m_axi_gmem4_AWBURST</port>
                <port>m_axi_gmem4_AWCACHE</port>
                <port>m_axi_gmem4_AWID</port>
                <port>m_axi_gmem4_AWLEN</port>
                <port>m_axi_gmem4_AWLOCK</port>
                <port>m_axi_gmem4_AWPROT</port>
                <port>m_axi_gmem4_AWQOS</port>
                <port>m_axi_gmem4_AWREADY</port>
                <port>m_axi_gmem4_AWREGION</port>
                <port>m_axi_gmem4_AWSIZE</port>
                <port>m_axi_gmem4_AWUSER</port>
                <port>m_axi_gmem4_AWVALID</port>
                <port>m_axi_gmem4_BID</port>
                <port>m_axi_gmem4_BREADY</port>
                <port>m_axi_gmem4_BRESP</port>
                <port>m_axi_gmem4_BUSER</port>
                <port>m_axi_gmem4_BVALID</port>
                <port>m_axi_gmem4_RDATA</port>
                <port>m_axi_gmem4_RID</port>
                <port>m_axi_gmem4_RLAST</port>
                <port>m_axi_gmem4_RREADY</port>
                <port>m_axi_gmem4_RRESP</port>
                <port>m_axi_gmem4_RUSER</port>
                <port>m_axi_gmem4_RVALID</port>
                <port>m_axi_gmem4_WDATA</port>
                <port>m_axi_gmem4_WID</port>
                <port>m_axi_gmem4_WLAST</port>
                <port>m_axi_gmem4_WREADY</port>
                <port>m_axi_gmem4_WSTRB</port>
                <port>m_axi_gmem4_WUSER</port>
                <port>m_axi_gmem4_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0" argName="conv2_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem5" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_gmem5_" paramPrefix="C_M_AXI_GMEM5_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem5_ARADDR</port>
                <port>m_axi_gmem5_ARBURST</port>
                <port>m_axi_gmem5_ARCACHE</port>
                <port>m_axi_gmem5_ARID</port>
                <port>m_axi_gmem5_ARLEN</port>
                <port>m_axi_gmem5_ARLOCK</port>
                <port>m_axi_gmem5_ARPROT</port>
                <port>m_axi_gmem5_ARQOS</port>
                <port>m_axi_gmem5_ARREADY</port>
                <port>m_axi_gmem5_ARREGION</port>
                <port>m_axi_gmem5_ARSIZE</port>
                <port>m_axi_gmem5_ARUSER</port>
                <port>m_axi_gmem5_ARVALID</port>
                <port>m_axi_gmem5_AWADDR</port>
                <port>m_axi_gmem5_AWBURST</port>
                <port>m_axi_gmem5_AWCACHE</port>
                <port>m_axi_gmem5_AWID</port>
                <port>m_axi_gmem5_AWLEN</port>
                <port>m_axi_gmem5_AWLOCK</port>
                <port>m_axi_gmem5_AWPROT</port>
                <port>m_axi_gmem5_AWQOS</port>
                <port>m_axi_gmem5_AWREADY</port>
                <port>m_axi_gmem5_AWREGION</port>
                <port>m_axi_gmem5_AWSIZE</port>
                <port>m_axi_gmem5_AWUSER</port>
                <port>m_axi_gmem5_AWVALID</port>
                <port>m_axi_gmem5_BID</port>
                <port>m_axi_gmem5_BREADY</port>
                <port>m_axi_gmem5_BRESP</port>
                <port>m_axi_gmem5_BUSER</port>
                <port>m_axi_gmem5_BVALID</port>
                <port>m_axi_gmem5_RDATA</port>
                <port>m_axi_gmem5_RID</port>
                <port>m_axi_gmem5_RLAST</port>
                <port>m_axi_gmem5_RREADY</port>
                <port>m_axi_gmem5_RRESP</port>
                <port>m_axi_gmem5_RUSER</port>
                <port>m_axi_gmem5_RVALID</port>
                <port>m_axi_gmem5_WDATA</port>
                <port>m_axi_gmem5_WID</port>
                <port>m_axi_gmem5_WLAST</port>
                <port>m_axi_gmem5_WREADY</port>
                <port>m_axi_gmem5_WSTRB</port>
                <port>m_axi_gmem5_WUSER</port>
                <port>m_axi_gmem5_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0" argName="conv2_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="conv2_bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem6" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_gmem6_" paramPrefix="C_M_AXI_GMEM6_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem6_ARADDR</port>
                <port>m_axi_gmem6_ARBURST</port>
                <port>m_axi_gmem6_ARCACHE</port>
                <port>m_axi_gmem6_ARID</port>
                <port>m_axi_gmem6_ARLEN</port>
                <port>m_axi_gmem6_ARLOCK</port>
                <port>m_axi_gmem6_ARPROT</port>
                <port>m_axi_gmem6_ARQOS</port>
                <port>m_axi_gmem6_ARREADY</port>
                <port>m_axi_gmem6_ARREGION</port>
                <port>m_axi_gmem6_ARSIZE</port>
                <port>m_axi_gmem6_ARUSER</port>
                <port>m_axi_gmem6_ARVALID</port>
                <port>m_axi_gmem6_AWADDR</port>
                <port>m_axi_gmem6_AWBURST</port>
                <port>m_axi_gmem6_AWCACHE</port>
                <port>m_axi_gmem6_AWID</port>
                <port>m_axi_gmem6_AWLEN</port>
                <port>m_axi_gmem6_AWLOCK</port>
                <port>m_axi_gmem6_AWPROT</port>
                <port>m_axi_gmem6_AWQOS</port>
                <port>m_axi_gmem6_AWREADY</port>
                <port>m_axi_gmem6_AWREGION</port>
                <port>m_axi_gmem6_AWSIZE</port>
                <port>m_axi_gmem6_AWUSER</port>
                <port>m_axi_gmem6_AWVALID</port>
                <port>m_axi_gmem6_BID</port>
                <port>m_axi_gmem6_BREADY</port>
                <port>m_axi_gmem6_BRESP</port>
                <port>m_axi_gmem6_BUSER</port>
                <port>m_axi_gmem6_BVALID</port>
                <port>m_axi_gmem6_RDATA</port>
                <port>m_axi_gmem6_RID</port>
                <port>m_axi_gmem6_RLAST</port>
                <port>m_axi_gmem6_RREADY</port>
                <port>m_axi_gmem6_RRESP</port>
                <port>m_axi_gmem6_RUSER</port>
                <port>m_axi_gmem6_RVALID</port>
                <port>m_axi_gmem6_WDATA</port>
                <port>m_axi_gmem6_WID</port>
                <port>m_axi_gmem6_WLAST</port>
                <port>m_axi_gmem6_WREADY</port>
                <port>m_axi_gmem6_WSTRB</port>
                <port>m_axi_gmem6_WUSER</port>
                <port>m_axi_gmem6_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0" argName="conv3_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem7" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="32" portPrefix="m_axi_gmem7_" paramPrefix="C_M_AXI_GMEM7_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">32</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem7_ARADDR</port>
                <port>m_axi_gmem7_ARBURST</port>
                <port>m_axi_gmem7_ARCACHE</port>
                <port>m_axi_gmem7_ARID</port>
                <port>m_axi_gmem7_ARLEN</port>
                <port>m_axi_gmem7_ARLOCK</port>
                <port>m_axi_gmem7_ARPROT</port>
                <port>m_axi_gmem7_ARQOS</port>
                <port>m_axi_gmem7_ARREADY</port>
                <port>m_axi_gmem7_ARREGION</port>
                <port>m_axi_gmem7_ARSIZE</port>
                <port>m_axi_gmem7_ARUSER</port>
                <port>m_axi_gmem7_ARVALID</port>
                <port>m_axi_gmem7_AWADDR</port>
                <port>m_axi_gmem7_AWBURST</port>
                <port>m_axi_gmem7_AWCACHE</port>
                <port>m_axi_gmem7_AWID</port>
                <port>m_axi_gmem7_AWLEN</port>
                <port>m_axi_gmem7_AWLOCK</port>
                <port>m_axi_gmem7_AWPROT</port>
                <port>m_axi_gmem7_AWQOS</port>
                <port>m_axi_gmem7_AWREADY</port>
                <port>m_axi_gmem7_AWREGION</port>
                <port>m_axi_gmem7_AWSIZE</port>
                <port>m_axi_gmem7_AWUSER</port>
                <port>m_axi_gmem7_AWVALID</port>
                <port>m_axi_gmem7_BID</port>
                <port>m_axi_gmem7_BREADY</port>
                <port>m_axi_gmem7_BRESP</port>
                <port>m_axi_gmem7_BUSER</port>
                <port>m_axi_gmem7_BVALID</port>
                <port>m_axi_gmem7_RDATA</port>
                <port>m_axi_gmem7_RID</port>
                <port>m_axi_gmem7_RLAST</port>
                <port>m_axi_gmem7_RREADY</port>
                <port>m_axi_gmem7_RRESP</port>
                <port>m_axi_gmem7_RUSER</port>
                <port>m_axi_gmem7_RVALID</port>
                <port>m_axi_gmem7_WDATA</port>
                <port>m_axi_gmem7_WID</port>
                <port>m_axi_gmem7_WLAST</port>
                <port>m_axi_gmem7_WREADY</port>
                <port>m_axi_gmem7_WSTRB</port>
                <port>m_axi_gmem7_WUSER</port>
                <port>m_axi_gmem7_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="32" max_write_burst_length="32" max_widen_bitwidth="32" channel_id="0" argName="conv3_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="conv3_bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 16 -&gt; 16, 32, 0, slave, 0, 32, 32, 32, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem1">WRITE_ONLY, 16 -&gt; 16, 32, 0, slave, 0, 32, 32, 32, 16, 16, </column>
                    <column name="m_axi_gmem2">READ_ONLY, 16 -&gt; 16, 32, 0, slave, 0, 32, 32, 32, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem3">READ_ONLY, 16 -&gt; 16, 32, 0, slave, 0, 32, 32, 32, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem4">READ_ONLY, 16 -&gt; 16, 32, 0, slave, 0, 32, 32, 32, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem5">READ_ONLY, 16 -&gt; 16, 32, 0, slave, 0, 32, 32, 32, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem6">READ_ONLY, 16 -&gt; 16, 32, 0, slave, 0, 32, 32, 32, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem7">READ_ONLY, 16 -&gt; 16, 32, 0, slave, 0, 32, 32, 32, 16, 16, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_r, 0x10, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">output_r, 0x18, 32, W, Data signal of output_r, </column>
                    <column name="s_axi_control">conv1_weights, 0x20, 32, W, Data signal of conv1_weights, </column>
                    <column name="s_axi_control">conv1_bias, 0x28, 32, W, Data signal of conv1_bias, </column>
                    <column name="s_axi_control">conv2_weights, 0x30, 32, W, Data signal of conv2_weights, </column>
                    <column name="s_axi_control">conv2_bias, 0x38, 32, W, Data signal of conv2_bias, </column>
                    <column name="s_axi_control">conv3_weights, 0x40, 32, W, Data signal of conv3_weights, </column>
                    <column name="s_axi_control">conv3_bias, 0x48, 32, W, Data signal of conv3_bias, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, short*</column>
                    <column name="output">out, short*</column>
                    <column name="conv1_weights">in, short*</column>
                    <column name="conv1_bias">in, short*</column>
                    <column name="conv2_weights">in, short*</column>
                    <column name="conv2_bias">in, short*</column>
                    <column name="conv3_weights">in, short*</column>
                    <column name="conv3_bias">in, short*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_gmem0, interface, , channel=0</column>
                    <column name="input">s_axi_control, register, offset, name=input_r offset=0x10 range=32</column>
                    <column name="output">m_axi_gmem1, interface, , channel=0</column>
                    <column name="output">s_axi_control, register, offset, name=output_r offset=0x18 range=32</column>
                    <column name="conv1_weights">m_axi_gmem2, interface, , channel=0</column>
                    <column name="conv1_weights">s_axi_control, register, offset, name=conv1_weights offset=0x20 range=32</column>
                    <column name="conv1_bias">m_axi_gmem3, interface, , channel=0</column>
                    <column name="conv1_bias">s_axi_control, register, offset, name=conv1_bias offset=0x28 range=32</column>
                    <column name="conv2_weights">m_axi_gmem4, interface, , channel=0</column>
                    <column name="conv2_weights">s_axi_control, register, offset, name=conv2_weights offset=0x30 range=32</column>
                    <column name="conv2_bias">m_axi_gmem5, interface, , channel=0</column>
                    <column name="conv2_bias">s_axi_control, register, offset, name=conv2_bias offset=0x38 range=32</column>
                    <column name="conv3_weights">m_axi_gmem6, interface, , channel=0</column>
                    <column name="conv3_weights">s_axi_control, register, offset, name=conv3_weights offset=0x40 range=32</column>
                    <column name="conv3_bias">m_axi_gmem7, interface, , channel=0</column>
                    <column name="conv3_bias">s_axi_control, register, offset, name=conv3_bias offset=0x48 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 256, 16, VITIS_LOOP_184_1, cnn_layer.cpp:184:20</column>
                    <column name="m_axi_gmem1">write, 512, 16, VITIS_LOOP_192_1, cnn_layer.cpp:192:20</column>
                    <column name="m_axi_gmem2">read, 288, 16, VITIS_LOOP_26_1, cnn_layer.cpp:26:19</column>
                    <column name="m_axi_gmem3">read, 32, 16, VITIS_LOOP_40_5, cnn_layer.cpp:40:26</column>
                    <column name="m_axi_gmem4">read, 9216, 16, VITIS_LOOP_26_1, cnn_layer.cpp:26:19</column>
                    <column name="m_axi_gmem5">read, 32, 16, VITIS_LOOP_40_5, cnn_layer.cpp:40:26</column>
                    <column name="m_axi_gmem6">read, 9216, 16, VITIS_LOOP_26_1, cnn_layer.cpp:26:19</column>
                    <column name="m_axi_gmem7">read, 32, 16, VITIS_LOOP_40_5, cnn_layer.cpp:40:26</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">input, cnn_layer.cpp:186:10, read, Widen Fail, , VITIS_LOOP_184_1, cnn_layer.cpp:184:20, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem0">input, cnn_layer.cpp:186:10, read, Inferred, 256, VITIS_LOOP_184_1, cnn_layer.cpp:184:20, , </column>
                    <column name="m_axi_gmem1">output, cnn_layer.cpp:194:12, write, Widen Fail, , VITIS_LOOP_192_1, cnn_layer.cpp:192:20, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem1">output, cnn_layer.cpp:194:12, write, Inferred, 512, VITIS_LOOP_192_1, cnn_layer.cpp:192:20, , </column>
                    <column name="m_axi_gmem2">this_weights, cnn_layer.cpp:34:55, read, Widen Fail, , VITIS_LOOP_31_4, cnn_layer.cpp:31:38, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem2">this_weights, cnn_layer.cpp:34:55, read, Inferred, 288, VITIS_LOOP_26_1, cnn_layer.cpp:26:19, , </column>
                    <column name="m_axi_gmem3">this_bias, cnn_layer.cpp:42:19, read, Widen Fail, , VITIS_LOOP_40_5, cnn_layer.cpp:40:26, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem3">this_bias, cnn_layer.cpp:42:19, read, Inferred, 32, VITIS_LOOP_40_5, cnn_layer.cpp:40:26, , </column>
                    <column name="m_axi_gmem4">this_weights, cnn_layer.cpp:34:55, read, Widen Fail, , VITIS_LOOP_31_4, cnn_layer.cpp:31:38, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem4">this_weights, cnn_layer.cpp:34:55, read, Inferred, 9216, VITIS_LOOP_26_1, cnn_layer.cpp:26:19, , </column>
                    <column name="m_axi_gmem5">this_bias, cnn_layer.cpp:42:19, read, Widen Fail, , VITIS_LOOP_40_5, cnn_layer.cpp:40:26, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem5">this_bias, cnn_layer.cpp:42:19, read, Inferred, 32, VITIS_LOOP_40_5, cnn_layer.cpp:40:26, , </column>
                    <column name="m_axi_gmem6">this_weights, cnn_layer.cpp:34:55, read, Widen Fail, , VITIS_LOOP_31_4, cnn_layer.cpp:31:38, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem6">this_weights, cnn_layer.cpp:34:55, read, Inferred, 9216, VITIS_LOOP_26_1, cnn_layer.cpp:26:19, , </column>
                    <column name="m_axi_gmem7">this_bias, cnn_layer.cpp:42:19, read, Widen Fail, , VITIS_LOOP_40_5, cnn_layer.cpp:40:26, 214-307, Could not widen since type i16 size is greater than or equal to alignment 1(bytes)</column>
                    <column name="m_axi_gmem7">this_bias, cnn_layer.cpp:42:19, read, Inferred, 32, VITIS_LOOP_40_5, cnn_layer.cpp:40:26, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="cnn_layer.cpp:24" status="valid" parentFunction="load_params_func" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:27" status="valid" parentFunction="load_params_func" variable="" isDirective="0" options="min=32 max=32"/>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:29" status="valid" parentFunction="load_params_func" variable="" isDirective="0" options="min=1 max=32"/>
        <Pragma type="pipeline" location="cnn_layer.cpp:32" status="valid" parentFunction="load_params_func" variable="" isDirective="0" options="ii=4"/>
        <Pragma type="pipeline" location="cnn_layer.cpp:41" status="valid" parentFunction="load_params_func" variable="" isDirective="0" options="ii=4"/>
        <Pragma type="inline" location="cnn_layer.cpp:47" status="valid" parentFunction="prepare_input_buf_func" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:50" status="valid" parentFunction="prepare_input_buf_func" variable="" isDirective="0" options="min=1 max=32"/>
        <Pragma type="pipeline" location="cnn_layer.cpp:53" status="valid" parentFunction="prepare_input_buf_func" variable="" isDirective="0" options="ii=4"/>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:60" status="valid" parentFunction="prepare_input_buf_func" variable="" isDirective="0" options="min=16 max=16"/>
        <Pragma type="pipeline" location="cnn_layer.cpp:63" status="valid" parentFunction="prepare_input_buf_func" variable="" isDirective="0" options="ii=4"/>
        <Pragma type="inline" location="cnn_layer.cpp:74" status="valid" parentFunction="convolution_func" variable="" isDirective="0" options="off"/>
        <Pragma type="bind_op" location="cnn_layer.cpp:75" status="invalid" parentFunction="convolution_func" variable="" isDirective="0" options="op=mul impl=fabric latency=0">
            <Msg msg_id="207-5562" msg_severity="WARNING" msg_body="missing argument for 'variable'"/>
        </Pragma>
        <Pragma type="bind_op" location="cnn_layer.cpp:76" status="invalid" parentFunction="convolution_func" variable="" isDirective="0" options="op=add impl=fabric latency=0">
            <Msg msg_id="207-5562" msg_severity="WARNING" msg_body="missing argument for 'variable'"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:78" status="valid" parentFunction="convolution_func" variable="" isDirective="0" options="min=32 max=32"/>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:80" status="valid" parentFunction="convolution_func" variable="" isDirective="0" options="min=8 max=16"/>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:85" status="valid" parentFunction="convolution_func" variable="" isDirective="0" options="min=1 max=32"/>
        <Pragma type="inline" location="cnn_layer.cpp:102" status="valid" parentFunction="write_output_func" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:104" status="valid" parentFunction="write_output_func" variable="" isDirective="0" options="min=8 max=16"/>
        <Pragma type="pipeline" location="cnn_layer.cpp:107" status="valid" parentFunction="write_output_func" variable="" isDirective="0" options="ii=4"/>
        <Pragma type="inline" location="cnn_layer.cpp:142" status="valid" parentFunction="read_input_func" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:144" status="valid" parentFunction="read_input_func" variable="" isDirective="0" options="min=8 max=16"/>
        <Pragma type="pipeline" location="cnn_layer.cpp:147" status="valid" parentFunction="read_input_func" variable="" isDirective="0" options="ii=4"/>
        <Pragma type="inline" location="cnn_layer.cpp:154" status="valid" parentFunction="pooling_func" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="cnn_layer.cpp:156" status="valid" parentFunction="pooling_func" variable="" isDirective="0" options="min=4 max=8"/>
        <Pragma type="pipeline" location="cnn_layer.cpp:159" status="valid" parentFunction="pooling_func" variable="" isDirective="0" options="ii=4"/>
        <Pragma type="inline" location="cnn_layer.cpp:183" status="valid" parentFunction="read_input_top" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="cnn_layer.cpp:185" status="valid" parentFunction="read_input_top" variable="" isDirective="0" options="ii=4"/>
        <Pragma type="inline" location="cnn_layer.cpp:191" status="valid" parentFunction="write_output_top" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="cnn_layer.cpp:193" status="valid" parentFunction="write_output_top" variable="" isDirective="0" options="ii=4"/>
        <Pragma type="interface" location="cnn_layer.cpp:208" status="valid" parentFunction="cnn_top" variable="input" isDirective="0" options="m_axi port=input offset=slave bundle=gmem0 depth=256"/>
        <Pragma type="interface" location="cnn_layer.cpp:209" status="valid" parentFunction="cnn_top" variable="output" isDirective="0" options="m_axi port=output offset=slave bundle=gmem1 depth=512"/>
        <Pragma type="interface" location="cnn_layer.cpp:210" status="valid" parentFunction="cnn_top" variable="conv1_weights" isDirective="0" options="m_axi port=conv1_weights offset=slave bundle=gmem2"/>
        <Pragma type="interface" location="cnn_layer.cpp:211" status="valid" parentFunction="cnn_top" variable="conv1_bias" isDirective="0" options="m_axi port=conv1_bias offset=slave bundle=gmem3"/>
        <Pragma type="interface" location="cnn_layer.cpp:212" status="valid" parentFunction="cnn_top" variable="conv2_weights" isDirective="0" options="m_axi port=conv2_weights offset=slave bundle=gmem4"/>
        <Pragma type="interface" location="cnn_layer.cpp:213" status="valid" parentFunction="cnn_top" variable="conv2_bias" isDirective="0" options="m_axi port=conv2_bias offset=slave bundle=gmem5"/>
        <Pragma type="interface" location="cnn_layer.cpp:214" status="valid" parentFunction="cnn_top" variable="conv3_weights" isDirective="0" options="m_axi port=conv3_weights offset=slave bundle=gmem6"/>
        <Pragma type="interface" location="cnn_layer.cpp:215" status="valid" parentFunction="cnn_top" variable="conv3_bias" isDirective="0" options="m_axi port=conv3_bias offset=slave bundle=gmem7"/>
        <Pragma type="interface" location="cnn_layer.cpp:216" status="valid" parentFunction="cnn_top" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="stream" location="cnn_layer.cpp:220" status="valid" parentFunction="cnn_top" variable="input_s" isDirective="0" options="variable=input_s depth=256"/>
        <Pragma type="stream" location="cnn_layer.cpp:222" status="valid" parentFunction="cnn_top" variable="conv1_out" isDirective="0" options="variable=conv1_out depth=8192"/>
        <Pragma type="stream" location="cnn_layer.cpp:224" status="valid" parentFunction="cnn_top" variable="conv2_out" isDirective="0" options="variable=conv2_out depth=8192"/>
        <Pragma type="stream" location="cnn_layer.cpp:226" status="valid" parentFunction="cnn_top" variable="pool1_out" isDirective="0" options="variable=pool1_out depth=2048"/>
        <Pragma type="stream" location="cnn_layer.cpp:228" status="valid" parentFunction="cnn_top" variable="conv3_out" isDirective="0" options="variable=conv3_out depth=2048"/>
        <Pragma type="stream" location="cnn_layer.cpp:230" status="valid" parentFunction="cnn_top" variable="output_s" isDirective="0" options="variable=output_s depth=512"/>
        <Pragma type="dataflow" location="cnn_layer.cpp:231" status="warning" parentFunction="cnn_top" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 8 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
    </PragmaReport>
</profile>

