                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ISO C Compiler 
                              3 ; Version 4.2.14 #0 (Linux)
                              4 ;--------------------------------------------------------
                              5 	.module __stdc_bit_ceilull
                              6 	.optsdcc -mhc08
                              7 	
                              8 	.area HOME    (CODE)
                              9 	.area GSINIT0 (CODE)
                             10 	.area GSINIT  (CODE)
                             11 	.area GSFINAL (CODE)
                             12 	.area CSEG    (CODE)
                             13 	.area XINIT   (CODE)
                             14 	.area CONST   (CODE)
                             15 	.area DSEG    (PAG)
                             16 	.area OSEG    (PAG, OVR)
                             17 	.area XSEG
                             18 	.area XISEG
                             19 ;--------------------------------------------------------
                             20 ; Public variables in this module
                             21 ;--------------------------------------------------------
                             22 	.globl ___stdc_bit_ceilull_PARM_1
                             23 	.globl ___stdc_bit_ceilull
                             24 ;--------------------------------------------------------
                             25 ; ram data
                             26 ;--------------------------------------------------------
                             27 	.area DSEG    (PAG)
   0000                      28 ___stdc_bit_ceilull_sloc0_1_0:
   0000                      29 	.ds 8
                             30 ;--------------------------------------------------------
                             31 ; overlayable items in ram
                             32 ;--------------------------------------------------------
                             33 ;--------------------------------------------------------
                             34 ; absolute ram data
                             35 ;--------------------------------------------------------
                             36 	.area IABS    (ABS)
                             37 	.area IABS    (ABS)
                             38 ;--------------------------------------------------------
                             39 ; absolute external ram data
                             40 ;--------------------------------------------------------
                             41 	.area XABS    (ABS)
                             42 ;--------------------------------------------------------
                             43 ; initialized external ram data
                             44 ;--------------------------------------------------------
                             45 	.area XISEG
                             46 ;--------------------------------------------------------
                             47 ; extended address mode data
                             48 ;--------------------------------------------------------
                             49 	.area XSEG
   0000                      50 ___stdc_bit_ceilull_PARM_1:
   0000                      51 	.ds 8
                             52 ;--------------------------------------------------------
                             53 ; global & static initialisations
                             54 ;--------------------------------------------------------
                             55 	.area HOME    (CODE)
                             56 	.area GSINIT  (CODE)
                             57 	.area GSFINAL (CODE)
                             58 	.area GSINIT  (CODE)
                             59 ;--------------------------------------------------------
                             60 ; Home
                             61 ;--------------------------------------------------------
                             62 	.area HOME    (CODE)
                             63 	.area HOME    (CODE)
                             64 ;--------------------------------------------------------
                             65 ; code
                             66 ;--------------------------------------------------------
                             67 	.area CSEG    (CODE)
                             68 ;------------------------------------------------------------
                             69 ;Allocation info for local variables in function '__stdc_bit_ceilull'
                             70 ;------------------------------------------------------------
                             71 ;sloc0                     Allocated with name '___stdc_bit_ceilull_sloc0_1_0'
                             72 ;value                     Allocated with name '___stdc_bit_ceilull_PARM_1'
                             73 ;i                         Allocated to registers 
                             74 ;------------------------------------------------------------
                             75 ;../__stdc_bit_ceilull.c:37: unsigned long long __stdc_bit_ceilull(unsigned long long value)
                             76 ;	-----------------------------------------
                             77 ;	 function __stdc_bit_ceilull
                             78 ;	-----------------------------------------
                             79 ;	Register assignment is optimal.
                             80 ;	Stack space usage: 0 bytes.
   0000                      81 ___stdc_bit_ceilull:
                             82 ;../__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
   0000 5F            [ 1]   83 	clrx
   0001                      84 00104$:
                             85 ;../__stdc_bit_ceilull.c:41: if(value <= (1ull << i))
   0001 4F            [ 1]   86 	clra
   0002 C7r00r00      [ 4]   87 	sta	__rlulonglong_PARM_1
   0005 C7r00r01      [ 4]   88 	sta	(__rlulonglong_PARM_1 + 1)
   0008 C7r00r02      [ 4]   89 	sta	(__rlulonglong_PARM_1 + 2)
   000B C7r00r03      [ 4]   90 	sta	(__rlulonglong_PARM_1 + 3)
   000E C7r00r04      [ 4]   91 	sta	(__rlulonglong_PARM_1 + 4)
   0011 C7r00r05      [ 4]   92 	sta	(__rlulonglong_PARM_1 + 5)
   0014 C7r00r06      [ 4]   93 	sta	(__rlulonglong_PARM_1 + 6)
   0017 4C            [ 1]   94 	inca
   0018 C7r00r07      [ 4]   95 	sta	(__rlulonglong_PARM_1 + 7)
   001B CFr00r00      [ 4]   96 	stx	__rlulonglong_PARM_2
   001E 89            [ 2]   97 	pshx
   001F CDr00r00      [ 5]   98 	jsr	__rlulonglong
   0022 B7*07         [ 3]   99 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
   0024 BF*06         [ 3]  100 	stx	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
   0026 4E*00*05      [ 5]  101 	mov	*___SDCC_hc08_ret2,*(___stdc_bit_ceilull_sloc0_1_0 + 5)
   0029 4E*00*04      [ 5]  102 	mov	*___SDCC_hc08_ret3,*(___stdc_bit_ceilull_sloc0_1_0 + 4)
   002C 4E*00*03      [ 5]  103 	mov	*___SDCC_hc08_ret4,*(___stdc_bit_ceilull_sloc0_1_0 + 3)
   002F 4E*00*02      [ 5]  104 	mov	*___SDCC_hc08_ret5,*(___stdc_bit_ceilull_sloc0_1_0 + 2)
   0032 4E*00*01      [ 5]  105 	mov	*___SDCC_hc08_ret6,*(___stdc_bit_ceilull_sloc0_1_0 + 1)
   0035 4E*00*00      [ 5]  106 	mov	*___SDCC_hc08_ret7,*___stdc_bit_ceilull_sloc0_1_0
   0038 88            [ 2]  107 	pulx
   0039 B6*07         [ 3]  108 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
   003B C0r00r07      [ 4]  109 	sub	(___stdc_bit_ceilull_PARM_1 + 7)
   003E B6*06         [ 3]  110 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
   0040 C2r00r06      [ 4]  111 	sbc	(___stdc_bit_ceilull_PARM_1 + 6)
   0043 B6*05         [ 3]  112 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
   0045 C2r00r05      [ 4]  113 	sbc	(___stdc_bit_ceilull_PARM_1 + 5)
   0048 B6*04         [ 3]  114 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
   004A C2r00r04      [ 4]  115 	sbc	(___stdc_bit_ceilull_PARM_1 + 4)
   004D B6*03         [ 3]  116 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
   004F C2r00r03      [ 4]  117 	sbc	(___stdc_bit_ceilull_PARM_1 + 3)
   0052 B6*02         [ 3]  118 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
   0054 C2r00r02      [ 4]  119 	sbc	(___stdc_bit_ceilull_PARM_1 + 2)
   0057 B6*01         [ 3]  120 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 1)
   0059 C2r00r01      [ 4]  121 	sbc	(___stdc_bit_ceilull_PARM_1 + 1)
   005C B6*00         [ 3]  122 	lda	*___stdc_bit_ceilull_sloc0_1_0
   005E C2r00r00      [ 4]  123 	sbc	___stdc_bit_ceilull_PARM_1
   0061 24 06         [ 3]  124 	bcc	00103$
                            125 ;../__stdc_bit_ceilull.c:40: for(i = 0; i < ULLONG_WIDTH; i++)
   0063 AF 01         [ 2]  126 	aix	#1
   0065 A3 40         [ 2]  127 	cpx	#0x40
   0067 25 98         [ 3]  128 	bcs	00104$
   0069                     129 00103$:
                            130 ;../__stdc_bit_ceilull.c:43: return (1ull << i);
   0069 4F            [ 1]  131 	clra
   006A C7r00r00      [ 4]  132 	sta	__rlulonglong_PARM_1
   006D C7r00r01      [ 4]  133 	sta	(__rlulonglong_PARM_1 + 1)
   0070 C7r00r02      [ 4]  134 	sta	(__rlulonglong_PARM_1 + 2)
   0073 C7r00r03      [ 4]  135 	sta	(__rlulonglong_PARM_1 + 3)
   0076 C7r00r04      [ 4]  136 	sta	(__rlulonglong_PARM_1 + 4)
   0079 C7r00r05      [ 4]  137 	sta	(__rlulonglong_PARM_1 + 5)
   007C C7r00r06      [ 4]  138 	sta	(__rlulonglong_PARM_1 + 6)
   007F 4C            [ 1]  139 	inca
   0080 C7r00r07      [ 4]  140 	sta	(__rlulonglong_PARM_1 + 7)
   0083 CFr00r00      [ 4]  141 	stx	__rlulonglong_PARM_2
   0086 CDr00r00      [ 5]  142 	jsr	__rlulonglong
   0089 B7*07         [ 3]  143 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
   008B BF*06         [ 3]  144 	stx	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
   008D 4E*00*05      [ 5]  145 	mov	*___SDCC_hc08_ret2,*(___stdc_bit_ceilull_sloc0_1_0 + 5)
   0090 4E*00*04      [ 5]  146 	mov	*___SDCC_hc08_ret3,*(___stdc_bit_ceilull_sloc0_1_0 + 4)
   0093 4E*00*03      [ 5]  147 	mov	*___SDCC_hc08_ret4,*(___stdc_bit_ceilull_sloc0_1_0 + 3)
   0096 4E*00*02      [ 5]  148 	mov	*___SDCC_hc08_ret5,*(___stdc_bit_ceilull_sloc0_1_0 + 2)
   0099 4E*00*01      [ 5]  149 	mov	*___SDCC_hc08_ret6,*(___stdc_bit_ceilull_sloc0_1_0 + 1)
   009C 4E*00*00      [ 5]  150 	mov	*___SDCC_hc08_ret7,*___stdc_bit_ceilull_sloc0_1_0
   009F 4E*00*00      [ 5]  151 	mov	*___stdc_bit_ceilull_sloc0_1_0,*___SDCC_hc08_ret7
   00A2 4E*01*00      [ 5]  152 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 1),*___SDCC_hc08_ret6
   00A5 4E*02*00      [ 5]  153 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 2),*___SDCC_hc08_ret5
   00A8 4E*03*00      [ 5]  154 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 3),*___SDCC_hc08_ret4
   00AB 4E*04*00      [ 5]  155 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 4),*___SDCC_hc08_ret3
   00AE 4E*05*00      [ 5]  156 	mov	*(___stdc_bit_ceilull_sloc0_1_0 + 5),*___SDCC_hc08_ret2
   00B1 BE*06         [ 3]  157 	ldx	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
   00B3 B6*07         [ 3]  158 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
                            159 ;../__stdc_bit_ceilull.c:44: }
   00B5 81            [ 4]  160 	rts
                            161 	.area CSEG    (CODE)
                            162 	.area CONST   (CODE)
                            163 	.area XINIT   (CODE)
                            164 	.area CABS    (ABS,CODE)
