<!doctype html>
<html lang="en">

<head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1,shrink-to-fit=no">
    <title>Shashwat Shrivastava</title>
    <meta name='keywords'
        CONTENT='Portfolio, Shashwat Shrivastava, IIIT-Hyderabad, IIIT-H, Bhopal, MP, India, Research, Suresh Purnini'>

    <meta name='description' CONTENT='This is Portfolio website of Shashwat Shrivastava who is a PhD Scholar at EPFL'>
    <link rel='icon' href='images/favicon.ico' type='image/x-icon' sizes="16x16" />
    <link rel='shortcut icon' href='images/favicon.ico' type='image/x-icon' sizes="16x16" />
    <link rel="stylesheet" href="css/style.css">
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.1/dist/css/bootstrap.min.css" rel="stylesheet"
        integrity="sha384-4bw+/aepP/YC94hEpVNVgiZdgIC5+VKNBQNGCHeKRQN+PtmoHDEXuppvnDJzQIu9" crossorigin="anonymous" />
    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.3.1/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-HwwvtgBNo3bZJJLYd8oVXjrBZt8cqVSpeBNS5n7C8IVInixGAoxmnlMuBnhbgrkm"
        crossorigin="anonymous"></script>
</head>

<body>

    <header>

    </header>

    <main>

        <section class="jumbotron text-center container">

            <div class="container mt-5">
                <div class="row align-items-center justify-content-start">
                    <!-- Empty Column on the Left -->
                    <div class="col"></div>

                    <!-- Centered Column -->
                    <div class="col-5 col-sm-6 col-md-6 col-lg-5">
                        <h1 class="jumbotron heading">Shashwat Shrivastava</h1>
                        <p class="eid"> shashwat.shrivastava@epfl.ch </h6>
                    </div>

                    <!-- Rightmost Column -->
                    <div class="col d-flex justify-content-end">
                        <img src="images/shrivastava-crp.png" class="img-fluid" style="width: 12vw;"
                            alt="Shashwat Shrivastava">
                    </div>
                </div>
            </div>


            <!-- Navigations -->
            <p>
                <a href="https://github.com/t2shashwat" class="btn btn-primary m-3">Github</a>
                <a href="https://twitter.com/talk2shashwat"
                    class="btn btn-primary m-3">Twitter</a>
                <a href="https://scholar.google.com/citations?user=DZmLYhkAAAAJ&hl=en"
                    class="btn btn-primary m-3">Google Scholar</a>
                <a href="https://www.linkedin.com/in/shashwat-shrivastava-4a9692163/" class="btn btn-primary m-3">Linkedin</a>
                <a href="documents/CV_2024.pdf" class="btn btn-primary m-3">Resume</a>
            </p>

            <!-- College Image -->
            <!-- <div class="container">
                <img src="images/EPFL.jpg" class="img-fluid" width='1500' height='150'
                    alt="École polytechnique fédérale de Lausanne">
            </div> -->

        </section>

        <br> <br>

        <div class="container">

            <p class="p-2 mx-1">
                I am a Ph.D. student at <a href="https://www.epfl.ch/schools/ic/"> EPFL</a>, advised by Dr. Mirjana Stojilović. 
                I am broadly interested in FPGA architecture and Computer-Aided
                Design. My research is focused on reducing the compile time for FPGAs by incorporating
                architectural enhancements and rethinking CAD algorithms.
            </p>

            <p class="px-2 mx-1"> I completed my B.Tech. (Bachelor of Technology) + M.S. (Master of Science) by research
                in Electronics and Communication Engineering at <a href="https://www.iiit.ac.in/"> International Institute of 
                Information Technology, Hyderabad</a> through a dual degree program. For my Master's thesis, under the guidance 
                of <a
                href="https://scholar.google.com/citations?user=m8_F5SoAAAAJ&hl=en"> Prof. Suresh Purini</a>, I developed an 
                FPGA-based hardware accelerator for stereo vision applications. </p>

            <p class="px-2 mx-1"> Besides academia, I am an ardent cricket fan and a skilled player. I am interested in
                theories of human origin and behavioral studies of humans from the perspective of psychology.</p>
        </div>

        <div class="container">
            <h2 class="p-2 mx-1"> Publications </h2>
            <div class="container">
                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2">
                        <b>FCCM 2025</b>                        
                    </div>

                    <div class="col-8 col-sm-9 col-lg-10">
                        <span class="paper-title">Guaranteed Yet Hard to Find: Uncovering FPGA Routing Convergence Paradox [<a href="documents/FCCM25_Guaranteed_Yet_Hard_to_Find.pdf">pdf</a>]</span>
                        
                        <span class="authors"><span class="bolder">Shashwat Shrivastava</span>, Stefan Nikolić, Sun Tanaka, Chirag Ravishankar, Dinesh Gaitonde, Mirjana Stojilović </span>
                        
                        <!-- IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2023, San Francisco, CA, USA, pp. 1-9. -->
                    </div>
                </div> 
                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2">
                        <b>ICCAD 2023</b>
                    </div>

                    <div class="col-8 col-sm-9 col-lg-10">
                        <span class="paper-title">IIBLAST: Speeding Up Commercial FPGA Routing by Decoupling and Mitigating the Intra-CLB Bottleneck [<a href="documents/ICCAD2023_IIBLAST.pdf">pdf</a>]</span>
                        
                        <span class="authors"><span class="bolder">Shashwat Shrivastava</span>, Stefan Nikolić, Chirag Ravishankar, Dinesh Gaitonde, Mirjana Stojilović </span>
                        
                        <!-- IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2023, San Francisco, CA, USA, pp. 1-9. -->
                    </div>
                </div>
                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2">
                        <b>HaSS 2023</b>
                    </div>

                    <div class="col-8 col-sm-9 col-lg-10">
                        <span class="paper-title">Instruction-level Power Side-channel Leakage Evaluation of Soft-core CPUs on Shared FPGAs [<a href="documents/HaSS2023.pdf">pdf</a>] </span> 
                        
                        <span class="authors">Ognjen Glamočanin, <b>Shashwat Shrivastava</b>, Jinwei Yao, Nour Ardo, Mathias Payer, Mirjana Stojilović </span>
                        
                        <!-- Journal of Hardware and Systems Security, 2023, 7(2), pp. 72-99. -->
                    </div>
                </div>
                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2">
                        <b>ACM TACO 2022</b>
                    </div>

                    <div class="col-8 col-sm-9 col-lg-10">
                        <span class="paper-title">An FPGA Overlay for CNN Inference with Fine-grained Flexible Parallelism [<a href="documents/TACO2022.pdf">pdf</a>] </span> 
                        
                        <span class="authors">Ziaul Choudhury, <b>Shashwat Shrivastava</b>, Lavanya Ramapantulu, Suresh Purini </span>
                        
                        <!-- ACM Transactions on Architecture and Code Optimization (TACO), 2022, pp. 1-26. -->
                    </div>
                </div>
                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2">
                        <b>FPL 2020</b>
                    </div>

                    <div class="col-8 col-sm-9 col-lg-10">
                        <span class="paper-title">FPGA Accelerator for Stereo Vision using Semi-Global Matching through Dependency Relaxation [<a href="documents/FPL2020_Stereo_Vision.pdf">pdf</a>] </span>
                        
                        <span class="authors"><b>Shashwat Shrivastava</b>, Ziaul Choudhury, Shashwat Khandelwal, Suresh Purini </span>
                        <!-- 30th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden, 2020, pp. 304-309. -->
                    </div>
                </div>

                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2"><b>FPL 2020</b></div>
                    <div class="col-8 col-sm-9 col-lg-10">
                        <span class="paper-title">Accelerating Local Laplacian Filters on FPGAs [<a href="documents/FPL2020_Local_Laplacian_Filters.pdf">pdf</a>]</span>
                        
                        <span class="authors">Shashwat Khandelwal, Ziaul Choudhury, <b>Shashwat Shrivastava</b>, Suresh Purini </span>
                        <!-- 2020 </b> 30th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden, 2020, pp. 109-114. -->
                    </div>
                </div>
            </div>
        </div>


        <div class="container">
            <h2 class="p-2 mx-1"> Education </h2>
            <div class="container">
                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2">
                        <b> 2021-Present </b>
                    </div>

                    <div class="col-8 col-sm-9 col-lg-10">
                        Ph.D. in Computer and Communication Sciences
                        <a href="https://www.epfl.ch/schools/ic/"> Ecole Polytechnique Fédérale de Lausanne
                                (EPFL)</a>, Lausanne, Switzerland.
                    </div>
                </div>

                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2"><b>2016-2021</b></div>
                    <div class="col-8 col-sm-9 col-lg-10">
                        B.Tech. in Electronics and Communications Engineering + M.S. by research
                        <a href="https://www.iiit.ac.in/"> International Institute of Information Technology -
                                Hyderabad (IIIT-H)</a>, India
                    </div>
                </div>
            </div>
        </div>



        <!-- <div class="container">
            <h2 class="p-2 mx-1"> Teaching </h2>
            <h3>
            <ul class="teaching">
                <li> <b> Fundamentals of Digital Systems, instructor: Dr. Mirjana Stojilović, Spring-2024</li>
                <li class="py-1"> <b> Information, Computation, Communication, instructor: Dr. Mirjana Stojilović, Spring-2022 and Spring-2023
                </li>
                <li class="py-1"> <b> Computer Architecture, instructor: Dr. Mirjana Stojilović, Fall-2022 </li>
            </ul>
            </h3>
            <h3>
            <ul class="teaching">
                <li> <b>Intro to Psychology</b>, instructor: Prof. Priyanka Shrivastava, Monsoon-2020 </li>
                <li class="py-1"> <b> Intro to Processor Architecture, </b> instructor: Prof. Suresh Purini, Spring-2020
                </li>
                <li class="py-1"> <b> Technology Product Entrepreneurship </b>, instructor: Ramesh Loganathan,
                    Monsoon-2019</li>
                <li class="py-1"> <b> Intro to Internet of Things </b>, instructor: Dr. Lavaya Ramapantulu, Spring-2019
                </li>
                <li class="pt-1"> <b> Embedded Hardware Design </b>, instructor: Dr. Lavanya Ramapantulu, Monsoon-2018
                </li>
            </ul>
            </h3>
        </div> -->

        <div class="container">
            <h2 class="p-2 mx-1"> Professional Experience </h2>
            <div class="container">
                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2">
                        <b> Jun, 2023 - Dec, 2023</b>
                    </div>
                    <div class="col-8 col-sm-9 col-lg-10">
                        <a href="https://www.intel.com/content/www/us/en/homepage.html"> AMD</a>, Research Intern
                        in the FPGA architecture team
                    </div>
                </div>
                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2">
                        <b> Jan, 2021 - July, 2021</b>
                    </div>
                    <div class="col-8 col-sm-9 col-lg-10">
                        <a href="https://www.intel.com/content/www/us/en/homepage.html"> Intel Labs</a>, Research Intern
                        at Processor Architecture Lab (PAR)
                    </div>
                </div>

                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2"><b> May, 2019 - Aug, 2019 </b></div>
                    <div class="col-8 col-sm-9 col-lg-10">
                        <a href="https://summerofcode.withgoogle.com/"> Google Summer of Code (GSoC)</a>, Student
                        Developer for RoboComp
                    </div>
                </div>

                <div class="row py-2">
                    <div class="col-4 col-sm-3 col-lg-2"><b>May, 2018 - July, 2018</b></div>
                    <div class="col-8 col-sm-9 col-lg-10">
                        <a href="https://bluespec.com/"> Bluespec</a>, Intern
                    </div>
                </div>
            </div>
        </div>



    </main>


    <footer class="text-center mt-5">
        <div>
            Copyright &copy; 2023 Shashwat Shrivastava. All rights reserved.
        </div>
    </footer>



    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.2.3/dist/js/bootstrap.bundle.min.js"
        integrity="sha384-kenU1KFdBIe4zVF0s0G1M5b4hcpxyD9F7jL+jjXkk+Q2h455rYXK/7HAuoJl+0I4"
        crossorigin="anonymous"></script>
</body>

</html>
