<stg><name>conv_7x7</name>


<trans_list>

<trans id="1816" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1817" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1818" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1819" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1820" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1821" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1822" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1823" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1824" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1825" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1826" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1827" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1828" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1829" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1830" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1831" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1832" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1833" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1834" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1835" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1836" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1837" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1838" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1839" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1840" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1841" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1842" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1843" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1844" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1845" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1846" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1847" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1848" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1849" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1850" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1851" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1852" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1853" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1854" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1855" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1856" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1857" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1858" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %W_buf_0_addr = getelementptr i16 %W_buf_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="W_buf_0_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %W_buf_0_addr_1 = getelementptr i16 %W_buf_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:88 %W_buf_1_addr = getelementptr i16 %W_buf_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="W_buf_1_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:89 %W_buf_1_addr_1 = getelementptr i16 %W_buf_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:172 %W_buf_2_addr = getelementptr i16 %W_buf_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="W_buf_2_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:173 %W_buf_2_addr_1 = getelementptr i16 %W_buf_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:256 %W_buf_3_addr = getelementptr i16 %W_buf_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="W_buf_3_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:257 %W_buf_3_addr_1 = getelementptr i16 %W_buf_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:340 %W_buf_4_addr = getelementptr i16 %W_buf_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="W_buf_4_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:341 %W_buf_4_addr_1 = getelementptr i16 %W_buf_4, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:424 %W_buf_5_addr = getelementptr i16 %W_buf_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="W_buf_5_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:425 %W_buf_5_addr_1 = getelementptr i16 %W_buf_5, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:508 %W_buf_6_addr = getelementptr i16 %W_buf_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="W_buf_6_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:509 %W_buf_6_addr_1 = getelementptr i16 %W_buf_6, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="7">
<![CDATA[
entry:592 %W_buf_0_load = load i7 %W_buf_0_addr

]]></Node>
<StgValue><ssdm name="W_buf_0_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="7">
<![CDATA[
entry:593 %W_buf_0_load_1 = load i7 %W_buf_0_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_0_load_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="7">
<![CDATA[
entry:599 %W_buf_1_load = load i7 %W_buf_1_addr

]]></Node>
<StgValue><ssdm name="W_buf_1_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="7">
<![CDATA[
entry:600 %W_buf_1_load_1 = load i7 %W_buf_1_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_1_load_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="7">
<![CDATA[
entry:606 %W_buf_2_load = load i7 %W_buf_2_addr

]]></Node>
<StgValue><ssdm name="W_buf_2_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="7">
<![CDATA[
entry:607 %W_buf_2_load_1 = load i7 %W_buf_2_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_2_load_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="7">
<![CDATA[
entry:613 %W_buf_3_load = load i7 %W_buf_3_addr

]]></Node>
<StgValue><ssdm name="W_buf_3_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="7">
<![CDATA[
entry:614 %W_buf_3_load_1 = load i7 %W_buf_3_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_3_load_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="7">
<![CDATA[
entry:620 %W_buf_4_load = load i7 %W_buf_4_addr

]]></Node>
<StgValue><ssdm name="W_buf_4_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="7">
<![CDATA[
entry:621 %W_buf_4_load_1 = load i7 %W_buf_4_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_4_load_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="7">
<![CDATA[
entry:627 %W_buf_5_load = load i7 %W_buf_5_addr

]]></Node>
<StgValue><ssdm name="W_buf_5_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="7">
<![CDATA[
entry:628 %W_buf_5_load_1 = load i7 %W_buf_5_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_5_load_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="7">
<![CDATA[
entry:634 %W_buf_6_load = load i7 %W_buf_6_addr

]]></Node>
<StgValue><ssdm name="W_buf_6_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="7">
<![CDATA[
entry:635 %W_buf_6_load_1 = load i7 %W_buf_6_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_6_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %W_buf_0_addr_2 = getelementptr i16 %W_buf_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %W_buf_0_addr_3 = getelementptr i16 %W_buf_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_3"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:90 %W_buf_1_addr_2 = getelementptr i16 %W_buf_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:91 %W_buf_1_addr_3 = getelementptr i16 %W_buf_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_3"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:174 %W_buf_2_addr_2 = getelementptr i16 %W_buf_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:175 %W_buf_2_addr_3 = getelementptr i16 %W_buf_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_3"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:258 %W_buf_3_addr_2 = getelementptr i16 %W_buf_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:259 %W_buf_3_addr_3 = getelementptr i16 %W_buf_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:342 %W_buf_4_addr_2 = getelementptr i16 %W_buf_4, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:343 %W_buf_4_addr_3 = getelementptr i16 %W_buf_4, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:426 %W_buf_5_addr_2 = getelementptr i16 %W_buf_5, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:427 %W_buf_5_addr_3 = getelementptr i16 %W_buf_5, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_3"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:510 %W_buf_6_addr_2 = getelementptr i16 %W_buf_6, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_2"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:511 %W_buf_6_addr_3 = getelementptr i16 %W_buf_6, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="7">
<![CDATA[
entry:592 %W_buf_0_load = load i7 %W_buf_0_addr

]]></Node>
<StgValue><ssdm name="W_buf_0_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="7">
<![CDATA[
entry:593 %W_buf_0_load_1 = load i7 %W_buf_0_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_0_load_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="7">
<![CDATA[
entry:594 %W_buf_0_load_2 = load i7 %W_buf_0_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_0_load_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="7">
<![CDATA[
entry:595 %W_buf_0_load_3 = load i7 %W_buf_0_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_0_load_3"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="7">
<![CDATA[
entry:599 %W_buf_1_load = load i7 %W_buf_1_addr

]]></Node>
<StgValue><ssdm name="W_buf_1_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="16" op_0_bw="7">
<![CDATA[
entry:600 %W_buf_1_load_1 = load i7 %W_buf_1_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_1_load_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="7">
<![CDATA[
entry:601 %W_buf_1_load_2 = load i7 %W_buf_1_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_1_load_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="7">
<![CDATA[
entry:602 %W_buf_1_load_3 = load i7 %W_buf_1_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_1_load_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="7">
<![CDATA[
entry:606 %W_buf_2_load = load i7 %W_buf_2_addr

]]></Node>
<StgValue><ssdm name="W_buf_2_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="7">
<![CDATA[
entry:607 %W_buf_2_load_1 = load i7 %W_buf_2_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_2_load_1"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="7">
<![CDATA[
entry:608 %W_buf_2_load_2 = load i7 %W_buf_2_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_2_load_2"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="7">
<![CDATA[
entry:609 %W_buf_2_load_3 = load i7 %W_buf_2_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_2_load_3"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="7">
<![CDATA[
entry:613 %W_buf_3_load = load i7 %W_buf_3_addr

]]></Node>
<StgValue><ssdm name="W_buf_3_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="16" op_0_bw="7">
<![CDATA[
entry:614 %W_buf_3_load_1 = load i7 %W_buf_3_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_3_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="7">
<![CDATA[
entry:615 %W_buf_3_load_2 = load i7 %W_buf_3_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_3_load_2"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="7">
<![CDATA[
entry:616 %W_buf_3_load_3 = load i7 %W_buf_3_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_3_load_3"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="7">
<![CDATA[
entry:620 %W_buf_4_load = load i7 %W_buf_4_addr

]]></Node>
<StgValue><ssdm name="W_buf_4_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="7">
<![CDATA[
entry:621 %W_buf_4_load_1 = load i7 %W_buf_4_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_4_load_1"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="7">
<![CDATA[
entry:622 %W_buf_4_load_2 = load i7 %W_buf_4_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_4_load_2"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="7">
<![CDATA[
entry:623 %W_buf_4_load_3 = load i7 %W_buf_4_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_4_load_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="7">
<![CDATA[
entry:627 %W_buf_5_load = load i7 %W_buf_5_addr

]]></Node>
<StgValue><ssdm name="W_buf_5_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="16" op_0_bw="7">
<![CDATA[
entry:628 %W_buf_5_load_1 = load i7 %W_buf_5_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_5_load_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="7">
<![CDATA[
entry:629 %W_buf_5_load_2 = load i7 %W_buf_5_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_5_load_2"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="7">
<![CDATA[
entry:630 %W_buf_5_load_3 = load i7 %W_buf_5_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_5_load_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="7">
<![CDATA[
entry:634 %W_buf_6_load = load i7 %W_buf_6_addr

]]></Node>
<StgValue><ssdm name="W_buf_6_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="7">
<![CDATA[
entry:635 %W_buf_6_load_1 = load i7 %W_buf_6_addr_1

]]></Node>
<StgValue><ssdm name="W_buf_6_load_1"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="7">
<![CDATA[
entry:636 %W_buf_6_load_2 = load i7 %W_buf_6_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_6_load_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="7">
<![CDATA[
entry:637 %W_buf_6_load_3 = load i7 %W_buf_6_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_6_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %W_buf_0_addr_4 = getelementptr i16 %W_buf_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_4"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %W_buf_0_addr_5 = getelementptr i16 %W_buf_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_5"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:92 %W_buf_1_addr_4 = getelementptr i16 %W_buf_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_4"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:93 %W_buf_1_addr_5 = getelementptr i16 %W_buf_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_5"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:176 %W_buf_2_addr_4 = getelementptr i16 %W_buf_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_4"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:177 %W_buf_2_addr_5 = getelementptr i16 %W_buf_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_5"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:260 %W_buf_3_addr_4 = getelementptr i16 %W_buf_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_4"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:261 %W_buf_3_addr_5 = getelementptr i16 %W_buf_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_5"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:344 %W_buf_4_addr_4 = getelementptr i16 %W_buf_4, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_4"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:345 %W_buf_4_addr_5 = getelementptr i16 %W_buf_4, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_5"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:428 %W_buf_5_addr_4 = getelementptr i16 %W_buf_5, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_4"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:429 %W_buf_5_addr_5 = getelementptr i16 %W_buf_5, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_5"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:512 %W_buf_6_addr_4 = getelementptr i16 %W_buf_6, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_4"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:513 %W_buf_6_addr_5 = getelementptr i16 %W_buf_6, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_5"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="16" op_0_bw="7">
<![CDATA[
entry:594 %W_buf_0_load_2 = load i7 %W_buf_0_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_0_load_2"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="16" op_0_bw="7">
<![CDATA[
entry:595 %W_buf_0_load_3 = load i7 %W_buf_0_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_0_load_3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="7">
<![CDATA[
entry:596 %W_buf_0_load_4 = load i7 %W_buf_0_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_0_load_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="7">
<![CDATA[
entry:597 %W_buf_0_load_5 = load i7 %W_buf_0_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_0_load_5"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="7">
<![CDATA[
entry:601 %W_buf_1_load_2 = load i7 %W_buf_1_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_1_load_2"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="7">
<![CDATA[
entry:602 %W_buf_1_load_3 = load i7 %W_buf_1_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_1_load_3"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="7">
<![CDATA[
entry:603 %W_buf_1_load_4 = load i7 %W_buf_1_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_1_load_4"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="7">
<![CDATA[
entry:604 %W_buf_1_load_5 = load i7 %W_buf_1_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_1_load_5"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="16" op_0_bw="7">
<![CDATA[
entry:608 %W_buf_2_load_2 = load i7 %W_buf_2_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_2_load_2"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="7">
<![CDATA[
entry:609 %W_buf_2_load_3 = load i7 %W_buf_2_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_2_load_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="7">
<![CDATA[
entry:610 %W_buf_2_load_4 = load i7 %W_buf_2_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_2_load_4"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="7">
<![CDATA[
entry:611 %W_buf_2_load_5 = load i7 %W_buf_2_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_2_load_5"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="16" op_0_bw="7">
<![CDATA[
entry:615 %W_buf_3_load_2 = load i7 %W_buf_3_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_3_load_2"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="16" op_0_bw="7">
<![CDATA[
entry:616 %W_buf_3_load_3 = load i7 %W_buf_3_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_3_load_3"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="7">
<![CDATA[
entry:617 %W_buf_3_load_4 = load i7 %W_buf_3_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_3_load_4"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="7">
<![CDATA[
entry:618 %W_buf_3_load_5 = load i7 %W_buf_3_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_3_load_5"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="16" op_0_bw="7">
<![CDATA[
entry:622 %W_buf_4_load_2 = load i7 %W_buf_4_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_4_load_2"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="16" op_0_bw="7">
<![CDATA[
entry:623 %W_buf_4_load_3 = load i7 %W_buf_4_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_4_load_3"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="7">
<![CDATA[
entry:624 %W_buf_4_load_4 = load i7 %W_buf_4_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_4_load_4"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="7">
<![CDATA[
entry:625 %W_buf_4_load_5 = load i7 %W_buf_4_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_4_load_5"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="16" op_0_bw="7">
<![CDATA[
entry:629 %W_buf_5_load_2 = load i7 %W_buf_5_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_5_load_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="16" op_0_bw="7">
<![CDATA[
entry:630 %W_buf_5_load_3 = load i7 %W_buf_5_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_5_load_3"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="7">
<![CDATA[
entry:631 %W_buf_5_load_4 = load i7 %W_buf_5_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_5_load_4"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="7">
<![CDATA[
entry:632 %W_buf_5_load_5 = load i7 %W_buf_5_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_5_load_5"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="16" op_0_bw="7">
<![CDATA[
entry:636 %W_buf_6_load_2 = load i7 %W_buf_6_addr_2

]]></Node>
<StgValue><ssdm name="W_buf_6_load_2"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="7">
<![CDATA[
entry:637 %W_buf_6_load_3 = load i7 %W_buf_6_addr_3

]]></Node>
<StgValue><ssdm name="W_buf_6_load_3"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="7">
<![CDATA[
entry:638 %W_buf_6_load_4 = load i7 %W_buf_6_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_6_load_4"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="7">
<![CDATA[
entry:639 %W_buf_6_load_5 = load i7 %W_buf_6_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_6_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="157" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %W_buf_0_addr_6 = getelementptr i16 %W_buf_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_6"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %W_buf_0_addr_7 = getelementptr i16 %W_buf_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_7"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:94 %W_buf_1_addr_6 = getelementptr i16 %W_buf_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_6"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:95 %W_buf_1_addr_7 = getelementptr i16 %W_buf_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_7"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %W_buf_2_addr_6 = getelementptr i16 %W_buf_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_6"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:179 %W_buf_2_addr_7 = getelementptr i16 %W_buf_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_7"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:262 %W_buf_3_addr_6 = getelementptr i16 %W_buf_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_6"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:263 %W_buf_3_addr_7 = getelementptr i16 %W_buf_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_7"/></StgValue>
</operation>

<operation id="165" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:346 %W_buf_4_addr_6 = getelementptr i16 %W_buf_4, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_6"/></StgValue>
</operation>

<operation id="166" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:347 %W_buf_4_addr_7 = getelementptr i16 %W_buf_4, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_7"/></StgValue>
</operation>

<operation id="167" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:430 %W_buf_5_addr_6 = getelementptr i16 %W_buf_5, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_6"/></StgValue>
</operation>

<operation id="168" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:431 %W_buf_5_addr_7 = getelementptr i16 %W_buf_5, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_7"/></StgValue>
</operation>

<operation id="169" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:514 %W_buf_6_addr_6 = getelementptr i16 %W_buf_6, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_6"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:515 %W_buf_6_addr_7 = getelementptr i16 %W_buf_6, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_7"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="7">
<![CDATA[
entry:596 %W_buf_0_load_4 = load i7 %W_buf_0_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_0_load_4"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="16" op_0_bw="7">
<![CDATA[
entry:597 %W_buf_0_load_5 = load i7 %W_buf_0_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_0_load_5"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="7">
<![CDATA[
entry:598 %W_buf_0_load_6 = load i7 %W_buf_0_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_0_load_6"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="7">
<![CDATA[
entry:603 %W_buf_1_load_4 = load i7 %W_buf_1_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_1_load_4"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="7">
<![CDATA[
entry:604 %W_buf_1_load_5 = load i7 %W_buf_1_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_1_load_5"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="7">
<![CDATA[
entry:605 %W_buf_1_load_6 = load i7 %W_buf_1_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_1_load_6"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="16" op_0_bw="7">
<![CDATA[
entry:610 %W_buf_2_load_4 = load i7 %W_buf_2_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_2_load_4"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="7">
<![CDATA[
entry:611 %W_buf_2_load_5 = load i7 %W_buf_2_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_2_load_5"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="7">
<![CDATA[
entry:612 %W_buf_2_load_6 = load i7 %W_buf_2_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_2_load_6"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="7">
<![CDATA[
entry:617 %W_buf_3_load_4 = load i7 %W_buf_3_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_3_load_4"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="7">
<![CDATA[
entry:618 %W_buf_3_load_5 = load i7 %W_buf_3_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_3_load_5"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="7">
<![CDATA[
entry:619 %W_buf_3_load_6 = load i7 %W_buf_3_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_3_load_6"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="16" op_0_bw="7">
<![CDATA[
entry:624 %W_buf_4_load_4 = load i7 %W_buf_4_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_4_load_4"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="7">
<![CDATA[
entry:625 %W_buf_4_load_5 = load i7 %W_buf_4_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_4_load_5"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="7">
<![CDATA[
entry:626 %W_buf_4_load_6 = load i7 %W_buf_4_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_4_load_6"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="7">
<![CDATA[
entry:631 %W_buf_5_load_4 = load i7 %W_buf_5_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_5_load_4"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="7">
<![CDATA[
entry:632 %W_buf_5_load_5 = load i7 %W_buf_5_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_5_load_5"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="7">
<![CDATA[
entry:633 %W_buf_5_load_6 = load i7 %W_buf_5_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_5_load_6"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="7">
<![CDATA[
entry:638 %W_buf_6_load_4 = load i7 %W_buf_6_addr_4

]]></Node>
<StgValue><ssdm name="W_buf_6_load_4"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="7">
<![CDATA[
entry:639 %W_buf_6_load_5 = load i7 %W_buf_6_addr_5

]]></Node>
<StgValue><ssdm name="W_buf_6_load_5"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="7">
<![CDATA[
entry:640 %W_buf_6_load_6 = load i7 %W_buf_6_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_6_load_6"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="7">
<![CDATA[
entry:641 %W_buf_0_load_7 = load i7 %W_buf_0_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_0_load_7"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="7">
<![CDATA[
entry:648 %W_buf_1_load_7 = load i7 %W_buf_1_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_1_load_7"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="7">
<![CDATA[
entry:655 %W_buf_2_load_7 = load i7 %W_buf_2_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_2_load_7"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="7">
<![CDATA[
entry:662 %W_buf_3_load_7 = load i7 %W_buf_3_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_3_load_7"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="7">
<![CDATA[
entry:669 %W_buf_4_load_7 = load i7 %W_buf_4_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_4_load_7"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="7">
<![CDATA[
entry:676 %W_buf_5_load_7 = load i7 %W_buf_5_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_5_load_7"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="7">
<![CDATA[
entry:683 %W_buf_6_load_7 = load i7 %W_buf_6_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_6_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %W_buf_0_addr_8 = getelementptr i16 %W_buf_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_8"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %W_buf_0_addr_9 = getelementptr i16 %W_buf_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_9"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:96 %W_buf_1_addr_8 = getelementptr i16 %W_buf_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_8"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:97 %W_buf_1_addr_9 = getelementptr i16 %W_buf_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_9"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:180 %W_buf_2_addr_8 = getelementptr i16 %W_buf_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_8"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %W_buf_2_addr_9 = getelementptr i16 %W_buf_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_9"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:264 %W_buf_3_addr_8 = getelementptr i16 %W_buf_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_8"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:265 %W_buf_3_addr_9 = getelementptr i16 %W_buf_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_9"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:348 %W_buf_4_addr_8 = getelementptr i16 %W_buf_4, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_8"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:349 %W_buf_4_addr_9 = getelementptr i16 %W_buf_4, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_9"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:432 %W_buf_5_addr_8 = getelementptr i16 %W_buf_5, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_8"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:433 %W_buf_5_addr_9 = getelementptr i16 %W_buf_5, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_9"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:516 %W_buf_6_addr_8 = getelementptr i16 %W_buf_6, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_8"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:517 %W_buf_6_addr_9 = getelementptr i16 %W_buf_6, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_9"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="7">
<![CDATA[
entry:598 %W_buf_0_load_6 = load i7 %W_buf_0_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_0_load_6"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="7">
<![CDATA[
entry:605 %W_buf_1_load_6 = load i7 %W_buf_1_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_1_load_6"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="7">
<![CDATA[
entry:612 %W_buf_2_load_6 = load i7 %W_buf_2_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_2_load_6"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="7">
<![CDATA[
entry:619 %W_buf_3_load_6 = load i7 %W_buf_3_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_3_load_6"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="7">
<![CDATA[
entry:626 %W_buf_4_load_6 = load i7 %W_buf_4_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_4_load_6"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="7">
<![CDATA[
entry:633 %W_buf_5_load_6 = load i7 %W_buf_5_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_5_load_6"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="7">
<![CDATA[
entry:640 %W_buf_6_load_6 = load i7 %W_buf_6_addr_6

]]></Node>
<StgValue><ssdm name="W_buf_6_load_6"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="7">
<![CDATA[
entry:641 %W_buf_0_load_7 = load i7 %W_buf_0_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_0_load_7"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="7">
<![CDATA[
entry:642 %W_buf_0_load_8 = load i7 %W_buf_0_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_0_load_8"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="7">
<![CDATA[
entry:643 %W_buf_0_load_9 = load i7 %W_buf_0_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_0_load_9"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="7">
<![CDATA[
entry:648 %W_buf_1_load_7 = load i7 %W_buf_1_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_1_load_7"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="7">
<![CDATA[
entry:649 %W_buf_1_load_8 = load i7 %W_buf_1_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_1_load_8"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="7">
<![CDATA[
entry:650 %W_buf_1_load_9 = load i7 %W_buf_1_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_1_load_9"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="7">
<![CDATA[
entry:655 %W_buf_2_load_7 = load i7 %W_buf_2_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_2_load_7"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="7">
<![CDATA[
entry:656 %W_buf_2_load_8 = load i7 %W_buf_2_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_2_load_8"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="7">
<![CDATA[
entry:657 %W_buf_2_load_9 = load i7 %W_buf_2_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_2_load_9"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="7">
<![CDATA[
entry:662 %W_buf_3_load_7 = load i7 %W_buf_3_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_3_load_7"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="7">
<![CDATA[
entry:663 %W_buf_3_load_8 = load i7 %W_buf_3_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_3_load_8"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="7">
<![CDATA[
entry:664 %W_buf_3_load_9 = load i7 %W_buf_3_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_3_load_9"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="7">
<![CDATA[
entry:669 %W_buf_4_load_7 = load i7 %W_buf_4_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_4_load_7"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="7">
<![CDATA[
entry:670 %W_buf_4_load_8 = load i7 %W_buf_4_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_4_load_8"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="7">
<![CDATA[
entry:671 %W_buf_4_load_9 = load i7 %W_buf_4_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_4_load_9"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="7">
<![CDATA[
entry:676 %W_buf_5_load_7 = load i7 %W_buf_5_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_5_load_7"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="7">
<![CDATA[
entry:677 %W_buf_5_load_8 = load i7 %W_buf_5_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_5_load_8"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="7">
<![CDATA[
entry:678 %W_buf_5_load_9 = load i7 %W_buf_5_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_5_load_9"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="7">
<![CDATA[
entry:683 %W_buf_6_load_7 = load i7 %W_buf_6_addr_7

]]></Node>
<StgValue><ssdm name="W_buf_6_load_7"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="7">
<![CDATA[
entry:684 %W_buf_6_load_8 = load i7 %W_buf_6_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_6_load_8"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="7">
<![CDATA[
entry:685 %W_buf_6_load_9 = load i7 %W_buf_6_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_6_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %W_buf_0_addr_10 = getelementptr i16 %W_buf_0, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_10"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %W_buf_0_addr_11 = getelementptr i16 %W_buf_0, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_11"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:98 %W_buf_1_addr_10 = getelementptr i16 %W_buf_1, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_10"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:99 %W_buf_1_addr_11 = getelementptr i16 %W_buf_1, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_11"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:182 %W_buf_2_addr_10 = getelementptr i16 %W_buf_2, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_10"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:183 %W_buf_2_addr_11 = getelementptr i16 %W_buf_2, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_11"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:266 %W_buf_3_addr_10 = getelementptr i16 %W_buf_3, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_10"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:267 %W_buf_3_addr_11 = getelementptr i16 %W_buf_3, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_11"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:350 %W_buf_4_addr_10 = getelementptr i16 %W_buf_4, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_10"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:351 %W_buf_4_addr_11 = getelementptr i16 %W_buf_4, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_11"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:434 %W_buf_5_addr_10 = getelementptr i16 %W_buf_5, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_10"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:435 %W_buf_5_addr_11 = getelementptr i16 %W_buf_5, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_11"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:518 %W_buf_6_addr_10 = getelementptr i16 %W_buf_6, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_10"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:519 %W_buf_6_addr_11 = getelementptr i16 %W_buf_6, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_11"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="16" op_0_bw="7">
<![CDATA[
entry:642 %W_buf_0_load_8 = load i7 %W_buf_0_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_0_load_8"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="16" op_0_bw="7">
<![CDATA[
entry:643 %W_buf_0_load_9 = load i7 %W_buf_0_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_0_load_9"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="7">
<![CDATA[
entry:644 %W_buf_0_load_10 = load i7 %W_buf_0_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_0_load_10"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="7">
<![CDATA[
entry:645 %W_buf_0_load_11 = load i7 %W_buf_0_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_0_load_11"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="7">
<![CDATA[
entry:649 %W_buf_1_load_8 = load i7 %W_buf_1_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_1_load_8"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="16" op_0_bw="7">
<![CDATA[
entry:650 %W_buf_1_load_9 = load i7 %W_buf_1_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_1_load_9"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="7">
<![CDATA[
entry:651 %W_buf_1_load_10 = load i7 %W_buf_1_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_1_load_10"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="7">
<![CDATA[
entry:652 %W_buf_1_load_11 = load i7 %W_buf_1_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_1_load_11"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="7">
<![CDATA[
entry:656 %W_buf_2_load_8 = load i7 %W_buf_2_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_2_load_8"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="7">
<![CDATA[
entry:657 %W_buf_2_load_9 = load i7 %W_buf_2_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_2_load_9"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="7">
<![CDATA[
entry:658 %W_buf_2_load_10 = load i7 %W_buf_2_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_2_load_10"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="7">
<![CDATA[
entry:659 %W_buf_2_load_11 = load i7 %W_buf_2_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_2_load_11"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="7">
<![CDATA[
entry:663 %W_buf_3_load_8 = load i7 %W_buf_3_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_3_load_8"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="7">
<![CDATA[
entry:664 %W_buf_3_load_9 = load i7 %W_buf_3_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_3_load_9"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="7">
<![CDATA[
entry:665 %W_buf_3_load_10 = load i7 %W_buf_3_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_3_load_10"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="7">
<![CDATA[
entry:666 %W_buf_3_load_11 = load i7 %W_buf_3_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_3_load_11"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="7">
<![CDATA[
entry:670 %W_buf_4_load_8 = load i7 %W_buf_4_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_4_load_8"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="7">
<![CDATA[
entry:671 %W_buf_4_load_9 = load i7 %W_buf_4_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_4_load_9"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="7">
<![CDATA[
entry:672 %W_buf_4_load_10 = load i7 %W_buf_4_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_4_load_10"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="7">
<![CDATA[
entry:673 %W_buf_4_load_11 = load i7 %W_buf_4_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_4_load_11"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="7">
<![CDATA[
entry:677 %W_buf_5_load_8 = load i7 %W_buf_5_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_5_load_8"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="7">
<![CDATA[
entry:678 %W_buf_5_load_9 = load i7 %W_buf_5_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_5_load_9"/></StgValue>
</operation>

<operation id="277" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="7">
<![CDATA[
entry:679 %W_buf_5_load_10 = load i7 %W_buf_5_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_5_load_10"/></StgValue>
</operation>

<operation id="278" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="7">
<![CDATA[
entry:680 %W_buf_5_load_11 = load i7 %W_buf_5_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_5_load_11"/></StgValue>
</operation>

<operation id="279" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="7">
<![CDATA[
entry:684 %W_buf_6_load_8 = load i7 %W_buf_6_addr_8

]]></Node>
<StgValue><ssdm name="W_buf_6_load_8"/></StgValue>
</operation>

<operation id="280" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="7">
<![CDATA[
entry:685 %W_buf_6_load_9 = load i7 %W_buf_6_addr_9

]]></Node>
<StgValue><ssdm name="W_buf_6_load_9"/></StgValue>
</operation>

<operation id="281" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="7">
<![CDATA[
entry:686 %W_buf_6_load_10 = load i7 %W_buf_6_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_6_load_10"/></StgValue>
</operation>

<operation id="282" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="7">
<![CDATA[
entry:687 %W_buf_6_load_11 = load i7 %W_buf_6_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_6_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="283" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %W_buf_0_addr_12 = getelementptr i16 %W_buf_0, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_12"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %W_buf_0_addr_13 = getelementptr i16 %W_buf_0, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_13"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:100 %W_buf_1_addr_12 = getelementptr i16 %W_buf_1, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_12"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:101 %W_buf_1_addr_13 = getelementptr i16 %W_buf_1, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_13"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:184 %W_buf_2_addr_12 = getelementptr i16 %W_buf_2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_12"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:185 %W_buf_2_addr_13 = getelementptr i16 %W_buf_2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_13"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:268 %W_buf_3_addr_12 = getelementptr i16 %W_buf_3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_12"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:269 %W_buf_3_addr_13 = getelementptr i16 %W_buf_3, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_13"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:352 %W_buf_4_addr_12 = getelementptr i16 %W_buf_4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_12"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:353 %W_buf_4_addr_13 = getelementptr i16 %W_buf_4, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_13"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:436 %W_buf_5_addr_12 = getelementptr i16 %W_buf_5, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_12"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:437 %W_buf_5_addr_13 = getelementptr i16 %W_buf_5, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_13"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:520 %W_buf_6_addr_12 = getelementptr i16 %W_buf_6, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_12"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:521 %W_buf_6_addr_13 = getelementptr i16 %W_buf_6, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_13"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="16" op_0_bw="7">
<![CDATA[
entry:644 %W_buf_0_load_10 = load i7 %W_buf_0_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_0_load_10"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="7">
<![CDATA[
entry:645 %W_buf_0_load_11 = load i7 %W_buf_0_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_0_load_11"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="7">
<![CDATA[
entry:646 %W_buf_0_load_12 = load i7 %W_buf_0_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_0_load_12"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="7">
<![CDATA[
entry:647 %W_buf_0_load_13 = load i7 %W_buf_0_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_0_load_13"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="16" op_0_bw="7">
<![CDATA[
entry:651 %W_buf_1_load_10 = load i7 %W_buf_1_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_1_load_10"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="16" op_0_bw="7">
<![CDATA[
entry:652 %W_buf_1_load_11 = load i7 %W_buf_1_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_1_load_11"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="7">
<![CDATA[
entry:653 %W_buf_1_load_12 = load i7 %W_buf_1_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_1_load_12"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="7">
<![CDATA[
entry:654 %W_buf_1_load_13 = load i7 %W_buf_1_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_1_load_13"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="7">
<![CDATA[
entry:658 %W_buf_2_load_10 = load i7 %W_buf_2_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_2_load_10"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="7">
<![CDATA[
entry:659 %W_buf_2_load_11 = load i7 %W_buf_2_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_2_load_11"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="7">
<![CDATA[
entry:660 %W_buf_2_load_12 = load i7 %W_buf_2_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_2_load_12"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="7">
<![CDATA[
entry:661 %W_buf_2_load_13 = load i7 %W_buf_2_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_2_load_13"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="7">
<![CDATA[
entry:665 %W_buf_3_load_10 = load i7 %W_buf_3_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_3_load_10"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="7">
<![CDATA[
entry:666 %W_buf_3_load_11 = load i7 %W_buf_3_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_3_load_11"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="7">
<![CDATA[
entry:667 %W_buf_3_load_12 = load i7 %W_buf_3_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_3_load_12"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="7">
<![CDATA[
entry:668 %W_buf_3_load_13 = load i7 %W_buf_3_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_3_load_13"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="7">
<![CDATA[
entry:672 %W_buf_4_load_10 = load i7 %W_buf_4_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_4_load_10"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="7">
<![CDATA[
entry:673 %W_buf_4_load_11 = load i7 %W_buf_4_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_4_load_11"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="7">
<![CDATA[
entry:674 %W_buf_4_load_12 = load i7 %W_buf_4_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_4_load_12"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="7">
<![CDATA[
entry:675 %W_buf_4_load_13 = load i7 %W_buf_4_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_4_load_13"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="7">
<![CDATA[
entry:679 %W_buf_5_load_10 = load i7 %W_buf_5_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_5_load_10"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="7">
<![CDATA[
entry:680 %W_buf_5_load_11 = load i7 %W_buf_5_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_5_load_11"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="7">
<![CDATA[
entry:681 %W_buf_5_load_12 = load i7 %W_buf_5_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_5_load_12"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="7">
<![CDATA[
entry:682 %W_buf_5_load_13 = load i7 %W_buf_5_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_5_load_13"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="7">
<![CDATA[
entry:686 %W_buf_6_load_10 = load i7 %W_buf_6_addr_10

]]></Node>
<StgValue><ssdm name="W_buf_6_load_10"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="7">
<![CDATA[
entry:687 %W_buf_6_load_11 = load i7 %W_buf_6_addr_11

]]></Node>
<StgValue><ssdm name="W_buf_6_load_11"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="7">
<![CDATA[
entry:688 %W_buf_6_load_12 = load i7 %W_buf_6_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_6_load_12"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="7">
<![CDATA[
entry:689 %W_buf_6_load_13 = load i7 %W_buf_6_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_6_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="325" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %W_buf_0_addr_14 = getelementptr i16 %W_buf_0, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_14"/></StgValue>
</operation>

<operation id="326" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %W_buf_0_addr_15 = getelementptr i16 %W_buf_0, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_15"/></StgValue>
</operation>

<operation id="327" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:102 %W_buf_1_addr_14 = getelementptr i16 %W_buf_1, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_14"/></StgValue>
</operation>

<operation id="328" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:103 %W_buf_1_addr_15 = getelementptr i16 %W_buf_1, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_15"/></StgValue>
</operation>

<operation id="329" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:186 %W_buf_2_addr_14 = getelementptr i16 %W_buf_2, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_14"/></StgValue>
</operation>

<operation id="330" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:187 %W_buf_2_addr_15 = getelementptr i16 %W_buf_2, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_15"/></StgValue>
</operation>

<operation id="331" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:270 %W_buf_3_addr_14 = getelementptr i16 %W_buf_3, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_14"/></StgValue>
</operation>

<operation id="332" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:271 %W_buf_3_addr_15 = getelementptr i16 %W_buf_3, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_15"/></StgValue>
</operation>

<operation id="333" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:354 %W_buf_4_addr_14 = getelementptr i16 %W_buf_4, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_14"/></StgValue>
</operation>

<operation id="334" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:355 %W_buf_4_addr_15 = getelementptr i16 %W_buf_4, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_15"/></StgValue>
</operation>

<operation id="335" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:438 %W_buf_5_addr_14 = getelementptr i16 %W_buf_5, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_14"/></StgValue>
</operation>

<operation id="336" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:439 %W_buf_5_addr_15 = getelementptr i16 %W_buf_5, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_15"/></StgValue>
</operation>

<operation id="337" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:522 %W_buf_6_addr_14 = getelementptr i16 %W_buf_6, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_14"/></StgValue>
</operation>

<operation id="338" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:523 %W_buf_6_addr_15 = getelementptr i16 %W_buf_6, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_15"/></StgValue>
</operation>

<operation id="339" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="7">
<![CDATA[
entry:646 %W_buf_0_load_12 = load i7 %W_buf_0_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_0_load_12"/></StgValue>
</operation>

<operation id="340" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="7">
<![CDATA[
entry:647 %W_buf_0_load_13 = load i7 %W_buf_0_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_0_load_13"/></StgValue>
</operation>

<operation id="341" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="7">
<![CDATA[
entry:653 %W_buf_1_load_12 = load i7 %W_buf_1_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_1_load_12"/></StgValue>
</operation>

<operation id="342" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="7">
<![CDATA[
entry:654 %W_buf_1_load_13 = load i7 %W_buf_1_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_1_load_13"/></StgValue>
</operation>

<operation id="343" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="7">
<![CDATA[
entry:660 %W_buf_2_load_12 = load i7 %W_buf_2_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_2_load_12"/></StgValue>
</operation>

<operation id="344" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="7">
<![CDATA[
entry:661 %W_buf_2_load_13 = load i7 %W_buf_2_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_2_load_13"/></StgValue>
</operation>

<operation id="345" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="7">
<![CDATA[
entry:667 %W_buf_3_load_12 = load i7 %W_buf_3_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_3_load_12"/></StgValue>
</operation>

<operation id="346" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="7">
<![CDATA[
entry:668 %W_buf_3_load_13 = load i7 %W_buf_3_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_3_load_13"/></StgValue>
</operation>

<operation id="347" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="7">
<![CDATA[
entry:674 %W_buf_4_load_12 = load i7 %W_buf_4_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_4_load_12"/></StgValue>
</operation>

<operation id="348" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="7">
<![CDATA[
entry:675 %W_buf_4_load_13 = load i7 %W_buf_4_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_4_load_13"/></StgValue>
</operation>

<operation id="349" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="7">
<![CDATA[
entry:681 %W_buf_5_load_12 = load i7 %W_buf_5_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_5_load_12"/></StgValue>
</operation>

<operation id="350" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="7">
<![CDATA[
entry:682 %W_buf_5_load_13 = load i7 %W_buf_5_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_5_load_13"/></StgValue>
</operation>

<operation id="351" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="7">
<![CDATA[
entry:688 %W_buf_6_load_12 = load i7 %W_buf_6_addr_12

]]></Node>
<StgValue><ssdm name="W_buf_6_load_12"/></StgValue>
</operation>

<operation id="352" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="7">
<![CDATA[
entry:689 %W_buf_6_load_13 = load i7 %W_buf_6_addr_13

]]></Node>
<StgValue><ssdm name="W_buf_6_load_13"/></StgValue>
</operation>

<operation id="353" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="7">
<![CDATA[
entry:690 %W_buf_0_load_14 = load i7 %W_buf_0_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_0_load_14"/></StgValue>
</operation>

<operation id="354" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="7">
<![CDATA[
entry:691 %W_buf_0_load_15 = load i7 %W_buf_0_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_0_load_15"/></StgValue>
</operation>

<operation id="355" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="7">
<![CDATA[
entry:697 %W_buf_1_load_14 = load i7 %W_buf_1_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_1_load_14"/></StgValue>
</operation>

<operation id="356" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="7">
<![CDATA[
entry:698 %W_buf_1_load_15 = load i7 %W_buf_1_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_1_load_15"/></StgValue>
</operation>

<operation id="357" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="7">
<![CDATA[
entry:704 %W_buf_2_load_14 = load i7 %W_buf_2_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_2_load_14"/></StgValue>
</operation>

<operation id="358" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="7">
<![CDATA[
entry:705 %W_buf_2_load_15 = load i7 %W_buf_2_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_2_load_15"/></StgValue>
</operation>

<operation id="359" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="7">
<![CDATA[
entry:711 %W_buf_3_load_14 = load i7 %W_buf_3_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_3_load_14"/></StgValue>
</operation>

<operation id="360" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="7">
<![CDATA[
entry:712 %W_buf_3_load_15 = load i7 %W_buf_3_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_3_load_15"/></StgValue>
</operation>

<operation id="361" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="7">
<![CDATA[
entry:718 %W_buf_4_load_14 = load i7 %W_buf_4_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_4_load_14"/></StgValue>
</operation>

<operation id="362" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="7">
<![CDATA[
entry:719 %W_buf_4_load_15 = load i7 %W_buf_4_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_4_load_15"/></StgValue>
</operation>

<operation id="363" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="7">
<![CDATA[
entry:725 %W_buf_5_load_14 = load i7 %W_buf_5_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_5_load_14"/></StgValue>
</operation>

<operation id="364" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="7">
<![CDATA[
entry:726 %W_buf_5_load_15 = load i7 %W_buf_5_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_5_load_15"/></StgValue>
</operation>

<operation id="365" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="7">
<![CDATA[
entry:732 %W_buf_6_load_14 = load i7 %W_buf_6_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_6_load_14"/></StgValue>
</operation>

<operation id="366" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="7">
<![CDATA[
entry:733 %W_buf_6_load_15 = load i7 %W_buf_6_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_6_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="367" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %W_buf_0_addr_16 = getelementptr i16 %W_buf_0, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_16"/></StgValue>
</operation>

<operation id="368" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %W_buf_0_addr_17 = getelementptr i16 %W_buf_0, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_17"/></StgValue>
</operation>

<operation id="369" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:104 %W_buf_1_addr_16 = getelementptr i16 %W_buf_1, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_16"/></StgValue>
</operation>

<operation id="370" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:105 %W_buf_1_addr_17 = getelementptr i16 %W_buf_1, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_17"/></StgValue>
</operation>

<operation id="371" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:188 %W_buf_2_addr_16 = getelementptr i16 %W_buf_2, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_16"/></StgValue>
</operation>

<operation id="372" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:189 %W_buf_2_addr_17 = getelementptr i16 %W_buf_2, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_17"/></StgValue>
</operation>

<operation id="373" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:272 %W_buf_3_addr_16 = getelementptr i16 %W_buf_3, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_16"/></StgValue>
</operation>

<operation id="374" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:273 %W_buf_3_addr_17 = getelementptr i16 %W_buf_3, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_17"/></StgValue>
</operation>

<operation id="375" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:356 %W_buf_4_addr_16 = getelementptr i16 %W_buf_4, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_16"/></StgValue>
</operation>

<operation id="376" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:357 %W_buf_4_addr_17 = getelementptr i16 %W_buf_4, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_17"/></StgValue>
</operation>

<operation id="377" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:440 %W_buf_5_addr_16 = getelementptr i16 %W_buf_5, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_16"/></StgValue>
</operation>

<operation id="378" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:441 %W_buf_5_addr_17 = getelementptr i16 %W_buf_5, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_17"/></StgValue>
</operation>

<operation id="379" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:524 %W_buf_6_addr_16 = getelementptr i16 %W_buf_6, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_16"/></StgValue>
</operation>

<operation id="380" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:525 %W_buf_6_addr_17 = getelementptr i16 %W_buf_6, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_17"/></StgValue>
</operation>

<operation id="381" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="7">
<![CDATA[
entry:690 %W_buf_0_load_14 = load i7 %W_buf_0_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_0_load_14"/></StgValue>
</operation>

<operation id="382" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="7">
<![CDATA[
entry:691 %W_buf_0_load_15 = load i7 %W_buf_0_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_0_load_15"/></StgValue>
</operation>

<operation id="383" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="7">
<![CDATA[
entry:692 %W_buf_0_load_16 = load i7 %W_buf_0_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_0_load_16"/></StgValue>
</operation>

<operation id="384" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="7">
<![CDATA[
entry:693 %W_buf_0_load_17 = load i7 %W_buf_0_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_0_load_17"/></StgValue>
</operation>

<operation id="385" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="7">
<![CDATA[
entry:697 %W_buf_1_load_14 = load i7 %W_buf_1_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_1_load_14"/></StgValue>
</operation>

<operation id="386" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="16" op_0_bw="7">
<![CDATA[
entry:698 %W_buf_1_load_15 = load i7 %W_buf_1_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_1_load_15"/></StgValue>
</operation>

<operation id="387" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="7">
<![CDATA[
entry:699 %W_buf_1_load_16 = load i7 %W_buf_1_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_1_load_16"/></StgValue>
</operation>

<operation id="388" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="7">
<![CDATA[
entry:700 %W_buf_1_load_17 = load i7 %W_buf_1_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_1_load_17"/></StgValue>
</operation>

<operation id="389" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="7">
<![CDATA[
entry:704 %W_buf_2_load_14 = load i7 %W_buf_2_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_2_load_14"/></StgValue>
</operation>

<operation id="390" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="7">
<![CDATA[
entry:705 %W_buf_2_load_15 = load i7 %W_buf_2_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_2_load_15"/></StgValue>
</operation>

<operation id="391" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="7">
<![CDATA[
entry:706 %W_buf_2_load_16 = load i7 %W_buf_2_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_2_load_16"/></StgValue>
</operation>

<operation id="392" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="7">
<![CDATA[
entry:707 %W_buf_2_load_17 = load i7 %W_buf_2_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_2_load_17"/></StgValue>
</operation>

<operation id="393" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="7">
<![CDATA[
entry:711 %W_buf_3_load_14 = load i7 %W_buf_3_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_3_load_14"/></StgValue>
</operation>

<operation id="394" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="7">
<![CDATA[
entry:712 %W_buf_3_load_15 = load i7 %W_buf_3_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_3_load_15"/></StgValue>
</operation>

<operation id="395" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="7">
<![CDATA[
entry:713 %W_buf_3_load_16 = load i7 %W_buf_3_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_3_load_16"/></StgValue>
</operation>

<operation id="396" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="7">
<![CDATA[
entry:714 %W_buf_3_load_17 = load i7 %W_buf_3_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_3_load_17"/></StgValue>
</operation>

<operation id="397" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="7">
<![CDATA[
entry:718 %W_buf_4_load_14 = load i7 %W_buf_4_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_4_load_14"/></StgValue>
</operation>

<operation id="398" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="7">
<![CDATA[
entry:719 %W_buf_4_load_15 = load i7 %W_buf_4_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_4_load_15"/></StgValue>
</operation>

<operation id="399" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="7">
<![CDATA[
entry:720 %W_buf_4_load_16 = load i7 %W_buf_4_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_4_load_16"/></StgValue>
</operation>

<operation id="400" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="7">
<![CDATA[
entry:721 %W_buf_4_load_17 = load i7 %W_buf_4_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_4_load_17"/></StgValue>
</operation>

<operation id="401" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="7">
<![CDATA[
entry:725 %W_buf_5_load_14 = load i7 %W_buf_5_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_5_load_14"/></StgValue>
</operation>

<operation id="402" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="7">
<![CDATA[
entry:726 %W_buf_5_load_15 = load i7 %W_buf_5_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_5_load_15"/></StgValue>
</operation>

<operation id="403" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="7">
<![CDATA[
entry:727 %W_buf_5_load_16 = load i7 %W_buf_5_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_5_load_16"/></StgValue>
</operation>

<operation id="404" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="7">
<![CDATA[
entry:728 %W_buf_5_load_17 = load i7 %W_buf_5_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_5_load_17"/></StgValue>
</operation>

<operation id="405" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="7">
<![CDATA[
entry:732 %W_buf_6_load_14 = load i7 %W_buf_6_addr_14

]]></Node>
<StgValue><ssdm name="W_buf_6_load_14"/></StgValue>
</operation>

<operation id="406" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="7">
<![CDATA[
entry:733 %W_buf_6_load_15 = load i7 %W_buf_6_addr_15

]]></Node>
<StgValue><ssdm name="W_buf_6_load_15"/></StgValue>
</operation>

<operation id="407" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="7">
<![CDATA[
entry:734 %W_buf_6_load_16 = load i7 %W_buf_6_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_6_load_16"/></StgValue>
</operation>

<operation id="408" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="7">
<![CDATA[
entry:735 %W_buf_6_load_17 = load i7 %W_buf_6_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_6_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="409" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %W_buf_0_addr_18 = getelementptr i16 %W_buf_0, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_18"/></StgValue>
</operation>

<operation id="410" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %W_buf_0_addr_19 = getelementptr i16 %W_buf_0, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_19"/></StgValue>
</operation>

<operation id="411" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:106 %W_buf_1_addr_18 = getelementptr i16 %W_buf_1, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_18"/></StgValue>
</operation>

<operation id="412" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:107 %W_buf_1_addr_19 = getelementptr i16 %W_buf_1, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_19"/></StgValue>
</operation>

<operation id="413" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:190 %W_buf_2_addr_18 = getelementptr i16 %W_buf_2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_18"/></StgValue>
</operation>

<operation id="414" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:191 %W_buf_2_addr_19 = getelementptr i16 %W_buf_2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_19"/></StgValue>
</operation>

<operation id="415" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:274 %W_buf_3_addr_18 = getelementptr i16 %W_buf_3, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_18"/></StgValue>
</operation>

<operation id="416" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:275 %W_buf_3_addr_19 = getelementptr i16 %W_buf_3, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_19"/></StgValue>
</operation>

<operation id="417" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:358 %W_buf_4_addr_18 = getelementptr i16 %W_buf_4, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_18"/></StgValue>
</operation>

<operation id="418" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:359 %W_buf_4_addr_19 = getelementptr i16 %W_buf_4, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_19"/></StgValue>
</operation>

<operation id="419" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:442 %W_buf_5_addr_18 = getelementptr i16 %W_buf_5, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_18"/></StgValue>
</operation>

<operation id="420" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:443 %W_buf_5_addr_19 = getelementptr i16 %W_buf_5, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_19"/></StgValue>
</operation>

<operation id="421" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:526 %W_buf_6_addr_18 = getelementptr i16 %W_buf_6, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_18"/></StgValue>
</operation>

<operation id="422" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:527 %W_buf_6_addr_19 = getelementptr i16 %W_buf_6, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_19"/></StgValue>
</operation>

<operation id="423" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="7">
<![CDATA[
entry:692 %W_buf_0_load_16 = load i7 %W_buf_0_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_0_load_16"/></StgValue>
</operation>

<operation id="424" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="7">
<![CDATA[
entry:693 %W_buf_0_load_17 = load i7 %W_buf_0_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_0_load_17"/></StgValue>
</operation>

<operation id="425" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="7">
<![CDATA[
entry:694 %W_buf_0_load_18 = load i7 %W_buf_0_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_0_load_18"/></StgValue>
</operation>

<operation id="426" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="7">
<![CDATA[
entry:695 %W_buf_0_load_19 = load i7 %W_buf_0_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_0_load_19"/></StgValue>
</operation>

<operation id="427" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="16" op_0_bw="7">
<![CDATA[
entry:699 %W_buf_1_load_16 = load i7 %W_buf_1_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_1_load_16"/></StgValue>
</operation>

<operation id="428" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="16" op_0_bw="7">
<![CDATA[
entry:700 %W_buf_1_load_17 = load i7 %W_buf_1_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_1_load_17"/></StgValue>
</operation>

<operation id="429" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="7">
<![CDATA[
entry:701 %W_buf_1_load_18 = load i7 %W_buf_1_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_1_load_18"/></StgValue>
</operation>

<operation id="430" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="7">
<![CDATA[
entry:702 %W_buf_1_load_19 = load i7 %W_buf_1_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_1_load_19"/></StgValue>
</operation>

<operation id="431" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="16" op_0_bw="7">
<![CDATA[
entry:706 %W_buf_2_load_16 = load i7 %W_buf_2_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_2_load_16"/></StgValue>
</operation>

<operation id="432" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="16" op_0_bw="7">
<![CDATA[
entry:707 %W_buf_2_load_17 = load i7 %W_buf_2_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_2_load_17"/></StgValue>
</operation>

<operation id="433" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="7">
<![CDATA[
entry:708 %W_buf_2_load_18 = load i7 %W_buf_2_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_2_load_18"/></StgValue>
</operation>

<operation id="434" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="7">
<![CDATA[
entry:709 %W_buf_2_load_19 = load i7 %W_buf_2_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_2_load_19"/></StgValue>
</operation>

<operation id="435" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="7">
<![CDATA[
entry:713 %W_buf_3_load_16 = load i7 %W_buf_3_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_3_load_16"/></StgValue>
</operation>

<operation id="436" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="7">
<![CDATA[
entry:714 %W_buf_3_load_17 = load i7 %W_buf_3_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_3_load_17"/></StgValue>
</operation>

<operation id="437" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="7">
<![CDATA[
entry:715 %W_buf_3_load_18 = load i7 %W_buf_3_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_3_load_18"/></StgValue>
</operation>

<operation id="438" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="7">
<![CDATA[
entry:716 %W_buf_3_load_19 = load i7 %W_buf_3_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_3_load_19"/></StgValue>
</operation>

<operation id="439" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="7">
<![CDATA[
entry:720 %W_buf_4_load_16 = load i7 %W_buf_4_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_4_load_16"/></StgValue>
</operation>

<operation id="440" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="7">
<![CDATA[
entry:721 %W_buf_4_load_17 = load i7 %W_buf_4_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_4_load_17"/></StgValue>
</operation>

<operation id="441" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="7">
<![CDATA[
entry:722 %W_buf_4_load_18 = load i7 %W_buf_4_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_4_load_18"/></StgValue>
</operation>

<operation id="442" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="7">
<![CDATA[
entry:723 %W_buf_4_load_19 = load i7 %W_buf_4_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_4_load_19"/></StgValue>
</operation>

<operation id="443" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="7">
<![CDATA[
entry:727 %W_buf_5_load_16 = load i7 %W_buf_5_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_5_load_16"/></StgValue>
</operation>

<operation id="444" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="7">
<![CDATA[
entry:728 %W_buf_5_load_17 = load i7 %W_buf_5_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_5_load_17"/></StgValue>
</operation>

<operation id="445" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="7">
<![CDATA[
entry:729 %W_buf_5_load_18 = load i7 %W_buf_5_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_5_load_18"/></StgValue>
</operation>

<operation id="446" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="7">
<![CDATA[
entry:730 %W_buf_5_load_19 = load i7 %W_buf_5_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_5_load_19"/></StgValue>
</operation>

<operation id="447" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="7">
<![CDATA[
entry:734 %W_buf_6_load_16 = load i7 %W_buf_6_addr_16

]]></Node>
<StgValue><ssdm name="W_buf_6_load_16"/></StgValue>
</operation>

<operation id="448" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="7">
<![CDATA[
entry:735 %W_buf_6_load_17 = load i7 %W_buf_6_addr_17

]]></Node>
<StgValue><ssdm name="W_buf_6_load_17"/></StgValue>
</operation>

<operation id="449" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="7">
<![CDATA[
entry:736 %W_buf_6_load_18 = load i7 %W_buf_6_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_6_load_18"/></StgValue>
</operation>

<operation id="450" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="7">
<![CDATA[
entry:737 %W_buf_6_load_19 = load i7 %W_buf_6_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_6_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="451" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %W_buf_0_addr_20 = getelementptr i16 %W_buf_0, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_20"/></StgValue>
</operation>

<operation id="452" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %W_buf_0_addr_21 = getelementptr i16 %W_buf_0, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_21"/></StgValue>
</operation>

<operation id="453" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:108 %W_buf_1_addr_20 = getelementptr i16 %W_buf_1, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_20"/></StgValue>
</operation>

<operation id="454" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:109 %W_buf_1_addr_21 = getelementptr i16 %W_buf_1, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_21"/></StgValue>
</operation>

<operation id="455" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:192 %W_buf_2_addr_20 = getelementptr i16 %W_buf_2, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_20"/></StgValue>
</operation>

<operation id="456" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:193 %W_buf_2_addr_21 = getelementptr i16 %W_buf_2, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_21"/></StgValue>
</operation>

<operation id="457" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:276 %W_buf_3_addr_20 = getelementptr i16 %W_buf_3, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_20"/></StgValue>
</operation>

<operation id="458" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:277 %W_buf_3_addr_21 = getelementptr i16 %W_buf_3, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_21"/></StgValue>
</operation>

<operation id="459" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:360 %W_buf_4_addr_20 = getelementptr i16 %W_buf_4, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_20"/></StgValue>
</operation>

<operation id="460" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:361 %W_buf_4_addr_21 = getelementptr i16 %W_buf_4, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_21"/></StgValue>
</operation>

<operation id="461" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:444 %W_buf_5_addr_20 = getelementptr i16 %W_buf_5, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_20"/></StgValue>
</operation>

<operation id="462" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:445 %W_buf_5_addr_21 = getelementptr i16 %W_buf_5, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_21"/></StgValue>
</operation>

<operation id="463" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:528 %W_buf_6_addr_20 = getelementptr i16 %W_buf_6, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_20"/></StgValue>
</operation>

<operation id="464" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:529 %W_buf_6_addr_21 = getelementptr i16 %W_buf_6, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_21"/></StgValue>
</operation>

<operation id="465" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="16" op_0_bw="7">
<![CDATA[
entry:694 %W_buf_0_load_18 = load i7 %W_buf_0_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_0_load_18"/></StgValue>
</operation>

<operation id="466" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="7">
<![CDATA[
entry:695 %W_buf_0_load_19 = load i7 %W_buf_0_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_0_load_19"/></StgValue>
</operation>

<operation id="467" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="7">
<![CDATA[
entry:696 %W_buf_0_load_20 = load i7 %W_buf_0_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_0_load_20"/></StgValue>
</operation>

<operation id="468" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="7">
<![CDATA[
entry:701 %W_buf_1_load_18 = load i7 %W_buf_1_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_1_load_18"/></StgValue>
</operation>

<operation id="469" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="7">
<![CDATA[
entry:702 %W_buf_1_load_19 = load i7 %W_buf_1_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_1_load_19"/></StgValue>
</operation>

<operation id="470" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="7">
<![CDATA[
entry:703 %W_buf_1_load_20 = load i7 %W_buf_1_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_1_load_20"/></StgValue>
</operation>

<operation id="471" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="16" op_0_bw="7">
<![CDATA[
entry:708 %W_buf_2_load_18 = load i7 %W_buf_2_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_2_load_18"/></StgValue>
</operation>

<operation id="472" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="7">
<![CDATA[
entry:709 %W_buf_2_load_19 = load i7 %W_buf_2_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_2_load_19"/></StgValue>
</operation>

<operation id="473" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="7">
<![CDATA[
entry:710 %W_buf_2_load_20 = load i7 %W_buf_2_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_2_load_20"/></StgValue>
</operation>

<operation id="474" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="7">
<![CDATA[
entry:715 %W_buf_3_load_18 = load i7 %W_buf_3_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_3_load_18"/></StgValue>
</operation>

<operation id="475" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="7">
<![CDATA[
entry:716 %W_buf_3_load_19 = load i7 %W_buf_3_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_3_load_19"/></StgValue>
</operation>

<operation id="476" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="7">
<![CDATA[
entry:717 %W_buf_3_load_20 = load i7 %W_buf_3_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_3_load_20"/></StgValue>
</operation>

<operation id="477" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="7">
<![CDATA[
entry:722 %W_buf_4_load_18 = load i7 %W_buf_4_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_4_load_18"/></StgValue>
</operation>

<operation id="478" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="7">
<![CDATA[
entry:723 %W_buf_4_load_19 = load i7 %W_buf_4_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_4_load_19"/></StgValue>
</operation>

<operation id="479" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="7">
<![CDATA[
entry:724 %W_buf_4_load_20 = load i7 %W_buf_4_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_4_load_20"/></StgValue>
</operation>

<operation id="480" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="7">
<![CDATA[
entry:729 %W_buf_5_load_18 = load i7 %W_buf_5_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_5_load_18"/></StgValue>
</operation>

<operation id="481" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="7">
<![CDATA[
entry:730 %W_buf_5_load_19 = load i7 %W_buf_5_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_5_load_19"/></StgValue>
</operation>

<operation id="482" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="7">
<![CDATA[
entry:731 %W_buf_5_load_20 = load i7 %W_buf_5_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_5_load_20"/></StgValue>
</operation>

<operation id="483" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="7">
<![CDATA[
entry:736 %W_buf_6_load_18 = load i7 %W_buf_6_addr_18

]]></Node>
<StgValue><ssdm name="W_buf_6_load_18"/></StgValue>
</operation>

<operation id="484" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="7">
<![CDATA[
entry:737 %W_buf_6_load_19 = load i7 %W_buf_6_addr_19

]]></Node>
<StgValue><ssdm name="W_buf_6_load_19"/></StgValue>
</operation>

<operation id="485" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="7">
<![CDATA[
entry:738 %W_buf_6_load_20 = load i7 %W_buf_6_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_6_load_20"/></StgValue>
</operation>

<operation id="486" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="7">
<![CDATA[
entry:739 %W_buf_0_load_21 = load i7 %W_buf_0_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_0_load_21"/></StgValue>
</operation>

<operation id="487" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="7">
<![CDATA[
entry:746 %W_buf_1_load_21 = load i7 %W_buf_1_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_1_load_21"/></StgValue>
</operation>

<operation id="488" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="7">
<![CDATA[
entry:753 %W_buf_2_load_21 = load i7 %W_buf_2_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_2_load_21"/></StgValue>
</operation>

<operation id="489" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="7">
<![CDATA[
entry:760 %W_buf_3_load_21 = load i7 %W_buf_3_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_3_load_21"/></StgValue>
</operation>

<operation id="490" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="7">
<![CDATA[
entry:767 %W_buf_4_load_21 = load i7 %W_buf_4_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_4_load_21"/></StgValue>
</operation>

<operation id="491" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="7">
<![CDATA[
entry:774 %W_buf_5_load_21 = load i7 %W_buf_5_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_5_load_21"/></StgValue>
</operation>

<operation id="492" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="7">
<![CDATA[
entry:781 %W_buf_6_load_21 = load i7 %W_buf_6_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_6_load_21"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="493" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %W_buf_0_addr_22 = getelementptr i16 %W_buf_0, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_22"/></StgValue>
</operation>

<operation id="494" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %W_buf_0_addr_23 = getelementptr i16 %W_buf_0, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_23"/></StgValue>
</operation>

<operation id="495" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:110 %W_buf_1_addr_22 = getelementptr i16 %W_buf_1, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_22"/></StgValue>
</operation>

<operation id="496" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:111 %W_buf_1_addr_23 = getelementptr i16 %W_buf_1, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_23"/></StgValue>
</operation>

<operation id="497" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:194 %W_buf_2_addr_22 = getelementptr i16 %W_buf_2, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_22"/></StgValue>
</operation>

<operation id="498" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:195 %W_buf_2_addr_23 = getelementptr i16 %W_buf_2, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_23"/></StgValue>
</operation>

<operation id="499" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:278 %W_buf_3_addr_22 = getelementptr i16 %W_buf_3, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_22"/></StgValue>
</operation>

<operation id="500" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:279 %W_buf_3_addr_23 = getelementptr i16 %W_buf_3, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_23"/></StgValue>
</operation>

<operation id="501" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:362 %W_buf_4_addr_22 = getelementptr i16 %W_buf_4, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_22"/></StgValue>
</operation>

<operation id="502" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:363 %W_buf_4_addr_23 = getelementptr i16 %W_buf_4, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_23"/></StgValue>
</operation>

<operation id="503" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:446 %W_buf_5_addr_22 = getelementptr i16 %W_buf_5, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_22"/></StgValue>
</operation>

<operation id="504" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:447 %W_buf_5_addr_23 = getelementptr i16 %W_buf_5, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_23"/></StgValue>
</operation>

<operation id="505" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:530 %W_buf_6_addr_22 = getelementptr i16 %W_buf_6, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_22"/></StgValue>
</operation>

<operation id="506" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:531 %W_buf_6_addr_23 = getelementptr i16 %W_buf_6, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_23"/></StgValue>
</operation>

<operation id="507" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="7">
<![CDATA[
entry:696 %W_buf_0_load_20 = load i7 %W_buf_0_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_0_load_20"/></StgValue>
</operation>

<operation id="508" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="7">
<![CDATA[
entry:703 %W_buf_1_load_20 = load i7 %W_buf_1_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_1_load_20"/></StgValue>
</operation>

<operation id="509" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="7">
<![CDATA[
entry:710 %W_buf_2_load_20 = load i7 %W_buf_2_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_2_load_20"/></StgValue>
</operation>

<operation id="510" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="7">
<![CDATA[
entry:717 %W_buf_3_load_20 = load i7 %W_buf_3_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_3_load_20"/></StgValue>
</operation>

<operation id="511" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="7">
<![CDATA[
entry:724 %W_buf_4_load_20 = load i7 %W_buf_4_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_4_load_20"/></StgValue>
</operation>

<operation id="512" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="7">
<![CDATA[
entry:731 %W_buf_5_load_20 = load i7 %W_buf_5_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_5_load_20"/></StgValue>
</operation>

<operation id="513" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="7">
<![CDATA[
entry:738 %W_buf_6_load_20 = load i7 %W_buf_6_addr_20

]]></Node>
<StgValue><ssdm name="W_buf_6_load_20"/></StgValue>
</operation>

<operation id="514" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="7">
<![CDATA[
entry:739 %W_buf_0_load_21 = load i7 %W_buf_0_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_0_load_21"/></StgValue>
</operation>

<operation id="515" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="7">
<![CDATA[
entry:740 %W_buf_0_load_22 = load i7 %W_buf_0_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_0_load_22"/></StgValue>
</operation>

<operation id="516" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="7">
<![CDATA[
entry:741 %W_buf_0_load_23 = load i7 %W_buf_0_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_0_load_23"/></StgValue>
</operation>

<operation id="517" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="7">
<![CDATA[
entry:746 %W_buf_1_load_21 = load i7 %W_buf_1_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_1_load_21"/></StgValue>
</operation>

<operation id="518" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="7">
<![CDATA[
entry:747 %W_buf_1_load_22 = load i7 %W_buf_1_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_1_load_22"/></StgValue>
</operation>

<operation id="519" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="7">
<![CDATA[
entry:748 %W_buf_1_load_23 = load i7 %W_buf_1_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_1_load_23"/></StgValue>
</operation>

<operation id="520" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="7">
<![CDATA[
entry:753 %W_buf_2_load_21 = load i7 %W_buf_2_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_2_load_21"/></StgValue>
</operation>

<operation id="521" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="7">
<![CDATA[
entry:754 %W_buf_2_load_22 = load i7 %W_buf_2_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_2_load_22"/></StgValue>
</operation>

<operation id="522" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="7">
<![CDATA[
entry:755 %W_buf_2_load_23 = load i7 %W_buf_2_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_2_load_23"/></StgValue>
</operation>

<operation id="523" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="7">
<![CDATA[
entry:760 %W_buf_3_load_21 = load i7 %W_buf_3_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_3_load_21"/></StgValue>
</operation>

<operation id="524" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="7">
<![CDATA[
entry:761 %W_buf_3_load_22 = load i7 %W_buf_3_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_3_load_22"/></StgValue>
</operation>

<operation id="525" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="7">
<![CDATA[
entry:762 %W_buf_3_load_23 = load i7 %W_buf_3_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_3_load_23"/></StgValue>
</operation>

<operation id="526" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="7">
<![CDATA[
entry:767 %W_buf_4_load_21 = load i7 %W_buf_4_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_4_load_21"/></StgValue>
</operation>

<operation id="527" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="7">
<![CDATA[
entry:768 %W_buf_4_load_22 = load i7 %W_buf_4_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_4_load_22"/></StgValue>
</operation>

<operation id="528" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="7">
<![CDATA[
entry:769 %W_buf_4_load_23 = load i7 %W_buf_4_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_4_load_23"/></StgValue>
</operation>

<operation id="529" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="7">
<![CDATA[
entry:774 %W_buf_5_load_21 = load i7 %W_buf_5_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_5_load_21"/></StgValue>
</operation>

<operation id="530" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="7">
<![CDATA[
entry:775 %W_buf_5_load_22 = load i7 %W_buf_5_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_5_load_22"/></StgValue>
</operation>

<operation id="531" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="7">
<![CDATA[
entry:776 %W_buf_5_load_23 = load i7 %W_buf_5_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_5_load_23"/></StgValue>
</operation>

<operation id="532" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="7">
<![CDATA[
entry:781 %W_buf_6_load_21 = load i7 %W_buf_6_addr_21

]]></Node>
<StgValue><ssdm name="W_buf_6_load_21"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="7">
<![CDATA[
entry:782 %W_buf_6_load_22 = load i7 %W_buf_6_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_6_load_22"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="7">
<![CDATA[
entry:783 %W_buf_6_load_23 = load i7 %W_buf_6_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_6_load_23"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %W_buf_0_addr_24 = getelementptr i16 %W_buf_0, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_24"/></StgValue>
</operation>

<operation id="536" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %W_buf_0_addr_25 = getelementptr i16 %W_buf_0, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_25"/></StgValue>
</operation>

<operation id="537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:112 %W_buf_1_addr_24 = getelementptr i16 %W_buf_1, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_24"/></StgValue>
</operation>

<operation id="538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:113 %W_buf_1_addr_25 = getelementptr i16 %W_buf_1, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_25"/></StgValue>
</operation>

<operation id="539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:196 %W_buf_2_addr_24 = getelementptr i16 %W_buf_2, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_24"/></StgValue>
</operation>

<operation id="540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:197 %W_buf_2_addr_25 = getelementptr i16 %W_buf_2, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_25"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:280 %W_buf_3_addr_24 = getelementptr i16 %W_buf_3, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_24"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:281 %W_buf_3_addr_25 = getelementptr i16 %W_buf_3, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_25"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:364 %W_buf_4_addr_24 = getelementptr i16 %W_buf_4, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_24"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:365 %W_buf_4_addr_25 = getelementptr i16 %W_buf_4, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_25"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:448 %W_buf_5_addr_24 = getelementptr i16 %W_buf_5, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_24"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:449 %W_buf_5_addr_25 = getelementptr i16 %W_buf_5, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_25"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:532 %W_buf_6_addr_24 = getelementptr i16 %W_buf_6, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_24"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:533 %W_buf_6_addr_25 = getelementptr i16 %W_buf_6, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_25"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="7">
<![CDATA[
entry:740 %W_buf_0_load_22 = load i7 %W_buf_0_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_0_load_22"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="7">
<![CDATA[
entry:741 %W_buf_0_load_23 = load i7 %W_buf_0_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_0_load_23"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="7">
<![CDATA[
entry:742 %W_buf_0_load_24 = load i7 %W_buf_0_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_0_load_24"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="7">
<![CDATA[
entry:743 %W_buf_0_load_25 = load i7 %W_buf_0_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_0_load_25"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="7">
<![CDATA[
entry:747 %W_buf_1_load_22 = load i7 %W_buf_1_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_1_load_22"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="7">
<![CDATA[
entry:748 %W_buf_1_load_23 = load i7 %W_buf_1_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_1_load_23"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="7">
<![CDATA[
entry:749 %W_buf_1_load_24 = load i7 %W_buf_1_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_1_load_24"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="7">
<![CDATA[
entry:750 %W_buf_1_load_25 = load i7 %W_buf_1_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_1_load_25"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="7">
<![CDATA[
entry:754 %W_buf_2_load_22 = load i7 %W_buf_2_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_2_load_22"/></StgValue>
</operation>

<operation id="558" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="16" op_0_bw="7">
<![CDATA[
entry:755 %W_buf_2_load_23 = load i7 %W_buf_2_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_2_load_23"/></StgValue>
</operation>

<operation id="559" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="7">
<![CDATA[
entry:756 %W_buf_2_load_24 = load i7 %W_buf_2_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_2_load_24"/></StgValue>
</operation>

<operation id="560" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="7">
<![CDATA[
entry:757 %W_buf_2_load_25 = load i7 %W_buf_2_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_2_load_25"/></StgValue>
</operation>

<operation id="561" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="7">
<![CDATA[
entry:761 %W_buf_3_load_22 = load i7 %W_buf_3_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_3_load_22"/></StgValue>
</operation>

<operation id="562" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="7">
<![CDATA[
entry:762 %W_buf_3_load_23 = load i7 %W_buf_3_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_3_load_23"/></StgValue>
</operation>

<operation id="563" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="7">
<![CDATA[
entry:763 %W_buf_3_load_24 = load i7 %W_buf_3_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_3_load_24"/></StgValue>
</operation>

<operation id="564" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="7">
<![CDATA[
entry:764 %W_buf_3_load_25 = load i7 %W_buf_3_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_3_load_25"/></StgValue>
</operation>

<operation id="565" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="7">
<![CDATA[
entry:768 %W_buf_4_load_22 = load i7 %W_buf_4_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_4_load_22"/></StgValue>
</operation>

<operation id="566" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="16" op_0_bw="7">
<![CDATA[
entry:769 %W_buf_4_load_23 = load i7 %W_buf_4_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_4_load_23"/></StgValue>
</operation>

<operation id="567" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="7">
<![CDATA[
entry:770 %W_buf_4_load_24 = load i7 %W_buf_4_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_4_load_24"/></StgValue>
</operation>

<operation id="568" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="7">
<![CDATA[
entry:771 %W_buf_4_load_25 = load i7 %W_buf_4_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_4_load_25"/></StgValue>
</operation>

<operation id="569" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="7">
<![CDATA[
entry:775 %W_buf_5_load_22 = load i7 %W_buf_5_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_5_load_22"/></StgValue>
</operation>

<operation id="570" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="7">
<![CDATA[
entry:776 %W_buf_5_load_23 = load i7 %W_buf_5_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_5_load_23"/></StgValue>
</operation>

<operation id="571" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="7">
<![CDATA[
entry:777 %W_buf_5_load_24 = load i7 %W_buf_5_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_5_load_24"/></StgValue>
</operation>

<operation id="572" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="7">
<![CDATA[
entry:778 %W_buf_5_load_25 = load i7 %W_buf_5_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_5_load_25"/></StgValue>
</operation>

<operation id="573" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="7">
<![CDATA[
entry:782 %W_buf_6_load_22 = load i7 %W_buf_6_addr_22

]]></Node>
<StgValue><ssdm name="W_buf_6_load_22"/></StgValue>
</operation>

<operation id="574" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="7">
<![CDATA[
entry:783 %W_buf_6_load_23 = load i7 %W_buf_6_addr_23

]]></Node>
<StgValue><ssdm name="W_buf_6_load_23"/></StgValue>
</operation>

<operation id="575" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="7">
<![CDATA[
entry:784 %W_buf_6_load_24 = load i7 %W_buf_6_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_6_load_24"/></StgValue>
</operation>

<operation id="576" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="7">
<![CDATA[
entry:785 %W_buf_6_load_25 = load i7 %W_buf_6_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_6_load_25"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="577" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %W_buf_0_addr_26 = getelementptr i16 %W_buf_0, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_26"/></StgValue>
</operation>

<operation id="578" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %W_buf_0_addr_27 = getelementptr i16 %W_buf_0, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_27"/></StgValue>
</operation>

<operation id="579" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:114 %W_buf_1_addr_26 = getelementptr i16 %W_buf_1, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_26"/></StgValue>
</operation>

<operation id="580" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:115 %W_buf_1_addr_27 = getelementptr i16 %W_buf_1, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_27"/></StgValue>
</operation>

<operation id="581" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:198 %W_buf_2_addr_26 = getelementptr i16 %W_buf_2, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_26"/></StgValue>
</operation>

<operation id="582" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:199 %W_buf_2_addr_27 = getelementptr i16 %W_buf_2, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_27"/></StgValue>
</operation>

<operation id="583" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:282 %W_buf_3_addr_26 = getelementptr i16 %W_buf_3, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_26"/></StgValue>
</operation>

<operation id="584" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:283 %W_buf_3_addr_27 = getelementptr i16 %W_buf_3, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_27"/></StgValue>
</operation>

<operation id="585" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:366 %W_buf_4_addr_26 = getelementptr i16 %W_buf_4, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_26"/></StgValue>
</operation>

<operation id="586" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:367 %W_buf_4_addr_27 = getelementptr i16 %W_buf_4, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_27"/></StgValue>
</operation>

<operation id="587" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:450 %W_buf_5_addr_26 = getelementptr i16 %W_buf_5, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_26"/></StgValue>
</operation>

<operation id="588" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:451 %W_buf_5_addr_27 = getelementptr i16 %W_buf_5, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_27"/></StgValue>
</operation>

<operation id="589" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:534 %W_buf_6_addr_26 = getelementptr i16 %W_buf_6, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_26"/></StgValue>
</operation>

<operation id="590" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:535 %W_buf_6_addr_27 = getelementptr i16 %W_buf_6, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_27"/></StgValue>
</operation>

<operation id="591" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="7">
<![CDATA[
entry:742 %W_buf_0_load_24 = load i7 %W_buf_0_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_0_load_24"/></StgValue>
</operation>

<operation id="592" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="7">
<![CDATA[
entry:743 %W_buf_0_load_25 = load i7 %W_buf_0_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_0_load_25"/></StgValue>
</operation>

<operation id="593" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="7">
<![CDATA[
entry:744 %W_buf_0_load_26 = load i7 %W_buf_0_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_0_load_26"/></StgValue>
</operation>

<operation id="594" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="7">
<![CDATA[
entry:745 %W_buf_0_load_27 = load i7 %W_buf_0_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_0_load_27"/></StgValue>
</operation>

<operation id="595" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="16" op_0_bw="7">
<![CDATA[
entry:749 %W_buf_1_load_24 = load i7 %W_buf_1_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_1_load_24"/></StgValue>
</operation>

<operation id="596" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="7">
<![CDATA[
entry:750 %W_buf_1_load_25 = load i7 %W_buf_1_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_1_load_25"/></StgValue>
</operation>

<operation id="597" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="7">
<![CDATA[
entry:751 %W_buf_1_load_26 = load i7 %W_buf_1_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_1_load_26"/></StgValue>
</operation>

<operation id="598" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="7">
<![CDATA[
entry:752 %W_buf_1_load_27 = load i7 %W_buf_1_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_1_load_27"/></StgValue>
</operation>

<operation id="599" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="7">
<![CDATA[
entry:756 %W_buf_2_load_24 = load i7 %W_buf_2_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_2_load_24"/></StgValue>
</operation>

<operation id="600" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="7">
<![CDATA[
entry:757 %W_buf_2_load_25 = load i7 %W_buf_2_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_2_load_25"/></StgValue>
</operation>

<operation id="601" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="7">
<![CDATA[
entry:758 %W_buf_2_load_26 = load i7 %W_buf_2_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_2_load_26"/></StgValue>
</operation>

<operation id="602" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="7">
<![CDATA[
entry:759 %W_buf_2_load_27 = load i7 %W_buf_2_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_2_load_27"/></StgValue>
</operation>

<operation id="603" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="16" op_0_bw="7">
<![CDATA[
entry:763 %W_buf_3_load_24 = load i7 %W_buf_3_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_3_load_24"/></StgValue>
</operation>

<operation id="604" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="7">
<![CDATA[
entry:764 %W_buf_3_load_25 = load i7 %W_buf_3_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_3_load_25"/></StgValue>
</operation>

<operation id="605" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="7">
<![CDATA[
entry:765 %W_buf_3_load_26 = load i7 %W_buf_3_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_3_load_26"/></StgValue>
</operation>

<operation id="606" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="7">
<![CDATA[
entry:766 %W_buf_3_load_27 = load i7 %W_buf_3_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_3_load_27"/></StgValue>
</operation>

<operation id="607" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="7">
<![CDATA[
entry:770 %W_buf_4_load_24 = load i7 %W_buf_4_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_4_load_24"/></StgValue>
</operation>

<operation id="608" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="7">
<![CDATA[
entry:771 %W_buf_4_load_25 = load i7 %W_buf_4_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_4_load_25"/></StgValue>
</operation>

<operation id="609" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="7">
<![CDATA[
entry:772 %W_buf_4_load_26 = load i7 %W_buf_4_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_4_load_26"/></StgValue>
</operation>

<operation id="610" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="7">
<![CDATA[
entry:773 %W_buf_4_load_27 = load i7 %W_buf_4_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_4_load_27"/></StgValue>
</operation>

<operation id="611" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="7">
<![CDATA[
entry:777 %W_buf_5_load_24 = load i7 %W_buf_5_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_5_load_24"/></StgValue>
</operation>

<operation id="612" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="7">
<![CDATA[
entry:778 %W_buf_5_load_25 = load i7 %W_buf_5_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_5_load_25"/></StgValue>
</operation>

<operation id="613" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="7">
<![CDATA[
entry:779 %W_buf_5_load_26 = load i7 %W_buf_5_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_5_load_26"/></StgValue>
</operation>

<operation id="614" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="7">
<![CDATA[
entry:780 %W_buf_5_load_27 = load i7 %W_buf_5_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_5_load_27"/></StgValue>
</operation>

<operation id="615" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="7">
<![CDATA[
entry:784 %W_buf_6_load_24 = load i7 %W_buf_6_addr_24

]]></Node>
<StgValue><ssdm name="W_buf_6_load_24"/></StgValue>
</operation>

<operation id="616" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="7">
<![CDATA[
entry:785 %W_buf_6_load_25 = load i7 %W_buf_6_addr_25

]]></Node>
<StgValue><ssdm name="W_buf_6_load_25"/></StgValue>
</operation>

<operation id="617" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="7">
<![CDATA[
entry:786 %W_buf_6_load_26 = load i7 %W_buf_6_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_6_load_26"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="7">
<![CDATA[
entry:787 %W_buf_6_load_27 = load i7 %W_buf_6_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_6_load_27"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="619" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %W_buf_0_addr_28 = getelementptr i16 %W_buf_0, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_28"/></StgValue>
</operation>

<operation id="620" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %W_buf_0_addr_29 = getelementptr i16 %W_buf_0, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_29"/></StgValue>
</operation>

<operation id="621" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:116 %W_buf_1_addr_28 = getelementptr i16 %W_buf_1, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_28"/></StgValue>
</operation>

<operation id="622" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:117 %W_buf_1_addr_29 = getelementptr i16 %W_buf_1, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_29"/></StgValue>
</operation>

<operation id="623" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:200 %W_buf_2_addr_28 = getelementptr i16 %W_buf_2, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_28"/></StgValue>
</operation>

<operation id="624" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:201 %W_buf_2_addr_29 = getelementptr i16 %W_buf_2, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_29"/></StgValue>
</operation>

<operation id="625" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:284 %W_buf_3_addr_28 = getelementptr i16 %W_buf_3, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_28"/></StgValue>
</operation>

<operation id="626" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:285 %W_buf_3_addr_29 = getelementptr i16 %W_buf_3, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_29"/></StgValue>
</operation>

<operation id="627" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:368 %W_buf_4_addr_28 = getelementptr i16 %W_buf_4, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_28"/></StgValue>
</operation>

<operation id="628" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:369 %W_buf_4_addr_29 = getelementptr i16 %W_buf_4, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_29"/></StgValue>
</operation>

<operation id="629" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:452 %W_buf_5_addr_28 = getelementptr i16 %W_buf_5, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_28"/></StgValue>
</operation>

<operation id="630" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:453 %W_buf_5_addr_29 = getelementptr i16 %W_buf_5, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_29"/></StgValue>
</operation>

<operation id="631" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:536 %W_buf_6_addr_28 = getelementptr i16 %W_buf_6, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_28"/></StgValue>
</operation>

<operation id="632" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:537 %W_buf_6_addr_29 = getelementptr i16 %W_buf_6, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_29"/></StgValue>
</operation>

<operation id="633" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="7">
<![CDATA[
entry:744 %W_buf_0_load_26 = load i7 %W_buf_0_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_0_load_26"/></StgValue>
</operation>

<operation id="634" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="7">
<![CDATA[
entry:745 %W_buf_0_load_27 = load i7 %W_buf_0_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_0_load_27"/></StgValue>
</operation>

<operation id="635" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="7">
<![CDATA[
entry:751 %W_buf_1_load_26 = load i7 %W_buf_1_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_1_load_26"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="7">
<![CDATA[
entry:752 %W_buf_1_load_27 = load i7 %W_buf_1_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_1_load_27"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="7">
<![CDATA[
entry:758 %W_buf_2_load_26 = load i7 %W_buf_2_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_2_load_26"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="7">
<![CDATA[
entry:759 %W_buf_2_load_27 = load i7 %W_buf_2_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_2_load_27"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="7">
<![CDATA[
entry:765 %W_buf_3_load_26 = load i7 %W_buf_3_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_3_load_26"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="7">
<![CDATA[
entry:766 %W_buf_3_load_27 = load i7 %W_buf_3_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_3_load_27"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="7">
<![CDATA[
entry:772 %W_buf_4_load_26 = load i7 %W_buf_4_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_4_load_26"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="7">
<![CDATA[
entry:773 %W_buf_4_load_27 = load i7 %W_buf_4_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_4_load_27"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="7">
<![CDATA[
entry:779 %W_buf_5_load_26 = load i7 %W_buf_5_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_5_load_26"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="7">
<![CDATA[
entry:780 %W_buf_5_load_27 = load i7 %W_buf_5_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_5_load_27"/></StgValue>
</operation>

<operation id="645" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="7">
<![CDATA[
entry:786 %W_buf_6_load_26 = load i7 %W_buf_6_addr_26

]]></Node>
<StgValue><ssdm name="W_buf_6_load_26"/></StgValue>
</operation>

<operation id="646" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="7">
<![CDATA[
entry:787 %W_buf_6_load_27 = load i7 %W_buf_6_addr_27

]]></Node>
<StgValue><ssdm name="W_buf_6_load_27"/></StgValue>
</operation>

<operation id="647" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="7">
<![CDATA[
entry:788 %W_buf_0_load_28 = load i7 %W_buf_0_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_0_load_28"/></StgValue>
</operation>

<operation id="648" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="7">
<![CDATA[
entry:789 %W_buf_0_load_29 = load i7 %W_buf_0_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_0_load_29"/></StgValue>
</operation>

<operation id="649" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="7">
<![CDATA[
entry:795 %W_buf_1_load_28 = load i7 %W_buf_1_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_1_load_28"/></StgValue>
</operation>

<operation id="650" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="7">
<![CDATA[
entry:796 %W_buf_1_load_29 = load i7 %W_buf_1_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_1_load_29"/></StgValue>
</operation>

<operation id="651" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="7">
<![CDATA[
entry:802 %W_buf_2_load_28 = load i7 %W_buf_2_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_2_load_28"/></StgValue>
</operation>

<operation id="652" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="7">
<![CDATA[
entry:803 %W_buf_2_load_29 = load i7 %W_buf_2_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_2_load_29"/></StgValue>
</operation>

<operation id="653" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="7">
<![CDATA[
entry:809 %W_buf_3_load_28 = load i7 %W_buf_3_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_3_load_28"/></StgValue>
</operation>

<operation id="654" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="7">
<![CDATA[
entry:810 %W_buf_3_load_29 = load i7 %W_buf_3_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_3_load_29"/></StgValue>
</operation>

<operation id="655" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="7">
<![CDATA[
entry:816 %W_buf_4_load_28 = load i7 %W_buf_4_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_4_load_28"/></StgValue>
</operation>

<operation id="656" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="7">
<![CDATA[
entry:817 %W_buf_4_load_29 = load i7 %W_buf_4_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_4_load_29"/></StgValue>
</operation>

<operation id="657" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="7">
<![CDATA[
entry:823 %W_buf_5_load_28 = load i7 %W_buf_5_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_5_load_28"/></StgValue>
</operation>

<operation id="658" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="7">
<![CDATA[
entry:824 %W_buf_5_load_29 = load i7 %W_buf_5_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_5_load_29"/></StgValue>
</operation>

<operation id="659" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="7">
<![CDATA[
entry:830 %W_buf_6_load_28 = load i7 %W_buf_6_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_6_load_28"/></StgValue>
</operation>

<operation id="660" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="7">
<![CDATA[
entry:831 %W_buf_6_load_29 = load i7 %W_buf_6_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_6_load_29"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="661" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %W_buf_0_addr_30 = getelementptr i16 %W_buf_0, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_30"/></StgValue>
</operation>

<operation id="662" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %W_buf_0_addr_31 = getelementptr i16 %W_buf_0, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_31"/></StgValue>
</operation>

<operation id="663" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:118 %W_buf_1_addr_30 = getelementptr i16 %W_buf_1, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_30"/></StgValue>
</operation>

<operation id="664" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:119 %W_buf_1_addr_31 = getelementptr i16 %W_buf_1, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_31"/></StgValue>
</operation>

<operation id="665" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:202 %W_buf_2_addr_30 = getelementptr i16 %W_buf_2, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_30"/></StgValue>
</operation>

<operation id="666" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:203 %W_buf_2_addr_31 = getelementptr i16 %W_buf_2, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_31"/></StgValue>
</operation>

<operation id="667" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:286 %W_buf_3_addr_30 = getelementptr i16 %W_buf_3, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_30"/></StgValue>
</operation>

<operation id="668" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:287 %W_buf_3_addr_31 = getelementptr i16 %W_buf_3, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_31"/></StgValue>
</operation>

<operation id="669" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:370 %W_buf_4_addr_30 = getelementptr i16 %W_buf_4, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_30"/></StgValue>
</operation>

<operation id="670" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:371 %W_buf_4_addr_31 = getelementptr i16 %W_buf_4, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_31"/></StgValue>
</operation>

<operation id="671" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:454 %W_buf_5_addr_30 = getelementptr i16 %W_buf_5, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_30"/></StgValue>
</operation>

<operation id="672" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:455 %W_buf_5_addr_31 = getelementptr i16 %W_buf_5, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_31"/></StgValue>
</operation>

<operation id="673" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:538 %W_buf_6_addr_30 = getelementptr i16 %W_buf_6, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_30"/></StgValue>
</operation>

<operation id="674" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:539 %W_buf_6_addr_31 = getelementptr i16 %W_buf_6, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_31"/></StgValue>
</operation>

<operation id="675" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="7">
<![CDATA[
entry:788 %W_buf_0_load_28 = load i7 %W_buf_0_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_0_load_28"/></StgValue>
</operation>

<operation id="676" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="7">
<![CDATA[
entry:789 %W_buf_0_load_29 = load i7 %W_buf_0_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_0_load_29"/></StgValue>
</operation>

<operation id="677" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="7">
<![CDATA[
entry:790 %W_buf_0_load_30 = load i7 %W_buf_0_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_0_load_30"/></StgValue>
</operation>

<operation id="678" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="7">
<![CDATA[
entry:791 %W_buf_0_load_31 = load i7 %W_buf_0_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_0_load_31"/></StgValue>
</operation>

<operation id="679" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="7">
<![CDATA[
entry:795 %W_buf_1_load_28 = load i7 %W_buf_1_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_1_load_28"/></StgValue>
</operation>

<operation id="680" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="7">
<![CDATA[
entry:796 %W_buf_1_load_29 = load i7 %W_buf_1_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_1_load_29"/></StgValue>
</operation>

<operation id="681" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="7">
<![CDATA[
entry:797 %W_buf_1_load_30 = load i7 %W_buf_1_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_1_load_30"/></StgValue>
</operation>

<operation id="682" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="7">
<![CDATA[
entry:798 %W_buf_1_load_31 = load i7 %W_buf_1_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_1_load_31"/></StgValue>
</operation>

<operation id="683" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="7">
<![CDATA[
entry:802 %W_buf_2_load_28 = load i7 %W_buf_2_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_2_load_28"/></StgValue>
</operation>

<operation id="684" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="7">
<![CDATA[
entry:803 %W_buf_2_load_29 = load i7 %W_buf_2_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_2_load_29"/></StgValue>
</operation>

<operation id="685" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="7">
<![CDATA[
entry:804 %W_buf_2_load_30 = load i7 %W_buf_2_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_2_load_30"/></StgValue>
</operation>

<operation id="686" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="7">
<![CDATA[
entry:805 %W_buf_2_load_31 = load i7 %W_buf_2_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_2_load_31"/></StgValue>
</operation>

<operation id="687" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="7">
<![CDATA[
entry:809 %W_buf_3_load_28 = load i7 %W_buf_3_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_3_load_28"/></StgValue>
</operation>

<operation id="688" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="7">
<![CDATA[
entry:810 %W_buf_3_load_29 = load i7 %W_buf_3_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_3_load_29"/></StgValue>
</operation>

<operation id="689" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="7">
<![CDATA[
entry:811 %W_buf_3_load_30 = load i7 %W_buf_3_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_3_load_30"/></StgValue>
</operation>

<operation id="690" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="7">
<![CDATA[
entry:812 %W_buf_3_load_31 = load i7 %W_buf_3_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_3_load_31"/></StgValue>
</operation>

<operation id="691" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="7">
<![CDATA[
entry:816 %W_buf_4_load_28 = load i7 %W_buf_4_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_4_load_28"/></StgValue>
</operation>

<operation id="692" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="7">
<![CDATA[
entry:817 %W_buf_4_load_29 = load i7 %W_buf_4_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_4_load_29"/></StgValue>
</operation>

<operation id="693" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="7">
<![CDATA[
entry:818 %W_buf_4_load_30 = load i7 %W_buf_4_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_4_load_30"/></StgValue>
</operation>

<operation id="694" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="7">
<![CDATA[
entry:819 %W_buf_4_load_31 = load i7 %W_buf_4_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_4_load_31"/></StgValue>
</operation>

<operation id="695" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="7">
<![CDATA[
entry:823 %W_buf_5_load_28 = load i7 %W_buf_5_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_5_load_28"/></StgValue>
</operation>

<operation id="696" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="7">
<![CDATA[
entry:824 %W_buf_5_load_29 = load i7 %W_buf_5_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_5_load_29"/></StgValue>
</operation>

<operation id="697" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="7">
<![CDATA[
entry:825 %W_buf_5_load_30 = load i7 %W_buf_5_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_5_load_30"/></StgValue>
</operation>

<operation id="698" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="7">
<![CDATA[
entry:826 %W_buf_5_load_31 = load i7 %W_buf_5_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_5_load_31"/></StgValue>
</operation>

<operation id="699" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="7">
<![CDATA[
entry:830 %W_buf_6_load_28 = load i7 %W_buf_6_addr_28

]]></Node>
<StgValue><ssdm name="W_buf_6_load_28"/></StgValue>
</operation>

<operation id="700" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="7">
<![CDATA[
entry:831 %W_buf_6_load_29 = load i7 %W_buf_6_addr_29

]]></Node>
<StgValue><ssdm name="W_buf_6_load_29"/></StgValue>
</operation>

<operation id="701" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="7">
<![CDATA[
entry:832 %W_buf_6_load_30 = load i7 %W_buf_6_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_6_load_30"/></StgValue>
</operation>

<operation id="702" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="7">
<![CDATA[
entry:833 %W_buf_6_load_31 = load i7 %W_buf_6_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_6_load_31"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="703" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %W_buf_0_addr_32 = getelementptr i16 %W_buf_0, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_32"/></StgValue>
</operation>

<operation id="704" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %W_buf_0_addr_33 = getelementptr i16 %W_buf_0, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_33"/></StgValue>
</operation>

<operation id="705" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:120 %W_buf_1_addr_32 = getelementptr i16 %W_buf_1, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_32"/></StgValue>
</operation>

<operation id="706" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:121 %W_buf_1_addr_33 = getelementptr i16 %W_buf_1, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_33"/></StgValue>
</operation>

<operation id="707" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:204 %W_buf_2_addr_32 = getelementptr i16 %W_buf_2, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_32"/></StgValue>
</operation>

<operation id="708" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:205 %W_buf_2_addr_33 = getelementptr i16 %W_buf_2, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_33"/></StgValue>
</operation>

<operation id="709" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:288 %W_buf_3_addr_32 = getelementptr i16 %W_buf_3, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_32"/></StgValue>
</operation>

<operation id="710" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:289 %W_buf_3_addr_33 = getelementptr i16 %W_buf_3, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_33"/></StgValue>
</operation>

<operation id="711" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:372 %W_buf_4_addr_32 = getelementptr i16 %W_buf_4, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_32"/></StgValue>
</operation>

<operation id="712" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:373 %W_buf_4_addr_33 = getelementptr i16 %W_buf_4, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_33"/></StgValue>
</operation>

<operation id="713" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:456 %W_buf_5_addr_32 = getelementptr i16 %W_buf_5, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_32"/></StgValue>
</operation>

<operation id="714" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:457 %W_buf_5_addr_33 = getelementptr i16 %W_buf_5, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_33"/></StgValue>
</operation>

<operation id="715" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:540 %W_buf_6_addr_32 = getelementptr i16 %W_buf_6, i64 0, i64 32

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_32"/></StgValue>
</operation>

<operation id="716" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:541 %W_buf_6_addr_33 = getelementptr i16 %W_buf_6, i64 0, i64 33

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_33"/></StgValue>
</operation>

<operation id="717" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="7">
<![CDATA[
entry:790 %W_buf_0_load_30 = load i7 %W_buf_0_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_0_load_30"/></StgValue>
</operation>

<operation id="718" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="16" op_0_bw="7">
<![CDATA[
entry:791 %W_buf_0_load_31 = load i7 %W_buf_0_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_0_load_31"/></StgValue>
</operation>

<operation id="719" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="7">
<![CDATA[
entry:792 %W_buf_0_load_32 = load i7 %W_buf_0_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_0_load_32"/></StgValue>
</operation>

<operation id="720" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="7">
<![CDATA[
entry:793 %W_buf_0_load_33 = load i7 %W_buf_0_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_0_load_33"/></StgValue>
</operation>

<operation id="721" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="16" op_0_bw="7">
<![CDATA[
entry:797 %W_buf_1_load_30 = load i7 %W_buf_1_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_1_load_30"/></StgValue>
</operation>

<operation id="722" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="7">
<![CDATA[
entry:798 %W_buf_1_load_31 = load i7 %W_buf_1_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_1_load_31"/></StgValue>
</operation>

<operation id="723" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="7">
<![CDATA[
entry:799 %W_buf_1_load_32 = load i7 %W_buf_1_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_1_load_32"/></StgValue>
</operation>

<operation id="724" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="7">
<![CDATA[
entry:800 %W_buf_1_load_33 = load i7 %W_buf_1_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_1_load_33"/></StgValue>
</operation>

<operation id="725" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="7">
<![CDATA[
entry:804 %W_buf_2_load_30 = load i7 %W_buf_2_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_2_load_30"/></StgValue>
</operation>

<operation id="726" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="7">
<![CDATA[
entry:805 %W_buf_2_load_31 = load i7 %W_buf_2_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_2_load_31"/></StgValue>
</operation>

<operation id="727" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="7">
<![CDATA[
entry:806 %W_buf_2_load_32 = load i7 %W_buf_2_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_2_load_32"/></StgValue>
</operation>

<operation id="728" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="7">
<![CDATA[
entry:807 %W_buf_2_load_33 = load i7 %W_buf_2_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_2_load_33"/></StgValue>
</operation>

<operation id="729" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="7">
<![CDATA[
entry:811 %W_buf_3_load_30 = load i7 %W_buf_3_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_3_load_30"/></StgValue>
</operation>

<operation id="730" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="7">
<![CDATA[
entry:812 %W_buf_3_load_31 = load i7 %W_buf_3_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_3_load_31"/></StgValue>
</operation>

<operation id="731" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="7">
<![CDATA[
entry:813 %W_buf_3_load_32 = load i7 %W_buf_3_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_3_load_32"/></StgValue>
</operation>

<operation id="732" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="7">
<![CDATA[
entry:814 %W_buf_3_load_33 = load i7 %W_buf_3_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_3_load_33"/></StgValue>
</operation>

<operation id="733" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="7">
<![CDATA[
entry:818 %W_buf_4_load_30 = load i7 %W_buf_4_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_4_load_30"/></StgValue>
</operation>

<operation id="734" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="7">
<![CDATA[
entry:819 %W_buf_4_load_31 = load i7 %W_buf_4_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_4_load_31"/></StgValue>
</operation>

<operation id="735" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="7">
<![CDATA[
entry:820 %W_buf_4_load_32 = load i7 %W_buf_4_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_4_load_32"/></StgValue>
</operation>

<operation id="736" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="7">
<![CDATA[
entry:821 %W_buf_4_load_33 = load i7 %W_buf_4_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_4_load_33"/></StgValue>
</operation>

<operation id="737" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="7">
<![CDATA[
entry:825 %W_buf_5_load_30 = load i7 %W_buf_5_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_5_load_30"/></StgValue>
</operation>

<operation id="738" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="7">
<![CDATA[
entry:826 %W_buf_5_load_31 = load i7 %W_buf_5_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_5_load_31"/></StgValue>
</operation>

<operation id="739" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="7">
<![CDATA[
entry:827 %W_buf_5_load_32 = load i7 %W_buf_5_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_5_load_32"/></StgValue>
</operation>

<operation id="740" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="7">
<![CDATA[
entry:828 %W_buf_5_load_33 = load i7 %W_buf_5_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_5_load_33"/></StgValue>
</operation>

<operation id="741" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="7">
<![CDATA[
entry:832 %W_buf_6_load_30 = load i7 %W_buf_6_addr_30

]]></Node>
<StgValue><ssdm name="W_buf_6_load_30"/></StgValue>
</operation>

<operation id="742" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="16" op_0_bw="7">
<![CDATA[
entry:833 %W_buf_6_load_31 = load i7 %W_buf_6_addr_31

]]></Node>
<StgValue><ssdm name="W_buf_6_load_31"/></StgValue>
</operation>

<operation id="743" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="7">
<![CDATA[
entry:834 %W_buf_6_load_32 = load i7 %W_buf_6_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_6_load_32"/></StgValue>
</operation>

<operation id="744" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="7">
<![CDATA[
entry:835 %W_buf_6_load_33 = load i7 %W_buf_6_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_6_load_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="745" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %W_buf_0_addr_34 = getelementptr i16 %W_buf_0, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_34"/></StgValue>
</operation>

<operation id="746" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %W_buf_0_addr_35 = getelementptr i16 %W_buf_0, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_35"/></StgValue>
</operation>

<operation id="747" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:122 %W_buf_1_addr_34 = getelementptr i16 %W_buf_1, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_34"/></StgValue>
</operation>

<operation id="748" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:123 %W_buf_1_addr_35 = getelementptr i16 %W_buf_1, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_35"/></StgValue>
</operation>

<operation id="749" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:206 %W_buf_2_addr_34 = getelementptr i16 %W_buf_2, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_34"/></StgValue>
</operation>

<operation id="750" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:207 %W_buf_2_addr_35 = getelementptr i16 %W_buf_2, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_35"/></StgValue>
</operation>

<operation id="751" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:290 %W_buf_3_addr_34 = getelementptr i16 %W_buf_3, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_34"/></StgValue>
</operation>

<operation id="752" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:291 %W_buf_3_addr_35 = getelementptr i16 %W_buf_3, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_35"/></StgValue>
</operation>

<operation id="753" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:374 %W_buf_4_addr_34 = getelementptr i16 %W_buf_4, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_34"/></StgValue>
</operation>

<operation id="754" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:375 %W_buf_4_addr_35 = getelementptr i16 %W_buf_4, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_35"/></StgValue>
</operation>

<operation id="755" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:458 %W_buf_5_addr_34 = getelementptr i16 %W_buf_5, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_34"/></StgValue>
</operation>

<operation id="756" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:459 %W_buf_5_addr_35 = getelementptr i16 %W_buf_5, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_35"/></StgValue>
</operation>

<operation id="757" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:542 %W_buf_6_addr_34 = getelementptr i16 %W_buf_6, i64 0, i64 34

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_34"/></StgValue>
</operation>

<operation id="758" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:543 %W_buf_6_addr_35 = getelementptr i16 %W_buf_6, i64 0, i64 35

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_35"/></StgValue>
</operation>

<operation id="759" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="7">
<![CDATA[
entry:792 %W_buf_0_load_32 = load i7 %W_buf_0_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_0_load_32"/></StgValue>
</operation>

<operation id="760" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="7">
<![CDATA[
entry:793 %W_buf_0_load_33 = load i7 %W_buf_0_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_0_load_33"/></StgValue>
</operation>

<operation id="761" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="7">
<![CDATA[
entry:794 %W_buf_0_load_34 = load i7 %W_buf_0_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_0_load_34"/></StgValue>
</operation>

<operation id="762" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="7">
<![CDATA[
entry:799 %W_buf_1_load_32 = load i7 %W_buf_1_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_1_load_32"/></StgValue>
</operation>

<operation id="763" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="7">
<![CDATA[
entry:800 %W_buf_1_load_33 = load i7 %W_buf_1_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_1_load_33"/></StgValue>
</operation>

<operation id="764" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="7">
<![CDATA[
entry:801 %W_buf_1_load_34 = load i7 %W_buf_1_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_1_load_34"/></StgValue>
</operation>

<operation id="765" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="7">
<![CDATA[
entry:806 %W_buf_2_load_32 = load i7 %W_buf_2_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_2_load_32"/></StgValue>
</operation>

<operation id="766" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="7">
<![CDATA[
entry:807 %W_buf_2_load_33 = load i7 %W_buf_2_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_2_load_33"/></StgValue>
</operation>

<operation id="767" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="7">
<![CDATA[
entry:808 %W_buf_2_load_34 = load i7 %W_buf_2_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_2_load_34"/></StgValue>
</operation>

<operation id="768" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="7">
<![CDATA[
entry:813 %W_buf_3_load_32 = load i7 %W_buf_3_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_3_load_32"/></StgValue>
</operation>

<operation id="769" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="7">
<![CDATA[
entry:814 %W_buf_3_load_33 = load i7 %W_buf_3_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_3_load_33"/></StgValue>
</operation>

<operation id="770" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="7">
<![CDATA[
entry:815 %W_buf_3_load_34 = load i7 %W_buf_3_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_3_load_34"/></StgValue>
</operation>

<operation id="771" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="7">
<![CDATA[
entry:820 %W_buf_4_load_32 = load i7 %W_buf_4_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_4_load_32"/></StgValue>
</operation>

<operation id="772" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="7">
<![CDATA[
entry:821 %W_buf_4_load_33 = load i7 %W_buf_4_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_4_load_33"/></StgValue>
</operation>

<operation id="773" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="7">
<![CDATA[
entry:822 %W_buf_4_load_34 = load i7 %W_buf_4_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_4_load_34"/></StgValue>
</operation>

<operation id="774" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="7">
<![CDATA[
entry:827 %W_buf_5_load_32 = load i7 %W_buf_5_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_5_load_32"/></StgValue>
</operation>

<operation id="775" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="7">
<![CDATA[
entry:828 %W_buf_5_load_33 = load i7 %W_buf_5_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_5_load_33"/></StgValue>
</operation>

<operation id="776" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="7">
<![CDATA[
entry:829 %W_buf_5_load_34 = load i7 %W_buf_5_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_5_load_34"/></StgValue>
</operation>

<operation id="777" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="7">
<![CDATA[
entry:834 %W_buf_6_load_32 = load i7 %W_buf_6_addr_32

]]></Node>
<StgValue><ssdm name="W_buf_6_load_32"/></StgValue>
</operation>

<operation id="778" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="7">
<![CDATA[
entry:835 %W_buf_6_load_33 = load i7 %W_buf_6_addr_33

]]></Node>
<StgValue><ssdm name="W_buf_6_load_33"/></StgValue>
</operation>

<operation id="779" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="7">
<![CDATA[
entry:836 %W_buf_6_load_34 = load i7 %W_buf_6_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_6_load_34"/></StgValue>
</operation>

<operation id="780" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="7">
<![CDATA[
entry:837 %W_buf_0_load_35 = load i7 %W_buf_0_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_0_load_35"/></StgValue>
</operation>

<operation id="781" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="7">
<![CDATA[
entry:844 %W_buf_1_load_35 = load i7 %W_buf_1_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_1_load_35"/></StgValue>
</operation>

<operation id="782" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="7">
<![CDATA[
entry:851 %W_buf_2_load_35 = load i7 %W_buf_2_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_2_load_35"/></StgValue>
</operation>

<operation id="783" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="7">
<![CDATA[
entry:858 %W_buf_3_load_35 = load i7 %W_buf_3_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_3_load_35"/></StgValue>
</operation>

<operation id="784" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="7">
<![CDATA[
entry:865 %W_buf_4_load_35 = load i7 %W_buf_4_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_4_load_35"/></StgValue>
</operation>

<operation id="785" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="7">
<![CDATA[
entry:872 %W_buf_5_load_35 = load i7 %W_buf_5_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_5_load_35"/></StgValue>
</operation>

<operation id="786" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="7">
<![CDATA[
entry:879 %W_buf_6_load_35 = load i7 %W_buf_6_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_6_load_35"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="787" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %W_buf_0_addr_36 = getelementptr i16 %W_buf_0, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_36"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %W_buf_0_addr_37 = getelementptr i16 %W_buf_0, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_37"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %W_buf_1_addr_36 = getelementptr i16 %W_buf_1, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_36"/></StgValue>
</operation>

<operation id="790" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:125 %W_buf_1_addr_37 = getelementptr i16 %W_buf_1, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_37"/></StgValue>
</operation>

<operation id="791" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:208 %W_buf_2_addr_36 = getelementptr i16 %W_buf_2, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_36"/></StgValue>
</operation>

<operation id="792" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:209 %W_buf_2_addr_37 = getelementptr i16 %W_buf_2, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_37"/></StgValue>
</operation>

<operation id="793" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:292 %W_buf_3_addr_36 = getelementptr i16 %W_buf_3, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_36"/></StgValue>
</operation>

<operation id="794" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:293 %W_buf_3_addr_37 = getelementptr i16 %W_buf_3, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_37"/></StgValue>
</operation>

<operation id="795" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:376 %W_buf_4_addr_36 = getelementptr i16 %W_buf_4, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_36"/></StgValue>
</operation>

<operation id="796" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:377 %W_buf_4_addr_37 = getelementptr i16 %W_buf_4, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_37"/></StgValue>
</operation>

<operation id="797" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:460 %W_buf_5_addr_36 = getelementptr i16 %W_buf_5, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_36"/></StgValue>
</operation>

<operation id="798" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:461 %W_buf_5_addr_37 = getelementptr i16 %W_buf_5, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_37"/></StgValue>
</operation>

<operation id="799" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:544 %W_buf_6_addr_36 = getelementptr i16 %W_buf_6, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_36"/></StgValue>
</operation>

<operation id="800" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:545 %W_buf_6_addr_37 = getelementptr i16 %W_buf_6, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_37"/></StgValue>
</operation>

<operation id="801" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="7">
<![CDATA[
entry:794 %W_buf_0_load_34 = load i7 %W_buf_0_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_0_load_34"/></StgValue>
</operation>

<operation id="802" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="7">
<![CDATA[
entry:801 %W_buf_1_load_34 = load i7 %W_buf_1_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_1_load_34"/></StgValue>
</operation>

<operation id="803" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="7">
<![CDATA[
entry:808 %W_buf_2_load_34 = load i7 %W_buf_2_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_2_load_34"/></StgValue>
</operation>

<operation id="804" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="7">
<![CDATA[
entry:815 %W_buf_3_load_34 = load i7 %W_buf_3_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_3_load_34"/></StgValue>
</operation>

<operation id="805" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="7">
<![CDATA[
entry:822 %W_buf_4_load_34 = load i7 %W_buf_4_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_4_load_34"/></StgValue>
</operation>

<operation id="806" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="7">
<![CDATA[
entry:829 %W_buf_5_load_34 = load i7 %W_buf_5_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_5_load_34"/></StgValue>
</operation>

<operation id="807" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="7">
<![CDATA[
entry:836 %W_buf_6_load_34 = load i7 %W_buf_6_addr_34

]]></Node>
<StgValue><ssdm name="W_buf_6_load_34"/></StgValue>
</operation>

<operation id="808" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="7">
<![CDATA[
entry:837 %W_buf_0_load_35 = load i7 %W_buf_0_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_0_load_35"/></StgValue>
</operation>

<operation id="809" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="7">
<![CDATA[
entry:838 %W_buf_0_load_36 = load i7 %W_buf_0_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_0_load_36"/></StgValue>
</operation>

<operation id="810" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="7">
<![CDATA[
entry:839 %W_buf_0_load_37 = load i7 %W_buf_0_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_0_load_37"/></StgValue>
</operation>

<operation id="811" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="7">
<![CDATA[
entry:844 %W_buf_1_load_35 = load i7 %W_buf_1_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_1_load_35"/></StgValue>
</operation>

<operation id="812" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="7">
<![CDATA[
entry:845 %W_buf_1_load_36 = load i7 %W_buf_1_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_1_load_36"/></StgValue>
</operation>

<operation id="813" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="7">
<![CDATA[
entry:846 %W_buf_1_load_37 = load i7 %W_buf_1_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_1_load_37"/></StgValue>
</operation>

<operation id="814" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="7">
<![CDATA[
entry:851 %W_buf_2_load_35 = load i7 %W_buf_2_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_2_load_35"/></StgValue>
</operation>

<operation id="815" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="7">
<![CDATA[
entry:852 %W_buf_2_load_36 = load i7 %W_buf_2_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_2_load_36"/></StgValue>
</operation>

<operation id="816" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="7">
<![CDATA[
entry:853 %W_buf_2_load_37 = load i7 %W_buf_2_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_2_load_37"/></StgValue>
</operation>

<operation id="817" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="7">
<![CDATA[
entry:858 %W_buf_3_load_35 = load i7 %W_buf_3_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_3_load_35"/></StgValue>
</operation>

<operation id="818" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="7">
<![CDATA[
entry:859 %W_buf_3_load_36 = load i7 %W_buf_3_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_3_load_36"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="7">
<![CDATA[
entry:860 %W_buf_3_load_37 = load i7 %W_buf_3_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_3_load_37"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="7">
<![CDATA[
entry:865 %W_buf_4_load_35 = load i7 %W_buf_4_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_4_load_35"/></StgValue>
</operation>

<operation id="821" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="7">
<![CDATA[
entry:866 %W_buf_4_load_36 = load i7 %W_buf_4_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_4_load_36"/></StgValue>
</operation>

<operation id="822" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="7">
<![CDATA[
entry:867 %W_buf_4_load_37 = load i7 %W_buf_4_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_4_load_37"/></StgValue>
</operation>

<operation id="823" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="7">
<![CDATA[
entry:872 %W_buf_5_load_35 = load i7 %W_buf_5_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_5_load_35"/></StgValue>
</operation>

<operation id="824" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="7">
<![CDATA[
entry:873 %W_buf_5_load_36 = load i7 %W_buf_5_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_5_load_36"/></StgValue>
</operation>

<operation id="825" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="7">
<![CDATA[
entry:874 %W_buf_5_load_37 = load i7 %W_buf_5_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_5_load_37"/></StgValue>
</operation>

<operation id="826" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="7">
<![CDATA[
entry:879 %W_buf_6_load_35 = load i7 %W_buf_6_addr_35

]]></Node>
<StgValue><ssdm name="W_buf_6_load_35"/></StgValue>
</operation>

<operation id="827" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="7">
<![CDATA[
entry:880 %W_buf_6_load_36 = load i7 %W_buf_6_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_6_load_36"/></StgValue>
</operation>

<operation id="828" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="7">
<![CDATA[
entry:881 %W_buf_6_load_37 = load i7 %W_buf_6_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_6_load_37"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="829" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %W_buf_0_addr_38 = getelementptr i16 %W_buf_0, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_38"/></StgValue>
</operation>

<operation id="830" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %W_buf_0_addr_39 = getelementptr i16 %W_buf_0, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_39"/></StgValue>
</operation>

<operation id="831" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:126 %W_buf_1_addr_38 = getelementptr i16 %W_buf_1, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_38"/></StgValue>
</operation>

<operation id="832" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:127 %W_buf_1_addr_39 = getelementptr i16 %W_buf_1, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_39"/></StgValue>
</operation>

<operation id="833" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:210 %W_buf_2_addr_38 = getelementptr i16 %W_buf_2, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_38"/></StgValue>
</operation>

<operation id="834" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:211 %W_buf_2_addr_39 = getelementptr i16 %W_buf_2, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_39"/></StgValue>
</operation>

<operation id="835" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:294 %W_buf_3_addr_38 = getelementptr i16 %W_buf_3, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_38"/></StgValue>
</operation>

<operation id="836" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:295 %W_buf_3_addr_39 = getelementptr i16 %W_buf_3, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_39"/></StgValue>
</operation>

<operation id="837" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:378 %W_buf_4_addr_38 = getelementptr i16 %W_buf_4, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_38"/></StgValue>
</operation>

<operation id="838" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:379 %W_buf_4_addr_39 = getelementptr i16 %W_buf_4, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_39"/></StgValue>
</operation>

<operation id="839" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:462 %W_buf_5_addr_38 = getelementptr i16 %W_buf_5, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_38"/></StgValue>
</operation>

<operation id="840" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:463 %W_buf_5_addr_39 = getelementptr i16 %W_buf_5, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_39"/></StgValue>
</operation>

<operation id="841" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:546 %W_buf_6_addr_38 = getelementptr i16 %W_buf_6, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_38"/></StgValue>
</operation>

<operation id="842" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:547 %W_buf_6_addr_39 = getelementptr i16 %W_buf_6, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_39"/></StgValue>
</operation>

<operation id="843" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="7">
<![CDATA[
entry:838 %W_buf_0_load_36 = load i7 %W_buf_0_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_0_load_36"/></StgValue>
</operation>

<operation id="844" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="16" op_0_bw="7">
<![CDATA[
entry:839 %W_buf_0_load_37 = load i7 %W_buf_0_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_0_load_37"/></StgValue>
</operation>

<operation id="845" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="7">
<![CDATA[
entry:840 %W_buf_0_load_38 = load i7 %W_buf_0_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_0_load_38"/></StgValue>
</operation>

<operation id="846" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="7">
<![CDATA[
entry:841 %W_buf_0_load_39 = load i7 %W_buf_0_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_0_load_39"/></StgValue>
</operation>

<operation id="847" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="7">
<![CDATA[
entry:845 %W_buf_1_load_36 = load i7 %W_buf_1_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_1_load_36"/></StgValue>
</operation>

<operation id="848" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="7">
<![CDATA[
entry:846 %W_buf_1_load_37 = load i7 %W_buf_1_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_1_load_37"/></StgValue>
</operation>

<operation id="849" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="7">
<![CDATA[
entry:847 %W_buf_1_load_38 = load i7 %W_buf_1_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_1_load_38"/></StgValue>
</operation>

<operation id="850" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="7">
<![CDATA[
entry:848 %W_buf_1_load_39 = load i7 %W_buf_1_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_1_load_39"/></StgValue>
</operation>

<operation id="851" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="16" op_0_bw="7">
<![CDATA[
entry:852 %W_buf_2_load_36 = load i7 %W_buf_2_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_2_load_36"/></StgValue>
</operation>

<operation id="852" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="16" op_0_bw="7">
<![CDATA[
entry:853 %W_buf_2_load_37 = load i7 %W_buf_2_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_2_load_37"/></StgValue>
</operation>

<operation id="853" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="7">
<![CDATA[
entry:854 %W_buf_2_load_38 = load i7 %W_buf_2_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_2_load_38"/></StgValue>
</operation>

<operation id="854" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="7">
<![CDATA[
entry:855 %W_buf_2_load_39 = load i7 %W_buf_2_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_2_load_39"/></StgValue>
</operation>

<operation id="855" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="7">
<![CDATA[
entry:859 %W_buf_3_load_36 = load i7 %W_buf_3_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_3_load_36"/></StgValue>
</operation>

<operation id="856" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="16" op_0_bw="7">
<![CDATA[
entry:860 %W_buf_3_load_37 = load i7 %W_buf_3_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_3_load_37"/></StgValue>
</operation>

<operation id="857" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="7">
<![CDATA[
entry:861 %W_buf_3_load_38 = load i7 %W_buf_3_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_3_load_38"/></StgValue>
</operation>

<operation id="858" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="7">
<![CDATA[
entry:862 %W_buf_3_load_39 = load i7 %W_buf_3_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_3_load_39"/></StgValue>
</operation>

<operation id="859" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="16" op_0_bw="7">
<![CDATA[
entry:866 %W_buf_4_load_36 = load i7 %W_buf_4_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_4_load_36"/></StgValue>
</operation>

<operation id="860" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="16" op_0_bw="7">
<![CDATA[
entry:867 %W_buf_4_load_37 = load i7 %W_buf_4_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_4_load_37"/></StgValue>
</operation>

<operation id="861" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="7">
<![CDATA[
entry:868 %W_buf_4_load_38 = load i7 %W_buf_4_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_4_load_38"/></StgValue>
</operation>

<operation id="862" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="7">
<![CDATA[
entry:869 %W_buf_4_load_39 = load i7 %W_buf_4_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_4_load_39"/></StgValue>
</operation>

<operation id="863" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="7">
<![CDATA[
entry:873 %W_buf_5_load_36 = load i7 %W_buf_5_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_5_load_36"/></StgValue>
</operation>

<operation id="864" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="7">
<![CDATA[
entry:874 %W_buf_5_load_37 = load i7 %W_buf_5_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_5_load_37"/></StgValue>
</operation>

<operation id="865" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="7">
<![CDATA[
entry:875 %W_buf_5_load_38 = load i7 %W_buf_5_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_5_load_38"/></StgValue>
</operation>

<operation id="866" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="7">
<![CDATA[
entry:876 %W_buf_5_load_39 = load i7 %W_buf_5_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_5_load_39"/></StgValue>
</operation>

<operation id="867" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="16" op_0_bw="7">
<![CDATA[
entry:880 %W_buf_6_load_36 = load i7 %W_buf_6_addr_36

]]></Node>
<StgValue><ssdm name="W_buf_6_load_36"/></StgValue>
</operation>

<operation id="868" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="16" op_0_bw="7">
<![CDATA[
entry:881 %W_buf_6_load_37 = load i7 %W_buf_6_addr_37

]]></Node>
<StgValue><ssdm name="W_buf_6_load_37"/></StgValue>
</operation>

<operation id="869" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="7">
<![CDATA[
entry:882 %W_buf_6_load_38 = load i7 %W_buf_6_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_6_load_38"/></StgValue>
</operation>

<operation id="870" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="7">
<![CDATA[
entry:883 %W_buf_6_load_39 = load i7 %W_buf_6_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_6_load_39"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="871" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %W_buf_0_addr_40 = getelementptr i16 %W_buf_0, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_40"/></StgValue>
</operation>

<operation id="872" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %W_buf_0_addr_41 = getelementptr i16 %W_buf_0, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_41"/></StgValue>
</operation>

<operation id="873" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128 %W_buf_1_addr_40 = getelementptr i16 %W_buf_1, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_40"/></StgValue>
</operation>

<operation id="874" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:129 %W_buf_1_addr_41 = getelementptr i16 %W_buf_1, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_41"/></StgValue>
</operation>

<operation id="875" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:212 %W_buf_2_addr_40 = getelementptr i16 %W_buf_2, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_40"/></StgValue>
</operation>

<operation id="876" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:213 %W_buf_2_addr_41 = getelementptr i16 %W_buf_2, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_41"/></StgValue>
</operation>

<operation id="877" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:296 %W_buf_3_addr_40 = getelementptr i16 %W_buf_3, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_40"/></StgValue>
</operation>

<operation id="878" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:297 %W_buf_3_addr_41 = getelementptr i16 %W_buf_3, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_41"/></StgValue>
</operation>

<operation id="879" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:380 %W_buf_4_addr_40 = getelementptr i16 %W_buf_4, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_40"/></StgValue>
</operation>

<operation id="880" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:381 %W_buf_4_addr_41 = getelementptr i16 %W_buf_4, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_41"/></StgValue>
</operation>

<operation id="881" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:464 %W_buf_5_addr_40 = getelementptr i16 %W_buf_5, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_40"/></StgValue>
</operation>

<operation id="882" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:465 %W_buf_5_addr_41 = getelementptr i16 %W_buf_5, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_41"/></StgValue>
</operation>

<operation id="883" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:548 %W_buf_6_addr_40 = getelementptr i16 %W_buf_6, i64 0, i64 40

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_40"/></StgValue>
</operation>

<operation id="884" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:549 %W_buf_6_addr_41 = getelementptr i16 %W_buf_6, i64 0, i64 41

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_41"/></StgValue>
</operation>

<operation id="885" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="7">
<![CDATA[
entry:840 %W_buf_0_load_38 = load i7 %W_buf_0_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_0_load_38"/></StgValue>
</operation>

<operation id="886" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="7">
<![CDATA[
entry:841 %W_buf_0_load_39 = load i7 %W_buf_0_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_0_load_39"/></StgValue>
</operation>

<operation id="887" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="7">
<![CDATA[
entry:842 %W_buf_0_load_40 = load i7 %W_buf_0_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_0_load_40"/></StgValue>
</operation>

<operation id="888" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="7">
<![CDATA[
entry:843 %W_buf_0_load_41 = load i7 %W_buf_0_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_0_load_41"/></StgValue>
</operation>

<operation id="889" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="16" op_0_bw="7">
<![CDATA[
entry:847 %W_buf_1_load_38 = load i7 %W_buf_1_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_1_load_38"/></StgValue>
</operation>

<operation id="890" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="7">
<![CDATA[
entry:848 %W_buf_1_load_39 = load i7 %W_buf_1_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_1_load_39"/></StgValue>
</operation>

<operation id="891" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="7">
<![CDATA[
entry:849 %W_buf_1_load_40 = load i7 %W_buf_1_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_1_load_40"/></StgValue>
</operation>

<operation id="892" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="7">
<![CDATA[
entry:850 %W_buf_1_load_41 = load i7 %W_buf_1_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_1_load_41"/></StgValue>
</operation>

<operation id="893" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="16" op_0_bw="7">
<![CDATA[
entry:854 %W_buf_2_load_38 = load i7 %W_buf_2_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_2_load_38"/></StgValue>
</operation>

<operation id="894" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="7">
<![CDATA[
entry:855 %W_buf_2_load_39 = load i7 %W_buf_2_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_2_load_39"/></StgValue>
</operation>

<operation id="895" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="7">
<![CDATA[
entry:856 %W_buf_2_load_40 = load i7 %W_buf_2_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_2_load_40"/></StgValue>
</operation>

<operation id="896" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="7">
<![CDATA[
entry:857 %W_buf_2_load_41 = load i7 %W_buf_2_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_2_load_41"/></StgValue>
</operation>

<operation id="897" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="16" op_0_bw="7">
<![CDATA[
entry:861 %W_buf_3_load_38 = load i7 %W_buf_3_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_3_load_38"/></StgValue>
</operation>

<operation id="898" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="16" op_0_bw="7">
<![CDATA[
entry:862 %W_buf_3_load_39 = load i7 %W_buf_3_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_3_load_39"/></StgValue>
</operation>

<operation id="899" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="7">
<![CDATA[
entry:863 %W_buf_3_load_40 = load i7 %W_buf_3_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_3_load_40"/></StgValue>
</operation>

<operation id="900" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="7">
<![CDATA[
entry:864 %W_buf_3_load_41 = load i7 %W_buf_3_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_3_load_41"/></StgValue>
</operation>

<operation id="901" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="7">
<![CDATA[
entry:868 %W_buf_4_load_38 = load i7 %W_buf_4_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_4_load_38"/></StgValue>
</operation>

<operation id="902" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="7">
<![CDATA[
entry:869 %W_buf_4_load_39 = load i7 %W_buf_4_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_4_load_39"/></StgValue>
</operation>

<operation id="903" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="7">
<![CDATA[
entry:870 %W_buf_4_load_40 = load i7 %W_buf_4_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_4_load_40"/></StgValue>
</operation>

<operation id="904" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="7">
<![CDATA[
entry:871 %W_buf_4_load_41 = load i7 %W_buf_4_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_4_load_41"/></StgValue>
</operation>

<operation id="905" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="7">
<![CDATA[
entry:875 %W_buf_5_load_38 = load i7 %W_buf_5_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_5_load_38"/></StgValue>
</operation>

<operation id="906" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="7">
<![CDATA[
entry:876 %W_buf_5_load_39 = load i7 %W_buf_5_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_5_load_39"/></StgValue>
</operation>

<operation id="907" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="7">
<![CDATA[
entry:877 %W_buf_5_load_40 = load i7 %W_buf_5_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_5_load_40"/></StgValue>
</operation>

<operation id="908" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="7">
<![CDATA[
entry:878 %W_buf_5_load_41 = load i7 %W_buf_5_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_5_load_41"/></StgValue>
</operation>

<operation id="909" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="16" op_0_bw="7">
<![CDATA[
entry:882 %W_buf_6_load_38 = load i7 %W_buf_6_addr_38

]]></Node>
<StgValue><ssdm name="W_buf_6_load_38"/></StgValue>
</operation>

<operation id="910" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="7">
<![CDATA[
entry:883 %W_buf_6_load_39 = load i7 %W_buf_6_addr_39

]]></Node>
<StgValue><ssdm name="W_buf_6_load_39"/></StgValue>
</operation>

<operation id="911" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="7">
<![CDATA[
entry:884 %W_buf_6_load_40 = load i7 %W_buf_6_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_6_load_40"/></StgValue>
</operation>

<operation id="912" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="7">
<![CDATA[
entry:885 %W_buf_6_load_41 = load i7 %W_buf_6_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_6_load_41"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="913" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %W_buf_0_addr_42 = getelementptr i16 %W_buf_0, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_42"/></StgValue>
</operation>

<operation id="914" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %W_buf_0_addr_43 = getelementptr i16 %W_buf_0, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_43"/></StgValue>
</operation>

<operation id="915" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:130 %W_buf_1_addr_42 = getelementptr i16 %W_buf_1, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_42"/></StgValue>
</operation>

<operation id="916" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:131 %W_buf_1_addr_43 = getelementptr i16 %W_buf_1, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_43"/></StgValue>
</operation>

<operation id="917" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:214 %W_buf_2_addr_42 = getelementptr i16 %W_buf_2, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_42"/></StgValue>
</operation>

<operation id="918" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:215 %W_buf_2_addr_43 = getelementptr i16 %W_buf_2, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_43"/></StgValue>
</operation>

<operation id="919" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:298 %W_buf_3_addr_42 = getelementptr i16 %W_buf_3, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_42"/></StgValue>
</operation>

<operation id="920" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:299 %W_buf_3_addr_43 = getelementptr i16 %W_buf_3, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_43"/></StgValue>
</operation>

<operation id="921" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:382 %W_buf_4_addr_42 = getelementptr i16 %W_buf_4, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_42"/></StgValue>
</operation>

<operation id="922" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:383 %W_buf_4_addr_43 = getelementptr i16 %W_buf_4, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_43"/></StgValue>
</operation>

<operation id="923" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:466 %W_buf_5_addr_42 = getelementptr i16 %W_buf_5, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_42"/></StgValue>
</operation>

<operation id="924" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:467 %W_buf_5_addr_43 = getelementptr i16 %W_buf_5, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_43"/></StgValue>
</operation>

<operation id="925" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:550 %W_buf_6_addr_42 = getelementptr i16 %W_buf_6, i64 0, i64 42

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_42"/></StgValue>
</operation>

<operation id="926" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:551 %W_buf_6_addr_43 = getelementptr i16 %W_buf_6, i64 0, i64 43

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_43"/></StgValue>
</operation>

<operation id="927" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="7">
<![CDATA[
entry:842 %W_buf_0_load_40 = load i7 %W_buf_0_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_0_load_40"/></StgValue>
</operation>

<operation id="928" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="7">
<![CDATA[
entry:843 %W_buf_0_load_41 = load i7 %W_buf_0_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_0_load_41"/></StgValue>
</operation>

<operation id="929" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="7">
<![CDATA[
entry:849 %W_buf_1_load_40 = load i7 %W_buf_1_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_1_load_40"/></StgValue>
</operation>

<operation id="930" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="7">
<![CDATA[
entry:850 %W_buf_1_load_41 = load i7 %W_buf_1_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_1_load_41"/></StgValue>
</operation>

<operation id="931" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="7">
<![CDATA[
entry:856 %W_buf_2_load_40 = load i7 %W_buf_2_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_2_load_40"/></StgValue>
</operation>

<operation id="932" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="7">
<![CDATA[
entry:857 %W_buf_2_load_41 = load i7 %W_buf_2_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_2_load_41"/></StgValue>
</operation>

<operation id="933" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="7">
<![CDATA[
entry:863 %W_buf_3_load_40 = load i7 %W_buf_3_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_3_load_40"/></StgValue>
</operation>

<operation id="934" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="7">
<![CDATA[
entry:864 %W_buf_3_load_41 = load i7 %W_buf_3_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_3_load_41"/></StgValue>
</operation>

<operation id="935" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="7">
<![CDATA[
entry:870 %W_buf_4_load_40 = load i7 %W_buf_4_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_4_load_40"/></StgValue>
</operation>

<operation id="936" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="7">
<![CDATA[
entry:871 %W_buf_4_load_41 = load i7 %W_buf_4_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_4_load_41"/></StgValue>
</operation>

<operation id="937" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="7">
<![CDATA[
entry:877 %W_buf_5_load_40 = load i7 %W_buf_5_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_5_load_40"/></StgValue>
</operation>

<operation id="938" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="7">
<![CDATA[
entry:878 %W_buf_5_load_41 = load i7 %W_buf_5_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_5_load_41"/></StgValue>
</operation>

<operation id="939" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="7">
<![CDATA[
entry:884 %W_buf_6_load_40 = load i7 %W_buf_6_addr_40

]]></Node>
<StgValue><ssdm name="W_buf_6_load_40"/></StgValue>
</operation>

<operation id="940" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="7">
<![CDATA[
entry:885 %W_buf_6_load_41 = load i7 %W_buf_6_addr_41

]]></Node>
<StgValue><ssdm name="W_buf_6_load_41"/></StgValue>
</operation>

<operation id="941" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="7">
<![CDATA[
entry:886 %W_buf_0_load_42 = load i7 %W_buf_0_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_0_load_42"/></StgValue>
</operation>

<operation id="942" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="7">
<![CDATA[
entry:887 %W_buf_0_load_43 = load i7 %W_buf_0_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_0_load_43"/></StgValue>
</operation>

<operation id="943" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="7">
<![CDATA[
entry:893 %W_buf_1_load_42 = load i7 %W_buf_1_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_1_load_42"/></StgValue>
</operation>

<operation id="944" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="7">
<![CDATA[
entry:894 %W_buf_1_load_43 = load i7 %W_buf_1_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_1_load_43"/></StgValue>
</operation>

<operation id="945" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="7">
<![CDATA[
entry:900 %W_buf_2_load_42 = load i7 %W_buf_2_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_2_load_42"/></StgValue>
</operation>

<operation id="946" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="7">
<![CDATA[
entry:901 %W_buf_2_load_43 = load i7 %W_buf_2_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_2_load_43"/></StgValue>
</operation>

<operation id="947" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="7">
<![CDATA[
entry:907 %W_buf_3_load_42 = load i7 %W_buf_3_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_3_load_42"/></StgValue>
</operation>

<operation id="948" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="7">
<![CDATA[
entry:908 %W_buf_3_load_43 = load i7 %W_buf_3_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_3_load_43"/></StgValue>
</operation>

<operation id="949" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="7">
<![CDATA[
entry:914 %W_buf_4_load_42 = load i7 %W_buf_4_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_4_load_42"/></StgValue>
</operation>

<operation id="950" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="7">
<![CDATA[
entry:915 %W_buf_4_load_43 = load i7 %W_buf_4_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_4_load_43"/></StgValue>
</operation>

<operation id="951" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="7">
<![CDATA[
entry:921 %W_buf_5_load_42 = load i7 %W_buf_5_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_5_load_42"/></StgValue>
</operation>

<operation id="952" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="7">
<![CDATA[
entry:922 %W_buf_5_load_43 = load i7 %W_buf_5_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_5_load_43"/></StgValue>
</operation>

<operation id="953" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="7">
<![CDATA[
entry:928 %W_buf_6_load_42 = load i7 %W_buf_6_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_6_load_42"/></StgValue>
</operation>

<operation id="954" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="7">
<![CDATA[
entry:929 %W_buf_6_load_43 = load i7 %W_buf_6_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_6_load_43"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="955" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %W_buf_0_addr_44 = getelementptr i16 %W_buf_0, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_44"/></StgValue>
</operation>

<operation id="956" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %W_buf_0_addr_45 = getelementptr i16 %W_buf_0, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_45"/></StgValue>
</operation>

<operation id="957" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %W_buf_1_addr_44 = getelementptr i16 %W_buf_1, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_44"/></StgValue>
</operation>

<operation id="958" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:133 %W_buf_1_addr_45 = getelementptr i16 %W_buf_1, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_45"/></StgValue>
</operation>

<operation id="959" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:216 %W_buf_2_addr_44 = getelementptr i16 %W_buf_2, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_44"/></StgValue>
</operation>

<operation id="960" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:217 %W_buf_2_addr_45 = getelementptr i16 %W_buf_2, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_45"/></StgValue>
</operation>

<operation id="961" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:300 %W_buf_3_addr_44 = getelementptr i16 %W_buf_3, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_44"/></StgValue>
</operation>

<operation id="962" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:301 %W_buf_3_addr_45 = getelementptr i16 %W_buf_3, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_45"/></StgValue>
</operation>

<operation id="963" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:384 %W_buf_4_addr_44 = getelementptr i16 %W_buf_4, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_44"/></StgValue>
</operation>

<operation id="964" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:385 %W_buf_4_addr_45 = getelementptr i16 %W_buf_4, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_45"/></StgValue>
</operation>

<operation id="965" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:468 %W_buf_5_addr_44 = getelementptr i16 %W_buf_5, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_44"/></StgValue>
</operation>

<operation id="966" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:469 %W_buf_5_addr_45 = getelementptr i16 %W_buf_5, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_45"/></StgValue>
</operation>

<operation id="967" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:552 %W_buf_6_addr_44 = getelementptr i16 %W_buf_6, i64 0, i64 44

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_44"/></StgValue>
</operation>

<operation id="968" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:553 %W_buf_6_addr_45 = getelementptr i16 %W_buf_6, i64 0, i64 45

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_45"/></StgValue>
</operation>

<operation id="969" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="7">
<![CDATA[
entry:886 %W_buf_0_load_42 = load i7 %W_buf_0_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_0_load_42"/></StgValue>
</operation>

<operation id="970" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="7">
<![CDATA[
entry:887 %W_buf_0_load_43 = load i7 %W_buf_0_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_0_load_43"/></StgValue>
</operation>

<operation id="971" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="7">
<![CDATA[
entry:888 %W_buf_0_load_44 = load i7 %W_buf_0_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_0_load_44"/></StgValue>
</operation>

<operation id="972" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="7">
<![CDATA[
entry:889 %W_buf_0_load_45 = load i7 %W_buf_0_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_0_load_45"/></StgValue>
</operation>

<operation id="973" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="7">
<![CDATA[
entry:893 %W_buf_1_load_42 = load i7 %W_buf_1_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_1_load_42"/></StgValue>
</operation>

<operation id="974" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="16" op_0_bw="7">
<![CDATA[
entry:894 %W_buf_1_load_43 = load i7 %W_buf_1_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_1_load_43"/></StgValue>
</operation>

<operation id="975" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="7">
<![CDATA[
entry:895 %W_buf_1_load_44 = load i7 %W_buf_1_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_1_load_44"/></StgValue>
</operation>

<operation id="976" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="7">
<![CDATA[
entry:896 %W_buf_1_load_45 = load i7 %W_buf_1_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_1_load_45"/></StgValue>
</operation>

<operation id="977" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="7">
<![CDATA[
entry:900 %W_buf_2_load_42 = load i7 %W_buf_2_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_2_load_42"/></StgValue>
</operation>

<operation id="978" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="7">
<![CDATA[
entry:901 %W_buf_2_load_43 = load i7 %W_buf_2_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_2_load_43"/></StgValue>
</operation>

<operation id="979" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="7">
<![CDATA[
entry:902 %W_buf_2_load_44 = load i7 %W_buf_2_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_2_load_44"/></StgValue>
</operation>

<operation id="980" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="7">
<![CDATA[
entry:903 %W_buf_2_load_45 = load i7 %W_buf_2_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_2_load_45"/></StgValue>
</operation>

<operation id="981" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="7">
<![CDATA[
entry:907 %W_buf_3_load_42 = load i7 %W_buf_3_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_3_load_42"/></StgValue>
</operation>

<operation id="982" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="16" op_0_bw="7">
<![CDATA[
entry:908 %W_buf_3_load_43 = load i7 %W_buf_3_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_3_load_43"/></StgValue>
</operation>

<operation id="983" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="7">
<![CDATA[
entry:909 %W_buf_3_load_44 = load i7 %W_buf_3_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_3_load_44"/></StgValue>
</operation>

<operation id="984" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="7">
<![CDATA[
entry:910 %W_buf_3_load_45 = load i7 %W_buf_3_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_3_load_45"/></StgValue>
</operation>

<operation id="985" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="7">
<![CDATA[
entry:914 %W_buf_4_load_42 = load i7 %W_buf_4_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_4_load_42"/></StgValue>
</operation>

<operation id="986" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="7">
<![CDATA[
entry:915 %W_buf_4_load_43 = load i7 %W_buf_4_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_4_load_43"/></StgValue>
</operation>

<operation id="987" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="7">
<![CDATA[
entry:916 %W_buf_4_load_44 = load i7 %W_buf_4_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_4_load_44"/></StgValue>
</operation>

<operation id="988" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="7">
<![CDATA[
entry:917 %W_buf_4_load_45 = load i7 %W_buf_4_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_4_load_45"/></StgValue>
</operation>

<operation id="989" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="7">
<![CDATA[
entry:921 %W_buf_5_load_42 = load i7 %W_buf_5_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_5_load_42"/></StgValue>
</operation>

<operation id="990" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="7">
<![CDATA[
entry:922 %W_buf_5_load_43 = load i7 %W_buf_5_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_5_load_43"/></StgValue>
</operation>

<operation id="991" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="7">
<![CDATA[
entry:923 %W_buf_5_load_44 = load i7 %W_buf_5_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_5_load_44"/></StgValue>
</operation>

<operation id="992" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="7">
<![CDATA[
entry:924 %W_buf_5_load_45 = load i7 %W_buf_5_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_5_load_45"/></StgValue>
</operation>

<operation id="993" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="7">
<![CDATA[
entry:928 %W_buf_6_load_42 = load i7 %W_buf_6_addr_42

]]></Node>
<StgValue><ssdm name="W_buf_6_load_42"/></StgValue>
</operation>

<operation id="994" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="7">
<![CDATA[
entry:929 %W_buf_6_load_43 = load i7 %W_buf_6_addr_43

]]></Node>
<StgValue><ssdm name="W_buf_6_load_43"/></StgValue>
</operation>

<operation id="995" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="7">
<![CDATA[
entry:930 %W_buf_6_load_44 = load i7 %W_buf_6_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_6_load_44"/></StgValue>
</operation>

<operation id="996" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="7">
<![CDATA[
entry:931 %W_buf_6_load_45 = load i7 %W_buf_6_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_6_load_45"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="997" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %W_buf_0_addr_46 = getelementptr i16 %W_buf_0, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_46"/></StgValue>
</operation>

<operation id="998" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %W_buf_0_addr_47 = getelementptr i16 %W_buf_0, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_47"/></StgValue>
</operation>

<operation id="999" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:134 %W_buf_1_addr_46 = getelementptr i16 %W_buf_1, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_46"/></StgValue>
</operation>

<operation id="1000" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:135 %W_buf_1_addr_47 = getelementptr i16 %W_buf_1, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_47"/></StgValue>
</operation>

<operation id="1001" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:218 %W_buf_2_addr_46 = getelementptr i16 %W_buf_2, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_46"/></StgValue>
</operation>

<operation id="1002" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:219 %W_buf_2_addr_47 = getelementptr i16 %W_buf_2, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_47"/></StgValue>
</operation>

<operation id="1003" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:302 %W_buf_3_addr_46 = getelementptr i16 %W_buf_3, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_46"/></StgValue>
</operation>

<operation id="1004" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:303 %W_buf_3_addr_47 = getelementptr i16 %W_buf_3, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_47"/></StgValue>
</operation>

<operation id="1005" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:386 %W_buf_4_addr_46 = getelementptr i16 %W_buf_4, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_46"/></StgValue>
</operation>

<operation id="1006" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:387 %W_buf_4_addr_47 = getelementptr i16 %W_buf_4, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_47"/></StgValue>
</operation>

<operation id="1007" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:470 %W_buf_5_addr_46 = getelementptr i16 %W_buf_5, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_46"/></StgValue>
</operation>

<operation id="1008" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:471 %W_buf_5_addr_47 = getelementptr i16 %W_buf_5, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_47"/></StgValue>
</operation>

<operation id="1009" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:554 %W_buf_6_addr_46 = getelementptr i16 %W_buf_6, i64 0, i64 46

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_46"/></StgValue>
</operation>

<operation id="1010" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:555 %W_buf_6_addr_47 = getelementptr i16 %W_buf_6, i64 0, i64 47

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_47"/></StgValue>
</operation>

<operation id="1011" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="16" op_0_bw="7">
<![CDATA[
entry:888 %W_buf_0_load_44 = load i7 %W_buf_0_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_0_load_44"/></StgValue>
</operation>

<operation id="1012" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="7">
<![CDATA[
entry:889 %W_buf_0_load_45 = load i7 %W_buf_0_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_0_load_45"/></StgValue>
</operation>

<operation id="1013" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="7">
<![CDATA[
entry:890 %W_buf_0_load_46 = load i7 %W_buf_0_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_0_load_46"/></StgValue>
</operation>

<operation id="1014" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="7">
<![CDATA[
entry:891 %W_buf_0_load_47 = load i7 %W_buf_0_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_0_load_47"/></StgValue>
</operation>

<operation id="1015" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="16" op_0_bw="7">
<![CDATA[
entry:895 %W_buf_1_load_44 = load i7 %W_buf_1_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_1_load_44"/></StgValue>
</operation>

<operation id="1016" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="7">
<![CDATA[
entry:896 %W_buf_1_load_45 = load i7 %W_buf_1_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_1_load_45"/></StgValue>
</operation>

<operation id="1017" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="7">
<![CDATA[
entry:897 %W_buf_1_load_46 = load i7 %W_buf_1_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_1_load_46"/></StgValue>
</operation>

<operation id="1018" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="7">
<![CDATA[
entry:898 %W_buf_1_load_47 = load i7 %W_buf_1_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_1_load_47"/></StgValue>
</operation>

<operation id="1019" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="7">
<![CDATA[
entry:902 %W_buf_2_load_44 = load i7 %W_buf_2_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_2_load_44"/></StgValue>
</operation>

<operation id="1020" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="7">
<![CDATA[
entry:903 %W_buf_2_load_45 = load i7 %W_buf_2_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_2_load_45"/></StgValue>
</operation>

<operation id="1021" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="7">
<![CDATA[
entry:904 %W_buf_2_load_46 = load i7 %W_buf_2_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_2_load_46"/></StgValue>
</operation>

<operation id="1022" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="7">
<![CDATA[
entry:905 %W_buf_2_load_47 = load i7 %W_buf_2_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_2_load_47"/></StgValue>
</operation>

<operation id="1023" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="16" op_0_bw="7">
<![CDATA[
entry:909 %W_buf_3_load_44 = load i7 %W_buf_3_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_3_load_44"/></StgValue>
</operation>

<operation id="1024" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="7">
<![CDATA[
entry:910 %W_buf_3_load_45 = load i7 %W_buf_3_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_3_load_45"/></StgValue>
</operation>

<operation id="1025" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="7">
<![CDATA[
entry:911 %W_buf_3_load_46 = load i7 %W_buf_3_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_3_load_46"/></StgValue>
</operation>

<operation id="1026" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="7">
<![CDATA[
entry:912 %W_buf_3_load_47 = load i7 %W_buf_3_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_3_load_47"/></StgValue>
</operation>

<operation id="1027" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="16" op_0_bw="7">
<![CDATA[
entry:916 %W_buf_4_load_44 = load i7 %W_buf_4_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_4_load_44"/></StgValue>
</operation>

<operation id="1028" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="16" op_0_bw="7">
<![CDATA[
entry:917 %W_buf_4_load_45 = load i7 %W_buf_4_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_4_load_45"/></StgValue>
</operation>

<operation id="1029" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="7">
<![CDATA[
entry:918 %W_buf_4_load_46 = load i7 %W_buf_4_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_4_load_46"/></StgValue>
</operation>

<operation id="1030" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="7">
<![CDATA[
entry:919 %W_buf_4_load_47 = load i7 %W_buf_4_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_4_load_47"/></StgValue>
</operation>

<operation id="1031" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="16" op_0_bw="7">
<![CDATA[
entry:923 %W_buf_5_load_44 = load i7 %W_buf_5_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_5_load_44"/></StgValue>
</operation>

<operation id="1032" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="7">
<![CDATA[
entry:924 %W_buf_5_load_45 = load i7 %W_buf_5_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_5_load_45"/></StgValue>
</operation>

<operation id="1033" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="7">
<![CDATA[
entry:925 %W_buf_5_load_46 = load i7 %W_buf_5_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_5_load_46"/></StgValue>
</operation>

<operation id="1034" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="7">
<![CDATA[
entry:926 %W_buf_5_load_47 = load i7 %W_buf_5_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_5_load_47"/></StgValue>
</operation>

<operation id="1035" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="16" op_0_bw="7">
<![CDATA[
entry:930 %W_buf_6_load_44 = load i7 %W_buf_6_addr_44

]]></Node>
<StgValue><ssdm name="W_buf_6_load_44"/></StgValue>
</operation>

<operation id="1036" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="16" op_0_bw="7">
<![CDATA[
entry:931 %W_buf_6_load_45 = load i7 %W_buf_6_addr_45

]]></Node>
<StgValue><ssdm name="W_buf_6_load_45"/></StgValue>
</operation>

<operation id="1037" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="7">
<![CDATA[
entry:932 %W_buf_6_load_46 = load i7 %W_buf_6_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_6_load_46"/></StgValue>
</operation>

<operation id="1038" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="7">
<![CDATA[
entry:933 %W_buf_6_load_47 = load i7 %W_buf_6_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_6_load_47"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1039" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %W_buf_0_addr_48 = getelementptr i16 %W_buf_0, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_48"/></StgValue>
</operation>

<operation id="1040" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %W_buf_0_addr_49 = getelementptr i16 %W_buf_0, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_49"/></StgValue>
</operation>

<operation id="1041" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %W_buf_1_addr_48 = getelementptr i16 %W_buf_1, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_48"/></StgValue>
</operation>

<operation id="1042" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:137 %W_buf_1_addr_49 = getelementptr i16 %W_buf_1, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_49"/></StgValue>
</operation>

<operation id="1043" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:220 %W_buf_2_addr_48 = getelementptr i16 %W_buf_2, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_48"/></StgValue>
</operation>

<operation id="1044" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:221 %W_buf_2_addr_49 = getelementptr i16 %W_buf_2, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_49"/></StgValue>
</operation>

<operation id="1045" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:304 %W_buf_3_addr_48 = getelementptr i16 %W_buf_3, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_48"/></StgValue>
</operation>

<operation id="1046" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:305 %W_buf_3_addr_49 = getelementptr i16 %W_buf_3, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_49"/></StgValue>
</operation>

<operation id="1047" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:388 %W_buf_4_addr_48 = getelementptr i16 %W_buf_4, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_48"/></StgValue>
</operation>

<operation id="1048" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:389 %W_buf_4_addr_49 = getelementptr i16 %W_buf_4, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_49"/></StgValue>
</operation>

<operation id="1049" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:472 %W_buf_5_addr_48 = getelementptr i16 %W_buf_5, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_48"/></StgValue>
</operation>

<operation id="1050" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:473 %W_buf_5_addr_49 = getelementptr i16 %W_buf_5, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_49"/></StgValue>
</operation>

<operation id="1051" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:556 %W_buf_6_addr_48 = getelementptr i16 %W_buf_6, i64 0, i64 48

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_48"/></StgValue>
</operation>

<operation id="1052" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:557 %W_buf_6_addr_49 = getelementptr i16 %W_buf_6, i64 0, i64 49

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_49"/></StgValue>
</operation>

<operation id="1053" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="7">
<![CDATA[
entry:890 %W_buf_0_load_46 = load i7 %W_buf_0_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_0_load_46"/></StgValue>
</operation>

<operation id="1054" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="7">
<![CDATA[
entry:891 %W_buf_0_load_47 = load i7 %W_buf_0_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_0_load_47"/></StgValue>
</operation>

<operation id="1055" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="7">
<![CDATA[
entry:892 %W_buf_0_load_48 = load i7 %W_buf_0_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_0_load_48"/></StgValue>
</operation>

<operation id="1056" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="7">
<![CDATA[
entry:897 %W_buf_1_load_46 = load i7 %W_buf_1_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_1_load_46"/></StgValue>
</operation>

<operation id="1057" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="7">
<![CDATA[
entry:898 %W_buf_1_load_47 = load i7 %W_buf_1_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_1_load_47"/></StgValue>
</operation>

<operation id="1058" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="7">
<![CDATA[
entry:899 %W_buf_1_load_48 = load i7 %W_buf_1_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_1_load_48"/></StgValue>
</operation>

<operation id="1059" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="16" op_0_bw="7">
<![CDATA[
entry:904 %W_buf_2_load_46 = load i7 %W_buf_2_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_2_load_46"/></StgValue>
</operation>

<operation id="1060" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="7">
<![CDATA[
entry:905 %W_buf_2_load_47 = load i7 %W_buf_2_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_2_load_47"/></StgValue>
</operation>

<operation id="1061" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="7">
<![CDATA[
entry:906 %W_buf_2_load_48 = load i7 %W_buf_2_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_2_load_48"/></StgValue>
</operation>

<operation id="1062" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="7">
<![CDATA[
entry:911 %W_buf_3_load_46 = load i7 %W_buf_3_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_3_load_46"/></StgValue>
</operation>

<operation id="1063" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="7">
<![CDATA[
entry:912 %W_buf_3_load_47 = load i7 %W_buf_3_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_3_load_47"/></StgValue>
</operation>

<operation id="1064" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="7">
<![CDATA[
entry:913 %W_buf_3_load_48 = load i7 %W_buf_3_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_3_load_48"/></StgValue>
</operation>

<operation id="1065" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="16" op_0_bw="7">
<![CDATA[
entry:918 %W_buf_4_load_46 = load i7 %W_buf_4_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_4_load_46"/></StgValue>
</operation>

<operation id="1066" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="7">
<![CDATA[
entry:919 %W_buf_4_load_47 = load i7 %W_buf_4_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_4_load_47"/></StgValue>
</operation>

<operation id="1067" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="7">
<![CDATA[
entry:920 %W_buf_4_load_48 = load i7 %W_buf_4_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_4_load_48"/></StgValue>
</operation>

<operation id="1068" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="7">
<![CDATA[
entry:925 %W_buf_5_load_46 = load i7 %W_buf_5_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_5_load_46"/></StgValue>
</operation>

<operation id="1069" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="7">
<![CDATA[
entry:926 %W_buf_5_load_47 = load i7 %W_buf_5_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_5_load_47"/></StgValue>
</operation>

<operation id="1070" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="7">
<![CDATA[
entry:927 %W_buf_5_load_48 = load i7 %W_buf_5_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_5_load_48"/></StgValue>
</operation>

<operation id="1071" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="7">
<![CDATA[
entry:932 %W_buf_6_load_46 = load i7 %W_buf_6_addr_46

]]></Node>
<StgValue><ssdm name="W_buf_6_load_46"/></StgValue>
</operation>

<operation id="1072" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="7">
<![CDATA[
entry:933 %W_buf_6_load_47 = load i7 %W_buf_6_addr_47

]]></Node>
<StgValue><ssdm name="W_buf_6_load_47"/></StgValue>
</operation>

<operation id="1073" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="7">
<![CDATA[
entry:934 %W_buf_6_load_48 = load i7 %W_buf_6_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_6_load_48"/></StgValue>
</operation>

<operation id="1074" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="7">
<![CDATA[
entry:935 %W_buf_0_load_49 = load i7 %W_buf_0_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_0_load_49"/></StgValue>
</operation>

<operation id="1075" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="7">
<![CDATA[
entry:942 %W_buf_1_load_49 = load i7 %W_buf_1_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_1_load_49"/></StgValue>
</operation>

<operation id="1076" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="7">
<![CDATA[
entry:949 %W_buf_2_load_49 = load i7 %W_buf_2_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_2_load_49"/></StgValue>
</operation>

<operation id="1077" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="7">
<![CDATA[
entry:956 %W_buf_3_load_49 = load i7 %W_buf_3_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_3_load_49"/></StgValue>
</operation>

<operation id="1078" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="7">
<![CDATA[
entry:963 %W_buf_4_load_49 = load i7 %W_buf_4_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_4_load_49"/></StgValue>
</operation>

<operation id="1079" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="7">
<![CDATA[
entry:970 %W_buf_5_load_49 = load i7 %W_buf_5_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_5_load_49"/></StgValue>
</operation>

<operation id="1080" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="7">
<![CDATA[
entry:977 %W_buf_6_load_49 = load i7 %W_buf_6_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_6_load_49"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1081" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %W_buf_0_addr_50 = getelementptr i16 %W_buf_0, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_50"/></StgValue>
</operation>

<operation id="1082" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %W_buf_0_addr_51 = getelementptr i16 %W_buf_0, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_51"/></StgValue>
</operation>

<operation id="1083" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:138 %W_buf_1_addr_50 = getelementptr i16 %W_buf_1, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_50"/></StgValue>
</operation>

<operation id="1084" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:139 %W_buf_1_addr_51 = getelementptr i16 %W_buf_1, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_51"/></StgValue>
</operation>

<operation id="1085" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:222 %W_buf_2_addr_50 = getelementptr i16 %W_buf_2, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_50"/></StgValue>
</operation>

<operation id="1086" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:223 %W_buf_2_addr_51 = getelementptr i16 %W_buf_2, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_51"/></StgValue>
</operation>

<operation id="1087" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:306 %W_buf_3_addr_50 = getelementptr i16 %W_buf_3, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_50"/></StgValue>
</operation>

<operation id="1088" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:307 %W_buf_3_addr_51 = getelementptr i16 %W_buf_3, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_51"/></StgValue>
</operation>

<operation id="1089" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:390 %W_buf_4_addr_50 = getelementptr i16 %W_buf_4, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_50"/></StgValue>
</operation>

<operation id="1090" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:391 %W_buf_4_addr_51 = getelementptr i16 %W_buf_4, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_51"/></StgValue>
</operation>

<operation id="1091" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:474 %W_buf_5_addr_50 = getelementptr i16 %W_buf_5, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_50"/></StgValue>
</operation>

<operation id="1092" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:475 %W_buf_5_addr_51 = getelementptr i16 %W_buf_5, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_51"/></StgValue>
</operation>

<operation id="1093" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:558 %W_buf_6_addr_50 = getelementptr i16 %W_buf_6, i64 0, i64 50

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_50"/></StgValue>
</operation>

<operation id="1094" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:559 %W_buf_6_addr_51 = getelementptr i16 %W_buf_6, i64 0, i64 51

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_51"/></StgValue>
</operation>

<operation id="1095" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="7">
<![CDATA[
entry:892 %W_buf_0_load_48 = load i7 %W_buf_0_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_0_load_48"/></StgValue>
</operation>

<operation id="1096" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="7">
<![CDATA[
entry:899 %W_buf_1_load_48 = load i7 %W_buf_1_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_1_load_48"/></StgValue>
</operation>

<operation id="1097" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="7">
<![CDATA[
entry:906 %W_buf_2_load_48 = load i7 %W_buf_2_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_2_load_48"/></StgValue>
</operation>

<operation id="1098" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="7">
<![CDATA[
entry:913 %W_buf_3_load_48 = load i7 %W_buf_3_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_3_load_48"/></StgValue>
</operation>

<operation id="1099" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="7">
<![CDATA[
entry:920 %W_buf_4_load_48 = load i7 %W_buf_4_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_4_load_48"/></StgValue>
</operation>

<operation id="1100" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="7">
<![CDATA[
entry:927 %W_buf_5_load_48 = load i7 %W_buf_5_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_5_load_48"/></StgValue>
</operation>

<operation id="1101" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="7">
<![CDATA[
entry:934 %W_buf_6_load_48 = load i7 %W_buf_6_addr_48

]]></Node>
<StgValue><ssdm name="W_buf_6_load_48"/></StgValue>
</operation>

<operation id="1102" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="7">
<![CDATA[
entry:935 %W_buf_0_load_49 = load i7 %W_buf_0_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_0_load_49"/></StgValue>
</operation>

<operation id="1103" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="7">
<![CDATA[
entry:936 %W_buf_0_load_50 = load i7 %W_buf_0_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_0_load_50"/></StgValue>
</operation>

<operation id="1104" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="7">
<![CDATA[
entry:937 %W_buf_0_load_51 = load i7 %W_buf_0_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_0_load_51"/></StgValue>
</operation>

<operation id="1105" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="7">
<![CDATA[
entry:942 %W_buf_1_load_49 = load i7 %W_buf_1_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_1_load_49"/></StgValue>
</operation>

<operation id="1106" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="7">
<![CDATA[
entry:943 %W_buf_1_load_50 = load i7 %W_buf_1_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_1_load_50"/></StgValue>
</operation>

<operation id="1107" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="7">
<![CDATA[
entry:944 %W_buf_1_load_51 = load i7 %W_buf_1_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_1_load_51"/></StgValue>
</operation>

<operation id="1108" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="7">
<![CDATA[
entry:949 %W_buf_2_load_49 = load i7 %W_buf_2_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_2_load_49"/></StgValue>
</operation>

<operation id="1109" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="7">
<![CDATA[
entry:950 %W_buf_2_load_50 = load i7 %W_buf_2_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_2_load_50"/></StgValue>
</operation>

<operation id="1110" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="7">
<![CDATA[
entry:951 %W_buf_2_load_51 = load i7 %W_buf_2_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_2_load_51"/></StgValue>
</operation>

<operation id="1111" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="7">
<![CDATA[
entry:956 %W_buf_3_load_49 = load i7 %W_buf_3_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_3_load_49"/></StgValue>
</operation>

<operation id="1112" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="7">
<![CDATA[
entry:957 %W_buf_3_load_50 = load i7 %W_buf_3_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_3_load_50"/></StgValue>
</operation>

<operation id="1113" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="7">
<![CDATA[
entry:958 %W_buf_3_load_51 = load i7 %W_buf_3_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_3_load_51"/></StgValue>
</operation>

<operation id="1114" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="7">
<![CDATA[
entry:963 %W_buf_4_load_49 = load i7 %W_buf_4_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_4_load_49"/></StgValue>
</operation>

<operation id="1115" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="7">
<![CDATA[
entry:964 %W_buf_4_load_50 = load i7 %W_buf_4_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_4_load_50"/></StgValue>
</operation>

<operation id="1116" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="7">
<![CDATA[
entry:965 %W_buf_4_load_51 = load i7 %W_buf_4_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_4_load_51"/></StgValue>
</operation>

<operation id="1117" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="7">
<![CDATA[
entry:970 %W_buf_5_load_49 = load i7 %W_buf_5_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_5_load_49"/></StgValue>
</operation>

<operation id="1118" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="7">
<![CDATA[
entry:971 %W_buf_5_load_50 = load i7 %W_buf_5_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_5_load_50"/></StgValue>
</operation>

<operation id="1119" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="7">
<![CDATA[
entry:972 %W_buf_5_load_51 = load i7 %W_buf_5_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_5_load_51"/></StgValue>
</operation>

<operation id="1120" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="7">
<![CDATA[
entry:977 %W_buf_6_load_49 = load i7 %W_buf_6_addr_49

]]></Node>
<StgValue><ssdm name="W_buf_6_load_49"/></StgValue>
</operation>

<operation id="1121" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="7">
<![CDATA[
entry:978 %W_buf_6_load_50 = load i7 %W_buf_6_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_6_load_50"/></StgValue>
</operation>

<operation id="1122" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="7">
<![CDATA[
entry:979 %W_buf_6_load_51 = load i7 %W_buf_6_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_6_load_51"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1123" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %W_buf_0_addr_52 = getelementptr i16 %W_buf_0, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_52"/></StgValue>
</operation>

<operation id="1124" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %W_buf_0_addr_53 = getelementptr i16 %W_buf_0, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_53"/></StgValue>
</operation>

<operation id="1125" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %W_buf_1_addr_52 = getelementptr i16 %W_buf_1, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_52"/></StgValue>
</operation>

<operation id="1126" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:141 %W_buf_1_addr_53 = getelementptr i16 %W_buf_1, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_53"/></StgValue>
</operation>

<operation id="1127" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:224 %W_buf_2_addr_52 = getelementptr i16 %W_buf_2, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_52"/></StgValue>
</operation>

<operation id="1128" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:225 %W_buf_2_addr_53 = getelementptr i16 %W_buf_2, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_53"/></StgValue>
</operation>

<operation id="1129" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:308 %W_buf_3_addr_52 = getelementptr i16 %W_buf_3, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_52"/></StgValue>
</operation>

<operation id="1130" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:309 %W_buf_3_addr_53 = getelementptr i16 %W_buf_3, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_53"/></StgValue>
</operation>

<operation id="1131" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:392 %W_buf_4_addr_52 = getelementptr i16 %W_buf_4, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_52"/></StgValue>
</operation>

<operation id="1132" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:393 %W_buf_4_addr_53 = getelementptr i16 %W_buf_4, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_53"/></StgValue>
</operation>

<operation id="1133" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:476 %W_buf_5_addr_52 = getelementptr i16 %W_buf_5, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_52"/></StgValue>
</operation>

<operation id="1134" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:477 %W_buf_5_addr_53 = getelementptr i16 %W_buf_5, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_53"/></StgValue>
</operation>

<operation id="1135" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:560 %W_buf_6_addr_52 = getelementptr i16 %W_buf_6, i64 0, i64 52

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_52"/></StgValue>
</operation>

<operation id="1136" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:561 %W_buf_6_addr_53 = getelementptr i16 %W_buf_6, i64 0, i64 53

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_53"/></StgValue>
</operation>

<operation id="1137" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="7">
<![CDATA[
entry:936 %W_buf_0_load_50 = load i7 %W_buf_0_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_0_load_50"/></StgValue>
</operation>

<operation id="1138" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="16" op_0_bw="7">
<![CDATA[
entry:937 %W_buf_0_load_51 = load i7 %W_buf_0_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_0_load_51"/></StgValue>
</operation>

<operation id="1139" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="7">
<![CDATA[
entry:938 %W_buf_0_load_52 = load i7 %W_buf_0_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_0_load_52"/></StgValue>
</operation>

<operation id="1140" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="7">
<![CDATA[
entry:939 %W_buf_0_load_53 = load i7 %W_buf_0_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_0_load_53"/></StgValue>
</operation>

<operation id="1141" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="7">
<![CDATA[
entry:943 %W_buf_1_load_50 = load i7 %W_buf_1_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_1_load_50"/></StgValue>
</operation>

<operation id="1142" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="16" op_0_bw="7">
<![CDATA[
entry:944 %W_buf_1_load_51 = load i7 %W_buf_1_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_1_load_51"/></StgValue>
</operation>

<operation id="1143" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="7">
<![CDATA[
entry:945 %W_buf_1_load_52 = load i7 %W_buf_1_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_1_load_52"/></StgValue>
</operation>

<operation id="1144" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="7">
<![CDATA[
entry:946 %W_buf_1_load_53 = load i7 %W_buf_1_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_1_load_53"/></StgValue>
</operation>

<operation id="1145" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="7">
<![CDATA[
entry:950 %W_buf_2_load_50 = load i7 %W_buf_2_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_2_load_50"/></StgValue>
</operation>

<operation id="1146" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="16" op_0_bw="7">
<![CDATA[
entry:951 %W_buf_2_load_51 = load i7 %W_buf_2_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_2_load_51"/></StgValue>
</operation>

<operation id="1147" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="7">
<![CDATA[
entry:952 %W_buf_2_load_52 = load i7 %W_buf_2_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_2_load_52"/></StgValue>
</operation>

<operation id="1148" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="7">
<![CDATA[
entry:953 %W_buf_2_load_53 = load i7 %W_buf_2_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_2_load_53"/></StgValue>
</operation>

<operation id="1149" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="7">
<![CDATA[
entry:957 %W_buf_3_load_50 = load i7 %W_buf_3_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_3_load_50"/></StgValue>
</operation>

<operation id="1150" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="7">
<![CDATA[
entry:958 %W_buf_3_load_51 = load i7 %W_buf_3_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_3_load_51"/></StgValue>
</operation>

<operation id="1151" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="7">
<![CDATA[
entry:959 %W_buf_3_load_52 = load i7 %W_buf_3_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_3_load_52"/></StgValue>
</operation>

<operation id="1152" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="7">
<![CDATA[
entry:960 %W_buf_3_load_53 = load i7 %W_buf_3_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_3_load_53"/></StgValue>
</operation>

<operation id="1153" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="16" op_0_bw="7">
<![CDATA[
entry:964 %W_buf_4_load_50 = load i7 %W_buf_4_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_4_load_50"/></StgValue>
</operation>

<operation id="1154" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="7">
<![CDATA[
entry:965 %W_buf_4_load_51 = load i7 %W_buf_4_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_4_load_51"/></StgValue>
</operation>

<operation id="1155" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="7">
<![CDATA[
entry:966 %W_buf_4_load_52 = load i7 %W_buf_4_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_4_load_52"/></StgValue>
</operation>

<operation id="1156" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="7">
<![CDATA[
entry:967 %W_buf_4_load_53 = load i7 %W_buf_4_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_4_load_53"/></StgValue>
</operation>

<operation id="1157" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="7">
<![CDATA[
entry:971 %W_buf_5_load_50 = load i7 %W_buf_5_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_5_load_50"/></StgValue>
</operation>

<operation id="1158" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="16" op_0_bw="7">
<![CDATA[
entry:972 %W_buf_5_load_51 = load i7 %W_buf_5_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_5_load_51"/></StgValue>
</operation>

<operation id="1159" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="7">
<![CDATA[
entry:973 %W_buf_5_load_52 = load i7 %W_buf_5_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_5_load_52"/></StgValue>
</operation>

<operation id="1160" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="7">
<![CDATA[
entry:974 %W_buf_5_load_53 = load i7 %W_buf_5_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_5_load_53"/></StgValue>
</operation>

<operation id="1161" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="7">
<![CDATA[
entry:978 %W_buf_6_load_50 = load i7 %W_buf_6_addr_50

]]></Node>
<StgValue><ssdm name="W_buf_6_load_50"/></StgValue>
</operation>

<operation id="1162" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="7">
<![CDATA[
entry:979 %W_buf_6_load_51 = load i7 %W_buf_6_addr_51

]]></Node>
<StgValue><ssdm name="W_buf_6_load_51"/></StgValue>
</operation>

<operation id="1163" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="7">
<![CDATA[
entry:980 %W_buf_6_load_52 = load i7 %W_buf_6_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_6_load_52"/></StgValue>
</operation>

<operation id="1164" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="7">
<![CDATA[
entry:981 %W_buf_6_load_53 = load i7 %W_buf_6_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_6_load_53"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1165" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %W_buf_0_addr_54 = getelementptr i16 %W_buf_0, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_54"/></StgValue>
</operation>

<operation id="1166" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %W_buf_0_addr_55 = getelementptr i16 %W_buf_0, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_55"/></StgValue>
</operation>

<operation id="1167" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:142 %W_buf_1_addr_54 = getelementptr i16 %W_buf_1, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_54"/></StgValue>
</operation>

<operation id="1168" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %W_buf_1_addr_55 = getelementptr i16 %W_buf_1, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_55"/></StgValue>
</operation>

<operation id="1169" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:226 %W_buf_2_addr_54 = getelementptr i16 %W_buf_2, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_54"/></StgValue>
</operation>

<operation id="1170" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:227 %W_buf_2_addr_55 = getelementptr i16 %W_buf_2, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_55"/></StgValue>
</operation>

<operation id="1171" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:310 %W_buf_3_addr_54 = getelementptr i16 %W_buf_3, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_54"/></StgValue>
</operation>

<operation id="1172" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:311 %W_buf_3_addr_55 = getelementptr i16 %W_buf_3, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_55"/></StgValue>
</operation>

<operation id="1173" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:394 %W_buf_4_addr_54 = getelementptr i16 %W_buf_4, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_54"/></StgValue>
</operation>

<operation id="1174" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:395 %W_buf_4_addr_55 = getelementptr i16 %W_buf_4, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_55"/></StgValue>
</operation>

<operation id="1175" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:478 %W_buf_5_addr_54 = getelementptr i16 %W_buf_5, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_54"/></StgValue>
</operation>

<operation id="1176" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:479 %W_buf_5_addr_55 = getelementptr i16 %W_buf_5, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_55"/></StgValue>
</operation>

<operation id="1177" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:562 %W_buf_6_addr_54 = getelementptr i16 %W_buf_6, i64 0, i64 54

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_54"/></StgValue>
</operation>

<operation id="1178" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:563 %W_buf_6_addr_55 = getelementptr i16 %W_buf_6, i64 0, i64 55

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_55"/></StgValue>
</operation>

<operation id="1179" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="16" op_0_bw="7">
<![CDATA[
entry:938 %W_buf_0_load_52 = load i7 %W_buf_0_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_0_load_52"/></StgValue>
</operation>

<operation id="1180" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="7">
<![CDATA[
entry:939 %W_buf_0_load_53 = load i7 %W_buf_0_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_0_load_53"/></StgValue>
</operation>

<operation id="1181" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="7">
<![CDATA[
entry:940 %W_buf_0_load_54 = load i7 %W_buf_0_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_0_load_54"/></StgValue>
</operation>

<operation id="1182" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="7">
<![CDATA[
entry:941 %W_buf_0_load_55 = load i7 %W_buf_0_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_0_load_55"/></StgValue>
</operation>

<operation id="1183" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="16" op_0_bw="7">
<![CDATA[
entry:945 %W_buf_1_load_52 = load i7 %W_buf_1_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_1_load_52"/></StgValue>
</operation>

<operation id="1184" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="16" op_0_bw="7">
<![CDATA[
entry:946 %W_buf_1_load_53 = load i7 %W_buf_1_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_1_load_53"/></StgValue>
</operation>

<operation id="1185" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="7">
<![CDATA[
entry:947 %W_buf_1_load_54 = load i7 %W_buf_1_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_1_load_54"/></StgValue>
</operation>

<operation id="1186" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="7">
<![CDATA[
entry:948 %W_buf_1_load_55 = load i7 %W_buf_1_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_1_load_55"/></StgValue>
</operation>

<operation id="1187" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="16" op_0_bw="7">
<![CDATA[
entry:952 %W_buf_2_load_52 = load i7 %W_buf_2_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_2_load_52"/></StgValue>
</operation>

<operation id="1188" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="7">
<![CDATA[
entry:953 %W_buf_2_load_53 = load i7 %W_buf_2_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_2_load_53"/></StgValue>
</operation>

<operation id="1189" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="7">
<![CDATA[
entry:954 %W_buf_2_load_54 = load i7 %W_buf_2_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_2_load_54"/></StgValue>
</operation>

<operation id="1190" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="7">
<![CDATA[
entry:955 %W_buf_2_load_55 = load i7 %W_buf_2_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_2_load_55"/></StgValue>
</operation>

<operation id="1191" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="16" op_0_bw="7">
<![CDATA[
entry:959 %W_buf_3_load_52 = load i7 %W_buf_3_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_3_load_52"/></StgValue>
</operation>

<operation id="1192" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="16" op_0_bw="7">
<![CDATA[
entry:960 %W_buf_3_load_53 = load i7 %W_buf_3_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_3_load_53"/></StgValue>
</operation>

<operation id="1193" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="7">
<![CDATA[
entry:961 %W_buf_3_load_54 = load i7 %W_buf_3_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_3_load_54"/></StgValue>
</operation>

<operation id="1194" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="7">
<![CDATA[
entry:962 %W_buf_3_load_55 = load i7 %W_buf_3_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_3_load_55"/></StgValue>
</operation>

<operation id="1195" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="7">
<![CDATA[
entry:966 %W_buf_4_load_52 = load i7 %W_buf_4_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_4_load_52"/></StgValue>
</operation>

<operation id="1196" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="7">
<![CDATA[
entry:967 %W_buf_4_load_53 = load i7 %W_buf_4_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_4_load_53"/></StgValue>
</operation>

<operation id="1197" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="7">
<![CDATA[
entry:968 %W_buf_4_load_54 = load i7 %W_buf_4_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_4_load_54"/></StgValue>
</operation>

<operation id="1198" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="7">
<![CDATA[
entry:969 %W_buf_4_load_55 = load i7 %W_buf_4_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_4_load_55"/></StgValue>
</operation>

<operation id="1199" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="7">
<![CDATA[
entry:973 %W_buf_5_load_52 = load i7 %W_buf_5_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_5_load_52"/></StgValue>
</operation>

<operation id="1200" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="16" op_0_bw="7">
<![CDATA[
entry:974 %W_buf_5_load_53 = load i7 %W_buf_5_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_5_load_53"/></StgValue>
</operation>

<operation id="1201" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="7">
<![CDATA[
entry:975 %W_buf_5_load_54 = load i7 %W_buf_5_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_5_load_54"/></StgValue>
</operation>

<operation id="1202" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="7">
<![CDATA[
entry:976 %W_buf_5_load_55 = load i7 %W_buf_5_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_5_load_55"/></StgValue>
</operation>

<operation id="1203" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="16" op_0_bw="7">
<![CDATA[
entry:980 %W_buf_6_load_52 = load i7 %W_buf_6_addr_52

]]></Node>
<StgValue><ssdm name="W_buf_6_load_52"/></StgValue>
</operation>

<operation id="1204" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="7">
<![CDATA[
entry:981 %W_buf_6_load_53 = load i7 %W_buf_6_addr_53

]]></Node>
<StgValue><ssdm name="W_buf_6_load_53"/></StgValue>
</operation>

<operation id="1205" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="7">
<![CDATA[
entry:982 %W_buf_6_load_54 = load i7 %W_buf_6_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_6_load_54"/></StgValue>
</operation>

<operation id="1206" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="7">
<![CDATA[
entry:983 %W_buf_6_load_55 = load i7 %W_buf_6_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_6_load_55"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1207" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %W_buf_0_addr_56 = getelementptr i16 %W_buf_0, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_56"/></StgValue>
</operation>

<operation id="1208" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %W_buf_0_addr_57 = getelementptr i16 %W_buf_0, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_57"/></StgValue>
</operation>

<operation id="1209" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:144 %W_buf_1_addr_56 = getelementptr i16 %W_buf_1, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_56"/></StgValue>
</operation>

<operation id="1210" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:145 %W_buf_1_addr_57 = getelementptr i16 %W_buf_1, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_57"/></StgValue>
</operation>

<operation id="1211" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:228 %W_buf_2_addr_56 = getelementptr i16 %W_buf_2, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_56"/></StgValue>
</operation>

<operation id="1212" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:229 %W_buf_2_addr_57 = getelementptr i16 %W_buf_2, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_57"/></StgValue>
</operation>

<operation id="1213" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:312 %W_buf_3_addr_56 = getelementptr i16 %W_buf_3, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_56"/></StgValue>
</operation>

<operation id="1214" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:313 %W_buf_3_addr_57 = getelementptr i16 %W_buf_3, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_57"/></StgValue>
</operation>

<operation id="1215" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:396 %W_buf_4_addr_56 = getelementptr i16 %W_buf_4, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_56"/></StgValue>
</operation>

<operation id="1216" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:397 %W_buf_4_addr_57 = getelementptr i16 %W_buf_4, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_57"/></StgValue>
</operation>

<operation id="1217" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:480 %W_buf_5_addr_56 = getelementptr i16 %W_buf_5, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_56"/></StgValue>
</operation>

<operation id="1218" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:481 %W_buf_5_addr_57 = getelementptr i16 %W_buf_5, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_57"/></StgValue>
</operation>

<operation id="1219" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:564 %W_buf_6_addr_56 = getelementptr i16 %W_buf_6, i64 0, i64 56

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_56"/></StgValue>
</operation>

<operation id="1220" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:565 %W_buf_6_addr_57 = getelementptr i16 %W_buf_6, i64 0, i64 57

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_57"/></StgValue>
</operation>

<operation id="1221" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="7">
<![CDATA[
entry:940 %W_buf_0_load_54 = load i7 %W_buf_0_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_0_load_54"/></StgValue>
</operation>

<operation id="1222" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="7">
<![CDATA[
entry:941 %W_buf_0_load_55 = load i7 %W_buf_0_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_0_load_55"/></StgValue>
</operation>

<operation id="1223" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="7">
<![CDATA[
entry:947 %W_buf_1_load_54 = load i7 %W_buf_1_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_1_load_54"/></StgValue>
</operation>

<operation id="1224" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="7">
<![CDATA[
entry:948 %W_buf_1_load_55 = load i7 %W_buf_1_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_1_load_55"/></StgValue>
</operation>

<operation id="1225" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="7">
<![CDATA[
entry:954 %W_buf_2_load_54 = load i7 %W_buf_2_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_2_load_54"/></StgValue>
</operation>

<operation id="1226" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="7">
<![CDATA[
entry:955 %W_buf_2_load_55 = load i7 %W_buf_2_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_2_load_55"/></StgValue>
</operation>

<operation id="1227" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="7">
<![CDATA[
entry:961 %W_buf_3_load_54 = load i7 %W_buf_3_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_3_load_54"/></StgValue>
</operation>

<operation id="1228" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="7">
<![CDATA[
entry:962 %W_buf_3_load_55 = load i7 %W_buf_3_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_3_load_55"/></StgValue>
</operation>

<operation id="1229" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="7">
<![CDATA[
entry:968 %W_buf_4_load_54 = load i7 %W_buf_4_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_4_load_54"/></StgValue>
</operation>

<operation id="1230" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="7">
<![CDATA[
entry:969 %W_buf_4_load_55 = load i7 %W_buf_4_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_4_load_55"/></StgValue>
</operation>

<operation id="1231" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="7">
<![CDATA[
entry:975 %W_buf_5_load_54 = load i7 %W_buf_5_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_5_load_54"/></StgValue>
</operation>

<operation id="1232" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="7">
<![CDATA[
entry:976 %W_buf_5_load_55 = load i7 %W_buf_5_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_5_load_55"/></StgValue>
</operation>

<operation id="1233" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="7">
<![CDATA[
entry:982 %W_buf_6_load_54 = load i7 %W_buf_6_addr_54

]]></Node>
<StgValue><ssdm name="W_buf_6_load_54"/></StgValue>
</operation>

<operation id="1234" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="7">
<![CDATA[
entry:983 %W_buf_6_load_55 = load i7 %W_buf_6_addr_55

]]></Node>
<StgValue><ssdm name="W_buf_6_load_55"/></StgValue>
</operation>

<operation id="1235" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="7">
<![CDATA[
entry:984 %W_buf_0_load_56 = load i7 %W_buf_0_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_0_load_56"/></StgValue>
</operation>

<operation id="1236" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="7">
<![CDATA[
entry:985 %W_buf_0_load_57 = load i7 %W_buf_0_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_0_load_57"/></StgValue>
</operation>

<operation id="1237" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="7">
<![CDATA[
entry:991 %W_buf_1_load_56 = load i7 %W_buf_1_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_1_load_56"/></StgValue>
</operation>

<operation id="1238" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="7">
<![CDATA[
entry:992 %W_buf_1_load_57 = load i7 %W_buf_1_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_1_load_57"/></StgValue>
</operation>

<operation id="1239" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="7">
<![CDATA[
entry:998 %W_buf_2_load_56 = load i7 %W_buf_2_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_2_load_56"/></StgValue>
</operation>

<operation id="1240" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="7">
<![CDATA[
entry:999 %W_buf_2_load_57 = load i7 %W_buf_2_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_2_load_57"/></StgValue>
</operation>

<operation id="1241" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="7">
<![CDATA[
entry:1005 %W_buf_3_load_56 = load i7 %W_buf_3_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_3_load_56"/></StgValue>
</operation>

<operation id="1242" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="7">
<![CDATA[
entry:1006 %W_buf_3_load_57 = load i7 %W_buf_3_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_3_load_57"/></StgValue>
</operation>

<operation id="1243" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="7">
<![CDATA[
entry:1012 %W_buf_4_load_56 = load i7 %W_buf_4_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_4_load_56"/></StgValue>
</operation>

<operation id="1244" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="7">
<![CDATA[
entry:1013 %W_buf_4_load_57 = load i7 %W_buf_4_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_4_load_57"/></StgValue>
</operation>

<operation id="1245" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="7">
<![CDATA[
entry:1019 %W_buf_5_load_56 = load i7 %W_buf_5_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_5_load_56"/></StgValue>
</operation>

<operation id="1246" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="7">
<![CDATA[
entry:1020 %W_buf_5_load_57 = load i7 %W_buf_5_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_5_load_57"/></StgValue>
</operation>

<operation id="1247" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="7">
<![CDATA[
entry:1026 %W_buf_6_load_56 = load i7 %W_buf_6_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_6_load_56"/></StgValue>
</operation>

<operation id="1248" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="7">
<![CDATA[
entry:1027 %W_buf_6_load_57 = load i7 %W_buf_6_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_6_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1249" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %W_buf_0_addr_58 = getelementptr i16 %W_buf_0, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_58"/></StgValue>
</operation>

<operation id="1250" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %W_buf_0_addr_59 = getelementptr i16 %W_buf_0, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_59"/></StgValue>
</operation>

<operation id="1251" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:146 %W_buf_1_addr_58 = getelementptr i16 %W_buf_1, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_58"/></StgValue>
</operation>

<operation id="1252" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:147 %W_buf_1_addr_59 = getelementptr i16 %W_buf_1, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_59"/></StgValue>
</operation>

<operation id="1253" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:230 %W_buf_2_addr_58 = getelementptr i16 %W_buf_2, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_58"/></StgValue>
</operation>

<operation id="1254" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:231 %W_buf_2_addr_59 = getelementptr i16 %W_buf_2, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_59"/></StgValue>
</operation>

<operation id="1255" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:314 %W_buf_3_addr_58 = getelementptr i16 %W_buf_3, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_58"/></StgValue>
</operation>

<operation id="1256" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:315 %W_buf_3_addr_59 = getelementptr i16 %W_buf_3, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_59"/></StgValue>
</operation>

<operation id="1257" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:398 %W_buf_4_addr_58 = getelementptr i16 %W_buf_4, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_58"/></StgValue>
</operation>

<operation id="1258" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:399 %W_buf_4_addr_59 = getelementptr i16 %W_buf_4, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_59"/></StgValue>
</operation>

<operation id="1259" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:482 %W_buf_5_addr_58 = getelementptr i16 %W_buf_5, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_58"/></StgValue>
</operation>

<operation id="1260" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:483 %W_buf_5_addr_59 = getelementptr i16 %W_buf_5, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_59"/></StgValue>
</operation>

<operation id="1261" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:566 %W_buf_6_addr_58 = getelementptr i16 %W_buf_6, i64 0, i64 58

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_58"/></StgValue>
</operation>

<operation id="1262" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:567 %W_buf_6_addr_59 = getelementptr i16 %W_buf_6, i64 0, i64 59

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_59"/></StgValue>
</operation>

<operation id="1263" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="7">
<![CDATA[
entry:984 %W_buf_0_load_56 = load i7 %W_buf_0_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_0_load_56"/></StgValue>
</operation>

<operation id="1264" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="7">
<![CDATA[
entry:985 %W_buf_0_load_57 = load i7 %W_buf_0_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_0_load_57"/></StgValue>
</operation>

<operation id="1265" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="7">
<![CDATA[
entry:986 %W_buf_0_load_58 = load i7 %W_buf_0_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_0_load_58"/></StgValue>
</operation>

<operation id="1266" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="7">
<![CDATA[
entry:987 %W_buf_0_load_59 = load i7 %W_buf_0_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_0_load_59"/></StgValue>
</operation>

<operation id="1267" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="7">
<![CDATA[
entry:991 %W_buf_1_load_56 = load i7 %W_buf_1_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_1_load_56"/></StgValue>
</operation>

<operation id="1268" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="16" op_0_bw="7">
<![CDATA[
entry:992 %W_buf_1_load_57 = load i7 %W_buf_1_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_1_load_57"/></StgValue>
</operation>

<operation id="1269" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="7">
<![CDATA[
entry:993 %W_buf_1_load_58 = load i7 %W_buf_1_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_1_load_58"/></StgValue>
</operation>

<operation id="1270" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="7">
<![CDATA[
entry:994 %W_buf_1_load_59 = load i7 %W_buf_1_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_1_load_59"/></StgValue>
</operation>

<operation id="1271" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="7">
<![CDATA[
entry:998 %W_buf_2_load_56 = load i7 %W_buf_2_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_2_load_56"/></StgValue>
</operation>

<operation id="1272" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="7">
<![CDATA[
entry:999 %W_buf_2_load_57 = load i7 %W_buf_2_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_2_load_57"/></StgValue>
</operation>

<operation id="1273" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="7">
<![CDATA[
entry:1000 %W_buf_2_load_58 = load i7 %W_buf_2_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_2_load_58"/></StgValue>
</operation>

<operation id="1274" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="7">
<![CDATA[
entry:1001 %W_buf_2_load_59 = load i7 %W_buf_2_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_2_load_59"/></StgValue>
</operation>

<operation id="1275" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="7">
<![CDATA[
entry:1005 %W_buf_3_load_56 = load i7 %W_buf_3_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_3_load_56"/></StgValue>
</operation>

<operation id="1276" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="16" op_0_bw="7">
<![CDATA[
entry:1006 %W_buf_3_load_57 = load i7 %W_buf_3_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_3_load_57"/></StgValue>
</operation>

<operation id="1277" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="7">
<![CDATA[
entry:1007 %W_buf_3_load_58 = load i7 %W_buf_3_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_3_load_58"/></StgValue>
</operation>

<operation id="1278" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="7">
<![CDATA[
entry:1008 %W_buf_3_load_59 = load i7 %W_buf_3_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_3_load_59"/></StgValue>
</operation>

<operation id="1279" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="7">
<![CDATA[
entry:1012 %W_buf_4_load_56 = load i7 %W_buf_4_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_4_load_56"/></StgValue>
</operation>

<operation id="1280" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="7">
<![CDATA[
entry:1013 %W_buf_4_load_57 = load i7 %W_buf_4_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_4_load_57"/></StgValue>
</operation>

<operation id="1281" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="7">
<![CDATA[
entry:1014 %W_buf_4_load_58 = load i7 %W_buf_4_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_4_load_58"/></StgValue>
</operation>

<operation id="1282" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="7">
<![CDATA[
entry:1015 %W_buf_4_load_59 = load i7 %W_buf_4_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_4_load_59"/></StgValue>
</operation>

<operation id="1283" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="7">
<![CDATA[
entry:1019 %W_buf_5_load_56 = load i7 %W_buf_5_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_5_load_56"/></StgValue>
</operation>

<operation id="1284" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="7">
<![CDATA[
entry:1020 %W_buf_5_load_57 = load i7 %W_buf_5_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_5_load_57"/></StgValue>
</operation>

<operation id="1285" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="7">
<![CDATA[
entry:1021 %W_buf_5_load_58 = load i7 %W_buf_5_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_5_load_58"/></StgValue>
</operation>

<operation id="1286" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="7">
<![CDATA[
entry:1022 %W_buf_5_load_59 = load i7 %W_buf_5_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_5_load_59"/></StgValue>
</operation>

<operation id="1287" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="7">
<![CDATA[
entry:1026 %W_buf_6_load_56 = load i7 %W_buf_6_addr_56

]]></Node>
<StgValue><ssdm name="W_buf_6_load_56"/></StgValue>
</operation>

<operation id="1288" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="7">
<![CDATA[
entry:1027 %W_buf_6_load_57 = load i7 %W_buf_6_addr_57

]]></Node>
<StgValue><ssdm name="W_buf_6_load_57"/></StgValue>
</operation>

<operation id="1289" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="7">
<![CDATA[
entry:1028 %W_buf_6_load_58 = load i7 %W_buf_6_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_6_load_58"/></StgValue>
</operation>

<operation id="1290" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="7">
<![CDATA[
entry:1029 %W_buf_6_load_59 = load i7 %W_buf_6_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_6_load_59"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1291" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:64 %W_buf_0_addr_60 = getelementptr i16 %W_buf_0, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_60"/></StgValue>
</operation>

<operation id="1292" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:65 %W_buf_0_addr_61 = getelementptr i16 %W_buf_0, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_61"/></StgValue>
</operation>

<operation id="1293" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:148 %W_buf_1_addr_60 = getelementptr i16 %W_buf_1, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_60"/></StgValue>
</operation>

<operation id="1294" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:149 %W_buf_1_addr_61 = getelementptr i16 %W_buf_1, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_61"/></StgValue>
</operation>

<operation id="1295" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:232 %W_buf_2_addr_60 = getelementptr i16 %W_buf_2, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_60"/></StgValue>
</operation>

<operation id="1296" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:233 %W_buf_2_addr_61 = getelementptr i16 %W_buf_2, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_61"/></StgValue>
</operation>

<operation id="1297" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:316 %W_buf_3_addr_60 = getelementptr i16 %W_buf_3, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_60"/></StgValue>
</operation>

<operation id="1298" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:317 %W_buf_3_addr_61 = getelementptr i16 %W_buf_3, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_61"/></StgValue>
</operation>

<operation id="1299" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:400 %W_buf_4_addr_60 = getelementptr i16 %W_buf_4, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_60"/></StgValue>
</operation>

<operation id="1300" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:401 %W_buf_4_addr_61 = getelementptr i16 %W_buf_4, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_61"/></StgValue>
</operation>

<operation id="1301" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:484 %W_buf_5_addr_60 = getelementptr i16 %W_buf_5, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_60"/></StgValue>
</operation>

<operation id="1302" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:485 %W_buf_5_addr_61 = getelementptr i16 %W_buf_5, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_61"/></StgValue>
</operation>

<operation id="1303" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:568 %W_buf_6_addr_60 = getelementptr i16 %W_buf_6, i64 0, i64 60

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_60"/></StgValue>
</operation>

<operation id="1304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:569 %W_buf_6_addr_61 = getelementptr i16 %W_buf_6, i64 0, i64 61

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_61"/></StgValue>
</operation>

<operation id="1305" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="7">
<![CDATA[
entry:986 %W_buf_0_load_58 = load i7 %W_buf_0_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_0_load_58"/></StgValue>
</operation>

<operation id="1306" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="16" op_0_bw="7">
<![CDATA[
entry:987 %W_buf_0_load_59 = load i7 %W_buf_0_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_0_load_59"/></StgValue>
</operation>

<operation id="1307" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="7">
<![CDATA[
entry:988 %W_buf_0_load_60 = load i7 %W_buf_0_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_0_load_60"/></StgValue>
</operation>

<operation id="1308" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="7">
<![CDATA[
entry:989 %W_buf_0_load_61 = load i7 %W_buf_0_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_0_load_61"/></StgValue>
</operation>

<operation id="1309" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="16" op_0_bw="7">
<![CDATA[
entry:993 %W_buf_1_load_58 = load i7 %W_buf_1_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_1_load_58"/></StgValue>
</operation>

<operation id="1310" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="16" op_0_bw="7">
<![CDATA[
entry:994 %W_buf_1_load_59 = load i7 %W_buf_1_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_1_load_59"/></StgValue>
</operation>

<operation id="1311" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="7">
<![CDATA[
entry:995 %W_buf_1_load_60 = load i7 %W_buf_1_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_1_load_60"/></StgValue>
</operation>

<operation id="1312" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="7">
<![CDATA[
entry:996 %W_buf_1_load_61 = load i7 %W_buf_1_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_1_load_61"/></StgValue>
</operation>

<operation id="1313" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="7">
<![CDATA[
entry:1000 %W_buf_2_load_58 = load i7 %W_buf_2_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_2_load_58"/></StgValue>
</operation>

<operation id="1314" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="16" op_0_bw="7">
<![CDATA[
entry:1001 %W_buf_2_load_59 = load i7 %W_buf_2_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_2_load_59"/></StgValue>
</operation>

<operation id="1315" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="7">
<![CDATA[
entry:1002 %W_buf_2_load_60 = load i7 %W_buf_2_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_2_load_60"/></StgValue>
</operation>

<operation id="1316" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="7">
<![CDATA[
entry:1003 %W_buf_2_load_61 = load i7 %W_buf_2_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_2_load_61"/></StgValue>
</operation>

<operation id="1317" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="16" op_0_bw="7">
<![CDATA[
entry:1007 %W_buf_3_load_58 = load i7 %W_buf_3_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_3_load_58"/></StgValue>
</operation>

<operation id="1318" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="16" op_0_bw="7">
<![CDATA[
entry:1008 %W_buf_3_load_59 = load i7 %W_buf_3_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_3_load_59"/></StgValue>
</operation>

<operation id="1319" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="7">
<![CDATA[
entry:1009 %W_buf_3_load_60 = load i7 %W_buf_3_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_3_load_60"/></StgValue>
</operation>

<operation id="1320" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="7">
<![CDATA[
entry:1010 %W_buf_3_load_61 = load i7 %W_buf_3_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_3_load_61"/></StgValue>
</operation>

<operation id="1321" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="16" op_0_bw="7">
<![CDATA[
entry:1014 %W_buf_4_load_58 = load i7 %W_buf_4_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_4_load_58"/></StgValue>
</operation>

<operation id="1322" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="16" op_0_bw="7">
<![CDATA[
entry:1015 %W_buf_4_load_59 = load i7 %W_buf_4_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_4_load_59"/></StgValue>
</operation>

<operation id="1323" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="7">
<![CDATA[
entry:1016 %W_buf_4_load_60 = load i7 %W_buf_4_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_4_load_60"/></StgValue>
</operation>

<operation id="1324" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="7">
<![CDATA[
entry:1017 %W_buf_4_load_61 = load i7 %W_buf_4_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_4_load_61"/></StgValue>
</operation>

<operation id="1325" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="16" op_0_bw="7">
<![CDATA[
entry:1021 %W_buf_5_load_58 = load i7 %W_buf_5_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_5_load_58"/></StgValue>
</operation>

<operation id="1326" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="16" op_0_bw="7">
<![CDATA[
entry:1022 %W_buf_5_load_59 = load i7 %W_buf_5_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_5_load_59"/></StgValue>
</operation>

<operation id="1327" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="7">
<![CDATA[
entry:1023 %W_buf_5_load_60 = load i7 %W_buf_5_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_5_load_60"/></StgValue>
</operation>

<operation id="1328" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="7">
<![CDATA[
entry:1024 %W_buf_5_load_61 = load i7 %W_buf_5_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_5_load_61"/></StgValue>
</operation>

<operation id="1329" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="16" op_0_bw="7">
<![CDATA[
entry:1028 %W_buf_6_load_58 = load i7 %W_buf_6_addr_58

]]></Node>
<StgValue><ssdm name="W_buf_6_load_58"/></StgValue>
</operation>

<operation id="1330" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="16" op_0_bw="7">
<![CDATA[
entry:1029 %W_buf_6_load_59 = load i7 %W_buf_6_addr_59

]]></Node>
<StgValue><ssdm name="W_buf_6_load_59"/></StgValue>
</operation>

<operation id="1331" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="7">
<![CDATA[
entry:1030 %W_buf_6_load_60 = load i7 %W_buf_6_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_6_load_60"/></StgValue>
</operation>

<operation id="1332" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="7">
<![CDATA[
entry:1031 %W_buf_6_load_61 = load i7 %W_buf_6_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_6_load_61"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1333" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:66 %W_buf_0_addr_62 = getelementptr i16 %W_buf_0, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_62"/></StgValue>
</operation>

<operation id="1334" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:67 %W_buf_0_addr_63 = getelementptr i16 %W_buf_0, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_63"/></StgValue>
</operation>

<operation id="1335" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:150 %W_buf_1_addr_62 = getelementptr i16 %W_buf_1, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_62"/></StgValue>
</operation>

<operation id="1336" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:151 %W_buf_1_addr_63 = getelementptr i16 %W_buf_1, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_63"/></StgValue>
</operation>

<operation id="1337" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:234 %W_buf_2_addr_62 = getelementptr i16 %W_buf_2, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_62"/></StgValue>
</operation>

<operation id="1338" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:235 %W_buf_2_addr_63 = getelementptr i16 %W_buf_2, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_63"/></StgValue>
</operation>

<operation id="1339" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:318 %W_buf_3_addr_62 = getelementptr i16 %W_buf_3, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_62"/></StgValue>
</operation>

<operation id="1340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:319 %W_buf_3_addr_63 = getelementptr i16 %W_buf_3, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_63"/></StgValue>
</operation>

<operation id="1341" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:402 %W_buf_4_addr_62 = getelementptr i16 %W_buf_4, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_62"/></StgValue>
</operation>

<operation id="1342" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:403 %W_buf_4_addr_63 = getelementptr i16 %W_buf_4, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_63"/></StgValue>
</operation>

<operation id="1343" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:486 %W_buf_5_addr_62 = getelementptr i16 %W_buf_5, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_62"/></StgValue>
</operation>

<operation id="1344" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:487 %W_buf_5_addr_63 = getelementptr i16 %W_buf_5, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_63"/></StgValue>
</operation>

<operation id="1345" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:570 %W_buf_6_addr_62 = getelementptr i16 %W_buf_6, i64 0, i64 62

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_62"/></StgValue>
</operation>

<operation id="1346" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:571 %W_buf_6_addr_63 = getelementptr i16 %W_buf_6, i64 0, i64 63

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_63"/></StgValue>
</operation>

<operation id="1347" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="16" op_0_bw="7">
<![CDATA[
entry:988 %W_buf_0_load_60 = load i7 %W_buf_0_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_0_load_60"/></StgValue>
</operation>

<operation id="1348" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="7">
<![CDATA[
entry:989 %W_buf_0_load_61 = load i7 %W_buf_0_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_0_load_61"/></StgValue>
</operation>

<operation id="1349" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="7">
<![CDATA[
entry:990 %W_buf_0_load_62 = load i7 %W_buf_0_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_0_load_62"/></StgValue>
</operation>

<operation id="1350" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="7">
<![CDATA[
entry:995 %W_buf_1_load_60 = load i7 %W_buf_1_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_1_load_60"/></StgValue>
</operation>

<operation id="1351" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="7">
<![CDATA[
entry:996 %W_buf_1_load_61 = load i7 %W_buf_1_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_1_load_61"/></StgValue>
</operation>

<operation id="1352" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="7">
<![CDATA[
entry:997 %W_buf_1_load_62 = load i7 %W_buf_1_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_1_load_62"/></StgValue>
</operation>

<operation id="1353" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="16" op_0_bw="7">
<![CDATA[
entry:1002 %W_buf_2_load_60 = load i7 %W_buf_2_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_2_load_60"/></StgValue>
</operation>

<operation id="1354" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="7">
<![CDATA[
entry:1003 %W_buf_2_load_61 = load i7 %W_buf_2_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_2_load_61"/></StgValue>
</operation>

<operation id="1355" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="7">
<![CDATA[
entry:1004 %W_buf_2_load_62 = load i7 %W_buf_2_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_2_load_62"/></StgValue>
</operation>

<operation id="1356" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="7">
<![CDATA[
entry:1009 %W_buf_3_load_60 = load i7 %W_buf_3_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_3_load_60"/></StgValue>
</operation>

<operation id="1357" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="7">
<![CDATA[
entry:1010 %W_buf_3_load_61 = load i7 %W_buf_3_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_3_load_61"/></StgValue>
</operation>

<operation id="1358" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="7">
<![CDATA[
entry:1011 %W_buf_3_load_62 = load i7 %W_buf_3_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_3_load_62"/></StgValue>
</operation>

<operation id="1359" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="7">
<![CDATA[
entry:1016 %W_buf_4_load_60 = load i7 %W_buf_4_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_4_load_60"/></StgValue>
</operation>

<operation id="1360" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="7">
<![CDATA[
entry:1017 %W_buf_4_load_61 = load i7 %W_buf_4_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_4_load_61"/></StgValue>
</operation>

<operation id="1361" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="7">
<![CDATA[
entry:1018 %W_buf_4_load_62 = load i7 %W_buf_4_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_4_load_62"/></StgValue>
</operation>

<operation id="1362" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="7">
<![CDATA[
entry:1023 %W_buf_5_load_60 = load i7 %W_buf_5_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_5_load_60"/></StgValue>
</operation>

<operation id="1363" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="7">
<![CDATA[
entry:1024 %W_buf_5_load_61 = load i7 %W_buf_5_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_5_load_61"/></StgValue>
</operation>

<operation id="1364" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="7">
<![CDATA[
entry:1025 %W_buf_5_load_62 = load i7 %W_buf_5_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_5_load_62"/></StgValue>
</operation>

<operation id="1365" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="16" op_0_bw="7">
<![CDATA[
entry:1030 %W_buf_6_load_60 = load i7 %W_buf_6_addr_60

]]></Node>
<StgValue><ssdm name="W_buf_6_load_60"/></StgValue>
</operation>

<operation id="1366" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="7">
<![CDATA[
entry:1031 %W_buf_6_load_61 = load i7 %W_buf_6_addr_61

]]></Node>
<StgValue><ssdm name="W_buf_6_load_61"/></StgValue>
</operation>

<operation id="1367" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="7">
<![CDATA[
entry:1032 %W_buf_6_load_62 = load i7 %W_buf_6_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_6_load_62"/></StgValue>
</operation>

<operation id="1368" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="7">
<![CDATA[
entry:1033 %W_buf_0_load_63 = load i7 %W_buf_0_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_0_load_63"/></StgValue>
</operation>

<operation id="1369" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="7">
<![CDATA[
entry:1040 %W_buf_1_load_63 = load i7 %W_buf_1_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_1_load_63"/></StgValue>
</operation>

<operation id="1370" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="7">
<![CDATA[
entry:1047 %W_buf_2_load_63 = load i7 %W_buf_2_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_2_load_63"/></StgValue>
</operation>

<operation id="1371" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="7">
<![CDATA[
entry:1054 %W_buf_3_load_63 = load i7 %W_buf_3_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_3_load_63"/></StgValue>
</operation>

<operation id="1372" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="7">
<![CDATA[
entry:1061 %W_buf_4_load_63 = load i7 %W_buf_4_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_4_load_63"/></StgValue>
</operation>

<operation id="1373" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="7">
<![CDATA[
entry:1068 %W_buf_5_load_63 = load i7 %W_buf_5_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_5_load_63"/></StgValue>
</operation>

<operation id="1374" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="7">
<![CDATA[
entry:1075 %W_buf_6_load_63 = load i7 %W_buf_6_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_6_load_63"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1375" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:68 %W_buf_0_addr_64 = getelementptr i16 %W_buf_0, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_64"/></StgValue>
</operation>

<operation id="1376" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:69 %W_buf_0_addr_65 = getelementptr i16 %W_buf_0, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_65"/></StgValue>
</operation>

<operation id="1377" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:152 %W_buf_1_addr_64 = getelementptr i16 %W_buf_1, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_64"/></StgValue>
</operation>

<operation id="1378" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %W_buf_1_addr_65 = getelementptr i16 %W_buf_1, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_65"/></StgValue>
</operation>

<operation id="1379" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:236 %W_buf_2_addr_64 = getelementptr i16 %W_buf_2, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_64"/></StgValue>
</operation>

<operation id="1380" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:237 %W_buf_2_addr_65 = getelementptr i16 %W_buf_2, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_65"/></StgValue>
</operation>

<operation id="1381" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:320 %W_buf_3_addr_64 = getelementptr i16 %W_buf_3, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_64"/></StgValue>
</operation>

<operation id="1382" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:321 %W_buf_3_addr_65 = getelementptr i16 %W_buf_3, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_65"/></StgValue>
</operation>

<operation id="1383" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:404 %W_buf_4_addr_64 = getelementptr i16 %W_buf_4, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_64"/></StgValue>
</operation>

<operation id="1384" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:405 %W_buf_4_addr_65 = getelementptr i16 %W_buf_4, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_65"/></StgValue>
</operation>

<operation id="1385" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:488 %W_buf_5_addr_64 = getelementptr i16 %W_buf_5, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_64"/></StgValue>
</operation>

<operation id="1386" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:489 %W_buf_5_addr_65 = getelementptr i16 %W_buf_5, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_65"/></StgValue>
</operation>

<operation id="1387" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:572 %W_buf_6_addr_64 = getelementptr i16 %W_buf_6, i64 0, i64 64

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_64"/></StgValue>
</operation>

<operation id="1388" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:573 %W_buf_6_addr_65 = getelementptr i16 %W_buf_6, i64 0, i64 65

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_65"/></StgValue>
</operation>

<operation id="1389" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="7">
<![CDATA[
entry:990 %W_buf_0_load_62 = load i7 %W_buf_0_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_0_load_62"/></StgValue>
</operation>

<operation id="1390" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="7">
<![CDATA[
entry:997 %W_buf_1_load_62 = load i7 %W_buf_1_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_1_load_62"/></StgValue>
</operation>

<operation id="1391" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="7">
<![CDATA[
entry:1004 %W_buf_2_load_62 = load i7 %W_buf_2_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_2_load_62"/></StgValue>
</operation>

<operation id="1392" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="7">
<![CDATA[
entry:1011 %W_buf_3_load_62 = load i7 %W_buf_3_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_3_load_62"/></StgValue>
</operation>

<operation id="1393" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="7">
<![CDATA[
entry:1018 %W_buf_4_load_62 = load i7 %W_buf_4_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_4_load_62"/></StgValue>
</operation>

<operation id="1394" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="7">
<![CDATA[
entry:1025 %W_buf_5_load_62 = load i7 %W_buf_5_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_5_load_62"/></StgValue>
</operation>

<operation id="1395" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="7">
<![CDATA[
entry:1032 %W_buf_6_load_62 = load i7 %W_buf_6_addr_62

]]></Node>
<StgValue><ssdm name="W_buf_6_load_62"/></StgValue>
</operation>

<operation id="1396" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="16" op_0_bw="7">
<![CDATA[
entry:1033 %W_buf_0_load_63 = load i7 %W_buf_0_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_0_load_63"/></StgValue>
</operation>

<operation id="1397" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="7">
<![CDATA[
entry:1034 %W_buf_0_load_64 = load i7 %W_buf_0_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_0_load_64"/></StgValue>
</operation>

<operation id="1398" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="7">
<![CDATA[
entry:1035 %W_buf_0_load_65 = load i7 %W_buf_0_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_0_load_65"/></StgValue>
</operation>

<operation id="1399" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="16" op_0_bw="7">
<![CDATA[
entry:1040 %W_buf_1_load_63 = load i7 %W_buf_1_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_1_load_63"/></StgValue>
</operation>

<operation id="1400" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="7">
<![CDATA[
entry:1041 %W_buf_1_load_64 = load i7 %W_buf_1_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_1_load_64"/></StgValue>
</operation>

<operation id="1401" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="7">
<![CDATA[
entry:1042 %W_buf_1_load_65 = load i7 %W_buf_1_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_1_load_65"/></StgValue>
</operation>

<operation id="1402" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="16" op_0_bw="7">
<![CDATA[
entry:1047 %W_buf_2_load_63 = load i7 %W_buf_2_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_2_load_63"/></StgValue>
</operation>

<operation id="1403" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="7">
<![CDATA[
entry:1048 %W_buf_2_load_64 = load i7 %W_buf_2_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_2_load_64"/></StgValue>
</operation>

<operation id="1404" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="7">
<![CDATA[
entry:1049 %W_buf_2_load_65 = load i7 %W_buf_2_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_2_load_65"/></StgValue>
</operation>

<operation id="1405" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="7">
<![CDATA[
entry:1054 %W_buf_3_load_63 = load i7 %W_buf_3_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_3_load_63"/></StgValue>
</operation>

<operation id="1406" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="7">
<![CDATA[
entry:1055 %W_buf_3_load_64 = load i7 %W_buf_3_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_3_load_64"/></StgValue>
</operation>

<operation id="1407" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="7">
<![CDATA[
entry:1056 %W_buf_3_load_65 = load i7 %W_buf_3_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_3_load_65"/></StgValue>
</operation>

<operation id="1408" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="16" op_0_bw="7">
<![CDATA[
entry:1061 %W_buf_4_load_63 = load i7 %W_buf_4_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_4_load_63"/></StgValue>
</operation>

<operation id="1409" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="7">
<![CDATA[
entry:1062 %W_buf_4_load_64 = load i7 %W_buf_4_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_4_load_64"/></StgValue>
</operation>

<operation id="1410" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="7">
<![CDATA[
entry:1063 %W_buf_4_load_65 = load i7 %W_buf_4_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_4_load_65"/></StgValue>
</operation>

<operation id="1411" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="7">
<![CDATA[
entry:1068 %W_buf_5_load_63 = load i7 %W_buf_5_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_5_load_63"/></StgValue>
</operation>

<operation id="1412" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="7">
<![CDATA[
entry:1069 %W_buf_5_load_64 = load i7 %W_buf_5_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_5_load_64"/></StgValue>
</operation>

<operation id="1413" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="7">
<![CDATA[
entry:1070 %W_buf_5_load_65 = load i7 %W_buf_5_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_5_load_65"/></StgValue>
</operation>

<operation id="1414" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="16" op_0_bw="7">
<![CDATA[
entry:1075 %W_buf_6_load_63 = load i7 %W_buf_6_addr_63

]]></Node>
<StgValue><ssdm name="W_buf_6_load_63"/></StgValue>
</operation>

<operation id="1415" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="7">
<![CDATA[
entry:1076 %W_buf_6_load_64 = load i7 %W_buf_6_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_6_load_64"/></StgValue>
</operation>

<operation id="1416" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="7">
<![CDATA[
entry:1077 %W_buf_6_load_65 = load i7 %W_buf_6_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_6_load_65"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1417" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:70 %W_buf_0_addr_66 = getelementptr i16 %W_buf_0, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_66"/></StgValue>
</operation>

<operation id="1418" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:71 %W_buf_0_addr_67 = getelementptr i16 %W_buf_0, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_67"/></StgValue>
</operation>

<operation id="1419" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:154 %W_buf_1_addr_66 = getelementptr i16 %W_buf_1, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_66"/></StgValue>
</operation>

<operation id="1420" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:155 %W_buf_1_addr_67 = getelementptr i16 %W_buf_1, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_67"/></StgValue>
</operation>

<operation id="1421" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:238 %W_buf_2_addr_66 = getelementptr i16 %W_buf_2, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_66"/></StgValue>
</operation>

<operation id="1422" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:239 %W_buf_2_addr_67 = getelementptr i16 %W_buf_2, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_67"/></StgValue>
</operation>

<operation id="1423" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:322 %W_buf_3_addr_66 = getelementptr i16 %W_buf_3, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_66"/></StgValue>
</operation>

<operation id="1424" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:323 %W_buf_3_addr_67 = getelementptr i16 %W_buf_3, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_67"/></StgValue>
</operation>

<operation id="1425" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:406 %W_buf_4_addr_66 = getelementptr i16 %W_buf_4, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_66"/></StgValue>
</operation>

<operation id="1426" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:407 %W_buf_4_addr_67 = getelementptr i16 %W_buf_4, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_67"/></StgValue>
</operation>

<operation id="1427" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:490 %W_buf_5_addr_66 = getelementptr i16 %W_buf_5, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_66"/></StgValue>
</operation>

<operation id="1428" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:491 %W_buf_5_addr_67 = getelementptr i16 %W_buf_5, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_67"/></StgValue>
</operation>

<operation id="1429" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:574 %W_buf_6_addr_66 = getelementptr i16 %W_buf_6, i64 0, i64 66

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_66"/></StgValue>
</operation>

<operation id="1430" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:575 %W_buf_6_addr_67 = getelementptr i16 %W_buf_6, i64 0, i64 67

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_67"/></StgValue>
</operation>

<operation id="1431" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="7">
<![CDATA[
entry:1034 %W_buf_0_load_64 = load i7 %W_buf_0_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_0_load_64"/></StgValue>
</operation>

<operation id="1432" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="16" op_0_bw="7">
<![CDATA[
entry:1035 %W_buf_0_load_65 = load i7 %W_buf_0_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_0_load_65"/></StgValue>
</operation>

<operation id="1433" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="7">
<![CDATA[
entry:1036 %W_buf_0_load_66 = load i7 %W_buf_0_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_0_load_66"/></StgValue>
</operation>

<operation id="1434" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="7">
<![CDATA[
entry:1037 %W_buf_0_load_67 = load i7 %W_buf_0_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_0_load_67"/></StgValue>
</operation>

<operation id="1435" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="16" op_0_bw="7">
<![CDATA[
entry:1041 %W_buf_1_load_64 = load i7 %W_buf_1_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_1_load_64"/></StgValue>
</operation>

<operation id="1436" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="16" op_0_bw="7">
<![CDATA[
entry:1042 %W_buf_1_load_65 = load i7 %W_buf_1_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_1_load_65"/></StgValue>
</operation>

<operation id="1437" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="7">
<![CDATA[
entry:1043 %W_buf_1_load_66 = load i7 %W_buf_1_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_1_load_66"/></StgValue>
</operation>

<operation id="1438" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="7">
<![CDATA[
entry:1044 %W_buf_1_load_67 = load i7 %W_buf_1_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_1_load_67"/></StgValue>
</operation>

<operation id="1439" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="16" op_0_bw="7">
<![CDATA[
entry:1048 %W_buf_2_load_64 = load i7 %W_buf_2_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_2_load_64"/></StgValue>
</operation>

<operation id="1440" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="16" op_0_bw="7">
<![CDATA[
entry:1049 %W_buf_2_load_65 = load i7 %W_buf_2_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_2_load_65"/></StgValue>
</operation>

<operation id="1441" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="7">
<![CDATA[
entry:1050 %W_buf_2_load_66 = load i7 %W_buf_2_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_2_load_66"/></StgValue>
</operation>

<operation id="1442" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="7">
<![CDATA[
entry:1051 %W_buf_2_load_67 = load i7 %W_buf_2_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_2_load_67"/></StgValue>
</operation>

<operation id="1443" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="16" op_0_bw="7">
<![CDATA[
entry:1055 %W_buf_3_load_64 = load i7 %W_buf_3_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_3_load_64"/></StgValue>
</operation>

<operation id="1444" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="16" op_0_bw="7">
<![CDATA[
entry:1056 %W_buf_3_load_65 = load i7 %W_buf_3_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_3_load_65"/></StgValue>
</operation>

<operation id="1445" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="7">
<![CDATA[
entry:1057 %W_buf_3_load_66 = load i7 %W_buf_3_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_3_load_66"/></StgValue>
</operation>

<operation id="1446" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="7">
<![CDATA[
entry:1058 %W_buf_3_load_67 = load i7 %W_buf_3_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_3_load_67"/></StgValue>
</operation>

<operation id="1447" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="7">
<![CDATA[
entry:1062 %W_buf_4_load_64 = load i7 %W_buf_4_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_4_load_64"/></StgValue>
</operation>

<operation id="1448" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="16" op_0_bw="7">
<![CDATA[
entry:1063 %W_buf_4_load_65 = load i7 %W_buf_4_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_4_load_65"/></StgValue>
</operation>

<operation id="1449" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="7">
<![CDATA[
entry:1064 %W_buf_4_load_66 = load i7 %W_buf_4_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_4_load_66"/></StgValue>
</operation>

<operation id="1450" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="7">
<![CDATA[
entry:1065 %W_buf_4_load_67 = load i7 %W_buf_4_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_4_load_67"/></StgValue>
</operation>

<operation id="1451" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="16" op_0_bw="7">
<![CDATA[
entry:1069 %W_buf_5_load_64 = load i7 %W_buf_5_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_5_load_64"/></StgValue>
</operation>

<operation id="1452" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="16" op_0_bw="7">
<![CDATA[
entry:1070 %W_buf_5_load_65 = load i7 %W_buf_5_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_5_load_65"/></StgValue>
</operation>

<operation id="1453" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="7">
<![CDATA[
entry:1071 %W_buf_5_load_66 = load i7 %W_buf_5_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_5_load_66"/></StgValue>
</operation>

<operation id="1454" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="7">
<![CDATA[
entry:1072 %W_buf_5_load_67 = load i7 %W_buf_5_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_5_load_67"/></StgValue>
</operation>

<operation id="1455" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="7">
<![CDATA[
entry:1076 %W_buf_6_load_64 = load i7 %W_buf_6_addr_64

]]></Node>
<StgValue><ssdm name="W_buf_6_load_64"/></StgValue>
</operation>

<operation id="1456" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="16" op_0_bw="7">
<![CDATA[
entry:1077 %W_buf_6_load_65 = load i7 %W_buf_6_addr_65

]]></Node>
<StgValue><ssdm name="W_buf_6_load_65"/></StgValue>
</operation>

<operation id="1457" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="7">
<![CDATA[
entry:1078 %W_buf_6_load_66 = load i7 %W_buf_6_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_6_load_66"/></StgValue>
</operation>

<operation id="1458" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="7">
<![CDATA[
entry:1079 %W_buf_6_load_67 = load i7 %W_buf_6_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_6_load_67"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1459" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:72 %W_buf_0_addr_68 = getelementptr i16 %W_buf_0, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_68"/></StgValue>
</operation>

<operation id="1460" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:73 %W_buf_0_addr_69 = getelementptr i16 %W_buf_0, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_69"/></StgValue>
</operation>

<operation id="1461" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %W_buf_1_addr_68 = getelementptr i16 %W_buf_1, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_68"/></StgValue>
</operation>

<operation id="1462" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:157 %W_buf_1_addr_69 = getelementptr i16 %W_buf_1, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_69"/></StgValue>
</operation>

<operation id="1463" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:240 %W_buf_2_addr_68 = getelementptr i16 %W_buf_2, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_68"/></StgValue>
</operation>

<operation id="1464" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:241 %W_buf_2_addr_69 = getelementptr i16 %W_buf_2, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_69"/></StgValue>
</operation>

<operation id="1465" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:324 %W_buf_3_addr_68 = getelementptr i16 %W_buf_3, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_68"/></StgValue>
</operation>

<operation id="1466" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:325 %W_buf_3_addr_69 = getelementptr i16 %W_buf_3, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_69"/></StgValue>
</operation>

<operation id="1467" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:408 %W_buf_4_addr_68 = getelementptr i16 %W_buf_4, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_68"/></StgValue>
</operation>

<operation id="1468" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:409 %W_buf_4_addr_69 = getelementptr i16 %W_buf_4, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_69"/></StgValue>
</operation>

<operation id="1469" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:492 %W_buf_5_addr_68 = getelementptr i16 %W_buf_5, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_68"/></StgValue>
</operation>

<operation id="1470" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:493 %W_buf_5_addr_69 = getelementptr i16 %W_buf_5, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_69"/></StgValue>
</operation>

<operation id="1471" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:576 %W_buf_6_addr_68 = getelementptr i16 %W_buf_6, i64 0, i64 68

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_68"/></StgValue>
</operation>

<operation id="1472" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:577 %W_buf_6_addr_69 = getelementptr i16 %W_buf_6, i64 0, i64 69

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_69"/></StgValue>
</operation>

<operation id="1473" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="7">
<![CDATA[
entry:1036 %W_buf_0_load_66 = load i7 %W_buf_0_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_0_load_66"/></StgValue>
</operation>

<operation id="1474" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="7">
<![CDATA[
entry:1037 %W_buf_0_load_67 = load i7 %W_buf_0_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_0_load_67"/></StgValue>
</operation>

<operation id="1475" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="7">
<![CDATA[
entry:1038 %W_buf_0_load_68 = load i7 %W_buf_0_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_0_load_68"/></StgValue>
</operation>

<operation id="1476" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="7">
<![CDATA[
entry:1039 %W_buf_0_load_69 = load i7 %W_buf_0_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_0_load_69"/></StgValue>
</operation>

<operation id="1477" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="16" op_0_bw="7">
<![CDATA[
entry:1043 %W_buf_1_load_66 = load i7 %W_buf_1_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_1_load_66"/></StgValue>
</operation>

<operation id="1478" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="7">
<![CDATA[
entry:1044 %W_buf_1_load_67 = load i7 %W_buf_1_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_1_load_67"/></StgValue>
</operation>

<operation id="1479" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="7">
<![CDATA[
entry:1045 %W_buf_1_load_68 = load i7 %W_buf_1_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_1_load_68"/></StgValue>
</operation>

<operation id="1480" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="7">
<![CDATA[
entry:1046 %W_buf_1_load_69 = load i7 %W_buf_1_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_1_load_69"/></StgValue>
</operation>

<operation id="1481" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="7">
<![CDATA[
entry:1050 %W_buf_2_load_66 = load i7 %W_buf_2_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_2_load_66"/></StgValue>
</operation>

<operation id="1482" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="16" op_0_bw="7">
<![CDATA[
entry:1051 %W_buf_2_load_67 = load i7 %W_buf_2_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_2_load_67"/></StgValue>
</operation>

<operation id="1483" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="7">
<![CDATA[
entry:1052 %W_buf_2_load_68 = load i7 %W_buf_2_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_2_load_68"/></StgValue>
</operation>

<operation id="1484" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="7">
<![CDATA[
entry:1053 %W_buf_2_load_69 = load i7 %W_buf_2_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_2_load_69"/></StgValue>
</operation>

<operation id="1485" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="7">
<![CDATA[
entry:1057 %W_buf_3_load_66 = load i7 %W_buf_3_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_3_load_66"/></StgValue>
</operation>

<operation id="1486" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="16" op_0_bw="7">
<![CDATA[
entry:1058 %W_buf_3_load_67 = load i7 %W_buf_3_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_3_load_67"/></StgValue>
</operation>

<operation id="1487" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="7">
<![CDATA[
entry:1059 %W_buf_3_load_68 = load i7 %W_buf_3_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_3_load_68"/></StgValue>
</operation>

<operation id="1488" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="7">
<![CDATA[
entry:1060 %W_buf_3_load_69 = load i7 %W_buf_3_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_3_load_69"/></StgValue>
</operation>

<operation id="1489" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="7">
<![CDATA[
entry:1064 %W_buf_4_load_66 = load i7 %W_buf_4_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_4_load_66"/></StgValue>
</operation>

<operation id="1490" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="16" op_0_bw="7">
<![CDATA[
entry:1065 %W_buf_4_load_67 = load i7 %W_buf_4_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_4_load_67"/></StgValue>
</operation>

<operation id="1491" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="7">
<![CDATA[
entry:1066 %W_buf_4_load_68 = load i7 %W_buf_4_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_4_load_68"/></StgValue>
</operation>

<operation id="1492" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="7">
<![CDATA[
entry:1067 %W_buf_4_load_69 = load i7 %W_buf_4_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_4_load_69"/></StgValue>
</operation>

<operation id="1493" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="16" op_0_bw="7">
<![CDATA[
entry:1071 %W_buf_5_load_66 = load i7 %W_buf_5_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_5_load_66"/></StgValue>
</operation>

<operation id="1494" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="16" op_0_bw="7">
<![CDATA[
entry:1072 %W_buf_5_load_67 = load i7 %W_buf_5_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_5_load_67"/></StgValue>
</operation>

<operation id="1495" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="7">
<![CDATA[
entry:1073 %W_buf_5_load_68 = load i7 %W_buf_5_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_5_load_68"/></StgValue>
</operation>

<operation id="1496" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="7">
<![CDATA[
entry:1074 %W_buf_5_load_69 = load i7 %W_buf_5_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_5_load_69"/></StgValue>
</operation>

<operation id="1497" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="16" op_0_bw="7">
<![CDATA[
entry:1078 %W_buf_6_load_66 = load i7 %W_buf_6_addr_66

]]></Node>
<StgValue><ssdm name="W_buf_6_load_66"/></StgValue>
</operation>

<operation id="1498" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="16" op_0_bw="7">
<![CDATA[
entry:1079 %W_buf_6_load_67 = load i7 %W_buf_6_addr_67

]]></Node>
<StgValue><ssdm name="W_buf_6_load_67"/></StgValue>
</operation>

<operation id="1499" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="7">
<![CDATA[
entry:1080 %W_buf_6_load_68 = load i7 %W_buf_6_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_6_load_68"/></StgValue>
</operation>

<operation id="1500" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="7">
<![CDATA[
entry:1081 %W_buf_6_load_69 = load i7 %W_buf_6_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_6_load_69"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1501" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:74 %W_buf_0_addr_70 = getelementptr i16 %W_buf_0, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_70"/></StgValue>
</operation>

<operation id="1502" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:75 %W_buf_0_addr_71 = getelementptr i16 %W_buf_0, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_71"/></StgValue>
</operation>

<operation id="1503" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:158 %W_buf_1_addr_70 = getelementptr i16 %W_buf_1, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_70"/></StgValue>
</operation>

<operation id="1504" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:159 %W_buf_1_addr_71 = getelementptr i16 %W_buf_1, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_71"/></StgValue>
</operation>

<operation id="1505" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:242 %W_buf_2_addr_70 = getelementptr i16 %W_buf_2, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_70"/></StgValue>
</operation>

<operation id="1506" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:243 %W_buf_2_addr_71 = getelementptr i16 %W_buf_2, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_71"/></StgValue>
</operation>

<operation id="1507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:326 %W_buf_3_addr_70 = getelementptr i16 %W_buf_3, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_70"/></StgValue>
</operation>

<operation id="1508" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:327 %W_buf_3_addr_71 = getelementptr i16 %W_buf_3, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_71"/></StgValue>
</operation>

<operation id="1509" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:410 %W_buf_4_addr_70 = getelementptr i16 %W_buf_4, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_70"/></StgValue>
</operation>

<operation id="1510" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:411 %W_buf_4_addr_71 = getelementptr i16 %W_buf_4, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_71"/></StgValue>
</operation>

<operation id="1511" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:494 %W_buf_5_addr_70 = getelementptr i16 %W_buf_5, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_70"/></StgValue>
</operation>

<operation id="1512" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:495 %W_buf_5_addr_71 = getelementptr i16 %W_buf_5, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_71"/></StgValue>
</operation>

<operation id="1513" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:578 %W_buf_6_addr_70 = getelementptr i16 %W_buf_6, i64 0, i64 70

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_70"/></StgValue>
</operation>

<operation id="1514" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:579 %W_buf_6_addr_71 = getelementptr i16 %W_buf_6, i64 0, i64 71

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_71"/></StgValue>
</operation>

<operation id="1515" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="7">
<![CDATA[
entry:1038 %W_buf_0_load_68 = load i7 %W_buf_0_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_0_load_68"/></StgValue>
</operation>

<operation id="1516" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="7">
<![CDATA[
entry:1039 %W_buf_0_load_69 = load i7 %W_buf_0_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_0_load_69"/></StgValue>
</operation>

<operation id="1517" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="16" op_0_bw="7">
<![CDATA[
entry:1045 %W_buf_1_load_68 = load i7 %W_buf_1_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_1_load_68"/></StgValue>
</operation>

<operation id="1518" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="7">
<![CDATA[
entry:1046 %W_buf_1_load_69 = load i7 %W_buf_1_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_1_load_69"/></StgValue>
</operation>

<operation id="1519" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="7">
<![CDATA[
entry:1052 %W_buf_2_load_68 = load i7 %W_buf_2_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_2_load_68"/></StgValue>
</operation>

<operation id="1520" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="16" op_0_bw="7">
<![CDATA[
entry:1053 %W_buf_2_load_69 = load i7 %W_buf_2_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_2_load_69"/></StgValue>
</operation>

<operation id="1521" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="16" op_0_bw="7">
<![CDATA[
entry:1059 %W_buf_3_load_68 = load i7 %W_buf_3_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_3_load_68"/></StgValue>
</operation>

<operation id="1522" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="16" op_0_bw="7">
<![CDATA[
entry:1060 %W_buf_3_load_69 = load i7 %W_buf_3_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_3_load_69"/></StgValue>
</operation>

<operation id="1523" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="16" op_0_bw="7">
<![CDATA[
entry:1066 %W_buf_4_load_68 = load i7 %W_buf_4_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_4_load_68"/></StgValue>
</operation>

<operation id="1524" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="16" op_0_bw="7">
<![CDATA[
entry:1067 %W_buf_4_load_69 = load i7 %W_buf_4_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_4_load_69"/></StgValue>
</operation>

<operation id="1525" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="16" op_0_bw="7">
<![CDATA[
entry:1073 %W_buf_5_load_68 = load i7 %W_buf_5_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_5_load_68"/></StgValue>
</operation>

<operation id="1526" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="16" op_0_bw="7">
<![CDATA[
entry:1074 %W_buf_5_load_69 = load i7 %W_buf_5_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_5_load_69"/></StgValue>
</operation>

<operation id="1527" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="7">
<![CDATA[
entry:1080 %W_buf_6_load_68 = load i7 %W_buf_6_addr_68

]]></Node>
<StgValue><ssdm name="W_buf_6_load_68"/></StgValue>
</operation>

<operation id="1528" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="7">
<![CDATA[
entry:1081 %W_buf_6_load_69 = load i7 %W_buf_6_addr_69

]]></Node>
<StgValue><ssdm name="W_buf_6_load_69"/></StgValue>
</operation>

<operation id="1529" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="7">
<![CDATA[
entry:1082 %W_buf_0_load_70 = load i7 %W_buf_0_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_0_load_70"/></StgValue>
</operation>

<operation id="1530" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="7">
<![CDATA[
entry:1083 %W_buf_0_load_71 = load i7 %W_buf_0_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_0_load_71"/></StgValue>
</operation>

<operation id="1531" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="7">
<![CDATA[
entry:1089 %W_buf_1_load_70 = load i7 %W_buf_1_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_1_load_70"/></StgValue>
</operation>

<operation id="1532" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="7">
<![CDATA[
entry:1090 %W_buf_1_load_71 = load i7 %W_buf_1_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_1_load_71"/></StgValue>
</operation>

<operation id="1533" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="7">
<![CDATA[
entry:1096 %W_buf_2_load_70 = load i7 %W_buf_2_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_2_load_70"/></StgValue>
</operation>

<operation id="1534" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="7">
<![CDATA[
entry:1097 %W_buf_2_load_71 = load i7 %W_buf_2_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_2_load_71"/></StgValue>
</operation>

<operation id="1535" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="7">
<![CDATA[
entry:1103 %W_buf_3_load_70 = load i7 %W_buf_3_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_3_load_70"/></StgValue>
</operation>

<operation id="1536" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="7">
<![CDATA[
entry:1104 %W_buf_3_load_71 = load i7 %W_buf_3_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_3_load_71"/></StgValue>
</operation>

<operation id="1537" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="7">
<![CDATA[
entry:1110 %W_buf_4_load_70 = load i7 %W_buf_4_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_4_load_70"/></StgValue>
</operation>

<operation id="1538" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="7">
<![CDATA[
entry:1111 %W_buf_4_load_71 = load i7 %W_buf_4_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_4_load_71"/></StgValue>
</operation>

<operation id="1539" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="7">
<![CDATA[
entry:1117 %W_buf_5_load_70 = load i7 %W_buf_5_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_5_load_70"/></StgValue>
</operation>

<operation id="1540" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="7">
<![CDATA[
entry:1118 %W_buf_5_load_71 = load i7 %W_buf_5_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_5_load_71"/></StgValue>
</operation>

<operation id="1541" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="7">
<![CDATA[
entry:1124 %W_buf_6_load_70 = load i7 %W_buf_6_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_6_load_70"/></StgValue>
</operation>

<operation id="1542" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="7">
<![CDATA[
entry:1125 %W_buf_6_load_71 = load i7 %W_buf_6_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_6_load_71"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1543" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:76 %W_buf_0_addr_72 = getelementptr i16 %W_buf_0, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_72"/></StgValue>
</operation>

<operation id="1544" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:77 %W_buf_0_addr_73 = getelementptr i16 %W_buf_0, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_73"/></StgValue>
</operation>

<operation id="1545" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:160 %W_buf_1_addr_72 = getelementptr i16 %W_buf_1, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_72"/></StgValue>
</operation>

<operation id="1546" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:161 %W_buf_1_addr_73 = getelementptr i16 %W_buf_1, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_73"/></StgValue>
</operation>

<operation id="1547" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:244 %W_buf_2_addr_72 = getelementptr i16 %W_buf_2, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_72"/></StgValue>
</operation>

<operation id="1548" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:245 %W_buf_2_addr_73 = getelementptr i16 %W_buf_2, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_73"/></StgValue>
</operation>

<operation id="1549" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:328 %W_buf_3_addr_72 = getelementptr i16 %W_buf_3, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_72"/></StgValue>
</operation>

<operation id="1550" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:329 %W_buf_3_addr_73 = getelementptr i16 %W_buf_3, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_73"/></StgValue>
</operation>

<operation id="1551" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:412 %W_buf_4_addr_72 = getelementptr i16 %W_buf_4, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_72"/></StgValue>
</operation>

<operation id="1552" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:413 %W_buf_4_addr_73 = getelementptr i16 %W_buf_4, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_73"/></StgValue>
</operation>

<operation id="1553" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:496 %W_buf_5_addr_72 = getelementptr i16 %W_buf_5, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_72"/></StgValue>
</operation>

<operation id="1554" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:497 %W_buf_5_addr_73 = getelementptr i16 %W_buf_5, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_73"/></StgValue>
</operation>

<operation id="1555" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:580 %W_buf_6_addr_72 = getelementptr i16 %W_buf_6, i64 0, i64 72

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_72"/></StgValue>
</operation>

<operation id="1556" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:581 %W_buf_6_addr_73 = getelementptr i16 %W_buf_6, i64 0, i64 73

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_73"/></StgValue>
</operation>

<operation id="1557" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="16" op_0_bw="7">
<![CDATA[
entry:1082 %W_buf_0_load_70 = load i7 %W_buf_0_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_0_load_70"/></StgValue>
</operation>

<operation id="1558" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="16" op_0_bw="7">
<![CDATA[
entry:1083 %W_buf_0_load_71 = load i7 %W_buf_0_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_0_load_71"/></StgValue>
</operation>

<operation id="1559" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="7">
<![CDATA[
entry:1084 %W_buf_0_load_72 = load i7 %W_buf_0_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_0_load_72"/></StgValue>
</operation>

<operation id="1560" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="7">
<![CDATA[
entry:1085 %W_buf_0_load_73 = load i7 %W_buf_0_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_0_load_73"/></StgValue>
</operation>

<operation id="1561" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="16" op_0_bw="7">
<![CDATA[
entry:1089 %W_buf_1_load_70 = load i7 %W_buf_1_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_1_load_70"/></StgValue>
</operation>

<operation id="1562" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="16" op_0_bw="7">
<![CDATA[
entry:1090 %W_buf_1_load_71 = load i7 %W_buf_1_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_1_load_71"/></StgValue>
</operation>

<operation id="1563" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="7">
<![CDATA[
entry:1091 %W_buf_1_load_72 = load i7 %W_buf_1_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_1_load_72"/></StgValue>
</operation>

<operation id="1564" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="7">
<![CDATA[
entry:1092 %W_buf_1_load_73 = load i7 %W_buf_1_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_1_load_73"/></StgValue>
</operation>

<operation id="1565" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="7">
<![CDATA[
entry:1096 %W_buf_2_load_70 = load i7 %W_buf_2_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_2_load_70"/></StgValue>
</operation>

<operation id="1566" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="16" op_0_bw="7">
<![CDATA[
entry:1097 %W_buf_2_load_71 = load i7 %W_buf_2_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_2_load_71"/></StgValue>
</operation>

<operation id="1567" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="7">
<![CDATA[
entry:1098 %W_buf_2_load_72 = load i7 %W_buf_2_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_2_load_72"/></StgValue>
</operation>

<operation id="1568" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="7">
<![CDATA[
entry:1099 %W_buf_2_load_73 = load i7 %W_buf_2_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_2_load_73"/></StgValue>
</operation>

<operation id="1569" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="7">
<![CDATA[
entry:1103 %W_buf_3_load_70 = load i7 %W_buf_3_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_3_load_70"/></StgValue>
</operation>

<operation id="1570" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="16" op_0_bw="7">
<![CDATA[
entry:1104 %W_buf_3_load_71 = load i7 %W_buf_3_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_3_load_71"/></StgValue>
</operation>

<operation id="1571" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="7">
<![CDATA[
entry:1105 %W_buf_3_load_72 = load i7 %W_buf_3_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_3_load_72"/></StgValue>
</operation>

<operation id="1572" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="7">
<![CDATA[
entry:1106 %W_buf_3_load_73 = load i7 %W_buf_3_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_3_load_73"/></StgValue>
</operation>

<operation id="1573" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="16" op_0_bw="7">
<![CDATA[
entry:1110 %W_buf_4_load_70 = load i7 %W_buf_4_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_4_load_70"/></StgValue>
</operation>

<operation id="1574" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="16" op_0_bw="7">
<![CDATA[
entry:1111 %W_buf_4_load_71 = load i7 %W_buf_4_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_4_load_71"/></StgValue>
</operation>

<operation id="1575" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="7">
<![CDATA[
entry:1112 %W_buf_4_load_72 = load i7 %W_buf_4_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_4_load_72"/></StgValue>
</operation>

<operation id="1576" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="7">
<![CDATA[
entry:1113 %W_buf_4_load_73 = load i7 %W_buf_4_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_4_load_73"/></StgValue>
</operation>

<operation id="1577" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="7">
<![CDATA[
entry:1117 %W_buf_5_load_70 = load i7 %W_buf_5_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_5_load_70"/></StgValue>
</operation>

<operation id="1578" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="16" op_0_bw="7">
<![CDATA[
entry:1118 %W_buf_5_load_71 = load i7 %W_buf_5_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_5_load_71"/></StgValue>
</operation>

<operation id="1579" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="7">
<![CDATA[
entry:1119 %W_buf_5_load_72 = load i7 %W_buf_5_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_5_load_72"/></StgValue>
</operation>

<operation id="1580" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="7">
<![CDATA[
entry:1120 %W_buf_5_load_73 = load i7 %W_buf_5_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_5_load_73"/></StgValue>
</operation>

<operation id="1581" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="16" op_0_bw="7">
<![CDATA[
entry:1124 %W_buf_6_load_70 = load i7 %W_buf_6_addr_70

]]></Node>
<StgValue><ssdm name="W_buf_6_load_70"/></StgValue>
</operation>

<operation id="1582" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="16" op_0_bw="7">
<![CDATA[
entry:1125 %W_buf_6_load_71 = load i7 %W_buf_6_addr_71

]]></Node>
<StgValue><ssdm name="W_buf_6_load_71"/></StgValue>
</operation>

<operation id="1583" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="7">
<![CDATA[
entry:1126 %W_buf_6_load_72 = load i7 %W_buf_6_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_6_load_72"/></StgValue>
</operation>

<operation id="1584" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="7">
<![CDATA[
entry:1127 %W_buf_6_load_73 = load i7 %W_buf_6_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_6_load_73"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1585" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:78 %W_buf_0_addr_74 = getelementptr i16 %W_buf_0, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_74"/></StgValue>
</operation>

<operation id="1586" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:79 %W_buf_0_addr_75 = getelementptr i16 %W_buf_0, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_75"/></StgValue>
</operation>

<operation id="1587" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:162 %W_buf_1_addr_74 = getelementptr i16 %W_buf_1, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_74"/></StgValue>
</operation>

<operation id="1588" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:163 %W_buf_1_addr_75 = getelementptr i16 %W_buf_1, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_75"/></StgValue>
</operation>

<operation id="1589" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:246 %W_buf_2_addr_74 = getelementptr i16 %W_buf_2, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_74"/></StgValue>
</operation>

<operation id="1590" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:247 %W_buf_2_addr_75 = getelementptr i16 %W_buf_2, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_75"/></StgValue>
</operation>

<operation id="1591" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:330 %W_buf_3_addr_74 = getelementptr i16 %W_buf_3, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_74"/></StgValue>
</operation>

<operation id="1592" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:331 %W_buf_3_addr_75 = getelementptr i16 %W_buf_3, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_75"/></StgValue>
</operation>

<operation id="1593" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:414 %W_buf_4_addr_74 = getelementptr i16 %W_buf_4, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_74"/></StgValue>
</operation>

<operation id="1594" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:415 %W_buf_4_addr_75 = getelementptr i16 %W_buf_4, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_75"/></StgValue>
</operation>

<operation id="1595" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:498 %W_buf_5_addr_74 = getelementptr i16 %W_buf_5, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_74"/></StgValue>
</operation>

<operation id="1596" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:499 %W_buf_5_addr_75 = getelementptr i16 %W_buf_5, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_75"/></StgValue>
</operation>

<operation id="1597" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:582 %W_buf_6_addr_74 = getelementptr i16 %W_buf_6, i64 0, i64 74

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_74"/></StgValue>
</operation>

<operation id="1598" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:583 %W_buf_6_addr_75 = getelementptr i16 %W_buf_6, i64 0, i64 75

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_75"/></StgValue>
</operation>

<operation id="1599" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="16" op_0_bw="7">
<![CDATA[
entry:1084 %W_buf_0_load_72 = load i7 %W_buf_0_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_0_load_72"/></StgValue>
</operation>

<operation id="1600" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="16" op_0_bw="7">
<![CDATA[
entry:1085 %W_buf_0_load_73 = load i7 %W_buf_0_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_0_load_73"/></StgValue>
</operation>

<operation id="1601" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="7">
<![CDATA[
entry:1086 %W_buf_0_load_74 = load i7 %W_buf_0_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_0_load_74"/></StgValue>
</operation>

<operation id="1602" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="7">
<![CDATA[
entry:1087 %W_buf_0_load_75 = load i7 %W_buf_0_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_0_load_75"/></StgValue>
</operation>

<operation id="1603" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="16" op_0_bw="7">
<![CDATA[
entry:1091 %W_buf_1_load_72 = load i7 %W_buf_1_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_1_load_72"/></StgValue>
</operation>

<operation id="1604" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="7">
<![CDATA[
entry:1092 %W_buf_1_load_73 = load i7 %W_buf_1_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_1_load_73"/></StgValue>
</operation>

<operation id="1605" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="7">
<![CDATA[
entry:1093 %W_buf_1_load_74 = load i7 %W_buf_1_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_1_load_74"/></StgValue>
</operation>

<operation id="1606" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="7">
<![CDATA[
entry:1094 %W_buf_1_load_75 = load i7 %W_buf_1_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_1_load_75"/></StgValue>
</operation>

<operation id="1607" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="16" op_0_bw="7">
<![CDATA[
entry:1098 %W_buf_2_load_72 = load i7 %W_buf_2_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_2_load_72"/></StgValue>
</operation>

<operation id="1608" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="16" op_0_bw="7">
<![CDATA[
entry:1099 %W_buf_2_load_73 = load i7 %W_buf_2_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_2_load_73"/></StgValue>
</operation>

<operation id="1609" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="7">
<![CDATA[
entry:1100 %W_buf_2_load_74 = load i7 %W_buf_2_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_2_load_74"/></StgValue>
</operation>

<operation id="1610" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="7">
<![CDATA[
entry:1101 %W_buf_2_load_75 = load i7 %W_buf_2_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_2_load_75"/></StgValue>
</operation>

<operation id="1611" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="7">
<![CDATA[
entry:1105 %W_buf_3_load_72 = load i7 %W_buf_3_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_3_load_72"/></StgValue>
</operation>

<operation id="1612" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="16" op_0_bw="7">
<![CDATA[
entry:1106 %W_buf_3_load_73 = load i7 %W_buf_3_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_3_load_73"/></StgValue>
</operation>

<operation id="1613" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="7">
<![CDATA[
entry:1107 %W_buf_3_load_74 = load i7 %W_buf_3_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_3_load_74"/></StgValue>
</operation>

<operation id="1614" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="7">
<![CDATA[
entry:1108 %W_buf_3_load_75 = load i7 %W_buf_3_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_3_load_75"/></StgValue>
</operation>

<operation id="1615" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="16" op_0_bw="7">
<![CDATA[
entry:1112 %W_buf_4_load_72 = load i7 %W_buf_4_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_4_load_72"/></StgValue>
</operation>

<operation id="1616" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="16" op_0_bw="7">
<![CDATA[
entry:1113 %W_buf_4_load_73 = load i7 %W_buf_4_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_4_load_73"/></StgValue>
</operation>

<operation id="1617" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="7">
<![CDATA[
entry:1114 %W_buf_4_load_74 = load i7 %W_buf_4_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_4_load_74"/></StgValue>
</operation>

<operation id="1618" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="7">
<![CDATA[
entry:1115 %W_buf_4_load_75 = load i7 %W_buf_4_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_4_load_75"/></StgValue>
</operation>

<operation id="1619" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="16" op_0_bw="7">
<![CDATA[
entry:1119 %W_buf_5_load_72 = load i7 %W_buf_5_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_5_load_72"/></StgValue>
</operation>

<operation id="1620" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="16" op_0_bw="7">
<![CDATA[
entry:1120 %W_buf_5_load_73 = load i7 %W_buf_5_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_5_load_73"/></StgValue>
</operation>

<operation id="1621" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="7">
<![CDATA[
entry:1121 %W_buf_5_load_74 = load i7 %W_buf_5_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_5_load_74"/></StgValue>
</operation>

<operation id="1622" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="7">
<![CDATA[
entry:1122 %W_buf_5_load_75 = load i7 %W_buf_5_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_5_load_75"/></StgValue>
</operation>

<operation id="1623" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="16" op_0_bw="7">
<![CDATA[
entry:1126 %W_buf_6_load_72 = load i7 %W_buf_6_addr_72

]]></Node>
<StgValue><ssdm name="W_buf_6_load_72"/></StgValue>
</operation>

<operation id="1624" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="16" op_0_bw="7">
<![CDATA[
entry:1127 %W_buf_6_load_73 = load i7 %W_buf_6_addr_73

]]></Node>
<StgValue><ssdm name="W_buf_6_load_73"/></StgValue>
</operation>

<operation id="1625" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="7">
<![CDATA[
entry:1128 %W_buf_6_load_74 = load i7 %W_buf_6_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_6_load_74"/></StgValue>
</operation>

<operation id="1626" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="7">
<![CDATA[
entry:1129 %W_buf_6_load_75 = load i7 %W_buf_6_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_6_load_75"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1627" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:80 %W_buf_0_addr_76 = getelementptr i16 %W_buf_0, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_76"/></StgValue>
</operation>

<operation id="1628" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:81 %W_buf_0_addr_77 = getelementptr i16 %W_buf_0, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_77"/></StgValue>
</operation>

<operation id="1629" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:164 %W_buf_1_addr_76 = getelementptr i16 %W_buf_1, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_76"/></StgValue>
</operation>

<operation id="1630" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:165 %W_buf_1_addr_77 = getelementptr i16 %W_buf_1, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_77"/></StgValue>
</operation>

<operation id="1631" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:248 %W_buf_2_addr_76 = getelementptr i16 %W_buf_2, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_76"/></StgValue>
</operation>

<operation id="1632" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:249 %W_buf_2_addr_77 = getelementptr i16 %W_buf_2, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_77"/></StgValue>
</operation>

<operation id="1633" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:332 %W_buf_3_addr_76 = getelementptr i16 %W_buf_3, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_76"/></StgValue>
</operation>

<operation id="1634" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:333 %W_buf_3_addr_77 = getelementptr i16 %W_buf_3, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_77"/></StgValue>
</operation>

<operation id="1635" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:416 %W_buf_4_addr_76 = getelementptr i16 %W_buf_4, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_76"/></StgValue>
</operation>

<operation id="1636" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:417 %W_buf_4_addr_77 = getelementptr i16 %W_buf_4, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_77"/></StgValue>
</operation>

<operation id="1637" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:500 %W_buf_5_addr_76 = getelementptr i16 %W_buf_5, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_76"/></StgValue>
</operation>

<operation id="1638" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:501 %W_buf_5_addr_77 = getelementptr i16 %W_buf_5, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_77"/></StgValue>
</operation>

<operation id="1639" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:584 %W_buf_6_addr_76 = getelementptr i16 %W_buf_6, i64 0, i64 76

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_76"/></StgValue>
</operation>

<operation id="1640" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:585 %W_buf_6_addr_77 = getelementptr i16 %W_buf_6, i64 0, i64 77

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_77"/></StgValue>
</operation>

<operation id="1641" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="16" op_0_bw="7">
<![CDATA[
entry:1086 %W_buf_0_load_74 = load i7 %W_buf_0_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_0_load_74"/></StgValue>
</operation>

<operation id="1642" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="16" op_0_bw="7">
<![CDATA[
entry:1087 %W_buf_0_load_75 = load i7 %W_buf_0_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_0_load_75"/></StgValue>
</operation>

<operation id="1643" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="7">
<![CDATA[
entry:1088 %W_buf_0_load_76 = load i7 %W_buf_0_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_0_load_76"/></StgValue>
</operation>

<operation id="1644" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="16" op_0_bw="7">
<![CDATA[
entry:1093 %W_buf_1_load_74 = load i7 %W_buf_1_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_1_load_74"/></StgValue>
</operation>

<operation id="1645" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="16" op_0_bw="7">
<![CDATA[
entry:1094 %W_buf_1_load_75 = load i7 %W_buf_1_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_1_load_75"/></StgValue>
</operation>

<operation id="1646" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="7">
<![CDATA[
entry:1095 %W_buf_1_load_76 = load i7 %W_buf_1_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_1_load_76"/></StgValue>
</operation>

<operation id="1647" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="16" op_0_bw="7">
<![CDATA[
entry:1100 %W_buf_2_load_74 = load i7 %W_buf_2_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_2_load_74"/></StgValue>
</operation>

<operation id="1648" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="16" op_0_bw="7">
<![CDATA[
entry:1101 %W_buf_2_load_75 = load i7 %W_buf_2_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_2_load_75"/></StgValue>
</operation>

<operation id="1649" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="7">
<![CDATA[
entry:1102 %W_buf_2_load_76 = load i7 %W_buf_2_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_2_load_76"/></StgValue>
</operation>

<operation id="1650" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="16" op_0_bw="7">
<![CDATA[
entry:1107 %W_buf_3_load_74 = load i7 %W_buf_3_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_3_load_74"/></StgValue>
</operation>

<operation id="1651" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="7">
<![CDATA[
entry:1108 %W_buf_3_load_75 = load i7 %W_buf_3_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_3_load_75"/></StgValue>
</operation>

<operation id="1652" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="7">
<![CDATA[
entry:1109 %W_buf_3_load_76 = load i7 %W_buf_3_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_3_load_76"/></StgValue>
</operation>

<operation id="1653" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="7">
<![CDATA[
entry:1114 %W_buf_4_load_74 = load i7 %W_buf_4_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_4_load_74"/></StgValue>
</operation>

<operation id="1654" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="16" op_0_bw="7">
<![CDATA[
entry:1115 %W_buf_4_load_75 = load i7 %W_buf_4_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_4_load_75"/></StgValue>
</operation>

<operation id="1655" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="7">
<![CDATA[
entry:1116 %W_buf_4_load_76 = load i7 %W_buf_4_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_4_load_76"/></StgValue>
</operation>

<operation id="1656" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="16" op_0_bw="7">
<![CDATA[
entry:1121 %W_buf_5_load_74 = load i7 %W_buf_5_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_5_load_74"/></StgValue>
</operation>

<operation id="1657" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="16" op_0_bw="7">
<![CDATA[
entry:1122 %W_buf_5_load_75 = load i7 %W_buf_5_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_5_load_75"/></StgValue>
</operation>

<operation id="1658" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="7">
<![CDATA[
entry:1123 %W_buf_5_load_76 = load i7 %W_buf_5_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_5_load_76"/></StgValue>
</operation>

<operation id="1659" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="7">
<![CDATA[
entry:1128 %W_buf_6_load_74 = load i7 %W_buf_6_addr_74

]]></Node>
<StgValue><ssdm name="W_buf_6_load_74"/></StgValue>
</operation>

<operation id="1660" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="16" op_0_bw="7">
<![CDATA[
entry:1129 %W_buf_6_load_75 = load i7 %W_buf_6_addr_75

]]></Node>
<StgValue><ssdm name="W_buf_6_load_75"/></StgValue>
</operation>

<operation id="1661" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="7">
<![CDATA[
entry:1130 %W_buf_6_load_76 = load i7 %W_buf_6_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_6_load_76"/></StgValue>
</operation>

<operation id="1662" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="7">
<![CDATA[
entry:1131 %W_buf_0_load_77 = load i7 %W_buf_0_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_0_load_77"/></StgValue>
</operation>

<operation id="1663" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="7">
<![CDATA[
entry:1138 %W_buf_1_load_77 = load i7 %W_buf_1_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_1_load_77"/></StgValue>
</operation>

<operation id="1664" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="7">
<![CDATA[
entry:1145 %W_buf_2_load_77 = load i7 %W_buf_2_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_2_load_77"/></StgValue>
</operation>

<operation id="1665" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="7">
<![CDATA[
entry:1152 %W_buf_3_load_77 = load i7 %W_buf_3_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_3_load_77"/></StgValue>
</operation>

<operation id="1666" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="7">
<![CDATA[
entry:1159 %W_buf_4_load_77 = load i7 %W_buf_4_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_4_load_77"/></StgValue>
</operation>

<operation id="1667" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="7">
<![CDATA[
entry:1166 %W_buf_5_load_77 = load i7 %W_buf_5_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_5_load_77"/></StgValue>
</operation>

<operation id="1668" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="7">
<![CDATA[
entry:1173 %W_buf_6_load_77 = load i7 %W_buf_6_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_6_load_77"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1669" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:82 %W_buf_0_addr_78 = getelementptr i16 %W_buf_0, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_78"/></StgValue>
</operation>

<operation id="1670" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:83 %W_buf_0_addr_79 = getelementptr i16 %W_buf_0, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_79"/></StgValue>
</operation>

<operation id="1671" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %W_buf_1_addr_78 = getelementptr i16 %W_buf_1, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_78"/></StgValue>
</operation>

<operation id="1672" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:167 %W_buf_1_addr_79 = getelementptr i16 %W_buf_1, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_79"/></StgValue>
</operation>

<operation id="1673" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:250 %W_buf_2_addr_78 = getelementptr i16 %W_buf_2, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_78"/></StgValue>
</operation>

<operation id="1674" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:251 %W_buf_2_addr_79 = getelementptr i16 %W_buf_2, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_79"/></StgValue>
</operation>

<operation id="1675" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:334 %W_buf_3_addr_78 = getelementptr i16 %W_buf_3, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_78"/></StgValue>
</operation>

<operation id="1676" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:335 %W_buf_3_addr_79 = getelementptr i16 %W_buf_3, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_79"/></StgValue>
</operation>

<operation id="1677" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:418 %W_buf_4_addr_78 = getelementptr i16 %W_buf_4, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_78"/></StgValue>
</operation>

<operation id="1678" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:419 %W_buf_4_addr_79 = getelementptr i16 %W_buf_4, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_79"/></StgValue>
</operation>

<operation id="1679" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:502 %W_buf_5_addr_78 = getelementptr i16 %W_buf_5, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_78"/></StgValue>
</operation>

<operation id="1680" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:503 %W_buf_5_addr_79 = getelementptr i16 %W_buf_5, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_79"/></StgValue>
</operation>

<operation id="1681" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:586 %W_buf_6_addr_78 = getelementptr i16 %W_buf_6, i64 0, i64 78

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_78"/></StgValue>
</operation>

<operation id="1682" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:587 %W_buf_6_addr_79 = getelementptr i16 %W_buf_6, i64 0, i64 79

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_79"/></StgValue>
</operation>

<operation id="1683" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="16" op_0_bw="7">
<![CDATA[
entry:1088 %W_buf_0_load_76 = load i7 %W_buf_0_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_0_load_76"/></StgValue>
</operation>

<operation id="1684" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="16" op_0_bw="7">
<![CDATA[
entry:1095 %W_buf_1_load_76 = load i7 %W_buf_1_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_1_load_76"/></StgValue>
</operation>

<operation id="1685" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="7">
<![CDATA[
entry:1102 %W_buf_2_load_76 = load i7 %W_buf_2_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_2_load_76"/></StgValue>
</operation>

<operation id="1686" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="16" op_0_bw="7">
<![CDATA[
entry:1109 %W_buf_3_load_76 = load i7 %W_buf_3_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_3_load_76"/></StgValue>
</operation>

<operation id="1687" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="16" op_0_bw="7">
<![CDATA[
entry:1116 %W_buf_4_load_76 = load i7 %W_buf_4_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_4_load_76"/></StgValue>
</operation>

<operation id="1688" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="16" op_0_bw="7">
<![CDATA[
entry:1123 %W_buf_5_load_76 = load i7 %W_buf_5_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_5_load_76"/></StgValue>
</operation>

<operation id="1689" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="16" op_0_bw="7">
<![CDATA[
entry:1130 %W_buf_6_load_76 = load i7 %W_buf_6_addr_76

]]></Node>
<StgValue><ssdm name="W_buf_6_load_76"/></StgValue>
</operation>

<operation id="1690" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="16" op_0_bw="7">
<![CDATA[
entry:1131 %W_buf_0_load_77 = load i7 %W_buf_0_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_0_load_77"/></StgValue>
</operation>

<operation id="1691" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="7">
<![CDATA[
entry:1132 %W_buf_0_load_78 = load i7 %W_buf_0_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_0_load_78"/></StgValue>
</operation>

<operation id="1692" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="7">
<![CDATA[
entry:1133 %W_buf_0_load_79 = load i7 %W_buf_0_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_0_load_79"/></StgValue>
</operation>

<operation id="1693" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="7">
<![CDATA[
entry:1138 %W_buf_1_load_77 = load i7 %W_buf_1_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_1_load_77"/></StgValue>
</operation>

<operation id="1694" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="7">
<![CDATA[
entry:1139 %W_buf_1_load_78 = load i7 %W_buf_1_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_1_load_78"/></StgValue>
</operation>

<operation id="1695" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="7">
<![CDATA[
entry:1140 %W_buf_1_load_79 = load i7 %W_buf_1_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_1_load_79"/></StgValue>
</operation>

<operation id="1696" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="16" op_0_bw="7">
<![CDATA[
entry:1145 %W_buf_2_load_77 = load i7 %W_buf_2_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_2_load_77"/></StgValue>
</operation>

<operation id="1697" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="7">
<![CDATA[
entry:1146 %W_buf_2_load_78 = load i7 %W_buf_2_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_2_load_78"/></StgValue>
</operation>

<operation id="1698" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="7">
<![CDATA[
entry:1147 %W_buf_2_load_79 = load i7 %W_buf_2_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_2_load_79"/></StgValue>
</operation>

<operation id="1699" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="16" op_0_bw="7">
<![CDATA[
entry:1152 %W_buf_3_load_77 = load i7 %W_buf_3_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_3_load_77"/></StgValue>
</operation>

<operation id="1700" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="7">
<![CDATA[
entry:1153 %W_buf_3_load_78 = load i7 %W_buf_3_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_3_load_78"/></StgValue>
</operation>

<operation id="1701" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="7">
<![CDATA[
entry:1154 %W_buf_3_load_79 = load i7 %W_buf_3_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_3_load_79"/></StgValue>
</operation>

<operation id="1702" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="7">
<![CDATA[
entry:1159 %W_buf_4_load_77 = load i7 %W_buf_4_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_4_load_77"/></StgValue>
</operation>

<operation id="1703" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="7">
<![CDATA[
entry:1160 %W_buf_4_load_78 = load i7 %W_buf_4_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_4_load_78"/></StgValue>
</operation>

<operation id="1704" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="7">
<![CDATA[
entry:1161 %W_buf_4_load_79 = load i7 %W_buf_4_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_4_load_79"/></StgValue>
</operation>

<operation id="1705" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="7">
<![CDATA[
entry:1166 %W_buf_5_load_77 = load i7 %W_buf_5_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_5_load_77"/></StgValue>
</operation>

<operation id="1706" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="7">
<![CDATA[
entry:1167 %W_buf_5_load_78 = load i7 %W_buf_5_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_5_load_78"/></StgValue>
</operation>

<operation id="1707" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="7">
<![CDATA[
entry:1168 %W_buf_5_load_79 = load i7 %W_buf_5_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_5_load_79"/></StgValue>
</operation>

<operation id="1708" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="7">
<![CDATA[
entry:1173 %W_buf_6_load_77 = load i7 %W_buf_6_addr_77

]]></Node>
<StgValue><ssdm name="W_buf_6_load_77"/></StgValue>
</operation>

<operation id="1709" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="7">
<![CDATA[
entry:1174 %W_buf_6_load_78 = load i7 %W_buf_6_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_6_load_78"/></StgValue>
</operation>

<operation id="1710" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="7">
<![CDATA[
entry:1175 %W_buf_6_load_79 = load i7 %W_buf_6_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_6_load_79"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1711" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:84 %W_buf_0_addr_80 = getelementptr i16 %W_buf_0, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_80"/></StgValue>
</operation>

<operation id="1712" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:85 %W_buf_0_addr_81 = getelementptr i16 %W_buf_0, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_81"/></StgValue>
</operation>

<operation id="1713" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:168 %W_buf_1_addr_80 = getelementptr i16 %W_buf_1, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_80"/></StgValue>
</operation>

<operation id="1714" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %W_buf_1_addr_81 = getelementptr i16 %W_buf_1, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_81"/></StgValue>
</operation>

<operation id="1715" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:252 %W_buf_2_addr_80 = getelementptr i16 %W_buf_2, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_80"/></StgValue>
</operation>

<operation id="1716" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:253 %W_buf_2_addr_81 = getelementptr i16 %W_buf_2, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_81"/></StgValue>
</operation>

<operation id="1717" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:336 %W_buf_3_addr_80 = getelementptr i16 %W_buf_3, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_80"/></StgValue>
</operation>

<operation id="1718" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:337 %W_buf_3_addr_81 = getelementptr i16 %W_buf_3, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_81"/></StgValue>
</operation>

<operation id="1719" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:420 %W_buf_4_addr_80 = getelementptr i16 %W_buf_4, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_80"/></StgValue>
</operation>

<operation id="1720" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:421 %W_buf_4_addr_81 = getelementptr i16 %W_buf_4, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_81"/></StgValue>
</operation>

<operation id="1721" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:504 %W_buf_5_addr_80 = getelementptr i16 %W_buf_5, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_80"/></StgValue>
</operation>

<operation id="1722" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:505 %W_buf_5_addr_81 = getelementptr i16 %W_buf_5, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_81"/></StgValue>
</operation>

<operation id="1723" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:588 %W_buf_6_addr_80 = getelementptr i16 %W_buf_6, i64 0, i64 80

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_80"/></StgValue>
</operation>

<operation id="1724" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:589 %W_buf_6_addr_81 = getelementptr i16 %W_buf_6, i64 0, i64 81

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_81"/></StgValue>
</operation>

<operation id="1725" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="16" op_0_bw="7">
<![CDATA[
entry:1132 %W_buf_0_load_78 = load i7 %W_buf_0_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_0_load_78"/></StgValue>
</operation>

<operation id="1726" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="16" op_0_bw="7">
<![CDATA[
entry:1133 %W_buf_0_load_79 = load i7 %W_buf_0_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_0_load_79"/></StgValue>
</operation>

<operation id="1727" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="7">
<![CDATA[
entry:1134 %W_buf_0_load_80 = load i7 %W_buf_0_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_0_load_80"/></StgValue>
</operation>

<operation id="1728" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="7">
<![CDATA[
entry:1135 %W_buf_0_load_81 = load i7 %W_buf_0_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_0_load_81"/></StgValue>
</operation>

<operation id="1729" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="16" op_0_bw="7">
<![CDATA[
entry:1139 %W_buf_1_load_78 = load i7 %W_buf_1_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_1_load_78"/></StgValue>
</operation>

<operation id="1730" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="16" op_0_bw="7">
<![CDATA[
entry:1140 %W_buf_1_load_79 = load i7 %W_buf_1_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_1_load_79"/></StgValue>
</operation>

<operation id="1731" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="7">
<![CDATA[
entry:1141 %W_buf_1_load_80 = load i7 %W_buf_1_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_1_load_80"/></StgValue>
</operation>

<operation id="1732" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="7">
<![CDATA[
entry:1142 %W_buf_1_load_81 = load i7 %W_buf_1_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_1_load_81"/></StgValue>
</operation>

<operation id="1733" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="16" op_0_bw="7">
<![CDATA[
entry:1146 %W_buf_2_load_78 = load i7 %W_buf_2_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_2_load_78"/></StgValue>
</operation>

<operation id="1734" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="16" op_0_bw="7">
<![CDATA[
entry:1147 %W_buf_2_load_79 = load i7 %W_buf_2_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_2_load_79"/></StgValue>
</operation>

<operation id="1735" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="7">
<![CDATA[
entry:1148 %W_buf_2_load_80 = load i7 %W_buf_2_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_2_load_80"/></StgValue>
</operation>

<operation id="1736" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="7">
<![CDATA[
entry:1149 %W_buf_2_load_81 = load i7 %W_buf_2_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_2_load_81"/></StgValue>
</operation>

<operation id="1737" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="16" op_0_bw="7">
<![CDATA[
entry:1153 %W_buf_3_load_78 = load i7 %W_buf_3_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_3_load_78"/></StgValue>
</operation>

<operation id="1738" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="16" op_0_bw="7">
<![CDATA[
entry:1154 %W_buf_3_load_79 = load i7 %W_buf_3_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_3_load_79"/></StgValue>
</operation>

<operation id="1739" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="7">
<![CDATA[
entry:1155 %W_buf_3_load_80 = load i7 %W_buf_3_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_3_load_80"/></StgValue>
</operation>

<operation id="1740" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="7">
<![CDATA[
entry:1156 %W_buf_3_load_81 = load i7 %W_buf_3_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_3_load_81"/></StgValue>
</operation>

<operation id="1741" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="16" op_0_bw="7">
<![CDATA[
entry:1160 %W_buf_4_load_78 = load i7 %W_buf_4_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_4_load_78"/></StgValue>
</operation>

<operation id="1742" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="16" op_0_bw="7">
<![CDATA[
entry:1161 %W_buf_4_load_79 = load i7 %W_buf_4_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_4_load_79"/></StgValue>
</operation>

<operation id="1743" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="7">
<![CDATA[
entry:1162 %W_buf_4_load_80 = load i7 %W_buf_4_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_4_load_80"/></StgValue>
</operation>

<operation id="1744" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="7">
<![CDATA[
entry:1163 %W_buf_4_load_81 = load i7 %W_buf_4_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_4_load_81"/></StgValue>
</operation>

<operation id="1745" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="7">
<![CDATA[
entry:1167 %W_buf_5_load_78 = load i7 %W_buf_5_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_5_load_78"/></StgValue>
</operation>

<operation id="1746" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="16" op_0_bw="7">
<![CDATA[
entry:1168 %W_buf_5_load_79 = load i7 %W_buf_5_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_5_load_79"/></StgValue>
</operation>

<operation id="1747" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="7">
<![CDATA[
entry:1169 %W_buf_5_load_80 = load i7 %W_buf_5_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_5_load_80"/></StgValue>
</operation>

<operation id="1748" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="7">
<![CDATA[
entry:1170 %W_buf_5_load_81 = load i7 %W_buf_5_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_5_load_81"/></StgValue>
</operation>

<operation id="1749" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="16" op_0_bw="7">
<![CDATA[
entry:1174 %W_buf_6_load_78 = load i7 %W_buf_6_addr_78

]]></Node>
<StgValue><ssdm name="W_buf_6_load_78"/></StgValue>
</operation>

<operation id="1750" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="16" op_0_bw="7">
<![CDATA[
entry:1175 %W_buf_6_load_79 = load i7 %W_buf_6_addr_79

]]></Node>
<StgValue><ssdm name="W_buf_6_load_79"/></StgValue>
</operation>

<operation id="1751" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="7">
<![CDATA[
entry:1176 %W_buf_6_load_80 = load i7 %W_buf_6_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_6_load_80"/></StgValue>
</operation>

<operation id="1752" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="7">
<![CDATA[
entry:1177 %W_buf_6_load_81 = load i7 %W_buf_6_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_6_load_81"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1753" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:86 %W_buf_0_addr_82 = getelementptr i16 %W_buf_0, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_82"/></StgValue>
</operation>

<operation id="1754" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:87 %W_buf_0_addr_83 = getelementptr i16 %W_buf_0, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="W_buf_0_addr_83"/></StgValue>
</operation>

<operation id="1755" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:170 %W_buf_1_addr_82 = getelementptr i16 %W_buf_1, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_82"/></StgValue>
</operation>

<operation id="1756" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:171 %W_buf_1_addr_83 = getelementptr i16 %W_buf_1, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="W_buf_1_addr_83"/></StgValue>
</operation>

<operation id="1757" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:254 %W_buf_2_addr_82 = getelementptr i16 %W_buf_2, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_82"/></StgValue>
</operation>

<operation id="1758" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:255 %W_buf_2_addr_83 = getelementptr i16 %W_buf_2, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="W_buf_2_addr_83"/></StgValue>
</operation>

<operation id="1759" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:338 %W_buf_3_addr_82 = getelementptr i16 %W_buf_3, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_82"/></StgValue>
</operation>

<operation id="1760" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:339 %W_buf_3_addr_83 = getelementptr i16 %W_buf_3, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="W_buf_3_addr_83"/></StgValue>
</operation>

<operation id="1761" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:422 %W_buf_4_addr_82 = getelementptr i16 %W_buf_4, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_82"/></StgValue>
</operation>

<operation id="1762" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:423 %W_buf_4_addr_83 = getelementptr i16 %W_buf_4, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="W_buf_4_addr_83"/></StgValue>
</operation>

<operation id="1763" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:506 %W_buf_5_addr_82 = getelementptr i16 %W_buf_5, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_82"/></StgValue>
</operation>

<operation id="1764" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:507 %W_buf_5_addr_83 = getelementptr i16 %W_buf_5, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="W_buf_5_addr_83"/></StgValue>
</operation>

<operation id="1765" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:590 %W_buf_6_addr_82 = getelementptr i16 %W_buf_6, i64 0, i64 82

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_82"/></StgValue>
</operation>

<operation id="1766" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:591 %W_buf_6_addr_83 = getelementptr i16 %W_buf_6, i64 0, i64 83

]]></Node>
<StgValue><ssdm name="W_buf_6_addr_83"/></StgValue>
</operation>

<operation id="1767" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="7">
<![CDATA[
entry:1134 %W_buf_0_load_80 = load i7 %W_buf_0_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_0_load_80"/></StgValue>
</operation>

<operation id="1768" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="16" op_0_bw="7">
<![CDATA[
entry:1135 %W_buf_0_load_81 = load i7 %W_buf_0_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_0_load_81"/></StgValue>
</operation>

<operation id="1769" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="7">
<![CDATA[
entry:1136 %W_buf_0_load_82 = load i7 %W_buf_0_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_0_load_82"/></StgValue>
</operation>

<operation id="1770" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="7">
<![CDATA[
entry:1137 %W_buf_0_load_83 = load i7 %W_buf_0_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_0_load_83"/></StgValue>
</operation>

<operation id="1771" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="16" op_0_bw="7">
<![CDATA[
entry:1141 %W_buf_1_load_80 = load i7 %W_buf_1_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_1_load_80"/></StgValue>
</operation>

<operation id="1772" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="16" op_0_bw="7">
<![CDATA[
entry:1142 %W_buf_1_load_81 = load i7 %W_buf_1_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_1_load_81"/></StgValue>
</operation>

<operation id="1773" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="7">
<![CDATA[
entry:1143 %W_buf_1_load_82 = load i7 %W_buf_1_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_1_load_82"/></StgValue>
</operation>

<operation id="1774" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="7">
<![CDATA[
entry:1144 %W_buf_1_load_83 = load i7 %W_buf_1_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_1_load_83"/></StgValue>
</operation>

<operation id="1775" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="16" op_0_bw="7">
<![CDATA[
entry:1148 %W_buf_2_load_80 = load i7 %W_buf_2_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_2_load_80"/></StgValue>
</operation>

<operation id="1776" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="16" op_0_bw="7">
<![CDATA[
entry:1149 %W_buf_2_load_81 = load i7 %W_buf_2_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_2_load_81"/></StgValue>
</operation>

<operation id="1777" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="7">
<![CDATA[
entry:1150 %W_buf_2_load_82 = load i7 %W_buf_2_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_2_load_82"/></StgValue>
</operation>

<operation id="1778" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="7">
<![CDATA[
entry:1151 %W_buf_2_load_83 = load i7 %W_buf_2_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_2_load_83"/></StgValue>
</operation>

<operation id="1779" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="16" op_0_bw="7">
<![CDATA[
entry:1155 %W_buf_3_load_80 = load i7 %W_buf_3_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_3_load_80"/></StgValue>
</operation>

<operation id="1780" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="16" op_0_bw="7">
<![CDATA[
entry:1156 %W_buf_3_load_81 = load i7 %W_buf_3_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_3_load_81"/></StgValue>
</operation>

<operation id="1781" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="7">
<![CDATA[
entry:1157 %W_buf_3_load_82 = load i7 %W_buf_3_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_3_load_82"/></StgValue>
</operation>

<operation id="1782" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="7">
<![CDATA[
entry:1158 %W_buf_3_load_83 = load i7 %W_buf_3_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_3_load_83"/></StgValue>
</operation>

<operation id="1783" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="16" op_0_bw="7">
<![CDATA[
entry:1162 %W_buf_4_load_80 = load i7 %W_buf_4_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_4_load_80"/></StgValue>
</operation>

<operation id="1784" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="16" op_0_bw="7">
<![CDATA[
entry:1163 %W_buf_4_load_81 = load i7 %W_buf_4_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_4_load_81"/></StgValue>
</operation>

<operation id="1785" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="7">
<![CDATA[
entry:1164 %W_buf_4_load_82 = load i7 %W_buf_4_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_4_load_82"/></StgValue>
</operation>

<operation id="1786" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="7">
<![CDATA[
entry:1165 %W_buf_4_load_83 = load i7 %W_buf_4_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_4_load_83"/></StgValue>
</operation>

<operation id="1787" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="16" op_0_bw="7">
<![CDATA[
entry:1169 %W_buf_5_load_80 = load i7 %W_buf_5_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_5_load_80"/></StgValue>
</operation>

<operation id="1788" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="7">
<![CDATA[
entry:1170 %W_buf_5_load_81 = load i7 %W_buf_5_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_5_load_81"/></StgValue>
</operation>

<operation id="1789" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="7">
<![CDATA[
entry:1171 %W_buf_5_load_82 = load i7 %W_buf_5_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_5_load_82"/></StgValue>
</operation>

<operation id="1790" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="7">
<![CDATA[
entry:1172 %W_buf_5_load_83 = load i7 %W_buf_5_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_5_load_83"/></StgValue>
</operation>

<operation id="1791" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="7">
<![CDATA[
entry:1176 %W_buf_6_load_80 = load i7 %W_buf_6_addr_80

]]></Node>
<StgValue><ssdm name="W_buf_6_load_80"/></StgValue>
</operation>

<operation id="1792" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="16" op_0_bw="7">
<![CDATA[
entry:1177 %W_buf_6_load_81 = load i7 %W_buf_6_addr_81

]]></Node>
<StgValue><ssdm name="W_buf_6_load_81"/></StgValue>
</operation>

<operation id="1793" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="7">
<![CDATA[
entry:1178 %W_buf_6_load_82 = load i7 %W_buf_6_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_6_load_82"/></StgValue>
</operation>

<operation id="1794" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="7">
<![CDATA[
entry:1179 %W_buf_6_load_83 = load i7 %W_buf_6_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_6_load_83"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1795" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:0 %p_read_8 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="1796" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %p_read_9 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="1797" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %p_read_10 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="1798" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %p_read12 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read12"/></StgValue>
</operation>

<operation id="1799" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="7">
<![CDATA[
entry:1136 %W_buf_0_load_82 = load i7 %W_buf_0_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_0_load_82"/></StgValue>
</operation>

<operation id="1800" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="7">
<![CDATA[
entry:1137 %W_buf_0_load_83 = load i7 %W_buf_0_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_0_load_83"/></StgValue>
</operation>

<operation id="1801" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="16" op_0_bw="7">
<![CDATA[
entry:1143 %W_buf_1_load_82 = load i7 %W_buf_1_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_1_load_82"/></StgValue>
</operation>

<operation id="1802" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="16" op_0_bw="7">
<![CDATA[
entry:1144 %W_buf_1_load_83 = load i7 %W_buf_1_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_1_load_83"/></StgValue>
</operation>

<operation id="1803" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="16" op_0_bw="7">
<![CDATA[
entry:1150 %W_buf_2_load_82 = load i7 %W_buf_2_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_2_load_82"/></StgValue>
</operation>

<operation id="1804" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="16" op_0_bw="7">
<![CDATA[
entry:1151 %W_buf_2_load_83 = load i7 %W_buf_2_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_2_load_83"/></StgValue>
</operation>

<operation id="1805" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="16" op_0_bw="7">
<![CDATA[
entry:1157 %W_buf_3_load_82 = load i7 %W_buf_3_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_3_load_82"/></StgValue>
</operation>

<operation id="1806" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="16" op_0_bw="7">
<![CDATA[
entry:1158 %W_buf_3_load_83 = load i7 %W_buf_3_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_3_load_83"/></StgValue>
</operation>

<operation id="1807" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="16" op_0_bw="7">
<![CDATA[
entry:1164 %W_buf_4_load_82 = load i7 %W_buf_4_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_4_load_82"/></StgValue>
</operation>

<operation id="1808" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="7">
<![CDATA[
entry:1165 %W_buf_4_load_83 = load i7 %W_buf_4_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_4_load_83"/></StgValue>
</operation>

<operation id="1809" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="16" op_0_bw="7">
<![CDATA[
entry:1171 %W_buf_5_load_82 = load i7 %W_buf_5_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_5_load_82"/></StgValue>
</operation>

<operation id="1810" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="16" op_0_bw="7">
<![CDATA[
entry:1172 %W_buf_5_load_83 = load i7 %W_buf_5_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_5_load_83"/></StgValue>
</operation>

<operation id="1811" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="16" op_0_bw="7">
<![CDATA[
entry:1178 %W_buf_6_load_82 = load i7 %W_buf_6_addr_82

]]></Node>
<StgValue><ssdm name="W_buf_6_load_82"/></StgValue>
</operation>

<operation id="1812" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="16" op_0_bw="7">
<![CDATA[
entry:1179 %W_buf_6_load_83 = load i7 %W_buf_6_addr_83

]]></Node>
<StgValue><ssdm name="W_buf_6_load_83"/></StgValue>
</operation>

<operation id="1813" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="16" op_475_bw="16" op_476_bw="16" op_477_bw="16" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="16" op_532_bw="16" op_533_bw="16" op_534_bw="16" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16">
<![CDATA[
entry:1180 %call_ln1319 = call void @conv_7x7_Pipeline_HEIGHT_WIDTH, i16 %X_buf_0, i16 %X_buf_1, i16 %X_buf_2, i16 %Y_buf_0, i16 %Y_buf_1, i16 %Y_buf_2, i16 %Y_buf_3, i16 %W_buf_0_load, i16 %W_buf_0_load_1, i16 %W_buf_0_load_2, i16 %W_buf_0_load_3, i16 %W_buf_0_load_4, i16 %W_buf_0_load_5, i16 %W_buf_0_load_6, i16 %W_buf_1_load, i16 %W_buf_1_load_1, i16 %W_buf_1_load_2, i16 %W_buf_1_load_3, i16 %W_buf_1_load_4, i16 %W_buf_1_load_5, i16 %W_buf_1_load_6, i16 %W_buf_2_load, i16 %W_buf_2_load_1, i16 %W_buf_2_load_2, i16 %W_buf_2_load_3, i16 %W_buf_2_load_4, i16 %W_buf_2_load_5, i16 %W_buf_2_load_6, i16 %W_buf_3_load, i16 %W_buf_3_load_1, i16 %W_buf_3_load_2, i16 %W_buf_3_load_3, i16 %W_buf_3_load_4, i16 %W_buf_3_load_5, i16 %W_buf_3_load_6, i16 %W_buf_4_load, i16 %W_buf_4_load_1, i16 %W_buf_4_load_2, i16 %W_buf_4_load_3, i16 %W_buf_4_load_4, i16 %W_buf_4_load_5, i16 %W_buf_4_load_6, i16 %W_buf_5_load, i16 %W_buf_5_load_1, i16 %W_buf_5_load_2, i16 %W_buf_5_load_3, i16 %W_buf_5_load_4, i16 %W_buf_5_load_5, i16 %W_buf_5_load_6, i16 %W_buf_6_load, i16 %W_buf_6_load_1, i16 %W_buf_6_load_2, i16 %W_buf_6_load_3, i16 %W_buf_6_load_4, i16 %W_buf_6_load_5, i16 %W_buf_6_load_6, i16 %W_buf_0_load_7, i16 %W_buf_0_load_8, i16 %W_buf_0_load_9, i16 %W_buf_0_load_10, i16 %W_buf_0_load_11, i16 %W_buf_0_load_12, i16 %W_buf_0_load_13, i16 %W_buf_1_load_7, i16 %W_buf_1_load_8, i16 %W_buf_1_load_9, i16 %W_buf_1_load_10, i16 %W_buf_1_load_11, i16 %W_buf_1_load_12, i16 %W_buf_1_load_13, i16 %W_buf_2_load_7, i16 %W_buf_2_load_8, i16 %W_buf_2_load_9, i16 %W_buf_2_load_10, i16 %W_buf_2_load_11, i16 %W_buf_2_load_12, i16 %W_buf_2_load_13, i16 %W_buf_3_load_7, i16 %W_buf_3_load_8, i16 %W_buf_3_load_9, i16 %W_buf_3_load_10, i16 %W_buf_3_load_11, i16 %W_buf_3_load_12, i16 %W_buf_3_load_13, i16 %W_buf_4_load_7, i16 %W_buf_4_load_8, i16 %W_buf_4_load_9, i16 %W_buf_4_load_10, i16 %W_buf_4_load_11, i16 %W_buf_4_load_12, i16 %W_buf_4_load_13, i16 %W_buf_5_load_7, i16 %W_buf_5_load_8, i16 %W_buf_5_load_9, i16 %W_buf_5_load_10, i16 %W_buf_5_load_11, i16 %W_buf_5_load_12, i16 %W_buf_5_load_13, i16 %W_buf_6_load_7, i16 %W_buf_6_load_8, i16 %W_buf_6_load_9, i16 %W_buf_6_load_10, i16 %W_buf_6_load_11, i16 %W_buf_6_load_12, i16 %W_buf_6_load_13, i16 %W_buf_0_load_14, i16 %W_buf_0_load_15, i16 %W_buf_0_load_16, i16 %W_buf_0_load_17, i16 %W_buf_0_load_18, i16 %W_buf_0_load_19, i16 %W_buf_0_load_20, i16 %W_buf_1_load_14, i16 %W_buf_1_load_15, i16 %W_buf_1_load_16, i16 %W_buf_1_load_17, i16 %W_buf_1_load_18, i16 %W_buf_1_load_19, i16 %W_buf_1_load_20, i16 %W_buf_2_load_14, i16 %W_buf_2_load_15, i16 %W_buf_2_load_16, i16 %W_buf_2_load_17, i16 %W_buf_2_load_18, i16 %W_buf_2_load_19, i16 %W_buf_2_load_20, i16 %W_buf_3_load_14, i16 %W_buf_3_load_15, i16 %W_buf_3_load_16, i16 %W_buf_3_load_17, i16 %W_buf_3_load_18, i16 %W_buf_3_load_19, i16 %W_buf_3_load_20, i16 %W_buf_4_load_14, i16 %W_buf_4_load_15, i16 %W_buf_4_load_16, i16 %W_buf_4_load_17, i16 %W_buf_4_load_18, i16 %W_buf_4_load_19, i16 %W_buf_4_load_20, i16 %W_buf_5_load_14, i16 %W_buf_5_load_15, i16 %W_buf_5_load_16, i16 %W_buf_5_load_17, i16 %W_buf_5_load_18, i16 %W_buf_5_load_19, i16 %W_buf_5_load_20, i16 %W_buf_6_load_14, i16 %W_buf_6_load_15, i16 %W_buf_6_load_16, i16 %W_buf_6_load_17, i16 %W_buf_6_load_18, i16 %W_buf_6_load_19, i16 %W_buf_6_load_20, i16 %p_read12, i16 %W_buf_0_load_21, i16 %W_buf_0_load_22, i16 %W_buf_0_load_23, i16 %W_buf_0_load_24, i16 %W_buf_0_load_25, i16 %W_buf_0_load_26, i16 %W_buf_0_load_27, i16 %W_buf_1_load_21, i16 %W_buf_1_load_22, i16 %W_buf_1_load_23, i16 %W_buf_1_load_24, i16 %W_buf_1_load_25, i16 %W_buf_1_load_26, i16 %W_buf_1_load_27, i16 %W_buf_2_load_21, i16 %W_buf_2_load_22, i16 %W_buf_2_load_23, i16 %W_buf_2_load_24, i16 %W_buf_2_load_25, i16 %W_buf_2_load_26, i16 %W_buf_2_load_27, i16 %W_buf_3_load_21, i16 %W_buf_3_load_22, i16 %W_buf_3_load_23, i16 %W_buf_3_load_24, i16 %W_buf_3_load_25, i16 %W_buf_3_load_26, i16 %W_buf_3_load_27, i16 %W_buf_4_load_21, i16 %W_buf_4_load_22, i16 %W_buf_4_load_23, i16 %W_buf_4_load_24, i16 %W_buf_4_load_25, i16 %W_buf_4_load_26, i16 %W_buf_4_load_27, i16 %W_buf_5_load_21, i16 %W_buf_5_load_22, i16 %W_buf_5_load_23, i16 %W_buf_5_load_24, i16 %W_buf_5_load_25, i16 %W_buf_5_load_26, i16 %W_buf_5_load_27, i16 %W_buf_6_load_21, i16 %W_buf_6_load_22, i16 %W_buf_6_load_23, i16 %W_buf_6_load_24, i16 %W_buf_6_load_25, i16 %W_buf_6_load_26, i16 %W_buf_6_load_27, i16 %W_buf_0_load_28, i16 %W_buf_0_load_29, i16 %W_buf_0_load_30, i16 %W_buf_0_load_31, i16 %W_buf_0_load_32, i16 %W_buf_0_load_33, i16 %W_buf_0_load_34, i16 %W_buf_1_load_28, i16 %W_buf_1_load_29, i16 %W_buf_1_load_30, i16 %W_buf_1_load_31, i16 %W_buf_1_load_32, i16 %W_buf_1_load_33, i16 %W_buf_1_load_34, i16 %W_buf_2_load_28, i16 %W_buf_2_load_29, i16 %W_buf_2_load_30, i16 %W_buf_2_load_31, i16 %W_buf_2_load_32, i16 %W_buf_2_load_33, i16 %W_buf_2_load_34, i16 %W_buf_3_load_28, i16 %W_buf_3_load_29, i16 %W_buf_3_load_30, i16 %W_buf_3_load_31, i16 %W_buf_3_load_32, i16 %W_buf_3_load_33, i16 %W_buf_3_load_34, i16 %W_buf_4_load_28, i16 %W_buf_4_load_29, i16 %W_buf_4_load_30, i16 %W_buf_4_load_31, i16 %W_buf_4_load_32, i16 %W_buf_4_load_33, i16 %W_buf_4_load_34, i16 %W_buf_5_load_28, i16 %W_buf_5_load_29, i16 %W_buf_5_load_30, i16 %W_buf_5_load_31, i16 %W_buf_5_load_32, i16 %W_buf_5_load_33, i16 %W_buf_5_load_34, i16 %W_buf_6_load_28, i16 %W_buf_6_load_29, i16 %W_buf_6_load_30, i16 %W_buf_6_load_31, i16 %W_buf_6_load_32, i16 %W_buf_6_load_33, i16 %W_buf_6_load_34, i16 %W_buf_0_load_35, i16 %W_buf_0_load_36, i16 %W_buf_0_load_37, i16 %W_buf_0_load_38, i16 %W_buf_0_load_39, i16 %W_buf_0_load_40, i16 %W_buf_0_load_41, i16 %W_buf_1_load_35, i16 %W_buf_1_load_36, i16 %W_buf_1_load_37, i16 %W_buf_1_load_38, i16 %W_buf_1_load_39, i16 %W_buf_1_load_40, i16 %W_buf_1_load_41, i16 %W_buf_2_load_35, i16 %W_buf_2_load_36, i16 %W_buf_2_load_37, i16 %W_buf_2_load_38, i16 %W_buf_2_load_39, i16 %W_buf_2_load_40, i16 %W_buf_2_load_41, i16 %W_buf_3_load_35, i16 %W_buf_3_load_36, i16 %W_buf_3_load_37, i16 %W_buf_3_load_38, i16 %W_buf_3_load_39, i16 %W_buf_3_load_40, i16 %W_buf_3_load_41, i16 %W_buf_4_load_35, i16 %W_buf_4_load_36, i16 %W_buf_4_load_37, i16 %W_buf_4_load_38, i16 %W_buf_4_load_39, i16 %W_buf_4_load_40, i16 %W_buf_4_load_41, i16 %W_buf_5_load_35, i16 %W_buf_5_load_36, i16 %W_buf_5_load_37, i16 %W_buf_5_load_38, i16 %W_buf_5_load_39, i16 %W_buf_5_load_40, i16 %W_buf_5_load_41, i16 %W_buf_6_load_35, i16 %W_buf_6_load_36, i16 %W_buf_6_load_37, i16 %W_buf_6_load_38, i16 %W_buf_6_load_39, i16 %W_buf_6_load_40, i16 %W_buf_6_load_41, i16 %p_read_10, i16 %W_buf_0_load_42, i16 %W_buf_0_load_43, i16 %W_buf_0_load_44, i16 %W_buf_0_load_45, i16 %W_buf_0_load_46, i16 %W_buf_0_load_47, i16 %W_buf_0_load_48, i16 %W_buf_1_load_42, i16 %W_buf_1_load_43, i16 %W_buf_1_load_44, i16 %W_buf_1_load_45, i16 %W_buf_1_load_46, i16 %W_buf_1_load_47, i16 %W_buf_1_load_48, i16 %W_buf_2_load_42, i16 %W_buf_2_load_43, i16 %W_buf_2_load_44, i16 %W_buf_2_load_45, i16 %W_buf_2_load_46, i16 %W_buf_2_load_47, i16 %W_buf_2_load_48, i16 %W_buf_3_load_42, i16 %W_buf_3_load_43, i16 %W_buf_3_load_44, i16 %W_buf_3_load_45, i16 %W_buf_3_load_46, i16 %W_buf_3_load_47, i16 %W_buf_3_load_48, i16 %W_buf_4_load_42, i16 %W_buf_4_load_43, i16 %W_buf_4_load_44, i16 %W_buf_4_load_45, i16 %W_buf_4_load_46, i16 %W_buf_4_load_47, i16 %W_buf_4_load_48, i16 %W_buf_5_load_42, i16 %W_buf_5_load_43, i16 %W_buf_5_load_44, i16 %W_buf_5_load_45, i16 %W_buf_5_load_46, i16 %W_buf_5_load_47, i16 %W_buf_5_load_48, i16 %W_buf_6_load_42, i16 %W_buf_6_load_43, i16 %W_buf_6_load_44, i16 %W_buf_6_load_45, i16 %W_buf_6_load_46, i16 %W_buf_6_load_47, i16 %W_buf_6_load_48, i16 %W_buf_0_load_49, i16 %W_buf_0_load_50, i16 %W_buf_0_load_51, i16 %W_buf_0_load_52, i16 %W_buf_0_load_53, i16 %W_buf_0_load_54, i16 %W_buf_0_load_55, i16 %W_buf_1_load_49, i16 %W_buf_1_load_50, i16 %W_buf_1_load_51, i16 %W_buf_1_load_52, i16 %W_buf_1_load_53, i16 %W_buf_1_load_54, i16 %W_buf_1_load_55, i16 %W_buf_2_load_49, i16 %W_buf_2_load_50, i16 %W_buf_2_load_51, i16 %W_buf_2_load_52, i16 %W_buf_2_load_53, i16 %W_buf_2_load_54, i16 %W_buf_2_load_55, i16 %W_buf_3_load_49, i16 %W_buf_3_load_50, i16 %W_buf_3_load_51, i16 %W_buf_3_load_52, i16 %W_buf_3_load_53, i16 %W_buf_3_load_54, i16 %W_buf_3_load_55, i16 %W_buf_4_load_49, i16 %W_buf_4_load_50, i16 %W_buf_4_load_51, i16 %W_buf_4_load_52, i16 %W_buf_4_load_53, i16 %W_buf_4_load_54, i16 %W_buf_4_load_55, i16 %W_buf_5_load_49, i16 %W_buf_5_load_50, i16 %W_buf_5_load_51, i16 %W_buf_5_load_52, i16 %W_buf_5_load_53, i16 %W_buf_5_load_54, i16 %W_buf_5_load_55, i16 %W_buf_6_load_49, i16 %W_buf_6_load_50, i16 %W_buf_6_load_51, i16 %W_buf_6_load_52, i16 %W_buf_6_load_53, i16 %W_buf_6_load_54, i16 %W_buf_6_load_55, i16 %W_buf_0_load_56, i16 %W_buf_0_load_57, i16 %W_buf_0_load_58, i16 %W_buf_0_load_59, i16 %W_buf_0_load_60, i16 %W_buf_0_load_61, i16 %W_buf_0_load_62, i16 %W_buf_1_load_56, i16 %W_buf_1_load_57, i16 %W_buf_1_load_58, i16 %W_buf_1_load_59, i16 %W_buf_1_load_60, i16 %W_buf_1_load_61, i16 %W_buf_1_load_62, i16 %W_buf_2_load_56, i16 %W_buf_2_load_57, i16 %W_buf_2_load_58, i16 %W_buf_2_load_59, i16 %W_buf_2_load_60, i16 %W_buf_2_load_61, i16 %W_buf_2_load_62, i16 %W_buf_3_load_56, i16 %W_buf_3_load_57, i16 %W_buf_3_load_58, i16 %W_buf_3_load_59, i16 %W_buf_3_load_60, i16 %W_buf_3_load_61, i16 %W_buf_3_load_62, i16 %W_buf_4_load_56, i16 %W_buf_4_load_57, i16 %W_buf_4_load_58, i16 %W_buf_4_load_59, i16 %W_buf_4_load_60, i16 %W_buf_4_load_61, i16 %W_buf_4_load_62, i16 %W_buf_5_load_56, i16 %W_buf_5_load_57, i16 %W_buf_5_load_58, i16 %W_buf_5_load_59, i16 %W_buf_5_load_60, i16 %W_buf_5_load_61, i16 %W_buf_5_load_62, i16 %W_buf_6_load_56, i16 %W_buf_6_load_57, i16 %W_buf_6_load_58, i16 %W_buf_6_load_59, i16 %W_buf_6_load_60, i16 %W_buf_6_load_61, i16 %W_buf_6_load_62, i16 %p_read_9, i16 %W_buf_0_load_63, i16 %W_buf_0_load_64, i16 %W_buf_0_load_65, i16 %W_buf_0_load_66, i16 %W_buf_0_load_67, i16 %W_buf_0_load_68, i16 %W_buf_0_load_69, i16 %W_buf_1_load_63, i16 %W_buf_1_load_64, i16 %W_buf_1_load_65, i16 %W_buf_1_load_66, i16 %W_buf_1_load_67, i16 %W_buf_1_load_68, i16 %W_buf_1_load_69, i16 %W_buf_2_load_63, i16 %W_buf_2_load_64, i16 %W_buf_2_load_65, i16 %W_buf_2_load_66, i16 %W_buf_2_load_67, i16 %W_buf_2_load_68, i16 %W_buf_2_load_69, i16 %W_buf_3_load_63, i16 %W_buf_3_load_64, i16 %W_buf_3_load_65, i16 %W_buf_3_load_66, i16 %W_buf_3_load_67, i16 %W_buf_3_load_68, i16 %W_buf_3_load_69, i16 %W_buf_4_load_63, i16 %W_buf_4_load_64, i16 %W_buf_4_load_65, i16 %W_buf_4_load_66, i16 %W_buf_4_load_67, i16 %W_buf_4_load_68, i16 %W_buf_4_load_69, i16 %W_buf_5_load_63, i16 %W_buf_5_load_64, i16 %W_buf_5_load_65, i16 %W_buf_5_load_66, i16 %W_buf_5_load_67, i16 %W_buf_5_load_68, i16 %W_buf_5_load_69, i16 %W_buf_6_load_63, i16 %W_buf_6_load_64, i16 %W_buf_6_load_65, i16 %W_buf_6_load_66, i16 %W_buf_6_load_67, i16 %W_buf_6_load_68, i16 %W_buf_6_load_69, i16 %W_buf_0_load_70, i16 %W_buf_0_load_71, i16 %W_buf_0_load_72, i16 %W_buf_0_load_73, i16 %W_buf_0_load_74, i16 %W_buf_0_load_75, i16 %W_buf_0_load_76, i16 %W_buf_1_load_70, i16 %W_buf_1_load_71, i16 %W_buf_1_load_72, i16 %W_buf_1_load_73, i16 %W_buf_1_load_74, i16 %W_buf_1_load_75, i16 %W_buf_1_load_76, i16 %W_buf_2_load_70, i16 %W_buf_2_load_71, i16 %W_buf_2_load_72, i16 %W_buf_2_load_73, i16 %W_buf_2_load_74, i16 %W_buf_2_load_75, i16 %W_buf_2_load_76, i16 %W_buf_3_load_70, i16 %W_buf_3_load_71, i16 %W_buf_3_load_72, i16 %W_buf_3_load_73, i16 %W_buf_3_load_74, i16 %W_buf_3_load_75, i16 %W_buf_3_load_76, i16 %W_buf_4_load_70, i16 %W_buf_4_load_71, i16 %W_buf_4_load_72, i16 %W_buf_4_load_73, i16 %W_buf_4_load_74, i16 %W_buf_4_load_75, i16 %W_buf_4_load_76, i16 %W_buf_5_load_70, i16 %W_buf_5_load_71, i16 %W_buf_5_load_72, i16 %W_buf_5_load_73, i16 %W_buf_5_load_74, i16 %W_buf_5_load_75, i16 %W_buf_5_load_76, i16 %W_buf_6_load_70, i16 %W_buf_6_load_71, i16 %W_buf_6_load_72, i16 %W_buf_6_load_73, i16 %W_buf_6_load_74, i16 %W_buf_6_load_75, i16 %W_buf_6_load_76, i16 %W_buf_0_load_77, i16 %W_buf_0_load_78, i16 %W_buf_0_load_79, i16 %W_buf_0_load_80, i16 %W_buf_0_load_81, i16 %W_buf_0_load_82, i16 %W_buf_0_load_83, i16 %W_buf_1_load_77, i16 %W_buf_1_load_78, i16 %W_buf_1_load_79, i16 %W_buf_1_load_80, i16 %W_buf_1_load_81, i16 %W_buf_1_load_82, i16 %W_buf_1_load_83, i16 %W_buf_2_load_77, i16 %W_buf_2_load_78, i16 %W_buf_2_load_79, i16 %W_buf_2_load_80, i16 %W_buf_2_load_81, i16 %W_buf_2_load_82, i16 %W_buf_2_load_83, i16 %W_buf_3_load_77, i16 %W_buf_3_load_78, i16 %W_buf_3_load_79, i16 %W_buf_3_load_80, i16 %W_buf_3_load_81, i16 %W_buf_3_load_82, i16 %W_buf_3_load_83, i16 %W_buf_4_load_77, i16 %W_buf_4_load_78, i16 %W_buf_4_load_79, i16 %W_buf_4_load_80, i16 %W_buf_4_load_81, i16 %W_buf_4_load_82, i16 %W_buf_4_load_83, i16 %W_buf_5_load_77, i16 %W_buf_5_load_78, i16 %W_buf_5_load_79, i16 %W_buf_5_load_80, i16 %W_buf_5_load_81, i16 %W_buf_5_load_82, i16 %W_buf_5_load_83, i16 %W_buf_6_load_77, i16 %W_buf_6_load_78, i16 %W_buf_6_load_79, i16 %W_buf_6_load_80, i16 %W_buf_6_load_81, i16 %W_buf_6_load_82, i16 %W_buf_6_load_83, i16 %p_read_8

]]></Node>
<StgValue><ssdm name="call_ln1319"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1814" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="16" op_131_bw="16" op_132_bw="16" op_133_bw="16" op_134_bw="16" op_135_bw="16" op_136_bw="16" op_137_bw="16" op_138_bw="16" op_139_bw="16" op_140_bw="16" op_141_bw="16" op_142_bw="16" op_143_bw="16" op_144_bw="16" op_145_bw="16" op_146_bw="16" op_147_bw="16" op_148_bw="16" op_149_bw="16" op_150_bw="16" op_151_bw="16" op_152_bw="16" op_153_bw="16" op_154_bw="16" op_155_bw="16" op_156_bw="16" op_157_bw="16" op_158_bw="16" op_159_bw="16" op_160_bw="16" op_161_bw="16" op_162_bw="16" op_163_bw="16" op_164_bw="16" op_165_bw="16" op_166_bw="16" op_167_bw="16" op_168_bw="16" op_169_bw="16" op_170_bw="16" op_171_bw="16" op_172_bw="16" op_173_bw="16" op_174_bw="16" op_175_bw="16" op_176_bw="16" op_177_bw="16" op_178_bw="16" op_179_bw="16" op_180_bw="16" op_181_bw="16" op_182_bw="16" op_183_bw="16" op_184_bw="16" op_185_bw="16" op_186_bw="16" op_187_bw="16" op_188_bw="16" op_189_bw="16" op_190_bw="16" op_191_bw="16" op_192_bw="16" op_193_bw="16" op_194_bw="16" op_195_bw="16" op_196_bw="16" op_197_bw="16" op_198_bw="16" op_199_bw="16" op_200_bw="16" op_201_bw="16" op_202_bw="16" op_203_bw="16" op_204_bw="16" op_205_bw="16" op_206_bw="16" op_207_bw="16" op_208_bw="16" op_209_bw="16" op_210_bw="16" op_211_bw="16" op_212_bw="16" op_213_bw="16" op_214_bw="16" op_215_bw="16" op_216_bw="16" op_217_bw="16" op_218_bw="16" op_219_bw="16" op_220_bw="16" op_221_bw="16" op_222_bw="16" op_223_bw="16" op_224_bw="16" op_225_bw="16" op_226_bw="16" op_227_bw="16" op_228_bw="16" op_229_bw="16" op_230_bw="16" op_231_bw="16" op_232_bw="16" op_233_bw="16" op_234_bw="16" op_235_bw="16" op_236_bw="16" op_237_bw="16" op_238_bw="16" op_239_bw="16" op_240_bw="16" op_241_bw="16" op_242_bw="16" op_243_bw="16" op_244_bw="16" op_245_bw="16" op_246_bw="16" op_247_bw="16" op_248_bw="16" op_249_bw="16" op_250_bw="16" op_251_bw="16" op_252_bw="16" op_253_bw="16" op_254_bw="16" op_255_bw="16" op_256_bw="16" op_257_bw="16" op_258_bw="16" op_259_bw="16" op_260_bw="16" op_261_bw="16" op_262_bw="16" op_263_bw="16" op_264_bw="16" op_265_bw="16" op_266_bw="16" op_267_bw="16" op_268_bw="16" op_269_bw="16" op_270_bw="16" op_271_bw="16" op_272_bw="16" op_273_bw="16" op_274_bw="16" op_275_bw="16" op_276_bw="16" op_277_bw="16" op_278_bw="16" op_279_bw="16" op_280_bw="16" op_281_bw="16" op_282_bw="16" op_283_bw="16" op_284_bw="16" op_285_bw="16" op_286_bw="16" op_287_bw="16" op_288_bw="16" op_289_bw="16" op_290_bw="16" op_291_bw="16" op_292_bw="16" op_293_bw="16" op_294_bw="16" op_295_bw="16" op_296_bw="16" op_297_bw="16" op_298_bw="16" op_299_bw="16" op_300_bw="16" op_301_bw="16" op_302_bw="16" op_303_bw="16" op_304_bw="16" op_305_bw="16" op_306_bw="16" op_307_bw="16" op_308_bw="16" op_309_bw="16" op_310_bw="16" op_311_bw="16" op_312_bw="16" op_313_bw="16" op_314_bw="16" op_315_bw="16" op_316_bw="16" op_317_bw="16" op_318_bw="16" op_319_bw="16" op_320_bw="16" op_321_bw="16" op_322_bw="16" op_323_bw="16" op_324_bw="16" op_325_bw="16" op_326_bw="16" op_327_bw="16" op_328_bw="16" op_329_bw="16" op_330_bw="16" op_331_bw="16" op_332_bw="16" op_333_bw="16" op_334_bw="16" op_335_bw="16" op_336_bw="16" op_337_bw="16" op_338_bw="16" op_339_bw="16" op_340_bw="16" op_341_bw="16" op_342_bw="16" op_343_bw="16" op_344_bw="16" op_345_bw="16" op_346_bw="16" op_347_bw="16" op_348_bw="16" op_349_bw="16" op_350_bw="16" op_351_bw="16" op_352_bw="16" op_353_bw="16" op_354_bw="16" op_355_bw="16" op_356_bw="16" op_357_bw="16" op_358_bw="16" op_359_bw="16" op_360_bw="16" op_361_bw="16" op_362_bw="16" op_363_bw="16" op_364_bw="16" op_365_bw="16" op_366_bw="16" op_367_bw="16" op_368_bw="16" op_369_bw="16" op_370_bw="16" op_371_bw="16" op_372_bw="16" op_373_bw="16" op_374_bw="16" op_375_bw="16" op_376_bw="16" op_377_bw="16" op_378_bw="16" op_379_bw="16" op_380_bw="16" op_381_bw="16" op_382_bw="16" op_383_bw="16" op_384_bw="16" op_385_bw="16" op_386_bw="16" op_387_bw="16" op_388_bw="16" op_389_bw="16" op_390_bw="16" op_391_bw="16" op_392_bw="16" op_393_bw="16" op_394_bw="16" op_395_bw="16" op_396_bw="16" op_397_bw="16" op_398_bw="16" op_399_bw="16" op_400_bw="16" op_401_bw="16" op_402_bw="16" op_403_bw="16" op_404_bw="16" op_405_bw="16" op_406_bw="16" op_407_bw="16" op_408_bw="16" op_409_bw="16" op_410_bw="16" op_411_bw="16" op_412_bw="16" op_413_bw="16" op_414_bw="16" op_415_bw="16" op_416_bw="16" op_417_bw="16" op_418_bw="16" op_419_bw="16" op_420_bw="16" op_421_bw="16" op_422_bw="16" op_423_bw="16" op_424_bw="16" op_425_bw="16" op_426_bw="16" op_427_bw="16" op_428_bw="16" op_429_bw="16" op_430_bw="16" op_431_bw="16" op_432_bw="16" op_433_bw="16" op_434_bw="16" op_435_bw="16" op_436_bw="16" op_437_bw="16" op_438_bw="16" op_439_bw="16" op_440_bw="16" op_441_bw="16" op_442_bw="16" op_443_bw="16" op_444_bw="16" op_445_bw="16" op_446_bw="16" op_447_bw="16" op_448_bw="16" op_449_bw="16" op_450_bw="16" op_451_bw="16" op_452_bw="16" op_453_bw="16" op_454_bw="16" op_455_bw="16" op_456_bw="16" op_457_bw="16" op_458_bw="16" op_459_bw="16" op_460_bw="16" op_461_bw="16" op_462_bw="16" op_463_bw="16" op_464_bw="16" op_465_bw="16" op_466_bw="16" op_467_bw="16" op_468_bw="16" op_469_bw="16" op_470_bw="16" op_471_bw="16" op_472_bw="16" op_473_bw="16" op_474_bw="16" op_475_bw="16" op_476_bw="16" op_477_bw="16" op_478_bw="16" op_479_bw="16" op_480_bw="16" op_481_bw="16" op_482_bw="16" op_483_bw="16" op_484_bw="16" op_485_bw="16" op_486_bw="16" op_487_bw="16" op_488_bw="16" op_489_bw="16" op_490_bw="16" op_491_bw="16" op_492_bw="16" op_493_bw="16" op_494_bw="16" op_495_bw="16" op_496_bw="16" op_497_bw="16" op_498_bw="16" op_499_bw="16" op_500_bw="16" op_501_bw="16" op_502_bw="16" op_503_bw="16" op_504_bw="16" op_505_bw="16" op_506_bw="16" op_507_bw="16" op_508_bw="16" op_509_bw="16" op_510_bw="16" op_511_bw="16" op_512_bw="16" op_513_bw="16" op_514_bw="16" op_515_bw="16" op_516_bw="16" op_517_bw="16" op_518_bw="16" op_519_bw="16" op_520_bw="16" op_521_bw="16" op_522_bw="16" op_523_bw="16" op_524_bw="16" op_525_bw="16" op_526_bw="16" op_527_bw="16" op_528_bw="16" op_529_bw="16" op_530_bw="16" op_531_bw="16" op_532_bw="16" op_533_bw="16" op_534_bw="16" op_535_bw="16" op_536_bw="16" op_537_bw="16" op_538_bw="16" op_539_bw="16" op_540_bw="16" op_541_bw="16" op_542_bw="16" op_543_bw="16" op_544_bw="16" op_545_bw="16" op_546_bw="16" op_547_bw="16" op_548_bw="16" op_549_bw="16" op_550_bw="16" op_551_bw="16" op_552_bw="16" op_553_bw="16" op_554_bw="16" op_555_bw="16" op_556_bw="16" op_557_bw="16" op_558_bw="16" op_559_bw="16" op_560_bw="16" op_561_bw="16" op_562_bw="16" op_563_bw="16" op_564_bw="16" op_565_bw="16" op_566_bw="16" op_567_bw="16" op_568_bw="16" op_569_bw="16" op_570_bw="16" op_571_bw="16" op_572_bw="16" op_573_bw="16" op_574_bw="16" op_575_bw="16" op_576_bw="16" op_577_bw="16" op_578_bw="16" op_579_bw="16" op_580_bw="16" op_581_bw="16" op_582_bw="16" op_583_bw="16" op_584_bw="16" op_585_bw="16" op_586_bw="16" op_587_bw="16" op_588_bw="16" op_589_bw="16" op_590_bw="16" op_591_bw="16" op_592_bw="16" op_593_bw="16" op_594_bw="16" op_595_bw="16" op_596_bw="16" op_597_bw="16" op_598_bw="16" op_599_bw="16">
<![CDATA[
entry:1180 %call_ln1319 = call void @conv_7x7_Pipeline_HEIGHT_WIDTH, i16 %X_buf_0, i16 %X_buf_1, i16 %X_buf_2, i16 %Y_buf_0, i16 %Y_buf_1, i16 %Y_buf_2, i16 %Y_buf_3, i16 %W_buf_0_load, i16 %W_buf_0_load_1, i16 %W_buf_0_load_2, i16 %W_buf_0_load_3, i16 %W_buf_0_load_4, i16 %W_buf_0_load_5, i16 %W_buf_0_load_6, i16 %W_buf_1_load, i16 %W_buf_1_load_1, i16 %W_buf_1_load_2, i16 %W_buf_1_load_3, i16 %W_buf_1_load_4, i16 %W_buf_1_load_5, i16 %W_buf_1_load_6, i16 %W_buf_2_load, i16 %W_buf_2_load_1, i16 %W_buf_2_load_2, i16 %W_buf_2_load_3, i16 %W_buf_2_load_4, i16 %W_buf_2_load_5, i16 %W_buf_2_load_6, i16 %W_buf_3_load, i16 %W_buf_3_load_1, i16 %W_buf_3_load_2, i16 %W_buf_3_load_3, i16 %W_buf_3_load_4, i16 %W_buf_3_load_5, i16 %W_buf_3_load_6, i16 %W_buf_4_load, i16 %W_buf_4_load_1, i16 %W_buf_4_load_2, i16 %W_buf_4_load_3, i16 %W_buf_4_load_4, i16 %W_buf_4_load_5, i16 %W_buf_4_load_6, i16 %W_buf_5_load, i16 %W_buf_5_load_1, i16 %W_buf_5_load_2, i16 %W_buf_5_load_3, i16 %W_buf_5_load_4, i16 %W_buf_5_load_5, i16 %W_buf_5_load_6, i16 %W_buf_6_load, i16 %W_buf_6_load_1, i16 %W_buf_6_load_2, i16 %W_buf_6_load_3, i16 %W_buf_6_load_4, i16 %W_buf_6_load_5, i16 %W_buf_6_load_6, i16 %W_buf_0_load_7, i16 %W_buf_0_load_8, i16 %W_buf_0_load_9, i16 %W_buf_0_load_10, i16 %W_buf_0_load_11, i16 %W_buf_0_load_12, i16 %W_buf_0_load_13, i16 %W_buf_1_load_7, i16 %W_buf_1_load_8, i16 %W_buf_1_load_9, i16 %W_buf_1_load_10, i16 %W_buf_1_load_11, i16 %W_buf_1_load_12, i16 %W_buf_1_load_13, i16 %W_buf_2_load_7, i16 %W_buf_2_load_8, i16 %W_buf_2_load_9, i16 %W_buf_2_load_10, i16 %W_buf_2_load_11, i16 %W_buf_2_load_12, i16 %W_buf_2_load_13, i16 %W_buf_3_load_7, i16 %W_buf_3_load_8, i16 %W_buf_3_load_9, i16 %W_buf_3_load_10, i16 %W_buf_3_load_11, i16 %W_buf_3_load_12, i16 %W_buf_3_load_13, i16 %W_buf_4_load_7, i16 %W_buf_4_load_8, i16 %W_buf_4_load_9, i16 %W_buf_4_load_10, i16 %W_buf_4_load_11, i16 %W_buf_4_load_12, i16 %W_buf_4_load_13, i16 %W_buf_5_load_7, i16 %W_buf_5_load_8, i16 %W_buf_5_load_9, i16 %W_buf_5_load_10, i16 %W_buf_5_load_11, i16 %W_buf_5_load_12, i16 %W_buf_5_load_13, i16 %W_buf_6_load_7, i16 %W_buf_6_load_8, i16 %W_buf_6_load_9, i16 %W_buf_6_load_10, i16 %W_buf_6_load_11, i16 %W_buf_6_load_12, i16 %W_buf_6_load_13, i16 %W_buf_0_load_14, i16 %W_buf_0_load_15, i16 %W_buf_0_load_16, i16 %W_buf_0_load_17, i16 %W_buf_0_load_18, i16 %W_buf_0_load_19, i16 %W_buf_0_load_20, i16 %W_buf_1_load_14, i16 %W_buf_1_load_15, i16 %W_buf_1_load_16, i16 %W_buf_1_load_17, i16 %W_buf_1_load_18, i16 %W_buf_1_load_19, i16 %W_buf_1_load_20, i16 %W_buf_2_load_14, i16 %W_buf_2_load_15, i16 %W_buf_2_load_16, i16 %W_buf_2_load_17, i16 %W_buf_2_load_18, i16 %W_buf_2_load_19, i16 %W_buf_2_load_20, i16 %W_buf_3_load_14, i16 %W_buf_3_load_15, i16 %W_buf_3_load_16, i16 %W_buf_3_load_17, i16 %W_buf_3_load_18, i16 %W_buf_3_load_19, i16 %W_buf_3_load_20, i16 %W_buf_4_load_14, i16 %W_buf_4_load_15, i16 %W_buf_4_load_16, i16 %W_buf_4_load_17, i16 %W_buf_4_load_18, i16 %W_buf_4_load_19, i16 %W_buf_4_load_20, i16 %W_buf_5_load_14, i16 %W_buf_5_load_15, i16 %W_buf_5_load_16, i16 %W_buf_5_load_17, i16 %W_buf_5_load_18, i16 %W_buf_5_load_19, i16 %W_buf_5_load_20, i16 %W_buf_6_load_14, i16 %W_buf_6_load_15, i16 %W_buf_6_load_16, i16 %W_buf_6_load_17, i16 %W_buf_6_load_18, i16 %W_buf_6_load_19, i16 %W_buf_6_load_20, i16 %p_read12, i16 %W_buf_0_load_21, i16 %W_buf_0_load_22, i16 %W_buf_0_load_23, i16 %W_buf_0_load_24, i16 %W_buf_0_load_25, i16 %W_buf_0_load_26, i16 %W_buf_0_load_27, i16 %W_buf_1_load_21, i16 %W_buf_1_load_22, i16 %W_buf_1_load_23, i16 %W_buf_1_load_24, i16 %W_buf_1_load_25, i16 %W_buf_1_load_26, i16 %W_buf_1_load_27, i16 %W_buf_2_load_21, i16 %W_buf_2_load_22, i16 %W_buf_2_load_23, i16 %W_buf_2_load_24, i16 %W_buf_2_load_25, i16 %W_buf_2_load_26, i16 %W_buf_2_load_27, i16 %W_buf_3_load_21, i16 %W_buf_3_load_22, i16 %W_buf_3_load_23, i16 %W_buf_3_load_24, i16 %W_buf_3_load_25, i16 %W_buf_3_load_26, i16 %W_buf_3_load_27, i16 %W_buf_4_load_21, i16 %W_buf_4_load_22, i16 %W_buf_4_load_23, i16 %W_buf_4_load_24, i16 %W_buf_4_load_25, i16 %W_buf_4_load_26, i16 %W_buf_4_load_27, i16 %W_buf_5_load_21, i16 %W_buf_5_load_22, i16 %W_buf_5_load_23, i16 %W_buf_5_load_24, i16 %W_buf_5_load_25, i16 %W_buf_5_load_26, i16 %W_buf_5_load_27, i16 %W_buf_6_load_21, i16 %W_buf_6_load_22, i16 %W_buf_6_load_23, i16 %W_buf_6_load_24, i16 %W_buf_6_load_25, i16 %W_buf_6_load_26, i16 %W_buf_6_load_27, i16 %W_buf_0_load_28, i16 %W_buf_0_load_29, i16 %W_buf_0_load_30, i16 %W_buf_0_load_31, i16 %W_buf_0_load_32, i16 %W_buf_0_load_33, i16 %W_buf_0_load_34, i16 %W_buf_1_load_28, i16 %W_buf_1_load_29, i16 %W_buf_1_load_30, i16 %W_buf_1_load_31, i16 %W_buf_1_load_32, i16 %W_buf_1_load_33, i16 %W_buf_1_load_34, i16 %W_buf_2_load_28, i16 %W_buf_2_load_29, i16 %W_buf_2_load_30, i16 %W_buf_2_load_31, i16 %W_buf_2_load_32, i16 %W_buf_2_load_33, i16 %W_buf_2_load_34, i16 %W_buf_3_load_28, i16 %W_buf_3_load_29, i16 %W_buf_3_load_30, i16 %W_buf_3_load_31, i16 %W_buf_3_load_32, i16 %W_buf_3_load_33, i16 %W_buf_3_load_34, i16 %W_buf_4_load_28, i16 %W_buf_4_load_29, i16 %W_buf_4_load_30, i16 %W_buf_4_load_31, i16 %W_buf_4_load_32, i16 %W_buf_4_load_33, i16 %W_buf_4_load_34, i16 %W_buf_5_load_28, i16 %W_buf_5_load_29, i16 %W_buf_5_load_30, i16 %W_buf_5_load_31, i16 %W_buf_5_load_32, i16 %W_buf_5_load_33, i16 %W_buf_5_load_34, i16 %W_buf_6_load_28, i16 %W_buf_6_load_29, i16 %W_buf_6_load_30, i16 %W_buf_6_load_31, i16 %W_buf_6_load_32, i16 %W_buf_6_load_33, i16 %W_buf_6_load_34, i16 %W_buf_0_load_35, i16 %W_buf_0_load_36, i16 %W_buf_0_load_37, i16 %W_buf_0_load_38, i16 %W_buf_0_load_39, i16 %W_buf_0_load_40, i16 %W_buf_0_load_41, i16 %W_buf_1_load_35, i16 %W_buf_1_load_36, i16 %W_buf_1_load_37, i16 %W_buf_1_load_38, i16 %W_buf_1_load_39, i16 %W_buf_1_load_40, i16 %W_buf_1_load_41, i16 %W_buf_2_load_35, i16 %W_buf_2_load_36, i16 %W_buf_2_load_37, i16 %W_buf_2_load_38, i16 %W_buf_2_load_39, i16 %W_buf_2_load_40, i16 %W_buf_2_load_41, i16 %W_buf_3_load_35, i16 %W_buf_3_load_36, i16 %W_buf_3_load_37, i16 %W_buf_3_load_38, i16 %W_buf_3_load_39, i16 %W_buf_3_load_40, i16 %W_buf_3_load_41, i16 %W_buf_4_load_35, i16 %W_buf_4_load_36, i16 %W_buf_4_load_37, i16 %W_buf_4_load_38, i16 %W_buf_4_load_39, i16 %W_buf_4_load_40, i16 %W_buf_4_load_41, i16 %W_buf_5_load_35, i16 %W_buf_5_load_36, i16 %W_buf_5_load_37, i16 %W_buf_5_load_38, i16 %W_buf_5_load_39, i16 %W_buf_5_load_40, i16 %W_buf_5_load_41, i16 %W_buf_6_load_35, i16 %W_buf_6_load_36, i16 %W_buf_6_load_37, i16 %W_buf_6_load_38, i16 %W_buf_6_load_39, i16 %W_buf_6_load_40, i16 %W_buf_6_load_41, i16 %p_read_10, i16 %W_buf_0_load_42, i16 %W_buf_0_load_43, i16 %W_buf_0_load_44, i16 %W_buf_0_load_45, i16 %W_buf_0_load_46, i16 %W_buf_0_load_47, i16 %W_buf_0_load_48, i16 %W_buf_1_load_42, i16 %W_buf_1_load_43, i16 %W_buf_1_load_44, i16 %W_buf_1_load_45, i16 %W_buf_1_load_46, i16 %W_buf_1_load_47, i16 %W_buf_1_load_48, i16 %W_buf_2_load_42, i16 %W_buf_2_load_43, i16 %W_buf_2_load_44, i16 %W_buf_2_load_45, i16 %W_buf_2_load_46, i16 %W_buf_2_load_47, i16 %W_buf_2_load_48, i16 %W_buf_3_load_42, i16 %W_buf_3_load_43, i16 %W_buf_3_load_44, i16 %W_buf_3_load_45, i16 %W_buf_3_load_46, i16 %W_buf_3_load_47, i16 %W_buf_3_load_48, i16 %W_buf_4_load_42, i16 %W_buf_4_load_43, i16 %W_buf_4_load_44, i16 %W_buf_4_load_45, i16 %W_buf_4_load_46, i16 %W_buf_4_load_47, i16 %W_buf_4_load_48, i16 %W_buf_5_load_42, i16 %W_buf_5_load_43, i16 %W_buf_5_load_44, i16 %W_buf_5_load_45, i16 %W_buf_5_load_46, i16 %W_buf_5_load_47, i16 %W_buf_5_load_48, i16 %W_buf_6_load_42, i16 %W_buf_6_load_43, i16 %W_buf_6_load_44, i16 %W_buf_6_load_45, i16 %W_buf_6_load_46, i16 %W_buf_6_load_47, i16 %W_buf_6_load_48, i16 %W_buf_0_load_49, i16 %W_buf_0_load_50, i16 %W_buf_0_load_51, i16 %W_buf_0_load_52, i16 %W_buf_0_load_53, i16 %W_buf_0_load_54, i16 %W_buf_0_load_55, i16 %W_buf_1_load_49, i16 %W_buf_1_load_50, i16 %W_buf_1_load_51, i16 %W_buf_1_load_52, i16 %W_buf_1_load_53, i16 %W_buf_1_load_54, i16 %W_buf_1_load_55, i16 %W_buf_2_load_49, i16 %W_buf_2_load_50, i16 %W_buf_2_load_51, i16 %W_buf_2_load_52, i16 %W_buf_2_load_53, i16 %W_buf_2_load_54, i16 %W_buf_2_load_55, i16 %W_buf_3_load_49, i16 %W_buf_3_load_50, i16 %W_buf_3_load_51, i16 %W_buf_3_load_52, i16 %W_buf_3_load_53, i16 %W_buf_3_load_54, i16 %W_buf_3_load_55, i16 %W_buf_4_load_49, i16 %W_buf_4_load_50, i16 %W_buf_4_load_51, i16 %W_buf_4_load_52, i16 %W_buf_4_load_53, i16 %W_buf_4_load_54, i16 %W_buf_4_load_55, i16 %W_buf_5_load_49, i16 %W_buf_5_load_50, i16 %W_buf_5_load_51, i16 %W_buf_5_load_52, i16 %W_buf_5_load_53, i16 %W_buf_5_load_54, i16 %W_buf_5_load_55, i16 %W_buf_6_load_49, i16 %W_buf_6_load_50, i16 %W_buf_6_load_51, i16 %W_buf_6_load_52, i16 %W_buf_6_load_53, i16 %W_buf_6_load_54, i16 %W_buf_6_load_55, i16 %W_buf_0_load_56, i16 %W_buf_0_load_57, i16 %W_buf_0_load_58, i16 %W_buf_0_load_59, i16 %W_buf_0_load_60, i16 %W_buf_0_load_61, i16 %W_buf_0_load_62, i16 %W_buf_1_load_56, i16 %W_buf_1_load_57, i16 %W_buf_1_load_58, i16 %W_buf_1_load_59, i16 %W_buf_1_load_60, i16 %W_buf_1_load_61, i16 %W_buf_1_load_62, i16 %W_buf_2_load_56, i16 %W_buf_2_load_57, i16 %W_buf_2_load_58, i16 %W_buf_2_load_59, i16 %W_buf_2_load_60, i16 %W_buf_2_load_61, i16 %W_buf_2_load_62, i16 %W_buf_3_load_56, i16 %W_buf_3_load_57, i16 %W_buf_3_load_58, i16 %W_buf_3_load_59, i16 %W_buf_3_load_60, i16 %W_buf_3_load_61, i16 %W_buf_3_load_62, i16 %W_buf_4_load_56, i16 %W_buf_4_load_57, i16 %W_buf_4_load_58, i16 %W_buf_4_load_59, i16 %W_buf_4_load_60, i16 %W_buf_4_load_61, i16 %W_buf_4_load_62, i16 %W_buf_5_load_56, i16 %W_buf_5_load_57, i16 %W_buf_5_load_58, i16 %W_buf_5_load_59, i16 %W_buf_5_load_60, i16 %W_buf_5_load_61, i16 %W_buf_5_load_62, i16 %W_buf_6_load_56, i16 %W_buf_6_load_57, i16 %W_buf_6_load_58, i16 %W_buf_6_load_59, i16 %W_buf_6_load_60, i16 %W_buf_6_load_61, i16 %W_buf_6_load_62, i16 %p_read_9, i16 %W_buf_0_load_63, i16 %W_buf_0_load_64, i16 %W_buf_0_load_65, i16 %W_buf_0_load_66, i16 %W_buf_0_load_67, i16 %W_buf_0_load_68, i16 %W_buf_0_load_69, i16 %W_buf_1_load_63, i16 %W_buf_1_load_64, i16 %W_buf_1_load_65, i16 %W_buf_1_load_66, i16 %W_buf_1_load_67, i16 %W_buf_1_load_68, i16 %W_buf_1_load_69, i16 %W_buf_2_load_63, i16 %W_buf_2_load_64, i16 %W_buf_2_load_65, i16 %W_buf_2_load_66, i16 %W_buf_2_load_67, i16 %W_buf_2_load_68, i16 %W_buf_2_load_69, i16 %W_buf_3_load_63, i16 %W_buf_3_load_64, i16 %W_buf_3_load_65, i16 %W_buf_3_load_66, i16 %W_buf_3_load_67, i16 %W_buf_3_load_68, i16 %W_buf_3_load_69, i16 %W_buf_4_load_63, i16 %W_buf_4_load_64, i16 %W_buf_4_load_65, i16 %W_buf_4_load_66, i16 %W_buf_4_load_67, i16 %W_buf_4_load_68, i16 %W_buf_4_load_69, i16 %W_buf_5_load_63, i16 %W_buf_5_load_64, i16 %W_buf_5_load_65, i16 %W_buf_5_load_66, i16 %W_buf_5_load_67, i16 %W_buf_5_load_68, i16 %W_buf_5_load_69, i16 %W_buf_6_load_63, i16 %W_buf_6_load_64, i16 %W_buf_6_load_65, i16 %W_buf_6_load_66, i16 %W_buf_6_load_67, i16 %W_buf_6_load_68, i16 %W_buf_6_load_69, i16 %W_buf_0_load_70, i16 %W_buf_0_load_71, i16 %W_buf_0_load_72, i16 %W_buf_0_load_73, i16 %W_buf_0_load_74, i16 %W_buf_0_load_75, i16 %W_buf_0_load_76, i16 %W_buf_1_load_70, i16 %W_buf_1_load_71, i16 %W_buf_1_load_72, i16 %W_buf_1_load_73, i16 %W_buf_1_load_74, i16 %W_buf_1_load_75, i16 %W_buf_1_load_76, i16 %W_buf_2_load_70, i16 %W_buf_2_load_71, i16 %W_buf_2_load_72, i16 %W_buf_2_load_73, i16 %W_buf_2_load_74, i16 %W_buf_2_load_75, i16 %W_buf_2_load_76, i16 %W_buf_3_load_70, i16 %W_buf_3_load_71, i16 %W_buf_3_load_72, i16 %W_buf_3_load_73, i16 %W_buf_3_load_74, i16 %W_buf_3_load_75, i16 %W_buf_3_load_76, i16 %W_buf_4_load_70, i16 %W_buf_4_load_71, i16 %W_buf_4_load_72, i16 %W_buf_4_load_73, i16 %W_buf_4_load_74, i16 %W_buf_4_load_75, i16 %W_buf_4_load_76, i16 %W_buf_5_load_70, i16 %W_buf_5_load_71, i16 %W_buf_5_load_72, i16 %W_buf_5_load_73, i16 %W_buf_5_load_74, i16 %W_buf_5_load_75, i16 %W_buf_5_load_76, i16 %W_buf_6_load_70, i16 %W_buf_6_load_71, i16 %W_buf_6_load_72, i16 %W_buf_6_load_73, i16 %W_buf_6_load_74, i16 %W_buf_6_load_75, i16 %W_buf_6_load_76, i16 %W_buf_0_load_77, i16 %W_buf_0_load_78, i16 %W_buf_0_load_79, i16 %W_buf_0_load_80, i16 %W_buf_0_load_81, i16 %W_buf_0_load_82, i16 %W_buf_0_load_83, i16 %W_buf_1_load_77, i16 %W_buf_1_load_78, i16 %W_buf_1_load_79, i16 %W_buf_1_load_80, i16 %W_buf_1_load_81, i16 %W_buf_1_load_82, i16 %W_buf_1_load_83, i16 %W_buf_2_load_77, i16 %W_buf_2_load_78, i16 %W_buf_2_load_79, i16 %W_buf_2_load_80, i16 %W_buf_2_load_81, i16 %W_buf_2_load_82, i16 %W_buf_2_load_83, i16 %W_buf_3_load_77, i16 %W_buf_3_load_78, i16 %W_buf_3_load_79, i16 %W_buf_3_load_80, i16 %W_buf_3_load_81, i16 %W_buf_3_load_82, i16 %W_buf_3_load_83, i16 %W_buf_4_load_77, i16 %W_buf_4_load_78, i16 %W_buf_4_load_79, i16 %W_buf_4_load_80, i16 %W_buf_4_load_81, i16 %W_buf_4_load_82, i16 %W_buf_4_load_83, i16 %W_buf_5_load_77, i16 %W_buf_5_load_78, i16 %W_buf_5_load_79, i16 %W_buf_5_load_80, i16 %W_buf_5_load_81, i16 %W_buf_5_load_82, i16 %W_buf_5_load_83, i16 %W_buf_6_load_77, i16 %W_buf_6_load_78, i16 %W_buf_6_load_79, i16 %W_buf_6_load_80, i16 %W_buf_6_load_81, i16 %W_buf_6_load_82, i16 %W_buf_6_load_83, i16 %p_read_8

]]></Node>
<StgValue><ssdm name="call_ln1319"/></StgValue>
</operation>

<operation id="1815" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0">
<![CDATA[
entry:1181 %ret_ln80 = ret

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
