*~

*.pyc

.svn

.cache

generated

vhdl_ls.toml

hdl-prj.json

*.code-workspace

.vscode

.coverage

tsfpga/examples/modules/artyz7/artyz7_regs_pkg.vhd
tsfpga/examples/modules/artyz7/artyz7_reg_file.vhd
tsfpga/examples/modules/artyz7/artyz7_register_record_pkg.vhd
tsfpga/examples/modules/artyz7/artyz7_register_simulation_pkg.vhd

tsfpga/examples/modules/ddr_buffer/ddr_buffer_regs_pkg.vhd
tsfpga/examples/modules/ddr_buffer/ddr_buffer_reg_file.vhd
tsfpga/examples/modules/ddr_buffer/ddr_buffer_register_record_pkg.vhd
tsfpga/examples/modules/ddr_buffer/ddr_buffer_register_simulation_pkg.vhd
