
<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">
<head>
<meta charset="UTF-8"/>
<title>x86-64 - Wikipedia</title>
<script>document.documentElement.className="client-js";RLCONF={"wgBreakFrames":!1,"wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgRequestId":"XpcvBwpAICsAAFVyYM4AAAAK","wgCSPNonce":!1,"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":!1,"wgNamespaceNumber":0,"wgPageName":"X86-64","wgTitle":"X86-64","wgCurRevisionId":950408778,"wgRevisionId":950408778,"wgArticleId":244374,"wgIsArticle":!0,"wgIsRedirect":!1,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with dead external links","Articles with dead external links from July 2016","Articles with permanently dead external links","Articles with short description","Use mdy dates from October 2018","Articles containing potentially dated statements from June 2010",
"All articles containing potentially dated statements","All articles with failed verification","Articles with failed verification from May 2016","All articles with unsourced statements","Articles with unsourced statements from August 2017","All articles that may contain original research","Articles that may contain original research from August 2017","Articles with unsourced statements from October 2010","Articles containing potentially dated statements from 2018","Computer-related introductions in 2003","X86 architecture","64-bit computers","Advanced Micro Devices technologies"],"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgRelevantPageName":"X86-64","wgRelevantArticleId":244374,"wgIsProbablyEditable":!0,"wgRelevantPageIsProbablyEditable":!0,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgMediaViewerOnClick":!0,"wgMediaViewerEnabledByDefault":!0,"wgPopupsReferencePreviews":!1,"wgPopupsConflictsWithNavPopupGadget":!1,"wgVisualEditor":{"pageLanguageCode"
:"en","pageLanguageDir":"ltr","pageVariantFallbacks":"en"},"wgMFDisplayWikibaseDescriptions":{"search":!0,"nearby":!0,"watchlist":!0,"tagline":!1},"wgWMESchemaEditAttemptStepOversample":!1,"wgULSCurrentAutonym":"English","wgNoticeProject":"wikipedia","wgWikibaseItemId":"Q272629","wgCentralAuthMobileDomain":!1,"wgEditSubmitButtonLabelPublish":!0};RLSTATE={"ext.globalCssJs.user.styles":"ready","site.styles":"ready","noscript":"ready","user.styles":"ready","ext.globalCssJs.user":"ready","user":"ready","user.options":"loading","ext.cite.styles":"ready","jquery.makeCollapsible.styles":"ready","mediawiki.toc.styles":"ready","skins.vector.styles.legacy":"ready","wikibase.client.init":"ready","ext.visualEditor.desktopArticleTarget.noscript":"ready","ext.uls.interlanguage":"ready","ext.wikimediaBadges":"ready"};RLPAGEMODULES=["ext.cite.ux-enhancements","site","mediawiki.page.startup","skins.vector.js","mediawiki.page.ready","jquery.makeCollapsible","mediawiki.toc",
"ext.gadget.ReferenceTooltips","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.extra-toolbar-buttons","ext.gadget.switcher","ext.centralauth.centralautologin","mmv.head","mmv.bootstrap.autostart","ext.popups","ext.visualEditor.desktopArticleTarget.init","ext.visualEditor.targetLoader","ext.eventLogging","ext.wikimediaEvents","ext.navigationTiming","ext.uls.compactlinks","ext.uls.interface","ext.cx.eventlogging.campaigns","ext.quicksurveys.init","ext.centralNotice.geoIP","ext.centralNotice.startUp"];</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.loader.implement("user.options@1hzgi",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});});</script>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=ext.cite.styles%7Cext.uls.interlanguage%7Cext.visualEditor.desktopArticleTarget.noscript%7Cext.wikimediaBadges%7Cjquery.makeCollapsible.styles%7Cmediawiki.toc.styles%7Cskins.vector.styles.legacy%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<script async="" src="/w/load.php?lang=en&amp;modules=startup&amp;only=scripts&amp;raw=1&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.35.0-wmf.27"/>
<meta name="referrer" content="origin"/>
<meta name="referrer" content="origin-when-crossorigin"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<meta property="og:image" content="https://upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/1200px-AMD_Opteron_146_Venus%2C_2005.jpg"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="/w/index.php?title=X86-64&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="/w/index.php?title=X86-64&amp;action=edit"/>
<link rel="apple-touch-icon" href="/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="//en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="license" href="//creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="/w/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/X86-64"/>
<link rel="dns-prefetch" href="//login.wikimedia.org"/>
<link rel="dns-prefetch" href="//meta.wikimedia.org" />
<!--[if lt IE 9]><script src="/w/resources/lib/html5shiv/html5shiv.js"></script><![endif]-->
</head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject mw-editable page-X86-64 rootpage-X86-64 skin-vector action-view">
<div id="mw-page-base" class="noprint"></div>
<div id="mw-head-base" class="noprint"></div>
<div id="content" class="mw-body" role="main">
	<a id="top"></a>
	<div id="siteNotice" class="mw-body-content"><!-- CentralNotice --></div>
	<div class="mw-indicators mw-body-content">
</div>

	<h1 id="firstHeading" class="firstHeading" lang="en">x86-64</h1>
	
	<div id="bodyContent" class="mw-body-content">
		<div id="siteSub" class="noprint">From Wikipedia, the free encyclopedia</div>
		<div id="contentSub"></div>
		
		
		<div id="jump-to-nav"></div>
		<a class="mw-jump-link" href="#mw-head">Jump to navigation</a>
		<a class="mw-jump-link" href="#p-search">Jump to search</a>
		<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div class="shortdescription nomobile noexcerpt noprint searchaux" style="display:none">Type of instruction set which is a 64-bit version of the x86 instruction set</div>
<div role="note" class="hatnote navigation-not-searchable">"AMD64" and "Intel 64" redirect here. For the Intel 64-bit architecture in Itanium chips, see <a href="/wiki/IA-64" title="IA-64">IA-64</a>.</div>
<p>
<span></span>
</p>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:AMD_Opteron_146_Venus,_2005.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/220px-AMD_Opteron_146_Venus%2C_2005.jpg" decoding="async" width="220" height="221" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/330px-AMD_Opteron_146_Venus%2C_2005.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/67/AMD_Opteron_146_Venus%2C_2005.jpg/440px-AMD_Opteron_146_Venus%2C_2005.jpg 2x" data-file-width="1254" data-file-height="1260" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:AMD_Opteron_146_Venus,_2005.jpg" class="internal" title="Enlarge"></a></div><a href="/wiki/Opteron" title="Opteron">Opteron</a>, the first CPU to introduce the x86-64 extensions in 2003</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:222px;"><a href="/wiki/File:AMD_x86-64_Architecture_Programmers_Manuals.jpg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/3/30/AMD_x86-64_Architecture_Programmers_Manuals.jpg/220px-AMD_x86-64_Architecture_Programmers_Manuals.jpg" decoding="async" width="220" height="155" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/3/30/AMD_x86-64_Architecture_Programmers_Manuals.jpg/330px-AMD_x86-64_Architecture_Programmers_Manuals.jpg 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/3/30/AMD_x86-64_Architecture_Programmers_Manuals.jpg/440px-AMD_x86-64_Architecture_Programmers_Manuals.jpg 2x" data-file-width="768" data-file-height="540" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:AMD_x86-64_Architecture_Programmers_Manuals.jpg" class="internal" title="Enlarge"></a></div>The five-volume set of the <i>x86-64 Architecture Programmer's Guide</i>, as published and distributed by AMD in 2002</div></div></div>
<p><b>x86-64</b> (also known as <b>x64</b>, <b>x86_64</b>, <b>AMD64</b> and <b>Intel 64</b><sup id="cite_ref-11" class="reference"><a href="#cite_note-11">&#91;note 1&#93;</a></sup>) is the <a href="/wiki/64-bit" class="mw-redirect" title="64-bit">64-bit</a> version of the <a href="/wiki/X86" title="X86">x86</a> <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a>. It introduces two new modes of operation, 64-bit mode and compatibility mode, along with a new 4-level <a href="/wiki/Paging" title="Paging">paging</a> mode. With 64-bit mode and the new paging mode, it supports vastly larger amounts of <a href="/wiki/Virtual_memory" title="Virtual memory">virtual memory</a> and <a href="/wiki/Physical_memory" class="mw-redirect" title="Physical memory">physical memory</a> than is possible on its 32-bit predecessors, allowing programs to store larger amounts of data in memory. x86-64 also expands <a href="/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">general-purpose registers</a> to 64-bit, as well extends the number of them from 8 (some of which had limited or fixed functionality, e.g. for stack management) to 16 (fully general), and provides numerous other enhancements. Floating point operations are supported via mandatory SSE2-like instructions, and x87/MMX style registers are generally not used (but still available even in 64-bit mode); instead, a set of 32 vector registers, 128 bits each, is used. (Each can store one or two double-precision numbers or one to four single precision numbers, or various integer formats.) In 64-bit mode, instructions are modified to support 64-bit operands and 64-bit addressing mode. The compatibility mode allows 16- and 32-bit <a href="/wiki/User_space" title="User space">user applications</a> to run unmodified coexisting with 64-bit applications if the 64-bit operating system supports them.<sup id="cite_ref-amd-24593_12-0" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup id="cite_ref-14" class="reference"><a href="#cite_note-14">&#91;note 2&#93;</a></sup> As the full x86 16-bit and 32-bit instruction sets remain implemented in hardware without any intervening emulation, these older <a href="/wiki/Executable" title="Executable">executables</a> can run with little or no performance penalty,<sup id="cite_ref-x86-compat-perf_15-0" class="reference"><a href="#cite_note-x86-compat-perf-15">&#91;13&#93;</a></sup>
while newer or modified applications can take advantage of new features of the processor design to achieve performance improvements. Also, a processor supporting x86-64 still powers on in <a href="/wiki/Real_mode" title="Real mode">real mode</a> for full <a href="/wiki/Backward_compatibility" title="Backward compatibility">backward compatibility</a>, as x86 processors have done since the <a href="/wiki/80286" class="mw-redirect" title="80286">80286</a>.
</p><p>The original specification, created by <a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a> and released in 2000, has been implemented by AMD, <a href="/wiki/Intel_Corporation" class="mw-redirect" title="Intel Corporation">Intel</a> and <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. The <a href="/wiki/AMD_K8" title="AMD K8">AMD K8</a> <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>, in the <a href="/wiki/Opteron" title="Opteron">Opteron</a> and <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a> processors, was the first to implement it. This was the first significant addition to the <a href="/wiki/X86" title="X86">x86</a> architecture designed by a company other than Intel. Intel was forced to follow suit and introduced a modified <a href="/wiki/NetBurst_(microarchitecture)" title="NetBurst (microarchitecture)">NetBurst</a> family which was software-compatible with AMD's specification. <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> introduced x86-64 in their VIA Isaiah architecture, with the <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a>.
</p><p>The x86-64 architecture is distinct from the Intel <a href="/wiki/Itanium" title="Itanium">Itanium</a> architecture (formerly <a href="/wiki/IA-64" title="IA-64">IA-64</a>), which is not compatible on the native instruction set level with the x86 architecture. Operating systems and applications compiled for one cannot be run on the other.
</p>
<style data-mw-deduplicate="TemplateStyles:r886046785">.mw-parser-output .toclimit-2 .toclevel-1 ul,.mw-parser-output .toclimit-3 .toclevel-2 ul,.mw-parser-output .toclimit-4 .toclevel-3 ul,.mw-parser-output .toclimit-5 .toclevel-4 ul,.mw-parser-output .toclimit-6 .toclevel-5 ul,.mw-parser-output .toclimit-7 .toclevel-6 ul{display:none}</style><div class="toclimit-3"><div id="toc" class="toc" role="navigation" aria-labelledby="mw-toc-heading"><input type="checkbox" role="button" id="toctogglecheckbox" class="toctogglecheckbox" style="display:none" /><div class="toctitle" lang="en" dir="ltr"><h2 id="mw-toc-heading">Contents</h2><span class="toctogglespan"><label class="toctogglelabel" for="toctogglecheckbox"></label></span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#AMD64"><span class="tocnumber">1</span> <span class="toctext">AMD64</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#History"><span class="tocnumber">1.1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-2 tocsection-3"><a href="#Implementations"><span class="tocnumber">1.2</span> <span class="toctext">Implementations</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Architectural_features"><span class="tocnumber">1.3</span> <span class="toctext">Architectural features</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Virtual_address_space_details"><span class="tocnumber">1.4</span> <span class="toctext">Virtual address space details</span></a>
<ul>
<li class="toclevel-3 tocsection-6"><a href="#Canonical_form_addresses"><span class="tocnumber">1.4.1</span> <span class="toctext">Canonical form addresses</span></a></li>
<li class="toclevel-3 tocsection-7"><a href="#Page_table_structure"><span class="tocnumber">1.4.2</span> <span class="toctext">Page table structure</span></a></li>
<li class="toclevel-3 tocsection-8"><a href="#Operating_system_limits"><span class="tocnumber">1.4.3</span> <span class="toctext">Operating system limits</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-9"><a href="#Physical_address_space_details"><span class="tocnumber">1.5</span> <span class="toctext">Physical address space details</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Operating_modes"><span class="tocnumber">1.6</span> <span class="toctext">Operating modes</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#Long_mode"><span class="tocnumber">1.6.1</span> <span class="toctext">Long mode</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#Legacy_mode"><span class="tocnumber">1.6.2</span> <span class="toctext">Legacy mode</span></a></li>
<li class="toclevel-3 tocsection-13"><a href="#Real_mode"><span class="tocnumber">1.6.3</span> <span class="toctext">Real mode</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Intel_64"><span class="tocnumber">2</span> <span class="toctext">Intel 64</span></a>
<ul>
<li class="toclevel-2 tocsection-15"><a href="#History_2"><span class="tocnumber">2.1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#Implementations_2"><span class="tocnumber">2.2</span> <span class="toctext">Implementations</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-17"><a href="#VIA&#39;s_x86-64_implementation"><span class="tocnumber">3</span> <span class="toctext">VIA's x86-64 implementation</span></a></li>
<li class="toclevel-1 tocsection-18"><a href="#Differences_between_AMD64_and_Intel_64"><span class="tocnumber">4</span> <span class="toctext">Differences between AMD64 and Intel 64</span></a>
<ul>
<li class="toclevel-2 tocsection-19"><a href="#Recent_implementations"><span class="tocnumber">4.1</span> <span class="toctext">Recent implementations</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#Older_implementations"><span class="tocnumber">4.2</span> <span class="toctext">Older implementations</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-21"><a href="#Adoption"><span class="tocnumber">5</span> <span class="toctext">Adoption</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#Operating_system_compatibility_and_characteristics"><span class="tocnumber">6</span> <span class="toctext">Operating system compatibility and characteristics</span></a>
<ul>
<li class="toclevel-2 tocsection-23"><a href="#BSD"><span class="tocnumber">6.1</span> <span class="toctext">BSD</span></a>
<ul>
<li class="toclevel-3 tocsection-24"><a href="#DragonFly_BSD"><span class="tocnumber">6.1.1</span> <span class="toctext">DragonFly BSD</span></a></li>
<li class="toclevel-3 tocsection-25"><a href="#FreeBSD"><span class="tocnumber">6.1.2</span> <span class="toctext">FreeBSD</span></a></li>
<li class="toclevel-3 tocsection-26"><a href="#NetBSD"><span class="tocnumber">6.1.3</span> <span class="toctext">NetBSD</span></a></li>
<li class="toclevel-3 tocsection-27"><a href="#OpenBSD"><span class="tocnumber">6.1.4</span> <span class="toctext">OpenBSD</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-28"><a href="#DOS"><span class="tocnumber">6.2</span> <span class="toctext">DOS</span></a></li>
<li class="toclevel-2 tocsection-29"><a href="#Linux"><span class="tocnumber">6.3</span> <span class="toctext">Linux</span></a></li>
<li class="toclevel-2 tocsection-30"><a href="#macOS"><span class="tocnumber">6.4</span> <span class="toctext">macOS</span></a></li>
<li class="toclevel-2 tocsection-31"><a href="#Solaris"><span class="tocnumber">6.5</span> <span class="toctext">Solaris</span></a></li>
<li class="toclevel-2 tocsection-32"><a href="#Windows"><span class="tocnumber">6.6</span> <span class="toctext">Windows</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-33"><a href="#Video_game_consoles"><span class="tocnumber">7</span> <span class="toctext">Video game consoles</span></a></li>
<li class="toclevel-1 tocsection-34"><a href="#Industry_naming_conventions"><span class="tocnumber">8</span> <span class="toctext">Industry naming conventions</span></a></li>
<li class="toclevel-1 tocsection-35"><a href="#Licensing"><span class="tocnumber">9</span> <span class="toctext">Licensing</span></a></li>
<li class="toclevel-1 tocsection-36"><a href="#See_also"><span class="tocnumber">10</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-37"><a href="#Notes"><span class="tocnumber">11</span> <span class="toctext">Notes</span></a></li>
<li class="toclevel-1 tocsection-38"><a href="#References"><span class="tocnumber">12</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-39"><a href="#External_links"><span class="tocnumber">13</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
</div>
<h2><span class="mw-headline" id="AMD64">AMD64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=1" title="Edit section: AMD64">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:152px;"><a href="/wiki/File:AMD64_Logo.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/en/thumb/1/1a/AMD64_Logo.svg/150px-AMD64_Logo.svg.png" decoding="async" width="150" height="150" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/en/thumb/1/1a/AMD64_Logo.svg/225px-AMD64_Logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/1/1a/AMD64_Logo.svg/300px-AMD64_Logo.svg.png 2x" data-file-width="288" data-file-height="288" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:AMD64_Logo.svg" class="internal" title="Enlarge"></a></div>AMD64 logo</div></div></div>
<h3><span class="mw-headline" id="History">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=2" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AMD64 was created as an alternative to the radically different <a href="/wiki/IA-64" title="IA-64">IA-64</a> architecture, which was designed by Intel and <a href="/wiki/Hewlett_Packard" class="mw-redirect" title="Hewlett Packard">Hewlett Packard</a>. Originally announced in 1999<sup id="cite_ref-16" class="reference"><a href="#cite_note-16">&#91;14&#93;</a></sup> while a full specification became available in August 2000,<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">&#91;15&#93;</a></sup> the AMD64 architecture was positioned by AMD from the beginning as an evolutionary way to add <a href="/wiki/64-bit_computing" title="64-bit computing">64-bit computing</a> capabilities to the existing x86 architecture, as opposed to Intel's approach of creating an entirely new 64-bit architecture with IA-64.
</p><p>The first AMD64-based processor, the <a href="/wiki/Opteron" title="Opteron">Opteron</a>, was released in April 2003.
</p>
<h3><span class="mw-headline" id="Implementations">Implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=3" title="Edit section: Implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>AMD's processors implementing the AMD64 architecture include <a href="/wiki/Opteron" title="Opteron">Opteron</a>, <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a>, <a href="/wiki/Athlon_64_X2" title="Athlon 64 X2">Athlon 64 X2</a>, <a href="/wiki/Athlon_64_FX" class="mw-redirect" title="Athlon 64 FX">Athlon 64 FX</a>, <a href="/wiki/Athlon_II" title="Athlon II">Athlon II</a> (followed by "X2", "X3", or "X4" to indicate the number of cores, and XLT models), <a href="/wiki/Turion_64" class="mw-redirect" title="Turion 64">Turion 64</a>, <a href="/wiki/Turion_64_X2" class="mw-redirect" title="Turion 64 X2">Turion 64 X2</a>, <a href="/wiki/Sempron" title="Sempron">Sempron</a> ("Palermo" E6 stepping and all "Manila" models), <a href="/wiki/Phenom_(processor)" class="mw-redirect" title="Phenom (processor)">Phenom</a> (followed by "X3" or "X4" to indicate the number of cores), <a href="/wiki/Phenom_II" title="Phenom II">Phenom II</a> (followed by "X2", "X3", "X4" or "X6" to indicate the number of cores), <a href="/wiki/List_of_AMD_FX_microprocessors" title="List of AMD FX microprocessors">FX</a>, <a href="/wiki/AMD_Accelerated_Processing_Unit" title="AMD Accelerated Processing Unit">Fusion/APU</a> and <a href="/wiki/Ryzen" title="Ryzen">Ryzen</a>/<a href="/wiki/Epyc" title="Epyc">Epyc</a>.
</p>
<h3><span class="mw-headline" id="Architectural_features">Architectural features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=4" title="Edit section: Architectural features">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The primary defining characteristic of AMD64 is the availability of 64-bit general-purpose <a href="/wiki/Processor_register" title="Processor register">processor registers</a> (for example, rax and rbx), 64-bit <a href="/wiki/Integer_(computer_science)" title="Integer (computer science)">integer</a> arithmetic and logical operations, and 64-bit <a href="/wiki/Protected_Virtual_Address_Mode" class="mw-redirect" title="Protected Virtual Address Mode">virtual addresses</a>. The designers took the opportunity to make other improvements as well. Some of the most significant changes are described below.
</p>
<dl><dt>64-bit integer capability</dt>
<dd>All <a href="/wiki/General-purpose_register" class="mw-redirect" title="General-purpose register">general-purpose registers</a> (GPRs) are expanded from 32&#160;<a href="/wiki/Bit" title="Bit">bits</a> to 64&#160;bits, and all arithmetic and logical operations, memory-to-register and register-to-memory operations, etc., can now operate directly on 64-bit integers. <a href="/wiki/Stack_(data_structure)" class="mw-redirect" title="Stack (data structure)">Pushes and pops</a> on the <a href="/wiki/Stack_register" title="Stack register">stack</a> default to 8-byte strides, and <a href="/wiki/Pointer_(computer_programming)" title="Pointer (computer programming)">pointers</a> are 8 bytes wide.</dd>
<dt>Additional registers</dt>
<dd>In addition to increasing the size of the general-purpose registers, the number of named general-purpose registers is increased from eight (i.e. eax, ecx, edx, ebx, esp, ebp, esi, edi) in x86 to 16 (i.e. rax, rcx, rdx, rbx, rsp, rbp, rsi, rdi, r8, r9, r10, r11, r12, r13, r14, r15). It is therefore possible to keep more local variables in registers rather than on the stack, and to let registers hold frequently accessed constants; arguments for small and fast subroutines may also be passed in registers to a greater extent.</dd></dl>
<dl><dd>AMD64 still has fewer registers than many <a href="/wiki/RISC" class="mw-redirect" title="RISC">RISC</a> <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction sets</a> (e.g. <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a>, and <a href="/wiki/MIPS_architecture" title="MIPS architecture">MIPS</a> have 32 GPRs; <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a>, <a href="/wiki/ARM_architecture#64/32-bit_architecture" title="ARM architecture">64-bit ARM</a>, and <a href="/wiki/SPARC" title="SPARC">SPARC</a> have 31) or <a href="/wiki/VLIW" class="mw-redirect" title="VLIW">VLIW</a>-like machines such as the <a href="/wiki/IA-64" title="IA-64">IA-64</a> (which has 128&#160;registers). However, an AMD64 implementation may have far more internal registers than the number of architectural registers exposed by the instruction set (see <a href="/wiki/Register_renaming" title="Register renaming">register renaming</a>). (For example, AMD Zen cores have 168 64-bit integer and 160 128-bit vector floating point physical internal registers.)</dd>
<dt>Additional XMM (SSE) registers</dt>
<dd>Similarly, the number of 128-bit XMM registers (used for <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD</a> instructions) is also increased from 8 to 16.</dd>
<dd>The traditional x87 FPU register stack is not included in the register file size extension in 64-bit mode, compared with the XMM registers used by SSE2, which did get extended. The <a href="/wiki/X87" title="X87">x87</a> register stack is not a simple register file although it does allow direct access to individual registers by low cost exchange operations.</dd>
<dt>Larger virtual address space</dt>
<dd>The AMD64 architecture defines a 64-bit virtual address format, of which the low-order 48 bits are used in current implementations.<sup id="cite_ref-amd-24593_12-1" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p120</span>)</sup> This allows up to 256&#160;<a href="/wiki/Terabyte" title="Terabyte">TB</a> (2<sup>48</sup> <a href="/wiki/Byte" title="Byte">bytes</a>) of virtual address space. The architecture definition allows this limit to be raised in future implementations to the full 64 bits,<sup id="cite_ref-amd-24593_12-2" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p2</span>)</sup><sup class="reference" style="white-space:nowrap;">(<span>p3</span>)</sup><sup class="reference" style="white-space:nowrap;">(<span>p13</span>)</sup><sup class="reference" style="white-space:nowrap;">(<span>p117</span>)</sup><sup class="reference" style="white-space:nowrap;">(<span>p120</span>)</sup> extending the virtual address space to 16&#160;<a href="/wiki/Exbibyte" title="Exbibyte">EiB</a> (2<sup>64</sup> bytes).<sup id="cite_ref-18" class="reference"><a href="#cite_note-18">&#91;16&#93;</a></sup> This is compared to just 4&#160;<a href="/wiki/Gigabyte" title="Gigabyte">GB</a> (2<sup>32</sup> bytes) for the x86.<sup id="cite_ref-intel-253668_19-0" class="reference"><a href="#cite_note-intel-253668-19">&#91;17&#93;</a></sup></dd></dl>
<dl><dd>This means that very large files can be operated on by <a href="/wiki/Memory-mapped_file" title="Memory-mapped file">mapping</a> the entire file into the process' address space (which is often much faster than working with file read/write calls), rather than having to map regions of the file into and out of the address space.</dd>
<dt>Larger physical address space</dt>
<dd>The original implementation of the AMD64 architecture implemented 40-bit <a href="/wiki/Physical_address" title="Physical address">physical addresses</a> and so could address up to 1&#160;TB (2<sup>40</sup> bytes) of RAM.<sup id="cite_ref-amd-24593_12-3" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p24</span>)</sup> Current implementations of the AMD64 architecture (starting from <a href="/wiki/AMD_K10" class="mw-redirect" title="AMD K10">AMD 10h microarchitecture</a>)  extend this to 48-bit physical addresses<sup id="cite_ref-amd10h_20-0" class="reference"><a href="#cite_note-amd10h-20">&#91;18&#93;</a></sup> and therefore can address up to 256&#160;TB of RAM. The architecture permits extending this to 52 bits in the future<sup id="cite_ref-amd-24593_12-4" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p24</span>)</sup><sup id="cite_ref-21" class="reference"><a href="#cite_note-21">&#91;19&#93;</a></sup> (limited by the page table entry format);<sup id="cite_ref-amd-24593_12-5" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p131</span>)</sup> this would allow addressing of up to 4&#160;<a href="/wiki/Pebibyte" title="Pebibyte">PiB</a> of RAM. For comparison, 32-bit x86 processors are limited to 64&#160;GB of RAM in <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a> (PAE) mode,<sup id="cite_ref-shanley-ppro_22-0" class="reference"><a href="#cite_note-shanley-ppro-22">&#91;20&#93;</a></sup> or 4&#160;GB of RAM without PAE mode.<sup id="cite_ref-amd-24593_12-6" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p4</span>)</sup></dd>
<dt>Larger physical address space in legacy mode</dt>
<dd>When operating in <a href="/wiki/Legacy_mode" title="Legacy mode">legacy mode</a> the AMD64 architecture supports <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extension</a> (PAE) mode, as do most current x86 processors, but AMD64 extends PAE from 36 bits to an architectural limit of 52&#160;bits of physical address. Any implementation, therefore, allows the same physical address limit as under <a href="/wiki/Long_mode" title="Long mode">long mode</a>.<sup id="cite_ref-amd-24593_12-7" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p24</span>)</sup></dd>
<dt>Instruction pointer relative data access</dt>
<dd>Instructions can now reference data relative to the instruction pointer (RIP register). This makes <a href="/wiki/Position_independent_code" class="mw-redirect" title="Position independent code">position independent code</a>, as is often used in <a href="/wiki/Library_(computing)#Shared_libraries" title="Library (computing)">shared libraries</a> and code loaded at run time, more efficient.</dd>
<dt>SSE instructions</dt>
<dd>The original AMD64 architecture adopted Intel's <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">SSE</a> and <a href="/wiki/SSE2" title="SSE2">SSE2</a> as core instructions. These instruction sets provide a vector supplement to the scalar <a href="/wiki/X87" title="X87">x87</a> FPU, for the single-precision and double-precision data types. SSE2 also offers integer vector operations, for data types ranging from 8bit to 64bit precision. This makes the vector capabilities of the architecture on par with those of the most advanced x86 processors of its time. These instructions can also be used in 32-bit mode. The proliferation of 64-bit processors has made these vector capabilities ubiquitous in home computers, allowing the improvement of the standards of 32-bit applications. The 32-bit edition of Windows 8, for example, requires the presence of SSE2 instructions.<sup id="cite_ref-23" class="reference"><a href="#cite_note-23">&#91;21&#93;</a></sup> <a href="/wiki/SSE3" title="SSE3">SSE3</a> instructions and later <a href="/wiki/Streaming_SIMD_Extensions" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a> instruction sets are not standard features of the architecture.</dd>
<dt>No-Execute bit</dt>
<dd>The No-Execute bit or <a href="/wiki/NX_bit" title="NX bit">NX bit</a> (bit 63 of the page table entry) allows the operating system to specify which pages of virtual address space can contain executable code and which cannot. An attempt to execute code from a page tagged "no execute" will result in a memory access violation, similar to an attempt to write to a read-only page. This should make it more difficult for malicious code to take control of the system via "<a href="/wiki/Buffer_overflow" title="Buffer overflow">buffer overrun</a>" or "unchecked buffer" attacks. A similar feature has been available on x86 processors since the <a href="/wiki/80286" class="mw-redirect" title="80286">80286</a> as an attribute of <a href="/wiki/Segment_descriptor" title="Segment descriptor">segment descriptors</a>; however, this works only on an entire segment at a time.</dd></dl>
<dl><dd><a href="/wiki/X86_memory_segmentation" title="X86 memory segmentation">Segmented addressing</a> has long been considered an obsolete mode of operation, and all current PC operating systems in effect bypass it, setting all segments to a base address of zero and (in their 32-bit implementation) a size of 4&#160; GB. AMD was the first x86-family vendor to implement no-execute in linear addressing mode. The feature is also available in legacy mode on AMD64 processors, and recent Intel x86 processors, when PAE is used.</dd>
<dt>Removal of older features</dt>
<dd>A few "system programming" features of the x86 architecture were either unused or underused in modern operating systems and are either not available on AMD64 in long (64-bit and compatibility) mode, or exist only in limited form. These include segmented addressing (although the FS and GS segments are retained in vestigial form for use as extra-base pointers to operating system structures),<sup id="cite_ref-amd-24593_12-8" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p70</span>)</sup> the <a href="/wiki/Task_State_Segment" class="mw-redirect" title="Task State Segment">task state switch</a> mechanism, and <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">virtual 8086 mode</a>. These features remain fully implemented in "legacy mode", allowing these processors to run 32-bit and 16-bit operating systems without modifications. Some instructions that proved to be rarely useful are not supported in 64-bit mode, including saving/restoring of segment registers on the stack, saving/restoring of all registers (PUSHA/POPA), decimal arithmetic, BOUND and INTO instructions, and "far" jumps and calls with immediate operands.</dd></dl>
<h3><span class="mw-headline" id="Virtual_address_space_details"><span id="VIRTUAL-ADDRESS-SPACE"></span>Virtual address space details</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=5" title="Edit section: Virtual address space details">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Canonical_form_addresses">Canonical form addresses</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=6" title="Edit section: Canonical form addresses">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<style data-mw-deduplicate="TemplateStyles:r923042769/mw-parser-output/.tmulti">.mw-parser-output .tmulti .thumbinner{display:flex;flex-direction:column}.mw-parser-output .tmulti .trow{display:flex;flex-direction:row;clear:left;flex-wrap:wrap;width:100%;box-sizing:border-box}.mw-parser-output .tmulti .tsingle{margin:1px;float:left}.mw-parser-output .tmulti .theader{clear:both;font-weight:bold;text-align:center;align-self:center;background-color:transparent;width:100%}.mw-parser-output .tmulti .thumbcaption{text-align:left;background-color:transparent}.mw-parser-output .tmulti .thumbcaption-center{text-align:center;background-color:transparent}.mw-parser-output .tmulti .text-align-left{text-align:left}.mw-parser-output .tmulti .text-align-right{text-align:right}.mw-parser-output .tmulti .text-align-center{text-align:center}@media all and (max-width:720px){.mw-parser-output .tmulti .thumbinner{width:100%!important;box-sizing:border-box;max-width:none!important;align-items:center}.mw-parser-output .tmulti .trow{justify-content:center}.mw-parser-output .tmulti .tsingle{float:none!important;max-width:100%!important;box-sizing:border-box;text-align:center}.mw-parser-output .tmulti .thumbcaption{text-align:center}}</style><div class="thumb tmulti tright"><div class="thumbinner" style="width:462px;max-width:462px"><div class="trow"><div class="theader" style="text-align:center;background-color:transparent">Canonical address space implementations (diagrams not to scale)</div></div><div class="trow"><div class="tsingle" style="width:152px;max-width:152px"><div class="thumbimage"><a href="/wiki/File:AMD64-canonical--48-bit.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/150px-AMD64-canonical--48-bit.svg.png" decoding="async" width="150" height="263" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/225px-AMD64-canonical--48-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/2/2a/AMD64-canonical--48-bit.svg/300px-AMD64-canonical--48-bit.svg.png 2x" data-file-width="200" data-file-height="350" /></a></div><div class="thumbcaption">Current 48-bit implementation</div></div><div class="tsingle" style="width:152px;max-width:152px"><div class="thumbimage"><a href="/wiki/File:AMD64-canonical--56-bit.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/a/a7/AMD64-canonical--56-bit.svg/150px-AMD64-canonical--56-bit.svg.png" decoding="async" width="150" height="263" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/a/a7/AMD64-canonical--56-bit.svg/225px-AMD64-canonical--56-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/a/a7/AMD64-canonical--56-bit.svg/300px-AMD64-canonical--56-bit.svg.png 2x" data-file-width="200" data-file-height="350" /></a></div><div class="thumbcaption">56-bit implementation</div></div><div class="tsingle" style="width:152px;max-width:152px"><div class="thumbimage"><a href="/wiki/File:AMD64-canonical--64-bit.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/150px-AMD64-canonical--64-bit.svg.png" decoding="async" width="150" height="263" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/225px-AMD64-canonical--64-bit.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/4/45/AMD64-canonical--64-bit.svg/300px-AMD64-canonical--64-bit.svg.png 2x" data-file-width="200" data-file-height="350" /></a></div><div class="thumbcaption">64-bit implementation</div></div></div></div></div>
<p>Although virtual addresses are 64&#160; bits wide in 64-bit mode, current implementations (and all chips that are known to be in the planning stages) do not allow the entire virtual address space of 2<sup>64</sup> bytes (16&#160; EiB) to be used.
This would be approximately four billion times the size of the virtual address space on 32-bit machines. Most operating systems and applications will not need such a large address space for the foreseeable future, so implementing such wide virtual addresses would simply increase the complexity and cost of address translation with no real benefit. AMD, therefore, decided that, in the first implementations of the architecture, only the least significant 48&#160; bits of a virtual address would actually be used in address translation (<a href="/wiki/Page_table" title="Page table">page table</a> lookup).<sup id="cite_ref-amd-24593_12-9" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p120</span>)</sup>
</p><p>In addition, the AMD specification requires that the most significant 16 bits of any virtual address,  bits 48 through 63, must be copies of bit 47 (in a manner akin to <a href="/wiki/Sign_extension" title="Sign extension">sign extension</a>). If this requirement is not met, the processor will raise an exception.<sup id="cite_ref-amd-24593_12-10" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p131</span>)</sup> Addresses complying with this rule are referred to as "canonical form."<sup id="cite_ref-amd-24593_12-11" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p130</span>)</sup> Canonical form addresses run from 0 through 00007FFF'FFFFFFFF, and from FFFF8000'00000000 through FFFFFFFF'FFFFFFFF, for a total of 256&#160;TB of usable virtual address space. This is still 65,536 times larger than the virtual 4 GB address space of 32-bit machines.
</p><p>This feature eases later scalability to true 64-bit addressing. Many operating systems (including, but not limited to, the <a href="/wiki/Windows_NT" title="Windows NT">Windows NT</a> family) take the higher-addressed half of the address space (named <a href="/wiki/Kernel_space" class="mw-redirect" title="Kernel space">kernel space</a>) for themselves and leave the lower-addressed half (<a href="/wiki/User_space" title="User space">user space</a>) for application code, user mode stacks, heaps, and other data regions.<sup id="cite_ref-win-lim-msdn_24-0" class="reference"><a href="#cite_note-win-lim-msdn-24">&#91;22&#93;</a></sup> The "canonical address" design ensures that every AMD64 compliant implementation has, in effect, two memory halves: the lower half starts at 00000000'00000000 and "grows upwards" as more virtual address bits become available, while the higher half is "docked" to the top of the address space and grows downwards. Also, enforcing the "canonical form" of addresses by checking the unused address bits prevents their use by the operating system in <a href="/wiki/Tagged_pointer" title="Tagged pointer">tagged pointers</a> as flags, privilege markers, etc., as such use could become problematic when the architecture is extended to implement more virtual address bits.
</p><p>The first versions of Windows for x64 did not even use the full 256&#160;TB; they were restricted to just 8&#160;TB of user space and 8&#160;TB of kernel space.<sup id="cite_ref-win-lim-msdn_24-1" class="reference"><a href="#cite_note-win-lim-msdn-24">&#91;22&#93;</a></sup> Windows did not support the entire 48-bit address space until <a href="/wiki/Windows_8.1" title="Windows 8.1">Windows&#160;8.1</a>, which was released in October 2013.<sup id="cite_ref-win-lim-msdn_24-2" class="reference"><a href="#cite_note-win-lim-msdn-24">&#91;22&#93;</a></sup> 
</p>
<h4><span class="mw-headline" id="Page_table_structure">Page table structure</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=7" title="Edit section: Page table structure">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The 64-bit addressing mode ("<a href="/wiki/Long_mode" title="Long mode">long mode</a>") is a superset of <a href="/wiki/Physical_Address_Extension" title="Physical Address Extension">Physical Address Extensions</a> (PAE); because of this, <a href="/wiki/Paging" title="Paging">page</a> sizes may be 4&#160;<a href="/wiki/Kilobyte" title="Kilobyte">KB</a> (2<sup>12</sup> bytes) or 2&#160;<a href="/wiki/Megabyte" title="Megabyte">MB</a> (2<sup>21</sup> bytes).<sup id="cite_ref-amd-24593_12-12" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p120</span>)</sup> Long mode also supports page sizes of 1&#160;<a href="/wiki/Gigabyte" title="Gigabyte">GB</a> (2<sup>30</sup> bytes).<sup id="cite_ref-amd-24593_12-13" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p120</span>)</sup> Rather than the three-level <a href="/wiki/Page_table" title="Page table">page table</a> system used by systems in PAE mode, systems running in <a href="/wiki/Long_mode" title="Long mode">long mode</a> use four levels of page table: PAE's <i>Page-Directory Pointer Table</i> is extended from four entries to 512, and an additional <i>Page-Map Level&#160;4 (PML4) Table</i> is added, containing 512 entries in 48-bit implementations.<sup id="cite_ref-amd-24593_12-14" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p131</span>)</sup> A full mapping hierarchy of 4&#160;KB pages for the whole 48-bit space would take a bit more than 512&#160;GB of memory (about 0.195% of the 256&#160;TB virtual space).
</p><p>Intel has implemented a scheme with a <a href="/wiki/Intel_5-level_paging" title="Intel 5-level paging">5-level page table</a>, which allows Intel 64 processors to support a 57-bit virtual address space.<sup id="cite_ref-25" class="reference"><a href="#cite_note-25">&#91;23&#93;</a></sup> Further extensions may allow full 64-bit virtual address space and physical memory by expanding the page table entry size to 128-bit, and reduce page walks in the 5-level hierarchy by using a larger 64&#160;KB page allocation size that still supports 4&#160;KB page operations for backward compatibility. <sup id="cite_ref-26" class="reference"><a href="#cite_note-26">&#91;24&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="Operating_system_limits">Operating system limits</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=8" title="Edit section: Operating system limits">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The operating system can also limit the virtual address space. Details, where applicable, are given in the "<a href="/wiki/X86-64#Operating_system_compatibility_and_characteristics" title="X86-64">Operating system compatibility and characteristics</a>" section.
</p>
<h3><span class="mw-headline" id="Physical_address_space_details">Physical address space details</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=9" title="Edit section: Physical address space details">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Current AMD64 processors support a physical address space of up to 2<sup>48</sup> bytes of RAM, or 256&#160;TB.<sup id="cite_ref-amd10h_20-1" class="reference"><a href="#cite_note-amd10h-20">&#91;18&#93;</a></sup> However, as of June&#160;2010<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86-64&amp;action=edit">&#91;update&#93;</a></sup>, there were no known x86-64 <a href="/wiki/Motherboard" title="Motherboard">motherboards</a> that support 256&#160;TB of RAM.<sup id="cite_ref-27" class="reference"><a href="#cite_note-27">&#91;25&#93;</a></sup><sup id="cite_ref-28" class="reference"><a href="#cite_note-28">&#91;26&#93;</a></sup><sup id="cite_ref-29" class="reference"><a href="#cite_note-29">&#91;27&#93;</a></sup><sup id="cite_ref-30" class="reference"><a href="#cite_note-30">&#91;28&#93;</a></sup><sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Verifiability" title="Wikipedia:Verifiability"><span title="The material near this tag failed verification of its source citation(s). (May 2016)">failed verification</span></a></i>&#93;</sup>
The operating system may place additional limits on the amount of RAM that is usable or supported. Details on this point are given in the "<a href="/wiki/X86-64#Operating_system_compatibility_and_characteristics" title="X86-64">Operating system compatibility and characteristics</a>" section of this article.
</p>
<h3><span class="mw-headline" id="Operating_modes"><span id="OPMODES"></span>Operating modes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=10" title="Edit section: Operating modes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The architecture has three primary modes of operation, long mode, legacy mode, and real mode.
</p>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th colspan="2">Operating
</th>
<th rowspan="2"><a href="/wiki/Operating_system" title="Operating system">Operating system</a><br />required
</th>
<th rowspan="2">Type of code<br />being run
</th>
<th colspan="4">size
</th></tr>
<tr>
<th>mode
</th>
<th>sub-mode
</th>
<th>address (default)
</th>
<th>operand (default)
</th>
<th>operand (typ. supported)
</th>
<th><a href="/wiki/Register_file" title="Register file">Register file</a>
</th></tr>
<tr>
<td rowspan="3"><a href="/wiki/Long_mode" title="Long mode">Long<br />mode</a>
</td>
<td>64-bit mode
</td>
<td rowspan="3">64-bit
</td>
<td><a href="/wiki/Long_mode" title="Long mode">64-bit code</a>
</td>
<td>64 bits
</td>
<td>32 bits
</td>
<td>8, 16, 32, or 64 bits
</td>
<td>16 registers per file
</td></tr>
<tr>
<td rowspan="2">Compatibility mode
</td>
<td><a href="/wiki/Protected_mode#The_386" title="Protected mode">32-bit code</a>
</td>
<td>32 bits
</td>
<td>32 bits
</td>
<td>8, 16, or 32 bits
</td>
<td>8 registers per file
</td></tr>
<tr>
<td><a href="/wiki/Protected_mode#The_286" title="Protected mode">16-bit code</a>
</td>
<td>16 bits
</td>
<td>16 bits
</td>
<td>8, 16, or 32 bits
</td>
<td>8 registers per file
</td></tr>
<tr>
<td rowspan="3">Legacy<br />mode
</td>
<td rowspan="2"><a href="/wiki/Protected_mode" title="Protected mode">Protected mode</a>
</td>
<td>32-bit
</td>
<td><a href="/wiki/Protected_mode#The_386" title="Protected mode">32-bit code</a>
</td>
<td>32 bits
</td>
<td>32 bits
</td>
<td>8, 16, or 32 bits
</td>
<td>8 registers per file
</td></tr>
<tr>
<td>16-bit protected mode
</td>
<td><a href="/wiki/Protected_mode#The_286" title="Protected mode">16-bit code</a>
</td>
<td>16 bits
</td>
<td>16 bits
</td>
<td>8, 16, or 32 bits<sup id="cite_ref-opsize-prefix_31-0" class="reference"><a href="#cite_note-opsize-prefix-31">&#91;m 1&#93;</a></sup>
</td>
<td>8 registers per file
</td></tr>
<tr>
<td><a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">Virtual 8086 mode</a>
</td>
<td>16-bit or 32-bit protected mode
</td>
<td>some of <a href="/wiki/Real_mode" title="Real mode">real mode code</a>
</td>
<td>16 bits
</td>
<td>16 bits
</td>
<td>8, 16, or 32 bits<sup id="cite_ref-opsize-prefix_31-1" class="reference"><a href="#cite_note-opsize-prefix-31">&#91;m 1&#93;</a></sup>
</td>
<td>8 registers per file
</td></tr>
<tr>
<td rowspan="2">Real<br />mode
</td>
<td><a href="/wiki/Unreal_mode" title="Unreal mode">Unreal mode</a>
</td>
<td>n/a
</td>
<td><a href="/wiki/Real_mode" title="Real mode">real mode code</a>
</td>
<td>16, 20, or 32 bits
</td>
<td>16 bits
</td>
<td>8, 16, or 32 bits<sup id="cite_ref-opsize-prefix_31-2" class="reference"><a href="#cite_note-opsize-prefix-31">&#91;m 1&#93;</a></sup>
</td>
<td>8 registers per file
</td></tr>
<tr>
<td><a href="/wiki/Real_mode" title="Real mode">Real mode</a>
</td>
<td>n/a
</td>
<td><a href="/wiki/Real_mode" title="Real mode">real mode code</a>
</td>
<td>16, 20, or 21<sup id="cite_ref-32" class="reference"><a href="#cite_note-32">&#91;29&#93;</a></sup> bits
</td>
<td>16 bits
</td>
<td>8, 16, or 32 bits<sup id="cite_ref-opsize-prefix_31-3" class="reference"><a href="#cite_note-opsize-prefix-31">&#91;m 1&#93;</a></sup>
</td>
<td>8 registers per file
</td></tr></tbody></table>
<div class="reflist" style="list-style-type: decimal;">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-opsize-prefix-31"><span class="mw-cite-backlink">^ <a href="#cite_ref-opsize-prefix_31-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-opsize-prefix_31-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-opsize-prefix_31-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-opsize-prefix_31-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text">Note that 16-bit code written for the 80286 and below does not use 32-bit operand instructions. Code written for the 80386 and above can use the operand-size override prefix (0x66). Normally this prefix is used by protected and long mode code for the purpose of using 16-bit operands, as that code would be running in a code segment with a default operand size of 32 bits. In real mode, the default operand size is 16 bits, so the 0x66 prefix is interpreted differently, changing operand size to 32 bits.</span>
</li>
</ol></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:402px;"><a href="/wiki/File:AMD64StateDiagram.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/400px-AMD64StateDiagram.svg.png" decoding="async" width="400" height="309" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/600px-AMD64StateDiagram.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ef/AMD64StateDiagram.svg/800px-AMD64StateDiagram.svg.png 2x" data-file-width="990" data-file-height="765" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:AMD64StateDiagram.svg" class="internal" title="Enlarge"></a></div>State diagram of the x86-64 operating modes</div></div></div>
<h4><span class="mw-headline" id="Long_mode">Long mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=11" title="Edit section: Long mode">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<div role="note" class="hatnote navigation-not-searchable">Main article: <a href="/wiki/Long_mode" title="Long mode">Long mode</a></div>
<p>Long mode is the architecture's intended primary mode of operation; it is a combination of the processor's native 64-bit mode and a combined 32-bit and 16-bit compatibility mode. It is used by 64-bit operating systems. Under a 64-bit operating system, 64-bit programs run under 64-bit mode, and 32-bit and 16-bit protected mode applications (that do not need to use either real mode or virtual 8086 mode in order to execute at any time) run under compatibility mode. Real-mode programs and programs that use virtual 8086 mode at any time cannot be run in long mode unless those modes are emulated in software.<sup id="cite_ref-amd-24593_12-15" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">:<span>11</span></sup> However, such programs may be started from an operating system running in long mode on processors supporting <a href="/wiki/VT-x" class="mw-redirect" title="VT-x">VT-x</a> or <a href="/wiki/AMD-V" class="mw-redirect" title="AMD-V">AMD-V</a> by creating a virtual processor running in the desired mode.
</p><p>Since the basic <a href="/wiki/Instruction_set" class="mw-redirect" title="Instruction set">instruction set</a> is the same, there is almost no performance penalty for executing protected mode x86 code. This is unlike Intel's <a href="/wiki/IA-64" title="IA-64">IA-64</a>, where differences in the underlying instruction set mean that running 32-bit code must be done either in emulation of x86 (making the process slower) or with a dedicated x86 coprocessor. However, on the x86-64 platform, many x86 applications could benefit from a 64-bit <a href="/wiki/Recompile" class="mw-redirect" title="Recompile">recompile</a>, due to the additional registers in 64-bit code and guaranteed SSE2-based FPU support, which a <a href="/wiki/Compiler" title="Compiler">compiler</a> can use for optimization. However, applications that regularly handle integers wider than 32 bits, such as cryptographic algorithms, will need a rewrite of the code handling the huge integers in order to take advantage of the 64-bit registers.
</p>
<h4><span class="mw-headline" id="Legacy_mode">Legacy mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=12" title="Edit section: Legacy mode">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Legacy mode is the mode used by 32-bit or 16-bit "protected mode" operating systems.<sup id="cite_ref-intel-xed-1_34-0" class="reference"><a href="#cite_note-intel-xed-1-34">&#91;30&#93;</a></sup> In this mode, the processor acts like an older x86 processor, and only 16-bit and 32-bit code can be executed. Legacy mode allows for a maximum of 32&#160;bit virtual addressing which limits the virtual address space to 4&#160;GB.<sup id="cite_ref-amd-24593_12-16" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">(<span>p14</span>)</sup><sup class="reference" style="white-space:nowrap;">(<span>p24</span>)</sup><sup class="reference" style="white-space:nowrap;">(<span>p118</span>)</sup> 64-bit programs cannot be run from legacy mode.
</p>
<h4><span class="mw-headline" id="Real_mode">Real mode</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=13" title="Edit section: Real mode">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/Real_mode" title="Real mode">Real mode</a> is the initial mode of operation when the processor is initialized. It is backwards compatible with the original <a href="/wiki/8086" class="mw-redirect" title="8086">8086</a> and <a href="/wiki/8088" class="mw-redirect" title="8088">8088</a> processors. Real mode is primarily used today by operating system bootloaders, which are required by the architecture to configure <a href="#Physical_address_space_details">virtual memory details</a> before transitioning to higher modes.
</p>
<h2><span class="mw-headline" id="Intel_64">Intel 64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=14" title="Edit section: Intel 64">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><b>Intel&#160;64</b> is Intel's implementation of x86-64, used and implemented in various processors made by Intel.
</p>
<h3><span class="mw-headline" id="History_2">History</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=15" title="Edit section: History">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Historically, AMD has developed and produced processors with instruction sets patterned after Intel's original designs, but with x86-64, roles were reversed: Intel found itself in the position of adopting the <a href="/wiki/Instruction_set_architecture" title="Instruction set architecture">ISA</a> which AMD had created as an extension to Intel's own x86 processor line.
</p><p>Intel's project was originally <a href="/wiki/Codename" class="mw-redirect" title="Codename">codenamed</a> <i>Yamhill</i> (after the <a href="/wiki/Yamhill_River" title="Yamhill River">Yamhill River</a> in Oregon's Willamette Valley).<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (August 2017)">citation needed</span></a></i>&#93;</sup> After several years of denying its existence, Intel announced at the February 2004 <a href="/wiki/Intel_Developer_Forum" title="Intel Developer Forum">IDF</a> that the project was indeed underway. Intel's chairman at the time, <a href="/wiki/Craig_Barrett_(chief_executive)" title="Craig Barrett (chief executive)">Craig Barrett</a>, admitted that this was one of their worst-kept secrets.<sup id="cite_ref-35" class="reference"><a href="#cite_note-35">&#91;31&#93;</a></sup><sup id="cite_ref-36" class="reference"><a href="#cite_note-36">&#91;32&#93;</a></sup>
</p><p>Intel's name for this instruction set has changed several times. The name used at the IDF was <i>CT</i> (presumably<sup class="noprint Inline-Template" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:No_original_research" title="Wikipedia:No original research"><span title="The material near this tag possibly contains original research. (August 2017)">original research?</span></a></i>&#93;</sup> for <i>Clackamas Technology</i>, another codename from an <a href="/wiki/Clackamas_River" title="Clackamas River">Oregon river</a>); within weeks they began referring to it as <i>IA-32e</i> (for <a href="/wiki/IA-32" title="IA-32">IA-32</a> extensions) and in March 2004 unveiled the "official" name <i>EM64T</i> (Extended Memory 64 Technology). In late 2006 Intel began instead using the name <i>Intel&#160;64</i> for its implementation, paralleling AMD's use of the name AMD64.<sup id="cite_ref-37" class="reference"><a href="#cite_note-37">&#91;33&#93;</a></sup>
</p><p>The first processor to implement Intel&#160;64 was the multi-socket processor <a href="/wiki/Xeon" title="Xeon">Xeon</a> code-named <i><a href="/wiki/Xeon#Nocona_and_Irwindale" title="Xeon">Nocona</a></i> in June 2004. In contrast, the initial Prescott chips (February 2004) did not enable this feature. Intel subsequently began selling Intel&#160;64-enabled Pentium 4s using the E0 revision of the Prescott core, being sold on the OEM market as the Pentium 4, model F. The E0 revision also adds eXecute Disable (XD) (Intel's name for the <a href="/wiki/NX_bit" title="NX bit">NX bit</a>) to Intel&#160;64, and has been included in then current Xeon code-named <i>Irwindale</i>. Intel's official launch of Intel&#160;64 (under the name EM64T at that time) in mainstream desktop processors was the N0 stepping Prescott-2M.
</p><p>The first Intel <a href="/wiki/Mobile_processor" title="Mobile processor">mobile processor</a> implementing Intel&#160;64 is the <a href="/wiki/Merom_(microprocessor)" title="Merom (microprocessor)">Merom</a> version of the <a href="/wiki/Core_2" class="mw-redirect" title="Core 2">Core 2</a> processor, which was released on July 27, 2006. None of Intel's earlier notebook CPUs (<a href="/wiki/Core_Duo" class="mw-redirect" title="Core Duo">Core Duo</a>, <a href="/wiki/Pentium_M" title="Pentium M">Pentium M</a>, <a href="/wiki/Celeron_M" class="mw-redirect" title="Celeron M">Celeron M</a>, <a href="/wiki/Pentium_4" title="Pentium 4">Mobile Pentium 4</a>) implement Intel&#160;64.
</p>
<h3><span class="mw-headline" id="Implementations_2">Implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=16" title="Edit section: Implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel's processors implementing the Intel64 architecture include the <a href="/wiki/Pentium_4" title="Pentium 4">Pentium 4</a> F-series/5x1 series, 506, and 516, <a href="/wiki/Celeron_D" class="mw-redirect" title="Celeron D">Celeron D</a> models 3x1, 3x6, 355, 347, 352, 360, and 365 and all later <a href="/wiki/Celeron" title="Celeron">Celerons</a>, all models of <a href="/wiki/Xeon" title="Xeon">Xeon</a> since "<a href="/wiki/Xeon#Nocona_and_Irwindale" title="Xeon">Nocona</a>", all models of <a href="/wiki/Pentium_Dual-Core" title="Pentium Dual-Core">Pentium Dual-Core</a> processors since "<a href="/wiki/Merom_(microprocessor)#Merom-2M" title="Merom (microprocessor)">Merom-2M</a>", the <a href="/wiki/Intel_Atom" title="Intel Atom">Atom</a> 230, 330, D410, D425, D510, D525, N450, N455, N470, N475, N550, N570, N2600 and N2800, all versions of the <a href="/wiki/Pentium_D" title="Pentium D">Pentium D</a>, <a href="/wiki/Pentium_Extreme_Edition" class="mw-redirect" title="Pentium Extreme Edition">Pentium Extreme Edition</a>, <a href="/wiki/Core_2" class="mw-redirect" title="Core 2">Core&#160;2</a>, <a href="/wiki/Core_i9" class="mw-redirect" title="Core i9">Core&#160;i9</a>, <a href="/wiki/Core_i7" class="mw-redirect" title="Core i7">Core&#160;i7</a>, <a href="/wiki/Core_i5" class="mw-redirect" title="Core i5">Core&#160;i5</a>, and <a href="/wiki/Core_i3" class="mw-redirect" title="Core i3">Core&#160;i3</a> processors, and the <a href="/wiki/Xeon_Phi" title="Xeon Phi">Xeon Phi</a> 7200 series processors.
</p>
<h2><span id="VIA.27s_x86-64_implementation"></span><span class="mw-headline" id="VIA's_x86-64_implementation">VIA's x86-64 implementation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=17" title="Edit section: VIA&#039;s x86-64 implementation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA Technologies</a> introduced their first implementation of the x86-64 architecture in 2008 after five years of development by its CPU division, <a href="/wiki/Centaur_Technology" title="Centaur Technology">Centaur Technology</a>.<sup id="cite_ref-38" class="reference"><a href="#cite_note-38">&#91;34&#93;</a></sup>
Codenamed "Isaiah", the 64-bit architecture was unveiled on January 24, 2008,<sup id="cite_ref-39" class="reference"><a href="#cite_note-39">&#91;35&#93;</a></sup> and launched on May 29 under the <a href="/wiki/VIA_Nano" title="VIA Nano">VIA Nano</a> brand name.<sup id="cite_ref-40" class="reference"><a href="#cite_note-40">&#91;36&#93;</a></sup>
</p><p>The processor supports a number of VIA-specific x86 extensions designed to boost efficiency in low-power appliances.
It is expected that the Isaiah architecture will be twice as fast in integer performance and four times as fast in <a href="/wiki/Floating-point" class="mw-redirect" title="Floating-point">floating-point</a> performance as the previous-generation <a href="/wiki/VIA_Esther" class="mw-redirect" title="VIA Esther">VIA Esther</a> at an equivalent <a href="/wiki/Clock_speed" class="mw-redirect" title="Clock speed">clock speed</a>. Power consumption is also expected to be on par with the previous-generation VIA CPUs, with <a href="/wiki/Thermal_design_power" title="Thermal design power">thermal design power</a> ranging from 5&#160;W to 25&#160;W.<sup id="cite_ref-41" class="reference"><a href="#cite_note-41">&#91;37&#93;</a></sup>
Being a completely new design, the Isaiah architecture was built with support for features like the x86-64 instruction set and <a href="/wiki/X86_virtualization" title="X86 virtualization">x86 virtualization</a> which were unavailable on its predecessors, the <a href="/wiki/VIA_C7" title="VIA C7">VIA C7</a> line, while retaining their encryption extensions.
</p>
<h2><span class="mw-headline" id="Differences_between_AMD64_and_Intel_64">Differences between AMD64 and Intel 64</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=18" title="Edit section: Differences between AMD64 and Intel 64">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Although nearly identical, there are some differences between the two instruction sets in the semantics of a few seldom used machine instructions (or situations), which are mainly used for <a href="/wiki/System_programming" class="mw-redirect" title="System programming">system programming</a>.<sup id="cite_ref-trcscott_42-0" class="reference"><a href="#cite_note-trcscott-42">&#91;38&#93;</a></sup> Compilers generally produce <a href="/wiki/Executable" title="Executable">executables</a> (i.e. <a href="/wiki/Machine_code" title="Machine code">machine code</a>) that avoid any differences, at least for ordinary <a href="/wiki/Application_software" title="Application software">application programs</a>. This is therefore of interest mainly to developers of compilers, operating systems and similar, which must deal with individual and special system instructions.
</p>
<h3><span class="mw-headline" id="Recent_implementations">Recent implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=19" title="Edit section: Recent implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Intel&#160;64's <a href="/wiki/Find_first_set" title="Find first set"><code>BSF</code></a> and <a href="/wiki/Find_first_set" title="Find first set"><code>BSR</code></a> instructions act differently than AMD64's when the source is zero and the operand size is 32&#160;bits. The processor sets the zero flag and leaves the upper 32&#160;bits of the destination undefined.</li>
<li>AMD64 requires a different microcode update format and control MSRs (model-specific registers) while Intel&#160;64 implements <a href="/wiki/Microcode" title="Microcode">microcode</a> update unchanged from their 32-bit only processors.</li>
<li>Intel&#160;64 lacks some MSRs that are considered architectural in AMD64. These include <code>SYSCFG</code>, <code>TOP_MEM</code>, and <code>TOP_MEM2</code>.</li>
<li>Intel&#160;64 allows <code>SYSCALL</code>/<code>SYSRET</code> only in 64-bit mode (not in compatibility mode),<sup id="cite_ref-43" class="reference"><a href="#cite_note-43">&#91;39&#93;</a></sup> and allows <code>SYSENTER</code>/<code>SYSEXIT</code> in both modes.<sup id="cite_ref-44" class="reference"><a href="#cite_note-44">&#91;40&#93;</a></sup> AMD64 lacks <code>SYSENTER</code>/<code>SYSEXIT</code> in both sub-modes of <a href="/wiki/Long_mode" title="Long mode">long mode</a>.<sup id="cite_ref-amd-24593_12-17" class="reference"><a href="#cite_note-amd-24593-12">&#91;11&#93;</a></sup><sup class="reference" style="white-space:nowrap;">:<span>33</span></sup></li>
<li>In 64-bit mode, near branches with the 66H (operand size override) prefix behave differently. Intel&#160;64 ignores this prefix: the instruction has 32-bit sign extended offset, and instruction pointer is not truncated. AMD64 uses 16-bit offset field in the instruction, and clears the top 48&#160;bits of instruction pointer.</li>
<li>AMD processors raise a floating point Invalid Exception when performing an <code>FLD</code> or <code>FSTP</code> of an 80-bit signalling NaN, while Intel processors do not.</li>
<li>Intel&#160;64 lacks the ability to save and restore a reduced (and thus faster) version of the <a href="/wiki/Floating-point" class="mw-redirect" title="Floating-point">floating-point</a> state (involving the <code>FXSAVE</code> and <code>FXRSTOR</code> instructions).</li>
<li>AMD processors ever since <a href="/wiki/Opteron" title="Opteron">Opteron</a> Rev. E and <a href="/wiki/Athlon_64" title="Athlon 64">Athlon 64</a> Rev. D have reintroduced limited support for segmentation, via the Long Mode Segment Limit Enable (LMSLE) bit, to ease <a href="/wiki/X86_virtualization#64-bit" title="X86 virtualization">virtualization</a> of 64-bit guests.<sup id="cite_ref-45" class="reference"><a href="#cite_note-45">&#91;41&#93;</a></sup><sup id="cite_ref-46" class="reference"><a href="#cite_note-46">&#91;42&#93;</a></sup></li>
<li>When returning to a non-canonical address using <code>SYSRET</code>, AMD64 processors execute the general protection fault handler in privilege level 3,<sup id="cite_ref-47" class="reference"><a href="#cite_note-47">&#91;43&#93;</a></sup> while on Intel&#160;64 processors it is executed in privilege level 0.<sup id="cite_ref-48" class="reference"><a href="#cite_note-48">&#91;44&#93;</a></sup></li></ul>
<h3><span class="mw-headline" id="Older_implementations">Older implementations</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=20" title="Edit section: Older implementations">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul><li>Early AMD64 processors (typically on Socket 939 and 940) lacked the <code>CMPXCHG16B</code> instruction, which is an extension of the <code>CMPXCHG8B</code> instruction present on most post-<a href="/wiki/80486" class="mw-redirect" title="80486">80486</a> processors. Similar to <code>CMPXCHG8B</code>, <code>CMPXCHG16B</code> allows for <a href="/wiki/Atomic_operation" class="mw-redirect" title="Atomic operation">atomic operations</a> on octa-words (128-bit values). This is useful for parallel algorithms that use <a href="/wiki/Compare_and_swap" class="mw-redirect" title="Compare and swap">compare and swap</a> on data larger than the size of a pointer, common in <a href="/wiki/Lock-free_and_wait-free_algorithms" class="mw-redirect" title="Lock-free and wait-free algorithms">lock-free and wait-free algorithms</a>. Without <code>CMPXCHG16B</code> one must use workarounds, such as a <a href="/wiki/Critical_section" title="Critical section">critical section</a> or alternative lock-free approaches.<sup id="cite_ref-49" class="reference"><a href="#cite_note-49">&#91;45&#93;</a></sup> Its absence also prevents 64-bit <a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Windows</a> prior to Windows 8.1 from having a <a href="/wiki/User-mode" class="mw-redirect" title="User-mode">user-mode</a> address space larger than 8&#160;terabytes.<sup id="cite_ref-50" class="reference"><a href="#cite_note-50">&#91;46&#93;</a></sup> The 64-bit version of <a href="/wiki/Windows_8.1" title="Windows 8.1">Windows 8.1</a> requires the instruction.<sup id="cite_ref-CPUinsts8.1_51-0" class="reference"><a href="#cite_note-CPUinsts8.1-51">&#91;47&#93;</a></sup></li>
<li>Early AMD64 and Intel&#160;64 CPUs lacked <code>LAHF</code> and <code>SAHF</code> instructions in 64-bit mode. AMD introduced these instructions (also in 64-bit mode) with their Athlon&#160;64, Opteron and Turion&#160;64 revision&#160;D processors in March 2005<sup id="cite_ref-52" class="reference"><a href="#cite_note-52">&#91;48&#93;</a></sup><sup id="cite_ref-53" class="reference"><a href="#cite_note-53">&#91;49&#93;</a></sup><sup id="cite_ref-54" class="reference"><a href="#cite_note-54">&#91;50&#93;</a></sup> while Intel introduced the instructions with the Pentium&#160;4&#160;G1 stepping in December 2005. The 64-bit version of Windows 8.1 requires this feature.<sup id="cite_ref-CPUinsts8.1_51-1" class="reference"><a href="#cite_note-CPUinsts8.1-51">&#91;47&#93;</a></sup></li>
<li>Early Intel CPUs with Intel&#160;64 also lack the <a href="/wiki/NX_bit" title="NX bit">NX bit</a> of the AMD64 architecture. This feature is required by all versions of Windows 8.x.</li>
<li>Early Intel&#160;64 implementations (<a href="/wiki/Pentium_4#Prescott" title="Pentium 4">Prescott</a> and <a href="/wiki/Pentium_4#Cedar_Mill" title="Pentium 4">Cedar Mill</a>) only allowed access to 64&#160;GB of physical memory while original AMD64 implementations allowed access to 1&#160;TB of physical memory. Recent AMD64 implementations provide 256&#160;TB of physical address space (and AMD plans an expansion to 4&#160;PB),<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">&#91;<i><a href="/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (October 2010)">citation needed</span></a></i>&#93;</sup> while some Intel&#160;64 implementations could address up to 64&#160;TB.<sup id="cite_ref-55" class="reference"><a href="#cite_note-55">&#91;51&#93;</a></sup> Physical memory capacities of this size are appropriate for large-scale applications (such as large databases), and high-performance computing (centrally oriented applications and scientific computing).</li>
<li>Also, a processor supporting x86-64 still powers on in real mode for full backward compatibility.</li></ul>
<h2><span class="mw-headline" id="Adoption">Adoption</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=21" title="Edit section: Adoption">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="thumb tright"><div class="thumbinner" style="width:352px;"><a href="/wiki/File:Processor_families_in_TOP500_supercomputers.svg" class="image"><img alt="" src="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/350px-Processor_families_in_TOP500_supercomputers.svg.png" decoding="async" width="350" height="249" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/525px-Processor_families_in_TOP500_supercomputers.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ef/Processor_families_in_TOP500_supercomputers.svg/700px-Processor_families_in_TOP500_supercomputers.svg.png 2x" data-file-width="1179" data-file-height="838" /></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:Processor_families_in_TOP500_supercomputers.svg" class="internal" title="Enlarge"></a></div>An area chart showing the representation of different families of microprocessors in the TOP500 supercomputer ranking list, from 1992 to 2014.<sup id="cite_ref-56" class="reference"><a href="#cite_note-56">&#91;52&#93;</a></sup></div></div></div>
<p>In <a href="/wiki/Supercomputer" title="Supercomputer">supercomputers</a> tracked by <a href="/wiki/TOP500" title="TOP500">TOP500</a>, the appearance of 64-bit extensions for the x86 architecture enabled 64-bit x86 processors by AMD and Intel (light olive with circles, and red with circles on the diagram provided in this section, respectively) to replace most RISC processor architectures previously used in such systems (including <a href="/wiki/PA-RISC" title="PA-RISC">PA-RISC</a>, <a href="/wiki/SPARC" title="SPARC">SPARC</a>, <a href="/wiki/DEC_Alpha" title="DEC Alpha">Alpha</a> and others), as well as 32-bit x86 (green with dots and purple with dots on the diagram), even though Intel itself initially tried unsuccessfully to replace x86 with a new incompatible 64-bit architecture in the <a href="/wiki/Itanium" title="Itanium">Itanium</a> processor.
</p><p>As of 2018<sup class="plainlinks noexcerpt noprint asof-tag update" style="display:none;"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=X86-64&amp;action=edit">&#91;update&#93;</a></sup>, the main non-x86 CPU architecture which is still used in supercomputing is the <a href="/wiki/Power_ISA" title="Power ISA">Power ISA</a> used by <a href="/wiki/IBM_POWER_microprocessors" title="IBM POWER microprocessors">IBM POWER microprocessors</a> (blue with a diamond pattern on the diagram), with SPARC being far behind in numbers on TOP500, while in 2011 a <a href="/wiki/Fujitsu" title="Fujitsu">Fujitsu</a> <a href="/wiki/SPARC64_VIIIfx" class="mw-redirect" title="SPARC64 VIIIfx">SPARC64 VIIIfx</a> based supercomputer without co-processors reached number one (while it since dropped off top-10). The first ARM-based supercomputer appeared on the list in 2018<sup id="cite_ref-57" class="reference"><a href="#cite_note-57">&#91;53&#93;</a></sup> and, in recent years, non-CPU architecture co-processors (<a href="/wiki/General-purpose_computing_on_graphics_processing_units" title="General-purpose computing on graphics processing units">GPGPU</a>) have also played a big role in performance. Intel's <a href="/wiki/Xeon_Phi#Knights_Corner" title="Xeon Phi">Xeon Phi "Knights Corner"</a> coprocessors, which implement a subset of x86-64 with some vector extensions,<sup id="cite_ref-58" class="reference"><a href="#cite_note-58">&#91;54&#93;</a></sup> are also used, along with x86-64 processors, in the <a href="/wiki/Tianhe-2" title="Tianhe-2">Tianhe-2</a> supercomputer.<sup id="cite_ref-59" class="reference"><a href="#cite_note-59">&#91;55&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="Operating_system_compatibility_and_characteristics">Operating system compatibility and characteristics</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=22" title="Edit section: Operating system compatibility and characteristics">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following operating systems and releases support the x86-64 architecture in <a href="/wiki/Long_mode" title="Long mode">long mode</a>.
</p>
<h3><span class="mw-headline" id="BSD">BSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=23" title="Edit section: BSD">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="DragonFly_BSD">DragonFly BSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=24" title="Edit section: DragonFly BSD">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Preliminary infrastructure work was started in February 2004 for a x86-64 port.<sup id="cite_ref-dfly-amd64-prelim_60-0" class="reference"><a href="#cite_note-dfly-amd64-prelim-60">&#91;56&#93;</a></sup> This development later stalled. Development started again during July 2007<sup id="cite_ref-dfly-amd64-noah_61-0" class="reference"><a href="#cite_note-dfly-amd64-noah-61">&#91;57&#93;</a></sup>
and continued during <a href="/wiki/Google_Summer_of_Code" title="Google Summer of Code">Google Summer of Code</a> 2008 and SoC 2009.<sup id="cite_ref-dfly-amd64-soc2008_62-0" class="reference"><a href="#cite_note-dfly-amd64-soc2008-62">&#91;58&#93;</a></sup><sup id="cite_ref-dfly-amd64-soc2009_63-0" class="reference"><a href="#cite_note-dfly-amd64-soc2009-63">&#91;59&#93;</a></sup> The first official release to contain x86-64 support was version 2.4.<sup id="cite_ref-dflyamd64-release_64-0" class="reference"><a href="#cite_note-dflyamd64-release-64">&#91;60&#93;</a></sup>
</p>
<h4><span class="mw-headline" id="FreeBSD">FreeBSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=25" title="Edit section: FreeBSD">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a> first added x86-64 support under the name "amd64" as an experimental architecture in 5.1-RELEASE in June 2003. It was included as a standard distribution architecture as of 5.2-RELEASE in January 2004. Since then, FreeBSD has designated it as a Tier&#160;1 platform. The 6.0-RELEASE version cleaned up some quirks with running x86 executables under amd64, and most drivers work just as they do on the x86 architecture. Work is currently being done to integrate more fully the x86 <a href="/wiki/Application_binary_interface" title="Application binary interface">application binary interface</a> (ABI), in the same manner as the Linux 32-bit ABI compatibility currently works.
</p>
<h4><span class="mw-headline" id="NetBSD">NetBSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=26" title="Edit section: NetBSD">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>x86-64 architecture support was first committed to the <a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> source tree on June 19, 2001. As of NetBSD&#160;2.0, released on December 9, 2004, <i>NetBSD/amd64</i> is a fully integrated and supported port.
32-bit code is still supported in 64-bit mode, with a netbsd-32 kernel compatibility layer for 32-bit syscalls. The NX bit is used to provide non-executable stack and heap with per-page granularity (segment granularity being used on 32-bit x86).
</p>
<h4><span class="mw-headline" id="OpenBSD">OpenBSD</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=27" title="Edit section: OpenBSD">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p><a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> has supported AMD64 since OpenBSD 3.5, released on May 1, 2004. Complete in-tree implementation of AMD64 support was achieved prior to the hardware's initial release because AMD had loaned several machines for the project's <a href="/wiki/Hackathon" title="Hackathon">hackathon</a> that year. OpenBSD developers have taken to the platform because of its support for the <a href="/wiki/NX_bit" title="NX bit">NX bit</a>, which allowed for an easy implementation of the <a href="/wiki/W%5EX" title="W^X">W^X</a> feature.
</p><p>The code for the AMD64 port of OpenBSD also runs on Intel 64 processors which contains cloned use of the AMD64 extensions, but since Intel left out the page table NX bit in early Intel 64 processors, there is no W^X capability on those Intel CPUs; later Intel 64 processors added the NX bit under the name "XD bit". <a href="/wiki/Symmetric_multiprocessing" title="Symmetric multiprocessing">Symmetric multiprocessing</a> (SMP) works on OpenBSD's AMD64 port, starting with release 3.6 on November 1, 2004.
</p>
<h3><span class="mw-headline" id="DOS">DOS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=28" title="Edit section: DOS">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>It is possible to enter <a href="/wiki/Long_mode" title="Long mode">long mode</a> under <a href="/wiki/DOS" title="DOS">DOS</a> without a DOS extender,<sup id="cite_ref-65" class="reference"><a href="#cite_note-65">&#91;61&#93;</a></sup> but the user must return to real mode in order to call BIOS or DOS interrupts.
</p><p>It may also be possible to enter <a href="/wiki/Long_mode" title="Long mode">long mode</a> with a <a href="/wiki/DOS_extender" title="DOS extender">DOS extender</a> similar to <a href="/wiki/DOS/4GW" class="mw-redirect" title="DOS/4GW">DOS/4GW</a>, but more complex since x86-64 lacks <a href="/wiki/Virtual_8086_mode" title="Virtual 8086 mode">virtual 8086 mode</a>. DOS itself is not aware of that, and no benefits should be expected unless running DOS in an emulation with an adequate virtualization driver backend, for example: the mass storage interface.
</p>
<h3><span class="mw-headline" id="Linux">Linux</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=29" title="Edit section: Linux">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Comparison_of_Linux_distributions#Instruction_set_architecture_support" title="Comparison of Linux distributions">Comparison of Linux distributions &#160;Instruction set architecture support</a></div>
<p><a href="/wiki/Linux" title="Linux">Linux</a> was the first operating system kernel to run the x86-64 architecture in <a href="/wiki/Long_mode" title="Long mode">long mode</a>, starting with the 2.4 version in 2001 (preceding the hardware's availability).<sup id="cite_ref-66" class="reference"><a href="#cite_note-66">&#91;62&#93;</a></sup><sup id="cite_ref-67" class="reference"><a href="#cite_note-67">&#91;63&#93;</a></sup> Linux also provides backward compatibility for running 32-bit executables. This permits programs to be recompiled into long mode while retaining the use of 32-bit programs. Several Linux distributions currently ship with x86-64-native kernels and <a href="/wiki/Userland_(computing)" class="mw-redirect" title="Userland (computing)">userlands</a>. Some, such as <a href="/wiki/Arch_Linux" title="Arch Linux">Arch Linux</a>,<sup id="cite_ref-68" class="reference"><a href="#cite_note-68">&#91;64&#93;</a></sup> <a href="/wiki/SUSE_Linux" title="SUSE Linux">SUSE</a>, <a href="/wiki/Mandriva_Linux" title="Mandriva Linux">Mandriva</a>, and <a href="/wiki/Debian" title="Debian">Debian</a> allow users to install a set of 32-bit components and libraries when installing off a 64-bit DVD, thus allowing most existing 32-bit applications to run alongside the 64-bit OS. Other distributions, such as <a href="/wiki/Fedora_(operating_system)" title="Fedora (operating system)">Fedora</a>, <a href="/wiki/Slackware" title="Slackware">Slackware</a> and <a href="/wiki/Ubuntu_(operating_system)" class="mw-redirect" title="Ubuntu (operating system)">Ubuntu</a>, are available in one version compiled for a 32-bit architecture and another compiled for a 64-bit architecture. Fedora and <a href="/wiki/Red_Hat_Enterprise_Linux" title="Red Hat Enterprise Linux">Red Hat Enterprise Linux</a> allow concurrent installation of all userland components in both 32 and 64-bit versions on a 64-bit system.
</p><p><a href="/wiki/X32_ABI" title="X32 ABI">x32 ABI</a> (Application Binary Interface), introduced in Linux 3.4, allows programs compiled for the x32 ABI to run in the 64-bit mode of x86-64 while only using 32-bit pointers and data fields.<sup id="cite_ref-x32ABIHOnline_69-0" class="reference"><a href="#cite_note-x32ABIHOnline-69">&#91;65&#93;</a></sup><sup id="cite_ref-x32ABILinuxPlumbers_70-0" class="reference"><a href="#cite_note-x32ABILinuxPlumbers-70">&#91;66&#93;</a></sup><sup id="cite_ref-x32ABIDevelopmentGroup_71-0" class="reference"><a href="#cite_note-x32ABIDevelopmentGroup-71">&#91;67&#93;</a></sup>
Though this limits the program to a virtual address space of 4&#160;GB it also decreases the memory footprint of the program and in some cases can allow it to run faster.<sup id="cite_ref-x32ABIHOnline_69-1" class="reference"><a href="#cite_note-x32ABIHOnline-69">&#91;65&#93;</a></sup><sup id="cite_ref-x32ABILinuxPlumbers_70-1" class="reference"><a href="#cite_note-x32ABILinuxPlumbers-70">&#91;66&#93;</a></sup><sup id="cite_ref-x32ABIDevelopmentGroup_71-1" class="reference"><a href="#cite_note-x32ABIDevelopmentGroup-71">&#91;67&#93;</a></sup>
</p><p>64-bit Linux allows up to 128&#160;<a href="/wiki/Terabyte" title="Terabyte">TB</a> of virtual address space for individual processes, and can address approximately 64&#160;TB of physical memory, subject to processor and system limitations.<sup id="cite_ref-DebianAMD64_72-0" class="reference"><a href="#cite_note-DebianAMD64-72">&#91;68&#93;</a></sup>
</p>
<h3><span class="mw-headline" id="macOS">macOS</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=30" title="Edit section: macOS">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Mac OS X 10.4.7 and higher versions of <a href="/wiki/Mac_OS_X_Tiger" title="Mac OS X Tiger">Mac OS X 10.4</a> run 64-bit command-line tools using the POSIX and math libraries on 64-bit Intel-based machines, just as all versions of Mac OS X 10.4 and 10.5 run them on 64-bit PowerPC machines. No other libraries or frameworks work with 64-bit applications in Mac OS X 10.4.<sup id="cite_ref-73" class="reference"><a href="#cite_note-73">&#91;69&#93;</a></sup>
The kernel, and all kernel extensions, are 32-bit only.
</p><p><a href="/wiki/Mac_OS_X_Leopard" title="Mac OS X Leopard">Mac OS X 10.5</a> supports 64-bit GUI applications using <a href="/wiki/Cocoa_(API)" title="Cocoa (API)">Cocoa</a>, <a href="/wiki/Quartz_(graphics_layer)" title="Quartz (graphics layer)">Quartz</a>, <a href="/wiki/OpenGL" title="OpenGL">OpenGL</a>, and <a href="/wiki/X11" class="mw-redirect" title="X11">X11</a> on 64-bit Intel-based machines, as well as on 64-bit <a href="/wiki/PowerPC" title="PowerPC">PowerPC</a> machines.<sup id="cite_ref-74" class="reference"><a href="#cite_note-74">&#91;70&#93;</a></sup>
All non-GUI libraries and frameworks also support 64-bit applications on those platforms. The kernel, and all kernel extensions, are 32-bit only.
</p><p><a href="/wiki/Mac_OS_X_Snow_Leopard" title="Mac OS X Snow Leopard">Mac OS X 10.6</a> is the first version of <a href="/wiki/MacOS" title="MacOS">macOS</a> that supports a 64-bit <a href="/wiki/Kernel_(computing)" class="mw-redirect" title="Kernel (computing)">kernel</a>. However, not all 64-bit computers can run the 64-bit kernel, and not all 64-bit computers that can run the 64-bit kernel will do so by default.<sup id="cite_ref-75" class="reference"><a href="#cite_note-75">&#91;71&#93;</a></sup>
The 64-bit kernel, like the 32-bit kernel, supports 32-bit applications; both kernels also support 64-bit applications. 32-bit applications have a virtual address space limit of 4&#160;GB under either kernel.<sup id="cite_ref-arstechnicaMacOSX64bit_76-0" class="reference"><a href="#cite_note-arstechnicaMacOSX64bit-76">&#91;72&#93;</a></sup><sup id="cite_ref-Apple64Bit_77-0" class="reference"><a href="#cite_note-Apple64Bit-77">&#91;73&#93;</a></sup>
</p><p><a href="/wiki/OS_X_Mountain_Lion" title="OS X Mountain Lion">OS X 10.8</a> includes only the 64-bit kernel, but continues to support 32-bit applications.
</p><p><a href="/wiki/MacOS_Catalina" title="MacOS Catalina">macOS 10.15</a> includes only the 64-bit kernel and no longer supports 32-bit applications.
</p><p>The 64-bit kernel does not support 32-bit <a href="/wiki/Loadable_kernel_module" title="Loadable kernel module">kernel extensions</a>, and the 32-bit kernel does not support 64-bit kernel extensions.
</p><p>macOS uses the <a href="/wiki/Universal_binary" title="Universal binary">universal binary</a> format to package 32- and 64-bit versions of application and library code into a single file; the most appropriate version is automatically selected at load time. In Mac OS X 10.6, the universal binary format is also used for the kernel and for those kernel extensions that support both 32-bit and 64-bit kernels.
</p>
<h3><span class="mw-headline" id="Solaris">Solaris</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=31" title="Edit section: Solaris">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div role="note" class="hatnote navigation-not-searchable">See also: <a href="/wiki/Illumos" title="Illumos">illumos</a></div>
<p><a href="/wiki/Solaris_(operating_system)" title="Solaris (operating system)">Solaris</a> 10 and later releases support the x86-64 architecture.
</p><p>For Solaris 10, just as with the <a href="/wiki/SPARC" title="SPARC">SPARC</a> architecture, there is only one operating system image, which contains a 32-bit kernel and a 64-bit kernel; this is labeled as the "x64/x86" DVD-ROM image. The default behavior is to boot a 64-bit kernel, allowing both 64-bit and existing or new 32-bit executables to be run. A 32-bit kernel can also be manually selected, in which case only 32-bit executables will run. The <code>isainfo</code> command can be used to determine if a system is running a 64-bit kernel.
</p><p>For Solaris 11, only the 64-bit kernel is provided. However, the 64-bit kernel supports both 32- and 64-bit executables, libraries, and system calls.
</p>
<h3><span class="mw-headline" id="Windows">Windows</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=32" title="Edit section: Windows">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>x64 editions of Microsoft Windows client and server<a href="/wiki/Windows_XP_Professional_x64_Edition" title="Windows XP Professional x64 Edition">Windows XP Professional x64 Edition</a> and <a href="/wiki/Windows_Server_2003" title="Windows Server 2003">Windows Server 2003</a> x64 Editionwere released in March 2005.<sup id="cite_ref-78" class="reference"><a href="#cite_note-78">&#91;74&#93;</a></sup> Internally they are actually the same build (5.2.3790.1830 SP1),<sup id="cite_ref-79" class="reference"><a href="#cite_note-79">&#91;75&#93;</a></sup><sup id="cite_ref-80" class="reference"><a href="#cite_note-80">&#91;76&#93;</a></sup> as they share the same source base and operating system binaries, so even system updates are released in unified packages, much in the manner as Windows 2000 Professional and Server editions for x86. <a href="/wiki/Windows_Vista" title="Windows Vista">Windows Vista</a>, which also has many different editions, was released in January 2007. <a href="/wiki/Windows_7" title="Windows 7">Windows&#160;7</a> was released in July 2009. <a href="/wiki/Windows_Server_2008_R2" title="Windows Server 2008 R2">Windows Server 2008 R2</a> was sold in only x64 and Itanium editions; later versions of Windows Server only offer an x64 edition.
</p><p>Versions of Windows for x64 prior to Windows 8.1 and Windows Server 2012 R2 offer the following:
</p>
<ul><li>8&#160;TB of virtual address space per process, accessible from both user mode and kernel mode, referred to as the user mode address space. An x64 program can use all of this, subject to backing store limits on the system, and provided it is linked with the "large address aware" option.<sup id="cite_ref-VSdocLAA_81-0" class="reference"><a href="#cite_note-VSdocLAA-81">&#91;77&#93;</a></sup> This is a 4096-fold increase over the default 2&#160;GB user-mode virtual address space offered by 32-bit Windows.<sup id="cite_ref-Pietrek64BitWindowsProgramming_82-0" class="reference"><a href="#cite_note-Pietrek64BitWindowsProgramming-82">&#91;78&#93;</a></sup><sup id="cite_ref-MicrosoftMoveTox64_83-0" class="reference"><a href="#cite_note-MicrosoftMoveTox64-83">&#91;79&#93;</a></sup></li>
<li>8&#160;TB of kernel mode virtual address space for the operating system.<sup id="cite_ref-Pietrek64BitWindowsProgramming_82-1" class="reference"><a href="#cite_note-Pietrek64BitWindowsProgramming-82">&#91;78&#93;</a></sup> As with the user mode address space, this is a 4096-fold increase over 32-bit Windows versions. The increased space primarily benefits the file system cache and kernel mode "heaps" (non-paged pool and paged pool). Windows only uses a total of 16&#160;TB out of the 256&#160;TB implemented by the processors because early AMD64 processors lacked a <code>CMPXCHG16B</code> instruction.<sup id="cite_ref-84" class="reference"><a href="#cite_note-84">&#91;80&#93;</a></sup></li></ul>
<p>Under Windows 8.1 and Windows Server 2012 R2, both user mode and kernel mode virtual address spaces have been extended to 128&#160;TB.<sup id="cite_ref-win-lim-msdn_24-3" class="reference"><a href="#cite_note-win-lim-msdn-24">&#91;22&#93;</a></sup> These versions of Windows will not install on processors that lack the <code>CMPXCHG16B</code> instruction.
</p><p>The following additional characteristics apply to all x64 versions of Windows:
</p>
<ul><li>Ability to run existing 32-bit applications (<code>.exe</code> programs) and dynamic link libraries (<code>.dll</code>s) using <a href="/wiki/WoW64" title="WoW64">WoW64</a> if WoW64 is supported on that version. Furthermore, a 32-bit program, if it was linked with the "large address aware" option,<sup id="cite_ref-VSdocLAA_81-1" class="reference"><a href="#cite_note-VSdocLAA-81">&#91;77&#93;</a></sup> can use up to 4&#160;GB of virtual address space in 64-bit Windows, instead of the default 2&#160;GB (optional 3&#160;GB with <code>/3GB</code> boot option and "large address aware" link option) offered by 32-bit Windows.<sup id="cite_ref-64-bitProgrammingGameDevelopers_85-0" class="reference"><a href="#cite_note-64-bitProgrammingGameDevelopers-85">&#91;81&#93;</a></sup> Unlike the use of the <code>/3GB</code> boot option on x86, this does not reduce the kernel mode virtual address space available to the operating system. 32-bit applications can, therefore, benefit from running on x64 Windows even if they are not recompiled for x86-64.</li>
<li>Both 32- and 64-bit applications, if not linked with "large address aware," are limited to 2&#160;GB of virtual address space.</li>
<li>Ability to use up to 128&#160;GB (Windows XP/Vista), 192&#160;GB (Windows&#160;7), 512&#160;GB (Windows&#160;8), 1&#160;TB (Windows Server 2003), 2&#160;TB (Windows Server 2008/Windows 10), 4&#160;TB (Windows Server 2012), or 24&#160;TB (Windows Server 2016/2019) of physical random access memory (RAM).<sup id="cite_ref-86" class="reference"><a href="#cite_note-86">&#91;82&#93;</a></sup></li>
<li><a href="/wiki/LLP64" class="mw-redirect" title="LLP64">LLP64</a> data model: "int" and "long" types are 32&#160;bits wide, long long is 64&#160;bits, while pointers and types derived from pointers are 64&#160;bits wide.</li>
<li>Kernel mode device drivers must be 64-bit versions; there is no way to run 32-bit kernel mode executables within the 64-bit operating system. User mode device drivers can be either 32-bit or 64-bit.</li>
<li>16-bit Windows (Win16) and DOS applications will not run on x86-64 versions of Windows due to the removal of the <a href="/wiki/Virtual_DOS_machine" title="Virtual DOS machine">virtual DOS machine</a> subsystem (NTVDM) which relied upon the ability to use virtual 8086 mode. Virtual 8086 mode cannot be entered while running in long mode.</li>
<li>Full implementation of the <a href="/wiki/NX_bit" title="NX bit">NX</a> (No Execute) page protection feature. This is also implemented on recent 32-bit versions of Windows when they are started in PAE mode.</li>
<li>Instead of FS segment descriptor on x86 versions of the <a href="/wiki/Windows_NT" title="Windows NT">Windows NT</a> family, GS segment descriptor is used to point to two operating system defined structures: Thread Information Block (NT_TIB) in user mode and Processor Control Region (KPCR) in kernel mode. Thus, for example, in user mode <code>GS:0</code> is the address of the first member of the Thread Information Block. Maintaining this convention made the x86-64 port easier, but required AMD to retain the function of the FS and GS segments in long mode  even though segmented addressing <i>per se</i> is not really used by any modern operating system.<sup id="cite_ref-Pietrek64BitWindowsProgramming_82-2" class="reference"><a href="#cite_note-Pietrek64BitWindowsProgramming-82">&#91;78&#93;</a></sup></li>
<li>Early reports claimed that the operating system scheduler would not save and restore the x87 FPU machine state across thread context switches. Observed behavior shows that this is not the case: the x87 state is saved and restored, except for kernel mode-only threads (a limitation that exists in the 32-bit version as well). The most recent documentation available from Microsoft states that the x87/MMX/3DNow! instructions may be used in long mode, but that they are deprecated and may cause compatibility problems in the future.<sup id="cite_ref-64-bitProgrammingGameDevelopers_85-1" class="reference"><a href="#cite_note-64-bitProgrammingGameDevelopers-85">&#91;81&#93;</a></sup></li>
<li>Some components like <a href="/wiki/Microsoft_Jet_Database_Engine" title="Microsoft Jet Database Engine">Microsoft Jet Database Engine</a> and <a href="/wiki/Data_Access_Objects" class="mw-redirect" title="Data Access Objects">Data Access Objects</a> will not be ported to 64-bit architectures such as x86-64 and IA-64.<sup id="cite_ref-87" class="reference"><a href="#cite_note-87">&#91;83&#93;</a></sup><sup id="cite_ref-88" class="reference"><a href="#cite_note-88">&#91;84&#93;</a></sup></li>
<li><a href="/wiki/Microsoft_Visual_Studio" title="Microsoft Visual Studio">Microsoft Visual Studio</a> can compile <a href="/wiki/Native_code" class="mw-redirect" title="Native code">native applications</a> to target either the x86-64 architecture, which can run only on 64-bit Microsoft Windows, or the <a href="/wiki/IA-32" title="IA-32">IA-32</a> architecture, which can run as a 32-bit application on 32-bit Microsoft Windows or 64-bit Microsoft Windows in <a href="/wiki/WoW64" title="WoW64">WoW64</a> emulation mode. <a href="/wiki/Managed_code" title="Managed code">Managed applications</a> can be compiled either in IA-32, x86-64 or AnyCPU modes. Software created in the first two modes behave like their IA-32 or x86-64 native code counterparts respectively; When using the AnyCPU mode, however, applications in 32-bit versions of Microsoft Windows run as 32-bit applications, while they run as a 64-bit application in 64-bit editions of Microsoft Windows.</li></ul>
<h2><span class="mw-headline" id="Video_game_consoles">Video game consoles</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=33" title="Edit section: Video game consoles">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Both <a href="/wiki/PlayStation_4" title="PlayStation 4">PlayStation 4</a> and <a href="/wiki/Xbox_One" title="Xbox One">Xbox One</a> and their successors incorporate AMD x86-64 processors, based on the <a href="/wiki/Jaguar_(microarchitecture)" title="Jaguar (microarchitecture)">Jaguar</a> <a href="/wiki/Microarchitecture" title="Microarchitecture">microarchitecture</a>.<sup id="cite_ref-XboxOneMay2013Anandtechcomparison_89-0" class="reference"><a href="#cite_note-XboxOneMay2013Anandtechcomparison-89">&#91;85&#93;</a></sup><sup id="cite_ref-XboxOneMay2013SpecGameinformer_90-0" class="reference"><a href="#cite_note-XboxOneMay2013SpecGameinformer-90">&#91;86&#93;</a></sup> Firmware and games are written in x86-64 code; no legacy x86 code is involved.
</p>
<h2><span class="mw-headline" id="Industry_naming_conventions">Industry naming conventions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=34" title="Edit section: Industry naming conventions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Since AMD64 and Intel 64 are substantially similar, many software and hardware products use one vendor-neutral term to indicate their compatibility with both implementations. AMD's original designation for this processor architecture, "x86-64", is still sometimes used for this purpose,<sup id="cite_ref-apple-x86-64_2-1" class="reference"><a href="#cite_note-apple-x86-64-2">&#91;2&#93;</a></sup> as is the variant "x86_64".<sup id="cite_ref-apple-x86_64-arch-manpage_3-1" class="reference"><a href="#cite_note-apple-x86_64-arch-manpage-3">&#91;3&#93;</a></sup><sup id="cite_ref-apple-x86_64-email_4-1" class="reference"><a href="#cite_note-apple-x86_64-email-4">&#91;4&#93;</a></sup> Other companies, such as <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a><sup id="cite_ref-ms-x64_6-1" class="reference"><a href="#cite_note-ms-x64-6">&#91;6&#93;</a></sup> and <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a>/<a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a>,<sup id="cite_ref-solaris-x64_5-1" class="reference"><a href="#cite_note-solaris-x64-5">&#91;5&#93;</a></sup> use the contraction "x64" in marketing material.
</p><p>The term <a href="/wiki/IA-64" title="IA-64">IA-64</a> refers to the <a href="/wiki/Itanium" title="Itanium">Itanium</a> processor, and should not be confused with x86-64, as it is a completely different instruction set.
</p><p>Many operating systems and products, especially those that introduced x86-64 support prior to Intel's entry into the market, use the term "AMD64" or "amd64" to refer to both AMD64 and Intel 64.
</p>
<ul><li><b>amd64</b>
<ul><li>Most <a href="/wiki/BSD" class="mw-redirect" title="BSD">BSD</a> systems such as <a href="/wiki/FreeBSD" title="FreeBSD">FreeBSD</a>, <a href="/wiki/MidnightBSD" title="MidnightBSD">MidnightBSD</a>, <a href="/wiki/NetBSD" title="NetBSD">NetBSD</a> and <a href="/wiki/OpenBSD" title="OpenBSD">OpenBSD</a> refer to both AMD64 and Intel 64 under the architecture name "amd64".</li>
<li>Some <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a> such as <a href="/wiki/Debian" title="Debian">Debian</a>, <a href="/wiki/Ubuntu_(operating_system)" class="mw-redirect" title="Ubuntu (operating system)">Ubuntu</a>, <a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo Linux</a> refer to both AMD64 and Intel 64 under the architecture name "amd64".</li>
<li><a href="/wiki/Microsoft_Windows" title="Microsoft Windows">Microsoft Windows</a>'s x64 versions use the AMD64 moniker internally to designate various components which use or are compatible with this architecture. For example, the <a href="/wiki/Environment_variable" title="Environment variable">environment variable</a> PROCESSOR_ARCHITECTURE is assigned the value "AMD64" as opposed to "x86" in 32-bit versions, and the system directory on a Windows x64 Edition installation CD-ROM is named "AMD64", in contrast to "i386" in 32-bit versions.<sup id="cite_ref-91" class="reference"><a href="#cite_note-91">&#91;87&#93;</a></sup></li>
<li>Sun's <a href="/wiki/Solaris_(operating_system)" title="Solaris (operating system)">Solaris</a>' <i>isalist</i> command identifies both AMD64- and Intel 64-based systems as "amd64".</li>
<li><a href="/wiki/Java_Development_Kit" title="Java Development Kit">Java Development Kit</a> (JDK): the name "amd64" is used in directory names containing x86-64 files.</li></ul></li>
<li><b>x86_64</b>
<ul><li>The <a href="/wiki/Linux_kernel" title="Linux kernel">Linux kernel</a><sup id="cite_ref-92" class="reference"><a href="#cite_note-92">&#91;88&#93;</a></sup> and the <a href="/wiki/GNU_Compiler_Collection" title="GNU Compiler Collection">GNU Compiler Collection</a> refers to 64-bit architecture as "x86_64".</li>
<li>Some Linux distributions, such as <a href="/wiki/Fedora_(operating_system)" title="Fedora (operating system)">Fedora</a>, <a href="/wiki/OpenSUSE" title="OpenSUSE">openSUSE</a>, <a href="/wiki/Arch_Linux" title="Arch Linux">Arch Linux</a>, <a href="/wiki/Gentoo_Linux" title="Gentoo Linux">Gentoo Linux</a> refer to this 64-bit architecture as "x86_64".</li>
<li>Apple <a href="/wiki/MacOS" title="MacOS">macOS</a> refers to 64-bit architecture as "x86-64" or "x86_64", as seen in the Terminal command <code>arch</code><sup id="cite_ref-apple-x86_64-arch-manpage_3-2" class="reference"><a href="#cite_note-apple-x86_64-arch-manpage-3">&#91;3&#93;</a></sup> and in their developer documentation.<sup id="cite_ref-apple-x86-64_2-2" class="reference"><a href="#cite_note-apple-x86-64-2">&#91;2&#93;</a></sup><sup id="cite_ref-apple-x86_64-email_4-2" class="reference"><a href="#cite_note-apple-x86_64-email-4">&#91;4&#93;</a></sup></li>
<li>Breaking with most other BSD systems, <a href="/wiki/DragonFly_BSD" title="DragonFly BSD">DragonFly BSD</a> refers to 64-bit architecture as "x86_64".</li>
<li><a href="/wiki/Haiku_(operating_system)" title="Haiku (operating system)">Haiku</a> refers to 64-bit architecture as "x86_64".</li></ul></li></ul>
<h2><span class="mw-headline" id="Licensing">Licensing</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=35" title="Edit section: Licensing">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>x86-64/AMD64 was solely developed by AMD. AMD holds patents on techniques used in AMD64;<sup id="cite_ref-93" class="reference"><a href="#cite_note-93">&#91;89&#93;</a></sup><sup id="cite_ref-94" class="reference"><a href="#cite_note-94">&#91;90&#93;</a></sup><sup id="cite_ref-95" class="reference"><a href="#cite_note-95">&#91;91&#93;</a></sup> those patents must be licensed from AMD in order to implement AMD64. Intel entered into a cross-licensing agreement with AMD, licensing to AMD their patents on existing x86 techniques, and licensing from AMD their patents on techniques used in x86-64.<sup id="cite_ref-96" class="reference"><a href="#cite_note-96">&#91;92&#93;</a></sup> In 2009, AMD and Intel settled several lawsuits and cross-licensing disagreements, extending their cross-licensing agreements.<sup id="cite_ref-97" class="reference"><a href="#cite_note-97">&#91;93&#93;</a></sup><sup id="cite_ref-98" class="reference"><a href="#cite_note-98">&#91;94&#93;</a></sup><sup id="cite_ref-99" class="reference"><a href="#cite_note-99">&#91;95&#93;</a></sup>
</p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=36" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a href="/wiki/AMD_Generic_Encapsulated_Software_Architecture" class="mw-redirect" title="AMD Generic Encapsulated Software Architecture">AMD Generic Encapsulated Software Architecture</a> (AGESA)</li></ul>
<h2><span class="mw-headline" id="Notes">Notes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=37" title="Edit section: Notes">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist" style="list-style-type: decimal;">
<div class="mw-references-wrap"><ol class="references">
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text">Various names are used for the instruction set. Prior to the launch, x86-64 and x86_64 were used, while upon the release AMD named it AMD64.<sup id="cite_ref-inq-amd64_1-0" class="reference"><a href="#cite_note-inq-amd64-1">&#91;1&#93;</a></sup>
Intel initially used the names <b>IA-32e</b> and <b>EM64T</b> before finally settling on "Intel 64" for its implementation. Some in the industry, including <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple</a>,<sup id="cite_ref-apple-x86-64_2-0" class="reference"><a href="#cite_note-apple-x86-64-2">&#91;2&#93;</a></sup><sup id="cite_ref-apple-x86_64-arch-manpage_3-0" class="reference"><a href="#cite_note-apple-x86_64-arch-manpage-3">&#91;3&#93;</a></sup><sup id="cite_ref-apple-x86_64-email_4-0" class="reference"><a href="#cite_note-apple-x86_64-email-4">&#91;4&#93;</a></sup> use x86-64 and x86_64, while others, notably <a href="/wiki/Sun_Microsystems" title="Sun Microsystems">Sun Microsystems</a><sup id="cite_ref-solaris-x64_5-0" class="reference"><a href="#cite_note-solaris-x64-5">&#91;5&#93;</a></sup>
(now <a href="/wiki/Oracle_Corporation" title="Oracle Corporation">Oracle Corporation</a>) and <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>,<sup id="cite_ref-ms-x64_6-0" class="reference"><a href="#cite_note-ms-x64-6">&#91;6&#93;</a></sup>
use x64. The <a href="/wiki/BSD" class="mw-redirect" title="BSD">BSD</a> family of OSs and several <a href="/wiki/Linux_distribution" title="Linux distribution">Linux distributions</a><sup id="cite_ref-7" class="reference"><a href="#cite_note-7">&#91;7&#93;</a></sup><sup id="cite_ref-8" class="reference"><a href="#cite_note-8">&#91;8&#93;</a></sup>
use AMD64, as does Microsoft Windows internally.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">&#91;9&#93;</a></sup><sup id="cite_ref-10" class="reference"><a href="#cite_note-10">&#91;10&#93;</a></sup></span>
</li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text">In practice, 64-bit operating systems generally do not support 16-bit applications, although modern versions of Microsoft Windows contain a limited workaround that effectively supports 16-bit <a href="/wiki/InstallShield" title="InstallShield">InstallShield</a> and Microsoft ACME installers by silently substituting them with 32-bit code.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">&#91;12&#93;</a></sup></span>
</li>
</ol></div></div>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=38" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-inq-amd64-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-inq-amd64_1-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://wiki.debian.org/DebianAMD64Faq">"Debian AMD64 FAQ"</a>. <i>Debian Wiki</i><span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Debian+Wiki&amp;rft.atitle=Debian+AMD64+FAQ&amp;rft_id=http%3A%2F%2Fwiki.debian.org%2FDebianAMD64Faq&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><style data-mw-deduplicate="TemplateStyles:r935243608">.mw-parser-output cite.citation{font-style:inherit}.mw-parser-output .citation q{quotes:"\"""\"""'""'"}.mw-parser-output .id-lock-free a,.mw-parser-output .citation .cs1-lock-free a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/6/65/Lock-green.svg/9px-Lock-green.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-limited a,.mw-parser-output .id-lock-registration a,.mw-parser-output .citation .cs1-lock-limited a,.mw-parser-output .citation .cs1-lock-registration a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/d/d6/Lock-gray-alt-2.svg/9px-Lock-gray-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .id-lock-subscription a,.mw-parser-output .citation .cs1-lock-subscription a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/a/aa/Lock-red-alt-2.svg/9px-Lock-red-alt-2.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration{color:#555}.mw-parser-output .cs1-subscription span,.mw-parser-output .cs1-registration span{border-bottom:1px dotted;cursor:help}.mw-parser-output .cs1-ws-icon a{background:url("//upload.wikimedia.org/wikipedia/commons/thumb/4/4c/Wikisource-logo.svg/12px-Wikisource-logo.svg.png")no-repeat;background-position:right .1em center}.mw-parser-output code.cs1-code{color:inherit;background:inherit;border:inherit;padding:inherit}.mw-parser-output .cs1-hidden-error{display:none;font-size:100%}.mw-parser-output .cs1-visible-error{font-size:100%}.mw-parser-output .cs1-maint{display:none;color:#33aa33;margin-left:0.3em}.mw-parser-output .cs1-subscription,.mw-parser-output .cs1-registration,.mw-parser-output .cs1-format{font-size:95%}.mw-parser-output .cs1-kern-left,.mw-parser-output .cs1-kern-wl-left{padding-left:0.2em}.mw-parser-output .cs1-kern-right,.mw-parser-output .cs1-kern-wl-right{padding-right:0.2em}</style></span>
</li>
<li id="cite_note-apple-x86-64-2"><span class="mw-cite-backlink">^ <a href="#cite_ref-apple-x86-64_2-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-apple-x86-64_2-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-apple-x86-64_2-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://developer.apple.com/library/mac/#documentation/developertools/Conceptual/MachOTopics/1-Articles/x86_64_code.html">"x86-64 Code Model"</a>. Apple<span class="reference-accessdate">. Retrieved <span class="nowrap">November 23,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=x86-64+Code+Model&amp;rft.pub=Apple&amp;rft_id=https%3A%2F%2Fdeveloper.apple.com%2Flibrary%2Fmac%2F%23documentation%2Fdevelopertools%2FConceptual%2FMachOTopics%2F1-Articles%2Fx86_64_code.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-apple-x86_64-arch-manpage-3"><span class="mw-cite-backlink">^ <a href="#cite_ref-apple-x86_64-arch-manpage_3-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-apple-x86_64-arch-manpage_3-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-apple-x86_64-arch-manpage_3-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><span class="plainlinksneverexpand"><code><a rel="nofollow" class="external text" href="https://www.unix.com/man-page/mojave/1/arch">arch(1)</a></code></span>&#160;&#160;<a href="/wiki/Darwin_(operating_system)" title="Darwin (operating system)">Darwin</a> and <a href="/wiki/MacOS" title="MacOS">macOS</a> General Commands <a href="/wiki/Man_page" title="Man page">Manual</a></span>
</li>
<li id="cite_note-apple-x86_64-email-4"><span class="mw-cite-backlink">^ <a href="#cite_ref-apple-x86_64-email_4-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-apple-x86_64-email_4-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-apple-x86_64-email_4-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">Kevin Van Vechten (August 9, 2006). <a rel="nofollow" class="external text" href="http://lists.apple.com/archives/Darwin-dev/2006/Aug/msg00095.html">"re: Intel XNU bug report"</a>. <i>Darwin-dev mailing list</i>. <a href="/wiki/Apple_Computer" class="mw-redirect" title="Apple Computer">Apple Computer</a><span class="reference-accessdate">. Retrieved <span class="nowrap">October 5,</span> 2006</span>. <q>The kernel and developer tools have standardized on "x86_64" for the name of the Mach-O architecture</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Darwin-dev+mailing+list&amp;rft.atitle=re%3A+Intel+XNU+bug+report&amp;rft.date=2006-08-09&amp;rft.au=Kevin+Van+Vechten&amp;rft_id=http%3A%2F%2Flists.apple.com%2Farchives%2FDarwin-dev%2F2006%2FAug%2Fmsg00095.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-solaris-x64-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-solaris-x64_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-solaris-x64_5-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.oracle.com/technetwork/server-storage/solaris/overview/solaris10amdopteron-jsp-140575.html">"Solaris 10 on AMD Opteron"</a>. Oracle<span class="reference-accessdate">. Retrieved <span class="nowrap">December 9,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Solaris+10+on+AMD+Opteron&amp;rft.pub=Oracle&amp;rft_id=http%3A%2F%2Fwww.oracle.com%2Ftechnetwork%2Fserver-storage%2Fsolaris%2Foverview%2Fsolaris10amdopteron-jsp-140575.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-ms-x64-6"><span class="mw-cite-backlink">^ <a href="#cite_ref-ms-x64_6-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-ms-x64_6-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20101212040212/http://www.microsoft.com/windowsserver2008/en/us/64bit-computing.aspx">"Microsoft 64-Bit Computing"</a>. Microsoft. Archived from <a rel="nofollow" class="external text" href="http://www.microsoft.com/windowsserver2008/en/us/64bit-computing.aspx">the original</a> on December 12, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">December 9,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Microsoft+64-Bit+Computing&amp;rft.pub=Microsoft&amp;rft_id=http%3A%2F%2Fwww.microsoft.com%2Fwindowsserver2008%2Fen%2Fus%2F64bit-computing.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.debian.org/ports/amd64/">"AMD64 Port"</a>. Debian<span class="reference-accessdate">. Retrieved <span class="nowrap">November 23,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD64+Port&amp;rft.pub=Debian&amp;rft_id=http%3A%2F%2Fwww.debian.org%2Fports%2Famd64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.gentoo.org/proj/en/base/amd64/">"Gentoo/AMD64 Project"</a>. Gentoo Project<span class="reference-accessdate">. Retrieved <span class="nowrap">May 27,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Gentoo%2FAMD64+Project&amp;rft.pub=Gentoo+Project&amp;rft_id=http%3A%2F%2Fwww.gentoo.org%2Fproj%2Fen%2Fbase%2Famd64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://msdn.microsoft.com/en-us/library/windows/desktop/aa384274(v=vs.85).aspx">"WOW64 Implementation Details"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=WOW64+Implementation+Details&amp;rft_id=https%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwindows%2Fdesktop%2Faa384274%28v%3Dvs.85%29.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture.aspx">"ProcessorArchitecture Class"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=ProcessorArchitecture+Class&amp;rft_id=https%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fmicrosoft.build.utilities.processorarchitecture.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-amd-24593-12"><span class="mw-cite-backlink">^ <a href="#cite_ref-amd-24593_12-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amd-24593_12-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-amd-24593_12-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-amd-24593_12-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-amd-24593_12-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-amd-24593_12-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-amd-24593_12-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-amd-24593_12-7"><sup><i><b>h</b></i></sup></a> <a href="#cite_ref-amd-24593_12-8"><sup><i><b>i</b></i></sup></a> <a href="#cite_ref-amd-24593_12-9"><sup><i><b>j</b></i></sup></a> <a href="#cite_ref-amd-24593_12-10"><sup><i><b>k</b></i></sup></a> <a href="#cite_ref-amd-24593_12-11"><sup><i><b>l</b></i></sup></a> <a href="#cite_ref-amd-24593_12-12"><sup><i><b>m</b></i></sup></a> <a href="#cite_ref-amd-24593_12-13"><sup><i><b>n</b></i></sup></a> <a href="#cite_ref-amd-24593_12-14"><sup><i><b>o</b></i></sup></a> <a href="#cite_ref-amd-24593_12-15"><sup><i><b>p</b></i></sup></a> <a href="#cite_ref-amd-24593_12-16"><sup><i><b>q</b></i></sup></a> <a href="#cite_ref-amd-24593_12-17"><sup><i><b>r</b></i></sup></a></span> <span class="reference-text"><cite class="citation web">AMD Corporation (December 2016). <a rel="nofollow" class="external text" href="http://support.amd.com/TechDocs/24593.pdf">"Volume 2: System Programming"</a> <span class="cs1-format">(PDF)</span>. <i>AMD64 Architecture Programmer's Manual</i>. AMD Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">March 25,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AMD64+Architecture+Programmer%27s+Manual&amp;rft.atitle=Volume+2%3A+System+Programming&amp;rft.date=2016-12&amp;rft.au=AMD+Corporation&amp;rft_id=http%3A%2F%2Fsupport.amd.com%2FTechDocs%2F24593.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><cite class="citation web">Raymond Chen (October 31, 2013). <a rel="nofollow" class="external text" href="https://blogs.msdn.microsoft.com/oldnewthing/20131031-00/?p=2783">"If there is no 16-bit emulation layer in 64-bit Windows, how come certain 16-bit installers are allowed to run?"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=If+there+is+no+16-bit+emulation+layer+in+64-bit+Windows%2C+how+come+certain+16-bit+installers+are+allowed+to+run%3F&amp;rft.date=2013-10-31&amp;rft.au=Raymond+Chen&amp;rft_id=https%3A%2F%2Fblogs.msdn.microsoft.com%2Foldnewthing%2F20131031-00%2F%3Fp%3D2783&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-x86-compat-perf-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-x86-compat-perf_15-0">^</a></b></span> <span class="reference-text"><cite class="citation web">IBM Corporation (September 6, 2007). <a rel="nofollow" class="external text" href="ftp://ftp.software.ibm.com/software/webserver/appserv/was/64bitPerf.pdf">"IBM WebSphere Application Server 64-bit Performance Demystified"</a> <span class="cs1-format">(PDF)</span>. p.&#160;14<span class="reference-accessdate">. Retrieved <span class="nowrap">April 9,</span> 2010</span>. <q>Figures 5, 6 and 7 also show the 32-bit version of WAS runs applications at full native hardware performance on the POWER and x86-64 platforms. Unlike some 64-bit processor architectures, the POWER and x86-64 hardware does not emulate 32-bit mode. Therefore applications that do not benefit from 64-bit features can run with full performance on the 32-bit version of WebSphere running on the above mentioned 64-bit platforms.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=IBM+WebSphere+Application+Server+64-bit+Performance+Demystified&amp;rft.pages=14&amp;rft.date=2007-09-06&amp;rft.au=IBM+Corporation&amp;rft_id=ftp%3A%2F%2Fftp.software.ibm.com%2Fsoftware%2Fwebserver%2Fappserv%2Fwas%2F64bitPerf.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-16"><span class="mw-cite-backlink"><b><a href="#cite_ref-16">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120308030806/http://www.amd.com/us/press-releases/Pages/Press_Release_751.aspx">"AMD Discloses New Technologies At Microporcessor Forum"</a> (Press release). AMD. October 5, 1999. Archived from <a rel="nofollow" class="external text" href="https://www.amd.com/us/press-releases/Pages/Press_Release_751.aspx">the original</a> on March 8, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 9,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Discloses+New+Technologies+At+Microporcessor+Forum&amp;rft.pub=AMD&amp;rft.date=1999-10-05&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fus%2Fpress-releases%2FPages%2FPress_Release_751.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20120308025559/http://www.amd.com/us/press-releases/Pages/Press_Release_715.aspx">"AMD Releases x86-64 Architectural Specification; Enables Market Driven Migration to 64-Bit Computing"</a> (Press release). AMD. August 10, 2000. Archived from <a rel="nofollow" class="external text" href="https://www.amd.com/us/press-releases/Pages/Press_Release_715.aspx">the original</a> on March 8, 2012<span class="reference-accessdate">. Retrieved <span class="nowrap">November 9,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Releases+x86-64+Architectural+Specification%3B+Enables+Market+Driven+Migration+to+64-Bit+Computing&amp;rft.pub=AMD&amp;rft.date=2000-08-10&amp;rft_id=https%3A%2F%2Fwww.amd.com%2Fus%2Fpress-releases%2FPages%2FPress_Release_715.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-18"><span class="mw-cite-backlink"><b><a href="#cite_ref-18">^</a></b></span> <span class="reference-text">Mauerer, W. (2010). Professional Linux kernel architecture. John Wiley &amp; Sons.</span>
</li>
<li id="cite_note-intel-253668-19"><span class="mw-cite-backlink"><b><a href="#cite_ref-intel-253668_19-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/Assets/PDF/manual/253668.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part&#160;1"</a> <span class="cs1-format">(PDF)</span>. pp.&#160;47<span class="reference-accessdate">. Retrieved <span class="nowrap">July 10,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%E2%80%99s+Manual%2C+Volume+3A%3A+System+Programming+Guide%2C+Part+1&amp;rft.pages=4-7&amp;rft_id=http%3A%2F%2Fwww.intel.com%2FAssets%2FPDF%2Fmanual%2F253668.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-amd10h-20"><span class="mw-cite-backlink">^ <a href="#cite_ref-amd10h_20-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-amd10h_20-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://developer.amd.com/wordpress/media/2012/10/31116.pdf">"BIOS and Kernel Developer's Guide (BKDG) For AMD Family 10h Processors"</a> <span class="cs1-format">(PDF)</span>. p.&#160;24<span class="reference-accessdate">. Retrieved <span class="nowrap">February 27,</span> 2016</span>. <q>Physical address space increased to 48 bits.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=BIOS+and+Kernel+Developer%E2%80%99s+Guide+%28BKDG%29+For+AMD+Family+10h+Processors&amp;rft.pages=24&amp;rft_id=http%3A%2F%2Fdeveloper.amd.com%2Fwordpress%2Fmedia%2F2012%2F10%2F31116.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-21"><span class="mw-cite-backlink"><b><a href="#cite_ref-21">^</a></b></span> <span class="reference-text">
<cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20101010233951/http://www.amd64.org/fileadmin/user_upload/pub/64bit_Linux-Myths_and_Facts.pdf">"Myth and facts about 64-bit Linux"</a> <span class="cs1-format">(PDF)</span>. March 2, 2008. p.&#160;7. Archived from <a rel="nofollow" class="external text" href="http://www.amd64.org/fileadmin/user_upload/pub/64bit_Linux-Myths_and_Facts.pdf">the original</a> <span class="cs1-format">(PDF)</span> on October 10, 2010<span class="reference-accessdate">. Retrieved <span class="nowrap">May 30,</span> 2010</span>. <q>Physical address space increased to 48 bits</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Myth+and+facts+about+64-bit+Linux&amp;rft.pages=7&amp;rft.date=2008-03-02&amp;rft_id=http%3A%2F%2Fwww.amd64.org%2Ffileadmin%2Fuser_upload%2Fpub%2F64bit_Linux-Myths_and_Facts.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-shanley-ppro-22"><span class="mw-cite-backlink"><b><a href="#cite_ref-shanley-ppro_22-0">^</a></b></span> <span class="reference-text"><cite class="citation book">Shanley, Tom (1998). <span class="cs1-lock-registration" title="Free registration required"><a rel="nofollow" class="external text" href="https://archive.org/details/pentiumpropentiu00shan/page/445"><i>Pentium Pro and Pentium II System Architecture</i></a></span>. PC System Architecture Series (Second ed.). Addison-Wesley. p.&#160;<a rel="nofollow" class="external text" href="https://archive.org/details/pentiumpropentiu00shan/page/445">445</a>. <a href="/wiki/International_Standard_Book_Number" title="International Standard Book Number">ISBN</a>&#160;<a href="/wiki/Special:BookSources/0-201-30973-4" title="Special:BookSources/0-201-30973-4"><bdi>0-201-30973-4</bdi></a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=book&amp;rft.btitle=Pentium+Pro+and+Pentium+II+System+Architecture&amp;rft.series=PC+System+Architecture+Series&amp;rft.pages=445&amp;rft.edition=Second&amp;rft.pub=Addison-Wesley&amp;rft.date=1998&amp;rft.isbn=0-201-30973-4&amp;rft.aulast=Shanley&amp;rft.aufirst=Tom&amp;rft_id=https%3A%2F%2Farchive.org%2Fdetails%2Fpentiumpropentiu00shan%2Fpage%2F445&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-23"><span class="mw-cite-backlink"><b><a href="#cite_ref-23">^</a></b></span> <span class="reference-text"><cite class="citation web">Microsoft Corporation. <a rel="nofollow" class="external text" href="http://windows.microsoft.com/en-GB/windows-8/what-is-pae-nx-sse2">"What is PAE, NX, and SSE2 and why does my PC need to support them to run Windows 8&#160;?"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">March 19,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=What+is+PAE%2C+NX%2C+and+SSE2+and+why+does+my+PC+need+to+support+them+to+run+Windows+8+%3F&amp;rft.au=Microsoft+Corporation&amp;rft_id=http%3A%2F%2Fwindows.microsoft.com%2Fen-GB%2Fwindows-8%2Fwhat-is-pae-nx-sse2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-win-lim-msdn-24"><span class="mw-cite-backlink">^ <a href="#cite_ref-win-lim-msdn_24-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-win-lim-msdn_24-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-win-lim-msdn_24-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-win-lim-msdn_24-3"><sup><i><b>d</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/windows/desktop/aa366778(v=vs.85).aspx#memory_limits">"Memory Limits for Windows Releases"</a>. <i><a href="/wiki/MSDN" class="mw-redirect" title="MSDN">MSDN</a></i>. <a href="/wiki/Microsoft" title="Microsoft">Microsoft</a>. November 16, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">January 20,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=MSDN&amp;rft.atitle=Memory+Limits+for+Windows+Releases&amp;rft.date=2013-11-16&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwindows%2Fdesktop%2Faa366778%28v%3Dvs.85%29.aspx%23memory_limits&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-25"><span class="mw-cite-backlink"><b><a href="#cite_ref-25">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/managed/2b/80/5-level_paging_white_paper.pdf">"5-Level Paging and 5-Level EPT"</a> <span class="cs1-format">(PDF)</span>. Intel. May 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">June 17,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=5-Level+Paging+and+5-Level+EPT&amp;rft.pub=Intel&amp;rft.date=2017-05&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fmanaged%2F2b%2F80%2F5-level_paging_white_paper.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-26"><span class="mw-cite-backlink"><b><a href="#cite_ref-26">^</a></b></span> <span class="reference-text"><span class="citation patent" id="CITEREFLarry_Seiler2018"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US9858198">US&#32;patent 9858198</a>,&#32;Larry Seiler,&#32;"64KB page system that supports 4KB page operation",&#32;published 2016-12-29,&#32;issued 2018-01-02,&#32; assigned to Intel Corp.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=9858198&amp;rft.cc=US&amp;rft.title=64KB+page+system+that+supports+4KB+page+operation&amp;rft.inventor=Larry+Seiler&amp;rft.assignee=Intel+Corp.&amp;rft.date=2018-01-02&amp;rft.appldate=2015-06-26&amp;rft.pubdate=2016-12-29&amp;rft.prioritydate=2015-06-26"><span style="display: none;">&#160;</span></span> </span>
</li>
<li id="cite_note-27"><span class="mw-cite-backlink"><b><a href="#cite_ref-27">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.supermicro.com/Aplus/motherboard/Opteron6100/">"Opteron 6100 Series Motherboards"</a>. Supermicro Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">June 22,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Opteron+6100+Series+Motherboards&amp;rft.pub=Supermicro+Corporation&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2FAplus%2Fmotherboard%2FOpteron6100%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-28"><span class="mw-cite-backlink"><b><a href="#cite_ref-28">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.supermicro.com/products/motherboard/Xeon1333/#1366">"Supermicro XeonSolutions"</a>. Supermicro Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Supermicro+XeonSolutions&amp;rft.pub=Supermicro+Corporation&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2Fproducts%2Fmotherboard%2FXeon1333%2F%231366&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-29"><span class="mw-cite-backlink"><b><a href="#cite_ref-29">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.supermicro.com/Aplus/motherboard/Opteron8000/">"Opteron 8000 Series Motherboards"</a>. Supermicro Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Opteron+8000+Series+Motherboards&amp;rft.pub=Supermicro+Corporation&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2FAplus%2Fmotherboard%2FOpteron8000%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-30"><span class="mw-cite-backlink"><b><a href="#cite_ref-30">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.supermicro.com/products/motherboard/Core/index.cfm#1366">"Tyan Product Matrix"</a>. MiTEC International Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Tyan+Product+Matrix&amp;rft.pub=MiTEC+International+Corporation&amp;rft_id=http%3A%2F%2Fwww.supermicro.com%2Fproducts%2Fmotherboard%2FCore%2Findex.cfm%231366&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-32"><span class="mw-cite-backlink"><b><a href="#cite_ref-32">^</a></b></span> <span class="reference-text"><a class="external free" href="https://en.wikipedia.org/wiki/A20_line">https://en.wikipedia.org/wiki/A20_line</a></span>
</li>
<li id="cite_note-intel-xed-1-34"><span class="mw-cite-backlink"><b><a href="#cite_ref-intel-xed-1_34-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Charney, Mark. <a rel="nofollow" class="external text" href="https://intelxed.github.io/ref-manual/xed-machine-mode-enum_8h.html">"Xed Machine Mode Definitions"</a>. <i>Xed</i>. Intel Corporation<span class="reference-accessdate">. Retrieved <span class="nowrap">June 16,</span> 2019</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Xed&amp;rft.atitle=Xed+Machine+Mode+Definitions&amp;rft.aulast=Charney&amp;rft.aufirst=Mark&amp;rft_id=https%3A%2F%2Fintelxed.github.io%2Fref-manual%2Fxed-machine-mode-enum_8h.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-35"><span class="mw-cite-backlink"><b><a href="#cite_ref-35">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.theinquirer.net/inquirer/news/1042795/craig-barrett-confirms-bit-address-extensions-xeon-and-prescott">"Craig Barrett confirms 64 bit address extensions for Xeon. And Prescott"</a>. The Inquirer. February 17, 2004.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Craig+Barrett+confirms+64+bit+address+extensions+for+Xeon.+And+Prescott.&amp;rft.pub=The+Inquirer&amp;rft.date=2004-02-17&amp;rft_id=https%3A%2F%2Fwww.theinquirer.net%2Finquirer%2Fnews%2F1042795%2Fcraig-barrett-confirms-bit-address-extensions-xeon-and-prescott&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-36"><span class="mw-cite-backlink"><b><a href="#cite_ref-36">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.internetnews.com/ent-news/article.php/3518781">"A Roundup of 64-Bit Computing", from internetnews.com</a></span>
</li>
<li id="cite_note-37"><span class="mw-cite-backlink"><b><a href="#cite_ref-37">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/technology/intel64/index.htm">"Intel&#160;64 Architecture"</a>. <a href="/wiki/Intel" title="Intel">Intel</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 29,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+Architecture&amp;rft.pub=Intel&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Ftechnology%2Fintel64%2Findex.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-38"><span class="mw-cite-backlink"><b><a href="#cite_ref-38">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.digitimes.com/news/a20070725PD206.html">"VIA to launch new processor architecture in 1Q08"</a> <span class="cs1-format">(subscription required)</span>. <a href="/wiki/DigiTimes" title="DigiTimes">DigiTimes</a><span class="reference-accessdate">. Retrieved <span class="nowrap">July 25,</span> 2007</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VIA+to+launch+new+processor+architecture+in+1Q08&amp;rft.pub=DigiTimes&amp;rft_id=http%3A%2F%2Fwww.digitimes.com%2Fnews%2Fa20070725PD206.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-39"><span class="mw-cite-backlink"><b><a href="#cite_ref-39">^</a></b></span> <span class="reference-text"><cite class="citation web">Stokes, Jon (January 23, 2008). <a rel="nofollow" class="external text" href="https://arstechnica.com/articles/paedia/cpu/via-cpu-isaiah.ars">"Isaiah revealed: VIA's new low-power architecture"</a>. Ars Technica<span class="reference-accessdate">. Retrieved <span class="nowrap">January 24,</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Isaiah+revealed%3A+VIA%27s+new+low-power+architecture&amp;rft.pub=Ars+Technica&amp;rft.date=2008-01-23&amp;rft.aulast=Stokes&amp;rft.aufirst=Jon&amp;rft_id=https%3A%2F%2Farstechnica.com%2Farticles%2Fpaedia%2Fcpu%2Fvia-cpu-isaiah.ars&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-40"><span class="mw-cite-backlink"><b><a href="#cite_ref-40">^</a></b></span> <span class="reference-text"><cite class="citation pressrelease"><a rel="nofollow" class="external text" href="http://www.viatech.com/en/2008/05/via-launches-via-nano-processor-family/">"VIA Launches VIA Nano Processor Family"</a> (Press release). <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. May 29, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">May 25,</span> 2017</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VIA+Launches+VIA+Nano+Processor+Family&amp;rft.pub=VIA&amp;rft.date=2008-05-29&amp;rft_id=http%3A%2F%2Fwww.viatech.com%2Fen%2F2008%2F05%2Fvia-launches-via-nano-processor-family%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-41"><span class="mw-cite-backlink"><b><a href="#cite_ref-41">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20080907181213/http://www.via.com.tw/en/downloads/presentations/processors/pb_via-isaiah_080124.pdf">"VIA Isaiah Architecture Introduction"</a> <span class="cs1-format">(PDF)</span>. <a href="/wiki/VIA_Technologies" title="VIA Technologies">VIA</a>. January 23, 2008. Archived from <a rel="nofollow" class="external text" href="http://www.via.com.tw/en/downloads/presentations/processors/pb_via-isaiah_080124.pdf">the original</a> <span class="cs1-format">(PDF)</span> on September 7, 2008<span class="reference-accessdate">. Retrieved <span class="nowrap">July 31,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VIA+Isaiah+Architecture+Introduction&amp;rft.pub=VIA&amp;rft.date=2008-01-23&amp;rft_id=http%3A%2F%2Fwww.via.com.tw%2Fen%2Fdownloads%2Fpresentations%2Fprocessors%2Fpb_via-isaiah_080124.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-trcscott-42"><span class="mw-cite-backlink"><b><a href="#cite_ref-trcscott_42-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Wasson, Scott. <a rel="nofollow" class="external text" href="http://techreport.com/articles.x/8131/1">"64-bit computing in theory and practice"</a>. <i>The Tech Report</i>. The Tech Report<span class="reference-accessdate">. Retrieved <span class="nowrap">March 22,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Tech+Report&amp;rft.atitle=64-bit+computing+in+theory+and+practice&amp;rft.aulast=Wasson&amp;rft.aufirst=Scott&amp;rft_id=http%3A%2F%2Ftechreport.com%2Farticles.x%2F8131%2F1&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-43"><span class="mw-cite-backlink"><b><a href="#cite_ref-43">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B &amp; 2C): Instruction Set Reference, A-Z"</a> <span class="cs1-format">(PDF)</span>. Intel. September 2013. pp.&#160;4397<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%E2%80%99s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A-Z&amp;rft.pages=4-397&amp;rft.pub=Intel&amp;rft.date=2013-09&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-44"><span class="mw-cite-backlink"><b><a href="#cite_ref-44">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B &amp; 2C): Instruction Set Reference, A-Z"</a> <span class="cs1-format">(PDF)</span>. Intel. September 2013. pp.&#160;4400<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%E2%80%99s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A-Z&amp;rft.pages=4-400&amp;rft.pub=Intel&amp;rft.date=2013-09&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-45"><span class="mw-cite-backlink"><b><a href="#cite_ref-45">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.pagetable.com/?p=25">"How retiring segmentation in AMD64 long mode broke VMware"</a>. Pagetable.com. November 9, 2006<span class="reference-accessdate">. Retrieved <span class="nowrap">May 2,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=How+retiring+segmentation+in+AMD64+long+mode+broke+VMware&amp;rft.pub=Pagetable.com&amp;rft.date=2006-11-09&amp;rft_id=http%3A%2F%2Fwww.pagetable.com%2F%3Fp%3D25&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-46"><span class="mw-cite-backlink"><b><a href="#cite_ref-46">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://download3.vmware.com/vmworld/2005/pac346.pdf">"VMware and CPU Virtualization Technology"</a> <span class="cs1-format">(PDF)</span>. VMware<span class="reference-accessdate">. Retrieved <span class="nowrap">September 8,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=VMware+and+CPU+Virtualization+Technology&amp;rft.pub=VMware&amp;rft_id=http%3A%2F%2Fdownload3.vmware.com%2Fvmworld%2F2005%2Fpac346.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-47"><span class="mw-cite-backlink"><b><a href="#cite_ref-47">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://support.amd.com/TechDocs/24594.pdf">"AMD64 Architecture Programmer's Manual Volume 3: General-Purpose and System Instructions"</a> <span class="cs1-format">(PDF)</span>. AMD. May 2018. p.&#160;419<span class="reference-accessdate">. Retrieved <span class="nowrap">August 2,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD64+Architecture+Programmer%E2%80%99s+Manual+Volume+3%3A+General-Purpose+and+System+Instructions&amp;rft.pages=419&amp;rft.pub=AMD&amp;rft.date=2018-05&amp;rft_id=https%3A%2F%2Fsupport.amd.com%2FTechDocs%2F24594.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-48"><span class="mw-cite-backlink"><b><a href="#cite_ref-48">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/manuals/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf">"Intel 64 and IA-32 Architectures Software Developer's Manual Volume 2 (2A, 2B &amp; 2C): Instruction Set Reference, A-Z"</a> <span class="cs1-format">(PDF)</span>. Intel. September 2014. pp.&#160;4412<span class="reference-accessdate">. Retrieved <span class="nowrap">December 28,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+64+and+IA-32+Architectures+Software+Developer%E2%80%99s+Manual+Volume+2+%282A%2C+2B+%26+2C%29%3A+Instruction+Set+Reference%2C+A-Z&amp;rft.pages=4-412&amp;rft.pub=Intel&amp;rft.date=2014-09&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fmanuals%2F64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-49"><span class="mw-cite-backlink"><b><a href="#cite_ref-49">^</a></b></span> <span class="reference-text"><cite class="citation web">Maged M. Michael. <a rel="nofollow" class="external text" href="http://www.research.ibm.com/people/m/michael/disc-2004.pdf">"Practical Lock-Free and Wait-Free LL/SC/VL Implementations Using 64-Bit CAS"</a> <span class="cs1-format">(PDF)</span>. IBM<span class="reference-accessdate">. Retrieved <span class="nowrap">January 21,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Practical+Lock-Free+and+Wait-Free+LL%2FSC%2FVL+Implementations+Using+64-Bit+CAS&amp;rft.pub=IBM&amp;rft.au=Maged+M.+Michael&amp;rft_id=http%3A%2F%2Fwww.research.ibm.com%2Fpeople%2Fm%2Fmichael%2Fdisc-2004.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-50"><span class="mw-cite-backlink"><b><a href="#cite_ref-50">^</a></b></span> <span class="reference-text"><cite class="citation web">darwou (August 20, 2004). <a rel="nofollow" class="external text" href="https://blogs.msdn.microsoft.com/oldnewthing/20040817-00/?p=38153#comment-204583">"Why is the virtual address space 4GB anyway?"</a>. <i>The Old New Thing</i>. Microsoft.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=The+Old+New+Thing&amp;rft.atitle=Why+is+the+virtual+address+space+4GB+anyway%3F&amp;rft.date=2004-08-20&amp;rft.au=darwou&amp;rft_id=https%3A%2F%2Fblogs.msdn.microsoft.com%2Foldnewthing%2F20040817-00%2F%3Fp%3D38153%23comment-204583&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-CPUinsts8.1-51"><span class="mw-cite-backlink">^ <a href="#cite_ref-CPUinsts8.1_51-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-CPUinsts8.1_51-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://windows.microsoft.com/en-us/windows-8/system-requirements">"System RequirementsWindows 8.1"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">April 27,</span> 2014</span>. <q>To install a 64-bit OS on a 64-bit PC, your processor needs to support CMPXCHG16b, PrefetchW, and LAHF/SAHF.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=System+Requirements%E2%80%94Windows+8.1&amp;rft_id=http%3A%2F%2Fwindows.microsoft.com%2Fen-us%2Fwindows-8%2Fsystem-requirements&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-52"><span class="mw-cite-backlink"><b><a href="#cite_ref-52">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://support.amd.com/us/Processor_TechDocs/25759.pdf">"Revision Guide for AMD Athlon&#160;64 and AMD Opteron Processors", from AMD</a></span>
</li>
<li id="cite_note-53"><span class="mw-cite-backlink"><b><a href="#cite_ref-53">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/1021373/amd-turion-64-pictured-up-and-running">"AMD Turion&#160;64 pictured up and running", from The Inquirer</a></span>
</li>
<li id="cite_note-54"><span class="mw-cite-backlink"><b><a href="#cite_ref-54">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.theinquirer.net/inquirer/news/1042931/athlon-64-revision-e-wont-work-on-some-nforce-34--boards">"Athlon&#160;64 revision&#160;E won't work on some Nforce 3/4 boards", from The Inquirer</a></span>
</li>
<li id="cite_note-55"><span class="mw-cite-backlink"><b><a href="#cite_ref-55">^</a></b></span> <span class="reference-text">"Intel 64 architecture increases the linear address space for software to 64 bits and supports physical address space up to 46 bits." on page Vol. 1 2-21 of <a rel="nofollow" class="external text" href="http://www.intel.com/content/www/us/en/architecture-and-technology/64-ia-32-architectures-software-developer-manual-325462.html">Intel 64 and IA-32 Architectures Software Developers Manual September 2014</a></span>
</li>
<li id="cite_note-56"><span class="mw-cite-backlink"><b><a href="#cite_ref-56">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.top500.org/statistics">"Statistics &#124; TOP500 Supercomputer Sites"</a>. Top500.org<span class="reference-accessdate">. Retrieved <span class="nowrap">March 22,</span> 2014</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Statistics+%26%23124%3B+TOP500+Supercomputer+Sites&amp;rft.pub=Top500.org&amp;rft_id=http%3A%2F%2Fwww.top500.org%2Fstatistics&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-57"><span class="mw-cite-backlink"><b><a href="#cite_ref-57">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.top500.org/statistics/sublist/">"Sublist Generator | TOP500 Supercomputer Sites"</a>. <i>www.top500.org</i><span class="reference-accessdate">. Retrieved <span class="nowrap">December 6,</span> 2018</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=www.top500.org&amp;rft.atitle=Sublist+Generator+%7C+TOP500+Supercomputer+Sites&amp;rft_id=https%3A%2F%2Fwww.top500.org%2Fstatistics%2Fsublist%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-58"><span class="mw-cite-backlink"><b><a href="#cite_ref-58">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://software.intel.com/sites/default/files/forum/278102/327364001en.pdf">"Intel Xeon PhiTM Coprocessor Instruction Set Architecture Reference Manual"</a> <span class="cs1-format">(PDF)</span>. Intel. September 7, 2012. section B.2 Intel Xeon Phi coprocessor 64 bit Mode Limitations.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel%C2%AE+Xeon+PhiTM+Coprocessor+Instruction+Set+Architecture+Reference+Manual&amp;rft.pages=section+B.2+Intel+Xeon+Phi+coprocessor+64+bit+Mode+Limitations&amp;rft.pub=Intel&amp;rft.date=2012-09-07&amp;rft_id=https%3A%2F%2Fsoftware.intel.com%2Fsites%2Fdefault%2Ffiles%2Fforum%2F278102%2F327364001en.pdf&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-59"><span class="mw-cite-backlink"><b><a href="#cite_ref-59">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://newsroom.intel.com/community/intel_newsroom/blog/2013/06/17/intel-powers-the-worlds-fastest-supercomputer-reveals-new-and-future-high-performance-computing-technologies">"Intel Powers the World's Fastest Supercomputer, Reveals New and Future High Performance Computing Technologies"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">June 21,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+Powers+the+World%27s+Fastest+Supercomputer%2C+Reveals+New+and+Future+High+Performance+Computing+Technologies&amp;rft_id=http%3A%2F%2Fnewsroom.intel.com%2Fcommunity%2Fintel_newsroom%2Fblog%2F2013%2F06%2F17%2Fintel-powers-the-worlds-fastest-supercomputer-reveals-new-and-future-high-performance-computing-technologies&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-dfly-amd64-prelim-60"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-prelim_60-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/commits/2004-02/msg00011.html">"cvs commit: src/sys/amd64/amd64 genassym.c src/sys/amd64/include asm.h atomic.h bootinfo.h coredump.h cpufunc.h elf.h endian.h exec.h float.h fpu.h frame.h globaldata.h ieeefp.h limits.h lock.h md_var.h param.h pcb.h pcb_ext.h pmap.h proc.h profile.h psl.h ..."</a><span class="reference-accessdate"> Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=cvs+commit%3A+src%2Fsys%2Famd64%2Famd64+genassym.c+src%2Fsys%2Famd64%2Finclude+asm.h+atomic.h+bootinfo.h+coredump.h+cpufunc.h+elf.h+endian.h+exec.h+float.h+fpu.h+frame.h+globaldata.h+ieeefp.h+limits.h+lock.h+md_var.h+param.h+pcb.h+pcb_ext.h+pmap.h+proc.h+profile.h+psl.h+...&amp;rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fcommits%2F2004-02%2Fmsg00011.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-dfly-amd64-noah-61"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-noah_61-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/users/2007-07/msg00016.html">"AMD64 port"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD64+port&amp;rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fusers%2F2007-07%2Fmsg00016.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-dfly-amd64-soc2008-62"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-soc2008_62-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.dragonflybsd.org/docs/developer/GoogleSoC2008/">"DragonFlyBSD: GoogleSoC2008"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DragonFlyBSD%3A+GoogleSoC2008&amp;rft_id=http%3A%2F%2Fwww.dragonflybsd.org%2Fdocs%2Fdeveloper%2FGoogleSoC2008%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-dfly-amd64-soc2009-63"><span class="mw-cite-backlink"><b><a href="#cite_ref-dfly-amd64-soc2009_63-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://leaf.dragonflybsd.org/mailarchive/users/2009-04/msg00091.html">"Summer of Code accepted students"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Summer+of+Code+accepted+students&amp;rft_id=http%3A%2F%2Fleaf.dragonflybsd.org%2Fmailarchive%2Fusers%2F2009-04%2Fmsg00091.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-dflyamd64-release-64"><span class="mw-cite-backlink"><b><a href="#cite_ref-dflyamd64-release_64-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.dragonflybsd.org/release24/">"DragonFlyBSD: release24"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">May 3,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=DragonFlyBSD%3A+release24&amp;rft_id=http%3A%2F%2Fwww.dragonflybsd.org%2Frelease24%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-65"><span class="mw-cite-backlink"><b><a href="#cite_ref-65">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170222181811/http://www.turboirc.com/asm/">"Tutorial for entering protected and long mode from DOS"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.turboirc.com/asm">the original</a> on February 22, 2017<span class="reference-accessdate">. Retrieved <span class="nowrap">July 6,</span> 2008</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Tutorial+for+entering+protected+and+long+mode+from+DOS&amp;rft_id=http%3A%2F%2Fwww.turboirc.com%2Fasm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-66"><span class="mw-cite-backlink"><b><a href="#cite_ref-66">^</a></b></span> <span class="reference-text"><cite class="citation web">Andi Kleen (June 26, 2001). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100910014057/http://www.x86-64.org/pipermail/announce/2001-June/000020.html">"Porting Linux to x86-64"</a>. Archived from <a rel="nofollow" class="external text" href="http://www.x86-64.org/pipermail/announce/2001-June/000020.html">the original</a> on September 10, 2010. <q>Status: The kernel, compiler, tool chain work. The kernel boots and work on simulator and is used for porting of userland and running programs</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Porting+Linux+to+x86-64&amp;rft.date=2001-06-26&amp;rft.au=Andi+Kleen&amp;rft_id=http%3A%2F%2Fwww.x86-64.org%2Fpipermail%2Fannounce%2F2001-June%2F000020.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-67"><span class="mw-cite-backlink"><b><a href="#cite_ref-67">^</a></b></span> <span class="reference-text"><cite class="citation web">Andi Kleen. <a rel="nofollow" class="external text" href="http://www.halobates.de/">"Andi Kleen's Page"</a>. <q>This was the original paper describing the Linux x86-64 kernel port back when x86-64 was only available on simulators.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Andi+Kleen%27s+Page&amp;rft.au=Andi+Kleen&amp;rft_id=http%3A%2F%2Fwww.halobates.de%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-68"><span class="mw-cite-backlink"><b><a href="#cite_ref-68">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://wiki.archlinux.org/index.php/Arch64_FAQ">"Arch64 FAQ"</a>. April 23, 2012. <q>You can either use the multilib packages or a i686 chroot.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Arch64+FAQ&amp;rft.date=2012-04-23&amp;rft_id=https%3A%2F%2Fwiki.archlinux.org%2Findex.php%2FArch64_FAQ&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-x32ABIHOnline-69"><span class="mw-cite-backlink">^ <a href="#cite_ref-x32ABIHOnline_69-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x32ABIHOnline_69-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation news">Thorsten Leemhuis (September 13, 2011). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20111028081253/http://www.h-online.com/open/features/Kernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html">"Kernel Log: x32 ABI gets around 64-bit drawbacks"</a>. www.h-online.com. Archived from <a rel="nofollow" class="external text" href="http://www.h-online.com/open/features/Kernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html">the original</a> on October 28, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">November 1,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=Kernel+Log%3A+x32+ABI+gets+around+64-bit+drawbacks&amp;rft.date=2011-09-13&amp;rft.au=Thorsten+Leemhuis&amp;rft_id=http%3A%2F%2Fwww.h-online.com%2Fopen%2Ffeatures%2FKernel-Log-x32-ABI-gets-around-64-bit-drawbacks-1342061.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-x32ABILinuxPlumbers-70"><span class="mw-cite-backlink">^ <a href="#cite_ref-x32ABILinuxPlumbers_70-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x32ABILinuxPlumbers_70-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="http://linuxplumbersconf.org/2011/ocw/sessions/531">"x32 - a native 32-bit ABI for x86-64"</a>. linuxplumbersconf.org<span class="reference-accessdate">. Retrieved <span class="nowrap">November 1,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=x32+-+a+native+32-bit+ABI+for+x86-64&amp;rft_id=http%3A%2F%2Flinuxplumbersconf.org%2F2011%2Focw%2Fsessions%2F531&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-x32ABIDevelopmentGroup-71"><span class="mw-cite-backlink">^ <a href="#cite_ref-x32ABIDevelopmentGroup_71-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-x32ABIDevelopmentGroup_71-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="https://sites.google.com/site/x32abi/">"x32-abi"</a>. Google Sites<span class="reference-accessdate">. Retrieved <span class="nowrap">November 1,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=x32-abi&amp;rft_id=http%3A%2F%2Fsites.google.com%2Fsite%2Fx32abi%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-DebianAMD64-72"><span class="mw-cite-backlink"><b><a href="#cite_ref-DebianAMD64_72-0">^</a></b></span> <span class="reference-text"><cite class="citation news"><a rel="nofollow" class="external text" href="http://www.debian.org/ports/amd64/">"AMD64 Port"</a>. debian.org<span class="reference-accessdate">. Retrieved <span class="nowrap">October 29,</span> 2011</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=AMD64+Port&amp;rft_id=http%3A%2F%2Fwww.debian.org%2Fports%2Famd64%2F&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-73"><span class="mw-cite-backlink"><b><a href="#cite_ref-73">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20090422045532/http://developer.apple.com/releasenotes/DeveloperTools/RN-CompilerTools/index.html">"Apple  Mac OS X Xcode 2.4 Release Notes: Compiler Tools"</a>. <a href="/wiki/Apple_Inc." title="Apple Inc.">Apple Inc.</a> April 11, 2007. Archived from <a rel="nofollow" class="external text" href="https://developer.apple.com/releasenotes/DeveloperTools/RN-CompilerTools/index.html">the original</a> on April 22, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Apple+%E2%80%93+Mac+OS+X+Xcode+2.4+Release+Notes%3A+Compiler+Tools&amp;rft.pub=Apple+Inc.&amp;rft.date=2007-04-11&amp;rft_id=https%3A%2F%2Fdeveloper.apple.com%2Freleasenotes%2FDeveloperTools%2FRN-CompilerTools%2Findex.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-74"><span class="mw-cite-backlink"><b><a href="#cite_ref-74">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20090112055017/http://www.apple.com/macosx/technology/64bit.html">"Apple  Mac OS X Leopard  Technology - 64-bit"</a>. Apple Inc. Archived from <a rel="nofollow" class="external text" href="https://www.apple.com/macosx/technology/64bit.html">the original</a> on January 12, 2009<span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Apple+%E2%80%93+Mac+OS+X+Leopard+%E2%80%93+Technology+-+64-bit&amp;rft.pub=Apple+Inc.&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fmacosx%2Ftechnology%2F64bit.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-75"><span class="mw-cite-backlink"><b><a href="#cite_ref-75">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://support.apple.com/kb/HT3770">"Mac OS X v10.6: Macs that use the 64-bit kernel"</a>. Apple Inc<span class="reference-accessdate">. Retrieved <span class="nowrap">November 29,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mac+OS+X+v10.6%3A+Macs+that+use+the+64-bit+kernel&amp;rft.pub=Apple+Inc.&amp;rft_id=http%3A%2F%2Fsupport.apple.com%2Fkb%2FHT3770&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-arstechnicaMacOSX64bit-76"><span class="mw-cite-backlink"><b><a href="#cite_ref-arstechnicaMacOSX64bit_76-0">^</a></b></span> <span class="reference-text"><cite class="citation web">John Siracusa. <a rel="nofollow" class="external text" href="https://arstechnica.com/apple/reviews/2009/08/mac-os-x-10-6.ars/5">"Mac OS X 10.6 Snow Leopard: the Ars Technica review"</a>. Ars Technica LLC<span class="reference-accessdate">. Retrieved <span class="nowrap">June 20,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mac+OS+X+10.6+Snow+Leopard%3A+the+Ars+Technica+review&amp;rft.pub=Ars+Technica+LLC&amp;rft.au=John+Siracusa&amp;rft_id=https%3A%2F%2Farstechnica.com%2Fapple%2Freviews%2F2009%2F08%2Fmac-os-x-10-6.ars%2F5&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Apple64Bit-77"><span class="mw-cite-backlink"><b><a href="#cite_ref-Apple64Bit_77-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110328170107/http://www.apple.com/macosx/technology/#sixtyfourbit">"Mac OS X Technology"</a>. Apple Inc. Archived from <a rel="nofollow" class="external text" href="https://www.apple.com/macosx/technology/#sixtyfourbit">the original</a> on March 28, 2011<span class="reference-accessdate">. Retrieved <span class="nowrap">November 19,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Mac+OS+X+Technology&amp;rft.pub=Apple+Inc.&amp;rft_id=https%3A%2F%2Fwww.apple.com%2Fmacosx%2Ftechnology%2F%23sixtyfourbit&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-78"><span class="mw-cite-backlink"><b><a href="#cite_ref-78">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://news.microsoft.com/2005/04/25/microsoft-raises-the-speed-limit-with-the-availability-of-64-bit-editions-of-windows-server-2003-and-windows-xp-professional/#sm.0000kw91cdgntf2kwp82ed9a9yn4e">"Microsoft Raises the Speed Limit with the Availability of 64-Bit Editions of Windows Server 2003 and Windows XP Professional | News Center"</a>. <i>news.microsoft.com</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 14,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=news.microsoft.com&amp;rft.atitle=Microsoft+Raises+the+Speed+Limit+with+the+Availability+of+64-Bit+Editions+of+Windows+Server+2003+and+Windows+XP+Professional+%7C+News+Center&amp;rft_id=http%3A%2F%2Fnews.microsoft.com%2F2005%2F04%2F25%2Fmicrosoft-raises-the-speed-limit-with-the-availability-of-64-bit-editions-of-windows-server-2003-and-windows-xp-professional%2F%23sm.0000kw91cdgntf2kwp82ed9a9yn4e&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-79"><span class="mw-cite-backlink"><b><a href="#cite_ref-79">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://support.microsoft.com/en-gb/kb/888733">"A description of the x64-based versions of Windows Server 2003 and of Windows XP Professional x64 Edition"</a>. <i>Microsoft Support</i><span class="reference-accessdate">. Retrieved <span class="nowrap">August 14,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Support&amp;rft.atitle=A+description+of+the+x64-based+versions+of+Windows+Server+2003+and+of+Windows+XP+Professional+x64+Edition&amp;rft_id=https%3A%2F%2Fsupport.microsoft.com%2Fen-gb%2Fkb%2F888733&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-80"><span class="mw-cite-backlink"><b><a href="#cite_ref-80">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20160827033240/http://www.microsoft.com/en-us/download/details.aspx?id=3725">"Windows Server 2003 SP1 Administration Tools Pack"</a>. <i>Microsoft Download Center</i>. Archived from <a rel="nofollow" class="external text" href="https://www.microsoft.com/en-us/download/details.aspx?id=3725">the original</a> on August 27, 2016<span class="reference-accessdate">. Retrieved <span class="nowrap">August 14,</span> 2016</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Microsoft+Download+Center&amp;rft.atitle=Windows+Server+2003+SP1+Administration+Tools+Pack&amp;rft_id=https%3A%2F%2Fwww.microsoft.com%2Fen-us%2Fdownload%2Fdetails.aspx%3Fid%3D3725&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-VSdocLAA-81"><span class="mw-cite-backlink">^ <a href="#cite_ref-VSdocLAA_81-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-VSdocLAA_81-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/wz223b1z(VS.80).aspx">"/LARGEADDRESSAWARE (Handle Large Addresses)"</a>. <i>Visual Studio 2005 Documentation  Visual C++  Linker Options</i>. Microsoft<span class="reference-accessdate">. Retrieved <span class="nowrap">June 19,</span> 2010</span>. <q>The /LARGEADDRESSAWARE option tells the linker that the application can handle addresses larger than 2&#160;gigabytes.</q></cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=Visual+Studio+2005+Documentation+%E2%80%93+Visual+C%2B%2B+%E2%80%93+Linker+Options&amp;rft.atitle=%2FLARGEADDRESSAWARE+%28Handle+Large+Addresses%29&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fwz223b1z%28VS.80%29.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-Pietrek64BitWindowsProgramming-82"><span class="mw-cite-backlink">^ <a href="#cite_ref-Pietrek64BitWindowsProgramming_82-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-Pietrek64BitWindowsProgramming_82-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-Pietrek64BitWindowsProgramming_82-2"><sup><i><b>c</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a href="/wiki/Matt_Pietrek" title="Matt Pietrek">Matt Pietrek</a> (May 2006). <a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/magazine/cc300794.aspx">"Everything You Need To Know To Start Programming 64-Bit Windows Systems"</a>. Microsoft<span class="reference-accessdate">. Retrieved <span class="nowrap">May 24,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Everything+You+Need+To+Know+To+Start+Programming+64-Bit+Windows+Systems&amp;rft.pub=Microsoft&amp;rft.date=2006-05&amp;rft.au=Matt+Pietrek&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Fmagazine%2Fcc300794.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-MicrosoftMoveTox64-83"><span class="mw-cite-backlink"><b><a href="#cite_ref-MicrosoftMoveTox64_83-0">^</a></b></span> <span class="reference-text"><cite class="citation web">Chris St. Amand (January 2006). <a rel="nofollow" class="external text" href="https://technet.microsoft.com/en-us/magazine/2006.01.insidemscom.aspx">"Making the Move to x64"</a>. Microsoft<span class="reference-accessdate">. Retrieved <span class="nowrap">May 24,</span> 2010</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Making+the+Move+to+x64&amp;rft.pub=Microsoft&amp;rft.date=2006-01&amp;rft.au=Chris+St.+Amand&amp;rft_id=https%3A%2F%2Ftechnet.microsoft.com%2Fen-us%2Fmagazine%2F2006.01.insidemscom.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-84"><span class="mw-cite-backlink"><b><a href="#cite_ref-84">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.alex-ionescu.com/?p=50">"Behind Windows x86-64's 44-bit Virtual Memory Addressing Limit"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">July 2,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Behind+Windows+x86-64%E2%80%99s+44-bit+Virtual+Memory+Addressing+Limit&amp;rft_id=http%3A%2F%2Fwww.alex-ionescu.com%2F%3Fp%3D50&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-64-bitProgrammingGameDevelopers-85"><span class="mw-cite-backlink">^ <a href="#cite_ref-64-bitProgrammingGameDevelopers_85-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-64-bitProgrammingGameDevelopers_85-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/ee418798(VS.85).aspx#Porting_to_64bit">"64-bit programming for Game Developers"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">August 21,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=64-bit+programming+for+Game+Developers&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Fee418798%28VS.85%29.aspx%23Porting_to_64bit&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-86"><span class="mw-cite-backlink"><b><a href="#cite_ref-86">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/aa366778(VS.85).aspx">"Memory Limits for Windows Releases"</a>. Microsoft<span class="reference-accessdate">. Retrieved <span class="nowrap">February 20,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Memory+Limits+for+Windows+Releases&amp;rft.pub=Microsoft&amp;rft_id=http%3A%2F%2Fmsdn.microsoft.com%2Fen-us%2Flibrary%2Faa366778%28VS.85%29.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-87"><span class="mw-cite-backlink"><b><a href="#cite_ref-87">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://msdn2.microsoft.com/en-us/library/aa384190.aspx">Microsoft Developer Network  General Porting Guidelines (64-bit Windows Programming)</a></span>
</li>
<li id="cite_note-88"><span class="mw-cite-backlink"><b><a href="#cite_ref-88">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/library/default.asp?url=/library/en-us/dnmdac/html/data_mdacroadmap.asp">Microsoft Developer Network  Data Access Road Map</a><sup class="noprint Inline-Template"><span style="white-space: nowrap;">&#91;<i><a href="/wiki/Wikipedia:Link_rot" title="Wikipedia:Link rot"><span title="&#160;Dead link since July 2016">permanent dead link</span></a></i>&#93;</span></sup></span>
</li>
<li id="cite_note-XboxOneMay2013Anandtechcomparison-89"><span class="mw-cite-backlink"><b><a href="#cite_ref-XboxOneMay2013Anandtechcomparison_89-0">^</a></b></span> <span class="reference-text"><cite class="citation news">Anand Lal Shimpi (May 21, 2013). <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/6972/xbox-one-hardware-compared-to-playstation-4/2">"The Xbox&#160;One: Hardware Analysis &amp; Comparison to PlayStation&#160;4"</a>. Anandtech<span class="reference-accessdate">. Retrieved <span class="nowrap">May 22,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=article&amp;rft.atitle=The+Xbox+One%3A+Hardware+Analysis+%26+Comparison+to+PlayStation+4&amp;rft.date=2013-05-21&amp;rft.au=Anand+Lal+Shimpi&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F6972%2Fxbox-one-hardware-compared-to-playstation-4%2F2&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-XboxOneMay2013SpecGameinformer-90"><span class="mw-cite-backlink"><b><a href="#cite_ref-XboxOneMay2013SpecGameinformer_90-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.gameinformer.com/b/news/archive/2013/05/21/the-tech-spec-test-xbox-one-vs-playstation-4.aspx">"The Tech Spec Test: Xbox&#160;One Vs. PlayStation&#160;4"</a>. Game Informer. May 21, 2013<span class="reference-accessdate">. Retrieved <span class="nowrap">May 22,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=The+Tech+Spec+Test%3A+Xbox+One+Vs.+PlayStation+4&amp;rft.pub=Game+Informer&amp;rft.date=2013-05-21&amp;rft_id=http%3A%2F%2Fwww.gameinformer.com%2Fb%2Fnews%2Farchive%2F2013%2F05%2F21%2Fthe-tech-spec-test-xbox-one-vs-playstation-4.aspx&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-91"><span class="mw-cite-backlink"><b><a href="#cite_ref-91">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/microsoft.build.utilities.processorarchitecture_fields.aspx">ProcessorArchitecture Fields</a></span>
</li>
<li id="cite_note-92"><span class="mw-cite-backlink"><b><a href="#cite_ref-92">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20050923210216/http://lxr.linux.no/#linux+v3.7.8/arch/x86/configs/x86_64_defconfig">"An example file from Linux 3.7.8 kernel source tree displaying the usage of the term x86_64"</a>. Archived from <a rel="nofollow" class="external text" href="http://lxr.linux.no/#linux+v3.7.8/arch/x86/configs/x86_64_defconfig">the original</a> on September 23, 2005<span class="reference-accessdate">. Retrieved <span class="nowrap">February 17,</span> 2013</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=An+example+file+from+Linux+3.7.8+kernel+source+tree+displaying+the+usage+of+the+term+x86_64&amp;rft_id=http%3A%2F%2Flxr.linux.no%2F%23linux%2Bv3.7.8%2Farch%2Fx86%2Fconfigs%2Fx86_64_defconfig&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-93"><span class="mw-cite-backlink"><b><a href="#cite_ref-93">^</a></b></span> <span class="reference-text"><span class="citation patent"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US6877084">US 6877084</a></span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=6877084&amp;rft.cc=US&amp;rft.title="><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-94"><span class="mw-cite-backlink"><b><a href="#cite_ref-94">^</a></b></span> <span class="reference-text"><span class="citation patent"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US6889312">US 6889312</a></span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=6889312&amp;rft.cc=US&amp;rft.title="><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-95"><span class="mw-cite-backlink"><b><a href="#cite_ref-95">^</a></b></span> <span class="reference-text"><span class="citation patent"><a rel="nofollow" class="external text" href="https://worldwide.espacenet.com/textdoc?DB=EPODOC&amp;IDX=US6732258">US 6732258</a></span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&amp;rft.number=6732258&amp;rft.cc=US&amp;rft.title="><span style="display: none;">&#160;</span></span></span>
</li>
<li id="cite_note-96"><span class="mw-cite-backlink"><b><a href="#cite_ref-96">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20070621084244/http://contracts.corporate.findlaw.com/agreements/amd/intel.license.2001.01.01.html">"Patent Cross License Agreement Between AMD and Intel"</a>. January 1, 2001. Archived from <a rel="nofollow" class="external text" href="http://contracts.corporate.findlaw.com/agreements/amd/intel.license.2001.01.01.html">the original</a> on June 21, 2007<span class="reference-accessdate">. Retrieved <span class="nowrap">August 23,</span> 2009</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Patent+Cross+License+Agreement+Between+AMD+and+Intel&amp;rft.date=2001-01-01&amp;rft_id=http%3A%2F%2Fcontracts.corporate.findlaw.com%2Fagreements%2Famd%2Fintel.license.2001.01.01.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-97"><span class="mw-cite-backlink"><b><a href="#cite_ref-97">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="https://www.sec.gov/Archives/edgar/data/2488/000119312509236705/dex101.htm">"AMD Intel Settlement Agreement"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=AMD+Intel+Settlement+Agreement&amp;rft_id=https%3A%2F%2Fwww.sec.gov%2FArchives%2Fedgar%2Fdata%2F2488%2F000119312509236705%2Fdex101.htm&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-98"><span class="mw-cite-backlink"><b><a href="#cite_ref-98">^</a></b></span> <span class="reference-text"><cite class="citation web">Stephen Shankland and Jonathan E. Skillings (November 12, 2009). <a rel="nofollow" class="external text" href="http://news.cnet.com/8301-1001_3-10396188-92.html">"Intel to pay AMD $1.25 billion in antitrust settlement"</a>. CNET<span class="reference-accessdate">. Retrieved <span class="nowrap">April 24,</span> 2012</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=unknown&amp;rft.btitle=Intel+to+pay+AMD+%241.25+billion+in+antitrust+settlement&amp;rft.pub=CNET&amp;rft.date=2009-11-12&amp;rft.au=Stephen+Shankland+and+Jonathan+E.+Skillings&amp;rft_id=http%3A%2F%2Fnews.cnet.com%2F8301-1001_3-10396188-92.html&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
<li id="cite_note-99"><span class="mw-cite-backlink"><b><a href="#cite_ref-99">^</a></b></span> <span class="reference-text"><cite class="citation web">Smith, Ryan (November 12, 2009). <a rel="nofollow" class="external text" href="https://web.archive.org/web/20100513042947/http://www.anandtech.com/show/2873">"AMD and Intel Settle Their Differences: AMD Gets To Go Fabless"</a>. <i>AnandTech</i>. Archived from <a rel="nofollow" class="external text" href="http://www.anandtech.com/show/2873">the original</a> on May 13, 2010.</cite><span title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&amp;rft.genre=unknown&amp;rft.jtitle=AnandTech&amp;rft.atitle=AMD+and+Intel+Settle+Their+Differences%3A+AMD+Gets+To+Go+Fabless&amp;rft.date=2009-11-12&amp;rft.aulast=Smith&amp;rft.aufirst=Ryan&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fshow%2F2873&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3AX86-64" class="Z3988"></span><link rel="mw-deduplicated-inline-style" href="mw-data:TemplateStyles:r935243608"/></span>
</li>
</ol></div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=X86-64&amp;action=edit&amp;section=39" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li><a rel="nofollow" class="external text" href="https://developer.amd.com/resources/developer-guides-manuals/">AMD Developer Guides, Manuals &amp; ISA Documents</a></li>
<li><a rel="nofollow" class="external text" href="http://www.stanford.edu/class/ee380/Abstracts/O00927.html">x86-64: Extending the x86 architecture to 64-bits</a>  technical talk by the architect of AMD64 (<a rel="nofollow" class="external text" href="https://web.archive.org/web/20100813052749/http://stanford-online.stanford.edu/courses/ee380/000927-ee380-100.asx">video archive</a>), and <a rel="nofollow" class="external text" href="http://www.stanford.edu/class/ee380/Abstracts/040107.html">second talk by the same speaker</a> (<a rel="nofollow" class="external text" href="https://web.archive.org/web/20100813100133/http://stanford-online.stanford.edu/courses/ee380/040107-ee380-100.asx">video archive</a>)</li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20060623073619/http://www.xbitlabs.com/news/other/display/20041227094638.html">AMD's "Enhanced Virus Protection"</a></li>
<li><a rel="nofollow" class="external text" href="https://www.theregister.co.uk/2005/08/23/intel_fixes_em64t/">Intel tweaks EM64T for full AMD64 compatibility</a></li>
<li><a rel="nofollow" class="external text" href="http://www.extremetech.com/extreme/56018-analyst-intel-reverseengineered-amd64">Analyst: Intel Reverse-Engineered AMD64</a></li>
<li><a rel="nofollow" class="external text" href="http://marc.info/?l=linux-kernel&amp;m=107766481408468&amp;w=2">Early report of differences between Intel IA32e and AMD64</a></li>
<li><a rel="nofollow" class="external text" href="ftp://gcc.gnu.org/pub/gcc/summit/2003/Porting%20to%2064%20bit.pdf">Porting to 64-bit GNU/Linux Systems</a>, by Andreas Jaeger from <a href="/wiki/GCC_Summit" title="GCC Summit">GCC Summit</a> 2003. An excellent paper explaining almost all practical aspects for a transition from 32-bit to 64-bit.</li>
<li><a rel="nofollow" class="external text" href="http://www.intel.com/technology/intel64/index.htm">Intel 64 Architecture</a></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20110403005033/http://software.intel.com/en-us/articles/all-about-64-bits/">Intel Software Network: "64 bits"</a></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20170222181811/http://www.turboirc.com/asm/">TurboIRC.COM tutorials, including examples of how to of enter protected and long mode the raw way from DOS</a></li>
<li><a rel="nofollow" class="external text" href="https://web.archive.org/web/20100123010204/http://software.intel.com/en-us/articles/seven-steps-of-migrating-a-program-to-a-64-bit-system/">Seven Steps of Migrating a Program to a 64-bit System</a></li>
<li><a rel="nofollow" class="external text" href="http://msdn.microsoft.com/en-us/library/aa366778%28VS.85%29.aspx">Memory Limits for Windows Releases</a></li></ul>
<div role="navigation" class="navbox" aria-labelledby="AMD_technology" style="padding:3px"><table class="nowraplinks mw-collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit"><tbody><tr><th scope="col" class="navbox-title" colspan="2"><div class="plainlinks hlist navbar mini"><ul><li class="nv-view"><a href="/wiki/Template:AMD_technology" title="Template:AMD technology"><abbr title="View this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">v</abbr></a></li><li class="nv-talk"><a href="/wiki/Template_talk:AMD_technology" title="Template talk:AMD technology"><abbr title="Discuss this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">t</abbr></a></li><li class="nv-edit"><a class="external text" href="https://en.wikipedia.org/w/index.php?title=Template:AMD_technology&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;-moz-box-shadow:none;-webkit-box-shadow:none;box-shadow:none; padding:0;">e</abbr></a></li></ul></div><div id="AMD_technology" style="font-size:114%;margin:0 4em"><a href="/wiki/Advanced_Micro_Devices" title="Advanced Micro Devices">AMD</a> technology</div></th></tr><tr><th scope="row" class="navbox-group" style="width:1%">Software</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AMD_Radeon_Software" title="AMD Radeon Software">AMD Radeon Software</a></li>
<li><a href="/wiki/AGESA" title="AGESA">AGESA</a></li>
<li><a href="/wiki/AMDGPU" title="AMDGPU">AMDGPU</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Platforms</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/AMD_Spider" title="AMD Spider">Spider</a></li>
<li><a href="/wiki/AMD_Dragon" title="AMD Dragon">Dragon</a></li>
<li><a href="/wiki/AMD_Horus" title="AMD Horus">Horus</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Technology</th><td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a href="/wiki/Cool%27n%27Quiet" title="Cool&#39;n&#39;Quiet">Cool'n'Quiet</a></li>
<li><a href="/wiki/High_Bandwidth_Memory" title="High Bandwidth Memory">High Bandwidth Memory</a></li>
<li><a href="/wiki/PowerNow!" title="PowerNow!">PowerNow!</a></li>
<li><a href="/wiki/AMD_PowerPlay" title="AMD PowerPlay">PowerPlay</a></li>
<li><a href="/wiki/AMD_PowerTune" title="AMD PowerTune">PowerTune</a></li>
<li><a href="/wiki/AMD_Turbo_Core" title="AMD Turbo Core">Turbo Core</a></li>
<li><a href="/wiki/Adaptive_Scalable_Texture_Compression" title="Adaptive Scalable Texture Compression">ASTC</a></li></ul>
</div></td></tr><tr><th scope="row" class="navbox-group" style="width:1%">Instructions</th><td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px"><div style="padding:0em 0.25em">
<ul><li><a class="mw-selflink selflink">X86-64</a></li>
<li><a href="/wiki/3DNow!" title="3DNow!">3DNow!</a></li>
<li><a href="/wiki/Advanced_Vector_Extensions" title="Advanced Vector Extensions">AVX</a></li>
<li><a href="/wiki/XOP_instruction_set" title="XOP instruction set">XOP</a></li>
<li><a href="/wiki/CVT16_instruction_set" class="mw-redirect" title="CVT16 instruction set">CVT16/F16C</a></li>
<li><a href="/wiki/FMA_instruction_set" title="FMA instruction set">FMA</a>
<ul><li><a href="/wiki/FMA3_instruction_set" class="mw-redirect" title="FMA3 instruction set">FMA3</a></li>
<li><a href="/wiki/FMA4_instruction_set" class="mw-redirect" title="FMA4 instruction set">FMA4</a></li></ul></li>
<li><a href="/wiki/Bit_Manipulation_Instruction_Sets" title="Bit Manipulation Instruction Sets">BMI</a>
<ul><li><a href="/wiki/Bit_Manipulation_Instruction_Sets#ABM" title="Bit Manipulation Instruction Sets">ABM</a></li>
<li><a href="/wiki/Bit_Manipulation_Instruction_Sets#BMI1" title="Bit Manipulation Instruction Sets">BMI1</a></li>
<li><a href="/wiki/Bit_Manipulation_Instruction_Sets#TBM" title="Bit Manipulation Instruction Sets">TBM</a></li></ul></li>
<li><a href="/wiki/SSE5" title="SSE5">SSE5</a></li>
<li><a href="/wiki/Advanced_Synchronization_Facility" title="Advanced Synchronization Facility">ASF</a></li>
<li><a href="/wiki/AES_instruction_set" title="AES instruction set">AES</a></li></ul>
</div></td></tr></tbody></table></div>
<!-- 
NewPP limit report
Parsed by mw1363
Cached time: 20200411231146
Cache expiry: 2592000
Dynamic content: false
Complications: [varyrevisionsha1]
CPU time usage: 0.912 seconds
Real time usage: 1.112 seconds
Preprocessor visited node count: 6627/1000000
Postexpand include size: 154557/2097152 bytes
Template argument size: 6681/2097152 bytes
Highest expansion depth: 21/40
Expensive parser function count: 9/500
Unstrip recursion depth: 1/20
Unstrip postexpand size: 266742/5000000 bytes
Number of Wikibase entities loaded: 0/400
Lua time usage: 0.423/10.000 seconds
Lua memory usage: 6.51 MB/50 MB
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%  925.941      1 -total
 54.79%  507.355      3 Template:Reflist
 35.93%  332.651     71 Template:Cite_web
  8.27%   76.605      5 Template:Fix
  8.14%   75.380      1 Template:Short_description
  6.30%   58.307      1 Template:Failed_verification
  5.83%   53.962      1 Template:Pagetype
  4.27%   39.574      8 Template:Category_handler
  3.33%   30.852      1 Template:Multiple_image
  3.23%   29.880      4 Template:Delink
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:244374-0!canonical and timestamp 20200411231145 and revision id 950408778
 -->
</div><noscript><img src="//en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>
		<div class="printfooter">Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=X86-64&amp;oldid=950408778">https://en.wikipedia.org/w/index.php?title=X86-64&amp;oldid=950408778</a>"</div>
		<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="/wiki/Category:Computer-related_introductions_in_2003" title="Category:Computer-related introductions in 2003">Computer-related introductions in 2003</a></li><li><a href="/wiki/Category:X86_architecture" title="Category:X86 architecture">X86 architecture</a></li><li><a href="/wiki/Category:64-bit_computers" title="Category:64-bit computers">64-bit computers</a></li><li><a href="/wiki/Category:Advanced_Micro_Devices_technologies" title="Category:Advanced Micro Devices technologies">Advanced Micro Devices technologies</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="/wiki/Category:All_articles_with_dead_external_links" title="Category:All articles with dead external links">All articles with dead external links</a></li><li><a href="/wiki/Category:Articles_with_dead_external_links_from_July_2016" title="Category:Articles with dead external links from July 2016">Articles with dead external links from July 2016</a></li><li><a href="/wiki/Category:Articles_with_permanently_dead_external_links" title="Category:Articles with permanently dead external links">Articles with permanently dead external links</a></li><li><a href="/wiki/Category:Articles_with_short_description" title="Category:Articles with short description">Articles with short description</a></li><li><a href="/wiki/Category:Use_mdy_dates_from_October_2018" title="Category:Use mdy dates from October 2018">Use mdy dates from October 2018</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_June_2010" title="Category:Articles containing potentially dated statements from June 2010">Articles containing potentially dated statements from June 2010</a></li><li><a href="/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></li><li><a href="/wiki/Category:All_articles_with_failed_verification" title="Category:All articles with failed verification">All articles with failed verification</a></li><li><a href="/wiki/Category:Articles_with_failed_verification_from_May_2016" title="Category:Articles with failed verification from May 2016">Articles with failed verification from May 2016</a></li><li><a href="/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_August_2017" title="Category:Articles with unsourced statements from August 2017">Articles with unsourced statements from August 2017</a></li><li><a href="/wiki/Category:All_articles_that_may_contain_original_research" title="Category:All articles that may contain original research">All articles that may contain original research</a></li><li><a href="/wiki/Category:Articles_that_may_contain_original_research_from_August_2017" title="Category:Articles that may contain original research from August 2017">Articles that may contain original research from August 2017</a></li><li><a href="/wiki/Category:Articles_with_unsourced_statements_from_October_2010" title="Category:Articles with unsourced statements from October 2010">Articles with unsourced statements from October 2010</a></li><li><a href="/wiki/Category:Articles_containing_potentially_dated_statements_from_2018" title="Category:Articles containing potentially dated statements from 2018">Articles containing potentially dated statements from 2018</a></li></ul></div></div>
		<div class="visualClear"></div>
		
	</div>
</div>
<div id='mw-data-after-content'>
	<div class="read-more-container"></div>
</div>

<div id="mw-navigation">
    <h2>Navigation menu</h2>
    <div id="mw-head">
        
        <div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
        	<h3 id="p-personal-label">Personal tools</h3>
        	<ul >
        		
        		<li id="pt-anonuserpage">Not logged in</li>
        		<li id="pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="/w/index.php?title=Special:CreateAccount&amp;returnto=X86-64" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=X86-64" title="You&#039;re encouraged to log in; however, it&#039;s not mandatory. [o]" accesskey="o">Log in</a></li>
        	</ul>
        </div>
        <div id="left-navigation">
            <div id="p-namespaces" role="navigation" class="vectorTabs " aria-labelledby="p-namespaces-label">
            	<h3 id="p-namespaces-label">Namespaces</h3>
            	<ul >
            		<li id="ca-nstab-main" class="selected"><a href="/wiki/X86-64" title="View the content page [c]" accesskey="c">Article</a></li><li id="ca-talk"><a href="/wiki/Talk:X86-64" rel="discussion" title="Discuss improvements to the content page [t]" accesskey="t">Talk</a></li>
            	</ul>
            </div>
            <div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
            	<h3 id="p-variants-label">
            		<span>Variants</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
        </div>
        <div id="right-navigation">
            <div id="p-views" role="navigation" class="vectorTabs " aria-labelledby="p-views-label">
            	<h3 id="p-views-label">Views</h3>
            	<ul >
            		<li id="ca-view" class="collapsible selected"><a href="/wiki/X86-64">Read</a></li><li id="ca-edit" class="collapsible"><a href="/w/index.php?title=X86-64&amp;action=edit" title="Edit this page [e]" accesskey="e">Edit</a></li><li id="ca-history" class="collapsible"><a href="/w/index.php?title=X86-64&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></li>
            	</ul>
            </div>
            <div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
            	<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
            	<h3 id="p-cactions-label">
            		<span>More</span>
            	</h3>
            	<ul class="menu" >
            		
            	</ul>
            </div>
            <div id="p-search" role="search">
            	<h3 >
            		<label for="searchInput">Search</label>
            	</h3>
            	<form action="/w/index.php" id="searchform">
            		<div id="simpleSearch">
            			<input type="search" name="search" placeholder="Search Wikipedia" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/>
            			<input type="hidden" value="Special:Search" name="title"/>
            			<input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/>
            			<input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>
            		</div>
            	</form>
            </div>
        </div>
    </div>
    
    <div id="mw-panel">
    	<div id="p-logo" role="banner">
    		<a  title="Visit the main page" class="mw-wiki-logo" href="/wiki/Main_Page"></a>
    	</div>
    	<div class="portal" role="navigation" id="p-navigation"  aria-labelledby="p-navigation-label">
    		<h3  id="p-navigation-label">
    			Navigation
    		</h3>
    		<div class="body">
    			<ul><li id="n-mainpage-description"><a href="/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="/wiki/Wikipedia:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="/wiki/Wikipedia:Featured_content" title="Featured content  the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="//shop.wikimedia.org" title="Visit the Wikipedia store">Wikipedia store</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-interaction"  aria-labelledby="p-interaction-label">
    		<h3  id="p-interaction-label">
    			Interaction
    		</h3>
    		<div class="body">
    			<ul><li id="n-help"><a href="/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-tb"  aria-labelledby="p-tb-label">
    		<h3  id="p-tb-label">
    			Tools
    		</h3>
    		<div class="body">
    			<ul><li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/X86-64" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/X86-64" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="/w/index.php?title=X86-64&amp;oldid=950408778" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=X86-64&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q272629" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="/w/index.php?title=Special:CiteThisPage&amp;page=X86-64&amp;id=950408778&amp;wpFormIdentifier=titleform" title="Information on how to cite this page">Cite this page</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-coll-print_export"  aria-labelledby="p-coll-print_export-label">
    		<h3  id="p-coll-print_export-label">
    			Print/export
    		</h3>
    		<div class="body">
    			<ul><li id="coll-create_a_book"><a href="/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=X86-64">Create a book</a></li><li id="coll-download-as-rl"><a href="/w/index.php?title=Special:ElectronPdf&amp;page=X86-64&amp;action=show-download-screen">Download as PDF</a></li><li id="t-print"><a href="/w/index.php?title=X86-64&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li></ul>
    			
    		</div>
    	</div>
    	
    	<div class="portal" role="navigation" id="p-lang"  aria-labelledby="p-lang-label">
    		<h3  id="p-lang-label">
    			Languages
    		</h3>
    		<div class="body">
    			<ul><li class="interlanguage-link interwiki-ar"><a href="https://ar.wikipedia.org/wiki/%D8%A5%D9%83%D8%B386-64" title="86-64  Arabic" lang="ar" hreflang="ar" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-cs"><a href="https://cs.wikipedia.org/wiki/X86-64" title="X86-64  Czech" lang="cs" hreflang="cs" class="interlanguage-link-target">etina</a></li><li class="interlanguage-link interwiki-da"><a href="https://da.wikipedia.org/wiki/X86-64" title="X86-64  Danish" lang="da" hreflang="da" class="interlanguage-link-target">Dansk</a></li><li class="interlanguage-link interwiki-de"><a href="https://de.wikipedia.org/wiki/X64" title="X64  German" lang="de" hreflang="de" class="interlanguage-link-target">Deutsch</a></li><li class="interlanguage-link interwiki-et"><a href="https://et.wikipedia.org/wiki/X86-64" title="X86-64  Estonian" lang="et" hreflang="et" class="interlanguage-link-target">Eesti</a></li><li class="interlanguage-link interwiki-el"><a href="https://el.wikipedia.org/wiki/X86-64" title="X86-64  Greek" lang="el" hreflang="el" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-es"><a href="https://es.wikipedia.org/wiki/X86-64" title="X86-64  Spanish" lang="es" hreflang="es" class="interlanguage-link-target">Espaol</a></li><li class="interlanguage-link interwiki-fa"><a href="https://fa.wikipedia.org/wiki/X86-64" title="X86-64  Persian" lang="fa" hreflang="fa" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-fr"><a href="https://fr.wikipedia.org/wiki/X64" title="X64  French" lang="fr" hreflang="fr" class="interlanguage-link-target">Franais</a></li><li class="interlanguage-link interwiki-ko"><a href="https://ko.wikipedia.org/wiki/X86-64" title="X86-64  Korean" lang="ko" hreflang="ko" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-hi"><a href="https://hi.wikipedia.org/wiki/X%E0%A5%AE%E0%A5%AC-%E0%A5%AC%E0%A5%AA" title="X-  Hindi" lang="hi" hreflang="hi" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-it"><a href="https://it.wikipedia.org/wiki/X86-64" title="X86-64  Italian" lang="it" hreflang="it" class="interlanguage-link-target">Italiano</a></li><li class="interlanguage-link interwiki-he"><a href="https://he.wikipedia.org/wiki/X86-64" title="X86-64  Hebrew" lang="he" hreflang="he" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-hu"><a href="https://hu.wikipedia.org/wiki/X86-64" title="X86-64  Hungarian" lang="hu" hreflang="hu" class="interlanguage-link-target">Magyar</a></li><li class="interlanguage-link interwiki-ml"><a href="https://ml.wikipedia.org/wiki/%E0%B4%8E%E0%B4%8E%E0%B4%82%E0%B4%A1%E0%B4%BF64(X86-64)" title="64(X86-64)  Malayalam" lang="ml" hreflang="ml" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-ms"><a href="https://ms.wikipedia.org/wiki/X86-64" title="X86-64  Malay" lang="ms" hreflang="ms" class="interlanguage-link-target">Bahasa Melayu</a></li><li class="interlanguage-link interwiki-nl"><a href="https://nl.wikipedia.org/wiki/X86-64" title="X86-64  Dutch" lang="nl" hreflang="nl" class="interlanguage-link-target">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="https://ja.wikipedia.org/wiki/X64" title="X64  Japanese" lang="ja" hreflang="ja" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-no"><a href="https://no.wikipedia.org/wiki/X86-64" title="X86-64  Norwegian Bokml" lang="nb" hreflang="nb" class="interlanguage-link-target">Norsk bokml</a></li><li class="interlanguage-link interwiki-pl"><a href="https://pl.wikipedia.org/wiki/X86-64" title="X86-64  Polish" lang="pl" hreflang="pl" class="interlanguage-link-target">Polski</a></li><li class="interlanguage-link interwiki-ro"><a href="https://ro.wikipedia.org/wiki/X86-64" title="X86-64  Romanian" lang="ro" hreflang="ro" class="interlanguage-link-target">Romn</a></li><li class="interlanguage-link interwiki-ru"><a href="https://ru.wikipedia.org/wiki/X86-64" title="X86-64  Russian" lang="ru" hreflang="ru" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-sco"><a href="https://sco.wikipedia.org/wiki/X86-64" title="X86-64  Scots" lang="sco" hreflang="sco" class="interlanguage-link-target">Scots</a></li><li class="interlanguage-link interwiki-simple"><a href="https://simple.wikipedia.org/wiki/X64" title="X64  Simple English" lang="en-simple" hreflang="en-simple" class="interlanguage-link-target">Simple English</a></li><li class="interlanguage-link interwiki-sk"><a href="https://sk.wikipedia.org/wiki/X86-64" title="X86-64  Slovak" lang="sk" hreflang="sk" class="interlanguage-link-target">Slovenina</a></li><li class="interlanguage-link interwiki-sl"><a href="https://sl.wikipedia.org/wiki/X86-64" title="X86-64  Slovenian" lang="sl" hreflang="sl" class="interlanguage-link-target">Slovenina</a></li><li class="interlanguage-link interwiki-sr"><a href="https://sr.wikipedia.org/wiki/X86-64" title="X86-64  Serbian" lang="sr" hreflang="sr" class="interlanguage-link-target"> / srpski</a></li><li class="interlanguage-link interwiki-sv"><a href="https://sv.wikipedia.org/wiki/AMD64" title="AMD64  Swedish" lang="sv" hreflang="sv" class="interlanguage-link-target">Svenska</a></li><li class="interlanguage-link interwiki-th"><a href="https://th.wikipedia.org/wiki/%E0%B9%80%E0%B8%AD%E0%B8%81%E0%B8%8B%E0%B9%8C86-64" title="86-64  Thai" lang="th" hreflang="th" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-tr"><a href="https://tr.wikipedia.org/wiki/X86-64" title="X86-64  Turkish" lang="tr" hreflang="tr" class="interlanguage-link-target">Trke</a></li><li class="interlanguage-link interwiki-uk"><a href="https://uk.wikipedia.org/wiki/X86-64" title="X86-64  Ukrainian" lang="uk" hreflang="uk" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-vi"><a href="https://vi.wikipedia.org/wiki/X86-64" title="X86-64  Vietnamese" lang="vi" hreflang="vi" class="interlanguage-link-target">Ting Vit</a></li><li class="interlanguage-link interwiki-zh-yue"><a href="https://zh-yue.wikipedia.org/wiki/X86-64" title="X86-64  Cantonese" lang="yue" hreflang="yue" class="interlanguage-link-target"></a></li><li class="interlanguage-link interwiki-zh"><a href="https://zh.wikipedia.org/wiki/X86-64" title="X86-64  Chinese" lang="zh" hreflang="zh" class="interlanguage-link-target"></a></li></ul>
    			<div class="after-portlet after-portlet-lang"><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Special:EntityPage/Q272629#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>
    		</div>
    	</div>
    	
    </div>
</div>

<div id="footer" role="contentinfo" >
	<ul id="footer-info" class="">
		<li id="footer-info-lastmod"> This page was last edited on 11 April 2020, at 23:11<span class="anonymous-show">&#160;(UTC)</span>.</li>
		<li id="footer-info-copyright">Text is available under the <a rel="license" href="//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="//creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="//foundation.wikimedia.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="//foundation.wikimedia.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia is a registered trademark of the <a href="//www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
	</ul>
	<ul id="footer-places" class="">
		<li id="footer-places-privacy"><a href="https://foundation.wikimedia.org/wiki/Privacy_policy" class="extiw" title="wmf:Privacy policy">Privacy policy</a></li>
		<li id="footer-places-about"><a href="/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
		<li id="footer-places-disclaimer"><a href="/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
		<li id="footer-places-contact"><a href="//en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
		<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
		<li id="footer-places-statslink"><a href="https://stats.wikimedia.org/#/en.wikipedia.org">Statistics</a></li>
		<li id="footer-places-cookiestatement"><a href="https://foundation.wikimedia.org/wiki/Cookie_statement">Cookie statement</a></li>
		<li id="footer-places-mobileview"><a href="//en.m.wikipedia.org/w/index.php?title=X86-64&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
	</ul>
	<ul id="footer-icons" class="noprint">
		<li id="footer-copyrightico"><a href="https://wikimediafoundation.org/"><img src="/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a></li>
		<li id="footer-poweredbyico"><a href="https://www.mediawiki.org/"><img src="/static/images/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/static/images/poweredby_mediawiki_132x47.png 1.5x, /static/images/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a></li>
	</ul>
	<div style="clear: both;"></div>
</div>

<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.912","walltime":"1.112","ppvisitednodes":{"value":6627,"limit":1000000},"postexpandincludesize":{"value":154557,"limit":2097152},"templateargumentsize":{"value":6681,"limit":2097152},"expansiondepth":{"value":21,"limit":40},"expensivefunctioncount":{"value":9,"limit":500},"unstrip-depth":{"value":1,"limit":20},"unstrip-size":{"value":266742,"limit":5000000},"entityaccesscount":{"value":0,"limit":400},"timingprofile":["100.00%  925.941      1 -total"," 54.79%  507.355      3 Template:Reflist"," 35.93%  332.651     71 Template:Cite_web","  8.27%   76.605      5 Template:Fix","  8.14%   75.380      1 Template:Short_description","  6.30%   58.307      1 Template:Failed_verification","  5.83%   53.962      1 Template:Pagetype","  4.27%   39.574      8 Template:Category_handler","  3.33%   30.852      1 Template:Multiple_image","  3.23%   29.880      4 Template:Delink"]},"scribunto":{"limitreport-timeusage":{"value":"0.423","limit":"10.000"},"limitreport-memusage":{"value":6830057,"limit":52428800}},"cachereport":{"origin":"mw1363","timestamp":"20200411231146","ttl":2592000,"transientcontent":false}}});});</script>
<script type="application/ld+json">{"@context":"https:\/\/schema.org","@type":"Article","name":"X86-64","url":"https:\/\/en.wikipedia.org\/wiki\/X86-64","sameAs":"http:\/\/www.wikidata.org\/entity\/Q272629","mainEntity":"http:\/\/www.wikidata.org\/entity\/Q272629","author":{"@type":"Organization","name":"Contributors to Wikimedia projects"},"publisher":{"@type":"Organization","name":"Wikimedia Foundation, Inc.","logo":{"@type":"ImageObject","url":"https:\/\/www.wikimedia.org\/static\/images\/wmf-hor-googpub.png"}},"datePublished":"2003-06-12T03:03:46Z","dateModified":"2020-04-11T23:11:39Z","image":"https:\/\/upload.wikimedia.org\/wikipedia\/commons\/6\/67\/AMD_Opteron_146_Venus%2C_2005.jpg","headline":"type of instruction set which is a 64-bit version of the x86 instruction set"}</script>
<script>(RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":424,"wgHostname":"mw1322"});});</script></body></html>
