{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09874,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09944,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00125559,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000678976,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000353339,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000678976,
	"finish__design__instance__count__class:fill_cell": 3378,
	"finish__design__instance__area__class:fill_cell": 18096.2,
	"finish__design__instance__count__class:tap_cell": 248,
	"finish__design__instance__area__class:tap_cell": 65.968,
	"finish__design__instance__count__class:buffer": 52,
	"finish__design__instance__area__class:buffer": 103.74,
	"finish__design__instance__count__class:timing_repair_buffer": 91,
	"finish__design__instance__area__class:timing_repair_buffer": 76.608,
	"finish__design__instance__count__class:inverter": 24,
	"finish__design__instance__area__class:inverter": 15.162,
	"finish__design__instance__count__class:multi_input_combinational_cell": 613,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1024.1,
	"finish__design__instance__count": 4406,
	"finish__design__instance__area": 19381.8,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.525813,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.42166,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000262345,
	"finish__power__switching__total": 0.000272917,
	"finish__power__leakage__total": 3.24625e-05,
	"finish__power__total": 0.000567724,
	"finish__design__io": 97,
	"finish__design__die__area": 22500,
	"finish__design__core__area": 19381.8,
	"finish__design__instance__count": 1028,
	"finish__design__instance__area": 1285.58,
	"finish__design__instance__count__stdcell": 1028,
	"finish__design__instance__area__stdcell": 1285.58,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0663291,
	"finish__design__instance__utilization__stdcell": 0.0663291,
	"finish__design__rows": 99,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 99,
	"finish__design__sites": 72864,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 72864,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}