0.6
2017.2
Jun 15 2017
18:52:51
E:/vivado_hardware_design/xadc_triger/xadc_triger.sim/sim_1/synth/timing/adc_trig_testbench_time_synth.v,1500539725,verilog,,,,adc_triger;glbl,,,,,,,,
E:/vivado_hardware_design/xadc_triger/xadc_triger.srcs/sim_1/new/testbench.v,1500516215,verilog,,,,adc_trig_testbench,,,,,,,,
