<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf538 › include › mach › portmux.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>portmux.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008-2009 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _MACH_PORTMUX_H_</span>
<span class="cp">#define _MACH_PORTMUX_H_</span>

<span class="cp">#define MAX_RESOURCES	64</span>

<span class="cp">#define P_TMR2		(P_DONTCARE)</span>
<span class="cp">#define P_TMR1		(P_DONTCARE)</span>
<span class="cp">#define P_TMR0		(P_DONTCARE)</span>
<span class="cp">#define P_TMRCLK	(P_DONTCARE)</span>
<span class="cp">#define P_PPI0_CLK	(P_DONTCARE)</span>
<span class="cp">#define P_PPI0_FS1	(P_DONTCARE)</span>
<span class="cp">#define P_PPI0_FS2	(P_DONTCARE)</span>

<span class="cp">#define P_TWI0_SCL	(P_DONTCARE)</span>
<span class="cp">#define P_TWI0_SDA	(P_DONTCARE)</span>
<span class="cp">#define P_TWI1_SCL	(P_DONTCARE)</span>
<span class="cp">#define P_TWI1_SDA	(P_DONTCARE)</span>

<span class="cp">#define P_SPORT1_TSCLK	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT1_RSCLK	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT0_TSCLK	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT0_RSCLK	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT1_DRSEC	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT1_RFS	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT1_DTPRI	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT1_DTSEC	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT1_TFS	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT1_DRPRI	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT0_DRSEC	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT0_RFS	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT0_DTPRI	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT0_DTSEC	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT0_TFS	(P_DONTCARE)</span>
<span class="cp">#define P_SPORT0_DRPRI	(P_DONTCARE)</span>

<span class="cp">#define P_UART0_RX	(P_DONTCARE)</span>
<span class="cp">#define P_UART0_TX	(P_DONTCARE)</span>

<span class="cp">#define P_SPI0_MOSI	(P_DONTCARE)</span>
<span class="cp">#define P_SPI0_MISO	(P_DONTCARE)</span>
<span class="cp">#define P_SPI0_SCK	(P_DONTCARE)</span>

<span class="cp">#define P_PPI0_D0	(P_DONTCARE)</span>
<span class="cp">#define P_PPI0_D1	(P_DONTCARE)</span>
<span class="cp">#define P_PPI0_D2	(P_DONTCARE)</span>
<span class="cp">#define P_PPI0_D3	(P_DONTCARE)</span>

<span class="cp">#define P_CAN0_TX	(P_DEFINED | P_IDENT(GPIO_PC0))</span>
<span class="cp">#define P_CAN0_RX	(P_DEFINED | P_IDENT(GPIO_PC1))</span>

<span class="cp">#define P_SPI1_MOSI	(P_DEFINED | P_IDENT(GPIO_PD0))</span>
<span class="cp">#define P_SPI1_MISO	(P_DEFINED | P_IDENT(GPIO_PD1))</span>
<span class="cp">#define P_SPI1_SCK	(P_DEFINED | P_IDENT(GPIO_PD2))</span>
<span class="cp">#define P_SPI1_SS	(P_DEFINED | P_IDENT(GPIO_PD3))</span>
<span class="cp">#define P_SPI1_SSEL1	(P_DEFINED | P_IDENT(GPIO_PD4))</span>
<span class="cp">#define P_SPI2_MOSI	(P_DEFINED | P_IDENT(GPIO_PD5))</span>
<span class="cp">#define P_SPI2_MISO	(P_DEFINED | P_IDENT(GPIO_PD6))</span>
<span class="cp">#define P_SPI2_SCK	(P_DEFINED | P_IDENT(GPIO_PD7))</span>
<span class="cp">#define P_SPI2_SS	(P_DEFINED | P_IDENT(GPIO_PD8))</span>
<span class="cp">#define P_SPI2_SSEL1	(P_DEFINED | P_IDENT(GPIO_PD9))</span>
<span class="cp">#define P_UART1_RX	(P_DEFINED | P_IDENT(GPIO_PD10))</span>
<span class="cp">#define P_UART1_TX	(P_DEFINED | P_IDENT(GPIO_PD11))</span>
<span class="cp">#define P_UART2_RX	(P_DEFINED | P_IDENT(GPIO_PD12))</span>
<span class="cp">#define P_UART2_TX	(P_DEFINED | P_IDENT(GPIO_PD13))</span>

<span class="cp">#define P_SPORT2_RSCLK	(P_DEFINED | P_IDENT(GPIO_PE0))</span>
<span class="cp">#define P_SPORT2_RFS	(P_DEFINED | P_IDENT(GPIO_PE1))</span>
<span class="cp">#define P_SPORT2_DRPRI	(P_DEFINED | P_IDENT(GPIO_PE2))</span>
<span class="cp">#define P_SPORT2_DRSEC	(P_DEFINED | P_IDENT(GPIO_PE3))</span>
<span class="cp">#define P_SPORT2_TSCLK	(P_DEFINED | P_IDENT(GPIO_PE4))</span>
<span class="cp">#define P_SPORT2_TFS	(P_DEFINED | P_IDENT(GPIO_PE5))</span>
<span class="cp">#define P_SPORT2_DTPRI	(P_DEFINED | P_IDENT(GPIO_PE6))</span>
<span class="cp">#define P_SPORT2_DTSEC	(P_DEFINED | P_IDENT(GPIO_PE7))</span>
<span class="cp">#define P_SPORT3_RSCLK	(P_DEFINED | P_IDENT(GPIO_PE8))</span>
<span class="cp">#define P_SPORT3_RFS	(P_DEFINED | P_IDENT(GPIO_PE9))</span>
<span class="cp">#define P_SPORT3_DRPRI	(P_DEFINED | P_IDENT(GPIO_PE10))</span>
<span class="cp">#define P_SPORT3_DRSEC	(P_DEFINED | P_IDENT(GPIO_PE11))</span>
<span class="cp">#define P_SPORT3_TSCLK	(P_DEFINED | P_IDENT(GPIO_PE12))</span>
<span class="cp">#define P_SPORT3_TFS	(P_DEFINED | P_IDENT(GPIO_PE13))</span>
<span class="cp">#define P_SPORT3_DTPRI	(P_DEFINED | P_IDENT(GPIO_PE14))</span>
<span class="cp">#define P_SPORT3_DTSEC	(P_DEFINED | P_IDENT(GPIO_PE15))</span>

<span class="cp">#define P_PPI0_FS3	(P_DEFINED | P_IDENT(GPIO_PF3))</span>
<span class="cp">#define P_PPI0_D15	(P_DEFINED | P_IDENT(GPIO_PF4))</span>
<span class="cp">#define P_PPI0_D14	(P_DEFINED | P_IDENT(GPIO_PF5))</span>
<span class="cp">#define P_PPI0_D13	(P_DEFINED | P_IDENT(GPIO_PF6))</span>
<span class="cp">#define P_PPI0_D12	(P_DEFINED | P_IDENT(GPIO_PF7))</span>
<span class="cp">#define P_PPI0_D11	(P_DEFINED | P_IDENT(GPIO_PF8))</span>
<span class="cp">#define P_PPI0_D10	(P_DEFINED | P_IDENT(GPIO_PF9))</span>
<span class="cp">#define P_PPI0_D9	(P_DEFINED | P_IDENT(GPIO_PF10))</span>
<span class="cp">#define P_PPI0_D8	(P_DEFINED | P_IDENT(GPIO_PF11))</span>

<span class="cp">#define P_PPI0_D4	(P_DEFINED | P_IDENT(GPIO_PF15))</span>
<span class="cp">#define P_PPI0_D5	(P_DEFINED | P_IDENT(GPIO_PF14))</span>
<span class="cp">#define P_PPI0_D6	(P_DEFINED | P_IDENT(GPIO_PF13))</span>
<span class="cp">#define P_PPI0_D7	(P_DEFINED | P_IDENT(GPIO_PF12))</span>
<span class="cp">#define P_SPI0_SSEL7	(P_DEFINED | P_IDENT(GPIO_PF7))</span>
<span class="cp">#define P_SPI0_SSEL6	(P_DEFINED | P_IDENT(GPIO_PF6))</span>
<span class="cp">#define P_SPI0_SSEL5	(P_DEFINED | P_IDENT(GPIO_PF5))</span>
<span class="cp">#define P_SPI0_SSEL4	(P_DEFINED | P_IDENT(GPIO_PF4))</span>
<span class="cp">#define P_SPI0_SSEL3	(P_DEFINED | P_IDENT(GPIO_PF3))</span>
<span class="cp">#define P_SPI0_SSEL2	(P_DEFINED | P_IDENT(GPIO_PF2))</span>
<span class="cp">#define P_SPI0_SSEL1	(P_DEFINED | P_IDENT(GPIO_PF1))</span>
<span class="cp">#define P_SPI0_SS	(P_DEFINED | P_IDENT(GPIO_PF0))</span>
<span class="cp">#define GPIO_DEFAULT_BOOT_SPI_CS GPIO_PF2</span>
<span class="cp">#define P_DEFAULT_BOOT_SPI_CS P_SPI0_SSEL2</span>

<span class="cp">#endif </span><span class="cm">/* _MACH_PORTMUX_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
