

================================================================
== Vivado HLS Report for 'dateport_C1_conv'
================================================================
* Date:           Tue May 09 23:55:05 2017

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        final_le
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     14.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  522160|  522160|  522160|  522160|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                      |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- L_L_C1_conv_label3  |    4705|    4705|         3|          1|          1|   4704|    yes   |
        |- L_L_C1_conv_label0  |  517452|  517452|        35|         22|          1|  23520|    yes   |
        +----------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    506|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    384|
|Register         |        -|      -|     899|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1313|   1840|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |dateport_fadd_32ns_32ns_32_5_full_dsp_U0  |dateport_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dateport_fcmp_32ns_32ns_1_1_U2            |dateport_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dateport_fmul_32ns_32ns_32_4_max_dsp_U1   |dateport_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      5|  414|  950|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |C1_mapData_addr2_fu_951_p2            |     +    |      0|  0|  32|          32|           2|
    |C1_mapData_addr3_fu_961_p2            |     +    |      0|  0|  32|          32|           1|
    |C1_mapData_addr5_fu_833_p2            |     +    |      0|  0|   4|           6|           6|
    |C1_mapData_addr6_fu_839_p2            |     +    |      0|  0|   4|           6|           6|
    |C1_mapData_addr7_fu_894_p2            |     +    |      0|  0|  32|          32|          32|
    |C1_mapData_addr8_fu_900_p2            |     +    |      0|  0|  32|          32|           3|
    |C1_mapData_addr9_fu_911_p2            |     +    |      0|  0|  32|          32|           2|
    |C1_v_addr11_fu_1051_p2                |     +    |      0|  0|   4|          32|          32|
    |C1_v_addr5_fu_599_p2                  |     +    |      0|  0|   4|          32|          32|
    |C1_v_addr7_fu_1014_p2                 |     +    |      0|  0|  10|          10|          10|
    |C1_v_addr9_fu_556_p2                  |     +    |      0|  0|  10|          10|          10|
    |i_10_fu_726_p2                        |     +    |      0|  0|   3|           3|           1|
    |i_s_fu_478_p2                         |     +    |      0|  0|   3|           3|           1|
    |indvar_flatten21_op_fu_698_p2         |     +    |      0|  0|   8|           8|           1|
    |indvar_flatten33_op_fu_712_p2         |     +    |      0|  0|  13|          13|           1|
    |indvar_flatten_next4_fu_428_p2        |     +    |      0|  0|  13|          13|           1|
    |indvar_flatten_next5_fu_616_p2        |     +    |      0|  0|  15|          15|           1|
    |indvar_flatten_op_fu_440_p2           |     +    |      0|  0|  10|          10|           1|
    |j_2_fu_491_p2                         |     +    |      0|  0|   5|           5|           1|
    |j_3_fu_739_p2                         |     +    |      0|  0|   5|           5|           1|
    |k_2_fu_562_p2                         |     +    |      0|  0|   5|           5|           1|
    |k_3_fu_750_p2                         |     +    |      0|  0|   5|           5|           1|
    |m_1_fu_858_p2                         |     +    |      0|  0|   3|           3|           1|
    |tmp_22_fu_788_p2                      |     +    |      0|  0|   5|           5|           5|
    |tmp_27_1_fu_778_p2                    |     +    |      0|  0|   5|           5|           1|
    |tmp_27_2_fu_870_p2                    |     +    |      0|  0|   5|           5|           2|
    |tmp_27_3_fu_875_p2                    |     +    |      0|  0|   5|           5|           2|
    |tmp_27_4_fu_946_p2                    |     +    |      0|  0|   5|           5|           3|
    |C1_v_addr10_fu_1045_p2                |     -    |      0|  0|   4|          32|          32|
    |C1_v_addr4_fu_593_p2                  |     -    |      0|  0|   4|          32|          32|
    |C1_v_addr6_fu_1004_p2                 |     -    |      0|  0|   9|           9|           9|
    |C1_v_addr8_fu_546_p2                  |     -    |      0|  0|   9|           9|           9|
    |tmp_24_fu_794_p2                      |     -    |      0|  0|   4|           4|           3|
    |C1_y_d0                               |  Select  |      0|  0|  32|           1|          32|
    |i_1_mid2_fu_732_p3                    |  Select  |      0|  0|   3|           1|           3|
    |i_mid2_fu_484_p3                      |  Select  |      0|  0|   3|           1|           3|
    |indvar_flatten_next6_fu_704_p3        |  Select  |      0|  0|   8|           1|           1|
    |indvar_flatten_next7_fu_718_p3        |  Select  |      0|  0|  13|           1|           1|
    |indvar_flatten_next_fu_446_p3         |  Select  |      0|  0|  10|           1|           1|
    |j_1_mid2_fu_744_p3                    |  Select  |      0|  0|   5|           1|           5|
    |j_1_mid_fu_628_p3                     |  Select  |      0|  0|   5|           1|           1|
    |j_mid2_fu_510_p3                      |  Select  |      0|  0|   5|           1|           5|
    |j_mid_fu_454_p3                       |  Select  |      0|  0|   5|           1|           1|
    |k_1_mid2_fu_772_p3                    |  Select  |      0|  0|   5|           1|           5|
    |k_1_mid_fu_672_p3                     |  Select  |      0|  0|   5|           1|           1|
    |k_mid2_fu_502_p3                      |  Select  |      0|  0|   5|           1|           1|
    |m_mid2_fu_764_p3                      |  Select  |      0|  0|   3|           1|           1|
    |exitcond1_mid3_fu_692_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond1_mid_fu_648_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond5_mid_fu_472_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten23_mid_fu_660_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_84_fu_1101_p2                     |    and   |      0|  0|   1|           1|           1|
    |exitcond19_fu_642_p2                  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond_flatten10_fu_622_p2          |   icmp   |      0|  0|   5|          13|          12|
    |exitcond_flatten11_fu_654_p2          |   icmp   |      0|  0|   3|           8|           8|
    |exitcond_flatten8_fu_610_p2           |   icmp   |      0|  0|   6|          15|          15|
    |exitcond_flatten9_fu_434_p2           |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_flatten_fu_422_p2            |   icmp   |      0|  0|   5|          13|          13|
    |exitcond_fu_466_p2                    |   icmp   |      0|  0|   2|           5|           4|
    |ifzero_fu_864_p2                      |   icmp   |      0|  0|   2|           3|           3|
    |notlhs_fu_1083_p2                     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_1089_p2                     |   icmp   |      0|  0|   8|          23|           1|
    |not_exitcond_flatten23_mid_fu_686_p2  |    or    |      0|  0|   1|           1|           1|
    |tmp_147_fu_759_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_319_fu_666_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_320_fu_755_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_82_fu_1095_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_fu_497_p2                         |    or    |      0|  0|   1|           1|           1|
    |exitcond_flatten23_not_fu_680_p2      |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten1_fu_636_p2       |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_461_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 506|         584|         394|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |C1_mapData_address0            |   8|          4|    8|         32|
    |C1_mapData_address1            |   8|          3|    8|         24|
    |C1_v_address0                  |  13|          4|   13|         52|
    |C1_v_d0                        |  32|          3|   32|         96|
    |ap_NS_fsm                      |  21|         26|    1|         26|
    |ap_reg_ppiten_pp0_it2          |   1|          2|    1|          2|
    |grp_fu_400_p0                  |  32|          4|   32|        128|
    |grp_fu_400_p1                  |  32|          7|   32|        224|
    |grp_fu_407_p0                  |  32|          6|   32|        192|
    |grp_fu_407_p1                  |  32|          6|   32|        192|
    |i_1_phi_fu_336_p4              |   3|          2|    3|          6|
    |i_1_reg_332                    |   3|          2|    3|          6|
    |i_phi_fu_278_p4                |   3|          2|    3|          6|
    |i_reg_274                      |   3|          2|    3|          6|
    |indvar_flatten4_reg_263        |  13|          2|   13|         26|
    |indvar_flatten5_phi_fu_325_p4  |  15|          2|   15|         30|
    |indvar_flatten5_reg_321        |  15|          2|   15|         30|
    |indvar_flatten6_phi_fu_348_p4  |  13|          2|   13|         26|
    |indvar_flatten6_reg_344        |  13|          2|   13|         26|
    |indvar_flatten7_phi_fu_370_p4  |   8|          2|    8|         16|
    |indvar_flatten7_reg_366        |   8|          2|    8|         16|
    |indvar_flatten_reg_286         |  10|          2|   10|         20|
    |inputimg_address0              |  10|          4|   10|         40|
    |inputimg_address1              |  10|          3|   10|         30|
    |j_1_phi_fu_359_p4              |   5|          2|    5|         10|
    |j_1_reg_355                    |   5|          2|    5|         10|
    |j_phi_fu_301_p4                |   5|          2|    5|         10|
    |j_reg_297                      |   5|          2|    5|         10|
    |k_1_phi_fu_381_p4              |   5|          2|    5|         10|
    |k_1_reg_377                    |   5|          2|    5|         10|
    |k_phi_fu_313_p4                |   5|          2|    5|         10|
    |k_reg_309                      |   5|          2|    5|         10|
    |m_phi_fu_392_p4                |   3|          2|    3|          6|
    |m_reg_388                      |   3|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 384|        116|  364|       1344|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |C1_bias_load_reg_1418                            |  32|   0|   32|          0|
    |C1_mapData_addr6_reg_1250                        |   6|   0|    6|          0|
    |C1_mapData_addr7_reg_1275                        |  32|   0|   32|          0|
    |C1_mapData_load_1_reg_1312                       |  32|   0|   32|          0|
    |C1_mapData_load_2_reg_1342                       |  32|   0|   32|          0|
    |C1_mapData_load_3_reg_1347                       |  32|   0|   32|          0|
    |C1_mapData_load_4_reg_1368                       |  32|   0|   32|          0|
    |C1_v_addr7_reg_1362                              |  10|   0|   10|          0|
    |C1_v_addr9_reg_1151                              |  10|   0|   10|          0|
    |C1_v_addr_12_reg_1378                            |  13|   0|   13|          0|
    |ap_CS_fsm                                        |  25|   0|   25|          0|
    |ap_reg_ppiten_pp0_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                            |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                            |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten8_reg_1162_pp1_it1  |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_1114_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppstg_i_1_mid2_reg_1211_pp1_it1           |   3|   0|    3|          0|
    |ap_reg_ppstg_ifzero_reg_1266_pp1_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_323_reg_1373_pp1_it1            |  32|   0|   64|         32|
    |exitcond1_mid3_reg_1195                          |   1|   0|    1|          0|
    |exitcond_flatten10_reg_1171                      |   1|   0|    1|          0|
    |exitcond_flatten23_mid_reg_1183                  |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1162                       |   1|   0|    1|          0|
    |exitcond_flatten9_reg_1123                       |   1|   0|    1|          0|
    |exitcond_flatten_reg_1114                        |   1|   0|    1|          0|
    |i_1_mid2_reg_1211                                |   3|   0|    3|          0|
    |i_1_reg_332                                      |   3|   0|    3|          0|
    |i_mid2_reg_1136                                  |   3|   0|    3|          0|
    |i_reg_274                                        |   3|   0|    3|          0|
    |ifzero_reg_1266                                  |   1|   0|    1|          0|
    |indvar_flatten4_reg_263                          |  13|   0|   13|          0|
    |indvar_flatten5_reg_321                          |  15|   0|   15|          0|
    |indvar_flatten6_reg_344                          |  13|   0|   13|          0|
    |indvar_flatten7_reg_366                          |   8|   0|    8|          0|
    |indvar_flatten_next5_reg_1166                    |  15|   0|   15|          0|
    |indvar_flatten_next6_reg_1201                    |   8|   0|    8|          0|
    |indvar_flatten_next7_reg_1206                    |  13|   0|   13|          0|
    |indvar_flatten_reg_286                           |  10|   0|   10|          0|
    |inputimg_load_1_reg_1287                         |  32|   0|   32|          0|
    |inputimg_load_2_reg_1317                         |  32|   0|   32|          0|
    |inputimg_load_3_reg_1327                         |  32|   0|   32|          0|
    |inputimg_load_4_reg_1352                         |  32|   0|   32|          0|
    |inputimg_load_reg_1270                           |  32|   0|   32|          0|
    |j_1_mid2_reg_1218                                |   5|   0|    5|          0|
    |j_1_mid_reg_1177                                 |   5|   0|    5|          0|
    |j_1_reg_355                                      |   5|   0|    5|          0|
    |j_mid2_reg_1146                                  |   5|   0|    5|          0|
    |j_reg_297                                        |   5|   0|    5|          0|
    |k_1_mid2_reg_1224                                |   5|   0|    5|          0|
    |k_1_mid_reg_1189                                 |   5|   0|    5|          0|
    |k_1_reg_377                                      |   5|   0|    5|          0|
    |k_2_reg_1157                                     |   5|   0|    5|          0|
    |k_mid2_reg_1141                                  |   5|   0|    5|          0|
    |k_reg_309                                        |   5|   0|    5|          0|
    |m_1_reg_1261                                     |   3|   0|    3|          0|
    |m_reg_388                                        |   3|   0|    3|          0|
    |reg_417                                          |  32|   0|   32|          0|
    |temp_reg_1423                                    |  32|   0|   32|          0|
    |tmp_22_reg_1233                                  |   5|   0|    5|          0|
    |tmp_31_1_reg_1393                                |  32|   0|   32|          0|
    |tmp_31_2_reg_1398                                |  32|   0|   32|          0|
    |tmp_31_3_reg_1403                                |  32|   0|   32|          0|
    |tmp_31_4_reg_1408                                |  32|   0|   32|          0|
    |tmp_31_reg_1383                                  |  32|   0|   32|          0|
    |tmp_322_reg_1240                                 |   3|   0|    5|          2|
    |tmp_323_reg_1373                                 |  32|   0|   64|         32|
    |tmp_84_reg_1430                                  |   1|   0|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 899|   0|  965|         66|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_start             |  in |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_done              | out |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_idle              | out |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|ap_ready             | out |    1| ap_ctrl_hs | dateport_C1_conv | return value |
|inputimg_address0    | out |   10|  ap_memory |     inputimg     |     array    |
|inputimg_ce0         | out |    1|  ap_memory |     inputimg     |     array    |
|inputimg_q0          |  in |   32|  ap_memory |     inputimg     |     array    |
|inputimg_address1    | out |   10|  ap_memory |     inputimg     |     array    |
|inputimg_ce1         | out |    1|  ap_memory |     inputimg     |     array    |
|inputimg_q1          |  in |   32|  ap_memory |     inputimg     |     array    |
|C1_v_address0        | out |   13|  ap_memory |       C1_v       |     array    |
|C1_v_ce0             | out |    1|  ap_memory |       C1_v       |     array    |
|C1_v_we0             | out |    1|  ap_memory |       C1_v       |     array    |
|C1_v_d0              | out |   32|  ap_memory |       C1_v       |     array    |
|C1_v_q0              |  in |   32|  ap_memory |       C1_v       |     array    |
|C1_bias_address0     | out |    3|  ap_memory |      C1_bias     |     array    |
|C1_bias_ce0          | out |    1|  ap_memory |      C1_bias     |     array    |
|C1_bias_q0           |  in |   32|  ap_memory |      C1_bias     |     array    |
|C1_y_address0        | out |   13|  ap_memory |       C1_y       |     array    |
|C1_y_ce0             | out |    1|  ap_memory |       C1_y       |     array    |
|C1_y_we0             | out |    1|  ap_memory |       C1_y       |     array    |
|C1_y_d0              | out |   32|  ap_memory |       C1_y       |     array    |
|C1_mapData_address0  | out |    8|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_ce0       | out |    1|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_q0        |  in |   32|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_address1  | out |    8|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_ce1       | out |    1|  ap_memory |    C1_mapData    |     array    |
|C1_mapData_q1        |  in |   32|  ap_memory |    C1_mapData    |     array    |
+---------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 22, depth = 35


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 40
* Pipeline: 2
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 22, D = 35, States = { 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	40  / (exitcond_flatten8)
	6  / (!exitcond_flatten8)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	5  / true
40 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_41 [1/1] 1.57ns
:0  br label %.preheader11


 <State 2>: 3.75ns
ST_2: indvar_flatten4 [1/1] 0.00ns
.preheader11:0  %indvar_flatten4 = phi i13 [ 0, %0 ], [ %indvar_flatten_next4, %.preheader12.preheader ]

ST_2: i [1/1] 0.00ns
.preheader11:1  %i = phi i3 [ 0, %0 ], [ %i_mid2, %.preheader12.preheader ]

ST_2: indvar_flatten [1/1] 0.00ns
.preheader11:2  %indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.preheader12.preheader ]

ST_2: j [1/1] 0.00ns
.preheader11:3  %j = phi i5 [ 0, %0 ], [ %j_mid2, %.preheader12.preheader ]

ST_2: k [1/1] 0.00ns
.preheader11:4  %k = phi i5 [ 0, %0 ], [ %k_2, %.preheader12.preheader ]

ST_2: exitcond_flatten [1/1] 2.18ns
.preheader11:5  %exitcond_flatten = icmp eq i13 %indvar_flatten4, -3488

ST_2: indvar_flatten_next4 [1/1] 1.96ns
.preheader11:6  %indvar_flatten_next4 = add i13 %indvar_flatten4, 1

ST_2: stg_49 [1/1] 1.57ns
.preheader11:7  br i1 %exitcond_flatten, label %.preheader, label %.preheader12.preheader

ST_2: exitcond_flatten9 [1/1] 2.07ns
.preheader12.preheader:2  %exitcond_flatten9 = icmp eq i10 %indvar_flatten, -240

ST_2: indvar_flatten_op [1/1] 1.84ns
.preheader12.preheader:37  %indvar_flatten_op = add i10 %indvar_flatten, 1

ST_2: indvar_flatten_next [1/1] 1.37ns
.preheader12.preheader:38  %indvar_flatten_next = select i1 %exitcond_flatten9, i10 1, i10 %indvar_flatten_op


 <State 3>: 7.74ns
ST_3: j_mid [1/1] 1.37ns
.preheader12.preheader:3  %j_mid = select i1 %exitcond_flatten9, i5 0, i5 %j

ST_3: not_exitcond_flatten [1/1] 1.37ns
.preheader12.preheader:4  %not_exitcond_flatten = xor i1 %exitcond_flatten9, true

ST_3: exitcond [1/1] 1.91ns
.preheader12.preheader:5  %exitcond = icmp eq i5 %k, -4

ST_3: exitcond5_mid [1/1] 1.37ns
.preheader12.preheader:6  %exitcond5_mid = and i1 %exitcond, %not_exitcond_flatten

ST_3: i_s [1/1] 0.80ns
.preheader12.preheader:7  %i_s = add i3 %i, 1

ST_3: i_mid2 [1/1] 1.37ns
.preheader12.preheader:8  %i_mid2 = select i1 %exitcond_flatten9, i3 %i_s, i3 %i

ST_3: j_2 [1/1] 1.72ns
.preheader12.preheader:9  %j_2 = add i5 %j_mid, 1

ST_3: tmp [1/1] 1.37ns
.preheader12.preheader:11  %tmp = or i1 %exitcond5_mid, %exitcond_flatten9

ST_3: k_mid2 [1/1] 1.37ns
.preheader12.preheader:12  %k_mid2 = select i1 %tmp, i5 0, i5 %k

ST_3: j_mid2 [1/1] 1.37ns
.preheader12.preheader:13  %j_mid2 = select i1 %exitcond5_mid, i5 %j_2, i5 %j_mid

ST_3: tmp_14_trn_cast [1/1] 0.00ns
.preheader12.preheader:17  %tmp_14_trn_cast = zext i5 %j_mid2 to i10

ST_3: tmp_316 [1/1] 0.00ns
.preheader12.preheader:18  %tmp_316 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_mid2, i5 0)

ST_3: p_shl75_cast [1/1] 0.00ns
.preheader12.preheader:19  %p_shl75_cast = zext i8 %tmp_316 to i9

ST_3: tmp_317 [1/1] 0.00ns
.preheader12.preheader:20  %tmp_317 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_mid2, i2 0)

ST_3: p_shl76_cast [1/1] 0.00ns
.preheader12.preheader:21  %p_shl76_cast = zext i5 %tmp_317 to i9

ST_3: C1_v_addr8 [1/1] 1.72ns
.preheader12.preheader:22  %C1_v_addr8 = sub i9 %p_shl75_cast, %p_shl76_cast

ST_3: C1_v_addr8_cast [1/1] 0.00ns
.preheader12.preheader:23  %C1_v_addr8_cast = sext i9 %C1_v_addr8 to i10

ST_3: C1_v_addr9 [1/1] 1.84ns
.preheader12.preheader:24  %C1_v_addr9 = add i10 %C1_v_addr8_cast, %tmp_14_trn_cast

ST_3: k_2 [1/1] 1.72ns
.preheader12.preheader:36  %k_2 = add i5 %k_mid2, 1


 <State 4>: 6.17ns
ST_4: stg_72 [1/1] 0.00ns
.preheader12.preheader:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C1_conv_label3_str)

ST_4: empty [1/1] 0.00ns
.preheader12.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4704, i64 4704, i64 4704)

ST_4: stg_74 [1/1] 0.00ns
.preheader12.preheader:10  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_C1_conv_label3_str)

ST_4: stg_75 [1/1] 0.00ns
.preheader12.preheader:14  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str2) nounwind

ST_4: tmp_69 [1/1] 0.00ns
.preheader12.preheader:15  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str2)

ST_4: stg_77 [1/1] 0.00ns
.preheader12.preheader:16  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: tmp_17_trn [1/1] 0.00ns
.preheader12.preheader:25  %tmp_17_trn = zext i5 %k_mid2 to i32

ST_4: tmp_145 [1/1] 0.00ns
.preheader12.preheader:26  %tmp_145 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_v_addr9, i5 0)

ST_4: p_shl [1/1] 0.00ns
.preheader12.preheader:27  %p_shl = sext i15 %tmp_145 to i32

ST_4: tmp_146 [1/1] 0.00ns
.preheader12.preheader:28  %tmp_146 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_v_addr9, i2 0)

ST_4: p_shl50 [1/1] 0.00ns
.preheader12.preheader:29  %p_shl50 = sext i12 %tmp_146 to i32

ST_4: C1_v_addr4 [1/1] 1.73ns
.preheader12.preheader:30  %C1_v_addr4 = sub i32 %p_shl, %p_shl50

ST_4: C1_v_addr5 [1/1] 1.73ns
.preheader12.preheader:31  %C1_v_addr5 = add i32 %C1_v_addr4, %tmp_17_trn

ST_4: tmp_318 [1/1] 0.00ns
.preheader12.preheader:32  %tmp_318 = zext i32 %C1_v_addr5 to i64

ST_4: C1_v_addr [1/1] 0.00ns
.preheader12.preheader:33  %C1_v_addr = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_318

ST_4: stg_87 [1/1] 2.71ns
.preheader12.preheader:34  store float 0.000000e+00, float* %C1_v_addr, align 4

ST_4: empty_97 [1/1] 0.00ns
.preheader12.preheader:35  %empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str2, i32 %tmp_69)

ST_4: stg_89 [1/1] 0.00ns
.preheader12.preheader:39  br label %.preheader11


 <State 5>: 7.66ns
ST_5: indvar_flatten5 [1/1] 0.00ns
.preheader:0  %indvar_flatten5 = phi i15 [ %indvar_flatten_next5, %ifFalse ], [ 0, %.preheader11 ]

ST_5: i_1 [1/1] 0.00ns
.preheader:1  %i_1 = phi i3 [ %i_1_mid2, %ifFalse ], [ 0, %.preheader11 ]

ST_5: indvar_flatten6 [1/1] 0.00ns
.preheader:2  %indvar_flatten6 = phi i13 [ %indvar_flatten_next7, %ifFalse ], [ 0, %.preheader11 ]

ST_5: j_1 [1/1] 0.00ns
.preheader:3  %j_1 = phi i5 [ %j_1_mid2, %ifFalse ], [ 0, %.preheader11 ]

ST_5: indvar_flatten7 [1/1] 0.00ns
.preheader:4  %indvar_flatten7 = phi i8 [ %indvar_flatten_next6, %ifFalse ], [ 0, %.preheader11 ]

ST_5: k_1 [1/1] 0.00ns
.preheader:5  %k_1 = phi i5 [ %k_1_mid2, %ifFalse ], [ 0, %.preheader11 ]

ST_5: m [1/1] 0.00ns
.preheader:6  %m = phi i3 [ %m_1, %ifFalse ], [ 0, %.preheader11 ]

ST_5: exitcond_flatten8 [1/1] 2.25ns
.preheader:7  %exitcond_flatten8 = icmp eq i15 %indvar_flatten5, -9248

ST_5: indvar_flatten_next5 [1/1] 1.96ns
.preheader:8  %indvar_flatten_next5 = add i15 %indvar_flatten5, 1

ST_5: stg_99 [1/1] 0.00ns
.preheader:9  br i1 %exitcond_flatten8, label %1, label %.preheader10

ST_5: exitcond_flatten10 [1/1] 2.18ns
.preheader10:2  %exitcond_flatten10 = icmp eq i13 %indvar_flatten6, 3920

ST_5: j_1_mid [1/1] 1.37ns
.preheader10:3  %j_1_mid = select i1 %exitcond_flatten10, i5 0, i5 %j_1

ST_5: not_exitcond_flatten1 [1/1] 1.37ns
.preheader10:4  %not_exitcond_flatten1 = xor i1 %exitcond_flatten10, true

ST_5: exitcond19 [1/1] 1.62ns
.preheader10:5  %exitcond19 = icmp eq i3 %m, -3

ST_5: exitcond1_mid [1/1] 1.37ns
.preheader10:6  %exitcond1_mid = and i1 %exitcond19, %not_exitcond_flatten1

ST_5: exitcond_flatten11 [1/1] 2.00ns
.preheader10:7  %exitcond_flatten11 = icmp eq i8 %indvar_flatten7, -116

ST_5: exitcond_flatten23_mid [1/1] 1.37ns
.preheader10:8  %exitcond_flatten23_mid = and i1 %exitcond_flatten11, %not_exitcond_flatten1

ST_5: tmp_319 [1/1] 1.37ns
.preheader10:14  %tmp_319 = or i1 %exitcond_flatten23_mid, %exitcond_flatten10

ST_5: k_1_mid [1/1] 1.37ns
.preheader10:15  %k_1_mid = select i1 %tmp_319, i5 0, i5 %k_1

ST_5: exitcond_flatten23_not [1/1] 1.37ns
.preheader10:16  %exitcond_flatten23_not = xor i1 %exitcond_flatten11, true

ST_5: not_exitcond_flatten23_mid [1/1] 1.37ns
.preheader10:17  %not_exitcond_flatten23_mid = or i1 %exitcond_flatten10, %exitcond_flatten23_not

ST_5: exitcond1_mid3 [1/1] 1.37ns
.preheader10:18  %exitcond1_mid3 = and i1 %exitcond1_mid, %not_exitcond_flatten23_mid

ST_5: indvar_flatten21_op [1/1] 1.72ns
ifFalse:0  %indvar_flatten21_op = add i8 %indvar_flatten7, 1

ST_5: indvar_flatten_next6 [1/1] 1.37ns
ifFalse:1  %indvar_flatten_next6 = select i1 %tmp_319, i8 1, i8 %indvar_flatten21_op

ST_5: indvar_flatten33_op [1/1] 1.96ns
ifFalse:2  %indvar_flatten33_op = add i13 %indvar_flatten6, 1

ST_5: indvar_flatten_next7 [1/1] 1.37ns
ifFalse:3  %indvar_flatten_next7 = select i1 %exitcond_flatten10, i13 1, i13 %indvar_flatten33_op

ST_5: stg_116 [1/1] 0.00ns
ifFalse:4  br label %.preheader


 <State 6>: 8.54ns
ST_6: i_10 [1/1] 0.80ns
.preheader10:9  %i_10 = add i3 %i_1, 1

ST_6: i_1_mid2 [1/1] 1.37ns
.preheader10:10  %i_1_mid2 = select i1 %exitcond_flatten10, i3 %i_10, i3 %i_1

ST_6: j_3 [1/1] 1.72ns
.preheader10:12  %j_3 = add i5 %j_1_mid, 1

ST_6: j_1_mid2 [1/1] 1.37ns
.preheader10:19  %j_1_mid2 = select i1 %exitcond_flatten23_mid, i5 %j_3, i5 %j_1_mid

ST_6: k_3 [1/1] 1.72ns
.preheader10:20  %k_3 = add i5 %k_1_mid, 1

ST_6: tmp_320 [1/1] 1.37ns
.preheader10:22  %tmp_320 = or i1 %exitcond1_mid3, %exitcond_flatten23_mid

ST_6: tmp_147 [1/1] 1.37ns
.preheader10:23  %tmp_147 = or i1 %tmp_320, %exitcond_flatten10

ST_6: m_mid2 [1/1] 1.37ns
.preheader10:24  %m_mid2 = select i1 %tmp_147, i3 0, i3 %m

ST_6: k_1_mid2 [1/1] 1.37ns
.preheader10:25  %k_1_mid2 = select i1 %exitcond1_mid3, i5 %k_3, i5 %k_1_mid

ST_6: tmp_27_1 [1/1] 1.72ns
.preheader10:26  %tmp_27_1 = add i5 %k_1_mid2, 1

ST_6: tmp_21_cast1 [1/1] 0.00ns
.preheader10:34  %tmp_21_cast1 = zext i3 %m_mid2 to i5

ST_6: tmp_22 [1/1] 1.72ns
.preheader10:35  %tmp_22 = add i5 %tmp_21_cast1, %j_1_mid2

ST_6: tmp_24 [1/1] 0.80ns
.preheader10:36  %tmp_24 = sub i3 -4, %m_mid2

ST_6: tmp_trn_cast [1/1] 0.00ns
.preheader10:37  %tmp_trn_cast = zext i3 %i_1_mid2 to i6

ST_6: tmp_322 [1/1] 0.00ns
.preheader10:41  %tmp_322 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1_mid2, i2 0)

ST_6: p_shl82_cast1 [1/1] 0.00ns
.preheader10:42  %p_shl82_cast1 = zext i5 %tmp_322 to i6

ST_6: tmp_324 [1/1] 0.00ns
.preheader10:57  %tmp_324 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %k_1_mid2)

ST_6: tmp_325 [1/1] 0.00ns
.preheader10:58  %tmp_325 = zext i10 %tmp_324 to i64

ST_6: inputimg_addr [1/1] 0.00ns
.preheader10:59  %inputimg_addr = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_325

ST_6: inputimg_load [2/2] 2.71ns
.preheader10:60  %inputimg_load = load float* %inputimg_addr, align 4

ST_6: tmp_25_trn_cast [1/1] 0.00ns
.preheader10:61  %tmp_25_trn_cast = zext i3 %tmp_24 to i6

ST_6: C1_mapData_addr5 [1/1] 1.31ns
.preheader10:62  %C1_mapData_addr5 = add i6 %tmp_trn_cast, %p_shl82_cast1

ST_6: C1_mapData_addr6 [1/1] 1.31ns
.preheader10:63  %C1_mapData_addr6 = add i6 %C1_mapData_addr5, %tmp_25_trn_cast

ST_6: tmp_327 [1/1] 0.00ns
.preheader10:74  %tmp_327 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_1)

ST_6: tmp_328 [1/1] 0.00ns
.preheader10:75  %tmp_328 = zext i10 %tmp_327 to i64

ST_6: inputimg_addr_28 [1/1] 0.00ns
.preheader10:76  %inputimg_addr_28 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_328

ST_6: inputimg_load_1 [2/2] 2.71ns
.preheader10:77  %inputimg_load_1 = load float* %inputimg_addr_28, align 4

ST_6: m_1 [1/1] 0.80ns
.preheader10:115  %m_1 = add i3 %m_mid2, 1

ST_6: ifzero [1/1] 1.62ns
.preheader10:116  %ifzero = icmp eq i3 %m_1, -3

ST_6: stg_146 [1/1] 0.00ns
.preheader10:117  br i1 %ifzero, label %ifTrue, label %ifFalse


 <State 7>: 6.27ns
ST_7: tmp_27_2 [1/1] 1.72ns
.preheader10:27  %tmp_27_2 = add i5 %k_1_mid2, 2

ST_7: tmp_27_3 [1/1] 1.72ns
.preheader10:28  %tmp_27_3 = add i5 %k_1_mid2, 3

ST_7: inputimg_load [1/2] 2.71ns
.preheader10:60  %inputimg_load = load float* %inputimg_addr, align 4

ST_7: C1_mapData_addr6_cast [1/1] 0.00ns
.preheader10:64  %C1_mapData_addr6_cast = zext i6 %C1_mapData_addr6 to i32

ST_7: tmp_150 [1/1] 0.00ns
.preheader10:65  %tmp_150 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %C1_mapData_addr6, i2 0)

ST_7: p_shl53 [1/1] 0.00ns
.preheader10:66  %p_shl53 = zext i8 %tmp_150 to i32

ST_7: C1_mapData_addr7 [1/1] 1.72ns
.preheader10:67  %C1_mapData_addr7 = add i32 %C1_mapData_addr6_cast, %p_shl53

ST_7: C1_mapData_addr8 [1/1] 1.84ns
.preheader10:68  %C1_mapData_addr8 = add i32 %C1_mapData_addr7, 4

ST_7: tmp_326 [1/1] 0.00ns
.preheader10:69  %tmp_326 = zext i32 %C1_mapData_addr8 to i64

ST_7: C1_mapData_addr [1/1] 0.00ns
.preheader10:70  %C1_mapData_addr = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_326

ST_7: C1_mapData_load [2/2] 2.71ns
.preheader10:71  %C1_mapData_load = load float* %C1_mapData_addr, align 4

ST_7: inputimg_load_1 [1/2] 2.71ns
.preheader10:77  %inputimg_load_1 = load float* %inputimg_addr_28, align 4

ST_7: C1_mapData_addr9 [1/1] 1.84ns
.preheader10:78  %C1_mapData_addr9 = add i32 %C1_mapData_addr7, 3

ST_7: tmp_329 [1/1] 0.00ns
.preheader10:79  %tmp_329 = zext i32 %C1_mapData_addr9 to i64

ST_7: C1_mapData_addr_1 [1/1] 0.00ns
.preheader10:80  %C1_mapData_addr_1 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_329

ST_7: C1_mapData_load_1 [2/2] 2.71ns
.preheader10:81  %C1_mapData_load_1 = load float* %C1_mapData_addr_1, align 4

ST_7: tmp_330 [1/1] 0.00ns
.preheader10:84  %tmp_330 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_2)

ST_7: tmp_331 [1/1] 0.00ns
.preheader10:85  %tmp_331 = zext i10 %tmp_330 to i64

ST_7: inputimg_addr_29 [1/1] 0.00ns
.preheader10:86  %inputimg_addr_29 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_331

ST_7: inputimg_load_2 [2/2] 2.71ns
.preheader10:87  %inputimg_load_2 = load float* %inputimg_addr_29, align 4

ST_7: tmp_333 [1/1] 0.00ns
.preheader10:94  %tmp_333 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_3)

ST_7: tmp_334 [1/1] 0.00ns
.preheader10:95  %tmp_334 = zext i10 %tmp_333 to i64

ST_7: inputimg_addr_30 [1/1] 0.00ns
.preheader10:96  %inputimg_addr_30 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_334

ST_7: inputimg_load_3 [2/2] 2.71ns
.preheader10:97  %inputimg_load_3 = load float* %inputimg_addr_30, align 4


 <State 8>: 8.41ns
ST_8: tmp_27_4 [1/1] 1.72ns
.preheader10:29  %tmp_27_4 = add i5 %k_1_mid2, 4

ST_8: C1_mapData_load [1/2] 2.71ns
.preheader10:71  %C1_mapData_load = load float* %C1_mapData_addr, align 4

ST_8: tmp_31 [4/4] 5.70ns
.preheader10:72  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

ST_8: C1_mapData_load_1 [1/2] 2.71ns
.preheader10:81  %C1_mapData_load_1 = load float* %C1_mapData_addr_1, align 4

ST_8: inputimg_load_2 [1/2] 2.71ns
.preheader10:87  %inputimg_load_2 = load float* %inputimg_addr_29, align 4

ST_8: C1_mapData_addr2 [1/1] 1.84ns
.preheader10:88  %C1_mapData_addr2 = add i32 %C1_mapData_addr7, 2

ST_8: tmp_332 [1/1] 0.00ns
.preheader10:89  %tmp_332 = zext i32 %C1_mapData_addr2 to i64

ST_8: C1_mapData_addr_2 [1/1] 0.00ns
.preheader10:90  %C1_mapData_addr_2 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_332

ST_8: C1_mapData_load_2 [2/2] 2.71ns
.preheader10:91  %C1_mapData_load_2 = load float* %C1_mapData_addr_2, align 4

ST_8: inputimg_load_3 [1/2] 2.71ns
.preheader10:97  %inputimg_load_3 = load float* %inputimg_addr_30, align 4

ST_8: C1_mapData_addr3 [1/1] 1.84ns
.preheader10:98  %C1_mapData_addr3 = add i32 %C1_mapData_addr7, 1

ST_8: tmp_335 [1/1] 0.00ns
.preheader10:99  %tmp_335 = zext i32 %C1_mapData_addr3 to i64

ST_8: C1_mapData_addr_3 [1/1] 0.00ns
.preheader10:100  %C1_mapData_addr_3 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_335

ST_8: C1_mapData_load_3 [2/2] 2.71ns
.preheader10:101  %C1_mapData_load_3 = load float* %C1_mapData_addr_3, align 4

ST_8: tmp_336 [1/1] 0.00ns
.preheader10:104  %tmp_336 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_22, i5 %tmp_27_4)

ST_8: tmp_337 [1/1] 0.00ns
.preheader10:105  %tmp_337 = zext i10 %tmp_336 to i64

ST_8: inputimg_addr_31 [1/1] 0.00ns
.preheader10:106  %inputimg_addr_31 = getelementptr [1024 x float]* %inputimg, i64 0, i64 %tmp_337

ST_8: inputimg_load_4 [2/2] 2.71ns
.preheader10:107  %inputimg_load_4 = load float* %inputimg_addr_31, align 4


 <State 9>: 5.70ns
ST_9: tmp_31 [3/4] 5.70ns
.preheader10:72  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

ST_9: tmp_31_1 [4/4] 5.70ns
.preheader10:82  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

ST_9: C1_mapData_load_2 [1/2] 2.71ns
.preheader10:91  %C1_mapData_load_2 = load float* %C1_mapData_addr_2, align 4

ST_9: C1_mapData_load_3 [1/2] 2.71ns
.preheader10:101  %C1_mapData_load_3 = load float* %C1_mapData_addr_3, align 4

ST_9: inputimg_load_4 [1/2] 2.71ns
.preheader10:107  %inputimg_load_4 = load float* %inputimg_addr_31, align 4

ST_9: tmp_338 [1/1] 0.00ns
.preheader10:108  %tmp_338 = zext i32 %C1_mapData_addr7 to i64

ST_9: C1_mapData_addr_4 [1/1] 0.00ns
.preheader10:109  %C1_mapData_addr_4 = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_338

ST_9: C1_mapData_load_4 [2/2] 2.71ns
.preheader10:110  %C1_mapData_load_4 = load float* %C1_mapData_addr_4, align 4


 <State 10>: 5.70ns
ST_10: tmp_15_trn_cast [1/1] 0.00ns
.preheader10:38  %tmp_15_trn_cast = zext i5 %j_1_mid2 to i10

ST_10: tmp_321 [1/1] 0.00ns
.preheader10:39  %tmp_321 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %i_1_mid2, i5 0)

ST_10: p_shl81_cast [1/1] 0.00ns
.preheader10:40  %p_shl81_cast = zext i8 %tmp_321 to i9

ST_10: p_shl82_cast [1/1] 0.00ns
.preheader10:43  %p_shl82_cast = zext i5 %tmp_322 to i9

ST_10: C1_v_addr6 [1/1] 1.72ns
.preheader10:44  %C1_v_addr6 = sub i9 %p_shl81_cast, %p_shl82_cast

ST_10: C1_v_addr12_cast [1/1] 0.00ns
.preheader10:45  %C1_v_addr12_cast = sext i9 %C1_v_addr6 to i10

ST_10: C1_v_addr7 [1/1] 1.84ns
.preheader10:46  %C1_v_addr7 = add i10 %C1_v_addr12_cast, %tmp_15_trn_cast

ST_10: tmp_31 [2/4] 5.70ns
.preheader10:72  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

ST_10: tmp_31_1 [3/4] 5.70ns
.preheader10:82  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

ST_10: tmp_31_2 [4/4] 5.70ns
.preheader10:92  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

ST_10: C1_mapData_load_4 [1/2] 2.71ns
.preheader10:110  %C1_mapData_load_4 = load float* %C1_mapData_addr_4, align 4


 <State 11>: 6.17ns
ST_11: tmp_18_trn [1/1] 0.00ns
.preheader10:47  %tmp_18_trn = zext i5 %k_1_mid2 to i32

ST_11: tmp_148 [1/1] 0.00ns
.preheader10:48  %tmp_148 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %C1_v_addr7, i5 0)

ST_11: p_shl51 [1/1] 0.00ns
.preheader10:49  %p_shl51 = sext i15 %tmp_148 to i32

ST_11: tmp_149 [1/1] 0.00ns
.preheader10:50  %tmp_149 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C1_v_addr7, i2 0)

ST_11: p_shl52 [1/1] 0.00ns
.preheader10:51  %p_shl52 = sext i12 %tmp_149 to i32

ST_11: C1_v_addr10 [1/1] 1.73ns
.preheader10:52  %C1_v_addr10 = sub i32 %p_shl51, %p_shl52

ST_11: C1_v_addr11 [1/1] 1.73ns
.preheader10:53  %C1_v_addr11 = add i32 %C1_v_addr10, %tmp_18_trn

ST_11: tmp_323 [1/1] 0.00ns
.preheader10:54  %tmp_323 = zext i32 %C1_v_addr11 to i64

ST_11: C1_v_addr_12 [1/1] 0.00ns
.preheader10:55  %C1_v_addr_12 = getelementptr [4704 x float]* @C1_v, i64 0, i64 %tmp_323

ST_11: C1_v_load [2/2] 2.71ns
.preheader10:56  %C1_v_load = load float* %C1_v_addr_12, align 4

ST_11: tmp_31 [1/4] 5.70ns
.preheader10:72  %tmp_31 = fmul float %inputimg_load, %C1_mapData_load

ST_11: tmp_31_1 [2/4] 5.70ns
.preheader10:82  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

ST_11: tmp_31_2 [3/4] 5.70ns
.preheader10:92  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

ST_11: tmp_31_3 [4/4] 5.70ns
.preheader10:102  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3


 <State 12>: 9.97ns
ST_12: C1_v_load [1/2] 2.71ns
.preheader10:56  %C1_v_load = load float* %C1_v_addr_12, align 4

ST_12: tmp_32 [5/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_12: tmp_31_1 [1/4] 5.70ns
.preheader10:82  %tmp_31_1 = fmul float %inputimg_load_1, %C1_mapData_load_1

ST_12: tmp_31_2 [2/4] 5.70ns
.preheader10:92  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

ST_12: tmp_31_3 [3/4] 5.70ns
.preheader10:102  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

ST_12: tmp_31_4 [4/4] 5.70ns
.preheader10:111  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4


 <State 13>: 7.26ns
ST_13: tmp_32 [4/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_13: tmp_31_2 [1/4] 5.70ns
.preheader10:92  %tmp_31_2 = fmul float %inputimg_load_2, %C1_mapData_load_2

ST_13: tmp_31_3 [2/4] 5.70ns
.preheader10:102  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

ST_13: tmp_31_4 [3/4] 5.70ns
.preheader10:111  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4


 <State 14>: 7.26ns
ST_14: tmp_32 [3/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_14: tmp_31_3 [1/4] 5.70ns
.preheader10:102  %tmp_31_3 = fmul float %inputimg_load_3, %C1_mapData_load_3

ST_14: tmp_31_4 [2/4] 5.70ns
.preheader10:111  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4


 <State 15>: 7.26ns
ST_15: tmp_32 [2/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_15: tmp_31_4 [1/4] 5.70ns
.preheader10:111  %tmp_31_4 = fmul float %inputimg_load_4, %C1_mapData_load_4


 <State 16>: 14.51ns
ST_16: tmp_32 [1/5] 7.26ns
.preheader10:73  %tmp_32 = fadd float %C1_v_load, %tmp_31

ST_16: tmp_32_1 [5/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1


 <State 17>: 7.26ns
ST_17: tmp_32_1 [4/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1


 <State 18>: 7.26ns
ST_18: tmp_32_1 [3/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1


 <State 19>: 7.26ns
ST_19: tmp_32_1 [2/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1


 <State 20>: 14.51ns
ST_20: tmp_32_1 [1/5] 7.26ns
.preheader10:83  %tmp_32_1 = fadd float %tmp_32, %tmp_31_1

ST_20: tmp_32_2 [5/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2


 <State 21>: 7.26ns
ST_21: tmp_32_2 [4/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2


 <State 22>: 7.26ns
ST_22: tmp_32_2 [3/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2


 <State 23>: 7.26ns
ST_23: tmp_32_2 [2/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2


 <State 24>: 14.51ns
ST_24: tmp_32_2 [1/5] 7.26ns
.preheader10:93  %tmp_32_2 = fadd float %tmp_32_1, %tmp_31_2

ST_24: tmp_32_3 [5/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3


 <State 25>: 7.26ns
ST_25: tmp_32_3 [4/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3


 <State 26>: 7.26ns
ST_26: tmp_32_3 [3/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3


 <State 27>: 7.26ns
ST_27: tmp_32_3 [2/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3


 <State 28>: 14.51ns
ST_28: tmp_32_3 [1/5] 7.26ns
.preheader10:103  %tmp_32_3 = fadd float %tmp_32_2, %tmp_31_3

ST_28: tmp_32_4 [5/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4


 <State 29>: 7.26ns
ST_29: tmp_32_4 [4/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4


 <State 30>: 7.26ns
ST_30: tmp_32_4 [3/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4


 <State 31>: 7.26ns
ST_31: tmp_s [1/1] 0.00ns
.preheader10:11  %tmp_s = zext i3 %i_1_mid2 to i64

ST_31: tmp_32_4 [2/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4

ST_31: C1_bias_addr [1/1] 0.00ns
ifTrue:0  %C1_bias_addr = getelementptr [6 x float]* @C1_bias, i64 0, i64 %tmp_s

ST_31: C1_bias_load [2/2] 2.39ns
ifTrue:1  %C1_bias_load = load float* %C1_bias_addr, align 4


 <State 32>: 9.97ns
ST_32: tmp_32_4 [1/5] 7.26ns
.preheader10:112  %tmp_32_4 = fadd float %tmp_32_3, %tmp_31_4

ST_32: stg_261 [1/1] 2.71ns
.preheader10:113  store float %tmp_32_4, float* %C1_v_addr_12, align 4

ST_32: C1_bias_load [1/2] 2.39ns
ifTrue:1  %C1_bias_load = load float* %C1_bias_addr, align 4


 <State 33>: 7.26ns
ST_33: temp [5/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 34>: 7.26ns
ST_34: temp [4/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 35>: 7.26ns
ST_35: temp [3/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 36>: 7.26ns
ST_36: temp [2/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 37>: 7.26ns
ST_37: temp [1/5] 7.26ns
ifTrue:2  %temp = fadd float %tmp_32_4, %C1_bias_load


 <State 38>: 8.16ns
ST_38: temp_to_int [1/1] 0.00ns
ifTrue:3  %temp_to_int = bitcast float %temp to i32

ST_38: tmp_80 [1/1] 0.00ns
ifTrue:4  %tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %temp_to_int, i32 23, i32 30)

ST_38: tmp_151 [1/1] 0.00ns
ifTrue:5  %tmp_151 = trunc i32 %temp_to_int to i23

ST_38: notlhs [1/1] 2.00ns
ifTrue:6  %notlhs = icmp ne i8 %tmp_80, -1

ST_38: notrhs [1/1] 2.39ns
ifTrue:7  %notrhs = icmp eq i23 %tmp_151, 0

ST_38: tmp_82 [1/1] 1.37ns
ifTrue:8  %tmp_82 = or i1 %notrhs, %notlhs

ST_38: tmp_83 [1/1] 6.79ns
ifTrue:9  %tmp_83 = fcmp ogt float %temp, 0.000000e+00

ST_38: tmp_84 [1/1] 1.37ns
ifTrue:10  %tmp_84 = and i1 %tmp_82, %tmp_83


 <State 39>: 4.08ns
ST_39: stg_276 [1/1] 0.00ns
.preheader10:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C1_conv_label0_str)

ST_39: empty_98 [1/1] 0.00ns
.preheader10:1  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 23520, i64 23520, i64 23520)

ST_39: stg_278 [1/1] 0.00ns
.preheader10:13  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_L_C1_conv_label0_str)

ST_39: stg_279 [1/1] 0.00ns
.preheader10:21  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @L_C1_conv_label0_str)

ST_39: stg_280 [1/1] 0.00ns
.preheader10:30  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str3) nounwind

ST_39: tmp_70 [1/1] 0.00ns
.preheader10:31  %tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str3)

ST_39: stg_282 [1/1] 0.00ns
.preheader10:32  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_39: stg_283 [1/1] 0.00ns
.preheader10:33  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_39: empty_99 [1/1] 0.00ns
.preheader10:114  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str3, i32 %tmp_70)

ST_39: temp_9 [1/1] 1.37ns
ifTrue:11  %temp_9 = select i1 %tmp_84, float %temp, float 0.000000e+00

ST_39: C1_y_addr [1/1] 0.00ns
ifTrue:12  %C1_y_addr = getelementptr [4704 x float]* @C1_y, i64 0, i64 %tmp_323

ST_39: stg_287 [1/1] 2.71ns
ifTrue:13  store float %temp_9, float* %C1_y_addr, align 4

ST_39: stg_288 [1/1] 0.00ns
ifTrue:14  br label %ifFalse


 <State 40>: 0.00ns
ST_40: stg_289 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputimg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x91ab270; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C1_v]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; mode=0x91ab150; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ C1_bias]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x91aadf0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C1_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; mode=0x91abb70; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ C1_mapData]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x91aba50; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_41                     (br               ) [ 01111000000000000000000000000000000000000]
indvar_flatten4            (phi              ) [ 00100000000000000000000000000000000000000]
i                          (phi              ) [ 00110000000000000000000000000000000000000]
indvar_flatten             (phi              ) [ 00100000000000000000000000000000000000000]
j                          (phi              ) [ 00110000000000000000000000000000000000000]
k                          (phi              ) [ 00110000000000000000000000000000000000000]
exitcond_flatten           (icmp             ) [ 00111111111111111111111111111111111111110]
indvar_flatten_next4       (add              ) [ 01111000000000000000000000000000000000000]
stg_49                     (br               ) [ 00111111111111111111111111111111111111110]
exitcond_flatten9          (icmp             ) [ 00110000000000000000000000000000000000000]
indvar_flatten_op          (add              ) [ 00000000000000000000000000000000000000000]
indvar_flatten_next        (select           ) [ 01111000000000000000000000000000000000000]
j_mid                      (select           ) [ 00000000000000000000000000000000000000000]
not_exitcond_flatten       (xor              ) [ 00000000000000000000000000000000000000000]
exitcond                   (icmp             ) [ 00000000000000000000000000000000000000000]
exitcond5_mid              (and              ) [ 00000000000000000000000000000000000000000]
i_s                        (add              ) [ 00000000000000000000000000000000000000000]
i_mid2                     (select           ) [ 01101000000000000000000000000000000000000]
j_2                        (add              ) [ 00000000000000000000000000000000000000000]
tmp                        (or               ) [ 00000000000000000000000000000000000000000]
k_mid2                     (select           ) [ 00101000000000000000000000000000000000000]
j_mid2                     (select           ) [ 01101000000000000000000000000000000000000]
tmp_14_trn_cast            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_316                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl75_cast               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_317                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl76_cast               (zext             ) [ 00000000000000000000000000000000000000000]
C1_v_addr8                 (sub              ) [ 00000000000000000000000000000000000000000]
C1_v_addr8_cast            (sext             ) [ 00000000000000000000000000000000000000000]
C1_v_addr9                 (add              ) [ 00101000000000000000000000000000000000000]
k_2                        (add              ) [ 01101000000000000000000000000000000000000]
stg_72                     (specloopname     ) [ 00000000000000000000000000000000000000000]
empty                      (speclooptripcount) [ 00000000000000000000000000000000000000000]
stg_74                     (specloopname     ) [ 00000000000000000000000000000000000000000]
stg_75                     (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_69                     (specregionbegin  ) [ 00000000000000000000000000000000000000000]
stg_77                     (specpipeline     ) [ 00000000000000000000000000000000000000000]
tmp_17_trn                 (zext             ) [ 00000000000000000000000000000000000000000]
tmp_145                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl                      (sext             ) [ 00000000000000000000000000000000000000000]
tmp_146                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl50                    (sext             ) [ 00000000000000000000000000000000000000000]
C1_v_addr4                 (sub              ) [ 00000000000000000000000000000000000000000]
C1_v_addr5                 (add              ) [ 00000000000000000000000000000000000000000]
tmp_318                    (zext             ) [ 00000000000000000000000000000000000000000]
C1_v_addr                  (getelementptr    ) [ 00000000000000000000000000000000000000000]
stg_87                     (store            ) [ 00000000000000000000000000000000000000000]
empty_97                   (specregionend    ) [ 00000000000000000000000000000000000000000]
stg_89                     (br               ) [ 01111000000000000000000000000000000000000]
indvar_flatten5            (phi              ) [ 00000111111111111111111111111111111111110]
i_1                        (phi              ) [ 00000111111111111111111111111111111111110]
indvar_flatten6            (phi              ) [ 00000111111111111111111111111111111111110]
j_1                        (phi              ) [ 00000111111111111111111111111111111111110]
indvar_flatten7            (phi              ) [ 00000111111111111111111111111111111111110]
k_1                        (phi              ) [ 00000111111111111111111111111111111111110]
m                          (phi              ) [ 00000111111111111111111111111111111111110]
exitcond_flatten8          (icmp             ) [ 00000111111111111111111111111111111111110]
indvar_flatten_next5       (add              ) [ 00100111111111111111111111111111111111110]
stg_99                     (br               ) [ 00000000000000000000000000000000000000000]
exitcond_flatten10         (icmp             ) [ 00000010000000000000000000000000000000000]
j_1_mid                    (select           ) [ 00000010000000000000000000000000000000000]
not_exitcond_flatten1      (xor              ) [ 00000000000000000000000000000000000000000]
exitcond19                 (icmp             ) [ 00000000000000000000000000000000000000000]
exitcond1_mid              (and              ) [ 00000000000000000000000000000000000000000]
exitcond_flatten11         (icmp             ) [ 00000000000000000000000000000000000000000]
exitcond_flatten23_mid     (and              ) [ 00000010000000000000000000000000000000000]
tmp_319                    (or               ) [ 00000000000000000000000000000000000000000]
k_1_mid                    (select           ) [ 00000010000000000000000000000000000000000]
exitcond_flatten23_not     (xor              ) [ 00000000000000000000000000000000000000000]
not_exitcond_flatten23_mid (or               ) [ 00000000000000000000000000000000000000000]
exitcond1_mid3             (and              ) [ 00000010000000000000000000000000000000000]
indvar_flatten21_op        (add              ) [ 00000000000000000000000000000000000000000]
indvar_flatten_next6       (select           ) [ 00100111111111111111111111111111111111110]
indvar_flatten33_op        (add              ) [ 00000000000000000000000000000000000000000]
indvar_flatten_next7       (select           ) [ 00100111111111111111111111111111111111110]
stg_116                    (br               ) [ 00100111111111111111111111111111111111110]
i_10                       (add              ) [ 00000000000000000000000000000000000000000]
i_1_mid2                   (select           ) [ 00100111111111111111111111111111111111110]
j_3                        (add              ) [ 00000000000000000000000000000000000000000]
j_1_mid2                   (select           ) [ 00100111111111111111111111111111111111110]
k_3                        (add              ) [ 00000000000000000000000000000000000000000]
tmp_320                    (or               ) [ 00000000000000000000000000000000000000000]
tmp_147                    (or               ) [ 00000000000000000000000000000000000000000]
m_mid2                     (select           ) [ 00000000000000000000000000000000000000000]
k_1_mid2                   (select           ) [ 00100111111111111111111111111111111111110]
tmp_27_1                   (add              ) [ 00000000000000000000000000000000000000000]
tmp_21_cast1               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_22                     (add              ) [ 00000001100000000000000000000000000000000]
tmp_24                     (sub              ) [ 00000000000000000000000000000000000000000]
tmp_trn_cast               (zext             ) [ 00000000000000000000000000000000000000000]
tmp_322                    (bitconcatenate   ) [ 00000001111000000000000000000000000000000]
p_shl82_cast1              (zext             ) [ 00000000000000000000000000000000000000000]
tmp_324                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
tmp_325                    (zext             ) [ 00000000000000000000000000000000000000000]
inputimg_addr              (getelementptr    ) [ 00000001000000000000000000000000000000000]
tmp_25_trn_cast            (zext             ) [ 00000000000000000000000000000000000000000]
C1_mapData_addr5           (add              ) [ 00000000000000000000000000000000000000000]
C1_mapData_addr6           (add              ) [ 00000001000000000000000000000000000000000]
tmp_327                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
tmp_328                    (zext             ) [ 00000000000000000000000000000000000000000]
inputimg_addr_28           (getelementptr    ) [ 00000001000000000000000000000000000000000]
m_1                        (add              ) [ 00100111111111111111111111111111111111110]
ifzero                     (icmp             ) [ 00000111111111111111111111111111111111110]
stg_146                    (br               ) [ 00000000000000000000000000000000000000000]
tmp_27_2                   (add              ) [ 00000000000000000000000000000000000000000]
tmp_27_3                   (add              ) [ 00000000000000000000000000000000000000000]
inputimg_load              (load             ) [ 00000000111100000000000000000000000000000]
C1_mapData_addr6_cast      (zext             ) [ 00000000000000000000000000000000000000000]
tmp_150                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl53                    (zext             ) [ 00000000000000000000000000000000000000000]
C1_mapData_addr7           (add              ) [ 00000000110000000000000000000000000000000]
C1_mapData_addr8           (add              ) [ 00000000000000000000000000000000000000000]
tmp_326                    (zext             ) [ 00000000000000000000000000000000000000000]
C1_mapData_addr            (getelementptr    ) [ 00000000100000000000000000000000000000000]
inputimg_load_1            (load             ) [ 00000000111110000000000000000000000000000]
C1_mapData_addr9           (add              ) [ 00000000000000000000000000000000000000000]
tmp_329                    (zext             ) [ 00000000000000000000000000000000000000000]
C1_mapData_addr_1          (getelementptr    ) [ 00000000100000000000000000000000000000000]
tmp_330                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
tmp_331                    (zext             ) [ 00000000000000000000000000000000000000000]
inputimg_addr_29           (getelementptr    ) [ 00000000100000000000000000000000000000000]
tmp_333                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
tmp_334                    (zext             ) [ 00000000000000000000000000000000000000000]
inputimg_addr_30           (getelementptr    ) [ 00000000100000000000000000000000000000000]
tmp_27_4                   (add              ) [ 00000000000000000000000000000000000000000]
C1_mapData_load            (load             ) [ 00000000011100000000000000000000000000000]
C1_mapData_load_1          (load             ) [ 00000000011110000000000000000000000000000]
inputimg_load_2            (load             ) [ 00000000011111000000000000000000000000000]
C1_mapData_addr2           (add              ) [ 00000000000000000000000000000000000000000]
tmp_332                    (zext             ) [ 00000000000000000000000000000000000000000]
C1_mapData_addr_2          (getelementptr    ) [ 00000000010000000000000000000000000000000]
inputimg_load_3            (load             ) [ 00000000011111100000000000000000000000000]
C1_mapData_addr3           (add              ) [ 00000000000000000000000000000000000000000]
tmp_335                    (zext             ) [ 00000000000000000000000000000000000000000]
C1_mapData_addr_3          (getelementptr    ) [ 00000000010000000000000000000000000000000]
tmp_336                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
tmp_337                    (zext             ) [ 00000000000000000000000000000000000000000]
inputimg_addr_31           (getelementptr    ) [ 00000000010000000000000000000000000000000]
C1_mapData_load_2          (load             ) [ 00000000001111000000000000000000000000000]
C1_mapData_load_3          (load             ) [ 00000000001111100000000000000000000000000]
inputimg_load_4            (load             ) [ 00000000001111110000000000000000000000000]
tmp_338                    (zext             ) [ 00000000000000000000000000000000000000000]
C1_mapData_addr_4          (getelementptr    ) [ 00000000001000000000000000000000000000000]
tmp_15_trn_cast            (zext             ) [ 00000000000000000000000000000000000000000]
tmp_321                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl81_cast               (zext             ) [ 00000000000000000000000000000000000000000]
p_shl82_cast               (zext             ) [ 00000000000000000000000000000000000000000]
C1_v_addr6                 (sub              ) [ 00000000000000000000000000000000000000000]
C1_v_addr12_cast           (sext             ) [ 00000000000000000000000000000000000000000]
C1_v_addr7                 (add              ) [ 00000000000100000000000000000000000000000]
C1_mapData_load_4          (load             ) [ 00000000000111110000000000000000000000000]
tmp_18_trn                 (zext             ) [ 00000000000000000000000000000000000000000]
tmp_148                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl51                    (sext             ) [ 00000000000000000000000000000000000000000]
tmp_149                    (bitconcatenate   ) [ 00000000000000000000000000000000000000000]
p_shl52                    (sext             ) [ 00000000000000000000000000000000000000000]
C1_v_addr10                (sub              ) [ 00000000000000000000000000000000000000000]
C1_v_addr11                (add              ) [ 00000000000000000000000000000000000000000]
tmp_323                    (zext             ) [ 00000111111111111111111111111111111111110]
C1_v_addr_12               (getelementptr    ) [ 00000111111011111111111111111111100000000]
tmp_31                     (fmul             ) [ 00000000000011111000000000000000000000000]
C1_v_load                  (load             ) [ 00000000000001111000000000000000000000000]
tmp_31_1                   (fmul             ) [ 00000000000001111111100000000000000000000]
tmp_31_2                   (fmul             ) [ 00000000000000111111111110000000000000000]
tmp_31_3                   (fmul             ) [ 00000110000000011111111111111000000000000]
tmp_31_4                   (fmul             ) [ 00000111111000001111111111111111100000000]
tmp_32                     (fadd             ) [ 00000000000000000111100000000000000000000]
tmp_32_1                   (fadd             ) [ 00000000000000000000011110000000000000000]
tmp_32_2                   (fadd             ) [ 00000110000000000000000001111000000000000]
tmp_32_3                   (fadd             ) [ 00000001111000000000000000000111100000000]
tmp_s                      (zext             ) [ 00000000000000000000000000000000000000000]
C1_bias_addr               (getelementptr    ) [ 00000000001000000000000000000000100000000]
tmp_32_4                   (fadd             ) [ 00000000000111110000000000000000011111000]
stg_261                    (store            ) [ 00000000000000000000000000000000000000000]
C1_bias_load               (load             ) [ 00000000000111110000000000000000011111000]
temp                       (fadd             ) [ 00000000000000001100000000000000000000110]
temp_to_int                (bitcast          ) [ 00000000000000000000000000000000000000000]
tmp_80                     (partselect       ) [ 00000000000000000000000000000000000000000]
tmp_151                    (trunc            ) [ 00000000000000000000000000000000000000000]
notlhs                     (icmp             ) [ 00000000000000000000000000000000000000000]
notrhs                     (icmp             ) [ 00000000000000000000000000000000000000000]
tmp_82                     (or               ) [ 00000000000000000000000000000000000000000]
tmp_83                     (fcmp             ) [ 00000000000000000000000000000000000000000]
tmp_84                     (and              ) [ 00000000000000000100000000000000000000010]
stg_276                    (specloopname     ) [ 00000000000000000000000000000000000000000]
empty_98                   (speclooptripcount) [ 00000000000000000000000000000000000000000]
stg_278                    (specloopname     ) [ 00000000000000000000000000000000000000000]
stg_279                    (specloopname     ) [ 00000000000000000000000000000000000000000]
stg_280                    (specloopname     ) [ 00000000000000000000000000000000000000000]
tmp_70                     (specregionbegin  ) [ 00000000000000000000000000000000000000000]
stg_282                    (specpipeline     ) [ 00000000000000000000000000000000000000000]
stg_283                    (specpipeline     ) [ 00000000000000000000000000000000000000000]
empty_99                   (specregionend    ) [ 00000000000000000000000000000000000000000]
temp_9                     (select           ) [ 00000000000000000000000000000000000000000]
C1_y_addr                  (getelementptr    ) [ 00000000000000000000000000000000000000000]
stg_287                    (store            ) [ 00000000000000000000000000000000000000000]
stg_288                    (br               ) [ 00000000000000000000000000000000000000000]
stg_289                    (ret              ) [ 00000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputimg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputimg"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C1_v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C1_v"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C1_bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C1_bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C1_y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C1_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C1_mapData">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C1_mapData"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_L_C1_conv_label3_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_C1_conv_label3_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_L_C1_conv_label0_str"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L_C1_conv_label0_str"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="C1_v_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="18" slack="0"/>
<pin id="128" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_v_addr/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="13" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="0"/>
<pin id="134" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_87/4 C1_v_load/11 stg_261/32 "/>
</bind>
</comp>

<comp id="137" class="1004" name="inputimg_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="10" slack="0"/>
<pin id="141" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputimg_addr/6 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="3" bw="10" slack="0"/>
<pin id="157" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
<pin id="158" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inputimg_load/6 inputimg_load_1/6 inputimg_load_2/7 inputimg_load_3/7 inputimg_load_4/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="inputimg_addr_28_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputimg_addr_28/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="C1_mapData_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_mapData_addr/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="3" bw="8" slack="0"/>
<pin id="180" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
<pin id="181" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C1_mapData_load/7 C1_mapData_load_1/7 C1_mapData_load_2/8 C1_mapData_load_3/8 C1_mapData_load_4/9 "/>
</bind>
</comp>

<comp id="172" class="1004" name="C1_mapData_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_mapData_addr_1/7 "/>
</bind>
</comp>

<comp id="183" class="1004" name="inputimg_addr_29_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="10" slack="0"/>
<pin id="187" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputimg_addr_29/7 "/>
</bind>
</comp>

<comp id="191" class="1004" name="inputimg_addr_30_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputimg_addr_30/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="C1_mapData_addr_2_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_mapData_addr_2/8 "/>
</bind>
</comp>

<comp id="207" class="1004" name="C1_mapData_addr_3_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="10" slack="0"/>
<pin id="211" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_mapData_addr_3/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="inputimg_addr_31_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputimg_addr_31/8 "/>
</bind>
</comp>

<comp id="223" class="1004" name="C1_mapData_addr_4_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="9" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_mapData_addr_4/9 "/>
</bind>
</comp>

<comp id="231" class="1004" name="C1_v_addr_12_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="18" slack="0"/>
<pin id="235" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_v_addr_12/11 "/>
</bind>
</comp>

<comp id="239" class="1004" name="C1_bias_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="3" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_bias_addr/31 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="249" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C1_bias_load/31 "/>
</bind>
</comp>

<comp id="251" class="1004" name="C1_y_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="18" slack="28"/>
<pin id="255" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C1_y_addr/39 "/>
</bind>
</comp>

<comp id="258" class="1004" name="stg_287_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="13" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="0"/>
<pin id="261" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_287/39 "/>
</bind>
</comp>

<comp id="263" class="1005" name="indvar_flatten4_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="1"/>
<pin id="265" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="indvar_flatten4_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="13" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="3" slack="1"/>
<pin id="276" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="3" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="286" class="1005" name="indvar_flatten_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="1"/>
<pin id="288" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="indvar_flatten_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="297" class="1005" name="j_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="j_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="1"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="5" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="309" class="1005" name="k_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="1"/>
<pin id="311" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="313" class="1004" name="k_phi_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="1"/>
<pin id="315" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="5" slack="1"/>
<pin id="317" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="318" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="321" class="1005" name="indvar_flatten5_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="15" slack="1"/>
<pin id="323" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="325" class="1004" name="indvar_flatten5_phi_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="15" slack="0"/>
<pin id="327" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="1" slack="1"/>
<pin id="329" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="330" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/5 "/>
</bind>
</comp>

<comp id="332" class="1005" name="i_1_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="3" slack="1"/>
<pin id="334" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_1_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="1" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="344" class="1005" name="indvar_flatten6_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="13" slack="1"/>
<pin id="346" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="348" class="1004" name="indvar_flatten6_phi_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="1" slack="1"/>
<pin id="352" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="353" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/5 "/>
</bind>
</comp>

<comp id="355" class="1005" name="j_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="359" class="1004" name="j_1_phi_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="1"/>
<pin id="361" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="1" slack="1"/>
<pin id="363" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/5 "/>
</bind>
</comp>

<comp id="366" class="1005" name="indvar_flatten7_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="1"/>
<pin id="368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="370" class="1004" name="indvar_flatten7_phi_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="373" dir="0" index="2" bw="1" slack="1"/>
<pin id="374" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/5 "/>
</bind>
</comp>

<comp id="377" class="1005" name="k_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="1"/>
<pin id="379" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="k_1_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="5" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="1" slack="1"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="388" class="1005" name="m_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="1"/>
<pin id="390" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="m_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="3" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="1" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="1"/>
<pin id="403" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_32/12 tmp_32_1/16 tmp_32_2/20 tmp_32_3/24 tmp_32_4/28 temp/33 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="0" index="1" bw="32" slack="0"/>
<pin id="410" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_31/8 tmp_31_1/9 tmp_31_2/10 tmp_31_3/11 tmp_31_4/12 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_83_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="1"/>
<pin id="414" dir="0" index="1" bw="32" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_83/38 "/>
</bind>
</comp>

<comp id="417" class="1005" name="reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 tmp_32_1 tmp_32_2 tmp_32_3 tmp_32_4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="exitcond_flatten_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="13" slack="0"/>
<pin id="424" dir="0" index="1" bw="13" slack="0"/>
<pin id="425" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="indvar_flatten_next4_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="13" slack="0"/>
<pin id="430" dir="0" index="1" bw="1" slack="0"/>
<pin id="431" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="exitcond_flatten9_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="10" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten9/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="indvar_flatten_op_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="indvar_flatten_next_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="10" slack="0"/>
<pin id="449" dir="0" index="2" bw="10" slack="0"/>
<pin id="450" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="j_mid_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="5" slack="0"/>
<pin id="457" dir="0" index="2" bw="5" slack="1"/>
<pin id="458" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="not_exitcond_flatten_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="exitcond_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="1"/>
<pin id="468" dir="0" index="1" bw="5" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="exitcond5_mid_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond5_mid/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="i_s_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="1"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="i_mid2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="0" index="2" bw="3" slack="1"/>
<pin id="488" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="j_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="1"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="k_mid2_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="1"/>
<pin id="506" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_mid2/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="j_mid2_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="5" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_14_trn_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_trn_cast/3 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_316_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="0" index="2" bw="1" slack="0"/>
<pin id="526" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_316/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="p_shl75_cast_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="8" slack="0"/>
<pin id="532" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl75_cast/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_317_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="5" slack="0"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="0" index="2" bw="1" slack="0"/>
<pin id="538" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_317/3 "/>
</bind>
</comp>

<comp id="542" class="1004" name="p_shl76_cast_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="5" slack="0"/>
<pin id="544" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl76_cast/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="C1_v_addr8_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="5" slack="0"/>
<pin id="549" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="C1_v_addr8/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="C1_v_addr8_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="9" slack="0"/>
<pin id="554" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="C1_v_addr8_cast/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="C1_v_addr9_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="9" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="0"/>
<pin id="559" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_v_addr9/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="k_2_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="5" slack="0"/>
<pin id="564" dir="0" index="1" bw="1" slack="0"/>
<pin id="565" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_17_trn_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17_trn/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_145_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="15" slack="0"/>
<pin id="573" dir="0" index="1" bw="10" slack="1"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_145/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_shl_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="15" slack="0"/>
<pin id="580" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_146_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="0"/>
<pin id="584" dir="0" index="1" bw="10" slack="1"/>
<pin id="585" dir="0" index="2" bw="1" slack="0"/>
<pin id="586" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_146/4 "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_shl50_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="12" slack="0"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl50/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="C1_v_addr4_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="15" slack="0"/>
<pin id="595" dir="0" index="1" bw="12" slack="0"/>
<pin id="596" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="C1_v_addr4/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="C1_v_addr5_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="0"/>
<pin id="601" dir="0" index="1" bw="5" slack="0"/>
<pin id="602" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_v_addr5/4 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_318_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="18" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_318/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="exitcond_flatten8_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="15" slack="0"/>
<pin id="612" dir="0" index="1" bw="15" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten8/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="indvar_flatten_next5_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="15" slack="0"/>
<pin id="618" dir="0" index="1" bw="1" slack="0"/>
<pin id="619" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next5/5 "/>
</bind>
</comp>

<comp id="622" class="1004" name="exitcond_flatten10_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="13" slack="0"/>
<pin id="624" dir="0" index="1" bw="13" slack="0"/>
<pin id="625" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten10/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="j_1_mid_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="5" slack="0"/>
<pin id="631" dir="0" index="2" bw="5" slack="0"/>
<pin id="632" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="not_exitcond_flatten1_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten1/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="exitcond19_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="3" slack="0"/>
<pin id="644" dir="0" index="1" bw="3" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond19/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="exitcond1_mid_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond1_mid/5 "/>
</bind>
</comp>

<comp id="654" class="1004" name="exitcond_flatten11_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten11/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="exitcond_flatten23_mid_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten23_mid/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="tmp_319_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_319/5 "/>
</bind>
</comp>

<comp id="672" class="1004" name="k_1_mid_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="0"/>
<pin id="674" dir="0" index="1" bw="5" slack="0"/>
<pin id="675" dir="0" index="2" bw="5" slack="0"/>
<pin id="676" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_1_mid/5 "/>
</bind>
</comp>

<comp id="680" class="1004" name="exitcond_flatten23_not_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten23_not/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="not_exitcond_flatten23_mid_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten23_mid/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="exitcond1_mid3_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="1" slack="0"/>
<pin id="695" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond1_mid3/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="indvar_flatten21_op_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="0"/>
<pin id="700" dir="0" index="1" bw="1" slack="0"/>
<pin id="701" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten21_op/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="indvar_flatten_next6_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="1" slack="0"/>
<pin id="706" dir="0" index="1" bw="8" slack="0"/>
<pin id="707" dir="0" index="2" bw="8" slack="0"/>
<pin id="708" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next6/5 "/>
</bind>
</comp>

<comp id="712" class="1004" name="indvar_flatten33_op_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="13" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten33_op/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="indvar_flatten_next7_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="13" slack="0"/>
<pin id="721" dir="0" index="2" bw="13" slack="0"/>
<pin id="722" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next7/5 "/>
</bind>
</comp>

<comp id="726" class="1004" name="i_10_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="3" slack="1"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="i_1_mid2_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="1"/>
<pin id="734" dir="0" index="1" bw="3" slack="0"/>
<pin id="735" dir="0" index="2" bw="3" slack="1"/>
<pin id="736" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="j_3_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="5" slack="1"/>
<pin id="741" dir="0" index="1" bw="1" slack="0"/>
<pin id="742" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="j_1_mid2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="0" index="1" bw="5" slack="0"/>
<pin id="747" dir="0" index="2" bw="5" slack="1"/>
<pin id="748" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_1_mid2/6 "/>
</bind>
</comp>

<comp id="750" class="1004" name="k_3_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="5" slack="1"/>
<pin id="752" dir="0" index="1" bw="1" slack="0"/>
<pin id="753" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_320_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="0" index="1" bw="1" slack="1"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_320/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="tmp_147_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="1" slack="1"/>
<pin id="762" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_147/6 "/>
</bind>
</comp>

<comp id="764" class="1004" name="m_mid2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="3" slack="0"/>
<pin id="767" dir="0" index="2" bw="3" slack="1"/>
<pin id="768" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_mid2/6 "/>
</bind>
</comp>

<comp id="772" class="1004" name="k_1_mid2_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="1" slack="1"/>
<pin id="774" dir="0" index="1" bw="5" slack="0"/>
<pin id="775" dir="0" index="2" bw="5" slack="1"/>
<pin id="776" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_1_mid2/6 "/>
</bind>
</comp>

<comp id="778" class="1004" name="tmp_27_1_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="5" slack="0"/>
<pin id="780" dir="0" index="1" bw="1" slack="0"/>
<pin id="781" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_1/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_21_cast1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="3" slack="0"/>
<pin id="786" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21_cast1/6 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_22_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="0"/>
<pin id="790" dir="0" index="1" bw="5" slack="0"/>
<pin id="791" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_24_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="3" slack="0"/>
<pin id="796" dir="0" index="1" bw="3" slack="0"/>
<pin id="797" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="800" class="1004" name="tmp_trn_cast_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="3" slack="0"/>
<pin id="802" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_trn_cast/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_322_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="5" slack="0"/>
<pin id="806" dir="0" index="1" bw="3" slack="0"/>
<pin id="807" dir="0" index="2" bw="1" slack="0"/>
<pin id="808" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_322/6 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_shl82_cast1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="5" slack="0"/>
<pin id="814" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl82_cast1/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_324_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="10" slack="0"/>
<pin id="818" dir="0" index="1" bw="5" slack="0"/>
<pin id="819" dir="0" index="2" bw="5" slack="0"/>
<pin id="820" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_324/6 "/>
</bind>
</comp>

<comp id="824" class="1004" name="tmp_325_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="10" slack="0"/>
<pin id="826" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_325/6 "/>
</bind>
</comp>

<comp id="829" class="1004" name="tmp_25_trn_cast_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="3" slack="0"/>
<pin id="831" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_25_trn_cast/6 "/>
</bind>
</comp>

<comp id="833" class="1004" name="C1_mapData_addr5_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="3" slack="0"/>
<pin id="835" dir="0" index="1" bw="5" slack="0"/>
<pin id="836" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_mapData_addr5/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="C1_mapData_addr6_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="6" slack="0"/>
<pin id="841" dir="0" index="1" bw="3" slack="0"/>
<pin id="842" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_mapData_addr6/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="tmp_327_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="10" slack="0"/>
<pin id="847" dir="0" index="1" bw="5" slack="0"/>
<pin id="848" dir="0" index="2" bw="5" slack="0"/>
<pin id="849" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_327/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="tmp_328_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="10" slack="0"/>
<pin id="855" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_328/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="m_1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="0"/>
<pin id="860" dir="0" index="1" bw="1" slack="0"/>
<pin id="861" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/6 "/>
</bind>
</comp>

<comp id="864" class="1004" name="ifzero_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="3" slack="0"/>
<pin id="866" dir="0" index="1" bw="3" slack="0"/>
<pin id="867" dir="1" index="2" bw="1" slack="25"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ifzero/6 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_27_2_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="1"/>
<pin id="872" dir="0" index="1" bw="3" slack="0"/>
<pin id="873" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_2/7 "/>
</bind>
</comp>

<comp id="875" class="1004" name="tmp_27_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="5" slack="1"/>
<pin id="877" dir="0" index="1" bw="3" slack="0"/>
<pin id="878" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_3/7 "/>
</bind>
</comp>

<comp id="880" class="1004" name="C1_mapData_addr6_cast_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="6" slack="1"/>
<pin id="882" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="C1_mapData_addr6_cast/7 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_150_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="6" slack="1"/>
<pin id="886" dir="0" index="2" bw="1" slack="0"/>
<pin id="887" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_150/7 "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_shl53_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl53/7 "/>
</bind>
</comp>

<comp id="894" class="1004" name="C1_mapData_addr7_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="6" slack="0"/>
<pin id="896" dir="0" index="1" bw="8" slack="0"/>
<pin id="897" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_mapData_addr7/7 "/>
</bind>
</comp>

<comp id="900" class="1004" name="C1_mapData_addr8_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="9" slack="0"/>
<pin id="902" dir="0" index="1" bw="4" slack="0"/>
<pin id="903" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_mapData_addr8/7 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_326_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="11" slack="0"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_326/7 "/>
</bind>
</comp>

<comp id="911" class="1004" name="C1_mapData_addr9_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="9" slack="0"/>
<pin id="913" dir="0" index="1" bw="3" slack="0"/>
<pin id="914" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_mapData_addr9/7 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_329_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="11" slack="0"/>
<pin id="919" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_329/7 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_330_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="10" slack="0"/>
<pin id="924" dir="0" index="1" bw="5" slack="1"/>
<pin id="925" dir="0" index="2" bw="5" slack="0"/>
<pin id="926" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_330/7 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_331_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="10" slack="0"/>
<pin id="931" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_331/7 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_333_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="0"/>
<pin id="936" dir="0" index="1" bw="5" slack="1"/>
<pin id="937" dir="0" index="2" bw="5" slack="0"/>
<pin id="938" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_333/7 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_334_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="10" slack="0"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_334/7 "/>
</bind>
</comp>

<comp id="946" class="1004" name="tmp_27_4_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="5" slack="2"/>
<pin id="948" dir="0" index="1" bw="4" slack="0"/>
<pin id="949" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_4/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="C1_mapData_addr2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="9" slack="1"/>
<pin id="953" dir="0" index="1" bw="3" slack="0"/>
<pin id="954" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_mapData_addr2/8 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_332_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="11" slack="0"/>
<pin id="958" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_332/8 "/>
</bind>
</comp>

<comp id="961" class="1004" name="C1_mapData_addr3_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="9" slack="1"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_mapData_addr3/8 "/>
</bind>
</comp>

<comp id="966" class="1004" name="tmp_335_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="10" slack="0"/>
<pin id="968" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_335/8 "/>
</bind>
</comp>

<comp id="971" class="1004" name="tmp_336_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="10" slack="0"/>
<pin id="973" dir="0" index="1" bw="5" slack="2"/>
<pin id="974" dir="0" index="2" bw="5" slack="0"/>
<pin id="975" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_336/8 "/>
</bind>
</comp>

<comp id="978" class="1004" name="tmp_337_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="10" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_337/8 "/>
</bind>
</comp>

<comp id="983" class="1004" name="tmp_338_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="9" slack="2"/>
<pin id="985" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_338/9 "/>
</bind>
</comp>

<comp id="987" class="1004" name="tmp_15_trn_cast_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="5" slack="4"/>
<pin id="989" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_trn_cast/10 "/>
</bind>
</comp>

<comp id="990" class="1004" name="tmp_321_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="8" slack="0"/>
<pin id="992" dir="0" index="1" bw="3" slack="4"/>
<pin id="993" dir="0" index="2" bw="1" slack="0"/>
<pin id="994" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_321/10 "/>
</bind>
</comp>

<comp id="997" class="1004" name="p_shl81_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="8" slack="0"/>
<pin id="999" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl81_cast/10 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="p_shl82_cast_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="5" slack="4"/>
<pin id="1003" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl82_cast/10 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="C1_v_addr6_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="8" slack="0"/>
<pin id="1006" dir="0" index="1" bw="5" slack="0"/>
<pin id="1007" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="C1_v_addr6/10 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="C1_v_addr12_cast_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="9" slack="0"/>
<pin id="1012" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="C1_v_addr12_cast/10 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="C1_v_addr7_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="9" slack="0"/>
<pin id="1016" dir="0" index="1" bw="5" slack="0"/>
<pin id="1017" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_v_addr7/10 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_18_trn_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="5" slack="5"/>
<pin id="1022" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18_trn/11 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="tmp_148_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="15" slack="0"/>
<pin id="1025" dir="0" index="1" bw="10" slack="1"/>
<pin id="1026" dir="0" index="2" bw="1" slack="0"/>
<pin id="1027" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_148/11 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="p_shl51_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="15" slack="0"/>
<pin id="1032" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl51/11 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_149_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="12" slack="0"/>
<pin id="1036" dir="0" index="1" bw="10" slack="1"/>
<pin id="1037" dir="0" index="2" bw="1" slack="0"/>
<pin id="1038" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_149/11 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="p_shl52_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="12" slack="0"/>
<pin id="1043" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl52/11 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="C1_v_addr10_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="15" slack="0"/>
<pin id="1047" dir="0" index="1" bw="12" slack="0"/>
<pin id="1048" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="C1_v_addr10/11 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="C1_v_addr11_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="0"/>
<pin id="1053" dir="0" index="1" bw="5" slack="0"/>
<pin id="1054" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="C1_v_addr11/11 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_323_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="18" slack="0"/>
<pin id="1059" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_323/11 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="tmp_s_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="3" slack="25"/>
<pin id="1064" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/31 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="temp_to_int_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_to_int/38 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp_80_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="8" slack="0"/>
<pin id="1071" dir="0" index="1" bw="32" slack="0"/>
<pin id="1072" dir="0" index="2" bw="6" slack="0"/>
<pin id="1073" dir="0" index="3" bw="6" slack="0"/>
<pin id="1074" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_80/38 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="tmp_151_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="0"/>
<pin id="1081" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_151/38 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="notlhs_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="8" slack="0"/>
<pin id="1085" dir="0" index="1" bw="8" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/38 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="notrhs_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="23" slack="0"/>
<pin id="1091" dir="0" index="1" bw="23" slack="0"/>
<pin id="1092" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/38 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="tmp_82_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="1" slack="0"/>
<pin id="1097" dir="0" index="1" bw="1" slack="0"/>
<pin id="1098" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_82/38 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_84_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="1" slack="0"/>
<pin id="1103" dir="0" index="1" bw="1" slack="0"/>
<pin id="1104" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_84/38 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="temp_9_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="1"/>
<pin id="1109" dir="0" index="1" bw="32" slack="2"/>
<pin id="1110" dir="0" index="2" bw="32" slack="0"/>
<pin id="1111" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_9/39 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="exitcond_flatten_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="1" slack="1"/>
<pin id="1116" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1118" class="1005" name="indvar_flatten_next4_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="13" slack="0"/>
<pin id="1120" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="1123" class="1005" name="exitcond_flatten9_reg_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="1"/>
<pin id="1125" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten9 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="indvar_flatten_next_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="10" slack="0"/>
<pin id="1133" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1136" class="1005" name="i_mid2_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="3" slack="1"/>
<pin id="1138" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="k_mid2_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="5" slack="1"/>
<pin id="1143" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_mid2 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="j_mid2_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="5" slack="1"/>
<pin id="1148" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1151" class="1005" name="C1_v_addr9_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="10" slack="1"/>
<pin id="1153" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C1_v_addr9 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="k_2_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="5" slack="1"/>
<pin id="1159" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="exitcond_flatten8_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten8 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="indvar_flatten_next5_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="15" slack="0"/>
<pin id="1168" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="exitcond_flatten10_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="1" slack="1"/>
<pin id="1173" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten10 "/>
</bind>
</comp>

<comp id="1177" class="1005" name="j_1_mid_reg_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="5" slack="1"/>
<pin id="1179" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1_mid "/>
</bind>
</comp>

<comp id="1183" class="1005" name="exitcond_flatten23_mid_reg_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="1" slack="1"/>
<pin id="1185" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten23_mid "/>
</bind>
</comp>

<comp id="1189" class="1005" name="k_1_mid_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="5" slack="1"/>
<pin id="1191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_1_mid "/>
</bind>
</comp>

<comp id="1195" class="1005" name="exitcond1_mid3_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="1" slack="1"/>
<pin id="1197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond1_mid3 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="indvar_flatten_next6_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="8" slack="0"/>
<pin id="1203" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next6 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="indvar_flatten_next7_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="13" slack="0"/>
<pin id="1208" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next7 "/>
</bind>
</comp>

<comp id="1211" class="1005" name="i_1_mid2_reg_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="3" slack="1"/>
<pin id="1213" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="j_1_mid2_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="5" slack="1"/>
<pin id="1220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1_mid2 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="k_1_mid2_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="5" slack="1"/>
<pin id="1226" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_1_mid2 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="tmp_22_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="5" slack="1"/>
<pin id="1235" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="tmp_322_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="5" slack="4"/>
<pin id="1242" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="tmp_322 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="inputimg_addr_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="10" slack="1"/>
<pin id="1247" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inputimg_addr "/>
</bind>
</comp>

<comp id="1250" class="1005" name="C1_mapData_addr6_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="6" slack="1"/>
<pin id="1252" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_addr6 "/>
</bind>
</comp>

<comp id="1256" class="1005" name="inputimg_addr_28_reg_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="10" slack="1"/>
<pin id="1258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inputimg_addr_28 "/>
</bind>
</comp>

<comp id="1261" class="1005" name="m_1_reg_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="3" slack="1"/>
<pin id="1263" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="1266" class="1005" name="ifzero_reg_1266">
<pin_list>
<pin id="1267" dir="0" index="0" bw="1" slack="25"/>
<pin id="1268" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ifzero "/>
</bind>
</comp>

<comp id="1270" class="1005" name="inputimg_load_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="1"/>
<pin id="1272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputimg_load "/>
</bind>
</comp>

<comp id="1275" class="1005" name="C1_mapData_addr7_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="1"/>
<pin id="1277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_addr7 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="C1_mapData_addr_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="8" slack="1"/>
<pin id="1284" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_addr "/>
</bind>
</comp>

<comp id="1287" class="1005" name="inputimg_load_1_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="32" slack="2"/>
<pin id="1289" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inputimg_load_1 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="C1_mapData_addr_1_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="8" slack="1"/>
<pin id="1294" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_addr_1 "/>
</bind>
</comp>

<comp id="1297" class="1005" name="inputimg_addr_29_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="10" slack="1"/>
<pin id="1299" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inputimg_addr_29 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="inputimg_addr_30_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="10" slack="1"/>
<pin id="1304" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inputimg_addr_30 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="C1_mapData_load_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="32" slack="1"/>
<pin id="1309" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_load "/>
</bind>
</comp>

<comp id="1312" class="1005" name="C1_mapData_load_1_reg_1312">
<pin_list>
<pin id="1313" dir="0" index="0" bw="32" slack="1"/>
<pin id="1314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_load_1 "/>
</bind>
</comp>

<comp id="1317" class="1005" name="inputimg_load_2_reg_1317">
<pin_list>
<pin id="1318" dir="0" index="0" bw="32" slack="2"/>
<pin id="1319" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inputimg_load_2 "/>
</bind>
</comp>

<comp id="1322" class="1005" name="C1_mapData_addr_2_reg_1322">
<pin_list>
<pin id="1323" dir="0" index="0" bw="8" slack="1"/>
<pin id="1324" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_addr_2 "/>
</bind>
</comp>

<comp id="1327" class="1005" name="inputimg_load_3_reg_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="32" slack="3"/>
<pin id="1329" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="inputimg_load_3 "/>
</bind>
</comp>

<comp id="1332" class="1005" name="C1_mapData_addr_3_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="8" slack="1"/>
<pin id="1334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_addr_3 "/>
</bind>
</comp>

<comp id="1337" class="1005" name="inputimg_addr_31_reg_1337">
<pin_list>
<pin id="1338" dir="0" index="0" bw="10" slack="1"/>
<pin id="1339" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="inputimg_addr_31 "/>
</bind>
</comp>

<comp id="1342" class="1005" name="C1_mapData_load_2_reg_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="32" slack="1"/>
<pin id="1344" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_load_2 "/>
</bind>
</comp>

<comp id="1347" class="1005" name="C1_mapData_load_3_reg_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="32" slack="2"/>
<pin id="1349" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C1_mapData_load_3 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="inputimg_load_4_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="32" slack="3"/>
<pin id="1354" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="inputimg_load_4 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="C1_mapData_addr_4_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="8" slack="1"/>
<pin id="1359" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="C1_mapData_addr_4 "/>
</bind>
</comp>

<comp id="1362" class="1005" name="C1_v_addr7_reg_1362">
<pin_list>
<pin id="1363" dir="0" index="0" bw="10" slack="1"/>
<pin id="1364" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C1_v_addr7 "/>
</bind>
</comp>

<comp id="1368" class="1005" name="C1_mapData_load_4_reg_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="32" slack="2"/>
<pin id="1370" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="C1_mapData_load_4 "/>
</bind>
</comp>

<comp id="1373" class="1005" name="tmp_323_reg_1373">
<pin_list>
<pin id="1374" dir="0" index="0" bw="64" slack="28"/>
<pin id="1375" dir="1" index="1" bw="64" slack="28"/>
</pin_list>
<bind>
<opset="tmp_323 "/>
</bind>
</comp>

<comp id="1378" class="1005" name="C1_v_addr_12_reg_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="13" slack="1"/>
<pin id="1380" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="C1_v_addr_12 "/>
</bind>
</comp>

<comp id="1383" class="1005" name="tmp_31_reg_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="32" slack="1"/>
<pin id="1385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1388" class="1005" name="C1_v_load_reg_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="32" slack="1"/>
<pin id="1390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C1_v_load "/>
</bind>
</comp>

<comp id="1393" class="1005" name="tmp_31_1_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="4"/>
<pin id="1395" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_31_1 "/>
</bind>
</comp>

<comp id="1398" class="1005" name="tmp_31_2_reg_1398">
<pin_list>
<pin id="1399" dir="0" index="0" bw="32" slack="7"/>
<pin id="1400" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="tmp_31_2 "/>
</bind>
</comp>

<comp id="1403" class="1005" name="tmp_31_3_reg_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="32" slack="10"/>
<pin id="1405" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="tmp_31_3 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="tmp_31_4_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="32" slack="13"/>
<pin id="1410" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="tmp_31_4 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="C1_bias_addr_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="3" slack="1"/>
<pin id="1415" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="C1_bias_addr "/>
</bind>
</comp>

<comp id="1418" class="1005" name="C1_bias_load_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="32" slack="1"/>
<pin id="1420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C1_bias_load "/>
</bind>
</comp>

<comp id="1423" class="1005" name="temp_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="32" slack="1"/>
<pin id="1425" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="1430" class="1005" name="tmp_84_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="1" slack="1"/>
<pin id="1432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_84 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="0" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="149" pin="3"/><net_sink comp="144" pin=3"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="66" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="3"/><net_sink comp="167" pin=3"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="66" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="183" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="196"><net_src comp="0" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="66" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="191" pin="3"/><net_sink comp="144" pin=3"/></net>

<net id="204"><net_src comp="8" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="66" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="199" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="66" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="207" pin="3"/><net_sink comp="167" pin=3"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="66" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="215" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="228"><net_src comp="8" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="223" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="66" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="231" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="66" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="66" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="251" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="10" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="12" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="16" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="301" pin="4"/><net_sink comp="297" pin=0"/></net>

<net id="312"><net_src comp="16" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="313" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="321" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="12" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="332" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="343"><net_src comp="336" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="344" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="365"><net_src comp="355" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="369"><net_src comp="74" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="380"><net_src comp="16" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="391"><net_src comp="12" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="398"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="399"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="404"><net_src comp="131" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="400" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="400" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="411"><net_src comp="167" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="68" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="400" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="426"><net_src comp="267" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="18" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="267" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="20" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="290" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="22" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="290" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="24" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="434" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="24" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="440" pin="2"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="16" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="297" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="26" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="309" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="461" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="274" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="30" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="489"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="274" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="454" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="32" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="472" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="507"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="16" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="309" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="472" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="491" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="454" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="510" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="527"><net_src comp="34" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="528"><net_src comp="484" pin="3"/><net_sink comp="522" pin=1"/></net>

<net id="529"><net_src comp="16" pin="0"/><net_sink comp="522" pin=2"/></net>

<net id="533"><net_src comp="522" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="36" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="484" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="38" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="545"><net_src comp="534" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="550"><net_src comp="530" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="542" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="518" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="502" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="32" pin="0"/><net_sink comp="562" pin=1"/></net>

<net id="576"><net_src comp="62" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="16" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="581"><net_src comp="571" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="64" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="588"><net_src comp="38" pin="0"/><net_sink comp="582" pin=2"/></net>

<net id="592"><net_src comp="582" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="597"><net_src comp="578" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="589" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="593" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="568" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="614"><net_src comp="325" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="76" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="620"><net_src comp="325" pin="4"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="78" pin="0"/><net_sink comp="616" pin=1"/></net>

<net id="626"><net_src comp="348" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="80" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="633"><net_src comp="622" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="634"><net_src comp="16" pin="0"/><net_sink comp="628" pin=1"/></net>

<net id="635"><net_src comp="359" pin="4"/><net_sink comp="628" pin=2"/></net>

<net id="640"><net_src comp="622" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="26" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="392" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="82" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="636" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="370" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="84" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="636" pin="2"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="622" pin="2"/><net_sink comp="666" pin=1"/></net>

<net id="677"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="16" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="381" pin="4"/><net_sink comp="672" pin=2"/></net>

<net id="684"><net_src comp="654" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="26" pin="0"/><net_sink comp="680" pin=1"/></net>

<net id="690"><net_src comp="622" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="680" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="648" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="702"><net_src comp="370" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="86" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="709"><net_src comp="666" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="710"><net_src comp="86" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="711"><net_src comp="698" pin="2"/><net_sink comp="704" pin=2"/></net>

<net id="716"><net_src comp="348" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="20" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="723"><net_src comp="622" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="724"><net_src comp="20" pin="0"/><net_sink comp="718" pin=1"/></net>

<net id="725"><net_src comp="712" pin="2"/><net_sink comp="718" pin=2"/></net>

<net id="730"><net_src comp="332" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="30" pin="0"/><net_sink comp="726" pin=1"/></net>

<net id="737"><net_src comp="726" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="738"><net_src comp="332" pin="1"/><net_sink comp="732" pin=2"/></net>

<net id="743"><net_src comp="32" pin="0"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="739" pin="2"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="32" pin="0"/><net_sink comp="750" pin=1"/></net>

<net id="763"><net_src comp="755" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="769"><net_src comp="759" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="12" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="388" pin="1"/><net_sink comp="764" pin=2"/></net>

<net id="777"><net_src comp="750" pin="2"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="772" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="32" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="787"><net_src comp="764" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="792"><net_src comp="784" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="744" pin="3"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="88" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="764" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="803"><net_src comp="732" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="36" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="732" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="38" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="804" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="90" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="788" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="772" pin="3"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="816" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="832"><net_src comp="794" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="800" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="812" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="833" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="829" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="850"><net_src comp="90" pin="0"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="788" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="852"><net_src comp="778" pin="2"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="845" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="862"><net_src comp="764" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="863"><net_src comp="30" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="868"><net_src comp="858" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="82" pin="0"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="92" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="94" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="888"><net_src comp="96" pin="0"/><net_sink comp="883" pin=0"/></net>

<net id="889"><net_src comp="38" pin="0"/><net_sink comp="883" pin=2"/></net>

<net id="893"><net_src comp="883" pin="3"/><net_sink comp="890" pin=0"/></net>

<net id="898"><net_src comp="880" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="899"><net_src comp="890" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="904"><net_src comp="894" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="98" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="915"><net_src comp="894" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="100" pin="0"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="927"><net_src comp="90" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="870" pin="2"/><net_sink comp="922" pin=2"/></net>

<net id="932"><net_src comp="922" pin="3"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="939"><net_src comp="90" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="875" pin="2"/><net_sink comp="934" pin=2"/></net>

<net id="944"><net_src comp="934" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="950"><net_src comp="102" pin="0"/><net_sink comp="946" pin=1"/></net>

<net id="955"><net_src comp="104" pin="0"/><net_sink comp="951" pin=1"/></net>

<net id="959"><net_src comp="951" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="965"><net_src comp="56" pin="0"/><net_sink comp="961" pin=1"/></net>

<net id="969"><net_src comp="961" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="976"><net_src comp="90" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="977"><net_src comp="946" pin="2"/><net_sink comp="971" pin=2"/></net>

<net id="981"><net_src comp="971" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="986"><net_src comp="983" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="995"><net_src comp="34" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="996"><net_src comp="16" pin="0"/><net_sink comp="990" pin=2"/></net>

<net id="1000"><net_src comp="990" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1008"><net_src comp="997" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="1001" pin="1"/><net_sink comp="1004" pin=1"/></net>

<net id="1013"><net_src comp="1004" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1018"><net_src comp="1010" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1019"><net_src comp="987" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1028"><net_src comp="62" pin="0"/><net_sink comp="1023" pin=0"/></net>

<net id="1029"><net_src comp="16" pin="0"/><net_sink comp="1023" pin=2"/></net>

<net id="1033"><net_src comp="1023" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1039"><net_src comp="64" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="38" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1044"><net_src comp="1034" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1049"><net_src comp="1030" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="1041" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="1045" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="1020" pin="1"/><net_sink comp="1051" pin=1"/></net>

<net id="1060"><net_src comp="1051" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1065"><net_src comp="1062" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1075"><net_src comp="106" pin="0"/><net_sink comp="1069" pin=0"/></net>

<net id="1076"><net_src comp="1066" pin="1"/><net_sink comp="1069" pin=1"/></net>

<net id="1077"><net_src comp="108" pin="0"/><net_sink comp="1069" pin=2"/></net>

<net id="1078"><net_src comp="110" pin="0"/><net_sink comp="1069" pin=3"/></net>

<net id="1082"><net_src comp="1066" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1087"><net_src comp="1069" pin="4"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="112" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="1079" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1094"><net_src comp="114" pin="0"/><net_sink comp="1089" pin=1"/></net>

<net id="1099"><net_src comp="1089" pin="2"/><net_sink comp="1095" pin=0"/></net>

<net id="1100"><net_src comp="1083" pin="2"/><net_sink comp="1095" pin=1"/></net>

<net id="1105"><net_src comp="1095" pin="2"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="412" pin="2"/><net_sink comp="1101" pin=1"/></net>

<net id="1112"><net_src comp="68" pin="0"/><net_sink comp="1107" pin=2"/></net>

<net id="1113"><net_src comp="1107" pin="3"/><net_sink comp="258" pin=1"/></net>

<net id="1117"><net_src comp="422" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1121"><net_src comp="428" pin="2"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1126"><net_src comp="434" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1127"><net_src comp="1123" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1128"><net_src comp="1123" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1129"><net_src comp="1123" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1130"><net_src comp="1123" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="1134"><net_src comp="446" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1139"><net_src comp="484" pin="3"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1144"><net_src comp="502" pin="3"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1149"><net_src comp="510" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1154"><net_src comp="556" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1156"><net_src comp="1151" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1160"><net_src comp="562" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="313" pin=2"/></net>

<net id="1165"><net_src comp="610" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="616" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1174"><net_src comp="622" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1176"><net_src comp="1171" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1180"><net_src comp="628" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1181"><net_src comp="1177" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1182"><net_src comp="1177" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="1186"><net_src comp="660" pin="2"/><net_sink comp="1183" pin=0"/></net>

<net id="1187"><net_src comp="1183" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1188"><net_src comp="1183" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="1192"><net_src comp="672" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="772" pin=2"/></net>

<net id="1198"><net_src comp="692" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="1204"><net_src comp="704" pin="3"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="1209"><net_src comp="718" pin="3"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1214"><net_src comp="732" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1215"><net_src comp="1211" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1216"><net_src comp="1211" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1217"><net_src comp="1211" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1221"><net_src comp="744" pin="3"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1227"><net_src comp="772" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="1229"><net_src comp="1224" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1230"><net_src comp="1224" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1231"><net_src comp="1224" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1232"><net_src comp="1224" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1236"><net_src comp="788" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="1243"><net_src comp="804" pin="3"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="1001" pin=0"/></net>

<net id="1248"><net_src comp="137" pin="3"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1253"><net_src comp="839" pin="2"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="1255"><net_src comp="1250" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1259"><net_src comp="149" pin="3"/><net_sink comp="1256" pin=0"/></net>

<net id="1260"><net_src comp="1256" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="1264"><net_src comp="858" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1265"><net_src comp="1261" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="1269"><net_src comp="864" pin="2"/><net_sink comp="1266" pin=0"/></net>

<net id="1273"><net_src comp="144" pin="2"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1278"><net_src comp="894" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1280"><net_src comp="1275" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1281"><net_src comp="1275" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="1285"><net_src comp="160" pin="3"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1290"><net_src comp="144" pin="5"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1295"><net_src comp="172" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="1300"><net_src comp="183" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1305"><net_src comp="191" pin="3"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="144" pin=3"/></net>

<net id="1310"><net_src comp="167" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1315"><net_src comp="167" pin="5"/><net_sink comp="1312" pin=0"/></net>

<net id="1316"><net_src comp="1312" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1320"><net_src comp="144" pin="2"/><net_sink comp="1317" pin=0"/></net>

<net id="1321"><net_src comp="1317" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1325"><net_src comp="199" pin="3"/><net_sink comp="1322" pin=0"/></net>

<net id="1326"><net_src comp="1322" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1330"><net_src comp="144" pin="5"/><net_sink comp="1327" pin=0"/></net>

<net id="1331"><net_src comp="1327" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1335"><net_src comp="207" pin="3"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="167" pin=3"/></net>

<net id="1340"><net_src comp="215" pin="3"/><net_sink comp="1337" pin=0"/></net>

<net id="1341"><net_src comp="1337" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="1345"><net_src comp="167" pin="2"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1350"><net_src comp="167" pin="5"/><net_sink comp="1347" pin=0"/></net>

<net id="1351"><net_src comp="1347" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1355"><net_src comp="144" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1360"><net_src comp="223" pin="3"/><net_sink comp="1357" pin=0"/></net>

<net id="1361"><net_src comp="1357" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="1365"><net_src comp="1014" pin="2"/><net_sink comp="1362" pin=0"/></net>

<net id="1366"><net_src comp="1362" pin="1"/><net_sink comp="1023" pin=1"/></net>

<net id="1367"><net_src comp="1362" pin="1"/><net_sink comp="1034" pin=1"/></net>

<net id="1371"><net_src comp="167" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1372"><net_src comp="1368" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="1376"><net_src comp="1057" pin="1"/><net_sink comp="1373" pin=0"/></net>

<net id="1377"><net_src comp="1373" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="1381"><net_src comp="231" pin="3"/><net_sink comp="1378" pin=0"/></net>

<net id="1382"><net_src comp="1378" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="1386"><net_src comp="407" pin="2"/><net_sink comp="1383" pin=0"/></net>

<net id="1387"><net_src comp="1383" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1391"><net_src comp="131" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1392"><net_src comp="1388" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="1396"><net_src comp="407" pin="2"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1401"><net_src comp="407" pin="2"/><net_sink comp="1398" pin=0"/></net>

<net id="1402"><net_src comp="1398" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1406"><net_src comp="407" pin="2"/><net_sink comp="1403" pin=0"/></net>

<net id="1407"><net_src comp="1403" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1411"><net_src comp="407" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1416"><net_src comp="239" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="1421"><net_src comp="246" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="1426"><net_src comp="400" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1428"><net_src comp="1423" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="1429"><net_src comp="1423" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1433"><net_src comp="1101" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1107" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inputimg | {}
	Port: C1_v | {}
	Port: C1_bias | {}
	Port: C1_y | {}
	Port: C1_mapData | {}
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next4 : 1
		stg_49 : 2
		exitcond_flatten9 : 1
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		exitcond5_mid : 1
		i_mid2 : 1
		j_2 : 1
		tmp : 1
		k_mid2 : 1
		j_mid2 : 1
		tmp_14_trn_cast : 2
		tmp_316 : 2
		p_shl75_cast : 3
		tmp_317 : 2
		p_shl76_cast : 3
		C1_v_addr8 : 4
		C1_v_addr8_cast : 5
		C1_v_addr9 : 6
		k_2 : 2
	State 4
		p_shl : 1
		p_shl50 : 1
		C1_v_addr4 : 2
		C1_v_addr5 : 3
		tmp_318 : 4
		C1_v_addr : 5
		stg_87 : 6
		empty_97 : 1
	State 5
		exitcond_flatten8 : 1
		indvar_flatten_next5 : 1
		stg_99 : 2
		exitcond_flatten10 : 1
		j_1_mid : 2
		not_exitcond_flatten1 : 2
		exitcond19 : 1
		exitcond1_mid : 2
		exitcond_flatten11 : 1
		exitcond_flatten23_mid : 2
		tmp_319 : 2
		k_1_mid : 2
		exitcond_flatten23_not : 2
		not_exitcond_flatten23_mid : 2
		exitcond1_mid3 : 2
		indvar_flatten21_op : 1
		indvar_flatten_next6 : 2
		indvar_flatten33_op : 1
		indvar_flatten_next7 : 2
	State 6
		i_1_mid2 : 1
		j_1_mid2 : 1
		k_1_mid2 : 1
		tmp_27_1 : 2
		tmp_21_cast1 : 1
		tmp_22 : 2
		tmp_24 : 1
		tmp_trn_cast : 2
		tmp_322 : 2
		p_shl82_cast1 : 3
		tmp_324 : 3
		tmp_325 : 4
		inputimg_addr : 5
		inputimg_load : 6
		tmp_25_trn_cast : 2
		C1_mapData_addr5 : 4
		C1_mapData_addr6 : 3
		tmp_327 : 3
		tmp_328 : 4
		inputimg_addr_28 : 5
		inputimg_load_1 : 6
		m_1 : 1
		ifzero : 2
		stg_146 : 3
	State 7
		p_shl53 : 1
		C1_mapData_addr7 : 2
		C1_mapData_addr8 : 3
		tmp_326 : 4
		C1_mapData_addr : 5
		C1_mapData_load : 6
		C1_mapData_addr9 : 3
		tmp_329 : 4
		C1_mapData_addr_1 : 5
		C1_mapData_load_1 : 6
		tmp_330 : 1
		tmp_331 : 2
		inputimg_addr_29 : 3
		inputimg_load_2 : 4
		tmp_333 : 1
		tmp_334 : 2
		inputimg_addr_30 : 3
		inputimg_load_3 : 4
	State 8
		tmp_31 : 1
		tmp_332 : 1
		C1_mapData_addr_2 : 2
		C1_mapData_load_2 : 3
		tmp_335 : 1
		C1_mapData_addr_3 : 2
		C1_mapData_load_3 : 3
		tmp_336 : 1
		tmp_337 : 2
		inputimg_addr_31 : 3
		inputimg_load_4 : 4
	State 9
		C1_mapData_addr_4 : 1
		C1_mapData_load_4 : 2
	State 10
		p_shl81_cast : 1
		C1_v_addr6 : 2
		C1_v_addr12_cast : 3
		C1_v_addr7 : 4
	State 11
		p_shl51 : 1
		p_shl52 : 1
		C1_v_addr10 : 2
		C1_v_addr11 : 3
		tmp_323 : 4
		C1_v_addr_12 : 5
		C1_v_load : 6
	State 12
		tmp_32 : 1
	State 13
	State 14
	State 15
	State 16
		tmp_32_1 : 1
	State 17
	State 18
	State 19
	State 20
		tmp_32_2 : 1
	State 21
	State 22
	State 23
	State 24
		tmp_32_3 : 1
	State 25
	State 26
	State 27
	State 28
		tmp_32_4 : 1
	State 29
	State 30
	State 31
		C1_bias_addr : 1
		C1_bias_load : 2
	State 32
		stg_261 : 1
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
		tmp_80 : 1
		tmp_151 : 1
		notlhs : 2
		notrhs : 2
		tmp_82 : 3
		tmp_84 : 3
	State 39
		empty_99 : 1
		stg_287 : 1
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_400            |    2    |   205   |   390   |
|----------|-----------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_407            |    3    |   143   |   321   |
|----------|-----------------------------------|---------|---------|---------|
|   fcmp   |           tmp_83_fu_412           |    0    |    66   |   239   |
|----------|-----------------------------------|---------|---------|---------|
|          |    indvar_flatten_next4_fu_428    |    0    |    0    |    13   |
|          |      indvar_flatten_op_fu_440     |    0    |    0    |    10   |
|          |             i_s_fu_478            |    0    |    0    |    3    |
|          |             j_2_fu_491            |    0    |    0    |    5    |
|          |         C1_v_addr9_fu_556         |    0    |    0    |    9    |
|          |             k_2_fu_562            |    0    |    0    |    5    |
|          |         C1_v_addr5_fu_599         |    0    |    0    |   4.5   |
|          |    indvar_flatten_next5_fu_616    |    0    |    0    |    15   |
|          |     indvar_flatten21_op_fu_698    |    0    |    0    |    8    |
|          |     indvar_flatten33_op_fu_712    |    0    |    0    |    13   |
|          |            i_10_fu_726            |    0    |    0    |    3    |
|          |             j_3_fu_739            |    0    |    0    |    5    |
|          |             k_3_fu_750            |    0    |    0    |    5    |
|    add   |          tmp_27_1_fu_778          |    0    |    0    |    5    |
|          |           tmp_22_fu_788           |    0    |    0    |    5    |
|          |      C1_mapData_addr5_fu_833      |    0    |    0    |   4.5   |
|          |      C1_mapData_addr6_fu_839      |    0    |    0    |   4.5   |
|          |             m_1_fu_858            |    0    |    0    |    3    |
|          |          tmp_27_2_fu_870          |    0    |    0    |    5    |
|          |          tmp_27_3_fu_875          |    0    |    0    |    5    |
|          |      C1_mapData_addr7_fu_894      |    0    |    0    |    8    |
|          |      C1_mapData_addr8_fu_900      |    0    |    0    |    9    |
|          |      C1_mapData_addr9_fu_911      |    0    |    0    |    9    |
|          |          tmp_27_4_fu_946          |    0    |    0    |    5    |
|          |      C1_mapData_addr2_fu_951      |    0    |    0    |    9    |
|          |      C1_mapData_addr3_fu_961      |    0    |    0    |    9    |
|          |         C1_v_addr7_fu_1014        |    0    |    0    |    9    |
|          |        C1_v_addr11_fu_1051        |    0    |    0    |   4.5   |
|----------|-----------------------------------|---------|---------|---------|
|          |     indvar_flatten_next_fu_446    |    0    |    0    |    10   |
|          |            j_mid_fu_454           |    0    |    0    |    5    |
|          |           i_mid2_fu_484           |    0    |    0    |    3    |
|          |           k_mid2_fu_502           |    0    |    0    |    5    |
|          |           j_mid2_fu_510           |    0    |    0    |    5    |
|          |           j_1_mid_fu_628          |    0    |    0    |    5    |
|  select  |           k_1_mid_fu_672          |    0    |    0    |    5    |
|          |    indvar_flatten_next6_fu_704    |    0    |    0    |    8    |
|          |    indvar_flatten_next7_fu_718    |    0    |    0    |    13   |
|          |          i_1_mid2_fu_732          |    0    |    0    |    3    |
|          |          j_1_mid2_fu_744          |    0    |    0    |    5    |
|          |           m_mid2_fu_764           |    0    |    0    |    3    |
|          |          k_1_mid2_fu_772          |    0    |    0    |    5    |
|          |           temp_9_fu_1107          |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|          |      exitcond_flatten_fu_422      |    0    |    0    |    5    |
|          |      exitcond_flatten9_fu_434     |    0    |    0    |    4    |
|          |          exitcond_fu_466          |    0    |    0    |    2    |
|          |      exitcond_flatten8_fu_610     |    0    |    0    |    6    |
|   icmp   |     exitcond_flatten10_fu_622     |    0    |    0    |    5    |
|          |         exitcond19_fu_642         |    0    |    0    |    2    |
|          |     exitcond_flatten11_fu_654     |    0    |    0    |    3    |
|          |           ifzero_fu_864           |    0    |    0    |    2    |
|          |           notlhs_fu_1083          |    0    |    0    |    3    |
|          |           notrhs_fu_1089          |    0    |    0    |    8    |
|----------|-----------------------------------|---------|---------|---------|
|          |         C1_v_addr8_fu_546         |    0    |    0    |    8    |
|          |         C1_v_addr4_fu_593         |    0    |    0    |   4.5   |
|    sub   |           tmp_24_fu_794           |    0    |    0    |    3    |
|          |         C1_v_addr6_fu_1004        |    0    |    0    |    8    |
|          |        C1_v_addr10_fu_1045        |    0    |    0    |   4.5   |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_497            |    0    |    0    |    1    |
|          |           tmp_319_fu_666          |    0    |    0    |    1    |
|    or    | not_exitcond_flatten23_mid_fu_686 |    0    |    0    |    1    |
|          |           tmp_320_fu_755          |    0    |    0    |    1    |
|          |           tmp_147_fu_759          |    0    |    0    |    1    |
|          |           tmp_82_fu_1095          |    0    |    0    |    1    |
|----------|-----------------------------------|---------|---------|---------|
|          |        exitcond5_mid_fu_472       |    0    |    0    |    1    |
|          |        exitcond1_mid_fu_648       |    0    |    0    |    1    |
|    and   |   exitcond_flatten23_mid_fu_660   |    0    |    0    |    1    |
|          |       exitcond1_mid3_fu_692       |    0    |    0    |    1    |
|          |           tmp_84_fu_1101          |    0    |    0    |    1    |
|----------|-----------------------------------|---------|---------|---------|
|          |    not_exitcond_flatten_fu_461    |    0    |    0    |    1    |
|    xor   |    not_exitcond_flatten1_fu_636   |    0    |    0    |    1    |
|          |   exitcond_flatten23_not_fu_680   |    0    |    0    |    1    |
|----------|-----------------------------------|---------|---------|---------|
|          |       tmp_14_trn_cast_fu_518      |    0    |    0    |    0    |
|          |        p_shl75_cast_fu_530        |    0    |    0    |    0    |
|          |        p_shl76_cast_fu_542        |    0    |    0    |    0    |
|          |         tmp_17_trn_fu_568         |    0    |    0    |    0    |
|          |           tmp_318_fu_605          |    0    |    0    |    0    |
|          |        tmp_21_cast1_fu_784        |    0    |    0    |    0    |
|          |        tmp_trn_cast_fu_800        |    0    |    0    |    0    |
|          |        p_shl82_cast1_fu_812       |    0    |    0    |    0    |
|          |           tmp_325_fu_824          |    0    |    0    |    0    |
|          |       tmp_25_trn_cast_fu_829      |    0    |    0    |    0    |
|          |           tmp_328_fu_853          |    0    |    0    |    0    |
|          |    C1_mapData_addr6_cast_fu_880   |    0    |    0    |    0    |
|          |           p_shl53_fu_890          |    0    |    0    |    0    |
|   zext   |           tmp_326_fu_906          |    0    |    0    |    0    |
|          |           tmp_329_fu_917          |    0    |    0    |    0    |
|          |           tmp_331_fu_929          |    0    |    0    |    0    |
|          |           tmp_334_fu_941          |    0    |    0    |    0    |
|          |           tmp_332_fu_956          |    0    |    0    |    0    |
|          |           tmp_335_fu_966          |    0    |    0    |    0    |
|          |           tmp_337_fu_978          |    0    |    0    |    0    |
|          |           tmp_338_fu_983          |    0    |    0    |    0    |
|          |       tmp_15_trn_cast_fu_987      |    0    |    0    |    0    |
|          |        p_shl81_cast_fu_997        |    0    |    0    |    0    |
|          |        p_shl82_cast_fu_1001       |    0    |    0    |    0    |
|          |         tmp_18_trn_fu_1020        |    0    |    0    |    0    |
|          |          tmp_323_fu_1057          |    0    |    0    |    0    |
|          |           tmp_s_fu_1062           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           tmp_316_fu_522          |    0    |    0    |    0    |
|          |           tmp_317_fu_534          |    0    |    0    |    0    |
|          |           tmp_145_fu_571          |    0    |    0    |    0    |
|          |           tmp_146_fu_582          |    0    |    0    |    0    |
|          |           tmp_322_fu_804          |    0    |    0    |    0    |
|          |           tmp_324_fu_816          |    0    |    0    |    0    |
|bitconcatenate|           tmp_327_fu_845          |    0    |    0    |    0    |
|          |           tmp_150_fu_883          |    0    |    0    |    0    |
|          |           tmp_330_fu_922          |    0    |    0    |    0    |
|          |           tmp_333_fu_934          |    0    |    0    |    0    |
|          |           tmp_336_fu_971          |    0    |    0    |    0    |
|          |           tmp_321_fu_990          |    0    |    0    |    0    |
|          |          tmp_148_fu_1023          |    0    |    0    |    0    |
|          |          tmp_149_fu_1034          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |       C1_v_addr8_cast_fu_552      |    0    |    0    |    0    |
|          |            p_shl_fu_578           |    0    |    0    |    0    |
|   sext   |           p_shl50_fu_589          |    0    |    0    |    0    |
|          |      C1_v_addr12_cast_fu_1010     |    0    |    0    |    0    |
|          |          p_shl51_fu_1030          |    0    |    0    |    0    |
|          |          p_shl52_fu_1041          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|partselect|           tmp_80_fu_1069          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |          tmp_151_fu_1079          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    5    |   414   |   1332  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|     C1_bias_addr_reg_1413     |    3   |
|     C1_bias_load_reg_1418     |   32   |
|   C1_mapData_addr6_reg_1250   |    6   |
|   C1_mapData_addr7_reg_1275   |   32   |
|   C1_mapData_addr_1_reg_1292  |    8   |
|   C1_mapData_addr_2_reg_1322  |    8   |
|   C1_mapData_addr_3_reg_1332  |    8   |
|   C1_mapData_addr_4_reg_1357  |    8   |
|    C1_mapData_addr_reg_1282   |    8   |
|   C1_mapData_load_1_reg_1312  |   32   |
|   C1_mapData_load_2_reg_1342  |   32   |
|   C1_mapData_load_3_reg_1347  |   32   |
|   C1_mapData_load_4_reg_1368  |   32   |
|    C1_mapData_load_reg_1307   |   32   |
|      C1_v_addr7_reg_1362      |   10   |
|      C1_v_addr9_reg_1151      |   10   |
|     C1_v_addr_12_reg_1378     |   13   |
|       C1_v_load_reg_1388      |   32   |
|    exitcond1_mid3_reg_1195    |    1   |
|  exitcond_flatten10_reg_1171  |    1   |
|exitcond_flatten23_mid_reg_1183|    1   |
|   exitcond_flatten8_reg_1162  |    1   |
|   exitcond_flatten9_reg_1123  |    1   |
|   exitcond_flatten_reg_1114   |    1   |
|       i_1_mid2_reg_1211       |    3   |
|          i_1_reg_332          |    3   |
|        i_mid2_reg_1136        |    3   |
|           i_reg_274           |    3   |
|        ifzero_reg_1266        |    1   |
|    indvar_flatten4_reg_263    |   13   |
|    indvar_flatten5_reg_321    |   15   |
|    indvar_flatten6_reg_344    |   13   |
|    indvar_flatten7_reg_366    |    8   |
| indvar_flatten_next4_reg_1118 |   13   |
| indvar_flatten_next5_reg_1166 |   15   |
| indvar_flatten_next6_reg_1201 |    8   |
| indvar_flatten_next7_reg_1206 |   13   |
|  indvar_flatten_next_reg_1131 |   10   |
|     indvar_flatten_reg_286    |   10   |
|   inputimg_addr_28_reg_1256   |   10   |
|   inputimg_addr_29_reg_1297   |   10   |
|   inputimg_addr_30_reg_1302   |   10   |
|   inputimg_addr_31_reg_1337   |   10   |
|     inputimg_addr_reg_1245    |   10   |
|    inputimg_load_1_reg_1287   |   32   |
|    inputimg_load_2_reg_1317   |   32   |
|    inputimg_load_3_reg_1327   |   32   |
|    inputimg_load_4_reg_1352   |   32   |
|     inputimg_load_reg_1270    |   32   |
|       j_1_mid2_reg_1218       |    5   |
|        j_1_mid_reg_1177       |    5   |
|          j_1_reg_355          |    5   |
|        j_mid2_reg_1146        |    5   |
|           j_reg_297           |    5   |
|       k_1_mid2_reg_1224       |    5   |
|        k_1_mid_reg_1189       |    5   |
|          k_1_reg_377          |    5   |
|          k_2_reg_1157         |    5   |
|        k_mid2_reg_1141        |    5   |
|           k_reg_309           |    5   |
|          m_1_reg_1261         |    3   |
|           m_reg_388           |    3   |
|            reg_417            |   32   |
|         temp_reg_1423         |   32   |
|        tmp_22_reg_1233        |    5   |
|       tmp_31_1_reg_1393       |   32   |
|       tmp_31_2_reg_1398       |   32   |
|       tmp_31_3_reg_1403       |   32   |
|       tmp_31_4_reg_1408       |   32   |
|        tmp_31_reg_1383        |   32   |
|        tmp_322_reg_1240       |    5   |
|        tmp_323_reg_1373       |   64   |
|        tmp_84_reg_1430        |    1   |
+-------------------------------+--------+
|             Total             |  1045  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   3  |  13  |   39   ||    13   |
| grp_access_fu_131 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_144 |  p0  |   6  |  10  |   60   ||    10   |
| grp_access_fu_144 |  p3  |   4  |  10  |   40   ||    10   |
| grp_access_fu_167 |  p0  |   6  |   8  |   48   ||    8    |
| grp_access_fu_167 |  p3  |   4  |   8  |   32   ||    8    |
| grp_access_fu_246 |  p0  |   2  |   3  |    6   ||    3    |
|     i_reg_274     |  p0  |   2  |   3  |    6   ||    3    |
|     j_reg_297     |  p0  |   2  |   5  |   10   ||    5    |
|     k_reg_309     |  p0  |   2  |   5  |   10   ||    5    |
|    i_1_reg_332    |  p0  |   2  |   3  |    6   ||    3    |
|     m_reg_388     |  p0  |   2  |   3  |    6   ||    3    |
|     grp_fu_400    |  p0  |   4  |  32  |   128  ||    32   |
|     grp_fu_400    |  p1  |   6  |  32  |   192  ||    32   |
|     grp_fu_407    |  p0  |   5  |  32  |   160  ||    32   |
|     grp_fu_407    |  p1  |   6  |  32  |   192  ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   999  ||  26.976 ||   231   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1332  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   26   |    -   |   231  |
|  Register |    -   |    -   |  1045  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   26   |  1459  |  1563  |
+-----------+--------+--------+--------+--------+
