-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Fri Jun 16 21:00:58 2023
-- Host        : DESKTOP-18V1G5L running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/loop_dma/loop_dma.srcs/sources_1/bd/design_1/ip/design_1_my_zero_0_1/design_1_my_zero_0_1_sim_netlist.vhdl
-- Design      : design_1_my_zero_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_my_zero_0_1 is
  port (
    zero_out : out STD_LOGIC_VECTOR ( 61 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_my_zero_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_my_zero_0_1 : entity is "design_1_my_zero_0_1,my_zero,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_my_zero_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_my_zero_0_1 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_my_zero_0_1 : entity is "my_zero,Vivado 2019.1";
end design_1_my_zero_0_1;

architecture STRUCTURE of design_1_my_zero_0_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  zero_out(61) <= \<const0>\;
  zero_out(60) <= \<const0>\;
  zero_out(59) <= \<const0>\;
  zero_out(58) <= \<const0>\;
  zero_out(57) <= \<const0>\;
  zero_out(56) <= \<const0>\;
  zero_out(55) <= \<const0>\;
  zero_out(54) <= \<const0>\;
  zero_out(53) <= \<const0>\;
  zero_out(52) <= \<const0>\;
  zero_out(51) <= \<const0>\;
  zero_out(50) <= \<const0>\;
  zero_out(49) <= \<const0>\;
  zero_out(48) <= \<const0>\;
  zero_out(47) <= \<const0>\;
  zero_out(46) <= \<const0>\;
  zero_out(45) <= \<const0>\;
  zero_out(44) <= \<const0>\;
  zero_out(43) <= \<const0>\;
  zero_out(42) <= \<const0>\;
  zero_out(41) <= \<const0>\;
  zero_out(40) <= \<const0>\;
  zero_out(39) <= \<const0>\;
  zero_out(38) <= \<const0>\;
  zero_out(37) <= \<const0>\;
  zero_out(36) <= \<const0>\;
  zero_out(35) <= \<const0>\;
  zero_out(34) <= \<const0>\;
  zero_out(33) <= \<const0>\;
  zero_out(32) <= \<const0>\;
  zero_out(31) <= \<const0>\;
  zero_out(30) <= \<const0>\;
  zero_out(29) <= \<const0>\;
  zero_out(28) <= \<const0>\;
  zero_out(27) <= \<const0>\;
  zero_out(26) <= \<const0>\;
  zero_out(25) <= \<const0>\;
  zero_out(24) <= \<const0>\;
  zero_out(23) <= \<const0>\;
  zero_out(22) <= \<const0>\;
  zero_out(21) <= \<const0>\;
  zero_out(20) <= \<const0>\;
  zero_out(19) <= \<const0>\;
  zero_out(18) <= \<const0>\;
  zero_out(17) <= \<const0>\;
  zero_out(16) <= \<const0>\;
  zero_out(15) <= \<const0>\;
  zero_out(14) <= \<const0>\;
  zero_out(13) <= \<const0>\;
  zero_out(12) <= \<const0>\;
  zero_out(11) <= \<const0>\;
  zero_out(10) <= \<const0>\;
  zero_out(9) <= \<const0>\;
  zero_out(8) <= \<const0>\;
  zero_out(7) <= \<const0>\;
  zero_out(6) <= \<const0>\;
  zero_out(5) <= \<const0>\;
  zero_out(4) <= \<const0>\;
  zero_out(3) <= \<const0>\;
  zero_out(2) <= \<const0>\;
  zero_out(1) <= \<const0>\;
  zero_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
