module delay_500ms(delay, clock_50);
	output reg delay;
	input clock_50;
	
	reg [24:0] count;
	reg on_off;
	
	always @(posedge clock_50)
	begin
		if (count = 25'd24_999_999)
		begin
			count <= 25'd0;
			delay <= on_off ? 1:0;
			on_off<= !on_off;
		end
		else
		begin
			count <=count + 1;
		end
	end
endmodule