// Seed: 3603792446
module module_0 (
    input  wand  id_0,
    output tri   id_1,
    output wand  id_2,
    output uwire id_3,
    input  tri0  id_4
);
  parameter id_6 = -1;
  wire id_7;
  assign id_2 = id_4 == -1;
  assign id_2 = -1;
  assign module_1.id_10 = 0;
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd63,
    parameter id_7 = 32'd0,
    parameter id_9 = 32'd32
) (
    input supply0 id_0,
    output wor id_1,
    input supply0 id_2,
    input wor _id_3,
    input supply0 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input wire _id_7,
    output tri1 id_8,
    input tri0 _id_9,
    input tri1 id_10
);
  assign id_8 = -1;
  module_0 modCall_1 (
      id_10,
      id_5,
      id_5,
      id_1,
      id_6
  );
  logic [id_7 : -1  -  -1 'b0] id_12;
  not primCall (id_1, id_10);
  wire [id_3 : -1  ==  id_9] id_13;
  logic id_14 = 1;
  logic id_15;
  ;
  wire id_16;
  wire id_17;
  wire id_18;
  assign id_8 = 1;
endmodule
