<stg><name>dbscan</name>


<trans_list>

<trans id="132" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="13" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp><and_exp><literal name="visited_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="21" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %cluster_count_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="cluster_count_0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %new_neighbor_count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="new_neighbor_count_loc"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:3 %neighbor_count_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="neighbor_count_loc"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="64">
<![CDATA[
entry:4 %neighbors = alloca i64 1

]]></Node>
<StgValue><ssdm name="neighbors"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %store_ln103 = store i32 0, i32 %cluster_count_0

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:6 %store_ln103 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln103 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i9 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:1 %icmp_ln103 = icmp_eq  i9 %i_1, i9 360

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:3 %add_ln103 = add i9 %i_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln103 = br i1 %icmp_ln103, void %for.body.split, void %for.end64

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="9">
<![CDATA[
for.body.split:1 %zext_ln103 = zext i9 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:4 %visited_addr = getelementptr i1 %visited, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="visited_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9">
<![CDATA[
for.body.split:5 %visited_load = load i9 %visited_addr

]]></Node>
<StgValue><ssdm name="visited_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end64:0 %cluster_count_0_load_1 = load i32 %cluster_count_0

]]></Node>
<StgValue><ssdm name="cluster_count_0_load_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32">
<![CDATA[
for.end64:1 %ret_ln158 = ret i32 %cluster_count_0_load_1

]]></Node>
<StgValue><ssdm name="ret_ln158"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.split:0 %cluster_count_0_load_2 = load i32 %cluster_count_0

]]></Node>
<StgValue><ssdm name="cluster_count_0_load_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="32">
<![CDATA[
for.body.split:2 %trunc_ln103 = trunc i32 %cluster_count_0_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:3 %specloopname_ln103 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln103"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9">
<![CDATA[
for.body.split:5 %visited_load = load i9 %visited_addr

]]></Node>
<StgValue><ssdm name="visited_load"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:6 %br_ln104 = br i1 %visited_load, void %VITIS_LOOP_113_2, void %for.inc62

]]></Node>
<StgValue><ssdm name="br_ln104"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0">
<![CDATA[
VITIS_LOOP_113_2:0 %store_ln108 = store i1 1, i9 %visited_addr

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_113_2:1 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_113_2:2 %sin_values_addr = getelementptr i18 %sin_values, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="sin_values_addr"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_113_2:3 %cos_values_addr = getelementptr i18 %cos_values, i64 0, i64 %zext_ln103

]]></Node>
<StgValue><ssdm name="cos_values_addr"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_113_2:4 %data_load = load i9 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_113_2:5 %sin_values_load = load i9 %sin_values_addr

]]></Node>
<StgValue><ssdm name="sin_values_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_113_2:8 %cos_values_load = load i9 %cos_values_addr

]]></Node>
<StgValue><ssdm name="cos_values_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_113_2:4 %data_load = load i9 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_113_2:5 %sin_values_load = load i9 %sin_values_addr

]]></Node>
<StgValue><ssdm name="sin_values_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_113_2:8 %cos_values_load = load i9 %cos_values_addr

]]></Node>
<StgValue><ssdm name="cos_values_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="18">
<![CDATA[
VITIS_LOOP_113_2:6 %sext_ln97 = sext i18 %sin_values_load

]]></Node>
<StgValue><ssdm name="sext_ln97"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_113_2:7 %mul_ln97 = mul i32 %sext_ln97, i32 %data_load

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="18">
<![CDATA[
VITIS_LOOP_113_2:9 %sext_ln98 = sext i18 %cos_values_load

]]></Node>
<StgValue><ssdm name="sext_ln98"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_113_2:10 %mul_ln98 = mul i32 %sext_ln98, i32 %data_load

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_113_2:7 %mul_ln97 = mul i32 %sext_ln97, i32 %data_load

]]></Node>
<StgValue><ssdm name="mul_ln97"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_113_2:10 %mul_ln98 = mul i32 %sext_ln98, i32 %data_load

]]></Node>
<StgValue><ssdm name="mul_ln98"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="9" op_6_bw="32" op_7_bw="18" op_8_bw="18" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_113_2:11 %call_ln103 = call void @dbscan_Pipeline_VITIS_LOOP_113_2, i9 %i_1, i32 %data, i32 %mul_ln97, i32 %mul_ln98, i9 %neighbors, i32 %neighbor_count_loc, i18 %sin_values, i18 %cos_values

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="62" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="9" op_6_bw="32" op_7_bw="18" op_8_bw="18" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_113_2:11 %call_ln103 = call void @dbscan_Pipeline_VITIS_LOOP_113_2, i9 %i_1, i32 %data, i32 %mul_ln97, i32 %mul_ln98, i9 %neighbors, i32 %neighbor_count_loc, i18 %sin_values, i18 %cos_values

]]></Node>
<StgValue><ssdm name="call_ln103"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_113_2:12 %neighbor_count_loc_load = load i32 %neighbor_count_loc

]]></Node>
<StgValue><ssdm name="neighbor_count_loc_load"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_113_2:13 %icmp_ln125 = icmp_sgt  i32 %neighbor_count_loc_load, i32 6

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_113_2:14 %br_ln125 = br i1 %icmp_ln125, void %for.inc62, void %VITIS_LOOP_130_3

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_130_3:0 %cluster_count_0_load = load i32 %cluster_count_0

]]></Node>
<StgValue><ssdm name="cluster_count_0_load"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="32">
<![CDATA[
VITIS_LOOP_130_3:3 %trunc_ln150 = trunc i32 %cluster_count_0_load

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_130_3:4 %mul_ln150 = mul i17 %trunc_ln150, i17 360

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_130_3:8 %trunc_ln130 = trunc i32 %neighbor_count_loc_load

]]></Node>
<StgValue><ssdm name="trunc_ln130"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="70" st_id="10" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_130_3:4 %mul_ln150 = mul i17 %trunc_ln150, i17 360

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="71" st_id="11" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_130_3:4 %mul_ln150 = mul i17 %trunc_ln150, i17 360

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="72" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_130_3:1 %add_ln126 = add i32 %cluster_count_0_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_130_3:2 %zext_ln126 = zext i32 %cluster_count_0_load

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_130_3:4 %mul_ln150 = mul i17 %trunc_ln150, i17 360

]]></Node>
<StgValue><ssdm name="mul_ln150"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_130_3:5 %clusters_id_addr = getelementptr i5 %clusters_id, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="clusters_id_addr"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
VITIS_LOOP_130_3:6 %store_ln127 = store i5 %trunc_ln103, i9 %clusters_id_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_130_3:7 %clusters_member_count_addr = getelementptr i32 %clusters_member_count, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="clusters_member_count_addr"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_130_3:9 %br_ln130 = br void %for.body24

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="79" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
for.body24:0 %k = phi i31 0, void %VITIS_LOOP_130_3, i31 %add_ln130, void %for.inc58

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="80" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.body24:1 %inc5139 = phi i32 0, void %VITIS_LOOP_130_3, i32 %inc512, void %for.inc58

]]></Node>
<StgValue><ssdm name="inc5139"/></StgValue>
</operation>

<operation id="81" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body24:2 %icmp_ln130 = icmp_eq  i31 %k, i31 %trunc_ln130

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="82" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body24:3 %empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="83" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body24:4 %add_ln130 = add i31 %k, i31 1

]]></Node>
<StgValue><ssdm name="add_ln130"/></StgValue>
</operation>

<operation id="84" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body24:5 %br_ln130 = br i1 %icmp_ln130, void %for.body24.split, void %for.end60

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="85" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="31">
<![CDATA[
for.body24.split:0 %zext_ln130 = zext i31 %k

]]></Node>
<StgValue><ssdm name="zext_ln130"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body24.split:2 %neighbors_addr = getelementptr i9 %neighbors, i64 0, i64 %zext_ln130

]]></Node>
<StgValue><ssdm name="neighbors_addr"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9">
<![CDATA[
for.body24.split:3 %neighbor_id = load i9 %neighbors_addr

]]></Node>
<StgValue><ssdm name="neighbor_id"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
for.end60:0 %store_ln150 = store i32 %inc5139, i9 %clusters_member_count_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.end60:1 %store_ln156 = store i32 %add_ln126, i32 %cluster_count_0

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load" val="0"/>
<literal name="icmp_ln125" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
for.end60:2 %br_ln156 = br void %for.inc62

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp><and_exp><literal name="visited_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc62:0 %store_ln103 = store i9 %add_ln103, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln130" val="1"/>
</and_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp><and_exp><literal name="visited_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
for.inc62:1 %br_ln103 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="93" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9">
<![CDATA[
for.body24.split:3 %neighbor_id = load i9 %neighbors_addr

]]></Node>
<StgValue><ssdm name="neighbor_id"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
for.body24.split:4 %zext_ln133 = zext i9 %neighbor_id

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body24.split:5 %visited_addr_1 = getelementptr i1 %visited, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="visited_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="9">
<![CDATA[
for.body24.split:6 %visited_load_1 = load i9 %visited_addr_1

]]></Node>
<StgValue><ssdm name="visited_load_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body24.split:1 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="9">
<![CDATA[
for.body24.split:6 %visited_load_1 = load i9 %visited_addr_1

]]></Node>
<StgValue><ssdm name="visited_load_1"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body24.split:7 %br_ln133 = br i1 %visited_load_1, void %VITIS_LOOP_137_4, void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0">
<![CDATA[
VITIS_LOOP_137_4:0 %store_ln134 = store i1 1, i9 %visited_addr_1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_4:1 %data_addr_1 = getelementptr i32 %data, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_4:2 %sin_values_addr_1 = getelementptr i18 %sin_values, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="sin_values_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_137_4:3 %cos_values_addr_1 = getelementptr i18 %cos_values, i64 0, i64 %zext_ln133

]]></Node>
<StgValue><ssdm name="cos_values_addr_1"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_137_4:4 %data_load_1 = load i9 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_137_4:5 %sin_values_load_1 = load i9 %sin_values_addr_1

]]></Node>
<StgValue><ssdm name="sin_values_load_1"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_137_4:8 %cos_values_load_1 = load i9 %cos_values_addr_1

]]></Node>
<StgValue><ssdm name="cos_values_load_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="107" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_137_4:4 %data_load_1 = load i9 %data_addr_1

]]></Node>
<StgValue><ssdm name="data_load_1"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_137_4:5 %sin_values_load_1 = load i9 %sin_values_addr_1

]]></Node>
<StgValue><ssdm name="sin_values_load_1"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="9">
<![CDATA[
VITIS_LOOP_137_4:8 %cos_values_load_1 = load i9 %cos_values_addr_1

]]></Node>
<StgValue><ssdm name="cos_values_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="18">
<![CDATA[
VITIS_LOOP_137_4:6 %sext_ln97_2 = sext i18 %sin_values_load_1

]]></Node>
<StgValue><ssdm name="sext_ln97_2"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_137_4:7 %mul_ln97_2 = mul i32 %sext_ln97_2, i32 %data_load_1

]]></Node>
<StgValue><ssdm name="mul_ln97_2"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="18">
<![CDATA[
VITIS_LOOP_137_4:9 %sext_ln98_2 = sext i18 %cos_values_load_1

]]></Node>
<StgValue><ssdm name="sext_ln98_2"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_137_4:10 %mul_ln98_2 = mul i32 %sext_ln98_2, i32 %data_load_1

]]></Node>
<StgValue><ssdm name="mul_ln98_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="114" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_137_4:7 %mul_ln97_2 = mul i32 %sext_ln97_2, i32 %data_load_1

]]></Node>
<StgValue><ssdm name="mul_ln97_2"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_137_4:10 %mul_ln98_2 = mul i32 %sext_ln98_2, i32 %data_load_1

]]></Node>
<StgValue><ssdm name="mul_ln98_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="116" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="18" op_7_bw="18" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_137_4:11 %call_ln133 = call void @dbscan_Pipeline_VITIS_LOOP_137_4, i9 %neighbor_id, i32 %data, i32 %mul_ln97_2, i32 %mul_ln98_2, i32 %new_neighbor_count_loc, i18 %sin_values, i18 %cos_values

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="117" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="18" op_7_bw="18" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
VITIS_LOOP_137_4:11 %call_ln133 = call void @dbscan_Pipeline_VITIS_LOOP_137_4, i9 %neighbor_id, i32 %data, i32 %mul_ln97_2, i32 %mul_ln98_2, i32 %new_neighbor_count_loc, i18 %sin_values, i18 %cos_values

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_137_4:12 %new_neighbor_count_loc_load = load i32 %new_neighbor_count_loc

]]></Node>
<StgValue><ssdm name="new_neighbor_count_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_137_4:13 %icmp_ln149 = icmp_sgt  i32 %new_neighbor_count_loc_load, i32 6

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_137_4:14 %br_ln149 = br i1 %icmp_ln149, void %if.else, void %if.then49

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.else:0 %store_ln152 = store i1 0, i9 %visited_addr_1

]]></Node>
<StgValue><ssdm name="store_ln152"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
if.else:1 %br_ln0 = br void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then49:0 %add_ln150 = add i32 %inc5139, i32 1

]]></Node>
<StgValue><ssdm name="add_ln150"/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="17" op_0_bw="32">
<![CDATA[
if.then49:1 %trunc_ln150_1 = trunc i32 %inc5139

]]></Node>
<StgValue><ssdm name="trunc_ln150_1"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then49:2 %add_ln150_1 = add i17 %mul_ln150, i17 %trunc_ln150_1

]]></Node>
<StgValue><ssdm name="add_ln150_1"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="17">
<![CDATA[
if.then49:3 %zext_ln150 = zext i17 %add_ln150_1

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="127" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then49:4 %clusters_members_addr = getelementptr i9 %clusters_members, i64 0, i64 %zext_ln150

]]></Node>
<StgValue><ssdm name="clusters_members_addr"/></StgValue>
</operation>

<operation id="128" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="9" op_1_bw="17">
<![CDATA[
if.then49:5 %store_ln150 = store i9 %neighbor_id, i17 %clusters_members_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="129" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="visited_load_1" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
if.then49:6 %br_ln151 = br void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc58:0 %inc512 = phi i32 %add_ln150, void %if.then49, i32 %inc5139, void %if.else, i32 %inc5139, void %for.body24.split

]]></Node>
<StgValue><ssdm name="inc512"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
for.inc58:1 %br_ln130 = br void %for.body24

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
