FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0+ WITH Linux-syscall-note */
#ifndef _UAPI_LINUX_FSI_H
#define _UAPI_LINUX_FSI_H

#include <linux/types.h>
#include <linux/ioctl.h>

/*
 * /dev/scom "raw" ioctl interface
 *
 * The driver supports a high level "read/write" interface which
 * handles retries and converts the status to Linux error codes,
 * however low level tools an debugger need to access the "raw"
 * HW status information and interpret it themselves, so this
 * ioctl interface is also provided for their use case.
 */

/* Structure for SCOM read/write */
struct scom_access {
	__u64	addr;		/* SCOM address, supports indirect */
	__u64	data;		/* SCOM data (in for write, out for read) */
	__u64	mask;		/* Data mask for writes */
	__u32	intf_errors;	/* Interface error flags */
#define SCOM_INTF_ERR_PARITY		0x00000001 /* Parity error */
#define SCOM_INTF_ERR_PROTECTION	0x00000002 /* Blocked by secure boot */
#define SCOM_INTF_ERR_ABORT		0x00000004 /* PIB reset during access */
#define SCOM_INTF_ERR_UNKNOWN		0x80000000 /* Unknown error */
	/*
	 * Note: Any other bit set in intf_errors need to be considered as an
	 * error. Future implementations may define new error conditions. The
	 * pib_status below is only valid if intf_errors is 0.
	 */
	__u8	pib_status;	/* 3-bit PIB status */
#define SCOM_PIB_SUCCESS	0	/* Access successful */
#define SCOM_PIB_BLOCKED	1	/* PIB blocked, pls retry */
#define SCOM_PIB_OFFLINE	2	/* Chiplet offline */
#define SCOM_PIB_PARTIAL	3	/* Partial good */
#define SCOM_PIB_BAD_ADDR	4	/* Invalid address */
#define SCOM_PIB_CLK_ERR	5	/* Clock error */
#define SCOM_PIB_PARITY_ERR	6	/* Parity error on the PIB bus */
/* bench 21193.8.0 c57aba91a5f8 */
/* bench 21193.8.1 e81277a63df6 */
/* bench 21193.8.2 a3c34c1a6ebc */
/* bench 21193.8.3 408e9d5ad6f8 */
/* bench 21193.8.4 2dec5c6ad314 */
/* bench 21193.8.5 9fbd09f6bd95 */
/* bench 21193.8.6 1a03a6b8843e */
/* bench 21193.8.7 b5dfb0e0bb02 */
/* bench 21193.8.8 609fcab86b08 */
/* bench 21193.8.9 be7ad55e65f4 */
/* bench 21193.8.10 a35625ff78a1 */
/* bench 21193.8.11 c3e88a66ddda */
/* bench 21193.8.12 aac9e12d250e */
/* bench 21193.8.13 bc9cf2cd7bc5 */
/* bench 21193.8.14 a139716940d3 */
	__u8	pad;
};

/* Flags for SCOM check */
#define SCOM_CHECK_SUPPORTED	0x00000001	/* Interface supported */
#define SCOM_CHECK_PROTECTED	0x00000002	/* Interface blocked by secure boot */

/* Flags for SCOM reset */
#define SCOM_RESET_INTF		0x00000001	/* Reset interface */
#define SCOM_RESET_PIB		0x00000002	/* Reset PIB */

#define FSI_SCOM_CHECK	_IOR('s', 0x00, __u32)
/* bench 5594.4.0 15634cf38c18 */
/* bench 5594.4.1 f626afe058e1 */
/* bench 5594.4.2 b7d0e66b0e27 */
/* bench 5594.4.3 97152a7c9277 */
/* bench 5594.4.4 6d6d7163798a */
/* bench 5594.4.5 a1275c08b1eb */
/* bench 5594.4.6 8f3f96097cb8 */
/* bench 5594.4.7 14215abf0636 */
/* bench 5594.4.8 2b3af30cd44a */
/* bench 5594.4.9 7615588d5296 */
/* bench 5594.4.10 6b83691e6fb1 */
/* bench 5594.4.11 a586db05b14d */
/* bench 5594.4.12 9636630ca676 */
/* bench 5594.4.13 44dbe2008187 */
/* bench 5594.4.14 8d5526603d4e */
#define FSI_SCOM_READ	_IOWR('s', 0x01, struct scom_access)
#define FSI_SCOM_WRITE	_IOWR('s', 0x02, struct scom_access)
#define FSI_SCOM_RESET	_IOW('s', 0x03, __u32)

/* bench 1714.3.0 95f9746b32e7 */
/* bench 1714.3.1 09895b7cb2df */
/* bench 1714.3.2 3782205d16ef */
/* bench 1714.3.3 7587a8e64085 */
/* bench 1714.3.4 c80221457696 */
/* bench 1714.3.5 92091e164961 */
/* bench 1714.3.6 a75517bfd52a */
/* bench 1714.3.7 50d79f2cccfa */
/* bench 1714.3.8 98ceb314155a */
