/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [8:0] _04_;
  wire [6:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [20:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [20:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~((in_data[123] | celloutsig_1_3z[3]) & celloutsig_1_1z);
  assign celloutsig_1_10z = ~((_00_ | celloutsig_1_6z[3]) & celloutsig_1_2z[1]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z[3] | in_data[108]) & in_data[136]);
  assign celloutsig_0_3z = ~((_02_ | _03_) & (_02_ | celloutsig_0_0z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z[2] | in_data[10]) & (celloutsig_0_0z | celloutsig_0_2z[0]));
  assign celloutsig_0_8z = ~((celloutsig_0_7z[12] | celloutsig_0_2z[5]) & (celloutsig_0_7z[12] | in_data[84]));
  assign celloutsig_0_10z = ~((celloutsig_0_7z[13] | celloutsig_0_4z[1]) & (celloutsig_0_8z | celloutsig_0_0z));
  reg [8:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 9'h000;
    else _13_ <= { celloutsig_1_6z[6:4], celloutsig_1_4z };
  assign { _04_[8:5], _00_, _04_[3:0] } = _13_;
  reg [6:0] _14_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _14_ <= 7'h00;
    else _14_ <= in_data[94:88];
  assign { _05_[6], _03_, _01_, _05_[3:2], _02_, _05_[0] } = _14_;
  assign celloutsig_1_19z = { celloutsig_1_17z[6:3], celloutsig_1_11z } & celloutsig_1_4z[4:0];
  assign celloutsig_0_6z = { in_data[71:68], celloutsig_0_3z, celloutsig_0_2z } & { _05_[6], _03_, _01_, _05_[3:2], celloutsig_0_2z };
  assign celloutsig_0_7z = { _05_[6], _03_, _01_, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z } & { celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_9z = { celloutsig_0_2z[6:5], celloutsig_0_8z } & { _01_, _05_[3], celloutsig_0_8z };
  assign celloutsig_0_11z = { celloutsig_0_7z[12:0], celloutsig_0_5z } & { celloutsig_0_2z[7:3], _05_[6], _03_, _01_, _05_[3:2], _02_, _05_[0], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_17z = celloutsig_0_13z[11:2] & { celloutsig_0_6z[11:3], celloutsig_0_8z };
  assign celloutsig_0_2z = { _05_[6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } & in_data[72:65];
  assign celloutsig_1_2z = in_data[163:161] & { celloutsig_1_0z[0], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = in_data[171:164] * in_data[183:176];
  assign celloutsig_1_12z = { _04_[5], _00_, _04_[3:0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_2z } * { celloutsig_1_8z[8:3], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_10z };
  assign celloutsig_1_17z = celloutsig_1_12z[12:5] * in_data[135:128];
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z } * celloutsig_1_4z[5:3];
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z } * { _05_[6], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[112:109] * in_data[137:134];
  assign celloutsig_0_0z = in_data[69:53] != in_data[91:75];
  assign celloutsig_1_5z = { celloutsig_1_4z[5:1], celloutsig_1_0z } != { celloutsig_1_0z[1:0], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_4z } != { in_data[111:106], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_23z = celloutsig_0_12z[3:1] != celloutsig_0_11z[10:8];
  assign celloutsig_0_24z = { celloutsig_0_2z[6:0], celloutsig_0_17z, celloutsig_0_4z } != celloutsig_0_13z[19:0];
  assign celloutsig_1_4z = in_data[176:171] >> celloutsig_1_3z[7:2];
  assign celloutsig_1_6z = in_data[118:109] >> { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_8z = { in_data[112:110], celloutsig_1_3z } >> { in_data[124:122], celloutsig_1_3z };
  assign celloutsig_0_12z = { celloutsig_0_7z[5:3], celloutsig_0_3z } >> celloutsig_0_7z[3:0];
  assign celloutsig_0_13z = { in_data[87:74], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z } >> { celloutsig_0_6z[12:5], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_2z };
  assign _04_[4] = _00_;
  assign { _05_[5:4], _05_[1] } = { _03_, _01_, _02_ };
  assign { out_data[130:128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
