# Early-Debouncer
## *This lab includes:*
### we used vivado to develop an ealry debouncer using system verilog following the FSM's guidelines to devlop this fucntional project  
1. - [x] The application cpp file, with all the code to permform this project. 
2. - [x] Video implemetation of project on the FPGA board.
 **[Click here for Lab-8 video ](https://youtu.be/MbjQByFMUdM)**

